Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Thu Aug 29 20:01:41 2019
| Host         : BLACKHOLE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file zynq_soc_wrapper_timing_summary_routed.rpt -rpx zynq_soc_wrapper_timing_summary_routed.rpx
| Design       : zynq_soc_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 70 register/latch pins with no clock driven by root clock pin: pixclk (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/wrRegsOut_reg[cfigReg36][12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/wrRegsOut_reg[cfigReg36][13]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/digiClkInst/clk_reg/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSL_FRAME_ENABLE.hslInst/satUfBott_reg[0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSL_FRAME_ENABLE.hslInst/satUfBott_reg[1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSL_FRAME_ENABLE.hslInst/satUfBott_reg[2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSL_FRAME_ENABLE.hslInst/satUfBott_reg[3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSL_FRAME_ENABLE.hslInst/satUfBott_reg[4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSL_FRAME_ENABLE.hslInst/satUfBott_reg[5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSL_FRAME_ENABLE.hslInst/satUfBott_reg[6]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSL_FRAME_ENABLE.hslInst/satUfBott_reg[7]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSL_FRAME_ENABLE.hslInst/satUfTop_reg[10]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSL_FRAME_ENABLE.hslInst/satUfTop_reg[11]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSL_FRAME_ENABLE.hslInst/satUfTop_reg[12]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSL_FRAME_ENABLE.hslInst/satUfTop_reg[13]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSL_FRAME_ENABLE.hslInst/satUfTop_reg[14]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSL_FRAME_ENABLE.hslInst/satUfTop_reg[15]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSL_FRAME_ENABLE.hslInst/satUfTop_reg[16]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSL_FRAME_ENABLE.hslInst/satUfTop_reg[8]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSL_FRAME_ENABLE.hslInst/satUfTop_reg[9]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/satUfBott_reg[0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/satUfBott_reg[1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/satUfBott_reg[2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/satUfBott_reg[3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/satUfBott_reg[4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/satUfBott_reg[5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/satUfBott_reg[6]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/satUfBott_reg[7]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/satUfTop_reg[10]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/satUfTop_reg[11]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/satUfTop_reg[12]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/satUfTop_reg[13]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/satUfTop_reg[14]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/satUfTop_reg[15]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/satUfTop_reg[16]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/satUfTop_reg[8]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/satUfTop_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/pointOfInterestInst/wrAddr_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/pointOfInterestInst/wrAddr_reg[13]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/videoSelectInst/oCord_reg[x][0]__0/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/videoSelectInst/oCord_reg[x][10]__0/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/videoSelectInst/oCord_reg[x][11]__0/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/videoSelectInst/oCord_reg[x][1]__0/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/videoSelectInst/oCord_reg[x][2]__0/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/videoSelectInst/oCord_reg[x][3]__0/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/videoSelectInst/oCord_reg[x][4]__0/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/videoSelectInst/oCord_reg[x][5]__0/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/videoSelectInst/oCord_reg[x][6]__0/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/videoSelectInst/oCord_reg[x][7]__0/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/videoSelectInst/oCord_reg[x][8]__0/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/videoSelectInst/oCord_reg[x][9]__0/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 310 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 26 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 31 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.543    -1033.975                   1962                31177        0.051        0.000                      0                31119        2.250        0.000                       0                 13892  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                   ------------         ----------      --------------
clk_fpga_0                              {0.000 3.500}        7.000           142.857         
clk_fpga_1                              {0.000 5.000}        10.000          100.000         
clk_fpga_2                              {0.000 6.499}        12.999          76.929          
zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_zynq_soc_CLK_GEN_148MHZ_0    {0.000 3.367}        6.735           148.485         
    io_hdmio_clk                        {3.367 6.735}        6.735           148.485         
  clk_out2_zynq_soc_CLK_GEN_148MHZ_0    {0.000 20.816}       41.633          24.020          
  clkfbout_zynq_soc_CLK_GEN_148MHZ_0    {0.000 15.000}       30.000          33.333          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                   -2.543    -1033.975                   1962                24344        0.051        0.000                      0                24344        2.250        0.000                       0                 10909  
clk_fpga_1                                                                                                                                                                                7.845        0.000                       0                     1  
clk_fpga_2                                    4.185        0.000                      0                 2150        0.056        0.000                      0                 2150        5.519        0.000                       0                   943  
zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_zynq_soc_CLK_GEN_148MHZ_0          0.233        0.000                      0                 4327        0.057        0.000                      0                 4327        2.387        0.000                       0                  2033  
  clk_out2_zynq_soc_CLK_GEN_148MHZ_0                                                                                                                                                     39.477        0.000                       0                     2  
  clkfbout_zynq_soc_CLK_GEN_148MHZ_0                                                                                                                                                     27.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0    clk_fpga_2         24.585        0.000                      0                   58                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                          From Clock                          To Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                          ----------                          --------                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                   clk_fpga_0                          clk_fpga_0                                0.813        0.000                      0                  294        0.346        0.000                      0                  294  
**async_default**                   clk_out1_zynq_soc_CLK_GEN_148MHZ_0  clk_out1_zynq_soc_CLK_GEN_148MHZ_0        3.897        0.000                      0                    4        0.381        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :         1962  Failing Endpoints,  Worst Slack       -2.543ns,  Total Violation    -1033.975ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.543ns  (required time - arrival time)
  Source:                 zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/uFs3Rgb_reg[green][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSL_FRAME_ENABLE.hslInst/hueTop_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_0 rise@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.445ns  (logic 5.060ns (53.575%)  route 4.385ns (46.425%))
  Logic Levels:           16  (CARRY4=8 LUT2=1 LUT3=1 LUT4=3 LUT5=2 MUXF7=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 9.733 - 7.000 ) 
    Source Clock Delay      (SCD):    3.012ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10910, routed)       1.718     3.012    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/m_axis_mm2s_aclk
    SLICE_X79Y27         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/uFs3Rgb_reg[green][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y27         FDRE (Prop_fdre_C_Q)         0.456     3.468 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/uFs3Rgb_reg[green][2]/Q
                         net (fo=19, routed)          0.836     4.304    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/uFs3Rgb_reg[green]__0[2]
    SLICE_X77Y27         LUT4 (Prop_lut4_I1_O)        0.124     4.428 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop[5]_i_51/O
                         net (fo=1, routed)           0.000     4.428    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop[5]_i_51_n_0
    SLICE_X77Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.978 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop_reg[5]_i_34/CO[3]
                         net (fo=17, routed)          0.835     5.813    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop_reg[5]_i_34_n_0
    SLICE_X79Y25         LUT5 (Prop_lut5_I2_O)        0.124     5.937 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop[5]_i_35/O
                         net (fo=1, routed)           0.000     5.937    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop[5]_i_35_n_0
    SLICE_X79Y25         MUXF7 (Prop_muxf7_I0_O)      0.212     6.149 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop_reg[5]_i_18__0/O
                         net (fo=1, routed)           0.451     6.600    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop_reg[5]_i_18__0_n_0
    SLICE_X81Y26         LUT5 (Prop_lut5_I4_O)        0.299     6.899 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop[5]_i_9__0/O
                         net (fo=2, routed)           0.304     7.202    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/HSL_FRAME_ENABLE.hslInst/p_1_in[1]
    SLICE_X81Y28         LUT4 (Prop_lut4_I0_O)        0.124     7.326 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop[5]_i_13__0/O
                         net (fo=1, routed)           0.000     7.326    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop[5]_i_13__0_n_0
    SLICE_X81Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.876 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop_reg[5]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.876    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop_reg[5]_i_2__0_n_0
    SLICE_X81Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.210 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop_reg[13]_i_10__0/O[1]
                         net (fo=7, routed)           0.616     8.826    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSL_FRAME_ENABLE.hslInst/A[5]
    SLICE_X82Y29         LUT2 (Prop_lut2_I0_O)        0.303     9.129 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSL_FRAME_ENABLE.hslInst/hueTop[9]_i_11__0/O
                         net (fo=1, routed)           0.000     9.129    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/uFs3Rgb_reg[green][7]_0[3]
    SLICE_X82Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.505 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop_reg[9]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     9.505    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop_reg[9]_i_10__0_n_0
    SLICE_X82Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.724 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop_reg[14]_i_4__0/O[0]
                         net (fo=2, routed)           0.654    10.378    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSL_FRAME_ENABLE.hslInst/uFs3Rgb_reg[blue][7]_1[0]
    SLICE_X80Y30         LUT3 (Prop_lut3_I0_O)        0.324    10.702 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSL_FRAME_ENABLE.hslInst/hueTop[9]_i_2__0/O
                         net (fo=2, routed)           0.690    11.392    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSL_FRAME_ENABLE.hslInst/hueTop[9]_i_2__0_n_0
    SLICE_X80Y30         LUT4 (Prop_lut4_I3_O)        0.327    11.719 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSL_FRAME_ENABLE.hslInst/hueTop[9]_i_6__0/O
                         net (fo=1, routed)           0.000    11.719    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSL_FRAME_ENABLE.hslInst/hueTop[9]_i_6__0_n_0
    SLICE_X80Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.120 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSL_FRAME_ENABLE.hslInst/hueTop_reg[9]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.120    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/uFs3Rgb_reg[green][3]_0[0]
    SLICE_X80Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.234 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop_reg[13]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.234    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop_reg[13]_i_1__0_n_0
    SLICE_X80Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.457 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop_reg[14]_i_1__0/O[0]
                         net (fo=1, routed)           0.000    12.457    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSL_FRAME_ENABLE.hslInst/uFs3Rgb_reg[blue][7]_0[4]
    SLICE_X80Y32         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSL_FRAME_ENABLE.hslInst/hueTop_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     8.088    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10910, routed)       1.554     9.733    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSL_FRAME_ENABLE.hslInst/m_axis_mm2s_aclk
    SLICE_X80Y32         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSL_FRAME_ENABLE.hslInst/hueTop_reg[14]/C
                         clock pessimism              0.230     9.963    
                         clock uncertainty           -0.111     9.852    
    SLICE_X80Y32         FDRE (Setup_fdre_C_D)        0.062     9.914    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSL_FRAME_ENABLE.hslInst/hueTop_reg[14]
  -------------------------------------------------------------------
                         required time                          9.914    
                         arrival time                         -12.457    
  -------------------------------------------------------------------
                         slack                                 -2.543    

Slack (VIOLATED) :        -2.542ns  (required time - arrival time)
  Source:                 zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/uFs3Rgb_reg[green][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSL_FRAME_ENABLE.hslInst/hueTop_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_0 rise@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.442ns  (logic 5.057ns (53.560%)  route 4.385ns (46.440%))
  Logic Levels:           15  (CARRY4=7 LUT2=1 LUT3=1 LUT4=3 LUT5=2 MUXF7=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.731ns = ( 9.731 - 7.000 ) 
    Source Clock Delay      (SCD):    3.012ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10910, routed)       1.718     3.012    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/m_axis_mm2s_aclk
    SLICE_X79Y27         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/uFs3Rgb_reg[green][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y27         FDRE (Prop_fdre_C_Q)         0.456     3.468 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/uFs3Rgb_reg[green][2]/Q
                         net (fo=19, routed)          0.836     4.304    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/uFs3Rgb_reg[green]__0[2]
    SLICE_X77Y27         LUT4 (Prop_lut4_I1_O)        0.124     4.428 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop[5]_i_51/O
                         net (fo=1, routed)           0.000     4.428    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop[5]_i_51_n_0
    SLICE_X77Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.978 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop_reg[5]_i_34/CO[3]
                         net (fo=17, routed)          0.835     5.813    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop_reg[5]_i_34_n_0
    SLICE_X79Y25         LUT5 (Prop_lut5_I2_O)        0.124     5.937 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop[5]_i_35/O
                         net (fo=1, routed)           0.000     5.937    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop[5]_i_35_n_0
    SLICE_X79Y25         MUXF7 (Prop_muxf7_I0_O)      0.212     6.149 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop_reg[5]_i_18__0/O
                         net (fo=1, routed)           0.451     6.600    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop_reg[5]_i_18__0_n_0
    SLICE_X81Y26         LUT5 (Prop_lut5_I4_O)        0.299     6.899 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop[5]_i_9__0/O
                         net (fo=2, routed)           0.304     7.202    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/HSL_FRAME_ENABLE.hslInst/p_1_in[1]
    SLICE_X81Y28         LUT4 (Prop_lut4_I0_O)        0.124     7.326 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop[5]_i_13__0/O
                         net (fo=1, routed)           0.000     7.326    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop[5]_i_13__0_n_0
    SLICE_X81Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.876 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop_reg[5]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.876    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop_reg[5]_i_2__0_n_0
    SLICE_X81Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.210 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop_reg[13]_i_10__0/O[1]
                         net (fo=7, routed)           0.616     8.826    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSL_FRAME_ENABLE.hslInst/A[5]
    SLICE_X82Y29         LUT2 (Prop_lut2_I0_O)        0.303     9.129 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSL_FRAME_ENABLE.hslInst/hueTop[9]_i_11__0/O
                         net (fo=1, routed)           0.000     9.129    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/uFs3Rgb_reg[green][7]_0[3]
    SLICE_X82Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.505 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop_reg[9]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     9.505    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop_reg[9]_i_10__0_n_0
    SLICE_X82Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.724 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop_reg[14]_i_4__0/O[0]
                         net (fo=2, routed)           0.654    10.378    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSL_FRAME_ENABLE.hslInst/uFs3Rgb_reg[blue][7]_1[0]
    SLICE_X80Y30         LUT3 (Prop_lut3_I0_O)        0.324    10.702 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSL_FRAME_ENABLE.hslInst/hueTop[9]_i_2__0/O
                         net (fo=2, routed)           0.690    11.392    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSL_FRAME_ENABLE.hslInst/hueTop[9]_i_2__0_n_0
    SLICE_X80Y30         LUT4 (Prop_lut4_I3_O)        0.327    11.719 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSL_FRAME_ENABLE.hslInst/hueTop[9]_i_6__0/O
                         net (fo=1, routed)           0.000    11.719    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSL_FRAME_ENABLE.hslInst/hueTop[9]_i_6__0_n_0
    SLICE_X80Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.120 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSL_FRAME_ENABLE.hslInst/hueTop_reg[9]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.120    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/uFs3Rgb_reg[green][3]_0[0]
    SLICE_X80Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.454 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop_reg[13]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    12.454    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSL_FRAME_ENABLE.hslInst/uFs3Rgb_reg[blue][7]_0[1]
    SLICE_X80Y31         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSL_FRAME_ENABLE.hslInst/hueTop_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     8.088    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10910, routed)       1.552     9.731    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSL_FRAME_ENABLE.hslInst/m_axis_mm2s_aclk
    SLICE_X80Y31         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSL_FRAME_ENABLE.hslInst/hueTop_reg[11]/C
                         clock pessimism              0.230     9.961    
                         clock uncertainty           -0.111     9.850    
    SLICE_X80Y31         FDRE (Setup_fdre_C_D)        0.062     9.912    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSL_FRAME_ENABLE.hslInst/hueTop_reg[11]
  -------------------------------------------------------------------
                         required time                          9.912    
                         arrival time                         -12.454    
  -------------------------------------------------------------------
                         slack                                 -2.542    

Slack (VIOLATED) :        -2.521ns  (required time - arrival time)
  Source:                 zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/uFs3Rgb_reg[green][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSL_FRAME_ENABLE.hslInst/hueTop_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_0 rise@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.421ns  (logic 5.036ns (53.456%)  route 4.385ns (46.544%))
  Logic Levels:           15  (CARRY4=7 LUT2=1 LUT3=1 LUT4=3 LUT5=2 MUXF7=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.731ns = ( 9.731 - 7.000 ) 
    Source Clock Delay      (SCD):    3.012ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10910, routed)       1.718     3.012    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/m_axis_mm2s_aclk
    SLICE_X79Y27         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/uFs3Rgb_reg[green][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y27         FDRE (Prop_fdre_C_Q)         0.456     3.468 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/uFs3Rgb_reg[green][2]/Q
                         net (fo=19, routed)          0.836     4.304    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/uFs3Rgb_reg[green]__0[2]
    SLICE_X77Y27         LUT4 (Prop_lut4_I1_O)        0.124     4.428 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop[5]_i_51/O
                         net (fo=1, routed)           0.000     4.428    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop[5]_i_51_n_0
    SLICE_X77Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.978 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop_reg[5]_i_34/CO[3]
                         net (fo=17, routed)          0.835     5.813    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop_reg[5]_i_34_n_0
    SLICE_X79Y25         LUT5 (Prop_lut5_I2_O)        0.124     5.937 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop[5]_i_35/O
                         net (fo=1, routed)           0.000     5.937    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop[5]_i_35_n_0
    SLICE_X79Y25         MUXF7 (Prop_muxf7_I0_O)      0.212     6.149 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop_reg[5]_i_18__0/O
                         net (fo=1, routed)           0.451     6.600    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop_reg[5]_i_18__0_n_0
    SLICE_X81Y26         LUT5 (Prop_lut5_I4_O)        0.299     6.899 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop[5]_i_9__0/O
                         net (fo=2, routed)           0.304     7.202    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/HSL_FRAME_ENABLE.hslInst/p_1_in[1]
    SLICE_X81Y28         LUT4 (Prop_lut4_I0_O)        0.124     7.326 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop[5]_i_13__0/O
                         net (fo=1, routed)           0.000     7.326    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop[5]_i_13__0_n_0
    SLICE_X81Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.876 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop_reg[5]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.876    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop_reg[5]_i_2__0_n_0
    SLICE_X81Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.210 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop_reg[13]_i_10__0/O[1]
                         net (fo=7, routed)           0.616     8.826    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSL_FRAME_ENABLE.hslInst/A[5]
    SLICE_X82Y29         LUT2 (Prop_lut2_I0_O)        0.303     9.129 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSL_FRAME_ENABLE.hslInst/hueTop[9]_i_11__0/O
                         net (fo=1, routed)           0.000     9.129    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/uFs3Rgb_reg[green][7]_0[3]
    SLICE_X82Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.505 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop_reg[9]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     9.505    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop_reg[9]_i_10__0_n_0
    SLICE_X82Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.724 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop_reg[14]_i_4__0/O[0]
                         net (fo=2, routed)           0.654    10.378    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSL_FRAME_ENABLE.hslInst/uFs3Rgb_reg[blue][7]_1[0]
    SLICE_X80Y30         LUT3 (Prop_lut3_I0_O)        0.324    10.702 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSL_FRAME_ENABLE.hslInst/hueTop[9]_i_2__0/O
                         net (fo=2, routed)           0.690    11.392    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSL_FRAME_ENABLE.hslInst/hueTop[9]_i_2__0_n_0
    SLICE_X80Y30         LUT4 (Prop_lut4_I3_O)        0.327    11.719 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSL_FRAME_ENABLE.hslInst/hueTop[9]_i_6__0/O
                         net (fo=1, routed)           0.000    11.719    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSL_FRAME_ENABLE.hslInst/hueTop[9]_i_6__0_n_0
    SLICE_X80Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.120 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSL_FRAME_ENABLE.hslInst/hueTop_reg[9]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.120    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/uFs3Rgb_reg[green][3]_0[0]
    SLICE_X80Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.433 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop_reg[13]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    12.433    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSL_FRAME_ENABLE.hslInst/uFs3Rgb_reg[blue][7]_0[3]
    SLICE_X80Y31         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSL_FRAME_ENABLE.hslInst/hueTop_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     8.088    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10910, routed)       1.552     9.731    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSL_FRAME_ENABLE.hslInst/m_axis_mm2s_aclk
    SLICE_X80Y31         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSL_FRAME_ENABLE.hslInst/hueTop_reg[13]/C
                         clock pessimism              0.230     9.961    
                         clock uncertainty           -0.111     9.850    
    SLICE_X80Y31         FDRE (Setup_fdre_C_D)        0.062     9.912    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSL_FRAME_ENABLE.hslInst/hueTop_reg[13]
  -------------------------------------------------------------------
                         required time                          9.912    
                         arrival time                         -12.433    
  -------------------------------------------------------------------
                         slack                                 -2.521    

Slack (VIOLATED) :        -2.484ns  (required time - arrival time)
  Source:                 zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/uFs3Rgb_reg[red][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_0 rise@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.389ns  (logic 5.074ns (54.043%)  route 4.315ns (45.957%))
  Logic Levels:           15  (CARRY4=8 LUT2=1 LUT3=1 LUT4=2 LUT5=2 MUXF7=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.736ns = ( 9.736 - 7.000 ) 
    Source Clock Delay      (SCD):    3.012ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10910, routed)       1.718     3.012    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/m_axis_mm2s_aclk
    SLICE_X78Y27         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/uFs3Rgb_reg[red][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y27         FDRE (Prop_fdre_C_Q)         0.456     3.468 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/uFs3Rgb_reg[red][2]/Q
                         net (fo=17, routed)          0.892     4.360    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/uFs3Rgb_reg[red]__0[2]
    SLICE_X79Y27         LUT4 (Prop_lut4_I0_O)        0.124     4.484 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop[5]_i_57/O
                         net (fo=1, routed)           0.000     4.484    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop[5]_i_57_n_0
    SLICE_X79Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.034 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop_reg[5]_i_38/CO[3]
                         net (fo=17, routed)          0.879     5.913    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop_reg[5]_i_38_n_0
    SLICE_X78Y32         LUT5 (Prop_lut5_I2_O)        0.124     6.037 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop[5]_i_41/O
                         net (fo=1, routed)           0.000     6.037    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop[5]_i_41_n_0
    SLICE_X78Y32         MUXF7 (Prop_muxf7_I0_O)      0.212     6.249 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop_reg[5]_i_18/O
                         net (fo=1, routed)           0.306     6.555    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop_reg[5]_i_18_n_0
    SLICE_X81Y32         LUT5 (Prop_lut5_I4_O)        0.299     6.854 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop[5]_i_9/O
                         net (fo=2, routed)           0.484     7.338    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/p_1_in[1]
    SLICE_X83Y32         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.845 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.845    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop_reg[5]_i_2_n_0
    SLICE_X83Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.179 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop_reg[13]_i_10/O[1]
                         net (fo=7, routed)           0.586     8.765    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/A_2[5]
    SLICE_X84Y33         LUT2 (Prop_lut2_I1_O)        0.303     9.068 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop[9]_i_13/O
                         net (fo=1, routed)           0.000     9.068    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop[9]_i_13_n_0
    SLICE_X84Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.618 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.618    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop_reg[9]_i_10_n_0
    SLICE_X84Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.840 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop_reg[14]_i_4/O[0]
                         net (fo=2, routed)           0.575    10.415    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop_reg[14]_i_4_n_7
    SLICE_X85Y33         LUT3 (Prop_lut3_I0_O)        0.328    10.743 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop[9]_i_2/O
                         net (fo=2, routed)           0.593    11.336    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop[9]_i_2_n_0
    SLICE_X85Y33         LUT4 (Prop_lut4_I3_O)        0.327    11.663 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop[9]_i_6/O
                         net (fo=1, routed)           0.000    11.663    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop[9]_i_6_n_0
    SLICE_X85Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.064 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.064    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop_reg[9]_i_1_n_0
    SLICE_X85Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.178 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.178    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop_reg[13]_i_1_n_0
    SLICE_X85Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.401 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop_reg[14]_i_1/O[0]
                         net (fo=1, routed)           0.000    12.401    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop[14]
    SLICE_X85Y35         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     8.088    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10910, routed)       1.557     9.736    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/m_axis_mm2s_aclk
    SLICE_X85Y35         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop_reg[14]/C
                         clock pessimism              0.230     9.966    
                         clock uncertainty           -0.111     9.855    
    SLICE_X85Y35         FDRE (Setup_fdre_C_D)        0.062     9.917    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop_reg[14]
  -------------------------------------------------------------------
                         required time                          9.917    
                         arrival time                         -12.401    
  -------------------------------------------------------------------
                         slack                                 -2.484    

Slack (VIOLATED) :        -2.482ns  (required time - arrival time)
  Source:                 zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/uFs3Rgb_reg[red][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_0 rise@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.386ns  (logic 5.071ns (54.029%)  route 4.315ns (45.971%))
  Logic Levels:           14  (CARRY4=7 LUT2=1 LUT3=1 LUT4=2 LUT5=2 MUXF7=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.735ns = ( 9.735 - 7.000 ) 
    Source Clock Delay      (SCD):    3.012ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10910, routed)       1.718     3.012    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/m_axis_mm2s_aclk
    SLICE_X78Y27         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/uFs3Rgb_reg[red][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y27         FDRE (Prop_fdre_C_Q)         0.456     3.468 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/uFs3Rgb_reg[red][2]/Q
                         net (fo=17, routed)          0.892     4.360    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/uFs3Rgb_reg[red]__0[2]
    SLICE_X79Y27         LUT4 (Prop_lut4_I0_O)        0.124     4.484 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop[5]_i_57/O
                         net (fo=1, routed)           0.000     4.484    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop[5]_i_57_n_0
    SLICE_X79Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.034 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop_reg[5]_i_38/CO[3]
                         net (fo=17, routed)          0.879     5.913    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop_reg[5]_i_38_n_0
    SLICE_X78Y32         LUT5 (Prop_lut5_I2_O)        0.124     6.037 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop[5]_i_41/O
                         net (fo=1, routed)           0.000     6.037    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop[5]_i_41_n_0
    SLICE_X78Y32         MUXF7 (Prop_muxf7_I0_O)      0.212     6.249 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop_reg[5]_i_18/O
                         net (fo=1, routed)           0.306     6.555    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop_reg[5]_i_18_n_0
    SLICE_X81Y32         LUT5 (Prop_lut5_I4_O)        0.299     6.854 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop[5]_i_9/O
                         net (fo=2, routed)           0.484     7.338    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/p_1_in[1]
    SLICE_X83Y32         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.845 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.845    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop_reg[5]_i_2_n_0
    SLICE_X83Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.179 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop_reg[13]_i_10/O[1]
                         net (fo=7, routed)           0.586     8.765    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/A_2[5]
    SLICE_X84Y33         LUT2 (Prop_lut2_I1_O)        0.303     9.068 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop[9]_i_13/O
                         net (fo=1, routed)           0.000     9.068    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop[9]_i_13_n_0
    SLICE_X84Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.618 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.618    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop_reg[9]_i_10_n_0
    SLICE_X84Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.840 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop_reg[14]_i_4/O[0]
                         net (fo=2, routed)           0.575    10.415    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop_reg[14]_i_4_n_7
    SLICE_X85Y33         LUT3 (Prop_lut3_I0_O)        0.328    10.743 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop[9]_i_2/O
                         net (fo=2, routed)           0.593    11.336    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop[9]_i_2_n_0
    SLICE_X85Y33         LUT4 (Prop_lut4_I3_O)        0.327    11.663 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop[9]_i_6/O
                         net (fo=1, routed)           0.000    11.663    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop[9]_i_6_n_0
    SLICE_X85Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.064 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.064    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop_reg[9]_i_1_n_0
    SLICE_X85Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.398 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop_reg[13]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.398    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop[11]
    SLICE_X85Y34         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     8.088    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10910, routed)       1.556     9.735    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/m_axis_mm2s_aclk
    SLICE_X85Y34         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop_reg[11]/C
                         clock pessimism              0.230     9.965    
                         clock uncertainty           -0.111     9.854    
    SLICE_X85Y34         FDRE (Setup_fdre_C_D)        0.062     9.916    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop_reg[11]
  -------------------------------------------------------------------
                         required time                          9.916    
                         arrival time                         -12.398    
  -------------------------------------------------------------------
                         slack                                 -2.482    

Slack (VIOLATED) :        -2.461ns  (required time - arrival time)
  Source:                 zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/uFs3Rgb_reg[red][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_0 rise@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.365ns  (logic 5.050ns (53.925%)  route 4.315ns (46.075%))
  Logic Levels:           14  (CARRY4=7 LUT2=1 LUT3=1 LUT4=2 LUT5=2 MUXF7=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.735ns = ( 9.735 - 7.000 ) 
    Source Clock Delay      (SCD):    3.012ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10910, routed)       1.718     3.012    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/m_axis_mm2s_aclk
    SLICE_X78Y27         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/uFs3Rgb_reg[red][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y27         FDRE (Prop_fdre_C_Q)         0.456     3.468 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/uFs3Rgb_reg[red][2]/Q
                         net (fo=17, routed)          0.892     4.360    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/uFs3Rgb_reg[red]__0[2]
    SLICE_X79Y27         LUT4 (Prop_lut4_I0_O)        0.124     4.484 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop[5]_i_57/O
                         net (fo=1, routed)           0.000     4.484    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop[5]_i_57_n_0
    SLICE_X79Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.034 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop_reg[5]_i_38/CO[3]
                         net (fo=17, routed)          0.879     5.913    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop_reg[5]_i_38_n_0
    SLICE_X78Y32         LUT5 (Prop_lut5_I2_O)        0.124     6.037 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop[5]_i_41/O
                         net (fo=1, routed)           0.000     6.037    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop[5]_i_41_n_0
    SLICE_X78Y32         MUXF7 (Prop_muxf7_I0_O)      0.212     6.249 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop_reg[5]_i_18/O
                         net (fo=1, routed)           0.306     6.555    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop_reg[5]_i_18_n_0
    SLICE_X81Y32         LUT5 (Prop_lut5_I4_O)        0.299     6.854 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop[5]_i_9/O
                         net (fo=2, routed)           0.484     7.338    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/p_1_in[1]
    SLICE_X83Y32         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.845 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.845    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop_reg[5]_i_2_n_0
    SLICE_X83Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.179 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop_reg[13]_i_10/O[1]
                         net (fo=7, routed)           0.586     8.765    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/A_2[5]
    SLICE_X84Y33         LUT2 (Prop_lut2_I1_O)        0.303     9.068 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop[9]_i_13/O
                         net (fo=1, routed)           0.000     9.068    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop[9]_i_13_n_0
    SLICE_X84Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.618 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.618    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop_reg[9]_i_10_n_0
    SLICE_X84Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.840 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop_reg[14]_i_4/O[0]
                         net (fo=2, routed)           0.575    10.415    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop_reg[14]_i_4_n_7
    SLICE_X85Y33         LUT3 (Prop_lut3_I0_O)        0.328    10.743 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop[9]_i_2/O
                         net (fo=2, routed)           0.593    11.336    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop[9]_i_2_n_0
    SLICE_X85Y33         LUT4 (Prop_lut4_I3_O)        0.327    11.663 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop[9]_i_6/O
                         net (fo=1, routed)           0.000    11.663    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop[9]_i_6_n_0
    SLICE_X85Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.064 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.064    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop_reg[9]_i_1_n_0
    SLICE_X85Y34         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.377 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop_reg[13]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.377    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop[13]
    SLICE_X85Y34         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     8.088    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10910, routed)       1.556     9.735    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/m_axis_mm2s_aclk
    SLICE_X85Y34         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop_reg[13]/C
                         clock pessimism              0.230     9.965    
                         clock uncertainty           -0.111     9.854    
    SLICE_X85Y34         FDRE (Setup_fdre_C_D)        0.062     9.916    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop_reg[13]
  -------------------------------------------------------------------
                         required time                          9.916    
                         arrival time                         -12.377    
  -------------------------------------------------------------------
                         slack                                 -2.461    

Slack (VIOLATED) :        -2.447ns  (required time - arrival time)
  Source:                 zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/uFs3Rgb_reg[green][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSL_FRAME_ENABLE.hslInst/hueTop_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_0 rise@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.347ns  (logic 4.962ns (53.088%)  route 4.385ns (46.912%))
  Logic Levels:           15  (CARRY4=7 LUT2=1 LUT3=1 LUT4=3 LUT5=2 MUXF7=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.731ns = ( 9.731 - 7.000 ) 
    Source Clock Delay      (SCD):    3.012ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10910, routed)       1.718     3.012    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/m_axis_mm2s_aclk
    SLICE_X79Y27         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/uFs3Rgb_reg[green][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y27         FDRE (Prop_fdre_C_Q)         0.456     3.468 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/uFs3Rgb_reg[green][2]/Q
                         net (fo=19, routed)          0.836     4.304    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/uFs3Rgb_reg[green]__0[2]
    SLICE_X77Y27         LUT4 (Prop_lut4_I1_O)        0.124     4.428 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop[5]_i_51/O
                         net (fo=1, routed)           0.000     4.428    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop[5]_i_51_n_0
    SLICE_X77Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.978 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop_reg[5]_i_34/CO[3]
                         net (fo=17, routed)          0.835     5.813    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop_reg[5]_i_34_n_0
    SLICE_X79Y25         LUT5 (Prop_lut5_I2_O)        0.124     5.937 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop[5]_i_35/O
                         net (fo=1, routed)           0.000     5.937    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop[5]_i_35_n_0
    SLICE_X79Y25         MUXF7 (Prop_muxf7_I0_O)      0.212     6.149 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop_reg[5]_i_18__0/O
                         net (fo=1, routed)           0.451     6.600    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop_reg[5]_i_18__0_n_0
    SLICE_X81Y26         LUT5 (Prop_lut5_I4_O)        0.299     6.899 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop[5]_i_9__0/O
                         net (fo=2, routed)           0.304     7.202    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/HSL_FRAME_ENABLE.hslInst/p_1_in[1]
    SLICE_X81Y28         LUT4 (Prop_lut4_I0_O)        0.124     7.326 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop[5]_i_13__0/O
                         net (fo=1, routed)           0.000     7.326    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop[5]_i_13__0_n_0
    SLICE_X81Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.876 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop_reg[5]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.876    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop_reg[5]_i_2__0_n_0
    SLICE_X81Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.210 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop_reg[13]_i_10__0/O[1]
                         net (fo=7, routed)           0.616     8.826    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSL_FRAME_ENABLE.hslInst/A[5]
    SLICE_X82Y29         LUT2 (Prop_lut2_I0_O)        0.303     9.129 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSL_FRAME_ENABLE.hslInst/hueTop[9]_i_11__0/O
                         net (fo=1, routed)           0.000     9.129    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/uFs3Rgb_reg[green][7]_0[3]
    SLICE_X82Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.505 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop_reg[9]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     9.505    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop_reg[9]_i_10__0_n_0
    SLICE_X82Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.724 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop_reg[14]_i_4__0/O[0]
                         net (fo=2, routed)           0.654    10.378    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSL_FRAME_ENABLE.hslInst/uFs3Rgb_reg[blue][7]_1[0]
    SLICE_X80Y30         LUT3 (Prop_lut3_I0_O)        0.324    10.702 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSL_FRAME_ENABLE.hslInst/hueTop[9]_i_2__0/O
                         net (fo=2, routed)           0.690    11.392    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSL_FRAME_ENABLE.hslInst/hueTop[9]_i_2__0_n_0
    SLICE_X80Y30         LUT4 (Prop_lut4_I3_O)        0.327    11.719 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSL_FRAME_ENABLE.hslInst/hueTop[9]_i_6__0/O
                         net (fo=1, routed)           0.000    11.719    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSL_FRAME_ENABLE.hslInst/hueTop[9]_i_6__0_n_0
    SLICE_X80Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.120 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSL_FRAME_ENABLE.hslInst/hueTop_reg[9]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.120    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/uFs3Rgb_reg[green][3]_0[0]
    SLICE_X80Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.359 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop_reg[13]_i_1__0/O[2]
                         net (fo=1, routed)           0.000    12.359    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSL_FRAME_ENABLE.hslInst/uFs3Rgb_reg[blue][7]_0[2]
    SLICE_X80Y31         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSL_FRAME_ENABLE.hslInst/hueTop_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     8.088    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10910, routed)       1.552     9.731    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSL_FRAME_ENABLE.hslInst/m_axis_mm2s_aclk
    SLICE_X80Y31         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSL_FRAME_ENABLE.hslInst/hueTop_reg[12]/C
                         clock pessimism              0.230     9.961    
                         clock uncertainty           -0.111     9.850    
    SLICE_X80Y31         FDRE (Setup_fdre_C_D)        0.062     9.912    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSL_FRAME_ENABLE.hslInst/hueTop_reg[12]
  -------------------------------------------------------------------
                         required time                          9.912    
                         arrival time                         -12.359    
  -------------------------------------------------------------------
                         slack                                 -2.447    

Slack (VIOLATED) :        -2.431ns  (required time - arrival time)
  Source:                 zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/uFs3Rgb_reg[green][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSL_FRAME_ENABLE.hslInst/hueTop_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_0 rise@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.331ns  (logic 4.946ns (53.007%)  route 4.385ns (46.992%))
  Logic Levels:           15  (CARRY4=7 LUT2=1 LUT3=1 LUT4=3 LUT5=2 MUXF7=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.731ns = ( 9.731 - 7.000 ) 
    Source Clock Delay      (SCD):    3.012ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10910, routed)       1.718     3.012    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/m_axis_mm2s_aclk
    SLICE_X79Y27         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/uFs3Rgb_reg[green][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y27         FDRE (Prop_fdre_C_Q)         0.456     3.468 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/uFs3Rgb_reg[green][2]/Q
                         net (fo=19, routed)          0.836     4.304    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/uFs3Rgb_reg[green]__0[2]
    SLICE_X77Y27         LUT4 (Prop_lut4_I1_O)        0.124     4.428 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop[5]_i_51/O
                         net (fo=1, routed)           0.000     4.428    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop[5]_i_51_n_0
    SLICE_X77Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.978 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop_reg[5]_i_34/CO[3]
                         net (fo=17, routed)          0.835     5.813    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop_reg[5]_i_34_n_0
    SLICE_X79Y25         LUT5 (Prop_lut5_I2_O)        0.124     5.937 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop[5]_i_35/O
                         net (fo=1, routed)           0.000     5.937    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop[5]_i_35_n_0
    SLICE_X79Y25         MUXF7 (Prop_muxf7_I0_O)      0.212     6.149 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop_reg[5]_i_18__0/O
                         net (fo=1, routed)           0.451     6.600    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop_reg[5]_i_18__0_n_0
    SLICE_X81Y26         LUT5 (Prop_lut5_I4_O)        0.299     6.899 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop[5]_i_9__0/O
                         net (fo=2, routed)           0.304     7.202    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/HSL_FRAME_ENABLE.hslInst/p_1_in[1]
    SLICE_X81Y28         LUT4 (Prop_lut4_I0_O)        0.124     7.326 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop[5]_i_13__0/O
                         net (fo=1, routed)           0.000     7.326    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop[5]_i_13__0_n_0
    SLICE_X81Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.876 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop_reg[5]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.876    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop_reg[5]_i_2__0_n_0
    SLICE_X81Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.210 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop_reg[13]_i_10__0/O[1]
                         net (fo=7, routed)           0.616     8.826    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSL_FRAME_ENABLE.hslInst/A[5]
    SLICE_X82Y29         LUT2 (Prop_lut2_I0_O)        0.303     9.129 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSL_FRAME_ENABLE.hslInst/hueTop[9]_i_11__0/O
                         net (fo=1, routed)           0.000     9.129    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/uFs3Rgb_reg[green][7]_0[3]
    SLICE_X82Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.505 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop_reg[9]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     9.505    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop_reg[9]_i_10__0_n_0
    SLICE_X82Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.724 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop_reg[14]_i_4__0/O[0]
                         net (fo=2, routed)           0.654    10.378    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSL_FRAME_ENABLE.hslInst/uFs3Rgb_reg[blue][7]_1[0]
    SLICE_X80Y30         LUT3 (Prop_lut3_I0_O)        0.324    10.702 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSL_FRAME_ENABLE.hslInst/hueTop[9]_i_2__0/O
                         net (fo=2, routed)           0.690    11.392    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSL_FRAME_ENABLE.hslInst/hueTop[9]_i_2__0_n_0
    SLICE_X80Y30         LUT4 (Prop_lut4_I3_O)        0.327    11.719 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSL_FRAME_ENABLE.hslInst/hueTop[9]_i_6__0/O
                         net (fo=1, routed)           0.000    11.719    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSL_FRAME_ENABLE.hslInst/hueTop[9]_i_6__0_n_0
    SLICE_X80Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.120 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSL_FRAME_ENABLE.hslInst/hueTop_reg[9]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.120    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/uFs3Rgb_reg[green][3]_0[0]
    SLICE_X80Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.343 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop_reg[13]_i_1__0/O[0]
                         net (fo=1, routed)           0.000    12.343    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSL_FRAME_ENABLE.hslInst/uFs3Rgb_reg[blue][7]_0[0]
    SLICE_X80Y31         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSL_FRAME_ENABLE.hslInst/hueTop_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     8.088    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10910, routed)       1.552     9.731    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSL_FRAME_ENABLE.hslInst/m_axis_mm2s_aclk
    SLICE_X80Y31         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSL_FRAME_ENABLE.hslInst/hueTop_reg[10]/C
                         clock pessimism              0.230     9.961    
                         clock uncertainty           -0.111     9.850    
    SLICE_X80Y31         FDRE (Setup_fdre_C_D)        0.062     9.912    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSL_FRAME_ENABLE.hslInst/hueTop_reg[10]
  -------------------------------------------------------------------
                         required time                          9.912    
                         arrival time                         -12.343    
  -------------------------------------------------------------------
                         slack                                 -2.431    

Slack (VIOLATED) :        -2.387ns  (required time - arrival time)
  Source:                 zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/uFs3Rgb_reg[red][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_0 rise@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.291ns  (logic 4.976ns (53.559%)  route 4.315ns (46.441%))
  Logic Levels:           14  (CARRY4=7 LUT2=1 LUT3=1 LUT4=2 LUT5=2 MUXF7=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.735ns = ( 9.735 - 7.000 ) 
    Source Clock Delay      (SCD):    3.012ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10910, routed)       1.718     3.012    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/m_axis_mm2s_aclk
    SLICE_X78Y27         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/uFs3Rgb_reg[red][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y27         FDRE (Prop_fdre_C_Q)         0.456     3.468 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/uFs3Rgb_reg[red][2]/Q
                         net (fo=17, routed)          0.892     4.360    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/uFs3Rgb_reg[red]__0[2]
    SLICE_X79Y27         LUT4 (Prop_lut4_I0_O)        0.124     4.484 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop[5]_i_57/O
                         net (fo=1, routed)           0.000     4.484    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop[5]_i_57_n_0
    SLICE_X79Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.034 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop_reg[5]_i_38/CO[3]
                         net (fo=17, routed)          0.879     5.913    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop_reg[5]_i_38_n_0
    SLICE_X78Y32         LUT5 (Prop_lut5_I2_O)        0.124     6.037 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop[5]_i_41/O
                         net (fo=1, routed)           0.000     6.037    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop[5]_i_41_n_0
    SLICE_X78Y32         MUXF7 (Prop_muxf7_I0_O)      0.212     6.249 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop_reg[5]_i_18/O
                         net (fo=1, routed)           0.306     6.555    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop_reg[5]_i_18_n_0
    SLICE_X81Y32         LUT5 (Prop_lut5_I4_O)        0.299     6.854 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop[5]_i_9/O
                         net (fo=2, routed)           0.484     7.338    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/p_1_in[1]
    SLICE_X83Y32         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.845 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.845    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop_reg[5]_i_2_n_0
    SLICE_X83Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.179 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop_reg[13]_i_10/O[1]
                         net (fo=7, routed)           0.586     8.765    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/A_2[5]
    SLICE_X84Y33         LUT2 (Prop_lut2_I1_O)        0.303     9.068 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop[9]_i_13/O
                         net (fo=1, routed)           0.000     9.068    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop[9]_i_13_n_0
    SLICE_X84Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.618 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.618    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop_reg[9]_i_10_n_0
    SLICE_X84Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.840 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop_reg[14]_i_4/O[0]
                         net (fo=2, routed)           0.575    10.415    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop_reg[14]_i_4_n_7
    SLICE_X85Y33         LUT3 (Prop_lut3_I0_O)        0.328    10.743 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop[9]_i_2/O
                         net (fo=2, routed)           0.593    11.336    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop[9]_i_2_n_0
    SLICE_X85Y33         LUT4 (Prop_lut4_I3_O)        0.327    11.663 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop[9]_i_6/O
                         net (fo=1, routed)           0.000    11.663    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop[9]_i_6_n_0
    SLICE_X85Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.064 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.064    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop_reg[9]_i_1_n_0
    SLICE_X85Y34         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.303 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop_reg[13]_i_1/O[2]
                         net (fo=1, routed)           0.000    12.303    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop[12]
    SLICE_X85Y34         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     8.088    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10910, routed)       1.556     9.735    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/m_axis_mm2s_aclk
    SLICE_X85Y34         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop_reg[12]/C
                         clock pessimism              0.230     9.965    
                         clock uncertainty           -0.111     9.854    
    SLICE_X85Y34         FDRE (Setup_fdre_C_D)        0.062     9.916    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop_reg[12]
  -------------------------------------------------------------------
                         required time                          9.916    
                         arrival time                         -12.303    
  -------------------------------------------------------------------
                         slack                                 -2.387    

Slack (VIOLATED) :        -2.371ns  (required time - arrival time)
  Source:                 zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/uFs3Rgb_reg[red][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_0 rise@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.275ns  (logic 4.960ns (53.478%)  route 4.315ns (46.522%))
  Logic Levels:           14  (CARRY4=7 LUT2=1 LUT3=1 LUT4=2 LUT5=2 MUXF7=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.735ns = ( 9.735 - 7.000 ) 
    Source Clock Delay      (SCD):    3.012ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10910, routed)       1.718     3.012    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/m_axis_mm2s_aclk
    SLICE_X78Y27         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/uFs3Rgb_reg[red][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y27         FDRE (Prop_fdre_C_Q)         0.456     3.468 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/uFs3Rgb_reg[red][2]/Q
                         net (fo=17, routed)          0.892     4.360    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/uFs3Rgb_reg[red]__0[2]
    SLICE_X79Y27         LUT4 (Prop_lut4_I0_O)        0.124     4.484 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop[5]_i_57/O
                         net (fo=1, routed)           0.000     4.484    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop[5]_i_57_n_0
    SLICE_X79Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.034 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop_reg[5]_i_38/CO[3]
                         net (fo=17, routed)          0.879     5.913    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop_reg[5]_i_38_n_0
    SLICE_X78Y32         LUT5 (Prop_lut5_I2_O)        0.124     6.037 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop[5]_i_41/O
                         net (fo=1, routed)           0.000     6.037    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop[5]_i_41_n_0
    SLICE_X78Y32         MUXF7 (Prop_muxf7_I0_O)      0.212     6.249 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop_reg[5]_i_18/O
                         net (fo=1, routed)           0.306     6.555    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop_reg[5]_i_18_n_0
    SLICE_X81Y32         LUT5 (Prop_lut5_I4_O)        0.299     6.854 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop[5]_i_9/O
                         net (fo=2, routed)           0.484     7.338    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/p_1_in[1]
    SLICE_X83Y32         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.845 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.845    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop_reg[5]_i_2_n_0
    SLICE_X83Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.179 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop_reg[13]_i_10/O[1]
                         net (fo=7, routed)           0.586     8.765    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/A_2[5]
    SLICE_X84Y33         LUT2 (Prop_lut2_I1_O)        0.303     9.068 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop[9]_i_13/O
                         net (fo=1, routed)           0.000     9.068    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop[9]_i_13_n_0
    SLICE_X84Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.618 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.618    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop_reg[9]_i_10_n_0
    SLICE_X84Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.840 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop_reg[14]_i_4/O[0]
                         net (fo=2, routed)           0.575    10.415    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop_reg[14]_i_4_n_7
    SLICE_X85Y33         LUT3 (Prop_lut3_I0_O)        0.328    10.743 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop[9]_i_2/O
                         net (fo=2, routed)           0.593    11.336    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop[9]_i_2_n_0
    SLICE_X85Y33         LUT4 (Prop_lut4_I3_O)        0.327    11.663 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop[9]_i_6/O
                         net (fo=1, routed)           0.000    11.663    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop[9]_i_6_n_0
    SLICE_X85Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.064 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.064    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop_reg[9]_i_1_n_0
    SLICE_X85Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.287 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop_reg[13]_i_1/O[0]
                         net (fo=1, routed)           0.000    12.287    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop[10]
    SLICE_X85Y34         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     8.088    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10910, routed)       1.556     9.735    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/m_axis_mm2s_aclk
    SLICE_X85Y34         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop_reg[10]/C
                         clock pessimism              0.230     9.965    
                         clock uncertainty           -0.111     9.854    
    SLICE_X85Y34         FDRE (Setup_fdre_C_D)        0.062     9.916    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/hueTop_reg[10]
  -------------------------------------------------------------------
                         required time                          9.916    
                         arrival time                         -12.287    
  -------------------------------------------------------------------
                         slack                                 -2.371    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_user_reg_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[26]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.164ns (39.114%)  route 0.255ns (60.886%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.262ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10910, routed)       0.591     0.927    zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/m_axis_mm2s_aclk
    SLICE_X12Y16         FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_user_reg_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y16         FDRE (Prop_fdre_C_Q)         0.164     1.090 r  zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_user_reg_out_reg[0]/Q
                         net (fo=1, routed)           0.255     1.346    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[17]
    RAMB36_X1Y3          RAMB36E1                                     r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[26]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10910, routed)       0.896     1.262    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X1Y3          RAMB36E1                                     r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.263     0.999    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[26])
                                                      0.296     1.295    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.295    
                         arrival time                           1.346    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/sig_data_reg_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.164ns (39.962%)  route 0.246ns (60.038%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    0.929ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10910, routed)       0.593     0.929    zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/s_axis_s2mm_aclk
    SLICE_X8Y12          FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/sig_data_reg_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y12          FDRE (Prop_fdre_C_Q)         0.164     1.093 r  zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/sig_data_reg_out_reg[7]/Q
                         net (fo=1, routed)           0.246     1.339    zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/M_Data[7]
    RAMB18_X0Y2          RAMB18E1                                     r  zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10910, routed)       0.906     1.272    zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_axis_s2mm_aclk
    RAMB18_X0Y2          RAMB18E1                                     r  zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.283     0.989    
    RAMB18_X0Y2          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[7])
                                                      0.296     1.285    zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.285    
                         arrival time                           1.339    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/localRegs_reg[cfigReg55][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/wrRegsOut_reg[cfigReg55][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.141ns (36.117%)  route 0.249ns (63.883%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10910, routed)       0.557     0.893    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/vfpconfig_aclk
    SLICE_X39Y50         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/localRegs_reg[cfigReg55][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y50         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/localRegs_reg[cfigReg55][8]/Q
                         net (fo=1, routed)           0.249     1.283    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/localRegs_reg[cfigReg55]__0[8]
    SLICE_X38Y49         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/wrRegsOut_reg[cfigReg55][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10910, routed)       0.830     1.196    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/vfpconfig_aclk
    SLICE_X38Y49         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/wrRegsOut_reg[cfigReg55][8]/C
                         clock pessimism             -0.030     1.166    
    SLICE_X38Y49         FDRE (Hold_fdre_C_D)         0.063     1.229    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/wrRegsOut_reg[cfigReg55][8]
  -------------------------------------------------------------------
                         required time                         -1.229    
                         arrival time                           1.283    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.148ns (44.113%)  route 0.188ns (55.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10910, routed)       0.559     0.895    zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X34Y51         FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y51         FDRE (Prop_fdre_C_Q)         0.148     1.043 r  zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_reg[26]/Q
                         net (fo=7, routed)           0.188     1.230    zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/D[24]
    SLICE_X36Y49         FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10910, routed)       0.830     1.196    zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/m_axi_mm2s_aclk
    SLICE_X36Y49         FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[26]/C
                         clock pessimism             -0.030     1.166    
    SLICE_X36Y49         FDRE (Hold_fdre_C_D)         0.010     1.176    zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.176    
                         arrival time                           1.230    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.295ns
    Source Clock Delay      (SCD):    0.991ns
    Clock Pessimism Removal (CPR):    0.291ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10910, routed)       0.655     0.991    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y103        FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y103        FDRE (Prop_fdre_C_Q)         0.141     1.132 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/Q
                         net (fo=1, routed)           0.110     1.242    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[15]
    SLICE_X26Y103        SRL16E                                       r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10910, routed)       0.929     1.295    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y103        SRL16E                                       r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/CLK
                         clock pessimism             -0.291     1.004    
    SLICE_X26Y103        SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.187    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4
  -------------------------------------------------------------------
                         required time                         -1.187    
                         arrival time                           1.242    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/localRegs_reg[cfigReg35][15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/wrRegsOut_reg[cfigReg35][15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.164ns (43.033%)  route 0.217ns (56.967%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10910, routed)       0.559     0.895    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/vfpconfig_aclk
    SLICE_X50Y49         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/localRegs_reg[cfigReg35][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y49         FDRE (Prop_fdre_C_Q)         0.164     1.059 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/localRegs_reg[cfigReg35][15]/Q
                         net (fo=1, routed)           0.217     1.276    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/localRegs_reg[cfigReg35]__0[15]
    SLICE_X50Y50         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/wrRegsOut_reg[cfigReg35][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10910, routed)       0.821     1.187    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/vfpconfig_aclk
    SLICE_X50Y50         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/wrRegsOut_reg[cfigReg35][15]/C
                         clock pessimism             -0.030     1.157    
    SLICE_X50Y50         FDRE (Hold_fdre_C_D)         0.063     1.220    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/wrRegsOut_reg[cfigReg35][15]
  -------------------------------------------------------------------
                         required time                         -1.220    
                         arrival time                           1.276    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/sig_data_reg_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.164ns (39.780%)  route 0.248ns (60.220%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    0.929ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10910, routed)       0.593     0.929    zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/s_axis_s2mm_aclk
    SLICE_X8Y12          FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/sig_data_reg_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y12          FDRE (Prop_fdre_C_Q)         0.164     1.093 r  zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/sig_data_reg_out_reg[4]/Q
                         net (fo=1, routed)           0.248     1.341    zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/M_Data[4]
    RAMB18_X0Y2          RAMB18E1                                     r  zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10910, routed)       0.906     1.272    zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_axis_s2mm_aclk
    RAMB18_X0Y2          RAMB18E1                                     r  zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.283     0.989    
    RAMB18_X0Y2          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[4])
                                                      0.296     1.285    zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.285    
                         arrival time                           1.341    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_mesg_i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.148ns (44.488%)  route 0.185ns (55.512%))
  Logic Levels:           0  
  Clock Path Skew:        0.253ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10910, routed)       0.592     0.928    zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/m_axi_mm2s_aclk
    SLICE_X26Y47         FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y47         FDRE (Prop_fdre_C_Q)         0.148     1.076 r  zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_reg[7]/Q
                         net (fo=1, routed)           0.185     1.260    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/D[7]
    SLICE_X29Y51         FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_mesg_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10910, routed)       0.845     1.211    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/aclk
    SLICE_X29Y51         FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_mesg_i_reg[8]/C
                         clock pessimism             -0.030     1.181    
    SLICE_X29Y51         FDRE (Hold_fdre_C_D)         0.023     1.204    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_mesg_i_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.204    
                         arrival time                           1.260    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/localRegs_reg[cfigReg59][19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/wrRegsOut_reg[cfigReg59][19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.164ns (41.411%)  route 0.232ns (58.589%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10910, routed)       0.584     0.920    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/vfpconfig_aclk
    SLICE_X86Y50         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/localRegs_reg[cfigReg59][19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y50         FDRE (Prop_fdre_C_Q)         0.164     1.084 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/localRegs_reg[cfigReg59][19]/Q
                         net (fo=1, routed)           0.232     1.316    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/localRegs_reg[cfigReg59]__0[19]
    SLICE_X86Y49         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/wrRegsOut_reg[cfigReg59][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10910, routed)       0.859     1.225    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/vfpconfig_aclk
    SLICE_X86Y49         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/wrRegsOut_reg[cfigReg59][19]/C
                         clock pessimism             -0.030     1.195    
    SLICE_X86Y49         FDRE (Hold_fdre_C_D)         0.063     1.258    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/wrRegsOut_reg[cfigReg59][19]
  -------------------------------------------------------------------
                         required time                         -1.258    
                         arrival time                           1.316    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/localRegs_reg[cfigReg46][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/wrRegsOut_reg[cfigReg46][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.128ns (37.337%)  route 0.215ns (62.663%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10910, routed)       0.559     0.895    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/vfpconfig_aclk
    SLICE_X51Y48         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/localRegs_reg[cfigReg46][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y48         FDRE (Prop_fdre_C_Q)         0.128     1.023 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/localRegs_reg[cfigReg46][9]/Q
                         net (fo=1, routed)           0.215     1.237    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/localRegs_reg[cfigReg46]__0[9]
    SLICE_X48Y49         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/wrRegsOut_reg[cfigReg46][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10910, routed)       0.830     1.196    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/vfpconfig_aclk
    SLICE_X48Y49         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/wrRegsOut_reg[cfigReg46][9]/C
                         clock pessimism             -0.035     1.161    
    SLICE_X48Y49         FDRE (Hold_fdre_C_D)         0.017     1.178    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/wrRegsOut_reg[cfigReg46][9]
  -------------------------------------------------------------------
                         required time                         -1.178    
                         arrival time                           1.237    
  -------------------------------------------------------------------
                         slack                                  0.059    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         7.000       4.056      RAMB36_X5Y8   zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/pointOfInterestInst/gridLockFifoInt/Mem_reg_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         7.000       4.056      RAMB36_X0Y9   zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         7.000       4.056      RAMB36_X0Y9   zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         7.000       4.056      RAMB36_X4Y6   zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/pointOfInterestInst/gridLockFifoInt/Mem_reg_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         7.000       4.056      RAMB36_X5Y3   zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/MASK_SOB_CGA_FRAME_ENABLE.TapsControllerSobCgaInst/tapLineD1/rowbuffer_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         7.000       4.056      RAMB36_X4Y5   zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/pointOfInterestInst/gridLockFifoInt/Mem_reg_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         7.000       4.056      RAMB36_X5Y2   zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/MASK_SOB_CGA_FRAME_ENABLE.TapsControllerSobCgaInst/tapLineD1/rowbuffer_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         7.000       4.056      RAMB36_X4Y9   zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/pointOfInterestInst/gridLockFifoInt/Mem_reg_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         7.000       4.056      RAMB36_X5Y9   zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/pointOfInterestInst/gridLockFifoInt/Mem_reg_8/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         7.000       4.056      RAMB36_X4Y10  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/pointOfInterestInst/gridLockFifoInt/Mem_reg_9/CLKARDCLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X34Y58  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X34Y58  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X26Y62  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X26Y62  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X26Y62  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X26Y62  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X26Y62  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X26Y62  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         3.500       2.250      SLICE_X26Y62  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         3.500       2.250      SLICE_X26Y62  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X34Y58  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X34Y58  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X34Y58  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X34Y58  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X26Y62  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X26Y62  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X26Y62  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X26Y62  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X26Y62  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X26Y62  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[1] }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_2
  To Clock:  clk_fpga_2

Setup :            0  Failing Endpoints,  Worst Slack        4.185ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.519ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.185ns  (required time - arrival time)
  Source:                 zynq_soc_i/SYSTEM_RESETS/rst_PS7_75M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[3].FDRE_I/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_2 rise@12.999ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        8.387ns  (logic 1.744ns (20.794%)  route 6.643ns (79.206%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.717ns = ( 15.716 - 12.999 ) 
    Source Clock Delay      (SCD):    3.136ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=942, routed)         1.842     3.136    zynq_soc_i/SYSTEM_RESETS/rst_PS7_75M/U0/slowest_sync_clk
    SLICE_X32Y109        FDRE                                         r  zynq_soc_i/SYSTEM_RESETS/rst_PS7_75M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y109        FDRE (Prop_fdre_C_Q)         0.518     3.654 f  zynq_soc_i/SYSTEM_RESETS/rst_PS7_75M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=12, routed)          2.605     6.259    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/s_axi_aresetn
    SLICE_X48Y92         LUT2 (Prop_lut2_I1_O)        0.124     6.383 r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/GPO_GEN.gpo_i[31]_i_1/O
                         net (fo=154, routed)         2.009     8.392    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/REG_INTERFACE_I/Bus2IIC_Reset
    SLICE_X58Y89         LUT4 (Prop_lut4_I2_O)        0.124     8.516 r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/REG_INTERFACE_I/Data_Exists_DFF_i_2/O
                         net (fo=3, routed)           1.172     9.687    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/Tx_fifo_wr_d_reg
    SLICE_X65Y88         LUT5 (Prop_lut5_I0_O)        0.124     9.811 r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[0].MUXCY_L_I_i_3/O
                         net (fo=4, routed)           0.432    10.243    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[0].MUXCY_L_I_i_3_n_0
    SLICE_X65Y88         LUT5 (Prop_lut5_I0_O)        0.124    10.367 r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[0].MUXCY_L_I_i_1/O
                         net (fo=1, routed)           0.426    10.793    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/S
    SLICE_X64Y88         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.730    11.523 r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[0].MUXCY_L_I_CARRY4/O[3]
                         net (fo=1, routed)           0.000    11.523    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/sum_A_0
    SLICE_X64Y88         FDRE                                         r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[3].FDRE_I/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    14.087    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    14.178 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=942, routed)         1.538    15.716    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/s_axi_aclk
    SLICE_X64Y88         FDRE                                         r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[3].FDRE_I/C
                         clock pessimism              0.129    15.845    
                         clock uncertainty           -0.198    15.647    
    SLICE_X64Y88         FDRE (Setup_fdre_C_D)        0.062    15.709    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[3].FDRE_I
  -------------------------------------------------------------------
                         required time                         15.709    
                         arrival time                         -11.523    
  -------------------------------------------------------------------
                         slack                                  4.185    

Slack (MET) :             4.244ns  (required time - arrival time)
  Source:                 zynq_soc_i/SYSTEM_RESETS/rst_PS7_75M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[2].FDRE_I/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_2 rise@12.999ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        8.328ns  (logic 1.685ns (20.233%)  route 6.643ns (79.767%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.717ns = ( 15.716 - 12.999 ) 
    Source Clock Delay      (SCD):    3.136ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=942, routed)         1.842     3.136    zynq_soc_i/SYSTEM_RESETS/rst_PS7_75M/U0/slowest_sync_clk
    SLICE_X32Y109        FDRE                                         r  zynq_soc_i/SYSTEM_RESETS/rst_PS7_75M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y109        FDRE (Prop_fdre_C_Q)         0.518     3.654 f  zynq_soc_i/SYSTEM_RESETS/rst_PS7_75M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=12, routed)          2.605     6.259    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/s_axi_aresetn
    SLICE_X48Y92         LUT2 (Prop_lut2_I1_O)        0.124     6.383 r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/GPO_GEN.gpo_i[31]_i_1/O
                         net (fo=154, routed)         2.009     8.392    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/REG_INTERFACE_I/Bus2IIC_Reset
    SLICE_X58Y89         LUT4 (Prop_lut4_I2_O)        0.124     8.516 r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/REG_INTERFACE_I/Data_Exists_DFF_i_2/O
                         net (fo=3, routed)           1.172     9.687    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/Tx_fifo_wr_d_reg
    SLICE_X65Y88         LUT5 (Prop_lut5_I0_O)        0.124     9.811 r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[0].MUXCY_L_I_i_3/O
                         net (fo=4, routed)           0.432    10.243    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[0].MUXCY_L_I_i_3_n_0
    SLICE_X65Y88         LUT5 (Prop_lut5_I0_O)        0.124    10.367 r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[0].MUXCY_L_I_i_1/O
                         net (fo=1, routed)           0.426    10.793    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/S
    SLICE_X64Y88         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.671    11.464 r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[0].MUXCY_L_I_CARRY4/O[2]
                         net (fo=1, routed)           0.000    11.464    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/sum_A_1
    SLICE_X64Y88         FDRE                                         r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[2].FDRE_I/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    14.087    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    14.178 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=942, routed)         1.538    15.716    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/s_axi_aclk
    SLICE_X64Y88         FDRE                                         r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[2].FDRE_I/C
                         clock pessimism              0.129    15.845    
                         clock uncertainty           -0.198    15.647    
    SLICE_X64Y88         FDRE (Setup_fdre_C_D)        0.062    15.709    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[2].FDRE_I
  -------------------------------------------------------------------
                         required time                         15.709    
                         arrival time                         -11.464    
  -------------------------------------------------------------------
                         slack                                  4.244    

Slack (MET) :             4.367ns  (required time - arrival time)
  Source:                 zynq_soc_i/SYSTEM_RESETS/rst_PS7_75M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[1].FDRE_I/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_2 rise@12.999ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        8.205ns  (logic 1.562ns (19.037%)  route 6.643ns (80.963%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.717ns = ( 15.716 - 12.999 ) 
    Source Clock Delay      (SCD):    3.136ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=942, routed)         1.842     3.136    zynq_soc_i/SYSTEM_RESETS/rst_PS7_75M/U0/slowest_sync_clk
    SLICE_X32Y109        FDRE                                         r  zynq_soc_i/SYSTEM_RESETS/rst_PS7_75M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y109        FDRE (Prop_fdre_C_Q)         0.518     3.654 f  zynq_soc_i/SYSTEM_RESETS/rst_PS7_75M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=12, routed)          2.605     6.259    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/s_axi_aresetn
    SLICE_X48Y92         LUT2 (Prop_lut2_I1_O)        0.124     6.383 r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/GPO_GEN.gpo_i[31]_i_1/O
                         net (fo=154, routed)         2.009     8.392    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/REG_INTERFACE_I/Bus2IIC_Reset
    SLICE_X58Y89         LUT4 (Prop_lut4_I2_O)        0.124     8.516 r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/REG_INTERFACE_I/Data_Exists_DFF_i_2/O
                         net (fo=3, routed)           1.172     9.687    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/Tx_fifo_wr_d_reg
    SLICE_X65Y88         LUT5 (Prop_lut5_I0_O)        0.124     9.811 r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[0].MUXCY_L_I_i_3/O
                         net (fo=4, routed)           0.432    10.243    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[0].MUXCY_L_I_i_3_n_0
    SLICE_X65Y88         LUT5 (Prop_lut5_I0_O)        0.124    10.367 r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[0].MUXCY_L_I_i_1/O
                         net (fo=1, routed)           0.426    10.793    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/S
    SLICE_X64Y88         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.548    11.341 r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[0].MUXCY_L_I_CARRY4/O[1]
                         net (fo=1, routed)           0.000    11.341    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/sum_A_2
    SLICE_X64Y88         FDRE                                         r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[1].FDRE_I/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    14.087    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    14.178 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=942, routed)         1.538    15.716    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/s_axi_aclk
    SLICE_X64Y88         FDRE                                         r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[1].FDRE_I/C
                         clock pessimism              0.129    15.845    
                         clock uncertainty           -0.198    15.647    
    SLICE_X64Y88         FDRE (Setup_fdre_C_D)        0.062    15.709    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[1].FDRE_I
  -------------------------------------------------------------------
                         required time                         15.709    
                         arrival time                         -11.341    
  -------------------------------------------------------------------
                         slack                                  4.367    

Slack (MET) :             4.544ns  (required time - arrival time)
  Source:                 zynq_soc_i/SYSTEM_RESETS/rst_PS7_75M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[0].FDRE_I/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_2 rise@12.999ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        8.028ns  (logic 1.385ns (17.252%)  route 6.643ns (82.748%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.717ns = ( 15.716 - 12.999 ) 
    Source Clock Delay      (SCD):    3.136ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=942, routed)         1.842     3.136    zynq_soc_i/SYSTEM_RESETS/rst_PS7_75M/U0/slowest_sync_clk
    SLICE_X32Y109        FDRE                                         r  zynq_soc_i/SYSTEM_RESETS/rst_PS7_75M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y109        FDRE (Prop_fdre_C_Q)         0.518     3.654 f  zynq_soc_i/SYSTEM_RESETS/rst_PS7_75M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=12, routed)          2.605     6.259    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/s_axi_aresetn
    SLICE_X48Y92         LUT2 (Prop_lut2_I1_O)        0.124     6.383 r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/GPO_GEN.gpo_i[31]_i_1/O
                         net (fo=154, routed)         2.009     8.392    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/REG_INTERFACE_I/Bus2IIC_Reset
    SLICE_X58Y89         LUT4 (Prop_lut4_I2_O)        0.124     8.516 r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/REG_INTERFACE_I/Data_Exists_DFF_i_2/O
                         net (fo=3, routed)           1.172     9.687    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/Tx_fifo_wr_d_reg
    SLICE_X65Y88         LUT5 (Prop_lut5_I0_O)        0.124     9.811 r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[0].MUXCY_L_I_i_3/O
                         net (fo=4, routed)           0.432    10.243    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[0].MUXCY_L_I_i_3_n_0
    SLICE_X65Y88         LUT5 (Prop_lut5_I0_O)        0.124    10.367 r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[0].MUXCY_L_I_i_1/O
                         net (fo=1, routed)           0.426    10.793    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/S
    SLICE_X64Y88         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.371    11.164 r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[0].MUXCY_L_I_CARRY4/O[0]
                         net (fo=1, routed)           0.000    11.164    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/sum_A_3
    SLICE_X64Y88         FDRE                                         r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[0].FDRE_I/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    14.087    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    14.178 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=942, routed)         1.538    15.716    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/s_axi_aclk
    SLICE_X64Y88         FDRE                                         r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[0].FDRE_I/C
                         clock pessimism              0.129    15.845    
                         clock uncertainty           -0.198    15.647    
    SLICE_X64Y88         FDRE (Setup_fdre_C_D)        0.062    15.709    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[0].FDRE_I
  -------------------------------------------------------------------
                         required time                         15.709    
                         arrival time                         -11.164    
  -------------------------------------------------------------------
                         slack                                  4.544    

Slack (MET) :             5.310ns  (required time - arrival time)
  Source:                 zynq_soc_i/SYSTEM_RESETS/rst_PS7_75M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/FIFO_RAM[0].SRL16E_I/CE
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_2 rise@12.999ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        6.683ns  (logic 0.890ns (13.318%)  route 5.793ns (86.682%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.716ns = ( 15.715 - 12.999 ) 
    Source Clock Delay      (SCD):    3.136ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=942, routed)         1.842     3.136    zynq_soc_i/SYSTEM_RESETS/rst_PS7_75M/U0/slowest_sync_clk
    SLICE_X32Y109        FDRE                                         r  zynq_soc_i/SYSTEM_RESETS/rst_PS7_75M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y109        FDRE (Prop_fdre_C_Q)         0.518     3.654 f  zynq_soc_i/SYSTEM_RESETS/rst_PS7_75M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=12, routed)          2.605     6.259    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/s_axi_aresetn
    SLICE_X48Y92         LUT2 (Prop_lut2_I1_O)        0.124     6.383 r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/GPO_GEN.gpo_i[31]_i_1/O
                         net (fo=154, routed)         2.009     8.392    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/REG_INTERFACE_I/Bus2IIC_Reset
    SLICE_X58Y89         LUT4 (Prop_lut4_I2_O)        0.124     8.516 r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/REG_INTERFACE_I/Data_Exists_DFF_i_2/O
                         net (fo=3, routed)           0.978     9.493    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/Tx_fifo_wr_d_reg
    SLICE_X62Y88         LUT6 (Prop_lut6_I0_O)        0.124     9.617 r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[0].MUXCY_L_I_i_2/O
                         net (fo=3, routed)           0.202     9.819    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/CI
    SLICE_X62Y88         SRL16E                                       r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/FIFO_RAM[0].SRL16E_I/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    14.087    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    14.178 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=942, routed)         1.537    15.715    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/s_axi_aclk
    SLICE_X62Y88         SRL16E                                       r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/FIFO_RAM[0].SRL16E_I/CLK
                         clock pessimism              0.129    15.844    
                         clock uncertainty           -0.198    15.646    
    SLICE_X62Y88         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.517    15.129    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/FIFO_RAM[0].SRL16E_I
  -------------------------------------------------------------------
                         required time                         15.129    
                         arrival time                          -9.819    
  -------------------------------------------------------------------
                         slack                                  5.310    

Slack (MET) :             5.310ns  (required time - arrival time)
  Source:                 zynq_soc_i/SYSTEM_RESETS/rst_PS7_75M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/FIFO_RAM[1].SRL16E_I/CE
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_2 rise@12.999ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        6.683ns  (logic 0.890ns (13.318%)  route 5.793ns (86.682%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.716ns = ( 15.715 - 12.999 ) 
    Source Clock Delay      (SCD):    3.136ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=942, routed)         1.842     3.136    zynq_soc_i/SYSTEM_RESETS/rst_PS7_75M/U0/slowest_sync_clk
    SLICE_X32Y109        FDRE                                         r  zynq_soc_i/SYSTEM_RESETS/rst_PS7_75M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y109        FDRE (Prop_fdre_C_Q)         0.518     3.654 f  zynq_soc_i/SYSTEM_RESETS/rst_PS7_75M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=12, routed)          2.605     6.259    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/s_axi_aresetn
    SLICE_X48Y92         LUT2 (Prop_lut2_I1_O)        0.124     6.383 r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/GPO_GEN.gpo_i[31]_i_1/O
                         net (fo=154, routed)         2.009     8.392    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/REG_INTERFACE_I/Bus2IIC_Reset
    SLICE_X58Y89         LUT4 (Prop_lut4_I2_O)        0.124     8.516 r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/REG_INTERFACE_I/Data_Exists_DFF_i_2/O
                         net (fo=3, routed)           0.978     9.493    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/Tx_fifo_wr_d_reg
    SLICE_X62Y88         LUT6 (Prop_lut6_I0_O)        0.124     9.617 r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[0].MUXCY_L_I_i_2/O
                         net (fo=3, routed)           0.202     9.819    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/CI
    SLICE_X62Y88         SRL16E                                       r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/FIFO_RAM[1].SRL16E_I/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    14.087    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    14.178 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=942, routed)         1.537    15.715    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/s_axi_aclk
    SLICE_X62Y88         SRL16E                                       r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/FIFO_RAM[1].SRL16E_I/CLK
                         clock pessimism              0.129    15.844    
                         clock uncertainty           -0.198    15.646    
    SLICE_X62Y88         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.517    15.129    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/FIFO_RAM[1].SRL16E_I
  -------------------------------------------------------------------
                         required time                         15.129    
                         arrival time                          -9.819    
  -------------------------------------------------------------------
                         slack                                  5.310    

Slack (MET) :             5.726ns  (required time - arrival time)
  Source:                 zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_2 rise@12.999ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        7.120ns  (logic 1.076ns (15.112%)  route 6.044ns (84.888%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 15.832 - 12.999 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=942, routed)         1.652     2.946    zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X41Y97         FDRE                                         r  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y97         FDRE (Prop_fdre_C_Q)         0.456     3.402 r  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[6]/Q
                         net (fo=62, routed)          2.909     6.311    zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/REG_INTERFACE_I/bus2ip_addr_i_reg[6][3]
    SLICE_X44Y104        LUT4 (Prop_lut4_I1_O)        0.124     6.435 r  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/REG_INTERFACE_I/s_axi_rdata_i[1]_i_9/O
                         net (fo=1, routed)           0.814     7.248    zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/IIC2Bus_IntrEvent_reg[5]
    SLICE_X43Y104        LUT6 (Prop_lut6_I5_O)        0.124     7.372 r  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[1]_i_6/O
                         net (fo=1, routed)           0.950     8.323    zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[1]_i_6_n_0
    SLICE_X43Y101        LUT6 (Prop_lut6_I0_O)        0.124     8.447 f  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[1]_i_3/O
                         net (fo=1, routed)           0.594     9.041    zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_0
    SLICE_X43Y103        LUT6 (Prop_lut6_I0_O)        0.124     9.165 r  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_rdata_i[1]_i_2/O
                         net (fo=1, routed)           0.777     9.942    zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_rdata_i[1]_i_2_n_0
    SLICE_X43Y100        LUT6 (Prop_lut6_I0_O)        0.124    10.066 r  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_rdata_i[1]_i_1/O
                         net (fo=1, routed)           0.000    10.066    zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/AXI_IP2Bus_Data[30]
    SLICE_X43Y100        FDRE                                         r  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    14.087    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    14.178 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=942, routed)         1.654    15.832    zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X43Y100        FDRE                                         r  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]/C
                         clock pessimism              0.129    15.961    
                         clock uncertainty           -0.198    15.763    
    SLICE_X43Y100        FDRE (Setup_fdre_C_D)        0.029    15.792    zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]
  -------------------------------------------------------------------
                         required time                         15.792    
                         arrival time                         -10.066    
  -------------------------------------------------------------------
                         slack                                  5.726    

Slack (MET) :             5.861ns  (required time - arrival time)
  Source:                 zynq_soc_i/SYSTEM_RESETS/rst_PS7_75M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/Data_Exists_DFF/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_2 rise@12.999ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        6.680ns  (logic 0.890ns (13.323%)  route 5.790ns (86.677%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.717ns = ( 15.716 - 12.999 ) 
    Source Clock Delay      (SCD):    3.136ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=942, routed)         1.842     3.136    zynq_soc_i/SYSTEM_RESETS/rst_PS7_75M/U0/slowest_sync_clk
    SLICE_X32Y109        FDRE                                         r  zynq_soc_i/SYSTEM_RESETS/rst_PS7_75M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y109        FDRE (Prop_fdre_C_Q)         0.518     3.654 f  zynq_soc_i/SYSTEM_RESETS/rst_PS7_75M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=12, routed)          2.605     6.259    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/s_axi_aresetn
    SLICE_X48Y92         LUT2 (Prop_lut2_I1_O)        0.124     6.383 r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/GPO_GEN.gpo_i[31]_i_1/O
                         net (fo=154, routed)         2.009     8.392    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/REG_INTERFACE_I/Bus2IIC_Reset
    SLICE_X58Y89         LUT4 (Prop_lut4_I2_O)        0.124     8.516 r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/REG_INTERFACE_I/Data_Exists_DFF_i_2/O
                         net (fo=3, routed)           1.177     9.692    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/REG_INTERFACE_I/Data_Exists_DFF
    SLICE_X65Y88         LUT6 (Prop_lut6_I0_O)        0.124     9.816 r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/REG_INTERFACE_I/Data_Exists_DFF_i_1/O
                         net (fo=1, routed)           0.000     9.816    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/D
    SLICE_X65Y88         FDRE                                         r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/Data_Exists_DFF/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    14.087    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    14.178 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=942, routed)         1.538    15.716    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/s_axi_aclk
    SLICE_X65Y88         FDRE                                         r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/Data_Exists_DFF/C
                         clock pessimism              0.129    15.845    
                         clock uncertainty           -0.198    15.647    
    SLICE_X65Y88         FDRE (Setup_fdre_C_D)        0.031    15.678    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/Data_Exists_DFF
  -------------------------------------------------------------------
                         required time                         15.678    
                         arrival time                          -9.816    
  -------------------------------------------------------------------
                         slack                                  5.861    

Slack (MET) :             5.990ns  (required time - arrival time)
  Source:                 zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_2 rise@12.999ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        6.667ns  (logic 0.952ns (14.279%)  route 5.715ns (85.721%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.641ns = ( 15.640 - 12.999 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=942, routed)         1.649     2.943    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X47Y90         FDRE                                         r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y90         FDRE (Prop_fdre_C_Q)         0.456     3.399 f  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/Q
                         net (fo=73, routed)          2.894     6.293    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/REG_INTERFACE_I/bus2ip_addr_i_reg[6][3]
    SLICE_X59Y87         LUT4 (Prop_lut4_I3_O)        0.124     6.417 r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/REG_INTERFACE_I/s_axi_rdata_i[2]_i_9/O
                         net (fo=1, routed)           0.807     7.224    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/sr_i_reg[5]
    SLICE_X59Y88         LUT6 (Prop_lut6_I5_O)        0.124     7.348 r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[2]_i_5/O
                         net (fo=1, routed)           0.918     8.266    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Addr_Counters[2].FDRE_I
    SLICE_X55Y90         LUT6 (Prop_lut6_I5_O)        0.124     8.390 r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_rdata_i[2]_i_2/O
                         net (fo=1, routed)           1.096     9.486    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_rdata_i[2]_i_2_n_0
    SLICE_X51Y87         LUT6 (Prop_lut6_I0_O)        0.124     9.610 r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_rdata_i[2]_i_1/O
                         net (fo=1, routed)           0.000     9.610    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/AXI_IP2Bus_Data[29]
    SLICE_X51Y87         FDRE                                         r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    14.087    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    14.178 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=942, routed)         1.462    15.640    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X51Y87         FDRE                                         r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]/C
                         clock pessimism              0.129    15.769    
                         clock uncertainty           -0.198    15.571    
    SLICE_X51Y87         FDRE (Setup_fdre_C_D)        0.029    15.600    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]
  -------------------------------------------------------------------
                         required time                         15.600    
                         arrival time                          -9.610    
  -------------------------------------------------------------------
                         slack                                  5.990    

Slack (MET) :             6.046ns  (required time - arrival time)
  Source:                 zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_2 rise@12.999ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        6.614ns  (logic 0.952ns (14.394%)  route 5.662ns (85.606%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.641ns = ( 15.640 - 12.999 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=942, routed)         1.649     2.943    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X47Y90         FDRE                                         r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y90         FDRE (Prop_fdre_C_Q)         0.456     3.399 f  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/Q
                         net (fo=73, routed)          3.075     6.474    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/REG_INTERFACE_I/bus2ip_addr_i_reg[6][3]
    SLICE_X59Y87         LUT4 (Prop_lut4_I3_O)        0.124     6.598 r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/REG_INTERFACE_I/s_axi_rdata_i[7]_i_8/O
                         net (fo=1, routed)           0.729     7.327    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/REG_INTERFACE_I/s_axi_rdata_i[7]_i_8_n_0
    SLICE_X58Y87         LUT6 (Prop_lut6_I5_O)        0.124     7.451 r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/REG_INTERFACE_I/s_axi_rdata_i[7]_i_5/O
                         net (fo=1, routed)           1.054     8.505    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/adr_i_reg[0]
    SLICE_X53Y87         LUT6 (Prop_lut6_I5_O)        0.124     8.629 r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_rdata_i[7]_i_2/O
                         net (fo=1, routed)           0.804     9.433    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_rdata_i[7]_i_2_n_0
    SLICE_X51Y87         LUT6 (Prop_lut6_I0_O)        0.124     9.557 r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_rdata_i[7]_i_1/O
                         net (fo=1, routed)           0.000     9.557    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/AXI_IP2Bus_Data[24]
    SLICE_X51Y87         FDRE                                         r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    14.087    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    14.178 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=942, routed)         1.462    15.640    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X51Y87         FDRE                                         r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]/C
                         clock pessimism              0.129    15.769    
                         clock uncertainty           -0.198    15.571    
    SLICE_X51Y87         FDRE (Setup_fdre_C_D)        0.032    15.603    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]
  -------------------------------------------------------------------
                         required time                         15.603    
                         arrival time                          -9.557    
  -------------------------------------------------------------------
                         slack                                  6.046    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/GEN_IP_IRPT_STATUS_REG[6].GEN_REG_STATUS.ip_irpt_status_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.042%)  route 0.171ns (47.958%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=942, routed)         0.639     0.975    zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/s_axi_aclk
    SLICE_X41Y101        FDRE                                         r  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/GEN_IP_IRPT_STATUS_REG[6].GEN_REG_STATUS.ip_irpt_status_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y101        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/GEN_IP_IRPT_STATUS_REG[6].GEN_REG_STATUS.ip_irpt_status_reg_reg[6]/Q
                         net (fo=2, routed)           0.171     1.287    zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/p_1_in2_in
    SLICE_X42Y99         LUT6 (Prop_lut6_I5_O)        0.045     1.332 r  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_rdata_i[6]_i_1/O
                         net (fo=1, routed)           0.000     1.332    zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/AXI_IP2Bus_Data[25]
    SLICE_X42Y99         FDRE                                         r  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=942, routed)         0.825     1.191    zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X42Y99         FDRE                                         r  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[6]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X42Y99         FDRE (Hold_fdre_C_D)         0.121     1.277    zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.277    
                         arrival time                           1.332    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.141ns (34.977%)  route 0.262ns (65.023%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=942, routed)         0.548     0.884    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X52Y86         FDRE                                         r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y86         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[9]/Q
                         net (fo=1, routed)           0.262     1.287    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_in[9]
    SLICE_X45Y87         FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=942, routed)         0.820     1.186    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_clk
    SLICE_X45Y87         FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff_reg[9]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X45Y87         FDRE (Hold_fdre_C_D)         0.072     1.223    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.223    
                         arrival time                           1.287    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/GEN_IP_IRPT_STATUS_REG[3].GEN_REG_STATUS.ip_irpt_status_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.186ns (49.368%)  route 0.191ns (50.632%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=942, routed)         0.639     0.975    zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/s_axi_aclk
    SLICE_X44Y100        FDRE                                         r  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/GEN_IP_IRPT_STATUS_REG[3].GEN_REG_STATUS.ip_irpt_status_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y100        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/GEN_IP_IRPT_STATUS_REG[3].GEN_REG_STATUS.ip_irpt_status_reg_reg[3]/Q
                         net (fo=2, routed)           0.191     1.307    zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/p_1_in11_in
    SLICE_X42Y99         LUT6 (Prop_lut6_I5_O)        0.045     1.352 r  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_rdata_i[3]_i_1/O
                         net (fo=1, routed)           0.000     1.352    zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/AXI_IP2Bus_Data[28]
    SLICE_X42Y99         FDRE                                         r  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=942, routed)         0.825     1.191    zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X42Y99         FDRE                                         r  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X42Y99         FDRE (Hold_fdre_C_D)         0.120     1.276    zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.276    
                         arrival time                           1.352    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 zynq_soc_i/SYSTEM_RESETS/rst_PS7_75M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            zynq_soc_i/SYSTEM_RESETS/rst_PS7_75M/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.164ns (33.220%)  route 0.330ns (66.780%))
  Logic Levels:           0  
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=942, routed)         0.558     0.894    zynq_soc_i/SYSTEM_RESETS/rst_PS7_75M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X32Y95         FDRE                                         r  zynq_soc_i/SYSTEM_RESETS/rst_PS7_75M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y95         FDRE (Prop_fdre_C_Q)         0.164     1.058 r  zynq_soc_i/SYSTEM_RESETS/rst_PS7_75M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/Q
                         net (fo=2, routed)           0.330     1.387    zynq_soc_i/SYSTEM_RESETS/rst_PS7_75M/U0/EXT_LPF/p_3_out[3]
    SLICE_X32Y107        FDRE                                         r  zynq_soc_i/SYSTEM_RESETS/rst_PS7_75M/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=942, routed)         0.910     1.276    zynq_soc_i/SYSTEM_RESETS/rst_PS7_75M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X32Y107        FDRE                                         r  zynq_soc_i/SYSTEM_RESETS/rst_PS7_75M/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
                         clock pessimism             -0.035     1.241    
    SLICE_X32Y107        FDRE (Hold_fdre_C_D)         0.060     1.301    zynq_soc_i/SYSTEM_RESETS/rst_PS7_75M/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.301    
                         arrival time                           1.387    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/GEN_IP_IRPT_STATUS_REG[4].GEN_REG_STATUS.ip_irpt_status_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.186ns (47.160%)  route 0.208ns (52.840%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=942, routed)         0.639     0.975    zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/s_axi_aclk
    SLICE_X41Y101        FDRE                                         r  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/GEN_IP_IRPT_STATUS_REG[4].GEN_REG_STATUS.ip_irpt_status_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y101        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/GEN_IP_IRPT_STATUS_REG[4].GEN_REG_STATUS.ip_irpt_status_reg_reg[4]/Q
                         net (fo=2, routed)           0.208     1.324    zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/p_1_in8_in
    SLICE_X42Y99         LUT6 (Prop_lut6_I5_O)        0.045     1.369 r  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_rdata_i[4]_i_1/O
                         net (fo=1, routed)           0.000     1.369    zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/AXI_IP2Bus_Data[27]
    SLICE_X42Y99         FDRE                                         r  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=942, routed)         0.825     1.191    zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X42Y99         FDRE                                         r  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X42Y99         FDRE (Hold_fdre_C_D)         0.121     1.277    zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.277    
                         arrival time                           1.369    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/IIC_CONTROL_I/AckDataState_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/DYN_MASTER_I/ackDataState_d1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.141ns (32.782%)  route 0.289ns (67.218%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    0.972ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=942, routed)         0.636     0.972    zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/IIC_CONTROL_I/s_axi_aclk
    SLICE_X48Y109        FDRE                                         r  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/IIC_CONTROL_I/AckDataState_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y109        FDRE (Prop_fdre_C_Q)         0.141     1.113 r  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/IIC_CONTROL_I/AckDataState_reg/Q
                         net (fo=2, routed)           0.289     1.402    zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/DYN_MASTER_I/ackDataState
    SLICE_X51Y105        FDRE                                         r  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/DYN_MASTER_I/ackDataState_d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=942, routed)         0.906     1.272    zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/DYN_MASTER_I/s_axi_aclk
    SLICE_X51Y105        FDRE                                         r  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/DYN_MASTER_I/ackDataState_d1_reg/C
                         clock pessimism             -0.039     1.233    
    SLICE_X51Y105        FDRE (Hold_fdre_C_D)         0.075     1.308    zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/DYN_MASTER_I/ackDataState_d1_reg
  -------------------------------------------------------------------
                         required time                         -1.308    
                         arrival time                           1.402    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.186ns (41.585%)  route 0.261ns (58.415%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=942, routed)         0.553     0.889    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X48Y89         FDRE                                         r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y89         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10]/Q
                         net (fo=11, routed)          0.261     1.291    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/p_25_in
    SLICE_X51Y87         LUT6 (Prop_lut6_I1_O)        0.045     1.336 r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_rdata_i[6]_i_1/O
                         net (fo=1, routed)           0.000     1.336    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/AXI_IP2Bus_Data[25]
    SLICE_X51Y87         FDRE                                         r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=942, routed)         0.816     1.182    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X51Y87         FDRE                                         r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[6]/C
                         clock pessimism             -0.035     1.147    
    SLICE_X51Y87         FDRE (Hold_fdre_C_D)         0.092     1.239    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.239    
                         arrival time                           1.336    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/ip_irpt_enable_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.128ns (35.997%)  route 0.228ns (64.003%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=942, routed)         0.552     0.888    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_clk
    SLICE_X49Y87         FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y87         FDRE (Prop_fdre_C_Q)         0.128     1.016 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_ff_reg[5]/Q
                         net (fo=13, routed)          0.228     1.243    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/s_axi_wdata[5]
    SLICE_X50Y87         FDRE                                         r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/ip_irpt_enable_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=942, routed)         0.816     1.182    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/s_axi_aclk
    SLICE_X50Y87         FDRE                                         r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/ip_irpt_enable_reg_reg[5]/C
                         clock pessimism             -0.035     1.147    
    SLICE_X50Y87         FDRE (Hold_fdre_C_D)        -0.001     1.146    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/ip_irpt_enable_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.146    
                         arrival time                           1.243    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.186ns (41.308%)  route 0.264ns (58.692%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=942, routed)         0.553     0.889    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X48Y89         FDRE                                         r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y89         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10]/Q
                         net (fo=11, routed)          0.264     1.294    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/p_25_in
    SLICE_X51Y87         LUT6 (Prop_lut6_I1_O)        0.045     1.339 r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_rdata_i[7]_i_1/O
                         net (fo=1, routed)           0.000     1.339    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/AXI_IP2Bus_Data[24]
    SLICE_X51Y87         FDRE                                         r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=942, routed)         0.816     1.182    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X51Y87         FDRE                                         r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]/C
                         clock pessimism             -0.035     1.147    
    SLICE_X51Y87         FDRE (Hold_fdre_C_D)         0.092     1.239    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.239    
                         arrival time                           1.339    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/data_i2c_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/READ_FIFO_I/FIFO_RAM[7].SRL16E_I/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.164ns (50.450%)  route 0.161ns (49.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=942, routed)         0.576     0.912    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/s_axi_aclk
    SLICE_X58Y91         FDRE                                         r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/data_i2c_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y91         FDRE (Prop_fdre_C_Q)         0.164     1.076 r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/data_i2c_i_reg[0]/Q
                         net (fo=1, routed)           0.161     1.237    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/READ_FIFO_I/data_i2c_i_reg[7][0]
    SLICE_X54Y91         SRL16E                                       r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/READ_FIFO_I/FIFO_RAM[7].SRL16E_I/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=942, routed)         0.844     1.210    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/READ_FIFO_I/s_axi_aclk
    SLICE_X54Y91         SRL16E                                       r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/READ_FIFO_I/FIFO_RAM[7].SRL16E_I/CLK
                         clock pessimism             -0.264     0.946    
    SLICE_X54Y91         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.129    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/READ_FIFO_I/FIFO_RAM[7].SRL16E_I
  -------------------------------------------------------------------
                         required time                         -1.129    
                         arrival time                           1.237    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_2
Waveform(ns):       { 0.000 6.499 }
Period(ns):         12.999
Sources:            { zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2] }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         12.999      10.844     BUFGCTRL_X0Y17  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/I
Min Period        n/a     FDRE/C      n/a            1.000         12.999      11.999     SLICE_X47Y106   zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/DYN_MASTER_I/Cr_txModeSelect_clr_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         12.999      11.999     SLICE_X47Y106   zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/DYN_MASTER_I/Cr_txModeSelect_set_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         12.999      11.999     SLICE_X51Y105   zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/DYN_MASTER_I/ackDataState_d1_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         12.999      11.999     SLICE_X46Y106   zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/DYN_MASTER_I/callingReadAccess_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         12.999      11.999     SLICE_X51Y105   zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/DYN_MASTER_I/earlyAckDataState_d1_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         12.999      11.999     SLICE_X47Y106   zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/DYN_MASTER_I/firstDynStartSeen_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         12.999      11.999     SLICE_X51Y104   zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/DYN_MASTER_I/rdByteCntr_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         12.999      11.999     SLICE_X51Y104   zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/DYN_MASTER_I/rdByteCntr_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         12.999      11.999     SLICE_X50Y104   zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/DYN_MASTER_I/rdByteCntr_reg[2]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         6.499       5.519      SLICE_X34Y109   zynq_soc_i/SYSTEM_RESETS/rst_PS7_75M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         6.499       5.519      SLICE_X62Y88    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/FIFO_RAM[0].SRL16E_I/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         6.499       5.519      SLICE_X62Y88    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/FIFO_RAM[1].SRL16E_I/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         6.499       5.519      SLICE_X58Y90    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/WRITE_FIFO_I/FIFO_RAM[0].SRL16E_I/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         6.499       5.519      SLICE_X58Y90    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/WRITE_FIFO_I/FIFO_RAM[1].SRL16E_I/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         6.499       5.519      SLICE_X58Y90    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/WRITE_FIFO_I/FIFO_RAM[2].SRL16E_I/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         6.499       5.519      SLICE_X58Y90    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/WRITE_FIFO_I/FIFO_RAM[3].SRL16E_I/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         6.499       5.519      SLICE_X58Y90    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/WRITE_FIFO_I/FIFO_RAM[4].SRL16E_I/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         6.499       5.519      SLICE_X58Y90    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/WRITE_FIFO_I/FIFO_RAM[5].SRL16E_I/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         6.499       5.519      SLICE_X58Y90    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/WRITE_FIFO_I/FIFO_RAM[6].SRL16E_I/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         6.499       5.519      SLICE_X46Y102   zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/READ_FIFO_I/FIFO_RAM[0].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         6.499       5.519      SLICE_X46Y102   zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/READ_FIFO_I/FIFO_RAM[0].SRL16E_I/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         6.499       5.519      SLICE_X46Y102   zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/READ_FIFO_I/FIFO_RAM[1].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         6.499       5.519      SLICE_X46Y102   zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/READ_FIFO_I/FIFO_RAM[1].SRL16E_I/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         6.499       5.519      SLICE_X46Y102   zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/READ_FIFO_I/FIFO_RAM[2].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         6.499       5.519      SLICE_X46Y102   zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/READ_FIFO_I/FIFO_RAM[2].SRL16E_I/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         6.499       5.519      SLICE_X46Y102   zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/READ_FIFO_I/FIFO_RAM[3].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         6.499       5.519      SLICE_X46Y102   zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/READ_FIFO_I/FIFO_RAM[3].SRL16E_I/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         6.499       5.519      SLICE_X46Y102   zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/READ_FIFO_I/FIFO_RAM[4].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         6.499       5.519      SLICE_X46Y102   zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/READ_FIFO_I/FIFO_RAM[4].SRL16E_I/CLK



---------------------------------------------------------------------------------------------------
From Clock:  zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
  To Clock:  zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_zynq_soc_CLK_GEN_148MHZ_0
  To Clock:  clk_out1_zynq_soc_CLK_GEN_148MHZ_0

Setup :            0  Failing Endpoints,  Worst Slack        0.233ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.387ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.233ns  (required time - arrival time)
  Source:                 zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             clk_out1_zynq_soc_CLK_GEN_148MHZ_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.735ns  (clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@6.735ns - clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.000ns)
  Data Path Delay:        6.411ns  (logic 0.962ns (15.005%)  route 5.449ns (84.995%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.535ns = ( 8.269 - 6.735 ) 
    Source Clock Delay      (SCD):    1.645ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.806     1.806    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        1.642     1.645    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X43Y80         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y80         FDRE (Prop_fdre_C_Q)         0.419     2.064 r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/Q
                         net (fo=357, routed)         5.449     7.513    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/data_sync_reg[2][34]_1
    SLICE_X82Y75         LUT6 (Prop_lut6_I4_O)        0.296     7.809 r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][21]_i_3/O
                         net (fo=1, routed)           0.000     7.809    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][21]_i_3_n_0
    SLICE_X82Y75         MUXF7 (Prop_muxf7_I1_O)      0.247     8.056 r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][21]_i_1/O
                         net (fo=1, routed)           0.000     8.056    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[2].sel_int_reg[2][0]_42
    SLICE_X82Y75         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      6.735     6.735 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     6.735 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612     8.347    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.922 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.647    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.738 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        1.532     8.269    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/vid_aclk
    SLICE_X82Y75         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][21]/C
                         clock pessimism              0.014     8.283    
                         clock uncertainty           -0.107     8.176    
    SLICE_X82Y75         FDRE (Setup_fdre_C_D)        0.113     8.289    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][21]
  -------------------------------------------------------------------
                         required time                          8.289    
                         arrival time                          -8.056    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.335ns  (required time - arrival time)
  Source:                 zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             clk_out1_zynq_soc_CLK_GEN_148MHZ_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.735ns  (clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@6.735ns - clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.000ns)
  Data Path Delay:        6.266ns  (logic 0.932ns (14.874%)  route 5.334ns (85.126%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.541ns = ( 8.275 - 6.735 ) 
    Source Clock Delay      (SCD):    1.645ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.806     1.806    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        1.642     1.645    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X43Y80         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y80         FDRE (Prop_fdre_C_Q)         0.419     2.064 r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/Q
                         net (fo=357, routed)         5.334     7.398    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/data_sync_reg[2][34]_1
    SLICE_X85Y80         LUT6 (Prop_lut6_I4_O)        0.296     7.694 r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][21]_i_3__0/O
                         net (fo=1, routed)           0.000     7.694    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][21]_i_3__0_n_0
    SLICE_X85Y80         MUXF7 (Prop_muxf7_I1_O)      0.217     7.911 r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][21]_i_1__0/O
                         net (fo=1, routed)           0.000     7.911    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[2].sel_int_reg[2][0]_10
    SLICE_X85Y80         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      6.735     6.735 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     6.735 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612     8.347    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.922 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.647    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.738 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        1.538     8.275    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/vid_aclk
    SLICE_X85Y80         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][21]/C
                         clock pessimism              0.014     8.289    
                         clock uncertainty           -0.107     8.182    
    SLICE_X85Y80         FDRE (Setup_fdre_C_D)        0.064     8.246    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][21]
  -------------------------------------------------------------------
                         required time                          8.246    
                         arrival time                          -7.911    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.337ns  (required time - arrival time)
  Source:                 zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][31]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             clk_out1_zynq_soc_CLK_GEN_148MHZ_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.735ns  (clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@6.735ns - clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.000ns)
  Data Path Delay:        5.638ns  (logic 0.419ns (7.432%)  route 5.219ns (92.568%))
  Logic Levels:           0  
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.480ns = ( 8.214 - 6.735 ) 
    Source Clock Delay      (SCD):    1.645ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.806     1.806    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        1.642     1.645    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X43Y80         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y80         FDRE (Prop_fdre_C_Q)         0.419     2.064 r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/Q
                         net (fo=357, routed)         5.219     7.283    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/ipif_Addr[0]
    SLICE_X40Y63         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      6.735     6.735 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     6.735 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612     8.347    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.922 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.647    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.738 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        1.477     8.214    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X40Y63         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][31]/C
                         clock pessimism              0.114     8.329    
                         clock uncertainty           -0.107     8.221    
    SLICE_X40Y63         FDRE (Setup_fdre_C_R)       -0.601     7.620    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][31]
  -------------------------------------------------------------------
                         required time                          7.620    
                         arrival time                          -7.283    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.352ns  (required time - arrival time)
  Source:                 zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[33].GEN_MUX_REG.data_out_reg_reg[33][26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             clk_out1_zynq_soc_CLK_GEN_148MHZ_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.735ns  (clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@6.735ns - clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.000ns)
  Data Path Delay:        6.252ns  (logic 0.715ns (11.437%)  route 5.537ns (88.563%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.476ns = ( 8.210 - 6.735 ) 
    Source Clock Delay      (SCD):    1.645ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.806     1.806    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        1.642     1.645    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X43Y80         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y80         FDRE (Prop_fdre_C_Q)         0.419     2.064 f  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/Q
                         net (fo=357, routed)         5.537     7.601    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[2]_2[34]
    SLICE_X49Y66         LUT1 (Prop_lut1_I0_O)        0.296     7.897 r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/GEN_TREE.GEN_BRANCH[33].GEN_MUX_REG.data_out_reg[33][26]_i_1/O
                         net (fo=1, routed)           0.000     7.897    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/data_sync_reg[2][34]
    SLICE_X49Y66         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[33].GEN_MUX_REG.data_out_reg_reg[33][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      6.735     6.735 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     6.735 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612     8.347    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.922 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.647    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.738 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        1.473     8.210    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X49Y66         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[33].GEN_MUX_REG.data_out_reg_reg[33][26]/C
                         clock pessimism              0.114     8.325    
                         clock uncertainty           -0.107     8.217    
    SLICE_X49Y66         FDRE (Setup_fdre_C_D)        0.031     8.248    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[33].GEN_MUX_REG.data_out_reg_reg[33][26]
  -------------------------------------------------------------------
                         required time                          8.248    
                         arrival time                          -7.897    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.355ns  (required time - arrival time)
  Source:                 zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49][1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             clk_out1_zynq_soc_CLK_GEN_148MHZ_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.735ns  (clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@6.735ns - clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.000ns)
  Data Path Delay:        5.411ns  (logic 0.419ns (7.744%)  route 4.992ns (92.256%))
  Logic Levels:           0  
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.466ns = ( 8.200 - 6.735 ) 
    Source Clock Delay      (SCD):    1.645ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.806     1.806    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        1.642     1.645    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X43Y80         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y80         FDRE (Prop_fdre_C_Q)         0.419     2.064 r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/Q
                         net (fo=357, routed)         4.992     7.056    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/ipif_Addr[0]
    SLICE_X50Y65         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      6.735     6.735 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     6.735 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612     8.347    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.922 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.647    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.738 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        1.463     8.200    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X50Y65         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49][1]/C
                         clock pessimism              0.014     8.214    
                         clock uncertainty           -0.107     8.107    
    SLICE_X50Y65         FDRE (Setup_fdre_C_R)       -0.696     7.411    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49][1]
  -------------------------------------------------------------------
                         required time                          7.411    
                         arrival time                          -7.056    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.355ns  (required time - arrival time)
  Source:                 zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49][27]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             clk_out1_zynq_soc_CLK_GEN_148MHZ_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.735ns  (clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@6.735ns - clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.000ns)
  Data Path Delay:        5.411ns  (logic 0.419ns (7.744%)  route 4.992ns (92.256%))
  Logic Levels:           0  
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.466ns = ( 8.200 - 6.735 ) 
    Source Clock Delay      (SCD):    1.645ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.806     1.806    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        1.642     1.645    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X43Y80         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y80         FDRE (Prop_fdre_C_Q)         0.419     2.064 r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/Q
                         net (fo=357, routed)         4.992     7.056    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/ipif_Addr[0]
    SLICE_X50Y65         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49][27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      6.735     6.735 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     6.735 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612     8.347    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.922 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.647    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.738 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        1.463     8.200    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X50Y65         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49][27]/C
                         clock pessimism              0.014     8.214    
                         clock uncertainty           -0.107     8.107    
    SLICE_X50Y65         FDRE (Setup_fdre_C_R)       -0.696     7.411    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49][27]
  -------------------------------------------------------------------
                         required time                          7.411    
                         arrival time                          -7.056    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.355ns  (required time - arrival time)
  Source:                 zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49][28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             clk_out1_zynq_soc_CLK_GEN_148MHZ_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.735ns  (clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@6.735ns - clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.000ns)
  Data Path Delay:        5.411ns  (logic 0.419ns (7.744%)  route 4.992ns (92.256%))
  Logic Levels:           0  
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.466ns = ( 8.200 - 6.735 ) 
    Source Clock Delay      (SCD):    1.645ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.806     1.806    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        1.642     1.645    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X43Y80         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y80         FDRE (Prop_fdre_C_Q)         0.419     2.064 r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/Q
                         net (fo=357, routed)         4.992     7.056    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/ipif_Addr[0]
    SLICE_X50Y65         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49][28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      6.735     6.735 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     6.735 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612     8.347    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.922 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.647    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.738 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        1.463     8.200    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X50Y65         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49][28]/C
                         clock pessimism              0.014     8.214    
                         clock uncertainty           -0.107     8.107    
    SLICE_X50Y65         FDRE (Setup_fdre_C_R)       -0.696     7.411    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49][28]
  -------------------------------------------------------------------
                         required time                          7.411    
                         arrival time                          -7.056    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.355ns  (required time - arrival time)
  Source:                 zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49][2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             clk_out1_zynq_soc_CLK_GEN_148MHZ_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.735ns  (clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@6.735ns - clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.000ns)
  Data Path Delay:        5.411ns  (logic 0.419ns (7.744%)  route 4.992ns (92.256%))
  Logic Levels:           0  
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.466ns = ( 8.200 - 6.735 ) 
    Source Clock Delay      (SCD):    1.645ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.806     1.806    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        1.642     1.645    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X43Y80         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y80         FDRE (Prop_fdre_C_Q)         0.419     2.064 r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/Q
                         net (fo=357, routed)         4.992     7.056    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/ipif_Addr[0]
    SLICE_X50Y65         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      6.735     6.735 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     6.735 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612     8.347    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.922 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.647    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.738 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        1.463     8.200    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X50Y65         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49][2]/C
                         clock pessimism              0.014     8.214    
                         clock uncertainty           -0.107     8.107    
    SLICE_X50Y65         FDRE (Setup_fdre_C_R)       -0.696     7.411    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49][2]
  -------------------------------------------------------------------
                         required time                          7.411    
                         arrival time                          -7.056    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.362ns  (required time - arrival time)
  Source:                 zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             clk_out1_zynq_soc_CLK_GEN_148MHZ_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.735ns  (clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@6.735ns - clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.000ns)
  Data Path Delay:        6.242ns  (logic 0.715ns (11.455%)  route 5.527ns (88.545%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.479ns = ( 8.213 - 6.735 ) 
    Source Clock Delay      (SCD):    1.645ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.806     1.806    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        1.642     1.645    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X43Y80         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y80         FDRE (Prop_fdre_C_Q)         0.419     2.064 r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/Q
                         net (fo=357, routed)         5.527     7.591    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[2]_2[34]
    SLICE_X44Y63         LUT2 (Prop_lut2_I1_O)        0.296     7.887 r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg[31][12]_i_1/O
                         net (fo=1, routed)           0.000     7.887    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_HAS_IRQ.intr_stat_reg[12]
    SLICE_X44Y63         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      6.735     6.735 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     6.735 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612     8.347    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.922 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.647    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.738 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        1.476     8.213    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X44Y63         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][12]/C
                         clock pessimism              0.114     8.328    
                         clock uncertainty           -0.107     8.220    
    SLICE_X44Y63         FDRE (Setup_fdre_C_D)        0.029     8.249    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][12]
  -------------------------------------------------------------------
                         required time                          8.249    
                         arrival time                          -7.887    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.367ns  (required time - arrival time)
  Source:                 zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             clk_out1_zynq_soc_CLK_GEN_148MHZ_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.735ns  (clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@6.735ns - clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.000ns)
  Data Path Delay:        6.247ns  (logic 0.715ns (11.446%)  route 5.532ns (88.554%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.537ns = ( 8.271 - 6.735 ) 
    Source Clock Delay      (SCD):    1.645ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.806     1.806    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        1.642     1.645    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X43Y80         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y80         FDRE (Prop_fdre_C_Q)         0.419     2.064 r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/Q
                         net (fo=357, routed)         5.532     7.596    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[2]_2[34]
    SLICE_X58Y65         LUT3 (Prop_lut3_I1_O)        0.296     7.892 r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg[44][0]_i_1/O
                         net (fo=1, routed)           0.000     7.892    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/AXI4_LITE_INTERFACE.time_control_regs_int_reg[19][0]
    SLICE_X58Y65         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      6.735     6.735 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     6.735 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612     8.347    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.922 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.647    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.738 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        1.534     8.271    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X58Y65         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][0]/C
                         clock pessimism              0.014     8.285    
                         clock uncertainty           -0.107     8.178    
    SLICE_X58Y65         FDRE (Setup_fdre_C_D)        0.081     8.259    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][0]
  -------------------------------------------------------------------
                         required time                          8.259    
                         arrival time                          -7.892    
  -------------------------------------------------------------------
                         slack                                  0.367    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             clk_out1_zynq_soc_CLK_GEN_148MHZ_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.000ns - clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.257ns (60.052%)  route 0.171ns (39.948%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.597     0.597    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        0.550     0.552    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X51Y64         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y64         FDRE (Prop_fdre_C_Q)         0.141     0.693 r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][28]/Q
                         net (fo=1, routed)           0.171     0.864    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_14[28]
    SLICE_X47Y64         LUT5 (Prop_lut5_I2_O)        0.045     0.909 r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/AXI4_LITE_INTERFACE.ipif_RdData[28]_i_2/O
                         net (fo=1, routed)           0.000     0.909    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][28]
    SLICE_X47Y64         MUXF7 (Prop_muxf7_I0_O)      0.071     0.980 r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.ipif_RdData_reg[28]_i_1/O
                         net (fo=1, routed)           0.000     0.980    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_549
    SLICE_X47Y64         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864     0.864    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        0.821     0.823    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X47Y64         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[28]/C
                         clock pessimism             -0.005     0.818    
    SLICE_X47Y64         FDRE (Hold_fdre_C_D)         0.105     0.923    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           0.980    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             clk_out1_zynq_soc_CLK_GEN_148MHZ_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.000ns - clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.311ns (72.345%)  route 0.119ns (27.655%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.815ns
    Source Clock Delay      (SCD):    0.546ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.597     0.597    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        0.544     0.546    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X50Y72         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y72         FDRE (Prop_fdre_C_Q)         0.148     0.694 r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][12]/Q
                         net (fo=1, routed)           0.119     0.813    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45]_7[12]
    SLICE_X49Y72         LUT5 (Prop_lut5_I1_O)        0.098     0.911 r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][12]_i_3/O
                         net (fo=1, routed)           0.000     0.911    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][12]_i_3_n_0
    SLICE_X49Y72         MUXF7 (Prop_muxf7_I1_O)      0.065     0.976 r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][12]_i_1/O
                         net (fo=1, routed)           0.000     0.976    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][12]_i_1_n_0
    SLICE_X49Y72         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864     0.864    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        0.813     0.815    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X49Y72         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][12]/C
                         clock pessimism             -0.005     0.810    
    SLICE_X49Y72         FDRE (Hold_fdre_C_D)         0.105     0.915    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][12]
  -------------------------------------------------------------------
                         required time                         -0.915    
                         arrival time                           0.976    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             clk_out1_zynq_soc_CLK_GEN_148MHZ_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.000ns - clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.226ns (55.145%)  route 0.184ns (44.855%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.811ns
    Source Clock Delay      (SCD):    0.549ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.597     0.597    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        0.547     0.549    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X49Y77         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y77         FDRE (Prop_fdre_C_Q)         0.128     0.677 r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][9]/Q
                         net (fo=1, routed)           0.184     0.861    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32]_19[9]
    SLICE_X51Y77         LUT5 (Prop_lut5_I3_O)        0.098     0.959 r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][9]_i_1/O
                         net (fo=1, routed)           0.000     0.959    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][9]_i_1_n_0
    SLICE_X51Y77         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864     0.864    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        0.809     0.811    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X51Y77         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][9]/C
                         clock pessimism             -0.005     0.806    
    SLICE_X51Y77         FDRE (Hold_fdre_C_D)         0.091     0.897    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][9]
  -------------------------------------------------------------------
                         required time                         -0.897    
                         arrival time                           0.959    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             clk_out1_zynq_soc_CLK_GEN_148MHZ_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.000ns - clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.290ns (61.919%)  route 0.178ns (38.081%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.549ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.597     0.597    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        0.547     0.549    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X51Y68         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y68         FDRE (Prop_fdre_C_Q)         0.128     0.677 r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][26]/Q
                         net (fo=1, routed)           0.178     0.855    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46]_6[26]
    SLICE_X46Y68         LUT5 (Prop_lut5_I0_O)        0.098     0.953 r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][26]_i_3/O
                         net (fo=1, routed)           0.000     0.953    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][26]_i_3_n_0
    SLICE_X46Y68         MUXF7 (Prop_muxf7_I1_O)      0.064     1.017 r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][26]_i_1/O
                         net (fo=1, routed)           0.000     1.017    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][26]_i_1_n_0
    SLICE_X46Y68         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864     0.864    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        0.817     0.819    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X46Y68         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][26]/C
                         clock pessimism             -0.005     0.814    
    SLICE_X46Y68         FDRE (Hold_fdre_C_D)         0.134     0.948    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][26]
  -------------------------------------------------------------------
                         required time                         -0.948    
                         arrival time                           1.017    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[6][16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             clk_out1_zynq_soc_CLK_GEN_148MHZ_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.000ns - clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.274ns (60.949%)  route 0.176ns (39.051%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    0.549ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.597     0.597    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        0.547     0.549    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X50Y68         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[6][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y68         FDRE (Prop_fdre_C_Q)         0.164     0.713 r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[6][16]/Q
                         net (fo=1, routed)           0.176     0.888    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/core_regs[149]
    SLICE_X49Y70         LUT6 (Prop_lut6_I1_O)        0.045     0.933 r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][16]_i_3__0/O
                         net (fo=1, routed)           0.000     0.933    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][16]_i_3__0_n_0
    SLICE_X49Y70         MUXF7 (Prop_muxf7_I1_O)      0.065     0.998 r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][16]_i_1__0/O
                         net (fo=1, routed)           0.000     0.998    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[2].sel_int_reg[2][0]_47
    SLICE_X49Y70         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864     0.864    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        0.815     0.817    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/vid_aclk
    SLICE_X49Y70         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][16]/C
                         clock pessimism             -0.005     0.812    
    SLICE_X49Y70         FDRE (Hold_fdre_C_D)         0.105     0.917    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][16]
  -------------------------------------------------------------------
                         required time                         -0.917    
                         arrival time                           0.998    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/vblank_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/FORMATTER_INST/vblank_rising_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             clk_out1_zynq_soc_CLK_GEN_148MHZ_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.000ns - clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.186ns (40.442%)  route 0.274ns (59.558%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.597     0.597    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        0.551     0.553    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X53Y62         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/vblank_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y62         FDRE (Prop_fdre_C_Q)         0.141     0.694 r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/vblank_reg/Q
                         net (fo=5, routed)           0.274     0.968    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/FORMATTER_INST/vtg_vblank
    SLICE_X47Y61         LUT2 (Prop_lut2_I0_O)        0.045     1.013 r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/FORMATTER_INST/vblank_rising_i_1/O
                         net (fo=1, routed)           0.000     1.013    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/FORMATTER_INST/vblank_rising_i_1_n_0
    SLICE_X47Y61         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/FORMATTER_INST/vblank_rising_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864     0.864    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        0.824     0.826    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/FORMATTER_INST/vid_io_out_clk
    SLICE_X47Y61         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/FORMATTER_INST/vblank_rising_reg/C
                         clock pessimism             -0.005     0.821    
    SLICE_X47Y61         FDRE (Hold_fdre_C_D)         0.092     0.913    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/FORMATTER_INST/vblank_rising_reg
  -------------------------------------------------------------------
                         required time                         -0.913    
                         arrival time                           1.013    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             clk_out1_zynq_soc_CLK_GEN_148MHZ_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.000ns - clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.274ns (57.689%)  route 0.201ns (42.311%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.815ns
    Source Clock Delay      (SCD):    0.546ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.597     0.597    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        0.544     0.546    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X50Y72         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y72         FDRE (Prop_fdre_C_Q)         0.164     0.710 r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][11]/Q
                         net (fo=1, routed)           0.201     0.911    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45]_7[11]
    SLICE_X47Y72         LUT5 (Prop_lut5_I1_O)        0.045     0.956 r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][11]_i_3/O
                         net (fo=1, routed)           0.000     0.956    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][11]_i_3_n_0
    SLICE_X47Y72         MUXF7 (Prop_muxf7_I1_O)      0.065     1.021 r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][11]_i_1/O
                         net (fo=1, routed)           0.000     1.021    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][11]_i_1_n_0
    SLICE_X47Y72         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864     0.864    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        0.813     0.815    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X47Y72         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][11]/C
                         clock pessimism             -0.005     0.810    
    SLICE_X47Y72         FDRE (Hold_fdre_C_D)         0.105     0.915    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][11]
  -------------------------------------------------------------------
                         required time                         -0.915    
                         arrival time                           1.021    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[25][27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             clk_out1_zynq_soc_CLK_GEN_148MHZ_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.000ns - clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.141ns (32.187%)  route 0.297ns (67.813%))
  Logic Levels:           0  
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.814ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.597     0.597    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        0.553     0.555    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X49Y65         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y65         FDRE (Prop_fdre_C_Q)         0.141     0.696 r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][27]/Q
                         net (fo=2, routed)           0.297     0.993    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/genr_regs[1083]
    SLICE_X53Y69         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[25][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864     0.864    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        0.812     0.814    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X53Y69         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[25][27]/C
                         clock pessimism             -0.005     0.809    
    SLICE_X53Y69         FDRE (Hold_fdre_C_D)         0.076     0.885    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[25][27]
  -------------------------------------------------------------------
                         required time                         -0.885    
                         arrival time                           0.993    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[1][27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             clk_out1_zynq_soc_CLK_GEN_148MHZ_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.000ns - clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.298ns (61.814%)  route 0.184ns (38.186%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.548ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.597     0.597    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        0.546     0.548    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X51Y69         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[1][27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y69         FDRE (Prop_fdre_C_Q)         0.128     0.676 r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[1][27]/Q
                         net (fo=1, routed)           0.184     0.860    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/core_regs[45]
    SLICE_X49Y69         LUT6 (Prop_lut6_I3_O)        0.099     0.959 r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][27]_i_2__0/O
                         net (fo=1, routed)           0.000     0.959    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][27]_i_2__0_n_0
    SLICE_X49Y69         MUXF7 (Prop_muxf7_I0_O)      0.071     1.030 r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][27]_i_1/O
                         net (fo=1, routed)           0.000     1.030    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[2].sel_int_reg[2][0]_36
    SLICE_X49Y69         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864     0.864    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        0.816     0.818    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/vid_aclk
    SLICE_X49Y69         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][27]/C
                         clock pessimism             -0.005     0.813    
    SLICE_X49Y69         FDRE (Hold_fdre_C_D)         0.105     0.918    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][27]
  -------------------------------------------------------------------
                         required time                         -0.918    
                         arrival time                           1.030    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             clk_out1_zynq_soc_CLK_GEN_148MHZ_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.000ns - clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.186ns (37.955%)  route 0.304ns (62.045%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.815ns
    Source Clock Delay      (SCD):    0.544ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.597     0.597    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        0.542     0.544    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X52Y73         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y73         FDRE (Prop_fdre_C_Q)         0.141     0.685 r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][12]/Q
                         net (fo=1, routed)           0.304     0.989    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][28][12]
    SLICE_X49Y72         LUT2 (Prop_lut2_I1_O)        0.045     1.034 r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg[43][12]_i_1/O
                         net (fo=1, routed)           0.000     1.034    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][12]
    SLICE_X49Y72         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864     0.864    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        0.813     0.815    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X49Y72         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][12]/C
                         clock pessimism             -0.005     0.810    
    SLICE_X49Y72         FDRE (Hold_fdre_C_D)         0.107     0.917    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][12]
  -------------------------------------------------------------------
                         required time                         -0.917    
                         arrival time                           1.034    
  -------------------------------------------------------------------
                         slack                                  0.117    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_zynq_soc_CLK_GEN_148MHZ_0
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.735
Sources:            { zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.735       4.159      RAMB36_X1Y3      zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         6.735       4.579      BUFGCTRL_X0Y0    zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/I
Min Period        n/a     ODDR/C              n/a            1.474         6.735       5.261      OLOGIC_X1Y23     zynq_soc_i/HDMI_OUTPUT/HDMI/U0/V6_GEN.ODDR_hdmi_clk_o/C
Min Period        n/a     ODDR/C              n/a            1.474         6.735       5.261      OLOGIC_X1Y23     zynq_soc_i/HDMI_OUTPUT/HDMI/U0/V6_GEN.ODDR_hdmi_clk_t/C
Min Period        n/a     FDRE/C              n/a            1.474         6.735       5.261      OLOGIC_X1Y19     zynq_soc_i/HDMI_OUTPUT/HDMI/U0/hdmi_de_o_reg/C
Min Period        n/a     FDRE/C              n/a            1.474         6.735       5.261      OLOGIC_X1Y17     zynq_soc_i/HDMI_OUTPUT/HDMI/U0/hdmi_hsync_o_reg/C
Min Period        n/a     FDRE/C              n/a            1.474         6.735       5.261      OLOGIC_X1Y4      zynq_soc_i/HDMI_OUTPUT/HDMI/U0/hdmi_video_o_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.474         6.735       5.261      OLOGIC_X1Y9      zynq_soc_i/HDMI_OUTPUT/HDMI/U0/hdmi_video_o_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.474         6.735       5.261      OLOGIC_X1Y8      zynq_soc_i/HDMI_OUTPUT/HDMI/U0/hdmi_video_o_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.474         6.735       5.261      OLOGIC_X1Y11     zynq_soc_i/HDMI_OUTPUT/HDMI/U0/hdmi_video_o_reg[12]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.735       206.625    MMCME2_ADV_X1Y0  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X50Y62     zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_TC_TOP/detect_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X50Y62     zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_TC_TOP/generate_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X42Y74     zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][1]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X42Y74     zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[4].sel_int_reg[4][1]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X42Y74     zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[5].sel_int_reg[5][1]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X46Y79     zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.read_ack_d_reg[2]_srl4___AXI4_LITE_INTERFACE.read_ack_d_reg_r_1/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X46Y79     zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.read_ack_d_reg[2]_srl4___AXI4_LITE_INTERFACE.read_ack_d_reg_r_1/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X50Y62     zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_TC_TOP/detect_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X50Y62     zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_TC_TOP/generate_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X42Y74     zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X50Y62     zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_TC_TOP/detect_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X50Y62     zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_TC_TOP/generate_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X46Y79     zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.read_ack_d_reg[2]_srl4___AXI4_LITE_INTERFACE.read_ack_d_reg_r_1/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X46Y79     zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.read_ack_d_reg[2]_srl4___AXI4_LITE_INTERFACE.read_ack_d_reg_r_1/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X42Y74     zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X42Y74     zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[4].sel_int_reg[4][1]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X42Y74     zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[5].sel_int_reg[5][1]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X50Y62     zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_TC_TOP/detect_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X50Y62     zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_TC_TOP/generate_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X42Y74     zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][1]_srl2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_zynq_soc_CLK_GEN_148MHZ_0
  To Clock:  clk_out2_zynq_soc_CLK_GEN_148MHZ_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       39.477ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_zynq_soc_CLK_GEN_148MHZ_0
Waveform(ns):       { 0.000 20.816 }
Period(ns):         41.633
Sources:            { zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         41.633      39.477     BUFGCTRL_X0Y1    zynq_soc_i/CLK_GEN_148MHZ/inst/clkout2_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         41.633      40.384     MMCME2_ADV_X1Y0  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       41.633      171.727    MMCME2_ADV_X1Y0  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_zynq_soc_CLK_GEN_148MHZ_0
  To Clock:  clkfbout_zynq_soc_CLK_GEN_148MHZ_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       27.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_zynq_soc_CLK_GEN_148MHZ_0
Waveform(ns):       { 0.000 15.000 }
Period(ns):         30.000
Sources:            { zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         30.000      27.845     BUFGCTRL_X0Y3    zynq_soc_i/CLK_GEN_148MHZ/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         30.000      28.751     MMCME2_ADV_X1Y0  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         30.000      28.751     MMCME2_ADV_X1Y0  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       30.000      70.000     MMCME2_ADV_X1Y0  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       30.000      183.360    MMCME2_ADV_X1Y0  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_2

Setup :            0  Failing Endpoints,  Worst Slack       24.585ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             24.585ns  (required time - arrival time)
  Source:                 zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/src_hsdata_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/dest_hsdata_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.998ns  (MaxDelay Path 25.998ns)
  Data Path Delay:        1.308ns  (logic 0.518ns (39.597%)  route 0.790ns (60.403%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.998ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y95                                      0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/src_hsdata_ff_reg[0]/C
    SLICE_X42Y95         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/src_hsdata_ff_reg[0]/Q
                         net (fo=1, routed)           0.790     1.308    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/src_hsdata_ff[0]
    SLICE_X41Y95         FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/dest_hsdata_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.998    25.998    
    SLICE_X41Y95         FDRE (Setup_fdre_C_D)       -0.105    25.893    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/dest_hsdata_ff_reg[0]
  -------------------------------------------------------------------
                         required time                         25.893    
                         arrival time                          -1.308    
  -------------------------------------------------------------------
                         slack                                 24.585    

Slack (MET) :             24.587ns  (required time - arrival time)
  Source:                 zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/src_hsdata_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/dest_hsdata_ff_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.998ns  (MaxDelay Path 25.998ns)
  Data Path Delay:        1.197ns  (logic 0.478ns (39.918%)  route 0.719ns (60.082%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.998ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y95                                      0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/src_hsdata_ff_reg[8]/C
    SLICE_X42Y95         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/src_hsdata_ff_reg[8]/Q
                         net (fo=1, routed)           0.719     1.197    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/src_hsdata_ff[8]
    SLICE_X41Y95         FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/dest_hsdata_ff_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.998    25.998    
    SLICE_X41Y95         FDRE (Setup_fdre_C_D)       -0.214    25.784    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/dest_hsdata_ff_reg[8]
  -------------------------------------------------------------------
                         required time                         25.784    
                         arrival time                          -1.197    
  -------------------------------------------------------------------
                         slack                                 24.587    

Slack (MET) :             24.589ns  (required time - arrival time)
  Source:                 zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_ff_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.998ns  (MaxDelay Path 25.998ns)
  Data Path Delay:        1.175ns  (logic 0.419ns (35.673%)  route 0.756ns (64.327%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.998ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y95                                      0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff_reg[8]/C
    SLICE_X45Y95         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff_reg[8]/Q
                         net (fo=1, routed)           0.756     1.175    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff[8]
    SLICE_X45Y97         FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_ff_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.998    25.998    
    SLICE_X45Y97         FDRE (Setup_fdre_C_D)       -0.234    25.764    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_ff_reg[8]
  -------------------------------------------------------------------
                         required time                         25.764    
                         arrival time                          -1.175    
  -------------------------------------------------------------------
                         slack                                 24.589    

Slack (MET) :             24.591ns  (required time - arrival time)
  Source:                 zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_ff_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.998ns  (MaxDelay Path 25.998ns)
  Data Path Delay:        1.174ns  (logic 0.419ns (35.682%)  route 0.755ns (64.318%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.998ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y95                                      0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff_reg[6]/C
    SLICE_X45Y95         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff_reg[6]/Q
                         net (fo=1, routed)           0.755     1.174    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff[6]
    SLICE_X45Y98         FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_ff_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.998    25.998    
    SLICE_X45Y98         FDRE (Setup_fdre_C_D)       -0.233    25.765    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_ff_reg[6]
  -------------------------------------------------------------------
                         required time                         25.765    
                         arrival time                          -1.174    
  -------------------------------------------------------------------
                         slack                                 24.591    

Slack (MET) :             24.599ns  (required time - arrival time)
  Source:                 zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_ff_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.998ns  (MaxDelay Path 25.998ns)
  Data Path Delay:        1.165ns  (logic 0.419ns (35.968%)  route 0.746ns (64.032%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.998ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y87                                      0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff_reg[8]/C
    SLICE_X48Y87         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff_reg[8]/Q
                         net (fo=1, routed)           0.746     1.165    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff[8]
    SLICE_X49Y87         FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_ff_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.998    25.998    
    SLICE_X49Y87         FDRE (Setup_fdre_C_D)       -0.234    25.764    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_ff_reg[8]
  -------------------------------------------------------------------
                         required time                         25.764    
                         arrival time                          -1.165    
  -------------------------------------------------------------------
                         slack                                 24.599    

Slack (MET) :             24.622ns  (required time - arrival time)
  Source:                 zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/src_hsdata_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/dest_hsdata_ff_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.998ns  (MaxDelay Path 25.998ns)
  Data Path Delay:        1.137ns  (logic 0.478ns (42.035%)  route 0.659ns (57.965%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.998ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y95                                      0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/src_hsdata_ff_reg[6]/C
    SLICE_X42Y95         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/src_hsdata_ff_reg[6]/Q
                         net (fo=1, routed)           0.659     1.137    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/src_hsdata_ff[6]
    SLICE_X41Y95         FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/dest_hsdata_ff_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.998    25.998    
    SLICE_X41Y95         FDRE (Setup_fdre_C_D)       -0.239    25.759    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/dest_hsdata_ff_reg[6]
  -------------------------------------------------------------------
                         required time                         25.759    
                         arrival time                          -1.137    
  -------------------------------------------------------------------
                         slack                                 24.622    

Slack (MET) :             24.626ns  (required time - arrival time)
  Source:                 zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/src_hsdata_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/dest_hsdata_ff_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.998ns  (MaxDelay Path 25.998ns)
  Data Path Delay:        1.140ns  (logic 0.478ns (41.918%)  route 0.662ns (58.082%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.998ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y95                                      0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/src_hsdata_ff_reg[4]/C
    SLICE_X38Y95         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/src_hsdata_ff_reg[4]/Q
                         net (fo=1, routed)           0.662     1.140    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/src_hsdata_ff[4]
    SLICE_X39Y96         FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/dest_hsdata_ff_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.998    25.998    
    SLICE_X39Y96         FDRE (Setup_fdre_C_D)       -0.232    25.766    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/dest_hsdata_ff_reg[4]
  -------------------------------------------------------------------
                         required time                         25.766    
                         arrival time                          -1.140    
  -------------------------------------------------------------------
                         slack                                 24.626    

Slack (MET) :             24.658ns  (required time - arrival time)
  Source:                 zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/src_hsdata_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/dest_hsdata_ff_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.998ns  (MaxDelay Path 25.998ns)
  Data Path Delay:        1.122ns  (logic 0.478ns (42.594%)  route 0.644ns (57.406%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.998ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y95                                      0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/src_hsdata_ff_reg[5]/C
    SLICE_X42Y95         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/src_hsdata_ff_reg[5]/Q
                         net (fo=1, routed)           0.644     1.122    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/src_hsdata_ff[5]
    SLICE_X41Y95         FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/dest_hsdata_ff_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.998    25.998    
    SLICE_X41Y95         FDRE (Setup_fdre_C_D)       -0.218    25.780    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/dest_hsdata_ff_reg[5]
  -------------------------------------------------------------------
                         required time                         25.780    
                         arrival time                          -1.122    
  -------------------------------------------------------------------
                         slack                                 24.658    

Slack (MET) :             24.666ns  (required time - arrival time)
  Source:                 zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/src_hsdata_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/dest_hsdata_ff_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.998ns  (MaxDelay Path 25.998ns)
  Data Path Delay:        1.127ns  (logic 0.478ns (42.429%)  route 0.649ns (57.571%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.998ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y95                                      0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/src_hsdata_ff_reg[5]/C
    SLICE_X38Y95         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/src_hsdata_ff_reg[5]/Q
                         net (fo=1, routed)           0.649     1.127    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/src_hsdata_ff[5]
    SLICE_X38Y96         FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/dest_hsdata_ff_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.998    25.998    
    SLICE_X38Y96         FDRE (Setup_fdre_C_D)       -0.205    25.793    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/dest_hsdata_ff_reg[5]
  -------------------------------------------------------------------
                         required time                         25.793    
                         arrival time                          -1.127    
  -------------------------------------------------------------------
                         slack                                 24.666    

Slack (MET) :             24.680ns  (required time - arrival time)
  Source:                 zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_ff_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.998ns  (MaxDelay Path 25.998ns)
  Data Path Delay:        1.065ns  (logic 0.419ns (39.360%)  route 0.646ns (60.640%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.998ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y95                                      0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff_reg[7]/C
    SLICE_X45Y95         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff_reg[7]/Q
                         net (fo=1, routed)           0.646     1.065    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff[7]
    SLICE_X45Y97         FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_ff_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.998    25.998    
    SLICE_X45Y97         FDRE (Setup_fdre_C_D)       -0.253    25.745    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_ff_reg[7]
  -------------------------------------------------------------------
                         required time                         25.745    
                         arrival time                          -1.065    
  -------------------------------------------------------------------
                         slack                                 24.680    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.813ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.346ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.813ns  (required time - arrival time)
  Source:                 zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/wrRegsOut_reg[cfigReg36][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/pointOfInterestInst/gridLockFifoInt/fullHi_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_0 rise@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.626ns  (logic 1.714ns (30.468%)  route 3.912ns (69.532%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.801ns = ( 9.801 - 7.000 ) 
    Source Clock Delay      (SCD):    3.008ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10910, routed)       1.714     3.008    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/vfpconfig_aclk
    SLICE_X64Y58         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/wrRegsOut_reg[cfigReg36][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y58         FDRE (Prop_fdre_C_Q)         0.456     3.464 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/wrRegsOut_reg[cfigReg36][0]/Q
                         net (fo=15, routed)          2.798     6.262    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/pointOfInterestInst/gridLockFifoInt/rdAddress[0]
    SLICE_X90Y43         LUT6 (Prop_lut6_I1_O)        0.124     6.386 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/pointOfInterestInst/gridLockFifoInt/preFull0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.386    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/pointOfInterestInst/gridLockFifoInt/preFull0_carry_i_4_n_0
    SLICE_X90Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.899 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/pointOfInterestInst/gridLockFifoInt/preFull0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.899    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/pointOfInterestInst/gridLockFifoInt/preFull0_carry_n_0
    SLICE_X90Y44         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.153 f  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/pointOfInterestInst/gridLockFifoInt/preFull0_carry__0/CO[0]
                         net (fo=2, routed)           0.400     7.554    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/pointOfInterestInst/gridLockFifoInt/eqlLocations
    SLICE_X89Y44         LUT2 (Prop_lut2_I1_O)        0.367     7.921 f  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/pointOfInterestInst/gridLockFifoInt/fullHi_i_1/O
                         net (fo=1, routed)           0.713     8.634    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/pointOfInterestInst/gridLockFifoInt/preFull
    SLICE_X91Y44         FDPE                                         f  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/pointOfInterestInst/gridLockFifoInt/fullHi_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     8.088    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10910, routed)       1.622     9.801    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/pointOfInterestInst/gridLockFifoInt/m_axis_mm2s_aclk
    SLICE_X91Y44         FDPE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/pointOfInterestInst/gridLockFifoInt/fullHi_reg/C
                         clock pessimism              0.115     9.916    
                         clock uncertainty           -0.111     9.806    
    SLICE_X91Y44         FDPE (Recov_fdpe_C_PRE)     -0.359     9.447    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/pointOfInterestInst/gridLockFifoInt/fullHi_reg
  -------------------------------------------------------------------
                         required time                          9.447    
                         arrival time                          -8.634    
  -------------------------------------------------------------------
                         slack                                  0.813    

Slack (MET) :             0.912ns  (required time - arrival time)
  Source:                 zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/wrRegsOut_reg[cfigReg36][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/pointOfInterestInst/gridLockFifoInt/emptyHi_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_0 rise@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.468ns  (logic 1.714ns (31.346%)  route 3.754ns (68.654%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.742ns = ( 9.742 - 7.000 ) 
    Source Clock Delay      (SCD):    3.008ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10910, routed)       1.714     3.008    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/vfpconfig_aclk
    SLICE_X64Y58         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/wrRegsOut_reg[cfigReg36][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y58         FDRE (Prop_fdre_C_Q)         0.456     3.464 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/wrRegsOut_reg[cfigReg36][0]/Q
                         net (fo=15, routed)          2.798     6.262    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/pointOfInterestInst/gridLockFifoInt/rdAddress[0]
    SLICE_X90Y43         LUT6 (Prop_lut6_I1_O)        0.124     6.386 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/pointOfInterestInst/gridLockFifoInt/preFull0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.386    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/pointOfInterestInst/gridLockFifoInt/preFull0_carry_i_4_n_0
    SLICE_X90Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.899 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/pointOfInterestInst/gridLockFifoInt/preFull0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.899    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/pointOfInterestInst/gridLockFifoInt/preFull0_carry_n_0
    SLICE_X90Y44         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.153 f  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/pointOfInterestInst/gridLockFifoInt/preFull0_carry__0/CO[0]
                         net (fo=2, routed)           0.403     7.557    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/pointOfInterestInst/gridLockFifoInt/eqlLocations
    SLICE_X89Y44         LUT2 (Prop_lut2_I0_O)        0.367     7.924 f  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/pointOfInterestInst/gridLockFifoInt/emptyHi_i_1/O
                         net (fo=1, routed)           0.552     8.476    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/pointOfInterestInst/gridLockFifoInt/emptyHi_i_1_n_0
    SLICE_X89Y45         FDPE                                         f  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/pointOfInterestInst/gridLockFifoInt/emptyHi_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     8.088    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10910, routed)       1.563     9.742    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/pointOfInterestInst/gridLockFifoInt/m_axis_mm2s_aclk
    SLICE_X89Y45         FDPE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/pointOfInterestInst/gridLockFifoInt/emptyHi_reg/C
                         clock pessimism              0.115     9.857    
                         clock uncertainty           -0.111     9.747    
    SLICE_X89Y45         FDPE (Recov_fdpe_C_PRE)     -0.359     9.388    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/pointOfInterestInst/gridLockFifoInt/emptyHi_reg
  -------------------------------------------------------------------
                         required time                          9.388    
                         arrival time                          -8.476    
  -------------------------------------------------------------------
                         slack                                  0.912    

Slack (MET) :             1.107ns  (required time - arrival time)
  Source:                 zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/uFs1Rgb_reg[green][2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_0 rise@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.219ns  (logic 0.580ns (11.112%)  route 4.639ns (88.888%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns = ( 9.734 - 7.000 ) 
    Source Clock Delay      (SCD):    3.007ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10910, routed)       1.713     3.007    zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/slowest_sync_clk
    SLICE_X64Y60         FDRE                                         r  zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y60         FDRE (Prop_fdre_C_Q)         0.456     3.463 r  zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=53, routed)          1.885     5.348    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/MASK_SOB_CGA_FRAME_ENABLE.TapsControllerSobCgaInst/tapLineD1/m_axis_mm2s_aresetn
    SLICE_X94Y19         LUT1 (Prop_lut1_I0_O)        0.124     5.472 f  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/MASK_SOB_CGA_FRAME_ENABLE.TapsControllerSobCgaInst/tapLineD1/uFs1Rgb[blue][0]_i_1/O
                         net (fo=308, routed)         2.755     8.226    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/m_axis_mm2s_aresetn
    SLICE_X78Y34         FDCE                                         f  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/uFs1Rgb_reg[green][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     8.088    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10910, routed)       1.555     9.734    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/m_axis_mm2s_aclk
    SLICE_X78Y34         FDCE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/uFs1Rgb_reg[green][2]/C
                         clock pessimism              0.115     9.849    
                         clock uncertainty           -0.111     9.739    
    SLICE_X78Y34         FDCE (Recov_fdce_C_CLR)     -0.405     9.334    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/uFs1Rgb_reg[green][2]
  -------------------------------------------------------------------
                         required time                          9.334    
                         arrival time                          -8.226    
  -------------------------------------------------------------------
                         slack                                  1.107    

Slack (MET) :             1.107ns  (required time - arrival time)
  Source:                 zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/uFs1Rgb_reg[green][5]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_0 rise@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.219ns  (logic 0.580ns (11.112%)  route 4.639ns (88.888%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns = ( 9.734 - 7.000 ) 
    Source Clock Delay      (SCD):    3.007ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10910, routed)       1.713     3.007    zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/slowest_sync_clk
    SLICE_X64Y60         FDRE                                         r  zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y60         FDRE (Prop_fdre_C_Q)         0.456     3.463 r  zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=53, routed)          1.885     5.348    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/MASK_SOB_CGA_FRAME_ENABLE.TapsControllerSobCgaInst/tapLineD1/m_axis_mm2s_aresetn
    SLICE_X94Y19         LUT1 (Prop_lut1_I0_O)        0.124     5.472 f  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/MASK_SOB_CGA_FRAME_ENABLE.TapsControllerSobCgaInst/tapLineD1/uFs1Rgb[blue][0]_i_1/O
                         net (fo=308, routed)         2.755     8.226    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/m_axis_mm2s_aresetn
    SLICE_X78Y34         FDCE                                         f  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/uFs1Rgb_reg[green][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     8.088    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10910, routed)       1.555     9.734    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/m_axis_mm2s_aclk
    SLICE_X78Y34         FDCE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/uFs1Rgb_reg[green][5]/C
                         clock pessimism              0.115     9.849    
                         clock uncertainty           -0.111     9.739    
    SLICE_X78Y34         FDCE (Recov_fdce_C_CLR)     -0.405     9.334    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/uFs1Rgb_reg[green][5]
  -------------------------------------------------------------------
                         required time                          9.334    
                         arrival time                          -8.226    
  -------------------------------------------------------------------
                         slack                                  1.107    

Slack (MET) :             1.157ns  (required time - arrival time)
  Source:                 zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/uFs1Rgb_reg[red][3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_0 rise@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.170ns  (logic 0.580ns (11.218%)  route 4.590ns (88.782%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.735ns = ( 9.735 - 7.000 ) 
    Source Clock Delay      (SCD):    3.007ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10910, routed)       1.713     3.007    zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/slowest_sync_clk
    SLICE_X64Y60         FDRE                                         r  zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y60         FDRE (Prop_fdre_C_Q)         0.456     3.463 r  zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=53, routed)          1.885     5.348    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/MASK_SOB_CGA_FRAME_ENABLE.TapsControllerSobCgaInst/tapLineD1/m_axis_mm2s_aresetn
    SLICE_X94Y19         LUT1 (Prop_lut1_I0_O)        0.124     5.472 f  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/MASK_SOB_CGA_FRAME_ENABLE.TapsControllerSobCgaInst/tapLineD1/uFs1Rgb[blue][0]_i_1/O
                         net (fo=308, routed)         2.706     8.177    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/m_axis_mm2s_aresetn
    SLICE_X78Y35         FDCE                                         f  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/uFs1Rgb_reg[red][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     8.088    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10910, routed)       1.556     9.735    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/m_axis_mm2s_aclk
    SLICE_X78Y35         FDCE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/uFs1Rgb_reg[red][3]/C
                         clock pessimism              0.115     9.850    
                         clock uncertainty           -0.111     9.740    
    SLICE_X78Y35         FDCE (Recov_fdce_C_CLR)     -0.405     9.335    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/uFs1Rgb_reg[red][3]
  -------------------------------------------------------------------
                         required time                          9.335    
                         arrival time                          -8.177    
  -------------------------------------------------------------------
                         slack                                  1.157    

Slack (MET) :             1.207ns  (required time - arrival time)
  Source:                 zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/uFs1Rgb_reg[blue][1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_0 rise@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.120ns  (logic 0.580ns (11.327%)  route 4.540ns (88.673%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.735ns = ( 9.735 - 7.000 ) 
    Source Clock Delay      (SCD):    3.007ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10910, routed)       1.713     3.007    zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/slowest_sync_clk
    SLICE_X64Y60         FDRE                                         r  zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y60         FDRE (Prop_fdre_C_Q)         0.456     3.463 r  zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=53, routed)          1.885     5.348    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/MASK_SOB_CGA_FRAME_ENABLE.TapsControllerSobCgaInst/tapLineD1/m_axis_mm2s_aresetn
    SLICE_X94Y19         LUT1 (Prop_lut1_I0_O)        0.124     5.472 f  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/MASK_SOB_CGA_FRAME_ENABLE.TapsControllerSobCgaInst/tapLineD1/uFs1Rgb[blue][0]_i_1/O
                         net (fo=308, routed)         2.655     8.127    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/m_axis_mm2s_aresetn
    SLICE_X76Y36         FDCE                                         f  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/uFs1Rgb_reg[blue][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     8.088    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10910, routed)       1.556     9.735    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/m_axis_mm2s_aclk
    SLICE_X76Y36         FDCE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/uFs1Rgb_reg[blue][1]/C
                         clock pessimism              0.115     9.850    
                         clock uncertainty           -0.111     9.740    
    SLICE_X76Y36         FDCE (Recov_fdce_C_CLR)     -0.405     9.335    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/uFs1Rgb_reg[blue][1]
  -------------------------------------------------------------------
                         required time                          9.335    
                         arrival time                          -8.127    
  -------------------------------------------------------------------
                         slack                                  1.207    

Slack (MET) :             1.207ns  (required time - arrival time)
  Source:                 zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/uFs1Rgb_reg[red][1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_0 rise@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.120ns  (logic 0.580ns (11.327%)  route 4.540ns (88.673%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.735ns = ( 9.735 - 7.000 ) 
    Source Clock Delay      (SCD):    3.007ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10910, routed)       1.713     3.007    zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/slowest_sync_clk
    SLICE_X64Y60         FDRE                                         r  zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y60         FDRE (Prop_fdre_C_Q)         0.456     3.463 r  zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=53, routed)          1.885     5.348    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/MASK_SOB_CGA_FRAME_ENABLE.TapsControllerSobCgaInst/tapLineD1/m_axis_mm2s_aresetn
    SLICE_X94Y19         LUT1 (Prop_lut1_I0_O)        0.124     5.472 f  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/MASK_SOB_CGA_FRAME_ENABLE.TapsControllerSobCgaInst/tapLineD1/uFs1Rgb[blue][0]_i_1/O
                         net (fo=308, routed)         2.655     8.127    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/m_axis_mm2s_aresetn
    SLICE_X76Y36         FDCE                                         f  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/uFs1Rgb_reg[red][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     8.088    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10910, routed)       1.556     9.735    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/m_axis_mm2s_aclk
    SLICE_X76Y36         FDCE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/uFs1Rgb_reg[red][1]/C
                         clock pessimism              0.115     9.850    
                         clock uncertainty           -0.111     9.740    
    SLICE_X76Y36         FDCE (Recov_fdce_C_CLR)     -0.405     9.335    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/uFs1Rgb_reg[red][1]
  -------------------------------------------------------------------
                         required time                          9.335    
                         arrival time                          -8.127    
  -------------------------------------------------------------------
                         slack                                  1.207    

Slack (MET) :             1.207ns  (required time - arrival time)
  Source:                 zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/uFs1Rgb_reg[red][5]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_0 rise@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.120ns  (logic 0.580ns (11.327%)  route 4.540ns (88.673%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.735ns = ( 9.735 - 7.000 ) 
    Source Clock Delay      (SCD):    3.007ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10910, routed)       1.713     3.007    zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/slowest_sync_clk
    SLICE_X64Y60         FDRE                                         r  zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y60         FDRE (Prop_fdre_C_Q)         0.456     3.463 r  zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=53, routed)          1.885     5.348    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/MASK_SOB_CGA_FRAME_ENABLE.TapsControllerSobCgaInst/tapLineD1/m_axis_mm2s_aresetn
    SLICE_X94Y19         LUT1 (Prop_lut1_I0_O)        0.124     5.472 f  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/MASK_SOB_CGA_FRAME_ENABLE.TapsControllerSobCgaInst/tapLineD1/uFs1Rgb[blue][0]_i_1/O
                         net (fo=308, routed)         2.655     8.127    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/m_axis_mm2s_aresetn
    SLICE_X76Y36         FDCE                                         f  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/uFs1Rgb_reg[red][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     8.088    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10910, routed)       1.556     9.735    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/m_axis_mm2s_aclk
    SLICE_X76Y36         FDCE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/uFs1Rgb_reg[red][5]/C
                         clock pessimism              0.115     9.850    
                         clock uncertainty           -0.111     9.740    
    SLICE_X76Y36         FDCE (Recov_fdce_C_CLR)     -0.405     9.335    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/uFs1Rgb_reg[red][5]
  -------------------------------------------------------------------
                         required time                          9.335    
                         arrival time                          -8.127    
  -------------------------------------------------------------------
                         slack                                  1.207    

Slack (MET) :             1.257ns  (required time - arrival time)
  Source:                 zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSL_FRAME_ENABLE.hslInst/uFs1Rgb_reg[red][6]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_0 rise@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.069ns  (logic 0.580ns (11.442%)  route 4.489ns (88.558%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 9.733 - 7.000 ) 
    Source Clock Delay      (SCD):    3.007ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10910, routed)       1.713     3.007    zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/slowest_sync_clk
    SLICE_X64Y60         FDRE                                         r  zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y60         FDRE (Prop_fdre_C_Q)         0.456     3.463 r  zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=53, routed)          1.885     5.348    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/MASK_SOB_CGA_FRAME_ENABLE.TapsControllerSobCgaInst/tapLineD1/m_axis_mm2s_aresetn
    SLICE_X94Y19         LUT1 (Prop_lut1_I0_O)        0.124     5.472 f  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/MASK_SOB_CGA_FRAME_ENABLE.TapsControllerSobCgaInst/tapLineD1/uFs1Rgb[blue][0]_i_1/O
                         net (fo=308, routed)         2.604     8.076    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSL_FRAME_ENABLE.hslInst/m_axis_mm2s_aresetn_0
    SLICE_X76Y33         FDCE                                         f  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSL_FRAME_ENABLE.hslInst/uFs1Rgb_reg[red][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     8.088    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10910, routed)       1.554     9.733    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSL_FRAME_ENABLE.hslInst/m_axis_mm2s_aclk
    SLICE_X76Y33         FDCE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSL_FRAME_ENABLE.hslInst/uFs1Rgb_reg[red][6]/C
                         clock pessimism              0.115     9.848    
                         clock uncertainty           -0.111     9.738    
    SLICE_X76Y33         FDCE (Recov_fdce_C_CLR)     -0.405     9.333    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSL_FRAME_ENABLE.hslInst/uFs1Rgb_reg[red][6]
  -------------------------------------------------------------------
                         required time                          9.333    
                         arrival time                          -8.076    
  -------------------------------------------------------------------
                         slack                                  1.257    

Slack (MET) :             1.257ns  (required time - arrival time)
  Source:                 zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/uFs1Rgb_reg[blue][2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_0 rise@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.069ns  (logic 0.580ns (11.442%)  route 4.489ns (88.558%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 9.733 - 7.000 ) 
    Source Clock Delay      (SCD):    3.007ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10910, routed)       1.713     3.007    zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/slowest_sync_clk
    SLICE_X64Y60         FDRE                                         r  zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y60         FDRE (Prop_fdre_C_Q)         0.456     3.463 r  zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=53, routed)          1.885     5.348    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/MASK_SOB_CGA_FRAME_ENABLE.TapsControllerSobCgaInst/tapLineD1/m_axis_mm2s_aresetn
    SLICE_X94Y19         LUT1 (Prop_lut1_I0_O)        0.124     5.472 f  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/MASK_SOB_CGA_FRAME_ENABLE.TapsControllerSobCgaInst/tapLineD1/uFs1Rgb[blue][0]_i_1/O
                         net (fo=308, routed)         2.604     8.076    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/m_axis_mm2s_aresetn
    SLICE_X76Y33         FDCE                                         f  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/uFs1Rgb_reg[blue][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     8.088    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10910, routed)       1.554     9.733    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/m_axis_mm2s_aclk
    SLICE_X76Y33         FDCE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/uFs1Rgb_reg[blue][2]/C
                         clock pessimism              0.115     9.848    
                         clock uncertainty           -0.111     9.738    
    SLICE_X76Y33         FDCE (Recov_fdce_C_CLR)     -0.405     9.333    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/uFs1Rgb_reg[blue][2]
  -------------------------------------------------------------------
                         required time                          9.333    
                         arrival time                          -8.076    
  -------------------------------------------------------------------
                         slack                                  1.257    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.284%)  route 0.129ns (47.716%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10910, routed)       0.574     0.910    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X29Y61         FDPE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y61         FDPE (Prop_fdpe_C_Q)         0.141     1.051 f  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.129     1.179    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X29Y60         FDCE                                         f  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10910, routed)       0.842     1.208    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X29Y60         FDCE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.282     0.926    
    SLICE_X29Y60         FDCE (Remov_fdce_C_CLR)     -0.092     0.834    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.834    
                         arrival time                           1.179    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.284%)  route 0.129ns (47.716%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10910, routed)       0.574     0.910    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X29Y61         FDPE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y61         FDPE (Prop_fdpe_C_Q)         0.141     1.051 f  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.129     1.179    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X29Y60         FDCE                                         f  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10910, routed)       0.842     1.208    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X29Y60         FDCE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.282     0.926    
    SLICE_X29Y60         FDCE (Remov_fdce_C_CLR)     -0.092     0.834    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.834    
                         arrival time                           1.179    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.284%)  route 0.129ns (47.716%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10910, routed)       0.574     0.910    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X29Y61         FDPE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y61         FDPE (Prop_fdpe_C_Q)         0.141     1.051 f  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.129     1.179    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X29Y60         FDCE                                         f  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10910, routed)       0.842     1.208    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X29Y60         FDCE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                         clock pessimism             -0.282     0.926    
    SLICE_X29Y60         FDCE (Remov_fdce_C_CLR)     -0.092     0.834    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.834    
                         arrival time                           1.179    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.349ns  (arrival time - required time)
  Source:                 zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.284%)  route 0.129ns (47.716%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10910, routed)       0.574     0.910    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X29Y61         FDPE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y61         FDPE (Prop_fdpe_C_Q)         0.141     1.051 f  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.129     1.179    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X29Y60         FDPE                                         f  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10910, routed)       0.842     1.208    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X29Y60         FDPE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
                         clock pessimism             -0.282     0.926    
    SLICE_X29Y60         FDPE (Remov_fdpe_C_PRE)     -0.095     0.831    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.831    
                         arrival time                           1.179    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.359ns  (arrival time - required time)
  Source:                 zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.789%)  route 0.119ns (48.211%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10910, routed)       0.568     0.904    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X27Y66         FDPE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y66         FDPE (Prop_fdpe_C_Q)         0.128     1.032 f  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.119     1.151    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X26Y67         FDPE                                         f  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10910, routed)       0.835     1.201    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X26Y67         FDPE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.284     0.917    
    SLICE_X26Y67         FDPE (Remov_fdpe_C_PRE)     -0.125     0.792    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -0.792    
                         arrival time                           1.151    
  -------------------------------------------------------------------
                         slack                                  0.359    

Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.112%)  route 0.172ns (54.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10910, routed)       0.574     0.910    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X29Y61         FDPE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y61         FDPE (Prop_fdpe_C_Q)         0.141     1.051 f  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.172     1.222    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X30Y60         FDCE                                         f  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10910, routed)       0.842     1.208    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X30Y60         FDCE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.282     0.926    
    SLICE_X30Y60         FDCE (Remov_fdce_C_CLR)     -0.067     0.859    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.859    
                         arrival time                           1.222    
  -------------------------------------------------------------------
                         slack                                  0.364    

Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.112%)  route 0.172ns (54.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10910, routed)       0.574     0.910    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X29Y61         FDPE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y61         FDPE (Prop_fdpe_C_Q)         0.141     1.051 f  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.172     1.222    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X30Y60         FDCE                                         f  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10910, routed)       0.842     1.208    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X30Y60         FDCE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.282     0.926    
    SLICE_X30Y60         FDCE (Remov_fdce_C_CLR)     -0.067     0.859    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.859    
                         arrival time                           1.222    
  -------------------------------------------------------------------
                         slack                                  0.364    

Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.112%)  route 0.172ns (54.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10910, routed)       0.574     0.910    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X29Y61         FDPE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y61         FDPE (Prop_fdpe_C_Q)         0.141     1.051 f  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.172     1.222    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X30Y60         FDCE                                         f  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10910, routed)       0.842     1.208    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X30Y60         FDCE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                         clock pessimism             -0.282     0.926    
    SLICE_X30Y60         FDCE (Remov_fdce_C_CLR)     -0.067     0.859    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.859    
                         arrival time                           1.222    
  -------------------------------------------------------------------
                         slack                                  0.364    

Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.112%)  route 0.172ns (54.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10910, routed)       0.574     0.910    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X29Y61         FDPE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y61         FDPE (Prop_fdpe_C_Q)         0.141     1.051 f  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.172     1.222    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X30Y60         FDCE                                         f  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10910, routed)       0.842     1.208    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X30Y60         FDCE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                         clock pessimism             -0.282     0.926    
    SLICE_X30Y60         FDCE (Remov_fdce_C_CLR)     -0.067     0.859    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.859    
                         arrival time                           1.222    
  -------------------------------------------------------------------
                         slack                                  0.364    

Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.112%)  route 0.172ns (54.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10910, routed)       0.574     0.910    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X29Y61         FDPE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y61         FDPE (Prop_fdpe_C_Q)         0.141     1.051 f  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.172     1.222    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X30Y60         FDCE                                         f  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10910, routed)       0.842     1.208    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X30Y60         FDCE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                         clock pessimism             -0.282     0.926    
    SLICE_X30Y60         FDCE (Remov_fdce_C_CLR)     -0.067     0.859    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.859    
                         arrival time                           1.222    
  -------------------------------------------------------------------
                         slack                                  0.364    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_zynq_soc_CLK_GEN_148MHZ_0
  To Clock:  clk_out1_zynq_soc_CLK_GEN_148MHZ_0

Setup :            0  Failing Endpoints,  Worst Slack        3.897ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.381ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.897ns  (required time - arrival time)
  Source:                 zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.735ns  (clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@6.735ns - clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.000ns)
  Data Path Delay:        2.307ns  (logic 0.718ns (31.129%)  route 1.589ns (68.871%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.579ns = ( 8.314 - 6.735 ) 
    Source Clock Delay      (SCD):    1.757ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.806     1.806    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        1.754     1.757    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X11Y4          FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y4          FDRE (Prop_fdre_C_Q)         0.419     2.176 r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.849     3.025    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X11Y4          LUT2 (Prop_lut2_I1_O)        0.299     3.324 f  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.740     4.064    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X12Y8          FDPE                                         f  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      6.735     6.735 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     6.735 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612     8.347    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.922 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.647    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.738 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        1.576     8.314    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X12Y8          FDPE                                         r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.115     8.429    
                         clock uncertainty           -0.107     8.321    
    SLICE_X12Y8          FDPE (Recov_fdpe_C_PRE)     -0.361     7.960    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          7.960    
                         arrival time                          -4.064    
  -------------------------------------------------------------------
                         slack                                  3.897    

Slack (MET) :             3.897ns  (required time - arrival time)
  Source:                 zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.735ns  (clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@6.735ns - clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.000ns)
  Data Path Delay:        2.307ns  (logic 0.718ns (31.129%)  route 1.589ns (68.871%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.579ns = ( 8.314 - 6.735 ) 
    Source Clock Delay      (SCD):    1.757ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.806     1.806    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        1.754     1.757    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X11Y4          FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y4          FDRE (Prop_fdre_C_Q)         0.419     2.176 r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.849     3.025    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X11Y4          LUT2 (Prop_lut2_I1_O)        0.299     3.324 f  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.740     4.064    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X12Y8          FDPE                                         f  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      6.735     6.735 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     6.735 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612     8.347    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.922 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.647    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.738 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        1.576     8.314    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X12Y8          FDPE                                         r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.115     8.429    
                         clock uncertainty           -0.107     8.321    
    SLICE_X12Y8          FDPE (Recov_fdpe_C_PRE)     -0.361     7.960    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          7.960    
                         arrival time                          -4.064    
  -------------------------------------------------------------------
                         slack                                  3.897    

Slack (MET) :             3.897ns  (required time - arrival time)
  Source:                 zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.735ns  (clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@6.735ns - clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.000ns)
  Data Path Delay:        2.307ns  (logic 0.718ns (31.129%)  route 1.589ns (68.871%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.579ns = ( 8.314 - 6.735 ) 
    Source Clock Delay      (SCD):    1.757ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.806     1.806    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        1.754     1.757    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X11Y4          FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y4          FDRE (Prop_fdre_C_Q)         0.419     2.176 r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.849     3.025    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X11Y4          LUT2 (Prop_lut2_I1_O)        0.299     3.324 f  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.740     4.064    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X12Y8          FDPE                                         f  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      6.735     6.735 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     6.735 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612     8.347    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.922 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.647    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.738 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        1.576     8.314    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X12Y8          FDPE                                         r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.115     8.429    
                         clock uncertainty           -0.107     8.321    
    SLICE_X12Y8          FDPE (Recov_fdpe_C_PRE)     -0.361     7.960    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          7.960    
                         arrival time                          -4.064    
  -------------------------------------------------------------------
                         slack                                  3.897    

Slack (MET) :             5.305ns  (required time - arrival time)
  Source:                 zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.735ns  (clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@6.735ns - clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.000ns)
  Data Path Delay:        0.762ns  (logic 0.419ns (54.975%)  route 0.343ns (45.025%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.581ns = ( 8.316 - 6.735 ) 
    Source Clock Delay      (SCD):    1.758ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.806     1.806    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        1.755     1.758    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X11Y2          FDPE                                         r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y2          FDPE (Prop_fdpe_C_Q)         0.419     2.177 f  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.343     2.520    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X11Y3          FDPE                                         f  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      6.735     6.735 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     6.735 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612     8.347    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.922 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.647    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.738 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        1.578     8.316    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X11Y3          FDPE                                         r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism              0.151     8.467    
                         clock uncertainty           -0.107     8.359    
    SLICE_X11Y3          FDPE (Recov_fdpe_C_PRE)     -0.534     7.825    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                          7.825    
                         arrival time                          -2.520    
  -------------------------------------------------------------------
                         slack                                  5.305    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.000ns - clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.789%)  route 0.119ns (48.211%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    0.597ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.597     0.597    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        0.595     0.597    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X11Y2          FDPE                                         r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y2          FDPE (Prop_fdpe_C_Q)         0.128     0.725 f  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.119     0.844    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X11Y3          FDPE                                         f  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864     0.864    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        0.863     0.865    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X11Y3          FDPE                                         r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.253     0.612    
    SLICE_X11Y3          FDPE (Remov_fdpe_C_PRE)     -0.149     0.463    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -0.463    
                         arrival time                           0.844    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.716ns  (arrival time - required time)
  Source:                 zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.000ns - clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.000ns)
  Data Path Delay:        0.680ns  (logic 0.186ns (27.346%)  route 0.494ns (72.654%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.597     0.597    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        0.594     0.596    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X11Y3          FDPE                                         r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y3          FDPE (Prop_fdpe_C_Q)         0.141     0.737 f  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.223     0.960    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/in0[0]
    SLICE_X11Y4          LUT2 (Prop_lut2_I0_O)        0.045     1.005 f  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.271     1.276    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X12Y8          FDPE                                         f  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864     0.864    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        0.862     0.864    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X12Y8          FDPE                                         r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism             -0.233     0.631    
    SLICE_X12Y8          FDPE (Remov_fdpe_C_PRE)     -0.071     0.560    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.560    
                         arrival time                           1.276    
  -------------------------------------------------------------------
                         slack                                  0.716    

Slack (MET) :             0.716ns  (arrival time - required time)
  Source:                 zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.000ns - clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.000ns)
  Data Path Delay:        0.680ns  (logic 0.186ns (27.346%)  route 0.494ns (72.654%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.597     0.597    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        0.594     0.596    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X11Y3          FDPE                                         r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y3          FDPE (Prop_fdpe_C_Q)         0.141     0.737 f  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.223     0.960    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/in0[0]
    SLICE_X11Y4          LUT2 (Prop_lut2_I0_O)        0.045     1.005 f  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.271     1.276    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X12Y8          FDPE                                         f  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864     0.864    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        0.862     0.864    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X12Y8          FDPE                                         r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism             -0.233     0.631    
    SLICE_X12Y8          FDPE (Remov_fdpe_C_PRE)     -0.071     0.560    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.560    
                         arrival time                           1.276    
  -------------------------------------------------------------------
                         slack                                  0.716    

Slack (MET) :             0.716ns  (arrival time - required time)
  Source:                 zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (removal check against rising-edge clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.000ns - clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.000ns)
  Data Path Delay:        0.680ns  (logic 0.186ns (27.346%)  route 0.494ns (72.654%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.597     0.597    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        0.594     0.596    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X11Y3          FDPE                                         r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y3          FDPE (Prop_fdpe_C_Q)         0.141     0.737 f  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.223     0.960    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/in0[0]
    SLICE_X11Y4          LUT2 (Prop_lut2_I0_O)        0.045     1.005 f  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.271     1.276    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X12Y8          FDPE                                         f  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864     0.864    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        0.862     0.864    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X12Y8          FDPE                                         r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism             -0.233     0.631    
    SLICE_X12Y8          FDPE (Remov_fdpe_C_PRE)     -0.071     0.560    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.560    
                         arrival time                           1.276    
  -------------------------------------------------------------------
                         slack                                  0.716    





