// Seed: 3373643654
module module_0 (
    output tri id_0,
    output tri0 id_1,
    output tri id_2,
    output uwire id_3,
    input tri1 id_4,
    input supply1 id_5,
    input tri0 id_6,
    input wor id_7,
    input wire id_8,
    output tri0 id_9
);
  tri1 id_11;
  assign id_11 = 1'b0;
  wire id_12;
endmodule
module module_1 (
    input wor id_0,
    output supply1 id_1,
    input wor id_2
);
  uwire id_4, id_5;
  assign id_5 = id_0;
  wire id_6, id_7, id_8;
  wire id_9;
  assign id_5 = id_5 == 1;
  module_0(
      id_4, id_1, id_1, id_4, id_4, id_4, id_0, id_0, id_4, id_5
  );
  wand id_10 = id_4;
endmodule
