I 000049 55 1061          1453918688340 Behavior
(_unit VHDL (lab2 0 5(behavior 0 12))
	(_version vc6)
	(_time 1453918688341 2016.01.27 13:18:08)
	(_source (\./../src/lab2.vhd\))
	(_parameters tan)
	(_code b6b1e4e2b1e1e0a5b4e6f5ece6b0b4b5b4b0e5b0b7)
	(_ent
		(_time 1453918688324)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{0~to~17}~12 0 6(_array -1 ((_to i 0 i 17)))))
		(_port (_int SW 0 0 6(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 7(_array -1 ((_to i 0 i 3)))))
		(_port (_int KEY 1 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~17}~122 0 8(_array -1 ((_to i 0 i 17)))))
		(_port (_int LEDR 2 0 8(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~3}~124 0 9(_array -1 ((_to i 0 i 3)))))
		(_port (_int LEDG 3 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment (_alias((LEDR)(SW)))(_trgt(2))(_sens(0)))))
			(line__15(_arch 1 0 15(_assignment (_alias((LEDG)(KEY)))(_trgt(3))(_sens(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . Behavior 2 -1)
)
I 000049 55 1061          1453919388683 Behavior
(_unit VHDL (lab2 0 5(behavior 0 12))
	(_version vc6)
	(_time 1453919388684 2016.01.27 13:29:48)
	(_source (\./../src/lab2.vhd\))
	(_parameters tan)
	(_code 6e3b3c6e3a39387d6c3e2d343e686c6d6c683d686f)
	(_ent
		(_time 1453918688323)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{0~to~17}~12 0 6(_array -1 ((_to i 0 i 17)))))
		(_port (_int SW 0 0 6(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 7(_array -1 ((_to i 0 i 3)))))
		(_port (_int KEY 1 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~17}~122 0 8(_array -1 ((_to i 0 i 17)))))
		(_port (_int LEDR 2 0 8(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~3}~124 0 9(_array -1 ((_to i 0 i 3)))))
		(_port (_int LEDG 3 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment (_alias((LEDR)(SW)))(_trgt(2))(_sens(0)))))
			(line__15(_arch 1 0 15(_assignment (_alias((LEDG)(KEY)))(_trgt(3))(_sens(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . Behavior 2 -1)
)
I 000049 55 1061          1453919755985 Behavior
(_unit VHDL (lab2 0 5(behavior 0 12))
	(_version vc6)
	(_time 1453919755986 2016.01.27 13:35:55)
	(_source (\./../src/lab2.vhd\))
	(_parameters tan)
	(_code 2f2c2f2b7878793c2d7f6c757f292d2c2d297c292e)
	(_ent
		(_time 1453918688323)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{0~to~17}~12 0 6(_array -1 ((_to i 0 i 17)))))
		(_port (_int SW 0 0 6(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 7(_array -1 ((_to i 0 i 3)))))
		(_port (_int KEY 1 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~17}~122 0 8(_array -1 ((_to i 0 i 17)))))
		(_port (_int LEDR 2 0 8(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~3}~124 0 9(_array -1 ((_to i 0 i 3)))))
		(_port (_int LEDG 3 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment (_alias((LEDR)(SW)))(_trgt(2))(_sens(0)))))
			(line__15(_arch 1 0 15(_assignment (_alias((LEDG)(KEY)))(_trgt(3))(_sens(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . Behavior 2 -1)
)
I 000049 55 1061          1453919862671 Behavior
(_unit VHDL (lab2 0 5(behavior 0 12))
	(_version vc6)
	(_time 1453919862672 2016.01.27 13:37:42)
	(_source (\./../src/lab2.vhd\))
	(_parameters tan)
	(_code efbfefbcb8b8b9fcedbfacb5bfe9edecede9bce9ee)
	(_ent
		(_time 1453918688323)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{0~to~17}~12 0 6(_array -1 ((_to i 0 i 17)))))
		(_port (_int SW 0 0 6(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 7(_array -1 ((_to i 0 i 3)))))
		(_port (_int KEY 1 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~17}~122 0 8(_array -1 ((_to i 0 i 17)))))
		(_port (_int LEDR 2 0 8(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~3}~124 0 9(_array -1 ((_to i 0 i 3)))))
		(_port (_int LEDG 3 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment (_alias((LEDR)(SW)))(_trgt(2))(_sens(0)))))
			(line__15(_arch 1 0 15(_assignment (_alias((LEDG)(KEY)))(_trgt(3))(_sens(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . Behavior 2 -1)
)
I 000049 55 2053          1454016730181 Behavior
(_unit VHDL (lab2 0 5(behavior 0 22))
	(_version vc6)
	(_time 1454016730182 2016.01.28 16:32:10)
	(_source (\./../src/lab2.vhd\))
	(_parameters tan)
	(_code e3e6b0b0e1b4b5f0e0eca0b9b3e5e1e0e1e5b0e5e2)
	(_ent
		(_time 1454016730166)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 7(_array -1 ((_to i 0 i 6)))))
		(_port (_int SW 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1 ((_dto i 2 i 0)))))
		(_port (_int KEY 1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~17}~12 0 9(_array -1 ((_to i 0 i 17)))))
		(_port (_int LEDR 2 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~122 0 10(_array -1 ((_dto i 2 i 0)))))
		(_port (_int LEDG 3 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~124 0 11(_array -1 ((_to i 0 i 6)))))
		(_port (_int HEX0 4 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~126 0 12(_array -1 ((_to i 0 i 6)))))
		(_port (_int HEX1 5 0 12(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~128 0 13(_array -1 ((_to i 0 i 6)))))
		(_port (_int HEX2 6 0 13(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~1210 0 14(_array -1 ((_to i 0 i 6)))))
		(_port (_int HEX3 7 0 14(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~1212 0 15(_array -1 ((_to i 0 i 6)))))
		(_port (_int HEX4 8 0 15(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~1214 0 16(_array -1 ((_to i 0 i 6)))))
		(_port (_int HEX5 9 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~1216 0 17(_array -1 ((_to i 0 i 6)))))
		(_port (_int HEX6 10 0 17(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~1218 0 18(_array -1 ((_to i 0 i 6)))))
		(_port (_int HEX7 11 0 18(_ent(_out))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment (_alias((HEX0)(SW)))(_trgt(4))(_sens(0)))))
			(line__25(_arch 1 0 25(_assignment (_alias((LEDG)(KEY)))(_trgt(3))(_sens(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . Behavior 2 -1)
)
I 000049 55 2053          1454017176946 Behavior
(_unit VHDL (lab2 0 5(behavior 0 22))
	(_version vc6)
	(_time 1454017176947 2016.01.28 16:39:36)
	(_source (\./../src/lab2.vhd\))
	(_parameters tan)
	(_code 1016411711474603131f534a401612131216431611)
	(_ent
		(_time 1454016730165)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 7(_array -1 ((_to i 0 i 6)))))
		(_port (_int SW 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1 ((_dto i 2 i 0)))))
		(_port (_int KEY 1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~17}~12 0 9(_array -1 ((_to i 0 i 17)))))
		(_port (_int LEDR 2 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~122 0 10(_array -1 ((_dto i 2 i 0)))))
		(_port (_int LEDG 3 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~124 0 11(_array -1 ((_to i 0 i 6)))))
		(_port (_int HEX0 4 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~126 0 12(_array -1 ((_to i 0 i 6)))))
		(_port (_int HEX1 5 0 12(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~128 0 13(_array -1 ((_to i 0 i 6)))))
		(_port (_int HEX2 6 0 13(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~1210 0 14(_array -1 ((_to i 0 i 6)))))
		(_port (_int HEX3 7 0 14(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~1212 0 15(_array -1 ((_to i 0 i 6)))))
		(_port (_int HEX4 8 0 15(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~1214 0 16(_array -1 ((_to i 0 i 6)))))
		(_port (_int HEX5 9 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~1216 0 17(_array -1 ((_to i 0 i 6)))))
		(_port (_int HEX6 10 0 17(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~1218 0 18(_array -1 ((_to i 0 i 6)))))
		(_port (_int HEX7 11 0 18(_ent(_out))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment (_alias((HEX0)(SW)))(_trgt(4))(_sens(0)))))
			(line__25(_arch 1 0 25(_assignment (_alias((LEDG)(KEY)))(_trgt(3))(_sens(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . Behavior 2 -1)
)
I 000049 55 2053          1454017557986 Behavior
(_unit VHDL (lab2 0 5(behavior 0 22))
	(_version vc6)
	(_time 1454017558000 2016.01.28 16:45:58)
	(_source (\./../src/lab2.vhd\))
	(_parameters tan)
	(_code 97c5c69891c0c1849498d4cdc79195949591c49196)
	(_ent
		(_time 1454016730165)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 7(_array -1 ((_to i 0 i 6)))))
		(_port (_int SW 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1 ((_dto i 2 i 0)))))
		(_port (_int KEY 1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~17}~12 0 9(_array -1 ((_to i 0 i 17)))))
		(_port (_int LEDR 2 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~122 0 10(_array -1 ((_dto i 2 i 0)))))
		(_port (_int LEDG 3 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~124 0 11(_array -1 ((_to i 0 i 6)))))
		(_port (_int HEX0 4 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~126 0 12(_array -1 ((_to i 0 i 6)))))
		(_port (_int HEX1 5 0 12(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~128 0 13(_array -1 ((_to i 0 i 6)))))
		(_port (_int HEX2 6 0 13(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~1210 0 14(_array -1 ((_to i 0 i 6)))))
		(_port (_int HEX3 7 0 14(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~1212 0 15(_array -1 ((_to i 0 i 6)))))
		(_port (_int HEX4 8 0 15(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~1214 0 16(_array -1 ((_to i 0 i 6)))))
		(_port (_int HEX5 9 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~1216 0 17(_array -1 ((_to i 0 i 6)))))
		(_port (_int HEX6 10 0 17(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~1218 0 18(_array -1 ((_to i 0 i 6)))))
		(_port (_int HEX7 11 0 18(_ent(_out))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment (_alias((HEX0)(SW)))(_trgt(4))(_sens(0)))))
			(line__25(_arch 1 0 25(_assignment (_alias((LEDG)(KEY)))(_trgt(3))(_sens(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . Behavior 2 -1)
)
I 000049 55 2192          1454017603019 Behavior
(_unit VHDL (lab2 0 5(behavior 0 22))
	(_version vc6)
	(_time 1454017603020 2016.01.28 16:46:43)
	(_source (\./../src/lab2.vhd\))
	(_parameters tan)
	(_code 6e603f6e3a39387d6d612d343e686c6d6c683d686f)
	(_ent
		(_time 1454017588992)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~8}~12 0 6(_array -1 ((_dto i 15 i 8)))))
		(_port (_int SW_OP_1 0 0 6(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 7(_array -1 ((_to i 0 i 6)))))
		(_port (_int SW_OP_2 1 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1 ((_dto i 2 i 0)))))
		(_port (_int KEY 2 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~17}~12 0 9(_array -1 ((_to i 0 i 17)))))
		(_port (_int LEDR 3 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~122 0 10(_array -1 ((_dto i 2 i 0)))))
		(_port (_int LEDG 4 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~124 0 11(_array -1 ((_to i 0 i 6)))))
		(_port (_int HEX0 5 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~126 0 12(_array -1 ((_to i 0 i 6)))))
		(_port (_int HEX1 6 0 12(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~128 0 13(_array -1 ((_to i 0 i 6)))))
		(_port (_int HEX2 7 0 13(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~1210 0 14(_array -1 ((_to i 0 i 6)))))
		(_port (_int HEX3 8 0 14(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~1212 0 15(_array -1 ((_to i 0 i 6)))))
		(_port (_int HEX4 9 0 15(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~1214 0 16(_array -1 ((_to i 0 i 6)))))
		(_port (_int HEX5 10 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~1216 0 17(_array -1 ((_to i 0 i 6)))))
		(_port (_int HEX6 11 0 17(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~1218 0 18(_array -1 ((_to i 0 i 6)))))
		(_port (_int HEX7 12 0 18(_ent(_out))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment (_alias((HEX0)(SW_OP_2)))(_trgt(5))(_sens(1)))))
			(line__25(_arch 1 0 25(_assignment (_alias((LEDG)(KEY)))(_trgt(4))(_sens(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . Behavior 2 -1)
)
I 000049 55 2270          1454018491593 Behavior
(_unit VHDL (lab2 0 5(behavior 0 22))
	(_version vc6)
	(_time 1454018491594 2016.01.28 17:01:31)
	(_source (\./../src/lab2.vhd\))
	(_parameters tan)
	(_code 7077227171272663737f332a207672737276237671)
	(_ent
		(_time 1454018491591)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~8}~12 0 6(_array -1 ((_dto i 15 i 8)))))
		(_port (_int SW_OP_1 0 0 6(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1 ((_dto i 7 i 0)))))
		(_port (_int SW_OP_2 1 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1 ((_dto i 2 i 0)))))
		(_port (_int KEY 2 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~17}~12 0 9(_array -1 ((_to i 0 i 17)))))
		(_port (_int LEDR 3 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~122 0 10(_array -1 ((_dto i 2 i 0)))))
		(_port (_int LEDG 4 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 11(_array -1 ((_to i 0 i 6)))))
		(_port (_int HEX0 5 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~124 0 12(_array -1 ((_to i 0 i 6)))))
		(_port (_int HEX1 6 0 12(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~126 0 13(_array -1 ((_to i 0 i 6)))))
		(_port (_int HEX2 7 0 13(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~128 0 14(_array -1 ((_to i 0 i 6)))))
		(_port (_int HEX3 8 0 14(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~1210 0 15(_array -1 ((_to i 0 i 6)))))
		(_port (_int HEX4 9 0 15(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~1212 0 16(_array -1 ((_to i 0 i 6)))))
		(_port (_int HEX5 10 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~1214 0 17(_array -1 ((_to i 0 i 6)))))
		(_port (_int HEX6 11 0 17(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~1216 0 18(_array -1 ((_to i 0 i 6)))))
		(_port (_int HEX7 12 0 18(_ent(_out))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment (_trgt(3))(_sens(0(d_15_8))(1(d_7_0)))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavior 1 -1)
)
I 000049 55 2275          1454018626271 Behavior
(_unit VHDL (lab2 0 5(behavior 0 22))
	(_version vc6)
	(_time 1454018626272 2016.01.28 17:03:46)
	(_source (\./../src/lab2.vhd\))
	(_parameters tan)
	(_code 8087858e81d7d693838fc3dad08682838286d38681)
	(_ent
		(_time 1454018626255)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~8}~12 0 6(_array -1 ((_dto i 15 i 8)))))
		(_port (_int SW_OP_1 0 0 6(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1 ((_dto i 7 i 0)))))
		(_port (_int SW_OP_2 1 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1 ((_dto i 2 i 0)))))
		(_port (_int KEY 2 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~122 0 9(_array -1 ((_dto i 7 i 0)))))
		(_port (_int LEDR 3 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~124 0 10(_array -1 ((_dto i 2 i 0)))))
		(_port (_int LEDG 4 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 11(_array -1 ((_to i 0 i 6)))))
		(_port (_int HEX0 5 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~126 0 12(_array -1 ((_to i 0 i 6)))))
		(_port (_int HEX1 6 0 12(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~128 0 13(_array -1 ((_to i 0 i 6)))))
		(_port (_int HEX2 7 0 13(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~1210 0 14(_array -1 ((_to i 0 i 6)))))
		(_port (_int HEX3 8 0 14(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~1212 0 15(_array -1 ((_to i 0 i 6)))))
		(_port (_int HEX4 9 0 15(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~1214 0 16(_array -1 ((_to i 0 i 6)))))
		(_port (_int HEX5 10 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~1216 0 17(_array -1 ((_to i 0 i 6)))))
		(_port (_int HEX6 11 0 17(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~1218 0 18(_array -1 ((_to i 0 i 6)))))
		(_port (_int HEX7 12 0 18(_ent(_out))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment (_trgt(3))(_sens(0(d_15_8))(1(d_7_0)))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavior 1 -1)
)
I 000049 55 2141          1454018948933 Behavior
(_unit VHDL (lab2 0 5(behavior 0 22))
	(_version vc6)
	(_time 1454018948934 2016.01.28 17:09:08)
	(_source (\./../src/lab2.vhd\))
	(_parameters tan)
	(_code e1e7e0b2e1b6b7f2e2eea2bbb1e7e3e2e3e7b2e7e0)
	(_ent
		(_time 1454018948917)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 6(_array -1 ((_dto i 15 i 0)))))
		(_port (_int SW 0 0 6(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1 ((_dto i 2 i 0)))))
		(_port (_int KEY 1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1 ((_dto i 7 i 0)))))
		(_port (_int LEDR 2 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~122 0 10(_array -1 ((_dto i 2 i 0)))))
		(_port (_int LEDG 3 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 11(_array -1 ((_to i 0 i 6)))))
		(_port (_int HEX0 4 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~124 0 12(_array -1 ((_to i 0 i 6)))))
		(_port (_int HEX1 5 0 12(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~126 0 13(_array -1 ((_to i 0 i 6)))))
		(_port (_int HEX2 6 0 13(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~128 0 14(_array -1 ((_to i 0 i 6)))))
		(_port (_int HEX3 7 0 14(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~1210 0 15(_array -1 ((_to i 0 i 6)))))
		(_port (_int HEX4 8 0 15(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~1212 0 16(_array -1 ((_to i 0 i 6)))))
		(_port (_int HEX5 9 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~1214 0 17(_array -1 ((_to i 0 i 6)))))
		(_port (_int HEX6 10 0 17(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~1216 0 18(_array -1 ((_to i 0 i 6)))))
		(_port (_int HEX7 11 0 18(_ent(_out))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment (_trgt(2))(_sens(0(d_7_0))(0(d_15_8)))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavior 1 -1)
)
I 000049 55 2924          1454021306269 Behavior
(_unit VHDL (lab2 0 5(behavior 0 21))
	(_version vc6)
	(_time 1454021306270 2016.01.28 17:48:26)
	(_source (\./../src/lab2.vhd\))
	(_parameters tan)
	(_code 40461742411716534112031a104642434246134641)
	(_ent
		(_time 1454018948916)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 6(_array -1 ((_dto i 15 i 0)))))
		(_port (_int SW 0 0 6(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1 ((_dto i 2 i 0)))))
		(_port (_int KEY 1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1 ((_dto i 7 i 0)))))
		(_port (_int LEDR 2 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~122 0 10(_array -1 ((_dto i 2 i 0)))))
		(_port (_int LEDG 3 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 11(_array -1 ((_to i 0 i 6)))))
		(_port (_int HEX0 4 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~124 0 12(_array -1 ((_to i 0 i 6)))))
		(_port (_int HEX1 5 0 12(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~126 0 13(_array -1 ((_to i 0 i 6)))))
		(_port (_int HEX2 6 0 13(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~128 0 14(_array -1 ((_to i 0 i 6)))))
		(_port (_int HEX3 7 0 14(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~1210 0 15(_array -1 ((_to i 0 i 6)))))
		(_port (_int HEX4 8 0 15(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~1212 0 16(_array -1 ((_to i 0 i 6)))))
		(_port (_int HEX5 9 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~1214 0 17(_array -1 ((_to i 0 i 6)))))
		(_port (_int HEX6 10 0 17(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~1216 0 18(_array -1 ((_to i 0 i 6)))))
		(_port (_int HEX7 11 0 18(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 23(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 23(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 25(_array -1 ((_to i 0 i 6)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 51(_array -1 ((_dto i 3 i 0)))))
		(_var (_int nibble 15 0 51(_prcs 0)))
		(_prcs
			(line__50(_arch 0 0 50(_prcs (_simple)(_trgt(11))(_sens(0(d_15_12)))(_read(0(12))(0(13))(0(14))(0(15))))))
		)
		(_subprogram
			(_int hex_display 1 0 23(_arch(_func -2(_uto))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50463235 197122)
		(50529027 131843)
		(33751810 131586)
		(50463491 197123)
		(50529027 197122)
		(33751810 197378)
		(50528771 197378)
		(50528771 197379)
		(33751811 131586)
		(50529027 197379)
		(50529027 197378)
		(33751811 197379)
		(50528770 197379)
		(50463235 131843)
		(50529026 197123)
		(50463235 197379)
		(33686019 197379)
	)
	(_model . Behavior 2 -1)
)
I 000049 55 3619          1454021503424 Behavior
(_unit VHDL (lab2 0 5(behavior 0 21))
	(_version vc6)
	(_time 1454021503425 2016.01.28 17:51:43)
	(_source (\./../src/lab2.vhd\))
	(_parameters tan)
	(_code 65633065613233766231263f356367666763366364)
	(_ent
		(_time 1454018948916)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 6(_array -1 ((_dto i 15 i 0)))))
		(_port (_int SW 0 0 6(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1 ((_dto i 2 i 0)))))
		(_port (_int KEY 1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1 ((_dto i 7 i 0)))))
		(_port (_int LEDR 2 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~122 0 10(_array -1 ((_dto i 2 i 0)))))
		(_port (_int LEDG 3 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 11(_array -1 ((_to i 0 i 6)))))
		(_port (_int HEX0 4 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~124 0 12(_array -1 ((_to i 0 i 6)))))
		(_port (_int HEX1 5 0 12(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~126 0 13(_array -1 ((_to i 0 i 6)))))
		(_port (_int HEX2 6 0 13(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~128 0 14(_array -1 ((_to i 0 i 6)))))
		(_port (_int HEX3 7 0 14(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~1210 0 15(_array -1 ((_to i 0 i 6)))))
		(_port (_int HEX4 8 0 15(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~1212 0 16(_array -1 ((_to i 0 i 6)))))
		(_port (_int HEX5 9 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~1214 0 17(_array -1 ((_to i 0 i 6)))))
		(_port (_int HEX6 10 0 17(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~1216 0 18(_array -1 ((_to i 0 i 6)))))
		(_port (_int HEX7 11 0 18(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 23(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 23(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 25(_array -1 ((_to i 0 i 6)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 51(_array -1 ((_dto i 3 i 0)))))
		(_var (_int nibble 15 0 51(_prcs 0)))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 61(_array -1 ((_dto i 3 i 0)))))
		(_var (_int nibble 16 0 61(_prcs 1)))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 71(_array -1 ((_dto i 3 i 0)))))
		(_var (_int nibble 17 0 71(_prcs 2)))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1311 0 81(_array -1 ((_dto i 3 i 0)))))
		(_var (_int nibble 18 0 81(_prcs 3)))
		(_prcs
			(line__50(_arch 0 0 50(_prcs (_simple)(_trgt(11))(_sens(0(d_15_12)))(_read(0(12))(0(13))(0(14))(0(15))))))
			(line__60(_arch 1 0 60(_prcs (_simple)(_trgt(10))(_sens(0(d_11_8)))(_read(0(8))(0(9))(0(10))(0(11))))))
			(line__70(_arch 2 0 70(_prcs (_simple)(_trgt(9))(_sens(0(d_7_4)))(_read(0(4))(0(5))(0(6))(0(7))))))
			(line__80(_arch 3 0 80(_prcs (_simple)(_trgt(8))(_sens(0(d_3_0)))(_read(0(0))(0(1))(0(2))(0(3))))))
		)
		(_subprogram
			(_int hex_display 4 0 23(_arch(_func -2(_uto))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50463235 197122)
		(50529027 131843)
		(33751810 131586)
		(50463491 197123)
		(50529027 197122)
		(33751810 197378)
		(50528771 197378)
		(50528771 197379)
		(33751811 131586)
		(50529027 197379)
		(50529027 197378)
		(33751811 197379)
		(50528770 197379)
		(50463235 131843)
		(50529026 197123)
		(50463235 197379)
		(33686019 197379)
	)
	(_model . Behavior 5 -1)
)
I 000049 55 3893          1454021869745 Behavior
(_unit VHDL (lab2 0 5(behavior 0 21))
	(_version vc6)
	(_time 1454021869746 2016.01.28 17:57:49)
	(_source (\./../src/lab2.vhd\))
	(_parameters tan)
	(_code 4d424a4f181a1b5e4a180e171d4b4f4e4f4b1e4b4c)
	(_ent
		(_time 1454018948916)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 6(_array -1 ((_dto i 15 i 0)))))
		(_port (_int SW 0 0 6(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1 ((_dto i 2 i 0)))))
		(_port (_int KEY 1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1 ((_dto i 7 i 0)))))
		(_port (_int LEDR 2 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~122 0 10(_array -1 ((_dto i 2 i 0)))))
		(_port (_int LEDG 3 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 11(_array -1 ((_to i 0 i 6)))))
		(_port (_int HEX0 4 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~124 0 12(_array -1 ((_to i 0 i 6)))))
		(_port (_int HEX1 5 0 12(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~126 0 13(_array -1 ((_to i 0 i 6)))))
		(_port (_int HEX2 6 0 13(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~128 0 14(_array -1 ((_to i 0 i 6)))))
		(_port (_int HEX3 7 0 14(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~1210 0 15(_array -1 ((_to i 0 i 6)))))
		(_port (_int HEX4 8 0 15(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~1212 0 16(_array -1 ((_to i 0 i 6)))))
		(_port (_int HEX5 9 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~1214 0 17(_array -1 ((_to i 0 i 6)))))
		(_port (_int HEX6 10 0 17(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~1216 0 18(_array -1 ((_to i 0 i 6)))))
		(_port (_int HEX7 11 0 18(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 22(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int result 12 0 22(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 24(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 24(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 26(_array -1 ((_to i 0 i 6)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 52(_array -1 ((_dto i 3 i 0)))))
		(_var (_int nibble 16 0 52(_prcs 0)))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 62(_array -1 ((_dto i 3 i 0)))))
		(_var (_int nibble 17 0 62(_prcs 1)))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 72(_array -1 ((_dto i 3 i 0)))))
		(_var (_int nibble 18 0 72(_prcs 2)))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1311 0 82(_array -1 ((_dto i 3 i 0)))))
		(_var (_int nibble 19 0 82(_prcs 3)))
		(_prcs
			(line__51(_arch 0 0 51(_prcs (_simple)(_trgt(11))(_sens(0(d_15_12)))(_read(0(12))(0(13))(0(14))(0(15))))))
			(line__61(_arch 1 0 61(_prcs (_simple)(_trgt(10))(_sens(0(d_11_8)))(_read(0(8))(0(9))(0(10))(0(11))))))
			(line__71(_arch 2 0 71(_prcs (_simple)(_trgt(9))(_sens(0(d_7_4)))(_read(0(4))(0(5))(0(6))(0(7))))))
			(line__81(_arch 3 0 81(_prcs (_simple)(_trgt(8))(_sens(0(d_3_0)))(_read(0(0))(0(1))(0(2))(0(3))))))
			(line__91(_arch 4 0 91(_assignment (_trgt(12))(_sens(0(d_7_0))(0(d_15_8))))))
		)
		(_subprogram
			(_int hex_display 5 0 24(_arch(_func -2(_uto))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50463235 197122)
		(50529027 131843)
		(33751810 131586)
		(50463491 197123)
		(50529027 197122)
		(33751810 197378)
		(50528771 197378)
		(50528771 197379)
		(33751811 131586)
		(50529027 197379)
		(50529027 197378)
		(33751811 197379)
		(50528770 197379)
		(50463235 131843)
		(50529026 197123)
		(50463235 197379)
		(33686019 197379)
	)
	(_model . Behavior 6 -1)
)
I 000049 55 4181          1454022109824 Behavior
(_unit VHDL (lab2 0 5(behavior 0 21))
	(_version vc6)
	(_time 1454022109825 2016.01.28 18:01:49)
	(_source (\./../src/lab2.vhd\))
	(_parameters tan)
	(_code 1b194f1c484c4d081f1f58414b1d1918191d481d1a)
	(_ent
		(_time 1454018948916)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 6(_array -1 ((_dto i 15 i 0)))))
		(_port (_int SW 0 0 6(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1 ((_dto i 2 i 0)))))
		(_port (_int KEY 1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1 ((_dto i 7 i 0)))))
		(_port (_int LEDR 2 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~122 0 10(_array -1 ((_dto i 2 i 0)))))
		(_port (_int LEDG 3 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 11(_array -1 ((_to i 0 i 6)))))
		(_port (_int HEX0 4 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~124 0 12(_array -1 ((_to i 0 i 6)))))
		(_port (_int HEX1 5 0 12(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~126 0 13(_array -1 ((_to i 0 i 6)))))
		(_port (_int HEX2 6 0 13(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~128 0 14(_array -1 ((_to i 0 i 6)))))
		(_port (_int HEX3 7 0 14(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~1210 0 15(_array -1 ((_to i 0 i 6)))))
		(_port (_int HEX4 8 0 15(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~1212 0 16(_array -1 ((_to i 0 i 6)))))
		(_port (_int HEX5 9 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~1214 0 17(_array -1 ((_to i 0 i 6)))))
		(_port (_int HEX6 10 0 17(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~1216 0 18(_array -1 ((_to i 0 i 6)))))
		(_port (_int HEX7 11 0 18(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 22(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int result 12 0 22(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 24(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 24(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 26(_array -1 ((_to i 0 i 6)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 52(_array -1 ((_dto i 3 i 0)))))
		(_var (_int nibble 16 0 52(_prcs 0)))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 62(_array -1 ((_dto i 3 i 0)))))
		(_var (_int nibble 17 0 62(_prcs 1)))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 72(_array -1 ((_dto i 3 i 0)))))
		(_var (_int nibble 18 0 72(_prcs 2)))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1311 0 82(_array -1 ((_dto i 3 i 0)))))
		(_var (_int nibble 19 0 82(_prcs 3)))
		(_prcs
			(line__51(_arch 0 0 51(_prcs (_simple)(_trgt(11))(_sens(0(d_15_12)))(_read(0(12))(0(13))(0(14))(0(15))))))
			(line__61(_arch 1 0 61(_prcs (_simple)(_trgt(10))(_sens(0(d_11_8)))(_read(0(8))(0(9))(0(10))(0(11))))))
			(line__71(_arch 2 0 71(_prcs (_simple)(_trgt(9))(_sens(0(d_7_4)))(_read(0(4))(0(5))(0(6))(0(7))))))
			(line__81(_arch 3 0 81(_prcs (_simple)(_trgt(8))(_sens(0(d_3_0)))(_read(0(0))(0(1))(0(2))(0(3))))))
			(line__91(_arch 4 0 91(_assignment (_trgt(12))(_sens(0(d_7_0))(0(d_15_8))))))
			(line__93(_arch 5 0 93(_assignment (_trgt(7))(_sens(12(d_15_12))))))
			(line__94(_arch 6 0 94(_assignment (_trgt(6))(_sens(12(d_11_8))))))
			(line__95(_arch 7 0 95(_assignment (_trgt(5))(_sens(12(d_7_4))))))
			(line__96(_arch 8 0 96(_assignment (_trgt(4))(_sens(12(d_3_0))))))
		)
		(_subprogram
			(_int hex_display 9 0 24(_arch(_func -2(_uto))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50463235 197122)
		(50529027 131843)
		(33751810 131586)
		(50463491 197123)
		(50529027 197122)
		(33751810 197378)
		(50528771 197378)
		(50528771 197379)
		(33751811 131586)
		(50529027 197379)
		(50529027 197378)
		(33751811 197379)
		(50528770 197379)
		(50463235 131843)
		(50529026 197123)
		(50463235 197379)
		(33686019 197379)
	)
	(_model . Behavior 10 -1)
)
V 000049 55 4204          1454022647989 Behavior
(_unit VHDL (lab2 0 5(behavior 0 21))
	(_version vc6)
	(_time 1454022647990 2016.01.28 18:10:47)
	(_source (\./../src/lab2.vhd\))
	(_parameters tan)
	(_code 57565054510001445353140d075155545551045156)
	(_ent
		(_time 1454018948916)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 6(_array -1 ((_dto i 15 i 0)))))
		(_port (_int SW 0 0 6(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1 ((_dto i 2 i 0)))))
		(_port (_int KEY 1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1 ((_dto i 7 i 0)))))
		(_port (_int LEDR 2 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~122 0 10(_array -1 ((_dto i 2 i 0)))))
		(_port (_int LEDG 3 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 11(_array -1 ((_to i 0 i 6)))))
		(_port (_int HEX0 4 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~124 0 12(_array -1 ((_to i 0 i 6)))))
		(_port (_int HEX1 5 0 12(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~126 0 13(_array -1 ((_to i 0 i 6)))))
		(_port (_int HEX2 6 0 13(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~128 0 14(_array -1 ((_to i 0 i 6)))))
		(_port (_int HEX3 7 0 14(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~1210 0 15(_array -1 ((_to i 0 i 6)))))
		(_port (_int HEX4 8 0 15(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~1212 0 16(_array -1 ((_to i 0 i 6)))))
		(_port (_int HEX5 9 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~1214 0 17(_array -1 ((_to i 0 i 6)))))
		(_port (_int HEX6 10 0 17(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~1216 0 18(_array -1 ((_to i 0 i 6)))))
		(_port (_int HEX7 11 0 18(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 22(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int result 12 0 22(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 24(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 24(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 26(_array -1 ((_to i 0 i 6)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 52(_array -1 ((_dto i 3 i 0)))))
		(_var (_int nibble 16 0 52(_prcs 0)))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 62(_array -1 ((_dto i 3 i 0)))))
		(_var (_int nibble 17 0 62(_prcs 1)))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 72(_array -1 ((_dto i 3 i 0)))))
		(_var (_int nibble 18 0 72(_prcs 2)))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1311 0 82(_array -1 ((_dto i 3 i 0)))))
		(_var (_int nibble 19 0 82(_prcs 3)))
		(_prcs
			(line__51(_arch 0 0 51(_prcs (_simple)(_trgt(11))(_sens(0(d_15_12)))(_read(0(12))(0(13))(0(14))(0(15))))))
			(line__61(_arch 1 0 61(_prcs (_simple)(_trgt(10))(_sens(0(d_11_8)))(_read(0(8))(0(9))(0(10))(0(11))))))
			(line__71(_arch 2 0 71(_prcs (_simple)(_trgt(9))(_sens(0(d_7_4)))(_read(0(4))(0(5))(0(6))(0(7))))))
			(line__81(_arch 3 0 81(_prcs (_simple)(_trgt(8))(_sens(0(d_3_0)))(_read(0(0))(0(1))(0(2))(0(3))))))
			(line__91(_arch 4 0 91(_assignment (_trgt(12))(_sens(0(d_7_0))(0(d_15_8))))))
			(line__93(_arch 5 0 93(_assignment (_trgt(7))(_sens(12(d_15_12))))))
			(line__94(_arch 6 0 94(_assignment (_trgt(6))(_sens(12(d_11_8))))))
			(line__95(_arch 7 0 95(_assignment (_trgt(5))(_sens(12(d_7_4))))))
			(line__96(_arch 8 0 96(_assignment (_trgt(4))(_sens(12(d_3_0))))))
		)
		(_subprogram
			(_int hex_display 9 0 24(_arch(_func -2(_uto))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018)
		(50463235 197122)
		(50529027 131843)
		(33751810 131586)
		(50463491 197123)
		(50529027 197122)
		(33751810 197378)
		(50528771 197378)
		(50528771 197379)
		(33751811 131586)
		(50529027 197379)
		(50529027 197378)
		(33751811 197379)
		(50528770 197379)
		(50463235 131843)
		(50529026 197123)
		(50463235 197379)
		(33686019 197379)
	)
	(_model . Behavior 10 -1)
)
I 000049 55 4206          1454023044497 Behavior
(_unit VHDL (lab2_2 0 5(behavior 0 21))
	(_version vc6)
	(_time 1454023044498 2016.01.28 18:17:24)
	(_source (\./../src/lab2_2.vhd\))
	(_parameters tan)
	(_code 2b25292f787c7d382f2f6d74782d782d2a2d292829)
	(_ent
		(_time 1454023044495)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 6(_array -1 ((_dto i 15 i 0)))))
		(_port (_int SW 0 0 6(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1 ((_dto i 2 i 0)))))
		(_port (_int KEY 1 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1 ((_dto i 7 i 0)))))
		(_port (_int LEDR 2 0 8(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~122 0 9(_array -1 ((_dto i 2 i 0)))))
		(_port (_int LEDG 3 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 10(_array -1 ((_to i 0 i 6)))))
		(_port (_int HEX0 4 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~124 0 11(_array -1 ((_to i 0 i 6)))))
		(_port (_int HEX1 5 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~126 0 12(_array -1 ((_to i 0 i 6)))))
		(_port (_int HEX2 6 0 12(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~128 0 13(_array -1 ((_to i 0 i 6)))))
		(_port (_int HEX3 7 0 13(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~1210 0 14(_array -1 ((_to i 0 i 6)))))
		(_port (_int HEX4 8 0 14(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~1212 0 15(_array -1 ((_to i 0 i 6)))))
		(_port (_int HEX5 9 0 15(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~1214 0 16(_array -1 ((_to i 0 i 6)))))
		(_port (_int HEX6 10 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~1216 0 17(_array -1 ((_to i 0 i 6)))))
		(_port (_int HEX7 11 0 17(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 22(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int result 12 0 22(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 24(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 24(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 26(_array -1 ((_to i 0 i 6)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 52(_array -1 ((_dto i 3 i 0)))))
		(_var (_int nibble 16 0 52(_prcs 0)))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 62(_array -1 ((_dto i 3 i 0)))))
		(_var (_int nibble 17 0 62(_prcs 1)))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 72(_array -1 ((_dto i 3 i 0)))))
		(_var (_int nibble 18 0 72(_prcs 2)))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1311 0 82(_array -1 ((_dto i 3 i 0)))))
		(_var (_int nibble 19 0 82(_prcs 3)))
		(_prcs
			(line__51(_arch 0 0 51(_prcs (_simple)(_trgt(11))(_sens(0(d_15_12)))(_read(0(12))(0(13))(0(14))(0(15))))))
			(line__61(_arch 1 0 61(_prcs (_simple)(_trgt(10))(_sens(0(d_11_8)))(_read(0(8))(0(9))(0(10))(0(11))))))
			(line__71(_arch 2 0 71(_prcs (_simple)(_trgt(9))(_sens(0(d_7_4)))(_read(0(4))(0(5))(0(6))(0(7))))))
			(line__81(_arch 3 0 81(_prcs (_simple)(_trgt(8))(_sens(0(d_3_0)))(_read(0(0))(0(1))(0(2))(0(3))))))
			(line__91(_arch 4 0 91(_assignment (_trgt(12))(_sens(0(d_7_0))(0(d_15_8))))))
			(line__93(_arch 5 0 93(_assignment (_trgt(7))(_sens(12(d_15_12))))))
			(line__94(_arch 6 0 94(_assignment (_trgt(6))(_sens(12(d_11_8))))))
			(line__95(_arch 7 0 95(_assignment (_trgt(5))(_sens(12(d_7_4))))))
			(line__96(_arch 8 0 96(_assignment (_trgt(4))(_sens(12(d_3_0))))))
		)
		(_subprogram
			(_int hex_display 9 0 24(_arch(_func -2(_uto))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018)
		(50463235 197122)
		(50529027 131843)
		(33751810 131586)
		(50463491 197123)
		(50529027 197122)
		(33751810 197378)
		(50528771 197378)
		(50528771 197379)
		(33751811 131586)
		(50529027 197379)
		(50529027 197378)
		(33751811 197379)
		(50528770 197379)
		(50463235 131843)
		(50529026 197123)
		(50463235 197379)
		(33686019 197379)
	)
	(_model . Behavior 10 -1)
)
I 000049 55 1068          1454023142887 Behavior
(_unit VHDL (lab2_1 0 5(behavior 0 12))
	(_version vc6)
	(_time 1454023142888 2016.01.28 18:19:02)
	(_source (\./../src/lab2part1.vhd\))
	(_parameters tan)
	(_code 9197939e91c6c78293c2d7cec197c2979097939293)
	(_ent
		(_time 1454023142855)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{0~to~17}~12 0 6(_array -1 ((_to i 0 i 17)))))
		(_port (_int SW 0 0 6(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 7(_array -1 ((_to i 0 i 3)))))
		(_port (_int KEY 1 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~17}~122 0 8(_array -1 ((_to i 0 i 17)))))
		(_port (_int LEDR 2 0 8(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~3}~124 0 9(_array -1 ((_to i 0 i 3)))))
		(_port (_int LEDG 3 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment (_alias((LEDR)(SW)))(_trgt(2))(_sens(0)))))
			(line__15(_arch 1 0 15(_assignment (_alias((LEDG)(KEY)))(_trgt(3))(_sens(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . Behavior 2 -1)
)
I 000049 55 4206          1454023157416 Behavior
(_unit VHDL (lab2_2 0 5(behavior 0 21))
	(_version vc6)
	(_time 1454023157417 2016.01.28 18:19:17)
	(_source (\./../src/lab2_2.vhd\))
	(_parameters tan)
	(_code 45471547411213564141031a164316434443474647)
	(_ent
		(_time 1454023044494)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 6(_array -1 ((_dto i 15 i 0)))))
		(_port (_int SW 0 0 6(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1 ((_dto i 2 i 0)))))
		(_port (_int KEY 1 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1 ((_dto i 7 i 0)))))
		(_port (_int LEDR 2 0 8(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~122 0 9(_array -1 ((_dto i 2 i 0)))))
		(_port (_int LEDG 3 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 10(_array -1 ((_to i 0 i 6)))))
		(_port (_int HEX0 4 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~124 0 11(_array -1 ((_to i 0 i 6)))))
		(_port (_int HEX1 5 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~126 0 12(_array -1 ((_to i 0 i 6)))))
		(_port (_int HEX2 6 0 12(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~128 0 13(_array -1 ((_to i 0 i 6)))))
		(_port (_int HEX3 7 0 13(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~1210 0 14(_array -1 ((_to i 0 i 6)))))
		(_port (_int HEX4 8 0 14(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~1212 0 15(_array -1 ((_to i 0 i 6)))))
		(_port (_int HEX5 9 0 15(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~1214 0 16(_array -1 ((_to i 0 i 6)))))
		(_port (_int HEX6 10 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~1216 0 17(_array -1 ((_to i 0 i 6)))))
		(_port (_int HEX7 11 0 17(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 22(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int result 12 0 22(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 24(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 24(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 26(_array -1 ((_to i 0 i 6)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 52(_array -1 ((_dto i 3 i 0)))))
		(_var (_int nibble 16 0 52(_prcs 0)))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 62(_array -1 ((_dto i 3 i 0)))))
		(_var (_int nibble 17 0 62(_prcs 1)))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 72(_array -1 ((_dto i 3 i 0)))))
		(_var (_int nibble 18 0 72(_prcs 2)))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1311 0 82(_array -1 ((_dto i 3 i 0)))))
		(_var (_int nibble 19 0 82(_prcs 3)))
		(_prcs
			(line__51(_arch 0 0 51(_prcs (_simple)(_trgt(11))(_sens(0(d_15_12)))(_read(0(12))(0(13))(0(14))(0(15))))))
			(line__61(_arch 1 0 61(_prcs (_simple)(_trgt(10))(_sens(0(d_11_8)))(_read(0(8))(0(9))(0(10))(0(11))))))
			(line__71(_arch 2 0 71(_prcs (_simple)(_trgt(9))(_sens(0(d_7_4)))(_read(0(4))(0(5))(0(6))(0(7))))))
			(line__81(_arch 3 0 81(_prcs (_simple)(_trgt(8))(_sens(0(d_3_0)))(_read(0(0))(0(1))(0(2))(0(3))))))
			(line__91(_arch 4 0 91(_assignment (_trgt(12))(_sens(0(d_7_0))(0(d_15_8))))))
			(line__93(_arch 5 0 93(_assignment (_trgt(7))(_sens(12(d_15_12))))))
			(line__94(_arch 6 0 94(_assignment (_trgt(6))(_sens(12(d_11_8))))))
			(line__95(_arch 7 0 95(_assignment (_trgt(5))(_sens(12(d_7_4))))))
			(line__96(_arch 8 0 96(_assignment (_trgt(4))(_sens(12(d_3_0))))))
		)
		(_subprogram
			(_int hex_display 9 0 24(_arch(_func -2(_uto))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018)
		(50463235 197122)
		(50529027 131843)
		(33751810 131586)
		(50463491 197123)
		(50529027 197122)
		(33751810 197378)
		(50528771 197378)
		(50528771 197379)
		(33751811 131586)
		(50529027 197379)
		(50529027 197378)
		(33751811 197379)
		(50528770 197379)
		(50463235 131843)
		(50529026 197123)
		(50463235 197379)
		(33686019 197379)
	)
	(_model . Behavior 10 -1)
)
I 000049 55 4206          1454023157508 Behavior
(_unit VHDL (lab2_3 0 5(behavior 0 21))
	(_version vc6)
	(_time 1454023157509 2016.01.28 18:19:17)
	(_source (\./../src/lab2_3.vhd\))
	(_parameters tan)
	(_code a3a1f3f4a1f4f5b0a7a7e5fcf1a5f0a5a2a5a1a0a1)
	(_ent
		(_time 1454023157492)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 6(_array -1 ((_dto i 15 i 0)))))
		(_port (_int SW 0 0 6(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1 ((_dto i 2 i 0)))))
		(_port (_int KEY 1 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1 ((_dto i 7 i 0)))))
		(_port (_int LEDR 2 0 8(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~122 0 9(_array -1 ((_dto i 2 i 0)))))
		(_port (_int LEDG 3 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 10(_array -1 ((_to i 0 i 6)))))
		(_port (_int HEX0 4 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~124 0 11(_array -1 ((_to i 0 i 6)))))
		(_port (_int HEX1 5 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~126 0 12(_array -1 ((_to i 0 i 6)))))
		(_port (_int HEX2 6 0 12(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~128 0 13(_array -1 ((_to i 0 i 6)))))
		(_port (_int HEX3 7 0 13(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~1210 0 14(_array -1 ((_to i 0 i 6)))))
		(_port (_int HEX4 8 0 14(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~1212 0 15(_array -1 ((_to i 0 i 6)))))
		(_port (_int HEX5 9 0 15(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~1214 0 16(_array -1 ((_to i 0 i 6)))))
		(_port (_int HEX6 10 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~1216 0 17(_array -1 ((_to i 0 i 6)))))
		(_port (_int HEX7 11 0 17(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 22(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int result 12 0 22(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 24(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 24(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 26(_array -1 ((_to i 0 i 6)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 52(_array -1 ((_dto i 3 i 0)))))
		(_var (_int nibble 16 0 52(_prcs 0)))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 62(_array -1 ((_dto i 3 i 0)))))
		(_var (_int nibble 17 0 62(_prcs 1)))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 72(_array -1 ((_dto i 3 i 0)))))
		(_var (_int nibble 18 0 72(_prcs 2)))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1311 0 82(_array -1 ((_dto i 3 i 0)))))
		(_var (_int nibble 19 0 82(_prcs 3)))
		(_prcs
			(line__51(_arch 0 0 51(_prcs (_simple)(_trgt(11))(_sens(0(d_15_12)))(_read(0(12))(0(13))(0(14))(0(15))))))
			(line__61(_arch 1 0 61(_prcs (_simple)(_trgt(10))(_sens(0(d_11_8)))(_read(0(8))(0(9))(0(10))(0(11))))))
			(line__71(_arch 2 0 71(_prcs (_simple)(_trgt(9))(_sens(0(d_7_4)))(_read(0(4))(0(5))(0(6))(0(7))))))
			(line__81(_arch 3 0 81(_prcs (_simple)(_trgt(8))(_sens(0(d_3_0)))(_read(0(0))(0(1))(0(2))(0(3))))))
			(line__91(_arch 4 0 91(_assignment (_trgt(12))(_sens(0(d_7_0))(0(d_15_8))))))
			(line__93(_arch 5 0 93(_assignment (_trgt(7))(_sens(12(d_15_12))))))
			(line__94(_arch 6 0 94(_assignment (_trgt(6))(_sens(12(d_11_8))))))
			(line__95(_arch 7 0 95(_assignment (_trgt(5))(_sens(12(d_7_4))))))
			(line__96(_arch 8 0 96(_assignment (_trgt(4))(_sens(12(d_3_0))))))
		)
		(_subprogram
			(_int hex_display 9 0 24(_arch(_func -2(_uto))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018)
		(50463235 197122)
		(50529027 131843)
		(33751810 131586)
		(50463491 197123)
		(50529027 197122)
		(33751810 197378)
		(50528771 197378)
		(50528771 197379)
		(33751811 131586)
		(50529027 197379)
		(50529027 197378)
		(33751811 197379)
		(50528770 197379)
		(50463235 131843)
		(50529026 197123)
		(50463235 197379)
		(33686019 197379)
	)
	(_model . Behavior 10 -1)
)
I 000049 55 1068          1454023157573 Behavior
(_unit VHDL (lab2_1 0 5(behavior 0 12))
	(_version vc6)
	(_time 1454023157574 2016.01.28 18:19:17)
	(_source (\./../src/lab2part1.vhd\))
	(_parameters tan)
	(_code e1e3b1b2e1b6b7f2e3b2a7beb1e7b2e7e0e7e3e2e3)
	(_ent
		(_time 1454023142854)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{0~to~17}~12 0 6(_array -1 ((_to i 0 i 17)))))
		(_port (_int SW 0 0 6(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 7(_array -1 ((_to i 0 i 3)))))
		(_port (_int KEY 1 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~17}~122 0 8(_array -1 ((_to i 0 i 17)))))
		(_port (_int LEDR 2 0 8(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~3}~124 0 9(_array -1 ((_to i 0 i 3)))))
		(_port (_int LEDG 3 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment (_alias((LEDR)(SW)))(_trgt(2))(_sens(0)))))
			(line__15(_arch 1 0 15(_assignment (_alias((LEDG)(KEY)))(_trgt(3))(_sens(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . Behavior 2 -1)
)
V 000049 55 4206          1454023161249 Behavior
(_unit VHDL (lab2_2 0 5(behavior 0 21))
	(_version vc6)
	(_time 1454023161250 2016.01.28 18:19:21)
	(_source (\./../src/lab2_2.vhd\))
	(_parameters tan)
	(_code 494a184b411e1f5a4d4d0f161a4f1a4f484f4b4a4b)
	(_ent
		(_time 1454023044494)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 6(_array -1 ((_dto i 15 i 0)))))
		(_port (_int SW 0 0 6(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1 ((_dto i 2 i 0)))))
		(_port (_int KEY 1 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1 ((_dto i 7 i 0)))))
		(_port (_int LEDR 2 0 8(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~122 0 9(_array -1 ((_dto i 2 i 0)))))
		(_port (_int LEDG 3 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 10(_array -1 ((_to i 0 i 6)))))
		(_port (_int HEX0 4 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~124 0 11(_array -1 ((_to i 0 i 6)))))
		(_port (_int HEX1 5 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~126 0 12(_array -1 ((_to i 0 i 6)))))
		(_port (_int HEX2 6 0 12(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~128 0 13(_array -1 ((_to i 0 i 6)))))
		(_port (_int HEX3 7 0 13(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~1210 0 14(_array -1 ((_to i 0 i 6)))))
		(_port (_int HEX4 8 0 14(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~1212 0 15(_array -1 ((_to i 0 i 6)))))
		(_port (_int HEX5 9 0 15(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~1214 0 16(_array -1 ((_to i 0 i 6)))))
		(_port (_int HEX6 10 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~1216 0 17(_array -1 ((_to i 0 i 6)))))
		(_port (_int HEX7 11 0 17(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 22(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int result 12 0 22(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 24(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 24(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 26(_array -1 ((_to i 0 i 6)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 52(_array -1 ((_dto i 3 i 0)))))
		(_var (_int nibble 16 0 52(_prcs 0)))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 62(_array -1 ((_dto i 3 i 0)))))
		(_var (_int nibble 17 0 62(_prcs 1)))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 72(_array -1 ((_dto i 3 i 0)))))
		(_var (_int nibble 18 0 72(_prcs 2)))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1311 0 82(_array -1 ((_dto i 3 i 0)))))
		(_var (_int nibble 19 0 82(_prcs 3)))
		(_prcs
			(line__51(_arch 0 0 51(_prcs (_simple)(_trgt(11))(_sens(0(d_15_12)))(_read(0(12))(0(13))(0(14))(0(15))))))
			(line__61(_arch 1 0 61(_prcs (_simple)(_trgt(10))(_sens(0(d_11_8)))(_read(0(8))(0(9))(0(10))(0(11))))))
			(line__71(_arch 2 0 71(_prcs (_simple)(_trgt(9))(_sens(0(d_7_4)))(_read(0(4))(0(5))(0(6))(0(7))))))
			(line__81(_arch 3 0 81(_prcs (_simple)(_trgt(8))(_sens(0(d_3_0)))(_read(0(0))(0(1))(0(2))(0(3))))))
			(line__91(_arch 4 0 91(_assignment (_trgt(12))(_sens(0(d_7_0))(0(d_15_8))))))
			(line__93(_arch 5 0 93(_assignment (_trgt(7))(_sens(12(d_15_12))))))
			(line__94(_arch 6 0 94(_assignment (_trgt(6))(_sens(12(d_11_8))))))
			(line__95(_arch 7 0 95(_assignment (_trgt(5))(_sens(12(d_7_4))))))
			(line__96(_arch 8 0 96(_assignment (_trgt(4))(_sens(12(d_3_0))))))
		)
		(_subprogram
			(_int hex_display 9 0 24(_arch(_func -2(_uto))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018)
		(50463235 197122)
		(50529027 131843)
		(33751810 131586)
		(50463491 197123)
		(50529027 197122)
		(33751810 197378)
		(50528771 197378)
		(50528771 197379)
		(33751811 131586)
		(50529027 197379)
		(50529027 197378)
		(33751811 197379)
		(50528770 197379)
		(50463235 131843)
		(50529026 197123)
		(50463235 197379)
		(33686019 197379)
	)
	(_model . Behavior 10 -1)
)
I 000049 55 4206          1454023161314 Behavior
(_unit VHDL (lab2_3 0 5(behavior 0 21))
	(_version vc6)
	(_time 1454023161315 2016.01.28 18:19:21)
	(_source (\./../src/lab2_3.vhd\))
	(_parameters tan)
	(_code 8784d68981d0d1948383c1d8d581d4818681858485)
	(_ent
		(_time 1454023157491)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 6(_array -1 ((_dto i 15 i 0)))))
		(_port (_int SW 0 0 6(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1 ((_dto i 2 i 0)))))
		(_port (_int KEY 1 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1 ((_dto i 7 i 0)))))
		(_port (_int LEDR 2 0 8(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~122 0 9(_array -1 ((_dto i 2 i 0)))))
		(_port (_int LEDG 3 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 10(_array -1 ((_to i 0 i 6)))))
		(_port (_int HEX0 4 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~124 0 11(_array -1 ((_to i 0 i 6)))))
		(_port (_int HEX1 5 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~126 0 12(_array -1 ((_to i 0 i 6)))))
		(_port (_int HEX2 6 0 12(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~128 0 13(_array -1 ((_to i 0 i 6)))))
		(_port (_int HEX3 7 0 13(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~1210 0 14(_array -1 ((_to i 0 i 6)))))
		(_port (_int HEX4 8 0 14(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~1212 0 15(_array -1 ((_to i 0 i 6)))))
		(_port (_int HEX5 9 0 15(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~1214 0 16(_array -1 ((_to i 0 i 6)))))
		(_port (_int HEX6 10 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~1216 0 17(_array -1 ((_to i 0 i 6)))))
		(_port (_int HEX7 11 0 17(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 22(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int result 12 0 22(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 24(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 24(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 26(_array -1 ((_to i 0 i 6)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 52(_array -1 ((_dto i 3 i 0)))))
		(_var (_int nibble 16 0 52(_prcs 0)))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 62(_array -1 ((_dto i 3 i 0)))))
		(_var (_int nibble 17 0 62(_prcs 1)))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 72(_array -1 ((_dto i 3 i 0)))))
		(_var (_int nibble 18 0 72(_prcs 2)))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1311 0 82(_array -1 ((_dto i 3 i 0)))))
		(_var (_int nibble 19 0 82(_prcs 3)))
		(_prcs
			(line__51(_arch 0 0 51(_prcs (_simple)(_trgt(11))(_sens(0(d_15_12)))(_read(0(12))(0(13))(0(14))(0(15))))))
			(line__61(_arch 1 0 61(_prcs (_simple)(_trgt(10))(_sens(0(d_11_8)))(_read(0(8))(0(9))(0(10))(0(11))))))
			(line__71(_arch 2 0 71(_prcs (_simple)(_trgt(9))(_sens(0(d_7_4)))(_read(0(4))(0(5))(0(6))(0(7))))))
			(line__81(_arch 3 0 81(_prcs (_simple)(_trgt(8))(_sens(0(d_3_0)))(_read(0(0))(0(1))(0(2))(0(3))))))
			(line__91(_arch 4 0 91(_assignment (_trgt(12))(_sens(0(d_7_0))(0(d_15_8))))))
			(line__93(_arch 5 0 93(_assignment (_trgt(7))(_sens(12(d_15_12))))))
			(line__94(_arch 6 0 94(_assignment (_trgt(6))(_sens(12(d_11_8))))))
			(line__95(_arch 7 0 95(_assignment (_trgt(5))(_sens(12(d_7_4))))))
			(line__96(_arch 8 0 96(_assignment (_trgt(4))(_sens(12(d_3_0))))))
		)
		(_subprogram
			(_int hex_display 9 0 24(_arch(_func -2(_uto))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018)
		(50463235 197122)
		(50529027 131843)
		(33751810 131586)
		(50463491 197123)
		(50529027 197122)
		(33751810 197378)
		(50528771 197378)
		(50528771 197379)
		(33751811 131586)
		(50529027 197379)
		(50529027 197378)
		(33751811 197379)
		(50528770 197379)
		(50463235 131843)
		(50529026 197123)
		(50463235 197379)
		(33686019 197379)
	)
	(_model . Behavior 10 -1)
)
I 000049 55 1068          1454023161376 Behavior
(_unit VHDL (lab2_1 0 5(behavior 0 12))
	(_version vc6)
	(_time 1454023161377 2016.01.28 18:19:21)
	(_source (\./../src/lab2part1.vhd\))
	(_parameters tan)
	(_code c6c59793c19190d5c495809996c095c0c7c0c4c5c4)
	(_ent
		(_time 1454023142854)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{0~to~17}~12 0 6(_array -1 ((_to i 0 i 17)))))
		(_port (_int SW 0 0 6(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 7(_array -1 ((_to i 0 i 3)))))
		(_port (_int KEY 1 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~17}~122 0 8(_array -1 ((_to i 0 i 17)))))
		(_port (_int LEDR 2 0 8(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~3}~124 0 9(_array -1 ((_to i 0 i 3)))))
		(_port (_int LEDG 3 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment (_alias((LEDR)(SW)))(_trgt(2))(_sens(0)))))
			(line__15(_arch 1 0 15(_assignment (_alias((LEDG)(KEY)))(_trgt(3))(_sens(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . Behavior 2 -1)
)
I 000049 55 4281          1454023788751 Behavior
(_unit VHDL (lab2_3 0 5(behavior 0 21))
	(_version vc6)
	(_time 1454023788752 2016.01.28 18:29:48)
	(_source (\./../src/lab2_3.vhd\))
	(_parameters tan)
	(_code 75262374712223667079332a277326737473777677)
	(_ent
		(_time 1454023157491)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 6(_array -1 ((_dto i 15 i 0)))))
		(_port (_int SW 0 0 6(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1 ((_dto i 2 i 0)))))
		(_port (_int KEY 1 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1 ((_dto i 7 i 0)))))
		(_port (_int LEDR 2 0 8(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~122 0 9(_array -1 ((_dto i 2 i 0)))))
		(_port (_int LEDG 3 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 10(_array -1 ((_to i 0 i 6)))))
		(_port (_int HEX0 4 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~124 0 11(_array -1 ((_to i 0 i 6)))))
		(_port (_int HEX1 5 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~126 0 12(_array -1 ((_to i 0 i 6)))))
		(_port (_int HEX2 6 0 12(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~128 0 13(_array -1 ((_to i 0 i 6)))))
		(_port (_int HEX3 7 0 13(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~1210 0 14(_array -1 ((_to i 0 i 6)))))
		(_port (_int HEX4 8 0 14(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~1212 0 15(_array -1 ((_to i 0 i 6)))))
		(_port (_int HEX5 9 0 15(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~1214 0 16(_array -1 ((_to i 0 i 6)))))
		(_port (_int HEX6 10 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~1216 0 17(_array -1 ((_to i 0 i 6)))))
		(_port (_int HEX7 11 0 17(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 22(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int result 12 0 22(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 24(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 24(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 26(_array -1 ((_to i 0 i 6)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 52(_array -1 ((_dto i 3 i 0)))))
		(_var (_int nibble 16 0 52(_prcs 0)))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 62(_array -1 ((_dto i 3 i 0)))))
		(_var (_int nibble 17 0 62(_prcs 1)))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 72(_array -1 ((_dto i 3 i 0)))))
		(_var (_int nibble 18 0 72(_prcs 2)))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1311 0 82(_array -1 ((_dto i 3 i 0)))))
		(_var (_int nibble 19 0 82(_prcs 3)))
		(_prcs
			(line__51(_arch 0 0 51(_prcs (_simple)(_trgt(11))(_sens(0(d_15_12)))(_read(0(12))(0(13))(0(14))(0(15))))))
			(line__61(_arch 1 0 61(_prcs (_simple)(_trgt(10))(_sens(0(d_11_8)))(_read(0(8))(0(9))(0(10))(0(11))))))
			(line__71(_arch 2 0 71(_prcs (_simple)(_trgt(9))(_sens(0(d_7_4)))(_read(0(4))(0(5))(0(6))(0(7))))))
			(line__81(_arch 3 0 81(_prcs (_simple)(_trgt(8))(_sens(0(d_3_0)))(_read(0(0))(0(1))(0(2))(0(3))))))
			(line__91(_arch 4 0 91(_prcs (_simple)(_trgt(12))(_sens(1(d_2_0)))(_mon)(_read(0(d_7_0))(0(d_15_8))))))
			(line__117(_arch 5 0 117(_assignment (_trgt(7))(_sens(12(d_15_12))))))
			(line__118(_arch 6 0 118(_assignment (_trgt(6))(_sens(12(d_11_8))))))
			(line__119(_arch 7 0 119(_assignment (_trgt(5))(_sens(12(d_7_4))))))
			(line__120(_arch 8 0 120(_assignment (_trgt(4))(_sens(12(d_3_0))))))
		)
		(_subprogram
			(_int hex_display 9 0 24(_arch(_func -2(_uto))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(50463235 197122)
		(50529027 131843)
		(33751810 131586)
		(50463491 197123)
		(50529027 197122)
		(33751810 197378)
		(50528771 197378)
		(50528771 197379)
		(33751811 131586)
		(50529027 197379)
		(50529027 197378)
		(33751811 197379)
		(50528770 197379)
		(50463235 131843)
		(50529026 197123)
		(50463235 197379)
		(33686019 197379)
	)
	(_model . Behavior 10 -1)
)
I 000049 55 4281          1454024219997 Behavior
(_unit VHDL (lab2_3 0 5(behavior 0 21))
	(_version vc6)
	(_time 1454024219998 2016.01.28 18:36:59)
	(_source (\./../src/lab2_3.vhd\))
	(_parameters tan)
	(_code 0706050101505114020b4158550154010601050405)
	(_ent
		(_time 1454023157491)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 6(_array -1 ((_dto i 15 i 0)))))
		(_port (_int SW 0 0 6(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1 ((_dto i 2 i 0)))))
		(_port (_int KEY 1 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1 ((_dto i 7 i 0)))))
		(_port (_int LEDR 2 0 8(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~122 0 9(_array -1 ((_dto i 2 i 0)))))
		(_port (_int LEDG 3 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 10(_array -1 ((_to i 0 i 6)))))
		(_port (_int HEX0 4 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~124 0 11(_array -1 ((_to i 0 i 6)))))
		(_port (_int HEX1 5 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~126 0 12(_array -1 ((_to i 0 i 6)))))
		(_port (_int HEX2 6 0 12(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~128 0 13(_array -1 ((_to i 0 i 6)))))
		(_port (_int HEX3 7 0 13(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~1210 0 14(_array -1 ((_to i 0 i 6)))))
		(_port (_int HEX4 8 0 14(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~1212 0 15(_array -1 ((_to i 0 i 6)))))
		(_port (_int HEX5 9 0 15(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~1214 0 16(_array -1 ((_to i 0 i 6)))))
		(_port (_int HEX6 10 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~1216 0 17(_array -1 ((_to i 0 i 6)))))
		(_port (_int HEX7 11 0 17(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 22(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int result 12 0 22(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 24(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 24(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 26(_array -1 ((_to i 0 i 6)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 52(_array -1 ((_dto i 3 i 0)))))
		(_var (_int nibble 16 0 52(_prcs 0)))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 62(_array -1 ((_dto i 3 i 0)))))
		(_var (_int nibble 17 0 62(_prcs 1)))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 72(_array -1 ((_dto i 3 i 0)))))
		(_var (_int nibble 18 0 72(_prcs 2)))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1311 0 82(_array -1 ((_dto i 3 i 0)))))
		(_var (_int nibble 19 0 82(_prcs 3)))
		(_prcs
			(line__51(_arch 0 0 51(_prcs (_simple)(_trgt(11))(_sens(0(d_15_12)))(_read(0(12))(0(13))(0(14))(0(15))))))
			(line__61(_arch 1 0 61(_prcs (_simple)(_trgt(10))(_sens(0(d_11_8)))(_read(0(8))(0(9))(0(10))(0(11))))))
			(line__71(_arch 2 0 71(_prcs (_simple)(_trgt(9))(_sens(0(d_7_4)))(_read(0(4))(0(5))(0(6))(0(7))))))
			(line__81(_arch 3 0 81(_prcs (_simple)(_trgt(8))(_sens(0(d_3_0)))(_read(0(0))(0(1))(0(2))(0(3))))))
			(line__91(_arch 4 0 91(_prcs (_simple)(_trgt(12))(_sens(1(d_2_0)))(_mon)(_read(0(d_7_0))(0(d_15_8))))))
			(line__117(_arch 5 0 117(_assignment (_trgt(7))(_sens(12(d_15_12))))))
			(line__118(_arch 6 0 118(_assignment (_trgt(6))(_sens(12(d_11_8))))))
			(line__119(_arch 7 0 119(_assignment (_trgt(5))(_sens(12(d_7_4))))))
			(line__120(_arch 8 0 120(_assignment (_trgt(4))(_sens(12(d_3_0))))))
		)
		(_subprogram
			(_int hex_display 9 0 24(_arch(_func -2(_uto))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(50463235 197122)
		(50529027 131843)
		(33751810 131586)
		(50463491 197123)
		(50529027 197122)
		(33751810 197378)
		(50528771 197378)
		(50528771 197379)
		(33751811 131586)
		(50529027 197379)
		(50529027 197378)
		(33751811 197379)
		(50528770 197379)
		(50463235 131843)
		(50529026 197123)
		(50463235 197379)
		(33686019 197379)
	)
	(_model . Behavior 10 -1)
)
I 000049 55 4281          1454024652088 Behavior
(_unit VHDL (lab2_3 0 5(behavior 0 21))
	(_version vc6)
	(_time 1454024652089 2016.01.28 18:44:12)
	(_source (\./../src/lab2_3.vhd\))
	(_parameters tan)
	(_code d5d28787d18283c6d0d9938a87d386d3d4d3d7d6d7)
	(_ent
		(_time 1454023157491)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 6(_array -1 ((_dto i 15 i 0)))))
		(_port (_int SW 0 0 6(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1 ((_dto i 2 i 0)))))
		(_port (_int KEY 1 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1 ((_dto i 7 i 0)))))
		(_port (_int LEDR 2 0 8(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~122 0 9(_array -1 ((_dto i 2 i 0)))))
		(_port (_int LEDG 3 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 10(_array -1 ((_to i 0 i 6)))))
		(_port (_int HEX0 4 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~124 0 11(_array -1 ((_to i 0 i 6)))))
		(_port (_int HEX1 5 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~126 0 12(_array -1 ((_to i 0 i 6)))))
		(_port (_int HEX2 6 0 12(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~128 0 13(_array -1 ((_to i 0 i 6)))))
		(_port (_int HEX3 7 0 13(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~1210 0 14(_array -1 ((_to i 0 i 6)))))
		(_port (_int HEX4 8 0 14(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~1212 0 15(_array -1 ((_to i 0 i 6)))))
		(_port (_int HEX5 9 0 15(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~1214 0 16(_array -1 ((_to i 0 i 6)))))
		(_port (_int HEX6 10 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~1216 0 17(_array -1 ((_to i 0 i 6)))))
		(_port (_int HEX7 11 0 17(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 22(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int result 12 0 22(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 24(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 24(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 26(_array -1 ((_to i 0 i 6)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 52(_array -1 ((_dto i 3 i 0)))))
		(_var (_int nibble 16 0 52(_prcs 0)))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 62(_array -1 ((_dto i 3 i 0)))))
		(_var (_int nibble 17 0 62(_prcs 1)))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 72(_array -1 ((_dto i 3 i 0)))))
		(_var (_int nibble 18 0 72(_prcs 2)))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1311 0 82(_array -1 ((_dto i 3 i 0)))))
		(_var (_int nibble 19 0 82(_prcs 3)))
		(_prcs
			(line__51(_arch 0 0 51(_prcs (_simple)(_trgt(11))(_sens(0(d_15_12)))(_read(0(12))(0(13))(0(14))(0(15))))))
			(line__61(_arch 1 0 61(_prcs (_simple)(_trgt(10))(_sens(0(d_11_8)))(_read(0(8))(0(9))(0(10))(0(11))))))
			(line__71(_arch 2 0 71(_prcs (_simple)(_trgt(9))(_sens(0(d_7_4)))(_read(0(4))(0(5))(0(6))(0(7))))))
			(line__81(_arch 3 0 81(_prcs (_simple)(_trgt(8))(_sens(0(d_3_0)))(_read(0(0))(0(1))(0(2))(0(3))))))
			(line__91(_arch 4 0 91(_prcs (_simple)(_trgt(12))(_sens(1(d_2_0)))(_mon)(_read(0(d_7_0))(0(d_15_8))))))
			(line__117(_arch 5 0 117(_assignment (_trgt(7))(_sens(12(d_15_12))))))
			(line__118(_arch 6 0 118(_assignment (_trgt(6))(_sens(12(d_11_8))))))
			(line__119(_arch 7 0 119(_assignment (_trgt(5))(_sens(12(d_7_4))))))
			(line__120(_arch 8 0 120(_assignment (_trgt(4))(_sens(12(d_3_0))))))
		)
		(_subprogram
			(_int hex_display 9 0 24(_arch(_func -2(_uto))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(50463235 197122)
		(50529027 131843)
		(33751810 131586)
		(50463491 197123)
		(50529027 197122)
		(33751810 197378)
		(50528771 197378)
		(50528771 197379)
		(33751811 131586)
		(50529027 197379)
		(50529027 197378)
		(33751811 197379)
		(50528770 197379)
		(50463235 131843)
		(50529026 197123)
		(50463235 197379)
		(33686019 197379)
	)
	(_model . Behavior 10 -1)
)
I 000049 55 4422          1454026392994 Behavior
(_unit VHDL (lab2_3 0 5(behavior 0 21))
	(_version vc6)
	(_time 1454026392995 2016.01.28 19:13:12)
	(_source (\./../src/lab2_3.vhd\))
	(_parameters tan)
	(_code 3f686e3a6868692c353979606d396c393e393d3c3d)
	(_ent
		(_time 1454023157491)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 6(_array -1 ((_dto i 15 i 0)))))
		(_port (_int SW 0 0 6(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1 ((_dto i 2 i 0)))))
		(_port (_int KEY 1 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1 ((_dto i 7 i 0)))))
		(_port (_int LEDR 2 0 8(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~122 0 9(_array -1 ((_dto i 2 i 0)))))
		(_port (_int LEDG 3 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 10(_array -1 ((_to i 0 i 6)))))
		(_port (_int HEX0 4 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~124 0 11(_array -1 ((_to i 0 i 6)))))
		(_port (_int HEX1 5 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~126 0 12(_array -1 ((_to i 0 i 6)))))
		(_port (_int HEX2 6 0 12(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~128 0 13(_array -1 ((_to i 0 i 6)))))
		(_port (_int HEX3 7 0 13(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~1210 0 14(_array -1 ((_to i 0 i 6)))))
		(_port (_int HEX4 8 0 14(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~1212 0 15(_array -1 ((_to i 0 i 6)))))
		(_port (_int HEX5 9 0 15(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~1214 0 16(_array -1 ((_to i 0 i 6)))))
		(_port (_int HEX6 10 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~1216 0 17(_array -1 ((_to i 0 i 6)))))
		(_port (_int HEX7 11 0 17(_ent(_out))))
		(_sig (_int BlankOut -2 0 22(_arch(_uni((i 0))))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int result 12 0 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 25(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 25(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 27(_array -1 ((_to i 0 i 6)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 57(_array -1 ((_dto i 3 i 0)))))
		(_var (_int nibble 16 0 57(_prcs 0)))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 67(_array -1 ((_dto i 3 i 0)))))
		(_var (_int nibble 17 0 67(_prcs 1)))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 77(_array -1 ((_dto i 3 i 0)))))
		(_var (_int nibble 18 0 77(_prcs 2)))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1311 0 87(_array -1 ((_dto i 3 i 0)))))
		(_var (_int nibble 19 0 87(_prcs 3)))
		(_prcs
			(line__56(_arch 0 0 56(_prcs (_simple)(_trgt(11))(_sens(0(d_15_12)))(_read(0(12))(0(13))(0(14))(0(15))))))
			(line__66(_arch 1 0 66(_prcs (_simple)(_trgt(10))(_sens(0(d_11_8)))(_read(0(8))(0(9))(0(10))(0(11))))))
			(line__76(_arch 2 0 76(_prcs (_simple)(_trgt(9))(_sens(0(d_7_4)))(_read(0(4))(0(5))(0(6))(0(7))))))
			(line__86(_arch 3 0 86(_prcs (_simple)(_trgt(8))(_sens(0(d_3_0)))(_read(0(0))(0(1))(0(2))(0(3))))))
			(line__96(_arch 4 0 96(_prcs (_simple)(_trgt(12)(13))(_sens(1(d_2_0)))(_mon)(_read(0(d_7_0))(0(d_15_8))))))
			(line__127(_arch 5 0 127(_assignment (_trgt(7))(_sens(12)(13(d_15_12))))))
			(line__128(_arch 6 0 128(_assignment (_trgt(6))(_sens(12)(13(d_11_8))))))
			(line__129(_arch 7 0 129(_assignment (_trgt(5))(_sens(12)(13(d_7_4))))))
			(line__130(_arch 8 0 130(_assignment (_trgt(4))(_sens(12)(13(d_3_0))))))
		)
		(_subprogram
			(_int hex_display 9 0 25(_arch(_func)))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
		(33686018 131586)
		(33686018 33686018 33686018 33686018)
		(50463235 197122)
		(50529027 131843)
		(33751810 131586)
		(50463491 197123)
		(50529027 197122)
		(33751810 197378)
		(50528771 197378)
		(50528771 197379)
		(33751811 131586)
		(50529027 197379)
		(50529027 197378)
		(33751811 197379)
		(50528770 197379)
		(50463235 131843)
		(50529026 197123)
		(50463235 197379)
		(33686019 197379)
	)
	(_model . Behavior 10 -1)
)
I 000049 55 4422          1454026840814 Behavior
(_unit VHDL (lab2_3 0 5(behavior 0 21))
	(_version vc6)
	(_time 1454026840815 2016.01.28 19:20:40)
	(_source (\./../src/lab2_3.vhd\))
	(_parameters tan)
	(_code 9392c79c91c4c5809997d5ccc195c0959295919091)
	(_ent
		(_time 1454023157491)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 6(_array -1 ((_dto i 15 i 0)))))
		(_port (_int SW 0 0 6(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1 ((_dto i 2 i 0)))))
		(_port (_int KEY 1 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1 ((_dto i 7 i 0)))))
		(_port (_int LEDR 2 0 8(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~122 0 9(_array -1 ((_dto i 2 i 0)))))
		(_port (_int LEDG 3 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 10(_array -1 ((_to i 0 i 6)))))
		(_port (_int HEX0 4 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~124 0 11(_array -1 ((_to i 0 i 6)))))
		(_port (_int HEX1 5 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~126 0 12(_array -1 ((_to i 0 i 6)))))
		(_port (_int HEX2 6 0 12(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~128 0 13(_array -1 ((_to i 0 i 6)))))
		(_port (_int HEX3 7 0 13(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~1210 0 14(_array -1 ((_to i 0 i 6)))))
		(_port (_int HEX4 8 0 14(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~1212 0 15(_array -1 ((_to i 0 i 6)))))
		(_port (_int HEX5 9 0 15(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~1214 0 16(_array -1 ((_to i 0 i 6)))))
		(_port (_int HEX6 10 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~1216 0 17(_array -1 ((_to i 0 i 6)))))
		(_port (_int HEX7 11 0 17(_ent(_out))))
		(_sig (_int BlankOut -2 0 22(_arch(_uni((i 0))))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int result 12 0 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 25(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 25(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 27(_array -1 ((_to i 0 i 6)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 57(_array -1 ((_dto i 3 i 0)))))
		(_var (_int nibble 16 0 57(_prcs 0)))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 67(_array -1 ((_dto i 3 i 0)))))
		(_var (_int nibble 17 0 67(_prcs 1)))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 77(_array -1 ((_dto i 3 i 0)))))
		(_var (_int nibble 18 0 77(_prcs 2)))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1311 0 87(_array -1 ((_dto i 3 i 0)))))
		(_var (_int nibble 19 0 87(_prcs 3)))
		(_prcs
			(line__56(_arch 0 0 56(_prcs (_simple)(_trgt(11))(_sens(0(d_15_12)))(_read(0(12))(0(13))(0(14))(0(15))))))
			(line__66(_arch 1 0 66(_prcs (_simple)(_trgt(10))(_sens(0(d_11_8)))(_read(0(8))(0(9))(0(10))(0(11))))))
			(line__76(_arch 2 0 76(_prcs (_simple)(_trgt(9))(_sens(0(d_7_4)))(_read(0(4))(0(5))(0(6))(0(7))))))
			(line__86(_arch 3 0 86(_prcs (_simple)(_trgt(8))(_sens(0(d_3_0)))(_read(0(0))(0(1))(0(2))(0(3))))))
			(line__96(_arch 4 0 96(_prcs (_simple)(_trgt(12)(13))(_sens(1(d_2_0)))(_mon)(_read(0(d_15_8))(0(d_7_0))))))
			(line__125(_arch 5 0 125(_assignment (_trgt(7))(_sens(12)(13(d_15_12))))))
			(line__126(_arch 6 0 126(_assignment (_trgt(6))(_sens(12)(13(d_11_8))))))
			(line__127(_arch 7 0 127(_assignment (_trgt(5))(_sens(12)(13(d_7_4))))))
			(line__128(_arch 8 0 128(_assignment (_trgt(4))(_sens(12)(13(d_3_0))))))
		)
		(_subprogram
			(_int hex_display 9 0 25(_arch(_func)))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 131586)
		(33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(50463235 197122)
		(50529027 131843)
		(33751810 131586)
		(50463491 197123)
		(50529027 197122)
		(33751810 197378)
		(50528771 197378)
		(50528771 197379)
		(33751811 131586)
		(50529027 197379)
		(50529027 197378)
		(33751811 197379)
		(50528770 197379)
		(50463235 131843)
		(50529026 197123)
		(50463235 197379)
		(33686019 197379)
	)
	(_model . Behavior 10 -1)
)
I 000049 55 4429          1454026911783 Behavior
(_unit VHDL (lab2_3 0 5(behavior 0 21))
	(_version vc6)
	(_time 1454026911784 2016.01.28 19:21:51)
	(_source (\./../src/lab2_3.vhd\))
	(_parameters tan)
	(_code ccc2cc999e9b9adfc6c88a939eca9fcacdcacecfce)
	(_ent
		(_time 1454023157491)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 6(_array -1 ((_dto i 15 i 0)))))
		(_port (_int SW 0 0 6(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1 ((_dto i 2 i 0)))))
		(_port (_int KEY 1 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1 ((_dto i 7 i 0)))))
		(_port (_int LEDR 2 0 8(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~122 0 9(_array -1 ((_dto i 2 i 0)))))
		(_port (_int LEDG 3 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 10(_array -1 ((_to i 0 i 6)))))
		(_port (_int HEX0 4 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~124 0 11(_array -1 ((_to i 0 i 6)))))
		(_port (_int HEX1 5 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~126 0 12(_array -1 ((_to i 0 i 6)))))
		(_port (_int HEX2 6 0 12(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~128 0 13(_array -1 ((_to i 0 i 6)))))
		(_port (_int HEX3 7 0 13(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~1210 0 14(_array -1 ((_to i 0 i 6)))))
		(_port (_int HEX4 8 0 14(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~1212 0 15(_array -1 ((_to i 0 i 6)))))
		(_port (_int HEX5 9 0 15(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~1214 0 16(_array -1 ((_to i 0 i 6)))))
		(_port (_int HEX6 10 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~1216 0 17(_array -1 ((_to i 0 i 6)))))
		(_port (_int HEX7 11 0 17(_ent(_out))))
		(_sig (_int BlankOut -2 0 22(_arch(_uni((i 0))))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int result 12 0 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 25(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 25(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 27(_array -1 ((_to i 0 i 6)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 57(_array -1 ((_dto i 3 i 0)))))
		(_var (_int nibble 16 0 57(_prcs 0)))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 67(_array -1 ((_dto i 3 i 0)))))
		(_var (_int nibble 17 0 67(_prcs 1)))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 77(_array -1 ((_dto i 3 i 0)))))
		(_var (_int nibble 18 0 77(_prcs 2)))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1311 0 87(_array -1 ((_dto i 3 i 0)))))
		(_var (_int nibble 19 0 87(_prcs 3)))
		(_prcs
			(line__56(_arch 0 0 56(_prcs (_simple)(_trgt(11))(_sens(0(d_15_12)))(_read(0(12))(0(13))(0(14))(0(15))))))
			(line__66(_arch 1 0 66(_prcs (_simple)(_trgt(10))(_sens(0(d_11_8)))(_read(0(8))(0(9))(0(10))(0(11))))))
			(line__76(_arch 2 0 76(_prcs (_simple)(_trgt(9))(_sens(0(d_7_4)))(_read(0(4))(0(5))(0(6))(0(7))))))
			(line__86(_arch 3 0 86(_prcs (_simple)(_trgt(8))(_sens(0(d_3_0)))(_read(0(0))(0(1))(0(2))(0(3))))))
			(line__96(_arch 4 0 96(_prcs (_simple)(_trgt(12)(13))(_sens(1(d_2_0)))(_mon)(_read(0(d_15_8))(0(d_7_0))))))
			(line__125(_arch 5 0 125(_assignment (_trgt(7))(_sens(12)(13(d_15_12))))))
			(line__126(_arch 6 0 126(_assignment (_trgt(6))(_sens(12)(13(d_11_8))))))
			(line__127(_arch 7 0 127(_assignment (_trgt(5))(_sens(12)(13(d_7_4))))))
			(line__128(_arch 8 0 128(_assignment (_trgt(4))(_sens(12)(13(d_3_0))))))
		)
		(_subprogram
			(_int hex_display 9 0 25(_arch(_func)))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(2)
		(33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(50463235 197122)
		(50529027 131843)
		(33751810 131586)
		(50463491 197123)
		(50529027 197122)
		(33751810 197378)
		(50528771 197378)
		(50528771 197379)
		(33751811 131586)
		(50529027 197379)
		(50529027 197378)
		(33751811 197379)
		(50528770 197379)
		(50463235 131843)
		(50529026 197123)
		(50463235 197379)
		(33686019 197379)
		(33686018 131586)
	)
	(_model . Behavior 10 -1)
)
I 000049 55 4444          1454027084326 Behavior
(_unit VHDL (lab2_3 0 5(behavior 0 21))
	(_version vc6)
	(_time 1454027084327 2016.01.28 19:24:44)
	(_source (\./../src/lab2_3.vhd\))
	(_parameters tan)
	(_code cfcbc99a989899dcc5cb89909dc99cc9cec9cdcccd)
	(_ent
		(_time 1454023157491)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 6(_array -1 ((_dto i 15 i 0)))))
		(_port (_int SW 0 0 6(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1 ((_dto i 2 i 0)))))
		(_port (_int KEY 1 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1 ((_dto i 7 i 0)))))
		(_port (_int LEDR 2 0 8(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~122 0 9(_array -1 ((_dto i 2 i 0)))))
		(_port (_int LEDG 3 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 10(_array -1 ((_to i 0 i 6)))))
		(_port (_int HEX0 4 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~124 0 11(_array -1 ((_to i 0 i 6)))))
		(_port (_int HEX1 5 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~126 0 12(_array -1 ((_to i 0 i 6)))))
		(_port (_int HEX2 6 0 12(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~128 0 13(_array -1 ((_to i 0 i 6)))))
		(_port (_int HEX3 7 0 13(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~1210 0 14(_array -1 ((_to i 0 i 6)))))
		(_port (_int HEX4 8 0 14(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~1212 0 15(_array -1 ((_to i 0 i 6)))))
		(_port (_int HEX5 9 0 15(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~1214 0 16(_array -1 ((_to i 0 i 6)))))
		(_port (_int HEX6 10 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~1216 0 17(_array -1 ((_to i 0 i 6)))))
		(_port (_int HEX7 11 0 17(_ent(_out))))
		(_sig (_int BlankOut -2 0 22(_arch(_uni((i 0))))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int result 12 0 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 25(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 25(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 27(_array -1 ((_to i 0 i 6)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 57(_array -1 ((_dto i 3 i 0)))))
		(_var (_int nibble 16 0 57(_prcs 0)))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 67(_array -1 ((_dto i 3 i 0)))))
		(_var (_int nibble 17 0 67(_prcs 1)))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 77(_array -1 ((_dto i 3 i 0)))))
		(_var (_int nibble 18 0 77(_prcs 2)))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1311 0 87(_array -1 ((_dto i 3 i 0)))))
		(_var (_int nibble 19 0 87(_prcs 3)))
		(_prcs
			(line__56(_arch 0 0 56(_prcs (_simple)(_trgt(11))(_sens(0(d_15_12)))(_read(0(12))(0(13))(0(14))(0(15))))))
			(line__66(_arch 1 0 66(_prcs (_simple)(_trgt(10))(_sens(0(d_11_8)))(_read(0(8))(0(9))(0(10))(0(11))))))
			(line__76(_arch 2 0 76(_prcs (_simple)(_trgt(9))(_sens(0(d_7_4)))(_read(0(4))(0(5))(0(6))(0(7))))))
			(line__86(_arch 3 0 86(_prcs (_simple)(_trgt(8))(_sens(0(d_3_0)))(_read(0(0))(0(1))(0(2))(0(3))))))
			(line__96(_arch 4 0 96(_prcs (_simple)(_trgt(12)(13))(_sens(1(d_2_0)))(_mon)(_read(0(d_15_8))(0(d_7_0))(1)))))
			(line__125(_arch 5 0 125(_assignment (_trgt(7))(_sens(12)(13(d_15_12))))))
			(line__126(_arch 6 0 126(_assignment (_trgt(6))(_sens(12)(13(d_11_8))))))
			(line__127(_arch 7 0 127(_assignment (_trgt(5))(_sens(12)(13(d_7_4))))))
			(line__128(_arch 8 0 128(_assignment (_trgt(4))(_sens(12)(13(d_3_0))))))
		)
		(_subprogram
			(_int hex_display 9 0 25(_arch(_func)))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(2)
		(197122)
		(33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(50463235 197122)
		(50529027 131843)
		(33751810 131586)
		(50463491 197123)
		(50529027 197122)
		(33751810 197378)
		(50528771 197378)
		(50528771 197379)
		(33751811 131586)
		(50529027 197379)
		(50529027 197378)
		(33751811 197379)
		(50528770 197379)
		(50463235 131843)
		(50529026 197123)
		(50463235 197379)
		(33686019 197379)
		(33686018 131586)
	)
	(_model . Behavior 10 -1)
)
I 000049 55 4444          1454027388824 Behavior
(_unit VHDL (lab2_3 0 5(behavior 0 21))
	(_version vc6)
	(_time 1454027388825 2016.01.28 19:29:48)
	(_source (\./../src/lab2_3.vhd\))
	(_parameters tan)
	(_code 43111441411415504945051c114510454245414041)
	(_ent
		(_time 1454023157491)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 6(_array -1 ((_dto i 15 i 0)))))
		(_port (_int SW 0 0 6(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1 ((_dto i 2 i 0)))))
		(_port (_int KEY 1 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1 ((_dto i 7 i 0)))))
		(_port (_int LEDR 2 0 8(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~122 0 9(_array -1 ((_dto i 2 i 0)))))
		(_port (_int LEDG 3 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 10(_array -1 ((_to i 0 i 6)))))
		(_port (_int HEX0 4 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~124 0 11(_array -1 ((_to i 0 i 6)))))
		(_port (_int HEX1 5 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~126 0 12(_array -1 ((_to i 0 i 6)))))
		(_port (_int HEX2 6 0 12(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~128 0 13(_array -1 ((_to i 0 i 6)))))
		(_port (_int HEX3 7 0 13(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~1210 0 14(_array -1 ((_to i 0 i 6)))))
		(_port (_int HEX4 8 0 14(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~1212 0 15(_array -1 ((_to i 0 i 6)))))
		(_port (_int HEX5 9 0 15(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~1214 0 16(_array -1 ((_to i 0 i 6)))))
		(_port (_int HEX6 10 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~1216 0 17(_array -1 ((_to i 0 i 6)))))
		(_port (_int HEX7 11 0 17(_ent(_out))))
		(_sig (_int BlankOut -2 0 22(_arch(_uni((i 0))))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int result 12 0 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 25(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 25(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 27(_array -1 ((_to i 0 i 6)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 57(_array -1 ((_dto i 3 i 0)))))
		(_var (_int nibble 16 0 57(_prcs 0)))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 67(_array -1 ((_dto i 3 i 0)))))
		(_var (_int nibble 17 0 67(_prcs 1)))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 77(_array -1 ((_dto i 3 i 0)))))
		(_var (_int nibble 18 0 77(_prcs 2)))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1311 0 87(_array -1 ((_dto i 3 i 0)))))
		(_var (_int nibble 19 0 87(_prcs 3)))
		(_prcs
			(line__56(_arch 0 0 56(_prcs (_simple)(_trgt(11))(_sens(0(d_15_12)))(_read(0(12))(0(13))(0(14))(0(15))))))
			(line__66(_arch 1 0 66(_prcs (_simple)(_trgt(10))(_sens(0(d_11_8)))(_read(0(8))(0(9))(0(10))(0(11))))))
			(line__76(_arch 2 0 76(_prcs (_simple)(_trgt(9))(_sens(0(d_7_4)))(_read(0(4))(0(5))(0(6))(0(7))))))
			(line__86(_arch 3 0 86(_prcs (_simple)(_trgt(8))(_sens(0(d_3_0)))(_read(0(0))(0(1))(0(2))(0(3))))))
			(line__96(_arch 4 0 96(_prcs (_simple)(_trgt(12)(13))(_sens(1(d_2_0)))(_mon)(_read(0(d_15_8))(0(d_7_0))(1)))))
			(line__127(_arch 5 0 127(_assignment (_trgt(7))(_sens(12)(13(d_15_12))))))
			(line__128(_arch 6 0 128(_assignment (_trgt(6))(_sens(12)(13(d_11_8))))))
			(line__129(_arch 7 0 129(_assignment (_trgt(5))(_sens(12)(13(d_7_4))))))
			(line__130(_arch 8 0 130(_assignment (_trgt(4))(_sens(12)(13(d_3_0))))))
		)
		(_subprogram
			(_int hex_display 9 0 25(_arch(_func)))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(2)
		(197122)
		(33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(50463235 197122)
		(50529027 131843)
		(33751810 131586)
		(50463491 197123)
		(50529027 197122)
		(33751810 197378)
		(50528771 197378)
		(50528771 197379)
		(33751811 131586)
		(50529027 197379)
		(50529027 197378)
		(33751811 197379)
		(50528770 197379)
		(50463235 131843)
		(50529026 197123)
		(50463235 197379)
		(33686019 197379)
		(33686018 131586)
	)
	(_model . Behavior 10 -1)
)
V 000049 55 4444          1454027512862 Behavior
(_unit VHDL (lab2_3 0 5(behavior 0 21))
	(_version vc6)
	(_time 1454027512863 2016.01.28 19:31:52)
	(_source (\./../src/lab2_3.vhd\))
	(_parameters tan)
	(_code c2969997c19594d1c8c3849d90c491c4c3c4c0c1c0)
	(_ent
		(_time 1454023157491)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 6(_array -1 ((_dto i 15 i 0)))))
		(_port (_int SW 0 0 6(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1 ((_dto i 2 i 0)))))
		(_port (_int KEY 1 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1 ((_dto i 7 i 0)))))
		(_port (_int LEDR 2 0 8(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~122 0 9(_array -1 ((_dto i 2 i 0)))))
		(_port (_int LEDG 3 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 10(_array -1 ((_to i 0 i 6)))))
		(_port (_int HEX0 4 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~124 0 11(_array -1 ((_to i 0 i 6)))))
		(_port (_int HEX1 5 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~126 0 12(_array -1 ((_to i 0 i 6)))))
		(_port (_int HEX2 6 0 12(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~128 0 13(_array -1 ((_to i 0 i 6)))))
		(_port (_int HEX3 7 0 13(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~1210 0 14(_array -1 ((_to i 0 i 6)))))
		(_port (_int HEX4 8 0 14(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~1212 0 15(_array -1 ((_to i 0 i 6)))))
		(_port (_int HEX5 9 0 15(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~1214 0 16(_array -1 ((_to i 0 i 6)))))
		(_port (_int HEX6 10 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~1216 0 17(_array -1 ((_to i 0 i 6)))))
		(_port (_int HEX7 11 0 17(_ent(_out))))
		(_sig (_int BlankOut -2 0 22(_arch(_uni((i 0))))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int result 12 0 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 25(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 25(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 27(_array -1 ((_to i 0 i 6)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 58(_array -1 ((_dto i 3 i 0)))))
		(_var (_int nibble 16 0 58(_prcs 0)))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 68(_array -1 ((_dto i 3 i 0)))))
		(_var (_int nibble 17 0 68(_prcs 1)))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 78(_array -1 ((_dto i 3 i 0)))))
		(_var (_int nibble 18 0 78(_prcs 2)))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1311 0 88(_array -1 ((_dto i 3 i 0)))))
		(_var (_int nibble 19 0 88(_prcs 3)))
		(_prcs
			(line__57(_arch 0 0 57(_prcs (_simple)(_trgt(11))(_sens(0(d_15_12)))(_read(0(12))(0(13))(0(14))(0(15))))))
			(line__67(_arch 1 0 67(_prcs (_simple)(_trgt(10))(_sens(0(d_11_8)))(_read(0(8))(0(9))(0(10))(0(11))))))
			(line__77(_arch 2 0 77(_prcs (_simple)(_trgt(9))(_sens(0(d_7_4)))(_read(0(4))(0(5))(0(6))(0(7))))))
			(line__87(_arch 3 0 87(_prcs (_simple)(_trgt(8))(_sens(0(d_3_0)))(_read(0(0))(0(1))(0(2))(0(3))))))
			(line__97(_arch 4 0 97(_prcs (_simple)(_trgt(12)(13))(_sens(1(d_2_0)))(_mon)(_read(0(d_15_8))(0(d_7_0))(1)))))
			(line__128(_arch 5 0 128(_assignment (_trgt(7))(_sens(12)(13(d_15_12))))))
			(line__129(_arch 6 0 129(_assignment (_trgt(6))(_sens(12)(13(d_11_8))))))
			(line__130(_arch 7 0 130(_assignment (_trgt(5))(_sens(12)(13(d_7_4))))))
			(line__131(_arch 8 0 131(_assignment (_trgt(4))(_sens(12)(13(d_3_0))))))
		)
		(_subprogram
			(_int hex_display 9 0 25(_arch(_func)))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(2)
		(197122)
		(33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(50463235 197122)
		(50529027 131843)
		(33751810 131586)
		(50463491 197123)
		(50529027 197122)
		(33751810 197378)
		(50528771 197378)
		(50528771 197379)
		(33751811 131586)
		(50529027 197379)
		(50529027 197378)
		(33751811 197379)
		(50528770 197379)
		(50463235 131843)
		(50529026 197123)
		(50463235 197379)
		(33686019 197379)
		(33686018 131586)
	)
	(_model . Behavior 10 -1)
)
I 000049 55 1091          1454031846697 Behavior
(_unit VHDL (lab2_1 0 5(behavior 1 12))
	(_version vc6)
	(_time 1454031846698 2016.01.28 20:44:06)
	(_source (\./../src/lab2part1.vhd\(\./../src/lab2_1.vhd\)))
	(_parameters tan)
	(_code 267521222171703524756079762075202720242524)
	(_ent
		(_time 1454023142854)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{0~to~17}~12 0 6(_array -1 ((_to i 0 i 17)))))
		(_port (_int SW 0 0 6(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 7(_array -1 ((_to i 0 i 3)))))
		(_port (_int KEY 1 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~17}~122 0 8(_array -1 ((_to i 0 i 17)))))
		(_port (_int LEDR 2 0 8(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~3}~124 0 9(_array -1 ((_to i 0 i 3)))))
		(_port (_int LEDG 3 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 1 14(_assignment (_alias((LEDR)(SW)))(_trgt(2))(_sens(0)))))
			(line__15(_arch 1 1 15(_assignment (_alias((LEDG)(KEY)))(_trgt(3))(_sens(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . Behavior 2 -1)
)
V 000049 55 1091          1454031892323 Behavior
(_unit VHDL (lab2_1 0 5(behavior 1 12))
	(_version vc6)
	(_time 1454031892324 2016.01.28 20:44:52)
	(_source (\./../src/lab2part1.vhd\(\./../src/lab2_1.vhd\)))
	(_parameters tan)
	(_code 5f505a5c0808094c5d0c19000f590c595e595d5c5d)
	(_ent
		(_time 1454023142854)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{0~to~17}~12 0 6(_array -1 ((_to i 0 i 17)))))
		(_port (_int SW 0 0 6(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 7(_array -1 ((_to i 0 i 3)))))
		(_port (_int KEY 1 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~17}~122 0 8(_array -1 ((_to i 0 i 17)))))
		(_port (_int LEDR 2 0 8(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~3}~124 0 9(_array -1 ((_to i 0 i 3)))))
		(_port (_int LEDG 3 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 1 14(_assignment (_alias((LEDR)(SW)))(_trgt(2))(_sens(0)))))
			(line__15(_arch 1 1 15(_assignment (_alias((LEDG)(KEY)))(_trgt(3))(_sens(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . Behavior 2 -1)
)
