#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Aug 27 17:15:06 2021
# Process ID: 6464
# Current directory: C:/Users/iremn/genel_fifo_arayuzu
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3588 C:\Users\iremn\genel_fifo_arayuzu\genel_fifo_arayuzu.xpr
# Log file: C:/Users/iremn/genel_fifo_arayuzu/vivado.log
# Journal file: C:/Users/iremn/genel_fifo_arayuzu\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/iremn/genel_fifo_arayuzu/genel_fifo_arayuzu.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:22 ; elapsed = 00:00:11 . Memory (MB): peak = 691.750 ; gain = 122.340
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Fri Aug 27 17:16:01 2021...
..
Run output will be captured here: C:/Users/iremn/genel_fifo_arayuzu/genel_fifo_arayuzu.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Fri Aug 27 17:18:59 2021] Launched synth_1...
Run output will be captured here: C:/Users/iremn/genel_fifo_arayuzu/genel_fifo_arayuzu.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Fri Aug 27 17:23:42 2021] Launched synth_1...
Run output will be captured here: C:/Users/iremn/genel_fifo_arayuzu/genel_fifo_arayuzu.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Fri Aug 27 17:35:08 2021] Launched synth_1...
Run output will be captured here: C:/Users/iremn/genel_fifo_arayuzu/genel_fifo_arayuzu.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Fri Aug 27 17:43:15 2021] Launched synth_1...
Run output will be captured here: C:/Users/iremn/genel_fifo_arayuzu/genel_fifo_arayuzu.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Fri Aug 27 17:44:29 2021] Launched synth_1...
Run output will be captured here: C:/Users/iremn/genel_fifo_arayuzu/genel_fifo_arayuzu.runs/synth_1/runme.log
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/iremn/genel_fifo_arayuzu/genel_fifo_arayuzu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_genel_fifo_arayuzu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/iremn/genel_fifo_arayuzu/genel_fifo_arayuzu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_genel_fifo_arayuzu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iremn/genel_fifo_arayuzu/genel_fifo_arayuzu.srcs/sources_1/new/UART_receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iremn/genel_fifo_arayuzu/genel_fifo_arayuzu.srcs/sources_1/new/UART_transmitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_transmitter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iremn/genel_fifo_arayuzu/genel_fifo_arayuzu.srcs/sources_1/new/genel_fifo_arayuzu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module genel_fifo_arayuzu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iremn/genel_fifo_arayuzu/genel_fifo_arayuzu.srcs/sim_1/new/tb_genel_fifo_arayuzu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_genel_fifo_arayuzu
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/iremn/genel_fifo_arayuzu/genel_fifo_arayuzu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2d62c284e795427a8f15be9b113fdbd6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_genel_fifo_arayuzu_behav xil_defaultlib.tb_genel_fifo_arayuzu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.UART_transmitter
Compiling module xil_defaultlib.UART_receiver
Compiling module xil_defaultlib.genel_fifo_arayuzu
Compiling module xil_defaultlib.tb_genel_fifo_arayuzu
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_genel_fifo_arayuzu_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 768.031 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/iremn/genel_fifo_arayuzu/genel_fifo_arayuzu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_genel_fifo_arayuzu_behav -key {Behavioral:sim_1:Functional:tb_genel_fifo_arayuzu} -tclbatch {tb_genel_fifo_arayuzu.tcl} -view {C:/Users/iremn/genel_fifo_arayuzu/tb_genel_fifo_arayuzu_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/iremn/genel_fifo_arayuzu/tb_genel_fifo_arayuzu_behav.wcfg
source tb_genel_fifo_arayuzu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
      2
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      2
      2
      2
      2
      2
      2
      2
      2
      2
      2
      2
      2
      2
      2
      2
      2
      2
      2
      2
      2
      2
      2
      2
      2
      2
      2
      2
      2
      2
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_genel_fifo_arayuzu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 790.500 ; gain = 22.469
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/iremn/genel_fifo_arayuzu/genel_fifo_arayuzu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_genel_fifo_arayuzu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/iremn/genel_fifo_arayuzu/genel_fifo_arayuzu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_genel_fifo_arayuzu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iremn/genel_fifo_arayuzu/genel_fifo_arayuzu.srcs/sources_1/new/UART_receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iremn/genel_fifo_arayuzu/genel_fifo_arayuzu.srcs/sources_1/new/UART_transmitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_transmitter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iremn/genel_fifo_arayuzu/genel_fifo_arayuzu.srcs/sources_1/new/genel_fifo_arayuzu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module genel_fifo_arayuzu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iremn/genel_fifo_arayuzu/genel_fifo_arayuzu.srcs/sim_1/new/tb_genel_fifo_arayuzu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_genel_fifo_arayuzu
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/iremn/genel_fifo_arayuzu/genel_fifo_arayuzu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2d62c284e795427a8f15be9b113fdbd6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_genel_fifo_arayuzu_behav xil_defaultlib.tb_genel_fifo_arayuzu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.UART_transmitter
Compiling module xil_defaultlib.UART_receiver
Compiling module xil_defaultlib.genel_fifo_arayuzu
Compiling module xil_defaultlib.tb_genel_fifo_arayuzu
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_genel_fifo_arayuzu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/iremn/genel_fifo_arayuzu/genel_fifo_arayuzu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_genel_fifo_arayuzu_behav -key {Behavioral:sim_1:Functional:tb_genel_fifo_arayuzu} -tclbatch {tb_genel_fifo_arayuzu.tcl} -view {C:/Users/iremn/genel_fifo_arayuzu/tb_genel_fifo_arayuzu_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/iremn/genel_fifo_arayuzu/tb_genel_fifo_arayuzu_behav.wcfg
source tb_genel_fifo_arayuzu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
      2
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      2
      2
      2
      2
      2
      2
      2
      2
      2
      2
      2
      2
      2
      2
      2
      2
      2
      2
      2
      2
      2
      2
      2
      2
      2
      2
      2
      2
      2
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_genel_fifo_arayuzu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 803.316 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/iremn/genel_fifo_arayuzu/genel_fifo_arayuzu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_genel_fifo_arayuzu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/iremn/genel_fifo_arayuzu/genel_fifo_arayuzu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_genel_fifo_arayuzu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iremn/genel_fifo_arayuzu/genel_fifo_arayuzu.srcs/sources_1/new/UART_receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iremn/genel_fifo_arayuzu/genel_fifo_arayuzu.srcs/sources_1/new/UART_transmitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_transmitter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iremn/genel_fifo_arayuzu/genel_fifo_arayuzu.srcs/sources_1/new/genel_fifo_arayuzu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module genel_fifo_arayuzu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iremn/genel_fifo_arayuzu/genel_fifo_arayuzu.srcs/sim_1/new/tb_genel_fifo_arayuzu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_genel_fifo_arayuzu
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/iremn/genel_fifo_arayuzu/genel_fifo_arayuzu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2d62c284e795427a8f15be9b113fdbd6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_genel_fifo_arayuzu_behav xil_defaultlib.tb_genel_fifo_arayuzu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.UART_transmitter
Compiling module xil_defaultlib.UART_receiver
Compiling module xil_defaultlib.genel_fifo_arayuzu
Compiling module xil_defaultlib.tb_genel_fifo_arayuzu
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_genel_fifo_arayuzu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/iremn/genel_fifo_arayuzu/genel_fifo_arayuzu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_genel_fifo_arayuzu_behav -key {Behavioral:sim_1:Functional:tb_genel_fifo_arayuzu} -tclbatch {tb_genel_fifo_arayuzu.tcl} -view {C:/Users/iremn/genel_fifo_arayuzu/tb_genel_fifo_arayuzu_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/iremn/genel_fifo_arayuzu/tb_genel_fifo_arayuzu_behav.wcfg
source tb_genel_fifo_arayuzu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
      2
      2
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      2
      2
      2
      2
      2
      2
      2
      2
      2
      2
      2
      2
      2
      2
      2
      2
      2
      2
      2
      2
      2
      2
      2
      2
      2
      2
      2
      2
      2
      2
      2
      2
      2
      2
      2
      2
      2
      2
      2
      2
      2
      2
      2
      2
      2
      2
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_genel_fifo_arayuzu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 803.316 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/iremn/genel_fifo_arayuzu/genel_fifo_arayuzu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_genel_fifo_arayuzu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/iremn/genel_fifo_arayuzu/genel_fifo_arayuzu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_genel_fifo_arayuzu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iremn/genel_fifo_arayuzu/genel_fifo_arayuzu.srcs/sources_1/new/UART_receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iremn/genel_fifo_arayuzu/genel_fifo_arayuzu.srcs/sources_1/new/UART_transmitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_transmitter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iremn/genel_fifo_arayuzu/genel_fifo_arayuzu.srcs/sources_1/new/genel_fifo_arayuzu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module genel_fifo_arayuzu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iremn/genel_fifo_arayuzu/genel_fifo_arayuzu.srcs/sim_1/new/tb_genel_fifo_arayuzu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_genel_fifo_arayuzu
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/iremn/genel_fifo_arayuzu/genel_fifo_arayuzu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2d62c284e795427a8f15be9b113fdbd6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_genel_fifo_arayuzu_behav xil_defaultlib.tb_genel_fifo_arayuzu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.UART_transmitter
Compiling module xil_defaultlib.UART_receiver
Compiling module xil_defaultlib.genel_fifo_arayuzu
Compiling module xil_defaultlib.tb_genel_fifo_arayuzu
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_genel_fifo_arayuzu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/iremn/genel_fifo_arayuzu/genel_fifo_arayuzu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_genel_fifo_arayuzu_behav -key {Behavioral:sim_1:Functional:tb_genel_fifo_arayuzu} -tclbatch {tb_genel_fifo_arayuzu.tcl} -view {C:/Users/iremn/genel_fifo_arayuzu/tb_genel_fifo_arayuzu_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/iremn/genel_fifo_arayuzu/tb_genel_fifo_arayuzu_behav.wcfg
source tb_genel_fifo_arayuzu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
      2
      2
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      2
      2
      2
      2
      2
      2
      2
      2
      2
      2
      2
      2
      2
      2
      2
      2
      2
      2
      2
      2
      2
      2
      2
      2
      2
      2
      2
      2
      2
      2
      2
      2
      2
      2
      2
      2
      2
      2
      2
      2
      2
      2
      2
      2
      2
      2
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_genel_fifo_arayuzu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 803.316 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/iremn/genel_fifo_arayuzu/genel_fifo_arayuzu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_genel_fifo_arayuzu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/iremn/genel_fifo_arayuzu/genel_fifo_arayuzu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_genel_fifo_arayuzu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iremn/genel_fifo_arayuzu/genel_fifo_arayuzu.srcs/sources_1/new/UART_receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iremn/genel_fifo_arayuzu/genel_fifo_arayuzu.srcs/sources_1/new/UART_transmitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_transmitter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iremn/genel_fifo_arayuzu/genel_fifo_arayuzu.srcs/sources_1/new/genel_fifo_arayuzu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module genel_fifo_arayuzu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iremn/genel_fifo_arayuzu/genel_fifo_arayuzu.srcs/sim_1/new/tb_genel_fifo_arayuzu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_genel_fifo_arayuzu
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/iremn/genel_fifo_arayuzu/genel_fifo_arayuzu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2d62c284e795427a8f15be9b113fdbd6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_genel_fifo_arayuzu_behav xil_defaultlib.tb_genel_fifo_arayuzu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.UART_transmitter
Compiling module xil_defaultlib.UART_receiver
Compiling module xil_defaultlib.genel_fifo_arayuzu
Compiling module xil_defaultlib.tb_genel_fifo_arayuzu
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_genel_fifo_arayuzu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/iremn/genel_fifo_arayuzu/genel_fifo_arayuzu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_genel_fifo_arayuzu_behav -key {Behavioral:sim_1:Functional:tb_genel_fifo_arayuzu} -tclbatch {tb_genel_fifo_arayuzu.tcl} -view {C:/Users/iremn/genel_fifo_arayuzu/tb_genel_fifo_arayuzu_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/iremn/genel_fifo_arayuzu/tb_genel_fifo_arayuzu_behav.wcfg
source tb_genel_fifo_arayuzu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
      2
      2
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      2
      2
      2
      2
      2
      2
      2
      2
      2
      2
      2
      2
      2
      2
      2
      2
      2
      2
      2
      2
      2
      2
      2
      2
      2
      2
      2
      2
      2
      2
      2
      2
      2
      2
      2
      2
      2
      2
      2
      2
      2
      2
      2
      2
      2
      2
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_genel_fifo_arayuzu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 970.867 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/iremn/genel_fifo_arayuzu/genel_fifo_arayuzu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_genel_fifo_arayuzu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/iremn/genel_fifo_arayuzu/genel_fifo_arayuzu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_genel_fifo_arayuzu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iremn/genel_fifo_arayuzu/genel_fifo_arayuzu.srcs/sources_1/new/UART_receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iremn/genel_fifo_arayuzu/genel_fifo_arayuzu.srcs/sources_1/new/UART_transmitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_transmitter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iremn/genel_fifo_arayuzu/genel_fifo_arayuzu.srcs/sources_1/new/genel_fifo_arayuzu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module genel_fifo_arayuzu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iremn/genel_fifo_arayuzu/genel_fifo_arayuzu.srcs/sim_1/new/tb_genel_fifo_arayuzu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_genel_fifo_arayuzu
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/iremn/genel_fifo_arayuzu/genel_fifo_arayuzu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2d62c284e795427a8f15be9b113fdbd6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_genel_fifo_arayuzu_behav xil_defaultlib.tb_genel_fifo_arayuzu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.UART_transmitter
Compiling module xil_defaultlib.UART_receiver
Compiling module xil_defaultlib.genel_fifo_arayuzu
Compiling module xil_defaultlib.tb_genel_fifo_arayuzu
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_genel_fifo_arayuzu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/iremn/genel_fifo_arayuzu/genel_fifo_arayuzu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_genel_fifo_arayuzu_behav -key {Behavioral:sim_1:Functional:tb_genel_fifo_arayuzu} -tclbatch {tb_genel_fifo_arayuzu.tcl} -view {C:/Users/iremn/genel_fifo_arayuzu/tb_genel_fifo_arayuzu_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/iremn/genel_fifo_arayuzu/tb_genel_fifo_arayuzu_behav.wcfg
source tb_genel_fifo_arayuzu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
      2
      2
burda3262
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
      4
burda3262
      2
      2
      2
      2
      2
      2
      2
      2
      2
      2
      2
      2
      2
      2
      2
      2
      2
      2
      2
      2
      2
      2
      2
      2
      2
      2
      2
      2
      2
      2
      2
      2
      2
      2
      2
      2
      2
      2
      2
      2
      2
      2
      2
      2
      2
      2
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_genel_fifo_arayuzu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 970.867 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/iremn/genel_fifo_arayuzu/genel_fifo_arayuzu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_genel_fifo_arayuzu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/iremn/genel_fifo_arayuzu/genel_fifo_arayuzu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_genel_fifo_arayuzu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iremn/genel_fifo_arayuzu/genel_fifo_arayuzu.srcs/sources_1/new/UART_receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iremn/genel_fifo_arayuzu/genel_fifo_arayuzu.srcs/sources_1/new/UART_transmitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_transmitter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iremn/genel_fifo_arayuzu/genel_fifo_arayuzu.srcs/sources_1/new/genel_fifo_arayuzu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module genel_fifo_arayuzu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iremn/genel_fifo_arayuzu/genel_fifo_arayuzu.srcs/sim_1/new/tb_genel_fifo_arayuzu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_genel_fifo_arayuzu
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/iremn/genel_fifo_arayuzu/genel_fifo_arayuzu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2d62c284e795427a8f15be9b113fdbd6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_genel_fifo_arayuzu_behav xil_defaultlib.tb_genel_fifo_arayuzu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.UART_transmitter
Compiling module xil_defaultlib.UART_receiver
Compiling module xil_defaultlib.genel_fifo_arayuzu
Compiling module xil_defaultlib.tb_genel_fifo_arayuzu
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_genel_fifo_arayuzu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/iremn/genel_fifo_arayuzu/genel_fifo_arayuzu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_genel_fifo_arayuzu_behav -key {Behavioral:sim_1:Functional:tb_genel_fifo_arayuzu} -tclbatch {tb_genel_fifo_arayuzu.tcl} -view {C:/Users/iremn/genel_fifo_arayuzu/tb_genel_fifo_arayuzu_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/iremn/genel_fifo_arayuzu/tb_genel_fifo_arayuzu_behav.wcfg
source tb_genel_fifo_arayuzu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
burda3262
burda3262
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_genel_fifo_arayuzu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 970.867 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/iremn/genel_fifo_arayuzu/genel_fifo_arayuzu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_genel_fifo_arayuzu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/iremn/genel_fifo_arayuzu/genel_fifo_arayuzu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_genel_fifo_arayuzu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iremn/genel_fifo_arayuzu/genel_fifo_arayuzu.srcs/sources_1/new/UART_receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iremn/genel_fifo_arayuzu/genel_fifo_arayuzu.srcs/sources_1/new/UART_transmitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_transmitter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iremn/genel_fifo_arayuzu/genel_fifo_arayuzu.srcs/sources_1/new/genel_fifo_arayuzu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module genel_fifo_arayuzu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iremn/genel_fifo_arayuzu/genel_fifo_arayuzu.srcs/sim_1/new/tb_genel_fifo_arayuzu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_genel_fifo_arayuzu
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/iremn/genel_fifo_arayuzu/genel_fifo_arayuzu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2d62c284e795427a8f15be9b113fdbd6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_genel_fifo_arayuzu_behav xil_defaultlib.tb_genel_fifo_arayuzu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.UART_transmitter
Compiling module xil_defaultlib.UART_receiver
Compiling module xil_defaultlib.genel_fifo_arayuzu
Compiling module xil_defaultlib.tb_genel_fifo_arayuzu
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_genel_fifo_arayuzu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/iremn/genel_fifo_arayuzu/genel_fifo_arayuzu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_genel_fifo_arayuzu_behav -key {Behavioral:sim_1:Functional:tb_genel_fifo_arayuzu} -tclbatch {tb_genel_fifo_arayuzu.tcl} -view {C:/Users/iremn/genel_fifo_arayuzu/tb_genel_fifo_arayuzu_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/iremn/genel_fifo_arayuzu/tb_genel_fifo_arayuzu_behav.wcfg
source tb_genel_fifo_arayuzu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
burda3262
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_genel_fifo_arayuzu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 970.867 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/iremn/genel_fifo_arayuzu/genel_fifo_arayuzu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_genel_fifo_arayuzu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/iremn/genel_fifo_arayuzu/genel_fifo_arayuzu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_genel_fifo_arayuzu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iremn/genel_fifo_arayuzu/genel_fifo_arayuzu.srcs/sources_1/new/UART_receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iremn/genel_fifo_arayuzu/genel_fifo_arayuzu.srcs/sources_1/new/UART_transmitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_transmitter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iremn/genel_fifo_arayuzu/genel_fifo_arayuzu.srcs/sources_1/new/genel_fifo_arayuzu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module genel_fifo_arayuzu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iremn/genel_fifo_arayuzu/genel_fifo_arayuzu.srcs/sim_1/new/tb_genel_fifo_arayuzu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_genel_fifo_arayuzu
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/iremn/genel_fifo_arayuzu/genel_fifo_arayuzu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2d62c284e795427a8f15be9b113fdbd6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_genel_fifo_arayuzu_behav xil_defaultlib.tb_genel_fifo_arayuzu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.UART_transmitter
Compiling module xil_defaultlib.UART_receiver
Compiling module xil_defaultlib.genel_fifo_arayuzu
Compiling module xil_defaultlib.tb_genel_fifo_arayuzu
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_genel_fifo_arayuzu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/iremn/genel_fifo_arayuzu/genel_fifo_arayuzu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_genel_fifo_arayuzu_behav -key {Behavioral:sim_1:Functional:tb_genel_fifo_arayuzu} -tclbatch {tb_genel_fifo_arayuzu.tcl} -view {C:/Users/iremn/genel_fifo_arayuzu/tb_genel_fifo_arayuzu_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/iremn/genel_fifo_arayuzu/tb_genel_fifo_arayuzu_behav.wcfg
source tb_genel_fifo_arayuzu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
burda3262
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_genel_fifo_arayuzu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 970.867 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/iremn/genel_fifo_arayuzu/genel_fifo_arayuzu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_genel_fifo_arayuzu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/iremn/genel_fifo_arayuzu/genel_fifo_arayuzu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_genel_fifo_arayuzu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iremn/genel_fifo_arayuzu/genel_fifo_arayuzu.srcs/sources_1/new/UART_receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iremn/genel_fifo_arayuzu/genel_fifo_arayuzu.srcs/sources_1/new/UART_transmitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_transmitter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iremn/genel_fifo_arayuzu/genel_fifo_arayuzu.srcs/sources_1/new/genel_fifo_arayuzu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module genel_fifo_arayuzu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iremn/genel_fifo_arayuzu/genel_fifo_arayuzu.srcs/sim_1/new/tb_genel_fifo_arayuzu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_genel_fifo_arayuzu
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/iremn/genel_fifo_arayuzu/genel_fifo_arayuzu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2d62c284e795427a8f15be9b113fdbd6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_genel_fifo_arayuzu_behav xil_defaultlib.tb_genel_fifo_arayuzu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.UART_transmitter
Compiling module xil_defaultlib.UART_receiver
Compiling module xil_defaultlib.genel_fifo_arayuzu
Compiling module xil_defaultlib.tb_genel_fifo_arayuzu
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_genel_fifo_arayuzu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/iremn/genel_fifo_arayuzu/genel_fifo_arayuzu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_genel_fifo_arayuzu_behav -key {Behavioral:sim_1:Functional:tb_genel_fifo_arayuzu} -tclbatch {tb_genel_fifo_arayuzu.tcl} -view {C:/Users/iremn/genel_fifo_arayuzu/tb_genel_fifo_arayuzu_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/iremn/genel_fifo_arayuzu/tb_genel_fifo_arayuzu_behav.wcfg
source tb_genel_fifo_arayuzu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
burda3262
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_genel_fifo_arayuzu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 970.867 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/iremn/genel_fifo_arayuzu/genel_fifo_arayuzu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_genel_fifo_arayuzu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/iremn/genel_fifo_arayuzu/genel_fifo_arayuzu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_genel_fifo_arayuzu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iremn/genel_fifo_arayuzu/genel_fifo_arayuzu.srcs/sources_1/new/UART_receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iremn/genel_fifo_arayuzu/genel_fifo_arayuzu.srcs/sources_1/new/UART_transmitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_transmitter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iremn/genel_fifo_arayuzu/genel_fifo_arayuzu.srcs/sources_1/new/genel_fifo_arayuzu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module genel_fifo_arayuzu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iremn/genel_fifo_arayuzu/genel_fifo_arayuzu.srcs/sim_1/new/tb_genel_fifo_arayuzu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_genel_fifo_arayuzu
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/iremn/genel_fifo_arayuzu/genel_fifo_arayuzu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2d62c284e795427a8f15be9b113fdbd6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_genel_fifo_arayuzu_behav xil_defaultlib.tb_genel_fifo_arayuzu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.UART_transmitter
Compiling module xil_defaultlib.UART_receiver
Compiling module xil_defaultlib.genel_fifo_arayuzu
Compiling module xil_defaultlib.tb_genel_fifo_arayuzu
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_genel_fifo_arayuzu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/iremn/genel_fifo_arayuzu/genel_fifo_arayuzu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_genel_fifo_arayuzu_behav -key {Behavioral:sim_1:Functional:tb_genel_fifo_arayuzu} -tclbatch {tb_genel_fifo_arayuzu.tcl} -view {C:/Users/iremn/genel_fifo_arayuzu/tb_genel_fifo_arayuzu_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/iremn/genel_fifo_arayuzu/tb_genel_fifo_arayuzu_behav.wcfg
source tb_genel_fifo_arayuzu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
burda3262
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_genel_fifo_arayuzu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 970.867 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/iremn/genel_fifo_arayuzu/genel_fifo_arayuzu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_genel_fifo_arayuzu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/iremn/genel_fifo_arayuzu/genel_fifo_arayuzu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_genel_fifo_arayuzu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iremn/genel_fifo_arayuzu/genel_fifo_arayuzu.srcs/sources_1/new/UART_receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iremn/genel_fifo_arayuzu/genel_fifo_arayuzu.srcs/sources_1/new/UART_transmitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_transmitter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iremn/genel_fifo_arayuzu/genel_fifo_arayuzu.srcs/sources_1/new/genel_fifo_arayuzu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module genel_fifo_arayuzu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iremn/genel_fifo_arayuzu/genel_fifo_arayuzu.srcs/sim_1/new/tb_genel_fifo_arayuzu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_genel_fifo_arayuzu
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/iremn/genel_fifo_arayuzu/genel_fifo_arayuzu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2d62c284e795427a8f15be9b113fdbd6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_genel_fifo_arayuzu_behav xil_defaultlib.tb_genel_fifo_arayuzu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.UART_transmitter
Compiling module xil_defaultlib.UART_receiver
Compiling module xil_defaultlib.genel_fifo_arayuzu
Compiling module xil_defaultlib.tb_genel_fifo_arayuzu
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_genel_fifo_arayuzu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/iremn/genel_fifo_arayuzu/genel_fifo_arayuzu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_genel_fifo_arayuzu_behav -key {Behavioral:sim_1:Functional:tb_genel_fifo_arayuzu} -tclbatch {tb_genel_fifo_arayuzu.tcl} -view {C:/Users/iremn/genel_fifo_arayuzu/tb_genel_fifo_arayuzu_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/iremn/genel_fifo_arayuzu/tb_genel_fifo_arayuzu_behav.wcfg
source tb_genel_fifo_arayuzu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
burda3262
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_genel_fifo_arayuzu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 970.867 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/iremn/genel_fifo_arayuzu/genel_fifo_arayuzu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_genel_fifo_arayuzu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/iremn/genel_fifo_arayuzu/genel_fifo_arayuzu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_genel_fifo_arayuzu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iremn/genel_fifo_arayuzu/genel_fifo_arayuzu.srcs/sources_1/new/UART_receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iremn/genel_fifo_arayuzu/genel_fifo_arayuzu.srcs/sources_1/new/UART_transmitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_transmitter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iremn/genel_fifo_arayuzu/genel_fifo_arayuzu.srcs/sources_1/new/genel_fifo_arayuzu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module genel_fifo_arayuzu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iremn/genel_fifo_arayuzu/genel_fifo_arayuzu.srcs/sim_1/new/tb_genel_fifo_arayuzu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_genel_fifo_arayuzu
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/iremn/genel_fifo_arayuzu/genel_fifo_arayuzu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2d62c284e795427a8f15be9b113fdbd6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_genel_fifo_arayuzu_behav xil_defaultlib.tb_genel_fifo_arayuzu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.UART_transmitter
Compiling module xil_defaultlib.UART_receiver
Compiling module xil_defaultlib.genel_fifo_arayuzu
Compiling module xil_defaultlib.tb_genel_fifo_arayuzu
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_genel_fifo_arayuzu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/iremn/genel_fifo_arayuzu/genel_fifo_arayuzu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_genel_fifo_arayuzu_behav -key {Behavioral:sim_1:Functional:tb_genel_fifo_arayuzu} -tclbatch {tb_genel_fifo_arayuzu.tcl} -view {C:/Users/iremn/genel_fifo_arayuzu/tb_genel_fifo_arayuzu_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/iremn/genel_fifo_arayuzu/tb_genel_fifo_arayuzu_behav.wcfg
source tb_genel_fifo_arayuzu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
burda3262
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
0
0
0
0
0
0
0
0
0
0
0
0
0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_genel_fifo_arayuzu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 970.867 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/iremn/genel_fifo_arayuzu/genel_fifo_arayuzu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_genel_fifo_arayuzu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/iremn/genel_fifo_arayuzu/genel_fifo_arayuzu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_genel_fifo_arayuzu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iremn/genel_fifo_arayuzu/genel_fifo_arayuzu.srcs/sources_1/new/UART_receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iremn/genel_fifo_arayuzu/genel_fifo_arayuzu.srcs/sources_1/new/UART_transmitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_transmitter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iremn/genel_fifo_arayuzu/genel_fifo_arayuzu.srcs/sources_1/new/genel_fifo_arayuzu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module genel_fifo_arayuzu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iremn/genel_fifo_arayuzu/genel_fifo_arayuzu.srcs/sim_1/new/tb_genel_fifo_arayuzu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_genel_fifo_arayuzu
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/iremn/genel_fifo_arayuzu/genel_fifo_arayuzu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2d62c284e795427a8f15be9b113fdbd6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_genel_fifo_arayuzu_behav xil_defaultlib.tb_genel_fifo_arayuzu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.UART_transmitter
Compiling module xil_defaultlib.UART_receiver
Compiling module xil_defaultlib.genel_fifo_arayuzu
Compiling module xil_defaultlib.tb_genel_fifo_arayuzu
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_genel_fifo_arayuzu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/iremn/genel_fifo_arayuzu/genel_fifo_arayuzu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_genel_fifo_arayuzu_behav -key {Behavioral:sim_1:Functional:tb_genel_fifo_arayuzu} -tclbatch {tb_genel_fifo_arayuzu.tcl} -view {C:/Users/iremn/genel_fifo_arayuzu/tb_genel_fifo_arayuzu_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/iremn/genel_fifo_arayuzu/tb_genel_fifo_arayuzu_behav.wcfg
source tb_genel_fifo_arayuzu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
burda3262
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
0
0
0
0
0
0
0
0
0
0
0
0
0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_genel_fifo_arayuzu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 970.867 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/iremn/genel_fifo_arayuzu/genel_fifo_arayuzu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_genel_fifo_arayuzu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/iremn/genel_fifo_arayuzu/genel_fifo_arayuzu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_genel_fifo_arayuzu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iremn/genel_fifo_arayuzu/genel_fifo_arayuzu.srcs/sources_1/new/UART_receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iremn/genel_fifo_arayuzu/genel_fifo_arayuzu.srcs/sources_1/new/UART_transmitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_transmitter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iremn/genel_fifo_arayuzu/genel_fifo_arayuzu.srcs/sources_1/new/genel_fifo_arayuzu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module genel_fifo_arayuzu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iremn/genel_fifo_arayuzu/genel_fifo_arayuzu.srcs/sim_1/new/tb_genel_fifo_arayuzu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_genel_fifo_arayuzu
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/iremn/genel_fifo_arayuzu/genel_fifo_arayuzu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2d62c284e795427a8f15be9b113fdbd6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_genel_fifo_arayuzu_behav xil_defaultlib.tb_genel_fifo_arayuzu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.UART_transmitter
Compiling module xil_defaultlib.UART_receiver
Compiling module xil_defaultlib.genel_fifo_arayuzu
Compiling module xil_defaultlib.tb_genel_fifo_arayuzu
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_genel_fifo_arayuzu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/iremn/genel_fifo_arayuzu/genel_fifo_arayuzu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_genel_fifo_arayuzu_behav -key {Behavioral:sim_1:Functional:tb_genel_fifo_arayuzu} -tclbatch {tb_genel_fifo_arayuzu.tcl} -view {C:/Users/iremn/genel_fifo_arayuzu/tb_genel_fifo_arayuzu_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/iremn/genel_fifo_arayuzu/tb_genel_fifo_arayuzu_behav.wcfg
source tb_genel_fifo_arayuzu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
1
1
1
1
1
1
1
1
1
1
1
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
0
0
0
0
0
0
0
0
0
0
0
0
0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_genel_fifo_arayuzu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 970.867 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/iremn/genel_fifo_arayuzu/genel_fifo_arayuzu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_genel_fifo_arayuzu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/iremn/genel_fifo_arayuzu/genel_fifo_arayuzu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_genel_fifo_arayuzu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iremn/genel_fifo_arayuzu/genel_fifo_arayuzu.srcs/sources_1/new/UART_receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iremn/genel_fifo_arayuzu/genel_fifo_arayuzu.srcs/sources_1/new/UART_transmitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_transmitter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iremn/genel_fifo_arayuzu/genel_fifo_arayuzu.srcs/sources_1/new/genel_fifo_arayuzu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module genel_fifo_arayuzu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iremn/genel_fifo_arayuzu/genel_fifo_arayuzu.srcs/sim_1/new/tb_genel_fifo_arayuzu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_genel_fifo_arayuzu
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/iremn/genel_fifo_arayuzu/genel_fifo_arayuzu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2d62c284e795427a8f15be9b113fdbd6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_genel_fifo_arayuzu_behav xil_defaultlib.tb_genel_fifo_arayuzu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.UART_transmitter
Compiling module xil_defaultlib.UART_receiver
Compiling module xil_defaultlib.genel_fifo_arayuzu
Compiling module xil_defaultlib.tb_genel_fifo_arayuzu
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_genel_fifo_arayuzu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/iremn/genel_fifo_arayuzu/genel_fifo_arayuzu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_genel_fifo_arayuzu_behav -key {Behavioral:sim_1:Functional:tb_genel_fifo_arayuzu} -tclbatch {tb_genel_fifo_arayuzu.tcl} -view {C:/Users/iremn/genel_fifo_arayuzu/tb_genel_fifo_arayuzu_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/iremn/genel_fifo_arayuzu/tb_genel_fifo_arayuzu_behav.wcfg
source tb_genel_fifo_arayuzu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
1
1
1
1
1
1
1
1
1
1
1
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
0
0
0
0
0
0
0
0
0
0
0
0
0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_genel_fifo_arayuzu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 970.867 ; gain = 0.000
