01000000011a00006a3761657000000000000000475020200008010000080100CSBL Revision: 01.00.10.01 (Feb 22 2023 - 13:03:23)
Waiting for tifs.bin ...
CCCTIFS  ver: 8.6.3--v08.06.03 (Chill Capybar
Waiting for multicore app ...
CCCC
 DCC Example Test Application

DCC_Test_init: Init MCU ESM complete


SDL DCC EXAMPLE TEST: Start UC-4

INSTANCE: MCU_DCC0

Source clock: HFOSC0

Test clock source: CBASS
SDL DCC EXAMPLE TEST: Seed values calculation done.
SDL DCC EXAMPLE TEST: DCC configured
SDL DCC EXAMPLE TEST: Enabling DCC and waiting for completion interrupt
SDL DCC EXAMPLE TEST: DCC Generated completion interrupt
SDL DCC EXAMPLE TEST: No Clock Drift was observed

Test clock source: MCAN
SDL DCC EXAMPLE TEST: Seed values calculation done.
SDL DCC EXAMPLE TEST: DCC configured
SDL DCC EXAMPLE TEST: Enabling DCC and waiting for completion interrupt
SDL DCC EXAMPLE TEST: DCC Generated completion interrupt
SDL DCC EXAMPLE TEST: No Clock Drift was observed

Test clock source: ADC
SDL DCC EXAMPLE TEST: Seed values calculation done.
SDL DCC EXAMPLE TEST: DCC configured
SDL DCC EXAMPLE TEST: Enabling DCC and waiting for completion interrupt
SDL DCC EXAMPLE TEST: DCC Generated completion interrupt
SDL DCC EXAMPLE TEST: No Clock Drift was observed




SDL DCC EXAMPLE TEST: Start UC-2

INSTANCE: MCU_DCC0

Source clock: RC OSC

Test clock source: CBASS
SDL DCC EXAMPLE TEST: Seed values calculation done.
SDL DCC EXAMPLE TEST: DCC configured
SDL DCC EXAMPLE TEST: Enabling DCC and waiting for completion interrupt
SDL DCC EXAMPLE TEST: DCC Generated completion interrupt
SDL DCC EXAMPLE TEST: No Clock Drift was observed

Test clock source: MCAN
SDL DCC EXAMPLE TEST: Seed values calculation done.
SDL DCC EXAMPLE TEST: DCC configured
SDL DCC EXAMPLE TEST: Enabling DCC and waiting for completion interrupt
SDL DCC EXAMPLE TEST: DCC Generated completion interrupt
SDL DCC EXAMPLE TEST: No Clock Drift was observed

Test clock source: ADC
SDL DCC EXAMPLE TEST: Seed values calculation done.
SDL DCC EXAMPLE TEST: DCC configured
SDL DCC EXAMPLE TEST: Enabling DCC and waiting for completion interrupt
SDL DCC EXAMPLE TEST: DCC Generated completion interrupt
SDL DCC EXAMPLE TEST: No Clock Drift was observed

Test Name: DCC EXAMPLE TEST  PASSED

 All tests have passed.

