/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [2:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [2:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [2:0] celloutsig_0_13z;
  reg [13:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [18:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [3:0] celloutsig_0_19z;
  wire [2:0] celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [4:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_35z;
  wire [4:0] celloutsig_0_3z;
  wire celloutsig_0_42z;
  reg [6:0] celloutsig_0_46z;
  wire [5:0] celloutsig_0_4z;
  wire [2:0] celloutsig_0_52z;
  wire [9:0] celloutsig_0_55z;
  wire [17:0] celloutsig_0_5z;
  wire celloutsig_0_66z;
  wire [3:0] celloutsig_0_6z;
  reg [10:0] celloutsig_0_7z;
  wire [13:0] celloutsig_0_8z;
  wire celloutsig_0_96z;
  wire celloutsig_0_97z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [19:0] celloutsig_1_18z;
  wire [5:0] celloutsig_1_19z;
  wire [33:0] celloutsig_1_1z;
  wire [4:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  reg [7:0] celloutsig_1_6z;
  wire [6:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_12z = celloutsig_0_8z[10] ? celloutsig_0_11z[1] : celloutsig_0_5z[11];
  assign celloutsig_1_3z = !(in_data[167] ? celloutsig_1_2z[1] : celloutsig_1_0z);
  assign celloutsig_0_42z = celloutsig_0_5z[3] ^ celloutsig_0_29z[0];
  assign celloutsig_0_96z = celloutsig_0_66z ^ celloutsig_0_42z;
  assign celloutsig_0_10z = celloutsig_0_7z[10] ^ celloutsig_0_7z[6];
  assign celloutsig_0_4z = { in_data[55:53], celloutsig_0_1z } + { in_data[49:45], celloutsig_0_2z };
  assign celloutsig_0_5z = { in_data[13:12], celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_2z } + { celloutsig_0_3z[3:0], celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_4z };
  assign celloutsig_0_52z = celloutsig_0_5z[4:2] + celloutsig_0_14z[5:3];
  assign celloutsig_1_1z = { in_data[171:140], celloutsig_1_0z, celloutsig_1_0z } + in_data[130:97];
  assign celloutsig_1_8z = in_data[172:166] + celloutsig_1_1z[11:5];
  assign celloutsig_1_19z = celloutsig_1_6z[5:0] & { celloutsig_1_1z[28:26], celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_11z };
  assign celloutsig_0_1z = in_data[49:47] & in_data[72:70];
  assign celloutsig_0_35z = { celloutsig_0_5z[13:7], celloutsig_0_18z, celloutsig_0_19z, celloutsig_0_0z } == { celloutsig_0_7z[10:1], celloutsig_0_1z, celloutsig_0_22z, celloutsig_0_22z };
  assign celloutsig_1_5z = { in_data[136:132], celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_0z } == in_data[147:127];
  assign celloutsig_0_18z = { celloutsig_0_1z, celloutsig_0_11z } == { celloutsig_0_8z[3:2], celloutsig_0_17z, celloutsig_0_0z };
  assign celloutsig_0_23z = { celloutsig_0_3z[3:1], celloutsig_0_9z } <= celloutsig_0_8z[7:4];
  assign celloutsig_0_55z = celloutsig_0_7z[10:1] % { 1'h1, celloutsig_0_5z[9:2], celloutsig_0_35z };
  assign celloutsig_0_8z = { celloutsig_0_7z[10:1], celloutsig_0_1z, celloutsig_0_2z } % { 1'h1, celloutsig_0_7z[8:1], celloutsig_0_3z };
  assign celloutsig_0_11z = celloutsig_0_4z[5:3] % { 1'h1, celloutsig_0_7z[8], celloutsig_0_10z };
  assign celloutsig_0_16z = { celloutsig_0_14z[3], celloutsig_0_1z, celloutsig_0_8z, celloutsig_0_9z } % { 1'h1, celloutsig_0_5z };
  assign celloutsig_1_0z = in_data[142:134] != in_data[131:123];
  assign celloutsig_1_11z = { celloutsig_1_6z[6:0], celloutsig_1_3z } != { celloutsig_1_8z[0], celloutsig_1_8z };
  assign celloutsig_0_2z = in_data[21:8] != { celloutsig_0_0z[2:1], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_1_4z = { celloutsig_1_1z[4:0], celloutsig_1_0z } !== { celloutsig_1_2z, celloutsig_1_3z };
  assign celloutsig_1_9z = in_data[144:135] !== { celloutsig_1_8z[6:4], celloutsig_1_8z };
  assign celloutsig_0_21z = { celloutsig_0_16z[18:7], celloutsig_0_17z, celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_15z, celloutsig_0_9z, celloutsig_0_13z } !== { celloutsig_0_6z[3:2], celloutsig_0_9z, celloutsig_0_15z, celloutsig_0_12z, celloutsig_0_0z, celloutsig_0_16z };
  assign celloutsig_0_66z = | celloutsig_0_55z[9:3];
  assign celloutsig_0_97z = | { celloutsig_0_52z, celloutsig_0_46z, celloutsig_0_21z };
  assign celloutsig_0_0z = in_data[61:59] << in_data[59:57];
  assign celloutsig_0_13z = celloutsig_0_6z[3:1] << celloutsig_0_0z;
  assign celloutsig_0_19z = { celloutsig_0_14z[8:6], celloutsig_0_12z } << celloutsig_0_3z[4:1];
  assign celloutsig_0_29z = { celloutsig_0_19z[1], celloutsig_0_21z, celloutsig_0_23z, celloutsig_0_15z, celloutsig_0_2z } << celloutsig_0_4z[5:1];
  assign celloutsig_1_2z = in_data[105:101] >> in_data[105:101];
  assign celloutsig_0_3z = in_data[54:50] >>> { in_data[58:57], celloutsig_0_1z };
  assign celloutsig_0_6z = celloutsig_0_3z[4:1] >>> celloutsig_0_3z[3:0];
  assign celloutsig_1_18z = { celloutsig_1_1z[20:7], celloutsig_1_2z, celloutsig_1_12z } >>> { in_data[125:120], celloutsig_1_2z, celloutsig_1_12z, celloutsig_1_6z };
  assign celloutsig_1_12z = ~((celloutsig_1_11z & celloutsig_1_1z[1]) | celloutsig_1_9z);
  assign celloutsig_0_17z = ~((celloutsig_0_3z[1] & celloutsig_0_16z[5]) | celloutsig_0_5z[13]);
  always_latch
    if (clkin_data[64]) celloutsig_0_46z = 7'h00;
    else if (celloutsig_1_19z[0]) celloutsig_0_46z = celloutsig_0_16z[14:8];
  always_latch
    if (!clkin_data[64]) celloutsig_0_7z = 11'h000;
    else if (!celloutsig_1_19z[0]) celloutsig_0_7z = { in_data[4:0], celloutsig_0_1z, celloutsig_0_0z };
  always_latch
    if (!clkin_data[96]) celloutsig_1_6z = 8'h00;
    else if (clkin_data[32]) celloutsig_1_6z = celloutsig_1_1z[11:4];
  always_latch
    if (clkin_data[64]) celloutsig_0_14z = 14'h0000;
    else if (!celloutsig_1_19z[0]) celloutsig_0_14z = { celloutsig_0_8z[3], celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_9z = ~((celloutsig_0_3z[3] & celloutsig_0_8z[7]) | (celloutsig_0_3z[2] & celloutsig_0_1z[0]));
  assign celloutsig_0_15z = ~((celloutsig_0_0z[1] & in_data[1]) | (celloutsig_0_12z & celloutsig_0_0z[0]));
  assign celloutsig_0_22z = ~((celloutsig_0_6z[1] & celloutsig_0_7z[4]) | (celloutsig_0_7z[7] & celloutsig_0_21z));
  assign { out_data[147:128], out_data[101:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_96z, celloutsig_0_97z };
endmodule
