Source Block: hdl/library/jesd204/jesd204_rx/jesd204_rx_ctrl_64b.v@81:120@HdlStmProcess
assign emb_lock_masked = emb_lock | cfg_lanes_disable;

assign all_block_sync = &phy_block_sync_masked;
assign all_emb_lock = &emb_lock_masked;

always @(*) begin
  next_state = state;
  rst_good_cnt = 1'b1;
  case (state)
    STATE_RESET:
      next_state = STATE_WAIT_BS;
    STATE_WAIT_BS:
      if (all_block_sync) begin
        rst_good_cnt = 1'b0;
        if (&good_cnt) begin
          next_state = STATE_BLOCK_SYNC;
        end
      end
    STATE_BLOCK_SYNC:
      if (~all_block_sync) begin
        next_state = STATE_WAIT_BS;
      end else if (all_emb_lock & ~buffer_release_n) begin
        rst_good_cnt = 1'b0;
        if (&good_cnt) begin
          next_state = STATE_DATA;
        end
      end
    STATE_DATA:
      if (~all_block_sync) begin
        next_state = STATE_WAIT_BS;
      end else if (~all_emb_lock | buffer_release_n) begin
        next_state = STATE_BLOCK_SYNC;
      end
  endcase
end

// Wait n consecutive valid cycles before jumping into next state
always @(posedge clk) begin
  if (reset || rst_good_cnt) begin
    good_cnt <= 'h0;

Diff Content:
+ 88   event_unexpected_lane_state_error = 1'b0;
+ 110         event_unexpected_lane_state_error = 1'b1;
+ 112         event_unexpected_lane_state_error = 1'b1;

Clone Blocks:
