Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
<<<<<<< HEAD
| Date         : Tue Jun 26 08:38:05 2018
=======
| Date         : Tue Jun 19 09:31:28 2018
>>>>>>> e8da86e9cd176b9e2736abcff44beaa767b934a1
| Host         : DSK-G433-P09W7 running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file Digitaluhr_timing_summary_routed.rpt -rpx Digitaluhr_timing_summary_routed.rpx
| Design       : Digitaluhr
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
<<<<<<< HEAD
      5.469        0.000                      0                  125        0.172        0.000                      0                  125        4.500        0.000                       0                   104  
=======
      5.237        0.000                      0                  119        0.173        0.000                      0                  119        4.500        0.000                       0                   102  
>>>>>>> e8da86e9cd176b9e2736abcff44beaa767b934a1


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
Clock  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
<<<<<<< HEAD
Clock               5.469        0.000                      0                  125        0.172        0.000                      0                  125        4.500        0.000                       0                   104  
=======
Clock               5.237        0.000                      0                  119        0.173        0.000                      0                  119        4.500        0.000                       0                   102  
>>>>>>> e8da86e9cd176b9e2736abcff44beaa767b934a1


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  Clock
  To Clock:  Clock

<<<<<<< HEAD
Setup :            0  Failing Endpoints,  Worst Slack        5.469ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.172ns,  Total Violation        0.000ns
=======
Setup :            0  Failing Endpoints,  Worst Slack        5.237ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.173ns,  Total Violation        0.000ns
>>>>>>> e8da86e9cd176b9e2736abcff44beaa767b934a1
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
<<<<<<< HEAD
Slack (MET) :             5.469ns  (required time - arrival time)
  Source:                 Decoder_7Seg_inst/freq_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Decoder_7Seg_inst/freq_counter_reg[30]/D
=======
Slack (MET) :             5.237ns  (required time - arrival time)
  Source:                 Decoder_7Seg_inst/freq_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Decoder_7Seg_inst/freq_counter_reg[31]/D
>>>>>>> e8da86e9cd176b9e2736abcff44beaa767b934a1
                            (rising edge-triggered cell FDCE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clock rise@10.000ns - Clock rise@0.000ns)
<<<<<<< HEAD
  Data Path Delay:        4.590ns  (logic 2.660ns (57.957%)  route 1.930ns (42.043%))
  Logic Levels:           10  (CARRY4=8 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.139ns = ( 15.139 - 10.000 ) 
    Source Clock Delay      (SCD):    5.596ns
=======
  Data Path Delay:        4.821ns  (logic 2.352ns (48.785%)  route 2.469ns (51.215%))
  Logic Levels:           9  (CARRY4=8 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.139ns = ( 15.139 - 10.000 ) 
    Source Clock Delay      (SCD):    5.597ns
>>>>>>> e8da86e9cd176b9e2736abcff44beaa767b934a1
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  Clock_IBUF_BUFG_inst/O
<<<<<<< HEAD
                         net (fo=103, routed)         1.834     5.596    Decoder_7Seg_inst/Clock_IBUF_BUFG
    SLICE_X2Y42          FDCE                                         r  Decoder_7Seg_inst/freq_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y42          FDCE (Prop_fdce_C_Q)         0.478     6.074 f  Decoder_7Seg_inst/freq_counter_reg[1]/Q
                         net (fo=3, routed)           0.967     7.041    Decoder_7Seg_inst/freq_counter_reg_n_0_[1]
    SLICE_X1Y40          LUT1 (Prop_lut1_I0_O)        0.301     7.342 r  Decoder_7Seg_inst/freq_counter[4]_i_6/O
                         net (fo=1, routed)           0.000     7.342    Decoder_7Seg_inst/freq_counter[4]_i_6_n_0
    SLICE_X1Y40          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.874 r  Decoder_7Seg_inst/freq_counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.874    Decoder_7Seg_inst/freq_counter_reg[4]_i_2_n_0
    SLICE_X1Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.988 r  Decoder_7Seg_inst/freq_counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.988    Decoder_7Seg_inst/freq_counter_reg[8]_i_2_n_0
    SLICE_X1Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.102 r  Decoder_7Seg_inst/freq_counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.102    Decoder_7Seg_inst/freq_counter_reg[12]_i_2_n_0
    SLICE_X1Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.216 r  Decoder_7Seg_inst/freq_counter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.216    Decoder_7Seg_inst/freq_counter_reg[16]_i_2_n_0
    SLICE_X1Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.330 r  Decoder_7Seg_inst/freq_counter_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.330    Decoder_7Seg_inst/freq_counter_reg[20]_i_2_n_0
    SLICE_X1Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.444 r  Decoder_7Seg_inst/freq_counter_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.444    Decoder_7Seg_inst/freq_counter_reg[24]_i_2_n_0
    SLICE_X1Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.558 r  Decoder_7Seg_inst/freq_counter_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.558    Decoder_7Seg_inst/freq_counter_reg[28]_i_2_n_0
    SLICE_X1Y47          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.892 r  Decoder_7Seg_inst/freq_counter_reg[31]_i_3/O[1]
                         net (fo=1, routed)           0.963     9.855    Decoder_7Seg_inst/freq_counter_reg[31]_i_3_n_6
    SLICE_X2Y45          LUT3 (Prop_lut3_I2_O)        0.331    10.186 r  Decoder_7Seg_inst/freq_counter[30]_i_1/O
                         net (fo=1, routed)           0.000    10.186    Decoder_7Seg_inst/freq_counter[30]
    SLICE_X2Y45          FDCE                                         r  Decoder_7Seg_inst/freq_counter_reg[30]/D
=======
                         net (fo=101, routed)         1.835     5.597    Decoder_7Seg_inst/CLK
    SLICE_X0Y46          FDCE                                         r  Decoder_7Seg_inst/freq_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDCE (Prop_fdce_C_Q)         0.518     6.115 r  Decoder_7Seg_inst/freq_counter_reg[0]/Q
                         net (fo=34, routed)          1.519     7.634    Decoder_7Seg_inst/freq_counter_reg_n_0_[0]
    SLICE_X1Y40          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.214 r  Decoder_7Seg_inst/freq_counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.214    Decoder_7Seg_inst/freq_counter_reg[4]_i_2_n_0
    SLICE_X1Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.328 r  Decoder_7Seg_inst/freq_counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.328    Decoder_7Seg_inst/freq_counter_reg[8]_i_2_n_0
    SLICE_X1Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.442 r  Decoder_7Seg_inst/freq_counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.442    Decoder_7Seg_inst/freq_counter_reg[12]_i_2_n_0
    SLICE_X1Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.556 r  Decoder_7Seg_inst/freq_counter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.556    Decoder_7Seg_inst/freq_counter_reg[16]_i_2_n_0
    SLICE_X1Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.670 r  Decoder_7Seg_inst/freq_counter_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.670    Decoder_7Seg_inst/freq_counter_reg[20]_i_2_n_0
    SLICE_X1Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.784 r  Decoder_7Seg_inst/freq_counter_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.784    Decoder_7Seg_inst/freq_counter_reg[24]_i_2_n_0
    SLICE_X1Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.898 r  Decoder_7Seg_inst/freq_counter_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.898    Decoder_7Seg_inst/freq_counter_reg[28]_i_2_n_0
    SLICE_X1Y47          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.137 r  Decoder_7Seg_inst/freq_counter_reg[31]_i_3/O[2]
                         net (fo=1, routed)           0.950    10.088    Decoder_7Seg_inst/freq_counter_reg[31]_i_3_n_5
    SLICE_X0Y45          LUT3 (Prop_lut3_I2_O)        0.331    10.419 r  Decoder_7Seg_inst/freq_counter[31]_i_1/O
                         net (fo=1, routed)           0.000    10.419    Decoder_7Seg_inst/freq_counter[31]
    SLICE_X0Y45          FDCE                                         r  Decoder_7Seg_inst/freq_counter_reg[31]/D
>>>>>>> e8da86e9cd176b9e2736abcff44beaa767b934a1
  -------------------------------------------------------------------    -------------------

                         (clock Clock rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  Clock (IN)
                         net (fo=0)                   0.000    10.000    Clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  Clock_IBUF_BUFG_inst/O
<<<<<<< HEAD
                         net (fo=103, routed)         1.656    15.139    Decoder_7Seg_inst/Clock_IBUF_BUFG
    SLICE_X2Y45          FDCE                                         r  Decoder_7Seg_inst/freq_counter_reg[30]/C
                         clock pessimism              0.433    15.572    
                         clock uncertainty           -0.035    15.537    
    SLICE_X2Y45          FDCE (Setup_fdce_C_D)        0.118    15.655    Decoder_7Seg_inst/freq_counter_reg[30]
  -------------------------------------------------------------------
                         required time                         15.655    
                         arrival time                         -10.186    
  -------------------------------------------------------------------
                         slack                                  5.469    

Slack (MET) :             5.498ns  (required time - arrival time)
  Source:                 Freq_Divider_inst/freq_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Freq_Divider_inst/freq_counter_reg[29]/D
=======
                         net (fo=101, routed)         1.656    15.139    Decoder_7Seg_inst/CLK
    SLICE_X0Y45          FDCE                                         r  Decoder_7Seg_inst/freq_counter_reg[31]/C
                         clock pessimism              0.433    15.572    
                         clock uncertainty           -0.035    15.537    
    SLICE_X0Y45          FDCE (Setup_fdce_C_D)        0.118    15.655    Decoder_7Seg_inst/freq_counter_reg[31]
  -------------------------------------------------------------------
                         required time                         15.655    
                         arrival time                         -10.419    
  -------------------------------------------------------------------
                         slack                                  5.237    

Slack (MET) :             5.243ns  (required time - arrival time)
  Source:                 Decoder_7Seg_inst/freq_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Decoder_7Seg_inst/freq_counter_reg[29]/D
>>>>>>> e8da86e9cd176b9e2736abcff44beaa767b934a1
                            (rising edge-triggered cell FDCE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clock rise@10.000ns - Clock rise@0.000ns)
<<<<<<< HEAD
  Data Path Delay:        4.498ns  (logic 2.267ns (50.402%)  route 2.231ns (49.598%))
  Logic Levels:           9  (CARRY4=8 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.139ns = ( 15.139 - 10.000 ) 
    Source Clock Delay      (SCD):    5.597ns
    Clock Pessimism Removal (CPR):    0.458ns
=======
  Data Path Delay:        4.814ns  (logic 2.331ns (48.418%)  route 2.483ns (51.582%))
  Logic Levels:           9  (CARRY4=8 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.139ns = ( 15.139 - 10.000 ) 
    Source Clock Delay      (SCD):    5.597ns
    Clock Pessimism Removal (CPR):    0.433ns
>>>>>>> e8da86e9cd176b9e2736abcff44beaa767b934a1
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  Clock_IBUF_BUFG_inst/O
<<<<<<< HEAD
                         net (fo=103, routed)         1.835     5.597    Freq_Divider_inst/Clock_IBUF_BUFG
    SLICE_X5Y48          FDCE                                         r  Freq_Divider_inst/freq_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y48          FDCE (Prop_fdce_C_Q)         0.456     6.053 r  Freq_Divider_inst/freq_counter_reg[0]/Q
                         net (fo=34, routed)          1.371     7.425    Freq_Divider_inst/freq_counter_reg_n_0_[0]
    SLICE_X4Y41          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     8.020 r  Freq_Divider_inst/freq_counter_reg[4]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.020    Freq_Divider_inst/freq_counter_reg[4]_i_2__0_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.137 r  Freq_Divider_inst/freq_counter_reg[8]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.137    Freq_Divider_inst/freq_counter_reg[8]_i_2__0_n_0
    SLICE_X4Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.254 r  Freq_Divider_inst/freq_counter_reg[12]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.254    Freq_Divider_inst/freq_counter_reg[12]_i_2__0_n_0
    SLICE_X4Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.371 r  Freq_Divider_inst/freq_counter_reg[16]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.371    Freq_Divider_inst/freq_counter_reg[16]_i_2__0_n_0
    SLICE_X4Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.488 r  Freq_Divider_inst/freq_counter_reg[20]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.488    Freq_Divider_inst/freq_counter_reg[20]_i_2__0_n_0
    SLICE_X4Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.605 r  Freq_Divider_inst/freq_counter_reg[24]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.605    Freq_Divider_inst/freq_counter_reg[24]_i_2__0_n_0
    SLICE_X4Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.722 r  Freq_Divider_inst/freq_counter_reg[28]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.722    Freq_Divider_inst/freq_counter_reg[28]_i_2__0_n_0
    SLICE_X4Y48          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.941 r  Freq_Divider_inst/freq_counter_reg[31]_i_3__0/O[0]
                         net (fo=1, routed)           0.859     9.800    Freq_Divider_inst/data0[29]
    SLICE_X5Y48          LUT3 (Prop_lut3_I2_O)        0.295    10.095 r  Freq_Divider_inst/freq_counter[29]_i_1__0/O
                         net (fo=1, routed)           0.000    10.095    Freq_Divider_inst/freq_counter[29]
    SLICE_X5Y48          FDCE                                         r  Freq_Divider_inst/freq_counter_reg[29]/D
=======
                         net (fo=101, routed)         1.835     5.597    Decoder_7Seg_inst/CLK
    SLICE_X0Y46          FDCE                                         r  Decoder_7Seg_inst/freq_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDCE (Prop_fdce_C_Q)         0.518     6.115 r  Decoder_7Seg_inst/freq_counter_reg[0]/Q
                         net (fo=34, routed)          1.519     7.634    Decoder_7Seg_inst/freq_counter_reg_n_0_[0]
    SLICE_X1Y40          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.214 r  Decoder_7Seg_inst/freq_counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.214    Decoder_7Seg_inst/freq_counter_reg[4]_i_2_n_0
    SLICE_X1Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.328 r  Decoder_7Seg_inst/freq_counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.328    Decoder_7Seg_inst/freq_counter_reg[8]_i_2_n_0
    SLICE_X1Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.442 r  Decoder_7Seg_inst/freq_counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.442    Decoder_7Seg_inst/freq_counter_reg[12]_i_2_n_0
    SLICE_X1Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.556 r  Decoder_7Seg_inst/freq_counter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.556    Decoder_7Seg_inst/freq_counter_reg[16]_i_2_n_0
    SLICE_X1Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.670 r  Decoder_7Seg_inst/freq_counter_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.670    Decoder_7Seg_inst/freq_counter_reg[20]_i_2_n_0
    SLICE_X1Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.784 r  Decoder_7Seg_inst/freq_counter_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.784    Decoder_7Seg_inst/freq_counter_reg[24]_i_2_n_0
    SLICE_X1Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.898 r  Decoder_7Seg_inst/freq_counter_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.898    Decoder_7Seg_inst/freq_counter_reg[28]_i_2_n_0
    SLICE_X1Y47          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.120 r  Decoder_7Seg_inst/freq_counter_reg[31]_i_3/O[0]
                         net (fo=1, routed)           0.965    10.085    Decoder_7Seg_inst/freq_counter_reg[31]_i_3_n_7
    SLICE_X0Y45          LUT3 (Prop_lut3_I2_O)        0.327    10.412 r  Decoder_7Seg_inst/freq_counter[29]_i_1/O
                         net (fo=1, routed)           0.000    10.412    Decoder_7Seg_inst/freq_counter[29]
    SLICE_X0Y45          FDCE                                         r  Decoder_7Seg_inst/freq_counter_reg[29]/D
>>>>>>> e8da86e9cd176b9e2736abcff44beaa767b934a1
  -------------------------------------------------------------------    -------------------

                         (clock Clock rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  Clock (IN)
                         net (fo=0)                   0.000    10.000    Clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  Clock_IBUF_BUFG_inst/O
<<<<<<< HEAD
                         net (fo=103, routed)         1.656    15.139    Freq_Divider_inst/Clock_IBUF_BUFG
    SLICE_X5Y48          FDCE                                         r  Freq_Divider_inst/freq_counter_reg[29]/C
                         clock pessimism              0.458    15.597    
                         clock uncertainty           -0.035    15.562    
    SLICE_X5Y48          FDCE (Setup_fdce_C_D)        0.031    15.593    Freq_Divider_inst/freq_counter_reg[29]
  -------------------------------------------------------------------
                         required time                         15.593    
                         arrival time                         -10.095    
  -------------------------------------------------------------------
                         slack                                  5.498    

Slack (MET) :             5.538ns  (required time - arrival time)
  Source:                 Freq_Divider_inst/freq_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Freq_Divider_inst/freq_counter_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clock rise@10.000ns - Clock rise@0.000ns)
  Data Path Delay:        4.502ns  (logic 2.321ns (51.555%)  route 2.181ns (48.445%))
  Logic Levels:           9  (CARRY4=8 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.139ns = ( 15.139 - 10.000 ) 
    Source Clock Delay      (SCD):    5.597ns
    Clock Pessimism Removal (CPR):    0.458ns
=======
                         net (fo=101, routed)         1.656    15.139    Decoder_7Seg_inst/CLK
    SLICE_X0Y45          FDCE                                         r  Decoder_7Seg_inst/freq_counter_reg[29]/C
                         clock pessimism              0.433    15.572    
                         clock uncertainty           -0.035    15.537    
    SLICE_X0Y45          FDCE (Setup_fdce_C_D)        0.118    15.655    Decoder_7Seg_inst/freq_counter_reg[29]
  -------------------------------------------------------------------
                         required time                         15.655    
                         arrival time                         -10.412    
  -------------------------------------------------------------------
                         slack                                  5.243    

Slack (MET) :             5.269ns  (required time - arrival time)
  Source:                 Hour10_Count_inst/count_int_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Hour1_Count_inst/Enable_Out_reg/D
                            (rising edge-triggered cell FDRE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clock rise@10.000ns - Clock rise@0.000ns)
  Data Path Delay:        4.342ns  (logic 1.109ns (25.542%)  route 3.233ns (74.458%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.138ns = ( 15.138 - 10.000 ) 
    Source Clock Delay      (SCD):    5.596ns
    Clock Pessimism Removal (CPR):    0.433ns
>>>>>>> e8da86e9cd176b9e2736abcff44beaa767b934a1
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  Clock_IBUF_BUFG_inst/O
<<<<<<< HEAD
                         net (fo=103, routed)         1.835     5.597    Freq_Divider_inst/Clock_IBUF_BUFG
    SLICE_X5Y48          FDCE                                         r  Freq_Divider_inst/freq_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y48          FDCE (Prop_fdce_C_Q)         0.456     6.053 r  Freq_Divider_inst/freq_counter_reg[0]/Q
                         net (fo=34, routed)          1.371     7.425    Freq_Divider_inst/freq_counter_reg_n_0_[0]
    SLICE_X4Y41          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     8.020 r  Freq_Divider_inst/freq_counter_reg[4]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.020    Freq_Divider_inst/freq_counter_reg[4]_i_2__0_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.137 r  Freq_Divider_inst/freq_counter_reg[8]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.137    Freq_Divider_inst/freq_counter_reg[8]_i_2__0_n_0
    SLICE_X4Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.254 r  Freq_Divider_inst/freq_counter_reg[12]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.254    Freq_Divider_inst/freq_counter_reg[12]_i_2__0_n_0
    SLICE_X4Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.371 r  Freq_Divider_inst/freq_counter_reg[16]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.371    Freq_Divider_inst/freq_counter_reg[16]_i_2__0_n_0
    SLICE_X4Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.488 r  Freq_Divider_inst/freq_counter_reg[20]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.488    Freq_Divider_inst/freq_counter_reg[20]_i_2__0_n_0
    SLICE_X4Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.605 r  Freq_Divider_inst/freq_counter_reg[24]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.605    Freq_Divider_inst/freq_counter_reg[24]_i_2__0_n_0
    SLICE_X4Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.722 r  Freq_Divider_inst/freq_counter_reg[28]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.722    Freq_Divider_inst/freq_counter_reg[28]_i_2__0_n_0
    SLICE_X4Y48          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.961 r  Freq_Divider_inst/freq_counter_reg[31]_i_3__0/O[2]
                         net (fo=1, routed)           0.810     9.770    Freq_Divider_inst/data0[31]
    SLICE_X5Y48          LUT3 (Prop_lut3_I2_O)        0.329    10.099 r  Freq_Divider_inst/freq_counter[31]_i_1__0/O
                         net (fo=1, routed)           0.000    10.099    Freq_Divider_inst/freq_counter[31]
    SLICE_X5Y48          FDCE                                         r  Freq_Divider_inst/freq_counter_reg[31]/D
=======
                         net (fo=101, routed)         1.834     5.596    Hour10_Count_inst/Clock_IBUF_BUFG
    SLICE_X2Y41          FDCE                                         r  Hour10_Count_inst/count_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDCE (Prop_fdce_C_Q)         0.518     6.114 f  Hour10_Count_inst/count_int_reg[0]/Q
                         net (fo=5, routed)           0.972     7.087    Hour10_Count_inst/BCD_Out[0]
    SLICE_X2Y39          LUT2 (Prop_lut2_I0_O)        0.146     7.233 f  Hour10_Count_inst/Enable_Out_i_3/O
                         net (fo=1, routed)           0.814     8.046    Hour1_Count_inst/count_int_reg[0]_1
    SLICE_X2Y40          LUT6 (Prop_lut6_I0_O)        0.328     8.374 r  Hour1_Count_inst/Enable_Out_i_2/O
                         net (fo=1, routed)           0.644     9.018    Hour1_Count_inst/Enable_Out0
    SLICE_X2Y41          LUT4 (Prop_lut4_I3_O)        0.117     9.135 r  Hour1_Count_inst/Enable_Out_i_1__1/O
                         net (fo=1, routed)           0.803     9.938    Hour1_Count_inst/Enable_Out_i_1__1_n_0
    SLICE_X1Y41          FDRE                                         r  Hour1_Count_inst/Enable_Out_reg/D
>>>>>>> e8da86e9cd176b9e2736abcff44beaa767b934a1
  -------------------------------------------------------------------    -------------------

                         (clock Clock rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  Clock (IN)
                         net (fo=0)                   0.000    10.000    Clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  Clock_IBUF_BUFG_inst/O
<<<<<<< HEAD
                         net (fo=103, routed)         1.656    15.139    Freq_Divider_inst/Clock_IBUF_BUFG
    SLICE_X5Y48          FDCE                                         r  Freq_Divider_inst/freq_counter_reg[31]/C
                         clock pessimism              0.458    15.597    
                         clock uncertainty           -0.035    15.562    
    SLICE_X5Y48          FDCE (Setup_fdce_C_D)        0.075    15.637    Freq_Divider_inst/freq_counter_reg[31]
  -------------------------------------------------------------------
                         required time                         15.637    
                         arrival time                         -10.099    
  -------------------------------------------------------------------
                         slack                                  5.538    

Slack (MET) :             5.559ns  (required time - arrival time)
  Source:                 Decoder_7Seg_inst/freq_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Decoder_7Seg_inst/freq_counter_reg[29]/D
=======
                         net (fo=101, routed)         1.655    15.138    Hour1_Count_inst/Clock_IBUF_BUFG
    SLICE_X1Y41          FDRE                                         r  Hour1_Count_inst/Enable_Out_reg/C
                         clock pessimism              0.433    15.571    
                         clock uncertainty           -0.035    15.536    
    SLICE_X1Y41          FDRE (Setup_fdre_C_D)       -0.329    15.207    Hour1_Count_inst/Enable_Out_reg
  -------------------------------------------------------------------
                         required time                         15.207    
                         arrival time                          -9.938    
  -------------------------------------------------------------------
                         slack                                  5.269    

Slack (MET) :             5.302ns  (required time - arrival time)
  Source:                 Decoder_7Seg_inst/freq_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Decoder_7Seg_inst/freq_counter_reg[30]/D
>>>>>>> e8da86e9cd176b9e2736abcff44beaa767b934a1
                            (rising edge-triggered cell FDCE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clock rise@10.000ns - Clock rise@0.000ns)
<<<<<<< HEAD
  Data Path Delay:        4.500ns  (logic 2.538ns (56.401%)  route 1.962ns (43.599%))
  Logic Levels:           10  (CARRY4=8 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.139ns = ( 15.139 - 10.000 ) 
    Source Clock Delay      (SCD):    5.596ns
    Clock Pessimism Removal (CPR):    0.433ns
=======
  Data Path Delay:        4.781ns  (logic 2.447ns (51.186%)  route 2.334ns (48.814%))
  Logic Levels:           9  (CARRY4=8 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.139ns = ( 15.139 - 10.000 ) 
    Source Clock Delay      (SCD):    5.597ns
    Clock Pessimism Removal (CPR):    0.458ns
>>>>>>> e8da86e9cd176b9e2736abcff44beaa767b934a1
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  Clock_IBUF_BUFG_inst/O
<<<<<<< HEAD
                         net (fo=103, routed)         1.834     5.596    Decoder_7Seg_inst/Clock_IBUF_BUFG
    SLICE_X2Y42          FDCE                                         r  Decoder_7Seg_inst/freq_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y42          FDCE (Prop_fdce_C_Q)         0.478     6.074 f  Decoder_7Seg_inst/freq_counter_reg[1]/Q
                         net (fo=3, routed)           0.967     7.041    Decoder_7Seg_inst/freq_counter_reg_n_0_[1]
    SLICE_X1Y40          LUT1 (Prop_lut1_I0_O)        0.301     7.342 r  Decoder_7Seg_inst/freq_counter[4]_i_6/O
                         net (fo=1, routed)           0.000     7.342    Decoder_7Seg_inst/freq_counter[4]_i_6_n_0
    SLICE_X1Y40          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.874 r  Decoder_7Seg_inst/freq_counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.874    Decoder_7Seg_inst/freq_counter_reg[4]_i_2_n_0
    SLICE_X1Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.988 r  Decoder_7Seg_inst/freq_counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.988    Decoder_7Seg_inst/freq_counter_reg[8]_i_2_n_0
    SLICE_X1Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.102 r  Decoder_7Seg_inst/freq_counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.102    Decoder_7Seg_inst/freq_counter_reg[12]_i_2_n_0
    SLICE_X1Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.216 r  Decoder_7Seg_inst/freq_counter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.216    Decoder_7Seg_inst/freq_counter_reg[16]_i_2_n_0
    SLICE_X1Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.330 r  Decoder_7Seg_inst/freq_counter_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.330    Decoder_7Seg_inst/freq_counter_reg[20]_i_2_n_0
    SLICE_X1Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.444 r  Decoder_7Seg_inst/freq_counter_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.444    Decoder_7Seg_inst/freq_counter_reg[24]_i_2_n_0
    SLICE_X1Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.558 r  Decoder_7Seg_inst/freq_counter_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.558    Decoder_7Seg_inst/freq_counter_reg[28]_i_2_n_0
    SLICE_X1Y47          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.780 r  Decoder_7Seg_inst/freq_counter_reg[31]_i_3/O[0]
                         net (fo=1, routed)           0.995     9.775    Decoder_7Seg_inst/freq_counter_reg[31]_i_3_n_7
    SLICE_X0Y45          LUT3 (Prop_lut3_I2_O)        0.321    10.096 r  Decoder_7Seg_inst/freq_counter[29]_i_1/O
                         net (fo=1, routed)           0.000    10.096    Decoder_7Seg_inst/freq_counter[29]
    SLICE_X0Y45          FDCE                                         r  Decoder_7Seg_inst/freq_counter_reg[29]/D
=======
                         net (fo=101, routed)         1.835     5.597    Decoder_7Seg_inst/CLK
    SLICE_X0Y46          FDCE                                         r  Decoder_7Seg_inst/freq_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDCE (Prop_fdce_C_Q)         0.518     6.115 r  Decoder_7Seg_inst/freq_counter_reg[0]/Q
                         net (fo=34, routed)          1.519     7.634    Decoder_7Seg_inst/freq_counter_reg_n_0_[0]
    SLICE_X1Y40          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.214 r  Decoder_7Seg_inst/freq_counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.214    Decoder_7Seg_inst/freq_counter_reg[4]_i_2_n_0
    SLICE_X1Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.328 r  Decoder_7Seg_inst/freq_counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.328    Decoder_7Seg_inst/freq_counter_reg[8]_i_2_n_0
    SLICE_X1Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.442 r  Decoder_7Seg_inst/freq_counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.442    Decoder_7Seg_inst/freq_counter_reg[12]_i_2_n_0
    SLICE_X1Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.556 r  Decoder_7Seg_inst/freq_counter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.556    Decoder_7Seg_inst/freq_counter_reg[16]_i_2_n_0
    SLICE_X1Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.670 r  Decoder_7Seg_inst/freq_counter_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.670    Decoder_7Seg_inst/freq_counter_reg[20]_i_2_n_0
    SLICE_X1Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.784 r  Decoder_7Seg_inst/freq_counter_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.784    Decoder_7Seg_inst/freq_counter_reg[24]_i_2_n_0
    SLICE_X1Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.898 r  Decoder_7Seg_inst/freq_counter_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.898    Decoder_7Seg_inst/freq_counter_reg[28]_i_2_n_0
    SLICE_X1Y47          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.232 r  Decoder_7Seg_inst/freq_counter_reg[31]_i_3/O[1]
                         net (fo=1, routed)           0.815    10.047    Decoder_7Seg_inst/freq_counter_reg[31]_i_3_n_6
    SLICE_X0Y46          LUT3 (Prop_lut3_I2_O)        0.331    10.378 r  Decoder_7Seg_inst/freq_counter[30]_i_1/O
                         net (fo=1, routed)           0.000    10.378    Decoder_7Seg_inst/freq_counter[30]
    SLICE_X0Y46          FDCE                                         r  Decoder_7Seg_inst/freq_counter_reg[30]/D
>>>>>>> e8da86e9cd176b9e2736abcff44beaa767b934a1
  -------------------------------------------------------------------    -------------------

                         (clock Clock rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  Clock (IN)
                         net (fo=0)                   0.000    10.000    Clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  Clock_IBUF_BUFG_inst/O
<<<<<<< HEAD
                         net (fo=103, routed)         1.656    15.139    Decoder_7Seg_inst/Clock_IBUF_BUFG
    SLICE_X0Y45          FDCE                                         r  Decoder_7Seg_inst/freq_counter_reg[29]/C
                         clock pessimism              0.433    15.572    
                         clock uncertainty           -0.035    15.537    
    SLICE_X0Y45          FDCE (Setup_fdce_C_D)        0.118    15.655    Decoder_7Seg_inst/freq_counter_reg[29]
  -------------------------------------------------------------------
                         required time                         15.655    
                         arrival time                         -10.096    
  -------------------------------------------------------------------
                         slack                                  5.559    

Slack (MET) :             5.586ns  (required time - arrival time)
  Source:                 Decoder_7Seg_inst/freq_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Decoder_7Seg_inst/freq_counter_reg[31]/D
=======
                         net (fo=101, routed)         1.656    15.139    Decoder_7Seg_inst/CLK
    SLICE_X0Y46          FDCE                                         r  Decoder_7Seg_inst/freq_counter_reg[30]/C
                         clock pessimism              0.458    15.597    
                         clock uncertainty           -0.035    15.562    
    SLICE_X0Y46          FDCE (Setup_fdce_C_D)        0.118    15.680    Decoder_7Seg_inst/freq_counter_reg[30]
  -------------------------------------------------------------------
                         required time                         15.680    
                         arrival time                         -10.378    
  -------------------------------------------------------------------
                         slack                                  5.302    

Slack (MET) :             5.363ns  (required time - arrival time)
  Source:                 Decoder_7Seg_inst/freq_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Decoder_7Seg_inst/freq_counter_reg[22]/D
>>>>>>> e8da86e9cd176b9e2736abcff44beaa767b934a1
                            (rising edge-triggered cell FDCE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clock rise@10.000ns - Clock rise@0.000ns)
<<<<<<< HEAD
  Data Path Delay:        4.472ns  (logic 2.564ns (57.332%)  route 1.908ns (42.668%))
  Logic Levels:           10  (CARRY4=8 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.139ns = ( 15.139 - 10.000 ) 
    Source Clock Delay      (SCD):    5.596ns
=======
  Data Path Delay:        4.694ns  (logic 2.219ns (47.276%)  route 2.475ns (52.724%))
  Logic Levels:           7  (CARRY4=6 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.138ns = ( 15.138 - 10.000 ) 
    Source Clock Delay      (SCD):    5.597ns
>>>>>>> e8da86e9cd176b9e2736abcff44beaa767b934a1
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  Clock_IBUF_BUFG_inst/O
<<<<<<< HEAD
                         net (fo=103, routed)         1.834     5.596    Decoder_7Seg_inst/Clock_IBUF_BUFG
    SLICE_X2Y42          FDCE                                         r  Decoder_7Seg_inst/freq_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y42          FDCE (Prop_fdce_C_Q)         0.478     6.074 f  Decoder_7Seg_inst/freq_counter_reg[1]/Q
                         net (fo=3, routed)           0.967     7.041    Decoder_7Seg_inst/freq_counter_reg_n_0_[1]
    SLICE_X1Y40          LUT1 (Prop_lut1_I0_O)        0.301     7.342 r  Decoder_7Seg_inst/freq_counter[4]_i_6/O
                         net (fo=1, routed)           0.000     7.342    Decoder_7Seg_inst/freq_counter[4]_i_6_n_0
    SLICE_X1Y40          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.874 r  Decoder_7Seg_inst/freq_counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.874    Decoder_7Seg_inst/freq_counter_reg[4]_i_2_n_0
    SLICE_X1Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.988 r  Decoder_7Seg_inst/freq_counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.988    Decoder_7Seg_inst/freq_counter_reg[8]_i_2_n_0
    SLICE_X1Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.102 r  Decoder_7Seg_inst/freq_counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.102    Decoder_7Seg_inst/freq_counter_reg[12]_i_2_n_0
    SLICE_X1Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.216 r  Decoder_7Seg_inst/freq_counter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.216    Decoder_7Seg_inst/freq_counter_reg[16]_i_2_n_0
    SLICE_X1Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.330 r  Decoder_7Seg_inst/freq_counter_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.330    Decoder_7Seg_inst/freq_counter_reg[20]_i_2_n_0
    SLICE_X1Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.444 r  Decoder_7Seg_inst/freq_counter_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.444    Decoder_7Seg_inst/freq_counter_reg[24]_i_2_n_0
    SLICE_X1Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.558 r  Decoder_7Seg_inst/freq_counter_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.558    Decoder_7Seg_inst/freq_counter_reg[28]_i_2_n_0
    SLICE_X1Y47          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.797 r  Decoder_7Seg_inst/freq_counter_reg[31]_i_3/O[2]
                         net (fo=1, routed)           0.942     9.739    Decoder_7Seg_inst/freq_counter_reg[31]_i_3_n_5
    SLICE_X0Y44          LUT3 (Prop_lut3_I2_O)        0.330    10.069 r  Decoder_7Seg_inst/freq_counter[31]_i_1/O
                         net (fo=1, routed)           0.000    10.069    Decoder_7Seg_inst/freq_counter[31]
    SLICE_X0Y44          FDCE                                         r  Decoder_7Seg_inst/freq_counter_reg[31]/D
=======
                         net (fo=101, routed)         1.835     5.597    Decoder_7Seg_inst/CLK
    SLICE_X0Y46          FDCE                                         r  Decoder_7Seg_inst/freq_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDCE (Prop_fdce_C_Q)         0.518     6.115 r  Decoder_7Seg_inst/freq_counter_reg[0]/Q
                         net (fo=34, routed)          1.519     7.634    Decoder_7Seg_inst/freq_counter_reg_n_0_[0]
    SLICE_X1Y40          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.214 r  Decoder_7Seg_inst/freq_counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.214    Decoder_7Seg_inst/freq_counter_reg[4]_i_2_n_0
    SLICE_X1Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.328 r  Decoder_7Seg_inst/freq_counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.328    Decoder_7Seg_inst/freq_counter_reg[8]_i_2_n_0
    SLICE_X1Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.442 r  Decoder_7Seg_inst/freq_counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.442    Decoder_7Seg_inst/freq_counter_reg[12]_i_2_n_0
    SLICE_X1Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.556 r  Decoder_7Seg_inst/freq_counter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.556    Decoder_7Seg_inst/freq_counter_reg[16]_i_2_n_0
    SLICE_X1Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.670 r  Decoder_7Seg_inst/freq_counter_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.670    Decoder_7Seg_inst/freq_counter_reg[20]_i_2_n_0
    SLICE_X1Y45          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.004 r  Decoder_7Seg_inst/freq_counter_reg[24]_i_2/O[1]
                         net (fo=1, routed)           0.956     9.960    Decoder_7Seg_inst/freq_counter_reg[24]_i_2_n_6
    SLICE_X0Y42          LUT3 (Prop_lut3_I2_O)        0.331    10.291 r  Decoder_7Seg_inst/freq_counter[22]_i_1/O
                         net (fo=1, routed)           0.000    10.291    Decoder_7Seg_inst/freq_counter[22]
    SLICE_X0Y42          FDCE                                         r  Decoder_7Seg_inst/freq_counter_reg[22]/D
>>>>>>> e8da86e9cd176b9e2736abcff44beaa767b934a1
  -------------------------------------------------------------------    -------------------

                         (clock Clock rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  Clock (IN)
                         net (fo=0)                   0.000    10.000    Clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  Clock_IBUF_BUFG_inst/O
<<<<<<< HEAD
                         net (fo=103, routed)         1.656    15.139    Decoder_7Seg_inst/Clock_IBUF_BUFG
    SLICE_X0Y44          FDCE                                         r  Decoder_7Seg_inst/freq_counter_reg[31]/C
                         clock pessimism              0.433    15.572    
                         clock uncertainty           -0.035    15.537    
    SLICE_X0Y44          FDCE (Setup_fdce_C_D)        0.118    15.655    Decoder_7Seg_inst/freq_counter_reg[31]
  -------------------------------------------------------------------
                         required time                         15.655    
                         arrival time                         -10.069    
  -------------------------------------------------------------------
                         slack                                  5.586    

Slack (MET) :             5.590ns  (required time - arrival time)
  Source:                 Freq_Divider_inst/freq_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Freq_Divider_inst/freq_counter_reg[25]/D
=======
                         net (fo=101, routed)         1.655    15.138    Decoder_7Seg_inst/CLK
    SLICE_X0Y42          FDCE                                         r  Decoder_7Seg_inst/freq_counter_reg[22]/C
                         clock pessimism              0.433    15.571    
                         clock uncertainty           -0.035    15.536    
    SLICE_X0Y42          FDCE (Setup_fdce_C_D)        0.118    15.654    Decoder_7Seg_inst/freq_counter_reg[22]
  -------------------------------------------------------------------
                         required time                         15.654    
                         arrival time                         -10.291    
  -------------------------------------------------------------------
                         slack                                  5.363    

Slack (MET) :             5.534ns  (required time - arrival time)
  Source:                 Decoder_7Seg_inst/freq_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Decoder_7Seg_inst/freq_counter_reg[13]/D
>>>>>>> e8da86e9cd176b9e2736abcff44beaa767b934a1
                            (rising edge-triggered cell FDCE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clock rise@10.000ns - Clock rise@0.000ns)
<<<<<<< HEAD
  Data Path Delay:        4.379ns  (logic 2.150ns (49.100%)  route 2.229ns (50.900%))
  Logic Levels:           8  (CARRY4=7 LUT3=1)
=======
  Data Path Delay:        4.482ns  (logic 1.847ns (41.207%)  route 2.635ns (58.793%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
>>>>>>> e8da86e9cd176b9e2736abcff44beaa767b934a1
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.139ns = ( 15.139 - 10.000 ) 
    Source Clock Delay      (SCD):    5.597ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  Clock_IBUF_BUFG_inst/O
<<<<<<< HEAD
                         net (fo=103, routed)         1.835     5.597    Freq_Divider_inst/Clock_IBUF_BUFG
    SLICE_X5Y48          FDCE                                         r  Freq_Divider_inst/freq_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y48          FDCE (Prop_fdce_C_Q)         0.456     6.053 r  Freq_Divider_inst/freq_counter_reg[0]/Q
                         net (fo=34, routed)          1.371     7.425    Freq_Divider_inst/freq_counter_reg_n_0_[0]
    SLICE_X4Y41          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     8.020 r  Freq_Divider_inst/freq_counter_reg[4]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.020    Freq_Divider_inst/freq_counter_reg[4]_i_2__0_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.137 r  Freq_Divider_inst/freq_counter_reg[8]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.137    Freq_Divider_inst/freq_counter_reg[8]_i_2__0_n_0
    SLICE_X4Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.254 r  Freq_Divider_inst/freq_counter_reg[12]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.254    Freq_Divider_inst/freq_counter_reg[12]_i_2__0_n_0
    SLICE_X4Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.371 r  Freq_Divider_inst/freq_counter_reg[16]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.371    Freq_Divider_inst/freq_counter_reg[16]_i_2__0_n_0
    SLICE_X4Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.488 r  Freq_Divider_inst/freq_counter_reg[20]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.488    Freq_Divider_inst/freq_counter_reg[20]_i_2__0_n_0
    SLICE_X4Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.605 r  Freq_Divider_inst/freq_counter_reg[24]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.605    Freq_Divider_inst/freq_counter_reg[24]_i_2__0_n_0
    SLICE_X4Y47          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.824 r  Freq_Divider_inst/freq_counter_reg[28]_i_2__0/O[0]
                         net (fo=1, routed)           0.857     9.681    Freq_Divider_inst/data0[25]
    SLICE_X5Y47          LUT3 (Prop_lut3_I2_O)        0.295     9.976 r  Freq_Divider_inst/freq_counter[25]_i_1__0/O
                         net (fo=1, routed)           0.000     9.976    Freq_Divider_inst/freq_counter[25]
    SLICE_X5Y47          FDCE                                         r  Freq_Divider_inst/freq_counter_reg[25]/D
=======
                         net (fo=101, routed)         1.835     5.597    Decoder_7Seg_inst/CLK
    SLICE_X0Y46          FDCE                                         r  Decoder_7Seg_inst/freq_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDCE (Prop_fdce_C_Q)         0.518     6.115 r  Decoder_7Seg_inst/freq_counter_reg[0]/Q
                         net (fo=34, routed)          1.519     7.634    Decoder_7Seg_inst/freq_counter_reg_n_0_[0]
    SLICE_X1Y40          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.214 r  Decoder_7Seg_inst/freq_counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.214    Decoder_7Seg_inst/freq_counter_reg[4]_i_2_n_0
    SLICE_X1Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.328 r  Decoder_7Seg_inst/freq_counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.328    Decoder_7Seg_inst/freq_counter_reg[8]_i_2_n_0
    SLICE_X1Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.442 r  Decoder_7Seg_inst/freq_counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.442    Decoder_7Seg_inst/freq_counter_reg[12]_i_2_n_0
    SLICE_X1Y43          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.664 r  Decoder_7Seg_inst/freq_counter_reg[16]_i_2/O[0]
                         net (fo=1, routed)           1.117     9.781    Decoder_7Seg_inst/freq_counter_reg[16]_i_2_n_7
    SLICE_X0Y44          LUT3 (Prop_lut3_I2_O)        0.299    10.080 r  Decoder_7Seg_inst/freq_counter[13]_i_1/O
                         net (fo=1, routed)           0.000    10.080    Decoder_7Seg_inst/freq_counter[13]
    SLICE_X0Y44          FDCE                                         r  Decoder_7Seg_inst/freq_counter_reg[13]/D
>>>>>>> e8da86e9cd176b9e2736abcff44beaa767b934a1
  -------------------------------------------------------------------    -------------------

                         (clock Clock rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  Clock (IN)
                         net (fo=0)                   0.000    10.000    Clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  Clock_IBUF_BUFG_inst/O
<<<<<<< HEAD
                         net (fo=103, routed)         1.656    15.139    Freq_Divider_inst/Clock_IBUF_BUFG
    SLICE_X5Y47          FDCE                                         r  Freq_Divider_inst/freq_counter_reg[25]/C
                         clock pessimism              0.433    15.572    
                         clock uncertainty           -0.035    15.537    
    SLICE_X5Y47          FDCE (Setup_fdce_C_D)        0.029    15.566    Freq_Divider_inst/freq_counter_reg[25]
  -------------------------------------------------------------------
                         required time                         15.566    
                         arrival time                          -9.976    
  -------------------------------------------------------------------
                         slack                                  5.590    

Slack (MET) :             5.641ns  (required time - arrival time)
  Source:                 Freq_Divider_inst/freq_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Freq_Divider_inst/freq_counter_reg[21]/D
=======
                         net (fo=101, routed)         1.656    15.139    Decoder_7Seg_inst/CLK
    SLICE_X0Y44          FDCE                                         r  Decoder_7Seg_inst/freq_counter_reg[13]/C
                         clock pessimism              0.433    15.572    
                         clock uncertainty           -0.035    15.537    
    SLICE_X0Y44          FDCE (Setup_fdce_C_D)        0.077    15.614    Decoder_7Seg_inst/freq_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.614    
                         arrival time                         -10.080    
  -------------------------------------------------------------------
                         slack                                  5.534    

Slack (MET) :             5.591ns  (required time - arrival time)
  Source:                 Decoder_7Seg_inst/freq_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Decoder_7Seg_inst/freq_counter_reg[28]/D
>>>>>>> e8da86e9cd176b9e2736abcff44beaa767b934a1
                            (rising edge-triggered cell FDCE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clock rise@10.000ns - Clock rise@0.000ns)
<<<<<<< HEAD
  Data Path Delay:        4.372ns  (logic 2.061ns (47.139%)  route 2.311ns (52.861%))
  Logic Levels:           7  (CARRY4=6 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.138ns = ( 15.138 - 10.000 ) 
    Source Clock Delay      (SCD):    5.597ns
    Clock Pessimism Removal (CPR):    0.433ns
=======
  Data Path Delay:        4.492ns  (logic 2.309ns (51.404%)  route 2.183ns (48.596%))
  Logic Levels:           8  (CARRY4=7 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.139ns = ( 15.139 - 10.000 ) 
    Source Clock Delay      (SCD):    5.597ns
    Clock Pessimism Removal (CPR):    0.458ns
>>>>>>> e8da86e9cd176b9e2736abcff44beaa767b934a1
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  Clock_IBUF_BUFG_inst/O
<<<<<<< HEAD
                         net (fo=103, routed)         1.835     5.597    Freq_Divider_inst/Clock_IBUF_BUFG
    SLICE_X5Y48          FDCE                                         r  Freq_Divider_inst/freq_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y48          FDCE (Prop_fdce_C_Q)         0.456     6.053 r  Freq_Divider_inst/freq_counter_reg[0]/Q
                         net (fo=34, routed)          1.371     7.425    Freq_Divider_inst/freq_counter_reg_n_0_[0]
    SLICE_X4Y41          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     8.020 r  Freq_Divider_inst/freq_counter_reg[4]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.020    Freq_Divider_inst/freq_counter_reg[4]_i_2__0_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.137 r  Freq_Divider_inst/freq_counter_reg[8]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.137    Freq_Divider_inst/freq_counter_reg[8]_i_2__0_n_0
    SLICE_X4Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.254 r  Freq_Divider_inst/freq_counter_reg[12]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.254    Freq_Divider_inst/freq_counter_reg[12]_i_2__0_n_0
    SLICE_X4Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.371 r  Freq_Divider_inst/freq_counter_reg[16]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.371    Freq_Divider_inst/freq_counter_reg[16]_i_2__0_n_0
    SLICE_X4Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.488 r  Freq_Divider_inst/freq_counter_reg[20]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.488    Freq_Divider_inst/freq_counter_reg[20]_i_2__0_n_0
    SLICE_X4Y46          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.707 r  Freq_Divider_inst/freq_counter_reg[24]_i_2__0/O[0]
                         net (fo=1, routed)           0.940     9.647    Freq_Divider_inst/data0[21]
    SLICE_X5Y45          LUT3 (Prop_lut3_I2_O)        0.323     9.970 r  Freq_Divider_inst/freq_counter[21]_i_1__0/O
                         net (fo=1, routed)           0.000     9.970    Freq_Divider_inst/freq_counter[21]
    SLICE_X5Y45          FDCE                                         r  Freq_Divider_inst/freq_counter_reg[21]/D
=======
                         net (fo=101, routed)         1.835     5.597    Decoder_7Seg_inst/CLK
    SLICE_X0Y46          FDCE                                         r  Decoder_7Seg_inst/freq_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDCE (Prop_fdce_C_Q)         0.518     6.115 r  Decoder_7Seg_inst/freq_counter_reg[0]/Q
                         net (fo=34, routed)          1.519     7.634    Decoder_7Seg_inst/freq_counter_reg_n_0_[0]
    SLICE_X1Y40          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.214 r  Decoder_7Seg_inst/freq_counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.214    Decoder_7Seg_inst/freq_counter_reg[4]_i_2_n_0
    SLICE_X1Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.328 r  Decoder_7Seg_inst/freq_counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.328    Decoder_7Seg_inst/freq_counter_reg[8]_i_2_n_0
    SLICE_X1Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.442 r  Decoder_7Seg_inst/freq_counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.442    Decoder_7Seg_inst/freq_counter_reg[12]_i_2_n_0
    SLICE_X1Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.556 r  Decoder_7Seg_inst/freq_counter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.556    Decoder_7Seg_inst/freq_counter_reg[16]_i_2_n_0
    SLICE_X1Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.670 r  Decoder_7Seg_inst/freq_counter_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.670    Decoder_7Seg_inst/freq_counter_reg[20]_i_2_n_0
    SLICE_X1Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.784 r  Decoder_7Seg_inst/freq_counter_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.784    Decoder_7Seg_inst/freq_counter_reg[24]_i_2_n_0
    SLICE_X1Y46          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.097 r  Decoder_7Seg_inst/freq_counter_reg[28]_i_2/O[3]
                         net (fo=1, routed)           0.664     9.761    Decoder_7Seg_inst/freq_counter_reg[28]_i_2_n_4
    SLICE_X0Y46          LUT3 (Prop_lut3_I2_O)        0.328    10.089 r  Decoder_7Seg_inst/freq_counter[28]_i_1/O
                         net (fo=1, routed)           0.000    10.089    Decoder_7Seg_inst/freq_counter[28]
    SLICE_X0Y46          FDCE                                         r  Decoder_7Seg_inst/freq_counter_reg[28]/D
>>>>>>> e8da86e9cd176b9e2736abcff44beaa767b934a1
  -------------------------------------------------------------------    -------------------

                         (clock Clock rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  Clock (IN)
                         net (fo=0)                   0.000    10.000    Clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  Clock_IBUF_BUFG_inst/O
<<<<<<< HEAD
                         net (fo=103, routed)         1.655    15.138    Freq_Divider_inst/Clock_IBUF_BUFG
    SLICE_X5Y45          FDCE                                         r  Freq_Divider_inst/freq_counter_reg[21]/C
                         clock pessimism              0.433    15.571    
                         clock uncertainty           -0.035    15.536    
    SLICE_X5Y45          FDCE (Setup_fdce_C_D)        0.075    15.611    Freq_Divider_inst/freq_counter_reg[21]
  -------------------------------------------------------------------
                         required time                         15.611    
                         arrival time                          -9.970    
  -------------------------------------------------------------------
                         slack                                  5.641    

Slack (MET) :             5.679ns  (required time - arrival time)
  Source:                 Decoder_7Seg_inst/freq_counter_reg[1]/C
=======
                         net (fo=101, routed)         1.656    15.139    Decoder_7Seg_inst/CLK
    SLICE_X0Y46          FDCE                                         r  Decoder_7Seg_inst/freq_counter_reg[28]/C
                         clock pessimism              0.458    15.597    
                         clock uncertainty           -0.035    15.562    
    SLICE_X0Y46          FDCE (Setup_fdce_C_D)        0.118    15.680    Decoder_7Seg_inst/freq_counter_reg[28]
  -------------------------------------------------------------------
                         required time                         15.680    
                         arrival time                         -10.089    
  -------------------------------------------------------------------
                         slack                                  5.591    

Slack (MET) :             5.604ns  (required time - arrival time)
  Source:                 Decoder_7Seg_inst/freq_counter_reg[0]/C
>>>>>>> e8da86e9cd176b9e2736abcff44beaa767b934a1
                            (rising edge-triggered cell FDCE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Decoder_7Seg_inst/freq_counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clock rise@10.000ns - Clock rise@0.000ns)
<<<<<<< HEAD
  Data Path Delay:        4.403ns  (logic 2.314ns (52.551%)  route 2.089ns (47.449%))
  Logic Levels:           8  (CARRY4=6 LUT1=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.138ns = ( 15.138 - 10.000 ) 
    Source Clock Delay      (SCD):    5.596ns
    Clock Pessimism Removal (CPR):    0.458ns
=======
  Data Path Delay:        4.453ns  (logic 2.101ns (47.177%)  route 2.352ns (52.823%))
  Logic Levels:           7  (CARRY4=6 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.139ns = ( 15.139 - 10.000 ) 
    Source Clock Delay      (SCD):    5.597ns
    Clock Pessimism Removal (CPR):    0.433ns
>>>>>>> e8da86e9cd176b9e2736abcff44beaa767b934a1
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  Clock_IBUF_BUFG_inst/O
<<<<<<< HEAD
                         net (fo=103, routed)         1.834     5.596    Decoder_7Seg_inst/Clock_IBUF_BUFG
    SLICE_X2Y42          FDCE                                         r  Decoder_7Seg_inst/freq_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y42          FDCE (Prop_fdce_C_Q)         0.478     6.074 f  Decoder_7Seg_inst/freq_counter_reg[1]/Q
                         net (fo=3, routed)           0.967     7.041    Decoder_7Seg_inst/freq_counter_reg_n_0_[1]
    SLICE_X1Y40          LUT1 (Prop_lut1_I0_O)        0.301     7.342 r  Decoder_7Seg_inst/freq_counter[4]_i_6/O
                         net (fo=1, routed)           0.000     7.342    Decoder_7Seg_inst/freq_counter[4]_i_6_n_0
    SLICE_X1Y40          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.874 r  Decoder_7Seg_inst/freq_counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.874    Decoder_7Seg_inst/freq_counter_reg[4]_i_2_n_0
    SLICE_X1Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.988 r  Decoder_7Seg_inst/freq_counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.988    Decoder_7Seg_inst/freq_counter_reg[8]_i_2_n_0
    SLICE_X1Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.102 r  Decoder_7Seg_inst/freq_counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.102    Decoder_7Seg_inst/freq_counter_reg[12]_i_2_n_0
    SLICE_X1Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.216 r  Decoder_7Seg_inst/freq_counter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.216    Decoder_7Seg_inst/freq_counter_reg[16]_i_2_n_0
    SLICE_X1Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.330 r  Decoder_7Seg_inst/freq_counter_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.330    Decoder_7Seg_inst/freq_counter_reg[20]_i_2_n_0
    SLICE_X1Y45          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.552 r  Decoder_7Seg_inst/freq_counter_reg[24]_i_2/O[0]
                         net (fo=1, routed)           1.123     9.675    Decoder_7Seg_inst/freq_counter_reg[24]_i_2_n_7
    SLICE_X2Y42          LUT3 (Prop_lut3_I2_O)        0.325    10.000 r  Decoder_7Seg_inst/freq_counter[21]_i_1/O
                         net (fo=1, routed)           0.000    10.000    Decoder_7Seg_inst/freq_counter[21]
    SLICE_X2Y42          FDCE                                         r  Decoder_7Seg_inst/freq_counter_reg[21]/D
=======
                         net (fo=101, routed)         1.835     5.597    Decoder_7Seg_inst/CLK
    SLICE_X0Y46          FDCE                                         r  Decoder_7Seg_inst/freq_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDCE (Prop_fdce_C_Q)         0.518     6.115 r  Decoder_7Seg_inst/freq_counter_reg[0]/Q
                         net (fo=34, routed)          1.519     7.634    Decoder_7Seg_inst/freq_counter_reg_n_0_[0]
    SLICE_X1Y40          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.214 r  Decoder_7Seg_inst/freq_counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.214    Decoder_7Seg_inst/freq_counter_reg[4]_i_2_n_0
    SLICE_X1Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.328 r  Decoder_7Seg_inst/freq_counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.328    Decoder_7Seg_inst/freq_counter_reg[8]_i_2_n_0
    SLICE_X1Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.442 r  Decoder_7Seg_inst/freq_counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.442    Decoder_7Seg_inst/freq_counter_reg[12]_i_2_n_0
    SLICE_X1Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.556 r  Decoder_7Seg_inst/freq_counter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.556    Decoder_7Seg_inst/freq_counter_reg[16]_i_2_n_0
    SLICE_X1Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.670 r  Decoder_7Seg_inst/freq_counter_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.670    Decoder_7Seg_inst/freq_counter_reg[20]_i_2_n_0
    SLICE_X1Y45          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.892 r  Decoder_7Seg_inst/freq_counter_reg[24]_i_2/O[0]
                         net (fo=1, routed)           0.834     9.726    Decoder_7Seg_inst/freq_counter_reg[24]_i_2_n_7
    SLICE_X0Y44          LUT3 (Prop_lut3_I2_O)        0.325    10.051 r  Decoder_7Seg_inst/freq_counter[21]_i_1/O
                         net (fo=1, routed)           0.000    10.051    Decoder_7Seg_inst/freq_counter[21]
    SLICE_X0Y44          FDCE                                         r  Decoder_7Seg_inst/freq_counter_reg[21]/D
>>>>>>> e8da86e9cd176b9e2736abcff44beaa767b934a1
  -------------------------------------------------------------------    -------------------

                         (clock Clock rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  Clock (IN)
                         net (fo=0)                   0.000    10.000    Clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  Clock_IBUF_BUFG_inst/O
<<<<<<< HEAD
                         net (fo=103, routed)         1.655    15.138    Decoder_7Seg_inst/Clock_IBUF_BUFG
    SLICE_X2Y42          FDCE                                         r  Decoder_7Seg_inst/freq_counter_reg[21]/C
                         clock pessimism              0.458    15.596    
                         clock uncertainty           -0.035    15.561    
    SLICE_X2Y42          FDCE (Setup_fdce_C_D)        0.118    15.679    Decoder_7Seg_inst/freq_counter_reg[21]
  -------------------------------------------------------------------
                         required time                         15.679    
                         arrival time                         -10.000    
  -------------------------------------------------------------------
                         slack                                  5.679    

Slack (MET) :             5.683ns  (required time - arrival time)
=======
                         net (fo=101, routed)         1.656    15.139    Decoder_7Seg_inst/CLK
    SLICE_X0Y44          FDCE                                         r  Decoder_7Seg_inst/freq_counter_reg[21]/C
                         clock pessimism              0.433    15.572    
                         clock uncertainty           -0.035    15.537    
    SLICE_X0Y44          FDCE (Setup_fdce_C_D)        0.118    15.655    Decoder_7Seg_inst/freq_counter_reg[21]
  -------------------------------------------------------------------
                         required time                         15.655    
                         arrival time                         -10.051    
  -------------------------------------------------------------------
                         slack                                  5.604    

Slack (MET) :             5.610ns  (required time - arrival time)
>>>>>>> e8da86e9cd176b9e2736abcff44beaa767b934a1
  Source:                 Freq_Divider_inst/freq_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Freq_Divider_inst/freq_counter_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clock rise@10.000ns - Clock rise@0.000ns)
<<<<<<< HEAD
  Data Path Delay:        4.357ns  (logic 2.408ns (55.273%)  route 1.949ns (44.727%))
=======
  Data Path Delay:        4.430ns  (logic 2.410ns (54.402%)  route 2.020ns (45.598%))
>>>>>>> e8da86e9cd176b9e2736abcff44beaa767b934a1
  Logic Levels:           9  (CARRY4=8 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.139ns = ( 15.139 - 10.000 ) 
    Source Clock Delay      (SCD):    5.597ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  Clock_IBUF_BUFG_inst/O
<<<<<<< HEAD
                         net (fo=103, routed)         1.835     5.597    Freq_Divider_inst/Clock_IBUF_BUFG
    SLICE_X5Y48          FDCE                                         r  Freq_Divider_inst/freq_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y48          FDCE (Prop_fdce_C_Q)         0.456     6.053 r  Freq_Divider_inst/freq_counter_reg[0]/Q
                         net (fo=34, routed)          1.371     7.425    Freq_Divider_inst/freq_counter_reg_n_0_[0]
    SLICE_X4Y41          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     8.020 r  Freq_Divider_inst/freq_counter_reg[4]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.020    Freq_Divider_inst/freq_counter_reg[4]_i_2__0_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.137 r  Freq_Divider_inst/freq_counter_reg[8]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.137    Freq_Divider_inst/freq_counter_reg[8]_i_2__0_n_0
    SLICE_X4Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.254 r  Freq_Divider_inst/freq_counter_reg[12]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.254    Freq_Divider_inst/freq_counter_reg[12]_i_2__0_n_0
    SLICE_X4Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.371 r  Freq_Divider_inst/freq_counter_reg[16]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.371    Freq_Divider_inst/freq_counter_reg[16]_i_2__0_n_0
    SLICE_X4Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.488 r  Freq_Divider_inst/freq_counter_reg[20]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.488    Freq_Divider_inst/freq_counter_reg[20]_i_2__0_n_0
    SLICE_X4Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.605 r  Freq_Divider_inst/freq_counter_reg[24]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.605    Freq_Divider_inst/freq_counter_reg[24]_i_2__0_n_0
    SLICE_X4Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.722 r  Freq_Divider_inst/freq_counter_reg[28]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.722    Freq_Divider_inst/freq_counter_reg[28]_i_2__0_n_0
    SLICE_X4Y48          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.045 r  Freq_Divider_inst/freq_counter_reg[31]_i_3__0/O[1]
                         net (fo=1, routed)           0.577     9.622    Freq_Divider_inst/data0[30]
    SLICE_X5Y48          LUT3 (Prop_lut3_I2_O)        0.332     9.954 r  Freq_Divider_inst/freq_counter[30]_i_1__0/O
                         net (fo=1, routed)           0.000     9.954    Freq_Divider_inst/freq_counter[30]
    SLICE_X5Y48          FDCE                                         r  Freq_Divider_inst/freq_counter_reg[30]/D
=======
                         net (fo=101, routed)         1.835     5.597    Freq_Divider_inst/Clock_IBUF_BUFG
    SLICE_X7Y48          FDCE                                         r  Freq_Divider_inst/freq_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y48          FDCE (Prop_fdce_C_Q)         0.456     6.053 r  Freq_Divider_inst/freq_counter_reg[0]/Q
                         net (fo=34, routed)          1.172     7.225    Freq_Divider_inst/freq_counter_reg_n_0_[0]
    SLICE_X6Y41          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.820 r  Freq_Divider_inst/freq_counter_reg[4]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.820    Freq_Divider_inst/freq_counter_reg[4]_i_2__0_n_0
    SLICE_X6Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.937 r  Freq_Divider_inst/freq_counter_reg[8]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.937    Freq_Divider_inst/freq_counter_reg[8]_i_2__0_n_0
    SLICE_X6Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.054 r  Freq_Divider_inst/freq_counter_reg[12]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.054    Freq_Divider_inst/freq_counter_reg[12]_i_2__0_n_0
    SLICE_X6Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.171 r  Freq_Divider_inst/freq_counter_reg[16]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.171    Freq_Divider_inst/freq_counter_reg[16]_i_2__0_n_0
    SLICE_X6Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.288 r  Freq_Divider_inst/freq_counter_reg[20]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.288    Freq_Divider_inst/freq_counter_reg[20]_i_2__0_n_0
    SLICE_X6Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.405 r  Freq_Divider_inst/freq_counter_reg[24]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.405    Freq_Divider_inst/freq_counter_reg[24]_i_2__0_n_0
    SLICE_X6Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.522 r  Freq_Divider_inst/freq_counter_reg[28]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.522    Freq_Divider_inst/freq_counter_reg[28]_i_2__0_n_0
    SLICE_X6Y48          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.845 r  Freq_Divider_inst/freq_counter_reg[31]_i_3__0/O[1]
                         net (fo=1, routed)           0.848     9.693    Freq_Divider_inst/data0[30]
    SLICE_X7Y48          LUT3 (Prop_lut3_I2_O)        0.334    10.027 r  Freq_Divider_inst/freq_counter[30]_i_1__0/O
                         net (fo=1, routed)           0.000    10.027    Freq_Divider_inst/freq_counter[30]
    SLICE_X7Y48          FDCE                                         r  Freq_Divider_inst/freq_counter_reg[30]/D
>>>>>>> e8da86e9cd176b9e2736abcff44beaa767b934a1
  -------------------------------------------------------------------    -------------------

                         (clock Clock rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  Clock (IN)
                         net (fo=0)                   0.000    10.000    Clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  Clock_IBUF_BUFG_inst/O
<<<<<<< HEAD
                         net (fo=103, routed)         1.656    15.139    Freq_Divider_inst/Clock_IBUF_BUFG
    SLICE_X5Y48          FDCE                                         r  Freq_Divider_inst/freq_counter_reg[30]/C
                         clock pessimism              0.458    15.597    
                         clock uncertainty           -0.035    15.562    
    SLICE_X5Y48          FDCE (Setup_fdce_C_D)        0.075    15.637    Freq_Divider_inst/freq_counter_reg[30]
  -------------------------------------------------------------------
                         required time                         15.637    
                         arrival time                          -9.954    
  -------------------------------------------------------------------
                         slack                                  5.683    

Slack (MET) :             5.698ns  (required time - arrival time)
  Source:                 Decoder_7Seg_inst/freq_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Decoder_7Seg_inst/freq_counter_reg[27]/D
=======
                         net (fo=101, routed)         1.656    15.139    Freq_Divider_inst/Clock_IBUF_BUFG
    SLICE_X7Y48          FDCE                                         r  Freq_Divider_inst/freq_counter_reg[30]/C
                         clock pessimism              0.458    15.597    
                         clock uncertainty           -0.035    15.562    
    SLICE_X7Y48          FDCE (Setup_fdce_C_D)        0.075    15.637    Freq_Divider_inst/freq_counter_reg[30]
  -------------------------------------------------------------------
                         required time                         15.637    
                         arrival time                         -10.027    
  -------------------------------------------------------------------
                         slack                                  5.610    

Slack (MET) :             5.610ns  (required time - arrival time)
  Source:                 Decoder_7Seg_inst/freq_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Decoder_7Seg_inst/freq_counter_reg[18]/D
>>>>>>> e8da86e9cd176b9e2736abcff44beaa767b934a1
                            (rising edge-triggered cell FDCE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clock rise@10.000ns - Clock rise@0.000ns)
<<<<<<< HEAD
  Data Path Delay:        4.360ns  (logic 2.444ns (56.052%)  route 1.916ns (43.948%))
  Logic Levels:           9  (CARRY4=7 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.139ns = ( 15.139 - 10.000 ) 
    Source Clock Delay      (SCD):    5.596ns
=======
  Data Path Delay:        4.411ns  (logic 2.077ns (47.091%)  route 2.334ns (52.909%))
  Logic Levels:           6  (CARRY4=5 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.139ns = ( 15.139 - 10.000 ) 
    Source Clock Delay      (SCD):    5.597ns
>>>>>>> e8da86e9cd176b9e2736abcff44beaa767b934a1
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  Clock_IBUF_BUFG_inst/O
<<<<<<< HEAD
                         net (fo=103, routed)         1.834     5.596    Decoder_7Seg_inst/Clock_IBUF_BUFG
    SLICE_X2Y42          FDCE                                         r  Decoder_7Seg_inst/freq_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y42          FDCE (Prop_fdce_C_Q)         0.478     6.074 f  Decoder_7Seg_inst/freq_counter_reg[1]/Q
                         net (fo=3, routed)           0.967     7.041    Decoder_7Seg_inst/freq_counter_reg_n_0_[1]
    SLICE_X1Y40          LUT1 (Prop_lut1_I0_O)        0.301     7.342 r  Decoder_7Seg_inst/freq_counter[4]_i_6/O
                         net (fo=1, routed)           0.000     7.342    Decoder_7Seg_inst/freq_counter[4]_i_6_n_0
    SLICE_X1Y40          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.874 r  Decoder_7Seg_inst/freq_counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.874    Decoder_7Seg_inst/freq_counter_reg[4]_i_2_n_0
    SLICE_X1Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.988 r  Decoder_7Seg_inst/freq_counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.988    Decoder_7Seg_inst/freq_counter_reg[8]_i_2_n_0
    SLICE_X1Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.102 r  Decoder_7Seg_inst/freq_counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.102    Decoder_7Seg_inst/freq_counter_reg[12]_i_2_n_0
    SLICE_X1Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.216 r  Decoder_7Seg_inst/freq_counter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.216    Decoder_7Seg_inst/freq_counter_reg[16]_i_2_n_0
    SLICE_X1Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.330 r  Decoder_7Seg_inst/freq_counter_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.330    Decoder_7Seg_inst/freq_counter_reg[20]_i_2_n_0
    SLICE_X1Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.444 r  Decoder_7Seg_inst/freq_counter_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.444    Decoder_7Seg_inst/freq_counter_reg[24]_i_2_n_0
    SLICE_X1Y46          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.683 r  Decoder_7Seg_inst/freq_counter_reg[28]_i_2/O[2]
                         net (fo=1, routed)           0.950     9.633    Decoder_7Seg_inst/freq_counter_reg[28]_i_2_n_5
    SLICE_X0Y43          LUT3 (Prop_lut3_I2_O)        0.324     9.957 r  Decoder_7Seg_inst/freq_counter[27]_i_1/O
                         net (fo=1, routed)           0.000     9.957    Decoder_7Seg_inst/freq_counter[27]
    SLICE_X0Y43          FDCE                                         r  Decoder_7Seg_inst/freq_counter_reg[27]/D
=======
                         net (fo=101, routed)         1.835     5.597    Decoder_7Seg_inst/CLK
    SLICE_X0Y46          FDCE                                         r  Decoder_7Seg_inst/freq_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDCE (Prop_fdce_C_Q)         0.518     6.115 r  Decoder_7Seg_inst/freq_counter_reg[0]/Q
                         net (fo=34, routed)          1.519     7.634    Decoder_7Seg_inst/freq_counter_reg_n_0_[0]
    SLICE_X1Y40          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.214 r  Decoder_7Seg_inst/freq_counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.214    Decoder_7Seg_inst/freq_counter_reg[4]_i_2_n_0
    SLICE_X1Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.328 r  Decoder_7Seg_inst/freq_counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.328    Decoder_7Seg_inst/freq_counter_reg[8]_i_2_n_0
    SLICE_X1Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.442 r  Decoder_7Seg_inst/freq_counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.442    Decoder_7Seg_inst/freq_counter_reg[12]_i_2_n_0
    SLICE_X1Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.556 r  Decoder_7Seg_inst/freq_counter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.556    Decoder_7Seg_inst/freq_counter_reg[16]_i_2_n_0
    SLICE_X1Y44          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.890 r  Decoder_7Seg_inst/freq_counter_reg[20]_i_2/O[1]
                         net (fo=1, routed)           0.815     9.705    Decoder_7Seg_inst/freq_counter_reg[20]_i_2_n_6
    SLICE_X0Y43          LUT3 (Prop_lut3_I2_O)        0.303    10.008 r  Decoder_7Seg_inst/freq_counter[18]_i_1/O
                         net (fo=1, routed)           0.000    10.008    Decoder_7Seg_inst/freq_counter[18]
    SLICE_X0Y43          FDCE                                         r  Decoder_7Seg_inst/freq_counter_reg[18]/D
>>>>>>> e8da86e9cd176b9e2736abcff44beaa767b934a1
  -------------------------------------------------------------------    -------------------

                         (clock Clock rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  Clock (IN)
                         net (fo=0)                   0.000    10.000    Clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  Clock_IBUF_BUFG_inst/O
<<<<<<< HEAD
                         net (fo=103, routed)         1.656    15.139    Decoder_7Seg_inst/Clock_IBUF_BUFG
    SLICE_X0Y43          FDCE                                         r  Decoder_7Seg_inst/freq_counter_reg[27]/C
                         clock pessimism              0.433    15.572    
                         clock uncertainty           -0.035    15.537    
    SLICE_X0Y43          FDCE (Setup_fdce_C_D)        0.118    15.655    Decoder_7Seg_inst/freq_counter_reg[27]
  -------------------------------------------------------------------
                         required time                         15.655    
                         arrival time                          -9.957    
  -------------------------------------------------------------------
                         slack                                  5.698    
=======
                         net (fo=101, routed)         1.656    15.139    Decoder_7Seg_inst/CLK
    SLICE_X0Y43          FDCE                                         r  Decoder_7Seg_inst/freq_counter_reg[18]/C
                         clock pessimism              0.433    15.572    
                         clock uncertainty           -0.035    15.537    
    SLICE_X0Y43          FDCE (Setup_fdce_C_D)        0.081    15.618    Decoder_7Seg_inst/freq_counter_reg[18]
  -------------------------------------------------------------------
                         required time                         15.618    
                         arrival time                         -10.008    
  -------------------------------------------------------------------
                         slack                                  5.610    
>>>>>>> e8da86e9cd176b9e2736abcff44beaa767b934a1





Min Delay Paths
--------------------------------------------------------------------------------------
<<<<<<< HEAD
Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 Sec_Count_inst/count_int_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sec_Count_inst/count_int_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clock rise@0.000ns - Clock rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.820%)  route 0.120ns (39.180%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.083ns
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.503ns
=======
Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 Min10_Count_inst/count_int_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Decoder_7Seg_inst/BCD_int_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clock rise@0.000ns - Clock rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.702%)  route 0.120ns (39.298%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.086ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.504ns
>>>>>>> e8da86e9cd176b9e2736abcff44beaa767b934a1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  Clock_IBUF_BUFG_inst/O
<<<<<<< HEAD
                         net (fo=103, routed)         0.620     1.567    Sec_Count_inst/Clock_IBUF_BUFG
    SLICE_X3Y37          FDCE                                         r  Sec_Count_inst/count_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDCE (Prop_fdce_C_Q)         0.141     1.708 r  Sec_Count_inst/count_int_reg[0]/Q
                         net (fo=8, routed)           0.120     1.828    Sec_Count_inst/Q[0]
    SLICE_X2Y37          LUT6 (Prop_lut6_I4_O)        0.045     1.873 r  Sec_Count_inst/count_int[2]_i_1__3/O
                         net (fo=1, routed)           0.000     1.873    Sec_Count_inst/count_int[2]
    SLICE_X2Y37          FDCE                                         r  Sec_Count_inst/count_int_reg[2]/D
=======
                         net (fo=101, routed)         0.622     1.569    Min10_Count_inst/Clock_IBUF_BUFG
    SLICE_X3Y40          FDCE                                         r  Min10_Count_inst/count_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDCE (Prop_fdce_C_Q)         0.141     1.710 r  Min10_Count_inst/count_int_reg[1]/Q
                         net (fo=5, routed)           0.120     1.830    Decoder_7Seg_inst/count_int_reg[3][1]
    SLICE_X2Y40          LUT6 (Prop_lut6_I1_O)        0.045     1.875 r  Decoder_7Seg_inst/BCD_int[1]_i_1/O
                         net (fo=1, routed)           0.000     1.875    Decoder_7Seg_inst/BCD_int[1]_i_1_n_0
    SLICE_X2Y40          FDRE                                         r  Decoder_7Seg_inst/BCD_int_reg[1]/D
>>>>>>> e8da86e9cd176b9e2736abcff44beaa767b934a1
  -------------------------------------------------------------------    -------------------

                         (clock Clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  Clock_IBUF_BUFG_inst/O
<<<<<<< HEAD
                         net (fo=103, routed)         0.889     2.083    Sec_Count_inst/Clock_IBUF_BUFG
    SLICE_X2Y37          FDCE                                         r  Sec_Count_inst/count_int_reg[2]/C
                         clock pessimism             -0.503     1.580    
    SLICE_X2Y37          FDCE (Hold_fdce_C_D)         0.121     1.701    Sec_Count_inst/count_int_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.701    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 Sec_Count_inst/count_int_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sec_Count_inst/count_int_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clock rise@0.000ns - Clock rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.425%)  route 0.122ns (39.575%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.083ns
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.503ns
=======
                         net (fo=101, routed)         0.892     2.086    Decoder_7Seg_inst/CLK
    SLICE_X2Y40          FDRE                                         r  Decoder_7Seg_inst/BCD_int_reg[1]/C
                         clock pessimism             -0.504     1.582    
    SLICE_X2Y40          FDRE (Hold_fdre_C_D)         0.120     1.702    Decoder_7Seg_inst/BCD_int_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.702    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 Min10_Count_inst/count_int_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Min10_Count_inst/Enable_Out_reg/D
                            (rising edge-triggered cell FDRE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clock rise@0.000ns - Clock rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.741%)  route 0.160ns (46.259%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.086ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.504ns
>>>>>>> e8da86e9cd176b9e2736abcff44beaa767b934a1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  Clock_IBUF_BUFG_inst/O
<<<<<<< HEAD
                         net (fo=103, routed)         0.620     1.567    Sec_Count_inst/Clock_IBUF_BUFG
    SLICE_X3Y37          FDCE                                         r  Sec_Count_inst/count_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDCE (Prop_fdce_C_Q)         0.141     1.708 r  Sec_Count_inst/count_int_reg[0]/Q
                         net (fo=8, routed)           0.122     1.830    Sec_Count_inst/Q[0]
    SLICE_X2Y37          LUT6 (Prop_lut6_I1_O)        0.045     1.875 r  Sec_Count_inst/count_int[5]_i_1/O
                         net (fo=1, routed)           0.000     1.875    Sec_Count_inst/count_int[5]
    SLICE_X2Y37          FDCE                                         r  Sec_Count_inst/count_int_reg[5]/D
=======
                         net (fo=101, routed)         0.622     1.569    Min10_Count_inst/Clock_IBUF_BUFG
    SLICE_X3Y40          FDCE                                         r  Min10_Count_inst/count_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDCE (Prop_fdce_C_Q)         0.141     1.710 r  Min10_Count_inst/count_int_reg[0]/Q
                         net (fo=6, routed)           0.160     1.870    Min10_Count_inst/Q[0]
    SLICE_X2Y40          LUT6 (Prop_lut6_I3_O)        0.045     1.915 r  Min10_Count_inst/Enable_Out_i_1__0/O
                         net (fo=1, routed)           0.000     1.915    Min10_Count_inst/Enable_Out_i_1__0_n_0
    SLICE_X2Y40          FDRE                                         r  Min10_Count_inst/Enable_Out_reg/D
>>>>>>> e8da86e9cd176b9e2736abcff44beaa767b934a1
  -------------------------------------------------------------------    -------------------

                         (clock Clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  Clock_IBUF_BUFG_inst/O
<<<<<<< HEAD
                         net (fo=103, routed)         0.889     2.083    Sec_Count_inst/Clock_IBUF_BUFG
    SLICE_X2Y37          FDCE                                         r  Sec_Count_inst/count_int_reg[5]/C
                         clock pessimism             -0.503     1.580    
    SLICE_X2Y37          FDCE (Hold_fdce_C_D)         0.121     1.701    Sec_Count_inst/count_int_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.701    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 Sec_Count_inst/count_int_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sec_Count_inst/count_int_reg[3]/D
=======
                         net (fo=101, routed)         0.892     2.086    Min10_Count_inst/Clock_IBUF_BUFG
    SLICE_X2Y40          FDRE                                         r  Min10_Count_inst/Enable_Out_reg/C
                         clock pessimism             -0.504     1.582    
    SLICE_X2Y40          FDRE (Hold_fdre_C_D)         0.121     1.703    Min10_Count_inst/Enable_Out_reg
  -------------------------------------------------------------------
                         required time                         -1.703    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 Sec_Count_inst/count_int_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sec_Count_inst/count_int_reg[5]/D
>>>>>>> e8da86e9cd176b9e2736abcff44beaa767b934a1
                            (rising edge-triggered cell FDCE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clock rise@0.000ns - Clock rise@0.000ns)
<<<<<<< HEAD
  Data Path Delay:        0.318ns  (logic 0.186ns (58.579%)  route 0.132ns (41.421%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.083ns
    Source Clock Delay      (SCD):    1.567ns
=======
  Data Path Delay:        0.326ns  (logic 0.209ns (64.145%)  route 0.117ns (35.854%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.540ns
>>>>>>> e8da86e9cd176b9e2736abcff44beaa767b934a1
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  Clock_IBUF_BUFG_inst/O
<<<<<<< HEAD
                         net (fo=103, routed)         0.620     1.567    Sec_Count_inst/Clock_IBUF_BUFG
    SLICE_X3Y37          FDCE                                         r  Sec_Count_inst/count_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDCE (Prop_fdce_C_Q)         0.141     1.708 r  Sec_Count_inst/count_int_reg[1]/Q
                         net (fo=6, routed)           0.132     1.839    Sec_Count_inst/count_int_reg_n_0_[1]
    SLICE_X2Y37          LUT6 (Prop_lut6_I5_O)        0.045     1.884 r  Sec_Count_inst/count_int[3]_i_1__3/O
                         net (fo=1, routed)           0.000     1.884    Sec_Count_inst/count_int[3]
    SLICE_X2Y37          FDCE                                         r  Sec_Count_inst/count_int_reg[3]/D
=======
                         net (fo=101, routed)         0.593     1.540    Sec_Count_inst/Clock_IBUF_BUFG
    SLICE_X8Y41          FDCE                                         r  Sec_Count_inst/count_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y41          FDCE (Prop_fdce_C_Q)         0.164     1.704 r  Sec_Count_inst/count_int_reg[0]/Q
                         net (fo=8, routed)           0.117     1.821    Sec_Count_inst/Q[0]
    SLICE_X9Y41          LUT6 (Prop_lut6_I1_O)        0.045     1.866 r  Sec_Count_inst/count_int[5]_i_1/O
                         net (fo=1, routed)           0.000     1.866    Sec_Count_inst/count_int[5]
    SLICE_X9Y41          FDCE                                         r  Sec_Count_inst/count_int_reg[5]/D
>>>>>>> e8da86e9cd176b9e2736abcff44beaa767b934a1
  -------------------------------------------------------------------    -------------------

                         (clock Clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  Clock_IBUF_BUFG_inst/O
<<<<<<< HEAD
                         net (fo=103, routed)         0.889     2.083    Sec_Count_inst/Clock_IBUF_BUFG
    SLICE_X2Y37          FDCE                                         r  Sec_Count_inst/count_int_reg[3]/C
                         clock pessimism             -0.503     1.580    
    SLICE_X2Y37          FDCE (Hold_fdce_C_D)         0.120     1.700    Sec_Count_inst/count_int_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.700    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 Sec_Count_inst/count_int_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sec_Count_inst/count_int_reg[4]/D
=======
                         net (fo=101, routed)         0.862     2.056    Sec_Count_inst/Clock_IBUF_BUFG
    SLICE_X9Y41          FDCE                                         r  Sec_Count_inst/count_int_reg[5]/C
                         clock pessimism             -0.503     1.553    
    SLICE_X9Y41          FDCE (Hold_fdce_C_D)         0.092     1.645    Sec_Count_inst/count_int_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 Sec_Count_inst/count_int_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sec_Count_inst/count_int_reg[2]/D
>>>>>>> e8da86e9cd176b9e2736abcff44beaa767b934a1
                            (rising edge-triggered cell FDCE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clock rise@0.000ns - Clock rise@0.000ns)
<<<<<<< HEAD
  Data Path Delay:        0.322ns  (logic 0.186ns (57.850%)  route 0.136ns (42.150%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.083ns
    Source Clock Delay      (SCD):    1.567ns
=======
  Data Path Delay:        0.329ns  (logic 0.209ns (63.560%)  route 0.120ns (36.440%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.540ns
>>>>>>> e8da86e9cd176b9e2736abcff44beaa767b934a1
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  Clock_IBUF_BUFG_inst/O
<<<<<<< HEAD
                         net (fo=103, routed)         0.620     1.567    Sec_Count_inst/Clock_IBUF_BUFG
    SLICE_X3Y37          FDCE                                         r  Sec_Count_inst/count_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDCE (Prop_fdce_C_Q)         0.141     1.708 r  Sec_Count_inst/count_int_reg[1]/Q
                         net (fo=6, routed)           0.136     1.843    Sec_Count_inst/count_int_reg_n_0_[1]
    SLICE_X2Y37          LUT6 (Prop_lut6_I3_O)        0.045     1.888 r  Sec_Count_inst/count_int[4]_i_1/O
                         net (fo=1, routed)           0.000     1.888    Sec_Count_inst/count_int[4]
    SLICE_X2Y37          FDCE                                         r  Sec_Count_inst/count_int_reg[4]/D
=======
                         net (fo=101, routed)         0.593     1.540    Sec_Count_inst/Clock_IBUF_BUFG
    SLICE_X8Y41          FDCE                                         r  Sec_Count_inst/count_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y41          FDCE (Prop_fdce_C_Q)         0.164     1.704 r  Sec_Count_inst/count_int_reg[0]/Q
                         net (fo=8, routed)           0.120     1.824    Sec_Count_inst/Q[0]
    SLICE_X9Y41          LUT6 (Prop_lut6_I4_O)        0.045     1.869 r  Sec_Count_inst/count_int[2]_i_1__2/O
                         net (fo=1, routed)           0.000     1.869    Sec_Count_inst/count_int[2]
    SLICE_X9Y41          FDCE                                         r  Sec_Count_inst/count_int_reg[2]/D
>>>>>>> e8da86e9cd176b9e2736abcff44beaa767b934a1
  -------------------------------------------------------------------    -------------------

                         (clock Clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  Clock_IBUF_BUFG_inst/O
<<<<<<< HEAD
                         net (fo=103, routed)         0.889     2.083    Sec_Count_inst/Clock_IBUF_BUFG
    SLICE_X2Y37          FDCE                                         r  Sec_Count_inst/count_int_reg[4]/C
                         clock pessimism             -0.503     1.580    
    SLICE_X2Y37          FDCE (Hold_fdce_C_D)         0.121     1.701    Sec_Count_inst/count_int_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.701    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 Sec_Count_inst/Enable_Out_reg/C
                            (rising edge-triggered cell FDRE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Min1_Count_inst/Enable_Out_reg/D
                            (rising edge-triggered cell FDRE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clock rise@0.000ns - Clock rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.209ns (63.787%)  route 0.119ns (36.213%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.501ns
=======
                         net (fo=101, routed)         0.862     2.056    Sec_Count_inst/Clock_IBUF_BUFG
    SLICE_X9Y41          FDCE                                         r  Sec_Count_inst/count_int_reg[2]/C
                         clock pessimism             -0.503     1.553    
    SLICE_X9Y41          FDCE (Hold_fdce_C_D)         0.092     1.645    Sec_Count_inst/count_int_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 Sec_Count_inst/count_int_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sec_Count_inst/count_int_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clock rise@0.000ns - Clock rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.209ns (62.106%)  route 0.128ns (37.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.503ns
>>>>>>> e8da86e9cd176b9e2736abcff44beaa767b934a1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  Clock_IBUF_BUFG_inst/O
<<<<<<< HEAD
                         net (fo=103, routed)         0.621     1.568    Sec_Count_inst/Clock_IBUF_BUFG
    SLICE_X2Y39          FDRE                                         r  Sec_Count_inst/Enable_Out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y39          FDRE (Prop_fdre_C_Q)         0.164     1.732 r  Sec_Count_inst/Enable_Out_reg/Q
                         net (fo=6, routed)           0.119     1.850    Min1_Count_inst/Enable_Out_reg_0[0]
    SLICE_X1Y38          LUT6 (Prop_lut6_I5_O)        0.045     1.895 r  Min1_Count_inst/Enable_Out_i_1/O
                         net (fo=1, routed)           0.000     1.895    Min1_Count_inst/Enable_Out_i_1_n_0
    SLICE_X1Y38          FDRE                                         r  Min1_Count_inst/Enable_Out_reg/D
=======
                         net (fo=101, routed)         0.593     1.540    Sec_Count_inst/Clock_IBUF_BUFG
    SLICE_X8Y41          FDCE                                         r  Sec_Count_inst/count_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y41          FDCE (Prop_fdce_C_Q)         0.164     1.704 r  Sec_Count_inst/count_int_reg[1]/Q
                         net (fo=6, routed)           0.128     1.831    Sec_Count_inst/count_int_reg_n_0_[1]
    SLICE_X9Y41          LUT6 (Prop_lut6_I3_O)        0.045     1.876 r  Sec_Count_inst/count_int[4]_i_1/O
                         net (fo=1, routed)           0.000     1.876    Sec_Count_inst/count_int[4]
    SLICE_X9Y41          FDCE                                         r  Sec_Count_inst/count_int_reg[4]/D
>>>>>>> e8da86e9cd176b9e2736abcff44beaa767b934a1
  -------------------------------------------------------------------    -------------------

                         (clock Clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  Clock_IBUF_BUFG_inst/O
<<<<<<< HEAD
                         net (fo=103, routed)         0.891     2.085    Min1_Count_inst/Clock_IBUF_BUFG
    SLICE_X1Y38          FDRE                                         r  Min1_Count_inst/Enable_Out_reg/C
                         clock pessimism             -0.501     1.584    
    SLICE_X1Y38          FDRE (Hold_fdre_C_D)         0.092     1.676    Min1_Count_inst/Enable_Out_reg
  -------------------------------------------------------------------
                         required time                         -1.676    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 Min10_Count_inst/count_int_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Min10_Count_inst/count_int_reg[3]/D
=======
                         net (fo=101, routed)         0.862     2.056    Sec_Count_inst/Clock_IBUF_BUFG
    SLICE_X9Y41          FDCE                                         r  Sec_Count_inst/count_int_reg[4]/C
                         clock pessimism             -0.503     1.553    
    SLICE_X9Y41          FDCE (Hold_fdce_C_D)         0.092     1.645    Sec_Count_inst/count_int_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 Sec_Count_inst/count_int_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sec_Count_inst/count_int_reg[3]/D
>>>>>>> e8da86e9cd176b9e2736abcff44beaa767b934a1
                            (rising edge-triggered cell FDCE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clock rise@0.000ns - Clock rise@0.000ns)
<<<<<<< HEAD
  Data Path Delay:        0.357ns  (logic 0.208ns (58.224%)  route 0.149ns (41.776%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.083ns
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.516ns
=======
  Data Path Delay:        0.336ns  (logic 0.209ns (62.291%)  route 0.127ns (37.709%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.503ns
>>>>>>> e8da86e9cd176b9e2736abcff44beaa767b934a1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  Clock_IBUF_BUFG_inst/O
<<<<<<< HEAD
                         net (fo=103, routed)         0.620     1.567    Min10_Count_inst/Clock_IBUF_BUFG
    SLICE_X0Y37          FDCE                                         r  Min10_Count_inst/count_int_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDCE (Prop_fdce_C_Q)         0.164     1.731 r  Min10_Count_inst/count_int_reg[2]/Q
                         net (fo=5, routed)           0.149     1.880    Min10_Count_inst/Q[2]
    SLICE_X0Y37          LUT4 (Prop_lut4_I0_O)        0.044     1.924 r  Min10_Count_inst/count_int[3]_i_1__1/O
                         net (fo=1, routed)           0.000     1.924    Min10_Count_inst/count_int[3]_i_1__1_n_0
    SLICE_X0Y37          FDCE                                         r  Min10_Count_inst/count_int_reg[3]/D
=======
                         net (fo=101, routed)         0.593     1.540    Sec_Count_inst/Clock_IBUF_BUFG
    SLICE_X8Y41          FDCE                                         r  Sec_Count_inst/count_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y41          FDCE (Prop_fdce_C_Q)         0.164     1.704 r  Sec_Count_inst/count_int_reg[1]/Q
                         net (fo=6, routed)           0.127     1.830    Sec_Count_inst/count_int_reg_n_0_[1]
    SLICE_X9Y41          LUT6 (Prop_lut6_I5_O)        0.045     1.875 r  Sec_Count_inst/count_int[3]_i_1__2/O
                         net (fo=1, routed)           0.000     1.875    Sec_Count_inst/count_int[3]
    SLICE_X9Y41          FDCE                                         r  Sec_Count_inst/count_int_reg[3]/D
>>>>>>> e8da86e9cd176b9e2736abcff44beaa767b934a1
  -------------------------------------------------------------------    -------------------

                         (clock Clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  Clock_IBUF_BUFG_inst/O
<<<<<<< HEAD
                         net (fo=103, routed)         0.889     2.083    Min10_Count_inst/Clock_IBUF_BUFG
    SLICE_X0Y37          FDCE                                         r  Min10_Count_inst/count_int_reg[3]/C
                         clock pessimism             -0.516     1.567    
    SLICE_X0Y37          FDCE (Hold_fdce_C_D)         0.131     1.698    Min10_Count_inst/count_int_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.698    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 Hour1_Count_inst/count_int_reg[0]/C
=======
                         net (fo=101, routed)         0.862     2.056    Sec_Count_inst/Clock_IBUF_BUFG
    SLICE_X9Y41          FDCE                                         r  Sec_Count_inst/count_int_reg[3]/C
                         clock pessimism             -0.503     1.553    
    SLICE_X9Y41          FDCE (Hold_fdce_C_D)         0.091     1.644    Sec_Count_inst/count_int_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 Min1_Count_inst/count_int_reg[0]/C
>>>>>>> e8da86e9cd176b9e2736abcff44beaa767b934a1
                            (rising edge-triggered cell FDCE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Decoder_7Seg_inst/BCD_int_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clock rise@0.000ns - Clock rise@0.000ns)
<<<<<<< HEAD
  Data Path Delay:        0.336ns  (logic 0.209ns (62.113%)  route 0.127ns (37.887%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.501ns
=======
  Data Path Delay:        0.394ns  (logic 0.209ns (53.086%)  route 0.185ns (46.914%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.086ns
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.480ns
>>>>>>> e8da86e9cd176b9e2736abcff44beaa767b934a1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  Clock_IBUF_BUFG_inst/O
<<<<<<< HEAD
                         net (fo=103, routed)         0.621     1.568    Hour1_Count_inst/Clock_IBUF_BUFG
    SLICE_X2Y38          FDCE                                         r  Hour1_Count_inst/count_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y38          FDCE (Prop_fdce_C_Q)         0.164     1.732 r  Hour1_Count_inst/count_int_reg[0]/Q
                         net (fo=6, routed)           0.127     1.859    Decoder_7Seg_inst/count_int_reg[3]_2[0]
    SLICE_X1Y38          LUT6 (Prop_lut6_I5_O)        0.045     1.904 r  Decoder_7Seg_inst/BCD_int[0]_i_1/O
                         net (fo=1, routed)           0.000     1.904    Decoder_7Seg_inst/BCD_int[0]_i_1_n_0
    SLICE_X1Y38          FDRE                                         r  Decoder_7Seg_inst/BCD_int_reg[0]/D
=======
                         net (fo=101, routed)         0.621     1.568    Min1_Count_inst/Clock_IBUF_BUFG
    SLICE_X4Y39          FDCE                                         r  Min1_Count_inst/count_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y39          FDCE (Prop_fdce_C_Q)         0.164     1.732 r  Min1_Count_inst/count_int_reg[0]/Q
                         net (fo=6, routed)           0.185     1.917    Decoder_7Seg_inst/count_int_reg[3]_0[0]
    SLICE_X2Y40          LUT6 (Prop_lut6_I4_O)        0.045     1.962 r  Decoder_7Seg_inst/BCD_int[0]_i_1/O
                         net (fo=1, routed)           0.000     1.962    Decoder_7Seg_inst/BCD_int[0]_i_1_n_0
    SLICE_X2Y40          FDRE                                         r  Decoder_7Seg_inst/BCD_int_reg[0]/D
>>>>>>> e8da86e9cd176b9e2736abcff44beaa767b934a1
  -------------------------------------------------------------------    -------------------

                         (clock Clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  Clock_IBUF_BUFG_inst/O
<<<<<<< HEAD
                         net (fo=103, routed)         0.891     2.085    Decoder_7Seg_inst/Clock_IBUF_BUFG
    SLICE_X1Y38          FDRE                                         r  Decoder_7Seg_inst/BCD_int_reg[0]/C
                         clock pessimism             -0.501     1.584    
    SLICE_X1Y38          FDRE (Hold_fdre_C_D)         0.092     1.676    Decoder_7Seg_inst/BCD_int_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.676    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 Min1_Count_inst/count_int_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Decoder_7Seg_inst/BCD_int_reg[1]/D
=======
                         net (fo=101, routed)         0.892     2.086    Decoder_7Seg_inst/CLK
    SLICE_X2Y40          FDRE                                         r  Decoder_7Seg_inst/BCD_int_reg[0]/C
                         clock pessimism             -0.480     1.606    
    SLICE_X2Y40          FDRE (Hold_fdre_C_D)         0.121     1.727    Decoder_7Seg_inst/BCD_int_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.727    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 Decoder_7Seg_inst/Enable_1kHz_reg/C
                            (rising edge-triggered cell FDRE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Decoder_7Seg_inst/Enable_1kHz_reg/D
>>>>>>> e8da86e9cd176b9e2736abcff44beaa767b934a1
                            (rising edge-triggered cell FDRE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clock rise@0.000ns - Clock rise@0.000ns)
<<<<<<< HEAD
  Data Path Delay:        0.343ns  (logic 0.186ns (54.161%)  route 0.157ns (45.839%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.501ns
=======
  Data Path Delay:        0.358ns  (logic 0.209ns (58.341%)  route 0.149ns (41.659%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.086ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.517ns
>>>>>>> e8da86e9cd176b9e2736abcff44beaa767b934a1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  Clock_IBUF_BUFG_inst/O
<<<<<<< HEAD
                         net (fo=103, routed)         0.621     1.568    Min1_Count_inst/Clock_IBUF_BUFG
    SLICE_X3Y38          FDCE                                         r  Min1_Count_inst/count_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y38          FDCE (Prop_fdce_C_Q)         0.141     1.709 r  Min1_Count_inst/count_int_reg[1]/Q
                         net (fo=5, routed)           0.157     1.866    Decoder_7Seg_inst/count_int_reg[3]_1[1]
    SLICE_X1Y38          LUT6 (Prop_lut6_I4_O)        0.045     1.911 r  Decoder_7Seg_inst/BCD_int[1]_i_1/O
                         net (fo=1, routed)           0.000     1.911    Decoder_7Seg_inst/BCD_int[1]_i_1_n_0
    SLICE_X1Y38          FDRE                                         r  Decoder_7Seg_inst/BCD_int_reg[1]/D
=======
                         net (fo=101, routed)         0.622     1.569    Decoder_7Seg_inst/CLK
    SLICE_X0Y40          FDRE                                         r  Decoder_7Seg_inst/Enable_1kHz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDRE (Prop_fdre_C_Q)         0.164     1.733 r  Decoder_7Seg_inst/Enable_1kHz_reg/Q
                         net (fo=3, routed)           0.149     1.882    Decoder_7Seg_inst/Enable_1kHz_reg_n_0
    SLICE_X0Y40          LUT4 (Prop_lut4_I0_O)        0.045     1.927 r  Decoder_7Seg_inst/Enable_1kHz_i_1/O
                         net (fo=1, routed)           0.000     1.927    Decoder_7Seg_inst/Enable_1kHz_i_1_n_0
    SLICE_X0Y40          FDRE                                         r  Decoder_7Seg_inst/Enable_1kHz_reg/D
>>>>>>> e8da86e9cd176b9e2736abcff44beaa767b934a1
  -------------------------------------------------------------------    -------------------

                         (clock Clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  Clock_IBUF_BUFG_inst/O
<<<<<<< HEAD
                         net (fo=103, routed)         0.891     2.085    Decoder_7Seg_inst/Clock_IBUF_BUFG
    SLICE_X1Y38          FDRE                                         r  Decoder_7Seg_inst/BCD_int_reg[1]/C
                         clock pessimism             -0.501     1.584    
    SLICE_X1Y38          FDRE (Hold_fdre_C_D)         0.091     1.675    Decoder_7Seg_inst/BCD_int_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.675    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 Min10_Count_inst/count_int_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Min10_Count_inst/count_int_reg[2]/D
=======
                         net (fo=101, routed)         0.892     2.086    Decoder_7Seg_inst/CLK
    SLICE_X0Y40          FDRE                                         r  Decoder_7Seg_inst/Enable_1kHz_reg/C
                         clock pessimism             -0.517     1.569    
    SLICE_X0Y40          FDRE (Hold_fdre_C_D)         0.121     1.690    Decoder_7Seg_inst/Enable_1kHz_reg
  -------------------------------------------------------------------
                         required time                         -1.690    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 Hour1_Count_inst/count_int_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Hour1_Count_inst/count_int_reg[2]/D
>>>>>>> e8da86e9cd176b9e2736abcff44beaa767b934a1
                            (rising edge-triggered cell FDCE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clock rise@0.000ns - Clock rise@0.000ns)
<<<<<<< HEAD
  Data Path Delay:        0.358ns  (logic 0.209ns (58.341%)  route 0.149ns (41.659%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.083ns
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.516ns
=======
  Data Path Delay:        0.362ns  (logic 0.247ns (68.295%)  route 0.115ns (31.705%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.517ns
>>>>>>> e8da86e9cd176b9e2736abcff44beaa767b934a1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  Clock_IBUF_BUFG_inst/O
<<<<<<< HEAD
                         net (fo=103, routed)         0.620     1.567    Min10_Count_inst/Clock_IBUF_BUFG
    SLICE_X0Y37          FDCE                                         r  Min10_Count_inst/count_int_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDCE (Prop_fdce_C_Q)         0.164     1.731 r  Min10_Count_inst/count_int_reg[2]/Q
                         net (fo=5, routed)           0.149     1.880    Min10_Count_inst/Q[2]
    SLICE_X0Y37          LUT4 (Prop_lut4_I3_O)        0.045     1.925 r  Min10_Count_inst/count_int[2]_i_1__1/O
                         net (fo=1, routed)           0.000     1.925    Min10_Count_inst/count_int[2]_i_1__1_n_0
    SLICE_X0Y37          FDCE                                         r  Min10_Count_inst/count_int_reg[2]/D
=======
                         net (fo=101, routed)         0.621     1.568    Hour1_Count_inst/Clock_IBUF_BUFG
    SLICE_X2Y39          FDCE                                         r  Hour1_Count_inst/count_int_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y39          FDCE (Prop_fdce_C_Q)         0.148     1.716 r  Hour1_Count_inst/count_int_reg[3]/Q
                         net (fo=5, routed)           0.115     1.831    Hour1_Count_inst/Q[3]
    SLICE_X2Y39          LUT6 (Prop_lut6_I0_O)        0.099     1.930 r  Hour1_Count_inst/count_int[2]_i_1/O
                         net (fo=1, routed)           0.000     1.930    Hour1_Count_inst/p_0_in[2]
    SLICE_X2Y39          FDCE                                         r  Hour1_Count_inst/count_int_reg[2]/D
>>>>>>> e8da86e9cd176b9e2736abcff44beaa767b934a1
  -------------------------------------------------------------------    -------------------

                         (clock Clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  Clock_IBUF_BUFG_inst/O
<<<<<<< HEAD
                         net (fo=103, routed)         0.889     2.083    Min10_Count_inst/Clock_IBUF_BUFG
    SLICE_X0Y37          FDCE                                         r  Min10_Count_inst/count_int_reg[2]/C
                         clock pessimism             -0.516     1.567    
    SLICE_X0Y37          FDCE (Hold_fdce_C_D)         0.121     1.688    Min10_Count_inst/count_int_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.688    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 Decoder_7Seg_inst/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Decoder_7Seg_inst/Dev_Select_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clock rise@0.000ns - Clock rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.212ns (54.717%)  route 0.175ns (45.283%))
=======
                         net (fo=101, routed)         0.891     2.085    Hour1_Count_inst/Clock_IBUF_BUFG
    SLICE_X2Y39          FDCE                                         r  Hour1_Count_inst/count_int_reg[2]/C
                         clock pessimism             -0.517     1.568    
    SLICE_X2Y39          FDCE (Hold_fdce_C_D)         0.121     1.689    Hour1_Count_inst/count_int_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.689    
                         arrival time                           1.930    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 Hour1_Count_inst/Enable_Out_reg/C
                            (rising edge-triggered cell FDRE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Hour10_Count_inst/count_int_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clock rise@0.000ns - Clock rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.186ns (48.806%)  route 0.195ns (51.194%))
>>>>>>> e8da86e9cd176b9e2736abcff44beaa767b934a1
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.086ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  Clock_IBUF_BUFG_inst/O
<<<<<<< HEAD
                         net (fo=103, routed)         0.622     1.569    Decoder_7Seg_inst/Clock_IBUF_BUFG
    SLICE_X0Y41          FDCE                                         r  Decoder_7Seg_inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y41          FDCE (Prop_fdce_C_Q)         0.164     1.733 f  Decoder_7Seg_inst/counter_reg[0]/Q
                         net (fo=10, routed)          0.175     1.908    Decoder_7Seg_inst/counter[0]
    SLICE_X0Y42          LUT2 (Prop_lut2_I0_O)        0.048     1.956 r  Decoder_7Seg_inst/Dev_Select[3]_i_1/O
                         net (fo=1, routed)           0.000     1.956    Decoder_7Seg_inst/Dev_Select[3]_i_1_n_0
    SLICE_X0Y42          FDRE                                         r  Decoder_7Seg_inst/Dev_Select_reg[3]/D
=======
                         net (fo=101, routed)         0.622     1.569    Hour1_Count_inst/Clock_IBUF_BUFG
    SLICE_X1Y41          FDRE                                         r  Hour1_Count_inst/Enable_Out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDRE (Prop_fdre_C_Q)         0.141     1.710 r  Hour1_Count_inst/Enable_Out_reg/Q
                         net (fo=3, routed)           0.195     1.905    Hour1_Count_inst/Enable_Out_reg_0
    SLICE_X2Y41          LUT2 (Prop_lut2_I0_O)        0.045     1.950 r  Hour1_Count_inst/count_int[0]_i_1/O
                         net (fo=1, routed)           0.000     1.950    Hour10_Count_inst/Enable_Out_reg_0
    SLICE_X2Y41          FDCE                                         r  Hour10_Count_inst/count_int_reg[0]/D
>>>>>>> e8da86e9cd176b9e2736abcff44beaa767b934a1
  -------------------------------------------------------------------    -------------------

                         (clock Clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  Clock_IBUF_BUFG_inst/O
<<<<<<< HEAD
                         net (fo=103, routed)         0.892     2.086    Decoder_7Seg_inst/Clock_IBUF_BUFG
    SLICE_X0Y42          FDRE                                         r  Decoder_7Seg_inst/Dev_Select_reg[3]/C
                         clock pessimism             -0.501     1.585    
    SLICE_X0Y42          FDRE (Hold_fdre_C_D)         0.131     1.716    Decoder_7Seg_inst/Dev_Select_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.716    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.240    
=======
                         net (fo=101, routed)         0.892     2.086    Hour10_Count_inst/Clock_IBUF_BUFG
    SLICE_X2Y41          FDCE                                         r  Hour10_Count_inst/count_int_reg[0]/C
                         clock pessimism             -0.501     1.585    
    SLICE_X2Y41          FDCE (Hold_fdce_C_D)         0.121     1.706    Hour10_Count_inst/count_int_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.706    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.244    
>>>>>>> e8da86e9cd176b9e2736abcff44beaa767b934a1





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  Clock_IBUF_BUFG_inst/I
<<<<<<< HEAD
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y38    Decoder_7Seg_inst/BCD_int_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y38    Decoder_7Seg_inst/BCD_int_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y38    Decoder_7Seg_inst/BCD_int_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y38    Decoder_7Seg_inst/BCD_int_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y35    Decoder_7Seg_inst/DP_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y42    Decoder_7Seg_inst/Dev_Select_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y42    Decoder_7Seg_inst/Dev_Select_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y42    Decoder_7Seg_inst/Dev_Select_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y42    Decoder_7Seg_inst/Dev_Select_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y38    Decoder_7Seg_inst/BCD_int_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y38    Decoder_7Seg_inst/BCD_int_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y38    Decoder_7Seg_inst/BCD_int_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y38    Decoder_7Seg_inst/BCD_int_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y38    Hour1_Count_inst/count_int_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y38    Hour1_Count_inst/count_int_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y38    Hour1_Count_inst/count_int_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y38    Hour1_Count_inst/count_int_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y38    Min10_Count_inst/Enable_Out_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y38    Min1_Count_inst/Enable_Out_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y42    Decoder_7Seg_inst/Dev_Select_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y42    Decoder_7Seg_inst/Dev_Select_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y42    Decoder_7Seg_inst/Dev_Select_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y42    Decoder_7Seg_inst/Dev_Select_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y41    Decoder_7Seg_inst/Enable_1kHz_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y41    Decoder_7Seg_inst/counter_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y41    Decoder_7Seg_inst/counter_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y45    Decoder_7Seg_inst/freq_counter_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y43    Decoder_7Seg_inst/freq_counter_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y42    Decoder_7Seg_inst/freq_counter_reg[11]/C
=======
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y40    Decoder_7Seg_inst/BCD_int_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y40    Decoder_7Seg_inst/BCD_int_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y40    Decoder_7Seg_inst/BCD_int_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y40    Decoder_7Seg_inst/BCD_int_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y39    Decoder_7Seg_inst/DP_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y40    Decoder_7Seg_inst/Dev_Select_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y40    Decoder_7Seg_inst/Dev_Select_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y40    Decoder_7Seg_inst/Dev_Select_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y40    Decoder_7Seg_inst/Dev_Select_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y40    Min1_Count_inst/Enable_Out_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y39    Min1_Count_inst/count_int_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y39    Min1_Count_inst/count_int_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y39    Min1_Count_inst/count_int_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y39    Min1_Count_inst/count_int_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y42    Freq_Divider_inst/Enable_Out_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y41    Sec_Count_inst/count_int_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y41    Sec_Count_inst/count_int_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y41    Sec_Count_inst/count_int_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y41    Sec_Count_inst/count_int_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y40    Decoder_7Seg_inst/BCD_int_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y40    Decoder_7Seg_inst/BCD_int_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y40    Decoder_7Seg_inst/BCD_int_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y40    Decoder_7Seg_inst/BCD_int_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y40    Decoder_7Seg_inst/Dev_Select_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y40    Decoder_7Seg_inst/Dev_Select_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y40    Decoder_7Seg_inst/Dev_Select_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y40    Decoder_7Seg_inst/Dev_Select_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y40    Decoder_7Seg_inst/Enable_1kHz_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y46    Decoder_7Seg_inst/freq_counter_reg[0]/C
>>>>>>> e8da86e9cd176b9e2736abcff44beaa767b934a1



