
Master_.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000e6e  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000018  00800060  00000e6e  00000f02  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000023  00800078  00800078  00000f1a  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  00000f1a  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 0000003c  00000000  00000000  00000f4c  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 000001d0  00000000  00000000  00000f88  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   000016d2  00000000  00000000  00001158  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000a90  00000000  00000000  0000282a  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00000fa6  00000000  00000000  000032ba  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  0000034c  00000000  00000000  00004260  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    000006d5  00000000  00000000  000045ac  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00000859  00000000  00000000  00004c81  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000150  00000000  00000000  000054da  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
   4:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
   8:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
   c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  10:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  14:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  18:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  1c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  20:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  24:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  28:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  2c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  30:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  34:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  38:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  3c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  40:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  4c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
  54:	11 24       	eor	r1, r1
  56:	1f be       	out	0x3f, r1	; 63
  58:	cf e5       	ldi	r28, 0x5F	; 95
  5a:	d8 e0       	ldi	r29, 0x08	; 8
  5c:	de bf       	out	0x3e, r29	; 62
  5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
  60:	10 e0       	ldi	r17, 0x00	; 0
  62:	a0 e6       	ldi	r26, 0x60	; 96
  64:	b0 e0       	ldi	r27, 0x00	; 0
  66:	ee e6       	ldi	r30, 0x6E	; 110
  68:	fe e0       	ldi	r31, 0x0E	; 14
  6a:	02 c0       	rjmp	.+4      	; 0x70 <__do_copy_data+0x10>
  6c:	05 90       	lpm	r0, Z+
  6e:	0d 92       	st	X+, r0
  70:	a8 37       	cpi	r26, 0x78	; 120
  72:	b1 07       	cpc	r27, r17
  74:	d9 f7       	brne	.-10     	; 0x6c <__do_copy_data+0xc>

00000076 <__do_clear_bss>:
  76:	20 e0       	ldi	r18, 0x00	; 0
  78:	a8 e7       	ldi	r26, 0x78	; 120
  7a:	b0 e0       	ldi	r27, 0x00	; 0
  7c:	01 c0       	rjmp	.+2      	; 0x80 <.do_clear_bss_start>

0000007e <.do_clear_bss_loop>:
  7e:	1d 92       	st	X+, r1

00000080 <.do_clear_bss_start>:
  80:	ab 39       	cpi	r26, 0x9B	; 155
  82:	b2 07       	cpc	r27, r18
  84:	e1 f7       	brne	.-8      	; 0x7e <.do_clear_bss_loop>
  86:	0e 94 83 01 	call	0x306	; 0x306 <main>
  8a:	0c 94 35 07 	jmp	0xe6a	; 0xe6a <_exit>

0000008e <__bad_interrupt>:
  8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <app_init>:
volatile uint8_t rem = 0;

void app_init(void)
{
	/*DIO PINS Config*/
	DIO_init(PORT_D,PIN5,OUT); DIO_write(PORT_D,PIN5,LOW); /*Makes PIN5 in PORT D output pin and initiate it by low*/
  92:	41 e0       	ldi	r20, 0x01	; 1
  94:	65 e0       	ldi	r22, 0x05	; 5
  96:	84 e4       	ldi	r24, 0x44	; 68
  98:	0e 94 a0 01 	call	0x340	; 0x340 <DIO_init>
  9c:	40 e0       	ldi	r20, 0x00	; 0
  9e:	65 e0       	ldi	r22, 0x05	; 5
  a0:	84 e4       	ldi	r24, 0x44	; 68
  a2:	0e 94 18 02 	call	0x430	; 0x430 <DIO_write>
	DIO_init(PORT_D,PIN6,OUT); DIO_write(PORT_D,PIN6,LOW); /*Makes PIN6 in PORT D output pin and initiate it by low*/
  a6:	41 e0       	ldi	r20, 0x01	; 1
  a8:	66 e0       	ldi	r22, 0x06	; 6
  aa:	84 e4       	ldi	r24, 0x44	; 68
  ac:	0e 94 a0 01 	call	0x340	; 0x340 <DIO_init>
  b0:	40 e0       	ldi	r20, 0x00	; 0
  b2:	66 e0       	ldi	r22, 0x06	; 6
  b4:	84 e4       	ldi	r24, 0x44	; 68
  b6:	0e 94 18 02 	call	0x430	; 0x430 <DIO_write>
	DIO_init(PORT_D,PIN7,OUT); DIO_write(PORT_D,PIN7,LOW); /*Makes PIN7 in PORT D output pin and initiate it by low*/
  ba:	41 e0       	ldi	r20, 0x01	; 1
  bc:	67 e0       	ldi	r22, 0x07	; 7
  be:	84 e4       	ldi	r24, 0x44	; 68
  c0:	0e 94 a0 01 	call	0x340	; 0x340 <DIO_init>
  c4:	40 e0       	ldi	r20, 0x00	; 0
  c6:	67 e0       	ldi	r22, 0x07	; 7
  c8:	84 e4       	ldi	r24, 0x44	; 68
  ca:	0e 94 18 02 	call	0x430	; 0x430 <DIO_write>
	DIO_init(PORT_B,PIN3,OUT); DIO_write(PORT_B,PIN3,LOW); /*Makes PIN3 in PORT B output pin and initiate it by low*/
  ce:	41 e0       	ldi	r20, 0x01	; 1
  d0:	63 e0       	ldi	r22, 0x03	; 3
  d2:	82 e4       	ldi	r24, 0x42	; 66
  d4:	0e 94 a0 01 	call	0x340	; 0x340 <DIO_init>
  d8:	40 e0       	ldi	r20, 0x00	; 0
  da:	63 e0       	ldi	r22, 0x03	; 3
  dc:	82 e4       	ldi	r24, 0x42	; 66
  de:	0e 94 18 02 	call	0x430	; 0x430 <DIO_write>
	
	/*SPI and LCD initialize*/
	Spi_Slave_init();
  e2:	0e 94 3f 03 	call	0x67e	; 0x67e <Spi_Slave_init>
	LCD_4_bit_init();
  e6:	0e 94 cd 02 	call	0x59a	; 0x59a <LCD_4_bit_init>
	
	//ADC initializing
	DIO_init(PORT_A,PIN0,IN);
  ea:	40 e0       	ldi	r20, 0x00	; 0
  ec:	60 e0       	ldi	r22, 0x00	; 0
  ee:	81 e4       	ldi	r24, 0x41	; 65
  f0:	0e 94 a0 01 	call	0x340	; 0x340 <DIO_init>
	ADC_init();
  f4:	0e 94 88 01 	call	0x310	; 0x310 <ADC_init>
  f8:	08 95       	ret

000000fa <clear_temp_string>:
		TCCR0 = 75;
	}
	
}
void clear_temp_string(uint8_t *str)
{
  fa:	ac 01       	movw	r20, r24
		uint8_t i;
		for(i=0; *(str + i) != 0; i++)	//send each character until str is null
  fc:	90 e0       	ldi	r25, 0x00	; 0
  fe:	03 c0       	rjmp	.+6      	; 0x106 <clear_temp_string+0xc>
		{
			*(str + i) = 0x20; // reset them to white spaces
 100:	20 e2       	ldi	r18, 0x20	; 32
 102:	20 83       	st	Z, r18
	
}
void clear_temp_string(uint8_t *str)
{
		uint8_t i;
		for(i=0; *(str + i) != 0; i++)	//send each character until str is null
 104:	9f 5f       	subi	r25, 0xFF	; 255
 106:	fa 01       	movw	r30, r20
 108:	e9 0f       	add	r30, r25
 10a:	f1 1d       	adc	r31, r1
 10c:	20 81       	ld	r18, Z
 10e:	21 11       	cpse	r18, r1
 110:	f7 cf       	rjmp	.-18     	; 0x100 <clear_temp_string+0x6>
		{
			*(str + i) = 0x20; // reset them to white spaces
		}
}
 112:	08 95       	ret

00000114 <display_Temp_on_LCD>:
void display_Temp_on_LCD(void)
{
 114:	cf 93       	push	r28
 116:	df 93       	push	r29
	LCD_4_bit_sendChar(value[1]);
 118:	c2 e8       	ldi	r28, 0x82	; 130
 11a:	d0 e0       	ldi	r29, 0x00	; 0
 11c:	89 81       	ldd	r24, Y+1	; 0x01
 11e:	0e 94 ef 02 	call	0x5de	; 0x5de <LCD_4_bit_sendChar>
	LCD_4_bit_sendChar(value[0]);	
 122:	88 81       	ld	r24, Y
 124:	0e 94 ef 02 	call	0x5de	; 0x5de <LCD_4_bit_sendChar>
}
 128:	df 91       	pop	r29
 12a:	cf 91       	pop	r28
 12c:	08 95       	ret

0000012e <Temp_sensor_read>:
void Temp_sensor_read(void)
{
	LCD_4_bit_sendCommand(0x01); //clears the LCD
 12e:	81 e0       	ldi	r24, 0x01	; 1
 130:	0e 94 90 02 	call	0x520	; 0x520 <LCD_4_bit_sendCommand>
	
	digital_value = ADC_read(ADC_CH_0); // Read the value from ADC
 134:	80 e0       	ldi	r24, 0x00	; 0
 136:	0e 94 90 01 	call	0x320	; 0x320 <ADC_read>
 13a:	90 93 7c 00 	sts	0x007C, r25	; 0x80007c <digital_value+0x1>
 13e:	80 93 7b 00 	sts	0x007B, r24	; 0x80007b <digital_value>
	
	Sensor_value = (digital_value * (ADC_STEP)) * 10;
 142:	60 91 7b 00 	lds	r22, 0x007B	; 0x80007b <digital_value>
 146:	70 91 7c 00 	lds	r23, 0x007C	; 0x80007c <digital_value+0x1>
 14a:	80 e0       	ldi	r24, 0x00	; 0
 14c:	90 e0       	ldi	r25, 0x00	; 0
 14e:	0e 94 d0 05 	call	0xba0	; 0xba0 <__floatunsisf>
 152:	20 e0       	ldi	r18, 0x00	; 0
 154:	30 e0       	ldi	r19, 0x00	; 0
 156:	40 ea       	ldi	r20, 0xA0	; 160
 158:	5b e3       	ldi	r21, 0x3B	; 59
 15a:	0e 94 c8 06 	call	0xd90	; 0xd90 <__mulsf3>
 15e:	20 e0       	ldi	r18, 0x00	; 0
 160:	30 e0       	ldi	r19, 0x00	; 0
 162:	40 e2       	ldi	r20, 0x20	; 32
 164:	51 e4       	ldi	r21, 0x41	; 65
 166:	0e 94 c8 06 	call	0xd90	; 0xd90 <__mulsf3>
 16a:	0e 94 a1 05 	call	0xb42	; 0xb42 <__fixunssfsi>
 16e:	60 93 80 00 	sts	0x0080, r22	; 0x800080 <Sensor_value>
	
	Sensor_value_copy = Sensor_value;
 172:	60 93 81 00 	sts	0x0081, r22	; 0x800081 <Sensor_value_copy>
	
	LCD_4_bit_sendString(done_string); // indicates the conversion finished
 176:	82 e6       	ldi	r24, 0x62	; 98
 178:	90 e0       	ldi	r25, 0x00	; 0
 17a:	0e 94 2c 03 	call	0x658	; 0x658 <LCD_4_bit_sendString>
	
	decimal = 0; weight = 1; rem = 0;
 17e:	10 92 7a 00 	sts	0x007A, r1	; 0x80007a <decimal+0x1>
 182:	10 92 79 00 	sts	0x0079, r1	; 0x800079 <decimal>
 186:	81 e0       	ldi	r24, 0x01	; 1
 188:	90 e0       	ldi	r25, 0x00	; 0
 18a:	90 93 61 00 	sts	0x0061, r25	; 0x800061 <__DATA_REGION_ORIGIN__+0x1>
 18e:	80 93 60 00 	sts	0x0060, r24	; 0x800060 <__DATA_REGION_ORIGIN__>
 192:	10 92 78 00 	sts	0x0078, r1	; 0x800078 <__data_end>
	uint8_t index = 0;
 196:	30 e0       	ldi	r19, 0x00	; 0
	/*Extracts the each number and put it in the value string for display*/
	while(Sensor_value != 0)
 198:	17 c0       	rjmp	.+46     	; 0x1c8 <Temp_sensor_read+0x9a>
	{
		value[index] = (Sensor_value % 10) + (0x30);
 19a:	e3 2f       	mov	r30, r19
 19c:	f0 e0       	ldi	r31, 0x00	; 0
 19e:	ee 57       	subi	r30, 0x7E	; 126
 1a0:	ff 4f       	sbci	r31, 0xFF	; 255
 1a2:	9d ec       	ldi	r25, 0xCD	; 205
 1a4:	89 9f       	mul	r24, r25
 1a6:	91 2d       	mov	r25, r1
 1a8:	11 24       	eor	r1, r1
 1aa:	96 95       	lsr	r25
 1ac:	96 95       	lsr	r25
 1ae:	96 95       	lsr	r25
 1b0:	49 2f       	mov	r20, r25
 1b2:	44 0f       	add	r20, r20
 1b4:	24 2f       	mov	r18, r20
 1b6:	22 0f       	add	r18, r18
 1b8:	22 0f       	add	r18, r18
 1ba:	24 0f       	add	r18, r20
 1bc:	82 1b       	sub	r24, r18
 1be:	80 5d       	subi	r24, 0xD0	; 208
 1c0:	80 83       	st	Z, r24
		Sensor_value = Sensor_value/10;
 1c2:	90 93 80 00 	sts	0x0080, r25	; 0x800080 <Sensor_value>
		index++;
 1c6:	3f 5f       	subi	r19, 0xFF	; 255
	LCD_4_bit_sendString(done_string); // indicates the conversion finished
	
	decimal = 0; weight = 1; rem = 0;
	uint8_t index = 0;
	/*Extracts the each number and put it in the value string for display*/
	while(Sensor_value != 0)
 1c8:	80 91 80 00 	lds	r24, 0x0080	; 0x800080 <Sensor_value>
 1cc:	81 11       	cpse	r24, r1
 1ce:	e5 cf       	rjmp	.-54     	; 0x19a <Temp_sensor_read+0x6c>
	{
		value[index] = (Sensor_value % 10) + (0x30);
		Sensor_value = Sensor_value/10;
		index++;
	}
	display_Temp_on_LCD();
 1d0:	0e 94 8a 00 	call	0x114	; 0x114 <display_Temp_on_LCD>
	clear_temp_string(value); // resets the value strings	
 1d4:	82 e8       	ldi	r24, 0x82	; 130
 1d6:	90 e0       	ldi	r25, 0x00	; 0
 1d8:	0e 94 7d 00 	call	0xfa	; 0xfa <clear_temp_string>
 1dc:	08 95       	ret

000001de <app_start>:

}

void app_start(void)
{
	data = Spi_Slave_receive();
 1de:	0e 94 5c 03 	call	0x6b8	; 0x6b8 <Spi_Slave_receive>
 1e2:	80 93 7e 00 	sts	0x007E, r24	; 0x80007e <data>
	PORTA = data;
 1e6:	8b bb       	out	0x1b, r24	; 27
	
	switch(data)
 1e8:	80 91 7e 00 	lds	r24, 0x007E	; 0x80007e <data>
 1ec:	82 30       	cpi	r24, 0x02	; 2
 1ee:	01 f1       	breq	.+64     	; 0x230 <app_start+0x52>
 1f0:	28 f4       	brcc	.+10     	; 0x1fc <app_start+0x1e>
 1f2:	88 23       	and	r24, r24
 1f4:	61 f0       	breq	.+24     	; 0x20e <app_start+0x30>
 1f6:	81 30       	cpi	r24, 0x01	; 1
 1f8:	39 f0       	breq	.+14     	; 0x208 <app_start+0x2a>
 1fa:	32 c0       	rjmp	.+100    	; 0x260 <app_start+0x82>
 1fc:	84 30       	cpi	r24, 0x04	; 4
 1fe:	51 f0       	breq	.+20     	; 0x214 <app_start+0x36>
 200:	10 f1       	brcs	.+68     	; 0x246 <app_start+0x68>
 202:	85 30       	cpi	r24, 0x05	; 5
 204:	59 f1       	breq	.+86     	; 0x25c <app_start+0x7e>
 206:	2c c0       	rjmp	.+88     	; 0x260 <app_start+0x82>
	{
		case Open_Door: servo_move_90_deg(); break;
 208:	0e 94 4f 01 	call	0x29e	; 0x29e <servo_move_90_deg>
 20c:	29 c0       	rjmp	.+82     	; 0x260 <app_start+0x82>
		
		case Close_Door: servo_move_negative_90_deg(); break;
 20e:	0e 94 74 01 	call	0x2e8	; 0x2e8 <servo_move_negative_90_deg>
 212:	26 c0       	rjmp	.+76     	; 0x260 <app_start+0x82>
		
		case Open_Temp_LCD:
		LCD_4_bit_sendString(welcome_string);
 214:	8f e6       	ldi	r24, 0x6F	; 111
 216:	90 e0       	ldi	r25, 0x00	; 0
 218:	0e 94 2c 03 	call	0x658	; 0x658 <LCD_4_bit_sendString>
		TIMER0_delay(3000,no_prescale);
 21c:	61 e0       	ldi	r22, 0x01	; 1
 21e:	70 e0       	ldi	r23, 0x00	; 0
 220:	88 eb       	ldi	r24, 0xB8	; 184
 222:	9b e0       	ldi	r25, 0x0B	; 11
 224:	0e 94 c4 03 	call	0x788	; 0x788 <TIMER0_delay>
		LCD_4_bit_sendCommand(0x01);
 228:	81 e0       	ldi	r24, 0x01	; 1
 22a:	0e 94 90 02 	call	0x520	; 0x520 <LCD_4_bit_sendCommand>
		break;
 22e:	18 c0       	rjmp	.+48     	; 0x260 <app_start+0x82>
		
		case Turn_On: 
			DIO_write(PORT_D,PIN6,HIGH); 
 230:	41 e0       	ldi	r20, 0x01	; 1
 232:	66 e0       	ldi	r22, 0x06	; 6
 234:	84 e4       	ldi	r24, 0x44	; 68
 236:	0e 94 18 02 	call	0x430	; 0x430 <DIO_write>
			DIO_write(PORT_D,PIN7,HIGH);
 23a:	41 e0       	ldi	r20, 0x01	; 1
 23c:	67 e0       	ldi	r22, 0x07	; 7
 23e:	84 e4       	ldi	r24, 0x44	; 68
 240:	0e 94 18 02 	call	0x430	; 0x430 <DIO_write>
			break; 
 244:	0d c0       	rjmp	.+26     	; 0x260 <app_start+0x82>
			
		case Turn_Off:
			DIO_write(PORT_D,PIN6,LOW);
 246:	40 e0       	ldi	r20, 0x00	; 0
 248:	66 e0       	ldi	r22, 0x06	; 6
 24a:	84 e4       	ldi	r24, 0x44	; 68
 24c:	0e 94 18 02 	call	0x430	; 0x430 <DIO_write>
			DIO_write(PORT_D,PIN7,LOW);
 250:	40 e0       	ldi	r20, 0x00	; 0
 252:	67 e0       	ldi	r22, 0x07	; 7
 254:	84 e4       	ldi	r24, 0x44	; 68
 256:	0e 94 18 02 	call	0x430	; 0x430 <DIO_write>
			break;
 25a:	02 c0       	rjmp	.+4      	; 0x260 <app_start+0x82>
		case Get_Temp:
			 Temp_sensor_read();
 25c:	0e 94 97 00 	call	0x12e	; 0x12e <Temp_sensor_read>
		default: break;
	}

	if(Sensor_value_copy >= 25)
 260:	80 91 81 00 	lds	r24, 0x0081	; 0x800081 <Sensor_value_copy>
 264:	89 31       	cpi	r24, 0x19	; 25
 266:	28 f0       	brcs	.+10     	; 0x272 <app_start+0x94>
	{
		TCCR0 = 0x61;
 268:	81 e6       	ldi	r24, 0x61	; 97
 26a:	83 bf       	out	0x33, r24	; 51
		OCR0 = 100;
 26c:	84 e6       	ldi	r24, 0x64	; 100
 26e:	8c bf       	out	0x3c, r24	; 60
 270:	08 95       	ret
	}
	else
	{
		TCCR0 = 75;
 272:	8b e4       	ldi	r24, 0x4B	; 75
 274:	83 bf       	out	0x33, r24	; 51
 276:	08 95       	ret

00000278 <Servo_T0Delay_90>:
}


void Servo_T0Delay_90()
{
	unsigned int i = 0;
 278:	20 e0       	ldi	r18, 0x00	; 0
 27a:	30 e0       	ldi	r19, 0x00	; 0
	
	while(i<10)  /*value of i by testing*/
 27c:	0c c0       	rjmp	.+24     	; 0x296 <Servo_T0Delay_90+0x1e>
	{
		TCNT0 = 0x00;
 27e:	12 be       	out	0x32, r1	; 50
		TCCR0 = 0x01;
 280:	81 e0       	ldi	r24, 0x01	; 1
 282:	83 bf       	out	0x33, r24	; 51
		while((TIFR & (1<<PIN0)) == 0);
 284:	08 b6       	in	r0, 0x38	; 56
 286:	00 fe       	sbrs	r0, 0
 288:	fd cf       	rjmp	.-6      	; 0x284 <Servo_T0Delay_90+0xc>
		TCCR0 = 0x00;
 28a:	13 be       	out	0x33, r1	; 51
		TIFR |= (1<<0);
 28c:	88 b7       	in	r24, 0x38	; 56
 28e:	81 60       	ori	r24, 0x01	; 1
 290:	88 bf       	out	0x38, r24	; 56
		i++;
 292:	2f 5f       	subi	r18, 0xFF	; 255
 294:	3f 4f       	sbci	r19, 0xFF	; 255

void Servo_T0Delay_90()
{
	unsigned int i = 0;
	
	while(i<10)  /*value of i by testing*/
 296:	2a 30       	cpi	r18, 0x0A	; 10
 298:	31 05       	cpc	r19, r1
 29a:	88 f3       	brcs	.-30     	; 0x27e <Servo_T0Delay_90+0x6>
		TCCR0 = 0x00;
		TIFR |= (1<<0);
		i++;
	}

}
 29c:	08 95       	ret

0000029e <servo_move_90_deg>:
#include "servo.h"


void servo_move_90_deg(void)
{
	  DIO_write(PORT_D,PIN5,HIGH);
 29e:	41 e0       	ldi	r20, 0x01	; 1
 2a0:	65 e0       	ldi	r22, 0x05	; 5
 2a2:	84 e4       	ldi	r24, 0x44	; 68
 2a4:	0e 94 18 02 	call	0x430	; 0x430 <DIO_write>
	  Servo_T0Delay_90();
 2a8:	0e 94 3c 01 	call	0x278	; 0x278 <Servo_T0Delay_90>
	  DIO_write(PORT_D,PIN5,LOW);
 2ac:	40 e0       	ldi	r20, 0x00	; 0
 2ae:	65 e0       	ldi	r22, 0x05	; 5
 2b0:	84 e4       	ldi	r24, 0x44	; 68
 2b2:	0e 94 18 02 	call	0x430	; 0x430 <DIO_write>
	  TIMER0_delay(2000,no_prescale);	
 2b6:	61 e0       	ldi	r22, 0x01	; 1
 2b8:	70 e0       	ldi	r23, 0x00	; 0
 2ba:	80 ed       	ldi	r24, 0xD0	; 208
 2bc:	97 e0       	ldi	r25, 0x07	; 7
 2be:	0e 94 c4 03 	call	0x788	; 0x788 <TIMER0_delay>
 2c2:	08 95       	ret

000002c4 <Servo_T0Delay_negative_90>:

}

void Servo_T0Delay_negative_90()
{
	unsigned int i = 0;
 2c4:	80 e0       	ldi	r24, 0x00	; 0
 2c6:	90 e0       	ldi	r25, 0x00	; 0
	
	while(i<2)  /*value of i by testing*/
 2c8:	0b c0       	rjmp	.+22     	; 0x2e0 <Servo_T0Delay_negative_90+0x1c>
	{
		TCNT0 = 0x00;
 2ca:	12 be       	out	0x32, r1	; 50
		TCCR0 = 0x01;
 2cc:	21 e0       	ldi	r18, 0x01	; 1
 2ce:	23 bf       	out	0x33, r18	; 51
		while((TIFR & (1<<PIN0)) == 0);
 2d0:	08 b6       	in	r0, 0x38	; 56
 2d2:	00 fe       	sbrs	r0, 0
 2d4:	fd cf       	rjmp	.-6      	; 0x2d0 <Servo_T0Delay_negative_90+0xc>
		TCCR0 = 0x00;
 2d6:	13 be       	out	0x33, r1	; 51
		TIFR |= (1<<0);
 2d8:	28 b7       	in	r18, 0x38	; 56
 2da:	21 60       	ori	r18, 0x01	; 1
 2dc:	28 bf       	out	0x38, r18	; 56
		i++;
 2de:	01 96       	adiw	r24, 0x01	; 1

void Servo_T0Delay_negative_90()
{
	unsigned int i = 0;
	
	while(i<2)  /*value of i by testing*/
 2e0:	82 30       	cpi	r24, 0x02	; 2
 2e2:	91 05       	cpc	r25, r1
 2e4:	90 f3       	brcs	.-28     	; 0x2ca <Servo_T0Delay_negative_90+0x6>
		while((TIFR & (1<<PIN0)) == 0);
		TCCR0 = 0x00;
		TIFR |= (1<<0);
		i++;
	}
}
 2e6:	08 95       	ret

000002e8 <servo_move_negative_90_deg>:
	  DIO_write(PORT_D,PIN5,LOW);
	  TIMER0_delay(2000,no_prescale);	
}
void servo_move_negative_90_deg(void)
{
	  PORTD |= (1<<5);
 2e8:	82 b3       	in	r24, 0x12	; 18
 2ea:	80 62       	ori	r24, 0x20	; 32
 2ec:	82 bb       	out	0x12, r24	; 18
	  Servo_T0Delay_negative_90();
 2ee:	0e 94 62 01 	call	0x2c4	; 0x2c4 <Servo_T0Delay_negative_90>
	  PORTD &= ~(1<<5);
 2f2:	82 b3       	in	r24, 0x12	; 18
 2f4:	8f 7d       	andi	r24, 0xDF	; 223
 2f6:	82 bb       	out	0x12, r24	; 18
	  TIMER0_delay(2000,no_prescale);
 2f8:	61 e0       	ldi	r22, 0x01	; 1
 2fa:	70 e0       	ldi	r23, 0x00	; 0
 2fc:	80 ed       	ldi	r24, 0xD0	; 208
 2fe:	97 e0       	ldi	r25, 0x07	; 7
 300:	0e 94 c4 03 	call	0x788	; 0x788 <TIMER0_delay>
 304:	08 95       	ret

00000306 <main>:
int main(void)
{
    /* Replace with your application code */
	/* initialization */
	/*Declaring and Initialization of variables*/	
	app_init();
 306:	0e 94 49 00 	call	0x92	; 0x92 <app_init>
	
	while(1)
	{
		app_start();
 30a:	0e 94 ef 00 	call	0x1de	; 0x1de <app_start>
 30e:	fd cf       	rjmp	.-6      	; 0x30a <main+0x4>

00000310 <ADC_init>:
 */ 
#include "adc.h"

void ADC_init(void)
{
	ADMUX |= (1<<REFS0);		// AVCC reference
 310:	87 b1       	in	r24, 0x07	; 7
 312:	80 64       	ori	r24, 0x40	; 64
 314:	87 b9       	out	0x07, r24	; 7
	
	ADCSRA = 0x00 ;			//prescale  /2
 316:	16 b8       	out	0x06, r1	; 6
	
	ADCSRA |= (1<<ADEN);	// Enable the ADC
 318:	86 b1       	in	r24, 0x06	; 6
 31a:	80 68       	ori	r24, 0x80	; 128
 31c:	86 b9       	out	0x06, r24	; 6
 31e:	08 95       	ret

00000320 <ADC_read>:
}

uint16_t ADC_read(uint8_t channel)
{
	ADMUX |= (channel & 0x0F);	//Choose channel to be read
 320:	97 b1       	in	r25, 0x07	; 7
 322:	8f 70       	andi	r24, 0x0F	; 15
 324:	98 2b       	or	r25, r24
 326:	97 b9       	out	0x07, r25	; 7
	
	ADCSRA |= (1<<ADSC);		//Start Conversion
 328:	86 b1       	in	r24, 0x06	; 6
 32a:	80 64       	ori	r24, 0x40	; 64
 32c:	86 b9       	out	0x06, r24	; 6
	
	while( (ADCSRA & (1<<4)) == 0);	//Wait for conversion Complete flag
 32e:	34 9b       	sbis	0x06, 4	; 6
 330:	fe cf       	rjmp	.-4      	; 0x32e <ADC_read+0xe>

	return ADCL | (ADCH << 8);	//Return the digital value
 332:	24 b1       	in	r18, 0x04	; 4
 334:	85 b1       	in	r24, 0x05	; 5
 336:	90 e0       	ldi	r25, 0x00	; 0
 338:	98 2f       	mov	r25, r24
 33a:	88 27       	eor	r24, r24
	
 33c:	82 2b       	or	r24, r18
 33e:	08 95       	ret

00000340 <DIO_init>:

// global variables
// functions definitions
void DIO_init(uint8_t port_number, uint8_t pin_number, uint8_t direction)
{
	switch(port_number)
 340:	82 34       	cpi	r24, 0x42	; 66
 342:	29 f1       	breq	.+74     	; 0x38e <DIO_init+0x4e>
 344:	18 f4       	brcc	.+6      	; 0x34c <DIO_init+0xc>
 346:	81 34       	cpi	r24, 0x41	; 65
 348:	39 f0       	breq	.+14     	; 0x358 <DIO_init+0x18>
 34a:	08 95       	ret
 34c:	83 34       	cpi	r24, 0x43	; 67
 34e:	d1 f1       	breq	.+116    	; 0x3c4 <DIO_init+0x84>
 350:	84 34       	cpi	r24, 0x44	; 68
 352:	09 f4       	brne	.+2      	; 0x356 <DIO_init+0x16>
 354:	52 c0       	rjmp	.+164    	; 0x3fa <DIO_init+0xba>
 356:	08 95       	ret
	{
		case PORT_A:
		if(direction == OUT)
 358:	41 30       	cpi	r20, 0x01	; 1
 35a:	59 f4       	brne	.+22     	; 0x372 <DIO_init+0x32>
		{
			//DDRA |= (1<<pin_number); //output
			SET_BIT(DDRA, pin_number);
 35c:	2a b3       	in	r18, 0x1a	; 26
 35e:	81 e0       	ldi	r24, 0x01	; 1
 360:	90 e0       	ldi	r25, 0x00	; 0
 362:	02 c0       	rjmp	.+4      	; 0x368 <DIO_init+0x28>
 364:	88 0f       	add	r24, r24
 366:	99 1f       	adc	r25, r25
 368:	6a 95       	dec	r22
 36a:	e2 f7       	brpl	.-8      	; 0x364 <DIO_init+0x24>
 36c:	82 2b       	or	r24, r18
 36e:	8a bb       	out	0x1a, r24	; 26
 370:	08 95       	ret
			
		}
		else if(direction == IN)
 372:	41 11       	cpse	r20, r1
 374:	5c c0       	rjmp	.+184    	; 0x42e <__EEPROM_REGION_LENGTH__+0x2e>
		{
			//DDRA &= ~(1<<pin_number); // input
			ClEAR_BIT(DDRA, pin_number);
 376:	2a b3       	in	r18, 0x1a	; 26
 378:	81 e0       	ldi	r24, 0x01	; 1
 37a:	90 e0       	ldi	r25, 0x00	; 0
 37c:	02 c0       	rjmp	.+4      	; 0x382 <DIO_init+0x42>
 37e:	88 0f       	add	r24, r24
 380:	99 1f       	adc	r25, r25
 382:	6a 95       	dec	r22
 384:	e2 f7       	brpl	.-8      	; 0x37e <DIO_init+0x3e>
 386:	80 95       	com	r24
 388:	82 23       	and	r24, r18
 38a:	8a bb       	out	0x1a, r24	; 26
 38c:	08 95       	ret
			//ERROR handling
		}
		break;
		
		case PORT_B:
		if(direction == OUT)
 38e:	41 30       	cpi	r20, 0x01	; 1
 390:	59 f4       	brne	.+22     	; 0x3a8 <DIO_init+0x68>
		{
			//DDRB |= (1<<pin_number);
			SET_BIT(DDRB, pin_number);
 392:	27 b3       	in	r18, 0x17	; 23
 394:	81 e0       	ldi	r24, 0x01	; 1
 396:	90 e0       	ldi	r25, 0x00	; 0
 398:	02 c0       	rjmp	.+4      	; 0x39e <DIO_init+0x5e>
 39a:	88 0f       	add	r24, r24
 39c:	99 1f       	adc	r25, r25
 39e:	6a 95       	dec	r22
 3a0:	e2 f7       	brpl	.-8      	; 0x39a <DIO_init+0x5a>
 3a2:	82 2b       	or	r24, r18
 3a4:	87 bb       	out	0x17, r24	; 23
 3a6:	08 95       	ret
		}
		else if(direction == IN)
 3a8:	41 11       	cpse	r20, r1
 3aa:	41 c0       	rjmp	.+130    	; 0x42e <__EEPROM_REGION_LENGTH__+0x2e>
		{
			//DDRB &= ~(1<<pin_number);
			ClEAR_BIT(DDRB, pin_number);
 3ac:	27 b3       	in	r18, 0x17	; 23
 3ae:	81 e0       	ldi	r24, 0x01	; 1
 3b0:	90 e0       	ldi	r25, 0x00	; 0
 3b2:	02 c0       	rjmp	.+4      	; 0x3b8 <DIO_init+0x78>
 3b4:	88 0f       	add	r24, r24
 3b6:	99 1f       	adc	r25, r25
 3b8:	6a 95       	dec	r22
 3ba:	e2 f7       	brpl	.-8      	; 0x3b4 <DIO_init+0x74>
 3bc:	80 95       	com	r24
 3be:	82 23       	and	r24, r18
 3c0:	87 bb       	out	0x17, r24	; 23
 3c2:	08 95       	ret
			//ERROR handling
		}
		break;
		
		case PORT_C:
		if(direction == OUT)
 3c4:	41 30       	cpi	r20, 0x01	; 1
 3c6:	59 f4       	brne	.+22     	; 0x3de <DIO_init+0x9e>
		{
			//DDRC |= (1<<pin_number);
			SET_BIT(DDRC, pin_number);
 3c8:	24 b3       	in	r18, 0x14	; 20
 3ca:	81 e0       	ldi	r24, 0x01	; 1
 3cc:	90 e0       	ldi	r25, 0x00	; 0
 3ce:	02 c0       	rjmp	.+4      	; 0x3d4 <DIO_init+0x94>
 3d0:	88 0f       	add	r24, r24
 3d2:	99 1f       	adc	r25, r25
 3d4:	6a 95       	dec	r22
 3d6:	e2 f7       	brpl	.-8      	; 0x3d0 <DIO_init+0x90>
 3d8:	82 2b       	or	r24, r18
 3da:	84 bb       	out	0x14, r24	; 20
 3dc:	08 95       	ret
		}
		else if(direction == IN)
 3de:	41 11       	cpse	r20, r1
 3e0:	26 c0       	rjmp	.+76     	; 0x42e <__EEPROM_REGION_LENGTH__+0x2e>
		{
			//DDRC &= ~(1<<pin_number);
			ClEAR_BIT(DDRC, pin_number);
 3e2:	24 b3       	in	r18, 0x14	; 20
 3e4:	81 e0       	ldi	r24, 0x01	; 1
 3e6:	90 e0       	ldi	r25, 0x00	; 0
 3e8:	02 c0       	rjmp	.+4      	; 0x3ee <DIO_init+0xae>
 3ea:	88 0f       	add	r24, r24
 3ec:	99 1f       	adc	r25, r25
 3ee:	6a 95       	dec	r22
 3f0:	e2 f7       	brpl	.-8      	; 0x3ea <DIO_init+0xaa>
 3f2:	80 95       	com	r24
 3f4:	82 23       	and	r24, r18
 3f6:	84 bb       	out	0x14, r24	; 20
 3f8:	08 95       	ret
			//ERROR handling
		}
		break;
		
		case PORT_D:
		if(direction == OUT)
 3fa:	41 30       	cpi	r20, 0x01	; 1
 3fc:	59 f4       	brne	.+22     	; 0x414 <__EEPROM_REGION_LENGTH__+0x14>
		{
			//DDRD |= (1<<pin_number);
			SET_BIT(DDRD, pin_number);
 3fe:	21 b3       	in	r18, 0x11	; 17
 400:	81 e0       	ldi	r24, 0x01	; 1
 402:	90 e0       	ldi	r25, 0x00	; 0
 404:	02 c0       	rjmp	.+4      	; 0x40a <__EEPROM_REGION_LENGTH__+0xa>
 406:	88 0f       	add	r24, r24
 408:	99 1f       	adc	r25, r25
 40a:	6a 95       	dec	r22
 40c:	e2 f7       	brpl	.-8      	; 0x406 <__EEPROM_REGION_LENGTH__+0x6>
 40e:	82 2b       	or	r24, r18
 410:	81 bb       	out	0x11, r24	; 17
 412:	08 95       	ret
		}
		else if(direction == IN)
 414:	41 11       	cpse	r20, r1
 416:	0b c0       	rjmp	.+22     	; 0x42e <__EEPROM_REGION_LENGTH__+0x2e>
		{
			//DDRD &= ~(1<<pin_number);
			ClEAR_BIT(DDRD, pin_number);
 418:	21 b3       	in	r18, 0x11	; 17
 41a:	81 e0       	ldi	r24, 0x01	; 1
 41c:	90 e0       	ldi	r25, 0x00	; 0
 41e:	02 c0       	rjmp	.+4      	; 0x424 <__EEPROM_REGION_LENGTH__+0x24>
 420:	88 0f       	add	r24, r24
 422:	99 1f       	adc	r25, r25
 424:	6a 95       	dec	r22
 426:	e2 f7       	brpl	.-8      	; 0x420 <__EEPROM_REGION_LENGTH__+0x20>
 428:	80 95       	com	r24
 42a:	82 23       	and	r24, r18
 42c:	81 bb       	out	0x11, r24	; 17
 42e:	08 95       	ret

00000430 <DIO_write>:
	}
}

void DIO_write(uint8_t port_number, uint8_t pin_number, uint8_t value)
{
		switch(port_number)
 430:	82 34       	cpi	r24, 0x42	; 66
 432:	29 f1       	breq	.+74     	; 0x47e <DIO_write+0x4e>
 434:	18 f4       	brcc	.+6      	; 0x43c <DIO_write+0xc>
 436:	81 34       	cpi	r24, 0x41	; 65
 438:	39 f0       	breq	.+14     	; 0x448 <DIO_write+0x18>
 43a:	08 95       	ret
 43c:	83 34       	cpi	r24, 0x43	; 67
 43e:	d1 f1       	breq	.+116    	; 0x4b4 <DIO_write+0x84>
 440:	84 34       	cpi	r24, 0x44	; 68
 442:	09 f4       	brne	.+2      	; 0x446 <DIO_write+0x16>
 444:	52 c0       	rjmp	.+164    	; 0x4ea <DIO_write+0xba>
 446:	08 95       	ret
		{
			case PORT_A:
			if(value == HIGH)
 448:	41 30       	cpi	r20, 0x01	; 1
 44a:	59 f4       	brne	.+22     	; 0x462 <DIO_write+0x32>
			{
				//PORTA |= (1<<pin_number); //write 1
				SET_BIT(PORTA, pin_number);
 44c:	2b b3       	in	r18, 0x1b	; 27
 44e:	81 e0       	ldi	r24, 0x01	; 1
 450:	90 e0       	ldi	r25, 0x00	; 0
 452:	02 c0       	rjmp	.+4      	; 0x458 <DIO_write+0x28>
 454:	88 0f       	add	r24, r24
 456:	99 1f       	adc	r25, r25
 458:	6a 95       	dec	r22
 45a:	e2 f7       	brpl	.-8      	; 0x454 <DIO_write+0x24>
 45c:	82 2b       	or	r24, r18
 45e:	8b bb       	out	0x1b, r24	; 27
 460:	08 95       	ret
			}
			else if(value == LOW)
 462:	41 11       	cpse	r20, r1
 464:	5c c0       	rjmp	.+184    	; 0x51e <DIO_write+0xee>
			{
				//PORTA &= ~(1<<pin_number); // write 0
				ClEAR_BIT(PORTA, pin_number);
 466:	2b b3       	in	r18, 0x1b	; 27
 468:	81 e0       	ldi	r24, 0x01	; 1
 46a:	90 e0       	ldi	r25, 0x00	; 0
 46c:	02 c0       	rjmp	.+4      	; 0x472 <DIO_write+0x42>
 46e:	88 0f       	add	r24, r24
 470:	99 1f       	adc	r25, r25
 472:	6a 95       	dec	r22
 474:	e2 f7       	brpl	.-8      	; 0x46e <DIO_write+0x3e>
 476:	80 95       	com	r24
 478:	82 23       	and	r24, r18
 47a:	8b bb       	out	0x1b, r24	; 27
 47c:	08 95       	ret
				//ERROR handling
			}
			break;
			
			case PORT_B:
			if(value == HIGH)
 47e:	41 30       	cpi	r20, 0x01	; 1
 480:	59 f4       	brne	.+22     	; 0x498 <DIO_write+0x68>
			{
				//PORTB |= (1<<pin_number); //write 1
				SET_BIT(PORTB, pin_number);
 482:	28 b3       	in	r18, 0x18	; 24
 484:	81 e0       	ldi	r24, 0x01	; 1
 486:	90 e0       	ldi	r25, 0x00	; 0
 488:	02 c0       	rjmp	.+4      	; 0x48e <DIO_write+0x5e>
 48a:	88 0f       	add	r24, r24
 48c:	99 1f       	adc	r25, r25
 48e:	6a 95       	dec	r22
 490:	e2 f7       	brpl	.-8      	; 0x48a <DIO_write+0x5a>
 492:	82 2b       	or	r24, r18
 494:	88 bb       	out	0x18, r24	; 24
 496:	08 95       	ret
			}
			else if(value == LOW)
 498:	41 11       	cpse	r20, r1
 49a:	41 c0       	rjmp	.+130    	; 0x51e <DIO_write+0xee>
			{
				//PORTB &= ~(1<<pin_number); // write 0
				ClEAR_BIT(PORTB, pin_number);
 49c:	28 b3       	in	r18, 0x18	; 24
 49e:	81 e0       	ldi	r24, 0x01	; 1
 4a0:	90 e0       	ldi	r25, 0x00	; 0
 4a2:	02 c0       	rjmp	.+4      	; 0x4a8 <DIO_write+0x78>
 4a4:	88 0f       	add	r24, r24
 4a6:	99 1f       	adc	r25, r25
 4a8:	6a 95       	dec	r22
 4aa:	e2 f7       	brpl	.-8      	; 0x4a4 <DIO_write+0x74>
 4ac:	80 95       	com	r24
 4ae:	82 23       	and	r24, r18
 4b0:	88 bb       	out	0x18, r24	; 24
 4b2:	08 95       	ret
				//ERROR handling
			}
			break;
			
			case PORT_C:
			if(value == HIGH)
 4b4:	41 30       	cpi	r20, 0x01	; 1
 4b6:	59 f4       	brne	.+22     	; 0x4ce <DIO_write+0x9e>
			{
				//PORTC |= (1<<pin_number); //write 1
				SET_BIT(PORTC, pin_number);
 4b8:	25 b3       	in	r18, 0x15	; 21
 4ba:	81 e0       	ldi	r24, 0x01	; 1
 4bc:	90 e0       	ldi	r25, 0x00	; 0
 4be:	02 c0       	rjmp	.+4      	; 0x4c4 <DIO_write+0x94>
 4c0:	88 0f       	add	r24, r24
 4c2:	99 1f       	adc	r25, r25
 4c4:	6a 95       	dec	r22
 4c6:	e2 f7       	brpl	.-8      	; 0x4c0 <DIO_write+0x90>
 4c8:	82 2b       	or	r24, r18
 4ca:	85 bb       	out	0x15, r24	; 21
 4cc:	08 95       	ret
			}
			else if(value == LOW)
 4ce:	41 11       	cpse	r20, r1
 4d0:	26 c0       	rjmp	.+76     	; 0x51e <DIO_write+0xee>
			{
				//PORTC &= ~(1<<pin_number); //write 0
				ClEAR_BIT(PORTC, pin_number);
 4d2:	25 b3       	in	r18, 0x15	; 21
 4d4:	81 e0       	ldi	r24, 0x01	; 1
 4d6:	90 e0       	ldi	r25, 0x00	; 0
 4d8:	02 c0       	rjmp	.+4      	; 0x4de <DIO_write+0xae>
 4da:	88 0f       	add	r24, r24
 4dc:	99 1f       	adc	r25, r25
 4de:	6a 95       	dec	r22
 4e0:	e2 f7       	brpl	.-8      	; 0x4da <DIO_write+0xaa>
 4e2:	80 95       	com	r24
 4e4:	82 23       	and	r24, r18
 4e6:	85 bb       	out	0x15, r24	; 21
 4e8:	08 95       	ret
				//ERROR handling
			}
			break;
			
			case PORT_D:
			if(value == HIGH)
 4ea:	41 30       	cpi	r20, 0x01	; 1
 4ec:	59 f4       	brne	.+22     	; 0x504 <DIO_write+0xd4>
			{
				//PORTD |= (1<<pin_number); //write 1
				SET_BIT(PORTD, pin_number);
 4ee:	22 b3       	in	r18, 0x12	; 18
 4f0:	81 e0       	ldi	r24, 0x01	; 1
 4f2:	90 e0       	ldi	r25, 0x00	; 0
 4f4:	02 c0       	rjmp	.+4      	; 0x4fa <DIO_write+0xca>
 4f6:	88 0f       	add	r24, r24
 4f8:	99 1f       	adc	r25, r25
 4fa:	6a 95       	dec	r22
 4fc:	e2 f7       	brpl	.-8      	; 0x4f6 <DIO_write+0xc6>
 4fe:	82 2b       	or	r24, r18
 500:	82 bb       	out	0x12, r24	; 18
 502:	08 95       	ret
			}
			else if(value == LOW)
 504:	41 11       	cpse	r20, r1
 506:	0b c0       	rjmp	.+22     	; 0x51e <DIO_write+0xee>
			{
				//PORTD &= ~(1<<pin_number); //write 0
				ClEAR_BIT(PORTD, pin_number);
 508:	22 b3       	in	r18, 0x12	; 18
 50a:	81 e0       	ldi	r24, 0x01	; 1
 50c:	90 e0       	ldi	r25, 0x00	; 0
 50e:	02 c0       	rjmp	.+4      	; 0x514 <DIO_write+0xe4>
 510:	88 0f       	add	r24, r24
 512:	99 1f       	adc	r25, r25
 514:	6a 95       	dec	r22
 516:	e2 f7       	brpl	.-8      	; 0x510 <DIO_write+0xe0>
 518:	80 95       	com	r24
 51a:	82 23       	and	r24, r18
 51c:	82 bb       	out	0x12, r24	; 18
 51e:	08 95       	ret

00000520 <LCD_4_bit_sendCommand>:
	LCD_4_bit_sendCommand(0x01);	//clear Display
	LCD_4_bit_sendCommand(0x80);	//cursor at home position	
	
}
void LCD_4_bit_sendCommand(uint8_t command)
{
 520:	cf 93       	push	r28
 522:	c8 2f       	mov	r28, r24
	LCD_Data_PORT = (LCD_Data_PORT &0x0F) | (command & 0xF0); //Sending upper nibble
 524:	85 b3       	in	r24, 0x15	; 21
 526:	8f 70       	andi	r24, 0x0F	; 15
 528:	9c 2f       	mov	r25, r28
 52a:	90 7f       	andi	r25, 0xF0	; 240
 52c:	89 2b       	or	r24, r25
 52e:	85 bb       	out	0x15, r24	; 21
	
	LCD_Command_Port &= ~(1<<RS); // RS PIN = 0 command register
 530:	82 b3       	in	r24, 0x12	; 18
 532:	8b 7f       	andi	r24, 0xFB	; 251
 534:	82 bb       	out	0x12, r24	; 18
	
	LCD_Command_Port &= ~(1<<RW); // RW PIN = 0 write operation
 536:	82 b3       	in	r24, 0x12	; 18
 538:	87 7f       	andi	r24, 0xF7	; 247
 53a:	82 bb       	out	0x12, r24	; 18
	
	LCD_Command_Port |= (1<<EN); // EN PIN = 1 Enable pulse high
 53c:	82 b3       	in	r24, 0x12	; 18
 53e:	80 61       	ori	r24, 0x10	; 16
 540:	82 bb       	out	0x12, r24	; 18
	
	TIMER0_delay(1,no_prescale);
 542:	61 e0       	ldi	r22, 0x01	; 1
 544:	70 e0       	ldi	r23, 0x00	; 0
 546:	81 e0       	ldi	r24, 0x01	; 1
 548:	90 e0       	ldi	r25, 0x00	; 0
 54a:	0e 94 c4 03 	call	0x788	; 0x788 <TIMER0_delay>
	
	LCD_Command_Port &= ~(1<<EN); // EN PIN = 0 Enable pulse low
 54e:	82 b3       	in	r24, 0x12	; 18
 550:	8f 7e       	andi	r24, 0xEF	; 239
 552:	82 bb       	out	0x12, r24	; 18
	
	TIMER0_delay(1,no_prescale);
 554:	61 e0       	ldi	r22, 0x01	; 1
 556:	70 e0       	ldi	r23, 0x00	; 0
 558:	81 e0       	ldi	r24, 0x01	; 1
 55a:	90 e0       	ldi	r25, 0x00	; 0
 55c:	0e 94 c4 03 	call	0x788	; 0x788 <TIMER0_delay>
	
	LCD_Data_PORT = (LCD_Data_PORT &0x0F) | (command << 4); //Sending upper nibble
 560:	25 b3       	in	r18, 0x15	; 21
 562:	30 e1       	ldi	r19, 0x10	; 16
 564:	c3 9f       	mul	r28, r19
 566:	c0 01       	movw	r24, r0
 568:	11 24       	eor	r1, r1
 56a:	92 2f       	mov	r25, r18
 56c:	9f 70       	andi	r25, 0x0F	; 15
 56e:	89 2b       	or	r24, r25
 570:	85 bb       	out	0x15, r24	; 21
		
	LCD_Command_Port |= (1<<EN); // EN PIN = 1 Enable pulse high
 572:	82 b3       	in	r24, 0x12	; 18
 574:	80 61       	ori	r24, 0x10	; 16
 576:	82 bb       	out	0x12, r24	; 18
	
	TIMER0_delay(1,no_prescale);
 578:	61 e0       	ldi	r22, 0x01	; 1
 57a:	70 e0       	ldi	r23, 0x00	; 0
 57c:	81 e0       	ldi	r24, 0x01	; 1
 57e:	90 e0       	ldi	r25, 0x00	; 0
 580:	0e 94 c4 03 	call	0x788	; 0x788 <TIMER0_delay>
	
	LCD_Command_Port &= ~(1<<EN); // EN PIN = 0 Enable pulse low
 584:	82 b3       	in	r24, 0x12	; 18
 586:	8f 7e       	andi	r24, 0xEF	; 239
 588:	82 bb       	out	0x12, r24	; 18
	
	TIMER0_delay(1,no_prescale);
 58a:	61 e0       	ldi	r22, 0x01	; 1
 58c:	70 e0       	ldi	r23, 0x00	; 0
 58e:	81 e0       	ldi	r24, 0x01	; 1
 590:	90 e0       	ldi	r25, 0x00	; 0
 592:	0e 94 c4 03 	call	0x788	; 0x788 <TIMER0_delay>
}
 596:	cf 91       	pop	r28
 598:	08 95       	ret

0000059a <LCD_4_bit_init>:
	
}

void LCD_4_bit_init(void)
{
	LCD_Command_Port_Dir |= (1<<2) | (1<<3) | (1<<4);  //Make PIN0, PIN1, PIN2 in PORTD outputs
 59a:	81 b3       	in	r24, 0x11	; 17
 59c:	8c 61       	ori	r24, 0x1C	; 28
 59e:	81 bb       	out	0x11, r24	; 17
	LCD_Data_PORT_Dir |= (1<<4) | (1<<5) | (1<<6) | (1<<7); //Make PIN4, PIN5, PIN6, PIN7 in PORTC outputs
 5a0:	84 b3       	in	r24, 0x14	; 20
 5a2:	80 6f       	ori	r24, 0xF0	; 240
 5a4:	84 bb       	out	0x14, r24	; 20
	TIMER_set(Normal);
 5a6:	80 e0       	ldi	r24, 0x00	; 0
 5a8:	0e 94 62 03 	call	0x6c4	; 0x6c4 <TIMER_set>
	TIMER0_delay(20, no_prescale);	//LCD power ON delay always >15ms
 5ac:	61 e0       	ldi	r22, 0x01	; 1
 5ae:	70 e0       	ldi	r23, 0x00	; 0
 5b0:	84 e1       	ldi	r24, 0x14	; 20
 5b2:	90 e0       	ldi	r25, 0x00	; 0
 5b4:	0e 94 c4 03 	call	0x788	; 0x788 <TIMER0_delay>
	LCD_4_bit_sendCommand(0x02);	//Send for 4 bit initialization of the LCD
 5b8:	82 e0       	ldi	r24, 0x02	; 2
 5ba:	0e 94 90 02 	call	0x520	; 0x520 <LCD_4_bit_sendCommand>
	LCD_4_bit_sendCommand(0x28);	//initialization of 5x7 LCD in 4 bit mode
 5be:	88 e2       	ldi	r24, 0x28	; 40
 5c0:	0e 94 90 02 	call	0x520	; 0x520 <LCD_4_bit_sendCommand>
	LCD_4_bit_sendCommand(0x0C);	//Display ON, Cursor OFF
 5c4:	8c e0       	ldi	r24, 0x0C	; 12
 5c6:	0e 94 90 02 	call	0x520	; 0x520 <LCD_4_bit_sendCommand>
	LCD_4_bit_sendCommand(0x06);	//Auto increment cursor
 5ca:	86 e0       	ldi	r24, 0x06	; 6
 5cc:	0e 94 90 02 	call	0x520	; 0x520 <LCD_4_bit_sendCommand>
	LCD_4_bit_sendCommand(0x01);	//clear Display
 5d0:	81 e0       	ldi	r24, 0x01	; 1
 5d2:	0e 94 90 02 	call	0x520	; 0x520 <LCD_4_bit_sendCommand>
	LCD_4_bit_sendCommand(0x80);	//cursor at home position	
 5d6:	80 e8       	ldi	r24, 0x80	; 128
 5d8:	0e 94 90 02 	call	0x520	; 0x520 <LCD_4_bit_sendCommand>
 5dc:	08 95       	ret

000005de <LCD_4_bit_sendChar>:
	LCD_Command_Port &= ~(1<<EN); // EN PIN = 0 Enable pulse low
	
	TIMER0_delay(1,no_prescale);
}
void LCD_4_bit_sendChar(uint8_t character)
{
 5de:	cf 93       	push	r28
 5e0:	c8 2f       	mov	r28, r24
	LCD_Data_PORT = (LCD_Data_PORT &0x0F) | (character & 0xF0); //Sending upper nibble
 5e2:	85 b3       	in	r24, 0x15	; 21
 5e4:	8f 70       	andi	r24, 0x0F	; 15
 5e6:	9c 2f       	mov	r25, r28
 5e8:	90 7f       	andi	r25, 0xF0	; 240
 5ea:	89 2b       	or	r24, r25
 5ec:	85 bb       	out	0x15, r24	; 21
	
	LCD_Command_Port |= (1<<RS); // RS PIN = 1 data register
 5ee:	82 b3       	in	r24, 0x12	; 18
 5f0:	84 60       	ori	r24, 0x04	; 4
 5f2:	82 bb       	out	0x12, r24	; 18
	
	LCD_Command_Port &= ~(1<<RW); // RW PIN = 0 write operation
 5f4:	82 b3       	in	r24, 0x12	; 18
 5f6:	87 7f       	andi	r24, 0xF7	; 247
 5f8:	82 bb       	out	0x12, r24	; 18
	
	LCD_Command_Port |= (1<<EN); // EN PIN = 1 Enable pulse high
 5fa:	82 b3       	in	r24, 0x12	; 18
 5fc:	80 61       	ori	r24, 0x10	; 16
 5fe:	82 bb       	out	0x12, r24	; 18
	
	TIMER0_delay(1,no_prescale);
 600:	61 e0       	ldi	r22, 0x01	; 1
 602:	70 e0       	ldi	r23, 0x00	; 0
 604:	81 e0       	ldi	r24, 0x01	; 1
 606:	90 e0       	ldi	r25, 0x00	; 0
 608:	0e 94 c4 03 	call	0x788	; 0x788 <TIMER0_delay>
	
	LCD_Command_Port &= ~(1<<EN); // EN PIN = 0 Enable pulse low
 60c:	82 b3       	in	r24, 0x12	; 18
 60e:	8f 7e       	andi	r24, 0xEF	; 239
 610:	82 bb       	out	0x12, r24	; 18
	
	TIMER0_delay(1,no_prescale);
 612:	61 e0       	ldi	r22, 0x01	; 1
 614:	70 e0       	ldi	r23, 0x00	; 0
 616:	81 e0       	ldi	r24, 0x01	; 1
 618:	90 e0       	ldi	r25, 0x00	; 0
 61a:	0e 94 c4 03 	call	0x788	; 0x788 <TIMER0_delay>
	
	LCD_Data_PORT = (LCD_Data_PORT &0x0F) | (character << 4); //Sending upper nibble
 61e:	25 b3       	in	r18, 0x15	; 21
 620:	30 e1       	ldi	r19, 0x10	; 16
 622:	c3 9f       	mul	r28, r19
 624:	c0 01       	movw	r24, r0
 626:	11 24       	eor	r1, r1
 628:	92 2f       	mov	r25, r18
 62a:	9f 70       	andi	r25, 0x0F	; 15
 62c:	89 2b       	or	r24, r25
 62e:	85 bb       	out	0x15, r24	; 21
	
	LCD_Command_Port |= (1<<EN); // EN PIN = 1 Enable pulse high
 630:	82 b3       	in	r24, 0x12	; 18
 632:	80 61       	ori	r24, 0x10	; 16
 634:	82 bb       	out	0x12, r24	; 18
	
	TIMER0_delay(1,no_prescale);
 636:	61 e0       	ldi	r22, 0x01	; 1
 638:	70 e0       	ldi	r23, 0x00	; 0
 63a:	81 e0       	ldi	r24, 0x01	; 1
 63c:	90 e0       	ldi	r25, 0x00	; 0
 63e:	0e 94 c4 03 	call	0x788	; 0x788 <TIMER0_delay>
	
	LCD_Command_Port &= ~(1<<EN); // EN PIN = 0 Enable pulse low
 642:	82 b3       	in	r24, 0x12	; 18
 644:	8f 7e       	andi	r24, 0xEF	; 239
 646:	82 bb       	out	0x12, r24	; 18
	
	TIMER0_delay(1,no_prescale);
 648:	61 e0       	ldi	r22, 0x01	; 1
 64a:	70 e0       	ldi	r23, 0x00	; 0
 64c:	81 e0       	ldi	r24, 0x01	; 1
 64e:	90 e0       	ldi	r25, 0x00	; 0
 650:	0e 94 c4 03 	call	0x788	; 0x788 <TIMER0_delay>
}
 654:	cf 91       	pop	r28
 656:	08 95       	ret

00000658 <LCD_4_bit_sendString>:
void LCD_4_bit_sendString(uint8_t *str)
{
 658:	0f 93       	push	r16
 65a:	1f 93       	push	r17
 65c:	cf 93       	push	r28
 65e:	8c 01       	movw	r16, r24
	uint8_t i;
	
	for(i=0; *(str + i) != 0; i++)	//send each character until str is null
 660:	c0 e0       	ldi	r28, 0x00	; 0
 662:	03 c0       	rjmp	.+6      	; 0x66a <LCD_4_bit_sendString+0x12>
	{
		
		LCD_4_bit_sendChar(*(str + i)); // call the LCD_sendChar function each time
 664:	0e 94 ef 02 	call	0x5de	; 0x5de <LCD_4_bit_sendChar>
}
void LCD_4_bit_sendString(uint8_t *str)
{
	uint8_t i;
	
	for(i=0; *(str + i) != 0; i++)	//send each character until str is null
 668:	cf 5f       	subi	r28, 0xFF	; 255
 66a:	f8 01       	movw	r30, r16
 66c:	ec 0f       	add	r30, r28
 66e:	f1 1d       	adc	r31, r1
 670:	80 81       	ld	r24, Z
 672:	81 11       	cpse	r24, r1
 674:	f7 cf       	rjmp	.-18     	; 0x664 <LCD_4_bit_sendString+0xc>
	{
		
		LCD_4_bit_sendChar(*(str + i)); // call the LCD_sendChar function each time
	}
	
}
 676:	cf 91       	pop	r28
 678:	1f 91       	pop	r17
 67a:	0f 91       	pop	r16
 67c:	08 95       	ret

0000067e <Spi_Slave_init>:

}

void Spi_Slave_init(void)
{
	DDRA = 0xFF;
 67e:	8f ef       	ldi	r24, 0xFF	; 255
 680:	8a bb       	out	0x1a, r24	; 26
	//initialize the IN and OUT PINS
	DIO_init(PORT_B,SS,IN);
 682:	40 e0       	ldi	r20, 0x00	; 0
 684:	64 e0       	ldi	r22, 0x04	; 4
 686:	82 e4       	ldi	r24, 0x42	; 66
 688:	0e 94 a0 01 	call	0x340	; 0x340 <DIO_init>
	DIO_init(PORT_B,SCK,IN);
 68c:	40 e0       	ldi	r20, 0x00	; 0
 68e:	67 e0       	ldi	r22, 0x07	; 7
 690:	82 e4       	ldi	r24, 0x42	; 66
 692:	0e 94 a0 01 	call	0x340	; 0x340 <DIO_init>
	DIO_init(PORT_B,MOSI,IN);
 696:	40 e0       	ldi	r20, 0x00	; 0
 698:	65 e0       	ldi	r22, 0x05	; 5
 69a:	82 e4       	ldi	r24, 0x42	; 66
 69c:	0e 94 a0 01 	call	0x340	; 0x340 <DIO_init>
	DIO_init(PORT_B,MISO,OUT);
 6a0:	41 e0       	ldi	r20, 0x01	; 1
 6a2:	66 e0       	ldi	r22, 0x06	; 6
 6a4:	82 e4       	ldi	r24, 0x42	; 66
 6a6:	0e 94 a0 01 	call	0x340	; 0x340 <DIO_init>
	//Select Master mode, prescale of /16, enable the SPI
	SPCR |= (1<<SPE) | (1<<SPR1);
 6aa:	8d b1       	in	r24, 0x0d	; 13
 6ac:	82 64       	ori	r24, 0x42	; 66
 6ae:	8d b9       	out	0x0d, r24	; 13
	//disable the double SPI speed bit
	SPSR &= ~ (1<<SPI2X);	
 6b0:	8e b1       	in	r24, 0x0e	; 14
 6b2:	8e 7f       	andi	r24, 0xFE	; 254
 6b4:	8e b9       	out	0x0e, r24	; 14
 6b6:	08 95       	ret

000006b8 <Spi_Slave_receive>:
}
uint8_t Spi_Slave_receive(void)
{
	SPDR = 0xFF;
 6b8:	8f ef       	ldi	r24, 0xFF	; 255
 6ba:	8f b9       	out	0x0f, r24	; 15
	
	while(READ_BIT(SPSR,SPIF) == 0);
 6bc:	77 9b       	sbis	0x0e, 7	; 14
 6be:	fe cf       	rjmp	.-4      	; 0x6bc <Spi_Slave_receive+0x4>
	
	return SPDR;	
 6c0:	8f b1       	in	r24, 0x0f	; 15
 6c2:	08 95       	ret

000006c4 <TIMER_set>:

//functions definitions

void TIMER_set(uint8_t Mode)
{
	switch(Mode)
 6c4:	81 30       	cpi	r24, 0x01	; 1
 6c6:	69 f0       	breq	.+26     	; 0x6e2 <TIMER_set+0x1e>
 6c8:	28 f0       	brcs	.+10     	; 0x6d4 <TIMER_set+0x10>
 6ca:	82 30       	cpi	r24, 0x02	; 2
 6cc:	89 f0       	breq	.+34     	; 0x6f0 <TIMER_set+0x2c>
 6ce:	83 30       	cpi	r24, 0x03	; 3
 6d0:	b1 f0       	breq	.+44     	; 0x6fe <TIMER_set+0x3a>
 6d2:	08 95       	ret
	{
		case Normal:
			ClEAR_BIT(TCCR0, PIN3) ;		//Normal Mode
 6d4:	83 b7       	in	r24, 0x33	; 51
 6d6:	87 7f       	andi	r24, 0xF7	; 247
 6d8:	83 bf       	out	0x33, r24	; 51
			ClEAR_BIT(TCCR0, PIN6) ;	
 6da:	83 b7       	in	r24, 0x33	; 51
 6dc:	8f 7b       	andi	r24, 0xBF	; 191
 6de:	83 bf       	out	0x33, r24	; 51
		break;
 6e0:	08 95       	ret
		
		case PWM_Phase_Correct:
			ClEAR_BIT(TCCR0, PIN3) ;
 6e2:	83 b7       	in	r24, 0x33	; 51
 6e4:	87 7f       	andi	r24, 0xF7	; 247
 6e6:	83 bf       	out	0x33, r24	; 51
			SET_BIT(TCCR0, PIN6) ;			//PWM_Phase_Correct Mode
 6e8:	83 b7       	in	r24, 0x33	; 51
 6ea:	80 64       	ori	r24, 0x40	; 64
 6ec:	83 bf       	out	0x33, r24	; 51
		break;	
 6ee:	08 95       	ret
			
		case CTC:
			SET_BIT(TCCR0, PIN3) ;			//CTC Mode
 6f0:	83 b7       	in	r24, 0x33	; 51
 6f2:	88 60       	ori	r24, 0x08	; 8
 6f4:	83 bf       	out	0x33, r24	; 51
			ClEAR_BIT(TCCR0, PIN6) ;			
 6f6:	83 b7       	in	r24, 0x33	; 51
 6f8:	8f 7b       	andi	r24, 0xBF	; 191
 6fa:	83 bf       	out	0x33, r24	; 51
		break;
 6fc:	08 95       	ret
		
		case Fast_PWM:
			SET_BIT(TCCR0, PIN3) ;			//Fast_PWM Mode
 6fe:	83 b7       	in	r24, 0x33	; 51
 700:	88 60       	ori	r24, 0x08	; 8
 702:	83 bf       	out	0x33, r24	; 51
			SET_BIT(TCCR0, PIN6) ;			
 704:	83 b7       	in	r24, 0x33	; 51
 706:	80 64       	ori	r24, 0x40	; 64
 708:	83 bf       	out	0x33, r24	; 51
 70a:	08 95       	ret

0000070c <TIMER_start>:
	}
	
}
void TIMER_start(uint16_t prescale)
{
	switch(prescale)
 70c:	88 30       	cpi	r24, 0x08	; 8
 70e:	91 05       	cpc	r25, r1
 710:	d1 f0       	breq	.+52     	; 0x746 <TIMER_start+0x3a>
 712:	48 f4       	brcc	.+18     	; 0x726 <TIMER_start+0x1a>
 714:	85 30       	cpi	r24, 0x05	; 5
 716:	91 05       	cpc	r25, r1
 718:	31 f1       	breq	.+76     	; 0x766 <TIMER_start+0x5a>
 71a:	86 30       	cpi	r24, 0x06	; 6
 71c:	91 05       	cpc	r25, r1
 71e:	39 f1       	breq	.+78     	; 0x76e <TIMER_start+0x62>
 720:	01 97       	sbiw	r24, 0x01	; 1
 722:	41 f5       	brne	.+80     	; 0x774 <TIMER_start+0x68>
 724:	0c c0       	rjmp	.+24     	; 0x73e <TIMER_start+0x32>
 726:	81 15       	cp	r24, r1
 728:	21 e0       	ldi	r18, 0x01	; 1
 72a:	92 07       	cpc	r25, r18
 72c:	a1 f0       	breq	.+40     	; 0x756 <TIMER_start+0x4a>
 72e:	81 15       	cp	r24, r1
 730:	24 e0       	ldi	r18, 0x04	; 4
 732:	92 07       	cpc	r25, r18
 734:	a1 f0       	breq	.+40     	; 0x75e <TIMER_start+0x52>
 736:	80 34       	cpi	r24, 0x40	; 64
 738:	91 05       	cpc	r25, r1
 73a:	e1 f4       	brne	.+56     	; 0x774 <TIMER_start+0x68>
 73c:	08 c0       	rjmp	.+16     	; 0x74e <TIMER_start+0x42>
	{
		case no_prescale:				//No prescaling
			TCCR0 |= 0b00000001;
 73e:	83 b7       	in	r24, 0x33	; 51
 740:	81 60       	ori	r24, 0x01	; 1
 742:	83 bf       	out	0x33, r24	; 51
		break;
 744:	08 95       	ret
		
		case prescale8:					//8 prescaling
			TCCR0 |= 0b00000010;
 746:	83 b7       	in	r24, 0x33	; 51
 748:	82 60       	ori	r24, 0x02	; 2
 74a:	83 bf       	out	0x33, r24	; 51
		break;
 74c:	08 95       	ret

		case prescale64:				//64 prescaling
			TCCR0 |= 0b00000011;
 74e:	83 b7       	in	r24, 0x33	; 51
 750:	83 60       	ori	r24, 0x03	; 3
 752:	83 bf       	out	0x33, r24	; 51
		break;
 754:	08 95       	ret
		
		case prescale256:				// 256 prescaling
			TCCR0 |= 0b00000100;
 756:	83 b7       	in	r24, 0x33	; 51
 758:	84 60       	ori	r24, 0x04	; 4
 75a:	83 bf       	out	0x33, r24	; 51
		break;
 75c:	08 95       	ret
		
		case prescale1024:				//1024 prescaling
			TCCR0 |= 0b00000101;
 75e:	83 b7       	in	r24, 0x33	; 51
 760:	85 60       	ori	r24, 0x05	; 5
 762:	83 bf       	out	0x33, r24	; 51
		break;
 764:	08 95       	ret
		
		case External_Falling: //External_Falling on T0 pin
			TCCR0 |= 0b00000110;
 766:	83 b7       	in	r24, 0x33	; 51
 768:	86 60       	ori	r24, 0x06	; 6
 76a:	83 bf       	out	0x33, r24	; 51
		break;
 76c:	08 95       	ret


		case External_Raising : //External_Raising on T0 pin
			TCCR0 |= 0b00000111;
 76e:	83 b7       	in	r24, 0x33	; 51
 770:	87 60       	ori	r24, 0x07	; 7
 772:	83 bf       	out	0x33, r24	; 51
 774:	08 95       	ret

00000776 <TIMER_overflow_read>:
	
}
void TIMER_overflow_read(void)
{
	//wait until the overflow flag is set
	while((READ_BIT(TIFR, PIN0) == 0));
 776:	08 b6       	in	r0, 0x38	; 56
 778:	00 fe       	sbrs	r0, 0
 77a:	fd cf       	rjmp	.-6      	; 0x776 <TIMER_overflow_read>
	
	//Clear the OverFlow flag
	SET_BIT(TIFR, PIN0);
 77c:	88 b7       	in	r24, 0x38	; 56
 77e:	81 60       	ori	r24, 0x01	; 1
 780:	88 bf       	out	0x38, r24	; 56
 782:	08 95       	ret

00000784 <TIMER_stop>:
}
void TIMER_stop(void)
{
	//Stop the timer
	TCCR0 = 0x00;
 784:	13 be       	out	0x33, r1	; 51
 786:	08 95       	ret

00000788 <TIMER0_delay>:
}

void TIMER0_delay(uint16_t Time_delay, uint16_t prescale)
{
 788:	4f 92       	push	r4
 78a:	5f 92       	push	r5
 78c:	6f 92       	push	r6
 78e:	7f 92       	push	r7
 790:	8f 92       	push	r8
 792:	9f 92       	push	r9
 794:	af 92       	push	r10
 796:	bf 92       	push	r11
 798:	cf 92       	push	r12
 79a:	df 92       	push	r13
 79c:	ef 92       	push	r14
 79e:	ff 92       	push	r15
 7a0:	cf 93       	push	r28
 7a2:	df 93       	push	r29
 7a4:	eb 01       	movw	r28, r22
	Time_delay_ = Time_delay*0.001;
 7a6:	bc 01       	movw	r22, r24
 7a8:	80 e0       	ldi	r24, 0x00	; 0
 7aa:	90 e0       	ldi	r25, 0x00	; 0
 7ac:	0e 94 d0 05 	call	0xba0	; 0xba0 <__floatunsisf>
 7b0:	2f e6       	ldi	r18, 0x6F	; 111
 7b2:	32 e1       	ldi	r19, 0x12	; 18
 7b4:	43 e8       	ldi	r20, 0x83	; 131
 7b6:	5a e3       	ldi	r21, 0x3A	; 58
 7b8:	0e 94 c8 06 	call	0xd90	; 0xd90 <__mulsf3>
 7bc:	6b 01       	movw	r12, r22
 7be:	7c 01       	movw	r14, r24
 7c0:	60 93 90 00 	sts	0x0090, r22	; 0x800090 <Time_delay_>
 7c4:	70 93 91 00 	sts	0x0091, r23	; 0x800091 <Time_delay_+0x1>
 7c8:	80 93 92 00 	sts	0x0092, r24	; 0x800092 <Time_delay_+0x2>
 7cc:	90 93 93 00 	sts	0x0093, r25	; 0x800093 <Time_delay_+0x3>
	
	Timer_Tick = ( (prescale) / (CPU_Frequency) );
 7d0:	be 01       	movw	r22, r28
 7d2:	80 e0       	ldi	r24, 0x00	; 0
 7d4:	90 e0       	ldi	r25, 0x00	; 0
 7d6:	0e 94 d0 05 	call	0xba0	; 0xba0 <__floatunsisf>
 7da:	20 e0       	ldi	r18, 0x00	; 0
 7dc:	34 e2       	ldi	r19, 0x24	; 36
 7de:	44 e7       	ldi	r20, 0x74	; 116
 7e0:	59 e4       	ldi	r21, 0x49	; 73
 7e2:	0e 94 2f 05 	call	0xa5e	; 0xa5e <__divsf3>
 7e6:	2b 01       	movw	r4, r22
 7e8:	3c 01       	movw	r6, r24
 7ea:	60 93 97 00 	sts	0x0097, r22	; 0x800097 <Timer_Tick>
 7ee:	70 93 98 00 	sts	0x0098, r23	; 0x800098 <Timer_Tick+0x1>
 7f2:	80 93 99 00 	sts	0x0099, r24	; 0x800099 <Timer_Tick+0x2>
 7f6:	90 93 9a 00 	sts	0x009A, r25	; 0x80009a <Timer_Tick+0x3>
	
	Timer_Delay_max = 	(Timer_Tick) * (256.0);
 7fa:	20 e0       	ldi	r18, 0x00	; 0
 7fc:	30 e0       	ldi	r19, 0x00	; 0
 7fe:	40 e8       	ldi	r20, 0x80	; 128
 800:	53 e4       	ldi	r21, 0x43	; 67
 802:	0e 94 c8 06 	call	0xd90	; 0xd90 <__mulsf3>
 806:	4b 01       	movw	r8, r22
 808:	5c 01       	movw	r10, r24
 80a:	60 93 8c 00 	sts	0x008C, r22	; 0x80008c <Timer_Delay_max>
 80e:	70 93 8d 00 	sts	0x008D, r23	; 0x80008d <Timer_Delay_max+0x1>
 812:	80 93 8e 00 	sts	0x008E, r24	; 0x80008e <Timer_Delay_max+0x2>
 816:	90 93 8f 00 	sts	0x008F, r25	; 0x80008f <Timer_Delay_max+0x3>
	
	if(Time_delay_ < Timer_Delay_max)
 81a:	9b 01       	movw	r18, r22
 81c:	ac 01       	movw	r20, r24
 81e:	c7 01       	movw	r24, r14
 820:	b6 01       	movw	r22, r12
 822:	0e 94 2a 05 	call	0xa54	; 0xa54 <__cmpsf2>
 826:	88 23       	and	r24, r24
 828:	ac f4       	brge	.+42     	; 0x854 <__DATA_REGION_LENGTH__+0x54>
	{
		Timer_initial_value = ( (Timer_Delay_max - Time_delay_ ) / (Timer_Tick) );
 82a:	a7 01       	movw	r20, r14
 82c:	96 01       	movw	r18, r12
 82e:	c5 01       	movw	r24, r10
 830:	b4 01       	movw	r22, r8
 832:	0e 94 a6 04 	call	0x94c	; 0x94c <__subsf3>
 836:	a3 01       	movw	r20, r6
 838:	92 01       	movw	r18, r4
 83a:	0e 94 2f 05 	call	0xa5e	; 0xa5e <__divsf3>
 83e:	0e 94 a1 05 	call	0xb42	; 0xb42 <__fixunssfsi>
 842:	60 93 96 00 	sts	0x0096, r22	; 0x800096 <Timer_initial_value>
			
		Number_of_overflows_needed = 1;
 846:	81 e0       	ldi	r24, 0x01	; 1
 848:	90 e0       	ldi	r25, 0x00	; 0
 84a:	90 93 87 00 	sts	0x0087, r25	; 0x800087 <Number_of_overflows_needed+0x1>
 84e:	80 93 86 00 	sts	0x0086, r24	; 0x800086 <Number_of_overflows_needed>
 852:	4a c0       	rjmp	.+148    	; 0x8e8 <__stack+0x89>
	}
	else if(Time_delay_ == Timer_Delay_max)
 854:	a5 01       	movw	r20, r10
 856:	94 01       	movw	r18, r8
 858:	c7 01       	movw	r24, r14
 85a:	b6 01       	movw	r22, r12
 85c:	0e 94 2a 05 	call	0xa54	; 0xa54 <__cmpsf2>
 860:	81 11       	cpse	r24, r1
 862:	09 c0       	rjmp	.+18     	; 0x876 <__stack+0x17>
	{
		Timer_initial_value = 0x00;
 864:	10 92 96 00 	sts	0x0096, r1	; 0x800096 <Timer_initial_value>
		Number_of_overflows_needed = 1;
 868:	81 e0       	ldi	r24, 0x01	; 1
 86a:	90 e0       	ldi	r25, 0x00	; 0
 86c:	90 93 87 00 	sts	0x0087, r25	; 0x800087 <Number_of_overflows_needed+0x1>
 870:	80 93 86 00 	sts	0x0086, r24	; 0x800086 <Number_of_overflows_needed>
 874:	39 c0       	rjmp	.+114    	; 0x8e8 <__stack+0x89>
	}	
	
	else if(Time_delay_ > Timer_Delay_max)
 876:	a5 01       	movw	r20, r10
 878:	94 01       	movw	r18, r8
 87a:	c7 01       	movw	r24, r14
 87c:	b6 01       	movw	r22, r12
 87e:	0e 94 c3 06 	call	0xd86	; 0xd86 <__gesf2>
 882:	18 16       	cp	r1, r24
 884:	8c f5       	brge	.+98     	; 0x8e8 <__stack+0x89>
	{
		Number_of_overflows_needed = ceil((Time_delay_/Timer_Delay_max));
 886:	a5 01       	movw	r20, r10
 888:	94 01       	movw	r18, r8
 88a:	c7 01       	movw	r24, r14
 88c:	b6 01       	movw	r22, r12
 88e:	0e 94 2f 05 	call	0xa5e	; 0xa5e <__divsf3>
 892:	0e 94 13 05 	call	0xa26	; 0xa26 <ceil>
 896:	0e 94 a1 05 	call	0xb42	; 0xb42 <__fixunssfsi>
 89a:	4b 01       	movw	r8, r22
 89c:	5c 01       	movw	r10, r24
 89e:	70 93 87 00 	sts	0x0087, r23	; 0x800087 <Number_of_overflows_needed+0x1>
 8a2:	60 93 86 00 	sts	0x0086, r22	; 0x800086 <Number_of_overflows_needed>
		Timer_initial_value = (ceil((256) - ((Time_delay_/Timer_Tick)/(Number_of_overflows_needed))));
 8a6:	a3 01       	movw	r20, r6
 8a8:	92 01       	movw	r18, r4
 8aa:	c7 01       	movw	r24, r14
 8ac:	b6 01       	movw	r22, r12
 8ae:	0e 94 2f 05 	call	0xa5e	; 0xa5e <__divsf3>
 8b2:	6b 01       	movw	r12, r22
 8b4:	7c 01       	movw	r14, r24
 8b6:	b4 01       	movw	r22, r8
 8b8:	80 e0       	ldi	r24, 0x00	; 0
 8ba:	90 e0       	ldi	r25, 0x00	; 0
 8bc:	0e 94 d0 05 	call	0xba0	; 0xba0 <__floatunsisf>
 8c0:	9b 01       	movw	r18, r22
 8c2:	ac 01       	movw	r20, r24
 8c4:	c7 01       	movw	r24, r14
 8c6:	b6 01       	movw	r22, r12
 8c8:	0e 94 2f 05 	call	0xa5e	; 0xa5e <__divsf3>
 8cc:	9b 01       	movw	r18, r22
 8ce:	ac 01       	movw	r20, r24
 8d0:	60 e0       	ldi	r22, 0x00	; 0
 8d2:	70 e0       	ldi	r23, 0x00	; 0
 8d4:	80 e8       	ldi	r24, 0x80	; 128
 8d6:	93 e4       	ldi	r25, 0x43	; 67
 8d8:	0e 94 a6 04 	call	0x94c	; 0x94c <__subsf3>
 8dc:	0e 94 13 05 	call	0xa26	; 0xa26 <ceil>
 8e0:	0e 94 a1 05 	call	0xb42	; 0xb42 <__fixunssfsi>
 8e4:	60 93 96 00 	sts	0x0096, r22	; 0x800096 <Timer_initial_value>
	}
	
	TCNT0 = Timer_initial_value;		// setting initial value
 8e8:	80 91 96 00 	lds	r24, 0x0096	; 0x800096 <Timer_initial_value>
 8ec:	82 bf       	out	0x32, r24	; 50
	
	TIMER_start(prescale);
 8ee:	ce 01       	movw	r24, r28
 8f0:	0e 94 86 03 	call	0x70c	; 0x70c <TIMER_start>

	while(overflows_counter < Number_of_overflows_needed)
 8f4:	0b c0       	rjmp	.+22     	; 0x90c <__stack+0xad>
	{
		TIMER_overflow_read();
 8f6:	0e 94 bb 03 	call	0x776	; 0x776 <TIMER_overflow_read>
		overflows_counter++;
 8fa:	80 91 94 00 	lds	r24, 0x0094	; 0x800094 <overflows_counter>
 8fe:	90 91 95 00 	lds	r25, 0x0095	; 0x800095 <overflows_counter+0x1>
 902:	01 96       	adiw	r24, 0x01	; 1
 904:	90 93 95 00 	sts	0x0095, r25	; 0x800095 <overflows_counter+0x1>
 908:	80 93 94 00 	sts	0x0094, r24	; 0x800094 <overflows_counter>
	
	TCNT0 = Timer_initial_value;		// setting initial value
	
	TIMER_start(prescale);

	while(overflows_counter < Number_of_overflows_needed)
 90c:	20 91 94 00 	lds	r18, 0x0094	; 0x800094 <overflows_counter>
 910:	30 91 95 00 	lds	r19, 0x0095	; 0x800095 <overflows_counter+0x1>
 914:	80 91 86 00 	lds	r24, 0x0086	; 0x800086 <Number_of_overflows_needed>
 918:	90 91 87 00 	lds	r25, 0x0087	; 0x800087 <Number_of_overflows_needed+0x1>
 91c:	28 17       	cp	r18, r24
 91e:	39 07       	cpc	r19, r25
 920:	50 f3       	brcs	.-44     	; 0x8f6 <__stack+0x97>
	{
		TIMER_overflow_read();
		overflows_counter++;
	}
	overflows_counter = 0;
 922:	10 92 95 00 	sts	0x0095, r1	; 0x800095 <overflows_counter+0x1>
 926:	10 92 94 00 	sts	0x0094, r1	; 0x800094 <overflows_counter>
	
	TIMER_stop();
 92a:	0e 94 c2 03 	call	0x784	; 0x784 <TIMER_stop>
 92e:	df 91       	pop	r29
 930:	cf 91       	pop	r28
 932:	ff 90       	pop	r15
 934:	ef 90       	pop	r14
 936:	df 90       	pop	r13
 938:	cf 90       	pop	r12
 93a:	bf 90       	pop	r11
 93c:	af 90       	pop	r10
 93e:	9f 90       	pop	r9
 940:	8f 90       	pop	r8
 942:	7f 90       	pop	r7
 944:	6f 90       	pop	r6
 946:	5f 90       	pop	r5
 948:	4f 90       	pop	r4
 94a:	08 95       	ret

0000094c <__subsf3>:
 94c:	50 58       	subi	r21, 0x80	; 128

0000094e <__addsf3>:
 94e:	bb 27       	eor	r27, r27
 950:	aa 27       	eor	r26, r26
 952:	0e 94 be 04 	call	0x97c	; 0x97c <__addsf3x>
 956:	0c 94 71 06 	jmp	0xce2	; 0xce2 <__fp_round>
 95a:	0e 94 63 06 	call	0xcc6	; 0xcc6 <__fp_pscA>
 95e:	38 f0       	brcs	.+14     	; 0x96e <__addsf3+0x20>
 960:	0e 94 6a 06 	call	0xcd4	; 0xcd4 <__fp_pscB>
 964:	20 f0       	brcs	.+8      	; 0x96e <__addsf3+0x20>
 966:	39 f4       	brne	.+14     	; 0x976 <__addsf3+0x28>
 968:	9f 3f       	cpi	r25, 0xFF	; 255
 96a:	19 f4       	brne	.+6      	; 0x972 <__addsf3+0x24>
 96c:	26 f4       	brtc	.+8      	; 0x976 <__addsf3+0x28>
 96e:	0c 94 60 06 	jmp	0xcc0	; 0xcc0 <__fp_nan>
 972:	0e f4       	brtc	.+2      	; 0x976 <__addsf3+0x28>
 974:	e0 95       	com	r30
 976:	e7 fb       	bst	r30, 7
 978:	0c 94 31 06 	jmp	0xc62	; 0xc62 <__fp_inf>

0000097c <__addsf3x>:
 97c:	e9 2f       	mov	r30, r25
 97e:	0e 94 82 06 	call	0xd04	; 0xd04 <__fp_split3>
 982:	58 f3       	brcs	.-42     	; 0x95a <__addsf3+0xc>
 984:	ba 17       	cp	r27, r26
 986:	62 07       	cpc	r22, r18
 988:	73 07       	cpc	r23, r19
 98a:	84 07       	cpc	r24, r20
 98c:	95 07       	cpc	r25, r21
 98e:	20 f0       	brcs	.+8      	; 0x998 <__addsf3x+0x1c>
 990:	79 f4       	brne	.+30     	; 0x9b0 <__addsf3x+0x34>
 992:	a6 f5       	brtc	.+104    	; 0x9fc <__addsf3x+0x80>
 994:	0c 94 bc 06 	jmp	0xd78	; 0xd78 <__fp_zero>
 998:	0e f4       	brtc	.+2      	; 0x99c <__addsf3x+0x20>
 99a:	e0 95       	com	r30
 99c:	0b 2e       	mov	r0, r27
 99e:	ba 2f       	mov	r27, r26
 9a0:	a0 2d       	mov	r26, r0
 9a2:	0b 01       	movw	r0, r22
 9a4:	b9 01       	movw	r22, r18
 9a6:	90 01       	movw	r18, r0
 9a8:	0c 01       	movw	r0, r24
 9aa:	ca 01       	movw	r24, r20
 9ac:	a0 01       	movw	r20, r0
 9ae:	11 24       	eor	r1, r1
 9b0:	ff 27       	eor	r31, r31
 9b2:	59 1b       	sub	r21, r25
 9b4:	99 f0       	breq	.+38     	; 0x9dc <__addsf3x+0x60>
 9b6:	59 3f       	cpi	r21, 0xF9	; 249
 9b8:	50 f4       	brcc	.+20     	; 0x9ce <__addsf3x+0x52>
 9ba:	50 3e       	cpi	r21, 0xE0	; 224
 9bc:	68 f1       	brcs	.+90     	; 0xa18 <__addsf3x+0x9c>
 9be:	1a 16       	cp	r1, r26
 9c0:	f0 40       	sbci	r31, 0x00	; 0
 9c2:	a2 2f       	mov	r26, r18
 9c4:	23 2f       	mov	r18, r19
 9c6:	34 2f       	mov	r19, r20
 9c8:	44 27       	eor	r20, r20
 9ca:	58 5f       	subi	r21, 0xF8	; 248
 9cc:	f3 cf       	rjmp	.-26     	; 0x9b4 <__addsf3x+0x38>
 9ce:	46 95       	lsr	r20
 9d0:	37 95       	ror	r19
 9d2:	27 95       	ror	r18
 9d4:	a7 95       	ror	r26
 9d6:	f0 40       	sbci	r31, 0x00	; 0
 9d8:	53 95       	inc	r21
 9da:	c9 f7       	brne	.-14     	; 0x9ce <__addsf3x+0x52>
 9dc:	7e f4       	brtc	.+30     	; 0x9fc <__addsf3x+0x80>
 9de:	1f 16       	cp	r1, r31
 9e0:	ba 0b       	sbc	r27, r26
 9e2:	62 0b       	sbc	r22, r18
 9e4:	73 0b       	sbc	r23, r19
 9e6:	84 0b       	sbc	r24, r20
 9e8:	ba f0       	brmi	.+46     	; 0xa18 <__addsf3x+0x9c>
 9ea:	91 50       	subi	r25, 0x01	; 1
 9ec:	a1 f0       	breq	.+40     	; 0xa16 <__addsf3x+0x9a>
 9ee:	ff 0f       	add	r31, r31
 9f0:	bb 1f       	adc	r27, r27
 9f2:	66 1f       	adc	r22, r22
 9f4:	77 1f       	adc	r23, r23
 9f6:	88 1f       	adc	r24, r24
 9f8:	c2 f7       	brpl	.-16     	; 0x9ea <__addsf3x+0x6e>
 9fa:	0e c0       	rjmp	.+28     	; 0xa18 <__addsf3x+0x9c>
 9fc:	ba 0f       	add	r27, r26
 9fe:	62 1f       	adc	r22, r18
 a00:	73 1f       	adc	r23, r19
 a02:	84 1f       	adc	r24, r20
 a04:	48 f4       	brcc	.+18     	; 0xa18 <__addsf3x+0x9c>
 a06:	87 95       	ror	r24
 a08:	77 95       	ror	r23
 a0a:	67 95       	ror	r22
 a0c:	b7 95       	ror	r27
 a0e:	f7 95       	ror	r31
 a10:	9e 3f       	cpi	r25, 0xFE	; 254
 a12:	08 f0       	brcs	.+2      	; 0xa16 <__addsf3x+0x9a>
 a14:	b0 cf       	rjmp	.-160    	; 0x976 <__addsf3+0x28>
 a16:	93 95       	inc	r25
 a18:	88 0f       	add	r24, r24
 a1a:	08 f0       	brcs	.+2      	; 0xa1e <__addsf3x+0xa2>
 a1c:	99 27       	eor	r25, r25
 a1e:	ee 0f       	add	r30, r30
 a20:	97 95       	ror	r25
 a22:	87 95       	ror	r24
 a24:	08 95       	ret

00000a26 <ceil>:
 a26:	0e 94 a4 06 	call	0xd48	; 0xd48 <__fp_trunc>
 a2a:	90 f0       	brcs	.+36     	; 0xa50 <ceil+0x2a>
 a2c:	9f 37       	cpi	r25, 0x7F	; 127
 a2e:	48 f4       	brcc	.+18     	; 0xa42 <ceil+0x1c>
 a30:	91 11       	cpse	r25, r1
 a32:	16 f4       	brtc	.+4      	; 0xa38 <ceil+0x12>
 a34:	0c 94 bd 06 	jmp	0xd7a	; 0xd7a <__fp_szero>
 a38:	60 e0       	ldi	r22, 0x00	; 0
 a3a:	70 e0       	ldi	r23, 0x00	; 0
 a3c:	80 e8       	ldi	r24, 0x80	; 128
 a3e:	9f e3       	ldi	r25, 0x3F	; 63
 a40:	08 95       	ret
 a42:	26 f0       	brts	.+8      	; 0xa4c <ceil+0x26>
 a44:	1b 16       	cp	r1, r27
 a46:	61 1d       	adc	r22, r1
 a48:	71 1d       	adc	r23, r1
 a4a:	81 1d       	adc	r24, r1
 a4c:	0c 94 37 06 	jmp	0xc6e	; 0xc6e <__fp_mintl>
 a50:	0c 94 52 06 	jmp	0xca4	; 0xca4 <__fp_mpack>

00000a54 <__cmpsf2>:
 a54:	0e 94 0d 06 	call	0xc1a	; 0xc1a <__fp_cmp>
 a58:	08 f4       	brcc	.+2      	; 0xa5c <__cmpsf2+0x8>
 a5a:	81 e0       	ldi	r24, 0x01	; 1
 a5c:	08 95       	ret

00000a5e <__divsf3>:
 a5e:	0e 94 43 05 	call	0xa86	; 0xa86 <__divsf3x>
 a62:	0c 94 71 06 	jmp	0xce2	; 0xce2 <__fp_round>
 a66:	0e 94 6a 06 	call	0xcd4	; 0xcd4 <__fp_pscB>
 a6a:	58 f0       	brcs	.+22     	; 0xa82 <__divsf3+0x24>
 a6c:	0e 94 63 06 	call	0xcc6	; 0xcc6 <__fp_pscA>
 a70:	40 f0       	brcs	.+16     	; 0xa82 <__divsf3+0x24>
 a72:	29 f4       	brne	.+10     	; 0xa7e <__divsf3+0x20>
 a74:	5f 3f       	cpi	r21, 0xFF	; 255
 a76:	29 f0       	breq	.+10     	; 0xa82 <__divsf3+0x24>
 a78:	0c 94 31 06 	jmp	0xc62	; 0xc62 <__fp_inf>
 a7c:	51 11       	cpse	r21, r1
 a7e:	0c 94 bd 06 	jmp	0xd7a	; 0xd7a <__fp_szero>
 a82:	0c 94 60 06 	jmp	0xcc0	; 0xcc0 <__fp_nan>

00000a86 <__divsf3x>:
 a86:	0e 94 82 06 	call	0xd04	; 0xd04 <__fp_split3>
 a8a:	68 f3       	brcs	.-38     	; 0xa66 <__divsf3+0x8>

00000a8c <__divsf3_pse>:
 a8c:	99 23       	and	r25, r25
 a8e:	b1 f3       	breq	.-20     	; 0xa7c <__divsf3+0x1e>
 a90:	55 23       	and	r21, r21
 a92:	91 f3       	breq	.-28     	; 0xa78 <__divsf3+0x1a>
 a94:	95 1b       	sub	r25, r21
 a96:	55 0b       	sbc	r21, r21
 a98:	bb 27       	eor	r27, r27
 a9a:	aa 27       	eor	r26, r26
 a9c:	62 17       	cp	r22, r18
 a9e:	73 07       	cpc	r23, r19
 aa0:	84 07       	cpc	r24, r20
 aa2:	38 f0       	brcs	.+14     	; 0xab2 <__divsf3_pse+0x26>
 aa4:	9f 5f       	subi	r25, 0xFF	; 255
 aa6:	5f 4f       	sbci	r21, 0xFF	; 255
 aa8:	22 0f       	add	r18, r18
 aaa:	33 1f       	adc	r19, r19
 aac:	44 1f       	adc	r20, r20
 aae:	aa 1f       	adc	r26, r26
 ab0:	a9 f3       	breq	.-22     	; 0xa9c <__divsf3_pse+0x10>
 ab2:	35 d0       	rcall	.+106    	; 0xb1e <__divsf3_pse+0x92>
 ab4:	0e 2e       	mov	r0, r30
 ab6:	3a f0       	brmi	.+14     	; 0xac6 <__divsf3_pse+0x3a>
 ab8:	e0 e8       	ldi	r30, 0x80	; 128
 aba:	32 d0       	rcall	.+100    	; 0xb20 <__divsf3_pse+0x94>
 abc:	91 50       	subi	r25, 0x01	; 1
 abe:	50 40       	sbci	r21, 0x00	; 0
 ac0:	e6 95       	lsr	r30
 ac2:	00 1c       	adc	r0, r0
 ac4:	ca f7       	brpl	.-14     	; 0xab8 <__divsf3_pse+0x2c>
 ac6:	2b d0       	rcall	.+86     	; 0xb1e <__divsf3_pse+0x92>
 ac8:	fe 2f       	mov	r31, r30
 aca:	29 d0       	rcall	.+82     	; 0xb1e <__divsf3_pse+0x92>
 acc:	66 0f       	add	r22, r22
 ace:	77 1f       	adc	r23, r23
 ad0:	88 1f       	adc	r24, r24
 ad2:	bb 1f       	adc	r27, r27
 ad4:	26 17       	cp	r18, r22
 ad6:	37 07       	cpc	r19, r23
 ad8:	48 07       	cpc	r20, r24
 ada:	ab 07       	cpc	r26, r27
 adc:	b0 e8       	ldi	r27, 0x80	; 128
 ade:	09 f0       	breq	.+2      	; 0xae2 <__divsf3_pse+0x56>
 ae0:	bb 0b       	sbc	r27, r27
 ae2:	80 2d       	mov	r24, r0
 ae4:	bf 01       	movw	r22, r30
 ae6:	ff 27       	eor	r31, r31
 ae8:	93 58       	subi	r25, 0x83	; 131
 aea:	5f 4f       	sbci	r21, 0xFF	; 255
 aec:	3a f0       	brmi	.+14     	; 0xafc <__divsf3_pse+0x70>
 aee:	9e 3f       	cpi	r25, 0xFE	; 254
 af0:	51 05       	cpc	r21, r1
 af2:	78 f0       	brcs	.+30     	; 0xb12 <__divsf3_pse+0x86>
 af4:	0c 94 31 06 	jmp	0xc62	; 0xc62 <__fp_inf>
 af8:	0c 94 bd 06 	jmp	0xd7a	; 0xd7a <__fp_szero>
 afc:	5f 3f       	cpi	r21, 0xFF	; 255
 afe:	e4 f3       	brlt	.-8      	; 0xaf8 <__divsf3_pse+0x6c>
 b00:	98 3e       	cpi	r25, 0xE8	; 232
 b02:	d4 f3       	brlt	.-12     	; 0xaf8 <__divsf3_pse+0x6c>
 b04:	86 95       	lsr	r24
 b06:	77 95       	ror	r23
 b08:	67 95       	ror	r22
 b0a:	b7 95       	ror	r27
 b0c:	f7 95       	ror	r31
 b0e:	9f 5f       	subi	r25, 0xFF	; 255
 b10:	c9 f7       	brne	.-14     	; 0xb04 <__divsf3_pse+0x78>
 b12:	88 0f       	add	r24, r24
 b14:	91 1d       	adc	r25, r1
 b16:	96 95       	lsr	r25
 b18:	87 95       	ror	r24
 b1a:	97 f9       	bld	r25, 7
 b1c:	08 95       	ret
 b1e:	e1 e0       	ldi	r30, 0x01	; 1
 b20:	66 0f       	add	r22, r22
 b22:	77 1f       	adc	r23, r23
 b24:	88 1f       	adc	r24, r24
 b26:	bb 1f       	adc	r27, r27
 b28:	62 17       	cp	r22, r18
 b2a:	73 07       	cpc	r23, r19
 b2c:	84 07       	cpc	r24, r20
 b2e:	ba 07       	cpc	r27, r26
 b30:	20 f0       	brcs	.+8      	; 0xb3a <__divsf3_pse+0xae>
 b32:	62 1b       	sub	r22, r18
 b34:	73 0b       	sbc	r23, r19
 b36:	84 0b       	sbc	r24, r20
 b38:	ba 0b       	sbc	r27, r26
 b3a:	ee 1f       	adc	r30, r30
 b3c:	88 f7       	brcc	.-30     	; 0xb20 <__divsf3_pse+0x94>
 b3e:	e0 95       	com	r30
 b40:	08 95       	ret

00000b42 <__fixunssfsi>:
 b42:	0e 94 8a 06 	call	0xd14	; 0xd14 <__fp_splitA>
 b46:	88 f0       	brcs	.+34     	; 0xb6a <__fixunssfsi+0x28>
 b48:	9f 57       	subi	r25, 0x7F	; 127
 b4a:	98 f0       	brcs	.+38     	; 0xb72 <__fixunssfsi+0x30>
 b4c:	b9 2f       	mov	r27, r25
 b4e:	99 27       	eor	r25, r25
 b50:	b7 51       	subi	r27, 0x17	; 23
 b52:	b0 f0       	brcs	.+44     	; 0xb80 <__fixunssfsi+0x3e>
 b54:	e1 f0       	breq	.+56     	; 0xb8e <__fixunssfsi+0x4c>
 b56:	66 0f       	add	r22, r22
 b58:	77 1f       	adc	r23, r23
 b5a:	88 1f       	adc	r24, r24
 b5c:	99 1f       	adc	r25, r25
 b5e:	1a f0       	brmi	.+6      	; 0xb66 <__fixunssfsi+0x24>
 b60:	ba 95       	dec	r27
 b62:	c9 f7       	brne	.-14     	; 0xb56 <__fixunssfsi+0x14>
 b64:	14 c0       	rjmp	.+40     	; 0xb8e <__fixunssfsi+0x4c>
 b66:	b1 30       	cpi	r27, 0x01	; 1
 b68:	91 f0       	breq	.+36     	; 0xb8e <__fixunssfsi+0x4c>
 b6a:	0e 94 bc 06 	call	0xd78	; 0xd78 <__fp_zero>
 b6e:	b1 e0       	ldi	r27, 0x01	; 1
 b70:	08 95       	ret
 b72:	0c 94 bc 06 	jmp	0xd78	; 0xd78 <__fp_zero>
 b76:	67 2f       	mov	r22, r23
 b78:	78 2f       	mov	r23, r24
 b7a:	88 27       	eor	r24, r24
 b7c:	b8 5f       	subi	r27, 0xF8	; 248
 b7e:	39 f0       	breq	.+14     	; 0xb8e <__fixunssfsi+0x4c>
 b80:	b9 3f       	cpi	r27, 0xF9	; 249
 b82:	cc f3       	brlt	.-14     	; 0xb76 <__fixunssfsi+0x34>
 b84:	86 95       	lsr	r24
 b86:	77 95       	ror	r23
 b88:	67 95       	ror	r22
 b8a:	b3 95       	inc	r27
 b8c:	d9 f7       	brne	.-10     	; 0xb84 <__fixunssfsi+0x42>
 b8e:	3e f4       	brtc	.+14     	; 0xb9e <__fixunssfsi+0x5c>
 b90:	90 95       	com	r25
 b92:	80 95       	com	r24
 b94:	70 95       	com	r23
 b96:	61 95       	neg	r22
 b98:	7f 4f       	sbci	r23, 0xFF	; 255
 b9a:	8f 4f       	sbci	r24, 0xFF	; 255
 b9c:	9f 4f       	sbci	r25, 0xFF	; 255
 b9e:	08 95       	ret

00000ba0 <__floatunsisf>:
 ba0:	e8 94       	clt
 ba2:	09 c0       	rjmp	.+18     	; 0xbb6 <__floatsisf+0x12>

00000ba4 <__floatsisf>:
 ba4:	97 fb       	bst	r25, 7
 ba6:	3e f4       	brtc	.+14     	; 0xbb6 <__floatsisf+0x12>
 ba8:	90 95       	com	r25
 baa:	80 95       	com	r24
 bac:	70 95       	com	r23
 bae:	61 95       	neg	r22
 bb0:	7f 4f       	sbci	r23, 0xFF	; 255
 bb2:	8f 4f       	sbci	r24, 0xFF	; 255
 bb4:	9f 4f       	sbci	r25, 0xFF	; 255
 bb6:	99 23       	and	r25, r25
 bb8:	a9 f0       	breq	.+42     	; 0xbe4 <__floatsisf+0x40>
 bba:	f9 2f       	mov	r31, r25
 bbc:	96 e9       	ldi	r25, 0x96	; 150
 bbe:	bb 27       	eor	r27, r27
 bc0:	93 95       	inc	r25
 bc2:	f6 95       	lsr	r31
 bc4:	87 95       	ror	r24
 bc6:	77 95       	ror	r23
 bc8:	67 95       	ror	r22
 bca:	b7 95       	ror	r27
 bcc:	f1 11       	cpse	r31, r1
 bce:	f8 cf       	rjmp	.-16     	; 0xbc0 <__floatsisf+0x1c>
 bd0:	fa f4       	brpl	.+62     	; 0xc10 <__floatsisf+0x6c>
 bd2:	bb 0f       	add	r27, r27
 bd4:	11 f4       	brne	.+4      	; 0xbda <__floatsisf+0x36>
 bd6:	60 ff       	sbrs	r22, 0
 bd8:	1b c0       	rjmp	.+54     	; 0xc10 <__floatsisf+0x6c>
 bda:	6f 5f       	subi	r22, 0xFF	; 255
 bdc:	7f 4f       	sbci	r23, 0xFF	; 255
 bde:	8f 4f       	sbci	r24, 0xFF	; 255
 be0:	9f 4f       	sbci	r25, 0xFF	; 255
 be2:	16 c0       	rjmp	.+44     	; 0xc10 <__floatsisf+0x6c>
 be4:	88 23       	and	r24, r24
 be6:	11 f0       	breq	.+4      	; 0xbec <__floatsisf+0x48>
 be8:	96 e9       	ldi	r25, 0x96	; 150
 bea:	11 c0       	rjmp	.+34     	; 0xc0e <__floatsisf+0x6a>
 bec:	77 23       	and	r23, r23
 bee:	21 f0       	breq	.+8      	; 0xbf8 <__floatsisf+0x54>
 bf0:	9e e8       	ldi	r25, 0x8E	; 142
 bf2:	87 2f       	mov	r24, r23
 bf4:	76 2f       	mov	r23, r22
 bf6:	05 c0       	rjmp	.+10     	; 0xc02 <__floatsisf+0x5e>
 bf8:	66 23       	and	r22, r22
 bfa:	71 f0       	breq	.+28     	; 0xc18 <__floatsisf+0x74>
 bfc:	96 e8       	ldi	r25, 0x86	; 134
 bfe:	86 2f       	mov	r24, r22
 c00:	70 e0       	ldi	r23, 0x00	; 0
 c02:	60 e0       	ldi	r22, 0x00	; 0
 c04:	2a f0       	brmi	.+10     	; 0xc10 <__floatsisf+0x6c>
 c06:	9a 95       	dec	r25
 c08:	66 0f       	add	r22, r22
 c0a:	77 1f       	adc	r23, r23
 c0c:	88 1f       	adc	r24, r24
 c0e:	da f7       	brpl	.-10     	; 0xc06 <__floatsisf+0x62>
 c10:	88 0f       	add	r24, r24
 c12:	96 95       	lsr	r25
 c14:	87 95       	ror	r24
 c16:	97 f9       	bld	r25, 7
 c18:	08 95       	ret

00000c1a <__fp_cmp>:
 c1a:	99 0f       	add	r25, r25
 c1c:	00 08       	sbc	r0, r0
 c1e:	55 0f       	add	r21, r21
 c20:	aa 0b       	sbc	r26, r26
 c22:	e0 e8       	ldi	r30, 0x80	; 128
 c24:	fe ef       	ldi	r31, 0xFE	; 254
 c26:	16 16       	cp	r1, r22
 c28:	17 06       	cpc	r1, r23
 c2a:	e8 07       	cpc	r30, r24
 c2c:	f9 07       	cpc	r31, r25
 c2e:	c0 f0       	brcs	.+48     	; 0xc60 <__fp_cmp+0x46>
 c30:	12 16       	cp	r1, r18
 c32:	13 06       	cpc	r1, r19
 c34:	e4 07       	cpc	r30, r20
 c36:	f5 07       	cpc	r31, r21
 c38:	98 f0       	brcs	.+38     	; 0xc60 <__fp_cmp+0x46>
 c3a:	62 1b       	sub	r22, r18
 c3c:	73 0b       	sbc	r23, r19
 c3e:	84 0b       	sbc	r24, r20
 c40:	95 0b       	sbc	r25, r21
 c42:	39 f4       	brne	.+14     	; 0xc52 <__fp_cmp+0x38>
 c44:	0a 26       	eor	r0, r26
 c46:	61 f0       	breq	.+24     	; 0xc60 <__fp_cmp+0x46>
 c48:	23 2b       	or	r18, r19
 c4a:	24 2b       	or	r18, r20
 c4c:	25 2b       	or	r18, r21
 c4e:	21 f4       	brne	.+8      	; 0xc58 <__fp_cmp+0x3e>
 c50:	08 95       	ret
 c52:	0a 26       	eor	r0, r26
 c54:	09 f4       	brne	.+2      	; 0xc58 <__fp_cmp+0x3e>
 c56:	a1 40       	sbci	r26, 0x01	; 1
 c58:	a6 95       	lsr	r26
 c5a:	8f ef       	ldi	r24, 0xFF	; 255
 c5c:	81 1d       	adc	r24, r1
 c5e:	81 1d       	adc	r24, r1
 c60:	08 95       	ret

00000c62 <__fp_inf>:
 c62:	97 f9       	bld	r25, 7
 c64:	9f 67       	ori	r25, 0x7F	; 127
 c66:	80 e8       	ldi	r24, 0x80	; 128
 c68:	70 e0       	ldi	r23, 0x00	; 0
 c6a:	60 e0       	ldi	r22, 0x00	; 0
 c6c:	08 95       	ret

00000c6e <__fp_mintl>:
 c6e:	88 23       	and	r24, r24
 c70:	71 f4       	brne	.+28     	; 0xc8e <__fp_mintl+0x20>
 c72:	77 23       	and	r23, r23
 c74:	21 f0       	breq	.+8      	; 0xc7e <__fp_mintl+0x10>
 c76:	98 50       	subi	r25, 0x08	; 8
 c78:	87 2b       	or	r24, r23
 c7a:	76 2f       	mov	r23, r22
 c7c:	07 c0       	rjmp	.+14     	; 0xc8c <__fp_mintl+0x1e>
 c7e:	66 23       	and	r22, r22
 c80:	11 f4       	brne	.+4      	; 0xc86 <__fp_mintl+0x18>
 c82:	99 27       	eor	r25, r25
 c84:	0d c0       	rjmp	.+26     	; 0xca0 <__fp_mintl+0x32>
 c86:	90 51       	subi	r25, 0x10	; 16
 c88:	86 2b       	or	r24, r22
 c8a:	70 e0       	ldi	r23, 0x00	; 0
 c8c:	60 e0       	ldi	r22, 0x00	; 0
 c8e:	2a f0       	brmi	.+10     	; 0xc9a <__fp_mintl+0x2c>
 c90:	9a 95       	dec	r25
 c92:	66 0f       	add	r22, r22
 c94:	77 1f       	adc	r23, r23
 c96:	88 1f       	adc	r24, r24
 c98:	da f7       	brpl	.-10     	; 0xc90 <__fp_mintl+0x22>
 c9a:	88 0f       	add	r24, r24
 c9c:	96 95       	lsr	r25
 c9e:	87 95       	ror	r24
 ca0:	97 f9       	bld	r25, 7
 ca2:	08 95       	ret

00000ca4 <__fp_mpack>:
 ca4:	9f 3f       	cpi	r25, 0xFF	; 255
 ca6:	31 f0       	breq	.+12     	; 0xcb4 <__fp_mpack_finite+0xc>

00000ca8 <__fp_mpack_finite>:
 ca8:	91 50       	subi	r25, 0x01	; 1
 caa:	20 f4       	brcc	.+8      	; 0xcb4 <__fp_mpack_finite+0xc>
 cac:	87 95       	ror	r24
 cae:	77 95       	ror	r23
 cb0:	67 95       	ror	r22
 cb2:	b7 95       	ror	r27
 cb4:	88 0f       	add	r24, r24
 cb6:	91 1d       	adc	r25, r1
 cb8:	96 95       	lsr	r25
 cba:	87 95       	ror	r24
 cbc:	97 f9       	bld	r25, 7
 cbe:	08 95       	ret

00000cc0 <__fp_nan>:
 cc0:	9f ef       	ldi	r25, 0xFF	; 255
 cc2:	80 ec       	ldi	r24, 0xC0	; 192
 cc4:	08 95       	ret

00000cc6 <__fp_pscA>:
 cc6:	00 24       	eor	r0, r0
 cc8:	0a 94       	dec	r0
 cca:	16 16       	cp	r1, r22
 ccc:	17 06       	cpc	r1, r23
 cce:	18 06       	cpc	r1, r24
 cd0:	09 06       	cpc	r0, r25
 cd2:	08 95       	ret

00000cd4 <__fp_pscB>:
 cd4:	00 24       	eor	r0, r0
 cd6:	0a 94       	dec	r0
 cd8:	12 16       	cp	r1, r18
 cda:	13 06       	cpc	r1, r19
 cdc:	14 06       	cpc	r1, r20
 cde:	05 06       	cpc	r0, r21
 ce0:	08 95       	ret

00000ce2 <__fp_round>:
 ce2:	09 2e       	mov	r0, r25
 ce4:	03 94       	inc	r0
 ce6:	00 0c       	add	r0, r0
 ce8:	11 f4       	brne	.+4      	; 0xcee <__fp_round+0xc>
 cea:	88 23       	and	r24, r24
 cec:	52 f0       	brmi	.+20     	; 0xd02 <__fp_round+0x20>
 cee:	bb 0f       	add	r27, r27
 cf0:	40 f4       	brcc	.+16     	; 0xd02 <__fp_round+0x20>
 cf2:	bf 2b       	or	r27, r31
 cf4:	11 f4       	brne	.+4      	; 0xcfa <__fp_round+0x18>
 cf6:	60 ff       	sbrs	r22, 0
 cf8:	04 c0       	rjmp	.+8      	; 0xd02 <__fp_round+0x20>
 cfa:	6f 5f       	subi	r22, 0xFF	; 255
 cfc:	7f 4f       	sbci	r23, 0xFF	; 255
 cfe:	8f 4f       	sbci	r24, 0xFF	; 255
 d00:	9f 4f       	sbci	r25, 0xFF	; 255
 d02:	08 95       	ret

00000d04 <__fp_split3>:
 d04:	57 fd       	sbrc	r21, 7
 d06:	90 58       	subi	r25, 0x80	; 128
 d08:	44 0f       	add	r20, r20
 d0a:	55 1f       	adc	r21, r21
 d0c:	59 f0       	breq	.+22     	; 0xd24 <__fp_splitA+0x10>
 d0e:	5f 3f       	cpi	r21, 0xFF	; 255
 d10:	71 f0       	breq	.+28     	; 0xd2e <__fp_splitA+0x1a>
 d12:	47 95       	ror	r20

00000d14 <__fp_splitA>:
 d14:	88 0f       	add	r24, r24
 d16:	97 fb       	bst	r25, 7
 d18:	99 1f       	adc	r25, r25
 d1a:	61 f0       	breq	.+24     	; 0xd34 <__fp_splitA+0x20>
 d1c:	9f 3f       	cpi	r25, 0xFF	; 255
 d1e:	79 f0       	breq	.+30     	; 0xd3e <__fp_splitA+0x2a>
 d20:	87 95       	ror	r24
 d22:	08 95       	ret
 d24:	12 16       	cp	r1, r18
 d26:	13 06       	cpc	r1, r19
 d28:	14 06       	cpc	r1, r20
 d2a:	55 1f       	adc	r21, r21
 d2c:	f2 cf       	rjmp	.-28     	; 0xd12 <__fp_split3+0xe>
 d2e:	46 95       	lsr	r20
 d30:	f1 df       	rcall	.-30     	; 0xd14 <__fp_splitA>
 d32:	08 c0       	rjmp	.+16     	; 0xd44 <__fp_splitA+0x30>
 d34:	16 16       	cp	r1, r22
 d36:	17 06       	cpc	r1, r23
 d38:	18 06       	cpc	r1, r24
 d3a:	99 1f       	adc	r25, r25
 d3c:	f1 cf       	rjmp	.-30     	; 0xd20 <__fp_splitA+0xc>
 d3e:	86 95       	lsr	r24
 d40:	71 05       	cpc	r23, r1
 d42:	61 05       	cpc	r22, r1
 d44:	08 94       	sec
 d46:	08 95       	ret

00000d48 <__fp_trunc>:
 d48:	0e 94 8a 06 	call	0xd14	; 0xd14 <__fp_splitA>
 d4c:	a0 f0       	brcs	.+40     	; 0xd76 <__fp_trunc+0x2e>
 d4e:	be e7       	ldi	r27, 0x7E	; 126
 d50:	b9 17       	cp	r27, r25
 d52:	88 f4       	brcc	.+34     	; 0xd76 <__fp_trunc+0x2e>
 d54:	bb 27       	eor	r27, r27
 d56:	9f 38       	cpi	r25, 0x8F	; 143
 d58:	60 f4       	brcc	.+24     	; 0xd72 <__fp_trunc+0x2a>
 d5a:	16 16       	cp	r1, r22
 d5c:	b1 1d       	adc	r27, r1
 d5e:	67 2f       	mov	r22, r23
 d60:	78 2f       	mov	r23, r24
 d62:	88 27       	eor	r24, r24
 d64:	98 5f       	subi	r25, 0xF8	; 248
 d66:	f7 cf       	rjmp	.-18     	; 0xd56 <__fp_trunc+0xe>
 d68:	86 95       	lsr	r24
 d6a:	77 95       	ror	r23
 d6c:	67 95       	ror	r22
 d6e:	b1 1d       	adc	r27, r1
 d70:	93 95       	inc	r25
 d72:	96 39       	cpi	r25, 0x96	; 150
 d74:	c8 f3       	brcs	.-14     	; 0xd68 <__fp_trunc+0x20>
 d76:	08 95       	ret

00000d78 <__fp_zero>:
 d78:	e8 94       	clt

00000d7a <__fp_szero>:
 d7a:	bb 27       	eor	r27, r27
 d7c:	66 27       	eor	r22, r22
 d7e:	77 27       	eor	r23, r23
 d80:	cb 01       	movw	r24, r22
 d82:	97 f9       	bld	r25, 7
 d84:	08 95       	ret

00000d86 <__gesf2>:
 d86:	0e 94 0d 06 	call	0xc1a	; 0xc1a <__fp_cmp>
 d8a:	08 f4       	brcc	.+2      	; 0xd8e <__gesf2+0x8>
 d8c:	8f ef       	ldi	r24, 0xFF	; 255
 d8e:	08 95       	ret

00000d90 <__mulsf3>:
 d90:	0e 94 db 06 	call	0xdb6	; 0xdb6 <__mulsf3x>
 d94:	0c 94 71 06 	jmp	0xce2	; 0xce2 <__fp_round>
 d98:	0e 94 63 06 	call	0xcc6	; 0xcc6 <__fp_pscA>
 d9c:	38 f0       	brcs	.+14     	; 0xdac <__mulsf3+0x1c>
 d9e:	0e 94 6a 06 	call	0xcd4	; 0xcd4 <__fp_pscB>
 da2:	20 f0       	brcs	.+8      	; 0xdac <__mulsf3+0x1c>
 da4:	95 23       	and	r25, r21
 da6:	11 f0       	breq	.+4      	; 0xdac <__mulsf3+0x1c>
 da8:	0c 94 31 06 	jmp	0xc62	; 0xc62 <__fp_inf>
 dac:	0c 94 60 06 	jmp	0xcc0	; 0xcc0 <__fp_nan>
 db0:	11 24       	eor	r1, r1
 db2:	0c 94 bd 06 	jmp	0xd7a	; 0xd7a <__fp_szero>

00000db6 <__mulsf3x>:
 db6:	0e 94 82 06 	call	0xd04	; 0xd04 <__fp_split3>
 dba:	70 f3       	brcs	.-36     	; 0xd98 <__mulsf3+0x8>

00000dbc <__mulsf3_pse>:
 dbc:	95 9f       	mul	r25, r21
 dbe:	c1 f3       	breq	.-16     	; 0xdb0 <__mulsf3+0x20>
 dc0:	95 0f       	add	r25, r21
 dc2:	50 e0       	ldi	r21, 0x00	; 0
 dc4:	55 1f       	adc	r21, r21
 dc6:	62 9f       	mul	r22, r18
 dc8:	f0 01       	movw	r30, r0
 dca:	72 9f       	mul	r23, r18
 dcc:	bb 27       	eor	r27, r27
 dce:	f0 0d       	add	r31, r0
 dd0:	b1 1d       	adc	r27, r1
 dd2:	63 9f       	mul	r22, r19
 dd4:	aa 27       	eor	r26, r26
 dd6:	f0 0d       	add	r31, r0
 dd8:	b1 1d       	adc	r27, r1
 dda:	aa 1f       	adc	r26, r26
 ddc:	64 9f       	mul	r22, r20
 dde:	66 27       	eor	r22, r22
 de0:	b0 0d       	add	r27, r0
 de2:	a1 1d       	adc	r26, r1
 de4:	66 1f       	adc	r22, r22
 de6:	82 9f       	mul	r24, r18
 de8:	22 27       	eor	r18, r18
 dea:	b0 0d       	add	r27, r0
 dec:	a1 1d       	adc	r26, r1
 dee:	62 1f       	adc	r22, r18
 df0:	73 9f       	mul	r23, r19
 df2:	b0 0d       	add	r27, r0
 df4:	a1 1d       	adc	r26, r1
 df6:	62 1f       	adc	r22, r18
 df8:	83 9f       	mul	r24, r19
 dfa:	a0 0d       	add	r26, r0
 dfc:	61 1d       	adc	r22, r1
 dfe:	22 1f       	adc	r18, r18
 e00:	74 9f       	mul	r23, r20
 e02:	33 27       	eor	r19, r19
 e04:	a0 0d       	add	r26, r0
 e06:	61 1d       	adc	r22, r1
 e08:	23 1f       	adc	r18, r19
 e0a:	84 9f       	mul	r24, r20
 e0c:	60 0d       	add	r22, r0
 e0e:	21 1d       	adc	r18, r1
 e10:	82 2f       	mov	r24, r18
 e12:	76 2f       	mov	r23, r22
 e14:	6a 2f       	mov	r22, r26
 e16:	11 24       	eor	r1, r1
 e18:	9f 57       	subi	r25, 0x7F	; 127
 e1a:	50 40       	sbci	r21, 0x00	; 0
 e1c:	9a f0       	brmi	.+38     	; 0xe44 <__mulsf3_pse+0x88>
 e1e:	f1 f0       	breq	.+60     	; 0xe5c <__mulsf3_pse+0xa0>
 e20:	88 23       	and	r24, r24
 e22:	4a f0       	brmi	.+18     	; 0xe36 <__mulsf3_pse+0x7a>
 e24:	ee 0f       	add	r30, r30
 e26:	ff 1f       	adc	r31, r31
 e28:	bb 1f       	adc	r27, r27
 e2a:	66 1f       	adc	r22, r22
 e2c:	77 1f       	adc	r23, r23
 e2e:	88 1f       	adc	r24, r24
 e30:	91 50       	subi	r25, 0x01	; 1
 e32:	50 40       	sbci	r21, 0x00	; 0
 e34:	a9 f7       	brne	.-22     	; 0xe20 <__mulsf3_pse+0x64>
 e36:	9e 3f       	cpi	r25, 0xFE	; 254
 e38:	51 05       	cpc	r21, r1
 e3a:	80 f0       	brcs	.+32     	; 0xe5c <__mulsf3_pse+0xa0>
 e3c:	0c 94 31 06 	jmp	0xc62	; 0xc62 <__fp_inf>
 e40:	0c 94 bd 06 	jmp	0xd7a	; 0xd7a <__fp_szero>
 e44:	5f 3f       	cpi	r21, 0xFF	; 255
 e46:	e4 f3       	brlt	.-8      	; 0xe40 <__mulsf3_pse+0x84>
 e48:	98 3e       	cpi	r25, 0xE8	; 232
 e4a:	d4 f3       	brlt	.-12     	; 0xe40 <__mulsf3_pse+0x84>
 e4c:	86 95       	lsr	r24
 e4e:	77 95       	ror	r23
 e50:	67 95       	ror	r22
 e52:	b7 95       	ror	r27
 e54:	f7 95       	ror	r31
 e56:	e7 95       	ror	r30
 e58:	9f 5f       	subi	r25, 0xFF	; 255
 e5a:	c1 f7       	brne	.-16     	; 0xe4c <__mulsf3_pse+0x90>
 e5c:	fe 2b       	or	r31, r30
 e5e:	88 0f       	add	r24, r24
 e60:	91 1d       	adc	r25, r1
 e62:	96 95       	lsr	r25
 e64:	87 95       	ror	r24
 e66:	97 f9       	bld	r25, 7
 e68:	08 95       	ret

00000e6a <_exit>:
 e6a:	f8 94       	cli

00000e6c <__stop_program>:
 e6c:	ff cf       	rjmp	.-2      	; 0xe6c <__stop_program>
