module tb_circle();

// Your testbench goes here. Our toplevel will give up after 1,000,000 ticks.
    logic clk, rst_n, start;
    logic [2:0] colour;
    logic [7:0] centre_x, radius;
    logic [6:0] centre_y;

    // outputs
    logic done, vga_plot;
    logic [7:0] vga_x;
    logic [6:0] vga_y;
    logic [2:0] vga_colour;


    //module instantiation
    circle dut (.*);
    
    // generate 50MHz clock 
    initial begin
        clk = 1'b0; #10;
        forever begin
        clk = 1'b1; #10;
        clk = 1'b0; #10;
        end
    end

    initial begin
        colour = 3'b010;
        centre_x = 80;
        centre_y = 60;
        radius = 40;
        rst_n = 0; #20; // reset everything
        rst_n = 1;
        start = 1;    
        repeat (19200) begin
            #20;
        end
        rst_n = 0; #20;
        rst_n = 1; #20;
        $stop;
    end
endmodule: tb_circle
