// Seed: 4120145678
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  tri id_5 = 1 & id_1;
  assign module_1.id_9 = 0;
endmodule
module module_1 (
    output tri1 id_0,
    input wor id_1,
    output tri id_2,
    input uwire id_3,
    output supply0 id_4,
    output wire id_5,
    input wor id_6,
    input uwire id_7
);
  assign id_0 = id_6;
  tri0 id_9;
  assign id_9 = -1 == 1'b0;
  module_0 modCall_1 (
      id_9,
      id_9,
      id_9,
      id_9
  );
endmodule
