verilog work "seqenter.v"
verilog work "register.v"
verilog work "divider_100kHz_to_1Hz.v"
verilog work "schematic.vf"
verilog work "testSchematic.v"
verilog work "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v"
