Loading plugins phase: Elapsed time ==> 0s.134ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\Dell\Documents\GitHub\PSoC_AntennaRotator\Workspace01\AntennaRotator.cydsn\AntennaRotator.cyprj -d CY8C5888LTI-LP097 -s C:\Users\Dell\Documents\GitHub\PSoC_AntennaRotator\Workspace01\AntennaRotator.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 1s.470ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.045ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  AntennaRotator.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Dell\Documents\GitHub\PSoC_AntennaRotator\Workspace01\AntennaRotator.cydsn\AntennaRotator.cyprj -dcpsoc3 AntennaRotator.v -verilog
======================================================================

======================================================================
Compiling:  AntennaRotator.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Dell\Documents\GitHub\PSoC_AntennaRotator\Workspace01\AntennaRotator.cydsn\AntennaRotator.cyprj -dcpsoc3 AntennaRotator.v -verilog
======================================================================

======================================================================
Compiling:  AntennaRotator.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Dell\Documents\GitHub\PSoC_AntennaRotator\Workspace01\AntennaRotator.cydsn\AntennaRotator.cyprj -dcpsoc3 -verilog AntennaRotator.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Sun Mar 24 23:55:38 2024


======================================================================
Compiling:  AntennaRotator.v
Program  :   vpp
Options  :    -yv2 -q10 AntennaRotator.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Sun Mar 24 23:55:38 2024

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\mux_v1_10\mux_v1_10.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\DigitalComp_v1_0\DigitalComp_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'AntennaRotator.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1113, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1389, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1424, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1547, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1603, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1604, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 947, col 46):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 977, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
AntennaRotator.v (line 2333, col 53):  Note: Substituting module 'cmp_vv_vv' for '/='.
AntennaRotator.v (line 2335, col 52):  Note: Substituting module 'cmp_vv_vv' for '<='.
AntennaRotator.v (line 2366, col 52):  Note: Substituting module 'cmp_vv_vv' for '<='.
AntennaRotator.v (line 2368, col 53):  Note: Substituting module 'cmp_vv_vv' for '/='.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  AntennaRotator.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Dell\Documents\GitHub\PSoC_AntennaRotator\Workspace01\AntennaRotator.cydsn\AntennaRotator.cyprj -dcpsoc3 -verilog AntennaRotator.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Sun Mar 24 23:55:38 2024

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Dell\Documents\GitHub\PSoC_AntennaRotator\Workspace01\AntennaRotator.cydsn\codegentemp\AntennaRotator.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\Dell\Documents\GitHub\PSoC_AntennaRotator\Workspace01\AntennaRotator.cydsn\codegentemp\AntennaRotator.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\mux_v1_10\mux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\DigitalComp_v1_0\DigitalComp_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  AntennaRotator.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Dell\Documents\GitHub\PSoC_AntennaRotator\Workspace01\AntennaRotator.cydsn\AntennaRotator.cyprj -dcpsoc3 -verilog AntennaRotator.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Sun Mar 24 23:55:38 2024

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Dell\Documents\GitHub\PSoC_AntennaRotator\Workspace01\AntennaRotator.cydsn\codegentemp\AntennaRotator.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\Dell\Documents\GitHub\PSoC_AntennaRotator\Workspace01\AntennaRotator.cydsn\codegentemp\AntennaRotator.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\mux_v1_10\mux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\DigitalComp_v1_0\DigitalComp_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\UART:BUART:reset_sr\
	Net_44
	Net_39
	\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_1\
	\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_0\
	\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_0\
	\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\
	Net_35
	\UART:BUART:sRX:MODULE_4:g2:a0:gta_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_1\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_1\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:lt_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:gt_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:lti_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:gti_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:xeq\
	\UART:BUART:sRX:MODULE_5:g1:a0:xlt\
	\UART:BUART:sRX:MODULE_5:g1:a0:xlte\
	\UART:BUART:sRX:MODULE_5:g1:a0:xgt\
	\UART:BUART:sRX:MODULE_5:g1:a0:xgte\
	\UART:BUART:sRX:MODULE_5:lt\
	\UART:BUART:sRX:MODULE_5:eq\
	\UART:BUART:sRX:MODULE_5:gt\
	\UART:BUART:sRX:MODULE_5:gte\
	\UART:BUART:sRX:MODULE_5:lte\
	\I2C_OLED:udb_clk\
	Net_47
	\I2C_OLED:Net_973\
	Net_49
	\I2C_OLED:Net_974\
	\I2C_OLED:timeout_clk\
	Net_50
	\I2C_OLED:Net_975\
	Net_53
	Net_55
	\Control_Reg_Actual_Quarter_X:control_bus_7\
	\Control_Reg_Actual_Quarter_X:control_bus_6\
	\Control_Reg_Actual_Quarter_X:control_bus_5\
	\Control_Reg_Actual_Quarter_X:control_bus_4\
	\Control_Reg_Actual_Quarter_X:control_bus_3\
	\Control_Reg_Actual_Quarter_X:control_bus_2\
	\Control_Reg_Desired_Quarter_X:control_bus_7\
	\Control_Reg_Desired_Quarter_X:control_bus_6\
	\Control_Reg_Desired_Quarter_X:control_bus_5\
	\Control_Reg_Desired_Quarter_X:control_bus_4\
	\Control_Reg_Desired_Quarter_X:control_bus_3\
	\Control_Reg_Desired_Quarter_X:control_bus_2\
	\PWM_1:PWMUDB:km_run\
	\PWM_1:PWMUDB:ctrl_cmpmode2_2\
	\PWM_1:PWMUDB:ctrl_cmpmode2_1\
	\PWM_1:PWMUDB:ctrl_cmpmode2_0\
	\PWM_1:PWMUDB:ctrl_cmpmode1_2\
	\PWM_1:PWMUDB:ctrl_cmpmode1_1\
	\PWM_1:PWMUDB:ctrl_cmpmode1_0\
	\PWM_1:PWMUDB:capt_rising\
	\PWM_1:PWMUDB:capt_falling\
	\PWM_1:PWMUDB:trig_rise\
	\PWM_1:PWMUDB:trig_fall\
	\PWM_1:PWMUDB:sc_kill\
	\PWM_1:PWMUDB:min_kill\
	\PWM_1:PWMUDB:km_tc\
	\PWM_1:PWMUDB:db_tc\
	\PWM_1:PWMUDB:dith_sel\
	\PWM_1:PWMUDB:compare2\
	\PWM_1:Net_101\
	Net_1559
	Net_1560
	\PWM_1:PWMUDB:MODULE_6:b_31\
	\PWM_1:PWMUDB:MODULE_6:b_30\
	\PWM_1:PWMUDB:MODULE_6:b_29\
	\PWM_1:PWMUDB:MODULE_6:b_28\
	\PWM_1:PWMUDB:MODULE_6:b_27\
	\PWM_1:PWMUDB:MODULE_6:b_26\
	\PWM_1:PWMUDB:MODULE_6:b_25\
	\PWM_1:PWMUDB:MODULE_6:b_24\
	\PWM_1:PWMUDB:MODULE_6:b_23\
	\PWM_1:PWMUDB:MODULE_6:b_22\
	\PWM_1:PWMUDB:MODULE_6:b_21\
	\PWM_1:PWMUDB:MODULE_6:b_20\
	\PWM_1:PWMUDB:MODULE_6:b_19\
	\PWM_1:PWMUDB:MODULE_6:b_18\
	\PWM_1:PWMUDB:MODULE_6:b_17\
	\PWM_1:PWMUDB:MODULE_6:b_16\
	\PWM_1:PWMUDB:MODULE_6:b_15\
	\PWM_1:PWMUDB:MODULE_6:b_14\
	\PWM_1:PWMUDB:MODULE_6:b_13\
	\PWM_1:PWMUDB:MODULE_6:b_12\
	\PWM_1:PWMUDB:MODULE_6:b_11\
	\PWM_1:PWMUDB:MODULE_6:b_10\
	\PWM_1:PWMUDB:MODULE_6:b_9\
	\PWM_1:PWMUDB:MODULE_6:b_8\
	\PWM_1:PWMUDB:MODULE_6:b_7\
	\PWM_1:PWMUDB:MODULE_6:b_6\
	\PWM_1:PWMUDB:MODULE_6:b_5\
	\PWM_1:PWMUDB:MODULE_6:b_4\
	\PWM_1:PWMUDB:MODULE_6:b_3\
	\PWM_1:PWMUDB:MODULE_6:b_2\
	\PWM_1:PWMUDB:MODULE_6:b_1\
	\PWM_1:PWMUDB:MODULE_6:b_0\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:a_31\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:a_30\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:a_29\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:a_28\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:a_27\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:a_26\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:a_25\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:a_24\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:b_31\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:b_30\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:b_29\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:b_28\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:b_27\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:b_26\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:b_25\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:b_24\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:b_23\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:b_22\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:b_21\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:b_20\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:b_19\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:b_18\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:b_17\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:b_16\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:b_15\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:b_14\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:b_13\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:b_12\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:b_11\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:b_10\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:b_9\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:b_8\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:b_7\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:b_6\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:b_5\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:b_4\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:b_3\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:b_2\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:b_1\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:b_0\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:s_31\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:s_30\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:s_29\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:s_28\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:s_27\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:s_26\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:s_25\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:s_24\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:s_23\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:s_22\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:s_21\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:s_20\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:s_19\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:s_18\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:s_17\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:s_16\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:s_15\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:s_14\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:s_13\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:s_12\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:s_11\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:s_10\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:s_9\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:s_8\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:s_7\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:s_6\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:s_5\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:s_4\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:s_3\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:s_2\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_1555
	Net_1561
	\PWM_1:Net_113\
	\PWM_1:Net_107\
	\PWM_1:Net_114\
	Net_721
	Net_722
	Net_723
	Net_725
	Net_726
	Net_727
	Net_728
	Net_1206
	\MODULE_7:g1:a0:gx:u0:albi_3\
	\MODULE_7:g1:a0:gx:u0:agbi_3\
	\MODULE_7:g1:a0:gx:u0:lt_6\
	\MODULE_7:g1:a0:gx:u0:gt_6\
	\MODULE_7:g1:a0:gx:u0:lti_2\
	\MODULE_7:g1:a0:gx:u0:gti_2\
	\MODULE_7:g1:a0:gx:u0:albi_2\
	\MODULE_7:g1:a0:gx:u0:agbi_2\
	\MODULE_7:g1:a0:gx:u0:albi_1\
	\MODULE_7:g1:a0:gx:u0:agbi_1\
	\MODULE_7:g1:a0:gx:u0:albi_0\
	\MODULE_7:g1:a0:gx:u0:agbi_0\
	\MODULE_7:g1:a0:xeq\
	\MODULE_7:g1:a0:xlt\
	\MODULE_7:g1:a0:xlte\
	\MODULE_7:g1:a0:xgt\
	\MODULE_7:g1:a0:xgte\
	\MODULE_7:lt\
	\MODULE_7:eq\
	\MODULE_7:gt\
	\MODULE_7:gte\
	\MODULE_7:lte\
	\MODULE_8:g1:a0:gx:u0:xnor_array_6\
	\MODULE_8:g1:a0:gx:u0:xnor_array_3\
	\MODULE_8:g1:a0:gx:u0:xnor_array_0\
	\MODULE_8:g1:a0:gx:u0:aeqb_0\
	\MODULE_8:g1:a0:gx:u0:eq_0\
	\MODULE_8:g1:a0:gx:u0:eq_1\
	\MODULE_8:g1:a0:gx:u0:eq_2\
	\MODULE_8:g1:a0:gx:u0:eq_3\
	\MODULE_8:g1:a0:gx:u0:eq_4\
	\MODULE_8:g1:a0:gx:u0:eq_5\
	\MODULE_8:g1:a0:gx:u0:eq_6\
	\MODULE_8:g1:a0:gx:u0:eq_7\
	\MODULE_8:g1:a0:gx:u0:eqi_0\
	\MODULE_8:g1:a0:gx:u0:aeqb_1\
	\MODULE_8:g1:a0:gx:u0:albi_0\
	\MODULE_8:g1:a0:xeq\
	\MODULE_8:g1:a0:xneq\
	\MODULE_8:g1:a0:xlt\
	\MODULE_8:g1:a0:xgt\
	\MODULE_8:g1:a0:xgte\
	\MODULE_8:lt\
	\MODULE_8:eq\
	\MODULE_8:gt\
	\MODULE_8:gte\
	\MODULE_8:neq\
	\MODULE_9:g1:a0:gx:u0:lt_0\
	\MODULE_9:g1:a0:gx:u0:lt_1\
	\MODULE_9:g1:a0:gx:u0:lti_0\
	\MODULE_9:g1:a0:gx:u0:albi_0\
	\MODULE_9:g1:a0:xeq\
	\MODULE_9:g1:a0:xlt\
	\MODULE_9:g1:a0:xgt\
	\MODULE_9:g1:a0:xgte\
	\MODULE_9:lt\
	\MODULE_9:eq\
	\MODULE_9:gt\
	\MODULE_9:gte\

    Synthesized names
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_8_31\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_8_30\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_8_29\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_8_28\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_8_27\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_8_26\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_8_25\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_8_24\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_8_23\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_8_22\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_8_21\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_8_20\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_8_19\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_8_18\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_8_17\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_8_16\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_8_15\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_8_14\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_8_13\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_8_12\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_8_11\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_8_10\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_8_9\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_8_8\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_8_7\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_8_6\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_8_5\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_8_4\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_8_3\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_8_2\

Deleted 250 User equations/components.
Deleted 30 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to tmpOE__SW_UP_Pin_net_0
Aliasing tmpOE__LED_Pin_net_0 to tmpOE__SW_UP_Pin_net_0
Aliasing tmpOE__SW_DOWN_Pin_net_0 to tmpOE__SW_UP_Pin_net_0
Aliasing tmpOE__SW_LEFT_Pin_net_0 to tmpOE__SW_UP_Pin_net_0
Aliasing tmpOE__SW_RIGHT_Pin_net_0 to tmpOE__SW_UP_Pin_net_0
Aliasing \UART:BUART:tx_hd_send_break\ to zero
Aliasing \UART:BUART:HalfDuplexSend\ to zero
Aliasing \UART:BUART:FinalParityType_1\ to zero
Aliasing \UART:BUART:FinalParityType_0\ to zero
Aliasing \UART:BUART:FinalAddrMode_2\ to zero
Aliasing \UART:BUART:FinalAddrMode_1\ to zero
Aliasing \UART:BUART:FinalAddrMode_0\ to zero
Aliasing \UART:BUART:tx_ctrl_mark\ to zero
Aliasing \UART:BUART:tx_status_6\ to zero
Aliasing \UART:BUART:tx_status_5\ to zero
Aliasing \UART:BUART:tx_status_4\ to zero
Aliasing \UART:BUART:rx_count7_bit8_wire\ to zero
Aliasing \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__SW_UP_Pin_net_0
Aliasing \UART:BUART:sRX:s23Poll:MODIN2_1\ to \UART:BUART:sRX:s23Poll:MODIN1_1\
Aliasing \UART:BUART:sRX:s23Poll:MODIN2_0\ to \UART:BUART:sRX:s23Poll:MODIN1_0\
Aliasing \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\ to zero
Aliasing \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\ to tmpOE__SW_UP_Pin_net_0
Aliasing \UART:BUART:sRX:s23Poll:MODIN3_1\ to \UART:BUART:sRX:s23Poll:MODIN1_1\
Aliasing \UART:BUART:sRX:s23Poll:MODIN3_0\ to \UART:BUART:sRX:s23Poll:MODIN1_0\
Aliasing \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ to tmpOE__SW_UP_Pin_net_0
Aliasing \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ to zero
Aliasing \UART:BUART:rx_status_1\ to zero
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newa_6\ to zero
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newa_5\ to zero
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newa_4\ to zero
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_6\ to zero
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_5\ to zero
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_4\ to zero
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_3\ to zero
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_2\ to tmpOE__SW_UP_Pin_net_0
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_1\ to tmpOE__SW_UP_Pin_net_0
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_0\ to zero
Aliasing \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\ to tmpOE__SW_UP_Pin_net_0
Aliasing tmpOE__RX_Pin_net_0 to tmpOE__SW_UP_Pin_net_0
Aliasing tmpOE__TX_Pin_net_0 to tmpOE__SW_UP_Pin_net_0
Aliasing tmpOE__SDA_1_net_0 to tmpOE__SW_UP_Pin_net_0
Aliasing tmpOE__SCL_1_net_0 to tmpOE__SW_UP_Pin_net_0
Aliasing \I2C_OLED:Net_969\ to tmpOE__SW_UP_Pin_net_0
Aliasing \I2C_OLED:Net_968\ to tmpOE__SW_UP_Pin_net_0
Aliasing tmpOE__Analog_Pin_2_net_0 to tmpOE__SW_UP_Pin_net_0
Aliasing tmpOE__Analog_Pin_X_net_0 to tmpOE__SW_UP_Pin_net_0
Aliasing \ADC_SAR_X:vp_ctl_0\ to zero
Aliasing \ADC_SAR_X:vp_ctl_2\ to zero
Aliasing \ADC_SAR_X:vn_ctl_1\ to zero
Aliasing \ADC_SAR_X:vn_ctl_3\ to zero
Aliasing \ADC_SAR_X:vp_ctl_1\ to zero
Aliasing \ADC_SAR_X:vp_ctl_3\ to zero
Aliasing \ADC_SAR_X:vn_ctl_0\ to zero
Aliasing \ADC_SAR_X:vn_ctl_2\ to zero
Aliasing \ADC_SAR_X:tmpOE__ExtVref_net_0\ to tmpOE__SW_UP_Pin_net_0
Aliasing \ADC_SAR_X:Net_383\ to zero
Aliasing \Control_Reg_Actual_Quarter_X:clk\ to zero
Aliasing \Control_Reg_Actual_Quarter_X:rst\ to zero
Aliasing \Control_Reg_Actual_Degree_X:clk\ to zero
Aliasing \Control_Reg_Actual_Degree_X:rst\ to zero
Aliasing tmpOE__X_Dir_Pin_net_0 to tmpOE__SW_UP_Pin_net_0
Aliasing tmpOE__X_Step_Pin_net_0 to tmpOE__SW_UP_Pin_net_0
Aliasing \Control_Reg_Desired_Quarter_X:clk\ to zero
Aliasing \Control_Reg_Desired_Quarter_X:rst\ to zero
Aliasing \Control_Reg_Desired_Degree_X:clk\ to zero
Aliasing \Control_Reg_Desired_Degree_X:rst\ to zero
Aliasing \PWM_1:PWMUDB:hwCapture\ to zero
Aliasing \PWM_1:PWMUDB:trig_out\ to tmpOE__SW_UP_Pin_net_0
Aliasing Net_1089 to zero
Aliasing \PWM_1:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM_1:PWMUDB:ltch_kill_reg\\R\ to \PWM_1:PWMUDB:runmode_enable\\R\
Aliasing \PWM_1:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM_1:PWMUDB:min_kill_reg\\R\ to \PWM_1:PWMUDB:runmode_enable\\R\
Aliasing \PWM_1:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM_1:PWMUDB:final_kill\ to tmpOE__SW_UP_Pin_net_0
Aliasing \PWM_1:PWMUDB:dith_count_1\\R\ to \PWM_1:PWMUDB:runmode_enable\\R\
Aliasing \PWM_1:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM_1:PWMUDB:dith_count_0\\R\ to \PWM_1:PWMUDB:runmode_enable\\R\
Aliasing \PWM_1:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM_1:PWMUDB:status_6\ to zero
Aliasing \PWM_1:PWMUDB:status_4\ to zero
Aliasing \PWM_1:PWMUDB:cmp2\ to zero
Aliasing \PWM_1:PWMUDB:cmp1_status_reg\\R\ to \PWM_1:PWMUDB:runmode_enable\\R\
Aliasing \PWM_1:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \PWM_1:PWMUDB:cmp2_status_reg\\R\ to \PWM_1:PWMUDB:runmode_enable\\R\
Aliasing \PWM_1:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \PWM_1:PWMUDB:final_kill_reg\\R\ to \PWM_1:PWMUDB:runmode_enable\\R\
Aliasing \PWM_1:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \PWM_1:PWMUDB:cs_addr_0\ to \PWM_1:PWMUDB:runmode_enable\\R\
Aliasing \PWM_1:PWMUDB:pwm1_i\ to zero
Aliasing \PWM_1:PWMUDB:pwm2_i\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_6:g2:a0:a_23\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_6:g2:a0:a_22\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_6:g2:a0:a_21\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_6:g2:a0:a_20\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_6:g2:a0:a_19\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_6:g2:a0:a_18\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_6:g2:a0:a_17\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_6:g2:a0:a_16\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_6:g2:a0:a_15\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_6:g2:a0:a_14\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_6:g2:a0:a_13\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_6:g2:a0:a_12\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_6:g2:a0:a_11\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_6:g2:a0:a_10\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_6:g2:a0:a_9\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_6:g2:a0:a_8\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_6:g2:a0:a_7\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_6:g2:a0:a_6\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_6:g2:a0:a_5\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_6:g2:a0:a_4\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_6:g2:a0:a_3\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_6:g2:a0:a_2\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__SW_UP_Pin_net_0
Aliasing \Motor_Enable:clk\ to zero
Aliasing \Motor_Enable:rst\ to zero
Aliasing Net_12 to zero
Aliasing \Display_Refresh_Timer:Net_260\ to zero
Aliasing \Display_Refresh_Timer:Net_102\ to tmpOE__SW_UP_Pin_net_0
Aliasing \MODULE_7:g1:a0:gx:u0:aeqb_0\ to tmpOE__SW_UP_Pin_net_0
Aliasing MODIN8_7 to MODIN6_7
Aliasing MODIN8_6 to MODIN6_6
Aliasing MODIN8_5 to MODIN6_5
Aliasing MODIN8_4 to MODIN6_4
Aliasing MODIN8_3 to MODIN6_3
Aliasing MODIN8_2 to MODIN6_2
Aliasing MODIN8_1 to MODIN6_1
Aliasing MODIN9_7 to MODIN7_7
Aliasing MODIN9_6 to MODIN7_6
Aliasing MODIN9_5 to MODIN7_5
Aliasing MODIN9_4 to MODIN7_4
Aliasing MODIN9_3 to MODIN7_3
Aliasing MODIN9_2 to MODIN7_2
Aliasing MODIN9_1 to MODIN7_1
Aliasing \MODULE_8:g1:a0:gx:u0:albi_3\ to zero
Aliasing \MODULE_8:g1:a0:gx:u0:agbi_3\ to zero
Aliasing \MODULE_9:g1:a0:gx:u0:aeqb_0\ to tmpOE__SW_UP_Pin_net_0
Aliasing \MODULE_9:g1:a0:gx:u0:albi_1\ to zero
Aliasing \MODULE_9:g1:a0:gx:u0:agbi_1\ to zero
Aliasing \UART:BUART:reset_reg\\D\ to zero
Aliasing \UART:BUART:rx_break_status\\D\ to zero
Aliasing \PWM_1:PWMUDB:min_kill_reg\\D\ to tmpOE__SW_UP_Pin_net_0
Aliasing \PWM_1:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM_1:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM_1:PWMUDB:ltch_kill_reg\\D\ to tmpOE__SW_UP_Pin_net_0
Aliasing \PWM_1:PWMUDB:prevCompare1\\D\ to \PWM_1:PWMUDB:pwm_temp\
Aliasing \PWM_1:PWMUDB:tc_i_reg\\D\ to \PWM_1:PWMUDB:status_2\
Removing Lhs of wire one[9] = tmpOE__SW_UP_Pin_net_0[3]
Removing Lhs of wire tmpOE__LED_Pin_net_0[12] = tmpOE__SW_UP_Pin_net_0[3]
Removing Lhs of wire tmpOE__SW_DOWN_Pin_net_0[25] = tmpOE__SW_UP_Pin_net_0[3]
Removing Lhs of wire tmpOE__SW_LEFT_Pin_net_0[35] = tmpOE__SW_UP_Pin_net_0[3]
Removing Lhs of wire tmpOE__SW_RIGHT_Pin_net_0[45] = tmpOE__SW_UP_Pin_net_0[3]
Removing Lhs of wire \UART:Net_61\[56] = \UART:Net_9\[55]
Removing Lhs of wire \UART:BUART:tx_hd_send_break\[60] = zero[4]
Removing Lhs of wire \UART:BUART:HalfDuplexSend\[61] = zero[4]
Removing Lhs of wire \UART:BUART:FinalParityType_1\[62] = zero[4]
Removing Lhs of wire \UART:BUART:FinalParityType_0\[63] = zero[4]
Removing Lhs of wire \UART:BUART:FinalAddrMode_2\[64] = zero[4]
Removing Lhs of wire \UART:BUART:FinalAddrMode_1\[65] = zero[4]
Removing Lhs of wire \UART:BUART:FinalAddrMode_0\[66] = zero[4]
Removing Lhs of wire \UART:BUART:tx_ctrl_mark\[67] = zero[4]
Removing Rhs of wire \UART:BUART:tx_bitclk_enable_pre\[79] = \UART:BUART:tx_bitclk_dp\[115]
Removing Lhs of wire \UART:BUART:tx_counter_tc\[125] = \UART:BUART:tx_counter_dp\[116]
Removing Lhs of wire \UART:BUART:tx_status_6\[126] = zero[4]
Removing Lhs of wire \UART:BUART:tx_status_5\[127] = zero[4]
Removing Lhs of wire \UART:BUART:tx_status_4\[128] = zero[4]
Removing Lhs of wire \UART:BUART:tx_status_1\[130] = \UART:BUART:tx_fifo_empty\[93]
Removing Lhs of wire \UART:BUART:tx_status_3\[132] = \UART:BUART:tx_fifo_notfull\[92]
Removing Lhs of wire \UART:BUART:rx_count7_bit8_wire\[192] = zero[4]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:add_vv_vv_MODGEN_1_1\[200] = \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\[211]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:add_vv_vv_MODGEN_1_0\[202] = \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\[212]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_2\[203] = \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\[228]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_3\[204] = \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\[242]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_1\[205] = \UART:BUART:sRX:s23Poll:MODIN1_1\[206]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN1_1\[206] = \UART:BUART:pollcount_1\[198]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_0\[207] = \UART:BUART:sRX:s23Poll:MODIN1_0\[208]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN1_0\[208] = \UART:BUART:pollcount_0\[201]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[214] = tmpOE__SW_UP_Pin_net_0[3]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[215] = tmpOE__SW_UP_Pin_net_0[3]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_1\[216] = \UART:BUART:pollcount_1\[198]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN2_1\[217] = \UART:BUART:pollcount_1\[198]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_0\[218] = \UART:BUART:pollcount_0\[201]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN2_0\[219] = \UART:BUART:pollcount_0\[201]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\[220] = zero[4]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\[221] = tmpOE__SW_UP_Pin_net_0[3]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_1\[222] = \UART:BUART:pollcount_1\[198]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_0\[223] = \UART:BUART:pollcount_0\[201]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_1\[224] = zero[4]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_0\[225] = tmpOE__SW_UP_Pin_net_0[3]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\[230] = \UART:BUART:pollcount_1\[198]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN3_1\[231] = \UART:BUART:pollcount_1\[198]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\[232] = \UART:BUART:pollcount_0\[201]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN3_0\[233] = \UART:BUART:pollcount_0\[201]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\[234] = tmpOE__SW_UP_Pin_net_0[3]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\[235] = zero[4]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\[236] = \UART:BUART:pollcount_1\[198]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\[237] = \UART:BUART:pollcount_0\[201]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\[238] = tmpOE__SW_UP_Pin_net_0[3]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\[239] = zero[4]
Removing Lhs of wire \UART:BUART:rx_status_1\[246] = zero[4]
Removing Rhs of wire \UART:BUART:rx_status_2\[247] = \UART:BUART:rx_parity_error_status\[248]
Removing Rhs of wire \UART:BUART:rx_status_3\[249] = \UART:BUART:rx_stop_bit_error\[250]
Removing Lhs of wire \UART:BUART:sRX:cmp_vv_vv_MODGEN_4\[260] = \UART:BUART:sRX:MODULE_4:g2:a0:lta_0\[309]
Removing Lhs of wire \UART:BUART:sRX:cmp_vv_vv_MODGEN_5\[264] = \UART:BUART:sRX:MODULE_5:g1:a0:xneq\[331]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_6\[265] = zero[4]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_5\[266] = zero[4]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_4\[267] = zero[4]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_3\[268] = \UART:BUART:sRX:MODIN4_6\[269]
Removing Lhs of wire \UART:BUART:sRX:MODIN4_6\[269] = \UART:BUART:rx_count_6\[187]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_2\[270] = \UART:BUART:sRX:MODIN4_5\[271]
Removing Lhs of wire \UART:BUART:sRX:MODIN4_5\[271] = \UART:BUART:rx_count_5\[188]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_1\[272] = \UART:BUART:sRX:MODIN4_4\[273]
Removing Lhs of wire \UART:BUART:sRX:MODIN4_4\[273] = \UART:BUART:rx_count_4\[189]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_0\[274] = \UART:BUART:sRX:MODIN4_3\[275]
Removing Lhs of wire \UART:BUART:sRX:MODIN4_3\[275] = \UART:BUART:rx_count_3\[190]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_6\[276] = zero[4]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_5\[277] = zero[4]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_4\[278] = zero[4]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_3\[279] = zero[4]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_2\[280] = tmpOE__SW_UP_Pin_net_0[3]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_1\[281] = tmpOE__SW_UP_Pin_net_0[3]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_0\[282] = zero[4]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_6\[283] = zero[4]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_5\[284] = zero[4]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_4\[285] = zero[4]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_3\[286] = \UART:BUART:rx_count_6\[187]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_2\[287] = \UART:BUART:rx_count_5\[188]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_1\[288] = \UART:BUART:rx_count_4\[189]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_0\[289] = \UART:BUART:rx_count_3\[190]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_6\[290] = zero[4]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_5\[291] = zero[4]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_4\[292] = zero[4]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_3\[293] = zero[4]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_2\[294] = tmpOE__SW_UP_Pin_net_0[3]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_1\[295] = tmpOE__SW_UP_Pin_net_0[3]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_0\[296] = zero[4]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:newa_0\[311] = \UART:BUART:rx_postpoll\[146]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:newb_0\[312] = \UART:BUART:rx_parity_bit\[263]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:dataa_0\[313] = \UART:BUART:rx_postpoll\[146]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:datab_0\[314] = \UART:BUART:rx_parity_bit\[263]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:a_0\[315] = \UART:BUART:rx_postpoll\[146]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:b_0\[316] = \UART:BUART:rx_parity_bit\[263]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\[318] = tmpOE__SW_UP_Pin_net_0[3]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:eq_0\[319] = \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[317]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:eqi_0\[320] = \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[317]
Removing Lhs of wire tmpOE__RX_Pin_net_0[342] = tmpOE__SW_UP_Pin_net_0[3]
Removing Lhs of wire tmpOE__TX_Pin_net_0[347] = tmpOE__SW_UP_Pin_net_0[3]
Removing Lhs of wire tmpOE__SDA_1_net_0[353] = tmpOE__SW_UP_Pin_net_0[3]
Removing Lhs of wire tmpOE__SCL_1_net_0[359] = tmpOE__SW_UP_Pin_net_0[3]
Removing Rhs of wire \I2C_OLED:sda_x_wire\[364] = \I2C_OLED:Net_643_1\[365]
Removing Rhs of wire \I2C_OLED:Net_697\[367] = \I2C_OLED:Net_643_2\[373]
Removing Rhs of wire \I2C_OLED:Net_1109_0\[370] = \I2C_OLED:scl_yfb\[383]
Removing Rhs of wire \I2C_OLED:Net_1109_1\[371] = \I2C_OLED:sda_yfb\[384]
Removing Lhs of wire \I2C_OLED:scl_x_wire\[374] = \I2C_OLED:Net_643_0\[372]
Removing Lhs of wire \I2C_OLED:Net_969\[375] = tmpOE__SW_UP_Pin_net_0[3]
Removing Lhs of wire \I2C_OLED:Net_968\[376] = tmpOE__SW_UP_Pin_net_0[3]
Removing Lhs of wire \I2C_OLED:tmpOE__Bufoe_scl_net_0\[386] = tmpOE__SW_UP_Pin_net_0[3]
Removing Lhs of wire \I2C_OLED:tmpOE__Bufoe_sda_net_0\[388] = tmpOE__SW_UP_Pin_net_0[3]
Removing Lhs of wire tmpOE__Analog_Pin_2_net_0[395] = tmpOE__SW_UP_Pin_net_0[3]
Removing Lhs of wire tmpOE__Analog_Pin_X_net_0[402] = tmpOE__SW_UP_Pin_net_0[3]
Removing Lhs of wire \ADC_SAR_X:vp_ctl_0\[413] = zero[4]
Removing Lhs of wire \ADC_SAR_X:vp_ctl_2\[414] = zero[4]
Removing Lhs of wire \ADC_SAR_X:vn_ctl_1\[415] = zero[4]
Removing Lhs of wire \ADC_SAR_X:vn_ctl_3\[416] = zero[4]
Removing Lhs of wire \ADC_SAR_X:vp_ctl_1\[417] = zero[4]
Removing Lhs of wire \ADC_SAR_X:vp_ctl_3\[418] = zero[4]
Removing Lhs of wire \ADC_SAR_X:vn_ctl_0\[419] = zero[4]
Removing Lhs of wire \ADC_SAR_X:vn_ctl_2\[420] = zero[4]
Removing Rhs of wire \ADC_SAR_X:Net_188\[424] = \ADC_SAR_X:Net_221\[425]
Removing Lhs of wire \ADC_SAR_X:tmpOE__ExtVref_net_0\[455] = tmpOE__SW_UP_Pin_net_0[3]
Removing Lhs of wire \ADC_SAR_X:Net_383\[461] = zero[4]
Removing Lhs of wire \Control_Reg_Actual_Quarter_X:clk\[462] = zero[4]
Removing Lhs of wire \Control_Reg_Actual_Quarter_X:rst\[463] = zero[4]
Removing Rhs of wire Net_718_1[476] = \Control_Reg_Actual_Quarter_X:control_out_1\[477]
Removing Rhs of wire Net_718_1[476] = \Control_Reg_Actual_Quarter_X:control_1\[487]
Removing Rhs of wire Net_718_0[478] = \Control_Reg_Actual_Quarter_X:control_out_0\[479]
Removing Rhs of wire Net_718_0[478] = \Control_Reg_Actual_Quarter_X:control_0\[488]
Removing Lhs of wire \Control_Reg_Actual_Degree_X:clk\[489] = zero[4]
Removing Lhs of wire \Control_Reg_Actual_Degree_X:rst\[490] = zero[4]
Removing Rhs of wire Net_715_7[491] = \Control_Reg_Actual_Degree_X:control_out_7\[492]
Removing Rhs of wire Net_715_7[491] = \Control_Reg_Actual_Degree_X:control_7\[508]
Removing Rhs of wire Net_715_6[493] = \Control_Reg_Actual_Degree_X:control_out_6\[494]
Removing Rhs of wire Net_715_6[493] = \Control_Reg_Actual_Degree_X:control_6\[509]
Removing Rhs of wire Net_715_5[495] = \Control_Reg_Actual_Degree_X:control_out_5\[496]
Removing Rhs of wire Net_715_5[495] = \Control_Reg_Actual_Degree_X:control_5\[510]
Removing Rhs of wire Net_715_4[497] = \Control_Reg_Actual_Degree_X:control_out_4\[498]
Removing Rhs of wire Net_715_4[497] = \Control_Reg_Actual_Degree_X:control_4\[511]
Removing Rhs of wire Net_715_3[499] = \Control_Reg_Actual_Degree_X:control_out_3\[500]
Removing Rhs of wire Net_715_3[499] = \Control_Reg_Actual_Degree_X:control_3\[512]
Removing Rhs of wire Net_715_2[501] = \Control_Reg_Actual_Degree_X:control_out_2\[502]
Removing Rhs of wire Net_715_2[501] = \Control_Reg_Actual_Degree_X:control_2\[513]
Removing Rhs of wire Net_715_1[503] = \Control_Reg_Actual_Degree_X:control_out_1\[504]
Removing Rhs of wire Net_715_1[503] = \Control_Reg_Actual_Degree_X:control_1\[514]
Removing Rhs of wire Net_715_0[505] = \Control_Reg_Actual_Degree_X:control_out_0\[506]
Removing Rhs of wire Net_715_0[505] = \Control_Reg_Actual_Degree_X:control_0\[515]
Removing Lhs of wire tmpOE__X_Dir_Pin_net_0[517] = tmpOE__SW_UP_Pin_net_0[3]
Removing Rhs of wire Net_491[518] = \mux_1:tmp__mux_1_reg\[584]
Removing Lhs of wire tmpOE__X_Step_Pin_net_0[524] = tmpOE__SW_UP_Pin_net_0[3]
Removing Lhs of wire \Control_Reg_Desired_Quarter_X:clk\[530] = zero[4]
Removing Lhs of wire \Control_Reg_Desired_Quarter_X:rst\[531] = zero[4]
Removing Rhs of wire Net_368_1[544] = \Control_Reg_Desired_Quarter_X:control_out_1\[545]
Removing Rhs of wire Net_368_1[544] = \Control_Reg_Desired_Quarter_X:control_1\[555]
Removing Rhs of wire Net_368_0[546] = \Control_Reg_Desired_Quarter_X:control_out_0\[547]
Removing Rhs of wire Net_368_0[546] = \Control_Reg_Desired_Quarter_X:control_0\[556]
Removing Lhs of wire \Control_Reg_Desired_Degree_X:clk\[557] = zero[4]
Removing Lhs of wire \Control_Reg_Desired_Degree_X:rst\[558] = zero[4]
Removing Rhs of wire Net_716_7[559] = \Control_Reg_Desired_Degree_X:control_out_7\[560]
Removing Rhs of wire Net_716_7[559] = \Control_Reg_Desired_Degree_X:control_7\[576]
Removing Rhs of wire Net_716_6[561] = \Control_Reg_Desired_Degree_X:control_out_6\[562]
Removing Rhs of wire Net_716_6[561] = \Control_Reg_Desired_Degree_X:control_6\[577]
Removing Rhs of wire Net_716_5[563] = \Control_Reg_Desired_Degree_X:control_out_5\[564]
Removing Rhs of wire Net_716_5[563] = \Control_Reg_Desired_Degree_X:control_5\[578]
Removing Rhs of wire Net_716_4[565] = \Control_Reg_Desired_Degree_X:control_out_4\[566]
Removing Rhs of wire Net_716_4[565] = \Control_Reg_Desired_Degree_X:control_4\[579]
Removing Rhs of wire Net_716_3[567] = \Control_Reg_Desired_Degree_X:control_out_3\[568]
Removing Rhs of wire Net_716_3[567] = \Control_Reg_Desired_Degree_X:control_3\[580]
Removing Rhs of wire Net_716_2[569] = \Control_Reg_Desired_Degree_X:control_out_2\[570]
Removing Rhs of wire Net_716_2[569] = \Control_Reg_Desired_Degree_X:control_2\[581]
Removing Rhs of wire Net_716_1[571] = \Control_Reg_Desired_Degree_X:control_out_1\[572]
Removing Rhs of wire Net_716_1[571] = \Control_Reg_Desired_Degree_X:control_1\[582]
Removing Rhs of wire Net_716_0[573] = \Control_Reg_Desired_Degree_X:control_out_0\[574]
Removing Rhs of wire Net_716_0[573] = \Control_Reg_Desired_Degree_X:control_0\[583]
Removing Rhs of wire Net_356[585] = cmp_vv_vv_MODGEN_10[928]
Removing Rhs of wire Net_356[585] = \MODULE_9:g1:a0:xneq\[1251]
Removing Rhs of wire Net_490[586] = cmp_vv_vv_MODGEN_7[591]
Removing Rhs of wire Net_490[586] = \MODULE_8:g1:a0:xlte\[1209]
Removing Rhs of wire Net_360[587] = cmp_vv_vv_MODGEN_9[927]
Removing Rhs of wire Net_360[587] = \MODULE_9:g1:a0:xlte\[1253]
Removing Rhs of wire Net_489[589] = cmp_vv_vv_MODGEN_6[590]
Removing Rhs of wire Net_489[589] = \MODULE_7:g1:a0:xneq\[1077]
Removing Lhs of wire \PWM_1:PWMUDB:ctrl_enable\[606] = \PWM_1:PWMUDB:control_7\[598]
Removing Lhs of wire \PWM_1:PWMUDB:hwCapture\[616] = zero[4]
Removing Lhs of wire \PWM_1:PWMUDB:hwEnable\[617] = \PWM_1:PWMUDB:control_7\[598]
Removing Lhs of wire \PWM_1:PWMUDB:trig_out\[621] = tmpOE__SW_UP_Pin_net_0[3]
Removing Lhs of wire \PWM_1:PWMUDB:runmode_enable\\R\[623] = zero[4]
Removing Lhs of wire Net_1089[624] = zero[4]
Removing Lhs of wire \PWM_1:PWMUDB:runmode_enable\\S\[625] = zero[4]
Removing Lhs of wire \PWM_1:PWMUDB:final_enable\[626] = \PWM_1:PWMUDB:runmode_enable\[622]
Removing Lhs of wire \PWM_1:PWMUDB:ltch_kill_reg\\R\[630] = zero[4]
Removing Lhs of wire \PWM_1:PWMUDB:ltch_kill_reg\\S\[631] = zero[4]
Removing Lhs of wire \PWM_1:PWMUDB:min_kill_reg\\R\[632] = zero[4]
Removing Lhs of wire \PWM_1:PWMUDB:min_kill_reg\\S\[633] = zero[4]
Removing Lhs of wire \PWM_1:PWMUDB:final_kill\[636] = tmpOE__SW_UP_Pin_net_0[3]
Removing Lhs of wire \PWM_1:PWMUDB:add_vi_vv_MODGEN_8_1\[640] = \PWM_1:PWMUDB:MODULE_6:g2:a0:s_1\[879]
Removing Lhs of wire \PWM_1:PWMUDB:add_vi_vv_MODGEN_8_0\[642] = \PWM_1:PWMUDB:MODULE_6:g2:a0:s_0\[880]
Removing Lhs of wire \PWM_1:PWMUDB:dith_count_1\\R\[643] = zero[4]
Removing Lhs of wire \PWM_1:PWMUDB:dith_count_1\\S\[644] = zero[4]
Removing Lhs of wire \PWM_1:PWMUDB:dith_count_0\\R\[645] = zero[4]
Removing Lhs of wire \PWM_1:PWMUDB:dith_count_0\\S\[646] = zero[4]
Removing Lhs of wire \PWM_1:PWMUDB:status_6\[649] = zero[4]
Removing Rhs of wire \PWM_1:PWMUDB:status_5\[650] = \PWM_1:PWMUDB:final_kill_reg\[664]
Removing Lhs of wire \PWM_1:PWMUDB:status_4\[651] = zero[4]
Removing Rhs of wire \PWM_1:PWMUDB:status_3\[652] = \PWM_1:PWMUDB:fifo_full\[671]
Removing Rhs of wire \PWM_1:PWMUDB:status_1\[654] = \PWM_1:PWMUDB:cmp2_status_reg\[663]
Removing Rhs of wire \PWM_1:PWMUDB:status_0\[655] = \PWM_1:PWMUDB:cmp1_status_reg\[662]
Removing Lhs of wire \PWM_1:PWMUDB:cmp2_status\[660] = zero[4]
Removing Lhs of wire \PWM_1:PWMUDB:cmp2\[661] = zero[4]
Removing Lhs of wire \PWM_1:PWMUDB:cmp1_status_reg\\R\[665] = zero[4]
Removing Lhs of wire \PWM_1:PWMUDB:cmp1_status_reg\\S\[666] = zero[4]
Removing Lhs of wire \PWM_1:PWMUDB:cmp2_status_reg\\R\[667] = zero[4]
Removing Lhs of wire \PWM_1:PWMUDB:cmp2_status_reg\\S\[668] = zero[4]
Removing Lhs of wire \PWM_1:PWMUDB:final_kill_reg\\R\[669] = zero[4]
Removing Lhs of wire \PWM_1:PWMUDB:final_kill_reg\\S\[670] = zero[4]
Removing Lhs of wire \PWM_1:PWMUDB:cs_addr_2\[672] = \PWM_1:PWMUDB:tc_i\[628]
Removing Lhs of wire \PWM_1:PWMUDB:cs_addr_1\[673] = \PWM_1:PWMUDB:runmode_enable\[622]
Removing Lhs of wire \PWM_1:PWMUDB:cs_addr_0\[674] = zero[4]
Removing Lhs of wire \PWM_1:PWMUDB:compare1\[707] = \PWM_1:PWMUDB:cmp1_less\[678]
Removing Lhs of wire \PWM_1:PWMUDB:pwm1_i\[712] = zero[4]
Removing Lhs of wire \PWM_1:PWMUDB:pwm2_i\[714] = zero[4]
Removing Rhs of wire \PWM_1:Net_96\[717] = \PWM_1:PWMUDB:pwm_i_reg\[709]
Removing Lhs of wire \PWM_1:PWMUDB:pwm_temp\[720] = \PWM_1:PWMUDB:cmp1\[658]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_6:g2:a0:a_23\[761] = zero[4]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_6:g2:a0:a_22\[762] = zero[4]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_6:g2:a0:a_21\[763] = zero[4]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_6:g2:a0:a_20\[764] = zero[4]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_6:g2:a0:a_19\[765] = zero[4]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_6:g2:a0:a_18\[766] = zero[4]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_6:g2:a0:a_17\[767] = zero[4]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_6:g2:a0:a_16\[768] = zero[4]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_6:g2:a0:a_15\[769] = zero[4]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_6:g2:a0:a_14\[770] = zero[4]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_6:g2:a0:a_13\[771] = zero[4]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_6:g2:a0:a_12\[772] = zero[4]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_6:g2:a0:a_11\[773] = zero[4]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_6:g2:a0:a_10\[774] = zero[4]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_6:g2:a0:a_9\[775] = zero[4]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_6:g2:a0:a_8\[776] = zero[4]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_6:g2:a0:a_7\[777] = zero[4]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_6:g2:a0:a_6\[778] = zero[4]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_6:g2:a0:a_5\[779] = zero[4]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_6:g2:a0:a_4\[780] = zero[4]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_6:g2:a0:a_3\[781] = zero[4]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_6:g2:a0:a_2\[782] = zero[4]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_6:g2:a0:a_1\[783] = \PWM_1:PWMUDB:MODIN5_1\[784]
Removing Lhs of wire \PWM_1:PWMUDB:MODIN5_1\[784] = \PWM_1:PWMUDB:dith_count_1\[639]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_6:g2:a0:a_0\[785] = \PWM_1:PWMUDB:MODIN5_0\[786]
Removing Lhs of wire \PWM_1:PWMUDB:MODIN5_0\[786] = \PWM_1:PWMUDB:dith_count_0\[641]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_0\[918] = tmpOE__SW_UP_Pin_net_0[3]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\[919] = tmpOE__SW_UP_Pin_net_0[3]
Removing Rhs of wire Net_467[920] = \PWM_1:Net_96\[717]
Removing Lhs of wire \Motor_Enable:clk\[931] = zero[4]
Removing Lhs of wire \Motor_Enable:rst\[932] = zero[4]
Removing Rhs of wire Net_732[933] = \Motor_Enable:control_out_0\[934]
Removing Rhs of wire Net_732[933] = \Motor_Enable:control_0\[957]
Removing Lhs of wire Net_12[960] = zero[4]
Removing Lhs of wire \Display_Refresh_Timer:Net_260\[962] = zero[4]
Removing Lhs of wire \Display_Refresh_Timer:Net_266\[963] = tmpOE__SW_UP_Pin_net_0[3]
Removing Rhs of wire Net_1207[968] = \Display_Refresh_Timer:Net_51\[964]
Removing Lhs of wire \Display_Refresh_Timer:Net_102\[969] = tmpOE__SW_UP_Pin_net_0[3]
Removing Lhs of wire \MODULE_7:g1:a0:newa_6\[971] = MODIN6_7[972]
Removing Lhs of wire MODIN6_7[972] = Net_716_7[559]
Removing Lhs of wire \MODULE_7:g1:a0:newa_5\[973] = MODIN6_6[974]
Removing Lhs of wire MODIN6_6[974] = Net_716_6[561]
Removing Lhs of wire \MODULE_7:g1:a0:newa_4\[975] = MODIN6_5[976]
Removing Lhs of wire MODIN6_5[976] = Net_716_5[563]
Removing Lhs of wire \MODULE_7:g1:a0:newa_3\[977] = MODIN6_4[978]
Removing Lhs of wire MODIN6_4[978] = Net_716_4[565]
Removing Lhs of wire \MODULE_7:g1:a0:newa_2\[979] = MODIN6_3[980]
Removing Lhs of wire MODIN6_3[980] = Net_716_3[567]
Removing Lhs of wire \MODULE_7:g1:a0:newa_1\[981] = MODIN6_2[982]
Removing Lhs of wire MODIN6_2[982] = Net_716_2[569]
Removing Lhs of wire \MODULE_7:g1:a0:newa_0\[983] = MODIN6_1[984]
Removing Lhs of wire MODIN6_1[984] = Net_716_1[571]
Removing Lhs of wire \MODULE_7:g1:a0:newb_6\[985] = MODIN7_7[986]
Removing Lhs of wire MODIN7_7[986] = Net_715_7[491]
Removing Lhs of wire \MODULE_7:g1:a0:newb_5\[987] = MODIN7_6[988]
Removing Lhs of wire MODIN7_6[988] = Net_715_6[493]
Removing Lhs of wire \MODULE_7:g1:a0:newb_4\[989] = MODIN7_5[990]
Removing Lhs of wire MODIN7_5[990] = Net_715_5[495]
Removing Lhs of wire \MODULE_7:g1:a0:newb_3\[991] = MODIN7_4[992]
Removing Lhs of wire MODIN7_4[992] = Net_715_4[497]
Removing Lhs of wire \MODULE_7:g1:a0:newb_2\[993] = MODIN7_3[994]
Removing Lhs of wire MODIN7_3[994] = Net_715_3[499]
Removing Lhs of wire \MODULE_7:g1:a0:newb_1\[995] = MODIN7_2[996]
Removing Lhs of wire MODIN7_2[996] = Net_715_2[501]
Removing Lhs of wire \MODULE_7:g1:a0:newb_0\[997] = MODIN7_1[998]
Removing Lhs of wire MODIN7_1[998] = Net_715_1[503]
Removing Lhs of wire \MODULE_7:g1:a0:dataa_6\[999] = Net_716_7[559]
Removing Lhs of wire \MODULE_7:g1:a0:dataa_5\[1000] = Net_716_6[561]
Removing Lhs of wire \MODULE_7:g1:a0:dataa_4\[1001] = Net_716_5[563]
Removing Lhs of wire \MODULE_7:g1:a0:dataa_3\[1002] = Net_716_4[565]
Removing Lhs of wire \MODULE_7:g1:a0:dataa_2\[1003] = Net_716_3[567]
Removing Lhs of wire \MODULE_7:g1:a0:dataa_1\[1004] = Net_716_2[569]
Removing Lhs of wire \MODULE_7:g1:a0:dataa_0\[1005] = Net_716_1[571]
Removing Lhs of wire \MODULE_7:g1:a0:datab_6\[1006] = Net_715_7[491]
Removing Lhs of wire \MODULE_7:g1:a0:datab_5\[1007] = Net_715_6[493]
Removing Lhs of wire \MODULE_7:g1:a0:datab_4\[1008] = Net_715_5[495]
Removing Lhs of wire \MODULE_7:g1:a0:datab_3\[1009] = Net_715_4[497]
Removing Lhs of wire \MODULE_7:g1:a0:datab_2\[1010] = Net_715_3[499]
Removing Lhs of wire \MODULE_7:g1:a0:datab_1\[1011] = Net_715_2[501]
Removing Lhs of wire \MODULE_7:g1:a0:datab_0\[1012] = Net_715_1[503]
Removing Lhs of wire \MODULE_7:g1:a0:gx:u0:a_6\[1013] = Net_716_7[559]
Removing Lhs of wire \MODULE_7:g1:a0:gx:u0:a_5\[1014] = Net_716_6[561]
Removing Lhs of wire \MODULE_7:g1:a0:gx:u0:a_4\[1015] = Net_716_5[563]
Removing Lhs of wire \MODULE_7:g1:a0:gx:u0:a_3\[1016] = Net_716_4[565]
Removing Lhs of wire \MODULE_7:g1:a0:gx:u0:a_2\[1017] = Net_716_3[567]
Removing Lhs of wire \MODULE_7:g1:a0:gx:u0:a_1\[1018] = Net_716_2[569]
Removing Lhs of wire \MODULE_7:g1:a0:gx:u0:a_0\[1019] = Net_716_1[571]
Removing Lhs of wire \MODULE_7:g1:a0:gx:u0:b_6\[1020] = Net_715_7[491]
Removing Lhs of wire \MODULE_7:g1:a0:gx:u0:b_5\[1021] = Net_715_6[493]
Removing Lhs of wire \MODULE_7:g1:a0:gx:u0:b_4\[1022] = Net_715_5[495]
Removing Lhs of wire \MODULE_7:g1:a0:gx:u0:b_3\[1023] = Net_715_4[497]
Removing Lhs of wire \MODULE_7:g1:a0:gx:u0:b_2\[1024] = Net_715_3[499]
Removing Lhs of wire \MODULE_7:g1:a0:gx:u0:b_1\[1025] = Net_715_2[501]
Removing Lhs of wire \MODULE_7:g1:a0:gx:u0:b_0\[1026] = Net_715_1[503]
Removing Lhs of wire \MODULE_7:g1:a0:gx:u0:aeqb_0\[1034] = tmpOE__SW_UP_Pin_net_0[3]
Removing Lhs of wire \MODULE_7:g1:a0:gx:u0:eq_0\[1035] = \MODULE_7:g1:a0:gx:u0:xnor_array_0\[1033]
Removing Lhs of wire \MODULE_7:g1:a0:gx:u0:eqi_0\[1042] = \MODULE_7:g1:a0:gx:u0:eq_6\[1041]
Removing Lhs of wire \MODULE_8:g1:a0:newa_7\[1087] = Net_716_7[559]
Removing Lhs of wire MODIN8_7[1088] = Net_716_7[559]
Removing Lhs of wire \MODULE_8:g1:a0:newa_6\[1089] = Net_716_6[561]
Removing Lhs of wire MODIN8_6[1090] = Net_716_6[561]
Removing Lhs of wire \MODULE_8:g1:a0:newa_5\[1091] = Net_716_5[563]
Removing Lhs of wire MODIN8_5[1092] = Net_716_5[563]
Removing Lhs of wire \MODULE_8:g1:a0:newa_4\[1093] = Net_716_4[565]
Removing Lhs of wire MODIN8_4[1094] = Net_716_4[565]
Removing Lhs of wire \MODULE_8:g1:a0:newa_3\[1095] = Net_716_3[567]
Removing Lhs of wire MODIN8_3[1096] = Net_716_3[567]
Removing Lhs of wire \MODULE_8:g1:a0:newa_2\[1097] = Net_716_2[569]
Removing Lhs of wire MODIN8_2[1098] = Net_716_2[569]
Removing Lhs of wire \MODULE_8:g1:a0:newa_1\[1099] = Net_716_1[571]
Removing Lhs of wire MODIN8_1[1100] = Net_716_1[571]
Removing Lhs of wire \MODULE_8:g1:a0:newa_0\[1101] = MODIN8_0[1102]
Removing Lhs of wire MODIN8_0[1102] = Net_716_0[573]
Removing Lhs of wire \MODULE_8:g1:a0:newb_7\[1103] = Net_715_7[491]
Removing Lhs of wire MODIN9_7[1104] = Net_715_7[491]
Removing Lhs of wire \MODULE_8:g1:a0:newb_6\[1105] = Net_715_6[493]
Removing Lhs of wire MODIN9_6[1106] = Net_715_6[493]
Removing Lhs of wire \MODULE_8:g1:a0:newb_5\[1107] = Net_715_5[495]
Removing Lhs of wire MODIN9_5[1108] = Net_715_5[495]
Removing Lhs of wire \MODULE_8:g1:a0:newb_4\[1109] = Net_715_4[497]
Removing Lhs of wire MODIN9_4[1110] = Net_715_4[497]
Removing Lhs of wire \MODULE_8:g1:a0:newb_3\[1111] = Net_715_3[499]
Removing Lhs of wire MODIN9_3[1112] = Net_715_3[499]
Removing Lhs of wire \MODULE_8:g1:a0:newb_2\[1113] = Net_715_2[501]
Removing Lhs of wire MODIN9_2[1114] = Net_715_2[501]
Removing Lhs of wire \MODULE_8:g1:a0:newb_1\[1115] = Net_715_1[503]
Removing Lhs of wire MODIN9_1[1116] = Net_715_1[503]
Removing Lhs of wire \MODULE_8:g1:a0:newb_0\[1117] = MODIN9_0[1118]
Removing Lhs of wire MODIN9_0[1118] = Net_715_0[505]
Removing Lhs of wire \MODULE_8:g1:a0:dataa_7\[1119] = Net_716_7[559]
Removing Lhs of wire \MODULE_8:g1:a0:dataa_6\[1120] = Net_716_6[561]
Removing Lhs of wire \MODULE_8:g1:a0:dataa_5\[1121] = Net_716_5[563]
Removing Lhs of wire \MODULE_8:g1:a0:dataa_4\[1122] = Net_716_4[565]
Removing Lhs of wire \MODULE_8:g1:a0:dataa_3\[1123] = Net_716_3[567]
Removing Lhs of wire \MODULE_8:g1:a0:dataa_2\[1124] = Net_716_2[569]
Removing Lhs of wire \MODULE_8:g1:a0:dataa_1\[1125] = Net_716_1[571]
Removing Lhs of wire \MODULE_8:g1:a0:dataa_0\[1126] = Net_716_0[573]
Removing Lhs of wire \MODULE_8:g1:a0:datab_7\[1127] = Net_715_7[491]
Removing Lhs of wire \MODULE_8:g1:a0:datab_6\[1128] = Net_715_6[493]
Removing Lhs of wire \MODULE_8:g1:a0:datab_5\[1129] = Net_715_5[495]
Removing Lhs of wire \MODULE_8:g1:a0:datab_4\[1130] = Net_715_4[497]
Removing Lhs of wire \MODULE_8:g1:a0:datab_3\[1131] = Net_715_3[499]
Removing Lhs of wire \MODULE_8:g1:a0:datab_2\[1132] = Net_715_2[501]
Removing Lhs of wire \MODULE_8:g1:a0:datab_1\[1133] = Net_715_1[503]
Removing Lhs of wire \MODULE_8:g1:a0:datab_0\[1134] = Net_715_0[505]
Removing Lhs of wire \MODULE_8:g1:a0:gx:u0:a_7\[1135] = Net_716_7[559]
Removing Lhs of wire \MODULE_8:g1:a0:gx:u0:a_6\[1136] = Net_716_6[561]
Removing Lhs of wire \MODULE_8:g1:a0:gx:u0:a_5\[1137] = Net_716_5[563]
Removing Lhs of wire \MODULE_8:g1:a0:gx:u0:a_4\[1138] = Net_716_4[565]
Removing Lhs of wire \MODULE_8:g1:a0:gx:u0:a_3\[1139] = Net_716_3[567]
Removing Lhs of wire \MODULE_8:g1:a0:gx:u0:a_2\[1140] = Net_716_2[569]
Removing Lhs of wire \MODULE_8:g1:a0:gx:u0:a_1\[1141] = Net_716_1[571]
Removing Lhs of wire \MODULE_8:g1:a0:gx:u0:a_0\[1142] = Net_716_0[573]
Removing Lhs of wire \MODULE_8:g1:a0:gx:u0:b_7\[1143] = Net_715_7[491]
Removing Lhs of wire \MODULE_8:g1:a0:gx:u0:b_6\[1144] = Net_715_6[493]
Removing Lhs of wire \MODULE_8:g1:a0:gx:u0:b_5\[1145] = Net_715_5[495]
Removing Lhs of wire \MODULE_8:g1:a0:gx:u0:b_4\[1146] = Net_715_4[497]
Removing Lhs of wire \MODULE_8:g1:a0:gx:u0:b_3\[1147] = Net_715_3[499]
Removing Lhs of wire \MODULE_8:g1:a0:gx:u0:b_2\[1148] = Net_715_2[501]
Removing Lhs of wire \MODULE_8:g1:a0:gx:u0:b_1\[1149] = Net_715_1[503]
Removing Lhs of wire \MODULE_8:g1:a0:gx:u0:b_0\[1150] = Net_715_0[505]
Removing Lhs of wire \MODULE_8:g1:a0:gx:u0:albi_3\[1170] = zero[4]
Removing Lhs of wire \MODULE_8:g1:a0:gx:u0:agbi_3\[1171] = zero[4]
Removing Lhs of wire \MODULE_9:g1:a0:newa_1\[1217] = MODIN10_1[1218]
Removing Lhs of wire MODIN10_1[1218] = Net_368_1[544]
Removing Lhs of wire \MODULE_9:g1:a0:newa_0\[1219] = MODIN10_0[1220]
Removing Lhs of wire MODIN10_0[1220] = Net_368_0[546]
Removing Lhs of wire \MODULE_9:g1:a0:newb_1\[1221] = MODIN11_1[1222]
Removing Lhs of wire MODIN11_1[1222] = Net_718_1[476]
Removing Lhs of wire \MODULE_9:g1:a0:newb_0\[1223] = MODIN11_0[1224]
Removing Lhs of wire MODIN11_0[1224] = Net_718_0[478]
Removing Lhs of wire \MODULE_9:g1:a0:dataa_1\[1225] = Net_368_1[544]
Removing Lhs of wire \MODULE_9:g1:a0:dataa_0\[1226] = Net_368_0[546]
Removing Lhs of wire \MODULE_9:g1:a0:datab_1\[1227] = Net_718_1[476]
Removing Lhs of wire \MODULE_9:g1:a0:datab_0\[1228] = Net_718_0[478]
Removing Lhs of wire \MODULE_9:g1:a0:gx:u0:a_1\[1229] = Net_368_1[544]
Removing Lhs of wire \MODULE_9:g1:a0:gx:u0:a_0\[1230] = Net_368_0[546]
Removing Lhs of wire \MODULE_9:g1:a0:gx:u0:b_1\[1231] = Net_718_1[476]
Removing Lhs of wire \MODULE_9:g1:a0:gx:u0:b_0\[1232] = Net_718_0[478]
Removing Lhs of wire \MODULE_9:g1:a0:gx:u0:aeqb_0\[1235] = tmpOE__SW_UP_Pin_net_0[3]
Removing Lhs of wire \MODULE_9:g1:a0:gx:u0:eq_0\[1236] = \MODULE_9:g1:a0:gx:u0:xnor_array_0\[1234]
Removing Lhs of wire \MODULE_9:g1:a0:gx:u0:eqi_0\[1238] = \MODULE_9:g1:a0:gx:u0:eq_1\[1237]
Removing Lhs of wire \MODULE_9:g1:a0:gx:u0:albi_1\[1240] = zero[4]
Removing Lhs of wire \MODULE_9:g1:a0:gx:u0:agbi_1\[1241] = zero[4]
Removing Lhs of wire \MODULE_9:g1:a0:gx:u0:gti_0\[1247] = \MODULE_9:g1:a0:gx:u0:gt_1\[1245]
Removing Lhs of wire \UART:BUART:reset_reg\\D\[1260] = zero[4]
Removing Lhs of wire \UART:BUART:rx_bitclk\\D\[1275] = \UART:BUART:rx_bitclk_pre\[181]
Removing Lhs of wire \UART:BUART:rx_parity_error_pre\\D\[1284] = \UART:BUART:rx_parity_error_pre\[258]
Removing Lhs of wire \UART:BUART:rx_break_status\\D\[1285] = zero[4]
Removing Lhs of wire \PWM_1:PWMUDB:min_kill_reg\\D\[1289] = tmpOE__SW_UP_Pin_net_0[3]
Removing Lhs of wire \PWM_1:PWMUDB:prevCapture\\D\[1290] = zero[4]
Removing Lhs of wire \PWM_1:PWMUDB:trig_last\\D\[1291] = zero[4]
Removing Lhs of wire \PWM_1:PWMUDB:ltch_kill_reg\\D\[1294] = tmpOE__SW_UP_Pin_net_0[3]
Removing Lhs of wire \PWM_1:PWMUDB:prevCompare1\\D\[1297] = \PWM_1:PWMUDB:cmp1\[658]
Removing Lhs of wire \PWM_1:PWMUDB:cmp1_status_reg\\D\[1298] = \PWM_1:PWMUDB:cmp1_status\[659]
Removing Lhs of wire \PWM_1:PWMUDB:cmp2_status_reg\\D\[1299] = zero[4]
Removing Lhs of wire \PWM_1:PWMUDB:pwm_i_reg\\D\[1301] = \PWM_1:PWMUDB:pwm_i\[710]
Removing Lhs of wire \PWM_1:PWMUDB:pwm1_i_reg\\D\[1302] = zero[4]
Removing Lhs of wire \PWM_1:PWMUDB:pwm2_i_reg\\D\[1303] = zero[4]
Removing Lhs of wire \PWM_1:PWMUDB:tc_i_reg\\D\[1304] = \PWM_1:PWMUDB:status_2\[653]

------------------------------------------------------
Aliased 0 equations, 424 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'tmpOE__SW_UP_Pin_net_0' (cost = 0):
tmpOE__SW_UP_Pin_net_0 <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:rx_addressmatch\' (cost = 0):
\UART:BUART:rx_addressmatch\ <= (\UART:BUART:rx_addressmatch2\
	OR \UART:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART:BUART:rx_bitclk_pre\' (cost = 1):
\UART:BUART:rx_bitclk_pre\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART:BUART:rx_bitclk_pre16x\ <= ((not \UART:BUART:rx_count_2\ and \UART:BUART:rx_count_1\ and \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:rx_poll_bit1\' (cost = 1):
\UART:BUART:rx_poll_bit1\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:rx_poll_bit2\' (cost = 1):
\UART:BUART:rx_poll_bit2\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:pollingrange\' (cost = 4):
\UART:BUART:pollingrange\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\UART:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\ <= (not \UART:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\ <= (\UART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ <= (not \UART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_6\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:gta_6\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_5\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:gta_5\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_4\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:gta_4\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_3\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:gta_3\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:gta_3\ <= (\UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_2\' (cost = 1):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_2\ <= ((not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:gta_2\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:gta_2\ <= (\UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_1\' (cost = 2):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_1\ <= ((not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_4\)
	OR (not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:gta_1\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:gta_1\ <= (\UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_0\' (cost = 8):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_0\ <= ((not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_4\)
	OR (not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\));

Note:  Expanding virtual equation for 'Net_734' (cost = 1):
Net_734 <= ((Net_467 and Net_732));

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:cmp1\' (cost = 0):
\PWM_1:PWMUDB:cmp1\ <= (\PWM_1:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_1:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_6:g2:a0:s_0\' (cost = 0):
\PWM_1:PWMUDB:MODULE_6:g2:a0:s_0\ <= (not \PWM_1:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_1:PWMUDB:dith_count_1\ and \PWM_1:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\MODULE_7:g1:a0:gx:u0:xnor_array_6\' (cost = 2):
\MODULE_7:g1:a0:gx:u0:xnor_array_6\ <= ((not Net_715_7 and not Net_716_7)
	OR (Net_715_7 and Net_716_7));

Note:  Expanding virtual equation for '\MODULE_7:g1:a0:gx:u0:xnor_array_5\' (cost = 6):
\MODULE_7:g1:a0:gx:u0:xnor_array_5\ <= ((not Net_715_6 and not Net_716_6)
	OR (Net_715_6 and Net_716_6));

Note:  Expanding virtual equation for '\MODULE_7:g1:a0:gx:u0:xnor_array_4\' (cost = 6):
\MODULE_7:g1:a0:gx:u0:xnor_array_4\ <= ((not Net_715_5 and not Net_716_5)
	OR (Net_715_5 and Net_716_5));

Note:  Expanding virtual equation for '\MODULE_7:g1:a0:gx:u0:xnor_array_3\' (cost = 2):
\MODULE_7:g1:a0:gx:u0:xnor_array_3\ <= ((not Net_715_4 and not Net_716_4)
	OR (Net_715_4 and Net_716_4));

Note:  Expanding virtual equation for '\MODULE_7:g1:a0:gx:u0:xnor_array_2\' (cost = 6):
\MODULE_7:g1:a0:gx:u0:xnor_array_2\ <= ((not Net_715_3 and not Net_716_3)
	OR (Net_715_3 and Net_716_3));

Note:  Expanding virtual equation for '\MODULE_7:g1:a0:gx:u0:xnor_array_1\' (cost = 6):
\MODULE_7:g1:a0:gx:u0:xnor_array_1\ <= ((not Net_715_2 and not Net_716_2)
	OR (Net_715_2 and Net_716_2));

Note:  Expanding virtual equation for '\MODULE_7:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\MODULE_7:g1:a0:gx:u0:xnor_array_0\ <= ((not Net_715_1 and not Net_716_1)
	OR (Net_715_1 and Net_716_1));

Note:  Expanding virtual equation for '\MODULE_7:g1:a0:gx:u0:eq_1\' (cost = 8):
\MODULE_7:g1:a0:gx:u0:eq_1\ <= ((not Net_715_2 and not Net_715_1 and not Net_716_2 and not Net_716_1)
	OR (not Net_715_2 and not Net_716_2 and Net_715_1 and Net_716_1)
	OR (not Net_715_1 and not Net_716_1 and Net_715_2 and Net_716_2)
	OR (Net_715_2 and Net_715_1 and Net_716_2 and Net_716_1));

Note:  Expanding virtual equation for '\MODULE_7:g1:a0:gx:u0:eq_2\' (cost = 16):
\MODULE_7:g1:a0:gx:u0:eq_2\ <= ((not Net_715_3 and not Net_715_2 and not Net_715_1 and not Net_716_3 and not Net_716_2 and not Net_716_1)
	OR (not Net_715_3 and not Net_715_2 and not Net_716_3 and not Net_716_2 and Net_715_1 and Net_716_1)
	OR (not Net_715_3 and not Net_715_1 and not Net_716_3 and not Net_716_1 and Net_715_2 and Net_716_2)
	OR (not Net_715_3 and not Net_716_3 and Net_715_2 and Net_715_1 and Net_716_2 and Net_716_1)
	OR (not Net_715_2 and not Net_715_1 and not Net_716_2 and not Net_716_1 and Net_715_3 and Net_716_3)
	OR (not Net_715_2 and not Net_716_2 and Net_715_3 and Net_715_1 and Net_716_3 and Net_716_1)
	OR (not Net_715_1 and not Net_716_1 and Net_715_3 and Net_715_2 and Net_716_3 and Net_716_2)
	OR (Net_715_3 and Net_715_2 and Net_715_1 and Net_716_3 and Net_716_2 and Net_716_1));

Note:  Expanding virtual equation for '\MODULE_7:g1:a0:gx:u0:eq_3\' (cost = 32):
\MODULE_7:g1:a0:gx:u0:eq_3\ <= ((not Net_715_4 and not Net_715_3 and not Net_715_2 and not Net_715_1 and not Net_716_4 and not Net_716_3 and not Net_716_2 and not Net_716_1)
	OR (not Net_715_4 and not Net_715_3 and not Net_715_2 and not Net_716_4 and not Net_716_3 and not Net_716_2 and Net_715_1 and Net_716_1)
	OR (not Net_715_4 and not Net_715_3 and not Net_715_1 and not Net_716_4 and not Net_716_3 and not Net_716_1 and Net_715_2 and Net_716_2)
	OR (not Net_715_4 and not Net_715_3 and not Net_716_4 and not Net_716_3 and Net_715_2 and Net_715_1 and Net_716_2 and Net_716_1)
	OR (not Net_715_4 and not Net_715_2 and not Net_715_1 and not Net_716_4 and not Net_716_2 and not Net_716_1 and Net_715_3 and Net_716_3)
	OR (not Net_715_4 and not Net_715_2 and not Net_716_4 and not Net_716_2 and Net_715_3 and Net_715_1 and Net_716_3 and Net_716_1)
	OR (not Net_715_4 and not Net_715_1 and not Net_716_4 and not Net_716_1 and Net_715_3 and Net_715_2 and Net_716_3 and Net_716_2)
	OR (not Net_715_4 and not Net_716_4 and Net_715_3 and Net_715_2 and Net_715_1 and Net_716_3 and Net_716_2 and Net_716_1)
	OR (not Net_715_3 and not Net_715_2 and not Net_715_1 and not Net_716_3 and not Net_716_2 and not Net_716_1 and Net_715_4 and Net_716_4)
	OR (not Net_715_3 and not Net_715_2 and not Net_716_3 and not Net_716_2 and Net_715_4 and Net_715_1 and Net_716_4 and Net_716_1)
	OR (not Net_715_3 and not Net_715_1 and not Net_716_3 and not Net_716_1 and Net_715_4 and Net_715_2 and Net_716_4 and Net_716_2)
	OR (not Net_715_3 and not Net_716_3 and Net_715_4 and Net_715_2 and Net_715_1 and Net_716_4 and Net_716_2 and Net_716_1)
	OR (not Net_715_2 and not Net_715_1 and not Net_716_2 and not Net_716_1 and Net_715_4 and Net_715_3 and Net_716_4 and Net_716_3)
	OR (not Net_715_2 and not Net_716_2 and Net_715_4 and Net_715_3 and Net_715_1 and Net_716_4 and Net_716_3 and Net_716_1)
	OR (not Net_715_1 and not Net_716_1 and Net_715_4 and Net_715_3 and Net_715_2 and Net_716_4 and Net_716_3 and Net_716_2)
	OR (Net_715_4 and Net_715_3 and Net_715_2 and Net_715_1 and Net_716_4 and Net_716_3 and Net_716_2 and Net_716_1));

Note:  Expanding virtual equation for '\MODULE_7:g1:a0:gx:u0:eq_4\' (cost = 64):
\MODULE_7:g1:a0:gx:u0:eq_4\ <= ((not Net_715_5 and not Net_715_4 and not Net_715_3 and not Net_715_2 and not Net_715_1 and not Net_716_5 and not Net_716_4 and not Net_716_3 and not Net_716_2 and not Net_716_1)
	OR (not Net_715_5 and not Net_715_4 and not Net_715_3 and not Net_715_2 and not Net_716_5 and not Net_716_4 and not Net_716_3 and not Net_716_2 and Net_715_1 and Net_716_1)
	OR (not Net_715_5 and not Net_715_4 and not Net_715_3 and not Net_715_1 and not Net_716_5 and not Net_716_4 and not Net_716_3 and not Net_716_1 and Net_715_2 and Net_716_2)
	OR (not Net_715_5 and not Net_715_4 and not Net_715_3 and not Net_716_5 and not Net_716_4 and not Net_716_3 and Net_715_2 and Net_715_1 and Net_716_2 and Net_716_1)
	OR (not Net_715_5 and not Net_715_4 and not Net_715_2 and not Net_715_1 and not Net_716_5 and not Net_716_4 and not Net_716_2 and not Net_716_1 and Net_715_3 and Net_716_3)
	OR (not Net_715_5 and not Net_715_4 and not Net_715_2 and not Net_716_5 and not Net_716_4 and not Net_716_2 and Net_715_3 and Net_715_1 and Net_716_3 and Net_716_1)
	OR (not Net_715_5 and not Net_715_4 and not Net_715_1 and not Net_716_5 and not Net_716_4 and not Net_716_1 and Net_715_3 and Net_715_2 and Net_716_3 and Net_716_2)
	OR (not Net_715_5 and not Net_715_4 and not Net_716_5 and not Net_716_4 and Net_715_3 and Net_715_2 and Net_715_1 and Net_716_3 and Net_716_2 and Net_716_1)
	OR (not Net_715_5 and not Net_715_3 and not Net_715_2 and not Net_715_1 and not Net_716_5 and not Net_716_3 and not Net_716_2 and not Net_716_1 and Net_715_4 and Net_716_4)
	OR (not Net_715_5 and not Net_715_3 and not Net_715_2 and not Net_716_5 and not Net_716_3 and not Net_716_2 and Net_715_4 and Net_715_1 and Net_716_4 and Net_716_1)
	OR (not Net_715_5 and not Net_715_3 and not Net_715_1 and not Net_716_5 and not Net_716_3 and not Net_716_1 and Net_715_4 and Net_715_2 and Net_716_4 and Net_716_2)
	OR (not Net_715_5 and not Net_715_3 and not Net_716_5 and not Net_716_3 and Net_715_4 and Net_715_2 and Net_715_1 and Net_716_4 and Net_716_2 and Net_716_1)
	OR (not Net_715_5 and not Net_715_2 and not Net_715_1 and not Net_716_5 and not Net_716_2 and not Net_716_1 and Net_715_4 and Net_715_3 and Net_716_4 and Net_716_3)
	OR (not Net_715_5 and not Net_715_2 and not Net_716_5 and not Net_716_2 and Net_715_4 and Net_715_3 and Net_715_1 and Net_716_4 and Net_716_3 and Net_716_1)
	OR (not Net_715_5 and not Net_715_1 and not Net_716_5 and not Net_716_1 and Net_715_4 and Net_715_3 and Net_715_2 and Net_716_4 and Net_716_3 and Net_716_2)
	OR (not Net_715_5 and not Net_716_5 and Net_715_4 and Net_715_3 and Net_715_2 and Net_715_1 and Net_716_4 and Net_716_3 and Net_716_2 and Net_716_1)
	OR (not Net_715_4 and not Net_715_3 and not Net_715_2 and not Net_715_1 and not Net_716_4 and not Net_716_3 and not Net_716_2 and not Net_716_1 and Net_715_5 and Net_716_5)
	OR (not Net_715_4 and not Net_715_3 and not Net_715_2 and not Net_716_4 and not Net_716_3 and not Net_716_2 and Net_715_5 and Net_715_1 and Net_716_5 and Net_716_1)
	OR (not Net_715_4 and not Net_715_3 and not Net_715_1 and not Net_716_4 and not Net_716_3 and not Net_716_1 and Net_715_5 and Net_715_2 and Net_716_5 and Net_716_2)
	OR (not Net_715_4 and not Net_715_3 and not Net_716_4 and not Net_716_3 and Net_715_5 and Net_715_2 and Net_715_1 and Net_716_5 and Net_716_2 and Net_716_1)
	OR (not Net_715_4 and not Net_715_2 and not Net_715_1 and not Net_716_4 and not Net_716_2 and not Net_716_1 and Net_715_5 and Net_715_3 and Net_716_5 and Net_716_3)
	OR (not Net_715_4 and not Net_715_2 and not Net_716_4 and not Net_716_2 and Net_715_5 and Net_715_3 and Net_715_1 and Net_716_5 and Net_716_3 and Net_716_1)
	OR (not Net_715_4 and not Net_715_1 and not Net_716_4 and not Net_716_1 and Net_715_5 and Net_715_3 and Net_715_2 and Net_716_5 and Net_716_3 and Net_716_2)
	OR (not Net_715_4 and not Net_716_4 and Net_715_5 and Net_715_3 and Net_715_2 and Net_715_1 and Net_716_5 and Net_716_3 and Net_716_2 and Net_716_1)
	OR (not Net_715_3 and not Net_715_2 and not Net_715_1 and not Net_716_3 and not Net_716_2 and not Net_716_1 and Net_715_5 and Net_715_4 and Net_716_5 and Net_716_4)
	OR (not Net_715_3 and not Net_715_2 and not Net_716_3 and not Net_716_2 and Net_715_5 and Net_715_4 and Net_715_1 and Net_716_5 and Net_716_4 and Net_716_1)
	OR (not Net_715_3 and not Net_715_1 and not Net_716_3 and not Net_716_1 and Net_715_5 and Net_715_4 and Net_715_2 and Net_716_5 and Net_716_4 and Net_716_2)
	OR (not Net_715_3 and not Net_716_3 and Net_715_5 and Net_715_4 and Net_715_2 and Net_715_1 and Net_716_5 and Net_716_4 and Net_716_2 and Net_716_1)
	OR (not Net_715_2 and not Net_715_1 and not Net_716_2 and not Net_716_1 and Net_715_5 and Net_715_4 and Net_715_3 and Net_716_5 and Net_716_4 and Net_716_3)
	OR (not Net_715_2 and not Net_716_2 and Net_715_5 and Net_715_4 and Net_715_3 and Net_715_1 and Net_716_5 and Net_716_4 and Net_716_3 and Net_716_1)
	OR (not Net_715_1 and not Net_716_1 and Net_715_5 and Net_715_4 and Net_715_3 and Net_715_2 and Net_716_5 and Net_716_4 and Net_716_3 and Net_716_2)
	OR (Net_715_5 and Net_715_4 and Net_715_3 and Net_715_2 and Net_715_1 and Net_716_5 and Net_716_4 and Net_716_3 and Net_716_2 and Net_716_1));

Note:  Virtual signal \MODULE_7:g1:a0:gx:u0:eq_5\ with ( cost: 128 or cost_inv: -1)  > 90 or with size: 64 > 102 has been made a (soft) node.
\MODULE_7:g1:a0:gx:u0:eq_5\ <= ((not Net_715_6 and not Net_715_5 and not Net_715_4 and not Net_715_3 and not Net_715_2 and not Net_715_1 and not Net_716_6 and not Net_716_5 and not Net_716_4 and not Net_716_3 and not Net_716_2 and not Net_716_1)
	OR (not Net_715_5 and not Net_715_4 and not Net_715_3 and not Net_715_2 and not Net_715_1 and not Net_716_5 and not Net_716_4 and not Net_716_3 and not Net_716_2 and not Net_716_1 and Net_715_6 and Net_716_6)
	OR (not Net_715_6 and not Net_715_4 and not Net_715_3 and not Net_715_2 and not Net_715_1 and not Net_716_6 and not Net_716_4 and not Net_716_3 and not Net_716_2 and not Net_716_1 and Net_715_5 and Net_716_5)
	OR (not Net_715_4 and not Net_715_3 and not Net_715_2 and not Net_715_1 and not Net_716_4 and not Net_716_3 and not Net_716_2 and not Net_716_1 and Net_715_6 and Net_715_5 and Net_716_6 and Net_716_5)
	OR (not Net_715_6 and not Net_715_5 and not Net_715_3 and not Net_715_2 and not Net_715_1 and not Net_716_6 and not Net_716_5 and not Net_716_3 and not Net_716_2 and not Net_716_1 and Net_715_4 and Net_716_4)
	OR (not Net_715_5 and not Net_715_3 and not Net_715_2 and not Net_715_1 and not Net_716_5 and not Net_716_3 and not Net_716_2 and not Net_716_1 and Net_715_6 and Net_715_4 and Net_716_6 and Net_716_4)
	OR (not Net_715_6 and not Net_715_3 and not Net_715_2 and not Net_715_1 and not Net_716_6 and not Net_716_3 and not Net_716_2 and not Net_716_1 and Net_715_5 and Net_715_4 and Net_716_5 and Net_716_4)
	OR (not Net_715_3 and not Net_715_2 and not Net_715_1 and not Net_716_3 and not Net_716_2 and not Net_716_1 and Net_715_6 and Net_715_5 and Net_715_4 and Net_716_6 and Net_716_5 and Net_716_4)
	OR (not Net_715_6 and not Net_715_5 and not Net_715_4 and not Net_715_2 and not Net_715_1 and not Net_716_6 and not Net_716_5 and not Net_716_4 and not Net_716_2 and not Net_716_1 and Net_715_3 and Net_716_3)
	OR (not Net_715_5 and not Net_715_4 and not Net_715_2 and not Net_715_1 and not Net_716_5 and not Net_716_4 and not Net_716_2 and not Net_716_1 and Net_715_6 and Net_715_3 and Net_716_6 and Net_716_3)
	OR (not Net_715_6 and not Net_715_4 and not Net_715_2 and not Net_715_1 and not Net_716_6 and not Net_716_4 and not Net_716_2 and not Net_716_1 and Net_715_5 and Net_715_3 and Net_716_5 and Net_716_3)
	OR (not Net_715_4 and not Net_715_2 and not Net_715_1 and not Net_716_4 and not Net_716_2 and not Net_716_1 and Net_715_6 and Net_715_5 and Net_715_3 and Net_716_6 and Net_716_5 and Net_716_3)
	OR (not Net_715_6 and not Net_715_5 and not Net_715_2 and not Net_715_1 and not Net_716_6 and not Net_716_5 and not Net_716_2 and not Net_716_1 and Net_715_4 and Net_715_3 and Net_716_4 and Net_716_3)
	OR (not Net_715_5 and not Net_715_2 and not Net_715_1 and not Net_716_5 and not Net_716_2 and not Net_716_1 and Net_715_6 and Net_715_4 and Net_715_3 and Net_716_6 and Net_716_4 and Net_716_3)
	OR (not Net_715_6 and not Net_715_2 and not Net_715_1 and not Net_716_6 and not Net_716_2 and not Net_716_1 and Net_715_5 and Net_715_4 and Net_715_3 and Net_716_5 and Net_716_4 and Net_716_3)
	OR (not Net_715_2 and not Net_715_1 and not Net_716_2 and not Net_716_1 and Net_715_6 and Net_715_5 and Net_715_4 and Net_715_3 and Net_716_6 and Net_716_5 and Net_716_4 and Net_716_3)
	OR (not Net_715_6 and not Net_715_5 and not Net_715_4 and not Net_715_3 and not Net_715_1 and not Net_716_6 and not Net_716_5 and not Net_716_4 and not Net_716_3 and not Net_716_1 and Net_715_2 and Net_716_2)
	OR (not Net_715_5 and not Net_715_4 and not Net_715_3 and not Net_715_1 and not Net_716_5 and not Net_716_4 and not Net_716_3 and not Net_716_1 and Net_715_6 and Net_715_2 and Net_716_6 and Net_716_2)
	OR (not Net_715_6 and not Net_715_4 and not Net_715_3 and not Net_715_1 and not Net_716_6 and not Net_716_4 and not Net_716_3 and not Net_716_1 and Net_715_5 and Net_715_2 and Net_716_5 and Net_716_2)
	OR (not Net_715_4 and not Net_715_3 and not Net_715_1 and not Net_716_4 and not Net_716_3 and not Net_716_1 and Net_715_6 and Net_715_5 and Net_715_2 and Net_716_6 and Net_716_5 and Net_716_2)
	OR (not Net_715_6 and not Net_715_5 and not Net_715_3 and not Net_715_1 and not Net_716_6 and not Net_716_5 and not Net_716_3 and not Net_716_1 and Net_715_4 and Net_715_2 and Net_716_4 and Net_716_2)
	OR (not Net_715_5 and not Net_715_3 and not Net_715_1 and not Net_716_5 and not Net_716_3 and not Net_716_1 and Net_715_6 and Net_715_4 and Net_715_2 and Net_716_6 and Net_716_4 and Net_716_2)
	OR (not Net_715_6 and not Net_715_3 and not Net_715_1 and not Net_716_6 and not Net_716_3 and not Net_716_1 and Net_715_5 and Net_715_4 and Net_715_2 and Net_716_5 and Net_716_4 and Net_716_2)
	OR (not Net_715_3 and not Net_715_1 and not Net_716_3 and not Net_716_1 and Net_715_6 and Net_715_5 and Net_715_4 and Net_715_2 and Net_716_6 and Net_716_5 and Net_716_4 and Net_716_2)
	OR (not Net_715_6 and not Net_715_5 and not Net_715_4 and not Net_715_1 and not Net_716_6 and not Net_716_5 and not Net_716_4 and not Net_716_1 and Net_715_3 and Net_715_2 and Net_716_3 and Net_716_2)
	OR (not Net_715_5 and not Net_715_4 and not Net_715_1 and not Net_716_5 and not Net_716_4 and not Net_716_1 and Net_715_6 and Net_715_3 and Net_715_2 and Net_716_6 and Net_716_3 and Net_716_2)
	OR (not Net_715_6 and not Net_715_4 and not Net_715_1 and not Net_716_6 and not Net_716_4 and not Net_716_1 and Net_715_5 and Net_715_3 and Net_715_2 and Net_716_5 and Net_716_3 and Net_716_2)
	OR (not Net_715_4 and not Net_715_1 and not Net_716_4 and not Net_716_1 and Net_715_6 and Net_715_5 and Net_715_3 and Net_715_2 and Net_716_6 and Net_716_5 and Net_716_3 and Net_716_2)
	OR (not Net_715_6 and not Net_715_5 and not Net_715_1 and not Net_716_6 and not Net_716_5 and not Net_716_1 and Net_715_4 and Net_715_3 and Net_715_2 and Net_716_4 and Net_716_3 and Net_716_2)
	OR (not Net_715_5 and not Net_715_1 and not Net_716_5 and not Net_716_1 and Net_715_6 and Net_715_4 and Net_715_3 and Net_715_2 and Net_716_6 and Net_716_4 and Net_716_3 and Net_716_2)
	OR (not Net_715_6 and not Net_715_1 and not Net_716_6 and not Net_716_1 and Net_715_5 and Net_715_4 and Net_715_3 and Net_715_2 and Net_716_5 and Net_716_4 and Net_716_3 and Net_716_2)
	OR (not Net_715_1 and not Net_716_1 and Net_715_6 and Net_715_5 and Net_715_4 and Net_715_3 and Net_715_2 and Net_716_6 and Net_716_5 and Net_716_4 and Net_716_3 and Net_716_2)
	OR (not Net_715_6 and not Net_715_5 and not Net_715_4 and not Net_715_3 and not Net_715_2 and not Net_716_6 and not Net_716_5 and not Net_716_4 and not Net_716_3 and not Net_716_2 and Net_715_1 and Net_716_1)
	OR (not Net_715_5 and not Net_715_4 and not Net_715_3 and not Net_715_2 and not Net_716_5 and not Net_716_4 and not Net_716_3 and not Net_716_2 and Net_715_6 and Net_715_1 and Net_716_6 and Net_716_1)
	OR (not Net_715_6 and not Net_715_4 and not Net_715_3 and not Net_715_2 and not Net_716_6 and not Net_716_4 and not Net_716_3 and not Net_716_2 and Net_715_5 and Net_715_1 and Net_716_5 and Net_716_1)
	OR (not Net_715_4 and not Net_715_3 and not Net_715_2 and not Net_716_4 and not Net_716_3 and not Net_716_2 and Net_715_6 and Net_715_5 and Net_715_1 and Net_716_6 and Net_716_5 and Net_716_1)
	OR (not Net_715_6 and not Net_715_5 and not Net_715_3 and not Net_715_2 and not Net_716_6 and not Net_716_5 and not Net_716_3 and not Net_716_2 and Net_715_4 and Net_715_1 and Net_716_4 and Net_716_1)
	OR (not Net_715_5 and not Net_715_3 and not Net_715_2 and not Net_716_5 and not Net_716_3 and not Net_716_2 and Net_715_6 and Net_715_4 and Net_715_1 and Net_716_6 and Net_716_4 and Net_716_1)
	OR (not Net_715_6 and not Net_715_3 and not Net_715_2 and not Net_716_6 and not Net_716_3 and not Net_716_2 and Net_715_5 and Net_715_4 and Net_715_1 and Net_716_5 and Net_716_4 and Net_716_1)
	OR (not Net_715_3 and not Net_715_2 and not Net_716_3 and not Net_716_2 and Net_715_6 and Net_715_5 and Net_715_4 and Net_715_1 and Net_716_6 and Net_716_5 and Net_716_4 and Net_716_1)
	OR (not Net_715_6 and not Net_715_5 and not Net_715_4 and not Net_715_2 and not Net_716_6 and not Net_716_5 and not Net_716_4 and not Net_716_2 and Net_715_3 and Net_715_1 and Net_716_3 and Net_716_1)
	OR (not Net_715_5 and not Net_715_4 and not Net_715_2 and not Net_716_5 and not Net_716_4 and not Net_716_2 and Net_715_6 and Net_715_3 and Net_715_1 and Net_716_6 and Net_716_3 and Net_716_1)
	OR (not Net_715_6 and not Net_715_4 and not Net_715_2 and not Net_716_6 and not Net_716_4 and not Net_716_2 and Net_715_5 and Net_715_3 and Net_715_1 and Net_716_5 and Net_716_3 and Net_716_1)
	OR (not Net_715_4 and not Net_715_2 and not Net_716_4 and not Net_716_2 and Net_715_6 and Net_715_5 and Net_715_3 and Net_715_1 and Net_716_6 and Net_716_5 and Net_716_3 and Net_716_1)
	OR (not Net_715_6 and not Net_715_5 and not Net_715_2 and not Net_716_6 and not Net_716_5 and not Net_716_2 and Net_715_4 and Net_715_3 and Net_715_1 and Net_716_4 and Net_716_3 and Net_716_1)
	OR (not Net_715_5 and not Net_715_2 and not Net_716_5 and not Net_716_2 and Net_715_6 and Net_715_4 and Net_715_3 and Net_715_1 and Net_716_6 and Net_716_4 and Net_716_3 and Net_716_1)
	OR (not Net_715_6 and not Net_715_2 and not Net_716_6 and not Net_716_2 and Net_715_5 and Net_715_4 and Net_715_3 and Net_715_1 and Net_716_5 and Net_716_4 and Net_716_3 and Net_716_1)
	OR (not Net_715_2 and not Net_716_2 and Net_715_6 and Net_715_5 and Net_715_4 and Net_715_3 and Net_715_1 and Net_716_6 and Net_716_5 and Net_716_4 and Net_716_3 and Net_716_1)
	OR (not Net_715_6 and not Net_715_5 and not Net_715_4 and not Net_715_3 and not Net_716_6 and not Net_716_5 and not Net_716_4 and not Net_716_3 and Net_715_2 and Net_715_1 and Net_716_2 and Net_716_1)
	OR (not Net_715_5 and not Net_715_4 and not Net_715_3 and not Net_716_5 and not Net_716_4 and not Net_716_3 and Net_715_6 and Net_715_2 and Net_715_1 and Net_716_6 and Net_716_2 and Net_716_1)
	OR (not Net_715_6 and not Net_715_4 and not Net_715_3 and not Net_716_6 and not Net_716_4 and not Net_716_3 and Net_715_5 and Net_715_2 and Net_715_1 and Net_716_5 and Net_716_2 and Net_716_1)
	OR (not Net_715_4 and not Net_715_3 and not Net_716_4 and not Net_716_3 and Net_715_6 and Net_715_5 and Net_715_2 and Net_715_1 and Net_716_6 and Net_716_5 and Net_716_2 and Net_716_1)
	OR (not Net_715_6 and not Net_715_5 and not Net_715_3 and not Net_716_6 and not Net_716_5 and not Net_716_3 and Net_715_4 and Net_715_2 and Net_715_1 and Net_716_4 and Net_716_2 and Net_716_1)
	OR (not Net_715_5 and not Net_715_3 and not Net_716_5 and not Net_716_3 and Net_715_6 and Net_715_4 and Net_715_2 and Net_715_1 and Net_716_6 and Net_716_4 and Net_716_2 and Net_716_1)
	OR (not Net_715_6 and not Net_715_3 and not Net_716_6 and not Net_716_3 and Net_715_5 and Net_715_4 and Net_715_2 and Net_715_1 and Net_716_5 and Net_716_4 and Net_716_2 and Net_716_1)
	OR (not Net_715_3 and not Net_716_3 and Net_715_6 and Net_715_5 and Net_715_4 and Net_715_2 and Net_715_1 and Net_716_6 and Net_716_5 and Net_716_4 and Net_716_2 and Net_716_1)
	OR (not Net_715_6 and not Net_715_5 and not Net_715_4 and not Net_716_6 and not Net_716_5 and not Net_716_4 and Net_715_3 and Net_715_2 and Net_715_1 and Net_716_3 and Net_716_2 and Net_716_1)
	OR (not Net_715_5 and not Net_715_4 and not Net_716_5 and not Net_716_4 and Net_715_6 and Net_715_3 and Net_715_2 and Net_715_1 and Net_716_6 and Net_716_3 and Net_716_2 and Net_716_1)
	OR (not Net_715_6 and not Net_715_4 and not Net_716_6 and not Net_716_4 and Net_715_5 and Net_715_3 and Net_715_2 and Net_715_1 and Net_716_5 and Net_716_3 and Net_716_2 and Net_716_1)
	OR (not Net_715_4 and not Net_716_4 and Net_715_6 and Net_715_5 and Net_715_3 and Net_715_2 and Net_715_1 and Net_716_6 and Net_716_5 and Net_716_3 and Net_716_2 and Net_716_1)
	OR (not Net_715_6 and not Net_715_5 and not Net_716_6 and not Net_716_5 and Net_715_4 and Net_715_3 and Net_715_2 and Net_715_1 and Net_716_4 and Net_716_3 and Net_716_2 and Net_716_1)
	OR (not Net_715_5 and not Net_716_5 and Net_715_6 and Net_715_4 and Net_715_3 and Net_715_2 and Net_715_1 and Net_716_6 and Net_716_4 and Net_716_3 and Net_716_2 and Net_716_1)
	OR (not Net_715_6 and not Net_716_6 and Net_715_5 and Net_715_4 and Net_715_3 and Net_715_2 and Net_715_1 and Net_716_5 and Net_716_4 and Net_716_3 and Net_716_2 and Net_716_1)
	OR (Net_715_6 and Net_715_5 and Net_715_4 and Net_715_3 and Net_715_2 and Net_715_1 and Net_716_6 and Net_716_5 and Net_716_4 and Net_716_3 and Net_716_2 and Net_716_1));

Note:  Expanding virtual equation for '\MODULE_7:g1:a0:gx:u0:eq_6\' (cost = 2):
\MODULE_7:g1:a0:gx:u0:eq_6\ <= ((not Net_715_7 and not Net_716_7 and \MODULE_7:g1:a0:gx:u0:eq_5\)
	OR (Net_715_7 and Net_716_7 and \MODULE_7:g1:a0:gx:u0:eq_5\));

Note:  Expanding virtual equation for '\MODULE_7:g1:a0:gx:u0:lt_3\' (cost = 2):
\MODULE_7:g1:a0:gx:u0:lt_3\ <= ((not Net_716_4 and Net_715_4));

Note:  Expanding virtual equation for '\MODULE_7:g1:a0:gx:u0:gt_3\' (cost = 2):
\MODULE_7:g1:a0:gx:u0:gt_3\ <= ((not Net_715_4 and Net_716_4));

Note:  Expanding virtual equation for '\MODULE_7:g1:a0:gx:u0:lt_4\' (cost = 6):
\MODULE_7:g1:a0:gx:u0:lt_4\ <= ((not Net_716_5 and not Net_716_4 and Net_715_4)
	OR (not Net_716_4 and Net_715_5 and Net_715_4)
	OR (not Net_716_5 and Net_715_5));

Note:  Expanding virtual equation for '\MODULE_7:g1:a0:gx:u0:gt_4\' (cost = 6):
\MODULE_7:g1:a0:gx:u0:gt_4\ <= ((not Net_715_5 and not Net_715_4 and Net_716_4)
	OR (not Net_715_4 and Net_716_5 and Net_716_4)
	OR (not Net_715_5 and Net_716_5));

Note:  Expanding virtual equation for '\MODULE_7:g1:a0:gx:u0:lt_0\' (cost = 2):
\MODULE_7:g1:a0:gx:u0:lt_0\ <= ((not Net_716_1 and Net_715_1));

Note:  Expanding virtual equation for '\MODULE_7:g1:a0:gx:u0:gt_0\' (cost = 2):
\MODULE_7:g1:a0:gx:u0:gt_0\ <= ((not Net_715_1 and Net_716_1));

Note:  Expanding virtual equation for '\MODULE_7:g1:a0:gx:u0:lt_1\' (cost = 6):
\MODULE_7:g1:a0:gx:u0:lt_1\ <= ((not Net_716_2 and not Net_716_1 and Net_715_1)
	OR (not Net_716_1 and Net_715_2 and Net_715_1)
	OR (not Net_716_2 and Net_715_2));

Note:  Expanding virtual equation for '\MODULE_7:g1:a0:gx:u0:gt_1\' (cost = 6):
\MODULE_7:g1:a0:gx:u0:gt_1\ <= ((not Net_715_2 and not Net_715_1 and Net_716_1)
	OR (not Net_715_1 and Net_716_2 and Net_716_1)
	OR (not Net_715_2 and Net_716_2));

Note:  Expanding virtual equation for '\MODULE_8:g1:a0:gx:u0:xnor_array_7\' (cost = 4):
\MODULE_8:g1:a0:gx:u0:xnor_array_7\ <= ((not Net_715_7 and not Net_716_7)
	OR (Net_715_7 and Net_716_7));

Note:  Expanding virtual equation for '\MODULE_8:g1:a0:gx:u0:xnor_array_5\' (cost = 4):
\MODULE_8:g1:a0:gx:u0:xnor_array_5\ <= ((not Net_715_5 and not Net_716_5)
	OR (Net_715_5 and Net_716_5));

Note:  Expanding virtual equation for '\MODULE_8:g1:a0:gx:u0:xnor_array_4\' (cost = 4):
\MODULE_8:g1:a0:gx:u0:xnor_array_4\ <= ((not Net_715_4 and not Net_716_4)
	OR (Net_715_4 and Net_716_4));

Note:  Expanding virtual equation for '\MODULE_8:g1:a0:gx:u0:xnor_array_2\' (cost = 4):
\MODULE_8:g1:a0:gx:u0:xnor_array_2\ <= ((not Net_715_2 and not Net_716_2)
	OR (Net_715_2 and Net_716_2));

Note:  Expanding virtual equation for '\MODULE_8:g1:a0:gx:u0:xnor_array_1\' (cost = 4):
\MODULE_8:g1:a0:gx:u0:xnor_array_1\ <= ((not Net_715_1 and not Net_716_1)
	OR (Net_715_1 and Net_716_1));

Note:  Expanding virtual equation for '\MODULE_8:g1:a0:gx:u0:lt_6\' (cost = 2):
\MODULE_8:g1:a0:gx:u0:lt_6\ <= ((not Net_716_6 and Net_715_6));

Note:  Expanding virtual equation for '\MODULE_8:g1:a0:gx:u0:gt_6\' (cost = 2):
\MODULE_8:g1:a0:gx:u0:gt_6\ <= ((not Net_715_6 and Net_716_6));

Note:  Expanding virtual equation for '\MODULE_8:g1:a0:gx:u0:albi_2\' (cost = 0):
\MODULE_8:g1:a0:gx:u0:albi_2\ <= (\MODULE_8:g1:a0:gx:u0:lti_2\);

Note:  Expanding virtual equation for '\MODULE_8:g1:a0:gx:u0:agbi_2\' (cost = 0):
\MODULE_8:g1:a0:gx:u0:agbi_2\ <= (\MODULE_8:g1:a0:gx:u0:gti_2\);

Note:  Expanding virtual equation for '\MODULE_8:g1:a0:gx:u0:lt_3\' (cost = 2):
\MODULE_8:g1:a0:gx:u0:lt_3\ <= ((not Net_716_3 and Net_715_3));

Note:  Expanding virtual equation for '\MODULE_8:g1:a0:gx:u0:gt_3\' (cost = 2):
\MODULE_8:g1:a0:gx:u0:gt_3\ <= ((not Net_715_3 and Net_716_3));

Note:  Expanding virtual equation for '\MODULE_8:g1:a0:gx:u0:lt_4\' (cost = 6):
\MODULE_8:g1:a0:gx:u0:lt_4\ <= ((not Net_716_4 and not Net_716_3 and Net_715_3)
	OR (not Net_716_3 and Net_715_4 and Net_715_3)
	OR (not Net_716_4 and Net_715_4));

Note:  Expanding virtual equation for '\MODULE_8:g1:a0:gx:u0:gt_4\' (cost = 6):
\MODULE_8:g1:a0:gx:u0:gt_4\ <= ((not Net_715_4 and not Net_715_3 and Net_716_3)
	OR (not Net_715_3 and Net_716_4 and Net_716_3)
	OR (not Net_715_4 and Net_716_4));

Note:  Expanding virtual equation for '\MODULE_8:g1:a0:gx:u0:albi_1\' (cost = 2):
\MODULE_8:g1:a0:gx:u0:albi_1\ <= ((not \MODULE_8:g1:a0:gx:u0:gti_2\ and \MODULE_8:g1:a0:gx:u0:lti_1\)
	OR \MODULE_8:g1:a0:gx:u0:lti_2\);

Note:  Expanding virtual equation for '\MODULE_8:g1:a0:gx:u0:agbi_1\' (cost = 2):
\MODULE_8:g1:a0:gx:u0:agbi_1\ <= ((not \MODULE_8:g1:a0:gx:u0:lti_2\ and \MODULE_8:g1:a0:gx:u0:gti_1\)
	OR \MODULE_8:g1:a0:gx:u0:gti_2\);

Note:  Expanding virtual equation for '\MODULE_8:g1:a0:gx:u0:lt_0\' (cost = 2):
\MODULE_8:g1:a0:gx:u0:lt_0\ <= ((not Net_716_0 and Net_715_0));

Note:  Expanding virtual equation for '\MODULE_8:g1:a0:gx:u0:gt_0\' (cost = 2):
\MODULE_8:g1:a0:gx:u0:gt_0\ <= ((not Net_715_0 and Net_716_0));

Note:  Expanding virtual equation for '\MODULE_8:g1:a0:gx:u0:lt_1\' (cost = 6):
\MODULE_8:g1:a0:gx:u0:lt_1\ <= ((not Net_716_1 and not Net_716_0 and Net_715_0)
	OR (not Net_716_0 and Net_715_1 and Net_715_0)
	OR (not Net_716_1 and Net_715_1));

Note:  Expanding virtual equation for '\MODULE_8:g1:a0:gx:u0:gt_1\' (cost = 6):
\MODULE_8:g1:a0:gx:u0:gt_1\ <= ((not Net_715_1 and not Net_715_0 and Net_716_0)
	OR (not Net_715_0 and Net_716_1 and Net_716_0)
	OR (not Net_715_1 and Net_716_1));

Note:  Expanding virtual equation for '\MODULE_9:g1:a0:gx:u0:xnor_array_1\' (cost = 4):
\MODULE_9:g1:a0:gx:u0:xnor_array_1\ <= ((not Net_718_1 and not Net_368_1)
	OR (Net_718_1 and Net_368_1));

Note:  Expanding virtual equation for '\MODULE_9:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\MODULE_9:g1:a0:gx:u0:xnor_array_0\ <= ((not Net_718_0 and not Net_368_0)
	OR (Net_718_0 and Net_368_0));

Note:  Expanding virtual equation for '\MODULE_9:g1:a0:gx:u0:eq_1\' (cost = 4):
\MODULE_9:g1:a0:gx:u0:eq_1\ <= ((not Net_718_1 and not Net_718_0 and not Net_368_1 and not Net_368_0)
	OR (not Net_718_1 and not Net_368_1 and Net_718_0 and Net_368_0)
	OR (not Net_718_0 and not Net_368_0 and Net_718_1 and Net_368_1)
	OR (Net_718_1 and Net_718_0 and Net_368_1 and Net_368_0));

Note:  Expanding virtual equation for '\MODULE_9:g1:a0:gx:u0:gt_0\' (cost = 2):
\MODULE_9:g1:a0:gx:u0:gt_0\ <= ((not Net_718_0 and Net_368_0));

Note:  Expanding virtual equation for '\MODULE_9:g1:a0:gx:u0:gt_1\' (cost = 3):
\MODULE_9:g1:a0:gx:u0:gt_1\ <= ((not Net_718_1 and not Net_718_0 and Net_368_0)
	OR (not Net_718_0 and Net_368_1 and Net_368_0)
	OR (not Net_718_1 and Net_368_1));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\' (cost = 4):
\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\ <= ((not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ <= (not \UART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\' (cost = 2):
\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\ <= ((not \UART:BUART:pollcount_0\ and \UART:BUART:pollcount_1\)
	OR (not \UART:BUART:pollcount_1\ and \UART:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\MODULE_9:g1:a0:gx:u0:aeqb_1\' (cost = 8):
\MODULE_9:g1:a0:gx:u0:aeqb_1\ <= ((not Net_718_1 and not Net_718_0 and not Net_368_1 and not Net_368_0)
	OR (not Net_718_1 and not Net_368_1 and Net_718_0 and Net_368_0)
	OR (not Net_718_0 and not Net_368_0 and Net_718_1 and Net_368_1)
	OR (Net_718_1 and Net_718_0 and Net_368_1 and Net_368_0));

Note:  Expanding virtual equation for '\MODULE_8:g1:a0:gx:u0:agbi_0\' (cost = 3):
\MODULE_8:g1:a0:gx:u0:agbi_0\ <= ((not \MODULE_8:g1:a0:gx:u0:lti_2\ and not \MODULE_8:g1:a0:gx:u0:lti_1\ and \MODULE_8:g1:a0:gx:u0:gti_0\)
	OR \MODULE_8:g1:a0:gx:u0:gti_2\
	OR (not \MODULE_8:g1:a0:gx:u0:lti_2\ and \MODULE_8:g1:a0:gx:u0:gti_1\));

Note:  Expanding virtual equation for '\MODULE_9:g1:a0:gx:u0:agbi_0\' (cost = 5):
\MODULE_9:g1:a0:gx:u0:agbi_0\ <= ((not Net_718_1 and not Net_718_0 and Net_368_0)
	OR (not Net_718_0 and Net_368_1 and Net_368_0)
	OR (not Net_718_1 and Net_368_1));

Note:  Expanding virtual equation for '\MODULE_7:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\MODULE_7:g1:a0:gx:u0:aeqb_1\ <= ((not Net_715_7 and not Net_716_7 and \MODULE_7:g1:a0:gx:u0:eq_5\)
	OR (Net_715_7 and Net_716_7 and \MODULE_7:g1:a0:gx:u0:eq_5\));

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_6:g2:a0:s_1\' (cost = 2):
\PWM_1:PWMUDB:MODULE_6:g2:a0:s_1\ <= ((not \PWM_1:PWMUDB:dith_count_0\ and \PWM_1:PWMUDB:dith_count_1\)
	OR (not \PWM_1:PWMUDB:dith_count_1\ and \PWM_1:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\UART:BUART:rx_postpoll\' (cost = 72):
\UART:BUART:rx_postpoll\ <= (\UART:BUART:pollcount_1\
	OR (Net_36 and \UART:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\ <= ((not \UART:BUART:pollcount_1\ and not Net_36 and not \UART:BUART:rx_parity_bit\)
	OR (not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\ and not \UART:BUART:rx_parity_bit\)
	OR (\UART:BUART:pollcount_1\ and \UART:BUART:rx_parity_bit\)
	OR (Net_36 and \UART:BUART:pollcount_0\ and \UART:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\ <= ((not \UART:BUART:pollcount_1\ and not Net_36 and not \UART:BUART:rx_parity_bit\)
	OR (not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\ and not \UART:BUART:rx_parity_bit\)
	OR (\UART:BUART:pollcount_1\ and \UART:BUART:rx_parity_bit\)
	OR (Net_36 and \UART:BUART:pollcount_0\ and \UART:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for 'Net_356' (cost = 24):
Net_356 <= ((not Net_368_1 and Net_718_1)
	OR (not Net_368_0 and Net_718_0)
	OR (not Net_718_0 and Net_368_0)
	OR (not Net_718_1 and Net_368_1));

Note:  Expanding virtual equation for 'Net_490' (cost = 12):
Net_490 <= ((not \MODULE_8:g1:a0:gx:u0:gti_2\ and not \MODULE_8:g1:a0:gx:u0:gti_1\ and not \MODULE_8:g1:a0:gx:u0:gti_0\)
	OR (not \MODULE_8:g1:a0:gx:u0:gti_2\ and not \MODULE_8:g1:a0:gx:u0:gti_1\ and \MODULE_8:g1:a0:gx:u0:lti_1\)
	OR (not \MODULE_8:g1:a0:gx:u0:gti_2\ and \MODULE_8:g1:a0:gx:u0:lti_2\));

Note:  Expanding virtual equation for 'Net_360' (cost = 20):
Net_360 <= ((not Net_368_0 and Net_718_1)
	OR (Net_718_1 and Net_718_0)
	OR (not Net_368_1 and not Net_368_0)
	OR (not Net_368_1 and Net_718_1)
	OR (not Net_368_1 and Net_718_0));

Note:  Expanding virtual equation for 'Net_489' (cost = 3):
Net_489 <= ((not Net_716_7 and Net_715_7)
	OR not \MODULE_7:g1:a0:gx:u0:eq_5\
	OR (not Net_715_7 and Net_716_7));

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for 'Net_358' (cost = 7):
Net_358 <= ((not Net_716_7 and Net_715_7)
	OR not \MODULE_7:g1:a0:gx:u0:eq_5\
	OR (not Net_715_7 and Net_716_7)
	OR (not Net_368_1 and Net_718_1)
	OR (not Net_368_0 and Net_718_0)
	OR (not Net_718_0 and Net_368_0)
	OR (not Net_718_1 and Net_368_1));

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 111 signals.
	Turned 1 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \UART:BUART:rx_status_0\ to zero
Aliasing \UART:BUART:rx_status_6\ to zero
Aliasing \PWM_1:PWMUDB:final_capture\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \UART:BUART:rx_markspace_status\\D\ to zero
Aliasing \UART:BUART:rx_parity_error_status\\D\ to zero
Aliasing \UART:BUART:rx_addr_match_status\\D\ to zero
Aliasing \PWM_1:PWMUDB:final_kill_reg\\D\ to zero
Removing Rhs of wire \UART:BUART:rx_bitclk_enable\[145] = \UART:BUART:rx_bitclk\[193]
Removing Lhs of wire \UART:BUART:rx_status_0\[244] = zero[4]
Removing Lhs of wire \UART:BUART:rx_status_6\[253] = zero[4]
Removing Lhs of wire \ADC_SAR_X:Net_188\[424] = \ADC_SAR_X:Net_385\[422]
Removing Lhs of wire \PWM_1:PWMUDB:final_capture\[676] = zero[4]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_24\[889] = zero[4]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\[899] = zero[4]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\[909] = zero[4]
Removing Lhs of wire \UART:BUART:tx_ctrl_mark_last\\D\[1267] = \UART:BUART:tx_ctrl_mark_last\[136]
Removing Lhs of wire \UART:BUART:rx_markspace_status\\D\[1279] = zero[4]
Removing Lhs of wire \UART:BUART:rx_parity_error_status\\D\[1280] = zero[4]
Removing Lhs of wire \UART:BUART:rx_addr_match_status\\D\[1282] = zero[4]
Removing Lhs of wire \UART:BUART:rx_markspace_pre\\D\[1283] = \UART:BUART:rx_markspace_pre\[257]
Removing Lhs of wire \UART:BUART:rx_parity_bit\\D\[1288] = \UART:BUART:rx_parity_bit\[263]
Removing Lhs of wire \PWM_1:PWMUDB:runmode_enable\\D\[1292] = \PWM_1:PWMUDB:control_7\[598]
Removing Lhs of wire \PWM_1:PWMUDB:final_kill_reg\\D\[1300] = zero[4]

------------------------------------------------------
Aliased 0 equations, 16 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\UART:BUART:sRX:MODULE_5:g1:a0:xneq\ <= ((not \UART:BUART:rx_parity_bit\ and Net_36 and \UART:BUART:pollcount_0\)
	OR (not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\ and \UART:BUART:rx_parity_bit\)
	OR (not \UART:BUART:pollcount_1\ and not Net_36 and \UART:BUART:rx_parity_bit\)
	OR (not \UART:BUART:rx_parity_bit\ and \UART:BUART:pollcount_1\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Dell\Documents\GitHub\PSoC_AntennaRotator\Workspace01\AntennaRotator.cydsn\AntennaRotator.cyprj -dcpsoc3 AntennaRotator.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 1s.108ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.4.0.80, Family: PSoC3, Started at: Sunday, 24 March 2024 23:55:39
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Dell\Documents\GitHub\PSoC_AntennaRotator\Workspace01\AntennaRotator.cydsn\AntennaRotator.cyprj -d CY8C5888LTI-LP097 AntennaRotator.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.018ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \MODULE_7:g1:a0:gx:u0:lti_1\ kept \MODULE_7:g1:a0:gx:u0:lt_5\
    Removed wire end \MODULE_7:g1:a0:gx:u0:gti_1\ kept \MODULE_7:g1:a0:gx:u0:gt_5\
    Removed wire end \MODULE_7:g1:a0:gx:u0:lti_0\ kept \MODULE_7:g1:a0:gx:u0:lt_2\
    Removed wire end \MODULE_7:g1:a0:gx:u0:gti_0\ kept \MODULE_7:g1:a0:gx:u0:gt_2\
    Removed wire end \MODULE_8:g1:a0:gx:u0:lti_2\ kept \MODULE_8:g1:a0:gx:u0:lt_7\
    Removed wire end \MODULE_8:g1:a0:gx:u0:gti_2\ kept \MODULE_8:g1:a0:gx:u0:gt_7\
    Removed wire end \MODULE_8:g1:a0:gx:u0:lti_1\ kept \MODULE_8:g1:a0:gx:u0:lt_5\
    Removed wire end \MODULE_8:g1:a0:gx:u0:gti_1\ kept \MODULE_8:g1:a0:gx:u0:gt_5\
    Removed wire end \MODULE_8:g1:a0:gx:u0:lti_0\ kept \MODULE_8:g1:a0:gx:u0:lt_2\
    Removed wire end \MODULE_8:g1:a0:gx:u0:gti_0\ kept \MODULE_8:g1:a0:gx:u0:gt_2\
    Converted constant MacroCell: \UART:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \PWM_1:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_1:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_1:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM_1:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM_1:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_1:PWMUDB:pwm2_i_reg\ from registered to combinatorial
Assigning clock I2C_OLED_BusClock to clock BUS_CLK because it is a pass-through
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Analog  Clock 0: Automatic-assigning  clock 'ADC_SAR_X_theACLK'. Fanout=2, Signal=\ADC_SAR_X:Net_385\
    Digital Clock 0: Automatic-assigning  clock 'UART_IntClock'. Fanout=1, Signal=\UART:Net_9\
    Digital Clock 1: Automatic-assigning  clock 'Clock_1'. Fanout=1, Signal=Net_447
    Digital Clock 2: Automatic-assigning  clock 'timer_clock'. Fanout=1, Signal=Net_10
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \UART:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UART_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UART_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \PWM_1:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
</CYPRESSTAG>
ADD: pft.M0040: information: The following 4 pin(s) will be assigned a location by the fitter: \ADC_SAR_X:ExtVref(0)\, Analog_Pin_2(0), X_Dir_Pin(0), X_Step_Pin(0)


Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \UART:BUART:rx_parity_bit\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART:BUART:rx_address_detected\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_address_detected\ (fanout=0)

    Removing \UART:BUART:rx_parity_error_pre\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART:BUART:rx_markspace_pre\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_markspace_pre\ (fanout=0)

    Removing \UART:BUART:rx_state_1\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_state_1\ (fanout=8)

    Removing \UART:BUART:tx_parity_bit\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART:BUART:tx_mark\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_mark\ (fanout=0)


Removing unused cells resulting from optimization
Done removing unused cells.
End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = SW_UP_Pin(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => SW_UP_Pin(0)__PA ,
            annotation => Net_24 ,
            pad => SW_UP_Pin(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED_Pin(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_Pin(0)__PA ,
            annotation => Net_19 ,
            pad => LED_Pin(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SW_DOWN_Pin(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => SW_DOWN_Pin(0)__PA ,
            annotation => Net_26 ,
            pad => SW_DOWN_Pin(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SW_LEFT_Pin(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => SW_LEFT_Pin(0)__PA ,
            annotation => Net_28 ,
            pad => SW_LEFT_Pin(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SW_RIGHT_Pin(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => SW_RIGHT_Pin(0)__PA ,
            annotation => Net_30 ,
            pad => SW_RIGHT_Pin(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RX_Pin(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RX_Pin(0)__PA ,
            fb => Net_36 ,
            pad => RX_Pin(0)_PAD );
        Properties:
        {
        }

    Pin : Name = TX_Pin(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => TX_Pin(0)__PA ,
            pin_input => Net_40 ,
            pad => TX_Pin(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SDA_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => SDA_1(0)__PA ,
            fb => \I2C_OLED:Net_1109_1\ ,
            pin_input => \I2C_OLED:sda_x_wire\ ,
            pad => SDA_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SCL_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => SCL_1(0)__PA ,
            fb => \I2C_OLED:Net_1109_0\ ,
            pin_input => \I2C_OLED:Net_643_0\ ,
            pad => SCL_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Analog_Pin_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Analog_Pin_2(0)__PA ,
            pad => Analog_Pin_2(0)_PAD );

    Pin : Name = Analog_Pin_X(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Analog_Pin_X(0)__PA ,
            analog_term => Net_156 ,
            pad => Analog_Pin_X(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \ADC_SAR_X:ExtVref(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \ADC_SAR_X:ExtVref(0)\__PA ,
            analog_term => \ADC_SAR_X:Net_215\ ,
            pad => \ADC_SAR_X:ExtVref(0)_PAD\ );

    Pin : Name = X_Dir_Pin(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => X_Dir_Pin(0)__PA ,
            pin_input => Net_491 ,
            pad => X_Dir_Pin(0)_PAD );

    Pin : Name = X_Step_Pin(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => X_Step_Pin(0)__PA ,
            pin_input => Net_476 ,
            pad => X_Step_Pin(0)_PAD );
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=Net_491_split, Mode=(Combinatorial)
        Total # of inputs        : 9
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              Net_718_1 * Net_718_0 * !\MODULE_8:g1:a0:gx:u0:gt_7\ * 
              \MODULE_8:g1:a0:gx:u0:lt_5\ * !\MODULE_8:g1:a0:gx:u0:gt_5\
            + Net_718_1 * !Net_368_0 * !\MODULE_8:g1:a0:gx:u0:gt_7\ * 
              \MODULE_8:g1:a0:gx:u0:lt_5\ * !\MODULE_8:g1:a0:gx:u0:gt_5\
            + Net_718_1 * !Net_368_0 * !\MODULE_8:g1:a0:gx:u0:gt_7\ * 
              !\MODULE_8:g1:a0:gx:u0:gt_5\ * !\MODULE_8:g1:a0:gx:u0:gt_2\
            + Net_718_0 * !Net_368_1 * !\MODULE_8:g1:a0:gx:u0:gt_7\ * 
              \MODULE_8:g1:a0:gx:u0:lt_5\ * !\MODULE_8:g1:a0:gx:u0:gt_5\
            + Net_718_0 * !Net_368_1 * !\MODULE_8:g1:a0:gx:u0:gt_7\ * 
              !\MODULE_8:g1:a0:gx:u0:gt_5\ * !\MODULE_8:g1:a0:gx:u0:gt_2\
            + !Net_368_1 * !Net_368_0 * \MODULE_8:g1:a0:gx:u0:lt_7\ * 
              !\MODULE_8:g1:a0:gx:u0:gt_7\
            + !Net_368_1 * !Net_368_0 * !\MODULE_8:g1:a0:gx:u0:gt_7\ * 
              \MODULE_8:g1:a0:gx:u0:lt_5\ * !\MODULE_8:g1:a0:gx:u0:gt_5\
            + !Net_368_1 * !Net_368_0 * !\MODULE_8:g1:a0:gx:u0:gt_7\ * 
              !\MODULE_8:g1:a0:gx:u0:gt_5\ * !\MODULE_8:g1:a0:gx:u0:gt_2\
        );
        Output = Net_491_split (fanout=1)

    MacroCell: Name=Net_40, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:txn\
        );
        Output = Net_40 (fanout=1)

    MacroCell: Name=\UART:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_fifo_notfull\
        );
        Output = \UART:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART:BUART:pollcount_1\
            + Net_36 * \UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_load_fifo\ * \UART:BUART:rx_fifofull\
        );
        Output = \UART:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_fifonotempty\ * \UART:BUART:rx_state_stop1_reg\
        );
        Output = \UART:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=Net_491, Mode=(Combinatorial)
        Total # of inputs        : 9
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              Net_718_1 * Net_718_0 * !Net_368_0
            + Net_718_1 * Net_718_0 * \MODULE_8:g1:a0:gx:u0:lt_7\ * 
              !\MODULE_8:g1:a0:gx:u0:gt_7\
            + Net_718_1 * Net_718_0 * !\MODULE_8:g1:a0:gx:u0:gt_7\ * 
              !\MODULE_8:g1:a0:gx:u0:gt_5\ * !\MODULE_8:g1:a0:gx:u0:gt_2\
            + Net_718_1 * !Net_368_1
            + Net_718_1 * !Net_368_0 * \MODULE_8:g1:a0:gx:u0:lt_7\ * 
              !\MODULE_8:g1:a0:gx:u0:gt_7\
            + Net_718_0 * !Net_368_1 * !Net_368_0
            + Net_718_0 * !Net_368_1 * \MODULE_8:g1:a0:gx:u0:lt_7\ * 
              !\MODULE_8:g1:a0:gx:u0:gt_7\
            + Net_491_split
        );
        Output = Net_491 (fanout=1)

    MacroCell: Name=\PWM_1:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:runmode_enable\ * \PWM_1:PWMUDB:tc_i\
        );
        Output = \PWM_1:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=Net_177, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_467
        );
        Output = Net_177 (fanout=1)

    MacroCell: Name=Net_476, Mode=(Combinatorial)
        Total # of inputs        : 9
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !Net_718_1 * Net_368_1 * Net_467 * Net_732
            + Net_718_1 * !Net_368_1 * Net_467 * Net_732
            + !Net_718_0 * Net_368_0 * Net_467 * Net_732
            + Net_718_0 * !Net_368_0 * Net_467 * Net_732
            + !Net_715_7 * Net_716_7 * Net_467 * Net_732
            + Net_715_7 * !Net_716_7 * Net_467 * Net_732
            + Net_467 * Net_732 * !\MODULE_7:g1:a0:gx:u0:eq_5\
        );
        Output = Net_476 (fanout=1)

    MacroCell: Name=\MODULE_7:g1:a0:gx:u0:eq_5\, Mode=(Combinatorial)
        Total # of inputs        : 9
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        !(
              !Net_715_6 * Net_716_6
            + !Net_715_5 * Net_716_5
            + !Net_715_4 * Net_716_4
            + !Net_715_3 * Net_716_3
            + \MODULE_7:g1:a0:gx:u0:eq_5_split\
        );
        Output = \MODULE_7:g1:a0:gx:u0:eq_5\ (fanout=1)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=\MODULE_8:g1:a0:gx:u0:lt_7\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              Net_715_7 * Net_715_6 * !Net_716_6
            + Net_715_7 * !Net_716_7
            + Net_715_6 * !Net_716_7 * !Net_716_6
        );
        Output = \MODULE_8:g1:a0:gx:u0:lt_7\ (fanout=2)

    MacroCell: Name=\MODULE_8:g1:a0:gx:u0:gt_7\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_715_7 * !Net_715_6 * Net_716_6
            + !Net_715_7 * Net_716_7
            + !Net_715_6 * Net_716_7 * Net_716_6
        );
        Output = \MODULE_8:g1:a0:gx:u0:gt_7\ (fanout=2)

    MacroCell: Name=\MODULE_8:g1:a0:gx:u0:lt_5\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              Net_715_5 * Net_715_4 * Net_715_3 * !Net_716_3
            + Net_715_5 * Net_715_4 * !Net_716_4
            + Net_715_5 * Net_715_3 * !Net_716_4 * !Net_716_3
            + Net_715_5 * !Net_716_5
            + Net_715_4 * Net_715_3 * !Net_716_5 * !Net_716_3
            + Net_715_4 * !Net_716_5 * !Net_716_4
            + Net_715_3 * !Net_716_5 * !Net_716_4 * !Net_716_3
        );
        Output = \MODULE_8:g1:a0:gx:u0:lt_5\ (fanout=1)

    MacroCell: Name=\MODULE_8:g1:a0:gx:u0:gt_5\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !Net_715_5 * !Net_715_4 * !Net_715_3 * Net_716_3
            + !Net_715_5 * !Net_715_4 * Net_716_4
            + !Net_715_5 * !Net_715_3 * Net_716_4 * Net_716_3
            + !Net_715_5 * Net_716_5
            + !Net_715_4 * !Net_715_3 * Net_716_5 * Net_716_3
            + !Net_715_4 * Net_716_5 * Net_716_4
            + !Net_715_3 * Net_716_5 * Net_716_4 * Net_716_3
        );
        Output = \MODULE_8:g1:a0:gx:u0:gt_5\ (fanout=2)

    MacroCell: Name=\MODULE_8:g1:a0:gx:u0:gt_2\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !Net_715_2 * !Net_715_1 * !Net_715_0 * Net_716_0
            + !Net_715_2 * !Net_715_1 * Net_716_1
            + !Net_715_2 * !Net_715_0 * Net_716_1 * Net_716_0
            + !Net_715_2 * Net_716_2
            + !Net_715_1 * !Net_715_0 * Net_716_2 * Net_716_0
            + !Net_715_1 * Net_716_2 * Net_716_1
            + !Net_715_0 * Net_716_2 * Net_716_1 * Net_716_0
        );
        Output = \MODULE_8:g1:a0:gx:u0:gt_2\ (fanout=2)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=1)

    MacroCell: Name=\UART:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART:BUART:txn\ * \UART:BUART:tx_state_1\ * 
              !\UART:BUART:tx_bitclk\
            + \UART:BUART:txn\ * \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * !\UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\ * 
              !\UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:txn\ (fanout=2)

    MacroCell: Name=\UART:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\UART:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * !\UART:BUART:tx_fifo_empty\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_fifo_empty\ * !\UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\UART:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\UART:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\UART:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\UART:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * !Net_36
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * 
              !\UART:BUART:pollcount_0\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\UART:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\UART:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * !Net_36 * 
              \UART:BUART:rx_last\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\UART:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:rx_count_0\
        );
        Output = \UART:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\UART:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\UART:BUART:pollcount_1\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:pollcount_1\ * Net_36 * \UART:BUART:pollcount_0\
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_1\ * !Net_36
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_1\ * !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:pollcount_1\ (fanout=4)

    MacroCell: Name=\UART:BUART:pollcount_0\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * !Net_36 * 
              \UART:BUART:pollcount_0\
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * Net_36 * 
              !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:pollcount_0\ (fanout=5)

    MacroCell: Name=\UART:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * !Net_36
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * 
              !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_36
        );
        Output = \UART:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\PWM_1:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_447) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:control_7\
        );
        Output = \PWM_1:PWMUDB:runmode_enable\ (fanout=3)

    MacroCell: Name=\PWM_1:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_447) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:cmp1_less\
        );
        Output = \PWM_1:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_1:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_447) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_1:PWMUDB:prevCompare1\ * \PWM_1:PWMUDB:cmp1_less\
        );
        Output = \PWM_1:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=\MODULE_7:g1:a0:gx:u0:eq_5_split\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              Net_715_6 * !Net_716_6
            + Net_715_5 * !Net_716_5
            + Net_715_4 * !Net_716_4
            + Net_715_3 * !Net_716_3
            + !Net_715_2 * Net_716_2
            + Net_715_2 * !Net_716_2
            + !Net_715_1 * Net_716_1
            + Net_715_1 * !Net_716_1
        );
        Output = \MODULE_7:g1:a0:gx:u0:eq_5_split\ (fanout=1)

    MacroCell: Name=Net_467, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_447) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:runmode_enable\ * \PWM_1:PWMUDB:cmp1_less\
        );
        Output = Net_467 (fanout=2)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\UART:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \UART:Net_9\ ,
            cs_addr_2 => \UART:BUART:tx_state_1\ ,
            cs_addr_1 => \UART:BUART:tx_state_0\ ,
            cs_addr_0 => \UART:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \UART:Net_9\ ,
            cs_addr_0 => \UART:BUART:counter_load_not\ ,
            ce0_reg => \UART:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \UART:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \UART:Net_9\ ,
            cs_addr_2 => \UART:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \UART:BUART:rx_state_0\ ,
            cs_addr_0 => \UART:BUART:rx_bitclk_enable\ ,
            route_si => \UART:BUART:rx_postpoll\ ,
            f0_load => \UART:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\PWM_1:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_447 ,
            cs_addr_2 => \PWM_1:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_1:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_1:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_1:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM_1:PWMUDB:status_3\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\UART:BUART:sTX:TxSts\
        PORT MAP (
            clock => \UART:Net_9\ ,
            status_3 => \UART:BUART:tx_fifo_notfull\ ,
            status_2 => \UART:BUART:tx_status_2\ ,
            status_1 => \UART:BUART:tx_fifo_empty\ ,
            status_0 => \UART:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART:BUART:sRX:RxSts\
        PORT MAP (
            clock => \UART:Net_9\ ,
            status_5 => \UART:BUART:rx_status_5\ ,
            status_4 => \UART:BUART:rx_status_4\ ,
            status_3 => \UART:BUART:rx_status_3\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWM_1:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_447 ,
            status_3 => \PWM_1:PWMUDB:status_3\ ,
            status_2 => \PWM_1:PWMUDB:status_2\ ,
            status_0 => \PWM_1:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\Control_Reg_Actual_Quarter_X:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \Control_Reg_Actual_Quarter_X:control_7\ ,
            control_6 => \Control_Reg_Actual_Quarter_X:control_6\ ,
            control_5 => \Control_Reg_Actual_Quarter_X:control_5\ ,
            control_4 => \Control_Reg_Actual_Quarter_X:control_4\ ,
            control_3 => \Control_Reg_Actual_Quarter_X:control_3\ ,
            control_2 => \Control_Reg_Actual_Quarter_X:control_2\ ,
            control_1 => Net_718_1 ,
            control_0 => Net_718_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\Control_Reg_Actual_Degree_X:Sync:ctrl_reg\
        PORT MAP (
            control_7 => Net_715_7 ,
            control_6 => Net_715_6 ,
            control_5 => Net_715_5 ,
            control_4 => Net_715_4 ,
            control_3 => Net_715_3 ,
            control_2 => Net_715_2 ,
            control_1 => Net_715_1 ,
            control_0 => Net_715_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\Control_Reg_Desired_Quarter_X:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \Control_Reg_Desired_Quarter_X:control_7\ ,
            control_6 => \Control_Reg_Desired_Quarter_X:control_6\ ,
            control_5 => \Control_Reg_Desired_Quarter_X:control_5\ ,
            control_4 => \Control_Reg_Desired_Quarter_X:control_4\ ,
            control_3 => \Control_Reg_Desired_Quarter_X:control_3\ ,
            control_2 => \Control_Reg_Desired_Quarter_X:control_2\ ,
            control_1 => Net_368_1 ,
            control_0 => Net_368_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\Control_Reg_Desired_Degree_X:Sync:ctrl_reg\
        PORT MAP (
            control_7 => Net_716_7 ,
            control_6 => Net_716_6 ,
            control_5 => Net_716_5 ,
            control_4 => Net_716_4 ,
            control_3 => Net_716_3 ,
            control_2 => Net_716_2 ,
            control_1 => Net_716_1 ,
            control_0 => Net_716_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\PWM_1:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_447 ,
            control_7 => \PWM_1:PWMUDB:control_7\ ,
            control_6 => \PWM_1:PWMUDB:control_6\ ,
            control_5 => \PWM_1:PWMUDB:control_5\ ,
            control_4 => \PWM_1:PWMUDB:control_4\ ,
            control_3 => \PWM_1:PWMUDB:control_3\ ,
            control_2 => \PWM_1:PWMUDB:control_2\ ,
            control_1 => \PWM_1:PWMUDB:control_1\ ,
            control_0 => \PWM_1:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Motor_Enable:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \Motor_Enable:control_7\ ,
            control_6 => \Motor_Enable:control_6\ ,
            control_5 => \Motor_Enable:control_5\ ,
            control_4 => \Motor_Enable:control_4\ ,
            control_3 => \Motor_Enable:control_3\ ,
            control_2 => \Motor_Enable:control_2\ ,
            control_1 => \Motor_Enable:control_1\ ,
            control_0 => Net_732 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\UART:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \UART:Net_9\ ,
            load => \UART:BUART:rx_counter_load\ ,
            count_6 => \UART:BUART:rx_count_6\ ,
            count_5 => \UART:BUART:rx_count_5\ ,
            count_4 => \UART:BUART:rx_count_4\ ,
            count_3 => \UART:BUART:rx_count_3\ ,
            count_2 => \UART:BUART:rx_count_2\ ,
            count_1 => \UART:BUART:rx_count_1\ ,
            count_0 => \UART:BUART:rx_count_0\ ,
            tc => \UART:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\I2C_OLED:I2C_IRQ\
        PORT MAP (
            interrupt => \I2C_OLED:Net_697\ );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =\ADC_SAR_X:IRQ\
        PORT MAP (
            interrupt => Net_175 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =X_ADC_Int
        PORT MAP (
            interrupt => Net_175 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =Display_Refresh_Timer_Int
        PORT MAP (
            interrupt => Net_1207 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    3 :    5 :    8 : 37.50 %
Analog Clocks                 :    1 :    3 :    4 : 25.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    4 :   28 :   32 : 12.50 %
IO                            :   17 :   31 :   48 : 35.42 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    1 :    0 :    1 : 100.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    1 :    3 :    4 : 25.00 %
UDB                           :      :      :      :        
  Macrocells                  :   41 :  151 :  192 : 21.35 %
  Unique P-terms              :  110 :  274 :  384 : 28.65 %
  Total P-terms               :  122 :      :      :        
  Datapath Cells              :    4 :   20 :   24 : 16.67 %
  Status Cells                :    4 :   20 :   24 : 16.67 %
    StatusI Registers         :    3 :      :      :        
    Routed Count7 Load/Enable :    1 :      :      :        
  Control Cells               :    7 :   17 :   24 : 29.17 %
    Control Registers         :    6 :      :      :        
    Count7 Cells              :    1 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    1 :    1 :    2 : 50.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.121ms
Tech Mapping phase: Elapsed time ==> 0s.186ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_4@[IOP=(15)][IoId=(4)] : Analog_Pin_X(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : LED_Pin(0) (fixed)
IO_6@[IOP=(12)][IoId=(6)] : RX_Pin(0) (fixed)
IO_0@[IOP=(12)][IoId=(0)] : SCL_1(0) (fixed)
IO_1@[IOP=(12)][IoId=(1)] : SDA_1(0) (fixed)
IO_6@[IOP=(2)][IoId=(6)] : SW_DOWN_Pin(0) (fixed)
IO_2@[IOP=(1)][IoId=(2)] : SW_LEFT_Pin(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : SW_RIGHT_Pin(0) (fixed)
IO_7@[IOP=(2)][IoId=(7)] : SW_UP_Pin(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : TX_Pin(0) (fixed)
IO_1@[IOP=(3)][IoId=(1)] : Analog_Pin_2(0)
SAR[1]@[FFB(SAR,1)] : \ADC_SAR_X:ADC_SAR\ (SAR-ExtVref)
IO_2@[IOP=(0)][IoId=(2)] : \ADC_SAR_X:ExtVref(0)\ (SAR-ExtVref)
Log: apr.M0058: The analog placement iterative improvement is 80% done. (App=cydsfit)
Analog Placement Results:
IO_4@[IOP=(15)][IoId=(4)] : Analog_Pin_X(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : LED_Pin(0) (fixed)
IO_6@[IOP=(12)][IoId=(6)] : RX_Pin(0) (fixed)
IO_0@[IOP=(12)][IoId=(0)] : SCL_1(0) (fixed)
IO_1@[IOP=(12)][IoId=(1)] : SDA_1(0) (fixed)
IO_6@[IOP=(2)][IoId=(6)] : SW_DOWN_Pin(0) (fixed)
IO_2@[IOP=(1)][IoId=(2)] : SW_LEFT_Pin(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : SW_RIGHT_Pin(0) (fixed)
IO_7@[IOP=(2)][IoId=(7)] : SW_UP_Pin(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : TX_Pin(0) (fixed)
IO_2@[IOP=(2)][IoId=(2)] : Analog_Pin_2(0)
SAR[0]@[FFB(SAR,0)] : \ADC_SAR_X:ADC_SAR\ (SAR-ExtVref)
IO_4@[IOP=(0)][IoId=(4)] : \ADC_SAR_X:ExtVref(0)\ (SAR-ExtVref)

Analog Placement phase: Elapsed time ==> 0s.095ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.001ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: Net_156 {
    sar_0_vplus
    agl0_x_sar_0_vplus
    agl0
    agl0_x_p15_4
    p15_4
  }
  Net: \ADC_SAR_X:Net_126\ {
    sar_0_vrefhi
    sar_0_vminus_x_sar_0_vrefhi
    sar_0_vminus
  }
  Net: \ADC_SAR_X:Net_215\ {
    p0_4
    p0_4_exvref
  }
  Net: \ADC_SAR_X:Net_248\ {
  }
}
Map of item to net {
  sar_0_vplus                                      -> Net_156
  agl0_x_sar_0_vplus                               -> Net_156
  agl0                                             -> Net_156
  agl0_x_p15_4                                     -> Net_156
  p15_4                                            -> Net_156
  sar_0_vrefhi                                     -> \ADC_SAR_X:Net_126\
  sar_0_vminus_x_sar_0_vrefhi                      -> \ADC_SAR_X:Net_126\
  sar_0_vminus                                     -> \ADC_SAR_X:Net_126\
  p0_4                                             -> \ADC_SAR_X:Net_215\
  p0_4_exvref                                      -> \ADC_SAR_X:Net_215\
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.243ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 1.2 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   20 :   28 :   48 :  41.67%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            7.40
                   Pterms :            5.80
               Macrocells :            2.05
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.001ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.054ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         11 :      10.64 :       3.73
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=2, #inputs=4, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_40, Mode=(Combinatorial) @ [UDB=(0,0)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:txn\
        );
        Output = Net_40 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:rx_count_0\
        );
        Output = \UART:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,0)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_fifonotempty\ * \UART:BUART:rx_state_stop1_reg\
        );
        Output = \UART:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=2, #inputs=7, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\MODULE_8:g1:a0:gx:u0:lt_7\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              Net_715_7 * Net_715_6 * !Net_716_6
            + Net_715_7 * !Net_716_7
            + Net_715_6 * !Net_716_7 * !Net_716_6
        );
        Output = \MODULE_8:g1:a0:gx:u0:lt_7\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART:BUART:pollcount_1\
            + Net_36 * \UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=2, #inputs=6, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(0,2)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(0,2)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,2)][LB=1] #macrocells=2, #inputs=5, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\PWM_1:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_447) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:control_7\
        );
        Output = \PWM_1:PWMUDB:runmode_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \UART:Net_9\ ,
        cs_addr_0 => \UART:BUART:counter_load_not\ ,
        ce0_reg => \UART:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \UART:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM_1:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_447 ,
        control_7 => \PWM_1:PWMUDB:control_7\ ,
        control_6 => \PWM_1:PWMUDB:control_6\ ,
        control_5 => \PWM_1:PWMUDB:control_5\ ,
        control_4 => \PWM_1:PWMUDB:control_4\ ,
        control_3 => \PWM_1:PWMUDB:control_3\ ,
        control_2 => \PWM_1:PWMUDB:control_2\ ,
        control_1 => \PWM_1:PWMUDB:control_1\ ,
        control_0 => \PWM_1:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=0] #macrocells=2, #inputs=9, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_476, Mode=(Combinatorial) @ [UDB=(0,3)][LB=0][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !Net_718_1 * Net_368_1 * Net_467 * Net_732
            + Net_718_1 * !Net_368_1 * Net_467 * Net_732
            + !Net_718_0 * Net_368_0 * Net_467 * Net_732
            + Net_718_0 * !Net_368_0 * Net_467 * Net_732
            + !Net_715_7 * Net_716_7 * Net_467 * Net_732
            + Net_715_7 * !Net_716_7 * Net_467 * Net_732
            + Net_467 * Net_732 * !\MODULE_7:g1:a0:gx:u0:eq_5\
        );
        Output = Net_476 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_177, Mode=(Combinatorial) @ [UDB=(0,3)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_467
        );
        Output = Net_177 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,3)][LB=1] #macrocells=2, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\MODULE_8:g1:a0:gx:u0:gt_7\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_715_7 * !Net_715_6 * Net_716_6
            + !Net_715_7 * Net_716_7
            + !Net_715_6 * Net_716_7 * Net_716_6
        );
        Output = \MODULE_8:g1:a0:gx:u0:gt_7\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART:BUART:txn\, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART:BUART:txn\ * \UART:BUART:tx_state_1\ * 
              !\UART:BUART:tx_bitclk\
            + \UART:BUART:txn\ * \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * !\UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\ * 
              !\UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

controlcell: Name =\Control_Reg_Actual_Quarter_X:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \Control_Reg_Actual_Quarter_X:control_7\ ,
        control_6 => \Control_Reg_Actual_Quarter_X:control_6\ ,
        control_5 => \Control_Reg_Actual_Quarter_X:control_5\ ,
        control_4 => \Control_Reg_Actual_Quarter_X:control_4\ ,
        control_3 => \Control_Reg_Actual_Quarter_X:control_3\ ,
        control_2 => \Control_Reg_Actual_Quarter_X:control_2\ ,
        control_1 => Net_718_1 ,
        control_0 => Net_718_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(0,4)] contents:
LAB@[UDB=(0,4)][LB=0] #macrocells=1, #inputs=9, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_491_split, Mode=(Combinatorial) @ [UDB=(0,4)][LB=0][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              Net_718_1 * Net_718_0 * !\MODULE_8:g1:a0:gx:u0:gt_7\ * 
              \MODULE_8:g1:a0:gx:u0:lt_5\ * !\MODULE_8:g1:a0:gx:u0:gt_5\
            + Net_718_1 * !Net_368_0 * !\MODULE_8:g1:a0:gx:u0:gt_7\ * 
              \MODULE_8:g1:a0:gx:u0:lt_5\ * !\MODULE_8:g1:a0:gx:u0:gt_5\
            + Net_718_1 * !Net_368_0 * !\MODULE_8:g1:a0:gx:u0:gt_7\ * 
              !\MODULE_8:g1:a0:gx:u0:gt_5\ * !\MODULE_8:g1:a0:gx:u0:gt_2\
            + Net_718_0 * !Net_368_1 * !\MODULE_8:g1:a0:gx:u0:gt_7\ * 
              \MODULE_8:g1:a0:gx:u0:lt_5\ * !\MODULE_8:g1:a0:gx:u0:gt_5\
            + Net_718_0 * !Net_368_1 * !\MODULE_8:g1:a0:gx:u0:gt_7\ * 
              !\MODULE_8:g1:a0:gx:u0:gt_5\ * !\MODULE_8:g1:a0:gx:u0:gt_2\
            + !Net_368_1 * !Net_368_0 * \MODULE_8:g1:a0:gx:u0:lt_7\ * 
              !\MODULE_8:g1:a0:gx:u0:gt_7\
            + !Net_368_1 * !Net_368_0 * !\MODULE_8:g1:a0:gx:u0:gt_7\ * 
              \MODULE_8:g1:a0:gx:u0:lt_5\ * !\MODULE_8:g1:a0:gx:u0:gt_5\
            + !Net_368_1 * !Net_368_0 * !\MODULE_8:g1:a0:gx:u0:gt_7\ * 
              !\MODULE_8:g1:a0:gx:u0:gt_5\ * !\MODULE_8:g1:a0:gx:u0:gt_2\
        );
        Output = Net_491_split (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,4)][LB=1] #macrocells=1, #inputs=9, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_491, Mode=(Combinatorial) @ [UDB=(0,4)][LB=1][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              Net_718_1 * Net_718_0 * !Net_368_0
            + Net_718_1 * Net_718_0 * \MODULE_8:g1:a0:gx:u0:lt_7\ * 
              !\MODULE_8:g1:a0:gx:u0:gt_7\
            + Net_718_1 * Net_718_0 * !\MODULE_8:g1:a0:gx:u0:gt_7\ * 
              !\MODULE_8:g1:a0:gx:u0:gt_5\ * !\MODULE_8:g1:a0:gx:u0:gt_2\
            + Net_718_1 * !Net_368_1
            + Net_718_1 * !Net_368_0 * \MODULE_8:g1:a0:gx:u0:lt_7\ * 
              !\MODULE_8:g1:a0:gx:u0:gt_7\
            + Net_718_0 * !Net_368_1 * !Net_368_0
            + Net_718_0 * !Net_368_1 * \MODULE_8:g1:a0:gx:u0:lt_7\ * 
              !\MODULE_8:g1:a0:gx:u0:gt_7\
            + Net_491_split
        );
        Output = Net_491 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

controlcell: Name =\Control_Reg_Desired_Quarter_X:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \Control_Reg_Desired_Quarter_X:control_7\ ,
        control_6 => \Control_Reg_Desired_Quarter_X:control_6\ ,
        control_5 => \Control_Reg_Desired_Quarter_X:control_5\ ,
        control_4 => \Control_Reg_Desired_Quarter_X:control_4\ ,
        control_3 => \Control_Reg_Desired_Quarter_X:control_3\ ,
        control_2 => \Control_Reg_Desired_Quarter_X:control_2\ ,
        control_1 => Net_368_1 ,
        control_0 => Net_368_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=3, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * !Net_36 * 
              \UART:BUART:rx_last\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(1,0)][LB=0][MC=1]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * !Net_36
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * 
              !\UART:BUART:pollcount_0\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,0)][LB=1] #macrocells=4, #inputs=9, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:pollcount_1\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:pollcount_1\ * Net_36 * \UART:BUART:pollcount_0\
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_1\ * !Net_36
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_1\ * !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:pollcount_1\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:pollcount_0\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * !Net_36 * 
              \UART:BUART:pollcount_0\
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * Net_36 * 
              !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:pollcount_0\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:rx_last\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_36
        );
        Output = \UART:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\PWM_1:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_447 ,
        cs_addr_2 => \PWM_1:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_1:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_1:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_1:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM_1:PWMUDB:status_3\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

count7cell: Name =\UART:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \UART:Net_9\ ,
        load => \UART:BUART:rx_counter_load\ ,
        count_6 => \UART:BUART:rx_count_6\ ,
        count_5 => \UART:BUART:rx_count_5\ ,
        count_4 => \UART:BUART:rx_count_4\ ,
        count_3 => \UART:BUART:rx_count_3\ ,
        count_2 => \UART:BUART:rx_count_2\ ,
        count_1 => \UART:BUART:rx_count_1\ ,
        count_0 => \UART:BUART:rx_count_0\ ,
        tc => \UART:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=1, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\MODULE_7:g1:a0:gx:u0:eq_5_split\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              Net_715_6 * !Net_716_6
            + Net_715_5 * !Net_716_5
            + Net_715_4 * !Net_716_4
            + Net_715_3 * !Net_716_3
            + !Net_715_2 * Net_716_2
            + Net_715_2 * !Net_716_2
            + !Net_715_1 * Net_716_1
            + Net_715_1 * !Net_716_1
        );
        Output = \MODULE_7:g1:a0:gx:u0:eq_5_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,1)][LB=1] #macrocells=2, #inputs=8, #pterms=8
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\MODULE_8:g1:a0:gx:u0:gt_2\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !Net_715_2 * !Net_715_1 * !Net_715_0 * Net_716_0
            + !Net_715_2 * !Net_715_1 * Net_716_1
            + !Net_715_2 * !Net_715_0 * Net_716_1 * Net_716_0
            + !Net_715_2 * Net_716_2
            + !Net_715_1 * !Net_715_0 * Net_716_2 * Net_716_0
            + !Net_715_1 * Net_716_2 * Net_716_1
            + !Net_715_0 * Net_716_2 * Net_716_1 * Net_716_0
        );
        Output = \MODULE_8:g1:a0:gx:u0:gt_2\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_load_fifo\ * \UART:BUART:rx_fifofull\
        );
        Output = \UART:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \UART:Net_9\ ,
        cs_addr_2 => \UART:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \UART:BUART:rx_state_0\ ,
        cs_addr_0 => \UART:BUART:rx_bitclk_enable\ ,
        route_si => \UART:BUART:rx_postpoll\ ,
        f0_load => \UART:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART:BUART:sRX:RxSts\
    PORT MAP (
        clock => \UART:Net_9\ ,
        status_5 => \UART:BUART:rx_status_5\ ,
        status_4 => \UART:BUART:rx_status_4\ ,
        status_3 => \UART:BUART:rx_status_3\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Control_Reg_Desired_Degree_X:Sync:ctrl_reg\
    PORT MAP (
        control_7 => Net_716_7 ,
        control_6 => Net_716_6 ,
        control_5 => Net_716_5 ,
        control_4 => Net_716_4 ,
        control_3 => Net_716_3 ,
        control_2 => Net_716_2 ,
        control_1 => Net_716_1 ,
        control_0 => Net_716_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=3, #inputs=6, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(1,2)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * !\UART:BUART:tx_fifo_empty\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_fifo_empty\ * !\UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,2)][LB=1] #macrocells=4, #inputs=12, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * !Net_36
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * 
              !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_fifo_notfull\
        );
        Output = \UART:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(1,2)][LB=1][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }
}

statusicell: Name =\UART:BUART:sTX:TxSts\
    PORT MAP (
        clock => \UART:Net_9\ ,
        status_3 => \UART:BUART:tx_fifo_notfull\ ,
        status_2 => \UART:BUART:tx_status_2\ ,
        status_1 => \UART:BUART:tx_fifo_empty\ ,
        status_0 => \UART:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Motor_Enable:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \Motor_Enable:control_7\ ,
        control_6 => \Motor_Enable:control_6\ ,
        control_5 => \Motor_Enable:control_5\ ,
        control_4 => \Motor_Enable:control_4\ ,
        control_3 => \Motor_Enable:control_3\ ,
        control_2 => \Motor_Enable:control_2\ ,
        control_1 => \Motor_Enable:control_1\ ,
        control_0 => Net_732 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=Net_467, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_447) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:runmode_enable\ * \PWM_1:PWMUDB:cmp1_less\
        );
        Output = Net_467 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,3)][LB=1] #macrocells=2, #inputs=6, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\MODULE_8:g1:a0:gx:u0:lt_5\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              Net_715_5 * Net_715_4 * Net_715_3 * !Net_716_3
            + Net_715_5 * Net_715_4 * !Net_716_4
            + Net_715_5 * Net_715_3 * !Net_716_4 * !Net_716_3
            + Net_715_5 * !Net_716_5
            + Net_715_4 * Net_715_3 * !Net_716_5 * !Net_716_3
            + Net_715_4 * !Net_716_5 * !Net_716_4
            + Net_715_3 * !Net_716_5 * !Net_716_4 * !Net_716_3
        );
        Output = \MODULE_8:g1:a0:gx:u0:lt_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(1,3)][LB=1][MC=2]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \UART:Net_9\ ,
        cs_addr_2 => \UART:BUART:tx_state_1\ ,
        cs_addr_1 => \UART:BUART:tx_state_0\ ,
        cs_addr_0 => \UART:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Control_Reg_Actual_Degree_X:Sync:ctrl_reg\
    PORT MAP (
        control_7 => Net_715_7 ,
        control_6 => Net_715_6 ,
        control_5 => Net_715_5 ,
        control_4 => Net_715_4 ,
        control_3 => Net_715_3 ,
        control_2 => Net_715_2 ,
        control_1 => Net_715_1 ,
        control_0 => Net_715_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(1,4)] contents:
LAB@[UDB=(1,4)][LB=0] #macrocells=3, #inputs=11, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\MODULE_7:g1:a0:gx:u0:eq_5\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=0][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        !(
              !Net_715_6 * Net_716_6
            + !Net_715_5 * Net_716_5
            + !Net_715_4 * Net_716_4
            + !Net_715_3 * Net_716_3
            + \MODULE_7:g1:a0:gx:u0:eq_5_split\
        );
        Output = \MODULE_7:g1:a0:gx:u0:eq_5\ (fanout=1)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\PWM_1:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(1,4)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_447) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:cmp1_less\
        );
        Output = \PWM_1:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWM_1:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(1,4)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_447) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_1:PWMUDB:prevCompare1\ * \PWM_1:PWMUDB:cmp1_less\
        );
        Output = \PWM_1:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,4)][LB=1] #macrocells=2, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\MODULE_8:g1:a0:gx:u0:gt_5\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !Net_715_5 * !Net_715_4 * !Net_715_3 * Net_716_3
            + !Net_715_5 * !Net_715_4 * Net_716_4
            + !Net_715_5 * !Net_715_3 * Net_716_4 * Net_716_3
            + !Net_715_5 * Net_716_5
            + !Net_715_4 * !Net_715_3 * Net_716_5 * Net_716_3
            + !Net_715_4 * Net_716_5 * Net_716_4
            + !Net_715_3 * Net_716_5 * Net_716_4 * Net_716_3
        );
        Output = \MODULE_8:g1:a0:gx:u0:gt_5\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_1:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:runmode_enable\ * \PWM_1:PWMUDB:tc_i\
        );
        Output = \PWM_1:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

statusicell: Name =\PWM_1:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_447 ,
        status_3 => \PWM_1:PWMUDB:status_3\ ,
        status_2 => \PWM_1:PWMUDB:status_2\ ,
        status_0 => \PWM_1:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,5)] contents:
LAB@[UDB=(1,5)][LB=0] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(1,5)][LB=0][MC=2]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

UDB [UDB=(2,0)] is empty.
UDB [UDB=(2,1)] is empty.
UDB [UDB=(2,2)] is empty.
UDB [UDB=(2,3)] is empty.
UDB [UDB=(2,4)] is empty.
UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] is empty.
UDB [UDB=(3,1)] is empty.
UDB [UDB=(3,2)] is empty.
UDB [UDB=(3,3)] is empty.
UDB [UDB=(3,4)] is empty.
UDB [UDB=(3,5)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =Display_Refresh_Timer_Int
        PORT MAP (
            interrupt => Net_1207 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =X_ADC_Int
        PORT MAP (
            interrupt => Net_175 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =\ADC_SAR_X:IRQ\
        PORT MAP (
            interrupt => Net_175 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(15)] 
    interrupt: Name =\I2C_OLED:I2C_IRQ\
        PORT MAP (
            interrupt => \I2C_OLED:Net_697\ );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=1]: 
Pin : Name = Analog_Pin_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Analog_Pin_2(0)__PA ,
        pad => Analog_Pin_2(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = \ADC_SAR_X:ExtVref(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \ADC_SAR_X:ExtVref(0)\__PA ,
        analog_term => \ADC_SAR_X:Net_215\ ,
        pad => \ADC_SAR_X:ExtVref(0)_PAD\ );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=2]: 
Pin : Name = SW_LEFT_Pin(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => SW_LEFT_Pin(0)__PA ,
        annotation => Net_28 ,
        pad => SW_LEFT_Pin(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = SW_RIGHT_Pin(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => SW_RIGHT_Pin(0)__PA ,
        annotation => Net_30 ,
        pad => SW_RIGHT_Pin(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=1]: 
Pin : Name = LED_Pin(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_Pin(0)__PA ,
        annotation => Net_19 ,
        pad => LED_Pin(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = SW_DOWN_Pin(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => SW_DOWN_Pin(0)__PA ,
        annotation => Net_26 ,
        pad => SW_DOWN_Pin(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = SW_UP_Pin(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => SW_UP_Pin(0)__PA ,
        annotation => Net_24 ,
        pad => SW_UP_Pin(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=2]: 
Pin : Name = X_Dir_Pin(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => X_Dir_Pin(0)__PA ,
        pin_input => Net_491 ,
        pad => X_Dir_Pin(0)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
[IoId=0]: 
Pin : Name = SCL_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => SCL_1(0)__PA ,
        fb => \I2C_OLED:Net_1109_0\ ,
        pin_input => \I2C_OLED:Net_643_0\ ,
        pad => SCL_1(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = SDA_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => SDA_1(0)__PA ,
        fb => \I2C_OLED:Net_1109_1\ ,
        pin_input => \I2C_OLED:sda_x_wire\ ,
        pad => SDA_1(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = X_Step_Pin(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => X_Step_Pin(0)__PA ,
        pin_input => Net_476 ,
        pad => X_Step_Pin(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = RX_Pin(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RX_Pin(0)__PA ,
        fb => Net_36 ,
        pad => RX_Pin(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = TX_Pin(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => TX_Pin(0)__PA ,
        pin_input => Net_40 ,
        pad => TX_Pin(0)_PAD );
    Properties:
    {
    }

Port 15 contains the following IO cells:
[IoId=4]: 
Pin : Name = Analog_Pin_X(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Analog_Pin_X(0)__PA ,
        analog_term => Net_156 ,
        pad => Analog_Pin_X(0)_PAD );
    Properties:
    {
    }

ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            aclk_glb_0 => \ADC_SAR_X:Net_385\ ,
            aclk_0 => \ADC_SAR_X:Net_385_local\ ,
            clk_a_dig_glb_0 => \ADC_SAR_X:Net_381\ ,
            clk_a_dig_0 => \ADC_SAR_X:Net_381_local\ ,
            dclk_glb_0 => \UART:Net_9\ ,
            dclk_0 => \UART:Net_9_local\ ,
            dclk_glb_1 => Net_447 ,
            dclk_1 => Net_447_local ,
            dclk_glb_2 => Net_10 ,
            dclk_2 => Net_10_local );
        Properties:
        {
        }
Comparator group 0: empty
DFB group 0: empty
DSM group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: 
    I2C Block @ F(I2C,0): 
    i2ccell: Name =\I2C_OLED:I2C_FF\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            scl_in => \I2C_OLED:Net_1109_0\ ,
            sda_in => \I2C_OLED:Net_1109_1\ ,
            scl_out => \I2C_OLED:Net_643_0\ ,
            sda_out => \I2C_OLED:sda_x_wire\ ,
            interrupt => \I2C_OLED:Net_697\ );
        Properties:
        {
            cy_registers = ""
            use_wakeup = 0
        }
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: empty
SPC group 0: empty
Timer group 0: 
    Timer Block @ F(Timer,0): 
    timercell: Name =\Display_Refresh_Timer:TimerHW\
        PORT MAP (
            clock => Net_10 ,
            enable => __ONE__ ,
            tc => Net_1207 ,
            cmp => \Display_Refresh_Timer:Net_261\ ,
            irq => \Display_Refresh_Timer:Net_57\ );
        Properties:
        {
            cy_registers = ""
        }
USB group 0: empty
VIDAC group 0: empty
OpAmp group 0: empty
CsAbuf group 0: empty
Vref group 0: empty
LPF group 0: empty
SAR group 0: 
    SAR Block @ F(SAR,0): 
    sarcell: Name =\ADC_SAR_X:ADC_SAR\
        PORT MAP (
            vplus => Net_156 ,
            vminus => \ADC_SAR_X:Net_126\ ,
            ext_pin => \ADC_SAR_X:Net_215\ ,
            vrefhi_out => \ADC_SAR_X:Net_126\ ,
            vref => \ADC_SAR_X:Net_248\ ,
            clock => \ADC_SAR_X:Net_385\ ,
            pump_clock => \ADC_SAR_X:Net_385\ ,
            sof_udb => Net_177 ,
            irq => \ADC_SAR_X:Net_252\ ,
            next => Net_176 ,
            data_out_udb_11 => \ADC_SAR_X:Net_207_11\ ,
            data_out_udb_10 => \ADC_SAR_X:Net_207_10\ ,
            data_out_udb_9 => \ADC_SAR_X:Net_207_9\ ,
            data_out_udb_8 => \ADC_SAR_X:Net_207_8\ ,
            data_out_udb_7 => \ADC_SAR_X:Net_207_7\ ,
            data_out_udb_6 => \ADC_SAR_X:Net_207_6\ ,
            data_out_udb_5 => \ADC_SAR_X:Net_207_5\ ,
            data_out_udb_4 => \ADC_SAR_X:Net_207_4\ ,
            data_out_udb_3 => \ADC_SAR_X:Net_207_3\ ,
            data_out_udb_2 => \ADC_SAR_X:Net_207_2\ ,
            data_out_udb_1 => \ADC_SAR_X:Net_207_1\ ,
            data_out_udb_0 => \ADC_SAR_X:Net_207_0\ ,
            eof_udb => Net_175 );
        Properties:
        {
            cy_registers = ""
        }
ANAIF group 0: empty
PHUB group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                        | 
Port | Pin | Fixed |      Type |       Drive Mode |                   Name | Connections
-----+-----+-------+-----------+------------------+------------------------+-----------------------------------------------------
   0 |   1 |       |      NONE |      HI_Z_ANALOG |        Analog_Pin_2(0) | 
     |   4 |       |      NONE |      HI_Z_ANALOG | \ADC_SAR_X:ExtVref(0)\ | Analog(\ADC_SAR_X:Net_215\)
-----+-----+-------+-----------+------------------+------------------------+-----------------------------------------------------
   1 |   2 |     * |      NONE |      RES_PULL_UP |         SW_LEFT_Pin(0) | 
     |   6 |     * |      NONE |      RES_PULL_UP |        SW_RIGHT_Pin(0) | 
-----+-----+-------+-----------+------------------+------------------------+-----------------------------------------------------
   2 |   1 |     * |      NONE |         CMOS_OUT |             LED_Pin(0) | 
     |   6 |     * |      NONE |      RES_PULL_UP |         SW_DOWN_Pin(0) | 
     |   7 |     * |      NONE |      RES_PULL_UP |           SW_UP_Pin(0) | 
-----+-----+-------+-----------+------------------+------------------------+-----------------------------------------------------
   3 |   2 |       |      NONE |         CMOS_OUT |           X_Dir_Pin(0) | In(Net_491)
-----+-----+-------+-----------+------------------+------------------------+-----------------------------------------------------
  12 |   0 |     * |      NONE |      RES_PULL_UP |               SCL_1(0) | FB(\I2C_OLED:Net_1109_0\), In(\I2C_OLED:Net_643_0\)
     |   1 |     * |      NONE |      RES_PULL_UP |               SDA_1(0) | FB(\I2C_OLED:Net_1109_1\), In(\I2C_OLED:sda_x_wire\)
     |   3 |       |      NONE |         CMOS_OUT |          X_Step_Pin(0) | In(Net_476)
     |   6 |     * |      NONE |     HI_Z_DIGITAL |              RX_Pin(0) | FB(Net_36)
     |   7 |     * |      NONE |         CMOS_OUT |              TX_Pin(0) | In(Net_40)
-----+-----+-------+-----------+------------------+------------------------+-----------------------------------------------------
  15 |   4 |     * |      NONE |      HI_Z_ANALOG |        Analog_Pin_X(0) | Analog(Net_156)
---------------------------------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.050ms
Digital Placement phase: Elapsed time ==> 1s.539ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "AntennaRotator_r.vh2" --pcf-path "AntennaRotator.pco" --des-name "AntennaRotator" --dsf-path "AntennaRotator.dsf" --sdc-path "AntennaRotator.sdc" --lib-path "AntennaRotator_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 1s.700ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.133ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.045ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in AntennaRotator_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.458ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.204ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 4s.726ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 4s.727ms
API generation phase: Elapsed time ==> 1s.305ms
Dependency generation phase: Elapsed time ==> 0s.010ms
Cleanup phase: Elapsed time ==> 0s.000ms
