DP_LINK_SCRAMBLING_DISABLE,VAR_0
DP_LINK_TRAIN_MASK,VAR_1
DP_LINK_TRAIN_MASK_CPT,VAR_2
DP_LINK_TRAIN_OFF,VAR_3
DP_LINK_TRAIN_OFF_CPT,VAR_4
DP_LINK_TRAIN_PAT_1,VAR_5
DP_LINK_TRAIN_PAT_1_CPT,VAR_6
DP_LINK_TRAIN_PAT_2,VAR_7
DP_LINK_TRAIN_PAT_2_CPT,VAR_8
DP_TP_CTL,FUNC_0
DP_TP_CTL_LINK_TRAIN_MASK,VAR_9
DP_TP_CTL_LINK_TRAIN_NORMAL,VAR_10
DP_TP_CTL_LINK_TRAIN_PAT1,VAR_11
DP_TP_CTL_LINK_TRAIN_PAT2,VAR_12
DP_TP_CTL_LINK_TRAIN_PAT3,VAR_13
DP_TP_CTL_LINK_TRAIN_PAT4,VAR_14
DP_TP_CTL_SCRAMBLE_DISABLE,VAR_15
DP_TRAINING_PATTERN_MASK,VAR_16
DRM_DEBUG_KMS,FUNC_1
HAS_DDI,FUNC_2
HAS_PCH_CPT,FUNC_3
I915_READ,FUNC_4
I915_WRITE,FUNC_5
IS_IVYBRIDGE,FUNC_6
PORT_A,VAR_17
dp_to_dig_port,FUNC_7
dp_to_i915,FUNC_8
drm_dp_training_pattern_mask,FUNC_9
_intel_dp_set_link_train,FUNC_10
intel_dp,VAR_18
DP,VAR_19
dp_train_pat,VAR_20
dev_priv,VAR_21
intel_dig_port,VAR_22
port,VAR_23
train_pat_mask,VAR_24
temp,VAR_25
