verilator --lint-only --Wall --Wno-DECLFILENAME --Wno-EOFNEWLINE --top-module spi_adc /home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/librelane/runs/RUN_2025-12-07_14-16-00/01-verilator-lint/_deps.vlt /home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/librelane/runs/RUN_2025-12-07_14-16-00/tmp/6f56e5f10d4e4b5db31a007c2fb8bf75.bb.v /home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/spi_adc.v /home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_controller.v /home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v --Wno-fatal --relative-includes --Werror-LATCH +define+PDK_sky130A +define+SCL_sky130_fd_sc_hd +define+__librelane__ +define+__pnr__ +define+USE_POWER_PINS
