<stg><name>tiled_conv_Pipeline_VITIS_LOOP_92_2_VITIS_LOOP_93_3</name>


<trans_list>

<trans id="74" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="2" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="2" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %indvar_flatten28 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten28"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:3 %store_ln0 = store i4 0, i4 %indvar_flatten28

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:4 %store_ln0 = store i2 0, i2 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:5 %store_ln0 = store i2 0, i2 %j

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:6 %br_ln0 = br void %for.body8.i102

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.body8.i102:0 %indvar_flatten28_load = load i4 %indvar_flatten28

]]></Node>
<StgValue><ssdm name="indvar_flatten28_load"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body8.i102:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.body8.i102:2 %icmp_ln92 = icmp_eq  i4 %indvar_flatten28_load, i4 9

]]></Node>
<StgValue><ssdm name="icmp_ln92"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.body8.i102:3 %add_ln92_1 = add i4 %indvar_flatten28_load, i4 1

]]></Node>
<StgValue><ssdm name="add_ln92_1"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body8.i102:4 %br_ln92 = br i1 %icmp_ln92, void %for.inc16.i, void %_Z12quarter_dropPA3_A3_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln92"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
for.inc16.i:1 %j_load = load i2 %j

]]></Node>
<StgValue><ssdm name="j_load"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
for.inc16.i:2 %i_load = load i2 %i

]]></Node>
<StgValue><ssdm name="i_load"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc16.i:3 %add_ln92 = add i2 %i_load, i2 1

]]></Node>
<StgValue><ssdm name="add_ln92"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc16.i:6 %icmp_ln93 = icmp_eq  i2 %j_load, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln93"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
for.inc16.i:7 %select_ln92 = select i1 %icmp_ln93, i2 0, i2 %j_load

]]></Node>
<StgValue><ssdm name="select_ln92"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
for.inc16.i:8 %select_ln92_1 = select i1 %icmp_ln93, i2 %add_ln92, i2 %i_load

]]></Node>
<StgValue><ssdm name="select_ln92_1"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="3" op_0_bw="2">
<![CDATA[
for.inc16.i:12 %zext_ln92 = zext i2 %select_ln92_1

]]></Node>
<StgValue><ssdm name="zext_ln92"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="3" op_0_bw="2">
<![CDATA[
for.inc16.i:18 %j_4_cast = zext i2 %select_ln92

]]></Node>
<StgValue><ssdm name="j_4_cast"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc16.i:20 %add_ln94_1 = add i3 %j_4_cast, i3 %zext_ln92

]]></Node>
<StgValue><ssdm name="add_ln94_1"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc.i109:0 %add_ln93 = add i2 %select_ln92, i2 1

]]></Node>
<StgValue><ssdm name="add_ln93"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.i109:1 %store_ln93 = store i4 %add_ln92_1, i4 %indvar_flatten28

]]></Node>
<StgValue><ssdm name="store_ln93"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.i109:2 %store_ln93 = store i2 %select_ln92_1, i2 %i

]]></Node>
<StgValue><ssdm name="store_ln93"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.i109:3 %store_ln93 = store i2 %add_ln93, i2 %j

]]></Node>
<StgValue><ssdm name="store_ln93"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0">
<![CDATA[
_Z12quarter_dropPA3_A3_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32">
<![CDATA[
for.inc16.i:0 %p_out_load = load i32 %p_out

]]></Node>
<StgValue><ssdm name="p_out_load"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc16.i:4 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_92_2_VITIS_LOOP_93_3_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc16.i:5 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="4" op_0_bw="2">
<![CDATA[
for.inc16.i:9 %zext_ln96 = zext i2 %select_ln92_1

]]></Node>
<StgValue><ssdm name="zext_ln96"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
for.inc16.i:10 %tmp_s = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %select_ln92_1, i2 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc16.i:11 %sub_ln96 = sub i4 %tmp_s, i4 %zext_ln96

]]></Node>
<StgValue><ssdm name="sub_ln96"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc16.i:13 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="4" op_0_bw="2">
<![CDATA[
for.inc16.i:14 %zext_ln96_1 = zext i2 %select_ln92

]]></Node>
<StgValue><ssdm name="zext_ln96_1"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc16.i:15 %add_ln96 = add i4 %sub_ln96, i4 %zext_ln96_1

]]></Node>
<StgValue><ssdm name="add_ln96"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="4">
<![CDATA[
for.inc16.i:16 %zext_ln96_2 = zext i4 %add_ln96

]]></Node>
<StgValue><ssdm name="zext_ln96_2"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="4" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc16.i:17 %max_pool_out_buf_V_0_addr = getelementptr i15 %max_pool_out_buf_V_0, i64 0, i64 %zext_ln96_2

]]></Node>
<StgValue><ssdm name="max_pool_out_buf_V_0_addr"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc16.i:19 %specloopname_ln93 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10

]]></Node>
<StgValue><ssdm name="specloopname_ln93"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="6" op_0_bw="3">
<![CDATA[
for.inc16.i:21 %zext_ln94_1 = zext i3 %add_ln94_1

]]></Node>
<StgValue><ssdm name="zext_ln94_1"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
for.inc16.i:22 %shl_ln4 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %add_ln94_1, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln4"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="6" op_0_bw="5">
<![CDATA[
for.inc16.i:23 %zext_ln94 = zext i5 %shl_ln4

]]></Node>
<StgValue><ssdm name="zext_ln94"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc16.i:24 %sub_ln94 = sub i6 %zext_ln94, i6 %zext_ln94_1

]]></Node>
<StgValue><ssdm name="sub_ln94"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc16.i:25 %icmp_ln209 = icmp_eq  i6 %sub_ln94, i6 1

]]></Node>
<StgValue><ssdm name="icmp_ln209"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc16.i:26 %p_Val2_s = select i1 %icmp_ln209, i32 31, i32 %p_out_load

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="32">
<![CDATA[
for.inc16.i:27 %trunc_ln728 = trunc i32 %p_Val2_s

]]></Node>
<StgValue><ssdm name="trunc_ln728"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc16.i:28 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_s, i32 10

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc16.i:29 %tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_s, i32 30

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc16.i:30 %xor_ln215 = xor i1 %trunc_ln728, i1 %tmp_1

]]></Node>
<StgValue><ssdm name="xor_ln215"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc16.i:31 %xor_ln215_1 = xor i1 %xor_ln215, i1 %tmp

]]></Node>
<StgValue><ssdm name="xor_ln215_1"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc16.i:32 %tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_s, i32 31

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc16.i:33 %new_bit = xor i1 %xor_ln215_1, i1 %tmp_2

]]></Node>
<StgValue><ssdm name="new_bit"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc16.i:34 %r_V_2 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %p_Val2_s, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="r_V_2"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="1" op_2_bw="31">
<![CDATA[
for.inc16.i:35 %p_Result_s = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i1.i31, i1 %new_bit, i31 %r_V_2

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="2" op_0_bw="2" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc16.i:36 %trunc_ln9 = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %p_Val2_s, i32 1, i32 2

]]></Node>
<StgValue><ssdm name="trunc_ln9"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc16.i:37 %icmp_ln95 = icmp_eq  i2 %trunc_ln9, i2 0

]]></Node>
<StgValue><ssdm name="icmp_ln95"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc16.i:38 %br_ln95 = br i1 %icmp_ln95, void %for.inc.i109, void %_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i

]]></Node>
<StgValue><ssdm name="br_ln95"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="15" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i:0 %store_ln96 = store i15 0, i4 %max_pool_out_buf_V_0_addr

]]></Node>
<StgValue><ssdm name="store_ln96"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i:1 %br_ln97 = br void %for.inc.i109

]]></Node>
<StgValue><ssdm name="br_ln97"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc.i109:4 %store_ln93 = store i32 %p_Result_s, i32 %p_out

]]></Node>
<StgValue><ssdm name="store_ln93"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i109:5 %br_ln93 = br void %for.body8.i102

]]></Node>
<StgValue><ssdm name="br_ln93"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="75" name="max_pool_out_buf_V_0" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="max_pool_out_buf_V_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="76" name="p_out" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="p_out"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="78" from="StgValue_77" to="j" fromId="77" toId="5">
</dataflow>
<dataflow id="79" from="StgValue_77" to="i" fromId="77" toId="6">
</dataflow>
<dataflow id="80" from="StgValue_77" to="indvar_flatten28" fromId="77" toId="7">
</dataflow>
<dataflow id="82" from="StgValue_81" to="store_ln0" fromId="81" toId="8">
</dataflow>
<dataflow id="83" from="indvar_flatten28" to="store_ln0" fromId="7" toId="8">
</dataflow>
<dataflow id="85" from="StgValue_84" to="store_ln0" fromId="84" toId="9">
</dataflow>
<dataflow id="86" from="i" to="store_ln0" fromId="6" toId="9">
</dataflow>
<dataflow id="87" from="StgValue_84" to="store_ln0" fromId="84" toId="10">
</dataflow>
<dataflow id="88" from="j" to="store_ln0" fromId="5" toId="10">
</dataflow>
<dataflow id="89" from="indvar_flatten28" to="indvar_flatten28_load" fromId="7" toId="12">
</dataflow>
<dataflow id="91" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="90" toId="13">
</dataflow>
<dataflow id="93" from="StgValue_92" to="specpipeline_ln0" fromId="92" toId="13">
</dataflow>
<dataflow id="95" from="StgValue_94" to="specpipeline_ln0" fromId="94" toId="13">
</dataflow>
<dataflow id="96" from="StgValue_77" to="specpipeline_ln0" fromId="77" toId="13">
</dataflow>
<dataflow id="97" from="StgValue_94" to="specpipeline_ln0" fromId="94" toId="13">
</dataflow>
<dataflow id="99" from="p_str" to="specpipeline_ln0" fromId="98" toId="13">
</dataflow>
<dataflow id="100" from="indvar_flatten28_load" to="icmp_ln92" fromId="12" toId="14">
</dataflow>
<dataflow id="102" from="StgValue_101" to="icmp_ln92" fromId="101" toId="14">
</dataflow>
<dataflow id="103" from="indvar_flatten28_load" to="add_ln92_1" fromId="12" toId="15">
</dataflow>
<dataflow id="105" from="StgValue_104" to="add_ln92_1" fromId="104" toId="15">
</dataflow>
<dataflow id="106" from="icmp_ln92" to="br_ln92" fromId="14" toId="16">
</dataflow>
<dataflow id="107" from="j" to="j_load" fromId="5" toId="17">
</dataflow>
<dataflow id="108" from="i" to="i_load" fromId="6" toId="18">
</dataflow>
<dataflow id="109" from="i_load" to="add_ln92" fromId="18" toId="19">
</dataflow>
<dataflow id="111" from="StgValue_110" to="add_ln92" fromId="110" toId="19">
</dataflow>
<dataflow id="112" from="j_load" to="icmp_ln93" fromId="17" toId="20">
</dataflow>
<dataflow id="114" from="StgValue_113" to="icmp_ln93" fromId="113" toId="20">
</dataflow>
<dataflow id="115" from="icmp_ln93" to="select_ln92" fromId="20" toId="21">
</dataflow>
<dataflow id="116" from="StgValue_84" to="select_ln92" fromId="84" toId="21">
</dataflow>
<dataflow id="117" from="j_load" to="select_ln92" fromId="17" toId="21">
</dataflow>
<dataflow id="118" from="icmp_ln93" to="select_ln92_1" fromId="20" toId="22">
</dataflow>
<dataflow id="119" from="add_ln92" to="select_ln92_1" fromId="19" toId="22">
</dataflow>
<dataflow id="120" from="i_load" to="select_ln92_1" fromId="18" toId="22">
</dataflow>
<dataflow id="121" from="select_ln92_1" to="zext_ln92" fromId="22" toId="23">
</dataflow>
<dataflow id="122" from="select_ln92" to="j_4_cast" fromId="21" toId="24">
</dataflow>
<dataflow id="123" from="j_4_cast" to="add_ln94_1" fromId="24" toId="25">
</dataflow>
<dataflow id="124" from="zext_ln92" to="add_ln94_1" fromId="23" toId="25">
</dataflow>
<dataflow id="125" from="select_ln92" to="add_ln93" fromId="21" toId="26">
</dataflow>
<dataflow id="126" from="StgValue_110" to="add_ln93" fromId="110" toId="26">
</dataflow>
<dataflow id="127" from="add_ln92_1" to="store_ln93" fromId="15" toId="27">
</dataflow>
<dataflow id="128" from="indvar_flatten28" to="store_ln93" fromId="7" toId="27">
</dataflow>
<dataflow id="129" from="select_ln92_1" to="store_ln93" fromId="22" toId="28">
</dataflow>
<dataflow id="130" from="i" to="store_ln93" fromId="6" toId="28">
</dataflow>
<dataflow id="131" from="add_ln93" to="store_ln93" fromId="26" toId="29">
</dataflow>
<dataflow id="132" from="j" to="store_ln93" fromId="5" toId="29">
</dataflow>
<dataflow id="133" from="p_out" to="p_out_load" fromId="76" toId="30">
</dataflow>
<dataflow id="135" from="_ssdm_op_SpecLoopName" to="specloopname_ln0" fromId="134" toId="31">
</dataflow>
<dataflow id="137" from="VITIS_LOOP_92_2_VITIS_LOOP_93_3_str" to="specloopname_ln0" fromId="136" toId="31">
</dataflow>
<dataflow id="139" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="138" toId="32">
</dataflow>
<dataflow id="141" from="StgValue_140" to="empty" fromId="140" toId="32">
</dataflow>
<dataflow id="142" from="StgValue_140" to="empty" fromId="140" toId="32">
</dataflow>
<dataflow id="143" from="StgValue_140" to="empty" fromId="140" toId="32">
</dataflow>
<dataflow id="144" from="select_ln92_1" to="zext_ln96" fromId="22" toId="33">
</dataflow>
<dataflow id="146" from="_ssdm_op_BitConcatenate.i4.i2.i2" to="tmp_s" fromId="145" toId="34">
</dataflow>
<dataflow id="147" from="select_ln92_1" to="tmp_s" fromId="22" toId="34">
</dataflow>
<dataflow id="148" from="StgValue_84" to="tmp_s" fromId="84" toId="34">
</dataflow>
<dataflow id="149" from="tmp_s" to="sub_ln96" fromId="34" toId="35">
</dataflow>
<dataflow id="150" from="zext_ln96" to="sub_ln96" fromId="33" toId="35">
</dataflow>
<dataflow id="151" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="90" toId="36">
</dataflow>
<dataflow id="152" from="StgValue_92" to="specpipeline_ln0" fromId="92" toId="36">
</dataflow>
<dataflow id="153" from="StgValue_94" to="specpipeline_ln0" fromId="94" toId="36">
</dataflow>
<dataflow id="154" from="StgValue_77" to="specpipeline_ln0" fromId="77" toId="36">
</dataflow>
<dataflow id="155" from="StgValue_94" to="specpipeline_ln0" fromId="94" toId="36">
</dataflow>
<dataflow id="156" from="p_str" to="specpipeline_ln0" fromId="98" toId="36">
</dataflow>
<dataflow id="157" from="select_ln92" to="zext_ln96_1" fromId="21" toId="37">
</dataflow>
<dataflow id="158" from="sub_ln96" to="add_ln96" fromId="35" toId="38">
</dataflow>
<dataflow id="159" from="zext_ln96_1" to="add_ln96" fromId="37" toId="38">
</dataflow>
<dataflow id="160" from="add_ln96" to="zext_ln96_2" fromId="38" toId="39">
</dataflow>
<dataflow id="161" from="max_pool_out_buf_V_0" to="max_pool_out_buf_V_0_addr" fromId="75" toId="40">
</dataflow>
<dataflow id="163" from="StgValue_162" to="max_pool_out_buf_V_0_addr" fromId="162" toId="40">
</dataflow>
<dataflow id="164" from="zext_ln96_2" to="max_pool_out_buf_V_0_addr" fromId="39" toId="40">
</dataflow>
<dataflow id="165" from="_ssdm_op_SpecLoopName" to="specloopname_ln93" fromId="134" toId="41">
</dataflow>
<dataflow id="167" from="empty_10" to="specloopname_ln93" fromId="166" toId="41">
</dataflow>
<dataflow id="168" from="add_ln94_1" to="zext_ln94_1" fromId="25" toId="42">
</dataflow>
<dataflow id="170" from="_ssdm_op_BitConcatenate.i5.i3.i2" to="shl_ln4" fromId="169" toId="43">
</dataflow>
<dataflow id="171" from="add_ln94_1" to="shl_ln4" fromId="25" toId="43">
</dataflow>
<dataflow id="172" from="StgValue_84" to="shl_ln4" fromId="84" toId="43">
</dataflow>
<dataflow id="173" from="shl_ln4" to="zext_ln94" fromId="43" toId="44">
</dataflow>
<dataflow id="174" from="zext_ln94" to="sub_ln94" fromId="44" toId="45">
</dataflow>
<dataflow id="175" from="zext_ln94_1" to="sub_ln94" fromId="42" toId="45">
</dataflow>
<dataflow id="176" from="sub_ln94" to="icmp_ln209" fromId="45" toId="46">
</dataflow>
<dataflow id="178" from="StgValue_177" to="icmp_ln209" fromId="177" toId="46">
</dataflow>
<dataflow id="179" from="icmp_ln209" to="p_Val2_s" fromId="46" toId="47">
</dataflow>
<dataflow id="181" from="StgValue_180" to="p_Val2_s" fromId="180" toId="47">
</dataflow>
<dataflow id="182" from="p_out_load" to="p_Val2_s" fromId="30" toId="47">
</dataflow>
<dataflow id="183" from="p_Val2_s" to="trunc_ln728" fromId="47" toId="48">
</dataflow>
<dataflow id="185" from="_ssdm_op_BitSelect.i1.i32.i32" to="tmp" fromId="184" toId="49">
</dataflow>
<dataflow id="186" from="p_Val2_s" to="tmp" fromId="47" toId="49">
</dataflow>
<dataflow id="188" from="StgValue_187" to="tmp" fromId="187" toId="49">
</dataflow>
<dataflow id="189" from="_ssdm_op_BitSelect.i1.i32.i32" to="tmp_1" fromId="184" toId="50">
</dataflow>
<dataflow id="190" from="p_Val2_s" to="tmp_1" fromId="47" toId="50">
</dataflow>
<dataflow id="192" from="StgValue_191" to="tmp_1" fromId="191" toId="50">
</dataflow>
<dataflow id="193" from="trunc_ln728" to="xor_ln215" fromId="48" toId="51">
</dataflow>
<dataflow id="194" from="tmp_1" to="xor_ln215" fromId="50" toId="51">
</dataflow>
<dataflow id="195" from="xor_ln215" to="xor_ln215_1" fromId="51" toId="52">
</dataflow>
<dataflow id="196" from="tmp" to="xor_ln215_1" fromId="49" toId="52">
</dataflow>
<dataflow id="197" from="_ssdm_op_BitSelect.i1.i32.i32" to="tmp_2" fromId="184" toId="53">
</dataflow>
<dataflow id="198" from="p_Val2_s" to="tmp_2" fromId="47" toId="53">
</dataflow>
<dataflow id="199" from="StgValue_180" to="tmp_2" fromId="180" toId="53">
</dataflow>
<dataflow id="200" from="xor_ln215_1" to="new_bit" fromId="52" toId="54">
</dataflow>
<dataflow id="201" from="tmp_2" to="new_bit" fromId="53" toId="54">
</dataflow>
<dataflow id="203" from="_ssdm_op_PartSelect.i31.i32.i32.i32" to="r_V_2" fromId="202" toId="55">
</dataflow>
<dataflow id="204" from="p_Val2_s" to="r_V_2" fromId="47" toId="55">
</dataflow>
<dataflow id="205" from="StgValue_77" to="r_V_2" fromId="77" toId="55">
</dataflow>
<dataflow id="206" from="StgValue_180" to="r_V_2" fromId="180" toId="55">
</dataflow>
<dataflow id="208" from="_ssdm_op_BitConcatenate.i32.i1.i31" to="p_Result_s" fromId="207" toId="56">
</dataflow>
<dataflow id="209" from="new_bit" to="p_Result_s" fromId="54" toId="56">
</dataflow>
<dataflow id="210" from="r_V_2" to="p_Result_s" fromId="55" toId="56">
</dataflow>
<dataflow id="212" from="_ssdm_op_PartSelect.i2.i32.i32.i32" to="trunc_ln9" fromId="211" toId="57">
</dataflow>
<dataflow id="213" from="p_Val2_s" to="trunc_ln9" fromId="47" toId="57">
</dataflow>
<dataflow id="214" from="StgValue_77" to="trunc_ln9" fromId="77" toId="57">
</dataflow>
<dataflow id="216" from="StgValue_215" to="trunc_ln9" fromId="215" toId="57">
</dataflow>
<dataflow id="217" from="trunc_ln9" to="icmp_ln95" fromId="57" toId="58">
</dataflow>
<dataflow id="218" from="StgValue_84" to="icmp_ln95" fromId="84" toId="58">
</dataflow>
<dataflow id="219" from="icmp_ln95" to="br_ln95" fromId="58" toId="59">
</dataflow>
<dataflow id="221" from="StgValue_220" to="store_ln96" fromId="220" toId="60">
</dataflow>
<dataflow id="222" from="max_pool_out_buf_V_0_addr" to="store_ln96" fromId="40" toId="60">
</dataflow>
<dataflow id="223" from="p_Result_s" to="store_ln93" fromId="56" toId="62">
</dataflow>
<dataflow id="224" from="p_out" to="store_ln93" fromId="76" toId="62">
</dataflow>
<dataflow id="225" from="icmp_ln92" to="StgValue_2" fromId="14" toId="2">
</dataflow>
<dataflow id="226" from="icmp_ln95" to="StgValue_3" fromId="58" toId="3">
</dataflow>
</dataflows>


</stg>
