-- Circuito BCD/Decoder 7 Segmentos	--
-- Aquiles Ensminger 					--
-- A01781243 								--


library IEEE;
use IEEE.std_logic_1164.ALL;

Entity BCD7segmentos is
	port (Entrada: in std_logic_vector(3 downto 0);
			Cin: in std_logic;
			Salida: out std_logic_vector(3 downto 0);
			Co: out std_logic);
end BCD7segmentos;

architecture ARC of BCD7segmentos is

component BCD is
	port (A,B : in std_logic_vector(3 downto 0);
			Cin: in std_logic;
			Salida : out std_logic_vector(3 downto 0);
			Co: out std_logic);
end component BCD;

component Decoder7segmentos is
	port(S: in std_logic_vector(3 downto 0);
		  a,b,c,d,e,f,g: out std_logic);
end Decoder7segmentos;
