static void F_1 ( struct V_1 * V_2 , bool V_3 )\r\n{\r\nstruct V_4 * V_5 = V_2 -> V_6 -> V_7 ;\r\nstruct V_8 * V_8 = F_2 ( V_2 ) ;\r\nT_1 V_9 ;\r\nif ( F_3 ( V_5 ) ) {\r\nV_9 = F_4 ( V_10 + V_8 -> V_11 ) ;\r\nif ( V_3 )\r\nV_9 |= V_12 ;\r\nelse\r\nV_9 &= ~ V_12 ;\r\nF_5 ( V_10 + V_8 -> V_11 , V_9 ) ;\r\n} else if ( F_6 ( V_5 ) ) {\r\nV_9 = F_4 ( V_13 + V_8 -> V_11 ) ;\r\nif ( V_3 )\r\nV_9 |= V_14 ;\r\nelse\r\nV_9 &= ~ V_14 ;\r\nF_5 ( V_13 + V_8 -> V_11 , V_9 ) ;\r\n} else {\r\nV_9 = F_4 ( V_15 + V_8 -> V_11 ) ;\r\nif ( V_3 )\r\nV_9 |= V_16 ;\r\nelse\r\nV_9 &= ~ V_16 ;\r\nF_5 ( V_15 + V_8 -> V_11 , V_9 ) ;\r\n}\r\n}\r\nstatic void F_7 ( struct V_1 * V_2 )\r\n{\r\nstruct V_8 * V_8 = F_2 ( V_2 ) ;\r\nstruct V_4 * V_5 = V_2 -> V_6 -> V_7 ;\r\nif ( F_3 ( V_5 ) ) {\r\nF_5 ( V_17 , V_18 + V_8 -> V_11 ) ;\r\nF_5 ( V_19 , F_8 ( V_20 ) ) ;\r\n} else if ( F_6 ( V_5 ) ) {\r\nF_5 ( V_17 , V_21 + V_8 -> V_11 ) ;\r\nF_5 ( V_19 , ( V_22 << V_23 ) ) ;\r\n} else {\r\nswitch ( V_8 -> V_24 ) {\r\ncase 0 :\r\nF_5 ( V_17 , V_25 ) ;\r\nbreak;\r\ncase 1 :\r\nF_5 ( V_17 , V_26 ) ;\r\nbreak;\r\ndefault:\r\nreturn;\r\n}\r\nF_9 ( V_19 , 0 , ~ V_27 ) ;\r\n}\r\n}\r\nstatic void F_10 ( struct V_1 * V_2 )\r\n{\r\nstruct V_8 * V_8 = F_2 ( V_2 ) ;\r\nstruct V_4 * V_5 = V_2 -> V_6 -> V_7 ;\r\nif ( F_3 ( V_5 ) ) {\r\nF_5 ( V_17 , V_18 + V_8 -> V_11 ) ;\r\nF_5 ( V_19 , V_28 |\r\nF_8 ( V_20 ) ) ;\r\n} else if ( F_6 ( V_5 ) ) {\r\nF_5 ( V_17 , V_21 + V_8 -> V_11 ) ;\r\nF_5 ( V_19 , V_29 |\r\n( V_22 << V_23 ) ) ;\r\n} else {\r\nswitch ( V_8 -> V_24 ) {\r\ncase 0 :\r\nF_5 ( V_17 , V_25 ) ;\r\nbreak;\r\ncase 1 :\r\nF_5 ( V_17 , V_26 ) ;\r\nbreak;\r\ndefault:\r\nreturn;\r\n}\r\nF_9 ( V_19 , ( V_27 |\r\n( V_30 << V_31 ) ) ,\r\n~ ( V_27 | V_32 ) ) ;\r\n}\r\n}\r\nstatic void F_11 ( struct V_1 * V_2 , struct V_33 * V_34 ,\r\nT_2 V_35 )\r\n{\r\nstruct V_8 * V_8 = F_2 ( V_2 ) ;\r\nstruct V_4 * V_5 = V_2 -> V_6 -> V_7 ;\r\nif ( F_3 ( V_5 ) ) {\r\nF_5 ( V_36 + V_8 -> V_11 ,\r\nF_12 ( V_35 ) ) ;\r\nF_5 ( V_37 + V_8 -> V_11 ,\r\nV_35 & 0xffffffff ) ;\r\n} else if ( F_6 ( V_5 ) ) {\r\nif ( V_5 -> V_38 >= V_39 ) {\r\nif ( V_8 -> V_24 )\r\nF_5 ( V_40 , F_12 ( V_35 ) ) ;\r\nelse\r\nF_5 ( V_41 , F_12 ( V_35 ) ) ;\r\n}\r\nF_5 ( V_42 + V_8 -> V_11 ,\r\nV_35 & 0xffffffff ) ;\r\n} else {\r\nV_8 -> V_43 = V_35 - V_8 -> V_44 ;\r\nF_5 ( V_15 + V_8 -> V_11 , V_8 -> V_43 ) ;\r\n}\r\n}\r\nint F_13 ( struct V_1 * V_2 ,\r\nstruct V_45 * V_46 ,\r\nT_1 V_47 ,\r\nT_1 V_48 ,\r\nT_1 V_49 )\r\n{\r\nstruct V_8 * V_8 = F_2 ( V_2 ) ;\r\nstruct V_33 * V_34 ;\r\nT_2 V_35 ;\r\nint V_50 ;\r\nif ( ! V_47 ) {\r\nF_7 ( V_2 ) ;\r\nV_34 = NULL ;\r\ngoto V_51;\r\n}\r\nif ( ( V_48 > V_52 ) || ( V_49 > V_53 ) ) {\r\nF_14 ( L_1 , V_48 , V_49 ) ;\r\nreturn - V_54 ;\r\n}\r\nV_34 = F_15 ( V_2 -> V_6 , V_46 , V_47 ) ;\r\nif ( ! V_34 ) {\r\nF_14 ( L_2 , V_47 , V_8 -> V_24 ) ;\r\nreturn - V_55 ;\r\n}\r\nV_50 = F_16 ( V_34 , V_56 , & V_35 ) ;\r\nif ( V_50 )\r\ngoto V_57;\r\nV_8 -> V_58 = V_48 ;\r\nV_8 -> V_59 = V_49 ;\r\nF_1 ( V_2 , true ) ;\r\nF_11 ( V_2 , V_34 , V_35 ) ;\r\nF_10 ( V_2 ) ;\r\nF_1 ( V_2 , false ) ;\r\nV_51:\r\nif ( V_8 -> V_60 ) {\r\nF_17 ( V_8 -> V_60 ) ;\r\nF_18 ( V_8 -> V_60 ) ;\r\n}\r\nV_8 -> V_60 = V_34 ;\r\nreturn 0 ;\r\nV_57:\r\nF_18 ( V_34 ) ;\r\nreturn V_50 ;\r\n}\r\nint F_19 ( struct V_1 * V_2 ,\r\nint V_61 , int V_62 )\r\n{\r\nstruct V_8 * V_8 = F_2 ( V_2 ) ;\r\nstruct V_4 * V_5 = V_2 -> V_6 -> V_7 ;\r\nint V_63 = 0 , V_64 = 0 ;\r\nint V_65 = V_8 -> V_58 ;\r\nif ( F_6 ( V_5 ) ) {\r\nV_61 += V_2 -> V_61 ;\r\nV_62 += V_2 -> V_62 ;\r\n}\r\nF_20 ( L_3 , V_61 , V_62 , V_2 -> V_61 , V_2 -> V_62 ) ;\r\nif ( V_61 < 0 ) {\r\nV_63 = F_21 ( - V_61 , V_52 - 1 ) ;\r\nV_61 = 0 ;\r\n}\r\nif ( V_62 < 0 ) {\r\nV_64 = F_21 ( - V_62 , V_53 - 1 ) ;\r\nV_62 = 0 ;\r\n}\r\nif ( F_6 ( V_5 ) ) {\r\nint V_66 = 0 ;\r\nstruct V_1 * V_67 ;\r\nF_22 (crtc_p, &crtc->dev->mode_config.crtc_list, head) {\r\nif ( V_67 -> V_68 )\r\nV_66 ++ ;\r\n}\r\nif ( V_66 > 1 ) {\r\nint V_69 , V_70 ;\r\nV_69 = V_61 - V_63 + V_65 ;\r\nV_70 = V_2 -> V_61 + V_2 -> V_71 . V_72 ;\r\nif ( V_69 >= V_70 ) {\r\nV_65 = V_65 - ( V_69 - V_70 ) ;\r\nif ( ! ( V_70 & 0x7f ) )\r\nV_65 -- ;\r\n} else {\r\nif ( ! ( V_69 & 0x7f ) )\r\nV_65 -- ;\r\n}\r\nif ( V_65 <= 0 )\r\nV_65 = 1 ;\r\n}\r\n}\r\nF_1 ( V_2 , true ) ;\r\nif ( F_3 ( V_5 ) ) {\r\nF_5 ( V_73 + V_8 -> V_11 , ( V_61 << 16 ) | V_62 ) ;\r\nF_5 ( V_74 + V_8 -> V_11 , ( V_63 << 16 ) | V_64 ) ;\r\nF_5 ( V_75 + V_8 -> V_11 ,\r\n( ( V_65 - 1 ) << 16 ) | ( V_8 -> V_59 - 1 ) ) ;\r\n} else if ( F_6 ( V_5 ) ) {\r\nF_5 ( V_76 + V_8 -> V_11 , ( V_61 << 16 ) | V_62 ) ;\r\nF_5 ( V_77 + V_8 -> V_11 , ( V_63 << 16 ) | V_64 ) ;\r\nF_5 ( V_78 + V_8 -> V_11 ,\r\n( ( V_65 - 1 ) << 16 ) | ( V_8 -> V_59 - 1 ) ) ;\r\n} else {\r\nif ( V_2 -> V_71 . V_79 & V_80 )\r\nV_62 *= 2 ;\r\nF_5 ( V_81 + V_8 -> V_11 ,\r\n( V_16\r\n| ( V_63 << 16 )\r\n| V_64 ) ) ;\r\nF_5 ( V_82 + V_8 -> V_11 ,\r\n( V_16\r\n| ( V_61 << 16 )\r\n| V_62 ) ) ;\r\nF_5 ( V_15 + V_8 -> V_11 , ( V_8 -> V_43 +\r\n( V_64 * 256 ) ) ) ;\r\n}\r\nF_1 ( V_2 , false ) ;\r\nreturn 0 ;\r\n}
