/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [4:0] celloutsig_0_11z;
  wire [7:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [3:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [6:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [4:0] celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_33z;
  wire [12:0] celloutsig_0_35z;
  wire [2:0] celloutsig_0_37z;
  wire [18:0] celloutsig_0_38z;
  reg [11:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire celloutsig_0_52z;
  wire celloutsig_0_53z;
  wire [3:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [3:0] celloutsig_0_7z;
  wire [6:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [9:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [2:0] celloutsig_1_12z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [9:0] celloutsig_1_5z;
  wire [20:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_50z = celloutsig_0_38z[13] ? celloutsig_0_6z : celloutsig_0_17z[5];
  assign celloutsig_0_25z = celloutsig_0_22z ? celloutsig_0_0z : celloutsig_0_5z[3];
  assign celloutsig_1_19z = ~(celloutsig_1_2z & celloutsig_1_12z[2]);
  assign celloutsig_0_22z = ~(celloutsig_0_16z & celloutsig_0_14z);
  assign celloutsig_0_23z = ~(celloutsig_0_9z & celloutsig_0_5z[0]);
  assign celloutsig_0_20z = !(celloutsig_0_8z[0] ? celloutsig_0_2z : celloutsig_0_9z);
  assign celloutsig_0_13z = ~((celloutsig_0_1z | celloutsig_0_11z[1]) & celloutsig_0_5z[1]);
  assign celloutsig_0_2z = celloutsig_0_1z | ~(celloutsig_0_1z);
  assign celloutsig_0_24z = celloutsig_0_18z | ~(celloutsig_0_13z);
  assign celloutsig_0_33z = celloutsig_0_25z | celloutsig_0_2z;
  assign celloutsig_0_28z = celloutsig_0_19z | celloutsig_0_11z[4];
  assign celloutsig_0_29z = celloutsig_0_17z[4] | celloutsig_0_25z;
  assign celloutsig_1_7z = ~(celloutsig_1_3z ^ celloutsig_1_4z);
  assign celloutsig_0_19z = ~(celloutsig_0_10z ^ celloutsig_0_8z[1]);
  assign celloutsig_1_5z = { in_data[105:97], celloutsig_1_4z } & in_data[125:116];
  assign celloutsig_0_7z = in_data[76:73] / { 1'h1, celloutsig_0_5z[2:0] };
  assign celloutsig_0_8z = in_data[43:37] / { 1'h1, celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_2z };
  assign celloutsig_0_17z = { in_data[60:58], celloutsig_0_4z, celloutsig_0_14z, celloutsig_0_1z, celloutsig_0_13z } / { 1'h1, celloutsig_0_11z[3:0], celloutsig_0_1z, celloutsig_0_16z };
  assign celloutsig_0_30z = { celloutsig_0_17z[3:1], celloutsig_0_19z, celloutsig_0_1z } / { 1'h1, celloutsig_0_7z };
  assign celloutsig_0_16z = { in_data[53:51], celloutsig_0_15z } >= { in_data[15:13], celloutsig_0_5z };
  assign celloutsig_0_6z = { in_data[35:30], celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_1z } > { celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_0z };
  assign celloutsig_1_10z = { celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_3z } > { celloutsig_1_0z[8:0], celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_7z };
  assign celloutsig_1_18z = in_data[135:117] > { celloutsig_1_6z[18:4], celloutsig_1_10z, celloutsig_1_12z };
  assign celloutsig_0_1z = in_data[47:2] > { in_data[93:51], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_4z = ! { in_data[149:140], celloutsig_1_1z };
  assign celloutsig_0_14z = ! { celloutsig_0_11z, celloutsig_0_4z };
  assign celloutsig_0_52z = celloutsig_0_11z || { celloutsig_0_37z[1:0], celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_50z };
  assign celloutsig_1_2z = in_data[118:115] || celloutsig_1_0z[4:1];
  assign celloutsig_0_10z = celloutsig_0_3z[11:7] || { celloutsig_0_3z[9:7], celloutsig_0_6z, celloutsig_0_2z };
  assign celloutsig_0_18z = in_data[50:44] || celloutsig_0_3z[11:5];
  assign celloutsig_0_31z = celloutsig_0_15z[2:0] || { celloutsig_0_11z[4:3], celloutsig_0_16z };
  assign celloutsig_0_11z = celloutsig_0_8z[5:1] * { celloutsig_0_7z[2], celloutsig_0_10z, celloutsig_0_2z, celloutsig_0_9z, celloutsig_0_6z };
  assign celloutsig_0_38z = celloutsig_0_14z ? { celloutsig_0_4z, celloutsig_0_20z, celloutsig_0_12z, celloutsig_0_33z, celloutsig_0_7z, celloutsig_0_23z, celloutsig_0_25z, celloutsig_0_24z, celloutsig_0_21z } : { celloutsig_0_35z[11:2], 1'h0, celloutsig_0_12z };
  assign celloutsig_1_0z = in_data[180] ? { in_data[183:181], 1'h1, in_data[179:174] } : in_data[169:160];
  assign celloutsig_1_12z = celloutsig_1_5z[5] ? celloutsig_1_6z[8:6] : in_data[125:123];
  assign celloutsig_1_1z = in_data[155:153] !== celloutsig_1_0z[7:5];
  assign celloutsig_0_53z = & { celloutsig_0_18z, celloutsig_0_12z[7:1] };
  assign celloutsig_1_3z = & in_data[128:124];
  assign celloutsig_0_0z = | in_data[61:52];
  assign celloutsig_0_9z = | { celloutsig_0_8z, celloutsig_0_3z };
  assign celloutsig_0_4z = ^ in_data[19:14];
  assign celloutsig_0_5z = celloutsig_0_3z[11:8] >> in_data[49:46];
  assign celloutsig_0_15z = celloutsig_0_5z >> { celloutsig_0_7z[2:0], celloutsig_0_14z };
  assign celloutsig_0_35z = { celloutsig_0_30z[0], celloutsig_0_18z, celloutsig_0_24z, celloutsig_0_15z, celloutsig_0_31z, celloutsig_0_15z, celloutsig_0_1z } >>> { celloutsig_0_30z[1:0], celloutsig_0_18z, celloutsig_0_11z, celloutsig_0_31z, celloutsig_0_25z, celloutsig_0_14z, celloutsig_0_0z, celloutsig_0_14z };
  assign celloutsig_1_6z = { in_data[139:132], celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_2z } >>> { in_data[164:145], celloutsig_1_4z };
  assign celloutsig_0_37z = { in_data[40:39], celloutsig_0_28z } ~^ { celloutsig_0_3z[0], celloutsig_0_29z, celloutsig_0_6z };
  assign celloutsig_0_12z = { celloutsig_0_9z, celloutsig_0_8z } ~^ celloutsig_0_3z[8:1];
  always_latch
    if (!clkin_data[0]) celloutsig_0_3z = 12'h000;
    else if (!celloutsig_1_19z) celloutsig_0_3z = { in_data[64:54], celloutsig_0_0z };
  assign celloutsig_0_21z = ~((celloutsig_0_5z[2] & celloutsig_0_11z[3]) | (celloutsig_0_17z[6] & in_data[23]));
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_52z, celloutsig_0_53z };
endmodule
