# Reading C:/Program Files/Modelsim/tcl/vsim/pref.tcl
# do openmips_min_sopc_tb_run_msim_rtl_verilog.do
# if ![file isdirectory verilog_libs] {
# 	file mkdir verilog_libs
# }
# 
# vlib verilog_libs/altera_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_ver".
# 
# vmap altera_ver ./verilog_libs/altera_ver
# Model Technology ModelSim PE vmap 10.4a Lib Mapping Utility 2015.03 Apr  7 2015
# vmap -modelsim_quiet altera_ver ./verilog_libs/altera_ver 
# Copying C:/Program Files/Modelsim/win32pe_edu/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:/Program Files/Modelsim/win32pe_edu/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# vlog -vlog01compat -work altera_ver {c:/program files/altera/90sp2/quartus/eda/sim_lib/altera_primitives.v}
# Model Technology ModelSim PE Student Edition vlog 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 00:30:43 on Dec 05,2018
# vlog -reportprogress 300 -vlog01compat -work altera_ver c:/program files/altera/90sp2/quartus/eda/sim_lib/altera_primitives.v 
# -- Compiling module global
# -- Compiling module carry
# -- Compiling module cascade
# -- Compiling module carry_sum
# -- Compiling module exp
# -- Compiling module soft
# -- Compiling module opndrn
# -- Compiling module row_global
# -- Compiling module TRI
# -- Compiling module lut_input
# -- Compiling module lut_output
# -- Compiling module latch
# -- Compiling module dlatch
# -- Compiling module prim_gdff
# -- Compiling module dff
# -- Compiling module dffe
# -- Compiling module dffea
# -- Compiling module dffeas
# -- Compiling module prim_gtff
# -- Compiling module tff
# -- Compiling module tffe
# -- Compiling module prim_gjkff
# -- Compiling module jkff
# -- Compiling module jkffe
# -- Compiling module prim_gsrff
# -- Compiling module srff
# -- Compiling module srffe
# -- Compiling module clklock
# -- Compiling module alt_inbuf
# -- Compiling module alt_outbuf
# -- Compiling module alt_outbuf_tri
# -- Compiling module alt_iobuf
# -- Compiling module alt_inbuf_diff
# -- Compiling module alt_outbuf_diff
# -- Compiling module alt_outbuf_tri_diff
# -- Compiling module alt_iobuf_diff
# -- Compiling module alt_bidir_diff
# -- Compiling module alt_bidir_buf
# 
# Top level modules:
# 	global
# 	carry
# 	cascade
# 	carry_sum
# 	exp
# 	soft
# 	opndrn
# 	row_global
# 	TRI
# 	lut_input
# 	lut_output
# 	latch
# 	dlatch
# 	dff
# 	dffe
# 	dffea
# 	dffeas
# 	tff
# 	tffe
# 	jkff
# 	jkffe
# 	srff
# 	srffe
# 	clklock
# 	alt_inbuf
# 	alt_outbuf
# 	alt_outbuf_tri
# 	alt_iobuf
# 	alt_inbuf_diff
# 	alt_outbuf_diff
# 	alt_outbuf_tri_diff
# 	alt_iobuf_diff
# 	alt_bidir_diff
# 	alt_bidir_buf
# End time: 00:30:43 on Dec 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/lpm_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/lpm_ver".
# 
# vmap lpm_ver ./verilog_libs/lpm_ver
# Model Technology ModelSim PE vmap 10.4a Lib Mapping Utility 2015.03 Apr  7 2015
# vmap -modelsim_quiet lpm_ver ./verilog_libs/lpm_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work lpm_ver {c:/program files/altera/90sp2/quartus/eda/sim_lib/220model.v}
# Model Technology ModelSim PE Student Edition vlog 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 00:30:43 on Dec 05,2018
# vlog -reportprogress 300 -vlog01compat -work lpm_ver c:/program files/altera/90sp2/quartus/eda/sim_lib/220model.v 
# -- Compiling module LPM_MEMORY_INITIALIZATION
# -- Compiling module LPM_HINT_EVALUATION
# -- Compiling module LPM_DEVICE_FAMILIES
# -- Compiling module lpm_constant
# -- Compiling module lpm_inv
# -- Compiling module lpm_and
# -- Compiling module lpm_or
# -- Compiling module lpm_xor
# -- Compiling module lpm_bustri
# -- Compiling module lpm_mux
# -- Compiling module lpm_decode
# -- Compiling module lpm_clshift
# -- Compiling module lpm_add_sub
# -- Compiling module lpm_compare
# -- Compiling module lpm_mult
# -- Compiling module lpm_divide
# -- Compiling module lpm_abs
# -- Compiling module lpm_counter
# -- Compiling module lpm_latch
# -- Compiling module lpm_ff
# -- Compiling module lpm_shiftreg
# -- Compiling module lpm_ram_dq
# -- Compiling module lpm_ram_dp
# -- Compiling module lpm_ram_io
# -- Compiling module lpm_rom
# -- Compiling module lpm_fifo
# -- Compiling module lpm_fifo_dc_dffpipe
# -- Compiling module lpm_fifo_dc_fefifo
# -- Compiling module lpm_fifo_dc_async
# -- Compiling module lpm_fifo_dc
# -- Compiling module lpm_inpad
# -- Compiling module lpm_outpad
# -- Compiling module lpm_bipad
# 
# Top level modules:
# 	lpm_constant
# 	lpm_inv
# 	lpm_and
# 	lpm_or
# 	lpm_xor
# 	lpm_bustri
# 	lpm_mux
# 	lpm_decode
# 	lpm_clshift
# 	lpm_add_sub
# 	lpm_compare
# 	lpm_mult
# 	lpm_divide
# 	lpm_abs
# 	lpm_counter
# 	lpm_latch
# 	lpm_ff
# 	lpm_shiftreg
# 	lpm_ram_dq
# 	lpm_ram_dp
# 	lpm_ram_io
# 	lpm_rom
# 	lpm_fifo
# 	lpm_fifo_dc
# 	lpm_inpad
# 	lpm_outpad
# 	lpm_bipad
# End time: 00:30:44 on Dec 05,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/sgate_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/sgate_ver".
# 
# vmap sgate_ver ./verilog_libs/sgate_ver
# Model Technology ModelSim PE vmap 10.4a Lib Mapping Utility 2015.03 Apr  7 2015
# vmap -modelsim_quiet sgate_ver ./verilog_libs/sgate_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work sgate_ver {c:/program files/altera/90sp2/quartus/eda/sim_lib/sgate.v}
# Model Technology ModelSim PE Student Edition vlog 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 00:30:44 on Dec 05,2018
# vlog -reportprogress 300 -vlog01compat -work sgate_ver c:/program files/altera/90sp2/quartus/eda/sim_lib/sgate.v 
# -- Compiling module oper_add
# -- Compiling module oper_addsub
# -- Compiling module mux21
# -- Compiling module io_buf_tri
# -- Compiling module io_buf_opdrn
# -- Compiling module oper_mult
# -- Compiling module tri_bus
# -- Compiling module oper_div
# -- Compiling module oper_mod
# -- Compiling module oper_left_shift
# -- Compiling module oper_right_shift
# -- Compiling module oper_rotate_left
# -- Compiling module oper_rotate_right
# -- Compiling module oper_less_than
# -- Compiling module oper_mux
# -- Compiling module oper_selector
# -- Compiling module oper_decoder
# -- Compiling module oper_bus_mux
# -- Compiling module oper_latch
# 
# Top level modules:
# 	oper_add
# 	oper_addsub
# 	mux21
# 	io_buf_tri
# 	io_buf_opdrn
# 	oper_mult
# 	tri_bus
# 	oper_div
# 	oper_mod
# 	oper_left_shift
# 	oper_right_shift
# 	oper_rotate_left
# 	oper_rotate_right
# 	oper_less_than
# 	oper_mux
# 	oper_selector
# 	oper_decoder
# 	oper_bus_mux
# 	oper_latch
# End time: 00:30:44 on Dec 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/altera_mf_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_mf_ver".
# 
# vmap altera_mf_ver ./verilog_libs/altera_mf_ver
# Model Technology ModelSim PE vmap 10.4a Lib Mapping Utility 2015.03 Apr  7 2015
# vmap -modelsim_quiet altera_mf_ver ./verilog_libs/altera_mf_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work altera_mf_ver {c:/program files/altera/90sp2/quartus/eda/sim_lib/altera_mf.v}
# Model Technology ModelSim PE Student Edition vlog 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 00:30:44 on Dec 05,2018
# vlog -reportprogress 300 -vlog01compat -work altera_mf_ver c:/program files/altera/90sp2/quartus/eda/sim_lib/altera_mf.v 
# -- Compiling module lcell
# -- Compiling module ALTERA_MF_MEMORY_INITIALIZATION
# -- Compiling module ALTERA_MF_HINT_EVALUATION
# -- Compiling module ALTERA_DEVICE_FAMILIES
# -- Compiling module dffp
# -- Compiling module pll_iobuf
# -- Compiling module stx_m_cntr
# -- Compiling module stx_n_cntr
# -- Compiling module stx_scale_cntr
# -- Compiling module MF_pll_reg
# -- Compiling module MF_stratix_pll
# -- Compiling module arm_m_cntr
# -- Compiling module arm_n_cntr
# -- Compiling module arm_scale_cntr
# -- Compiling module MF_stratixii_pll
# -- Compiling module ttn_m_cntr
# -- Compiling module ttn_n_cntr
# -- Compiling module ttn_scale_cntr
# -- Compiling module MF_stratixiii_pll
# -- Compiling module cda_m_cntr
# -- Compiling module cda_n_cntr
# -- Compiling module cda_scale_cntr
# -- Compiling module MF_cycloneiii_pll
# -- Compiling module altpll
# -- Compiling module altlvds_rx
# -- Compiling module stratix_lvds_rx
# -- Compiling module stratixgx_dpa_lvds_rx
# -- Compiling module stratixii_lvds_rx
# -- Compiling module flexible_lvds_rx
# -- Compiling module stratixiii_lvds_rx
# -- Compiling module stratixiii_lvds_rx_channel
# -- Compiling module stratixiii_lvds_rx_dpa
# -- Compiling module altlvds_tx
# -- Compiling module stratix_tx_outclk
# -- Compiling module stratixii_tx_outclk
# -- Compiling module flexible_lvds_tx
# -- Compiling module dcfifo_dffpipe
# -- Compiling module dcfifo_fefifo
# -- Compiling module dcfifo_async
# -- Compiling module dcfifo_sync
# -- Compiling module dcfifo_low_latency
# -- Compiling module dcfifo_mixed_widths
# -- Compiling module dcfifo
# -- Compiling module altaccumulate
# -- Compiling module altmult_accum
# -- Compiling module altmult_add
# -- Compiling module altfp_mult
# -- Compiling module altsqrt
# -- Compiling module altclklock
# -- Compiling module altddio_in
# -- Compiling module altddio_out
# -- Compiling module altddio_bidir
# -- Compiling module altcam
# -- Compiling module altdpram
# -- Compiling module altsyncram
# -- Compiling module alt3pram
# -- Compiling module altqpram
# -- Compiling module parallel_add
# -- Compiling module scfifo
# -- Compiling module altshift_taps
# -- Compiling module a_graycounter
# -- Compiling module altsquare
# -- Compiling module altdq_dqs
# -- Compiling module altera_std_synchronizer
# -- Compiling module altera_std_synchronizer_bundle
# -- Compiling module alt_cal
# -- Compiling module signal_gen
# -- Compiling module jtag_tap_controller
# -- Compiling module dummy_hub
# -- Compiling module sld_virtual_jtag
# -- Compiling module sld_signaltap
# -- Compiling module altstratixii_oct
# -- Compiling module altparallel_flash_loader
# -- Compiling module altserial_flash_loader
# -- Compiling module altsource_probe
# 
# Top level modules:
# 	lcell
# 	altpll
# 	altlvds_rx
# 	altlvds_tx
# 	dcfifo
# 	altaccumulate
# 	altmult_accum
# 	altmult_add
# 	altfp_mult
# 	altsqrt
# 	altddio_bidir
# 	altcam
# 	altdpram
# 	alt3pram
# 	altqpram
# 	parallel_add
# 	scfifo
# 	altshift_taps
# 	a_graycounter
# 	altsquare
# 	altdq_dqs
# 	altera_std_synchronizer_bundle
# 	alt_cal
# 	sld_virtual_jtag
# 	sld_signaltap
# 	altstratixii_oct
# 	altparallel_flash_loader
# 	altserial_flash_loader
# 	altsource_probe
# End time: 00:30:45 on Dec 05,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/stratixiii_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/stratixiii_ver".
# 
# vmap stratixiii_ver ./verilog_libs/stratixiii_ver
# Model Technology ModelSim PE vmap 10.4a Lib Mapping Utility 2015.03 Apr  7 2015
# vmap -modelsim_quiet stratixiii_ver ./verilog_libs/stratixiii_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work stratixiii_ver {c:/program files/altera/90sp2/quartus/eda/sim_lib/stratixiii_atoms.v}
# Model Technology ModelSim PE Student Edition vlog 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 00:30:45 on Dec 05,2018
# vlog -reportprogress 300 -vlog01compat -work stratixiii_ver c:/program files/altera/90sp2/quartus/eda/sim_lib/stratixiii_atoms.v 
# -- Compiling UDP STRATIXIII_PRIM_DFFE
# -- Compiling module stratixiii_dffe
# -- Compiling module stratixiii_latch
# -- Compiling module stratixiii_mux21
# -- Compiling module stratixiii_mux41
# -- Compiling module stratixiii_and1
# -- Compiling module stratixiii_and16
# -- Compiling module stratixiii_bmux21
# -- Compiling module stratixiii_b17mux21
# -- Compiling module stratixiii_nmux21
# -- Compiling module stratixiii_b5mux21
# -- Compiling module stratixiii_jtag
# -- Compiling module stratixiii_crcblock
# -- Compiling module stratixiii_lcell_comb
# -- Compiling module stratixiii_routing_wire
# -- Compiling module stratixiii_lvds_tx_reg
# -- Compiling module stratixiii_lvds_tx_parallel_register
# -- Compiling module stratixiii_lvds_tx_out_block
# -- Compiling module stratixiii_lvds_transmitter
# -- Compiling module stratixiii_rublock
# -- Compiling module stratixiii_ram_pulse_generator
# -- Compiling module stratixiii_ram_register
# -- Compiling module stratixiii_ram_block
# -- Compiling module stratixiii_ff
# -- Compiling module stratixiii_clkselect
# -- Compiling module stratixiii_and2
# -- Compiling module stratixiii_ena_reg
# -- Compiling module stratixiii_clkena
# -- Compiling module stratixiii_mlab_cell_pulse_generator
# -- Compiling module stratixiii_mlab_cell
# -- Compiling module stratixiii_io_ibuf
# -- Compiling module stratixiii_io_obuf
# -- Compiling module stratixiii_ddio_out
# -- Compiling module stratixiii_ddio_oe
# -- Compiling module stratixiii_ddio_in
# -- Compiling module stratixiii_mac_register
# -- Compiling module stratixiii_mac_multiplier
# -- Compiling module stratixiii_mac_mult
# -- Compiling module stratixiii_fsa_isse
# -- Compiling module stratixiii_first_stage_add_sub
# -- Compiling module stratixiii_second_stage_add_accum
# -- Compiling module stratixiii_round_block
# -- Compiling module stratixiii_saturate_block
# -- Compiling module stratixiii_round_saturate_block
# -- Compiling module stratixiii_rotate_shift_block
# -- Compiling module stratixiii_carry_chain_adder
# -- Compiling module stratixiii_mac_out
# -- Compiling module stratixiii_ddr_gray_decoder
# -- Compiling module stratixiii_ddr_delay_chain_s
# -- Compiling module stratixiii_ddr_io_reg
# -- Compiling module stratixiii_dll
# -- Compiling module stratixiii_dll_offset_ctrl
# -- Compiling module stratixiii_dqs_delay_chain
# -- Compiling module stratixiii_dqs_enable
# -- Compiling module stratixiii_dqs_enable_ctrl
# -- Compiling module stratixiii_delay_chain
# -- Compiling module stratixiii_io_clock_divider
# -- Compiling module stratixiii_output_phase_alignment
# -- Compiling module stratixiii_input_phase_alignment
# -- Compiling module stratixiii_half_rate_input
# -- Compiling module stratixiii_io_config
# -- Compiling module stratixiii_dqs_config
# -- Compiling module stratixiii_rt_sm
# -- Compiling module stratixiii_termination_aux_clock_div
# -- Compiling module stratixiii_termination
# -- Compiling module stratixiii_termination_logic
# -- Compiling module stratixiii_io_pad
# -- Compiling module stratixiii_m_cntr
# -- Compiling module stratixiii_n_cntr
# -- Compiling module stratixiii_scale_cntr
# -- Compiling module stratixiii_pll_reg
# -- Compiling module stratixiii_pll
# -- Compiling module stratixiii_asmiblock
# -- Compiling module stratixiii_tsdblock
# -- Compiling module stratixiii_lvds_rx_fifo_sync_ram
# -- Compiling module stratixiii_lvds_rx_fifo
# -- Compiling module stratixiii_lvds_rx_bitslip
# -- Compiling module stratixiii_lvds_rx_deser
# -- Compiling module stratixiii_lvds_rx_parallel_reg
# -- Compiling module stratixiii_lvds_reg
# -- Compiling module stratixiii_pclk_divider
# -- Compiling module stratixiii_select_ini_phase_dpaclk
# -- Compiling module stratixiii_dpa_retime_block
# -- Compiling module stratixiii_dpa_block
# -- Compiling module stratixiii_lvds_receiver
# -- Compiling module stratixiii_pseudo_diff_out
# -- Compiling module stratixiii_bias_logic
# -- Compiling module stratixiii_bias_generator
# -- Compiling module stratixiii_bias_block
# 
# Top level modules:
# 	stratixiii_dffe
# 	stratixiii_latch
# 	stratixiii_and1
# 	stratixiii_and16
# 	stratixiii_bmux21
# 	stratixiii_b17mux21
# 	stratixiii_nmux21
# 	stratixiii_b5mux21
# 	stratixiii_jtag
# 	stratixiii_crcblock
# 	stratixiii_lcell_comb
# 	stratixiii_routing_wire
# 	stratixiii_lvds_transmitter
# 	stratixiii_rublock
# 	stratixiii_ram_block
# 	stratixiii_ff
# 	stratixiii_clkselect
# 	stratixiii_clkena
# 	stratixiii_mlab_cell
# 	stratixiii_io_ibuf
# 	stratixiii_io_obuf
# 	stratixiii_ddio_out
# 	stratixiii_ddio_oe
# 	stratixiii_ddio_in
# 	stratixiii_mac_mult
# 	stratixiii_mac_out
# 	stratixiii_dll
# 	stratixiii_dll_offset_ctrl
# 	stratixiii_dqs_delay_chain
# 	stratixiii_dqs_enable
# 	stratixiii_dqs_enable_ctrl
# 	stratixiii_delay_chain
# 	stratixiii_io_clock_divider
# 	stratixiii_output_phase_alignment
# 	stratixiii_input_phase_alignment
# 	stratixiii_half_rate_input
# 	stratixiii_io_config
# 	stratixiii_dqs_config
# 	stratixiii_termination
# 	stratixiii_termination_logic
# 	stratixiii_io_pad
# 	stratixiii_pll_reg
# 	stratixiii_pll
# 	stratixiii_asmiblock
# 	stratixiii_tsdblock
# 	stratixiii_lvds_receiver
# 	stratixiii_pseudo_diff_out
# 	stratixiii_bias_block
# End time: 00:30:46 on Dec 05,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim PE vmap 10.4a Lib Mapping Utility 2015.03 Apr  7 2015
# vmap -modelsim_quiet work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/prog10/Desktop/project {D:/prog10/Desktop/project/defines.v}
# Model Technology ModelSim PE Student Edition vlog 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 00:30:46 on Dec 05,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/prog10/Desktop/project" D:/prog10/Desktop/project/defines.v 
# End time: 00:30:46 on Dec 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/prog10/Desktop/project {D:/prog10/Desktop/project/ctrl.v}
# Model Technology ModelSim PE Student Edition vlog 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 00:30:46 on Dec 05,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/prog10/Desktop/project" D:/prog10/Desktop/project/ctrl.v 
# -- Compiling module ctrl
# 
# Top level modules:
# 	ctrl
# End time: 00:30:46 on Dec 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/prog10/Desktop/project {D:/prog10/Desktop/project/data_ram.v}
# Model Technology ModelSim PE Student Edition vlog 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 00:30:46 on Dec 05,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/prog10/Desktop/project" D:/prog10/Desktop/project/data_ram.v 
# -- Compiling module data_ram
# 
# Top level modules:
# 	data_ram
# End time: 00:30:46 on Dec 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/prog10/Desktop/project {D:/prog10/Desktop/project/ex.v}
# Model Technology ModelSim PE Student Edition vlog 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 00:30:46 on Dec 05,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/prog10/Desktop/project" D:/prog10/Desktop/project/ex.v 
# -- Compiling module ex
# 
# Top level modules:
# 	ex
# End time: 00:30:46 on Dec 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/prog10/Desktop/project {D:/prog10/Desktop/project/ex_mem.v}
# Model Technology ModelSim PE Student Edition vlog 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 00:30:46 on Dec 05,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/prog10/Desktop/project" D:/prog10/Desktop/project/ex_mem.v 
# -- Compiling module ex_mem
# 
# Top level modules:
# 	ex_mem
# End time: 00:30:46 on Dec 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/prog10/Desktop/project {D:/prog10/Desktop/project/id.v}
# Model Technology ModelSim PE Student Edition vlog 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 00:30:46 on Dec 05,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/prog10/Desktop/project" D:/prog10/Desktop/project/id.v 
# -- Compiling module id
# 
# Top level modules:
# 	id
# End time: 00:30:46 on Dec 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/prog10/Desktop/project {D:/prog10/Desktop/project/id_ex.v}
# Model Technology ModelSim PE Student Edition vlog 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 00:30:46 on Dec 05,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/prog10/Desktop/project" D:/prog10/Desktop/project/id_ex.v 
# -- Compiling module id_ex
# 
# Top level modules:
# 	id_ex
# End time: 00:30:47 on Dec 05,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/prog10/Desktop/project {D:/prog10/Desktop/project/if_id.v}
# Model Technology ModelSim PE Student Edition vlog 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 00:30:47 on Dec 05,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/prog10/Desktop/project" D:/prog10/Desktop/project/if_id.v 
# -- Compiling module if_id
# 
# Top level modules:
# 	if_id
# End time: 00:30:47 on Dec 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/prog10/Desktop/project {D:/prog10/Desktop/project/inst_rom.v}
# Model Technology ModelSim PE Student Edition vlog 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 00:30:47 on Dec 05,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/prog10/Desktop/project" D:/prog10/Desktop/project/inst_rom.v 
# -- Compiling module inst_rom
# 
# Top level modules:
# 	inst_rom
# End time: 00:30:47 on Dec 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/prog10/Desktop/project {D:/prog10/Desktop/project/mem.v}
# Model Technology ModelSim PE Student Edition vlog 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 00:30:47 on Dec 05,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/prog10/Desktop/project" D:/prog10/Desktop/project/mem.v 
# -- Compiling module mem
# 
# Top level modules:
# 	mem
# End time: 00:30:47 on Dec 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/prog10/Desktop/project {D:/prog10/Desktop/project/mem_wb.v}
# Model Technology ModelSim PE Student Edition vlog 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 00:30:47 on Dec 05,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/prog10/Desktop/project" D:/prog10/Desktop/project/mem_wb.v 
# -- Compiling module mem_wb
# 
# Top level modules:
# 	mem_wb
# End time: 00:30:47 on Dec 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/prog10/Desktop/project {D:/prog10/Desktop/project/openmips.v}
# Model Technology ModelSim PE Student Edition vlog 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 00:30:47 on Dec 05,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/prog10/Desktop/project" D:/prog10/Desktop/project/openmips.v 
# -- Compiling module openmips
# 
# Top level modules:
# 	openmips
# End time: 00:30:47 on Dec 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/prog10/Desktop/project {D:/prog10/Desktop/project/openmips_min_sopc.v}
# Model Technology ModelSim PE Student Edition vlog 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 00:30:47 on Dec 05,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/prog10/Desktop/project" D:/prog10/Desktop/project/openmips_min_sopc.v 
# -- Compiling module openmips_min_sopc
# 
# Top level modules:
# 	openmips_min_sopc
# End time: 00:30:47 on Dec 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/prog10/Desktop/project {D:/prog10/Desktop/project/pc_reg.v}
# Model Technology ModelSim PE Student Edition vlog 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 00:30:47 on Dec 05,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/prog10/Desktop/project" D:/prog10/Desktop/project/pc_reg.v 
# -- Compiling module pc_reg
# 
# Top level modules:
# 	pc_reg
# End time: 00:30:47 on Dec 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/prog10/Desktop/project {D:/prog10/Desktop/project/regfile.v}
# Model Technology ModelSim PE Student Edition vlog 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 00:30:47 on Dec 05,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/prog10/Desktop/project" D:/prog10/Desktop/project/regfile.v 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 00:30:47 on Dec 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+D:/prog10/Desktop/project/quartus2/.. {D:/prog10/Desktop/project/quartus2/../openmips_min_sopc_tb.v}
# Model Technology ModelSim PE Student Edition vlog 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 00:30:47 on Dec 05,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/prog10/Desktop/project/quartus2/.." D:/prog10/Desktop/project/quartus2/../openmips_min_sopc_tb.v 
# -- Compiling module openmips_min_sopc_tb
# 
# Top level modules:
# 	openmips_min_sopc_tb
# End time: 00:30:47 on Dec 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L stratixiii_ver -L rtl_work -L work -voptargs="+acc" openmips_min_sopc_tb
# //  ModelSim PE Student Edition 10.4a Apr  7 2015 
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# // NOT FOR CORPORATE OR PRODUCTION USE.
# // THE ModelSim PE Student Edition IS NOT A SUPPORTED PRODUCT.
# // FOR HIGHER EDUCATION PURPOSES ONLY
# //
# vsim -gui  -l msim_transcript -do "openmips_min_sopc_tb_run_msim_rtl_verilog.do" 
# Start time: 00:30:48 on Dec 05,2018
# Loading work.openmips_min_sopc_tb
# Loading work.openmips_min_sopc
# Loading work.openmips
# Loading work.pc_reg
# Loading work.if_id
# Loading work.id
# Loading work.regfile
# Loading work.id_ex
# Loading work.ex
# Loading work.ex_mem
# Loading work.mem
# Loading work.mem_wb
# Loading work.ctrl
# Loading work.inst_rom
# Loading work.data_ram
# ** Warning: (vsim-3015) D:/prog10/Desktop/project/openmips_min_sopc.v(57): [PCDPC] - Port size (4) does not match connection size (1) for port 'ram_ce_o'. The port definition is at: D:/prog10/Desktop/project/openmips.v(50).
#    Time: 0 ps  Iteration: 0  Instance: /openmips_min_sopc_tb/openmips_min_sopc0/openmips0 File: D:/prog10/Desktop/project/openmips.v
# ** Warning: (vsim-3015) D:/prog10/Desktop/project/openmips.v(306): [PCDPC] - Port size (1) does not match connection size (4) for port 'mem_ce_o'. The port definition is at: D:/prog10/Desktop/project/mem.v(60).
#    Time: 0 ps  Iteration: 0  Instance: /openmips_min_sopc_tb/openmips_min_sopc0/openmips0/mem0 File: D:/prog10/Desktop/project/mem.v
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 4000 ns
# End time: 03:52:03 on Dec 05,2018, Elapsed time: 3:21:15
# Errors: 0, Warnings: 2
