###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       126791   # Number of WRITE/WRITEP commands
num_reads_done                 =       651463   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       495464   # Number of read row buffer hits
num_read_cmds                  =       651465   # Number of READ/READP commands
num_writes_done                =       126800   # Number of read requests issued
num_write_row_hits             =        91493   # Number of write row buffer hits
num_act_cmds                   =       192057   # Number of ACT commands
num_pre_cmds                   =       192030   # Number of PRE commands
num_ondemand_pres              =       168897   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9415493   # Cyles of rank active rank.0
rank_active_cycles.1           =      9144276   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       584507   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       855724   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       730947   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         9261   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         6476   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         4906   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =          713   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          535   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          735   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1078   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          877   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1212   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        21543   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            5   # Write cmd latency (cycles)
write_latency[20-39]           =          155   # Write cmd latency (cycles)
write_latency[40-59]           =          204   # Write cmd latency (cycles)
write_latency[60-79]           =          387   # Write cmd latency (cycles)
write_latency[80-99]           =          836   # Write cmd latency (cycles)
write_latency[100-119]         =         1625   # Write cmd latency (cycles)
write_latency[120-139]         =         3232   # Write cmd latency (cycles)
write_latency[140-159]         =         4725   # Write cmd latency (cycles)
write_latency[160-179]         =         5748   # Write cmd latency (cycles)
write_latency[180-199]         =         6085   # Write cmd latency (cycles)
write_latency[200-]            =       103789   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            4   # Read request latency (cycles)
read_latency[20-39]            =       258034   # Read request latency (cycles)
read_latency[40-59]            =        82967   # Read request latency (cycles)
read_latency[60-79]            =        96162   # Read request latency (cycles)
read_latency[80-99]            =        43353   # Read request latency (cycles)
read_latency[100-119]          =        30945   # Read request latency (cycles)
read_latency[120-139]          =        23842   # Read request latency (cycles)
read_latency[140-159]          =        14957   # Read request latency (cycles)
read_latency[160-179]          =        11357   # Read request latency (cycles)
read_latency[180-199]          =         8902   # Read request latency (cycles)
read_latency[200-]             =        80940   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  6.32941e+08   # Write energy
read_energy                    =  2.62671e+09   # Read energy
act_energy                     =  5.25468e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.80563e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.10748e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.87527e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.70603e+09   # Active standby energy rank.1
average_read_latency           =      108.329   # Average read request latency (cycles)
average_interarrival           =      12.8488   # Average request interarrival latency (cycles)
total_energy                   =  1.67624e+10   # Total energy (pJ)
average_power                  =      1676.24   # Average power (mW)
average_bandwidth              =      6.64118   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       145684   # Number of WRITE/WRITEP commands
num_reads_done                 =       666780   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       493085   # Number of read row buffer hits
num_read_cmds                  =       666784   # Number of READ/READP commands
num_writes_done                =       145698   # Number of read requests issued
num_write_row_hits             =       106558   # Number of write row buffer hits
num_act_cmds                   =       213690   # Number of ACT commands
num_pre_cmds                   =       213661   # Number of PRE commands
num_ondemand_pres              =       190346   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9276052   # Cyles of rank active rank.0
rank_active_cycles.1           =      9249777   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       723948   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       750223   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       766209   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         8325   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         6458   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         4851   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =          685   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          516   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          778   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1082   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          866   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1218   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        21509   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           17   # Write cmd latency (cycles)
write_latency[20-39]           =          196   # Write cmd latency (cycles)
write_latency[40-59]           =          241   # Write cmd latency (cycles)
write_latency[60-79]           =          321   # Write cmd latency (cycles)
write_latency[80-99]           =          784   # Write cmd latency (cycles)
write_latency[100-119]         =         1591   # Write cmd latency (cycles)
write_latency[120-139]         =         3332   # Write cmd latency (cycles)
write_latency[140-159]         =         4988   # Write cmd latency (cycles)
write_latency[160-179]         =         6412   # Write cmd latency (cycles)
write_latency[180-199]         =         6849   # Write cmd latency (cycles)
write_latency[200-]            =       120953   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            1   # Read request latency (cycles)
read_latency[20-39]            =       247310   # Read request latency (cycles)
read_latency[40-59]            =        80397   # Read request latency (cycles)
read_latency[60-79]            =       101682   # Read request latency (cycles)
read_latency[80-99]            =        46598   # Read request latency (cycles)
read_latency[100-119]          =        34416   # Read request latency (cycles)
read_latency[120-139]          =        26527   # Read request latency (cycles)
read_latency[140-159]          =        16176   # Read request latency (cycles)
read_latency[160-179]          =        12090   # Read request latency (cycles)
read_latency[180-199]          =         9652   # Read request latency (cycles)
read_latency[200-]             =        91931   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  7.27255e+08   # Write energy
read_energy                    =  2.68847e+09   # Read energy
act_energy                     =  5.84656e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.47495e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.60107e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.78826e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.77186e+09   # Active standby energy rank.1
average_read_latency           =      117.611   # Average read request latency (cycles)
average_interarrival           =      12.3077   # Average request interarrival latency (cycles)
total_energy                   =  1.69728e+10   # Total energy (pJ)
average_power                  =      1697.28   # Average power (mW)
average_bandwidth              =      6.93315   # Average bandwidth
