// Seed: 4000919004
module module_0;
endmodule
module module_1 #(
    parameter id_3 = 32'd41
) (
    input wand id_0
    , _id_3,
    input supply0 id_1
);
  logic [7:0][-1 : -1] id_4;
  module_0 modCall_1 ();
  wire id_5;
  logic [7:0][1 : 1] id_6;
  assign id_4[-1] = $clog2(41);
  ;
endmodule
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    access,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22
);
  output wire id_22;
  input wire id_21;
  inout wire id_20;
  input wire id_19;
  input wire id_18;
  input wire id_17;
  inout wire id_16;
  inout wire id_15;
  inout wire id_14;
  inout wire id_13;
  inout wire id_12;
  inout supply1 id_11;
  output wand id_10;
  input wire id_9;
  inout wire id_8;
  output wire id_7;
  input wire id_6;
  input wire id_5;
  module_0 modCall_1 ();
  input wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_11 = 1;
  wire id_23;
  wire module_2;
  assign id_10 = -1;
  wire id_24;
endmodule
