--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5 -n 3
-fastpaths -xml mips_fpga_interface.twx mips_fpga_interface.ncd -o
mips_fpga_interface.twr mips_fpga_interface.pcf -ucf constraints.ucf

Design file:              mips_fpga_interface.ncd
Physical constraint file: mips_fpga_interface.pcf
Device,package,speed:     xc3s1000,ft256,-5 (PRODUCTION 1.39 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 17265 paths analyzed, 111 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.949ns.
--------------------------------------------------------------------------------

Paths for end point cnt_4 (SLICE_X40Y34.SR), 507 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.051ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cnt_1 (FF)
  Destination:          cnt_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.949ns (Levels of Logic = 19)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cnt_1 to cnt_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y32.YQ      Tcko                  0.626   cnt<0>
                                                       cnt_1
    SLICE_X41Y32.G3      net (fanout=2)        0.394   cnt<1>
    SLICE_X41Y32.COUT    Topcyg                0.904   Madd_mips_clk_input_add0000_cy<1>
                                                       cnt<1>_rt.1
                                                       Madd_mips_clk_input_add0000_cy<1>
    SLICE_X41Y33.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<1>
    SLICE_X41Y33.COUT    Tbyp                  0.111   Madd_mips_clk_input_add0000_cy<3>
                                                       Madd_mips_clk_input_add0000_cy<2>
                                                       Madd_mips_clk_input_add0000_cy<3>
    SLICE_X41Y34.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<3>
    SLICE_X41Y34.COUT    Tbyp                  0.111   mips_clk_input_add0000<5>
                                                       Madd_mips_clk_input_add0000_cy<4>
                                                       Madd_mips_clk_input_add0000_cy<5>
    SLICE_X41Y35.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<5>
    SLICE_X41Y35.COUT    Tbyp                  0.111   mips_clk_input_add0000<6>
                                                       Madd_mips_clk_input_add0000_cy<6>
                                                       Madd_mips_clk_input_add0000_cy<7>
    SLICE_X41Y36.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<7>
    SLICE_X41Y36.COUT    Tbyp                  0.111   mips_clk_input_add0000<8>
                                                       Madd_mips_clk_input_add0000_cy<8>
                                                       Madd_mips_clk_input_add0000_cy<9>
    SLICE_X41Y37.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<9>
    SLICE_X41Y37.COUT    Tbyp                  0.111   mips_clk_input_add0000<10>
                                                       Madd_mips_clk_input_add0000_cy<10>
                                                       Madd_mips_clk_input_add0000_cy<11>
    SLICE_X41Y38.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<11>
    SLICE_X41Y38.COUT    Tbyp                  0.111   mips_clk_input_add0000<12>
                                                       Madd_mips_clk_input_add0000_cy<12>
                                                       Madd_mips_clk_input_add0000_cy<13>
    SLICE_X41Y39.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<13>
    SLICE_X41Y39.COUT    Tbyp                  0.111   mips_clk_input_add0000<14>
                                                       Madd_mips_clk_input_add0000_cy<14>
                                                       Madd_mips_clk_input_add0000_cy<15>
    SLICE_X41Y40.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<15>
    SLICE_X41Y40.COUT    Tbyp                  0.111   mips_clk_input_add0000<16>
                                                       Madd_mips_clk_input_add0000_cy<16>
                                                       Madd_mips_clk_input_add0000_cy<17>
    SLICE_X41Y41.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<17>
    SLICE_X41Y41.COUT    Tbyp                  0.111   mips_clk_input_add0000<18>
                                                       Madd_mips_clk_input_add0000_cy<18>
                                                       Madd_mips_clk_input_add0000_cy<19>
    SLICE_X41Y42.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<19>
    SLICE_X41Y42.COUT    Tbyp                  0.111   mips_clk_input_add0000<20>
                                                       Madd_mips_clk_input_add0000_cy<20>
                                                       Madd_mips_clk_input_add0000_cy<21>
    SLICE_X41Y43.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<21>
    SLICE_X41Y43.COUT    Tbyp                  0.111   mips_clk_input_add0000<22>
                                                       Madd_mips_clk_input_add0000_cy<22>
                                                       Madd_mips_clk_input_add0000_cy<23>
    SLICE_X41Y44.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<23>
    SLICE_X41Y44.COUT    Tbyp                  0.111   mips_clk_input_add0000<24>
                                                       Madd_mips_clk_input_add0000_cy<24>
                                                       Madd_mips_clk_input_add0000_cy<25>
    SLICE_X41Y45.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<25>
    SLICE_X41Y45.COUT    Tbyp                  0.111   mips_clk_input_add0000<26>
                                                       Madd_mips_clk_input_add0000_cy<26>
                                                       Madd_mips_clk_input_add0000_cy<27>
    SLICE_X41Y46.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<27>
    SLICE_X41Y46.COUT    Tbyp                  0.111   mips_clk_input_add0000<28>
                                                       Madd_mips_clk_input_add0000_cy<28>
                                                       Madd_mips_clk_input_add0000_cy<29>
    SLICE_X41Y47.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<29>
    SLICE_X41Y47.X       Tcinx                 0.786   mips_clk_input_add0000<30>
                                                       Madd_mips_clk_input_add0000_xor<30>
    SLICE_X36Y45.G1      net (fanout=2)        0.815   mips_clk_input_add0000<30>
    SLICE_X36Y45.COUT    Topcyg                0.954   Mcompar_cnt_cmp_ge0000_cy<11>
                                                       Mcompar_cnt_cmp_ge0000_lut<11>
                                                       Mcompar_cnt_cmp_ge0000_cy<11>
    SLICE_X36Y46.CIN     net (fanout=1)        0.000   Mcompar_cnt_cmp_ge0000_cy<11>
    SLICE_X36Y46.XB      Tcinxb                0.383   cnt_cmp_ge0000
                                                       Mcompar_cnt_cmp_ge0000_cy<12>
    SLICE_X39Y45.G2      net (fanout=1)        0.435   cnt_cmp_ge0000
    SLICE_X39Y45.Y       Tilo                  0.479   mips_clk_input_or0000
                                                       cnt_or00001
    SLICE_X40Y34.SR      net (fanout=16)       1.727   cnt_or0000
    SLICE_X40Y34.CLK     Tsrck                 0.892   cnt<4>
                                                       cnt_4
    -------------------------------------------------  ---------------------------
    Total                                      9.949ns (6.578ns logic, 3.371ns route)
                                                       (66.1% logic, 33.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.051ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cnt_2 (FF)
  Destination:          cnt_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.949ns (Levels of Logic = 18)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cnt_2 to cnt_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y33.XQ      Tcko                  0.626   cnt<2>
                                                       cnt_2
    SLICE_X41Y33.F1      net (fanout=2)        0.515   cnt<2>
    SLICE_X41Y33.COUT    Topcyf                0.894   Madd_mips_clk_input_add0000_cy<3>
                                                       cnt<2>_rt.1
                                                       Madd_mips_clk_input_add0000_cy<2>
                                                       Madd_mips_clk_input_add0000_cy<3>
    SLICE_X41Y34.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<3>
    SLICE_X41Y34.COUT    Tbyp                  0.111   mips_clk_input_add0000<5>
                                                       Madd_mips_clk_input_add0000_cy<4>
                                                       Madd_mips_clk_input_add0000_cy<5>
    SLICE_X41Y35.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<5>
    SLICE_X41Y35.COUT    Tbyp                  0.111   mips_clk_input_add0000<6>
                                                       Madd_mips_clk_input_add0000_cy<6>
                                                       Madd_mips_clk_input_add0000_cy<7>
    SLICE_X41Y36.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<7>
    SLICE_X41Y36.COUT    Tbyp                  0.111   mips_clk_input_add0000<8>
                                                       Madd_mips_clk_input_add0000_cy<8>
                                                       Madd_mips_clk_input_add0000_cy<9>
    SLICE_X41Y37.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<9>
    SLICE_X41Y37.COUT    Tbyp                  0.111   mips_clk_input_add0000<10>
                                                       Madd_mips_clk_input_add0000_cy<10>
                                                       Madd_mips_clk_input_add0000_cy<11>
    SLICE_X41Y38.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<11>
    SLICE_X41Y38.COUT    Tbyp                  0.111   mips_clk_input_add0000<12>
                                                       Madd_mips_clk_input_add0000_cy<12>
                                                       Madd_mips_clk_input_add0000_cy<13>
    SLICE_X41Y39.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<13>
    SLICE_X41Y39.COUT    Tbyp                  0.111   mips_clk_input_add0000<14>
                                                       Madd_mips_clk_input_add0000_cy<14>
                                                       Madd_mips_clk_input_add0000_cy<15>
    SLICE_X41Y40.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<15>
    SLICE_X41Y40.COUT    Tbyp                  0.111   mips_clk_input_add0000<16>
                                                       Madd_mips_clk_input_add0000_cy<16>
                                                       Madd_mips_clk_input_add0000_cy<17>
    SLICE_X41Y41.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<17>
    SLICE_X41Y41.COUT    Tbyp                  0.111   mips_clk_input_add0000<18>
                                                       Madd_mips_clk_input_add0000_cy<18>
                                                       Madd_mips_clk_input_add0000_cy<19>
    SLICE_X41Y42.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<19>
    SLICE_X41Y42.COUT    Tbyp                  0.111   mips_clk_input_add0000<20>
                                                       Madd_mips_clk_input_add0000_cy<20>
                                                       Madd_mips_clk_input_add0000_cy<21>
    SLICE_X41Y43.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<21>
    SLICE_X41Y43.COUT    Tbyp                  0.111   mips_clk_input_add0000<22>
                                                       Madd_mips_clk_input_add0000_cy<22>
                                                       Madd_mips_clk_input_add0000_cy<23>
    SLICE_X41Y44.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<23>
    SLICE_X41Y44.COUT    Tbyp                  0.111   mips_clk_input_add0000<24>
                                                       Madd_mips_clk_input_add0000_cy<24>
                                                       Madd_mips_clk_input_add0000_cy<25>
    SLICE_X41Y45.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<25>
    SLICE_X41Y45.COUT    Tbyp                  0.111   mips_clk_input_add0000<26>
                                                       Madd_mips_clk_input_add0000_cy<26>
                                                       Madd_mips_clk_input_add0000_cy<27>
    SLICE_X41Y46.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<27>
    SLICE_X41Y46.COUT    Tbyp                  0.111   mips_clk_input_add0000<28>
                                                       Madd_mips_clk_input_add0000_cy<28>
                                                       Madd_mips_clk_input_add0000_cy<29>
    SLICE_X41Y47.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<29>
    SLICE_X41Y47.X       Tcinx                 0.786   mips_clk_input_add0000<30>
                                                       Madd_mips_clk_input_add0000_xor<30>
    SLICE_X36Y45.G1      net (fanout=2)        0.815   mips_clk_input_add0000<30>
    SLICE_X36Y45.COUT    Topcyg                0.954   Mcompar_cnt_cmp_ge0000_cy<11>
                                                       Mcompar_cnt_cmp_ge0000_lut<11>
                                                       Mcompar_cnt_cmp_ge0000_cy<11>
    SLICE_X36Y46.CIN     net (fanout=1)        0.000   Mcompar_cnt_cmp_ge0000_cy<11>
    SLICE_X36Y46.XB      Tcinxb                0.383   cnt_cmp_ge0000
                                                       Mcompar_cnt_cmp_ge0000_cy<12>
    SLICE_X39Y45.G2      net (fanout=1)        0.435   cnt_cmp_ge0000
    SLICE_X39Y45.Y       Tilo                  0.479   mips_clk_input_or0000
                                                       cnt_or00001
    SLICE_X40Y34.SR      net (fanout=16)       1.727   cnt_or0000
    SLICE_X40Y34.CLK     Tsrck                 0.892   cnt<4>
                                                       cnt_4
    -------------------------------------------------  ---------------------------
    Total                                      9.949ns (6.457ns logic, 3.492ns route)
                                                       (64.9% logic, 35.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.097ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cnt_3 (FF)
  Destination:          cnt_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.903ns (Levels of Logic = 18)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cnt_3 to cnt_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y33.YQ      Tcko                  0.626   cnt<2>
                                                       cnt_3
    SLICE_X41Y33.G2      net (fanout=2)        0.459   cnt<3>
    SLICE_X41Y33.COUT    Topcyg                0.904   Madd_mips_clk_input_add0000_cy<3>
                                                       cnt<3>_rt.1
                                                       Madd_mips_clk_input_add0000_cy<3>
    SLICE_X41Y34.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<3>
    SLICE_X41Y34.COUT    Tbyp                  0.111   mips_clk_input_add0000<5>
                                                       Madd_mips_clk_input_add0000_cy<4>
                                                       Madd_mips_clk_input_add0000_cy<5>
    SLICE_X41Y35.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<5>
    SLICE_X41Y35.COUT    Tbyp                  0.111   mips_clk_input_add0000<6>
                                                       Madd_mips_clk_input_add0000_cy<6>
                                                       Madd_mips_clk_input_add0000_cy<7>
    SLICE_X41Y36.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<7>
    SLICE_X41Y36.COUT    Tbyp                  0.111   mips_clk_input_add0000<8>
                                                       Madd_mips_clk_input_add0000_cy<8>
                                                       Madd_mips_clk_input_add0000_cy<9>
    SLICE_X41Y37.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<9>
    SLICE_X41Y37.COUT    Tbyp                  0.111   mips_clk_input_add0000<10>
                                                       Madd_mips_clk_input_add0000_cy<10>
                                                       Madd_mips_clk_input_add0000_cy<11>
    SLICE_X41Y38.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<11>
    SLICE_X41Y38.COUT    Tbyp                  0.111   mips_clk_input_add0000<12>
                                                       Madd_mips_clk_input_add0000_cy<12>
                                                       Madd_mips_clk_input_add0000_cy<13>
    SLICE_X41Y39.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<13>
    SLICE_X41Y39.COUT    Tbyp                  0.111   mips_clk_input_add0000<14>
                                                       Madd_mips_clk_input_add0000_cy<14>
                                                       Madd_mips_clk_input_add0000_cy<15>
    SLICE_X41Y40.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<15>
    SLICE_X41Y40.COUT    Tbyp                  0.111   mips_clk_input_add0000<16>
                                                       Madd_mips_clk_input_add0000_cy<16>
                                                       Madd_mips_clk_input_add0000_cy<17>
    SLICE_X41Y41.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<17>
    SLICE_X41Y41.COUT    Tbyp                  0.111   mips_clk_input_add0000<18>
                                                       Madd_mips_clk_input_add0000_cy<18>
                                                       Madd_mips_clk_input_add0000_cy<19>
    SLICE_X41Y42.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<19>
    SLICE_X41Y42.COUT    Tbyp                  0.111   mips_clk_input_add0000<20>
                                                       Madd_mips_clk_input_add0000_cy<20>
                                                       Madd_mips_clk_input_add0000_cy<21>
    SLICE_X41Y43.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<21>
    SLICE_X41Y43.COUT    Tbyp                  0.111   mips_clk_input_add0000<22>
                                                       Madd_mips_clk_input_add0000_cy<22>
                                                       Madd_mips_clk_input_add0000_cy<23>
    SLICE_X41Y44.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<23>
    SLICE_X41Y44.COUT    Tbyp                  0.111   mips_clk_input_add0000<24>
                                                       Madd_mips_clk_input_add0000_cy<24>
                                                       Madd_mips_clk_input_add0000_cy<25>
    SLICE_X41Y45.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<25>
    SLICE_X41Y45.COUT    Tbyp                  0.111   mips_clk_input_add0000<26>
                                                       Madd_mips_clk_input_add0000_cy<26>
                                                       Madd_mips_clk_input_add0000_cy<27>
    SLICE_X41Y46.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<27>
    SLICE_X41Y46.COUT    Tbyp                  0.111   mips_clk_input_add0000<28>
                                                       Madd_mips_clk_input_add0000_cy<28>
                                                       Madd_mips_clk_input_add0000_cy<29>
    SLICE_X41Y47.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<29>
    SLICE_X41Y47.X       Tcinx                 0.786   mips_clk_input_add0000<30>
                                                       Madd_mips_clk_input_add0000_xor<30>
    SLICE_X36Y45.G1      net (fanout=2)        0.815   mips_clk_input_add0000<30>
    SLICE_X36Y45.COUT    Topcyg                0.954   Mcompar_cnt_cmp_ge0000_cy<11>
                                                       Mcompar_cnt_cmp_ge0000_lut<11>
                                                       Mcompar_cnt_cmp_ge0000_cy<11>
    SLICE_X36Y46.CIN     net (fanout=1)        0.000   Mcompar_cnt_cmp_ge0000_cy<11>
    SLICE_X36Y46.XB      Tcinxb                0.383   cnt_cmp_ge0000
                                                       Mcompar_cnt_cmp_ge0000_cy<12>
    SLICE_X39Y45.G2      net (fanout=1)        0.435   cnt_cmp_ge0000
    SLICE_X39Y45.Y       Tilo                  0.479   mips_clk_input_or0000
                                                       cnt_or00001
    SLICE_X40Y34.SR      net (fanout=16)       1.727   cnt_or0000
    SLICE_X40Y34.CLK     Tsrck                 0.892   cnt<4>
                                                       cnt_4
    -------------------------------------------------  ---------------------------
    Total                                      9.903ns (6.467ns logic, 3.436ns route)
                                                       (65.3% logic, 34.7% route)

--------------------------------------------------------------------------------

Paths for end point cnt_5 (SLICE_X40Y34.SR), 507 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.051ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cnt_1 (FF)
  Destination:          cnt_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.949ns (Levels of Logic = 19)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cnt_1 to cnt_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y32.YQ      Tcko                  0.626   cnt<0>
                                                       cnt_1
    SLICE_X41Y32.G3      net (fanout=2)        0.394   cnt<1>
    SLICE_X41Y32.COUT    Topcyg                0.904   Madd_mips_clk_input_add0000_cy<1>
                                                       cnt<1>_rt.1
                                                       Madd_mips_clk_input_add0000_cy<1>
    SLICE_X41Y33.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<1>
    SLICE_X41Y33.COUT    Tbyp                  0.111   Madd_mips_clk_input_add0000_cy<3>
                                                       Madd_mips_clk_input_add0000_cy<2>
                                                       Madd_mips_clk_input_add0000_cy<3>
    SLICE_X41Y34.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<3>
    SLICE_X41Y34.COUT    Tbyp                  0.111   mips_clk_input_add0000<5>
                                                       Madd_mips_clk_input_add0000_cy<4>
                                                       Madd_mips_clk_input_add0000_cy<5>
    SLICE_X41Y35.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<5>
    SLICE_X41Y35.COUT    Tbyp                  0.111   mips_clk_input_add0000<6>
                                                       Madd_mips_clk_input_add0000_cy<6>
                                                       Madd_mips_clk_input_add0000_cy<7>
    SLICE_X41Y36.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<7>
    SLICE_X41Y36.COUT    Tbyp                  0.111   mips_clk_input_add0000<8>
                                                       Madd_mips_clk_input_add0000_cy<8>
                                                       Madd_mips_clk_input_add0000_cy<9>
    SLICE_X41Y37.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<9>
    SLICE_X41Y37.COUT    Tbyp                  0.111   mips_clk_input_add0000<10>
                                                       Madd_mips_clk_input_add0000_cy<10>
                                                       Madd_mips_clk_input_add0000_cy<11>
    SLICE_X41Y38.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<11>
    SLICE_X41Y38.COUT    Tbyp                  0.111   mips_clk_input_add0000<12>
                                                       Madd_mips_clk_input_add0000_cy<12>
                                                       Madd_mips_clk_input_add0000_cy<13>
    SLICE_X41Y39.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<13>
    SLICE_X41Y39.COUT    Tbyp                  0.111   mips_clk_input_add0000<14>
                                                       Madd_mips_clk_input_add0000_cy<14>
                                                       Madd_mips_clk_input_add0000_cy<15>
    SLICE_X41Y40.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<15>
    SLICE_X41Y40.COUT    Tbyp                  0.111   mips_clk_input_add0000<16>
                                                       Madd_mips_clk_input_add0000_cy<16>
                                                       Madd_mips_clk_input_add0000_cy<17>
    SLICE_X41Y41.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<17>
    SLICE_X41Y41.COUT    Tbyp                  0.111   mips_clk_input_add0000<18>
                                                       Madd_mips_clk_input_add0000_cy<18>
                                                       Madd_mips_clk_input_add0000_cy<19>
    SLICE_X41Y42.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<19>
    SLICE_X41Y42.COUT    Tbyp                  0.111   mips_clk_input_add0000<20>
                                                       Madd_mips_clk_input_add0000_cy<20>
                                                       Madd_mips_clk_input_add0000_cy<21>
    SLICE_X41Y43.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<21>
    SLICE_X41Y43.COUT    Tbyp                  0.111   mips_clk_input_add0000<22>
                                                       Madd_mips_clk_input_add0000_cy<22>
                                                       Madd_mips_clk_input_add0000_cy<23>
    SLICE_X41Y44.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<23>
    SLICE_X41Y44.COUT    Tbyp                  0.111   mips_clk_input_add0000<24>
                                                       Madd_mips_clk_input_add0000_cy<24>
                                                       Madd_mips_clk_input_add0000_cy<25>
    SLICE_X41Y45.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<25>
    SLICE_X41Y45.COUT    Tbyp                  0.111   mips_clk_input_add0000<26>
                                                       Madd_mips_clk_input_add0000_cy<26>
                                                       Madd_mips_clk_input_add0000_cy<27>
    SLICE_X41Y46.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<27>
    SLICE_X41Y46.COUT    Tbyp                  0.111   mips_clk_input_add0000<28>
                                                       Madd_mips_clk_input_add0000_cy<28>
                                                       Madd_mips_clk_input_add0000_cy<29>
    SLICE_X41Y47.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<29>
    SLICE_X41Y47.X       Tcinx                 0.786   mips_clk_input_add0000<30>
                                                       Madd_mips_clk_input_add0000_xor<30>
    SLICE_X36Y45.G1      net (fanout=2)        0.815   mips_clk_input_add0000<30>
    SLICE_X36Y45.COUT    Topcyg                0.954   Mcompar_cnt_cmp_ge0000_cy<11>
                                                       Mcompar_cnt_cmp_ge0000_lut<11>
                                                       Mcompar_cnt_cmp_ge0000_cy<11>
    SLICE_X36Y46.CIN     net (fanout=1)        0.000   Mcompar_cnt_cmp_ge0000_cy<11>
    SLICE_X36Y46.XB      Tcinxb                0.383   cnt_cmp_ge0000
                                                       Mcompar_cnt_cmp_ge0000_cy<12>
    SLICE_X39Y45.G2      net (fanout=1)        0.435   cnt_cmp_ge0000
    SLICE_X39Y45.Y       Tilo                  0.479   mips_clk_input_or0000
                                                       cnt_or00001
    SLICE_X40Y34.SR      net (fanout=16)       1.727   cnt_or0000
    SLICE_X40Y34.CLK     Tsrck                 0.892   cnt<4>
                                                       cnt_5
    -------------------------------------------------  ---------------------------
    Total                                      9.949ns (6.578ns logic, 3.371ns route)
                                                       (66.1% logic, 33.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.051ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cnt_2 (FF)
  Destination:          cnt_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.949ns (Levels of Logic = 18)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cnt_2 to cnt_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y33.XQ      Tcko                  0.626   cnt<2>
                                                       cnt_2
    SLICE_X41Y33.F1      net (fanout=2)        0.515   cnt<2>
    SLICE_X41Y33.COUT    Topcyf                0.894   Madd_mips_clk_input_add0000_cy<3>
                                                       cnt<2>_rt.1
                                                       Madd_mips_clk_input_add0000_cy<2>
                                                       Madd_mips_clk_input_add0000_cy<3>
    SLICE_X41Y34.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<3>
    SLICE_X41Y34.COUT    Tbyp                  0.111   mips_clk_input_add0000<5>
                                                       Madd_mips_clk_input_add0000_cy<4>
                                                       Madd_mips_clk_input_add0000_cy<5>
    SLICE_X41Y35.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<5>
    SLICE_X41Y35.COUT    Tbyp                  0.111   mips_clk_input_add0000<6>
                                                       Madd_mips_clk_input_add0000_cy<6>
                                                       Madd_mips_clk_input_add0000_cy<7>
    SLICE_X41Y36.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<7>
    SLICE_X41Y36.COUT    Tbyp                  0.111   mips_clk_input_add0000<8>
                                                       Madd_mips_clk_input_add0000_cy<8>
                                                       Madd_mips_clk_input_add0000_cy<9>
    SLICE_X41Y37.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<9>
    SLICE_X41Y37.COUT    Tbyp                  0.111   mips_clk_input_add0000<10>
                                                       Madd_mips_clk_input_add0000_cy<10>
                                                       Madd_mips_clk_input_add0000_cy<11>
    SLICE_X41Y38.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<11>
    SLICE_X41Y38.COUT    Tbyp                  0.111   mips_clk_input_add0000<12>
                                                       Madd_mips_clk_input_add0000_cy<12>
                                                       Madd_mips_clk_input_add0000_cy<13>
    SLICE_X41Y39.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<13>
    SLICE_X41Y39.COUT    Tbyp                  0.111   mips_clk_input_add0000<14>
                                                       Madd_mips_clk_input_add0000_cy<14>
                                                       Madd_mips_clk_input_add0000_cy<15>
    SLICE_X41Y40.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<15>
    SLICE_X41Y40.COUT    Tbyp                  0.111   mips_clk_input_add0000<16>
                                                       Madd_mips_clk_input_add0000_cy<16>
                                                       Madd_mips_clk_input_add0000_cy<17>
    SLICE_X41Y41.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<17>
    SLICE_X41Y41.COUT    Tbyp                  0.111   mips_clk_input_add0000<18>
                                                       Madd_mips_clk_input_add0000_cy<18>
                                                       Madd_mips_clk_input_add0000_cy<19>
    SLICE_X41Y42.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<19>
    SLICE_X41Y42.COUT    Tbyp                  0.111   mips_clk_input_add0000<20>
                                                       Madd_mips_clk_input_add0000_cy<20>
                                                       Madd_mips_clk_input_add0000_cy<21>
    SLICE_X41Y43.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<21>
    SLICE_X41Y43.COUT    Tbyp                  0.111   mips_clk_input_add0000<22>
                                                       Madd_mips_clk_input_add0000_cy<22>
                                                       Madd_mips_clk_input_add0000_cy<23>
    SLICE_X41Y44.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<23>
    SLICE_X41Y44.COUT    Tbyp                  0.111   mips_clk_input_add0000<24>
                                                       Madd_mips_clk_input_add0000_cy<24>
                                                       Madd_mips_clk_input_add0000_cy<25>
    SLICE_X41Y45.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<25>
    SLICE_X41Y45.COUT    Tbyp                  0.111   mips_clk_input_add0000<26>
                                                       Madd_mips_clk_input_add0000_cy<26>
                                                       Madd_mips_clk_input_add0000_cy<27>
    SLICE_X41Y46.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<27>
    SLICE_X41Y46.COUT    Tbyp                  0.111   mips_clk_input_add0000<28>
                                                       Madd_mips_clk_input_add0000_cy<28>
                                                       Madd_mips_clk_input_add0000_cy<29>
    SLICE_X41Y47.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<29>
    SLICE_X41Y47.X       Tcinx                 0.786   mips_clk_input_add0000<30>
                                                       Madd_mips_clk_input_add0000_xor<30>
    SLICE_X36Y45.G1      net (fanout=2)        0.815   mips_clk_input_add0000<30>
    SLICE_X36Y45.COUT    Topcyg                0.954   Mcompar_cnt_cmp_ge0000_cy<11>
                                                       Mcompar_cnt_cmp_ge0000_lut<11>
                                                       Mcompar_cnt_cmp_ge0000_cy<11>
    SLICE_X36Y46.CIN     net (fanout=1)        0.000   Mcompar_cnt_cmp_ge0000_cy<11>
    SLICE_X36Y46.XB      Tcinxb                0.383   cnt_cmp_ge0000
                                                       Mcompar_cnt_cmp_ge0000_cy<12>
    SLICE_X39Y45.G2      net (fanout=1)        0.435   cnt_cmp_ge0000
    SLICE_X39Y45.Y       Tilo                  0.479   mips_clk_input_or0000
                                                       cnt_or00001
    SLICE_X40Y34.SR      net (fanout=16)       1.727   cnt_or0000
    SLICE_X40Y34.CLK     Tsrck                 0.892   cnt<4>
                                                       cnt_5
    -------------------------------------------------  ---------------------------
    Total                                      9.949ns (6.457ns logic, 3.492ns route)
                                                       (64.9% logic, 35.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.097ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cnt_3 (FF)
  Destination:          cnt_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.903ns (Levels of Logic = 18)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cnt_3 to cnt_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y33.YQ      Tcko                  0.626   cnt<2>
                                                       cnt_3
    SLICE_X41Y33.G2      net (fanout=2)        0.459   cnt<3>
    SLICE_X41Y33.COUT    Topcyg                0.904   Madd_mips_clk_input_add0000_cy<3>
                                                       cnt<3>_rt.1
                                                       Madd_mips_clk_input_add0000_cy<3>
    SLICE_X41Y34.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<3>
    SLICE_X41Y34.COUT    Tbyp                  0.111   mips_clk_input_add0000<5>
                                                       Madd_mips_clk_input_add0000_cy<4>
                                                       Madd_mips_clk_input_add0000_cy<5>
    SLICE_X41Y35.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<5>
    SLICE_X41Y35.COUT    Tbyp                  0.111   mips_clk_input_add0000<6>
                                                       Madd_mips_clk_input_add0000_cy<6>
                                                       Madd_mips_clk_input_add0000_cy<7>
    SLICE_X41Y36.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<7>
    SLICE_X41Y36.COUT    Tbyp                  0.111   mips_clk_input_add0000<8>
                                                       Madd_mips_clk_input_add0000_cy<8>
                                                       Madd_mips_clk_input_add0000_cy<9>
    SLICE_X41Y37.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<9>
    SLICE_X41Y37.COUT    Tbyp                  0.111   mips_clk_input_add0000<10>
                                                       Madd_mips_clk_input_add0000_cy<10>
                                                       Madd_mips_clk_input_add0000_cy<11>
    SLICE_X41Y38.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<11>
    SLICE_X41Y38.COUT    Tbyp                  0.111   mips_clk_input_add0000<12>
                                                       Madd_mips_clk_input_add0000_cy<12>
                                                       Madd_mips_clk_input_add0000_cy<13>
    SLICE_X41Y39.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<13>
    SLICE_X41Y39.COUT    Tbyp                  0.111   mips_clk_input_add0000<14>
                                                       Madd_mips_clk_input_add0000_cy<14>
                                                       Madd_mips_clk_input_add0000_cy<15>
    SLICE_X41Y40.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<15>
    SLICE_X41Y40.COUT    Tbyp                  0.111   mips_clk_input_add0000<16>
                                                       Madd_mips_clk_input_add0000_cy<16>
                                                       Madd_mips_clk_input_add0000_cy<17>
    SLICE_X41Y41.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<17>
    SLICE_X41Y41.COUT    Tbyp                  0.111   mips_clk_input_add0000<18>
                                                       Madd_mips_clk_input_add0000_cy<18>
                                                       Madd_mips_clk_input_add0000_cy<19>
    SLICE_X41Y42.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<19>
    SLICE_X41Y42.COUT    Tbyp                  0.111   mips_clk_input_add0000<20>
                                                       Madd_mips_clk_input_add0000_cy<20>
                                                       Madd_mips_clk_input_add0000_cy<21>
    SLICE_X41Y43.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<21>
    SLICE_X41Y43.COUT    Tbyp                  0.111   mips_clk_input_add0000<22>
                                                       Madd_mips_clk_input_add0000_cy<22>
                                                       Madd_mips_clk_input_add0000_cy<23>
    SLICE_X41Y44.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<23>
    SLICE_X41Y44.COUT    Tbyp                  0.111   mips_clk_input_add0000<24>
                                                       Madd_mips_clk_input_add0000_cy<24>
                                                       Madd_mips_clk_input_add0000_cy<25>
    SLICE_X41Y45.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<25>
    SLICE_X41Y45.COUT    Tbyp                  0.111   mips_clk_input_add0000<26>
                                                       Madd_mips_clk_input_add0000_cy<26>
                                                       Madd_mips_clk_input_add0000_cy<27>
    SLICE_X41Y46.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<27>
    SLICE_X41Y46.COUT    Tbyp                  0.111   mips_clk_input_add0000<28>
                                                       Madd_mips_clk_input_add0000_cy<28>
                                                       Madd_mips_clk_input_add0000_cy<29>
    SLICE_X41Y47.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<29>
    SLICE_X41Y47.X       Tcinx                 0.786   mips_clk_input_add0000<30>
                                                       Madd_mips_clk_input_add0000_xor<30>
    SLICE_X36Y45.G1      net (fanout=2)        0.815   mips_clk_input_add0000<30>
    SLICE_X36Y45.COUT    Topcyg                0.954   Mcompar_cnt_cmp_ge0000_cy<11>
                                                       Mcompar_cnt_cmp_ge0000_lut<11>
                                                       Mcompar_cnt_cmp_ge0000_cy<11>
    SLICE_X36Y46.CIN     net (fanout=1)        0.000   Mcompar_cnt_cmp_ge0000_cy<11>
    SLICE_X36Y46.XB      Tcinxb                0.383   cnt_cmp_ge0000
                                                       Mcompar_cnt_cmp_ge0000_cy<12>
    SLICE_X39Y45.G2      net (fanout=1)        0.435   cnt_cmp_ge0000
    SLICE_X39Y45.Y       Tilo                  0.479   mips_clk_input_or0000
                                                       cnt_or00001
    SLICE_X40Y34.SR      net (fanout=16)       1.727   cnt_or0000
    SLICE_X40Y34.CLK     Tsrck                 0.892   cnt<4>
                                                       cnt_5
    -------------------------------------------------  ---------------------------
    Total                                      9.903ns (6.467ns logic, 3.436ns route)
                                                       (65.3% logic, 34.7% route)

--------------------------------------------------------------------------------

Paths for end point cnt_6 (SLICE_X40Y35.SR), 507 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.051ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cnt_1 (FF)
  Destination:          cnt_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.949ns (Levels of Logic = 19)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cnt_1 to cnt_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y32.YQ      Tcko                  0.626   cnt<0>
                                                       cnt_1
    SLICE_X41Y32.G3      net (fanout=2)        0.394   cnt<1>
    SLICE_X41Y32.COUT    Topcyg                0.904   Madd_mips_clk_input_add0000_cy<1>
                                                       cnt<1>_rt.1
                                                       Madd_mips_clk_input_add0000_cy<1>
    SLICE_X41Y33.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<1>
    SLICE_X41Y33.COUT    Tbyp                  0.111   Madd_mips_clk_input_add0000_cy<3>
                                                       Madd_mips_clk_input_add0000_cy<2>
                                                       Madd_mips_clk_input_add0000_cy<3>
    SLICE_X41Y34.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<3>
    SLICE_X41Y34.COUT    Tbyp                  0.111   mips_clk_input_add0000<5>
                                                       Madd_mips_clk_input_add0000_cy<4>
                                                       Madd_mips_clk_input_add0000_cy<5>
    SLICE_X41Y35.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<5>
    SLICE_X41Y35.COUT    Tbyp                  0.111   mips_clk_input_add0000<6>
                                                       Madd_mips_clk_input_add0000_cy<6>
                                                       Madd_mips_clk_input_add0000_cy<7>
    SLICE_X41Y36.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<7>
    SLICE_X41Y36.COUT    Tbyp                  0.111   mips_clk_input_add0000<8>
                                                       Madd_mips_clk_input_add0000_cy<8>
                                                       Madd_mips_clk_input_add0000_cy<9>
    SLICE_X41Y37.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<9>
    SLICE_X41Y37.COUT    Tbyp                  0.111   mips_clk_input_add0000<10>
                                                       Madd_mips_clk_input_add0000_cy<10>
                                                       Madd_mips_clk_input_add0000_cy<11>
    SLICE_X41Y38.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<11>
    SLICE_X41Y38.COUT    Tbyp                  0.111   mips_clk_input_add0000<12>
                                                       Madd_mips_clk_input_add0000_cy<12>
                                                       Madd_mips_clk_input_add0000_cy<13>
    SLICE_X41Y39.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<13>
    SLICE_X41Y39.COUT    Tbyp                  0.111   mips_clk_input_add0000<14>
                                                       Madd_mips_clk_input_add0000_cy<14>
                                                       Madd_mips_clk_input_add0000_cy<15>
    SLICE_X41Y40.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<15>
    SLICE_X41Y40.COUT    Tbyp                  0.111   mips_clk_input_add0000<16>
                                                       Madd_mips_clk_input_add0000_cy<16>
                                                       Madd_mips_clk_input_add0000_cy<17>
    SLICE_X41Y41.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<17>
    SLICE_X41Y41.COUT    Tbyp                  0.111   mips_clk_input_add0000<18>
                                                       Madd_mips_clk_input_add0000_cy<18>
                                                       Madd_mips_clk_input_add0000_cy<19>
    SLICE_X41Y42.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<19>
    SLICE_X41Y42.COUT    Tbyp                  0.111   mips_clk_input_add0000<20>
                                                       Madd_mips_clk_input_add0000_cy<20>
                                                       Madd_mips_clk_input_add0000_cy<21>
    SLICE_X41Y43.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<21>
    SLICE_X41Y43.COUT    Tbyp                  0.111   mips_clk_input_add0000<22>
                                                       Madd_mips_clk_input_add0000_cy<22>
                                                       Madd_mips_clk_input_add0000_cy<23>
    SLICE_X41Y44.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<23>
    SLICE_X41Y44.COUT    Tbyp                  0.111   mips_clk_input_add0000<24>
                                                       Madd_mips_clk_input_add0000_cy<24>
                                                       Madd_mips_clk_input_add0000_cy<25>
    SLICE_X41Y45.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<25>
    SLICE_X41Y45.COUT    Tbyp                  0.111   mips_clk_input_add0000<26>
                                                       Madd_mips_clk_input_add0000_cy<26>
                                                       Madd_mips_clk_input_add0000_cy<27>
    SLICE_X41Y46.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<27>
    SLICE_X41Y46.COUT    Tbyp                  0.111   mips_clk_input_add0000<28>
                                                       Madd_mips_clk_input_add0000_cy<28>
                                                       Madd_mips_clk_input_add0000_cy<29>
    SLICE_X41Y47.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<29>
    SLICE_X41Y47.X       Tcinx                 0.786   mips_clk_input_add0000<30>
                                                       Madd_mips_clk_input_add0000_xor<30>
    SLICE_X36Y45.G1      net (fanout=2)        0.815   mips_clk_input_add0000<30>
    SLICE_X36Y45.COUT    Topcyg                0.954   Mcompar_cnt_cmp_ge0000_cy<11>
                                                       Mcompar_cnt_cmp_ge0000_lut<11>
                                                       Mcompar_cnt_cmp_ge0000_cy<11>
    SLICE_X36Y46.CIN     net (fanout=1)        0.000   Mcompar_cnt_cmp_ge0000_cy<11>
    SLICE_X36Y46.XB      Tcinxb                0.383   cnt_cmp_ge0000
                                                       Mcompar_cnt_cmp_ge0000_cy<12>
    SLICE_X39Y45.G2      net (fanout=1)        0.435   cnt_cmp_ge0000
    SLICE_X39Y45.Y       Tilo                  0.479   mips_clk_input_or0000
                                                       cnt_or00001
    SLICE_X40Y35.SR      net (fanout=16)       1.727   cnt_or0000
    SLICE_X40Y35.CLK     Tsrck                 0.892   cnt<6>
                                                       cnt_6
    -------------------------------------------------  ---------------------------
    Total                                      9.949ns (6.578ns logic, 3.371ns route)
                                                       (66.1% logic, 33.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.051ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cnt_2 (FF)
  Destination:          cnt_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.949ns (Levels of Logic = 18)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cnt_2 to cnt_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y33.XQ      Tcko                  0.626   cnt<2>
                                                       cnt_2
    SLICE_X41Y33.F1      net (fanout=2)        0.515   cnt<2>
    SLICE_X41Y33.COUT    Topcyf                0.894   Madd_mips_clk_input_add0000_cy<3>
                                                       cnt<2>_rt.1
                                                       Madd_mips_clk_input_add0000_cy<2>
                                                       Madd_mips_clk_input_add0000_cy<3>
    SLICE_X41Y34.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<3>
    SLICE_X41Y34.COUT    Tbyp                  0.111   mips_clk_input_add0000<5>
                                                       Madd_mips_clk_input_add0000_cy<4>
                                                       Madd_mips_clk_input_add0000_cy<5>
    SLICE_X41Y35.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<5>
    SLICE_X41Y35.COUT    Tbyp                  0.111   mips_clk_input_add0000<6>
                                                       Madd_mips_clk_input_add0000_cy<6>
                                                       Madd_mips_clk_input_add0000_cy<7>
    SLICE_X41Y36.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<7>
    SLICE_X41Y36.COUT    Tbyp                  0.111   mips_clk_input_add0000<8>
                                                       Madd_mips_clk_input_add0000_cy<8>
                                                       Madd_mips_clk_input_add0000_cy<9>
    SLICE_X41Y37.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<9>
    SLICE_X41Y37.COUT    Tbyp                  0.111   mips_clk_input_add0000<10>
                                                       Madd_mips_clk_input_add0000_cy<10>
                                                       Madd_mips_clk_input_add0000_cy<11>
    SLICE_X41Y38.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<11>
    SLICE_X41Y38.COUT    Tbyp                  0.111   mips_clk_input_add0000<12>
                                                       Madd_mips_clk_input_add0000_cy<12>
                                                       Madd_mips_clk_input_add0000_cy<13>
    SLICE_X41Y39.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<13>
    SLICE_X41Y39.COUT    Tbyp                  0.111   mips_clk_input_add0000<14>
                                                       Madd_mips_clk_input_add0000_cy<14>
                                                       Madd_mips_clk_input_add0000_cy<15>
    SLICE_X41Y40.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<15>
    SLICE_X41Y40.COUT    Tbyp                  0.111   mips_clk_input_add0000<16>
                                                       Madd_mips_clk_input_add0000_cy<16>
                                                       Madd_mips_clk_input_add0000_cy<17>
    SLICE_X41Y41.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<17>
    SLICE_X41Y41.COUT    Tbyp                  0.111   mips_clk_input_add0000<18>
                                                       Madd_mips_clk_input_add0000_cy<18>
                                                       Madd_mips_clk_input_add0000_cy<19>
    SLICE_X41Y42.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<19>
    SLICE_X41Y42.COUT    Tbyp                  0.111   mips_clk_input_add0000<20>
                                                       Madd_mips_clk_input_add0000_cy<20>
                                                       Madd_mips_clk_input_add0000_cy<21>
    SLICE_X41Y43.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<21>
    SLICE_X41Y43.COUT    Tbyp                  0.111   mips_clk_input_add0000<22>
                                                       Madd_mips_clk_input_add0000_cy<22>
                                                       Madd_mips_clk_input_add0000_cy<23>
    SLICE_X41Y44.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<23>
    SLICE_X41Y44.COUT    Tbyp                  0.111   mips_clk_input_add0000<24>
                                                       Madd_mips_clk_input_add0000_cy<24>
                                                       Madd_mips_clk_input_add0000_cy<25>
    SLICE_X41Y45.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<25>
    SLICE_X41Y45.COUT    Tbyp                  0.111   mips_clk_input_add0000<26>
                                                       Madd_mips_clk_input_add0000_cy<26>
                                                       Madd_mips_clk_input_add0000_cy<27>
    SLICE_X41Y46.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<27>
    SLICE_X41Y46.COUT    Tbyp                  0.111   mips_clk_input_add0000<28>
                                                       Madd_mips_clk_input_add0000_cy<28>
                                                       Madd_mips_clk_input_add0000_cy<29>
    SLICE_X41Y47.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<29>
    SLICE_X41Y47.X       Tcinx                 0.786   mips_clk_input_add0000<30>
                                                       Madd_mips_clk_input_add0000_xor<30>
    SLICE_X36Y45.G1      net (fanout=2)        0.815   mips_clk_input_add0000<30>
    SLICE_X36Y45.COUT    Topcyg                0.954   Mcompar_cnt_cmp_ge0000_cy<11>
                                                       Mcompar_cnt_cmp_ge0000_lut<11>
                                                       Mcompar_cnt_cmp_ge0000_cy<11>
    SLICE_X36Y46.CIN     net (fanout=1)        0.000   Mcompar_cnt_cmp_ge0000_cy<11>
    SLICE_X36Y46.XB      Tcinxb                0.383   cnt_cmp_ge0000
                                                       Mcompar_cnt_cmp_ge0000_cy<12>
    SLICE_X39Y45.G2      net (fanout=1)        0.435   cnt_cmp_ge0000
    SLICE_X39Y45.Y       Tilo                  0.479   mips_clk_input_or0000
                                                       cnt_or00001
    SLICE_X40Y35.SR      net (fanout=16)       1.727   cnt_or0000
    SLICE_X40Y35.CLK     Tsrck                 0.892   cnt<6>
                                                       cnt_6
    -------------------------------------------------  ---------------------------
    Total                                      9.949ns (6.457ns logic, 3.492ns route)
                                                       (64.9% logic, 35.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.097ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cnt_3 (FF)
  Destination:          cnt_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.903ns (Levels of Logic = 18)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cnt_3 to cnt_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y33.YQ      Tcko                  0.626   cnt<2>
                                                       cnt_3
    SLICE_X41Y33.G2      net (fanout=2)        0.459   cnt<3>
    SLICE_X41Y33.COUT    Topcyg                0.904   Madd_mips_clk_input_add0000_cy<3>
                                                       cnt<3>_rt.1
                                                       Madd_mips_clk_input_add0000_cy<3>
    SLICE_X41Y34.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<3>
    SLICE_X41Y34.COUT    Tbyp                  0.111   mips_clk_input_add0000<5>
                                                       Madd_mips_clk_input_add0000_cy<4>
                                                       Madd_mips_clk_input_add0000_cy<5>
    SLICE_X41Y35.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<5>
    SLICE_X41Y35.COUT    Tbyp                  0.111   mips_clk_input_add0000<6>
                                                       Madd_mips_clk_input_add0000_cy<6>
                                                       Madd_mips_clk_input_add0000_cy<7>
    SLICE_X41Y36.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<7>
    SLICE_X41Y36.COUT    Tbyp                  0.111   mips_clk_input_add0000<8>
                                                       Madd_mips_clk_input_add0000_cy<8>
                                                       Madd_mips_clk_input_add0000_cy<9>
    SLICE_X41Y37.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<9>
    SLICE_X41Y37.COUT    Tbyp                  0.111   mips_clk_input_add0000<10>
                                                       Madd_mips_clk_input_add0000_cy<10>
                                                       Madd_mips_clk_input_add0000_cy<11>
    SLICE_X41Y38.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<11>
    SLICE_X41Y38.COUT    Tbyp                  0.111   mips_clk_input_add0000<12>
                                                       Madd_mips_clk_input_add0000_cy<12>
                                                       Madd_mips_clk_input_add0000_cy<13>
    SLICE_X41Y39.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<13>
    SLICE_X41Y39.COUT    Tbyp                  0.111   mips_clk_input_add0000<14>
                                                       Madd_mips_clk_input_add0000_cy<14>
                                                       Madd_mips_clk_input_add0000_cy<15>
    SLICE_X41Y40.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<15>
    SLICE_X41Y40.COUT    Tbyp                  0.111   mips_clk_input_add0000<16>
                                                       Madd_mips_clk_input_add0000_cy<16>
                                                       Madd_mips_clk_input_add0000_cy<17>
    SLICE_X41Y41.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<17>
    SLICE_X41Y41.COUT    Tbyp                  0.111   mips_clk_input_add0000<18>
                                                       Madd_mips_clk_input_add0000_cy<18>
                                                       Madd_mips_clk_input_add0000_cy<19>
    SLICE_X41Y42.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<19>
    SLICE_X41Y42.COUT    Tbyp                  0.111   mips_clk_input_add0000<20>
                                                       Madd_mips_clk_input_add0000_cy<20>
                                                       Madd_mips_clk_input_add0000_cy<21>
    SLICE_X41Y43.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<21>
    SLICE_X41Y43.COUT    Tbyp                  0.111   mips_clk_input_add0000<22>
                                                       Madd_mips_clk_input_add0000_cy<22>
                                                       Madd_mips_clk_input_add0000_cy<23>
    SLICE_X41Y44.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<23>
    SLICE_X41Y44.COUT    Tbyp                  0.111   mips_clk_input_add0000<24>
                                                       Madd_mips_clk_input_add0000_cy<24>
                                                       Madd_mips_clk_input_add0000_cy<25>
    SLICE_X41Y45.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<25>
    SLICE_X41Y45.COUT    Tbyp                  0.111   mips_clk_input_add0000<26>
                                                       Madd_mips_clk_input_add0000_cy<26>
                                                       Madd_mips_clk_input_add0000_cy<27>
    SLICE_X41Y46.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<27>
    SLICE_X41Y46.COUT    Tbyp                  0.111   mips_clk_input_add0000<28>
                                                       Madd_mips_clk_input_add0000_cy<28>
                                                       Madd_mips_clk_input_add0000_cy<29>
    SLICE_X41Y47.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<29>
    SLICE_X41Y47.X       Tcinx                 0.786   mips_clk_input_add0000<30>
                                                       Madd_mips_clk_input_add0000_xor<30>
    SLICE_X36Y45.G1      net (fanout=2)        0.815   mips_clk_input_add0000<30>
    SLICE_X36Y45.COUT    Topcyg                0.954   Mcompar_cnt_cmp_ge0000_cy<11>
                                                       Mcompar_cnt_cmp_ge0000_lut<11>
                                                       Mcompar_cnt_cmp_ge0000_cy<11>
    SLICE_X36Y46.CIN     net (fanout=1)        0.000   Mcompar_cnt_cmp_ge0000_cy<11>
    SLICE_X36Y46.XB      Tcinxb                0.383   cnt_cmp_ge0000
                                                       Mcompar_cnt_cmp_ge0000_cy<12>
    SLICE_X39Y45.G2      net (fanout=1)        0.435   cnt_cmp_ge0000
    SLICE_X39Y45.Y       Tilo                  0.479   mips_clk_input_or0000
                                                       cnt_or00001
    SLICE_X40Y35.SR      net (fanout=16)       1.727   cnt_or0000
    SLICE_X40Y35.CLK     Tsrck                 0.892   cnt<6>
                                                       cnt_6
    -------------------------------------------------  ---------------------------
    Total                                      9.903ns (6.467ns logic, 3.436ns route)
                                                       (65.3% logic, 34.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point cnt_2 (SLICE_X40Y33.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.161ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cnt_2 (FF)
  Destination:          cnt_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.161ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: cnt_2 to cnt_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y33.XQ      Tcko                  0.501   cnt<2>
                                                       cnt_2
    SLICE_X40Y33.F4      net (fanout=2)        0.278   cnt<2>
    SLICE_X40Y33.CLK     Tckf        (-Th)    -0.382   cnt<2>
                                                       cnt<2>_rt
                                                       Mcount_cnt_xor<2>
                                                       cnt_2
    -------------------------------------------------  ---------------------------
    Total                                      1.161ns (0.883ns logic, 0.278ns route)
                                                       (76.1% logic, 23.9% route)

--------------------------------------------------------------------------------

Paths for end point cnt_4 (SLICE_X40Y34.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.161ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cnt_4 (FF)
  Destination:          cnt_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.161ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: cnt_4 to cnt_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y34.XQ      Tcko                  0.501   cnt<4>
                                                       cnt_4
    SLICE_X40Y34.F4      net (fanout=2)        0.278   cnt<4>
    SLICE_X40Y34.CLK     Tckf        (-Th)    -0.382   cnt<4>
                                                       cnt<4>_rt
                                                       Mcount_cnt_xor<4>
                                                       cnt_4
    -------------------------------------------------  ---------------------------
    Total                                      1.161ns (0.883ns logic, 0.278ns route)
                                                       (76.1% logic, 23.9% route)

--------------------------------------------------------------------------------

Paths for end point cnt_8 (SLICE_X40Y36.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.161ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cnt_8 (FF)
  Destination:          cnt_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.161ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: cnt_8 to cnt_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y36.XQ      Tcko                  0.501   cnt<8>
                                                       cnt_8
    SLICE_X40Y36.F4      net (fanout=2)        0.278   cnt<8>
    SLICE_X40Y36.CLK     Tckf        (-Th)    -0.382   cnt<8>
                                                       cnt<8>_rt
                                                       Mcount_cnt_xor<8>
                                                       cnt_8
    -------------------------------------------------  ---------------------------
    Total                                      1.161ns (0.883ns logic, 0.278ns route)
                                                       (76.1% logic, 23.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.634ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.683ns (Tcl)
  Physical resource: cnt<0>/CLK
  Logical resource: cnt_0/CK
  Location pin: SLICE_X40Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 8.634ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.683ns (Tch)
  Physical resource: cnt<0>/CLK
  Logical resource: cnt_0/CK
  Location pin: SLICE_X40Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 8.634ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.366ns (732.064MHz) (Tcp)
  Physical resource: cnt<0>/CLK
  Logical resource: cnt_0/CK
  Location pin: SLICE_X40Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    9.949|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 17265 paths, 0 nets, and 196 connections

Design statistics:
   Minimum period:   9.949ns{1}   (Maximum frequency: 100.513MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed May 10 16:30:45 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 199 MB



