Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Reading design: lcd_module.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "lcd_module.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "lcd_module"
Output Format                      : NGC
Target Device                      : xc3s500e-4-fg320

---- Source Options
Top Module Name                    : lcd_module
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/lab/209847/18042016PO/17042016PRZED/LCD/send_4bits.vhd" in Library work.
Entity <send_4bits> compiled.
Entity <send_4bits> (Architecture <behavioral>) compiled.
Compiling vhdl file "C:/Users/lab/209847/18042016PO/17042016PRZED/LCD/send_byte.vhd" in Library work.
Architecture behavioral of Entity send_byte is up to date.
Compiling vhdl file "C:/Users/lab/209847/18042016PO/17042016PRZED/LCD/lcd_config.vhd" in Library work.
Architecture behavioral of Entity lcd_config is up to date.
Compiling vhdl file "C:/Users/lab/209847/18042016PO/17042016PRZED/LCD/mul_4b_2_1.vhd" in Library work.
Entity <mul_4b_2_1> compiled.
Entity <mul_4b_2_1> (Architecture <behavioral>) compiled.
Compiling vhdl file "C:/Users/lab/209847/18042016PO/17042016PRZED/LCD/lcd_init.vhd" in Library work.
Architecture behavioral of Entity lcd_init is up to date.
Compiling vhdl file "C:/Users/lab/209847/18042016PO/17042016PRZED/LCD/lcd_module.vhf" in Library work.
Architecture behavioral of Entity lcd_module is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <lcd_module> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <send_4bits> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <send_byte> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <lcd_config> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <mul_4b_2_1> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <lcd_init> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <lcd_module> in library <work> (Architecture <behavioral>).
WARNING:Xst:753 - "C:/Users/lab/209847/18042016PO/17042016PRZED/LCD/lcd_module.vhf" line 135: Unconnected output port 'busy' of component 'lcd_config'.
Entity <lcd_module> analyzed. Unit <lcd_module> generated.

Analyzing Entity <send_4bits> in library <work> (Architecture <behavioral>).
Entity <send_4bits> analyzed. Unit <send_4bits> generated.

Analyzing Entity <send_byte> in library <work> (Architecture <behavioral>).
Entity <send_byte> analyzed. Unit <send_byte> generated.

Analyzing Entity <lcd_config> in library <work> (Architecture <behavioral>).
Entity <lcd_config> analyzed. Unit <lcd_config> generated.

Analyzing Entity <mul_4b_2_1> in library <work> (Architecture <behavioral>).
Entity <mul_4b_2_1> analyzed. Unit <mul_4b_2_1> generated.

Analyzing Entity <lcd_init> in library <work> (Architecture <behavioral>).
Entity <lcd_init> analyzed. Unit <lcd_init> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <send_4bits>.
    Related source file is "C:/Users/lab/209847/18042016PO/17042016PRZED/LCD/send_4bits.vhd".
    Found finite state machine <FSM_0> for signal <transmision_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 7                                              |
    | Inputs             | 3                                              |
    | Outputs            | 5                                              |
    | Clock              | Clk                       (rising_edge)        |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <LCD_E>.
    Found 1-bit register for signal <BUSY>.
    Found 4-bit register for signal <SF_D>.
    Found 4-bit register for signal <count>.
    Found 4-bit adder for signal <count$share0000> created at line 50.
    Found 4-bit register for signal <data>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  14 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <send_4bits> synthesized.


Synthesizing Unit <send_byte>.
    Related source file is "C:/Users/lab/209847/18042016PO/17042016PRZED/LCD/send_byte.vhd".
    Found finite state machine <FSM_1> for signal <state_of_transmission>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 10                                             |
    | Inputs             | 4                                              |
    | Outputs            | 6                                              |
    | Clock              | Clk_50MHz                 (rising_edge)        |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <busy>.
    Found 1-bit register for signal <send_out>.
    Found 4-bit register for signal <half_byte>.
    Found 8-bit register for signal <data>.
    Found 11-bit register for signal <i>.
    Found 11-bit adder for signal <i$share0000> created at line 53.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  25 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <send_byte> synthesized.


Synthesizing Unit <lcd_config>.
    Related source file is "C:/Users/lab/209847/18042016PO/17042016PRZED/LCD/lcd_config.vhd".
    Found finite state machine <FSM_2> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 11                                             |
    | Inputs             | 2                                              |
    | Outputs            | 6                                              |
    | Clock              | Clk_50MHz                 (rising_edge)        |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <send>.
    Found 1-bit register for signal <busy>.
    Found 8-bit register for signal <byte_out>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  10 D-type flip-flop(s).
Unit <lcd_config> synthesized.


Synthesizing Unit <mul_4b_2_1>.
    Related source file is "C:/Users/lab/209847/18042016PO/17042016PRZED/LCD/mul_4b_2_1.vhd".
Unit <mul_4b_2_1> synthesized.


Synthesizing Unit <lcd_init>.
    Related source file is "C:/Users/lab/209847/18042016PO/17042016PRZED/LCD/lcd_init.vhd".
    Found finite state machine <FSM_3> for signal <state_of_init>.
    -----------------------------------------------------------------------
    | States             | 11                                             |
    | Transitions        | 21                                             |
    | Inputs             | 6                                              |
    | Outputs            | 11                                             |
    | Clock              | Clk                       (rising_edge)        |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit register for signal <LCD_D>.
    Found 1-bit register for signal <SENDING>.
    Found 1-bit register for signal <BUSY>.
    Found 20-bit register for signal <count>.
    Found 20-bit adder for signal <count$share0000> created at line 56.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  26 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <lcd_init> synthesized.


Synthesizing Unit <lcd_module>.
    Related source file is "C:/Users/lab/209847/18042016PO/17042016PRZED/LCD/lcd_module.vhf".
Unit <lcd_module> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 11-bit adder                                          : 1
 20-bit adder                                          : 1
 4-bit adder                                           : 1
# Registers                                            : 17
 1-bit register                                        : 8
 11-bit register                                       : 1
 20-bit register                                       : 1
 4-bit register                                        : 5
 8-bit register                                        : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_3> for best encoding.
Optimizing FSM <XLXI_22/state_of_init/FSM> on signal <state_of_init[1:11]> with one-hot encoding.
-----------------------
 State  | Encoding
-----------------------
 idle   | 00000000001
 q1     | 00000000010
 q2     | 00000000100
 q3     | 00000001000
 q4     | 00000010000
 q5     | 00000100000
 q6     | 00001000000
 q7     | 00010000000
 q8     | 00100000000
 q9     | 01000000000
 finish | 10000000000
-----------------------
Analyzing FSM <FSM_2> for best encoding.
Optimizing FSM <XLXI_14/state/FSM> on signal <state[1:3]> with gray encoding.
------------------------
 State      | Encoding
------------------------
 idle       | 000
 func_set   | 001
 entry_mode | 011
 disp_onoff | 010
 clear_disp | 110
 finish     | 111
------------------------
Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <XLXI_13/state_of_transmission/FSM> on signal <state_of_transmission[1:3]> with user encoding.
---------------------------------
 State               | Encoding
---------------------------------
 idle                | 000
 send_high_half_byte | 001
 wait_1              | 010
 send_low_half_byte  | 011
 wait_40             | 100
---------------------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <XLXI_2/transmision_state/FSM> on signal <transmision_state[1:2]> with gray encoding.
-------------------------
 State       | Encoding
-------------------------
 idle        | 00
 waitfortick | 01
 transmit    | 11
 finish      | 10
-------------------------
WARNING:Xst:1710 - FF/Latch <data_4> (without init value) has a constant value of 0 in block <XLXI_13>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_6> (without init value) has a constant value of 0 in block <XLXI_13>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_7> (without init value) has a constant value of 0 in block <XLXI_13>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <byte_out_4> (without init value) has a constant value of 0 in block <XLXI_14>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <byte_out_6> (without init value) has a constant value of 0 in block <XLXI_14>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <byte_out_7> (without init value) has a constant value of 0 in block <XLXI_14>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <LCD_D_2> (without init value) has a constant value of 0 in block <XLXI_22>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <LCD_D_3> (without init value) has a constant value of 0 in block <XLXI_22>. This FF/Latch will be trimmed during the optimization process.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 4
# Adders/Subtractors                                   : 3
 11-bit adder                                          : 1
 20-bit adder                                          : 1
 4-bit adder                                           : 1
# Registers                                            : 75
 Flip-Flops                                            : 75

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <byte_out_4> (without init value) has a constant value of 0 in block <lcd_config>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <byte_out_6> (without init value) has a constant value of 0 in block <lcd_config>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <byte_out_7> (without init value) has a constant value of 0 in block <lcd_config>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <LCD_D_2> (without init value) has a constant value of 0 in block <lcd_init>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <LCD_D_3> (without init value) has a constant value of 0 in block <lcd_init>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <lcd_module> ...

Optimizing unit <send_4bits> ...

Optimizing unit <send_byte> ...

Optimizing unit <lcd_config> ...

Optimizing unit <lcd_init> ...
WARNING:Xst:1710 - FF/Latch <XLXI_13/data_7> (without init value) has a constant value of 0 in block <lcd_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_13/data_6> (without init value) has a constant value of 0 in block <lcd_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_13/data_4> (without init value) has a constant value of 0 in block <lcd_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <XLXI_14/busy> of sequential type is unconnected in block <lcd_module>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block lcd_module, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 85
 Flip-Flops                                            : 85

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : lcd_module.ngr
Top Level Output File Name         : lcd_module
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 9

Cell Usage :
# BELS                             : 243
#      GND                         : 1
#      INV                         : 6
#      LUT1                        : 29
#      LUT2                        : 14
#      LUT3                        : 23
#      LUT3_D                      : 2
#      LUT3_L                      : 1
#      LUT4                        : 88
#      LUT4_D                      : 9
#      LUT4_L                      : 1
#      MUXCY                       : 29
#      MUXF5                       : 7
#      OR2                         : 1
#      VCC                         : 1
#      XORCY                       : 31
# FlipFlops/Latches                : 85
#      FD                          : 63
#      FDE                         : 11
#      FDR                         : 1
#      FDS                         : 10
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 8
#      IBUF                        : 1
#      OBUF                        : 7
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                       91  out of   4656     1%  
 Number of Slice Flip Flops:             85  out of   9312     0%  
 Number of 4 input LUTs:                173  out of   9312     1%  
 Number of IOs:                           9
 Number of bonded IOBs:                   9  out of    232     3%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
Clk                                | BUFGP                  | 85    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 8.254ns (Maximum Frequency: 121.153MHz)
   Minimum input arrival time before clock: 2.712ns
   Maximum output required time after clock: 4.310ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clk'
  Clock period: 8.254ns (frequency: 121.153MHz)
  Total number of paths / destination ports: 2975 / 106
-------------------------------------------------------------------------
Delay:               8.254ns (Levels of Logic = 6)
  Source:            XLXI_22/count_13 (FF)
  Destination:       XLXI_22/count_19 (FF)
  Source Clock:      Clk rising
  Destination Clock: Clk rising

  Data Path: XLXI_22/count_13 to XLXI_22/count_19
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               4   0.591   0.762  XLXI_22/count_13 (XLXI_22/count_13)
     LUT3:I0->O            1   0.704   0.455  XLXI_22/state_of_init_cmp_eq00002_SW0 (N45)
     LUT4_D:I2->LO         1   0.704   0.104  XLXI_22/state_of_init_cmp_eq00002 (N96)
     LUT4:I3->O            3   0.704   0.535  XLXI_22/state_of_init_cmp_eq0001 (XLXI_22/state_of_init_cmp_eq0001)
     LUT4:I3->O            2   0.704   0.451  XLXI_22/count_mux0000<0>123_SW0 (N67)
     LUT4_D:I3->O          9   0.704   0.824  XLXI_22/count_mux0000<0>125 (XLXI_22/N0)
     LUT4:I3->O            1   0.704   0.000  XLXI_22/count_mux0000<17>1 (XLXI_22/count_mux0000<17>)
     FD:D                      0.308          XLXI_22/count_17
    ----------------------------------------
    Total                      8.254ns (5.123ns logic, 3.131ns route)
                                       (62.1% logic, 37.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Clk'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              2.712ns (Levels of Logic = 2)
  Source:            GO (PAD)
  Destination:       XLXI_22/state_of_init_FSM_FFd10 (FF)
  Destination Clock: Clk rising

  Data Path: GO to XLXI_22/state_of_init_FSM_FFd10
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.218   0.482  GO_IBUF (GO_IBUF)
     LUT4:I2->O            1   0.704   0.000  XLXI_22/state_of_init_FSM_FFd10-In1 (XLXI_22/state_of_init_FSM_FFd10-In)
     FD:D                      0.308          XLXI_22/state_of_init_FSM_FFd10
    ----------------------------------------
    Total                      2.712ns (2.230ns logic, 0.482ns route)
                                       (82.2% logic, 17.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Clk'
  Total number of paths / destination ports: 5 / 5
-------------------------------------------------------------------------
Offset:              4.310ns (Levels of Logic = 1)
  Source:            XLXI_2/SF_D_3 (FF)
  Destination:       LCD_D<3> (PAD)
  Source Clock:      Clk rising

  Data Path: XLXI_2/SF_D_3 to LCD_D<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.591   0.447  XLXI_2/SF_D_3 (XLXI_2/SF_D_3)
     OBUF:I->O                 3.272          LCD_D_3_OBUF (LCD_D<3>)
    ----------------------------------------
    Total                      4.310ns (3.863ns logic, 0.447ns route)
                                       (89.6% logic, 10.4% route)

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 5.63 secs
 
--> 

Total memory usage is 209432 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   18 (   0 filtered)
Number of infos    :    1 (   0 filtered)

