Amir H. Ajami , Kaustav Banerjee , Massoud Pedram, Scaling Analysis of On-Chip Power Grid Voltage Variations in Nanometer Scale ULSI, Analog Integrated Circuits and Signal Processing, v.42 n.3, p.277-290, March     2005[doi>10.1007/s10470-005-6761-x]
Arnaud, L., Tartavel, G. L., and Ulmer, P. W. 1998. Analysis of Blech product threshold in passivated AlCu interconnections. In Proceedings of the IEEE International Interconnect Technology Conference. IEEE, Los Alamitos, CA, 289--291.
Atakov, E. M., Sriram, T. S., Dunnell, D., and Pizzanello, S. 1998. Effect of VLSI interconnect layout on electromigration performance. In Proceedings of the 36th International Reliability Physics Symposium (IRPS'98), IEEE, Los Alamitos, CA, 348--355.
Black, J. R. 1969. Electromigration failure modes in aluminum metallization for semiconductor devices. Proc. IEEE 57, 9, 1587--1594.
Blech, I. A. 1976. Electromigration in thin aluminum films on titanium nitride. J. Appl. Phys. 47, 4, 1203--1208.
Blech, I. A. and Meieran, E. S. 1967. Direct transmission electron microscope observation of electrotransport in aluminum thin films. Appl. Phys. Lett. 11, 8, 263--266.
Borkar, S. 2006. Extending and expanding Moore's law -- Challenges and opportunities. In Proceedings of the 2nd Workshop on System Effects of Logic Soft Errors (SELSE'06).
Buerke, A., Wendrock, H., and Wetzig, K. 2000. Study of electromigration damage in Al interconnect lines inside a SEM. Crystal Res. Technol. 35, 6--7, 721--730.
Cadence. 2002a. Electromigration for designers: An introduction for the non-specialist. White paper, Cadence.
Cadence. 2002b. Power grid verification. White paper, Cadence.
Yici Cai , Zhu Pan , Shelton X-D Tan , Xianlong Hong , Wenting Hou , Lifeng Wu, Relaxed hierarchical power/ground grid analysis, Proceedings of the 2005 Asia and South Pacific Design Automation Conference, January 18-21, 2005, Shanghai, China[doi>10.1145/1120725.1120831]
Chiarulli, D. M., Bakos, J. D., Martin, J. R., and Levitan, S. P. 2005. Area, power, and pin efficient bus transceiver using multi-bit-differential signaling. In Proceedings of the International Symposium on Circuits and Systems (ISCAS'05). IEEE, Los Alamitos, CA, 1662--1665.
Choi, J., Wan, L., Swaminathan, M., Beker, B., and Master, R. 2002. Modeling of realistic onchip power grid using the FDTD method. In Proceedings of the IEEE International Symposium on Electromagnetic Compatibility (EMC'02). IEEE, Los Alamitos, CA, 238--243.
Aurobindo Dasgupta , Ramesh Karri, Electromigration reliability enhancement via bus activity distribution, Proceedings of the 33rd annual Design Automation Conference, p.353-356, June 03-07, 1996, Las Vegas, Nevada, USA[doi>10.1145/240518.240585]
De Gelas, J. 2006. Intel Core versus AMD's K8 architecture. AnandTech. http://www.anandtech.com.
De Munari, I., Scorzoni, A., Tamarri, F., and Fantini, F. 1995. Activation energy in the early stage of electromigration in Al-1&percnt; Si/TiN/Ti bamboo lines. Semiconductor Sci. Technol. 10, 3, 255--259.
D'Heurle, F. M. 1971. Electromigration and failure in electronics: An introduction. Proc. IEEE 59, 10, 1409--1418.
JEDEC. 2002. Failure mechanisms and models for semiconductor devices. JEDEC Publication JEP122-A.
Jens Lienig, introduction to electromigration-aware physical design, Proceedings of the 2006 international symposium on Physical design, April 09-12, 2006, San Jose, California, USA[doi>10.1145/1123008.1123017]
Jens Lienig , Goran Jerke, Electromigration-Aware Physical Design of Integrated Circuits, Proceedings of the 18th International Conference on VLSI Design held jointly with 4th International Conference on Embedded Systems Design, p.77-82, January 03-07, 2005[doi>10.1109/ICVD.2005.88]
Liew, B. K., Cheung, N. W., and Hu, C. 1990. Projecting interconnect electromigration lifetime for arbitrary current waveforms. IEEE Trans. Electron Devices 37, 5, 1343--1351.
Maiz, J. A. 1989. Characterization of electromigration under bidirectional (BC) and pulsed unidirectional (PDC) currents. In Proceedings of the 27th International Reliability Physics Symposium (IRPS'89). IEEE, Los Alamitos, CA, 220--228.
Nguyen, H. V., Salm, C., Mouthaan, T. J., and Kuper, F. G. 2001. Modelling of the reservoir effect on electromigration lifetime. In Proceedings of the 8th International Symposium on the Physical and Failure Analysis of Integrated Circuits (IPFA'01). IEEE, Los Alamitos, CA, 169--173.
Scorzoni, A., Neri, B., Caprile, C., and Fantini, F. 1991. Electromigration in thin-film interconnection lines: Models, methods and results. Material Sci. Rep. 7, 4--5, 143--220.
Semiconductors Industry Association (SIA). 2003. International technology roadmap for semiconductors.
Semiconductors Industry Association (SIA). 2005. International technology roadmap for semiconductors.
Jeonghee Shin , Victor Zyuban , Zhigang Hu , Jude A. Rivers , Pradip Bose, A Framework for Architecture-Level Lifetime Reliability Modeling, Proceedings of the 37th Annual IEEE/IFIP International Conference on Dependable Systems and Networks, p.534-543, June 25-28, 2007[doi>10.1109/DSN.2007.8]
Jayanth Srinivasan , Sarita V. Adve , Pradip Bose , Jude A. Rivers, The Case for Lifetime Reliability-Aware Microprocessors, Proceedings of the 31st annual international symposium on Computer architecture, p.276, June 19-23, 2004, MÃ¼nchen, Germany
Jayanth Srinivasan , Sarita V. Adve , Pradip Bose , Jude A. Rivers, The Impact of Technology Scaling on Lifetime Reliability, Proceedings of the 2004 International Conference on Dependable Systems and Networks, p.177, June 28-July 01, 2004
Gregory Steele , David Overhauser , Steffen Rochel , Syed Zakir Hussain, Full-chip verification methods for DSM power distribution systems, Proceedings of the 35th annual Design Automation Conference, p.744-749, June 15-19, 1998, San Francisco, California, USA[doi>10.1145/277044.277231]
Haihua Su , Jiang Hu , S. S. Sapatnekar , S. R. Nassif, A methodology for the simultaneous design of supply and signal networks, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.23 n.12, p.1614-1624, November 2006[doi>10.1109/TCAD.2004.837728]
Sun, Y., Zhou, P., Kim, D. Y., Goodson, K. E., and Wong, S. S. 2002. Recovery of open via after electromigration in Cu dual damascene interconnect. In Proceedings of the 40th International Reliability Physics Symposium (IRPS'02). IEEE, Los Alamitos, CA, 435--436.
Tao, J., Chen, J. F., Cheung, N. W., and Hu, C. 1996. Modeling and characterization of electromigration failures under bidirectional current stress. IEEE Trans. Electron Devices 43, 5, 800--808.
Toshiba Corp. 2002. Semiconductor reliability handbook (discrete devices).
N. Venkateswaran , S. Balaji , V. Sridhar, Fault tolerant bus architecture for deep submicron based processors, ACM SIGARCH Computer Architecture News, v.33 n.1, March 2005[doi>10.1145/1055626.1055647]
Kai Wang , M. Marek-Sadowska, On-chip power-supply network optimization using multigrid-based technique, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.24 n.3, p.407-417, November 2006[doi>10.1109/TCAD.2004.842802]
