Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri May 15 23:32:56 2020
| Host         : DESKTOP-KFTK1LL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file manageScene_timing_summary_routed.rpt -pb manageScene_timing_summary_routed.pb -rpx manageScene_timing_summary_routed.rpx -warn_on_violation
| Design       : manageScene
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 23 register/latch pins with no clock driven by root clock pin: ats/fdivTarget/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/genblk1[0].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/genblk1[10].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/genblk1[11].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/genblk1[12].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/genblk1[13].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/genblk1[14].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/genblk1[15].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/genblk1[16].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/genblk1[17].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/genblk1[1].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/genblk1[2].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/genblk1[3].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/genblk1[4].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/genblk1[5].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/genblk1[6].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/genblk1[7].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/genblk1[8].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/genblk1[9].fdiv/clkDiv_reg/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ats/newpic_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: ats/vga_sync_unit/pixel_reg_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: ats/vga_sync_unit/pixel_reg_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 86 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.515        0.000                      0                  242        0.171        0.000                      0                  242        4.500        0.000                       0                   120  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.515        0.000                      0                  242        0.171        0.000                      0                  242        4.500        0.000                       0                   120  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.515ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.171ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.515ns  (required time - arrival time)
  Source:                 ats/vga_sync_unit/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ats/vga_sync_unit/v_count_reg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.209ns  (logic 1.058ns (25.135%)  route 3.151ns (74.865%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.552     5.073    ats/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X13Y27         FDRE                                         r  ats/vga_sync_unit/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y27         FDRE (Prop_fdre_C_Q)         0.456     5.529 r  ats/vga_sync_unit/h_count_reg_reg[0]/Q
                         net (fo=24, routed)          1.719     7.248    ats/vga_sync_unit/h_count_reg_reg[9]_0[0]
    SLICE_X29Y34         LUT5 (Prop_lut5_I4_O)        0.152     7.400 r  ats/vga_sync_unit/h_count_reg[9]_i_3/O
                         net (fo=6, routed)           0.465     7.865    ats/vga_sync_unit/h_count_reg[9]_i_3_n_0
    SLICE_X28Y34         LUT6 (Prop_lut6_I0_O)        0.326     8.191 f  ats/vga_sync_unit/v_count_reg[9]_i_3/O
                         net (fo=1, routed)           0.158     8.349    ats/vga_sync_unit/v_count_reg[9]_i_3_n_0
    SLICE_X28Y34         LUT3 (Prop_lut3_I2_O)        0.124     8.473 r  ats/vga_sync_unit/v_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.810     9.283    ats/vga_sync_unit/v_count_reg0
    SLICE_X29Y31         FDRE                                         r  ats/vga_sync_unit/v_count_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.437    14.778    ats/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X29Y31         FDRE                                         r  ats/vga_sync_unit/v_count_reg_reg[1]/C
                         clock pessimism              0.260    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X29Y31         FDRE (Setup_fdre_C_CE)      -0.205    14.798    ats/vga_sync_unit/v_count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.798    
                         arrival time                          -9.283    
  -------------------------------------------------------------------
                         slack                                  5.515    

Slack (MET) :             5.531ns  (required time - arrival time)
  Source:                 ats/vga_sync_unit/v_count_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ats/vga_sync_unit/v_count_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.119ns  (logic 0.957ns (23.231%)  route 3.162ns (76.769%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.558     5.079    ats/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X29Y33         FDRE                                         r  ats/vga_sync_unit/v_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y33         FDRE (Prop_fdre_C_Q)         0.456     5.535 r  ats/vga_sync_unit/v_count_reg_reg[3]/Q
                         net (fo=29, routed)          1.720     7.256    ats/vga_sync_unit/Q[1]
    SLICE_X28Y27         LUT5 (Prop_lut5_I4_O)        0.150     7.406 r  ats/vga_sync_unit/v_count_reg[9]_i_4/O
                         net (fo=3, routed)           0.868     8.274    ats/vga_sync_unit/v_count_reg[9]_i_4_n_0
    SLICE_X28Y32         LUT4 (Prop_lut4_I1_O)        0.351     8.625 r  ats/vga_sync_unit/v_count_reg[7]_i_1/O
                         net (fo=1, routed)           0.574     9.199    ats/vga_sync_unit/v_count_reg[7]_i_1_n_0
    SLICE_X28Y32         FDRE                                         r  ats/vga_sync_unit/v_count_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.439    14.780    ats/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X28Y32         FDRE                                         r  ats/vga_sync_unit/v_count_reg_reg[7]/C
                         clock pessimism              0.274    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X28Y32         FDRE (Setup_fdre_C_D)       -0.289    14.730    ats/vga_sync_unit/v_count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         14.730    
                         arrival time                          -9.199    
  -------------------------------------------------------------------
                         slack                                  5.531    

Slack (MET) :             5.616ns  (required time - arrival time)
  Source:                 ats/vga_sync_unit/v_count_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ats/vga_sync_unit/v_count_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.281ns  (logic 0.932ns (21.770%)  route 3.349ns (78.230%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.558     5.079    ats/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X29Y33         FDRE                                         r  ats/vga_sync_unit/v_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y33         FDRE (Prop_fdre_C_Q)         0.456     5.535 r  ats/vga_sync_unit/v_count_reg_reg[3]/Q
                         net (fo=29, routed)          1.720     7.256    ats/vga_sync_unit/Q[1]
    SLICE_X28Y27         LUT5 (Prop_lut5_I4_O)        0.150     7.406 r  ats/vga_sync_unit/v_count_reg[9]_i_4/O
                         net (fo=3, routed)           1.061     8.466    ats/vga_sync_unit/v_count_reg[9]_i_4_n_0
    SLICE_X28Y32         LUT5 (Prop_lut5_I3_O)        0.326     8.792 r  ats/vga_sync_unit/v_count_reg[8]_i_1/O
                         net (fo=1, routed)           0.568     9.360    ats/vga_sync_unit/v_count_reg[8]_i_1_n_0
    SLICE_X28Y32         FDRE                                         r  ats/vga_sync_unit/v_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.439    14.780    ats/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X28Y32         FDRE                                         r  ats/vga_sync_unit/v_count_reg_reg[8]/C
                         clock pessimism              0.274    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X28Y32         FDRE (Setup_fdre_C_D)       -0.043    14.976    ats/vga_sync_unit/v_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         14.976    
                         arrival time                          -9.360    
  -------------------------------------------------------------------
                         slack                                  5.616    

Slack (MET) :             5.628ns  (required time - arrival time)
  Source:                 ats/receiver_unit/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ats/receiver_unit/bitcounter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.787ns  (logic 0.952ns (25.139%)  route 2.835ns (74.861%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.553     5.074    ats/receiver_unit/clk_IBUF_BUFG
    SLICE_X33Y53         FDRE                                         r  ats/receiver_unit/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y53         FDRE (Prop_fdre_C_Q)         0.456     5.530 r  ats/receiver_unit/counter_reg[1]/Q
                         net (fo=2, routed)           0.999     6.529    ats/receiver_unit/counter_reg[1]
    SLICE_X32Y53         LUT6 (Prop_lut6_I3_O)        0.124     6.653 f  ats/receiver_unit/samplecounter[1]_i_4/O
                         net (fo=1, routed)           0.443     7.096    ats/receiver_unit/samplecounter[1]_i_4_n_0
    SLICE_X32Y55         LUT6 (Prop_lut6_I1_O)        0.124     7.220 f  ats/receiver_unit/samplecounter[1]_i_3/O
                         net (fo=1, routed)           0.421     7.641    ats/receiver_unit/samplecounter[1]_i_3_n_0
    SLICE_X32Y56         LUT4 (Prop_lut4_I1_O)        0.124     7.765 r  ats/receiver_unit/samplecounter[1]_i_2/O
                         net (fo=20, routed)          0.584     8.350    ats/receiver_unit/counter[0]_i_1_n_0
    SLICE_X31Y57         LUT3 (Prop_lut3_I2_O)        0.124     8.474 r  ats/receiver_unit/bitcounter[3]_i_1/O
                         net (fo=4, routed)           0.387     8.861    ats/receiver_unit/bitcounter[3]_i_1_n_0
    SLICE_X30Y57         FDRE                                         r  ats/receiver_unit/bitcounter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.434    14.775    ats/receiver_unit/clk_IBUF_BUFG
    SLICE_X30Y57         FDRE                                         r  ats/receiver_unit/bitcounter_reg[0]/C
                         clock pessimism              0.273    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X30Y57         FDRE (Setup_fdre_C_R)       -0.524    14.489    ats/receiver_unit/bitcounter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.489    
                         arrival time                          -8.861    
  -------------------------------------------------------------------
                         slack                                  5.628    

Slack (MET) :             5.628ns  (required time - arrival time)
  Source:                 ats/receiver_unit/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ats/receiver_unit/bitcounter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.787ns  (logic 0.952ns (25.139%)  route 2.835ns (74.861%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.553     5.074    ats/receiver_unit/clk_IBUF_BUFG
    SLICE_X33Y53         FDRE                                         r  ats/receiver_unit/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y53         FDRE (Prop_fdre_C_Q)         0.456     5.530 r  ats/receiver_unit/counter_reg[1]/Q
                         net (fo=2, routed)           0.999     6.529    ats/receiver_unit/counter_reg[1]
    SLICE_X32Y53         LUT6 (Prop_lut6_I3_O)        0.124     6.653 f  ats/receiver_unit/samplecounter[1]_i_4/O
                         net (fo=1, routed)           0.443     7.096    ats/receiver_unit/samplecounter[1]_i_4_n_0
    SLICE_X32Y55         LUT6 (Prop_lut6_I1_O)        0.124     7.220 f  ats/receiver_unit/samplecounter[1]_i_3/O
                         net (fo=1, routed)           0.421     7.641    ats/receiver_unit/samplecounter[1]_i_3_n_0
    SLICE_X32Y56         LUT4 (Prop_lut4_I1_O)        0.124     7.765 r  ats/receiver_unit/samplecounter[1]_i_2/O
                         net (fo=20, routed)          0.584     8.350    ats/receiver_unit/counter[0]_i_1_n_0
    SLICE_X31Y57         LUT3 (Prop_lut3_I2_O)        0.124     8.474 r  ats/receiver_unit/bitcounter[3]_i_1/O
                         net (fo=4, routed)           0.387     8.861    ats/receiver_unit/bitcounter[3]_i_1_n_0
    SLICE_X30Y57         FDRE                                         r  ats/receiver_unit/bitcounter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.434    14.775    ats/receiver_unit/clk_IBUF_BUFG
    SLICE_X30Y57         FDRE                                         r  ats/receiver_unit/bitcounter_reg[1]/C
                         clock pessimism              0.273    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X30Y57         FDRE (Setup_fdre_C_R)       -0.524    14.489    ats/receiver_unit/bitcounter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.489    
                         arrival time                          -8.861    
  -------------------------------------------------------------------
                         slack                                  5.628    

Slack (MET) :             5.628ns  (required time - arrival time)
  Source:                 ats/receiver_unit/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ats/receiver_unit/bitcounter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.787ns  (logic 0.952ns (25.139%)  route 2.835ns (74.861%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.553     5.074    ats/receiver_unit/clk_IBUF_BUFG
    SLICE_X33Y53         FDRE                                         r  ats/receiver_unit/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y53         FDRE (Prop_fdre_C_Q)         0.456     5.530 r  ats/receiver_unit/counter_reg[1]/Q
                         net (fo=2, routed)           0.999     6.529    ats/receiver_unit/counter_reg[1]
    SLICE_X32Y53         LUT6 (Prop_lut6_I3_O)        0.124     6.653 f  ats/receiver_unit/samplecounter[1]_i_4/O
                         net (fo=1, routed)           0.443     7.096    ats/receiver_unit/samplecounter[1]_i_4_n_0
    SLICE_X32Y55         LUT6 (Prop_lut6_I1_O)        0.124     7.220 f  ats/receiver_unit/samplecounter[1]_i_3/O
                         net (fo=1, routed)           0.421     7.641    ats/receiver_unit/samplecounter[1]_i_3_n_0
    SLICE_X32Y56         LUT4 (Prop_lut4_I1_O)        0.124     7.765 r  ats/receiver_unit/samplecounter[1]_i_2/O
                         net (fo=20, routed)          0.584     8.350    ats/receiver_unit/counter[0]_i_1_n_0
    SLICE_X31Y57         LUT3 (Prop_lut3_I2_O)        0.124     8.474 r  ats/receiver_unit/bitcounter[3]_i_1/O
                         net (fo=4, routed)           0.387     8.861    ats/receiver_unit/bitcounter[3]_i_1_n_0
    SLICE_X30Y57         FDRE                                         r  ats/receiver_unit/bitcounter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.434    14.775    ats/receiver_unit/clk_IBUF_BUFG
    SLICE_X30Y57         FDRE                                         r  ats/receiver_unit/bitcounter_reg[2]/C
                         clock pessimism              0.273    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X30Y57         FDRE (Setup_fdre_C_R)       -0.524    14.489    ats/receiver_unit/bitcounter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.489    
                         arrival time                          -8.861    
  -------------------------------------------------------------------
                         slack                                  5.628    

Slack (MET) :             5.628ns  (required time - arrival time)
  Source:                 ats/receiver_unit/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ats/receiver_unit/bitcounter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.787ns  (logic 0.952ns (25.139%)  route 2.835ns (74.861%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.553     5.074    ats/receiver_unit/clk_IBUF_BUFG
    SLICE_X33Y53         FDRE                                         r  ats/receiver_unit/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y53         FDRE (Prop_fdre_C_Q)         0.456     5.530 r  ats/receiver_unit/counter_reg[1]/Q
                         net (fo=2, routed)           0.999     6.529    ats/receiver_unit/counter_reg[1]
    SLICE_X32Y53         LUT6 (Prop_lut6_I3_O)        0.124     6.653 f  ats/receiver_unit/samplecounter[1]_i_4/O
                         net (fo=1, routed)           0.443     7.096    ats/receiver_unit/samplecounter[1]_i_4_n_0
    SLICE_X32Y55         LUT6 (Prop_lut6_I1_O)        0.124     7.220 f  ats/receiver_unit/samplecounter[1]_i_3/O
                         net (fo=1, routed)           0.421     7.641    ats/receiver_unit/samplecounter[1]_i_3_n_0
    SLICE_X32Y56         LUT4 (Prop_lut4_I1_O)        0.124     7.765 r  ats/receiver_unit/samplecounter[1]_i_2/O
                         net (fo=20, routed)          0.584     8.350    ats/receiver_unit/counter[0]_i_1_n_0
    SLICE_X31Y57         LUT3 (Prop_lut3_I2_O)        0.124     8.474 r  ats/receiver_unit/bitcounter[3]_i_1/O
                         net (fo=4, routed)           0.387     8.861    ats/receiver_unit/bitcounter[3]_i_1_n_0
    SLICE_X30Y57         FDRE                                         r  ats/receiver_unit/bitcounter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.434    14.775    ats/receiver_unit/clk_IBUF_BUFG
    SLICE_X30Y57         FDRE                                         r  ats/receiver_unit/bitcounter_reg[3]/C
                         clock pessimism              0.273    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X30Y57         FDRE (Setup_fdre_C_R)       -0.524    14.489    ats/receiver_unit/bitcounter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.489    
                         arrival time                          -8.861    
  -------------------------------------------------------------------
                         slack                                  5.628    

Slack (MET) :             5.782ns  (required time - arrival time)
  Source:                 ats/receiver_unit/nextstate_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ats/direc_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.188ns  (logic 1.202ns (28.700%)  route 2.986ns (71.300%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.552     5.073    ats/receiver_unit/clk_IBUF_BUFG
    SLICE_X31Y57         FDRE                                         r  ats/receiver_unit/nextstate_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y57         FDRE (Prop_fdre_C_Q)         0.419     5.492 f  ats/receiver_unit/nextstate_reg/Q
                         net (fo=4, routed)           0.954     6.445    ats/receiver_unit/nextstate_0
    SLICE_X32Y56         LUT2 (Prop_lut2_I1_O)        0.327     6.772 r  ats/receiver_unit/TxData[6]_i_1/O
                         net (fo=23, routed)          1.541     8.313    ats/receiver_unit/direc117_out
    SLICE_X34Y52         LUT6 (Prop_lut6_I1_O)        0.332     8.645 r  ats/receiver_unit/direc[2]_i_3/O
                         net (fo=3, routed)           0.492     9.137    ats/receiver_unit_n_2
    SLICE_X33Y52         LUT5 (Prop_lut5_I3_O)        0.124     9.261 r  ats/direc[2]_i_1/O
                         net (fo=1, routed)           0.000     9.261    ats/direc[2]_i_1_n_0
    SLICE_X33Y52         FDRE                                         r  ats/direc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.436    14.777    ats/clk_IBUF_BUFG
    SLICE_X33Y52         FDRE                                         r  ats/direc_reg[2]/C
                         clock pessimism              0.273    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X33Y52         FDRE (Setup_fdre_C_D)        0.029    15.044    ats/direc_reg[2]
  -------------------------------------------------------------------
                         required time                         15.044    
                         arrival time                          -9.261    
  -------------------------------------------------------------------
                         slack                                  5.782    

Slack (MET) :             5.803ns  (required time - arrival time)
  Source:                 ats/vga_sync_unit/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ats/vga_sync_unit/v_count_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.925ns  (logic 1.058ns (26.955%)  route 2.867ns (73.045%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.552     5.073    ats/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X13Y27         FDRE                                         r  ats/vga_sync_unit/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y27         FDRE (Prop_fdre_C_Q)         0.456     5.529 r  ats/vga_sync_unit/h_count_reg_reg[0]/Q
                         net (fo=24, routed)          1.719     7.248    ats/vga_sync_unit/h_count_reg_reg[9]_0[0]
    SLICE_X29Y34         LUT5 (Prop_lut5_I4_O)        0.152     7.400 r  ats/vga_sync_unit/h_count_reg[9]_i_3/O
                         net (fo=6, routed)           0.465     7.865    ats/vga_sync_unit/h_count_reg[9]_i_3_n_0
    SLICE_X28Y34         LUT6 (Prop_lut6_I0_O)        0.326     8.191 f  ats/vga_sync_unit/v_count_reg[9]_i_3/O
                         net (fo=1, routed)           0.158     8.349    ats/vga_sync_unit/v_count_reg[9]_i_3_n_0
    SLICE_X28Y34         LUT3 (Prop_lut3_I2_O)        0.124     8.473 r  ats/vga_sync_unit/v_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.525     8.998    ats/vga_sync_unit/v_count_reg0
    SLICE_X29Y33         FDRE                                         r  ats/vga_sync_unit/v_count_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.440    14.781    ats/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X29Y33         FDRE                                         r  ats/vga_sync_unit/v_count_reg_reg[0]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X29Y33         FDRE (Setup_fdre_C_CE)      -0.205    14.801    ats/vga_sync_unit/v_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.801    
                         arrival time                          -8.998    
  -------------------------------------------------------------------
                         slack                                  5.803    

Slack (MET) :             5.803ns  (required time - arrival time)
  Source:                 ats/vga_sync_unit/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ats/vga_sync_unit/v_count_reg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.925ns  (logic 1.058ns (26.955%)  route 2.867ns (73.045%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.552     5.073    ats/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X13Y27         FDRE                                         r  ats/vga_sync_unit/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y27         FDRE (Prop_fdre_C_Q)         0.456     5.529 r  ats/vga_sync_unit/h_count_reg_reg[0]/Q
                         net (fo=24, routed)          1.719     7.248    ats/vga_sync_unit/h_count_reg_reg[9]_0[0]
    SLICE_X29Y34         LUT5 (Prop_lut5_I4_O)        0.152     7.400 r  ats/vga_sync_unit/h_count_reg[9]_i_3/O
                         net (fo=6, routed)           0.465     7.865    ats/vga_sync_unit/h_count_reg[9]_i_3_n_0
    SLICE_X28Y34         LUT6 (Prop_lut6_I0_O)        0.326     8.191 f  ats/vga_sync_unit/v_count_reg[9]_i_3/O
                         net (fo=1, routed)           0.158     8.349    ats/vga_sync_unit/v_count_reg[9]_i_3_n_0
    SLICE_X28Y34         LUT3 (Prop_lut3_I2_O)        0.124     8.473 r  ats/vga_sync_unit/v_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.525     8.998    ats/vga_sync_unit/v_count_reg0
    SLICE_X29Y33         FDRE                                         r  ats/vga_sync_unit/v_count_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.440    14.781    ats/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X29Y33         FDRE                                         r  ats/vga_sync_unit/v_count_reg_reg[2]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X29Y33         FDRE (Setup_fdre_C_CE)      -0.205    14.801    ats/vga_sync_unit/v_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.801    
                         arrival time                          -8.998    
  -------------------------------------------------------------------
                         slack                                  5.803    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 ats/nolabel_line67/rightshiftreg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ats/nolabel_line67/rightshiftreg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.141ns (57.415%)  route 0.105ns (42.585%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.561     1.444    ats/nolabel_line67/clk_IBUF_BUFG
    SLICE_X32Y53         FDRE                                         r  ats/nolabel_line67/rightshiftreg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y53         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  ats/nolabel_line67/rightshiftreg_reg[1]/Q
                         net (fo=1, routed)           0.105     1.690    ats/nolabel_line67/rightshiftreg_reg_n_0_[1]
    SLICE_X30Y53         FDRE                                         r  ats/nolabel_line67/rightshiftreg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.829     1.957    ats/nolabel_line67/clk_IBUF_BUFG
    SLICE_X30Y53         FDRE                                         r  ats/nolabel_line67/rightshiftreg_reg[0]/C
                         clock pessimism             -0.497     1.460    
    SLICE_X30Y53         FDRE (Hold_fdre_C_D)         0.059     1.519    ats/nolabel_line67/rightshiftreg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.519    
                         arrival time                           1.690    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 ats/nolabel_line67/counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ats/nolabel_line67/state_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.695%)  route 0.181ns (49.305%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.561     1.444    ats/nolabel_line67/clk_IBUF_BUFG
    SLICE_X29Y55         FDRE                                         r  ats/nolabel_line67/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y55         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  ats/nolabel_line67/counter_reg[13]/Q
                         net (fo=7, routed)           0.181     1.766    ats/nolabel_line67/counter_reg[13]
    SLICE_X30Y54         LUT6 (Prop_lut6_I0_O)        0.045     1.811 r  ats/nolabel_line67/state_i_1__0/O
                         net (fo=1, routed)           0.000     1.811    ats/nolabel_line67/state_i_1__0_n_0
    SLICE_X30Y54         FDRE                                         r  ats/nolabel_line67/state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.829     1.957    ats/nolabel_line67/clk_IBUF_BUFG
    SLICE_X30Y54         FDRE                                         r  ats/nolabel_line67/state_reg/C
                         clock pessimism             -0.478     1.479    
    SLICE_X30Y54         FDRE (Hold_fdre_C_D)         0.121     1.600    ats/nolabel_line67/state_reg
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 ats/receiver_unit/rxshiftreg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ats/receiver_unit/rxshiftreg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.070%)  route 0.146ns (50.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.561     1.444    ats/receiver_unit/clk_IBUF_BUFG
    SLICE_X35Y52         FDRE                                         r  ats/receiver_unit/rxshiftreg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y52         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  ats/receiver_unit/rxshiftreg_reg[4]/Q
                         net (fo=3, routed)           0.146     1.732    ats/receiver_unit/RxData_1[3]
    SLICE_X35Y53         FDRE                                         r  ats/receiver_unit/rxshiftreg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.828     1.956    ats/receiver_unit/clk_IBUF_BUFG
    SLICE_X35Y53         FDRE                                         r  ats/receiver_unit/rxshiftreg_reg[3]/C
                         clock pessimism             -0.497     1.459    
    SLICE_X35Y53         FDRE (Hold_fdre_C_D)         0.047     1.506    ats/receiver_unit/rxshiftreg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.506    
                         arrival time                           1.732    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 ats/receiver_unit/rxshiftreg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ats/TxData_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.186ns (51.733%)  route 0.174ns (48.267%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.560     1.443    ats/receiver_unit/clk_IBUF_BUFG
    SLICE_X35Y53         FDRE                                         r  ats/receiver_unit/rxshiftreg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y53         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  ats/receiver_unit/rxshiftreg_reg[3]/Q
                         net (fo=7, routed)           0.174     1.758    ats/receiver_unit/Q[1]
    SLICE_X34Y53         LUT5 (Prop_lut5_I0_O)        0.045     1.803 r  ats/receiver_unit/TxData[6]_i_2/O
                         net (fo=1, routed)           0.000     1.803    ats/receiver_unit_n_4
    SLICE_X34Y53         FDRE                                         r  ats/TxData_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.828     1.956    ats/clk_IBUF_BUFG
    SLICE_X34Y53         FDRE                                         r  ats/TxData_reg[6]/C
                         clock pessimism             -0.500     1.456    
    SLICE_X34Y53         FDRE (Hold_fdre_C_D)         0.121     1.577    ats/TxData_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 ats/nolabel_line67/rightshiftreg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ats/nolabel_line67/TxD_reg/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.164ns (47.933%)  route 0.178ns (52.067%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.561     1.444    ats/nolabel_line67/clk_IBUF_BUFG
    SLICE_X30Y53         FDRE                                         r  ats/nolabel_line67/rightshiftreg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y53         FDRE (Prop_fdre_C_Q)         0.164     1.608 r  ats/nolabel_line67/rightshiftreg_reg[0]/Q
                         net (fo=1, routed)           0.178     1.786    ats/nolabel_line67/rightshiftreg_reg_n_0_[0]
    SLICE_X28Y54         FDSE                                         r  ats/nolabel_line67/TxD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.831     1.958    ats/nolabel_line67/clk_IBUF_BUFG
    SLICE_X28Y54         FDSE                                         r  ats/nolabel_line67/TxD_reg/C
                         clock pessimism             -0.478     1.480    
    SLICE_X28Y54         FDSE (Hold_fdse_C_D)         0.070     1.550    ats/nolabel_line67/TxD_reg
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 ats/receiver_unit/rxshiftreg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ats/TxData_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.186ns (49.672%)  route 0.188ns (50.328%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.560     1.443    ats/receiver_unit/clk_IBUF_BUFG
    SLICE_X35Y53         FDRE                                         r  ats/receiver_unit/rxshiftreg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y53         FDRE (Prop_fdre_C_Q)         0.141     1.584 f  ats/receiver_unit/rxshiftreg_reg[3]/Q
                         net (fo=7, routed)           0.188     1.773    ats/receiver_unit/Q[1]
    SLICE_X34Y53         LUT4 (Prop_lut4_I1_O)        0.045     1.818 r  ats/receiver_unit/TxData[0]_i_1/O
                         net (fo=1, routed)           0.000     1.818    ats/receiver_unit_n_7
    SLICE_X34Y53         FDRE                                         r  ats/TxData_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.828     1.956    ats/clk_IBUF_BUFG
    SLICE_X34Y53         FDRE                                         r  ats/TxData_reg[0]/C
                         clock pessimism             -0.500     1.456    
    SLICE_X34Y53         FDRE (Hold_fdre_C_D)         0.120     1.576    ats/TxData_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 ats/nolabel_line67/rightshiftreg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ats/nolabel_line67/rightshiftreg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.128ns (46.285%)  route 0.149ns (53.715%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.561     1.444    ats/nolabel_line67/clk_IBUF_BUFG
    SLICE_X32Y53         FDRE                                         r  ats/nolabel_line67/rightshiftreg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y53         FDRE (Prop_fdre_C_Q)         0.128     1.572 r  ats/nolabel_line67/rightshiftreg_reg[7]/Q
                         net (fo=1, routed)           0.149     1.721    ats/nolabel_line67/rightshiftreg_reg_n_0_[7]
    SLICE_X32Y52         FDRE                                         r  ats/nolabel_line67/rightshiftreg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.830     1.958    ats/nolabel_line67/clk_IBUF_BUFG
    SLICE_X32Y52         FDRE                                         r  ats/nolabel_line67/rightshiftreg_reg[6]/C
                         clock pessimism             -0.497     1.461    
    SLICE_X32Y52         FDRE (Hold_fdre_C_D)         0.013     1.474    ats/nolabel_line67/rightshiftreg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.474    
                         arrival time                           1.721    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 ats/vga_sync_unit/v_count_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ats/vga_sync_unit/v_count_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.186ns (49.327%)  route 0.191ns (50.673%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.558     1.441    ats/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X29Y33         FDRE                                         r  ats/vga_sync_unit/v_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y33         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  ats/vga_sync_unit/v_count_reg_reg[3]/Q
                         net (fo=29, routed)          0.191     1.773    ats/vga_sync_unit/Q[1]
    SLICE_X31Y33         LUT6 (Prop_lut6_I1_O)        0.045     1.818 r  ats/vga_sync_unit/v_count_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.818    ats/vga_sync_unit/v_count_reg[5]_i_1_n_0
    SLICE_X31Y33         FDRE                                         r  ats/vga_sync_unit/v_count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.825     1.952    ats/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X31Y33         FDRE                                         r  ats/vga_sync_unit/v_count_reg_reg[5]/C
                         clock pessimism             -0.478     1.474    
    SLICE_X31Y33         FDRE (Hold_fdre_C_D)         0.092     1.566    ats/vga_sync_unit/v_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 ats/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ats/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.562     1.445    ats/clk_IBUF_BUFG
    SLICE_X31Y52         FDRE                                         r  ats/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y52         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  ats/counter_reg[3]/Q
                         net (fo=1, routed)           0.108     1.694    ats/counter_reg_n_0_[3]
    SLICE_X31Y52         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.802 r  ats/counter_reg[0]_i_2__1/O[3]
                         net (fo=1, routed)           0.000     1.802    ats/counter_reg[0]_i_2__1_n_4
    SLICE_X31Y52         FDRE                                         r  ats/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.830     1.958    ats/clk_IBUF_BUFG
    SLICE_X31Y52         FDRE                                         r  ats/counter_reg[3]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X31Y52         FDRE (Hold_fdre_C_D)         0.105     1.550    ats/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 ats/receiver_unit/samplecounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ats/receiver_unit/inc_bitcounter_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.189ns (50.464%)  route 0.186ns (49.536%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.561     1.444    ats/receiver_unit/clk_IBUF_BUFG
    SLICE_X32Y56         FDRE                                         r  ats/receiver_unit/samplecounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y56         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  ats/receiver_unit/samplecounter_reg[0]/Q
                         net (fo=7, routed)           0.186     1.771    ats/receiver_unit/samplecounter[0]
    SLICE_X32Y57         LUT3 (Prop_lut3_I1_O)        0.048     1.819 r  ats/receiver_unit/inc_bitcounter_i_1/O
                         net (fo=1, routed)           0.000     1.819    ats/receiver_unit/inc_bitcounter_i_1_n_0
    SLICE_X32Y57         FDRE                                         r  ats/receiver_unit/inc_bitcounter_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.828     1.956    ats/receiver_unit/clk_IBUF_BUFG
    SLICE_X32Y57         FDRE                                         r  ats/receiver_unit/inc_bitcounter_reg/C
                         clock pessimism             -0.497     1.459    
    SLICE_X32Y57         FDRE (Hold_fdre_C_D)         0.107     1.566    ats/receiver_unit/inc_bitcounter_reg
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.253    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y53   ats/TxData_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y53   ats/TxData_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y53   ats/TxData_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y53   ats/TxData_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y52   ats/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y54   ats/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y54   ats/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y55   ats/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y55   ats/counter_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y53   ats/TxData_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y53   ats/TxData_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y53   ats/TxData_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y53   ats/TxData_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y53   ats/TxData_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y53   ats/TxData_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y53   ats/TxData_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y53   ats/TxData_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y52   ats/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y54   ats/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y52   ats/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y54   ats/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y54   ats/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y55   ats/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y55   ats/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y55   ats/counter_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y55   ats/counter_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y52   ats/counter_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y52   ats/counter_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y52   ats/counter_reg[3]/C



