digraph "CFG for '_Z9sumArraysPfS_S_i' function" {
	label="CFG for '_Z9sumArraysPfS_S_i' function";

	Node0x4a3ab60 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f2cab570",label="{%4:\l  %5 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %6 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %7 = getelementptr i8, i8 addrspace(4)* %6, i64 4\l  %8 = bitcast i8 addrspace(4)* %7 to i16 addrspace(4)*\l  %9 = load i16, i16 addrspace(4)* %8, align 4, !range !4, !invariant.load !5\l  %10 = zext i16 %9 to i32\l  %11 = mul i32 %5, %10\l  %12 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !6\l  %13 = add i32 %11, %12\l  %14 = icmp slt i32 %13, %3\l  %15 = icmp sgt i32 %3, 0\l  %16 = and i1 %14, %15\l  br i1 %16, label %17, label %63\l|{<s0>T|<s1>F}}"];
	Node0x4a3ab60:s0 -> Node0x4a3b710;
	Node0x4a3ab60:s1 -> Node0x4a3cca0;
	Node0x4a3b710 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#d9dce170",label="{%17:\l17:                                               \l  %18 = sext i32 %13 to i64\l  %19 = getelementptr inbounds float, float addrspace(1)* %0, i64 %18\l  %20 = getelementptr inbounds float, float addrspace(1)* %1, i64 %18\l  %21 = getelementptr inbounds float, float addrspace(1)* %2, i64 %18\l  %22 = and i32 %3, 7\l  %23 = icmp ult i32 %3, 8\l  br i1 %23, label %54, label %24\l|{<s0>T|<s1>F}}"];
	Node0x4a3b710:s0 -> Node0x4a3d1b0;
	Node0x4a3b710:s1 -> Node0x4a3d200;
	Node0x4a3d200 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b5cdfa70",label="{%24:\l24:                                               \l  %25 = and i32 %3, -8\l  br label %26\l}"];
	Node0x4a3d200 -> Node0x4a3d400;
	Node0x4a3d400 [shape=record,color="#b70d28ff", style=filled, fillcolor="#c5333470",label="{%26:\l26:                                               \l  %27 = phi i32 [ 0, %24 ], [ %52, %26 ]\l  %28 = load float, float addrspace(1)* %19, align 4, !tbaa !7\l  %29 = load float, float addrspace(1)* %20, align 4, !tbaa !7\l  %30 = fadd contract float %28, %29\l  store float %30, float addrspace(1)* %21, align 4, !tbaa !7\l  %31 = load float, float addrspace(1)* %19, align 4, !tbaa !7\l  %32 = load float, float addrspace(1)* %20, align 4, !tbaa !7\l  %33 = fadd contract float %31, %32\l  store float %33, float addrspace(1)* %21, align 4, !tbaa !7\l  %34 = load float, float addrspace(1)* %19, align 4, !tbaa !7\l  %35 = load float, float addrspace(1)* %20, align 4, !tbaa !7\l  %36 = fadd contract float %34, %35\l  store float %36, float addrspace(1)* %21, align 4, !tbaa !7\l  %37 = load float, float addrspace(1)* %19, align 4, !tbaa !7\l  %38 = load float, float addrspace(1)* %20, align 4, !tbaa !7\l  %39 = fadd contract float %37, %38\l  store float %39, float addrspace(1)* %21, align 4, !tbaa !7\l  %40 = load float, float addrspace(1)* %19, align 4, !tbaa !7\l  %41 = load float, float addrspace(1)* %20, align 4, !tbaa !7\l  %42 = fadd contract float %40, %41\l  store float %42, float addrspace(1)* %21, align 4, !tbaa !7\l  %43 = load float, float addrspace(1)* %19, align 4, !tbaa !7\l  %44 = load float, float addrspace(1)* %20, align 4, !tbaa !7\l  %45 = fadd contract float %43, %44\l  store float %45, float addrspace(1)* %21, align 4, !tbaa !7\l  %46 = load float, float addrspace(1)* %19, align 4, !tbaa !7\l  %47 = load float, float addrspace(1)* %20, align 4, !tbaa !7\l  %48 = fadd contract float %46, %47\l  store float %48, float addrspace(1)* %21, align 4, !tbaa !7\l  %49 = load float, float addrspace(1)* %19, align 4, !tbaa !7\l  %50 = load float, float addrspace(1)* %20, align 4, !tbaa !7\l  %51 = fadd contract float %49, %50\l  store float %51, float addrspace(1)* %21, align 4, !tbaa !7\l  %52 = add i32 %27, 8\l  %53 = icmp eq i32 %52, %25\l  br i1 %53, label %54, label %26, !llvm.loop !11\l|{<s0>T|<s1>F}}"];
	Node0x4a3d400:s0 -> Node0x4a3d1b0;
	Node0x4a3d400:s1 -> Node0x4a3d400;
	Node0x4a3d1b0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#d9dce170",label="{%54:\l54:                                               \l  %55 = icmp eq i32 %22, 0\l  br i1 %55, label %63, label %56\l|{<s0>T|<s1>F}}"];
	Node0x4a3d1b0:s0 -> Node0x4a3cca0;
	Node0x4a3d1b0:s1 -> Node0x4a3f190;
	Node0x4a3f190 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%56:\l56:                                               \l  %57 = phi i32 [ %61, %56 ], [ 0, %54 ]\l  %58 = load float, float addrspace(1)* %19, align 4, !tbaa !7\l  %59 = load float, float addrspace(1)* %20, align 4, !tbaa !7\l  %60 = fadd contract float %58, %59\l  store float %60, float addrspace(1)* %21, align 4, !tbaa !7\l  %61 = add i32 %57, 1\l  %62 = icmp eq i32 %61, %22\l  br i1 %62, label %63, label %56, !llvm.loop !13\l|{<s0>T|<s1>F}}"];
	Node0x4a3f190:s0 -> Node0x4a3cca0;
	Node0x4a3f190:s1 -> Node0x4a3f190;
	Node0x4a3cca0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f2cab570",label="{%63:\l63:                                               \l  ret void\l}"];
}
