Vivado Simulator 2018.3
Time resolution is 1 ps
Error:                   35Error: ---Assertion Failed
Time: 35 ns  Iteration: 0  Process: /assert_test12//assert_test12  File: C:/Users/manis/Desktop/systemVerilog/SVA_Vivado/assert_test12/assert_test12.srcs/sources_1/new/assert_test12.sv
Error:                   45Error: ---Assertion Failed
Time: 45 ns  Iteration: 0  Process: /assert_test12//assert_test12  File: C:/Users/manis/Desktop/systemVerilog/SVA_Vivado/assert_test12/assert_test12.srcs/sources_1/new/assert_test12.sv
Info:                   55Info: ---Assertion passed
Time: 55 ns  Iteration: 0  Process: /assert_test12//assert_test12  File: C:/Users/manis/Desktop/systemVerilog/SVA_Vivado/assert_test12/assert_test12.srcs/sources_1/new/assert_test12.sv
Info:                   85Info: ---Assertion passed
Time: 85 ns  Iteration: 0  Process: /assert_test12//assert_test12  File: C:/Users/manis/Desktop/systemVerilog/SVA_Vivado/assert_test12/assert_test12.srcs/sources_1/new/assert_test12.sv
