In archive libsam_sam3s1a_gcc_rel.a:

adc12_sam3u.o:     file format elf32-littlearm


adc.o:     file format elf32-littlearm


Disassembly of section .text.adc_init:

00000000 <adc_init>:
   0:	b530      	push	{r4, r5, lr}
   2:	2401      	movs	r4, #1
   4:	6004      	str	r4, [r0, #0]
   6:	f240 2502 	movw	r5, #514	; 0x202
   a:	2400      	movs	r4, #0
   c:	0052      	lsls	r2, r2, #1
   e:	6044      	str	r4, [r0, #4]
  10:	fbb1 f1f2 	udiv	r1, r1, r2
  14:	f8c0 5120 	str.w	r5, [r0, #288]	; 0x120
  18:	f8c0 4104 	str.w	r4, [r0, #260]	; 0x104
  1c:	f8c0 4114 	str.w	r4, [r0, #276]	; 0x114
  20:	6845      	ldr	r5, [r0, #4]
  22:	1e4a      	subs	r2, r1, #1
  24:	041b      	lsls	r3, r3, #16
  26:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
  2a:	0212      	lsls	r2, r2, #8
  2c:	431d      	orrs	r5, r3
  2e:	b292      	uxth	r2, r2
  30:	4315      	orrs	r5, r2
  32:	6045      	str	r5, [r0, #4]
  34:	4620      	mov	r0, r4
  36:	bd30      	pop	{r4, r5, pc}

Disassembly of section .text.adc_set_resolution:

00000000 <adc_set_resolution>:
   0:	6843      	ldr	r3, [r0, #4]
   2:	0109      	lsls	r1, r1, #4
   4:	f001 0110 	and.w	r1, r1, #16
   8:	430b      	orrs	r3, r1
   a:	6043      	str	r3, [r0, #4]
   c:	4770      	bx	lr

Disassembly of section .text.adc_configure_trigger:

00000000 <adc_configure_trigger>:
   0:	6843      	ldr	r3, [r0, #4]
   2:	01d2      	lsls	r2, r2, #7
   4:	4319      	orrs	r1, r3
   6:	b2d3      	uxtb	r3, r2
   8:	4319      	orrs	r1, r3
   a:	6041      	str	r1, [r0, #4]
   c:	4770      	bx	lr

Disassembly of section .text.adc_configure_power_save:

00000000 <adc_configure_power_save>:
   0:	6843      	ldr	r3, [r0, #4]
   2:	0192      	lsls	r2, r2, #6
   4:	f002 0240 	and.w	r2, r2, #64	; 0x40
   8:	0149      	lsls	r1, r1, #5
   a:	4313      	orrs	r3, r2
   c:	f001 0120 	and.w	r1, r1, #32
  10:	430b      	orrs	r3, r1
  12:	6043      	str	r3, [r0, #4]
  14:	4770      	bx	lr

Disassembly of section .text.adc_configure_sequence:

00000000 <adc_configure_sequence>:
   0:	2a07      	cmp	r2, #7
   2:	b570      	push	{r4, r5, r6, lr}
   4:	f04f 0300 	mov.w	r3, #0
   8:	d80c      	bhi.n	24 <adc_init+0x24>
   a:	b2dc      	uxtb	r4, r3
   c:	4294      	cmp	r4, r2
   e:	d208      	bcs.n	22 <adc_init+0x22>
  10:	5cce      	ldrb	r6, [r1, r3]
  12:	009c      	lsls	r4, r3, #2
  14:	fa06 f404 	lsl.w	r4, r6, r4
  18:	6885      	ldr	r5, [r0, #8]
  1a:	3301      	adds	r3, #1
  1c:	432c      	orrs	r4, r5
  1e:	6084      	str	r4, [r0, #8]
  20:	e7f3      	b.n	a <adc_init+0xa>
  22:	bd70      	pop	{r4, r5, r6, pc}
  24:	5cce      	ldrb	r6, [r1, r3]
  26:	009c      	lsls	r4, r3, #2
  28:	fa06 f404 	lsl.w	r4, r6, r4
  2c:	6885      	ldr	r5, [r0, #8]
  2e:	3301      	adds	r3, #1
  30:	432c      	orrs	r4, r5
  32:	2b08      	cmp	r3, #8
  34:	6084      	str	r4, [r0, #8]
  36:	d1f5      	bne.n	24 <adc_init+0x24>
  38:	2400      	movs	r4, #0
  3a:	b2e3      	uxtb	r3, r4
  3c:	f1a2 0508 	sub.w	r5, r2, #8
  40:	42ab      	cmp	r3, r5
  42:	f104 0401 	add.w	r4, r4, #1
  46:	da07      	bge.n	58 <adc_init+0x58>
  48:	5cce      	ldrb	r6, [r1, r3]
  4a:	009b      	lsls	r3, r3, #2
  4c:	fa06 f303 	lsl.w	r3, r6, r3
  50:	68c5      	ldr	r5, [r0, #12]
  52:	432b      	orrs	r3, r5
  54:	60c3      	str	r3, [r0, #12]
  56:	e7f0      	b.n	3a <adc_init+0x3a>
  58:	bd70      	pop	{r4, r5, r6, pc}

Disassembly of section .text.adc_configure_timing:

00000000 <adc_configure_timing>:
   0:	b510      	push	{r4, lr}
   2:	6844      	ldr	r4, [r0, #4]
   4:	0609      	lsls	r1, r1, #24
   6:	4322      	orrs	r2, r4
   8:	071b      	lsls	r3, r3, #28
   a:	f001 6470 	and.w	r4, r1, #251658240	; 0xf000000
   e:	4322      	orrs	r2, r4
  10:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
  14:	431a      	orrs	r2, r3
  16:	6042      	str	r2, [r0, #4]
  18:	bd10      	pop	{r4, pc}

Disassembly of section .text.adc_enable_anch:

00000000 <adc_enable_anch>:
   0:	6843      	ldr	r3, [r0, #4]
   2:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
   6:	6043      	str	r3, [r0, #4]
   8:	4770      	bx	lr

Disassembly of section .text.adc_disable_anch:

00000000 <adc_disable_anch>:
   0:	6843      	ldr	r3, [r0, #4]
   2:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
   6:	6043      	str	r3, [r0, #4]
   8:	4770      	bx	lr

Disassembly of section .text.adc_start:

00000000 <adc_start>:
   0:	2302      	movs	r3, #2
   2:	6003      	str	r3, [r0, #0]
   4:	4770      	bx	lr

Disassembly of section .text.adc_stop:

00000000 <adc_stop>:
   0:	2301      	movs	r3, #1
   2:	6003      	str	r3, [r0, #0]
   4:	4770      	bx	lr

Disassembly of section .text.adc_enable_channel:

00000000 <adc_enable_channel>:
   0:	2301      	movs	r3, #1
   2:	fa03 f101 	lsl.w	r1, r3, r1
   6:	6101      	str	r1, [r0, #16]
   8:	4770      	bx	lr

Disassembly of section .text.adc_enable_all_channel:

00000000 <adc_enable_all_channel>:
   0:	f64f 73ff 	movw	r3, #65535	; 0xffff
   4:	6103      	str	r3, [r0, #16]
   6:	4770      	bx	lr

Disassembly of section .text.adc_disable_channel:

00000000 <adc_disable_channel>:
   0:	2301      	movs	r3, #1
   2:	fa03 f101 	lsl.w	r1, r3, r1
   6:	6141      	str	r1, [r0, #20]
   8:	4770      	bx	lr

Disassembly of section .text.adc_disable_all_channel:

00000000 <adc_disable_all_channel>:
   0:	f64f 73ff 	movw	r3, #65535	; 0xffff
   4:	6143      	str	r3, [r0, #20]
   6:	4770      	bx	lr

Disassembly of section .text.adc_get_channel_status:

00000000 <adc_get_channel_status>:
   0:	6983      	ldr	r3, [r0, #24]
   2:	2001      	movs	r0, #1
   4:	4088      	lsls	r0, r1
   6:	4018      	ands	r0, r3
   8:	4770      	bx	lr

Disassembly of section .text.adc_get_channel_value:

00000000 <adc_get_channel_value>:
   0:	290f      	cmp	r1, #15
   2:	d803      	bhi.n	c <adc_init+0xc>
   4:	3114      	adds	r1, #20
   6:	f850 0021 	ldr.w	r0, [r0, r1, lsl #2]
   a:	4770      	bx	lr
   c:	2000      	movs	r0, #0
   e:	4770      	bx	lr

Disassembly of section .text.adc_get_latest_value:

00000000 <adc_get_latest_value>:
   0:	6a00      	ldr	r0, [r0, #32]
   2:	4770      	bx	lr

Disassembly of section .text.adc_enable_tag:

00000000 <adc_enable_tag>:
   0:	6c03      	ldr	r3, [r0, #64]	; 0x40
   2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
   6:	6403      	str	r3, [r0, #64]	; 0x40
   8:	4770      	bx	lr

Disassembly of section .text.adc_disable_tag:

00000000 <adc_disable_tag>:
   0:	6c03      	ldr	r3, [r0, #64]	; 0x40
   2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
   6:	6403      	str	r3, [r0, #64]	; 0x40
   8:	4770      	bx	lr

Disassembly of section .text.adc_get_tag:

00000000 <adc_get_tag>:
   0:	6a00      	ldr	r0, [r0, #32]
   2:	f3c0 3003 	ubfx	r0, r0, #12, #4
   6:	4770      	bx	lr

Disassembly of section .text.adc_start_sequencer:

00000000 <adc_start_sequencer>:
   0:	6843      	ldr	r3, [r0, #4]
   2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
   6:	6043      	str	r3, [r0, #4]
   8:	4770      	bx	lr

Disassembly of section .text.adc_stop_sequencer:

00000000 <adc_stop_sequencer>:
   0:	6843      	ldr	r3, [r0, #4]
   2:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
   6:	6043      	str	r3, [r0, #4]
   8:	4770      	bx	lr

Disassembly of section .text.adc_set_comparison_mode:

00000000 <adc_set_comparison_mode>:
   0:	6c03      	ldr	r3, [r0, #64]	; 0x40
   2:	f001 0103 	and.w	r1, r1, #3
   6:	f023 0303 	bic.w	r3, r3, #3
   a:	6403      	str	r3, [r0, #64]	; 0x40
   c:	6c03      	ldr	r3, [r0, #64]	; 0x40
   e:	430b      	orrs	r3, r1
  10:	6403      	str	r3, [r0, #64]	; 0x40
  12:	4770      	bx	lr

Disassembly of section .text.adc_get_comparison_mode:

00000000 <adc_get_comparison_mode>:
   0:	6c00      	ldr	r0, [r0, #64]	; 0x40
   2:	f000 0003 	and.w	r0, r0, #3
   6:	4770      	bx	lr

Disassembly of section .text.adc_set_comparison_window:

00000000 <adc_set_comparison_window>:
   0:	4b04      	ldr	r3, [pc, #16]	; (14 <adc_init+0x14>)
   2:	f3c1 010b 	ubfx	r1, r1, #0, #12
   6:	ea03 4202 	and.w	r2, r3, r2, lsl #16
   a:	ea42 0301 	orr.w	r3, r2, r1
   e:	6443      	str	r3, [r0, #68]	; 0x44
  10:	4770      	bx	lr
  12:	bf00      	nop
  14:	0fff0000 	.word	0x0fff0000

Disassembly of section .text.adc_set_comparison_channel:

00000000 <adc_set_comparison_channel>:
   0:	290f      	cmp	r1, #15
   2:	6c03      	ldr	r3, [r0, #64]	; 0x40
   4:	d80b      	bhi.n	1e <adc_init+0x1e>
   6:	f423 7300 	bic.w	r3, r3, #512	; 0x200
   a:	6403      	str	r3, [r0, #64]	; 0x40
   c:	6c03      	ldr	r3, [r0, #64]	; 0x40
   e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  12:	6403      	str	r3, [r0, #64]	; 0x40
  14:	6c03      	ldr	r3, [r0, #64]	; 0x40
  16:	ea43 1101 	orr.w	r1, r3, r1, lsl #4
  1a:	6401      	str	r1, [r0, #64]	; 0x40
  1c:	4770      	bx	lr
  1e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
  22:	6403      	str	r3, [r0, #64]	; 0x40
  24:	4770      	bx	lr

Disassembly of section .text.adc_enable_channel_differential_input:

00000000 <adc_enable_channel_differential_input>:
   0:	3110      	adds	r1, #16
   2:	2201      	movs	r2, #1
   4:	fa02 f101 	lsl.w	r1, r2, r1
   8:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
   a:	430b      	orrs	r3, r1
   c:	64c3      	str	r3, [r0, #76]	; 0x4c
   e:	4770      	bx	lr

Disassembly of section .text.adc_disable_channel_differential_input:

00000000 <adc_disable_channel_differential_input>:
   0:	b510      	push	{r4, lr}
   2:	f46f 3480 	mvn.w	r4, #65536	; 0x10000
   6:	fa04 f101 	lsl.w	r1, r4, r1
   a:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
   c:	6cc2      	ldr	r2, [r0, #76]	; 0x4c
   e:	400a      	ands	r2, r1
  10:	64c2      	str	r2, [r0, #76]	; 0x4c
  12:	6cc2      	ldr	r2, [r0, #76]	; 0x4c
  14:	4313      	orrs	r3, r2
  16:	64c3      	str	r3, [r0, #76]	; 0x4c
  18:	bd10      	pop	{r4, pc}

Disassembly of section .text.adc_enable_channel_input_offset:

00000000 <adc_enable_channel_input_offset>:
   0:	2201      	movs	r2, #1
   2:	fa02 f101 	lsl.w	r1, r2, r1
   6:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
   8:	430b      	orrs	r3, r1
   a:	64c3      	str	r3, [r0, #76]	; 0x4c
   c:	4770      	bx	lr

Disassembly of section .text.adc_disable_channel_input_offset:

00000000 <adc_disable_channel_input_offset>:
   0:	b510      	push	{r4, lr}
   2:	f06f 0401 	mvn.w	r4, #1
   6:	fa04 f101 	lsl.w	r1, r4, r1
   a:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
   c:	6cc2      	ldr	r2, [r0, #76]	; 0x4c
   e:	400a      	ands	r2, r1
  10:	64c2      	str	r2, [r0, #76]	; 0x4c
  12:	6cc2      	ldr	r2, [r0, #76]	; 0x4c
  14:	4313      	orrs	r3, r2
  16:	64c3      	str	r3, [r0, #76]	; 0x4c
  18:	bd10      	pop	{r4, pc}

Disassembly of section .text.adc_set_channel_input_gain:

00000000 <adc_set_channel_input_gain>:
   0:	0049      	lsls	r1, r1, #1
   2:	f002 0203 	and.w	r2, r2, #3
   6:	fa02 f101 	lsl.w	r1, r2, r1
   a:	6c83      	ldr	r3, [r0, #72]	; 0x48
   c:	430b      	orrs	r3, r1
   e:	6483      	str	r3, [r0, #72]	; 0x48
  10:	4770      	bx	lr

Disassembly of section .text.adc_get_actual_adc_clock:

00000000 <adc_get_actual_adc_clock>:
   0:	6840      	ldr	r0, [r0, #4]
   2:	f3c0 2007 	ubfx	r0, r0, #8, #8
   6:	3001      	adds	r0, #1
   8:	0040      	lsls	r0, r0, #1
   a:	fbb1 f0f0 	udiv	r0, r1, r0
   e:	4770      	bx	lr

Disassembly of section .text.adc_enable_interrupt:

00000000 <adc_enable_interrupt>:
   0:	6241      	str	r1, [r0, #36]	; 0x24
   2:	4770      	bx	lr

Disassembly of section .text.adc_disable_interrupt:

00000000 <adc_disable_interrupt>:
   0:	6281      	str	r1, [r0, #40]	; 0x28
   2:	4770      	bx	lr

Disassembly of section .text.adc_get_status:

00000000 <adc_get_status>:
   0:	6b00      	ldr	r0, [r0, #48]	; 0x30
   2:	4770      	bx	lr

Disassembly of section .text.adc_get_overrun_status:

00000000 <adc_get_overrun_status>:
   0:	6bc0      	ldr	r0, [r0, #60]	; 0x3c
   2:	4770      	bx	lr

Disassembly of section .text.adc_get_interrupt_mask:

00000000 <adc_get_interrupt_mask>:
   0:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
   2:	4770      	bx	lr

Disassembly of section .text.adc_set_bias_current:

00000000 <adc_set_bias_current>:
   0:	f8d0 3094 	ldr.w	r3, [r0, #148]	; 0x94
   4:	0209      	lsls	r1, r1, #8
   6:	f401 7140 	and.w	r1, r1, #768	; 0x300
   a:	430b      	orrs	r3, r1
   c:	f8c0 3094 	str.w	r3, [r0, #148]	; 0x94
  10:	4770      	bx	lr

Disassembly of section .text.adc_enable_ts:

00000000 <adc_enable_ts>:
   0:	f8d0 3094 	ldr.w	r3, [r0, #148]	; 0x94
   4:	f043 0310 	orr.w	r3, r3, #16
   8:	f8c0 3094 	str.w	r3, [r0, #148]	; 0x94
   c:	4770      	bx	lr

Disassembly of section .text.adc_disable_ts:

00000000 <adc_disable_ts>:
   0:	f8d0 3094 	ldr.w	r3, [r0, #148]	; 0x94
   4:	f023 0310 	bic.w	r3, r3, #16
   8:	f8c0 3094 	str.w	r3, [r0, #148]	; 0x94
   c:	4770      	bx	lr

Disassembly of section .text.adc_set_writeprotect:

00000000 <adc_set_writeprotect>:
   0:	f8d0 30e4 	ldr.w	r3, [r0, #228]	; 0xe4
   4:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
   8:	f8c0 10e4 	str.w	r1, [r0, #228]	; 0xe4
   c:	4770      	bx	lr

Disassembly of section .text.adc_get_writeprotect_status:

00000000 <adc_get_writeprotect_status>:
   0:	f8d0 00e8 	ldr.w	r0, [r0, #232]	; 0xe8
   4:	f000 0001 	and.w	r0, r0, #1
   8:	4770      	bx	lr

Disassembly of section .text.adc_get_pdc_base:

00000000 <adc_get_pdc_base>:
   0:	4800      	ldr	r0, [pc, #0]	; (4 <adc_init+0x4>)
   2:	4770      	bx	lr
   4:	40038100 	.word	0x40038100

can.o:     file format elf32-littlearm


dacc.o:     file format elf32-littlearm


efc.o:     file format elf32-littlearm


Disassembly of section .text.efc_init:

00000000 <efc_init>:
   0:	0212      	lsls	r2, r2, #8
   2:	f402 6270 	and.w	r2, r2, #3840	; 0xf00
   6:	4311      	orrs	r1, r2
   8:	6001      	str	r1, [r0, #0]
   a:	2000      	movs	r0, #0
   c:	4770      	bx	lr

Disassembly of section .text.efc_enable_frdy_interrupt:

00000000 <efc_enable_frdy_interrupt>:
   0:	6803      	ldr	r3, [r0, #0]
   2:	f043 0301 	orr.w	r3, r3, #1
   6:	6003      	str	r3, [r0, #0]
   8:	4770      	bx	lr

Disassembly of section .text.efc_disable_frdy_interrupt:

00000000 <efc_disable_frdy_interrupt>:
   0:	6803      	ldr	r3, [r0, #0]
   2:	f023 0301 	bic.w	r3, r3, #1
   6:	6003      	str	r3, [r0, #0]
   8:	4770      	bx	lr

Disassembly of section .text.efc_set_flash_access_mode:

00000000 <efc_set_flash_access_mode>:
   0:	6803      	ldr	r3, [r0, #0]
   2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
   6:	4319      	orrs	r1, r3
   8:	6001      	str	r1, [r0, #0]
   a:	4770      	bx	lr

Disassembly of section .text.efc_get_flash_access_mode:

00000000 <efc_get_flash_access_mode>:
   0:	6800      	ldr	r0, [r0, #0]
   2:	f000 7080 	and.w	r0, r0, #16777216	; 0x1000000
   6:	4770      	bx	lr

Disassembly of section .text.efc_set_wait_state:

00000000 <efc_set_wait_state>:
   0:	6803      	ldr	r3, [r0, #0]
   2:	0209      	lsls	r1, r1, #8
   4:	f401 6170 	and.w	r1, r1, #3840	; 0xf00
   8:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
   c:	430b      	orrs	r3, r1
   e:	6003      	str	r3, [r0, #0]
  10:	4770      	bx	lr

Disassembly of section .text.efc_get_wait_state:

00000000 <efc_get_wait_state>:
   0:	6800      	ldr	r0, [r0, #0]
   2:	f3c0 2003 	ubfx	r0, r0, #8, #4
   6:	4770      	bx	lr

Disassembly of section .text.efc_perform_command:

00000000 <efc_perform_command>:
   0:	f1a1 030e 	sub.w	r3, r1, #14
   4:	2b01      	cmp	r3, #1
   6:	b510      	push	{r4, lr}
   8:	4604      	mov	r4, r0
   a:	d912      	bls.n	32 <efc_perform_command+0x32>
   c:	4b0a      	ldr	r3, [pc, #40]	; (38 <efc_perform_command+0x38>)
   e:	0212      	lsls	r2, r2, #8
  10:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
  14:	681b      	ldr	r3, [r3, #0]
  16:	4809      	ldr	r0, [pc, #36]	; (3c <efc_perform_command+0x3c>)
  18:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
  1c:	f042 42b4 	orr.w	r2, r2, #1509949440	; 0x5a000000
  20:	b2c9      	uxtb	r1, r1
  22:	6003      	str	r3, [r0, #0]
  24:	4311      	orrs	r1, r2
  26:	2000      	movs	r0, #0
  28:	4798      	blx	r3
  2a:	68a0      	ldr	r0, [r4, #8]
  2c:	f000 0006 	and.w	r0, r0, #6
  30:	bd10      	pop	{r4, pc}
  32:	f04f 30ff 	mov.w	r0, #4294967295
  36:	bd10      	pop	{r4, pc}
  38:	00800008 	.word	0x00800008
  3c:	00000000 	.word	0x00000000

Disassembly of section .text.efc_get_status:

00000000 <efc_get_status>:
   0:	6880      	ldr	r0, [r0, #8]
   2:	4770      	bx	lr

Disassembly of section .text.efc_get_result:

00000000 <efc_get_result>:
   0:	68c0      	ldr	r0, [r0, #12]
   2:	4770      	bx	lr

Disassembly of section .ramfunc:

00000000 <efc_perform_read_sequence>:
   0:	b573      	push	{r0, r1, r4, r5, r6, lr}
   2:	4604      	mov	r4, r0
   4:	b343      	cbz	r3, 58 <efc_perform_read_sequence+0x58>
   6:	6800      	ldr	r0, [r0, #0]
   8:	b2c9      	uxtb	r1, r1
   a:	f440 3080 	orr.w	r0, r0, #65536	; 0x10000
   e:	f041 41b4 	orr.w	r1, r1, #1509949440	; 0x5a000000
  12:	6020      	str	r0, [r4, #0]
  14:	6061      	str	r1, [r4, #4]
  16:	68a1      	ldr	r1, [r4, #8]
  18:	9101      	str	r1, [sp, #4]
  1a:	9801      	ldr	r0, [sp, #4]
  1c:	f010 0001 	ands.w	r0, r0, #1
  20:	d1f9      	bne.n	16 <efc_perform_read_sequence+0x16>
  22:	9906      	ldr	r1, [sp, #24]
  24:	eb03 0581 	add.w	r5, r3, r1, lsl #2
  28:	4619      	mov	r1, r3
  2a:	42a9      	cmp	r1, r5
  2c:	d006      	beq.n	3c <efc_perform_read_sequence+0x3c>
  2e:	1ace      	subs	r6, r1, r3
  30:	f506 0680 	add.w	r6, r6, #4194304	; 0x400000
  34:	6836      	ldr	r6, [r6, #0]
  36:	f841 6b04 	str.w	r6, [r1], #4
  3a:	e7f6      	b.n	2a <efc_perform_read_sequence+0x2a>
  3c:	b2d2      	uxtb	r2, r2
  3e:	f042 42b4 	orr.w	r2, r2, #1509949440	; 0x5a000000
  42:	6062      	str	r2, [r4, #4]
  44:	68a3      	ldr	r3, [r4, #8]
  46:	9301      	str	r3, [sp, #4]
  48:	9b01      	ldr	r3, [sp, #4]
  4a:	07db      	lsls	r3, r3, #31
  4c:	d5fa      	bpl.n	44 <efc_perform_read_sequence+0x44>
  4e:	6823      	ldr	r3, [r4, #0]
  50:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
  54:	6023      	str	r3, [r4, #0]
  56:	e000      	b.n	5a <efc_perform_read_sequence+0x5a>
  58:	2002      	movs	r0, #2
  5a:	b002      	add	sp, #8
  5c:	bd70      	pop	{r4, r5, r6, pc}

0000005e <efc_write_fmr>:
  5e:	6001      	str	r1, [r0, #0]
  60:	4770      	bx	lr

00000062 <efc_perform_fcr>:
  62:	b082      	sub	sp, #8
  64:	6041      	str	r1, [r0, #4]
  66:	6883      	ldr	r3, [r0, #8]
  68:	9301      	str	r3, [sp, #4]
  6a:	9b01      	ldr	r3, [sp, #4]
  6c:	07db      	lsls	r3, r3, #31
  6e:	d5fa      	bpl.n	66 <efc_perform_fcr+0x4>
  70:	9801      	ldr	r0, [sp, #4]
  72:	f000 0006 	and.w	r0, r0, #6
  76:	b002      	add	sp, #8
  78:	4770      	bx	lr

emac.o:     file format elf32-littlearm


gpbr.o:     file format elf32-littlearm


Disassembly of section .text.gpbr_read:

00000000 <gpbr_read>:
   0:	4b01      	ldr	r3, [pc, #4]	; (8 <gpbr_read+0x8>)
   2:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
   6:	4770      	bx	lr
   8:	400e1490 	.word	0x400e1490

Disassembly of section .text.gpbr_write:

00000000 <gpbr_write>:
   0:	4b01      	ldr	r3, [pc, #4]	; (8 <gpbr_read+0x8>)
   2:	f843 1020 	str.w	r1, [r3, r0, lsl #2]
   6:	4770      	bx	lr
   8:	400e1490 	.word	0x400e1490

interrupt_sam_nvic.o:     file format elf32-littlearm


pio.o:     file format elf32-littlearm


Disassembly of section .text.PIO_DisableInterrupt:

00000000 <PIO_DisableInterrupt>:
   0:	6441      	str	r1, [r0, #68]	; 0x44
   2:	4770      	bx	lr

Disassembly of section .text.PIO_PullUp:

00000000 <PIO_PullUp>:
   0:	b10a      	cbz	r2, 6 <PIO_PullUp+0x6>
   2:	6641      	str	r1, [r0, #100]	; 0x64
   4:	4770      	bx	lr
   6:	6601      	str	r1, [r0, #96]	; 0x60
   8:	4770      	bx	lr

Disassembly of section .text.PIO_SetDebounceFilter:

00000000 <PIO_SetDebounceFilter>:
   0:	0052      	lsls	r2, r2, #1
   2:	f647 73a6 	movw	r3, #32678	; 0x7fa6
   6:	fbb3 f3f2 	udiv	r3, r3, r2
   a:	3b01      	subs	r3, #1
   c:	f3c3 030d 	ubfx	r3, r3, #0, #14
  10:	f8c0 1084 	str.w	r1, [r0, #132]	; 0x84
  14:	f8c0 308c 	str.w	r3, [r0, #140]	; 0x8c
  18:	4770      	bx	lr

Disassembly of section .text.PIO_Set:

00000000 <PIO_Set>:
   0:	6301      	str	r1, [r0, #48]	; 0x30
   2:	4770      	bx	lr

Disassembly of section .text.PIO_Get:

00000000 <PIO_Get>:
   0:	3906      	subs	r1, #6
   2:	b2c9      	uxtb	r1, r1
   4:	2901      	cmp	r1, #1
   6:	bf94      	ite	ls
   8:	6b83      	ldrls	r3, [r0, #56]	; 0x38
   a:	6bc3      	ldrhi	r3, [r0, #60]	; 0x3c
   c:	4213      	tst	r3, r2
   e:	bf0c      	ite	eq
  10:	2000      	moveq	r0, #0
  12:	2001      	movne	r0, #1
  14:	4770      	bx	lr

Disassembly of section .text.PIO_Clear:

00000000 <PIO_Clear>:
   0:	6341      	str	r1, [r0, #52]	; 0x34
   2:	4770      	bx	lr

Disassembly of section .text.PIO_SetPeripheral:

00000000 <PIO_SetPeripheral>:
   0:	b510      	push	{r4, lr}
   2:	6442      	str	r2, [r0, #68]	; 0x44
   4:	2907      	cmp	r1, #7
   6:	d825      	bhi.n	54 <PIO_SetPeripheral+0x54>
   8:	e8df f001 	tbb	[pc, r1]
   c:	180f0425 	.word	0x180f0425
  10:	2525251e 	.word	0x2525251e
  14:	6f01      	ldr	r1, [r0, #112]	; 0x70
  16:	6f04      	ldr	r4, [r0, #112]	; 0x70
  18:	43d3      	mvns	r3, r2
  1a:	4021      	ands	r1, r4
  1c:	4019      	ands	r1, r3
  1e:	6701      	str	r1, [r0, #112]	; 0x70
  20:	6f41      	ldr	r1, [r0, #116]	; 0x74
  22:	6f44      	ldr	r4, [r0, #116]	; 0x74
  24:	4021      	ands	r1, r4
  26:	400b      	ands	r3, r1
  28:	e013      	b.n	52 <PIO_SetPeripheral+0x52>
  2a:	6f03      	ldr	r3, [r0, #112]	; 0x70
  2c:	4313      	orrs	r3, r2
  2e:	6703      	str	r3, [r0, #112]	; 0x70
  30:	6f43      	ldr	r3, [r0, #116]	; 0x74
  32:	6f41      	ldr	r1, [r0, #116]	; 0x74
  34:	400b      	ands	r3, r1
  36:	ea23 0302 	bic.w	r3, r3, r2
  3a:	e00a      	b.n	52 <PIO_SetPeripheral+0x52>
  3c:	6f03      	ldr	r3, [r0, #112]	; 0x70
  3e:	6f01      	ldr	r1, [r0, #112]	; 0x70
  40:	400b      	ands	r3, r1
  42:	ea23 0302 	bic.w	r3, r3, r2
  46:	e001      	b.n	4c <PIO_SetPeripheral+0x4c>
  48:	6f03      	ldr	r3, [r0, #112]	; 0x70
  4a:	4313      	orrs	r3, r2
  4c:	6703      	str	r3, [r0, #112]	; 0x70
  4e:	6f43      	ldr	r3, [r0, #116]	; 0x74
  50:	4313      	orrs	r3, r2
  52:	6743      	str	r3, [r0, #116]	; 0x74
  54:	6042      	str	r2, [r0, #4]
  56:	bd10      	pop	{r4, pc}

Disassembly of section .text.PIO_SetInput:

00000000 <PIO_SetInput>:
   0:	07d3      	lsls	r3, r2, #31
   2:	6441      	str	r1, [r0, #68]	; 0x44
   4:	bf4c      	ite	mi
   6:	6641      	strmi	r1, [r0, #100]	; 0x64
   8:	6601      	strpl	r1, [r0, #96]	; 0x60
   a:	f012 0f0a 	tst.w	r2, #10
   e:	bf14      	ite	ne
  10:	6201      	strne	r1, [r0, #32]
  12:	6241      	streq	r1, [r0, #36]	; 0x24
  14:	0793      	lsls	r3, r2, #30
  16:	d502      	bpl.n	1e <PIO_SetInput+0x1e>
  18:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
  1c:	e003      	b.n	26 <PIO_SetInput+0x26>
  1e:	0713      	lsls	r3, r2, #28
  20:	bf48      	it	mi
  22:	f8c0 1084 	strmi.w	r1, [r0, #132]	; 0x84
  26:	6141      	str	r1, [r0, #20]
  28:	6001      	str	r1, [r0, #0]
  2a:	4770      	bx	lr

Disassembly of section .text.PIO_SetOutput:

00000000 <PIO_SetOutput>:
   0:	b510      	push	{r4, lr}
   2:	9c02      	ldr	r4, [sp, #8]
   4:	6441      	str	r1, [r0, #68]	; 0x44
   6:	b10c      	cbz	r4, c <PIO_SetOutput+0xc>
   8:	6641      	str	r1, [r0, #100]	; 0x64
   a:	e000      	b.n	e <PIO_SetOutput+0xe>
   c:	6601      	str	r1, [r0, #96]	; 0x60
   e:	b10b      	cbz	r3, 14 <PIO_SetOutput+0x14>
  10:	6501      	str	r1, [r0, #80]	; 0x50
  12:	e000      	b.n	16 <PIO_SetOutput+0x16>
  14:	6541      	str	r1, [r0, #84]	; 0x54
  16:	b10a      	cbz	r2, 1c <PIO_SetOutput+0x1c>
  18:	6301      	str	r1, [r0, #48]	; 0x30
  1a:	e000      	b.n	1e <PIO_SetOutput+0x1e>
  1c:	6341      	str	r1, [r0, #52]	; 0x34
  1e:	6101      	str	r1, [r0, #16]
  20:	6001      	str	r1, [r0, #0]
  22:	bd10      	pop	{r4, pc}

Disassembly of section .text.PIO_Configure:

00000000 <PIO_Configure>:
   0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
   2:	461e      	mov	r6, r3
   4:	1e4b      	subs	r3, r1, #1
   6:	4605      	mov	r5, r0
   8:	460f      	mov	r7, r1
   a:	4614      	mov	r4, r2
   c:	2b06      	cmp	r3, #6
   e:	d820      	bhi.n	52 <PIO_Configure+0x52>
  10:	e8df f003 	tbb	[pc, r3]
  14:	04040404 	.word	0x04040404
  18:	130d      	.short	0x130d
  1a:	13          	.byte	0x13
  1b:	00          	.byte	0x00
  1c:	4622      	mov	r2, r4
  1e:	4b0e      	ldr	r3, [pc, #56]	; (58 <PIO_Configure+0x58>)
  20:	4798      	blx	r3
  22:	07f2      	lsls	r2, r6, #31
  24:	646c      	str	r4, [r5, #68]	; 0x44
  26:	bf4c      	ite	mi
  28:	666c      	strmi	r4, [r5, #100]	; 0x64
  2a:	662c      	strpl	r4, [r5, #96]	; 0x60
  2c:	e003      	b.n	36 <PIO_Configure+0x36>
  2e:	4621      	mov	r1, r4
  30:	4632      	mov	r2, r6
  32:	4b0a      	ldr	r3, [pc, #40]	; (5c <PIO_Configure+0x5c>)
  34:	4798      	blx	r3
  36:	2001      	movs	r0, #1
  38:	e00c      	b.n	54 <PIO_Configure+0x54>
  3a:	f006 0301 	and.w	r3, r6, #1
  3e:	9300      	str	r3, [sp, #0]
  40:	1ffb      	subs	r3, r7, #7
  42:	425a      	negs	r2, r3
  44:	4621      	mov	r1, r4
  46:	415a      	adcs	r2, r3
  48:	4c05      	ldr	r4, [pc, #20]	; (60 <PIO_Configure+0x60>)
  4a:	f3c6 0380 	ubfx	r3, r6, #2, #1
  4e:	47a0      	blx	r4
  50:	e7f1      	b.n	36 <PIO_Configure+0x36>
  52:	2000      	movs	r0, #0
  54:	b003      	add	sp, #12
  56:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

Disassembly of section .text.PIO_GetOutputDataStatus:

00000000 <PIO_GetOutputDataStatus>:
   0:	4603      	mov	r3, r0
   2:	6880      	ldr	r0, [r0, #8]
   4:	4008      	ands	r0, r1
   6:	d004      	beq.n	12 <PIO_GetOutputDataStatus+0x12>
   8:	699b      	ldr	r3, [r3, #24]
   a:	4219      	tst	r1, r3
   c:	bf0c      	ite	eq
   e:	2000      	moveq	r0, #0
  10:	2001      	movne	r0, #1
  12:	4770      	bx	lr

pmc.o:     file format elf32-littlearm


Disassembly of section .text.pmc_mck_set_prescaler:

00000000 <pmc_mck_set_prescaler>:
   0:	4b04      	ldr	r3, [pc, #16]	; (14 <pmc_mck_set_prescaler+0x14>)
   2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
   4:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   8:	4310      	orrs	r0, r2
   a:	6318      	str	r0, [r3, #48]	; 0x30
   c:	6e9a      	ldr	r2, [r3, #104]	; 0x68
   e:	0712      	lsls	r2, r2, #28
  10:	d5fc      	bpl.n	c <pmc_mck_set_prescaler+0xc>
  12:	4770      	bx	lr
  14:	400e0400 	.word	0x400e0400

Disassembly of section .text.pmc_mck_set_source:

00000000 <pmc_mck_set_source>:
   0:	4b04      	ldr	r3, [pc, #16]	; (14 <pmc_mck_set_prescaler+0x14>)
   2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
   4:	f022 0203 	bic.w	r2, r2, #3
   8:	4310      	orrs	r0, r2
   a:	6318      	str	r0, [r3, #48]	; 0x30
   c:	6e9a      	ldr	r2, [r3, #104]	; 0x68
   e:	0712      	lsls	r2, r2, #28
  10:	d5fc      	bpl.n	c <pmc_mck_set_prescaler+0xc>
  12:	4770      	bx	lr
  14:	400e0400 	.word	0x400e0400

Disassembly of section .text.pmc_switch_mck_to_sclk:

00000000 <pmc_switch_mck_to_sclk>:
   0:	4a0f      	ldr	r2, [pc, #60]	; (40 <pmc_mck_set_prescaler+0x40>)
   2:	b510      	push	{r4, lr}
   4:	6b13      	ldr	r3, [r2, #48]	; 0x30
   6:	f023 0303 	bic.w	r3, r3, #3
   a:	6313      	str	r3, [r2, #48]	; 0x30
   c:	f640 0301 	movw	r3, #2049	; 0x801
  10:	6e94      	ldr	r4, [r2, #104]	; 0x68
  12:	490b      	ldr	r1, [pc, #44]	; (40 <pmc_mck_set_prescaler+0x40>)
  14:	0724      	lsls	r4, r4, #28
  16:	d403      	bmi.n	20 <pmc_mck_set_prescaler+0x20>
  18:	3b01      	subs	r3, #1
  1a:	d1f9      	bne.n	10 <pmc_mck_set_prescaler+0x10>
  1c:	2001      	movs	r0, #1
  1e:	bd10      	pop	{r4, pc}
  20:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  22:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  26:	4318      	orrs	r0, r3
  28:	6308      	str	r0, [r1, #48]	; 0x30
  2a:	f640 0301 	movw	r3, #2049	; 0x801
  2e:	6e91      	ldr	r1, [r2, #104]	; 0x68
  30:	0709      	lsls	r1, r1, #28
  32:	d402      	bmi.n	3a <pmc_mck_set_prescaler+0x3a>
  34:	3b01      	subs	r3, #1
  36:	d1fa      	bne.n	2e <pmc_mck_set_prescaler+0x2e>
  38:	e7f0      	b.n	1c <pmc_mck_set_prescaler+0x1c>
  3a:	2000      	movs	r0, #0
  3c:	bd10      	pop	{r4, pc}
  3e:	bf00      	nop
  40:	400e0400 	.word	0x400e0400

Disassembly of section .text.pmc_switch_mck_to_mainck:

00000000 <pmc_switch_mck_to_mainck>:
   0:	4a10      	ldr	r2, [pc, #64]	; (44 <pmc_mck_set_prescaler+0x44>)
   2:	b510      	push	{r4, lr}
   4:	6b13      	ldr	r3, [r2, #48]	; 0x30
   6:	f023 0303 	bic.w	r3, r3, #3
   a:	f043 0301 	orr.w	r3, r3, #1
   e:	6313      	str	r3, [r2, #48]	; 0x30
  10:	f640 0301 	movw	r3, #2049	; 0x801
  14:	6e94      	ldr	r4, [r2, #104]	; 0x68
  16:	490b      	ldr	r1, [pc, #44]	; (44 <pmc_mck_set_prescaler+0x44>)
  18:	0724      	lsls	r4, r4, #28
  1a:	d403      	bmi.n	24 <pmc_mck_set_prescaler+0x24>
  1c:	3b01      	subs	r3, #1
  1e:	d1f9      	bne.n	14 <pmc_mck_set_prescaler+0x14>
  20:	2001      	movs	r0, #1
  22:	bd10      	pop	{r4, pc}
  24:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  26:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  2a:	4318      	orrs	r0, r3
  2c:	6308      	str	r0, [r1, #48]	; 0x30
  2e:	f640 0301 	movw	r3, #2049	; 0x801
  32:	6e91      	ldr	r1, [r2, #104]	; 0x68
  34:	0709      	lsls	r1, r1, #28
  36:	d402      	bmi.n	3e <pmc_mck_set_prescaler+0x3e>
  38:	3b01      	subs	r3, #1
  3a:	d1fa      	bne.n	32 <pmc_mck_set_prescaler+0x32>
  3c:	e7f0      	b.n	20 <pmc_mck_set_prescaler+0x20>
  3e:	2000      	movs	r0, #0
  40:	bd10      	pop	{r4, pc}
  42:	bf00      	nop
  44:	400e0400 	.word	0x400e0400

Disassembly of section .text.pmc_switch_mck_to_pllack:

00000000 <pmc_switch_mck_to_pllack>:
   0:	4b0f      	ldr	r3, [pc, #60]	; (40 <pmc_mck_set_prescaler+0x40>)
   2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
   4:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   8:	4310      	orrs	r0, r2
   a:	6318      	str	r0, [r3, #48]	; 0x30
   c:	f640 0201 	movw	r2, #2049	; 0x801
  10:	6e98      	ldr	r0, [r3, #104]	; 0x68
  12:	490b      	ldr	r1, [pc, #44]	; (40 <pmc_mck_set_prescaler+0x40>)
  14:	0700      	lsls	r0, r0, #28
  16:	d403      	bmi.n	20 <pmc_mck_set_prescaler+0x20>
  18:	3a01      	subs	r2, #1
  1a:	d1f9      	bne.n	10 <pmc_mck_set_prescaler+0x10>
  1c:	2001      	movs	r0, #1
  1e:	4770      	bx	lr
  20:	6b0a      	ldr	r2, [r1, #48]	; 0x30
  22:	f022 0203 	bic.w	r2, r2, #3
  26:	f042 0202 	orr.w	r2, r2, #2
  2a:	630a      	str	r2, [r1, #48]	; 0x30
  2c:	f640 0201 	movw	r2, #2049	; 0x801
  30:	6e99      	ldr	r1, [r3, #104]	; 0x68
  32:	0709      	lsls	r1, r1, #28
  34:	d402      	bmi.n	3c <pmc_mck_set_prescaler+0x3c>
  36:	3a01      	subs	r2, #1
  38:	d1fa      	bne.n	30 <pmc_mck_set_prescaler+0x30>
  3a:	e7ef      	b.n	1c <pmc_mck_set_prescaler+0x1c>
  3c:	2000      	movs	r0, #0
  3e:	4770      	bx	lr
  40:	400e0400 	.word	0x400e0400

Disassembly of section .text.pmc_switch_mck_to_pllbck:

00000000 <pmc_switch_mck_to_pllbck>:
   0:	4b0e      	ldr	r3, [pc, #56]	; (3c <pmc_mck_set_prescaler+0x3c>)
   2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
   4:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   8:	4310      	orrs	r0, r2
   a:	6318      	str	r0, [r3, #48]	; 0x30
   c:	f640 0201 	movw	r2, #2049	; 0x801
  10:	6e98      	ldr	r0, [r3, #104]	; 0x68
  12:	490a      	ldr	r1, [pc, #40]	; (3c <pmc_mck_set_prescaler+0x3c>)
  14:	0700      	lsls	r0, r0, #28
  16:	d403      	bmi.n	20 <pmc_mck_set_prescaler+0x20>
  18:	3a01      	subs	r2, #1
  1a:	d1f9      	bne.n	10 <pmc_mck_set_prescaler+0x10>
  1c:	2001      	movs	r0, #1
  1e:	4770      	bx	lr
  20:	6b0a      	ldr	r2, [r1, #48]	; 0x30
  22:	f042 0203 	orr.w	r2, r2, #3
  26:	630a      	str	r2, [r1, #48]	; 0x30
  28:	f640 0201 	movw	r2, #2049	; 0x801
  2c:	6e99      	ldr	r1, [r3, #104]	; 0x68
  2e:	0709      	lsls	r1, r1, #28
  30:	d402      	bmi.n	38 <pmc_mck_set_prescaler+0x38>
  32:	3a01      	subs	r2, #1
  34:	d1fa      	bne.n	2c <pmc_mck_set_prescaler+0x2c>
  36:	e7f1      	b.n	1c <pmc_mck_set_prescaler+0x1c>
  38:	2000      	movs	r0, #0
  3a:	4770      	bx	lr
  3c:	400e0400 	.word	0x400e0400

Disassembly of section .text.pmc_switch_sclk_to_32kxtal:

00000000 <pmc_switch_sclk_to_32kxtal>:
   0:	2801      	cmp	r0, #1
   2:	4b07      	ldr	r3, [pc, #28]	; (20 <pmc_mck_set_prescaler+0x20>)
   4:	d105      	bne.n	12 <pmc_mck_set_prescaler+0x12>
   6:	689a      	ldr	r2, [r3, #8]
   8:	f042 4225 	orr.w	r2, r2, #2768240640	; 0xa5000000
   c:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
  10:	609a      	str	r2, [r3, #8]
  12:	681a      	ldr	r2, [r3, #0]
  14:	f042 4225 	orr.w	r2, r2, #2768240640	; 0xa5000000
  18:	f042 0208 	orr.w	r2, r2, #8
  1c:	601a      	str	r2, [r3, #0]
  1e:	4770      	bx	lr
  20:	400e1410 	.word	0x400e1410

Disassembly of section .text.pmc_osc_is_ready_32kxtal:

00000000 <pmc_osc_is_ready_32kxtal>:
   0:	4b05      	ldr	r3, [pc, #20]	; (18 <pmc_mck_set_prescaler+0x18>)
   2:	6958      	ldr	r0, [r3, #20]
   4:	f010 0080 	ands.w	r0, r0, #128	; 0x80
   8:	d005      	beq.n	16 <pmc_mck_set_prescaler+0x16>
   a:	f5a3 5380 	sub.w	r3, r3, #4096	; 0x1000
   e:	3b10      	subs	r3, #16
  10:	6e98      	ldr	r0, [r3, #104]	; 0x68
  12:	f3c0 10c0 	ubfx	r0, r0, #7, #1
  16:	4770      	bx	lr
  18:	400e1410 	.word	0x400e1410

Disassembly of section .text.pmc_switch_mainck_to_fastrc:

00000000 <pmc_switch_mainck_to_fastrc>:
   0:	4b17      	ldr	r3, [pc, #92]	; (60 <pmc_mck_set_prescaler+0x60>)
   2:	6a1a      	ldr	r2, [r3, #32]
   4:	07d2      	lsls	r2, r2, #31
   6:	d50c      	bpl.n	22 <pmc_mck_set_prescaler+0x22>
   8:	6a19      	ldr	r1, [r3, #32]
   a:	f421 115c 	bic.w	r1, r1, #3604480	; 0x370000
   e:	f021 0178 	bic.w	r1, r1, #120	; 0x78
  12:	f441 115c 	orr.w	r1, r1, #3604480	; 0x370000
  16:	f041 0108 	orr.w	r1, r1, #8
  1a:	4301      	orrs	r1, r0
  1c:	6219      	str	r1, [r3, #32]
  1e:	2100      	movs	r1, #0
  20:	e007      	b.n	32 <pmc_mck_set_prescaler+0x32>
  22:	6a1a      	ldr	r2, [r3, #32]
  24:	490f      	ldr	r1, [pc, #60]	; (64 <pmc_mck_set_prescaler+0x64>)
  26:	4011      	ands	r1, r2
  28:	4a0f      	ldr	r2, [pc, #60]	; (68 <pmc_mck_set_prescaler+0x68>)
  2a:	430a      	orrs	r2, r1
  2c:	4302      	orrs	r2, r0
  2e:	621a      	str	r2, [r3, #32]
  30:	2101      	movs	r1, #1
  32:	6e98      	ldr	r0, [r3, #104]	; 0x68
  34:	4a0a      	ldr	r2, [pc, #40]	; (60 <pmc_mck_set_prescaler+0x60>)
  36:	0380      	lsls	r0, r0, #14
  38:	d5fb      	bpl.n	32 <pmc_mck_set_prescaler+0x32>
  3a:	6a13      	ldr	r3, [r2, #32]
  3c:	f023 739b 	bic.w	r3, r3, #20316160	; 0x1360000
  40:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
  44:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  48:	6213      	str	r3, [r2, #32]
  4a:	b139      	cbz	r1, 5c <pmc_mck_set_prescaler+0x5c>
  4c:	6a13      	ldr	r3, [r2, #32]
  4e:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
  52:	f023 0301 	bic.w	r3, r3, #1
  56:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  5a:	6213      	str	r3, [r2, #32]
  5c:	4770      	bx	lr
  5e:	bf00      	nop
  60:	400e0400 	.word	0x400e0400
  64:	ffc8c086 	.word	0xffc8c086
  68:	00373f09 	.word	0x00373f09

Disassembly of section .text.pmc_osc_enable_fastrc:

00000000 <pmc_osc_enable_fastrc>:
   0:	4b03      	ldr	r3, [pc, #12]	; (10 <pmc_mck_set_prescaler+0x10>)
   2:	4a04      	ldr	r2, [pc, #16]	; (14 <pmc_mck_set_prescaler+0x14>)
   4:	4303      	orrs	r3, r0
   6:	6213      	str	r3, [r2, #32]
   8:	6e93      	ldr	r3, [r2, #104]	; 0x68
   a:	039b      	lsls	r3, r3, #14
   c:	d5fc      	bpl.n	8 <pmc_mck_set_prescaler+0x8>
   e:	4770      	bx	lr
  10:	01370009 	.word	0x01370009
  14:	400e0400 	.word	0x400e0400

Disassembly of section .text.pmc_osc_disable_fastrc:

00000000 <pmc_osc_disable_fastrc>:
   0:	4a04      	ldr	r2, [pc, #16]	; (14 <pmc_mck_set_prescaler+0x14>)
   2:	6a13      	ldr	r3, [r2, #32]
   4:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
   8:	f023 0308 	bic.w	r3, r3, #8
   c:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  10:	6213      	str	r3, [r2, #32]
  12:	4770      	bx	lr
  14:	400e0400 	.word	0x400e0400

Disassembly of section .text.pmc_switch_mainck_to_xtal:

00000000 <pmc_switch_mainck_to_xtal>:
   0:	4b0c      	ldr	r3, [pc, #48]	; (34 <pmc_mck_set_prescaler+0x34>)
   2:	6a1a      	ldr	r2, [r3, #32]
   4:	b128      	cbz	r0, 12 <pmc_mck_set_prescaler+0x12>
   6:	490c      	ldr	r1, [pc, #48]	; (38 <pmc_mck_set_prescaler+0x38>)
   8:	4011      	ands	r1, r2
   a:	4a0c      	ldr	r2, [pc, #48]	; (3c <pmc_mck_set_prescaler+0x3c>)
   c:	430a      	orrs	r2, r1
   e:	621a      	str	r2, [r3, #32]
  10:	4770      	bx	lr
  12:	490b      	ldr	r1, [pc, #44]	; (40 <pmc_mck_set_prescaler+0x40>)
  14:	4011      	ands	r1, r2
  16:	4a0b      	ldr	r2, [pc, #44]	; (44 <pmc_mck_set_prescaler+0x44>)
  18:	430a      	orrs	r2, r1
  1a:	621a      	str	r2, [r3, #32]
  1c:	6e99      	ldr	r1, [r3, #104]	; 0x68
  1e:	4a05      	ldr	r2, [pc, #20]	; (34 <pmc_mck_set_prescaler+0x34>)
  20:	07c9      	lsls	r1, r1, #31
  22:	d5fb      	bpl.n	1c <pmc_mck_set_prescaler+0x1c>
  24:	6a13      	ldr	r3, [r2, #32]
  26:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
  2a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  2e:	6213      	str	r3, [r2, #32]
  30:	4770      	bx	lr
  32:	bf00      	nop
  34:	400e0400 	.word	0x400e0400
  38:	fec8fffc 	.word	0xfec8fffc
  3c:	01370002 	.word	0x01370002
  40:	ffc8c0fc 	.word	0xffc8c0fc
  44:	00373f01 	.word	0x00373f01

Disassembly of section .text.pmc_osc_disable_xtal:

00000000 <pmc_osc_disable_xtal>:
   0:	4b06      	ldr	r3, [pc, #24]	; (1c <pmc_mck_set_prescaler+0x1c>)
   2:	6a1a      	ldr	r2, [r3, #32]
   4:	f422 125c 	bic.w	r2, r2, #3604480	; 0x370000
   8:	b110      	cbz	r0, 10 <pmc_mck_set_prescaler+0x10>
   a:	f022 0202 	bic.w	r2, r2, #2
   e:	e001      	b.n	14 <pmc_mck_set_prescaler+0x14>
  10:	f022 0201 	bic.w	r2, r2, #1
  14:	f442 125c 	orr.w	r2, r2, #3604480	; 0x370000
  18:	621a      	str	r2, [r3, #32]
  1a:	4770      	bx	lr
  1c:	400e0400 	.word	0x400e0400

Disassembly of section .text.pmc_osc_is_ready_mainck:

00000000 <pmc_osc_is_ready_mainck>:
   0:	4b02      	ldr	r3, [pc, #8]	; (c <pmc_mck_set_prescaler+0xc>)
   2:	6e98      	ldr	r0, [r3, #104]	; 0x68
   4:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
   8:	4770      	bx	lr
   a:	bf00      	nop
   c:	400e0400 	.word	0x400e0400

Disassembly of section .text.pmc_enable_pllack:

00000000 <pmc_enable_pllack>:
   0:	4b0a      	ldr	r3, [pc, #40]	; (2c <pmc_mck_set_prescaler+0x2c>)
   2:	b510      	push	{r4, lr}
   4:	f04f 5400 	mov.w	r4, #536870912	; 0x20000000
   8:	629c      	str	r4, [r3, #40]	; 0x28
   a:	4c09      	ldr	r4, [pc, #36]	; (30 <pmc_mck_set_prescaler+0x30>)
   c:	0400      	lsls	r0, r0, #16
   e:	4004      	ands	r4, r0
  10:	f044 5400 	orr.w	r4, r4, #536870912	; 0x20000000
  14:	b2d2      	uxtb	r2, r2
  16:	0209      	lsls	r1, r1, #8
  18:	4314      	orrs	r4, r2
  1a:	f401 517c 	and.w	r1, r1, #16128	; 0x3f00
  1e:	430c      	orrs	r4, r1
  20:	629c      	str	r4, [r3, #40]	; 0x28
  22:	6e9a      	ldr	r2, [r3, #104]	; 0x68
  24:	0792      	lsls	r2, r2, #30
  26:	d5fc      	bpl.n	22 <pmc_mck_set_prescaler+0x22>
  28:	bd10      	pop	{r4, pc}
  2a:	bf00      	nop
  2c:	400e0400 	.word	0x400e0400
  30:	07ff0000 	.word	0x07ff0000

Disassembly of section .text.pmc_disable_pllack:

00000000 <pmc_disable_pllack>:
   0:	4b02      	ldr	r3, [pc, #8]	; (c <pmc_mck_set_prescaler+0xc>)
   2:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
   6:	629a      	str	r2, [r3, #40]	; 0x28
   8:	4770      	bx	lr
   a:	bf00      	nop
   c:	400e0400 	.word	0x400e0400

Disassembly of section .text.pmc_is_locked_pllack:

00000000 <pmc_is_locked_pllack>:
   0:	4b02      	ldr	r3, [pc, #8]	; (c <pmc_mck_set_prescaler+0xc>)
   2:	6e98      	ldr	r0, [r3, #104]	; 0x68
   4:	f000 0002 	and.w	r0, r0, #2
   8:	4770      	bx	lr
   a:	bf00      	nop
   c:	400e0400 	.word	0x400e0400

Disassembly of section .text.pmc_enable_pllbck:

00000000 <pmc_enable_pllbck>:
   0:	0209      	lsls	r1, r1, #8
   2:	f401 517c 	and.w	r1, r1, #16128	; 0x3f00
   6:	b2d2      	uxtb	r2, r2
   8:	430a      	orrs	r2, r1
   a:	4906      	ldr	r1, [pc, #24]	; (24 <pmc_mck_set_prescaler+0x24>)
   c:	0400      	lsls	r0, r0, #16
   e:	4b06      	ldr	r3, [pc, #24]	; (28 <pmc_mck_set_prescaler+0x28>)
  10:	4001      	ands	r1, r0
  12:	b510      	push	{r4, lr}
  14:	430a      	orrs	r2, r1
  16:	2400      	movs	r4, #0
  18:	62dc      	str	r4, [r3, #44]	; 0x2c
  1a:	62da      	str	r2, [r3, #44]	; 0x2c
  1c:	6e9a      	ldr	r2, [r3, #104]	; 0x68
  1e:	0752      	lsls	r2, r2, #29
  20:	d5fc      	bpl.n	1c <pmc_mck_set_prescaler+0x1c>
  22:	bd10      	pop	{r4, pc}
  24:	07ff0000 	.word	0x07ff0000
  28:	400e0400 	.word	0x400e0400

Disassembly of section .text.pmc_disable_pllbck:

00000000 <pmc_disable_pllbck>:
   0:	4b01      	ldr	r3, [pc, #4]	; (8 <pmc_mck_set_prescaler+0x8>)
   2:	2200      	movs	r2, #0
   4:	62da      	str	r2, [r3, #44]	; 0x2c
   6:	4770      	bx	lr
   8:	400e0400 	.word	0x400e0400

Disassembly of section .text.pmc_is_locked_pllbck:

00000000 <pmc_is_locked_pllbck>:
   0:	4b02      	ldr	r3, [pc, #8]	; (c <pmc_mck_set_prescaler+0xc>)
   2:	6e98      	ldr	r0, [r3, #104]	; 0x68
   4:	f000 0004 	and.w	r0, r0, #4
   8:	4770      	bx	lr
   a:	bf00      	nop
   c:	400e0400 	.word	0x400e0400

Disassembly of section .text.pmc_enable_periph_clk:

00000000 <pmc_enable_periph_clk>:
   0:	2822      	cmp	r0, #34	; 0x22
   2:	d819      	bhi.n	38 <pmc_mck_set_prescaler+0x38>
   4:	281f      	cmp	r0, #31
   6:	4b0e      	ldr	r3, [pc, #56]	; (40 <pmc_mck_set_prescaler+0x40>)
   8:	f04f 0201 	mov.w	r2, #1
   c:	d808      	bhi.n	20 <pmc_mck_set_prescaler+0x20>
   e:	fa02 f000 	lsl.w	r0, r2, r0
  12:	6999      	ldr	r1, [r3, #24]
  14:	ea00 0201 	and.w	r2, r0, r1
  18:	4282      	cmp	r2, r0
  1a:	d00f      	beq.n	3c <pmc_mck_set_prescaler+0x3c>
  1c:	6118      	str	r0, [r3, #16]
  1e:	e00d      	b.n	3c <pmc_mck_set_prescaler+0x3c>
  20:	3820      	subs	r0, #32
  22:	fa02 f000 	lsl.w	r0, r2, r0
  26:	f8d3 1108 	ldr.w	r1, [r3, #264]	; 0x108
  2a:	ea00 0201 	and.w	r2, r0, r1
  2e:	4282      	cmp	r2, r0
  30:	d004      	beq.n	3c <pmc_mck_set_prescaler+0x3c>
  32:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
  36:	e001      	b.n	3c <pmc_mck_set_prescaler+0x3c>
  38:	2001      	movs	r0, #1
  3a:	4770      	bx	lr
  3c:	2000      	movs	r0, #0
  3e:	4770      	bx	lr
  40:	400e0400 	.word	0x400e0400

Disassembly of section .text.pmc_disable_periph_clk:

00000000 <pmc_disable_periph_clk>:
   0:	2822      	cmp	r0, #34	; 0x22
   2:	d817      	bhi.n	34 <pmc_mck_set_prescaler+0x34>
   4:	281f      	cmp	r0, #31
   6:	4b0d      	ldr	r3, [pc, #52]	; (3c <pmc_mck_set_prescaler+0x3c>)
   8:	f04f 0101 	mov.w	r1, #1
   c:	d807      	bhi.n	1e <pmc_mck_set_prescaler+0x1e>
   e:	fa01 f000 	lsl.w	r0, r1, r0
  12:	699a      	ldr	r2, [r3, #24]
  14:	4002      	ands	r2, r0
  16:	4282      	cmp	r2, r0
  18:	d10e      	bne.n	38 <pmc_mck_set_prescaler+0x38>
  1a:	615a      	str	r2, [r3, #20]
  1c:	e00c      	b.n	38 <pmc_mck_set_prescaler+0x38>
  1e:	3820      	subs	r0, #32
  20:	fa01 f000 	lsl.w	r0, r1, r0
  24:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  28:	4002      	ands	r2, r0
  2a:	4282      	cmp	r2, r0
  2c:	d104      	bne.n	38 <pmc_mck_set_prescaler+0x38>
  2e:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
  32:	e001      	b.n	38 <pmc_mck_set_prescaler+0x38>
  34:	2001      	movs	r0, #1
  36:	4770      	bx	lr
  38:	2000      	movs	r0, #0
  3a:	4770      	bx	lr
  3c:	400e0400 	.word	0x400e0400

Disassembly of section .text.pmc_enable_all_periph_clk:

00000000 <pmc_enable_all_periph_clk>:
   0:	4b09      	ldr	r3, [pc, #36]	; (28 <pmc_mck_set_prescaler+0x28>)
   2:	f06f 0203 	mvn.w	r2, #3
   6:	611a      	str	r2, [r3, #16]
   8:	699a      	ldr	r2, [r3, #24]
   a:	f022 0203 	bic.w	r2, r2, #3
   e:	3204      	adds	r2, #4
  10:	d1fa      	bne.n	8 <pmc_mck_set_prescaler+0x8>
  12:	4a05      	ldr	r2, [pc, #20]	; (28 <pmc_mck_set_prescaler+0x28>)
  14:	f04f 31ff 	mov.w	r1, #4294967295
  18:	f8c2 1100 	str.w	r1, [r2, #256]	; 0x100
  1c:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  20:	3201      	adds	r2, #1
  22:	d1fb      	bne.n	1c <pmc_mck_set_prescaler+0x1c>
  24:	4770      	bx	lr
  26:	bf00      	nop
  28:	400e0400 	.word	0x400e0400

Disassembly of section .text.pmc_disable_all_periph_clk:

00000000 <pmc_disable_all_periph_clk>:
   0:	4b08      	ldr	r3, [pc, #32]	; (24 <pmc_mck_set_prescaler+0x24>)
   2:	f06f 0203 	mvn.w	r2, #3
   6:	615a      	str	r2, [r3, #20]
   8:	699a      	ldr	r2, [r3, #24]
   a:	f032 0103 	bics.w	r1, r2, #3
   e:	d1fb      	bne.n	8 <pmc_mck_set_prescaler+0x8>
  10:	4a04      	ldr	r2, [pc, #16]	; (24 <pmc_mck_set_prescaler+0x24>)
  12:	f04f 31ff 	mov.w	r1, #4294967295
  16:	f8c2 1104 	str.w	r1, [r2, #260]	; 0x104
  1a:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  1e:	2a00      	cmp	r2, #0
  20:	d1fb      	bne.n	1a <pmc_mck_set_prescaler+0x1a>
  22:	4770      	bx	lr
  24:	400e0400 	.word	0x400e0400

Disassembly of section .text.pmc_is_periph_clk_enabled:

00000000 <pmc_is_periph_clk_enabled>:
   0:	2822      	cmp	r0, #34	; 0x22
   2:	d812      	bhi.n	2a <pmc_mck_set_prescaler+0x2a>
   4:	281f      	cmp	r0, #31
   6:	4a0a      	ldr	r2, [pc, #40]	; (30 <pmc_mck_set_prescaler+0x30>)
   8:	f04f 0301 	mov.w	r3, #1
   c:	d804      	bhi.n	18 <pmc_mck_set_prescaler+0x18>
   e:	fa03 f000 	lsl.w	r0, r3, r0
  12:	6992      	ldr	r2, [r2, #24]
  14:	4210      	tst	r0, r2
  16:	e004      	b.n	22 <pmc_mck_set_prescaler+0x22>
  18:	3820      	subs	r0, #32
  1a:	4083      	lsls	r3, r0
  1c:	f8d2 2108 	ldr.w	r2, [r2, #264]	; 0x108
  20:	4213      	tst	r3, r2
  22:	bf0c      	ite	eq
  24:	2000      	moveq	r0, #0
  26:	2001      	movne	r0, #1
  28:	4770      	bx	lr
  2a:	2000      	movs	r0, #0
  2c:	4770      	bx	lr
  2e:	bf00      	nop
  30:	400e0400 	.word	0x400e0400

Disassembly of section .text.pmc_pck_set_prescaler:

00000000 <pmc_pck_set_prescaler>:
   0:	4b09      	ldr	r3, [pc, #36]	; (28 <pmc_mck_set_prescaler+0x28>)
   2:	0082      	lsls	r2, r0, #2
   4:	4413      	add	r3, r2
   6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
   8:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   c:	4311      	orrs	r1, r2
   e:	6419      	str	r1, [r3, #64]	; 0x40
  10:	f44f 7380 	mov.w	r3, #256	; 0x100
  14:	fa03 f000 	lsl.w	r0, r3, r0
  18:	4b03      	ldr	r3, [pc, #12]	; (28 <pmc_mck_set_prescaler+0x28>)
  1a:	681a      	ldr	r2, [r3, #0]
  1c:	4210      	tst	r0, r2
  1e:	d002      	beq.n	26 <pmc_mck_set_prescaler+0x26>
  20:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  22:	4218      	tst	r0, r3
  24:	d0f8      	beq.n	18 <pmc_mck_set_prescaler+0x18>
  26:	4770      	bx	lr
  28:	400e0400 	.word	0x400e0400

Disassembly of section .text.pmc_pck_set_source:

00000000 <pmc_pck_set_source>:
   0:	4b09      	ldr	r3, [pc, #36]	; (28 <pmc_mck_set_prescaler+0x28>)
   2:	0082      	lsls	r2, r0, #2
   4:	4413      	add	r3, r2
   6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
   8:	f022 0207 	bic.w	r2, r2, #7
   c:	4311      	orrs	r1, r2
   e:	6419      	str	r1, [r3, #64]	; 0x40
  10:	f44f 7380 	mov.w	r3, #256	; 0x100
  14:	fa03 f000 	lsl.w	r0, r3, r0
  18:	4b03      	ldr	r3, [pc, #12]	; (28 <pmc_mck_set_prescaler+0x28>)
  1a:	681a      	ldr	r2, [r3, #0]
  1c:	4210      	tst	r0, r2
  1e:	d002      	beq.n	26 <pmc_mck_set_prescaler+0x26>
  20:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  22:	4218      	tst	r0, r3
  24:	d0f8      	beq.n	18 <pmc_mck_set_prescaler+0x18>
  26:	4770      	bx	lr
  28:	400e0400 	.word	0x400e0400

Disassembly of section .text.pmc_switch_pck_to_sclk:

00000000 <pmc_switch_pck_to_sclk>:
   0:	4a09      	ldr	r2, [pc, #36]	; (28 <pmc_mck_set_prescaler+0x28>)
   2:	f100 0310 	add.w	r3, r0, #16
   6:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
   a:	f44f 7380 	mov.w	r3, #256	; 0x100
   e:	fa03 f000 	lsl.w	r0, r3, r0
  12:	f640 0301 	movw	r3, #2049	; 0x801
  16:	6e91      	ldr	r1, [r2, #104]	; 0x68
  18:	4208      	tst	r0, r1
  1a:	d103      	bne.n	24 <pmc_mck_set_prescaler+0x24>
  1c:	3b01      	subs	r3, #1
  1e:	d1fa      	bne.n	16 <pmc_mck_set_prescaler+0x16>
  20:	2001      	movs	r0, #1
  22:	4770      	bx	lr
  24:	2000      	movs	r0, #0
  26:	4770      	bx	lr
  28:	400e0400 	.word	0x400e0400

Disassembly of section .text.pmc_switch_pck_to_mainck:

00000000 <pmc_switch_pck_to_mainck>:
   0:	4a0a      	ldr	r2, [pc, #40]	; (2c <pmc_mck_set_prescaler+0x2c>)
   2:	f100 0310 	add.w	r3, r0, #16
   6:	f041 0101 	orr.w	r1, r1, #1
   a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
   e:	f44f 7380 	mov.w	r3, #256	; 0x100
  12:	fa03 f000 	lsl.w	r0, r3, r0
  16:	f640 0301 	movw	r3, #2049	; 0x801
  1a:	6e91      	ldr	r1, [r2, #104]	; 0x68
  1c:	4208      	tst	r0, r1
  1e:	d103      	bne.n	28 <pmc_mck_set_prescaler+0x28>
  20:	3b01      	subs	r3, #1
  22:	d1fa      	bne.n	1a <pmc_mck_set_prescaler+0x1a>
  24:	2001      	movs	r0, #1
  26:	4770      	bx	lr
  28:	2000      	movs	r0, #0
  2a:	4770      	bx	lr
  2c:	400e0400 	.word	0x400e0400

Disassembly of section .text.pmc_switch_pck_to_pllack:

00000000 <pmc_switch_pck_to_pllack>:
   0:	4a0a      	ldr	r2, [pc, #40]	; (2c <pmc_mck_set_prescaler+0x2c>)
   2:	f100 0310 	add.w	r3, r0, #16
   6:	f041 0102 	orr.w	r1, r1, #2
   a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
   e:	f44f 7380 	mov.w	r3, #256	; 0x100
  12:	fa03 f000 	lsl.w	r0, r3, r0
  16:	f640 0301 	movw	r3, #2049	; 0x801
  1a:	6e91      	ldr	r1, [r2, #104]	; 0x68
  1c:	4208      	tst	r0, r1
  1e:	d103      	bne.n	28 <pmc_mck_set_prescaler+0x28>
  20:	3b01      	subs	r3, #1
  22:	d1fa      	bne.n	1a <pmc_mck_set_prescaler+0x1a>
  24:	2001      	movs	r0, #1
  26:	4770      	bx	lr
  28:	2000      	movs	r0, #0
  2a:	4770      	bx	lr
  2c:	400e0400 	.word	0x400e0400

Disassembly of section .text.pmc_switch_pck_to_pllbck:

00000000 <pmc_switch_pck_to_pllbck>:
   0:	4a0a      	ldr	r2, [pc, #40]	; (2c <pmc_mck_set_prescaler+0x2c>)
   2:	f100 0310 	add.w	r3, r0, #16
   6:	f041 0103 	orr.w	r1, r1, #3
   a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
   e:	f44f 7380 	mov.w	r3, #256	; 0x100
  12:	fa03 f000 	lsl.w	r0, r3, r0
  16:	f640 0301 	movw	r3, #2049	; 0x801
  1a:	6e91      	ldr	r1, [r2, #104]	; 0x68
  1c:	4208      	tst	r0, r1
  1e:	d103      	bne.n	28 <pmc_mck_set_prescaler+0x28>
  20:	3b01      	subs	r3, #1
  22:	d1fa      	bne.n	1a <pmc_mck_set_prescaler+0x1a>
  24:	2001      	movs	r0, #1
  26:	4770      	bx	lr
  28:	2000      	movs	r0, #0
  2a:	4770      	bx	lr
  2c:	400e0400 	.word	0x400e0400

Disassembly of section .text.pmc_enable_pck:

00000000 <pmc_enable_pck>:
   0:	f44f 7380 	mov.w	r3, #256	; 0x100
   4:	fa03 f000 	lsl.w	r0, r3, r0
   8:	4a01      	ldr	r2, [pc, #4]	; (10 <pmc_mck_set_prescaler+0x10>)
   a:	6010      	str	r0, [r2, #0]
   c:	4770      	bx	lr
   e:	bf00      	nop
  10:	400e0400 	.word	0x400e0400

Disassembly of section .text.pmc_disable_pck:

00000000 <pmc_disable_pck>:
   0:	f44f 7380 	mov.w	r3, #256	; 0x100
   4:	fa03 f000 	lsl.w	r0, r3, r0
   8:	4a01      	ldr	r2, [pc, #4]	; (10 <pmc_mck_set_prescaler+0x10>)
   a:	6050      	str	r0, [r2, #4]
   c:	4770      	bx	lr
   e:	bf00      	nop
  10:	400e0400 	.word	0x400e0400

Disassembly of section .text.pmc_enable_all_pck:

00000000 <pmc_enable_all_pck>:
   0:	4b02      	ldr	r3, [pc, #8]	; (c <pmc_mck_set_prescaler+0xc>)
   2:	f44f 62e0 	mov.w	r2, #1792	; 0x700
   6:	601a      	str	r2, [r3, #0]
   8:	4770      	bx	lr
   a:	bf00      	nop
   c:	400e0400 	.word	0x400e0400

Disassembly of section .text.pmc_disable_all_pck:

00000000 <pmc_disable_all_pck>:
   0:	4b02      	ldr	r3, [pc, #8]	; (c <pmc_mck_set_prescaler+0xc>)
   2:	f44f 62e0 	mov.w	r2, #1792	; 0x700
   6:	605a      	str	r2, [r3, #4]
   8:	4770      	bx	lr
   a:	bf00      	nop
   c:	400e0400 	.word	0x400e0400

Disassembly of section .text.pmc_is_pck_enabled:

00000000 <pmc_is_pck_enabled>:
   0:	2802      	cmp	r0, #2
   2:	d807      	bhi.n	14 <pmc_mck_set_prescaler+0x14>
   4:	f44f 7280 	mov.w	r2, #256	; 0x100
   8:	fa02 f000 	lsl.w	r0, r2, r0
   c:	4b02      	ldr	r3, [pc, #8]	; (18 <pmc_mck_set_prescaler+0x18>)
   e:	689b      	ldr	r3, [r3, #8]
  10:	4018      	ands	r0, r3
  12:	4770      	bx	lr
  14:	2000      	movs	r0, #0
  16:	4770      	bx	lr
  18:	400e0400 	.word	0x400e0400

Disassembly of section .text.pmc_switch_udpck_to_pllack:

00000000 <pmc_switch_udpck_to_pllack>:
   0:	0200      	lsls	r0, r0, #8
   2:	4b02      	ldr	r3, [pc, #8]	; (c <pmc_mck_set_prescaler+0xc>)
   4:	f400 6070 	and.w	r0, r0, #3840	; 0xf00
   8:	6398      	str	r0, [r3, #56]	; 0x38
   a:	4770      	bx	lr
   c:	400e0400 	.word	0x400e0400

Disassembly of section .text.pmc_switch_udpck_to_pllbck:

00000000 <pmc_switch_udpck_to_pllbck>:
   0:	0200      	lsls	r0, r0, #8
   2:	f400 6270 	and.w	r2, r0, #3840	; 0xf00
   6:	4b02      	ldr	r3, [pc, #8]	; (10 <pmc_mck_set_prescaler+0x10>)
   8:	f042 0201 	orr.w	r2, r2, #1
   c:	639a      	str	r2, [r3, #56]	; 0x38
   e:	4770      	bx	lr
  10:	400e0400 	.word	0x400e0400

Disassembly of section .text.pmc_enable_udpck:

00000000 <pmc_enable_udpck>:
   0:	4b01      	ldr	r3, [pc, #4]	; (8 <pmc_mck_set_prescaler+0x8>)
   2:	2280      	movs	r2, #128	; 0x80
   4:	601a      	str	r2, [r3, #0]
   6:	4770      	bx	lr
   8:	400e0400 	.word	0x400e0400

Disassembly of section .text.pmc_disable_udpck:

00000000 <pmc_disable_udpck>:
   0:	4b01      	ldr	r3, [pc, #4]	; (8 <pmc_mck_set_prescaler+0x8>)
   2:	2280      	movs	r2, #128	; 0x80
   4:	605a      	str	r2, [r3, #4]
   6:	4770      	bx	lr
   8:	400e0400 	.word	0x400e0400

Disassembly of section .text.pmc_enable_interrupt:

00000000 <pmc_enable_interrupt>:
   0:	4b01      	ldr	r3, [pc, #4]	; (8 <pmc_mck_set_prescaler+0x8>)
   2:	6618      	str	r0, [r3, #96]	; 0x60
   4:	4770      	bx	lr
   6:	bf00      	nop
   8:	400e0400 	.word	0x400e0400

Disassembly of section .text.pmc_disable_interrupt:

00000000 <pmc_disable_interrupt>:
   0:	4b01      	ldr	r3, [pc, #4]	; (8 <pmc_mck_set_prescaler+0x8>)
   2:	6658      	str	r0, [r3, #100]	; 0x64
   4:	4770      	bx	lr
   6:	bf00      	nop
   8:	400e0400 	.word	0x400e0400

Disassembly of section .text.pmc_get_interrupt_mask:

00000000 <pmc_get_interrupt_mask>:
   0:	4b01      	ldr	r3, [pc, #4]	; (8 <pmc_mck_set_prescaler+0x8>)
   2:	6ed8      	ldr	r0, [r3, #108]	; 0x6c
   4:	4770      	bx	lr
   6:	bf00      	nop
   8:	400e0400 	.word	0x400e0400

Disassembly of section .text.pmc_get_status:

00000000 <pmc_get_status>:
   0:	4b01      	ldr	r3, [pc, #4]	; (8 <pmc_mck_set_prescaler+0x8>)
   2:	6e98      	ldr	r0, [r3, #104]	; 0x68
   4:	4770      	bx	lr
   6:	bf00      	nop
   8:	400e0400 	.word	0x400e0400

Disassembly of section .text.pmc_set_fast_startup_input:

00000000 <pmc_set_fast_startup_input>:
   0:	4b03      	ldr	r3, [pc, #12]	; (10 <pmc_mck_set_prescaler+0x10>)
   2:	0c00      	lsrs	r0, r0, #16
   4:	6f1a      	ldr	r2, [r3, #112]	; 0x70
   6:	0400      	lsls	r0, r0, #16
   8:	4310      	orrs	r0, r2
   a:	6718      	str	r0, [r3, #112]	; 0x70
   c:	4770      	bx	lr
   e:	bf00      	nop
  10:	400e0400 	.word	0x400e0400

Disassembly of section .text.pmc_clr_fast_startup_input:

00000000 <pmc_clr_fast_startup_input>:
   0:	4b03      	ldr	r3, [pc, #12]	; (10 <pmc_mck_set_prescaler+0x10>)
   2:	0c00      	lsrs	r0, r0, #16
   4:	6f1a      	ldr	r2, [r3, #112]	; 0x70
   6:	0400      	lsls	r0, r0, #16
   8:	ea22 0000 	bic.w	r0, r2, r0
   c:	6718      	str	r0, [r3, #112]	; 0x70
   e:	4770      	bx	lr
  10:	400e0400 	.word	0x400e0400

Disassembly of section .text.pmc_enable_sleepmode:

00000000 <pmc_enable_sleepmode>:
   0:	4b07      	ldr	r3, [pc, #28]	; (20 <pmc_mck_set_prescaler+0x20>)
   2:	6f1a      	ldr	r2, [r3, #112]	; 0x70
   4:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
   8:	671a      	str	r2, [r3, #112]	; 0x70
   a:	4b06      	ldr	r3, [pc, #24]	; (24 <pmc_mck_set_prescaler+0x24>)
   c:	691a      	ldr	r2, [r3, #16]
   e:	f022 0204 	bic.w	r2, r2, #4
  12:	611a      	str	r2, [r3, #16]
  14:	b908      	cbnz	r0, 1a <pmc_mck_set_prescaler+0x1a>
  16:	bf30      	wfi
  18:	4770      	bx	lr
  1a:	bf20      	wfe
  1c:	4770      	bx	lr
  1e:	bf00      	nop
  20:	400e0400 	.word	0x400e0400
  24:	e000ed00 	.word	0xe000ed00

Disassembly of section .text.pmc_enable_waitmode:

00000000 <pmc_enable_waitmode>:
   0:	4b0a      	ldr	r3, [pc, #40]	; (2c <pmc_mck_set_prescaler+0x2c>)
   2:	6f1a      	ldr	r2, [r3, #112]	; 0x70
   4:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
   8:	671a      	str	r2, [r3, #112]	; 0x70
   a:	4b09      	ldr	r3, [pc, #36]	; (30 <pmc_mck_set_prescaler+0x30>)
   c:	691a      	ldr	r2, [r3, #16]
   e:	f022 0204 	bic.w	r2, r2, #4
  12:	611a      	str	r2, [r3, #16]
  14:	bf20      	wfe
  16:	4a05      	ldr	r2, [pc, #20]	; (2c <pmc_mck_set_prescaler+0x2c>)
  18:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
  1c:	bf00      	nop
  1e:	3b01      	subs	r3, #1
  20:	d1fc      	bne.n	1c <pmc_mck_set_prescaler+0x1c>
  22:	6a13      	ldr	r3, [r2, #32]
  24:	071b      	lsls	r3, r3, #28
  26:	d5fc      	bpl.n	22 <pmc_mck_set_prescaler+0x22>
  28:	4770      	bx	lr
  2a:	bf00      	nop
  2c:	400e0400 	.word	0x400e0400
  30:	e000ed00 	.word	0xe000ed00

Disassembly of section .text.pmc_enable_backupmode:

00000000 <pmc_enable_backupmode>:
   0:	4b03      	ldr	r3, [pc, #12]	; (10 <pmc_mck_set_prescaler+0x10>)
   2:	691a      	ldr	r2, [r3, #16]
   4:	f042 0204 	orr.w	r2, r2, #4
   8:	611a      	str	r2, [r3, #16]
   a:	bf20      	wfe
   c:	4770      	bx	lr
   e:	bf00      	nop
  10:	e000ed00 	.word	0xe000ed00

Disassembly of section .text.pmc_set_writeprotect:

00000000 <pmc_set_writeprotect>:
   0:	4b03      	ldr	r3, [pc, #12]	; (10 <pmc_mck_set_prescaler+0x10>)
   2:	b108      	cbz	r0, 8 <pmc_mck_set_prescaler+0x8>
   4:	4a03      	ldr	r2, [pc, #12]	; (14 <pmc_mck_set_prescaler+0x14>)
   6:	e000      	b.n	a <pmc_mck_set_prescaler+0xa>
   8:	4a03      	ldr	r2, [pc, #12]	; (18 <pmc_mck_set_prescaler+0x18>)
   a:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
   e:	4770      	bx	lr
  10:	400e0400 	.word	0x400e0400
  14:	504d4301 	.word	0x504d4301
  18:	504d4300 	.word	0x504d4300

Disassembly of section .text.pmc_get_writeprotect_status:

00000000 <pmc_get_writeprotect_status>:
   0:	4b02      	ldr	r3, [pc, #8]	; (c <pmc_mck_set_prescaler+0xc>)
   2:	f8d3 00e4 	ldr.w	r0, [r3, #228]	; 0xe4
   6:	f000 0001 	and.w	r0, r0, #1
   a:	4770      	bx	lr
   c:	400e0400 	.word	0x400e0400

pwmc.o:     file format elf32-littlearm


Disassembly of section .text.FindClockConfiguration:

00000000 <FindClockConfiguration>:
   0:	b5f0      	push	{r4, r5, r6, r7, lr}
   2:	4d19      	ldr	r5, [pc, #100]	; (68 <FindClockConfiguration+0x68>)
   4:	b08d      	sub	sp, #52	; 0x34
   6:	ac01      	add	r4, sp, #4
   8:	4606      	mov	r6, r0
   a:	460f      	mov	r7, r1
   c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
   e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
  10:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
  12:	c40f      	stmia	r4!, {r0, r1, r2, r3}
  14:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
  18:	42be      	cmp	r6, r7
  1a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  1e:	d305      	bcc.n	2c <FindClockConfiguration+0x2c>
  20:	4812      	ldr	r0, [pc, #72]	; (6c <FindClockConfiguration+0x6c>)
  22:	216b      	movs	r1, #107	; 0x6b
  24:	4a12      	ldr	r2, [pc, #72]	; (70 <FindClockConfiguration+0x70>)
  26:	4b13      	ldr	r3, [pc, #76]	; (74 <FindClockConfiguration+0x74>)
  28:	4c13      	ldr	r4, [pc, #76]	; (78 <FindClockConfiguration+0x78>)
  2a:	47a0      	blx	r4
  2c:	9a01      	ldr	r2, [sp, #4]
  2e:	2300      	movs	r3, #0
  30:	fbb7 f2f2 	udiv	r2, r7, r2
  34:	fbb2 f2f6 	udiv	r2, r2, r6
  38:	2aff      	cmp	r2, #255	; 0xff
  3a:	b2d8      	uxtb	r0, r3
  3c:	f103 0301 	add.w	r3, r3, #1
  40:	d90a      	bls.n	58 <FindClockConfiguration+0x58>
  42:	b2da      	uxtb	r2, r3
  44:	a90c      	add	r1, sp, #48	; 0x30
  46:	eb01 0282 	add.w	r2, r1, r2, lsl #2
  4a:	f852 2c2c 	ldr.w	r2, [r2, #-44]
  4e:	fbb7 f2f2 	udiv	r2, r7, r2
  52:	fbb2 f2f6 	udiv	r2, r2, r6
  56:	e7ef      	b.n	38 <FindClockConfiguration+0x38>
  58:	280a      	cmp	r0, #10
  5a:	bf9a      	itte	ls
  5c:	ea42 2000 	orrls.w	r0, r2, r0, lsl #8
  60:	b280      	uxthls	r0, r0
  62:	2000      	movhi	r0, #0
  64:	b00d      	add	sp, #52	; 0x34
  66:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...
  74:	00000011 	.word	0x00000011
  78:	00000000 	.word	0x00000000

Disassembly of section .text.PWMC_ConfigureChannel:

00000000 <PWMC_ConfigureChannel>:
   0:	b570      	push	{r4, r5, r6, lr}
   2:	2401      	movs	r4, #1
   4:	f433 7680 	bics.w	r6, r3, #256	; 0x100
   8:	9d04      	ldr	r5, [sp, #16]
   a:	f8c0 4200 	str.w	r4, [r0, #512]	; 0x200
   e:	d004      	beq.n	1a <PWMC_ConfigureChannel+0x1a>
  10:	480e      	ldr	r0, [pc, #56]	; (4c <PWMC_ConfigureChannel+0x4c>)
  12:	2197      	movs	r1, #151	; 0x97
  14:	4a0e      	ldr	r2, [pc, #56]	; (50 <PWMC_ConfigureChannel+0x50>)
  16:	4b0f      	ldr	r3, [pc, #60]	; (54 <PWMC_ConfigureChannel+0x54>)
  18:	e006      	b.n	28 <PWMC_ConfigureChannel+0x28>
  1a:	f435 7600 	bics.w	r6, r5, #512	; 0x200
  1e:	d005      	beq.n	2c <PWMC_ConfigureChannel+0x2c>
  20:	480a      	ldr	r0, [pc, #40]	; (4c <PWMC_ConfigureChannel+0x4c>)
  22:	4a0b      	ldr	r2, [pc, #44]	; (50 <PWMC_ConfigureChannel+0x50>)
  24:	4b0c      	ldr	r3, [pc, #48]	; (58 <PWMC_ConfigureChannel+0x58>)
  26:	2198      	movs	r1, #152	; 0x98
  28:	4c0c      	ldr	r4, [pc, #48]	; (5c <PWMC_ConfigureChannel+0x5c>)
  2a:	47a0      	blx	r4
  2c:	408c      	lsls	r4, r1
  2e:	68c6      	ldr	r6, [r0, #12]
  30:	4234      	tst	r4, r6
  32:	d105      	bne.n	40 <PWMC_ConfigureChannel+0x40>
  34:	4315      	orrs	r5, r2
  36:	3110      	adds	r1, #16
  38:	432b      	orrs	r3, r5
  3a:	0149      	lsls	r1, r1, #5
  3c:	5043      	str	r3, [r0, r1]
  3e:	bd70      	pop	{r4, r5, r6, pc}
  40:	6084      	str	r4, [r0, #8]
  42:	68c6      	ldr	r6, [r0, #12]
  44:	4234      	tst	r4, r6
  46:	d1fc      	bne.n	42 <PWMC_ConfigureChannel+0x42>
  48:	e7f4      	b.n	34 <PWMC_ConfigureChannel+0x34>
  4a:	bf00      	nop
	...
  54:	00000021 	.word	0x00000021
  58:	0000004c 	.word	0x0000004c
  5c:	00000000 	.word	0x00000000

Disassembly of section .text.PWMC_ConfigureChannelExt:

00000000 <PWMC_ConfigureChannelExt>:
   0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   4:	f433 7480 	bics.w	r4, r3, #256	; 0x100
   8:	ad08      	add	r5, sp, #32
   a:	e895 10e0 	ldmia.w	r5, {r5, r6, r7, ip}
   e:	f8dd 8030 	ldr.w	r8, [sp, #48]	; 0x30
  12:	d004      	beq.n	1e <PWMC_ConfigureChannelExt+0x1e>
  14:	4824      	ldr	r0, [pc, #144]	; (a8 <PWMC_ConfigureChannelExt+0xa8>)
  16:	21b8      	movs	r1, #184	; 0xb8
  18:	4a24      	ldr	r2, [pc, #144]	; (ac <PWMC_ConfigureChannelExt+0xac>)
  1a:	4b25      	ldr	r3, [pc, #148]	; (b0 <PWMC_ConfigureChannelExt+0xb0>)
  1c:	e006      	b.n	2c <PWMC_ConfigureChannelExt+0x2c>
  1e:	f435 7400 	bics.w	r4, r5, #512	; 0x200
  22:	d005      	beq.n	30 <PWMC_ConfigureChannelExt+0x30>
  24:	4820      	ldr	r0, [pc, #128]	; (a8 <PWMC_ConfigureChannelExt+0xa8>)
  26:	4a21      	ldr	r2, [pc, #132]	; (ac <PWMC_ConfigureChannelExt+0xac>)
  28:	4b22      	ldr	r3, [pc, #136]	; (b4 <PWMC_ConfigureChannelExt+0xb4>)
  2a:	21b9      	movs	r1, #185	; 0xb9
  2c:	4c22      	ldr	r4, [pc, #136]	; (b8 <PWMC_ConfigureChannelExt+0xb8>)
  2e:	47a0      	blx	r4
  30:	f436 6480 	bics.w	r4, r6, #1024	; 0x400
  34:	d004      	beq.n	40 <PWMC_ConfigureChannelExt+0x40>
  36:	481c      	ldr	r0, [pc, #112]	; (a8 <PWMC_ConfigureChannelExt+0xa8>)
  38:	21ba      	movs	r1, #186	; 0xba
  3a:	4a1c      	ldr	r2, [pc, #112]	; (ac <PWMC_ConfigureChannelExt+0xac>)
  3c:	4b1f      	ldr	r3, [pc, #124]	; (bc <PWMC_ConfigureChannelExt+0xbc>)
  3e:	e7f5      	b.n	2c <PWMC_ConfigureChannelExt+0x2c>
  40:	f437 3480 	bics.w	r4, r7, #65536	; 0x10000
  44:	d004      	beq.n	50 <PWMC_ConfigureChannelExt+0x50>
  46:	4818      	ldr	r0, [pc, #96]	; (a8 <PWMC_ConfigureChannelExt+0xa8>)
  48:	21bb      	movs	r1, #187	; 0xbb
  4a:	4a18      	ldr	r2, [pc, #96]	; (ac <PWMC_ConfigureChannelExt+0xac>)
  4c:	4b1c      	ldr	r3, [pc, #112]	; (c0 <PWMC_ConfigureChannelExt+0xc0>)
  4e:	e7ed      	b.n	2c <PWMC_ConfigureChannelExt+0x2c>
  50:	f43c 3400 	bics.w	r4, ip, #131072	; 0x20000
  54:	d004      	beq.n	60 <PWMC_ConfigureChannelExt+0x60>
  56:	4814      	ldr	r0, [pc, #80]	; (a8 <PWMC_ConfigureChannelExt+0xa8>)
  58:	21bc      	movs	r1, #188	; 0xbc
  5a:	4a14      	ldr	r2, [pc, #80]	; (ac <PWMC_ConfigureChannelExt+0xac>)
  5c:	4b19      	ldr	r3, [pc, #100]	; (c4 <PWMC_ConfigureChannelExt+0xc4>)
  5e:	e7e5      	b.n	2c <PWMC_ConfigureChannelExt+0x2c>
  60:	f438 2480 	bics.w	r4, r8, #262144	; 0x40000
  64:	d004      	beq.n	70 <PWMC_ConfigureChannelExt+0x70>
  66:	4810      	ldr	r0, [pc, #64]	; (a8 <PWMC_ConfigureChannelExt+0xa8>)
  68:	21bd      	movs	r1, #189	; 0xbd
  6a:	4a10      	ldr	r2, [pc, #64]	; (ac <PWMC_ConfigureChannelExt+0xac>)
  6c:	4b16      	ldr	r3, [pc, #88]	; (c8 <PWMC_ConfigureChannelExt+0xc8>)
  6e:	e7dd      	b.n	2c <PWMC_ConfigureChannelExt+0x2c>
  70:	2401      	movs	r4, #1
  72:	408c      	lsls	r4, r1
  74:	f8d0 900c 	ldr.w	r9, [r0, #12]
  78:	ea14 0f09 	tst.w	r4, r9
  7c:	d10d      	bne.n	9a <PWMC_ConfigureChannelExt+0x9a>
  7e:	ea48 0802 	orr.w	r8, r8, r2
  82:	ea48 0c0c 	orr.w	ip, r8, ip
  86:	ea4c 0707 	orr.w	r7, ip, r7
  8a:	433e      	orrs	r6, r7
  8c:	4335      	orrs	r5, r6
  8e:	3110      	adds	r1, #16
  90:	432b      	orrs	r3, r5
  92:	0149      	lsls	r1, r1, #5
  94:	5043      	str	r3, [r0, r1]
  96:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  9a:	6084      	str	r4, [r0, #8]
  9c:	f8d0 900c 	ldr.w	r9, [r0, #12]
  a0:	ea14 0f09 	tst.w	r4, r9
  a4:	d1fa      	bne.n	9c <PWMC_ConfigureChannelExt+0x9c>
  a6:	e7ea      	b.n	7e <PWMC_ConfigureChannelExt+0x7e>
	...
  b0:	00000021 	.word	0x00000021
  b4:	0000004c 	.word	0x0000004c
  b8:	00000000 	.word	0x00000000
  bc:	00000076 	.word	0x00000076
  c0:	000000a7 	.word	0x000000a7
  c4:	000000d0 	.word	0x000000d0
  c8:	000000fc 	.word	0x000000fc

Disassembly of section .text.PWMC_ConfigureClocks:

00000000 <PWMC_ConfigureClocks>:
   0:	b570      	push	{r4, r5, r6, lr}
   2:	460d      	mov	r5, r1
   4:	4616      	mov	r6, r2
   6:	4604      	mov	r4, r0
   8:	b138      	cbz	r0, 1a <PWMC_ConfigureClocks+0x1a>
   a:	4611      	mov	r1, r2
   c:	4b0b      	ldr	r3, [pc, #44]	; (3c <PWMC_ConfigureClocks+0x3c>)
   e:	4798      	blx	r3
  10:	4604      	mov	r4, r0
  12:	b910      	cbnz	r0, 1a <PWMC_ConfigureClocks+0x1a>
  14:	480a      	ldr	r0, [pc, #40]	; (40 <PWMC_ConfigureClocks+0x40>)
  16:	21dc      	movs	r1, #220	; 0xdc
  18:	e009      	b.n	2e <PWMC_ConfigureClocks+0x2e>
  1a:	b165      	cbz	r5, 36 <PWMC_ConfigureClocks+0x36>
  1c:	4628      	mov	r0, r5
  1e:	4631      	mov	r1, r6
  20:	4b06      	ldr	r3, [pc, #24]	; (3c <PWMC_ConfigureClocks+0x3c>)
  22:	4798      	blx	r3
  24:	ea44 4400 	orr.w	r4, r4, r0, lsl #16
  28:	b928      	cbnz	r0, 36 <PWMC_ConfigureClocks+0x36>
  2a:	4805      	ldr	r0, [pc, #20]	; (40 <PWMC_ConfigureClocks+0x40>)
  2c:	21e4      	movs	r1, #228	; 0xe4
  2e:	4a05      	ldr	r2, [pc, #20]	; (44 <PWMC_ConfigureClocks+0x44>)
  30:	4b05      	ldr	r3, [pc, #20]	; (48 <PWMC_ConfigureClocks+0x48>)
  32:	4c06      	ldr	r4, [pc, #24]	; (4c <PWMC_ConfigureClocks+0x4c>)
  34:	47a0      	blx	r4
  36:	4b06      	ldr	r3, [pc, #24]	; (50 <PWMC_ConfigureClocks+0x50>)
  38:	601c      	str	r4, [r3, #0]
  3a:	bd70      	pop	{r4, r5, r6, pc}
	...
  48:	00000128 	.word	0x00000128
  4c:	00000000 	.word	0x00000000
  50:	40020000 	.word	0x40020000

Disassembly of section .text.PWMC_SetPeriod:

00000000 <PWMC_SetPeriod>:
   0:	b510      	push	{r4, lr}
   2:	2401      	movs	r4, #1
   4:	408c      	lsls	r4, r1
   6:	68c3      	ldr	r3, [r0, #12]
   8:	0149      	lsls	r1, r1, #5
   a:	421c      	tst	r4, r3
   c:	4401      	add	r1, r0
   e:	bf0c      	ite	eq
  10:	f8c1 220c 	streq.w	r2, [r1, #524]	; 0x20c
  14:	f8c1 2210 	strne.w	r2, [r1, #528]	; 0x210
  18:	bd10      	pop	{r4, pc}

Disassembly of section .text.PWMC_SetDutyCycle:

00000000 <PWMC_SetDutyCycle>:
   0:	b538      	push	{r3, r4, r5, lr}
   2:	eb00 1341 	add.w	r3, r0, r1, lsl #5
   6:	f8d3 420c 	ldr.w	r4, [r3, #524]	; 0x20c
   a:	42a2      	cmp	r2, r4
   c:	d906      	bls.n	1c <PWMC_SetDutyCycle+0x1c>
   e:	4809      	ldr	r0, [pc, #36]	; (34 <PWMC_SetDutyCycle+0x34>)
  10:	f44f 7188 	mov.w	r1, #272	; 0x110
  14:	4a08      	ldr	r2, [pc, #32]	; (38 <PWMC_SetDutyCycle+0x38>)
  16:	4b09      	ldr	r3, [pc, #36]	; (3c <PWMC_SetDutyCycle+0x3c>)
  18:	4c09      	ldr	r4, [pc, #36]	; (40 <PWMC_SetDutyCycle+0x40>)
  1a:	47a0      	blx	r4
  1c:	2501      	movs	r5, #1
  1e:	408d      	lsls	r5, r1
  20:	68c4      	ldr	r4, [r0, #12]
  22:	4225      	tst	r5, r4
  24:	bf03      	ittte	eq
  26:	3110      	addeq	r1, #16
  28:	eb00 1041 	addeq.w	r0, r0, r1, lsl #5
  2c:	6042      	streq	r2, [r0, #4]
  2e:	f8c3 2208 	strne.w	r2, [r3, #520]	; 0x208
  32:	bd38      	pop	{r3, r4, r5, pc}
	...
  3c:	00000134 	.word	0x00000134
  40:	00000000 	.word	0x00000000

Disassembly of section .text.PWMC_SetDeadTime:

00000000 <PWMC_SetDeadTime>:
   0:	b570      	push	{r4, r5, r6, lr}
   2:	eb00 1441 	add.w	r4, r0, r1, lsl #5
   6:	f504 7502 	add.w	r5, r4, #520	; 0x208
   a:	686e      	ldr	r6, [r5, #4]
   c:	42b2      	cmp	r2, r6
   e:	d905      	bls.n	1c <PWMC_SetDeadTime+0x1c>
  10:	480e      	ldr	r0, [pc, #56]	; (4c <PWMC_SetDeadTime+0x4c>)
  12:	f240 112b 	movw	r1, #299	; 0x12b
  16:	4a0e      	ldr	r2, [pc, #56]	; (50 <PWMC_SetDeadTime+0x50>)
  18:	4b0e      	ldr	r3, [pc, #56]	; (54 <PWMC_SetDeadTime+0x54>)
  1a:	e007      	b.n	2c <PWMC_SetDeadTime+0x2c>
  1c:	686d      	ldr	r5, [r5, #4]
  1e:	42ab      	cmp	r3, r5
  20:	d906      	bls.n	30 <PWMC_SetDeadTime+0x30>
  22:	480a      	ldr	r0, [pc, #40]	; (4c <PWMC_SetDeadTime+0x4c>)
  24:	4a0a      	ldr	r2, [pc, #40]	; (50 <PWMC_SetDeadTime+0x50>)
  26:	4b0c      	ldr	r3, [pc, #48]	; (58 <PWMC_SetDeadTime+0x58>)
  28:	f44f 7196 	mov.w	r1, #300	; 0x12c
  2c:	4c0b      	ldr	r4, [pc, #44]	; (5c <PWMC_SetDeadTime+0x5c>)
  2e:	47a0      	blx	r4
  30:	2501      	movs	r5, #1
  32:	fa05 f101 	lsl.w	r1, r5, r1
  36:	68c0      	ldr	r0, [r0, #12]
  38:	041b      	lsls	r3, r3, #16
  3a:	4201      	tst	r1, r0
  3c:	ea42 0203 	orr.w	r2, r2, r3
  40:	bf0c      	ite	eq
  42:	f8c4 2218 	streq.w	r2, [r4, #536]	; 0x218
  46:	f8c4 221c 	strne.w	r2, [r4, #540]	; 0x21c
  4a:	bd70      	pop	{r4, r5, r6, pc}
	...
  54:	00000162 	.word	0x00000162
  58:	00000191 	.word	0x00000191
  5c:	00000000 	.word	0x00000000

Disassembly of section .text.PWMC_ConfigureSyncChannel:

00000000 <PWMC_ConfigureSyncChannel>:
   0:	b510      	push	{r4, lr}
   2:	9c02      	ldr	r4, [sp, #8]
   4:	4323      	orrs	r3, r4
   6:	431a      	orrs	r2, r3
   8:	4311      	orrs	r1, r2
   a:	6201      	str	r1, [r0, #32]
   c:	bd10      	pop	{r4, pc}

Disassembly of section .text.PWMC_SetSyncChannelUpdatePeriod:

00000000 <PWMC_SetSyncChannelUpdatePeriod>:
   0:	68c3      	ldr	r3, [r0, #12]
   2:	07db      	lsls	r3, r3, #31
   4:	bf54      	ite	pl
   6:	62c1      	strpl	r1, [r0, #44]	; 0x2c
   8:	6301      	strmi	r1, [r0, #48]	; 0x30
   a:	4770      	bx	lr

Disassembly of section .text.PWMC_SetSyncChannelUpdateUnlock:

00000000 <PWMC_SetSyncChannelUpdateUnlock>:
   0:	2301      	movs	r3, #1
   2:	6283      	str	r3, [r0, #40]	; 0x28
   4:	4770      	bx	lr

Disassembly of section .text.PWMC_EnableChannel:

00000000 <PWMC_EnableChannel>:
   0:	2301      	movs	r3, #1
   2:	fa03 f101 	lsl.w	r1, r3, r1
   6:	6041      	str	r1, [r0, #4]
   8:	4770      	bx	lr

Disassembly of section .text.PWMC_DisableChannel:

00000000 <PWMC_DisableChannel>:
   0:	2301      	movs	r3, #1
   2:	fa03 f101 	lsl.w	r1, r3, r1
   6:	6081      	str	r1, [r0, #8]
   8:	4770      	bx	lr

Disassembly of section .text.PWMC_EnableChannelIt:

00000000 <PWMC_EnableChannelIt>:
   0:	2301      	movs	r3, #1
   2:	fa03 f101 	lsl.w	r1, r3, r1
   6:	6101      	str	r1, [r0, #16]
   8:	4770      	bx	lr

Disassembly of section .text.PWMC_DisableChannelIt:

00000000 <PWMC_DisableChannelIt>:
   0:	2301      	movs	r3, #1
   2:	fa03 f101 	lsl.w	r1, r3, r1
   6:	6141      	str	r1, [r0, #20]
   8:	4770      	bx	lr

Disassembly of section .text.PWMC_EnableIt:

00000000 <PWMC_EnableIt>:
   0:	6101      	str	r1, [r0, #16]
   2:	6342      	str	r2, [r0, #52]	; 0x34
   4:	4770      	bx	lr

Disassembly of section .text.PWMC_DisableIt:

00000000 <PWMC_DisableIt>:
   0:	6141      	str	r1, [r0, #20]
   2:	6382      	str	r2, [r0, #56]	; 0x38
   4:	4770      	bx	lr

Disassembly of section .text.PWMC_WriteBuffer:

00000000 <PWMC_WriteBuffer>:
   0:	f8d0 310c 	ldr.w	r3, [r0, #268]	; 0x10c
   4:	b943      	cbnz	r3, 18 <PWMC_WriteBuffer+0x18>
   6:	f44f 7380 	mov.w	r3, #256	; 0x100
   a:	f8c0 1108 	str.w	r1, [r0, #264]	; 0x108
   e:	f8c0 210c 	str.w	r2, [r0, #268]	; 0x10c
  12:	f8c0 3120 	str.w	r3, [r0, #288]	; 0x120
  16:	e006      	b.n	26 <PWMC_WriteBuffer+0x26>
  18:	f8d0 311c 	ldr.w	r3, [r0, #284]	; 0x11c
  1c:	b92b      	cbnz	r3, 2a <PWMC_WriteBuffer+0x2a>
  1e:	f8c0 1118 	str.w	r1, [r0, #280]	; 0x118
  22:	f8c0 211c 	str.w	r2, [r0, #284]	; 0x11c
  26:	2001      	movs	r0, #1
  28:	4770      	bx	lr
  2a:	2000      	movs	r0, #0
  2c:	4770      	bx	lr

Disassembly of section .text.PWMC_SetOverrideValue:

00000000 <PWMC_SetOverrideValue>:
   0:	6441      	str	r1, [r0, #68]	; 0x44
   2:	4770      	bx	lr

Disassembly of section .text.PWMC_EnableOverrideOutput:

00000000 <PWMC_EnableOverrideOutput>:
   0:	b10a      	cbz	r2, 6 <PWMC_EnableOverrideOutput+0x6>
   2:	6541      	str	r1, [r0, #84]	; 0x54
   4:	4770      	bx	lr
   6:	64c1      	str	r1, [r0, #76]	; 0x4c
   8:	4770      	bx	lr

Disassembly of section .text.PWMC_DisableOverrideOutput:

00000000 <PWMC_DisableOverrideOutput>:
   0:	b10a      	cbz	r2, 6 <PWMC_DisableOverrideOutput+0x6>
   2:	6581      	str	r1, [r0, #88]	; 0x58
   4:	4770      	bx	lr
   6:	6501      	str	r1, [r0, #80]	; 0x50
   8:	4770      	bx	lr

Disassembly of section .text.PWMC_SetFaultMode:

00000000 <PWMC_SetFaultMode>:
   0:	65c1      	str	r1, [r0, #92]	; 0x5c
   2:	4770      	bx	lr

Disassembly of section .text.PWMC_FaultClear:

00000000 <PWMC_FaultClear>:
   0:	6641      	str	r1, [r0, #100]	; 0x64
   2:	4770      	bx	lr

Disassembly of section .text.PWMC_SetFaultProtectionValue:

00000000 <PWMC_SetFaultProtectionValue>:
   0:	6681      	str	r1, [r0, #104]	; 0x68
   2:	4770      	bx	lr

Disassembly of section .text.PWMC_EnableFaultProtection:

00000000 <PWMC_EnableFaultProtection>:
   0:	00c9      	lsls	r1, r1, #3
   2:	b510      	push	{r4, lr}
   4:	24ff      	movs	r4, #255	; 0xff
   6:	408c      	lsls	r4, r1
   8:	408a      	lsls	r2, r1
   a:	6ec3      	ldr	r3, [r0, #108]	; 0x6c
   c:	ea23 0304 	bic.w	r3, r3, r4
  10:	4313      	orrs	r3, r2
  12:	66c3      	str	r3, [r0, #108]	; 0x6c
  14:	bd10      	pop	{r4, pc}

Disassembly of section .text.PWMC_ConfigureComparisonUnit:

00000000 <PWMC_ConfigureComparisonUnit>:
   0:	2907      	cmp	r1, #7
   2:	b510      	push	{r4, lr}
   4:	d906      	bls.n	14 <PWMC_ConfigureComparisonUnit+0x14>
   6:	480d      	ldr	r0, [pc, #52]	; (3c <PWMC_ConfigureComparisonUnit+0x3c>)
   8:	f240 214d 	movw	r1, #589	; 0x24d
   c:	4a0c      	ldr	r2, [pc, #48]	; (40 <PWMC_ConfigureComparisonUnit+0x40>)
   e:	4b0d      	ldr	r3, [pc, #52]	; (44 <PWMC_ConfigureComparisonUnit+0x44>)
  10:	4c0d      	ldr	r4, [pc, #52]	; (48 <PWMC_ConfigureComparisonUnit+0x48>)
  12:	47a0      	blx	r4
  14:	68c4      	ldr	r4, [r0, #12]
  16:	f014 0f01 	tst.w	r4, #1
  1a:	ea4f 1401 	mov.w	r4, r1, lsl #4
  1e:	4404      	add	r4, r0
  20:	f101 0113 	add.w	r1, r1, #19
  24:	d104      	bne.n	30 <PWMC_ConfigureComparisonUnit+0x30>
  26:	0109      	lsls	r1, r1, #4
  28:	f8c4 3138 	str.w	r3, [r4, #312]	; 0x138
  2c:	5042      	str	r2, [r0, r1]
  2e:	bd10      	pop	{r4, pc}
  30:	eb00 1101 	add.w	r1, r0, r1, lsl #4
  34:	f8c4 313c 	str.w	r3, [r4, #316]	; 0x13c
  38:	604a      	str	r2, [r1, #4]
  3a:	bd10      	pop	{r4, pc}
	...
  44:	000001c0 	.word	0x000001c0
  48:	00000000 	.word	0x00000000

Disassembly of section .text.PWMC_ConfigureEventLineMode:

00000000 <PWMC_ConfigureEventLineMode>:
   0:	2901      	cmp	r1, #1
   2:	b510      	push	{r4, lr}
   4:	d906      	bls.n	14 <PWMC_ConfigureEventLineMode+0x14>
   6:	4806      	ldr	r0, [pc, #24]	; (20 <PWMC_ConfigureEventLineMode+0x20>)
   8:	f240 2163 	movw	r1, #611	; 0x263
   c:	4a05      	ldr	r2, [pc, #20]	; (24 <PWMC_ConfigureEventLineMode+0x24>)
   e:	4b06      	ldr	r3, [pc, #24]	; (28 <PWMC_ConfigureEventLineMode+0x28>)
  10:	4c06      	ldr	r4, [pc, #24]	; (2c <PWMC_ConfigureEventLineMode+0x2c>)
  12:	47a0      	blx	r4
  14:	b909      	cbnz	r1, 1a <PWMC_ConfigureEventLineMode+0x1a>
  16:	67c2      	str	r2, [r0, #124]	; 0x7c
  18:	bd10      	pop	{r4, pc}
  1a:	f8c0 2080 	str.w	r2, [r0, #128]	; 0x80
  1e:	bd10      	pop	{r4, pc}
	...
  28:	000001c6 	.word	0x000001c6
  2c:	00000000 	.word	0x00000000

rstc.o:     file format elf32-littlearm


Disassembly of section .text.rstc_set_external_reset:

00000000 <rstc_set_external_reset>:
   0:	6883      	ldr	r3, [r0, #8]
   2:	0209      	lsls	r1, r1, #8
   4:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
   8:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
   c:	f043 4325 	orr.w	r3, r3, #2768240640	; 0xa5000000
  10:	f401 6170 	and.w	r1, r1, #3840	; 0xf00
  14:	430b      	orrs	r3, r1
  16:	6083      	str	r3, [r0, #8]
  18:	4770      	bx	lr

Disassembly of section .text.rstc_enable_user_reset:

00000000 <rstc_enable_user_reset>:
   0:	6883      	ldr	r3, [r0, #8]
   2:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
   6:	f043 4325 	orr.w	r3, r3, #2768240640	; 0xa5000000
   a:	f043 0301 	orr.w	r3, r3, #1
   e:	6083      	str	r3, [r0, #8]
  10:	4770      	bx	lr

Disassembly of section .text.rstc_disable_user_reset:

00000000 <rstc_disable_user_reset>:
   0:	6883      	ldr	r3, [r0, #8]
   2:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
   6:	f023 0301 	bic.w	r3, r3, #1
   a:	f043 4325 	orr.w	r3, r3, #2768240640	; 0xa5000000
   e:	6083      	str	r3, [r0, #8]
  10:	4770      	bx	lr

Disassembly of section .text.rstc_enable_user_reset_interrupt:

00000000 <rstc_enable_user_reset_interrupt>:
   0:	6883      	ldr	r3, [r0, #8]
   2:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
   6:	f043 4325 	orr.w	r3, r3, #2768240640	; 0xa5000000
   a:	f043 0310 	orr.w	r3, r3, #16
   e:	6083      	str	r3, [r0, #8]
  10:	4770      	bx	lr

Disassembly of section .text.rstc_disable_user_reset_interrupt:

00000000 <rstc_disable_user_reset_interrupt>:
   0:	6883      	ldr	r3, [r0, #8]
   2:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
   6:	f023 0310 	bic.w	r3, r3, #16
   a:	f043 4325 	orr.w	r3, r3, #2768240640	; 0xa5000000
   e:	6083      	str	r3, [r0, #8]
  10:	4770      	bx	lr

Disassembly of section .text.rstc_start_software_reset:

00000000 <rstc_start_software_reset>:
   0:	4b01      	ldr	r3, [pc, #4]	; (8 <rstc_set_external_reset+0x8>)
   2:	6003      	str	r3, [r0, #0]
   4:	4770      	bx	lr
   6:	bf00      	nop
   8:	a5000005 	.word	0xa5000005

Disassembly of section .text.rstc_reset_extern:

00000000 <rstc_reset_extern>:
   0:	4b01      	ldr	r3, [pc, #4]	; (8 <rstc_set_external_reset+0x8>)
   2:	6003      	str	r3, [r0, #0]
   4:	4770      	bx	lr
   6:	bf00      	nop
   8:	a5000008 	.word	0xa5000008

Disassembly of section .text.rstc_get_status:

00000000 <rstc_get_status>:
   0:	6840      	ldr	r0, [r0, #4]
   2:	4770      	bx	lr

Disassembly of section .text.rstc_get_reset_cause:

00000000 <rstc_get_reset_cause>:
   0:	6840      	ldr	r0, [r0, #4]
   2:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
   6:	4770      	bx	lr

rtc.o:     file format elf32-littlearm


Disassembly of section .text.RTC_SetHourMode:

00000000 <RTC_SetHourMode>:
   0:	f031 0301 	bics.w	r3, r1, #1
   4:	b510      	push	{r4, lr}
   6:	d005      	beq.n	14 <RTC_SetHourMode+0x14>
   8:	4803      	ldr	r0, [pc, #12]	; (18 <RTC_SetHourMode+0x18>)
   a:	2161      	movs	r1, #97	; 0x61
   c:	4a03      	ldr	r2, [pc, #12]	; (1c <RTC_SetHourMode+0x1c>)
   e:	4b04      	ldr	r3, [pc, #16]	; (20 <RTC_SetHourMode+0x20>)
  10:	4c04      	ldr	r4, [pc, #16]	; (24 <RTC_SetHourMode+0x24>)
  12:	47a0      	blx	r4
  14:	6041      	str	r1, [r0, #4]
  16:	bd10      	pop	{r4, pc}
	...
  20:	00000010 	.word	0x00000010
  24:	00000000 	.word	0x00000000

Disassembly of section .text.RTC_GetHourMode:

00000000 <RTC_GetHourMode>:
   0:	6840      	ldr	r0, [r0, #4]
   2:	f020 0001 	bic.w	r0, r0, #1
   6:	4770      	bx	lr

Disassembly of section .text.RTC_EnableIt:

00000000 <RTC_EnableIt>:
   0:	f031 031f 	bics.w	r3, r1, #31
   4:	b510      	push	{r4, lr}
   6:	d005      	beq.n	14 <RTC_EnableIt+0x14>
   8:	4803      	ldr	r0, [pc, #12]	; (18 <RTC_EnableIt+0x18>)
   a:	217c      	movs	r1, #124	; 0x7c
   c:	4a03      	ldr	r2, [pc, #12]	; (1c <RTC_EnableIt+0x1c>)
   e:	4b04      	ldr	r3, [pc, #16]	; (20 <RTC_EnableIt+0x20>)
  10:	4c04      	ldr	r4, [pc, #16]	; (24 <RTC_EnableIt+0x24>)
  12:	47a0      	blx	r4
  14:	6201      	str	r1, [r0, #32]
  16:	bd10      	pop	{r4, pc}
	...
  20:	0000002b 	.word	0x0000002b
  24:	00000000 	.word	0x00000000

Disassembly of section .text.RTC_DisableIt:

00000000 <RTC_DisableIt>:
   0:	f031 031f 	bics.w	r3, r1, #31
   4:	b510      	push	{r4, lr}
   6:	d005      	beq.n	14 <RTC_DisableIt+0x14>
   8:	4803      	ldr	r0, [pc, #12]	; (18 <RTC_DisableIt+0x18>)
   a:	2188      	movs	r1, #136	; 0x88
   c:	4a03      	ldr	r2, [pc, #12]	; (1c <RTC_DisableIt+0x1c>)
   e:	4b04      	ldr	r3, [pc, #16]	; (20 <RTC_DisableIt+0x20>)
  10:	4c04      	ldr	r4, [pc, #16]	; (24 <RTC_DisableIt+0x24>)
  12:	47a0      	blx	r4
  14:	6241      	str	r1, [r0, #36]	; 0x24
  16:	bd10      	pop	{r4, pc}
	...
  20:	0000002b 	.word	0x0000002b
  24:	00000000 	.word	0x00000000

Disassembly of section .text.RTC_SetTime:

00000000 <RTC_SetTime>:
   0:	b530      	push	{r4, r5, lr}
   2:	6844      	ldr	r4, [r0, #4]
   4:	07e4      	lsls	r4, r4, #31
   6:	d503      	bpl.n	10 <RTC_SetTime+0x10>
   8:	290c      	cmp	r1, #12
   a:	bf84      	itt	hi
   c:	390c      	subhi	r1, #12
   e:	b2c9      	uxtbhi	r1, r1
  10:	240a      	movs	r4, #10
  12:	fbb1 f5f4 	udiv	r5, r1, r4
  16:	fb04 1115 	mls	r1, r4, r5, r1
  1a:	ea41 1105 	orr.w	r1, r1, r5, lsl #4
  1e:	fbb2 f5f4 	udiv	r5, r2, r4
  22:	fb04 2215 	mls	r2, r4, r5, r2
  26:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
  2a:	fbb3 f5f4 	udiv	r5, r3, r4
  2e:	fb04 3415 	mls	r4, r4, r5, r3
  32:	ea44 1405 	orr.w	r4, r4, r5, lsl #4
  36:	b2d2      	uxtb	r2, r2
  38:	b2e4      	uxtb	r4, r4
  3a:	b2c9      	uxtb	r1, r1
  3c:	ea42 0304 	orr.w	r3, r2, r4
  40:	f021 053f 	bic.w	r5, r1, #63	; 0x3f
  44:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  48:	432b      	orrs	r3, r5
  4a:	d119      	bne.n	80 <RTC_SetTime+0x80>
  4c:	6803      	ldr	r3, [r0, #0]
  4e:	ea44 2402 	orr.w	r4, r4, r2, lsl #8
  52:	f043 0301 	orr.w	r3, r3, #1
  56:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
  5a:	6003      	str	r3, [r0, #0]
  5c:	6983      	ldr	r3, [r0, #24]
  5e:	07db      	lsls	r3, r3, #31
  60:	d5fc      	bpl.n	5c <RTC_SetTime+0x5c>
  62:	2301      	movs	r3, #1
  64:	61c3      	str	r3, [r0, #28]
  66:	6081      	str	r1, [r0, #8]
  68:	6803      	ldr	r3, [r0, #0]
  6a:	f023 0301 	bic.w	r3, r3, #1
  6e:	6003      	str	r3, [r0, #0]
  70:	69c3      	ldr	r3, [r0, #28]
  72:	f043 0304 	orr.w	r3, r3, #4
  76:	61c3      	str	r3, [r0, #28]
  78:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
  7a:	f000 0001 	and.w	r0, r0, #1
  7e:	bd30      	pop	{r4, r5, pc}
  80:	2001      	movs	r0, #1
  82:	bd30      	pop	{r4, r5, pc}

Disassembly of section .text.RTC_GetTime:

00000000 <RTC_GetTime>:
   0:	b530      	push	{r4, r5, lr}
   2:	6884      	ldr	r4, [r0, #8]
   4:	6885      	ldr	r5, [r0, #8]
   6:	42ac      	cmp	r4, r5
   8:	d1fb      	bne.n	2 <RTC_GetTime+0x2>
   a:	b161      	cbz	r1, 26 <RTC_GetTime+0x26>
   c:	f3c4 5501 	ubfx	r5, r4, #20, #2
  10:	eb05 0585 	add.w	r5, r5, r5, lsl #2
  14:	f3c4 4003 	ubfx	r0, r4, #16, #4
  18:	eb00 0045 	add.w	r0, r0, r5, lsl #1
  1c:	0265      	lsls	r5, r4, #9
  1e:	7008      	strb	r0, [r1, #0]
  20:	bf44      	itt	mi
  22:	300c      	addmi	r0, #12
  24:	7008      	strbmi	r0, [r1, #0]
  26:	b142      	cbz	r2, 3a <RTC_GetTime+0x3a>
  28:	f3c4 3102 	ubfx	r1, r4, #12, #3
  2c:	eb01 0181 	add.w	r1, r1, r1, lsl #2
  30:	f3c4 2003 	ubfx	r0, r4, #8, #4
  34:	eb00 0141 	add.w	r1, r0, r1, lsl #1
  38:	7011      	strb	r1, [r2, #0]
  3a:	b143      	cbz	r3, 4e <RTC_GetTime+0x4e>
  3c:	f3c4 1202 	ubfx	r2, r4, #4, #3
  40:	eb02 0282 	add.w	r2, r2, r2, lsl #2
  44:	f004 040f 	and.w	r4, r4, #15
  48:	eb04 0242 	add.w	r2, r4, r2, lsl #1
  4c:	701a      	strb	r2, [r3, #0]
  4e:	bd30      	pop	{r4, r5, pc}

Disassembly of section .text.RTC_SetTimeAlarm:

00000000 <RTC_SetTimeAlarm>:
   0:	b530      	push	{r4, r5, lr}
   2:	b159      	cbz	r1, 1c <RTC_SetTimeAlarm+0x1c>
   4:	780d      	ldrb	r5, [r1, #0]
   6:	210a      	movs	r1, #10
   8:	fbb5 f4f1 	udiv	r4, r5, r1
   c:	fb01 5114 	mls	r1, r1, r4, r5
  10:	b2c9      	uxtb	r1, r1
  12:	0409      	lsls	r1, r1, #16
  14:	ea41 5104 	orr.w	r1, r1, r4, lsl #20
  18:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
  1c:	b162      	cbz	r2, 38 <RTC_SetTimeAlarm+0x38>
  1e:	7815      	ldrb	r5, [r2, #0]
  20:	240a      	movs	r4, #10
  22:	fbb5 f2f4 	udiv	r2, r5, r4
  26:	fb04 5412 	mls	r4, r4, r2, r5
  2a:	b2e4      	uxtb	r4, r4
  2c:	0224      	lsls	r4, r4, #8
  2e:	ea44 3202 	orr.w	r2, r4, r2, lsl #12
  32:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
  36:	4311      	orrs	r1, r2
  38:	b15b      	cbz	r3, 52 <RTC_SetTimeAlarm+0x52>
  3a:	781c      	ldrb	r4, [r3, #0]
  3c:	220a      	movs	r2, #10
  3e:	fbb4 f3f2 	udiv	r3, r4, r2
  42:	fb02 4213 	mls	r2, r2, r3, r4
  46:	f062 027f 	orn	r2, r2, #127	; 0x7f
  4a:	b2d2      	uxtb	r2, r2
  4c:	ea42 1303 	orr.w	r3, r2, r3, lsl #4
  50:	4319      	orrs	r1, r3
  52:	6101      	str	r1, [r0, #16]
  54:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
  56:	f000 0004 	and.w	r0, r0, #4
  5a:	bd30      	pop	{r4, r5, pc}

Disassembly of section .text.RTC_GetDate:

00000000 <RTC_GetDate>:
   0:	b5f0      	push	{r4, r5, r6, r7, lr}
   2:	9d05      	ldr	r5, [sp, #20]
   4:	68c4      	ldr	r4, [r0, #12]
   6:	68c6      	ldr	r6, [r0, #12]
   8:	42b4      	cmp	r4, r6
   a:	d1fb      	bne.n	4 <RTC_GetDate+0x4>
   c:	b1c1      	cbz	r1, 40 <RTC_GetDate+0x40>
   e:	f004 060f 	and.w	r6, r4, #15
  12:	eb06 0686 	add.w	r6, r6, r6, lsl #2
  16:	f3c4 2003 	ubfx	r0, r4, #8, #4
  1a:	eb06 0686 	add.w	r6, r6, r6, lsl #2
  1e:	eb00 0686 	add.w	r6, r0, r6, lsl #2
  22:	f3c4 1002 	ubfx	r0, r4, #4, #3
  26:	ebc0 1740 	rsb	r7, r0, r0, lsl #5
  2a:	eb00 0087 	add.w	r0, r0, r7, lsl #2
  2e:	eb06 00c0 	add.w	r0, r6, r0, lsl #3
  32:	f3c4 3603 	ubfx	r6, r4, #12, #4
  36:	eb06 0686 	add.w	r6, r6, r6, lsl #2
  3a:	eb00 0646 	add.w	r6, r0, r6, lsl #1
  3e:	800e      	strh	r6, [r1, #0]
  40:	b142      	cbz	r2, 54 <RTC_GetDate+0x54>
  42:	f3c4 5100 	ubfx	r1, r4, #20, #1
  46:	0088      	lsls	r0, r1, #2
  48:	4401      	add	r1, r0
  4a:	f3c4 4003 	ubfx	r0, r4, #16, #4
  4e:	eb00 0141 	add.w	r1, r0, r1, lsl #1
  52:	7011      	strb	r1, [r2, #0]
  54:	b143      	cbz	r3, 68 <RTC_GetDate+0x68>
  56:	f3c4 7201 	ubfx	r2, r4, #28, #2
  5a:	eb02 0282 	add.w	r2, r2, r2, lsl #2
  5e:	f3c4 6103 	ubfx	r1, r4, #24, #4
  62:	eb01 0242 	add.w	r2, r1, r2, lsl #1
  66:	701a      	strb	r2, [r3, #0]
  68:	b115      	cbz	r5, 70 <RTC_GetDate+0x70>
  6a:	f3c4 5442 	ubfx	r4, r4, #21, #3
  6e:	702c      	strb	r4, [r5, #0]
  70:	bdf0      	pop	{r4, r5, r6, r7, pc}

Disassembly of section .text.RTC_SetDate:

00000000 <RTC_SetDate>:
   0:	b5f0      	push	{r4, r5, r6, r7, lr}
   2:	2764      	movs	r7, #100	; 0x64
   4:	240a      	movs	r4, #10
   6:	fbb1 f7f7 	udiv	r7, r1, r7
   a:	fbb7 fcf4 	udiv	ip, r7, r4
   e:	fb04 771c 	mls	r7, r4, ip, r7
  12:	f44f 757a 	mov.w	r5, #1000	; 0x3e8
  16:	fbb1 f5f5 	udiv	r5, r1, r5
  1a:	ea47 1505 	orr.w	r5, r7, r5, lsl #4
  1e:	fbb2 f7f4 	udiv	r7, r2, r4
  22:	fb04 2217 	mls	r2, r4, r7, r2
  26:	ea42 1207 	orr.w	r2, r2, r7, lsl #4
  2a:	fbb3 f7f4 	udiv	r7, r3, r4
  2e:	fb04 3317 	mls	r3, r4, r7, r3
  32:	f89d 6014 	ldrb.w	r6, [sp, #20]
  36:	ea43 1307 	orr.w	r3, r3, r7, lsl #4
  3a:	fbb6 f7f4 	udiv	r7, r6, r4
  3e:	fb04 6617 	mls	r6, r4, r7, r6
  42:	ea46 1607 	orr.w	r6, r6, r7, lsl #4
  46:	b2db      	uxtb	r3, r3
  48:	b2f6      	uxtb	r6, r6
  4a:	f026 0707 	bic.w	r7, r6, #7
  4e:	b2d2      	uxtb	r2, r2
  50:	f023 0c3f 	bic.w	ip, r3, #63	; 0x3f
  54:	ea4c 0c07 	orr.w	ip, ip, r7
  58:	b2ed      	uxtb	r5, r5
  5a:	f022 071f 	bic.w	r7, r2, #31
  5e:	ea4c 0c07 	orr.w	ip, ip, r7
  62:	f025 077f 	bic.w	r7, r5, #127	; 0x7f
  66:	ea5c 0707 	orrs.w	r7, ip, r7
  6a:	d128      	bne.n	be <RTC_SetDate+0xbe>
  6c:	0576      	lsls	r6, r6, #21
  6e:	ea46 6303 	orr.w	r3, r6, r3, lsl #24
  72:	431d      	orrs	r5, r3
  74:	fbb1 f3f4 	udiv	r3, r1, r4
  78:	ea45 4202 	orr.w	r2, r5, r2, lsl #16
  7c:	fbb3 f5f4 	udiv	r5, r3, r4
  80:	fb05 3514 	mls	r5, r5, r4, r3
  84:	fb04 1413 	mls	r4, r4, r3, r1
  88:	6803      	ldr	r3, [r0, #0]
  8a:	ea44 1105 	orr.w	r1, r4, r5, lsl #4
  8e:	b2c9      	uxtb	r1, r1
  90:	f043 0302 	orr.w	r3, r3, #2
  94:	ea42 2101 	orr.w	r1, r2, r1, lsl #8
  98:	6003      	str	r3, [r0, #0]
  9a:	6983      	ldr	r3, [r0, #24]
  9c:	07db      	lsls	r3, r3, #31
  9e:	d5fc      	bpl.n	9a <RTC_SetDate+0x9a>
  a0:	2301      	movs	r3, #1
  a2:	61c3      	str	r3, [r0, #28]
  a4:	60c1      	str	r1, [r0, #12]
  a6:	6803      	ldr	r3, [r0, #0]
  a8:	f023 0302 	bic.w	r3, r3, #2
  ac:	6003      	str	r3, [r0, #0]
  ae:	69c3      	ldr	r3, [r0, #28]
  b0:	f043 0304 	orr.w	r3, r3, #4
  b4:	61c3      	str	r3, [r0, #28]
  b6:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
  b8:	f000 0002 	and.w	r0, r0, #2
  bc:	bdf0      	pop	{r4, r5, r6, r7, pc}
  be:	2001      	movs	r0, #1
  c0:	bdf0      	pop	{r4, r5, r6, r7, pc}

Disassembly of section .text.RTC_SetDateAlarm:

00000000 <RTC_SetDateAlarm>:
   0:	b510      	push	{r4, lr}
   2:	b9a1      	cbnz	r1, 2e <RTC_SetDateAlarm+0x2e>
   4:	b18a      	cbz	r2, 2a <RTC_SetDateAlarm+0x2a>
   6:	b15a      	cbz	r2, 20 <RTC_SetDateAlarm+0x20>
   8:	7814      	ldrb	r4, [r2, #0]
   a:	220a      	movs	r2, #10
   c:	fbb4 f3f2 	udiv	r3, r4, r2
  10:	fb02 4213 	mls	r2, r2, r3, r4
  14:	0612      	lsls	r2, r2, #24
  16:	ea42 7303 	orr.w	r3, r2, r3, lsl #28
  1a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  1e:	4319      	orrs	r1, r3
  20:	6141      	str	r1, [r0, #20]
  22:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
  24:	f000 0008 	and.w	r0, r0, #8
  28:	bd10      	pop	{r4, pc}
  2a:	4907      	ldr	r1, [pc, #28]	; (48 <RTC_SetDateAlarm+0x48>)
  2c:	e7f8      	b.n	20 <RTC_SetDateAlarm+0x20>
  2e:	780c      	ldrb	r4, [r1, #0]
  30:	210a      	movs	r1, #10
  32:	fbb4 f3f1 	udiv	r3, r4, r1
  36:	fb01 4113 	mls	r1, r1, r3, r4
  3a:	b2c9      	uxtb	r1, r1
  3c:	0409      	lsls	r1, r1, #16
  3e:	ea41 5103 	orr.w	r1, r1, r3, lsl #20
  42:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
  46:	e7de      	b.n	6 <RTC_SetDateAlarm+0x6>
  48:	01010000 	.word	0x01010000

Disassembly of section .text.RTC_ClearSCCR:

00000000 <RTC_ClearSCCR>:
   0:	f001 011f 	and.w	r1, r1, #31
   4:	61c1      	str	r1, [r0, #28]
   6:	4770      	bx	lr

Disassembly of section .text.RTC_GetSR:

00000000 <RTC_GetSR>:
   0:	6980      	ldr	r0, [r0, #24]
   2:	4008      	ands	r0, r1
   4:	4770      	bx	lr

rtt.o:     file format elf32-littlearm


Disassembly of section .text.RTT_SetPrescaler:

00000000 <RTT_SetPrescaler>:
   0:	f441 2180 	orr.w	r1, r1, #262144	; 0x40000
   4:	6001      	str	r1, [r0, #0]
   6:	4770      	bx	lr

Disassembly of section .text.RTT_GetTime:

00000000 <RTT_GetTime>:
   0:	6880      	ldr	r0, [r0, #8]
   2:	4770      	bx	lr

Disassembly of section .text.RTT_EnableIT:

00000000 <RTT_EnableIT>:
   0:	f021 437f 	bic.w	r3, r1, #4278190080	; 0xff000000
   4:	f423 037b 	bic.w	r3, r3, #16449536	; 0xfb0000
   8:	b510      	push	{r4, lr}
   a:	b12b      	cbz	r3, 18 <RTT_EnableIT+0x18>
   c:	4804      	ldr	r0, [pc, #16]	; (20 <RTT_EnableIT+0x20>)
   e:	216b      	movs	r1, #107	; 0x6b
  10:	4a04      	ldr	r2, [pc, #16]	; (24 <RTT_EnableIT+0x24>)
  12:	4b05      	ldr	r3, [pc, #20]	; (28 <RTT_EnableIT+0x28>)
  14:	4c05      	ldr	r4, [pc, #20]	; (2c <RTT_EnableIT+0x2c>)
  16:	47a0      	blx	r4
  18:	6803      	ldr	r3, [r0, #0]
  1a:	4319      	orrs	r1, r3
  1c:	6001      	str	r1, [r0, #0]
  1e:	bd10      	pop	{r4, pc}
	...
  28:	00000010 	.word	0x00000010
  2c:	00000000 	.word	0x00000000

Disassembly of section .text.RTT_GetStatus:

00000000 <RTT_GetStatus>:
   0:	68c0      	ldr	r0, [r0, #12]
   2:	4770      	bx	lr

Disassembly of section .text.RTT_SetAlarm:

00000000 <RTT_SetAlarm>:
   0:	b510      	push	{r4, lr}
   2:	b929      	cbnz	r1, 10 <RTT_SetAlarm+0x10>
   4:	4804      	ldr	r0, [pc, #16]	; (18 <RTT_SetAlarm+0x18>)
   6:	2181      	movs	r1, #129	; 0x81
   8:	4a04      	ldr	r2, [pc, #16]	; (1c <RTT_SetAlarm+0x1c>)
   a:	4b05      	ldr	r3, [pc, #20]	; (20 <RTT_SetAlarm+0x20>)
   c:	4c05      	ldr	r4, [pc, #20]	; (24 <RTT_SetAlarm+0x24>)
   e:	47a0      	blx	r4
  10:	3901      	subs	r1, #1
  12:	6041      	str	r1, [r0, #4]
  14:	bd10      	pop	{r4, pc}
  16:	bf00      	nop
	...
  20:	0000002c 	.word	0x0000002c
  24:	00000000 	.word	0x00000000

spi.o:     file format elf32-littlearm


Disassembly of section .text.SPI_Enable:

00000000 <SPI_Enable>:
   0:	2301      	movs	r3, #1
   2:	6003      	str	r3, [r0, #0]
   4:	4770      	bx	lr

Disassembly of section .text.SPI_Disable:

00000000 <SPI_Disable>:
   0:	2302      	movs	r3, #2
   2:	6003      	str	r3, [r0, #0]
   4:	4770      	bx	lr

Disassembly of section .text.SPI_EnableIt:

00000000 <SPI_EnableIt>:
   0:	6141      	str	r1, [r0, #20]
   2:	4770      	bx	lr

Disassembly of section .text.SPI_DisableIt:

00000000 <SPI_DisableIt>:
   0:	6181      	str	r1, [r0, #24]
   2:	4770      	bx	lr

Disassembly of section .text.SPI_Configure:

00000000 <SPI_Configure>:
   0:	b538      	push	{r3, r4, r5, lr}
   2:	4604      	mov	r4, r0
   4:	4b05      	ldr	r3, [pc, #20]	; (1c <SPI_Configure+0x1c>)
   6:	4608      	mov	r0, r1
   8:	4615      	mov	r5, r2
   a:	4798      	blx	r3
   c:	2302      	movs	r3, #2
   e:	6023      	str	r3, [r4, #0]
  10:	2380      	movs	r3, #128	; 0x80
  12:	6023      	str	r3, [r4, #0]
  14:	6023      	str	r3, [r4, #0]
  16:	6065      	str	r5, [r4, #4]
  18:	bd38      	pop	{r3, r4, r5, pc}
  1a:	bf00      	nop
  1c:	00000000 	.word	0x00000000

Disassembly of section .text.SPI_ConfigureNPCS:

00000000 <SPI_ConfigureNPCS>:
   0:	310c      	adds	r1, #12
   2:	f840 2021 	str.w	r2, [r0, r1, lsl #2]
   6:	4770      	bx	lr

Disassembly of section .text.SPI_GetStatus:

00000000 <SPI_GetStatus>:
   0:	6900      	ldr	r0, [r0, #16]
   2:	4770      	bx	lr

Disassembly of section .text.SPI_Read:

00000000 <SPI_Read>:
   0:	6903      	ldr	r3, [r0, #16]
   2:	07db      	lsls	r3, r3, #31
   4:	d5fc      	bpl.n	0 <SPI_Read>
   6:	6880      	ldr	r0, [r0, #8]
   8:	b280      	uxth	r0, r0
   a:	4770      	bx	lr

Disassembly of section .text.SPI_Write:

00000000 <SPI_Write>:
   0:	6903      	ldr	r3, [r0, #16]
   2:	059b      	lsls	r3, r3, #22
   4:	d5fc      	bpl.n	0 <SPI_Write>
   6:	2301      	movs	r3, #1
   8:	fa03 f101 	lsl.w	r1, r3, r1
   c:	43c9      	mvns	r1, r1
   e:	f001 010f 	and.w	r1, r1, #15
  12:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
  16:	60c2      	str	r2, [r0, #12]
  18:	6903      	ldr	r3, [r0, #16]
  1a:	079b      	lsls	r3, r3, #30
  1c:	d5fc      	bpl.n	18 <SPI_Write+0x18>
  1e:	4770      	bx	lr

Disassembly of section .text.SPI_IsFinished:

00000000 <SPI_IsFinished>:
   0:	6900      	ldr	r0, [r0, #16]
   2:	f3c0 2040 	ubfx	r0, r0, #9, #1
   6:	4770      	bx	lr

Disassembly of section .text.SPI_PdcEnableTx:

00000000 <SPI_PdcEnableTx>:
   0:	f44f 7380 	mov.w	r3, #256	; 0x100
   4:	f8c0 3120 	str.w	r3, [r0, #288]	; 0x120
   8:	4770      	bx	lr

Disassembly of section .text.SPI_PdcDisableTx:

00000000 <SPI_PdcDisableTx>:
   0:	f44f 7300 	mov.w	r3, #512	; 0x200
   4:	f8c0 3120 	str.w	r3, [r0, #288]	; 0x120
   8:	4770      	bx	lr

Disassembly of section .text.SPI_PdcEnableRx:

00000000 <SPI_PdcEnableRx>:
   0:	2301      	movs	r3, #1
   2:	f8c0 3120 	str.w	r3, [r0, #288]	; 0x120
   6:	4770      	bx	lr

Disassembly of section .text.SPI_PdcDisableRx:

00000000 <SPI_PdcDisableRx>:
   0:	2302      	movs	r3, #2
   2:	f8c0 3120 	str.w	r3, [r0, #288]	; 0x120
   6:	4770      	bx	lr

Disassembly of section .text.SPI_PdcSetTx:

00000000 <SPI_PdcSetTx>:
   0:	f8c0 1108 	str.w	r1, [r0, #264]	; 0x108
   4:	f8c0 210c 	str.w	r2, [r0, #268]	; 0x10c
   8:	f8c0 3118 	str.w	r3, [r0, #280]	; 0x118
   c:	9b00      	ldr	r3, [sp, #0]
   e:	f8c0 311c 	str.w	r3, [r0, #284]	; 0x11c
  12:	4770      	bx	lr

Disassembly of section .text.SPI_PdcSetRx:

00000000 <SPI_PdcSetRx>:
   0:	f8c0 1100 	str.w	r1, [r0, #256]	; 0x100
   4:	f8c0 2104 	str.w	r2, [r0, #260]	; 0x104
   8:	f8c0 3110 	str.w	r3, [r0, #272]	; 0x110
   c:	9b00      	ldr	r3, [sp, #0]
   e:	f8c0 3114 	str.w	r3, [r0, #276]	; 0x114
  12:	4770      	bx	lr

Disassembly of section .text.SPI_WriteBuffer:

00000000 <SPI_WriteBuffer>:
   0:	f8d0 310c 	ldr.w	r3, [r0, #268]	; 0x10c
   4:	b943      	cbnz	r3, 18 <SPI_WriteBuffer+0x18>
   6:	f44f 7380 	mov.w	r3, #256	; 0x100
   a:	f8c0 1108 	str.w	r1, [r0, #264]	; 0x108
   e:	f8c0 210c 	str.w	r2, [r0, #268]	; 0x10c
  12:	f8c0 3120 	str.w	r3, [r0, #288]	; 0x120
  16:	e006      	b.n	26 <SPI_WriteBuffer+0x26>
  18:	f8d0 311c 	ldr.w	r3, [r0, #284]	; 0x11c
  1c:	b92b      	cbnz	r3, 2a <SPI_WriteBuffer+0x2a>
  1e:	f8c0 1118 	str.w	r1, [r0, #280]	; 0x118
  22:	f8c0 211c 	str.w	r2, [r0, #284]	; 0x11c
  26:	2001      	movs	r0, #1
  28:	4770      	bx	lr
  2a:	2000      	movs	r0, #0
  2c:	4770      	bx	lr

Disassembly of section .text.SPI_ReadBuffer:

00000000 <SPI_ReadBuffer>:
   0:	f8d0 3104 	ldr.w	r3, [r0, #260]	; 0x104
   4:	b93b      	cbnz	r3, 16 <SPI_ReadBuffer+0x16>
   6:	2301      	movs	r3, #1
   8:	f8c0 1100 	str.w	r1, [r0, #256]	; 0x100
   c:	f8c0 2104 	str.w	r2, [r0, #260]	; 0x104
  10:	f8c0 3120 	str.w	r3, [r0, #288]	; 0x120
  14:	e006      	b.n	24 <SPI_ReadBuffer+0x24>
  16:	f8d0 3114 	ldr.w	r3, [r0, #276]	; 0x114
  1a:	b92b      	cbnz	r3, 28 <SPI_ReadBuffer+0x28>
  1c:	f8c0 1110 	str.w	r1, [r0, #272]	; 0x110
  20:	f8c0 2114 	str.w	r2, [r0, #276]	; 0x114
  24:	2001      	movs	r0, #1
  26:	4770      	bx	lr
  28:	2000      	movs	r0, #0
  2a:	4770      	bx	lr

ssc.o:     file format elf32-littlearm


Disassembly of section .text.ssc_set_clock_divider:

00000000 <ssc_set_clock_divider>:
   0:	b142      	cbz	r2, 14 <ssc_set_clock_divider+0x14>
   2:	b139      	cbz	r1, 14 <ssc_set_clock_divider+0x14>
   4:	440a      	add	r2, r1
   6:	fbb2 f1f1 	udiv	r1, r2, r1
   a:	f3c1 014b 	ubfx	r1, r1, #1, #12
   e:	6041      	str	r1, [r0, #4]
  10:	2000      	movs	r0, #0
  12:	4770      	bx	lr
  14:	2001      	movs	r0, #1
  16:	4770      	bx	lr

Disassembly of section .text.ssc_reset:

00000000 <ssc_reset>:
   0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
   4:	6003      	str	r3, [r0, #0]
   6:	2300      	movs	r3, #0
   8:	6043      	str	r3, [r0, #4]
   a:	6103      	str	r3, [r0, #16]
   c:	6143      	str	r3, [r0, #20]
   e:	6183      	str	r3, [r0, #24]
  10:	61c3      	str	r3, [r0, #28]
  12:	4770      	bx	lr

Disassembly of section .text.ssc_enable_rx:

00000000 <ssc_enable_rx>:
   0:	2301      	movs	r3, #1
   2:	6003      	str	r3, [r0, #0]
   4:	4770      	bx	lr

Disassembly of section .text.ssc_disable_rx:

00000000 <ssc_disable_rx>:
   0:	2302      	movs	r3, #2
   2:	6003      	str	r3, [r0, #0]
   4:	4770      	bx	lr

Disassembly of section .text.ssc_enable_tx:

00000000 <ssc_enable_tx>:
   0:	f44f 7380 	mov.w	r3, #256	; 0x100
   4:	6003      	str	r3, [r0, #0]
   6:	4770      	bx	lr

Disassembly of section .text.ssc_disable_tx:

00000000 <ssc_disable_tx>:
   0:	f44f 7300 	mov.w	r3, #512	; 0x200
   4:	6003      	str	r3, [r0, #0]
   6:	4770      	bx	lr

Disassembly of section .text.ssc_set_normal_mode:

00000000 <ssc_set_normal_mode>:
   0:	6943      	ldr	r3, [r0, #20]
   2:	f023 0320 	bic.w	r3, r3, #32
   6:	6143      	str	r3, [r0, #20]
   8:	4770      	bx	lr

Disassembly of section .text.ssc_set_loop_mode:

00000000 <ssc_set_loop_mode>:
   0:	6943      	ldr	r3, [r0, #20]
   2:	f043 0320 	orr.w	r3, r3, #32
   6:	6143      	str	r3, [r0, #20]
   8:	4770      	bx	lr

Disassembly of section .text.ssc_set_rx_stop_selection:

00000000 <ssc_set_rx_stop_selection>:
   0:	2901      	cmp	r1, #1
   2:	d103      	bne.n	c <ssc_set_rx_stop_selection+0xc>
   4:	6903      	ldr	r3, [r0, #16]
   6:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
   a:	e003      	b.n	14 <ssc_set_rx_stop_selection+0x14>
   c:	b919      	cbnz	r1, 16 <ssc_set_rx_stop_selection+0x16>
   e:	6903      	ldr	r3, [r0, #16]
  10:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  14:	6103      	str	r3, [r0, #16]
  16:	4770      	bx	lr

Disassembly of section .text.ssc_set_td_default_level:

00000000 <ssc_set_td_default_level>:
   0:	69c3      	ldr	r3, [r0, #28]
   2:	b111      	cbz	r1, a <ssc_set_td_default_level+0xa>
   4:	f043 0320 	orr.w	r3, r3, #32
   8:	e001      	b.n	e <ssc_set_td_default_level+0xe>
   a:	f023 0320 	bic.w	r3, r3, #32
   e:	61c3      	str	r3, [r0, #28]
  10:	4770      	bx	lr

Disassembly of section .text.ssc_enable_tx_frame_sync_data:

00000000 <ssc_enable_tx_frame_sync_data>:
   0:	69c3      	ldr	r3, [r0, #28]
   2:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
   6:	61c3      	str	r3, [r0, #28]
   8:	4770      	bx	lr

Disassembly of section .text.ssc_disable_tx_frame_sync_data:

00000000 <ssc_disable_tx_frame_sync_data>:
   0:	69c3      	ldr	r3, [r0, #28]
   2:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
   6:	61c3      	str	r3, [r0, #28]
   8:	4770      	bx	lr

Disassembly of section .text.ssc_set_receiver:

00000000 <ssc_set_receiver>:
   0:	b510      	push	{r4, lr}
   2:	b909      	cbnz	r1, 8 <ssc_set_receiver+0x8>
   4:	6101      	str	r1, [r0, #16]
   6:	e013      	b.n	30 <ssc_set_receiver+0x30>
   8:	680b      	ldr	r3, [r1, #0]
   a:	6904      	ldr	r4, [r0, #16]
   c:	431c      	orrs	r4, r3
   e:	684b      	ldr	r3, [r1, #4]
  10:	431c      	orrs	r4, r3
  12:	688b      	ldr	r3, [r1, #8]
  14:	431c      	orrs	r4, r3
  16:	68cb      	ldr	r3, [r1, #12]
  18:	431c      	orrs	r4, r3
  1a:	698b      	ldr	r3, [r1, #24]
  1c:	431c      	orrs	r4, r3
  1e:	690b      	ldr	r3, [r1, #16]
  20:	6949      	ldr	r1, [r1, #20]
  22:	ea44 6303 	orr.w	r3, r4, r3, lsl #24
  26:	0409      	lsls	r1, r1, #16
  28:	f401 017f 	and.w	r1, r1, #16711680	; 0xff0000
  2c:	430b      	orrs	r3, r1
  2e:	6103      	str	r3, [r0, #16]
  30:	b90a      	cbnz	r2, 36 <ssc_set_receiver+0x36>
  32:	6142      	str	r2, [r0, #20]
  34:	bd10      	pop	{r4, pc}
  36:	6853      	ldr	r3, [r2, #4]
  38:	6941      	ldr	r1, [r0, #20]
  3a:	4319      	orrs	r1, r3
  3c:	6953      	ldr	r3, [r2, #20]
  3e:	4319      	orrs	r1, r3
  40:	6993      	ldr	r3, [r2, #24]
  42:	430b      	orrs	r3, r1
  44:	6811      	ldr	r1, [r2, #0]
  46:	f001 011f 	and.w	r1, r1, #31
  4a:	4319      	orrs	r1, r3
  4c:	6913      	ldr	r3, [r2, #16]
  4e:	ea41 7103 	orr.w	r1, r1, r3, lsl #28
  52:	6893      	ldr	r3, [r2, #8]
  54:	68d2      	ldr	r2, [r2, #12]
  56:	021b      	lsls	r3, r3, #8
  58:	f403 6470 	and.w	r4, r3, #3840	; 0xf00
  5c:	0412      	lsls	r2, r2, #16
  5e:	ea41 0304 	orr.w	r3, r1, r4
  62:	f402 2270 	and.w	r2, r2, #983040	; 0xf0000
  66:	4313      	orrs	r3, r2
  68:	6143      	str	r3, [r0, #20]
  6a:	bd10      	pop	{r4, pc}

Disassembly of section .text.ssc_i2s_set_receiver:

00000000 <ssc_i2s_set_receiver>:
   0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   4:	b08f      	sub	sp, #60	; 0x3c
   6:	4f21      	ldr	r7, [pc, #132]	; (8c <ssc_i2s_set_receiver+0x8c>)
   8:	4681      	mov	r9, r0
   a:	460e      	mov	r6, r1
   c:	4690      	mov	r8, r2
   e:	2100      	movs	r1, #0
  10:	221c      	movs	r2, #28
  12:	4668      	mov	r0, sp
  14:	461c      	mov	r4, r3
  16:	9d16      	ldr	r5, [sp, #88]	; 0x58
  18:	47b8      	blx	r7
  1a:	a807      	add	r0, sp, #28
  1c:	2100      	movs	r1, #0
  1e:	221c      	movs	r2, #28
  20:	47b8      	blx	r7
  22:	2c02      	cmp	r4, #2
  24:	d006      	beq.n	34 <ssc_i2s_set_receiver+0x34>
  26:	2c03      	cmp	r4, #3
  28:	d007      	beq.n	3a <ssc_i2s_set_receiver+0x3a>
  2a:	2c01      	cmp	r4, #1
  2c:	d108      	bne.n	40 <ssc_i2s_set_receiver+0x40>
  2e:	f44f 6380 	mov.w	r3, #1024	; 0x400
  32:	e004      	b.n	3e <ssc_i2s_set_receiver+0x3e>
  34:	f44f 63a0 	mov.w	r3, #1280	; 0x500
  38:	e001      	b.n	3e <ssc_i2s_set_receiver+0x3e>
  3a:	f44f 63e0 	mov.w	r3, #1792	; 0x700
  3e:	9306      	str	r3, [sp, #24]
  40:	07b2      	lsls	r2, r6, #30
  42:	d511      	bpl.n	68 <ssc_i2s_set_receiver+0x68>
  44:	2c03      	cmp	r4, #3
  46:	bf04      	itt	eq
  48:	2301      	moveq	r3, #1
  4a:	9309      	streq	r3, [sp, #36]	; 0x24
  4c:	2304      	movs	r3, #4
  4e:	9301      	str	r3, [sp, #4]
  50:	2301      	movs	r3, #1
  52:	9305      	str	r3, [sp, #20]
  54:	1e6b      	subs	r3, r5, #1
  56:	9304      	str	r3, [sp, #16]
  58:	9307      	str	r3, [sp, #28]
  5a:	2280      	movs	r2, #128	; 0x80
  5c:	930a      	str	r3, [sp, #40]	; 0x28
  5e:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
  62:	9208      	str	r2, [sp, #32]
  64:	930c      	str	r3, [sp, #48]	; 0x30
  66:	e009      	b.n	7c <ssc_i2s_set_receiver+0x7c>
  68:	0733      	lsls	r3, r6, #28
  6a:	d507      	bpl.n	7c <ssc_i2s_set_receiver+0x7c>
  6c:	2301      	movs	r3, #1
  6e:	9305      	str	r3, [sp, #20]
  70:	3d01      	subs	r5, #1
  72:	2380      	movs	r3, #128	; 0x80
  74:	f8cd 8000 	str.w	r8, [sp]
  78:	9507      	str	r5, [sp, #28]
  7a:	9308      	str	r3, [sp, #32]
  7c:	4648      	mov	r0, r9
  7e:	4669      	mov	r1, sp
  80:	aa07      	add	r2, sp, #28
  82:	4b03      	ldr	r3, [pc, #12]	; (90 <ssc_i2s_set_receiver+0x90>)
  84:	4798      	blx	r3
  86:	b00f      	add	sp, #60	; 0x3c
  88:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	...

Disassembly of section .text.ssc_set_transmitter:

00000000 <ssc_set_transmitter>:
   0:	b510      	push	{r4, lr}
   2:	b909      	cbnz	r1, 8 <ssc_set_transmitter+0x8>
   4:	6181      	str	r1, [r0, #24]
   6:	e013      	b.n	30 <ssc_set_transmitter+0x30>
   8:	680b      	ldr	r3, [r1, #0]
   a:	6984      	ldr	r4, [r0, #24]
   c:	431c      	orrs	r4, r3
   e:	684b      	ldr	r3, [r1, #4]
  10:	431c      	orrs	r4, r3
  12:	688b      	ldr	r3, [r1, #8]
  14:	431c      	orrs	r4, r3
  16:	68cb      	ldr	r3, [r1, #12]
  18:	431c      	orrs	r4, r3
  1a:	698b      	ldr	r3, [r1, #24]
  1c:	431c      	orrs	r4, r3
  1e:	690b      	ldr	r3, [r1, #16]
  20:	6949      	ldr	r1, [r1, #20]
  22:	ea44 6303 	orr.w	r3, r4, r3, lsl #24
  26:	0409      	lsls	r1, r1, #16
  28:	f401 017f 	and.w	r1, r1, #16711680	; 0xff0000
  2c:	430b      	orrs	r3, r1
  2e:	6183      	str	r3, [r0, #24]
  30:	b90a      	cbnz	r2, 36 <ssc_set_transmitter+0x36>
  32:	61c2      	str	r2, [r0, #28]
  34:	bd10      	pop	{r4, pc}
  36:	6853      	ldr	r3, [r2, #4]
  38:	69c1      	ldr	r1, [r0, #28]
  3a:	4319      	orrs	r1, r3
  3c:	6953      	ldr	r3, [r2, #20]
  3e:	4319      	orrs	r1, r3
  40:	6993      	ldr	r3, [r2, #24]
  42:	430b      	orrs	r3, r1
  44:	6811      	ldr	r1, [r2, #0]
  46:	f001 011f 	and.w	r1, r1, #31
  4a:	4319      	orrs	r1, r3
  4c:	6913      	ldr	r3, [r2, #16]
  4e:	ea41 7103 	orr.w	r1, r1, r3, lsl #28
  52:	6893      	ldr	r3, [r2, #8]
  54:	68d2      	ldr	r2, [r2, #12]
  56:	021b      	lsls	r3, r3, #8
  58:	f403 6470 	and.w	r4, r3, #3840	; 0xf00
  5c:	0412      	lsls	r2, r2, #16
  5e:	ea41 0304 	orr.w	r3, r1, r4
  62:	f402 2270 	and.w	r2, r2, #983040	; 0xf0000
  66:	4313      	orrs	r3, r2
  68:	61c3      	str	r3, [r0, #28]
  6a:	bd10      	pop	{r4, pc}

Disassembly of section .text.ssc_i2s_set_transmitter:

00000000 <ssc_i2s_set_transmitter>:
   0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   4:	b08f      	sub	sp, #60	; 0x3c
   6:	f8df 8094 	ldr.w	r8, [pc, #148]	; 9c <ssc_i2s_set_transmitter+0x9c>
   a:	4605      	mov	r5, r0
   c:	460f      	mov	r7, r1
   e:	4691      	mov	r9, r2
  10:	2100      	movs	r1, #0
  12:	221c      	movs	r2, #28
  14:	4668      	mov	r0, sp
  16:	461c      	mov	r4, r3
  18:	9e16      	ldr	r6, [sp, #88]	; 0x58
  1a:	47c0      	blx	r8
  1c:	a807      	add	r0, sp, #28
  1e:	2100      	movs	r1, #0
  20:	221c      	movs	r2, #28
  22:	47c0      	blx	r8
  24:	2c02      	cmp	r4, #2
  26:	d006      	beq.n	36 <ssc_i2s_set_transmitter+0x36>
  28:	2c03      	cmp	r4, #3
  2a:	d007      	beq.n	3c <ssc_i2s_set_transmitter+0x3c>
  2c:	2c01      	cmp	r4, #1
  2e:	d108      	bne.n	42 <ssc_i2s_set_transmitter+0x42>
  30:	f44f 6380 	mov.w	r3, #1024	; 0x400
  34:	e004      	b.n	40 <ssc_i2s_set_transmitter+0x40>
  36:	f44f 63a0 	mov.w	r3, #1280	; 0x500
  3a:	e001      	b.n	40 <ssc_i2s_set_transmitter+0x40>
  3c:	f44f 63e0 	mov.w	r3, #1792	; 0x700
  40:	9306      	str	r3, [sp, #24]
  42:	07fa      	lsls	r2, r7, #31
  44:	d511      	bpl.n	6a <ssc_i2s_set_transmitter+0x6a>
  46:	2c03      	cmp	r4, #3
  48:	bf04      	itt	eq
  4a:	2301      	moveq	r3, #1
  4c:	9309      	streq	r3, [sp, #36]	; 0x24
  4e:	2304      	movs	r3, #4
  50:	9301      	str	r3, [sp, #4]
  52:	2301      	movs	r3, #1
  54:	9305      	str	r3, [sp, #20]
  56:	1e73      	subs	r3, r6, #1
  58:	9304      	str	r3, [sp, #16]
  5a:	9307      	str	r3, [sp, #28]
  5c:	2280      	movs	r2, #128	; 0x80
  5e:	930a      	str	r3, [sp, #40]	; 0x28
  60:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
  64:	9208      	str	r2, [sp, #32]
  66:	930c      	str	r3, [sp, #48]	; 0x30
  68:	e009      	b.n	7e <ssc_i2s_set_transmitter+0x7e>
  6a:	077b      	lsls	r3, r7, #29
  6c:	d507      	bpl.n	7e <ssc_i2s_set_transmitter+0x7e>
  6e:	2301      	movs	r3, #1
  70:	9305      	str	r3, [sp, #20]
  72:	3e01      	subs	r6, #1
  74:	2380      	movs	r3, #128	; 0x80
  76:	f8cd 9000 	str.w	r9, [sp]
  7a:	9607      	str	r6, [sp, #28]
  7c:	9308      	str	r3, [sp, #32]
  7e:	69eb      	ldr	r3, [r5, #28]
  80:	4628      	mov	r0, r5
  82:	f023 0320 	bic.w	r3, r3, #32
  86:	61eb      	str	r3, [r5, #28]
  88:	4669      	mov	r1, sp
  8a:	aa07      	add	r2, sp, #28
  8c:	4b02      	ldr	r3, [pc, #8]	; (98 <ssc_i2s_set_transmitter+0x98>)
  8e:	4798      	blx	r3
  90:	b00f      	add	sp, #60	; 0x3c
  92:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  96:	bf00      	nop
	...

Disassembly of section .text.ssc_set_rx_compare:

00000000 <ssc_set_rx_compare>:
   0:	b111      	cbz	r1, 8 <ssc_set_rx_compare+0x8>
   2:	2901      	cmp	r1, #1
   4:	d002      	beq.n	c <ssc_set_rx_compare+0xc>
   6:	4770      	bx	lr
   8:	6382      	str	r2, [r0, #56]	; 0x38
   a:	4770      	bx	lr
   c:	63c2      	str	r2, [r0, #60]	; 0x3c
   e:	4770      	bx	lr

Disassembly of section .text.ssc_get_rx_compare:

00000000 <ssc_get_rx_compare>:
   0:	b119      	cbz	r1, a <ssc_get_rx_compare+0xa>
   2:	2901      	cmp	r1, #1
   4:	d103      	bne.n	e <ssc_get_rx_compare+0xe>
   6:	6bc0      	ldr	r0, [r0, #60]	; 0x3c
   8:	4770      	bx	lr
   a:	6b80      	ldr	r0, [r0, #56]	; 0x38
   c:	4770      	bx	lr
   e:	f04f 30ff 	mov.w	r0, #4294967295
  12:	4770      	bx	lr

Disassembly of section .text.ssc_enable_interrupt:

00000000 <ssc_enable_interrupt>:
   0:	6441      	str	r1, [r0, #68]	; 0x44
   2:	4770      	bx	lr

Disassembly of section .text.ssc_disable_interrupt:

00000000 <ssc_disable_interrupt>:
   0:	6481      	str	r1, [r0, #72]	; 0x48
   2:	4770      	bx	lr

Disassembly of section .text.ssc_get_interrupt_mask:

00000000 <ssc_get_interrupt_mask>:
   0:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
   2:	4770      	bx	lr

Disassembly of section .text.ssc_get_status:

00000000 <ssc_get_status>:
   0:	6c00      	ldr	r0, [r0, #64]	; 0x40
   2:	4770      	bx	lr

Disassembly of section .text.ssc_is_tx_ready:

00000000 <ssc_is_tx_ready>:
   0:	6c00      	ldr	r0, [r0, #64]	; 0x40
   2:	f000 0001 	and.w	r0, r0, #1
   6:	f080 0001 	eor.w	r0, r0, #1
   a:	4770      	bx	lr

Disassembly of section .text.ssc_is_tx_empty:

00000000 <ssc_is_tx_empty>:
   0:	6c00      	ldr	r0, [r0, #64]	; 0x40
   2:	f080 0002 	eor.w	r0, r0, #2
   6:	f3c0 0040 	ubfx	r0, r0, #1, #1
   a:	4770      	bx	lr

Disassembly of section .text.ssc_is_rx_ready:

00000000 <ssc_is_rx_ready>:
   0:	6c00      	ldr	r0, [r0, #64]	; 0x40
   2:	f080 0010 	eor.w	r0, r0, #16
   6:	f3c0 1000 	ubfx	r0, r0, #4, #1
   a:	4770      	bx	lr

Disassembly of section .text.ssc_is_tx_enabled:

00000000 <ssc_is_tx_enabled>:
   0:	6c00      	ldr	r0, [r0, #64]	; 0x40
   2:	f480 3080 	eor.w	r0, r0, #65536	; 0x10000
   6:	f3c0 4000 	ubfx	r0, r0, #16, #1
   a:	4770      	bx	lr

Disassembly of section .text.ssc_is_rx_enabled:

00000000 <ssc_is_rx_enabled>:
   0:	6c00      	ldr	r0, [r0, #64]	; 0x40
   2:	f480 3000 	eor.w	r0, r0, #131072	; 0x20000
   6:	f3c0 4040 	ubfx	r0, r0, #17, #1
   a:	4770      	bx	lr

Disassembly of section .text.ssc_is_rx_buf_end:

00000000 <ssc_is_rx_buf_end>:
   0:	6c00      	ldr	r0, [r0, #64]	; 0x40
   2:	f080 0040 	eor.w	r0, r0, #64	; 0x40
   6:	f3c0 1080 	ubfx	r0, r0, #6, #1
   a:	4770      	bx	lr

Disassembly of section .text.ssc_is_tx_buf_end:

00000000 <ssc_is_tx_buf_end>:
   0:	6c00      	ldr	r0, [r0, #64]	; 0x40
   2:	f080 0004 	eor.w	r0, r0, #4
   6:	f3c0 0080 	ubfx	r0, r0, #2, #1
   a:	4770      	bx	lr

Disassembly of section .text.ssc_is_rx_buf_full:

00000000 <ssc_is_rx_buf_full>:
   0:	6c00      	ldr	r0, [r0, #64]	; 0x40
   2:	f080 0080 	eor.w	r0, r0, #128	; 0x80
   6:	f3c0 10c0 	ubfx	r0, r0, #7, #1
   a:	4770      	bx	lr

Disassembly of section .text.ssc_is_tx_buf_empty:

00000000 <ssc_is_tx_buf_empty>:
   0:	6c00      	ldr	r0, [r0, #64]	; 0x40
   2:	f080 0008 	eor.w	r0, r0, #8
   6:	f3c0 00c0 	ubfx	r0, r0, #3, #1
   a:	4770      	bx	lr

Disassembly of section .text.ssc_get_pdc_base:

00000000 <ssc_get_pdc_base>:
   0:	f500 7080 	add.w	r0, r0, #256	; 0x100
   4:	4770      	bx	lr

Disassembly of section .text.ssc_write:

00000000 <ssc_write>:
   0:	f242 7311 	movw	r3, #10001	; 0x2711
   4:	6c02      	ldr	r2, [r0, #64]	; 0x40
   6:	0792      	lsls	r2, r2, #30
   8:	d403      	bmi.n	12 <ssc_write+0x12>
   a:	3b01      	subs	r3, #1
   c:	d1fa      	bne.n	4 <ssc_write+0x4>
   e:	2001      	movs	r0, #1
  10:	4770      	bx	lr
  12:	6241      	str	r1, [r0, #36]	; 0x24
  14:	2000      	movs	r0, #0
  16:	4770      	bx	lr

Disassembly of section .text.ssc_read:

00000000 <ssc_read>:
   0:	f242 7311 	movw	r3, #10001	; 0x2711
   4:	6c02      	ldr	r2, [r0, #64]	; 0x40
   6:	06d2      	lsls	r2, r2, #27
   8:	d403      	bmi.n	12 <ssc_read+0x12>
   a:	3b01      	subs	r3, #1
   c:	d1fa      	bne.n	4 <ssc_read+0x4>
   e:	2001      	movs	r0, #1
  10:	4770      	bx	lr
  12:	6a03      	ldr	r3, [r0, #32]
  14:	2000      	movs	r0, #0
  16:	600b      	str	r3, [r1, #0]
  18:	4770      	bx	lr

Disassembly of section .text.ssc_write_sync_data:

00000000 <ssc_write_sync_data>:
   0:	6341      	str	r1, [r0, #52]	; 0x34
   2:	4770      	bx	lr

Disassembly of section .text.ssc_read_sync_data:

00000000 <ssc_read_sync_data>:
   0:	6b00      	ldr	r0, [r0, #48]	; 0x30
   2:	4770      	bx	lr

Disassembly of section .text.ssc_set_writeprotect:

00000000 <ssc_set_writeprotect>:
   0:	b109      	cbz	r1, 6 <ssc_set_writeprotect+0x6>
   2:	4b03      	ldr	r3, [pc, #12]	; (10 <ssc_set_writeprotect+0x10>)
   4:	e000      	b.n	8 <ssc_set_writeprotect+0x8>
   6:	4b03      	ldr	r3, [pc, #12]	; (14 <ssc_set_writeprotect+0x14>)
   8:	f8c0 30e4 	str.w	r3, [r0, #228]	; 0xe4
   c:	4770      	bx	lr
   e:	bf00      	nop
  10:	53534301 	.word	0x53534301
  14:	53534300 	.word	0x53534300

Disassembly of section .text.ssc_get_writeprotect_status:

00000000 <ssc_get_writeprotect_status>:
   0:	f8d0 30e4 	ldr.w	r3, [r0, #228]	; 0xe4
   4:	f013 0001 	ands.w	r0, r3, #1
   8:	bf18      	it	ne
   a:	f3c3 200f 	ubfxne	r0, r3, #8, #16
   e:	4770      	bx	lr

tc.o:     file format elf32-littlearm


Disassembly of section .text.TC_Configure:

00000000 <TC_Configure>:
   0:	2902      	cmp	r1, #2
   2:	b510      	push	{r4, lr}
   4:	d905      	bls.n	12 <TC_Configure+0x12>
   6:	4808      	ldr	r0, [pc, #32]	; (28 <TC_Configure+0x28>)
   8:	2140      	movs	r1, #64	; 0x40
   a:	4a08      	ldr	r2, [pc, #32]	; (2c <TC_Configure+0x2c>)
   c:	4b08      	ldr	r3, [pc, #32]	; (30 <TC_Configure+0x30>)
   e:	4c09      	ldr	r4, [pc, #36]	; (34 <TC_Configure+0x34>)
  10:	47a0      	blx	r4
  12:	0189      	lsls	r1, r1, #6
  14:	2402      	movs	r4, #2
  16:	1843      	adds	r3, r0, r1
  18:	5044      	str	r4, [r0, r1]
  1a:	f04f 31ff 	mov.w	r1, #4294967295
  1e:	6299      	str	r1, [r3, #40]	; 0x28
  20:	6a19      	ldr	r1, [r3, #32]
  22:	605a      	str	r2, [r3, #4]
  24:	bd10      	pop	{r4, pc}
  26:	bf00      	nop
	...
  30:	0000000f 	.word	0x0000000f
  34:	00000000 	.word	0x00000000

Disassembly of section .text.TC_Start:

00000000 <TC_Start>:
   0:	2902      	cmp	r1, #2
   2:	b510      	push	{r4, lr}
   4:	d905      	bls.n	12 <TC_Start+0x12>
   6:	4805      	ldr	r0, [pc, #20]	; (1c <TC_Start+0x1c>)
   8:	215c      	movs	r1, #92	; 0x5c
   a:	4a05      	ldr	r2, [pc, #20]	; (20 <TC_Start+0x20>)
   c:	4b05      	ldr	r3, [pc, #20]	; (24 <TC_Start+0x24>)
   e:	4c06      	ldr	r4, [pc, #24]	; (28 <TC_Start+0x28>)
  10:	47a0      	blx	r4
  12:	0189      	lsls	r1, r1, #6
  14:	2305      	movs	r3, #5
  16:	5043      	str	r3, [r0, r1]
  18:	bd10      	pop	{r4, pc}
  1a:	bf00      	nop
	...
  24:	0000000f 	.word	0x0000000f
  28:	00000000 	.word	0x00000000

Disassembly of section .text.TC_Stop:

00000000 <TC_Stop>:
   0:	2902      	cmp	r1, #2
   2:	b510      	push	{r4, lr}
   4:	d905      	bls.n	12 <TC_Stop+0x12>
   6:	4805      	ldr	r0, [pc, #20]	; (1c <TC_Stop+0x1c>)
   8:	216e      	movs	r1, #110	; 0x6e
   a:	4a05      	ldr	r2, [pc, #20]	; (20 <TC_Stop+0x20>)
   c:	4b05      	ldr	r3, [pc, #20]	; (24 <TC_Stop+0x24>)
   e:	4c06      	ldr	r4, [pc, #24]	; (28 <TC_Stop+0x28>)
  10:	47a0      	blx	r4
  12:	0189      	lsls	r1, r1, #6
  14:	2302      	movs	r3, #2
  16:	5043      	str	r3, [r0, r1]
  18:	bd10      	pop	{r4, pc}
  1a:	bf00      	nop
	...
  24:	0000000f 	.word	0x0000000f
  28:	00000000 	.word	0x00000000

Disassembly of section .text.TC_FindMckDivisor:

00000000 <TC_FindMckDivisor>:
   0:	b5f0      	push	{r4, r5, r6, r7, lr}
   2:	2402      	movs	r4, #2
   4:	b087      	sub	sp, #28
   6:	9401      	str	r4, [sp, #4]
   8:	2408      	movs	r4, #8
   a:	9402      	str	r4, [sp, #8]
   c:	2420      	movs	r4, #32
   e:	9403      	str	r4, [sp, #12]
  10:	2480      	movs	r4, #128	; 0x80
  12:	9404      	str	r4, [sp, #16]
  14:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  16:	0be4      	lsrs	r4, r4, #15
  18:	9405      	str	r4, [sp, #20]
  1a:	2400      	movs	r4, #0
  1c:	ad01      	add	r5, sp, #4
  1e:	f855 6024 	ldr.w	r6, [r5, r4, lsl #2]
  22:	00a7      	lsls	r7, r4, #2
  24:	fbb1 f6f6 	udiv	r6, r1, r6
  28:	ebb0 4f16 	cmp.w	r0, r6, lsr #16
  2c:	d204      	bcs.n	38 <TC_FindMckDivisor+0x38>
  2e:	3401      	adds	r4, #1
  30:	2c05      	cmp	r4, #5
  32:	d1f3      	bne.n	1c <TC_FindMckDivisor+0x1c>
  34:	2000      	movs	r0, #0
  36:	e016      	b.n	66 <TC_FindMckDivisor+0x66>
  38:	443d      	add	r5, r7
  3a:	2c03      	cmp	r4, #3
  3c:	d806      	bhi.n	4c <TC_FindMckDivisor+0x4c>
  3e:	f855 7f04 	ldr.w	r7, [r5, #4]!
  42:	1c66      	adds	r6, r4, #1
  44:	fbb1 f7f7 	udiv	r7, r1, r7
  48:	42b8      	cmp	r0, r7
  4a:	d907      	bls.n	5c <TC_FindMckDivisor+0x5c>
  4c:	b142      	cbz	r2, 60 <TC_FindMckDivisor+0x60>
  4e:	a806      	add	r0, sp, #24
  50:	eb00 0184 	add.w	r1, r0, r4, lsl #2
  54:	f851 1c14 	ldr.w	r1, [r1, #-20]
  58:	6011      	str	r1, [r2, #0]
  5a:	e001      	b.n	60 <TC_FindMckDivisor+0x60>
  5c:	4634      	mov	r4, r6
  5e:	e7ec      	b.n	3a <TC_FindMckDivisor+0x3a>
  60:	b103      	cbz	r3, 64 <TC_FindMckDivisor+0x64>
  62:	601c      	str	r4, [r3, #0]
  64:	2001      	movs	r0, #1
  66:	b007      	add	sp, #28
  68:	bdf0      	pop	{r4, r5, r6, r7, pc}

Disassembly of section .text.TC_ReadCV:

00000000 <TC_ReadCV>:
   0:	eb00 1181 	add.w	r1, r0, r1, lsl #6
   4:	6908      	ldr	r0, [r1, #16]
   6:	4770      	bx	lr

Disassembly of section .text.TC_GetStatus:

00000000 <TC_GetStatus>:
   0:	eb00 1181 	add.w	r1, r0, r1, lsl #6
   4:	6a08      	ldr	r0, [r1, #32]
   6:	4770      	bx	lr

Disassembly of section .text.TC_SetRA:

00000000 <TC_SetRA>:
   0:	eb00 1181 	add.w	r1, r0, r1, lsl #6
   4:	614a      	str	r2, [r1, #20]
   6:	4770      	bx	lr

Disassembly of section .text.TC_SetRB:

00000000 <TC_SetRB>:
   0:	eb00 1181 	add.w	r1, r0, r1, lsl #6
   4:	618a      	str	r2, [r1, #24]
   6:	4770      	bx	lr

Disassembly of section .text.TC_SetRC:

00000000 <TC_SetRC>:
   0:	eb00 1181 	add.w	r1, r0, r1, lsl #6
   4:	61ca      	str	r2, [r1, #28]
   6:	4770      	bx	lr

timetick.o:     file format elf32-littlearm


Disassembly of section .text.TimeTick_Increment:

00000000 <TimeTick_Increment>:
   0:	4b02      	ldr	r3, [pc, #8]	; (c <TimeTick_Increment+0xc>)
   2:	681a      	ldr	r2, [r3, #0]
   4:	3201      	adds	r2, #1
   6:	601a      	str	r2, [r3, #0]
   8:	4770      	bx	lr
   a:	bf00      	nop
   c:	00000000 	.word	0x00000000

Disassembly of section .text.TimeTick_Configure:

00000000 <TimeTick_Configure>:
   0:	4a09      	ldr	r2, [pc, #36]	; (28 <TimeTick_Configure+0x28>)
   2:	2300      	movs	r3, #0
   4:	6013      	str	r3, [r2, #0]
   6:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
   a:	fbb0 f0f2 	udiv	r0, r0, r2
   e:	4a07      	ldr	r2, [pc, #28]	; (2c <TimeTick_Configure+0x2c>)
  10:	3801      	subs	r0, #1
  12:	4907      	ldr	r1, [pc, #28]	; (30 <TimeTick_Configure+0x30>)
  14:	6050      	str	r0, [r2, #4]
  16:	20f0      	movs	r0, #240	; 0xf0
  18:	f881 0023 	strb.w	r0, [r1, #35]	; 0x23
  1c:	2107      	movs	r1, #7
  1e:	6093      	str	r3, [r2, #8]
  20:	4618      	mov	r0, r3
  22:	6011      	str	r1, [r2, #0]
  24:	4770      	bx	lr
  26:	bf00      	nop
  28:	00000000 	.word	0x00000000
  2c:	e000e010 	.word	0xe000e010
  30:	e000ed00 	.word	0xe000ed00

Disassembly of section .text.GetTickCount:

00000000 <GetTickCount>:
   0:	4b01      	ldr	r3, [pc, #4]	; (8 <GetTickCount+0x8>)
   2:	6818      	ldr	r0, [r3, #0]
   4:	4770      	bx	lr
   6:	bf00      	nop
   8:	00000000 	.word	0x00000000

Disassembly of section .text.Wait:

00000000 <Wait>:
   0:	b082      	sub	sp, #8
   2:	4b05      	ldr	r3, [pc, #20]	; (18 <Wait+0x18>)
   4:	9001      	str	r0, [sp, #4]
   6:	6818      	ldr	r0, [r3, #0]
   8:	6819      	ldr	r1, [r3, #0]
   a:	9a01      	ldr	r2, [sp, #4]
   c:	1a09      	subs	r1, r1, r0
   e:	4291      	cmp	r1, r2
  10:	d3fa      	bcc.n	8 <Wait+0x8>
  12:	b002      	add	sp, #8
  14:	4770      	bx	lr
  16:	bf00      	nop
  18:	00000000 	.word	0x00000000

Disassembly of section .text.Sleep:

00000000 <Sleep>:
   0:	b082      	sub	sp, #8
   2:	4b06      	ldr	r3, [pc, #24]	; (1c <Sleep+0x1c>)
   4:	9001      	str	r0, [sp, #4]
   6:	681a      	ldr	r2, [r3, #0]
   8:	6818      	ldr	r0, [r3, #0]
   a:	9901      	ldr	r1, [sp, #4]
   c:	1a80      	subs	r0, r0, r2
   e:	4288      	cmp	r0, r1
  10:	d801      	bhi.n	16 <Sleep+0x16>
  12:	bf30      	wfi
  14:	e7f8      	b.n	8 <Sleep+0x8>
  16:	b002      	add	sp, #8
  18:	4770      	bx	lr
  1a:	bf00      	nop
  1c:	00000000 	.word	0x00000000

trng.o:     file format elf32-littlearm


twi.o:     file format elf32-littlearm


Disassembly of section .text.TWI_ConfigureMaster:

00000000 <TWI_ConfigureMaster>:
   0:	b510      	push	{r4, lr}
   2:	b920      	cbnz	r0, e <TWI_ConfigureMaster+0xe>
   4:	4815      	ldr	r0, [pc, #84]	; (5c <TWI_ConfigureMaster+0x5c>)
   6:	2167      	movs	r1, #103	; 0x67
   8:	4a15      	ldr	r2, [pc, #84]	; (60 <TWI_ConfigureMaster+0x60>)
   a:	4b16      	ldr	r3, [pc, #88]	; (64 <TWI_ConfigureMaster+0x64>)
   c:	e01b      	b.n	46 <TWI_ConfigureMaster+0x46>
   e:	2310      	movs	r3, #16
  10:	6003      	str	r3, [r0, #0]
  12:	2380      	movs	r3, #128	; 0x80
  14:	6003      	str	r3, [r0, #0]
  16:	6b03      	ldr	r3, [r0, #48]	; 0x30
  18:	2320      	movs	r3, #32
  1a:	6003      	str	r3, [r0, #0]
  1c:	0049      	lsls	r1, r1, #1
  1e:	2308      	movs	r3, #8
  20:	6003      	str	r3, [r0, #0]
  22:	fbb2 f2f1 	udiv	r2, r2, r1
  26:	2304      	movs	r3, #4
  28:	6003      	str	r3, [r0, #0]
  2a:	3a04      	subs	r2, #4
  2c:	2300      	movs	r3, #0
  2e:	fa22 f403 	lsr.w	r4, r2, r3
  32:	2cff      	cmp	r4, #255	; 0xff
  34:	d901      	bls.n	3a <TWI_ConfigureMaster+0x3a>
  36:	3301      	adds	r3, #1
  38:	e7f9      	b.n	2e <TWI_ConfigureMaster+0x2e>
  3a:	2b07      	cmp	r3, #7
  3c:	d905      	bls.n	4a <TWI_ConfigureMaster+0x4a>
  3e:	4807      	ldr	r0, [pc, #28]	; (5c <TWI_ConfigureMaster+0x5c>)
  40:	4a07      	ldr	r2, [pc, #28]	; (60 <TWI_ConfigureMaster+0x60>)
  42:	4b09      	ldr	r3, [pc, #36]	; (68 <TWI_ConfigureMaster+0x68>)
  44:	2185      	movs	r1, #133	; 0x85
  46:	4c09      	ldr	r4, [pc, #36]	; (6c <TWI_ConfigureMaster+0x6c>)
  48:	47a0      	blx	r4
  4a:	2200      	movs	r2, #0
  4c:	6102      	str	r2, [r0, #16]
  4e:	0222      	lsls	r2, r4, #8
  50:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
  54:	431c      	orrs	r4, r3
  56:	6104      	str	r4, [r0, #16]
  58:	bd10      	pop	{r4, pc}
  5a:	bf00      	nop
	...
  64:	00000010 	.word	0x00000010
  68:	00000015 	.word	0x00000015
  6c:	00000000 	.word	0x00000000

Disassembly of section .text.TWI_ConfigureSlave:

00000000 <TWI_ConfigureSlave>:
   0:	2380      	movs	r3, #128	; 0x80
   2:	b510      	push	{r4, lr}
   4:	6003      	str	r3, [r0, #0]
   6:	6b03      	ldr	r3, [r0, #48]	; 0x30
   8:	2328      	movs	r3, #40	; 0x28
   a:	6003      	str	r3, [r0, #0]
   c:	0409      	lsls	r1, r1, #16
   e:	2300      	movs	r3, #0
  10:	6083      	str	r3, [r0, #8]
  12:	f401 01fe 	and.w	r1, r1, #8323072	; 0x7f0000
  16:	2310      	movs	r3, #16
  18:	6081      	str	r1, [r0, #8]
  1a:	6003      	str	r3, [r0, #0]
  1c:	6803      	ldr	r3, [r0, #0]
  1e:	069b      	lsls	r3, r3, #26
  20:	d505      	bpl.n	2e <TWI_ConfigureSlave+0x2e>
  22:	4803      	ldr	r0, [pc, #12]	; (30 <TWI_ConfigureSlave+0x30>)
  24:	21a8      	movs	r1, #168	; 0xa8
  26:	4a03      	ldr	r2, [pc, #12]	; (34 <TWI_ConfigureSlave+0x34>)
  28:	4b03      	ldr	r3, [pc, #12]	; (38 <TWI_ConfigureSlave+0x38>)
  2a:	4c04      	ldr	r4, [pc, #16]	; (3c <TWI_ConfigureSlave+0x3c>)
  2c:	47a0      	blx	r4
  2e:	bd10      	pop	{r4, pc}
	...
  38:	00000021 	.word	0x00000021
  3c:	00000000 	.word	0x00000000

Disassembly of section .text.TWI_Stop:

00000000 <TWI_Stop>:
   0:	b510      	push	{r4, lr}
   2:	b928      	cbnz	r0, 10 <TWI_Stop+0x10>
   4:	4804      	ldr	r0, [pc, #16]	; (18 <TWI_Stop+0x18>)
   6:	21b1      	movs	r1, #177	; 0xb1
   8:	4a04      	ldr	r2, [pc, #16]	; (1c <TWI_Stop+0x1c>)
   a:	4b05      	ldr	r3, [pc, #20]	; (20 <TWI_Stop+0x20>)
   c:	4c05      	ldr	r4, [pc, #20]	; (24 <TWI_Stop+0x24>)
   e:	47a0      	blx	r4
  10:	2302      	movs	r3, #2
  12:	6003      	str	r3, [r0, #0]
  14:	bd10      	pop	{r4, pc}
  16:	bf00      	nop
	...
  20:	0000004e 	.word	0x0000004e
  24:	00000000 	.word	0x00000000

Disassembly of section .text.TWI_StartRead:

00000000 <TWI_StartRead>:
   0:	b510      	push	{r4, lr}
   2:	b920      	cbnz	r0, e <TWI_StartRead+0xe>
   4:	4813      	ldr	r0, [pc, #76]	; (54 <TWI_StartRead+0x54>)
   6:	21c5      	movs	r1, #197	; 0xc5
   8:	4a13      	ldr	r2, [pc, #76]	; (58 <TWI_StartRead+0x58>)
   a:	4b14      	ldr	r3, [pc, #80]	; (5c <TWI_StartRead+0x5c>)
   c:	e005      	b.n	1a <TWI_StartRead+0x1a>
   e:	060c      	lsls	r4, r1, #24
  10:	d505      	bpl.n	1e <TWI_StartRead+0x1e>
  12:	4810      	ldr	r0, [pc, #64]	; (54 <TWI_StartRead+0x54>)
  14:	4a10      	ldr	r2, [pc, #64]	; (58 <TWI_StartRead+0x58>)
  16:	4b12      	ldr	r3, [pc, #72]	; (60 <TWI_StartRead+0x60>)
  18:	21c6      	movs	r1, #198	; 0xc6
  1a:	4c12      	ldr	r4, [pc, #72]	; (64 <TWI_StartRead+0x64>)
  1c:	47a0      	blx	r4
  1e:	f012 447f 	ands.w	r4, r2, #4278190080	; 0xff000000
  22:	d004      	beq.n	2e <TWI_StartRead+0x2e>
  24:	480b      	ldr	r0, [pc, #44]	; (54 <TWI_StartRead+0x54>)
  26:	21c7      	movs	r1, #199	; 0xc7
  28:	4a0b      	ldr	r2, [pc, #44]	; (58 <TWI_StartRead+0x58>)
  2a:	4b0f      	ldr	r3, [pc, #60]	; (68 <TWI_StartRead+0x68>)
  2c:	e7f5      	b.n	1a <TWI_StartRead+0x1a>
  2e:	2b03      	cmp	r3, #3
  30:	d904      	bls.n	3c <TWI_StartRead+0x3c>
  32:	4808      	ldr	r0, [pc, #32]	; (54 <TWI_StartRead+0x54>)
  34:	21c8      	movs	r1, #200	; 0xc8
  36:	4a08      	ldr	r2, [pc, #32]	; (58 <TWI_StartRead+0x58>)
  38:	4b0c      	ldr	r3, [pc, #48]	; (6c <TWI_StartRead+0x6c>)
  3a:	e7ee      	b.n	1a <TWI_StartRead+0x1a>
  3c:	021b      	lsls	r3, r3, #8
  3e:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
  42:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
  46:	2301      	movs	r3, #1
  48:	6044      	str	r4, [r0, #4]
  4a:	6041      	str	r1, [r0, #4]
  4c:	60c4      	str	r4, [r0, #12]
  4e:	60c2      	str	r2, [r0, #12]
  50:	6003      	str	r3, [r0, #0]
  52:	bd10      	pop	{r4, pc}
	...
  5c:	0000004e 	.word	0x0000004e
  60:	0000005b 	.word	0x0000005b
  64:	00000000 	.word	0x00000000
  68:	00000071 	.word	0x00000071
  6c:	0000008e 	.word	0x0000008e

Disassembly of section .text.TWI_ReadByte:

00000000 <TWI_ReadByte>:
   0:	b510      	push	{r4, lr}
   2:	b928      	cbnz	r0, 10 <TWI_ReadByte+0x10>
   4:	4804      	ldr	r0, [pc, #16]	; (18 <TWI_ReadByte+0x18>)
   6:	21de      	movs	r1, #222	; 0xde
   8:	4a04      	ldr	r2, [pc, #16]	; (1c <TWI_ReadByte+0x1c>)
   a:	4b05      	ldr	r3, [pc, #20]	; (20 <TWI_ReadByte+0x20>)
   c:	4c05      	ldr	r4, [pc, #20]	; (24 <TWI_ReadByte+0x24>)
   e:	47a0      	blx	r4
  10:	6b00      	ldr	r0, [r0, #48]	; 0x30
  12:	b2c0      	uxtb	r0, r0
  14:	bd10      	pop	{r4, pc}
  16:	bf00      	nop
	...
  20:	0000004e 	.word	0x0000004e
  24:	00000000 	.word	0x00000000

Disassembly of section .text.TWI_WriteByte:

00000000 <TWI_WriteByte>:
   0:	b510      	push	{r4, lr}
   2:	b928      	cbnz	r0, 10 <TWI_WriteByte+0x10>
   4:	4803      	ldr	r0, [pc, #12]	; (14 <TWI_WriteByte+0x14>)
   6:	21ed      	movs	r1, #237	; 0xed
   8:	4a03      	ldr	r2, [pc, #12]	; (18 <TWI_WriteByte+0x18>)
   a:	4b04      	ldr	r3, [pc, #16]	; (1c <TWI_WriteByte+0x1c>)
   c:	4c04      	ldr	r4, [pc, #16]	; (20 <TWI_WriteByte+0x20>)
   e:	47a0      	blx	r4
  10:	6341      	str	r1, [r0, #52]	; 0x34
  12:	bd10      	pop	{r4, pc}
	...
  1c:	0000004e 	.word	0x0000004e
  20:	00000000 	.word	0x00000000

Disassembly of section .text.TWI_StartWrite:

00000000 <TWI_StartWrite>:
   0:	b538      	push	{r3, r4, r5, lr}
   2:	b928      	cbnz	r0, 10 <TWI_StartWrite+0x10>
   4:	4815      	ldr	r0, [pc, #84]	; (5c <TWI_StartWrite+0x5c>)
   6:	f44f 7182 	mov.w	r1, #260	; 0x104
   a:	4a15      	ldr	r2, [pc, #84]	; (60 <TWI_StartWrite+0x60>)
   c:	4b15      	ldr	r3, [pc, #84]	; (64 <TWI_StartWrite+0x64>)
   e:	e006      	b.n	1e <TWI_StartWrite+0x1e>
  10:	060d      	lsls	r5, r1, #24
  12:	d506      	bpl.n	22 <TWI_StartWrite+0x22>
  14:	4811      	ldr	r0, [pc, #68]	; (5c <TWI_StartWrite+0x5c>)
  16:	4a12      	ldr	r2, [pc, #72]	; (60 <TWI_StartWrite+0x60>)
  18:	4b13      	ldr	r3, [pc, #76]	; (68 <TWI_StartWrite+0x68>)
  1a:	f240 1105 	movw	r1, #261	; 0x105
  1e:	4c13      	ldr	r4, [pc, #76]	; (6c <TWI_StartWrite+0x6c>)
  20:	47a0      	blx	r4
  22:	f012 457f 	ands.w	r5, r2, #4278190080	; 0xff000000
  26:	d005      	beq.n	34 <TWI_StartWrite+0x34>
  28:	480c      	ldr	r0, [pc, #48]	; (5c <TWI_StartWrite+0x5c>)
  2a:	f44f 7183 	mov.w	r1, #262	; 0x106
  2e:	4a0c      	ldr	r2, [pc, #48]	; (60 <TWI_StartWrite+0x60>)
  30:	4b0f      	ldr	r3, [pc, #60]	; (70 <TWI_StartWrite+0x70>)
  32:	e7f4      	b.n	1e <TWI_StartWrite+0x1e>
  34:	2b03      	cmp	r3, #3
  36:	d905      	bls.n	44 <TWI_StartWrite+0x44>
  38:	4808      	ldr	r0, [pc, #32]	; (5c <TWI_StartWrite+0x5c>)
  3a:	f240 1107 	movw	r1, #263	; 0x107
  3e:	4a08      	ldr	r2, [pc, #32]	; (60 <TWI_StartWrite+0x60>)
  40:	4b0c      	ldr	r3, [pc, #48]	; (74 <TWI_StartWrite+0x74>)
  42:	e7ec      	b.n	1e <TWI_StartWrite+0x1e>
  44:	021b      	lsls	r3, r3, #8
  46:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
  4a:	6045      	str	r5, [r0, #4]
  4c:	4b0a      	ldr	r3, [pc, #40]	; (78 <TWI_StartWrite+0x78>)
  4e:	6041      	str	r1, [r0, #4]
  50:	60c5      	str	r5, [r0, #12]
  52:	f89d 1010 	ldrb.w	r1, [sp, #16]
  56:	60c2      	str	r2, [r0, #12]
  58:	4798      	blx	r3
  5a:	bd38      	pop	{r3, r4, r5, pc}
	...
  64:	0000004e 	.word	0x0000004e
  68:	0000005b 	.word	0x0000005b
  6c:	00000000 	.word	0x00000000
  70:	00000071 	.word	0x00000071
  74:	0000008e 	.word	0x0000008e
  78:	00000000 	.word	0x00000000

Disassembly of section .text.TWI_ByteReceived:

00000000 <TWI_ByteReceived>:
   0:	6a00      	ldr	r0, [r0, #32]
   2:	f3c0 0040 	ubfx	r0, r0, #1, #1
   6:	4770      	bx	lr

Disassembly of section .text.TWI_ByteSent:

00000000 <TWI_ByteSent>:
   0:	6a00      	ldr	r0, [r0, #32]
   2:	f3c0 0080 	ubfx	r0, r0, #2, #1
   6:	4770      	bx	lr

Disassembly of section .text.TWI_TransferComplete:

00000000 <TWI_TransferComplete>:
   0:	6a00      	ldr	r0, [r0, #32]
   2:	f000 0001 	and.w	r0, r0, #1
   6:	4770      	bx	lr

Disassembly of section .text.TWI_EnableIt:

00000000 <TWI_EnableIt>:
   0:	b510      	push	{r4, lr}
   2:	b928      	cbnz	r0, 10 <TWI_EnableIt+0x10>
   4:	4809      	ldr	r0, [pc, #36]	; (2c <TWI_EnableIt+0x2c>)
   6:	f240 113d 	movw	r1, #317	; 0x13d
   a:	4a09      	ldr	r2, [pc, #36]	; (30 <TWI_EnableIt+0x30>)
   c:	4b09      	ldr	r3, [pc, #36]	; (34 <TWI_EnableIt+0x34>)
   e:	e009      	b.n	24 <TWI_EnableIt+0x24>
  10:	f421 6377 	bic.w	r3, r1, #3952	; 0xf70
  14:	f023 0307 	bic.w	r3, r3, #7
  18:	b133      	cbz	r3, 28 <TWI_EnableIt+0x28>
  1a:	4804      	ldr	r0, [pc, #16]	; (2c <TWI_EnableIt+0x2c>)
  1c:	4a04      	ldr	r2, [pc, #16]	; (30 <TWI_EnableIt+0x30>)
  1e:	4b06      	ldr	r3, [pc, #24]	; (38 <TWI_EnableIt+0x38>)
  20:	f44f 719f 	mov.w	r1, #318	; 0x13e
  24:	4c05      	ldr	r4, [pc, #20]	; (3c <TWI_EnableIt+0x3c>)
  26:	47a0      	blx	r4
  28:	6241      	str	r1, [r0, #36]	; 0x24
  2a:	bd10      	pop	{r4, pc}
	...
  34:	0000004e 	.word	0x0000004e
  38:	00000098 	.word	0x00000098
  3c:	00000000 	.word	0x00000000

Disassembly of section .text.TWI_DisableIt:

00000000 <TWI_DisableIt>:
   0:	b510      	push	{r4, lr}
   2:	b928      	cbnz	r0, 10 <TWI_DisableIt+0x10>
   4:	4809      	ldr	r0, [pc, #36]	; (2c <TWI_DisableIt+0x2c>)
   6:	f44f 71a5 	mov.w	r1, #330	; 0x14a
   a:	4a09      	ldr	r2, [pc, #36]	; (30 <TWI_DisableIt+0x30>)
   c:	4b09      	ldr	r3, [pc, #36]	; (34 <TWI_DisableIt+0x34>)
   e:	e009      	b.n	24 <TWI_DisableIt+0x24>
  10:	f421 6377 	bic.w	r3, r1, #3952	; 0xf70
  14:	f023 0307 	bic.w	r3, r3, #7
  18:	b133      	cbz	r3, 28 <TWI_DisableIt+0x28>
  1a:	4804      	ldr	r0, [pc, #16]	; (2c <TWI_DisableIt+0x2c>)
  1c:	4a04      	ldr	r2, [pc, #16]	; (30 <TWI_DisableIt+0x30>)
  1e:	4b06      	ldr	r3, [pc, #24]	; (38 <TWI_DisableIt+0x38>)
  20:	f240 114b 	movw	r1, #331	; 0x14b
  24:	4c05      	ldr	r4, [pc, #20]	; (3c <TWI_DisableIt+0x3c>)
  26:	47a0      	blx	r4
  28:	6281      	str	r1, [r0, #40]	; 0x28
  2a:	bd10      	pop	{r4, pc}
	...
  34:	0000004e 	.word	0x0000004e
  38:	00000098 	.word	0x00000098
  3c:	00000000 	.word	0x00000000

Disassembly of section .text.TWI_GetStatus:

00000000 <TWI_GetStatus>:
   0:	b510      	push	{r4, lr}
   2:	b930      	cbnz	r0, 12 <TWI_GetStatus+0x12>
   4:	4804      	ldr	r0, [pc, #16]	; (18 <TWI_GetStatus+0x18>)
   6:	f240 1159 	movw	r1, #345	; 0x159
   a:	4a04      	ldr	r2, [pc, #16]	; (1c <TWI_GetStatus+0x1c>)
   c:	4b04      	ldr	r3, [pc, #16]	; (20 <TWI_GetStatus+0x20>)
   e:	4c05      	ldr	r4, [pc, #20]	; (24 <TWI_GetStatus+0x24>)
  10:	47a0      	blx	r4
  12:	6a00      	ldr	r0, [r0, #32]
  14:	bd10      	pop	{r4, pc}
  16:	bf00      	nop
	...
  20:	0000004e 	.word	0x0000004e
  24:	00000000 	.word	0x00000000

Disassembly of section .text.TWI_GetMaskedStatus:

00000000 <TWI_GetMaskedStatus>:
   0:	b510      	push	{r4, lr}
   2:	b930      	cbnz	r0, 12 <TWI_GetMaskedStatus+0x12>
   4:	4805      	ldr	r0, [pc, #20]	; (1c <TWI_GetMaskedStatus+0x1c>)
   6:	f240 1169 	movw	r1, #361	; 0x169
   a:	4a05      	ldr	r2, [pc, #20]	; (20 <TWI_GetMaskedStatus+0x20>)
   c:	4b05      	ldr	r3, [pc, #20]	; (24 <TWI_GetMaskedStatus+0x24>)
   e:	4c06      	ldr	r4, [pc, #24]	; (28 <TWI_GetMaskedStatus+0x28>)
  10:	47a0      	blx	r4
  12:	6a03      	ldr	r3, [r0, #32]
  14:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
  16:	4018      	ands	r0, r3
  18:	bd10      	pop	{r4, pc}
  1a:	bf00      	nop
	...
  24:	0000004e 	.word	0x0000004e
  28:	00000000 	.word	0x00000000

Disassembly of section .text.TWI_SendSTOPCondition:

00000000 <TWI_SendSTOPCondition>:
   0:	b510      	push	{r4, lr}
   2:	b930      	cbnz	r0, 12 <TWI_SendSTOPCondition+0x12>
   4:	4805      	ldr	r0, [pc, #20]	; (1c <TWI_SendSTOPCondition+0x1c>)
   6:	f44f 71bc 	mov.w	r1, #376	; 0x178
   a:	4a05      	ldr	r2, [pc, #20]	; (20 <TWI_SendSTOPCondition+0x20>)
   c:	4b05      	ldr	r3, [pc, #20]	; (24 <TWI_SendSTOPCondition+0x24>)
   e:	4c06      	ldr	r4, [pc, #24]	; (28 <TWI_SendSTOPCondition+0x28>)
  10:	47a0      	blx	r4
  12:	6803      	ldr	r3, [r0, #0]
  14:	f043 0302 	orr.w	r3, r3, #2
  18:	6003      	str	r3, [r0, #0]
  1a:	bd10      	pop	{r4, pc}
	...
  24:	0000004e 	.word	0x0000004e
  28:	00000000 	.word	0x00000000

udp.o:     file format elf32-littlearm


udphs.o:     file format elf32-littlearm


uotghs.o:     file format elf32-littlearm


uotghs_device.o:     file format elf32-littlearm


uotghs_host.o:     file format elf32-littlearm


usart.o:     file format elf32-littlearm


Disassembly of section .text.USART_Configure:

00000000 <USART_Configure>:
   0:	b510      	push	{r4, lr}
   2:	24ac      	movs	r4, #172	; 0xac
   4:	6004      	str	r4, [r0, #0]
   6:	4c0e      	ldr	r4, [pc, #56]	; (40 <USART_Configure+0x40>)
   8:	6041      	str	r1, [r0, #4]
   a:	400c      	ands	r4, r1
   c:	b91c      	cbnz	r4, 16 <USART_Configure+0x16>
   e:	fbb3 f4f2 	udiv	r4, r3, r2
  12:	0924      	lsrs	r4, r4, #4
  14:	6204      	str	r4, [r0, #32]
  16:	f001 040e 	and.w	r4, r1, #14
  1a:	2c0e      	cmp	r4, #14
  1c:	d001      	beq.n	22 <USART_Configure+0x22>
  1e:	05cc      	lsls	r4, r1, #23
  20:	d50c      	bpl.n	3c <USART_Configure+0x3c>
  22:	f011 0f30 	tst.w	r1, #48	; 0x30
  26:	d103      	bne.n	30 <USART_Configure+0x30>
  28:	fbb3 f2f2 	udiv	r2, r3, r2
  2c:	6202      	str	r2, [r0, #32]
  2e:	bd10      	pop	{r4, pc}
  30:	06c9      	lsls	r1, r1, #27
  32:	d503      	bpl.n	3c <USART_Configure+0x3c>
  34:	fbb3 f3f2 	udiv	r3, r3, r2
  38:	08db      	lsrs	r3, r3, #3
  3a:	6203      	str	r3, [r0, #32]
  3c:	bd10      	pop	{r4, pc}
  3e:	bf00      	nop
  40:	00080100 	.word	0x00080100

Disassembly of section .text.USART_SetTransmitterEnabled:

00000000 <USART_SetTransmitterEnabled>:
   0:	b109      	cbz	r1, 6 <USART_SetTransmitterEnabled+0x6>
   2:	2340      	movs	r3, #64	; 0x40
   4:	e000      	b.n	8 <USART_SetTransmitterEnabled+0x8>
   6:	2380      	movs	r3, #128	; 0x80
   8:	6003      	str	r3, [r0, #0]
   a:	4770      	bx	lr

Disassembly of section .text.USART_SetReceiverEnabled:

00000000 <USART_SetReceiverEnabled>:
   0:	b109      	cbz	r1, 6 <USART_SetReceiverEnabled+0x6>
   2:	2310      	movs	r3, #16
   4:	e000      	b.n	8 <USART_SetReceiverEnabled+0x8>
   6:	2320      	movs	r3, #32
   8:	6003      	str	r3, [r0, #0]
   a:	4770      	bx	lr

Disassembly of section .text.USART_Write:

00000000 <USART_Write>:
   0:	b082      	sub	sp, #8
   2:	9201      	str	r2, [sp, #4]
   4:	9b01      	ldr	r3, [sp, #4]
   6:	b94b      	cbnz	r3, 1c <USART_Write+0x1c>
   8:	6943      	ldr	r3, [r0, #20]
   a:	059a      	lsls	r2, r3, #22
   c:	d5fc      	bpl.n	8 <USART_Write+0x8>
   e:	61c1      	str	r1, [r0, #28]
  10:	e008      	b.n	24 <USART_Write+0x24>
  12:	9b01      	ldr	r3, [sp, #4]
  14:	b133      	cbz	r3, 24 <USART_Write+0x24>
  16:	9b01      	ldr	r3, [sp, #4]
  18:	3b01      	subs	r3, #1
  1a:	9301      	str	r3, [sp, #4]
  1c:	6943      	ldr	r3, [r0, #20]
  1e:	059b      	lsls	r3, r3, #22
  20:	d5f7      	bpl.n	12 <USART_Write+0x12>
  22:	e7f4      	b.n	e <USART_Write+0xe>
  24:	b002      	add	sp, #8
  26:	4770      	bx	lr

Disassembly of section .text.USART_WriteBuffer:

00000000 <USART_WriteBuffer>:
   0:	f8d0 310c 	ldr.w	r3, [r0, #268]	; 0x10c
   4:	b95b      	cbnz	r3, 1e <USART_WriteBuffer+0x1e>
   6:	f8d0 311c 	ldr.w	r3, [r0, #284]	; 0x11c
   a:	b943      	cbnz	r3, 1e <USART_WriteBuffer+0x1e>
   c:	f44f 7380 	mov.w	r3, #256	; 0x100
  10:	f8c0 1108 	str.w	r1, [r0, #264]	; 0x108
  14:	f8c0 210c 	str.w	r2, [r0, #268]	; 0x10c
  18:	f8c0 3120 	str.w	r3, [r0, #288]	; 0x120
  1c:	e006      	b.n	2c <USART_WriteBuffer+0x2c>
  1e:	f8d0 311c 	ldr.w	r3, [r0, #284]	; 0x11c
  22:	b92b      	cbnz	r3, 30 <USART_WriteBuffer+0x30>
  24:	f8c0 1118 	str.w	r1, [r0, #280]	; 0x118
  28:	f8c0 211c 	str.w	r2, [r0, #284]	; 0x11c
  2c:	2001      	movs	r0, #1
  2e:	4770      	bx	lr
  30:	2000      	movs	r0, #0
  32:	4770      	bx	lr

Disassembly of section .text.USART_Read:

00000000 <USART_Read>:
   0:	b082      	sub	sp, #8
   2:	9101      	str	r1, [sp, #4]
   4:	9b01      	ldr	r3, [sp, #4]
   6:	b953      	cbnz	r3, 1e <USART_Read+0x1e>
   8:	6943      	ldr	r3, [r0, #20]
   a:	07da      	lsls	r2, r3, #31
   c:	d5fc      	bpl.n	8 <USART_Read+0x8>
   e:	6980      	ldr	r0, [r0, #24]
  10:	b280      	uxth	r0, r0
  12:	e009      	b.n	28 <USART_Read+0x28>
  14:	9b01      	ldr	r3, [sp, #4]
  16:	b133      	cbz	r3, 26 <USART_Read+0x26>
  18:	9b01      	ldr	r3, [sp, #4]
  1a:	3b01      	subs	r3, #1
  1c:	9301      	str	r3, [sp, #4]
  1e:	6943      	ldr	r3, [r0, #20]
  20:	07db      	lsls	r3, r3, #31
  22:	d5f7      	bpl.n	14 <USART_Read+0x14>
  24:	e7f3      	b.n	e <USART_Read+0xe>
  26:	4618      	mov	r0, r3
  28:	b002      	add	sp, #8
  2a:	4770      	bx	lr

Disassembly of section .text.USART_ReadBuffer:

00000000 <USART_ReadBuffer>:
   0:	f8d0 3104 	ldr.w	r3, [r0, #260]	; 0x104
   4:	b953      	cbnz	r3, 1c <USART_ReadBuffer+0x1c>
   6:	f8d0 3114 	ldr.w	r3, [r0, #276]	; 0x114
   a:	b93b      	cbnz	r3, 1c <USART_ReadBuffer+0x1c>
   c:	2301      	movs	r3, #1
   e:	f8c0 1100 	str.w	r1, [r0, #256]	; 0x100
  12:	f8c0 2104 	str.w	r2, [r0, #260]	; 0x104
  16:	f8c0 3120 	str.w	r3, [r0, #288]	; 0x120
  1a:	e006      	b.n	2a <USART_ReadBuffer+0x2a>
  1c:	f8d0 3114 	ldr.w	r3, [r0, #276]	; 0x114
  20:	b92b      	cbnz	r3, 2e <USART_ReadBuffer+0x2e>
  22:	f8c0 1110 	str.w	r1, [r0, #272]	; 0x110
  26:	f8c0 2114 	str.w	r2, [r0, #276]	; 0x114
  2a:	2001      	movs	r0, #1
  2c:	4770      	bx	lr
  2e:	2000      	movs	r0, #0
  30:	4770      	bx	lr

Disassembly of section .text.USART_IsDataAvailable:

00000000 <USART_IsDataAvailable>:
   0:	6940      	ldr	r0, [r0, #20]
   2:	f000 0001 	and.w	r0, r0, #1
   6:	4770      	bx	lr

Disassembly of section .text.USART_SetIrdaFilter:

00000000 <USART_SetIrdaFilter>:
   0:	b510      	push	{r4, lr}
   2:	b930      	cbnz	r0, 12 <USART_SetIrdaFilter+0x12>
   4:	4804      	ldr	r0, [pc, #16]	; (18 <USART_SetIrdaFilter+0x18>)
   6:	f240 1157 	movw	r1, #343	; 0x157
   a:	4a04      	ldr	r2, [pc, #16]	; (1c <USART_SetIrdaFilter+0x1c>)
   c:	4b04      	ldr	r3, [pc, #16]	; (20 <USART_SetIrdaFilter+0x20>)
   e:	4c05      	ldr	r4, [pc, #20]	; (24 <USART_SetIrdaFilter+0x24>)
  10:	47a0      	blx	r4
  12:	64c1      	str	r1, [r0, #76]	; 0x4c
  14:	bd10      	pop	{r4, pc}
  16:	bf00      	nop
	...
  20:	00000012 	.word	0x00000012
  24:	00000000 	.word	0x00000000

Disassembly of section .text.USART_PutChar:

00000000 <USART_PutChar>:
   0:	6943      	ldr	r3, [r0, #20]
   2:	059a      	lsls	r2, r3, #22
   4:	d5fc      	bpl.n	0 <USART_PutChar>
   6:	61c1      	str	r1, [r0, #28]
   8:	6943      	ldr	r3, [r0, #20]
   a:	059b      	lsls	r3, r3, #22
   c:	d5fc      	bpl.n	8 <USART_PutChar+0x8>
   e:	4770      	bx	lr

Disassembly of section .text.USART_IsRxReady:

00000000 <USART_IsRxReady>:
   0:	6940      	ldr	r0, [r0, #20]
   2:	f000 0001 	and.w	r0, r0, #1
   6:	4770      	bx	lr

Disassembly of section .text.USART_GetStatus:

00000000 <USART_GetStatus>:
   0:	6940      	ldr	r0, [r0, #20]
   2:	4770      	bx	lr

Disassembly of section .text.USART_EnableIt:

00000000 <USART_EnableIt>:
   0:	6081      	str	r1, [r0, #8]
   2:	4770      	bx	lr

Disassembly of section .text.USART_DisableIt:

00000000 <USART_DisableIt>:
   0:	60c1      	str	r1, [r0, #12]
   2:	4770      	bx	lr

Disassembly of section .text.USART_GetChar:

00000000 <USART_GetChar>:
   0:	6943      	ldr	r3, [r0, #20]
   2:	07db      	lsls	r3, r3, #31
   4:	d5fc      	bpl.n	0 <USART_GetChar>
   6:	6980      	ldr	r0, [r0, #24]
   8:	b2c0      	uxtb	r0, r0
   a:	4770      	bx	lr

wdt.o:     file format elf32-littlearm


Disassembly of section .text.WDT_Enable:

00000000 <WDT_Enable>:
   0:	6041      	str	r1, [r0, #4]
   2:	4770      	bx	lr

Disassembly of section .text.WDT_Disable:

00000000 <WDT_Disable>:
   0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
   4:	6043      	str	r3, [r0, #4]
   6:	4770      	bx	lr

Disassembly of section .text.WDT_Restart:

00000000 <WDT_Restart>:
   0:	4b01      	ldr	r3, [pc, #4]	; (8 <WDT_Enable+0x8>)
   2:	6003      	str	r3, [r0, #0]
   4:	4770      	bx	lr
   6:	bf00      	nop
   8:	a5000001 	.word	0xa5000001

Disassembly of section .text.WDT_GetStatus:

00000000 <WDT_GetStatus>:
   0:	6880      	ldr	r0, [r0, #8]
   2:	f000 0003 	and.w	r0, r0, #3
   6:	4770      	bx	lr

Disassembly of section .text.WDT_GetPeriod:

00000000 <WDT_GetPeriod>:
   0:	1f02      	subs	r2, r0, #4
   2:	f643 637c 	movw	r3, #15996	; 0x3e7c
   6:	429a      	cmp	r2, r3
   8:	d805      	bhi.n	16 <WDT_Enable+0x16>
   a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
   e:	0200      	lsls	r0, r0, #8
  10:	fbb0 f0f3 	udiv	r0, r0, r3
  14:	4770      	bx	lr
  16:	2000      	movs	r0, #0
  18:	4770      	bx	lr

system_sam3s.o:     file format elf32-littlearm


Disassembly of section .text.SystemInit:

00000000 <SystemInit>:
   0:	4b1a      	ldr	r3, [pc, #104]	; (6c <SystemInit+0x6c>)
   2:	f44f 7240 	mov.w	r2, #768	; 0x300
   6:	601a      	str	r2, [r3, #0]
   8:	f5a3 63c0 	sub.w	r3, r3, #1536	; 0x600
   c:	6a1a      	ldr	r2, [r3, #32]
   e:	01d2      	lsls	r2, r2, #7
  10:	d502      	bpl.n	18 <SystemInit+0x18>
  12:	4a17      	ldr	r2, [pc, #92]	; (70 <SystemInit+0x70>)
  14:	621a      	str	r2, [r3, #32]
  16:	e005      	b.n	24 <SystemInit+0x24>
  18:	4a16      	ldr	r2, [pc, #88]	; (74 <SystemInit+0x74>)
  1a:	621a      	str	r2, [r3, #32]
  1c:	6e9a      	ldr	r2, [r3, #104]	; 0x68
  1e:	07d0      	lsls	r0, r2, #31
  20:	d5fc      	bpl.n	1c <SystemInit+0x1c>
  22:	e7f6      	b.n	12 <SystemInit+0x12>
  24:	6e99      	ldr	r1, [r3, #104]	; 0x68
  26:	4a14      	ldr	r2, [pc, #80]	; (78 <SystemInit+0x78>)
  28:	03c9      	lsls	r1, r1, #15
  2a:	d5fb      	bpl.n	24 <SystemInit+0x24>
  2c:	6b11      	ldr	r1, [r2, #48]	; 0x30
  2e:	f021 0103 	bic.w	r1, r1, #3
  32:	f041 0101 	orr.w	r1, r1, #1
  36:	6311      	str	r1, [r2, #48]	; 0x30
  38:	6e9a      	ldr	r2, [r3, #104]	; 0x68
  3a:	0712      	lsls	r2, r2, #28
  3c:	d5fc      	bpl.n	38 <SystemInit+0x38>
  3e:	490f      	ldr	r1, [pc, #60]	; (7c <SystemInit+0x7c>)
  40:	4a0d      	ldr	r2, [pc, #52]	; (78 <SystemInit+0x78>)
  42:	6291      	str	r1, [r2, #40]	; 0x28
  44:	6e9a      	ldr	r2, [r3, #104]	; 0x68
  46:	0790      	lsls	r0, r2, #30
  48:	d5fc      	bpl.n	44 <SystemInit+0x44>
  4a:	4a0b      	ldr	r2, [pc, #44]	; (78 <SystemInit+0x78>)
  4c:	2111      	movs	r1, #17
  4e:	6311      	str	r1, [r2, #48]	; 0x30
  50:	6e9a      	ldr	r2, [r3, #104]	; 0x68
  52:	0711      	lsls	r1, r2, #28
  54:	d5fc      	bpl.n	50 <SystemInit+0x50>
  56:	4a08      	ldr	r2, [pc, #32]	; (78 <SystemInit+0x78>)
  58:	2112      	movs	r1, #18
  5a:	6311      	str	r1, [r2, #48]	; 0x30
  5c:	6e9a      	ldr	r2, [r3, #104]	; 0x68
  5e:	0712      	lsls	r2, r2, #28
  60:	d5fc      	bpl.n	5c <SystemInit+0x5c>
  62:	4a07      	ldr	r2, [pc, #28]	; (80 <SystemInit+0x80>)
  64:	4b07      	ldr	r3, [pc, #28]	; (84 <SystemInit+0x84>)
  66:	601a      	str	r2, [r3, #0]
  68:	4770      	bx	lr
  6a:	bf00      	nop
  6c:	400e0a00 	.word	0x400e0a00
  70:	01370809 	.word	0x01370809
  74:	00370809 	.word	0x00370809
  78:	400e0400 	.word	0x400e0400
  7c:	201f3f03 	.word	0x201f3f03
  80:	03d09000 	.word	0x03d09000
  84:	00000000 	.word	0x00000000

Disassembly of section .text.SystemCoreClockUpdate:

00000000 <SystemCoreClockUpdate>:
   0:	4a2c      	ldr	r2, [pc, #176]	; (b4 <SystemCoreClockUpdate+0xb4>)
   2:	b510      	push	{r4, lr}
   4:	6b13      	ldr	r3, [r2, #48]	; 0x30
   6:	f003 0303 	and.w	r3, r3, #3
   a:	2b01      	cmp	r3, #1
   c:	4b2a      	ldr	r3, [pc, #168]	; (b8 <SystemCoreClockUpdate+0xb8>)
   e:	d00d      	beq.n	2c <SystemCoreClockUpdate+0x2c>
  10:	d303      	bcc.n	1a <SystemCoreClockUpdate+0x1a>
  12:	6a11      	ldr	r1, [r2, #32]
  14:	01cc      	lsls	r4, r1, #7
  16:	d51a      	bpl.n	4e <SystemCoreClockUpdate+0x4e>
  18:	e025      	b.n	66 <SystemCoreClockUpdate+0x66>
  1a:	4928      	ldr	r1, [pc, #160]	; (bc <SystemCoreClockUpdate+0xbc>)
  1c:	6949      	ldr	r1, [r1, #20]
  1e:	0608      	lsls	r0, r1, #24
  20:	bf4c      	ite	mi
  22:	f44f 4100 	movmi.w	r1, #32768	; 0x8000
  26:	f44f 41fa 	movpl.w	r1, #32000	; 0x7d00
  2a:	e030      	b.n	8e <SystemCoreClockUpdate+0x8e>
  2c:	6a11      	ldr	r1, [r2, #32]
  2e:	01c9      	lsls	r1, r1, #7
  30:	d40b      	bmi.n	4a <SystemCoreClockUpdate+0x4a>
  32:	4923      	ldr	r1, [pc, #140]	; (c0 <SystemCoreClockUpdate+0xc0>)
  34:	6019      	str	r1, [r3, #0]
  36:	6a11      	ldr	r1, [r2, #32]
  38:	f001 0170 	and.w	r1, r1, #112	; 0x70
  3c:	2910      	cmp	r1, #16
  3e:	d002      	beq.n	46 <SystemCoreClockUpdate+0x46>
  40:	2920      	cmp	r1, #32
  42:	d002      	beq.n	4a <SystemCoreClockUpdate+0x4a>
  44:	e024      	b.n	90 <SystemCoreClockUpdate+0x90>
  46:	491f      	ldr	r1, [pc, #124]	; (c4 <SystemCoreClockUpdate+0xc4>)
  48:	e021      	b.n	8e <SystemCoreClockUpdate+0x8e>
  4a:	491f      	ldr	r1, [pc, #124]	; (c8 <SystemCoreClockUpdate+0xc8>)
  4c:	e01f      	b.n	8e <SystemCoreClockUpdate+0x8e>
  4e:	491c      	ldr	r1, [pc, #112]	; (c0 <SystemCoreClockUpdate+0xc0>)
  50:	6019      	str	r1, [r3, #0]
  52:	6a11      	ldr	r1, [r2, #32]
  54:	f001 0170 	and.w	r1, r1, #112	; 0x70
  58:	2910      	cmp	r1, #16
  5a:	d002      	beq.n	62 <SystemCoreClockUpdate+0x62>
  5c:	2920      	cmp	r1, #32
  5e:	d002      	beq.n	66 <SystemCoreClockUpdate+0x66>
  60:	e003      	b.n	6a <SystemCoreClockUpdate+0x6a>
  62:	4918      	ldr	r1, [pc, #96]	; (c4 <SystemCoreClockUpdate+0xc4>)
  64:	e000      	b.n	68 <SystemCoreClockUpdate+0x68>
  66:	4918      	ldr	r1, [pc, #96]	; (c8 <SystemCoreClockUpdate+0xc8>)
  68:	6019      	str	r1, [r3, #0]
  6a:	6b10      	ldr	r0, [r2, #48]	; 0x30
  6c:	4911      	ldr	r1, [pc, #68]	; (b4 <SystemCoreClockUpdate+0xb4>)
  6e:	f000 0003 	and.w	r0, r0, #3
  72:	2802      	cmp	r0, #2
  74:	bf0b      	itete	eq
  76:	6a8c      	ldreq	r4, [r1, #40]	; 0x28
  78:	6acc      	ldrne	r4, [r1, #44]	; 0x2c
  7a:	6a88      	ldreq	r0, [r1, #40]	; 0x28
  7c:	6ac8      	ldrne	r0, [r1, #44]	; 0x2c
  7e:	6819      	ldr	r1, [r3, #0]
  80:	f3c4 440a 	ubfx	r4, r4, #16, #11
  84:	fb04 1101 	mla	r1, r4, r1, r1
  88:	b2c0      	uxtb	r0, r0
  8a:	fbb1 f1f0 	udiv	r1, r1, r0
  8e:	6019      	str	r1, [r3, #0]
  90:	6b12      	ldr	r2, [r2, #48]	; 0x30
  92:	f002 0270 	and.w	r2, r2, #112	; 0x70
  96:	2a70      	cmp	r2, #112	; 0x70
  98:	d104      	bne.n	a4 <SystemCoreClockUpdate+0xa4>
  9a:	681a      	ldr	r2, [r3, #0]
  9c:	2103      	movs	r1, #3
  9e:	fbb2 f2f1 	udiv	r2, r2, r1
  a2:	e005      	b.n	b0 <SystemCoreClockUpdate+0xb0>
  a4:	4a03      	ldr	r2, [pc, #12]	; (b4 <SystemCoreClockUpdate+0xb4>)
  a6:	6b11      	ldr	r1, [r2, #48]	; 0x30
  a8:	681a      	ldr	r2, [r3, #0]
  aa:	f3c1 1102 	ubfx	r1, r1, #4, #3
  ae:	40ca      	lsrs	r2, r1
  b0:	601a      	str	r2, [r3, #0]
  b2:	bd10      	pop	{r4, pc}
  b4:	400e0400 	.word	0x400e0400
  b8:	00000000 	.word	0x00000000
  bc:	400e1410 	.word	0x400e1410
  c0:	003d0900 	.word	0x003d0900
  c4:	007a1200 	.word	0x007a1200
  c8:	00b71b00 	.word	0x00b71b00

Disassembly of section .text.system_init_flash:

00000000 <system_init_flash>:
   0:	4b0a      	ldr	r3, [pc, #40]	; (2c <system_init_flash+0x2c>)
   2:	4298      	cmp	r0, r3
   4:	4b0a      	ldr	r3, [pc, #40]	; (30 <system_init_flash+0x30>)
   6:	d801      	bhi.n	c <system_init_flash+0xc>
   8:	2200      	movs	r2, #0
   a:	e00c      	b.n	26 <system_init_flash+0x26>
   c:	4a09      	ldr	r2, [pc, #36]	; (34 <system_init_flash+0x34>)
   e:	4290      	cmp	r0, r2
  10:	d802      	bhi.n	18 <system_init_flash+0x18>
  12:	f44f 7280 	mov.w	r2, #256	; 0x100
  16:	e006      	b.n	26 <system_init_flash+0x26>
  18:	4a07      	ldr	r2, [pc, #28]	; (38 <system_init_flash+0x38>)
  1a:	4290      	cmp	r0, r2
  1c:	bf94      	ite	ls
  1e:	f44f 7200 	movls.w	r2, #512	; 0x200
  22:	f44f 7240 	movhi.w	r2, #768	; 0x300
  26:	601a      	str	r2, [r3, #0]
  28:	4770      	bx	lr
  2a:	bf00      	nop
  2c:	0103663f 	.word	0x0103663f
  30:	400e0a00 	.word	0x400e0a00
  34:	01c9c37f 	.word	0x01c9c37f
  38:	0337f97f 	.word	0x0337f97f

startup_sam3s.o:     file format elf32-littlearm


Disassembly of section .text.Dummy_Handler:

00000000 <Dummy_Handler>:
   0:	e7fe      	b.n	0 <Dummy_Handler>

Disassembly of section .text.Reset_Handler:

00000000 <Reset_Handler>:
   0:	4b16      	ldr	r3, [pc, #88]	; (5c <Reset_Handler+0x5c>)
   2:	4a17      	ldr	r2, [pc, #92]	; (60 <Reset_Handler+0x60>)
   4:	b510      	push	{r4, lr}
   6:	4293      	cmp	r3, r2
   8:	461c      	mov	r4, r3
   a:	d001      	beq.n	10 <Reset_Handler+0x10>
   c:	2300      	movs	r3, #0
   e:	e001      	b.n	14 <Reset_Handler+0x14>
  10:	4b14      	ldr	r3, [pc, #80]	; (64 <Reset_Handler+0x64>)
  12:	e007      	b.n	24 <Reset_Handler+0x24>
  14:	4914      	ldr	r1, [pc, #80]	; (68 <Reset_Handler+0x68>)
  16:	18d0      	adds	r0, r2, r3
  18:	4288      	cmp	r0, r1
  1a:	d2f9      	bcs.n	10 <Reset_Handler+0x10>
  1c:	58e1      	ldr	r1, [r4, r3]
  1e:	50d1      	str	r1, [r2, r3]
  20:	3304      	adds	r3, #4
  22:	e7f7      	b.n	14 <Reset_Handler+0x14>
  24:	4a11      	ldr	r2, [pc, #68]	; (6c <Reset_Handler+0x6c>)
  26:	4293      	cmp	r3, r2
  28:	d203      	bcs.n	32 <Reset_Handler+0x32>
  2a:	2200      	movs	r2, #0
  2c:	f843 2b04 	str.w	r2, [r3], #4
  30:	e7f8      	b.n	24 <Reset_Handler+0x24>
  32:	490f      	ldr	r1, [pc, #60]	; (70 <Reset_Handler+0x70>)
  34:	4b0f      	ldr	r3, [pc, #60]	; (74 <Reset_Handler+0x74>)
  36:	f021 4260 	bic.w	r2, r1, #3758096384	; 0xe0000000
  3a:	f101 4160 	add.w	r1, r1, #3758096384	; 0xe0000000
  3e:	f022 027f 	bic.w	r2, r2, #127	; 0x7f
  42:	f5b1 4f80 	cmp.w	r1, #16384	; 0x4000
  46:	609a      	str	r2, [r3, #8]
  48:	d203      	bcs.n	52 <Reset_Handler+0x52>
  4a:	689a      	ldr	r2, [r3, #8]
  4c:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
  50:	609a      	str	r2, [r3, #8]
  52:	4b09      	ldr	r3, [pc, #36]	; (78 <Reset_Handler+0x78>)
  54:	4798      	blx	r3
  56:	4b09      	ldr	r3, [pc, #36]	; (7c <Reset_Handler+0x7c>)
  58:	4798      	blx	r3
  5a:	e7fe      	b.n	5a <Reset_Handler+0x5a>
	...
  74:	e000ed00 	.word	0xe000ed00
	...
