
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+4288 (git sha1 b2e97174, x86_64-conda_cos6-linux-gnu-gcc 1.24.0.133_b0863d8_dirty -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/home/runner/work/conda-eda/conda-eda/workdir/conda-env/conda-bld/yosys_1630451134687/work=/usr/local/src/conda/yosys-0.9_5586_gb2e97174 -fdebug-prefix-map=/home/johan/miniconda3/envs/fpga=/usr/local/src/conda-prefix -fPIC -Os -fno-merge-constants)


-- Executing script file `board_75e.ys' --

1. Executing Verilog-2005 frontend: /home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v
Parsing Verilog input from `/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v' to AST representation.
Storing AST representation for module `$abstract\i2s_codec'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: /home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v
Parsing Verilog input from `/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v' to AST representation.
Warning: Literal has a width of 3 bit, but value requires 4 bit. (/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2310)
Warning: Encountered `translate_off' comment! Such legacy hot comments are supported by Yosys, but are not part of any formal language specification. Using a portable and standards-compliant construct such as `ifdef is recommended!
Storing AST representation for module `$abstract\lm32_cpu'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: /home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_instruction_unit.v
Parsing Verilog input from `/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_instruction_unit.v' to AST representation.
Storing AST representation for module `$abstract\lm32_instruction_unit'.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: /home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v
Parsing Verilog input from `/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v' to AST representation.
Storing AST representation for module `$abstract\lm32_decoder'.
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: /home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_load_store_unit.v
Parsing Verilog input from `/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_load_store_unit.v' to AST representation.
Storing AST representation for module `$abstract\lm32_load_store_unit'.
Successfully finished Verilog frontend.

6. Executing Verilog-2005 frontend: /home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_adder.v
Parsing Verilog input from `/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_adder.v' to AST representation.
Storing AST representation for module `$abstract\lm32_adder'.
Successfully finished Verilog frontend.

7. Executing Verilog-2005 frontend: /home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_addsub.v
Parsing Verilog input from `/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_addsub.v' to AST representation.
Storing AST representation for module `$abstract\lm32_addsub'.
Successfully finished Verilog frontend.

8. Executing Verilog-2005 frontend: /home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_logic_op.v
Parsing Verilog input from `/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_logic_op.v' to AST representation.
Storing AST representation for module `$abstract\lm32_logic_op'.
Successfully finished Verilog frontend.

9. Executing Verilog-2005 frontend: /home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_shifter.v
Parsing Verilog input from `/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_shifter.v' to AST representation.
Storing AST representation for module `$abstract\lm32_shifter'.
Successfully finished Verilog frontend.

10. Executing Verilog-2005 frontend: /home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_multiplier.v
Parsing Verilog input from `/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_multiplier.v' to AST representation.
Storing AST representation for module `$abstract\lm32_multiplier'.
Successfully finished Verilog frontend.

11. Executing Verilog-2005 frontend: /home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_mc_arithmetic.v
Parsing Verilog input from `/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_mc_arithmetic.v' to AST representation.
Storing AST representation for module `$abstract\lm32_mc_arithmetic'.
Successfully finished Verilog frontend.

12. Executing Verilog-2005 frontend: /home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_interrupt.v
Parsing Verilog input from `/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_interrupt.v' to AST representation.
Storing AST representation for module `$abstract\lm32_interrupt'.
Successfully finished Verilog frontend.

13. Executing Verilog-2005 frontend: /home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v
Parsing Verilog input from `/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v' to AST representation.
Storing AST representation for module `$abstract\lm32_ram'.
Successfully finished Verilog frontend.

14. Executing Verilog-2005 frontend: /home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_dp_ram.v
Parsing Verilog input from `/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_dp_ram.v' to AST representation.
Storing AST representation for module `$abstract\lm32_dp_ram'.
Successfully finished Verilog frontend.

15. Executing Verilog-2005 frontend: /home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_icache.v
Parsing Verilog input from `/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_icache.v' to AST representation.
Storing AST representation for module `$abstract\lm32_icache'.
Successfully finished Verilog frontend.

16. Executing Verilog-2005 frontend: /home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_dcache.v
Parsing Verilog input from `/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_dcache.v' to AST representation.
Storing AST representation for module `$abstract\lm32_dcache'.
Successfully finished Verilog frontend.

17. Executing Verilog-2005 frontend: /home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_debug.v
Parsing Verilog input from `/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_debug.v' to AST representation.
Successfully finished Verilog frontend.

18. Executing Verilog-2005 frontend: /home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_itlb.v
Parsing Verilog input from `/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_itlb.v' to AST representation.
Successfully finished Verilog frontend.

19. Executing Verilog-2005 frontend: /home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_dtlb.v
Parsing Verilog input from `/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_dtlb.v' to AST representation.
Successfully finished Verilog frontend.

20. Executing Verilog-2005 frontend: /home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v
Parsing Verilog input from `/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v' to AST representation.
Storing AST representation for module `$abstract\board_75e'.
Successfully finished Verilog frontend.

21. Executing ATTRMAP pass (move or copy attributes).

22. Executing SYNTH_ECP5 pass.

22.1. Executing Verilog-2005 frontend: /home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v
Parsing Verilog input from `/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\$__ABC9_LUT5'.
Generating RTLIL representation for module `\$__ABC9_LUT6'.
Generating RTLIL representation for module `\$__ABC9_LUT7'.
Generating RTLIL representation for module `\L6MUX21'.
Generating RTLIL representation for module `\CCU2C'.
Generating RTLIL representation for module `\TRELLIS_RAM16X2'.
Generating RTLIL representation for module `\PFUMX'.
Generating RTLIL representation for module `\TRELLIS_DPR16X4'.
Generating RTLIL representation for module `\DPR16X4C'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\TRELLIS_FF'.
Generating RTLIL representation for module `\TRELLIS_IO'.
Generating RTLIL representation for module `\INV'.
Generating RTLIL representation for module `\TRELLIS_SLICE'.
Generating RTLIL representation for module `\DP16KD'.
Generating RTLIL representation for module `\FD1P3AX'.
Generating RTLIL representation for module `\FD1P3AY'.
Generating RTLIL representation for module `\FD1P3BX'.
Generating RTLIL representation for module `\FD1P3DX'.
Generating RTLIL representation for module `\FD1P3IX'.
Generating RTLIL representation for module `\FD1P3JX'.
Generating RTLIL representation for module `\FD1S3AX'.
Generating RTLIL representation for module `\FD1S3AY'.
Generating RTLIL representation for module `\FD1S3BX'.
Generating RTLIL representation for module `\FD1S3DX'.
Generating RTLIL representation for module `\FD1S3IX'.
Generating RTLIL representation for module `\FD1S3JX'.
Generating RTLIL representation for module `\IFS1P3BX'.
Generating RTLIL representation for module `\IFS1P3DX'.
Generating RTLIL representation for module `\IFS1P3IX'.
Generating RTLIL representation for module `\IFS1P3JX'.
Generating RTLIL representation for module `\OFS1P3BX'.
Generating RTLIL representation for module `\OFS1P3DX'.
Generating RTLIL representation for module `\OFS1P3IX'.
Generating RTLIL representation for module `\OFS1P3JX'.
Generating RTLIL representation for module `\IB'.
Generating RTLIL representation for module `\IBPU'.
Generating RTLIL representation for module `\IBPD'.
Generating RTLIL representation for module `\OB'.
Generating RTLIL representation for module `\OBZ'.
Generating RTLIL representation for module `\OBZPU'.
Generating RTLIL representation for module `\OBZPD'.
Generating RTLIL representation for module `\OBCO'.
Generating RTLIL representation for module `\BB'.
Generating RTLIL representation for module `\BBPU'.
Generating RTLIL representation for module `\BBPD'.
Generating RTLIL representation for module `\ILVDS'.
Generating RTLIL representation for module `\OLVDS'.
Successfully finished Verilog frontend.

22.2. Executing Verilog-2005 frontend: /home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v
Parsing Verilog input from `/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v' to AST representation.
Generating RTLIL representation for module `\MULT18X18D'.
Generating RTLIL representation for module `\ALU54B'.
Generating RTLIL representation for module `\EHXPLLL'.
Generating RTLIL representation for module `\DTR'.
Generating RTLIL representation for module `\OSCG'.
Generating RTLIL representation for module `\USRMCLK'.
Generating RTLIL representation for module `\JTAGG'.
Generating RTLIL representation for module `\DELAYF'.
Generating RTLIL representation for module `\DELAYG'.
Generating RTLIL representation for module `\IDDRX1F'.
Generating RTLIL representation for module `\IDDRX2F'.
Generating RTLIL representation for module `\IDDR71B'.
Generating RTLIL representation for module `\IDDRX2DQA'.
Generating RTLIL representation for module `\ODDRX1F'.
Generating RTLIL representation for module `\ODDRX2F'.
Generating RTLIL representation for module `\ODDR71B'.
Generating RTLIL representation for module `\OSHX2A'.
Generating RTLIL representation for module `\ODDRX2DQA'.
Generating RTLIL representation for module `\ODDRX2DQSB'.
Generating RTLIL representation for module `\TSHX2DQA'.
Generating RTLIL representation for module `\TSHX2DQSA'.
Generating RTLIL representation for module `\DQSBUFM'.
Generating RTLIL representation for module `\DDRDLLA'.
Generating RTLIL representation for module `\DLLDELD'.
Generating RTLIL representation for module `\CLKDIVF'.
Generating RTLIL representation for module `\ECLKSYNCB'.
Generating RTLIL representation for module `\ECLKBRIDGECS'.
Generating RTLIL representation for module `\DCCA'.
Generating RTLIL representation for module `\DCSC'.
Generating RTLIL representation for module `\DCUA'.
Generating RTLIL representation for module `\EXTREFB'.
Generating RTLIL representation for module `\PCSCLKDIV'.
Generating RTLIL representation for module `\PUR'.
Generating RTLIL representation for module `\GSR'.
Generating RTLIL representation for module `\SGSR'.
Generating RTLIL representation for module `\PDPW16KD'.
Successfully finished Verilog frontend.

22.3. Executing HIERARCHY pass (managing design hierarchy).

22.4. Executing AST frontend in derive mode using pre-parsed AST for module `\board_75e'.
Generating RTLIL representation for module `\board_75e'.
Warning: wire '\__main___sample_dat_o_storage' is assigned in a block at /home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1659.9-1659.88.
Warning: wire '\__main___sample_dat_o_storage' is assigned in a block at /home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1848.9-1848.46.

22.4.1. Analyzing design hierarchy..
Top module:  \board_75e
Parameter \eba_reset = 0

22.4.2. Executing AST frontend in derive mode using pre-parsed AST for module `\lm32_cpu'.
Parameter \eba_reset = 0
Generating RTLIL representation for module `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000'.
/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:1060: Warning: Identifier `\load_q_m' is implicitly declared.
/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:1061: Warning: Identifier `\store_q_m' is implicitly declared.
/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:1219: Warning: Identifier `\eret_k_q_x' is implicitly declared.
/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:1225: Warning: Identifier `\csr_write_enable_k_q_x' is implicitly declared.
/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2079: Warning: Identifier `\q_d' is implicitly declared.
/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2128: Warning: Identifier `\q_m' is implicitly declared.

22.4.3. Executing AST frontend in derive mode using pre-parsed AST for module `\i2s_codec'.
Generating RTLIL representation for module `\i2s_codec'.
Warning: reg '\i2s_ws' is assigned in a continuous assignment at /home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:89.9-89.24.

22.4.4. Analyzing design hierarchy..
Top module:  \board_75e
Used module:     $paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000
Used module:     \i2s_codec

22.4.5. Executing AST frontend in derive mode using pre-parsed AST for module `\lm32_interrupt'.
Generating RTLIL representation for module `\lm32_interrupt'.
/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_interrupt.v:166: Warning: Identifier `\ie_csr_read_data' is implicitly declared.
/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_interrupt.v:175: Warning: Identifier `\ip_csr_read_data' is implicitly declared.
/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_interrupt.v:176: Warning: Identifier `\im_csr_read_data' is implicitly declared.

22.4.6. Executing AST frontend in derive mode using pre-parsed AST for module `\lm32_mc_arithmetic'.
Generating RTLIL representation for module `\lm32_mc_arithmetic'.

22.4.7. Executing AST frontend in derive mode using pre-parsed AST for module `\lm32_multiplier'.
Generating RTLIL representation for module `\lm32_multiplier'.

22.4.8. Executing AST frontend in derive mode using pre-parsed AST for module `\lm32_shifter'.
Generating RTLIL representation for module `\lm32_shifter'.

22.4.9. Executing AST frontend in derive mode using pre-parsed AST for module `\lm32_logic_op'.
Generating RTLIL representation for module `\lm32_logic_op'.

22.4.10. Executing AST frontend in derive mode using pre-parsed AST for module `\lm32_adder'.
Generating RTLIL representation for module `\lm32_adder'.
Parameter \associativity = 1
Parameter \sets = 256
Parameter \bytes_per_line = 16
Parameter \base_address = 0
Parameter \limit = 2147483647

22.4.11. Executing AST frontend in derive mode using pre-parsed AST for module `\lm32_load_store_unit'.
Parameter \associativity = 1
Parameter \sets = 256
Parameter \bytes_per_line = 16
Parameter \base_address = 0
Parameter \limit = 2147483647
Generating RTLIL representation for module `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_load_store_unit'.

22.4.12. Executing AST frontend in derive mode using pre-parsed AST for module `\lm32_decoder'.
Generating RTLIL representation for module `\lm32_decoder'.
/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:341: Warning: Identifier `\op_add' is implicitly declared.
/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:342: Warning: Identifier `\op_and' is implicitly declared.
/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:343: Warning: Identifier `\op_andhi' is implicitly declared.
/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:344: Warning: Identifier `\op_b' is implicitly declared.
/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:345: Warning: Identifier `\op_bi' is implicitly declared.
/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:346: Warning: Identifier `\op_be' is implicitly declared.
/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:347: Warning: Identifier `\op_bg' is implicitly declared.
/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:348: Warning: Identifier `\op_bge' is implicitly declared.
/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:349: Warning: Identifier `\op_bgeu' is implicitly declared.
/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:350: Warning: Identifier `\op_bgu' is implicitly declared.
/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:351: Warning: Identifier `\op_bne' is implicitly declared.
/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:352: Warning: Identifier `\op_call' is implicitly declared.
/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:353: Warning: Identifier `\op_calli' is implicitly declared.
/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:354: Warning: Identifier `\op_cmpe' is implicitly declared.
/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:355: Warning: Identifier `\op_cmpg' is implicitly declared.
/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:356: Warning: Identifier `\op_cmpge' is implicitly declared.
/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:357: Warning: Identifier `\op_cmpgeu' is implicitly declared.
/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:358: Warning: Identifier `\op_cmpgu' is implicitly declared.
/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:359: Warning: Identifier `\op_cmpne' is implicitly declared.
/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:361: Warning: Identifier `\op_divu' is implicitly declared.
/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:363: Warning: Identifier `\op_lb' is implicitly declared.
/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:364: Warning: Identifier `\op_lbu' is implicitly declared.
/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:365: Warning: Identifier `\op_lh' is implicitly declared.
/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:366: Warning: Identifier `\op_lhu' is implicitly declared.
/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:367: Warning: Identifier `\op_lw' is implicitly declared.
/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:369: Warning: Identifier `\op_modu' is implicitly declared.
/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:372: Warning: Identifier `\op_mul' is implicitly declared.
/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:374: Warning: Identifier `\op_nor' is implicitly declared.
/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:375: Warning: Identifier `\op_or' is implicitly declared.
/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:376: Warning: Identifier `\op_orhi' is implicitly declared.
/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:377: Warning: Identifier `\op_raise' is implicitly declared.
/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:378: Warning: Identifier `\op_rcsr' is implicitly declared.
/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:379: Warning: Identifier `\op_sb' is implicitly declared.
/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:381: Warning: Identifier `\op_sextb' is implicitly declared.
/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:382: Warning: Identifier `\op_sexth' is implicitly declared.
/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:384: Warning: Identifier `\op_sh' is implicitly declared.
/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:386: Warning: Identifier `\op_sl' is implicitly declared.
/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:388: Warning: Identifier `\op_sr' is implicitly declared.
/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:389: Warning: Identifier `\op_sru' is implicitly declared.
/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:390: Warning: Identifier `\op_sub' is implicitly declared.
/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:391: Warning: Identifier `\op_sw' is implicitly declared.
/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:392: Warning: Identifier `\op_user' is implicitly declared.
/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:393: Warning: Identifier `\op_wcsr' is implicitly declared.
/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:394: Warning: Identifier `\op_xnor' is implicitly declared.
/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:395: Warning: Identifier `\op_xor' is implicitly declared.
/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:398: Warning: Identifier `\arith' is implicitly declared.
/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:399: Warning: Identifier `\logical' is implicitly declared.
/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:400: Warning: Identifier `\cmp' is implicitly declared.
/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:403: Warning: Identifier `\bra' is implicitly declared.
/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:404: Warning: Identifier `\call' is implicitly declared.
/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:406: Warning: Identifier `\shift' is implicitly declared.
/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:416: Warning: Identifier `\sext' is implicitly declared.
/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:419: Warning: Identifier `\multiply' is implicitly declared.
Parameter \eba_reset = 0
Parameter \associativity = 1
Parameter \sets = 256
Parameter \bytes_per_line = 16
Parameter \base_address = 0
Parameter \limit = 2147483647

22.4.13. Executing AST frontend in derive mode using pre-parsed AST for module `\lm32_instruction_unit'.
Parameter \eba_reset = 0
Parameter \associativity = 1
Parameter \sets = 256
Parameter \bytes_per_line = 16
Parameter \base_address = 0
Parameter \limit = 2147483647
Generating RTLIL representation for module `$paramod$31b35bded91617e6467faa54c2d50f3b7fa24923\lm32_instruction_unit'.
/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_instruction_unit.v:0: Warning: System task `$display' outside initial block is unsupported.

22.4.14. Analyzing design hierarchy..
Top module:  \board_75e
Used module:     $paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000
Used module:         \lm32_interrupt
Used module:         \lm32_mc_arithmetic
Used module:         \lm32_multiplier
Used module:         \lm32_shifter
Used module:         \lm32_logic_op
Used module:         \lm32_adder
Used module:         $paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_load_store_unit
Used module:         \lm32_decoder
Used module:         $paramod$31b35bded91617e6467faa54c2d50f3b7fa24923\lm32_instruction_unit
Used module:     \i2s_codec

22.4.15. Executing AST frontend in derive mode using pre-parsed AST for module `\lm32_addsub'.
Generating RTLIL representation for module `\lm32_addsub'.
Parameter \associativity = 1
Parameter \sets = 256
Parameter \bytes_per_line = 16
Parameter \base_address = 0
Parameter \limit = 2147483647

22.4.16. Executing AST frontend in derive mode using pre-parsed AST for module `\lm32_dcache'.
Parameter \associativity = 1
Parameter \sets = 256
Parameter \bytes_per_line = 16
Parameter \base_address = 0
Parameter \limit = 2147483647
Generating RTLIL representation for module `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_dcache'.
Parameter \associativity = 1
Parameter \sets = 256
Parameter \bytes_per_line = 16
Parameter \base_address = 0
Parameter \limit = 2147483647

22.4.17. Executing AST frontend in derive mode using pre-parsed AST for module `\lm32_icache'.
Parameter \associativity = 1
Parameter \sets = 256
Parameter \bytes_per_line = 16
Parameter \base_address = 0
Parameter \limit = 2147483647
Generating RTLIL representation for module `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_icache'.

22.4.18. Analyzing design hierarchy..
Top module:  \board_75e
Used module:     $paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000
Used module:         \lm32_interrupt
Used module:         \lm32_mc_arithmetic
Used module:         \lm32_multiplier
Used module:         \lm32_shifter
Used module:         \lm32_logic_op
Used module:         \lm32_adder
Used module:             \lm32_addsub
Used module:         $paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_load_store_unit
Used module:             $paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_dcache
Used module:         \lm32_decoder
Used module:         $paramod$31b35bded91617e6467faa54c2d50f3b7fa24923\lm32_instruction_unit
Used module:             $paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_icache
Used module:     \i2s_codec
Parameter \data_width = 21
Parameter \address_width = 8

22.4.19. Executing AST frontend in derive mode using pre-parsed AST for module `\lm32_ram'.
Parameter \data_width = 21
Parameter \address_width = 8
Generating RTLIL representation for module `$paramod$f3303d10e1799d3cbc8660e13c29e3dbe3a7e282\lm32_ram'.
Parameter \data_width = 32
Parameter \address_width = 10

22.4.20. Executing AST frontend in derive mode using pre-parsed AST for module `\lm32_ram'.
Parameter \data_width = 32
Parameter \address_width = 10
Generating RTLIL representation for module `$paramod$4010069ac6e9a3a66f147c50990e990d300ac9d1\lm32_ram'.
Parameter \data_width = 21
Parameter \address_width = 8
Found cached RTLIL representation for module `$paramod$f3303d10e1799d3cbc8660e13c29e3dbe3a7e282\lm32_ram'.
Parameter \data_width = 32
Parameter \address_width = 10
Found cached RTLIL representation for module `$paramod$4010069ac6e9a3a66f147c50990e990d300ac9d1\lm32_ram'.

22.4.21. Analyzing design hierarchy..
Top module:  \board_75e
Used module:     $paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000
Used module:         \lm32_interrupt
Used module:         \lm32_mc_arithmetic
Used module:         \lm32_multiplier
Used module:         \lm32_shifter
Used module:         \lm32_logic_op
Used module:         \lm32_adder
Used module:             \lm32_addsub
Used module:         $paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_load_store_unit
Used module:             $paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_dcache
Used module:                 $paramod$f3303d10e1799d3cbc8660e13c29e3dbe3a7e282\lm32_ram
Used module:                 $paramod$4010069ac6e9a3a66f147c50990e990d300ac9d1\lm32_ram
Used module:         \lm32_decoder
Used module:         $paramod$31b35bded91617e6467faa54c2d50f3b7fa24923\lm32_instruction_unit
Used module:             $paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_icache
Used module:     \i2s_codec

22.4.22. Analyzing design hierarchy..
Top module:  \board_75e
Used module:     $paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000
Used module:         \lm32_interrupt
Used module:         \lm32_mc_arithmetic
Used module:         \lm32_multiplier
Used module:         \lm32_shifter
Used module:         \lm32_logic_op
Used module:         \lm32_adder
Used module:             \lm32_addsub
Used module:         $paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_load_store_unit
Used module:             $paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_dcache
Used module:                 $paramod$f3303d10e1799d3cbc8660e13c29e3dbe3a7e282\lm32_ram
Used module:                 $paramod$4010069ac6e9a3a66f147c50990e990d300ac9d1\lm32_ram
Used module:         \lm32_decoder
Used module:         $paramod$31b35bded91617e6467faa54c2d50f3b7fa24923\lm32_instruction_unit
Used module:             $paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_icache
Used module:     \i2s_codec
Removing unused module `$abstract\board_75e'.
Removing unused module `$abstract\lm32_dcache'.
Removing unused module `$abstract\lm32_icache'.
Removing unused module `$abstract\lm32_dp_ram'.
Removing unused module `$abstract\lm32_ram'.
Removing unused module `$abstract\lm32_interrupt'.
Removing unused module `$abstract\lm32_mc_arithmetic'.
Removing unused module `$abstract\lm32_multiplier'.
Removing unused module `$abstract\lm32_shifter'.
Removing unused module `$abstract\lm32_logic_op'.
Removing unused module `$abstract\lm32_addsub'.
Removing unused module `$abstract\lm32_adder'.
Removing unused module `$abstract\lm32_load_store_unit'.
Removing unused module `$abstract\lm32_decoder'.
Removing unused module `$abstract\lm32_instruction_unit'.
Removing unused module `$abstract\lm32_cpu'.
Removing unused module `$abstract\i2s_codec'.
Removed 17 unused modules.
Warning: Resizing cell port board_75e.i2s_codec.sample_dat_o from 1 bits to 16 bits.
Warning: Resizing cell port board_75e.i2s_codec.sample_addr from 1 bits to 5 bits.
Warning: Resizing cell port board_75e.i2s_codec.sample_dat_i from 1 bits to 16 bits.
Warning: Resizing cell port board_75e.i2s_codec.conf_res from 1 bits to 6 bits.
Warning: Resizing cell port board_75e.i2s_codec.conf_ratio from 1 bits to 5 bits.

22.5. Executing PROC pass (convert processes to netlists).

22.5.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\TRELLIS_DPR16X4.$proc$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:213$123'.
Found and cleaned up 1 empty switch in `\i2s_codec.$proc$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:123$1272'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:0$872'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:0$871'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:0$870'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:0$869'.
Cleaned up 2 empty switches.

22.5.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:350$223 in module TRELLIS_FF.
Marked 1 switch rules as full_case in process $proc$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:285$182 in module DPR16X4C.
Marked 1 switch rules as full_case in process $proc$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:221$124 in module TRELLIS_DPR16X4.
Marked 1 switch rules as full_case in process $proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:119$1821 in module $paramod$4010069ac6e9a3a66f147c50990e990d300ac9d1\lm32_ram.
Marked 1 switch rules as full_case in process $proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:119$1808 in module $paramod$f3303d10e1799d3cbc8660e13c29e3dbe3a7e282\lm32_ram.
Marked 2 switch rules as full_case in process $proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_icache.v:486$1800 in module $paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_icache.
Marked 2 switch rules as full_case in process $proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_icache.v:400$1784 in module $paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_icache.
Marked 1 switch rules as full_case in process $proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_icache.v:391$1782 in module $paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_icache.
Marked 1 switch rules as full_case in process $proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_dcache.v:509$1758 in module $paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_dcache.
Marked 1 switch rules as full_case in process $proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_dcache.v:328$1741 in module $paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_dcache.
Marked 2 switch rules as full_case in process $proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_dcache.v:450$1731 in module $paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_dcache.
Marked 1 switch rules as full_case in process $proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_dcache.v:441$1729 in module $paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_dcache.
Marked 1 switch rules as full_case in process $proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_instruction_unit.v:934$1688 in module $paramod$31b35bded91617e6467faa54c2d50f3b7fa24923\lm32_instruction_unit.
Marked 2 switch rules as full_case in process $proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_instruction_unit.v:743$1675 in module $paramod$31b35bded91617e6467faa54c2d50f3b7fa24923\lm32_instruction_unit.
Marked 2 switch rules as full_case in process $proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_instruction_unit.v:686$1667 in module $paramod$31b35bded91617e6467faa54c2d50f3b7fa24923\lm32_instruction_unit.
Marked 1 switch rules as full_case in process $proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_instruction_unit.v:649$1661 in module $paramod$31b35bded91617e6467faa54c2d50f3b7fa24923\lm32_instruction_unit.
Marked 5 switch rules as full_case in process $proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_instruction_unit.v:539$1650 in module $paramod$31b35bded91617e6467faa54c2d50f3b7fa24923\lm32_instruction_unit.
Marked 7 switch rules as full_case in process $proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:429$1595 in module lm32_decoder.
Marked 1 switch rules as full_case in process $proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_load_store_unit.v:859$1515 in module $paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_load_store_unit.
Marked 1 switch rules as full_case in process $proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_load_store_unit.v:817$1512 in module $paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_load_store_unit.
Marked 5 switch rules as full_case in process $proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_load_store_unit.v:683$1483 in module $paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_load_store_unit.
Marked 1 switch rules as full_case in process $proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_load_store_unit.v:632$1476 in module $paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_load_store_unit.
Marked 1 switch rules as full_case in process $proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_load_store_unit.v:518$1473 in module $paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_load_store_unit.
Marked 1 switch rules as full_case in process $proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_load_store_unit.v:507$1472 in module $paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_load_store_unit.
Marked 1 switch rules as full_case in process $proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_adder.v:123$1454 in module lm32_adder.
Marked 1 switch rules as full_case in process $proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_shifter.v:138$1417 in module lm32_shifter.
Marked 1 switch rules as full_case in process $proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_multiplier.v:98$1402 in module lm32_multiplier.
Marked 3 switch rules as full_case in process $proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_mc_arithmetic.v:169$1385 in module lm32_mc_arithmetic.
Marked 3 switch rules as full_case in process $proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_interrupt.v:232$1375 in module lm32_interrupt.
Marked 1 switch rules as full_case in process $proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_interrupt.v:181$1374 in module lm32_interrupt.
Marked 13 switch rules as full_case in process $proc$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:123$1272 in module i2s_codec.
Marked 4 switch rules as full_case in process $proc$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:90$1262 in module i2s_codec.
Marked 2 switch rules as full_case in process $proc$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:69$1255 in module i2s_codec.
Marked 1 switch rules as full_case in process $proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:3033$1243 in module $paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.
Marked 4 switch rules as full_case in process $proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2678$1213 in module $paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.
Marked 9 switch rules as full_case in process $proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2628$1189 in module $paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.
Marked 2 switch rules as full_case in process $proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2590$1179 in module $paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.
Marked 1 switch rules as full_case in process $proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2555$1171 in module $paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.
Marked 1 switch rules as full_case in process $proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2544$1168 in module $paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.
Marked 1 switch rules as full_case in process $proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2509$1161 in module $paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.
Removed 1 dead cases from process $proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2290$1160 in module $paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.
Marked 1 switch rules as full_case in process $proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2290$1160 in module $paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.
Marked 4 switch rules as full_case in process $proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:1892$1030 in module $paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.
Removed 1 dead cases from process $proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:1615$932 in module $paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.
Marked 1 switch rules as full_case in process $proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:1615$932 in module $paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.
Marked 1 switch rules as full_case in process $proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:1581$927 in module $paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.
Marked 3 switch rules as full_case in process $proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:1551$918 in module $paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.
Marked 3 switch rules as full_case in process $proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:1538$914 in module $paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.
Marked 1 switch rules as full_case in process $proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:1519$894 in module $paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.
Marked 1 switch rules as full_case in process $proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1981$632 in module board_75e.
Marked 1 switch rules as full_case in process $proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1960$622 in module board_75e.
Marked 4 switch rules as full_case in process $proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1923$594 in module board_75e.
Marked 4 switch rules as full_case in process $proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1900$568 in module board_75e.
Marked 8 switch rules as full_case in process $proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1414$513 in module board_75e.
Marked 1 switch rules as full_case in process $proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1392$511 in module board_75e.
Marked 1 switch rules as full_case in process $proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1381$510 in module board_75e.
Marked 1 switch rules as full_case in process $proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1370$509 in module board_75e.
Marked 1 switch rules as full_case in process $proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1359$508 in module board_75e.
Marked 1 switch rules as full_case in process $proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1348$507 in module board_75e.
Marked 1 switch rules as full_case in process $proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1337$506 in module board_75e.
Marked 1 switch rules as full_case in process $proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1326$505 in module board_75e.
Marked 1 switch rules as full_case in process $proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1315$504 in module board_75e.
Marked 1 switch rules as full_case in process $proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:893$354 in module board_75e.
Marked 1 switch rules as full_case in process $proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:855$340 in module board_75e.
Marked 1 switch rules as full_case in process $proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:825$329 in module board_75e.
Marked 1 switch rules as full_case in process $proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:728$305 in module board_75e.
Marked 1 switch rules as full_case in process $proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:686$302 in module board_75e.
Removed a total of 2 dead cases.

22.5.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 32 redundant assignments.
Promoted 469 assignments to connections.

22.5.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\TRELLIS_FF.$proc$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$227'.
  Set init value: \Q = 1'0
Found init rule in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:570$868'.
  Set init value: \builder_regs1 = 1'0
Found init rule in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:569$867'.
  Set init value: \builder_regs0 = 1'0
Found init rule in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:568$866'.
  Set init value: \builder_array_muxed7 = 2'00
Found init rule in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:567$865'.
  Set init value: \builder_array_muxed6 = 3'000
Found init rule in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:566$864'.
  Set init value: \builder_array_muxed5 = 1'0
Found init rule in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:565$863'.
  Set init value: \builder_array_muxed4 = 1'0
Found init rule in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:564$862'.
  Set init value: \builder_array_muxed3 = 1'0
Found init rule in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:563$861'.
  Set init value: \builder_array_muxed2 = 4'0000
Found init rule in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:562$860'.
  Set init value: \builder_array_muxed1 = 0
Found init rule in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:561$859'.
  Set init value: \builder_array_muxed0 = 30'000000000000000000000000000000
Found init rule in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:560$858'.
  Set init value: \builder_int_rst = 1'1
Found init rule in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:556$857'.
  Set init value: \builder_basesoc_next_state = 1'0
Found init rule in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:555$856'.
  Set init value: \builder_basesoc_state = 1'0
Found init rule in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:554$855'.
  Set init value: \__main___rx_data_rs232phyrx_next_value_ce1 = 1'0
Found init rule in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:553$854'.
  Set init value: \__main___rx_data_rs232phyrx_next_value1 = 8'00000000
Found init rule in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:552$853'.
  Set init value: \__main___rx_count_rs232phyrx_next_value_ce0 = 1'0
Found init rule in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:551$852'.
  Set init value: \__main___rx_count_rs232phyrx_next_value0 = 4'0000
Found init rule in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:550$851'.
  Set init value: \builder_basesoc_rs232phyrx_next_state = 1'0
Found init rule in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:549$850'.
  Set init value: \builder_basesoc_rs232phyrx_state = 1'0
Found init rule in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:548$849'.
  Set init value: \__main___tx_data_rs232phytx_next_value_ce2 = 1'0
Found init rule in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:547$848'.
  Set init value: \__main___tx_data_rs232phytx_next_value2 = 8'00000000
Found init rule in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:546$847'.
  Set init value: \__main___serial_tx_rs232phytx_next_value_ce1 = 1'0
Found init rule in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:545$846'.
  Set init value: \__main___serial_tx_rs232phytx_next_value1 = 1'0
Found init rule in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:544$845'.
  Set init value: \__main___tx_count_rs232phytx_next_value_ce0 = 1'0
Found init rule in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:543$844'.
  Set init value: \__main___tx_count_rs232phytx_next_value0 = 4'0000
Found init rule in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:542$843'.
  Set init value: \builder_basesoc_rs232phytx_next_state = 1'0
Found init rule in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:541$842'.
  Set init value: \builder_basesoc_rs232phytx_state = 1'0
Found init rule in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:534$841'.
  Set init value: \builder_csr_bankarray_csrbank4_rxfull_we = 1'0
Found init rule in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:532$840'.
  Set init value: \builder_csr_bankarray_csrbank4_rxfull_re = 1'0
Found init rule in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:530$839'.
  Set init value: \builder_csr_bankarray_csrbank4_txempty_we = 1'0
Found init rule in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:528$838'.
  Set init value: \builder_csr_bankarray_csrbank4_txempty_re = 1'0
Found init rule in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:526$837'.
  Set init value: \builder_csr_bankarray_csrbank4_ev_enable0_we = 1'0
Found init rule in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:524$836'.
  Set init value: \builder_csr_bankarray_csrbank4_ev_enable0_re = 1'0
Found init rule in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:522$835'.
  Set init value: \builder_csr_bankarray_csrbank4_ev_pending_we = 1'0
Found init rule in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:520$834'.
  Set init value: \builder_csr_bankarray_csrbank4_ev_pending_re = 1'0
Found init rule in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:518$833'.
  Set init value: \builder_csr_bankarray_csrbank4_ev_status_we = 1'0
Found init rule in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:516$832'.
  Set init value: \builder_csr_bankarray_csrbank4_ev_status_re = 1'0
Found init rule in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:514$831'.
  Set init value: \builder_csr_bankarray_csrbank4_rxempty_we = 1'0
Found init rule in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:512$830'.
  Set init value: \builder_csr_bankarray_csrbank4_rxempty_re = 1'0
Found init rule in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:510$829'.
  Set init value: \builder_csr_bankarray_csrbank4_txfull_we = 1'0
Found init rule in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:508$828'.
  Set init value: \builder_csr_bankarray_csrbank4_txfull_re = 1'0
Found init rule in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:507$827'.
  Set init value: \builder_csr_bankarray_interface4_bank_bus_dat_r = 0
Found init rule in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:501$826'.
  Set init value: \builder_csr_bankarray_csrbank3_ev_enable0_we = 1'0
Found init rule in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:499$825'.
  Set init value: \builder_csr_bankarray_csrbank3_ev_enable0_re = 1'0
Found init rule in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:497$824'.
  Set init value: \builder_csr_bankarray_csrbank3_ev_pending_we = 1'0
Found init rule in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:495$823'.
  Set init value: \builder_csr_bankarray_csrbank3_ev_pending_re = 1'0
Found init rule in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:493$822'.
  Set init value: \builder_csr_bankarray_csrbank3_ev_status_we = 1'0
Found init rule in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:491$821'.
  Set init value: \builder_csr_bankarray_csrbank3_ev_status_re = 1'0
Found init rule in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:489$820'.
  Set init value: \builder_csr_bankarray_csrbank3_value_we = 1'0
Found init rule in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:487$819'.
  Set init value: \builder_csr_bankarray_csrbank3_value_re = 1'0
Found init rule in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:485$818'.
  Set init value: \builder_csr_bankarray_csrbank3_update_value0_we = 1'0
Found init rule in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:483$817'.
  Set init value: \builder_csr_bankarray_csrbank3_update_value0_re = 1'0
Found init rule in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:481$816'.
  Set init value: \builder_csr_bankarray_csrbank3_en0_we = 1'0
Found init rule in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:479$815'.
  Set init value: \builder_csr_bankarray_csrbank3_en0_re = 1'0
Found init rule in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:477$814'.
  Set init value: \builder_csr_bankarray_csrbank3_reload0_we = 1'0
Found init rule in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:475$813'.
  Set init value: \builder_csr_bankarray_csrbank3_reload0_re = 1'0
Found init rule in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:473$812'.
  Set init value: \builder_csr_bankarray_csrbank3_load0_we = 1'0
Found init rule in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:471$811'.
  Set init value: \builder_csr_bankarray_csrbank3_load0_re = 1'0
Found init rule in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:470$810'.
  Set init value: \builder_csr_bankarray_interface3_bank_bus_dat_r = 0
Found init rule in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:464$809'.
  Set init value: \builder_csr_bankarray_csrbank2_out0_we = 1'0
Found init rule in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:462$808'.
  Set init value: \builder_csr_bankarray_csrbank2_out0_re = 1'0
Found init rule in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:461$807'.
  Set init value: \builder_csr_bankarray_interface2_bank_bus_dat_r = 0
Found init rule in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:457$806'.
  Set init value: \builder_csr_bankarray_sel_r = 1'0
Found init rule in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:453$805'.
  Set init value: \builder_csr_bankarray_sram_bus_dat_r = 0
Found init rule in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:447$804'.
  Set init value: \builder_csr_bankarray_csrbank1_ev_enable0_we = 1'0
Found init rule in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:445$803'.
  Set init value: \builder_csr_bankarray_csrbank1_ev_enable0_re = 1'0
Found init rule in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:443$802'.
  Set init value: \builder_csr_bankarray_csrbank1_ev_pending_we = 1'0
Found init rule in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:441$801'.
  Set init value: \builder_csr_bankarray_csrbank1_ev_pending_re = 1'0
Found init rule in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:439$800'.
  Set init value: \builder_csr_bankarray_csrbank1_ev_status_we = 1'0
Found init rule in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:437$799'.
  Set init value: \builder_csr_bankarray_csrbank1_ev_status_re = 1'0
Found init rule in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:435$798'.
  Set init value: \builder_csr_bankarray_csrbank1_sample_dat_o0_we = 1'0
Found init rule in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:433$797'.
  Set init value: \builder_csr_bankarray_csrbank1_sample_dat_o0_re = 1'0
Found init rule in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:431$796'.
  Set init value: \builder_csr_bankarray_csrbank1_conf_en0_we = 1'0
Found init rule in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:429$795'.
  Set init value: \builder_csr_bankarray_csrbank1_conf_en0_re = 1'0
Found init rule in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:427$794'.
  Set init value: \builder_csr_bankarray_csrbank1_conf_swap0_we = 1'0
Found init rule in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:425$793'.
  Set init value: \builder_csr_bankarray_csrbank1_conf_swap0_re = 1'0
Found init rule in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:423$792'.
  Set init value: \builder_csr_bankarray_csrbank1_conf_ratio0_we = 1'0
Found init rule in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:421$791'.
  Set init value: \builder_csr_bankarray_csrbank1_conf_ratio0_re = 1'0
Found init rule in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:419$790'.
  Set init value: \builder_csr_bankarray_csrbank1_conf_res0_we = 1'0
Found init rule in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:417$789'.
  Set init value: \builder_csr_bankarray_csrbank1_conf_res0_re = 1'0
Found init rule in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:415$788'.
  Set init value: \builder_csr_bankarray_csrbank1_sample_dat_i0_we = 1'0
Found init rule in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:413$787'.
  Set init value: \builder_csr_bankarray_csrbank1_sample_dat_i0_re = 1'0
Found init rule in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:411$786'.
  Set init value: \builder_csr_bankarray_csrbank1_mem_rdwr_we = 1'0
Found init rule in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:409$785'.
  Set init value: \builder_csr_bankarray_csrbank1_mem_rdwr_re = 1'0
Found init rule in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:407$784'.
  Set init value: \builder_csr_bankarray_csrbank1_evt_lsbf_we = 1'0
Found init rule in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:405$783'.
  Set init value: \builder_csr_bankarray_csrbank1_evt_lsbf_re = 1'0
Found init rule in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:403$782'.
  Set init value: \builder_csr_bankarray_csrbank1_evt_hsbf_we = 1'0
Found init rule in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:401$781'.
  Set init value: \builder_csr_bankarray_csrbank1_evt_hsbf_re = 1'0
Found init rule in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:399$780'.
  Set init value: \builder_csr_bankarray_csrbank1_sample_addr_we = 1'0
Found init rule in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:397$779'.
  Set init value: \builder_csr_bankarray_csrbank1_sample_addr_re = 1'0
Found init rule in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:396$778'.
  Set init value: \builder_csr_bankarray_interface1_bank_bus_dat_r = 0
Found init rule in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:390$777'.
  Set init value: \builder_csr_bankarray_csrbank0_bus_errors_we = 1'0
Found init rule in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:388$776'.
  Set init value: \builder_csr_bankarray_csrbank0_bus_errors_re = 1'0
Found init rule in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:386$775'.
  Set init value: \builder_csr_bankarray_csrbank0_scratch0_we = 1'0
Found init rule in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:384$774'.
  Set init value: \builder_csr_bankarray_csrbank0_scratch0_re = 1'0
Found init rule in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:382$773'.
  Set init value: \builder_csr_bankarray_csrbank0_reset0_we = 1'0
Found init rule in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:380$772'.
  Set init value: \builder_csr_bankarray_csrbank0_reset0_re = 1'0
Found init rule in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:379$771'.
  Set init value: \builder_csr_bankarray_interface0_bank_bus_dat_r = 0
Found init rule in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:375$770'.
  Set init value: \builder_count = 20'11110100001001000000
Found init rule in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:372$769'.
  Set init value: \builder_error = 1'0
Found init rule in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:371$768'.
  Set init value: \builder_slave_sel_r = 4'0000
Found init rule in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:370$767'.
  Set init value: \builder_slave_sel = 4'0000
Found init rule in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:369$766'.
  Set init value: \builder_grant = 1'0
Found init rule in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:363$765'.
  Set init value: \builder_shared_ack = 1'0
Found init rule in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:359$764'.
  Set init value: \builder_shared_dat_r = 0
Found init rule in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:352$762'.
  Set init value: \builder_basesoc_wishbone_ack = 1'0
Found init rule in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:348$761'.
  Set init value: \builder_basesoc_wishbone_dat_r = 0
Found init rule in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:344$760'.
  Set init value: \builder_basesoc_dat_w = 0
Found init rule in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:343$759'.
  Set init value: \builder_basesoc_we = 1'0
Found init rule in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:342$758'.
  Set init value: \builder_basesoc_adr = 14'00000000000000
Found init rule in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:341$757'.
  Set init value: \__main___re = 1'0
Found init rule in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:340$756'.
  Set init value: \__main___storage = 1'0
Found init rule in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:339$755'.
  Set init value: \__main___enable_re = 1'0
Found init rule in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:338$754'.
  Set init value: \__main___enable_storage = 1'0
Found init rule in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:336$753'.
  Set init value: \__main___pending_r = 1'0
Found init rule in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:335$752'.
  Set init value: \__main___pending_re = 1'0
Found init rule in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:331$751'.
  Set init value: \__main___status_re = 1'0
Found init rule in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:327$750'.
  Set init value: \__main___ok_trigger_d = 1'0
Found init rule in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:326$749'.
  Set init value: \__main___ok_clear = 1'0
Found init rule in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:324$747'.
  Set init value: \__main___ok_pending = 1'0
Found init rule in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:321$746'.
  Set init value: \__main___sample_dat_o_re = 1'0
Found init rule in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:319$745'.
  Set init value: \__main___conf_en_re = 1'0
Found init rule in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:318$744'.
  Set init value: \__main___conf_en_storage = 1'0
Found init rule in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:317$743'.
  Set init value: \__main___conf_swap_re = 1'0
Found init rule in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:316$742'.
  Set init value: \__main___conf_swap_storage = 1'0
Found init rule in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:315$741'.
  Set init value: \__main___conf_ratio_re = 1'0
Found init rule in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:314$740'.
  Set init value: \__main___conf_ratio_storage = 1'0
Found init rule in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:313$739'.
  Set init value: \__main___conf_res_re = 1'0
Found init rule in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:312$738'.
  Set init value: \__main___conf_res_storage = 1'0
Found init rule in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:311$737'.
  Set init value: \__main___sample_dat_i_re = 1'0
Found init rule in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:310$736'.
  Set init value: \__main___sample_dat_i_storage = 1'0
Found init rule in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:309$735'.
  Set init value: \__main___mem_rdwr_re = 1'0
Found init rule in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:306$734'.
  Set init value: \__main___evt_lsbf_re = 1'0
Found init rule in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:303$733'.
  Set init value: \__main___evt_hsbf_re = 1'0
Found init rule in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:300$732'.
  Set init value: \__main___sample_addr_re = 1'0
Found init rule in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:297$731'.
  Set init value: \__main___timer_value = 0
Found init rule in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:296$730'.
  Set init value: \__main___timer_enable_re = 1'0
Found init rule in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:295$729'.
  Set init value: \__main___timer_enable_storage = 1'0
Found init rule in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:293$728'.
  Set init value: \__main___timer_pending_r = 1'0
Found init rule in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:292$727'.
  Set init value: \__main___timer_pending_re = 1'0
Found init rule in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:288$726'.
  Set init value: \__main___timer_status_re = 1'0
Found init rule in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:284$725'.
  Set init value: \__main___timer_zero_trigger_d = 1'0
Found init rule in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:283$724'.
  Set init value: \__main___timer_zero_clear = 1'0
Found init rule in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:281$723'.
  Set init value: \__main___timer_zero_pending = 1'0
Found init rule in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:278$722'.
  Set init value: \__main___timer_value_re = 1'0
Found init rule in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:276$721'.
  Set init value: \__main___timer_value_status = 0
Found init rule in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:275$720'.
  Set init value: \__main___timer_update_value_re = 1'0
Found init rule in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:274$719'.
  Set init value: \__main___timer_update_value_storage = 1'0
Found init rule in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:273$718'.
  Set init value: \__main___timer_en_re = 1'0
Found init rule in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:272$717'.
  Set init value: \__main___timer_en_storage = 1'0
Found init rule in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:271$716'.
  Set init value: \__main___timer_reload_re = 1'0
Found init rule in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:270$715'.
  Set init value: \__main___timer_reload_storage = 0
Found init rule in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:269$714'.
  Set init value: \__main___timer_load_re = 1'0
Found init rule in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:268$713'.
  Set init value: \__main___timer_load_storage = 0
Found init rule in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:253$712'.
  Set init value: \__main___uart_rx_fifo_wrport_adr = 4'0000
Found init rule in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:252$711'.
  Set init value: \__main___uart_rx_fifo_consume = 4'0000
Found init rule in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:251$710'.
  Set init value: \__main___uart_rx_fifo_produce = 4'0000
Found init rule in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:249$708'.
  Set init value: \__main___uart_rx_fifo_level0 = 5'00000
Found init rule in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:242$707'.
  Set init value: \__main___uart_rx_fifo_readable = 1'0
Found init rule in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:216$706'.
  Set init value: \__main___uart_tx_fifo_wrport_adr = 4'0000
Found init rule in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:215$705'.
  Set init value: \__main___uart_tx_fifo_consume = 4'0000
Found init rule in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:214$704'.
  Set init value: \__main___uart_tx_fifo_produce = 4'0000
Found init rule in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:212$702'.
  Set init value: \__main___uart_tx_fifo_level0 = 5'00000
Found init rule in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:205$701'.
  Set init value: \__main___uart_tx_fifo_readable = 1'0
Found init rule in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:183$698'.
  Set init value: \__main___uart_rxfull_re = 1'0
Found init rule in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:180$697'.
  Set init value: \__main___uart_txempty_re = 1'0
Found init rule in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:177$696'.
  Set init value: \__main___uart_enable_re = 1'0
Found init rule in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:176$695'.
  Set init value: \__main___uart_enable_storage = 2'00
Found init rule in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:173$694'.
  Set init value: \__main___uart_pending_r = 2'00
Found init rule in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:172$693'.
  Set init value: \__main___uart_pending_re = 1'0
Found init rule in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:170$692'.
  Set init value: \__main___uart_pending_status = 2'00
Found init rule in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:167$691'.
  Set init value: \__main___uart_status_re = 1'0
Found init rule in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:165$690'.
  Set init value: \__main___uart_status_status = 2'00
Found init rule in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:162$689'.
  Set init value: \__main___uart_rx_trigger_d = 1'0
Found init rule in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:161$688'.
  Set init value: \__main___uart_rx_clear = 1'0
Found init rule in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:159$687'.
  Set init value: \__main___uart_rx_pending = 1'0
Found init rule in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:157$686'.
  Set init value: \__main___uart_tx_trigger_d = 1'0
Found init rule in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:156$685'.
  Set init value: \__main___uart_tx_clear = 1'0
Found init rule in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:154$684'.
  Set init value: \__main___uart_tx_pending = 1'0
Found init rule in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:151$683'.
  Set init value: \__main___uart_rxempty_re = 1'0
Found init rule in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:148$682'.
  Set init value: \__main___uart_txfull_re = 1'0
Found init rule in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:144$681'.
  Set init value: \__main___uart_rxtx_we = 1'0
Found init rule in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:142$680'.
  Set init value: \__main___uart_rxtx_re = 1'0
Found init rule in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:141$679'.
  Set init value: \__main___rx_rx_d = 1'0
Found init rule in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:139$678'.
  Set init value: \__main___rx_phase = 0
Found init rule in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:138$677'.
  Set init value: \__main___rx_tick = 1'0
Found init rule in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:137$676'.
  Set init value: \__main___rx_enable = 1'0
Found init rule in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:136$675'.
  Set init value: \__main___rx_count = 4'0000
Found init rule in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:135$674'.
  Set init value: \__main___rx_data = 8'00000000
Found init rule in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:134$673'.
  Set init value: \__main___rx_source_payload_data = 8'00000000
Found init rule in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:130$670'.
  Set init value: \__main___rx_source_valid = 1'0
Found init rule in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:129$669'.
  Set init value: \__main___tx_phase = 0
Found init rule in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:128$668'.
  Set init value: \__main___tx_tick = 1'0
Found init rule in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:127$667'.
  Set init value: \__main___tx_enable = 1'0
Found init rule in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:126$666'.
  Set init value: \__main___tx_count = 4'0000
Found init rule in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:125$665'.
  Set init value: \__main___tx_data = 8'00000000
Found init rule in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:121$664'.
  Set init value: \__main___tx_sink_ready = 1'0
Found init rule in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:118$663'.
  Set init value: \__main___sram1_we = 4'0000
Found init rule in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:110$660'.
  Set init value: \__main___interface1_ram_bus_ack = 1'0
Found init rule in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:102$659'.
  Set init value: \__main___sram0_we = 4'0000
Found init rule in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:94$656'.
  Set init value: \__main___interface0_ram_bus_ack = 1'0
Found init rule in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:80$653'.
  Set init value: \__main___ram_bus_ack = 1'0
Found init rule in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:71$652'.
  Set init value: \__main___lm32_interrupt = 0
Found init rule in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:47$651'.
  Set init value: \__main___bus_errors = 0
Found init rule in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:45$650'.
  Set init value: \__main___bus_errors_re = 1'0
Found init rule in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:42$649'.
  Set init value: \__main___scratch_re = 1'0
Found init rule in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:41$648'.
  Set init value: \__main___scratch_storage = 305419896
Found init rule in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:40$647'.
  Set init value: \__main___reset_re = 1'0
Found init rule in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:39$646'.
  Set init value: \__main___reset_storage = 2'00
Found init rule in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:37$645'.
  Set init value: \__main___soc_rst = 1'0

22.5.5. Executing PROC_ARST pass (detect async resets in processes).

22.5.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\TRELLIS_FF.$proc$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$227'.
Creating decoders for process `\TRELLIS_FF.$proc$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:350$223'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DPR16X4C.$proc$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$205'.
Creating decoders for process `\DPR16X4C.$proc$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:285$182'.
     1/3: $1$memwr$\ram$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:287$181_EN[3:0]$188
     2/3: $1$memwr$\ram$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:287$181_DATA[3:0]$187
     3/3: $1$memwr$\ram$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:287$181_ADDR[3:0]$186
Creating decoders for process `\TRELLIS_DPR16X4.$proc$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$148'.
Creating decoders for process `\TRELLIS_DPR16X4.$proc$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:221$124'.
     1/3: $1$memwr$\mem$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:223$122_EN[3:0]$130
     2/3: $1$memwr$\mem$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:223$122_DATA[3:0]$129
     3/3: $1$memwr$\mem$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:223$122_ADDR[3:0]$128
Creating decoders for process `\TRELLIS_DPR16X4.$proc$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:213$123'.
Creating decoders for process `$paramod$4010069ac6e9a3a66f147c50990e990d300ac9d1\lm32_ram.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:124$1831'.
     1/1: $0\ra[9:0]
Creating decoders for process `$paramod$4010069ac6e9a3a66f147c50990e990d300ac9d1\lm32_ram.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:119$1821'.
     1/3: $1$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1819_EN[31:0]$1830
     2/3: $1$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1819_DATA[31:0]$1829
     3/3: $1$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1819_ADDR[9:0]$1828
Creating decoders for process `$paramod$f3303d10e1799d3cbc8660e13c29e3dbe3a7e282\lm32_ram.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:124$1818'.
     1/1: $0\ra[7:0]
Creating decoders for process `$paramod$f3303d10e1799d3cbc8660e13c29e3dbe3a7e282\lm32_ram.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:119$1808'.
     1/3: $1$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1806_EN[20:0]$1817
     2/3: $1$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1806_DATA[20:0]$1816
     3/3: $1$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1806_ADDR[7:0]$1815
Creating decoders for process `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_icache.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_icache.v:486$1800'.
     1/1: $0\refill_offset[1:0]
Creating decoders for process `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_icache.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_icache.v:400$1784'.
     1/4: $0\flush_set[7:0]
     2/4: $0\refill_address[29:0]
     3/4: $0\restart_request[0:0]
     4/4: $0\state[3:0]
Creating decoders for process `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_icache.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_icache.v:391$1782'.
     1/1: $0\refilling[0:0]
Creating decoders for process `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_dcache.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_dcache.v:509$1758'.
     1/1: $0\refill_offset[1:0]
Creating decoders for process `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_dcache.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_dcache.v:328$1741'.
     1/4: $1\dmem_write_data[31:0] [31:24]
     2/4: $1\dmem_write_data[31:0] [23:16]
     3/4: $1\dmem_write_data[31:0] [15:8]
     4/4: $1\dmem_write_data[31:0] [7:0]
Creating decoders for process `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_dcache.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_dcache.v:450$1731'.
     1/5: $0\flush_set[7:0]
     2/5: $0\refill_address[31:0]
     3/5: $0\refill_request[0:0]
     4/5: $0\restart_request[0:0]
     5/5: $0\state[2:0]
Creating decoders for process `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_dcache.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_dcache.v:441$1729'.
     1/1: $0\refilling[0:0]
Creating decoders for process `$paramod$31b35bded91617e6467faa54c2d50f3b7fa24923\lm32_instruction_unit.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_instruction_unit.v:934$1688'.
     1/2: $0\instruction_d[31:0]
     2/2: $0\bus_error_d[0:0]
Creating decoders for process `$paramod$31b35bded91617e6467faa54c2d50f3b7fa24923\lm32_instruction_unit.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_instruction_unit.v:743$1675'.
     1/10: $0\i_adr_o[31:0] [31:4]
     2/10: $0\i_adr_o[31:0] [1:0]
     3/10: $0\i_adr_o[31:0] [3:2]
     4/10: $0\bus_error_f[0:0]
     5/10: $0\icache_refill_data[31:0]
     6/10: $0\i_lock_o[0:0]
     7/10: $0\i_cti_o[2:0]
     8/10: $0\i_stb_o[0:0]
     9/10: $0\i_cyc_o[0:0]
    10/10: $0\icache_refill_ready[0:0]
Creating decoders for process `$paramod$31b35bded91617e6467faa54c2d50f3b7fa24923\lm32_instruction_unit.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_instruction_unit.v:686$1667'.
     1/1: $0\restart_address[29:0]
Creating decoders for process `$paramod$31b35bded91617e6467faa54c2d50f3b7fa24923\lm32_instruction_unit.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_instruction_unit.v:649$1661'.
     1/5: $0\pc_w[29:0]
     2/5: $0\pc_m[29:0]
     3/5: $0\pc_x[29:0]
     4/5: $0\pc_d[29:0]
     5/5: $0\pc_f[29:0]
Creating decoders for process `$paramod$31b35bded91617e6467faa54c2d50f3b7fa24923\lm32_instruction_unit.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_instruction_unit.v:539$1650'.
     1/5: $5\pc_a[29:0]
     2/5: $4\pc_a[29:0]
     3/5: $3\pc_a[29:0]
     4/5: $2\pc_a[29:0]
     5/5: $1\pc_a[29:0]
Creating decoders for process `\lm32_decoder.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:429$1595'.
     1/17: $4\x_result_sel_logic[0:0]
     2/17: $4\x_result_sel_add[0:0]
     3/17: $3\x_result_sel_sext[0:0]
     4/17: $3\x_result_sel_add[0:0]
     5/17: $3\x_result_sel_logic[0:0]
     6/17: $2\x_result_sel_mc_arith[0:0]
     7/17: $2\x_result_sel_add[0:0]
     8/17: $2\x_result_sel_logic[0:0]
     9/17: $2\x_result_sel_sext[0:0]
    10/17: $1\x_result_sel_csr[0:0]
    11/17: $1\x_result_sel_add[0:0]
    12/17: $1\x_result_sel_logic[0:0]
    13/17: $1\x_result_sel_sext[0:0]
    14/17: $1\x_result_sel_mc_arith[0:0]
    15/17: $2\d_result_sel_1[1:0]
    16/17: $1\d_result_sel_1[1:0]
    17/17: $1\d_result_sel_0[0:0]
Creating decoders for process `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_load_store_unit.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_load_store_unit.v:859$1515'.
     1/3: $0\sign_extend_w[0:0]
     2/3: $0\data_w[31:0]
     3/3: $0\size_w[1:0]
Creating decoders for process `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_load_store_unit.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_load_store_unit.v:817$1512'.
     1/6: $0\wb_select_m[0:0]
     2/6: $0\dcache_select_m[0:0]
     3/6: $0\byte_enable_m[3:0]
     4/6: $0\store_data_m[31:0]
     5/6: $0\sign_extend_m[0:0]
     6/6: $0\size_m[1:0]
Creating decoders for process `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_load_store_unit.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_load_store_unit.v:683$1483'.
     1/14: $0\d_adr_o[31:0] [31:4]
     2/14: $0\d_adr_o[31:0] [1:0]
     3/14: $0\d_adr_o[31:0] [3:2]
     4/14: $0\wb_load_complete[0:0]
     5/14: $0\wb_data_m[31:0]
     6/14: $0\d_lock_o[0:0]
     7/14: $0\d_cti_o[2:0]
     8/14: $0\d_we_o[0:0]
     9/14: $0\d_stb_o[0:0]
    10/14: $0\d_sel_o[3:0]
    11/14: $0\d_cyc_o[0:0]
    12/14: $0\dcache_refill_ready[0:0]
    13/14: $0\d_dat_o[31:0]
    14/14: $0\stall_wb_load[0:0]
Creating decoders for process `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_load_store_unit.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_load_store_unit.v:632$1476'.
     1/1: $1\load_data_w[31:0]
Creating decoders for process `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_load_store_unit.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_load_store_unit.v:518$1473'.
     1/1: $1\byte_enable_x[3:0]
Creating decoders for process `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_load_store_unit.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_load_store_unit.v:507$1472'.
     1/1: $1\store_data_x[31:0]
Creating decoders for process `\lm32_adder.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_adder.v:123$1454'.
     1/1: $1\adder_overflow_x[0:0]
Creating decoders for process `\lm32_logic_op.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_logic_op.v:90$1421'.
Creating decoders for process `\lm32_shifter.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_shifter.v:138$1417'.
     1/2: $0\right_shift_result[31:0]
     2/2: $0\direction_m[0:0]
Creating decoders for process `\lm32_shifter.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_shifter.v:124$1414'.
Creating decoders for process `\lm32_shifter.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_shifter.v:108$1407'.
Creating decoders for process `\lm32_multiplier.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_multiplier.v:98$1402'.
     1/4: $0\result[31:0]
     2/4: $0\product[31:0]
     3/4: $0\muliplicand[31:0]
     4/4: $0\multiplier[31:0]
Creating decoders for process `\lm32_mc_arithmetic.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_mc_arithmetic.v:169$1385'.
     1/7: $0\divide_by_zero_x[0:0]
     2/7: $0\cycles[5:0]
     3/7: $0\state[2:0]
     4/7: $0\b[31:0]
     5/7: $0\a[31:0]
     6/7: $0\p[31:0]
     7/7: $0\result_x[31:0]
Creating decoders for process `\lm32_interrupt.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_interrupt.v:232$1375'.
     1/3: $0\im[31:0]
     2/3: $0\eie[0:0]
     3/3: $0\ie[0:0]
Creating decoders for process `\lm32_interrupt.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_interrupt.v:181$1374'.
     1/1: $1\csr_read_data[31:0]
Creating decoders for process `\i2s_codec.$proc$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:47$1370'.
Creating decoders for process `\i2s_codec.$proc$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:123$1272'.
     1/34: $5$lookahead\data_in$1271[15:0]$1329
     2/34: $5$bitselwrite$data$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:178$1252[15:0]$1326
     3/34: $5$bitselwrite$mask$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:178$1251[15:0]$1325
     4/34: $5$bitselwrite$data$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:181$1254[15:0]$1328
     5/34: $5$bitselwrite$mask$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:181$1253[15:0]$1327
     6/34: $4$lookahead\data_in$1271[15:0]$1321
     7/34: $4$bitselwrite$data$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:181$1254[15:0]$1320
     8/34: $4$bitselwrite$mask$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:181$1253[15:0]$1319
     9/34: $4$bitselwrite$data$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:178$1252[15:0]$1318
    10/34: $4$bitselwrite$mask$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:178$1251[15:0]$1317
    11/34: $3$lookahead\data_in$1271[15:0]$1313
    12/34: $3$bitselwrite$data$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:181$1254[15:0]$1312
    13/34: $3$bitselwrite$mask$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:181$1253[15:0]$1311
    14/34: $3$bitselwrite$data$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:178$1252[15:0]$1310
    15/34: $3$bitselwrite$mask$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:178$1251[15:0]$1309
    16/34: $2$lookahead\data_in$1271[15:0]$1288
    17/34: $2$bitselwrite$data$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:181$1254[15:0]$1287
    18/34: $2$bitselwrite$mask$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:181$1253[15:0]$1286
    19/34: $2$bitselwrite$data$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:178$1252[15:0]$1285
    20/34: $2$bitselwrite$mask$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:178$1251[15:0]$1284
    21/34: $1$lookahead\data_in$1271[15:0]$1283
    22/34: $1$bitselwrite$data$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:181$1254[15:0]$1282
    23/34: $1$bitselwrite$mask$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:181$1253[15:0]$1281
    24/34: $1$bitselwrite$data$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:178$1252[15:0]$1280
    25/34: $1$bitselwrite$mask$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:178$1251[15:0]$1279
    26/34: $0\imem_rdwr[0:0]
    27/34: $0\new_word[0:0]
    28/34: $0\bits_to_trx[5:0]
    29/34: $0\bit_cnt[5:0]
    30/34: $0\sd_ctrl[4:0]
    31/34: $0\adr_cnt[7:0]
    32/34: $0\i2s_sd[0:0]
    33/34: $0\evt_lsbf[0:0]
    34/34: $0\evt_hsbf[0:0]
Creating decoders for process `\i2s_codec.$proc$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:90$1262'.
     1/4: $0\ws_cnt[4:0]
     2/4: $0\ws_neg_edge[0:0]
     3/4: $0\ws_pos_edge[0:0]
     4/4: $0\i2s_ws[0:0]
Creating decoders for process `\i2s_codec.$proc$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:69$1255'.
     1/4: $0\toggle[0:0]
     2/4: $0\clk_cnt[4:0]
     3/4: $0\i2s_clk_en[0:0]
     4/4: $0\neg_edge[0:0]
Creating decoders for process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:3033$1243'.
     1/3: $1$memwr$\registers$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:3037$873_EN[31:0]$1250
     2/3: $1$memwr$\registers$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:3037$873_DATA[31:0]$1249
     3/3: $1$memwr$\registers$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:3037$873_ADDR[4:0]$1248
Creating decoders for process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2678$1213'.
     1/60: $0\exception_w[0:0]
     2/60: $0\write_enable_w[0:0]
     3/60: $0\write_idx_w[4:0]
     4/60: $0\w_result_sel_mul_w[0:0]
     5/60: $0\w_result_sel_load_w[0:0]
     6/60: $0\operand_w[31:0]
     7/60: $0\exception_m[0:0]
     8/60: $0\condition_met_m[0:0]
     9/60: $0\dflush_m[0:0]
    10/60: $0\direction_x[0:0]
    11/60: $0\logic_op_x[3:0]
    12/60: $0\adder_op_x_n[0:0]
    13/60: $0\adder_op_x[0:0]
    14/60: $0\operand_m[31:0]
    15/60: $0\store_operand_x[31:0]
    16/60: $0\operand_1_x[31:0]
    17/60: $0\operand_0_x[31:0]
    18/60: $0\memop_pc_w[29:0]
    19/60: $0\data_bus_error_exception_m[0:0]
    20/60: $0\bus_error_x[0:0]
    21/60: $0\csr_write_enable_x[0:0]
    22/60: $0\eret_m[0:0]
    23/60: $0\eret_x[0:0]
    24/60: $0\scall_x[0:0]
    25/60: $0\condition_x[2:0]
    26/60: $0\csr_x[2:0]
    27/60: $0\write_idx_m[4:0]
    28/60: $0\write_idx_x[4:0]
    29/60: $0\write_enable_m[0:0]
    30/60: $0\write_enable_x[0:0]
    31/60: $0\sign_extend_x[0:0]
    32/60: $0\m_bypass_enable_m[0:0]
    33/60: $0\m_bypass_enable_x[0:0]
    34/60: $0\x_bypass_enable_x[0:0]
    35/60: $0\w_result_sel_mul_m[0:0]
    36/60: $0\w_result_sel_mul_x[0:0]
    37/60: $0\w_result_sel_load_m[0:0]
    38/60: $0\w_result_sel_load_x[0:0]
    39/60: $0\m_result_sel_shift_m[0:0]
    40/60: $0\m_result_sel_shift_x[0:0]
    41/60: $0\m_result_sel_compare_m[0:0]
    42/60: $0\m_result_sel_compare_x[0:0]
    43/60: $0\x_result_sel_add_x[0:0]
    44/60: $0\x_result_sel_logic_x[0:0]
    45/60: $0\x_result_sel_sext_x[0:0]
    46/60: $0\x_result_sel_mc_arith_x[0:0]
    47/60: $0\x_result_sel_csr_x[0:0]
    48/60: $0\branch_target_m[29:0]
    49/60: $0\branch_target_x[29:0]
    50/60: $0\branch_predict_taken_m[0:0]
    51/60: $0\branch_predict_m[0:0]
    52/60: $0\branch_m[0:0]
    53/60: $0\branch_predict_taken_x[0:0]
    54/60: $0\branch_predict_x[0:0]
    55/60: $0\branch_x[0:0]
    56/60: $0\size_x[1:0]
    57/60: $0\store_m[0:0]
    58/60: $0\store_x[0:0]
    59/60: $0\load_m[0:0]
    60/60: $0\load_x[0:0]
Creating decoders for process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2628$1189'.
     1/5: $0\valid_w[0:0]
     2/5: $0\valid_m[0:0]
     3/5: $0\valid_x[0:0]
     4/5: $0\valid_d[0:0]
     5/5: $0\valid_f[0:0]
Creating decoders for process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2590$1179'.
     1/2: $2\valid_a[0:0]
     2/2: $1\valid_a[0:0]
Creating decoders for process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2555$1171'.
     1/1: $0\data_bus_error_seen[0:0]
Creating decoders for process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2544$1168'.
     1/1: $0\cc[31:0]
Creating decoders for process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2509$1161'.
     1/1: $0\eba[22:0]
Creating decoders for process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2290$1160'.
     1/1: $1\csr_read_data_x[31:0]
Creating decoders for process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:1892$1030'.
     1/4: $4\eid_x[3:0]
     2/4: $3\eid_x[3:0]
     3/4: $2\eid_x[3:0]
     4/4: $1\eid_x[3:0]
Creating decoders for process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:1661$948'.
Creating decoders for process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:1651$945'.
Creating decoders for process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:1631$940'.
Creating decoders for process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:1615$932'.
     1/1: $1\condition_met_x[0:0]
Creating decoders for process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:1581$927'.
     1/1: $1\d_result_1[31:0]
Creating decoders for process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:1551$918'.
     1/3: $3\bypass_data_1[31:0]
     2/3: $2\bypass_data_1[31:0]
     3/3: $1\bypass_data_1[31:0]
Creating decoders for process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:1538$914'.
     1/3: $3\bypass_data_0[31:0]
     2/3: $2\bypass_data_0[31:0]
     3/3: $1\bypass_data_0[31:0]
Creating decoders for process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:1519$894'.
     1/1: $1\interlock[0:0]
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:570$868'.
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:569$867'.
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:568$866'.
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:567$865'.
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:566$864'.
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:565$863'.
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:564$862'.
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:563$861'.
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:562$860'.
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:561$859'.
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:560$858'.
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:556$857'.
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:555$856'.
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:554$855'.
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:553$854'.
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:552$853'.
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:551$852'.
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:550$851'.
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:549$850'.
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:548$849'.
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:547$848'.
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:546$847'.
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:545$846'.
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:544$845'.
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:543$844'.
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:542$843'.
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:541$842'.
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:534$841'.
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:532$840'.
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:530$839'.
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:528$838'.
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:526$837'.
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:524$836'.
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:522$835'.
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:520$834'.
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:518$833'.
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:516$832'.
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:514$831'.
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:512$830'.
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:510$829'.
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:508$828'.
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:507$827'.
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:501$826'.
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:499$825'.
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:497$824'.
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:495$823'.
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:493$822'.
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:491$821'.
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:489$820'.
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:487$819'.
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:485$818'.
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:483$817'.
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:481$816'.
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:479$815'.
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:477$814'.
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:475$813'.
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:473$812'.
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:471$811'.
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:470$810'.
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:464$809'.
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:462$808'.
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:461$807'.
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:457$806'.
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:453$805'.
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:447$804'.
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:445$803'.
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:443$802'.
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:441$801'.
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:439$800'.
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:437$799'.
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:435$798'.
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:433$797'.
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:431$796'.
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:429$795'.
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:427$794'.
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:425$793'.
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:423$792'.
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:421$791'.
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:419$790'.
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:417$789'.
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:415$788'.
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:413$787'.
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:411$786'.
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:409$785'.
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:407$784'.
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:405$783'.
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:403$782'.
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:401$781'.
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:399$780'.
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:397$779'.
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:396$778'.
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:390$777'.
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:388$776'.
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:386$775'.
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:384$774'.
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:382$773'.
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:380$772'.
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:379$771'.
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:375$770'.
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:372$769'.
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:371$768'.
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:370$767'.
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:369$766'.
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:363$765'.
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:359$764'.
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:356$763'.
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:352$762'.
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:348$761'.
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:344$760'.
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:343$759'.
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:342$758'.
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:341$757'.
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:340$756'.
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:339$755'.
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:338$754'.
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:336$753'.
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:335$752'.
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:331$751'.
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:327$750'.
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:326$749'.
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:325$748'.
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:324$747'.
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:321$746'.
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:319$745'.
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:318$744'.
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:317$743'.
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:316$742'.
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:315$741'.
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:314$740'.
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:313$739'.
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:312$738'.
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:311$737'.
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:310$736'.
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:309$735'.
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:306$734'.
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:303$733'.
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:300$732'.
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:297$731'.
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:296$730'.
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:295$729'.
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:293$728'.
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:292$727'.
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:288$726'.
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:284$725'.
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:283$724'.
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:281$723'.
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:278$722'.
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:276$721'.
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:275$720'.
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:274$719'.
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:273$718'.
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:272$717'.
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:271$716'.
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:270$715'.
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:269$714'.
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:268$713'.
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:253$712'.
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:252$711'.
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:251$710'.
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:250$709'.
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:249$708'.
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:242$707'.
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:216$706'.
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:215$705'.
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:214$704'.
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:213$703'.
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:212$702'.
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:205$701'.
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:197$700'.
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:196$699'.
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:183$698'.
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:180$697'.
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:177$696'.
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:176$695'.
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:173$694'.
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:172$693'.
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:170$692'.
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:167$691'.
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:165$690'.
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:162$689'.
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:161$688'.
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:159$687'.
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:157$686'.
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:156$685'.
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:154$684'.
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:151$683'.
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:148$682'.
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:144$681'.
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:142$680'.
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:141$679'.
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:139$678'.
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:138$677'.
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:137$676'.
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:136$675'.
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:135$674'.
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:134$673'.
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:133$672'.
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:132$671'.
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:130$670'.
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:129$669'.
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:128$668'.
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:127$667'.
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:126$666'.
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:125$665'.
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:121$664'.
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:118$663'.
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:115$662'.
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:114$661'.
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:110$660'.
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:102$659'.
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:99$658'.
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:98$657'.
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:94$656'.
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:85$655'.
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:84$654'.
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:80$653'.
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:71$652'.
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:47$651'.
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:45$650'.
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:42$649'.
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:41$648'.
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:40$647'.
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:39$646'.
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:37$645'.
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1986$640'.
     1/1: $0\storage_1_dat1[9:0]
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1981$632'.
     1/3: $1$memwr$\storage_1$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1983$237_EN[9:0]$638
     2/3: $1$memwr$\storage_1$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1983$237_DATA[9:0]$637
     3/3: $1$memwr$\storage_1$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1983$237_ADDR[3:0]$636
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1965$630'.
     1/1: $0\storage_dat1[9:0]
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1960$622'.
     1/3: $1$memwr$\storage$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1962$236_EN[9:0]$628
     2/3: $1$memwr$\storage$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1962$236_DATA[9:0]$627
     3/3: $1$memwr$\storage$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1962$236_ADDR[3:0]$626
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1946$620'.
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1923$594'.
     1/12: $1$memwr$\main_ram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1931$235_EN[31:0]$618
     2/12: $1$memwr$\main_ram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1931$235_DATA[31:0]$617
     3/12: $1$memwr$\main_ram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1931$235_ADDR[11:0]$616
     4/12: $1$memwr$\main_ram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1929$234_EN[31:0]$615
     5/12: $1$memwr$\main_ram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1929$234_DATA[31:0]$614
     6/12: $1$memwr$\main_ram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1929$234_ADDR[11:0]$613
     7/12: $1$memwr$\main_ram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1927$233_EN[31:0]$612
     8/12: $1$memwr$\main_ram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1927$233_DATA[31:0]$611
     9/12: $1$memwr$\main_ram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1927$233_ADDR[11:0]$610
    10/12: $1$memwr$\main_ram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1925$232_EN[31:0]$609
    11/12: $1$memwr$\main_ram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1925$232_DATA[31:0]$608
    12/12: $1$memwr$\main_ram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1925$232_ADDR[11:0]$607
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1900$568'.
     1/12: $1$memwr$\sram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1908$231_EN[31:0]$592
     2/12: $1$memwr$\sram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1908$231_DATA[31:0]$591
     3/12: $1$memwr$\sram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1908$231_ADDR[10:0]$590
     4/12: $1$memwr$\sram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1906$230_EN[31:0]$589
     5/12: $1$memwr$\sram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1906$230_DATA[31:0]$588
     6/12: $1$memwr$\sram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1906$230_ADDR[10:0]$587
     7/12: $1$memwr$\sram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1904$229_EN[31:0]$586
     8/12: $1$memwr$\sram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1904$229_DATA[31:0]$585
     9/12: $1$memwr$\sram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1904$229_ADDR[10:0]$584
    10/12: $1$memwr$\sram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1902$228_EN[31:0]$583
    11/12: $1$memwr$\sram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1902$228_DATA[31:0]$582
    12/12: $1$memwr$\sram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1902$228_ADDR[10:0]$581
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1885$566'.
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1414$513'.
     1/95: $0\__main___rx_tick[0:0]
     2/95: $0\__main___rx_phase[31:0]
     3/95: $0\__main___tx_phase[31:0]
     4/95: $0\__main___uart_rxfull_re[0:0]
     5/95: $0\__main___uart_txempty_re[0:0]
     6/95: $0\__main___uart_enable_re[0:0]
     7/95: $0\__main___uart_pending_re[0:0]
     8/95: $0\__main___uart_status_re[0:0]
     9/95: $0\__main___uart_rxempty_re[0:0]
    10/95: $0\__main___uart_txfull_re[0:0]
    11/95: $0\builder_csr_bankarray_interface4_bank_bus_dat_r[31:0]
    12/95: $0\__main___timer_enable_re[0:0]
    13/95: $0\__main___timer_pending_re[0:0]
    14/95: $0\__main___timer_status_re[0:0]
    15/95: $0\__main___timer_value_re[0:0]
    16/95: $0\__main___timer_update_value_re[0:0]
    17/95: $0\__main___timer_en_re[0:0]
    18/95: $0\__main___timer_reload_re[0:0]
    19/95: $0\__main___timer_load_re[0:0]
    20/95: $0\builder_csr_bankarray_interface3_bank_bus_dat_r[31:0]
    21/95: $0\__main___re[0:0]
    22/95: $0\builder_csr_bankarray_interface2_bank_bus_dat_r[31:0]
    23/95: $0\builder_csr_bankarray_sel_r[0:0]
    24/95: $0\__main___enable_re[0:0]
    25/95: $0\__main___pending_re[0:0]
    26/95: $0\__main___status_re[0:0]
    27/95: $0\__main___sample_dat_o_re[0:0]
    28/95: $0\__main___conf_en_re[0:0]
    29/95: $0\__main___conf_swap_re[0:0]
    30/95: $0\__main___conf_ratio_re[0:0]
    31/95: $0\__main___conf_res_re[0:0]
    32/95: $0\__main___sample_dat_i_re[0:0]
    33/95: $0\__main___mem_rdwr_re[0:0]
    34/95: $0\__main___evt_lsbf_re[0:0]
    35/95: $0\__main___evt_hsbf_re[0:0]
    36/95: $0\__main___sample_addr_re[0:0]
    37/95: $0\builder_csr_bankarray_interface1_bank_bus_dat_r[31:0]
    38/95: $0\builder_csr_bankarray_interface0_bank_bus_dat_r[31:0]
    39/95: $0\builder_basesoc_state[0:0]
    40/95: $0\__main___ok_trigger_d[0:0]
    41/95: $0\__main___timer_zero_trigger_d[0:0]
    42/95: $0\__main___uart_rx_trigger_d[0:0]
    43/95: $0\__main___uart_tx_trigger_d[0:0]
    44/95: $0\builder_basesoc_rs232phyrx_state[0:0]
    45/95: $0\__main___tx_tick[0:0]
    46/95: $0\__main___rx_rx_d[0:0]
    47/95: $0\builder_basesoc_rs232phytx_state[0:0]
    48/95: $0\__main___timer_value[31:0]
    49/95: $0\__main___interface1_ram_bus_ack[0:0]
    50/95: $0\__main___interface0_ram_bus_ack[0:0]
    51/95: $0\__main___ram_bus_ack[0:0]
    52/95: $0\__main___bus_errors_re[0:0]
    53/95: $0\__main___scratch_re[0:0]
    54/95: $0\__main___reset_re[0:0]
    55/95: $0\builder_slave_sel_r[3:0]
    56/95: $0\builder_count[19:0]
    57/95: $0\builder_grant[0:0]
    58/95: $0\__main___storage[0:0]
    59/95: $0\__main___enable_storage[0:0]
    60/95: $0\__main___pending_r[0:0]
    61/95: $0\__main___ok_pending[0:0]
    62/95: $0\__main___sample_dat_o_storage[0:0]
    63/95: $0\__main___conf_en_storage[0:0]
    64/95: $0\__main___conf_swap_storage[0:0]
    65/95: $0\__main___conf_ratio_storage[0:0]
    66/95: $0\__main___conf_res_storage[0:0]
    67/95: $0\__main___sample_dat_i_storage[0:0]
    68/95: $0\__main___timer_enable_storage[0:0]
    69/95: $0\__main___timer_pending_r[0:0]
    70/95: $0\__main___timer_zero_pending[0:0]
    71/95: $0\__main___timer_value_status[31:0]
    72/95: $0\__main___timer_update_value_storage[0:0]
    73/95: $0\__main___timer_en_storage[0:0]
    74/95: $0\__main___timer_reload_storage[31:0]
    75/95: $0\__main___timer_load_storage[31:0]
    76/95: $0\__main___uart_rx_fifo_consume[3:0]
    77/95: $0\__main___uart_rx_fifo_produce[3:0]
    78/95: $0\__main___uart_rx_fifo_level0[4:0]
    79/95: $0\__main___uart_rx_fifo_readable[0:0]
    80/95: $0\__main___uart_tx_fifo_consume[3:0]
    81/95: $0\__main___uart_tx_fifo_produce[3:0]
    82/95: $0\__main___uart_tx_fifo_level0[4:0]
    83/95: $0\__main___uart_tx_fifo_readable[0:0]
    84/95: $0\__main___uart_enable_storage[1:0]
    85/95: $0\__main___uart_pending_r[1:0]
    86/95: $0\__main___uart_rx_pending[0:0]
    87/95: $0\__main___uart_tx_pending[0:0]
    88/95: $0\__main___rx_count[3:0]
    89/95: $0\__main___rx_data[7:0]
    90/95: $0\__main___tx_count[3:0]
    91/95: $0\__main___tx_data[7:0]
    92/95: $0\__main___bus_errors[31:0]
    93/95: $0\__main___scratch_storage[31:0]
    94/95: $0\__main___reset_storage[1:0]
    95/95: $0\serial_tx[0:0]
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1410$512'.
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1392$511'.
     1/1: $0\builder_array_muxed7[1:0]
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1381$510'.
     1/1: $0\builder_array_muxed6[2:0]
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1370$509'.
     1/1: $0\builder_array_muxed5[0:0]
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1359$508'.
     1/1: $0\builder_array_muxed4[0:0]
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1348$507'.
     1/1: $0\builder_array_muxed3[0:0]
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1337$506'.
     1/1: $0\builder_array_muxed2[3:0]
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1326$505'.
     1/1: $0\builder_array_muxed1[31:0]
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1315$504'.
     1/1: $0\builder_array_muxed0[29:0]
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1275$498'.
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1268$497'.
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1256$493'.
     1/2: $0\builder_csr_bankarray_csrbank4_rxfull_re[0:0]
     2/2: $0\builder_csr_bankarray_csrbank4_rxfull_we[0:0]
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1247$489'.
     1/2: $0\builder_csr_bankarray_csrbank4_txempty_re[0:0]
     2/2: $0\builder_csr_bankarray_csrbank4_txempty_we[0:0]
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1238$485'.
     1/2: $0\builder_csr_bankarray_csrbank4_ev_enable0_we[0:0]
     2/2: $0\builder_csr_bankarray_csrbank4_ev_enable0_re[0:0]
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1229$481'.
     1/2: $0\builder_csr_bankarray_csrbank4_ev_pending_re[0:0]
     2/2: $0\builder_csr_bankarray_csrbank4_ev_pending_we[0:0]
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1220$477'.
     1/2: $0\builder_csr_bankarray_csrbank4_ev_status_re[0:0]
     2/2: $0\builder_csr_bankarray_csrbank4_ev_status_we[0:0]
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1211$473'.
     1/2: $0\builder_csr_bankarray_csrbank4_rxempty_we[0:0]
     2/2: $0\builder_csr_bankarray_csrbank4_rxempty_re[0:0]
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1202$469'.
     1/2: $0\builder_csr_bankarray_csrbank4_txfull_we[0:0]
     2/2: $0\builder_csr_bankarray_csrbank4_txfull_re[0:0]
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1193$465'.
     1/2: $0\__main___uart_rxtx_we[0:0]
     2/2: $0\__main___uart_rxtx_re[0:0]
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1169$460'.
     1/2: $0\builder_csr_bankarray_csrbank3_ev_enable0_re[0:0]
     2/2: $0\builder_csr_bankarray_csrbank3_ev_enable0_we[0:0]
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1160$456'.
     1/2: $0\builder_csr_bankarray_csrbank3_ev_pending_re[0:0]
     2/2: $0\builder_csr_bankarray_csrbank3_ev_pending_we[0:0]
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1151$452'.
     1/2: $0\builder_csr_bankarray_csrbank3_ev_status_we[0:0]
     2/2: $0\builder_csr_bankarray_csrbank3_ev_status_re[0:0]
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1142$448'.
     1/2: $0\builder_csr_bankarray_csrbank3_value_we[0:0]
     2/2: $0\builder_csr_bankarray_csrbank3_value_re[0:0]
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1133$444'.
     1/2: $0\builder_csr_bankarray_csrbank3_update_value0_re[0:0]
     2/2: $0\builder_csr_bankarray_csrbank3_update_value0_we[0:0]
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1124$440'.
     1/2: $0\builder_csr_bankarray_csrbank3_en0_we[0:0]
     2/2: $0\builder_csr_bankarray_csrbank3_en0_re[0:0]
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1115$436'.
     1/2: $0\builder_csr_bankarray_csrbank3_reload0_re[0:0]
     2/2: $0\builder_csr_bankarray_csrbank3_reload0_we[0:0]
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1106$432'.
     1/2: $0\builder_csr_bankarray_csrbank3_load0_re[0:0]
     2/2: $0\builder_csr_bankarray_csrbank3_load0_we[0:0]
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1095$427'.
     1/2: $0\builder_csr_bankarray_csrbank2_out0_we[0:0]
     2/2: $0\builder_csr_bankarray_csrbank2_out0_re[0:0]
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1086$425'.
     1/1: $0\builder_csr_bankarray_sram_bus_dat_r[31:0]
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1055$420'.
     1/2: $0\builder_csr_bankarray_csrbank1_ev_enable0_we[0:0]
     2/2: $0\builder_csr_bankarray_csrbank1_ev_enable0_re[0:0]
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1046$416'.
     1/2: $0\builder_csr_bankarray_csrbank1_ev_pending_re[0:0]
     2/2: $0\builder_csr_bankarray_csrbank1_ev_pending_we[0:0]
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1037$412'.
     1/2: $0\builder_csr_bankarray_csrbank1_ev_status_we[0:0]
     2/2: $0\builder_csr_bankarray_csrbank1_ev_status_re[0:0]
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1028$408'.
     1/2: $0\builder_csr_bankarray_csrbank1_sample_dat_o0_we[0:0]
     2/2: $0\builder_csr_bankarray_csrbank1_sample_dat_o0_re[0:0]
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1019$404'.
     1/2: $0\builder_csr_bankarray_csrbank1_conf_en0_re[0:0]
     2/2: $0\builder_csr_bankarray_csrbank1_conf_en0_we[0:0]
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1010$400'.
     1/2: $0\builder_csr_bankarray_csrbank1_conf_swap0_we[0:0]
     2/2: $0\builder_csr_bankarray_csrbank1_conf_swap0_re[0:0]
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1001$396'.
     1/2: $0\builder_csr_bankarray_csrbank1_conf_ratio0_re[0:0]
     2/2: $0\builder_csr_bankarray_csrbank1_conf_ratio0_we[0:0]
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:992$392'.
     1/2: $0\builder_csr_bankarray_csrbank1_conf_res0_re[0:0]
     2/2: $0\builder_csr_bankarray_csrbank1_conf_res0_we[0:0]
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:983$388'.
     1/2: $0\builder_csr_bankarray_csrbank1_sample_dat_i0_we[0:0]
     2/2: $0\builder_csr_bankarray_csrbank1_sample_dat_i0_re[0:0]
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:974$384'.
     1/2: $0\builder_csr_bankarray_csrbank1_mem_rdwr_re[0:0]
     2/2: $0\builder_csr_bankarray_csrbank1_mem_rdwr_we[0:0]
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:965$380'.
     1/2: $0\builder_csr_bankarray_csrbank1_evt_lsbf_re[0:0]
     2/2: $0\builder_csr_bankarray_csrbank1_evt_lsbf_we[0:0]
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:956$376'.
     1/2: $0\builder_csr_bankarray_csrbank1_evt_hsbf_we[0:0]
     2/2: $0\builder_csr_bankarray_csrbank1_evt_hsbf_re[0:0]
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:947$372'.
     1/2: $0\builder_csr_bankarray_csrbank1_sample_addr_we[0:0]
     2/2: $0\builder_csr_bankarray_csrbank1_sample_addr_re[0:0]
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:937$367'.
     1/2: $0\builder_csr_bankarray_csrbank0_bus_errors_we[0:0]
     2/2: $0\builder_csr_bankarray_csrbank0_bus_errors_re[0:0]
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:928$363'.
     1/2: $0\builder_csr_bankarray_csrbank0_scratch0_we[0:0]
     2/2: $0\builder_csr_bankarray_csrbank0_scratch0_re[0:0]
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:919$359'.
     1/2: $0\builder_csr_bankarray_csrbank0_reset0_re[0:0]
     2/2: $0\builder_csr_bankarray_csrbank0_reset0_we[0:0]
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:893$354'.
     1/6: $0\builder_basesoc_next_state[0:0]
     2/6: $0\builder_basesoc_we[0:0]
     3/6: $0\builder_basesoc_adr[13:0]
     4/6: $0\builder_basesoc_wishbone_dat_r[31:0]
     5/6: $0\builder_basesoc_wishbone_ack[0:0]
     6/6: $0\builder_basesoc_dat_w[31:0]
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:884$351'.
     1/1: $0\__main___ok_clear[0:0]
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:874$348'.
     1/1: $0\__main___timer_zero_clear[0:0]
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:855$340'.
     1/1: $0\__main___uart_rx_fifo_wrport_adr[3:0]
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:825$329'.
     1/1: $0\__main___uart_tx_fifo_wrport_adr[3:0]
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:802$320'.
     1/1: $0\__main___uart_rx_clear[0:0]
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:794$318'.
     1/1: $0\__main___uart_tx_clear[0:0]
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:728$305'.
     1/8: $0\builder_basesoc_rs232phyrx_next_state[0:0]
     2/8: $0\__main___rx_enable[0:0]
     3/8: $0\__main___rx_data_rs232phyrx_next_value1[7:0]
     4/8: $0\__main___rx_source_payload_data[7:0]
     5/8: $0\__main___rx_count_rs232phyrx_next_value_ce0[0:0]
     6/8: $0\__main___rx_count_rs232phyrx_next_value0[3:0]
     7/8: $0\__main___rx_source_valid[0:0]
     8/8: $0\__main___rx_data_rs232phyrx_next_value_ce1[0:0]
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:686$302'.
     1/9: $0\builder_basesoc_rs232phytx_next_state[0:0]
     2/9: $0\__main___tx_data_rs232phytx_next_value_ce2[0:0]
     3/9: $0\__main___tx_data_rs232phytx_next_value2[7:0]
     4/9: $0\__main___tx_enable[0:0]
     5/9: $0\__main___serial_tx_rs232phytx_next_value_ce1[0:0]
     6/9: $0\__main___serial_tx_rs232phytx_next_value1[0:0]
     7/9: $0\__main___tx_count_rs232phytx_next_value_ce0[0:0]
     8/9: $0\__main___tx_sink_ready[0:0]
     9/9: $0\__main___tx_count_rs232phytx_next_value0[3:0]
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:676$289'.
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:666$276'.
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:653$275'.
     1/1: $0\__main___soc_rst[0:0]
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:639$263'.
     1/3: $0\builder_shared_dat_r[31:0]
     2/3: $0\builder_shared_ack[0:0]
     3/3: $0\builder_error[0:0]
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:598$248'.
Creating decoders for process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:578$239'.

22.5.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_dcache.\dmem_write_data' from process `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_dcache.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_dcache.v:328$1741'.
No latch inferred for signal `$paramod$31b35bded91617e6467faa54c2d50f3b7fa24923\lm32_instruction_unit.\pc_a' from process `$paramod$31b35bded91617e6467faa54c2d50f3b7fa24923\lm32_instruction_unit.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_instruction_unit.v:539$1650'.
No latch inferred for signal `\lm32_decoder.\d_result_sel_0' from process `\lm32_decoder.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:429$1595'.
No latch inferred for signal `\lm32_decoder.\d_result_sel_1' from process `\lm32_decoder.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:429$1595'.
No latch inferred for signal `\lm32_decoder.\x_result_sel_csr' from process `\lm32_decoder.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:429$1595'.
No latch inferred for signal `\lm32_decoder.\x_result_sel_mc_arith' from process `\lm32_decoder.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:429$1595'.
No latch inferred for signal `\lm32_decoder.\x_result_sel_sext' from process `\lm32_decoder.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:429$1595'.
No latch inferred for signal `\lm32_decoder.\x_result_sel_logic' from process `\lm32_decoder.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:429$1595'.
No latch inferred for signal `\lm32_decoder.\x_result_sel_add' from process `\lm32_decoder.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:429$1595'.
No latch inferred for signal `\lm32_decoder.\m_result_sel_compare' from process `\lm32_decoder.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:429$1595'.
No latch inferred for signal `\lm32_decoder.\m_result_sel_shift' from process `\lm32_decoder.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:429$1595'.
No latch inferred for signal `\lm32_decoder.\w_result_sel_load' from process `\lm32_decoder.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:429$1595'.
No latch inferred for signal `\lm32_decoder.\w_result_sel_mul' from process `\lm32_decoder.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:429$1595'.
No latch inferred for signal `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_load_store_unit.\load_data_w' from process `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_load_store_unit.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_load_store_unit.v:632$1476'.
No latch inferred for signal `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_load_store_unit.\byte_enable_x' from process `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_load_store_unit.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_load_store_unit.v:518$1473'.
No latch inferred for signal `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_load_store_unit.\store_data_x' from process `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_load_store_unit.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_load_store_unit.v:507$1472'.
No latch inferred for signal `\lm32_adder.\adder_overflow_x' from process `\lm32_adder.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_adder.v:123$1454'.
No latch inferred for signal `\lm32_logic_op.\logic_result_x' from process `\lm32_logic_op.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_logic_op.v:90$1421'.
No latch inferred for signal `\lm32_logic_op.\logic_idx' from process `\lm32_logic_op.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_logic_op.v:90$1421'.
No latch inferred for signal `\lm32_shifter.\left_shift_result' from process `\lm32_shifter.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_shifter.v:124$1414'.
No latch inferred for signal `\lm32_shifter.\shift_idx_1' from process `\lm32_shifter.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_shifter.v:124$1414'.
No latch inferred for signal `\lm32_shifter.\left_shift_operand' from process `\lm32_shifter.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_shifter.v:108$1407'.
No latch inferred for signal `\lm32_shifter.\shift_idx_0' from process `\lm32_shifter.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_shifter.v:108$1407'.
No latch inferred for signal `\lm32_interrupt.\csr_read_data' from process `\lm32_interrupt.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_interrupt.v:181$1374'.
No latch inferred for signal `\i2s_codec.\temp_data' from process `\i2s_codec.$proc$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:47$1370'.
No latch inferred for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.\valid_a' from process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2590$1179'.
No latch inferred for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.\csr_read_data_x' from process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2290$1160'.
No latch inferred for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.\eid_x' from process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:1892$1030'.
No latch inferred for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.\w_result' from process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:1661$948'.
No latch inferred for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.\m_result' from process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:1651$945'.
No latch inferred for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.\x_result' from process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:1631$940'.
No latch inferred for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.\condition_met_x' from process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:1615$932'.
No latch inferred for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.\d_result_0' from process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:1581$927'.
No latch inferred for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.\d_result_1' from process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:1581$927'.
No latch inferred for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.\bypass_data_1' from process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:1551$918'.
No latch inferred for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.\bypass_data_0' from process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:1538$914'.
No latch inferred for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.\interlock' from process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:1519$894'.
No latch inferred for signal `\board_75e.\builder_basesoc_wishbone_err' from process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:356$763'.
No latch inferred for signal `\board_75e.\__main___ok_trigger' from process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:325$748'.
No latch inferred for signal `\board_75e.\__main___uart_rx_fifo_replace' from process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:250$709'.
No latch inferred for signal `\board_75e.\__main___uart_tx_fifo_replace' from process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:213$703'.
No latch inferred for signal `\board_75e.\__main___uart_tx_fifo_sink_last' from process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:197$700'.
No latch inferred for signal `\board_75e.\__main___uart_tx_fifo_sink_first' from process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:196$699'.
No latch inferred for signal `\board_75e.\__main___rx_source_last' from process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:133$672'.
No latch inferred for signal `\board_75e.\__main___rx_source_first' from process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:132$671'.
No latch inferred for signal `\board_75e.\__main___sram1_adr_burst' from process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:115$662'.
No latch inferred for signal `\board_75e.\__main___interface1_ram_bus_err' from process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:114$661'.
No latch inferred for signal `\board_75e.\__main___sram0_adr_burst' from process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:99$658'.
No latch inferred for signal `\board_75e.\__main___interface0_ram_bus_err' from process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:98$657'.
No latch inferred for signal `\board_75e.\__main___adr_burst' from process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:85$655'.
No latch inferred for signal `\board_75e.\__main___ram_bus_err' from process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:84$654'.
No latch inferred for signal `\board_75e.\builder_array_muxed7' from process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1392$511'.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_array_muxed7 [0]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1392$511`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_array_muxed7 [1]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1392$511`.
No latch inferred for signal `\board_75e.\builder_array_muxed6' from process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1381$510'.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_array_muxed6 [0]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1381$510`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_array_muxed6 [1]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1381$510`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_array_muxed6 [2]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1381$510`.
No latch inferred for signal `\board_75e.\builder_array_muxed5' from process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1370$509'.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_array_muxed5` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1370$509`.
No latch inferred for signal `\board_75e.\builder_array_muxed4' from process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1359$508'.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_array_muxed4` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1359$508`.
No latch inferred for signal `\board_75e.\builder_array_muxed3' from process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1348$507'.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_array_muxed3` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1348$507`.
No latch inferred for signal `\board_75e.\builder_array_muxed2' from process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1337$506'.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_array_muxed2 [0]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1337$506`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_array_muxed2 [1]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1337$506`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_array_muxed2 [2]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1337$506`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_array_muxed2 [3]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1337$506`.
No latch inferred for signal `\board_75e.\builder_array_muxed1' from process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1326$505'.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_array_muxed1 [0]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1326$505`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_array_muxed1 [1]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1326$505`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_array_muxed1 [2]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1326$505`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_array_muxed1 [3]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1326$505`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_array_muxed1 [4]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1326$505`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_array_muxed1 [5]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1326$505`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_array_muxed1 [6]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1326$505`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_array_muxed1 [7]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1326$505`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_array_muxed1 [8]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1326$505`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_array_muxed1 [9]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1326$505`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_array_muxed1 [10]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1326$505`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_array_muxed1 [11]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1326$505`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_array_muxed1 [12]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1326$505`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_array_muxed1 [13]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1326$505`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_array_muxed1 [14]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1326$505`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_array_muxed1 [15]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1326$505`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_array_muxed1 [16]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1326$505`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_array_muxed1 [17]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1326$505`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_array_muxed1 [18]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1326$505`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_array_muxed1 [19]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1326$505`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_array_muxed1 [20]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1326$505`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_array_muxed1 [21]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1326$505`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_array_muxed1 [22]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1326$505`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_array_muxed1 [23]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1326$505`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_array_muxed1 [24]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1326$505`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_array_muxed1 [25]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1326$505`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_array_muxed1 [26]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1326$505`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_array_muxed1 [27]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1326$505`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_array_muxed1 [28]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1326$505`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_array_muxed1 [29]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1326$505`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_array_muxed1 [30]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1326$505`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_array_muxed1 [31]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1326$505`.
No latch inferred for signal `\board_75e.\builder_array_muxed0' from process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1315$504'.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_array_muxed0 [0]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1315$504`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_array_muxed0 [1]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1315$504`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_array_muxed0 [2]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1315$504`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_array_muxed0 [3]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1315$504`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_array_muxed0 [4]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1315$504`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_array_muxed0 [5]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1315$504`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_array_muxed0 [6]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1315$504`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_array_muxed0 [7]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1315$504`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_array_muxed0 [8]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1315$504`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_array_muxed0 [9]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1315$504`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_array_muxed0 [10]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1315$504`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_array_muxed0 [11]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1315$504`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_array_muxed0 [12]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1315$504`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_array_muxed0 [13]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1315$504`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_array_muxed0 [14]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1315$504`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_array_muxed0 [15]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1315$504`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_array_muxed0 [16]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1315$504`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_array_muxed0 [17]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1315$504`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_array_muxed0 [18]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1315$504`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_array_muxed0 [19]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1315$504`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_array_muxed0 [20]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1315$504`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_array_muxed0 [21]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1315$504`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_array_muxed0 [22]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1315$504`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_array_muxed0 [23]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1315$504`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_array_muxed0 [24]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1315$504`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_array_muxed0 [25]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1315$504`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_array_muxed0 [26]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1315$504`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_array_muxed0 [27]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1315$504`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_array_muxed0 [28]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1315$504`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_array_muxed0 [29]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1315$504`.
No latch inferred for signal `\board_75e.\__main___uart_pending_status' from process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1275$498'.
Removing init bit 1'0 for non-memory siginal `\board_75e.\__main___uart_pending_status [0]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1275$498`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\__main___uart_pending_status [1]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1275$498`.
No latch inferred for signal `\board_75e.\__main___uart_status_status' from process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1268$497'.
Removing init bit 1'0 for non-memory siginal `\board_75e.\__main___uart_status_status [0]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1268$497`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\__main___uart_status_status [1]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1268$497`.
No latch inferred for signal `\board_75e.\builder_csr_bankarray_csrbank4_rxfull_re' from process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1256$493'.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_csr_bankarray_csrbank4_rxfull_re` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1256$493`.
No latch inferred for signal `\board_75e.\builder_csr_bankarray_csrbank4_rxfull_we' from process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1256$493'.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_csr_bankarray_csrbank4_rxfull_we` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1256$493`.
No latch inferred for signal `\board_75e.\builder_csr_bankarray_csrbank4_txempty_re' from process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1247$489'.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_csr_bankarray_csrbank4_txempty_re` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1247$489`.
No latch inferred for signal `\board_75e.\builder_csr_bankarray_csrbank4_txempty_we' from process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1247$489'.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_csr_bankarray_csrbank4_txempty_we` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1247$489`.
No latch inferred for signal `\board_75e.\builder_csr_bankarray_csrbank4_ev_enable0_re' from process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1238$485'.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_csr_bankarray_csrbank4_ev_enable0_re` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1238$485`.
No latch inferred for signal `\board_75e.\builder_csr_bankarray_csrbank4_ev_enable0_we' from process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1238$485'.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_csr_bankarray_csrbank4_ev_enable0_we` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1238$485`.
No latch inferred for signal `\board_75e.\builder_csr_bankarray_csrbank4_ev_pending_re' from process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1229$481'.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_csr_bankarray_csrbank4_ev_pending_re` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1229$481`.
No latch inferred for signal `\board_75e.\builder_csr_bankarray_csrbank4_ev_pending_we' from process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1229$481'.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_csr_bankarray_csrbank4_ev_pending_we` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1229$481`.
No latch inferred for signal `\board_75e.\builder_csr_bankarray_csrbank4_ev_status_re' from process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1220$477'.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_csr_bankarray_csrbank4_ev_status_re` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1220$477`.
No latch inferred for signal `\board_75e.\builder_csr_bankarray_csrbank4_ev_status_we' from process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1220$477'.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_csr_bankarray_csrbank4_ev_status_we` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1220$477`.
No latch inferred for signal `\board_75e.\builder_csr_bankarray_csrbank4_rxempty_re' from process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1211$473'.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_csr_bankarray_csrbank4_rxempty_re` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1211$473`.
No latch inferred for signal `\board_75e.\builder_csr_bankarray_csrbank4_rxempty_we' from process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1211$473'.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_csr_bankarray_csrbank4_rxempty_we` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1211$473`.
No latch inferred for signal `\board_75e.\builder_csr_bankarray_csrbank4_txfull_re' from process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1202$469'.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_csr_bankarray_csrbank4_txfull_re` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1202$469`.
No latch inferred for signal `\board_75e.\builder_csr_bankarray_csrbank4_txfull_we' from process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1202$469'.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_csr_bankarray_csrbank4_txfull_we` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1202$469`.
No latch inferred for signal `\board_75e.\__main___uart_rxtx_re' from process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1193$465'.
Removing init bit 1'0 for non-memory siginal `\board_75e.\__main___uart_rxtx_re` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1193$465`.
No latch inferred for signal `\board_75e.\__main___uart_rxtx_we' from process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1193$465'.
Removing init bit 1'0 for non-memory siginal `\board_75e.\__main___uart_rxtx_we` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1193$465`.
No latch inferred for signal `\board_75e.\builder_csr_bankarray_csrbank3_ev_enable0_re' from process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1169$460'.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_csr_bankarray_csrbank3_ev_enable0_re` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1169$460`.
No latch inferred for signal `\board_75e.\builder_csr_bankarray_csrbank3_ev_enable0_we' from process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1169$460'.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_csr_bankarray_csrbank3_ev_enable0_we` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1169$460`.
No latch inferred for signal `\board_75e.\builder_csr_bankarray_csrbank3_ev_pending_re' from process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1160$456'.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_csr_bankarray_csrbank3_ev_pending_re` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1160$456`.
No latch inferred for signal `\board_75e.\builder_csr_bankarray_csrbank3_ev_pending_we' from process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1160$456'.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_csr_bankarray_csrbank3_ev_pending_we` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1160$456`.
No latch inferred for signal `\board_75e.\builder_csr_bankarray_csrbank3_ev_status_re' from process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1151$452'.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_csr_bankarray_csrbank3_ev_status_re` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1151$452`.
No latch inferred for signal `\board_75e.\builder_csr_bankarray_csrbank3_ev_status_we' from process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1151$452'.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_csr_bankarray_csrbank3_ev_status_we` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1151$452`.
No latch inferred for signal `\board_75e.\builder_csr_bankarray_csrbank3_value_re' from process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1142$448'.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_csr_bankarray_csrbank3_value_re` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1142$448`.
No latch inferred for signal `\board_75e.\builder_csr_bankarray_csrbank3_value_we' from process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1142$448'.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_csr_bankarray_csrbank3_value_we` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1142$448`.
No latch inferred for signal `\board_75e.\builder_csr_bankarray_csrbank3_update_value0_re' from process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1133$444'.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_csr_bankarray_csrbank3_update_value0_re` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1133$444`.
No latch inferred for signal `\board_75e.\builder_csr_bankarray_csrbank3_update_value0_we' from process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1133$444'.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_csr_bankarray_csrbank3_update_value0_we` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1133$444`.
No latch inferred for signal `\board_75e.\builder_csr_bankarray_csrbank3_en0_re' from process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1124$440'.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_csr_bankarray_csrbank3_en0_re` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1124$440`.
No latch inferred for signal `\board_75e.\builder_csr_bankarray_csrbank3_en0_we' from process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1124$440'.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_csr_bankarray_csrbank3_en0_we` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1124$440`.
No latch inferred for signal `\board_75e.\builder_csr_bankarray_csrbank3_reload0_re' from process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1115$436'.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_csr_bankarray_csrbank3_reload0_re` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1115$436`.
No latch inferred for signal `\board_75e.\builder_csr_bankarray_csrbank3_reload0_we' from process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1115$436'.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_csr_bankarray_csrbank3_reload0_we` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1115$436`.
No latch inferred for signal `\board_75e.\builder_csr_bankarray_csrbank3_load0_re' from process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1106$432'.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_csr_bankarray_csrbank3_load0_re` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1106$432`.
No latch inferred for signal `\board_75e.\builder_csr_bankarray_csrbank3_load0_we' from process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1106$432'.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_csr_bankarray_csrbank3_load0_we` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1106$432`.
No latch inferred for signal `\board_75e.\builder_csr_bankarray_csrbank2_out0_re' from process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1095$427'.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_csr_bankarray_csrbank2_out0_re` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1095$427`.
No latch inferred for signal `\board_75e.\builder_csr_bankarray_csrbank2_out0_we' from process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1095$427'.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_csr_bankarray_csrbank2_out0_we` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1095$427`.
No latch inferred for signal `\board_75e.\builder_csr_bankarray_sram_bus_dat_r' from process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1086$425'.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_csr_bankarray_sram_bus_dat_r [0]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1086$425`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_csr_bankarray_sram_bus_dat_r [1]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1086$425`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_csr_bankarray_sram_bus_dat_r [2]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1086$425`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_csr_bankarray_sram_bus_dat_r [3]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1086$425`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_csr_bankarray_sram_bus_dat_r [4]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1086$425`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_csr_bankarray_sram_bus_dat_r [5]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1086$425`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_csr_bankarray_sram_bus_dat_r [6]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1086$425`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_csr_bankarray_sram_bus_dat_r [7]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1086$425`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_csr_bankarray_sram_bus_dat_r [8]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1086$425`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_csr_bankarray_sram_bus_dat_r [9]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1086$425`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_csr_bankarray_sram_bus_dat_r [10]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1086$425`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_csr_bankarray_sram_bus_dat_r [11]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1086$425`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_csr_bankarray_sram_bus_dat_r [12]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1086$425`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_csr_bankarray_sram_bus_dat_r [13]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1086$425`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_csr_bankarray_sram_bus_dat_r [14]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1086$425`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_csr_bankarray_sram_bus_dat_r [15]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1086$425`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_csr_bankarray_sram_bus_dat_r [16]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1086$425`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_csr_bankarray_sram_bus_dat_r [17]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1086$425`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_csr_bankarray_sram_bus_dat_r [18]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1086$425`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_csr_bankarray_sram_bus_dat_r [19]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1086$425`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_csr_bankarray_sram_bus_dat_r [20]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1086$425`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_csr_bankarray_sram_bus_dat_r [21]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1086$425`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_csr_bankarray_sram_bus_dat_r [22]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1086$425`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_csr_bankarray_sram_bus_dat_r [23]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1086$425`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_csr_bankarray_sram_bus_dat_r [24]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1086$425`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_csr_bankarray_sram_bus_dat_r [25]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1086$425`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_csr_bankarray_sram_bus_dat_r [26]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1086$425`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_csr_bankarray_sram_bus_dat_r [27]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1086$425`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_csr_bankarray_sram_bus_dat_r [28]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1086$425`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_csr_bankarray_sram_bus_dat_r [29]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1086$425`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_csr_bankarray_sram_bus_dat_r [30]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1086$425`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_csr_bankarray_sram_bus_dat_r [31]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1086$425`.
No latch inferred for signal `\board_75e.\builder_csr_bankarray_csrbank1_ev_enable0_re' from process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1055$420'.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_csr_bankarray_csrbank1_ev_enable0_re` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1055$420`.
No latch inferred for signal `\board_75e.\builder_csr_bankarray_csrbank1_ev_enable0_we' from process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1055$420'.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_csr_bankarray_csrbank1_ev_enable0_we` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1055$420`.
No latch inferred for signal `\board_75e.\builder_csr_bankarray_csrbank1_ev_pending_re' from process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1046$416'.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_csr_bankarray_csrbank1_ev_pending_re` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1046$416`.
No latch inferred for signal `\board_75e.\builder_csr_bankarray_csrbank1_ev_pending_we' from process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1046$416'.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_csr_bankarray_csrbank1_ev_pending_we` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1046$416`.
No latch inferred for signal `\board_75e.\builder_csr_bankarray_csrbank1_ev_status_re' from process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1037$412'.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_csr_bankarray_csrbank1_ev_status_re` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1037$412`.
No latch inferred for signal `\board_75e.\builder_csr_bankarray_csrbank1_ev_status_we' from process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1037$412'.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_csr_bankarray_csrbank1_ev_status_we` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1037$412`.
No latch inferred for signal `\board_75e.\builder_csr_bankarray_csrbank1_sample_dat_o0_re' from process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1028$408'.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_csr_bankarray_csrbank1_sample_dat_o0_re` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1028$408`.
No latch inferred for signal `\board_75e.\builder_csr_bankarray_csrbank1_sample_dat_o0_we' from process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1028$408'.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_csr_bankarray_csrbank1_sample_dat_o0_we` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1028$408`.
No latch inferred for signal `\board_75e.\builder_csr_bankarray_csrbank1_conf_en0_re' from process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1019$404'.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_csr_bankarray_csrbank1_conf_en0_re` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1019$404`.
No latch inferred for signal `\board_75e.\builder_csr_bankarray_csrbank1_conf_en0_we' from process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1019$404'.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_csr_bankarray_csrbank1_conf_en0_we` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1019$404`.
No latch inferred for signal `\board_75e.\builder_csr_bankarray_csrbank1_conf_swap0_re' from process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1010$400'.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_csr_bankarray_csrbank1_conf_swap0_re` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1010$400`.
No latch inferred for signal `\board_75e.\builder_csr_bankarray_csrbank1_conf_swap0_we' from process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1010$400'.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_csr_bankarray_csrbank1_conf_swap0_we` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1010$400`.
No latch inferred for signal `\board_75e.\builder_csr_bankarray_csrbank1_conf_ratio0_re' from process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1001$396'.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_csr_bankarray_csrbank1_conf_ratio0_re` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1001$396`.
No latch inferred for signal `\board_75e.\builder_csr_bankarray_csrbank1_conf_ratio0_we' from process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1001$396'.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_csr_bankarray_csrbank1_conf_ratio0_we` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1001$396`.
No latch inferred for signal `\board_75e.\builder_csr_bankarray_csrbank1_conf_res0_re' from process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:992$392'.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_csr_bankarray_csrbank1_conf_res0_re` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:992$392`.
No latch inferred for signal `\board_75e.\builder_csr_bankarray_csrbank1_conf_res0_we' from process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:992$392'.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_csr_bankarray_csrbank1_conf_res0_we` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:992$392`.
No latch inferred for signal `\board_75e.\builder_csr_bankarray_csrbank1_sample_dat_i0_re' from process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:983$388'.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_csr_bankarray_csrbank1_sample_dat_i0_re` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:983$388`.
No latch inferred for signal `\board_75e.\builder_csr_bankarray_csrbank1_sample_dat_i0_we' from process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:983$388'.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_csr_bankarray_csrbank1_sample_dat_i0_we` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:983$388`.
No latch inferred for signal `\board_75e.\builder_csr_bankarray_csrbank1_mem_rdwr_re' from process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:974$384'.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_csr_bankarray_csrbank1_mem_rdwr_re` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:974$384`.
No latch inferred for signal `\board_75e.\builder_csr_bankarray_csrbank1_mem_rdwr_we' from process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:974$384'.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_csr_bankarray_csrbank1_mem_rdwr_we` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:974$384`.
No latch inferred for signal `\board_75e.\builder_csr_bankarray_csrbank1_evt_lsbf_re' from process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:965$380'.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_csr_bankarray_csrbank1_evt_lsbf_re` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:965$380`.
No latch inferred for signal `\board_75e.\builder_csr_bankarray_csrbank1_evt_lsbf_we' from process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:965$380'.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_csr_bankarray_csrbank1_evt_lsbf_we` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:965$380`.
No latch inferred for signal `\board_75e.\builder_csr_bankarray_csrbank1_evt_hsbf_re' from process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:956$376'.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_csr_bankarray_csrbank1_evt_hsbf_re` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:956$376`.
No latch inferred for signal `\board_75e.\builder_csr_bankarray_csrbank1_evt_hsbf_we' from process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:956$376'.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_csr_bankarray_csrbank1_evt_hsbf_we` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:956$376`.
No latch inferred for signal `\board_75e.\builder_csr_bankarray_csrbank1_sample_addr_re' from process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:947$372'.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_csr_bankarray_csrbank1_sample_addr_re` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:947$372`.
No latch inferred for signal `\board_75e.\builder_csr_bankarray_csrbank1_sample_addr_we' from process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:947$372'.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_csr_bankarray_csrbank1_sample_addr_we` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:947$372`.
No latch inferred for signal `\board_75e.\builder_csr_bankarray_csrbank0_bus_errors_re' from process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:937$367'.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_csr_bankarray_csrbank0_bus_errors_re` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:937$367`.
No latch inferred for signal `\board_75e.\builder_csr_bankarray_csrbank0_bus_errors_we' from process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:937$367'.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_csr_bankarray_csrbank0_bus_errors_we` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:937$367`.
No latch inferred for signal `\board_75e.\builder_csr_bankarray_csrbank0_scratch0_re' from process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:928$363'.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_csr_bankarray_csrbank0_scratch0_re` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:928$363`.
No latch inferred for signal `\board_75e.\builder_csr_bankarray_csrbank0_scratch0_we' from process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:928$363'.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_csr_bankarray_csrbank0_scratch0_we` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:928$363`.
No latch inferred for signal `\board_75e.\builder_csr_bankarray_csrbank0_reset0_re' from process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:919$359'.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_csr_bankarray_csrbank0_reset0_re` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:919$359`.
No latch inferred for signal `\board_75e.\builder_csr_bankarray_csrbank0_reset0_we' from process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:919$359'.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_csr_bankarray_csrbank0_reset0_we` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:919$359`.
No latch inferred for signal `\board_75e.\builder_basesoc_adr' from process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:893$354'.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_basesoc_adr [0]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:893$354`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_basesoc_adr [1]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:893$354`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_basesoc_adr [2]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:893$354`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_basesoc_adr [3]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:893$354`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_basesoc_adr [4]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:893$354`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_basesoc_adr [5]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:893$354`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_basesoc_adr [6]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:893$354`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_basesoc_adr [7]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:893$354`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_basesoc_adr [8]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:893$354`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_basesoc_adr [9]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:893$354`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_basesoc_adr [10]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:893$354`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_basesoc_adr [11]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:893$354`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_basesoc_adr [12]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:893$354`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_basesoc_adr [13]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:893$354`.
No latch inferred for signal `\board_75e.\builder_basesoc_we' from process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:893$354'.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_basesoc_we` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:893$354`.
No latch inferred for signal `\board_75e.\builder_basesoc_dat_w' from process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:893$354'.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_basesoc_dat_w [0]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:893$354`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_basesoc_dat_w [1]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:893$354`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_basesoc_dat_w [2]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:893$354`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_basesoc_dat_w [3]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:893$354`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_basesoc_dat_w [4]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:893$354`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_basesoc_dat_w [5]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:893$354`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_basesoc_dat_w [6]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:893$354`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_basesoc_dat_w [7]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:893$354`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_basesoc_dat_w [8]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:893$354`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_basesoc_dat_w [9]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:893$354`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_basesoc_dat_w [10]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:893$354`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_basesoc_dat_w [11]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:893$354`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_basesoc_dat_w [12]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:893$354`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_basesoc_dat_w [13]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:893$354`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_basesoc_dat_w [14]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:893$354`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_basesoc_dat_w [15]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:893$354`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_basesoc_dat_w [16]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:893$354`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_basesoc_dat_w [17]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:893$354`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_basesoc_dat_w [18]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:893$354`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_basesoc_dat_w [19]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:893$354`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_basesoc_dat_w [20]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:893$354`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_basesoc_dat_w [21]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:893$354`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_basesoc_dat_w [22]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:893$354`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_basesoc_dat_w [23]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:893$354`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_basesoc_dat_w [24]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:893$354`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_basesoc_dat_w [25]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:893$354`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_basesoc_dat_w [26]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:893$354`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_basesoc_dat_w [27]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:893$354`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_basesoc_dat_w [28]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:893$354`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_basesoc_dat_w [29]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:893$354`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_basesoc_dat_w [30]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:893$354`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_basesoc_dat_w [31]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:893$354`.
No latch inferred for signal `\board_75e.\builder_basesoc_wishbone_dat_r' from process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:893$354'.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_basesoc_wishbone_dat_r [0]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:893$354`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_basesoc_wishbone_dat_r [1]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:893$354`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_basesoc_wishbone_dat_r [2]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:893$354`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_basesoc_wishbone_dat_r [3]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:893$354`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_basesoc_wishbone_dat_r [4]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:893$354`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_basesoc_wishbone_dat_r [5]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:893$354`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_basesoc_wishbone_dat_r [6]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:893$354`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_basesoc_wishbone_dat_r [7]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:893$354`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_basesoc_wishbone_dat_r [8]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:893$354`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_basesoc_wishbone_dat_r [9]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:893$354`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_basesoc_wishbone_dat_r [10]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:893$354`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_basesoc_wishbone_dat_r [11]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:893$354`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_basesoc_wishbone_dat_r [12]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:893$354`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_basesoc_wishbone_dat_r [13]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:893$354`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_basesoc_wishbone_dat_r [14]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:893$354`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_basesoc_wishbone_dat_r [15]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:893$354`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_basesoc_wishbone_dat_r [16]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:893$354`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_basesoc_wishbone_dat_r [17]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:893$354`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_basesoc_wishbone_dat_r [18]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:893$354`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_basesoc_wishbone_dat_r [19]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:893$354`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_basesoc_wishbone_dat_r [20]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:893$354`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_basesoc_wishbone_dat_r [21]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:893$354`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_basesoc_wishbone_dat_r [22]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:893$354`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_basesoc_wishbone_dat_r [23]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:893$354`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_basesoc_wishbone_dat_r [24]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:893$354`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_basesoc_wishbone_dat_r [25]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:893$354`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_basesoc_wishbone_dat_r [26]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:893$354`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_basesoc_wishbone_dat_r [27]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:893$354`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_basesoc_wishbone_dat_r [28]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:893$354`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_basesoc_wishbone_dat_r [29]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:893$354`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_basesoc_wishbone_dat_r [30]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:893$354`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_basesoc_wishbone_dat_r [31]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:893$354`.
No latch inferred for signal `\board_75e.\builder_basesoc_wishbone_ack' from process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:893$354'.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_basesoc_wishbone_ack` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:893$354`.
No latch inferred for signal `\board_75e.\builder_basesoc_next_state' from process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:893$354'.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_basesoc_next_state` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:893$354`.
No latch inferred for signal `\board_75e.\__main___ok_clear' from process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:884$351'.
Removing init bit 1'0 for non-memory siginal `\board_75e.\__main___ok_clear` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:884$351`.
No latch inferred for signal `\board_75e.\__main___timer_zero_clear' from process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:874$348'.
Removing init bit 1'0 for non-memory siginal `\board_75e.\__main___timer_zero_clear` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:874$348`.
No latch inferred for signal `\board_75e.\__main___uart_rx_fifo_wrport_adr' from process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:855$340'.
Removing init bit 1'0 for non-memory siginal `\board_75e.\__main___uart_rx_fifo_wrport_adr [0]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:855$340`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\__main___uart_rx_fifo_wrport_adr [1]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:855$340`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\__main___uart_rx_fifo_wrport_adr [2]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:855$340`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\__main___uart_rx_fifo_wrport_adr [3]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:855$340`.
No latch inferred for signal `\board_75e.\__main___uart_tx_fifo_wrport_adr' from process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:825$329'.
Removing init bit 1'0 for non-memory siginal `\board_75e.\__main___uart_tx_fifo_wrport_adr [0]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:825$329`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\__main___uart_tx_fifo_wrport_adr [1]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:825$329`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\__main___uart_tx_fifo_wrport_adr [2]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:825$329`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\__main___uart_tx_fifo_wrport_adr [3]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:825$329`.
No latch inferred for signal `\board_75e.\__main___uart_rx_clear' from process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:802$320'.
Removing init bit 1'0 for non-memory siginal `\board_75e.\__main___uart_rx_clear` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:802$320`.
No latch inferred for signal `\board_75e.\__main___uart_tx_clear' from process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:794$318'.
Removing init bit 1'0 for non-memory siginal `\board_75e.\__main___uart_tx_clear` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:794$318`.
No latch inferred for signal `\board_75e.\__main___rx_source_valid' from process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:728$305'.
Removing init bit 1'0 for non-memory siginal `\board_75e.\__main___rx_source_valid` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:728$305`.
No latch inferred for signal `\board_75e.\__main___rx_source_payload_data' from process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:728$305'.
Removing init bit 1'0 for non-memory siginal `\board_75e.\__main___rx_source_payload_data [0]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:728$305`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\__main___rx_source_payload_data [1]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:728$305`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\__main___rx_source_payload_data [2]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:728$305`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\__main___rx_source_payload_data [3]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:728$305`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\__main___rx_source_payload_data [4]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:728$305`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\__main___rx_source_payload_data [5]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:728$305`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\__main___rx_source_payload_data [6]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:728$305`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\__main___rx_source_payload_data [7]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:728$305`.
No latch inferred for signal `\board_75e.\__main___rx_enable' from process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:728$305'.
Removing init bit 1'0 for non-memory siginal `\board_75e.\__main___rx_enable` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:728$305`.
No latch inferred for signal `\board_75e.\builder_basesoc_rs232phyrx_next_state' from process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:728$305'.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_basesoc_rs232phyrx_next_state` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:728$305`.
No latch inferred for signal `\board_75e.\__main___rx_count_rs232phyrx_next_value0' from process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:728$305'.
Removing init bit 1'0 for non-memory siginal `\board_75e.\__main___rx_count_rs232phyrx_next_value0 [0]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:728$305`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\__main___rx_count_rs232phyrx_next_value0 [1]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:728$305`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\__main___rx_count_rs232phyrx_next_value0 [2]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:728$305`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\__main___rx_count_rs232phyrx_next_value0 [3]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:728$305`.
No latch inferred for signal `\board_75e.\__main___rx_count_rs232phyrx_next_value_ce0' from process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:728$305'.
Removing init bit 1'0 for non-memory siginal `\board_75e.\__main___rx_count_rs232phyrx_next_value_ce0` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:728$305`.
No latch inferred for signal `\board_75e.\__main___rx_data_rs232phyrx_next_value1' from process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:728$305'.
Removing init bit 1'0 for non-memory siginal `\board_75e.\__main___rx_data_rs232phyrx_next_value1 [0]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:728$305`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\__main___rx_data_rs232phyrx_next_value1 [1]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:728$305`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\__main___rx_data_rs232phyrx_next_value1 [2]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:728$305`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\__main___rx_data_rs232phyrx_next_value1 [3]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:728$305`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\__main___rx_data_rs232phyrx_next_value1 [4]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:728$305`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\__main___rx_data_rs232phyrx_next_value1 [5]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:728$305`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\__main___rx_data_rs232phyrx_next_value1 [6]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:728$305`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\__main___rx_data_rs232phyrx_next_value1 [7]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:728$305`.
No latch inferred for signal `\board_75e.\__main___rx_data_rs232phyrx_next_value_ce1' from process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:728$305'.
Removing init bit 1'0 for non-memory siginal `\board_75e.\__main___rx_data_rs232phyrx_next_value_ce1` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:728$305`.
No latch inferred for signal `\board_75e.\__main___tx_sink_ready' from process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:686$302'.
Removing init bit 1'0 for non-memory siginal `\board_75e.\__main___tx_sink_ready` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:686$302`.
No latch inferred for signal `\board_75e.\__main___tx_enable' from process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:686$302'.
Removing init bit 1'0 for non-memory siginal `\board_75e.\__main___tx_enable` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:686$302`.
No latch inferred for signal `\board_75e.\builder_basesoc_rs232phytx_next_state' from process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:686$302'.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_basesoc_rs232phytx_next_state` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:686$302`.
No latch inferred for signal `\board_75e.\__main___tx_count_rs232phytx_next_value0' from process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:686$302'.
Removing init bit 1'0 for non-memory siginal `\board_75e.\__main___tx_count_rs232phytx_next_value0 [0]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:686$302`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\__main___tx_count_rs232phytx_next_value0 [1]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:686$302`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\__main___tx_count_rs232phytx_next_value0 [2]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:686$302`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\__main___tx_count_rs232phytx_next_value0 [3]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:686$302`.
No latch inferred for signal `\board_75e.\__main___tx_count_rs232phytx_next_value_ce0' from process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:686$302'.
Removing init bit 1'0 for non-memory siginal `\board_75e.\__main___tx_count_rs232phytx_next_value_ce0` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:686$302`.
No latch inferred for signal `\board_75e.\__main___serial_tx_rs232phytx_next_value1' from process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:686$302'.
Removing init bit 1'0 for non-memory siginal `\board_75e.\__main___serial_tx_rs232phytx_next_value1` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:686$302`.
No latch inferred for signal `\board_75e.\__main___serial_tx_rs232phytx_next_value_ce1' from process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:686$302'.
Removing init bit 1'0 for non-memory siginal `\board_75e.\__main___serial_tx_rs232phytx_next_value_ce1` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:686$302`.
No latch inferred for signal `\board_75e.\__main___tx_data_rs232phytx_next_value2' from process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:686$302'.
Removing init bit 1'0 for non-memory siginal `\board_75e.\__main___tx_data_rs232phytx_next_value2 [0]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:686$302`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\__main___tx_data_rs232phytx_next_value2 [1]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:686$302`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\__main___tx_data_rs232phytx_next_value2 [2]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:686$302`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\__main___tx_data_rs232phytx_next_value2 [3]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:686$302`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\__main___tx_data_rs232phytx_next_value2 [4]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:686$302`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\__main___tx_data_rs232phytx_next_value2 [5]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:686$302`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\__main___tx_data_rs232phytx_next_value2 [6]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:686$302`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\__main___tx_data_rs232phytx_next_value2 [7]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:686$302`.
No latch inferred for signal `\board_75e.\__main___tx_data_rs232phytx_next_value_ce2' from process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:686$302'.
Removing init bit 1'0 for non-memory siginal `\board_75e.\__main___tx_data_rs232phytx_next_value_ce2` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:686$302`.
No latch inferred for signal `\board_75e.\__main___sram1_we' from process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:676$289'.
Removing init bit 1'0 for non-memory siginal `\board_75e.\__main___sram1_we [0]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:676$289`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\__main___sram1_we [1]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:676$289`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\__main___sram1_we [2]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:676$289`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\__main___sram1_we [3]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:676$289`.
No latch inferred for signal `\board_75e.\__main___sram0_we' from process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:666$276'.
Removing init bit 1'0 for non-memory siginal `\board_75e.\__main___sram0_we [0]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:666$276`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\__main___sram0_we [1]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:666$276`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\__main___sram0_we [2]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:666$276`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\__main___sram0_we [3]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:666$276`.
No latch inferred for signal `\board_75e.\__main___soc_rst' from process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:653$275'.
Removing init bit 1'0 for non-memory siginal `\board_75e.\__main___soc_rst` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:653$275`.
No latch inferred for signal `\board_75e.\builder_shared_dat_r' from process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:639$263'.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_shared_dat_r [0]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:639$263`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_shared_dat_r [1]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:639$263`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_shared_dat_r [2]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:639$263`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_shared_dat_r [3]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:639$263`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_shared_dat_r [4]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:639$263`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_shared_dat_r [5]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:639$263`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_shared_dat_r [6]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:639$263`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_shared_dat_r [7]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:639$263`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_shared_dat_r [8]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:639$263`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_shared_dat_r [9]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:639$263`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_shared_dat_r [10]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:639$263`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_shared_dat_r [11]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:639$263`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_shared_dat_r [12]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:639$263`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_shared_dat_r [13]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:639$263`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_shared_dat_r [14]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:639$263`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_shared_dat_r [15]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:639$263`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_shared_dat_r [16]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:639$263`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_shared_dat_r [17]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:639$263`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_shared_dat_r [18]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:639$263`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_shared_dat_r [19]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:639$263`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_shared_dat_r [20]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:639$263`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_shared_dat_r [21]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:639$263`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_shared_dat_r [22]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:639$263`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_shared_dat_r [23]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:639$263`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_shared_dat_r [24]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:639$263`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_shared_dat_r [25]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:639$263`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_shared_dat_r [26]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:639$263`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_shared_dat_r [27]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:639$263`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_shared_dat_r [28]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:639$263`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_shared_dat_r [29]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:639$263`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_shared_dat_r [30]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:639$263`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_shared_dat_r [31]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:639$263`.
No latch inferred for signal `\board_75e.\builder_shared_ack' from process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:639$263'.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_shared_ack` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:639$263`.
No latch inferred for signal `\board_75e.\builder_error' from process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:639$263'.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_error` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:639$263`.
No latch inferred for signal `\board_75e.\builder_slave_sel' from process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:598$248'.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_slave_sel [0]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:598$248`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_slave_sel [1]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:598$248`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_slave_sel [2]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:598$248`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\builder_slave_sel [3]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:598$248`.
No latch inferred for signal `\board_75e.\__main___lm32_interrupt' from process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:578$239'.
Removing init bit 1'0 for non-memory siginal `\board_75e.\__main___lm32_interrupt [0]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:578$239`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\__main___lm32_interrupt [1]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:578$239`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\__main___lm32_interrupt [2]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:578$239`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\__main___lm32_interrupt [3]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:578$239`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\__main___lm32_interrupt [4]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:578$239`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\__main___lm32_interrupt [5]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:578$239`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\__main___lm32_interrupt [6]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:578$239`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\__main___lm32_interrupt [7]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:578$239`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\__main___lm32_interrupt [8]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:578$239`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\__main___lm32_interrupt [9]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:578$239`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\__main___lm32_interrupt [10]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:578$239`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\__main___lm32_interrupt [11]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:578$239`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\__main___lm32_interrupt [12]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:578$239`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\__main___lm32_interrupt [13]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:578$239`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\__main___lm32_interrupt [14]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:578$239`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\__main___lm32_interrupt [15]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:578$239`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\__main___lm32_interrupt [16]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:578$239`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\__main___lm32_interrupt [17]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:578$239`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\__main___lm32_interrupt [18]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:578$239`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\__main___lm32_interrupt [19]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:578$239`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\__main___lm32_interrupt [20]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:578$239`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\__main___lm32_interrupt [21]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:578$239`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\__main___lm32_interrupt [22]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:578$239`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\__main___lm32_interrupt [23]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:578$239`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\__main___lm32_interrupt [24]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:578$239`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\__main___lm32_interrupt [25]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:578$239`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\__main___lm32_interrupt [26]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:578$239`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\__main___lm32_interrupt [27]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:578$239`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\__main___lm32_interrupt [28]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:578$239`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\__main___lm32_interrupt [29]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:578$239`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\__main___lm32_interrupt [30]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:578$239`.
Removing init bit 1'0 for non-memory siginal `\board_75e.\__main___lm32_interrupt [31]` in process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:578$239`.

22.5.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\TRELLIS_FF.\Q' using process `\TRELLIS_FF.$proc$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:350$223'.
  created $dff cell `$procdff$4468' with positive edge clock.
Creating register for signal `\DPR16X4C.\i' using process `\DPR16X4C.$proc$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$205'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:281$166_EN' using process `\DPR16X4C.$proc$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$205'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:281$167_EN' using process `\DPR16X4C.$proc$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$205'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:281$168_EN' using process `\DPR16X4C.$proc$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$205'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:281$169_EN' using process `\DPR16X4C.$proc$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$205'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:281$170_EN' using process `\DPR16X4C.$proc$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$205'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:281$171_EN' using process `\DPR16X4C.$proc$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$205'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:281$172_EN' using process `\DPR16X4C.$proc$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$205'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:281$173_EN' using process `\DPR16X4C.$proc$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$205'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:281$174_EN' using process `\DPR16X4C.$proc$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$205'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:281$175_EN' using process `\DPR16X4C.$proc$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$205'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:281$176_EN' using process `\DPR16X4C.$proc$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$205'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:281$177_EN' using process `\DPR16X4C.$proc$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$205'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:281$178_EN' using process `\DPR16X4C.$proc$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$205'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:281$179_EN' using process `\DPR16X4C.$proc$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$205'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:281$180_EN' using process `\DPR16X4C.$proc$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$205'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:287$181_ADDR' using process `\DPR16X4C.$proc$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:285$182'.
  created $dff cell `$procdff$4469' with positive edge clock.
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:287$181_DATA' using process `\DPR16X4C.$proc$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:285$182'.
  created $dff cell `$procdff$4470' with positive edge clock.
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:287$181_EN' using process `\DPR16X4C.$proc$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:285$182'.
  created $dff cell `$procdff$4471' with positive edge clock.
Creating register for signal `\TRELLIS_DPR16X4.\i' using process `\TRELLIS_DPR16X4.$proc$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$148'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:207$106_EN' using process `\TRELLIS_DPR16X4.$proc$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$148'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:207$107_EN' using process `\TRELLIS_DPR16X4.$proc$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$148'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:207$108_EN' using process `\TRELLIS_DPR16X4.$proc$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$148'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:207$109_EN' using process `\TRELLIS_DPR16X4.$proc$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$148'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:207$110_EN' using process `\TRELLIS_DPR16X4.$proc$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$148'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:207$111_EN' using process `\TRELLIS_DPR16X4.$proc$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$148'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:207$112_EN' using process `\TRELLIS_DPR16X4.$proc$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$148'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:207$113_EN' using process `\TRELLIS_DPR16X4.$proc$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$148'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:207$114_EN' using process `\TRELLIS_DPR16X4.$proc$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$148'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:207$115_EN' using process `\TRELLIS_DPR16X4.$proc$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$148'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:207$116_EN' using process `\TRELLIS_DPR16X4.$proc$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$148'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:207$117_EN' using process `\TRELLIS_DPR16X4.$proc$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$148'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:207$118_EN' using process `\TRELLIS_DPR16X4.$proc$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$148'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:207$119_EN' using process `\TRELLIS_DPR16X4.$proc$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$148'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:207$120_EN' using process `\TRELLIS_DPR16X4.$proc$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$148'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:207$121_EN' using process `\TRELLIS_DPR16X4.$proc$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$148'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:223$122_ADDR' using process `\TRELLIS_DPR16X4.$proc$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:221$124'.
  created $dff cell `$procdff$4472' with positive edge clock.
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:223$122_DATA' using process `\TRELLIS_DPR16X4.$proc$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:221$124'.
  created $dff cell `$procdff$4473' with positive edge clock.
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:223$122_EN' using process `\TRELLIS_DPR16X4.$proc$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:221$124'.
  created $dff cell `$procdff$4474' with positive edge clock.
Creating register for signal `\TRELLIS_DPR16X4.\muxwre' using process `\TRELLIS_DPR16X4.$proc$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:213$123'.
  created direct connection (no actual register cell created).
Creating register for signal `$paramod$4010069ac6e9a3a66f147c50990e990d300ac9d1\lm32_ram.\ra' using process `$paramod$4010069ac6e9a3a66f147c50990e990d300ac9d1\lm32_ram.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:124$1831'.
  created $dff cell `$procdff$4475' with positive edge clock.
Creating register for signal `$paramod$4010069ac6e9a3a66f147c50990e990d300ac9d1\lm32_ram.$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1819_ADDR' using process `$paramod$4010069ac6e9a3a66f147c50990e990d300ac9d1\lm32_ram.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:119$1821'.
  created $dff cell `$procdff$4476' with positive edge clock.
Creating register for signal `$paramod$4010069ac6e9a3a66f147c50990e990d300ac9d1\lm32_ram.$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1819_DATA' using process `$paramod$4010069ac6e9a3a66f147c50990e990d300ac9d1\lm32_ram.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:119$1821'.
  created $dff cell `$procdff$4477' with positive edge clock.
Creating register for signal `$paramod$4010069ac6e9a3a66f147c50990e990d300ac9d1\lm32_ram.$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1819_EN' using process `$paramod$4010069ac6e9a3a66f147c50990e990d300ac9d1\lm32_ram.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:119$1821'.
  created $dff cell `$procdff$4478' with positive edge clock.
Creating register for signal `$paramod$f3303d10e1799d3cbc8660e13c29e3dbe3a7e282\lm32_ram.\ra' using process `$paramod$f3303d10e1799d3cbc8660e13c29e3dbe3a7e282\lm32_ram.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:124$1818'.
  created $dff cell `$procdff$4479' with positive edge clock.
Creating register for signal `$paramod$f3303d10e1799d3cbc8660e13c29e3dbe3a7e282\lm32_ram.$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1806_ADDR' using process `$paramod$f3303d10e1799d3cbc8660e13c29e3dbe3a7e282\lm32_ram.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:119$1808'.
  created $dff cell `$procdff$4480' with positive edge clock.
Creating register for signal `$paramod$f3303d10e1799d3cbc8660e13c29e3dbe3a7e282\lm32_ram.$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1806_DATA' using process `$paramod$f3303d10e1799d3cbc8660e13c29e3dbe3a7e282\lm32_ram.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:119$1808'.
  created $dff cell `$procdff$4481' with positive edge clock.
Creating register for signal `$paramod$f3303d10e1799d3cbc8660e13c29e3dbe3a7e282\lm32_ram.$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1806_EN' using process `$paramod$f3303d10e1799d3cbc8660e13c29e3dbe3a7e282\lm32_ram.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:119$1808'.
  created $dff cell `$procdff$4482' with positive edge clock.
Creating register for signal `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_icache.\refill_offset' using process `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_icache.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_icache.v:486$1800'.
  created $dff cell `$procdff$4483' with positive edge clock.
Creating register for signal `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_icache.\state' using process `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_icache.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_icache.v:400$1784'.
  created $dff cell `$procdff$4484' with positive edge clock.
Creating register for signal `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_icache.\restart_request' using process `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_icache.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_icache.v:400$1784'.
  created $dff cell `$procdff$4485' with positive edge clock.
Creating register for signal `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_icache.\refill_address' using process `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_icache.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_icache.v:400$1784'.
  created $dff cell `$procdff$4486' with positive edge clock.
Creating register for signal `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_icache.\flush_set' using process `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_icache.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_icache.v:400$1784'.
  created $dff cell `$procdff$4487' with positive edge clock.
Creating register for signal `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_icache.\refilling' using process `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_icache.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_icache.v:391$1782'.
  created $dff cell `$procdff$4488' with positive edge clock.
Creating register for signal `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_dcache.\refill_offset' using process `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_dcache.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_dcache.v:509$1758'.
  created $dff cell `$procdff$4489' with positive edge clock.
Creating register for signal `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_dcache.\state' using process `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_dcache.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_dcache.v:450$1731'.
  created $dff cell `$procdff$4490' with positive edge clock.
Creating register for signal `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_dcache.\restart_request' using process `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_dcache.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_dcache.v:450$1731'.
  created $dff cell `$procdff$4491' with positive edge clock.
Creating register for signal `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_dcache.\refill_request' using process `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_dcache.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_dcache.v:450$1731'.
  created $dff cell `$procdff$4492' with positive edge clock.
Creating register for signal `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_dcache.\refill_address' using process `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_dcache.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_dcache.v:450$1731'.
  created $dff cell `$procdff$4493' with positive edge clock.
Creating register for signal `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_dcache.\flush_set' using process `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_dcache.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_dcache.v:450$1731'.
  created $dff cell `$procdff$4494' with positive edge clock.
Creating register for signal `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_dcache.\refilling' using process `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_dcache.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_dcache.v:441$1729'.
  created $dff cell `$procdff$4495' with positive edge clock.
Creating register for signal `$paramod$31b35bded91617e6467faa54c2d50f3b7fa24923\lm32_instruction_unit.\bus_error_d' using process `$paramod$31b35bded91617e6467faa54c2d50f3b7fa24923\lm32_instruction_unit.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_instruction_unit.v:934$1688'.
  created $dff cell `$procdff$4496' with positive edge clock.
Creating register for signal `$paramod$31b35bded91617e6467faa54c2d50f3b7fa24923\lm32_instruction_unit.\instruction_d' using process `$paramod$31b35bded91617e6467faa54c2d50f3b7fa24923\lm32_instruction_unit.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_instruction_unit.v:934$1688'.
  created $dff cell `$procdff$4497' with positive edge clock.
Creating register for signal `$paramod$31b35bded91617e6467faa54c2d50f3b7fa24923\lm32_instruction_unit.\i_adr_o' using process `$paramod$31b35bded91617e6467faa54c2d50f3b7fa24923\lm32_instruction_unit.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_instruction_unit.v:743$1675'.
  created $dff cell `$procdff$4498' with positive edge clock.
Creating register for signal `$paramod$31b35bded91617e6467faa54c2d50f3b7fa24923\lm32_instruction_unit.\i_cyc_o' using process `$paramod$31b35bded91617e6467faa54c2d50f3b7fa24923\lm32_instruction_unit.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_instruction_unit.v:743$1675'.
  created $dff cell `$procdff$4499' with positive edge clock.
Creating register for signal `$paramod$31b35bded91617e6467faa54c2d50f3b7fa24923\lm32_instruction_unit.\i_stb_o' using process `$paramod$31b35bded91617e6467faa54c2d50f3b7fa24923\lm32_instruction_unit.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_instruction_unit.v:743$1675'.
  created $dff cell `$procdff$4500' with positive edge clock.
Creating register for signal `$paramod$31b35bded91617e6467faa54c2d50f3b7fa24923\lm32_instruction_unit.\i_cti_o' using process `$paramod$31b35bded91617e6467faa54c2d50f3b7fa24923\lm32_instruction_unit.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_instruction_unit.v:743$1675'.
  created $dff cell `$procdff$4501' with positive edge clock.
Creating register for signal `$paramod$31b35bded91617e6467faa54c2d50f3b7fa24923\lm32_instruction_unit.\i_lock_o' using process `$paramod$31b35bded91617e6467faa54c2d50f3b7fa24923\lm32_instruction_unit.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_instruction_unit.v:743$1675'.
  created $dff cell `$procdff$4502' with positive edge clock.
Creating register for signal `$paramod$31b35bded91617e6467faa54c2d50f3b7fa24923\lm32_instruction_unit.\icache_refill_ready' using process `$paramod$31b35bded91617e6467faa54c2d50f3b7fa24923\lm32_instruction_unit.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_instruction_unit.v:743$1675'.
  created $dff cell `$procdff$4503' with positive edge clock.
Creating register for signal `$paramod$31b35bded91617e6467faa54c2d50f3b7fa24923\lm32_instruction_unit.\icache_refill_data' using process `$paramod$31b35bded91617e6467faa54c2d50f3b7fa24923\lm32_instruction_unit.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_instruction_unit.v:743$1675'.
  created $dff cell `$procdff$4504' with positive edge clock.
Creating register for signal `$paramod$31b35bded91617e6467faa54c2d50f3b7fa24923\lm32_instruction_unit.\bus_error_f' using process `$paramod$31b35bded91617e6467faa54c2d50f3b7fa24923\lm32_instruction_unit.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_instruction_unit.v:743$1675'.
  created $dff cell `$procdff$4505' with positive edge clock.
Creating register for signal `$paramod$31b35bded91617e6467faa54c2d50f3b7fa24923\lm32_instruction_unit.\restart_address' using process `$paramod$31b35bded91617e6467faa54c2d50f3b7fa24923\lm32_instruction_unit.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_instruction_unit.v:686$1667'.
  created $dff cell `$procdff$4506' with positive edge clock.
Creating register for signal `$paramod$31b35bded91617e6467faa54c2d50f3b7fa24923\lm32_instruction_unit.\pc_f' using process `$paramod$31b35bded91617e6467faa54c2d50f3b7fa24923\lm32_instruction_unit.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_instruction_unit.v:649$1661'.
  created $dff cell `$procdff$4507' with positive edge clock.
Creating register for signal `$paramod$31b35bded91617e6467faa54c2d50f3b7fa24923\lm32_instruction_unit.\pc_d' using process `$paramod$31b35bded91617e6467faa54c2d50f3b7fa24923\lm32_instruction_unit.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_instruction_unit.v:649$1661'.
  created $dff cell `$procdff$4508' with positive edge clock.
Creating register for signal `$paramod$31b35bded91617e6467faa54c2d50f3b7fa24923\lm32_instruction_unit.\pc_x' using process `$paramod$31b35bded91617e6467faa54c2d50f3b7fa24923\lm32_instruction_unit.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_instruction_unit.v:649$1661'.
  created $dff cell `$procdff$4509' with positive edge clock.
Creating register for signal `$paramod$31b35bded91617e6467faa54c2d50f3b7fa24923\lm32_instruction_unit.\pc_m' using process `$paramod$31b35bded91617e6467faa54c2d50f3b7fa24923\lm32_instruction_unit.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_instruction_unit.v:649$1661'.
  created $dff cell `$procdff$4510' with positive edge clock.
Creating register for signal `$paramod$31b35bded91617e6467faa54c2d50f3b7fa24923\lm32_instruction_unit.\pc_w' using process `$paramod$31b35bded91617e6467faa54c2d50f3b7fa24923\lm32_instruction_unit.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_instruction_unit.v:649$1661'.
  created $dff cell `$procdff$4511' with positive edge clock.
Creating register for signal `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_load_store_unit.\size_w' using process `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_load_store_unit.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_load_store_unit.v:859$1515'.
  created $dff cell `$procdff$4512' with positive edge clock.
Creating register for signal `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_load_store_unit.\sign_extend_w' using process `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_load_store_unit.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_load_store_unit.v:859$1515'.
  created $dff cell `$procdff$4513' with positive edge clock.
Creating register for signal `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_load_store_unit.\data_w' using process `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_load_store_unit.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_load_store_unit.v:859$1515'.
  created $dff cell `$procdff$4514' with positive edge clock.
Creating register for signal `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_load_store_unit.\size_m' using process `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_load_store_unit.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_load_store_unit.v:817$1512'.
  created $dff cell `$procdff$4515' with positive edge clock.
Creating register for signal `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_load_store_unit.\sign_extend_m' using process `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_load_store_unit.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_load_store_unit.v:817$1512'.
  created $dff cell `$procdff$4516' with positive edge clock.
Creating register for signal `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_load_store_unit.\store_data_m' using process `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_load_store_unit.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_load_store_unit.v:817$1512'.
  created $dff cell `$procdff$4517' with positive edge clock.
Creating register for signal `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_load_store_unit.\byte_enable_m' using process `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_load_store_unit.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_load_store_unit.v:817$1512'.
  created $dff cell `$procdff$4518' with positive edge clock.
Creating register for signal `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_load_store_unit.\dcache_select_m' using process `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_load_store_unit.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_load_store_unit.v:817$1512'.
  created $dff cell `$procdff$4519' with positive edge clock.
Creating register for signal `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_load_store_unit.\wb_select_m' using process `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_load_store_unit.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_load_store_unit.v:817$1512'.
  created $dff cell `$procdff$4520' with positive edge clock.
Creating register for signal `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_load_store_unit.\stall_wb_load' using process `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_load_store_unit.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_load_store_unit.v:683$1483'.
  created $dff cell `$procdff$4521' with positive edge clock.
Creating register for signal `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_load_store_unit.\d_dat_o' using process `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_load_store_unit.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_load_store_unit.v:683$1483'.
  created $dff cell `$procdff$4522' with positive edge clock.
Creating register for signal `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_load_store_unit.\d_adr_o' using process `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_load_store_unit.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_load_store_unit.v:683$1483'.
  created $dff cell `$procdff$4523' with positive edge clock.
Creating register for signal `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_load_store_unit.\d_cyc_o' using process `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_load_store_unit.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_load_store_unit.v:683$1483'.
  created $dff cell `$procdff$4524' with positive edge clock.
Creating register for signal `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_load_store_unit.\d_sel_o' using process `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_load_store_unit.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_load_store_unit.v:683$1483'.
  created $dff cell `$procdff$4525' with positive edge clock.
Creating register for signal `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_load_store_unit.\d_stb_o' using process `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_load_store_unit.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_load_store_unit.v:683$1483'.
  created $dff cell `$procdff$4526' with positive edge clock.
Creating register for signal `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_load_store_unit.\d_we_o' using process `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_load_store_unit.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_load_store_unit.v:683$1483'.
  created $dff cell `$procdff$4527' with positive edge clock.
Creating register for signal `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_load_store_unit.\d_cti_o' using process `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_load_store_unit.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_load_store_unit.v:683$1483'.
  created $dff cell `$procdff$4528' with positive edge clock.
Creating register for signal `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_load_store_unit.\d_lock_o' using process `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_load_store_unit.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_load_store_unit.v:683$1483'.
  created $dff cell `$procdff$4529' with positive edge clock.
Creating register for signal `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_load_store_unit.\dcache_refill_ready' using process `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_load_store_unit.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_load_store_unit.v:683$1483'.
  created $dff cell `$procdff$4530' with positive edge clock.
Creating register for signal `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_load_store_unit.\wb_data_m' using process `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_load_store_unit.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_load_store_unit.v:683$1483'.
  created $dff cell `$procdff$4531' with positive edge clock.
Creating register for signal `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_load_store_unit.\wb_load_complete' using process `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_load_store_unit.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_load_store_unit.v:683$1483'.
  created $dff cell `$procdff$4532' with positive edge clock.
Creating register for signal `\lm32_shifter.\direction_m' using process `\lm32_shifter.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_shifter.v:138$1417'.
  created $dff cell `$procdff$4533' with positive edge clock.
Creating register for signal `\lm32_shifter.\right_shift_result' using process `\lm32_shifter.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_shifter.v:138$1417'.
  created $dff cell `$procdff$4534' with positive edge clock.
Creating register for signal `\lm32_multiplier.\multiplier' using process `\lm32_multiplier.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_multiplier.v:98$1402'.
  created $dff cell `$procdff$4535' with positive edge clock.
Creating register for signal `\lm32_multiplier.\result' using process `\lm32_multiplier.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_multiplier.v:98$1402'.
  created $dff cell `$procdff$4536' with positive edge clock.
Creating register for signal `\lm32_multiplier.\muliplicand' using process `\lm32_multiplier.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_multiplier.v:98$1402'.
  created $dff cell `$procdff$4537' with positive edge clock.
Creating register for signal `\lm32_multiplier.\product' using process `\lm32_multiplier.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_multiplier.v:98$1402'.
  created $dff cell `$procdff$4538' with positive edge clock.
Creating register for signal `\lm32_mc_arithmetic.\divide_by_zero_x' using process `\lm32_mc_arithmetic.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_mc_arithmetic.v:169$1385'.
  created $dff cell `$procdff$4539' with positive edge clock.
Creating register for signal `\lm32_mc_arithmetic.\result_x' using process `\lm32_mc_arithmetic.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_mc_arithmetic.v:169$1385'.
  created $dff cell `$procdff$4540' with positive edge clock.
Creating register for signal `\lm32_mc_arithmetic.\p' using process `\lm32_mc_arithmetic.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_mc_arithmetic.v:169$1385'.
  created $dff cell `$procdff$4541' with positive edge clock.
Creating register for signal `\lm32_mc_arithmetic.\a' using process `\lm32_mc_arithmetic.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_mc_arithmetic.v:169$1385'.
  created $dff cell `$procdff$4542' with positive edge clock.
Creating register for signal `\lm32_mc_arithmetic.\b' using process `\lm32_mc_arithmetic.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_mc_arithmetic.v:169$1385'.
  created $dff cell `$procdff$4543' with positive edge clock.
Creating register for signal `\lm32_mc_arithmetic.\state' using process `\lm32_mc_arithmetic.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_mc_arithmetic.v:169$1385'.
  created $dff cell `$procdff$4544' with positive edge clock.
Creating register for signal `\lm32_mc_arithmetic.\cycles' using process `\lm32_mc_arithmetic.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_mc_arithmetic.v:169$1385'.
  created $dff cell `$procdff$4545' with positive edge clock.
Creating register for signal `\lm32_interrupt.\ie' using process `\lm32_interrupt.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_interrupt.v:232$1375'.
  created $dff cell `$procdff$4546' with positive edge clock.
Creating register for signal `\lm32_interrupt.\eie' using process `\lm32_interrupt.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_interrupt.v:232$1375'.
  created $dff cell `$procdff$4547' with positive edge clock.
Creating register for signal `\lm32_interrupt.\im' using process `\lm32_interrupt.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_interrupt.v:232$1375'.
  created $dff cell `$procdff$4548' with positive edge clock.
Creating register for signal `\i2s_codec.\evt_hsbf' using process `\i2s_codec.$proc$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:123$1272'.
  created $dff cell `$procdff$4549' with positive edge clock.
Creating register for signal `\i2s_codec.\evt_lsbf' using process `\i2s_codec.$proc$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:123$1272'.
  created $dff cell `$procdff$4550' with positive edge clock.
Creating register for signal `\i2s_codec.\i2s_sd' using process `\i2s_codec.$proc$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:123$1272'.
  created $dff cell `$procdff$4551' with positive edge clock.
Creating register for signal `\i2s_codec.\adr_cnt' using process `\i2s_codec.$proc$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:123$1272'.
  created $dff cell `$procdff$4552' with positive edge clock.
Creating register for signal `\i2s_codec.\sd_ctrl' using process `\i2s_codec.$proc$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:123$1272'.
  created $dff cell `$procdff$4553' with positive edge clock.
Creating register for signal `\i2s_codec.\bit_cnt' using process `\i2s_codec.$proc$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:123$1272'.
  created $dff cell `$procdff$4554' with positive edge clock.
Creating register for signal `\i2s_codec.\bits_to_trx' using process `\i2s_codec.$proc$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:123$1272'.
  created $dff cell `$procdff$4555' with positive edge clock.
Creating register for signal `\i2s_codec.\data_in' using process `\i2s_codec.$proc$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:123$1272'.
  created $dff cell `$procdff$4556' with positive edge clock.
Creating register for signal `\i2s_codec.\new_word' using process `\i2s_codec.$proc$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:123$1272'.
  created $dff cell `$procdff$4557' with positive edge clock.
Creating register for signal `\i2s_codec.\imem_rdwr' using process `\i2s_codec.$proc$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:123$1272'.
  created $dff cell `$procdff$4558' with positive edge clock.
Creating register for signal `\i2s_codec.$bitselwrite$mask$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:178$1251' using process `\i2s_codec.$proc$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:123$1272'.
  created $dff cell `$procdff$4559' with positive edge clock.
Creating register for signal `\i2s_codec.$bitselwrite$data$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:178$1252' using process `\i2s_codec.$proc$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:123$1272'.
  created $dff cell `$procdff$4560' with positive edge clock.
Creating register for signal `\i2s_codec.$bitselwrite$mask$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:181$1253' using process `\i2s_codec.$proc$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:123$1272'.
  created $dff cell `$procdff$4561' with positive edge clock.
Creating register for signal `\i2s_codec.$bitselwrite$data$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:181$1254' using process `\i2s_codec.$proc$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:123$1272'.
  created $dff cell `$procdff$4562' with positive edge clock.
Creating register for signal `\i2s_codec.$lookahead\data_in$1271' using process `\i2s_codec.$proc$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:123$1272'.
  created $dff cell `$procdff$4563' with positive edge clock.
Creating register for signal `\i2s_codec.\i2s_ws' using process `\i2s_codec.$proc$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:90$1262'.
  created $dff cell `$procdff$4564' with positive edge clock.
Creating register for signal `\i2s_codec.\ws_pos_edge' using process `\i2s_codec.$proc$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:90$1262'.
  created $dff cell `$procdff$4565' with positive edge clock.
Creating register for signal `\i2s_codec.\ws_neg_edge' using process `\i2s_codec.$proc$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:90$1262'.
  created $dff cell `$procdff$4566' with positive edge clock.
Creating register for signal `\i2s_codec.\ws_cnt' using process `\i2s_codec.$proc$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:90$1262'.
  created $dff cell `$procdff$4567' with positive edge clock.
Creating register for signal `\i2s_codec.\i2s_clk_en' using process `\i2s_codec.$proc$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:69$1255'.
  created $dff cell `$procdff$4568' with positive edge clock.
Creating register for signal `\i2s_codec.\clk_cnt' using process `\i2s_codec.$proc$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:69$1255'.
  created $dff cell `$procdff$4569' with positive edge clock.
Creating register for signal `\i2s_codec.\toggle' using process `\i2s_codec.$proc$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:69$1255'.
  created $dff cell `$procdff$4570' with positive edge clock.
Creating register for signal `\i2s_codec.\neg_edge' using process `\i2s_codec.$proc$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:69$1255'.
  created $dff cell `$procdff$4571' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$memwr$\registers$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:3037$873_ADDR' using process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:3033$1243'.
  created $dff cell `$procdff$4572' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$memwr$\registers$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:3037$873_DATA' using process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:3033$1243'.
  created $dff cell `$procdff$4573' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$memwr$\registers$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:3037$873_EN' using process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:3033$1243'.
  created $dff cell `$procdff$4574' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.\load_x' using process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2678$1213'.
  created $dff cell `$procdff$4575' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.\load_m' using process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2678$1213'.
  created $dff cell `$procdff$4576' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.\store_x' using process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2678$1213'.
  created $dff cell `$procdff$4577' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.\store_m' using process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2678$1213'.
  created $dff cell `$procdff$4578' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.\size_x' using process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2678$1213'.
  created $dff cell `$procdff$4579' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.\branch_x' using process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2678$1213'.
  created $dff cell `$procdff$4580' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.\branch_predict_x' using process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2678$1213'.
  created $dff cell `$procdff$4581' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.\branch_predict_taken_x' using process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2678$1213'.
  created $dff cell `$procdff$4582' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.\branch_m' using process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2678$1213'.
  created $dff cell `$procdff$4583' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.\branch_predict_m' using process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2678$1213'.
  created $dff cell `$procdff$4584' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.\branch_predict_taken_m' using process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2678$1213'.
  created $dff cell `$procdff$4585' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.\branch_target_x' using process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2678$1213'.
  created $dff cell `$procdff$4586' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.\branch_target_m' using process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2678$1213'.
  created $dff cell `$procdff$4587' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.\x_result_sel_csr_x' using process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2678$1213'.
  created $dff cell `$procdff$4588' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.\x_result_sel_mc_arith_x' using process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2678$1213'.
  created $dff cell `$procdff$4589' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.\x_result_sel_sext_x' using process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2678$1213'.
  created $dff cell `$procdff$4590' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.\x_result_sel_logic_x' using process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2678$1213'.
  created $dff cell `$procdff$4591' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.\x_result_sel_add_x' using process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2678$1213'.
  created $dff cell `$procdff$4592' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.\m_result_sel_compare_x' using process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2678$1213'.
  created $dff cell `$procdff$4593' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.\m_result_sel_compare_m' using process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2678$1213'.
  created $dff cell `$procdff$4594' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.\m_result_sel_shift_x' using process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2678$1213'.
  created $dff cell `$procdff$4595' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.\m_result_sel_shift_m' using process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2678$1213'.
  created $dff cell `$procdff$4596' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.\w_result_sel_load_x' using process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2678$1213'.
  created $dff cell `$procdff$4597' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.\w_result_sel_load_m' using process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2678$1213'.
  created $dff cell `$procdff$4598' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.\w_result_sel_load_w' using process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2678$1213'.
  created $dff cell `$procdff$4599' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.\w_result_sel_mul_x' using process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2678$1213'.
  created $dff cell `$procdff$4600' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.\w_result_sel_mul_m' using process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2678$1213'.
  created $dff cell `$procdff$4601' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.\w_result_sel_mul_w' using process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2678$1213'.
  created $dff cell `$procdff$4602' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.\x_bypass_enable_x' using process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2678$1213'.
  created $dff cell `$procdff$4603' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.\m_bypass_enable_x' using process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2678$1213'.
  created $dff cell `$procdff$4604' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.\m_bypass_enable_m' using process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2678$1213'.
  created $dff cell `$procdff$4605' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.\sign_extend_x' using process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2678$1213'.
  created $dff cell `$procdff$4606' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.\write_enable_x' using process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2678$1213'.
  created $dff cell `$procdff$4607' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.\write_enable_m' using process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2678$1213'.
  created $dff cell `$procdff$4608' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.\write_enable_w' using process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2678$1213'.
  created $dff cell `$procdff$4609' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.\write_idx_x' using process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2678$1213'.
  created $dff cell `$procdff$4610' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.\write_idx_m' using process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2678$1213'.
  created $dff cell `$procdff$4611' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.\write_idx_w' using process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2678$1213'.
  created $dff cell `$procdff$4612' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.\csr_x' using process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2678$1213'.
  created $dff cell `$procdff$4613' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.\condition_x' using process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2678$1213'.
  created $dff cell `$procdff$4614' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.\scall_x' using process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2678$1213'.
  created $dff cell `$procdff$4615' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.\eret_x' using process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2678$1213'.
  created $dff cell `$procdff$4616' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.\eret_m' using process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2678$1213'.
  created $dff cell `$procdff$4617' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.\csr_write_enable_x' using process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2678$1213'.
  created $dff cell `$procdff$4618' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.\bus_error_x' using process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2678$1213'.
  created $dff cell `$procdff$4619' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.\data_bus_error_exception_m' using process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2678$1213'.
  created $dff cell `$procdff$4620' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.\memop_pc_w' using process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2678$1213'.
  created $dff cell `$procdff$4621' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.\operand_0_x' using process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2678$1213'.
  created $dff cell `$procdff$4622' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.\operand_1_x' using process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2678$1213'.
  created $dff cell `$procdff$4623' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.\store_operand_x' using process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2678$1213'.
  created $dff cell `$procdff$4624' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.\operand_m' using process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2678$1213'.
  created $dff cell `$procdff$4625' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.\operand_w' using process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2678$1213'.
  created $dff cell `$procdff$4626' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.\adder_op_x' using process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2678$1213'.
  created $dff cell `$procdff$4627' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.\adder_op_x_n' using process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2678$1213'.
  created $dff cell `$procdff$4628' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.\logic_op_x' using process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2678$1213'.
  created $dff cell `$procdff$4629' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.\direction_x' using process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2678$1213'.
  created $dff cell `$procdff$4630' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.\dflush_m' using process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2678$1213'.
  created $dff cell `$procdff$4631' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.\condition_met_m' using process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2678$1213'.
  created $dff cell `$procdff$4632' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.\exception_m' using process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2678$1213'.
  created $dff cell `$procdff$4633' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.\exception_w' using process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2678$1213'.
  created $dff cell `$procdff$4634' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.\valid_f' using process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2628$1189'.
  created $dff cell `$procdff$4635' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.\valid_d' using process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2628$1189'.
  created $dff cell `$procdff$4636' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.\valid_x' using process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2628$1189'.
  created $dff cell `$procdff$4637' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.\valid_m' using process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2628$1189'.
  created $dff cell `$procdff$4638' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.\valid_w' using process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2628$1189'.
  created $dff cell `$procdff$4639' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.\data_bus_error_seen' using process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2555$1171'.
  created $dff cell `$procdff$4640' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.\cc' using process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2544$1168'.
  created $dff cell `$procdff$4641' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.\eba' using process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2509$1161'.
  created $dff cell `$procdff$4642' with positive edge clock.
Creating register for signal `\board_75e.\storage_1_dat1' using process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1986$640'.
  created $dff cell `$procdff$4643' with positive edge clock.
Creating register for signal `\board_75e.\storage_1_dat0' using process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1981$632'.
  created $dff cell `$procdff$4644' with positive edge clock.
Creating register for signal `\board_75e.$memwr$\storage_1$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1983$237_ADDR' using process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1981$632'.
  created $dff cell `$procdff$4645' with positive edge clock.
Creating register for signal `\board_75e.$memwr$\storage_1$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1983$237_DATA' using process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1981$632'.
  created $dff cell `$procdff$4646' with positive edge clock.
Creating register for signal `\board_75e.$memwr$\storage_1$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1983$237_EN' using process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1981$632'.
  created $dff cell `$procdff$4647' with positive edge clock.
Creating register for signal `\board_75e.\storage_dat1' using process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1965$630'.
  created $dff cell `$procdff$4648' with positive edge clock.
Creating register for signal `\board_75e.\storage_dat0' using process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1960$622'.
  created $dff cell `$procdff$4649' with positive edge clock.
Creating register for signal `\board_75e.$memwr$\storage$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1962$236_ADDR' using process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1960$622'.
  created $dff cell `$procdff$4650' with positive edge clock.
Creating register for signal `\board_75e.$memwr$\storage$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1962$236_DATA' using process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1960$622'.
  created $dff cell `$procdff$4651' with positive edge clock.
Creating register for signal `\board_75e.$memwr$\storage$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1962$236_EN' using process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1960$622'.
  created $dff cell `$procdff$4652' with positive edge clock.
Creating register for signal `\board_75e.\mem_adr0' using process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1946$620'.
  created $dff cell `$procdff$4653' with positive edge clock.
Creating register for signal `\board_75e.\main_ram_adr0' using process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1923$594'.
  created $dff cell `$procdff$4654' with positive edge clock.
Creating register for signal `\board_75e.$memwr$\main_ram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1925$232_ADDR' using process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1923$594'.
  created $dff cell `$procdff$4655' with positive edge clock.
Creating register for signal `\board_75e.$memwr$\main_ram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1925$232_DATA' using process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1923$594'.
  created $dff cell `$procdff$4656' with positive edge clock.
Creating register for signal `\board_75e.$memwr$\main_ram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1925$232_EN' using process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1923$594'.
  created $dff cell `$procdff$4657' with positive edge clock.
Creating register for signal `\board_75e.$memwr$\main_ram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1927$233_ADDR' using process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1923$594'.
  created $dff cell `$procdff$4658' with positive edge clock.
Creating register for signal `\board_75e.$memwr$\main_ram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1927$233_DATA' using process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1923$594'.
  created $dff cell `$procdff$4659' with positive edge clock.
Creating register for signal `\board_75e.$memwr$\main_ram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1927$233_EN' using process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1923$594'.
  created $dff cell `$procdff$4660' with positive edge clock.
Creating register for signal `\board_75e.$memwr$\main_ram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1929$234_ADDR' using process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1923$594'.
  created $dff cell `$procdff$4661' with positive edge clock.
Creating register for signal `\board_75e.$memwr$\main_ram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1929$234_DATA' using process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1923$594'.
  created $dff cell `$procdff$4662' with positive edge clock.
Creating register for signal `\board_75e.$memwr$\main_ram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1929$234_EN' using process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1923$594'.
  created $dff cell `$procdff$4663' with positive edge clock.
Creating register for signal `\board_75e.$memwr$\main_ram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1931$235_ADDR' using process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1923$594'.
  created $dff cell `$procdff$4664' with positive edge clock.
Creating register for signal `\board_75e.$memwr$\main_ram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1931$235_DATA' using process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1923$594'.
  created $dff cell `$procdff$4665' with positive edge clock.
Creating register for signal `\board_75e.$memwr$\main_ram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1931$235_EN' using process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1923$594'.
  created $dff cell `$procdff$4666' with positive edge clock.
Creating register for signal `\board_75e.\sram_adr0' using process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1900$568'.
  created $dff cell `$procdff$4667' with positive edge clock.
Creating register for signal `\board_75e.$memwr$\sram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1902$228_ADDR' using process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1900$568'.
  created $dff cell `$procdff$4668' with positive edge clock.
Creating register for signal `\board_75e.$memwr$\sram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1902$228_DATA' using process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1900$568'.
  created $dff cell `$procdff$4669' with positive edge clock.
Creating register for signal `\board_75e.$memwr$\sram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1902$228_EN' using process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1900$568'.
  created $dff cell `$procdff$4670' with positive edge clock.
Creating register for signal `\board_75e.$memwr$\sram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1904$229_ADDR' using process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1900$568'.
  created $dff cell `$procdff$4671' with positive edge clock.
Creating register for signal `\board_75e.$memwr$\sram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1904$229_DATA' using process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1900$568'.
  created $dff cell `$procdff$4672' with positive edge clock.
Creating register for signal `\board_75e.$memwr$\sram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1904$229_EN' using process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1900$568'.
  created $dff cell `$procdff$4673' with positive edge clock.
Creating register for signal `\board_75e.$memwr$\sram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1906$230_ADDR' using process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1900$568'.
  created $dff cell `$procdff$4674' with positive edge clock.
Creating register for signal `\board_75e.$memwr$\sram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1906$230_DATA' using process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1900$568'.
  created $dff cell `$procdff$4675' with positive edge clock.
Creating register for signal `\board_75e.$memwr$\sram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1906$230_EN' using process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1900$568'.
  created $dff cell `$procdff$4676' with positive edge clock.
Creating register for signal `\board_75e.$memwr$\sram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1908$231_ADDR' using process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1900$568'.
  created $dff cell `$procdff$4677' with positive edge clock.
Creating register for signal `\board_75e.$memwr$\sram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1908$231_DATA' using process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1900$568'.
  created $dff cell `$procdff$4678' with positive edge clock.
Creating register for signal `\board_75e.$memwr$\sram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1908$231_EN' using process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1900$568'.
  created $dff cell `$procdff$4679' with positive edge clock.
Creating register for signal `\board_75e.\rom_dat0' using process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1885$566'.
  created $dff cell `$procdff$4680' with positive edge clock.
Creating register for signal `\board_75e.\serial_tx' using process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1414$513'.
  created $dff cell `$procdff$4681' with positive edge clock.
Creating register for signal `\board_75e.\__main___reset_storage' using process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1414$513'.
  created $dff cell `$procdff$4682' with positive edge clock.
Creating register for signal `\board_75e.\__main___reset_re' using process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1414$513'.
  created $dff cell `$procdff$4683' with positive edge clock.
Creating register for signal `\board_75e.\__main___scratch_storage' using process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1414$513'.
  created $dff cell `$procdff$4684' with positive edge clock.
Creating register for signal `\board_75e.\__main___scratch_re' using process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1414$513'.
  created $dff cell `$procdff$4685' with positive edge clock.
Creating register for signal `\board_75e.\__main___bus_errors_re' using process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1414$513'.
  created $dff cell `$procdff$4686' with positive edge clock.
Creating register for signal `\board_75e.\__main___bus_errors' using process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1414$513'.
  created $dff cell `$procdff$4687' with positive edge clock.
Creating register for signal `\board_75e.\__main___ram_bus_ack' using process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1414$513'.
  created $dff cell `$procdff$4688' with positive edge clock.
Creating register for signal `\board_75e.\__main___interface0_ram_bus_ack' using process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1414$513'.
  created $dff cell `$procdff$4689' with positive edge clock.
Creating register for signal `\board_75e.\__main___interface1_ram_bus_ack' using process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1414$513'.
  created $dff cell `$procdff$4690' with positive edge clock.
Creating register for signal `\board_75e.\__main___tx_data' using process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1414$513'.
  created $dff cell `$procdff$4691' with positive edge clock.
Creating register for signal `\board_75e.\__main___tx_count' using process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1414$513'.
  created $dff cell `$procdff$4692' with positive edge clock.
Creating register for signal `\board_75e.\__main___tx_tick' using process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1414$513'.
  created $dff cell `$procdff$4693' with positive edge clock.
Creating register for signal `\board_75e.\__main___tx_phase' using process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1414$513'.
  created $dff cell `$procdff$4694' with positive edge clock.
Creating register for signal `\board_75e.\__main___rx_data' using process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1414$513'.
  created $dff cell `$procdff$4695' with positive edge clock.
Creating register for signal `\board_75e.\__main___rx_count' using process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1414$513'.
  created $dff cell `$procdff$4696' with positive edge clock.
Creating register for signal `\board_75e.\__main___rx_tick' using process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1414$513'.
  created $dff cell `$procdff$4697' with positive edge clock.
Creating register for signal `\board_75e.\__main___rx_phase' using process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1414$513'.
  created $dff cell `$procdff$4698' with positive edge clock.
Creating register for signal `\board_75e.\__main___rx_rx_d' using process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1414$513'.
  created $dff cell `$procdff$4699' with positive edge clock.
Creating register for signal `\board_75e.\__main___uart_txfull_re' using process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1414$513'.
  created $dff cell `$procdff$4700' with positive edge clock.
Creating register for signal `\board_75e.\__main___uart_rxempty_re' using process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1414$513'.
  created $dff cell `$procdff$4701' with positive edge clock.
Creating register for signal `\board_75e.\__main___uart_tx_pending' using process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1414$513'.
  created $dff cell `$procdff$4702' with positive edge clock.
Creating register for signal `\board_75e.\__main___uart_tx_trigger_d' using process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1414$513'.
  created $dff cell `$procdff$4703' with positive edge clock.
Creating register for signal `\board_75e.\__main___uart_rx_pending' using process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1414$513'.
  created $dff cell `$procdff$4704' with positive edge clock.
Creating register for signal `\board_75e.\__main___uart_rx_trigger_d' using process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1414$513'.
  created $dff cell `$procdff$4705' with positive edge clock.
Creating register for signal `\board_75e.\__main___uart_status_re' using process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1414$513'.
  created $dff cell `$procdff$4706' with positive edge clock.
Creating register for signal `\board_75e.\__main___uart_pending_re' using process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1414$513'.
  created $dff cell `$procdff$4707' with positive edge clock.
Creating register for signal `\board_75e.\__main___uart_pending_r' using process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1414$513'.
  created $dff cell `$procdff$4708' with positive edge clock.
Creating register for signal `\board_75e.\__main___uart_enable_storage' using process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1414$513'.
  created $dff cell `$procdff$4709' with positive edge clock.
Creating register for signal `\board_75e.\__main___uart_enable_re' using process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1414$513'.
  created $dff cell `$procdff$4710' with positive edge clock.
Creating register for signal `\board_75e.\__main___uart_txempty_re' using process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1414$513'.
  created $dff cell `$procdff$4711' with positive edge clock.
Creating register for signal `\board_75e.\__main___uart_rxfull_re' using process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1414$513'.
  created $dff cell `$procdff$4712' with positive edge clock.
Creating register for signal `\board_75e.\__main___uart_tx_fifo_readable' using process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1414$513'.
  created $dff cell `$procdff$4713' with positive edge clock.
Creating register for signal `\board_75e.\__main___uart_tx_fifo_level0' using process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1414$513'.
  created $dff cell `$procdff$4714' with positive edge clock.
Creating register for signal `\board_75e.\__main___uart_tx_fifo_produce' using process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1414$513'.
  created $dff cell `$procdff$4715' with positive edge clock.
Creating register for signal `\board_75e.\__main___uart_tx_fifo_consume' using process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1414$513'.
  created $dff cell `$procdff$4716' with positive edge clock.
Creating register for signal `\board_75e.\__main___uart_rx_fifo_readable' using process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1414$513'.
  created $dff cell `$procdff$4717' with positive edge clock.
Creating register for signal `\board_75e.\__main___uart_rx_fifo_level0' using process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1414$513'.
  created $dff cell `$procdff$4718' with positive edge clock.
Creating register for signal `\board_75e.\__main___uart_rx_fifo_produce' using process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1414$513'.
  created $dff cell `$procdff$4719' with positive edge clock.
Creating register for signal `\board_75e.\__main___uart_rx_fifo_consume' using process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1414$513'.
  created $dff cell `$procdff$4720' with positive edge clock.
Creating register for signal `\board_75e.\__main___timer_load_storage' using process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1414$513'.
  created $dff cell `$procdff$4721' with positive edge clock.
Creating register for signal `\board_75e.\__main___timer_load_re' using process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1414$513'.
  created $dff cell `$procdff$4722' with positive edge clock.
Creating register for signal `\board_75e.\__main___timer_reload_storage' using process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1414$513'.
  created $dff cell `$procdff$4723' with positive edge clock.
Creating register for signal `\board_75e.\__main___timer_reload_re' using process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1414$513'.
  created $dff cell `$procdff$4724' with positive edge clock.
Creating register for signal `\board_75e.\__main___timer_en_storage' using process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1414$513'.
  created $dff cell `$procdff$4725' with positive edge clock.
Creating register for signal `\board_75e.\__main___timer_en_re' using process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1414$513'.
  created $dff cell `$procdff$4726' with positive edge clock.
Creating register for signal `\board_75e.\__main___timer_update_value_storage' using process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1414$513'.
  created $dff cell `$procdff$4727' with positive edge clock.
Creating register for signal `\board_75e.\__main___timer_update_value_re' using process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1414$513'.
  created $dff cell `$procdff$4728' with positive edge clock.
Creating register for signal `\board_75e.\__main___timer_value_status' using process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1414$513'.
  created $dff cell `$procdff$4729' with positive edge clock.
Creating register for signal `\board_75e.\__main___timer_value_re' using process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1414$513'.
  created $dff cell `$procdff$4730' with positive edge clock.
Creating register for signal `\board_75e.\__main___timer_zero_pending' using process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1414$513'.
  created $dff cell `$procdff$4731' with positive edge clock.
Creating register for signal `\board_75e.\__main___timer_zero_trigger_d' using process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1414$513'.
  created $dff cell `$procdff$4732' with positive edge clock.
Creating register for signal `\board_75e.\__main___timer_status_re' using process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1414$513'.
  created $dff cell `$procdff$4733' with positive edge clock.
Creating register for signal `\board_75e.\__main___timer_pending_re' using process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1414$513'.
  created $dff cell `$procdff$4734' with positive edge clock.
Creating register for signal `\board_75e.\__main___timer_pending_r' using process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1414$513'.
  created $dff cell `$procdff$4735' with positive edge clock.
Creating register for signal `\board_75e.\__main___timer_enable_storage' using process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1414$513'.
  created $dff cell `$procdff$4736' with positive edge clock.
Creating register for signal `\board_75e.\__main___timer_enable_re' using process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1414$513'.
  created $dff cell `$procdff$4737' with positive edge clock.
Creating register for signal `\board_75e.\__main___timer_value' using process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1414$513'.
  created $dff cell `$procdff$4738' with positive edge clock.
Creating register for signal `\board_75e.\__main___sample_addr_re' using process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1414$513'.
  created $dff cell `$procdff$4739' with positive edge clock.
Creating register for signal `\board_75e.\__main___evt_hsbf_re' using process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1414$513'.
  created $dff cell `$procdff$4740' with positive edge clock.
Creating register for signal `\board_75e.\__main___evt_lsbf_re' using process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1414$513'.
  created $dff cell `$procdff$4741' with positive edge clock.
Creating register for signal `\board_75e.\__main___mem_rdwr_re' using process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1414$513'.
  created $dff cell `$procdff$4742' with positive edge clock.
Creating register for signal `\board_75e.\__main___sample_dat_i_storage' using process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1414$513'.
  created $dff cell `$procdff$4743' with positive edge clock.
Creating register for signal `\board_75e.\__main___sample_dat_i_re' using process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1414$513'.
  created $dff cell `$procdff$4744' with positive edge clock.
Creating register for signal `\board_75e.\__main___conf_res_storage' using process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1414$513'.
  created $dff cell `$procdff$4745' with positive edge clock.
Creating register for signal `\board_75e.\__main___conf_res_re' using process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1414$513'.
  created $dff cell `$procdff$4746' with positive edge clock.
Creating register for signal `\board_75e.\__main___conf_ratio_storage' using process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1414$513'.
  created $dff cell `$procdff$4747' with positive edge clock.
Creating register for signal `\board_75e.\__main___conf_ratio_re' using process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1414$513'.
  created $dff cell `$procdff$4748' with positive edge clock.
Creating register for signal `\board_75e.\__main___conf_swap_storage' using process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1414$513'.
  created $dff cell `$procdff$4749' with positive edge clock.
Creating register for signal `\board_75e.\__main___conf_swap_re' using process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1414$513'.
  created $dff cell `$procdff$4750' with positive edge clock.
Creating register for signal `\board_75e.\__main___conf_en_storage' using process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1414$513'.
  created $dff cell `$procdff$4751' with positive edge clock.
Creating register for signal `\board_75e.\__main___conf_en_re' using process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1414$513'.
  created $dff cell `$procdff$4752' with positive edge clock.
Creating register for signal `\board_75e.\__main___sample_dat_o_storage' using process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1414$513'.
  created $dff cell `$procdff$4753' with positive edge clock.
Creating register for signal `\board_75e.\__main___sample_dat_o_re' using process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1414$513'.
  created $dff cell `$procdff$4754' with positive edge clock.
Creating register for signal `\board_75e.\__main___ok_pending' using process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1414$513'.
  created $dff cell `$procdff$4755' with positive edge clock.
Creating register for signal `\board_75e.\__main___ok_trigger_d' using process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1414$513'.
  created $dff cell `$procdff$4756' with positive edge clock.
Creating register for signal `\board_75e.\__main___status_re' using process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1414$513'.
  created $dff cell `$procdff$4757' with positive edge clock.
Creating register for signal `\board_75e.\__main___pending_re' using process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1414$513'.
  created $dff cell `$procdff$4758' with positive edge clock.
Creating register for signal `\board_75e.\__main___pending_r' using process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1414$513'.
  created $dff cell `$procdff$4759' with positive edge clock.
Creating register for signal `\board_75e.\__main___enable_storage' using process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1414$513'.
  created $dff cell `$procdff$4760' with positive edge clock.
Creating register for signal `\board_75e.\__main___enable_re' using process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1414$513'.
  created $dff cell `$procdff$4761' with positive edge clock.
Creating register for signal `\board_75e.\__main___storage' using process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1414$513'.
  created $dff cell `$procdff$4762' with positive edge clock.
Creating register for signal `\board_75e.\__main___re' using process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1414$513'.
  created $dff cell `$procdff$4763' with positive edge clock.
Creating register for signal `\board_75e.\builder_grant' using process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1414$513'.
  created $dff cell `$procdff$4764' with positive edge clock.
Creating register for signal `\board_75e.\builder_slave_sel_r' using process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1414$513'.
  created $dff cell `$procdff$4765' with positive edge clock.
Creating register for signal `\board_75e.\builder_count' using process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1414$513'.
  created $dff cell `$procdff$4766' with positive edge clock.
Creating register for signal `\board_75e.\builder_csr_bankarray_interface0_bank_bus_dat_r' using process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1414$513'.
  created $dff cell `$procdff$4767' with positive edge clock.
Creating register for signal `\board_75e.\builder_csr_bankarray_interface1_bank_bus_dat_r' using process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1414$513'.
  created $dff cell `$procdff$4768' with positive edge clock.
Creating register for signal `\board_75e.\builder_csr_bankarray_sel_r' using process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1414$513'.
  created $dff cell `$procdff$4769' with positive edge clock.
Creating register for signal `\board_75e.\builder_csr_bankarray_interface2_bank_bus_dat_r' using process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1414$513'.
  created $dff cell `$procdff$4770' with positive edge clock.
Creating register for signal `\board_75e.\builder_csr_bankarray_interface3_bank_bus_dat_r' using process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1414$513'.
  created $dff cell `$procdff$4771' with positive edge clock.
Creating register for signal `\board_75e.\builder_csr_bankarray_interface4_bank_bus_dat_r' using process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1414$513'.
  created $dff cell `$procdff$4772' with positive edge clock.
Creating register for signal `\board_75e.\builder_basesoc_rs232phytx_state' using process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1414$513'.
  created $dff cell `$procdff$4773' with positive edge clock.
Creating register for signal `\board_75e.\builder_basesoc_rs232phyrx_state' using process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1414$513'.
  created $dff cell `$procdff$4774' with positive edge clock.
Creating register for signal `\board_75e.\builder_basesoc_state' using process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1414$513'.
  created $dff cell `$procdff$4775' with positive edge clock.
Creating register for signal `\board_75e.\builder_regs0' using process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1414$513'.
  created $dff cell `$procdff$4776' with positive edge clock.
Creating register for signal `\board_75e.\builder_regs1' using process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1414$513'.
  created $dff cell `$procdff$4777' with positive edge clock.
Creating register for signal `\board_75e.\builder_int_rst' using process `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1410$512'.
  created $dff cell `$procdff$4778' with positive edge clock.

22.5.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

22.5.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `TRELLIS_FF.$proc$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$227'.
Found and cleaned up 2 empty switches in `\TRELLIS_FF.$proc$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:350$223'.
Removing empty process `TRELLIS_FF.$proc$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:350$223'.
Removing empty process `DPR16X4C.$proc$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$205'.
Found and cleaned up 1 empty switch in `\DPR16X4C.$proc$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:285$182'.
Removing empty process `TRELLIS_DPR16X4.$proc$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$148'.
Found and cleaned up 1 empty switch in `\TRELLIS_DPR16X4.$proc$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:221$124'.
Removing empty process `TRELLIS_DPR16X4.$proc$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:213$123'.
Found and cleaned up 1 empty switch in `$paramod$4010069ac6e9a3a66f147c50990e990d300ac9d1\lm32_ram.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:124$1831'.
Removing empty process `$paramod$4010069ac6e9a3a66f147c50990e990d300ac9d1\lm32_ram.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:124$1831'.
Found and cleaned up 1 empty switch in `$paramod$4010069ac6e9a3a66f147c50990e990d300ac9d1\lm32_ram.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:119$1821'.
Removing empty process `$paramod$4010069ac6e9a3a66f147c50990e990d300ac9d1\lm32_ram.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:119$1821'.
Found and cleaned up 1 empty switch in `$paramod$f3303d10e1799d3cbc8660e13c29e3dbe3a7e282\lm32_ram.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:124$1818'.
Removing empty process `$paramod$f3303d10e1799d3cbc8660e13c29e3dbe3a7e282\lm32_ram.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:124$1818'.
Found and cleaned up 1 empty switch in `$paramod$f3303d10e1799d3cbc8660e13c29e3dbe3a7e282\lm32_ram.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:119$1808'.
Removing empty process `$paramod$f3303d10e1799d3cbc8660e13c29e3dbe3a7e282\lm32_ram.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:119$1808'.
Found and cleaned up 5 empty switches in `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_icache.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_icache.v:486$1800'.
Removing empty process `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_icache.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_icache.v:486$1800'.
Found and cleaned up 9 empty switches in `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_icache.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_icache.v:400$1784'.
Removing empty process `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_icache.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_icache.v:400$1784'.
Found and cleaned up 1 empty switch in `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_icache.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_icache.v:391$1782'.
Removing empty process `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_icache.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_icache.v:391$1782'.
Found and cleaned up 4 empty switches in `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_dcache.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_dcache.v:509$1758'.
Removing empty process `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_dcache.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_dcache.v:509$1758'.
Found and cleaned up 1 empty switch in `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_dcache.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_dcache.v:328$1741'.
Removing empty process `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_dcache.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_dcache.v:328$1741'.
Found and cleaned up 8 empty switches in `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_dcache.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_dcache.v:450$1731'.
Removing empty process `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_dcache.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_dcache.v:450$1731'.
Found and cleaned up 1 empty switch in `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_dcache.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_dcache.v:441$1729'.
Removing empty process `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_dcache.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_dcache.v:441$1729'.
Found and cleaned up 2 empty switches in `$paramod$31b35bded91617e6467faa54c2d50f3b7fa24923\lm32_instruction_unit.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_instruction_unit.v:934$1688'.
Removing empty process `$paramod$31b35bded91617e6467faa54c2d50f3b7fa24923\lm32_instruction_unit.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_instruction_unit.v:934$1688'.
Found and cleaned up 7 empty switches in `$paramod$31b35bded91617e6467faa54c2d50f3b7fa24923\lm32_instruction_unit.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_instruction_unit.v:743$1675'.
Removing empty process `$paramod$31b35bded91617e6467faa54c2d50f3b7fa24923\lm32_instruction_unit.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_instruction_unit.v:743$1675'.
Found and cleaned up 3 empty switches in `$paramod$31b35bded91617e6467faa54c2d50f3b7fa24923\lm32_instruction_unit.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_instruction_unit.v:686$1667'.
Removing empty process `$paramod$31b35bded91617e6467faa54c2d50f3b7fa24923\lm32_instruction_unit.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_instruction_unit.v:686$1667'.
Found and cleaned up 5 empty switches in `$paramod$31b35bded91617e6467faa54c2d50f3b7fa24923\lm32_instruction_unit.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_instruction_unit.v:649$1661'.
Removing empty process `$paramod$31b35bded91617e6467faa54c2d50f3b7fa24923\lm32_instruction_unit.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_instruction_unit.v:649$1661'.
Found and cleaned up 5 empty switches in `$paramod$31b35bded91617e6467faa54c2d50f3b7fa24923\lm32_instruction_unit.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_instruction_unit.v:539$1650'.
Removing empty process `$paramod$31b35bded91617e6467faa54c2d50f3b7fa24923\lm32_instruction_unit.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_instruction_unit.v:539$1650'.
Found and cleaned up 7 empty switches in `\lm32_decoder.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:429$1595'.
Removing empty process `lm32_decoder.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:429$1595'.
Found and cleaned up 1 empty switch in `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_load_store_unit.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_load_store_unit.v:859$1515'.
Removing empty process `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_load_store_unit.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_load_store_unit.v:859$1515'.
Found and cleaned up 2 empty switches in `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_load_store_unit.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_load_store_unit.v:817$1512'.
Removing empty process `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_load_store_unit.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_load_store_unit.v:817$1512'.
Found and cleaned up 10 empty switches in `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_load_store_unit.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_load_store_unit.v:683$1483'.
Removing empty process `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_load_store_unit.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_load_store_unit.v:683$1483'.
Found and cleaned up 1 empty switch in `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_load_store_unit.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_load_store_unit.v:632$1476'.
Removing empty process `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_load_store_unit.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_load_store_unit.v:632$1476'.
Found and cleaned up 1 empty switch in `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_load_store_unit.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_load_store_unit.v:518$1473'.
Removing empty process `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_load_store_unit.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_load_store_unit.v:518$1473'.
Found and cleaned up 1 empty switch in `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_load_store_unit.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_load_store_unit.v:507$1472'.
Removing empty process `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_load_store_unit.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_load_store_unit.v:507$1472'.
Found and cleaned up 1 empty switch in `\lm32_adder.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_adder.v:123$1454'.
Removing empty process `lm32_adder.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_adder.v:123$1454'.
Removing empty process `lm32_logic_op.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_logic_op.v:90$1421'.
Found and cleaned up 2 empty switches in `\lm32_shifter.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_shifter.v:138$1417'.
Removing empty process `lm32_shifter.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_shifter.v:138$1417'.
Removing empty process `lm32_shifter.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_shifter.v:124$1414'.
Removing empty process `lm32_shifter.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_shifter.v:108$1407'.
Found and cleaned up 3 empty switches in `\lm32_multiplier.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_multiplier.v:98$1402'.
Removing empty process `lm32_multiplier.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_multiplier.v:98$1402'.
Found and cleaned up 9 empty switches in `\lm32_mc_arithmetic.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_mc_arithmetic.v:169$1385'.
Removing empty process `lm32_mc_arithmetic.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_mc_arithmetic.v:169$1385'.
Found and cleaned up 7 empty switches in `\lm32_interrupt.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_interrupt.v:232$1375'.
Removing empty process `lm32_interrupt.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_interrupt.v:232$1375'.
Found and cleaned up 1 empty switch in `\lm32_interrupt.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_interrupt.v:181$1374'.
Removing empty process `lm32_interrupt.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_interrupt.v:181$1374'.
Removing empty process `i2s_codec.$proc$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:47$1370'.
Found and cleaned up 19 empty switches in `\i2s_codec.$proc$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:123$1272'.
Removing empty process `i2s_codec.$proc$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:123$1272'.
Found and cleaned up 4 empty switches in `\i2s_codec.$proc$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:90$1262'.
Removing empty process `i2s_codec.$proc$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:90$1262'.
Found and cleaned up 2 empty switches in `\i2s_codec.$proc$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:69$1255'.
Removing empty process `i2s_codec.$proc$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:69$1255'.
Found and cleaned up 1 empty switch in `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:3033$1243'.
Removing empty process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:3033$1243'.
Found and cleaned up 8 empty switches in `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2678$1213'.
Removing empty process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2678$1213'.
Found and cleaned up 13 empty switches in `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2628$1189'.
Removing empty process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2628$1189'.
Found and cleaned up 2 empty switches in `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2590$1179'.
Removing empty process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2590$1179'.
Found and cleaned up 3 empty switches in `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2555$1171'.
Removing empty process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2555$1171'.
Found and cleaned up 1 empty switch in `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2544$1168'.
Removing empty process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2544$1168'.
Found and cleaned up 2 empty switches in `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2509$1161'.
Removing empty process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2509$1161'.
Found and cleaned up 1 empty switch in `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2290$1160'.
Removing empty process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2290$1160'.
Found and cleaned up 4 empty switches in `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:1892$1030'.
Removing empty process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:1892$1030'.
Removing empty process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:1661$948'.
Removing empty process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:1651$945'.
Removing empty process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:1631$940'.
Found and cleaned up 1 empty switch in `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:1615$932'.
Removing empty process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:1615$932'.
Found and cleaned up 1 empty switch in `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:1581$927'.
Removing empty process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:1581$927'.
Found and cleaned up 3 empty switches in `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:1551$918'.
Removing empty process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:1551$918'.
Found and cleaned up 3 empty switches in `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:1538$914'.
Removing empty process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:1538$914'.
Found and cleaned up 1 empty switch in `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:1519$894'.
Removing empty process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:1519$894'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:570$868'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:569$867'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:568$866'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:567$865'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:566$864'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:565$863'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:564$862'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:563$861'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:562$860'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:561$859'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:560$858'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:556$857'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:555$856'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:554$855'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:553$854'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:552$853'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:551$852'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:550$851'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:549$850'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:548$849'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:547$848'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:546$847'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:545$846'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:544$845'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:543$844'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:542$843'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:541$842'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:534$841'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:532$840'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:530$839'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:528$838'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:526$837'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:524$836'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:522$835'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:520$834'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:518$833'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:516$832'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:514$831'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:512$830'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:510$829'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:508$828'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:507$827'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:501$826'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:499$825'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:497$824'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:495$823'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:493$822'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:491$821'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:489$820'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:487$819'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:485$818'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:483$817'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:481$816'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:479$815'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:477$814'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:475$813'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:473$812'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:471$811'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:470$810'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:464$809'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:462$808'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:461$807'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:457$806'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:453$805'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:447$804'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:445$803'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:443$802'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:441$801'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:439$800'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:437$799'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:435$798'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:433$797'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:431$796'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:429$795'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:427$794'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:425$793'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:423$792'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:421$791'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:419$790'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:417$789'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:415$788'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:413$787'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:411$786'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:409$785'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:407$784'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:405$783'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:403$782'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:401$781'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:399$780'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:397$779'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:396$778'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:390$777'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:388$776'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:386$775'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:384$774'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:382$773'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:380$772'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:379$771'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:375$770'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:372$769'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:371$768'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:370$767'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:369$766'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:363$765'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:359$764'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:356$763'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:352$762'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:348$761'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:344$760'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:343$759'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:342$758'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:341$757'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:340$756'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:339$755'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:338$754'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:336$753'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:335$752'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:331$751'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:327$750'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:326$749'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:325$748'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:324$747'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:321$746'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:319$745'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:318$744'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:317$743'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:316$742'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:315$741'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:314$740'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:313$739'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:312$738'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:311$737'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:310$736'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:309$735'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:306$734'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:303$733'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:300$732'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:297$731'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:296$730'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:295$729'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:293$728'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:292$727'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:288$726'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:284$725'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:283$724'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:281$723'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:278$722'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:276$721'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:275$720'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:274$719'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:273$718'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:272$717'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:271$716'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:270$715'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:269$714'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:268$713'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:253$712'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:252$711'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:251$710'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:250$709'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:249$708'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:242$707'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:216$706'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:215$705'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:214$704'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:213$703'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:212$702'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:205$701'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:197$700'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:196$699'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:183$698'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:180$697'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:177$696'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:176$695'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:173$694'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:172$693'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:170$692'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:167$691'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:165$690'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:162$689'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:161$688'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:159$687'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:157$686'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:156$685'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:154$684'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:151$683'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:148$682'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:144$681'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:142$680'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:141$679'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:139$678'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:138$677'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:137$676'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:136$675'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:135$674'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:134$673'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:133$672'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:132$671'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:130$670'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:129$669'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:128$668'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:127$667'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:126$666'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:125$665'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:121$664'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:118$663'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:115$662'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:114$661'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:110$660'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:102$659'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:99$658'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:98$657'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:94$656'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:85$655'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:84$654'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:80$653'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:71$652'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:47$651'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:45$650'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:42$649'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:41$648'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:40$647'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:39$646'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:37$645'.
Found and cleaned up 1 empty switch in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1986$640'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1986$640'.
Found and cleaned up 1 empty switch in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1981$632'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1981$632'.
Found and cleaned up 1 empty switch in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1965$630'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1965$630'.
Found and cleaned up 1 empty switch in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1960$622'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1960$622'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1946$620'.
Found and cleaned up 4 empty switches in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1923$594'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1923$594'.
Found and cleaned up 4 empty switches in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1900$568'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1900$568'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1885$566'.
Found and cleaned up 74 empty switches in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1414$513'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1414$513'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1410$512'.
Found and cleaned up 1 empty switch in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1392$511'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1392$511'.
Found and cleaned up 1 empty switch in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1381$510'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1381$510'.
Found and cleaned up 1 empty switch in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1370$509'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1370$509'.
Found and cleaned up 1 empty switch in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1359$508'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1359$508'.
Found and cleaned up 1 empty switch in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1348$507'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1348$507'.
Found and cleaned up 1 empty switch in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1337$506'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1337$506'.
Found and cleaned up 1 empty switch in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1326$505'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1326$505'.
Found and cleaned up 1 empty switch in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1315$504'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1315$504'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1275$498'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1268$497'.
Found and cleaned up 1 empty switch in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1256$493'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1256$493'.
Found and cleaned up 1 empty switch in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1247$489'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1247$489'.
Found and cleaned up 1 empty switch in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1238$485'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1238$485'.
Found and cleaned up 1 empty switch in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1229$481'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1229$481'.
Found and cleaned up 1 empty switch in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1220$477'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1220$477'.
Found and cleaned up 1 empty switch in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1211$473'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1211$473'.
Found and cleaned up 1 empty switch in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1202$469'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1202$469'.
Found and cleaned up 1 empty switch in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1193$465'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1193$465'.
Found and cleaned up 1 empty switch in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1169$460'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1169$460'.
Found and cleaned up 1 empty switch in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1160$456'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1160$456'.
Found and cleaned up 1 empty switch in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1151$452'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1151$452'.
Found and cleaned up 1 empty switch in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1142$448'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1142$448'.
Found and cleaned up 1 empty switch in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1133$444'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1133$444'.
Found and cleaned up 1 empty switch in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1124$440'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1124$440'.
Found and cleaned up 1 empty switch in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1115$436'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1115$436'.
Found and cleaned up 1 empty switch in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1106$432'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1106$432'.
Found and cleaned up 1 empty switch in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1095$427'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1095$427'.
Found and cleaned up 1 empty switch in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1086$425'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1086$425'.
Found and cleaned up 1 empty switch in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1055$420'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1055$420'.
Found and cleaned up 1 empty switch in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1046$416'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1046$416'.
Found and cleaned up 1 empty switch in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1037$412'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1037$412'.
Found and cleaned up 1 empty switch in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1028$408'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1028$408'.
Found and cleaned up 1 empty switch in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1019$404'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1019$404'.
Found and cleaned up 1 empty switch in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1010$400'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1010$400'.
Found and cleaned up 1 empty switch in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1001$396'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1001$396'.
Found and cleaned up 1 empty switch in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:992$392'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:992$392'.
Found and cleaned up 1 empty switch in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:983$388'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:983$388'.
Found and cleaned up 1 empty switch in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:974$384'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:974$384'.
Found and cleaned up 1 empty switch in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:965$380'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:965$380'.
Found and cleaned up 1 empty switch in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:956$376'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:956$376'.
Found and cleaned up 1 empty switch in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:947$372'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:947$372'.
Found and cleaned up 1 empty switch in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:937$367'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:937$367'.
Found and cleaned up 1 empty switch in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:928$363'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:928$363'.
Found and cleaned up 1 empty switch in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:919$359'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:919$359'.
Found and cleaned up 2 empty switches in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:893$354'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:893$354'.
Found and cleaned up 1 empty switch in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:884$351'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:884$351'.
Found and cleaned up 1 empty switch in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:874$348'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:874$348'.
Found and cleaned up 1 empty switch in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:855$340'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:855$340'.
Found and cleaned up 1 empty switch in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:825$329'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:825$329'.
Found and cleaned up 1 empty switch in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:802$320'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:802$320'.
Found and cleaned up 1 empty switch in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:794$318'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:794$318'.
Found and cleaned up 4 empty switches in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:728$305'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:728$305'.
Found and cleaned up 4 empty switches in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:686$302'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:686$302'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:676$289'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:666$276'.
Found and cleaned up 1 empty switch in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:653$275'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:653$275'.
Found and cleaned up 1 empty switch in `\board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:639$263'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:639$263'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:598$248'.
Removing empty process `board_75e.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:578$239'.
Cleaned up 320 empty switches.

22.5.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$4010069ac6e9a3a66f147c50990e990d300ac9d1\lm32_ram.
Optimizing module $paramod$f3303d10e1799d3cbc8660e13c29e3dbe3a7e282\lm32_ram.
Optimizing module $paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_icache.
Optimizing module $paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_dcache.
Optimizing module lm32_addsub.
Optimizing module $paramod$31b35bded91617e6467faa54c2d50f3b7fa24923\lm32_instruction_unit.
Optimizing module lm32_decoder.
Optimizing module $paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_load_store_unit.
Optimizing module lm32_adder.
Optimizing module lm32_logic_op.
Optimizing module lm32_shifter.
Optimizing module lm32_multiplier.
Optimizing module lm32_mc_arithmetic.
Optimizing module lm32_interrupt.
Optimizing module i2s_codec.
Optimizing module $paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.
Optimizing module board_75e.

22.6. Executing FLATTEN pass (flatten design).
Deleting now unused module $paramod$4010069ac6e9a3a66f147c50990e990d300ac9d1\lm32_ram.
Deleting now unused module $paramod$f3303d10e1799d3cbc8660e13c29e3dbe3a7e282\lm32_ram.
Deleting now unused module $paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_icache.
Deleting now unused module $paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_dcache.
Deleting now unused module lm32_addsub.
Deleting now unused module $paramod$31b35bded91617e6467faa54c2d50f3b7fa24923\lm32_instruction_unit.
Deleting now unused module lm32_decoder.
Deleting now unused module $paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_load_store_unit.
Deleting now unused module lm32_adder.
Deleting now unused module lm32_logic_op.
Deleting now unused module lm32_shifter.
Deleting now unused module lm32_multiplier.
Deleting now unused module lm32_mc_arithmetic.
Deleting now unused module lm32_interrupt.
Deleting now unused module i2s_codec.
Deleting now unused module $paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.

22.7. Executing TRIBUF pass.

22.8. Executing DEMINOUT pass (demote inout ports to input or output).

22.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module board_75e.

22.10. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \board_75e..
Removed 386 unused cells and 2844 unused wires.

22.11. Executing CHECK pass (checking for obvious problems).
Checking module board_75e...
Warning: multiple conflicting drivers for board_75e.\i2s_codec.data_in [0]:
    port Q[0] of cell $flatten\i2s_codec.$procdff$4556 ($dff)
    port Q[0] of cell $procdff$4753 ($dff)
Found and reported 1 problems.

22.12. Executing OPT pass (performing simple optimizations).

22.12.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module board_75e.

22.12.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\board_75e'.
Removed a total of 157 cells.

22.12.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \board_75e..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $flatten\lm32_cpu.\instruction_unit.$procmux$2120: \lm32_cpu.instruction_unit.i_cyc_o -> 1'1
      Replacing known input bits on port A of cell $flatten\lm32_cpu.\instruction_unit.$procmux$2118: \lm32_cpu.instruction_unit.i_cyc_o -> 1'1
      Replacing known input bits on port A of cell $flatten\lm32_cpu.\instruction_unit.$procmux$2115: \lm32_cpu.instruction_unit.i_cyc_o -> 1'0
      Replacing known input bits on port A of cell $flatten\lm32_cpu.\load_store_unit.$procmux$2497: \lm32_cpu.load_store_unit.d_cyc_o -> 1'1
      Replacing known input bits on port B of cell $flatten\lm32_cpu.\load_store_unit.$procmux$2495: \lm32_cpu.load_store_unit.d_cyc_o -> 1'1
      Replacing known input bits on port A of cell $flatten\lm32_cpu.\load_store_unit.$procmux$2485: \lm32_cpu.load_store_unit.d_cyc_o -> 1'0
      Replacing known input bits on port A of cell $procmux$4320: \builder_basesoc_state -> 1'0
      Replacing known input bits on port A of cell $procmux$4363: \builder_basesoc_rs232phyrx_state -> 1'1
      Replacing known input bits on port A of cell $procmux$4361: \builder_basesoc_rs232phyrx_state -> 1'1
      Replacing known input bits on port A of cell $procmux$4358: \builder_basesoc_rs232phyrx_state -> 1'0
      Replacing known input bits on port A of cell $procmux$4409: \builder_basesoc_rs232phytx_state -> 1'1
      Replacing known input bits on port A of cell $procmux$4407: \builder_basesoc_rs232phytx_state -> 1'1
      Replacing known input bits on port A of cell $procmux$4404: \builder_basesoc_rs232phytx_state -> 1'0
      Replacing known input bits on port A of cell $procmux$3983: \builder_grant -> 1'0
      Replacing known input bits on port B of cell $procmux$3981: \builder_grant -> 1'1
      Replacing known input bits on port A of cell $procmux$3979: \builder_grant -> 1'1
      Replacing known input bits on port B of cell $procmux$3987: \builder_grant -> 1'0
      Replacing known input bits on port A of cell $procmux$3985: \builder_grant -> 1'0
  Analyzing evaluation results.
    dead port 2/2 on $mux $flatten\i2s_codec.$procmux$2888.
    dead port 2/2 on $mux $flatten\i2s_codec.$procmux$2891.
    dead port 2/2 on $mux $flatten\i2s_codec.$procmux$2943.
    dead port 2/2 on $mux $flatten\i2s_codec.$procmux$3018.
    dead port 2/2 on $mux $flatten\i2s_codec.$procmux$3100.
    dead port 2/2 on $mux $flatten\lm32_cpu.$procmux$3582.
    dead port 1/2 on $mux $flatten\lm32_cpu.$procmux$3605.
    dead port 1/2 on $mux $flatten\lm32_cpu.$procmux$3635.
    dead port 1/2 on $mux $flatten\lm32_cpu.$procmux$3638.
    dead port 1/2 on $mux $flatten\lm32_cpu.$procmux$3641.
    dead port 1/2 on $mux $flatten\lm32_cpu.$procmux$3647.
    dead port 1/2 on $mux $flatten\lm32_cpu.$procmux$3650.
    dead port 1/2 on $mux $flatten\lm32_cpu.$procmux$3656.
    dead port 1/2 on $mux $flatten\lm32_cpu.$procmux$3679.
    dead port 1/2 on $mux $flatten\lm32_cpu.$procmux$3682.
    dead port 1/2 on $mux $flatten\lm32_cpu.$procmux$3688.
    dead port 1/2 on $mux $flatten\lm32_cpu.$procmux$3697.
    dead port 1/2 on $mux $flatten\lm32_cpu.$procmux$3700.
    dead port 1/2 on $mux $flatten\lm32_cpu.$procmux$3706.
    dead port 1/2 on $mux $flatten\lm32_cpu.\decoder.$procmux$2221.
    dead port 1/2 on $mux $flatten\lm32_cpu.\decoder.$procmux$2224.
    dead port 1/2 on $mux $flatten\lm32_cpu.\decoder.$procmux$2227.
    dead port 1/2 on $mux $flatten\lm32_cpu.\decoder.$procmux$2233.
    dead port 1/2 on $mux $flatten\lm32_cpu.\decoder.$procmux$2236.
    dead port 1/2 on $mux $flatten\lm32_cpu.\decoder.$procmux$2242.
    dead port 1/2 on $mux $flatten\lm32_cpu.\decoder.$procmux$2245.
    dead port 1/2 on $mux $flatten\lm32_cpu.\decoder.$procmux$2260.
    dead port 1/2 on $mux $flatten\lm32_cpu.\decoder.$procmux$2266.
    dead port 1/2 on $mux $flatten\lm32_cpu.\decoder.$procmux$2278.
    dead port 1/2 on $mux $flatten\lm32_cpu.\decoder.$procmux$2299.
    dead port 1/2 on $mux $flatten\lm32_cpu.\instruction_unit.$procmux$2170.
    dead port 1/2 on $mux $flatten\lm32_cpu.\instruction_unit.$procmux$2173.
    dead port 1/2 on $mux $flatten\lm32_cpu.\instruction_unit.$procmux$2176.
    dead port 1/2 on $mux $flatten\lm32_cpu.\instruction_unit.$procmux$2182.
    dead port 1/2 on $mux $flatten\lm32_cpu.\instruction_unit.$procmux$2185.
    dead port 2/2 on $mux $flatten\lm32_cpu.\instruction_unit.$procmux$2191.
    dead port 1/2 on $mux $flatten\lm32_cpu.\instruction_unit.$procmux$2194.
    dead port 1/2 on $mux $flatten\lm32_cpu.\instruction_unit.$procmux$2200.
Removed 38 multiplexer ports.

22.12.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \board_75e.
    New ctrl vector for $pmux cell $flatten\i2s_codec.$procmux$2938: $auto$opt_reduce.cc:134:opt_mux$4793
    New ctrl vector for $pmux cell $flatten\i2s_codec.$procmux$2993: { $flatten\i2s_codec.$procmux$3020_CMP $flatten\i2s_codec.$procmux$2889_CMP $auto$opt_reduce.cc:134:opt_mux$4795 }
    New ctrl vector for $pmux cell $flatten\i2s_codec.$procmux$3025: { $flatten\i2s_codec.$procmux$2889_CMP $auto$opt_reduce.cc:134:opt_mux$4797 }
    New ctrl vector for $pmux cell $flatten\i2s_codec.$procmux$3048: { $flatten\i2s_codec.$procmux$2889_CMP $auto$opt_reduce.cc:134:opt_mux$4799 }
    New ctrl vector for $mux cell $flatten\i2s_codec.$procmux$3060: { }
    Consolidated identical input bits for $mux cell $flatten\lm32_cpu.$procmux$3246:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\lm32_cpu.$0$memwr$\registers$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:3037$873_EN[31:0]$1246
      New ports: A=1'0, B=1'1, Y=$flatten\lm32_cpu.$0$memwr$\registers$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:3037$873_EN[31:0]$1246 [0]
      New connections: $flatten\lm32_cpu.$0$memwr$\registers$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:3037$873_EN[31:0]$1246 [31:1] = { $flatten\lm32_cpu.$0$memwr$\registers$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:3037$873_EN[31:0]$1246 [0] $flatten\lm32_cpu.$0$memwr$\registers$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:3037$873_EN[31:0]$1246 [0] $flatten\lm32_cpu.$0$memwr$\registers$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:3037$873_EN[31:0]$1246 [0] $flatten\lm32_cpu.$0$memwr$\registers$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:3037$873_EN[31:0]$1246 [0] $flatten\lm32_cpu.$0$memwr$\registers$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:3037$873_EN[31:0]$1246 [0] $flatten\lm32_cpu.$0$memwr$\registers$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:3037$873_EN[31:0]$1246 [0] $flatten\lm32_cpu.$0$memwr$\registers$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:3037$873_EN[31:0]$1246 [0] $flatten\lm32_cpu.$0$memwr$\registers$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:3037$873_EN[31:0]$1246 [0] $flatten\lm32_cpu.$0$memwr$\registers$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:3037$873_EN[31:0]$1246 [0] $flatten\lm32_cpu.$0$memwr$\registers$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:3037$873_EN[31:0]$1246 [0] $flatten\lm32_cpu.$0$memwr$\registers$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:3037$873_EN[31:0]$1246 [0] $flatten\lm32_cpu.$0$memwr$\registers$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:3037$873_EN[31:0]$1246 [0] $flatten\lm32_cpu.$0$memwr$\registers$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:3037$873_EN[31:0]$1246 [0] $flatten\lm32_cpu.$0$memwr$\registers$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:3037$873_EN[31:0]$1246 [0] $flatten\lm32_cpu.$0$memwr$\registers$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:3037$873_EN[31:0]$1246 [0] $flatten\lm32_cpu.$0$memwr$\registers$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:3037$873_EN[31:0]$1246 [0] $flatten\lm32_cpu.$0$memwr$\registers$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:3037$873_EN[31:0]$1246 [0] $flatten\lm32_cpu.$0$memwr$\registers$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:3037$873_EN[31:0]$1246 [0] $flatten\lm32_cpu.$0$memwr$\registers$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:3037$873_EN[31:0]$1246 [0] $flatten\lm32_cpu.$0$memwr$\registers$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:3037$873_EN[31:0]$1246 [0] $flatten\lm32_cpu.$0$memwr$\registers$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:3037$873_EN[31:0]$1246 [0] $flatten\lm32_cpu.$0$memwr$\registers$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:3037$873_EN[31:0]$1246 [0] $flatten\lm32_cpu.$0$memwr$\registers$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:3037$873_EN[31:0]$1246 [0] $flatten\lm32_cpu.$0$memwr$\registers$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:3037$873_EN[31:0]$1246 [0] $flatten\lm32_cpu.$0$memwr$\registers$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:3037$873_EN[31:0]$1246 [0] $flatten\lm32_cpu.$0$memwr$\registers$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:3037$873_EN[31:0]$1246 [0] $flatten\lm32_cpu.$0$memwr$\registers$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:3037$873_EN[31:0]$1246 [0] $flatten\lm32_cpu.$0$memwr$\registers$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:3037$873_EN[31:0]$1246 [0] $flatten\lm32_cpu.$0$memwr$\registers$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:3037$873_EN[31:0]$1246 [0] $flatten\lm32_cpu.$0$memwr$\registers$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:3037$873_EN[31:0]$1246 [0] $flatten\lm32_cpu.$0$memwr$\registers$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:3037$873_EN[31:0]$1246 [0] }
    New ctrl vector for $pmux cell $flatten\lm32_cpu.$procmux$3661: { $auto$opt_reduce.cc:134:opt_mux$4801 $flatten\lm32_cpu.$procmux$3667_CMP $flatten\lm32_cpu.$procmux$3666_CMP $flatten\lm32_cpu.$procmux$3665_CMP $flatten\lm32_cpu.$procmux$3664_CMP $flatten\lm32_cpu.$procmux$3663_CMP $flatten\lm32_cpu.$procmux$3662_CMP }
    New ctrl vector for $pmux cell $flatten\lm32_cpu.\instruction_unit.\icache.$procmux$1894: $auto$opt_reduce.cc:134:opt_mux$4803
    Consolidated identical input bits for $mux cell $flatten\lm32_cpu.\instruction_unit.\icache.\memories[0].way_0_data_ram.$procmux$1860:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\lm32_cpu.\instruction_unit.\icache.\memories[0].way_0_data_ram.$0$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1819_EN[31:0]$1824
      New ports: A=1'0, B=1'1, Y=$flatten\lm32_cpu.\instruction_unit.\icache.\memories[0].way_0_data_ram.$0$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1819_EN[31:0]$1824 [0]
      New connections: $flatten\lm32_cpu.\instruction_unit.\icache.\memories[0].way_0_data_ram.$0$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1819_EN[31:0]$1824 [31:1] = { $flatten\lm32_cpu.\instruction_unit.\icache.\memories[0].way_0_data_ram.$0$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1819_EN[31:0]$1824 [0] $flatten\lm32_cpu.\instruction_unit.\icache.\memories[0].way_0_data_ram.$0$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1819_EN[31:0]$1824 [0] $flatten\lm32_cpu.\instruction_unit.\icache.\memories[0].way_0_data_ram.$0$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1819_EN[31:0]$1824 [0] $flatten\lm32_cpu.\instruction_unit.\icache.\memories[0].way_0_data_ram.$0$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1819_EN[31:0]$1824 [0] $flatten\lm32_cpu.\instruction_unit.\icache.\memories[0].way_0_data_ram.$0$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1819_EN[31:0]$1824 [0] $flatten\lm32_cpu.\instruction_unit.\icache.\memories[0].way_0_data_ram.$0$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1819_EN[31:0]$1824 [0] $flatten\lm32_cpu.\instruction_unit.\icache.\memories[0].way_0_data_ram.$0$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1819_EN[31:0]$1824 [0] $flatten\lm32_cpu.\instruction_unit.\icache.\memories[0].way_0_data_ram.$0$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1819_EN[31:0]$1824 [0] $flatten\lm32_cpu.\instruction_unit.\icache.\memories[0].way_0_data_ram.$0$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1819_EN[31:0]$1824 [0] $flatten\lm32_cpu.\instruction_unit.\icache.\memories[0].way_0_data_ram.$0$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1819_EN[31:0]$1824 [0] $flatten\lm32_cpu.\instruction_unit.\icache.\memories[0].way_0_data_ram.$0$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1819_EN[31:0]$1824 [0] $flatten\lm32_cpu.\instruction_unit.\icache.\memories[0].way_0_data_ram.$0$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1819_EN[31:0]$1824 [0] $flatten\lm32_cpu.\instruction_unit.\icache.\memories[0].way_0_data_ram.$0$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1819_EN[31:0]$1824 [0] $flatten\lm32_cpu.\instruction_unit.\icache.\memories[0].way_0_data_ram.$0$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1819_EN[31:0]$1824 [0] $flatten\lm32_cpu.\instruction_unit.\icache.\memories[0].way_0_data_ram.$0$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1819_EN[31:0]$1824 [0] $flatten\lm32_cpu.\instruction_unit.\icache.\memories[0].way_0_data_ram.$0$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1819_EN[31:0]$1824 [0] $flatten\lm32_cpu.\instruction_unit.\icache.\memories[0].way_0_data_ram.$0$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1819_EN[31:0]$1824 [0] $flatten\lm32_cpu.\instruction_unit.\icache.\memories[0].way_0_data_ram.$0$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1819_EN[31:0]$1824 [0] $flatten\lm32_cpu.\instruction_unit.\icache.\memories[0].way_0_data_ram.$0$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1819_EN[31:0]$1824 [0] $flatten\lm32_cpu.\instruction_unit.\icache.\memories[0].way_0_data_ram.$0$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1819_EN[31:0]$1824 [0] $flatten\lm32_cpu.\instruction_unit.\icache.\memories[0].way_0_data_ram.$0$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1819_EN[31:0]$1824 [0] $flatten\lm32_cpu.\instruction_unit.\icache.\memories[0].way_0_data_ram.$0$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1819_EN[31:0]$1824 [0] $flatten\lm32_cpu.\instruction_unit.\icache.\memories[0].way_0_data_ram.$0$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1819_EN[31:0]$1824 [0] $flatten\lm32_cpu.\instruction_unit.\icache.\memories[0].way_0_data_ram.$0$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1819_EN[31:0]$1824 [0] $flatten\lm32_cpu.\instruction_unit.\icache.\memories[0].way_0_data_ram.$0$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1819_EN[31:0]$1824 [0] $flatten\lm32_cpu.\instruction_unit.\icache.\memories[0].way_0_data_ram.$0$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1819_EN[31:0]$1824 [0] $flatten\lm32_cpu.\instruction_unit.\icache.\memories[0].way_0_data_ram.$0$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1819_EN[31:0]$1824 [0] $flatten\lm32_cpu.\instruction_unit.\icache.\memories[0].way_0_data_ram.$0$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1819_EN[31:0]$1824 [0] $flatten\lm32_cpu.\instruction_unit.\icache.\memories[0].way_0_data_ram.$0$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1819_EN[31:0]$1824 [0] $flatten\lm32_cpu.\instruction_unit.\icache.\memories[0].way_0_data_ram.$0$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1819_EN[31:0]$1824 [0] $flatten\lm32_cpu.\instruction_unit.\icache.\memories[0].way_0_data_ram.$0$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1819_EN[31:0]$1824 [0] }
    Consolidated identical input bits for $mux cell $flatten\lm32_cpu.\instruction_unit.\icache.\memories[0].way_0_tag_ram.$procmux$1871:
      Old ports: A=21'000000000000000000000, B=21'111111111111111111111, Y=$flatten\lm32_cpu.\instruction_unit.\icache.\memories[0].way_0_tag_ram.$0$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1806_EN[20:0]$1811
      New ports: A=1'0, B=1'1, Y=$flatten\lm32_cpu.\instruction_unit.\icache.\memories[0].way_0_tag_ram.$0$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1806_EN[20:0]$1811 [0]
      New connections: $flatten\lm32_cpu.\instruction_unit.\icache.\memories[0].way_0_tag_ram.$0$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1806_EN[20:0]$1811 [20:1] = { $flatten\lm32_cpu.\instruction_unit.\icache.\memories[0].way_0_tag_ram.$0$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1806_EN[20:0]$1811 [0] $flatten\lm32_cpu.\instruction_unit.\icache.\memories[0].way_0_tag_ram.$0$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1806_EN[20:0]$1811 [0] $flatten\lm32_cpu.\instruction_unit.\icache.\memories[0].way_0_tag_ram.$0$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1806_EN[20:0]$1811 [0] $flatten\lm32_cpu.\instruction_unit.\icache.\memories[0].way_0_tag_ram.$0$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1806_EN[20:0]$1811 [0] $flatten\lm32_cpu.\instruction_unit.\icache.\memories[0].way_0_tag_ram.$0$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1806_EN[20:0]$1811 [0] $flatten\lm32_cpu.\instruction_unit.\icache.\memories[0].way_0_tag_ram.$0$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1806_EN[20:0]$1811 [0] $flatten\lm32_cpu.\instruction_unit.\icache.\memories[0].way_0_tag_ram.$0$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1806_EN[20:0]$1811 [0] $flatten\lm32_cpu.\instruction_unit.\icache.\memories[0].way_0_tag_ram.$0$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1806_EN[20:0]$1811 [0] $flatten\lm32_cpu.\instruction_unit.\icache.\memories[0].way_0_tag_ram.$0$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1806_EN[20:0]$1811 [0] $flatten\lm32_cpu.\instruction_unit.\icache.\memories[0].way_0_tag_ram.$0$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1806_EN[20:0]$1811 [0] $flatten\lm32_cpu.\instruction_unit.\icache.\memories[0].way_0_tag_ram.$0$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1806_EN[20:0]$1811 [0] $flatten\lm32_cpu.\instruction_unit.\icache.\memories[0].way_0_tag_ram.$0$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1806_EN[20:0]$1811 [0] $flatten\lm32_cpu.\instruction_unit.\icache.\memories[0].way_0_tag_ram.$0$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1806_EN[20:0]$1811 [0] $flatten\lm32_cpu.\instruction_unit.\icache.\memories[0].way_0_tag_ram.$0$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1806_EN[20:0]$1811 [0] $flatten\lm32_cpu.\instruction_unit.\icache.\memories[0].way_0_tag_ram.$0$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1806_EN[20:0]$1811 [0] $flatten\lm32_cpu.\instruction_unit.\icache.\memories[0].way_0_tag_ram.$0$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1806_EN[20:0]$1811 [0] $flatten\lm32_cpu.\instruction_unit.\icache.\memories[0].way_0_tag_ram.$0$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1806_EN[20:0]$1811 [0] $flatten\lm32_cpu.\instruction_unit.\icache.\memories[0].way_0_tag_ram.$0$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1806_EN[20:0]$1811 [0] $flatten\lm32_cpu.\instruction_unit.\icache.\memories[0].way_0_tag_ram.$0$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1806_EN[20:0]$1811 [0] $flatten\lm32_cpu.\instruction_unit.\icache.\memories[0].way_0_tag_ram.$0$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1806_EN[20:0]$1811 [0] }
    Consolidated identical input bits for $mux cell $flatten\lm32_cpu.\load_store_unit.\dcache.\memories[0].data_memories.way_0_data_ram.$procmux$1860:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\lm32_cpu.\load_store_unit.\dcache.\memories[0].data_memories.way_0_data_ram.$0$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1819_EN[31:0]$1824
      New ports: A=1'0, B=1'1, Y=$flatten\lm32_cpu.\load_store_unit.\dcache.\memories[0].data_memories.way_0_data_ram.$0$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1819_EN[31:0]$1824 [0]
      New connections: $flatten\lm32_cpu.\load_store_unit.\dcache.\memories[0].data_memories.way_0_data_ram.$0$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1819_EN[31:0]$1824 [31:1] = { $flatten\lm32_cpu.\load_store_unit.\dcache.\memories[0].data_memories.way_0_data_ram.$0$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1819_EN[31:0]$1824 [0] $flatten\lm32_cpu.\load_store_unit.\dcache.\memories[0].data_memories.way_0_data_ram.$0$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1819_EN[31:0]$1824 [0] $flatten\lm32_cpu.\load_store_unit.\dcache.\memories[0].data_memories.way_0_data_ram.$0$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1819_EN[31:0]$1824 [0] $flatten\lm32_cpu.\load_store_unit.\dcache.\memories[0].data_memories.way_0_data_ram.$0$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1819_EN[31:0]$1824 [0] $flatten\lm32_cpu.\load_store_unit.\dcache.\memories[0].data_memories.way_0_data_ram.$0$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1819_EN[31:0]$1824 [0] $flatten\lm32_cpu.\load_store_unit.\dcache.\memories[0].data_memories.way_0_data_ram.$0$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1819_EN[31:0]$1824 [0] $flatten\lm32_cpu.\load_store_unit.\dcache.\memories[0].data_memories.way_0_data_ram.$0$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1819_EN[31:0]$1824 [0] $flatten\lm32_cpu.\load_store_unit.\dcache.\memories[0].data_memories.way_0_data_ram.$0$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1819_EN[31:0]$1824 [0] $flatten\lm32_cpu.\load_store_unit.\dcache.\memories[0].data_memories.way_0_data_ram.$0$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1819_EN[31:0]$1824 [0] $flatten\lm32_cpu.\load_store_unit.\dcache.\memories[0].data_memories.way_0_data_ram.$0$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1819_EN[31:0]$1824 [0] $flatten\lm32_cpu.\load_store_unit.\dcache.\memories[0].data_memories.way_0_data_ram.$0$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1819_EN[31:0]$1824 [0] $flatten\lm32_cpu.\load_store_unit.\dcache.\memories[0].data_memories.way_0_data_ram.$0$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1819_EN[31:0]$1824 [0] $flatten\lm32_cpu.\load_store_unit.\dcache.\memories[0].data_memories.way_0_data_ram.$0$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1819_EN[31:0]$1824 [0] $flatten\lm32_cpu.\load_store_unit.\dcache.\memories[0].data_memories.way_0_data_ram.$0$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1819_EN[31:0]$1824 [0] $flatten\lm32_cpu.\load_store_unit.\dcache.\memories[0].data_memories.way_0_data_ram.$0$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1819_EN[31:0]$1824 [0] $flatten\lm32_cpu.\load_store_unit.\dcache.\memories[0].data_memories.way_0_data_ram.$0$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1819_EN[31:0]$1824 [0] $flatten\lm32_cpu.\load_store_unit.\dcache.\memories[0].data_memories.way_0_data_ram.$0$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1819_EN[31:0]$1824 [0] $flatten\lm32_cpu.\load_store_unit.\dcache.\memories[0].data_memories.way_0_data_ram.$0$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1819_EN[31:0]$1824 [0] $flatten\lm32_cpu.\load_store_unit.\dcache.\memories[0].data_memories.way_0_data_ram.$0$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1819_EN[31:0]$1824 [0] $flatten\lm32_cpu.\load_store_unit.\dcache.\memories[0].data_memories.way_0_data_ram.$0$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1819_EN[31:0]$1824 [0] $flatten\lm32_cpu.\load_store_unit.\dcache.\memories[0].data_memories.way_0_data_ram.$0$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1819_EN[31:0]$1824 [0] $flatten\lm32_cpu.\load_store_unit.\dcache.\memories[0].data_memories.way_0_data_ram.$0$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1819_EN[31:0]$1824 [0] $flatten\lm32_cpu.\load_store_unit.\dcache.\memories[0].data_memories.way_0_data_ram.$0$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1819_EN[31:0]$1824 [0] $flatten\lm32_cpu.\load_store_unit.\dcache.\memories[0].data_memories.way_0_data_ram.$0$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1819_EN[31:0]$1824 [0] $flatten\lm32_cpu.\load_store_unit.\dcache.\memories[0].data_memories.way_0_data_ram.$0$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1819_EN[31:0]$1824 [0] $flatten\lm32_cpu.\load_store_unit.\dcache.\memories[0].data_memories.way_0_data_ram.$0$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1819_EN[31:0]$1824 [0] $flatten\lm32_cpu.\load_store_unit.\dcache.\memories[0].data_memories.way_0_data_ram.$0$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1819_EN[31:0]$1824 [0] $flatten\lm32_cpu.\load_store_unit.\dcache.\memories[0].data_memories.way_0_data_ram.$0$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1819_EN[31:0]$1824 [0] $flatten\lm32_cpu.\load_store_unit.\dcache.\memories[0].data_memories.way_0_data_ram.$0$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1819_EN[31:0]$1824 [0] $flatten\lm32_cpu.\load_store_unit.\dcache.\memories[0].data_memories.way_0_data_ram.$0$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1819_EN[31:0]$1824 [0] $flatten\lm32_cpu.\load_store_unit.\dcache.\memories[0].data_memories.way_0_data_ram.$0$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1819_EN[31:0]$1824 [0] }
    Consolidated identical input bits for $mux cell $flatten\lm32_cpu.\load_store_unit.\dcache.\memories[0].way_0_tag_ram.$procmux$1871:
      Old ports: A=21'000000000000000000000, B=21'111111111111111111111, Y=$flatten\lm32_cpu.\load_store_unit.\dcache.\memories[0].way_0_tag_ram.$0$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1806_EN[20:0]$1811
      New ports: A=1'0, B=1'1, Y=$flatten\lm32_cpu.\load_store_unit.\dcache.\memories[0].way_0_tag_ram.$0$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1806_EN[20:0]$1811 [0]
      New connections: $flatten\lm32_cpu.\load_store_unit.\dcache.\memories[0].way_0_tag_ram.$0$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1806_EN[20:0]$1811 [20:1] = { $flatten\lm32_cpu.\load_store_unit.\dcache.\memories[0].way_0_tag_ram.$0$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1806_EN[20:0]$1811 [0] $flatten\lm32_cpu.\load_store_unit.\dcache.\memories[0].way_0_tag_ram.$0$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1806_EN[20:0]$1811 [0] $flatten\lm32_cpu.\load_store_unit.\dcache.\memories[0].way_0_tag_ram.$0$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1806_EN[20:0]$1811 [0] $flatten\lm32_cpu.\load_store_unit.\dcache.\memories[0].way_0_tag_ram.$0$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1806_EN[20:0]$1811 [0] $flatten\lm32_cpu.\load_store_unit.\dcache.\memories[0].way_0_tag_ram.$0$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1806_EN[20:0]$1811 [0] $flatten\lm32_cpu.\load_store_unit.\dcache.\memories[0].way_0_tag_ram.$0$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1806_EN[20:0]$1811 [0] $flatten\lm32_cpu.\load_store_unit.\dcache.\memories[0].way_0_tag_ram.$0$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1806_EN[20:0]$1811 [0] $flatten\lm32_cpu.\load_store_unit.\dcache.\memories[0].way_0_tag_ram.$0$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1806_EN[20:0]$1811 [0] $flatten\lm32_cpu.\load_store_unit.\dcache.\memories[0].way_0_tag_ram.$0$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1806_EN[20:0]$1811 [0] $flatten\lm32_cpu.\load_store_unit.\dcache.\memories[0].way_0_tag_ram.$0$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1806_EN[20:0]$1811 [0] $flatten\lm32_cpu.\load_store_unit.\dcache.\memories[0].way_0_tag_ram.$0$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1806_EN[20:0]$1811 [0] $flatten\lm32_cpu.\load_store_unit.\dcache.\memories[0].way_0_tag_ram.$0$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1806_EN[20:0]$1811 [0] $flatten\lm32_cpu.\load_store_unit.\dcache.\memories[0].way_0_tag_ram.$0$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1806_EN[20:0]$1811 [0] $flatten\lm32_cpu.\load_store_unit.\dcache.\memories[0].way_0_tag_ram.$0$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1806_EN[20:0]$1811 [0] $flatten\lm32_cpu.\load_store_unit.\dcache.\memories[0].way_0_tag_ram.$0$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1806_EN[20:0]$1811 [0] $flatten\lm32_cpu.\load_store_unit.\dcache.\memories[0].way_0_tag_ram.$0$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1806_EN[20:0]$1811 [0] $flatten\lm32_cpu.\load_store_unit.\dcache.\memories[0].way_0_tag_ram.$0$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1806_EN[20:0]$1811 [0] $flatten\lm32_cpu.\load_store_unit.\dcache.\memories[0].way_0_tag_ram.$0$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1806_EN[20:0]$1811 [0] $flatten\lm32_cpu.\load_store_unit.\dcache.\memories[0].way_0_tag_ram.$0$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1806_EN[20:0]$1811 [0] $flatten\lm32_cpu.\load_store_unit.\dcache.\memories[0].way_0_tag_ram.$0$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1806_EN[20:0]$1811 [0] }
    New ctrl vector for $pmux cell $flatten\lm32_cpu.\mc_arithmetic.$procmux$2606: { $flatten\lm32_cpu.\mc_arithmetic.$procmux$2611_CMP $auto$opt_reduce.cc:134:opt_mux$4805 }
    Consolidated identical input bits for $mux cell $procmux$3717:
      Old ports: A=10'0000000000, B=10'1111111111, Y=$0$memwr$\storage_1$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1983$237_EN[9:0]$635
      New ports: A=1'0, B=1'1, Y=$0$memwr$\storage_1$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1983$237_EN[9:0]$635 [0]
      New connections: $0$memwr$\storage_1$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1983$237_EN[9:0]$635 [9:1] = { $0$memwr$\storage_1$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1983$237_EN[9:0]$635 [0] $0$memwr$\storage_1$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1983$237_EN[9:0]$635 [0] $0$memwr$\storage_1$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1983$237_EN[9:0]$635 [0] $0$memwr$\storage_1$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1983$237_EN[9:0]$635 [0] $0$memwr$\storage_1$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1983$237_EN[9:0]$635 [0] $0$memwr$\storage_1$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1983$237_EN[9:0]$635 [0] $0$memwr$\storage_1$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1983$237_EN[9:0]$635 [0] $0$memwr$\storage_1$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1983$237_EN[9:0]$635 [0] $0$memwr$\storage_1$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1983$237_EN[9:0]$635 [0] }
    Consolidated identical input bits for $mux cell $procmux$3728:
      Old ports: A=10'0000000000, B=10'1111111111, Y=$0$memwr$\storage$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1962$236_EN[9:0]$625
      New ports: A=1'0, B=1'1, Y=$0$memwr$\storage$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1962$236_EN[9:0]$625 [0]
      New connections: $0$memwr$\storage$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1962$236_EN[9:0]$625 [9:1] = { $0$memwr$\storage$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1962$236_EN[9:0]$625 [0] $0$memwr$\storage$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1962$236_EN[9:0]$625 [0] $0$memwr$\storage$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1962$236_EN[9:0]$625 [0] $0$memwr$\storage$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1962$236_EN[9:0]$625 [0] $0$memwr$\storage$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1962$236_EN[9:0]$625 [0] $0$memwr$\storage$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1962$236_EN[9:0]$625 [0] $0$memwr$\storage$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1962$236_EN[9:0]$625 [0] $0$memwr$\storage$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1962$236_EN[9:0]$625 [0] $0$memwr$\storage$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1962$236_EN[9:0]$625 [0] }
    Consolidated identical input bits for $mux cell $procmux$3737:
      Old ports: A=0, B=32'11111111000000000000000000000000, Y=$0$memwr$\main_ram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1931$235_EN[31:0]$606
      New ports: A=1'0, B=1'1, Y=$0$memwr$\main_ram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1931$235_EN[31:0]$606 [24]
      New connections: { $0$memwr$\main_ram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1931$235_EN[31:0]$606 [31:25] $0$memwr$\main_ram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1931$235_EN[31:0]$606 [23:0] } = { $0$memwr$\main_ram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1931$235_EN[31:0]$606 [24] $0$memwr$\main_ram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1931$235_EN[31:0]$606 [24] $0$memwr$\main_ram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1931$235_EN[31:0]$606 [24] $0$memwr$\main_ram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1931$235_EN[31:0]$606 [24] $0$memwr$\main_ram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1931$235_EN[31:0]$606 [24] $0$memwr$\main_ram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1931$235_EN[31:0]$606 [24] $0$memwr$\main_ram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1931$235_EN[31:0]$606 [24] 24'000000000000000000000000 }
    Consolidated identical input bits for $mux cell $procmux$3746:
      Old ports: A=0, B=16711680, Y=$0$memwr$\main_ram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1929$234_EN[31:0]$603
      New ports: A=1'0, B=1'1, Y=$0$memwr$\main_ram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1929$234_EN[31:0]$603 [16]
      New connections: { $0$memwr$\main_ram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1929$234_EN[31:0]$603 [31:17] $0$memwr$\main_ram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1929$234_EN[31:0]$603 [15:0] } = { 8'00000000 $0$memwr$\main_ram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1929$234_EN[31:0]$603 [16] $0$memwr$\main_ram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1929$234_EN[31:0]$603 [16] $0$memwr$\main_ram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1929$234_EN[31:0]$603 [16] $0$memwr$\main_ram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1929$234_EN[31:0]$603 [16] $0$memwr$\main_ram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1929$234_EN[31:0]$603 [16] $0$memwr$\main_ram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1929$234_EN[31:0]$603 [16] $0$memwr$\main_ram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1929$234_EN[31:0]$603 [16] 16'0000000000000000 }
    Consolidated identical input bits for $mux cell $procmux$3755:
      Old ports: A=0, B=65280, Y=$0$memwr$\main_ram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1927$233_EN[31:0]$600
      New ports: A=1'0, B=1'1, Y=$0$memwr$\main_ram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1927$233_EN[31:0]$600 [8]
      New connections: { $0$memwr$\main_ram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1927$233_EN[31:0]$600 [31:9] $0$memwr$\main_ram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1927$233_EN[31:0]$600 [7:0] } = { 16'0000000000000000 $0$memwr$\main_ram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1927$233_EN[31:0]$600 [8] $0$memwr$\main_ram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1927$233_EN[31:0]$600 [8] $0$memwr$\main_ram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1927$233_EN[31:0]$600 [8] $0$memwr$\main_ram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1927$233_EN[31:0]$600 [8] $0$memwr$\main_ram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1927$233_EN[31:0]$600 [8] $0$memwr$\main_ram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1927$233_EN[31:0]$600 [8] $0$memwr$\main_ram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1927$233_EN[31:0]$600 [8] 8'00000000 }
    Consolidated identical input bits for $mux cell $procmux$3764:
      Old ports: A=0, B=255, Y=$0$memwr$\main_ram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1925$232_EN[31:0]$597
      New ports: A=1'0, B=1'1, Y=$0$memwr$\main_ram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1925$232_EN[31:0]$597 [0]
      New connections: $0$memwr$\main_ram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1925$232_EN[31:0]$597 [31:1] = { 24'000000000000000000000000 $0$memwr$\main_ram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1925$232_EN[31:0]$597 [0] $0$memwr$\main_ram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1925$232_EN[31:0]$597 [0] $0$memwr$\main_ram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1925$232_EN[31:0]$597 [0] $0$memwr$\main_ram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1925$232_EN[31:0]$597 [0] $0$memwr$\main_ram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1925$232_EN[31:0]$597 [0] $0$memwr$\main_ram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1925$232_EN[31:0]$597 [0] $0$memwr$\main_ram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1925$232_EN[31:0]$597 [0] }
    Consolidated identical input bits for $mux cell $procmux$3773:
      Old ports: A=0, B=32'11111111000000000000000000000000, Y=$0$memwr$\sram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1908$231_EN[31:0]$580
      New ports: A=1'0, B=1'1, Y=$0$memwr$\sram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1908$231_EN[31:0]$580 [24]
      New connections: { $0$memwr$\sram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1908$231_EN[31:0]$580 [31:25] $0$memwr$\sram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1908$231_EN[31:0]$580 [23:0] } = { $0$memwr$\sram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1908$231_EN[31:0]$580 [24] $0$memwr$\sram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1908$231_EN[31:0]$580 [24] $0$memwr$\sram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1908$231_EN[31:0]$580 [24] $0$memwr$\sram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1908$231_EN[31:0]$580 [24] $0$memwr$\sram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1908$231_EN[31:0]$580 [24] $0$memwr$\sram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1908$231_EN[31:0]$580 [24] $0$memwr$\sram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1908$231_EN[31:0]$580 [24] 24'000000000000000000000000 }
    Consolidated identical input bits for $mux cell $procmux$3782:
      Old ports: A=0, B=16711680, Y=$0$memwr$\sram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1906$230_EN[31:0]$577
      New ports: A=1'0, B=1'1, Y=$0$memwr$\sram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1906$230_EN[31:0]$577 [16]
      New connections: { $0$memwr$\sram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1906$230_EN[31:0]$577 [31:17] $0$memwr$\sram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1906$230_EN[31:0]$577 [15:0] } = { 8'00000000 $0$memwr$\sram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1906$230_EN[31:0]$577 [16] $0$memwr$\sram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1906$230_EN[31:0]$577 [16] $0$memwr$\sram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1906$230_EN[31:0]$577 [16] $0$memwr$\sram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1906$230_EN[31:0]$577 [16] $0$memwr$\sram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1906$230_EN[31:0]$577 [16] $0$memwr$\sram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1906$230_EN[31:0]$577 [16] $0$memwr$\sram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1906$230_EN[31:0]$577 [16] 16'0000000000000000 }
    Consolidated identical input bits for $mux cell $procmux$3791:
      Old ports: A=0, B=65280, Y=$0$memwr$\sram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1904$229_EN[31:0]$574
      New ports: A=1'0, B=1'1, Y=$0$memwr$\sram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1904$229_EN[31:0]$574 [8]
      New connections: { $0$memwr$\sram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1904$229_EN[31:0]$574 [31:9] $0$memwr$\sram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1904$229_EN[31:0]$574 [7:0] } = { 16'0000000000000000 $0$memwr$\sram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1904$229_EN[31:0]$574 [8] $0$memwr$\sram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1904$229_EN[31:0]$574 [8] $0$memwr$\sram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1904$229_EN[31:0]$574 [8] $0$memwr$\sram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1904$229_EN[31:0]$574 [8] $0$memwr$\sram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1904$229_EN[31:0]$574 [8] $0$memwr$\sram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1904$229_EN[31:0]$574 [8] $0$memwr$\sram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1904$229_EN[31:0]$574 [8] 8'00000000 }
    Consolidated identical input bits for $mux cell $procmux$3800:
      Old ports: A=0, B=255, Y=$0$memwr$\sram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1902$228_EN[31:0]$571
      New ports: A=1'0, B=1'1, Y=$0$memwr$\sram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1902$228_EN[31:0]$571 [0]
      New connections: $0$memwr$\sram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1902$228_EN[31:0]$571 [31:1] = { 24'000000000000000000000000 $0$memwr$\sram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1902$228_EN[31:0]$571 [0] $0$memwr$\sram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1902$228_EN[31:0]$571 [0] $0$memwr$\sram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1902$228_EN[31:0]$571 [0] $0$memwr$\sram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1902$228_EN[31:0]$571 [0] $0$memwr$\sram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1902$228_EN[31:0]$571 [0] $0$memwr$\sram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1902$228_EN[31:0]$571 [0] $0$memwr$\sram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1902$228_EN[31:0]$571 [0] }
    New ctrl vector for $pmux cell $procmux$3902: { $eq$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1098$428_Y $procmux$3837_CMP $procmux$3836_CMP $procmux$3835_CMP $procmux$3834_CMP $procmux$3833_CMP $procmux$3832_CMP $procmux$3831_CMP $procmux$3907_CMP $procmux$3906_CMP $procmux$3904_CMP $procmux$3903_CMP }
  Optimizing cells in module \board_75e.
Performed a total of 24 changes.

22.12.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\board_75e'.
Removed a total of 14 cells.

22.12.6. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $procdff$4756 ($dff) from module board_75e.

22.12.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \board_75e..
Removed 1 unused cells and 252 unused wires.

22.12.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module board_75e.

22.12.9. Rerunning OPT passes. (Maybe there is more to do..)

22.12.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \board_75e..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

22.12.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \board_75e.
    New ctrl vector for $pmux cell $flatten\lm32_cpu.\instruction_unit.\icache.$procmux$1927: { $auto$opt_reduce.cc:134:opt_mux$4807 $flatten\lm32_cpu.\instruction_unit.\icache.$procmux$1888_CMP $flatten\lm32_cpu.\instruction_unit.\icache.$procmux$1882_CMP }
    New ctrl vector for $pmux cell $flatten\lm32_cpu.\mc_arithmetic.$procmux$2598: $auto$opt_reduce.cc:134:opt_mux$4809
    New ctrl vector for $pmux cell $flatten\lm32_cpu.\mc_arithmetic.$procmux$2617: { $flatten\lm32_cpu.\mc_arithmetic.$procmux$2611_CMP $auto$opt_reduce.cc:134:opt_mux$4811 }
    New ctrl vector for $pmux cell $flatten\lm32_cpu.\mc_arithmetic.$procmux$2644: { $flatten\lm32_cpu.\mc_arithmetic.$procmux$2611_CMP $auto$opt_reduce.cc:134:opt_mux$4813 }
    New ctrl vector for $pmux cell $flatten\lm32_cpu.\mc_arithmetic.$procmux$2659: { $flatten\lm32_cpu.\mc_arithmetic.$procmux$2611_CMP $auto$opt_reduce.cc:134:opt_mux$4815 }
  Optimizing cells in module \board_75e.
Performed a total of 5 changes.

22.12.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\board_75e'.
Removed a total of 5 cells.

22.12.13. Executing OPT_DFF pass (perform DFF optimizations).

22.12.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \board_75e..
Removed 0 unused cells and 6 unused wires.

22.12.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module board_75e.

22.12.16. Rerunning OPT passes. (Maybe there is more to do..)

22.12.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \board_75e..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

22.12.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \board_75e.
Performed a total of 0 changes.

22.12.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\board_75e'.
Removed a total of 0 cells.

22.12.20. Executing OPT_DFF pass (perform DFF optimizations).

22.12.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \board_75e..

22.12.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module board_75e.

22.12.23. Finished OPT passes. (There is nothing left to do.)

22.13. Executing FSM pass (extract and optimize FSM).

22.13.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking board_75e.i2s_codec.data_in as FSM state register:
    Users of register don't seem to benefit from recoding.
Found FSM state register board_75e.i2s_codec.sd_ctrl.
Not marking board_75e.lm32_cpu.instruction_unit.icache.state as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking board_75e.lm32_cpu.load_store_unit.byte_enable_m as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking board_75e.lm32_cpu.load_store_unit.dcache.state as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking board_75e.lm32_cpu.mc_arithmetic.state as FSM state register:
    Users of register don't seem to benefit from recoding.

22.13.2. Executing FSM_EXTRACT pass (extracting FSM from design).
Extracting FSM `\i2s_codec.sd_ctrl' from module `\board_75e'.
  found $dff cell for state register: $flatten\i2s_codec.$procdff$4553
  root of input selection tree: $flatten\i2s_codec.$0\sd_ctrl[4:0]
  found reset state: 5'00000 (guessed from mux tree)
  found ctrl input: \__main___conf_en_storage
  found state code: 5'00000
  found ctrl input: $flatten\i2s_codec.$procmux$2939_CMP
  found ctrl input: $flatten\i2s_codec.$procmux$2995_CMP
  found ctrl input: $flatten\i2s_codec.$procmux$2889_CMP
  found ctrl input: $flatten\i2s_codec.$procmux$2941_CMP
  found ctrl input: $flatten\i2s_codec.$procmux$3020_CMP
  found state code: 5'00010
  found state code: 5'00100
  found ctrl input: $flatten\i2s_codec.$logic_and$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:161$1304_Y
  found ctrl input: $flatten\i2s_codec.$logic_and$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:189$1353_Y
  found ctrl input: $flatten\i2s_codec.$logic_or$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:145$1300_Y
  found ctrl output: $flatten\i2s_codec.$procmux$3020_CMP
  found ctrl output: $flatten\i2s_codec.$procmux$2995_CMP
  found ctrl output: $flatten\i2s_codec.$procmux$2941_CMP
  found ctrl output: $flatten\i2s_codec.$procmux$2939_CMP
  found ctrl output: $flatten\i2s_codec.$procmux$2889_CMP
  ctrl inputs: { $flatten\i2s_codec.$logic_or$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:145$1300_Y $flatten\i2s_codec.$logic_and$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:161$1304_Y $flatten\i2s_codec.$logic_and$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:189$1353_Y \__main___conf_en_storage }
  ctrl outputs: { $flatten\i2s_codec.$0\sd_ctrl[4:0] $flatten\i2s_codec.$procmux$2889_CMP $flatten\i2s_codec.$procmux$2939_CMP $flatten\i2s_codec.$procmux$2941_CMP $flatten\i2s_codec.$procmux$2995_CMP $flatten\i2s_codec.$procmux$3020_CMP }
  transition:    5'00000 4'---0 ->    5'00000 10'0000000001
  transition:    5'00000 4'0--1 ->    5'00000 10'0000000001
  transition:    5'00000 4'1--1 ->    5'00010 10'0001000001
  transition:    5'00100 4'---0 ->    5'00000 10'0000001000
  transition:    5'00100 4'---1 ->    5'00010 10'0001001000
  transition:    5'00010 4'---0 ->    5'00000 10'0000010000
  transition:    5'00010 4'-0-1 ->    5'00010 10'0001010000
  transition:    5'00010 4'-101 ->    5'00100 10'0010010000
  transition:    5'00010 4'-111 ->    5'00010 10'0001010000

22.13.3. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\i2s_codec.sd_ctrl$4816' from module `\board_75e'.

22.13.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \board_75e..
Removed 12 unused cells and 12 unused wires.

22.13.5. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\i2s_codec.sd_ctrl$4816' from module `\board_75e'.
  Removing unused output signal $flatten\i2s_codec.$0\sd_ctrl[4:0] [0].
  Removing unused output signal $flatten\i2s_codec.$0\sd_ctrl[4:0] [1].
  Removing unused output signal $flatten\i2s_codec.$0\sd_ctrl[4:0] [2].
  Removing unused output signal $flatten\i2s_codec.$0\sd_ctrl[4:0] [3].
  Removing unused output signal $flatten\i2s_codec.$0\sd_ctrl[4:0] [4].

22.13.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).
Recoding FSM `$fsm$\i2s_codec.sd_ctrl$4816' from module `\board_75e' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  00000 -> --1
  00100 -> -1-
  00010 -> 1--

22.13.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

FSM `$fsm$\i2s_codec.sd_ctrl$4816' from module `board_75e':
-------------------------------------

  Information on FSM $fsm$\i2s_codec.sd_ctrl$4816 (\i2s_codec.sd_ctrl):

  Number of input signals:    4
  Number of output signals:   5
  Number of state bits:       3

  Input signals:
    0: \__main___conf_en_storage
    1: $flatten\i2s_codec.$logic_and$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:189$1353_Y
    2: $flatten\i2s_codec.$logic_and$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:161$1304_Y
    3: $flatten\i2s_codec.$logic_or$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:145$1300_Y

  Output signals:
    0: $flatten\i2s_codec.$procmux$3020_CMP
    1: $flatten\i2s_codec.$procmux$2995_CMP
    2: $flatten\i2s_codec.$procmux$2941_CMP
    3: $flatten\i2s_codec.$procmux$2939_CMP
    4: $flatten\i2s_codec.$procmux$2889_CMP

  State encoding:
    0:      3'--1  <RESET STATE>
    1:      3'-1-
    2:      3'1--

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 4'---0   ->     0 5'00001
      1:     0 4'0--1   ->     0 5'00001
      2:     0 4'1--1   ->     2 5'00001
      3:     1 4'---0   ->     0 5'01000
      4:     1 4'---1   ->     2 5'01000
      5:     2 4'---0   ->     0 5'10000
      6:     2 4'-101   ->     1 5'10000
      7:     2 4'-111   ->     2 5'10000
      8:     2 4'-0-1   ->     2 5'10000

-------------------------------------

22.13.8. Executing FSM_MAP pass (mapping FSMs to basic logic).
Mapping FSM `$fsm$\i2s_codec.sd_ctrl$4816' from module `\board_75e'.

22.14. Executing OPT pass (performing simple optimizations).

22.14.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module board_75e.

22.14.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\board_75e'.
Removed a total of 0 cells.

22.14.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \board_75e..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/4 on $pmux $flatten\i2s_codec.$procmux$3108.
    dead port 3/4 on $pmux $flatten\i2s_codec.$procmux$3108.
    dead port 2/4 on $pmux $flatten\i2s_codec.$procmux$3141.
    dead port 2/4 on $pmux $flatten\i2s_codec.$procmux$3162.
Removed 4 multiplexer ports.

22.14.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \board_75e.
Performed a total of 0 changes.

22.14.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\board_75e'.
Removed a total of 0 cells.

22.14.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $procdff$4775 ($dff) from module board_75e (D = $procmux$4320_Y, Q = \builder_basesoc_state, rval = 1'0).
Adding SRST signal on $procdff$4774 ($dff) from module board_75e (D = \builder_basesoc_rs232phyrx_next_state, Q = \builder_basesoc_rs232phyrx_state, rval = 1'0).
Adding SRST signal on $procdff$4773 ($dff) from module board_75e (D = \builder_basesoc_rs232phytx_next_state, Q = \builder_basesoc_rs232phytx_state, rval = 1'0).
Adding SRST signal on $procdff$4772 ($dff) from module board_75e (D = $procmux$3830_Y, Q = \builder_csr_bankarray_interface4_bank_bus_dat_r, rval = 0).
Adding SRST signal on $procdff$4771 ($dff) from module board_75e (D = $procmux$3857_Y, Q = \builder_csr_bankarray_interface3_bank_bus_dat_r, rval = 0).
Adding SRST signal on $procdff$4770 ($dff) from module board_75e (D = $procmux$3870_Y [31:1], Q = \builder_csr_bankarray_interface2_bank_bus_dat_r [31:1], rval = 31'0000000000000000000000000000000).
Adding SRST signal on $procdff$4770 ($dff) from module board_75e (D = \__main___storage, Q = \builder_csr_bankarray_interface2_bank_bus_dat_r [0], rval = 1'0).
Adding SRST signal on $procdff$4769 ($dff) from module board_75e (D = \builder_csr_bankarray_sel, Q = \builder_csr_bankarray_sel_r, rval = 1'0).
Adding SRST signal on $procdff$4768 ($dff) from module board_75e (D = $procmux$3902_Y, Q = \builder_csr_bankarray_interface1_bank_bus_dat_r, rval = 0).
Adding SRST signal on $procdff$4767 ($dff) from module board_75e (D = $procmux$3918_Y, Q = \builder_csr_bankarray_interface0_bank_bus_dat_r, rval = 0).
Adding SRST signal on $procdff$4766 ($dff) from module board_75e (D = $procmux$3973_Y, Q = \builder_count, rval = 20'11110100001001000000).
Adding EN signal on $auto$opt_dff.cc:682:run$4873 ($sdff) from module board_75e (D = $sub$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1434$517_Y, Q = \builder_count).
Adding SRST signal on $procdff$4765 ($dff) from module board_75e (D = \builder_slave_sel, Q = \builder_slave_sel_r, rval = 4'0000).
Adding SRST signal on $procdff$4764 ($dff) from module board_75e (D = $procmux$3983_Y, Q = \builder_grant, rval = 1'0).
Adding SRST signal on $procdff$4762 ($dff) from module board_75e (D = $procmux$3992_Y, Q = \__main___storage, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$4877 ($sdff) from module board_75e (D = \builder_basesoc_dat_w [0], Q = \__main___storage).
Adding SRST signal on $procdff$4760 ($dff) from module board_75e (D = $procmux$3996_Y, Q = \__main___enable_storage, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$4879 ($sdff) from module board_75e (D = \builder_basesoc_dat_w [0], Q = \__main___enable_storage).
Adding SRST signal on $procdff$4759 ($dff) from module board_75e (D = $procmux$4000_Y, Q = \__main___pending_r, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$4881 ($sdff) from module board_75e (D = \builder_basesoc_dat_w [0], Q = \__main___pending_r).
Adding SRST signal on $procdff$4758 ($dff) from module board_75e (D = \builder_csr_bankarray_csrbank1_ev_pending_re, Q = \__main___pending_re, rval = 1'0).
Adding SRST signal on $procdff$4755 ($dff) from module board_75e (D = $procmux$4004_Y, Q = \__main___ok_pending, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$4884 ($sdff) from module board_75e (D = 1'0, Q = \__main___ok_pending).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:744:run$4885 ($sdffe) from module board_75e.
Adding SRST signal on $procdff$4753 ($dff) from module board_75e (D = $procmux$4010_Y, Q = \i2s_codec.data_in [0], rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$4886 ($sdff) from module board_75e (D = \builder_basesoc_dat_w [0], Q = \i2s_codec.data_in [0]).
Adding SRST signal on $procdff$4751 ($dff) from module board_75e (D = $procmux$4014_Y, Q = \__main___conf_en_storage, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$4888 ($sdff) from module board_75e (D = \builder_basesoc_dat_w [0], Q = \__main___conf_en_storage).
Adding SRST signal on $procdff$4749 ($dff) from module board_75e (D = $procmux$4018_Y, Q = \__main___conf_swap_storage, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$4890 ($sdff) from module board_75e (D = \builder_basesoc_dat_w [0], Q = \__main___conf_swap_storage).
Adding SRST signal on $procdff$4747 ($dff) from module board_75e (D = $procmux$4022_Y, Q = \__main___conf_ratio_storage, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$4892 ($sdff) from module board_75e (D = \builder_basesoc_dat_w [0], Q = \__main___conf_ratio_storage).
Adding SRST signal on $procdff$4745 ($dff) from module board_75e (D = $procmux$4026_Y, Q = \__main___conf_res_storage, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$4894 ($sdff) from module board_75e (D = \builder_basesoc_dat_w [0], Q = \__main___conf_res_storage).
Adding SRST signal on $procdff$4743 ($dff) from module board_75e (D = $procmux$4030_Y, Q = \__main___sample_dat_i_storage, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$4896 ($sdff) from module board_75e (D = \builder_basesoc_dat_w [0], Q = \__main___sample_dat_i_storage).
Adding SRST signal on $procdff$4738 ($dff) from module board_75e (D = $procmux$3948_Y, Q = \__main___timer_value, rval = 0).
Adding SRST signal on $procdff$4736 ($dff) from module board_75e (D = $procmux$4034_Y, Q = \__main___timer_enable_storage, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$4899 ($sdff) from module board_75e (D = \builder_basesoc_dat_w [0], Q = \__main___timer_enable_storage).
Adding SRST signal on $procdff$4735 ($dff) from module board_75e (D = $procmux$4038_Y, Q = \__main___timer_pending_r, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$4901 ($sdff) from module board_75e (D = \builder_basesoc_dat_w [0], Q = \__main___timer_pending_r).
Adding SRST signal on $procdff$4734 ($dff) from module board_75e (D = \builder_csr_bankarray_csrbank3_ev_pending_re, Q = \__main___timer_pending_re, rval = 1'0).
Adding SRST signal on $procdff$4732 ($dff) from module board_75e (D = \__main___timer_zero_trigger, Q = \__main___timer_zero_trigger_d, rval = 1'0).
Adding SRST signal on $procdff$4731 ($dff) from module board_75e (D = $procmux$4044_Y, Q = \__main___timer_zero_pending, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$4905 ($sdff) from module board_75e (D = $procmux$4044_Y, Q = \__main___timer_zero_pending).
Adding SRST signal on $procdff$4729 ($dff) from module board_75e (D = $procmux$4048_Y, Q = \__main___timer_value_status, rval = 0).
Adding EN signal on $auto$opt_dff.cc:682:run$4909 ($sdff) from module board_75e (D = \__main___timer_value, Q = \__main___timer_value_status).
Adding SRST signal on $procdff$4728 ($dff) from module board_75e (D = \builder_csr_bankarray_csrbank3_update_value0_re, Q = \__main___timer_update_value_re, rval = 1'0).
Adding SRST signal on $procdff$4727 ($dff) from module board_75e (D = $procmux$4052_Y, Q = \__main___timer_update_value_storage, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$4912 ($sdff) from module board_75e (D = \builder_basesoc_dat_w [0], Q = \__main___timer_update_value_storage).
Adding SRST signal on $procdff$4725 ($dff) from module board_75e (D = $procmux$4056_Y, Q = \__main___timer_en_storage, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$4914 ($sdff) from module board_75e (D = \builder_basesoc_dat_w [0], Q = \__main___timer_en_storage).
Adding SRST signal on $procdff$4723 ($dff) from module board_75e (D = $procmux$4060_Y, Q = \__main___timer_reload_storage, rval = 0).
Adding EN signal on $auto$opt_dff.cc:682:run$4916 ($sdff) from module board_75e (D = \builder_basesoc_dat_w, Q = \__main___timer_reload_storage).
Adding SRST signal on $procdff$4721 ($dff) from module board_75e (D = $procmux$4064_Y, Q = \__main___timer_load_storage, rval = 0).
Adding EN signal on $auto$opt_dff.cc:682:run$4918 ($sdff) from module board_75e (D = \builder_basesoc_dat_w, Q = \__main___timer_load_storage).
Adding SRST signal on $procdff$4720 ($dff) from module board_75e (D = $procmux$4068_Y, Q = \__main___uart_rx_fifo_consume, rval = 4'0000).
Adding EN signal on $auto$opt_dff.cc:682:run$4920 ($sdff) from module board_75e (D = $add$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1538$553_Y, Q = \__main___uart_rx_fifo_consume).
Adding SRST signal on $procdff$4719 ($dff) from module board_75e (D = $procmux$4072_Y, Q = \__main___uart_rx_fifo_produce, rval = 4'0000).
Adding EN signal on $auto$opt_dff.cc:682:run$4922 ($sdff) from module board_75e (D = $add$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1535$552_Y, Q = \__main___uart_rx_fifo_produce).
Adding SRST signal on $procdff$4718 ($dff) from module board_75e (D = $procmux$4081_Y, Q = \__main___uart_rx_fifo_level0, rval = 5'00000).
Adding EN signal on $auto$opt_dff.cc:682:run$4924 ($sdff) from module board_75e (D = $procmux$4081_Y, Q = \__main___uart_rx_fifo_level0).
Adding SRST signal on $procdff$4717 ($dff) from module board_75e (D = $procmux$4088_Y, Q = \__main___uart_rx_fifo_readable, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$4932 ($sdff) from module board_75e (D = $procmux$4088_Y, Q = \__main___uart_rx_fifo_readable).
Adding SRST signal on $procdff$4716 ($dff) from module board_75e (D = $procmux$4092_Y, Q = \__main___uart_tx_fifo_consume, rval = 4'0000).
Adding EN signal on $auto$opt_dff.cc:682:run$4936 ($sdff) from module board_75e (D = $add$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1516$542_Y, Q = \__main___uart_tx_fifo_consume).
Adding SRST signal on $procdff$4715 ($dff) from module board_75e (D = $procmux$4096_Y, Q = \__main___uart_tx_fifo_produce, rval = 4'0000).
Adding EN signal on $auto$opt_dff.cc:682:run$4938 ($sdff) from module board_75e (D = $add$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1513$541_Y, Q = \__main___uart_tx_fifo_produce).
Adding SRST signal on $procdff$4714 ($dff) from module board_75e (D = $procmux$4105_Y, Q = \__main___uart_tx_fifo_level0, rval = 5'00000).
Adding EN signal on $auto$opt_dff.cc:682:run$4940 ($sdff) from module board_75e (D = $procmux$4105_Y, Q = \__main___uart_tx_fifo_level0).
Adding SRST signal on $procdff$4713 ($dff) from module board_75e (D = $procmux$4112_Y, Q = \__main___uart_tx_fifo_readable, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$4948 ($sdff) from module board_75e (D = $procmux$4112_Y, Q = \__main___uart_tx_fifo_readable).
Adding SRST signal on $procdff$4709 ($dff) from module board_75e (D = $procmux$4116_Y, Q = \__main___uart_enable_storage, rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:682:run$4952 ($sdff) from module board_75e (D = \builder_basesoc_dat_w [1:0], Q = \__main___uart_enable_storage).
Adding SRST signal on $procdff$4708 ($dff) from module board_75e (D = $procmux$4120_Y, Q = \__main___uart_pending_r, rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:682:run$4954 ($sdff) from module board_75e (D = \builder_basesoc_dat_w [1:0], Q = \__main___uart_pending_r).
Adding SRST signal on $procdff$4707 ($dff) from module board_75e (D = \builder_csr_bankarray_csrbank4_ev_pending_re, Q = \__main___uart_pending_re, rval = 1'0).
Adding SRST signal on $procdff$4705 ($dff) from module board_75e (D = \__main___uart_rx_fifo_readable, Q = \__main___uart_rx_trigger_d, rval = 1'0).
Adding SRST signal on $procdff$4704 ($dff) from module board_75e (D = $procmux$4126_Y, Q = \__main___uart_rx_pending, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$4958 ($sdff) from module board_75e (D = $procmux$4126_Y, Q = \__main___uart_rx_pending).
Adding SRST signal on $procdff$4703 ($dff) from module board_75e (D = \__main___uart_tx_fifo_sink_ready, Q = \__main___uart_tx_trigger_d, rval = 1'0).
Adding SRST signal on $procdff$4702 ($dff) from module board_75e (D = $procmux$4132_Y, Q = \__main___uart_tx_pending, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$4963 ($sdff) from module board_75e (D = $procmux$4132_Y, Q = \__main___uart_tx_pending).
Adding SRST signal on $procdff$4699 ($dff) from module board_75e (D = \builder_regs1, Q = \__main___rx_rx_d, rval = 1'0).
Adding SRST signal on $procdff$4698 ($dff) from module board_75e (D = $add$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1482$533_Y [31:0], Q = \__main___rx_phase, rval = 32'10000000000000000000000000000000).
Adding SRST signal on $procdff$4697 ($dff) from module board_75e (D = $add$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1482$533_Y [32], Q = \__main___rx_tick, rval = 1'0).
Adding EN signal on $procdff$4696 ($dff) from module board_75e (D = \__main___rx_count_rs232phyrx_next_value0, Q = \__main___rx_count).
Adding SRST signal on $auto$opt_dff.cc:744:run$4974 ($dffe) from module board_75e (D = $add$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:742$306_Y, Q = \__main___rx_count, rval = 4'0000).
Adding EN signal on $procdff$4695 ($dff) from module board_75e (D = \__main___rx_data_rs232phyrx_next_value1, Q = \__main___rx_data).
Adding SRST signal on $auto$opt_dff.cc:744:run$4978 ($dffe) from module board_75e (D = { \builder_regs1 \__main___rx_data [7:1] }, Q = \__main___rx_data, rval = 8'00000000).
Adding SRST signal on $procdff$4694 ($dff) from module board_75e (D = $add$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1467$532_Y [31:0], Q = \__main___tx_phase, rval = 19791209).
Adding SRST signal on $procdff$4693 ($dff) from module board_75e (D = $add$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1467$532_Y [32], Q = \__main___tx_tick, rval = 1'0).
Adding EN signal on $procdff$4692 ($dff) from module board_75e (D = \__main___tx_count_rs232phytx_next_value0, Q = \__main___tx_count).
Adding SRST signal on $auto$opt_dff.cc:744:run$4988 ($dffe) from module board_75e (D = $add$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:703$303_Y, Q = \__main___tx_count, rval = 4'0000).
Adding EN signal on $procdff$4691 ($dff) from module board_75e (D = \__main___tx_data_rs232phytx_next_value2, Q = \__main___tx_data).
Adding SRST signal on $procdff$4690 ($dff) from module board_75e (D = $procmux$3952_Y, Q = \__main___interface1_ram_bus_ack, rval = 1'0).
Adding SRST signal on $procdff$4689 ($dff) from module board_75e (D = $procmux$3956_Y, Q = \__main___interface0_ram_bus_ack, rval = 1'0).
Adding SRST signal on $procdff$4688 ($dff) from module board_75e (D = $procmux$3960_Y, Q = \__main___ram_bus_ack, rval = 1'0).
Adding SRST signal on $procdff$4687 ($dff) from module board_75e (D = $procmux$4146_Y, Q = \__main___bus_errors, rval = 0).
Adding EN signal on $auto$opt_dff.cc:682:run$4996 ($sdff) from module board_75e (D = $add$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1441$519_Y, Q = \__main___bus_errors).
Adding SRST signal on $procdff$4684 ($dff) from module board_75e (D = $procmux$4150_Y, Q = \__main___scratch_storage, rval = 305419896).
Adding EN signal on $auto$opt_dff.cc:682:run$5000 ($sdff) from module board_75e (D = \builder_basesoc_dat_w, Q = \__main___scratch_storage).
Adding SRST signal on $procdff$4683 ($dff) from module board_75e (D = \builder_csr_bankarray_csrbank0_reset0_re, Q = \__main___reset_re, rval = 1'0).
Adding SRST signal on $procdff$4682 ($dff) from module board_75e (D = $procmux$4154_Y, Q = \__main___reset_storage, rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:682:run$5003 ($sdff) from module board_75e (D = \builder_basesoc_dat_w [1:0], Q = \__main___reset_storage).
Adding SRST signal on $procdff$4681 ($dff) from module board_75e (D = $procmux$4158_Y, Q = \serial_tx, rval = 1'1).
Adding EN signal on $auto$opt_dff.cc:682:run$5005 ($sdff) from module board_75e (D = \__main___serial_tx_rs232phytx_next_value1, Q = \serial_tx).
Adding EN signal on $procdff$4648 ($dff) from module board_75e (D = $memrd$\storage$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1967$631_DATA, Q = \storage_dat1).
Adding EN signal on $procdff$4643 ($dff) from module board_75e (D = $memrd$\storage_1$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1988$641_DATA, Q = \storage_1_dat1).
Adding SRST signal on $flatten\lm32_cpu.\shifter.$procdff$4534 ($dff) from module board_75e (D = $flatten\lm32_cpu.\shifter.$procmux$2568_Y, Q = \lm32_cpu.shifter.right_shift_result, rval = 0).
Adding EN signal on $auto$opt_dff.cc:682:run$5009 ($sdff) from module board_75e (D = $flatten\lm32_cpu.\shifter.$shr$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_shifter.v:149$1420_Y [31:0], Q = \lm32_cpu.shifter.right_shift_result).
Adding SRST signal on $flatten\lm32_cpu.\shifter.$procdff$4533 ($dff) from module board_75e (D = $flatten\lm32_cpu.\shifter.$procmux$2573_Y, Q = \lm32_cpu.shifter.direction_m, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$5011 ($sdff) from module board_75e (D = \lm32_cpu.direction_x, Q = \lm32_cpu.shifter.direction_m).
Adding SRST signal on $flatten\lm32_cpu.\multiplier.$procdff$4538 ($dff) from module board_75e (D = $flatten\lm32_cpu.\multiplier.$procmux$2581_Y, Q = \lm32_cpu.multiplier.product, rval = 0).
Adding EN signal on $auto$opt_dff.cc:682:run$5013 ($sdff) from module board_75e (D = $flatten\lm32_cpu.\multiplier.$mul$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_multiplier.v:115$1406_Y, Q = \lm32_cpu.multiplier.product).
Adding SRST signal on $flatten\lm32_cpu.\multiplier.$procdff$4537 ($dff) from module board_75e (D = $flatten\lm32_cpu.\multiplier.$procmux$2586_Y, Q = \lm32_cpu.multiplier.muliplicand, rval = 0).
Adding EN signal on $auto$opt_dff.cc:682:run$5015 ($sdff) from module board_75e (D = \lm32_cpu.d_result_0, Q = \lm32_cpu.multiplier.muliplicand).
Adding SRST signal on $flatten\lm32_cpu.\multiplier.$procdff$4536 ($dff) from module board_75e (D = \lm32_cpu.multiplier.product, Q = \lm32_cpu.multiplier.result, rval = 0).
Adding SRST signal on $flatten\lm32_cpu.\multiplier.$procdff$4535 ($dff) from module board_75e (D = $flatten\lm32_cpu.\multiplier.$procmux$2591_Y, Q = \lm32_cpu.multiplier.multiplier, rval = 0).
Adding EN signal on $auto$opt_dff.cc:682:run$5018 ($sdff) from module board_75e (D = \lm32_cpu.d_result_1, Q = \lm32_cpu.multiplier.multiplier).
Adding SRST signal on $flatten\lm32_cpu.\mc_arithmetic.$procdff$4545 ($dff) from module board_75e (D = $flatten\lm32_cpu.\mc_arithmetic.$procmux$2606_Y, Q = \lm32_cpu.mc_arithmetic.cycles, rval = 6'000000).
Adding EN signal on $auto$opt_dff.cc:682:run$5020 ($sdff) from module board_75e (D = $flatten\lm32_cpu.\mc_arithmetic.$procmux$2606_Y, Q = \lm32_cpu.mc_arithmetic.cycles).
Adding SRST signal on $flatten\lm32_cpu.\mc_arithmetic.$procdff$4544 ($dff) from module board_75e (D = $flatten\lm32_cpu.\mc_arithmetic.$procmux$2617_Y, Q = \lm32_cpu.mc_arithmetic.state, rval = 3'000).
Adding EN signal on $auto$opt_dff.cc:682:run$5028 ($sdff) from module board_75e (D = $flatten\lm32_cpu.\mc_arithmetic.$procmux$2617_Y, Q = \lm32_cpu.mc_arithmetic.state).
Adding SRST signal on $flatten\lm32_cpu.\mc_arithmetic.$procdff$4543 ($dff) from module board_75e (D = $flatten\lm32_cpu.\mc_arithmetic.$procmux$2636_Y, Q = \lm32_cpu.mc_arithmetic.b, rval = 0).
Adding EN signal on $auto$opt_dff.cc:682:run$5040 ($sdff) from module board_75e (D = \lm32_cpu.d_result_1, Q = \lm32_cpu.mc_arithmetic.b).
Adding SRST signal on $flatten\lm32_cpu.\mc_arithmetic.$procdff$4542 ($dff) from module board_75e (D = $flatten\lm32_cpu.\mc_arithmetic.$procmux$2644_Y, Q = \lm32_cpu.mc_arithmetic.a, rval = 0).
Adding EN signal on $auto$opt_dff.cc:682:run$5046 ($sdff) from module board_75e (D = $flatten\lm32_cpu.\mc_arithmetic.$procmux$2644_Y, Q = \lm32_cpu.mc_arithmetic.a).
Adding SRST signal on $flatten\lm32_cpu.\mc_arithmetic.$procdff$4541 ($dff) from module board_75e (D = $flatten\lm32_cpu.\mc_arithmetic.$procmux$2659_Y, Q = \lm32_cpu.mc_arithmetic.p, rval = 0).
Adding EN signal on $auto$opt_dff.cc:682:run$5054 ($sdff) from module board_75e (D = $flatten\lm32_cpu.\mc_arithmetic.$procmux$2659_Y, Q = \lm32_cpu.mc_arithmetic.p).
Adding SRST signal on $flatten\lm32_cpu.\mc_arithmetic.$procdff$4540 ($dff) from module board_75e (D = $flatten\lm32_cpu.\mc_arithmetic.$procmux$2671_Y, Q = \lm32_cpu.mc_arithmetic.result_x, rval = 0).
Adding EN signal on $auto$opt_dff.cc:682:run$5062 ($sdff) from module board_75e (D = $flatten\lm32_cpu.\mc_arithmetic.$procmux$2671_Y, Q = \lm32_cpu.mc_arithmetic.result_x).
Adding SRST signal on $flatten\lm32_cpu.\mc_arithmetic.$procdff$4539 ($dff) from module board_75e (D = $flatten\lm32_cpu.\mc_arithmetic.$eq$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_mc_arithmetic.v:247$1394_Y, Q = \lm32_cpu.mc_arithmetic.divide_by_zero_x, rval = 1'0).
Adding EN signal on $flatten\lm32_cpu.\load_store_unit.\dcache.\memories[0].way_0_tag_ram.$procdff$4479 ($dff) from module board_75e (D = \lm32_cpu.adder_result_x [11:4], Q = \lm32_cpu.load_store_unit.dcache.memories[0].way_0_tag_ram.ra).
Adding EN signal on $flatten\lm32_cpu.\load_store_unit.\dcache.\memories[0].data_memories.way_0_data_ram.$procdff$4475 ($dff) from module board_75e (D = \lm32_cpu.adder_result_x [11:2], Q = \lm32_cpu.load_store_unit.dcache.memories[0].data_memories.way_0_data_ram.ra).
Adding SRST signal on $flatten\lm32_cpu.\load_store_unit.\dcache.$procdff$4495 ($dff) from module board_75e (D = \lm32_cpu.load_store_unit.dcache.state [2], Q = \lm32_cpu.load_store_unit.dcache.refilling, rval = 1'0).
Adding SRST signal on $flatten\lm32_cpu.\load_store_unit.\dcache.$procdff$4494 ($dff) from module board_75e (D = $flatten\lm32_cpu.\load_store_unit.\dcache.$procmux$1971_Y, Q = \lm32_cpu.load_store_unit.dcache.flush_set, rval = 8'11111111).
Adding EN signal on $auto$opt_dff.cc:682:run$5076 ($sdff) from module board_75e (D = $flatten\lm32_cpu.\load_store_unit.\dcache.$sub$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_dcache.v:469$1734_Y, Q = \lm32_cpu.load_store_unit.dcache.flush_set).
Adding EN signal on $flatten\lm32_cpu.\load_store_unit.\dcache.$procdff$4493 ($dff) from module board_75e (D = $flatten\lm32_cpu.\load_store_unit.\dcache.$0\refill_address[31:0], Q = \lm32_cpu.load_store_unit.dcache.refill_address).
Adding SRST signal on $flatten\lm32_cpu.\load_store_unit.\dcache.$procdff$4492 ($dff) from module board_75e (D = $flatten\lm32_cpu.\load_store_unit.\dcache.$procmux$1985_Y, Q = \lm32_cpu.load_store_unit.dcache.refill_request, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$5085 ($sdff) from module board_75e (D = $flatten\lm32_cpu.\load_store_unit.\dcache.$procmux$1985_Y, Q = \lm32_cpu.load_store_unit.dcache.refill_request).
Adding SRST signal on $flatten\lm32_cpu.\load_store_unit.\dcache.$procdff$4491 ($dff) from module board_75e (D = $flatten\lm32_cpu.\load_store_unit.\dcache.$procmux$1998_Y, Q = \lm32_cpu.load_store_unit.dcache.restart_request, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$5093 ($sdff) from module board_75e (D = $flatten\lm32_cpu.\load_store_unit.\dcache.$procmux$1998_Y, Q = \lm32_cpu.load_store_unit.dcache.restart_request).
Adding SRST signal on $flatten\lm32_cpu.\load_store_unit.\dcache.$procdff$4490 ($dff) from module board_75e (D = $flatten\lm32_cpu.\load_store_unit.\dcache.$procmux$2010_Y, Q = \lm32_cpu.load_store_unit.dcache.state, rval = 3'001).
Adding EN signal on $auto$opt_dff.cc:682:run$5105 ($sdff) from module board_75e (D = $flatten\lm32_cpu.\load_store_unit.\dcache.$procmux$2010_Y, Q = \lm32_cpu.load_store_unit.dcache.state).
Adding SRST signal on $flatten\lm32_cpu.\load_store_unit.\dcache.$procdff$4489 ($dff) from module board_75e (D = $flatten\lm32_cpu.\load_store_unit.\dcache.$procmux$1949_Y, Q = \lm32_cpu.load_store_unit.dcache.refill_offset, rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:682:run$5119 ($sdff) from module board_75e (D = $flatten\lm32_cpu.\load_store_unit.\dcache.$procmux$1949_Y, Q = \lm32_cpu.load_store_unit.dcache.refill_offset).
Adding SRST signal on $flatten\lm32_cpu.\load_store_unit.$procdff$4532 ($dff) from module board_75e (D = $flatten\lm32_cpu.\load_store_unit.$procmux$2396_Y, Q = \lm32_cpu.load_store_unit.wb_load_complete, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$5133 ($sdff) from module board_75e (D = $flatten\lm32_cpu.\load_store_unit.$logic_not$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_load_store_unit.v:736$1493_Y, Q = \lm32_cpu.load_store_unit.wb_load_complete).
Adding SRST signal on $flatten\lm32_cpu.\load_store_unit.$procdff$4531 ($dff) from module board_75e (D = $flatten\lm32_cpu.\load_store_unit.$procmux$2406_Y, Q = \lm32_cpu.load_store_unit.wb_data_m, rval = 0).
Adding EN signal on $auto$opt_dff.cc:682:run$5137 ($sdff) from module board_75e (D = \lm32_cpu.instruction_unit.i_dat_i, Q = \lm32_cpu.load_store_unit.wb_data_m).
Adding SRST signal on $flatten\lm32_cpu.\load_store_unit.$procdff$4530 ($dff) from module board_75e (D = \lm32_cpu.load_store_unit.dcache.refilling, Q = \lm32_cpu.load_store_unit.dcache_refill_ready, rval = 1'0).
Adding SRST signal on $flatten\lm32_cpu.\load_store_unit.$procdff$4527 ($dff) from module board_75e (D = $flatten\lm32_cpu.\load_store_unit.$procmux$2447_Y, Q = \lm32_cpu.load_store_unit.d_we_o, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$5148 ($sdff) from module board_75e (D = $flatten\lm32_cpu.\load_store_unit.$procmux$2444_Y, Q = \lm32_cpu.load_store_unit.d_we_o).
Adding SRST signal on $flatten\lm32_cpu.\load_store_unit.$procdff$4526 ($dff) from module board_75e (D = $flatten\lm32_cpu.\load_store_unit.$procmux$2466_Y, Q = \lm32_cpu.load_store_unit.d_stb_o, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$5156 ($sdff) from module board_75e (D = $flatten\lm32_cpu.\load_store_unit.$procmux$2466_Y, Q = \lm32_cpu.load_store_unit.d_stb_o).
Adding SRST signal on $flatten\lm32_cpu.\load_store_unit.$procdff$4525 ($dff) from module board_75e (D = $flatten\lm32_cpu.\load_store_unit.$procmux$2480_Y, Q = \lm32_cpu.load_store_unit.d_sel_o, rval = 4'0000).
Adding EN signal on $auto$opt_dff.cc:682:run$5166 ($sdff) from module board_75e (D = $flatten\lm32_cpu.\load_store_unit.$procmux$2477_Y, Q = \lm32_cpu.load_store_unit.d_sel_o).
Adding SRST signal on $flatten\lm32_cpu.\load_store_unit.$procdff$4524 ($dff) from module board_75e (D = $flatten\lm32_cpu.\load_store_unit.$procmux$2499_Y, Q = \lm32_cpu.load_store_unit.d_cyc_o, rval = 1'0).
Adding SRST signal on $flatten\lm32_cpu.\load_store_unit.$procdff$4523 ($dff) from module board_75e (D = { $flatten\lm32_cpu.\load_store_unit.$procmux$2355_Y $flatten\lm32_cpu.\load_store_unit.$procmux$2388_Y $flatten\lm32_cpu.\load_store_unit.$procmux$2369_Y }, Q = \lm32_cpu.load_store_unit.d_adr_o, rval = 0).
Adding EN signal on $auto$opt_dff.cc:682:run$5175 ($sdff) from module board_75e (D = $flatten\lm32_cpu.\load_store_unit.$procmux$2388_Y, Q = \lm32_cpu.load_store_unit.d_adr_o [3:2]).
Adding EN signal on $auto$opt_dff.cc:682:run$5175 ($sdff) from module board_75e (D = { $flatten\lm32_cpu.\load_store_unit.$procmux$2352_Y $flatten\lm32_cpu.\load_store_unit.$procmux$2366_Y }, Q = { \lm32_cpu.load_store_unit.d_adr_o [31:4] \lm32_cpu.load_store_unit.d_adr_o [1:0] }).
Adding SRST signal on $flatten\lm32_cpu.\load_store_unit.$procdff$4522 ($dff) from module board_75e (D = $flatten\lm32_cpu.\load_store_unit.$procmux$2519_Y, Q = \lm32_cpu.load_store_unit.d_dat_o, rval = 0).
Adding EN signal on $auto$opt_dff.cc:682:run$5192 ($sdff) from module board_75e (D = \lm32_cpu.load_store_unit.store_data_m, Q = \lm32_cpu.load_store_unit.d_dat_o).
Adding SRST signal on $flatten\lm32_cpu.\load_store_unit.$procdff$4521 ($dff) from module board_75e (D = $flatten\lm32_cpu.\load_store_unit.$procmux$2535_Y, Q = \lm32_cpu.load_store_unit.stall_wb_load, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$5202 ($sdff) from module board_75e (D = $flatten\lm32_cpu.\load_store_unit.$procmux$2535_Y, Q = \lm32_cpu.load_store_unit.stall_wb_load).
Adding SRST signal on $flatten\lm32_cpu.\load_store_unit.$procdff$4520 ($dff) from module board_75e (D = $flatten\lm32_cpu.\load_store_unit.$procmux$2316_Y, Q = \lm32_cpu.load_store_unit.wb_select_m, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$5214 ($sdff) from module board_75e (D = \lm32_cpu.load_store_unit.wb_select_x, Q = \lm32_cpu.load_store_unit.wb_select_m).
Adding SRST signal on $flatten\lm32_cpu.\load_store_unit.$procdff$4519 ($dff) from module board_75e (D = $flatten\lm32_cpu.\load_store_unit.$procmux$2321_Y, Q = \lm32_cpu.load_store_unit.dcache_select_m, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$5216 ($sdff) from module board_75e (D = \lm32_cpu.load_store_unit.dcache_select_x, Q = \lm32_cpu.load_store_unit.dcache_select_m).
Adding SRST signal on $flatten\lm32_cpu.\load_store_unit.$procdff$4518 ($dff) from module board_75e (D = $flatten\lm32_cpu.\load_store_unit.$procmux$2326_Y, Q = \lm32_cpu.load_store_unit.byte_enable_m, rval = 4'0000).
Adding EN signal on $auto$opt_dff.cc:682:run$5218 ($sdff) from module board_75e (D = \lm32_cpu.load_store_unit.byte_enable_x, Q = \lm32_cpu.load_store_unit.byte_enable_m).
Adding SRST signal on $flatten\lm32_cpu.\load_store_unit.$procdff$4517 ($dff) from module board_75e (D = $flatten\lm32_cpu.\load_store_unit.$procmux$2331_Y, Q = \lm32_cpu.load_store_unit.store_data_m, rval = 0).
Adding EN signal on $auto$opt_dff.cc:682:run$5220 ($sdff) from module board_75e (D = \lm32_cpu.load_store_unit.store_data_x, Q = \lm32_cpu.load_store_unit.store_data_m).
Adding SRST signal on $flatten\lm32_cpu.\load_store_unit.$procdff$4516 ($dff) from module board_75e (D = $flatten\lm32_cpu.\load_store_unit.$procmux$2336_Y, Q = \lm32_cpu.load_store_unit.sign_extend_m, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$5222 ($sdff) from module board_75e (D = \lm32_cpu.sign_extend_x, Q = \lm32_cpu.load_store_unit.sign_extend_m).
Adding SRST signal on $flatten\lm32_cpu.\load_store_unit.$procdff$4515 ($dff) from module board_75e (D = $flatten\lm32_cpu.\load_store_unit.$procmux$2341_Y, Q = \lm32_cpu.load_store_unit.size_m, rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:682:run$5224 ($sdff) from module board_75e (D = \lm32_cpu.size_x, Q = \lm32_cpu.load_store_unit.size_m).
Adding SRST signal on $flatten\lm32_cpu.\load_store_unit.$procdff$4514 ($dff) from module board_75e (D = \lm32_cpu.load_store_unit.data_m, Q = \lm32_cpu.load_store_unit.data_w, rval = 0).
Adding SRST signal on $flatten\lm32_cpu.\load_store_unit.$procdff$4513 ($dff) from module board_75e (D = \lm32_cpu.load_store_unit.sign_extend_m, Q = \lm32_cpu.load_store_unit.sign_extend_w, rval = 1'0).
Adding SRST signal on $flatten\lm32_cpu.\load_store_unit.$procdff$4512 ($dff) from module board_75e (D = \lm32_cpu.load_store_unit.size_m, Q = \lm32_cpu.load_store_unit.size_w, rval = 2'00).
Adding SRST signal on $flatten\lm32_cpu.\interrupt_unit.$procdff$4548 ($dff) from module board_75e (D = $flatten\lm32_cpu.\interrupt_unit.$procmux$2687_Y, Q = \lm32_cpu.interrupt_unit.im, rval = 0).
Adding EN signal on $auto$opt_dff.cc:682:run$5229 ($sdff) from module board_75e (D = \lm32_cpu.operand_1_x, Q = \lm32_cpu.interrupt_unit.im).
Adding SRST signal on $flatten\lm32_cpu.\interrupt_unit.$procdff$4547 ($dff) from module board_75e (D = $flatten\lm32_cpu.\interrupt_unit.$procmux$2702_Y, Q = \lm32_cpu.interrupt_unit.eie, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$5239 ($sdff) from module board_75e (D = $flatten\lm32_cpu.\interrupt_unit.$procmux$2702_Y, Q = \lm32_cpu.interrupt_unit.eie).
Adding SRST signal on $flatten\lm32_cpu.\interrupt_unit.$procdff$4546 ($dff) from module board_75e (D = $flatten\lm32_cpu.\interrupt_unit.$procmux$2714_Y, Q = \lm32_cpu.interrupt_unit.ie, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$5253 ($sdff) from module board_75e (D = $flatten\lm32_cpu.\interrupt_unit.$procmux$2712_Y, Q = \lm32_cpu.interrupt_unit.ie).
Adding EN signal on $flatten\lm32_cpu.\instruction_unit.\icache.\memories[0].way_0_tag_ram.$procdff$4479 ($dff) from module board_75e (D = \lm32_cpu.instruction_unit.pc_a [9:2], Q = \lm32_cpu.instruction_unit.icache.memories[0].way_0_tag_ram.ra).
Adding EN signal on $flatten\lm32_cpu.\instruction_unit.\icache.\memories[0].way_0_data_ram.$procdff$4475 ($dff) from module board_75e (D = \lm32_cpu.instruction_unit.pc_a [9:0], Q = \lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.ra).
Adding SRST signal on $flatten\lm32_cpu.\instruction_unit.\icache.$procdff$4488 ($dff) from module board_75e (D = \lm32_cpu.instruction_unit.icache.state [3], Q = \lm32_cpu.instruction_unit.icache.refilling, rval = 1'0).
Adding SRST signal on $flatten\lm32_cpu.\instruction_unit.\icache.$procdff$4487 ($dff) from module board_75e (D = $flatten\lm32_cpu.\instruction_unit.\icache.$procmux$1894_Y, Q = \lm32_cpu.instruction_unit.icache.flush_set, rval = 8'11111111).
Adding EN signal on $auto$opt_dff.cc:682:run$5266 ($sdff) from module board_75e (D = $flatten\lm32_cpu.\instruction_unit.\icache.$sub$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_icache.v:421$1787_Y, Q = \lm32_cpu.instruction_unit.icache.flush_set).
Adding EN signal on $flatten\lm32_cpu.\instruction_unit.\icache.$procdff$4486 ($dff) from module board_75e (D = $flatten\lm32_cpu.\instruction_unit.\icache.$0\refill_address[29:0], Q = \lm32_cpu.instruction_unit.icache.refill_address).
Adding SRST signal on $flatten\lm32_cpu.\instruction_unit.\icache.$procdff$4485 ($dff) from module board_75e (D = $flatten\lm32_cpu.\instruction_unit.\icache.$procmux$1915_Y, Q = \lm32_cpu.instruction_unit.icache.restart_request, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$5275 ($sdff) from module board_75e (D = $flatten\lm32_cpu.\instruction_unit.\icache.$procmux$1915_Y, Q = \lm32_cpu.instruction_unit.icache.restart_request).
Adding SRST signal on $flatten\lm32_cpu.\instruction_unit.\icache.$procdff$4484 ($dff) from module board_75e (D = $flatten\lm32_cpu.\instruction_unit.\icache.$procmux$1927_Y, Q = \lm32_cpu.instruction_unit.icache.state, rval = 4'0001).
Adding EN signal on $auto$opt_dff.cc:682:run$5287 ($sdff) from module board_75e (D = $flatten\lm32_cpu.\instruction_unit.\icache.$procmux$1927_Y, Q = \lm32_cpu.instruction_unit.icache.state).
Adding SRST signal on $flatten\lm32_cpu.\instruction_unit.\icache.$procdff$4483 ($dff) from module board_75e (D = $flatten\lm32_cpu.\instruction_unit.\icache.$procmux$1881_Y, Q = \lm32_cpu.instruction_unit.icache.refill_offset, rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:682:run$5301 ($sdff) from module board_75e (D = $flatten\lm32_cpu.\instruction_unit.\icache.$procmux$1881_Y, Q = \lm32_cpu.instruction_unit.icache.refill_offset).
Adding SRST signal on $flatten\lm32_cpu.\instruction_unit.$procdff$4511 ($dff) from module board_75e (D = \lm32_cpu.instruction_unit.pc_m, Q = \lm32_cpu.instruction_unit.pc_w, rval = 30'000000000000000000000000000000).
Adding SRST signal on $flatten\lm32_cpu.\instruction_unit.$procdff$4510 ($dff) from module board_75e (D = $flatten\lm32_cpu.\instruction_unit.$procmux$2146_Y, Q = \lm32_cpu.instruction_unit.pc_m, rval = 30'000000000000000000000000000000).
Adding EN signal on $auto$opt_dff.cc:682:run$5312 ($sdff) from module board_75e (D = \lm32_cpu.instruction_unit.pc_x, Q = \lm32_cpu.instruction_unit.pc_m).
Adding SRST signal on $flatten\lm32_cpu.\instruction_unit.$procdff$4509 ($dff) from module board_75e (D = $flatten\lm32_cpu.\instruction_unit.$procmux$2151_Y, Q = \lm32_cpu.instruction_unit.pc_x, rval = 30'000000000000000000000000000000).
Adding EN signal on $auto$opt_dff.cc:682:run$5314 ($sdff) from module board_75e (D = \lm32_cpu.instruction_unit.pc_d, Q = \lm32_cpu.instruction_unit.pc_x).
Adding SRST signal on $flatten\lm32_cpu.\instruction_unit.$procdff$4508 ($dff) from module board_75e (D = $flatten\lm32_cpu.\instruction_unit.$procmux$2156_Y, Q = \lm32_cpu.instruction_unit.pc_d, rval = 30'000000000000000000000000000000).
Adding EN signal on $auto$opt_dff.cc:682:run$5316 ($sdff) from module board_75e (D = \lm32_cpu.instruction_unit.pc_f, Q = \lm32_cpu.instruction_unit.pc_d).
Adding SRST signal on $flatten\lm32_cpu.\instruction_unit.$procdff$4507 ($dff) from module board_75e (D = $flatten\lm32_cpu.\instruction_unit.$procmux$2161_Y, Q = \lm32_cpu.instruction_unit.pc_f, rval = 30'111111111111111111111111111111).
Adding EN signal on $auto$opt_dff.cc:682:run$5318 ($sdff) from module board_75e (D = \lm32_cpu.instruction_unit.pc_a [9:0], Q = \lm32_cpu.instruction_unit.pc_f [9:0]).
Adding EN signal on $auto$opt_dff.cc:682:run$5318 ($sdff) from module board_75e (D = \lm32_cpu.instruction_unit.pc_a [29:10], Q = \lm32_cpu.instruction_unit.pc_f [29:10]).
Adding SRST signal on $flatten\lm32_cpu.\instruction_unit.$procdff$4506 ($dff) from module board_75e (D = $flatten\lm32_cpu.\instruction_unit.$procmux$2138_Y, Q = \lm32_cpu.instruction_unit.restart_address, rval = 30'000000000000000000000000000000).
Adding EN signal on $auto$opt_dff.cc:682:run$5327 ($sdff) from module board_75e (D = $flatten\lm32_cpu.\instruction_unit.$procmux$2138_Y, Q = \lm32_cpu.instruction_unit.restart_address).
Adding SRST signal on $flatten\lm32_cpu.\instruction_unit.$procdff$4505 ($dff) from module board_75e (D = $flatten\lm32_cpu.\instruction_unit.$procmux$2070_Y, Q = \lm32_cpu.instruction_unit.bus_error_f, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$5331 ($sdff) from module board_75e (D = $flatten\lm32_cpu.\instruction_unit.$procmux$2065_Y, Q = \lm32_cpu.instruction_unit.bus_error_f).
Adding SRST signal on $flatten\lm32_cpu.\instruction_unit.$procdff$4504 ($dff) from module board_75e (D = $flatten\lm32_cpu.\instruction_unit.$procmux$2078_Y, Q = \lm32_cpu.instruction_unit.icache_refill_data, rval = 0).
Adding EN signal on $auto$opt_dff.cc:682:run$5339 ($sdff) from module board_75e (D = \lm32_cpu.instruction_unit.i_dat_i, Q = \lm32_cpu.instruction_unit.icache_refill_data).
Adding SRST signal on $flatten\lm32_cpu.\instruction_unit.$procdff$4503 ($dff) from module board_75e (D = $flatten\lm32_cpu.\instruction_unit.$procmux$2128_Y, Q = \lm32_cpu.instruction_unit.icache_refill_ready, rval = 1'0).
Adding SRST signal on $flatten\lm32_cpu.\instruction_unit.$procdff$4500 ($dff) from module board_75e (D = $flatten\lm32_cpu.\instruction_unit.$procmux$2110_Y, Q = \lm32_cpu.instruction_unit.i_stb_o, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$5348 ($sdff) from module board_75e (D = $flatten\lm32_cpu.\instruction_unit.$procmux$2110_Y, Q = \lm32_cpu.instruction_unit.i_stb_o).
Adding SRST signal on $flatten\lm32_cpu.\instruction_unit.$procdff$4499 ($dff) from module board_75e (D = $flatten\lm32_cpu.\instruction_unit.$procmux$2122_Y, Q = \lm32_cpu.instruction_unit.i_cyc_o, rval = 1'0).
Adding SRST signal on $flatten\lm32_cpu.\instruction_unit.$procdff$4498 ($dff) from module board_75e (D = { $flatten\lm32_cpu.\instruction_unit.$procmux$2040_Y $flatten\lm32_cpu.\instruction_unit.$procmux$2058_Y $flatten\lm32_cpu.\instruction_unit.$procmux$2048_Y }, Q = \lm32_cpu.instruction_unit.i_adr_o, rval = 0).
Adding EN signal on $auto$opt_dff.cc:682:run$5359 ($sdff) from module board_75e (D = { \lm32_cpu.instruction_unit.icache.refill_address [29:2] 2'00 }, Q = { \lm32_cpu.instruction_unit.i_adr_o [31:4] \lm32_cpu.instruction_unit.i_adr_o [1:0] }).
Adding EN signal on $auto$opt_dff.cc:682:run$5359 ($sdff) from module board_75e (D = $flatten\lm32_cpu.\instruction_unit.$procmux$2058_Y, Q = \lm32_cpu.instruction_unit.i_adr_o [3:2]).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:744:run$5364 ($sdffe) from module board_75e.
Setting constant 0-bit at position 1 on $auto$opt_dff.cc:744:run$5364 ($sdffe) from module board_75e.
Adding SRST signal on $flatten\lm32_cpu.\instruction_unit.$procdff$4497 ($dff) from module board_75e (D = $flatten\lm32_cpu.\instruction_unit.$procmux$2027_Y, Q = \lm32_cpu.instruction_unit.instruction_d, rval = 0).
Adding EN signal on $auto$opt_dff.cc:682:run$5372 ($sdff) from module board_75e (D = \lm32_cpu.instruction_unit.icache_data_f, Q = \lm32_cpu.instruction_unit.instruction_d).
Adding SRST signal on $flatten\lm32_cpu.\instruction_unit.$procdff$4496 ($dff) from module board_75e (D = $flatten\lm32_cpu.\instruction_unit.$procmux$2032_Y, Q = \lm32_cpu.instruction_unit.bus_error_d, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$5374 ($sdff) from module board_75e (D = \lm32_cpu.instruction_unit.bus_error_f, Q = \lm32_cpu.instruction_unit.bus_error_d).
Adding SRST signal on $flatten\lm32_cpu.$procdff$4642 ($dff) from module board_75e (D = $flatten\lm32_cpu.$procmux$3620_Y, Q = \lm32_cpu.eba, rval = 23'00000000000000000000000).
Adding EN signal on $auto$opt_dff.cc:682:run$5376 ($sdff) from module board_75e (D = \lm32_cpu.operand_1_x [31:9], Q = \lm32_cpu.eba).
Adding SRST signal on $flatten\lm32_cpu.$procdff$4641 ($dff) from module board_75e (D = $flatten\lm32_cpu.$add$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2549$1170_Y, Q = \lm32_cpu.cc, rval = 0).
Adding SRST signal on $flatten\lm32_cpu.$procdff$4640 ($dff) from module board_75e (D = $flatten\lm32_cpu.$procmux$3612_Y, Q = \lm32_cpu.data_bus_error_seen, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$5379 ($sdff) from module board_75e (D = 1'0, Q = \lm32_cpu.data_bus_error_seen).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:744:run$5380 ($sdffe) from module board_75e.
Adding SRST signal on $flatten\lm32_cpu.$procdff$4639 ($dff) from module board_75e (D = $flatten\lm32_cpu.$and$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2671$1212_Y, Q = \lm32_cpu.valid_w, rval = 1'0).
Adding SRST signal on $flatten\lm32_cpu.$procdff$4638 ($dff) from module board_75e (D = $flatten\lm32_cpu.$procmux$3563_Y, Q = \lm32_cpu.valid_m, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$5386 ($sdff) from module board_75e (D = $flatten\lm32_cpu.$procmux$3563_Y, Q = \lm32_cpu.valid_m).
Adding SRST signal on $flatten\lm32_cpu.$procdff$4637 ($dff) from module board_75e (D = $flatten\lm32_cpu.$procmux$3577_Y, Q = \lm32_cpu.valid_x, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$5390 ($sdff) from module board_75e (D = $flatten\lm32_cpu.$procmux$3577_Y, Q = \lm32_cpu.valid_x).
Adding SRST signal on $flatten\lm32_cpu.$procdff$4636 ($dff) from module board_75e (D = $flatten\lm32_cpu.$procmux$3585_Y, Q = \lm32_cpu.valid_d, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$5396 ($sdff) from module board_75e (D = $flatten\lm32_cpu.$and$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2652$1198_Y, Q = \lm32_cpu.valid_d).
Adding SRST signal on $flatten\lm32_cpu.$procdff$4635 ($dff) from module board_75e (D = $flatten\lm32_cpu.$procmux$3596_Y, Q = \lm32_cpu.valid_f, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$5398 ($sdff) from module board_75e (D = $flatten\lm32_cpu.$procmux$3596_Y, Q = \lm32_cpu.valid_f).
Adding SRST signal on $flatten\lm32_cpu.$procdff$4634 ($dff) from module board_75e (D = \lm32_cpu.exception_m, Q = \lm32_cpu.exception_w, rval = 1'0).
Adding SRST signal on $flatten\lm32_cpu.$procdff$4633 ($dff) from module board_75e (D = $flatten\lm32_cpu.$procmux$3275_Y, Q = \lm32_cpu.exception_m, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$5403 ($sdff) from module board_75e (D = $flatten\lm32_cpu.$procmux$3273_Y, Q = \lm32_cpu.exception_m).
Adding SRST signal on $flatten\lm32_cpu.$procdff$4632 ($dff) from module board_75e (D = $flatten\lm32_cpu.$procmux$3280_Y, Q = \lm32_cpu.condition_met_m, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$5405 ($sdff) from module board_75e (D = \lm32_cpu.condition_met_x, Q = \lm32_cpu.condition_met_m).
Adding SRST signal on $flatten\lm32_cpu.$procdff$4631 ($dff) from module board_75e (D = $flatten\lm32_cpu.$procmux$3285_Y, Q = \lm32_cpu.dflush_m, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$5407 ($sdff) from module board_75e (D = \lm32_cpu.dflush_x, Q = \lm32_cpu.dflush_m).
Adding SRST signal on $flatten\lm32_cpu.$procdff$4630 ($dff) from module board_75e (D = $flatten\lm32_cpu.$procmux$3290_Y, Q = \lm32_cpu.direction_x, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$5409 ($sdff) from module board_75e (D = \lm32_cpu.instruction_unit.instruction_d [29], Q = \lm32_cpu.direction_x).
Adding SRST signal on $flatten\lm32_cpu.$procdff$4629 ($dff) from module board_75e (D = $flatten\lm32_cpu.$procmux$3295_Y, Q = \lm32_cpu.logic_op_x, rval = 4'0000).
Adding EN signal on $auto$opt_dff.cc:682:run$5411 ($sdff) from module board_75e (D = \lm32_cpu.instruction_unit.instruction_d [29:26], Q = \lm32_cpu.logic_op_x).
Adding SRST signal on $flatten\lm32_cpu.$procdff$4628 ($dff) from module board_75e (D = $flatten\lm32_cpu.$procmux$3300_Y, Q = \lm32_cpu.adder_op_x_n, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$5413 ($sdff) from module board_75e (D = $flatten\lm32_cpu.$not$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2836$1218_Y, Q = \lm32_cpu.adder_op_x_n).
Adding SRST signal on $flatten\lm32_cpu.$procdff$4627 ($dff) from module board_75e (D = $flatten\lm32_cpu.$procmux$3305_Y, Q = \lm32_cpu.adder_op_x, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$5415 ($sdff) from module board_75e (D = \lm32_cpu.adder_op_d, Q = \lm32_cpu.adder_op_x).
Adding SRST signal on $flatten\lm32_cpu.$procdff$4626 ($dff) from module board_75e (D = $flatten\lm32_cpu.$ternary$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2963$1235_Y, Q = \lm32_cpu.operand_w, rval = 0).
Adding SRST signal on $flatten\lm32_cpu.$procdff$4625 ($dff) from module board_75e (D = $flatten\lm32_cpu.$procmux$3310_Y, Q = \lm32_cpu.operand_m, rval = 0).
Adding EN signal on $auto$opt_dff.cc:682:run$5418 ($sdff) from module board_75e (D = \lm32_cpu.x_result, Q = \lm32_cpu.operand_m).
Adding SRST signal on $flatten\lm32_cpu.$procdff$4624 ($dff) from module board_75e (D = $flatten\lm32_cpu.$procmux$3315_Y, Q = \lm32_cpu.store_operand_x, rval = 0).
Adding EN signal on $auto$opt_dff.cc:682:run$5420 ($sdff) from module board_75e (D = \lm32_cpu.bypass_data_1, Q = \lm32_cpu.store_operand_x).
Adding SRST signal on $flatten\lm32_cpu.$procdff$4623 ($dff) from module board_75e (D = $flatten\lm32_cpu.$procmux$3320_Y, Q = \lm32_cpu.operand_1_x, rval = 0).
Adding EN signal on $auto$opt_dff.cc:682:run$5422 ($sdff) from module board_75e (D = \lm32_cpu.d_result_1, Q = \lm32_cpu.operand_1_x).
Adding SRST signal on $flatten\lm32_cpu.$procdff$4622 ($dff) from module board_75e (D = $flatten\lm32_cpu.$procmux$3325_Y, Q = \lm32_cpu.operand_0_x, rval = 0).
Adding EN signal on $auto$opt_dff.cc:682:run$5424 ($sdff) from module board_75e (D = \lm32_cpu.d_result_0, Q = \lm32_cpu.operand_0_x).
Adding SRST signal on $flatten\lm32_cpu.$procdff$4621 ($dff) from module board_75e (D = $flatten\lm32_cpu.$procmux$3330_Y, Q = \lm32_cpu.memop_pc_w, rval = 30'000000000000000000000000000000).
Adding EN signal on $auto$opt_dff.cc:682:run$5426 ($sdff) from module board_75e (D = \lm32_cpu.instruction_unit.pc_m, Q = \lm32_cpu.memop_pc_w).
Adding SRST signal on $flatten\lm32_cpu.$procdff$4620 ($dff) from module board_75e (D = $flatten\lm32_cpu.$procmux$3335_Y, Q = \lm32_cpu.data_bus_error_exception_m, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$5428 ($sdff) from module board_75e (D = \lm32_cpu.data_bus_error_seen, Q = \lm32_cpu.data_bus_error_exception_m).
Adding SRST signal on $flatten\lm32_cpu.$procdff$4619 ($dff) from module board_75e (D = $flatten\lm32_cpu.$procmux$3340_Y, Q = \lm32_cpu.bus_error_x, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$5430 ($sdff) from module board_75e (D = \lm32_cpu.instruction_unit.bus_error_d, Q = \lm32_cpu.bus_error_x).
Adding SRST signal on $flatten\lm32_cpu.$procdff$4618 ($dff) from module board_75e (D = $flatten\lm32_cpu.$procmux$3345_Y, Q = \lm32_cpu.csr_write_enable_x, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$5432 ($sdff) from module board_75e (D = \lm32_cpu.csr_write_enable_d, Q = \lm32_cpu.csr_write_enable_x).
Adding SRST signal on $flatten\lm32_cpu.$procdff$4616 ($dff) from module board_75e (D = $flatten\lm32_cpu.$procmux$3355_Y, Q = \lm32_cpu.eret_x, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$5434 ($sdff) from module board_75e (D = \lm32_cpu.eret_d, Q = \lm32_cpu.eret_x).
Adding SRST signal on $flatten\lm32_cpu.$procdff$4615 ($dff) from module board_75e (D = $flatten\lm32_cpu.$procmux$3360_Y, Q = \lm32_cpu.scall_x, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$5436 ($sdff) from module board_75e (D = \lm32_cpu.scall_d, Q = \lm32_cpu.scall_x).
Adding SRST signal on $flatten\lm32_cpu.$procdff$4614 ($dff) from module board_75e (D = $flatten\lm32_cpu.$procmux$3365_Y, Q = \lm32_cpu.condition_x, rval = 3'000).
Adding EN signal on $auto$opt_dff.cc:682:run$5438 ($sdff) from module board_75e (D = \lm32_cpu.instruction_unit.instruction_d [28:26], Q = \lm32_cpu.condition_x).
Adding SRST signal on $flatten\lm32_cpu.$procdff$4613 ($dff) from module board_75e (D = $flatten\lm32_cpu.$procmux$3370_Y, Q = \lm32_cpu.csr_x, rval = 3'000).
Adding EN signal on $auto$opt_dff.cc:682:run$5440 ($sdff) from module board_75e (D = \lm32_cpu.instruction_unit.instruction_d [23:21], Q = \lm32_cpu.csr_x).
Adding SRST signal on $flatten\lm32_cpu.$procdff$4612 ($dff) from module board_75e (D = \lm32_cpu.write_idx_m, Q = \lm32_cpu.write_idx_w, rval = 5'00000).
Adding SRST signal on $flatten\lm32_cpu.$procdff$4611 ($dff) from module board_75e (D = $flatten\lm32_cpu.$procmux$3378_Y, Q = \lm32_cpu.write_idx_m, rval = 5'00000).
Adding EN signal on $auto$opt_dff.cc:682:run$5443 ($sdff) from module board_75e (D = $flatten\lm32_cpu.$procmux$3376_Y, Q = \lm32_cpu.write_idx_m).
Adding SRST signal on $flatten\lm32_cpu.$procdff$4610 ($dff) from module board_75e (D = $flatten\lm32_cpu.$procmux$3383_Y, Q = \lm32_cpu.write_idx_x, rval = 5'00000).
Adding EN signal on $auto$opt_dff.cc:682:run$5445 ($sdff) from module board_75e (D = \lm32_cpu.write_idx_d, Q = \lm32_cpu.write_idx_x).
Adding SRST signal on $flatten\lm32_cpu.$procdff$4609 ($dff) from module board_75e (D = \lm32_cpu.write_enable_m, Q = \lm32_cpu.write_enable_w, rval = 1'0).
Adding SRST signal on $flatten\lm32_cpu.$procdff$4608 ($dff) from module board_75e (D = $flatten\lm32_cpu.$procmux$3388_Y, Q = \lm32_cpu.write_enable_m, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$5448 ($sdff) from module board_75e (D = $flatten\lm32_cpu.$ternary$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2936$1225_Y, Q = \lm32_cpu.write_enable_m).
Adding SRST signal on $flatten\lm32_cpu.$procdff$4607 ($dff) from module board_75e (D = $flatten\lm32_cpu.$procmux$3393_Y, Q = \lm32_cpu.write_enable_x, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$5450 ($sdff) from module board_75e (D = \lm32_cpu.write_enable_d, Q = \lm32_cpu.write_enable_x).
Adding SRST signal on $flatten\lm32_cpu.$procdff$4606 ($dff) from module board_75e (D = $flatten\lm32_cpu.$procmux$3398_Y, Q = \lm32_cpu.sign_extend_x, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$5452 ($sdff) from module board_75e (D = \lm32_cpu.instruction_unit.instruction_d [28], Q = \lm32_cpu.sign_extend_x).
Adding SRST signal on $flatten\lm32_cpu.$procdff$4605 ($dff) from module board_75e (D = $flatten\lm32_cpu.$procmux$3403_Y, Q = \lm32_cpu.m_bypass_enable_m, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$5454 ($sdff) from module board_75e (D = \lm32_cpu.m_bypass_enable_x, Q = \lm32_cpu.m_bypass_enable_m).
Adding SRST signal on $flatten\lm32_cpu.$procdff$4604 ($dff) from module board_75e (D = $flatten\lm32_cpu.$procmux$3408_Y, Q = \lm32_cpu.m_bypass_enable_x, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$5456 ($sdff) from module board_75e (D = \lm32_cpu.m_bypass_enable_d, Q = \lm32_cpu.m_bypass_enable_x).
Adding SRST signal on $flatten\lm32_cpu.$procdff$4603 ($dff) from module board_75e (D = $flatten\lm32_cpu.$procmux$3413_Y, Q = \lm32_cpu.x_bypass_enable_x, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$5458 ($sdff) from module board_75e (D = \lm32_cpu.decoder.x_bypass_enable, Q = \lm32_cpu.x_bypass_enable_x).
Adding SRST signal on $flatten\lm32_cpu.$procdff$4602 ($dff) from module board_75e (D = \lm32_cpu.w_result_sel_mul_m, Q = \lm32_cpu.w_result_sel_mul_w, rval = 1'0).
Adding SRST signal on $flatten\lm32_cpu.$procdff$4601 ($dff) from module board_75e (D = $flatten\lm32_cpu.$procmux$3421_Y, Q = \lm32_cpu.w_result_sel_mul_m, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$5461 ($sdff) from module board_75e (D = $flatten\lm32_cpu.$procmux$3419_Y, Q = \lm32_cpu.w_result_sel_mul_m).
Adding SRST signal on $flatten\lm32_cpu.$procdff$4600 ($dff) from module board_75e (D = $flatten\lm32_cpu.$procmux$3426_Y, Q = \lm32_cpu.w_result_sel_mul_x, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$5463 ($sdff) from module board_75e (D = \lm32_cpu.w_result_sel_mul_d, Q = \lm32_cpu.w_result_sel_mul_x).
Adding SRST signal on $flatten\lm32_cpu.$procdff$4599 ($dff) from module board_75e (D = \lm32_cpu.w_result_sel_load_m, Q = \lm32_cpu.w_result_sel_load_w, rval = 1'0).
Adding SRST signal on $flatten\lm32_cpu.$procdff$4598 ($dff) from module board_75e (D = $flatten\lm32_cpu.$procmux$3434_Y, Q = \lm32_cpu.w_result_sel_load_m, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$5466 ($sdff) from module board_75e (D = $flatten\lm32_cpu.$procmux$3432_Y, Q = \lm32_cpu.w_result_sel_load_m).
Adding SRST signal on $flatten\lm32_cpu.$procdff$4597 ($dff) from module board_75e (D = $flatten\lm32_cpu.$procmux$3439_Y, Q = \lm32_cpu.w_result_sel_load_x, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$5468 ($sdff) from module board_75e (D = \lm32_cpu.decoder.load, Q = \lm32_cpu.w_result_sel_load_x).
Adding SRST signal on $flatten\lm32_cpu.$procdff$4596 ($dff) from module board_75e (D = $flatten\lm32_cpu.$procmux$3444_Y, Q = \lm32_cpu.m_result_sel_shift_m, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$5470 ($sdff) from module board_75e (D = \lm32_cpu.m_result_sel_shift_x, Q = \lm32_cpu.m_result_sel_shift_m).
Adding SRST signal on $flatten\lm32_cpu.$procdff$4595 ($dff) from module board_75e (D = $flatten\lm32_cpu.$procmux$3449_Y, Q = \lm32_cpu.m_result_sel_shift_x, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$5472 ($sdff) from module board_75e (D = \lm32_cpu.decoder.shift, Q = \lm32_cpu.m_result_sel_shift_x).
Adding SRST signal on $flatten\lm32_cpu.$procdff$4594 ($dff) from module board_75e (D = $flatten\lm32_cpu.$procmux$3454_Y, Q = \lm32_cpu.m_result_sel_compare_m, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$5474 ($sdff) from module board_75e (D = \lm32_cpu.m_result_sel_compare_x, Q = \lm32_cpu.m_result_sel_compare_m).
Adding SRST signal on $flatten\lm32_cpu.$procdff$4593 ($dff) from module board_75e (D = $flatten\lm32_cpu.$procmux$3459_Y, Q = \lm32_cpu.m_result_sel_compare_x, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$5476 ($sdff) from module board_75e (D = \lm32_cpu.decoder.cmp, Q = \lm32_cpu.m_result_sel_compare_x).
Adding SRST signal on $flatten\lm32_cpu.$procdff$4592 ($dff) from module board_75e (D = $flatten\lm32_cpu.$procmux$3464_Y, Q = \lm32_cpu.x_result_sel_add_x, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$5478 ($sdff) from module board_75e (D = \lm32_cpu.x_result_sel_add_d, Q = \lm32_cpu.x_result_sel_add_x).
Adding SRST signal on $flatten\lm32_cpu.$procdff$4590 ($dff) from module board_75e (D = $flatten\lm32_cpu.$procmux$3474_Y, Q = \lm32_cpu.x_result_sel_sext_x, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$5480 ($sdff) from module board_75e (D = \lm32_cpu.x_result_sel_sext_d, Q = \lm32_cpu.x_result_sel_sext_x).
Adding SRST signal on $flatten\lm32_cpu.$procdff$4589 ($dff) from module board_75e (D = $flatten\lm32_cpu.$procmux$3479_Y, Q = \lm32_cpu.x_result_sel_mc_arith_x, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$5482 ($sdff) from module board_75e (D = \lm32_cpu.x_result_sel_mc_arith_d, Q = \lm32_cpu.x_result_sel_mc_arith_x).
Adding SRST signal on $flatten\lm32_cpu.$procdff$4588 ($dff) from module board_75e (D = $flatten\lm32_cpu.$procmux$3484_Y, Q = \lm32_cpu.x_result_sel_csr_x, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$5484 ($sdff) from module board_75e (D = \lm32_cpu.x_result_sel_csr_d, Q = \lm32_cpu.x_result_sel_csr_x).
Adding SRST signal on $flatten\lm32_cpu.$procdff$4587 ($dff) from module board_75e (D = $flatten\lm32_cpu.$procmux$3489_Y, Q = \lm32_cpu.branch_target_m, rval = 30'000000000000000000000000000000).
Adding EN signal on $auto$opt_dff.cc:682:run$5486 ($sdff) from module board_75e (D = $flatten\lm32_cpu.$ternary$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2924$1223_Y, Q = \lm32_cpu.branch_target_m).
Adding SRST signal on $flatten\lm32_cpu.$procdff$4586 ($dff) from module board_75e (D = $flatten\lm32_cpu.$procmux$3494_Y, Q = \lm32_cpu.branch_target_x, rval = 30'000000000000000000000000000000).
Adding EN signal on $auto$opt_dff.cc:682:run$5488 ($sdff) from module board_75e (D = $flatten\lm32_cpu.$ternary$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2800$1217_Y, Q = \lm32_cpu.branch_target_x).
Adding SRST signal on $flatten\lm32_cpu.$procdff$4585 ($dff) from module board_75e (D = $flatten\lm32_cpu.$procmux$3499_Y, Q = \lm32_cpu.branch_predict_taken_m, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$5490 ($sdff) from module board_75e (D = \lm32_cpu.branch_predict_taken_x, Q = \lm32_cpu.branch_predict_taken_m).
Adding SRST signal on $flatten\lm32_cpu.$procdff$4584 ($dff) from module board_75e (D = $flatten\lm32_cpu.$procmux$3504_Y, Q = \lm32_cpu.branch_predict_m, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$5492 ($sdff) from module board_75e (D = \lm32_cpu.branch_predict_x, Q = \lm32_cpu.branch_predict_m).
Adding SRST signal on $flatten\lm32_cpu.$procdff$4583 ($dff) from module board_75e (D = $flatten\lm32_cpu.$procmux$3509_Y, Q = \lm32_cpu.branch_m, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$5494 ($sdff) from module board_75e (D = \lm32_cpu.branch_x, Q = \lm32_cpu.branch_m).
Adding SRST signal on $flatten\lm32_cpu.$procdff$4582 ($dff) from module board_75e (D = $flatten\lm32_cpu.$procmux$3514_Y, Q = \lm32_cpu.branch_predict_taken_x, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$5496 ($sdff) from module board_75e (D = \lm32_cpu.branch_predict_taken_d, Q = \lm32_cpu.branch_predict_taken_x).
Adding SRST signal on $flatten\lm32_cpu.$procdff$4581 ($dff) from module board_75e (D = $flatten\lm32_cpu.$procmux$3519_Y, Q = \lm32_cpu.branch_predict_x, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$5498 ($sdff) from module board_75e (D = \lm32_cpu.branch_predict_d, Q = \lm32_cpu.branch_predict_x).
Adding SRST signal on $flatten\lm32_cpu.$procdff$4580 ($dff) from module board_75e (D = $flatten\lm32_cpu.$procmux$3524_Y, Q = \lm32_cpu.branch_x, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$5500 ($sdff) from module board_75e (D = \lm32_cpu.branch_d, Q = \lm32_cpu.branch_x).
Adding SRST signal on $flatten\lm32_cpu.$procdff$4579 ($dff) from module board_75e (D = $flatten\lm32_cpu.$procmux$3529_Y, Q = \lm32_cpu.size_x, rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:682:run$5502 ($sdff) from module board_75e (D = \lm32_cpu.instruction_unit.instruction_d [27:26], Q = \lm32_cpu.size_x).
Adding SRST signal on $flatten\lm32_cpu.$procdff$4578 ($dff) from module board_75e (D = $flatten\lm32_cpu.$procmux$3534_Y, Q = \lm32_cpu.store_m, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$5504 ($sdff) from module board_75e (D = \lm32_cpu.store_x, Q = \lm32_cpu.store_m).
Adding SRST signal on $flatten\lm32_cpu.$procdff$4577 ($dff) from module board_75e (D = $flatten\lm32_cpu.$procmux$3539_Y, Q = \lm32_cpu.store_x, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$5506 ($sdff) from module board_75e (D = \lm32_cpu.decoder.store, Q = \lm32_cpu.store_x).
Adding SRST signal on $flatten\lm32_cpu.$procdff$4576 ($dff) from module board_75e (D = $flatten\lm32_cpu.$procmux$3544_Y, Q = \lm32_cpu.load_m, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$5508 ($sdff) from module board_75e (D = \lm32_cpu.load_x, Q = \lm32_cpu.load_m).
Adding SRST signal on $flatten\lm32_cpu.$procdff$4575 ($dff) from module board_75e (D = $flatten\lm32_cpu.$procmux$3549_Y, Q = \lm32_cpu.load_x, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$5510 ($sdff) from module board_75e (D = \lm32_cpu.decoder.load, Q = \lm32_cpu.load_x).
Adding SRST signal on $flatten\i2s_codec.$procdff$4571 ($dff) from module board_75e (D = $flatten\i2s_codec.$procmux$3240_Y, Q = \i2s_codec.neg_edge, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$5512 ($sdff) from module board_75e (D = $flatten\i2s_codec.$logic_not$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:82$1261_Y, Q = \i2s_codec.neg_edge).
Adding SRST signal on $flatten\i2s_codec.$procdff$4570 ($dff) from module board_75e (D = \i2s_codec.neg_edge, Q = \i2s_codec.toggle, rval = 1'0).
Adding SRST signal on $flatten\i2s_codec.$procdff$4569 ($dff) from module board_75e (D = $flatten\i2s_codec.$mod$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:77$1260_Y [4:0], Q = \i2s_codec.clk_cnt, rval = 5'00000).
Adding SRST signal on $flatten\i2s_codec.$procdff$4568 ($dff) from module board_75e (D = $flatten\i2s_codec.$procmux$3234_Y, Q = \i2s_codec.i2s_clk_en, rval = 1'0).
Adding SRST signal on $flatten\i2s_codec.$procdff$4567 ($dff) from module board_75e (D = $flatten\i2s_codec.$procmux$3186_Y, Q = \i2s_codec.ws_cnt, rval = 5'00000).
Adding EN signal on $auto$opt_dff.cc:682:run$5519 ($sdff) from module board_75e (D = $flatten\i2s_codec.$procmux$3184_Y, Q = \i2s_codec.ws_cnt).
Adding SRST signal on $flatten\i2s_codec.$procdff$4566 ($dff) from module board_75e (D = $flatten\i2s_codec.$procmux$3196_Y, Q = \i2s_codec.ws_neg_edge, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$5523 ($sdff) from module board_75e (D = 1'1, Q = \i2s_codec.ws_neg_edge).
Adding SRST signal on $flatten\i2s_codec.$procdff$4565 ($dff) from module board_75e (D = $flatten\i2s_codec.$procmux$3208_Y, Q = \i2s_codec.ws_pos_edge, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$5531 ($sdff) from module board_75e (D = 1'1, Q = \i2s_codec.ws_pos_edge).
Adding SRST signal on $flatten\i2s_codec.$procdff$4564 ($dff) from module board_75e (D = $flatten\i2s_codec.$procmux$3219_Y, Q = \i2s_codec.i2s_ws, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$5539 ($sdff) from module board_75e (D = $flatten\i2s_codec.$logic_not$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:101$1269_Y, Q = \i2s_codec.i2s_ws).
Adding SRST signal on $flatten\i2s_codec.$procdff$4558 ($dff) from module board_75e (D = $flatten\i2s_codec.$procmux$2993_Y, Q = \i2s_codec.imem_rdwr, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$5545 ($sdff) from module board_75e (D = $flatten\i2s_codec.$procmux$2993_Y, Q = \i2s_codec.imem_rdwr).
Adding SRST signal on $flatten\i2s_codec.$procdff$4557 ($dff) from module board_75e (D = $flatten\i2s_codec.$procmux$3025_Y, Q = \i2s_codec.new_word, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$5549 ($sdff) from module board_75e (D = $flatten\i2s_codec.$procmux$3025_Y, Q = \i2s_codec.new_word).
Adding SRST signal on $flatten\i2s_codec.$procdff$4556 ($dff) from module board_75e (D = $flatten\i2s_codec.$2$lookahead\data_in$1271[15:0]$1288, Q = \i2s_codec.data_in, rval = 16'0000000000000000).
Adding EN signal on $auto$opt_dff.cc:682:run$5557 ($sdff) from module board_75e (D = 16'0000000000000000, Q = \i2s_codec.data_in).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:744:run$5558 ($sdffe) from module board_75e.
Setting constant 0-bit at position 1 on $auto$opt_dff.cc:744:run$5558 ($sdffe) from module board_75e.
Setting constant 0-bit at position 2 on $auto$opt_dff.cc:744:run$5558 ($sdffe) from module board_75e.
Setting constant 0-bit at position 3 on $auto$opt_dff.cc:744:run$5558 ($sdffe) from module board_75e.
Setting constant 0-bit at position 4 on $auto$opt_dff.cc:744:run$5558 ($sdffe) from module board_75e.
Setting constant 0-bit at position 5 on $auto$opt_dff.cc:744:run$5558 ($sdffe) from module board_75e.
Setting constant 0-bit at position 6 on $auto$opt_dff.cc:744:run$5558 ($sdffe) from module board_75e.
Setting constant 0-bit at position 7 on $auto$opt_dff.cc:744:run$5558 ($sdffe) from module board_75e.
Setting constant 0-bit at position 8 on $auto$opt_dff.cc:744:run$5558 ($sdffe) from module board_75e.
Setting constant 0-bit at position 9 on $auto$opt_dff.cc:744:run$5558 ($sdffe) from module board_75e.
Setting constant 0-bit at position 10 on $auto$opt_dff.cc:744:run$5558 ($sdffe) from module board_75e.
Setting constant 0-bit at position 11 on $auto$opt_dff.cc:744:run$5558 ($sdffe) from module board_75e.
Setting constant 0-bit at position 12 on $auto$opt_dff.cc:744:run$5558 ($sdffe) from module board_75e.
Setting constant 0-bit at position 13 on $auto$opt_dff.cc:744:run$5558 ($sdffe) from module board_75e.
Setting constant 0-bit at position 14 on $auto$opt_dff.cc:744:run$5558 ($sdffe) from module board_75e.
Setting constant 0-bit at position 15 on $auto$opt_dff.cc:744:run$5558 ($sdffe) from module board_75e.
Adding SRST signal on $flatten\i2s_codec.$procdff$4555 ($dff) from module board_75e (D = $flatten\i2s_codec.$procmux$3042_Y, Q = \i2s_codec.bits_to_trx, rval = 6'000000).
Adding EN signal on $auto$opt_dff.cc:682:run$5559 ($sdff) from module board_75e (D = $flatten\i2s_codec.$procmux$3040_Y, Q = \i2s_codec.bits_to_trx).
Adding SRST signal on $flatten\i2s_codec.$procdff$4554 ($dff) from module board_75e (D = $flatten\i2s_codec.$procmux$3048_Y, Q = \i2s_codec.bit_cnt, rval = 6'000000).
Adding EN signal on $auto$opt_dff.cc:682:run$5561 ($sdff) from module board_75e (D = $flatten\i2s_codec.$procmux$3048_Y, Q = \i2s_codec.bit_cnt).
Adding SRST signal on $flatten\i2s_codec.$procdff$4552 ($dff) from module board_75e (D = $flatten\i2s_codec.$procmux$3108_Y, Q = \i2s_codec.adr_cnt, rval = 8'00000000).
Adding EN signal on $auto$opt_dff.cc:682:run$5569 ($sdff) from module board_75e (D = $flatten\i2s_codec.$mod$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:201$1360_Y [7:0], Q = \i2s_codec.adr_cnt).
Adding SRST signal on $flatten\i2s_codec.$procdff$4551 ($dff) from module board_75e (D = $flatten\i2s_codec.$procmux$3135_Y, Q = \i2s_codec.i2s_sd, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$5575 ($sdff) from module board_75e (D = $flatten\i2s_codec.$procmux$3129_Y, Q = \i2s_codec.i2s_sd).
Adding SRST signal on $flatten\i2s_codec.$procdff$4550 ($dff) from module board_75e (D = $flatten\i2s_codec.$procmux$3141_Y, Q = \i2s_codec.evt_lsbf, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$5579 ($sdff) from module board_75e (D = $flatten\i2s_codec.$procmux$3141_Y, Q = \i2s_codec.evt_lsbf).
Adding SRST signal on $flatten\i2s_codec.$procdff$4549 ($dff) from module board_75e (D = $flatten\i2s_codec.$procmux$3162_Y, Q = \i2s_codec.evt_hsbf, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$5583 ($sdff) from module board_75e (D = $flatten\i2s_codec.$procmux$3162_Y, Q = \i2s_codec.evt_hsbf).

22.14.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \board_75e..
Warning: Driver-driver conflict for \i2s_codec.data_in [0] between cell $auto$opt_dff.cc:744:run$4887.Q and constant 1'0 in board_75e: Resolved using constant.
Removed 400 unused cells and 406 unused wires.

22.14.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module board_75e.

22.14.9. Rerunning OPT passes. (Maybe there is more to do..)

22.14.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \board_75e..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

22.14.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \board_75e.
    New ctrl vector for $pmux cell $procmux$3902: { $eq$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1098$428_Y $procmux$3837_CMP $procmux$3836_CMP $procmux$3835_CMP $procmux$3834_CMP $procmux$3833_CMP $procmux$3832_CMP $procmux$3831_CMP $procmux$3907_CMP $procmux$3903_CMP }
  Optimizing cells in module \board_75e.
Performed a total of 1 changes.

22.14.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\board_75e'.
Removed a total of 55 cells.

22.14.13. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:744:run$5429 ($sdffe) from module board_75e.

22.14.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \board_75e..
Removed 2 unused cells and 58 unused wires.

22.14.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module board_75e.

22.14.16. Rerunning OPT passes. (Maybe there is more to do..)

22.14.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \board_75e..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

22.14.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \board_75e.
Performed a total of 0 changes.

22.14.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\board_75e'.
Removed a total of 0 cells.

22.14.20. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$opt_dff.cc:682:run$5417 ($sdff) from module board_75e (D = \lm32_cpu.m_result [1:0], Q = \lm32_cpu.operand_w [1:0], rval = 2'00).

22.14.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \board_75e..
Removed 3 unused cells and 4 unused wires.

22.14.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module board_75e.

22.14.23. Rerunning OPT passes. (Maybe there is more to do..)

22.14.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \board_75e..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

22.14.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \board_75e.
Performed a total of 0 changes.

22.14.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\board_75e'.
Removed a total of 0 cells.

22.14.27. Executing OPT_DFF pass (perform DFF optimizations).

22.14.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \board_75e..

22.14.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module board_75e.

22.14.30. Finished OPT passes. (There is nothing left to do.)

22.15. Executing WREDUCE pass (reducing word size of cells).
Removed top 26 address bits (of 32) from memory init port board_75e.$meminit$\mem$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:0$644 (mem).
Removed top 19 address bits (of 32) from memory init port board_75e.$meminit$\rom$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:0$643 (rom).
Removed top 2 bits (of 4) from port B of cell board_75e.$auto$opt_dff.cc:198:make_patterns_logic$5271 ($ne).
Removed top 1 bits (of 3) from port B of cell board_75e.$auto$opt_dff.cc:198:make_patterns_logic$5279 ($ne).
Removed top 1 bits (of 3) from port B of cell board_75e.$auto$opt_dff.cc:198:make_patterns_logic$5392 ($ne).
Removed cell board_75e.$procmux$3720 ($mux).
Removed cell board_75e.$procmux$3723 ($mux).
Removed cell board_75e.$procmux$3731 ($mux).
Removed cell board_75e.$procmux$3734 ($mux).
Removed cell board_75e.$procmux$3740 ($mux).
Removed cell board_75e.$procmux$3743 ($mux).
Removed cell board_75e.$procmux$3749 ($mux).
Removed cell board_75e.$procmux$3752 ($mux).
Removed cell board_75e.$procmux$3758 ($mux).
Removed cell board_75e.$procmux$3761 ($mux).
Removed cell board_75e.$procmux$3767 ($mux).
Removed cell board_75e.$procmux$3770 ($mux).
Removed cell board_75e.$procmux$3776 ($mux).
Removed cell board_75e.$procmux$3779 ($mux).
Removed cell board_75e.$procmux$3785 ($mux).
Removed cell board_75e.$procmux$3788 ($mux).
Removed cell board_75e.$procmux$3794 ($mux).
Removed cell board_75e.$procmux$3797 ($mux).
Removed cell board_75e.$procmux$3803 ($mux).
Removed cell board_75e.$procmux$3806 ($mux).
Removed top 6 bits (of 9) from port B of cell board_75e.$procmux$3831_CMP0 ($eq).
Removed top 24 bits (of 32) from mux cell board_75e.$procmux$3830 ($pmux).
Removed top 6 bits (of 9) from port B of cell board_75e.$procmux$3832_CMP0 ($eq).
Removed top 6 bits (of 9) from port B of cell board_75e.$procmux$3833_CMP0 ($eq).
Removed top 6 bits (of 9) from port B of cell board_75e.$procmux$3834_CMP0 ($eq).
Removed top 7 bits (of 9) from port B of cell board_75e.$procmux$3835_CMP0 ($eq).
Removed top 7 bits (of 9) from port B of cell board_75e.$procmux$3836_CMP0 ($eq).
Removed top 8 bits (of 9) from port B of cell board_75e.$procmux$3837_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell board_75e.$auto$opt_dff.cc:198:make_patterns_logic$5241 ($ne).
Removed cell board_75e.$procmux$3870 ($mux).
Removed top 5 bits (of 9) from port B of cell board_75e.$procmux$3903_CMP0 ($eq).
Removed top 31 bits (of 32) from mux cell board_75e.$procmux$3902 ($pmux).
Removed top 5 bits (of 9) from port B of cell board_75e.$procmux$3907_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell board_75e.$auto$opt_dff.cc:198:make_patterns_logic$5245 ($ne).
Removed top 1 bits (of 2) from port B of cell board_75e.$auto$opt_dff.cc:198:make_patterns_logic$5247 ($ne).
Removed top 1 bits (of 3) from port B of cell board_75e.$auto$opt_dff.cc:198:make_patterns_logic$5255 ($ne).
Removed top 1 bits (of 2) from port B of cell board_75e.$auto$opt_dff.cc:198:make_patterns_logic$5354 ($ne).
Removed cell board_75e.$procmux$4042 ($mux).
Removed cell board_75e.$procmux$4076 ($mux).
Removed cell board_75e.$procmux$4079 ($mux).
Removed cell board_75e.$procmux$4085 ($mux).
Removed cell board_75e.$procmux$4100 ($mux).
Removed cell board_75e.$procmux$4103 ($mux).
Removed cell board_75e.$procmux$4109 ($mux).
Removed cell board_75e.$procmux$4130 ($mux).
Removed top 24 bits (of 32) from mux cell board_75e.$procmux$4254 ($mux).
Removed top 2 bits (of 3) from port B of cell board_75e.$auto$opt_dff.cc:198:make_patterns_logic$5295 ($ne).
Removed top 2 bits (of 10) from FF cell board_75e.$auto$opt_dff.cc:744:run$5008 ($dffe).
Removed top 2 bits (of 10) from FF cell board_75e.$auto$opt_dff.cc:744:run$5007 ($dffe).
Removed top 31 bits (of 32) from FF cell board_75e.$auto$opt_dff.cc:682:run$4867 ($sdff).
Removed cell board_75e.$auto$opt_dff.cc:682:run$4862 ($sdff).
Removed top 24 bits (of 32) from FF cell board_75e.$auto$opt_dff.cc:682:run$4860 ($sdff).
Removed top 1 bits (of 2) from port B of cell board_75e.$auto$fsm_map.cc:77:implement_pattern_cache$4830 ($eq).
Removed top 2 bits (of 4) from port B of cell board_75e.$auto$opt_dff.cc:198:make_patterns_logic$5030 ($ne).
Removed top 1 bits (of 2) from port B of cell board_75e.$auto$fsm_map.cc:77:implement_pattern_cache$4843 ($eq).
Removed cell board_75e.$flatten\i2s_codec.$procmux$3062 ($mux).
Removed cell board_75e.$flatten\i2s_codec.$procmux$3027 ($mux).
Removed top 3 bits (of 8) from port B of cell board_75e.$flatten\i2s_codec.$eq$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:207$1362 ($eq).
Removed top 4 bits (of 8) from port B of cell board_75e.$flatten\i2s_codec.$eq$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:202$1361 ($eq).
Removed top 24 bits (of 32) from port Y of cell board_75e.$flatten\i2s_codec.$mod$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:201$1360 ($and).
Removed top 24 bits (of 32) from port A of cell board_75e.$flatten\i2s_codec.$mod$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:201$1360 ($and).
Removed top 31 bits (of 32) from port B of cell board_75e.$flatten\i2s_codec.$add$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:201$1359 ($add).
Removed top 24 bits (of 32) from port Y of cell board_75e.$flatten\i2s_codec.$add$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:201$1359 ($add).
Removed top 31 bits (of 32) from port B of cell board_75e.$flatten\i2s_codec.$add$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:190$1354 ($add).
Removed top 26 bits (of 32) from port Y of cell board_75e.$flatten\i2s_codec.$add$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:190$1354 ($add).
Removed top 5 bits (of 6) from port A of cell board_75e.$flatten\i2s_codec.$sub$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:140$1292 ($sub).
Removed top 31 bits (of 32) from port B of cell board_75e.$flatten\i2s_codec.$sub$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:140$1292 ($sub).
Removed top 30 bits (of 32) from port Y of cell board_75e.$flatten\i2s_codec.$sub$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:140$1292 ($sub).
Removed top 5 bits (of 6) from port A of cell board_75e.$flatten\i2s_codec.$lt$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:139$1290 ($lt).
Removed top 26 bits (of 32) from port B of cell board_75e.$flatten\i2s_codec.$lt$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:139$1290 ($lt).
Removed top 5 bits (of 6) from port A of cell board_75e.$flatten\i2s_codec.$gt$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:139$1289 ($gt).
Removed top 28 bits (of 32) from port B of cell board_75e.$flatten\i2s_codec.$gt$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:139$1289 ($gt).
Removed top 31 bits (of 32) from port B of cell board_75e.$flatten\i2s_codec.$add$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:99$1268 ($add).
Removed top 27 bits (of 32) from port Y of cell board_75e.$flatten\i2s_codec.$add$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:99$1268 ($add).
Removed top 27 bits (of 32) from port Y of cell board_75e.$flatten\i2s_codec.$mod$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:77$1260 ($and).
Removed top 27 bits (of 32) from port A of cell board_75e.$flatten\i2s_codec.$mod$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:77$1260 ($and).
Removed top 31 bits (of 32) from port B of cell board_75e.$flatten\i2s_codec.$add$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:77$1259 ($add).
Removed top 27 bits (of 32) from port Y of cell board_75e.$flatten\i2s_codec.$add$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:77$1259 ($add).
Removed top 4 bits (of 5) from port A of cell board_75e.$flatten\i2s_codec.$add$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:76$1257 ($add).
Removed top 31 bits (of 32) from port B of cell board_75e.$flatten\i2s_codec.$add$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:76$1257 ($add).
Removed top 30 bits (of 32) from port Y of cell board_75e.$flatten\i2s_codec.$add$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:76$1257 ($add).
Removed top 1 bits (of 2) from port B of cell board_75e.$auto$opt_dff.cc:198:make_patterns_logic$5162 ($ne).
Removed top 2 bits (of 4) from port B of cell board_75e.$auto$opt_dff.cc:198:make_patterns_logic$5206 ($ne).
Removed top 1 bits (of 2) from port B of cell board_75e.$auto$opt_dff.cc:198:make_patterns_logic$5210 ($ne).
Removed top 2 bits (of 3) from port B of cell board_75e.$auto$opt_dff.cc:198:make_patterns_logic$5115 ($ne).
Removed top 1 bits (of 2) from port B of cell board_75e.$auto$opt_dff.cc:198:make_patterns_logic$5113 ($ne).
Removed top 2 bits (of 3) from port B of cell board_75e.$auto$opt_dff.cc:198:make_patterns_logic$5081 ($ne).
Removed top 1 bits (of 2) from port B of cell board_75e.$auto$opt_dff.cc:198:make_patterns_logic$5089 ($ne).
Removed top 1 bits (of 3) from port B of cell board_75e.$auto$opt_dff.cc:198:make_patterns_logic$5097 ($ne).
Removed cell board_75e.$flatten\lm32_cpu.\interrupt_unit.$procmux$2692 ($mux).
Removed cell board_75e.$flatten\lm32_cpu.\interrupt_unit.$procmux$2694 ($mux).
Removed cell board_75e.$flatten\lm32_cpu.\interrupt_unit.$procmux$2697 ($mux).
Removed cell board_75e.$flatten\lm32_cpu.\interrupt_unit.$procmux$2699 ($mux).
Removed cell board_75e.$flatten\lm32_cpu.\interrupt_unit.$procmux$2707 ($mux).
Removed cell board_75e.$flatten\lm32_cpu.\interrupt_unit.$procmux$2709 ($mux).
Removed top 1 bits (of 33) from port A of cell board_75e.$flatten\lm32_cpu.\mc_arithmetic.$sub$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_mc_arithmetic.v:156$1384 ($sub).
Removed top 1 bits (of 3) from port B of cell board_75e.$flatten\lm32_cpu.\mc_arithmetic.$procmux$2599_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell board_75e.$flatten\lm32_cpu.\mc_arithmetic.$procmux$2602_CMP0 ($eq).
Removed cell board_75e.$flatten\lm32_cpu.\mc_arithmetic.$procmux$2609 ($mux).
Removed cell board_75e.$flatten\lm32_cpu.\mc_arithmetic.$procmux$2615 ($mux).
Removed cell board_75e.$flatten\lm32_cpu.\mc_arithmetic.$procmux$2622 ($mux).
Removed top 2 bits (of 3) from mux cell board_75e.$flatten\lm32_cpu.\mc_arithmetic.$procmux$2624 ($mux).
Removed cell board_75e.$flatten\lm32_cpu.\mc_arithmetic.$procmux$2626 ($mux).
Removed top 31 bits (of 32) from mux cell board_75e.$flatten\lm32_cpu.\mc_arithmetic.$procmux$2642 ($mux).
Removed cell board_75e.$flatten\lm32_cpu.\mc_arithmetic.$procmux$2650 ($mux).
Removed cell board_75e.$flatten\lm32_cpu.\mc_arithmetic.$procmux$2665 ($mux).
Removed top 1 bits (of 2) from port B of cell board_75e.$auto$opt_dff.cc:198:make_patterns_logic$5400 ($ne).
Removed top 32 bits (of 64) from port Y of cell board_75e.$flatten\lm32_cpu.\shifter.$shr$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_shifter.v:149$1420 ($shr).
Removed top 32 bits (of 33) from port B of cell board_75e.$flatten\lm32_cpu.\adder.\addsub.$sub$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_addsub.v:90$1699 ($sub).
Removed top 31 bits (of 32) from port B of cell board_75e.$flatten\lm32_cpu.\load_store_unit.$ge$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_load_store_unit.v:480$1467 ($ge).
Removed top 1 bits (of 32) from port B of cell board_75e.$flatten\lm32_cpu.\load_store_unit.$le$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_load_store_unit.v:481$1468 ($le).
Removed cell board_75e.$flatten\lm32_cpu.\load_store_unit.$procmux$2346 ($mux).
Removed cell board_75e.$flatten\lm32_cpu.\load_store_unit.$procmux$2349 ($mux).
Removed cell board_75e.$flatten\lm32_cpu.\load_store_unit.$procmux$2360 ($mux).
Removed cell board_75e.$flatten\lm32_cpu.\load_store_unit.$procmux$2363 ($mux).
Removed cell board_75e.$flatten\lm32_cpu.\load_store_unit.$procmux$2374 ($mux).
Removed cell board_75e.$flatten\lm32_cpu.\load_store_unit.$procmux$2377 ($mux).
Removed cell board_75e.$flatten\lm32_cpu.\load_store_unit.$procmux$2384 ($mux).
Removed cell board_75e.$flatten\lm32_cpu.\load_store_unit.$procmux$2386 ($mux).
Removed cell board_75e.$flatten\lm32_cpu.\load_store_unit.$procmux$2438 ($mux).
Removed cell board_75e.$flatten\lm32_cpu.\load_store_unit.$procmux$2452 ($mux).
Removed cell board_75e.$flatten\lm32_cpu.\load_store_unit.$procmux$2455 ($mux).
Removed cell board_75e.$flatten\lm32_cpu.\load_store_unit.$procmux$2458 ($mux).
Removed cell board_75e.$flatten\lm32_cpu.\load_store_unit.$procmux$2462 ($mux).
Removed cell board_75e.$flatten\lm32_cpu.\load_store_unit.$procmux$2464 ($mux).
Removed cell board_75e.$flatten\lm32_cpu.\load_store_unit.$procmux$2471 ($mux).
Removed cell board_75e.$flatten\lm32_cpu.\load_store_unit.$procmux$2474 ($mux).
Removed cell board_75e.$flatten\lm32_cpu.\load_store_unit.$procmux$2527 ($mux).
Removed cell board_75e.$flatten\lm32_cpu.\load_store_unit.$procmux$2530 ($mux).
Removed cell board_75e.$flatten\lm32_cpu.\load_store_unit.$procmux$2533 ($mux).
Removed top 3 bits (of 4) from port B of cell board_75e.$flatten\lm32_cpu.\load_store_unit.$procmux$2548_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell board_75e.$flatten\lm32_cpu.\load_store_unit.$procmux$2549_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell board_75e.$flatten\lm32_cpu.\load_store_unit.$procmux$2550_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell board_75e.$flatten\lm32_cpu.\load_store_unit.$procmux$2557_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell board_75e.$flatten\lm32_cpu.\load_store_unit.$procmux$2558_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell board_75e.$flatten\lm32_cpu.\load_store_unit.$procmux$2559_CMP0 ($eq).
Removed cell board_75e.$flatten\lm32_cpu.\load_store_unit.\dcache.\memories[0].way_0_tag_ram.$procmux$1874 ($mux).
Removed cell board_75e.$flatten\lm32_cpu.\load_store_unit.\dcache.\memories[0].way_0_tag_ram.$procmux$1877 ($mux).
Removed cell board_75e.$flatten\lm32_cpu.\load_store_unit.\dcache.\memories[0].data_memories.way_0_data_ram.$procmux$1863 ($mux).
Removed cell board_75e.$flatten\lm32_cpu.\load_store_unit.\dcache.\memories[0].data_memories.way_0_data_ram.$procmux$1866 ($mux).
Removed cell board_75e.$flatten\lm32_cpu.\load_store_unit.\dcache.$procmux$1994 ($mux).
Removed cell board_75e.$flatten\lm32_cpu.\load_store_unit.\dcache.$procmux$1988 ($mux).
Removed cell board_75e.$flatten\lm32_cpu.\load_store_unit.\dcache.$procmux$1983 ($mux).
Removed cell board_75e.$flatten\lm32_cpu.\load_store_unit.\dcache.$procmux$1980 ($mux).
Removed cell board_75e.$flatten\lm32_cpu.\load_store_unit.\dcache.$procmux$1978 ($mux).
Removed top 2 bits (of 3) from port B of cell board_75e.$flatten\lm32_cpu.\load_store_unit.\dcache.$procmux$1972_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell board_75e.$flatten\lm32_cpu.\load_store_unit.\dcache.$procmux$1953_CMP0 ($eq).
Removed cell board_75e.$flatten\lm32_cpu.\load_store_unit.\dcache.$procmux$1951 ($mux).
Removed cell board_75e.$flatten\lm32_cpu.\load_store_unit.\dcache.$procmux$1947 ($mux).
Removed cell board_75e.$flatten\lm32_cpu.\load_store_unit.\dcache.$procmux$1996 ($mux).
Removed cell board_75e.$flatten\lm32_cpu.\load_store_unit.\dcache.$procmux$2006 ($mux).
Removed cell board_75e.$flatten\lm32_cpu.\load_store_unit.\dcache.$procmux$2008 ($mux).
Removed cell board_75e.$flatten\lm32_cpu.\load_store_unit.\dcache.$procmux$2012 ($mux).
Removed cell board_75e.$flatten\lm32_cpu.\load_store_unit.\dcache.$procmux$2018 ($mux).
Removed top 1 bits (of 5) from port B of cell board_75e.$flatten\lm32_cpu.\decoder.$eq$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:342$1522 ($eq).
Removed top 1 bits (of 6) from port B of cell board_75e.$flatten\lm32_cpu.\decoder.$eq$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:343$1523 ($eq).
Removed top 1 bits (of 6) from port B of cell board_75e.$flatten\lm32_cpu.\decoder.$eq$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:346$1526 ($eq).
Removed top 1 bits (of 6) from port B of cell board_75e.$flatten\lm32_cpu.\decoder.$eq$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:347$1527 ($eq).
Removed top 1 bits (of 6) from port B of cell board_75e.$flatten\lm32_cpu.\decoder.$eq$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:348$1528 ($eq).
Removed top 1 bits (of 6) from port B of cell board_75e.$flatten\lm32_cpu.\decoder.$eq$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:349$1529 ($eq).
Removed top 1 bits (of 6) from port B of cell board_75e.$flatten\lm32_cpu.\decoder.$eq$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:350$1530 ($eq).
Removed top 1 bits (of 6) from port B of cell board_75e.$flatten\lm32_cpu.\decoder.$eq$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:351$1531 ($eq).
Removed top 3 bits (of 6) from port B of cell board_75e.$flatten\lm32_cpu.\decoder.$eq$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:363$1541 ($eq).
Removed top 1 bits (of 6) from port B of cell board_75e.$flatten\lm32_cpu.\decoder.$eq$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:364$1542 ($eq).
Removed top 3 bits (of 6) from port B of cell board_75e.$flatten\lm32_cpu.\decoder.$eq$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:365$1543 ($eq).
Removed top 2 bits (of 6) from port B of cell board_75e.$flatten\lm32_cpu.\decoder.$eq$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:366$1544 ($eq).
Removed top 2 bits (of 6) from port B of cell board_75e.$flatten\lm32_cpu.\decoder.$eq$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:367$1545 ($eq).
Removed top 3 bits (of 5) from port B of cell board_75e.$flatten\lm32_cpu.\decoder.$eq$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:372$1547 ($eq).
Removed top 4 bits (of 5) from port B of cell board_75e.$flatten\lm32_cpu.\decoder.$eq$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:374$1548 ($eq).
Removed top 1 bits (of 5) from port B of cell board_75e.$flatten\lm32_cpu.\decoder.$eq$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:375$1549 ($eq).
Removed top 1 bits (of 6) from port B of cell board_75e.$flatten\lm32_cpu.\decoder.$eq$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:376$1550 ($eq).
Removed top 2 bits (of 6) from port B of cell board_75e.$flatten\lm32_cpu.\decoder.$eq$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:379$1553 ($eq).
Removed top 4 bits (of 6) from port B of cell board_75e.$flatten\lm32_cpu.\decoder.$eq$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:384$1556 ($eq).
Removed top 1 bits (of 5) from port B of cell board_75e.$flatten\lm32_cpu.\decoder.$eq$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:386$1557 ($eq).
Removed top 2 bits (of 5) from port B of cell board_75e.$flatten\lm32_cpu.\decoder.$eq$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:388$1558 ($eq).
Removed top 1 bits (of 6) from port B of cell board_75e.$flatten\lm32_cpu.\decoder.$eq$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:391$1561 ($eq).
Removed top 1 bits (of 5) from port B of cell board_75e.$flatten\lm32_cpu.\decoder.$eq$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:394$1564 ($eq).
Removed top 2 bits (of 5) from port B of cell board_75e.$flatten\lm32_cpu.\decoder.$eq$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:395$1565 ($eq).
Removed top 2 bits (of 32) from mux cell board_75e.$flatten\lm32_cpu.\decoder.$ternary$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:597$1643 ($mux).
Removed top 2 bits (of 4) from port B of cell board_75e.$auto$opt_dff.cc:198:make_patterns_logic$5321 ($ne).
Removed cell board_75e.$flatten\lm32_cpu.\instruction_unit.$procmux$2053 ($mux).
Removed cell board_75e.$flatten\lm32_cpu.\instruction_unit.$procmux$2056 ($mux).
Removed cell board_75e.$flatten\lm32_cpu.\instruction_unit.$procmux$2063 ($mux).
Removed cell board_75e.$flatten\lm32_cpu.\instruction_unit.$procmux$2065 ($mux).
Removed cell board_75e.$flatten\lm32_cpu.\instruction_unit.$procmux$2103 ($mux).
Removed cell board_75e.$flatten\lm32_cpu.\instruction_unit.$procmux$2106 ($mux).
Removed cell board_75e.$flatten\lm32_cpu.\instruction_unit.$procmux$2108 ($mux).
Removed cell board_75e.$flatten\lm32_cpu.\instruction_unit.$procmux$2135 ($mux).
Removed cell board_75e.$flatten\lm32_cpu.\instruction_unit.\icache.\memories[0].way_0_tag_ram.$procmux$1874 ($mux).
Removed cell board_75e.$flatten\lm32_cpu.\instruction_unit.\icache.\memories[0].way_0_tag_ram.$procmux$1877 ($mux).
Removed cell board_75e.$flatten\lm32_cpu.\instruction_unit.\icache.\memories[0].way_0_data_ram.$procmux$1863 ($mux).
Removed cell board_75e.$flatten\lm32_cpu.\instruction_unit.\icache.\memories[0].way_0_data_ram.$procmux$1866 ($mux).
Removed cell board_75e.$flatten\lm32_cpu.\instruction_unit.\icache.$procmux$1929 ($mux).
Removed cell board_75e.$flatten\lm32_cpu.\instruction_unit.\icache.$procmux$1925 ($mux).
Removed cell board_75e.$flatten\lm32_cpu.\instruction_unit.\icache.$procmux$1923 ($mux).
Removed cell board_75e.$flatten\lm32_cpu.\instruction_unit.\icache.$procmux$1913 ($mux).
Removed cell board_75e.$flatten\lm32_cpu.\instruction_unit.\icache.$procmux$1911 ($mux).
Removed cell board_75e.$flatten\lm32_cpu.\instruction_unit.\icache.$procmux$1909 ($mux).
Removed cell board_75e.$flatten\lm32_cpu.\instruction_unit.\icache.$procmux$1906 ($mux).
Removed cell board_75e.$flatten\lm32_cpu.\instruction_unit.\icache.$procmux$1901 ($mux).
Removed top 3 bits (of 4) from port B of cell board_75e.$flatten\lm32_cpu.\instruction_unit.\icache.$procmux$1896_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell board_75e.$flatten\lm32_cpu.\instruction_unit.\icache.$procmux$1895_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell board_75e.$flatten\lm32_cpu.\instruction_unit.\icache.$procmux$1888_CMP0 ($eq).
Removed cell board_75e.$flatten\lm32_cpu.\instruction_unit.\icache.$procmux$1883 ($mux).
Removed cell board_75e.$flatten\lm32_cpu.\instruction_unit.\icache.$procmux$1879 ($mux).
Removed cell board_75e.$flatten\lm32_cpu.\instruction_unit.\icache.$procmux$1935 ($mux).
Removed cell board_75e.$flatten\lm32_cpu.$procmux$3252 ($mux).
Removed cell board_75e.$flatten\lm32_cpu.$procmux$3249 ($mux).
Removed cell board_75e.$flatten\lm32_cpu.$procmux$3560 ($mux).
Removed cell board_75e.$flatten\lm32_cpu.$procmux$3571 ($mux).
Removed cell board_75e.$flatten\lm32_cpu.$procmux$3574 ($mux).
Removed cell board_75e.$flatten\lm32_cpu.$procmux$3593 ($mux).
Removed top 1 bits (of 3) from port B of cell board_75e.$flatten\lm32_cpu.$eq$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2262$1149 ($eq).
Removed top 1 bits (of 3) from port B of cell board_75e.$flatten\lm32_cpu.$procmux$3663_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell board_75e.$flatten\lm32_cpu.$procmux$3665_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell board_75e.$flatten\lm32_cpu.$procmux$3667_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell board_75e.$flatten\lm32_cpu.$procmux$3630_CMP1 ($eq).
Removed top 1 bits (of 3) from port B of cell board_75e.$flatten\lm32_cpu.$procmux$3630_CMP2 ($eq).
Removed top 3 bits (of 4) from mux cell board_75e.$flatten\lm32_cpu.$procmux$3632 ($mux).
Removed top 2 bits (of 4) from mux cell board_75e.$flatten\lm32_cpu.$procmux$3644 ($mux).
Removed top 1 bits (of 4) from mux cell board_75e.$flatten\lm32_cpu.$procmux$3653 ($mux).
Removed top 1 bits (of 2) from port B of cell board_75e.$flatten\lm32_cpu.$procmux$3673_CMP0 ($eq).
Removed cell board_75e.$auto$opt_dff.cc:744:run$5338 ($sdffe).
Removed top 20 bits (of 30) from mux cell board_75e.$flatten\lm32_cpu.$ternary$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:1578$926 ($mux).
Removed top 30 bits (of 32) from port A of cell board_75e.$flatten\lm32_cpu.\interrupt_unit.$and$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_interrupt.v:154$1371 ($and).
Removed top 1 bits (of 5) from port B of cell board_75e.$flatten\lm32_cpu.\decoder.$eq$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:341$1521 ($eq).
Removed top 31 bits (of 32) from port B of cell board_75e.$or$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1311$499 ($or).
Removed top 24 bits (of 32) from port B of cell board_75e.$or$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1311$502 ($or).
Removed top 24 bits (of 32) from wire board_75e.$0$memwr$\main_ram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1925$232_DATA[31:0]$596.
Removed top 24 bits (of 32) from wire board_75e.$0$memwr$\main_ram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1925$232_EN[31:0]$597.
Removed top 16 bits (of 32) from wire board_75e.$0$memwr$\main_ram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1927$233_DATA[31:0]$599.
Removed top 8 bits (of 32) from wire board_75e.$0$memwr$\main_ram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1929$234_DATA[31:0]$602.
Removed top 8 bits (of 32) from wire board_75e.$0$memwr$\main_ram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1929$234_EN[31:0]$603.
Removed top 24 bits (of 32) from wire board_75e.$0$memwr$\sram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1902$228_DATA[31:0]$570.
Removed top 24 bits (of 32) from wire board_75e.$0$memwr$\sram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1902$228_EN[31:0]$571.
Removed top 16 bits (of 32) from wire board_75e.$0$memwr$\sram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1904$229_DATA[31:0]$573.
Removed top 8 bits (of 32) from wire board_75e.$0$memwr$\sram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1906$230_DATA[31:0]$576.
Removed top 8 bits (of 32) from wire board_75e.$0$memwr$\sram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1906$230_EN[31:0]$577.
Removed top 24 bits (of 32) from wire board_75e.$flatten\i2s_codec.$add$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:201$1359_Y.
Removed top 30 bits (of 32) from wire board_75e.$flatten\i2s_codec.$add$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:76$1257_Y.
Removed top 27 bits (of 32) from wire board_75e.$flatten\i2s_codec.$add$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:77$1259_Y.
Removed top 27 bits (of 32) from wire board_75e.$flatten\i2s_codec.$add$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:99$1268_Y.
Removed top 24 bits (of 32) from wire board_75e.$flatten\i2s_codec.$mod$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:201$1360_Y.
Removed top 2 bits (of 4) from wire board_75e.$flatten\lm32_cpu.$3\eid_x[3:0].
Removed top 3 bits (of 4) from wire board_75e.$flatten\lm32_cpu.$4\eid_x[3:0].
Removed top 32 bits (of 33) from wire board_75e.$flatten\lm32_cpu.\adder.\addsub.$logic_not$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_addsub.v:90$1698_Y.
Removed top 32 bits (of 64) from wire board_75e.$flatten\lm32_cpu.\shifter.$shr$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_shifter.v:149$1420_Y.
Removed top 24 bits (of 32) from wire board_75e.$procmux$3830_Y.
Removed top 31 bits (of 32) from wire board_75e.$procmux$3902_Y.
Removed top 30 bits (of 32) from wire board_75e.__main___lm32_interrupt.
Removed top 24 bits (of 32) from wire board_75e.builder_csr_bankarray_sram_bus_dat_r.

22.16. Executing PEEPOPT pass (run peephole optimizers).

22.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \board_75e..
Removed 2 unused cells and 145 unused wires.

22.18. Executing SHARE pass (SAT-based resource sharing).
Found 7 cells in module board_75e that may be considered for resource sharing.
  Analyzing resource sharing options for $memrd$\sram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1911$593 ($memrd):
    Found 1 activation_patterns using ctrl signal \builder_done.
    No candidates found.
  Analyzing resource sharing options for $memrd$\mem$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1949$621 ($memrd):
    Found 1 activation_patterns using ctrl signal { \builder_basesoc_state \builder_csr_bankarray_sel_r \builder_done }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\main_ram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1934$619 ($memrd):
    Found 1 activation_patterns using ctrl signal \builder_done.
    No candidates found.
  Analyzing resource sharing options for $flatten\lm32_cpu.\load_store_unit.\dcache.\memories[0].data_memories.way_0_data_ram.$memrd$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:113$1820 ($memrd):
    Found 5 activation_patterns using ctrl signal { \lm32_cpu.load_store_unit.dcache.store_byte_select \lm32_cpu.load_store_unit.dcache.state [2] \lm32_cpu.load_store_unit.wb_select_m }.
    No candidates found.
  Analyzing resource sharing options for $flatten\lm32_cpu.\instruction_unit.\icache.\memories[0].way_0_data_ram.$memrd$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:113$1820 ($memrd):
    Found 1 activation_patterns using ctrl signal \lm32_cpu.instruction_unit.icache.way_match.
    No candidates found.
  Analyzing resource sharing options for $flatten\lm32_cpu.$memrd$\registers$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:1507$875 ($memrd):
    Found 1 activation_patterns using ctrl signal { \lm32_cpu.raw_x_1 \lm32_cpu.raw_m_1 \lm32_cpu.raw_w_1 }.
    Found 1 candidates: $flatten\lm32_cpu.$memrd$\registers$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:1506$874
    Analyzing resource sharing with $flatten\lm32_cpu.$memrd$\registers$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:1506$874 ($memrd):
      Found 2 activation_patterns using ctrl signal { \lm32_cpu.branch_reg_d \lm32_cpu.d_result_sel_0_d \lm32_cpu.raw_x_0 \lm32_cpu.raw_m_0 \lm32_cpu.raw_w_0 }.
      Activation pattern for cell $flatten\lm32_cpu.$memrd$\registers$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:1507$875: { \lm32_cpu.raw_x_1 \lm32_cpu.raw_m_1 \lm32_cpu.raw_w_1 } = 3'000
      Activation pattern for cell $flatten\lm32_cpu.$memrd$\registers$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:1506$874: { \lm32_cpu.branch_reg_d \lm32_cpu.raw_x_0 \lm32_cpu.raw_m_0 \lm32_cpu.raw_w_0 } = 4'1000
      Activation pattern for cell $flatten\lm32_cpu.$memrd$\registers$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:1506$874: { \lm32_cpu.d_result_sel_0_d \lm32_cpu.raw_x_0 \lm32_cpu.raw_m_0 \lm32_cpu.raw_w_0 } = 4'0000
      Size of SAT problem: 0 cells, 635 variables, 1533 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: { \lm32_cpu.branch_reg_d \lm32_cpu.d_result_sel_0_d \lm32_cpu.raw_x_0 \lm32_cpu.raw_x_1 \lm32_cpu.raw_m_0 \lm32_cpu.raw_m_1 \lm32_cpu.raw_w_0 \lm32_cpu.raw_w_1 } = 8'00000000
  Analyzing resource sharing options for $flatten\lm32_cpu.$memrd$\registers$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:1506$874 ($memrd):
    Found 2 activation_patterns using ctrl signal { \lm32_cpu.branch_reg_d \lm32_cpu.d_result_sel_0_d \lm32_cpu.raw_x_0 \lm32_cpu.raw_m_0 \lm32_cpu.raw_w_0 }.
    No candidates found.

22.19. Executing TECHMAP pass (map to technology primitives).

22.19.1. Executing Verilog-2005 frontend: /home/johan/miniconda3/envs/fpga/bin/../share/yosys/cmp2lut.v
Parsing Verilog input from `/home/johan/miniconda3/envs/fpga/bin/../share/yosys/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

22.19.2. Continuing TECHMAP pass.
Using template $paramod$2b5bd8c199efecf7f5e5751983069696464769b9\_90_lut_cmp_ for cells of type $gt.
No more expansions possible.

22.20. Executing OPT_EXPR pass (perform const folding).
Optimizing module board_75e.

22.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \board_75e..
Removed 0 unused cells and 5 unused wires.

22.22. Executing TECHMAP pass (map to technology primitives).

22.22.1. Executing Verilog-2005 frontend: /home/johan/miniconda3/envs/fpga/bin/../share/yosys/mul2dsp.v
Parsing Verilog input from `/home/johan/miniconda3/envs/fpga/bin/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

22.22.2. Executing Verilog-2005 frontend: /home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/dsp_map.v
Parsing Verilog input from `/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/dsp_map.v' to AST representation.
Generating RTLIL representation for module `\$__MUL18X18'.
Successfully finished Verilog frontend.

22.22.3. Continuing TECHMAP pass.
Using template $paramod$a6723094dea62072dba32ab67b56b3cb58dc0d5a\_80_mul for cells of type $mul.
Using template $paramod$20c936a0792f4d1374c5655c28d1183b326ddc16\_80_mul for cells of type $__mul.
Using template $paramod$30173b88fc90cba8390bd6907a9c1ee7b0ad6bec\_80_mul for cells of type $__mul.
Using template $paramod$dea5bd344db76a97cfc2d2ce1e3c016835e6674d\_80_mul for cells of type $__mul.
Using template $paramod$6b575be7a871ec606b9b0767ebd93c7f3c2d2c79\_80_mul for cells of type $__mul.
Using template $paramod$dc95e055b97eb04e6897eea9793b8629dd692b8c\_80_mul for cells of type $__mul.
Using template $paramod$2b87aee4ebaafa612245fc7fd7616dd6042fdae6\_80_mul for cells of type $__mul.
Using template $paramod$03b84beb8485c3ee428314c16d0cabdec4b6c24f\$__MUL18X18 for cells of type $__MUL18X18.
Using template $paramod$8966f1902fe419d84ad9f3abc17827c8390a13bf\$__MUL18X18 for cells of type $__MUL18X18.
No more expansions possible.

22.23. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module board_75e:
  creating $macc model for $techmap$flatten\lm32_cpu.\multiplier.$mul$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_multiplier.v:115$1406.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul.$add$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/mul2dsp.v:230$5624 ($add).
  creating $macc model for $techmap$flatten\lm32_cpu.\multiplier.$mul$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_multiplier.v:115$1406.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last.$add$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/mul2dsp.v:230$5621 ($add).
  creating $macc model for $techmap$flatten\lm32_cpu.\multiplier.$mul$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_multiplier.v:115$1406.$add$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/mul2dsp.v:173$5618 ($add).
  creating $macc model for $add$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1441$519 ($add).
  creating $macc model for $add$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1467$532 ($add).
  creating $macc model for $add$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1482$533 ($add).
  creating $macc model for $add$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1513$541 ($add).
  creating $macc model for $add$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1516$542 ($add).
  creating $macc model for $add$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1520$547 ($add).
  creating $macc model for $add$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1535$552 ($add).
  creating $macc model for $add$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1538$553 ($add).
  creating $macc model for $add$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1542$558 ($add).
  creating $macc model for $add$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:703$303 ($add).
  creating $macc model for $add$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:742$306 ($add).
  creating $macc model for $flatten\i2s_codec.$add$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:190$1354 ($add).
  creating $macc model for $flatten\i2s_codec.$add$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:201$1359 ($add).
  creating $macc model for $flatten\i2s_codec.$add$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:76$1257 ($add).
  creating $macc model for $flatten\i2s_codec.$add$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:77$1259 ($add).
  creating $macc model for $flatten\i2s_codec.$add$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:99$1268 ($add).
  creating $macc model for $flatten\i2s_codec.$sub$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:140$1292 ($sub).
  creating $macc model for $flatten\i2s_codec.$sub$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:191$1355 ($sub).
  creating $macc model for $flatten\lm32_cpu.$add$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:1573$925 ($add).
  creating $macc model for $flatten\lm32_cpu.$add$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2549$1170 ($add).
  creating $macc model for $flatten\lm32_cpu.\adder.\addsub.$add$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_addsub.v:89$1695 ($add).
  creating $macc model for $flatten\lm32_cpu.\adder.\addsub.$add$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_addsub.v:89$1696 ($add).
  creating $macc model for $flatten\lm32_cpu.\adder.\addsub.$sub$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_addsub.v:90$1697 ($sub).
  creating $macc model for $flatten\lm32_cpu.\adder.\addsub.$sub$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_addsub.v:90$1699 ($sub).
  creating $macc model for $flatten\lm32_cpu.\instruction_unit.$add$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_instruction_unit.v:565$1660 ($add).
  creating $macc model for $flatten\lm32_cpu.\instruction_unit.$add$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_instruction_unit.v:791$1682 ($add).
  creating $macc model for $flatten\lm32_cpu.\instruction_unit.\icache.$add$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_icache.v:507$1805 ($add).
  creating $macc model for $flatten\lm32_cpu.\instruction_unit.\icache.$sub$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_icache.v:421$1787 ($sub).
  creating $macc model for $flatten\lm32_cpu.\load_store_unit.$add$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_load_store_unit.v:718$1492 ($add).
  creating $macc model for $flatten\lm32_cpu.\load_store_unit.\dcache.$add$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_dcache.v:528$1762 ($add).
  creating $macc model for $flatten\lm32_cpu.\load_store_unit.\dcache.$sub$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_dcache.v:469$1734 ($sub).
  creating $macc model for $flatten\lm32_cpu.\mc_arithmetic.$sub$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_mc_arithmetic.v:156$1384 ($sub).
  creating $macc model for $flatten\lm32_cpu.\mc_arithmetic.$sub$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_mc_arithmetic.v:250$1395 ($sub).
  creating $macc model for $sub$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1434$517 ($sub).
  creating $macc model for $sub$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1524$548 ($sub).
  creating $macc model for $sub$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1546$559 ($sub).
  creating $macc model for $sub$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1553$561 ($sub).
  merging $macc model for $flatten\lm32_cpu.\adder.\addsub.$sub$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_addsub.v:90$1697 into $flatten\lm32_cpu.\adder.\addsub.$sub$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_addsub.v:90$1699.
  merging $macc model for $flatten\lm32_cpu.\adder.\addsub.$add$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_addsub.v:89$1695 into $flatten\lm32_cpu.\adder.\addsub.$add$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_addsub.v:89$1696.
  creating $alu model for $macc $sub$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1524$548.
  creating $alu model for $macc $sub$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1434$517.
  creating $alu model for $macc $flatten\lm32_cpu.\mc_arithmetic.$sub$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_mc_arithmetic.v:250$1395.
  creating $alu model for $macc $flatten\lm32_cpu.\mc_arithmetic.$sub$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_mc_arithmetic.v:156$1384.
  creating $alu model for $macc $flatten\lm32_cpu.\load_store_unit.\dcache.$sub$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_dcache.v:469$1734.
  creating $alu model for $macc $flatten\lm32_cpu.\load_store_unit.\dcache.$add$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_dcache.v:528$1762.
  creating $alu model for $macc $flatten\lm32_cpu.\load_store_unit.$add$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_load_store_unit.v:718$1492.
  creating $alu model for $macc $flatten\lm32_cpu.\instruction_unit.\icache.$sub$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_icache.v:421$1787.
  creating $alu model for $macc $flatten\lm32_cpu.\instruction_unit.\icache.$add$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_icache.v:507$1805.
  creating $alu model for $macc $flatten\lm32_cpu.\instruction_unit.$add$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_instruction_unit.v:791$1682.
  creating $alu model for $macc $flatten\lm32_cpu.\instruction_unit.$add$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_instruction_unit.v:565$1660.
  creating $alu model for $macc $sub$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1546$559.
  creating $alu model for $macc $flatten\lm32_cpu.\adder.\addsub.$add$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_addsub.v:89$1696.
  creating $alu model for $macc $sub$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1553$561.
  creating $alu model for $macc $flatten\lm32_cpu.$add$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2549$1170.
  creating $alu model for $macc $flatten\lm32_cpu.$add$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:1573$925.
  creating $alu model for $macc $flatten\i2s_codec.$sub$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:191$1355.
  creating $alu model for $macc $flatten\i2s_codec.$sub$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:140$1292.
  creating $alu model for $macc $flatten\i2s_codec.$add$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:99$1268.
  creating $alu model for $macc $flatten\i2s_codec.$add$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:77$1259.
  creating $alu model for $macc $flatten\i2s_codec.$add$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:76$1257.
  creating $alu model for $macc $flatten\i2s_codec.$add$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:201$1359.
  creating $alu model for $macc $flatten\i2s_codec.$add$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:190$1354.
  creating $alu model for $macc $add$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:742$306.
  creating $alu model for $macc $add$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:703$303.
  creating $alu model for $macc $add$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1542$558.
  creating $alu model for $macc $add$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1538$553.
  creating $alu model for $macc $add$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1535$552.
  creating $alu model for $macc $add$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1520$547.
  creating $alu model for $macc $add$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1516$542.
  creating $alu model for $macc $add$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1513$541.
  creating $alu model for $macc $add$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1482$533.
  creating $alu model for $macc $add$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1467$532.
  creating $alu model for $macc $add$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1441$519.
  creating $alu model for $macc $techmap$flatten\lm32_cpu.\multiplier.$mul$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_multiplier.v:115$1406.$add$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/mul2dsp.v:173$5618.
  creating $alu model for $macc $techmap$flatten\lm32_cpu.\multiplier.$mul$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_multiplier.v:115$1406.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last.$add$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/mul2dsp.v:230$5621.
  creating $alu model for $macc $techmap$flatten\lm32_cpu.\multiplier.$mul$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_multiplier.v:115$1406.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul.$add$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/mul2dsp.v:230$5624.
  creating $macc cell for $flatten\lm32_cpu.\adder.\addsub.$sub$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_addsub.v:90$1699: $auto$alumacc.cc:365:replace_macc$5633
  creating $alu model for $flatten\i2s_codec.$gt$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:194$1358 ($gt): new $alu
  creating $alu model for $flatten\i2s_codec.$lt$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:139$1290 ($lt): new $alu
  creating $alu model for $flatten\i2s_codec.$lt$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:189$1351 ($lt): merged with $flatten\i2s_codec.$gt$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:194$1358.
  creating $alu model for $flatten\i2s_codec.$lt$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:76$1258 ($lt): new $alu
  creating $alu model for $flatten\i2s_codec.$lt$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:98$1267 ($lt): new $alu
  creating $alu model for $flatten\lm32_cpu.\load_store_unit.$ge$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_load_store_unit.v:480$1467 ($ge): new $alu
  creating $alu model for $flatten\lm32_cpu.\load_store_unit.$le$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_load_store_unit.v:481$1468 ($le): new $alu
  creating $alu cell for $flatten\lm32_cpu.\load_store_unit.$le$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_load_store_unit.v:481$1468: $auto$alumacc.cc:485:replace_alu$5640
  creating $alu cell for $flatten\lm32_cpu.\load_store_unit.$ge$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_load_store_unit.v:480$1467: $auto$alumacc.cc:485:replace_alu$5653
  creating $alu cell for $flatten\i2s_codec.$lt$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:98$1267: $auto$alumacc.cc:485:replace_alu$5662
  creating $alu cell for $flatten\i2s_codec.$lt$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:76$1258: $auto$alumacc.cc:485:replace_alu$5667
  creating $alu cell for $flatten\i2s_codec.$lt$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:139$1290: $auto$alumacc.cc:485:replace_alu$5672
  creating $alu cell for $flatten\i2s_codec.$gt$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:194$1358, $flatten\i2s_codec.$lt$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:189$1351: $auto$alumacc.cc:485:replace_alu$5677
  creating $alu cell for $techmap$flatten\lm32_cpu.\multiplier.$mul$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_multiplier.v:115$1406.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul.$add$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/mul2dsp.v:230$5624: $auto$alumacc.cc:485:replace_alu$5688
  creating $alu cell for $techmap$flatten\lm32_cpu.\multiplier.$mul$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_multiplier.v:115$1406.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last.$add$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/mul2dsp.v:230$5621: $auto$alumacc.cc:485:replace_alu$5691
  creating $alu cell for $techmap$flatten\lm32_cpu.\multiplier.$mul$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_multiplier.v:115$1406.$add$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/mul2dsp.v:173$5618: $auto$alumacc.cc:485:replace_alu$5694
  creating $alu cell for $add$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1441$519: $auto$alumacc.cc:485:replace_alu$5697
  creating $alu cell for $add$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1467$532: $auto$alumacc.cc:485:replace_alu$5700
  creating $alu cell for $add$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1482$533: $auto$alumacc.cc:485:replace_alu$5703
  creating $alu cell for $add$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1513$541: $auto$alumacc.cc:485:replace_alu$5706
  creating $alu cell for $add$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1516$542: $auto$alumacc.cc:485:replace_alu$5709
  creating $alu cell for $add$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1520$547: $auto$alumacc.cc:485:replace_alu$5712
  creating $alu cell for $add$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1535$552: $auto$alumacc.cc:485:replace_alu$5715
  creating $alu cell for $add$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1538$553: $auto$alumacc.cc:485:replace_alu$5718
  creating $alu cell for $add$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1542$558: $auto$alumacc.cc:485:replace_alu$5721
  creating $alu cell for $add$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:703$303: $auto$alumacc.cc:485:replace_alu$5724
  creating $alu cell for $add$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:742$306: $auto$alumacc.cc:485:replace_alu$5727
  creating $alu cell for $flatten\i2s_codec.$add$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:190$1354: $auto$alumacc.cc:485:replace_alu$5730
  creating $alu cell for $flatten\i2s_codec.$add$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:201$1359: $auto$alumacc.cc:485:replace_alu$5733
  creating $alu cell for $flatten\i2s_codec.$add$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:76$1257: $auto$alumacc.cc:485:replace_alu$5736
  creating $alu cell for $flatten\i2s_codec.$add$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:77$1259: $auto$alumacc.cc:485:replace_alu$5739
  creating $alu cell for $flatten\i2s_codec.$add$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:99$1268: $auto$alumacc.cc:485:replace_alu$5742
  creating $alu cell for $flatten\i2s_codec.$sub$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:140$1292: $auto$alumacc.cc:485:replace_alu$5745
  creating $alu cell for $flatten\i2s_codec.$sub$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:191$1355: $auto$alumacc.cc:485:replace_alu$5748
  creating $alu cell for $flatten\lm32_cpu.$add$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:1573$925: $auto$alumacc.cc:485:replace_alu$5751
  creating $alu cell for $flatten\lm32_cpu.$add$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2549$1170: $auto$alumacc.cc:485:replace_alu$5754
  creating $alu cell for $sub$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1553$561: $auto$alumacc.cc:485:replace_alu$5757
  creating $alu cell for $flatten\lm32_cpu.\adder.\addsub.$add$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_addsub.v:89$1696: $auto$alumacc.cc:485:replace_alu$5760
  creating $alu cell for $sub$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1546$559: $auto$alumacc.cc:485:replace_alu$5763
  creating $alu cell for $flatten\lm32_cpu.\instruction_unit.$add$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_instruction_unit.v:565$1660: $auto$alumacc.cc:485:replace_alu$5766
  creating $alu cell for $flatten\lm32_cpu.\instruction_unit.$add$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_instruction_unit.v:791$1682: $auto$alumacc.cc:485:replace_alu$5769
  creating $alu cell for $flatten\lm32_cpu.\instruction_unit.\icache.$add$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_icache.v:507$1805: $auto$alumacc.cc:485:replace_alu$5772
  creating $alu cell for $flatten\lm32_cpu.\instruction_unit.\icache.$sub$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_icache.v:421$1787: $auto$alumacc.cc:485:replace_alu$5775
  creating $alu cell for $flatten\lm32_cpu.\load_store_unit.$add$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_load_store_unit.v:718$1492: $auto$alumacc.cc:485:replace_alu$5778
  creating $alu cell for $flatten\lm32_cpu.\load_store_unit.\dcache.$add$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_dcache.v:528$1762: $auto$alumacc.cc:485:replace_alu$5781
  creating $alu cell for $flatten\lm32_cpu.\load_store_unit.\dcache.$sub$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_dcache.v:469$1734: $auto$alumacc.cc:485:replace_alu$5784
  creating $alu cell for $flatten\lm32_cpu.\mc_arithmetic.$sub$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_mc_arithmetic.v:156$1384: $auto$alumacc.cc:485:replace_alu$5787
  creating $alu cell for $flatten\lm32_cpu.\mc_arithmetic.$sub$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_mc_arithmetic.v:250$1395: $auto$alumacc.cc:485:replace_alu$5790
  creating $alu cell for $sub$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1434$517: $auto$alumacc.cc:485:replace_alu$5793
  creating $alu cell for $sub$/home/johan/Descargas/I2S/rd1101/source/build/gateware/board_75e.v:1524$548: $auto$alumacc.cc:485:replace_alu$5796
  created 43 $alu and 1 $macc cells.

22.24. Executing OPT pass (performing simple optimizations).

22.24.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module board_75e.

22.24.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\board_75e'.
Removed a total of 9 cells.

22.24.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \board_75e..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

22.24.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \board_75e.
    New ctrl vector for $pmux cell $flatten\lm32_cpu.\instruction_unit.\icache.$procmux$1927: { $flatten\lm32_cpu.\instruction_unit.\icache.$procmux$1888_CMP $auto$opt_reduce.cc:134:opt_mux$5800 }
    New ctrl vector for $pmux cell $flatten\lm32_cpu.\load_store_unit.\dcache.$procmux$2010: { $flatten\lm32_cpu.\load_store_unit.\dcache.$procmux$1953_CMP $auto$opt_reduce.cc:134:opt_mux$5802 }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_mux$5799: { $flatten\lm32_cpu.\instruction_unit.\icache.$procmux$1882_CMP $flatten\lm32_cpu.\instruction_unit.\icache.$procmux$1895_CMP $flatten\lm32_cpu.\instruction_unit.\icache.$procmux$1896_CMP }
  Optimizing cells in module \board_75e.
Performed a total of 3 changes.

22.24.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\board_75e'.
Removed a total of 1 cells.

22.24.6. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:744:run$5375 ($sdffe) from module board_75e.

22.24.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \board_75e..
Removed 4 unused cells and 72 unused wires.

22.24.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module board_75e.

22.24.9. Rerunning OPT passes. (Maybe there is more to do..)

22.24.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \board_75e..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

22.24.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \board_75e.
Performed a total of 0 changes.

22.24.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\board_75e'.
Removed a total of 0 cells.

22.24.13. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:744:run$5431 ($sdffe) from module board_75e.

22.24.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \board_75e..
Removed 0 unused cells and 1 unused wires.

22.24.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module board_75e.

22.24.16. Rerunning OPT passes. (Maybe there is more to do..)

22.24.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \board_75e..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

22.24.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \board_75e.
Performed a total of 0 changes.

22.24.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\board_75e'.
Removed a total of 0 cells.

22.24.20. Executing OPT_DFF pass (perform DFF optimizations).

22.24.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \board_75e..
Removed 0 unused cells and 2 unused wires.

22.24.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module board_75e.

22.24.23. Rerunning OPT passes. (Maybe there is more to do..)

22.24.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \board_75e..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

22.24.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \board_75e.
Performed a total of 0 changes.

22.24.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\board_75e'.
Removed a total of 0 cells.

22.24.27. Executing OPT_DFF pass (perform DFF optimizations).

22.24.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \board_75e..

22.24.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module board_75e.

22.24.30. Finished OPT passes. (There is nothing left to do.)

22.25. Executing MEMORY pass.

22.25.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

22.25.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 12 transformations.

22.25.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).
  Analyzing board_75e.lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.mem write port 0.
  Analyzing board_75e.lm32_cpu.instruction_unit.icache.memories[0].way_0_tag_ram.mem write port 0.
  Analyzing board_75e.lm32_cpu.load_store_unit.dcache.memories[0].data_memories.way_0_data_ram.mem write port 0.
  Analyzing board_75e.lm32_cpu.load_store_unit.dcache.memories[0].way_0_tag_ram.mem write port 0.
  Analyzing board_75e.lm32_cpu.registers write port 0.
  Analyzing board_75e.main_ram write port 0.
  Analyzing board_75e.main_ram write port 1.
  Analyzing board_75e.main_ram write port 2.
  Analyzing board_75e.main_ram write port 3.
  Analyzing board_75e.sram write port 0.
  Analyzing board_75e.sram write port 1.
  Analyzing board_75e.sram write port 2.
  Analyzing board_75e.sram write port 3.
  Analyzing board_75e.storage write port 0.
  Analyzing board_75e.storage_1 write port 0.

22.25.4. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.mem'[0] in module `\board_75e': FF found, but with a mux select that doesn't seem to correspond to transparency logic.
Checking read port `\lm32_cpu.instruction_unit.icache.memories[0].way_0_tag_ram.mem'[0] in module `\board_75e': no output FF found.
Checking read port `\lm32_cpu.load_store_unit.dcache.memories[0].data_memories.way_0_data_ram.mem'[0] in module `\board_75e': no output FF found.
Checking read port `\lm32_cpu.load_store_unit.dcache.memories[0].way_0_tag_ram.mem'[0] in module `\board_75e': no output FF found.
Checking read port `\lm32_cpu.registers'[0] in module `\board_75e': no output FF found.
Checking read port `\lm32_cpu.registers'[1] in module `\board_75e': no output FF found.
Checking read port `\main_ram'[0] in module `\board_75e': no output FF found.
Checking read port `\mem'[0] in module `\board_75e': no output FF found.
Checking read port `\rom'[0] in module `\board_75e': merging output FF to cell.
Checking read port `\sram'[0] in module `\board_75e': no output FF found.
Checking read port `\storage'[0] in module `\board_75e': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\storage_1'[0] in module `\board_75e': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port address `\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.mem'[0] in module `\board_75e': merged address FF to cell.
Checking read port address `\lm32_cpu.instruction_unit.icache.memories[0].way_0_tag_ram.mem'[0] in module `\board_75e': merged address FF to cell.
Checking read port address `\lm32_cpu.load_store_unit.dcache.memories[0].data_memories.way_0_data_ram.mem'[0] in module `\board_75e': merged address FF to cell.
Checking read port address `\lm32_cpu.load_store_unit.dcache.memories[0].way_0_tag_ram.mem'[0] in module `\board_75e': merged address FF to cell.
Checking read port address `\lm32_cpu.registers'[0] in module `\board_75e': merged address FF to cell.
Checking read port address `\lm32_cpu.registers'[1] in module `\board_75e': merged address FF to cell.
Checking read port address `\main_ram'[0] in module `\board_75e': merged address FF to cell.
Checking read port address `\mem'[0] in module `\board_75e': merged address FF to cell.
Checking read port address `\sram'[0] in module `\board_75e': merged address FF to cell.

22.25.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \board_75e..
Removed 6 unused cells and 52 unused wires.

22.25.6. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).
Consolidating read ports of memory board_75e.lm32_cpu.registers by address:
Consolidating write ports of memory board_75e.main_ram by address:
  Merging ports 0, 1 (address \builder_array_muxed0 [11:0]).
  Merging ports 0, 2 (address \builder_array_muxed0 [11:0]).
  Merging ports 0, 3 (address \builder_array_muxed0 [11:0]).
Consolidating write ports of memory board_75e.sram by address:
  Merging ports 0, 1 (address \builder_array_muxed0 [10:0]).
  Merging ports 0, 2 (address \builder_array_muxed0 [10:0]).
  Merging ports 0, 3 (address \builder_array_muxed0 [10:0]).

22.25.7. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

22.25.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \board_75e..

22.25.9. Executing MEMORY_COLLECT pass (generating $mem cells).

22.26. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \board_75e..

22.27. Executing MEMORY_BRAM pass (mapping $mem cells to block memories).
Processing board_75e.lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.mem:
  Properties: ports=2 bits=32768 rports=1 wports=1 dbits=32 abits=10 words=1024
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=4 bwaste=2048 waste=2048 efficiency=88
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 -1 -1 -1 -1
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=2048 efficiency=88
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=4 bwaste=2048 waste=2048 efficiency=88
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=4 bwaste=2048 waste=2048 efficiency=88
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=4 bwaste=4096 waste=4096 efficiency=88
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 -1 -1 -1 -1
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=4096 efficiency=88
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1024 dwaste=4 bwaste=13312 waste=13312 efficiency=44
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 -1 -1 -1 -1
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=13312 efficiency=44
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3072 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 3):
      Shuffle bit order to accommodate enable buckets of size 4..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=12288 efficiency=25
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7168 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 4):
      Shuffle bit order to accommodate enable buckets of size 2..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=12
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15360 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 5):
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=15360 efficiency=6
      Storing for later selection.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=4 bwaste=4096 waste=4096 efficiency=88
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1024 dwaste=4 bwaste=13312 waste=13312 efficiency=44
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3072 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7168 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15360 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=4 bwaste=4096 waste=4096 efficiency=88
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1024 dwaste=4 bwaste=13312 waste=13312 efficiency=44
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3072 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7168 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15360 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  Selecting best of 6 rules:
    Efficiency for rule 4.5: efficiency=6, cells=32, acells=1
    Efficiency for rule 4.4: efficiency=12, cells=16, acells=1
    Efficiency for rule 4.3: efficiency=25, cells=8, acells=1
    Efficiency for rule 4.2: efficiency=44, cells=4, acells=1
    Efficiency for rule 4.1: efficiency=88, cells=2, acells=1
    Efficiency for rule 1.1: efficiency=88, cells=2, acells=2
    Selected rule 4.1 with efficiency 88.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 -1 -1 -1 -1
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Creating $__ECP5_DP16KD cell at grid position <0 0 0>: lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.mem.0.0.0
      Creating $__ECP5_DP16KD cell at grid position <1 0 0>: lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.mem.1.0.0
Processing board_75e.lm32_cpu.instruction_unit.icache.memories[0].way_0_tag_ram.mem:
  Properties: ports=2 bits=5376 rports=1 wports=1 dbits=21 abits=8 words=256
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=256 dwaste=15 bwaste=13056 waste=13056 efficiency=29
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 -1 -1 -1 -1 -1 -1
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=13056 efficiency=29
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=256 dwaste=15 bwaste=13056 waste=13056 efficiency=29
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=256 dwaste=15 bwaste=13056 waste=13056 efficiency=29
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=768 dwaste=15 bwaste=17664 waste=17664 efficiency=14
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 -1 -1 -1 -1 -1 -1
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=17664 efficiency=14
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1792 dwaste=6 bwaste=17664 waste=17664 efficiency=9
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 -1 -1 -1 -1 -1 -1
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=17664 efficiency=9
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3840 dwaste=3 bwaste=16128 waste=16128 efficiency=5
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 3):
      Shuffle bit order to accommodate enable buckets of size 4..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 -1 -1 -1
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=16128 efficiency=5
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7936 dwaste=1 bwaste=16128 waste=16128 efficiency=2
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16128 dwaste=0 bwaste=16128 waste=16128 efficiency=1
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=768 dwaste=15 bwaste=17664 waste=17664 efficiency=14
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1792 dwaste=6 bwaste=17664 waste=17664 efficiency=9
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3840 dwaste=3 bwaste=16128 waste=16128 efficiency=5
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7936 dwaste=1 bwaste=16128 waste=16128 efficiency=2
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16128 dwaste=0 bwaste=16128 waste=16128 efficiency=1
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=768 dwaste=15 bwaste=17664 waste=17664 efficiency=14
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1792 dwaste=6 bwaste=17664 waste=17664 efficiency=9
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3840 dwaste=3 bwaste=16128 waste=16128 efficiency=5
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7936 dwaste=1 bwaste=16128 waste=16128 efficiency=2
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16128 dwaste=0 bwaste=16128 waste=16128 efficiency=1
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  Selecting best of 4 rules:
    Efficiency for rule 4.3: efficiency=5, cells=6, acells=1
    Efficiency for rule 4.2: efficiency=9, cells=3, acells=1
    Efficiency for rule 4.1: efficiency=14, cells=2, acells=1
    Efficiency for rule 1.1: efficiency=29, cells=1, acells=1
    Selected rule 1.1 with efficiency 29.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 -1 -1 -1 -1 -1 -1
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Creating $__ECP5_PDPW16KD cell at grid position <0 0 0>: lm32_cpu.instruction_unit.icache.memories[0].way_0_tag_ram.mem.0.0.0
Processing board_75e.lm32_cpu.load_store_unit.dcache.memories[0].data_memories.way_0_data_ram.mem:
  Properties: ports=2 bits=32768 rports=1 wports=1 dbits=32 abits=10 words=1024
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=4 bwaste=2048 waste=2048 efficiency=88
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 -1 -1 -1 -1
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=2048 efficiency=88
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=4 bwaste=2048 waste=2048 efficiency=88
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=4 bwaste=2048 waste=2048 efficiency=88
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=4 bwaste=4096 waste=4096 efficiency=88
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 -1 -1 -1 -1
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=4096 efficiency=88
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1024 dwaste=4 bwaste=13312 waste=13312 efficiency=44
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 -1 -1 -1 -1
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=13312 efficiency=44
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3072 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 3):
      Shuffle bit order to accommodate enable buckets of size 4..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=12288 efficiency=25
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7168 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 4):
      Shuffle bit order to accommodate enable buckets of size 2..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=12
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15360 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 5):
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=15360 efficiency=6
      Storing for later selection.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=4 bwaste=4096 waste=4096 efficiency=88
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1024 dwaste=4 bwaste=13312 waste=13312 efficiency=44
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3072 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7168 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15360 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=4 bwaste=4096 waste=4096 efficiency=88
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1024 dwaste=4 bwaste=13312 waste=13312 efficiency=44
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3072 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7168 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15360 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  Selecting best of 6 rules:
    Efficiency for rule 4.5: efficiency=6, cells=32, acells=1
    Efficiency for rule 4.4: efficiency=12, cells=16, acells=1
    Efficiency for rule 4.3: efficiency=25, cells=8, acells=1
    Efficiency for rule 4.2: efficiency=44, cells=4, acells=1
    Efficiency for rule 4.1: efficiency=88, cells=2, acells=1
    Efficiency for rule 1.1: efficiency=88, cells=2, acells=2
    Selected rule 4.1 with efficiency 88.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 -1 -1 -1 -1
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Creating $__ECP5_DP16KD cell at grid position <0 0 0>: lm32_cpu.load_store_unit.dcache.memories[0].data_memories.way_0_data_ram.mem.0.0.0
      Creating $__ECP5_DP16KD cell at grid position <1 0 0>: lm32_cpu.load_store_unit.dcache.memories[0].data_memories.way_0_data_ram.mem.1.0.0
Processing board_75e.lm32_cpu.load_store_unit.dcache.memories[0].way_0_tag_ram.mem:
  Properties: ports=2 bits=5376 rports=1 wports=1 dbits=21 abits=8 words=256
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=256 dwaste=15 bwaste=13056 waste=13056 efficiency=29
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 -1 -1 -1 -1 -1 -1
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=13056 efficiency=29
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=256 dwaste=15 bwaste=13056 waste=13056 efficiency=29
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=256 dwaste=15 bwaste=13056 waste=13056 efficiency=29
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=768 dwaste=15 bwaste=17664 waste=17664 efficiency=14
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 -1 -1 -1 -1 -1 -1
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=17664 efficiency=14
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1792 dwaste=6 bwaste=17664 waste=17664 efficiency=9
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 -1 -1 -1 -1 -1 -1
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=17664 efficiency=9
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3840 dwaste=3 bwaste=16128 waste=16128 efficiency=5
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 3):
      Shuffle bit order to accommodate enable buckets of size 4..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 -1 -1 -1
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=16128 efficiency=5
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7936 dwaste=1 bwaste=16128 waste=16128 efficiency=2
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16128 dwaste=0 bwaste=16128 waste=16128 efficiency=1
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=768 dwaste=15 bwaste=17664 waste=17664 efficiency=14
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1792 dwaste=6 bwaste=17664 waste=17664 efficiency=9
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3840 dwaste=3 bwaste=16128 waste=16128 efficiency=5
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7936 dwaste=1 bwaste=16128 waste=16128 efficiency=2
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16128 dwaste=0 bwaste=16128 waste=16128 efficiency=1
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=768 dwaste=15 bwaste=17664 waste=17664 efficiency=14
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1792 dwaste=6 bwaste=17664 waste=17664 efficiency=9
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3840 dwaste=3 bwaste=16128 waste=16128 efficiency=5
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7936 dwaste=1 bwaste=16128 waste=16128 efficiency=2
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16128 dwaste=0 bwaste=16128 waste=16128 efficiency=1
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  Selecting best of 4 rules:
    Efficiency for rule 4.3: efficiency=5, cells=6, acells=1
    Efficiency for rule 4.2: efficiency=9, cells=3, acells=1
    Efficiency for rule 4.1: efficiency=14, cells=2, acells=1
    Efficiency for rule 1.1: efficiency=29, cells=1, acells=1
    Selected rule 1.1 with efficiency 29.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 -1 -1 -1 -1 -1 -1
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Creating $__ECP5_PDPW16KD cell at grid position <0 0 0>: lm32_cpu.load_store_unit.dcache.memories[0].way_0_tag_ram.mem.0.0.0
Processing board_75e.lm32_cpu.registers:
  Properties: ports=3 bits=1024 rports=2 wports=1 dbits=32 abits=5 words=32
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=480 dwaste=4 bwaste=17408 waste=17408 efficiency=5
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'min bits 2048' not met.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=480 dwaste=4 bwaste=17408 waste=17408 efficiency=5
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=480 dwaste=4 bwaste=17408 waste=17408 efficiency=5
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=992 dwaste=4 bwaste=17984 waste=17984 efficiency=2
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2016 dwaste=4 bwaste=18272 waste=18272 efficiency=1
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4064 dwaste=0 bwaste=16256 waste=16256 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8160 dwaste=0 bwaste=16320 waste=16320 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16352 dwaste=0 bwaste=16352 waste=16352 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=992 dwaste=4 bwaste=17984 waste=17984 efficiency=2
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2016 dwaste=4 bwaste=18272 waste=18272 efficiency=1
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4064 dwaste=0 bwaste=16256 waste=16256 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8160 dwaste=0 bwaste=16320 waste=16320 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16352 dwaste=0 bwaste=16352 waste=16352 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=992 dwaste=4 bwaste=17984 waste=17984 efficiency=2
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2016 dwaste=4 bwaste=18272 waste=18272 efficiency=1
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4064 dwaste=0 bwaste=16256 waste=16256 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8160 dwaste=0 bwaste=16320 waste=16320 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16352 dwaste=0 bwaste=16352 waste=16352 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  No acceptable bram resources found.
Processing board_75e.main_ram:
  Properties: ports=2 bits=131072 rports=1 wports=1 dbits=32 abits=12 words=4096
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=4 bwaste=2048 waste=2048 efficiency=88
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1 8 9 10 11 12 13 14 15 -1 16 17 18 19 20 21 22 23 -1 24 25 26 27 28 29 30 31 -1
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=2048 efficiency=88
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=4 bwaste=2048 waste=2048 efficiency=88
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=4 bwaste=2048 waste=2048 efficiency=88
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=4 bwaste=4096 waste=4096 efficiency=88
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1 8 9 10 11 12 13 14 15 -1 16 17 18 19 20 21 22 23 -1 24 25 26 27 28 29 30 31 -1
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=4096 efficiency=88
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=4 bwaste=8192 waste=8192 efficiency=88
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1 8 9 10 11 12 13 14 15 -1 16 17 18 19 20 21 22 23 -1 24 25 26 27 28 29 30 31 -1
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=8192 efficiency=88
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 3):
      Shuffle bit order to accommodate enable buckets of size 4..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4096 dwaste=0 bwaste=8192 waste=8192 efficiency=50
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 4):
      Shuffle bit order to accommodate enable buckets of size 2..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=8192 efficiency=50
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=12288 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 5):
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=12288 efficiency=25
      Storing for later selection.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=4 bwaste=4096 waste=4096 efficiency=88
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=4 bwaste=8192 waste=8192 efficiency=88
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4096 dwaste=0 bwaste=8192 waste=8192 efficiency=50
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=12288 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=4 bwaste=4096 waste=4096 efficiency=88
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=4 bwaste=8192 waste=8192 efficiency=88
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4096 dwaste=0 bwaste=8192 waste=8192 efficiency=50
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=12288 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  Selecting best of 6 rules:
    Efficiency for rule 4.5: efficiency=25, cells=32, acells=1
    Efficiency for rule 4.4: efficiency=50, cells=16, acells=1
    Efficiency for rule 4.3: efficiency=100, cells=8, acells=1
    Efficiency for rule 4.2: efficiency=88, cells=8, acells=2
    Efficiency for rule 4.1: efficiency=88, cells=8, acells=4
    Efficiency for rule 1.1: efficiency=88, cells=8, acells=8
    Selected rule 4.3 with efficiency 100.
    Mapping to bram type $__ECP5_DP16KD (variant 3):
      Shuffle bit order to accommodate enable buckets of size 4..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Creating $__ECP5_DP16KD cell at grid position <0 0 0>: main_ram.0.0.0
      Creating $__ECP5_DP16KD cell at grid position <1 0 0>: main_ram.1.0.0
      Creating $__ECP5_DP16KD cell at grid position <2 0 0>: main_ram.2.0.0
      Creating $__ECP5_DP16KD cell at grid position <3 0 0>: main_ram.3.0.0
      Creating $__ECP5_DP16KD cell at grid position <4 0 0>: main_ram.4.0.0
      Creating $__ECP5_DP16KD cell at grid position <5 0 0>: main_ram.5.0.0
      Creating $__ECP5_DP16KD cell at grid position <6 0 0>: main_ram.6.0.0
      Creating $__ECP5_DP16KD cell at grid position <7 0 0>: main_ram.7.0.0
Processing board_75e.mem:
  Properties: ports=1 bits=320 rports=1 wports=0 dbits=8 abits=6 words=40
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=472 dwaste=28 bwaste=18112 waste=18112 efficiency=1
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'min efficiency 5' not met.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=472 dwaste=28 bwaste=18112 waste=18112 efficiency=1
    Rule #2 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'min wports 1' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=472 dwaste=28 bwaste=18112 waste=18112 efficiency=1
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_romstyle="ebr" ...' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=984 dwaste=10 bwaste=18112 waste=18112 efficiency=1
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2008 dwaste=1 bwaste=18112 waste=18112 efficiency=1
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4056 dwaste=0 bwaste=16224 waste=16224 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8152 dwaste=0 bwaste=16304 waste=16304 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16344 dwaste=0 bwaste=16344 waste=16344 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=984 dwaste=10 bwaste=18112 waste=18112 efficiency=1
    Rule #5 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'min wports 1' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2008 dwaste=1 bwaste=18112 waste=18112 efficiency=1
    Rule #5 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'min wports 1' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4056 dwaste=0 bwaste=16224 waste=16224 efficiency=0
    Rule #5 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'min wports 1' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8152 dwaste=0 bwaste=16304 waste=16304 efficiency=0
    Rule #5 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'min wports 1' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16344 dwaste=0 bwaste=16344 waste=16344 efficiency=0
    Rule #5 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min wports 1' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=984 dwaste=10 bwaste=18112 waste=18112 efficiency=1
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_romstyle="ebr" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2008 dwaste=1 bwaste=18112 waste=18112 efficiency=1
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_romstyle="ebr" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4056 dwaste=0 bwaste=16224 waste=16224 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_romstyle="ebr" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8152 dwaste=0 bwaste=16304 waste=16304 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_romstyle="ebr" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16344 dwaste=0 bwaste=16344 waste=16344 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_romstyle="ebr" ...' not met.
  No acceptable bram resources found.
Processing board_75e.rom:
  Properties: ports=1 bits=191488 rports=1 wports=0 dbits=32 abits=13 words=5984
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=160 dwaste=4 bwaste=7168 waste=7168 efficiency=86
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=7168 efficiency=86
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=160 dwaste=4 bwaste=7168 waste=7168 efficiency=86
    Rule #2 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'min wports 1' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=160 dwaste=4 bwaste=7168 waste=7168 efficiency=86
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_romstyle="ebr" ...' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=160 dwaste=4 bwaste=6336 waste=6336 efficiency=86
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=6336 efficiency=86
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=160 dwaste=4 bwaste=8992 waste=8992 efficiency=86
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=8992 efficiency=86
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2208 dwaste=0 bwaste=8832 waste=8832 efficiency=73
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 3):
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=8832 efficiency=73
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2208 dwaste=0 bwaste=4416 waste=4416 efficiency=73
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 4):
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=4416 efficiency=73
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=10400 dwaste=0 bwaste=10400 waste=10400 efficiency=36
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 5):
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=10400 efficiency=36
      Storing for later selection.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=160 dwaste=4 bwaste=6336 waste=6336 efficiency=86
    Rule #5 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'min wports 1' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=160 dwaste=4 bwaste=8992 waste=8992 efficiency=86
    Rule #5 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'min wports 1' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2208 dwaste=0 bwaste=8832 waste=8832 efficiency=73
    Rule #5 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'min wports 1' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2208 dwaste=0 bwaste=4416 waste=4416 efficiency=73
    Rule #5 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'min wports 1' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=10400 dwaste=0 bwaste=10400 waste=10400 efficiency=36
    Rule #5 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min wports 1' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=160 dwaste=4 bwaste=6336 waste=6336 efficiency=86
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_romstyle="ebr" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=160 dwaste=4 bwaste=8992 waste=8992 efficiency=86
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_romstyle="ebr" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2208 dwaste=0 bwaste=8832 waste=8832 efficiency=73
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_romstyle="ebr" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2208 dwaste=0 bwaste=4416 waste=4416 efficiency=73
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_romstyle="ebr" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=10400 dwaste=0 bwaste=10400 waste=10400 efficiency=36
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_romstyle="ebr" ...' not met.
  Selecting best of 6 rules:
    Efficiency for rule 4.5: efficiency=36, cells=32, acells=1
    Efficiency for rule 4.4: efficiency=73, cells=16, acells=1
    Efficiency for rule 4.3: efficiency=73, cells=16, acells=2
    Efficiency for rule 4.2: efficiency=86, cells=12, acells=3
    Efficiency for rule 4.1: efficiency=86, cells=12, acells=6
    Efficiency for rule 1.1: efficiency=86, cells=12, acells=12
    Selected rule 4.2 with efficiency 86.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Creating $__ECP5_DP16KD cell at grid position <0 0 0>: rom.0.0.0
      Creating $__ECP5_DP16KD cell at grid position <0 1 0>: rom.0.1.0
      Creating $__ECP5_DP16KD cell at grid position <0 2 0>: rom.0.2.0
      Creating $__ECP5_DP16KD cell at grid position <1 0 0>: rom.1.0.0
      Creating $__ECP5_DP16KD cell at grid position <1 1 0>: rom.1.1.0
      Creating $__ECP5_DP16KD cell at grid position <1 2 0>: rom.1.2.0
      Creating $__ECP5_DP16KD cell at grid position <2 0 0>: rom.2.0.0
      Creating $__ECP5_DP16KD cell at grid position <2 1 0>: rom.2.1.0
      Creating $__ECP5_DP16KD cell at grid position <2 2 0>: rom.2.2.0
      Creating $__ECP5_DP16KD cell at grid position <3 0 0>: rom.3.0.0
      Creating $__ECP5_DP16KD cell at grid position <3 1 0>: rom.3.1.0
      Creating $__ECP5_DP16KD cell at grid position <3 2 0>: rom.3.2.0
Processing board_75e.sram:
  Properties: ports=2 bits=65536 rports=1 wports=1 dbits=32 abits=11 words=2048
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=4 bwaste=2048 waste=2048 efficiency=88
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1 8 9 10 11 12 13 14 15 -1 16 17 18 19 20 21 22 23 -1 24 25 26 27 28 29 30 31 -1
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=2048 efficiency=88
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=4 bwaste=2048 waste=2048 efficiency=88
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=4 bwaste=2048 waste=2048 efficiency=88
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=4 bwaste=4096 waste=4096 efficiency=88
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1 8 9 10 11 12 13 14 15 -1 16 17 18 19 20 21 22 23 -1 24 25 26 27 28 29 30 31 -1
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=4096 efficiency=88
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=4 bwaste=8192 waste=8192 efficiency=88
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1 8 9 10 11 12 13 14 15 -1 16 17 18 19 20 21 22 23 -1 24 25 26 27 28 29 30 31 -1
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=8192 efficiency=88
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2048 dwaste=0 bwaste=8192 waste=8192 efficiency=50
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 3):
      Shuffle bit order to accommodate enable buckets of size 4..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=8192 efficiency=50
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=6144 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 4):
      Shuffle bit order to accommodate enable buckets of size 2..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=12288 efficiency=25
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=14336 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 5):
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=12
      Storing for later selection.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=4 bwaste=4096 waste=4096 efficiency=88
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=4 bwaste=8192 waste=8192 efficiency=88
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2048 dwaste=0 bwaste=8192 waste=8192 efficiency=50
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=6144 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=14336 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=4 bwaste=4096 waste=4096 efficiency=88
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=4 bwaste=8192 waste=8192 efficiency=88
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2048 dwaste=0 bwaste=8192 waste=8192 efficiency=50
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=6144 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=14336 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  Selecting best of 6 rules:
    Efficiency for rule 4.5: efficiency=12, cells=32, acells=1
    Efficiency for rule 4.4: efficiency=25, cells=16, acells=1
    Efficiency for rule 4.3: efficiency=50, cells=8, acells=1
    Efficiency for rule 4.2: efficiency=88, cells=4, acells=1
    Efficiency for rule 4.1: efficiency=88, cells=4, acells=2
    Efficiency for rule 1.1: efficiency=88, cells=4, acells=4
    Selected rule 4.2 with efficiency 88.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1 8 9 10 11 12 13 14 15 -1 16 17 18 19 20 21 22 23 -1 24 25 26 27 28 29 30 31 -1
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Creating $__ECP5_DP16KD cell at grid position <0 0 0>: sram.0.0.0
      Creating $__ECP5_DP16KD cell at grid position <1 0 0>: sram.1.0.0
      Creating $__ECP5_DP16KD cell at grid position <2 0 0>: sram.2.0.0
      Creating $__ECP5_DP16KD cell at grid position <3 0 0>: sram.3.0.0
Processing board_75e.storage:
  Properties: ports=2 bits=160 rports=1 wports=1 dbits=10 abits=4 words=16
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=496 dwaste=26 bwaste=18272 waste=18272 efficiency=0
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'min efficiency 5' not met.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=496 dwaste=26 bwaste=18272 waste=18272 efficiency=0
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=496 dwaste=26 bwaste=18272 waste=18272 efficiency=0
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1008 dwaste=8 bwaste=18272 waste=18272 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2032 dwaste=8 bwaste=18416 waste=18416 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4080 dwaste=2 bwaste=16352 waste=16352 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8176 dwaste=0 bwaste=16352 waste=16352 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16368 dwaste=0 bwaste=16368 waste=16368 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1008 dwaste=8 bwaste=18272 waste=18272 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2032 dwaste=8 bwaste=18416 waste=18416 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4080 dwaste=2 bwaste=16352 waste=16352 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8176 dwaste=0 bwaste=16352 waste=16352 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16368 dwaste=0 bwaste=16368 waste=16368 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1008 dwaste=8 bwaste=18272 waste=18272 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2032 dwaste=8 bwaste=18416 waste=18416 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4080 dwaste=2 bwaste=16352 waste=16352 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8176 dwaste=0 bwaste=16352 waste=16352 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16368 dwaste=0 bwaste=16368 waste=16368 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  No acceptable bram resources found.
Processing board_75e.storage_1:
  Properties: ports=2 bits=160 rports=1 wports=1 dbits=10 abits=4 words=16
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=496 dwaste=26 bwaste=18272 waste=18272 efficiency=0
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'min efficiency 5' not met.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=496 dwaste=26 bwaste=18272 waste=18272 efficiency=0
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=496 dwaste=26 bwaste=18272 waste=18272 efficiency=0
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1008 dwaste=8 bwaste=18272 waste=18272 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2032 dwaste=8 bwaste=18416 waste=18416 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4080 dwaste=2 bwaste=16352 waste=16352 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8176 dwaste=0 bwaste=16352 waste=16352 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16368 dwaste=0 bwaste=16368 waste=16368 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1008 dwaste=8 bwaste=18272 waste=18272 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2032 dwaste=8 bwaste=18416 waste=18416 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4080 dwaste=2 bwaste=16352 waste=16352 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8176 dwaste=0 bwaste=16352 waste=16352 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16368 dwaste=0 bwaste=16368 waste=16368 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1008 dwaste=8 bwaste=18272 waste=18272 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2032 dwaste=8 bwaste=18416 waste=18416 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4080 dwaste=2 bwaste=16352 waste=16352 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8176 dwaste=0 bwaste=16352 waste=16352 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16368 dwaste=0 bwaste=16368 waste=16368 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  No acceptable bram resources found.

22.28. Executing TECHMAP pass (map to technology primitives).

22.28.1. Executing Verilog-2005 frontend: /home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/brams_map.v
Parsing Verilog input from `/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__ECP5_DP16KD'.
Generating RTLIL representation for module `\$__ECP5_PDPW16KD'.
Successfully finished Verilog frontend.

22.28.2. Continuing TECHMAP pass.
Using template $paramod$1006826211bec3753f4b013dc3728d89a2ff3fb6\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$65c56dd451c67446858e602fcd5dbe2d9f3215dd\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$350cd4fa1f73e68e15a6db8df7104e739bef227a\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$1b385c61eaa794c99c358d65cdcb6bfa32d0c532\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$b9972505bb630dd05f7df9218db1bbe931218654\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$0071c833264fe210954acc74ca56301b9d8ff3cd\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$6e325ed252c5001fa972840dc23a8ef467a1f232\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$26f98bdbcac0a0a7a87c11faab0c3dabacf61b34\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$1b5745d8f15a31664e6963fae78335b47b9145ac\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$da3ed1754f3623b4f17f6f695b338fa45d4d3560\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$0a019bf6356ccccf899399d072352b73127d7d6e\$__ECP5_PDPW16KD for cells of type $__ECP5_PDPW16KD.
Using template $paramod$766c94d45431893375ef5da4b990e961ab47ab98\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$1a590c5d7469ba9efc4539a29c856224419ae557\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$bd19eb70e1282482e0400adc26713678e9e53e2c\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$5772d6a32f528e4d90ee084d289cf2e4f04f98ac\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$ee2a0cc83dd62ab7749ad7fc4fa9ec1e11a96073\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
No more expansions possible.

22.29. Executing MEMORY_BRAM pass (mapping $mem cells to block memories).
Processing board_75e.lm32_cpu.registers:
  Properties: ports=3 bits=1024 rports=2 wports=1 dbits=32 abits=5 words=32
  Checking rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1):
    Bram geometry: abits=4 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__TRELLIS_DPR16X4: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1) accepted.
    Mapping to bram type $__TRELLIS_DPR16X4 (variant 1):
      Write port #0 is in clock domain \clk25.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \clk25.
        Failed to map read port #1.
      Growing more read ports by duplicating bram cells.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \clk25.
        Mapped to bram port A1.2.
      Updated properties: dups=2 waste=0 efficiency=50
Extracted addr FF from read port 0 of board_75e.lm32_cpu.registers: $\lm32_cpu.registers$rdreg[0]
Extracted addr FF from read port 1 of board_75e.lm32_cpu.registers: $\lm32_cpu.registers$rdreg[1]
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 0 0>: lm32_cpu.registers.0.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 0 1>: lm32_cpu.registers.0.0.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 1 0>: lm32_cpu.registers.0.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 1 1>: lm32_cpu.registers.0.1.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 0 0>: lm32_cpu.registers.1.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 0 1>: lm32_cpu.registers.1.0.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 1 0>: lm32_cpu.registers.1.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 1 1>: lm32_cpu.registers.1.1.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 0 0>: lm32_cpu.registers.2.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 0 1>: lm32_cpu.registers.2.0.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 1 0>: lm32_cpu.registers.2.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 1 1>: lm32_cpu.registers.2.1.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 0 0>: lm32_cpu.registers.3.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 0 1>: lm32_cpu.registers.3.0.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 1 0>: lm32_cpu.registers.3.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 1 1>: lm32_cpu.registers.3.1.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <4 0 0>: lm32_cpu.registers.4.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <4 0 1>: lm32_cpu.registers.4.0.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <4 1 0>: lm32_cpu.registers.4.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <4 1 1>: lm32_cpu.registers.4.1.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <5 0 0>: lm32_cpu.registers.5.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <5 0 1>: lm32_cpu.registers.5.0.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <5 1 0>: lm32_cpu.registers.5.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <5 1 1>: lm32_cpu.registers.5.1.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <6 0 0>: lm32_cpu.registers.6.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <6 0 1>: lm32_cpu.registers.6.0.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <6 1 0>: lm32_cpu.registers.6.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <6 1 1>: lm32_cpu.registers.6.1.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <7 0 0>: lm32_cpu.registers.7.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <7 0 1>: lm32_cpu.registers.7.0.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <7 1 0>: lm32_cpu.registers.7.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <7 1 1>: lm32_cpu.registers.7.1.1
Processing board_75e.mem:
  Properties: ports=1 bits=320 rports=1 wports=0 dbits=8 abits=6 words=40
  Checking rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1):
    Bram geometry: abits=4 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__TRELLIS_DPR16X4: awaste=8 dwaste=0 bwaste=32 waste=32 efficiency=83
    Rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1) rejected: requirement 'min wports 1' not met.
  No acceptable bram resources found.
Processing board_75e.storage:
  Properties: ports=2 bits=160 rports=1 wports=1 dbits=10 abits=4 words=16
  Checking rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1):
    Bram geometry: abits=4 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__TRELLIS_DPR16X4: awaste=0 dwaste=2 bwaste=32 waste=32 efficiency=83
    Rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1) accepted.
    Mapping to bram type $__TRELLIS_DPR16X4 (variant 1):
      Write port #0 is in clock domain \clk25.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=32 efficiency=83
Extracted data FF from read port 0 of board_75e.storage: $\storage$rdreg[0]
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 0 0>: storage.0.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 0 0>: storage.1.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 0 0>: storage.2.0.0
Processing board_75e.storage_1:
  Properties: ports=2 bits=160 rports=1 wports=1 dbits=10 abits=4 words=16
  Checking rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1):
    Bram geometry: abits=4 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__TRELLIS_DPR16X4: awaste=0 dwaste=2 bwaste=32 waste=32 efficiency=83
    Rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1) accepted.
    Mapping to bram type $__TRELLIS_DPR16X4 (variant 1):
      Write port #0 is in clock domain \clk25.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=32 efficiency=83
Extracted data FF from read port 0 of board_75e.storage_1: $\storage_1$rdreg[0]
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 0 0>: storage_1.0.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 0 0>: storage_1.1.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 0 0>: storage_1.2.0.0

22.30. Executing TECHMAP pass (map to technology primitives).

22.30.1. Executing Verilog-2005 frontend: /home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/lutrams_map.v
Parsing Verilog input from `/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/lutrams_map.v' to AST representation.
Generating RTLIL representation for module `\$__TRELLIS_DPR16X4'.
Successfully finished Verilog frontend.

22.30.2. Continuing TECHMAP pass.
Using template $paramod\$__TRELLIS_DPR16X4\CLKPOL2=32'00000000000000000000000000000001 for cells of type $__TRELLIS_DPR16X4.
No more expansions possible.

22.31. Executing OPT pass (performing simple optimizations).

22.31.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module board_75e.

22.31.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\board_75e'.
Removed a total of 77 cells.

22.31.3. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $\lm32_cpu.registers$rdreg[0] ($dff) from module board_75e (D = $auto$rtlil.cc:2360:Mux$5860, Q = $\lm32_cpu.registers$rdreg[0]$q, rval = 5'00000).
Adding SRST signal on $\lm32_cpu.registers$rdreg[1] ($dff) from module board_75e (D = $auto$rtlil.cc:2360:Mux$5864, Q = $\lm32_cpu.registers$rdreg[1]$q, rval = 5'00000).
Removing always-active EN on $auto$mem.cc:1133:emulate_transparency$5871 ($dffe) from module board_75e.
Removing always-active EN on $auto$mem.cc:1133:emulate_transparency$5886 ($dffe) from module board_75e.
Removing always-active EN on $auto$memory_bram.cc:978:replace_memory$5974 ($dffe) from module board_75e.
Removing always-active EN on $auto$memory_bram.cc:978:replace_memory$5981 ($dffe) from module board_75e.
Removing always-active EN on $auto$memory_bram.cc:978:replace_memory$5988 ($dffe) from module board_75e.

22.31.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \board_75e..
Removed 44 unused cells and 750 unused wires.

22.31.5. Rerunning OPT passes. (Removed registers in this run.)

22.31.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module board_75e.

22.31.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\board_75e'.
Removed a total of 0 cells.

22.31.8. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 5 on $auto$opt_dff.cc:744:run$5574 ($sdffe) from module board_75e.
Setting constant 0-bit at position 6 on $auto$opt_dff.cc:744:run$5574 ($sdffe) from module board_75e.
Setting constant 0-bit at position 7 on $auto$opt_dff.cc:744:run$5574 ($sdffe) from module board_75e.

22.31.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \board_75e..

22.31.10. Rerunning OPT passes. (Removed registers in this run.)

22.31.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module board_75e.

22.31.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\board_75e'.
Removed a total of 0 cells.

22.31.13. Executing OPT_DFF pass (perform DFF optimizations).

22.31.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \board_75e..
Removed 0 unused cells and 2 unused wires.

22.31.15. Finished fast OPT passes.

22.32. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).
Mapping memory \mem in module \board_75e:
  created 40 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of board_75e.mem: $\mem$rdreg[0]
  read interface: 1 $dff and 63 $mux cells.
  write interface: 0 write mux blocks.

22.33. Executing OPT pass (performing simple optimizations).

22.33.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module board_75e.

22.33.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\board_75e'.
Removed a total of 0 cells.

22.33.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \board_75e..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

22.33.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \board_75e.
    Consolidated identical input bits for $mux cell $flatten\i2s_codec.$procmux$3040:
      Old ports: A=6'001111, B={ $flatten\i2s_codec.$sub$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:140$1292_Y [5] $flatten\i2s_codec.$sub$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:140$1292_Y [5] $flatten\i2s_codec.$sub$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:140$1292_Y [5] $flatten\i2s_codec.$sub$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:140$1292_Y [5] $flatten\i2s_codec.$sub$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:140$1292_Y [5] $flatten\i2s_codec.$sub$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:140$1292_Y [0] }, Y=$flatten\i2s_codec.$procmux$3040_Y
      New ports: A=3'011, B={ $flatten\i2s_codec.$sub$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:140$1292_Y [5] $flatten\i2s_codec.$sub$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:140$1292_Y [5] $flatten\i2s_codec.$sub$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:140$1292_Y [0] }, Y={ $flatten\i2s_codec.$procmux$3040_Y [4] $flatten\i2s_codec.$procmux$3040_Y [1:0] }
      New connections: { $flatten\i2s_codec.$procmux$3040_Y [5] $flatten\i2s_codec.$procmux$3040_Y [3:2] } = { $flatten\i2s_codec.$procmux$3040_Y [4] $flatten\i2s_codec.$procmux$3040_Y [1] $flatten\i2s_codec.$procmux$3040_Y [1] }
    Consolidated identical input bits for $mux cell $flatten\lm32_cpu.$ternary$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:1602$930:
      Old ports: A={ \lm32_cpu.multiplier.muliplicand [15] \lm32_cpu.multiplier.muliplicand [15] \lm32_cpu.multiplier.muliplicand [15] \lm32_cpu.multiplier.muliplicand [15] \lm32_cpu.multiplier.muliplicand [15] \lm32_cpu.multiplier.muliplicand [15] \lm32_cpu.multiplier.muliplicand [15] \lm32_cpu.multiplier.muliplicand [15] \lm32_cpu.multiplier.muliplicand [15] \lm32_cpu.multiplier.muliplicand [15] \lm32_cpu.multiplier.muliplicand [15] \lm32_cpu.multiplier.muliplicand [15] \lm32_cpu.multiplier.muliplicand [15] \lm32_cpu.multiplier.muliplicand [15] \lm32_cpu.multiplier.muliplicand [15] \lm32_cpu.multiplier.muliplicand [15] \lm32_cpu.multiplier.muliplicand [15:0] }, B={ \lm32_cpu.multiplier.muliplicand [7] \lm32_cpu.multiplier.muliplicand [7] \lm32_cpu.multiplier.muliplicand [7] \lm32_cpu.multiplier.muliplicand [7] \lm32_cpu.multiplier.muliplicand [7] \lm32_cpu.multiplier.muliplicand [7] \lm32_cpu.multiplier.muliplicand [7] \lm32_cpu.multiplier.muliplicand [7] \lm32_cpu.multiplier.muliplicand [7] \lm32_cpu.multiplier.muliplicand [7] \lm32_cpu.multiplier.muliplicand [7] \lm32_cpu.multiplier.muliplicand [7] \lm32_cpu.multiplier.muliplicand [7] \lm32_cpu.multiplier.muliplicand [7] \lm32_cpu.multiplier.muliplicand [7] \lm32_cpu.multiplier.muliplicand [7] \lm32_cpu.multiplier.muliplicand [7] \lm32_cpu.multiplier.muliplicand [7] \lm32_cpu.multiplier.muliplicand [7] \lm32_cpu.multiplier.muliplicand [7] \lm32_cpu.multiplier.muliplicand [7] \lm32_cpu.multiplier.muliplicand [7] \lm32_cpu.multiplier.muliplicand [7] \lm32_cpu.multiplier.muliplicand [7] \lm32_cpu.multiplier.muliplicand [7:0] }, Y=\lm32_cpu.sext_result_x
      New ports: A=\lm32_cpu.multiplier.muliplicand [15:8], B={ \lm32_cpu.multiplier.muliplicand [7] \lm32_cpu.multiplier.muliplicand [7] \lm32_cpu.multiplier.muliplicand [7] \lm32_cpu.multiplier.muliplicand [7] \lm32_cpu.multiplier.muliplicand [7] \lm32_cpu.multiplier.muliplicand [7] \lm32_cpu.multiplier.muliplicand [7] \lm32_cpu.multiplier.muliplicand [7] }, Y=\lm32_cpu.sext_result_x [15:8]
      New connections: { \lm32_cpu.sext_result_x [31:16] \lm32_cpu.sext_result_x [7:0] } = { \lm32_cpu.sext_result_x [15] \lm32_cpu.sext_result_x [15] \lm32_cpu.sext_result_x [15] \lm32_cpu.sext_result_x [15] \lm32_cpu.sext_result_x [15] \lm32_cpu.sext_result_x [15] \lm32_cpu.sext_result_x [15] \lm32_cpu.sext_result_x [15] \lm32_cpu.sext_result_x [15] \lm32_cpu.sext_result_x [15] \lm32_cpu.sext_result_x [15] \lm32_cpu.sext_result_x [15] \lm32_cpu.sext_result_x [15] \lm32_cpu.sext_result_x [15] \lm32_cpu.sext_result_x [15] \lm32_cpu.sext_result_x [15] \lm32_cpu.multiplier.muliplicand [7:0] }
    Consolidated identical input bits for $mux cell $flatten\lm32_cpu.\decoder.$ternary$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:597$1643:
      Old ports: A={ \lm32_cpu.instruction_unit.instruction_d [15] \lm32_cpu.instruction_unit.instruction_d [15] \lm32_cpu.instruction_unit.instruction_d [15] \lm32_cpu.instruction_unit.instruction_d [15] \lm32_cpu.instruction_unit.instruction_d [15] \lm32_cpu.instruction_unit.instruction_d [15] \lm32_cpu.instruction_unit.instruction_d [15] \lm32_cpu.instruction_unit.instruction_d [15] \lm32_cpu.instruction_unit.instruction_d [15] \lm32_cpu.instruction_unit.instruction_d [15] \lm32_cpu.instruction_unit.instruction_d [15] \lm32_cpu.instruction_unit.instruction_d [15] \lm32_cpu.instruction_unit.instruction_d [15] \lm32_cpu.instruction_unit.instruction_d [15] \lm32_cpu.instruction_unit.instruction_d [15:0] }, B={ \lm32_cpu.instruction_unit.instruction_d [25] \lm32_cpu.instruction_unit.instruction_d [25] \lm32_cpu.instruction_unit.instruction_d [25] \lm32_cpu.instruction_unit.instruction_d [25] \lm32_cpu.instruction_unit.instruction_d [25:0] }, Y=\lm32_cpu.branch_offset_d
      New ports: A={ \lm32_cpu.instruction_unit.instruction_d [15] \lm32_cpu.instruction_unit.instruction_d [15] \lm32_cpu.instruction_unit.instruction_d [15] \lm32_cpu.instruction_unit.instruction_d [15] \lm32_cpu.instruction_unit.instruction_d [15] \lm32_cpu.instruction_unit.instruction_d [15] \lm32_cpu.instruction_unit.instruction_d [15] \lm32_cpu.instruction_unit.instruction_d [15] \lm32_cpu.instruction_unit.instruction_d [15] \lm32_cpu.instruction_unit.instruction_d [15] }, B=\lm32_cpu.instruction_unit.instruction_d [25:16], Y=\lm32_cpu.branch_offset_d [25:16]
      New connections: { \lm32_cpu.branch_offset_d [29:26] \lm32_cpu.branch_offset_d [15:0] } = { \lm32_cpu.branch_offset_d [25] \lm32_cpu.branch_offset_d [25] \lm32_cpu.branch_offset_d [25] \lm32_cpu.branch_offset_d [25] \lm32_cpu.instruction_unit.instruction_d [15:0] }
    Consolidated identical input bits for $mux cell $flatten\lm32_cpu.\instruction_unit.\icache.$procmux$1932:
      Old ports: A=4'1000, B=4'0010, Y=$flatten\lm32_cpu.\instruction_unit.\icache.$procmux$1932_Y
      New ports: A=2'10, B=2'01, Y={ $flatten\lm32_cpu.\instruction_unit.\icache.$procmux$1932_Y [3] $flatten\lm32_cpu.\instruction_unit.\icache.$procmux$1932_Y [1] }
      New connections: { $flatten\lm32_cpu.\instruction_unit.\icache.$procmux$1932_Y [2] $flatten\lm32_cpu.\instruction_unit.\icache.$procmux$1932_Y [0] } = 2'00
    Consolidated identical input bits for $pmux cell $flatten\lm32_cpu.\load_store_unit.$procmux$2561:
      Old ports: A={ \lm32_cpu.store_operand_x [7:0] \lm32_cpu.store_operand_x [7:0] \lm32_cpu.store_operand_x [7:0] \lm32_cpu.store_operand_x [7:0] }, B={ \lm32_cpu.store_operand_x [15:0] \lm32_cpu.store_operand_x [15:0] \lm32_cpu.store_operand_x }, Y=\lm32_cpu.load_store_unit.store_data_x
      New ports: A={ \lm32_cpu.store_operand_x [7:0] \lm32_cpu.store_operand_x [7:0] \lm32_cpu.store_operand_x [7:0] }, B={ \lm32_cpu.store_operand_x [15:0] \lm32_cpu.store_operand_x [15:8] \lm32_cpu.store_operand_x [31:8] }, Y=\lm32_cpu.load_store_unit.store_data_x [31:8]
      New connections: \lm32_cpu.load_store_unit.store_data_x [7:0] = \lm32_cpu.store_operand_x [7:0]
    Consolidated identical input bits for $mux cell $flatten\lm32_cpu.\load_store_unit.\dcache.$procmux$2015:
      Old ports: A=3'001, B=3'100, Y=$flatten\lm32_cpu.\load_store_unit.\dcache.$procmux$2015_Y
      New ports: A=2'01, B=2'10, Y={ $flatten\lm32_cpu.\load_store_unit.\dcache.$procmux$2015_Y [2] $flatten\lm32_cpu.\load_store_unit.\dcache.$procmux$2015_Y [0] }
      New connections: $flatten\lm32_cpu.\load_store_unit.\dcache.$procmux$2015_Y [1] = 1'0
    Consolidated identical input bits for $mux cell $flatten\lm32_cpu.\mc_arithmetic.$procmux$2617:
      Old ports: A={ 2'01 $flatten\lm32_cpu.\mc_arithmetic.$procmux$2624_Y [0] }, B=3'000, Y=$flatten\lm32_cpu.\mc_arithmetic.$procmux$2617_Y
      New ports: A={ 1'1 $flatten\lm32_cpu.\mc_arithmetic.$procmux$2624_Y [0] }, B=2'00, Y=$flatten\lm32_cpu.\mc_arithmetic.$procmux$2617_Y [1:0]
      New connections: $flatten\lm32_cpu.\mc_arithmetic.$procmux$2617_Y [2] = 1'0
  Optimizing cells in module \board_75e.
    Consolidated identical input bits for $mux cell $flatten\lm32_cpu.\instruction_unit.\icache.$procmux$1927:
      Old ports: A=$flatten\lm32_cpu.\instruction_unit.\icache.$procmux$1932_Y, B=4'0100, Y=$flatten\lm32_cpu.\instruction_unit.\icache.$procmux$1927_Y
      New ports: A={ $flatten\lm32_cpu.\instruction_unit.\icache.$procmux$1932_Y [3] 1'0 $flatten\lm32_cpu.\instruction_unit.\icache.$procmux$1932_Y [1] }, B=3'010, Y=$flatten\lm32_cpu.\instruction_unit.\icache.$procmux$1927_Y [3:1]
      New connections: $flatten\lm32_cpu.\instruction_unit.\icache.$procmux$1927_Y [0] = 1'0
  Optimizing cells in module \board_75e.
Performed a total of 8 changes.

22.33.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\board_75e'.
Removed a total of 0 cells.

22.33.6. Executing OPT_DFF pass (perform DFF optimizations).
Handling const CLK on $memory\mem[0]$6423 ($dff) from module board_75e (removing D path).
Setting constant 0-bit at position 0 on $memory\mem[0]$6423 ($dff) from module board_75e.
Setting constant 0-bit at position 1 on $memory\mem[0]$6423 ($dff) from module board_75e.
Setting constant 1-bit at position 2 on $memory\mem[0]$6423 ($dff) from module board_75e.
Setting constant 1-bit at position 3 on $memory\mem[0]$6423 ($dff) from module board_75e.
Setting constant 0-bit at position 4 on $memory\mem[0]$6423 ($dff) from module board_75e.
Setting constant 0-bit at position 5 on $memory\mem[0]$6423 ($dff) from module board_75e.
Setting constant 1-bit at position 6 on $memory\mem[0]$6423 ($dff) from module board_75e.
Setting constant 0-bit at position 7 on $memory\mem[0]$6423 ($dff) from module board_75e.
Handling const CLK on $memory\mem[1]$6425 ($dff) from module board_75e (removing D path).
Setting constant 1-bit at position 0 on $memory\mem[1]$6425 ($dff) from module board_75e.
Setting constant 0-bit at position 1 on $memory\mem[1]$6425 ($dff) from module board_75e.
Setting constant 0-bit at position 2 on $memory\mem[1]$6425 ($dff) from module board_75e.
Setting constant 1-bit at position 3 on $memory\mem[1]$6425 ($dff) from module board_75e.
Setting constant 0-bit at position 4 on $memory\mem[1]$6425 ($dff) from module board_75e.
Setting constant 1-bit at position 5 on $memory\mem[1]$6425 ($dff) from module board_75e.
Setting constant 1-bit at position 6 on $memory\mem[1]$6425 ($dff) from module board_75e.
Setting constant 0-bit at position 7 on $memory\mem[1]$6425 ($dff) from module board_75e.
Handling const CLK on $memory\mem[2]$6427 ($dff) from module board_75e (removing D path).
Setting constant 0-bit at position 0 on $memory\mem[2]$6427 ($dff) from module board_75e.
Setting constant 0-bit at position 1 on $memory\mem[2]$6427 ($dff) from module board_75e.
Setting constant 1-bit at position 2 on $memory\mem[2]$6427 ($dff) from module board_75e.
Setting constant 0-bit at position 3 on $memory\mem[2]$6427 ($dff) from module board_75e.
Setting constant 1-bit at position 4 on $memory\mem[2]$6427 ($dff) from module board_75e.
Setting constant 1-bit at position 5 on $memory\mem[2]$6427 ($dff) from module board_75e.
Setting constant 1-bit at position 6 on $memory\mem[2]$6427 ($dff) from module board_75e.
Setting constant 0-bit at position 7 on $memory\mem[2]$6427 ($dff) from module board_75e.
Handling const CLK on $memory\mem[3]$6429 ($dff) from module board_75e (removing D path).
Setting constant 1-bit at position 0 on $memory\mem[3]$6429 ($dff) from module board_75e.
Setting constant 0-bit at position 1 on $memory\mem[3]$6429 ($dff) from module board_75e.
Setting constant 1-bit at position 2 on $memory\mem[3]$6429 ($dff) from module board_75e.
Setting constant 0-bit at position 3 on $memory\mem[3]$6429 ($dff) from module board_75e.
Setting constant 0-bit at position 4 on $memory\mem[3]$6429 ($dff) from module board_75e.
Setting constant 1-bit at position 5 on $memory\mem[3]$6429 ($dff) from module board_75e.
Setting constant 1-bit at position 6 on $memory\mem[3]$6429 ($dff) from module board_75e.
Setting constant 0-bit at position 7 on $memory\mem[3]$6429 ($dff) from module board_75e.
Handling const CLK on $memory\mem[4]$6431 ($dff) from module board_75e (removing D path).
Setting constant 0-bit at position 0 on $memory\mem[4]$6431 ($dff) from module board_75e.
Setting constant 0-bit at position 1 on $memory\mem[4]$6431 ($dff) from module board_75e.
Setting constant 0-bit at position 2 on $memory\mem[4]$6431 ($dff) from module board_75e.
Setting constant 1-bit at position 3 on $memory\mem[4]$6431 ($dff) from module board_75e.
Setting constant 1-bit at position 4 on $memory\mem[4]$6431 ($dff) from module board_75e.
Setting constant 0-bit at position 5 on $memory\mem[4]$6431 ($dff) from module board_75e.
Setting constant 1-bit at position 6 on $memory\mem[4]$6431 ($dff) from module board_75e.
Setting constant 0-bit at position 7 on $memory\mem[4]$6431 ($dff) from module board_75e.
Handling const CLK on $memory\mem[5]$6433 ($dff) from module board_75e (removing D path).
Setting constant 0-bit at position 0 on $memory\mem[5]$6433 ($dff) from module board_75e.
Setting constant 0-bit at position 1 on $memory\mem[5]$6433 ($dff) from module board_75e.
Setting constant 0-bit at position 2 on $memory\mem[5]$6433 ($dff) from module board_75e.
Setting constant 0-bit at position 3 on $memory\mem[5]$6433 ($dff) from module board_75e.
Setting constant 0-bit at position 4 on $memory\mem[5]$6433 ($dff) from module board_75e.
Setting constant 1-bit at position 5 on $memory\mem[5]$6433 ($dff) from module board_75e.
Setting constant 0-bit at position 6 on $memory\mem[5]$6433 ($dff) from module board_75e.
Setting constant 0-bit at position 7 on $memory\mem[5]$6433 ($dff) from module board_75e.
Handling const CLK on $memory\mem[6]$6435 ($dff) from module board_75e (removing D path).
Setting constant 1-bit at position 0 on $memory\mem[6]$6435 ($dff) from module board_75e.
Setting constant 1-bit at position 1 on $memory\mem[6]$6435 ($dff) from module board_75e.
Setting constant 0-bit at position 2 on $memory\mem[6]$6435 ($dff) from module board_75e.
Setting constant 0-bit at position 3 on $memory\mem[6]$6435 ($dff) from module board_75e.
Setting constant 0-bit at position 4 on $memory\mem[6]$6435 ($dff) from module board_75e.
Setting constant 0-bit at position 5 on $memory\mem[6]$6435 ($dff) from module board_75e.
Setting constant 1-bit at position 6 on $memory\mem[6]$6435 ($dff) from module board_75e.
Setting constant 0-bit at position 7 on $memory\mem[6]$6435 ($dff) from module board_75e.
Handling const CLK on $memory\mem[7]$6437 ($dff) from module board_75e (removing D path).
Setting constant 0-bit at position 0 on $memory\mem[7]$6437 ($dff) from module board_75e.
Setting constant 0-bit at position 1 on $memory\mem[7]$6437 ($dff) from module board_75e.
Setting constant 0-bit at position 2 on $memory\mem[7]$6437 ($dff) from module board_75e.
Setting constant 0-bit at position 3 on $memory\mem[7]$6437 ($dff) from module board_75e.
Setting constant 1-bit at position 4 on $memory\mem[7]$6437 ($dff) from module board_75e.
Setting constant 0-bit at position 5 on $memory\mem[7]$6437 ($dff) from module board_75e.
Setting constant 1-bit at position 6 on $memory\mem[7]$6437 ($dff) from module board_75e.
Setting constant 0-bit at position 7 on $memory\mem[7]$6437 ($dff) from module board_75e.
Handling const CLK on $memory\mem[8]$6439 ($dff) from module board_75e (removing D path).
Setting constant 1-bit at position 0 on $memory\mem[8]$6439 ($dff) from module board_75e.
Setting constant 0-bit at position 1 on $memory\mem[8]$6439 ($dff) from module board_75e.
Setting constant 1-bit at position 2 on $memory\mem[8]$6439 ($dff) from module board_75e.
Setting constant 0-bit at position 3 on $memory\mem[8]$6439 ($dff) from module board_75e.
Setting constant 1-bit at position 4 on $memory\mem[8]$6439 ($dff) from module board_75e.
Setting constant 0-bit at position 5 on $memory\mem[8]$6439 ($dff) from module board_75e.
Setting constant 1-bit at position 6 on $memory\mem[8]$6439 ($dff) from module board_75e.
Setting constant 0-bit at position 7 on $memory\mem[8]$6439 ($dff) from module board_75e.
Handling const CLK on $memory\mem[9]$6441 ($dff) from module board_75e (removing D path).
Setting constant 0-bit at position 0 on $memory\mem[9]$6441 ($dff) from module board_75e.
Setting constant 0-bit at position 1 on $memory\mem[9]$6441 ($dff) from module board_75e.
Setting constant 0-bit at position 2 on $memory\mem[9]$6441 ($dff) from module board_75e.
Setting constant 0-bit at position 3 on $memory\mem[9]$6441 ($dff) from module board_75e.
Setting constant 0-bit at position 4 on $memory\mem[9]$6441 ($dff) from module board_75e.
Setting constant 1-bit at position 5 on $memory\mem[9]$6441 ($dff) from module board_75e.
Setting constant 0-bit at position 6 on $memory\mem[9]$6441 ($dff) from module board_75e.
Setting constant 0-bit at position 7 on $memory\mem[9]$6441 ($dff) from module board_75e.
Handling const CLK on $memory\mem[10]$6443 ($dff) from module board_75e (removing D path).
Setting constant 1-bit at position 0 on $memory\mem[10]$6443 ($dff) from module board_75e.
Setting constant 1-bit at position 1 on $memory\mem[10]$6443 ($dff) from module board_75e.
Setting constant 0-bit at position 2 on $memory\mem[10]$6443 ($dff) from module board_75e.
Setting constant 0-bit at position 3 on $memory\mem[10]$6443 ($dff) from module board_75e.
Setting constant 0-bit at position 4 on $memory\mem[10]$6443 ($dff) from module board_75e.
Setting constant 1-bit at position 5 on $memory\mem[10]$6443 ($dff) from module board_75e.
Setting constant 1-bit at position 6 on $memory\mem[10]$6443 ($dff) from module board_75e.
Setting constant 0-bit at position 7 on $memory\mem[10]$6443 ($dff) from module board_75e.
Handling const CLK on $memory\mem[11]$6445 ($dff) from module board_75e (removing D path).
Setting constant 1-bit at position 0 on $memory\mem[11]$6445 ($dff) from module board_75e.
Setting constant 0-bit at position 1 on $memory\mem[11]$6445 ($dff) from module board_75e.
Setting constant 0-bit at position 2 on $memory\mem[11]$6445 ($dff) from module board_75e.
Setting constant 0-bit at position 3 on $memory\mem[11]$6445 ($dff) from module board_75e.
Setting constant 0-bit at position 4 on $memory\mem[11]$6445 ($dff) from module board_75e.
Setting constant 1-bit at position 5 on $memory\mem[11]$6445 ($dff) from module board_75e.
Setting constant 1-bit at position 6 on $memory\mem[11]$6445 ($dff) from module board_75e.
Setting constant 0-bit at position 7 on $memory\mem[11]$6445 ($dff) from module board_75e.
Handling const CLK on $memory\mem[12]$6447 ($dff) from module board_75e (removing D path).
Setting constant 1-bit at position 0 on $memory\mem[12]$6447 ($dff) from module board_75e.
Setting constant 0-bit at position 1 on $memory\mem[12]$6447 ($dff) from module board_75e.
Setting constant 0-bit at position 2 on $memory\mem[12]$6447 ($dff) from module board_75e.
Setting constant 1-bit at position 3 on $memory\mem[12]$6447 ($dff) from module board_75e.
Setting constant 0-bit at position 4 on $memory\mem[12]$6447 ($dff) from module board_75e.
Setting constant 1-bit at position 5 on $memory\mem[12]$6447 ($dff) from module board_75e.
Setting constant 1-bit at position 6 on $memory\mem[12]$6447 ($dff) from module board_75e.
Setting constant 0-bit at position 7 on $memory\mem[12]$6447 ($dff) from module board_75e.
Handling const CLK on $memory\mem[13]$6449 ($dff) from module board_75e (removing D path).
Setting constant 0-bit at position 0 on $memory\mem[13]$6449 ($dff) from module board_75e.
Setting constant 1-bit at position 1 on $memory\mem[13]$6449 ($dff) from module board_75e.
Setting constant 1-bit at position 2 on $memory\mem[13]$6449 ($dff) from module board_75e.
Setting constant 1-bit at position 3 on $memory\mem[13]$6449 ($dff) from module board_75e.
Setting constant 0-bit at position 4 on $memory\mem[13]$6449 ($dff) from module board_75e.
Setting constant 1-bit at position 5 on $memory\mem[13]$6449 ($dff) from module board_75e.
Setting constant 1-bit at position 6 on $memory\mem[13]$6449 ($dff) from module board_75e.
Setting constant 0-bit at position 7 on $memory\mem[13]$6449 ($dff) from module board_75e.
Handling const CLK on $memory\mem[14]$6451 ($dff) from module board_75e (removing D path).
Setting constant 1-bit at position 0 on $memory\mem[14]$6451 ($dff) from module board_75e.
Setting constant 1-bit at position 1 on $memory\mem[14]$6451 ($dff) from module board_75e.
Setting constant 1-bit at position 2 on $memory\mem[14]$6451 ($dff) from module board_75e.
Setting constant 1-bit at position 3 on $memory\mem[14]$6451 ($dff) from module board_75e.
Setting constant 1-bit at position 4 on $memory\mem[14]$6451 ($dff) from module board_75e.
Setting constant 0-bit at position 5 on $memory\mem[14]$6451 ($dff) from module board_75e.
Setting constant 1-bit at position 6 on $memory\mem[14]$6451 ($dff) from module board_75e.
Setting constant 0-bit at position 7 on $memory\mem[14]$6451 ($dff) from module board_75e.
Handling const CLK on $memory\mem[15]$6453 ($dff) from module board_75e (removing D path).
Setting constant 0-bit at position 0 on $memory\mem[15]$6453 ($dff) from module board_75e.
Setting constant 0-bit at position 1 on $memory\mem[15]$6453 ($dff) from module board_75e.
Setting constant 1-bit at position 2 on $memory\mem[15]$6453 ($dff) from module board_75e.
Setting constant 0-bit at position 3 on $memory\mem[15]$6453 ($dff) from module board_75e.
Setting constant 1-bit at position 4 on $memory\mem[15]$6453 ($dff) from module board_75e.
Setting constant 1-bit at position 5 on $memory\mem[15]$6453 ($dff) from module board_75e.
Setting constant 1-bit at position 6 on $memory\mem[15]$6453 ($dff) from module board_75e.
Setting constant 0-bit at position 7 on $memory\mem[15]$6453 ($dff) from module board_75e.
Handling const CLK on $memory\mem[16]$6455 ($dff) from module board_75e (removing D path).
Setting constant 1-bit at position 0 on $memory\mem[16]$6455 ($dff) from module board_75e.
Setting constant 0-bit at position 1 on $memory\mem[16]$6455 ($dff) from module board_75e.
Setting constant 1-bit at position 2 on $memory\mem[16]$6455 ($dff) from module board_75e.
Setting constant 0-bit at position 3 on $memory\mem[16]$6455 ($dff) from module board_75e.
Setting constant 0-bit at position 4 on $memory\mem[16]$6455 ($dff) from module board_75e.
Setting constant 1-bit at position 5 on $memory\mem[16]$6455 ($dff) from module board_75e.
Setting constant 1-bit at position 6 on $memory\mem[16]$6455 ($dff) from module board_75e.
Setting constant 0-bit at position 7 on $memory\mem[16]$6455 ($dff) from module board_75e.
Handling const CLK on $memory\mem[17]$6457 ($dff) from module board_75e (removing D path).
Setting constant 1-bit at position 0 on $memory\mem[17]$6457 ($dff) from module board_75e.
Setting constant 1-bit at position 1 on $memory\mem[17]$6457 ($dff) from module board_75e.
Setting constant 0-bit at position 2 on $memory\mem[17]$6457 ($dff) from module board_75e.
Setting constant 0-bit at position 3 on $memory\mem[17]$6457 ($dff) from module board_75e.
Setting constant 1-bit at position 4 on $memory\mem[17]$6457 ($dff) from module board_75e.
Setting constant 1-bit at position 5 on $memory\mem[17]$6457 ($dff) from module board_75e.
Setting constant 1-bit at position 6 on $memory\mem[17]$6457 ($dff) from module board_75e.
Setting constant 0-bit at position 7 on $memory\mem[17]$6457 ($dff) from module board_75e.
Handling const CLK on $memory\mem[18]$6459 ($dff) from module board_75e (removing D path).
Setting constant 0-bit at position 0 on $memory\mem[18]$6459 ($dff) from module board_75e.
Setting constant 0-bit at position 1 on $memory\mem[18]$6459 ($dff) from module board_75e.
Setting constant 1-bit at position 2 on $memory\mem[18]$6459 ($dff) from module board_75e.
Setting constant 0-bit at position 3 on $memory\mem[18]$6459 ($dff) from module board_75e.
Setting constant 1-bit at position 4 on $memory\mem[18]$6459 ($dff) from module board_75e.
Setting constant 1-bit at position 5 on $memory\mem[18]$6459 ($dff) from module board_75e.
Setting constant 1-bit at position 6 on $memory\mem[18]$6459 ($dff) from module board_75e.
Setting constant 0-bit at position 7 on $memory\mem[18]$6459 ($dff) from module board_75e.
Handling const CLK on $memory\mem[19]$6461 ($dff) from module board_75e (removing D path).
Setting constant 0-bit at position 0 on $memory\mem[19]$6461 ($dff) from module board_75e.
Setting constant 0-bit at position 1 on $memory\mem[19]$6461 ($dff) from module board_75e.
Setting constant 0-bit at position 2 on $memory\mem[19]$6461 ($dff) from module board_75e.
Setting constant 0-bit at position 3 on $memory\mem[19]$6461 ($dff) from module board_75e.
Setting constant 0-bit at position 4 on $memory\mem[19]$6461 ($dff) from module board_75e.
Setting constant 1-bit at position 5 on $memory\mem[19]$6461 ($dff) from module board_75e.
Setting constant 0-bit at position 6 on $memory\mem[19]$6461 ($dff) from module board_75e.
Setting constant 0-bit at position 7 on $memory\mem[19]$6461 ($dff) from module board_75e.
Handling const CLK on $memory\mem[20]$6463 ($dff) from module board_75e (removing D path).
Setting constant 0-bit at position 0 on $memory\mem[20]$6463 ($dff) from module board_75e.
Setting constant 1-bit at position 1 on $memory\mem[20]$6463 ($dff) from module board_75e.
Setting constant 0-bit at position 2 on $memory\mem[20]$6463 ($dff) from module board_75e.
Setting constant 0-bit at position 3 on $memory\mem[20]$6463 ($dff) from module board_75e.
Setting constant 1-bit at position 4 on $memory\mem[20]$6463 ($dff) from module board_75e.
Setting constant 1-bit at position 5 on $memory\mem[20]$6463 ($dff) from module board_75e.
Setting constant 0-bit at position 6 on $memory\mem[20]$6463 ($dff) from module board_75e.
Setting constant 0-bit at position 7 on $memory\mem[20]$6463 ($dff) from module board_75e.
Handling const CLK on $memory\mem[21]$6465 ($dff) from module board_75e (removing D path).
Setting constant 0-bit at position 0 on $memory\mem[21]$6465 ($dff) from module board_75e.
Setting constant 0-bit at position 1 on $memory\mem[21]$6465 ($dff) from module board_75e.
Setting constant 0-bit at position 2 on $memory\mem[21]$6465 ($dff) from module board_75e.
Setting constant 0-bit at position 3 on $memory\mem[21]$6465 ($dff) from module board_75e.
Setting constant 1-bit at position 4 on $memory\mem[21]$6465 ($dff) from module board_75e.
Setting constant 1-bit at position 5 on $memory\mem[21]$6465 ($dff) from module board_75e.
Setting constant 0-bit at position 6 on $memory\mem[21]$6465 ($dff) from module board_75e.
Setting constant 0-bit at position 7 on $memory\mem[21]$6465 ($dff) from module board_75e.
Handling const CLK on $memory\mem[22]$6467 ($dff) from module board_75e (removing D path).
Setting constant 0-bit at position 0 on $memory\mem[22]$6467 ($dff) from module board_75e.
Setting constant 1-bit at position 1 on $memory\mem[22]$6467 ($dff) from module board_75e.
Setting constant 0-bit at position 2 on $memory\mem[22]$6467 ($dff) from module board_75e.
Setting constant 0-bit at position 3 on $memory\mem[22]$6467 ($dff) from module board_75e.
Setting constant 1-bit at position 4 on $memory\mem[22]$6467 ($dff) from module board_75e.
Setting constant 1-bit at position 5 on $memory\mem[22]$6467 ($dff) from module board_75e.
Setting constant 0-bit at position 6 on $memory\mem[22]$6467 ($dff) from module board_75e.
Setting constant 0-bit at position 7 on $memory\mem[22]$6467 ($dff) from module board_75e.
Handling const CLK on $memory\mem[23]$6469 ($dff) from module board_75e (removing D path).
Setting constant 1-bit at position 0 on $memory\mem[23]$6469 ($dff) from module board_75e.
Setting constant 1-bit at position 1 on $memory\mem[23]$6469 ($dff) from module board_75e.
Setting constant 0-bit at position 2 on $memory\mem[23]$6469 ($dff) from module board_75e.
Setting constant 0-bit at position 3 on $memory\mem[23]$6469 ($dff) from module board_75e.
Setting constant 1-bit at position 4 on $memory\mem[23]$6469 ($dff) from module board_75e.
Setting constant 1-bit at position 5 on $memory\mem[23]$6469 ($dff) from module board_75e.
Setting constant 0-bit at position 6 on $memory\mem[23]$6469 ($dff) from module board_75e.
Setting constant 0-bit at position 7 on $memory\mem[23]$6469 ($dff) from module board_75e.
Handling const CLK on $memory\mem[24]$6471 ($dff) from module board_75e (removing D path).
Setting constant 1-bit at position 0 on $memory\mem[24]$6471 ($dff) from module board_75e.
Setting constant 0-bit at position 1 on $memory\mem[24]$6471 ($dff) from module board_75e.
Setting constant 1-bit at position 2 on $memory\mem[24]$6471 ($dff) from module board_75e.
Setting constant 1-bit at position 3 on $memory\mem[24]$6471 ($dff) from module board_75e.
Setting constant 0-bit at position 4 on $memory\mem[24]$6471 ($dff) from module board_75e.
Setting constant 1-bit at position 5 on $memory\mem[24]$6471 ($dff) from module board_75e.
Setting constant 0-bit at position 6 on $memory\mem[24]$6471 ($dff) from module board_75e.
Setting constant 0-bit at position 7 on $memory\mem[24]$6471 ($dff) from module board_75e.
Handling const CLK on $memory\mem[25]$6473 ($dff) from module board_75e (removing D path).
Setting constant 0-bit at position 0 on $memory\mem[25]$6473 ($dff) from module board_75e.
Setting constant 0-bit at position 1 on $memory\mem[25]$6473 ($dff) from module board_75e.
Setting constant 0-bit at position 2 on $memory\mem[25]$6473 ($dff) from module board_75e.
Setting constant 0-bit at position 3 on $memory\mem[25]$6473 ($dff) from module board_75e.
Setting constant 1-bit at position 4 on $memory\mem[25]$6473 ($dff) from module board_75e.
Setting constant 1-bit at position 5 on $memory\mem[25]$6473 ($dff) from module board_75e.
Setting constant 0-bit at position 6 on $memory\mem[25]$6473 ($dff) from module board_75e.
Setting constant 0-bit at position 7 on $memory\mem[25]$6473 ($dff) from module board_75e.
Handling const CLK on $memory\mem[26]$6475 ($dff) from module board_75e (removing D path).
Setting constant 1-bit at position 0 on $memory\mem[26]$6475 ($dff) from module board_75e.
Setting constant 0-bit at position 1 on $memory\mem[26]$6475 ($dff) from module board_75e.
Setting constant 1-bit at position 2 on $memory\mem[26]$6475 ($dff) from module board_75e.
Setting constant 0-bit at position 3 on $memory\mem[26]$6475 ($dff) from module board_75e.
Setting constant 1-bit at position 4 on $memory\mem[26]$6475 ($dff) from module board_75e.
Setting constant 1-bit at position 5 on $memory\mem[26]$6475 ($dff) from module board_75e.
Setting constant 0-bit at position 6 on $memory\mem[26]$6475 ($dff) from module board_75e.
Setting constant 0-bit at position 7 on $memory\mem[26]$6475 ($dff) from module board_75e.
Handling const CLK on $memory\mem[27]$6477 ($dff) from module board_75e (removing D path).
Setting constant 1-bit at position 0 on $memory\mem[27]$6477 ($dff) from module board_75e.
Setting constant 0-bit at position 1 on $memory\mem[27]$6477 ($dff) from module board_75e.
Setting constant 1-bit at position 2 on $memory\mem[27]$6477 ($dff) from module board_75e.
Setting constant 1-bit at position 3 on $memory\mem[27]$6477 ($dff) from module board_75e.
Setting constant 0-bit at position 4 on $memory\mem[27]$6477 ($dff) from module board_75e.
Setting constant 1-bit at position 5 on $memory\mem[27]$6477 ($dff) from module board_75e.
Setting constant 0-bit at position 6 on $memory\mem[27]$6477 ($dff) from module board_75e.
Setting constant 0-bit at position 7 on $memory\mem[27]$6477 ($dff) from module board_75e.
Handling const CLK on $memory\mem[28]$6479 ($dff) from module board_75e (removing D path).
Setting constant 1-bit at position 0 on $memory\mem[28]$6479 ($dff) from module board_75e.
Setting constant 1-bit at position 1 on $memory\mem[28]$6479 ($dff) from module board_75e.
Setting constant 0-bit at position 2 on $memory\mem[28]$6479 ($dff) from module board_75e.
Setting constant 0-bit at position 3 on $memory\mem[28]$6479 ($dff) from module board_75e.
Setting constant 1-bit at position 4 on $memory\mem[28]$6479 ($dff) from module board_75e.
Setting constant 1-bit at position 5 on $memory\mem[28]$6479 ($dff) from module board_75e.
Setting constant 0-bit at position 6 on $memory\mem[28]$6479 ($dff) from module board_75e.
Setting constant 0-bit at position 7 on $memory\mem[28]$6479 ($dff) from module board_75e.
Handling const CLK on $memory\mem[29]$6481 ($dff) from module board_75e (removing D path).
Setting constant 1-bit at position 0 on $memory\mem[29]$6481 ($dff) from module board_75e.
Setting constant 0-bit at position 1 on $memory\mem[29]$6481 ($dff) from module board_75e.
Setting constant 0-bit at position 2 on $memory\mem[29]$6481 ($dff) from module board_75e.
Setting constant 0-bit at position 3 on $memory\mem[29]$6481 ($dff) from module board_75e.
Setting constant 1-bit at position 4 on $memory\mem[29]$6481 ($dff) from module board_75e.
Setting constant 1-bit at position 5 on $memory\mem[29]$6481 ($dff) from module board_75e.
Setting constant 0-bit at position 6 on $memory\mem[29]$6481 ($dff) from module board_75e.
Setting constant 0-bit at position 7 on $memory\mem[29]$6481 ($dff) from module board_75e.
Handling const CLK on $memory\mem[30]$6483 ($dff) from module board_75e (removing D path).
Setting constant 0-bit at position 0 on $memory\mem[30]$6483 ($dff) from module board_75e.
Setting constant 0-bit at position 1 on $memory\mem[30]$6483 ($dff) from module board_75e.
Setting constant 0-bit at position 2 on $memory\mem[30]$6483 ($dff) from module board_75e.
Setting constant 0-bit at position 3 on $memory\mem[30]$6483 ($dff) from module board_75e.
Setting constant 0-bit at position 4 on $memory\mem[30]$6483 ($dff) from module board_75e.
Setting constant 1-bit at position 5 on $memory\mem[30]$6483 ($dff) from module board_75e.
Setting constant 0-bit at position 6 on $memory\mem[30]$6483 ($dff) from module board_75e.
Setting constant 0-bit at position 7 on $memory\mem[30]$6483 ($dff) from module board_75e.
Handling const CLK on $memory\mem[31]$6485 ($dff) from module board_75e (removing D path).
Setting constant 0-bit at position 0 on $memory\mem[31]$6485 ($dff) from module board_75e.
Setting constant 0-bit at position 1 on $memory\mem[31]$6485 ($dff) from module board_75e.
Setting constant 0-bit at position 2 on $memory\mem[31]$6485 ($dff) from module board_75e.
Setting constant 0-bit at position 3 on $memory\mem[31]$6485 ($dff) from module board_75e.
Setting constant 1-bit at position 4 on $memory\mem[31]$6485 ($dff) from module board_75e.
Setting constant 1-bit at position 5 on $memory\mem[31]$6485 ($dff) from module board_75e.
Setting constant 0-bit at position 6 on $memory\mem[31]$6485 ($dff) from module board_75e.
Setting constant 0-bit at position 7 on $memory\mem[31]$6485 ($dff) from module board_75e.
Handling const CLK on $memory\mem[32]$6487 ($dff) from module board_75e (removing D path).
Setting constant 1-bit at position 0 on $memory\mem[32]$6487 ($dff) from module board_75e.
Setting constant 0-bit at position 1 on $memory\mem[32]$6487 ($dff) from module board_75e.
Setting constant 0-bit at position 2 on $memory\mem[32]$6487 ($dff) from module board_75e.
Setting constant 1-bit at position 3 on $memory\mem[32]$6487 ($dff) from module board_75e.
Setting constant 1-bit at position 4 on $memory\mem[32]$6487 ($dff) from module board_75e.
Setting constant 1-bit at position 5 on $memory\mem[32]$6487 ($dff) from module board_75e.
Setting constant 0-bit at position 6 on $memory\mem[32]$6487 ($dff) from module board_75e.
Setting constant 0-bit at position 7 on $memory\mem[32]$6487 ($dff) from module board_75e.
Handling const CLK on $memory\mem[33]$6489 ($dff) from module board_75e (removing D path).
Setting constant 0-bit at position 0 on $memory\mem[33]$6489 ($dff) from module board_75e.
Setting constant 1-bit at position 1 on $memory\mem[33]$6489 ($dff) from module board_75e.
Setting constant 0-bit at position 2 on $memory\mem[33]$6489 ($dff) from module board_75e.
Setting constant 1-bit at position 3 on $memory\mem[33]$6489 ($dff) from module board_75e.
Setting constant 1-bit at position 4 on $memory\mem[33]$6489 ($dff) from module board_75e.
Setting constant 1-bit at position 5 on $memory\mem[33]$6489 ($dff) from module board_75e.
Setting constant 0-bit at position 6 on $memory\mem[33]$6489 ($dff) from module board_75e.
Setting constant 0-bit at position 7 on $memory\mem[33]$6489 ($dff) from module board_75e.
Handling const CLK on $memory\mem[34]$6491 ($dff) from module board_75e (removing D path).
Setting constant 1-bit at position 0 on $memory\mem[34]$6491 ($dff) from module board_75e.
Setting constant 0-bit at position 1 on $memory\mem[34]$6491 ($dff) from module board_75e.
Setting constant 1-bit at position 2 on $memory\mem[34]$6491 ($dff) from module board_75e.
Setting constant 0-bit at position 3 on $memory\mem[34]$6491 ($dff) from module board_75e.
Setting constant 1-bit at position 4 on $memory\mem[34]$6491 ($dff) from module board_75e.
Setting constant 1-bit at position 5 on $memory\mem[34]$6491 ($dff) from module board_75e.
Setting constant 0-bit at position 6 on $memory\mem[34]$6491 ($dff) from module board_75e.
Setting constant 0-bit at position 7 on $memory\mem[34]$6491 ($dff) from module board_75e.
Handling const CLK on $memory\mem[35]$6493 ($dff) from module board_75e (removing D path).
Setting constant 1-bit at position 0 on $memory\mem[35]$6493 ($dff) from module board_75e.
Setting constant 0-bit at position 1 on $memory\mem[35]$6493 ($dff) from module board_75e.
Setting constant 0-bit at position 2 on $memory\mem[35]$6493 ($dff) from module board_75e.
Setting constant 1-bit at position 3 on $memory\mem[35]$6493 ($dff) from module board_75e.
Setting constant 1-bit at position 4 on $memory\mem[35]$6493 ($dff) from module board_75e.
Setting constant 1-bit at position 5 on $memory\mem[35]$6493 ($dff) from module board_75e.
Setting constant 0-bit at position 6 on $memory\mem[35]$6493 ($dff) from module board_75e.
Setting constant 0-bit at position 7 on $memory\mem[35]$6493 ($dff) from module board_75e.
Handling const CLK on $memory\mem[36]$6495 ($dff) from module board_75e (removing D path).
Setting constant 0-bit at position 0 on $memory\mem[36]$6495 ($dff) from module board_75e.
Setting constant 1-bit at position 1 on $memory\mem[36]$6495 ($dff) from module board_75e.
Setting constant 0-bit at position 2 on $memory\mem[36]$6495 ($dff) from module board_75e.
Setting constant 1-bit at position 3 on $memory\mem[36]$6495 ($dff) from module board_75e.
Setting constant 1-bit at position 4 on $memory\mem[36]$6495 ($dff) from module board_75e.
Setting constant 1-bit at position 5 on $memory\mem[36]$6495 ($dff) from module board_75e.
Setting constant 0-bit at position 6 on $memory\mem[36]$6495 ($dff) from module board_75e.
Setting constant 0-bit at position 7 on $memory\mem[36]$6495 ($dff) from module board_75e.
Handling const CLK on $memory\mem[37]$6497 ($dff) from module board_75e (removing D path).
Setting constant 0-bit at position 0 on $memory\mem[37]$6497 ($dff) from module board_75e.
Setting constant 1-bit at position 1 on $memory\mem[37]$6497 ($dff) from module board_75e.
Setting constant 0-bit at position 2 on $memory\mem[37]$6497 ($dff) from module board_75e.
Setting constant 0-bit at position 3 on $memory\mem[37]$6497 ($dff) from module board_75e.
Setting constant 1-bit at position 4 on $memory\mem[37]$6497 ($dff) from module board_75e.
Setting constant 1-bit at position 5 on $memory\mem[37]$6497 ($dff) from module board_75e.
Setting constant 0-bit at position 6 on $memory\mem[37]$6497 ($dff) from module board_75e.
Setting constant 0-bit at position 7 on $memory\mem[37]$6497 ($dff) from module board_75e.
Handling const CLK on $memory\mem[38]$6499 ($dff) from module board_75e (removing D path).
Setting constant 0-bit at position 0 on $memory\mem[38]$6499 ($dff) from module board_75e.
Setting constant 0-bit at position 1 on $memory\mem[38]$6499 ($dff) from module board_75e.
Setting constant 1-bit at position 2 on $memory\mem[38]$6499 ($dff) from module board_75e.
Setting constant 0-bit at position 3 on $memory\mem[38]$6499 ($dff) from module board_75e.
Setting constant 1-bit at position 4 on $memory\mem[38]$6499 ($dff) from module board_75e.
Setting constant 1-bit at position 5 on $memory\mem[38]$6499 ($dff) from module board_75e.
Setting constant 0-bit at position 6 on $memory\mem[38]$6499 ($dff) from module board_75e.
Setting constant 0-bit at position 7 on $memory\mem[38]$6499 ($dff) from module board_75e.
Handling const CLK on $memory\mem[39]$6501 ($dff) from module board_75e (removing D path).
Setting constant 0-bit at position 0 on $memory\mem[39]$6501 ($dff) from module board_75e.
Setting constant 0-bit at position 1 on $memory\mem[39]$6501 ($dff) from module board_75e.
Setting constant 0-bit at position 2 on $memory\mem[39]$6501 ($dff) from module board_75e.
Setting constant 0-bit at position 3 on $memory\mem[39]$6501 ($dff) from module board_75e.
Setting constant 0-bit at position 4 on $memory\mem[39]$6501 ($dff) from module board_75e.
Setting constant 0-bit at position 5 on $memory\mem[39]$6501 ($dff) from module board_75e.
Setting constant 0-bit at position 6 on $memory\mem[39]$6501 ($dff) from module board_75e.
Setting constant 0-bit at position 7 on $memory\mem[39]$6501 ($dff) from module board_75e.

22.33.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \board_75e..
Removed 0 unused cells and 126 unused wires.

22.33.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module board_75e.

22.33.9. Rerunning OPT passes. (Maybe there is more to do..)

22.33.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \board_75e..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

22.33.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \board_75e.
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][0]$6596:
      Old ports: A=8'01001100, B=8'01101001, Y=$memory\mem$rdmux[0][4][0]$a$6549
      New ports: A=2'10, B=2'01, Y={ $memory\mem$rdmux[0][4][0]$a$6549 [2] $memory\mem$rdmux[0][4][0]$a$6549 [0] }
      New connections: { $memory\mem$rdmux[0][4][0]$a$6549 [7:3] $memory\mem$rdmux[0][4][0]$a$6549 [1] } = { 2'01 $memory\mem$rdmux[0][4][0]$a$6549 [0] 3'010 }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][10]$6626:
      Old ports: A=8'00110010, B=8'00110000, Y=$memory\mem$rdmux[0][4][5]$a$6564
      New ports: A=1'1, B=1'0, Y=$memory\mem$rdmux[0][4][5]$a$6564 [1]
      New connections: { $memory\mem$rdmux[0][4][5]$a$6564 [7:2] $memory\mem$rdmux[0][4][5]$a$6564 [0] } = 7'0011000
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][11]$6629:
      Old ports: A=8'00110010, B=8'00110011, Y=$memory\mem$rdmux[0][4][5]$b$6565
      New ports: A=1'0, B=1'1, Y=$memory\mem$rdmux[0][4][5]$b$6565 [0]
      New connections: $memory\mem$rdmux[0][4][5]$b$6565 [7:1] = 7'0011001
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][12]$6632:
      Old ports: A=8'00101101, B=8'00110000, Y=$memory\mem$rdmux[0][4][6]$a$6567
      New ports: A=2'01, B=2'10, Y={ $memory\mem$rdmux[0][4][6]$a$6567 [4] $memory\mem$rdmux[0][4][6]$a$6567 [0] }
      New connections: { $memory\mem$rdmux[0][4][6]$a$6567 [7:5] $memory\mem$rdmux[0][4][6]$a$6567 [3:1] } = { 3'001 $memory\mem$rdmux[0][4][6]$a$6567 [0] $memory\mem$rdmux[0][4][6]$a$6567 [0] 1'0 }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][13]$6635:
      Old ports: A=8'00110101, B=8'00101101, Y=$memory\mem$rdmux[0][4][6]$b$6568
      New ports: A=2'10, B=2'01, Y=$memory\mem$rdmux[0][4][6]$b$6568 [4:3]
      New connections: { $memory\mem$rdmux[0][4][6]$b$6568 [7:5] $memory\mem$rdmux[0][4][6]$b$6568 [2:0] } = 6'001101
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][14]$6638:
      Old ports: A=8'00110011, B=8'00110001, Y=$memory\mem$rdmux[0][4][7]$a$6570
      New ports: A=1'1, B=1'0, Y=$memory\mem$rdmux[0][4][7]$a$6570 [1]
      New connections: { $memory\mem$rdmux[0][4][7]$a$6570 [7:2] $memory\mem$rdmux[0][4][7]$a$6570 [0] } = 7'0011001
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][15]$6641:
      Old ports: A=8'00100000, B=8'00110000, Y=$memory\mem$rdmux[0][4][7]$b$6571
      New ports: A=1'0, B=1'1, Y=$memory\mem$rdmux[0][4][7]$b$6571 [4]
      New connections: { $memory\mem$rdmux[0][4][7]$b$6571 [7:5] $memory\mem$rdmux[0][4][7]$b$6571 [3:0] } = 7'0010000
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][16]$6644:
      Old ports: A=8'00111001, B=8'00111010, Y=$memory\mem$rdmux[0][4][8]$a$6573
      New ports: A=2'01, B=2'10, Y=$memory\mem$rdmux[0][4][8]$a$6573 [1:0]
      New connections: $memory\mem$rdmux[0][4][8]$a$6573 [7:2] = 6'001110
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][17]$6647:
      Old ports: A=8'00110101, B=8'00111001, Y=$memory\mem$rdmux[0][4][8]$b$6574
      New ports: A=2'01, B=2'10, Y=$memory\mem$rdmux[0][4][8]$b$6574 [3:2]
      New connections: { $memory\mem$rdmux[0][4][8]$b$6574 [7:4] $memory\mem$rdmux[0][4][8]$b$6574 [1:0] } = 6'001101
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][18]$6650:
      Old ports: A=8'00111010, B=8'00110010, Y=$memory\mem$rdmux[0][4][9]$a$6576
      New ports: A=1'1, B=1'0, Y=$memory\mem$rdmux[0][4][9]$a$6576 [3]
      New connections: { $memory\mem$rdmux[0][4][9]$a$6576 [7:4] $memory\mem$rdmux[0][4][9]$a$6576 [2:0] } = 7'0011010
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][19]$6653:
      Old ports: A=8'00110100, B=8'00000000, Y=$memory\mem$rdmux[0][4][9]$b$6577
      New ports: A=1'1, B=1'0, Y=$memory\mem$rdmux[0][4][9]$b$6577 [2]
      New connections: { $memory\mem$rdmux[0][4][9]$b$6577 [7:3] $memory\mem$rdmux[0][4][9]$b$6577 [1:0] } = { 2'00 $memory\mem$rdmux[0][4][9]$b$6577 [2] $memory\mem$rdmux[0][4][9]$b$6577 [2] 3'000 }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][1]$6599:
      Old ports: A=8'01110100, B=8'01100101, Y=$memory\mem$rdmux[0][4][0]$b$6550
      New ports: A=2'10, B=2'01, Y={ $memory\mem$rdmux[0][4][0]$b$6550 [4] $memory\mem$rdmux[0][4][0]$b$6550 [0] }
      New connections: { $memory\mem$rdmux[0][4][0]$b$6550 [7:5] $memory\mem$rdmux[0][4][0]$b$6550 [3:1] } = 6'011010
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][2]$6602:
      Old ports: A=8'01011000, B=8'00100000, Y=$memory\mem$rdmux[0][4][1]$a$6552
      New ports: A=2'01, B=2'10, Y={ $memory\mem$rdmux[0][4][1]$a$6552 [5] $memory\mem$rdmux[0][4][1]$a$6552 [3] }
      New connections: { $memory\mem$rdmux[0][4][1]$a$6552 [7:6] $memory\mem$rdmux[0][4][1]$a$6552 [4] $memory\mem$rdmux[0][4][1]$a$6552 [2:0] } = { 1'0 $memory\mem$rdmux[0][4][1]$a$6552 [3] $memory\mem$rdmux[0][4][1]$a$6552 [3] 3'000 }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][3]$6605:
      Old ports: A=8'01000011, B=8'01010000, Y=$memory\mem$rdmux[0][4][1]$b$6553
      New ports: A=2'01, B=2'10, Y={ $memory\mem$rdmux[0][4][1]$b$6553 [4] $memory\mem$rdmux[0][4][1]$b$6553 [0] }
      New connections: { $memory\mem$rdmux[0][4][1]$b$6553 [7:5] $memory\mem$rdmux[0][4][1]$b$6553 [3:1] } = { 5'01000 $memory\mem$rdmux[0][4][1]$b$6553 [0] }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][4]$6608:
      Old ports: A=8'01010101, B=8'00100000, Y=$memory\mem$rdmux[0][4][2]$a$6555
      New ports: A=2'01, B=2'10, Y={ $memory\mem$rdmux[0][4][2]$a$6555 [5] $memory\mem$rdmux[0][4][2]$a$6555 [0] }
      New connections: { $memory\mem$rdmux[0][4][2]$a$6555 [7:6] $memory\mem$rdmux[0][4][2]$a$6555 [4:1] } = { 1'0 $memory\mem$rdmux[0][4][2]$a$6555 [0] $memory\mem$rdmux[0][4][2]$a$6555 [0] 1'0 $memory\mem$rdmux[0][4][2]$a$6555 [0] 1'0 }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][5]$6611:
      Old ports: A=8'01100011, B=8'01100001, Y=$memory\mem$rdmux[0][4][2]$b$6556
      New ports: A=1'1, B=1'0, Y=$memory\mem$rdmux[0][4][2]$b$6556 [1]
      New connections: { $memory\mem$rdmux[0][4][2]$b$6556 [7:2] $memory\mem$rdmux[0][4][2]$b$6556 [0] } = 7'0110001
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][6]$6614:
      Old ports: A=8'01101001, B=8'01101110, Y=$memory\mem$rdmux[0][4][3]$a$6558
      New ports: A=2'01, B=2'10, Y=$memory\mem$rdmux[0][4][3]$a$6558 [1:0]
      New connections: $memory\mem$rdmux[0][4][3]$a$6558 [7:2] = { 5'01101 $memory\mem$rdmux[0][4][3]$a$6558 [1] }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][7]$6617:
      Old ports: A=8'01011111, B=8'01110100, Y=$memory\mem$rdmux[0][4][3]$b$6559
      New ports: A=2'01, B=2'10, Y={ $memory\mem$rdmux[0][4][3]$b$6559 [5] $memory\mem$rdmux[0][4][3]$b$6559 [0] }
      New connections: { $memory\mem$rdmux[0][4][3]$b$6559 [7:6] $memory\mem$rdmux[0][4][3]$b$6559 [4:1] } = { 3'011 $memory\mem$rdmux[0][4][3]$b$6559 [0] 1'1 $memory\mem$rdmux[0][4][3]$b$6559 [0] }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][8]$6620:
      Old ports: A=8'01100101, B=8'01110011, Y=$memory\mem$rdmux[0][4][4]$a$6561
      New ports: A=2'10, B=2'01, Y=$memory\mem$rdmux[0][4][4]$a$6561 [2:1]
      New connections: { $memory\mem$rdmux[0][4][4]$a$6561 [7:3] $memory\mem$rdmux[0][4][4]$a$6561 [0] } = { 3'011 $memory\mem$rdmux[0][4][4]$a$6561 [1] 2'01 }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][9]$6623:
      Old ports: A=8'01110100, B=8'00100000, Y=$memory\mem$rdmux[0][4][4]$b$6562
      New ports: A=1'1, B=1'0, Y=$memory\mem$rdmux[0][4][4]$b$6562 [2]
      New connections: { $memory\mem$rdmux[0][4][4]$b$6562 [7:3] $memory\mem$rdmux[0][4][4]$b$6562 [1:0] } = { 1'0 $memory\mem$rdmux[0][4][4]$b$6562 [2] 1'1 $memory\mem$rdmux[0][4][4]$b$6562 [2] 3'000 }
  Optimizing cells in module \board_75e.
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][0]$6548:
      Old ports: A=$memory\mem$rdmux[0][4][0]$a$6549, B=$memory\mem$rdmux[0][4][0]$b$6550, Y=$memory\mem$rdmux[0][3][0]$a$6525
      New ports: A={ $memory\mem$rdmux[0][4][0]$a$6549 [0] 2'01 $memory\mem$rdmux[0][4][0]$a$6549 [2] $memory\mem$rdmux[0][4][0]$a$6549 [0] }, B={ 1'1 $memory\mem$rdmux[0][4][0]$b$6550 [4] 2'01 $memory\mem$rdmux[0][4][0]$b$6550 [0] }, Y={ $memory\mem$rdmux[0][3][0]$a$6525 [5:2] $memory\mem$rdmux[0][3][0]$a$6525 [0] }
      New connections: { $memory\mem$rdmux[0][3][0]$a$6525 [7:6] $memory\mem$rdmux[0][3][0]$a$6525 [1] } = 3'010
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][1]$6551:
      Old ports: A=$memory\mem$rdmux[0][4][1]$a$6552, B=$memory\mem$rdmux[0][4][1]$b$6553, Y=$memory\mem$rdmux[0][3][0]$b$6526
      New ports: A={ $memory\mem$rdmux[0][4][1]$a$6552 [3] $memory\mem$rdmux[0][4][1]$a$6552 [5] $memory\mem$rdmux[0][4][1]$a$6552 [3] $memory\mem$rdmux[0][4][1]$a$6552 [3] 1'0 }, B={ 2'10 $memory\mem$rdmux[0][4][1]$b$6553 [4] 1'0 $memory\mem$rdmux[0][4][1]$b$6553 [0] }, Y={ $memory\mem$rdmux[0][3][0]$b$6526 [6:3] $memory\mem$rdmux[0][3][0]$b$6526 [0] }
      New connections: { $memory\mem$rdmux[0][3][0]$b$6526 [7] $memory\mem$rdmux[0][3][0]$b$6526 [2:1] } = { 2'00 $memory\mem$rdmux[0][3][0]$b$6526 [0] }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][2]$6554:
      Old ports: A=$memory\mem$rdmux[0][4][2]$a$6555, B=$memory\mem$rdmux[0][4][2]$b$6556, Y=$memory\mem$rdmux[0][3][1]$a$6528
      New ports: A={ $memory\mem$rdmux[0][4][2]$a$6555 [5] $memory\mem$rdmux[0][4][2]$a$6555 [0] 1'0 $memory\mem$rdmux[0][4][2]$a$6555 [0] }, B={ 2'10 $memory\mem$rdmux[0][4][2]$b$6556 [1] 1'1 }, Y={ $memory\mem$rdmux[0][3][1]$a$6528 [5] $memory\mem$rdmux[0][3][1]$a$6528 [2:0] }
      New connections: { $memory\mem$rdmux[0][3][1]$a$6528 [7:6] $memory\mem$rdmux[0][3][1]$a$6528 [4:3] } = { 1'0 $memory\mem$rdmux[0][3][1]$a$6528 [0] $memory\mem$rdmux[0][3][1]$a$6528 [2] 1'0 }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][3]$6557:
      Old ports: A=$memory\mem$rdmux[0][4][3]$a$6558, B=$memory\mem$rdmux[0][4][3]$b$6559, Y=$memory\mem$rdmux[0][3][1]$b$6529
      New ports: A={ 3'101 $memory\mem$rdmux[0][4][3]$a$6558 [1] $memory\mem$rdmux[0][4][3]$a$6558 [1:0] }, B={ $memory\mem$rdmux[0][4][3]$b$6559 [5] 1'1 $memory\mem$rdmux[0][4][3]$b$6559 [0] 1'1 $memory\mem$rdmux[0][4][3]$b$6559 [0] $memory\mem$rdmux[0][4][3]$b$6559 [0] }, Y=$memory\mem$rdmux[0][3][1]$b$6529 [5:0]
      New connections: $memory\mem$rdmux[0][3][1]$b$6529 [7:6] = 2'01
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][4]$6560:
      Old ports: A=$memory\mem$rdmux[0][4][4]$a$6561, B=$memory\mem$rdmux[0][4][4]$b$6562, Y=$memory\mem$rdmux[0][3][2]$a$6531
      New ports: A={ 1'1 $memory\mem$rdmux[0][4][4]$a$6561 [1] $memory\mem$rdmux[0][4][4]$a$6561 [2:1] 1'1 }, B={ $memory\mem$rdmux[0][4][4]$b$6562 [2] $memory\mem$rdmux[0][4][4]$b$6562 [2] $memory\mem$rdmux[0][4][4]$b$6562 [2] 2'00 }, Y={ $memory\mem$rdmux[0][3][2]$a$6531 [6] $memory\mem$rdmux[0][3][2]$a$6531 [4] $memory\mem$rdmux[0][3][2]$a$6531 [2:0] }
      New connections: { $memory\mem$rdmux[0][3][2]$a$6531 [7] $memory\mem$rdmux[0][3][2]$a$6531 [5] $memory\mem$rdmux[0][3][2]$a$6531 [3] } = 3'010
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][5]$6563:
      Old ports: A=$memory\mem$rdmux[0][4][5]$a$6564, B=$memory\mem$rdmux[0][4][5]$b$6565, Y=$memory\mem$rdmux[0][3][2]$b$6532
      New ports: A={ $memory\mem$rdmux[0][4][5]$a$6564 [1] 1'0 }, B={ 1'1 $memory\mem$rdmux[0][4][5]$b$6565 [0] }, Y=$memory\mem$rdmux[0][3][2]$b$6532 [1:0]
      New connections: $memory\mem$rdmux[0][3][2]$b$6532 [7:2] = 6'001100
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][6]$6566:
      Old ports: A=$memory\mem$rdmux[0][4][6]$a$6567, B=$memory\mem$rdmux[0][4][6]$b$6568, Y=$memory\mem$rdmux[0][3][3]$a$6534
      New ports: A={ $memory\mem$rdmux[0][4][6]$a$6567 [4] $memory\mem$rdmux[0][4][6]$a$6567 [0] $memory\mem$rdmux[0][4][6]$a$6567 [0] }, B={ $memory\mem$rdmux[0][4][6]$b$6568 [4:3] 1'1 }, Y={ $memory\mem$rdmux[0][3][3]$a$6534 [4:3] $memory\mem$rdmux[0][3][3]$a$6534 [0] }
      New connections: { $memory\mem$rdmux[0][3][3]$a$6534 [7:5] $memory\mem$rdmux[0][3][3]$a$6534 [2:1] } = { 3'001 $memory\mem$rdmux[0][3][3]$a$6534 [0] 1'0 }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][7]$6569:
      Old ports: A=$memory\mem$rdmux[0][4][7]$a$6570, B=$memory\mem$rdmux[0][4][7]$b$6571, Y=$memory\mem$rdmux[0][3][3]$b$6535
      New ports: A={ 1'1 $memory\mem$rdmux[0][4][7]$a$6570 [1] 1'1 }, B={ $memory\mem$rdmux[0][4][7]$b$6571 [4] 2'00 }, Y={ $memory\mem$rdmux[0][3][3]$b$6535 [4] $memory\mem$rdmux[0][3][3]$b$6535 [1:0] }
      New connections: { $memory\mem$rdmux[0][3][3]$b$6535 [7:5] $memory\mem$rdmux[0][3][3]$b$6535 [3:2] } = 5'00100
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][8]$6572:
      Old ports: A=$memory\mem$rdmux[0][4][8]$a$6573, B=$memory\mem$rdmux[0][4][8]$b$6574, Y=$memory\mem$rdmux[0][3][4]$a$6537
      New ports: A={ 2'10 $memory\mem$rdmux[0][4][8]$a$6573 [1:0] }, B={ $memory\mem$rdmux[0][4][8]$b$6574 [3:2] 2'01 }, Y=$memory\mem$rdmux[0][3][4]$a$6537 [3:0]
      New connections: $memory\mem$rdmux[0][3][4]$a$6537 [7:4] = 4'0011
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][9]$6575:
      Old ports: A=$memory\mem$rdmux[0][4][9]$a$6576, B=$memory\mem$rdmux[0][4][9]$b$6577, Y=$memory\mem$rdmux[0][3][4]$b$6538
      New ports: A={ 1'1 $memory\mem$rdmux[0][4][9]$a$6576 [3] 2'01 }, B={ $memory\mem$rdmux[0][4][9]$b$6577 [2] 1'0 $memory\mem$rdmux[0][4][9]$b$6577 [2] 1'0 }, Y=$memory\mem$rdmux[0][3][4]$b$6538 [4:1]
      New connections: { $memory\mem$rdmux[0][3][4]$b$6538 [7:5] $memory\mem$rdmux[0][3][4]$b$6538 [0] } = { 2'00 $memory\mem$rdmux[0][3][4]$b$6538 [4] 1'0 }
  Optimizing cells in module \board_75e.
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][3][0]$6524:
      Old ports: A=$memory\mem$rdmux[0][3][0]$a$6525, B=$memory\mem$rdmux[0][3][0]$b$6526, Y=$memory\mem$rdmux[0][2][0]$a$6513
      New ports: A={ 1'1 $memory\mem$rdmux[0][3][0]$a$6525 [5:2] 1'0 $memory\mem$rdmux[0][3][0]$a$6525 [0] }, B={ $memory\mem$rdmux[0][3][0]$b$6526 [6:3] 1'0 $memory\mem$rdmux[0][3][0]$b$6526 [0] $memory\mem$rdmux[0][3][0]$b$6526 [0] }, Y=$memory\mem$rdmux[0][2][0]$a$6513 [6:0]
      New connections: $memory\mem$rdmux[0][2][0]$a$6513 [7] = 1'0
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][3][1]$6527:
      Old ports: A=$memory\mem$rdmux[0][3][1]$a$6528, B=$memory\mem$rdmux[0][3][1]$b$6529, Y=$memory\mem$rdmux[0][2][0]$b$6514
      New ports: A={ $memory\mem$rdmux[0][3][1]$a$6528 [0] $memory\mem$rdmux[0][3][1]$a$6528 [5] $memory\mem$rdmux[0][3][1]$a$6528 [2] 1'0 $memory\mem$rdmux[0][3][1]$a$6528 [2:0] }, B={ 1'1 $memory\mem$rdmux[0][3][1]$b$6529 [5:0] }, Y=$memory\mem$rdmux[0][2][0]$b$6514 [6:0]
      New connections: $memory\mem$rdmux[0][2][0]$b$6514 [7] = 1'0
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][3][2]$6530:
      Old ports: A=$memory\mem$rdmux[0][3][2]$a$6531, B=$memory\mem$rdmux[0][3][2]$b$6532, Y=$memory\mem$rdmux[0][2][1]$a$6516
      New ports: A={ $memory\mem$rdmux[0][3][2]$a$6531 [6] $memory\mem$rdmux[0][3][2]$a$6531 [4] $memory\mem$rdmux[0][3][2]$a$6531 [2:0] }, B={ 3'010 $memory\mem$rdmux[0][3][2]$b$6532 [1:0] }, Y={ $memory\mem$rdmux[0][2][1]$a$6516 [6] $memory\mem$rdmux[0][2][1]$a$6516 [4] $memory\mem$rdmux[0][2][1]$a$6516 [2:0] }
      New connections: { $memory\mem$rdmux[0][2][1]$a$6516 [7] $memory\mem$rdmux[0][2][1]$a$6516 [5] $memory\mem$rdmux[0][2][1]$a$6516 [3] } = 3'010
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][3][3]$6533:
      Old ports: A=$memory\mem$rdmux[0][3][3]$a$6534, B=$memory\mem$rdmux[0][3][3]$b$6535, Y=$memory\mem$rdmux[0][2][1]$b$6517
      New ports: A={ $memory\mem$rdmux[0][3][3]$a$6534 [4:3] $memory\mem$rdmux[0][3][3]$a$6534 [0] 1'0 $memory\mem$rdmux[0][3][3]$a$6534 [0] }, B={ $memory\mem$rdmux[0][3][3]$b$6535 [4] 2'00 $memory\mem$rdmux[0][3][3]$b$6535 [1:0] }, Y=$memory\mem$rdmux[0][2][1]$b$6517 [4:0]
      New connections: $memory\mem$rdmux[0][2][1]$b$6517 [7:5] = 3'001
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][3][4]$6536:
      Old ports: A=$memory\mem$rdmux[0][3][4]$a$6537, B=$memory\mem$rdmux[0][3][4]$b$6538, Y=$memory\mem$rdmux[0][2][2]$a$6519
      New ports: A={ 1'1 $memory\mem$rdmux[0][3][4]$a$6537 [3:0] }, B={ $memory\mem$rdmux[0][3][4]$b$6538 [4:1] 1'0 }, Y=$memory\mem$rdmux[0][2][2]$a$6519 [4:0]
      New connections: $memory\mem$rdmux[0][2][2]$a$6519 [7:5] = { 2'00 $memory\mem$rdmux[0][2][2]$a$6519 [4] }
  Optimizing cells in module \board_75e.
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][2][0]$6512:
      Old ports: A=$memory\mem$rdmux[0][2][0]$a$6513, B=$memory\mem$rdmux[0][2][0]$b$6514, Y=$memory\mem$rdmux[0][1][0]$a$6507
      New ports: A=$memory\mem$rdmux[0][2][0]$a$6513 [6:0], B=$memory\mem$rdmux[0][2][0]$b$6514 [6:0], Y=$memory\mem$rdmux[0][1][0]$a$6507 [6:0]
      New connections: $memory\mem$rdmux[0][1][0]$a$6507 [7] = 1'0
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][2][1]$6515:
      Old ports: A=$memory\mem$rdmux[0][2][1]$a$6516, B=$memory\mem$rdmux[0][2][1]$b$6517, Y=$memory\mem$rdmux[0][1][0]$b$6508
      New ports: A={ $memory\mem$rdmux[0][2][1]$a$6516 [6] $memory\mem$rdmux[0][2][1]$a$6516 [4] 1'0 $memory\mem$rdmux[0][2][1]$a$6516 [2:0] }, B={ 1'0 $memory\mem$rdmux[0][2][1]$b$6517 [4:0] }, Y={ $memory\mem$rdmux[0][1][0]$b$6508 [6] $memory\mem$rdmux[0][1][0]$b$6508 [4:0] }
      New connections: { $memory\mem$rdmux[0][1][0]$b$6508 [7] $memory\mem$rdmux[0][1][0]$b$6508 [5] } = 2'01
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][2][2]$6518:
      Old ports: A=$memory\mem$rdmux[0][2][2]$a$6519, B=8'xxxxxxxx, Y=$memory\mem$rdmux[0][1][1]$a$6510
      New ports: A={ 1'0 $memory\mem$rdmux[0][2][2]$a$6519 [4:0] }, B=6'xxxxxx, Y={ $memory\mem$rdmux[0][1][1]$a$6510 [6] $memory\mem$rdmux[0][1][1]$a$6510 [4:0] }
      New connections: { $memory\mem$rdmux[0][1][1]$a$6510 [7] $memory\mem$rdmux[0][1][1]$a$6510 [5] } = { $memory\mem$rdmux[0][1][1]$a$6510 [6] $memory\mem$rdmux[0][1][1]$a$6510 [4] }
  Optimizing cells in module \board_75e.
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][1][0]$6506:
      Old ports: A=$memory\mem$rdmux[0][1][0]$a$6507, B=$memory\mem$rdmux[0][1][0]$b$6508, Y=$memory\mem$rdmux[0][0][0]$a$6504
      New ports: A=$memory\mem$rdmux[0][1][0]$a$6507 [6:0], B={ $memory\mem$rdmux[0][1][0]$b$6508 [6] 1'1 $memory\mem$rdmux[0][1][0]$b$6508 [4:0] }, Y=$memory\mem$rdmux[0][0][0]$a$6504 [6:0]
      New connections: $memory\mem$rdmux[0][0][0]$a$6504 [7] = 1'0
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][1][1]$6509:
      Old ports: A=$memory\mem$rdmux[0][1][1]$a$6510, B=8'xxxxxxxx, Y=$memory\mem$rdmux[0][0][0]$b$6505
      New ports: A={ $memory\mem$rdmux[0][1][1]$a$6510 [6] $memory\mem$rdmux[0][1][1]$a$6510 [4:0] }, B=6'xxxxxx, Y={ $memory\mem$rdmux[0][0][0]$b$6505 [6] $memory\mem$rdmux[0][0][0]$b$6505 [4:0] }
      New connections: { $memory\mem$rdmux[0][0][0]$b$6505 [7] $memory\mem$rdmux[0][0][0]$b$6505 [5] } = { $memory\mem$rdmux[0][0][0]$b$6505 [6] $memory\mem$rdmux[0][0][0]$b$6505 [4] }
  Optimizing cells in module \board_75e.
Performed a total of 40 changes.

22.33.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\board_75e'.
Removed a total of 16 cells.

22.33.13. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 2 on $auto$opt_dff.cc:744:run$5039 ($sdffe) from module board_75e.

22.33.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \board_75e..
Removed 0 unused cells and 16 unused wires.

22.33.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module board_75e.

22.33.16. Rerunning OPT passes. (Maybe there is more to do..)

22.33.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \board_75e..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

22.33.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \board_75e.
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][0]$6548:
      Old ports: A={ $memory\mem$rdmux[0][4][0]$a$6549 [5] 2'01 $memory\mem$rdmux[0][4][0]$a$6549 [2] $memory\mem$rdmux[0][4][0]$a$6549 [5] }, B={ 1'1 $memory\mem$rdmux[0][4][0]$a$6549 [2] 2'01 $memory\mem$rdmux[0][4][0]$a$6549 [5] }, Y={ $memory\mem$rdmux[0][3][0]$a$6525 [5:2] $memory\mem$rdmux[0][3][0]$a$6525 [0] }
      New ports: A={ $memory\mem$rdmux[0][4][0]$a$6549 [5] 2'01 $memory\mem$rdmux[0][4][0]$a$6549 [2] }, B={ 1'1 $memory\mem$rdmux[0][4][0]$a$6549 [2] 2'01 }, Y=$memory\mem$rdmux[0][3][0]$a$6525 [5:2]
      New connections: $memory\mem$rdmux[0][3][0]$a$6525 [0] = $memory\mem$rdmux[0][4][0]$a$6549 [5]
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][3]$6557:
      Old ports: A={ 3'101 $memory\mem$rdmux[0][4][1]$a$6552 [5] $memory\mem$rdmux[0][4][1]$a$6552 [5] $memory\mem$rdmux[0][4][1]$a$6552 [6] }, B={ $memory\mem$rdmux[0][4][1]$a$6552 [5] 1'1 $memory\mem$rdmux[0][4][1]$a$6552 [6] 1'1 $memory\mem$rdmux[0][4][1]$a$6552 [6] $memory\mem$rdmux[0][4][1]$a$6552 [6] }, Y=$memory\mem$rdmux[0][3][1]$b$6529 [5:0]
      New ports: A={ 3'101 $memory\mem$rdmux[0][4][1]$a$6552 [5] $memory\mem$rdmux[0][4][1]$a$6552 [5] }, B={ $memory\mem$rdmux[0][4][1]$a$6552 [5] 1'1 $memory\mem$rdmux[0][4][1]$a$6552 [6] 1'1 $memory\mem$rdmux[0][4][1]$a$6552 [6] }, Y=$memory\mem$rdmux[0][3][1]$b$6529 [5:1]
      New connections: $memory\mem$rdmux[0][3][1]$b$6529 [0] = $memory\mem$rdmux[0][4][1]$a$6552 [6]
  Optimizing cells in module \board_75e.
Performed a total of 2 changes.

22.33.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\board_75e'.
Removed a total of 0 cells.

22.33.20. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $\mem$rdreg[0] ($dff) from module board_75e (D = $memory\mem$rdmux[0][0][0]$b$6505 [7], Q = \builder_csr_bankarray_dat_r [7], rval = 1'0).

22.33.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \board_75e..

22.33.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module board_75e.

22.33.23. Rerunning OPT passes. (Maybe there is more to do..)

22.33.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \board_75e..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

22.33.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \board_75e.
Performed a total of 0 changes.

22.33.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\board_75e'.
Removed a total of 0 cells.

22.33.27. Executing OPT_DFF pass (perform DFF optimizations).

22.33.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \board_75e..

22.33.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module board_75e.

22.33.30. Finished OPT passes. (There is nothing left to do.)

22.34. Executing TECHMAP pass (map to technology primitives).

22.34.1. Executing Verilog-2005 frontend: /home/johan/miniconda3/envs/fpga/bin/../share/yosys/techmap.v
Parsing Verilog input from `/home/johan/miniconda3/envs/fpga/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

22.34.2. Executing Verilog-2005 frontend: /home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v
Parsing Verilog input from `/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_ecp5_alu'.
Successfully finished Verilog frontend.

22.34.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $sdffe.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $dffe.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $sdff.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $logic_not.
Using template $paramod$32a7b7b86c07519b7537abc18e96f0331f97914d\_90_alu for cells of type $alu.
Using template $paramod$32efbfac1c4dc57230cf86180788fdfd12e3b511\_80_ecp5_alu for cells of type $alu.
Using extmapper simplemap for cells of type $sdffce.
Using template $paramod$dc04b7d98e503a7bab16fce2df70e6e2c5ca34d6\_80_ecp5_alu for cells of type $alu.
Using template $paramod$af1685547f150b104f0f074be6fd8c9a4d1cd588\_80_ecp5_alu for cells of type $alu.
Using template $paramod$672a140277c71df8314410f22acc08d55222c3c7\_80_ecp5_alu for cells of type $alu.
Using template $paramod$44a13d10af618e7fbe7b9aad2f6151ffcee1e2fa\_80_ecp5_alu for cells of type $alu.
Using template $paramod$857150d3a9b7fb38b73bbaa31ff652415e553f98\_80_ecp5_alu for cells of type $alu.
Using template $paramod$72f7795a18b8bd21d2def9f98cbb7d0e4ff65a7f\_90_pmux for cells of type $pmux.
Using template $paramod$bf8e268f26361094a16ad6650df0ad1ca719658a\_90_pmux for cells of type $pmux.
Using template $paramod$7433a73939f62b85caa06b2dbffe4eadcc0f64ca\_90_pmux for cells of type $pmux.
Using template $paramod$54d740639e1393b22262823179ff783ea9f17a35\_90_pmux for cells of type $pmux.
Using template $paramod$c5c783b17ab1d780abfad8cfe6563a0a7b47a3b0\_90_pmux for cells of type $pmux.
Using template $paramod$091610cd349a68bd5539cffd7126f0d76e9bca00\_80_ecp5_alu for cells of type $alu.
Using template $paramod$d7c91f8d4ce389beb1bd34b271e05fae2549a2a8\_80_ecp5_alu for cells of type $alu.
Using template $paramod$8b91520f362def1c00b670963e6efa8b0e3adf1f\_80_ecp5_alu for cells of type $alu.
Using template $paramod$00298f3f8094950cb9a5ff2fda48d0d8bde8806c\_80_ecp5_alu for cells of type $alu.
Using template $paramod$1d1e68f77481583066c6d429218f48ea9d5739b3\_90_alu for cells of type $alu.
Using template $paramod$constmap:e5d12fbba425e4a0d5688a069b3e4253e300892a$paramod$637a4751fd1c3bf529ac84abb253c8211d7c587b\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$403d07c18de10cda2ac652a859c56aea81aaf9b5\_80_ecp5_alu for cells of type $alu.
Using extmapper simplemap for cells of type $logic_and.
Using extmapper simplemap for cells of type $logic_or.
Using template $paramod$b0777dc865134c8525a4aa84de8cfa938974cad1\_80_ecp5_alu for cells of type $alu.
Using template $paramod$adbaf76fa5a3091a329503792521395f8ff4d1a4\_90_alu for cells of type $alu.
Using template $paramod$30a6a3eda691e4e16264fbb83b0421b58195fe41\_90_pmux for cells of type $pmux.
Using template $paramod$8fabc56b80a569262acfc42757a02ca0b8e91278\_90_pmux for cells of type $pmux.
Using template $paramod$a04dd9d4d8b430140c4ff94b50470fb380fda2a0\_80_ecp5_alu for cells of type $alu.
Using template $paramod$d8458b3c47920e79a4e96c2be935e3ae586a4c76\_80_ecp5_alu for cells of type $alu.
Using template $paramod$constmap:33b894a087f593659774904bb52656098f4c6cf0$paramod$8adf3a58680218fb6a23e758b618fb2d0a9745b2\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:1ef046be63c9541309f2f19c4ef998a798f64488$paramod$7fe1424d9d826b3a6286885bc851fafa5143be2b\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$e04283ca12514baf3d204c6994bec8f178dd89f8\_80_ecp5_alu for cells of type $alu.
Using template $paramod$6a42b6fefed750f8a1c58eab59479d960557103c\_80_ecp5_alu for cells of type $alu.
Using template $paramod$175e67c02b86e96b1288b9dc100122520d7240d8\_90_alu for cells of type $alu.
Using template $paramod$c96def1cdcef2eee3c62e5dfb7ba2dd09c9f74dd\_90_pmux for cells of type $pmux.
Using template $paramod$a13703aa027da371a1931fc542d213d7de559b19\_90_pmux for cells of type $pmux.
Using template $paramod$cc1e387d9d5ac1d3f6e6bed180038d9c0ac48d0c\_90_pmux for cells of type $pmux.
Using template $paramod$403a3c2fa431a154c52a6a5429d7a6260b5d144f\_80_ecp5_alu for cells of type $alu.
Using extmapper maccmap for cells of type $macc.
  add \lm32_cpu.multiplier.muliplicand (32 bits, unsigned)
  sub $auto$wreduce.cc:454:run$5607 [0] (1 bits, unsigned)
  sub \lm32_cpu.multiplier.multiplier (32 bits, unsigned)
  packed 2 (1) bits / 1 words into adder tree
Using template $paramod$c04af8dbf0e5d1d69bbccb2c7bd8a93fc9ef54dc\_80_ecp5_alu for cells of type $alu.
Using extmapper simplemap for cells of type $lut.
Using template $paramod$eaeb96106163dbf82031649d189817109fe07c69\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $pos.
Using extmapper simplemap for cells of type $xor.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000001 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000010 for cells of type $lcu.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000100001 for cells of type $fa.
Using template $paramod$cc6a978c1b57cdb49efcec348c88d8e28bf1a01f\_80_ecp5_alu for cells of type $alu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000100 for cells of type $lcu.
No more expansions possible.

22.35. Executing OPT pass (performing simple optimizations).

22.35.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module board_75e.

22.35.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\board_75e'.
Removed a total of 894 cells.

22.35.3. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$simplemap.cc:559:simplemap_adffe_sdffe_sdffce$10235 ($_SDFFE_PN0P_) from module board_75e.

22.35.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \board_75e..
Removed 1340 unused cells and 4428 unused wires.

22.35.5. Rerunning OPT passes. (Removed registers in this run.)

22.35.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module board_75e.

22.35.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\board_75e'.
Removed a total of 0 cells.

22.35.8. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$9532 ($_SDFF_PP0_) from module board_75e (D = $procmux$3830.B_AND_S [63], Q = \builder_csr_bankarray_interface4_bank_bus_dat_r [7], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$9531 ($_SDFF_PP0_) from module board_75e (D = $procmux$3830.B_AND_S [62], Q = \builder_csr_bankarray_interface4_bank_bus_dat_r [6], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$9530 ($_SDFF_PP0_) from module board_75e (D = $procmux$3830.B_AND_S [61], Q = \builder_csr_bankarray_interface4_bank_bus_dat_r [5], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$9529 ($_SDFF_PP0_) from module board_75e (D = $procmux$3830.B_AND_S [60], Q = \builder_csr_bankarray_interface4_bank_bus_dat_r [4], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$9528 ($_SDFF_PP0_) from module board_75e (D = $procmux$3830.B_AND_S [59], Q = \builder_csr_bankarray_interface4_bank_bus_dat_r [3], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$9527 ($_SDFF_PP0_) from module board_75e (D = $procmux$3830.B_AND_S [58], Q = \builder_csr_bankarray_interface4_bank_bus_dat_r [2], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$9526 ($_SDFF_PP0_) from module board_75e (D = $procmux$3830.Y_B [1], Q = \builder_csr_bankarray_interface4_bank_bus_dat_r [1], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$9525 ($_SDFF_PP0_) from module board_75e (D = $procmux$3830.Y_B [0], Q = \builder_csr_bankarray_interface4_bank_bus_dat_r [0], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$9524 ($_SDFF_PP0_) from module board_75e (D = $procmux$3857.Y_B [31], Q = \builder_csr_bankarray_interface3_bank_bus_dat_r [31], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$9523 ($_SDFF_PP0_) from module board_75e (D = $procmux$3857.Y_B [30], Q = \builder_csr_bankarray_interface3_bank_bus_dat_r [30], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$9522 ($_SDFF_PP0_) from module board_75e (D = $procmux$3857.Y_B [29], Q = \builder_csr_bankarray_interface3_bank_bus_dat_r [29], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$9521 ($_SDFF_PP0_) from module board_75e (D = $procmux$3857.Y_B [28], Q = \builder_csr_bankarray_interface3_bank_bus_dat_r [28], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$9520 ($_SDFF_PP0_) from module board_75e (D = $procmux$3857.Y_B [27], Q = \builder_csr_bankarray_interface3_bank_bus_dat_r [27], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$9519 ($_SDFF_PP0_) from module board_75e (D = $procmux$3857.Y_B [26], Q = \builder_csr_bankarray_interface3_bank_bus_dat_r [26], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$9518 ($_SDFF_PP0_) from module board_75e (D = $procmux$3857.Y_B [25], Q = \builder_csr_bankarray_interface3_bank_bus_dat_r [25], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$9517 ($_SDFF_PP0_) from module board_75e (D = $procmux$3857.Y_B [24], Q = \builder_csr_bankarray_interface3_bank_bus_dat_r [24], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$9516 ($_SDFF_PP0_) from module board_75e (D = $procmux$3857.Y_B [23], Q = \builder_csr_bankarray_interface3_bank_bus_dat_r [23], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$9515 ($_SDFF_PP0_) from module board_75e (D = $procmux$3857.Y_B [22], Q = \builder_csr_bankarray_interface3_bank_bus_dat_r [22], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$9514 ($_SDFF_PP0_) from module board_75e (D = $procmux$3857.Y_B [21], Q = \builder_csr_bankarray_interface3_bank_bus_dat_r [21], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$9513 ($_SDFF_PP0_) from module board_75e (D = $procmux$3857.Y_B [20], Q = \builder_csr_bankarray_interface3_bank_bus_dat_r [20], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$9512 ($_SDFF_PP0_) from module board_75e (D = $procmux$3857.Y_B [19], Q = \builder_csr_bankarray_interface3_bank_bus_dat_r [19], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$9511 ($_SDFF_PP0_) from module board_75e (D = $procmux$3857.Y_B [18], Q = \builder_csr_bankarray_interface3_bank_bus_dat_r [18], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$9510 ($_SDFF_PP0_) from module board_75e (D = $procmux$3857.Y_B [17], Q = \builder_csr_bankarray_interface3_bank_bus_dat_r [17], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$9509 ($_SDFF_PP0_) from module board_75e (D = $procmux$3857.Y_B [16], Q = \builder_csr_bankarray_interface3_bank_bus_dat_r [16], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$9508 ($_SDFF_PP0_) from module board_75e (D = $procmux$3857.Y_B [15], Q = \builder_csr_bankarray_interface3_bank_bus_dat_r [15], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$9507 ($_SDFF_PP0_) from module board_75e (D = $procmux$3857.Y_B [14], Q = \builder_csr_bankarray_interface3_bank_bus_dat_r [14], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$9506 ($_SDFF_PP0_) from module board_75e (D = $procmux$3857.Y_B [13], Q = \builder_csr_bankarray_interface3_bank_bus_dat_r [13], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$9505 ($_SDFF_PP0_) from module board_75e (D = $procmux$3857.Y_B [12], Q = \builder_csr_bankarray_interface3_bank_bus_dat_r [12], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$9504 ($_SDFF_PP0_) from module board_75e (D = $procmux$3857.Y_B [11], Q = \builder_csr_bankarray_interface3_bank_bus_dat_r [11], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$9503 ($_SDFF_PP0_) from module board_75e (D = $procmux$3857.Y_B [10], Q = \builder_csr_bankarray_interface3_bank_bus_dat_r [10], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$9502 ($_SDFF_PP0_) from module board_75e (D = $procmux$3857.Y_B [9], Q = \builder_csr_bankarray_interface3_bank_bus_dat_r [9], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$9501 ($_SDFF_PP0_) from module board_75e (D = $procmux$3857.Y_B [8], Q = \builder_csr_bankarray_interface3_bank_bus_dat_r [8], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$9500 ($_SDFF_PP0_) from module board_75e (D = $procmux$3857.Y_B [7], Q = \builder_csr_bankarray_interface3_bank_bus_dat_r [7], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$9499 ($_SDFF_PP0_) from module board_75e (D = $procmux$3857.Y_B [6], Q = \builder_csr_bankarray_interface3_bank_bus_dat_r [6], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$9498 ($_SDFF_PP0_) from module board_75e (D = $procmux$3857.Y_B [5], Q = \builder_csr_bankarray_interface3_bank_bus_dat_r [5], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$9497 ($_SDFF_PP0_) from module board_75e (D = $procmux$3857.Y_B [4], Q = \builder_csr_bankarray_interface3_bank_bus_dat_r [4], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$9496 ($_SDFF_PP0_) from module board_75e (D = $procmux$3857.Y_B [3], Q = \builder_csr_bankarray_interface3_bank_bus_dat_r [3], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$9495 ($_SDFF_PP0_) from module board_75e (D = $procmux$3857.Y_B [2], Q = \builder_csr_bankarray_interface3_bank_bus_dat_r [2], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$9494 ($_SDFF_PP0_) from module board_75e (D = $procmux$3857.Y_B [1], Q = \builder_csr_bankarray_interface3_bank_bus_dat_r [1], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$9493 ($_SDFF_PP0_) from module board_75e (D = $procmux$3857.Y_B [0], Q = \builder_csr_bankarray_interface3_bank_bus_dat_r [0], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$9491 ($_SDFF_PP0_) from module board_75e (D = $procmux$3902.Y_B, Q = \builder_csr_bankarray_interface1_bank_bus_dat_r [0], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$9490 ($_SDFF_PP0_) from module board_75e (D = $procmux$3918.Y_B [31], Q = \builder_csr_bankarray_interface0_bank_bus_dat_r [31], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$9489 ($_SDFF_PP0_) from module board_75e (D = $procmux$3918.Y_B [30], Q = \builder_csr_bankarray_interface0_bank_bus_dat_r [30], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$9488 ($_SDFF_PP0_) from module board_75e (D = $procmux$3918.Y_B [29], Q = \builder_csr_bankarray_interface0_bank_bus_dat_r [29], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$9487 ($_SDFF_PP0_) from module board_75e (D = $procmux$3918.Y_B [28], Q = \builder_csr_bankarray_interface0_bank_bus_dat_r [28], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$9486 ($_SDFF_PP0_) from module board_75e (D = $procmux$3918.Y_B [27], Q = \builder_csr_bankarray_interface0_bank_bus_dat_r [27], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$9485 ($_SDFF_PP0_) from module board_75e (D = $procmux$3918.Y_B [26], Q = \builder_csr_bankarray_interface0_bank_bus_dat_r [26], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$9484 ($_SDFF_PP0_) from module board_75e (D = $procmux$3918.Y_B [25], Q = \builder_csr_bankarray_interface0_bank_bus_dat_r [25], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$9483 ($_SDFF_PP0_) from module board_75e (D = $procmux$3918.Y_B [24], Q = \builder_csr_bankarray_interface0_bank_bus_dat_r [24], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$9482 ($_SDFF_PP0_) from module board_75e (D = $procmux$3918.Y_B [23], Q = \builder_csr_bankarray_interface0_bank_bus_dat_r [23], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$9481 ($_SDFF_PP0_) from module board_75e (D = $procmux$3918.Y_B [22], Q = \builder_csr_bankarray_interface0_bank_bus_dat_r [22], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$9480 ($_SDFF_PP0_) from module board_75e (D = $procmux$3918.Y_B [21], Q = \builder_csr_bankarray_interface0_bank_bus_dat_r [21], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$9479 ($_SDFF_PP0_) from module board_75e (D = $procmux$3918.Y_B [20], Q = \builder_csr_bankarray_interface0_bank_bus_dat_r [20], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$9478 ($_SDFF_PP0_) from module board_75e (D = $procmux$3918.Y_B [19], Q = \builder_csr_bankarray_interface0_bank_bus_dat_r [19], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$9477 ($_SDFF_PP0_) from module board_75e (D = $procmux$3918.Y_B [18], Q = \builder_csr_bankarray_interface0_bank_bus_dat_r [18], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$9476 ($_SDFF_PP0_) from module board_75e (D = $procmux$3918.Y_B [17], Q = \builder_csr_bankarray_interface0_bank_bus_dat_r [17], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$9475 ($_SDFF_PP0_) from module board_75e (D = $procmux$3918.Y_B [16], Q = \builder_csr_bankarray_interface0_bank_bus_dat_r [16], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$9474 ($_SDFF_PP0_) from module board_75e (D = $procmux$3918.Y_B [15], Q = \builder_csr_bankarray_interface0_bank_bus_dat_r [15], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$9473 ($_SDFF_PP0_) from module board_75e (D = $procmux$3918.Y_B [14], Q = \builder_csr_bankarray_interface0_bank_bus_dat_r [14], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$9472 ($_SDFF_PP0_) from module board_75e (D = $procmux$3918.Y_B [13], Q = \builder_csr_bankarray_interface0_bank_bus_dat_r [13], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$9471 ($_SDFF_PP0_) from module board_75e (D = $procmux$3918.Y_B [12], Q = \builder_csr_bankarray_interface0_bank_bus_dat_r [12], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$9470 ($_SDFF_PP0_) from module board_75e (D = $procmux$3918.Y_B [11], Q = \builder_csr_bankarray_interface0_bank_bus_dat_r [11], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$9469 ($_SDFF_PP0_) from module board_75e (D = $procmux$3918.Y_B [10], Q = \builder_csr_bankarray_interface0_bank_bus_dat_r [10], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$9468 ($_SDFF_PP0_) from module board_75e (D = $procmux$3918.Y_B [9], Q = \builder_csr_bankarray_interface0_bank_bus_dat_r [9], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$9467 ($_SDFF_PP0_) from module board_75e (D = $procmux$3918.Y_B [8], Q = \builder_csr_bankarray_interface0_bank_bus_dat_r [8], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$9466 ($_SDFF_PP0_) from module board_75e (D = $procmux$3918.Y_B [7], Q = \builder_csr_bankarray_interface0_bank_bus_dat_r [7], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$9465 ($_SDFF_PP0_) from module board_75e (D = $procmux$3918.Y_B [6], Q = \builder_csr_bankarray_interface0_bank_bus_dat_r [6], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$9464 ($_SDFF_PP0_) from module board_75e (D = $procmux$3918.Y_B [5], Q = \builder_csr_bankarray_interface0_bank_bus_dat_r [5], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$9463 ($_SDFF_PP0_) from module board_75e (D = $procmux$3918.Y_B [4], Q = \builder_csr_bankarray_interface0_bank_bus_dat_r [4], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$9462 ($_SDFF_PP0_) from module board_75e (D = $procmux$3918.Y_B [3], Q = \builder_csr_bankarray_interface0_bank_bus_dat_r [3], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$9461 ($_SDFF_PP0_) from module board_75e (D = $procmux$3918.Y_B [2], Q = \builder_csr_bankarray_interface0_bank_bus_dat_r [2], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$9460 ($_SDFF_PP0_) from module board_75e (D = $procmux$3918.Y_B [1], Q = \builder_csr_bankarray_interface0_bank_bus_dat_r [1], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$9459 ($_SDFF_PP0_) from module board_75e (D = $procmux$3918.Y_B [0], Q = \builder_csr_bankarray_interface0_bank_bus_dat_r [0], rval = 1'0).

22.35.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \board_75e..
Removed 73 unused cells and 80 unused wires.

22.35.10. Rerunning OPT passes. (Removed registers in this run.)

22.35.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module board_75e.

22.35.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\board_75e'.
Removed a total of 139 cells.

22.35.13. Executing OPT_DFF pass (perform DFF optimizations).

22.35.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \board_75e..
Removed 0 unused cells and 139 unused wires.

22.35.15. Finished fast OPT passes.

22.36. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \board_75e..

22.37. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

22.38. Executing TECHMAP pass (map to technology primitives).

22.38.1. Executing Verilog-2005 frontend: /home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v
Parsing Verilog input from `/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_SDFFE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFFE_NP0N_'.
Generating RTLIL representation for module `\$_SDFFE_NP1N_'.
Generating RTLIL representation for module `\$_SDFFE_PP0N_'.
Generating RTLIL representation for module `\$_SDFFE_PP1N_'.
Generating RTLIL representation for module `\FD1P3AX'.
Generating RTLIL representation for module `\FD1P3AY'.
Generating RTLIL representation for module `\FD1P3BX'.
Generating RTLIL representation for module `\FD1P3DX'.
Generating RTLIL representation for module `\FD1P3IX'.
Generating RTLIL representation for module `\FD1P3JX'.
Generating RTLIL representation for module `\FD1S3AX'.
Generating RTLIL representation for module `\FD1S3AY'.
Generating RTLIL representation for module `\FD1S3BX'.
Generating RTLIL representation for module `\FD1S3DX'.
Generating RTLIL representation for module `\FD1S3IX'.
Generating RTLIL representation for module `\FD1S3JX'.
Generating RTLIL representation for module `\IFS1P3BX'.
Generating RTLIL representation for module `\IFS1P3DX'.
Generating RTLIL representation for module `\IFS1P3IX'.
Generating RTLIL representation for module `\IFS1P3JX'.
Generating RTLIL representation for module `\OFS1P3BX'.
Generating RTLIL representation for module `\OFS1P3DX'.
Generating RTLIL representation for module `\OFS1P3IX'.
Generating RTLIL representation for module `\OFS1P3JX'.
Generating RTLIL representation for module `\IB'.
Generating RTLIL representation for module `\IBPU'.
Generating RTLIL representation for module `\IBPD'.
Generating RTLIL representation for module `\OB'.
Generating RTLIL representation for module `\OBZ'.
Generating RTLIL representation for module `\OBZPU'.
Generating RTLIL representation for module `\OBZPD'.
Generating RTLIL representation for module `\OBCO'.
Generating RTLIL representation for module `\BB'.
Generating RTLIL representation for module `\BBPU'.
Generating RTLIL representation for module `\BBPD'.
Generating RTLIL representation for module `\ILVDS'.
Generating RTLIL representation for module `\OLVDS'.
Successfully finished Verilog frontend.

22.38.2. Continuing TECHMAP pass.
Using template $paramod\$_DFF_P_\_TECHMAP_WIREINIT_Q_=1'x for cells of type $_DFF_P_.
Using template \$_SDFFE_PP0P_ for cells of type $_SDFFE_PP0P_.
Using template \$_SDFFE_PP1N_ for cells of type $_SDFFE_PP1N_.
Using template $paramod\$_DFFE_PP_\_TECHMAP_WIREINIT_Q_=1'x for cells of type $_DFFE_PP_.
Using template $paramod\$_DFF_P_\_TECHMAP_WIREINIT_Q_=1'1 for cells of type $_DFF_P_.
Using template \$_SDFF_PP0_ for cells of type $_SDFF_PP0_.
Using template $paramod\$_DFF_P_\_TECHMAP_WIREINIT_Q_=1'0 for cells of type $_DFF_P_.
Using template $paramod\$_DFFE_PN_\_TECHMAP_WIREINIT_Q_=1'x for cells of type $_DFFE_PN_.
Using template \$_SDFFE_PP1P_ for cells of type $_SDFFE_PP1P_.
Using template \$_SDFFE_PP0N_ for cells of type $_SDFFE_PP0N_.
Using template $paramod\$_DFFE_PP_\_TECHMAP_WIREINIT_Q_=1'0 for cells of type $_DFFE_PP_.
No more expansions possible.

22.39. Executing OPT_EXPR pass (perform const folding).
Optimizing module board_75e.

22.40. Executing SIMPLEMAP pass (map simple cells to gate primitives).

22.41. Executing ECP5_GSR pass (implement FF init values).
Handling GSR in board_75e.

22.42. Executing ATTRMVCP pass (move or copy attributes).

22.43. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \board_75e..
Removed 0 unused cells and 9811 unused wires.

22.44. Executing TECHMAP pass (map to technology primitives).

22.44.1. Executing Verilog-2005 frontend: /home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/latches_map.v
Parsing Verilog input from `/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/latches_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Successfully finished Verilog frontend.

22.44.2. Continuing TECHMAP pass.
No more expansions possible.

22.45. Executing ABC pass (technology mapping using ABC).

22.45.1. Extracting gate netlist of module `\board_75e' to `<abc-temp-dir>/input.blif'..
Extracted 5384 gates and 7580 wires to a netlist network with 2194 inputs and 1383 outputs.

22.45.1.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + dress 
ABC: Total number of equiv classes                =    1840.
ABC: Participating nodes from both networks       =    4062.
ABC: Participating nodes from the first network   =    1939. (  71.10 % of nodes)
ABC: Participating nodes from the second network  =    2123. (  77.85 % of nodes)
ABC: Node pairs (any polarity)                    =    1939. (  71.10 % of names can be moved)
ABC: Node pairs (same polarity)                   =    1556. (  57.06 % of names can be moved)
ABC: Total runtime =     0.18 sec
ABC: + write_blif <abc-temp-dir>/output.blif 

22.45.1.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:     2718
ABC RESULTS:        internal signals:     4003
ABC RESULTS:           input signals:     2194
ABC RESULTS:          output signals:     1383
Removing temp directory.
Removed 0 unused cells and 4450 unused wires.

22.46. Executing TECHMAP pass (map to technology primitives).

22.46.1. Executing Verilog-2005 frontend: /home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v
Parsing Verilog input from `/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_SDFFE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFFE_NP0N_'.
Generating RTLIL representation for module `\$_SDFFE_NP1N_'.
Generating RTLIL representation for module `\$_SDFFE_PP0N_'.
Generating RTLIL representation for module `\$_SDFFE_PP1N_'.
Generating RTLIL representation for module `\FD1P3AX'.
Generating RTLIL representation for module `\FD1P3AY'.
Generating RTLIL representation for module `\FD1P3BX'.
Generating RTLIL representation for module `\FD1P3DX'.
Generating RTLIL representation for module `\FD1P3IX'.
Generating RTLIL representation for module `\FD1P3JX'.
Generating RTLIL representation for module `\FD1S3AX'.
Generating RTLIL representation for module `\FD1S3AY'.
Generating RTLIL representation for module `\FD1S3BX'.
Generating RTLIL representation for module `\FD1S3DX'.
Generating RTLIL representation for module `\FD1S3IX'.
Generating RTLIL representation for module `\FD1S3JX'.
Generating RTLIL representation for module `\IFS1P3BX'.
Generating RTLIL representation for module `\IFS1P3DX'.
Generating RTLIL representation for module `\IFS1P3IX'.
Generating RTLIL representation for module `\IFS1P3JX'.
Generating RTLIL representation for module `\OFS1P3BX'.
Generating RTLIL representation for module `\OFS1P3DX'.
Generating RTLIL representation for module `\OFS1P3IX'.
Generating RTLIL representation for module `\OFS1P3JX'.
Generating RTLIL representation for module `\IB'.
Generating RTLIL representation for module `\IBPU'.
Generating RTLIL representation for module `\IBPD'.
Generating RTLIL representation for module `\OB'.
Generating RTLIL representation for module `\OBZ'.
Generating RTLIL representation for module `\OBZPU'.
Generating RTLIL representation for module `\OBZPD'.
Generating RTLIL representation for module `\OBCO'.
Generating RTLIL representation for module `\BB'.
Generating RTLIL representation for module `\BBPU'.
Generating RTLIL representation for module `\BBPD'.
Generating RTLIL representation for module `\ILVDS'.
Generating RTLIL representation for module `\OLVDS'.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

22.46.2. Continuing TECHMAP pass.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10000000 for cells of type $lut.
Using template $paramod$608f40069c27841a5b3bdf03643a34bdc8974072\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010000 for cells of type $lut.
Using template $paramod$bba54c1ef87367812b4c15f4aed5ac70773df775\$lut for cells of type $lut.
Using template $paramod$c362ad8dedc7d166ed978091aca319ab1e81a2d4\$lut for cells of type $lut.
Using template $paramod$272652f6c6fbe9a75eff76e45cc7e2788835518b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000001 for cells of type $lut.
Using template $paramod$e44c065e3d9b492a52d7c5c013d92a5058a85a54\$lut for cells of type $lut.
Using template $paramod$43779580bfffd5d5a9f321249a174febf1dac288\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1001 for cells of type $lut.
Using template $paramod$251994398653c4cf8de320f1e306e535d5d2d624\$lut for cells of type $lut.
Using template $paramod$bb59fc9d73f3ced261e3a74efef030fd29d37b76\$lut for cells of type $lut.
Using template $paramod$3d863fa9ddfca4434b9ea99f3ee4d352a2f9d40f\$lut for cells of type $lut.
Using template $paramod$732a0c67c289313e027b1dfad25132dc1bcaf3ab\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1000 for cells of type $lut.
Using template $paramod$94ac66a11090dca84889e55fcf03297912a5b7ec\$lut for cells of type $lut.
Using template $paramod$658b9ed803f0d3d335616d3858b53e0a2522f1e8\$lut for cells of type $lut.
Using template $paramod$571404c0889eaf57f492cb5e37f8acb5df5852f9\$lut for cells of type $lut.
Using template $paramod$eba7de026ff587370e320127e266317dae097a89\$lut for cells of type $lut.
Using template $paramod$001d9634602f00137f774620efde4c651c7a59ca\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10101100 for cells of type $lut.
Using template $paramod$b3996eaf69323687b39c8eb55a63a3f2e74fa6df\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0001 for cells of type $lut.
Using template $paramod$0f52647588235a7349ddd3f3432c9ac1e33ad9e1\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11101111 for cells of type $lut.
Using template $paramod$c5f3c57a6d466a2f42208bafb8985b96ce884440\$lut for cells of type $lut.
Using template $paramod$fc318a7df7fe07fd6e06d67fcbc358e9823ea389\$lut for cells of type $lut.
Using template $paramod$722bfd9af0ae56ca9d1d12a221cb5ede16461f26\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1110 for cells of type $lut.
Using template $paramod$a15fd389a2f54cb7b94707b25934d226e68d9e2e\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11001010 for cells of type $lut.
Using template $paramod$6e238df02989b317f10820a22773676e71120644\$lut for cells of type $lut.
Using template $paramod$6a34cd5b50e324824168b4186d0b04ba5e83b039\$lut for cells of type $lut.
Using template $paramod$1a64f21ea15b05b7fc930804a66f6689ebbd6394\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01010011 for cells of type $lut.
Using template $paramod$2ea69c779d6c1b79ac5a87b0d1523c67d5628dba\$lut for cells of type $lut.
Using template $paramod$85b779ce5ab505dbf25e5e046fb43ca2b76b878b\$lut for cells of type $lut.
Using template $paramod$e9c77024ca501b890c641f9c0b10e27242db8730\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1011 for cells of type $lut.
Using template $paramod$97e449d15b607612c49291044eca4e2c8b59088e\$lut for cells of type $lut.
Using template $paramod$e5e9da8fed769f971686eed8c5eea50e61f73aaa\$lut for cells of type $lut.
Using template $paramod$c89ea6673f89706f8689b10bdeb79707840786fb\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01110000 for cells of type $lut.
Using template $paramod$e053a22d78e6bd5ea33183ea69976f0db741be0e\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0110 for cells of type $lut.
Using template $paramod$84bef48419505c45080a829b4c4b6379a157eb8b\$lut for cells of type $lut.
Using template $paramod$08c5aa35afa515eb807a05fe95f1cb7b85ecaca6\$lut for cells of type $lut.
Using template $paramod$af2e7902d256fcfe5f420c8301f8be235d0387af\$lut for cells of type $lut.
Using template $paramod$54051743e7ad19555c019c649033245e3c5bd4c1\$lut for cells of type $lut.
Using template $paramod$8e06b8db51d2864f0b9c330598a1bd4fd9669913\$lut for cells of type $lut.
Using template $paramod$9bdc414229f06e785dc8fd97a243faa9336e164a\$lut for cells of type $lut.
Using template $paramod$00746756764d25d5a1f258b38d0d2f38930b7dd3\$lut for cells of type $lut.
Using template $paramod$8adf7fbd410d2cc654c288d5be5f7508ee8809b0\$lut for cells of type $lut.
Using template $paramod$ac0bc5d4f1e6dcfd192559e5535468fd2bd6a006\$lut for cells of type $lut.
Using template $paramod$6d6beead1425af15cf78b27fd9b11b41b5d4bce8\$lut for cells of type $lut.
Using template $paramod$4d1a055984de6eeb68dcd05fb2e3ec22912a2372\$lut for cells of type $lut.
Using template $paramod$a7dad16c080c08c1647c7e1b9706a59a123d8bcd\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00110101 for cells of type $lut.
Using template $paramod$703a13a751e631ef123f38f7d2125aeabec0f94c\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000111 for cells of type $lut.
Using template $paramod$b297295e19b03521716155b85537bbe86d6a9ae6\$lut for cells of type $lut.
Using template $paramod$45d617c2ce0041e27b541f62b0fc3c3ce441a616\$lut for cells of type $lut.
Using template $paramod$a20b0c093af372402eecf32644de5f0208303079\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10110000 for cells of type $lut.
Using template $paramod$c24ed72ebb67e9ead6029e42e909ef7fc0abbb11\$lut for cells of type $lut.
Using template $paramod$4b2297966ddb718657b80566604f97685ffc0120\$lut for cells of type $lut.
Using template $paramod$f3e1547c4b47e64c590e75cf09078b2507c8cc75\$lut for cells of type $lut.
Using template $paramod$b4f85a6321a00b090afc4e21d68e7b99eb94d149\$lut for cells of type $lut.
Using template $paramod$ba05b8a1a425003df083aea0e69541f5cbdc68f2\$lut for cells of type $lut.
Using template $paramod$2d07c1a6c53c7b878509360922c4fa5ebedc3011\$lut for cells of type $lut.
Using template $paramod$df196ed0a1da5c4a58c5e08a1dac304fd3fccaab\$lut for cells of type $lut.
Using template $paramod$4cb97eaba15319fdf6775bbff4edef1b5c8ce027\$lut for cells of type $lut.
Using template $paramod$d14ad95bded2b667afa97670e151697087b7de83\$lut for cells of type $lut.
Using template $paramod$11ec7271d8e6e5aeaace08c13e4c601f10e31038\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001110 for cells of type $lut.
Using template $paramod$1b7a8640b928a84aea683654f733149e73dc9a1e\$lut for cells of type $lut.
Using template $paramod$38f9bf4dd2329347b8471f0a98443dd323386889\$lut for cells of type $lut.
Using template $paramod$dcc48e08dba2ea3d6a65efaf400a53b63ff3b0e5\$lut for cells of type $lut.
Using template $paramod$4a51864395fae58ba30115ac09ca86f922da2001\$lut for cells of type $lut.
Using template $paramod$63d28255a657ee32018d384f961c9cd429c82580\$lut for cells of type $lut.
Using template $paramod$f44e1eab45e047e709d5dfed32527eb1f7745488\$lut for cells of type $lut.
Using template $paramod$3a43ae741d9bb465b01fb08cc3eea950ba7e9a73\$lut for cells of type $lut.
Using template $paramod$23716aa09ed3bf61ffdd7599ca5941804cdab3ca\$lut for cells of type $lut.
Using template $paramod$4b23d751b3e1d7cde9cd1766bf20ceee12e38a3d\$lut for cells of type $lut.
Using template $paramod$89ebe8ef68adfc84fd1b39de085562489b6bd573\$lut for cells of type $lut.
Using template $paramod$87fd38c7410a405820f90fa2aa87a93cfe4c99ab\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001101 for cells of type $lut.
Using template $paramod$8d3c542d8d575cc8b740cb76a39fcbb21b12ee73\$lut for cells of type $lut.
Using template $paramod$ce3500c25da5392be033f9b6c2c6d3127327d026\$lut for cells of type $lut.
Using template $paramod$973818279bc95792902f3c09371fd2407d04a2a5\$lut for cells of type $lut.
Using template $paramod$cf652acbfbf67d2248e3045cd0f09c58ca55886c\$lut for cells of type $lut.
Using template $paramod$7165d6ede97794114ad75de42e86bbdae891d627\$lut for cells of type $lut.
Using template $paramod$37d599014007f823c330c11926b5e996dd1c7784\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111000 for cells of type $lut.
Using template $paramod$61da7cc4908b1ad5147cedf13ab60167196d6e7d\$lut for cells of type $lut.
Using template $paramod$611a71d1e1f1ceb626a480cd6a162d2f2a741a3d\$lut for cells of type $lut.
Using template $paramod$c1a19a87ccbbb03d43a72335db63f692ddf82cc1\$lut for cells of type $lut.
Using template $paramod$bb4fff1cc3b827238aa40993cafede1c5beecbe3\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0111 for cells of type $lut.
Using template $paramod$aff3a645bb9f572421a4f0f49cf8987ceb4bcdc5\$lut for cells of type $lut.
Using template $paramod$2bf9bace5f073aec38261a215c1d9db686ca8f22\$lut for cells of type $lut.
Using template $paramod$a55f1cd7dd899e453fe61d7ec95053334d858d41\$lut for cells of type $lut.
Using template $paramod$d53578aacfd93124244778d88be0e90eb09c1b1b\$lut for cells of type $lut.
Using template $paramod$c9feeab30a55c28e348e95d2143036216aa309a7\$lut for cells of type $lut.
Using template $paramod$ea0d25133dbd878dba06f42703957a9f2d7dc918\$lut for cells of type $lut.
Using template $paramod$b21b54d381b9e174399d650a624809b82bacf9e2\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00111010 for cells of type $lut.
Using template $paramod$d94f7d3127937b5dc7a66ea8cc409d7cf91bc488\$lut for cells of type $lut.
Using template $paramod$92d606332f1ee29cf1de0bfa0bc5c21b77f4493e\$lut for cells of type $lut.
Using template $paramod$4183384cbf8cf1105604a447ce916f15d3ec7399\$lut for cells of type $lut.
Using template $paramod$933f4f3e373a784da64d137def3625bdd36d1695\$lut for cells of type $lut.
Using template $paramod$7a988de7554d6c5e09a742c0a2d36472e50c73b1\$lut for cells of type $lut.
Using template $paramod$e49f6e3576ef1a6d2f58c54414dbb786af8cc869\$lut for cells of type $lut.
Using template $paramod$fccccf8bb2add7667329c686feec7546eb9a3ae3\$lut for cells of type $lut.
Using template $paramod$d2f5519b327a24eef88bfad432668de44f0bd8d8\$lut for cells of type $lut.
Using template $paramod$ee4b98bad07bc0ced6d708127af2144fc9ba3e00\$lut for cells of type $lut.
Using template $paramod$ac3105bdb7d0127fc2d0360cb50bfa8c234716f6\$lut for cells of type $lut.
Using template $paramod$f63fe32f78d5f3c5de711945c592c8c5ec2303ae\$lut for cells of type $lut.
Using template $paramod$3e27c7f584657c61690dac9538f4900ce23f9010\$lut for cells of type $lut.
Using template $paramod$332a399730bfc61adea04021a76b1c4e4030f37d\$lut for cells of type $lut.
Using template $paramod$16773ebb5e5d8dbce266b8a86bb4af4574d61ffd\$lut for cells of type $lut.
Using template $paramod$74039f550c80815491e583c36febc108d15f81d6\$lut for cells of type $lut.
Using template $paramod$b4410865e8124402796f9dfbf73ef8d279fdbd08\$lut for cells of type $lut.
Using template $paramod$2d8ecce5c907513cebcd38ab5efe0fc26fc03464\$lut for cells of type $lut.
Using template $paramod$df0b68f8e63b2deb6710e23abd8b8ff0796d4897\$lut for cells of type $lut.
Using template $paramod$6e46ec5a196ba1a24b8e69ab094cadc07c13ac1f\$lut for cells of type $lut.
Using template $paramod$179512a187da069f3b79ef6612a41e494e7d54b6\$lut for cells of type $lut.
Using template $paramod$346842b88e407bf40d83dc890111dffae3530202\$lut for cells of type $lut.
Using template $paramod$3c112951430b895d1cd4f9b2d3bc8eafec4b6a3f\$lut for cells of type $lut.
Using template $paramod$5a621b016c894274d07edef48c49b401a15fd796\$lut for cells of type $lut.
Using template $paramod$774861bf9b1885d60265e6ddea1c95a32f095489\$lut for cells of type $lut.
Using template $paramod$12879138d1e376f344e47ea40be66b776233be75\$lut for cells of type $lut.
Using template $paramod$9dac8ebdc1822fe17f14403b67efd187041eb0d4\$lut for cells of type $lut.
Using template $paramod$a50be0e6fa3a01511bb234559cb74fb8bd3e2061\$lut for cells of type $lut.
Using template $paramod$9a383ca297ef012b6f33ce559547f89432250d88\$lut for cells of type $lut.
Using template $paramod$6d2af2c1c02cec00c036a8cb60294663f414357f\$lut for cells of type $lut.
Using template $paramod$e2e4d79bec18c28fa313e8bd8f4df6f8a38115b2\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11000101 for cells of type $lut.
Using template $paramod$b637cf4714c2e93484bb499728e176a6ab69c910\$lut for cells of type $lut.
Using template $paramod$2b2b3565ec13859d2b24f2fa297fa46249270140\$lut for cells of type $lut.
Using template $paramod$af763bca85949884aefa417266a961f9c91132de\$lut for cells of type $lut.
Using template $paramod$2cf4aef7f35744c40362f47b44527a721684e984\$lut for cells of type $lut.
Using template $paramod$fb0bce7696fe49017c8c9d4b7c5e2d3074eebcdb\$lut for cells of type $lut.
Using template $paramod$71d951b20e73043168c1656217d126e617052faa\$lut for cells of type $lut.
Using template $paramod$478e33feeac3aa53ff57d491aada044b8aedceae\$lut for cells of type $lut.
Using template $paramod$6bffe43b98672c156cb1c512fea9c35a2d6b112a\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00011111 for cells of type $lut.
Using template $paramod$7b62cd173b876b541e2c4046781384b8847bcb81\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10100011 for cells of type $lut.
Using template $paramod$0dfa753304d47fe29787f3aceb665a6a863cfc4e\$lut for cells of type $lut.
Using template $paramod$2faa2f65e919b83706913dea70507e802e90d7bf\$lut for cells of type $lut.
Using template $paramod$dc084eb3d73c899aad1aa3ed3bbeb62d28e75691\$lut for cells of type $lut.
Using template $paramod$26694626253f1871ec922690c575282478c54063\$lut for cells of type $lut.
Using template $paramod$c06bc7b0155b6b7c551daafcbf140d84344602ed\$lut for cells of type $lut.
Using template $paramod$b2abdbaa9fd71f1e6a726442976ffaac99c5a183\$lut for cells of type $lut.
Using template $paramod$cd6c4b4da6d8737b72fd2dc8f5d83d8967445809\$lut for cells of type $lut.
Using template $paramod$e32eb7d1dd8c80a057a132c66c9e69f337375da2\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01000001 for cells of type $lut.
Using template $paramod$b4006828b803a36d06401e5093668a1907e825ca\$lut for cells of type $lut.
Using template $paramod$eb198fdd2a364fc5fc99493bddad777e7186425f\$lut for cells of type $lut.
Using template $paramod$eb453e5c4284f97a8ffea70cb552841f9d2d6223\$lut for cells of type $lut.
Using template $paramod$1e9e04083251a5d7cb063024c03d30f60c7aa7bf\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01011100 for cells of type $lut.
Using template $paramod$779dd48d190a5812e0cd6d2856198c8123bb737c\$lut for cells of type $lut.
Using template $paramod$6233f7deafc826ba58f20c3e303e1507d973717a\$lut for cells of type $lut.
Using template $paramod$ab38e528e068acbc95d0247bed7709f43867b500\$lut for cells of type $lut.
Using template $paramod$1bf62ab10e48d71d6497bccacf5c70420c470fe9\$lut for cells of type $lut.
Using template $paramod$1a5404823c1b874735e6d26073db30648505e2cd\$lut for cells of type $lut.
Using template $paramod$a0110ffcad984c8a190b4246c453a50168ed201c\$lut for cells of type $lut.
Using template $paramod$cd0c2a3d5302372e3760f1a1037771a8cae61f4b\$lut for cells of type $lut.
Using template $paramod$b4f15f202f50520dbc381cd0880ac94f830f05a8\$lut for cells of type $lut.
Using template $paramod$e54349d9a634ecff5f53629ed023a0262d334efb\$lut for cells of type $lut.
Using template $paramod$fe9a0158d0352193457c4f5b6282ac86d35fb3ee\$lut for cells of type $lut.
Using template $paramod$a670b08a47dd8a34f954c50cd06e9996d77e8467\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01111111 for cells of type $lut.
Using template $paramod$22ee2b3a317c31c6d0799100b77e264169a936d3\$lut for cells of type $lut.
Using template $paramod$f54c0ffd7b041ca43eac7710ab19c0666d826c22\$lut for cells of type $lut.
Using template $paramod$fa8a5f4ffc1ef49738ad1351a246365c57336284\$lut for cells of type $lut.
Using template $paramod$e2e5b001b6b97af9a189dcdead49aaa9fc6a7d92\$lut for cells of type $lut.
Using template $paramod$50666a8f9d622ca1f027a4587dfd5f2a7d8810c9\$lut for cells of type $lut.
Using template $paramod$415b9dd3a15783ae56c103f189fd8e182f997441\$lut for cells of type $lut.
Using template $paramod$19ec49f31a8d230a567aa44ce3ea81a03c101e2b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01101001 for cells of type $lut.
Using template $paramod$1b21bfe3f0f701f19b91b9d9f4b2cb25c52e0379\$lut for cells of type $lut.
Using template $paramod$8b24407096beec47292ddeb1567a058197a320b9\$lut for cells of type $lut.
Using template $paramod$441de597d9318495d3225f370c9f7379b3b0fd0d\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000001\LUT=2'01 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11110100 for cells of type $lut.
Using template $paramod$8c78c0cf41daf71d15888cfd79c7b040d2d8717b\$lut for cells of type $lut.
Using template $paramod$05f19d9c2311a3d1ab38ece311a1bb9f96c62043\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11010000 for cells of type $lut.
Using template $paramod$aa51cd7f3355a96dfedb3abdffb54001a8ce51b6\$lut for cells of type $lut.
Using template $paramod$10fa98f10eb15451a9e12606c600c38fa2e1e0ac\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11110001 for cells of type $lut.
Using template $paramod$3ea99bfdc0d0c9ae794d095dc57bc60fc9143546\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10110010 for cells of type $lut.
Using template $paramod$3d1e98847b2eafcb2febffce96b29531603fdaa7\$lut for cells of type $lut.
Using template $paramod$5d9bdb7f5954011ff004758709112a4f3d3263f1\$lut for cells of type $lut.
Using template $paramod$20ac8185966b87d42ed2b91bc9b3f13ed0a19b34\$lut for cells of type $lut.
Using template $paramod$2cc2e0485e7c891342b16090e0d95ee95391f42d\$lut for cells of type $lut.
Using template $paramod$3e895991b845b8c620b8c9e0068c52e372d1fbc1\$lut for cells of type $lut.
Using template $paramod$3ac9bc2f89784a13aa5a8df4cbd9c60f0e527238\$lut for cells of type $lut.
Using template $paramod$94d86303a5ab6c2be14b18d403d3db684b8d85d1\$lut for cells of type $lut.
Using template $paramod$d6cf0a4b6f6ccd87588da28c41b5b6c258da2509\$lut for cells of type $lut.
Using template $paramod$7b222be162ed913374690e62a9dae188df08cae6\$lut for cells of type $lut.
Using template $paramod$d21451c0c63373d47bf2a126868ebce85cca6bc2\$lut for cells of type $lut.
Using template $paramod$84cb5f951a133235a2533b71bf6ba0b10f4cb0e1\$lut for cells of type $lut.
Using template $paramod$038983dc1ce2c3b14dbfb888818631934deaacce\$lut for cells of type $lut.
Using template $paramod$fe13d34909a7925f84ec827ef1188abb444fb710\$lut for cells of type $lut.
Using template $paramod$d0bf26260eea0e8530fb2e72eb38c60e28a47da8\$lut for cells of type $lut.
Using template $paramod$b72bdaca3329941d40f0e1d3f950ef4c62cf427a\$lut for cells of type $lut.
Using template $paramod$a8b2b0f3a3fd7b01c99e8d61bb72f602bd41af54\$lut for cells of type $lut.
Using template $paramod$1843b3c15f2447d117e2d5de9b00f791ef5f9fa3\$lut for cells of type $lut.
Using template $paramod$fb5ee0bdef1c4e74aaf1fd8efae98b46a2f5e564\$lut for cells of type $lut.
Using template $paramod$403ccd6140c8876f284b9fb81f45625ed4566784\$lut for cells of type $lut.
Using template $paramod$5d4bbc547f1862bddcd7181b7e7075c0f4f2cc0b\$lut for cells of type $lut.
Using template $paramod$e5759512db67494ff77fbdfc66dff4006376568f\$lut for cells of type $lut.
Using template $paramod$b5aa64d781f7b84d731428fb18f891b91b87ed21\$lut for cells of type $lut.
Using template $paramod$a710625e9e626ef5063a9eaeb20113d01f3592de\$lut for cells of type $lut.
Using template $paramod$8b09f347504cfc0d3d65fbb4601497936543b1b3\$lut for cells of type $lut.
Using template $paramod$38e6aa9546c40949f8135bb018f0d5ef863085b9\$lut for cells of type $lut.
Using template $paramod$70cf11b11d9efc158f356e43f02849cf72cf4f75\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11010100 for cells of type $lut.
Using template $paramod$ebeb813097a0d73fcf652b0b87b686dea65f8424\$lut for cells of type $lut.
Using template $paramod$d15b2ce4e83f04d95f8fef40d5f3e1397440ddd7\$lut for cells of type $lut.
Using template $paramod$ebf910d4087eb067cc21d5b758d87e5b874b2f90\$lut for cells of type $lut.
Using template $paramod$64669a7e87c28e39425dffff48145545533b4971\$lut for cells of type $lut.
Using template $paramod$99701497806d52917cec9119797053e8204b8a09\$lut for cells of type $lut.
Using template $paramod$cd90509c22e1a603f409cb42f9e09a11dea067ca\$lut for cells of type $lut.
Using template $paramod$9f2f146893d269900bb68ba0244b254b88c2c459\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001111 for cells of type $lut.
Using template $paramod$0b6cfa886f56736955bb42706a9f574742189c51\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111110 for cells of type $lut.
Using template $paramod$bde4e8537033f94d8f9a80f8a1fb04d33f330a83\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001011 for cells of type $lut.
Using template $paramod$51307cdec77060d17363ea3d60427c9afef1ddc2\$lut for cells of type $lut.
Using template $paramod$45c657bb1bf7a718fb53adb2c940bde42220c18b\$lut for cells of type $lut.
Using template $paramod$82b4a585d1edcb5c6e755dc9bd3392228a1c1304\$lut for cells of type $lut.
Using template $paramod$60b758fd5679f6508bff32bea2afedb4f329e5f9\$lut for cells of type $lut.
Using template $paramod$79533a554d81719fcb887f4afbf9730dd477fffd\$lut for cells of type $lut.
Using template $paramod$8e2953a7f4ff8c8f5e7adca9704221c5d1295247\$lut for cells of type $lut.
Using template $paramod$e75a64b32945ef9ce22be23ef3e6054e0adbafe0\$lut for cells of type $lut.
Using template $paramod$45161f79a3893e857d305477da92da8bde50a4d8\$lut for cells of type $lut.
Using template $paramod$d13eae9d961e0453afa87fe22b9af0086311fa4f\$lut for cells of type $lut.
Using template $paramod$dbe5040104d375ea04873865b87a27edb0468417\$lut for cells of type $lut.
Using template $paramod$c5b694ec89d7629b942ccf6a9be1d39e24f8edec\$lut for cells of type $lut.
Using template $paramod$d4fae2c0d9ad2966369cd4e39b81c71bcd1327c9\$lut for cells of type $lut.
Using template $paramod$d3f00cd4f578571135fcb83661a79886df9f9ba5\$lut for cells of type $lut.
Using template $paramod$e01afc596970db95787da6a2a996e663b1edc290\$lut for cells of type $lut.
Using template $paramod$ae9b8abdb4f811ce37985dd5106af9cd21223954\$lut for cells of type $lut.
Using template $paramod$736b8a8f8dd66495e08a0e2c6bc654792cec3be5\$lut for cells of type $lut.
Using template $paramod$0da07f09e10d595a1729de6203df8b8b9da50cb2\$lut for cells of type $lut.
Using template $paramod$a65e2561238cd440a8808b929e0c4b9860d8baec\$lut for cells of type $lut.
Using template $paramod$812d6fc36e110e5dddfe0998e45231ba0e361a1c\$lut for cells of type $lut.
Using template $paramod$565d47446cd23dadf7883972f80562abb2d037b3\$lut for cells of type $lut.
Using template $paramod$228785ff12cf8dc5fe50418928a485d3b7c70aa9\$lut for cells of type $lut.
Using template $paramod$126c776b0f5e5eef0fff11eb6abcf95b4d1189d2\$lut for cells of type $lut.
Using template $paramod$8ed92e7843cb22ca2c42f03247c267b9da05e8af\$lut for cells of type $lut.
Using template $paramod$65399c5b8d428b222c1f4490f8eac74678ae6260\$lut for cells of type $lut.
Using template $paramod$987ba47d9f22b1c8fde8a2d7a2abff4be5df6ab8\$lut for cells of type $lut.
Using template $paramod$8c24dc0cdd336b7fb88bbf7eed45cec5cbae862b\$lut for cells of type $lut.
No more expansions possible.

22.47. Executing OPT_LUT_INS pass (discard unused LUT inputs).
Optimizing LUTs in board_75e.
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$26814.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$26867.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$26863.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$26917.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$26917.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$26917.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$26917.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$26917.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$26917.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$26936.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$26940.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$26942.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$26962.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$26948.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$26952.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$26974.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$26968.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27041.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27164.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27164.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27133.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27215.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27244.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27244.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27244.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27244.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27244.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27244.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27244.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27245.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27263.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27302.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27302.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27302.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27302.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27302.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27302.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27302.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27356.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27356.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27356.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27356.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27356.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27356.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27374.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27374.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27374.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27374.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27374.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27374.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27374.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27375.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27392.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27392.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27392.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27392.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27392.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27392.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27392.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27393.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27410.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27410.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27410.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27410.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27410.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27410.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27410.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27411.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27427.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27427.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27427.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27427.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27427.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27427.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27427.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27428.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27447.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27447.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27447.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27447.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27447.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27447.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27447.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27448.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27464.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27479.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27479.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27479.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27479.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27479.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27479.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27479.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28228.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28239.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$26751.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27495.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27495.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27495.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27495.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27495.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27495.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27496.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27527.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27527.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27527.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27527.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27527.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27527.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27527.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27511.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27511.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27511.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27511.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27511.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27511.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27511.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27512.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27544.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27528.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27543.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27543.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27543.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27543.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27543.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27543.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27543.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27560.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27575.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27575.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27575.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27575.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27575.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27575.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27575.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27591.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27591.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27591.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27591.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27591.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27591.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27592.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27607.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27607.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27607.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27607.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27607.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27607.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27607.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27608.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27623.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27623.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27623.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27623.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27623.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27623.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27623.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27624.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27639.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27639.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27639.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27639.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27639.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27639.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27639.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27640.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27655.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27655.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27655.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27655.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27655.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27655.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27655.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27656.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27672.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27338.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27338.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27338.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27338.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27338.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27338.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27338.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27687.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27687.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27687.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27687.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27687.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27687.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27789.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27789.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27789.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27789.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 2)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27789.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 2)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27789.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 2)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27463.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27463.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27463.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27463.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27463.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27463.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27412.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$26944.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$26966.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$26970.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$26972.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$26976.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$26978.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$26982.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$26988.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27000.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28913.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28913.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28912.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28911.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28911.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28911.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28911.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28914.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28914.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 2)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28914.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 2)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28914.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 2)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28914.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 2)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28914.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 2)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28834.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27671.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27671.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27671.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27671.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27671.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27671.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28814.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28814.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28814.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28814.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27992.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27992.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27992.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27992.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27992.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27992.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27992.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28808.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28808.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28808.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28808.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28643.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28518.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28343.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28343.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28324.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28324.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28466.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28466.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28466.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28440.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28440.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28440.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 2)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28440.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28440.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28440.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 2)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28439.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28439.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28438.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28438.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28438.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28327.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28327.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28434.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28434.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28434.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28346.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28346.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28433.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28433.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28432.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28432.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28428.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28428.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28428.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28321.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28321.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28427.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28427.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28427.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28330.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28330.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28437.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28437.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28426.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28426.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28426.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27974.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27974.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27974.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27975.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27970.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27970.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27970.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27970.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27970.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27970.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27559.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27559.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27559.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27559.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27559.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27559.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27559.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27197.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27197.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27197.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27197.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27197.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27197.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27182.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27182.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27166.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28306.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28306.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27673.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27657.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27657.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27657.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28340.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28340.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28436.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28436.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28287.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28431.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28431.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28272.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28430.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28430.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28269.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28315.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28315.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28318.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28318.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28403.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28403.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 2)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28309.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28309.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27184.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27214.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27214.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27214.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27214.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27214.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27214.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27229.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27229.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27229.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27229.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27229.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27229.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27216.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28516.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28512.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28494.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28511.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28493.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28521.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28510.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28520.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28811.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28811.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28811.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28811.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27981.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27981.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27981.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27981.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27981.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27981.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27981.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28810.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28810.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28810.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28810.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28812.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28812.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28812.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28812.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27985.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27985.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27985.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27985.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27985.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27985.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27985.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27967.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27967.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28771.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28513.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28507.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28501.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28495.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28435.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28435.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28284.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28429.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28429.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28266.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27217.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28417.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28417.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28417.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27577.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27577.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27577.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27561.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27561.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27561.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28233.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27497.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27497.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27481.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27481.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27465.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27465.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27465.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27529.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27529.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27529.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27394.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27376.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28230.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27449.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27449.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27449.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28221.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28240.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27609.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27609.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28224.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28216.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27199.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27200.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27545.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27545.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27545.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27429.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27429.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28333.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28333.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28312.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28312.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27513.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27513.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27322.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27283.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27262.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27262.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27262.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27262.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27262.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27262.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27246.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27989.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27989.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27977.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27977.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27977.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27977.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27977.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27977.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27977.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27953.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27641.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27641.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27625.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27625.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27593.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27593.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27423.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27281.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27281.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27281.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27281.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27281.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27281.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27265.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27231.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27232.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28303.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28303.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$26550.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27015.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$26610.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$26610.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$26610.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$26610.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$26610.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$26610.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$26625.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$26625.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$26625.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$26625.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$26625.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$26584.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$26584.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$26584.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$26584.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$26584.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$26601.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$26606.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$26607.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$26607.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27320.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27320.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27320.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27320.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27320.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27320.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27305.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27340.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$26903.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$26866.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$26860.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$26856.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$26534.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$26534.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$26859.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$26526.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$26855.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$26855.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$26512.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$26512.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$26512.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$26512.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$26512.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$26512.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$26512.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$26513.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$26513.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$26513.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$26513.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$26513.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$26513.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$26513.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$26509.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$26510.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$26511.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$26797.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$26797.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$26797.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$26797.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$26797.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28500.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28504.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$26564.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$26564.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$26564.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$26564.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$26564.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$26568.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$26568.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$26586.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$26508.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$26509.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$26510.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$26511.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$26512.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$26513.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$26519.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$26519.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$26526.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$26529.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$26534.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$26526.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$26537.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27320.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$26550.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$26550.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27015.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$26556.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$26558.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$26564.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$26565.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$26568.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$26570.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$26572.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$26575.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$26578.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$26580.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28492.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$26584.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$26585.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$26586.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$26589.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$26586.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$26594.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$26595.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$26601.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$26606.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$26607.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$26610.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$26611.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$26617.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$26625.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$26625.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$26584.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$26564.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27164.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28499.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28236.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27356.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$26687.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28522.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$26716.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28514.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$26736.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$26751.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$26743.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27495.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$26751.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$26754.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28503.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$26776.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$26797.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$26797.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$26814.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$26814.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27591.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$26856.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$26855.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$26856.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$26859.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$26859.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$26866.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$26866.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$26869.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$26870.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$26871.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$26872.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$26873.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$26874.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$26875.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$26876.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$26877.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$26878.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$26879.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$26880.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$26881.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$26882.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$26883.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$26884.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$26885.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$26886.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$26887.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$26888.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$26889.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$26890.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$26891.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$26892.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$26893.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$26894.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$26895.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$26896.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$26897.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$26898.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$26899.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$26901.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$26903.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$26903.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$26905.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$26906.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$26907.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$26910.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$26911.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$26917.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$26922.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$26924.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$26938.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$26950.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$26956.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$26954.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$26946.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$26960.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$26980.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$26958.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$26986.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$26992.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$26984.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27357.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$26994.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$26999.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27001.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$26990.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27015.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27016.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27026.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27035.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27044.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27045.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27069.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27088.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27303.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27133.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27134.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27135.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27148.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27148.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27153.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27153.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28250.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28303.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27164.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27198.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27166.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27167.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27168.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27167.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27176.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27176.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28257.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27182.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27183.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27184.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27185.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27186.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27185.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27229.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27193.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27193.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27214.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27196.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27197.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27198.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27199.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27200.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27201.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27209.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27209.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27214.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27215.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27216.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27217.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27218.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27226.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27226.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27228.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27229.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27230.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27231.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27232.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27233.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27243.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27244.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27245.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27246.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27247.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27248.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27262.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27263.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27264.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27265.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27247.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27264.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27281.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27282.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27283.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27281.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27302.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27303.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27304.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27305.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27304.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27320.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27321.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27322.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27339.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27338.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27339.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27340.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27358.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27356.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27357.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27358.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27374.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27375.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27376.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28222.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27392.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27393.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27394.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27410.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27411.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27412.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27414.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28430.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27427.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27428.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27429.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27429.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27447.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27448.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27449.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27460.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27460.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27462.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27462.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27463.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27464.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27465.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27476.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28235.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27476.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27478.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27478.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27479.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27480.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28231.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28312.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27495.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27496.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27497.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28241.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27497.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27511.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27512.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27513.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28223.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27513.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27527.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27528.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27529.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28227.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27542.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27542.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27543.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27544.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27545.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27559.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27560.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27561.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27574.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27574.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27575.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27576.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27577.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28237.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27591.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27592.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27593.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27604.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27576.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27604.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27606.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27606.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27607.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27608.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27609.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28220.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27593.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27609.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27623.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27624.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27625.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28232.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27639.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27640.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27641.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27641.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27655.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27656.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27657.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27671.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27672.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27673.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28243.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27687.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27321.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27671.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27687.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27793.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27784.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27788.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27789.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27793.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27795.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27784.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27789.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27802.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27806.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27810.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27813.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27813.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27845.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27845.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$26852.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27010.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28502.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27961.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27952.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28435.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27959.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27230.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27961.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27964.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27965.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27967.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27968.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27968.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27970.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27974.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27975.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27970.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27977.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27965.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27981.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27985.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27989.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27990.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27990.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27992.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28808.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27989.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27182.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27197.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27262.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28506.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27282.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$29009.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28078.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$26717.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27625.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28505.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27463.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28214.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28218.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28225.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28217.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28229.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28219.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28214.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28216.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28217.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28218.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28219.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28220.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28221.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28222.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28223.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28224.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28225.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28226.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28227.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28228.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28229.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28230.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28231.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28232.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28233.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28234.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28235.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28236.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28237.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28238.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28239.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28240.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28241.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28242.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28243.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28244.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28234.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28226.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28244.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28250.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28257.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28260.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28263.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28263.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28242.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28266.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28269.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28272.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28275.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28275.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28278.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28281.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28281.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28260.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28284.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28429.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28287.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28431.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28290.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28290.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28278.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28293.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28293.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28296.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28296.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28303.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28309.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28309.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28312.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28315.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28315.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28318.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28318.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28403.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28432.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28437.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28336.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28436.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28433.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28349.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28349.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27134.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27183.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28403.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28417.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28426.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28427.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28428.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28429.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28430.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28431.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28432.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28433.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28434.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28435.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28436.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28437.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28438.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28439.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28440.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28441.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28446.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28448.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28450.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28452.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28454.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28439.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28456.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28458.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28460.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28440.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28462.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28464.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28466.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28336.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28468.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28470.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28472.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28474.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28491.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28496.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28814.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28497.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28491.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28492.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28493.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28494.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28495.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28496.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28497.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28498.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28499.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28500.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28501.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28502.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28503.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28504.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28505.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28506.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28507.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28508.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28509.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28510.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28511.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28512.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28513.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28514.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28515.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28516.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28517.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28518.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28519.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28520.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28521.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28522.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28519.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28508.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28498.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28517.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28567.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28568.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28574.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28575.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28583.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28509.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28638.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28641.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28643.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28238.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28690.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28690.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28694.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28694.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28698.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28698.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28515.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28712.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28712.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28811.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28771.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28775.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28775.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28799.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28799.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27959.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27964.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27967.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28808.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28810.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28811.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28812.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28814.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28812.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28810.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28826.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28828.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28833.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28830.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28834.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$29057.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28909.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28914.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28911.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28914.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$29070.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28919.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$29055.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28986.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28948.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28973.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28971.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28948.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28971.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28973.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28986.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$29009.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$29017.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$27480.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$28919.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$29017.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$29025.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$29025.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$29043.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$29043.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$29055.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$29057.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$29060.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$29060.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$29072.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$29062.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$29065.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$29065.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$29068.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$29068.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$29062.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$29070.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$26484$auto$blifparse.cc:515:parse_blif$26964.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
Removed 0 unused cells and 6051 unused wires.

22.48. Executing AUTONAME pass.
Renamed 112951 objects in module board_75e (125 iterations).

22.49. Executing HIERARCHY pass (managing design hierarchy).

22.49.1. Analyzing design hierarchy..
Top module:  \board_75e

22.49.2. Analyzing design hierarchy..
Top module:  \board_75e
Removed 0 unused modules.

22.50. Printing statistics.

=== board_75e ===

   Number of wires:               4356
   Number of wire bits:          16700
   Number of public wires:        4356
   Number of public wire bits:   16700
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               6623
     CCU2C                         262
     DP16KD                         28
     L6MUX21                       225
     LUT4                         3631
     MULT18X18D                      3
     PDPW16KD                        2
     PFUMX                         697
     TRELLIS_DPR16X4                36
     TRELLIS_FF                   1739

22.51. Executing CHECK pass (checking for obvious problems).
Checking module board_75e...
Found and reported 0 problems.

23. Executing JSON backend.

Warnings: 75 unique messages, 75 total
End of script. Logfile hash: 3694dedfa7, CPU: user 12.29s system 0.28s, MEM: 1362.39 MB peak
Yosys 0.9+4288 (git sha1 b2e97174, x86_64-conda_cos6-linux-gnu-gcc 1.24.0.133_b0863d8_dirty -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/home/runner/work/conda-eda/conda-eda/workdir/conda-env/conda-bld/yosys_1630451134687/work=/usr/local/src/conda/yosys-0.9_5586_gb2e97174 -fdebug-prefix-map=/home/johan/miniconda3/envs/fpga=/usr/local/src/conda-prefix -fPIC -Os -fno-merge-constants)
Time spent: 30% 8x techmap (4 sec), 15% 48x opt_expr (2 sec), ...
