|VGA_Ball
GPIO[0] <> GPIO[0]
GPIO[2] <> GPIO[2]
CLOCK_50 => VGA_SYNC_module:U1.clock_50Mhz
CLOCK_50 => SENSOR_CONTROL:UP_DOWN.CLOCK
CLOCK_50 => SENSOR_CONTROL:L_R.CLOCK
CLOCK_50 => scale50MHZ:my_new_clk.clk
KEY[0] => up.DATAA
KEY[1] => down.DATAA
KEY[2] => slide_r.DATAA
KEY[3] => slide_l.DATAA
SW[0] => ball:U2.reset
SW[1] => up.OUTPUTSELECT
SW[1] => down.OUTPUTSELECT
SW[1] => slide_l.OUTPUTSELECT
SW[1] => slide_r.OUTPUTSELECT
SW[2] => ~NO_FANOUT~
SW[3] => ~NO_FANOUT~
SW[4] => ~NO_FANOUT~
SW[5] => ~NO_FANOUT~
SW[6] => ~NO_FANOUT~
SW[7] => ~NO_FANOUT~
SW[8] => ~NO_FANOUT~
SW[9] => ~NO_FANOUT~
SW[10] => ~NO_FANOUT~
SW[11] => ~NO_FANOUT~
SW[12] => ~NO_FANOUT~
SW[13] => ~NO_FANOUT~
SW[14] => ~NO_FANOUT~
SW[15] => VGA_B[5].DATAIN
SW[16] => VGA_G[5].DATAIN
SW[17] => VGA_R[5].DATAIN
VGA_BLANK_N <= VGA_SYNC_module:U1.video_on
VGA_CLK <= VGA_SYNC_module:U1.pixel_clock
VGA_HS <= VGA_SYNC_module:U1.horiz_sync_out
VGA_SYNC_N <= comb.DB_MAX_OUTPUT_PORT_TYPE
VGA_VS <= VGA_SYNC_module:U1.vert_sync_out
VGA_R[0] <= <GND>
VGA_R[1] <= <GND>
VGA_R[2] <= <GND>
VGA_R[3] <= <GND>
VGA_R[4] <= <GND>
VGA_R[5] <= SW[17].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[6] <= <GND>
VGA_R[7] <= VGA_SYNC_module:U1.red_out
VGA_G[0] <= <GND>
VGA_G[1] <= <GND>
VGA_G[2] <= <GND>
VGA_G[3] <= <GND>
VGA_G[4] <= <GND>
VGA_G[5] <= SW[16].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[6] <= <GND>
VGA_G[7] <= VGA_SYNC_module:U1.green_out
VGA_B[0] <= <GND>
VGA_B[1] <= <GND>
VGA_B[2] <= <GND>
VGA_B[3] <= <GND>
VGA_B[4] <= <GND>
VGA_B[5] <= SW[15].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[6] <= <GND>
VGA_B[7] <= VGA_SYNC_module:U1.blue_out
HEX0[0] <= bcd_seven:bcd0.HEX0[0]
HEX0[1] <= bcd_seven:bcd0.HEX0[1]
HEX0[2] <= bcd_seven:bcd0.HEX0[2]
HEX0[3] <= bcd_seven:bcd0.HEX0[3]
HEX0[4] <= bcd_seven:bcd0.HEX0[4]
HEX0[5] <= bcd_seven:bcd0.HEX0[5]
HEX0[6] <= bcd_seven:bcd0.HEX0[6]
HEX1[0] <= bcd_seven:bcd1.HEX0[0]
HEX1[1] <= bcd_seven:bcd1.HEX0[1]
HEX1[2] <= bcd_seven:bcd1.HEX0[2]
HEX1[3] <= bcd_seven:bcd1.HEX0[3]
HEX1[4] <= bcd_seven:bcd1.HEX0[4]
HEX1[5] <= bcd_seven:bcd1.HEX0[5]
HEX1[6] <= bcd_seven:bcd1.HEX0[6]
HEX2[0] <= bcd_seven:bcd2.HEX0[0]
HEX2[1] <= bcd_seven:bcd2.HEX0[1]
HEX2[2] <= bcd_seven:bcd2.HEX0[2]
HEX2[3] <= bcd_seven:bcd2.HEX0[3]
HEX2[4] <= bcd_seven:bcd2.HEX0[4]
HEX2[5] <= bcd_seven:bcd2.HEX0[5]
HEX2[6] <= bcd_seven:bcd2.HEX0[6]
HEX3[0] <= bcd_seven:bcd3.HEX0[0]
HEX3[1] <= bcd_seven:bcd3.HEX0[1]
HEX3[2] <= bcd_seven:bcd3.HEX0[2]
HEX3[3] <= bcd_seven:bcd3.HEX0[3]
HEX3[4] <= bcd_seven:bcd3.HEX0[4]
HEX3[5] <= bcd_seven:bcd3.HEX0[5]
HEX3[6] <= bcd_seven:bcd3.HEX0[6]
HEX4[0] <= bcd_seven:bcd4.HEX0[0]
HEX4[1] <= bcd_seven:bcd4.HEX0[1]
HEX4[2] <= bcd_seven:bcd4.HEX0[2]
HEX4[3] <= bcd_seven:bcd4.HEX0[3]
HEX4[4] <= bcd_seven:bcd4.HEX0[4]
HEX4[5] <= bcd_seven:bcd4.HEX0[5]
HEX4[6] <= bcd_seven:bcd4.HEX0[6]
HEX5[0] <= bcd_seven:bcd5.HEX0[0]
HEX5[1] <= bcd_seven:bcd5.HEX0[1]
HEX5[2] <= bcd_seven:bcd5.HEX0[2]
HEX5[3] <= bcd_seven:bcd5.HEX0[3]
HEX5[4] <= bcd_seven:bcd5.HEX0[4]
HEX5[5] <= bcd_seven:bcd5.HEX0[5]
HEX5[6] <= bcd_seven:bcd5.HEX0[6]
HEX6[0] <= bcd_seven:bcd6.HEX0[0]
HEX6[1] <= bcd_seven:bcd6.HEX0[1]
HEX6[2] <= bcd_seven:bcd6.HEX0[2]
HEX6[3] <= bcd_seven:bcd6.HEX0[3]
HEX6[4] <= bcd_seven:bcd6.HEX0[4]
HEX6[5] <= bcd_seven:bcd6.HEX0[5]
HEX6[6] <= bcd_seven:bcd6.HEX0[6]
HEX7[0] <= bcd_seven:bcd7.HEX0[0]
HEX7[1] <= bcd_seven:bcd7.HEX0[1]
HEX7[2] <= bcd_seven:bcd7.HEX0[2]
HEX7[3] <= bcd_seven:bcd7.HEX0[3]
HEX7[4] <= bcd_seven:bcd7.HEX0[4]
HEX7[5] <= bcd_seven:bcd7.HEX0[5]
HEX7[6] <= bcd_seven:bcd7.HEX0[6]


|VGA_Ball|VGA_SYNC_module:U1
clock_50Mhz => video_PLL:video_PLL_inst.inclk0
red => red_out.IN1
green => green_out.IN1
blue => blue_out.IN1
red_out <= red_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
green_out <= green_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
blue_out <= blue_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
horiz_sync_out <= horiz_sync_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
vert_sync_out <= vert_sync_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
video_on <= video_on_int.DB_MAX_OUTPUT_PORT_TYPE
pixel_clock <= video_PLL:video_PLL_inst.c0
pixel_row[0] <= pixel_row[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[1] <= pixel_row[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[2] <= pixel_row[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[3] <= pixel_row[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[4] <= pixel_row[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[5] <= pixel_row[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[6] <= pixel_row[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[7] <= pixel_row[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[8] <= pixel_row[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[9] <= pixel_row[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[0] <= pixel_column[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[1] <= pixel_column[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[2] <= pixel_column[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[3] <= pixel_column[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[4] <= pixel_column[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[5] <= pixel_column[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[6] <= pixel_column[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[7] <= pixel_column[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[8] <= pixel_column[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[9] <= pixel_column[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|VGA_Ball|VGA_SYNC_module:U1|video_PLL:video_PLL_inst
inclk0 => altpll:altpll_component.inclk[0]
c0 <= altpll:altpll_component.clk[0]


|VGA_Ball|VGA_SYNC_module:U1|video_PLL:video_PLL_inst|altpll:altpll_component
inclk[0] => video_PLL_altpll:auto_generated.inclk[0]
inclk[1] => video_PLL_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|VGA_Ball|VGA_SYNC_module:U1|video_PLL:video_PLL_inst|altpll:altpll_component|video_PLL_altpll:auto_generated
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1


|VGA_Ball|ball:U2
reset => GAME_RESET.IN1
reset => enemy:GEN_ENEMY:0:ENEMY_INST.reset
reset => enemy:GEN_ENEMY:1:ENEMY_INST.reset
reset => enemy:GEN_ENEMY:2:ENEMY_INST.reset
reset => enemy:GEN_ENEMY:3:ENEMY_INST.reset
reset => enemy:GEN_ENEMY:4:ENEMY_INST.reset
reset => enemy:GEN_ENEMY:5:ENEMY_INST.reset
reset => enemy:GEN_ENEMY:6:ENEMY_INST.reset
reset => enemy:GEN_ENEMY:7:ENEMY_INST.reset
up => y_int.OUTPUTSELECT
up => y_int.OUTPUTSELECT
up => y_int.OUTPUTSELECT
up => y_int.OUTPUTSELECT
up => y_int.OUTPUTSELECT
up => y_int.OUTPUTSELECT
up => y_int.OUTPUTSELECT
up => y_int.OUTPUTSELECT
up => y_int.OUTPUTSELECT
up => y_int.OUTPUTSELECT
up => y_int.OUTPUTSELECT
up => y_int.OUTPUTSELECT
up => y_int.OUTPUTSELECT
up => y_int.OUTPUTSELECT
up => y_int.OUTPUTSELECT
up => y_int.OUTPUTSELECT
up => y_int.OUTPUTSELECT
up => y_int.OUTPUTSELECT
up => y_int.OUTPUTSELECT
up => y_int.OUTPUTSELECT
up => y_int.OUTPUTSELECT
up => y_int.OUTPUTSELECT
up => y_int.OUTPUTSELECT
up => y_int.OUTPUTSELECT
up => y_int.OUTPUTSELECT
up => y_int.OUTPUTSELECT
up => y_int.OUTPUTSELECT
up => y_int.OUTPUTSELECT
up => y_int.OUTPUTSELECT
up => y_int.OUTPUTSELECT
up => y_int.OUTPUTSELECT
down => y_int.OUTPUTSELECT
down => y_int.OUTPUTSELECT
down => y_int.OUTPUTSELECT
down => y_int.OUTPUTSELECT
down => y_int.OUTPUTSELECT
down => y_int.OUTPUTSELECT
down => y_int.OUTPUTSELECT
down => y_int.OUTPUTSELECT
down => y_int.OUTPUTSELECT
down => y_int.OUTPUTSELECT
down => y_int.OUTPUTSELECT
down => y_int.OUTPUTSELECT
down => y_int.OUTPUTSELECT
down => y_int.OUTPUTSELECT
down => y_int.OUTPUTSELECT
down => y_int.OUTPUTSELECT
down => y_int.OUTPUTSELECT
down => y_int.OUTPUTSELECT
down => y_int.OUTPUTSELECT
down => y_int.OUTPUTSELECT
down => y_int.OUTPUTSELECT
down => y_int.OUTPUTSELECT
down => y_int.OUTPUTSELECT
down => y_int.OUTPUTSELECT
down => y_int.OUTPUTSELECT
down => y_int.OUTPUTSELECT
down => y_int.OUTPUTSELECT
down => y_int.OUTPUTSELECT
down => y_int.OUTPUTSELECT
down => y_int.OUTPUTSELECT
down => y_int.OUTPUTSELECT
slide_l => x_int.OUTPUTSELECT
slide_l => x_int.OUTPUTSELECT
slide_l => x_int.OUTPUTSELECT
slide_l => x_int.OUTPUTSELECT
slide_l => x_int.OUTPUTSELECT
slide_l => x_int.OUTPUTSELECT
slide_l => x_int.OUTPUTSELECT
slide_l => x_int.OUTPUTSELECT
slide_l => x_int.OUTPUTSELECT
slide_l => x_int.OUTPUTSELECT
slide_l => x_int.OUTPUTSELECT
slide_l => x_int.OUTPUTSELECT
slide_l => x_int.OUTPUTSELECT
slide_l => x_int.OUTPUTSELECT
slide_l => x_int.OUTPUTSELECT
slide_l => x_int.OUTPUTSELECT
slide_l => x_int.OUTPUTSELECT
slide_l => x_int.OUTPUTSELECT
slide_l => x_int.OUTPUTSELECT
slide_l => x_int.OUTPUTSELECT
slide_l => x_int.OUTPUTSELECT
slide_l => x_int.OUTPUTSELECT
slide_l => x_int.OUTPUTSELECT
slide_l => x_int.OUTPUTSELECT
slide_l => x_int.OUTPUTSELECT
slide_l => x_int.OUTPUTSELECT
slide_l => x_int.OUTPUTSELECT
slide_l => x_int.OUTPUTSELECT
slide_l => x_int.OUTPUTSELECT
slide_l => x_int.OUTPUTSELECT
slide_l => x_int.OUTPUTSELECT
slide_r => x_int.OUTPUTSELECT
slide_r => x_int.OUTPUTSELECT
slide_r => x_int.OUTPUTSELECT
slide_r => x_int.OUTPUTSELECT
slide_r => x_int.OUTPUTSELECT
slide_r => x_int.OUTPUTSELECT
slide_r => x_int.OUTPUTSELECT
slide_r => x_int.OUTPUTSELECT
slide_r => x_int.OUTPUTSELECT
slide_r => x_int.OUTPUTSELECT
slide_r => x_int.OUTPUTSELECT
slide_r => x_int.OUTPUTSELECT
slide_r => x_int.OUTPUTSELECT
slide_r => x_int.OUTPUTSELECT
slide_r => x_int.OUTPUTSELECT
slide_r => x_int.OUTPUTSELECT
slide_r => x_int.OUTPUTSELECT
slide_r => x_int.OUTPUTSELECT
slide_r => x_int.OUTPUTSELECT
slide_r => x_int.OUTPUTSELECT
slide_r => x_int.OUTPUTSELECT
slide_r => x_int.OUTPUTSELECT
slide_r => x_int.OUTPUTSELECT
slide_r => x_int.OUTPUTSELECT
slide_r => x_int.OUTPUTSELECT
slide_r => x_int.OUTPUTSELECT
slide_r => x_int.OUTPUTSELECT
slide_r => x_int.OUTPUTSELECT
slide_r => x_int.OUTPUTSELECT
slide_r => x_int.OUTPUTSELECT
slide_r => x_int.OUTPUTSELECT
pixel_row[0] => Add2.IN20
pixel_row[0] => LessThan3.IN20
pixel_row[0] => LessThan7.IN20
pixel_row[0] => LessThan11.IN20
pixel_row[0] => LessThan15.IN20
pixel_row[0] => LessThan19.IN20
pixel_row[0] => LessThan23.IN20
pixel_row[0] => LessThan27.IN20
pixel_row[0] => LessThan31.IN20
pixel_row[0] => LessThan35.IN22
pixel_row[1] => Add2.IN19
pixel_row[1] => LessThan3.IN19
pixel_row[1] => LessThan7.IN19
pixel_row[1] => LessThan11.IN19
pixel_row[1] => LessThan15.IN19
pixel_row[1] => LessThan19.IN19
pixel_row[1] => LessThan23.IN19
pixel_row[1] => LessThan27.IN19
pixel_row[1] => LessThan31.IN19
pixel_row[1] => LessThan35.IN21
pixel_row[2] => Add2.IN18
pixel_row[2] => LessThan3.IN18
pixel_row[2] => LessThan7.IN18
pixel_row[2] => LessThan11.IN18
pixel_row[2] => LessThan15.IN18
pixel_row[2] => LessThan19.IN18
pixel_row[2] => LessThan23.IN18
pixel_row[2] => LessThan27.IN18
pixel_row[2] => LessThan31.IN18
pixel_row[2] => LessThan35.IN20
pixel_row[3] => Add2.IN17
pixel_row[3] => LessThan3.IN17
pixel_row[3] => LessThan7.IN17
pixel_row[3] => LessThan11.IN17
pixel_row[3] => LessThan15.IN17
pixel_row[3] => LessThan19.IN17
pixel_row[3] => LessThan23.IN17
pixel_row[3] => LessThan27.IN17
pixel_row[3] => LessThan31.IN17
pixel_row[3] => LessThan35.IN19
pixel_row[4] => Add2.IN16
pixel_row[4] => LessThan3.IN16
pixel_row[4] => LessThan7.IN16
pixel_row[4] => LessThan11.IN16
pixel_row[4] => LessThan15.IN16
pixel_row[4] => LessThan19.IN16
pixel_row[4] => LessThan23.IN16
pixel_row[4] => LessThan27.IN16
pixel_row[4] => LessThan31.IN16
pixel_row[4] => LessThan35.IN18
pixel_row[5] => Add2.IN15
pixel_row[5] => LessThan3.IN15
pixel_row[5] => LessThan7.IN15
pixel_row[5] => LessThan11.IN15
pixel_row[5] => LessThan15.IN15
pixel_row[5] => LessThan19.IN15
pixel_row[5] => LessThan23.IN15
pixel_row[5] => LessThan27.IN15
pixel_row[5] => LessThan31.IN15
pixel_row[5] => LessThan35.IN17
pixel_row[6] => Add2.IN14
pixel_row[6] => LessThan3.IN14
pixel_row[6] => LessThan7.IN14
pixel_row[6] => LessThan11.IN14
pixel_row[6] => LessThan15.IN14
pixel_row[6] => LessThan19.IN14
pixel_row[6] => LessThan23.IN14
pixel_row[6] => LessThan27.IN14
pixel_row[6] => LessThan31.IN14
pixel_row[6] => LessThan35.IN16
pixel_row[7] => Add2.IN13
pixel_row[7] => LessThan3.IN13
pixel_row[7] => LessThan7.IN13
pixel_row[7] => LessThan11.IN13
pixel_row[7] => LessThan15.IN13
pixel_row[7] => LessThan19.IN13
pixel_row[7] => LessThan23.IN13
pixel_row[7] => LessThan27.IN13
pixel_row[7] => LessThan31.IN13
pixel_row[7] => LessThan35.IN15
pixel_row[8] => Add2.IN12
pixel_row[8] => LessThan3.IN12
pixel_row[8] => LessThan7.IN12
pixel_row[8] => LessThan11.IN12
pixel_row[8] => LessThan15.IN12
pixel_row[8] => LessThan19.IN12
pixel_row[8] => LessThan23.IN12
pixel_row[8] => LessThan27.IN12
pixel_row[8] => LessThan31.IN12
pixel_row[8] => LessThan35.IN14
pixel_row[9] => Add2.IN11
pixel_row[9] => LessThan3.IN11
pixel_row[9] => LessThan7.IN11
pixel_row[9] => LessThan11.IN11
pixel_row[9] => LessThan15.IN11
pixel_row[9] => LessThan19.IN11
pixel_row[9] => LessThan23.IN11
pixel_row[9] => LessThan27.IN11
pixel_row[9] => LessThan31.IN11
pixel_row[9] => LessThan35.IN13
pixel_column[0] => Add0.IN20
pixel_column[0] => LessThan1.IN20
pixel_column[0] => LessThan5.IN20
pixel_column[0] => LessThan9.IN20
pixel_column[0] => LessThan13.IN20
pixel_column[0] => LessThan17.IN20
pixel_column[0] => LessThan21.IN20
pixel_column[0] => LessThan25.IN20
pixel_column[0] => LessThan29.IN20
pixel_column[0] => LessThan33.IN22
pixel_column[1] => Add0.IN19
pixel_column[1] => LessThan1.IN19
pixel_column[1] => LessThan5.IN19
pixel_column[1] => LessThan9.IN19
pixel_column[1] => LessThan13.IN19
pixel_column[1] => LessThan17.IN19
pixel_column[1] => LessThan21.IN19
pixel_column[1] => LessThan25.IN19
pixel_column[1] => LessThan29.IN19
pixel_column[1] => LessThan33.IN21
pixel_column[2] => Add0.IN18
pixel_column[2] => LessThan1.IN18
pixel_column[2] => LessThan5.IN18
pixel_column[2] => LessThan9.IN18
pixel_column[2] => LessThan13.IN18
pixel_column[2] => LessThan17.IN18
pixel_column[2] => LessThan21.IN18
pixel_column[2] => LessThan25.IN18
pixel_column[2] => LessThan29.IN18
pixel_column[2] => LessThan33.IN20
pixel_column[3] => Add0.IN17
pixel_column[3] => LessThan1.IN17
pixel_column[3] => LessThan5.IN17
pixel_column[3] => LessThan9.IN17
pixel_column[3] => LessThan13.IN17
pixel_column[3] => LessThan17.IN17
pixel_column[3] => LessThan21.IN17
pixel_column[3] => LessThan25.IN17
pixel_column[3] => LessThan29.IN17
pixel_column[3] => LessThan33.IN19
pixel_column[4] => Add0.IN16
pixel_column[4] => LessThan1.IN16
pixel_column[4] => LessThan5.IN16
pixel_column[4] => LessThan9.IN16
pixel_column[4] => LessThan13.IN16
pixel_column[4] => LessThan17.IN16
pixel_column[4] => LessThan21.IN16
pixel_column[4] => LessThan25.IN16
pixel_column[4] => LessThan29.IN16
pixel_column[4] => LessThan33.IN18
pixel_column[5] => Add0.IN15
pixel_column[5] => LessThan1.IN15
pixel_column[5] => LessThan5.IN15
pixel_column[5] => LessThan9.IN15
pixel_column[5] => LessThan13.IN15
pixel_column[5] => LessThan17.IN15
pixel_column[5] => LessThan21.IN15
pixel_column[5] => LessThan25.IN15
pixel_column[5] => LessThan29.IN15
pixel_column[5] => LessThan33.IN17
pixel_column[6] => Add0.IN14
pixel_column[6] => LessThan1.IN14
pixel_column[6] => LessThan5.IN14
pixel_column[6] => LessThan9.IN14
pixel_column[6] => LessThan13.IN14
pixel_column[6] => LessThan17.IN14
pixel_column[6] => LessThan21.IN14
pixel_column[6] => LessThan25.IN14
pixel_column[6] => LessThan29.IN14
pixel_column[6] => LessThan33.IN16
pixel_column[7] => Add0.IN13
pixel_column[7] => LessThan1.IN13
pixel_column[7] => LessThan5.IN13
pixel_column[7] => LessThan9.IN13
pixel_column[7] => LessThan13.IN13
pixel_column[7] => LessThan17.IN13
pixel_column[7] => LessThan21.IN13
pixel_column[7] => LessThan25.IN13
pixel_column[7] => LessThan29.IN13
pixel_column[7] => LessThan33.IN15
pixel_column[8] => Add0.IN12
pixel_column[8] => LessThan1.IN12
pixel_column[8] => LessThan5.IN12
pixel_column[8] => LessThan9.IN12
pixel_column[8] => LessThan13.IN12
pixel_column[8] => LessThan17.IN12
pixel_column[8] => LessThan21.IN12
pixel_column[8] => LessThan25.IN12
pixel_column[8] => LessThan29.IN12
pixel_column[8] => LessThan33.IN14
pixel_column[9] => Add0.IN11
pixel_column[9] => LessThan1.IN11
pixel_column[9] => LessThan5.IN11
pixel_column[9] => LessThan9.IN11
pixel_column[9] => LessThan13.IN11
pixel_column[9] => LessThan17.IN11
pixel_column[9] => LessThan21.IN11
pixel_column[9] => LessThan25.IN11
pixel_column[9] => LessThan29.IN11
pixel_column[9] => LessThan33.IN13
Red <= TEMP_R.DB_MAX_OUTPUT_PORT_TYPE
Green <= BALL_ON_VALUE.DB_MAX_OUTPUT_PORT_TYPE
Blue <= TEMP_B.DB_MAX_OUTPUT_PORT_TYPE
x[0] <= <GND>
x[1] <= \Move_Ball:x_int[1].DB_MAX_OUTPUT_PORT_TYPE
x[2] <= \Move_Ball:x_int[2].DB_MAX_OUTPUT_PORT_TYPE
x[3] <= \Move_Ball:x_int[3].DB_MAX_OUTPUT_PORT_TYPE
x[4] <= \Move_Ball:x_int[4].DB_MAX_OUTPUT_PORT_TYPE
x[5] <= \Move_Ball:x_int[5].DB_MAX_OUTPUT_PORT_TYPE
x[6] <= \Move_Ball:x_int[6].DB_MAX_OUTPUT_PORT_TYPE
x[7] <= \Move_Ball:x_int[7].DB_MAX_OUTPUT_PORT_TYPE
x[8] <= \Move_Ball:x_int[8].DB_MAX_OUTPUT_PORT_TYPE
x[9] <= \Move_Ball:x_int[9].DB_MAX_OUTPUT_PORT_TYPE
y[0] <= <GND>
y[1] <= \Move_Ball:y_int[1].DB_MAX_OUTPUT_PORT_TYPE
y[2] <= \Move_Ball:y_int[2].DB_MAX_OUTPUT_PORT_TYPE
y[3] <= \Move_Ball:y_int[3].DB_MAX_OUTPUT_PORT_TYPE
y[4] <= \Move_Ball:y_int[4].DB_MAX_OUTPUT_PORT_TYPE
y[5] <= \Move_Ball:y_int[5].DB_MAX_OUTPUT_PORT_TYPE
y[6] <= \Move_Ball:y_int[6].DB_MAX_OUTPUT_PORT_TYPE
y[7] <= \Move_Ball:y_int[7].DB_MAX_OUTPUT_PORT_TYPE
y[8] <= \Move_Ball:y_int[8].DB_MAX_OUTPUT_PORT_TYPE
y[9] <= \Move_Ball:y_int[9].DB_MAX_OUTPUT_PORT_TYPE
Vert_sync => enemy:GEN_ENEMY:0:ENEMY_INST.vsync
Vert_sync => \Move_Ball:y_int[1].CLK
Vert_sync => \Move_Ball:y_int[2].CLK
Vert_sync => \Move_Ball:y_int[3].CLK
Vert_sync => \Move_Ball:y_int[4].CLK
Vert_sync => \Move_Ball:y_int[5].CLK
Vert_sync => \Move_Ball:y_int[6].CLK
Vert_sync => \Move_Ball:y_int[7].CLK
Vert_sync => \Move_Ball:y_int[8].CLK
Vert_sync => \Move_Ball:y_int[9].CLK
Vert_sync => \Move_Ball:y_int[10].CLK
Vert_sync => \Move_Ball:y_int[11].CLK
Vert_sync => \Move_Ball:y_int[12].CLK
Vert_sync => \Move_Ball:y_int[13].CLK
Vert_sync => \Move_Ball:y_int[14].CLK
Vert_sync => \Move_Ball:y_int[15].CLK
Vert_sync => \Move_Ball:y_int[16].CLK
Vert_sync => \Move_Ball:y_int[17].CLK
Vert_sync => \Move_Ball:y_int[18].CLK
Vert_sync => \Move_Ball:y_int[19].CLK
Vert_sync => \Move_Ball:y_int[20].CLK
Vert_sync => \Move_Ball:y_int[21].CLK
Vert_sync => \Move_Ball:y_int[22].CLK
Vert_sync => \Move_Ball:y_int[23].CLK
Vert_sync => \Move_Ball:y_int[24].CLK
Vert_sync => \Move_Ball:y_int[25].CLK
Vert_sync => \Move_Ball:y_int[26].CLK
Vert_sync => \Move_Ball:y_int[27].CLK
Vert_sync => \Move_Ball:y_int[28].CLK
Vert_sync => \Move_Ball:y_int[29].CLK
Vert_sync => \Move_Ball:y_int[30].CLK
Vert_sync => \Move_Ball:y_int[31].CLK
Vert_sync => \Move_Ball:x_int[1].CLK
Vert_sync => \Move_Ball:x_int[2].CLK
Vert_sync => \Move_Ball:x_int[3].CLK
Vert_sync => \Move_Ball:x_int[4].CLK
Vert_sync => \Move_Ball:x_int[5].CLK
Vert_sync => \Move_Ball:x_int[6].CLK
Vert_sync => \Move_Ball:x_int[7].CLK
Vert_sync => \Move_Ball:x_int[8].CLK
Vert_sync => \Move_Ball:x_int[9].CLK
Vert_sync => \Move_Ball:x_int[10].CLK
Vert_sync => \Move_Ball:x_int[11].CLK
Vert_sync => \Move_Ball:x_int[12].CLK
Vert_sync => \Move_Ball:x_int[13].CLK
Vert_sync => \Move_Ball:x_int[14].CLK
Vert_sync => \Move_Ball:x_int[15].CLK
Vert_sync => \Move_Ball:x_int[16].CLK
Vert_sync => \Move_Ball:x_int[17].CLK
Vert_sync => \Move_Ball:x_int[18].CLK
Vert_sync => \Move_Ball:x_int[19].CLK
Vert_sync => \Move_Ball:x_int[20].CLK
Vert_sync => \Move_Ball:x_int[21].CLK
Vert_sync => \Move_Ball:x_int[22].CLK
Vert_sync => \Move_Ball:x_int[23].CLK
Vert_sync => \Move_Ball:x_int[24].CLK
Vert_sync => \Move_Ball:x_int[25].CLK
Vert_sync => \Move_Ball:x_int[26].CLK
Vert_sync => \Move_Ball:x_int[27].CLK
Vert_sync => \Move_Ball:x_int[28].CLK
Vert_sync => \Move_Ball:x_int[29].CLK
Vert_sync => \Move_Ball:x_int[30].CLK
Vert_sync => \Move_Ball:x_int[31].CLK
Vert_sync => enemy:GEN_ENEMY:1:ENEMY_INST.vsync
Vert_sync => enemy:GEN_ENEMY:2:ENEMY_INST.vsync
Vert_sync => enemy:GEN_ENEMY:3:ENEMY_INST.vsync
Vert_sync => enemy:GEN_ENEMY:4:ENEMY_INST.vsync
Vert_sync => enemy:GEN_ENEMY:5:ENEMY_INST.vsync
Vert_sync => enemy:GEN_ENEMY:6:ENEMY_INST.vsync
Vert_sync => enemy:GEN_ENEMY:7:ENEMY_INST.vsync
RESET_OUT <= GAME_RESET.DB_MAX_OUTPUT_PORT_TYPE


|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:0:ENEMY_INST
reset => Ball_Y_motion[0].ALOAD
reset => Ball_Y_motion[1].ALOAD
reset => Ball_Y_motion[2].ALOAD
reset => Ball_Y_motion[3].ALOAD
reset => Ball_Y_motion[4].ALOAD
reset => Ball_Y_motion[5].ALOAD
reset => Ball_Y_motion[6].ALOAD
reset => Ball_Y_motion[7].ALOAD
reset => Ball_Y_motion[8].ALOAD
reset => Ball_Y_motion[9].ALOAD
reset => BAll_X_motion[0].ALOAD
reset => BAll_X_motion[1].ALOAD
reset => BAll_X_motion[2].ALOAD
reset => BAll_X_motion[3].ALOAD
reset => BAll_X_motion[4].ALOAD
reset => BAll_X_motion[5].ALOAD
reset => BAll_X_motion[6].ALOAD
reset => BAll_X_motion[7].ALOAD
reset => BAll_X_motion[8].ALOAD
reset => BAll_X_motion[9].ALOAD
reset => Ball_Y_pos[0].ALOAD
reset => Ball_Y_pos[1].ALOAD
reset => Ball_Y_pos[2].ALOAD
reset => Ball_Y_pos[3].ALOAD
reset => Ball_Y_pos[4].ALOAD
reset => Ball_Y_pos[5].ALOAD
reset => Ball_Y_pos[6].ALOAD
reset => Ball_Y_pos[7].ALOAD
reset => Ball_Y_pos[8].ALOAD
reset => Ball_Y_pos[9].ALOAD
reset => Ball_X_pos[0].ALOAD
reset => Ball_X_pos[1].ALOAD
reset => Ball_X_pos[2].ALOAD
reset => Ball_X_pos[3].ALOAD
reset => Ball_X_pos[4].ALOAD
reset => Ball_X_pos[5].ALOAD
reset => Ball_X_pos[6].ALOAD
reset => Ball_X_pos[7].ALOAD
reset => Ball_X_pos[8].ALOAD
reset => Ball_X_pos[9].ALOAD
reset => Base_Y_motion[0].LATCH_ENABLE
reset => Base_Y_motion[1].LATCH_ENABLE
reset => Base_Y_motion[2].LATCH_ENABLE
reset => Base_Y_motion[3].LATCH_ENABLE
reset => Base_Y_motion[4].LATCH_ENABLE
reset => Base_Y_motion[5].LATCH_ENABLE
reset => Base_Y_motion[6].LATCH_ENABLE
reset => Base_Y_motion[7].LATCH_ENABLE
reset => Base_Y_motion[8].LATCH_ENABLE
reset => Base_Y_motion[9].LATCH_ENABLE
reset => Base_X_motion[0].LATCH_ENABLE
reset => Base_X_motion[1].LATCH_ENABLE
reset => Base_X_motion[2].LATCH_ENABLE
reset => Base_X_motion[3].LATCH_ENABLE
reset => Base_X_motion[4].LATCH_ENABLE
reset => Base_X_motion[5].LATCH_ENABLE
reset => Base_X_motion[6].LATCH_ENABLE
reset => Base_X_motion[7].LATCH_ENABLE
reset => Base_X_motion[8].LATCH_ENABLE
reset => Base_X_motion[9].LATCH_ENABLE
reset => rint4[0].LATCH_ENABLE
reset => rint4[1].LATCH_ENABLE
reset => rint4[2].LATCH_ENABLE
reset => rint4[3].LATCH_ENABLE
reset => rint4[4].LATCH_ENABLE
reset => rint4[5].LATCH_ENABLE
reset => rint4[6].LATCH_ENABLE
reset => rint4[7].LATCH_ENABLE
reset => rint4[8].LATCH_ENABLE
reset => rint4[9].LATCH_ENABLE
reset => rint3[0].LATCH_ENABLE
reset => rint3[1].LATCH_ENABLE
reset => rint3[2].LATCH_ENABLE
reset => rint3[3].LATCH_ENABLE
reset => rint3[4].LATCH_ENABLE
reset => rint3[5].LATCH_ENABLE
reset => rint3[6].LATCH_ENABLE
reset => rint3[7].LATCH_ENABLE
reset => rint3[8].LATCH_ENABLE
reset => rint3[9].LATCH_ENABLE
reset => rint2[0].LATCH_ENABLE
reset => rint2[1].LATCH_ENABLE
reset => rint2[2].LATCH_ENABLE
reset => rint2[3].LATCH_ENABLE
reset => rint2[4].LATCH_ENABLE
reset => rint2[5].LATCH_ENABLE
reset => rint2[6].LATCH_ENABLE
reset => rint2[7].LATCH_ENABLE
reset => rint2[8].LATCH_ENABLE
reset => rint2[9].LATCH_ENABLE
reset => rint2[10].LATCH_ENABLE
reset => rint1[0].LATCH_ENABLE
reset => rint1[1].LATCH_ENABLE
reset => rint1[2].LATCH_ENABLE
reset => rint1[3].LATCH_ENABLE
reset => rint1[4].LATCH_ENABLE
reset => rint1[5].LATCH_ENABLE
reset => rint1[6].LATCH_ENABLE
reset => rint1[7].LATCH_ENABLE
reset => rint1[8].LATCH_ENABLE
reset => rint1[9].LATCH_ENABLE
reset => rint1[10].LATCH_ENABLE
reset => Ball_Y_motion[6].ENA
reset => Ball_Y_motion[5].ENA
reset => Ball_Y_motion[4].ENA
reset => Ball_Y_motion[3].ENA
reset => Ball_Y_motion[2].ENA
reset => Ball_Y_motion[1].ENA
reset => Ball_Y_motion[0].ENA
reset => Ball_Y_motion[7].ENA
reset => Ball_Y_motion[8].ENA
reset => Ball_Y_motion[9].ENA
reset => BAll_X_motion[0].ENA
reset => BAll_X_motion[1].ENA
reset => BAll_X_motion[2].ENA
reset => BAll_X_motion[3].ENA
reset => BAll_X_motion[4].ENA
reset => BAll_X_motion[5].ENA
reset => BAll_X_motion[6].ENA
reset => BAll_X_motion[7].ENA
reset => BAll_X_motion[8].ENA
reset => BAll_X_motion[9].ENA
reset => Ball_Y_pos[0].ENA
reset => Ball_Y_pos[1].ENA
reset => Ball_Y_pos[2].ENA
reset => Ball_Y_pos[3].ENA
reset => Ball_Y_pos[4].ENA
reset => Ball_Y_pos[5].ENA
reset => Ball_Y_pos[6].ENA
reset => Ball_Y_pos[7].ENA
reset => Ball_Y_pos[8].ENA
reset => Ball_Y_pos[9].ENA
reset => Ball_X_pos[0].ENA
reset => Ball_X_pos[1].ENA
reset => Ball_X_pos[2].ENA
reset => Ball_X_pos[3].ENA
reset => Ball_X_pos[4].ENA
reset => Ball_X_pos[5].ENA
reset => Ball_X_pos[6].ENA
reset => Ball_X_pos[7].ENA
reset => Ball_X_pos[8].ENA
reset => Ball_X_pos[9].ENA
vsync => LFSR_GENERIC:r1.clock
vsync => Ball_Y_motion[0].CLK
vsync => Ball_Y_motion[1].CLK
vsync => Ball_Y_motion[2].CLK
vsync => Ball_Y_motion[3].CLK
vsync => Ball_Y_motion[4].CLK
vsync => Ball_Y_motion[5].CLK
vsync => Ball_Y_motion[6].CLK
vsync => Ball_Y_motion[7].CLK
vsync => Ball_Y_motion[8].CLK
vsync => Ball_Y_motion[9].CLK
vsync => BAll_X_motion[0].CLK
vsync => BAll_X_motion[1].CLK
vsync => BAll_X_motion[2].CLK
vsync => BAll_X_motion[3].CLK
vsync => BAll_X_motion[4].CLK
vsync => BAll_X_motion[5].CLK
vsync => BAll_X_motion[6].CLK
vsync => BAll_X_motion[7].CLK
vsync => BAll_X_motion[8].CLK
vsync => BAll_X_motion[9].CLK
vsync => Ball_Y_pos[0].CLK
vsync => Ball_Y_pos[1].CLK
vsync => Ball_Y_pos[2].CLK
vsync => Ball_Y_pos[3].CLK
vsync => Ball_Y_pos[4].CLK
vsync => Ball_Y_pos[5].CLK
vsync => Ball_Y_pos[6].CLK
vsync => Ball_Y_pos[7].CLK
vsync => Ball_Y_pos[8].CLK
vsync => Ball_Y_pos[9].CLK
vsync => Ball_X_pos[0].CLK
vsync => Ball_X_pos[1].CLK
vsync => Ball_X_pos[2].CLK
vsync => Ball_X_pos[3].CLK
vsync => Ball_X_pos[4].CLK
vsync => Ball_X_pos[5].CLK
vsync => Ball_X_pos[6].CLK
vsync => Ball_X_pos[7].CLK
vsync => Ball_X_pos[8].CLK
vsync => Ball_X_pos[9].CLK
vsync => random4[0].CLK
vsync => random4[1].CLK
vsync => random4[2].CLK
vsync => random4[3].CLK
vsync => random4[4].CLK
vsync => random4[5].CLK
vsync => random4[6].CLK
vsync => random4[7].CLK
vsync => random4[8].CLK
vsync => random4[9].CLK
vsync => random3[0].CLK
vsync => random3[1].CLK
vsync => random3[2].CLK
vsync => random3[3].CLK
vsync => random3[4].CLK
vsync => random3[5].CLK
vsync => random3[6].CLK
vsync => random3[7].CLK
vsync => random3[8].CLK
vsync => random3[9].CLK
vsync => random2[0].CLK
vsync => random2[1].CLK
vsync => random2[2].CLK
vsync => random2[3].CLK
vsync => random2[4].CLK
vsync => random2[5].CLK
vsync => random2[6].CLK
vsync => random2[7].CLK
vsync => random2[8].CLK
vsync => random2[9].CLK
vsync => random1[0].CLK
vsync => random1[1].CLK
vsync => random1[2].CLK
vsync => random1[3].CLK
vsync => random1[4].CLK
vsync => random1[5].CLK
vsync => random1[6].CLK
vsync => random1[7].CLK
vsync => random1[8].CLK
vsync => random1[9].CLK
vsync => count[0].CLK
vsync => count[1].CLK
vsync => count[2].CLK
vsync => count[3].CLK
vsync => count[4].CLK
vsync => count[5].CLK
vsync => count[6].CLK
vsync => count[7].CLK
vsync => count[8].CLK
vsync => count[9].CLK
vsync => count[10].CLK
vsync => count[11].CLK
vsync => count[12].CLK
vsync => count[13].CLK
vsync => count[14].CLK
vsync => count[15].CLK
vsync => count[16].CLK
vsync => count[17].CLK
vsync => count[18].CLK
vsync => count[19].CLK
vsync => count[20].CLK
vsync => count[21].CLK
vsync => count[22].CLK
vsync => count[23].CLK
vsync => count[24].CLK
vsync => count[25].CLK
vsync => count[26].CLK
vsync => count[27].CLK
vsync => count[28].CLK
vsync => count[29].CLK
vsync => count[30].CLK
vsync => count[31].CLK
vsync => load.CLK
vsync => resetn.CLK
x[0] <= Ball_X_pos[0].DB_MAX_OUTPUT_PORT_TYPE
x[1] <= Ball_X_pos[1].DB_MAX_OUTPUT_PORT_TYPE
x[2] <= Ball_X_pos[2].DB_MAX_OUTPUT_PORT_TYPE
x[3] <= Ball_X_pos[3].DB_MAX_OUTPUT_PORT_TYPE
x[4] <= Ball_X_pos[4].DB_MAX_OUTPUT_PORT_TYPE
x[5] <= Ball_X_pos[5].DB_MAX_OUTPUT_PORT_TYPE
x[6] <= Ball_X_pos[6].DB_MAX_OUTPUT_PORT_TYPE
x[7] <= Ball_X_pos[7].DB_MAX_OUTPUT_PORT_TYPE
x[8] <= Ball_X_pos[8].DB_MAX_OUTPUT_PORT_TYPE
x[9] <= Ball_X_pos[9].DB_MAX_OUTPUT_PORT_TYPE
y[0] <= Ball_Y_pos[0].DB_MAX_OUTPUT_PORT_TYPE
y[1] <= Ball_Y_pos[1].DB_MAX_OUTPUT_PORT_TYPE
y[2] <= Ball_Y_pos[2].DB_MAX_OUTPUT_PORT_TYPE
y[3] <= Ball_Y_pos[3].DB_MAX_OUTPUT_PORT_TYPE
y[4] <= Ball_Y_pos[4].DB_MAX_OUTPUT_PORT_TYPE
y[5] <= Ball_Y_pos[5].DB_MAX_OUTPUT_PORT_TYPE
y[6] <= Ball_Y_pos[6].DB_MAX_OUTPUT_PORT_TYPE
y[7] <= Ball_Y_pos[7].DB_MAX_OUTPUT_PORT_TYPE
y[8] <= Ball_Y_pos[8].DB_MAX_OUTPUT_PORT_TYPE
y[9] <= Ball_Y_pos[9].DB_MAX_OUTPUT_PORT_TYPE
s[0] => LFSR_GENERIC:r1.seed[0]
s[1] => LFSR_GENERIC:r1.seed[1]
s[2] => LFSR_GENERIC:r1.seed[2]


|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:0:ENEMY_INST|LFSR_GENERIC:r1
clock => \LFSR:LFSR_Reg[0].CLK
clock => \LFSR:LFSR_Reg[1].CLK
clock => \LFSR:LFSR_Reg[2].CLK
clock => \LFSR:LFSR_Reg[3].CLK
clock => \LFSR:LFSR_Reg[4].CLK
clock => \LFSR:LFSR_Reg[5].CLK
clock => \LFSR:LFSR_Reg[6].CLK
clock => \LFSR:LFSR_Reg[7].CLK
clock => \LFSR:LFSR_Reg[8].CLK
clock => \LFSR:LFSR_Reg[9].CLK
resetn => \LFSR:LFSR_Reg[9].IN0
resetn => \LFSR:LFSR_Reg[0].PRESET
resetn => \LFSR:LFSR_Reg[1].PRESET
resetn => \LFSR:LFSR_Reg[2].PRESET
resetn => \LFSR:LFSR_Reg[3].PRESET
resetn => \LFSR:LFSR_Reg[4].PRESET
resetn => \LFSR:LFSR_Reg[5].PRESET
resetn => \LFSR:LFSR_Reg[6].PRESET
resetn => \LFSR:LFSR_Reg[7].PRESET
resetn => \LFSR:LFSR_Reg[8].PRESET
resetn => \LFSR:LFSR_Reg[9].PRESET
load => \LFSR:LFSR_Reg[9].IN1
seed[0] => LFSR_Reg.DATAB
seed[0] => LFSR_Reg.DATAB
seed[0] => LFSR_Reg.DATAB
seed[0] => LFSR_Reg.DATAB
seed[0] => LFSR_Reg.DATAB
seed[0] => LFSR_Reg.DATAB
seed[0] => LFSR_Reg.DATAB
seed[0] => LFSR_Reg.DATAB
seed[0] => LFSR_Reg.DATAB
seed[0] => LFSR_Reg.OUTPUTSELECT
seed[0] => LFSR_Reg.OUTPUTSELECT
seed[0] => LFSR_Reg.OUTPUTSELECT
seed[0] => LFSR_Reg.OUTPUTSELECT
seed[0] => LFSR_Reg.OUTPUTSELECT
seed[0] => LFSR_Reg.OUTPUTSELECT
seed[0] => LFSR_Reg.OUTPUTSELECT
seed[0] => LFSR_Reg.OUTPUTSELECT
seed[0] => LFSR_Reg.OUTPUTSELECT
seed[0] => LFSR_Reg.OUTPUTSELECT
seed[1] => LFSR_Reg.DATAB
seed[1] => LFSR_Reg.DATAB
seed[1] => LFSR_Reg.DATAB
seed[1] => LFSR_Reg.DATAB
seed[1] => LFSR_Reg.DATAB
seed[1] => LFSR_Reg.DATAB
seed[1] => LFSR_Reg.DATAB
seed[1] => LFSR_Reg.DATAB
seed[1] => LFSR_Reg.OUTPUTSELECT
seed[1] => LFSR_Reg.OUTPUTSELECT
seed[1] => LFSR_Reg.OUTPUTSELECT
seed[1] => LFSR_Reg.OUTPUTSELECT
seed[1] => LFSR_Reg.OUTPUTSELECT
seed[1] => LFSR_Reg.OUTPUTSELECT
seed[1] => LFSR_Reg.OUTPUTSELECT
seed[1] => LFSR_Reg.OUTPUTSELECT
seed[1] => LFSR_Reg.OUTPUTSELECT
seed[1] => LFSR_Reg.OUTPUTSELECT
seed[1] => LFSR_Reg.DATAB
seed[2] => LFSR_Reg.DATAB
seed[2] => LFSR_Reg.DATAB
seed[2] => LFSR_Reg.DATAB
seed[2] => LFSR_Reg.DATAB
seed[2] => LFSR_Reg.DATAB
seed[2] => LFSR_Reg.DATAB
seed[2] => LFSR_Reg.DATAB
seed[2] => LFSR_Reg.OUTPUTSELECT
seed[2] => LFSR_Reg.OUTPUTSELECT
seed[2] => LFSR_Reg.OUTPUTSELECT
seed[2] => LFSR_Reg.OUTPUTSELECT
seed[2] => LFSR_Reg.OUTPUTSELECT
seed[2] => LFSR_Reg.OUTPUTSELECT
seed[2] => LFSR_Reg.OUTPUTSELECT
seed[2] => LFSR_Reg.OUTPUTSELECT
seed[2] => LFSR_Reg.OUTPUTSELECT
seed[2] => LFSR_Reg.OUTPUTSELECT
seed[2] => LFSR_Reg.DATAB
seed[2] => LFSR_Reg.DATAB
seed[3] => LFSR_Reg.DATAB
seed[3] => LFSR_Reg.DATAB
seed[3] => LFSR_Reg.DATAB
seed[3] => LFSR_Reg.DATAB
seed[3] => LFSR_Reg.DATAB
seed[3] => LFSR_Reg.DATAB
seed[3] => LFSR_Reg.OUTPUTSELECT
seed[3] => LFSR_Reg.OUTPUTSELECT
seed[3] => LFSR_Reg.OUTPUTSELECT
seed[3] => LFSR_Reg.OUTPUTSELECT
seed[3] => LFSR_Reg.OUTPUTSELECT
seed[3] => LFSR_Reg.OUTPUTSELECT
seed[3] => LFSR_Reg.OUTPUTSELECT
seed[3] => LFSR_Reg.OUTPUTSELECT
seed[3] => LFSR_Reg.OUTPUTSELECT
seed[3] => LFSR_Reg.OUTPUTSELECT
seed[3] => LFSR_Reg.DATAB
seed[3] => LFSR_Reg.DATAB
seed[3] => LFSR_Reg.DATAB
seed[4] => LFSR_Reg.DATAB
seed[4] => LFSR_Reg.DATAB
seed[4] => LFSR_Reg.DATAB
seed[4] => LFSR_Reg.DATAB
seed[4] => LFSR_Reg.DATAB
seed[4] => LFSR_Reg.OUTPUTSELECT
seed[4] => LFSR_Reg.OUTPUTSELECT
seed[4] => LFSR_Reg.OUTPUTSELECT
seed[4] => LFSR_Reg.OUTPUTSELECT
seed[4] => LFSR_Reg.OUTPUTSELECT
seed[4] => LFSR_Reg.OUTPUTSELECT
seed[4] => LFSR_Reg.OUTPUTSELECT
seed[4] => LFSR_Reg.OUTPUTSELECT
seed[4] => LFSR_Reg.OUTPUTSELECT
seed[4] => LFSR_Reg.OUTPUTSELECT
seed[4] => LFSR_Reg.DATAB
seed[4] => LFSR_Reg.DATAB
seed[4] => LFSR_Reg.DATAB
seed[4] => LFSR_Reg.DATAB
seed[5] => LFSR_Reg.DATAB
seed[5] => LFSR_Reg.DATAB
seed[5] => LFSR_Reg.DATAB
seed[5] => LFSR_Reg.DATAB
seed[5] => LFSR_Reg.OUTPUTSELECT
seed[5] => LFSR_Reg.OUTPUTSELECT
seed[5] => LFSR_Reg.OUTPUTSELECT
seed[5] => LFSR_Reg.OUTPUTSELECT
seed[5] => LFSR_Reg.OUTPUTSELECT
seed[5] => LFSR_Reg.OUTPUTSELECT
seed[5] => LFSR_Reg.OUTPUTSELECT
seed[5] => LFSR_Reg.OUTPUTSELECT
seed[5] => LFSR_Reg.OUTPUTSELECT
seed[5] => LFSR_Reg.OUTPUTSELECT
seed[5] => LFSR_Reg.DATAB
seed[5] => LFSR_Reg.DATAB
seed[5] => LFSR_Reg.DATAB
seed[5] => LFSR_Reg.DATAB
seed[5] => LFSR_Reg.DATAB
seed[6] => LFSR_Reg.DATAB
seed[6] => LFSR_Reg.DATAB
seed[6] => LFSR_Reg.DATAB
seed[6] => LFSR_Reg.OUTPUTSELECT
seed[6] => LFSR_Reg.OUTPUTSELECT
seed[6] => LFSR_Reg.OUTPUTSELECT
seed[6] => LFSR_Reg.OUTPUTSELECT
seed[6] => LFSR_Reg.OUTPUTSELECT
seed[6] => LFSR_Reg.OUTPUTSELECT
seed[6] => LFSR_Reg.OUTPUTSELECT
seed[6] => LFSR_Reg.OUTPUTSELECT
seed[6] => LFSR_Reg.OUTPUTSELECT
seed[6] => LFSR_Reg.OUTPUTSELECT
seed[6] => LFSR_Reg.DATAB
seed[6] => LFSR_Reg.DATAB
seed[6] => LFSR_Reg.DATAB
seed[6] => LFSR_Reg.DATAB
seed[6] => LFSR_Reg.DATAB
seed[6] => LFSR_Reg.DATAB
seed[7] => LFSR_Reg.DATAB
seed[7] => LFSR_Reg.DATAB
seed[7] => LFSR_Reg.OUTPUTSELECT
seed[7] => LFSR_Reg.OUTPUTSELECT
seed[7] => LFSR_Reg.OUTPUTSELECT
seed[7] => LFSR_Reg.OUTPUTSELECT
seed[7] => LFSR_Reg.OUTPUTSELECT
seed[7] => LFSR_Reg.OUTPUTSELECT
seed[7] => LFSR_Reg.OUTPUTSELECT
seed[7] => LFSR_Reg.OUTPUTSELECT
seed[7] => LFSR_Reg.OUTPUTSELECT
seed[7] => LFSR_Reg.OUTPUTSELECT
seed[7] => LFSR_Reg.DATAB
seed[7] => LFSR_Reg.DATAB
seed[7] => LFSR_Reg.DATAB
seed[7] => LFSR_Reg.DATAB
seed[7] => LFSR_Reg.DATAB
seed[7] => LFSR_Reg.DATAB
seed[7] => LFSR_Reg.DATAB
seed[8] => LFSR_Reg.DATAB
seed[8] => LFSR_Reg.OUTPUTSELECT
seed[8] => LFSR_Reg.OUTPUTSELECT
seed[8] => LFSR_Reg.OUTPUTSELECT
seed[8] => LFSR_Reg.OUTPUTSELECT
seed[8] => LFSR_Reg.OUTPUTSELECT
seed[8] => LFSR_Reg.OUTPUTSELECT
seed[8] => LFSR_Reg.OUTPUTSELECT
seed[8] => LFSR_Reg.OUTPUTSELECT
seed[8] => LFSR_Reg.OUTPUTSELECT
seed[8] => LFSR_Reg.OUTPUTSELECT
seed[8] => LFSR_Reg.DATAB
seed[8] => LFSR_Reg.DATAB
seed[8] => LFSR_Reg.DATAB
seed[8] => LFSR_Reg.DATAB
seed[8] => LFSR_Reg.DATAB
seed[8] => LFSR_Reg.DATAB
seed[8] => LFSR_Reg.DATAB
seed[8] => LFSR_Reg.DATAB
seed[9] => LFSR_Reg.OUTPUTSELECT
seed[9] => LFSR_Reg.OUTPUTSELECT
seed[9] => LFSR_Reg.OUTPUTSELECT
seed[9] => LFSR_Reg.OUTPUTSELECT
seed[9] => LFSR_Reg.OUTPUTSELECT
seed[9] => LFSR_Reg.OUTPUTSELECT
seed[9] => LFSR_Reg.OUTPUTSELECT
seed[9] => LFSR_Reg.OUTPUTSELECT
seed[9] => LFSR_Reg.OUTPUTSELECT
seed[9] => LFSR_Reg.OUTPUTSELECT
seed[9] => LFSR_Reg.DATAB
seed[9] => LFSR_Reg.DATAB
seed[9] => LFSR_Reg.DATAB
seed[9] => LFSR_Reg.DATAB
seed[9] => LFSR_Reg.DATAB
seed[9] => LFSR_Reg.DATAB
seed[9] => LFSR_Reg.DATAB
seed[9] => LFSR_Reg.DATAB
seed[9] => LFSR_Reg.DATAB
parallel_out[0] <= \LFSR:LFSR_Reg[0].DB_MAX_OUTPUT_PORT_TYPE
parallel_out[1] <= \LFSR:LFSR_Reg[1].DB_MAX_OUTPUT_PORT_TYPE
parallel_out[2] <= \LFSR:LFSR_Reg[2].DB_MAX_OUTPUT_PORT_TYPE
parallel_out[3] <= \LFSR:LFSR_Reg[3].DB_MAX_OUTPUT_PORT_TYPE
parallel_out[4] <= \LFSR:LFSR_Reg[4].DB_MAX_OUTPUT_PORT_TYPE
parallel_out[5] <= \LFSR:LFSR_Reg[5].DB_MAX_OUTPUT_PORT_TYPE
parallel_out[6] <= \LFSR:LFSR_Reg[6].DB_MAX_OUTPUT_PORT_TYPE
parallel_out[7] <= \LFSR:LFSR_Reg[7].DB_MAX_OUTPUT_PORT_TYPE
parallel_out[8] <= \LFSR:LFSR_Reg[8].DB_MAX_OUTPUT_PORT_TYPE
parallel_out[9] <= \LFSR:LFSR_Reg[9].DB_MAX_OUTPUT_PORT_TYPE
serial_out <= \LFSR:LFSR_Reg[9].DB_MAX_OUTPUT_PORT_TYPE


|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:1:ENEMY_INST
reset => Ball_Y_motion[0].ALOAD
reset => Ball_Y_motion[1].ALOAD
reset => Ball_Y_motion[2].ALOAD
reset => Ball_Y_motion[3].ALOAD
reset => Ball_Y_motion[4].ALOAD
reset => Ball_Y_motion[5].ALOAD
reset => Ball_Y_motion[6].ALOAD
reset => Ball_Y_motion[7].ALOAD
reset => Ball_Y_motion[8].ALOAD
reset => Ball_Y_motion[9].ALOAD
reset => BAll_X_motion[0].ALOAD
reset => BAll_X_motion[1].ALOAD
reset => BAll_X_motion[2].ALOAD
reset => BAll_X_motion[3].ALOAD
reset => BAll_X_motion[4].ALOAD
reset => BAll_X_motion[5].ALOAD
reset => BAll_X_motion[6].ALOAD
reset => BAll_X_motion[7].ALOAD
reset => BAll_X_motion[8].ALOAD
reset => BAll_X_motion[9].ALOAD
reset => Ball_Y_pos[0].ALOAD
reset => Ball_Y_pos[1].ALOAD
reset => Ball_Y_pos[2].ALOAD
reset => Ball_Y_pos[3].ALOAD
reset => Ball_Y_pos[4].ALOAD
reset => Ball_Y_pos[5].ALOAD
reset => Ball_Y_pos[6].ALOAD
reset => Ball_Y_pos[7].ALOAD
reset => Ball_Y_pos[8].ALOAD
reset => Ball_Y_pos[9].ALOAD
reset => Ball_X_pos[0].ALOAD
reset => Ball_X_pos[1].ALOAD
reset => Ball_X_pos[2].ALOAD
reset => Ball_X_pos[3].ALOAD
reset => Ball_X_pos[4].ALOAD
reset => Ball_X_pos[5].ALOAD
reset => Ball_X_pos[6].ALOAD
reset => Ball_X_pos[7].ALOAD
reset => Ball_X_pos[8].ALOAD
reset => Ball_X_pos[9].ALOAD
reset => Base_Y_motion[0].LATCH_ENABLE
reset => Base_Y_motion[1].LATCH_ENABLE
reset => Base_Y_motion[2].LATCH_ENABLE
reset => Base_Y_motion[3].LATCH_ENABLE
reset => Base_Y_motion[4].LATCH_ENABLE
reset => Base_Y_motion[5].LATCH_ENABLE
reset => Base_Y_motion[6].LATCH_ENABLE
reset => Base_Y_motion[7].LATCH_ENABLE
reset => Base_Y_motion[8].LATCH_ENABLE
reset => Base_Y_motion[9].LATCH_ENABLE
reset => Base_X_motion[0].LATCH_ENABLE
reset => Base_X_motion[1].LATCH_ENABLE
reset => Base_X_motion[2].LATCH_ENABLE
reset => Base_X_motion[3].LATCH_ENABLE
reset => Base_X_motion[4].LATCH_ENABLE
reset => Base_X_motion[5].LATCH_ENABLE
reset => Base_X_motion[6].LATCH_ENABLE
reset => Base_X_motion[7].LATCH_ENABLE
reset => Base_X_motion[8].LATCH_ENABLE
reset => Base_X_motion[9].LATCH_ENABLE
reset => rint4[0].LATCH_ENABLE
reset => rint4[1].LATCH_ENABLE
reset => rint4[2].LATCH_ENABLE
reset => rint4[3].LATCH_ENABLE
reset => rint4[4].LATCH_ENABLE
reset => rint4[5].LATCH_ENABLE
reset => rint4[6].LATCH_ENABLE
reset => rint4[7].LATCH_ENABLE
reset => rint4[8].LATCH_ENABLE
reset => rint4[9].LATCH_ENABLE
reset => rint3[0].LATCH_ENABLE
reset => rint3[1].LATCH_ENABLE
reset => rint3[2].LATCH_ENABLE
reset => rint3[3].LATCH_ENABLE
reset => rint3[4].LATCH_ENABLE
reset => rint3[5].LATCH_ENABLE
reset => rint3[6].LATCH_ENABLE
reset => rint3[7].LATCH_ENABLE
reset => rint3[8].LATCH_ENABLE
reset => rint3[9].LATCH_ENABLE
reset => rint2[0].LATCH_ENABLE
reset => rint2[1].LATCH_ENABLE
reset => rint2[2].LATCH_ENABLE
reset => rint2[3].LATCH_ENABLE
reset => rint2[4].LATCH_ENABLE
reset => rint2[5].LATCH_ENABLE
reset => rint2[6].LATCH_ENABLE
reset => rint2[7].LATCH_ENABLE
reset => rint2[8].LATCH_ENABLE
reset => rint2[9].LATCH_ENABLE
reset => rint2[10].LATCH_ENABLE
reset => rint1[0].LATCH_ENABLE
reset => rint1[1].LATCH_ENABLE
reset => rint1[2].LATCH_ENABLE
reset => rint1[3].LATCH_ENABLE
reset => rint1[4].LATCH_ENABLE
reset => rint1[5].LATCH_ENABLE
reset => rint1[6].LATCH_ENABLE
reset => rint1[7].LATCH_ENABLE
reset => rint1[8].LATCH_ENABLE
reset => rint1[9].LATCH_ENABLE
reset => rint1[10].LATCH_ENABLE
reset => Ball_Y_motion[6].ENA
reset => Ball_Y_motion[5].ENA
reset => Ball_Y_motion[4].ENA
reset => Ball_Y_motion[3].ENA
reset => Ball_Y_motion[2].ENA
reset => Ball_Y_motion[1].ENA
reset => Ball_Y_motion[0].ENA
reset => Ball_Y_motion[7].ENA
reset => Ball_Y_motion[8].ENA
reset => Ball_Y_motion[9].ENA
reset => BAll_X_motion[0].ENA
reset => BAll_X_motion[1].ENA
reset => BAll_X_motion[2].ENA
reset => BAll_X_motion[3].ENA
reset => BAll_X_motion[4].ENA
reset => BAll_X_motion[5].ENA
reset => BAll_X_motion[6].ENA
reset => BAll_X_motion[7].ENA
reset => BAll_X_motion[8].ENA
reset => BAll_X_motion[9].ENA
reset => Ball_Y_pos[0].ENA
reset => Ball_Y_pos[1].ENA
reset => Ball_Y_pos[2].ENA
reset => Ball_Y_pos[3].ENA
reset => Ball_Y_pos[4].ENA
reset => Ball_Y_pos[5].ENA
reset => Ball_Y_pos[6].ENA
reset => Ball_Y_pos[7].ENA
reset => Ball_Y_pos[8].ENA
reset => Ball_Y_pos[9].ENA
reset => Ball_X_pos[0].ENA
reset => Ball_X_pos[1].ENA
reset => Ball_X_pos[2].ENA
reset => Ball_X_pos[3].ENA
reset => Ball_X_pos[4].ENA
reset => Ball_X_pos[5].ENA
reset => Ball_X_pos[6].ENA
reset => Ball_X_pos[7].ENA
reset => Ball_X_pos[8].ENA
reset => Ball_X_pos[9].ENA
vsync => LFSR_GENERIC:r1.clock
vsync => Ball_Y_motion[0].CLK
vsync => Ball_Y_motion[1].CLK
vsync => Ball_Y_motion[2].CLK
vsync => Ball_Y_motion[3].CLK
vsync => Ball_Y_motion[4].CLK
vsync => Ball_Y_motion[5].CLK
vsync => Ball_Y_motion[6].CLK
vsync => Ball_Y_motion[7].CLK
vsync => Ball_Y_motion[8].CLK
vsync => Ball_Y_motion[9].CLK
vsync => BAll_X_motion[0].CLK
vsync => BAll_X_motion[1].CLK
vsync => BAll_X_motion[2].CLK
vsync => BAll_X_motion[3].CLK
vsync => BAll_X_motion[4].CLK
vsync => BAll_X_motion[5].CLK
vsync => BAll_X_motion[6].CLK
vsync => BAll_X_motion[7].CLK
vsync => BAll_X_motion[8].CLK
vsync => BAll_X_motion[9].CLK
vsync => Ball_Y_pos[0].CLK
vsync => Ball_Y_pos[1].CLK
vsync => Ball_Y_pos[2].CLK
vsync => Ball_Y_pos[3].CLK
vsync => Ball_Y_pos[4].CLK
vsync => Ball_Y_pos[5].CLK
vsync => Ball_Y_pos[6].CLK
vsync => Ball_Y_pos[7].CLK
vsync => Ball_Y_pos[8].CLK
vsync => Ball_Y_pos[9].CLK
vsync => Ball_X_pos[0].CLK
vsync => Ball_X_pos[1].CLK
vsync => Ball_X_pos[2].CLK
vsync => Ball_X_pos[3].CLK
vsync => Ball_X_pos[4].CLK
vsync => Ball_X_pos[5].CLK
vsync => Ball_X_pos[6].CLK
vsync => Ball_X_pos[7].CLK
vsync => Ball_X_pos[8].CLK
vsync => Ball_X_pos[9].CLK
vsync => random4[0].CLK
vsync => random4[1].CLK
vsync => random4[2].CLK
vsync => random4[3].CLK
vsync => random4[4].CLK
vsync => random4[5].CLK
vsync => random4[6].CLK
vsync => random4[7].CLK
vsync => random4[8].CLK
vsync => random4[9].CLK
vsync => random3[0].CLK
vsync => random3[1].CLK
vsync => random3[2].CLK
vsync => random3[3].CLK
vsync => random3[4].CLK
vsync => random3[5].CLK
vsync => random3[6].CLK
vsync => random3[7].CLK
vsync => random3[8].CLK
vsync => random3[9].CLK
vsync => random2[0].CLK
vsync => random2[1].CLK
vsync => random2[2].CLK
vsync => random2[3].CLK
vsync => random2[4].CLK
vsync => random2[5].CLK
vsync => random2[6].CLK
vsync => random2[7].CLK
vsync => random2[8].CLK
vsync => random2[9].CLK
vsync => random1[0].CLK
vsync => random1[1].CLK
vsync => random1[2].CLK
vsync => random1[3].CLK
vsync => random1[4].CLK
vsync => random1[5].CLK
vsync => random1[6].CLK
vsync => random1[7].CLK
vsync => random1[8].CLK
vsync => random1[9].CLK
vsync => count[0].CLK
vsync => count[1].CLK
vsync => count[2].CLK
vsync => count[3].CLK
vsync => count[4].CLK
vsync => count[5].CLK
vsync => count[6].CLK
vsync => count[7].CLK
vsync => count[8].CLK
vsync => count[9].CLK
vsync => count[10].CLK
vsync => count[11].CLK
vsync => count[12].CLK
vsync => count[13].CLK
vsync => count[14].CLK
vsync => count[15].CLK
vsync => count[16].CLK
vsync => count[17].CLK
vsync => count[18].CLK
vsync => count[19].CLK
vsync => count[20].CLK
vsync => count[21].CLK
vsync => count[22].CLK
vsync => count[23].CLK
vsync => count[24].CLK
vsync => count[25].CLK
vsync => count[26].CLK
vsync => count[27].CLK
vsync => count[28].CLK
vsync => count[29].CLK
vsync => count[30].CLK
vsync => count[31].CLK
vsync => load.CLK
vsync => resetn.CLK
x[0] <= Ball_X_pos[0].DB_MAX_OUTPUT_PORT_TYPE
x[1] <= Ball_X_pos[1].DB_MAX_OUTPUT_PORT_TYPE
x[2] <= Ball_X_pos[2].DB_MAX_OUTPUT_PORT_TYPE
x[3] <= Ball_X_pos[3].DB_MAX_OUTPUT_PORT_TYPE
x[4] <= Ball_X_pos[4].DB_MAX_OUTPUT_PORT_TYPE
x[5] <= Ball_X_pos[5].DB_MAX_OUTPUT_PORT_TYPE
x[6] <= Ball_X_pos[6].DB_MAX_OUTPUT_PORT_TYPE
x[7] <= Ball_X_pos[7].DB_MAX_OUTPUT_PORT_TYPE
x[8] <= Ball_X_pos[8].DB_MAX_OUTPUT_PORT_TYPE
x[9] <= Ball_X_pos[9].DB_MAX_OUTPUT_PORT_TYPE
y[0] <= Ball_Y_pos[0].DB_MAX_OUTPUT_PORT_TYPE
y[1] <= Ball_Y_pos[1].DB_MAX_OUTPUT_PORT_TYPE
y[2] <= Ball_Y_pos[2].DB_MAX_OUTPUT_PORT_TYPE
y[3] <= Ball_Y_pos[3].DB_MAX_OUTPUT_PORT_TYPE
y[4] <= Ball_Y_pos[4].DB_MAX_OUTPUT_PORT_TYPE
y[5] <= Ball_Y_pos[5].DB_MAX_OUTPUT_PORT_TYPE
y[6] <= Ball_Y_pos[6].DB_MAX_OUTPUT_PORT_TYPE
y[7] <= Ball_Y_pos[7].DB_MAX_OUTPUT_PORT_TYPE
y[8] <= Ball_Y_pos[8].DB_MAX_OUTPUT_PORT_TYPE
y[9] <= Ball_Y_pos[9].DB_MAX_OUTPUT_PORT_TYPE
s[0] => LFSR_GENERIC:r1.seed[0]
s[1] => LFSR_GENERIC:r1.seed[1]
s[2] => LFSR_GENERIC:r1.seed[2]


|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:1:ENEMY_INST|LFSR_GENERIC:r1
clock => \LFSR:LFSR_Reg[0].CLK
clock => \LFSR:LFSR_Reg[1].CLK
clock => \LFSR:LFSR_Reg[2].CLK
clock => \LFSR:LFSR_Reg[3].CLK
clock => \LFSR:LFSR_Reg[4].CLK
clock => \LFSR:LFSR_Reg[5].CLK
clock => \LFSR:LFSR_Reg[6].CLK
clock => \LFSR:LFSR_Reg[7].CLK
clock => \LFSR:LFSR_Reg[8].CLK
clock => \LFSR:LFSR_Reg[9].CLK
resetn => \LFSR:LFSR_Reg[9].IN0
resetn => \LFSR:LFSR_Reg[0].PRESET
resetn => \LFSR:LFSR_Reg[1].PRESET
resetn => \LFSR:LFSR_Reg[2].PRESET
resetn => \LFSR:LFSR_Reg[3].PRESET
resetn => \LFSR:LFSR_Reg[4].PRESET
resetn => \LFSR:LFSR_Reg[5].PRESET
resetn => \LFSR:LFSR_Reg[6].PRESET
resetn => \LFSR:LFSR_Reg[7].PRESET
resetn => \LFSR:LFSR_Reg[8].PRESET
resetn => \LFSR:LFSR_Reg[9].PRESET
load => \LFSR:LFSR_Reg[9].IN1
seed[0] => LFSR_Reg.DATAB
seed[0] => LFSR_Reg.DATAB
seed[0] => LFSR_Reg.DATAB
seed[0] => LFSR_Reg.DATAB
seed[0] => LFSR_Reg.DATAB
seed[0] => LFSR_Reg.DATAB
seed[0] => LFSR_Reg.DATAB
seed[0] => LFSR_Reg.DATAB
seed[0] => LFSR_Reg.DATAB
seed[0] => LFSR_Reg.OUTPUTSELECT
seed[0] => LFSR_Reg.OUTPUTSELECT
seed[0] => LFSR_Reg.OUTPUTSELECT
seed[0] => LFSR_Reg.OUTPUTSELECT
seed[0] => LFSR_Reg.OUTPUTSELECT
seed[0] => LFSR_Reg.OUTPUTSELECT
seed[0] => LFSR_Reg.OUTPUTSELECT
seed[0] => LFSR_Reg.OUTPUTSELECT
seed[0] => LFSR_Reg.OUTPUTSELECT
seed[0] => LFSR_Reg.OUTPUTSELECT
seed[1] => LFSR_Reg.DATAB
seed[1] => LFSR_Reg.DATAB
seed[1] => LFSR_Reg.DATAB
seed[1] => LFSR_Reg.DATAB
seed[1] => LFSR_Reg.DATAB
seed[1] => LFSR_Reg.DATAB
seed[1] => LFSR_Reg.DATAB
seed[1] => LFSR_Reg.DATAB
seed[1] => LFSR_Reg.OUTPUTSELECT
seed[1] => LFSR_Reg.OUTPUTSELECT
seed[1] => LFSR_Reg.OUTPUTSELECT
seed[1] => LFSR_Reg.OUTPUTSELECT
seed[1] => LFSR_Reg.OUTPUTSELECT
seed[1] => LFSR_Reg.OUTPUTSELECT
seed[1] => LFSR_Reg.OUTPUTSELECT
seed[1] => LFSR_Reg.OUTPUTSELECT
seed[1] => LFSR_Reg.OUTPUTSELECT
seed[1] => LFSR_Reg.OUTPUTSELECT
seed[1] => LFSR_Reg.DATAB
seed[2] => LFSR_Reg.DATAB
seed[2] => LFSR_Reg.DATAB
seed[2] => LFSR_Reg.DATAB
seed[2] => LFSR_Reg.DATAB
seed[2] => LFSR_Reg.DATAB
seed[2] => LFSR_Reg.DATAB
seed[2] => LFSR_Reg.DATAB
seed[2] => LFSR_Reg.OUTPUTSELECT
seed[2] => LFSR_Reg.OUTPUTSELECT
seed[2] => LFSR_Reg.OUTPUTSELECT
seed[2] => LFSR_Reg.OUTPUTSELECT
seed[2] => LFSR_Reg.OUTPUTSELECT
seed[2] => LFSR_Reg.OUTPUTSELECT
seed[2] => LFSR_Reg.OUTPUTSELECT
seed[2] => LFSR_Reg.OUTPUTSELECT
seed[2] => LFSR_Reg.OUTPUTSELECT
seed[2] => LFSR_Reg.OUTPUTSELECT
seed[2] => LFSR_Reg.DATAB
seed[2] => LFSR_Reg.DATAB
seed[3] => LFSR_Reg.DATAB
seed[3] => LFSR_Reg.DATAB
seed[3] => LFSR_Reg.DATAB
seed[3] => LFSR_Reg.DATAB
seed[3] => LFSR_Reg.DATAB
seed[3] => LFSR_Reg.DATAB
seed[3] => LFSR_Reg.OUTPUTSELECT
seed[3] => LFSR_Reg.OUTPUTSELECT
seed[3] => LFSR_Reg.OUTPUTSELECT
seed[3] => LFSR_Reg.OUTPUTSELECT
seed[3] => LFSR_Reg.OUTPUTSELECT
seed[3] => LFSR_Reg.OUTPUTSELECT
seed[3] => LFSR_Reg.OUTPUTSELECT
seed[3] => LFSR_Reg.OUTPUTSELECT
seed[3] => LFSR_Reg.OUTPUTSELECT
seed[3] => LFSR_Reg.OUTPUTSELECT
seed[3] => LFSR_Reg.DATAB
seed[3] => LFSR_Reg.DATAB
seed[3] => LFSR_Reg.DATAB
seed[4] => LFSR_Reg.DATAB
seed[4] => LFSR_Reg.DATAB
seed[4] => LFSR_Reg.DATAB
seed[4] => LFSR_Reg.DATAB
seed[4] => LFSR_Reg.DATAB
seed[4] => LFSR_Reg.OUTPUTSELECT
seed[4] => LFSR_Reg.OUTPUTSELECT
seed[4] => LFSR_Reg.OUTPUTSELECT
seed[4] => LFSR_Reg.OUTPUTSELECT
seed[4] => LFSR_Reg.OUTPUTSELECT
seed[4] => LFSR_Reg.OUTPUTSELECT
seed[4] => LFSR_Reg.OUTPUTSELECT
seed[4] => LFSR_Reg.OUTPUTSELECT
seed[4] => LFSR_Reg.OUTPUTSELECT
seed[4] => LFSR_Reg.OUTPUTSELECT
seed[4] => LFSR_Reg.DATAB
seed[4] => LFSR_Reg.DATAB
seed[4] => LFSR_Reg.DATAB
seed[4] => LFSR_Reg.DATAB
seed[5] => LFSR_Reg.DATAB
seed[5] => LFSR_Reg.DATAB
seed[5] => LFSR_Reg.DATAB
seed[5] => LFSR_Reg.DATAB
seed[5] => LFSR_Reg.OUTPUTSELECT
seed[5] => LFSR_Reg.OUTPUTSELECT
seed[5] => LFSR_Reg.OUTPUTSELECT
seed[5] => LFSR_Reg.OUTPUTSELECT
seed[5] => LFSR_Reg.OUTPUTSELECT
seed[5] => LFSR_Reg.OUTPUTSELECT
seed[5] => LFSR_Reg.OUTPUTSELECT
seed[5] => LFSR_Reg.OUTPUTSELECT
seed[5] => LFSR_Reg.OUTPUTSELECT
seed[5] => LFSR_Reg.OUTPUTSELECT
seed[5] => LFSR_Reg.DATAB
seed[5] => LFSR_Reg.DATAB
seed[5] => LFSR_Reg.DATAB
seed[5] => LFSR_Reg.DATAB
seed[5] => LFSR_Reg.DATAB
seed[6] => LFSR_Reg.DATAB
seed[6] => LFSR_Reg.DATAB
seed[6] => LFSR_Reg.DATAB
seed[6] => LFSR_Reg.OUTPUTSELECT
seed[6] => LFSR_Reg.OUTPUTSELECT
seed[6] => LFSR_Reg.OUTPUTSELECT
seed[6] => LFSR_Reg.OUTPUTSELECT
seed[6] => LFSR_Reg.OUTPUTSELECT
seed[6] => LFSR_Reg.OUTPUTSELECT
seed[6] => LFSR_Reg.OUTPUTSELECT
seed[6] => LFSR_Reg.OUTPUTSELECT
seed[6] => LFSR_Reg.OUTPUTSELECT
seed[6] => LFSR_Reg.OUTPUTSELECT
seed[6] => LFSR_Reg.DATAB
seed[6] => LFSR_Reg.DATAB
seed[6] => LFSR_Reg.DATAB
seed[6] => LFSR_Reg.DATAB
seed[6] => LFSR_Reg.DATAB
seed[6] => LFSR_Reg.DATAB
seed[7] => LFSR_Reg.DATAB
seed[7] => LFSR_Reg.DATAB
seed[7] => LFSR_Reg.OUTPUTSELECT
seed[7] => LFSR_Reg.OUTPUTSELECT
seed[7] => LFSR_Reg.OUTPUTSELECT
seed[7] => LFSR_Reg.OUTPUTSELECT
seed[7] => LFSR_Reg.OUTPUTSELECT
seed[7] => LFSR_Reg.OUTPUTSELECT
seed[7] => LFSR_Reg.OUTPUTSELECT
seed[7] => LFSR_Reg.OUTPUTSELECT
seed[7] => LFSR_Reg.OUTPUTSELECT
seed[7] => LFSR_Reg.OUTPUTSELECT
seed[7] => LFSR_Reg.DATAB
seed[7] => LFSR_Reg.DATAB
seed[7] => LFSR_Reg.DATAB
seed[7] => LFSR_Reg.DATAB
seed[7] => LFSR_Reg.DATAB
seed[7] => LFSR_Reg.DATAB
seed[7] => LFSR_Reg.DATAB
seed[8] => LFSR_Reg.DATAB
seed[8] => LFSR_Reg.OUTPUTSELECT
seed[8] => LFSR_Reg.OUTPUTSELECT
seed[8] => LFSR_Reg.OUTPUTSELECT
seed[8] => LFSR_Reg.OUTPUTSELECT
seed[8] => LFSR_Reg.OUTPUTSELECT
seed[8] => LFSR_Reg.OUTPUTSELECT
seed[8] => LFSR_Reg.OUTPUTSELECT
seed[8] => LFSR_Reg.OUTPUTSELECT
seed[8] => LFSR_Reg.OUTPUTSELECT
seed[8] => LFSR_Reg.OUTPUTSELECT
seed[8] => LFSR_Reg.DATAB
seed[8] => LFSR_Reg.DATAB
seed[8] => LFSR_Reg.DATAB
seed[8] => LFSR_Reg.DATAB
seed[8] => LFSR_Reg.DATAB
seed[8] => LFSR_Reg.DATAB
seed[8] => LFSR_Reg.DATAB
seed[8] => LFSR_Reg.DATAB
seed[9] => LFSR_Reg.OUTPUTSELECT
seed[9] => LFSR_Reg.OUTPUTSELECT
seed[9] => LFSR_Reg.OUTPUTSELECT
seed[9] => LFSR_Reg.OUTPUTSELECT
seed[9] => LFSR_Reg.OUTPUTSELECT
seed[9] => LFSR_Reg.OUTPUTSELECT
seed[9] => LFSR_Reg.OUTPUTSELECT
seed[9] => LFSR_Reg.OUTPUTSELECT
seed[9] => LFSR_Reg.OUTPUTSELECT
seed[9] => LFSR_Reg.OUTPUTSELECT
seed[9] => LFSR_Reg.DATAB
seed[9] => LFSR_Reg.DATAB
seed[9] => LFSR_Reg.DATAB
seed[9] => LFSR_Reg.DATAB
seed[9] => LFSR_Reg.DATAB
seed[9] => LFSR_Reg.DATAB
seed[9] => LFSR_Reg.DATAB
seed[9] => LFSR_Reg.DATAB
seed[9] => LFSR_Reg.DATAB
parallel_out[0] <= \LFSR:LFSR_Reg[0].DB_MAX_OUTPUT_PORT_TYPE
parallel_out[1] <= \LFSR:LFSR_Reg[1].DB_MAX_OUTPUT_PORT_TYPE
parallel_out[2] <= \LFSR:LFSR_Reg[2].DB_MAX_OUTPUT_PORT_TYPE
parallel_out[3] <= \LFSR:LFSR_Reg[3].DB_MAX_OUTPUT_PORT_TYPE
parallel_out[4] <= \LFSR:LFSR_Reg[4].DB_MAX_OUTPUT_PORT_TYPE
parallel_out[5] <= \LFSR:LFSR_Reg[5].DB_MAX_OUTPUT_PORT_TYPE
parallel_out[6] <= \LFSR:LFSR_Reg[6].DB_MAX_OUTPUT_PORT_TYPE
parallel_out[7] <= \LFSR:LFSR_Reg[7].DB_MAX_OUTPUT_PORT_TYPE
parallel_out[8] <= \LFSR:LFSR_Reg[8].DB_MAX_OUTPUT_PORT_TYPE
parallel_out[9] <= \LFSR:LFSR_Reg[9].DB_MAX_OUTPUT_PORT_TYPE
serial_out <= \LFSR:LFSR_Reg[9].DB_MAX_OUTPUT_PORT_TYPE


|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:2:ENEMY_INST
reset => Ball_Y_motion[0].ALOAD
reset => Ball_Y_motion[1].ALOAD
reset => Ball_Y_motion[2].ALOAD
reset => Ball_Y_motion[3].ALOAD
reset => Ball_Y_motion[4].ALOAD
reset => Ball_Y_motion[5].ALOAD
reset => Ball_Y_motion[6].ALOAD
reset => Ball_Y_motion[7].ALOAD
reset => Ball_Y_motion[8].ALOAD
reset => Ball_Y_motion[9].ALOAD
reset => BAll_X_motion[0].ALOAD
reset => BAll_X_motion[1].ALOAD
reset => BAll_X_motion[2].ALOAD
reset => BAll_X_motion[3].ALOAD
reset => BAll_X_motion[4].ALOAD
reset => BAll_X_motion[5].ALOAD
reset => BAll_X_motion[6].ALOAD
reset => BAll_X_motion[7].ALOAD
reset => BAll_X_motion[8].ALOAD
reset => BAll_X_motion[9].ALOAD
reset => Ball_Y_pos[0].ALOAD
reset => Ball_Y_pos[1].ALOAD
reset => Ball_Y_pos[2].ALOAD
reset => Ball_Y_pos[3].ALOAD
reset => Ball_Y_pos[4].ALOAD
reset => Ball_Y_pos[5].ALOAD
reset => Ball_Y_pos[6].ALOAD
reset => Ball_Y_pos[7].ALOAD
reset => Ball_Y_pos[8].ALOAD
reset => Ball_Y_pos[9].ALOAD
reset => Ball_X_pos[0].ALOAD
reset => Ball_X_pos[1].ALOAD
reset => Ball_X_pos[2].ALOAD
reset => Ball_X_pos[3].ALOAD
reset => Ball_X_pos[4].ALOAD
reset => Ball_X_pos[5].ALOAD
reset => Ball_X_pos[6].ALOAD
reset => Ball_X_pos[7].ALOAD
reset => Ball_X_pos[8].ALOAD
reset => Ball_X_pos[9].ALOAD
reset => Base_Y_motion[0].LATCH_ENABLE
reset => Base_Y_motion[1].LATCH_ENABLE
reset => Base_Y_motion[2].LATCH_ENABLE
reset => Base_Y_motion[3].LATCH_ENABLE
reset => Base_Y_motion[4].LATCH_ENABLE
reset => Base_Y_motion[5].LATCH_ENABLE
reset => Base_Y_motion[6].LATCH_ENABLE
reset => Base_Y_motion[7].LATCH_ENABLE
reset => Base_Y_motion[8].LATCH_ENABLE
reset => Base_Y_motion[9].LATCH_ENABLE
reset => Base_X_motion[0].LATCH_ENABLE
reset => Base_X_motion[1].LATCH_ENABLE
reset => Base_X_motion[2].LATCH_ENABLE
reset => Base_X_motion[3].LATCH_ENABLE
reset => Base_X_motion[4].LATCH_ENABLE
reset => Base_X_motion[5].LATCH_ENABLE
reset => Base_X_motion[6].LATCH_ENABLE
reset => Base_X_motion[7].LATCH_ENABLE
reset => Base_X_motion[8].LATCH_ENABLE
reset => Base_X_motion[9].LATCH_ENABLE
reset => rint4[0].LATCH_ENABLE
reset => rint4[1].LATCH_ENABLE
reset => rint4[2].LATCH_ENABLE
reset => rint4[3].LATCH_ENABLE
reset => rint4[4].LATCH_ENABLE
reset => rint4[5].LATCH_ENABLE
reset => rint4[6].LATCH_ENABLE
reset => rint4[7].LATCH_ENABLE
reset => rint4[8].LATCH_ENABLE
reset => rint4[9].LATCH_ENABLE
reset => rint3[0].LATCH_ENABLE
reset => rint3[1].LATCH_ENABLE
reset => rint3[2].LATCH_ENABLE
reset => rint3[3].LATCH_ENABLE
reset => rint3[4].LATCH_ENABLE
reset => rint3[5].LATCH_ENABLE
reset => rint3[6].LATCH_ENABLE
reset => rint3[7].LATCH_ENABLE
reset => rint3[8].LATCH_ENABLE
reset => rint3[9].LATCH_ENABLE
reset => rint2[0].LATCH_ENABLE
reset => rint2[1].LATCH_ENABLE
reset => rint2[2].LATCH_ENABLE
reset => rint2[3].LATCH_ENABLE
reset => rint2[4].LATCH_ENABLE
reset => rint2[5].LATCH_ENABLE
reset => rint2[6].LATCH_ENABLE
reset => rint2[7].LATCH_ENABLE
reset => rint2[8].LATCH_ENABLE
reset => rint2[9].LATCH_ENABLE
reset => rint2[10].LATCH_ENABLE
reset => rint1[0].LATCH_ENABLE
reset => rint1[1].LATCH_ENABLE
reset => rint1[2].LATCH_ENABLE
reset => rint1[3].LATCH_ENABLE
reset => rint1[4].LATCH_ENABLE
reset => rint1[5].LATCH_ENABLE
reset => rint1[6].LATCH_ENABLE
reset => rint1[7].LATCH_ENABLE
reset => rint1[8].LATCH_ENABLE
reset => rint1[9].LATCH_ENABLE
reset => rint1[10].LATCH_ENABLE
reset => Ball_Y_motion[6].ENA
reset => Ball_Y_motion[5].ENA
reset => Ball_Y_motion[4].ENA
reset => Ball_Y_motion[3].ENA
reset => Ball_Y_motion[2].ENA
reset => Ball_Y_motion[1].ENA
reset => Ball_Y_motion[0].ENA
reset => Ball_Y_motion[7].ENA
reset => Ball_Y_motion[8].ENA
reset => Ball_Y_motion[9].ENA
reset => BAll_X_motion[0].ENA
reset => BAll_X_motion[1].ENA
reset => BAll_X_motion[2].ENA
reset => BAll_X_motion[3].ENA
reset => BAll_X_motion[4].ENA
reset => BAll_X_motion[5].ENA
reset => BAll_X_motion[6].ENA
reset => BAll_X_motion[7].ENA
reset => BAll_X_motion[8].ENA
reset => BAll_X_motion[9].ENA
reset => Ball_Y_pos[0].ENA
reset => Ball_Y_pos[1].ENA
reset => Ball_Y_pos[2].ENA
reset => Ball_Y_pos[3].ENA
reset => Ball_Y_pos[4].ENA
reset => Ball_Y_pos[5].ENA
reset => Ball_Y_pos[6].ENA
reset => Ball_Y_pos[7].ENA
reset => Ball_Y_pos[8].ENA
reset => Ball_Y_pos[9].ENA
reset => Ball_X_pos[0].ENA
reset => Ball_X_pos[1].ENA
reset => Ball_X_pos[2].ENA
reset => Ball_X_pos[3].ENA
reset => Ball_X_pos[4].ENA
reset => Ball_X_pos[5].ENA
reset => Ball_X_pos[6].ENA
reset => Ball_X_pos[7].ENA
reset => Ball_X_pos[8].ENA
reset => Ball_X_pos[9].ENA
vsync => LFSR_GENERIC:r1.clock
vsync => Ball_Y_motion[0].CLK
vsync => Ball_Y_motion[1].CLK
vsync => Ball_Y_motion[2].CLK
vsync => Ball_Y_motion[3].CLK
vsync => Ball_Y_motion[4].CLK
vsync => Ball_Y_motion[5].CLK
vsync => Ball_Y_motion[6].CLK
vsync => Ball_Y_motion[7].CLK
vsync => Ball_Y_motion[8].CLK
vsync => Ball_Y_motion[9].CLK
vsync => BAll_X_motion[0].CLK
vsync => BAll_X_motion[1].CLK
vsync => BAll_X_motion[2].CLK
vsync => BAll_X_motion[3].CLK
vsync => BAll_X_motion[4].CLK
vsync => BAll_X_motion[5].CLK
vsync => BAll_X_motion[6].CLK
vsync => BAll_X_motion[7].CLK
vsync => BAll_X_motion[8].CLK
vsync => BAll_X_motion[9].CLK
vsync => Ball_Y_pos[0].CLK
vsync => Ball_Y_pos[1].CLK
vsync => Ball_Y_pos[2].CLK
vsync => Ball_Y_pos[3].CLK
vsync => Ball_Y_pos[4].CLK
vsync => Ball_Y_pos[5].CLK
vsync => Ball_Y_pos[6].CLK
vsync => Ball_Y_pos[7].CLK
vsync => Ball_Y_pos[8].CLK
vsync => Ball_Y_pos[9].CLK
vsync => Ball_X_pos[0].CLK
vsync => Ball_X_pos[1].CLK
vsync => Ball_X_pos[2].CLK
vsync => Ball_X_pos[3].CLK
vsync => Ball_X_pos[4].CLK
vsync => Ball_X_pos[5].CLK
vsync => Ball_X_pos[6].CLK
vsync => Ball_X_pos[7].CLK
vsync => Ball_X_pos[8].CLK
vsync => Ball_X_pos[9].CLK
vsync => random4[0].CLK
vsync => random4[1].CLK
vsync => random4[2].CLK
vsync => random4[3].CLK
vsync => random4[4].CLK
vsync => random4[5].CLK
vsync => random4[6].CLK
vsync => random4[7].CLK
vsync => random4[8].CLK
vsync => random4[9].CLK
vsync => random3[0].CLK
vsync => random3[1].CLK
vsync => random3[2].CLK
vsync => random3[3].CLK
vsync => random3[4].CLK
vsync => random3[5].CLK
vsync => random3[6].CLK
vsync => random3[7].CLK
vsync => random3[8].CLK
vsync => random3[9].CLK
vsync => random2[0].CLK
vsync => random2[1].CLK
vsync => random2[2].CLK
vsync => random2[3].CLK
vsync => random2[4].CLK
vsync => random2[5].CLK
vsync => random2[6].CLK
vsync => random2[7].CLK
vsync => random2[8].CLK
vsync => random2[9].CLK
vsync => random1[0].CLK
vsync => random1[1].CLK
vsync => random1[2].CLK
vsync => random1[3].CLK
vsync => random1[4].CLK
vsync => random1[5].CLK
vsync => random1[6].CLK
vsync => random1[7].CLK
vsync => random1[8].CLK
vsync => random1[9].CLK
vsync => count[0].CLK
vsync => count[1].CLK
vsync => count[2].CLK
vsync => count[3].CLK
vsync => count[4].CLK
vsync => count[5].CLK
vsync => count[6].CLK
vsync => count[7].CLK
vsync => count[8].CLK
vsync => count[9].CLK
vsync => count[10].CLK
vsync => count[11].CLK
vsync => count[12].CLK
vsync => count[13].CLK
vsync => count[14].CLK
vsync => count[15].CLK
vsync => count[16].CLK
vsync => count[17].CLK
vsync => count[18].CLK
vsync => count[19].CLK
vsync => count[20].CLK
vsync => count[21].CLK
vsync => count[22].CLK
vsync => count[23].CLK
vsync => count[24].CLK
vsync => count[25].CLK
vsync => count[26].CLK
vsync => count[27].CLK
vsync => count[28].CLK
vsync => count[29].CLK
vsync => count[30].CLK
vsync => count[31].CLK
vsync => load.CLK
vsync => resetn.CLK
x[0] <= Ball_X_pos[0].DB_MAX_OUTPUT_PORT_TYPE
x[1] <= Ball_X_pos[1].DB_MAX_OUTPUT_PORT_TYPE
x[2] <= Ball_X_pos[2].DB_MAX_OUTPUT_PORT_TYPE
x[3] <= Ball_X_pos[3].DB_MAX_OUTPUT_PORT_TYPE
x[4] <= Ball_X_pos[4].DB_MAX_OUTPUT_PORT_TYPE
x[5] <= Ball_X_pos[5].DB_MAX_OUTPUT_PORT_TYPE
x[6] <= Ball_X_pos[6].DB_MAX_OUTPUT_PORT_TYPE
x[7] <= Ball_X_pos[7].DB_MAX_OUTPUT_PORT_TYPE
x[8] <= Ball_X_pos[8].DB_MAX_OUTPUT_PORT_TYPE
x[9] <= Ball_X_pos[9].DB_MAX_OUTPUT_PORT_TYPE
y[0] <= Ball_Y_pos[0].DB_MAX_OUTPUT_PORT_TYPE
y[1] <= Ball_Y_pos[1].DB_MAX_OUTPUT_PORT_TYPE
y[2] <= Ball_Y_pos[2].DB_MAX_OUTPUT_PORT_TYPE
y[3] <= Ball_Y_pos[3].DB_MAX_OUTPUT_PORT_TYPE
y[4] <= Ball_Y_pos[4].DB_MAX_OUTPUT_PORT_TYPE
y[5] <= Ball_Y_pos[5].DB_MAX_OUTPUT_PORT_TYPE
y[6] <= Ball_Y_pos[6].DB_MAX_OUTPUT_PORT_TYPE
y[7] <= Ball_Y_pos[7].DB_MAX_OUTPUT_PORT_TYPE
y[8] <= Ball_Y_pos[8].DB_MAX_OUTPUT_PORT_TYPE
y[9] <= Ball_Y_pos[9].DB_MAX_OUTPUT_PORT_TYPE
s[0] => LFSR_GENERIC:r1.seed[0]
s[1] => LFSR_GENERIC:r1.seed[1]
s[2] => LFSR_GENERIC:r1.seed[2]


|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:2:ENEMY_INST|LFSR_GENERIC:r1
clock => \LFSR:LFSR_Reg[0].CLK
clock => \LFSR:LFSR_Reg[1].CLK
clock => \LFSR:LFSR_Reg[2].CLK
clock => \LFSR:LFSR_Reg[3].CLK
clock => \LFSR:LFSR_Reg[4].CLK
clock => \LFSR:LFSR_Reg[5].CLK
clock => \LFSR:LFSR_Reg[6].CLK
clock => \LFSR:LFSR_Reg[7].CLK
clock => \LFSR:LFSR_Reg[8].CLK
clock => \LFSR:LFSR_Reg[9].CLK
resetn => \LFSR:LFSR_Reg[9].IN0
resetn => \LFSR:LFSR_Reg[0].PRESET
resetn => \LFSR:LFSR_Reg[1].PRESET
resetn => \LFSR:LFSR_Reg[2].PRESET
resetn => \LFSR:LFSR_Reg[3].PRESET
resetn => \LFSR:LFSR_Reg[4].PRESET
resetn => \LFSR:LFSR_Reg[5].PRESET
resetn => \LFSR:LFSR_Reg[6].PRESET
resetn => \LFSR:LFSR_Reg[7].PRESET
resetn => \LFSR:LFSR_Reg[8].PRESET
resetn => \LFSR:LFSR_Reg[9].PRESET
load => \LFSR:LFSR_Reg[9].IN1
seed[0] => LFSR_Reg.DATAB
seed[0] => LFSR_Reg.DATAB
seed[0] => LFSR_Reg.DATAB
seed[0] => LFSR_Reg.DATAB
seed[0] => LFSR_Reg.DATAB
seed[0] => LFSR_Reg.DATAB
seed[0] => LFSR_Reg.DATAB
seed[0] => LFSR_Reg.DATAB
seed[0] => LFSR_Reg.DATAB
seed[0] => LFSR_Reg.OUTPUTSELECT
seed[0] => LFSR_Reg.OUTPUTSELECT
seed[0] => LFSR_Reg.OUTPUTSELECT
seed[0] => LFSR_Reg.OUTPUTSELECT
seed[0] => LFSR_Reg.OUTPUTSELECT
seed[0] => LFSR_Reg.OUTPUTSELECT
seed[0] => LFSR_Reg.OUTPUTSELECT
seed[0] => LFSR_Reg.OUTPUTSELECT
seed[0] => LFSR_Reg.OUTPUTSELECT
seed[0] => LFSR_Reg.OUTPUTSELECT
seed[1] => LFSR_Reg.DATAB
seed[1] => LFSR_Reg.DATAB
seed[1] => LFSR_Reg.DATAB
seed[1] => LFSR_Reg.DATAB
seed[1] => LFSR_Reg.DATAB
seed[1] => LFSR_Reg.DATAB
seed[1] => LFSR_Reg.DATAB
seed[1] => LFSR_Reg.DATAB
seed[1] => LFSR_Reg.OUTPUTSELECT
seed[1] => LFSR_Reg.OUTPUTSELECT
seed[1] => LFSR_Reg.OUTPUTSELECT
seed[1] => LFSR_Reg.OUTPUTSELECT
seed[1] => LFSR_Reg.OUTPUTSELECT
seed[1] => LFSR_Reg.OUTPUTSELECT
seed[1] => LFSR_Reg.OUTPUTSELECT
seed[1] => LFSR_Reg.OUTPUTSELECT
seed[1] => LFSR_Reg.OUTPUTSELECT
seed[1] => LFSR_Reg.OUTPUTSELECT
seed[1] => LFSR_Reg.DATAB
seed[2] => LFSR_Reg.DATAB
seed[2] => LFSR_Reg.DATAB
seed[2] => LFSR_Reg.DATAB
seed[2] => LFSR_Reg.DATAB
seed[2] => LFSR_Reg.DATAB
seed[2] => LFSR_Reg.DATAB
seed[2] => LFSR_Reg.DATAB
seed[2] => LFSR_Reg.OUTPUTSELECT
seed[2] => LFSR_Reg.OUTPUTSELECT
seed[2] => LFSR_Reg.OUTPUTSELECT
seed[2] => LFSR_Reg.OUTPUTSELECT
seed[2] => LFSR_Reg.OUTPUTSELECT
seed[2] => LFSR_Reg.OUTPUTSELECT
seed[2] => LFSR_Reg.OUTPUTSELECT
seed[2] => LFSR_Reg.OUTPUTSELECT
seed[2] => LFSR_Reg.OUTPUTSELECT
seed[2] => LFSR_Reg.OUTPUTSELECT
seed[2] => LFSR_Reg.DATAB
seed[2] => LFSR_Reg.DATAB
seed[3] => LFSR_Reg.DATAB
seed[3] => LFSR_Reg.DATAB
seed[3] => LFSR_Reg.DATAB
seed[3] => LFSR_Reg.DATAB
seed[3] => LFSR_Reg.DATAB
seed[3] => LFSR_Reg.DATAB
seed[3] => LFSR_Reg.OUTPUTSELECT
seed[3] => LFSR_Reg.OUTPUTSELECT
seed[3] => LFSR_Reg.OUTPUTSELECT
seed[3] => LFSR_Reg.OUTPUTSELECT
seed[3] => LFSR_Reg.OUTPUTSELECT
seed[3] => LFSR_Reg.OUTPUTSELECT
seed[3] => LFSR_Reg.OUTPUTSELECT
seed[3] => LFSR_Reg.OUTPUTSELECT
seed[3] => LFSR_Reg.OUTPUTSELECT
seed[3] => LFSR_Reg.OUTPUTSELECT
seed[3] => LFSR_Reg.DATAB
seed[3] => LFSR_Reg.DATAB
seed[3] => LFSR_Reg.DATAB
seed[4] => LFSR_Reg.DATAB
seed[4] => LFSR_Reg.DATAB
seed[4] => LFSR_Reg.DATAB
seed[4] => LFSR_Reg.DATAB
seed[4] => LFSR_Reg.DATAB
seed[4] => LFSR_Reg.OUTPUTSELECT
seed[4] => LFSR_Reg.OUTPUTSELECT
seed[4] => LFSR_Reg.OUTPUTSELECT
seed[4] => LFSR_Reg.OUTPUTSELECT
seed[4] => LFSR_Reg.OUTPUTSELECT
seed[4] => LFSR_Reg.OUTPUTSELECT
seed[4] => LFSR_Reg.OUTPUTSELECT
seed[4] => LFSR_Reg.OUTPUTSELECT
seed[4] => LFSR_Reg.OUTPUTSELECT
seed[4] => LFSR_Reg.OUTPUTSELECT
seed[4] => LFSR_Reg.DATAB
seed[4] => LFSR_Reg.DATAB
seed[4] => LFSR_Reg.DATAB
seed[4] => LFSR_Reg.DATAB
seed[5] => LFSR_Reg.DATAB
seed[5] => LFSR_Reg.DATAB
seed[5] => LFSR_Reg.DATAB
seed[5] => LFSR_Reg.DATAB
seed[5] => LFSR_Reg.OUTPUTSELECT
seed[5] => LFSR_Reg.OUTPUTSELECT
seed[5] => LFSR_Reg.OUTPUTSELECT
seed[5] => LFSR_Reg.OUTPUTSELECT
seed[5] => LFSR_Reg.OUTPUTSELECT
seed[5] => LFSR_Reg.OUTPUTSELECT
seed[5] => LFSR_Reg.OUTPUTSELECT
seed[5] => LFSR_Reg.OUTPUTSELECT
seed[5] => LFSR_Reg.OUTPUTSELECT
seed[5] => LFSR_Reg.OUTPUTSELECT
seed[5] => LFSR_Reg.DATAB
seed[5] => LFSR_Reg.DATAB
seed[5] => LFSR_Reg.DATAB
seed[5] => LFSR_Reg.DATAB
seed[5] => LFSR_Reg.DATAB
seed[6] => LFSR_Reg.DATAB
seed[6] => LFSR_Reg.DATAB
seed[6] => LFSR_Reg.DATAB
seed[6] => LFSR_Reg.OUTPUTSELECT
seed[6] => LFSR_Reg.OUTPUTSELECT
seed[6] => LFSR_Reg.OUTPUTSELECT
seed[6] => LFSR_Reg.OUTPUTSELECT
seed[6] => LFSR_Reg.OUTPUTSELECT
seed[6] => LFSR_Reg.OUTPUTSELECT
seed[6] => LFSR_Reg.OUTPUTSELECT
seed[6] => LFSR_Reg.OUTPUTSELECT
seed[6] => LFSR_Reg.OUTPUTSELECT
seed[6] => LFSR_Reg.OUTPUTSELECT
seed[6] => LFSR_Reg.DATAB
seed[6] => LFSR_Reg.DATAB
seed[6] => LFSR_Reg.DATAB
seed[6] => LFSR_Reg.DATAB
seed[6] => LFSR_Reg.DATAB
seed[6] => LFSR_Reg.DATAB
seed[7] => LFSR_Reg.DATAB
seed[7] => LFSR_Reg.DATAB
seed[7] => LFSR_Reg.OUTPUTSELECT
seed[7] => LFSR_Reg.OUTPUTSELECT
seed[7] => LFSR_Reg.OUTPUTSELECT
seed[7] => LFSR_Reg.OUTPUTSELECT
seed[7] => LFSR_Reg.OUTPUTSELECT
seed[7] => LFSR_Reg.OUTPUTSELECT
seed[7] => LFSR_Reg.OUTPUTSELECT
seed[7] => LFSR_Reg.OUTPUTSELECT
seed[7] => LFSR_Reg.OUTPUTSELECT
seed[7] => LFSR_Reg.OUTPUTSELECT
seed[7] => LFSR_Reg.DATAB
seed[7] => LFSR_Reg.DATAB
seed[7] => LFSR_Reg.DATAB
seed[7] => LFSR_Reg.DATAB
seed[7] => LFSR_Reg.DATAB
seed[7] => LFSR_Reg.DATAB
seed[7] => LFSR_Reg.DATAB
seed[8] => LFSR_Reg.DATAB
seed[8] => LFSR_Reg.OUTPUTSELECT
seed[8] => LFSR_Reg.OUTPUTSELECT
seed[8] => LFSR_Reg.OUTPUTSELECT
seed[8] => LFSR_Reg.OUTPUTSELECT
seed[8] => LFSR_Reg.OUTPUTSELECT
seed[8] => LFSR_Reg.OUTPUTSELECT
seed[8] => LFSR_Reg.OUTPUTSELECT
seed[8] => LFSR_Reg.OUTPUTSELECT
seed[8] => LFSR_Reg.OUTPUTSELECT
seed[8] => LFSR_Reg.OUTPUTSELECT
seed[8] => LFSR_Reg.DATAB
seed[8] => LFSR_Reg.DATAB
seed[8] => LFSR_Reg.DATAB
seed[8] => LFSR_Reg.DATAB
seed[8] => LFSR_Reg.DATAB
seed[8] => LFSR_Reg.DATAB
seed[8] => LFSR_Reg.DATAB
seed[8] => LFSR_Reg.DATAB
seed[9] => LFSR_Reg.OUTPUTSELECT
seed[9] => LFSR_Reg.OUTPUTSELECT
seed[9] => LFSR_Reg.OUTPUTSELECT
seed[9] => LFSR_Reg.OUTPUTSELECT
seed[9] => LFSR_Reg.OUTPUTSELECT
seed[9] => LFSR_Reg.OUTPUTSELECT
seed[9] => LFSR_Reg.OUTPUTSELECT
seed[9] => LFSR_Reg.OUTPUTSELECT
seed[9] => LFSR_Reg.OUTPUTSELECT
seed[9] => LFSR_Reg.OUTPUTSELECT
seed[9] => LFSR_Reg.DATAB
seed[9] => LFSR_Reg.DATAB
seed[9] => LFSR_Reg.DATAB
seed[9] => LFSR_Reg.DATAB
seed[9] => LFSR_Reg.DATAB
seed[9] => LFSR_Reg.DATAB
seed[9] => LFSR_Reg.DATAB
seed[9] => LFSR_Reg.DATAB
seed[9] => LFSR_Reg.DATAB
parallel_out[0] <= \LFSR:LFSR_Reg[0].DB_MAX_OUTPUT_PORT_TYPE
parallel_out[1] <= \LFSR:LFSR_Reg[1].DB_MAX_OUTPUT_PORT_TYPE
parallel_out[2] <= \LFSR:LFSR_Reg[2].DB_MAX_OUTPUT_PORT_TYPE
parallel_out[3] <= \LFSR:LFSR_Reg[3].DB_MAX_OUTPUT_PORT_TYPE
parallel_out[4] <= \LFSR:LFSR_Reg[4].DB_MAX_OUTPUT_PORT_TYPE
parallel_out[5] <= \LFSR:LFSR_Reg[5].DB_MAX_OUTPUT_PORT_TYPE
parallel_out[6] <= \LFSR:LFSR_Reg[6].DB_MAX_OUTPUT_PORT_TYPE
parallel_out[7] <= \LFSR:LFSR_Reg[7].DB_MAX_OUTPUT_PORT_TYPE
parallel_out[8] <= \LFSR:LFSR_Reg[8].DB_MAX_OUTPUT_PORT_TYPE
parallel_out[9] <= \LFSR:LFSR_Reg[9].DB_MAX_OUTPUT_PORT_TYPE
serial_out <= \LFSR:LFSR_Reg[9].DB_MAX_OUTPUT_PORT_TYPE


|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:3:ENEMY_INST
reset => Ball_Y_motion[0].ALOAD
reset => Ball_Y_motion[1].ALOAD
reset => Ball_Y_motion[2].ALOAD
reset => Ball_Y_motion[3].ALOAD
reset => Ball_Y_motion[4].ALOAD
reset => Ball_Y_motion[5].ALOAD
reset => Ball_Y_motion[6].ALOAD
reset => Ball_Y_motion[7].ALOAD
reset => Ball_Y_motion[8].ALOAD
reset => Ball_Y_motion[9].ALOAD
reset => BAll_X_motion[0].ALOAD
reset => BAll_X_motion[1].ALOAD
reset => BAll_X_motion[2].ALOAD
reset => BAll_X_motion[3].ALOAD
reset => BAll_X_motion[4].ALOAD
reset => BAll_X_motion[5].ALOAD
reset => BAll_X_motion[6].ALOAD
reset => BAll_X_motion[7].ALOAD
reset => BAll_X_motion[8].ALOAD
reset => BAll_X_motion[9].ALOAD
reset => Ball_Y_pos[0].ALOAD
reset => Ball_Y_pos[1].ALOAD
reset => Ball_Y_pos[2].ALOAD
reset => Ball_Y_pos[3].ALOAD
reset => Ball_Y_pos[4].ALOAD
reset => Ball_Y_pos[5].ALOAD
reset => Ball_Y_pos[6].ALOAD
reset => Ball_Y_pos[7].ALOAD
reset => Ball_Y_pos[8].ALOAD
reset => Ball_Y_pos[9].ALOAD
reset => Ball_X_pos[0].ALOAD
reset => Ball_X_pos[1].ALOAD
reset => Ball_X_pos[2].ALOAD
reset => Ball_X_pos[3].ALOAD
reset => Ball_X_pos[4].ALOAD
reset => Ball_X_pos[5].ALOAD
reset => Ball_X_pos[6].ALOAD
reset => Ball_X_pos[7].ALOAD
reset => Ball_X_pos[8].ALOAD
reset => Ball_X_pos[9].ALOAD
reset => Base_Y_motion[0].LATCH_ENABLE
reset => Base_Y_motion[1].LATCH_ENABLE
reset => Base_Y_motion[2].LATCH_ENABLE
reset => Base_Y_motion[3].LATCH_ENABLE
reset => Base_Y_motion[4].LATCH_ENABLE
reset => Base_Y_motion[5].LATCH_ENABLE
reset => Base_Y_motion[6].LATCH_ENABLE
reset => Base_Y_motion[7].LATCH_ENABLE
reset => Base_Y_motion[8].LATCH_ENABLE
reset => Base_Y_motion[9].LATCH_ENABLE
reset => Base_X_motion[0].LATCH_ENABLE
reset => Base_X_motion[1].LATCH_ENABLE
reset => Base_X_motion[2].LATCH_ENABLE
reset => Base_X_motion[3].LATCH_ENABLE
reset => Base_X_motion[4].LATCH_ENABLE
reset => Base_X_motion[5].LATCH_ENABLE
reset => Base_X_motion[6].LATCH_ENABLE
reset => Base_X_motion[7].LATCH_ENABLE
reset => Base_X_motion[8].LATCH_ENABLE
reset => Base_X_motion[9].LATCH_ENABLE
reset => rint4[0].LATCH_ENABLE
reset => rint4[1].LATCH_ENABLE
reset => rint4[2].LATCH_ENABLE
reset => rint4[3].LATCH_ENABLE
reset => rint4[4].LATCH_ENABLE
reset => rint4[5].LATCH_ENABLE
reset => rint4[6].LATCH_ENABLE
reset => rint4[7].LATCH_ENABLE
reset => rint4[8].LATCH_ENABLE
reset => rint4[9].LATCH_ENABLE
reset => rint3[0].LATCH_ENABLE
reset => rint3[1].LATCH_ENABLE
reset => rint3[2].LATCH_ENABLE
reset => rint3[3].LATCH_ENABLE
reset => rint3[4].LATCH_ENABLE
reset => rint3[5].LATCH_ENABLE
reset => rint3[6].LATCH_ENABLE
reset => rint3[7].LATCH_ENABLE
reset => rint3[8].LATCH_ENABLE
reset => rint3[9].LATCH_ENABLE
reset => rint2[0].LATCH_ENABLE
reset => rint2[1].LATCH_ENABLE
reset => rint2[2].LATCH_ENABLE
reset => rint2[3].LATCH_ENABLE
reset => rint2[4].LATCH_ENABLE
reset => rint2[5].LATCH_ENABLE
reset => rint2[6].LATCH_ENABLE
reset => rint2[7].LATCH_ENABLE
reset => rint2[8].LATCH_ENABLE
reset => rint2[9].LATCH_ENABLE
reset => rint2[10].LATCH_ENABLE
reset => rint1[0].LATCH_ENABLE
reset => rint1[1].LATCH_ENABLE
reset => rint1[2].LATCH_ENABLE
reset => rint1[3].LATCH_ENABLE
reset => rint1[4].LATCH_ENABLE
reset => rint1[5].LATCH_ENABLE
reset => rint1[6].LATCH_ENABLE
reset => rint1[7].LATCH_ENABLE
reset => rint1[8].LATCH_ENABLE
reset => rint1[9].LATCH_ENABLE
reset => rint1[10].LATCH_ENABLE
reset => Ball_Y_motion[6].ENA
reset => Ball_Y_motion[5].ENA
reset => Ball_Y_motion[4].ENA
reset => Ball_Y_motion[3].ENA
reset => Ball_Y_motion[2].ENA
reset => Ball_Y_motion[1].ENA
reset => Ball_Y_motion[0].ENA
reset => Ball_Y_motion[7].ENA
reset => Ball_Y_motion[8].ENA
reset => Ball_Y_motion[9].ENA
reset => BAll_X_motion[0].ENA
reset => BAll_X_motion[1].ENA
reset => BAll_X_motion[2].ENA
reset => BAll_X_motion[3].ENA
reset => BAll_X_motion[4].ENA
reset => BAll_X_motion[5].ENA
reset => BAll_X_motion[6].ENA
reset => BAll_X_motion[7].ENA
reset => BAll_X_motion[8].ENA
reset => BAll_X_motion[9].ENA
reset => Ball_Y_pos[0].ENA
reset => Ball_Y_pos[1].ENA
reset => Ball_Y_pos[2].ENA
reset => Ball_Y_pos[3].ENA
reset => Ball_Y_pos[4].ENA
reset => Ball_Y_pos[5].ENA
reset => Ball_Y_pos[6].ENA
reset => Ball_Y_pos[7].ENA
reset => Ball_Y_pos[8].ENA
reset => Ball_Y_pos[9].ENA
reset => Ball_X_pos[0].ENA
reset => Ball_X_pos[1].ENA
reset => Ball_X_pos[2].ENA
reset => Ball_X_pos[3].ENA
reset => Ball_X_pos[4].ENA
reset => Ball_X_pos[5].ENA
reset => Ball_X_pos[6].ENA
reset => Ball_X_pos[7].ENA
reset => Ball_X_pos[8].ENA
reset => Ball_X_pos[9].ENA
vsync => LFSR_GENERIC:r1.clock
vsync => Ball_Y_motion[0].CLK
vsync => Ball_Y_motion[1].CLK
vsync => Ball_Y_motion[2].CLK
vsync => Ball_Y_motion[3].CLK
vsync => Ball_Y_motion[4].CLK
vsync => Ball_Y_motion[5].CLK
vsync => Ball_Y_motion[6].CLK
vsync => Ball_Y_motion[7].CLK
vsync => Ball_Y_motion[8].CLK
vsync => Ball_Y_motion[9].CLK
vsync => BAll_X_motion[0].CLK
vsync => BAll_X_motion[1].CLK
vsync => BAll_X_motion[2].CLK
vsync => BAll_X_motion[3].CLK
vsync => BAll_X_motion[4].CLK
vsync => BAll_X_motion[5].CLK
vsync => BAll_X_motion[6].CLK
vsync => BAll_X_motion[7].CLK
vsync => BAll_X_motion[8].CLK
vsync => BAll_X_motion[9].CLK
vsync => Ball_Y_pos[0].CLK
vsync => Ball_Y_pos[1].CLK
vsync => Ball_Y_pos[2].CLK
vsync => Ball_Y_pos[3].CLK
vsync => Ball_Y_pos[4].CLK
vsync => Ball_Y_pos[5].CLK
vsync => Ball_Y_pos[6].CLK
vsync => Ball_Y_pos[7].CLK
vsync => Ball_Y_pos[8].CLK
vsync => Ball_Y_pos[9].CLK
vsync => Ball_X_pos[0].CLK
vsync => Ball_X_pos[1].CLK
vsync => Ball_X_pos[2].CLK
vsync => Ball_X_pos[3].CLK
vsync => Ball_X_pos[4].CLK
vsync => Ball_X_pos[5].CLK
vsync => Ball_X_pos[6].CLK
vsync => Ball_X_pos[7].CLK
vsync => Ball_X_pos[8].CLK
vsync => Ball_X_pos[9].CLK
vsync => random4[0].CLK
vsync => random4[1].CLK
vsync => random4[2].CLK
vsync => random4[3].CLK
vsync => random4[4].CLK
vsync => random4[5].CLK
vsync => random4[6].CLK
vsync => random4[7].CLK
vsync => random4[8].CLK
vsync => random4[9].CLK
vsync => random3[0].CLK
vsync => random3[1].CLK
vsync => random3[2].CLK
vsync => random3[3].CLK
vsync => random3[4].CLK
vsync => random3[5].CLK
vsync => random3[6].CLK
vsync => random3[7].CLK
vsync => random3[8].CLK
vsync => random3[9].CLK
vsync => random2[0].CLK
vsync => random2[1].CLK
vsync => random2[2].CLK
vsync => random2[3].CLK
vsync => random2[4].CLK
vsync => random2[5].CLK
vsync => random2[6].CLK
vsync => random2[7].CLK
vsync => random2[8].CLK
vsync => random2[9].CLK
vsync => random1[0].CLK
vsync => random1[1].CLK
vsync => random1[2].CLK
vsync => random1[3].CLK
vsync => random1[4].CLK
vsync => random1[5].CLK
vsync => random1[6].CLK
vsync => random1[7].CLK
vsync => random1[8].CLK
vsync => random1[9].CLK
vsync => count[0].CLK
vsync => count[1].CLK
vsync => count[2].CLK
vsync => count[3].CLK
vsync => count[4].CLK
vsync => count[5].CLK
vsync => count[6].CLK
vsync => count[7].CLK
vsync => count[8].CLK
vsync => count[9].CLK
vsync => count[10].CLK
vsync => count[11].CLK
vsync => count[12].CLK
vsync => count[13].CLK
vsync => count[14].CLK
vsync => count[15].CLK
vsync => count[16].CLK
vsync => count[17].CLK
vsync => count[18].CLK
vsync => count[19].CLK
vsync => count[20].CLK
vsync => count[21].CLK
vsync => count[22].CLK
vsync => count[23].CLK
vsync => count[24].CLK
vsync => count[25].CLK
vsync => count[26].CLK
vsync => count[27].CLK
vsync => count[28].CLK
vsync => count[29].CLK
vsync => count[30].CLK
vsync => count[31].CLK
vsync => load.CLK
vsync => resetn.CLK
x[0] <= Ball_X_pos[0].DB_MAX_OUTPUT_PORT_TYPE
x[1] <= Ball_X_pos[1].DB_MAX_OUTPUT_PORT_TYPE
x[2] <= Ball_X_pos[2].DB_MAX_OUTPUT_PORT_TYPE
x[3] <= Ball_X_pos[3].DB_MAX_OUTPUT_PORT_TYPE
x[4] <= Ball_X_pos[4].DB_MAX_OUTPUT_PORT_TYPE
x[5] <= Ball_X_pos[5].DB_MAX_OUTPUT_PORT_TYPE
x[6] <= Ball_X_pos[6].DB_MAX_OUTPUT_PORT_TYPE
x[7] <= Ball_X_pos[7].DB_MAX_OUTPUT_PORT_TYPE
x[8] <= Ball_X_pos[8].DB_MAX_OUTPUT_PORT_TYPE
x[9] <= Ball_X_pos[9].DB_MAX_OUTPUT_PORT_TYPE
y[0] <= Ball_Y_pos[0].DB_MAX_OUTPUT_PORT_TYPE
y[1] <= Ball_Y_pos[1].DB_MAX_OUTPUT_PORT_TYPE
y[2] <= Ball_Y_pos[2].DB_MAX_OUTPUT_PORT_TYPE
y[3] <= Ball_Y_pos[3].DB_MAX_OUTPUT_PORT_TYPE
y[4] <= Ball_Y_pos[4].DB_MAX_OUTPUT_PORT_TYPE
y[5] <= Ball_Y_pos[5].DB_MAX_OUTPUT_PORT_TYPE
y[6] <= Ball_Y_pos[6].DB_MAX_OUTPUT_PORT_TYPE
y[7] <= Ball_Y_pos[7].DB_MAX_OUTPUT_PORT_TYPE
y[8] <= Ball_Y_pos[8].DB_MAX_OUTPUT_PORT_TYPE
y[9] <= Ball_Y_pos[9].DB_MAX_OUTPUT_PORT_TYPE
s[0] => LFSR_GENERIC:r1.seed[0]
s[1] => LFSR_GENERIC:r1.seed[1]
s[2] => LFSR_GENERIC:r1.seed[2]


|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:3:ENEMY_INST|LFSR_GENERIC:r1
clock => \LFSR:LFSR_Reg[0].CLK
clock => \LFSR:LFSR_Reg[1].CLK
clock => \LFSR:LFSR_Reg[2].CLK
clock => \LFSR:LFSR_Reg[3].CLK
clock => \LFSR:LFSR_Reg[4].CLK
clock => \LFSR:LFSR_Reg[5].CLK
clock => \LFSR:LFSR_Reg[6].CLK
clock => \LFSR:LFSR_Reg[7].CLK
clock => \LFSR:LFSR_Reg[8].CLK
clock => \LFSR:LFSR_Reg[9].CLK
resetn => \LFSR:LFSR_Reg[9].IN0
resetn => \LFSR:LFSR_Reg[0].PRESET
resetn => \LFSR:LFSR_Reg[1].PRESET
resetn => \LFSR:LFSR_Reg[2].PRESET
resetn => \LFSR:LFSR_Reg[3].PRESET
resetn => \LFSR:LFSR_Reg[4].PRESET
resetn => \LFSR:LFSR_Reg[5].PRESET
resetn => \LFSR:LFSR_Reg[6].PRESET
resetn => \LFSR:LFSR_Reg[7].PRESET
resetn => \LFSR:LFSR_Reg[8].PRESET
resetn => \LFSR:LFSR_Reg[9].PRESET
load => \LFSR:LFSR_Reg[9].IN1
seed[0] => LFSR_Reg.DATAB
seed[0] => LFSR_Reg.DATAB
seed[0] => LFSR_Reg.DATAB
seed[0] => LFSR_Reg.DATAB
seed[0] => LFSR_Reg.DATAB
seed[0] => LFSR_Reg.DATAB
seed[0] => LFSR_Reg.DATAB
seed[0] => LFSR_Reg.DATAB
seed[0] => LFSR_Reg.DATAB
seed[0] => LFSR_Reg.OUTPUTSELECT
seed[0] => LFSR_Reg.OUTPUTSELECT
seed[0] => LFSR_Reg.OUTPUTSELECT
seed[0] => LFSR_Reg.OUTPUTSELECT
seed[0] => LFSR_Reg.OUTPUTSELECT
seed[0] => LFSR_Reg.OUTPUTSELECT
seed[0] => LFSR_Reg.OUTPUTSELECT
seed[0] => LFSR_Reg.OUTPUTSELECT
seed[0] => LFSR_Reg.OUTPUTSELECT
seed[0] => LFSR_Reg.OUTPUTSELECT
seed[1] => LFSR_Reg.DATAB
seed[1] => LFSR_Reg.DATAB
seed[1] => LFSR_Reg.DATAB
seed[1] => LFSR_Reg.DATAB
seed[1] => LFSR_Reg.DATAB
seed[1] => LFSR_Reg.DATAB
seed[1] => LFSR_Reg.DATAB
seed[1] => LFSR_Reg.DATAB
seed[1] => LFSR_Reg.OUTPUTSELECT
seed[1] => LFSR_Reg.OUTPUTSELECT
seed[1] => LFSR_Reg.OUTPUTSELECT
seed[1] => LFSR_Reg.OUTPUTSELECT
seed[1] => LFSR_Reg.OUTPUTSELECT
seed[1] => LFSR_Reg.OUTPUTSELECT
seed[1] => LFSR_Reg.OUTPUTSELECT
seed[1] => LFSR_Reg.OUTPUTSELECT
seed[1] => LFSR_Reg.OUTPUTSELECT
seed[1] => LFSR_Reg.OUTPUTSELECT
seed[1] => LFSR_Reg.DATAB
seed[2] => LFSR_Reg.DATAB
seed[2] => LFSR_Reg.DATAB
seed[2] => LFSR_Reg.DATAB
seed[2] => LFSR_Reg.DATAB
seed[2] => LFSR_Reg.DATAB
seed[2] => LFSR_Reg.DATAB
seed[2] => LFSR_Reg.DATAB
seed[2] => LFSR_Reg.OUTPUTSELECT
seed[2] => LFSR_Reg.OUTPUTSELECT
seed[2] => LFSR_Reg.OUTPUTSELECT
seed[2] => LFSR_Reg.OUTPUTSELECT
seed[2] => LFSR_Reg.OUTPUTSELECT
seed[2] => LFSR_Reg.OUTPUTSELECT
seed[2] => LFSR_Reg.OUTPUTSELECT
seed[2] => LFSR_Reg.OUTPUTSELECT
seed[2] => LFSR_Reg.OUTPUTSELECT
seed[2] => LFSR_Reg.OUTPUTSELECT
seed[2] => LFSR_Reg.DATAB
seed[2] => LFSR_Reg.DATAB
seed[3] => LFSR_Reg.DATAB
seed[3] => LFSR_Reg.DATAB
seed[3] => LFSR_Reg.DATAB
seed[3] => LFSR_Reg.DATAB
seed[3] => LFSR_Reg.DATAB
seed[3] => LFSR_Reg.DATAB
seed[3] => LFSR_Reg.OUTPUTSELECT
seed[3] => LFSR_Reg.OUTPUTSELECT
seed[3] => LFSR_Reg.OUTPUTSELECT
seed[3] => LFSR_Reg.OUTPUTSELECT
seed[3] => LFSR_Reg.OUTPUTSELECT
seed[3] => LFSR_Reg.OUTPUTSELECT
seed[3] => LFSR_Reg.OUTPUTSELECT
seed[3] => LFSR_Reg.OUTPUTSELECT
seed[3] => LFSR_Reg.OUTPUTSELECT
seed[3] => LFSR_Reg.OUTPUTSELECT
seed[3] => LFSR_Reg.DATAB
seed[3] => LFSR_Reg.DATAB
seed[3] => LFSR_Reg.DATAB
seed[4] => LFSR_Reg.DATAB
seed[4] => LFSR_Reg.DATAB
seed[4] => LFSR_Reg.DATAB
seed[4] => LFSR_Reg.DATAB
seed[4] => LFSR_Reg.DATAB
seed[4] => LFSR_Reg.OUTPUTSELECT
seed[4] => LFSR_Reg.OUTPUTSELECT
seed[4] => LFSR_Reg.OUTPUTSELECT
seed[4] => LFSR_Reg.OUTPUTSELECT
seed[4] => LFSR_Reg.OUTPUTSELECT
seed[4] => LFSR_Reg.OUTPUTSELECT
seed[4] => LFSR_Reg.OUTPUTSELECT
seed[4] => LFSR_Reg.OUTPUTSELECT
seed[4] => LFSR_Reg.OUTPUTSELECT
seed[4] => LFSR_Reg.OUTPUTSELECT
seed[4] => LFSR_Reg.DATAB
seed[4] => LFSR_Reg.DATAB
seed[4] => LFSR_Reg.DATAB
seed[4] => LFSR_Reg.DATAB
seed[5] => LFSR_Reg.DATAB
seed[5] => LFSR_Reg.DATAB
seed[5] => LFSR_Reg.DATAB
seed[5] => LFSR_Reg.DATAB
seed[5] => LFSR_Reg.OUTPUTSELECT
seed[5] => LFSR_Reg.OUTPUTSELECT
seed[5] => LFSR_Reg.OUTPUTSELECT
seed[5] => LFSR_Reg.OUTPUTSELECT
seed[5] => LFSR_Reg.OUTPUTSELECT
seed[5] => LFSR_Reg.OUTPUTSELECT
seed[5] => LFSR_Reg.OUTPUTSELECT
seed[5] => LFSR_Reg.OUTPUTSELECT
seed[5] => LFSR_Reg.OUTPUTSELECT
seed[5] => LFSR_Reg.OUTPUTSELECT
seed[5] => LFSR_Reg.DATAB
seed[5] => LFSR_Reg.DATAB
seed[5] => LFSR_Reg.DATAB
seed[5] => LFSR_Reg.DATAB
seed[5] => LFSR_Reg.DATAB
seed[6] => LFSR_Reg.DATAB
seed[6] => LFSR_Reg.DATAB
seed[6] => LFSR_Reg.DATAB
seed[6] => LFSR_Reg.OUTPUTSELECT
seed[6] => LFSR_Reg.OUTPUTSELECT
seed[6] => LFSR_Reg.OUTPUTSELECT
seed[6] => LFSR_Reg.OUTPUTSELECT
seed[6] => LFSR_Reg.OUTPUTSELECT
seed[6] => LFSR_Reg.OUTPUTSELECT
seed[6] => LFSR_Reg.OUTPUTSELECT
seed[6] => LFSR_Reg.OUTPUTSELECT
seed[6] => LFSR_Reg.OUTPUTSELECT
seed[6] => LFSR_Reg.OUTPUTSELECT
seed[6] => LFSR_Reg.DATAB
seed[6] => LFSR_Reg.DATAB
seed[6] => LFSR_Reg.DATAB
seed[6] => LFSR_Reg.DATAB
seed[6] => LFSR_Reg.DATAB
seed[6] => LFSR_Reg.DATAB
seed[7] => LFSR_Reg.DATAB
seed[7] => LFSR_Reg.DATAB
seed[7] => LFSR_Reg.OUTPUTSELECT
seed[7] => LFSR_Reg.OUTPUTSELECT
seed[7] => LFSR_Reg.OUTPUTSELECT
seed[7] => LFSR_Reg.OUTPUTSELECT
seed[7] => LFSR_Reg.OUTPUTSELECT
seed[7] => LFSR_Reg.OUTPUTSELECT
seed[7] => LFSR_Reg.OUTPUTSELECT
seed[7] => LFSR_Reg.OUTPUTSELECT
seed[7] => LFSR_Reg.OUTPUTSELECT
seed[7] => LFSR_Reg.OUTPUTSELECT
seed[7] => LFSR_Reg.DATAB
seed[7] => LFSR_Reg.DATAB
seed[7] => LFSR_Reg.DATAB
seed[7] => LFSR_Reg.DATAB
seed[7] => LFSR_Reg.DATAB
seed[7] => LFSR_Reg.DATAB
seed[7] => LFSR_Reg.DATAB
seed[8] => LFSR_Reg.DATAB
seed[8] => LFSR_Reg.OUTPUTSELECT
seed[8] => LFSR_Reg.OUTPUTSELECT
seed[8] => LFSR_Reg.OUTPUTSELECT
seed[8] => LFSR_Reg.OUTPUTSELECT
seed[8] => LFSR_Reg.OUTPUTSELECT
seed[8] => LFSR_Reg.OUTPUTSELECT
seed[8] => LFSR_Reg.OUTPUTSELECT
seed[8] => LFSR_Reg.OUTPUTSELECT
seed[8] => LFSR_Reg.OUTPUTSELECT
seed[8] => LFSR_Reg.OUTPUTSELECT
seed[8] => LFSR_Reg.DATAB
seed[8] => LFSR_Reg.DATAB
seed[8] => LFSR_Reg.DATAB
seed[8] => LFSR_Reg.DATAB
seed[8] => LFSR_Reg.DATAB
seed[8] => LFSR_Reg.DATAB
seed[8] => LFSR_Reg.DATAB
seed[8] => LFSR_Reg.DATAB
seed[9] => LFSR_Reg.OUTPUTSELECT
seed[9] => LFSR_Reg.OUTPUTSELECT
seed[9] => LFSR_Reg.OUTPUTSELECT
seed[9] => LFSR_Reg.OUTPUTSELECT
seed[9] => LFSR_Reg.OUTPUTSELECT
seed[9] => LFSR_Reg.OUTPUTSELECT
seed[9] => LFSR_Reg.OUTPUTSELECT
seed[9] => LFSR_Reg.OUTPUTSELECT
seed[9] => LFSR_Reg.OUTPUTSELECT
seed[9] => LFSR_Reg.OUTPUTSELECT
seed[9] => LFSR_Reg.DATAB
seed[9] => LFSR_Reg.DATAB
seed[9] => LFSR_Reg.DATAB
seed[9] => LFSR_Reg.DATAB
seed[9] => LFSR_Reg.DATAB
seed[9] => LFSR_Reg.DATAB
seed[9] => LFSR_Reg.DATAB
seed[9] => LFSR_Reg.DATAB
seed[9] => LFSR_Reg.DATAB
parallel_out[0] <= \LFSR:LFSR_Reg[0].DB_MAX_OUTPUT_PORT_TYPE
parallel_out[1] <= \LFSR:LFSR_Reg[1].DB_MAX_OUTPUT_PORT_TYPE
parallel_out[2] <= \LFSR:LFSR_Reg[2].DB_MAX_OUTPUT_PORT_TYPE
parallel_out[3] <= \LFSR:LFSR_Reg[3].DB_MAX_OUTPUT_PORT_TYPE
parallel_out[4] <= \LFSR:LFSR_Reg[4].DB_MAX_OUTPUT_PORT_TYPE
parallel_out[5] <= \LFSR:LFSR_Reg[5].DB_MAX_OUTPUT_PORT_TYPE
parallel_out[6] <= \LFSR:LFSR_Reg[6].DB_MAX_OUTPUT_PORT_TYPE
parallel_out[7] <= \LFSR:LFSR_Reg[7].DB_MAX_OUTPUT_PORT_TYPE
parallel_out[8] <= \LFSR:LFSR_Reg[8].DB_MAX_OUTPUT_PORT_TYPE
parallel_out[9] <= \LFSR:LFSR_Reg[9].DB_MAX_OUTPUT_PORT_TYPE
serial_out <= \LFSR:LFSR_Reg[9].DB_MAX_OUTPUT_PORT_TYPE


|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:4:ENEMY_INST
reset => Ball_Y_motion[0].ALOAD
reset => Ball_Y_motion[1].ALOAD
reset => Ball_Y_motion[2].ALOAD
reset => Ball_Y_motion[3].ALOAD
reset => Ball_Y_motion[4].ALOAD
reset => Ball_Y_motion[5].ALOAD
reset => Ball_Y_motion[6].ALOAD
reset => Ball_Y_motion[7].ALOAD
reset => Ball_Y_motion[8].ALOAD
reset => Ball_Y_motion[9].ALOAD
reset => BAll_X_motion[0].ALOAD
reset => BAll_X_motion[1].ALOAD
reset => BAll_X_motion[2].ALOAD
reset => BAll_X_motion[3].ALOAD
reset => BAll_X_motion[4].ALOAD
reset => BAll_X_motion[5].ALOAD
reset => BAll_X_motion[6].ALOAD
reset => BAll_X_motion[7].ALOAD
reset => BAll_X_motion[8].ALOAD
reset => BAll_X_motion[9].ALOAD
reset => Ball_Y_pos[0].ALOAD
reset => Ball_Y_pos[1].ALOAD
reset => Ball_Y_pos[2].ALOAD
reset => Ball_Y_pos[3].ALOAD
reset => Ball_Y_pos[4].ALOAD
reset => Ball_Y_pos[5].ALOAD
reset => Ball_Y_pos[6].ALOAD
reset => Ball_Y_pos[7].ALOAD
reset => Ball_Y_pos[8].ALOAD
reset => Ball_Y_pos[9].ALOAD
reset => Ball_X_pos[0].ALOAD
reset => Ball_X_pos[1].ALOAD
reset => Ball_X_pos[2].ALOAD
reset => Ball_X_pos[3].ALOAD
reset => Ball_X_pos[4].ALOAD
reset => Ball_X_pos[5].ALOAD
reset => Ball_X_pos[6].ALOAD
reset => Ball_X_pos[7].ALOAD
reset => Ball_X_pos[8].ALOAD
reset => Ball_X_pos[9].ALOAD
reset => Base_Y_motion[0].LATCH_ENABLE
reset => Base_Y_motion[1].LATCH_ENABLE
reset => Base_Y_motion[2].LATCH_ENABLE
reset => Base_Y_motion[3].LATCH_ENABLE
reset => Base_Y_motion[4].LATCH_ENABLE
reset => Base_Y_motion[5].LATCH_ENABLE
reset => Base_Y_motion[6].LATCH_ENABLE
reset => Base_Y_motion[7].LATCH_ENABLE
reset => Base_Y_motion[8].LATCH_ENABLE
reset => Base_Y_motion[9].LATCH_ENABLE
reset => Base_X_motion[0].LATCH_ENABLE
reset => Base_X_motion[1].LATCH_ENABLE
reset => Base_X_motion[2].LATCH_ENABLE
reset => Base_X_motion[3].LATCH_ENABLE
reset => Base_X_motion[4].LATCH_ENABLE
reset => Base_X_motion[5].LATCH_ENABLE
reset => Base_X_motion[6].LATCH_ENABLE
reset => Base_X_motion[7].LATCH_ENABLE
reset => Base_X_motion[8].LATCH_ENABLE
reset => Base_X_motion[9].LATCH_ENABLE
reset => rint4[0].LATCH_ENABLE
reset => rint4[1].LATCH_ENABLE
reset => rint4[2].LATCH_ENABLE
reset => rint4[3].LATCH_ENABLE
reset => rint4[4].LATCH_ENABLE
reset => rint4[5].LATCH_ENABLE
reset => rint4[6].LATCH_ENABLE
reset => rint4[7].LATCH_ENABLE
reset => rint4[8].LATCH_ENABLE
reset => rint4[9].LATCH_ENABLE
reset => rint3[0].LATCH_ENABLE
reset => rint3[1].LATCH_ENABLE
reset => rint3[2].LATCH_ENABLE
reset => rint3[3].LATCH_ENABLE
reset => rint3[4].LATCH_ENABLE
reset => rint3[5].LATCH_ENABLE
reset => rint3[6].LATCH_ENABLE
reset => rint3[7].LATCH_ENABLE
reset => rint3[8].LATCH_ENABLE
reset => rint3[9].LATCH_ENABLE
reset => rint2[0].LATCH_ENABLE
reset => rint2[1].LATCH_ENABLE
reset => rint2[2].LATCH_ENABLE
reset => rint2[3].LATCH_ENABLE
reset => rint2[4].LATCH_ENABLE
reset => rint2[5].LATCH_ENABLE
reset => rint2[6].LATCH_ENABLE
reset => rint2[7].LATCH_ENABLE
reset => rint2[8].LATCH_ENABLE
reset => rint2[9].LATCH_ENABLE
reset => rint2[10].LATCH_ENABLE
reset => rint1[0].LATCH_ENABLE
reset => rint1[1].LATCH_ENABLE
reset => rint1[2].LATCH_ENABLE
reset => rint1[3].LATCH_ENABLE
reset => rint1[4].LATCH_ENABLE
reset => rint1[5].LATCH_ENABLE
reset => rint1[6].LATCH_ENABLE
reset => rint1[7].LATCH_ENABLE
reset => rint1[8].LATCH_ENABLE
reset => rint1[9].LATCH_ENABLE
reset => rint1[10].LATCH_ENABLE
reset => Ball_Y_motion[6].ENA
reset => Ball_Y_motion[5].ENA
reset => Ball_Y_motion[4].ENA
reset => Ball_Y_motion[3].ENA
reset => Ball_Y_motion[2].ENA
reset => Ball_Y_motion[1].ENA
reset => Ball_Y_motion[0].ENA
reset => Ball_Y_motion[7].ENA
reset => Ball_Y_motion[8].ENA
reset => Ball_Y_motion[9].ENA
reset => BAll_X_motion[0].ENA
reset => BAll_X_motion[1].ENA
reset => BAll_X_motion[2].ENA
reset => BAll_X_motion[3].ENA
reset => BAll_X_motion[4].ENA
reset => BAll_X_motion[5].ENA
reset => BAll_X_motion[6].ENA
reset => BAll_X_motion[7].ENA
reset => BAll_X_motion[8].ENA
reset => BAll_X_motion[9].ENA
reset => Ball_Y_pos[0].ENA
reset => Ball_Y_pos[1].ENA
reset => Ball_Y_pos[2].ENA
reset => Ball_Y_pos[3].ENA
reset => Ball_Y_pos[4].ENA
reset => Ball_Y_pos[5].ENA
reset => Ball_Y_pos[6].ENA
reset => Ball_Y_pos[7].ENA
reset => Ball_Y_pos[8].ENA
reset => Ball_Y_pos[9].ENA
reset => Ball_X_pos[0].ENA
reset => Ball_X_pos[1].ENA
reset => Ball_X_pos[2].ENA
reset => Ball_X_pos[3].ENA
reset => Ball_X_pos[4].ENA
reset => Ball_X_pos[5].ENA
reset => Ball_X_pos[6].ENA
reset => Ball_X_pos[7].ENA
reset => Ball_X_pos[8].ENA
reset => Ball_X_pos[9].ENA
vsync => LFSR_GENERIC:r1.clock
vsync => Ball_Y_motion[0].CLK
vsync => Ball_Y_motion[1].CLK
vsync => Ball_Y_motion[2].CLK
vsync => Ball_Y_motion[3].CLK
vsync => Ball_Y_motion[4].CLK
vsync => Ball_Y_motion[5].CLK
vsync => Ball_Y_motion[6].CLK
vsync => Ball_Y_motion[7].CLK
vsync => Ball_Y_motion[8].CLK
vsync => Ball_Y_motion[9].CLK
vsync => BAll_X_motion[0].CLK
vsync => BAll_X_motion[1].CLK
vsync => BAll_X_motion[2].CLK
vsync => BAll_X_motion[3].CLK
vsync => BAll_X_motion[4].CLK
vsync => BAll_X_motion[5].CLK
vsync => BAll_X_motion[6].CLK
vsync => BAll_X_motion[7].CLK
vsync => BAll_X_motion[8].CLK
vsync => BAll_X_motion[9].CLK
vsync => Ball_Y_pos[0].CLK
vsync => Ball_Y_pos[1].CLK
vsync => Ball_Y_pos[2].CLK
vsync => Ball_Y_pos[3].CLK
vsync => Ball_Y_pos[4].CLK
vsync => Ball_Y_pos[5].CLK
vsync => Ball_Y_pos[6].CLK
vsync => Ball_Y_pos[7].CLK
vsync => Ball_Y_pos[8].CLK
vsync => Ball_Y_pos[9].CLK
vsync => Ball_X_pos[0].CLK
vsync => Ball_X_pos[1].CLK
vsync => Ball_X_pos[2].CLK
vsync => Ball_X_pos[3].CLK
vsync => Ball_X_pos[4].CLK
vsync => Ball_X_pos[5].CLK
vsync => Ball_X_pos[6].CLK
vsync => Ball_X_pos[7].CLK
vsync => Ball_X_pos[8].CLK
vsync => Ball_X_pos[9].CLK
vsync => random4[0].CLK
vsync => random4[1].CLK
vsync => random4[2].CLK
vsync => random4[3].CLK
vsync => random4[4].CLK
vsync => random4[5].CLK
vsync => random4[6].CLK
vsync => random4[7].CLK
vsync => random4[8].CLK
vsync => random4[9].CLK
vsync => random3[0].CLK
vsync => random3[1].CLK
vsync => random3[2].CLK
vsync => random3[3].CLK
vsync => random3[4].CLK
vsync => random3[5].CLK
vsync => random3[6].CLK
vsync => random3[7].CLK
vsync => random3[8].CLK
vsync => random3[9].CLK
vsync => random2[0].CLK
vsync => random2[1].CLK
vsync => random2[2].CLK
vsync => random2[3].CLK
vsync => random2[4].CLK
vsync => random2[5].CLK
vsync => random2[6].CLK
vsync => random2[7].CLK
vsync => random2[8].CLK
vsync => random2[9].CLK
vsync => random1[0].CLK
vsync => random1[1].CLK
vsync => random1[2].CLK
vsync => random1[3].CLK
vsync => random1[4].CLK
vsync => random1[5].CLK
vsync => random1[6].CLK
vsync => random1[7].CLK
vsync => random1[8].CLK
vsync => random1[9].CLK
vsync => count[0].CLK
vsync => count[1].CLK
vsync => count[2].CLK
vsync => count[3].CLK
vsync => count[4].CLK
vsync => count[5].CLK
vsync => count[6].CLK
vsync => count[7].CLK
vsync => count[8].CLK
vsync => count[9].CLK
vsync => count[10].CLK
vsync => count[11].CLK
vsync => count[12].CLK
vsync => count[13].CLK
vsync => count[14].CLK
vsync => count[15].CLK
vsync => count[16].CLK
vsync => count[17].CLK
vsync => count[18].CLK
vsync => count[19].CLK
vsync => count[20].CLK
vsync => count[21].CLK
vsync => count[22].CLK
vsync => count[23].CLK
vsync => count[24].CLK
vsync => count[25].CLK
vsync => count[26].CLK
vsync => count[27].CLK
vsync => count[28].CLK
vsync => count[29].CLK
vsync => count[30].CLK
vsync => count[31].CLK
vsync => load.CLK
vsync => resetn.CLK
x[0] <= Ball_X_pos[0].DB_MAX_OUTPUT_PORT_TYPE
x[1] <= Ball_X_pos[1].DB_MAX_OUTPUT_PORT_TYPE
x[2] <= Ball_X_pos[2].DB_MAX_OUTPUT_PORT_TYPE
x[3] <= Ball_X_pos[3].DB_MAX_OUTPUT_PORT_TYPE
x[4] <= Ball_X_pos[4].DB_MAX_OUTPUT_PORT_TYPE
x[5] <= Ball_X_pos[5].DB_MAX_OUTPUT_PORT_TYPE
x[6] <= Ball_X_pos[6].DB_MAX_OUTPUT_PORT_TYPE
x[7] <= Ball_X_pos[7].DB_MAX_OUTPUT_PORT_TYPE
x[8] <= Ball_X_pos[8].DB_MAX_OUTPUT_PORT_TYPE
x[9] <= Ball_X_pos[9].DB_MAX_OUTPUT_PORT_TYPE
y[0] <= Ball_Y_pos[0].DB_MAX_OUTPUT_PORT_TYPE
y[1] <= Ball_Y_pos[1].DB_MAX_OUTPUT_PORT_TYPE
y[2] <= Ball_Y_pos[2].DB_MAX_OUTPUT_PORT_TYPE
y[3] <= Ball_Y_pos[3].DB_MAX_OUTPUT_PORT_TYPE
y[4] <= Ball_Y_pos[4].DB_MAX_OUTPUT_PORT_TYPE
y[5] <= Ball_Y_pos[5].DB_MAX_OUTPUT_PORT_TYPE
y[6] <= Ball_Y_pos[6].DB_MAX_OUTPUT_PORT_TYPE
y[7] <= Ball_Y_pos[7].DB_MAX_OUTPUT_PORT_TYPE
y[8] <= Ball_Y_pos[8].DB_MAX_OUTPUT_PORT_TYPE
y[9] <= Ball_Y_pos[9].DB_MAX_OUTPUT_PORT_TYPE
s[0] => LFSR_GENERIC:r1.seed[0]
s[1] => LFSR_GENERIC:r1.seed[1]
s[2] => LFSR_GENERIC:r1.seed[2]


|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:4:ENEMY_INST|LFSR_GENERIC:r1
clock => \LFSR:LFSR_Reg[0].CLK
clock => \LFSR:LFSR_Reg[1].CLK
clock => \LFSR:LFSR_Reg[2].CLK
clock => \LFSR:LFSR_Reg[3].CLK
clock => \LFSR:LFSR_Reg[4].CLK
clock => \LFSR:LFSR_Reg[5].CLK
clock => \LFSR:LFSR_Reg[6].CLK
clock => \LFSR:LFSR_Reg[7].CLK
clock => \LFSR:LFSR_Reg[8].CLK
clock => \LFSR:LFSR_Reg[9].CLK
resetn => \LFSR:LFSR_Reg[9].IN0
resetn => \LFSR:LFSR_Reg[0].PRESET
resetn => \LFSR:LFSR_Reg[1].PRESET
resetn => \LFSR:LFSR_Reg[2].PRESET
resetn => \LFSR:LFSR_Reg[3].PRESET
resetn => \LFSR:LFSR_Reg[4].PRESET
resetn => \LFSR:LFSR_Reg[5].PRESET
resetn => \LFSR:LFSR_Reg[6].PRESET
resetn => \LFSR:LFSR_Reg[7].PRESET
resetn => \LFSR:LFSR_Reg[8].PRESET
resetn => \LFSR:LFSR_Reg[9].PRESET
load => \LFSR:LFSR_Reg[9].IN1
seed[0] => LFSR_Reg.DATAB
seed[0] => LFSR_Reg.DATAB
seed[0] => LFSR_Reg.DATAB
seed[0] => LFSR_Reg.DATAB
seed[0] => LFSR_Reg.DATAB
seed[0] => LFSR_Reg.DATAB
seed[0] => LFSR_Reg.DATAB
seed[0] => LFSR_Reg.DATAB
seed[0] => LFSR_Reg.DATAB
seed[0] => LFSR_Reg.OUTPUTSELECT
seed[0] => LFSR_Reg.OUTPUTSELECT
seed[0] => LFSR_Reg.OUTPUTSELECT
seed[0] => LFSR_Reg.OUTPUTSELECT
seed[0] => LFSR_Reg.OUTPUTSELECT
seed[0] => LFSR_Reg.OUTPUTSELECT
seed[0] => LFSR_Reg.OUTPUTSELECT
seed[0] => LFSR_Reg.OUTPUTSELECT
seed[0] => LFSR_Reg.OUTPUTSELECT
seed[0] => LFSR_Reg.OUTPUTSELECT
seed[1] => LFSR_Reg.DATAB
seed[1] => LFSR_Reg.DATAB
seed[1] => LFSR_Reg.DATAB
seed[1] => LFSR_Reg.DATAB
seed[1] => LFSR_Reg.DATAB
seed[1] => LFSR_Reg.DATAB
seed[1] => LFSR_Reg.DATAB
seed[1] => LFSR_Reg.DATAB
seed[1] => LFSR_Reg.OUTPUTSELECT
seed[1] => LFSR_Reg.OUTPUTSELECT
seed[1] => LFSR_Reg.OUTPUTSELECT
seed[1] => LFSR_Reg.OUTPUTSELECT
seed[1] => LFSR_Reg.OUTPUTSELECT
seed[1] => LFSR_Reg.OUTPUTSELECT
seed[1] => LFSR_Reg.OUTPUTSELECT
seed[1] => LFSR_Reg.OUTPUTSELECT
seed[1] => LFSR_Reg.OUTPUTSELECT
seed[1] => LFSR_Reg.OUTPUTSELECT
seed[1] => LFSR_Reg.DATAB
seed[2] => LFSR_Reg.DATAB
seed[2] => LFSR_Reg.DATAB
seed[2] => LFSR_Reg.DATAB
seed[2] => LFSR_Reg.DATAB
seed[2] => LFSR_Reg.DATAB
seed[2] => LFSR_Reg.DATAB
seed[2] => LFSR_Reg.DATAB
seed[2] => LFSR_Reg.OUTPUTSELECT
seed[2] => LFSR_Reg.OUTPUTSELECT
seed[2] => LFSR_Reg.OUTPUTSELECT
seed[2] => LFSR_Reg.OUTPUTSELECT
seed[2] => LFSR_Reg.OUTPUTSELECT
seed[2] => LFSR_Reg.OUTPUTSELECT
seed[2] => LFSR_Reg.OUTPUTSELECT
seed[2] => LFSR_Reg.OUTPUTSELECT
seed[2] => LFSR_Reg.OUTPUTSELECT
seed[2] => LFSR_Reg.OUTPUTSELECT
seed[2] => LFSR_Reg.DATAB
seed[2] => LFSR_Reg.DATAB
seed[3] => LFSR_Reg.DATAB
seed[3] => LFSR_Reg.DATAB
seed[3] => LFSR_Reg.DATAB
seed[3] => LFSR_Reg.DATAB
seed[3] => LFSR_Reg.DATAB
seed[3] => LFSR_Reg.DATAB
seed[3] => LFSR_Reg.OUTPUTSELECT
seed[3] => LFSR_Reg.OUTPUTSELECT
seed[3] => LFSR_Reg.OUTPUTSELECT
seed[3] => LFSR_Reg.OUTPUTSELECT
seed[3] => LFSR_Reg.OUTPUTSELECT
seed[3] => LFSR_Reg.OUTPUTSELECT
seed[3] => LFSR_Reg.OUTPUTSELECT
seed[3] => LFSR_Reg.OUTPUTSELECT
seed[3] => LFSR_Reg.OUTPUTSELECT
seed[3] => LFSR_Reg.OUTPUTSELECT
seed[3] => LFSR_Reg.DATAB
seed[3] => LFSR_Reg.DATAB
seed[3] => LFSR_Reg.DATAB
seed[4] => LFSR_Reg.DATAB
seed[4] => LFSR_Reg.DATAB
seed[4] => LFSR_Reg.DATAB
seed[4] => LFSR_Reg.DATAB
seed[4] => LFSR_Reg.DATAB
seed[4] => LFSR_Reg.OUTPUTSELECT
seed[4] => LFSR_Reg.OUTPUTSELECT
seed[4] => LFSR_Reg.OUTPUTSELECT
seed[4] => LFSR_Reg.OUTPUTSELECT
seed[4] => LFSR_Reg.OUTPUTSELECT
seed[4] => LFSR_Reg.OUTPUTSELECT
seed[4] => LFSR_Reg.OUTPUTSELECT
seed[4] => LFSR_Reg.OUTPUTSELECT
seed[4] => LFSR_Reg.OUTPUTSELECT
seed[4] => LFSR_Reg.OUTPUTSELECT
seed[4] => LFSR_Reg.DATAB
seed[4] => LFSR_Reg.DATAB
seed[4] => LFSR_Reg.DATAB
seed[4] => LFSR_Reg.DATAB
seed[5] => LFSR_Reg.DATAB
seed[5] => LFSR_Reg.DATAB
seed[5] => LFSR_Reg.DATAB
seed[5] => LFSR_Reg.DATAB
seed[5] => LFSR_Reg.OUTPUTSELECT
seed[5] => LFSR_Reg.OUTPUTSELECT
seed[5] => LFSR_Reg.OUTPUTSELECT
seed[5] => LFSR_Reg.OUTPUTSELECT
seed[5] => LFSR_Reg.OUTPUTSELECT
seed[5] => LFSR_Reg.OUTPUTSELECT
seed[5] => LFSR_Reg.OUTPUTSELECT
seed[5] => LFSR_Reg.OUTPUTSELECT
seed[5] => LFSR_Reg.OUTPUTSELECT
seed[5] => LFSR_Reg.OUTPUTSELECT
seed[5] => LFSR_Reg.DATAB
seed[5] => LFSR_Reg.DATAB
seed[5] => LFSR_Reg.DATAB
seed[5] => LFSR_Reg.DATAB
seed[5] => LFSR_Reg.DATAB
seed[6] => LFSR_Reg.DATAB
seed[6] => LFSR_Reg.DATAB
seed[6] => LFSR_Reg.DATAB
seed[6] => LFSR_Reg.OUTPUTSELECT
seed[6] => LFSR_Reg.OUTPUTSELECT
seed[6] => LFSR_Reg.OUTPUTSELECT
seed[6] => LFSR_Reg.OUTPUTSELECT
seed[6] => LFSR_Reg.OUTPUTSELECT
seed[6] => LFSR_Reg.OUTPUTSELECT
seed[6] => LFSR_Reg.OUTPUTSELECT
seed[6] => LFSR_Reg.OUTPUTSELECT
seed[6] => LFSR_Reg.OUTPUTSELECT
seed[6] => LFSR_Reg.OUTPUTSELECT
seed[6] => LFSR_Reg.DATAB
seed[6] => LFSR_Reg.DATAB
seed[6] => LFSR_Reg.DATAB
seed[6] => LFSR_Reg.DATAB
seed[6] => LFSR_Reg.DATAB
seed[6] => LFSR_Reg.DATAB
seed[7] => LFSR_Reg.DATAB
seed[7] => LFSR_Reg.DATAB
seed[7] => LFSR_Reg.OUTPUTSELECT
seed[7] => LFSR_Reg.OUTPUTSELECT
seed[7] => LFSR_Reg.OUTPUTSELECT
seed[7] => LFSR_Reg.OUTPUTSELECT
seed[7] => LFSR_Reg.OUTPUTSELECT
seed[7] => LFSR_Reg.OUTPUTSELECT
seed[7] => LFSR_Reg.OUTPUTSELECT
seed[7] => LFSR_Reg.OUTPUTSELECT
seed[7] => LFSR_Reg.OUTPUTSELECT
seed[7] => LFSR_Reg.OUTPUTSELECT
seed[7] => LFSR_Reg.DATAB
seed[7] => LFSR_Reg.DATAB
seed[7] => LFSR_Reg.DATAB
seed[7] => LFSR_Reg.DATAB
seed[7] => LFSR_Reg.DATAB
seed[7] => LFSR_Reg.DATAB
seed[7] => LFSR_Reg.DATAB
seed[8] => LFSR_Reg.DATAB
seed[8] => LFSR_Reg.OUTPUTSELECT
seed[8] => LFSR_Reg.OUTPUTSELECT
seed[8] => LFSR_Reg.OUTPUTSELECT
seed[8] => LFSR_Reg.OUTPUTSELECT
seed[8] => LFSR_Reg.OUTPUTSELECT
seed[8] => LFSR_Reg.OUTPUTSELECT
seed[8] => LFSR_Reg.OUTPUTSELECT
seed[8] => LFSR_Reg.OUTPUTSELECT
seed[8] => LFSR_Reg.OUTPUTSELECT
seed[8] => LFSR_Reg.OUTPUTSELECT
seed[8] => LFSR_Reg.DATAB
seed[8] => LFSR_Reg.DATAB
seed[8] => LFSR_Reg.DATAB
seed[8] => LFSR_Reg.DATAB
seed[8] => LFSR_Reg.DATAB
seed[8] => LFSR_Reg.DATAB
seed[8] => LFSR_Reg.DATAB
seed[8] => LFSR_Reg.DATAB
seed[9] => LFSR_Reg.OUTPUTSELECT
seed[9] => LFSR_Reg.OUTPUTSELECT
seed[9] => LFSR_Reg.OUTPUTSELECT
seed[9] => LFSR_Reg.OUTPUTSELECT
seed[9] => LFSR_Reg.OUTPUTSELECT
seed[9] => LFSR_Reg.OUTPUTSELECT
seed[9] => LFSR_Reg.OUTPUTSELECT
seed[9] => LFSR_Reg.OUTPUTSELECT
seed[9] => LFSR_Reg.OUTPUTSELECT
seed[9] => LFSR_Reg.OUTPUTSELECT
seed[9] => LFSR_Reg.DATAB
seed[9] => LFSR_Reg.DATAB
seed[9] => LFSR_Reg.DATAB
seed[9] => LFSR_Reg.DATAB
seed[9] => LFSR_Reg.DATAB
seed[9] => LFSR_Reg.DATAB
seed[9] => LFSR_Reg.DATAB
seed[9] => LFSR_Reg.DATAB
seed[9] => LFSR_Reg.DATAB
parallel_out[0] <= \LFSR:LFSR_Reg[0].DB_MAX_OUTPUT_PORT_TYPE
parallel_out[1] <= \LFSR:LFSR_Reg[1].DB_MAX_OUTPUT_PORT_TYPE
parallel_out[2] <= \LFSR:LFSR_Reg[2].DB_MAX_OUTPUT_PORT_TYPE
parallel_out[3] <= \LFSR:LFSR_Reg[3].DB_MAX_OUTPUT_PORT_TYPE
parallel_out[4] <= \LFSR:LFSR_Reg[4].DB_MAX_OUTPUT_PORT_TYPE
parallel_out[5] <= \LFSR:LFSR_Reg[5].DB_MAX_OUTPUT_PORT_TYPE
parallel_out[6] <= \LFSR:LFSR_Reg[6].DB_MAX_OUTPUT_PORT_TYPE
parallel_out[7] <= \LFSR:LFSR_Reg[7].DB_MAX_OUTPUT_PORT_TYPE
parallel_out[8] <= \LFSR:LFSR_Reg[8].DB_MAX_OUTPUT_PORT_TYPE
parallel_out[9] <= \LFSR:LFSR_Reg[9].DB_MAX_OUTPUT_PORT_TYPE
serial_out <= \LFSR:LFSR_Reg[9].DB_MAX_OUTPUT_PORT_TYPE


|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:5:ENEMY_INST
reset => Ball_Y_motion[0].ALOAD
reset => Ball_Y_motion[1].ALOAD
reset => Ball_Y_motion[2].ALOAD
reset => Ball_Y_motion[3].ALOAD
reset => Ball_Y_motion[4].ALOAD
reset => Ball_Y_motion[5].ALOAD
reset => Ball_Y_motion[6].ALOAD
reset => Ball_Y_motion[7].ALOAD
reset => Ball_Y_motion[8].ALOAD
reset => Ball_Y_motion[9].ALOAD
reset => BAll_X_motion[0].ALOAD
reset => BAll_X_motion[1].ALOAD
reset => BAll_X_motion[2].ALOAD
reset => BAll_X_motion[3].ALOAD
reset => BAll_X_motion[4].ALOAD
reset => BAll_X_motion[5].ALOAD
reset => BAll_X_motion[6].ALOAD
reset => BAll_X_motion[7].ALOAD
reset => BAll_X_motion[8].ALOAD
reset => BAll_X_motion[9].ALOAD
reset => Ball_Y_pos[0].ALOAD
reset => Ball_Y_pos[1].ALOAD
reset => Ball_Y_pos[2].ALOAD
reset => Ball_Y_pos[3].ALOAD
reset => Ball_Y_pos[4].ALOAD
reset => Ball_Y_pos[5].ALOAD
reset => Ball_Y_pos[6].ALOAD
reset => Ball_Y_pos[7].ALOAD
reset => Ball_Y_pos[8].ALOAD
reset => Ball_Y_pos[9].ALOAD
reset => Ball_X_pos[0].ALOAD
reset => Ball_X_pos[1].ALOAD
reset => Ball_X_pos[2].ALOAD
reset => Ball_X_pos[3].ALOAD
reset => Ball_X_pos[4].ALOAD
reset => Ball_X_pos[5].ALOAD
reset => Ball_X_pos[6].ALOAD
reset => Ball_X_pos[7].ALOAD
reset => Ball_X_pos[8].ALOAD
reset => Ball_X_pos[9].ALOAD
reset => Base_Y_motion[0].LATCH_ENABLE
reset => Base_Y_motion[1].LATCH_ENABLE
reset => Base_Y_motion[2].LATCH_ENABLE
reset => Base_Y_motion[3].LATCH_ENABLE
reset => Base_Y_motion[4].LATCH_ENABLE
reset => Base_Y_motion[5].LATCH_ENABLE
reset => Base_Y_motion[6].LATCH_ENABLE
reset => Base_Y_motion[7].LATCH_ENABLE
reset => Base_Y_motion[8].LATCH_ENABLE
reset => Base_Y_motion[9].LATCH_ENABLE
reset => Base_X_motion[0].LATCH_ENABLE
reset => Base_X_motion[1].LATCH_ENABLE
reset => Base_X_motion[2].LATCH_ENABLE
reset => Base_X_motion[3].LATCH_ENABLE
reset => Base_X_motion[4].LATCH_ENABLE
reset => Base_X_motion[5].LATCH_ENABLE
reset => Base_X_motion[6].LATCH_ENABLE
reset => Base_X_motion[7].LATCH_ENABLE
reset => Base_X_motion[8].LATCH_ENABLE
reset => Base_X_motion[9].LATCH_ENABLE
reset => rint4[0].LATCH_ENABLE
reset => rint4[1].LATCH_ENABLE
reset => rint4[2].LATCH_ENABLE
reset => rint4[3].LATCH_ENABLE
reset => rint4[4].LATCH_ENABLE
reset => rint4[5].LATCH_ENABLE
reset => rint4[6].LATCH_ENABLE
reset => rint4[7].LATCH_ENABLE
reset => rint4[8].LATCH_ENABLE
reset => rint4[9].LATCH_ENABLE
reset => rint3[0].LATCH_ENABLE
reset => rint3[1].LATCH_ENABLE
reset => rint3[2].LATCH_ENABLE
reset => rint3[3].LATCH_ENABLE
reset => rint3[4].LATCH_ENABLE
reset => rint3[5].LATCH_ENABLE
reset => rint3[6].LATCH_ENABLE
reset => rint3[7].LATCH_ENABLE
reset => rint3[8].LATCH_ENABLE
reset => rint3[9].LATCH_ENABLE
reset => rint2[0].LATCH_ENABLE
reset => rint2[1].LATCH_ENABLE
reset => rint2[2].LATCH_ENABLE
reset => rint2[3].LATCH_ENABLE
reset => rint2[4].LATCH_ENABLE
reset => rint2[5].LATCH_ENABLE
reset => rint2[6].LATCH_ENABLE
reset => rint2[7].LATCH_ENABLE
reset => rint2[8].LATCH_ENABLE
reset => rint2[9].LATCH_ENABLE
reset => rint2[10].LATCH_ENABLE
reset => rint1[0].LATCH_ENABLE
reset => rint1[1].LATCH_ENABLE
reset => rint1[2].LATCH_ENABLE
reset => rint1[3].LATCH_ENABLE
reset => rint1[4].LATCH_ENABLE
reset => rint1[5].LATCH_ENABLE
reset => rint1[6].LATCH_ENABLE
reset => rint1[7].LATCH_ENABLE
reset => rint1[8].LATCH_ENABLE
reset => rint1[9].LATCH_ENABLE
reset => rint1[10].LATCH_ENABLE
reset => Ball_Y_motion[6].ENA
reset => Ball_Y_motion[5].ENA
reset => Ball_Y_motion[4].ENA
reset => Ball_Y_motion[3].ENA
reset => Ball_Y_motion[2].ENA
reset => Ball_Y_motion[1].ENA
reset => Ball_Y_motion[0].ENA
reset => Ball_Y_motion[7].ENA
reset => Ball_Y_motion[8].ENA
reset => Ball_Y_motion[9].ENA
reset => BAll_X_motion[0].ENA
reset => BAll_X_motion[1].ENA
reset => BAll_X_motion[2].ENA
reset => BAll_X_motion[3].ENA
reset => BAll_X_motion[4].ENA
reset => BAll_X_motion[5].ENA
reset => BAll_X_motion[6].ENA
reset => BAll_X_motion[7].ENA
reset => BAll_X_motion[8].ENA
reset => BAll_X_motion[9].ENA
reset => Ball_Y_pos[0].ENA
reset => Ball_Y_pos[1].ENA
reset => Ball_Y_pos[2].ENA
reset => Ball_Y_pos[3].ENA
reset => Ball_Y_pos[4].ENA
reset => Ball_Y_pos[5].ENA
reset => Ball_Y_pos[6].ENA
reset => Ball_Y_pos[7].ENA
reset => Ball_Y_pos[8].ENA
reset => Ball_Y_pos[9].ENA
reset => Ball_X_pos[0].ENA
reset => Ball_X_pos[1].ENA
reset => Ball_X_pos[2].ENA
reset => Ball_X_pos[3].ENA
reset => Ball_X_pos[4].ENA
reset => Ball_X_pos[5].ENA
reset => Ball_X_pos[6].ENA
reset => Ball_X_pos[7].ENA
reset => Ball_X_pos[8].ENA
reset => Ball_X_pos[9].ENA
vsync => LFSR_GENERIC:r1.clock
vsync => Ball_Y_motion[0].CLK
vsync => Ball_Y_motion[1].CLK
vsync => Ball_Y_motion[2].CLK
vsync => Ball_Y_motion[3].CLK
vsync => Ball_Y_motion[4].CLK
vsync => Ball_Y_motion[5].CLK
vsync => Ball_Y_motion[6].CLK
vsync => Ball_Y_motion[7].CLK
vsync => Ball_Y_motion[8].CLK
vsync => Ball_Y_motion[9].CLK
vsync => BAll_X_motion[0].CLK
vsync => BAll_X_motion[1].CLK
vsync => BAll_X_motion[2].CLK
vsync => BAll_X_motion[3].CLK
vsync => BAll_X_motion[4].CLK
vsync => BAll_X_motion[5].CLK
vsync => BAll_X_motion[6].CLK
vsync => BAll_X_motion[7].CLK
vsync => BAll_X_motion[8].CLK
vsync => BAll_X_motion[9].CLK
vsync => Ball_Y_pos[0].CLK
vsync => Ball_Y_pos[1].CLK
vsync => Ball_Y_pos[2].CLK
vsync => Ball_Y_pos[3].CLK
vsync => Ball_Y_pos[4].CLK
vsync => Ball_Y_pos[5].CLK
vsync => Ball_Y_pos[6].CLK
vsync => Ball_Y_pos[7].CLK
vsync => Ball_Y_pos[8].CLK
vsync => Ball_Y_pos[9].CLK
vsync => Ball_X_pos[0].CLK
vsync => Ball_X_pos[1].CLK
vsync => Ball_X_pos[2].CLK
vsync => Ball_X_pos[3].CLK
vsync => Ball_X_pos[4].CLK
vsync => Ball_X_pos[5].CLK
vsync => Ball_X_pos[6].CLK
vsync => Ball_X_pos[7].CLK
vsync => Ball_X_pos[8].CLK
vsync => Ball_X_pos[9].CLK
vsync => random4[0].CLK
vsync => random4[1].CLK
vsync => random4[2].CLK
vsync => random4[3].CLK
vsync => random4[4].CLK
vsync => random4[5].CLK
vsync => random4[6].CLK
vsync => random4[7].CLK
vsync => random4[8].CLK
vsync => random4[9].CLK
vsync => random3[0].CLK
vsync => random3[1].CLK
vsync => random3[2].CLK
vsync => random3[3].CLK
vsync => random3[4].CLK
vsync => random3[5].CLK
vsync => random3[6].CLK
vsync => random3[7].CLK
vsync => random3[8].CLK
vsync => random3[9].CLK
vsync => random2[0].CLK
vsync => random2[1].CLK
vsync => random2[2].CLK
vsync => random2[3].CLK
vsync => random2[4].CLK
vsync => random2[5].CLK
vsync => random2[6].CLK
vsync => random2[7].CLK
vsync => random2[8].CLK
vsync => random2[9].CLK
vsync => random1[0].CLK
vsync => random1[1].CLK
vsync => random1[2].CLK
vsync => random1[3].CLK
vsync => random1[4].CLK
vsync => random1[5].CLK
vsync => random1[6].CLK
vsync => random1[7].CLK
vsync => random1[8].CLK
vsync => random1[9].CLK
vsync => count[0].CLK
vsync => count[1].CLK
vsync => count[2].CLK
vsync => count[3].CLK
vsync => count[4].CLK
vsync => count[5].CLK
vsync => count[6].CLK
vsync => count[7].CLK
vsync => count[8].CLK
vsync => count[9].CLK
vsync => count[10].CLK
vsync => count[11].CLK
vsync => count[12].CLK
vsync => count[13].CLK
vsync => count[14].CLK
vsync => count[15].CLK
vsync => count[16].CLK
vsync => count[17].CLK
vsync => count[18].CLK
vsync => count[19].CLK
vsync => count[20].CLK
vsync => count[21].CLK
vsync => count[22].CLK
vsync => count[23].CLK
vsync => count[24].CLK
vsync => count[25].CLK
vsync => count[26].CLK
vsync => count[27].CLK
vsync => count[28].CLK
vsync => count[29].CLK
vsync => count[30].CLK
vsync => count[31].CLK
vsync => load.CLK
vsync => resetn.CLK
x[0] <= Ball_X_pos[0].DB_MAX_OUTPUT_PORT_TYPE
x[1] <= Ball_X_pos[1].DB_MAX_OUTPUT_PORT_TYPE
x[2] <= Ball_X_pos[2].DB_MAX_OUTPUT_PORT_TYPE
x[3] <= Ball_X_pos[3].DB_MAX_OUTPUT_PORT_TYPE
x[4] <= Ball_X_pos[4].DB_MAX_OUTPUT_PORT_TYPE
x[5] <= Ball_X_pos[5].DB_MAX_OUTPUT_PORT_TYPE
x[6] <= Ball_X_pos[6].DB_MAX_OUTPUT_PORT_TYPE
x[7] <= Ball_X_pos[7].DB_MAX_OUTPUT_PORT_TYPE
x[8] <= Ball_X_pos[8].DB_MAX_OUTPUT_PORT_TYPE
x[9] <= Ball_X_pos[9].DB_MAX_OUTPUT_PORT_TYPE
y[0] <= Ball_Y_pos[0].DB_MAX_OUTPUT_PORT_TYPE
y[1] <= Ball_Y_pos[1].DB_MAX_OUTPUT_PORT_TYPE
y[2] <= Ball_Y_pos[2].DB_MAX_OUTPUT_PORT_TYPE
y[3] <= Ball_Y_pos[3].DB_MAX_OUTPUT_PORT_TYPE
y[4] <= Ball_Y_pos[4].DB_MAX_OUTPUT_PORT_TYPE
y[5] <= Ball_Y_pos[5].DB_MAX_OUTPUT_PORT_TYPE
y[6] <= Ball_Y_pos[6].DB_MAX_OUTPUT_PORT_TYPE
y[7] <= Ball_Y_pos[7].DB_MAX_OUTPUT_PORT_TYPE
y[8] <= Ball_Y_pos[8].DB_MAX_OUTPUT_PORT_TYPE
y[9] <= Ball_Y_pos[9].DB_MAX_OUTPUT_PORT_TYPE
s[0] => LFSR_GENERIC:r1.seed[0]
s[1] => LFSR_GENERIC:r1.seed[1]
s[2] => LFSR_GENERIC:r1.seed[2]


|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:5:ENEMY_INST|LFSR_GENERIC:r1
clock => \LFSR:LFSR_Reg[0].CLK
clock => \LFSR:LFSR_Reg[1].CLK
clock => \LFSR:LFSR_Reg[2].CLK
clock => \LFSR:LFSR_Reg[3].CLK
clock => \LFSR:LFSR_Reg[4].CLK
clock => \LFSR:LFSR_Reg[5].CLK
clock => \LFSR:LFSR_Reg[6].CLK
clock => \LFSR:LFSR_Reg[7].CLK
clock => \LFSR:LFSR_Reg[8].CLK
clock => \LFSR:LFSR_Reg[9].CLK
resetn => \LFSR:LFSR_Reg[9].IN0
resetn => \LFSR:LFSR_Reg[0].PRESET
resetn => \LFSR:LFSR_Reg[1].PRESET
resetn => \LFSR:LFSR_Reg[2].PRESET
resetn => \LFSR:LFSR_Reg[3].PRESET
resetn => \LFSR:LFSR_Reg[4].PRESET
resetn => \LFSR:LFSR_Reg[5].PRESET
resetn => \LFSR:LFSR_Reg[6].PRESET
resetn => \LFSR:LFSR_Reg[7].PRESET
resetn => \LFSR:LFSR_Reg[8].PRESET
resetn => \LFSR:LFSR_Reg[9].PRESET
load => \LFSR:LFSR_Reg[9].IN1
seed[0] => LFSR_Reg.DATAB
seed[0] => LFSR_Reg.DATAB
seed[0] => LFSR_Reg.DATAB
seed[0] => LFSR_Reg.DATAB
seed[0] => LFSR_Reg.DATAB
seed[0] => LFSR_Reg.DATAB
seed[0] => LFSR_Reg.DATAB
seed[0] => LFSR_Reg.DATAB
seed[0] => LFSR_Reg.DATAB
seed[0] => LFSR_Reg.OUTPUTSELECT
seed[0] => LFSR_Reg.OUTPUTSELECT
seed[0] => LFSR_Reg.OUTPUTSELECT
seed[0] => LFSR_Reg.OUTPUTSELECT
seed[0] => LFSR_Reg.OUTPUTSELECT
seed[0] => LFSR_Reg.OUTPUTSELECT
seed[0] => LFSR_Reg.OUTPUTSELECT
seed[0] => LFSR_Reg.OUTPUTSELECT
seed[0] => LFSR_Reg.OUTPUTSELECT
seed[0] => LFSR_Reg.OUTPUTSELECT
seed[1] => LFSR_Reg.DATAB
seed[1] => LFSR_Reg.DATAB
seed[1] => LFSR_Reg.DATAB
seed[1] => LFSR_Reg.DATAB
seed[1] => LFSR_Reg.DATAB
seed[1] => LFSR_Reg.DATAB
seed[1] => LFSR_Reg.DATAB
seed[1] => LFSR_Reg.DATAB
seed[1] => LFSR_Reg.OUTPUTSELECT
seed[1] => LFSR_Reg.OUTPUTSELECT
seed[1] => LFSR_Reg.OUTPUTSELECT
seed[1] => LFSR_Reg.OUTPUTSELECT
seed[1] => LFSR_Reg.OUTPUTSELECT
seed[1] => LFSR_Reg.OUTPUTSELECT
seed[1] => LFSR_Reg.OUTPUTSELECT
seed[1] => LFSR_Reg.OUTPUTSELECT
seed[1] => LFSR_Reg.OUTPUTSELECT
seed[1] => LFSR_Reg.OUTPUTSELECT
seed[1] => LFSR_Reg.DATAB
seed[2] => LFSR_Reg.DATAB
seed[2] => LFSR_Reg.DATAB
seed[2] => LFSR_Reg.DATAB
seed[2] => LFSR_Reg.DATAB
seed[2] => LFSR_Reg.DATAB
seed[2] => LFSR_Reg.DATAB
seed[2] => LFSR_Reg.DATAB
seed[2] => LFSR_Reg.OUTPUTSELECT
seed[2] => LFSR_Reg.OUTPUTSELECT
seed[2] => LFSR_Reg.OUTPUTSELECT
seed[2] => LFSR_Reg.OUTPUTSELECT
seed[2] => LFSR_Reg.OUTPUTSELECT
seed[2] => LFSR_Reg.OUTPUTSELECT
seed[2] => LFSR_Reg.OUTPUTSELECT
seed[2] => LFSR_Reg.OUTPUTSELECT
seed[2] => LFSR_Reg.OUTPUTSELECT
seed[2] => LFSR_Reg.OUTPUTSELECT
seed[2] => LFSR_Reg.DATAB
seed[2] => LFSR_Reg.DATAB
seed[3] => LFSR_Reg.DATAB
seed[3] => LFSR_Reg.DATAB
seed[3] => LFSR_Reg.DATAB
seed[3] => LFSR_Reg.DATAB
seed[3] => LFSR_Reg.DATAB
seed[3] => LFSR_Reg.DATAB
seed[3] => LFSR_Reg.OUTPUTSELECT
seed[3] => LFSR_Reg.OUTPUTSELECT
seed[3] => LFSR_Reg.OUTPUTSELECT
seed[3] => LFSR_Reg.OUTPUTSELECT
seed[3] => LFSR_Reg.OUTPUTSELECT
seed[3] => LFSR_Reg.OUTPUTSELECT
seed[3] => LFSR_Reg.OUTPUTSELECT
seed[3] => LFSR_Reg.OUTPUTSELECT
seed[3] => LFSR_Reg.OUTPUTSELECT
seed[3] => LFSR_Reg.OUTPUTSELECT
seed[3] => LFSR_Reg.DATAB
seed[3] => LFSR_Reg.DATAB
seed[3] => LFSR_Reg.DATAB
seed[4] => LFSR_Reg.DATAB
seed[4] => LFSR_Reg.DATAB
seed[4] => LFSR_Reg.DATAB
seed[4] => LFSR_Reg.DATAB
seed[4] => LFSR_Reg.DATAB
seed[4] => LFSR_Reg.OUTPUTSELECT
seed[4] => LFSR_Reg.OUTPUTSELECT
seed[4] => LFSR_Reg.OUTPUTSELECT
seed[4] => LFSR_Reg.OUTPUTSELECT
seed[4] => LFSR_Reg.OUTPUTSELECT
seed[4] => LFSR_Reg.OUTPUTSELECT
seed[4] => LFSR_Reg.OUTPUTSELECT
seed[4] => LFSR_Reg.OUTPUTSELECT
seed[4] => LFSR_Reg.OUTPUTSELECT
seed[4] => LFSR_Reg.OUTPUTSELECT
seed[4] => LFSR_Reg.DATAB
seed[4] => LFSR_Reg.DATAB
seed[4] => LFSR_Reg.DATAB
seed[4] => LFSR_Reg.DATAB
seed[5] => LFSR_Reg.DATAB
seed[5] => LFSR_Reg.DATAB
seed[5] => LFSR_Reg.DATAB
seed[5] => LFSR_Reg.DATAB
seed[5] => LFSR_Reg.OUTPUTSELECT
seed[5] => LFSR_Reg.OUTPUTSELECT
seed[5] => LFSR_Reg.OUTPUTSELECT
seed[5] => LFSR_Reg.OUTPUTSELECT
seed[5] => LFSR_Reg.OUTPUTSELECT
seed[5] => LFSR_Reg.OUTPUTSELECT
seed[5] => LFSR_Reg.OUTPUTSELECT
seed[5] => LFSR_Reg.OUTPUTSELECT
seed[5] => LFSR_Reg.OUTPUTSELECT
seed[5] => LFSR_Reg.OUTPUTSELECT
seed[5] => LFSR_Reg.DATAB
seed[5] => LFSR_Reg.DATAB
seed[5] => LFSR_Reg.DATAB
seed[5] => LFSR_Reg.DATAB
seed[5] => LFSR_Reg.DATAB
seed[6] => LFSR_Reg.DATAB
seed[6] => LFSR_Reg.DATAB
seed[6] => LFSR_Reg.DATAB
seed[6] => LFSR_Reg.OUTPUTSELECT
seed[6] => LFSR_Reg.OUTPUTSELECT
seed[6] => LFSR_Reg.OUTPUTSELECT
seed[6] => LFSR_Reg.OUTPUTSELECT
seed[6] => LFSR_Reg.OUTPUTSELECT
seed[6] => LFSR_Reg.OUTPUTSELECT
seed[6] => LFSR_Reg.OUTPUTSELECT
seed[6] => LFSR_Reg.OUTPUTSELECT
seed[6] => LFSR_Reg.OUTPUTSELECT
seed[6] => LFSR_Reg.OUTPUTSELECT
seed[6] => LFSR_Reg.DATAB
seed[6] => LFSR_Reg.DATAB
seed[6] => LFSR_Reg.DATAB
seed[6] => LFSR_Reg.DATAB
seed[6] => LFSR_Reg.DATAB
seed[6] => LFSR_Reg.DATAB
seed[7] => LFSR_Reg.DATAB
seed[7] => LFSR_Reg.DATAB
seed[7] => LFSR_Reg.OUTPUTSELECT
seed[7] => LFSR_Reg.OUTPUTSELECT
seed[7] => LFSR_Reg.OUTPUTSELECT
seed[7] => LFSR_Reg.OUTPUTSELECT
seed[7] => LFSR_Reg.OUTPUTSELECT
seed[7] => LFSR_Reg.OUTPUTSELECT
seed[7] => LFSR_Reg.OUTPUTSELECT
seed[7] => LFSR_Reg.OUTPUTSELECT
seed[7] => LFSR_Reg.OUTPUTSELECT
seed[7] => LFSR_Reg.OUTPUTSELECT
seed[7] => LFSR_Reg.DATAB
seed[7] => LFSR_Reg.DATAB
seed[7] => LFSR_Reg.DATAB
seed[7] => LFSR_Reg.DATAB
seed[7] => LFSR_Reg.DATAB
seed[7] => LFSR_Reg.DATAB
seed[7] => LFSR_Reg.DATAB
seed[8] => LFSR_Reg.DATAB
seed[8] => LFSR_Reg.OUTPUTSELECT
seed[8] => LFSR_Reg.OUTPUTSELECT
seed[8] => LFSR_Reg.OUTPUTSELECT
seed[8] => LFSR_Reg.OUTPUTSELECT
seed[8] => LFSR_Reg.OUTPUTSELECT
seed[8] => LFSR_Reg.OUTPUTSELECT
seed[8] => LFSR_Reg.OUTPUTSELECT
seed[8] => LFSR_Reg.OUTPUTSELECT
seed[8] => LFSR_Reg.OUTPUTSELECT
seed[8] => LFSR_Reg.OUTPUTSELECT
seed[8] => LFSR_Reg.DATAB
seed[8] => LFSR_Reg.DATAB
seed[8] => LFSR_Reg.DATAB
seed[8] => LFSR_Reg.DATAB
seed[8] => LFSR_Reg.DATAB
seed[8] => LFSR_Reg.DATAB
seed[8] => LFSR_Reg.DATAB
seed[8] => LFSR_Reg.DATAB
seed[9] => LFSR_Reg.OUTPUTSELECT
seed[9] => LFSR_Reg.OUTPUTSELECT
seed[9] => LFSR_Reg.OUTPUTSELECT
seed[9] => LFSR_Reg.OUTPUTSELECT
seed[9] => LFSR_Reg.OUTPUTSELECT
seed[9] => LFSR_Reg.OUTPUTSELECT
seed[9] => LFSR_Reg.OUTPUTSELECT
seed[9] => LFSR_Reg.OUTPUTSELECT
seed[9] => LFSR_Reg.OUTPUTSELECT
seed[9] => LFSR_Reg.OUTPUTSELECT
seed[9] => LFSR_Reg.DATAB
seed[9] => LFSR_Reg.DATAB
seed[9] => LFSR_Reg.DATAB
seed[9] => LFSR_Reg.DATAB
seed[9] => LFSR_Reg.DATAB
seed[9] => LFSR_Reg.DATAB
seed[9] => LFSR_Reg.DATAB
seed[9] => LFSR_Reg.DATAB
seed[9] => LFSR_Reg.DATAB
parallel_out[0] <= \LFSR:LFSR_Reg[0].DB_MAX_OUTPUT_PORT_TYPE
parallel_out[1] <= \LFSR:LFSR_Reg[1].DB_MAX_OUTPUT_PORT_TYPE
parallel_out[2] <= \LFSR:LFSR_Reg[2].DB_MAX_OUTPUT_PORT_TYPE
parallel_out[3] <= \LFSR:LFSR_Reg[3].DB_MAX_OUTPUT_PORT_TYPE
parallel_out[4] <= \LFSR:LFSR_Reg[4].DB_MAX_OUTPUT_PORT_TYPE
parallel_out[5] <= \LFSR:LFSR_Reg[5].DB_MAX_OUTPUT_PORT_TYPE
parallel_out[6] <= \LFSR:LFSR_Reg[6].DB_MAX_OUTPUT_PORT_TYPE
parallel_out[7] <= \LFSR:LFSR_Reg[7].DB_MAX_OUTPUT_PORT_TYPE
parallel_out[8] <= \LFSR:LFSR_Reg[8].DB_MAX_OUTPUT_PORT_TYPE
parallel_out[9] <= \LFSR:LFSR_Reg[9].DB_MAX_OUTPUT_PORT_TYPE
serial_out <= \LFSR:LFSR_Reg[9].DB_MAX_OUTPUT_PORT_TYPE


|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:6:ENEMY_INST
reset => Ball_Y_motion[0].ALOAD
reset => Ball_Y_motion[1].ALOAD
reset => Ball_Y_motion[2].ALOAD
reset => Ball_Y_motion[3].ALOAD
reset => Ball_Y_motion[4].ALOAD
reset => Ball_Y_motion[5].ALOAD
reset => Ball_Y_motion[6].ALOAD
reset => Ball_Y_motion[7].ALOAD
reset => Ball_Y_motion[8].ALOAD
reset => Ball_Y_motion[9].ALOAD
reset => BAll_X_motion[0].ALOAD
reset => BAll_X_motion[1].ALOAD
reset => BAll_X_motion[2].ALOAD
reset => BAll_X_motion[3].ALOAD
reset => BAll_X_motion[4].ALOAD
reset => BAll_X_motion[5].ALOAD
reset => BAll_X_motion[6].ALOAD
reset => BAll_X_motion[7].ALOAD
reset => BAll_X_motion[8].ALOAD
reset => BAll_X_motion[9].ALOAD
reset => Ball_Y_pos[0].ALOAD
reset => Ball_Y_pos[1].ALOAD
reset => Ball_Y_pos[2].ALOAD
reset => Ball_Y_pos[3].ALOAD
reset => Ball_Y_pos[4].ALOAD
reset => Ball_Y_pos[5].ALOAD
reset => Ball_Y_pos[6].ALOAD
reset => Ball_Y_pos[7].ALOAD
reset => Ball_Y_pos[8].ALOAD
reset => Ball_Y_pos[9].ALOAD
reset => Ball_X_pos[0].ALOAD
reset => Ball_X_pos[1].ALOAD
reset => Ball_X_pos[2].ALOAD
reset => Ball_X_pos[3].ALOAD
reset => Ball_X_pos[4].ALOAD
reset => Ball_X_pos[5].ALOAD
reset => Ball_X_pos[6].ALOAD
reset => Ball_X_pos[7].ALOAD
reset => Ball_X_pos[8].ALOAD
reset => Ball_X_pos[9].ALOAD
reset => Base_Y_motion[0].LATCH_ENABLE
reset => Base_Y_motion[1].LATCH_ENABLE
reset => Base_Y_motion[2].LATCH_ENABLE
reset => Base_Y_motion[3].LATCH_ENABLE
reset => Base_Y_motion[4].LATCH_ENABLE
reset => Base_Y_motion[5].LATCH_ENABLE
reset => Base_Y_motion[6].LATCH_ENABLE
reset => Base_Y_motion[7].LATCH_ENABLE
reset => Base_Y_motion[8].LATCH_ENABLE
reset => Base_Y_motion[9].LATCH_ENABLE
reset => Base_X_motion[0].LATCH_ENABLE
reset => Base_X_motion[1].LATCH_ENABLE
reset => Base_X_motion[2].LATCH_ENABLE
reset => Base_X_motion[3].LATCH_ENABLE
reset => Base_X_motion[4].LATCH_ENABLE
reset => Base_X_motion[5].LATCH_ENABLE
reset => Base_X_motion[6].LATCH_ENABLE
reset => Base_X_motion[7].LATCH_ENABLE
reset => Base_X_motion[8].LATCH_ENABLE
reset => Base_X_motion[9].LATCH_ENABLE
reset => rint4[0].LATCH_ENABLE
reset => rint4[1].LATCH_ENABLE
reset => rint4[2].LATCH_ENABLE
reset => rint4[3].LATCH_ENABLE
reset => rint4[4].LATCH_ENABLE
reset => rint4[5].LATCH_ENABLE
reset => rint4[6].LATCH_ENABLE
reset => rint4[7].LATCH_ENABLE
reset => rint4[8].LATCH_ENABLE
reset => rint4[9].LATCH_ENABLE
reset => rint3[0].LATCH_ENABLE
reset => rint3[1].LATCH_ENABLE
reset => rint3[2].LATCH_ENABLE
reset => rint3[3].LATCH_ENABLE
reset => rint3[4].LATCH_ENABLE
reset => rint3[5].LATCH_ENABLE
reset => rint3[6].LATCH_ENABLE
reset => rint3[7].LATCH_ENABLE
reset => rint3[8].LATCH_ENABLE
reset => rint3[9].LATCH_ENABLE
reset => rint2[0].LATCH_ENABLE
reset => rint2[1].LATCH_ENABLE
reset => rint2[2].LATCH_ENABLE
reset => rint2[3].LATCH_ENABLE
reset => rint2[4].LATCH_ENABLE
reset => rint2[5].LATCH_ENABLE
reset => rint2[6].LATCH_ENABLE
reset => rint2[7].LATCH_ENABLE
reset => rint2[8].LATCH_ENABLE
reset => rint2[9].LATCH_ENABLE
reset => rint2[10].LATCH_ENABLE
reset => rint1[0].LATCH_ENABLE
reset => rint1[1].LATCH_ENABLE
reset => rint1[2].LATCH_ENABLE
reset => rint1[3].LATCH_ENABLE
reset => rint1[4].LATCH_ENABLE
reset => rint1[5].LATCH_ENABLE
reset => rint1[6].LATCH_ENABLE
reset => rint1[7].LATCH_ENABLE
reset => rint1[8].LATCH_ENABLE
reset => rint1[9].LATCH_ENABLE
reset => rint1[10].LATCH_ENABLE
reset => Ball_Y_motion[6].ENA
reset => Ball_Y_motion[5].ENA
reset => Ball_Y_motion[4].ENA
reset => Ball_Y_motion[3].ENA
reset => Ball_Y_motion[2].ENA
reset => Ball_Y_motion[1].ENA
reset => Ball_Y_motion[0].ENA
reset => Ball_Y_motion[7].ENA
reset => Ball_Y_motion[8].ENA
reset => Ball_Y_motion[9].ENA
reset => BAll_X_motion[0].ENA
reset => BAll_X_motion[1].ENA
reset => BAll_X_motion[2].ENA
reset => BAll_X_motion[3].ENA
reset => BAll_X_motion[4].ENA
reset => BAll_X_motion[5].ENA
reset => BAll_X_motion[6].ENA
reset => BAll_X_motion[7].ENA
reset => BAll_X_motion[8].ENA
reset => BAll_X_motion[9].ENA
reset => Ball_Y_pos[0].ENA
reset => Ball_Y_pos[1].ENA
reset => Ball_Y_pos[2].ENA
reset => Ball_Y_pos[3].ENA
reset => Ball_Y_pos[4].ENA
reset => Ball_Y_pos[5].ENA
reset => Ball_Y_pos[6].ENA
reset => Ball_Y_pos[7].ENA
reset => Ball_Y_pos[8].ENA
reset => Ball_Y_pos[9].ENA
reset => Ball_X_pos[0].ENA
reset => Ball_X_pos[1].ENA
reset => Ball_X_pos[2].ENA
reset => Ball_X_pos[3].ENA
reset => Ball_X_pos[4].ENA
reset => Ball_X_pos[5].ENA
reset => Ball_X_pos[6].ENA
reset => Ball_X_pos[7].ENA
reset => Ball_X_pos[8].ENA
reset => Ball_X_pos[9].ENA
vsync => LFSR_GENERIC:r1.clock
vsync => Ball_Y_motion[0].CLK
vsync => Ball_Y_motion[1].CLK
vsync => Ball_Y_motion[2].CLK
vsync => Ball_Y_motion[3].CLK
vsync => Ball_Y_motion[4].CLK
vsync => Ball_Y_motion[5].CLK
vsync => Ball_Y_motion[6].CLK
vsync => Ball_Y_motion[7].CLK
vsync => Ball_Y_motion[8].CLK
vsync => Ball_Y_motion[9].CLK
vsync => BAll_X_motion[0].CLK
vsync => BAll_X_motion[1].CLK
vsync => BAll_X_motion[2].CLK
vsync => BAll_X_motion[3].CLK
vsync => BAll_X_motion[4].CLK
vsync => BAll_X_motion[5].CLK
vsync => BAll_X_motion[6].CLK
vsync => BAll_X_motion[7].CLK
vsync => BAll_X_motion[8].CLK
vsync => BAll_X_motion[9].CLK
vsync => Ball_Y_pos[0].CLK
vsync => Ball_Y_pos[1].CLK
vsync => Ball_Y_pos[2].CLK
vsync => Ball_Y_pos[3].CLK
vsync => Ball_Y_pos[4].CLK
vsync => Ball_Y_pos[5].CLK
vsync => Ball_Y_pos[6].CLK
vsync => Ball_Y_pos[7].CLK
vsync => Ball_Y_pos[8].CLK
vsync => Ball_Y_pos[9].CLK
vsync => Ball_X_pos[0].CLK
vsync => Ball_X_pos[1].CLK
vsync => Ball_X_pos[2].CLK
vsync => Ball_X_pos[3].CLK
vsync => Ball_X_pos[4].CLK
vsync => Ball_X_pos[5].CLK
vsync => Ball_X_pos[6].CLK
vsync => Ball_X_pos[7].CLK
vsync => Ball_X_pos[8].CLK
vsync => Ball_X_pos[9].CLK
vsync => random4[0].CLK
vsync => random4[1].CLK
vsync => random4[2].CLK
vsync => random4[3].CLK
vsync => random4[4].CLK
vsync => random4[5].CLK
vsync => random4[6].CLK
vsync => random4[7].CLK
vsync => random4[8].CLK
vsync => random4[9].CLK
vsync => random3[0].CLK
vsync => random3[1].CLK
vsync => random3[2].CLK
vsync => random3[3].CLK
vsync => random3[4].CLK
vsync => random3[5].CLK
vsync => random3[6].CLK
vsync => random3[7].CLK
vsync => random3[8].CLK
vsync => random3[9].CLK
vsync => random2[0].CLK
vsync => random2[1].CLK
vsync => random2[2].CLK
vsync => random2[3].CLK
vsync => random2[4].CLK
vsync => random2[5].CLK
vsync => random2[6].CLK
vsync => random2[7].CLK
vsync => random2[8].CLK
vsync => random2[9].CLK
vsync => random1[0].CLK
vsync => random1[1].CLK
vsync => random1[2].CLK
vsync => random1[3].CLK
vsync => random1[4].CLK
vsync => random1[5].CLK
vsync => random1[6].CLK
vsync => random1[7].CLK
vsync => random1[8].CLK
vsync => random1[9].CLK
vsync => count[0].CLK
vsync => count[1].CLK
vsync => count[2].CLK
vsync => count[3].CLK
vsync => count[4].CLK
vsync => count[5].CLK
vsync => count[6].CLK
vsync => count[7].CLK
vsync => count[8].CLK
vsync => count[9].CLK
vsync => count[10].CLK
vsync => count[11].CLK
vsync => count[12].CLK
vsync => count[13].CLK
vsync => count[14].CLK
vsync => count[15].CLK
vsync => count[16].CLK
vsync => count[17].CLK
vsync => count[18].CLK
vsync => count[19].CLK
vsync => count[20].CLK
vsync => count[21].CLK
vsync => count[22].CLK
vsync => count[23].CLK
vsync => count[24].CLK
vsync => count[25].CLK
vsync => count[26].CLK
vsync => count[27].CLK
vsync => count[28].CLK
vsync => count[29].CLK
vsync => count[30].CLK
vsync => count[31].CLK
vsync => load.CLK
vsync => resetn.CLK
x[0] <= Ball_X_pos[0].DB_MAX_OUTPUT_PORT_TYPE
x[1] <= Ball_X_pos[1].DB_MAX_OUTPUT_PORT_TYPE
x[2] <= Ball_X_pos[2].DB_MAX_OUTPUT_PORT_TYPE
x[3] <= Ball_X_pos[3].DB_MAX_OUTPUT_PORT_TYPE
x[4] <= Ball_X_pos[4].DB_MAX_OUTPUT_PORT_TYPE
x[5] <= Ball_X_pos[5].DB_MAX_OUTPUT_PORT_TYPE
x[6] <= Ball_X_pos[6].DB_MAX_OUTPUT_PORT_TYPE
x[7] <= Ball_X_pos[7].DB_MAX_OUTPUT_PORT_TYPE
x[8] <= Ball_X_pos[8].DB_MAX_OUTPUT_PORT_TYPE
x[9] <= Ball_X_pos[9].DB_MAX_OUTPUT_PORT_TYPE
y[0] <= Ball_Y_pos[0].DB_MAX_OUTPUT_PORT_TYPE
y[1] <= Ball_Y_pos[1].DB_MAX_OUTPUT_PORT_TYPE
y[2] <= Ball_Y_pos[2].DB_MAX_OUTPUT_PORT_TYPE
y[3] <= Ball_Y_pos[3].DB_MAX_OUTPUT_PORT_TYPE
y[4] <= Ball_Y_pos[4].DB_MAX_OUTPUT_PORT_TYPE
y[5] <= Ball_Y_pos[5].DB_MAX_OUTPUT_PORT_TYPE
y[6] <= Ball_Y_pos[6].DB_MAX_OUTPUT_PORT_TYPE
y[7] <= Ball_Y_pos[7].DB_MAX_OUTPUT_PORT_TYPE
y[8] <= Ball_Y_pos[8].DB_MAX_OUTPUT_PORT_TYPE
y[9] <= Ball_Y_pos[9].DB_MAX_OUTPUT_PORT_TYPE
s[0] => LFSR_GENERIC:r1.seed[0]
s[1] => LFSR_GENERIC:r1.seed[1]
s[2] => LFSR_GENERIC:r1.seed[2]


|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:6:ENEMY_INST|LFSR_GENERIC:r1
clock => \LFSR:LFSR_Reg[0].CLK
clock => \LFSR:LFSR_Reg[1].CLK
clock => \LFSR:LFSR_Reg[2].CLK
clock => \LFSR:LFSR_Reg[3].CLK
clock => \LFSR:LFSR_Reg[4].CLK
clock => \LFSR:LFSR_Reg[5].CLK
clock => \LFSR:LFSR_Reg[6].CLK
clock => \LFSR:LFSR_Reg[7].CLK
clock => \LFSR:LFSR_Reg[8].CLK
clock => \LFSR:LFSR_Reg[9].CLK
resetn => \LFSR:LFSR_Reg[9].IN0
resetn => \LFSR:LFSR_Reg[0].PRESET
resetn => \LFSR:LFSR_Reg[1].PRESET
resetn => \LFSR:LFSR_Reg[2].PRESET
resetn => \LFSR:LFSR_Reg[3].PRESET
resetn => \LFSR:LFSR_Reg[4].PRESET
resetn => \LFSR:LFSR_Reg[5].PRESET
resetn => \LFSR:LFSR_Reg[6].PRESET
resetn => \LFSR:LFSR_Reg[7].PRESET
resetn => \LFSR:LFSR_Reg[8].PRESET
resetn => \LFSR:LFSR_Reg[9].PRESET
load => \LFSR:LFSR_Reg[9].IN1
seed[0] => LFSR_Reg.DATAB
seed[0] => LFSR_Reg.DATAB
seed[0] => LFSR_Reg.DATAB
seed[0] => LFSR_Reg.DATAB
seed[0] => LFSR_Reg.DATAB
seed[0] => LFSR_Reg.DATAB
seed[0] => LFSR_Reg.DATAB
seed[0] => LFSR_Reg.DATAB
seed[0] => LFSR_Reg.DATAB
seed[0] => LFSR_Reg.OUTPUTSELECT
seed[0] => LFSR_Reg.OUTPUTSELECT
seed[0] => LFSR_Reg.OUTPUTSELECT
seed[0] => LFSR_Reg.OUTPUTSELECT
seed[0] => LFSR_Reg.OUTPUTSELECT
seed[0] => LFSR_Reg.OUTPUTSELECT
seed[0] => LFSR_Reg.OUTPUTSELECT
seed[0] => LFSR_Reg.OUTPUTSELECT
seed[0] => LFSR_Reg.OUTPUTSELECT
seed[0] => LFSR_Reg.OUTPUTSELECT
seed[1] => LFSR_Reg.DATAB
seed[1] => LFSR_Reg.DATAB
seed[1] => LFSR_Reg.DATAB
seed[1] => LFSR_Reg.DATAB
seed[1] => LFSR_Reg.DATAB
seed[1] => LFSR_Reg.DATAB
seed[1] => LFSR_Reg.DATAB
seed[1] => LFSR_Reg.DATAB
seed[1] => LFSR_Reg.OUTPUTSELECT
seed[1] => LFSR_Reg.OUTPUTSELECT
seed[1] => LFSR_Reg.OUTPUTSELECT
seed[1] => LFSR_Reg.OUTPUTSELECT
seed[1] => LFSR_Reg.OUTPUTSELECT
seed[1] => LFSR_Reg.OUTPUTSELECT
seed[1] => LFSR_Reg.OUTPUTSELECT
seed[1] => LFSR_Reg.OUTPUTSELECT
seed[1] => LFSR_Reg.OUTPUTSELECT
seed[1] => LFSR_Reg.OUTPUTSELECT
seed[1] => LFSR_Reg.DATAB
seed[2] => LFSR_Reg.DATAB
seed[2] => LFSR_Reg.DATAB
seed[2] => LFSR_Reg.DATAB
seed[2] => LFSR_Reg.DATAB
seed[2] => LFSR_Reg.DATAB
seed[2] => LFSR_Reg.DATAB
seed[2] => LFSR_Reg.DATAB
seed[2] => LFSR_Reg.OUTPUTSELECT
seed[2] => LFSR_Reg.OUTPUTSELECT
seed[2] => LFSR_Reg.OUTPUTSELECT
seed[2] => LFSR_Reg.OUTPUTSELECT
seed[2] => LFSR_Reg.OUTPUTSELECT
seed[2] => LFSR_Reg.OUTPUTSELECT
seed[2] => LFSR_Reg.OUTPUTSELECT
seed[2] => LFSR_Reg.OUTPUTSELECT
seed[2] => LFSR_Reg.OUTPUTSELECT
seed[2] => LFSR_Reg.OUTPUTSELECT
seed[2] => LFSR_Reg.DATAB
seed[2] => LFSR_Reg.DATAB
seed[3] => LFSR_Reg.DATAB
seed[3] => LFSR_Reg.DATAB
seed[3] => LFSR_Reg.DATAB
seed[3] => LFSR_Reg.DATAB
seed[3] => LFSR_Reg.DATAB
seed[3] => LFSR_Reg.DATAB
seed[3] => LFSR_Reg.OUTPUTSELECT
seed[3] => LFSR_Reg.OUTPUTSELECT
seed[3] => LFSR_Reg.OUTPUTSELECT
seed[3] => LFSR_Reg.OUTPUTSELECT
seed[3] => LFSR_Reg.OUTPUTSELECT
seed[3] => LFSR_Reg.OUTPUTSELECT
seed[3] => LFSR_Reg.OUTPUTSELECT
seed[3] => LFSR_Reg.OUTPUTSELECT
seed[3] => LFSR_Reg.OUTPUTSELECT
seed[3] => LFSR_Reg.OUTPUTSELECT
seed[3] => LFSR_Reg.DATAB
seed[3] => LFSR_Reg.DATAB
seed[3] => LFSR_Reg.DATAB
seed[4] => LFSR_Reg.DATAB
seed[4] => LFSR_Reg.DATAB
seed[4] => LFSR_Reg.DATAB
seed[4] => LFSR_Reg.DATAB
seed[4] => LFSR_Reg.DATAB
seed[4] => LFSR_Reg.OUTPUTSELECT
seed[4] => LFSR_Reg.OUTPUTSELECT
seed[4] => LFSR_Reg.OUTPUTSELECT
seed[4] => LFSR_Reg.OUTPUTSELECT
seed[4] => LFSR_Reg.OUTPUTSELECT
seed[4] => LFSR_Reg.OUTPUTSELECT
seed[4] => LFSR_Reg.OUTPUTSELECT
seed[4] => LFSR_Reg.OUTPUTSELECT
seed[4] => LFSR_Reg.OUTPUTSELECT
seed[4] => LFSR_Reg.OUTPUTSELECT
seed[4] => LFSR_Reg.DATAB
seed[4] => LFSR_Reg.DATAB
seed[4] => LFSR_Reg.DATAB
seed[4] => LFSR_Reg.DATAB
seed[5] => LFSR_Reg.DATAB
seed[5] => LFSR_Reg.DATAB
seed[5] => LFSR_Reg.DATAB
seed[5] => LFSR_Reg.DATAB
seed[5] => LFSR_Reg.OUTPUTSELECT
seed[5] => LFSR_Reg.OUTPUTSELECT
seed[5] => LFSR_Reg.OUTPUTSELECT
seed[5] => LFSR_Reg.OUTPUTSELECT
seed[5] => LFSR_Reg.OUTPUTSELECT
seed[5] => LFSR_Reg.OUTPUTSELECT
seed[5] => LFSR_Reg.OUTPUTSELECT
seed[5] => LFSR_Reg.OUTPUTSELECT
seed[5] => LFSR_Reg.OUTPUTSELECT
seed[5] => LFSR_Reg.OUTPUTSELECT
seed[5] => LFSR_Reg.DATAB
seed[5] => LFSR_Reg.DATAB
seed[5] => LFSR_Reg.DATAB
seed[5] => LFSR_Reg.DATAB
seed[5] => LFSR_Reg.DATAB
seed[6] => LFSR_Reg.DATAB
seed[6] => LFSR_Reg.DATAB
seed[6] => LFSR_Reg.DATAB
seed[6] => LFSR_Reg.OUTPUTSELECT
seed[6] => LFSR_Reg.OUTPUTSELECT
seed[6] => LFSR_Reg.OUTPUTSELECT
seed[6] => LFSR_Reg.OUTPUTSELECT
seed[6] => LFSR_Reg.OUTPUTSELECT
seed[6] => LFSR_Reg.OUTPUTSELECT
seed[6] => LFSR_Reg.OUTPUTSELECT
seed[6] => LFSR_Reg.OUTPUTSELECT
seed[6] => LFSR_Reg.OUTPUTSELECT
seed[6] => LFSR_Reg.OUTPUTSELECT
seed[6] => LFSR_Reg.DATAB
seed[6] => LFSR_Reg.DATAB
seed[6] => LFSR_Reg.DATAB
seed[6] => LFSR_Reg.DATAB
seed[6] => LFSR_Reg.DATAB
seed[6] => LFSR_Reg.DATAB
seed[7] => LFSR_Reg.DATAB
seed[7] => LFSR_Reg.DATAB
seed[7] => LFSR_Reg.OUTPUTSELECT
seed[7] => LFSR_Reg.OUTPUTSELECT
seed[7] => LFSR_Reg.OUTPUTSELECT
seed[7] => LFSR_Reg.OUTPUTSELECT
seed[7] => LFSR_Reg.OUTPUTSELECT
seed[7] => LFSR_Reg.OUTPUTSELECT
seed[7] => LFSR_Reg.OUTPUTSELECT
seed[7] => LFSR_Reg.OUTPUTSELECT
seed[7] => LFSR_Reg.OUTPUTSELECT
seed[7] => LFSR_Reg.OUTPUTSELECT
seed[7] => LFSR_Reg.DATAB
seed[7] => LFSR_Reg.DATAB
seed[7] => LFSR_Reg.DATAB
seed[7] => LFSR_Reg.DATAB
seed[7] => LFSR_Reg.DATAB
seed[7] => LFSR_Reg.DATAB
seed[7] => LFSR_Reg.DATAB
seed[8] => LFSR_Reg.DATAB
seed[8] => LFSR_Reg.OUTPUTSELECT
seed[8] => LFSR_Reg.OUTPUTSELECT
seed[8] => LFSR_Reg.OUTPUTSELECT
seed[8] => LFSR_Reg.OUTPUTSELECT
seed[8] => LFSR_Reg.OUTPUTSELECT
seed[8] => LFSR_Reg.OUTPUTSELECT
seed[8] => LFSR_Reg.OUTPUTSELECT
seed[8] => LFSR_Reg.OUTPUTSELECT
seed[8] => LFSR_Reg.OUTPUTSELECT
seed[8] => LFSR_Reg.OUTPUTSELECT
seed[8] => LFSR_Reg.DATAB
seed[8] => LFSR_Reg.DATAB
seed[8] => LFSR_Reg.DATAB
seed[8] => LFSR_Reg.DATAB
seed[8] => LFSR_Reg.DATAB
seed[8] => LFSR_Reg.DATAB
seed[8] => LFSR_Reg.DATAB
seed[8] => LFSR_Reg.DATAB
seed[9] => LFSR_Reg.OUTPUTSELECT
seed[9] => LFSR_Reg.OUTPUTSELECT
seed[9] => LFSR_Reg.OUTPUTSELECT
seed[9] => LFSR_Reg.OUTPUTSELECT
seed[9] => LFSR_Reg.OUTPUTSELECT
seed[9] => LFSR_Reg.OUTPUTSELECT
seed[9] => LFSR_Reg.OUTPUTSELECT
seed[9] => LFSR_Reg.OUTPUTSELECT
seed[9] => LFSR_Reg.OUTPUTSELECT
seed[9] => LFSR_Reg.OUTPUTSELECT
seed[9] => LFSR_Reg.DATAB
seed[9] => LFSR_Reg.DATAB
seed[9] => LFSR_Reg.DATAB
seed[9] => LFSR_Reg.DATAB
seed[9] => LFSR_Reg.DATAB
seed[9] => LFSR_Reg.DATAB
seed[9] => LFSR_Reg.DATAB
seed[9] => LFSR_Reg.DATAB
seed[9] => LFSR_Reg.DATAB
parallel_out[0] <= \LFSR:LFSR_Reg[0].DB_MAX_OUTPUT_PORT_TYPE
parallel_out[1] <= \LFSR:LFSR_Reg[1].DB_MAX_OUTPUT_PORT_TYPE
parallel_out[2] <= \LFSR:LFSR_Reg[2].DB_MAX_OUTPUT_PORT_TYPE
parallel_out[3] <= \LFSR:LFSR_Reg[3].DB_MAX_OUTPUT_PORT_TYPE
parallel_out[4] <= \LFSR:LFSR_Reg[4].DB_MAX_OUTPUT_PORT_TYPE
parallel_out[5] <= \LFSR:LFSR_Reg[5].DB_MAX_OUTPUT_PORT_TYPE
parallel_out[6] <= \LFSR:LFSR_Reg[6].DB_MAX_OUTPUT_PORT_TYPE
parallel_out[7] <= \LFSR:LFSR_Reg[7].DB_MAX_OUTPUT_PORT_TYPE
parallel_out[8] <= \LFSR:LFSR_Reg[8].DB_MAX_OUTPUT_PORT_TYPE
parallel_out[9] <= \LFSR:LFSR_Reg[9].DB_MAX_OUTPUT_PORT_TYPE
serial_out <= \LFSR:LFSR_Reg[9].DB_MAX_OUTPUT_PORT_TYPE


|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:7:ENEMY_INST
reset => Ball_Y_motion[0].ALOAD
reset => Ball_Y_motion[1].ALOAD
reset => Ball_Y_motion[2].ALOAD
reset => Ball_Y_motion[3].ALOAD
reset => Ball_Y_motion[4].ALOAD
reset => Ball_Y_motion[5].ALOAD
reset => Ball_Y_motion[6].ALOAD
reset => Ball_Y_motion[7].ALOAD
reset => Ball_Y_motion[8].ALOAD
reset => Ball_Y_motion[9].ALOAD
reset => BAll_X_motion[0].ALOAD
reset => BAll_X_motion[1].ALOAD
reset => BAll_X_motion[2].ALOAD
reset => BAll_X_motion[3].ALOAD
reset => BAll_X_motion[4].ALOAD
reset => BAll_X_motion[5].ALOAD
reset => BAll_X_motion[6].ALOAD
reset => BAll_X_motion[7].ALOAD
reset => BAll_X_motion[8].ALOAD
reset => BAll_X_motion[9].ALOAD
reset => Ball_Y_pos[0].ALOAD
reset => Ball_Y_pos[1].ALOAD
reset => Ball_Y_pos[2].ALOAD
reset => Ball_Y_pos[3].ALOAD
reset => Ball_Y_pos[4].ALOAD
reset => Ball_Y_pos[5].ALOAD
reset => Ball_Y_pos[6].ALOAD
reset => Ball_Y_pos[7].ALOAD
reset => Ball_Y_pos[8].ALOAD
reset => Ball_Y_pos[9].ALOAD
reset => Ball_X_pos[0].ALOAD
reset => Ball_X_pos[1].ALOAD
reset => Ball_X_pos[2].ALOAD
reset => Ball_X_pos[3].ALOAD
reset => Ball_X_pos[4].ALOAD
reset => Ball_X_pos[5].ALOAD
reset => Ball_X_pos[6].ALOAD
reset => Ball_X_pos[7].ALOAD
reset => Ball_X_pos[8].ALOAD
reset => Ball_X_pos[9].ALOAD
reset => Base_Y_motion[0].LATCH_ENABLE
reset => Base_Y_motion[1].LATCH_ENABLE
reset => Base_Y_motion[2].LATCH_ENABLE
reset => Base_Y_motion[3].LATCH_ENABLE
reset => Base_Y_motion[4].LATCH_ENABLE
reset => Base_Y_motion[5].LATCH_ENABLE
reset => Base_Y_motion[6].LATCH_ENABLE
reset => Base_Y_motion[7].LATCH_ENABLE
reset => Base_Y_motion[8].LATCH_ENABLE
reset => Base_Y_motion[9].LATCH_ENABLE
reset => Base_X_motion[0].LATCH_ENABLE
reset => Base_X_motion[1].LATCH_ENABLE
reset => Base_X_motion[2].LATCH_ENABLE
reset => Base_X_motion[3].LATCH_ENABLE
reset => Base_X_motion[4].LATCH_ENABLE
reset => Base_X_motion[5].LATCH_ENABLE
reset => Base_X_motion[6].LATCH_ENABLE
reset => Base_X_motion[7].LATCH_ENABLE
reset => Base_X_motion[8].LATCH_ENABLE
reset => Base_X_motion[9].LATCH_ENABLE
reset => rint4[0].LATCH_ENABLE
reset => rint4[1].LATCH_ENABLE
reset => rint4[2].LATCH_ENABLE
reset => rint4[3].LATCH_ENABLE
reset => rint4[4].LATCH_ENABLE
reset => rint4[5].LATCH_ENABLE
reset => rint4[6].LATCH_ENABLE
reset => rint4[7].LATCH_ENABLE
reset => rint4[8].LATCH_ENABLE
reset => rint4[9].LATCH_ENABLE
reset => rint3[0].LATCH_ENABLE
reset => rint3[1].LATCH_ENABLE
reset => rint3[2].LATCH_ENABLE
reset => rint3[3].LATCH_ENABLE
reset => rint3[4].LATCH_ENABLE
reset => rint3[5].LATCH_ENABLE
reset => rint3[6].LATCH_ENABLE
reset => rint3[7].LATCH_ENABLE
reset => rint3[8].LATCH_ENABLE
reset => rint3[9].LATCH_ENABLE
reset => rint2[0].LATCH_ENABLE
reset => rint2[1].LATCH_ENABLE
reset => rint2[2].LATCH_ENABLE
reset => rint2[3].LATCH_ENABLE
reset => rint2[4].LATCH_ENABLE
reset => rint2[5].LATCH_ENABLE
reset => rint2[6].LATCH_ENABLE
reset => rint2[7].LATCH_ENABLE
reset => rint2[8].LATCH_ENABLE
reset => rint2[9].LATCH_ENABLE
reset => rint2[10].LATCH_ENABLE
reset => rint1[0].LATCH_ENABLE
reset => rint1[1].LATCH_ENABLE
reset => rint1[2].LATCH_ENABLE
reset => rint1[3].LATCH_ENABLE
reset => rint1[4].LATCH_ENABLE
reset => rint1[5].LATCH_ENABLE
reset => rint1[6].LATCH_ENABLE
reset => rint1[7].LATCH_ENABLE
reset => rint1[8].LATCH_ENABLE
reset => rint1[9].LATCH_ENABLE
reset => rint1[10].LATCH_ENABLE
reset => Ball_Y_motion[6].ENA
reset => Ball_Y_motion[5].ENA
reset => Ball_Y_motion[4].ENA
reset => Ball_Y_motion[3].ENA
reset => Ball_Y_motion[2].ENA
reset => Ball_Y_motion[1].ENA
reset => Ball_Y_motion[0].ENA
reset => Ball_Y_motion[7].ENA
reset => Ball_Y_motion[8].ENA
reset => Ball_Y_motion[9].ENA
reset => BAll_X_motion[0].ENA
reset => BAll_X_motion[1].ENA
reset => BAll_X_motion[2].ENA
reset => BAll_X_motion[3].ENA
reset => BAll_X_motion[4].ENA
reset => BAll_X_motion[5].ENA
reset => BAll_X_motion[6].ENA
reset => BAll_X_motion[7].ENA
reset => BAll_X_motion[8].ENA
reset => BAll_X_motion[9].ENA
reset => Ball_Y_pos[0].ENA
reset => Ball_Y_pos[1].ENA
reset => Ball_Y_pos[2].ENA
reset => Ball_Y_pos[3].ENA
reset => Ball_Y_pos[4].ENA
reset => Ball_Y_pos[5].ENA
reset => Ball_Y_pos[6].ENA
reset => Ball_Y_pos[7].ENA
reset => Ball_Y_pos[8].ENA
reset => Ball_Y_pos[9].ENA
reset => Ball_X_pos[0].ENA
reset => Ball_X_pos[1].ENA
reset => Ball_X_pos[2].ENA
reset => Ball_X_pos[3].ENA
reset => Ball_X_pos[4].ENA
reset => Ball_X_pos[5].ENA
reset => Ball_X_pos[6].ENA
reset => Ball_X_pos[7].ENA
reset => Ball_X_pos[8].ENA
reset => Ball_X_pos[9].ENA
vsync => LFSR_GENERIC:r1.clock
vsync => Ball_Y_motion[0].CLK
vsync => Ball_Y_motion[1].CLK
vsync => Ball_Y_motion[2].CLK
vsync => Ball_Y_motion[3].CLK
vsync => Ball_Y_motion[4].CLK
vsync => Ball_Y_motion[5].CLK
vsync => Ball_Y_motion[6].CLK
vsync => Ball_Y_motion[7].CLK
vsync => Ball_Y_motion[8].CLK
vsync => Ball_Y_motion[9].CLK
vsync => BAll_X_motion[0].CLK
vsync => BAll_X_motion[1].CLK
vsync => BAll_X_motion[2].CLK
vsync => BAll_X_motion[3].CLK
vsync => BAll_X_motion[4].CLK
vsync => BAll_X_motion[5].CLK
vsync => BAll_X_motion[6].CLK
vsync => BAll_X_motion[7].CLK
vsync => BAll_X_motion[8].CLK
vsync => BAll_X_motion[9].CLK
vsync => Ball_Y_pos[0].CLK
vsync => Ball_Y_pos[1].CLK
vsync => Ball_Y_pos[2].CLK
vsync => Ball_Y_pos[3].CLK
vsync => Ball_Y_pos[4].CLK
vsync => Ball_Y_pos[5].CLK
vsync => Ball_Y_pos[6].CLK
vsync => Ball_Y_pos[7].CLK
vsync => Ball_Y_pos[8].CLK
vsync => Ball_Y_pos[9].CLK
vsync => Ball_X_pos[0].CLK
vsync => Ball_X_pos[1].CLK
vsync => Ball_X_pos[2].CLK
vsync => Ball_X_pos[3].CLK
vsync => Ball_X_pos[4].CLK
vsync => Ball_X_pos[5].CLK
vsync => Ball_X_pos[6].CLK
vsync => Ball_X_pos[7].CLK
vsync => Ball_X_pos[8].CLK
vsync => Ball_X_pos[9].CLK
vsync => random4[0].CLK
vsync => random4[1].CLK
vsync => random4[2].CLK
vsync => random4[3].CLK
vsync => random4[4].CLK
vsync => random4[5].CLK
vsync => random4[6].CLK
vsync => random4[7].CLK
vsync => random4[8].CLK
vsync => random4[9].CLK
vsync => random3[0].CLK
vsync => random3[1].CLK
vsync => random3[2].CLK
vsync => random3[3].CLK
vsync => random3[4].CLK
vsync => random3[5].CLK
vsync => random3[6].CLK
vsync => random3[7].CLK
vsync => random3[8].CLK
vsync => random3[9].CLK
vsync => random2[0].CLK
vsync => random2[1].CLK
vsync => random2[2].CLK
vsync => random2[3].CLK
vsync => random2[4].CLK
vsync => random2[5].CLK
vsync => random2[6].CLK
vsync => random2[7].CLK
vsync => random2[8].CLK
vsync => random2[9].CLK
vsync => random1[0].CLK
vsync => random1[1].CLK
vsync => random1[2].CLK
vsync => random1[3].CLK
vsync => random1[4].CLK
vsync => random1[5].CLK
vsync => random1[6].CLK
vsync => random1[7].CLK
vsync => random1[8].CLK
vsync => random1[9].CLK
vsync => count[0].CLK
vsync => count[1].CLK
vsync => count[2].CLK
vsync => count[3].CLK
vsync => count[4].CLK
vsync => count[5].CLK
vsync => count[6].CLK
vsync => count[7].CLK
vsync => count[8].CLK
vsync => count[9].CLK
vsync => count[10].CLK
vsync => count[11].CLK
vsync => count[12].CLK
vsync => count[13].CLK
vsync => count[14].CLK
vsync => count[15].CLK
vsync => count[16].CLK
vsync => count[17].CLK
vsync => count[18].CLK
vsync => count[19].CLK
vsync => count[20].CLK
vsync => count[21].CLK
vsync => count[22].CLK
vsync => count[23].CLK
vsync => count[24].CLK
vsync => count[25].CLK
vsync => count[26].CLK
vsync => count[27].CLK
vsync => count[28].CLK
vsync => count[29].CLK
vsync => count[30].CLK
vsync => count[31].CLK
vsync => load.CLK
vsync => resetn.CLK
x[0] <= Ball_X_pos[0].DB_MAX_OUTPUT_PORT_TYPE
x[1] <= Ball_X_pos[1].DB_MAX_OUTPUT_PORT_TYPE
x[2] <= Ball_X_pos[2].DB_MAX_OUTPUT_PORT_TYPE
x[3] <= Ball_X_pos[3].DB_MAX_OUTPUT_PORT_TYPE
x[4] <= Ball_X_pos[4].DB_MAX_OUTPUT_PORT_TYPE
x[5] <= Ball_X_pos[5].DB_MAX_OUTPUT_PORT_TYPE
x[6] <= Ball_X_pos[6].DB_MAX_OUTPUT_PORT_TYPE
x[7] <= Ball_X_pos[7].DB_MAX_OUTPUT_PORT_TYPE
x[8] <= Ball_X_pos[8].DB_MAX_OUTPUT_PORT_TYPE
x[9] <= Ball_X_pos[9].DB_MAX_OUTPUT_PORT_TYPE
y[0] <= Ball_Y_pos[0].DB_MAX_OUTPUT_PORT_TYPE
y[1] <= Ball_Y_pos[1].DB_MAX_OUTPUT_PORT_TYPE
y[2] <= Ball_Y_pos[2].DB_MAX_OUTPUT_PORT_TYPE
y[3] <= Ball_Y_pos[3].DB_MAX_OUTPUT_PORT_TYPE
y[4] <= Ball_Y_pos[4].DB_MAX_OUTPUT_PORT_TYPE
y[5] <= Ball_Y_pos[5].DB_MAX_OUTPUT_PORT_TYPE
y[6] <= Ball_Y_pos[6].DB_MAX_OUTPUT_PORT_TYPE
y[7] <= Ball_Y_pos[7].DB_MAX_OUTPUT_PORT_TYPE
y[8] <= Ball_Y_pos[8].DB_MAX_OUTPUT_PORT_TYPE
y[9] <= Ball_Y_pos[9].DB_MAX_OUTPUT_PORT_TYPE
s[0] => LFSR_GENERIC:r1.seed[0]
s[1] => LFSR_GENERIC:r1.seed[1]
s[2] => LFSR_GENERIC:r1.seed[2]


|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:7:ENEMY_INST|LFSR_GENERIC:r1
clock => \LFSR:LFSR_Reg[0].CLK
clock => \LFSR:LFSR_Reg[1].CLK
clock => \LFSR:LFSR_Reg[2].CLK
clock => \LFSR:LFSR_Reg[3].CLK
clock => \LFSR:LFSR_Reg[4].CLK
clock => \LFSR:LFSR_Reg[5].CLK
clock => \LFSR:LFSR_Reg[6].CLK
clock => \LFSR:LFSR_Reg[7].CLK
clock => \LFSR:LFSR_Reg[8].CLK
clock => \LFSR:LFSR_Reg[9].CLK
resetn => \LFSR:LFSR_Reg[9].IN0
resetn => \LFSR:LFSR_Reg[0].PRESET
resetn => \LFSR:LFSR_Reg[1].PRESET
resetn => \LFSR:LFSR_Reg[2].PRESET
resetn => \LFSR:LFSR_Reg[3].PRESET
resetn => \LFSR:LFSR_Reg[4].PRESET
resetn => \LFSR:LFSR_Reg[5].PRESET
resetn => \LFSR:LFSR_Reg[6].PRESET
resetn => \LFSR:LFSR_Reg[7].PRESET
resetn => \LFSR:LFSR_Reg[8].PRESET
resetn => \LFSR:LFSR_Reg[9].PRESET
load => \LFSR:LFSR_Reg[9].IN1
seed[0] => LFSR_Reg.DATAB
seed[0] => LFSR_Reg.DATAB
seed[0] => LFSR_Reg.DATAB
seed[0] => LFSR_Reg.DATAB
seed[0] => LFSR_Reg.DATAB
seed[0] => LFSR_Reg.DATAB
seed[0] => LFSR_Reg.DATAB
seed[0] => LFSR_Reg.DATAB
seed[0] => LFSR_Reg.DATAB
seed[0] => LFSR_Reg.OUTPUTSELECT
seed[0] => LFSR_Reg.OUTPUTSELECT
seed[0] => LFSR_Reg.OUTPUTSELECT
seed[0] => LFSR_Reg.OUTPUTSELECT
seed[0] => LFSR_Reg.OUTPUTSELECT
seed[0] => LFSR_Reg.OUTPUTSELECT
seed[0] => LFSR_Reg.OUTPUTSELECT
seed[0] => LFSR_Reg.OUTPUTSELECT
seed[0] => LFSR_Reg.OUTPUTSELECT
seed[0] => LFSR_Reg.OUTPUTSELECT
seed[1] => LFSR_Reg.DATAB
seed[1] => LFSR_Reg.DATAB
seed[1] => LFSR_Reg.DATAB
seed[1] => LFSR_Reg.DATAB
seed[1] => LFSR_Reg.DATAB
seed[1] => LFSR_Reg.DATAB
seed[1] => LFSR_Reg.DATAB
seed[1] => LFSR_Reg.DATAB
seed[1] => LFSR_Reg.OUTPUTSELECT
seed[1] => LFSR_Reg.OUTPUTSELECT
seed[1] => LFSR_Reg.OUTPUTSELECT
seed[1] => LFSR_Reg.OUTPUTSELECT
seed[1] => LFSR_Reg.OUTPUTSELECT
seed[1] => LFSR_Reg.OUTPUTSELECT
seed[1] => LFSR_Reg.OUTPUTSELECT
seed[1] => LFSR_Reg.OUTPUTSELECT
seed[1] => LFSR_Reg.OUTPUTSELECT
seed[1] => LFSR_Reg.OUTPUTSELECT
seed[1] => LFSR_Reg.DATAB
seed[2] => LFSR_Reg.DATAB
seed[2] => LFSR_Reg.DATAB
seed[2] => LFSR_Reg.DATAB
seed[2] => LFSR_Reg.DATAB
seed[2] => LFSR_Reg.DATAB
seed[2] => LFSR_Reg.DATAB
seed[2] => LFSR_Reg.DATAB
seed[2] => LFSR_Reg.OUTPUTSELECT
seed[2] => LFSR_Reg.OUTPUTSELECT
seed[2] => LFSR_Reg.OUTPUTSELECT
seed[2] => LFSR_Reg.OUTPUTSELECT
seed[2] => LFSR_Reg.OUTPUTSELECT
seed[2] => LFSR_Reg.OUTPUTSELECT
seed[2] => LFSR_Reg.OUTPUTSELECT
seed[2] => LFSR_Reg.OUTPUTSELECT
seed[2] => LFSR_Reg.OUTPUTSELECT
seed[2] => LFSR_Reg.OUTPUTSELECT
seed[2] => LFSR_Reg.DATAB
seed[2] => LFSR_Reg.DATAB
seed[3] => LFSR_Reg.DATAB
seed[3] => LFSR_Reg.DATAB
seed[3] => LFSR_Reg.DATAB
seed[3] => LFSR_Reg.DATAB
seed[3] => LFSR_Reg.DATAB
seed[3] => LFSR_Reg.DATAB
seed[3] => LFSR_Reg.OUTPUTSELECT
seed[3] => LFSR_Reg.OUTPUTSELECT
seed[3] => LFSR_Reg.OUTPUTSELECT
seed[3] => LFSR_Reg.OUTPUTSELECT
seed[3] => LFSR_Reg.OUTPUTSELECT
seed[3] => LFSR_Reg.OUTPUTSELECT
seed[3] => LFSR_Reg.OUTPUTSELECT
seed[3] => LFSR_Reg.OUTPUTSELECT
seed[3] => LFSR_Reg.OUTPUTSELECT
seed[3] => LFSR_Reg.OUTPUTSELECT
seed[3] => LFSR_Reg.DATAB
seed[3] => LFSR_Reg.DATAB
seed[3] => LFSR_Reg.DATAB
seed[4] => LFSR_Reg.DATAB
seed[4] => LFSR_Reg.DATAB
seed[4] => LFSR_Reg.DATAB
seed[4] => LFSR_Reg.DATAB
seed[4] => LFSR_Reg.DATAB
seed[4] => LFSR_Reg.OUTPUTSELECT
seed[4] => LFSR_Reg.OUTPUTSELECT
seed[4] => LFSR_Reg.OUTPUTSELECT
seed[4] => LFSR_Reg.OUTPUTSELECT
seed[4] => LFSR_Reg.OUTPUTSELECT
seed[4] => LFSR_Reg.OUTPUTSELECT
seed[4] => LFSR_Reg.OUTPUTSELECT
seed[4] => LFSR_Reg.OUTPUTSELECT
seed[4] => LFSR_Reg.OUTPUTSELECT
seed[4] => LFSR_Reg.OUTPUTSELECT
seed[4] => LFSR_Reg.DATAB
seed[4] => LFSR_Reg.DATAB
seed[4] => LFSR_Reg.DATAB
seed[4] => LFSR_Reg.DATAB
seed[5] => LFSR_Reg.DATAB
seed[5] => LFSR_Reg.DATAB
seed[5] => LFSR_Reg.DATAB
seed[5] => LFSR_Reg.DATAB
seed[5] => LFSR_Reg.OUTPUTSELECT
seed[5] => LFSR_Reg.OUTPUTSELECT
seed[5] => LFSR_Reg.OUTPUTSELECT
seed[5] => LFSR_Reg.OUTPUTSELECT
seed[5] => LFSR_Reg.OUTPUTSELECT
seed[5] => LFSR_Reg.OUTPUTSELECT
seed[5] => LFSR_Reg.OUTPUTSELECT
seed[5] => LFSR_Reg.OUTPUTSELECT
seed[5] => LFSR_Reg.OUTPUTSELECT
seed[5] => LFSR_Reg.OUTPUTSELECT
seed[5] => LFSR_Reg.DATAB
seed[5] => LFSR_Reg.DATAB
seed[5] => LFSR_Reg.DATAB
seed[5] => LFSR_Reg.DATAB
seed[5] => LFSR_Reg.DATAB
seed[6] => LFSR_Reg.DATAB
seed[6] => LFSR_Reg.DATAB
seed[6] => LFSR_Reg.DATAB
seed[6] => LFSR_Reg.OUTPUTSELECT
seed[6] => LFSR_Reg.OUTPUTSELECT
seed[6] => LFSR_Reg.OUTPUTSELECT
seed[6] => LFSR_Reg.OUTPUTSELECT
seed[6] => LFSR_Reg.OUTPUTSELECT
seed[6] => LFSR_Reg.OUTPUTSELECT
seed[6] => LFSR_Reg.OUTPUTSELECT
seed[6] => LFSR_Reg.OUTPUTSELECT
seed[6] => LFSR_Reg.OUTPUTSELECT
seed[6] => LFSR_Reg.OUTPUTSELECT
seed[6] => LFSR_Reg.DATAB
seed[6] => LFSR_Reg.DATAB
seed[6] => LFSR_Reg.DATAB
seed[6] => LFSR_Reg.DATAB
seed[6] => LFSR_Reg.DATAB
seed[6] => LFSR_Reg.DATAB
seed[7] => LFSR_Reg.DATAB
seed[7] => LFSR_Reg.DATAB
seed[7] => LFSR_Reg.OUTPUTSELECT
seed[7] => LFSR_Reg.OUTPUTSELECT
seed[7] => LFSR_Reg.OUTPUTSELECT
seed[7] => LFSR_Reg.OUTPUTSELECT
seed[7] => LFSR_Reg.OUTPUTSELECT
seed[7] => LFSR_Reg.OUTPUTSELECT
seed[7] => LFSR_Reg.OUTPUTSELECT
seed[7] => LFSR_Reg.OUTPUTSELECT
seed[7] => LFSR_Reg.OUTPUTSELECT
seed[7] => LFSR_Reg.OUTPUTSELECT
seed[7] => LFSR_Reg.DATAB
seed[7] => LFSR_Reg.DATAB
seed[7] => LFSR_Reg.DATAB
seed[7] => LFSR_Reg.DATAB
seed[7] => LFSR_Reg.DATAB
seed[7] => LFSR_Reg.DATAB
seed[7] => LFSR_Reg.DATAB
seed[8] => LFSR_Reg.DATAB
seed[8] => LFSR_Reg.OUTPUTSELECT
seed[8] => LFSR_Reg.OUTPUTSELECT
seed[8] => LFSR_Reg.OUTPUTSELECT
seed[8] => LFSR_Reg.OUTPUTSELECT
seed[8] => LFSR_Reg.OUTPUTSELECT
seed[8] => LFSR_Reg.OUTPUTSELECT
seed[8] => LFSR_Reg.OUTPUTSELECT
seed[8] => LFSR_Reg.OUTPUTSELECT
seed[8] => LFSR_Reg.OUTPUTSELECT
seed[8] => LFSR_Reg.OUTPUTSELECT
seed[8] => LFSR_Reg.DATAB
seed[8] => LFSR_Reg.DATAB
seed[8] => LFSR_Reg.DATAB
seed[8] => LFSR_Reg.DATAB
seed[8] => LFSR_Reg.DATAB
seed[8] => LFSR_Reg.DATAB
seed[8] => LFSR_Reg.DATAB
seed[8] => LFSR_Reg.DATAB
seed[9] => LFSR_Reg.OUTPUTSELECT
seed[9] => LFSR_Reg.OUTPUTSELECT
seed[9] => LFSR_Reg.OUTPUTSELECT
seed[9] => LFSR_Reg.OUTPUTSELECT
seed[9] => LFSR_Reg.OUTPUTSELECT
seed[9] => LFSR_Reg.OUTPUTSELECT
seed[9] => LFSR_Reg.OUTPUTSELECT
seed[9] => LFSR_Reg.OUTPUTSELECT
seed[9] => LFSR_Reg.OUTPUTSELECT
seed[9] => LFSR_Reg.OUTPUTSELECT
seed[9] => LFSR_Reg.DATAB
seed[9] => LFSR_Reg.DATAB
seed[9] => LFSR_Reg.DATAB
seed[9] => LFSR_Reg.DATAB
seed[9] => LFSR_Reg.DATAB
seed[9] => LFSR_Reg.DATAB
seed[9] => LFSR_Reg.DATAB
seed[9] => LFSR_Reg.DATAB
seed[9] => LFSR_Reg.DATAB
parallel_out[0] <= \LFSR:LFSR_Reg[0].DB_MAX_OUTPUT_PORT_TYPE
parallel_out[1] <= \LFSR:LFSR_Reg[1].DB_MAX_OUTPUT_PORT_TYPE
parallel_out[2] <= \LFSR:LFSR_Reg[2].DB_MAX_OUTPUT_PORT_TYPE
parallel_out[3] <= \LFSR:LFSR_Reg[3].DB_MAX_OUTPUT_PORT_TYPE
parallel_out[4] <= \LFSR:LFSR_Reg[4].DB_MAX_OUTPUT_PORT_TYPE
parallel_out[5] <= \LFSR:LFSR_Reg[5].DB_MAX_OUTPUT_PORT_TYPE
parallel_out[6] <= \LFSR:LFSR_Reg[6].DB_MAX_OUTPUT_PORT_TYPE
parallel_out[7] <= \LFSR:LFSR_Reg[7].DB_MAX_OUTPUT_PORT_TYPE
parallel_out[8] <= \LFSR:LFSR_Reg[8].DB_MAX_OUTPUT_PORT_TYPE
parallel_out[9] <= \LFSR:LFSR_Reg[9].DB_MAX_OUTPUT_PORT_TYPE
serial_out <= \LFSR:LFSR_Reg[9].DB_MAX_OUTPUT_PORT_TYPE


|VGA_Ball|SENSOR_CONTROL:UP_DOWN
ECHO => COUNT2.OUTPUTSELECT
ECHO => COUNT2.OUTPUTSELECT
ECHO => COUNT2.OUTPUTSELECT
ECHO => COUNT2.OUTPUTSELECT
ECHO => COUNT2.OUTPUTSELECT
ECHO => COUNT2.OUTPUTSELECT
ECHO => COUNT2.OUTPUTSELECT
ECHO => COUNT2.OUTPUTSELECT
ECHO => COUNT2.OUTPUTSELECT
ECHO => COUNT2.OUTPUTSELECT
ECHO => COUNT2.OUTPUTSELECT
ECHO => COUNT2.OUTPUTSELECT
ECHO => COUNT2.OUTPUTSELECT
ECHO => COUNT2.OUTPUTSELECT
ECHO => COUNT2.OUTPUTSELECT
ECHO => COUNT2.OUTPUTSELECT
ECHO => COUNT2.OUTPUTSELECT
ECHO => COUNT2.OUTPUTSELECT
ECHO => COUNT2.OUTPUTSELECT
ECHO => COUNT2.OUTPUTSELECT
ECHO => COUNT2.OUTPUTSELECT
ECHO => COUNT2.OUTPUTSELECT
ECHO => COUNT2.OUTPUTSELECT
ECHO => COUNT2.OUTPUTSELECT
ECHO => COUNT2.OUTPUTSELECT
ECHO => COUNT2.OUTPUTSELECT
ECHO => COUNT2.OUTPUTSELECT
ECHO => COUNT2.OUTPUTSELECT
ECHO => COUNT2.OUTPUTSELECT
ECHO => COUNT2.OUTPUTSELECT
ECHO => COUNT2.OUTPUTSELECT
ECHO => COUNT2.OUTPUTSELECT
ECHO => ECHO_COUNT.OUTPUTSELECT
ECHO => ECHO_COUNT.OUTPUTSELECT
ECHO => ECHO_COUNT.OUTPUTSELECT
ECHO => ECHO_COUNT.OUTPUTSELECT
ECHO => ECHO_COUNT.OUTPUTSELECT
ECHO => ECHO_COUNT.OUTPUTSELECT
ECHO => ECHO_COUNT.OUTPUTSELECT
ECHO => ECHO_COUNT.OUTPUTSELECT
ECHO => ECHO_COUNT.OUTPUTSELECT
ECHO => ECHO_COUNT.OUTPUTSELECT
ECHO => ECHO_COUNT.OUTPUTSELECT
ECHO => ECHO_COUNT.OUTPUTSELECT
ECHO => ECHO_COUNT.OUTPUTSELECT
ECHO => ECHO_COUNT.OUTPUTSELECT
ECHO => ECHO_COUNT.OUTPUTSELECT
ECHO => ECHO_COUNT.OUTPUTSELECT
ECHO => ECHO_COUNT.OUTPUTSELECT
ECHO => ECHO_COUNT.OUTPUTSELECT
ECHO => ECHO_COUNT.OUTPUTSELECT
ECHO => ECHO_COUNT.OUTPUTSELECT
ECHO => ECHO_COUNT.OUTPUTSELECT
ECHO => ECHO_COUNT.OUTPUTSELECT
ECHO => ECHO_COUNT.OUTPUTSELECT
ECHO => ECHO_COUNT.OUTPUTSELECT
ECHO => ECHO_COUNT.OUTPUTSELECT
ECHO => ECHO_COUNT.OUTPUTSELECT
ECHO => ECHO_COUNT.OUTPUTSELECT
ECHO => ECHO_COUNT.OUTPUTSELECT
ECHO => ECHO_COUNT.OUTPUTSELECT
ECHO => ECHO_COUNT.OUTPUTSELECT
ECHO => ECHO_COUNT.OUTPUTSELECT
ECHO => ECHO_COUNT.OUTPUTSELECT
ECHO => MASK.OUTPUTSELECT
ECHO => process_0.IN1
CLOCK => OUT2~reg0.CLK
CLOCK => OUT1~reg0.CLK
CLOCK => TRIG~reg0.CLK
CLOCK => ECHO_COUNT[0].CLK
CLOCK => ECHO_COUNT[1].CLK
CLOCK => ECHO_COUNT[2].CLK
CLOCK => ECHO_COUNT[3].CLK
CLOCK => ECHO_COUNT[4].CLK
CLOCK => ECHO_COUNT[5].CLK
CLOCK => ECHO_COUNT[6].CLK
CLOCK => ECHO_COUNT[7].CLK
CLOCK => ECHO_COUNT[8].CLK
CLOCK => ECHO_COUNT[9].CLK
CLOCK => ECHO_COUNT[10].CLK
CLOCK => ECHO_COUNT[11].CLK
CLOCK => ECHO_COUNT[12].CLK
CLOCK => ECHO_COUNT[13].CLK
CLOCK => ECHO_COUNT[14].CLK
CLOCK => ECHO_COUNT[15].CLK
CLOCK => ECHO_COUNT[16].CLK
CLOCK => ECHO_COUNT[17].CLK
CLOCK => ECHO_COUNT[18].CLK
CLOCK => ECHO_COUNT[19].CLK
CLOCK => ECHO_COUNT[20].CLK
CLOCK => ECHO_COUNT[21].CLK
CLOCK => ECHO_COUNT[22].CLK
CLOCK => ECHO_COUNT[23].CLK
CLOCK => ECHO_COUNT[24].CLK
CLOCK => ECHO_COUNT[25].CLK
CLOCK => ECHO_COUNT[26].CLK
CLOCK => ECHO_COUNT[27].CLK
CLOCK => ECHO_COUNT[28].CLK
CLOCK => ECHO_COUNT[29].CLK
CLOCK => ECHO_COUNT[30].CLK
CLOCK => ECHO_COUNT[31].CLK
CLOCK => COUNT2[0].CLK
CLOCK => COUNT2[1].CLK
CLOCK => COUNT2[2].CLK
CLOCK => COUNT2[3].CLK
CLOCK => COUNT2[4].CLK
CLOCK => COUNT2[5].CLK
CLOCK => COUNT2[6].CLK
CLOCK => COUNT2[7].CLK
CLOCK => COUNT2[8].CLK
CLOCK => COUNT2[9].CLK
CLOCK => COUNT2[10].CLK
CLOCK => COUNT2[11].CLK
CLOCK => COUNT2[12].CLK
CLOCK => COUNT2[13].CLK
CLOCK => COUNT2[14].CLK
CLOCK => COUNT2[15].CLK
CLOCK => COUNT2[16].CLK
CLOCK => COUNT2[17].CLK
CLOCK => COUNT2[18].CLK
CLOCK => COUNT2[19].CLK
CLOCK => COUNT2[20].CLK
CLOCK => COUNT2[21].CLK
CLOCK => COUNT2[22].CLK
CLOCK => COUNT2[23].CLK
CLOCK => COUNT2[24].CLK
CLOCK => COUNT2[25].CLK
CLOCK => COUNT2[26].CLK
CLOCK => COUNT2[27].CLK
CLOCK => COUNT2[28].CLK
CLOCK => COUNT2[29].CLK
CLOCK => COUNT2[30].CLK
CLOCK => COUNT2[31].CLK
CLOCK => COUNT1[0].CLK
CLOCK => COUNT1[1].CLK
CLOCK => COUNT1[2].CLK
CLOCK => COUNT1[3].CLK
CLOCK => COUNT1[4].CLK
CLOCK => COUNT1[5].CLK
CLOCK => COUNT1[6].CLK
CLOCK => COUNT1[7].CLK
CLOCK => COUNT1[8].CLK
CLOCK => COUNT1[9].CLK
CLOCK => COUNT1[10].CLK
CLOCK => COUNT1[11].CLK
CLOCK => COUNT1[12].CLK
CLOCK => COUNT1[13].CLK
CLOCK => COUNT1[14].CLK
CLOCK => COUNT1[15].CLK
CLOCK => COUNT1[16].CLK
CLOCK => COUNT1[17].CLK
CLOCK => COUNT1[18].CLK
CLOCK => COUNT1[19].CLK
CLOCK => COUNT1[20].CLK
CLOCK => COUNT1[21].CLK
CLOCK => COUNT1[22].CLK
CLOCK => COUNT1[23].CLK
CLOCK => COUNT1[24].CLK
CLOCK => COUNT1[25].CLK
CLOCK => COUNT1[26].CLK
CLOCK => COUNT1[27].CLK
CLOCK => COUNT1[28].CLK
CLOCK => COUNT1[29].CLK
CLOCK => COUNT1[30].CLK
CLOCK => COUNT1[31].CLK
CLOCK => MASK.CLK
TRIG <= TRIG~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT1 <= OUT1~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT2 <= OUT2~reg0.DB_MAX_OUTPUT_PORT_TYPE
EN => TRIG~reg0.ACLR
EN => OUT1~reg0.ACLR
EN => OUT2~reg0.ACLR
EN => COUNT1[31].ACLR
EN => COUNT1[30].ACLR
EN => COUNT1[29].ACLR
EN => COUNT1[28].ACLR
EN => COUNT1[27].ACLR
EN => COUNT1[26].ACLR
EN => COUNT1[25].ACLR
EN => COUNT1[24].ACLR
EN => COUNT1[23].ACLR
EN => COUNT1[22].ACLR
EN => COUNT1[21].ACLR
EN => COUNT1[20].ACLR
EN => COUNT1[19].ACLR
EN => COUNT1[18].ACLR
EN => COUNT1[17].ACLR
EN => COUNT1[16].ACLR
EN => COUNT1[15].ACLR
EN => COUNT1[14].ACLR
EN => COUNT1[13].ACLR
EN => COUNT1[12].ACLR
EN => COUNT1[11].ACLR
EN => COUNT1[10].ACLR
EN => COUNT1[9].ACLR
EN => COUNT1[8].ACLR
EN => COUNT1[7].ACLR
EN => COUNT1[6].ACLR
EN => COUNT1[5].ACLR
EN => COUNT1[4].ACLR
EN => COUNT1[3].ACLR
EN => COUNT1[2].ACLR
EN => COUNT1[1].ACLR
EN => COUNT1[0].ACLR
EN => COUNT2[31].ACLR
EN => COUNT2[30].ACLR
EN => COUNT2[29].ACLR
EN => COUNT2[28].ACLR
EN => COUNT2[27].ACLR
EN => COUNT2[26].ACLR
EN => COUNT2[25].ACLR
EN => COUNT2[24].ACLR
EN => COUNT2[23].ACLR
EN => COUNT2[22].ACLR
EN => COUNT2[21].ACLR
EN => COUNT2[20].ACLR
EN => COUNT2[19].ACLR
EN => COUNT2[18].ACLR
EN => COUNT2[17].ACLR
EN => COUNT2[16].ACLR
EN => COUNT2[15].ACLR
EN => COUNT2[14].ACLR
EN => COUNT2[13].ACLR
EN => COUNT2[12].ACLR
EN => COUNT2[11].ACLR
EN => COUNT2[10].ACLR
EN => COUNT2[9].ACLR
EN => COUNT2[8].ACLR
EN => COUNT2[7].ACLR
EN => COUNT2[6].ACLR
EN => COUNT2[5].ACLR
EN => COUNT2[4].ACLR
EN => COUNT2[3].ACLR
EN => COUNT2[2].ACLR
EN => COUNT2[1].ACLR
EN => COUNT2[0].ACLR
EN => MASK.ENA
EN => ECHO_COUNT[31].ENA
EN => ECHO_COUNT[30].ENA
EN => ECHO_COUNT[29].ENA
EN => ECHO_COUNT[28].ENA
EN => ECHO_COUNT[27].ENA
EN => ECHO_COUNT[26].ENA
EN => ECHO_COUNT[25].ENA
EN => ECHO_COUNT[24].ENA
EN => ECHO_COUNT[23].ENA
EN => ECHO_COUNT[22].ENA
EN => ECHO_COUNT[21].ENA
EN => ECHO_COUNT[20].ENA
EN => ECHO_COUNT[19].ENA
EN => ECHO_COUNT[18].ENA
EN => ECHO_COUNT[17].ENA
EN => ECHO_COUNT[16].ENA
EN => ECHO_COUNT[15].ENA
EN => ECHO_COUNT[14].ENA
EN => ECHO_COUNT[13].ENA
EN => ECHO_COUNT[12].ENA
EN => ECHO_COUNT[11].ENA
EN => ECHO_COUNT[10].ENA
EN => ECHO_COUNT[9].ENA
EN => ECHO_COUNT[8].ENA
EN => ECHO_COUNT[7].ENA
EN => ECHO_COUNT[6].ENA
EN => ECHO_COUNT[5].ENA
EN => ECHO_COUNT[4].ENA
EN => ECHO_COUNT[3].ENA
EN => ECHO_COUNT[2].ENA
EN => ECHO_COUNT[1].ENA
EN => ECHO_COUNT[0].ENA


|VGA_Ball|SENSOR_CONTROL:L_R
ECHO => COUNT2.OUTPUTSELECT
ECHO => COUNT2.OUTPUTSELECT
ECHO => COUNT2.OUTPUTSELECT
ECHO => COUNT2.OUTPUTSELECT
ECHO => COUNT2.OUTPUTSELECT
ECHO => COUNT2.OUTPUTSELECT
ECHO => COUNT2.OUTPUTSELECT
ECHO => COUNT2.OUTPUTSELECT
ECHO => COUNT2.OUTPUTSELECT
ECHO => COUNT2.OUTPUTSELECT
ECHO => COUNT2.OUTPUTSELECT
ECHO => COUNT2.OUTPUTSELECT
ECHO => COUNT2.OUTPUTSELECT
ECHO => COUNT2.OUTPUTSELECT
ECHO => COUNT2.OUTPUTSELECT
ECHO => COUNT2.OUTPUTSELECT
ECHO => COUNT2.OUTPUTSELECT
ECHO => COUNT2.OUTPUTSELECT
ECHO => COUNT2.OUTPUTSELECT
ECHO => COUNT2.OUTPUTSELECT
ECHO => COUNT2.OUTPUTSELECT
ECHO => COUNT2.OUTPUTSELECT
ECHO => COUNT2.OUTPUTSELECT
ECHO => COUNT2.OUTPUTSELECT
ECHO => COUNT2.OUTPUTSELECT
ECHO => COUNT2.OUTPUTSELECT
ECHO => COUNT2.OUTPUTSELECT
ECHO => COUNT2.OUTPUTSELECT
ECHO => COUNT2.OUTPUTSELECT
ECHO => COUNT2.OUTPUTSELECT
ECHO => COUNT2.OUTPUTSELECT
ECHO => COUNT2.OUTPUTSELECT
ECHO => ECHO_COUNT.OUTPUTSELECT
ECHO => ECHO_COUNT.OUTPUTSELECT
ECHO => ECHO_COUNT.OUTPUTSELECT
ECHO => ECHO_COUNT.OUTPUTSELECT
ECHO => ECHO_COUNT.OUTPUTSELECT
ECHO => ECHO_COUNT.OUTPUTSELECT
ECHO => ECHO_COUNT.OUTPUTSELECT
ECHO => ECHO_COUNT.OUTPUTSELECT
ECHO => ECHO_COUNT.OUTPUTSELECT
ECHO => ECHO_COUNT.OUTPUTSELECT
ECHO => ECHO_COUNT.OUTPUTSELECT
ECHO => ECHO_COUNT.OUTPUTSELECT
ECHO => ECHO_COUNT.OUTPUTSELECT
ECHO => ECHO_COUNT.OUTPUTSELECT
ECHO => ECHO_COUNT.OUTPUTSELECT
ECHO => ECHO_COUNT.OUTPUTSELECT
ECHO => ECHO_COUNT.OUTPUTSELECT
ECHO => ECHO_COUNT.OUTPUTSELECT
ECHO => ECHO_COUNT.OUTPUTSELECT
ECHO => ECHO_COUNT.OUTPUTSELECT
ECHO => ECHO_COUNT.OUTPUTSELECT
ECHO => ECHO_COUNT.OUTPUTSELECT
ECHO => ECHO_COUNT.OUTPUTSELECT
ECHO => ECHO_COUNT.OUTPUTSELECT
ECHO => ECHO_COUNT.OUTPUTSELECT
ECHO => ECHO_COUNT.OUTPUTSELECT
ECHO => ECHO_COUNT.OUTPUTSELECT
ECHO => ECHO_COUNT.OUTPUTSELECT
ECHO => ECHO_COUNT.OUTPUTSELECT
ECHO => ECHO_COUNT.OUTPUTSELECT
ECHO => ECHO_COUNT.OUTPUTSELECT
ECHO => ECHO_COUNT.OUTPUTSELECT
ECHO => MASK.OUTPUTSELECT
ECHO => process_0.IN1
CLOCK => OUT2~reg0.CLK
CLOCK => OUT1~reg0.CLK
CLOCK => TRIG~reg0.CLK
CLOCK => ECHO_COUNT[0].CLK
CLOCK => ECHO_COUNT[1].CLK
CLOCK => ECHO_COUNT[2].CLK
CLOCK => ECHO_COUNT[3].CLK
CLOCK => ECHO_COUNT[4].CLK
CLOCK => ECHO_COUNT[5].CLK
CLOCK => ECHO_COUNT[6].CLK
CLOCK => ECHO_COUNT[7].CLK
CLOCK => ECHO_COUNT[8].CLK
CLOCK => ECHO_COUNT[9].CLK
CLOCK => ECHO_COUNT[10].CLK
CLOCK => ECHO_COUNT[11].CLK
CLOCK => ECHO_COUNT[12].CLK
CLOCK => ECHO_COUNT[13].CLK
CLOCK => ECHO_COUNT[14].CLK
CLOCK => ECHO_COUNT[15].CLK
CLOCK => ECHO_COUNT[16].CLK
CLOCK => ECHO_COUNT[17].CLK
CLOCK => ECHO_COUNT[18].CLK
CLOCK => ECHO_COUNT[19].CLK
CLOCK => ECHO_COUNT[20].CLK
CLOCK => ECHO_COUNT[21].CLK
CLOCK => ECHO_COUNT[22].CLK
CLOCK => ECHO_COUNT[23].CLK
CLOCK => ECHO_COUNT[24].CLK
CLOCK => ECHO_COUNT[25].CLK
CLOCK => ECHO_COUNT[26].CLK
CLOCK => ECHO_COUNT[27].CLK
CLOCK => ECHO_COUNT[28].CLK
CLOCK => ECHO_COUNT[29].CLK
CLOCK => ECHO_COUNT[30].CLK
CLOCK => ECHO_COUNT[31].CLK
CLOCK => COUNT2[0].CLK
CLOCK => COUNT2[1].CLK
CLOCK => COUNT2[2].CLK
CLOCK => COUNT2[3].CLK
CLOCK => COUNT2[4].CLK
CLOCK => COUNT2[5].CLK
CLOCK => COUNT2[6].CLK
CLOCK => COUNT2[7].CLK
CLOCK => COUNT2[8].CLK
CLOCK => COUNT2[9].CLK
CLOCK => COUNT2[10].CLK
CLOCK => COUNT2[11].CLK
CLOCK => COUNT2[12].CLK
CLOCK => COUNT2[13].CLK
CLOCK => COUNT2[14].CLK
CLOCK => COUNT2[15].CLK
CLOCK => COUNT2[16].CLK
CLOCK => COUNT2[17].CLK
CLOCK => COUNT2[18].CLK
CLOCK => COUNT2[19].CLK
CLOCK => COUNT2[20].CLK
CLOCK => COUNT2[21].CLK
CLOCK => COUNT2[22].CLK
CLOCK => COUNT2[23].CLK
CLOCK => COUNT2[24].CLK
CLOCK => COUNT2[25].CLK
CLOCK => COUNT2[26].CLK
CLOCK => COUNT2[27].CLK
CLOCK => COUNT2[28].CLK
CLOCK => COUNT2[29].CLK
CLOCK => COUNT2[30].CLK
CLOCK => COUNT2[31].CLK
CLOCK => COUNT1[0].CLK
CLOCK => COUNT1[1].CLK
CLOCK => COUNT1[2].CLK
CLOCK => COUNT1[3].CLK
CLOCK => COUNT1[4].CLK
CLOCK => COUNT1[5].CLK
CLOCK => COUNT1[6].CLK
CLOCK => COUNT1[7].CLK
CLOCK => COUNT1[8].CLK
CLOCK => COUNT1[9].CLK
CLOCK => COUNT1[10].CLK
CLOCK => COUNT1[11].CLK
CLOCK => COUNT1[12].CLK
CLOCK => COUNT1[13].CLK
CLOCK => COUNT1[14].CLK
CLOCK => COUNT1[15].CLK
CLOCK => COUNT1[16].CLK
CLOCK => COUNT1[17].CLK
CLOCK => COUNT1[18].CLK
CLOCK => COUNT1[19].CLK
CLOCK => COUNT1[20].CLK
CLOCK => COUNT1[21].CLK
CLOCK => COUNT1[22].CLK
CLOCK => COUNT1[23].CLK
CLOCK => COUNT1[24].CLK
CLOCK => COUNT1[25].CLK
CLOCK => COUNT1[26].CLK
CLOCK => COUNT1[27].CLK
CLOCK => COUNT1[28].CLK
CLOCK => COUNT1[29].CLK
CLOCK => COUNT1[30].CLK
CLOCK => COUNT1[31].CLK
CLOCK => MASK.CLK
TRIG <= TRIG~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT1 <= OUT1~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT2 <= OUT2~reg0.DB_MAX_OUTPUT_PORT_TYPE
EN => TRIG~reg0.ACLR
EN => OUT1~reg0.ACLR
EN => OUT2~reg0.ACLR
EN => COUNT1[31].ACLR
EN => COUNT1[30].ACLR
EN => COUNT1[29].ACLR
EN => COUNT1[28].ACLR
EN => COUNT1[27].ACLR
EN => COUNT1[26].ACLR
EN => COUNT1[25].ACLR
EN => COUNT1[24].ACLR
EN => COUNT1[23].ACLR
EN => COUNT1[22].ACLR
EN => COUNT1[21].ACLR
EN => COUNT1[20].ACLR
EN => COUNT1[19].ACLR
EN => COUNT1[18].ACLR
EN => COUNT1[17].ACLR
EN => COUNT1[16].ACLR
EN => COUNT1[15].ACLR
EN => COUNT1[14].ACLR
EN => COUNT1[13].ACLR
EN => COUNT1[12].ACLR
EN => COUNT1[11].ACLR
EN => COUNT1[10].ACLR
EN => COUNT1[9].ACLR
EN => COUNT1[8].ACLR
EN => COUNT1[7].ACLR
EN => COUNT1[6].ACLR
EN => COUNT1[5].ACLR
EN => COUNT1[4].ACLR
EN => COUNT1[3].ACLR
EN => COUNT1[2].ACLR
EN => COUNT1[1].ACLR
EN => COUNT1[0].ACLR
EN => COUNT2[31].ACLR
EN => COUNT2[30].ACLR
EN => COUNT2[29].ACLR
EN => COUNT2[28].ACLR
EN => COUNT2[27].ACLR
EN => COUNT2[26].ACLR
EN => COUNT2[25].ACLR
EN => COUNT2[24].ACLR
EN => COUNT2[23].ACLR
EN => COUNT2[22].ACLR
EN => COUNT2[21].ACLR
EN => COUNT2[20].ACLR
EN => COUNT2[19].ACLR
EN => COUNT2[18].ACLR
EN => COUNT2[17].ACLR
EN => COUNT2[16].ACLR
EN => COUNT2[15].ACLR
EN => COUNT2[14].ACLR
EN => COUNT2[13].ACLR
EN => COUNT2[12].ACLR
EN => COUNT2[11].ACLR
EN => COUNT2[10].ACLR
EN => COUNT2[9].ACLR
EN => COUNT2[8].ACLR
EN => COUNT2[7].ACLR
EN => COUNT2[6].ACLR
EN => COUNT2[5].ACLR
EN => COUNT2[4].ACLR
EN => COUNT2[3].ACLR
EN => COUNT2[2].ACLR
EN => COUNT2[1].ACLR
EN => COUNT2[0].ACLR
EN => MASK.ENA
EN => ECHO_COUNT[31].ENA
EN => ECHO_COUNT[30].ENA
EN => ECHO_COUNT[29].ENA
EN => ECHO_COUNT[28].ENA
EN => ECHO_COUNT[27].ENA
EN => ECHO_COUNT[26].ENA
EN => ECHO_COUNT[25].ENA
EN => ECHO_COUNT[24].ENA
EN => ECHO_COUNT[23].ENA
EN => ECHO_COUNT[22].ENA
EN => ECHO_COUNT[21].ENA
EN => ECHO_COUNT[20].ENA
EN => ECHO_COUNT[19].ENA
EN => ECHO_COUNT[18].ENA
EN => ECHO_COUNT[17].ENA
EN => ECHO_COUNT[16].ENA
EN => ECHO_COUNT[15].ENA
EN => ECHO_COUNT[14].ENA
EN => ECHO_COUNT[13].ENA
EN => ECHO_COUNT[12].ENA
EN => ECHO_COUNT[11].ENA
EN => ECHO_COUNT[10].ENA
EN => ECHO_COUNT[9].ENA
EN => ECHO_COUNT[8].ENA
EN => ECHO_COUNT[7].ENA
EN => ECHO_COUNT[6].ENA
EN => ECHO_COUNT[5].ENA
EN => ECHO_COUNT[4].ENA
EN => ECHO_COUNT[3].ENA
EN => ECHO_COUNT[2].ENA
EN => ECHO_COUNT[1].ENA
EN => ECHO_COUNT[0].ENA


|VGA_Ball|scale50MHZ:my_new_clk
clk => temp_clk.CLK
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk => counter[3].CLK
clk => counter[4].CLK
clk => counter[5].CLK
clk => counter[6].CLK
clk => counter[7].CLK
clk => counter[8].CLK
clk => counter[9].CLK
clk => counter[10].CLK
clk => counter[11].CLK
clk => counter[12].CLK
clk => counter[13].CLK
clk => counter[14].CLK
clk => counter[15].CLK
clk => counter[16].CLK
clk => counter[17].CLK
clk => counter[18].CLK
clk => counter[19].CLK
clk => counter[20].CLK
clk => counter[21].CLK
clk => counter[22].CLK
clk => counter[23].CLK
clk => counter[24].CLK
clk => counter[25].CLK
clk => counter[26].CLK
clk => counter[27].CLK
clk => counter[28].CLK
clk => counter[29].CLK
clk => counter[30].CLK
clk => counter[31].CLK
reset => temp_clk.ACLR
reset => counter[0].ACLR
reset => counter[1].ACLR
reset => counter[2].ACLR
reset => counter[3].ACLR
reset => counter[4].ACLR
reset => counter[5].ACLR
reset => counter[6].ACLR
reset => counter[7].ACLR
reset => counter[8].ACLR
reset => counter[9].ACLR
reset => counter[10].ACLR
reset => counter[11].ACLR
reset => counter[12].ACLR
reset => counter[13].ACLR
reset => counter[14].ACLR
reset => counter[15].ACLR
reset => counter[16].ACLR
reset => counter[17].ACLR
reset => counter[18].ACLR
reset => counter[19].ACLR
reset => counter[20].ACLR
reset => counter[21].ACLR
reset => counter[22].ACLR
reset => counter[23].ACLR
reset => counter[24].ACLR
reset => counter[25].ACLR
reset => counter[26].ACLR
reset => counter[27].ACLR
reset => counter[28].ACLR
reset => counter[29].ACLR
reset => counter[30].ACLR
reset => counter[31].ACLR
en => process_0.IN1
en => process_0.IN1
clk_scale <= temp_clk.DB_MAX_OUTPUT_PORT_TYPE


|VGA_Ball|Prob4:my_counter0
en => count.IN1
en => count.IN1
reset => scale_clock~reg0.ACLR
reset => d[0].ACLR
reset => d[1].ACLR
reset => d[2].ACLR
reset => d[3].ACLR
reset => d[4].ACLR
reset => d[5].ACLR
reset => d[6].ACLR
reset => d[7].ACLR
reset => d[8].ACLR
reset => d[9].ACLR
reset => d[10].ACLR
reset => d[11].ACLR
reset => d[12].ACLR
reset => d[13].ACLR
reset => d[14].ACLR
reset => d[15].ACLR
reset => d[16].ACLR
reset => d[17].ACLR
reset => d[18].ACLR
reset => d[19].ACLR
reset => d[20].ACLR
reset => d[21].ACLR
reset => d[22].ACLR
reset => d[23].ACLR
reset => d[24].ACLR
reset => d[25].ACLR
reset => d[26].ACLR
reset => d[27].ACLR
reset => d[28].ACLR
reset => d[29].ACLR
reset => d[30].ACLR
reset => d[31].ACLR
clk => scale_clock~reg0.CLK
clk => d[0].CLK
clk => d[1].CLK
clk => d[2].CLK
clk => d[3].CLK
clk => d[4].CLK
clk => d[5].CLK
clk => d[6].CLK
clk => d[7].CLK
clk => d[8].CLK
clk => d[9].CLK
clk => d[10].CLK
clk => d[11].CLK
clk => d[12].CLK
clk => d[13].CLK
clk => d[14].CLK
clk => d[15].CLK
clk => d[16].CLK
clk => d[17].CLK
clk => d[18].CLK
clk => d[19].CLK
clk => d[20].CLK
clk => d[21].CLK
clk => d[22].CLK
clk => d[23].CLK
clk => d[24].CLK
clk => d[25].CLK
clk => d[26].CLK
clk => d[27].CLK
clk => d[28].CLK
clk => d[29].CLK
clk => d[30].CLK
clk => d[31].CLK
scale_clock <= scale_clock~reg0.DB_MAX_OUTPUT_PORT_TYPE
TOHEX[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
TOHEX[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
TOHEX[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
TOHEX[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE


|VGA_Ball|Prob4:my_counter1
en => count.IN1
en => count.IN1
reset => scale_clock~reg0.ACLR
reset => d[0].ACLR
reset => d[1].ACLR
reset => d[2].ACLR
reset => d[3].ACLR
reset => d[4].ACLR
reset => d[5].ACLR
reset => d[6].ACLR
reset => d[7].ACLR
reset => d[8].ACLR
reset => d[9].ACLR
reset => d[10].ACLR
reset => d[11].ACLR
reset => d[12].ACLR
reset => d[13].ACLR
reset => d[14].ACLR
reset => d[15].ACLR
reset => d[16].ACLR
reset => d[17].ACLR
reset => d[18].ACLR
reset => d[19].ACLR
reset => d[20].ACLR
reset => d[21].ACLR
reset => d[22].ACLR
reset => d[23].ACLR
reset => d[24].ACLR
reset => d[25].ACLR
reset => d[26].ACLR
reset => d[27].ACLR
reset => d[28].ACLR
reset => d[29].ACLR
reset => d[30].ACLR
reset => d[31].ACLR
clk => scale_clock~reg0.CLK
clk => d[0].CLK
clk => d[1].CLK
clk => d[2].CLK
clk => d[3].CLK
clk => d[4].CLK
clk => d[5].CLK
clk => d[6].CLK
clk => d[7].CLK
clk => d[8].CLK
clk => d[9].CLK
clk => d[10].CLK
clk => d[11].CLK
clk => d[12].CLK
clk => d[13].CLK
clk => d[14].CLK
clk => d[15].CLK
clk => d[16].CLK
clk => d[17].CLK
clk => d[18].CLK
clk => d[19].CLK
clk => d[20].CLK
clk => d[21].CLK
clk => d[22].CLK
clk => d[23].CLK
clk => d[24].CLK
clk => d[25].CLK
clk => d[26].CLK
clk => d[27].CLK
clk => d[28].CLK
clk => d[29].CLK
clk => d[30].CLK
clk => d[31].CLK
scale_clock <= scale_clock~reg0.DB_MAX_OUTPUT_PORT_TYPE
TOHEX[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
TOHEX[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
TOHEX[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
TOHEX[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE


|VGA_Ball|Prob4:my_counter2
en => count.IN1
en => count.IN1
reset => scale_clock~reg0.ACLR
reset => d[0].ACLR
reset => d[1].ACLR
reset => d[2].ACLR
reset => d[3].ACLR
reset => d[4].ACLR
reset => d[5].ACLR
reset => d[6].ACLR
reset => d[7].ACLR
reset => d[8].ACLR
reset => d[9].ACLR
reset => d[10].ACLR
reset => d[11].ACLR
reset => d[12].ACLR
reset => d[13].ACLR
reset => d[14].ACLR
reset => d[15].ACLR
reset => d[16].ACLR
reset => d[17].ACLR
reset => d[18].ACLR
reset => d[19].ACLR
reset => d[20].ACLR
reset => d[21].ACLR
reset => d[22].ACLR
reset => d[23].ACLR
reset => d[24].ACLR
reset => d[25].ACLR
reset => d[26].ACLR
reset => d[27].ACLR
reset => d[28].ACLR
reset => d[29].ACLR
reset => d[30].ACLR
reset => d[31].ACLR
clk => scale_clock~reg0.CLK
clk => d[0].CLK
clk => d[1].CLK
clk => d[2].CLK
clk => d[3].CLK
clk => d[4].CLK
clk => d[5].CLK
clk => d[6].CLK
clk => d[7].CLK
clk => d[8].CLK
clk => d[9].CLK
clk => d[10].CLK
clk => d[11].CLK
clk => d[12].CLK
clk => d[13].CLK
clk => d[14].CLK
clk => d[15].CLK
clk => d[16].CLK
clk => d[17].CLK
clk => d[18].CLK
clk => d[19].CLK
clk => d[20].CLK
clk => d[21].CLK
clk => d[22].CLK
clk => d[23].CLK
clk => d[24].CLK
clk => d[25].CLK
clk => d[26].CLK
clk => d[27].CLK
clk => d[28].CLK
clk => d[29].CLK
clk => d[30].CLK
clk => d[31].CLK
scale_clock <= scale_clock~reg0.DB_MAX_OUTPUT_PORT_TYPE
TOHEX[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
TOHEX[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
TOHEX[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
TOHEX[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE


|VGA_Ball|Prob4:my_counter3
en => count.IN1
en => count.IN1
reset => scale_clock~reg0.ACLR
reset => d[0].ACLR
reset => d[1].ACLR
reset => d[2].ACLR
reset => d[3].ACLR
reset => d[4].ACLR
reset => d[5].ACLR
reset => d[6].ACLR
reset => d[7].ACLR
reset => d[8].ACLR
reset => d[9].ACLR
reset => d[10].ACLR
reset => d[11].ACLR
reset => d[12].ACLR
reset => d[13].ACLR
reset => d[14].ACLR
reset => d[15].ACLR
reset => d[16].ACLR
reset => d[17].ACLR
reset => d[18].ACLR
reset => d[19].ACLR
reset => d[20].ACLR
reset => d[21].ACLR
reset => d[22].ACLR
reset => d[23].ACLR
reset => d[24].ACLR
reset => d[25].ACLR
reset => d[26].ACLR
reset => d[27].ACLR
reset => d[28].ACLR
reset => d[29].ACLR
reset => d[30].ACLR
reset => d[31].ACLR
clk => scale_clock~reg0.CLK
clk => d[0].CLK
clk => d[1].CLK
clk => d[2].CLK
clk => d[3].CLK
clk => d[4].CLK
clk => d[5].CLK
clk => d[6].CLK
clk => d[7].CLK
clk => d[8].CLK
clk => d[9].CLK
clk => d[10].CLK
clk => d[11].CLK
clk => d[12].CLK
clk => d[13].CLK
clk => d[14].CLK
clk => d[15].CLK
clk => d[16].CLK
clk => d[17].CLK
clk => d[18].CLK
clk => d[19].CLK
clk => d[20].CLK
clk => d[21].CLK
clk => d[22].CLK
clk => d[23].CLK
clk => d[24].CLK
clk => d[25].CLK
clk => d[26].CLK
clk => d[27].CLK
clk => d[28].CLK
clk => d[29].CLK
clk => d[30].CLK
clk => d[31].CLK
scale_clock <= scale_clock~reg0.DB_MAX_OUTPUT_PORT_TYPE
TOHEX[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
TOHEX[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
TOHEX[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
TOHEX[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE


|VGA_Ball|Prob4:my_counter4
en => count.IN1
en => count.IN1
reset => scale_clock~reg0.ACLR
reset => d[0].ACLR
reset => d[1].ACLR
reset => d[2].ACLR
reset => d[3].ACLR
reset => d[4].ACLR
reset => d[5].ACLR
reset => d[6].ACLR
reset => d[7].ACLR
reset => d[8].ACLR
reset => d[9].ACLR
reset => d[10].ACLR
reset => d[11].ACLR
reset => d[12].ACLR
reset => d[13].ACLR
reset => d[14].ACLR
reset => d[15].ACLR
reset => d[16].ACLR
reset => d[17].ACLR
reset => d[18].ACLR
reset => d[19].ACLR
reset => d[20].ACLR
reset => d[21].ACLR
reset => d[22].ACLR
reset => d[23].ACLR
reset => d[24].ACLR
reset => d[25].ACLR
reset => d[26].ACLR
reset => d[27].ACLR
reset => d[28].ACLR
reset => d[29].ACLR
reset => d[30].ACLR
reset => d[31].ACLR
clk => scale_clock~reg0.CLK
clk => d[0].CLK
clk => d[1].CLK
clk => d[2].CLK
clk => d[3].CLK
clk => d[4].CLK
clk => d[5].CLK
clk => d[6].CLK
clk => d[7].CLK
clk => d[8].CLK
clk => d[9].CLK
clk => d[10].CLK
clk => d[11].CLK
clk => d[12].CLK
clk => d[13].CLK
clk => d[14].CLK
clk => d[15].CLK
clk => d[16].CLK
clk => d[17].CLK
clk => d[18].CLK
clk => d[19].CLK
clk => d[20].CLK
clk => d[21].CLK
clk => d[22].CLK
clk => d[23].CLK
clk => d[24].CLK
clk => d[25].CLK
clk => d[26].CLK
clk => d[27].CLK
clk => d[28].CLK
clk => d[29].CLK
clk => d[30].CLK
clk => d[31].CLK
scale_clock <= scale_clock~reg0.DB_MAX_OUTPUT_PORT_TYPE
TOHEX[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
TOHEX[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
TOHEX[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
TOHEX[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE


|VGA_Ball|Prob4:my_counter5
en => count.IN1
en => count.IN1
reset => scale_clock~reg0.ACLR
reset => d[0].ACLR
reset => d[1].ACLR
reset => d[2].ACLR
reset => d[3].ACLR
reset => d[4].ACLR
reset => d[5].ACLR
reset => d[6].ACLR
reset => d[7].ACLR
reset => d[8].ACLR
reset => d[9].ACLR
reset => d[10].ACLR
reset => d[11].ACLR
reset => d[12].ACLR
reset => d[13].ACLR
reset => d[14].ACLR
reset => d[15].ACLR
reset => d[16].ACLR
reset => d[17].ACLR
reset => d[18].ACLR
reset => d[19].ACLR
reset => d[20].ACLR
reset => d[21].ACLR
reset => d[22].ACLR
reset => d[23].ACLR
reset => d[24].ACLR
reset => d[25].ACLR
reset => d[26].ACLR
reset => d[27].ACLR
reset => d[28].ACLR
reset => d[29].ACLR
reset => d[30].ACLR
reset => d[31].ACLR
clk => scale_clock~reg0.CLK
clk => d[0].CLK
clk => d[1].CLK
clk => d[2].CLK
clk => d[3].CLK
clk => d[4].CLK
clk => d[5].CLK
clk => d[6].CLK
clk => d[7].CLK
clk => d[8].CLK
clk => d[9].CLK
clk => d[10].CLK
clk => d[11].CLK
clk => d[12].CLK
clk => d[13].CLK
clk => d[14].CLK
clk => d[15].CLK
clk => d[16].CLK
clk => d[17].CLK
clk => d[18].CLK
clk => d[19].CLK
clk => d[20].CLK
clk => d[21].CLK
clk => d[22].CLK
clk => d[23].CLK
clk => d[24].CLK
clk => d[25].CLK
clk => d[26].CLK
clk => d[27].CLK
clk => d[28].CLK
clk => d[29].CLK
clk => d[30].CLK
clk => d[31].CLK
scale_clock <= scale_clock~reg0.DB_MAX_OUTPUT_PORT_TYPE
TOHEX[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
TOHEX[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
TOHEX[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
TOHEX[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE


|VGA_Ball|Prob4:my_counter6
en => count.IN1
en => count.IN1
reset => scale_clock~reg0.ACLR
reset => d[0].ACLR
reset => d[1].ACLR
reset => d[2].ACLR
reset => d[3].ACLR
reset => d[4].ACLR
reset => d[5].ACLR
reset => d[6].ACLR
reset => d[7].ACLR
reset => d[8].ACLR
reset => d[9].ACLR
reset => d[10].ACLR
reset => d[11].ACLR
reset => d[12].ACLR
reset => d[13].ACLR
reset => d[14].ACLR
reset => d[15].ACLR
reset => d[16].ACLR
reset => d[17].ACLR
reset => d[18].ACLR
reset => d[19].ACLR
reset => d[20].ACLR
reset => d[21].ACLR
reset => d[22].ACLR
reset => d[23].ACLR
reset => d[24].ACLR
reset => d[25].ACLR
reset => d[26].ACLR
reset => d[27].ACLR
reset => d[28].ACLR
reset => d[29].ACLR
reset => d[30].ACLR
reset => d[31].ACLR
clk => scale_clock~reg0.CLK
clk => d[0].CLK
clk => d[1].CLK
clk => d[2].CLK
clk => d[3].CLK
clk => d[4].CLK
clk => d[5].CLK
clk => d[6].CLK
clk => d[7].CLK
clk => d[8].CLK
clk => d[9].CLK
clk => d[10].CLK
clk => d[11].CLK
clk => d[12].CLK
clk => d[13].CLK
clk => d[14].CLK
clk => d[15].CLK
clk => d[16].CLK
clk => d[17].CLK
clk => d[18].CLK
clk => d[19].CLK
clk => d[20].CLK
clk => d[21].CLK
clk => d[22].CLK
clk => d[23].CLK
clk => d[24].CLK
clk => d[25].CLK
clk => d[26].CLK
clk => d[27].CLK
clk => d[28].CLK
clk => d[29].CLK
clk => d[30].CLK
clk => d[31].CLK
scale_clock <= scale_clock~reg0.DB_MAX_OUTPUT_PORT_TYPE
TOHEX[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
TOHEX[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
TOHEX[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
TOHEX[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE


|VGA_Ball|Prob4:my_counter7
en => count.IN1
en => count.IN1
reset => scale_clock~reg0.ACLR
reset => d[0].ACLR
reset => d[1].ACLR
reset => d[2].ACLR
reset => d[3].ACLR
reset => d[4].ACLR
reset => d[5].ACLR
reset => d[6].ACLR
reset => d[7].ACLR
reset => d[8].ACLR
reset => d[9].ACLR
reset => d[10].ACLR
reset => d[11].ACLR
reset => d[12].ACLR
reset => d[13].ACLR
reset => d[14].ACLR
reset => d[15].ACLR
reset => d[16].ACLR
reset => d[17].ACLR
reset => d[18].ACLR
reset => d[19].ACLR
reset => d[20].ACLR
reset => d[21].ACLR
reset => d[22].ACLR
reset => d[23].ACLR
reset => d[24].ACLR
reset => d[25].ACLR
reset => d[26].ACLR
reset => d[27].ACLR
reset => d[28].ACLR
reset => d[29].ACLR
reset => d[30].ACLR
reset => d[31].ACLR
clk => scale_clock~reg0.CLK
clk => d[0].CLK
clk => d[1].CLK
clk => d[2].CLK
clk => d[3].CLK
clk => d[4].CLK
clk => d[5].CLK
clk => d[6].CLK
clk => d[7].CLK
clk => d[8].CLK
clk => d[9].CLK
clk => d[10].CLK
clk => d[11].CLK
clk => d[12].CLK
clk => d[13].CLK
clk => d[14].CLK
clk => d[15].CLK
clk => d[16].CLK
clk => d[17].CLK
clk => d[18].CLK
clk => d[19].CLK
clk => d[20].CLK
clk => d[21].CLK
clk => d[22].CLK
clk => d[23].CLK
clk => d[24].CLK
clk => d[25].CLK
clk => d[26].CLK
clk => d[27].CLK
clk => d[28].CLK
clk => d[29].CLK
clk => d[30].CLK
clk => d[31].CLK
scale_clock <= scale_clock~reg0.DB_MAX_OUTPUT_PORT_TYPE
TOHEX[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
TOHEX[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
TOHEX[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
TOHEX[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE


|VGA_Ball|bcd_seven:bcd0
SW[0] => Mux0.IN19
SW[0] => Mux1.IN19
SW[0] => Mux2.IN19
SW[0] => Mux3.IN19
SW[0] => Mux4.IN19
SW[0] => Mux5.IN19
SW[0] => Mux6.IN19
SW[1] => Mux0.IN18
SW[1] => Mux1.IN18
SW[1] => Mux2.IN18
SW[1] => Mux3.IN18
SW[1] => Mux4.IN18
SW[1] => Mux5.IN18
SW[1] => Mux6.IN18
SW[2] => Mux0.IN17
SW[2] => Mux1.IN17
SW[2] => Mux2.IN17
SW[2] => Mux3.IN17
SW[2] => Mux4.IN17
SW[2] => Mux5.IN17
SW[2] => Mux6.IN17
SW[3] => Mux0.IN16
SW[3] => Mux1.IN16
SW[3] => Mux2.IN16
SW[3] => Mux3.IN16
SW[3] => Mux4.IN16
SW[3] => Mux5.IN16
SW[3] => Mux6.IN16
HEX0[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
HEX0[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
HEX0[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
HEX0[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
HEX0[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
HEX0[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
HEX0[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|VGA_Ball|bcd_seven:bcd1
SW[0] => Mux0.IN19
SW[0] => Mux1.IN19
SW[0] => Mux2.IN19
SW[0] => Mux3.IN19
SW[0] => Mux4.IN19
SW[0] => Mux5.IN19
SW[0] => Mux6.IN19
SW[1] => Mux0.IN18
SW[1] => Mux1.IN18
SW[1] => Mux2.IN18
SW[1] => Mux3.IN18
SW[1] => Mux4.IN18
SW[1] => Mux5.IN18
SW[1] => Mux6.IN18
SW[2] => Mux0.IN17
SW[2] => Mux1.IN17
SW[2] => Mux2.IN17
SW[2] => Mux3.IN17
SW[2] => Mux4.IN17
SW[2] => Mux5.IN17
SW[2] => Mux6.IN17
SW[3] => Mux0.IN16
SW[3] => Mux1.IN16
SW[3] => Mux2.IN16
SW[3] => Mux3.IN16
SW[3] => Mux4.IN16
SW[3] => Mux5.IN16
SW[3] => Mux6.IN16
HEX0[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
HEX0[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
HEX0[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
HEX0[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
HEX0[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
HEX0[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
HEX0[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|VGA_Ball|bcd_seven:bcd2
SW[0] => Mux0.IN19
SW[0] => Mux1.IN19
SW[0] => Mux2.IN19
SW[0] => Mux3.IN19
SW[0] => Mux4.IN19
SW[0] => Mux5.IN19
SW[0] => Mux6.IN19
SW[1] => Mux0.IN18
SW[1] => Mux1.IN18
SW[1] => Mux2.IN18
SW[1] => Mux3.IN18
SW[1] => Mux4.IN18
SW[1] => Mux5.IN18
SW[1] => Mux6.IN18
SW[2] => Mux0.IN17
SW[2] => Mux1.IN17
SW[2] => Mux2.IN17
SW[2] => Mux3.IN17
SW[2] => Mux4.IN17
SW[2] => Mux5.IN17
SW[2] => Mux6.IN17
SW[3] => Mux0.IN16
SW[3] => Mux1.IN16
SW[3] => Mux2.IN16
SW[3] => Mux3.IN16
SW[3] => Mux4.IN16
SW[3] => Mux5.IN16
SW[3] => Mux6.IN16
HEX0[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
HEX0[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
HEX0[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
HEX0[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
HEX0[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
HEX0[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
HEX0[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|VGA_Ball|bcd_seven:bcd3
SW[0] => Mux0.IN19
SW[0] => Mux1.IN19
SW[0] => Mux2.IN19
SW[0] => Mux3.IN19
SW[0] => Mux4.IN19
SW[0] => Mux5.IN19
SW[0] => Mux6.IN19
SW[1] => Mux0.IN18
SW[1] => Mux1.IN18
SW[1] => Mux2.IN18
SW[1] => Mux3.IN18
SW[1] => Mux4.IN18
SW[1] => Mux5.IN18
SW[1] => Mux6.IN18
SW[2] => Mux0.IN17
SW[2] => Mux1.IN17
SW[2] => Mux2.IN17
SW[2] => Mux3.IN17
SW[2] => Mux4.IN17
SW[2] => Mux5.IN17
SW[2] => Mux6.IN17
SW[3] => Mux0.IN16
SW[3] => Mux1.IN16
SW[3] => Mux2.IN16
SW[3] => Mux3.IN16
SW[3] => Mux4.IN16
SW[3] => Mux5.IN16
SW[3] => Mux6.IN16
HEX0[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
HEX0[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
HEX0[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
HEX0[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
HEX0[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
HEX0[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
HEX0[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|VGA_Ball|bcd_seven:bcd4
SW[0] => Mux0.IN19
SW[0] => Mux1.IN19
SW[0] => Mux2.IN19
SW[0] => Mux3.IN19
SW[0] => Mux4.IN19
SW[0] => Mux5.IN19
SW[0] => Mux6.IN19
SW[1] => Mux0.IN18
SW[1] => Mux1.IN18
SW[1] => Mux2.IN18
SW[1] => Mux3.IN18
SW[1] => Mux4.IN18
SW[1] => Mux5.IN18
SW[1] => Mux6.IN18
SW[2] => Mux0.IN17
SW[2] => Mux1.IN17
SW[2] => Mux2.IN17
SW[2] => Mux3.IN17
SW[2] => Mux4.IN17
SW[2] => Mux5.IN17
SW[2] => Mux6.IN17
SW[3] => Mux0.IN16
SW[3] => Mux1.IN16
SW[3] => Mux2.IN16
SW[3] => Mux3.IN16
SW[3] => Mux4.IN16
SW[3] => Mux5.IN16
SW[3] => Mux6.IN16
HEX0[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
HEX0[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
HEX0[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
HEX0[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
HEX0[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
HEX0[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
HEX0[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|VGA_Ball|bcd_seven:bcd5
SW[0] => Mux0.IN19
SW[0] => Mux1.IN19
SW[0] => Mux2.IN19
SW[0] => Mux3.IN19
SW[0] => Mux4.IN19
SW[0] => Mux5.IN19
SW[0] => Mux6.IN19
SW[1] => Mux0.IN18
SW[1] => Mux1.IN18
SW[1] => Mux2.IN18
SW[1] => Mux3.IN18
SW[1] => Mux4.IN18
SW[1] => Mux5.IN18
SW[1] => Mux6.IN18
SW[2] => Mux0.IN17
SW[2] => Mux1.IN17
SW[2] => Mux2.IN17
SW[2] => Mux3.IN17
SW[2] => Mux4.IN17
SW[2] => Mux5.IN17
SW[2] => Mux6.IN17
SW[3] => Mux0.IN16
SW[3] => Mux1.IN16
SW[3] => Mux2.IN16
SW[3] => Mux3.IN16
SW[3] => Mux4.IN16
SW[3] => Mux5.IN16
SW[3] => Mux6.IN16
HEX0[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
HEX0[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
HEX0[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
HEX0[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
HEX0[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
HEX0[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
HEX0[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|VGA_Ball|bcd_seven:bcd6
SW[0] => Mux0.IN19
SW[0] => Mux1.IN19
SW[0] => Mux2.IN19
SW[0] => Mux3.IN19
SW[0] => Mux4.IN19
SW[0] => Mux5.IN19
SW[0] => Mux6.IN19
SW[1] => Mux0.IN18
SW[1] => Mux1.IN18
SW[1] => Mux2.IN18
SW[1] => Mux3.IN18
SW[1] => Mux4.IN18
SW[1] => Mux5.IN18
SW[1] => Mux6.IN18
SW[2] => Mux0.IN17
SW[2] => Mux1.IN17
SW[2] => Mux2.IN17
SW[2] => Mux3.IN17
SW[2] => Mux4.IN17
SW[2] => Mux5.IN17
SW[2] => Mux6.IN17
SW[3] => Mux0.IN16
SW[3] => Mux1.IN16
SW[3] => Mux2.IN16
SW[3] => Mux3.IN16
SW[3] => Mux4.IN16
SW[3] => Mux5.IN16
SW[3] => Mux6.IN16
HEX0[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
HEX0[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
HEX0[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
HEX0[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
HEX0[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
HEX0[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
HEX0[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|VGA_Ball|bcd_seven:bcd7
SW[0] => Mux0.IN19
SW[0] => Mux1.IN19
SW[0] => Mux2.IN19
SW[0] => Mux3.IN19
SW[0] => Mux4.IN19
SW[0] => Mux5.IN19
SW[0] => Mux6.IN19
SW[1] => Mux0.IN18
SW[1] => Mux1.IN18
SW[1] => Mux2.IN18
SW[1] => Mux3.IN18
SW[1] => Mux4.IN18
SW[1] => Mux5.IN18
SW[1] => Mux6.IN18
SW[2] => Mux0.IN17
SW[2] => Mux1.IN17
SW[2] => Mux2.IN17
SW[2] => Mux3.IN17
SW[2] => Mux4.IN17
SW[2] => Mux5.IN17
SW[2] => Mux6.IN17
SW[3] => Mux0.IN16
SW[3] => Mux1.IN16
SW[3] => Mux2.IN16
SW[3] => Mux3.IN16
SW[3] => Mux4.IN16
SW[3] => Mux5.IN16
SW[3] => Mux6.IN16
HEX0[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
HEX0[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
HEX0[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
HEX0[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
HEX0[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
HEX0[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
HEX0[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


