
Eg1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000cc  00000000  00000000  00008000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003fd0  000000cc  000000cc  000080cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .ARM.exidx    00000008  0000409c  0000409c  0000c09c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .rodata       000015e4  000040a4  000040a4  0000c0a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .bss          00000368  10000000  00005688  00010000  2**2
                  ALLOC
  5 ._usrstack    00000100  10000368  00005688  00010368  2**0
                  ALLOC
  6 .data         00000010  2007c000  00005688  00014000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  7 .comment      00000070  00000000  00000000  00014010  2**0
                  CONTENTS, READONLY
  8 .ARM.attributes 00000033  00000000  00000000  00014080  2**0
                  CONTENTS, READONLY
  9 .debug_aranges 00000210  00000000  00000000  000140b3  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_info   0000b82b  00000000  00000000  000142c3  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 000024c5  00000000  00000000  0001faee  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   00004cf9  00000000  00000000  00021fb3  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_frame  00001324  00000000  00000000  00026cac  2**2
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    0001198c  00000000  00000000  00027fd0  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_loc    000057e7  00000000  00000000  0003995c  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  000043fc  00000000  00000000  0003f143  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_ranges 00000330  00000000  00000000  0004353f  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

000000cc <CLKPWR_SetPCLKDiv>:
 **********************************************************************/
void CLKPWR_SetPCLKDiv (uint32_t ClkType, uint32_t DivVal)
{
	uint32_t bitpos;

	bitpos = (ClkType < 32) ? (ClkType) : (ClkType - 32);
      cc:	281f      	cmp	r0, #31
 *				- CLKPWR_PCLKSEL_CCLK_DIV_2 : PCLK_peripheral = CCLK/2
 *
 * @return none
 **********************************************************************/
void CLKPWR_SetPCLKDiv (uint32_t ClkType, uint32_t DivVal)
{
      ce:	b510      	push	{r4, lr}
      d0:	4b12      	ldr	r3, [pc, #72]	; (11c <_Minimum_Stack_Size+0x1c>)
      d2:	f04f 0203 	mov.w	r2, #3
	uint32_t bitpos;

	bitpos = (ClkType < 32) ? (ClkType) : (ClkType - 32);
      d6:	d910      	bls.n	fa <CLKPWR_SetPCLKDiv+0x2e>
      d8:	3820      	subs	r0, #32
	}
	/* PCLKSEL1 selected */
	else
	{
		/* Clear two bit at bit position */
		LPC_SC->PCLKSEL1 &= ~(CLKPWR_PCLKSEL_BITMASK(bitpos));
      da:	fa02 f200 	lsl.w	r2, r2, r0

		/* Set two selected bit */
		LPC_SC->PCLKSEL1 |= (CLKPWR_PCLKSEL_SET(bitpos, DivVal));
      de:	fa01 f000 	lsl.w	r0, r1, r0
	}
	/* PCLKSEL1 selected */
	else
	{
		/* Clear two bit at bit position */
		LPC_SC->PCLKSEL1 &= ~(CLKPWR_PCLKSEL_BITMASK(bitpos));
      e2:	f8d3 41ac 	ldr.w	r4, [r3, #428]	; 0x1ac
      e6:	ea24 0202 	bic.w	r2, r4, r2
      ea:	f8c3 21ac 	str.w	r2, [r3, #428]	; 0x1ac

		/* Set two selected bit */
		LPC_SC->PCLKSEL1 |= (CLKPWR_PCLKSEL_SET(bitpos, DivVal));
      ee:	f8d3 21ac 	ldr.w	r2, [r3, #428]	; 0x1ac
      f2:	4310      	orrs	r0, r2
      f4:	f8c3 01ac 	str.w	r0, [r3, #428]	; 0x1ac
      f8:	bd10      	pop	{r4, pc}

	/* PCLKSEL0 selected */
	if (ClkType < 32)
	{
		/* Clear two bit at bit position */
		LPC_SC->PCLKSEL0 &= (~(CLKPWR_PCLKSEL_BITMASK(bitpos)));
      fa:	fa02 f200 	lsl.w	r2, r2, r0

		/* Set two selected bit */
		LPC_SC->PCLKSEL0 |= (CLKPWR_PCLKSEL_SET(bitpos, DivVal));
      fe:	fa01 f100 	lsl.w	r1, r1, r0

	/* PCLKSEL0 selected */
	if (ClkType < 32)
	{
		/* Clear two bit at bit position */
		LPC_SC->PCLKSEL0 &= (~(CLKPWR_PCLKSEL_BITMASK(bitpos)));
     102:	f8d3 41a8 	ldr.w	r4, [r3, #424]	; 0x1a8
     106:	ea24 0202 	bic.w	r2, r4, r2
     10a:	f8c3 21a8 	str.w	r2, [r3, #424]	; 0x1a8

		/* Set two selected bit */
		LPC_SC->PCLKSEL0 |= (CLKPWR_PCLKSEL_SET(bitpos, DivVal));
     10e:	f8d3 21a8 	ldr.w	r2, [r3, #424]	; 0x1a8
     112:	4311      	orrs	r1, r2
     114:	f8c3 11a8 	str.w	r1, [r3, #424]	; 0x1a8
     118:	bd10      	pop	{r4, pc}
     11a:	bf00      	nop
     11c:	400fc000 	.word	0x400fc000

00000120 <CLKPWR_GetPCLKSEL>:
 **********************************************************************/
uint32_t CLKPWR_GetPCLKSEL (uint32_t ClkType)
{
	uint32_t bitpos, retval;

	if (ClkType < 32)
     120:	281f      	cmp	r0, #31
     122:	4b06      	ldr	r3, [pc, #24]	; (13c <CLKPWR_GetPCLKSEL+0x1c>)
     124:	d802      	bhi.n	12c <CLKPWR_GetPCLKSEL+0xc>
	{
		bitpos = ClkType;
		retval = LPC_SC->PCLKSEL0;
     126:	f8d3 11a8 	ldr.w	r1, [r3, #424]	; 0x1a8
     12a:	e002      	b.n	132 <CLKPWR_GetPCLKSEL+0x12>
	}
	else
	{
		bitpos = ClkType - 32;
		retval = LPC_SC->PCLKSEL1;
     12c:	f8d3 11ac 	ldr.w	r1, [r3, #428]	; 0x1ac
		bitpos = ClkType;
		retval = LPC_SC->PCLKSEL0;
	}
	else
	{
		bitpos = ClkType - 32;
     130:	3820      	subs	r0, #32
		retval = LPC_SC->PCLKSEL1;
	}

	retval = CLKPWR_PCLKSEL_GET(bitpos, retval);
     132:	fa21 f000 	lsr.w	r0, r1, r0
	return retval;
}
     136:	f000 0003 	and.w	r0, r0, #3
     13a:	4770      	bx	lr
     13c:	400fc000 	.word	0x400fc000

00000140 <CLKPWR_GetPCLK>:
 **********************************************************************/
uint32_t CLKPWR_GetPCLK (uint32_t ClkType)
{
	uint32_t retval, div;

	retval = SystemCoreClock;
     140:	4b06      	ldr	r3, [pc, #24]	; (15c <CLKPWR_GetPCLK+0x1c>)
				- CLKPWR_PCLKSEL_MC 		: MC

 * @return		Value of Selected Peripheral Clock
 **********************************************************************/
uint32_t CLKPWR_GetPCLK (uint32_t ClkType)
{
     142:	b510      	push	{r4, lr}
	uint32_t retval, div;

	retval = SystemCoreClock;
     144:	681c      	ldr	r4, [r3, #0]
	div = CLKPWR_GetPCLKSEL(ClkType);
     146:	f7ff ffeb 	bl	120 <CLKPWR_GetPCLKSEL>

	switch (div)
     14a:	b118      	cbz	r0, 154 <CLKPWR_GetPCLK+0x14>
	case 2:
		div = 2;
		break;

	case 3:
		div = 8;
     14c:	2803      	cmp	r0, #3
     14e:	bf08      	it	eq
     150:	2008      	moveq	r0, #8
     152:	e000      	b.n	156 <CLKPWR_GetPCLK+0x16>
	div = CLKPWR_GetPCLKSEL(ClkType);

	switch (div)
	{
	case 0:
		div = 4;
     154:	2004      	movs	r0, #4
		break;
	}
	retval /= div;

	return retval;
}
     156:	fbb4 f0f0 	udiv	r0, r4, r0
     15a:	bd10      	pop	{r4, pc}
     15c:	2007c008 	.word	0x2007c008

00000160 <CLKPWR_ConfigPPWR>:
 *
 * @return none
 **********************************************************************/
void CLKPWR_ConfigPPWR (uint32_t PPType, FunctionalState NewState)
{
	if (NewState == ENABLE)
     160:	2901      	cmp	r1, #1
     162:	d108      	bne.n	176 <CLKPWR_ConfigPPWR+0x16>
	{
		LPC_SC->PCONP |= PPType & CLKPWR_PCONP_BITMASK;
     164:	4b09      	ldr	r3, [pc, #36]	; (18c <CLKPWR_ConfigPPWR+0x2c>)
     166:	4a0a      	ldr	r2, [pc, #40]	; (190 <CLKPWR_ConfigPPWR+0x30>)
     168:	f8d3 10c4 	ldr.w	r1, [r3, #196]	; 0xc4
     16c:	4002      	ands	r2, r0
     16e:	430a      	orrs	r2, r1
     170:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
     174:	4770      	bx	lr
	}
	else if (NewState == DISABLE)
     176:	b941      	cbnz	r1, 18a <CLKPWR_ConfigPPWR+0x2a>
	{
		LPC_SC->PCONP &= (~PPType) & CLKPWR_PCONP_BITMASK;
     178:	4a04      	ldr	r2, [pc, #16]	; (18c <CLKPWR_ConfigPPWR+0x2c>)
     17a:	4b05      	ldr	r3, [pc, #20]	; (190 <CLKPWR_ConfigPPWR+0x30>)
     17c:	f8d2 10c4 	ldr.w	r1, [r2, #196]	; 0xc4
     180:	400b      	ands	r3, r1
     182:	ea23 0300 	bic.w	r3, r3, r0
     186:	f8c2 30c4 	str.w	r3, [r2, #196]	; 0xc4
     18a:	4770      	bx	lr
     18c:	400fc000 	.word	0x400fc000
     190:	efeff7de 	.word	0xefeff7de

00000194 <CLKPWR_Sleep>:
 * @param[in]	None
 * @return		None
 **********************************************************************/
void CLKPWR_Sleep(void)
{
	LPC_SC->PCON = 0x00;
     194:	4b02      	ldr	r3, [pc, #8]	; (1a0 <CLKPWR_Sleep+0xc>)
     196:	2200      	movs	r2, #0
     198:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
    Wait For Interrupt is a hint instruction that suspends execution
    until one of a number of events occurs.
 */
__attribute__( ( always_inline ) ) static __INLINE void __WFI(void)
{
  __ASM volatile ("wfi");
     19c:	bf30      	wfi
     19e:	4770      	bx	lr
     1a0:	400fc000 	.word	0x400fc000

000001a4 <CLKPWR_DeepSleep>:
 * @return		None
 **********************************************************************/
void CLKPWR_DeepSleep(void)
{
    /* Deep-Sleep Mode, set SLEEPDEEP bit */
	SCB->SCR = 0x4;
     1a4:	4b04      	ldr	r3, [pc, #16]	; (1b8 <CLKPWR_DeepSleep+0x14>)
	LPC_SC->PCON = 0x8;
     1a6:	4905      	ldr	r1, [pc, #20]	; (1bc <CLKPWR_DeepSleep+0x18>)
 * @return		None
 **********************************************************************/
void CLKPWR_DeepSleep(void)
{
    /* Deep-Sleep Mode, set SLEEPDEEP bit */
	SCB->SCR = 0x4;
     1a8:	2204      	movs	r2, #4
	LPC_SC->PCON = 0x8;
     1aa:	2008      	movs	r0, #8
 * @return		None
 **********************************************************************/
void CLKPWR_DeepSleep(void)
{
    /* Deep-Sleep Mode, set SLEEPDEEP bit */
	SCB->SCR = 0x4;
     1ac:	611a      	str	r2, [r3, #16]
	LPC_SC->PCON = 0x8;
     1ae:	f8c1 00c0 	str.w	r0, [r1, #192]	; 0xc0
     1b2:	bf30      	wfi
     1b4:	4770      	bx	lr
     1b6:	bf00      	nop
     1b8:	e000ed00 	.word	0xe000ed00
     1bc:	400fc000 	.word	0x400fc000

000001c0 <CLKPWR_PowerDown>:
 * @return		None
 **********************************************************************/
void CLKPWR_PowerDown(void)
{
    /* Deep-Sleep Mode, set SLEEPDEEP bit */
	SCB->SCR = 0x4;
     1c0:	4b04      	ldr	r3, [pc, #16]	; (1d4 <CLKPWR_PowerDown+0x14>)
	LPC_SC->PCON = 0x09;
     1c2:	4905      	ldr	r1, [pc, #20]	; (1d8 <CLKPWR_PowerDown+0x18>)
 * @return		None
 **********************************************************************/
void CLKPWR_PowerDown(void)
{
    /* Deep-Sleep Mode, set SLEEPDEEP bit */
	SCB->SCR = 0x4;
     1c4:	2204      	movs	r2, #4
	LPC_SC->PCON = 0x09;
     1c6:	2009      	movs	r0, #9
 * @return		None
 **********************************************************************/
void CLKPWR_PowerDown(void)
{
    /* Deep-Sleep Mode, set SLEEPDEEP bit */
	SCB->SCR = 0x4;
     1c8:	611a      	str	r2, [r3, #16]
	LPC_SC->PCON = 0x09;
     1ca:	f8c1 00c0 	str.w	r0, [r1, #192]	; 0xc0
     1ce:	bf30      	wfi
     1d0:	4770      	bx	lr
     1d2:	bf00      	nop
     1d4:	e000ed00 	.word	0xe000ed00
     1d8:	400fc000 	.word	0x400fc000

000001dc <CLKPWR_DeepPowerDown>:
 * @return		None
 **********************************************************************/
void CLKPWR_DeepPowerDown(void)
{
    /* Deep-Sleep Mode, set SLEEPDEEP bit */
	SCB->SCR = 0x4;
     1dc:	4b04      	ldr	r3, [pc, #16]	; (1f0 <CLKPWR_DeepPowerDown+0x14>)
	LPC_SC->PCON = 0x03;
     1de:	4905      	ldr	r1, [pc, #20]	; (1f4 <CLKPWR_DeepPowerDown+0x18>)
 * @return		None
 **********************************************************************/
void CLKPWR_DeepPowerDown(void)
{
    /* Deep-Sleep Mode, set SLEEPDEEP bit */
	SCB->SCR = 0x4;
     1e0:	2204      	movs	r2, #4
	LPC_SC->PCON = 0x03;
     1e2:	2003      	movs	r0, #3
 * @return		None
 **********************************************************************/
void CLKPWR_DeepPowerDown(void)
{
    /* Deep-Sleep Mode, set SLEEPDEEP bit */
	SCB->SCR = 0x4;
     1e4:	611a      	str	r2, [r3, #16]
	LPC_SC->PCON = 0x03;
     1e6:	f8c1 00c0 	str.w	r0, [r1, #192]	; 0xc0
     1ea:	bf30      	wfi
     1ec:	4770      	bx	lr
     1ee:	bf00      	nop
     1f0:	e000ed00 	.word	0xe000ed00
     1f4:	400fc000 	.word	0x400fc000

000001f8 <EINT3_IRQHandler>:
 * @return		Pointer to GPIO peripheral
 **********************************************************************/
static LPC_GPIO_TypeDef *GPIO_GetPointer(uint8_t portNum)
{
	LPC_GPIO_TypeDef *pGPIO = NULL;

     1f8:	4770      	bx	lr

000001fa <GPIO_SetDir>:
void GPIO_SetValue(uint8_t portNum, uint32_t bitValue)
{
	LPC_GPIO_TypeDef *pGPIO = GPIO_GetPointer(portNum);

	if (pGPIO != NULL) {
		pGPIO->FIOSET = bitValue;
     1fa:	2804      	cmp	r0, #4
     1fc:	d80b      	bhi.n	216 <GPIO_SetDir+0x1c>
     1fe:	4b06      	ldr	r3, [pc, #24]	; (218 <GPIO_SetDir+0x1e>)
     200:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
	}
}

     204:	b138      	cbz	r0, 216 <GPIO_SetDir+0x1c>
/*********************************************************************//**
 * @brief		Clear Value for bits that have output direction on GPIO port.
     206:	b112      	cbz	r2, 20e <GPIO_SetDir+0x14>
 * @param[in]	portNum		Port number value, should be in range from 0 to 4
     208:	6803      	ldr	r3, [r0, #0]
     20a:	4319      	orrs	r1, r3
     20c:	e002      	b.n	214 <GPIO_SetDir+0x1a>
 * @param[in]	bitValue	Value that contains all bits on GPIO to clear,
 * 							in range from 0 to 0xFFFFFFFF.
 * 							example: value 0x5 to clear bit 0 and bit 1.
 * @return		None
     20e:	6802      	ldr	r2, [r0, #0]
     210:	ea22 0101 	bic.w	r1, r2, r1
     214:	6001      	str	r1, [r0, #0]
     216:	4770      	bx	lr
     218:	000040a4 	.word	0x000040a4

0000021c <GPIO_SetValue>:

/*********************************************************************//**
 * @brief		Read Current state on port pin that have input direction of GPIO
 * @param[in]	portNum		Port number to read value, in range from 0 to 4
 * @return		Current value of GPIO port.
 *
     21c:	2804      	cmp	r0, #4
     21e:	d804      	bhi.n	22a <GPIO_SetValue+0xe>
     220:	4b02      	ldr	r3, [pc, #8]	; (22c <GPIO_SetValue+0x10>)
     222:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
 * Note: Return value contain state of each port pin (bit) on that GPIO regardless
 * its direction is input or output.
 **********************************************************************/
     226:	b100      	cbz	r0, 22a <GPIO_SetValue+0xe>
uint32_t GPIO_ReadValue(uint8_t portNum)
     228:	6181      	str	r1, [r0, #24]
     22a:	4770      	bx	lr
     22c:	000040a4 	.word	0x000040a4

00000230 <GPIO_ClearValue>:
 * @param[in]	bitValue	Value that contains all bits on GPIO to enable,
 * 							in range from 0 to 0xFFFFFFFF.
 * @param[in]	edgeState	state of edge, should be:
 * 							- 0: Rising edge
 * 							- 1: Falling edge
 * @return		None
     230:	2804      	cmp	r0, #4
     232:	d804      	bhi.n	23e <GPIO_ClearValue+0xe>
     234:	4b02      	ldr	r3, [pc, #8]	; (240 <GPIO_ClearValue+0x10>)
     236:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
 **********************************************************************/
void GPIO_IntCmd(uint8_t portNum, uint32_t bitValue, uint8_t edgeState)
{
     23a:	b100      	cbz	r0, 23e <GPIO_ClearValue+0xe>
	if((portNum == 0)&&(edgeState == 0))
     23c:	61c1      	str	r1, [r0, #28]
     23e:	4770      	bx	lr
     240:	000040a4 	.word	0x000040a4

00000244 <GPIO_ReadValue>:
	else
		//Error
		while(1);
}

/*********************************************************************//**
     244:	2804      	cmp	r0, #4
     246:	d805      	bhi.n	254 <GPIO_ReadValue+0x10>
     248:	4b03      	ldr	r3, [pc, #12]	; (258 <GPIO_ReadValue+0x14>)
     24a:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
 * @brief		Get GPIO Interrupt Status (just used for P0.0-P0.30, P2.0-P2.13)
 * @param[in]	portNum		Port number to read value, should be: 0 or 2
 * @param[in]	pinNum		Pin number, should be: 0..30(with port 0) and 0..13
     24e:	b110      	cbz	r0, 256 <GPIO_ReadValue+0x12>
 * 							(with port 2)
     250:	6940      	ldr	r0, [r0, #20]
     252:	4770      	bx	lr
 * @param[in]	edgeState	state of edge, should be:
 * 							- 0: Rising edge
 * 							- 1: Falling edge
     254:	2000      	movs	r0, #0
 * @return		Bool	could be:
     256:	4770      	bx	lr
     258:	000040a4 	.word	0x000040a4

0000025c <GPIO_IntCmd>:
		return ((FunctionalState)(((LPC_GPIOINT->IO2IntStatR)>>pinNum)& 0x1));
	else if ((portNum == 0) && (edgeState == 1))//Falling Edge
		return ((FunctionalState)(((LPC_GPIOINT->IO0IntStatF)>>pinNum)& 0x1));
	else if ((portNum == 2) && (edgeState == 1))
		return ((FunctionalState)(((LPC_GPIOINT->IO2IntStatF)>>pinNum)& 0x1));
	else
     25c:	b918      	cbnz	r0, 266 <GPIO_IntCmd+0xa>
     25e:	b942      	cbnz	r2, 272 <GPIO_IntCmd+0x16>
		//Error
     260:	4b09      	ldr	r3, [pc, #36]	; (288 <GPIO_IntCmd+0x2c>)
     262:	6119      	str	r1, [r3, #16]
     264:	4770      	bx	lr
		while(1);
     266:	2802      	cmp	r0, #2
     268:	d10d      	bne.n	286 <GPIO_IntCmd+0x2a>
     26a:	b93a      	cbnz	r2, 27c <GPIO_IntCmd+0x20>
}
     26c:	4806      	ldr	r0, [pc, #24]	; (288 <GPIO_IntCmd+0x2c>)
     26e:	6301      	str	r1, [r0, #48]	; 0x30
     270:	4770      	bx	lr
/*********************************************************************//**
     272:	2a01      	cmp	r2, #1
     274:	d107      	bne.n	286 <GPIO_IntCmd+0x2a>
 * @brief		Clear GPIO interrupt (just used for P0.0-P0.30, P2.0-P2.13)
     276:	4a04      	ldr	r2, [pc, #16]	; (288 <GPIO_IntCmd+0x2c>)
     278:	6151      	str	r1, [r2, #20]
     27a:	4770      	bx	lr
 * @param[in]	portNum		Port number to read value, should be: 0 or 2
     27c:	2a01      	cmp	r2, #1
     27e:	d102      	bne.n	286 <GPIO_IntCmd+0x2a>
 * @param[in]	bitValue	Value that contains all bits on GPIO to enable,
     280:	4b01      	ldr	r3, [pc, #4]	; (288 <GPIO_IntCmd+0x2c>)
     282:	6359      	str	r1, [r3, #52]	; 0x34
     284:	4770      	bx	lr
     286:	e7fe      	b.n	286 <GPIO_IntCmd+0x2a>
     288:	40028080 	.word	0x40028080

0000028c <GPIO_GetIntStatus>:
/* Stub function for FIO (word-accessible) style */

/**
 * @brief The same with GPIO_SetDir()
 */
void FIO_SetDir(uint8_t portNum, uint32_t bitValue, uint8_t dir)
     28c:	b918      	cbnz	r0, 296 <GPIO_GetIntStatus+0xa>
     28e:	b942      	cbnz	r2, 2a2 <GPIO_GetIntStatus+0x16>
{
     290:	480b      	ldr	r0, [pc, #44]	; (2c0 <GPIO_GetIntStatus+0x34>)
     292:	6840      	ldr	r0, [r0, #4]
     294:	e00e      	b.n	2b4 <GPIO_GetIntStatus+0x28>
	GPIO_SetDir(portNum, bitValue, dir);
     296:	2802      	cmp	r0, #2
     298:	d111      	bne.n	2be <GPIO_GetIntStatus+0x32>
     29a:	b93a      	cbnz	r2, 2ac <GPIO_GetIntStatus+0x20>
}
     29c:	4a08      	ldr	r2, [pc, #32]	; (2c0 <GPIO_GetIntStatus+0x34>)
     29e:	6a50      	ldr	r0, [r2, #36]	; 0x24
     2a0:	e008      	b.n	2b4 <GPIO_GetIntStatus+0x28>

     2a2:	2a01      	cmp	r2, #1
     2a4:	d10b      	bne.n	2be <GPIO_GetIntStatus+0x32>
/**
     2a6:	4b06      	ldr	r3, [pc, #24]	; (2c0 <GPIO_GetIntStatus+0x34>)
     2a8:	6898      	ldr	r0, [r3, #8]
     2aa:	e003      	b.n	2b4 <GPIO_GetIntStatus+0x28>
 * @brief The same with GPIO_SetValue()
     2ac:	2a01      	cmp	r2, #1
     2ae:	d106      	bne.n	2be <GPIO_GetIntStatus+0x32>
 */
     2b0:	4b03      	ldr	r3, [pc, #12]	; (2c0 <GPIO_GetIntStatus+0x34>)
     2b2:	6a98      	ldr	r0, [r3, #40]	; 0x28
     2b4:	fa20 f101 	lsr.w	r1, r0, r1
     2b8:	f001 0001 	and.w	r0, r1, #1
     2bc:	4770      	bx	lr
     2be:	e7fe      	b.n	2be <GPIO_GetIntStatus+0x32>
     2c0:	40028080 	.word	0x40028080

000002c4 <GPIO_ClearInt>:
void FIO_ClearValue(uint8_t portNum, uint32_t bitValue)
{
	GPIO_ClearValue(portNum, bitValue);
}

/**
     2c4:	b910      	cbnz	r0, 2cc <GPIO_ClearInt+0x8>
 * @brief The same with GPIO_ReadValue()
     2c6:	4804      	ldr	r0, [pc, #16]	; (2d8 <GPIO_ClearInt+0x14>)
     2c8:	60c1      	str	r1, [r0, #12]
     2ca:	4770      	bx	lr
 */
     2cc:	2802      	cmp	r0, #2
     2ce:	d102      	bne.n	2d6 <GPIO_ClearInt+0x12>
uint32_t FIO_ReadValue(uint8_t portNum)
     2d0:	4b01      	ldr	r3, [pc, #4]	; (2d8 <GPIO_ClearInt+0x14>)
     2d2:	62d9      	str	r1, [r3, #44]	; 0x2c
     2d4:	4770      	bx	lr
     2d6:	e7fe      	b.n	2d6 <GPIO_ClearInt+0x12>
     2d8:	40028080 	.word	0x40028080

000002dc <FIO_SetDir>:
{
	GPIO_IntCmd(portNum, bitValue, edgeState);
}

/**
 * @brief The same with GPIO_GetIntStatus()
     2dc:	f7ff bf8d 	b.w	1fa <GPIO_SetDir>

000002e0 <FIO_SetValue>:
{
	return (GPIO_GetIntStatus(portNum, pinNum, edgeState));
}

/**
 * @brief The same with GPIO_ClearInt()
     2e0:	f7ff bf9c 	b.w	21c <GPIO_SetValue>

000002e4 <FIO_ClearValue>:
{
	GPIO_ClearInt(portNum, bitValue);
}
/*********************************************************************//**
 * @brief		Set mask value for bits in FIO port
 * @param[in]	portNum		Port number, in range from 0 to 4
     2e4:	f7ff bfa4 	b.w	230 <GPIO_ClearValue>

000002e8 <FIO_ReadValue>:
 * @param[in]	maskValue	Mask value contains state value for each bit:
 * 							- 0: not mask.
 * 							- 1: mask.
 * @return		None
 *
 * Note:
     2e8:	f7ff bfac 	b.w	244 <GPIO_ReadValue>

000002ec <FIO_IntCmd>:
 * - After executing this function, in mask register, value '0' on each bit
 * enables an access to the corresponding physical pin via a read or write access,
 * while value '1' on bit (masked) that corresponding pin will not be changed
 * with write access and if read, will not be reflected in the updated pin.
 **********************************************************************/
void FIO_SetMask(uint8_t portNum, uint32_t bitValue, uint8_t maskValue)
     2ec:	f7ff bfb6 	b.w	25c <GPIO_IntCmd>

000002f0 <FIO_GetIntStatus>:
	if(pFIO != NULL) {
		// Mask
		if (maskValue){
			pFIO->FIOMASK |= bitValue;
		}
		// Un-mask
     2f0:	f7ff bfcc 	b.w	28c <GPIO_GetIntStatus>

000002f4 <FIO_ClearInt>:
		}
	}
}


/* FIO halfword accessible ------------------------------------------------------------- */
     2f4:	f7ff bfe6 	b.w	2c4 <GPIO_ClearInt>

000002f8 <FIO_SetMask>:
void FIO_HalfWordSetDir(uint8_t portNum, uint8_t halfwordNum, uint16_t bitValue, uint8_t dir)
{
	GPIO_HalfWord_TypeDef *pFIO = FIO_HalfWordGetPointer(portNum);
	if(pFIO != NULL) {
		// Output direction
		if (dir) {
     2f8:	2804      	cmp	r0, #4
     2fa:	d80b      	bhi.n	314 <FIO_SetMask+0x1c>
     2fc:	4b06      	ldr	r3, [pc, #24]	; (318 <FIO_SetMask+0x20>)
     2fe:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
			// Upper
			if(halfwordNum) {
     302:	b138      	cbz	r0, 314 <FIO_SetMask+0x1c>
				pFIO->FIODIRU |= bitValue;
			}
     304:	b112      	cbz	r2, 30c <FIO_SetMask+0x14>
			// lower
     306:	6903      	ldr	r3, [r0, #16]
     308:	4319      	orrs	r1, r3
     30a:	e002      	b.n	312 <FIO_SetMask+0x1a>
			else {
				pFIO->FIODIRL |= bitValue;
			}
		}
     30c:	6902      	ldr	r2, [r0, #16]
     30e:	ea22 0101 	bic.w	r1, r2, r1
     312:	6101      	str	r1, [r0, #16]
     314:	4770      	bx	lr
     316:	bf00      	nop
     318:	000040a4 	.word	0x000040a4

0000031c <FIO_HalfWordSetDir>:
 * @param[in]	portNum		Port number, in range from 0 to 4
 * @param[in]	halfwordNum	HalfWord part number, should be 0 (lower) or 1(upper)
 * @param[in]	bitValue	Value that contains all bits in to set,
 * 							in range from 0 to 0xFFFF.
 * @param[in]	maskValue	Mask value contains state value for each bit:
 * 					- 0: not mask.
     31c:	2804      	cmp	r0, #4
     31e:	b510      	push	{r4, lr}
     320:	d819      	bhi.n	356 <FIO_HalfWordSetDir+0x3a>
     322:	4c0d      	ldr	r4, [pc, #52]	; (358 <FIO_HalfWordSetDir+0x3c>)
     324:	eb04 0080 	add.w	r0, r4, r0, lsl #2
     328:	6940      	ldr	r0, [r0, #20]
 * 					- 1: mask.
 * @return		None
     32a:	b1a0      	cbz	r0, 356 <FIO_HalfWordSetDir+0x3a>
 *
 * Note:
     32c:	b143      	cbz	r3, 340 <FIO_HalfWordSetDir+0x24>
 * - All remaining bits that are not activated in bitValue (value '0')
 * will not be effected by this function.
     32e:	b119      	cbz	r1, 338 <FIO_HalfWordSetDir+0x1c>
 * - After executing this function, in mask register, value '0' on each bit
     330:	8843      	ldrh	r3, [r0, #2]
     332:	b299      	uxth	r1, r3
     334:	430a      	orrs	r2, r1
     336:	e008      	b.n	34a <FIO_HalfWordSetDir+0x2e>
 * enables an access to the corresponding physical pin via a read or write access,
 * while value '1' on bit (masked) that corresponding pin will not be changed
 * with write access and if read, will not be reflected in the updated pin.
 **********************************************************************/
     338:	8803      	ldrh	r3, [r0, #0]
     33a:	b299      	uxth	r1, r3
     33c:	430a      	orrs	r2, r1
     33e:	e009      	b.n	354 <FIO_HalfWordSetDir+0x38>
     340:	43d2      	mvns	r2, r2
void FIO_HalfWordSetMask(uint8_t portNum, uint8_t halfwordNum, uint16_t bitValue, uint8_t maskValue)
{
	GPIO_HalfWord_TypeDef *pFIO = FIO_HalfWordGetPointer(portNum);
	if(pFIO != NULL) {
		// Mask
		if (maskValue){
     342:	b121      	cbz	r1, 34e <FIO_HalfWordSetDir+0x32>
			// Upper
     344:	8843      	ldrh	r3, [r0, #2]
     346:	b299      	uxth	r1, r3
     348:	400a      	ands	r2, r1
     34a:	8042      	strh	r2, [r0, #2]
     34c:	bd10      	pop	{r4, pc}
			if(halfwordNum) {
				pFIO->FIOMASKU |= bitValue;
			}
			// lower
     34e:	8803      	ldrh	r3, [r0, #0]
     350:	b299      	uxth	r1, r3
     352:	400a      	ands	r2, r1
     354:	8002      	strh	r2, [r0, #0]
     356:	bd10      	pop	{r4, pc}
     358:	000040a4 	.word	0x000040a4

0000035c <FIO_HalfWordSetMask>:
 * @param[in]	portNum		Port number, in range from 0 to 4
 * @param[in]	halfwordNum	HalfWord part number, should be 0 (lower) or 1(upper)
 * @param[in]	bitValue	Value that contains all bits in to set,
 * 							in range from 0 to 0xFFFF.
 * @return		None
 *
     35c:	2804      	cmp	r0, #4
     35e:	b510      	push	{r4, lr}
     360:	d819      	bhi.n	396 <FIO_HalfWordSetMask+0x3a>
     362:	4c0d      	ldr	r4, [pc, #52]	; (398 <FIO_HalfWordSetMask+0x3c>)
     364:	eb04 0080 	add.w	r0, r4, r0, lsl #2
     368:	6940      	ldr	r0, [r0, #20]
 * Note:
 * - For all bits that has been set as input direction, this function will
     36a:	b1a0      	cbz	r0, 396 <FIO_HalfWordSetMask+0x3a>
 * not effect.
 * - For all remaining bits that are not activated in bitValue (value '0')
     36c:	b143      	cbz	r3, 380 <FIO_HalfWordSetMask+0x24>
 * will not be effected by this function.
 **********************************************************************/
     36e:	b119      	cbz	r1, 378 <FIO_HalfWordSetMask+0x1c>
void FIO_HalfWordSetValue(uint8_t portNum, uint8_t halfwordNum, uint16_t bitValue)
     370:	8a43      	ldrh	r3, [r0, #18]
     372:	b299      	uxth	r1, r3
     374:	430a      	orrs	r2, r1
     376:	e008      	b.n	38a <FIO_HalfWordSetMask+0x2e>
{
	GPIO_HalfWord_TypeDef *pFIO = FIO_HalfWordGetPointer(portNum);
	if(pFIO != NULL) {
		// Upper
     378:	8a03      	ldrh	r3, [r0, #16]
     37a:	b299      	uxth	r1, r3
     37c:	430a      	orrs	r2, r1
     37e:	e009      	b.n	394 <FIO_HalfWordSetMask+0x38>
     380:	43d2      	mvns	r2, r2
		if(halfwordNum) {
			pFIO->FIOSETU = bitValue;
		}
		// lower
		else {
			pFIO->FIOSETL = bitValue;
     382:	b121      	cbz	r1, 38e <FIO_HalfWordSetMask+0x32>
		}
     384:	8a43      	ldrh	r3, [r0, #18]
     386:	b299      	uxth	r1, r3
     388:	400a      	ands	r2, r1
     38a:	8242      	strh	r2, [r0, #18]
     38c:	bd10      	pop	{r4, pc}
	}
}


     38e:	8a03      	ldrh	r3, [r0, #16]
     390:	b299      	uxth	r1, r3
     392:	400a      	ands	r2, r1
     394:	8202      	strh	r2, [r0, #16]
     396:	bd10      	pop	{r4, pc}
     398:	000040a4 	.word	0x000040a4

0000039c <FIO_HalfWordSetValue>:
	GPIO_HalfWord_TypeDef *pFIO = FIO_HalfWordGetPointer(portNum);
	if(pFIO != NULL) {
		// Upper
		if(halfwordNum) {
			pFIO->FIOCLRU = bitValue;
		}
     39c:	2804      	cmp	r0, #4
     39e:	d808      	bhi.n	3b2 <FIO_HalfWordSetValue+0x16>
     3a0:	4b04      	ldr	r3, [pc, #16]	; (3b4 <FIO_HalfWordSetValue+0x18>)
     3a2:	eb03 0080 	add.w	r0, r3, r0, lsl #2
     3a6:	6943      	ldr	r3, [r0, #20]
		// lower
		else {
     3a8:	b11b      	cbz	r3, 3b2 <FIO_HalfWordSetValue+0x16>
			pFIO->FIOCLRL = bitValue;
		}
     3aa:	b109      	cbz	r1, 3b0 <FIO_HalfWordSetValue+0x14>
	}
     3ac:	835a      	strh	r2, [r3, #26]
     3ae:	4770      	bx	lr
}


/*********************************************************************//**
     3b0:	831a      	strh	r2, [r3, #24]
     3b2:	4770      	bx	lr
     3b4:	000040a4 	.word	0x000040a4

000003b8 <FIO_HalfWordClearValue>:
		}
		// lower
		else {
			return (pFIO->FIOPINL);
		}
	}
     3b8:	2804      	cmp	r0, #4
     3ba:	d808      	bhi.n	3ce <FIO_HalfWordClearValue+0x16>
     3bc:	4b04      	ldr	r3, [pc, #16]	; (3d0 <FIO_HalfWordClearValue+0x18>)
     3be:	eb03 0080 	add.w	r0, r3, r0, lsl #2
     3c2:	6943      	ldr	r3, [r0, #20]
	return (0);
}
     3c4:	b11b      	cbz	r3, 3ce <FIO_HalfWordClearValue+0x16>


     3c6:	b109      	cbz	r1, 3cc <FIO_HalfWordClearValue+0x14>
/* FIO Byte accessible ------------------------------------------------------------ */
     3c8:	83da      	strh	r2, [r3, #30]
     3ca:	4770      	bx	lr

/*********************************************************************//**
 * @brief		Set direction for FIO port in byte accessible style
 * @param[in]	portNum		Port number, in range from 0 to 4
     3cc:	839a      	strh	r2, [r3, #28]
     3ce:	4770      	bx	lr
     3d0:	000040a4 	.word	0x000040a4

000003d4 <FIO_HalfWordReadValue>:
 **********************************************************************/
void FIO_ByteSetDir(uint8_t portNum, uint8_t byteNum, uint8_t bitValue, uint8_t dir)
{
	GPIO_Byte_TypeDef *pFIO = FIO_ByteGetPointer(portNum);
	if(pFIO != NULL) {
		// Output direction
     3d4:	2804      	cmp	r0, #4
     3d6:	d80a      	bhi.n	3ee <FIO_HalfWordReadValue+0x1a>
     3d8:	4b06      	ldr	r3, [pc, #24]	; (3f4 <FIO_HalfWordReadValue+0x20>)
     3da:	eb03 0080 	add.w	r0, r3, r0, lsl #2
     3de:	6940      	ldr	r0, [r0, #20]
		if (dir) {
			if (byteNum <= 3) {
     3e0:	b130      	cbz	r0, 3f0 <FIO_HalfWordReadValue+0x1c>
				pFIO->FIODIR[byteNum] |= bitValue;
			}
     3e2:	b109      	cbz	r1, 3e8 <FIO_HalfWordReadValue+0x14>
		}
     3e4:	8ac1      	ldrh	r1, [r0, #22]
     3e6:	e000      	b.n	3ea <FIO_HalfWordReadValue+0x16>
		// Input direction
		else {
			if (byteNum <= 3) {
				pFIO->FIODIR[byteNum] &= ~bitValue;
     3e8:	8a81      	ldrh	r1, [r0, #20]
     3ea:	b288      	uxth	r0, r1
     3ec:	4770      	bx	lr
			}
		}
	}
     3ee:	2000      	movs	r0, #0
}
     3f0:	4770      	bx	lr
     3f2:	bf00      	nop
     3f4:	000040a4 	.word	0x000040a4

000003f8 <FIO_ByteSetDir>:
 * will not be effected by this function.
 * - After executing this function, in mask register, value '0' on each bit
 * enables an access to the corresponding physical pin via a read or write access,
 * while value '1' on bit (masked) that corresponding pin will not be changed
 * with write access and if read, will not be reflected in the updated pin.
 **********************************************************************/
     3f8:	2804      	cmp	r0, #4
     3fa:	b510      	push	{r4, lr}
     3fc:	d810      	bhi.n	420 <FIO_ByteSetDir+0x28>
     3fe:	4c09      	ldr	r4, [pc, #36]	; (424 <FIO_ByteSetDir+0x2c>)
     400:	eb04 0080 	add.w	r0, r4, r0, lsl #2
     404:	6a80      	ldr	r0, [r0, #40]	; 0x28
void FIO_ByteSetMask(uint8_t portNum, uint8_t byteNum, uint8_t bitValue, uint8_t maskValue)
{
     406:	b158      	cbz	r0, 420 <FIO_ByteSetDir+0x28>
	GPIO_Byte_TypeDef *pFIO = FIO_ByteGetPointer(portNum);
	if(pFIO != NULL) {
     408:	b123      	cbz	r3, 414 <FIO_ByteSetDir+0x1c>
		// Mask
     40a:	2903      	cmp	r1, #3
     40c:	d808      	bhi.n	420 <FIO_ByteSetDir+0x28>
		if (maskValue) {
     40e:	5c43      	ldrb	r3, [r0, r1]
     410:	431a      	orrs	r2, r3
     412:	e004      	b.n	41e <FIO_ByteSetDir+0x26>
			if (byteNum <= 3) {
				pFIO->FIOMASK[byteNum] |= bitValue;
			}
		}
		// Un-mask
     414:	2903      	cmp	r1, #3
     416:	d803      	bhi.n	420 <FIO_ByteSetDir+0x28>
		else {
     418:	5c43      	ldrb	r3, [r0, r1]
     41a:	ea23 0202 	bic.w	r2, r3, r2
     41e:	5442      	strb	r2, [r0, r1]
     420:	bd10      	pop	{r4, pc}
     422:	bf00      	nop
     424:	000040a4 	.word	0x000040a4

00000428 <FIO_ByteSetMask>:
 * will not be effected by this function.
 **********************************************************************/
void FIO_ByteSetValue(uint8_t portNum, uint8_t byteNum, uint8_t bitValue)
{
	GPIO_Byte_TypeDef *pFIO = FIO_ByteGetPointer(portNum);
	if (pFIO != NULL) {
     428:	2804      	cmp	r0, #4
     42a:	b510      	push	{r4, lr}
     42c:	d812      	bhi.n	454 <FIO_ByteSetMask+0x2c>
     42e:	4c0a      	ldr	r4, [pc, #40]	; (458 <FIO_ByteSetMask+0x30>)
     430:	eb04 0080 	add.w	r0, r4, r0, lsl #2
     434:	6a80      	ldr	r0, [r0, #40]	; 0x28
		if (byteNum <= 3){
			pFIO->FIOSET[byteNum] = bitValue;
     436:	b168      	cbz	r0, 454 <FIO_ByteSetMask+0x2c>
		}
	}
     438:	b12b      	cbz	r3, 446 <FIO_ByteSetMask+0x1e>
}
     43a:	2903      	cmp	r1, #3
     43c:	d80a      	bhi.n	454 <FIO_ByteSetMask+0x2c>

     43e:	1841      	adds	r1, r0, r1
     440:	7c08      	ldrb	r0, [r1, #16]
     442:	4302      	orrs	r2, r0
     444:	e005      	b.n	452 <FIO_ByteSetMask+0x2a>

/*********************************************************************//**
 * @brief		Clear bits for FIO port in byte accessible style
 * @param[in]	portNum		Port number, in range from 0 to 4
 * @param[in]	byteNum		Byte part number, should be in range from 0 to 3
     446:	2903      	cmp	r1, #3
     448:	d804      	bhi.n	454 <FIO_ByteSetMask+0x2c>
 * @param[in]	bitValue	Value that contains all bits in to clear,
     44a:	1841      	adds	r1, r0, r1
     44c:	7c0b      	ldrb	r3, [r1, #16]
     44e:	ea23 0202 	bic.w	r2, r3, r2
     452:	740a      	strb	r2, [r1, #16]
     454:	bd10      	pop	{r4, pc}
     456:	bf00      	nop
     458:	000040a4 	.word	0x000040a4

0000045c <FIO_ByteSetValue>:
	}
}


/*********************************************************************//**
 * @brief		Read Current state on port pin that have input direction of GPIO
     45c:	2804      	cmp	r0, #4
     45e:	d808      	bhi.n	472 <FIO_ByteSetValue+0x16>
     460:	4b04      	ldr	r3, [pc, #16]	; (474 <FIO_ByteSetValue+0x18>)
     462:	eb03 0080 	add.w	r0, r3, r0, lsl #2
     466:	6a83      	ldr	r3, [r0, #40]	; 0x28
 * 				in byte accessible style.
 * @param[in]	portNum		Port number, in range from 0 to 4
     468:	b11b      	cbz	r3, 472 <FIO_ByteSetValue+0x16>
 * @param[in]	byteNum		Byte part number, should be in range from 0 to 3
     46a:	2903      	cmp	r1, #3
 * @return		Current value of FIO port pin of specified byte part.
     46c:	bf9c      	itt	ls
     46e:	1859      	addls	r1, r3, r1
     470:	760a      	strbls	r2, [r1, #24]
     472:	4770      	bx	lr
     474:	000040a4 	.word	0x000040a4

00000478 <FIO_ByteClearValue>:
 * @}
 */


/**
 * @}
     478:	2804      	cmp	r0, #4
     47a:	d808      	bhi.n	48e <FIO_ByteClearValue+0x16>
     47c:	4b04      	ldr	r3, [pc, #16]	; (490 <FIO_ByteClearValue+0x18>)
     47e:	eb03 0080 	add.w	r0, r3, r0, lsl #2
     482:	6a83      	ldr	r3, [r0, #40]	; 0x28
 */

     484:	b11b      	cbz	r3, 48e <FIO_ByteClearValue+0x16>
/* --------------------------------- End Of File ------------------------------ */
     486:	2903      	cmp	r1, #3
     488:	bf9c      	itt	ls
     48a:	1859      	addls	r1, r3, r1
     48c:	770a      	strbls	r2, [r1, #28]
     48e:	4770      	bx	lr
     490:	000040a4 	.word	0x000040a4

00000494 <FIO_ByteReadValue>:
     494:	2804      	cmp	r0, #4
     496:	d809      	bhi.n	4ac <FIO_ByteReadValue+0x18>
     498:	4b05      	ldr	r3, [pc, #20]	; (4b0 <FIO_ByteReadValue+0x1c>)
     49a:	eb03 0080 	add.w	r0, r3, r0, lsl #2
     49e:	6a80      	ldr	r0, [r0, #40]	; 0x28
     4a0:	b128      	cbz	r0, 4ae <FIO_ByteReadValue+0x1a>
     4a2:	2903      	cmp	r1, #3
     4a4:	d802      	bhi.n	4ac <FIO_ByteReadValue+0x18>
     4a6:	1841      	adds	r1, r0, r1
     4a8:	7d08      	ldrb	r0, [r1, #20]
     4aa:	4770      	bx	lr
     4ac:	2000      	movs	r0, #0
     4ae:	4770      	bx	lr
     4b0:	000040a4 	.word	0x000040a4

000004b4 <I2C_getNum>:
     4b4:	4b09      	ldr	r3, [pc, #36]	; (4dc <I2C_getNum+0x28>)
     4b6:	4298      	cmp	r0, r3
     4b8:	d00b      	beq.n	4d2 <I2C_getNum+0x1e>
     4ba:	f503 2180 	add.w	r1, r3, #262144	; 0x40000
     4be:	4288      	cmp	r0, r1
     4c0:	d009      	beq.n	4d6 <I2C_getNum+0x22>
     4c2:	f501 2288 	add.w	r2, r1, #278528	; 0x44000
     4c6:	4290      	cmp	r0, r2
     4c8:	bf14      	ite	ne
     4ca:	f04f 30ff 	movne.w	r0, #4294967295
     4ce:	2002      	moveq	r0, #2
     4d0:	4770      	bx	lr
     4d2:	2000      	movs	r0, #0
     4d4:	4770      	bx	lr
     4d6:	2001      	movs	r0, #1
     4d8:	4770      	bx	lr
     4da:	bf00      	nop
     4dc:	4001c000 	.word	0x4001c000

000004e0 <I2C_SendByte>:
     4e0:	6803      	ldr	r3, [r0, #0]
     4e2:	069a      	lsls	r2, r3, #26
     4e4:	d501      	bpl.n	4ea <I2C_SendByte+0xa>
     4e6:	2220      	movs	r2, #32
     4e8:	6182      	str	r2, [r0, #24]
     4ea:	6081      	str	r1, [r0, #8]
     4ec:	2108      	movs	r1, #8
     4ee:	6181      	str	r1, [r0, #24]
     4f0:	6803      	ldr	r3, [r0, #0]
     4f2:	071b      	lsls	r3, r3, #28
     4f4:	d5fc      	bpl.n	4f0 <I2C_SendByte+0x10>
     4f6:	6840      	ldr	r0, [r0, #4]
     4f8:	f000 00f8 	and.w	r0, r0, #248	; 0xf8
     4fc:	4770      	bx	lr

000004fe <Buffer_Init>:
     4fe:	2300      	movs	r3, #0
     500:	4904      	ldr	r1, [pc, #16]	; (514 <Buffer_Init+0x16>)
     502:	4805      	ldr	r0, [pc, #20]	; (518 <Buffer_Init+0x1a>)
     504:	2200      	movs	r2, #0
     506:	545a      	strb	r2, [r3, r1]
     508:	541a      	strb	r2, [r3, r0]
     50a:	3301      	adds	r3, #1
     50c:	2b40      	cmp	r3, #64	; 0x40
     50e:	d1f7      	bne.n	500 <Buffer_Init+0x2>
     510:	4770      	bx	lr
     512:	bf00      	nop
     514:	1000028c 	.word	0x1000028c
     518:	10000038 	.word	0x10000038

0000051c <I2C_Init>:
     51c:	b538      	push	{r3, r4, r5, lr}
     51e:	4b1b      	ldr	r3, [pc, #108]	; (58c <I2C_Init+0x70>)
     520:	4604      	mov	r4, r0
     522:	4298      	cmp	r0, r3
     524:	460d      	mov	r5, r1
     526:	d109      	bne.n	53c <I2C_Init+0x20>
     528:	2080      	movs	r0, #128	; 0x80
     52a:	2101      	movs	r1, #1
     52c:	f7ff fe18 	bl	160 <CLKPWR_ConfigPPWR>
     530:	200e      	movs	r0, #14
     532:	2102      	movs	r1, #2
     534:	f7ff fdca 	bl	cc <CLKPWR_SetPCLKDiv>
     538:	200e      	movs	r0, #14
     53a:	e01a      	b.n	572 <I2C_Init+0x56>
     53c:	4814      	ldr	r0, [pc, #80]	; (590 <I2C_Init+0x74>)
     53e:	4284      	cmp	r4, r0
     540:	d10a      	bne.n	558 <I2C_Init+0x3c>
     542:	f44f 2000 	mov.w	r0, #524288	; 0x80000
     546:	2101      	movs	r1, #1
     548:	f7ff fe0a 	bl	160 <CLKPWR_ConfigPPWR>
     54c:	2026      	movs	r0, #38	; 0x26
     54e:	2102      	movs	r1, #2
     550:	f7ff fdbc 	bl	cc <CLKPWR_SetPCLKDiv>
     554:	2026      	movs	r0, #38	; 0x26
     556:	e00c      	b.n	572 <I2C_Init+0x56>
     558:	490e      	ldr	r1, [pc, #56]	; (594 <I2C_Init+0x78>)
     55a:	428c      	cmp	r4, r1
     55c:	d114      	bne.n	588 <I2C_Init+0x6c>
     55e:	f04f 6080 	mov.w	r0, #67108864	; 0x4000000
     562:	2101      	movs	r1, #1
     564:	f7ff fdfc 	bl	160 <CLKPWR_ConfigPPWR>
     568:	2034      	movs	r0, #52	; 0x34
     56a:	2102      	movs	r1, #2
     56c:	f7ff fdae 	bl	cc <CLKPWR_SetPCLKDiv>
     570:	2034      	movs	r0, #52	; 0x34
     572:	f7ff fde5 	bl	140 <CLKPWR_GetPCLK>
     576:	fbb0 f2f5 	udiv	r2, r0, r5
     57a:	0853      	lsrs	r3, r2, #1
     57c:	6123      	str	r3, [r4, #16]
     57e:	6920      	ldr	r0, [r4, #16]
     580:	1a11      	subs	r1, r2, r0
     582:	2264      	movs	r2, #100	; 0x64
     584:	6161      	str	r1, [r4, #20]
     586:	61a2      	str	r2, [r4, #24]
     588:	bd38      	pop	{r3, r4, r5, pc}
     58a:	bf00      	nop
     58c:	4001c000 	.word	0x4001c000
     590:	4005c000 	.word	0x4005c000
     594:	400a0000 	.word	0x400a0000

00000598 <I2C_Config>:
     598:	4b12      	ldr	r3, [pc, #72]	; (5e4 <I2C_Config+0x4c>)
     59a:	b513      	push	{r0, r1, r4, lr}
     59c:	4298      	cmp	r0, r3
     59e:	d116      	bne.n	5ce <I2C_Config+0x36>
     5a0:	2000      	movs	r0, #0
     5a2:	ac02      	add	r4, sp, #8
     5a4:	f88d 0004 	strb.w	r0, [sp, #4]
     5a8:	f88d 0003 	strb.w	r0, [sp, #3]
     5ac:	2201      	movs	r2, #1
     5ae:	211b      	movs	r1, #27
     5b0:	f804 0d08 	strb.w	r0, [r4, #-8]!
     5b4:	4668      	mov	r0, sp
     5b6:	f88d 2002 	strb.w	r2, [sp, #2]
     5ba:	f88d 1001 	strb.w	r1, [sp, #1]
     5be:	f000 fbcd 	bl	d5c <PINSEL_ConfigPin>
     5c2:	231c      	movs	r3, #28
     5c4:	4668      	mov	r0, sp
     5c6:	f88d 3001 	strb.w	r3, [sp, #1]
     5ca:	f000 fbc7 	bl	d5c <PINSEL_ConfigPin>
     5ce:	4c05      	ldr	r4, [pc, #20]	; (5e4 <I2C_Config+0x4c>)
     5d0:	4905      	ldr	r1, [pc, #20]	; (5e8 <I2C_Config+0x50>)
     5d2:	4620      	mov	r0, r4
     5d4:	f7ff ffa2 	bl	51c <I2C_Init>
     5d8:	f7ff ff91 	bl	4fe <Buffer_Init>
     5dc:	2040      	movs	r0, #64	; 0x40
     5de:	6020      	str	r0, [r4, #0]
     5e0:	bd1c      	pop	{r2, r3, r4, pc}
     5e2:	bf00      	nop
     5e4:	4001c000 	.word	0x4001c000
     5e8:	00030d40 	.word	0x00030d40

000005ec <I2C_DeInit>:
     5ec:	490a      	ldr	r1, [pc, #40]	; (618 <I2C_DeInit+0x2c>)
     5ee:	2340      	movs	r3, #64	; 0x40
     5f0:	4288      	cmp	r0, r1
     5f2:	6183      	str	r3, [r0, #24]
     5f4:	d101      	bne.n	5fa <I2C_DeInit+0xe>
     5f6:	2080      	movs	r0, #128	; 0x80
     5f8:	e00a      	b.n	610 <I2C_DeInit+0x24>
     5fa:	4a08      	ldr	r2, [pc, #32]	; (61c <I2C_DeInit+0x30>)
     5fc:	4290      	cmp	r0, r2
     5fe:	bf08      	it	eq
     600:	f44f 2000 	moveq.w	r0, #524288	; 0x80000
     604:	d004      	beq.n	610 <I2C_DeInit+0x24>
     606:	4b06      	ldr	r3, [pc, #24]	; (620 <I2C_DeInit+0x34>)
     608:	4298      	cmp	r0, r3
     60a:	d104      	bne.n	616 <I2C_DeInit+0x2a>
     60c:	f04f 6080 	mov.w	r0, #67108864	; 0x4000000
     610:	2100      	movs	r1, #0
     612:	f7ff bda5 	b.w	160 <CLKPWR_ConfigPPWR>
     616:	4770      	bx	lr
     618:	4001c000 	.word	0x4001c000
     61c:	4005c000 	.word	0x4005c000
     620:	400a0000 	.word	0x400a0000

00000624 <I2C_Cmd>:
     624:	2901      	cmp	r1, #1
     626:	f04f 0340 	mov.w	r3, #64	; 0x40
     62a:	bf0c      	ite	eq
     62c:	6003      	streq	r3, [r0, #0]
     62e:	6183      	strne	r3, [r0, #24]
     630:	4770      	bx	lr

00000632 <I2C_IntCmd>:
     632:	4b15      	ldr	r3, [pc, #84]	; (688 <I2C_IntCmd+0x56>)
     634:	b199      	cbz	r1, 65e <I2C_IntCmd+0x2c>
     636:	4298      	cmp	r0, r3

    \param [in]      IRQn  Number of the external interrupt to enable
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
     638:	bf08      	it	eq
     63a:	f44f 6280 	moveq.w	r2, #1024	; 0x400
     63e:	d004      	beq.n	64a <I2C_IntCmd+0x18>
     640:	4b12      	ldr	r3, [pc, #72]	; (68c <I2C_IntCmd+0x5a>)
     642:	4298      	cmp	r0, r3
     644:	d104      	bne.n	650 <I2C_IntCmd+0x1e>
     646:	f44f 6200 	mov.w	r2, #2048	; 0x800
     64a:	4811      	ldr	r0, [pc, #68]	; (690 <I2C_IntCmd+0x5e>)
     64c:	6002      	str	r2, [r0, #0]
     64e:	4770      	bx	lr
     650:	4910      	ldr	r1, [pc, #64]	; (694 <I2C_IntCmd+0x62>)
     652:	4288      	cmp	r0, r1
     654:	bf08      	it	eq
     656:	f44f 5280 	moveq.w	r2, #4096	; 0x1000
     65a:	d113      	bne.n	684 <I2C_IntCmd+0x52>
     65c:	e7f5      	b.n	64a <I2C_IntCmd+0x18>
     65e:	4298      	cmp	r0, r3

    \param [in]      IRQn  Number of the external interrupt to disable
 */
static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
     660:	bf08      	it	eq
     662:	f44f 6280 	moveq.w	r2, #1024	; 0x400
     666:	d00a      	beq.n	67e <I2C_IntCmd+0x4c>
     668:	4908      	ldr	r1, [pc, #32]	; (68c <I2C_IntCmd+0x5a>)
     66a:	4288      	cmp	r0, r1
     66c:	bf08      	it	eq
     66e:	f44f 6200 	moveq.w	r2, #2048	; 0x800
     672:	d004      	beq.n	67e <I2C_IntCmd+0x4c>
     674:	4a07      	ldr	r2, [pc, #28]	; (694 <I2C_IntCmd+0x62>)
     676:	4290      	cmp	r0, r2
     678:	d104      	bne.n	684 <I2C_IntCmd+0x52>
     67a:	f44f 5280 	mov.w	r2, #4096	; 0x1000
     67e:	4804      	ldr	r0, [pc, #16]	; (690 <I2C_IntCmd+0x5e>)
     680:	f8c0 2080 	str.w	r2, [r0, #128]	; 0x80
     684:	4770      	bx	lr
     686:	bf00      	nop
     688:	4001c000 	.word	0x4001c000
     68c:	4005c000 	.word	0x4005c000
     690:	e000e100 	.word	0xe000e100
     694:	400a0000 	.word	0x400a0000

00000698 <I2C_MasterHandler>:
     698:	b538      	push	{r3, r4, r5, lr}
     69a:	4604      	mov	r4, r0
     69c:	f7ff ff0a 	bl	4b4 <I2C_getNum>
     6a0:	6862      	ldr	r2, [r4, #4]
     6a2:	495b      	ldr	r1, [pc, #364]	; (810 <__Stack_Size+0x40>)
     6a4:	f002 02f8 	and.w	r2, r2, #248	; 0xf8
     6a8:	f851 3030 	ldr.w	r3, [r1, r0, lsl #3]
     6ac:	2af8      	cmp	r2, #248	; 0xf8
     6ae:	4605      	mov	r5, r0
     6b0:	625a      	str	r2, [r3, #36]	; 0x24
     6b2:	d076      	beq.n	7a2 <I2C_MasterHandler+0x10a>
     6b4:	eb01 00c0 	add.w	r0, r1, r0, lsl #3
     6b8:	6841      	ldr	r1, [r0, #4]
     6ba:	2900      	cmp	r1, #0
     6bc:	d141      	bne.n	742 <I2C_MasterHandler+0xaa>
     6be:	2a20      	cmp	r2, #32
     6c0:	d03c      	beq.n	73c <I2C_MasterHandler+0xa4>
     6c2:	dc06      	bgt.n	6d2 <I2C_MasterHandler+0x3a>
     6c4:	2a10      	cmp	r2, #16
     6c6:	d00b      	beq.n	6e0 <I2C_MasterHandler+0x48>
     6c8:	2a18      	cmp	r2, #24
     6ca:	d012      	beq.n	6f2 <I2C_MasterHandler+0x5a>
     6cc:	2a08      	cmp	r2, #8
     6ce:	d17e      	bne.n	7ce <I2C_MasterHandler+0x136>
     6d0:	e006      	b.n	6e0 <I2C_MasterHandler+0x48>
     6d2:	2a30      	cmp	r2, #48	; 0x30
     6d4:	d032      	beq.n	73c <I2C_MasterHandler+0xa4>
     6d6:	2a38      	cmp	r2, #56	; 0x38
     6d8:	d076      	beq.n	7c8 <I2C_MasterHandler+0x130>
     6da:	2a28      	cmp	r2, #40	; 0x28
     6dc:	d177      	bne.n	7ce <I2C_MasterHandler+0x136>
     6de:	e008      	b.n	6f2 <I2C_MasterHandler+0x5a>
     6e0:	6859      	ldr	r1, [r3, #4]
     6e2:	2020      	movs	r0, #32
     6e4:	61a0      	str	r0, [r4, #24]
     6e6:	b179      	cbz	r1, 708 <I2C_MasterHandler+0x70>
     6e8:	6898      	ldr	r0, [r3, #8]
     6ea:	b168      	cbz	r0, 708 <I2C_MasterHandler+0x70>
     6ec:	681b      	ldr	r3, [r3, #0]
     6ee:	0059      	lsls	r1, r3, #1
     6f0:	e01b      	b.n	72a <I2C_MasterHandler+0x92>
     6f2:	68d9      	ldr	r1, [r3, #12]
     6f4:	6898      	ldr	r0, [r3, #8]
     6f6:	4281      	cmp	r1, r0
     6f8:	d206      	bcs.n	708 <I2C_MasterHandler+0x70>
     6fa:	6858      	ldr	r0, [r3, #4]
     6fc:	b120      	cbz	r0, 708 <I2C_MasterHandler+0x70>
     6fe:	5c42      	ldrb	r2, [r0, r1]
     700:	3101      	adds	r1, #1
     702:	60a2      	str	r2, [r4, #8]
     704:	60d9      	str	r1, [r3, #12]
     706:	e04c      	b.n	7a2 <I2C_MasterHandler+0x10a>
     708:	4941      	ldr	r1, [pc, #260]	; (810 <__Stack_Size+0x40>)
     70a:	2001      	movs	r0, #1
     70c:	eb01 01c5 	add.w	r1, r1, r5, lsl #3
     710:	6048      	str	r0, [r1, #4]
     712:	6959      	ldr	r1, [r3, #20]
     714:	2900      	cmp	r1, #0
     716:	d053      	beq.n	7c0 <I2C_MasterHandler+0x128>
     718:	6918      	ldr	r0, [r3, #16]
     71a:	2800      	cmp	r0, #0
     71c:	d050      	beq.n	7c0 <I2C_MasterHandler+0x128>
     71e:	6899      	ldr	r1, [r3, #8]
     720:	b929      	cbnz	r1, 72e <I2C_MasterHandler+0x96>
     722:	681b      	ldr	r3, [r3, #0]
     724:	005a      	lsls	r2, r3, #1
     726:	f042 0101 	orr.w	r1, r2, #1
     72a:	60a1      	str	r1, [r4, #8]
     72c:	e039      	b.n	7a2 <I2C_MasterHandler+0x10a>
     72e:	6858      	ldr	r0, [r3, #4]
     730:	2800      	cmp	r0, #0
     732:	d0f6      	beq.n	722 <I2C_MasterHandler+0x8a>
     734:	2020      	movs	r0, #32
     736:	6020      	str	r0, [r4, #0]
     738:	230c      	movs	r3, #12
     73a:	e033      	b.n	7a4 <I2C_MasterHandler+0x10c>
     73c:	f442 7000 	orr.w	r0, r2, #512	; 0x200
     740:	e044      	b.n	7cc <I2C_MasterHandler+0x134>
     742:	2901      	cmp	r1, #1
     744:	d162      	bne.n	80c <__Stack_Size+0x3c>
     746:	2a40      	cmp	r2, #64	; 0x40
     748:	d022      	beq.n	790 <I2C_MasterHandler+0xf8>
     74a:	dc06      	bgt.n	75a <I2C_MasterHandler+0xc2>
     74c:	2a10      	cmp	r2, #16
     74e:	d00d      	beq.n	76c <I2C_MasterHandler+0xd4>
     750:	2a38      	cmp	r2, #56	; 0x38
     752:	d039      	beq.n	7c8 <I2C_MasterHandler+0x130>
     754:	2a08      	cmp	r2, #8
     756:	d13a      	bne.n	7ce <I2C_MasterHandler+0x136>
     758:	e008      	b.n	76c <I2C_MasterHandler+0xd4>
     75a:	2a50      	cmp	r2, #80	; 0x50
     75c:	d00d      	beq.n	77a <I2C_MasterHandler+0xe2>
     75e:	2a58      	cmp	r2, #88	; 0x58
     760:	d022      	beq.n	7a8 <I2C_MasterHandler+0x110>
     762:	2a48      	cmp	r2, #72	; 0x48
     764:	d133      	bne.n	7ce <I2C_MasterHandler+0x136>
     766:	f44f 7012 	mov.w	r0, #584	; 0x248
     76a:	e02f      	b.n	7cc <I2C_MasterHandler+0x134>
     76c:	6919      	ldr	r1, [r3, #16]
     76e:	2020      	movs	r0, #32
     770:	61a0      	str	r0, [r4, #24]
     772:	b329      	cbz	r1, 7c0 <I2C_MasterHandler+0x128>
     774:	6958      	ldr	r0, [r3, #20]
     776:	b318      	cbz	r0, 7c0 <I2C_MasterHandler+0x128>
     778:	e7d3      	b.n	722 <I2C_MasterHandler+0x8a>
     77a:	6919      	ldr	r1, [r3, #16]
     77c:	b141      	cbz	r1, 790 <I2C_MasterHandler+0xf8>
     77e:	699a      	ldr	r2, [r3, #24]
     780:	6958      	ldr	r0, [r3, #20]
     782:	4282      	cmp	r2, r0
     784:	d204      	bcs.n	790 <I2C_MasterHandler+0xf8>
     786:	68a0      	ldr	r0, [r4, #8]
     788:	5488      	strb	r0, [r1, r2]
     78a:	6999      	ldr	r1, [r3, #24]
     78c:	1c4a      	adds	r2, r1, #1
     78e:	619a      	str	r2, [r3, #24]
     790:	6958      	ldr	r0, [r3, #20]
     792:	699b      	ldr	r3, [r3, #24]
     794:	1e41      	subs	r1, r0, #1
     796:	428b      	cmp	r3, r1
     798:	f04f 0204 	mov.w	r2, #4
     79c:	bf34      	ite	cc
     79e:	6022      	strcc	r2, [r4, #0]
     7a0:	61a2      	strcs	r2, [r4, #24]
     7a2:	2308      	movs	r3, #8
     7a4:	61a3      	str	r3, [r4, #24]
     7a6:	bd38      	pop	{r3, r4, r5, pc}
     7a8:	6919      	ldr	r1, [r3, #16]
     7aa:	b141      	cbz	r1, 7be <I2C_MasterHandler+0x126>
     7ac:	699a      	ldr	r2, [r3, #24]
     7ae:	6958      	ldr	r0, [r3, #20]
     7b0:	4282      	cmp	r2, r0
     7b2:	d204      	bcs.n	7be <I2C_MasterHandler+0x126>
     7b4:	68a0      	ldr	r0, [r4, #8]
     7b6:	5488      	strb	r0, [r1, r2]
     7b8:	6999      	ldr	r1, [r3, #24]
     7ba:	1c4a      	adds	r2, r1, #1
     7bc:	619a      	str	r2, [r3, #24]
     7be:	6a5a      	ldr	r2, [r3, #36]	; 0x24
     7c0:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
     7c4:	625a      	str	r2, [r3, #36]	; 0x24
     7c6:	e00f      	b.n	7e8 <__Stack_Size+0x18>
     7c8:	f44f 709c 	mov.w	r0, #312	; 0x138
     7cc:	6258      	str	r0, [r3, #36]	; 0x24
     7ce:	6a1a      	ldr	r2, [r3, #32]
     7d0:	69d9      	ldr	r1, [r3, #28]
     7d2:	428a      	cmp	r2, r1
     7d4:	d208      	bcs.n	7e8 <__Stack_Size+0x18>
     7d6:	2100      	movs	r1, #0
     7d8:	60d9      	str	r1, [r3, #12]
     7da:	2020      	movs	r0, #32
     7dc:	210c      	movs	r1, #12
     7de:	3201      	adds	r2, #1
     7e0:	6020      	str	r0, [r4, #0]
     7e2:	61a1      	str	r1, [r4, #24]
     7e4:	621a      	str	r2, [r3, #32]
     7e6:	bd38      	pop	{r3, r4, r5, pc}
     7e8:	2100      	movs	r1, #0
     7ea:	4620      	mov	r0, r4
     7ec:	f7ff ff21 	bl	632 <I2C_IntCmd>
     7f0:	6823      	ldr	r3, [r4, #0]
     7f2:	0699      	lsls	r1, r3, #26
     7f4:	d501      	bpl.n	7fa <__Stack_Size+0x2a>
     7f6:	2020      	movs	r0, #32
     7f8:	61a0      	str	r0, [r4, #24]
     7fa:	4b05      	ldr	r3, [pc, #20]	; (810 <__Stack_Size+0x40>)
     7fc:	2210      	movs	r2, #16
     7fe:	2108      	movs	r1, #8
     800:	eb03 0585 	add.w	r5, r3, r5, lsl #2
     804:	2001      	movs	r0, #1
     806:	6022      	str	r2, [r4, #0]
     808:	61a8      	str	r0, [r5, #24]
     80a:	61a1      	str	r1, [r4, #24]
     80c:	bd38      	pop	{r3, r4, r5, pc}
     80e:	bf00      	nop
     810:	10000000 	.word	0x10000000

00000814 <I2C_SlaveHandler>:
     814:	b570      	push	{r4, r5, r6, lr}
     816:	4604      	mov	r4, r0
     818:	f7ff fe4c 	bl	4b4 <I2C_getNum>
     81c:	4b35      	ldr	r3, [pc, #212]	; (8f4 <I2C_SlaveHandler+0xe0>)
     81e:	4606      	mov	r6, r0
     820:	f853 5030 	ldr.w	r5, [r3, r0, lsl #3]
     824:	6860      	ldr	r0, [r4, #4]
     826:	f000 01f8 	and.w	r1, r0, #248	; 0xf8
     82a:	29f8      	cmp	r1, #248	; 0xf8
     82c:	61a9      	str	r1, [r5, #24]
     82e:	d04b      	beq.n	8c8 <I2C_SlaveHandler+0xb4>
     830:	2998      	cmp	r1, #152	; 0x98
     832:	d049      	beq.n	8c8 <I2C_SlaveHandler+0xb4>
     834:	dc0b      	bgt.n	84e <I2C_SlaveHandler+0x3a>
     836:	2980      	cmp	r1, #128	; 0x80
     838:	d016      	beq.n	868 <I2C_SlaveHandler+0x54>
     83a:	dc03      	bgt.n	844 <I2C_SlaveHandler+0x30>
     83c:	2960      	cmp	r1, #96	; 0x60
     83e:	d041      	beq.n	8c4 <I2C_SlaveHandler+0xb0>
     840:	2970      	cmp	r1, #112	; 0x70
     842:	e00f      	b.n	864 <I2C_SlaveHandler+0x50>
     844:	2988      	cmp	r1, #136	; 0x88
     846:	d03f      	beq.n	8c8 <I2C_SlaveHandler+0xb4>
     848:	2990      	cmp	r1, #144	; 0x90
     84a:	d147      	bne.n	8dc <I2C_SlaveHandler+0xc8>
     84c:	e00c      	b.n	868 <I2C_SlaveHandler+0x54>
     84e:	29b8      	cmp	r1, #184	; 0xb8
     850:	d02e      	beq.n	8b0 <I2C_SlaveHandler+0x9c>
     852:	dc04      	bgt.n	85e <I2C_SlaveHandler+0x4a>
     854:	29a0      	cmp	r1, #160	; 0xa0
     856:	d014      	beq.n	882 <I2C_SlaveHandler+0x6e>
     858:	29a8      	cmp	r1, #168	; 0xa8
     85a:	d13f      	bne.n	8dc <I2C_SlaveHandler+0xc8>
     85c:	e028      	b.n	8b0 <I2C_SlaveHandler+0x9c>
     85e:	29c0      	cmp	r1, #192	; 0xc0
     860:	d035      	beq.n	8ce <I2C_SlaveHandler+0xba>
     862:	29f8      	cmp	r1, #248	; 0xf8
     864:	d13a      	bne.n	8dc <I2C_SlaveHandler+0xc8>
     866:	e02d      	b.n	8c4 <I2C_SlaveHandler+0xb0>
     868:	696b      	ldr	r3, [r5, #20]
     86a:	692a      	ldr	r2, [r5, #16]
     86c:	4293      	cmp	r3, r2
     86e:	d229      	bcs.n	8c4 <I2C_SlaveHandler+0xb0>
     870:	68e8      	ldr	r0, [r5, #12]
     872:	2800      	cmp	r0, #0
     874:	d026      	beq.n	8c4 <I2C_SlaveHandler+0xb0>
     876:	68a1      	ldr	r1, [r4, #8]
     878:	54c1      	strb	r1, [r0, r3]
     87a:	696b      	ldr	r3, [r5, #20]
     87c:	1c5a      	adds	r2, r3, #1
     87e:	616a      	str	r2, [r5, #20]
     880:	e020      	b.n	8c4 <I2C_SlaveHandler+0xb0>
     882:	4620      	mov	r0, r4
     884:	2100      	movs	r1, #0
     886:	f7ff fed4 	bl	632 <I2C_IntCmd>
     88a:	2008      	movs	r0, #8
     88c:	61a0      	str	r0, [r4, #24]
     88e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
     892:	6821      	ldr	r1, [r4, #0]
     894:	0708      	lsls	r0, r1, #28
     896:	d505      	bpl.n	8a4 <I2C_SlaveHandler+0x90>
     898:	4620      	mov	r0, r4
     89a:	2101      	movs	r1, #1
     89c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
     8a0:	f7ff bec7 	b.w	632 <I2C_IntCmd>
     8a4:	3b01      	subs	r3, #1
     8a6:	d1f4      	bne.n	892 <I2C_SlaveHandler+0x7e>
     8a8:	69aa      	ldr	r2, [r5, #24]
     8aa:	f442 6380 	orr.w	r3, r2, #1024	; 0x400
     8ae:	e014      	b.n	8da <I2C_SlaveHandler+0xc6>
     8b0:	68ab      	ldr	r3, [r5, #8]
     8b2:	686a      	ldr	r2, [r5, #4]
     8b4:	4293      	cmp	r3, r2
     8b6:	d205      	bcs.n	8c4 <I2C_SlaveHandler+0xb0>
     8b8:	6828      	ldr	r0, [r5, #0]
     8ba:	b118      	cbz	r0, 8c4 <I2C_SlaveHandler+0xb0>
     8bc:	5cc1      	ldrb	r1, [r0, r3]
     8be:	3301      	adds	r3, #1
     8c0:	60a1      	str	r1, [r4, #8]
     8c2:	60ab      	str	r3, [r5, #8]
     8c4:	2204      	movs	r2, #4
     8c6:	6022      	str	r2, [r4, #0]
     8c8:	2008      	movs	r0, #8
     8ca:	61a0      	str	r0, [r4, #24]
     8cc:	bd70      	pop	{r4, r5, r6, pc}
     8ce:	2004      	movs	r0, #4
     8d0:	2108      	movs	r1, #8
     8d2:	6020      	str	r0, [r4, #0]
     8d4:	f44f 6398 	mov.w	r3, #1216	; 0x4c0
     8d8:	61a1      	str	r1, [r4, #24]
     8da:	61ab      	str	r3, [r5, #24]
     8dc:	4620      	mov	r0, r4
     8de:	2100      	movs	r1, #0
     8e0:	f7ff fea7 	bl	632 <I2C_IntCmd>
     8e4:	4803      	ldr	r0, [pc, #12]	; (8f4 <I2C_SlaveHandler+0xe0>)
     8e6:	222c      	movs	r2, #44	; 0x2c
     8e8:	eb00 0686 	add.w	r6, r0, r6, lsl #2
     8ec:	2101      	movs	r1, #1
     8ee:	61a2      	str	r2, [r4, #24]
     8f0:	6271      	str	r1, [r6, #36]	; 0x24
     8f2:	bd70      	pop	{r4, r5, r6, pc}
     8f4:	10000000 	.word	0x10000000

000008f8 <I2C_MasterTransferData>:
     8f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
     8fa:	2600      	movs	r6, #0
     8fc:	4605      	mov	r5, r0
     8fe:	460c      	mov	r4, r1
     900:	60ce      	str	r6, [r1, #12]
     902:	618e      	str	r6, [r1, #24]
     904:	624e      	str	r6, [r1, #36]	; 0x24
     906:	4617      	mov	r7, r2
     908:	2a00      	cmp	r2, #0
     90a:	f040 80b6 	bne.w	a7a <I2C_MasterTransferData+0x182>
     90e:	6222      	str	r2, [r4, #32]
     910:	2300      	movs	r3, #0
     912:	2120      	movs	r1, #32
     914:	2208      	movs	r2, #8
     916:	6867      	ldr	r7, [r4, #4]
     918:	6926      	ldr	r6, [r4, #16]
     91a:	60e3      	str	r3, [r4, #12]
     91c:	61a3      	str	r3, [r4, #24]
     91e:	6029      	str	r1, [r5, #0]
     920:	61aa      	str	r2, [r5, #24]
     922:	6828      	ldr	r0, [r5, #0]
     924:	0702      	lsls	r2, r0, #28
     926:	d5fc      	bpl.n	922 <I2C_MasterTransferData+0x2a>
     928:	2320      	movs	r3, #32
     92a:	61ab      	str	r3, [r5, #24]
     92c:	6869      	ldr	r1, [r5, #4]
     92e:	f001 03f8 	and.w	r3, r1, #248	; 0xf8
     932:	2b08      	cmp	r3, #8
     934:	d001      	beq.n	93a <I2C_MasterTransferData+0x42>
     936:	2b10      	cmp	r3, #16
     938:	d135      	bne.n	9a6 <I2C_MasterTransferData+0xae>
     93a:	68a2      	ldr	r2, [r4, #8]
     93c:	b912      	cbnz	r2, 944 <I2C_MasterTransferData+0x4c>
     93e:	68a0      	ldr	r0, [r4, #8]
     940:	b9d8      	cbnz	r0, 97a <I2C_MasterTransferData+0x82>
     942:	e038      	b.n	9b6 <I2C_MasterTransferData+0xbe>
     944:	2f00      	cmp	r7, #0
     946:	d0fa      	beq.n	93e <I2C_MasterTransferData+0x46>
     948:	6820      	ldr	r0, [r4, #0]
     94a:	0043      	lsls	r3, r0, #1
     94c:	f003 01fe 	and.w	r1, r3, #254	; 0xfe
     950:	4628      	mov	r0, r5
     952:	f7ff fdc5 	bl	4e0 <I2C_SendByte>
     956:	2818      	cmp	r0, #24
     958:	d142      	bne.n	9e0 <I2C_MasterTransferData+0xe8>
     95a:	3f01      	subs	r7, #1
     95c:	68e1      	ldr	r1, [r4, #12]
     95e:	68a2      	ldr	r2, [r4, #8]
     960:	4291      	cmp	r1, r2
     962:	d2ec      	bcs.n	93e <I2C_MasterTransferData+0x46>
     964:	4628      	mov	r0, r5
     966:	f817 1f01 	ldrb.w	r1, [r7, #1]!
     96a:	f7ff fdb9 	bl	4e0 <I2C_SendByte>
     96e:	2828      	cmp	r0, #40	; 0x28
     970:	d136      	bne.n	9e0 <I2C_MasterTransferData+0xe8>
     972:	68e0      	ldr	r0, [r4, #12]
     974:	1c41      	adds	r1, r0, #1
     976:	60e1      	str	r1, [r4, #12]
     978:	e7f0      	b.n	95c <I2C_MasterTransferData+0x64>
     97a:	6863      	ldr	r3, [r4, #4]
     97c:	b1db      	cbz	r3, 9b6 <I2C_MasterTransferData+0xbe>
     97e:	6961      	ldr	r1, [r4, #20]
     980:	b1c9      	cbz	r1, 9b6 <I2C_MasterTransferData+0xbe>
     982:	6922      	ldr	r2, [r4, #16]
     984:	b1ba      	cbz	r2, 9b6 <I2C_MasterTransferData+0xbe>
     986:	2020      	movs	r0, #32
     988:	2308      	movs	r3, #8
     98a:	6028      	str	r0, [r5, #0]
     98c:	61ab      	str	r3, [r5, #24]
     98e:	6829      	ldr	r1, [r5, #0]
     990:	070b      	lsls	r3, r1, #28
     992:	d5fc      	bpl.n	98e <I2C_MasterTransferData+0x96>
     994:	2220      	movs	r2, #32
     996:	61aa      	str	r2, [r5, #24]
     998:	6868      	ldr	r0, [r5, #4]
     99a:	f000 03f8 	and.w	r3, r0, #248	; 0xf8
     99e:	2b08      	cmp	r3, #8
     9a0:	d009      	beq.n	9b6 <I2C_MasterTransferData+0xbe>
     9a2:	2b10      	cmp	r3, #16
     9a4:	d007      	beq.n	9b6 <I2C_MasterTransferData+0xbe>
     9a6:	6a22      	ldr	r2, [r4, #32]
     9a8:	69e1      	ldr	r1, [r4, #28]
     9aa:	1c50      	adds	r0, r2, #1
     9ac:	4288      	cmp	r0, r1
     9ae:	6220      	str	r0, [r4, #32]
     9b0:	d9ae      	bls.n	910 <I2C_MasterTransferData+0x18>
     9b2:	6263      	str	r3, [r4, #36]	; 0x24
     9b4:	e056      	b.n	a64 <I2C_MasterTransferData+0x16c>
     9b6:	6961      	ldr	r1, [r4, #20]
     9b8:	b929      	cbnz	r1, 9c6 <I2C_MasterTransferData+0xce>
     9ba:	682b      	ldr	r3, [r5, #0]
     9bc:	0698      	lsls	r0, r3, #26
     9be:	d54b      	bpl.n	a58 <I2C_MasterTransferData+0x160>
     9c0:	2120      	movs	r1, #32
     9c2:	61a9      	str	r1, [r5, #24]
     9c4:	e048      	b.n	a58 <I2C_MasterTransferData+0x160>
     9c6:	6922      	ldr	r2, [r4, #16]
     9c8:	2a00      	cmp	r2, #0
     9ca:	d0f6      	beq.n	9ba <I2C_MasterTransferData+0xc2>
     9cc:	6820      	ldr	r0, [r4, #0]
     9ce:	0043      	lsls	r3, r0, #1
     9d0:	f043 0101 	orr.w	r1, r3, #1
     9d4:	4628      	mov	r0, r5
     9d6:	b2c9      	uxtb	r1, r1
     9d8:	f7ff fd82 	bl	4e0 <I2C_SendByte>
     9dc:	2840      	cmp	r0, #64	; 0x40
     9de:	d021      	beq.n	a24 <I2C_MasterTransferData+0x12c>
     9e0:	6a22      	ldr	r2, [r4, #32]
     9e2:	69e1      	ldr	r1, [r4, #28]
     9e4:	1c53      	adds	r3, r2, #1
     9e6:	428b      	cmp	r3, r1
     9e8:	6223      	str	r3, [r4, #32]
     9ea:	d991      	bls.n	910 <I2C_MasterTransferData+0x18>
     9ec:	f440 7000 	orr.w	r0, r0, #512	; 0x200
     9f0:	6260      	str	r0, [r4, #36]	; 0x24
     9f2:	e037      	b.n	a64 <I2C_MasterTransferData+0x16c>
     9f4:	1e43      	subs	r3, r0, #1
     9f6:	429a      	cmp	r2, r3
     9f8:	f04f 0108 	mov.w	r1, #8
     9fc:	f04f 0204 	mov.w	r2, #4
     a00:	d215      	bcs.n	a2e <I2C_MasterTransferData+0x136>
     a02:	602a      	str	r2, [r5, #0]
     a04:	61a9      	str	r1, [r5, #24]
     a06:	682b      	ldr	r3, [r5, #0]
     a08:	0719      	lsls	r1, r3, #28
     a0a:	d5fc      	bpl.n	a06 <I2C_MasterTransferData+0x10e>
     a0c:	68a9      	ldr	r1, [r5, #8]
     a0e:	686a      	ldr	r2, [r5, #4]
     a10:	b2c9      	uxtb	r1, r1
     a12:	f002 00f8 	and.w	r0, r2, #248	; 0xf8
     a16:	2850      	cmp	r0, #80	; 0x50
     a18:	d115      	bne.n	a46 <I2C_MasterTransferData+0x14e>
     a1a:	f806 1b01 	strb.w	r1, [r6], #1
     a1e:	69a0      	ldr	r0, [r4, #24]
     a20:	1c43      	adds	r3, r0, #1
     a22:	61a3      	str	r3, [r4, #24]
     a24:	69a2      	ldr	r2, [r4, #24]
     a26:	6960      	ldr	r0, [r4, #20]
     a28:	4282      	cmp	r2, r0
     a2a:	d3e3      	bcc.n	9f4 <I2C_MasterTransferData+0xfc>
     a2c:	e7c5      	b.n	9ba <I2C_MasterTransferData+0xc2>
     a2e:	61aa      	str	r2, [r5, #24]
     a30:	61a9      	str	r1, [r5, #24]
     a32:	6828      	ldr	r0, [r5, #0]
     a34:	0702      	lsls	r2, r0, #28
     a36:	d5fc      	bpl.n	a32 <I2C_MasterTransferData+0x13a>
     a38:	68ab      	ldr	r3, [r5, #8]
     a3a:	686a      	ldr	r2, [r5, #4]
     a3c:	b2d9      	uxtb	r1, r3
     a3e:	f002 00f8 	and.w	r0, r2, #248	; 0xf8
     a42:	2858      	cmp	r0, #88	; 0x58
     a44:	e7e8      	b.n	a18 <I2C_MasterTransferData+0x120>
     a46:	6a21      	ldr	r1, [r4, #32]
     a48:	69e3      	ldr	r3, [r4, #28]
     a4a:	1c4a      	adds	r2, r1, #1
     a4c:	429a      	cmp	r2, r3
     a4e:	6222      	str	r2, [r4, #32]
     a50:	f67f af5e 	bls.w	910 <I2C_MasterTransferData+0x18>
     a54:	6260      	str	r0, [r4, #36]	; 0x24
     a56:	e005      	b.n	a64 <I2C_MasterTransferData+0x16c>
     a58:	2210      	movs	r2, #16
     a5a:	2008      	movs	r0, #8
     a5c:	602a      	str	r2, [r5, #0]
     a5e:	61a8      	str	r0, [r5, #24]
     a60:	2001      	movs	r0, #1
     a62:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
     a64:	682b      	ldr	r3, [r5, #0]
     a66:	069b      	lsls	r3, r3, #26
     a68:	d501      	bpl.n	a6e <I2C_MasterTransferData+0x176>
     a6a:	2220      	movs	r2, #32
     a6c:	61aa      	str	r2, [r5, #24]
     a6e:	2010      	movs	r0, #16
     a70:	2108      	movs	r1, #8
     a72:	6028      	str	r0, [r5, #0]
     a74:	61a9      	str	r1, [r5, #24]
     a76:	2000      	movs	r0, #0
     a78:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
     a7a:	2a01      	cmp	r2, #1
     a7c:	d1fb      	bne.n	a76 <I2C_MasterTransferData+0x17e>
     a7e:	f7ff fd19 	bl	4b4 <I2C_getNum>
     a82:	4b08      	ldr	r3, [pc, #32]	; (aa4 <I2C_MasterTransferData+0x1ac>)
     a84:	b2c0      	uxtb	r0, r0
     a86:	eb03 01c0 	add.w	r1, r3, r0, lsl #3
     a8a:	f843 4030 	str.w	r4, [r3, r0, lsl #3]
     a8e:	2208      	movs	r2, #8
     a90:	2020      	movs	r0, #32
     a92:	604e      	str	r6, [r1, #4]
     a94:	61aa      	str	r2, [r5, #24]
     a96:	4639      	mov	r1, r7
     a98:	6028      	str	r0, [r5, #0]
     a9a:	4628      	mov	r0, r5
     a9c:	f7ff fdc9 	bl	632 <I2C_IntCmd>
     aa0:	e7de      	b.n	a60 <I2C_MasterTransferData+0x168>
     aa2:	bf00      	nop
     aa4:	10000000 	.word	0x10000000

00000aa8 <I2C_SlaveTransferData>:
     aa8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
     aaa:	f8d1 c00c 	ldr.w	ip, [r1, #12]
     aae:	460d      	mov	r5, r1
     ab0:	680f      	ldr	r7, [r1, #0]
     ab2:	2100      	movs	r1, #0
     ab4:	4604      	mov	r4, r0
     ab6:	60a9      	str	r1, [r5, #8]
     ab8:	6169      	str	r1, [r5, #20]
     aba:	61a9      	str	r1, [r5, #24]
     abc:	4616      	mov	r6, r2
     abe:	2a00      	cmp	r2, #0
     ac0:	d165      	bne.n	b8e <I2C_SlaveTransferData+0xe6>
     ac2:	2228      	movs	r2, #40	; 0x28
     ac4:	2004      	movs	r0, #4
     ac6:	6020      	str	r0, [r4, #0]
     ac8:	4631      	mov	r1, r6
     aca:	61a2      	str	r2, [r4, #24]
     acc:	4632      	mov	r2, r6
     ace:	6820      	ldr	r0, [r4, #0]
     ad0:	0700      	lsls	r0, r0, #28
     ad2:	d54c      	bpl.n	b6e <I2C_SlaveTransferData+0xc6>
     ad4:	6860      	ldr	r0, [r4, #4]
     ad6:	f000 03f8 	and.w	r3, r0, #248	; 0xf8
     ada:	2b98      	cmp	r3, #152	; 0x98
     adc:	d036      	beq.n	b4c <I2C_SlaveTransferData+0xa4>
     ade:	d80c      	bhi.n	afa <I2C_SlaveTransferData+0x52>
     ae0:	2b80      	cmp	r3, #128	; 0x80
     ae2:	d019      	beq.n	b18 <I2C_SlaveTransferData+0x70>
     ae4:	d804      	bhi.n	af0 <I2C_SlaveTransferData+0x48>
     ae6:	2b60      	cmp	r3, #96	; 0x60
     ae8:	d02e      	beq.n	b48 <I2C_SlaveTransferData+0xa0>
     aea:	2b70      	cmp	r3, #112	; 0x70
     aec:	d138      	bne.n	b60 <I2C_SlaveTransferData+0xb8>
     aee:	e02b      	b.n	b48 <I2C_SlaveTransferData+0xa0>
     af0:	2b88      	cmp	r3, #136	; 0x88
     af2:	d02b      	beq.n	b4c <I2C_SlaveTransferData+0xa4>
     af4:	2b90      	cmp	r3, #144	; 0x90
     af6:	d133      	bne.n	b60 <I2C_SlaveTransferData+0xb8>
     af8:	e00e      	b.n	b18 <I2C_SlaveTransferData+0x70>
     afa:	2bb8      	cmp	r3, #184	; 0xb8
     afc:	d019      	beq.n	b32 <I2C_SlaveTransferData+0x8a>
     afe:	d804      	bhi.n	b0a <I2C_SlaveTransferData+0x62>
     b00:	2ba0      	cmp	r3, #160	; 0xa0
     b02:	d028      	beq.n	b56 <I2C_SlaveTransferData+0xae>
     b04:	2ba8      	cmp	r3, #168	; 0xa8
     b06:	d12b      	bne.n	b60 <I2C_SlaveTransferData+0xb8>
     b08:	e013      	b.n	b32 <I2C_SlaveTransferData+0x8a>
     b0a:	2bc0      	cmp	r3, #192	; 0xc0
     b0c:	f04f 0004 	mov.w	r0, #4
     b10:	d020      	beq.n	b54 <I2C_SlaveTransferData+0xac>
     b12:	2bf8      	cmp	r3, #248	; 0xf8
     b14:	d124      	bne.n	b60 <I2C_SlaveTransferData+0xb8>
     b16:	e018      	b.n	b4a <I2C_SlaveTransferData+0xa2>
     b18:	6968      	ldr	r0, [r5, #20]
     b1a:	692a      	ldr	r2, [r5, #16]
     b1c:	4290      	cmp	r0, r2
     b1e:	d213      	bcs.n	b48 <I2C_SlaveTransferData+0xa0>
     b20:	68e8      	ldr	r0, [r5, #12]
     b22:	b188      	cbz	r0, b48 <I2C_SlaveTransferData+0xa0>
     b24:	68a2      	ldr	r2, [r4, #8]
     b26:	f80c 2b01 	strb.w	r2, [ip], #1
     b2a:	6968      	ldr	r0, [r5, #20]
     b2c:	1c42      	adds	r2, r0, #1
     b2e:	616a      	str	r2, [r5, #20]
     b30:	e00a      	b.n	b48 <I2C_SlaveTransferData+0xa0>
     b32:	68aa      	ldr	r2, [r5, #8]
     b34:	6868      	ldr	r0, [r5, #4]
     b36:	4282      	cmp	r2, r0
     b38:	d206      	bcs.n	b48 <I2C_SlaveTransferData+0xa0>
     b3a:	6828      	ldr	r0, [r5, #0]
     b3c:	b120      	cbz	r0, b48 <I2C_SlaveTransferData+0xa0>
     b3e:	f817 0b01 	ldrb.w	r0, [r7], #1
     b42:	3201      	adds	r2, #1
     b44:	60a0      	str	r0, [r4, #8]
     b46:	60aa      	str	r2, [r5, #8]
     b48:	2004      	movs	r0, #4
     b4a:	6020      	str	r0, [r4, #0]
     b4c:	2208      	movs	r2, #8
     b4e:	61a2      	str	r2, [r4, #24]
     b50:	2200      	movs	r2, #0
     b52:	e7bc      	b.n	ace <I2C_SlaveTransferData+0x26>
     b54:	6020      	str	r0, [r4, #0]
     b56:	2208      	movs	r2, #8
     b58:	61a2      	str	r2, [r4, #24]
     b5a:	2100      	movs	r1, #0
     b5c:	2201      	movs	r2, #1
     b5e:	e7b6      	b.n	ace <I2C_SlaveTransferData+0x26>
     b60:	2108      	movs	r1, #8
     b62:	2004      	movs	r0, #4
     b64:	61a1      	str	r1, [r4, #24]
     b66:	61a0      	str	r0, [r4, #24]
     b68:	61ab      	str	r3, [r5, #24]
     b6a:	2000      	movs	r0, #0
     b6c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
     b6e:	2a00      	cmp	r2, #0
     b70:	d0ad      	beq.n	ace <I2C_SlaveTransferData+0x26>
     b72:	1c4a      	adds	r2, r1, #1
     b74:	f5b1 3f80 	cmp.w	r1, #65536	; 0x10000
     b78:	d802      	bhi.n	b80 <I2C_SlaveTransferData+0xd8>
     b7a:	4611      	mov	r1, r2
     b7c:	2201      	movs	r2, #1
     b7e:	e7a6      	b.n	ace <I2C_SlaveTransferData+0x26>
     b80:	2104      	movs	r1, #4
     b82:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
     b86:	61a1      	str	r1, [r4, #24]
     b88:	61ab      	str	r3, [r5, #24]
     b8a:	2001      	movs	r0, #1
     b8c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
     b8e:	2a01      	cmp	r2, #1
     b90:	d1eb      	bne.n	b6a <I2C_SlaveTransferData+0xc2>
     b92:	f7ff fc8f 	bl	4b4 <I2C_getNum>
     b96:	4b07      	ldr	r3, [pc, #28]	; (bb4 <I2C_SlaveTransferData+0x10c>)
     b98:	2128      	movs	r1, #40	; 0x28
     b9a:	f843 5030 	str.w	r5, [r3, r0, lsl #3]
     b9e:	2204      	movs	r2, #4
     ba0:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
     ba4:	6046      	str	r6, [r0, #4]
     ba6:	6022      	str	r2, [r4, #0]
     ba8:	4620      	mov	r0, r4
     baa:	61a1      	str	r1, [r4, #24]
     bac:	4631      	mov	r1, r6
     bae:	f7ff fd40 	bl	632 <I2C_IntCmd>
     bb2:	e7ea      	b.n	b8a <I2C_SlaveTransferData+0xe2>
     bb4:	10000000 	.word	0x10000000

00000bb8 <I2C_SetOwnSlaveAddr>:
     bb8:	b510      	push	{r4, lr}
     bba:	788b      	ldrb	r3, [r1, #2]
     bbc:	784a      	ldrb	r2, [r1, #1]
     bbe:	1e5c      	subs	r4, r3, #1
     bc0:	4263      	negs	r3, r4
     bc2:	415c      	adcs	r4, r3
     bc4:	ea44 0242 	orr.w	r2, r4, r2, lsl #1
     bc8:	b2d3      	uxtb	r3, r2
     bca:	780a      	ldrb	r2, [r1, #0]
     bcc:	2a03      	cmp	r2, #3
     bce:	d81a      	bhi.n	c06 <I2C_SetOwnSlaveAddr+0x4e>
     bd0:	e8df f002 	tbb	[pc, r2]
     bd4:	140e0802 	.word	0x140e0802
     bd8:	60c3      	str	r3, [r0, #12]
     bda:	78c9      	ldrb	r1, [r1, #3]
     bdc:	f001 03fe 	and.w	r3, r1, #254	; 0xfe
     be0:	6303      	str	r3, [r0, #48]	; 0x30
     be2:	bd10      	pop	{r4, pc}
     be4:	6203      	str	r3, [r0, #32]
     be6:	78cb      	ldrb	r3, [r1, #3]
     be8:	f003 02fe 	and.w	r2, r3, #254	; 0xfe
     bec:	6342      	str	r2, [r0, #52]	; 0x34
     bee:	bd10      	pop	{r4, pc}
     bf0:	6243      	str	r3, [r0, #36]	; 0x24
     bf2:	78ca      	ldrb	r2, [r1, #3]
     bf4:	f002 01fe 	and.w	r1, r2, #254	; 0xfe
     bf8:	6381      	str	r1, [r0, #56]	; 0x38
     bfa:	bd10      	pop	{r4, pc}
     bfc:	6283      	str	r3, [r0, #40]	; 0x28
     bfe:	78c9      	ldrb	r1, [r1, #3]
     c00:	f001 03fe 	and.w	r3, r1, #254	; 0xfe
     c04:	63c3      	str	r3, [r0, #60]	; 0x3c
     c06:	bd10      	pop	{r4, pc}

00000c08 <I2C_MonitorModeConfig>:
     c08:	69c3      	ldr	r3, [r0, #28]
     c0a:	2a01      	cmp	r2, #1
     c0c:	bf16      	itet	ne
     c0e:	f003 0307 	andne.w	r3, r3, #7
     c12:	4319      	orreq	r1, r3
     c14:	ea23 0101 	bicne.w	r1, r3, r1
     c18:	61c1      	str	r1, [r0, #28]
     c1a:	4770      	bx	lr

00000c1c <I2C_MonitorModeCmd>:
     c1c:	2901      	cmp	r1, #1
     c1e:	69c3      	ldr	r3, [r0, #28]
     c20:	d106      	bne.n	c30 <I2C_MonitorModeCmd+0x14>
     c22:	f043 0301 	orr.w	r3, r3, #1
     c26:	2104      	movs	r1, #4
     c28:	61c3      	str	r3, [r0, #28]
     c2a:	2228      	movs	r2, #40	; 0x28
     c2c:	6001      	str	r1, [r0, #0]
     c2e:	e003      	b.n	c38 <I2C_MonitorModeCmd+0x1c>
     c30:	f003 0106 	and.w	r1, r3, #6
     c34:	61c1      	str	r1, [r0, #28]
     c36:	222c      	movs	r2, #44	; 0x2c
     c38:	6182      	str	r2, [r0, #24]
     c3a:	4a02      	ldr	r2, [pc, #8]	; (c44 <I2C_MonitorModeCmd+0x28>)
     c3c:	2000      	movs	r0, #0
     c3e:	6310      	str	r0, [r2, #48]	; 0x30
     c40:	4770      	bx	lr
     c42:	bf00      	nop
     c44:	10000000 	.word	0x10000000

00000c48 <I2C_MonitorGetDatabuffer>:
     c48:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
     c4a:	b2c0      	uxtb	r0, r0
     c4c:	4770      	bx	lr

00000c4e <I2C_MonitorHandler>:
     c4e:	2308      	movs	r3, #8
     c50:	b510      	push	{r4, lr}
     c52:	6183      	str	r3, [r0, #24]
     c54:	4b05      	ldr	r3, [pc, #20]	; (c6c <I2C_MonitorHandler+0x1e>)
     c56:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
     c58:	6b1c      	ldr	r4, [r3, #48]	; 0x30
     c5a:	5508      	strb	r0, [r1, r4]
     c5c:	1c60      	adds	r0, r4, #1
     c5e:	4290      	cmp	r0, r2
     c60:	6318      	str	r0, [r3, #48]	; 0x30
     c62:	bf34      	ite	cc
     c64:	2000      	movcc	r0, #0
     c66:	2001      	movcs	r0, #1
     c68:	bd10      	pop	{r4, pc}
     c6a:	bf00      	nop
     c6c:	10000000 	.word	0x10000000

00000c70 <I2C_MasterTransferComplete>:
     c70:	b508      	push	{r3, lr}
     c72:	f7ff fc1f 	bl	4b4 <I2C_getNum>
     c76:	4b03      	ldr	r3, [pc, #12]	; (c84 <I2C_MasterTransferComplete+0x14>)
     c78:	2200      	movs	r2, #0
     c7a:	eb03 0180 	add.w	r1, r3, r0, lsl #2
     c7e:	6988      	ldr	r0, [r1, #24]
     c80:	618a      	str	r2, [r1, #24]
     c82:	bd08      	pop	{r3, pc}
     c84:	10000000 	.word	0x10000000

00000c88 <I2C_SlaveTransferComplete>:
     c88:	b508      	push	{r3, lr}
     c8a:	f7ff fc13 	bl	4b4 <I2C_getNum>
     c8e:	4b03      	ldr	r3, [pc, #12]	; (c9c <I2C_SlaveTransferComplete+0x14>)
     c90:	2200      	movs	r2, #0
     c92:	eb03 0180 	add.w	r1, r3, r0, lsl #2
     c96:	6a48      	ldr	r0, [r1, #36]	; 0x24
     c98:	624a      	str	r2, [r1, #36]	; 0x24
     c9a:	bd08      	pop	{r3, pc}
     c9c:	10000000 	.word	0x10000000

00000ca0 <NVIC_DeInit>:
void NVIC_DeInit(void)
{
	uint8_t tmp;

	/* Disable all interrupts */
	NVIC->ICER[0] = 0xFFFFFFFF;
     ca0:	4b0b      	ldr	r3, [pc, #44]	; (cd0 <NVIC_DeInit+0x30>)
     ca2:	f04f 31ff 	mov.w	r1, #4294967295
	NVIC->ICER[1] = 0x00000001;
     ca6:	2201      	movs	r2, #1
void NVIC_DeInit(void)
{
	uint8_t tmp;

	/* Disable all interrupts */
	NVIC->ICER[0] = 0xFFFFFFFF;
     ca8:	f8c3 1080 	str.w	r1, [r3, #128]	; 0x80
	NVIC->ICER[1] = 0x00000001;
     cac:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
	/* Clear all pending interrupts */
	NVIC->ICPR[0] = 0xFFFFFFFF;
     cb0:	f8c3 1180 	str.w	r1, [r3, #384]	; 0x180
	NVIC->ICPR[1] = 0x00000001;
     cb4:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184
     cb8:	2300      	movs	r3, #0

	/* Clear all interrupt priority */
	for (tmp = 0; tmp < 32; tmp++) {
		NVIC->IP[tmp] = 0x00;
     cba:	f103 4060 	add.w	r0, r3, #3758096384	; 0xe0000000
     cbe:	3301      	adds	r3, #1
     cc0:	2100      	movs	r1, #0
     cc2:	f500 4261 	add.w	r2, r0, #57600	; 0xe100
	/* Clear all pending interrupts */
	NVIC->ICPR[0] = 0xFFFFFFFF;
	NVIC->ICPR[1] = 0x00000001;

	/* Clear all interrupt priority */
	for (tmp = 0; tmp < 32; tmp++) {
     cc6:	2b20      	cmp	r3, #32
		NVIC->IP[tmp] = 0x00;
     cc8:	f882 1300 	strb.w	r1, [r2, #768]	; 0x300
	/* Clear all pending interrupts */
	NVIC->ICPR[0] = 0xFFFFFFFF;
	NVIC->ICPR[1] = 0x00000001;

	/* Clear all interrupt priority */
	for (tmp = 0; tmp < 32; tmp++) {
     ccc:	d1f5      	bne.n	cba <NVIC_DeInit+0x1a>
		NVIC->IP[tmp] = 0x00;
	}
}
     cce:	4770      	bx	lr
     cd0:	e000e100 	.word	0xe000e100

00000cd4 <NVIC_SCBDeInit>:
 *******************************************************************************/
void NVIC_SCBDeInit(void)
{
	uint8_t tmp;

	SCB->ICSR = 0x0A000000;
     cd4:	4b0d      	ldr	r3, [pc, #52]	; (d0c <NVIC_SCBDeInit+0x38>)
     cd6:	f04f 6220 	mov.w	r2, #167772160	; 0xa000000
	SCB->VTOR = 0x00000000;
	SCB->AIRCR = 0x05FA0000;
     cda:	490d      	ldr	r1, [pc, #52]	; (d10 <NVIC_SCBDeInit+0x3c>)
 *******************************************************************************/
void NVIC_SCBDeInit(void)
{
	uint8_t tmp;

	SCB->ICSR = 0x0A000000;
     cdc:	605a      	str	r2, [r3, #4]
	SCB->VTOR = 0x00000000;
     cde:	2200      	movs	r2, #0
     ce0:	609a      	str	r2, [r3, #8]
	SCB->AIRCR = 0x05FA0000;
     ce2:	60d9      	str	r1, [r3, #12]
	SCB->SCR = 0x00000000;
     ce4:	611a      	str	r2, [r3, #16]
	SCB->CCR = 0x00000000;
     ce6:	615a      	str	r2, [r3, #20]

	for (tmp = 0; tmp < 32; tmp++) {
		SCB->SHP[tmp] = 0x00;
     ce8:	f102 4060 	add.w	r0, r2, #3758096384	; 0xe0000000
     cec:	3201      	adds	r2, #1
     cee:	f500 416d 	add.w	r1, r0, #60672	; 0xed00
     cf2:	2000      	movs	r0, #0
	SCB->VTOR = 0x00000000;
	SCB->AIRCR = 0x05FA0000;
	SCB->SCR = 0x00000000;
	SCB->CCR = 0x00000000;

	for (tmp = 0; tmp < 32; tmp++) {
     cf4:	2a20      	cmp	r2, #32
		SCB->SHP[tmp] = 0x00;
     cf6:	4b05      	ldr	r3, [pc, #20]	; (d0c <NVIC_SCBDeInit+0x38>)
     cf8:	7608      	strb	r0, [r1, #24]
	SCB->VTOR = 0x00000000;
	SCB->AIRCR = 0x05FA0000;
	SCB->SCR = 0x00000000;
	SCB->CCR = 0x00000000;

	for (tmp = 0; tmp < 32; tmp++) {
     cfa:	d1f5      	bne.n	ce8 <NVIC_SCBDeInit+0x14>
		SCB->SHP[tmp] = 0x00;
	}

	SCB->SHCSR = 0x00000000;
	SCB->CFSR = 0xFFFFFFFF;
     cfc:	f04f 31ff 	mov.w	r1, #4294967295

	for (tmp = 0; tmp < 32; tmp++) {
		SCB->SHP[tmp] = 0x00;
	}

	SCB->SHCSR = 0x00000000;
     d00:	6258      	str	r0, [r3, #36]	; 0x24
	SCB->CFSR = 0xFFFFFFFF;
     d02:	6299      	str	r1, [r3, #40]	; 0x28
	SCB->HFSR = 0xFFFFFFFF;
     d04:	62d9      	str	r1, [r3, #44]	; 0x2c
	SCB->DFSR = 0xFFFFFFFF;
     d06:	6319      	str	r1, [r3, #48]	; 0x30
     d08:	4770      	bx	lr
     d0a:	bf00      	nop
     d0c:	e000ed00 	.word	0xe000ed00
     d10:	05fa0000 	.word	0x05fa0000

00000d14 <NVIC_SetVTOR>:
 * @param		offset Offset value
 * @return      None
 *******************************************************************************/
void NVIC_SetVTOR(uint32_t offset)
{
	SCB->VTOR  = (offset & NVIC_VTOR_MASK);
     d14:	f020 4040 	bic.w	r0, r0, #3221225472	; 0xc0000000
     d18:	4b02      	ldr	r3, [pc, #8]	; (d24 <NVIC_SetVTOR+0x10>)
     d1a:	f020 017f 	bic.w	r1, r0, #127	; 0x7f
     d1e:	6099      	str	r1, [r3, #8]
     d20:	4770      	bx	lr
     d22:	bf00      	nop
     d24:	e000ed00 	.word	0xe000ed00

00000d28 <PINSEL_ConfigTraceFunc>:
 *
 * @return 		None
 **********************************************************************/
void PINSEL_ConfigTraceFunc(FunctionalState NewState)
{
	if (NewState == ENABLE) {
     d28:	2801      	cmp	r0, #1
     d2a:	d104      	bne.n	d36 <PINSEL_ConfigTraceFunc+0xe>
		LPC_PINCON->PINSEL10 |= (0x01UL << 3);
     d2c:	4b05      	ldr	r3, [pc, #20]	; (d44 <PINSEL_ConfigTraceFunc+0x1c>)
     d2e:	6a99      	ldr	r1, [r3, #40]	; 0x28
     d30:	f041 0008 	orr.w	r0, r1, #8
     d34:	e004      	b.n	d40 <PINSEL_ConfigTraceFunc+0x18>
	} else if (NewState == DISABLE) {
     d36:	b920      	cbnz	r0, d42 <PINSEL_ConfigTraceFunc+0x1a>
		LPC_PINCON->PINSEL10 &= ~(0x01UL << 3);
     d38:	4b02      	ldr	r3, [pc, #8]	; (d44 <PINSEL_ConfigTraceFunc+0x1c>)
     d3a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
     d3c:	f022 0008 	bic.w	r0, r2, #8
     d40:	6298      	str	r0, [r3, #40]	; 0x28
     d42:	4770      	bx	lr
     d44:	4002c000 	.word	0x4002c000

00000d48 <PINSEL_SetI2C0Pins>:
	}

	if (filterSlewRateEnable == DISABLE){
		regVal = PINSEL_I2CPADCFG_SCLI2C0 | PINSEL_I2CPADCFG_SDAI2C0;
	}
	LPC_PINCON->I2CPADCFG = regVal;
     d48:	4b03      	ldr	r3, [pc, #12]	; (d58 <PINSEL_SetI2C0Pins+0x10>)

	if (i2cPinMode == PINSEL_I2C_Fast_Mode){
		regVal = PINSEL_I2CPADCFG_SCLDRV0 | PINSEL_I2CPADCFG_SDADRV0;
	}

	if (filterSlewRateEnable == DISABLE){
     d4a:	2900      	cmp	r1, #0
     d4c:	bf0c      	ite	eq
     d4e:	210a      	moveq	r1, #10
     d50:	2105      	movne	r1, #5
		regVal = PINSEL_I2CPADCFG_SCLI2C0 | PINSEL_I2CPADCFG_SDAI2C0;
	}
	LPC_PINCON->I2CPADCFG = regVal;
     d52:	67d9      	str	r1, [r3, #124]	; 0x7c
     d54:	4770      	bx	lr
     d56:	bf00      	nop
     d58:	4002c000 	.word	0x4002c000

00000d5c <PINSEL_ConfigPin>:
 *                    that contains the configuration information for the
 *                    specified pin.
 * @return 		None
 **********************************************************************/
void PINSEL_ConfigPin(PINSEL_CFG_Type *PinCfg)
{
     d5c:	b570      	push	{r4, r5, r6, lr}
 *
 * @return 		None
 **********************************************************************/
static void set_PinFunc ( uint8_t portnum, uint8_t pinnum, uint8_t funcnum)
{
	uint32_t pinnum_t = pinnum;
     d5e:	7843      	ldrb	r3, [r0, #1]
	uint32_t pinselreg_idx = 2 * portnum;
     d60:	7802      	ldrb	r2, [r0, #0]
 *                    specified pin.
 * @return 		None
 **********************************************************************/
void PINSEL_ConfigPin(PINSEL_CFG_Type *PinCfg)
{
	set_PinFunc(PinCfg->Portnum, PinCfg->Pinnum, PinCfg->Funcnum);
     d62:	7884      	ldrb	r4, [r0, #2]
 * @return 		None
 **********************************************************************/
static void set_PinFunc ( uint8_t portnum, uint8_t pinnum, uint8_t funcnum)
{
	uint32_t pinnum_t = pinnum;
	uint32_t pinselreg_idx = 2 * portnum;
     d64:	0051      	lsls	r1, r2, #1
	uint32_t *pPinCon = (uint32_t *)&LPC_PINCON->PINSEL0;

	if (pinnum_t >= 16) {
     d66:	2b0f      	cmp	r3, #15
     d68:	d901      	bls.n	d6e <PINSEL_ConfigPin+0x12>
		pinnum_t -= 16;
     d6a:	3b10      	subs	r3, #16
		pinselreg_idx++;
     d6c:	3101      	adds	r1, #1
	}
	*(uint32_t *)(pPinCon + pinselreg_idx) &= ~(0x03UL << (pinnum_t * 2));
     d6e:	008d      	lsls	r5, r1, #2
     d70:	005b      	lsls	r3, r3, #1
     d72:	f105 4680 	add.w	r6, r5, #1073741824	; 0x40000000
     d76:	2503      	movs	r5, #3
     d78:	fa05 f503 	lsl.w	r5, r5, r3
	*(uint32_t *)(pPinCon + pinselreg_idx) |= ((uint32_t)funcnum) << (pinnum_t * 2);
     d7c:	fa04 f403 	lsl.w	r4, r4, r3

	if (pinnum_t >= 16) {
		pinnum_t -= 16;
		pinselreg_idx++;
	}
	*(uint32_t *)(pPinCon + pinselreg_idx) &= ~(0x03UL << (pinnum_t * 2));
     d80:	f506 3230 	add.w	r2, r6, #180224	; 0x2c000
     d84:	6811      	ldr	r1, [r2, #0]
     d86:	ea21 0105 	bic.w	r1, r1, r5
	*(uint32_t *)(pPinCon + pinselreg_idx) |= ((uint32_t)funcnum) << (pinnum_t * 2);
     d8a:	ea41 0604 	orr.w	r6, r1, r4
     d8e:	6016      	str	r6, [r2, #0]

 * @return 		None
 **********************************************************************/
void set_ResistorMode ( uint8_t portnum, uint8_t pinnum, uint8_t modenum)
{
	uint32_t pinnum_t = pinnum;
     d90:	7842      	ldrb	r2, [r0, #1]
	uint32_t pinmodereg_idx = 2 * portnum;
     d92:	7803      	ldrb	r3, [r0, #0]
 * @return 		None
 **********************************************************************/
void PINSEL_ConfigPin(PINSEL_CFG_Type *PinCfg)
{
	set_PinFunc(PinCfg->Portnum, PinCfg->Pinnum, PinCfg->Funcnum);
	set_ResistorMode(PinCfg->Portnum, PinCfg->Pinnum, PinCfg->Pinmode);
     d94:	78c5      	ldrb	r5, [r0, #3]
 * @return 		None
 **********************************************************************/
void set_ResistorMode ( uint8_t portnum, uint8_t pinnum, uint8_t modenum)
{
	uint32_t pinnum_t = pinnum;
	uint32_t pinmodereg_idx = 2 * portnum;
     d96:	005b      	lsls	r3, r3, #1
	uint32_t *pPinCon = (uint32_t *)&LPC_PINCON->PINMODE0;

	if (pinnum_t >= 16) {
     d98:	2a0f      	cmp	r2, #15
     d9a:	d901      	bls.n	da0 <PINSEL_ConfigPin+0x44>
		pinnum_t -= 16;
     d9c:	3a10      	subs	r2, #16
		pinmodereg_idx++ ;
     d9e:	3301      	adds	r3, #1
	}

	*(uint32_t *)(pPinCon + pinmodereg_idx) &= ~(0x03UL << (pinnum_t * 2));
     da0:	0052      	lsls	r2, r2, #1
     da2:	2603      	movs	r6, #3
     da4:	fa06 f602 	lsl.w	r6, r6, r2
	*(uint32_t *)(pPinCon + pinmodereg_idx) |= ((uint32_t)modenum) << (pinnum_t * 2);
     da8:	fa05 f202 	lsl.w	r2, r5, r2
	if (pinnum_t >= 16) {
		pinnum_t -= 16;
		pinmodereg_idx++ ;
	}

	*(uint32_t *)(pPinCon + pinmodereg_idx) &= ~(0x03UL << (pinnum_t * 2));
     dac:	490f      	ldr	r1, [pc, #60]	; (dec <PINSEL_ConfigPin+0x90>)
     dae:	f851 4023 	ldr.w	r4, [r1, r3, lsl #2]
     db2:	ea24 0406 	bic.w	r4, r4, r6
	*(uint32_t *)(pPinCon + pinmodereg_idx) |= ((uint32_t)modenum) << (pinnum_t * 2);
     db6:	4322      	orrs	r2, r4
     db8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 **********************************************************************/
void PINSEL_ConfigPin(PINSEL_CFG_Type *PinCfg)
{
	set_PinFunc(PinCfg->Portnum, PinCfg->Pinnum, PinCfg->Funcnum);
	set_ResistorMode(PinCfg->Portnum, PinCfg->Pinnum, PinCfg->Pinmode);
	set_OpenDrainMode(PinCfg->Portnum, PinCfg->Pinnum, PinCfg->OpenDrain);
     dbc:	7802      	ldrb	r2, [r0, #0]
     dbe:	7841      	ldrb	r1, [r0, #1]
 **********************************************************************/
void set_OpenDrainMode( uint8_t portnum, uint8_t pinnum, uint8_t modenum)
{
	uint32_t *pPinCon = (uint32_t *)&LPC_PINCON->PINMODE_OD0;

	if (modenum == PINSEL_PINMODE_OPENDRAIN){
     dc0:	7900      	ldrb	r0, [r0, #4]
     dc2:	4b0b      	ldr	r3, [pc, #44]	; (df0 <PINSEL_ConfigPin+0x94>)
     dc4:	2801      	cmp	r0, #1
     dc6:	d107      	bne.n	dd8 <PINSEL_ConfigPin+0x7c>
		*(uint32_t *)(pPinCon + portnum) |= (0x01UL << pinnum);
     dc8:	fa00 f101 	lsl.w	r1, r0, r1
     dcc:	f853 4022 	ldr.w	r4, [r3, r2, lsl #2]
     dd0:	430c      	orrs	r4, r1
     dd2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
     dd6:	bd70      	pop	{r4, r5, r6, pc}
	} else {
		*(uint32_t *)(pPinCon + portnum) &= ~(0x01UL << pinnum);
     dd8:	2001      	movs	r0, #1
     dda:	fa00 f101 	lsl.w	r1, r0, r1
     dde:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
     de2:	ea20 0001 	bic.w	r0, r0, r1
     de6:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
     dea:	bd70      	pop	{r4, r5, r6, pc}
     dec:	4002c040 	.word	0x4002c040
     df0:	4002c068 	.word	0x4002c068

00000df4 <CS_Init1>:
     df4:	b508      	push	{r3, lr}
     df6:	4b0e      	ldr	r3, [pc, #56]	; (e30 <CS_Init1+0x3c>)
     df8:	4298      	cmp	r0, r3
     dfa:	d109      	bne.n	e10 <CS_Init1+0x1c>
     dfc:	2000      	movs	r0, #0
     dfe:	f44f 3180 	mov.w	r1, #65536	; 0x10000
     e02:	2201      	movs	r2, #1
     e04:	f7ff f9f9 	bl	1fa <GPIO_SetDir>
     e08:	2000      	movs	r0, #0
     e0a:	f44f 3180 	mov.w	r1, #65536	; 0x10000
     e0e:	e009      	b.n	e24 <CS_Init1+0x30>
     e10:	4908      	ldr	r1, [pc, #32]	; (e34 <CS_Init1+0x40>)
     e12:	4288      	cmp	r0, r1
     e14:	d10a      	bne.n	e2c <CS_Init1+0x38>
     e16:	2000      	movs	r0, #0
     e18:	2140      	movs	r1, #64	; 0x40
     e1a:	2201      	movs	r2, #1
     e1c:	f7ff f9ed 	bl	1fa <GPIO_SetDir>
     e20:	2000      	movs	r0, #0
     e22:	2140      	movs	r1, #64	; 0x40
     e24:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
     e28:	f7ff b9f8 	b.w	21c <GPIO_SetValue>
     e2c:	bd08      	pop	{r3, pc}
     e2e:	bf00      	nop
     e30:	40088000 	.word	0x40088000
     e34:	40030000 	.word	0x40030000

00000e38 <CS_Force1>:
     e38:	4b0c      	ldr	r3, [pc, #48]	; (e6c <CS_Force1+0x34>)
     e3a:	4298      	cmp	r0, r3
     e3c:	d108      	bne.n	e50 <CS_Force1+0x18>
     e3e:	b119      	cbz	r1, e48 <CS_Force1+0x10>
     e40:	2000      	movs	r0, #0
     e42:	f44f 3180 	mov.w	r1, #65536	; 0x10000
     e46:	e009      	b.n	e5c <CS_Force1+0x24>
     e48:	4608      	mov	r0, r1
     e4a:	f44f 3180 	mov.w	r1, #65536	; 0x10000
     e4e:	e009      	b.n	e64 <CS_Force1+0x2c>
     e50:	4a07      	ldr	r2, [pc, #28]	; (e70 <CS_Force1+0x38>)
     e52:	4290      	cmp	r0, r2
     e54:	d108      	bne.n	e68 <CS_Force1+0x30>
     e56:	b119      	cbz	r1, e60 <CS_Force1+0x28>
     e58:	2000      	movs	r0, #0
     e5a:	2140      	movs	r1, #64	; 0x40
     e5c:	f7ff b9de 	b.w	21c <GPIO_SetValue>
     e60:	4608      	mov	r0, r1
     e62:	2140      	movs	r1, #64	; 0x40
     e64:	f7ff b9e4 	b.w	230 <GPIO_ClearValue>
     e68:	4770      	bx	lr
     e6a:	bf00      	nop
     e6c:	40088000 	.word	0x40088000
     e70:	40030000 	.word	0x40030000

00000e74 <Buffer_Init1>:
     e74:	2300      	movs	r3, #0
     e76:	4904      	ldr	r1, [pc, #16]	; (e88 <Buffer_Init1+0x14>)
     e78:	4804      	ldr	r0, [pc, #16]	; (e8c <Buffer_Init1+0x18>)
     e7a:	2200      	movs	r2, #0
     e7c:	545a      	strb	r2, [r3, r1]
     e7e:	541a      	strb	r2, [r3, r0]
     e80:	3301      	adds	r3, #1
     e82:	2b40      	cmp	r3, #64	; 0x40
     e84:	d1f7      	bne.n	e76 <Buffer_Init1+0x2>
     e86:	4770      	bx	lr
     e88:	100002cc 	.word	0x100002cc
     e8c:	1000030c 	.word	0x1000030c

00000e90 <SSP_Init>:
     e90:	4b24      	ldr	r3, [pc, #144]	; (f24 <SSP_Init+0x94>)
     e92:	b570      	push	{r4, r5, r6, lr}
     e94:	4298      	cmp	r0, r3
     e96:	4604      	mov	r4, r0
     e98:	460d      	mov	r5, r1
     e9a:	bf08      	it	eq
     e9c:	f44f 1000 	moveq.w	r0, #2097152	; 0x200000
     ea0:	d004      	beq.n	eac <SSP_Init+0x1c>
     ea2:	4821      	ldr	r0, [pc, #132]	; (f28 <SSP_Init+0x98>)
     ea4:	4284      	cmp	r4, r0
     ea6:	d13b      	bne.n	f20 <SSP_Init+0x90>
     ea8:	f44f 6080 	mov.w	r0, #1024	; 0x400
     eac:	2101      	movs	r1, #1
     eae:	f7ff f957 	bl	160 <CLKPWR_ConfigPPWR>
     eb2:	6869      	ldr	r1, [r5, #4]
     eb4:	68aa      	ldr	r2, [r5, #8]
     eb6:	692e      	ldr	r6, [r5, #16]
     eb8:	682b      	ldr	r3, [r5, #0]
     eba:	430a      	orrs	r2, r1
     ebc:	4332      	orrs	r2, r6
     ebe:	ea42 0003 	orr.w	r0, r2, r3
     ec2:	68e9      	ldr	r1, [r5, #12]
     ec4:	4b17      	ldr	r3, [pc, #92]	; (f24 <SSP_Init+0x94>)
     ec6:	b282      	uxth	r2, r0
     ec8:	f001 060f 	and.w	r6, r1, #15
     ecc:	202a      	movs	r0, #42	; 0x2a
     ece:	429c      	cmp	r4, r3
     ed0:	6022      	str	r2, [r4, #0]
     ed2:	6066      	str	r6, [r4, #4]
     ed4:	696e      	ldr	r6, [r5, #20]
     ed6:	d003      	beq.n	ee0 <SSP_Init+0x50>
     ed8:	4813      	ldr	r0, [pc, #76]	; (f28 <SSP_Init+0x98>)
     eda:	4284      	cmp	r4, r0
     edc:	d120      	bne.n	f20 <SSP_Init+0x90>
     ede:	2014      	movs	r0, #20
     ee0:	f7ff f92e 	bl	140 <CLKPWR_GetPCLK>
     ee4:	f04f 31ff 	mov.w	r1, #4294967295
     ee8:	2200      	movs	r2, #0
     eea:	2302      	movs	r3, #2
     eec:	42b1      	cmp	r1, r6
     eee:	d90d      	bls.n	f0c <SSP_Init+0x7c>
     ef0:	1c55      	adds	r5, r2, #1
     ef2:	fb03 f105 	mul.w	r1, r3, r5
     ef6:	fbb0 f1f1 	udiv	r1, r0, r1
     efa:	42b1      	cmp	r1, r6
     efc:	d906      	bls.n	f0c <SSP_Init+0x7c>
     efe:	2dff      	cmp	r5, #255	; 0xff
     f00:	d902      	bls.n	f08 <SSP_Init+0x78>
     f02:	3302      	adds	r3, #2
     f04:	2200      	movs	r2, #0
     f06:	e7f1      	b.n	eec <SSP_Init+0x5c>
     f08:	462a      	mov	r2, r5
     f0a:	e7ef      	b.n	eec <SSP_Init+0x5c>
     f0c:	6820      	ldr	r0, [r4, #0]
     f0e:	0612      	lsls	r2, r2, #24
     f10:	b2c1      	uxtb	r1, r0
     f12:	6021      	str	r1, [r4, #0]
     f14:	6820      	ldr	r0, [r4, #0]
     f16:	b2db      	uxtb	r3, r3
     f18:	ea40 4112 	orr.w	r1, r0, r2, lsr #16
     f1c:	6021      	str	r1, [r4, #0]
     f1e:	6123      	str	r3, [r4, #16]
     f20:	bd70      	pop	{r4, r5, r6, pc}
     f22:	bf00      	nop
     f24:	40088000 	.word	0x40088000
     f28:	40030000 	.word	0x40030000

00000f2c <SSP_DeInit>:
     f2c:	4b07      	ldr	r3, [pc, #28]	; (f4c <SSP_DeInit+0x20>)
     f2e:	4298      	cmp	r0, r3
     f30:	bf08      	it	eq
     f32:	f44f 1000 	moveq.w	r0, #2097152	; 0x200000
     f36:	d004      	beq.n	f42 <SSP_DeInit+0x16>
     f38:	4905      	ldr	r1, [pc, #20]	; (f50 <SSP_DeInit+0x24>)
     f3a:	4288      	cmp	r0, r1
     f3c:	d104      	bne.n	f48 <SSP_DeInit+0x1c>
     f3e:	f44f 6080 	mov.w	r0, #1024	; 0x400
     f42:	2100      	movs	r1, #0
     f44:	f7ff b90c 	b.w	160 <CLKPWR_ConfigPPWR>
     f48:	4770      	bx	lr
     f4a:	bf00      	nop
     f4c:	40088000 	.word	0x40088000
     f50:	40030000 	.word	0x40030000

00000f54 <SSP_GetDataSize>:
     f54:	6800      	ldr	r0, [r0, #0]
     f56:	f000 000f 	and.w	r0, r0, #15
     f5a:	4770      	bx	lr

00000f5c <SSP_ConfigStructInit>:
     f5c:	4a04      	ldr	r2, [pc, #16]	; (f70 <SSP_ConfigStructInit+0x14>)
     f5e:	2300      	movs	r3, #0
     f60:	2107      	movs	r1, #7
     f62:	6043      	str	r3, [r0, #4]
     f64:	6083      	str	r3, [r0, #8]
     f66:	6142      	str	r2, [r0, #20]
     f68:	6001      	str	r1, [r0, #0]
     f6a:	60c3      	str	r3, [r0, #12]
     f6c:	6103      	str	r3, [r0, #16]
     f6e:	4770      	bx	lr
     f70:	002dc6c0 	.word	0x002dc6c0

00000f74 <SSP_Config>:
     f74:	b570      	push	{r4, r5, r6, lr}
     f76:	4b39      	ldr	r3, [pc, #228]	; (105c <SSP_Config+0xe8>)
     f78:	b088      	sub	sp, #32
     f7a:	4298      	cmp	r0, r3
     f7c:	4604      	mov	r4, r0
     f7e:	d12b      	bne.n	fd8 <SSP_Config+0x64>
     f80:	2502      	movs	r5, #2
     f82:	200f      	movs	r0, #15
     f84:	f88d 5002 	strb.w	r5, [sp, #2]
     f88:	f88d 0001 	strb.w	r0, [sp, #1]
     f8c:	2500      	movs	r5, #0
     f8e:	4668      	mov	r0, sp
     f90:	f88d 5004 	strb.w	r5, [sp, #4]
     f94:	f88d 5003 	strb.w	r5, [sp, #3]
     f98:	f88d 5000 	strb.w	r5, [sp]
     f9c:	f7ff fede 	bl	d5c <PINSEL_ConfigPin>
     fa0:	2111      	movs	r1, #17
     fa2:	4668      	mov	r0, sp
     fa4:	f88d 1001 	strb.w	r1, [sp, #1]
     fa8:	f7ff fed8 	bl	d5c <PINSEL_ConfigPin>
     fac:	2212      	movs	r2, #18
     fae:	4668      	mov	r0, sp
     fb0:	f88d 2001 	strb.w	r2, [sp, #1]
     fb4:	f7ff fed2 	bl	d5c <PINSEL_ConfigPin>
     fb8:	2310      	movs	r3, #16
     fba:	4668      	mov	r0, sp
     fbc:	f88d 3001 	strb.w	r3, [sp, #1]
     fc0:	f88d 5002 	strb.w	r5, [sp, #2]
     fc4:	f7ff feca 	bl	d5c <PINSEL_ConfigPin>
     fc8:	a802      	add	r0, sp, #8
     fca:	f7ff ffc7 	bl	f5c <SSP_ConfigStructInit>
     fce:	4824      	ldr	r0, [pc, #144]	; (1060 <SSP_Config+0xec>)
     fd0:	2107      	movs	r1, #7
     fd2:	9007      	str	r0, [sp, #28]
     fd4:	9102      	str	r1, [sp, #8]
     fd6:	e032      	b.n	103e <SSP_Config+0xca>
     fd8:	4822      	ldr	r0, [pc, #136]	; (1064 <SSP_Config+0xf0>)
     fda:	4284      	cmp	r4, r0
     fdc:	d12f      	bne.n	103e <SSP_Config+0xca>
     fde:	2102      	movs	r1, #2
     fe0:	2500      	movs	r5, #0
     fe2:	2607      	movs	r6, #7
     fe4:	4668      	mov	r0, sp
     fe6:	f88d 1002 	strb.w	r1, [sp, #2]
     fea:	f88d 5004 	strb.w	r5, [sp, #4]
     fee:	f88d 5003 	strb.w	r5, [sp, #3]
     ff2:	f88d 5000 	strb.w	r5, [sp]
     ff6:	f88d 6001 	strb.w	r6, [sp, #1]
     ffa:	f7ff feaf 	bl	d5c <PINSEL_ConfigPin>
     ffe:	2208      	movs	r2, #8
    1000:	4668      	mov	r0, sp
    1002:	f88d 2001 	strb.w	r2, [sp, #1]
    1006:	f7ff fea9 	bl	d5c <PINSEL_ConfigPin>
    100a:	2309      	movs	r3, #9
    100c:	4668      	mov	r0, sp
    100e:	f88d 3001 	strb.w	r3, [sp, #1]
    1012:	f7ff fea3 	bl	d5c <PINSEL_ConfigPin>
    1016:	2006      	movs	r0, #6
    1018:	f88d 0001 	strb.w	r0, [sp, #1]
    101c:	4668      	mov	r0, sp
    101e:	f88d 5002 	strb.w	r5, [sp, #2]
    1022:	f7ff fe9b 	bl	d5c <PINSEL_ConfigPin>
    1026:	a802      	add	r0, sp, #8
    1028:	f7ff ff98 	bl	f5c <SSP_ConfigStructInit>
    102c:	4b0e      	ldr	r3, [pc, #56]	; (1068 <SSP_Config+0xf4>)
    102e:	2180      	movs	r1, #128	; 0x80
    1030:	2240      	movs	r2, #64	; 0x40
    1032:	9103      	str	r1, [sp, #12]
    1034:	9204      	str	r2, [sp, #16]
    1036:	9307      	str	r3, [sp, #28]
    1038:	9602      	str	r6, [sp, #8]
    103a:	9505      	str	r5, [sp, #20]
    103c:	9506      	str	r5, [sp, #24]
    103e:	4620      	mov	r0, r4
    1040:	a902      	add	r1, sp, #8
    1042:	f7ff ff25 	bl	e90 <SSP_Init>
    1046:	4620      	mov	r0, r4
    1048:	f7ff fed4 	bl	df4 <CS_Init1>
    104c:	6862      	ldr	r2, [r4, #4]
    104e:	f042 0302 	orr.w	r3, r2, #2
    1052:	6063      	str	r3, [r4, #4]
    1054:	f7ff ff0e 	bl	e74 <Buffer_Init1>
    1058:	b008      	add	sp, #32
    105a:	bd70      	pop	{r4, r5, r6, pc}
    105c:	40088000 	.word	0x40088000
    1060:	002dc6c0 	.word	0x002dc6c0
    1064:	40030000 	.word	0x40030000
    1068:	01312d00 	.word	0x01312d00

0000106c <SSP_Cmd>:
    106c:	6843      	ldr	r3, [r0, #4]
    106e:	2901      	cmp	r1, #1
    1070:	bf0c      	ite	eq
    1072:	f043 0302 	orreq.w	r3, r3, #2
    1076:	f003 030d 	andne.w	r3, r3, #13
    107a:	6043      	str	r3, [r0, #4]
    107c:	4770      	bx	lr

0000107e <SSP_LoopBackCmd>:
    107e:	6843      	ldr	r3, [r0, #4]
    1080:	2901      	cmp	r1, #1
    1082:	bf0c      	ite	eq
    1084:	f043 0301 	orreq.w	r3, r3, #1
    1088:	f003 030e 	andne.w	r3, r3, #14
    108c:	6043      	str	r3, [r0, #4]
    108e:	4770      	bx	lr

00001090 <SSP_SlaveOutputCmd>:
    1090:	6843      	ldr	r3, [r0, #4]
    1092:	2901      	cmp	r1, #1
    1094:	bf0c      	ite	eq
    1096:	f003 0307 	andeq.w	r3, r3, #7
    109a:	f043 0308 	orrne.w	r3, r3, #8
    109e:	6043      	str	r3, [r0, #4]
    10a0:	4770      	bx	lr

000010a2 <SSP_SendData>:
    10a2:	6081      	str	r1, [r0, #8]
    10a4:	4770      	bx	lr

000010a6 <SSP_ReceiveData>:
    10a6:	6880      	ldr	r0, [r0, #8]
    10a8:	b280      	uxth	r0, r0
    10aa:	4770      	bx	lr

000010ac <SSP_ReadWrite>:
    10ac:	2300      	movs	r3, #0
    10ae:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    10b2:	60cb      	str	r3, [r1, #12]
    10b4:	604b      	str	r3, [r1, #4]
    10b6:	614b      	str	r3, [r1, #20]
    10b8:	68c4      	ldr	r4, [r0, #12]
    10ba:	f014 0404 	ands.w	r4, r4, #4
    10be:	d001      	beq.n	10c4 <SSP_ReadWrite+0x18>
    10c0:	6883      	ldr	r3, [r0, #8]
    10c2:	e7f9      	b.n	10b8 <SSP_ReadWrite+0xc>
    10c4:	2303      	movs	r3, #3
    10c6:	6203      	str	r3, [r0, #32]
    10c8:	6803      	ldr	r3, [r0, #0]
    10ca:	f003 030f 	and.w	r3, r3, #15
    10ce:	2b08      	cmp	r3, #8
    10d0:	d804      	bhi.n	10dc <SSP_ReadWrite+0x30>
    10d2:	2a00      	cmp	r2, #0
    10d4:	d157      	bne.n	1186 <SSP_ReadWrite+0xda>
    10d6:	688d      	ldr	r5, [r1, #8]
    10d8:	680e      	ldr	r6, [r1, #0]
    10da:	e005      	b.n	10e8 <SSP_ReadWrite+0x3c>
    10dc:	2a00      	cmp	r2, #0
    10de:	d151      	bne.n	1184 <SSP_ReadWrite+0xd8>
    10e0:	688f      	ldr	r7, [r1, #8]
    10e2:	f8d1 c000 	ldr.w	ip, [r1]
    10e6:	2201      	movs	r2, #1
    10e8:	684b      	ldr	r3, [r1, #4]
    10ea:	f8d1 8010 	ldr.w	r8, [r1, #16]
    10ee:	4543      	cmp	r3, r8
    10f0:	d036      	beq.n	1160 <SSP_ReadWrite+0xb4>
    10f2:	68c4      	ldr	r4, [r0, #12]
    10f4:	f014 0f02 	tst.w	r4, #2
    10f8:	d014      	beq.n	1124 <SSP_ReadWrite+0x78>
    10fa:	4543      	cmp	r3, r8
    10fc:	d012      	beq.n	1124 <SSP_ReadWrite+0x78>
    10fe:	680c      	ldr	r4, [r1, #0]
    1100:	b92c      	cbnz	r4, 110e <SSP_ReadWrite+0x62>
    1102:	b90a      	cbnz	r2, 1108 <SSP_ReadWrite+0x5c>
    1104:	24ff      	movs	r4, #255	; 0xff
    1106:	e005      	b.n	1114 <SSP_ReadWrite+0x68>
    1108:	f64f 74ff 	movw	r4, #65535	; 0xffff
    110c:	e007      	b.n	111e <SSP_ReadWrite+0x72>
    110e:	b922      	cbnz	r2, 111a <SSP_ReadWrite+0x6e>
    1110:	f816 4b01 	ldrb.w	r4, [r6], #1
    1114:	6084      	str	r4, [r0, #8]
    1116:	3301      	adds	r3, #1
    1118:	e003      	b.n	1122 <SSP_ReadWrite+0x76>
    111a:	f83c 4b02 	ldrh.w	r4, [ip], #2
    111e:	6084      	str	r4, [r0, #8]
    1120:	3302      	adds	r3, #2
    1122:	604b      	str	r3, [r1, #4]
    1124:	6983      	ldr	r3, [r0, #24]
    1126:	f013 0f01 	tst.w	r3, #1
    112a:	d150      	bne.n	11ce <SSP_ReadWrite+0x122>
    112c:	68c4      	ldr	r4, [r0, #12]
    112e:	0764      	lsls	r4, r4, #29
    1130:	d5da      	bpl.n	10e8 <SSP_ReadWrite+0x3c>
    1132:	68cc      	ldr	r4, [r1, #12]
    1134:	690b      	ldr	r3, [r1, #16]
    1136:	429c      	cmp	r4, r3
    1138:	d0d6      	beq.n	10e8 <SSP_ReadWrite+0x3c>
    113a:	688b      	ldr	r3, [r1, #8]
    113c:	f8d0 8008 	ldr.w	r8, [r0, #8]
    1140:	b133      	cbz	r3, 1150 <SSP_ReadWrite+0xa4>
    1142:	b912      	cbnz	r2, 114a <SSP_ReadWrite+0x9e>
    1144:	f805 8b01 	strb.w	r8, [r5], #1
    1148:	e003      	b.n	1152 <SSP_ReadWrite+0xa6>
    114a:	f827 8b02 	strh.w	r8, [r7], #2
    114e:	e004      	b.n	115a <SSP_ReadWrite+0xae>
    1150:	b91a      	cbnz	r2, 115a <SSP_ReadWrite+0xae>
    1152:	68cb      	ldr	r3, [r1, #12]
    1154:	1c5c      	adds	r4, r3, #1
    1156:	60cc      	str	r4, [r1, #12]
    1158:	e7e8      	b.n	112c <SSP_ReadWrite+0x80>
    115a:	3402      	adds	r4, #2
    115c:	60cc      	str	r4, [r1, #12]
    115e:	e7e5      	b.n	112c <SSP_ReadWrite+0x80>
    1160:	68cc      	ldr	r4, [r1, #12]
    1162:	429c      	cmp	r4, r3
    1164:	d1c5      	bne.n	10f2 <SSP_ReadWrite+0x46>
    1166:	680a      	ldr	r2, [r1, #0]
    1168:	f44f 7080 	mov.w	r0, #256	; 0x100
    116c:	6148      	str	r0, [r1, #20]
    116e:	b112      	cbz	r2, 1176 <SSP_ReadWrite+0xca>
    1170:	4620      	mov	r0, r4
    1172:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    1176:	6889      	ldr	r1, [r1, #8]
    1178:	2900      	cmp	r1, #0
    117a:	bf14      	ite	ne
    117c:	4620      	movne	r0, r4
    117e:	2000      	moveq	r0, #0
    1180:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    1184:	2401      	movs	r4, #1
    1186:	2a01      	cmp	r2, #1
    1188:	d010      	beq.n	11ac <SSP_ReadWrite+0x100>
    118a:	e023      	b.n	11d4 <SSP_ReadWrite+0x128>
    118c:	68cb      	ldr	r3, [r1, #12]
    118e:	690a      	ldr	r2, [r1, #16]
    1190:	4293      	cmp	r3, r2
    1192:	d00b      	beq.n	11ac <SSP_ReadWrite+0x100>
    1194:	688a      	ldr	r2, [r1, #8]
    1196:	6885      	ldr	r5, [r0, #8]
    1198:	2a00      	cmp	r2, #0
    119a:	d02b      	beq.n	11f4 <SSP_ReadWrite+0x148>
    119c:	bb44      	cbnz	r4, 11f0 <SSP_ReadWrite+0x144>
    119e:	54d5      	strb	r5, [r2, r3]
    11a0:	68ca      	ldr	r2, [r1, #12]
    11a2:	1c53      	adds	r3, r2, #1
    11a4:	60cb      	str	r3, [r1, #12]
    11a6:	68c2      	ldr	r2, [r0, #12]
    11a8:	0752      	lsls	r2, r2, #29
    11aa:	d4ef      	bmi.n	118c <SSP_ReadWrite+0xe0>
    11ac:	68c2      	ldr	r2, [r0, #12]
    11ae:	0793      	lsls	r3, r2, #30
    11b0:	d524      	bpl.n	11fc <SSP_ReadWrite+0x150>
    11b2:	684b      	ldr	r3, [r1, #4]
    11b4:	690a      	ldr	r2, [r1, #16]
    11b6:	4293      	cmp	r3, r2
    11b8:	d020      	beq.n	11fc <SSP_ReadWrite+0x150>
    11ba:	680a      	ldr	r2, [r1, #0]
    11bc:	b98a      	cbnz	r2, 11e2 <SSP_ReadWrite+0x136>
    11be:	b96c      	cbnz	r4, 11dc <SSP_ReadWrite+0x130>
    11c0:	22ff      	movs	r2, #255	; 0xff
    11c2:	6082      	str	r2, [r0, #8]
    11c4:	3301      	adds	r3, #1
    11c6:	604b      	str	r3, [r1, #4]
    11c8:	6983      	ldr	r3, [r0, #24]
    11ca:	07da      	lsls	r2, r3, #31
    11cc:	d5eb      	bpl.n	11a6 <SSP_ReadWrite+0xfa>
    11ce:	f443 7000 	orr.w	r0, r3, #512	; 0x200
    11d2:	6148      	str	r0, [r1, #20]
    11d4:	f04f 30ff 	mov.w	r0, #4294967295
    11d8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    11dc:	f64f 72ff 	movw	r2, #65535	; 0xffff
    11e0:	e003      	b.n	11ea <SSP_ReadWrite+0x13e>
    11e2:	b90c      	cbnz	r4, 11e8 <SSP_ReadWrite+0x13c>
    11e4:	5cd2      	ldrb	r2, [r2, r3]
    11e6:	e7ec      	b.n	11c2 <SSP_ReadWrite+0x116>
    11e8:	5ad2      	ldrh	r2, [r2, r3]
    11ea:	6082      	str	r2, [r0, #8]
    11ec:	3302      	adds	r3, #2
    11ee:	e7ea      	b.n	11c6 <SSP_ReadWrite+0x11a>
    11f0:	52d5      	strh	r5, [r2, r3]
    11f2:	e001      	b.n	11f8 <SSP_ReadWrite+0x14c>
    11f4:	2c00      	cmp	r4, #0
    11f6:	d0d3      	beq.n	11a0 <SSP_ReadWrite+0xf4>
    11f8:	3302      	adds	r3, #2
    11fa:	e7d3      	b.n	11a4 <SSP_ReadWrite+0xf8>
    11fc:	68cb      	ldr	r3, [r1, #12]
    11fe:	690a      	ldr	r2, [r1, #16]
    1200:	4293      	cmp	r3, r2
    1202:	d102      	bne.n	120a <SSP_ReadWrite+0x15e>
    1204:	684a      	ldr	r2, [r1, #4]
    1206:	429a      	cmp	r2, r3
    1208:	d002      	beq.n	1210 <SSP_ReadWrite+0x164>
    120a:	210f      	movs	r1, #15
    120c:	6141      	str	r1, [r0, #20]
    120e:	e002      	b.n	1216 <SSP_ReadWrite+0x16a>
    1210:	f44f 7080 	mov.w	r0, #256	; 0x100
    1214:	6148      	str	r0, [r1, #20]
    1216:	2000      	movs	r0, #0
    1218:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0000121c <SSP_GetStatus>:
    121c:	68c3      	ldr	r3, [r0, #12]
    121e:	4219      	tst	r1, r3
    1220:	bf0c      	ite	eq
    1222:	2000      	moveq	r0, #0
    1224:	2001      	movne	r0, #1
    1226:	4770      	bx	lr

00001228 <SSP_IntConfig>:
    1228:	6943      	ldr	r3, [r0, #20]
    122a:	2a01      	cmp	r2, #1
    122c:	bf16      	itet	ne
    122e:	f003 030f 	andne.w	r3, r3, #15
    1232:	4319      	orreq	r1, r3
    1234:	ea23 0101 	bicne.w	r1, r3, r1
    1238:	6141      	str	r1, [r0, #20]
    123a:	4770      	bx	lr

0000123c <SSP_GetRawIntStatus>:
    123c:	6983      	ldr	r3, [r0, #24]
    123e:	4219      	tst	r1, r3
    1240:	bf0c      	ite	eq
    1242:	2000      	moveq	r0, #0
    1244:	2001      	movne	r0, #1
    1246:	4770      	bx	lr

00001248 <SSP_GetRawIntStatusReg>:
    1248:	6980      	ldr	r0, [r0, #24]
    124a:	4770      	bx	lr

0000124c <SSP_GetIntStatus>:
    124c:	69c3      	ldr	r3, [r0, #28]
    124e:	4219      	tst	r1, r3
    1250:	bf0c      	ite	eq
    1252:	2000      	moveq	r0, #0
    1254:	2001      	movne	r0, #1
    1256:	4770      	bx	lr

00001258 <SSP_ClearIntPending>:
    1258:	6201      	str	r1, [r0, #32]
    125a:	4770      	bx	lr

0000125c <SSP_DMACmd>:
    125c:	6a43      	ldr	r3, [r0, #36]	; 0x24
    125e:	2a01      	cmp	r2, #1
    1260:	bf16      	itet	ne
    1262:	f003 0303 	andne.w	r3, r3, #3
    1266:	4319      	orreq	r1, r3
    1268:	ea23 0101 	bicne.w	r1, r3, r1
    126c:	6241      	str	r1, [r0, #36]	; 0x24
    126e:	4770      	bx	lr

00001270 <delay_ms>:
}

 /*********************************************************************//**
 * @brief 		Initial System Tick with Config
 * @param[in]	None
 * @return 		None
    1270:	4b02      	ldr	r3, [pc, #8]	; (127c <delay_ms+0xc>)
    1272:	6018      	str	r0, [r3, #0]
 **********************************************************************/
    1274:	681a      	ldr	r2, [r3, #0]
    1276:	2a00      	cmp	r2, #0
    1278:	d1fc      	bne.n	1274 <delay_ms+0x4>
void SYSTICK_Config(void)
{
  //Initialize System Tick with 10ms time interval
  SYSTICK_InternalInit(1);
    127a:	4770      	bx	lr
    127c:	1000035c 	.word	0x1000035c

00001280 <SYSTICK_InternalInit>:
	{
		//Select CPU clock is System Tick clock source
		SysTick->CTRL |= ST_CTRL_CLKSOURCE;
		/* Set RELOAD value
		 * RELOAD = (SystemCoreClock/1000) * time - 1
		 * with time base is millisecond
    1280:	4b0f      	ldr	r3, [pc, #60]	; (12c0 <SYSTICK_InternalInit+0x40>)
	/* With internal CPU clock frequency for LPC17xx is 'SystemCoreClock'
	 * And limit 24 bit for RELOAD value
	 * So the maximum time can be set:
	 * 1/SystemCoreClock * (2^24) * 1000 (ms)
	 */
	//check time value is available or not
    1282:	b570      	push	{r4, r5, r6, lr}
	{
		//Select CPU clock is System Tick clock source
		SysTick->CTRL |= ST_CTRL_CLKSOURCE;
		/* Set RELOAD value
		 * RELOAD = (SystemCoreClock/1000) * time - 1
		 * with time base is millisecond
    1284:	681c      	ldr	r4, [r3, #0]
    1286:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
    128a:	fbb4 f4f1 	udiv	r4, r4, r1
	/* With internal CPU clock frequency for LPC17xx is 'SystemCoreClock'
	 * And limit 24 bit for RELOAD value
	 * So the maximum time can be set:
	 * 1/SystemCoreClock * (2^24) * 1000 (ms)
	 */
	//check time value is available or not
    128e:	4605      	mov	r5, r0
		//Select CPU clock is System Tick clock source
		SysTick->CTRL |= ST_CTRL_CLKSOURCE;
		/* Set RELOAD value
		 * RELOAD = (SystemCoreClock/1000) * time - 1
		 * with time base is millisecond
		 */
    1290:	f002 fab4 	bl	37fc <__aeabi_ui2f>
    1294:	4606      	mov	r6, r0
	{
		//Select CPU clock is System Tick clock source
		SysTick->CTRL |= ST_CTRL_CLKSOURCE;
		/* Set RELOAD value
		 * RELOAD = (SystemCoreClock/1000) * time - 1
		 * with time base is millisecond
    1296:	f04f 7080 	mov.w	r0, #16777216	; 0x1000000
    129a:	fbb0 f0f4 	udiv	r0, r0, r4
    129e:	f002 faad 	bl	37fc <__aeabi_ui2f>
    12a2:	4601      	mov	r1, r0
		 */
    12a4:	4630      	mov	r0, r6
    12a6:	f002 fb6d 	bl	3984 <__aeabi_fcmpgt>
    12aa:	b100      	cbz	r0, 12ae <SYSTICK_InternalInit+0x2e>
    12ac:	e7fe      	b.n	12ac <SYSTICK_InternalInit+0x2c>
		SysTick->LOAD = (cclk/1000)*time - 1;
	}
}

/*********************************************************************//**
 * @brief 		Initial System Tick with using external clock source
    12ae:	4b05      	ldr	r3, [pc, #20]	; (12c4 <SYSTICK_InternalInit+0x44>)
 * @param[in]	freq	external clock frequency(Hz)
 * @param[in]	time	time interval(ms)
 * @return 		None
 **********************************************************************/
void SYSTICK_ExternalInit(uint32_t freq, uint32_t time)
    12b0:	436c      	muls	r4, r5
		SysTick->LOAD = (cclk/1000)*time - 1;
	}
}

/*********************************************************************//**
 * @brief 		Initial System Tick with using external clock source
    12b2:	681a      	ldr	r2, [r3, #0]
 * @param[in]	freq	external clock frequency(Hz)
 * @param[in]	time	time interval(ms)
 * @return 		None
 **********************************************************************/
void SYSTICK_ExternalInit(uint32_t freq, uint32_t time)
    12b4:	3c01      	subs	r4, #1
		SysTick->LOAD = (cclk/1000)*time - 1;
	}
}

/*********************************************************************//**
 * @brief 		Initial System Tick with using external clock source
    12b6:	f042 0104 	orr.w	r1, r2, #4
    12ba:	6019      	str	r1, [r3, #0]
 * @param[in]	freq	external clock frequency(Hz)
 * @param[in]	time	time interval(ms)
 * @return 		None
 **********************************************************************/
void SYSTICK_ExternalInit(uint32_t freq, uint32_t time)
    12bc:	605c      	str	r4, [r3, #4]
    12be:	bd70      	pop	{r4, r5, r6, pc}
    12c0:	2007c008 	.word	0x2007c008
    12c4:	e000e010 	.word	0xe000e010

000012c8 <SYSTICK_ExternalInit>:
	 * So the maximum time can be set:
	 * 1/freq * (2^24) * 1000 (ms)
	 */
	//check time value is available or not
	maxtime = (1<<24)/(freq / 1000) ;
	if (time>maxtime)
    12c8:	b570      	push	{r4, r5, r6, lr}
	{
		//Select external clock is System Tick clock source
		SysTick->CTRL &= ~ ST_CTRL_CLKSOURCE;
		/* Set RELOAD value
		 * RELOAD = (freq/1000) * time - 1
		 * with time base is millisecond
    12ca:	f44f 747a 	mov.w	r4, #1000	; 0x3e8
    12ce:	fbb0 f4f4 	udiv	r4, r0, r4
		 */
    12d2:	4608      	mov	r0, r1
	 * So the maximum time can be set:
	 * 1/freq * (2^24) * 1000 (ms)
	 */
	//check time value is available or not
	maxtime = (1<<24)/(freq / 1000) ;
	if (time>maxtime)
    12d4:	460d      	mov	r5, r1
		//Select external clock is System Tick clock source
		SysTick->CTRL &= ~ ST_CTRL_CLKSOURCE;
		/* Set RELOAD value
		 * RELOAD = (freq/1000) * time - 1
		 * with time base is millisecond
		 */
    12d6:	f002 fa91 	bl	37fc <__aeabi_ui2f>
    12da:	4606      	mov	r6, r0
	{
		//Select external clock is System Tick clock source
		SysTick->CTRL &= ~ ST_CTRL_CLKSOURCE;
		/* Set RELOAD value
		 * RELOAD = (freq/1000) * time - 1
		 * with time base is millisecond
    12dc:	f04f 7080 	mov.w	r0, #16777216	; 0x1000000
    12e0:	fbb0 f0f4 	udiv	r0, r0, r4
    12e4:	f002 fa8a 	bl	37fc <__aeabi_ui2f>
    12e8:	4601      	mov	r1, r0
		 */
    12ea:	4630      	mov	r0, r6
    12ec:	f002 fb4a 	bl	3984 <__aeabi_fcmpgt>
    12f0:	b100      	cbz	r0, 12f4 <SYSTICK_ExternalInit+0x2c>
    12f2:	e7fe      	b.n	12f2 <SYSTICK_ExternalInit+0x2a>
		maxtime = (freq/1000)*time - 1;
		SysTick->LOAD = (freq/1000)*time - 1;
	}
}

/*********************************************************************//**
    12f4:	4b04      	ldr	r3, [pc, #16]	; (1308 <SYSTICK_ExternalInit+0x40>)
 * @brief 		Enable/disable System Tick counter
 * @param[in]	NewState	System Tick counter status, should be:
 * 					- ENABLE
 * 					- DISABLE
 * @return 		None
 **********************************************************************/
    12f6:	436c      	muls	r4, r5
		maxtime = (freq/1000)*time - 1;
		SysTick->LOAD = (freq/1000)*time - 1;
	}
}

/*********************************************************************//**
    12f8:	681a      	ldr	r2, [r3, #0]
 * @brief 		Enable/disable System Tick counter
 * @param[in]	NewState	System Tick counter status, should be:
 * 					- ENABLE
 * 					- DISABLE
 * @return 		None
 **********************************************************************/
    12fa:	3c01      	subs	r4, #1
		maxtime = (freq/1000)*time - 1;
		SysTick->LOAD = (freq/1000)*time - 1;
	}
}

/*********************************************************************//**
    12fc:	f022 0104 	bic.w	r1, r2, #4
    1300:	6019      	str	r1, [r3, #0]
 * @brief 		Enable/disable System Tick counter
 * @param[in]	NewState	System Tick counter status, should be:
 * 					- ENABLE
 * 					- DISABLE
 * @return 		None
 **********************************************************************/
    1302:	605c      	str	r4, [r3, #4]
    1304:	bd70      	pop	{r4, r5, r6, pc}
    1306:	bf00      	nop
    1308:	e000e010 	.word	0xe000e010

0000130c <SYSTICK_Cmd>:
		SysTick->CTRL |= ST_CTRL_ENABLE;
	else
		//Disable System Tick counter
		SysTick->CTRL &= ~ST_CTRL_ENABLE;
}

    130c:	4b04      	ldr	r3, [pc, #16]	; (1320 <SYSTICK_Cmd+0x14>)
/*********************************************************************//**
 * @brief 		Enable/disable System Tick interrupt
 * @param[in]	NewState	System Tick interrupt status, should be:
    130e:	2801      	cmp	r0, #1
 * 					- ENABLE
 * 					- DISABLE
    1310:	681a      	ldr	r2, [r3, #0]
    1312:	bf0c      	ite	eq
    1314:	f042 0201 	orreq.w	r2, r2, #1
 * @return 		None
 **********************************************************************/
void SYSTICK_IntCmd(FunctionalState NewState)
    1318:	f022 0201 	bicne.w	r2, r2, #1
    131c:	601a      	str	r2, [r3, #0]
    131e:	4770      	bx	lr
    1320:	e000e010 	.word	0xe000e010

00001324 <SYSTICK_IntCmd>:
		SysTick->CTRL |= ST_CTRL_TICKINT;
	else
		//Disable System Tick counter
		SysTick->CTRL &= ~ST_CTRL_TICKINT;
}

    1324:	4b04      	ldr	r3, [pc, #16]	; (1338 <SYSTICK_IntCmd+0x14>)
/*********************************************************************//**
 * @brief 		Get current value of System Tick counter
 * @param[in]	None
    1326:	2801      	cmp	r0, #1
 * @return 		current value of System Tick counter
 **********************************************************************/
    1328:	681a      	ldr	r2, [r3, #0]
    132a:	bf0c      	ite	eq
    132c:	f042 0202 	orreq.w	r2, r2, #2
uint32_t SYSTICK_GetCurrentValue(void)
{
	return (SysTick->VAL);
    1330:	f022 0202 	bicne.w	r2, r2, #2
    1334:	601a      	str	r2, [r3, #0]
    1336:	4770      	bx	lr
    1338:	e000e010 	.word	0xe000e010

0000133c <SYSTICK_Config>:
  //Enable System Tick Counter
  SYSTICK_Cmd(ENABLE);
}

/*********************************************************************//**
 * @brief 		Initial System Tick with using internal CPU clock source
    133c:	b508      	push	{r3, lr}
 * @param[in]	time	time interval(ms)
 * @return 		None
    133e:	2001      	movs	r0, #1
    1340:	f7ff ff9e 	bl	1280 <SYSTICK_InternalInit>
 **********************************************************************/
void SYSTICK_InternalInit(uint32_t time)
    1344:	2001      	movs	r0, #1
    1346:	f7ff ffed 	bl	1324 <SYSTICK_IntCmd>
{
	uint32_t cclk;
    134a:	2001      	movs	r0, #1
	float maxtime;
    134c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 * @param[in]	time	time interval(ms)
 * @return 		None
 **********************************************************************/
void SYSTICK_InternalInit(uint32_t time)
{
	uint32_t cclk;
    1350:	f7ff bfdc 	b.w	130c <SYSTICK_Cmd>

00001354 <SYSTICK_GetCurrentValue>:
 * @param[in]	None
 * @return 		None
 **********************************************************************/
void SYSTICK_ClearCounterFlag(void)
{
	SysTick->CTRL &= ~ST_CTRL_COUNTFLAG;
    1354:	4b01      	ldr	r3, [pc, #4]	; (135c <SYSTICK_GetCurrentValue+0x8>)
    1356:	6898      	ldr	r0, [r3, #8]
}
    1358:	4770      	bx	lr
    135a:	bf00      	nop
    135c:	e000e010 	.word	0xe000e010

00001360 <SYSTICK_ClearCounterFlag>:

/**
 * @}
 */

/* --------------------------------- End Of File ------------------------------ */
    1360:	4b02      	ldr	r3, [pc, #8]	; (136c <SYSTICK_ClearCounterFlag+0xc>)
    1362:	681a      	ldr	r2, [r3, #0]
    1364:	f422 3080 	bic.w	r0, r2, #65536	; 0x10000
    1368:	6018      	str	r0, [r3, #0]
    136a:	4770      	bx	lr
    136c:	e000e010 	.word	0xe000e010

00001370 <SysTick_Handler>:
 * @param		None
 * @return 		None
 ***********************************************************************/
void SysTick_Handler(void)
{	
	if(delay_timer)
    1370:	4b0a      	ldr	r3, [pc, #40]	; (139c <SysTick_Handler+0x2c>)
    1372:	681a      	ldr	r2, [r3, #0]
    1374:	b10a      	cbz	r2, 137a <SysTick_Handler+0xa>
    {
      --delay_timer;           /*decrement Delay Timer */
    1376:	1e51      	subs	r1, r2, #1
    1378:	e006      	b.n	1388 <SysTick_Handler+0x18>
    }
	
	//Clear System Tick counter flag
	SYSTICK_ClearCounterFlag();
    137a:	4809      	ldr	r0, [pc, #36]	; (13a0 <SysTick_Handler+0x30>)
    137c:	6941      	ldr	r1, [r0, #20]
    137e:	f081 7200 	eor.w	r2, r1, #33554432	; 0x2000000
    1382:	6142      	str	r2, [r0, #20]
}
    1384:	4807      	ldr	r0, [pc, #28]	; (13a4 <SysTick_Handler+0x34>)
    1386:	6801      	ldr	r1, [r0, #0]
    1388:	6019      	str	r1, [r3, #0]

/* Public Functions ----------------------------------------------------------- */
/** @addtogroup SYSTICK_Public_Functions
    138a:	4b07      	ldr	r3, [pc, #28]	; (13a8 <SysTick_Handler+0x38>)
    138c:	681a      	ldr	r2, [r3, #0]
    138e:	b112      	cbz	r2, 1396 <SysTick_Handler+0x26>
 * @{
 */
    1390:	6818      	ldr	r0, [r3, #0]
    1392:	1e41      	subs	r1, r0, #1
    1394:	6019      	str	r1, [r3, #0]
/*********************************************************************//**
 * @brief 		Delay Function
 * @param		value in ms
 * @return 		None
    1396:	f7ff bfe3 	b.w	1360 <SYSTICK_ClearCounterFlag>
    139a:	bf00      	nop
    139c:	10000358 	.word	0x10000358
    13a0:	2009c060 	.word	0x2009c060
    13a4:	10000360 	.word	0x10000360
    13a8:	1000035c 	.word	0x1000035c

000013ac <UART_Init>:
	{
		tmp = (UARTx->LCR & (UART_LCR_DLAB_EN | UART_LCR_BREAK_EN)) & UART_LCR_BITMASK;
	}

	switch (UART_ConfigStruct->Databits){
	case UART_DATABIT_5:
    13ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
		break;
	case UART_DATABIT_7:
		tmp |= UART_LCR_WLEN7;
		break;
	case UART_DATABIT_8:
	default:
    13b0:	4ba3      	ldr	r3, [pc, #652]	; (1640 <UART_Init+0x294>)
	{
		tmp = (UARTx->LCR & (UART_LCR_DLAB_EN | UART_LCR_BREAK_EN)) & UART_LCR_BITMASK;
	}

	switch (UART_ConfigStruct->Databits){
	case UART_DATABIT_5:
    13b2:	4604      	mov	r4, r0
		break;
	case UART_DATABIT_8:
	default:
		tmp |= UART_LCR_WLEN8;
		break;
	}
    13b4:	2008      	movs	r0, #8
		break;
	case UART_DATABIT_7:
		tmp |= UART_LCR_WLEN7;
		break;
	case UART_DATABIT_8:
	default:
    13b6:	429c      	cmp	r4, r3
	{
		tmp = (UARTx->LCR & (UART_LCR_DLAB_EN | UART_LCR_BREAK_EN)) & UART_LCR_BITMASK;
	}

	switch (UART_ConfigStruct->Databits){
	case UART_DATABIT_5:
    13b8:	b08b      	sub	sp, #44	; 0x2c
    13ba:	468b      	mov	fp, r1
		break;
	case UART_DATABIT_7:
		tmp |= UART_LCR_WLEN7;
		break;
	case UART_DATABIT_8:
	default:
    13bc:	d016      	beq.n	13ec <UART_Init+0x40>
	}

	if (UART_ConfigStruct->Parity == UART_PARITY_NONE)
	{
		// Do nothing...
	}
    13be:	49a1      	ldr	r1, [pc, #644]	; (1644 <UART_Init+0x298>)
    13c0:	428c      	cmp	r4, r1
    13c2:	d108      	bne.n	13d6 <UART_Init+0x2a>
	else
	{
		tmp |= UART_LCR_PARITY_EN;
    13c4:	2101      	movs	r1, #1
    13c6:	2010      	movs	r0, #16
    13c8:	f7fe feca 	bl	160 <CLKPWR_ConfigPPWR>
		default:
			break;
		}
	}

	switch (UART_ConfigStruct->Stopbits){
    13cc:	2107      	movs	r1, #7
	case UART_STOPBIT_2:
		tmp |= UART_LCR_STOPBIT_SEL;
		break;
    13ce:	2200      	movs	r2, #0
		default:
			break;
		}
	}

	switch (UART_ConfigStruct->Stopbits){
    13d0:	7221      	strb	r1, [r4, #8]
	case UART_STOPBIT_2:
		tmp |= UART_LCR_STOPBIT_SEL;
		break;
    13d2:	7222      	strb	r2, [r4, #8]
	case UART_STOPBIT_1:
	default:
		// Do no thing
    13d4:	e00e      	b.n	13f4 <UART_Init+0x48>
		tmp |= UART_LCR_PARITY_EN;
		switch (UART_ConfigStruct->Parity)
		{
		case UART_PARITY_ODD:
			tmp |= UART_LCR_PARITY_ODD;
			break;
    13d6:	4a9c      	ldr	r2, [pc, #624]	; (1648 <UART_Init+0x29c>)
    13d8:	4294      	cmp	r4, r2

		case UART_PARITY_EVEN:
			tmp |= UART_LCR_PARITY_EVEN;
    13da:	bf08      	it	eq
    13dc:	f04f 7080 	moveq.w	r0, #16777216	; 0x1000000
		tmp |= UART_LCR_PARITY_EN;
		switch (UART_ConfigStruct->Parity)
		{
		case UART_PARITY_ODD:
			tmp |= UART_LCR_PARITY_ODD;
			break;
    13e0:	d004      	beq.n	13ec <UART_Init+0x40>
			tmp |= UART_LCR_PARITY_EVEN;
			break;

		case UART_PARITY_SP_1:
			tmp |= UART_LCR_PARITY_F_1;
			break;
    13e2:	489a      	ldr	r0, [pc, #616]	; (164c <UART_Init+0x2a0>)
    13e4:	4284      	cmp	r4, r0
    13e6:	d125      	bne.n	1434 <UART_Init+0x88>

		case UART_PARITY_SP_0:
			tmp |= UART_LCR_PARITY_F_0;
    13e8:	f04f 7000 	mov.w	r0, #33554432	; 0x2000000
    13ec:	2101      	movs	r1, #1
    13ee:	f7fe feb7 	bl	160 <CLKPWR_ConfigPPWR>
    13f2:	e01f      	b.n	1434 <UART_Init+0x88>
	case UART_STOPBIT_2:
		tmp |= UART_LCR_STOPBIT_SEL;
		break;
	case UART_STOPBIT_1:
	default:
		// Do no thing
    13f4:	4893      	ldr	r0, [pc, #588]	; (1644 <UART_Init+0x298>)
    13f6:	7d05      	ldrb	r5, [r0, #20]
    13f8:	07ea      	lsls	r2, r5, #31
    13fa:	d501      	bpl.n	1400 <UART_Init+0x54>
		break;
	}
    13fc:	7803      	ldrb	r3, [r0, #0]
    13fe:	e7f9      	b.n	13f4 <UART_Init+0x48>


	// Write back to LCR, configure FIFO and Disable Tx
    1400:	2680      	movs	r6, #128	; 0x80
    1402:	f880 6030 	strb.w	r6, [r0, #48]	; 0x30
	if (((LPC_UART1_TypeDef *)UARTx) ==  LPC_UART1)
	{
    1406:	4b8f      	ldr	r3, [pc, #572]	; (1644 <UART_Init+0x298>)
    1408:	7d19      	ldrb	r1, [r3, #20]
    140a:	f001 0220 	and.w	r2, r1, #32
    140e:	b2d0      	uxtb	r0, r2
    1410:	2800      	cmp	r0, #0
    1412:	d0f8      	beq.n	1406 <UART_Init+0x5a>
		((LPC_UART1_TypeDef *)UARTx)->LCR = (uint8_t)(tmp & UART_LCR_BITMASK);
	}
    1414:	2500      	movs	r5, #0
    1416:	f883 5030 	strb.w	r5, [r3, #48]	; 0x30
	else
	{
		UARTx->LCR = (uint8_t)(tmp & UART_LCR_BITMASK);
    141a:	605d      	str	r5, [r3, #4]
	}
}
    141c:	731d      	strb	r5, [r3, #12]

/*********************************************************************//**
    141e:	621d      	str	r5, [r3, #32]
 * @brief		De-initializes the UARTx peripheral registers to their
 *                  default reset values.
    1420:	741d      	strb	r5, [r3, #16]
 * @param[in]	UARTx	UART peripheral selected, should be:
 *   			- LPC_UART0: UART0 peripheral
    1422:	f883 504c 	strb.w	r5, [r3, #76]	; 0x4c
 * 				- LPC_UART1: UART1 peripheral
 * 				- LPC_UART2: UART2 peripheral
    1426:	f883 5054 	strb.w	r5, [r3, #84]	; 0x54
 * 				- LPC_UART3: UART3 peripheral
 * @return 		None
    142a:	f883 5050 	strb.w	r5, [r3, #80]	; 0x50
 **********************************************************************/
void UART_DeInit(LPC_UART_TypeDef* UARTx)
    142e:	7e1a      	ldrb	r2, [r3, #24]
{
    1430:	7d1b      	ldrb	r3, [r3, #20]
    1432:	e01d      	b.n	1470 <UART_Init+0xc4>
	// For debug mode
	CHECK_PARAM(PARAM_UARTx(UARTx));

	UART_TxCmd(UARTx, DISABLE);

    1434:	2507      	movs	r5, #7
#ifdef _UART0
	if (UARTx == (LPC_UART_TypeDef *)LPC_UART0)
    1436:	2600      	movs	r6, #0
{
	// For debug mode
	CHECK_PARAM(PARAM_UARTx(UARTx));

	UART_TxCmd(UARTx, DISABLE);

    1438:	7225      	strb	r5, [r4, #8]
#ifdef _UART0
	if (UARTx == (LPC_UART_TypeDef *)LPC_UART0)
    143a:	7226      	strb	r6, [r4, #8]
	{
		/* Set up clock and power for UART module */
		CLKPWR_ConfigPPWR (CLKPWR_PCONP_PCUART0, DISABLE);
    143c:	7d23      	ldrb	r3, [r4, #20]
    143e:	07db      	lsls	r3, r3, #31
    1440:	d501      	bpl.n	1446 <UART_Init+0x9a>
	}
#endif
    1442:	7823      	ldrb	r3, [r4, #0]
    1444:	e7fa      	b.n	143c <UART_Init+0x90>

#ifdef _UART1
	if (((LPC_UART1_TypeDef *)UARTx) == LPC_UART1)
    1446:	2180      	movs	r1, #128	; 0x80
    1448:	f884 1030 	strb.w	r1, [r4, #48]	; 0x30
	{
		/* Set up clock and power for UART module */
    144c:	7d22      	ldrb	r2, [r4, #20]
    144e:	f002 0020 	and.w	r0, r2, #32
    1452:	b2c5      	uxtb	r5, r0
    1454:	2d00      	cmp	r5, #0
    1456:	d0f9      	beq.n	144c <UART_Init+0xa0>
		CLKPWR_ConfigPPWR (CLKPWR_PCONP_PCUART2, DISABLE);
	}
#endif

#ifdef _UART3
	if (UARTx == LPC_UART3)
    1458:	4b7c      	ldr	r3, [pc, #496]	; (164c <UART_Init+0x2a0>)
#ifdef _UART1
	if (((LPC_UART1_TypeDef *)UARTx) == LPC_UART1)
	{
		/* Set up clock and power for UART module */
		CLKPWR_ConfigPPWR (CLKPWR_PCONP_PCUART1, DISABLE);
	}
    145a:	2600      	movs	r6, #0
    145c:	f884 6030 	strb.w	r6, [r4, #48]	; 0x30
		CLKPWR_ConfigPPWR (CLKPWR_PCONP_PCUART2, DISABLE);
	}
#endif

#ifdef _UART3
	if (UARTx == LPC_UART3)
    1460:	429c      	cmp	r4, r3
		/* Set up clock and power for UART module */
		CLKPWR_ConfigPPWR (CLKPWR_PCONP_PCUART1, DISABLE);
	}
#endif

#ifdef _UART2
    1462:	6066      	str	r6, [r4, #4]
	if (UARTx == LPC_UART2)
	{
    1464:	7326      	strb	r6, [r4, #12]
		/* Set up clock and power for UART module */
		CLKPWR_ConfigPPWR (CLKPWR_PCONP_PCUART2, DISABLE);
    1466:	6226      	str	r6, [r4, #32]
	}
#endif
    1468:	7d22      	ldrb	r2, [r4, #20]

#ifdef _UART3
	if (UARTx == LPC_UART3)
	{
		/* Set up clock and power for UART module */
		CLKPWR_ConfigPPWR (CLKPWR_PCONP_PCUART3, DISABLE);
    146a:	bf08      	it	eq
    146c:	f884 6024 	strbeq.w	r6, [r4, #36]	; 0x24
				UARTx->FDR = (UART_FDR_MULVAL(bestm) \
						| UART_FDR_DIVADDVAL(bestd)) & UART_FDR_BITMASK;
			}
			errorStatus = SUCCESS;
		}

    1470:	4e73      	ldr	r6, [pc, #460]	; (1640 <UART_Init+0x294>)
		return errorStatus;
}
    1472:	2006      	movs	r0, #6
				UARTx->FDR = (UART_FDR_MULVAL(bestm) \
						| UART_FDR_DIVADDVAL(bestd)) & UART_FDR_BITMASK;
			}
			errorStatus = SUCCESS;
		}

    1474:	42b4      	cmp	r4, r6
		CLKPWR_ConfigPPWR (CLKPWR_PCONP_PCUART3, DISABLE);
	}
#endif
}

/*****************************************************************************//**
    1476:	f8db 5000 	ldr.w	r5, [fp]
				UARTx->FDR = (UART_FDR_MULVAL(bestm) \
						| UART_FDR_DIVADDVAL(bestd)) & UART_FDR_BITMASK;
			}
			errorStatus = SUCCESS;
		}

    147a:	d00b      	beq.n	1494 <UART_Init+0xe8>
		return errorStatus;
}

/* End of Private Functions ---------------------------------------------------- */
    147c:	4b71      	ldr	r3, [pc, #452]	; (1644 <UART_Init+0x298>)

/************************** PUBLIC FUNCTIONS *************************/
    147e:	2008      	movs	r0, #8
		}

		return errorStatus;
}

/* End of Private Functions ---------------------------------------------------- */
    1480:	429c      	cmp	r4, r3
    1482:	d007      	beq.n	1494 <UART_Init+0xe8>

/************************** PUBLIC FUNCTIONS *************************/
/* Public Functions ----------------------------------------------------------- */
/** @addtogroup UART_Public_Functions
    1484:	4970      	ldr	r1, [pc, #448]	; (1648 <UART_Init+0x29c>)
 * @{
 */
    1486:	2030      	movs	r0, #48	; 0x30

/* End of Private Functions ---------------------------------------------------- */

/************************** PUBLIC FUNCTIONS *************************/
/* Public Functions ----------------------------------------------------------- */
/** @addtogroup UART_Public_Functions
    1488:	428c      	cmp	r4, r1
    148a:	d003      	beq.n	1494 <UART_Init+0xe8>
 * @{
 */
 
/*-------------------------PUBLIC FUNCTIONS------------------------------*/
    148c:	4a6f      	ldr	r2, [pc, #444]	; (164c <UART_Init+0x2a0>)
    148e:	4294      	cmp	r4, r2
    1490:	d103      	bne.n	149a <UART_Init+0xee>
 /* UART Initialization Config function ---------------------------------*/
/********************************************************************//**
    1492:	2032      	movs	r0, #50	; 0x32
    1494:	f7fe fe54 	bl	140 <CLKPWR_GetPCLK>
    1498:	4607      	mov	r7, r0
	// UART FIFO configuration Struct variable
	UART_FIFO_CFG_Type UARTFIFOConfigStruct;
	// Pin configuration for UART
	PINSEL_CFG_Type PinCfg;

	// DeInit NVIC and SCBNVIC
    149a:	073e      	lsls	r6, r7, #28
    149c:	0938      	lsrs	r0, r7, #4
    149e:	9604      	str	r6, [sp, #16]
    14a0:	9005      	str	r0, [sp, #20]
    14a2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
    14a6:	e9cd 2308 	strd	r2, r3, [sp, #32]
 * 				- LPC_UART2: UART2 peripheral
 * @param[in]	baud define the baudrate for UARTx
 * @return 		None
 *********************************************************************/
void UART_Config(LPC_UART_TypeDef *UARTx, long int baud)
{
    14aa:	f04f 33ff 	mov.w	r3, #4294967295
    14ae:	9307      	str	r3, [sp, #28]
	// UART Configuration structure variable
	UART_CFG_Type UARTConfigStruct;
	// UART FIFO configuration Struct variable
    14b0:	2200      	movs	r2, #0
    14b2:	2300      	movs	r3, #0
    14b4:	e9cd 2302 	strd	r2, r3, [sp, #8]
 * @return 		None
 *********************************************************************/
void UART_Config(LPC_UART_TypeDef *UARTx, long int baud)
{
	// UART Configuration structure variable
	UART_CFG_Type UARTConfigStruct;
    14b8:	2600      	movs	r6, #0
		CLKPWR_ConfigPPWR (CLKPWR_PCONP_PCUART3, DISABLE);
	}
#endif
}

/*****************************************************************************//**
    14ba:	9506      	str	r5, [sp, #24]
void UART_Config(LPC_UART_TypeDef *UARTx, long int baud)
{
	// UART Configuration structure variable
	UART_CFG_Type UARTConfigStruct;
	// UART FIFO configuration Struct variable
	UART_FIFO_CFG_Type UARTFIFOConfigStruct;
    14bc:	f04f 0801 	mov.w	r8, #1
 * @param[in]	baud define the baudrate for UARTx
 * @return 		None
 *********************************************************************/
void UART_Config(LPC_UART_TypeDef *UARTx, long int baud)
{
	// UART Configuration structure variable
    14c0:	46b1      	mov	r9, r6
	{
		tmp = (UARTx->LCR & (UART_LCR_DLAB_EN | UART_LCR_BREAK_EN)) & UART_LCR_BITMASK;
	}

	switch (UART_ConfigStruct->Databits){
	case UART_DATABIT_5:
    14c2:	f04f 0c00 	mov.w	ip, #0
    14c6:	46e2      	mov	sl, ip
	// UART FIFO configuration Struct variable
	UART_FIFO_CFG_Type UARTFIFOConfigStruct;
	// Pin configuration for UART
	PINSEL_CFG_Type PinCfg;

	// DeInit NVIC and SCBNVIC
    14c8:	9a06      	ldr	r2, [sp, #24]
    14ca:	2300      	movs	r3, #0
    14cc:	4462      	add	r2, ip
    14ce:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
    14d2:	f8cd c004 	str.w	ip, [sp, #4]
    14d6:	f002 fa5f 	bl	3998 <__aeabi_uldivmod>
//	NVIC_DeInit();
//	NVIC_SCBDeInit();

	/* Configure the NVIC Preemption Priority Bits:
	 * two (2) bits of preemption priority, six (6) bits of sub-priority.
	 * Since the Number of Bits used for Priority Levels is five (5), so the
    14da:	f1b0 4f00 	cmp.w	r0, #2147483648	; 0x80000000
    14de:	f8dd c004 	ldr.w	ip, [sp, #4]
    14e2:	d901      	bls.n	14e8 <UART_Init+0x13c>
	 * actual bit number of sub-priority is three (3)
    14e4:	4240      	negs	r0, r0
	 */
    14e6:	3101      	adds	r1, #1
//	NVIC_SetPriorityGrouping(0x05);
//
//	//  Set Vector table offset value
    14e8:	1e4b      	subs	r3, r1, #1
    14ea:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
    14ee:	d209      	bcs.n	1504 <UART_Init+0x158>
//#if (__RAM_MODE__==1)
//	NVIC_SetVTOR(0x10000000);
//#else
    14f0:	9a07      	ldr	r2, [sp, #28]
    14f2:	4290      	cmp	r0, r2
    14f4:	d206      	bcs.n	1504 <UART_Init+0x158>
//	NVIC_SetVTOR(0x00000000);
//#endif
    14f6:	9102      	str	r1, [sp, #8]
    14f8:	2100      	movs	r1, #0
    14fa:	9103      	str	r1, [sp, #12]

	if(UARTx == LPC_UART0)
	{
    14fc:	b300      	cbz	r0, 1540 <UART_Init+0x194>
    14fe:	9007      	str	r0, [sp, #28]
    1500:	4646      	mov	r6, r8
    1502:	46d1      	mov	r9, sl
	// UART Configuration structure variable
	UART_CFG_Type UARTConfigStruct;
	// UART FIFO configuration Struct variable
	UART_FIFO_CFG_Type UARTFIFOConfigStruct;
	// Pin configuration for UART
	PINSEL_CFG_Type PinCfg;
    1504:	f10a 0a01 	add.w	sl, sl, #1
    1508:	45c2      	cmp	sl, r8
    150a:	44ac      	add	ip, r5
    150c:	d3dc      	bcc.n	14c8 <UART_Init+0x11c>
	if(UARTx == LPC_UART0)
	{
		/*
		 * Initialize UART0 pin connect
		 */
		PinCfg.Funcnum = 1;
    150e:	9807      	ldr	r0, [sp, #28]
    1510:	b180      	cbz	r0, 1534 <UART_Init+0x188>
    1512:	9b06      	ldr	r3, [sp, #24]
    1514:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    1518:	195a      	adds	r2, r3, r5
void UART_Config(LPC_UART_TypeDef *UARTx, long int baud)
{
	// UART Configuration structure variable
	UART_CFG_Type UARTConfigStruct;
	// UART FIFO configuration Struct variable
	UART_FIFO_CFG_Type UARTFIFOConfigStruct;
    151a:	f108 0801 	add.w	r8, r8, #1
    151e:	9206      	str	r2, [sp, #24]
    1520:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
    1524:	1812      	adds	r2, r2, r0
    1526:	eb43 0301 	adc.w	r3, r3, r1
    152a:	f1b8 0f10 	cmp.w	r8, #16
    152e:	e9cd 2308 	strd	r2, r3, [sp, #32]
    1532:	d1c6      	bne.n	14c2 <UART_Init+0x116>
		 */
		PinCfg.Funcnum = 1;
		PinCfg.OpenDrain = 0;
		PinCfg.Pinmode = 0;
		PinCfg.Pinnum = 2;
		PinCfg.Portnum = 0;
    1534:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
    1538:	ea50 0301 	orrs.w	r3, r0, r1
    153c:	d04a      	beq.n	15d4 <UART_Init+0x228>
    153e:	e001      	b.n	1544 <UART_Init+0x198>
//#else
//	NVIC_SetVTOR(0x00000000);
//#endif

	if(UARTx == LPC_UART0)
	{
    1540:	46d1      	mov	r9, sl
    1542:	4646      	mov	r6, r8
		PinCfg.OpenDrain = 0;
		PinCfg.Pinmode = 0;
		PinCfg.Pinnum = 2;
		PinCfg.Portnum = 0;
		PINSEL_ConfigPin(&PinCfg);
		PinCfg.Pinnum = 3;
    1544:	0938      	lsrs	r0, r7, #4
    1546:	9f02      	ldr	r7, [sp, #8]
    1548:	eb09 0106 	add.w	r1, r9, r6
    154c:	fba1 2307 	umull	r2, r3, r1, r7
    1550:	9f03      	ldr	r7, [sp, #12]
    1552:	4370      	muls	r0, r6
    1554:	fb01 3307 	mla	r3, r1, r7, r3
    1558:	2100      	movs	r1, #0
    155a:	f002 fa1d 	bl	3998 <__aeabi_uldivmod>
		PINSEL_ConfigPin(&PinCfg);
	}

    155e:	4285      	cmp	r5, r0
    1560:	bf8c      	ite	hi
    1562:	ebc0 0005 	rsbhi	r0, r0, r5
	else if((LPC_UART1_TypeDef *)UARTx == LPC_UART1)
    1566:	ebc5 0000 	rsbls	r0, r5, r0
	{
		/*
    156a:	2364      	movs	r3, #100	; 0x64
    156c:	4358      	muls	r0, r3
    156e:	fbb0 f5f5 	udiv	r5, r0, r5
		 * Initialize UART1 pin connect
		 */
    1572:	2d02      	cmp	r5, #2
    1574:	d82e      	bhi.n	15d4 <UART_Init+0x228>
		PinCfg.Funcnum = 2;
		PinCfg.OpenDrain = 0;
		PinCfg.Pinmode = 0;
		PinCfg.Pinnum = 0;
    1576:	7b20      	ldrb	r0, [r4, #12]
	{
		/*
		 * Initialize UART1 pin connect
		 */
		PinCfg.Funcnum = 2;
		PinCfg.OpenDrain = 0;
    1578:	4a32      	ldr	r2, [pc, #200]	; (1644 <UART_Init+0x298>)
		PinCfg.Pinmode = 0;
		PinCfg.Pinnum = 0;
    157a:	f040 0180 	orr.w	r1, r0, #128	; 0x80
	{
		/*
		 * Initialize UART1 pin connect
		 */
		PinCfg.Funcnum = 2;
		PinCfg.OpenDrain = 0;
    157e:	4294      	cmp	r4, r2
		PinCfg.Pinmode = 0;
		PinCfg.Pinnum = 0;
    1580:	7321      	strb	r1, [r4, #12]
	{
		/*
		 * Initialize UART1 pin connect
		 */
		PinCfg.Funcnum = 2;
		PinCfg.OpenDrain = 0;
    1582:	d113      	bne.n	15ac <UART_Init+0x200>
		PinCfg.Pinmode = 0;
		PinCfg.Pinnum = 0;
		PinCfg.Portnum = 2;
    1584:	9b02      	ldr	r3, [sp, #8]
		PINSEL_ConfigPin(&PinCfg);
    1586:	f89d 0008 	ldrb.w	r0, [sp, #8]
		 */
		PinCfg.Funcnum = 2;
		PinCfg.OpenDrain = 0;
		PinCfg.Pinmode = 0;
		PinCfg.Pinnum = 0;
		PinCfg.Portnum = 2;
    158a:	f3c3 2207 	ubfx	r2, r3, #8, #8
		PINSEL_ConfigPin(&PinCfg);
    158e:	b2c1      	uxtb	r1, r0
		 */
		PinCfg.Funcnum = 2;
		PinCfg.OpenDrain = 0;
		PinCfg.Pinmode = 0;
		PinCfg.Pinnum = 0;
		PinCfg.Portnum = 2;
    1590:	7122      	strb	r2, [r4, #4]
		PINSEL_ConfigPin(&PinCfg);
    1592:	7021      	strb	r1, [r4, #0]
		PinCfg.Pinnum = 1;
		PINSEL_ConfigPin(&PinCfg);
    1594:	7b23      	ldrb	r3, [r4, #12]
	}
    1596:	0136      	lsls	r6, r6, #4
    1598:	b2f0      	uxtb	r0, r6

    159a:	f009 090f 	and.w	r9, r9, #15
		PinCfg.Pinmode = 0;
		PinCfg.Pinnum = 0;
		PinCfg.Portnum = 2;
		PINSEL_ConfigPin(&PinCfg);
		PinCfg.Pinnum = 1;
		PINSEL_ConfigPin(&PinCfg);
    159e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
	}

    15a2:	ea40 0609 	orr.w	r6, r0, r9
		PinCfg.Pinmode = 0;
		PinCfg.Pinnum = 0;
		PinCfg.Portnum = 2;
		PINSEL_ConfigPin(&PinCfg);
		PinCfg.Pinnum = 1;
		PINSEL_ConfigPin(&PinCfg);
    15a6:	7322      	strb	r2, [r4, #12]
	}
    15a8:	62a6      	str	r6, [r4, #40]	; 0x28
    15aa:	e016      	b.n	15da <UART_Init+0x22e>

	else if(UARTx == LPC_UART2)
	{
		/*
		 * Initialize UART2 pin connect
		 */
    15ac:	9f02      	ldr	r7, [sp, #8]
		PinCfg.Funcnum = 1;
		PinCfg.OpenDrain = 0;
		PinCfg.Pinmode = 0;
		PinCfg.Pinnum = 10;
    15ae:	f009 090f 	and.w	r9, r9, #15

	else if(UARTx == LPC_UART2)
	{
		/*
		 * Initialize UART2 pin connect
		 */
    15b2:	f3c7 2307 	ubfx	r3, r7, #8, #8
		PinCfg.Funcnum = 1;
    15b6:	f89d 7008 	ldrb.w	r7, [sp, #8]

	else if(UARTx == LPC_UART2)
	{
		/*
		 * Initialize UART2 pin connect
		 */
    15ba:	7123      	strb	r3, [r4, #4]
		PinCfg.Funcnum = 1;
    15bc:	b2fa      	uxtb	r2, r7
    15be:	7022      	strb	r2, [r4, #0]
		PinCfg.OpenDrain = 0;
		PinCfg.Pinmode = 0;
    15c0:	7b20      	ldrb	r0, [r4, #12]
		PinCfg.Pinnum = 10;
    15c2:	ea49 1606 	orr.w	r6, r9, r6, lsl #4
		/*
		 * Initialize UART2 pin connect
		 */
		PinCfg.Funcnum = 1;
		PinCfg.OpenDrain = 0;
		PinCfg.Pinmode = 0;
    15c6:	f000 017f 	and.w	r1, r0, #127	; 0x7f
		PinCfg.Pinnum = 10;
    15ca:	b2f6      	uxtb	r6, r6
		/*
		 * Initialize UART2 pin connect
		 */
		PinCfg.Funcnum = 1;
		PinCfg.OpenDrain = 0;
		PinCfg.Pinmode = 0;
    15cc:	7321      	strb	r1, [r4, #12]
		PinCfg.Pinnum = 10;
    15ce:	f884 6028 	strb.w	r6, [r4, #40]	; 0x28
    15d2:	e005      	b.n	15e0 <UART_Init+0x234>
#endif
}

/*****************************************************************************//**
* @brief		Fills each UART_InitStruct member with its default value:
* 				- 9600 bps
    15d4:	491b      	ldr	r1, [pc, #108]	; (1644 <UART_Init+0x298>)
    15d6:	428c      	cmp	r4, r1
    15d8:	d102      	bne.n	15e0 <UART_Init+0x234>
* 				- 8-bit data
* 				- 1 Stopbit
    15da:	4a1a      	ldr	r2, [pc, #104]	; (1644 <UART_Init+0x298>)
    15dc:	7b13      	ldrb	r3, [r2, #12]
    15de:	e000      	b.n	15e2 <UART_Init+0x236>
* 				- None Parity
* @param[in]	UART_InitStruct Pointer to a UART_CFG_Type structure
*                    which will be initialized.
* @return		None
*******************************************************************************/
    15e0:	7b23      	ldrb	r3, [r4, #12]
void UART_ConfigStructInit(UART_CFG_Type *UART_InitStruct)
{
	UART_InitStruct->Baud_rate = 9600;
    15e2:	f89b 0005 	ldrb.w	r0, [fp, #5]
* 				- 1 Stopbit
* 				- None Parity
* @param[in]	UART_InitStruct Pointer to a UART_CFG_Type structure
*                    which will be initialized.
* @return		None
*******************************************************************************/
    15e6:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
void UART_ConfigStructInit(UART_CFG_Type *UART_InitStruct)
{
	UART_InitStruct->Baud_rate = 9600;
    15ea:	2801      	cmp	r0, #1
    15ec:	d005      	beq.n	15fa <UART_Init+0x24e>
    15ee:	d309      	bcc.n	1604 <UART_Init+0x258>
    15f0:	2802      	cmp	r0, #2
    15f2:	d105      	bne.n	1600 <UART_Init+0x254>
	UART_InitStruct->Stopbits = UART_STOPBIT_1;
}

/* UART Send/Recieve functions -------------------------------------------------*/
/*********************************************************************//**
 * @brief		Transmit a single data through UART peripheral
    15f4:	f043 0302 	orr.w	r3, r3, #2
 * @param[in]	UARTx	UART peripheral selected, should be:
    15f8:	e004      	b.n	1604 <UART_Init+0x258>
	UART_InitStruct->Baud_rate = 9600;
	UART_InitStruct->Databits = UART_DATABIT_8;
	UART_InitStruct->Parity = UART_PARITY_NONE;
	UART_InitStruct->Stopbits = UART_STOPBIT_1;
}

    15fa:	f043 0301 	orr.w	r3, r3, #1
/* UART Send/Recieve functions -------------------------------------------------*/
    15fe:	e001      	b.n	1604 <UART_Init+0x258>
/*********************************************************************//**
 * @brief		Transmit a single data through UART peripheral
 * @param[in]	UARTx	UART peripheral selected, should be:
 *   			- LPC_UART0: UART0 peripheral
 * 				- LPC_UART1: UART1 peripheral
 * 				- LPC_UART2: UART2 peripheral
    1600:	f043 0303 	orr.w	r3, r3, #3
 * 				- LPC_UART3: UART3 peripheral
 * @param[in]	Data	Data to transmit (must be 8-bit long)
 * @return 		None
 **********************************************************************/
    1604:	f89b 1004 	ldrb.w	r1, [fp, #4]
    1608:	b179      	cbz	r1, 162a <UART_Init+0x27e>
{
	CHECK_PARAM(PARAM_UARTx(UARTx));

	if (((LPC_UART1_TypeDef *)UARTx) == LPC_UART1)
	{
		((LPC_UART1_TypeDef *)UARTx)->/*RBTHDLR.*/THR = Data & UART_THR_MASKBIT;
    160a:	2903      	cmp	r1, #3
    160c:	d008      	beq.n	1620 <UART_Init+0x274>
    160e:	2904      	cmp	r1, #4
    1610:	d009      	beq.n	1626 <UART_Init+0x27a>
    1612:	2902      	cmp	r1, #2
void UART_SendByte(LPC_UART_TypeDef* UARTx, uint8_t Data)
{
	CHECK_PARAM(PARAM_UARTx(UARTx));

	if (((LPC_UART1_TypeDef *)UARTx) == LPC_UART1)
	{
    1614:	bf14      	ite	ne
    1616:	f043 0308 	orrne.w	r3, r3, #8
	else
	{
		UARTx->/*RBTHDLR.*/THR = Data & UART_THR_MASKBIT;
	}

}
    161a:	f043 0318 	orreq.w	r3, r3, #24

    161e:	e004      	b.n	162a <UART_Init+0x27e>

/*********************************************************************//**
 * @brief		Receive a single data from UART peripheral
    1620:	f043 0328 	orr.w	r3, r3, #40	; 0x28
 * @param[in]	UARTx	UART peripheral selected, should be:
    1624:	e001      	b.n	162a <UART_Init+0x27e>
 *  			- LPC_UART0: UART0 peripheral
 * 				- LPC_UART1: UART1 peripheral
 * 				- LPC_UART2: UART2 peripheral
    1626:	f043 0338 	orr.w	r3, r3, #56	; 0x38
 * @return 		Data received
 **********************************************************************/
uint8_t UART_ReceiveByte(LPC_UART_TypeDef* UARTx)
{
	CHECK_PARAM(PARAM_UARTx(UARTx));

    162a:	f89b 2006 	ldrb.w	r2, [fp, #6]
    162e:	2a01      	cmp	r2, #1
	if (((LPC_UART1_TypeDef *)UARTx) == LPC_UART1)
	{
    1630:	bf08      	it	eq
    1632:	f043 0304 	orreq.w	r3, r3, #4
    1636:	b2d8      	uxtb	r0, r3
		return (UARTx->/*RBTHDLR.*/RBR & UART_RBR_MASKBIT);
	}
}

/*********************************************************************//**
 * @brief		Send a block of data via UART peripheral
    1638:	7320      	strb	r0, [r4, #12]
 * @param[in]	UARTx	Selected UART peripheral used to send data, should be:
 *   			- LPC_UART0: UART0 peripheral
 * 				- LPC_UART1: UART1 peripheral
 * 				- LPC_UART2: UART2 peripheral
 * 				- LPC_UART3: UART3 peripheral
 * @param[in]	txbuf 	Pointer to Transmit buffer
    163a:	b00b      	add	sp, #44	; 0x2c
    163c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    1640:	4000c000 	.word	0x4000c000
    1644:	40010000 	.word	0x40010000
    1648:	40098000 	.word	0x40098000
    164c:	4009c000 	.word	0x4009c000

00001650 <UART_ConfigStructInit>:
 *   			- LPC_UART0: UART0 peripheral
 * 				- LPC_UART1: UART1 peripheral
 * 				- LPC_UART2: UART2 peripheral
 * 				- LPC_UART3: UART3 peripheral
 * @param[out]	rxbuf 	Pointer to Received buffer
 * @param[in]	buflen 	Length of Received buffer
    1650:	2200      	movs	r2, #0
 * @param[in]	UARTx	Selected UART peripheral used to send data,
 * 				should be:
 *   			- LPC_UART0: UART0 peripheral
 * 				- LPC_UART1: UART1 peripheral
 * 				- LPC_UART2: UART2 peripheral
 * 				- LPC_UART3: UART3 peripheral
    1652:	f44f 5316 	mov.w	r3, #9600	; 0x2580
 * @param[out]	rxbuf 	Pointer to Received buffer
    1656:	2103      	movs	r1, #3
 * @param[in]	UARTx	Selected UART peripheral used to send data,
 * 				should be:
 *   			- LPC_UART0: UART0 peripheral
 * 				- LPC_UART1: UART1 peripheral
 * 				- LPC_UART2: UART2 peripheral
 * 				- LPC_UART3: UART3 peripheral
    1658:	6003      	str	r3, [r0, #0]
 * @param[out]	rxbuf 	Pointer to Received buffer
    165a:	7141      	strb	r1, [r0, #5]
 * @param[in]	buflen 	Length of Received buffer
    165c:	7102      	strb	r2, [r0, #4]
 * @param[in] 	flag 	Flag mode, should be NONE_BLOCKING or BLOCKING
    165e:	7182      	strb	r2, [r0, #6]
    1660:	4770      	bx	lr

00001662 <UART_SendByte>:
	// Blocking mode
	if (flag == BLOCKING)
	{
		bRecv = 0;
		while (bToRecv)
		{
    1662:	7001      	strb	r1, [r0, #0]
    1664:	4770      	bx	lr

00001666 <UART_ReceiveByte>:
		{
			timeOut = UART_BLOCKING_TIMEOUT;
			while (!(UARTx->LSR & UART_LSR_RDR))
			{
				if (timeOut == 0) break;
				timeOut--;
    1666:	4903      	ldr	r1, [pc, #12]	; (1674 <UART_ReceiveByte+0xe>)
    1668:	f04f 0200 	mov.w	r2, #0
			}
			// Time out!
			if(timeOut == 0) break;
			// Get data from the buffer
			(*pChar++) = UART_ReceiveByte(UARTx);
    166c:	800a      	strh	r2, [r1, #0]
			bToRecv--;
    166e:	7800      	ldrb	r0, [r0, #0]
		}
	}
	// None blocking mode
	else
	{
		bRecv = 0;
    1670:	4770      	bx	lr
    1672:	bf00      	nop
    1674:	10000078 	.word	0x10000078

00001678 <UART_ForceBreak>:
	CHECK_PARAM(PARAM_FUNCTIONALSTATE(FIFOCfg->FIFO_ResetRxBuf));
	CHECK_PARAM(PARAM_FUNCTIONALSTATE(FIFOCfg->FIFO_ResetTxBuf));

	tmp |= UART_FCR_FIFO_EN;
	switch (FIFOCfg->FIFO_Level){
	case UART_FIFO_TRGLEV0:
    1678:	7b01      	ldrb	r1, [r0, #12]
    167a:	f041 0240 	orr.w	r2, r1, #64	; 0x40
    167e:	7302      	strb	r2, [r0, #12]
    1680:	4770      	bx	lr

00001682 <UART_IntConfig>:


	//write to FIFO control register
	if (((LPC_UART1_TypeDef *)UARTx) == LPC_UART1)
	{
		((LPC_UART1_TypeDef *)UARTx)->/*IIFCR.*/FCR = tmp & UART_FCR_BITMASK;
    1682:	b510      	push	{r4, lr}
	}
	else
	{
		UARTx->/*IIFCR.*/FCR = tmp & UART_FCR_BITMASK;
	}
}
    1684:	2906      	cmp	r1, #6
    1686:	d814      	bhi.n	16b2 <UART_IntConfig+0x30>
    1688:	e8df f001 	tbb	[pc, r1]
    168c:	08060412 	.word	0x08060412
    1690:	0c0a      	.short	0x0c0a
    1692:	0f          	.byte	0x0f
    1693:	00          	.byte	0x00

/*****************************************************************************//**
* @brief		Fills each UART_FIFOInitStruct member with its default value:
* 				- FIFO_DMAMode = DISABLE
* 				- FIFO_Level = UART_FIFO_TRGLEV0
    1694:	2302      	movs	r3, #2
* 				- FIFO_ResetRxBuf = ENABLE
    1696:	e00c      	b.n	16b2 <UART_IntConfig+0x30>
* 				- FIFO_ResetTxBuf = ENABLE
* 				- FIFO_State = ENABLE
    1698:	2304      	movs	r3, #4

    169a:	e00a      	b.n	16b2 <UART_IntConfig+0x30>
* @param[in]	UART_FIFOInitStruct Pointer to a UART_FIFO_CFG_Type structure
*                    which will be initialized.
    169c:	2308      	movs	r3, #8
* @return		None
    169e:	e008      	b.n	16b2 <UART_IntConfig+0x30>
*******************************************************************************/
void UART_FIFOConfigStructInit(UART_FIFO_CFG_Type *UART_FIFOInitStruct)
    16a0:	2380      	movs	r3, #128	; 0x80
{
    16a2:	e006      	b.n	16b2 <UART_IntConfig+0x30>
	UART_FIFOInitStruct->FIFO_DMAMode = DISABLE;
	UART_FIFOInitStruct->FIFO_Level = UART_FIFO_TRGLEV0;
    16a4:	f44f 7380 	mov.w	r3, #256	; 0x100
	UART_FIFOInitStruct->FIFO_ResetRxBuf = ENABLE;
    16a8:	e003      	b.n	16b2 <UART_IntConfig+0x30>
	UART_FIFOInitStruct->FIFO_ResetTxBuf = ENABLE;
}
    16aa:	f44f 7300 	mov.w	r3, #512	; 0x200

    16ae:	e000      	b.n	16b2 <UART_IntConfig+0x30>
	{
		UARTx->/*IIFCR.*/FCR = tmp & UART_FCR_BITMASK;
	}
}

/*****************************************************************************//**
    16b0:	2301      	movs	r3, #1
 * 				- LPC_UART2: UART2 peripheral
 * 				- LPC_UART3: UART3 peripheral
 * @param[in]	ABConfigStruct	A pointer to UART_AB_CFG_Type structure that
 * 								contains specified information about UART
 * 								auto baudrate configuration
 * @param[in]	NewState New State of Auto baudrate activity, should be:
    16b2:	2a01      	cmp	r2, #1
    16b4:	4a0b      	ldr	r2, [pc, #44]	; (16e4 <UART_IntConfig+0x62>)
    16b6:	d103      	bne.n	16c0 <UART_IntConfig+0x3e>
 * 				- ENABLE: Start this activity
 *				- DISABLE: Stop this activity
 * Note:		Auto-baudrate mode enable bit will be cleared once this mode
 * 				completed.
    16b8:	6844      	ldr	r4, [r0, #4]
    16ba:	4323      	orrs	r3, r4
    16bc:	6043      	str	r3, [r0, #4]
    16be:	bd10      	pop	{r4, pc}
				FunctionalState NewState)
{
	uint32_t tmp;

	CHECK_PARAM(PARAM_UARTx(UARTx));
	CHECK_PARAM(PARAM_FUNCTIONALSTATE(NewState));
    16c0:	4290      	cmp	r0, r2
    16c2:	ea6f 0303 	mvn.w	r3, r3
    16c6:	d105      	bne.n	16d4 <UART_IntConfig+0x52>

	tmp = 0;
    16c8:	6842      	ldr	r2, [r0, #4]
    16ca:	f240 318f 	movw	r1, #911	; 0x38f
    16ce:	4011      	ands	r1, r2
    16d0:	400b      	ands	r3, r1
    16d2:	e004      	b.n	16de <UART_IntConfig+0x5c>
	if (NewState == ENABLE) {
		if (ABConfigStruct->ABMode == UART_AUTOBAUD_MODE1){
			tmp |= UART_ACR_MODE;
		}
    16d4:	6841      	ldr	r1, [r0, #4]
    16d6:	f240 3407 	movw	r4, #775	; 0x307
    16da:	400c      	ands	r4, r1
    16dc:	4023      	ands	r3, r4
    16de:	6043      	str	r3, [r0, #4]
    16e0:	bd10      	pop	{r4, pc}
    16e2:	bf00      	nop
    16e4:	40010000 	.word	0x40010000

000016e8 <UART_GetLineStatus>:
	}
	else
	{
		if (NewState == ENABLE)
		{
			// Clear DLL and DLM value
    16e8:	7d00      	ldrb	r0, [r0, #20]
			UARTx->LCR |= UART_LCR_DLAB_EN;
			UARTx->DLL = 0;
			UARTx->DLM = 0;
			UARTx->LCR &= ~UART_LCR_DLAB_EN;
			// FDR value must be reset to default value
			UARTx->FDR = 0x10;
    16ea:	4770      	bx	lr

000016ec <UART_GetIntId>:

/*********************************************************************//**
 * @brief		Clear Autobaud Interrupt Pending
 * @param[in]	UARTx	UART peripheral selected, should be
 *   			- LPC_UART0: UART0 peripheral
 * 				- LPC_UART1: UART1 peripheral
    16ec:	6883      	ldr	r3, [r0, #8]
 * 				- LPC_UART2: UART2 peripheral
    16ee:	f240 30cf 	movw	r0, #975	; 0x3cf
    16f2:	4018      	ands	r0, r3
    16f4:	4770      	bx	lr

000016f6 <UART_CheckBusy>:
{
	CHECK_PARAM(PARAM_UARTx(UARTx));
	if (((LPC_UART1_TypeDef *)UARTx) == LPC_UART1)
	{
		UARTx->ACR |= ABIntType;
	}
    16f6:	7d00      	ldrb	r0, [r0, #20]
    16f8:	f080 0140 	eor.w	r1, r0, #64	; 0x40
	else
		UARTx->ACR |= ABIntType;
}

/*********************************************************************//**
    16fc:	f3c1 1080 	ubfx	r0, r1, #6, #1
    1700:	4770      	bx	lr

00001702 <UART_FIFOConfig>:
		{
			((LPC_UART1_TypeDef *)UARTx)->TER |= UART_TER_TXEN;
		}
		else
		{
			UARTx->TER |= UART_TER_TXEN;
    1702:	78cb      	ldrb	r3, [r1, #3]
    1704:	2b02      	cmp	r3, #2
    1706:	bf9c      	itt	ls
    1708:	4a0b      	ldrls	r2, [pc, #44]	; (1738 <UART_FIFOConfig+0x36>)
    170a:	5cd3      	ldrbls	r3, [r2, r3]
			UARTx->TER &= (~UART_TER_TXEN) & UART_TER_BITMASK;
		}
	}
}

/* UART IrDA functions ---------------------------------------------------*/
    170c:	784a      	ldrb	r2, [r1, #1]
		{
			((LPC_UART1_TypeDef *)UARTx)->TER |= UART_TER_TXEN;
		}
		else
		{
			UARTx->TER |= UART_TER_TXEN;
    170e:	bf88      	it	hi
    1710:	23c1      	movhi	r3, #193	; 0xc1
			UARTx->TER &= (~UART_TER_TXEN) & UART_TER_BITMASK;
		}
	}
}

/* UART IrDA functions ---------------------------------------------------*/
    1712:	2a01      	cmp	r2, #1

/*********************************************************************//**
 * @brief		Enable or disable inverting serial input function of IrDA
 * 				on UART peripheral.
    1714:	780a      	ldrb	r2, [r1, #0]
 * @param[in]	UARTx UART peripheral selected, should be LPC_UART3 (only)
 * @param[in]	NewState New state of inverting serial input, should be:
 * 				- ENABLE: Enable this function.
 * 				- DISABLE: Disable this function.
    1716:	7889      	ldrb	r1, [r1, #2]
	}
}

/* UART IrDA functions ---------------------------------------------------*/

/*********************************************************************//**
    1718:	bf08      	it	eq
    171a:	f043 0304 	orreq.w	r3, r3, #4
 * @brief		Enable or disable inverting serial input function of IrDA
 * 				on UART peripheral.
    171e:	2a01      	cmp	r2, #1
 * @param[in]	UARTx UART peripheral selected, should be LPC_UART3 (only)
 * @param[in]	NewState New state of inverting serial input, should be:
    1720:	bf08      	it	eq
    1722:	f043 0302 	orreq.w	r3, r3, #2
 * 				- ENABLE: Enable this function.
 * 				- DISABLE: Disable this function.
    1726:	2901      	cmp	r1, #1
 * @return none
 **********************************************************************/
    1728:	bf08      	it	eq
    172a:	f043 0308 	orreq.w	r3, r3, #8
    172e:	f023 0330 	bic.w	r3, r3, #48	; 0x30
{
	CHECK_PARAM(PARAM_UART_IrDA(UARTx));
	CHECK_PARAM(PARAM_FUNCTIONALSTATE(NewState));

	if (NewState == ENABLE)
	{
    1732:	b2d9      	uxtb	r1, r3
    1734:	7201      	strb	r1, [r0, #8]
    1736:	4770      	bx	lr
    1738:	000040e0 	.word	0x000040e0

0000173c <UART_Config>:
	 * 				- FIFO_State = ENABLE
	 */
	UART_FIFOConfigStructInit(&UARTFIFOConfigStruct);

	// Initialize FIFO for UARTx peripheral
	UART_FIFOConfig(UARTx, &UARTFIFOConfigStruct);
    173c:	b570      	push	{r4, r5, r6, lr}
{
	uint32_t tmp;

	// For debug mode
	CHECK_PARAM(PARAM_UARTx(UARTx));
	CHECK_PARAM(PARAM_UART_DATABIT(UART_ConfigStruct->Databits));
    173e:	4b47      	ldr	r3, [pc, #284]	; (185c <UART_Config+0x120>)
	 * 				- FIFO_State = ENABLE
	 */
	UART_FIFOConfigStructInit(&UARTFIFOConfigStruct);

	// Initialize FIFO for UARTx peripheral
	UART_FIFOConfig(UARTx, &UARTFIFOConfigStruct);
    1740:	b086      	sub	sp, #24
{
	uint32_t tmp;

	// For debug mode
	CHECK_PARAM(PARAM_UARTx(UARTx));
	CHECK_PARAM(PARAM_UART_DATABIT(UART_ConfigStruct->Databits));
    1742:	4298      	cmp	r0, r3
	 * 				- FIFO_State = ENABLE
	 */
	UART_FIFOConfigStructInit(&UARTFIFOConfigStruct);

	// Initialize FIFO for UARTx peripheral
	UART_FIFOConfig(UARTx, &UARTFIFOConfigStruct);
    1744:	4604      	mov	r4, r0
    1746:	460e      	mov	r6, r1
{
	uint32_t tmp;

	// For debug mode
	CHECK_PARAM(PARAM_UARTx(UARTx));
	CHECK_PARAM(PARAM_UART_DATABIT(UART_ConfigStruct->Databits));
    1748:	d112      	bne.n	1770 <UART_Config+0x34>


	if(UARTx == (LPC_UART_TypeDef *)LPC_UART0)
	{
		/* Set up clock and power for UART module */
		CLKPWR_ConfigPPWR (CLKPWR_PCONP_PCUART0, ENABLE);
    174a:	2502      	movs	r5, #2
	CHECK_PARAM(PARAM_UART_STOPBIT(UART_ConfigStruct->Stopbits));
	CHECK_PARAM(PARAM_UART_PARITY(UART_ConfigStruct->Parity));


	if(UARTx == (LPC_UART_TypeDef *)LPC_UART0)
	{
    174c:	2000      	movs	r0, #0
		/* Set up clock and power for UART module */
		CLKPWR_ConfigPPWR (CLKPWR_PCONP_PCUART0, ENABLE);
    174e:	f88d 5009 	strb.w	r5, [sp, #9]
	}
    1752:	ad06      	add	r5, sp, #24
    1754:	f805 0d10 	strb.w	r0, [r5, #-16]!
	CHECK_PARAM(PARAM_UART_DATABIT(UART_ConfigStruct->Databits));
	CHECK_PARAM(PARAM_UART_STOPBIT(UART_ConfigStruct->Stopbits));
	CHECK_PARAM(PARAM_UART_PARITY(UART_ConfigStruct->Parity));


	if(UARTx == (LPC_UART_TypeDef *)LPC_UART0)
    1758:	2301      	movs	r3, #1
	{
    175a:	f88d 000c 	strb.w	r0, [sp, #12]
		/* Set up clock and power for UART module */
    175e:	f88d 000b 	strb.w	r0, [sp, #11]
		CLKPWR_ConfigPPWR (CLKPWR_PCONP_PCUART0, ENABLE);
	}

    1762:	4628      	mov	r0, r5
	CHECK_PARAM(PARAM_UART_DATABIT(UART_ConfigStruct->Databits));
	CHECK_PARAM(PARAM_UART_STOPBIT(UART_ConfigStruct->Stopbits));
	CHECK_PARAM(PARAM_UART_PARITY(UART_ConfigStruct->Parity));


	if(UARTx == (LPC_UART_TypeDef *)LPC_UART0)
    1764:	f88d 300a 	strb.w	r3, [sp, #10]
	{
		/* Set up clock and power for UART module */
		CLKPWR_ConfigPPWR (CLKPWR_PCONP_PCUART0, ENABLE);
	}

    1768:	f7ff faf8 	bl	d5c <PINSEL_ConfigPin>

    176c:	2003      	movs	r0, #3
    176e:	e029      	b.n	17c4 <UART_Config+0x88>

	if(((LPC_UART1_TypeDef *)UARTx) == LPC_UART1)
	{
		/* Set up clock and power for UART module */
    1770:	483b      	ldr	r0, [pc, #236]	; (1860 <UART_Config+0x124>)
    1772:	4284      	cmp	r4, r0
    1774:	d111      	bne.n	179a <UART_Config+0x5e>
		CLKPWR_ConfigPPWR (CLKPWR_PCONP_PCUART1, ENABLE);
	}



    1776:	2102      	movs	r1, #2
	if(UARTx == LPC_UART2)
	{
		/* Set up clock and power for UART module */
		CLKPWR_ConfigPPWR (CLKPWR_PCONP_PCUART2, ENABLE);
    1778:	ad06      	add	r5, sp, #24
    177a:	f805 1d10 	strb.w	r1, [r5, #-16]!
		CLKPWR_ConfigPPWR (CLKPWR_PCONP_PCUART1, ENABLE);
	}



	if(UARTx == LPC_UART2)
    177e:	2200      	movs	r2, #0
	{
		/* Set up clock and power for UART module */
		CLKPWR_ConfigPPWR (CLKPWR_PCONP_PCUART2, ENABLE);
	}
    1780:	4628      	mov	r0, r5
		/* Set up clock and power for UART module */
		CLKPWR_ConfigPPWR (CLKPWR_PCONP_PCUART1, ENABLE);
	}



    1782:	f88d 100a 	strb.w	r1, [sp, #10]
	if(UARTx == LPC_UART2)
    1786:	f88d 200c 	strb.w	r2, [sp, #12]
	{
    178a:	f88d 200b 	strb.w	r2, [sp, #11]
		/* Set up clock and power for UART module */
    178e:	f88d 2009 	strb.w	r2, [sp, #9]
		CLKPWR_ConfigPPWR (CLKPWR_PCONP_PCUART2, ENABLE);
	}
    1792:	f7ff fae3 	bl	d5c <PINSEL_ConfigPin>

    1796:	2001      	movs	r0, #1
    1798:	e014      	b.n	17c4 <UART_Config+0x88>


	if(UARTx == LPC_UART3)
	{
    179a:	4932      	ldr	r1, [pc, #200]	; (1864 <UART_Config+0x128>)
    179c:	428c      	cmp	r4, r1
    179e:	d116      	bne.n	17ce <UART_Config+0x92>
	}


	if (((LPC_UART1_TypeDef *)UARTx) == LPC_UART1)
	{
		/* FIFOs are empty */
    17a0:	250a      	movs	r5, #10
		/* Set up clock and power for UART module */
		CLKPWR_ConfigPPWR (CLKPWR_PCONP_PCUART3, ENABLE);
	}


	if (((LPC_UART1_TypeDef *)UARTx) == LPC_UART1)
    17a2:	2300      	movs	r3, #0
	{
		/* FIFOs are empty */
    17a4:	f88d 5009 	strb.w	r5, [sp, #9]
		((LPC_UART1_TypeDef *)UARTx)->/*IIFCR.*/FCR = ( UART_FCR_FIFO_EN \
    17a8:	ad06      	add	r5, sp, #24
    17aa:	f805 3d10 	strb.w	r3, [r5, #-16]!
	{
		/* Set up clock and power for UART module */
		CLKPWR_ConfigPPWR (CLKPWR_PCONP_PCUART3, ENABLE);
	}


    17ae:	2201      	movs	r2, #1
	if (((LPC_UART1_TypeDef *)UARTx) == LPC_UART1)
	{
		/* FIFOs are empty */
		((LPC_UART1_TypeDef *)UARTx)->/*IIFCR.*/FCR = ( UART_FCR_FIFO_EN \
				| UART_FCR_RX_RS | UART_FCR_TX_RS);
    17b0:	4628      	mov	r0, r5
	{
		/* Set up clock and power for UART module */
		CLKPWR_ConfigPPWR (CLKPWR_PCONP_PCUART3, ENABLE);
	}


    17b2:	f88d 200a 	strb.w	r2, [sp, #10]
	if (((LPC_UART1_TypeDef *)UARTx) == LPC_UART1)
    17b6:	f88d 300c 	strb.w	r3, [sp, #12]
	{
    17ba:	f88d 300b 	strb.w	r3, [sp, #11]
		/* FIFOs are empty */
		((LPC_UART1_TypeDef *)UARTx)->/*IIFCR.*/FCR = ( UART_FCR_FIFO_EN \
				| UART_FCR_RX_RS | UART_FCR_TX_RS);
    17be:	f7ff facd 	bl	d5c <PINSEL_ConfigPin>
		// Disable FIFO
    17c2:	200b      	movs	r0, #11
    17c4:	f88d 0009 	strb.w	r0, [sp, #9]
		((LPC_UART1_TypeDef *)UARTx)->/*IIFCR.*/FCR = 0;
    17c8:	4628      	mov	r0, r5
    17ca:	f7ff fac7 	bl	d5c <PINSEL_ConfigPin>
 * 				should be:
 *   			- LPC_UART0: UART0 peripheral
 * 				- LPC_UART1: UART1 peripheral
 * 				- LPC_UART2: UART2 peripheral
 * 				- LPC_UART3: UART3 peripheral
 * @param[out]	rxbuf 	Pointer to Received buffer
    17ce:	2103      	movs	r1, #3
    17d0:	f88d 1015 	strb.w	r1, [sp, #21]
		}

		((LPC_UART1_TypeDef *)UARTx)->TER = UART_TER_TXEN;
		// Wait for current transmit complete
		while (!(((LPC_UART1_TypeDef *)UARTx)->LSR & UART_LSR_THRE));
		// Disable Tx
    17d4:	a906      	add	r1, sp, #24
 *   			- LPC_UART0: UART0 peripheral
 * 				- LPC_UART1: UART1 peripheral
 * 				- LPC_UART2: UART2 peripheral
 * 				- LPC_UART3: UART3 peripheral
 * @param[out]	rxbuf 	Pointer to Received buffer
 * @param[in]	buflen 	Length of Received buffer
    17d6:	2500      	movs	r5, #0
		}

		((LPC_UART1_TypeDef *)UARTx)->TER = UART_TER_TXEN;
		// Wait for current transmit complete
		while (!(((LPC_UART1_TypeDef *)UARTx)->LSR & UART_LSR_THRE));
		// Disable Tx
    17d8:	f841 6d08 	str.w	r6, [r1, #-8]!
		((LPC_UART1_TypeDef *)UARTx)->TER = 0;

		// Disable interrupt
    17dc:	4620      	mov	r0, r4
 *   			- LPC_UART0: UART0 peripheral
 * 				- LPC_UART1: UART1 peripheral
 * 				- LPC_UART2: UART2 peripheral
 * 				- LPC_UART3: UART3 peripheral
 * @param[out]	rxbuf 	Pointer to Received buffer
 * @param[in]	buflen 	Length of Received buffer
    17de:	f88d 5014 	strb.w	r5, [sp, #20]
 * @param[in] 	flag 	Flag mode, should be NONE_BLOCKING or BLOCKING
    17e2:	f88d 5016 	strb.w	r5, [sp, #22]
		// Wait for current transmit complete
		while (!(((LPC_UART1_TypeDef *)UARTx)->LSR & UART_LSR_THRE));
		// Disable Tx
		((LPC_UART1_TypeDef *)UARTx)->TER = 0;

		// Disable interrupt
    17e6:	f7ff fde1 	bl	13ac <UART_Init>
{
	CHECK_PARAM(PARAM_UART_IrDA(UARTx));
	CHECK_PARAM(PARAM_FUNCTIONALSTATE(NewState));

	if (NewState == ENABLE)
	{
    17ea:	2201      	movs	r2, #1
		((LPC_UART1_TypeDef *)UARTx)->MCR = 0;
		// Set RS485 control to default state
		((LPC_UART1_TypeDef *)UARTx)->RS485CTRL = 0;
		// Set RS485 delay timer to default state
		((LPC_UART1_TypeDef *)UARTx)->RS485DLY = 0;
		// Set RS485 addr match to default state
    17ec:	4620      	mov	r0, r4
    17ee:	a901      	add	r1, sp, #4
{
	CHECK_PARAM(PARAM_UART_IrDA(UARTx));
	CHECK_PARAM(PARAM_FUNCTIONALSTATE(NewState));

	if (NewState == ENABLE)
	{
    17f0:	f88d 2004 	strb.w	r2, [sp, #4]
		UARTx->ICR |= UART_ICR_IRDAEN;
    17f4:	f88d 2005 	strb.w	r2, [sp, #5]
 **********************************************************************/
void UART_IrDACmd(LPC_UART_TypeDef* UARTx, FunctionalState NewState)
{
	CHECK_PARAM(PARAM_UART_IrDA(UARTx));
	CHECK_PARAM(PARAM_FUNCTIONALSTATE(NewState));

    17f8:	f88d 5006 	strb.w	r5, [sp, #6]
	if (NewState == ENABLE)
    17fc:	f88d 5007 	strb.w	r5, [sp, #7]
		((LPC_UART1_TypeDef *)UARTx)->MCR = 0;
		// Set RS485 control to default state
		((LPC_UART1_TypeDef *)UARTx)->RS485CTRL = 0;
		// Set RS485 delay timer to default state
		((LPC_UART1_TypeDef *)UARTx)->RS485DLY = 0;
		// Set RS485 addr match to default state
    1800:	f7ff ff7f 	bl	1702 <UART_FIFOConfig>
	{
		UARTx->MCR |= tmp;
	}
	else
	{
		UARTx->MCR &= (~tmp) & UART1_MCR_BITMASK;
    1804:	f894 3030 	ldrb.w	r3, [r4, #48]	; 0x30
		((LPC_UART1_TypeDef *)UARTx)->ADRMATCH = 0;
		//Dummy Reading to Clear Status
		tmp = ((LPC_UART1_TypeDef *)UARTx)->MSR;
		tmp = ((LPC_UART1_TypeDef *)UARTx)->LSR;
	}
	else
    1808:	2100      	movs	r1, #0
	{
		UARTx->MCR |= tmp;
	}
	else
	{
		UARTx->MCR &= (~tmp) & UART1_MCR_BITMASK;
    180a:	f043 0080 	orr.w	r0, r3, #128	; 0x80
		((LPC_UART1_TypeDef *)UARTx)->ADRMATCH = 0;
		//Dummy Reading to Clear Status
		tmp = ((LPC_UART1_TypeDef *)UARTx)->MSR;
		tmp = ((LPC_UART1_TypeDef *)UARTx)->LSR;
	}
	else
    180e:	2201      	movs	r2, #1
	{
		UARTx->MCR |= tmp;
	}
	else
	{
		UARTx->MCR &= (~tmp) & UART1_MCR_BITMASK;
    1810:	f884 0030 	strb.w	r0, [r4, #48]	; 0x30
		((LPC_UART1_TypeDef *)UARTx)->ADRMATCH = 0;
		//Dummy Reading to Clear Status
		tmp = ((LPC_UART1_TypeDef *)UARTx)->MSR;
		tmp = ((LPC_UART1_TypeDef *)UARTx)->LSR;
	}
	else
    1814:	4620      	mov	r0, r4
    1816:	f7ff ff34 	bl	1682 <UART_IntConfig>
	{
		/* FIFOs are empty */
    181a:	2102      	movs	r1, #2
    181c:	2201      	movs	r2, #1
    181e:	4620      	mov	r0, r4
    1820:	f7ff ff2f 	bl	1682 <UART_IntConfig>

		UARTx->TER = UART_TER_TXEN;
		// Wait for current transmit complete
		while (!(UARTx->LSR & UART_LSR_THRE));
		// Disable Tx
		UARTx->TER = 0;
    1824:	480d      	ldr	r0, [pc, #52]	; (185c <UART_Config+0x120>)
		// Dummy reading
		while (UARTx->LSR & UART_LSR_RDR)
		{
			tmp = UARTx->/*RBTHDLR.*/RBR;
		}

    1826:	4b10      	ldr	r3, [pc, #64]	; (1868 <UART_Config+0x12c>)
		// Disable FIFO
		UARTx->/*IIFCR.*/FCR = 0;

		// Dummy reading
		while (UARTx->LSR & UART_LSR_RDR)
		{
    1828:	4a10      	ldr	r2, [pc, #64]	; (186c <UART_Config+0x130>)
    182a:	2100      	movs	r1, #0

		UARTx->TER = UART_TER_TXEN;
		// Wait for current transmit complete
		while (!(UARTx->LSR & UART_LSR_THRE));
		// Disable Tx
		UARTx->TER = 0;
    182c:	4284      	cmp	r4, r0
		// Disable FIFO
		UARTx->/*IIFCR.*/FCR = 0;

		// Dummy reading
		while (UARTx->LSR & UART_LSR_RDR)
		{
    182e:	7011      	strb	r1, [r2, #0]
			tmp = UARTx->/*RBTHDLR.*/RBR;
		}

    1830:	6099      	str	r1, [r3, #8]
		UARTx->TER = UART_TER_TXEN;
    1832:	60d9      	str	r1, [r3, #12]
		// Wait for current transmit complete
    1834:	6019      	str	r1, [r3, #0]
		while (!(UARTx->LSR & UART_LSR_THRE));
    1836:	6059      	str	r1, [r3, #4]
		// Disable Tx
		UARTx->TER = 0;
    1838:	d105      	bne.n	1846 <UART_Config+0x10a>
static __INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
    183a:	4b0d      	ldr	r3, [pc, #52]	; (1870 <UART_Config+0x134>)
    183c:	2148      	movs	r1, #72	; 0x48
    183e:	f883 1305 	strb.w	r1, [r3, #773]	; 0x305

    \param [in]      IRQn  Number of the external interrupt to enable
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
    1842:	2020      	movs	r0, #32
    1844:	e007      	b.n	1856 <UART_Config+0x11a>
		// Disable interrupt
		UARTx->/*DLIER.*/IER = 0;
		// Set LCR to default state
		UARTx->LCR = 0;
		// Set ACR to default state
		UARTx->ACR = 0;
    1846:	4907      	ldr	r1, [pc, #28]	; (1864 <UART_Config+0x128>)
    1848:	428c      	cmp	r4, r1
    184a:	d105      	bne.n	1858 <UART_Config+0x11c>
static __INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
    184c:	4b08      	ldr	r3, [pc, #32]	; (1870 <UART_Config+0x134>)
    184e:	2210      	movs	r2, #16
    1850:	f883 2307 	strb.w	r2, [r3, #775]	; 0x307

    \param [in]      IRQn  Number of the external interrupt to enable
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
    1854:	2080      	movs	r0, #128	; 0x80
    1856:	6018      	str	r0, [r3, #0]

	if (UARTx == LPC_UART3)
	{
		// Set IrDA to default state
		UARTx->ICR = 0;
	}
    1858:	b006      	add	sp, #24
    185a:	bd70      	pop	{r4, r5, r6, pc}
    185c:	4000c000 	.word	0x4000c000
    1860:	40010000 	.word	0x40010000
    1864:	40098000 	.word	0x40098000
    1868:	1000007c 	.word	0x1000007c
    186c:	1000034c 	.word	0x1000034c
    1870:	e000e100 	.word	0xe000e100

00001874 <UART_FIFOConfigStructInit>:
 **********************************************************************/
void UART_IrDACmd(LPC_UART_TypeDef* UARTx, FunctionalState NewState)
{
	CHECK_PARAM(PARAM_UART_IrDA(UARTx));
	CHECK_PARAM(PARAM_FUNCTIONALSTATE(NewState));

    1874:	2300      	movs	r3, #0
	if (NewState == ENABLE)
	{
    1876:	2101      	movs	r1, #1
 **********************************************************************/
void UART_IrDACmd(LPC_UART_TypeDef* UARTx, FunctionalState NewState)
{
	CHECK_PARAM(PARAM_UART_IrDA(UARTx));
	CHECK_PARAM(PARAM_FUNCTIONALSTATE(NewState));

    1878:	7083      	strb	r3, [r0, #2]
	if (NewState == ENABLE)
    187a:	70c3      	strb	r3, [r0, #3]
	{
    187c:	7001      	strb	r1, [r0, #0]
		UARTx->ICR |= UART_ICR_IRDAEN;
    187e:	7041      	strb	r1, [r0, #1]
    1880:	4770      	bx	lr

00001882 <UART_ABCmd>:
void UART_IrDAPulseDivConfig(LPC_UART_TypeDef *UARTx, UART_IrDA_PULSE_Type PulseDiv)
{
	uint32_t tmp, tmp1;
	CHECK_PARAM(PARAM_UART_IrDA(UARTx));
	CHECK_PARAM(PARAM_UART_IrDA_PULSEDIV(PulseDiv));

    1882:	2a01      	cmp	r2, #1
    1884:	f04f 0300 	mov.w	r3, #0
    1888:	d120      	bne.n	18cc <UART_ABCmd+0x4a>
	tmp1 = UART_ICR_PULSEDIV(PulseDiv);
    188a:	780b      	ldrb	r3, [r1, #0]
	tmp = UARTx->ICR & (~UART_ICR_PULSEDIV(7));
	tmp |= tmp1 | UART_ICR_FIXPULSE_EN;
	UARTx->ICR = tmp & UART_ICR_BITMASK;
    188c:	784a      	ldrb	r2, [r1, #1]
 **********************************************************************/
void UART_IrDAPulseDivConfig(LPC_UART_TypeDef *UARTx, UART_IrDA_PULSE_Type PulseDiv)
{
	uint32_t tmp, tmp1;
	CHECK_PARAM(PARAM_UART_IrDA(UARTx));
	CHECK_PARAM(PARAM_UART_IrDA_PULSEDIV(PulseDiv));
    188e:	2b01      	cmp	r3, #1
    1890:	bf0c      	ite	eq
    1892:	2302      	moveq	r3, #2
    1894:	2300      	movne	r3, #0

	tmp1 = UART_ICR_PULSEDIV(PulseDiv);
	tmp = UARTx->ICR & (~UART_ICR_PULSEDIV(7));
	tmp |= tmp1 | UART_ICR_FIXPULSE_EN;
	UARTx->ICR = tmp & UART_ICR_BITMASK;
    1896:	2a01      	cmp	r2, #1
    1898:	d101      	bne.n	189e <UART_ABCmd+0x1c>
}
    189a:	f043 0304 	orr.w	r3, r3, #4
/* UART1 FullModem function ---------------------------------------------*/

/*********************************************************************//**
 * @brief		Force pin DTR/RTS corresponding to given state (Full modem mode)
 * @param[in]	UARTx	LPC_UART1 (only)
 * @param[in]	Pin	Pin that NewState will be applied to, should be:
    189e:	7b02      	ldrb	r2, [r0, #12]
	UARTx->ICR = tmp & UART_ICR_BITMASK;
}



/* UART1 FullModem function ---------------------------------------------*/
    18a0:	490b      	ldr	r1, [pc, #44]	; (18d0 <UART_ABCmd+0x4e>)
    18a2:	4288      	cmp	r0, r1

/*********************************************************************//**
 * @brief		Force pin DTR/RTS corresponding to given state (Full modem mode)
 * @param[in]	UARTx	LPC_UART1 (only)
 * @param[in]	Pin	Pin that NewState will be applied to, should be:
    18a4:	f042 0180 	orr.w	r1, r2, #128	; 0x80
 * 				- UART1_MODEM_PIN_DTR: DTR pin.
    18a8:	f04f 0200 	mov.w	r2, #0
/* UART1 FullModem function ---------------------------------------------*/

/*********************************************************************//**
 * @brief		Force pin DTR/RTS corresponding to given state (Full modem mode)
 * @param[in]	UARTx	LPC_UART1 (only)
 * @param[in]	Pin	Pin that NewState will be applied to, should be:
    18ac:	7301      	strb	r1, [r0, #12]
 * 				- UART1_MODEM_PIN_DTR: DTR pin.
    18ae:	7002      	strb	r2, [r0, #0]
 * 				- UART1_MODEM_PIN_RTS: RTS pin.
    18b0:	7102      	strb	r2, [r0, #4]
 * @param[in]	NewState New State of DTR/RTS pin, should be:
    18b2:	7b01      	ldrb	r1, [r0, #12]
    18b4:	f001 027f 	and.w	r2, r1, #127	; 0x7f
    18b8:	7302      	strb	r2, [r0, #12]
 * 				- INACTIVE: Force the pin to inactive signal.
				- ACTIVE: Force the pin to active signal.
    18ba:	f04f 0110 	mov.w	r1, #16
	UARTx->ICR = tmp & UART_ICR_BITMASK;
}



/* UART1 FullModem function ---------------------------------------------*/
    18be:	d002      	beq.n	18c6 <UART_ABCmd+0x44>
	case UART1_MODEM_PIN_DTR:
		tmp = UART1_MCR_DTR_CTRL;
		break;
	case UART1_MODEM_PIN_RTS:
		tmp = UART1_MCR_RTS_CTRL;
		break;
    18c0:	f880 1028 	strb.w	r1, [r0, #40]	; 0x28
    18c4:	e000      	b.n	18c8 <UART_ABCmd+0x46>
 * @param[in]	Pin	Pin that NewState will be applied to, should be:
 * 				- UART1_MODEM_PIN_DTR: DTR pin.
 * 				- UART1_MODEM_PIN_RTS: RTS pin.
 * @param[in]	NewState New State of DTR/RTS pin, should be:
 * 				- INACTIVE: Force the pin to inactive signal.
				- ACTIVE: Force the pin to active signal.
    18c6:	6281      	str	r1, [r0, #40]	; 0x28
 * @return none
    18c8:	f043 0301 	orr.w	r3, r3, #1
 **********************************************************************/
void UART_FullModemForcePinState(LPC_UART1_TypeDef *UARTx, UART_MODEM_PIN_Type Pin, \
							UART1_SignalState NewState)
{
    18cc:	6203      	str	r3, [r0, #32]
    18ce:	4770      	bx	lr
    18d0:	40010000 	.word	0x40010000

000018d4 <UART_ABClearIntPending>:
				- DISABLE: Disable this mode.
 * @return none
 **********************************************************************/
void UART_FullModemConfigMode(LPC_UART1_TypeDef *UARTx, UART_MODEM_MODE_Type Mode, \
							FunctionalState NewState)
{
    18d4:	6a02      	ldr	r2, [r0, #32]
    18d6:	4311      	orrs	r1, r2
    18d8:	6201      	str	r1, [r0, #32]
    18da:	4770      	bx	lr

000018dc <UART_TxCmd>:
		break;
	}

	if (NewState == ENABLE)
	{
		UARTx->MCR |= tmp;
    18dc:	2901      	cmp	r1, #1
    18de:	d106      	bne.n	18ee <UART_TxCmd+0x12>
	}
	else
	{
		UARTx->MCR &= (~tmp) & UART1_MCR_BITMASK;
    18e0:	f890 2030 	ldrb.w	r2, [r0, #48]	; 0x30
    18e4:	f042 0380 	orr.w	r3, r2, #128	; 0x80
    18e8:	f880 3030 	strb.w	r3, [r0, #48]	; 0x30
    18ec:	4770      	bx	lr
    18ee:	f04f 0100 	mov.w	r1, #0
 * @brief		Get current status of modem status register
 * @param[in]	UARTx	LPC_UART1 (only)
 * @return 		Current value of modem status register
 * Note:	The return value of this function must be ANDed with each member
 * 			UART_MODEM_STAT_type enumeration to determine current flag status
 * 			corresponding to each modem flag status. Because some flags in
    18f2:	f890 2030 	ldrb.w	r2, [r0, #48]	; 0x30
    18f6:	f880 1030 	strb.w	r1, [r0, #48]	; 0x30
    18fa:	4770      	bx	lr

000018fc <UART_DeInit>:
	uint32_t bToSend, bSent, timeOut, fifo_cnt;
	uint8_t *pChar = txbuf;

	bToSend = buflen;

	// blocking mode
    18fc:	2100      	movs	r1, #0
    18fe:	f7ff bfed 	b.w	18dc <UART_TxCmd>

00001902 <UART_IrDAInvtInputCmd>:
*                    that contains the configuration information for specified UART
*                    in RS485 mode.
 * @return		None
 **********************************************************************/
void UART_RS485Config(LPC_UART1_TypeDef *UARTx, UART1_RS485_CTRLCFG_Type *RS485ConfigStruct)
{
    1902:	2901      	cmp	r1, #1
    1904:	d104      	bne.n	1910 <UART_IrDAInvtInputCmd+0xe>
	uint32_t tmp;

    1906:	f890 2024 	ldrb.w	r2, [r0, #36]	; 0x24
    190a:	f042 0102 	orr.w	r1, r2, #2
    190e:	e004      	b.n	191a <UART_IrDAInvtInputCmd+0x18>
	CHECK_PARAM(PARAM_UART1_MODEM(UARTx));
	CHECK_PARAM(PARAM_FUNCTIONALSTATE(RS485ConfigStruct->AutoAddrDetect_State));
    1910:	b929      	cbnz	r1, 191e <UART_IrDAInvtInputCmd+0x1c>
	CHECK_PARAM(PARAM_FUNCTIONALSTATE(RS485ConfigStruct->AutoDirCtrl_State));
	CHECK_PARAM(PARAM_UART1_RS485_CFG_DELAYVALUE(RS485ConfigStruct->DelayValue));
    1912:	f890 3024 	ldrb.w	r3, [r0, #36]	; 0x24
    1916:	f003 013d 	and.w	r1, r3, #61	; 0x3d
    191a:	f880 1024 	strb.w	r1, [r0, #36]	; 0x24
    191e:	4770      	bx	lr

00001920 <UART_IrDACmd>:
		{
			tmp |= UART1_RS485CTRL_OINV_1;
		}

		// Set pin according to
		if (RS485ConfigStruct->DirCtrlPin == UART1_RS485_DIRCTRL_DTR)
    1920:	f890 3024 	ldrb.w	r3, [r0, #36]	; 0x24
		// Set polar
		if (RS485ConfigStruct->DirCtrlPol_Level == SET)
		{
			tmp |= UART1_RS485CTRL_OINV_1;
		}

    1924:	2901      	cmp	r1, #1
		// Set pin according to
		if (RS485ConfigStruct->DirCtrlPin == UART1_RS485_DIRCTRL_DTR)
    1926:	bf0c      	ite	eq
    1928:	f043 0301 	orreq.w	r3, r3, #1
		{
			tmp |= UART1_RS485CTRL_SEL_DTR;
		}

    192c:	f003 033e 	andne.w	r3, r3, #62	; 0x3e
    1930:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
    1934:	4770      	bx	lr

00001936 <UART_IrDAPulseDivConfig>:
		tmp |= UART1_RS485CTRL_RX_DIS;
	}

	// write back to RS485 control register
	UARTx->RS485CTRL = tmp & UART1_RS485CTRL_BITMASK;

    1936:	f890 3024 	ldrb.w	r3, [r0, #36]	; 0x24
	{
		tmp |= UART1_RS485CTRL_RX_DIS;
	}

	// write back to RS485 control register
	UARTx->RS485CTRL = tmp & UART1_RS485CTRL_BITMASK;
    193a:	f001 0107 	and.w	r1, r1, #7

    193e:	f003 02c7 	and.w	r2, r3, #199	; 0xc7
	// Enable Parity function and leave parity in stick '0' parity as default
    1942:	ea42 03c1 	orr.w	r3, r2, r1, lsl #3
	UARTx->LCR |= (UART_LCR_PARITY_F_0 | UART_LCR_PARITY_EN);
    1946:	f003 013f 	and.w	r1, r3, #63	; 0x3f
    194a:	f041 0204 	orr.w	r2, r1, #4
    194e:	f880 2024 	strb.w	r2, [r0, #36]	; 0x24
    1952:	4770      	bx	lr

00001954 <UART_FullModemForcePinState>:
	} else {
		UARTx->RS485CTRL |= UART1_RS485CTRL_RX_DIS;
	}
}

/*********************************************************************//**
    1954:	2901      	cmp	r1, #1
    1956:	bf9d      	ittte	ls
    1958:	4b06      	ldrls	r3, [pc, #24]	; (1974 <UART_FullModemForcePinState+0x20>)
    195a:	1859      	addls	r1, r3, r1
    195c:	78cb      	ldrbls	r3, [r1, #3]
    195e:	2300      	movhi	r3, #0

	if (ParityStick){
		save = tmp = UARTx->LCR & UART_LCR_BITMASK;
		tmp &= ~(UART_LCR_PARITY_EVEN);
		UARTx->LCR = tmp;
		cnt = UART_Send((LPC_UART_TypeDef *)UARTx, pDatFrm, size, BLOCKING);
    1960:	2a01      	cmp	r2, #1
		while (!(UARTx->LSR & UART_LSR_TEMT));
    1962:	7c02      	ldrb	r2, [r0, #16]
		UARTx->LCR = save;
	} else {
    1964:	bf16      	itet	ne
    1966:	f022 020c 	bicne.w	r2, r2, #12
	if (ParityStick){
		save = tmp = UARTx->LCR & UART_LCR_BITMASK;
		tmp &= ~(UART_LCR_PARITY_EVEN);
		UARTx->LCR = tmp;
		cnt = UART_Send((LPC_UART_TypeDef *)UARTx, pDatFrm, size, BLOCKING);
		while (!(UARTx->LSR & UART_LSR_TEMT));
    196a:	4313      	orreq	r3, r2
		UARTx->LCR = save;
	} else {
    196c:	ea22 0303 	bicne.w	r3, r2, r3
    1970:	7403      	strb	r3, [r0, #16]
    1972:	4770      	bx	lr
    1974:	000040e0 	.word	0x000040e0

00001978 <UART_FullModemConfigMode>:
 * @param[in]	pData Pointer to data to be sent.
 * @param[in]	size Size of data frame to be sent.
 * @return		None
 **********************************************************************/
uint32_t UART_RS485SendData(LPC_UART1_TypeDef *UARTx, uint8_t *pData, uint32_t size)
{
    1978:	2901      	cmp	r1, #1
    197a:	d005      	beq.n	1988 <UART_FullModemConfigMode+0x10>
    197c:	d306      	bcc.n	198c <UART_FullModemConfigMode+0x14>


/**
 * @}
 */

    197e:	2902      	cmp	r1, #2
    1980:	bf14      	ite	ne
    1982:	2100      	movne	r1, #0
    1984:	2180      	moveq	r1, #128	; 0x80
    1986:	e002      	b.n	198e <UART_FullModemConfigMode+0x16>
{
	return (UART_RS485Send(UARTx, pData, size, 0));
}


/**
    1988:	2140      	movs	r1, #64	; 0x40
 * @}
    198a:	e000      	b.n	198e <UART_FullModemConfigMode+0x16>
 * @return		None
 **********************************************************************/
uint32_t UART_RS485SendData(LPC_UART1_TypeDef *UARTx, uint8_t *pData, uint32_t size)
{
	return (UART_RS485Send(UARTx, pData, size, 0));
}
    198c:	2110      	movs	r1, #16
 * @}
 */

/* --------------------------------- End Of File ------------------------------ */

    198e:	7c03      	ldrb	r3, [r0, #16]

/**
 * @}
 */

/* --------------------------------- End Of File ------------------------------ */
    1990:	2a01      	cmp	r2, #1

    1992:	bf16      	itet	ne
    1994:	f023 030c 	bicne.w	r3, r3, #12
 * @}
 */

/* --------------------------------- End Of File ------------------------------ */

    1998:	4319      	orreq	r1, r3
    199a:	ea23 0101 	bicne.w	r1, r3, r1
    199e:	7401      	strb	r1, [r0, #16]
    19a0:	4770      	bx	lr

000019a2 <UART_FullModemGetStatus>:
    19a2:	7e00      	ldrb	r0, [r0, #24]
    19a4:	4770      	bx	lr

000019a6 <UART_RS485Config>:
    19a6:	78cb      	ldrb	r3, [r1, #3]
    19a8:	2b01      	cmp	r3, #1
    19aa:	d10d      	bne.n	19c8 <UART_RS485Config+0x22>
    19ac:	794a      	ldrb	r2, [r1, #5]
    19ae:	2a01      	cmp	r2, #1
    19b0:	bf0c      	ite	eq
    19b2:	2330      	moveq	r3, #48	; 0x30
    19b4:	2310      	movne	r3, #16
    19b6:	790a      	ldrb	r2, [r1, #4]
    19b8:	2a01      	cmp	r2, #1
    19ba:	79ca      	ldrb	r2, [r1, #7]
    19bc:	bf08      	it	eq
    19be:	f043 0308 	orreq.w	r3, r3, #8
    19c2:	f880 2054 	strb.w	r2, [r0, #84]	; 0x54
    19c6:	e000      	b.n	19ca <UART_RS485Config+0x24>
    19c8:	2300      	movs	r3, #0
    19ca:	780a      	ldrb	r2, [r1, #0]
    19cc:	2a01      	cmp	r2, #1
    19ce:	788a      	ldrb	r2, [r1, #2]
    19d0:	bf08      	it	eq
    19d2:	f043 0301 	orreq.w	r3, r3, #1
    19d6:	2a01      	cmp	r2, #1
    19d8:	d104      	bne.n	19e4 <UART_RS485Config+0x3e>
    19da:	798a      	ldrb	r2, [r1, #6]
    19dc:	f043 0304 	orr.w	r3, r3, #4
    19e0:	f880 2050 	strb.w	r2, [r0, #80]	; 0x50
    19e4:	7849      	ldrb	r1, [r1, #1]
    19e6:	b909      	cbnz	r1, 19ec <UART_RS485Config+0x46>
    19e8:	f043 0302 	orr.w	r3, r3, #2
    19ec:	f003 023f 	and.w	r2, r3, #63	; 0x3f
    19f0:	f880 204c 	strb.w	r2, [r0, #76]	; 0x4c
    19f4:	7b01      	ldrb	r1, [r0, #12]
    19f6:	f041 0338 	orr.w	r3, r1, #56	; 0x38
    19fa:	7303      	strb	r3, [r0, #12]
    19fc:	4770      	bx	lr

000019fe <UART_RS485ReceiverCmd>:
    19fe:	f890 304c 	ldrb.w	r3, [r0, #76]	; 0x4c
    1a02:	2901      	cmp	r1, #1
    1a04:	bf0c      	ite	eq
    1a06:	f003 03fd 	andeq.w	r3, r3, #253	; 0xfd
    1a0a:	f043 0302 	orrne.w	r3, r3, #2
    1a0e:	f880 304c 	strb.w	r3, [r0, #76]	; 0x4c
    1a12:	4770      	bx	lr

00001a14 <UART_IntReceive>:
    1a14:	b510      	push	{r4, lr}
    1a16:	4604      	mov	r4, r0
    1a18:	4620      	mov	r0, r4
    1a1a:	f7ff fe24 	bl	1666 <UART_ReceiveByte>
    1a1e:	4602      	mov	r2, r0
    1a20:	b180      	cbz	r0, 1a44 <UART_IntReceive+0x30>
    1a22:	4b09      	ldr	r3, [pc, #36]	; (1a48 <UART_IntReceive+0x34>)
    1a24:	68d8      	ldr	r0, [r3, #12]
    1a26:	6899      	ldr	r1, [r3, #8]
    1a28:	3101      	adds	r1, #1
    1a2a:	4041      	eors	r1, r0
    1a2c:	f011 0fff 	tst.w	r1, #255	; 0xff
    1a30:	d0f2      	beq.n	1a18 <UART_IntReceive+0x4>
    1a32:	6898      	ldr	r0, [r3, #8]
    1a34:	1819      	adds	r1, r3, r0
    1a36:	f881 2110 	strb.w	r2, [r1, #272]	; 0x110
    1a3a:	689a      	ldr	r2, [r3, #8]
    1a3c:	1c50      	adds	r0, r2, #1
    1a3e:	b2c1      	uxtb	r1, r0
    1a40:	6099      	str	r1, [r3, #8]
    1a42:	e7e9      	b.n	1a18 <UART_IntReceive+0x4>
    1a44:	bd10      	pop	{r4, pc}
    1a46:	bf00      	nop
    1a48:	1000007c 	.word	0x1000007c

00001a4c <UART_IntTransmit>:
    1a4c:	b570      	push	{r4, r5, r6, lr}
    1a4e:	2101      	movs	r1, #1
    1a50:	2200      	movs	r2, #0
    1a52:	4604      	mov	r4, r0
    1a54:	f7ff fe15 	bl	1682 <UART_IntConfig>
    1a58:	4620      	mov	r0, r4
    1a5a:	f7ff fe4c 	bl	16f6 <UART_CheckBusy>
    1a5e:	2801      	cmp	r0, #1
    1a60:	d0fa      	beq.n	1a58 <UART_IntTransmit+0xc>
    1a62:	4b1a      	ldr	r3, [pc, #104]	; (1acc <UART_IntTransmit+0x80>)
    1a64:	681a      	ldr	r2, [r3, #0]
    1a66:	6859      	ldr	r1, [r3, #4]
    1a68:	ea81 0002 	eor.w	r0, r1, r2
    1a6c:	f010 0fff 	tst.w	r0, #255	; 0xff
    1a70:	d00b      	beq.n	1a8a <UART_IntTransmit+0x3e>
    1a72:	685a      	ldr	r2, [r3, #4]
    1a74:	f04f 33ff 	mov.w	r3, #4294967295
    1a78:	7d25      	ldrb	r5, [r4, #20]
    1a7a:	f005 0620 	and.w	r6, r5, #32
    1a7e:	b2f1      	uxtb	r1, r6
    1a80:	b911      	cbnz	r1, 1a88 <UART_IntTransmit+0x3c>
    1a82:	b113      	cbz	r3, 1a8a <UART_IntTransmit+0x3e>
    1a84:	3b01      	subs	r3, #1
    1a86:	e7f7      	b.n	1a78 <UART_IntTransmit+0x2c>
    1a88:	b9b3      	cbnz	r3, 1ab8 <UART_IntTransmit+0x6c>
    1a8a:	4810      	ldr	r0, [pc, #64]	; (1acc <UART_IntTransmit+0x80>)
    1a8c:	6805      	ldr	r5, [r0, #0]
    1a8e:	6846      	ldr	r6, [r0, #4]
    1a90:	406e      	eors	r6, r5
    1a92:	f016 06ff 	ands.w	r6, r6, #255	; 0xff
    1a96:	4d0e      	ldr	r5, [pc, #56]	; (1ad0 <UART_IntTransmit+0x84>)
    1a98:	d106      	bne.n	1aa8 <UART_IntTransmit+0x5c>
    1a9a:	4620      	mov	r0, r4
    1a9c:	2101      	movs	r1, #1
    1a9e:	4632      	mov	r2, r6
    1aa0:	f7ff fdef 	bl	1682 <UART_IntConfig>
    1aa4:	702e      	strb	r6, [r5, #0]
    1aa6:	bd70      	pop	{r4, r5, r6, pc}
    1aa8:	2101      	movs	r1, #1
    1aaa:	4620      	mov	r0, r4
    1aac:	460a      	mov	r2, r1
    1aae:	7029      	strb	r1, [r5, #0]
    1ab0:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    1ab4:	f7ff bde5 	b.w	1682 <UART_IntConfig>
    1ab8:	4b04      	ldr	r3, [pc, #16]	; (1acc <UART_IntTransmit+0x80>)
    1aba:	189a      	adds	r2, r3, r2
    1abc:	7c10      	ldrb	r0, [r2, #16]
		while (bToRecv)
		{
			while (!(UARTx->LSR & UART_LSR_RDR))
			{
				//Infinite Loop
			}
    1abe:	7020      	strb	r0, [r4, #0]
    1ac0:	685d      	ldr	r5, [r3, #4]
    1ac2:	1c6e      	adds	r6, r5, #1
    1ac4:	b2f1      	uxtb	r1, r6
    1ac6:	6059      	str	r1, [r3, #4]
    1ac8:	e7cb      	b.n	1a62 <UART_IntTransmit+0x16>
    1aca:	bf00      	nop
    1acc:	1000007c 	.word	0x1000007c
    1ad0:	1000034c 	.word	0x1000034c

00001ad4 <UART2_IRQHandler>:
	best_error = 0xFFFFFFFF; /* Worst case */
	bestd = 0;
	bestm = 0;
	best_divisor = 0;
	for (m = 1 ; m <= 15 ;m++)
	{
    1ad4:	b510      	push	{r4, lr}

/*********************************************************************//**
 * @brief		Clear Autobaud Interrupt Pending
 * @param[in]	UARTx	UART peripheral selected, should be
 *   			- LPC_UART0: UART0 peripheral
 * 				- LPC_UART1: UART1 peripheral
    1ad6:	4b0d      	ldr	r3, [pc, #52]	; (1b0c <UART2_IRQHandler+0x38>)
    1ad8:	689c      	ldr	r4, [r3, #8]
		for (d = 0 ; d < m ; d++)
		{
		  divisor = ((uint64_t)uClk<<28)*m/(baudrate*(m+d));
		  current_error = divisor & 0xFFFFFFFF;

		  tmp = divisor>>32;
    1ada:	f004 040e 	and.w	r4, r4, #14

		  /* Adjust error */
		  if(current_error > ((uint32_t)1<<31)){
    1ade:	2c06      	cmp	r4, #6
    1ae0:	d104      	bne.n	1aec <UART2_IRQHandler+0x18>
		{
			// Clear DLL and DLM value
			UARTx->LCR |= UART_LCR_DLAB_EN;
			UARTx->DLL = 0;
			UARTx->DLM = 0;
			UARTx->LCR &= ~UART_LCR_DLAB_EN;
    1ae2:	7d18      	ldrb	r0, [r3, #20]
			tmp++;
			}

		  if(tmp<1 || tmp>65536) /* Out of range */
		  continue;

    1ae4:	f010 0f9e 	tst.w	r0, #158	; 0x9e
    1ae8:	d00e      	beq.n	1b08 <UART2_IRQHandler+0x34>
    1aea:	e7fe      	b.n	1aea <UART2_IRQHandler+0x16>
			bestm = m;
			if(best_error == 0) break;
			}
		} /* end of inner for loop */

		if (best_error == 0)
    1aec:	2c04      	cmp	r4, #4
    1aee:	d001      	beq.n	1af4 <UART2_IRQHandler+0x20>
    1af0:	2c0c      	cmp	r4, #12
    1af2:	d102      	bne.n	1afa <UART2_IRQHandler+0x26>
		  break;
	} /* end of outer for loop  */
    1af4:	4805      	ldr	r0, [pc, #20]	; (1b0c <UART2_IRQHandler+0x38>)
    1af6:	f7ff ff8d 	bl	1a14 <UART_IntReceive>

	if(best_divisor == 0) return ERROR; /* can not find best match */

	recalcbaud = (uClk>>4) * bestm/(best_divisor * (bestm + bestd));
    1afa:	2c02      	cmp	r4, #2
    1afc:	d104      	bne.n	1b08 <UART2_IRQHandler+0x34>

	/* reuse best_error to evaluate baud error*/
    1afe:	4803      	ldr	r0, [pc, #12]	; (1b0c <UART2_IRQHandler+0x38>)
	if(baudrate>recalcbaud) best_error = baudrate - recalcbaud;
	else best_error = recalcbaud -baudrate;
    1b00:	e8bd 4010 	ldmia.w	sp!, {r4, lr}

	if(best_divisor == 0) return ERROR; /* can not find best match */

	recalcbaud = (uClk>>4) * bestm/(best_divisor * (bestm + bestd));

	/* reuse best_error to evaluate baud error*/
    1b04:	f7ff bfa2 	b.w	1a4c <UART_IntTransmit>
    1b08:	bd10      	pop	{r4, pc}
    1b0a:	bf00      	nop
    1b0c:	40098000 	.word	0x40098000

00001b10 <UART0_IRQHandler>:
 * 				- LPC_UART0: UART0 peripheral
 * 				- LPC_UART1: UART1 peripheral
 * 				- LPC_UART2: UART2 peripheral
 * 				- LPC_UART3: UART3 peripheral
 * @param[in]	baudrate Desired UART baud rate.
 * @return 		Error status, could be:
    1b10:	b510      	push	{r4, lr}

/*********************************************************************//**
 * @brief		Clear Autobaud Interrupt Pending
 * @param[in]	UARTx	UART peripheral selected, should be
 *   			- LPC_UART0: UART0 peripheral
 * 				- LPC_UART1: UART1 peripheral
    1b12:	4b0d      	ldr	r3, [pc, #52]	; (1b48 <UART0_IRQHandler+0x38>)
    1b14:	689c      	ldr	r4, [r3, #8]
 * 				- SUCCESS
 * 				- ERROR
 **********************************************************************/
static Status uart_set_divisors(LPC_UART_TypeDef *UARTx, uint32_t baudrate)
{
	Status errorStatus = ERROR;
    1b16:	f004 040e 	and.w	r4, r4, #14

	uint32_t uClk;
	uint32_t d, m, bestd, bestm, tmp;
    1b1a:	2c06      	cmp	r4, #6
    1b1c:	d104      	bne.n	1b28 <UART0_IRQHandler+0x18>
		{
			// Clear DLL and DLM value
			UARTx->LCR |= UART_LCR_DLAB_EN;
			UARTx->DLL = 0;
			UARTx->DLM = 0;
			UARTx->LCR &= ~UART_LCR_DLAB_EN;
    1b1e:	7d18      	ldrb	r0, [r3, #20]
	uint32_t current_error, best_error;
	uint32_t recalcbaud;

	/* get UART block clock */
	if (UARTx == (LPC_UART_TypeDef *)LPC_UART0)
	{
    1b20:	f010 0f9e 	tst.w	r0, #158	; 0x9e
    1b24:	d00e      	beq.n	1b44 <UART0_IRQHandler+0x34>
    1b26:	e7fe      	b.n	1b26 <UART0_IRQHandler+0x16>
		uClk = CLKPWR_GetPCLK (CLKPWR_PCLKSEL_UART1);
	}
	else if (UARTx == LPC_UART2)
	{
		uClk = CLKPWR_GetPCLK (CLKPWR_PCLKSEL_UART2);
	}
    1b28:	2c04      	cmp	r4, #4
    1b2a:	d001      	beq.n	1b30 <UART0_IRQHandler+0x20>
    1b2c:	2c0c      	cmp	r4, #12
    1b2e:	d102      	bne.n	1b36 <UART0_IRQHandler+0x26>
	else if (UARTx == LPC_UART3)
	{
    1b30:	4805      	ldr	r0, [pc, #20]	; (1b48 <UART0_IRQHandler+0x38>)
    1b32:	f7ff ff6f 	bl	1a14 <UART_IntReceive>
		uClk = CLKPWR_GetPCLK (CLKPWR_PCLKSEL_UART3);
	}


    1b36:	2c02      	cmp	r4, #2
    1b38:	d104      	bne.n	1b44 <UART0_IRQHandler+0x34>
	/* In the Uart IP block, baud rate is calculated using FDR and DLL-DLM registers
	* The formula is :
    1b3a:	4803      	ldr	r0, [pc, #12]	; (1b48 <UART0_IRQHandler+0x38>)
	* BaudRate= uClk * (mulFracDiv/(mulFracDiv+dividerAddFracDiv) / (16 * (DLL)
	* It involves floating point calculations. That's the reason the formulae are adjusted with
    1b3c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		uClk = CLKPWR_GetPCLK (CLKPWR_PCLKSEL_UART3);
	}


	/* In the Uart IP block, baud rate is calculated using FDR and DLL-DLM registers
	* The formula is :
    1b40:	f7ff bf84 	b.w	1a4c <UART_IntTransmit>
    1b44:	bd10      	pop	{r4, pc}
    1b46:	bf00      	nop
    1b48:	4000c000 	.word	0x4000c000

00001b4c <UART_Send>:
    1b4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    1b4e:	460e      	mov	r6, r1
    1b50:	4617      	mov	r7, r2
    1b52:	2101      	movs	r1, #1
    1b54:	2200      	movs	r2, #0
    1b56:	4605      	mov	r5, r0
    1b58:	f7ff fd93 	bl	1682 <UART_IntConfig>
    1b5c:	2400      	movs	r4, #0
    1b5e:	42bc      	cmp	r4, r7
    1b60:	d106      	bne.n	1b70 <UART_Send+0x24>
    1b62:	4b10      	ldr	r3, [pc, #64]	; (1ba4 <UART_Send+0x58>)
    1b64:	7819      	ldrb	r1, [r3, #0]
    1b66:	b9a9      	cbnz	r1, 1b94 <UART_Send+0x48>
    1b68:	4628      	mov	r0, r5
    1b6a:	f7ff ff6f 	bl	1a4c <UART_IntTransmit>
    1b6e:	e016      	b.n	1b9e <UART_Send+0x52>
    1b70:	4b0d      	ldr	r3, [pc, #52]	; (1ba8 <UART_Send+0x5c>)
    1b72:	6859      	ldr	r1, [r3, #4]
    1b74:	681a      	ldr	r2, [r3, #0]
    1b76:	1c50      	adds	r0, r2, #1
    1b78:	4048      	eors	r0, r1
    1b7a:	f010 0fff 	tst.w	r0, #255	; 0xff
    1b7e:	d0f0      	beq.n	1b62 <UART_Send+0x16>
    1b80:	681a      	ldr	r2, [r3, #0]
    1b82:	5d30      	ldrb	r0, [r6, r4]
    1b84:	1899      	adds	r1, r3, r2
    1b86:	7408      	strb	r0, [r1, #16]
    1b88:	681a      	ldr	r2, [r3, #0]
    1b8a:	3401      	adds	r4, #1
    1b8c:	1c50      	adds	r0, r2, #1
    1b8e:	b2c1      	uxtb	r1, r0
    1b90:	6019      	str	r1, [r3, #0]
    1b92:	e7e4      	b.n	1b5e <UART_Send+0x12>
    1b94:	2101      	movs	r1, #1
    1b96:	4628      	mov	r0, r5
    1b98:	460a      	mov	r2, r1
    1b9a:	f7ff fd72 	bl	1682 <UART_IntConfig>
    1b9e:	4620      	mov	r0, r4
    1ba0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    1ba2:	bf00      	nop
    1ba4:	1000034c 	.word	0x1000034c
    1ba8:	1000007c 	.word	0x1000007c

00001bac <printf>:
void UART_IntConfig(LPC_UART_TypeDef *UARTx, UART_INT_Type UARTIntCfg, FunctionalState NewState)
{
	uint32_t tmp;

	CHECK_PARAM(PARAM_UARTx(UARTx));
	CHECK_PARAM(PARAM_FUNCTIONALSTATE(NewState));
    1bac:	b40e      	push	{r1, r2, r3}
    1bae:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}

    1bb2:	4b86      	ldr	r3, [pc, #536]	; (1dcc <printf+0x220>)
void UART_IntConfig(LPC_UART_TypeDef *UARTx, UART_INT_Type UARTIntCfg, FunctionalState NewState)
{
	uint32_t tmp;

	CHECK_PARAM(PARAM_UARTx(UARTx));
	CHECK_PARAM(PARAM_FUNCTIONALSTATE(NewState));
    1bb4:	b09c      	sub	sp, #112	; 0x70
    1bb6:	9c23      	ldr	r4, [sp, #140]	; 0x8c
    1bb8:	4605      	mov	r5, r0

    1bba:	aa03      	add	r2, sp, #12
    1bbc:	f103 0710 	add.w	r7, r3, #16
    1bc0:	6818      	ldr	r0, [r3, #0]
    1bc2:	6859      	ldr	r1, [r3, #4]
    1bc4:	4616      	mov	r6, r2
    1bc6:	c603      	stmia	r6!, {r0, r1}
    1bc8:	3308      	adds	r3, #8
    1bca:	42bb      	cmp	r3, r7
    1bcc:	4632      	mov	r2, r6
    1bce:	d1f7      	bne.n	1bc0 <printf+0x14>
    1bd0:	7818      	ldrb	r0, [r3, #0]
	switch(UARTIntCfg){
    1bd2:	2100      	movs	r1, #0
{
	uint32_t tmp;

	CHECK_PARAM(PARAM_UARTx(UARTx));
	CHECK_PARAM(PARAM_FUNCTIONALSTATE(NewState));

    1bd4:	7030      	strb	r0, [r6, #0]
	switch(UARTIntCfg){
    1bd6:	2228      	movs	r2, #40	; 0x28
    1bd8:	a808      	add	r0, sp, #32
    1bda:	f002 f9c9 	bl	3f70 <memset>
    1bde:	210a      	movs	r1, #10
    1be0:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
    1be4:	9109      	str	r1, [sp, #36]	; 0x24
    1be6:	2364      	movs	r3, #100	; 0x64
    1be8:	920b      	str	r2, [sp, #44]	; 0x2c
    1bea:	4979      	ldr	r1, [pc, #484]	; (1dd0 <printf+0x224>)
    1bec:	4a79      	ldr	r2, [pc, #484]	; (1dd4 <printf+0x228>)
    1bee:	930a      	str	r3, [sp, #40]	; 0x28
    1bf0:	f242 7010 	movw	r0, #10000	; 0x2710
    1bf4:	4b78      	ldr	r3, [pc, #480]	; (1dd8 <printf+0x22c>)
    1bf6:	2601      	movs	r6, #1
    1bf8:	900c      	str	r0, [sp, #48]	; 0x30
    1bfa:	910d      	str	r1, [sp, #52]	; 0x34
    1bfc:	920f      	str	r2, [sp, #60]	; 0x3c
		case UART_INTCFG_RBR:
    1bfe:	2100      	movs	r1, #0
    1c00:	2228      	movs	r2, #40	; 0x28
    1c02:	a812      	add	r0, sp, #72	; 0x48
	uint32_t tmp;

	CHECK_PARAM(PARAM_UARTx(UARTx));
	CHECK_PARAM(PARAM_FUNCTIONALSTATE(NewState));

	switch(UARTIntCfg){
    1c04:	930e      	str	r3, [sp, #56]	; 0x38
    1c06:	9608      	str	r6, [sp, #32]
		case UART_INTCFG_RBR:
    1c08:	f002 f9b2 	bl	3f70 <memset>
    1c0c:	2010      	movs	r0, #16
    1c0e:	f44f 7180 	mov.w	r1, #256	; 0x100
    1c12:	f44f 5380 	mov.w	r3, #4096	; 0x1000
    1c16:	f44f 3280 	mov.w	r2, #65536	; 0x10000
    1c1a:	9013      	str	r0, [sp, #76]	; 0x4c
    1c1c:	9114      	str	r1, [sp, #80]	; 0x50
    1c1e:	9315      	str	r3, [sp, #84]	; 0x54
    1c20:	9216      	str	r2, [sp, #88]	; 0x58
    1c22:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
    1c26:	f04f 7180 	mov.w	r1, #16777216	; 0x1000000
    1c2a:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
			tmp = UART_IER_RLSINT_EN;
			break;
		case UART1_INTCFG_MS:
			tmp = UART1_IER_MSINT_EN;
			break;
		case UART1_INTCFG_CTS:
    1c2e:	aa24      	add	r2, sp, #144	; 0x90

	CHECK_PARAM(PARAM_UARTx(UARTx));
	CHECK_PARAM(PARAM_FUNCTIONALSTATE(NewState));

	switch(UARTIntCfg){
		case UART_INTCFG_RBR:
    1c30:	9612      	str	r6, [sp, #72]	; 0x48
    1c32:	9017      	str	r0, [sp, #92]	; 0x5c
    1c34:	9118      	str	r1, [sp, #96]	; 0x60
    1c36:	9319      	str	r3, [sp, #100]	; 0x64
			tmp = UART_IER_RLSINT_EN;
			break;
		case UART1_INTCFG_MS:
			tmp = UART1_IER_MSINT_EN;
			break;
		case UART1_INTCFG_CTS:
    1c38:	9202      	str	r2, [sp, #8]
			tmp = UART1_IER_CTSINT_EN;
			break;
		case UART_INTCFG_ABEO:
			tmp = UART_IER_ABEOINT_EN;
    1c3a:	7820      	ldrb	r0, [r4, #0]
    1c3c:	2825      	cmp	r0, #37	; 0x25
    1c3e:	f88d 0002 	strb.w	r0, [sp, #2]
    1c42:	d00c      	beq.n	1c5e <printf+0xb2>
			break;
		case UART_INTCFG_ABTO:
    1c44:	2800      	cmp	r0, #0
    1c46:	f000 80bb 	beq.w	1dc0 <printf+0x214>
			break;
		case UART1_INTCFG_CTS:
			tmp = UART1_IER_CTSINT_EN;
			break;
		case UART_INTCFG_ABEO:
			tmp = UART_IER_ABEOINT_EN;
    1c4a:	1c67      	adds	r7, r4, #1
			break;
		case UART_INTCFG_ABTO:
			tmp = UART_IER_ABTOINT_EN;
			break;
	}

    1c4c:	4628      	mov	r0, r5
    1c4e:	f10d 0102 	add.w	r1, sp, #2
    1c52:	2201      	movs	r2, #1
    1c54:	2302      	movs	r3, #2
    1c56:	f7ff ff79 	bl	1b4c <UART_Send>
void UART_IntConfig(LPC_UART_TypeDef *UARTx, UART_INT_Type UARTIntCfg, FunctionalState NewState)
{
	uint32_t tmp;

	CHECK_PARAM(PARAM_UARTx(UARTx));
	CHECK_PARAM(PARAM_FUNCTIONALSTATE(NewState));
    1c5a:	463c      	mov	r4, r7
    1c5c:	e7ed      	b.n	1c3a <printf+0x8e>
			break;
	}

	if ((LPC_UART1_TypeDef *) UARTx == LPC_UART1)
	{
		CHECK_PARAM((PARAM_UART_INTCFG(UARTIntCfg)) || (PARAM_UART1_INTCFG(UARTIntCfg)));
    1c5e:	7860      	ldrb	r0, [r4, #1]
    1c60:	1ca7      	adds	r7, r4, #2
    1c62:	b241      	sxtb	r1, r0
    1c64:	2964      	cmp	r1, #100	; 0x64
    1c66:	f88d 0002 	strb.w	r0, [sp, #2]
    1c6a:	d054      	beq.n	1d16 <printf+0x16a>
    1c6c:	dc0c      	bgt.n	1c88 <printf+0xdc>
    1c6e:	2962      	cmp	r1, #98	; 0x62
    1c70:	d015      	beq.n	1c9e <printf+0xf2>
    1c72:	2963      	cmp	r1, #99	; 0x63
    1c74:	d1ea      	bne.n	1c4c <printf+0xa0>
	}
	else
	{
    1c76:	9c02      	ldr	r4, [sp, #8]
    1c78:	a91c      	add	r1, sp, #112	; 0x70
    1c7a:	6822      	ldr	r2, [r4, #0]
    1c7c:	1d23      	adds	r3, r4, #4
    1c7e:	9302      	str	r3, [sp, #8]
    1c80:	f801 2d6e 	strb.w	r2, [r1, #-110]!
		CHECK_PARAM(PARAM_UART_INTCFG(UARTIntCfg));
    1c84:	4628      	mov	r0, r5
    1c86:	e7e4      	b.n	1c52 <printf+0xa6>
			break;
	}

	if ((LPC_UART1_TypeDef *) UARTx == LPC_UART1)
	{
		CHECK_PARAM((PARAM_UART_INTCFG(UARTIntCfg)) || (PARAM_UART1_INTCFG(UARTIntCfg)));
    1c88:	2975      	cmp	r1, #117	; 0x75
    1c8a:	d02c      	beq.n	1ce6 <printf+0x13a>
    1c8c:	2978      	cmp	r1, #120	; 0x78
    1c8e:	d064      	beq.n	1d5a <printf+0x1ae>
    1c90:	2973      	cmp	r1, #115	; 0x73
    1c92:	d1db      	bne.n	1c4c <printf+0xa0>
		}
	}
	else
	{
		if ((LPC_UART1_TypeDef *) UARTx == LPC_UART1)
		{
    1c94:	9902      	ldr	r1, [sp, #8]
    1c96:	1d0a      	adds	r2, r1, #4
    1c98:	9202      	str	r2, [sp, #8]
    1c9a:	680c      	ldr	r4, [r1, #0]
			((LPC_UART1_TypeDef *)UARTx)->/*DLIER.*/IER &= (~tmp) & UART1_IER_BITMASK;
    1c9c:	e017      	b.n	1cce <printf+0x122>
		if ((LPC_UART1_TypeDef *) UARTx == LPC_UART1)
		{
			((LPC_UART1_TypeDef *)UARTx)->/*DLIER.*/IER |= tmp;
		}
		else
		{
    1c9e:	9802      	ldr	r0, [sp, #8]
			UARTx->/*DLIER.*/IER |= tmp;
    1ca0:	aa03      	add	r2, sp, #12
		if ((LPC_UART1_TypeDef *) UARTx == LPC_UART1)
		{
			((LPC_UART1_TypeDef *)UARTx)->/*DLIER.*/IER |= tmp;
		}
		else
		{
    1ca2:	7804      	ldrb	r4, [r0, #0]
    1ca4:	1d01      	adds	r1, r0, #4
			UARTx->/*DLIER.*/IER |= tmp;
    1ca6:	b263      	sxtb	r3, r4
		if ((LPC_UART1_TypeDef *) UARTx == LPC_UART1)
		{
			((LPC_UART1_TypeDef *)UARTx)->/*DLIER.*/IER |= tmp;
		}
		else
		{
    1ca8:	9102      	str	r1, [sp, #8]
			UARTx->/*DLIER.*/IER |= tmp;
    1caa:	f3c3 110b 	ubfx	r1, r3, #4, #12
    1cae:	1851      	adds	r1, r2, r1
    1cb0:	2302      	movs	r3, #2
    1cb2:	4628      	mov	r0, r5
    1cb4:	2201      	movs	r2, #1
		if ((LPC_UART1_TypeDef *) UARTx == LPC_UART1)
		{
			((LPC_UART1_TypeDef *)UARTx)->/*DLIER.*/IER |= tmp;
		}
		else
		{
    1cb6:	f88d 4002 	strb.w	r4, [sp, #2]
			UARTx->/*DLIER.*/IER |= tmp;
    1cba:	f7ff ff47 	bl	1b4c <UART_Send>
		}
    1cbe:	f89d 0002 	ldrb.w	r0, [sp, #2]
    1cc2:	ab03      	add	r3, sp, #12
    1cc4:	f000 040f 	and.w	r4, r0, #15
    1cc8:	1919      	adds	r1, r3, r4
    1cca:	4628      	mov	r0, r5
    1ccc:	e7c1      	b.n	1c52 <printf+0xa6>
    1cce:	4621      	mov	r1, r4
	}
	else
	{
		if ((LPC_UART1_TypeDef *) UARTx == LPC_UART1)
		{
			((LPC_UART1_TypeDef *)UARTx)->/*DLIER.*/IER &= (~tmp) & UART1_IER_BITMASK;
    1cd0:	f991 0000 	ldrsb.w	r0, [r1]
    1cd4:	3401      	adds	r4, #1
    1cd6:	2800      	cmp	r0, #0
    1cd8:	d0bf      	beq.n	1c5a <printf+0xae>
		}
		else
    1cda:	4628      	mov	r0, r5
    1cdc:	2201      	movs	r2, #1
    1cde:	2302      	movs	r3, #2
    1ce0:	f7ff ff34 	bl	1b4c <UART_Send>
    1ce4:	e7f3      	b.n	1cce <printf+0x122>
 * 			used to check all flags.
 *********************************************************************/
uint8_t UART_GetLineStatus(LPC_UART_TypeDef* UARTx)
{
	CHECK_PARAM(PARAM_UARTx(UARTx));

    1ce6:	9b02      	ldr	r3, [sp, #8]
    1ce8:	2606      	movs	r6, #6
    1cea:	1d19      	adds	r1, r3, #4
    1cec:	f8d3 8000 	ldr.w	r8, [r3]
    1cf0:	9102      	str	r1, [sp, #8]
 * 			read Line status register in one time only, then the return value
 * 			used to check all flags.
 *********************************************************************/
uint8_t UART_GetLineStatus(LPC_UART_TypeDef* UARTx)
{
	CHECK_PARAM(PARAM_UARTx(UARTx));
    1cf2:	f44f 1480 	mov.w	r4, #1048576	; 0x100000

	if (((LPC_UART1_TypeDef *)UARTx) == LPC_UART1)
	{
		return ((((LPC_UART1_TypeDef *)LPC_UART1)->LSR) & UART_LSR_BITMASK);
    1cf6:	fbb8 f9f4 	udiv	r9, r8, r4
    1cfa:	aa03      	add	r2, sp, #12
    1cfc:	eb02 0109 	add.w	r1, r2, r9
    1d00:	2302      	movs	r3, #2
    1d02:	2201      	movs	r2, #1
    1d04:	4628      	mov	r0, r5
    1d06:	f7ff ff21 	bl	1b4c <UART_Send>
	}
    1d0a:	fb04 8819 	mls	r8, r4, r9, r8
	else
    1d0e:	0924      	lsrs	r4, r4, #4
	{
    1d10:	3e01      	subs	r6, #1
    1d12:	d1f0      	bne.n	1cf6 <printf+0x14a>
    1d14:	e7a1      	b.n	1c5a <printf+0xae>
	}
}

/********************************************************************//**
 * @brief 		Get Interrupt Identification value
 * @param[in]	UARTx	UART peripheral selected, should be:
    1d16:	78e0      	ldrb	r0, [r4, #3]
		return ((UARTx->LSR) & UART_LSR_BITMASK);
	}
}

/********************************************************************//**
 * @brief 		Get Interrupt Identification value
    1d18:	78a7      	ldrb	r7, [r4, #2]
 * @param[in]	UARTx	UART peripheral selected, should be:
    1d1a:	3831      	subs	r0, #49	; 0x31
    1d1c:	b2c6      	uxtb	r6, r0
 *  			- LPC_UART0: UART0 peripheral
 * 				- LPC_UART1: UART1 peripheral
    1d1e:	9802      	ldr	r0, [sp, #8]
}

/********************************************************************//**
 * @brief 		Get Interrupt Identification value
 * @param[in]	UARTx	UART peripheral selected, should be:
 *  			- LPC_UART0: UART0 peripheral
    1d20:	b273      	sxtb	r3, r6
	}
}

/********************************************************************//**
 * @brief 		Get Interrupt Identification value
 * @param[in]	UARTx	UART peripheral selected, should be:
    1d22:	f88d 6002 	strb.w	r6, [sp, #2]
 *  			- LPC_UART0: UART0 peripheral
 * 				- LPC_UART1: UART1 peripheral
    1d26:	1d06      	adds	r6, r0, #4
    1d28:	9602      	str	r6, [sp, #8]
    1d2a:	6806      	ldr	r6, [r0, #0]
}

/********************************************************************//**
 * @brief 		Get Interrupt Identification value
 * @param[in]	UARTx	UART peripheral selected, should be:
 *  			- LPC_UART0: UART0 peripheral
    1d2c:	a91c      	add	r1, sp, #112	; 0x70
		return ((UARTx->LSR) & UART_LSR_BITMASK);
	}
}

/********************************************************************//**
 * @brief 		Get Interrupt Identification value
    1d2e:	f88d 7003 	strb.w	r7, [sp, #3]
 * @param[in]	UARTx	UART peripheral selected, should be:
 *  			- LPC_UART0: UART0 peripheral
    1d32:	eb01 0283 	add.w	r2, r1, r3, lsl #2
	}
}

/********************************************************************//**
 * @brief 		Get Interrupt Identification value
 * @param[in]	UARTx	UART peripheral selected, should be:
    1d36:	1d27      	adds	r7, r4, #4
 *  			- LPC_UART0: UART0 peripheral
 * 				- LPC_UART1: UART1 peripheral
 * 				- LPC_UART2: UART2 peripheral
 * 				- LPC_UART3: UART3 peripheral
    1d38:	2e00      	cmp	r6, #0
}

/********************************************************************//**
 * @brief 		Get Interrupt Identification value
 * @param[in]	UARTx	UART peripheral selected, should be:
 *  			- LPC_UART0: UART0 peripheral
    1d3a:	f852 4c50 	ldr.w	r4, [r2, #-80]
 * 				- LPC_UART1: UART1 peripheral
 * 				- LPC_UART2: UART2 peripheral
 * 				- LPC_UART3: UART3 peripheral
    1d3e:	da09      	bge.n	1d54 <printf+0x1a8>
 * @return		Current value of UART UIIR register in UART peripheral.
 *********************************************************************/
uint32_t UART_GetIntId(LPC_UART_TypeDef* UARTx)
    1d40:	232d      	movs	r3, #45	; 0x2d
    1d42:	a91c      	add	r1, sp, #112	; 0x70
    1d44:	f841 3d6c 	str.w	r3, [r1, #-108]!
{
    1d48:	4628      	mov	r0, r5
    1d4a:	2201      	movs	r2, #1
    1d4c:	2302      	movs	r3, #2
 *  			- LPC_UART0: UART0 peripheral
 * 				- LPC_UART1: UART1 peripheral
 * 				- LPC_UART2: UART2 peripheral
 * 				- LPC_UART3: UART3 peripheral
 * @return		Current value of UART UIIR register in UART peripheral.
 *********************************************************************/
    1d4e:	4276      	negs	r6, r6
uint32_t UART_GetIntId(LPC_UART_TypeDef* UARTx)
{
    1d50:	f7ff fefc 	bl	1b4c <UART_Send>
	{
		return ((UARTx->LSR) & UART_LSR_BITMASK);
	}
}

/********************************************************************//**
    1d54:	f04f 080a 	mov.w	r8, #10
    1d58:	e020      	b.n	1d9c <printf+0x1f0>
}

/*********************************************************************//**
 * @brief		Check whether if UART is busy or not
 * @param[in]	UARTx	UART peripheral selected, should be:
 *  			- LPC_UART0: UART0 peripheral
    1d5a:	78e6      	ldrb	r6, [r4, #3]
	return (UARTx->IIR & 0x03CF);
}

/*********************************************************************//**
 * @brief		Check whether if UART is busy or not
 * @param[in]	UARTx	UART peripheral selected, should be:
    1d5c:	78a7      	ldrb	r7, [r4, #2]
 *  			- LPC_UART0: UART0 peripheral
    1d5e:	3e31      	subs	r6, #49	; 0x31
    1d60:	b2f3      	uxtb	r3, r6
 * 				- LPC_UART1: UART1 peripheral
 * 				- LPC_UART2: UART2 peripheral
    1d62:	9802      	ldr	r0, [sp, #8]

/*********************************************************************//**
 * @brief		Check whether if UART is busy or not
 * @param[in]	UARTx	UART peripheral selected, should be:
 *  			- LPC_UART0: UART0 peripheral
 * 				- LPC_UART1: UART1 peripheral
    1d64:	b259      	sxtb	r1, r3
    1d66:	aa1c      	add	r2, sp, #112	; 0x70
 * 				- LPC_UART2: UART2 peripheral
    1d68:	1d06      	adds	r6, r0, #4
	return (UARTx->IIR & 0x03CF);
}

/*********************************************************************//**
 * @brief		Check whether if UART is busy or not
 * @param[in]	UARTx	UART peripheral selected, should be:
    1d6a:	f88d 7003 	strb.w	r7, [sp, #3]
 *  			- LPC_UART0: UART0 peripheral
    1d6e:	1d27      	adds	r7, r4, #4
 * 				- LPC_UART1: UART1 peripheral
    1d70:	eb02 0481 	add.w	r4, r2, r1, lsl #2
 * 				- LPC_UART2: UART2 peripheral
    1d74:	9602      	str	r6, [sp, #8]
}

/*********************************************************************//**
 * @brief		Check whether if UART is busy or not
 * @param[in]	UARTx	UART peripheral selected, should be:
 *  			- LPC_UART0: UART0 peripheral
    1d76:	f88d 3002 	strb.w	r3, [sp, #2]
 * 				- LPC_UART1: UART1 peripheral
    1d7a:	f854 4c28 	ldr.w	r4, [r4, #-40]
 * 				- LPC_UART2: UART2 peripheral
    1d7e:	6806      	ldr	r6, [r0, #0]
	CHECK_PARAM(PARAM_UARTx(UARTx));
	return (UARTx->IIR & 0x03CF);
}

/*********************************************************************//**
 * @brief		Check whether if UART is busy or not
    1d80:	f04f 0810 	mov.w	r8, #16
    1d84:	e00a      	b.n	1d9c <printf+0x1f0>
 *  			- LPC_UART0: UART0 peripheral
 * 				- LPC_UART1: UART1 peripheral
 * 				- LPC_UART2: UART2 peripheral
 * 				- LPC_UART3: UART3 peripheral
 * @return		RESET if UART is not busy, otherwise return SET.
 **********************************************************************/
    1d86:	42b4      	cmp	r4, r6
    1d88:	d90a      	bls.n	1da0 <printf+0x1f4>
FlagStatus UART_CheckBusy(LPC_UART_TypeDef *UARTx)
{
	if (UARTx->LSR & UART_LSR_TEMT){
    1d8a:	4628      	mov	r0, r5
    1d8c:	f10d 0103 	add.w	r1, sp, #3
    1d90:	2201      	movs	r2, #1
    1d92:	2302      	movs	r3, #2
 * 				- LPC_UART2: UART2 peripheral
 * 				- LPC_UART3: UART3 peripheral
 * @return		RESET if UART is not busy, otherwise return SET.
 **********************************************************************/
FlagStatus UART_CheckBusy(LPC_UART_TypeDef *UARTx)
{
    1d94:	fbb4 f4f8 	udiv	r4, r4, r8
	if (UARTx->LSR & UART_LSR_TEMT){
    1d98:	f7ff fed8 	bl	1b4c <UART_Send>
 *  			- LPC_UART0: UART0 peripheral
 * 				- LPC_UART1: UART1 peripheral
 * 				- LPC_UART2: UART2 peripheral
 * 				- LPC_UART3: UART3 peripheral
 * @return		RESET if UART is not busy, otherwise return SET.
 **********************************************************************/
    1d9c:	2c01      	cmp	r4, #1
    1d9e:	d8f2      	bhi.n	1d86 <printf+0x1da>
	if (UARTx->LSR & UART_LSR_TEMT){
		return RESET;
	} else {
		return SET;
	}
}
    1da0:	fbb6 f9f4 	udiv	r9, r6, r4
    1da4:	a903      	add	r1, sp, #12
    1da6:	4628      	mov	r0, r5
    1da8:	4449      	add	r1, r9
    1daa:	2201      	movs	r2, #1
    1dac:	2302      	movs	r3, #2
    1dae:	f7ff fecd 	bl	1b4c <UART_Send>

    1db2:	fb04 6619 	mls	r6, r4, r9, r6

    1db6:	fbb4 f4f8 	udiv	r4, r4, r8
/*********************************************************************//**
    1dba:	2c00      	cmp	r4, #0
    1dbc:	d1f0      	bne.n	1da0 <printf+0x1f4>
    1dbe:	e74c      	b.n	1c5a <printf+0xae>
 * @brief		Configure FIFO function on selected UART peripheral
 * @param[in]	UARTx	UART peripheral selected, should be:
 *  			- LPC_UART0: UART0 peripheral
 * 				- LPC_UART1: UART1 peripheral
    1dc0:	b01c      	add	sp, #112	; 0x70
    1dc2:	e8bd 43f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, lr}
    1dc6:	b003      	add	sp, #12
    1dc8:	4770      	bx	lr
    1dca:	bf00      	nop
    1dcc:	000040e5 	.word	0x000040e5
    1dd0:	000186a0 	.word	0x000186a0
    1dd4:	00989680 	.word	0x00989680
    1dd8:	000f4240 	.word	0x000f4240

00001ddc <UART_RS485SendSlvAddr>:
    1ddc:	b537      	push	{r0, r1, r2, r4, r5, lr}
    1dde:	7b05      	ldrb	r5, [r0, #12]
    1de0:	ab02      	add	r3, sp, #8
    1de2:	f803 1d01 	strb.w	r1, [r3, #-1]!
    1de6:	f005 02ef 	and.w	r2, r5, #239	; 0xef
    1dea:	7302      	strb	r2, [r0, #12]
    1dec:	4619      	mov	r1, r3
    1dee:	2201      	movs	r2, #1
    1df0:	2302      	movs	r3, #2
    1df2:	4604      	mov	r4, r0
    1df4:	f7ff feaa 	bl	1b4c <UART_Send>
    1df8:	7d20      	ldrb	r0, [r4, #20]
    1dfa:	f000 0140 	and.w	r1, r0, #64	; 0x40
    1dfe:	b2cb      	uxtb	r3, r1
    1e00:	2b00      	cmp	r3, #0
    1e02:	d0f9      	beq.n	1df8 <UART_RS485SendSlvAddr+0x1c>
    1e04:	7325      	strb	r5, [r4, #12]
    1e06:	bd3e      	pop	{r1, r2, r3, r4, r5, pc}

00001e08 <UART_RS485Send>:
    1e08:	b538      	push	{r3, r4, r5, lr}
    1e0a:	4604      	mov	r4, r0
    1e0c:	b173      	cbz	r3, 1e2c <UART_RS485Send+0x24>
    1e0e:	7b05      	ldrb	r5, [r0, #12]
    1e10:	f005 03ef 	and.w	r3, r5, #239	; 0xef
    1e14:	7303      	strb	r3, [r0, #12]
    1e16:	2302      	movs	r3, #2
    1e18:	f7ff fe98 	bl	1b4c <UART_Send>
    1e1c:	7d21      	ldrb	r1, [r4, #20]
    1e1e:	f001 0240 	and.w	r2, r1, #64	; 0x40
    1e22:	b2d3      	uxtb	r3, r2
    1e24:	2b00      	cmp	r3, #0
    1e26:	d0f9      	beq.n	1e1c <UART_RS485Send+0x14>
    1e28:	7325      	strb	r5, [r4, #12]
    1e2a:	bd38      	pop	{r3, r4, r5, pc}
    1e2c:	2302      	movs	r3, #2
    1e2e:	f7ff fe8d 	bl	1b4c <UART_Send>
    1e32:	7d23      	ldrb	r3, [r4, #20]
    1e34:	f003 0140 	and.w	r1, r3, #64	; 0x40
    1e38:	b2ca      	uxtb	r2, r1
    1e3a:	2a00      	cmp	r2, #0
    1e3c:	d0f9      	beq.n	1e32 <UART_RS485Send+0x2a>
    1e3e:	bd38      	pop	{r3, r4, r5, pc}

00001e40 <UART_RS485SendData>:
    1e40:	2300      	movs	r3, #0
    1e42:	f7ff bfe1 	b.w	1e08 <UART_RS485Send>

00001e46 <UART_Receive>:
    1e46:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    1e48:	460e      	mov	r6, r1
    1e4a:	2100      	movs	r1, #0
    1e4c:	4617      	mov	r7, r2
    1e4e:	460a      	mov	r2, r1
    1e50:	4605      	mov	r5, r0
    1e52:	f7ff fc16 	bl	1682 <UART_IntConfig>
    1e56:	2400      	movs	r4, #0
    1e58:	42bc      	cmp	r4, r7
    1e5a:	d012      	beq.n	1e82 <UART_Receive+0x3c>
    1e5c:	4b0c      	ldr	r3, [pc, #48]	; (1e90 <UART_Receive+0x4a>)
    1e5e:	689a      	ldr	r2, [r3, #8]
    1e60:	68d9      	ldr	r1, [r3, #12]
    1e62:	ea81 0002 	eor.w	r0, r1, r2
    1e66:	f010 0fff 	tst.w	r0, #255	; 0xff
    1e6a:	d00a      	beq.n	1e82 <UART_Receive+0x3c>
    1e6c:	68da      	ldr	r2, [r3, #12]
    1e6e:	1899      	adds	r1, r3, r2
    1e70:	f891 0110 	ldrb.w	r0, [r1, #272]	; 0x110
    1e74:	5530      	strb	r0, [r6, r4]
    1e76:	68da      	ldr	r2, [r3, #12]
    1e78:	3401      	adds	r4, #1
    1e7a:	1c51      	adds	r1, r2, #1
    1e7c:	b2c8      	uxtb	r0, r1
    1e7e:	60d8      	str	r0, [r3, #12]
    1e80:	e7ea      	b.n	1e58 <UART_Receive+0x12>
    1e82:	4628      	mov	r0, r5
    1e84:	2100      	movs	r1, #0
    1e86:	2201      	movs	r2, #1
    1e88:	f7ff fbfb 	bl	1682 <UART_IntConfig>
    1e8c:	4620      	mov	r0, r4
    1e8e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    1e90:	1000007c 	.word	0x1000007c

00001e94 <getche>:
	unsigned int width_hex[4] = { 0x1, 0x10, 0x100, 0x1000,};

	schar format_flag, fill_char;
	ulong32 u_val, div_val;
	uint16 base;

    1e94:	b573      	push	{r0, r1, r4, r5, r6, lr}
    1e96:	4605      	mov	r5, r0
	schar *ptr;
	va_list ap;
	va_start(ap, format);

	for(;;)
    1e98:	4b1a      	ldr	r3, [pc, #104]	; (1f04 <getche+0x70>)
    1e9a:	429d      	cmp	r5, r3
    1e9c:	d121      	bne.n	1ee2 <getche+0x4e>
	{
		while((format_flag = *format++) != '%')      /* until full format string read */
    1e9e:	4628      	mov	r0, r5
    1ea0:	a901      	add	r1, sp, #4
    1ea2:	2201      	movs	r2, #1
    1ea4:	2302      	movs	r3, #2
    1ea6:	f7ff ffce 	bl	1e46 <UART_Receive>
		{
			if(!format_flag)
    1eaa:	2400      	movs	r4, #0
	va_list ap;
	va_start(ap, format);

	for(;;)
	{
		while((format_flag = *format++) != '%')      /* until full format string read */
    1eac:	4606      	mov	r6, r0
		{
			if(!format_flag)
			{                        /* until '%' or '\0' */
    1eae:	42b4      	cmp	r4, r6
    1eb0:	d0f2      	beq.n	1e98 <getche+0x4>
				return (0);
			}
    1eb2:	a901      	add	r1, sp, #4
    1eb4:	5c63      	ldrb	r3, [r4, r1]
    1eb6:	2b0d      	cmp	r3, #13
    1eb8:	d021      	beq.n	1efe <getche+0x6a>
			UART_SendByte(UARTx,format_flag);
		}

		switch(format_flag = *format++)
    1eba:	2b7f      	cmp	r3, #127	; 0x7f
    1ebc:	d01f      	beq.n	1efe <getche+0x6a>
    1ebe:	2b08      	cmp	r3, #8
    1ec0:	d01d      	beq.n	1efe <getche+0x6a>
		{
			case 'c':
				format_flag = va_arg(ap, int);
				UART_SendByte(UARTx,format_flag);
    1ec2:	2b1b      	cmp	r3, #27
    1ec4:	d103      	bne.n	1ece <getche+0x3a>

				continue;
    1ec6:	4a10      	ldr	r2, [pc, #64]	; (1f08 <getche+0x74>)
    1ec8:	2001      	movs	r0, #1
    1eca:	8010      	strh	r0, [r2, #0]
    1ecc:	e017      	b.n	1efe <getche+0x6a>

			default:
				UART_SendByte(UARTx,format_flag);
    1ece:	2b1f      	cmp	r3, #31
    1ed0:	d815      	bhi.n	1efe <getche+0x6a>

        		continue;

			case 'b':
				format_flag = va_arg(ap,int);
				UART_SendByte(UARTx, hex[ format_flag >> 4 ]);
    1ed2:	1909      	adds	r1, r1, r4
    1ed4:	480b      	ldr	r0, [pc, #44]	; (1f04 <getche+0x70>)
    1ed6:	2201      	movs	r2, #1
    1ed8:	2302      	movs	r3, #2
    1eda:	f7ff fe37 	bl	1b4c <UART_Send>
				UART_SendByte(UARTx, hex[ format_flag & 0x0F ]);

    1ede:	3401      	adds	r4, #1
    1ee0:	e7e5      	b.n	1eae <getche+0x1a>
				continue;

			case 's':
    1ee2:	480a      	ldr	r0, [pc, #40]	; (1f0c <getche+0x78>)
    1ee4:	4285      	cmp	r5, r0
    1ee6:	d1d7      	bne.n	1e98 <getche+0x4>
				ptr = va_arg(ap, char *);
				while(format_flag == *ptr++)
    1ee8:	4628      	mov	r0, r5
    1eea:	a901      	add	r1, sp, #4
    1eec:	2201      	movs	r2, #1
    1eee:	2302      	movs	r3, #2
    1ef0:	f7ff ffa9 	bl	1e46 <UART_Receive>
				{
					UART_SendByte(UARTx,format_flag);
				}
    1ef4:	2800      	cmp	r0, #0
    1ef6:	d0cf      	beq.n	1e98 <getche+0x4>

				continue;
    1ef8:	f89d 0004 	ldrb.w	r0, [sp, #4]
    1efc:	e000      	b.n	1f00 <getche+0x6c>
			if(!format_flag)
			{                        /* until '%' or '\0' */
				return (0);
			}
			UART_SendByte(UARTx,format_flag);
		}
    1efe:	4618      	mov	r0, r3
				continue;

			case 'u':
				base = 16;
				div_val = 0x100000;
				u_val = va_arg(ap, ulong32);
    1f00:	bd7c      	pop	{r2, r3, r4, r5, r6, pc}
    1f02:	bf00      	nop
    1f04:	4000c000 	.word	0x4000c000
    1f08:	10000078 	.word	0x10000078
    1f0c:	40098000 	.word	0x40098000

00001f10 <get_line>:

			case 'd':
				base = 10;
				fill_char = *format++;
				format_flag = ( *format++ ) - '1';
				div_val = width_dec[format_flag];
    1f10:	e92d 47f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
				u_val = va_arg(ap,int);

				if(((int)u_val) < 0)
				{
    1f14:	2500      	movs	r5, #0

			case 'd':
				base = 10;
				fill_char = *format++;
				format_flag = ( *format++ ) - '1';
				div_val = width_dec[format_flag];
    1f16:	4606      	mov	r6, r0
    1f18:	4688      	mov	r8, r1
    1f1a:	4691      	mov	r9, r2
				u_val = va_arg(ap,int);

				if(((int)u_val) < 0)
    1f1c:	462c      	mov	r4, r5
				{
					u_val = - u_val;    /* applied to unsigned type, result still unsigned */
					UART_SendByte(UARTx,'-');
				}

				goto  CONVERSION_LOOP;
    1f1e:	4630      	mov	r0, r6
    1f20:	f7ff ffb8 	bl	1e94 <getche>
    1f24:	b2c2      	uxtb	r2, r0

			case 'x':
    1f26:	b253      	sxtb	r3, r2
    1f28:	2b1b      	cmp	r3, #27
				{
					u_val = - u_val;    /* applied to unsigned type, result still unsigned */
					UART_SendByte(UARTx,'-');
				}

				goto  CONVERSION_LOOP;
    1f2a:	f88d 2006 	strb.w	r2, [sp, #6]

			case 'x':
    1f2e:	d101      	bne.n	1f34 <get_line+0x24>
				base = 16;
				fill_char = *format++;
    1f30:	4615      	mov	r5, r2
    1f32:	e043      	b.n	1fbc <get_line+0xac>
				format_flag = (*format++) - '1';
				div_val = width_hex[format_flag];
				u_val = va_arg(ap, int);
    1f34:	2b0d      	cmp	r3, #13
    1f36:	d103      	bne.n	1f40 <get_line+0x30>

				CONVERSION_LOOP:
    1f38:	2000      	movs	r0, #0
    1f3a:	f808 0004 	strb.w	r0, [r8, r4]
    1f3e:	e03d      	b.n	1fbc <get_line+0xac>
				while(div_val > 1 && div_val > u_val)
				{
					div_val /= base;
					UART_SendByte(UARTx,fill_char);
    1f40:	2b7f      	cmp	r3, #127	; 0x7f
    1f42:	d001      	beq.n	1f48 <get_line+0x38>
    1f44:	2b08      	cmp	r3, #8
    1f46:	d123      	bne.n	1f90 <get_line+0x80>
				}

    1f48:	2c00      	cmp	r4, #0
    1f4a:	d0e8      	beq.n	1f1e <get_line+0xe>
				do
				{
					UART_SendByte(UARTx,hex[u_val / div_val]);
					u_val %= div_val;
					div_val /= base;
    1f4c:	f04f 0a08 	mov.w	sl, #8
    1f50:	eb0d 070a 	add.w	r7, sp, sl
    1f54:	f807 ad01 	strb.w	sl, [r7, #-1]!
				}while(div_val);
    1f58:	4639      	mov	r1, r7
    1f5a:	2201      	movs	r2, #1
    1f5c:	2302      	movs	r3, #2
    1f5e:	4630      	mov	r0, r6
    1f60:	f7ff fdf4 	bl	1b4c <UART_Send>
		}/* end of switch statement */
    1f64:	2120      	movs	r1, #32
    1f66:	f88d 1007 	strb.w	r1, [sp, #7]
	}
    1f6a:	2201      	movs	r2, #1
    1f6c:	4639      	mov	r1, r7
    1f6e:	2302      	movs	r3, #2
    1f70:	4630      	mov	r0, r6
    1f72:	f7ff fdeb 	bl	1b4c <UART_Send>
	return(0);
}
    1f76:	2201      	movs	r2, #1
    1f78:	2302      	movs	r3, #2
    1f7a:	4630      	mov	r0, r6
    1f7c:	4639      	mov	r1, r7
					u_val %= div_val;
					div_val /= base;
				}while(div_val);
		}/* end of switch statement */
	}
	return(0);
    1f7e:	f88d a007 	strb.w	sl, [sp, #7]
}
    1f82:	f7ff fde3 	bl	1b4c <UART_Send>


    1f86:	1e62      	subs	r2, r4, #1
/*********************************************************************//**
    1f88:	1e6b      	subs	r3, r5, #1
		}/* end of switch statement */
	}
	return(0);
}


    1f8a:	b2d4      	uxtb	r4, r2
/*********************************************************************//**
    1f8c:	b2dd      	uxtb	r5, r3
 * @brief		Force BREAK character on UART line, output pin UARTx TXD is
				forced to logic 0.
    1f8e:	e7c6      	b.n	1f1e <get_line+0xe>
 * @param[in]	UARTx	UART peripheral selected, should be:
 *  			- LPC_UART0: UART0 peripheral
 * 				- LPC_UART1: UART1 peripheral
    1f90:	454c      	cmp	r4, r9
    1f92:	d209      	bcs.n	1fa8 <get_line+0x98>
 * 				- LPC_UART2: UART2 peripheral
 * 				- LPC_UART3: UART3 peripheral
    1f94:	f808 2004 	strb.w	r2, [r8, r4]
 * @return 		None
 **********************************************************************/
    1f98:	3501      	adds	r5, #1
 * @param[in]	UARTx	UART peripheral selected, should be:
 *  			- LPC_UART0: UART0 peripheral
 * 				- LPC_UART1: UART1 peripheral
 * 				- LPC_UART2: UART2 peripheral
 * 				- LPC_UART3: UART3 peripheral
 * @return 		None
    1f9a:	3401      	adds	r4, #1
    1f9c:	b2e4      	uxtb	r4, r4
 **********************************************************************/
    1f9e:	b2ed      	uxtb	r5, r5
void UART_ForceBreak(LPC_UART_TypeDef* UARTx)
    1fa0:	4630      	mov	r0, r6
    1fa2:	f10d 0106 	add.w	r1, sp, #6
    1fa6:	e004      	b.n	1fb2 <get_line+0xa2>
{
	CHECK_PARAM(PARAM_UARTx(UARTx));

	if (((LPC_UART1_TypeDef *)UARTx) == LPC_UART1)
	{
		((LPC_UART1_TypeDef *)UARTx)->LCR |= UART_LCR_BREAK_EN;
    1fa8:	2007      	movs	r0, #7
    1faa:	a902      	add	r1, sp, #8
    1fac:	f801 0d01 	strb.w	r0, [r1, #-1]!
	}
    1fb0:	4630      	mov	r0, r6
    1fb2:	2201      	movs	r2, #1
    1fb4:	2302      	movs	r3, #2
    1fb6:	f7ff fdc9 	bl	1b4c <UART_Send>
    1fba:	e7b0      	b.n	1f1e <get_line+0xe>
	else
	{
		UARTx->LCR |= UART_LCR_BREAK_EN;
	}
    1fbc:	4628      	mov	r0, r5
    1fbe:	e8bd 87fc 	ldmia.w	sp!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, pc}

00001fc2 <reset_cursor>:
    1fc2:	4901      	ldr	r1, [pc, #4]	; (1fc8 <reset_cursor+0x6>)
    1fc4:	f7ff bdf2 	b.w	1bac <printf>
    1fc8:	000040f6 	.word	0x000040f6

00001fcc <clear_screen>:
    1fcc:	4901      	ldr	r1, [pc, #4]	; (1fd4 <clear_screen+0x8>)
    1fce:	f7ff bded 	b.w	1bac <printf>
    1fd2:	bf00      	nop
    1fd4:	000040fa 	.word	0x000040fa

00001fd8 <clr_scr_rst_cur>:
    1fd8:	b510      	push	{r4, lr}
    1fda:	4604      	mov	r4, r0
    1fdc:	f7ff fff6 	bl	1fcc <clear_screen>
    1fe0:	4620      	mov	r0, r4
    1fe2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    1fe6:	f7ff bfec 	b.w	1fc2 <reset_cursor>

00001fea <Erase_Char>:
    1fea:	b538      	push	{r3, r4, r5, lr}
    1fec:	4c08      	ldr	r4, [pc, #32]	; (2010 <Erase_Char+0x26>)
    1fee:	4605      	mov	r5, r0
    1ff0:	4621      	mov	r1, r4
    1ff2:	2208      	movs	r2, #8
    1ff4:	f7ff fdda 	bl	1bac <printf>
    1ff8:	4621      	mov	r1, r4
    1ffa:	2220      	movs	r2, #32
    1ffc:	4628      	mov	r0, r5
    1ffe:	f7ff fdd5 	bl	1bac <printf>
    2002:	4628      	mov	r0, r5
    2004:	4621      	mov	r1, r4
    2006:	2208      	movs	r2, #8
    2008:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    200c:	f7ff bdce 	b.w	1bac <printf>
    2010:	000040ff 	.word	0x000040ff

00002014 <Erase_Char_With_UnderScore>:
    2014:	b538      	push	{r3, r4, r5, lr}
    2016:	4d08      	ldr	r5, [pc, #32]	; (2038 <Erase_Char_With_UnderScore+0x24>)
    2018:	4604      	mov	r4, r0
    201a:	2208      	movs	r2, #8
    201c:	4629      	mov	r1, r5
    201e:	f7ff fdc5 	bl	1bac <printf>
    2022:	4620      	mov	r0, r4
    2024:	4905      	ldr	r1, [pc, #20]	; (203c <Erase_Char_With_UnderScore+0x28>)
    2026:	f7ff fdc1 	bl	1bac <printf>
    202a:	4620      	mov	r0, r4
    202c:	4629      	mov	r1, r5
    202e:	2208      	movs	r2, #8
    2030:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    2034:	f7ff bdba 	b.w	1bac <printf>
    2038:	000040ff 	.word	0x000040ff
    203c:	00004102 	.word	0x00004102

00002040 <Erase_BackLash>:
    2040:	b538      	push	{r3, r4, r5, lr}
    2042:	4d0f      	ldr	r5, [pc, #60]	; (2080 <Erase_BackLash+0x40>)
    2044:	4604      	mov	r4, r0
    2046:	2208      	movs	r2, #8
    2048:	4629      	mov	r1, r5
    204a:	f7ff fdaf 	bl	1bac <printf>
    204e:	4620      	mov	r0, r4
    2050:	490c      	ldr	r1, [pc, #48]	; (2084 <Erase_BackLash+0x44>)
    2052:	f7ff fdab 	bl	1bac <printf>
    2056:	4629      	mov	r1, r5
    2058:	2208      	movs	r2, #8
    205a:	4620      	mov	r0, r4
    205c:	f7ff fda6 	bl	1bac <printf>
    2060:	2208      	movs	r2, #8
    2062:	4629      	mov	r1, r5
    2064:	4620      	mov	r0, r4
    2066:	f7ff fda1 	bl	1bac <printf>
    206a:	4620      	mov	r0, r4
    206c:	4906      	ldr	r1, [pc, #24]	; (2088 <Erase_BackLash+0x48>)
    206e:	f7ff fd9d 	bl	1bac <printf>
    2072:	4620      	mov	r0, r4
    2074:	4629      	mov	r1, r5
    2076:	2208      	movs	r2, #8
    2078:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    207c:	f7ff bd96 	b.w	1bac <printf>
    2080:	000040ff 	.word	0x000040ff
    2084:	00004104 	.word	0x00004104
    2088:	00004102 	.word	0x00004102

0000208c <Erase_SemiColon>:
    208c:	b538      	push	{r3, r4, r5, lr}
    208e:	4d0f      	ldr	r5, [pc, #60]	; (20cc <Erase_SemiColon+0x40>)
    2090:	4604      	mov	r4, r0
    2092:	2208      	movs	r2, #8
    2094:	4629      	mov	r1, r5
    2096:	f7ff fd89 	bl	1bac <printf>
    209a:	4620      	mov	r0, r4
    209c:	490c      	ldr	r1, [pc, #48]	; (20d0 <Erase_SemiColon+0x44>)
    209e:	f7ff fd85 	bl	1bac <printf>
    20a2:	4629      	mov	r1, r5
    20a4:	2208      	movs	r2, #8
    20a6:	4620      	mov	r0, r4
    20a8:	f7ff fd80 	bl	1bac <printf>
    20ac:	2208      	movs	r2, #8
    20ae:	4629      	mov	r1, r5
    20b0:	4620      	mov	r0, r4
    20b2:	f7ff fd7b 	bl	1bac <printf>
    20b6:	4620      	mov	r0, r4
    20b8:	4906      	ldr	r1, [pc, #24]	; (20d4 <Erase_SemiColon+0x48>)
    20ba:	f7ff fd77 	bl	1bac <printf>
    20be:	4620      	mov	r0, r4
    20c0:	4629      	mov	r1, r5
    20c2:	2208      	movs	r2, #8
    20c4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    20c8:	f7ff bd70 	b.w	1bac <printf>
    20cc:	000040ff 	.word	0x000040ff
    20d0:	00004106 	.word	0x00004106
    20d4:	00004102 	.word	0x00004102

000020d8 <Erase_And_RingTheBell>:
    20d8:	b570      	push	{r4, r5, r6, lr}
    20da:	4d0f      	ldr	r5, [pc, #60]	; (2118 <Erase_And_RingTheBell+0x40>)
    20dc:	4e0f      	ldr	r6, [pc, #60]	; (211c <Erase_And_RingTheBell+0x44>)
    20de:	4604      	mov	r4, r0
    20e0:	2208      	movs	r2, #8
    20e2:	4629      	mov	r1, r5
    20e4:	f7ff fd62 	bl	1bac <printf>
    20e8:	4631      	mov	r1, r6
    20ea:	4620      	mov	r0, r4
    20ec:	f7ff fd5e 	bl	1bac <printf>
    20f0:	2208      	movs	r2, #8
    20f2:	4629      	mov	r1, r5
    20f4:	4620      	mov	r0, r4
    20f6:	f7ff fd59 	bl	1bac <printf>
    20fa:	4631      	mov	r1, r6
    20fc:	4620      	mov	r0, r4
    20fe:	f7ff fd55 	bl	1bac <printf>
    2102:	4629      	mov	r1, r5
    2104:	4620      	mov	r0, r4
    2106:	2208      	movs	r2, #8
    2108:	f7ff fd50 	bl	1bac <printf>
    210c:	4904      	ldr	r1, [pc, #16]	; (2120 <Erase_And_RingTheBell+0x48>)
    210e:	4620      	mov	r0, r4
    2110:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    2114:	f7ff bd4a 	b.w	1bac <printf>
    2118:	000040ff 	.word	0x000040ff
    211c:	00004102 	.word	0x00004102
    2120:	00004108 	.word	0x00004108

00002124 <WDT_SetTimeOut>:
    2124:	b538      	push	{r3, r4, r5, lr}
    2126:	4604      	mov	r4, r0
    2128:	b110      	cbz	r0, 2130 <WDT_SetTimeOut+0xc>
    212a:	2801      	cmp	r0, #1
    212c:	d12e      	bne.n	218c <WDT_SetTimeOut+0x68>
    212e:	e008      	b.n	2142 <WDT_SetTimeOut+0x1e>
    2130:	f021 0003 	bic.w	r0, r1, #3
    2134:	28fe      	cmp	r0, #254	; 0xfe
    2136:	d92b      	bls.n	2190 <WDT_SetTimeOut+0x6c>
    2138:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    213c:	6058      	str	r0, [r3, #4]
    213e:	2001      	movs	r0, #1
    2140:	bd38      	pop	{r3, r4, r5, pc}
    2142:	4b14      	ldr	r3, [pc, #80]	; (2194 <WDT_SetTimeOut+0x70>)
    2144:	4814      	ldr	r0, [pc, #80]	; (2198 <WDT_SetTimeOut+0x74>)
    2146:	681a      	ldr	r2, [r3, #0]
    2148:	0889      	lsrs	r1, r1, #2
    214a:	0895      	lsrs	r5, r2, #2
    214c:	fbb5 f5f0 	udiv	r5, r5, r0
    2150:	434d      	muls	r5, r1
    2152:	2dfe      	cmp	r5, #254	; 0xfe
    2154:	d902      	bls.n	215c <WDT_SetTimeOut+0x38>
    2156:	2000      	movs	r0, #0
    2158:	4601      	mov	r1, r0
    215a:	e010      	b.n	217e <WDT_SetTimeOut+0x5a>
    215c:	0853      	lsrs	r3, r2, #1
    215e:	fbb3 f5f0 	udiv	r5, r3, r0
    2162:	434d      	muls	r5, r1
    2164:	2dfe      	cmp	r5, #254	; 0xfe
    2166:	d902      	bls.n	216e <WDT_SetTimeOut+0x4a>
    2168:	2000      	movs	r0, #0
    216a:	2102      	movs	r1, #2
    216c:	e007      	b.n	217e <WDT_SetTimeOut+0x5a>
    216e:	fbb2 f2f0 	udiv	r2, r2, r0
    2172:	fb02 f501 	mul.w	r5, r2, r1
    2176:	2000      	movs	r0, #0
    2178:	2dfe      	cmp	r5, #254	; 0xfe
    217a:	d906      	bls.n	218a <WDT_SetTimeOut+0x66>
    217c:	4621      	mov	r1, r4
    217e:	f7fd ffa5 	bl	cc <CLKPWR_SetPCLKDiv>
    2182:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
    2186:	604d      	str	r5, [r1, #4]
    2188:	e002      	b.n	2190 <WDT_SetTimeOut+0x6c>
    218a:	bd38      	pop	{r3, r4, r5, pc}
    218c:	2000      	movs	r0, #0
    218e:	bd38      	pop	{r3, r4, r5, pc}
    2190:	4620      	mov	r0, r4
    2192:	bd38      	pop	{r3, r4, r5, pc}
    2194:	2007c008 	.word	0x2007c008
    2198:	000f4240 	.word	0x000f4240

0000219c <WDT_Init>:
    219c:	b538      	push	{r3, r4, r5, lr}
    219e:	4605      	mov	r5, r0
    21a0:	2000      	movs	r0, #0
    21a2:	460c      	mov	r4, r1
    21a4:	4601      	mov	r1, r0
    21a6:	f7fd ff91 	bl	cc <CLKPWR_SetPCLKDiv>
    21aa:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    21ae:	691a      	ldr	r2, [r3, #16]
    21b0:	2c01      	cmp	r4, #1
    21b2:	f022 0003 	bic.w	r0, r2, #3
    21b6:	6118      	str	r0, [r3, #16]
    21b8:	6919      	ldr	r1, [r3, #16]
    21ba:	ea45 0501 	orr.w	r5, r5, r1
    21be:	611d      	str	r5, [r3, #16]
    21c0:	d103      	bne.n	21ca <WDT_Init+0x2e>
    21c2:	781a      	ldrb	r2, [r3, #0]
    21c4:	f042 0002 	orr.w	r0, r2, #2
    21c8:	7018      	strb	r0, [r3, #0]
    21ca:	bd38      	pop	{r3, r4, r5, pc}

000021cc <WDT_ReadTimeOutFlag>:
    21cc:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    21d0:	7818      	ldrb	r0, [r3, #0]
    21d2:	f3c0 0080 	ubfx	r0, r0, #2, #1
    21d6:	4770      	bx	lr

000021d8 <WDT_ClrTimeOutFlag>:
    21d8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    21dc:	781a      	ldrb	r2, [r3, #0]
    21de:	f002 00fb 	and.w	r0, r2, #251	; 0xfb
    21e2:	7018      	strb	r0, [r3, #0]
    21e4:	4770      	bx	lr

000021e6 <WDT_Feed>:
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) static __INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i");
    21e6:	b672      	cpsid	i
    21e8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    21ec:	22aa      	movs	r2, #170	; 0xaa
    21ee:	2055      	movs	r0, #85	; 0x55
    21f0:	721a      	strb	r2, [r3, #8]
    21f2:	7218      	strb	r0, [r3, #8]
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) static __INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i");
    21f4:	b662      	cpsie	i
    21f6:	4770      	bx	lr

000021f8 <WDT_UpdateTimeOut>:
    21f8:	b508      	push	{r3, lr}
    21fa:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    21fe:	4601      	mov	r1, r0
    2200:	6918      	ldr	r0, [r3, #16]
    2202:	f000 0003 	and.w	r0, r0, #3
    2206:	f7ff ff8d 	bl	2124 <WDT_SetTimeOut>
    220a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    220e:	f7ff bfea 	b.w	21e6 <WDT_Feed>

00002212 <WDT_Start>:
    2212:	b510      	push	{r4, lr}
    2214:	f04f 4480 	mov.w	r4, #1073741824	; 0x40000000
    2218:	4601      	mov	r1, r0
    221a:	6920      	ldr	r0, [r4, #16]
    221c:	f000 0003 	and.w	r0, r0, #3
    2220:	f7ff ff80 	bl	2124 <WDT_SetTimeOut>
    2224:	7823      	ldrb	r3, [r4, #0]
    2226:	f043 0101 	orr.w	r1, r3, #1
    222a:	7021      	strb	r1, [r4, #0]
    222c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    2230:	f7ff bfd9 	b.w	21e6 <WDT_Feed>

00002234 <WDT_GetCurrentCount>:
    2234:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    2238:	68d8      	ldr	r0, [r3, #12]
    223a:	4770      	bx	lr

0000223c <I2C_TSC2004_Write_Byte>:
    223c:	b500      	push	{lr}
    223e:	b08f      	sub	sp, #60	; 0x3c
    2240:	f88d 0007 	strb.w	r0, [sp, #7]
    2244:	2348      	movs	r3, #72	; 0x48
    2246:	f10d 0007 	add.w	r0, sp, #7
    224a:	2101      	movs	r1, #1
    224c:	2200      	movs	r2, #0
    224e:	9303      	str	r3, [sp, #12]
    2250:	9004      	str	r0, [sp, #16]
    2252:	9105      	str	r1, [sp, #20]
    2254:	2303      	movs	r3, #3
    2256:	a903      	add	r1, sp, #12
    2258:	4805      	ldr	r0, [pc, #20]	; (2270 <I2C_TSC2004_Write_Byte+0x34>)
    225a:	9207      	str	r2, [sp, #28]
    225c:	9208      	str	r2, [sp, #32]
    225e:	930a      	str	r3, [sp, #40]	; 0x28
    2260:	f7fe fb4a 	bl	8f8 <I2C_MasterTransferData>
    2264:	2801      	cmp	r0, #1
    2266:	bf14      	ite	ne
    2268:	20ff      	movne	r0, #255	; 0xff
    226a:	2000      	moveq	r0, #0
    226c:	b00f      	add	sp, #60	; 0x3c
    226e:	bd00      	pop	{pc}
    2270:	4001c000 	.word	0x4001c000

00002274 <I2C_TSC2004_Write_Word>:
    2274:	b500      	push	{lr}
    2276:	4b0c      	ldr	r3, [pc, #48]	; (22a8 <I2C_TSC2004_Write_Word+0x34>)
    2278:	b08d      	sub	sp, #52	; 0x34
    227a:	0a0a      	lsrs	r2, r1, #8
    227c:	7018      	strb	r0, [r3, #0]
    227e:	7099      	strb	r1, [r3, #2]
    2280:	2048      	movs	r0, #72	; 0x48
    2282:	2103      	movs	r1, #3
    2284:	705a      	strb	r2, [r3, #1]
    2286:	9001      	str	r0, [sp, #4]
    2288:	2200      	movs	r2, #0
    228a:	9103      	str	r1, [sp, #12]
    228c:	9108      	str	r1, [sp, #32]
    228e:	4807      	ldr	r0, [pc, #28]	; (22ac <I2C_TSC2004_Write_Word+0x38>)
    2290:	a901      	add	r1, sp, #4
    2292:	9302      	str	r3, [sp, #8]
    2294:	9205      	str	r2, [sp, #20]
    2296:	9206      	str	r2, [sp, #24]
    2298:	f7fe fb2e 	bl	8f8 <I2C_MasterTransferData>
    229c:	2801      	cmp	r0, #1
    229e:	bf14      	ite	ne
    22a0:	20ff      	movne	r0, #255	; 0xff
    22a2:	2000      	moveq	r0, #0
    22a4:	b00d      	add	sp, #52	; 0x34
    22a6:	bd00      	pop	{pc}
    22a8:	1000028c 	.word	0x1000028c
    22ac:	4001c000 	.word	0x4001c000

000022b0 <TSC2004_Init>:
    22b0:	b508      	push	{r3, lr}
    22b2:	2086      	movs	r0, #134	; 0x86
    22b4:	f7ff ffc2 	bl	223c <I2C_TSC2004_Write_Byte>
    22b8:	2070      	movs	r0, #112	; 0x70
    22ba:	f44f 6100 	mov.w	r1, #2048	; 0x800
    22be:	f7ff ffd9 	bl	2274 <I2C_TSC2004_Write_Word>
    22c2:	2060      	movs	r0, #96	; 0x60
    22c4:	f44f 4108 	mov.w	r1, #34816	; 0x8800
    22c8:	f7ff ffd4 	bl	2274 <I2C_TSC2004_Write_Word>
    22cc:	2084      	movs	r0, #132	; 0x84
    22ce:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    22d2:	f7ff bfb3 	b.w	223c <I2C_TSC2004_Write_Byte>

000022d6 <I2C_TSC2004_Read_Word>:
    22d6:	b530      	push	{r4, r5, lr}
    22d8:	b08f      	sub	sp, #60	; 0x3c
    22da:	f88d 0007 	strb.w	r0, [sp, #7]
    22de:	2101      	movs	r1, #1
    22e0:	f10d 0007 	add.w	r0, sp, #7
    22e4:	4c0d      	ldr	r4, [pc, #52]	; (231c <I2C_TSC2004_Read_Word+0x46>)
    22e6:	2202      	movs	r2, #2
    22e8:	2348      	movs	r3, #72	; 0x48
    22ea:	9004      	str	r0, [sp, #16]
    22ec:	9105      	str	r1, [sp, #20]
    22ee:	9208      	str	r2, [sp, #32]
    22f0:	2503      	movs	r5, #3
    22f2:	2200      	movs	r2, #0
    22f4:	a903      	add	r1, sp, #12
    22f6:	480a      	ldr	r0, [pc, #40]	; (2320 <I2C_TSC2004_Read_Word+0x4a>)
    22f8:	9407      	str	r4, [sp, #28]
    22fa:	950a      	str	r5, [sp, #40]	; 0x28
    22fc:	9303      	str	r3, [sp, #12]
    22fe:	7825      	ldrb	r5, [r4, #0]
    2300:	7864      	ldrb	r4, [r4, #1]
    2302:	f7fe faf9 	bl	8f8 <I2C_MasterTransferData>
    2306:	2801      	cmp	r0, #1
    2308:	bf06      	itte	eq
    230a:	f005 000f 	andeq.w	r0, r5, #15
    230e:	ea44 2000 	orreq.w	r0, r4, r0, lsl #8
    2312:	f64f 70ff 	movwne	r0, #65535	; 0xffff
    2316:	b00f      	add	sp, #60	; 0x3c
    2318:	bd30      	pop	{r4, r5, pc}
    231a:	bf00      	nop
    231c:	10000038 	.word	0x10000038
    2320:	4001c000 	.word	0x4001c000

00002324 <TSC2004_Read_Reg>:
    2324:	b510      	push	{r4, lr}
    2326:	4604      	mov	r4, r0
    2328:	f7ff ffc2 	bl	22b0 <TSC2004_Init>
    232c:	00e0      	lsls	r0, r4, #3
    232e:	f040 0101 	orr.w	r1, r0, #1
    2332:	b2cc      	uxtb	r4, r1
    2334:	4620      	mov	r0, r4
    2336:	f7ff ffce 	bl	22d6 <I2C_TSC2004_Read_Word>
    233a:	4620      	mov	r0, r4
    233c:	f7ff ffcb 	bl	22d6 <I2C_TSC2004_Read_Word>
    2340:	0502      	lsls	r2, r0, #20
    2342:	0d10      	lsrs	r0, r2, #20
    2344:	bd10      	pop	{r4, pc}

00002346 <TSC2004_Read_Values>:
    2346:	b510      	push	{r4, lr}
    2348:	4604      	mov	r4, r0
    234a:	f7ff ffb1 	bl	22b0 <TSC2004_Init>
    234e:	2001      	movs	r0, #1
    2350:	f7ff ffc1 	bl	22d6 <I2C_TSC2004_Read_Word>
    2354:	8020      	strh	r0, [r4, #0]
    2356:	2001      	movs	r0, #1
    2358:	f7ff ffbd 	bl	22d6 <I2C_TSC2004_Read_Word>
    235c:	8020      	strh	r0, [r4, #0]
    235e:	2009      	movs	r0, #9
    2360:	f7ff ffb9 	bl	22d6 <I2C_TSC2004_Read_Word>
    2364:	8060      	strh	r0, [r4, #2]
    2366:	2009      	movs	r0, #9
    2368:	f7ff ffb5 	bl	22d6 <I2C_TSC2004_Read_Word>
    236c:	8060      	strh	r0, [r4, #2]
    236e:	2011      	movs	r0, #17
    2370:	f7ff ffb1 	bl	22d6 <I2C_TSC2004_Read_Word>
    2374:	80a0      	strh	r0, [r4, #4]
    2376:	2011      	movs	r0, #17
    2378:	f7ff ffad 	bl	22d6 <I2C_TSC2004_Read_Word>
    237c:	80a0      	strh	r0, [r4, #4]
    237e:	2019      	movs	r0, #25
    2380:	f7ff ffa9 	bl	22d6 <I2C_TSC2004_Read_Word>
    2384:	80e0      	strh	r0, [r4, #6]
    2386:	2019      	movs	r0, #25
    2388:	f7ff ffa5 	bl	22d6 <I2C_TSC2004_Read_Word>
    238c:	8823      	ldrh	r3, [r4, #0]
    238e:	8862      	ldrh	r2, [r4, #2]
    2390:	f423 4170 	bic.w	r1, r3, #61440	; 0xf000
    2394:	8021      	strh	r1, [r4, #0]
    2396:	88a1      	ldrh	r1, [r4, #4]
    2398:	f422 4370 	bic.w	r3, r2, #61440	; 0xf000
    239c:	f420 4070 	bic.w	r0, r0, #61440	; 0xf000
    23a0:	f421 4270 	bic.w	r2, r1, #61440	; 0xf000
    23a4:	8063      	strh	r3, [r4, #2]
    23a6:	80a2      	strh	r2, [r4, #4]
    23a8:	80e0      	strh	r0, [r4, #6]
    23aa:	bd10      	pop	{r4, pc}

000023ac <TSC2004_Read_Value_Test>:
    23ac:	b513      	push	{r0, r1, r4, lr}
    23ae:	4c0e      	ldr	r4, [pc, #56]	; (23e8 <TSC2004_Read_Value_Test+0x3c>)
    23b0:	4668      	mov	r0, sp
    23b2:	f7ff ffc8 	bl	2346 <TSC2004_Read_Values>
    23b6:	f8bd 2000 	ldrh.w	r2, [sp]
    23ba:	4620      	mov	r0, r4
    23bc:	490b      	ldr	r1, [pc, #44]	; (23ec <TSC2004_Read_Value_Test+0x40>)
    23be:	f7ff fbf5 	bl	1bac <printf>
    23c2:	f8bd 2002 	ldrh.w	r2, [sp, #2]
    23c6:	4620      	mov	r0, r4
    23c8:	4909      	ldr	r1, [pc, #36]	; (23f0 <TSC2004_Read_Value_Test+0x44>)
    23ca:	f7ff fbef 	bl	1bac <printf>
    23ce:	f8bd 2004 	ldrh.w	r2, [sp, #4]
    23d2:	4620      	mov	r0, r4
    23d4:	4907      	ldr	r1, [pc, #28]	; (23f4 <TSC2004_Read_Value_Test+0x48>)
    23d6:	f7ff fbe9 	bl	1bac <printf>
    23da:	4620      	mov	r0, r4
    23dc:	4906      	ldr	r1, [pc, #24]	; (23f8 <TSC2004_Read_Value_Test+0x4c>)
    23de:	f8bd 2006 	ldrh.w	r2, [sp, #6]
    23e2:	f7ff fbe3 	bl	1bac <printf>
    23e6:	bd1c      	pop	{r2, r3, r4, pc}
    23e8:	4000c000 	.word	0x4000c000
    23ec:	0000410a 	.word	0x0000410a
    23f0:	00004124 	.word	0x00004124
    23f4:	0000413e 	.word	0x0000413e
    23f8:	00004158 	.word	0x00004158

000023fc <TSC2004_Draw_Test>:
    23fc:	b507      	push	{r0, r1, r2, lr}
    23fe:	4668      	mov	r0, sp
    2400:	f7ff ffa1 	bl	2346 <TSC2004_Read_Values>
    2404:	f8bd 0000 	ldrh.w	r0, [sp]
    2408:	230b      	movs	r3, #11
    240a:	f8bd 1002 	ldrh.w	r1, [sp, #2]
    240e:	fbb0 f2f3 	udiv	r2, r0, r3
    2412:	200d      	movs	r0, #13
    2414:	fbb1 f3f0 	udiv	r3, r1, r0
    2418:	3a18      	subs	r2, #24
    241a:	3b24      	subs	r3, #36	; 0x24
    241c:	b290      	uxth	r0, r2
    241e:	b299      	uxth	r1, r3
    2420:	2200      	movs	r2, #0
    2422:	f000 f963 	bl	26ec <GLCD_PutPixel>
    2426:	bd0e      	pop	{r1, r2, r3, pc}

00002428 <wr_dat_start>:
    2428:	2100      	movs	r1, #0
    242a:	b508      	push	{r3, lr}
    242c:	4804      	ldr	r0, [pc, #16]	; (2440 <wr_dat_start+0x18>)
    242e:	f7fe fd03 	bl	e38 <CS_Force1>
    2432:	2002      	movs	r0, #2
    2434:	2101      	movs	r1, #1
    2436:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    243a:	f7fd beef 	b.w	21c <GPIO_SetValue>
    243e:	bf00      	nop
    2440:	40030000 	.word	0x40030000

00002444 <wr_dat_stop>:
    2444:	4801      	ldr	r0, [pc, #4]	; (244c <wr_dat_stop+0x8>)
    2446:	2101      	movs	r1, #1
    2448:	f7fe bcf6 	b.w	e38 <CS_Force1>
    244c:	40030000 	.word	0x40030000

00002450 <wr_dat_only>:
    2450:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
    2452:	4b07      	ldr	r3, [pc, #28]	; (2470 <wr_dat_only+0x20>)
    2454:	0a02      	lsrs	r2, r0, #8
    2456:	7058      	strb	r0, [r3, #1]
    2458:	2002      	movs	r0, #2
    245a:	701a      	strb	r2, [r3, #0]
    245c:	9004      	str	r0, [sp, #16]
    245e:	2200      	movs	r2, #0
    2460:	4669      	mov	r1, sp
    2462:	4804      	ldr	r0, [pc, #16]	; (2474 <wr_dat_only+0x24>)
    2464:	9300      	str	r3, [sp, #0]
    2466:	9202      	str	r2, [sp, #8]
    2468:	f7fe fe20 	bl	10ac <SSP_ReadWrite>
    246c:	b007      	add	sp, #28
    246e:	bd00      	pop	{pc}
    2470:	100002cc 	.word	0x100002cc
    2474:	40030000 	.word	0x40030000

00002478 <GLCD_Backlight>:
    2478:	b120      	cbz	r0, 2484 <GLCD_Backlight+0xc>
    247a:	2002      	movs	r0, #2
    247c:	f44f 7180 	mov.w	r1, #256	; 0x100
    2480:	f7fd becc 	b.w	21c <GPIO_SetValue>
    2484:	2002      	movs	r0, #2
    2486:	f44f 7180 	mov.w	r1, #256	; 0x100
    248a:	f7fd bed1 	b.w	230 <GPIO_ClearValue>

0000248e <GLCD_Reset>:
    248e:	b508      	push	{r3, lr}
    2490:	2120      	movs	r1, #32
    2492:	2000      	movs	r0, #0
    2494:	f7fd fec2 	bl	21c <GPIO_SetValue>
    2498:	2002      	movs	r0, #2
    249a:	f7fe fee9 	bl	1270 <delay_ms>
    249e:	2120      	movs	r1, #32
    24a0:	2000      	movs	r0, #0
    24a2:	f7fd fec5 	bl	230 <GPIO_ClearValue>
    24a6:	2004      	movs	r0, #4
    24a8:	f7fe fee2 	bl	1270 <delay_ms>
    24ac:	2000      	movs	r0, #0
    24ae:	2120      	movs	r1, #32
    24b0:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    24b4:	f7fd beb2 	b.w	21c <GPIO_SetValue>

000024b8 <GLCD_SetTextColor>:
    24b8:	4b01      	ldr	r3, [pc, #4]	; (24c0 <GLCD_SetTextColor+0x8>)
    24ba:	8018      	strh	r0, [r3, #0]
    24bc:	4770      	bx	lr
    24be:	bf00      	nop
    24c0:	10000036 	.word	0x10000036

000024c4 <GLCD_SetBackColor>:
    24c4:	4b01      	ldr	r3, [pc, #4]	; (24cc <GLCD_SetBackColor+0x8>)
    24c6:	8018      	strh	r0, [r3, #0]
    24c8:	4770      	bx	lr
    24ca:	bf00      	nop
    24cc:	2007c004 	.word	0x2007c004

000024d0 <Write_Command_Glcd>:
    24d0:	b510      	push	{r4, lr}
    24d2:	b08a      	sub	sp, #40	; 0x28
    24d4:	ac0a      	add	r4, sp, #40	; 0x28
    24d6:	f804 0d21 	strb.w	r0, [r4, #-33]!
    24da:	2101      	movs	r1, #1
    24dc:	2002      	movs	r0, #2
    24de:	f7fd fea7 	bl	230 <GPIO_ClearValue>
    24e2:	4811      	ldr	r0, [pc, #68]	; (2528 <Write_Command_Glcd+0x58>)
    24e4:	2100      	movs	r1, #0
    24e6:	f7fe fca7 	bl	e38 <CS_Force1>
    24ea:	9404      	str	r4, [sp, #16]
    24ec:	2200      	movs	r2, #0
    24ee:	2401      	movs	r4, #1
    24f0:	480d      	ldr	r0, [pc, #52]	; (2528 <Write_Command_Glcd+0x58>)
    24f2:	a904      	add	r1, sp, #16
    24f4:	9206      	str	r2, [sp, #24]
    24f6:	9408      	str	r4, [sp, #32]
    24f8:	f7fe fdd8 	bl	10ac <SSP_ReadWrite>
    24fc:	b2c0      	uxtb	r0, r0
    24fe:	b180      	cbz	r0, 2522 <Write_Command_Glcd+0x52>
    2500:	4621      	mov	r1, r4
    2502:	4809      	ldr	r0, [pc, #36]	; (2528 <Write_Command_Glcd+0x58>)
    2504:	f7fe fc98 	bl	e38 <CS_Force1>
    2508:	f240 319d 	movw	r1, #925	; 0x39d
    250c:	9103      	str	r1, [sp, #12]
    250e:	9b03      	ldr	r3, [sp, #12]
    2510:	b113      	cbz	r3, 2518 <Write_Command_Glcd+0x48>
    2512:	9803      	ldr	r0, [sp, #12]
    2514:	1e41      	subs	r1, r0, #1
    2516:	e7f9      	b.n	250c <Write_Command_Glcd+0x3c>
    2518:	2002      	movs	r0, #2
    251a:	2101      	movs	r1, #1
    251c:	f7fd fe7e 	bl	21c <GPIO_SetValue>
    2520:	2001      	movs	r0, #1
    2522:	b00a      	add	sp, #40	; 0x28
    2524:	bd10      	pop	{r4, pc}
    2526:	bf00      	nop
    2528:	40030000 	.word	0x40030000

0000252c <Write_Data_Glcd>:
    252c:	b510      	push	{r4, lr}
    252e:	4c0f      	ldr	r4, [pc, #60]	; (256c <Write_Data_Glcd+0x40>)
    2530:	b086      	sub	sp, #24
    2532:	0a03      	lsrs	r3, r0, #8
    2534:	7060      	strb	r0, [r4, #1]
    2536:	2101      	movs	r1, #1
    2538:	2002      	movs	r0, #2
    253a:	7023      	strb	r3, [r4, #0]
    253c:	f7fd fe6e 	bl	21c <GPIO_SetValue>
    2540:	480b      	ldr	r0, [pc, #44]	; (2570 <Write_Data_Glcd+0x44>)
    2542:	2100      	movs	r1, #0
    2544:	f7fe fc78 	bl	e38 <CS_Force1>
    2548:	2002      	movs	r0, #2
    254a:	2200      	movs	r2, #0
    254c:	9004      	str	r0, [sp, #16]
    254e:	4669      	mov	r1, sp
    2550:	4807      	ldr	r0, [pc, #28]	; (2570 <Write_Data_Glcd+0x44>)
    2552:	9400      	str	r4, [sp, #0]
    2554:	9202      	str	r2, [sp, #8]
    2556:	f7fe fda9 	bl	10ac <SSP_ReadWrite>
    255a:	b2c0      	uxtb	r0, r0
    255c:	b120      	cbz	r0, 2568 <Write_Data_Glcd+0x3c>
    255e:	4804      	ldr	r0, [pc, #16]	; (2570 <Write_Data_Glcd+0x44>)
    2560:	2101      	movs	r1, #1
    2562:	f7fe fc69 	bl	e38 <CS_Force1>
    2566:	2001      	movs	r0, #1
    2568:	b006      	add	sp, #24
    256a:	bd10      	pop	{r4, pc}
    256c:	100002cc 	.word	0x100002cc
    2570:	40030000 	.word	0x40030000

00002574 <GLCD_Bargraph>:
    2574:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    2578:	4606      	mov	r6, r0
    257a:	2045      	movs	r0, #69	; 0x45
    257c:	4615      	mov	r5, r2
    257e:	461f      	mov	r7, r3
    2580:	460c      	mov	r4, r1
    2582:	f8bd 8018 	ldrh.w	r8, [sp, #24]
    2586:	f7ff ffa3 	bl	24d0 <Write_Command_Glcd>
    258a:	4630      	mov	r0, r6
    258c:	f7ff ffce 	bl	252c <Write_Data_Glcd>
    2590:	2046      	movs	r0, #70	; 0x46
    2592:	f7ff ff9d 	bl	24d0 <Write_Command_Glcd>
    2596:	1e70      	subs	r0, r6, #1
    2598:	1829      	adds	r1, r5, r0
    259a:	b288      	uxth	r0, r1
    259c:	f7ff ffc6 	bl	252c <Write_Data_Glcd>
    25a0:	2044      	movs	r0, #68	; 0x44
    25a2:	f7ff ff95 	bl	24d0 <Write_Command_Glcd>
    25a6:	4620      	mov	r0, r4
    25a8:	f7ff ffc0 	bl	252c <Write_Data_Glcd>
    25ac:	2044      	movs	r0, #68	; 0x44
    25ae:	f7ff ff8f 	bl	24d0 <Write_Command_Glcd>
    25b2:	f104 0217 	add.w	r2, r4, #23
    25b6:	0213      	lsls	r3, r2, #8
    25b8:	f403 407f 	and.w	r0, r3, #65280	; 0xff00
    25bc:	f7ff ffb6 	bl	252c <Write_Data_Glcd>
    25c0:	204e      	movs	r0, #78	; 0x4e
    25c2:	f7ff ff85 	bl	24d0 <Write_Command_Glcd>
    25c6:	4630      	mov	r0, r6
    25c8:	f7ff ffb0 	bl	252c <Write_Data_Glcd>
    25cc:	204f      	movs	r0, #79	; 0x4f
    25ce:	f7ff ff7f 	bl	24d0 <Write_Command_Glcd>
    25d2:	4620      	mov	r0, r4
    25d4:	f7ff ffaa 	bl	252c <Write_Data_Glcd>
    25d8:	2022      	movs	r0, #34	; 0x22
    25da:	f7ff ff79 	bl	24d0 <Write_Command_Glcd>
    25de:	f7ff ff23 	bl	2428 <wr_dat_start>
    25e2:	fb05 f608 	mul.w	r6, r5, r8
    25e6:	ea4f 28a6 	mov.w	r8, r6, asr #10
    25ea:	2600      	movs	r6, #0
    25ec:	42b7      	cmp	r7, r6
    25ee:	d010      	beq.n	2612 <GLCD_Bargraph+0x9e>
    25f0:	2400      	movs	r4, #0
    25f2:	42a5      	cmp	r5, r4
    25f4:	dd0b      	ble.n	260e <GLCD_Bargraph+0x9a>
    25f6:	fa1f f088 	uxth.w	r0, r8
    25fa:	4284      	cmp	r4, r0
    25fc:	bfd4      	ite	le
    25fe:	4807      	ldrle	r0, [pc, #28]	; (261c <GLCD_Bargraph+0xa8>)
    2600:	4807      	ldrgt	r0, [pc, #28]	; (2620 <GLCD_Bargraph+0xac>)
    2602:	3401      	adds	r4, #1
    2604:	8801      	ldrh	r1, [r0, #0]
    2606:	b288      	uxth	r0, r1
    2608:	f7ff ff22 	bl	2450 <wr_dat_only>
    260c:	e7f1      	b.n	25f2 <GLCD_Bargraph+0x7e>
    260e:	3601      	adds	r6, #1
    2610:	e7ec      	b.n	25ec <GLCD_Bargraph+0x78>
    2612:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    2616:	f7ff bf15 	b.w	2444 <wr_dat_stop>
    261a:	bf00      	nop
    261c:	2007c004 	.word	0x2007c004
    2620:	10000036 	.word	0x10000036

00002624 <GLCD_Draw_Char>:
    2624:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    2626:	f1a0 0510 	sub.w	r5, r0, #16
    262a:	b2ad      	uxth	r5, r5
    262c:	4606      	mov	r6, r0
    262e:	2045      	movs	r0, #69	; 0x45
    2630:	460c      	mov	r4, r1
    2632:	4617      	mov	r7, r2
    2634:	f7ff ff4c 	bl	24d0 <Write_Command_Glcd>
    2638:	4628      	mov	r0, r5
    263a:	f7ff ff77 	bl	252c <Write_Data_Glcd>
    263e:	2046      	movs	r0, #70	; 0x46
    2640:	f7ff ff46 	bl	24d0 <Write_Command_Glcd>
    2644:	1e70      	subs	r0, r6, #1
    2646:	b280      	uxth	r0, r0
    2648:	f7ff ff70 	bl	252c <Write_Data_Glcd>
    264c:	2044      	movs	r0, #68	; 0x44
    264e:	f7ff ff3f 	bl	24d0 <Write_Command_Glcd>
    2652:	4620      	mov	r0, r4
    2654:	f7ff ff6a 	bl	252c <Write_Data_Glcd>
    2658:	2044      	movs	r0, #68	; 0x44
    265a:	f7ff ff39 	bl	24d0 <Write_Command_Glcd>
    265e:	f104 0117 	add.w	r1, r4, #23
    2662:	020a      	lsls	r2, r1, #8
    2664:	f402 407f 	and.w	r0, r2, #65280	; 0xff00
    2668:	f7ff ff60 	bl	252c <Write_Data_Glcd>
    266c:	204e      	movs	r0, #78	; 0x4e
    266e:	f7ff ff2f 	bl	24d0 <Write_Command_Glcd>
    2672:	4628      	mov	r0, r5
    2674:	f7ff ff5a 	bl	252c <Write_Data_Glcd>
    2678:	204f      	movs	r0, #79	; 0x4f
    267a:	f7ff ff29 	bl	24d0 <Write_Command_Glcd>
    267e:	4620      	mov	r0, r4
    2680:	f7ff ff54 	bl	252c <Write_Data_Glcd>
    2684:	2022      	movs	r0, #34	; 0x22
    2686:	f7ff ff23 	bl	24d0 <Write_Command_Glcd>
    268a:	f7ff fecd 	bl	2428 <wr_dat_start>
    268e:	2500      	movs	r5, #0
    2690:	2400      	movs	r4, #0
    2692:	5b7b      	ldrh	r3, [r7, r5]
    2694:	fa43 f304 	asr.w	r3, r3, r4
    2698:	07d8      	lsls	r0, r3, #31
    269a:	bf54      	ite	pl
    269c:	4807      	ldrpl	r0, [pc, #28]	; (26bc <GLCD_Draw_Char+0x98>)
    269e:	4808      	ldrmi	r0, [pc, #32]	; (26c0 <GLCD_Draw_Char+0x9c>)
    26a0:	3401      	adds	r4, #1
    26a2:	8801      	ldrh	r1, [r0, #0]
    26a4:	b288      	uxth	r0, r1
    26a6:	f7ff fed3 	bl	2450 <wr_dat_only>
    26aa:	2c10      	cmp	r4, #16
    26ac:	d1f1      	bne.n	2692 <GLCD_Draw_Char+0x6e>
    26ae:	3502      	adds	r5, #2
    26b0:	2d30      	cmp	r5, #48	; 0x30
    26b2:	d1ed      	bne.n	2690 <GLCD_Draw_Char+0x6c>
    26b4:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    26b8:	f7ff bec4 	b.w	2444 <wr_dat_stop>
    26bc:	2007c004 	.word	0x2007c004
    26c0:	10000036 	.word	0x10000036

000026c4 <GLCD_Display_Char>:
    26c4:	3a20      	subs	r2, #32
    26c6:	2318      	movs	r3, #24
    26c8:	b2d2      	uxtb	r2, r2
    26ca:	4358      	muls	r0, r3
    26cc:	b510      	push	{r4, lr}
    26ce:	4353      	muls	r3, r2
    26d0:	0109      	lsls	r1, r1, #4
    26d2:	4a05      	ldr	r2, [pc, #20]	; (26e8 <GLCD_Display_Char+0x24>)
    26d4:	b28c      	uxth	r4, r1
    26d6:	eb02 0243 	add.w	r2, r2, r3, lsl #1
    26da:	b281      	uxth	r1, r0
    26dc:	4620      	mov	r0, r4
    26de:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    26e2:	f7ff bf9f 	b.w	2624 <GLCD_Draw_Char>
    26e6:	bf00      	nop
    26e8:	00004172 	.word	0x00004172

000026ec <GLCD_PutPixel>:
    26ec:	b570      	push	{r4, r5, r6, lr}
    26ee:	4604      	mov	r4, r0
    26f0:	204e      	movs	r0, #78	; 0x4e
    26f2:	460d      	mov	r5, r1
    26f4:	4616      	mov	r6, r2
    26f6:	f7ff feeb 	bl	24d0 <Write_Command_Glcd>
    26fa:	4620      	mov	r0, r4
    26fc:	f7ff ff16 	bl	252c <Write_Data_Glcd>
    2700:	204f      	movs	r0, #79	; 0x4f
    2702:	f7ff fee5 	bl	24d0 <Write_Command_Glcd>
    2706:	4628      	mov	r0, r5
    2708:	f7ff ff10 	bl	252c <Write_Data_Glcd>
    270c:	2022      	movs	r0, #34	; 0x22
    270e:	f7ff fedf 	bl	24d0 <Write_Command_Glcd>
    2712:	4630      	mov	r0, r6
    2714:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    2718:	f7ff bf08 	b.w	252c <Write_Data_Glcd>

0000271c <GLCD_Line>:
    271c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    2720:	1a14      	subs	r4, r2, r0
    2722:	1a5e      	subs	r6, r3, r1
    2724:	b224      	sxth	r4, r4
    2726:	b236      	sxth	r6, r6
    2728:	2c00      	cmp	r4, #0
    272a:	bfb8      	it	lt
    272c:	4264      	neglt	r4, r4
    272e:	2e00      	cmp	r6, #0
    2730:	bfb8      	it	lt
    2732:	4276      	neglt	r6, r6
    2734:	f64f 75ff 	movw	r5, #65535	; 0xffff
    2738:	b224      	sxth	r4, r4
    273a:	b236      	sxth	r6, r6
    273c:	b085      	sub	sp, #20
    273e:	4290      	cmp	r0, r2
    2740:	bfcc      	ite	gt
    2742:	462f      	movgt	r7, r5
    2744:	2701      	movle	r7, #1
    2746:	4299      	cmp	r1, r3
    2748:	bfcc      	ite	gt
    274a:	46a8      	movgt	r8, r5
    274c:	f04f 0801 	movle.w	r8, #1
    2750:	42b4      	cmp	r4, r6
    2752:	f8bd 9038 	ldrh.w	r9, [sp, #56]	; 0x38
    2756:	db29      	blt.n	27ac <GLCD_Line+0x90>
    2758:	ea4f 0b46 	mov.w	fp, r6, lsl #1
    275c:	1b36      	subs	r6, r6, r4
    275e:	0073      	lsls	r3, r6, #1
    2760:	ebc4 050b 	rsb	r5, r4, fp
    2764:	9303      	str	r3, [sp, #12]
    2766:	468a      	mov	sl, r1
    2768:	2600      	movs	r6, #0
    276a:	42a6      	cmp	r6, r4
    276c:	dc47      	bgt.n	27fe <GLCD_Line+0xe2>
    276e:	fa1f f38a 	uxth.w	r3, sl
    2772:	fa1f fe80 	uxth.w	lr, r0
    2776:	4619      	mov	r1, r3
    2778:	4670      	mov	r0, lr
    277a:	464a      	mov	r2, r9
    277c:	9301      	str	r3, [sp, #4]
    277e:	f8cd e008 	str.w	lr, [sp, #8]
    2782:	f7ff ffb3 	bl	26ec <GLCD_PutPixel>
    2786:	f8dd c008 	ldr.w	ip, [sp, #8]
    278a:	2d00      	cmp	r5, #0
    278c:	eb0c 0107 	add.w	r1, ip, r7
    2790:	9b01      	ldr	r3, [sp, #4]
    2792:	da02      	bge.n	279a <GLCD_Line+0x7e>
    2794:	445d      	add	r5, fp
    2796:	b288      	uxth	r0, r1
    2798:	e006      	b.n	27a8 <GLCD_Line+0x8c>
    279a:	9803      	ldr	r0, [sp, #12]
    279c:	eb03 0a08 	add.w	sl, r3, r8
    27a0:	182d      	adds	r5, r5, r0
    27a2:	fa1f fa8a 	uxth.w	sl, sl
    27a6:	b288      	uxth	r0, r1
    27a8:	3601      	adds	r6, #1
    27aa:	e7de      	b.n	276a <GLCD_Line+0x4e>
    27ac:	1ba2      	subs	r2, r4, r6
    27ae:	ea4f 0a44 	mov.w	sl, r4, lsl #1
    27b2:	0053      	lsls	r3, r2, #1
    27b4:	ebc6 050a 	rsb	r5, r6, sl
    27b8:	9303      	str	r3, [sp, #12]
    27ba:	4683      	mov	fp, r0
    27bc:	2400      	movs	r4, #0
    27be:	42b4      	cmp	r4, r6
    27c0:	dc1d      	bgt.n	27fe <GLCD_Line+0xe2>
    27c2:	fa1f fc81 	uxth.w	ip, r1
    27c6:	fa1f f38b 	uxth.w	r3, fp
    27ca:	4661      	mov	r1, ip
    27cc:	4618      	mov	r0, r3
    27ce:	464a      	mov	r2, r9
    27d0:	f8cd c008 	str.w	ip, [sp, #8]
    27d4:	9301      	str	r3, [sp, #4]
    27d6:	f7ff ff89 	bl	26ec <GLCD_PutPixel>
    27da:	f8dd c008 	ldr.w	ip, [sp, #8]
    27de:	2d00      	cmp	r5, #0
    27e0:	eb0c 0108 	add.w	r1, ip, r8
    27e4:	9801      	ldr	r0, [sp, #4]
    27e6:	da01      	bge.n	27ec <GLCD_Line+0xd0>
    27e8:	4455      	add	r5, sl
    27ea:	e005      	b.n	27f8 <GLCD_Line+0xdc>
    27ec:	9a03      	ldr	r2, [sp, #12]
    27ee:	eb00 0b07 	add.w	fp, r0, r7
    27f2:	18ad      	adds	r5, r5, r2
    27f4:	fa1f fb8b 	uxth.w	fp, fp
    27f8:	b289      	uxth	r1, r1
    27fa:	3401      	adds	r4, #1
    27fc:	e7df      	b.n	27be <GLCD_Line+0xa2>
    27fe:	b005      	add	sp, #20
    2800:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00002804 <GLCD_Triangle>:
    2804:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    2808:	b091      	sub	sp, #68	; 0x44
    280a:	4606      	mov	r6, r0
    280c:	f8bd 4068 	ldrh.w	r4, [sp, #104]	; 0x68
    2810:	f8bd 006c 	ldrh.w	r0, [sp, #108]	; 0x6c
    2814:	460d      	mov	r5, r1
    2816:	4617      	mov	r7, r2
    2818:	940e      	str	r4, [sp, #56]	; 0x38
    281a:	900f      	str	r0, [sp, #60]	; 0x3c
    281c:	bb23      	cbnz	r3, 2868 <GLCD_Triangle+0x64>
    281e:	9c0e      	ldr	r4, [sp, #56]	; 0x38
    2820:	f9b6 0000 	ldrsh.w	r0, [r6]
    2824:	f9b6 1002 	ldrsh.w	r1, [r6, #2]
    2828:	f9b5 2000 	ldrsh.w	r2, [r5]
    282c:	f9b5 3002 	ldrsh.w	r3, [r5, #2]
    2830:	9400      	str	r4, [sp, #0]
    2832:	f7ff ff73 	bl	271c <GLCD_Line>
    2836:	f9b7 2000 	ldrsh.w	r2, [r7]
    283a:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
    283e:	f9b6 0000 	ldrsh.w	r0, [r6]
    2842:	f9b6 1002 	ldrsh.w	r1, [r6, #2]
    2846:	9400      	str	r4, [sp, #0]
    2848:	f7ff ff68 	bl	271c <GLCD_Line>
    284c:	f9b7 2000 	ldrsh.w	r2, [r7]
    2850:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
    2854:	f9b5 0000 	ldrsh.w	r0, [r5]
    2858:	f9b5 1002 	ldrsh.w	r1, [r5, #2]
    285c:	941a      	str	r4, [sp, #104]	; 0x68
    285e:	b011      	add	sp, #68	; 0x44
    2860:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    2864:	f7ff bf5a 	b.w	271c <GLCD_Line>
    2868:	8873      	ldrh	r3, [r6, #2]
    286a:	884a      	ldrh	r2, [r1, #2]
    286c:	b21c      	sxth	r4, r3
    286e:	b211      	sxth	r1, r2
    2870:	428c      	cmp	r4, r1
    2872:	dd14      	ble.n	289e <GLCD_Triangle+0x9a>
    2874:	ea82 0003 	eor.w	r0, r2, r3
    2878:	8070      	strh	r0, [r6, #2]
    287a:	886b      	ldrh	r3, [r5, #2]
    287c:	882c      	ldrh	r4, [r5, #0]
    287e:	4058      	eors	r0, r3
    2880:	8068      	strh	r0, [r5, #2]
    2882:	8872      	ldrh	r2, [r6, #2]
    2884:	8831      	ldrh	r1, [r6, #0]
    2886:	4050      	eors	r0, r2
    2888:	8070      	strh	r0, [r6, #2]
    288a:	ea84 0001 	eor.w	r0, r4, r1
    288e:	b283      	uxth	r3, r0
    2890:	8033      	strh	r3, [r6, #0]
    2892:	882a      	ldrh	r2, [r5, #0]
    2894:	4053      	eors	r3, r2
    2896:	802b      	strh	r3, [r5, #0]
    2898:	8834      	ldrh	r4, [r6, #0]
    289a:	4063      	eors	r3, r4
    289c:	8033      	strh	r3, [r6, #0]
    289e:	8873      	ldrh	r3, [r6, #2]
    28a0:	887a      	ldrh	r2, [r7, #2]
    28a2:	b218      	sxth	r0, r3
    28a4:	b211      	sxth	r1, r2
    28a6:	4288      	cmp	r0, r1
    28a8:	dd14      	ble.n	28d4 <GLCD_Triangle+0xd0>
    28aa:	ea82 0403 	eor.w	r4, r2, r3
    28ae:	8074      	strh	r4, [r6, #2]
    28b0:	887b      	ldrh	r3, [r7, #2]
    28b2:	8838      	ldrh	r0, [r7, #0]
    28b4:	405c      	eors	r4, r3
    28b6:	807c      	strh	r4, [r7, #2]
    28b8:	8872      	ldrh	r2, [r6, #2]
    28ba:	8831      	ldrh	r1, [r6, #0]
    28bc:	4054      	eors	r4, r2
    28be:	8074      	strh	r4, [r6, #2]
    28c0:	ea80 0401 	eor.w	r4, r0, r1
    28c4:	b2a3      	uxth	r3, r4
    28c6:	8033      	strh	r3, [r6, #0]
    28c8:	883a      	ldrh	r2, [r7, #0]
    28ca:	4053      	eors	r3, r2
    28cc:	803b      	strh	r3, [r7, #0]
    28ce:	8830      	ldrh	r0, [r6, #0]
    28d0:	4043      	eors	r3, r0
    28d2:	8033      	strh	r3, [r6, #0]
    28d4:	886c      	ldrh	r4, [r5, #2]
    28d6:	887b      	ldrh	r3, [r7, #2]
    28d8:	b222      	sxth	r2, r4
    28da:	b219      	sxth	r1, r3
    28dc:	428a      	cmp	r2, r1
    28de:	dd14      	ble.n	290a <GLCD_Triangle+0x106>
    28e0:	ea83 0004 	eor.w	r0, r3, r4
    28e4:	8068      	strh	r0, [r5, #2]
    28e6:	887c      	ldrh	r4, [r7, #2]
    28e8:	883a      	ldrh	r2, [r7, #0]
    28ea:	4060      	eors	r0, r4
    28ec:	8078      	strh	r0, [r7, #2]
    28ee:	886b      	ldrh	r3, [r5, #2]
    28f0:	8829      	ldrh	r1, [r5, #0]
    28f2:	4058      	eors	r0, r3
    28f4:	8068      	strh	r0, [r5, #2]
    28f6:	ea82 0001 	eor.w	r0, r2, r1
    28fa:	b284      	uxth	r4, r0
    28fc:	802c      	strh	r4, [r5, #0]
    28fe:	883b      	ldrh	r3, [r7, #0]
    2900:	405c      	eors	r4, r3
    2902:	803c      	strh	r4, [r7, #0]
    2904:	882a      	ldrh	r2, [r5, #0]
    2906:	4054      	eors	r4, r2
    2908:	802c      	strh	r4, [r5, #0]
    290a:	8831      	ldrh	r1, [r6, #0]
    290c:	8873      	ldrh	r3, [r6, #2]
    290e:	8828      	ldrh	r0, [r5, #0]
    2910:	fa1f f883 	uxth.w	r8, r3
    2914:	b28c      	uxth	r4, r1
    2916:	f8cd 8018 	str.w	r8, [sp, #24]
    291a:	1b02      	subs	r2, r0, r4
    291c:	b290      	uxth	r0, r2
    291e:	f8b5 a002 	ldrh.w	sl, [r5, #2]
    2922:	f8dd b018 	ldr.w	fp, [sp, #24]
    2926:	fa1f f980 	uxth.w	r9, r0
    292a:	f419 4f00 	tst.w	r9, #32768	; 0x8000
    292e:	ebcb 020a 	rsb	r2, fp, sl
    2932:	bf18      	it	ne
    2934:	f1c0 0900 	rsbne	r9, r0, #0
    2938:	b290      	uxth	r0, r2
    293a:	783a      	ldrb	r2, [r7, #0]
    293c:	bf18      	it	ne
    293e:	f64f 78ff 	movwne	r8, #65535	; 0xffff
    2942:	ebc1 0102 	rsb	r1, r1, r2
    2946:	b24a      	sxtb	r2, r1
    2948:	b211      	sxth	r1, r2
    294a:	bf0c      	ite	eq
    294c:	f04f 0801 	moveq.w	r8, #1
    2950:	fa1f f989 	uxthne.w	r9, r9
    2954:	2900      	cmp	r1, #0
    2956:	f8cd 8020 	str.w	r8, [sp, #32]
    295a:	9004      	str	r0, [sp, #16]
    295c:	fa1f fc82 	uxth.w	ip, r2
    2960:	da05      	bge.n	296e <GLCD_Triangle+0x16a>
    2962:	4252      	negs	r2, r2
    2964:	fa1f fc82 	uxth.w	ip, r2
    2968:	f64f 7eff 	movw	lr, #65535	; 0xffff
    296c:	e001      	b.n	2972 <GLCD_Triangle+0x16e>
    296e:	f04f 0e01 	mov.w	lr, #1
    2972:	78b8      	ldrb	r0, [r7, #2]
    2974:	f8dd b010 	ldr.w	fp, [sp, #16]
    2978:	1ac1      	subs	r1, r0, r3
    297a:	b249      	sxtb	r1, r1
    297c:	f8cd e028 	str.w	lr, [sp, #40]	; 0x28
    2980:	fa0f f28b 	sxth.w	r2, fp
    2984:	fa0f fe89 	sxth.w	lr, r9
    2988:	fa1f f881 	uxth.w	r8, r1
    298c:	4572      	cmp	r2, lr
    298e:	4608      	mov	r0, r1
    2990:	f8cd 8034 	str.w	r8, [sp, #52]	; 0x34
    2994:	dd0f      	ble.n	29b6 <GLCD_Triangle+0x1b2>
    2996:	f8dd 8010 	ldr.w	r8, [sp, #16]
    299a:	ea89 0908 	eor.w	r9, r9, r8
    299e:	ea89 0208 	eor.w	r2, r9, r8
    29a2:	fa1f fb82 	uxth.w	fp, r2
    29a6:	ea8b 0e09 	eor.w	lr, fp, r9
    29aa:	f8cd b010 	str.w	fp, [sp, #16]
    29ae:	fa1f f98e 	uxth.w	r9, lr
    29b2:	2201      	movs	r2, #1
    29b4:	e000      	b.n	29b8 <GLCD_Triangle+0x1b4>
    29b6:	2200      	movs	r2, #0
    29b8:	b200      	sxth	r0, r0
    29ba:	fa0f f88c 	sxth.w	r8, ip
    29be:	4540      	cmp	r0, r8
    29c0:	9207      	str	r2, [sp, #28]
    29c2:	dd0b      	ble.n	29dc <GLCD_Triangle+0x1d8>
    29c4:	ea8c 0001 	eor.w	r0, ip, r1
    29c8:	b281      	uxth	r1, r0
    29ca:	ea81 0c0c 	eor.w	ip, r1, ip
    29ce:	ea8c 0001 	eor.w	r0, ip, r1
    29d2:	b281      	uxth	r1, r0
    29d4:	2001      	movs	r0, #1
    29d6:	910d      	str	r1, [sp, #52]	; 0x34
    29d8:	9009      	str	r0, [sp, #36]	; 0x24
    29da:	e001      	b.n	29e0 <GLCD_Triangle+0x1dc>
    29dc:	2100      	movs	r1, #0
    29de:	9109      	str	r1, [sp, #36]	; 0x24
    29e0:	f34c 014e 	sbfx	r1, ip, #1, #15
    29e4:	b289      	uxth	r1, r1
    29e6:	459a      	cmp	sl, r3
    29e8:	9105      	str	r1, [sp, #20]
    29ea:	f000 8095 	beq.w	2b18 <GLCD_Triangle+0x314>
    29ee:	f349 034e 	sbfx	r3, r9, #1, #15
    29f2:	fa1f fa83 	uxth.w	sl, r3
    29f6:	46a0      	mov	r8, r4
    29f8:	f04f 0b00 	mov.w	fp, #0
    29fc:	fa0f f389 	sxth.w	r3, r9
    2a00:	459b      	cmp	fp, r3
    2a02:	f280 8089 	bge.w	2b18 <GLCD_Triangle+0x314>
    2a06:	45a0      	cmp	r8, r4
    2a08:	f04f 0e00 	mov.w	lr, #0
    2a0c:	bf39      	ittee	cc
    2a0e:	4622      	movcc	r2, r4
    2a10:	4641      	movcc	r1, r8
    2a12:	4642      	movcs	r2, r8
    2a14:	4621      	movcs	r1, r4
    2a16:	f8cd e02c 	str.w	lr, [sp, #44]	; 0x2c
    2a1a:	459b      	cmp	fp, r3
    2a1c:	da08      	bge.n	2a30 <GLCD_Triangle+0x22c>
    2a1e:	9804      	ldr	r0, [sp, #16]
    2a20:	f10b 0b01 	add.w	fp, fp, #1
    2a24:	4482      	add	sl, r0
    2a26:	fa5f fb8b 	uxtb.w	fp, fp
    2a2a:	fa1f fa8a 	uxth.w	sl, sl
    2a2e:	e00f      	b.n	2a50 <GLCD_Triangle+0x24c>
    2a30:	2300      	movs	r3, #0
    2a32:	930c      	str	r3, [sp, #48]	; 0x30
    2a34:	e02f      	b.n	2a96 <GLCD_Triangle+0x292>
    2a36:	9807      	ldr	r0, [sp, #28]
    2a38:	ebc9 0a0a 	rsb	sl, r9, sl
    2a3c:	fa1f fa8a 	uxth.w	sl, sl
    2a40:	2800      	cmp	r0, #0
    2a42:	d0f5      	beq.n	2a30 <GLCD_Triangle+0x22c>
    2a44:	f8dd e020 	ldr.w	lr, [sp, #32]
    2a48:	fa1f fe8e 	uxth.w	lr, lr
    2a4c:	f8cd e02c 	str.w	lr, [sp, #44]	; 0x2c
    2a50:	459a      	cmp	sl, r3
    2a52:	daf0      	bge.n	2a36 <GLCD_Triangle+0x232>
    2a54:	9807      	ldr	r0, [sp, #28]
    2a56:	2800      	cmp	r0, #0
    2a58:	d1ea      	bne.n	2a30 <GLCD_Triangle+0x22c>
    2a5a:	f8dd e020 	ldr.w	lr, [sp, #32]
    2a5e:	44f0      	add	r8, lr
    2a60:	fa1f f888 	uxth.w	r8, r8
    2a64:	e7d9      	b.n	2a1a <GLCD_Triangle+0x216>
    2a66:	9805      	ldr	r0, [sp, #20]
    2a68:	ebcc 0300 	rsb	r3, ip, r0
    2a6c:	b298      	uxth	r0, r3
    2a6e:	9b09      	ldr	r3, [sp, #36]	; 0x24
    2a70:	9005      	str	r0, [sp, #20]
    2a72:	b1c3      	cbz	r3, 2aa6 <GLCD_Triangle+0x2a2>
    2a74:	f8dd e028 	ldr.w	lr, [sp, #40]	; 0x28
    2a78:	fa1f fe8e 	uxth.w	lr, lr
    2a7c:	f8cd e030 	str.w	lr, [sp, #48]	; 0x30
    2a80:	9805      	ldr	r0, [sp, #20]
    2a82:	fa0f f38c 	sxth.w	r3, ip
    2a86:	4298      	cmp	r0, r3
    2a88:	daed      	bge.n	2a66 <GLCD_Triangle+0x262>
    2a8a:	9b09      	ldr	r3, [sp, #36]	; 0x24
    2a8c:	b95b      	cbnz	r3, 2aa6 <GLCD_Triangle+0x2a2>
    2a8e:	f8dd e028 	ldr.w	lr, [sp, #40]	; 0x28
    2a92:	4474      	add	r4, lr
    2a94:	b2a4      	uxth	r4, r4
    2a96:	9805      	ldr	r0, [sp, #20]
    2a98:	f8dd e034 	ldr.w	lr, [sp, #52]	; 0x34
    2a9c:	eb00 030e 	add.w	r3, r0, lr
    2aa0:	b298      	uxth	r0, r3
    2aa2:	9005      	str	r0, [sp, #20]
    2aa4:	e7ec      	b.n	2a80 <GLCD_Triangle+0x27c>
    2aa6:	9b06      	ldr	r3, [sp, #24]
    2aa8:	4588      	cmp	r8, r1
    2aaa:	bf38      	it	cc
    2aac:	4641      	movcc	r1, r8
    2aae:	4590      	cmp	r8, r2
    2ab0:	bf28      	it	cs
    2ab2:	4642      	movcs	r2, r8
    2ab4:	b288      	uxth	r0, r1
    2ab6:	b292      	uxth	r2, r2
    2ab8:	b219      	sxth	r1, r3
    2aba:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    2abc:	42a0      	cmp	r0, r4
    2abe:	bf28      	it	cs
    2ac0:	4620      	movcs	r0, r4
    2ac2:	42a2      	cmp	r2, r4
    2ac4:	bf38      	it	cc
    2ac6:	4622      	movcc	r2, r4
    2ac8:	9300      	str	r3, [sp, #0]
    2aca:	b200      	sxth	r0, r0
    2acc:	460b      	mov	r3, r1
    2ace:	b212      	sxth	r2, r2
    2ad0:	f8cd c00c 	str.w	ip, [sp, #12]
    2ad4:	f7ff fe22 	bl	271c <GLCD_Line>
    2ad8:	9907      	ldr	r1, [sp, #28]
    2ada:	f8dd c00c 	ldr.w	ip, [sp, #12]
    2ade:	b919      	cbnz	r1, 2ae8 <GLCD_Triangle+0x2e4>
    2ae0:	9808      	ldr	r0, [sp, #32]
    2ae2:	4480      	add	r8, r0
    2ae4:	fa1f f888 	uxth.w	r8, r8
    2ae8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    2aea:	9909      	ldr	r1, [sp, #36]	; 0x24
    2aec:	eb08 0302 	add.w	r3, r8, r2
    2af0:	fa1f f883 	uxth.w	r8, r3
    2af4:	b919      	cbnz	r1, 2afe <GLCD_Triangle+0x2fa>
    2af6:	f8dd e028 	ldr.w	lr, [sp, #40]	; 0x28
    2afa:	4474      	add	r4, lr
    2afc:	b2a4      	uxth	r4, r4
    2afe:	9906      	ldr	r1, [sp, #24]
    2b00:	980c      	ldr	r0, [sp, #48]	; 0x30
    2b02:	1823      	adds	r3, r4, r0
    2b04:	1c48      	adds	r0, r1, #1
    2b06:	b29c      	uxth	r4, r3
    2b08:	b283      	uxth	r3, r0
    2b0a:	9306      	str	r3, [sp, #24]
    2b0c:	f9b5 0002 	ldrsh.w	r0, [r5, #2]
    2b10:	9906      	ldr	r1, [sp, #24]
    2b12:	4281      	cmp	r1, r0
    2b14:	f47f af72 	bne.w	29fc <GLCD_Triangle+0x1f8>
    2b18:	783a      	ldrb	r2, [r7, #0]
    2b1a:	f8b5 a000 	ldrh.w	sl, [r5]
    2b1e:	ebca 0302 	rsb	r3, sl, r2
    2b22:	b258      	sxtb	r0, r3
    2b24:	b202      	sxth	r2, r0
    2b26:	2a00      	cmp	r2, #0
    2b28:	fa1f f980 	uxth.w	r9, r0
    2b2c:	da07      	bge.n	2b3e <GLCD_Triangle+0x33a>
    2b2e:	f1c0 0900 	rsb	r9, r0, #0
    2b32:	f64f 70ff 	movw	r0, #65535	; 0xffff
    2b36:	fa1f f989 	uxth.w	r9, r9
    2b3a:	9007      	str	r0, [sp, #28]
    2b3c:	e001      	b.n	2b42 <GLCD_Triangle+0x33e>
    2b3e:	2301      	movs	r3, #1
    2b40:	9307      	str	r3, [sp, #28]
    2b42:	78b9      	ldrb	r1, [r7, #2]
    2b44:	78aa      	ldrb	r2, [r5, #2]
    2b46:	fa1f f88a 	uxth.w	r8, sl
    2b4a:	1a8b      	subs	r3, r1, r2
    2b4c:	b258      	sxtb	r0, r3
    2b4e:	b202      	sxth	r2, r0
    2b50:	fa0f f189 	sxth.w	r1, r9
    2b54:	fa1f fb80 	uxth.w	fp, r0
    2b58:	428a      	cmp	r2, r1
    2b5a:	f8cd b030 	str.w	fp, [sp, #48]	; 0x30
    2b5e:	dd0b      	ble.n	2b78 <GLCD_Triangle+0x374>
    2b60:	ea89 0300 	eor.w	r3, r9, r0
    2b64:	b298      	uxth	r0, r3
    2b66:	ea80 0909 	eor.w	r9, r0, r9
    2b6a:	ea89 0300 	eor.w	r3, r9, r0
    2b6e:	b298      	uxth	r0, r3
    2b70:	2301      	movs	r3, #1
    2b72:	900c      	str	r0, [sp, #48]	; 0x30
    2b74:	9304      	str	r3, [sp, #16]
    2b76:	e001      	b.n	2b7c <GLCD_Triangle+0x378>
    2b78:	2100      	movs	r1, #0
    2b7a:	9104      	str	r1, [sp, #16]
    2b7c:	f3c9 0b47 	ubfx	fp, r9, #1, #8
    2b80:	f04f 0a00 	mov.w	sl, #0
    2b84:	fa0f f389 	sxth.w	r3, r9
    2b88:	459a      	cmp	sl, r3
    2b8a:	f73f ae48 	bgt.w	281e <GLCD_Triangle+0x1a>
    2b8e:	45a0      	cmp	r8, r4
    2b90:	bf39      	ittee	cc
    2b92:	4622      	movcc	r2, r4
    2b94:	4641      	movcc	r1, r8
    2b96:	4642      	movcs	r2, r8
    2b98:	4621      	movcs	r1, r4
    2b9a:	459a      	cmp	sl, r3
    2b9c:	da12      	bge.n	2bc4 <GLCD_Triangle+0x3c0>
    2b9e:	f8dd e030 	ldr.w	lr, [sp, #48]	; 0x30
    2ba2:	eb0b 000e 	add.w	r0, fp, lr
    2ba6:	fa1f fb80 	uxth.w	fp, r0
    2baa:	459b      	cmp	fp, r3
    2bac:	db08      	blt.n	2bc0 <GLCD_Triangle+0x3bc>
    2bae:	9b04      	ldr	r3, [sp, #16]
    2bb0:	ebc9 000b 	rsb	r0, r9, fp
    2bb4:	fa1f fb80 	uxth.w	fp, r0
    2bb8:	b13b      	cbz	r3, 2bca <GLCD_Triangle+0x3c6>
    2bba:	9b07      	ldr	r3, [sp, #28]
    2bbc:	b29b      	uxth	r3, r3
    2bbe:	e002      	b.n	2bc6 <GLCD_Triangle+0x3c2>
    2bc0:	9804      	ldr	r0, [sp, #16]
    2bc2:	b160      	cbz	r0, 2bde <GLCD_Triangle+0x3da>
    2bc4:	2300      	movs	r3, #0
    2bc6:	9308      	str	r3, [sp, #32]
    2bc8:	e001      	b.n	2bce <GLCD_Triangle+0x3ca>
    2bca:	9804      	ldr	r0, [sp, #16]
    2bcc:	9008      	str	r0, [sp, #32]
    2bce:	f9b7 0000 	ldrsh.w	r0, [r7]
    2bd2:	f04f 0e00 	mov.w	lr, #0
    2bd6:	9002      	str	r0, [sp, #8]
    2bd8:	f8cd e02c 	str.w	lr, [sp, #44]	; 0x2c
    2bdc:	e01e      	b.n	2c1c <GLCD_Triangle+0x418>
    2bde:	9807      	ldr	r0, [sp, #28]
    2be0:	f10a 0a01 	add.w	sl, sl, #1
    2be4:	4480      	add	r8, r0
    2be6:	fa1f f888 	uxth.w	r8, r8
    2bea:	fa5f fa8a 	uxtb.w	sl, sl
    2bee:	e7d4      	b.n	2b9a <GLCD_Triangle+0x396>
    2bf0:	f8dd e014 	ldr.w	lr, [sp, #20]
    2bf4:	ebcc 030e 	rsb	r3, ip, lr
    2bf8:	b298      	uxth	r0, r3
    2bfa:	9b09      	ldr	r3, [sp, #36]	; 0x24
    2bfc:	9005      	str	r0, [sp, #20]
    2bfe:	b1cb      	cbz	r3, 2c34 <GLCD_Triangle+0x430>
    2c00:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    2c02:	b298      	uxth	r0, r3
    2c04:	900b      	str	r0, [sp, #44]	; 0x2c
    2c06:	f8dd e014 	ldr.w	lr, [sp, #20]
    2c0a:	fa0f f08c 	sxth.w	r0, ip
    2c0e:	4586      	cmp	lr, r0
    2c10:	daee      	bge.n	2bf0 <GLCD_Triangle+0x3ec>
    2c12:	9b09      	ldr	r3, [sp, #36]	; 0x24
    2c14:	b973      	cbnz	r3, 2c34 <GLCD_Triangle+0x430>
    2c16:	980a      	ldr	r0, [sp, #40]	; 0x28
    2c18:	1824      	adds	r4, r4, r0
    2c1a:	b2a4      	uxth	r4, r4
    2c1c:	f8dd e008 	ldr.w	lr, [sp, #8]
    2c20:	4574      	cmp	r4, lr
    2c22:	d007      	beq.n	2c34 <GLCD_Triangle+0x430>
    2c24:	f8dd e014 	ldr.w	lr, [sp, #20]
    2c28:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    2c2a:	eb0e 0003 	add.w	r0, lr, r3
    2c2e:	b283      	uxth	r3, r0
    2c30:	9305      	str	r3, [sp, #20]
    2c32:	e7e8      	b.n	2c06 <GLCD_Triangle+0x402>
    2c34:	9b06      	ldr	r3, [sp, #24]
    2c36:	4588      	cmp	r8, r1
    2c38:	bf38      	it	cc
    2c3a:	4641      	movcc	r1, r8
    2c3c:	4590      	cmp	r8, r2
    2c3e:	bf28      	it	cs
    2c40:	4642      	movcs	r2, r8
    2c42:	b288      	uxth	r0, r1
    2c44:	b292      	uxth	r2, r2
    2c46:	b219      	sxth	r1, r3
    2c48:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    2c4a:	42a0      	cmp	r0, r4
    2c4c:	bf28      	it	cs
    2c4e:	4620      	movcs	r0, r4
    2c50:	42a2      	cmp	r2, r4
    2c52:	bf38      	it	cc
    2c54:	4622      	movcc	r2, r4
    2c56:	9300      	str	r3, [sp, #0]
    2c58:	b200      	sxth	r0, r0
    2c5a:	460b      	mov	r3, r1
    2c5c:	b212      	sxth	r2, r2
    2c5e:	f8cd c00c 	str.w	ip, [sp, #12]
    2c62:	f7ff fd5b 	bl	271c <GLCD_Line>
    2c66:	9904      	ldr	r1, [sp, #16]
    2c68:	f8dd c00c 	ldr.w	ip, [sp, #12]
    2c6c:	b919      	cbnz	r1, 2c76 <GLCD_Triangle+0x472>
    2c6e:	9807      	ldr	r0, [sp, #28]
    2c70:	4480      	add	r8, r0
    2c72:	fa1f f888 	uxth.w	r8, r8
    2c76:	9a08      	ldr	r2, [sp, #32]
    2c78:	9909      	ldr	r1, [sp, #36]	; 0x24
    2c7a:	eb08 0302 	add.w	r3, r8, r2
    2c7e:	fa1f f883 	uxth.w	r8, r3
    2c82:	b919      	cbnz	r1, 2c8c <GLCD_Triangle+0x488>
    2c84:	f8dd e028 	ldr.w	lr, [sp, #40]	; 0x28
    2c88:	4474      	add	r4, lr
    2c8a:	b2a4      	uxth	r4, r4
    2c8c:	9906      	ldr	r1, [sp, #24]
    2c8e:	980b      	ldr	r0, [sp, #44]	; 0x2c
    2c90:	1823      	adds	r3, r4, r0
    2c92:	1c48      	adds	r0, r1, #1
    2c94:	b29c      	uxth	r4, r3
    2c96:	b283      	uxth	r3, r0
    2c98:	9306      	str	r3, [sp, #24]
    2c9a:	f9b7 0002 	ldrsh.w	r0, [r7, #2]
    2c9e:	9906      	ldr	r1, [sp, #24]
    2ca0:	4281      	cmp	r1, r0
    2ca2:	f73f adbc 	bgt.w	281e <GLCD_Triangle+0x1a>
    2ca6:	f10a 0a01 	add.w	sl, sl, #1
    2caa:	fa5f fa8a 	uxtb.w	sl, sl
    2cae:	e769      	b.n	2b84 <GLCD_Triangle+0x380>

00002cb0 <GLCD_Frame>:
    2cb0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
    2cb4:	f8bd 8028 	ldrh.w	r8, [sp, #40]	; 0x28
    2cb8:	4605      	mov	r5, r0
    2cba:	460c      	mov	r4, r1
    2cbc:	4691      	mov	r9, r2
    2cbe:	461f      	mov	r7, r3
    2cc0:	b296      	uxth	r6, r2
    2cc2:	2e00      	cmp	r6, #0
    2cc4:	d058      	beq.n	2d78 <GLCD_Frame+0xc8>
    2cc6:	8869      	ldrh	r1, [r5, #2]
    2cc8:	b233      	sxth	r3, r6
    2cca:	1872      	adds	r2, r6, r1
    2ccc:	454b      	cmp	r3, r9
    2cce:	b211      	sxth	r1, r2
    2cd0:	f9b5 0000 	ldrsh.w	r0, [r5]
    2cd4:	f9b4 2000 	ldrsh.w	r2, [r4]
    2cd8:	da26      	bge.n	2d28 <GLCD_Frame+0x78>
    2cda:	460b      	mov	r3, r1
    2cdc:	f8cd 8000 	str.w	r8, [sp]
    2ce0:	f7ff fd1c 	bl	271c <GLCD_Line>
    2ce4:	8861      	ldrh	r1, [r4, #2]
    2ce6:	f9b5 0000 	ldrsh.w	r0, [r5]
    2cea:	1b8a      	subs	r2, r1, r6
    2cec:	b211      	sxth	r1, r2
    2cee:	460b      	mov	r3, r1
    2cf0:	f9b4 2000 	ldrsh.w	r2, [r4]
    2cf4:	f8cd 8000 	str.w	r8, [sp]
    2cf8:	f7ff fd10 	bl	271c <GLCD_Line>
    2cfc:	8828      	ldrh	r0, [r5, #0]
    2cfe:	f9b5 1002 	ldrsh.w	r1, [r5, #2]
    2d02:	1833      	adds	r3, r6, r0
    2d04:	b218      	sxth	r0, r3
    2d06:	4602      	mov	r2, r0
    2d08:	f9b4 3002 	ldrsh.w	r3, [r4, #2]
    2d0c:	f8cd 8000 	str.w	r8, [sp]
    2d10:	f7ff fd04 	bl	271c <GLCD_Line>
    2d14:	8821      	ldrh	r1, [r4, #0]
    2d16:	f9b4 3002 	ldrsh.w	r3, [r4, #2]
    2d1a:	1b8a      	subs	r2, r1, r6
    2d1c:	b210      	sxth	r0, r2
    2d1e:	f9b5 1002 	ldrsh.w	r1, [r5, #2]
    2d22:	f8cd 8000 	str.w	r8, [sp]
    2d26:	e021      	b.n	2d6c <GLCD_Frame+0xbc>
    2d28:	460b      	mov	r3, r1
    2d2a:	9700      	str	r7, [sp, #0]
    2d2c:	f7ff fcf6 	bl	271c <GLCD_Line>
    2d30:	8860      	ldrh	r0, [r4, #2]
    2d32:	f9b4 2000 	ldrsh.w	r2, [r4]
    2d36:	1b83      	subs	r3, r0, r6
    2d38:	b219      	sxth	r1, r3
    2d3a:	460b      	mov	r3, r1
    2d3c:	f9b5 0000 	ldrsh.w	r0, [r5]
    2d40:	9700      	str	r7, [sp, #0]
    2d42:	f7ff fceb 	bl	271c <GLCD_Line>
    2d46:	8829      	ldrh	r1, [r5, #0]
    2d48:	f9b4 3002 	ldrsh.w	r3, [r4, #2]
    2d4c:	1872      	adds	r2, r6, r1
    2d4e:	b210      	sxth	r0, r2
    2d50:	f9b5 1002 	ldrsh.w	r1, [r5, #2]
    2d54:	4602      	mov	r2, r0
    2d56:	9700      	str	r7, [sp, #0]
    2d58:	f7ff fce0 	bl	271c <GLCD_Line>
    2d5c:	8820      	ldrh	r0, [r4, #0]
    2d5e:	f9b5 1002 	ldrsh.w	r1, [r5, #2]
    2d62:	1b83      	subs	r3, r0, r6
    2d64:	b218      	sxth	r0, r3
    2d66:	f9b4 3002 	ldrsh.w	r3, [r4, #2]
    2d6a:	9700      	str	r7, [sp, #0]
    2d6c:	4602      	mov	r2, r0
    2d6e:	3e01      	subs	r6, #1
    2d70:	f7ff fcd4 	bl	271c <GLCD_Line>
    2d74:	b2b6      	uxth	r6, r6
    2d76:	e7a4      	b.n	2cc2 <GLCD_Frame+0x12>
    2d78:	f9b5 1002 	ldrsh.w	r1, [r5, #2]
    2d7c:	f9b5 0000 	ldrsh.w	r0, [r5]
    2d80:	f9b4 2000 	ldrsh.w	r2, [r4]
    2d84:	460b      	mov	r3, r1
    2d86:	9700      	str	r7, [sp, #0]
    2d88:	f7ff fcc8 	bl	271c <GLCD_Line>
    2d8c:	f9b4 1002 	ldrsh.w	r1, [r4, #2]
    2d90:	f9b5 0000 	ldrsh.w	r0, [r5]
    2d94:	f9b4 2000 	ldrsh.w	r2, [r4]
    2d98:	460b      	mov	r3, r1
    2d9a:	9700      	str	r7, [sp, #0]
    2d9c:	f7ff fcbe 	bl	271c <GLCD_Line>
    2da0:	f9b5 0000 	ldrsh.w	r0, [r5]
    2da4:	f9b5 1002 	ldrsh.w	r1, [r5, #2]
    2da8:	f9b4 3002 	ldrsh.w	r3, [r4, #2]
    2dac:	4602      	mov	r2, r0
    2dae:	9700      	str	r7, [sp, #0]
    2db0:	f7ff fcb4 	bl	271c <GLCD_Line>
    2db4:	f9b4 0000 	ldrsh.w	r0, [r4]
    2db8:	f9b5 1002 	ldrsh.w	r1, [r5, #2]
    2dbc:	f9b4 3002 	ldrsh.w	r3, [r4, #2]
    2dc0:	4602      	mov	r2, r0
    2dc2:	970a      	str	r7, [sp, #40]	; 0x28
    2dc4:	b003      	add	sp, #12
    2dc6:	e8bd 43f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, lr}
    2dca:	f7ff bca7 	b.w	271c <GLCD_Line>

00002dce <GLCD_Circle>:
    2dce:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    2dd2:	b08d      	sub	sp, #52	; 0x34
    2dd4:	9009      	str	r0, [sp, #36]	; 0x24
    2dd6:	910a      	str	r1, [sp, #40]	; 0x28
    2dd8:	930b      	str	r3, [sp, #44]	; 0x2c
    2dda:	f8bd 005c 	ldrh.w	r0, [sp, #92]	; 0x5c
    2dde:	f8bd 3058 	ldrh.w	r3, [sp, #88]	; 0x58
    2de2:	f1c2 0101 	rsb	r1, r2, #1
    2de6:	4694      	mov	ip, r2
    2de8:	b28a      	uxth	r2, r1
    2dea:	9305      	str	r3, [sp, #20]
    2dec:	9008      	str	r0, [sp, #32]
    2dee:	9207      	str	r2, [sp, #28]
    2df0:	4616      	mov	r6, r2
    2df2:	4665      	mov	r5, ip
    2df4:	2400      	movs	r4, #0
    2df6:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    2df8:	2f00      	cmp	r7, #0
    2dfa:	d043      	beq.n	2e84 <GLCD_Circle+0xb6>
    2dfc:	9b09      	ldr	r3, [sp, #36]	; 0x24
    2dfe:	990a      	ldr	r1, [sp, #40]	; 0x28
    2e00:	fa1f f883 	uxth.w	r8, r3
    2e04:	b28f      	uxth	r7, r1
    2e06:	fa1f f985 	uxth.w	r9, r5
    2e0a:	b2a0      	uxth	r0, r4
    2e0c:	eb09 0207 	add.w	r2, r9, r7
    2e10:	ebc0 0b08 	rsb	fp, r0, r8
    2e14:	eb00 0a08 	add.w	sl, r0, r8
    2e18:	9b08      	ldr	r3, [sp, #32]
    2e1a:	b211      	sxth	r1, r2
    2e1c:	fa0f fb8b 	sxth.w	fp, fp
    2e20:	fa0f fa8a 	sxth.w	sl, sl
    2e24:	9006      	str	r0, [sp, #24]
    2e26:	9300      	str	r3, [sp, #0]
    2e28:	4658      	mov	r0, fp
    2e2a:	460b      	mov	r3, r1
    2e2c:	4652      	mov	r2, sl
    2e2e:	f8cd c00c 	str.w	ip, [sp, #12]
    2e32:	f7ff fc73 	bl	271c <GLCD_Line>
    2e36:	ebc9 0007 	rsb	r0, r9, r7
    2e3a:	9a08      	ldr	r2, [sp, #32]
    2e3c:	b201      	sxth	r1, r0
    2e3e:	460b      	mov	r3, r1
    2e40:	4658      	mov	r0, fp
    2e42:	9200      	str	r2, [sp, #0]
    2e44:	4652      	mov	r2, sl
    2e46:	f7ff fc69 	bl	271c <GLCD_Line>
    2e4a:	9906      	ldr	r1, [sp, #24]
    2e4c:	ebc9 0c08 	rsb	ip, r9, r8
    2e50:	19cb      	adds	r3, r1, r7
    2e52:	9808      	ldr	r0, [sp, #32]
    2e54:	44c8      	add	r8, r9
    2e56:	b219      	sxth	r1, r3
    2e58:	fa0f f98c 	sxth.w	r9, ip
    2e5c:	fa0f fb88 	sxth.w	fp, r8
    2e60:	460b      	mov	r3, r1
    2e62:	9000      	str	r0, [sp, #0]
    2e64:	465a      	mov	r2, fp
    2e66:	4648      	mov	r0, r9
    2e68:	f7ff fc58 	bl	271c <GLCD_Line>
    2e6c:	9a06      	ldr	r2, [sp, #24]
    2e6e:	9b08      	ldr	r3, [sp, #32]
    2e70:	1abf      	subs	r7, r7, r2
    2e72:	b239      	sxth	r1, r7
    2e74:	9300      	str	r3, [sp, #0]
    2e76:	4648      	mov	r0, r9
    2e78:	465a      	mov	r2, fp
    2e7a:	460b      	mov	r3, r1
    2e7c:	f7ff fc4e 	bl	271c <GLCD_Line>
    2e80:	f8dd c00c 	ldr.w	ip, [sp, #12]
    2e84:	0431      	lsls	r1, r6, #16
    2e86:	d507      	bpl.n	2e98 <GLCD_Circle+0xca>
    2e88:	b2a1      	uxth	r1, r4
    2e8a:	1cf0      	adds	r0, r6, #3
    2e8c:	eb00 0241 	add.w	r2, r0, r1, lsl #1
    2e90:	1c4f      	adds	r7, r1, #1
    2e92:	b296      	uxth	r6, r2
    2e94:	b2bb      	uxth	r3, r7
    2e96:	e009      	b.n	2eac <GLCD_Circle+0xde>
    2e98:	b229      	sxth	r1, r5
    2e9a:	3605      	adds	r6, #5
    2e9c:	1a60      	subs	r0, r4, r1
    2e9e:	eb06 0240 	add.w	r2, r6, r0, lsl #1
    2ea2:	1c67      	adds	r7, r4, #1
    2ea4:	3d01      	subs	r5, #1
    2ea6:	b296      	uxth	r6, r2
    2ea8:	b2bb      	uxth	r3, r7
    2eaa:	b2ad      	uxth	r5, r5
    2eac:	b21b      	sxth	r3, r3
    2eae:	b229      	sxth	r1, r5
    2eb0:	3401      	adds	r4, #1
    2eb2:	428b      	cmp	r3, r1
    2eb4:	dd9f      	ble.n	2df6 <GLCD_Circle+0x28>
    2eb6:	4665      	mov	r5, ip
    2eb8:	f04f 0900 	mov.w	r9, #0
    2ebc:	9e09      	ldr	r6, [sp, #36]	; 0x24
    2ebe:	9f0a      	ldr	r7, [sp, #40]	; 0x28
    2ec0:	fa1f f886 	uxth.w	r8, r6
    2ec4:	fa1f f489 	uxth.w	r4, r9
    2ec8:	b2ae      	uxth	r6, r5
    2eca:	b2bf      	uxth	r7, r7
    2ecc:	eb04 0008 	add.w	r0, r4, r8
    2ed0:	eb06 0e07 	add.w	lr, r6, r7
    2ed4:	b282      	uxth	r2, r0
    2ed6:	fa1f fa8e 	uxth.w	sl, lr
    2eda:	9206      	str	r2, [sp, #24]
    2edc:	4651      	mov	r1, sl
    2ede:	9806      	ldr	r0, [sp, #24]
    2ee0:	9a05      	ldr	r2, [sp, #20]
    2ee2:	eb06 0b08 	add.w	fp, r6, r8
    2ee6:	f8cd a00c 	str.w	sl, [sp, #12]
    2eea:	f7ff fbff 	bl	26ec <GLCD_PutPixel>
    2eee:	19e3      	adds	r3, r4, r7
    2ef0:	b29b      	uxth	r3, r3
    2ef2:	fa1f fb8b 	uxth.w	fp, fp
    2ef6:	4619      	mov	r1, r3
    2ef8:	4658      	mov	r0, fp
    2efa:	9a05      	ldr	r2, [sp, #20]
    2efc:	9304      	str	r3, [sp, #16]
    2efe:	f7ff fbf5 	bl	26ec <GLCD_PutPixel>
    2f02:	f8dd c00c 	ldr.w	ip, [sp, #12]
    2f06:	ebc4 0108 	rsb	r1, r4, r8
    2f0a:	fa1f fa81 	uxth.w	sl, r1
    2f0e:	4650      	mov	r0, sl
    2f10:	4661      	mov	r1, ip
    2f12:	9a05      	ldr	r2, [sp, #20]
    2f14:	f7ff fbea 	bl	26ec <GLCD_PutPixel>
    2f18:	ebc6 0808 	rsb	r8, r6, r8
    2f1c:	9a04      	ldr	r2, [sp, #16]
    2f1e:	fa1f f888 	uxth.w	r8, r8
    2f22:	4611      	mov	r1, r2
    2f24:	4640      	mov	r0, r8
    2f26:	9a05      	ldr	r2, [sp, #20]
    2f28:	f7ff fbe0 	bl	26ec <GLCD_PutPixel>
    2f2c:	1b38      	subs	r0, r7, r4
    2f2e:	b283      	uxth	r3, r0
    2f30:	1bbe      	subs	r6, r7, r6
    2f32:	4619      	mov	r1, r3
    2f34:	4658      	mov	r0, fp
    2f36:	9a05      	ldr	r2, [sp, #20]
    2f38:	b2b6      	uxth	r6, r6
    2f3a:	9304      	str	r3, [sp, #16]
    2f3c:	f7ff fbd6 	bl	26ec <GLCD_PutPixel>
    2f40:	9806      	ldr	r0, [sp, #24]
    2f42:	4631      	mov	r1, r6
    2f44:	9a05      	ldr	r2, [sp, #20]
    2f46:	f7ff fbd1 	bl	26ec <GLCD_PutPixel>
    2f4a:	4650      	mov	r0, sl
    2f4c:	4631      	mov	r1, r6
    2f4e:	9a05      	ldr	r2, [sp, #20]
    2f50:	f7ff fbcc 	bl	26ec <GLCD_PutPixel>
    2f54:	4640      	mov	r0, r8
    2f56:	9a05      	ldr	r2, [sp, #20]
    2f58:	9904      	ldr	r1, [sp, #16]
    2f5a:	f7ff fbc7 	bl	26ec <GLCD_PutPixel>
    2f5e:	9807      	ldr	r0, [sp, #28]
    2f60:	0402      	lsls	r2, r0, #16
    2f62:	d507      	bpl.n	2f74 <GLCD_Circle+0x1a6>
    2f64:	3003      	adds	r0, #3
    2f66:	eb00 0244 	add.w	r2, r0, r4, lsl #1
    2f6a:	b291      	uxth	r1, r2
    2f6c:	3401      	adds	r4, #1
    2f6e:	9107      	str	r1, [sp, #28]
    2f70:	b2a3      	uxth	r3, r4
    2f72:	e00c      	b.n	2f8e <GLCD_Circle+0x1c0>
    2f74:	9a07      	ldr	r2, [sp, #28]
    2f76:	b22b      	sxth	r3, r5
    2f78:	1d51      	adds	r1, r2, #5
    2f7a:	ebc3 0009 	rsb	r0, r3, r9
    2f7e:	eb01 0240 	add.w	r2, r1, r0, lsl #1
    2f82:	b291      	uxth	r1, r2
    2f84:	3401      	adds	r4, #1
    2f86:	3d01      	subs	r5, #1
    2f88:	9107      	str	r1, [sp, #28]
    2f8a:	b2a3      	uxth	r3, r4
    2f8c:	b2ad      	uxth	r5, r5
    2f8e:	b21c      	sxth	r4, r3
    2f90:	b22b      	sxth	r3, r5
    2f92:	429c      	cmp	r4, r3
    2f94:	f109 0901 	add.w	r9, r9, #1
    2f98:	dd90      	ble.n	2ebc <GLCD_Circle+0xee>
    2f9a:	b00d      	add	sp, #52	; 0x34
    2f9c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00002fa0 <GLCD_Window>:
    2fa0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    2fa2:	4605      	mov	r5, r0
    2fa4:	2045      	movs	r0, #69	; 0x45
    2fa6:	460c      	mov	r4, r1
    2fa8:	4616      	mov	r6, r2
    2faa:	461f      	mov	r7, r3
    2fac:	f7ff fa90 	bl	24d0 <Write_Command_Glcd>
    2fb0:	4628      	mov	r0, r5
    2fb2:	f7ff fabb 	bl	252c <Write_Data_Glcd>
    2fb6:	3d01      	subs	r5, #1
    2fb8:	2046      	movs	r0, #70	; 0x46
    2fba:	f7ff fa89 	bl	24d0 <Write_Command_Glcd>
    2fbe:	1970      	adds	r0, r6, r5
    2fc0:	b280      	uxth	r0, r0
    2fc2:	f7ff fab3 	bl	252c <Write_Data_Glcd>
    2fc6:	2044      	movs	r0, #68	; 0x44
    2fc8:	f7ff fa82 	bl	24d0 <Write_Command_Glcd>
    2fcc:	4620      	mov	r0, r4
    2fce:	f7ff faad 	bl	252c <Write_Data_Glcd>
    2fd2:	2044      	movs	r0, #68	; 0x44
    2fd4:	f7ff fa7c 	bl	24d0 <Write_Command_Glcd>
    2fd8:	3c01      	subs	r4, #1
    2fda:	193f      	adds	r7, r7, r4
    2fdc:	0239      	lsls	r1, r7, #8
    2fde:	f401 407f 	and.w	r0, r1, #65280	; 0xff00
    2fe2:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    2fe6:	f7ff baa1 	b.w	252c <Write_Data_Glcd>

00002fea <GLCD_Display_String>:
    2fea:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    2fec:	4607      	mov	r7, r0
    2fee:	2000      	movs	r0, #0
    2ff0:	460e      	mov	r6, r1
    2ff2:	4615      	mov	r5, r2
    2ff4:	4601      	mov	r1, r0
    2ff6:	f44f 72a0 	mov.w	r2, #320	; 0x140
    2ffa:	23f0      	movs	r3, #240	; 0xf0
    2ffc:	f7ff ffd0 	bl	2fa0 <GLCD_Window>
    3000:	2400      	movs	r4, #0
    3002:	1931      	adds	r1, r6, r4
    3004:	3401      	adds	r4, #1
    3006:	192b      	adds	r3, r5, r4
    3008:	f813 2c01 	ldrb.w	r2, [r3, #-1]
    300c:	b289      	uxth	r1, r1
    300e:	b11a      	cbz	r2, 3018 <GLCD_Display_String+0x2e>
    3010:	4638      	mov	r0, r7
    3012:	f7ff fb57 	bl	26c4 <GLCD_Display_Char>
    3016:	e7f4      	b.n	3002 <GLCD_Display_String+0x18>
    3018:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0000301a <GLCD_ClearLn>:
    301a:	b510      	push	{r4, lr}
    301c:	4604      	mov	r4, r0
    301e:	2000      	movs	r0, #0
    3020:	4601      	mov	r1, r0
    3022:	f44f 72a0 	mov.w	r2, #320	; 0x140
    3026:	23f0      	movs	r3, #240	; 0xf0
    3028:	f7ff ffba 	bl	2fa0 <GLCD_Window>
    302c:	4a03      	ldr	r2, [pc, #12]	; (303c <GLCD_ClearLn+0x22>)
    302e:	4620      	mov	r0, r4
    3030:	2100      	movs	r1, #0
    3032:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    3036:	f7ff bfd8 	b.w	2fea <GLCD_Display_String>
    303a:	bf00      	nop
    303c:	00005672 	.word	0x00005672

00003040 <GLCD_Clear>:
    3040:	b538      	push	{r3, r4, r5, lr}
    3042:	4605      	mov	r5, r0
    3044:	2000      	movs	r0, #0
    3046:	4601      	mov	r1, r0
    3048:	f44f 72a0 	mov.w	r2, #320	; 0x140
    304c:	23f0      	movs	r3, #240	; 0xf0
    304e:	f7ff ffa7 	bl	2fa0 <GLCD_Window>
    3052:	204e      	movs	r0, #78	; 0x4e
    3054:	f7ff fa3c 	bl	24d0 <Write_Command_Glcd>
    3058:	2000      	movs	r0, #0
    305a:	f7ff fa67 	bl	252c <Write_Data_Glcd>
    305e:	204f      	movs	r0, #79	; 0x4f
    3060:	f7ff fa36 	bl	24d0 <Write_Command_Glcd>
    3064:	2000      	movs	r0, #0
    3066:	f7ff fa61 	bl	252c <Write_Data_Glcd>
    306a:	2022      	movs	r0, #34	; 0x22
    306c:	f7ff fa30 	bl	24d0 <Write_Command_Glcd>
    3070:	f7ff f9da 	bl	2428 <wr_dat_start>
    3074:	f44f 3496 	mov.w	r4, #76800	; 0x12c00
    3078:	4628      	mov	r0, r5
    307a:	f7ff f9e9 	bl	2450 <wr_dat_only>
    307e:	3c01      	subs	r4, #1
    3080:	d1fa      	bne.n	3078 <GLCD_Clear+0x38>
    3082:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    3086:	f7ff b9dd 	b.w	2444 <wr_dat_stop>

0000308a <GLCD_Set_Loc>:
    308a:	b538      	push	{r3, r4, r5, lr}
    308c:	460c      	mov	r4, r1
    308e:	4605      	mov	r5, r0
    3090:	f7ff ff86 	bl	2fa0 <GLCD_Window>
    3094:	204e      	movs	r0, #78	; 0x4e
    3096:	f7ff fa1b 	bl	24d0 <Write_Command_Glcd>
    309a:	4628      	mov	r0, r5
    309c:	f7ff fa46 	bl	252c <Write_Data_Glcd>
    30a0:	204f      	movs	r0, #79	; 0x4f
    30a2:	f7ff fa15 	bl	24d0 <Write_Command_Glcd>
    30a6:	4620      	mov	r0, r4
    30a8:	f7ff fa40 	bl	252c <Write_Data_Glcd>
    30ac:	2022      	movs	r0, #34	; 0x22
    30ae:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    30b2:	f7ff ba0d 	b.w	24d0 <Write_Command_Glcd>

000030b6 <GLCD_Window_Fill>:
    30b6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    30ba:	4617      	mov	r7, r2
    30bc:	461e      	mov	r6, r3
    30be:	f8bd 8018 	ldrh.w	r8, [sp, #24]
    30c2:	f7ff ffe2 	bl	308a <GLCD_Set_Loc>
    30c6:	f7ff f9af 	bl	2428 <wr_dat_start>
    30ca:	2400      	movs	r4, #0
    30cc:	42b4      	cmp	r4, r6
    30ce:	d209      	bcs.n	30e4 <GLCD_Window_Fill+0x2e>
    30d0:	2500      	movs	r5, #0
    30d2:	42bd      	cmp	r5, r7
    30d4:	d204      	bcs.n	30e0 <GLCD_Window_Fill+0x2a>
    30d6:	4640      	mov	r0, r8
    30d8:	f7ff f9ba 	bl	2450 <wr_dat_only>
    30dc:	3501      	adds	r5, #1
    30de:	e7f8      	b.n	30d2 <GLCD_Window_Fill+0x1c>
    30e0:	3401      	adds	r4, #1
    30e2:	e7f3      	b.n	30cc <GLCD_Window_Fill+0x16>
    30e4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    30e8:	f7ff b9ac 	b.w	2444 <wr_dat_stop>

000030ec <GLCD_Rect>:
    30ec:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
    30f0:	460c      	mov	r4, r1
    30f2:	4605      	mov	r5, r0
    30f4:	4698      	mov	r8, r3
    30f6:	f8bd 1020 	ldrh.w	r1, [sp, #32]
    30fa:	2a00      	cmp	r2, #0
    30fc:	d041      	beq.n	3182 <GLCD_Rect+0x96>
    30fe:	f8b0 e000 	ldrh.w	lr, [r0]
    3102:	8822      	ldrh	r2, [r4, #0]
    3104:	fa0f f38e 	sxth.w	r3, lr
    3108:	b210      	sxth	r0, r2
    310a:	8867      	ldrh	r7, [r4, #2]
    310c:	886e      	ldrh	r6, [r5, #2]
    310e:	4298      	cmp	r0, r3
    3110:	b238      	sxth	r0, r7
    3112:	b233      	sxth	r3, r6
    3114:	dd13      	ble.n	313e <GLCD_Rect+0x52>
    3116:	4298      	cmp	r0, r3
    3118:	fa1f fc8e 	uxth.w	ip, lr
    311c:	dd07      	ble.n	312e <GLCD_Rect+0x42>
    311e:	b2b6      	uxth	r6, r6
    3120:	3a01      	subs	r2, #1
    3122:	f10c 0001 	add.w	r0, ip, #1
    3126:	1c73      	adds	r3, r6, #1
    3128:	ebcc 0202 	rsb	r2, ip, r2
    312c:	e011      	b.n	3152 <GLCD_Rect+0x66>
    312e:	b2bf      	uxth	r7, r7
    3130:	3a01      	subs	r2, #1
    3132:	f10c 0001 	add.w	r0, ip, #1
    3136:	1c7b      	adds	r3, r7, #1
    3138:	ebcc 0202 	rsb	r2, ip, r2
    313c:	e018      	b.n	3170 <GLCD_Rect+0x84>
    313e:	4298      	cmp	r0, r3
    3140:	b292      	uxth	r2, r2
    3142:	dd0e      	ble.n	3162 <GLCD_Rect+0x76>
    3144:	b2b6      	uxth	r6, r6
    3146:	f10e 3eff 	add.w	lr, lr, #4294967295
    314a:	1c50      	adds	r0, r2, #1
    314c:	1c73      	adds	r3, r6, #1
    314e:	ebc2 020e 	rsb	r2, r2, lr
    3152:	3f01      	subs	r7, #1
    3154:	1bbe      	subs	r6, r7, r6
    3156:	9100      	str	r1, [sp, #0]
    3158:	b280      	uxth	r0, r0
    315a:	b299      	uxth	r1, r3
    315c:	b292      	uxth	r2, r2
    315e:	b2b3      	uxth	r3, r6
    3160:	e00d      	b.n	317e <GLCD_Rect+0x92>
    3162:	b2bf      	uxth	r7, r7
    3164:	f10e 3cff 	add.w	ip, lr, #4294967295
    3168:	1c50      	adds	r0, r2, #1
    316a:	1c7b      	adds	r3, r7, #1
    316c:	ebc2 020c 	rsb	r2, r2, ip
    3170:	3e01      	subs	r6, #1
    3172:	1bf7      	subs	r7, r6, r7
    3174:	9100      	str	r1, [sp, #0]
    3176:	b280      	uxth	r0, r0
    3178:	b299      	uxth	r1, r3
    317a:	b292      	uxth	r2, r2
    317c:	b2bb      	uxth	r3, r7
    317e:	f7ff ff9a 	bl	30b6 <GLCD_Window_Fill>
    3182:	f9b5 1002 	ldrsh.w	r1, [r5, #2]
    3186:	f9b5 0000 	ldrsh.w	r0, [r5]
    318a:	f9b4 2000 	ldrsh.w	r2, [r4]
    318e:	460b      	mov	r3, r1
    3190:	f8cd 8000 	str.w	r8, [sp]
    3194:	f7ff fac2 	bl	271c <GLCD_Line>
    3198:	f9b4 1002 	ldrsh.w	r1, [r4, #2]
    319c:	f9b5 0000 	ldrsh.w	r0, [r5]
    31a0:	f9b4 2000 	ldrsh.w	r2, [r4]
    31a4:	460b      	mov	r3, r1
    31a6:	f8cd 8000 	str.w	r8, [sp]
    31aa:	f7ff fab7 	bl	271c <GLCD_Line>
    31ae:	f9b5 0000 	ldrsh.w	r0, [r5]
    31b2:	f9b5 1002 	ldrsh.w	r1, [r5, #2]
    31b6:	f9b4 3002 	ldrsh.w	r3, [r4, #2]
    31ba:	4602      	mov	r2, r0
    31bc:	f8cd 8000 	str.w	r8, [sp]
    31c0:	f7ff faac 	bl	271c <GLCD_Line>
    31c4:	f9b4 0000 	ldrsh.w	r0, [r4]
    31c8:	f9b5 1002 	ldrsh.w	r1, [r5, #2]
    31cc:	f9b4 3002 	ldrsh.w	r3, [r4, #2]
    31d0:	4602      	mov	r2, r0
    31d2:	f8cd 8020 	str.w	r8, [sp, #32]
    31d6:	b002      	add	sp, #8
    31d8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    31dc:	f7ff ba9e 	b.w	271c <GLCD_Line>

000031e0 <GLCD_Bitmap>:
    31e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    31e4:	f8dd 8020 	ldr.w	r8, [sp, #32]
    31e8:	4617      	mov	r7, r2
    31ea:	4699      	mov	r9, r3
    31ec:	f7ff ff4d 	bl	308a <GLCD_Set_Loc>
    31f0:	f7ff f91a 	bl	2428 <wr_dat_start>
    31f4:	2510      	movs	r5, #16
    31f6:	2600      	movs	r6, #0
    31f8:	454e      	cmp	r6, r9
    31fa:	d20d      	bcs.n	3218 <GLCD_Bitmap+0x38>
    31fc:	eb08 0a45 	add.w	sl, r8, r5, lsl #1
    3200:	2400      	movs	r4, #0
    3202:	42bc      	cmp	r4, r7
    3204:	d205      	bcs.n	3212 <GLCD_Bitmap+0x32>
    3206:	f83a 0014 	ldrh.w	r0, [sl, r4, lsl #1]
    320a:	f7ff f921 	bl	2450 <wr_dat_only>
    320e:	3401      	adds	r4, #1
    3210:	e7f7      	b.n	3202 <GLCD_Bitmap+0x22>
    3212:	19ed      	adds	r5, r5, r7
    3214:	3601      	adds	r6, #1
    3216:	e7ef      	b.n	31f8 <GLCD_Bitmap+0x18>
    3218:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    321c:	f7ff b912 	b.w	2444 <wr_dat_stop>

00003220 <GLCD_Display_Home>:
    3220:	2000      	movs	r0, #0
    3222:	4601      	mov	r1, r0
    3224:	f44f 72a0 	mov.w	r2, #320	; 0x140
    3228:	23f0      	movs	r3, #240	; 0xf0
    322a:	f7ff bf2e 	b.w	308a <GLCD_Set_Loc>

0000322e <GLCD_Driver_OutCtrl>:
    322e:	b510      	push	{r4, lr}
    3230:	4604      	mov	r4, r0
    3232:	2001      	movs	r0, #1
    3234:	f7ff f94c 	bl	24d0 <Write_Command_Glcd>
    3238:	2c03      	cmp	r4, #3
    323a:	d812      	bhi.n	3262 <GLCD_Driver_OutCtrl+0x34>
    323c:	e8df f004 	tbb	[pc, r4]
    3240:	0b080502 	.word	0x0b080502
    3244:	f247 20ef 	movw	r0, #29423	; 0x72ef
    3248:	e007      	b.n	325a <GLCD_Driver_OutCtrl+0x2c>
    324a:	f247 00ef 	movw	r0, #28911	; 0x70ef
    324e:	e004      	b.n	325a <GLCD_Driver_OutCtrl+0x2c>
    3250:	f243 20ef 	movw	r0, #13039	; 0x32ef
    3254:	e001      	b.n	325a <GLCD_Driver_OutCtrl+0x2c>
    3256:	f243 00ef 	movw	r0, #12527	; 0x30ef
    325a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    325e:	f7ff b965 	b.w	252c <Write_Data_Glcd>
    3262:	bd10      	pop	{r4, pc}

00003264 <GLCD_Init>:
    3264:	2101      	movs	r1, #1
    3266:	b510      	push	{r4, lr}
    3268:	2002      	movs	r0, #2
    326a:	460a      	mov	r2, r1
    326c:	f7fc ffc5 	bl	1fa <GPIO_SetDir>
    3270:	2000      	movs	r0, #0
    3272:	2120      	movs	r1, #32
    3274:	2201      	movs	r2, #1
    3276:	f7fc ffc0 	bl	1fa <GPIO_SetDir>
    327a:	f44f 7180 	mov.w	r1, #256	; 0x100
    327e:	2201      	movs	r2, #1
    3280:	2002      	movs	r0, #2
    3282:	f7fc ffba 	bl	1fa <GPIO_SetDir>
    3286:	2002      	movs	r0, #2
    3288:	f7fd fff2 	bl	1270 <delay_ms>
    328c:	f7ff f8ff 	bl	248e <GLCD_Reset>
    3290:	2001      	movs	r0, #1
    3292:	f7ff f8f1 	bl	2478 <GLCD_Backlight>
    3296:	2002      	movs	r0, #2
    3298:	f7fd ffea 	bl	1270 <delay_ms>
    329c:	2028      	movs	r0, #40	; 0x28
    329e:	f7ff f917 	bl	24d0 <Write_Command_Glcd>
    32a2:	2006      	movs	r0, #6
    32a4:	f7ff f942 	bl	252c <Write_Data_Glcd>
    32a8:	2000      	movs	r0, #0
    32aa:	f7ff f911 	bl	24d0 <Write_Command_Glcd>
    32ae:	2001      	movs	r0, #1
    32b0:	f7ff f93c 	bl	252c <Write_Data_Glcd>
    32b4:	2010      	movs	r0, #16
    32b6:	f7ff f90b 	bl	24d0 <Write_Command_Glcd>
    32ba:	2000      	movs	r0, #0
    32bc:	f7ff f936 	bl	252c <Write_Data_Glcd>
    32c0:	2000      	movs	r0, #0
    32c2:	f7ff ffb4 	bl	322e <GLCD_Driver_OutCtrl>
    32c6:	2002      	movs	r0, #2
    32c8:	f7ff f902 	bl	24d0 <Write_Command_Glcd>
    32cc:	f44f 60c0 	mov.w	r0, #1536	; 0x600
    32d0:	f7ff f92c 	bl	252c <Write_Data_Glcd>
    32d4:	2003      	movs	r0, #3
    32d6:	f7ff f8fb 	bl	24d0 <Write_Command_Glcd>
    32da:	f646 2038 	movw	r0, #27192	; 0x6a38
    32de:	f7ff f925 	bl	252c <Write_Data_Glcd>
    32e2:	2011      	movs	r0, #17
    32e4:	f7ff f8f4 	bl	24d0 <Write_Command_Glcd>
    32e8:	f646 0070 	movw	r0, #26736	; 0x6870
    32ec:	f7ff f91e 	bl	252c <Write_Data_Glcd>
    32f0:	200f      	movs	r0, #15
    32f2:	f7ff f8ed 	bl	24d0 <Write_Command_Glcd>
    32f6:	2000      	movs	r0, #0
    32f8:	f7ff f918 	bl	252c <Write_Data_Glcd>
    32fc:	200b      	movs	r0, #11
    32fe:	f7ff f8e7 	bl	24d0 <Write_Command_Glcd>
    3302:	f245 3008 	movw	r0, #21256	; 0x5308
    3306:	f7ff f911 	bl	252c <Write_Data_Glcd>
    330a:	200c      	movs	r0, #12
    330c:	f7ff f8e0 	bl	24d0 <Write_Command_Glcd>
    3310:	2003      	movs	r0, #3
    3312:	f7ff f90b 	bl	252c <Write_Data_Glcd>
    3316:	200d      	movs	r0, #13
    3318:	f7ff f8da 	bl	24d0 <Write_Command_Glcd>
    331c:	200a      	movs	r0, #10
    331e:	f7ff f905 	bl	252c <Write_Data_Glcd>
    3322:	200e      	movs	r0, #14
    3324:	f7ff f8d4 	bl	24d0 <Write_Command_Glcd>
    3328:	f44f 5038 	mov.w	r0, #11776	; 0x2e00
    332c:	f7ff f8fe 	bl	252c <Write_Data_Glcd>
    3330:	201e      	movs	r0, #30
    3332:	f7ff f8cd 	bl	24d0 <Write_Command_Glcd>
    3336:	20be      	movs	r0, #190	; 0xbe
    3338:	f7ff f8f8 	bl	252c <Write_Data_Glcd>
    333c:	2025      	movs	r0, #37	; 0x25
    333e:	f7ff f8c7 	bl	24d0 <Write_Command_Glcd>
    3342:	f44f 4000 	mov.w	r0, #32768	; 0x8000
    3346:	f7ff f8f1 	bl	252c <Write_Data_Glcd>
    334a:	2026      	movs	r0, #38	; 0x26
    334c:	f7ff f8c0 	bl	24d0 <Write_Command_Glcd>
    3350:	f44f 40f0 	mov.w	r0, #30720	; 0x7800
    3354:	f7ff f8ea 	bl	252c <Write_Data_Glcd>
    3358:	204e      	movs	r0, #78	; 0x4e
    335a:	f7ff f8b9 	bl	24d0 <Write_Command_Glcd>
    335e:	2000      	movs	r0, #0
    3360:	f7ff f8e4 	bl	252c <Write_Data_Glcd>
    3364:	204f      	movs	r0, #79	; 0x4f
    3366:	f7ff f8b3 	bl	24d0 <Write_Command_Glcd>
    336a:	2000      	movs	r0, #0
    336c:	f7ff f8de 	bl	252c <Write_Data_Glcd>
    3370:	2012      	movs	r0, #18
    3372:	f7ff f8ad 	bl	24d0 <Write_Command_Glcd>
    3376:	f640 00d9 	movw	r0, #2265	; 0x8d9
    337a:	f7ff f8d7 	bl	252c <Write_Data_Glcd>
    337e:	2030      	movs	r0, #48	; 0x30
    3380:	f7ff f8a6 	bl	24d0 <Write_Command_Glcd>
    3384:	2000      	movs	r0, #0
    3386:	f7ff f8d1 	bl	252c <Write_Data_Glcd>
    338a:	2031      	movs	r0, #49	; 0x31
    338c:	f7ff f8a0 	bl	24d0 <Write_Command_Glcd>
    3390:	f44f 7082 	mov.w	r0, #260	; 0x104
    3394:	f7ff f8ca 	bl	252c <Write_Data_Glcd>
    3398:	2032      	movs	r0, #50	; 0x32
    339a:	f7ff f899 	bl	24d0 <Write_Command_Glcd>
    339e:	f44f 7080 	mov.w	r0, #256	; 0x100
    33a2:	f7ff f8c3 	bl	252c <Write_Data_Glcd>
    33a6:	f240 3405 	movw	r4, #773	; 0x305
    33aa:	2033      	movs	r0, #51	; 0x33
    33ac:	f7ff f890 	bl	24d0 <Write_Command_Glcd>
    33b0:	4620      	mov	r0, r4
    33b2:	f7ff f8bb 	bl	252c <Write_Data_Glcd>
    33b6:	2034      	movs	r0, #52	; 0x34
    33b8:	f7ff f88a 	bl	24d0 <Write_Command_Glcd>
    33bc:	f240 5005 	movw	r0, #1285	; 0x505
    33c0:	f7ff f8b4 	bl	252c <Write_Data_Glcd>
    33c4:	2035      	movs	r0, #53	; 0x35
    33c6:	f7ff f883 	bl	24d0 <Write_Command_Glcd>
    33ca:	4620      	mov	r0, r4
    33cc:	f7ff f8ae 	bl	252c <Write_Data_Glcd>
    33d0:	2036      	movs	r0, #54	; 0x36
    33d2:	f7ff f87d 	bl	24d0 <Write_Command_Glcd>
    33d6:	f240 7007 	movw	r0, #1799	; 0x707
    33da:	f7ff f8a7 	bl	252c <Write_Data_Glcd>
    33de:	2037      	movs	r0, #55	; 0x37
    33e0:	f7ff f876 	bl	24d0 <Write_Command_Glcd>
    33e4:	f44f 7040 	mov.w	r0, #768	; 0x300
    33e8:	f7ff f8a0 	bl	252c <Write_Data_Glcd>
    33ec:	203a      	movs	r0, #58	; 0x3a
    33ee:	f7ff f86f 	bl	24d0 <Write_Command_Glcd>
    33f2:	f44f 5090 	mov.w	r0, #4608	; 0x1200
    33f6:	f7ff f899 	bl	252c <Write_Data_Glcd>
    33fa:	203b      	movs	r0, #59	; 0x3b
    33fc:	f7ff f868 	bl	24d0 <Write_Command_Glcd>
    3400:	f44f 6000 	mov.w	r0, #2048	; 0x800
    3404:	f7ff f892 	bl	252c <Write_Data_Glcd>
    3408:	2007      	movs	r0, #7
    340a:	f7ff f861 	bl	24d0 <Write_Command_Glcd>
    340e:	2033      	movs	r0, #51	; 0x33
    3410:	f7ff f88c 	bl	252c <Write_Data_Glcd>
    3414:	2005      	movs	r0, #5
    3416:	f7fd ff2b 	bl	1270 <delay_ms>
    341a:	2022      	movs	r0, #34	; 0x22
    341c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    3420:	f7ff b856 	b.w	24d0 <Write_Command_Glcd>

00003424 <Port_Init>:
}

/**
 * @}
 */

    3424:	2003      	movs	r0, #3
    3426:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
    342a:	2201      	movs	r2, #1
    342c:	f7fc bee5 	b.w	1fa <GPIO_SetDir>

00003430 <System_Init>:
 * @brief	Initial System Init using Port and Peripheral
 * @param[in]	None
 * @return 		None
 **********************************************************************/
void System_Init(void)
{
    3430:	b508      	push	{r3, lr}
	Port_Init();
    3432:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    3436:	781a      	ldrb	r2, [r3, #0]
    3438:	f002 00fe 	and.w	r0, r2, #254	; 0xfe
    343c:	7018      	strb	r0, [r3, #0]
	SYSTICK_Config();
    343e:	f000 f885 	bl	354c <SystemInit>
	UART_Config(LPC_UART0, 57600);
    3442:	f7ff ffef 	bl	3424 <Port_Init>
	UART_Config(LPC_UART2, 115200);
    3446:	f7fd ff79 	bl	133c <SYSTICK_Config>
}
    344a:	4b0b      	ldr	r3, [pc, #44]	; (3478 <System_Init+0x48>)
    \param [in]  priority  Priority to set
 */
static __INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
    344c:	480b      	ldr	r0, [pc, #44]	; (347c <System_Init+0x4c>)
    344e:	2200      	movs	r2, #0
    3450:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
    3454:	6019      	str	r1, [r3, #0]
    3456:	f880 2023 	strb.w	r2, [r0, #35]	; 0x23

/*********************************************************************//**
 * @brief 		General Port Initialization
    345a:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
    345e:	4808      	ldr	r0, [pc, #32]	; (3480 <System_Init+0x50>)
    3460:	f7fe f96c 	bl	173c <UART_Config>
 * @param[in]	None
    3464:	4807      	ldr	r0, [pc, #28]	; (3484 <System_Init+0x54>)
    3466:	f7fd fd85 	bl	f74 <SSP_Config>
 * @return 		None
    346a:	4807      	ldr	r0, [pc, #28]	; (3488 <System_Init+0x58>)
    346c:	f7fd f894 	bl	598 <I2C_Config>
 **********************************************************************/
void Port_Init(void)
    3470:	e8bd 4008 	ldmia.w	sp!, {r3, lr}

/*********************************************************************//**
 * @brief 		General Port Initialization
 * @param[in]	None
 * @return 		None
 **********************************************************************/
    3474:	f7ff bef6 	b.w	3264 <GLCD_Init>
    3478:	10000360 	.word	0x10000360
    347c:	e000ed00 	.word	0xe000ed00
    3480:	4000c000 	.word	0x4000c000
    3484:	40030000 	.word	0x40030000
    3488:	4001c000 	.word	0x4001c000

0000348c <main>:
   allow the linker to generate wrapper code to setup stacks, allocate
   heap area, and initialize and copy code and data segments. For GNU
   toolsets, the entry point is through __start() in the crt0_gnu.asm
   file, and that startup code will setup stacks and data */
int main(void)
{
    348c:	b508      	push	{r3, lr}
	System_Init();                        // Initialize System
    348e:	f7ff ffcf 	bl	3430 <System_Init>

	GLCD_Clear (White);
    3492:	f64f 70ff 	movw	r0, #65535	; 0xffff
    3496:	f7ff fdd3 	bl	3040 <GLCD_Clear>
	GLCD_Display_Char (3,2,'A');          // Display character 'A' at x=3 & y=2
    349a:	2003      	movs	r0, #3
    349c:	2102      	movs	r1, #2
    349e:	2241      	movs	r2, #65	; 0x41
    34a0:	f7ff f910 	bl	26c4 <GLCD_Display_Char>
    34a4:	e7fe      	b.n	34a4 <main+0x18>
	...

000034a8 <SystemCoreClockUpdate>:
  LPC_SC->CLKSRCSEL = CLKSRCSEL_Val;    /* Select Clock Source for PLL0       */

  LPC_SC->PLL0CFG   = PLL0CFG_Val;      /* configure PLL0                     */
  LPC_SC->PLL0FEED  = 0xAA;
  LPC_SC->PLL0FEED  = 0x55;

    34a8:	4b22      	ldr	r3, [pc, #136]	; (3534 <SystemCoreClockUpdate+0x8c>)

#if (PLL0_SETUP)
  LPC_SC->CLKSRCSEL = CLKSRCSEL_Val;    /* Select Clock Source for PLL0       */

  LPC_SC->PLL0CFG   = PLL0CFG_Val;      /* configure PLL0                     */
  LPC_SC->PLL0FEED  = 0xAA;
    34aa:	b510      	push	{r4, lr}
  LPC_SC->PLL0FEED  = 0x55;

    34ac:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
  LPC_SC->PLL0CON   = 0x01;             /* PLL0 Enable                        */
    34b0:	f8d3 110c 	ldr.w	r1, [r3, #268]	; 0x10c
  LPC_SC->CLKSRCSEL = CLKSRCSEL_Val;    /* Select Clock Source for PLL0       */

  LPC_SC->PLL0CFG   = PLL0CFG_Val;      /* configure PLL0                     */
  LPC_SC->PLL0FEED  = 0xAA;
  LPC_SC->PLL0FEED  = 0x55;

    34b4:	f3c2 6001 	ubfx	r0, r2, #24, #2
    34b8:	2803      	cmp	r0, #3
  LPC_SC->PLL0CON   = 0x01;             /* PLL0 Enable                        */
    34ba:	f001 0103 	and.w	r1, r1, #3
    34be:	4a1e      	ldr	r2, [pc, #120]	; (3538 <SystemCoreClockUpdate+0x90>)
  LPC_SC->CLKSRCSEL = CLKSRCSEL_Val;    /* Select Clock Source for PLL0       */

  LPC_SC->PLL0CFG   = PLL0CFG_Val;      /* configure PLL0                     */
  LPC_SC->PLL0FEED  = 0xAA;
  LPC_SC->PLL0FEED  = 0x55;

    34c0:	d125      	bne.n	350e <SystemCoreClockUpdate+0x66>
  LPC_SC->PLL0CON   = 0x01;             /* PLL0 Enable                        */
    34c2:	2901      	cmp	r1, #1
  LPC_SC->PLL0CON   = 0x03;             /* PLL0 Enable & Connect              */
  LPC_SC->PLL0FEED  = 0xAA;
  LPC_SC->PLL0FEED  = 0x55;
  while (!(LPC_SC->PLL0STAT & ((1<<25) | (1<<24))));/* Wait for PLLC0_STAT & PLLE0_STAT */
#endif

    34c4:	f8d3 4088 	ldr.w	r4, [r3, #136]	; 0x88
#if (PLL1_SETUP)
    34c8:	f8d3 0088 	ldr.w	r0, [r3, #136]	; 0x88

  LPC_SC->PLL0CFG   = PLL0CFG_Val;      /* configure PLL0                     */
  LPC_SC->PLL0FEED  = 0xAA;
  LPC_SC->PLL0FEED  = 0x55;

  LPC_SC->PLL0CON   = 0x01;             /* PLL0 Enable                        */
    34cc:	d00b      	beq.n	34e6 <SystemCoreClockUpdate+0x3e>
    34ce:	2902      	cmp	r1, #2
  LPC_SC->PLL1FEED  = 0xAA;
  LPC_SC->PLL1FEED  = 0x55;

  LPC_SC->PLL1CON   = 0x01;             /* PLL1 Enable                        */
  LPC_SC->PLL1FEED  = 0xAA;
  LPC_SC->PLL1FEED  = 0x55;
    34d0:	f8d3 1104 	ldr.w	r1, [r3, #260]	; 0x104
#if (PLL1_SETUP)
  LPC_SC->PLL1CFG   = PLL1CFG_Val;
  LPC_SC->PLL1FEED  = 0xAA;
  LPC_SC->PLL1FEED  = 0x55;

  LPC_SC->PLL1CON   = 0x01;             /* PLL1 Enable                        */
    34d4:	ea4f 4344 	mov.w	r3, r4, lsl #17
    34d8:	ea4f 4353 	mov.w	r3, r3, lsr #17

#if (PLL1_SETUP)
  LPC_SC->PLL1CFG   = PLL1CFG_Val;
  LPC_SC->PLL1FEED  = 0xAA;
  LPC_SC->PLL1FEED  = 0x55;

    34dc:	f103 0301 	add.w	r3, r3, #1

  LPC_SC->PLL0CFG   = PLL0CFG_Val;      /* configure PLL0                     */
  LPC_SC->PLL0FEED  = 0xAA;
  LPC_SC->PLL0FEED  = 0x55;

  LPC_SC->PLL0CON   = 0x01;             /* PLL0 Enable                        */
    34e0:	d008      	beq.n	34f4 <SystemCoreClockUpdate+0x4c>
  LPC_SC->PLL0FEED  = 0xAA;
  LPC_SC->PLL0FEED  = 0x55;
  while (!(LPC_SC->PLL0STAT & (1<<26)));/* Wait for PLOCK0                    */
    34e2:	4c16      	ldr	r4, [pc, #88]	; (353c <SystemCoreClockUpdate+0x94>)
    34e4:	e008      	b.n	34f8 <SystemCoreClockUpdate+0x50>
  LPC_SC->PLL0CON   = 0x03;             /* PLL0 Enable & Connect              */
  LPC_SC->PLL0FEED  = 0xAA;
  LPC_SC->PLL0FEED  = 0x55;
  while (!(LPC_SC->PLL0STAT & ((1<<25) | (1<<24))));/* Wait for PLLC0_STAT & PLLE0_STAT */
#endif

    34e6:	0464      	lsls	r4, r4, #17
#if (PLL1_SETUP)
  LPC_SC->PLL1CFG   = PLL1CFG_Val;
    34e8:	f8d3 1104 	ldr.w	r1, [r3, #260]	; 0x104
  LPC_SC->PLL0CON   = 0x03;             /* PLL0 Enable & Connect              */
  LPC_SC->PLL0FEED  = 0xAA;
  LPC_SC->PLL0FEED  = 0x55;
  while (!(LPC_SC->PLL0STAT & ((1<<25) | (1<<24))));/* Wait for PLLC0_STAT & PLLE0_STAT */
#endif

    34ec:	0c63      	lsrs	r3, r4, #17

  LPC_SC->PLL0CON   = 0x03;             /* PLL0 Enable & Connect              */
  LPC_SC->PLL0FEED  = 0xAA;
  LPC_SC->PLL0FEED  = 0x55;
  while (!(LPC_SC->PLL0STAT & ((1<<25) | (1<<24))));/* Wait for PLLC0_STAT & PLLE0_STAT */
#endif
    34ee:	3301      	adds	r3, #1
    34f0:	4c13      	ldr	r4, [pc, #76]	; (3540 <SystemCoreClockUpdate+0x98>)
    34f2:	e001      	b.n	34f8 <SystemCoreClockUpdate+0x50>

#if (PLL1_SETUP)
  LPC_SC->PLL1CFG   = PLL1CFG_Val;
  LPC_SC->PLL1FEED  = 0xAA;
  LPC_SC->PLL1FEED  = 0x55;

    34f4:	f44f 447a 	mov.w	r4, #64000	; 0xfa00
    34f8:	4363      	muls	r3, r4
  LPC_SC->PLL1CON   = 0x01;             /* PLL1 Enable                        */
  LPC_SC->PLL1FEED  = 0xAA;
    34fa:	f3c0 4007 	ubfx	r0, r0, #16, #8
    34fe:	3001      	adds	r0, #1
  LPC_SC->PLL1FEED  = 0x55;
    3500:	b2c9      	uxtb	r1, r1
#if (PLL1_SETUP)
  LPC_SC->PLL1CFG   = PLL1CFG_Val;
  LPC_SC->PLL1FEED  = 0xAA;
  LPC_SC->PLL1FEED  = 0x55;

  LPC_SC->PLL1CON   = 0x01;             /* PLL1 Enable                        */
    3502:	fbb3 f3f0 	udiv	r3, r3, r0
  LPC_SC->PLL1FEED  = 0xAA;
  LPC_SC->PLL1FEED  = 0x55;
    3506:	1c48      	adds	r0, r1, #1
  LPC_SC->PLL1CFG   = PLL1CFG_Val;
  LPC_SC->PLL1FEED  = 0xAA;
  LPC_SC->PLL1FEED  = 0x55;

  LPC_SC->PLL1CON   = 0x01;             /* PLL1 Enable                        */
  LPC_SC->PLL1FEED  = 0xAA;
    3508:	fbb3 f0f0 	udiv	r0, r3, r0
    350c:	e00f      	b.n	352e <SystemCoreClockUpdate+0x86>
  LPC_SC->PLL1FEED  = 0x55;
  while (!(LPC_SC->PLL1STAT & ((1<< 9) | (1<< 8))));/* Wait for PLLC1_STAT & PLLE1_STAT */
#else
  LPC_SC->USBCLKCFG = USBCLKCFG_Val;    /* Setup USB Clock Divider            */
#endif

    350e:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
    3512:	b2d8      	uxtb	r0, r3
    3514:	1c43      	adds	r3, r0, #1
  LPC_SC->PLL1FEED  = 0xAA;
  LPC_SC->PLL1FEED  = 0x55;
  while (!(LPC_SC->PLL1STAT & (1<<10)));/* Wait for PLOCK1                    */

  LPC_SC->PLL1CON   = 0x03;             /* PLL1 Enable & Connect              */
  LPC_SC->PLL1FEED  = 0xAA;
    3516:	2901      	cmp	r1, #1
    3518:	d003      	beq.n	3522 <SystemCoreClockUpdate+0x7a>
    351a:	2902      	cmp	r1, #2
    351c:	d003      	beq.n	3526 <SystemCoreClockUpdate+0x7e>
  LPC_SC->PLL1FEED  = 0x55;
  while (!(LPC_SC->PLL1STAT & ((1<< 9) | (1<< 8))));/* Wait for PLLC1_STAT & PLLE1_STAT */
#else
    351e:	4909      	ldr	r1, [pc, #36]	; (3544 <SystemCoreClockUpdate+0x9c>)
    3520:	e003      	b.n	352a <SystemCoreClockUpdate+0x82>
  LPC_SC->USBCLKCFG = USBCLKCFG_Val;    /* Setup USB Clock Divider            */
#endif

    3522:	4909      	ldr	r1, [pc, #36]	; (3548 <SystemCoreClockUpdate+0xa0>)
    3524:	e001      	b.n	352a <SystemCoreClockUpdate+0x82>
  LPC_SC->PCLKSEL0  = PCLKSEL0_Val;     /* Peripheral Clock Selection         */
  LPC_SC->PCLKSEL1  = PCLKSEL1_Val;

    3526:	f44f 41fa 	mov.w	r1, #32000	; 0x7d00
    352a:	fbb1 f0f3 	udiv	r0, r1, r3
    352e:	6010      	str	r0, [r2, #0]
    3530:	bd10      	pop	{r4, pc}
    3532:	bf00      	nop
    3534:	400fc000 	.word	0x400fc000
    3538:	2007c008 	.word	0x2007c008
    353c:	007a1200 	.word	0x007a1200
    3540:	016e3600 	.word	0x016e3600
    3544:	003d0900 	.word	0x003d0900
    3548:	00b71b00 	.word	0x00b71b00

0000354c <SystemInit>:
    354c:	4b33      	ldr	r3, [pc, #204]	; (361c <SystemInit+0xd0>)
    354e:	2220      	movs	r2, #32
    3550:	f8c3 21a0 	str.w	r2, [r3, #416]	; 0x1a0
    3554:	4619      	mov	r1, r3
    3556:	f8d1 01a0 	ldr.w	r0, [r1, #416]	; 0x1a0
    355a:	4b30      	ldr	r3, [pc, #192]	; (361c <SystemInit+0xd0>)
    355c:	0640      	lsls	r0, r0, #25
    355e:	d5fa      	bpl.n	3556 <SystemInit+0xa>
    3560:	492f      	ldr	r1, [pc, #188]	; (3620 <SystemInit+0xd4>)
    3562:	2202      	movs	r2, #2
    3564:	2001      	movs	r0, #1
    3566:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
    356a:	f8c3 010c 	str.w	r0, [r3, #268]	; 0x10c
    356e:	2255      	movs	r2, #85	; 0x55
    3570:	f8c3 1084 	str.w	r1, [r3, #132]	; 0x84
    3574:	21aa      	movs	r1, #170	; 0xaa
    3576:	f8c3 108c 	str.w	r1, [r3, #140]	; 0x8c
    357a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    357e:	f8c3 0080 	str.w	r0, [r3, #128]	; 0x80
    3582:	f8c3 108c 	str.w	r1, [r3, #140]	; 0x8c
    3586:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    358a:	4824      	ldr	r0, [pc, #144]	; (361c <SystemInit+0xd0>)
    358c:	f8d0 3088 	ldr.w	r3, [r0, #136]	; 0x88
    3590:	0159      	lsls	r1, r3, #5
    3592:	d5fa      	bpl.n	358a <SystemInit+0x3e>
    3594:	2103      	movs	r1, #3
    3596:	22aa      	movs	r2, #170	; 0xaa
    3598:	2355      	movs	r3, #85	; 0x55
    359a:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
    359e:	f8c0 208c 	str.w	r2, [r0, #140]	; 0x8c
    35a2:	f8c0 308c 	str.w	r3, [r0, #140]	; 0x8c
    35a6:	f8d0 1088 	ldr.w	r1, [r0, #136]	; 0x88
    35aa:	4b1c      	ldr	r3, [pc, #112]	; (361c <SystemInit+0xd0>)
    35ac:	f011 7f40 	tst.w	r1, #50331648	; 0x3000000
    35b0:	d0f9      	beq.n	35a6 <SystemInit+0x5a>
    35b2:	2013      	movs	r0, #19
    35b4:	f8c3 00a4 	str.w	r0, [r3, #164]	; 0xa4
    35b8:	21aa      	movs	r1, #170	; 0xaa
    35ba:	2255      	movs	r2, #85	; 0x55
    35bc:	2001      	movs	r0, #1
    35be:	f8c3 10ac 	str.w	r1, [r3, #172]	; 0xac
    35c2:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
    35c6:	f8c3 00a0 	str.w	r0, [r3, #160]	; 0xa0
    35ca:	f8c3 10ac 	str.w	r1, [r3, #172]	; 0xac
    35ce:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
    35d2:	4a12      	ldr	r2, [pc, #72]	; (361c <SystemInit+0xd0>)
    35d4:	f8d2 30a8 	ldr.w	r3, [r2, #168]	; 0xa8
    35d8:	055b      	lsls	r3, r3, #21
    35da:	d5fa      	bpl.n	35d2 <SystemInit+0x86>
    35dc:	2103      	movs	r1, #3
    35de:	20aa      	movs	r0, #170	; 0xaa
    35e0:	2355      	movs	r3, #85	; 0x55
    35e2:	f8c2 10a0 	str.w	r1, [r2, #160]	; 0xa0
    35e6:	f8c2 00ac 	str.w	r0, [r2, #172]	; 0xac
    35ea:	f8c2 30ac 	str.w	r3, [r2, #172]	; 0xac
    35ee:	f8d2 10a8 	ldr.w	r1, [r2, #168]	; 0xa8
    35f2:	480a      	ldr	r0, [pc, #40]	; (361c <SystemInit+0xd0>)
    35f4:	f411 7f40 	tst.w	r1, #768	; 0x300
    35f8:	d0f9      	beq.n	35ee <SystemInit+0xa2>
    35fa:	2200      	movs	r2, #0
    35fc:	f8c0 21a8 	str.w	r2, [r0, #424]	; 0x1a8
    3600:	f44f 4300 	mov.w	r3, #32768	; 0x8000
    3604:	f8c0 21ac 	str.w	r2, [r0, #428]	; 0x1ac
    3608:	2120      	movs	r1, #32
    360a:	f44f 42a0 	mov.w	r2, #20480	; 0x5000
    360e:	f8c0 30c4 	str.w	r3, [r0, #196]	; 0xc4
    3612:	f8c0 11c8 	str.w	r1, [r0, #456]	; 0x1c8
    3616:	6002      	str	r2, [r0, #0]
    3618:	4770      	bx	lr
    361a:	bf00      	nop
    361c:	400fc000 	.word	0x400fc000
    3620:	00010018 	.word	0x00010018

00003624 <ADC_IRQHandler>:
 * @param  None    
 * @retval : None      
*/

void Default_Handler(void)
{
    3624:	e7fe      	b.n	3624 <ADC_IRQHandler>

00003626 <Reset_Handler>:
 * @param  None
 * @retval : None
*/

void Reset_Handler(void)
{
    3626:	4668      	mov	r0, sp
    3628:	f020 0107 	bic.w	r1, r0, #7
    362c:	468d      	mov	sp, r1
    362e:	b501      	push	{r0, lr}
  unsigned long *pulSrc, *pulDest;

  /* Copy the data segment initializers from flash to SRAM */
  pulSrc = &_sidata;

  for(pulDest = &_sdata; pulDest < &_edata; )
    3630:	2300      	movs	r3, #0
 *          supplied main() routine is called.
 * @param  None
 * @retval : None
*/

void Reset_Handler(void)
    3632:	4a0f      	ldr	r2, [pc, #60]	; (3670 <Reset_Handler+0x4a>)
  unsigned long *pulSrc, *pulDest;

  /* Copy the data segment initializers from flash to SRAM */
  pulSrc = &_sidata;

  for(pulDest = &_sdata; pulDest < &_edata; )
    3634:	490f      	ldr	r1, [pc, #60]	; (3674 <Reset_Handler+0x4e>)
 *          supplied main() routine is called.
 * @param  None
 * @retval : None
*/

void Reset_Handler(void)
    3636:	1898      	adds	r0, r3, r2
  unsigned long *pulSrc, *pulDest;

  /* Copy the data segment initializers from flash to SRAM */
  pulSrc = &_sidata;

  for(pulDest = &_sdata; pulDest < &_edata; )
    3638:	4288      	cmp	r0, r1
    363a:	d204      	bcs.n	3646 <Reset_Handler+0x20>
  {
    *(pulDest++) = *(pulSrc++);
    363c:	490e      	ldr	r1, [pc, #56]	; (3678 <Reset_Handler+0x52>)
    363e:	5858      	ldr	r0, [r3, r1]
    3640:	5098      	str	r0, [r3, r2]
    3642:	3304      	adds	r3, #4
    3644:	e7f5      	b.n	3632 <Reset_Handler+0xc>
  unsigned long *pulSrc, *pulDest;

  /* Copy the data segment initializers from flash to SRAM */
  pulSrc = &_sidata;

  for(pulDest = &_sdata; pulDest < &_edata; )
    3646:	480d      	ldr	r0, [pc, #52]	; (367c <Reset_Handler+0x56>)
  {
    *(pulDest++) = *(pulSrc++);
  }

  /* Zero fill the bss segment. */
  for(pulDest = &_sbss; pulDest < &_ebss; )
    3648:	4a0d      	ldr	r2, [pc, #52]	; (3680 <Reset_Handler+0x5a>)
    364a:	4290      	cmp	r0, r2
    364c:	d203      	bcs.n	3656 <Reset_Handler+0x30>
  {
    *(pulDest++) = 0;
    364e:	2200      	movs	r2, #0
    3650:	f840 2b04 	str.w	r2, [r0], #4
    3654:	e7f8      	b.n	3648 <Reset_Handler+0x22>
  {
    *(pulDest++) = *(pulSrc++);
  }

  /* Zero fill the bss segment. */
  for(pulDest = &_sbss; pulDest < &_ebss; )
    3656:	4b0b      	ldr	r3, [pc, #44]	; (3684 <Reset_Handler+0x5e>)
  {
    *(pulDest++) = 0;
  }

  /* Zero fill the bss_ahb segment. */
  for(pulDest = &_sbss_ahb; pulDest < &_ebss_ahb; )
    3658:	480b      	ldr	r0, [pc, #44]	; (3688 <Reset_Handler+0x62>)
    365a:	4283      	cmp	r3, r0
    365c:	d203      	bcs.n	3666 <Reset_Handler+0x40>
  {
    *(pulDest++) = 0;
    365e:	2100      	movs	r1, #0
    3660:	f843 1b04 	str.w	r1, [r3], #4
    3664:	e7f8      	b.n	3658 <Reset_Handler+0x32>
  }

  /* Call the application's entry point.*/
  SystemInit();
    3666:	f7ff ff71 	bl	354c <SystemInit>
  main();
    366a:	f7ff ff0f 	bl	348c <main>
    366e:	e7fe      	b.n	366e <Reset_Handler+0x48>
    3670:	2007c000 	.word	0x2007c000
    3674:	2007c010 	.word	0x2007c010
    3678:	00005688 	.word	0x00005688
    367c:	10000000 	.word	0x10000000
    3680:	10000368 	.word	0x10000368
    3684:	2007c010 	.word	0x2007c010
    3688:	2007c010 	.word	0x2007c010

0000368c <_init>:
  while( 1 );
}

// dummy for newer gcc versions
void _init()
{
    368c:	4770      	bx	lr
    368e:	bf00      	nop

00003690 <__aeabi_frsub>:
    3690:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
    3694:	e002      	b.n	369c <__addsf3>
    3696:	bf00      	nop

00003698 <__aeabi_fsub>:
    3698:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

0000369c <__addsf3>:
    369c:	0042      	lsls	r2, r0, #1
    369e:	bf1f      	itttt	ne
    36a0:	ea5f 0341 	movsne.w	r3, r1, lsl #1
    36a4:	ea92 0f03 	teqne	r2, r3
    36a8:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
    36ac:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
    36b0:	d06a      	beq.n	3788 <__addsf3+0xec>
    36b2:	ea4f 6212 	mov.w	r2, r2, lsr #24
    36b6:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
    36ba:	bfc1      	itttt	gt
    36bc:	18d2      	addgt	r2, r2, r3
    36be:	4041      	eorgt	r1, r0
    36c0:	4048      	eorgt	r0, r1
    36c2:	4041      	eorgt	r1, r0
    36c4:	bfb8      	it	lt
    36c6:	425b      	neglt	r3, r3
    36c8:	2b19      	cmp	r3, #25
    36ca:	bf88      	it	hi
    36cc:	4770      	bxhi	lr
    36ce:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
    36d2:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
    36d6:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
    36da:	bf18      	it	ne
    36dc:	4240      	negne	r0, r0
    36de:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
    36e2:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
    36e6:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
    36ea:	bf18      	it	ne
    36ec:	4249      	negne	r1, r1
    36ee:	ea92 0f03 	teq	r2, r3
    36f2:	d03f      	beq.n	3774 <__addsf3+0xd8>
    36f4:	f1a2 0201 	sub.w	r2, r2, #1
    36f8:	fa41 fc03 	asr.w	ip, r1, r3
    36fc:	eb10 000c 	adds.w	r0, r0, ip
    3700:	f1c3 0320 	rsb	r3, r3, #32
    3704:	fa01 f103 	lsl.w	r1, r1, r3
    3708:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
    370c:	d502      	bpl.n	3714 <__addsf3+0x78>
    370e:	4249      	negs	r1, r1
    3710:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
    3714:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
    3718:	d313      	bcc.n	3742 <__addsf3+0xa6>
    371a:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
    371e:	d306      	bcc.n	372e <__addsf3+0x92>
    3720:	0840      	lsrs	r0, r0, #1
    3722:	ea4f 0131 	mov.w	r1, r1, rrx
    3726:	f102 0201 	add.w	r2, r2, #1
    372a:	2afe      	cmp	r2, #254	; 0xfe
    372c:	d251      	bcs.n	37d2 <__addsf3+0x136>
    372e:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
    3732:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
    3736:	bf08      	it	eq
    3738:	f020 0001 	biceq.w	r0, r0, #1
    373c:	ea40 0003 	orr.w	r0, r0, r3
    3740:	4770      	bx	lr
    3742:	0049      	lsls	r1, r1, #1
    3744:	eb40 0000 	adc.w	r0, r0, r0
    3748:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
    374c:	f1a2 0201 	sub.w	r2, r2, #1
    3750:	d1ed      	bne.n	372e <__addsf3+0x92>
    3752:	fab0 fc80 	clz	ip, r0
    3756:	f1ac 0c08 	sub.w	ip, ip, #8
    375a:	ebb2 020c 	subs.w	r2, r2, ip
    375e:	fa00 f00c 	lsl.w	r0, r0, ip
    3762:	bfaa      	itet	ge
    3764:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
    3768:	4252      	neglt	r2, r2
    376a:	4318      	orrge	r0, r3
    376c:	bfbc      	itt	lt
    376e:	40d0      	lsrlt	r0, r2
    3770:	4318      	orrlt	r0, r3
    3772:	4770      	bx	lr
    3774:	f092 0f00 	teq	r2, #0
    3778:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
    377c:	bf06      	itte	eq
    377e:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
    3782:	3201      	addeq	r2, #1
    3784:	3b01      	subne	r3, #1
    3786:	e7b5      	b.n	36f4 <__addsf3+0x58>
    3788:	ea4f 0341 	mov.w	r3, r1, lsl #1
    378c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
    3790:	bf18      	it	ne
    3792:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
    3796:	d021      	beq.n	37dc <__addsf3+0x140>
    3798:	ea92 0f03 	teq	r2, r3
    379c:	d004      	beq.n	37a8 <__addsf3+0x10c>
    379e:	f092 0f00 	teq	r2, #0
    37a2:	bf08      	it	eq
    37a4:	4608      	moveq	r0, r1
    37a6:	4770      	bx	lr
    37a8:	ea90 0f01 	teq	r0, r1
    37ac:	bf1c      	itt	ne
    37ae:	2000      	movne	r0, #0
    37b0:	4770      	bxne	lr
    37b2:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
    37b6:	d104      	bne.n	37c2 <__addsf3+0x126>
    37b8:	0040      	lsls	r0, r0, #1
    37ba:	bf28      	it	cs
    37bc:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
    37c0:	4770      	bx	lr
    37c2:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
    37c6:	bf3c      	itt	cc
    37c8:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
    37cc:	4770      	bxcc	lr
    37ce:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
    37d2:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
    37d6:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
    37da:	4770      	bx	lr
    37dc:	ea7f 6222 	mvns.w	r2, r2, asr #24
    37e0:	bf16      	itet	ne
    37e2:	4608      	movne	r0, r1
    37e4:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
    37e8:	4601      	movne	r1, r0
    37ea:	0242      	lsls	r2, r0, #9
    37ec:	bf06      	itte	eq
    37ee:	ea5f 2341 	movseq.w	r3, r1, lsl #9
    37f2:	ea90 0f01 	teqeq	r0, r1
    37f6:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
    37fa:	4770      	bx	lr

000037fc <__aeabi_ui2f>:
    37fc:	f04f 0300 	mov.w	r3, #0
    3800:	e004      	b.n	380c <__aeabi_i2f+0x8>
    3802:	bf00      	nop

00003804 <__aeabi_i2f>:
    3804:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
    3808:	bf48      	it	mi
    380a:	4240      	negmi	r0, r0
    380c:	ea5f 0c00 	movs.w	ip, r0
    3810:	bf08      	it	eq
    3812:	4770      	bxeq	lr
    3814:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
    3818:	4601      	mov	r1, r0
    381a:	f04f 0000 	mov.w	r0, #0
    381e:	e01c      	b.n	385a <__aeabi_l2f+0x2a>

00003820 <__aeabi_ul2f>:
    3820:	ea50 0201 	orrs.w	r2, r0, r1
    3824:	bf08      	it	eq
    3826:	4770      	bxeq	lr
    3828:	f04f 0300 	mov.w	r3, #0
    382c:	e00a      	b.n	3844 <__aeabi_l2f+0x14>
    382e:	bf00      	nop

00003830 <__aeabi_l2f>:
    3830:	ea50 0201 	orrs.w	r2, r0, r1
    3834:	bf08      	it	eq
    3836:	4770      	bxeq	lr
    3838:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
    383c:	d502      	bpl.n	3844 <__aeabi_l2f+0x14>
    383e:	4240      	negs	r0, r0
    3840:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
    3844:	ea5f 0c01 	movs.w	ip, r1
    3848:	bf02      	ittt	eq
    384a:	4684      	moveq	ip, r0
    384c:	4601      	moveq	r1, r0
    384e:	2000      	moveq	r0, #0
    3850:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
    3854:	bf08      	it	eq
    3856:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
    385a:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
    385e:	fabc f28c 	clz	r2, ip
    3862:	3a08      	subs	r2, #8
    3864:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
    3868:	db10      	blt.n	388c <__aeabi_l2f+0x5c>
    386a:	fa01 fc02 	lsl.w	ip, r1, r2
    386e:	4463      	add	r3, ip
    3870:	fa00 fc02 	lsl.w	ip, r0, r2
    3874:	f1c2 0220 	rsb	r2, r2, #32
    3878:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
    387c:	fa20 f202 	lsr.w	r2, r0, r2
    3880:	eb43 0002 	adc.w	r0, r3, r2
    3884:	bf08      	it	eq
    3886:	f020 0001 	biceq.w	r0, r0, #1
    388a:	4770      	bx	lr
    388c:	f102 0220 	add.w	r2, r2, #32
    3890:	fa01 fc02 	lsl.w	ip, r1, r2
    3894:	f1c2 0220 	rsb	r2, r2, #32
    3898:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
    389c:	fa21 f202 	lsr.w	r2, r1, r2
    38a0:	eb43 0002 	adc.w	r0, r3, r2
    38a4:	bf08      	it	eq
    38a6:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
    38aa:	4770      	bx	lr

000038ac <__gesf2>:
    38ac:	f04f 3cff 	mov.w	ip, #4294967295
    38b0:	e006      	b.n	38c0 <__cmpsf2+0x4>
    38b2:	bf00      	nop

000038b4 <__lesf2>:
    38b4:	f04f 0c01 	mov.w	ip, #1
    38b8:	e002      	b.n	38c0 <__cmpsf2+0x4>
    38ba:	bf00      	nop

000038bc <__cmpsf2>:
    38bc:	f04f 0c01 	mov.w	ip, #1
    38c0:	f84d cd04 	str.w	ip, [sp, #-4]!
    38c4:	ea4f 0240 	mov.w	r2, r0, lsl #1
    38c8:	ea4f 0341 	mov.w	r3, r1, lsl #1
    38cc:	ea7f 6c22 	mvns.w	ip, r2, asr #24
    38d0:	bf18      	it	ne
    38d2:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
    38d6:	d011      	beq.n	38fc <__cmpsf2+0x40>
    38d8:	b001      	add	sp, #4
    38da:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
    38de:	bf18      	it	ne
    38e0:	ea90 0f01 	teqne	r0, r1
    38e4:	bf58      	it	pl
    38e6:	ebb2 0003 	subspl.w	r0, r2, r3
    38ea:	bf88      	it	hi
    38ec:	17c8      	asrhi	r0, r1, #31
    38ee:	bf38      	it	cc
    38f0:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
    38f4:	bf18      	it	ne
    38f6:	f040 0001 	orrne.w	r0, r0, #1
    38fa:	4770      	bx	lr
    38fc:	ea7f 6c22 	mvns.w	ip, r2, asr #24
    3900:	d102      	bne.n	3908 <__cmpsf2+0x4c>
    3902:	ea5f 2c40 	movs.w	ip, r0, lsl #9
    3906:	d105      	bne.n	3914 <__cmpsf2+0x58>
    3908:	ea7f 6c23 	mvns.w	ip, r3, asr #24
    390c:	d1e4      	bne.n	38d8 <__cmpsf2+0x1c>
    390e:	ea5f 2c41 	movs.w	ip, r1, lsl #9
    3912:	d0e1      	beq.n	38d8 <__cmpsf2+0x1c>
    3914:	f85d 0b04 	ldr.w	r0, [sp], #4
    3918:	4770      	bx	lr
    391a:	bf00      	nop

0000391c <__aeabi_cfrcmple>:
    391c:	4684      	mov	ip, r0
    391e:	4608      	mov	r0, r1
    3920:	4661      	mov	r1, ip
    3922:	e7ff      	b.n	3924 <__aeabi_cfcmpeq>

00003924 <__aeabi_cfcmpeq>:
    3924:	b50f      	push	{r0, r1, r2, r3, lr}
    3926:	f7ff ffc9 	bl	38bc <__cmpsf2>
    392a:	2800      	cmp	r0, #0
    392c:	bf48      	it	mi
    392e:	f110 0f00 	cmnmi.w	r0, #0
    3932:	bd0f      	pop	{r0, r1, r2, r3, pc}

00003934 <__aeabi_fcmpeq>:
    3934:	f84d ed08 	str.w	lr, [sp, #-8]!
    3938:	f7ff fff4 	bl	3924 <__aeabi_cfcmpeq>
    393c:	bf0c      	ite	eq
    393e:	2001      	moveq	r0, #1
    3940:	2000      	movne	r0, #0
    3942:	f85d fb08 	ldr.w	pc, [sp], #8
    3946:	bf00      	nop

00003948 <__aeabi_fcmplt>:
    3948:	f84d ed08 	str.w	lr, [sp, #-8]!
    394c:	f7ff ffea 	bl	3924 <__aeabi_cfcmpeq>
    3950:	bf34      	ite	cc
    3952:	2001      	movcc	r0, #1
    3954:	2000      	movcs	r0, #0
    3956:	f85d fb08 	ldr.w	pc, [sp], #8
    395a:	bf00      	nop

0000395c <__aeabi_fcmple>:
    395c:	f84d ed08 	str.w	lr, [sp, #-8]!
    3960:	f7ff ffe0 	bl	3924 <__aeabi_cfcmpeq>
    3964:	bf94      	ite	ls
    3966:	2001      	movls	r0, #1
    3968:	2000      	movhi	r0, #0
    396a:	f85d fb08 	ldr.w	pc, [sp], #8
    396e:	bf00      	nop

00003970 <__aeabi_fcmpge>:
    3970:	f84d ed08 	str.w	lr, [sp, #-8]!
    3974:	f7ff ffd2 	bl	391c <__aeabi_cfrcmple>
    3978:	bf94      	ite	ls
    397a:	2001      	movls	r0, #1
    397c:	2000      	movhi	r0, #0
    397e:	f85d fb08 	ldr.w	pc, [sp], #8
    3982:	bf00      	nop

00003984 <__aeabi_fcmpgt>:
    3984:	f84d ed08 	str.w	lr, [sp, #-8]!
    3988:	f7ff ffc8 	bl	391c <__aeabi_cfrcmple>
    398c:	bf34      	ite	cc
    398e:	2001      	movcc	r0, #1
    3990:	2000      	movcs	r0, #0
    3992:	f85d fb08 	ldr.w	pc, [sp], #8
    3996:	bf00      	nop

00003998 <__aeabi_uldivmod>:
    3998:	b94b      	cbnz	r3, 39ae <__aeabi_uldivmod+0x16>
    399a:	b942      	cbnz	r2, 39ae <__aeabi_uldivmod+0x16>
    399c:	2900      	cmp	r1, #0
    399e:	bf08      	it	eq
    39a0:	2800      	cmpeq	r0, #0
    39a2:	d002      	beq.n	39aa <__aeabi_uldivmod+0x12>
    39a4:	f04f 31ff 	mov.w	r1, #4294967295
    39a8:	4608      	mov	r0, r1
    39aa:	f000 b83b 	b.w	3a24 <__aeabi_idiv0>
    39ae:	b082      	sub	sp, #8
    39b0:	46ec      	mov	ip, sp
    39b2:	e92d 5000 	stmdb	sp!, {ip, lr}
    39b6:	f000 f81d 	bl	39f4 <__gnu_uldivmod_helper>
    39ba:	f8dd e004 	ldr.w	lr, [sp, #4]
    39be:	b002      	add	sp, #8
    39c0:	bc0c      	pop	{r2, r3}
    39c2:	4770      	bx	lr

000039c4 <__gnu_ldivmod_helper>:
    39c4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    39c8:	4616      	mov	r6, r2
    39ca:	4698      	mov	r8, r3
    39cc:	4604      	mov	r4, r0
    39ce:	460d      	mov	r5, r1
    39d0:	f000 f82a 	bl	3a28 <__divdi3>
    39d4:	fb06 fc01 	mul.w	ip, r6, r1
    39d8:	fba6 2300 	umull	r2, r3, r6, r0
    39dc:	fb00 c708 	mla	r7, r0, r8, ip
    39e0:	18fb      	adds	r3, r7, r3
    39e2:	1aa2      	subs	r2, r4, r2
    39e4:	eb65 0303 	sbc.w	r3, r5, r3
    39e8:	9c06      	ldr	r4, [sp, #24]
    39ea:	e9c4 2300 	strd	r2, r3, [r4]
    39ee:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    39f2:	bf00      	nop

000039f4 <__gnu_uldivmod_helper>:
    39f4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    39f8:	4690      	mov	r8, r2
    39fa:	4606      	mov	r6, r0
    39fc:	460f      	mov	r7, r1
    39fe:	461d      	mov	r5, r3
    3a00:	f000 f970 	bl	3ce4 <__udivdi3>
    3a04:	fb00 f305 	mul.w	r3, r0, r5
    3a08:	fba0 4508 	umull	r4, r5, r0, r8
    3a0c:	fb08 3801 	mla	r8, r8, r1, r3
    3a10:	9b06      	ldr	r3, [sp, #24]
    3a12:	4445      	add	r5, r8
    3a14:	1b34      	subs	r4, r6, r4
    3a16:	eb67 0505 	sbc.w	r5, r7, r5
    3a1a:	e9c3 4500 	strd	r4, r5, [r3]
    3a1e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    3a22:	bf00      	nop

00003a24 <__aeabi_idiv0>:
    3a24:	4770      	bx	lr
    3a26:	bf00      	nop

00003a28 <__divdi3>:
    3a28:	2900      	cmp	r1, #0
    3a2a:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
    3a2e:	461d      	mov	r5, r3
    3a30:	f2c0 809d 	blt.w	3b6e <__divdi3+0x146>
    3a34:	2400      	movs	r4, #0
    3a36:	2d00      	cmp	r5, #0
    3a38:	f2c0 8094 	blt.w	3b64 <__divdi3+0x13c>
    3a3c:	4680      	mov	r8, r0
    3a3e:	460f      	mov	r7, r1
    3a40:	4694      	mov	ip, r2
    3a42:	461e      	mov	r6, r3
    3a44:	bbe3      	cbnz	r3, 3ac0 <__divdi3+0x98>
    3a46:	428a      	cmp	r2, r1
    3a48:	d955      	bls.n	3af6 <__divdi3+0xce>
    3a4a:	fab2 f782 	clz	r7, r2
    3a4e:	b147      	cbz	r7, 3a62 <__divdi3+0x3a>
    3a50:	f1c7 0520 	rsb	r5, r7, #32
    3a54:	fa20 f605 	lsr.w	r6, r0, r5
    3a58:	fa01 f107 	lsl.w	r1, r1, r7
    3a5c:	40ba      	lsls	r2, r7
    3a5e:	40b8      	lsls	r0, r7
    3a60:	4331      	orrs	r1, r6
    3a62:	0c17      	lsrs	r7, r2, #16
    3a64:	fbb1 f6f7 	udiv	r6, r1, r7
    3a68:	fa1f fc82 	uxth.w	ip, r2
    3a6c:	fb07 1116 	mls	r1, r7, r6, r1
    3a70:	fb0c f506 	mul.w	r5, ip, r6
    3a74:	0c03      	lsrs	r3, r0, #16
    3a76:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
    3a7a:	429d      	cmp	r5, r3
    3a7c:	d908      	bls.n	3a90 <__divdi3+0x68>
    3a7e:	1e71      	subs	r1, r6, #1
    3a80:	189b      	adds	r3, r3, r2
    3a82:	f080 8113 	bcs.w	3cac <__divdi3+0x284>
    3a86:	429d      	cmp	r5, r3
    3a88:	f240 8110 	bls.w	3cac <__divdi3+0x284>
    3a8c:	3e02      	subs	r6, #2
    3a8e:	189b      	adds	r3, r3, r2
    3a90:	1b59      	subs	r1, r3, r5
    3a92:	fbb1 f5f7 	udiv	r5, r1, r7
    3a96:	fb07 1315 	mls	r3, r7, r5, r1
    3a9a:	fb0c fc05 	mul.w	ip, ip, r5
    3a9e:	b280      	uxth	r0, r0
    3aa0:	ea40 4103 	orr.w	r1, r0, r3, lsl #16
    3aa4:	458c      	cmp	ip, r1
    3aa6:	d907      	bls.n	3ab8 <__divdi3+0x90>
    3aa8:	1e6b      	subs	r3, r5, #1
    3aaa:	188a      	adds	r2, r1, r2
    3aac:	f080 8100 	bcs.w	3cb0 <__divdi3+0x288>
    3ab0:	4594      	cmp	ip, r2
    3ab2:	f240 80fd 	bls.w	3cb0 <__divdi3+0x288>
    3ab6:	3d02      	subs	r5, #2
    3ab8:	ea45 4106 	orr.w	r1, r5, r6, lsl #16
    3abc:	2500      	movs	r5, #0
    3abe:	e003      	b.n	3ac8 <__divdi3+0xa0>
    3ac0:	428b      	cmp	r3, r1
    3ac2:	d90c      	bls.n	3ade <__divdi3+0xb6>
    3ac4:	2500      	movs	r5, #0
    3ac6:	4629      	mov	r1, r5
    3ac8:	460a      	mov	r2, r1
    3aca:	462b      	mov	r3, r5
    3acc:	b114      	cbz	r4, 3ad4 <__divdi3+0xac>
    3ace:	4252      	negs	r2, r2
    3ad0:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
    3ad4:	4610      	mov	r0, r2
    3ad6:	4619      	mov	r1, r3
    3ad8:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
    3adc:	4770      	bx	lr
    3ade:	fab3 f583 	clz	r5, r3
    3ae2:	2d00      	cmp	r5, #0
    3ae4:	f040 8087 	bne.w	3bf6 <__divdi3+0x1ce>
    3ae8:	428b      	cmp	r3, r1
    3aea:	d301      	bcc.n	3af0 <__divdi3+0xc8>
    3aec:	4282      	cmp	r2, r0
    3aee:	d8ea      	bhi.n	3ac6 <__divdi3+0x9e>
    3af0:	2500      	movs	r5, #0
    3af2:	2101      	movs	r1, #1
    3af4:	e7e8      	b.n	3ac8 <__divdi3+0xa0>
    3af6:	b912      	cbnz	r2, 3afe <__divdi3+0xd6>
    3af8:	2601      	movs	r6, #1
    3afa:	fbb6 f2f2 	udiv	r2, r6, r2
    3afe:	fab2 f682 	clz	r6, r2
    3b02:	2e00      	cmp	r6, #0
    3b04:	d139      	bne.n	3b7a <__divdi3+0x152>
    3b06:	1a8e      	subs	r6, r1, r2
    3b08:	0c13      	lsrs	r3, r2, #16
    3b0a:	fa1f fc82 	uxth.w	ip, r2
    3b0e:	2501      	movs	r5, #1
    3b10:	fbb6 f7f3 	udiv	r7, r6, r3
    3b14:	fb03 6117 	mls	r1, r3, r7, r6
    3b18:	fb0c f807 	mul.w	r8, ip, r7
    3b1c:	ea4f 4910 	mov.w	r9, r0, lsr #16
    3b20:	ea49 4601 	orr.w	r6, r9, r1, lsl #16
    3b24:	45b0      	cmp	r8, r6
    3b26:	d906      	bls.n	3b36 <__divdi3+0x10e>
    3b28:	1e79      	subs	r1, r7, #1
    3b2a:	18b6      	adds	r6, r6, r2
    3b2c:	d202      	bcs.n	3b34 <__divdi3+0x10c>
    3b2e:	45b0      	cmp	r8, r6
    3b30:	f200 80d3 	bhi.w	3cda <__divdi3+0x2b2>
    3b34:	460f      	mov	r7, r1
    3b36:	ebc8 0606 	rsb	r6, r8, r6
    3b3a:	fbb6 f1f3 	udiv	r1, r6, r3
    3b3e:	fb03 6311 	mls	r3, r3, r1, r6
    3b42:	fb0c fc01 	mul.w	ip, ip, r1
    3b46:	b280      	uxth	r0, r0
    3b48:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
    3b4c:	459c      	cmp	ip, r3
    3b4e:	d906      	bls.n	3b5e <__divdi3+0x136>
    3b50:	1e4e      	subs	r6, r1, #1
    3b52:	189a      	adds	r2, r3, r2
    3b54:	d202      	bcs.n	3b5c <__divdi3+0x134>
    3b56:	4594      	cmp	ip, r2
    3b58:	f200 80c2 	bhi.w	3ce0 <__divdi3+0x2b8>
    3b5c:	4631      	mov	r1, r6
    3b5e:	ea41 4107 	orr.w	r1, r1, r7, lsl #16
    3b62:	e7b1      	b.n	3ac8 <__divdi3+0xa0>
    3b64:	43e4      	mvns	r4, r4
    3b66:	4252      	negs	r2, r2
    3b68:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
    3b6c:	e766      	b.n	3a3c <__divdi3+0x14>
    3b6e:	4240      	negs	r0, r0
    3b70:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
    3b74:	f04f 34ff 	mov.w	r4, #4294967295
    3b78:	e75d      	b.n	3a36 <__divdi3+0xe>
    3b7a:	40b2      	lsls	r2, r6
    3b7c:	f1c6 0920 	rsb	r9, r6, #32
    3b80:	fa21 f709 	lsr.w	r7, r1, r9
    3b84:	fa20 f909 	lsr.w	r9, r0, r9
    3b88:	fa01 f106 	lsl.w	r1, r1, r6
    3b8c:	0c13      	lsrs	r3, r2, #16
    3b8e:	fbb7 f8f3 	udiv	r8, r7, r3
    3b92:	fa1f fc82 	uxth.w	ip, r2
    3b96:	fb03 7718 	mls	r7, r3, r8, r7
    3b9a:	fb0c f508 	mul.w	r5, ip, r8
    3b9e:	ea49 0901 	orr.w	r9, r9, r1
    3ba2:	ea4f 4119 	mov.w	r1, r9, lsr #16
    3ba6:	ea41 4707 	orr.w	r7, r1, r7, lsl #16
    3baa:	40b0      	lsls	r0, r6
    3bac:	42bd      	cmp	r5, r7
    3bae:	d90a      	bls.n	3bc6 <__divdi3+0x19e>
    3bb0:	18bf      	adds	r7, r7, r2
    3bb2:	f108 36ff 	add.w	r6, r8, #4294967295
    3bb6:	f080 808e 	bcs.w	3cd6 <__divdi3+0x2ae>
    3bba:	42bd      	cmp	r5, r7
    3bbc:	f240 808b 	bls.w	3cd6 <__divdi3+0x2ae>
    3bc0:	f1a8 0802 	sub.w	r8, r8, #2
    3bc4:	18bf      	adds	r7, r7, r2
    3bc6:	1b79      	subs	r1, r7, r5
    3bc8:	fbb1 f5f3 	udiv	r5, r1, r3
    3bcc:	fb03 1715 	mls	r7, r3, r5, r1
    3bd0:	fb0c f605 	mul.w	r6, ip, r5
    3bd4:	fa1f f989 	uxth.w	r9, r9
    3bd8:	ea49 4107 	orr.w	r1, r9, r7, lsl #16
    3bdc:	428e      	cmp	r6, r1
    3bde:	d906      	bls.n	3bee <__divdi3+0x1c6>
    3be0:	1e6f      	subs	r7, r5, #1
    3be2:	1889      	adds	r1, r1, r2
    3be4:	d271      	bcs.n	3cca <__divdi3+0x2a2>
    3be6:	428e      	cmp	r6, r1
    3be8:	d96f      	bls.n	3cca <__divdi3+0x2a2>
    3bea:	3d02      	subs	r5, #2
    3bec:	1889      	adds	r1, r1, r2
    3bee:	1b8e      	subs	r6, r1, r6
    3bf0:	ea45 4508 	orr.w	r5, r5, r8, lsl #16
    3bf4:	e78c      	b.n	3b10 <__divdi3+0xe8>
    3bf6:	f1c5 0120 	rsb	r1, r5, #32
    3bfa:	fa22 f301 	lsr.w	r3, r2, r1
    3bfe:	fa06 f605 	lsl.w	r6, r6, r5
    3c02:	fa27 f201 	lsr.w	r2, r7, r1
    3c06:	fa07 f705 	lsl.w	r7, r7, r5
    3c0a:	fa20 f101 	lsr.w	r1, r0, r1
    3c0e:	431e      	orrs	r6, r3
    3c10:	ea4f 4916 	mov.w	r9, r6, lsr #16
    3c14:	fbb2 f8f9 	udiv	r8, r2, r9
    3c18:	fa1f fa86 	uxth.w	sl, r6
    3c1c:	fb09 2218 	mls	r2, r9, r8, r2
    3c20:	fb0a fb08 	mul.w	fp, sl, r8
    3c24:	430f      	orrs	r7, r1
    3c26:	0c3b      	lsrs	r3, r7, #16
    3c28:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
    3c2c:	4593      	cmp	fp, r2
    3c2e:	fa0c fc05 	lsl.w	ip, ip, r5
    3c32:	d908      	bls.n	3c46 <__divdi3+0x21e>
    3c34:	1992      	adds	r2, r2, r6
    3c36:	f108 31ff 	add.w	r1, r8, #4294967295
    3c3a:	d24a      	bcs.n	3cd2 <__divdi3+0x2aa>
    3c3c:	4593      	cmp	fp, r2
    3c3e:	d948      	bls.n	3cd2 <__divdi3+0x2aa>
    3c40:	f1a8 0802 	sub.w	r8, r8, #2
    3c44:	1992      	adds	r2, r2, r6
    3c46:	ebcb 0302 	rsb	r3, fp, r2
    3c4a:	fbb3 f1f9 	udiv	r1, r3, r9
    3c4e:	fb09 3211 	mls	r2, r9, r1, r3
    3c52:	fb0a fa01 	mul.w	sl, sl, r1
    3c56:	b2bf      	uxth	r7, r7
    3c58:	ea47 4302 	orr.w	r3, r7, r2, lsl #16
    3c5c:	459a      	cmp	sl, r3
    3c5e:	d906      	bls.n	3c6e <__divdi3+0x246>
    3c60:	1e4a      	subs	r2, r1, #1
    3c62:	199b      	adds	r3, r3, r6
    3c64:	d233      	bcs.n	3cce <__divdi3+0x2a6>
    3c66:	459a      	cmp	sl, r3
    3c68:	d931      	bls.n	3cce <__divdi3+0x2a6>
    3c6a:	3902      	subs	r1, #2
    3c6c:	199b      	adds	r3, r3, r6
    3c6e:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
    3c72:	0c0f      	lsrs	r7, r1, #16
    3c74:	fa1f f88c 	uxth.w	r8, ip
    3c78:	fb08 f607 	mul.w	r6, r8, r7
    3c7c:	b28a      	uxth	r2, r1
    3c7e:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
    3c82:	fb08 f802 	mul.w	r8, r8, r2
    3c86:	fb0c 6202 	mla	r2, ip, r2, r6
    3c8a:	fb0c fc07 	mul.w	ip, ip, r7
    3c8e:	eb02 4218 	add.w	r2, r2, r8, lsr #16
    3c92:	4296      	cmp	r6, r2
    3c94:	bf88      	it	hi
    3c96:	f50c 3c80 	addhi.w	ip, ip, #65536	; 0x10000
    3c9a:	ebca 0303 	rsb	r3, sl, r3
    3c9e:	eb0c 4c12 	add.w	ip, ip, r2, lsr #16
    3ca2:	4563      	cmp	r3, ip
    3ca4:	d30e      	bcc.n	3cc4 <__divdi3+0x29c>
    3ca6:	d005      	beq.n	3cb4 <__divdi3+0x28c>
    3ca8:	2500      	movs	r5, #0
    3caa:	e70d      	b.n	3ac8 <__divdi3+0xa0>
    3cac:	460e      	mov	r6, r1
    3cae:	e6ef      	b.n	3a90 <__divdi3+0x68>
    3cb0:	461d      	mov	r5, r3
    3cb2:	e701      	b.n	3ab8 <__divdi3+0x90>
    3cb4:	fa00 f005 	lsl.w	r0, r0, r5
    3cb8:	fa1f f888 	uxth.w	r8, r8
    3cbc:	eb08 4502 	add.w	r5, r8, r2, lsl #16
    3cc0:	42a8      	cmp	r0, r5
    3cc2:	d2f1      	bcs.n	3ca8 <__divdi3+0x280>
    3cc4:	3901      	subs	r1, #1
    3cc6:	2500      	movs	r5, #0
    3cc8:	e6fe      	b.n	3ac8 <__divdi3+0xa0>
    3cca:	463d      	mov	r5, r7
    3ccc:	e78f      	b.n	3bee <__divdi3+0x1c6>
    3cce:	4611      	mov	r1, r2
    3cd0:	e7cd      	b.n	3c6e <__divdi3+0x246>
    3cd2:	4688      	mov	r8, r1
    3cd4:	e7b7      	b.n	3c46 <__divdi3+0x21e>
    3cd6:	46b0      	mov	r8, r6
    3cd8:	e775      	b.n	3bc6 <__divdi3+0x19e>
    3cda:	3f02      	subs	r7, #2
    3cdc:	18b6      	adds	r6, r6, r2
    3cde:	e72a      	b.n	3b36 <__divdi3+0x10e>
    3ce0:	3902      	subs	r1, #2
    3ce2:	e73c      	b.n	3b5e <__divdi3+0x136>

00003ce4 <__udivdi3>:
    3ce4:	e92d 07f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl}
    3ce8:	4614      	mov	r4, r2
    3cea:	4605      	mov	r5, r0
    3cec:	460e      	mov	r6, r1
    3cee:	2b00      	cmp	r3, #0
    3cf0:	d13d      	bne.n	3d6e <__udivdi3+0x8a>
    3cf2:	428a      	cmp	r2, r1
    3cf4:	d949      	bls.n	3d8a <__udivdi3+0xa6>
    3cf6:	fab2 f782 	clz	r7, r2
    3cfa:	b147      	cbz	r7, 3d0e <__udivdi3+0x2a>
    3cfc:	f1c7 0120 	rsb	r1, r7, #32
    3d00:	fa20 f201 	lsr.w	r2, r0, r1
    3d04:	fa06 f607 	lsl.w	r6, r6, r7
    3d08:	40bc      	lsls	r4, r7
    3d0a:	40bd      	lsls	r5, r7
    3d0c:	4316      	orrs	r6, r2
    3d0e:	0c22      	lsrs	r2, r4, #16
    3d10:	fbb6 f0f2 	udiv	r0, r6, r2
    3d14:	b2a1      	uxth	r1, r4
    3d16:	fb02 6610 	mls	r6, r2, r0, r6
    3d1a:	fb01 f300 	mul.w	r3, r1, r0
    3d1e:	0c2f      	lsrs	r7, r5, #16
    3d20:	ea47 4606 	orr.w	r6, r7, r6, lsl #16
    3d24:	42b3      	cmp	r3, r6
    3d26:	d908      	bls.n	3d3a <__udivdi3+0x56>
    3d28:	1e47      	subs	r7, r0, #1
    3d2a:	1936      	adds	r6, r6, r4
    3d2c:	f080 80fa 	bcs.w	3f24 <__udivdi3+0x240>
    3d30:	42b3      	cmp	r3, r6
    3d32:	f240 80f7 	bls.w	3f24 <__udivdi3+0x240>
    3d36:	3802      	subs	r0, #2
    3d38:	1936      	adds	r6, r6, r4
    3d3a:	1af6      	subs	r6, r6, r3
    3d3c:	fbb6 f3f2 	udiv	r3, r6, r2
    3d40:	fb02 6213 	mls	r2, r2, r3, r6
    3d44:	fb01 f103 	mul.w	r1, r1, r3
    3d48:	b2ad      	uxth	r5, r5
    3d4a:	ea45 4202 	orr.w	r2, r5, r2, lsl #16
    3d4e:	4291      	cmp	r1, r2
    3d50:	d907      	bls.n	3d62 <__udivdi3+0x7e>
    3d52:	1e5e      	subs	r6, r3, #1
    3d54:	1912      	adds	r2, r2, r4
    3d56:	f080 80e7 	bcs.w	3f28 <__udivdi3+0x244>
    3d5a:	4291      	cmp	r1, r2
    3d5c:	f240 80e4 	bls.w	3f28 <__udivdi3+0x244>
    3d60:	3b02      	subs	r3, #2
    3d62:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
    3d66:	2100      	movs	r1, #0
    3d68:	e8bd 07f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl}
    3d6c:	4770      	bx	lr
    3d6e:	428b      	cmp	r3, r1
    3d70:	d843      	bhi.n	3dfa <__udivdi3+0x116>
    3d72:	fab3 f483 	clz	r4, r3
    3d76:	2c00      	cmp	r4, #0
    3d78:	d142      	bne.n	3e00 <__udivdi3+0x11c>
    3d7a:	428b      	cmp	r3, r1
    3d7c:	d302      	bcc.n	3d84 <__udivdi3+0xa0>
    3d7e:	4282      	cmp	r2, r0
    3d80:	f200 80e1 	bhi.w	3f46 <__udivdi3+0x262>
    3d84:	2100      	movs	r1, #0
    3d86:	2001      	movs	r0, #1
    3d88:	e7ee      	b.n	3d68 <__udivdi3+0x84>
    3d8a:	b912      	cbnz	r2, 3d92 <__udivdi3+0xae>
    3d8c:	2701      	movs	r7, #1
    3d8e:	fbb7 f4f2 	udiv	r4, r7, r2
    3d92:	fab4 f284 	clz	r2, r4
    3d96:	2a00      	cmp	r2, #0
    3d98:	f040 8089 	bne.w	3eae <__udivdi3+0x1ca>
    3d9c:	1b0a      	subs	r2, r1, r4
    3d9e:	0c23      	lsrs	r3, r4, #16
    3da0:	b2a7      	uxth	r7, r4
    3da2:	2101      	movs	r1, #1
    3da4:	fbb2 f6f3 	udiv	r6, r2, r3
    3da8:	fb03 2216 	mls	r2, r3, r6, r2
    3dac:	fb07 f006 	mul.w	r0, r7, r6
    3db0:	ea4f 4c15 	mov.w	ip, r5, lsr #16
    3db4:	ea4c 4202 	orr.w	r2, ip, r2, lsl #16
    3db8:	4290      	cmp	r0, r2
    3dba:	d907      	bls.n	3dcc <__udivdi3+0xe8>
    3dbc:	1912      	adds	r2, r2, r4
    3dbe:	f106 3cff 	add.w	ip, r6, #4294967295
    3dc2:	d202      	bcs.n	3dca <__udivdi3+0xe6>
    3dc4:	4290      	cmp	r0, r2
    3dc6:	f200 80d0 	bhi.w	3f6a <__udivdi3+0x286>
    3dca:	4666      	mov	r6, ip
    3dcc:	1a12      	subs	r2, r2, r0
    3dce:	fbb2 f0f3 	udiv	r0, r2, r3
    3dd2:	fb03 2310 	mls	r3, r3, r0, r2
    3dd6:	fb07 f700 	mul.w	r7, r7, r0
    3dda:	b2ad      	uxth	r5, r5
    3ddc:	ea45 4303 	orr.w	r3, r5, r3, lsl #16
    3de0:	429f      	cmp	r7, r3
    3de2:	d907      	bls.n	3df4 <__udivdi3+0x110>
    3de4:	1e42      	subs	r2, r0, #1
    3de6:	191b      	adds	r3, r3, r4
    3de8:	f080 80a0 	bcs.w	3f2c <__udivdi3+0x248>
    3dec:	429f      	cmp	r7, r3
    3dee:	f240 809d 	bls.w	3f2c <__udivdi3+0x248>
    3df2:	3802      	subs	r0, #2
    3df4:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
    3df8:	e7b6      	b.n	3d68 <__udivdi3+0x84>
    3dfa:	2100      	movs	r1, #0
    3dfc:	4608      	mov	r0, r1
    3dfe:	e7b3      	b.n	3d68 <__udivdi3+0x84>
    3e00:	f1c4 0620 	rsb	r6, r4, #32
    3e04:	fa22 f706 	lsr.w	r7, r2, r6
    3e08:	fa03 f304 	lsl.w	r3, r3, r4
    3e0c:	fa21 f506 	lsr.w	r5, r1, r6
    3e10:	fa01 f104 	lsl.w	r1, r1, r4
    3e14:	fa20 f606 	lsr.w	r6, r0, r6
    3e18:	433b      	orrs	r3, r7
    3e1a:	ea4f 4c13 	mov.w	ip, r3, lsr #16
    3e1e:	fbb5 f7fc 	udiv	r7, r5, ip
    3e22:	fa1f f883 	uxth.w	r8, r3
    3e26:	fb0c 5517 	mls	r5, ip, r7, r5
    3e2a:	fb08 f907 	mul.w	r9, r8, r7
    3e2e:	ea46 0a01 	orr.w	sl, r6, r1
    3e32:	ea4f 411a 	mov.w	r1, sl, lsr #16
    3e36:	ea41 4505 	orr.w	r5, r1, r5, lsl #16
    3e3a:	45a9      	cmp	r9, r5
    3e3c:	fa02 f204 	lsl.w	r2, r2, r4
    3e40:	d904      	bls.n	3e4c <__udivdi3+0x168>
    3e42:	1e7e      	subs	r6, r7, #1
    3e44:	18ed      	adds	r5, r5, r3
    3e46:	f0c0 8081 	bcc.w	3f4c <__udivdi3+0x268>
    3e4a:	4637      	mov	r7, r6
    3e4c:	ebc9 0105 	rsb	r1, r9, r5
    3e50:	fbb1 f6fc 	udiv	r6, r1, ip
    3e54:	fb0c 1516 	mls	r5, ip, r6, r1
    3e58:	fb08 f806 	mul.w	r8, r8, r6
    3e5c:	fa1f fa8a 	uxth.w	sl, sl
    3e60:	ea4a 4105 	orr.w	r1, sl, r5, lsl #16
    3e64:	4588      	cmp	r8, r1
    3e66:	d903      	bls.n	3e70 <__udivdi3+0x18c>
    3e68:	1e75      	subs	r5, r6, #1
    3e6a:	18c9      	adds	r1, r1, r3
    3e6c:	d374      	bcc.n	3f58 <__udivdi3+0x274>
    3e6e:	462e      	mov	r6, r5
    3e70:	ea46 4607 	orr.w	r6, r6, r7, lsl #16
    3e74:	0c37      	lsrs	r7, r6, #16
    3e76:	fa1f fc82 	uxth.w	ip, r2
    3e7a:	fb0c f507 	mul.w	r5, ip, r7
    3e7e:	0c12      	lsrs	r2, r2, #16
    3e80:	b2b3      	uxth	r3, r6
    3e82:	fb0c fc03 	mul.w	ip, ip, r3
    3e86:	fb02 5303 	mla	r3, r2, r3, r5
    3e8a:	fb02 f207 	mul.w	r2, r2, r7
    3e8e:	eb03 431c 	add.w	r3, r3, ip, lsr #16
    3e92:	429d      	cmp	r5, r3
    3e94:	bf88      	it	hi
    3e96:	f502 3280 	addhi.w	r2, r2, #65536	; 0x10000
    3e9a:	ebc8 0101 	rsb	r1, r8, r1
    3e9e:	eb02 4213 	add.w	r2, r2, r3, lsr #16
    3ea2:	4291      	cmp	r1, r2
    3ea4:	d34c      	bcc.n	3f40 <__udivdi3+0x25c>
    3ea6:	d043      	beq.n	3f30 <__udivdi3+0x24c>
    3ea8:	4630      	mov	r0, r6
    3eaa:	2100      	movs	r1, #0
    3eac:	e75c      	b.n	3d68 <__udivdi3+0x84>
    3eae:	4094      	lsls	r4, r2
    3eb0:	f1c2 0520 	rsb	r5, r2, #32
    3eb4:	fa21 f605 	lsr.w	r6, r1, r5
    3eb8:	fa20 f505 	lsr.w	r5, r0, r5
    3ebc:	fa01 f102 	lsl.w	r1, r1, r2
    3ec0:	0c23      	lsrs	r3, r4, #16
    3ec2:	fbb6 fcf3 	udiv	ip, r6, r3
    3ec6:	b2a7      	uxth	r7, r4
    3ec8:	fb03 661c 	mls	r6, r3, ip, r6
    3ecc:	fb07 f80c 	mul.w	r8, r7, ip
    3ed0:	4329      	orrs	r1, r5
    3ed2:	0c0d      	lsrs	r5, r1, #16
    3ed4:	ea45 4606 	orr.w	r6, r5, r6, lsl #16
    3ed8:	45b0      	cmp	r8, r6
    3eda:	fa00 f502 	lsl.w	r5, r0, r2
    3ede:	d908      	bls.n	3ef2 <__udivdi3+0x20e>
    3ee0:	1936      	adds	r6, r6, r4
    3ee2:	f10c 30ff 	add.w	r0, ip, #4294967295
    3ee6:	d23e      	bcs.n	3f66 <__udivdi3+0x282>
    3ee8:	45b0      	cmp	r8, r6
    3eea:	d93c      	bls.n	3f66 <__udivdi3+0x282>
    3eec:	f1ac 0c02 	sub.w	ip, ip, #2
    3ef0:	1936      	adds	r6, r6, r4
    3ef2:	ebc8 0206 	rsb	r2, r8, r6
    3ef6:	fbb2 f0f3 	udiv	r0, r2, r3
    3efa:	fb03 2610 	mls	r6, r3, r0, r2
    3efe:	fb07 f800 	mul.w	r8, r7, r0
    3f02:	b289      	uxth	r1, r1
    3f04:	ea41 4206 	orr.w	r2, r1, r6, lsl #16
    3f08:	4590      	cmp	r8, r2
    3f0a:	d906      	bls.n	3f1a <__udivdi3+0x236>
    3f0c:	1e46      	subs	r6, r0, #1
    3f0e:	1912      	adds	r2, r2, r4
    3f10:	d227      	bcs.n	3f62 <__udivdi3+0x27e>
    3f12:	4590      	cmp	r8, r2
    3f14:	d925      	bls.n	3f62 <__udivdi3+0x27e>
    3f16:	3802      	subs	r0, #2
    3f18:	1912      	adds	r2, r2, r4
    3f1a:	ebc8 0202 	rsb	r2, r8, r2
    3f1e:	ea40 410c 	orr.w	r1, r0, ip, lsl #16
    3f22:	e73f      	b.n	3da4 <__udivdi3+0xc0>
    3f24:	4638      	mov	r0, r7
    3f26:	e708      	b.n	3d3a <__udivdi3+0x56>
    3f28:	4633      	mov	r3, r6
    3f2a:	e71a      	b.n	3d62 <__udivdi3+0x7e>
    3f2c:	4610      	mov	r0, r2
    3f2e:	e761      	b.n	3df4 <__udivdi3+0x110>
    3f30:	fa00 f004 	lsl.w	r0, r0, r4
    3f34:	fa1f fc8c 	uxth.w	ip, ip
    3f38:	eb0c 4303 	add.w	r3, ip, r3, lsl #16
    3f3c:	4298      	cmp	r0, r3
    3f3e:	d2b3      	bcs.n	3ea8 <__udivdi3+0x1c4>
    3f40:	1e70      	subs	r0, r6, #1
    3f42:	2100      	movs	r1, #0
    3f44:	e710      	b.n	3d68 <__udivdi3+0x84>
    3f46:	4621      	mov	r1, r4
    3f48:	4620      	mov	r0, r4
    3f4a:	e70d      	b.n	3d68 <__udivdi3+0x84>
    3f4c:	45a9      	cmp	r9, r5
    3f4e:	f67f af7c 	bls.w	3e4a <__udivdi3+0x166>
    3f52:	3f02      	subs	r7, #2
    3f54:	18ed      	adds	r5, r5, r3
    3f56:	e779      	b.n	3e4c <__udivdi3+0x168>
    3f58:	4588      	cmp	r8, r1
    3f5a:	d988      	bls.n	3e6e <__udivdi3+0x18a>
    3f5c:	3e02      	subs	r6, #2
    3f5e:	18c9      	adds	r1, r1, r3
    3f60:	e786      	b.n	3e70 <__udivdi3+0x18c>
    3f62:	4630      	mov	r0, r6
    3f64:	e7d9      	b.n	3f1a <__udivdi3+0x236>
    3f66:	4684      	mov	ip, r0
    3f68:	e7c3      	b.n	3ef2 <__udivdi3+0x20e>
    3f6a:	3e02      	subs	r6, #2
    3f6c:	1912      	adds	r2, r2, r4
    3f6e:	e72d      	b.n	3dcc <__udivdi3+0xe8>

00003f70 <memset>:
    3f70:	b4f0      	push	{r4, r5, r6, r7}
    3f72:	0784      	lsls	r4, r0, #30
    3f74:	4603      	mov	r3, r0
    3f76:	f000 808d 	beq.w	4094 <memset+0x124>
    3f7a:	1e54      	subs	r4, r2, #1
    3f7c:	2a00      	cmp	r2, #0
    3f7e:	f000 8087 	beq.w	4090 <memset+0x120>
    3f82:	07e5      	lsls	r5, r4, #31
    3f84:	b2ce      	uxtb	r6, r1
    3f86:	d411      	bmi.n	3fac <memset+0x3c>
    3f88:	461a      	mov	r2, r3
    3f8a:	f802 6b01 	strb.w	r6, [r2], #1
    3f8e:	4613      	mov	r3, r2
    3f90:	4615      	mov	r5, r2
    3f92:	0792      	lsls	r2, r2, #30
    3f94:	d010      	beq.n	3fb8 <memset+0x48>
    3f96:	1e62      	subs	r2, r4, #1
    3f98:	2c00      	cmp	r4, #0
    3f9a:	d079      	beq.n	4090 <memset+0x120>
    3f9c:	f803 6b01 	strb.w	r6, [r3], #1
    3fa0:	4614      	mov	r4, r2
    3fa2:	079a      	lsls	r2, r3, #30
    3fa4:	461d      	mov	r5, r3
    3fa6:	d007      	beq.n	3fb8 <memset+0x48>
    3fa8:	3c01      	subs	r4, #1
    3faa:	e7ed      	b.n	3f88 <memset+0x18>
    3fac:	4603      	mov	r3, r0
    3fae:	f803 6b01 	strb.w	r6, [r3], #1
    3fb2:	079a      	lsls	r2, r3, #30
    3fb4:	461d      	mov	r5, r3
    3fb6:	d1f7      	bne.n	3fa8 <memset+0x38>
    3fb8:	2c03      	cmp	r4, #3
    3fba:	d952      	bls.n	4062 <memset+0xf2>
    3fbc:	b2ce      	uxtb	r6, r1
    3fbe:	ea46 2706 	orr.w	r7, r6, r6, lsl #8
    3fc2:	2c0f      	cmp	r4, #15
    3fc4:	ea47 4307 	orr.w	r3, r7, r7, lsl #16
    3fc8:	d92d      	bls.n	4026 <memset+0xb6>
    3fca:	f1a4 0210 	sub.w	r2, r4, #16
    3fce:	4617      	mov	r7, r2
    3fd0:	2f0f      	cmp	r7, #15
    3fd2:	f3c2 1600 	ubfx	r6, r2, #4, #1
    3fd6:	602b      	str	r3, [r5, #0]
    3fd8:	606b      	str	r3, [r5, #4]
    3fda:	60ab      	str	r3, [r5, #8]
    3fdc:	60eb      	str	r3, [r5, #12]
    3fde:	f105 0210 	add.w	r2, r5, #16
    3fe2:	d916      	bls.n	4012 <memset+0xa2>
    3fe4:	b13e      	cbz	r6, 3ff6 <memset+0x86>
    3fe6:	3f10      	subs	r7, #16
    3fe8:	6013      	str	r3, [r2, #0]
    3fea:	6053      	str	r3, [r2, #4]
    3fec:	6093      	str	r3, [r2, #8]
    3fee:	60d3      	str	r3, [r2, #12]
    3ff0:	3210      	adds	r2, #16
    3ff2:	2f0f      	cmp	r7, #15
    3ff4:	d90d      	bls.n	4012 <memset+0xa2>
    3ff6:	3f20      	subs	r7, #32
    3ff8:	f102 0610 	add.w	r6, r2, #16
    3ffc:	6013      	str	r3, [r2, #0]
    3ffe:	6053      	str	r3, [r2, #4]
    4000:	6093      	str	r3, [r2, #8]
    4002:	60d3      	str	r3, [r2, #12]
    4004:	6113      	str	r3, [r2, #16]
    4006:	6153      	str	r3, [r2, #20]
    4008:	6193      	str	r3, [r2, #24]
    400a:	61d3      	str	r3, [r2, #28]
    400c:	3220      	adds	r2, #32
    400e:	2f0f      	cmp	r7, #15
    4010:	d8f1      	bhi.n	3ff6 <memset+0x86>
    4012:	f1a4 0210 	sub.w	r2, r4, #16
    4016:	f022 020f 	bic.w	r2, r2, #15
    401a:	f004 040f 	and.w	r4, r4, #15
    401e:	3210      	adds	r2, #16
    4020:	2c03      	cmp	r4, #3
    4022:	4415      	add	r5, r2
    4024:	d91d      	bls.n	4062 <memset+0xf2>
    4026:	1f27      	subs	r7, r4, #4
    4028:	463e      	mov	r6, r7
    402a:	462a      	mov	r2, r5
    402c:	2e03      	cmp	r6, #3
    402e:	f842 3b04 	str.w	r3, [r2], #4
    4032:	f3c7 0780 	ubfx	r7, r7, #2, #1
    4036:	d90d      	bls.n	4054 <memset+0xe4>
    4038:	b127      	cbz	r7, 4044 <memset+0xd4>
    403a:	3e04      	subs	r6, #4
    403c:	2e03      	cmp	r6, #3
    403e:	f842 3b04 	str.w	r3, [r2], #4
    4042:	d907      	bls.n	4054 <memset+0xe4>
    4044:	4617      	mov	r7, r2
    4046:	f847 3b04 	str.w	r3, [r7], #4
    404a:	3e08      	subs	r6, #8
    404c:	6053      	str	r3, [r2, #4]
    404e:	1d3a      	adds	r2, r7, #4
    4050:	2e03      	cmp	r6, #3
    4052:	d8f7      	bhi.n	4044 <memset+0xd4>
    4054:	1f23      	subs	r3, r4, #4
    4056:	f023 0203 	bic.w	r2, r3, #3
    405a:	1d13      	adds	r3, r2, #4
    405c:	f004 0403 	and.w	r4, r4, #3
    4060:	18ed      	adds	r5, r5, r3
    4062:	b1ac      	cbz	r4, 4090 <memset+0x120>
    4064:	b2c9      	uxtb	r1, r1
    4066:	43ea      	mvns	r2, r5
    4068:	192c      	adds	r4, r5, r4
    406a:	f805 1b01 	strb.w	r1, [r5], #1
    406e:	18a3      	adds	r3, r4, r2
    4070:	42a5      	cmp	r5, r4
    4072:	f003 0201 	and.w	r2, r3, #1
    4076:	d00b      	beq.n	4090 <memset+0x120>
    4078:	b11a      	cbz	r2, 4082 <memset+0x112>
    407a:	f805 1b01 	strb.w	r1, [r5], #1
    407e:	42a5      	cmp	r5, r4
    4080:	d006      	beq.n	4090 <memset+0x120>
    4082:	462b      	mov	r3, r5
    4084:	f803 1b01 	strb.w	r1, [r3], #1
    4088:	7069      	strb	r1, [r5, #1]
    408a:	1c5d      	adds	r5, r3, #1
    408c:	42a5      	cmp	r5, r4
    408e:	d1f8      	bne.n	4082 <memset+0x112>
    4090:	bcf0      	pop	{r4, r5, r6, r7}
    4092:	4770      	bx	lr
    4094:	4605      	mov	r5, r0
    4096:	4614      	mov	r4, r2
    4098:	e78e      	b.n	3fb8 <memset+0x48>
    409a:	bf00      	nop
