{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.1 Build 197 01/19/2011 Service Pack 1 SJ Web Edition " "Info: Version 10.1 Build 197 01/19/2011 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 07 20:18:38 2015 " "Info: Processing started: Wed Jan 07 20:18:38 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta tPad_Starter -c tPad_Starter " "Info: Command: quartus_sta tPad_Starter -c tPad_Starter" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: qsta_default_script.tcl version: #4" {  } {  } 0 0 "qsta_default_script.tcl version: #4" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "Info: High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 0 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Info: Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 0 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Info: Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "MDCK2395 " "Info: Entity MDCK2395" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical LJMV0916_0\] " "Info: set_disable_timing \[get_cells -hierarchical LJMV0916_0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical EPEO2888_0\] " "Info: set_disable_timing \[get_cells -hierarchical EPEO2888_0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical EPEO2888_1\] " "Info: set_disable_timing \[get_cells -hierarchical EPEO2888_1\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical EPEO2888_2\] " "Info: set_disable_timing \[get_cells -hierarchical EPEO2888_2\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical EPEO2888_3\] " "Info: set_disable_timing \[get_cells -hierarchical EPEO2888_3\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical EPEO2888_4\] " "Info: set_disable_timing \[get_cells -hierarchical EPEO2888_4\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical EPEO2888_5\] " "Info: set_disable_timing \[get_cells -hierarchical EPEO2888_5\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical EPEO2888_6\] " "Info: set_disable_timing \[get_cells -hierarchical EPEO2888_6\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical EPEO2888_7\] " "Info: set_disable_timing \[get_cells -hierarchical EPEO2888_7\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical WCRO7487_0\] " "Info: set_disable_timing \[get_cells -hierarchical WCRO7487_0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Entity %1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Info: Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read_write1*\}\]  " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read_write1*\}\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Entity %1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Info: Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "Info: set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Entity %1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_00g1 " "Info: Entity dcfifo_00g1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_kd9:dffpipe9\|dffe10a*  " "Info: set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_kd9:dffpipe9\|dffe10a* " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_jd9:dffpipe6\|dffe7a*  " "Info: set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_jd9:dffpipe6\|dffe7a* " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Entity %1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_45g1 " "Info: Entity dcfifo_45g1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_qe9:dffpipe19\|dffe20a*  " "Info: set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_qe9:dffpipe19\|dffe20a* " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_pe9:dffpipe15\|dffe16a*  " "Info: set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_pe9:dffpipe15\|dffe16a* " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Entity %1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_75g1 " "Info: Entity dcfifo_75g1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_id9:dffpipe19\|dffe20a*  " "Info: set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_id9:dffpipe19\|dffe20a* " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_hd9:dffpipe15\|dffe16a*  " "Info: set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_hd9:dffpipe15\|dffe16a* " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Entity %1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_ivf1 " "Info: Entity dcfifo_ivf1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_fd9:dffpipe18\|dffe19a*  " "Info: set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_fd9:dffpipe18\|dffe19a* " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_ed9:dffpipe15\|dffe16a*  " "Info: set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_ed9:dffpipe15\|dffe16a* " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Entity %1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_l4j1 " "Info: Entity dcfifo_l4j1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_nd9:dffpipe19\|dffe20a*  " "Info: set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_nd9:dffpipe19\|dffe20a* " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_ld9:dffpipe15\|dffe16a*  " "Info: set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_ld9:dffpipe15\|dffe16a* " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Entity %1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Info: Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "Info: set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Entity %1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Info: Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] " "Info: create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "Info: set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Entity %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Evaluating HDL-embedded SDC commands" 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_FOUND" "tPad_Starter.SDC " "Info: Reading SDC File: 'tPad_Starter.SDC'" {  } {  } 0 0 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL Clocks " "Info: Deriving PLL Clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\} \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\} " "Info: create_generated_clock -source \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\} \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|inclk\[0\]\} -multiply_by 2 -phase -67.50 -duty_cycle 50.00 -name \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[1\]\} \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[1\]\} " "Info: create_generated_clock -source \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|inclk\[0\]\} -multiply_by 2 -phase -67.50 -duty_cycle 50.00 -name \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[1\]\} \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[1\]\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|inclk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\} \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\} " "Info: create_generated_clock -source \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|inclk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\} \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|inclk\[0\]\} -divide_by 5 -multiply_by 4 -duty_cycle 50.00 -name \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\} \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\} " "Info: create_generated_clock -source \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|inclk\[0\]\} -divide_by 5 -multiply_by 4 -duty_cycle 50.00 -name \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\} \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|inclk\[0\]\} -divide_by 5 -multiply_by 8 -duty_cycle 50.00 -name \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\} \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\} " "Info: create_generated_clock -source \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|inclk\[0\]\} -divide_by 5 -multiply_by 8 -duty_cycle 50.00 -name \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\} \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Info: Clock uncertainty calculation is delayed until the next update_timing_netlist call" {  } {  } 0 0 "Clock uncertainty calculation is delayed until the next update_timing_netlist call" 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_FOUND" "cpu.sdc " "Info: Reading SDC File: 'cpu.sdc'" {  } {  } 0 0 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_FOUND" "../../../../mika/altera/10.1sp1/ip/altera/sopc_builder_ip/altera_avalon_clock_adapter/altera_avalon_clock_adapter.sdc " "Info: Reading SDC File: '../../../../mika/altera/10.1sp1/ip/altera/sopc_builder_ip/altera_avalon_clock_adapter/altera_avalon_clock_adapter.sdc'" {  } {  } 0 0 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -setup 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -setup 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -setup 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -setup 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -hold 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -hold 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -hold 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -hold 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.548 " "Info: Worst-case setup slack is 0.548" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.548         0.000 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]  " "Info:     0.548         0.000 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.861         0.000 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]  " "Info:     5.861         0.000 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.612         0.000 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]  " "Info:    17.612         0.000 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.782         0.000 CLOCK_50  " "Info:    17.782         0.000 CLOCK_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.311         0.000 altera_reserved_tck  " "Info:    44.311         0.000 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   90.939         0.000 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]  " "Info:    90.939         0.000 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.281 " "Info: Worst-case hold slack is 0.281" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.281         0.000 altera_reserved_tck  " "Info:     0.281         0.000 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.323         0.000 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]  " "Info:     0.323         0.000 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.385         0.000 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]  " "Info:     0.385         0.000 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.387         0.000 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]  " "Info:     0.387         0.000 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.388         0.000 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]  " "Info:     0.388         0.000 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402         0.000 CLOCK_50  " "Info:     0.402         0.000 CLOCK_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.864 " "Info: Worst-case recovery slack is -1.864" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.864       -57.966 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]  " "Info:    -1.864       -57.966 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.474       -97.583 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]  " "Info:    -1.474       -97.583 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.646         0.000 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]  " "Info:     0.646         0.000 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.444         0.000 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]  " "Info:     5.444         0.000 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.939         0.000 CLOCK_50  " "Info:     7.939         0.000 CLOCK_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   43.289         0.000 altera_reserved_tck  " "Info:    43.289         0.000 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -2.118 " "Info: Worst-case removal slack is -2.118" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.118        -2.118 altera_reserved_tck  " "Info:    -2.118        -2.118 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.541         0.000 CLOCK_50  " "Info:     0.541         0.000 CLOCK_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.832         0.000 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]  " "Info:     0.832         0.000 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.229         0.000 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]  " "Info:     1.229         0.000 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.447         0.000 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]  " "Info:     1.447         0.000 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.801         0.000 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]  " "Info:     2.801         0.000 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.625 " "Info: Worst-case minimum pulse width slack is 4.625" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.625         0.000 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]  " "Info:     4.625         0.000 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.950         0.000 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]  " "Info:     5.950         0.000 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.684         0.000 CLOCK_50  " "Info:     9.684         0.000 CLOCK_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.201         0.000 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]  " "Info:    12.201         0.000 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000         0.000 CLOCK2_50  " "Info:    16.000         0.000 CLOCK2_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000         0.000 CLOCK3_50  " "Info:    16.000         0.000 CLOCK3_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   29.213         0.000 altera_reserved_tck  " "Info:    29.213         0.000 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.696         0.000 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]  " "Info:    49.696         0.000 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 90 synchronizer chains. " "Info: Report Metastability: Found 90 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Info: Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 90 " "Info: Number of Synchronizer Chains Found: 90" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Info: Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Info: Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 14.202 ns " "Info: Worst Case Available Settling Time: 14.202 ns" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Info: Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "Info:   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -setup 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -setup 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -setup 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -setup 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -hold 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -hold 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -hold 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -hold 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.408 " "Info: Worst-case setup slack is 1.408" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.408         0.000 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]  " "Info:     1.408         0.000 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.375         0.000 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]  " "Info:     6.375         0.000 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.993         0.000 CLOCK_50  " "Info:    17.993         0.000 CLOCK_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.181         0.000 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]  " "Info:    18.181         0.000 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.505         0.000 altera_reserved_tck  " "Info:    44.505         0.000 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   91.681         0.000 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]  " "Info:    91.681         0.000 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.137 " "Info: Worst-case hold slack is -0.137" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.137        -0.531 altera_reserved_tck  " "Info:    -0.137        -0.531 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.330         0.000 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]  " "Info:     0.330         0.000 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.337         0.000 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]  " "Info:     0.337         0.000 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.338         0.000 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]  " "Info:     0.338         0.000 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.339         0.000 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]  " "Info:     0.339         0.000 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354         0.000 CLOCK_50  " "Info:     0.354         0.000 CLOCK_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.425 " "Info: Worst-case recovery slack is -1.425" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.425       -42.016 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]  " "Info:    -1.425       -42.016 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.068       -67.160 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]  " "Info:    -1.068       -67.160 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.081         0.000 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]  " "Info:     1.081         0.000 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.889         0.000 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]  " "Info:     5.889         0.000 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.063         0.000 CLOCK_50  " "Info:     8.063         0.000 CLOCK_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   43.671         0.000 altera_reserved_tck  " "Info:    43.671         0.000 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -2.118 " "Info: Worst-case removal slack is -2.118" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.118        -2.118 altera_reserved_tck  " "Info:    -2.118        -2.118 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.664         0.000 CLOCK_50  " "Info:     0.664         0.000 CLOCK_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.751         0.000 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]  " "Info:     0.751         0.000 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.093         0.000 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]  " "Info:     1.093         0.000 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.308         0.000 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]  " "Info:     1.308         0.000 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.595         0.000 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]  " "Info:     2.595         0.000 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.650 " "Info: Worst-case minimum pulse width slack is 4.650" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.650         0.000 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]  " "Info:     4.650         0.000 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.938         0.000 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]  " "Info:     5.938         0.000 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.690         0.000 CLOCK_50  " "Info:     9.690         0.000 CLOCK_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.191         0.000 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]  " "Info:    12.191         0.000 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000         0.000 CLOCK2_50  " "Info:    16.000         0.000 CLOCK2_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000         0.000 CLOCK3_50  " "Info:    16.000         0.000 CLOCK3_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   29.426         0.000 altera_reserved_tck  " "Info:    29.426         0.000 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.688         0.000 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]  " "Info:    49.688         0.000 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 90 synchronizer chains. " "Info: Report Metastability: Found 90 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Info: Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 90 " "Info: Number of Synchronizer Chains Found: 90" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Info: Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Info: Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 14.682 ns " "Info: Worst Case Available Settling Time: 14.682 ns" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Info: Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "Info:   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -setup 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -setup 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -setup 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -setup 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -hold 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -hold 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -hold 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -hold 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 3.187 " "Info: Worst-case setup slack is 3.187" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.187         0.000 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]  " "Info:     3.187         0.000 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.197         0.000 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]  " "Info:     9.197         0.000 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.928         0.000 CLOCK_50  " "Info:    18.928         0.000 CLOCK_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   21.280         0.000 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]  " "Info:    21.280         0.000 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.449         0.000 altera_reserved_tck  " "Info:    47.449         0.000 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   95.448         0.000 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]  " "Info:    95.448         0.000 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.127 " "Info: Worst-case hold slack is 0.127" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.127         0.000 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]  " "Info:     0.127         0.000 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.171         0.000 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]  " "Info:     0.171         0.000 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.174         0.000 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]  " "Info:     0.174         0.000 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.175         0.000 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]  " "Info:     0.175         0.000 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.179         0.000 altera_reserved_tck  " "Info:     0.179         0.000 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181         0.000 CLOCK_50  " "Info:     0.181         0.000 CLOCK_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.198 " "Info: Worst-case recovery slack is 0.198" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.198         0.000 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]  " "Info:     0.198         0.000 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.422         0.000 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]  " "Info:     0.422         0.000 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.701         0.000 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]  " "Info:     2.701         0.000 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.556         0.000 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]  " "Info:     7.556         0.000 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.839         0.000 CLOCK_50  " "Info:     8.839         0.000 CLOCK_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.136         0.000 altera_reserved_tck  " "Info:    46.136         0.000 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.801 " "Info: Worst-case removal slack is -0.801" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.801        -0.801 altera_reserved_tck  " "Info:    -0.801        -0.801 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.063         0.000 CLOCK_50  " "Info:     0.063         0.000 CLOCK_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.388         0.000 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]  " "Info:     0.388         0.000 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.582         0.000 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]  " "Info:     0.582         0.000 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.697         0.000 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]  " "Info:     0.697         0.000 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.395         0.000 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]  " "Info:     1.395         0.000 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.749 " "Info: Worst-case minimum pulse width slack is 4.749" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.749         0.000 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]  " "Info:     4.749         0.000 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.003         0.000 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]  " "Info:     6.003         0.000 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.267         0.000 CLOCK_50  " "Info:     9.267         0.000 CLOCK_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.256         0.000 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]  " "Info:    12.256         0.000 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000         0.000 CLOCK2_50  " "Info:    16.000         0.000 CLOCK2_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000         0.000 CLOCK3_50  " "Info:    16.000         0.000 CLOCK3_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   29.248         0.000 altera_reserved_tck  " "Info:    29.248         0.000 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.751         0.000 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]  " "Info:    49.751         0.000 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 90 synchronizer chains. " "Info: Report Metastability: Found 90 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Info: Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 90 " "Info: Number of Synchronizer Chains Found: 90" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Info: Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Info: Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 17.210 ns " "Info: Worst Case Available Settling Time: 17.210 ns" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Info: Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "Info:   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Info: Design is not fully constrained for setup requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Info: Design is not fully constrained for hold requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 3 s Quartus II 64-Bit " "Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "562 " "Info: Peak virtual memory: 562 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 07 20:18:56 2015 " "Info: Processing ended: Wed Jan 07 20:18:56 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Info: Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Info: Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
