Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Tue May 11 16:52:01 2021
| Host         : lei-HP-EliteDesk-880-G1-TWR running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file /home/lei/Vivado/SmallTimingAnlaysis/timing_imp/150Mhz.txt
| Design       : nvsmall_wrapper
| Device       : 7z045-ffg900
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.324       -9.728                     98               225571        0.033        0.000                      0               225571        2.565        0.000                       0                 94729  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                             Waveform(ns)         Period(ns)      Frequency(MHz)
-----                             ------------         ----------      --------------
clk_fpga_0                        {0.000 5.000}        10.000          100.000         
nvsmall_i/clk_wiz_0/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_150Mhz_nvsmall_clk_wiz_0_0  {0.000 3.333}        6.667           150.000         
  clkfbout_nvsmall_clk_wiz_0_0    {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                                                                                                                                                          8.592        0.000                       0                     1  
nvsmall_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_150Mhz_nvsmall_clk_wiz_0_0       -0.324       -9.527                     82               190809        0.033        0.000                      0               190809        2.565        0.000                       0                 94724  
  clkfbout_nvsmall_clk_wiz_0_0                                                                                                                                                      8.592        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                      From Clock                      To Clock                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                      ----------                      --------                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**               clk_150Mhz_nvsmall_clk_wiz_0_0  clk_150Mhz_nvsmall_clk_wiz_0_0       -0.025       -0.201                     16                34762        0.469        0.000                      0                34762  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                      From Clock                      To Clock                      
----------                      ----------                      --------                      
(none)                                                          clk_150Mhz_nvsmall_clk_wiz_0_0  
(none)                          clk_150Mhz_nvsmall_clk_wiz_0_0  clk_150Mhz_nvsmall_clk_wiz_0_0  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                    From Clock                    To Clock                    
----------                    ----------                    --------                    
(none)                        clkfbout_nvsmall_clk_wiz_0_0                                


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { nvsmall_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I   n/a            1.409         10.000      8.592      BUFGCTRL_X0Y16  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I



---------------------------------------------------------------------------------------------------
From Clock:  nvsmall_i/clk_wiz_0/inst/clk_in1
  To Clock:  nvsmall_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         nvsmall_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { nvsmall_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         10.000      8.929      MMCME2_ADV_X0Y0  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_150Mhz_nvsmall_clk_wiz_0_0
  To Clock:  clk_150Mhz_nvsmall_clk_wiz_0_0

Setup :           82  Failing Endpoints,  Worst Slack       -0.324ns,  Total Violation       -9.527ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.033ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.565ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.324ns  (required time - arrival time)
  Source:                 nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_3_d1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_150Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_shift_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_150Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150Mhz_nvsmall_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150Mhz_nvsmall_clk_wiz_0_0 rise@6.667ns - clk_150Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.891ns  (logic 2.139ns (31.040%)  route 4.752ns (68.960%))
  Logic Levels:           19  (CARRY4=6 LUT2=1 LUT3=2 LUT4=4 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.124ns = ( 7.791 - 6.667 ) 
    Source Clock Delay      (SCD):    1.271ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -4.040    -2.253 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           2.162    -0.091    nvsmall_i/clk_wiz_0/inst/clk_150Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout6_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout6_buf/O
                         net (fo=94736, routed)       1.269     1.271    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/core_clk
    SLICE_X141Y111       FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_3_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y111       FDCE (Prop_fdce_C_Q)         0.223     1.494 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_3_d1_reg[2]/Q
                         net (fo=2, routed)           0.554     2.048    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_3_d1[2]
    SLICE_X138Y111                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[11]_i_34/I0
    SLICE_X138Y111       LUT4 (Prop_lut4_I0_O)        0.043     2.091 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[11]_i_34/O
                         net (fo=2, routed)           0.367     2.458    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[11]_i_34_n_0
    SLICE_X138Y112                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[11]_i_23/I0
    SLICE_X138Y112       LUT4 (Prop_lut4_I0_O)        0.043     2.501 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[11]_i_23/O
                         net (fo=2, routed)           0.355     2.856    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[11]_i_23_n_0
    SLICE_X139Y112                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[11]_i_27/I0
    SLICE_X139Y112       LUT5 (Prop_lut5_I0_O)        0.043     2.899 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[11]_i_27/O
                         net (fo=1, routed)           0.000     2.899    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[11]_i_27_n_0
    SLICE_X139Y112                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[11]_i_13/S[0]
    SLICE_X139Y112       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.124     3.023 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[11]_i_13/O[0]
                         net (fo=3, routed)           0.362     3.384    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[11]_i_13_n_7
    SLICE_X138Y112                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[7]_i_14/I2
    SLICE_X138Y112       LUT3 (Prop_lut3_I2_O)        0.124     3.508 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[7]_i_14/O
                         net (fo=3, routed)           0.273     3.781    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[7]_i_14_n_0
    SLICE_X136Y112                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[7]_i_5/I3
    SLICE_X136Y112       LUT5 (Prop_lut5_I3_O)        0.043     3.824 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[7]_i_5/O
                         net (fo=1, routed)           0.370     4.194    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[7]_i_5_n_0
    SLICE_X137Y113                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[7]_i_2/DI[1]
    SLICE_X137Y113       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.250     4.444 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.444    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[7]_i_2_n_0
    SLICE_X137Y114                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[11]_i_2/CI
    SLICE_X137Y114       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     4.593 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[11]_i_2/O[3]
                         net (fo=9, routed)           0.479     5.071    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[11]_i_2_n_4
    SLICE_X138Y116                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_17/I1
    SLICE_X138Y116       LUT4 (Prop_lut4_I1_O)        0.120     5.191 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_17/O
                         net (fo=1, routed)           0.000     5.191    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_17_n_0
    SLICE_X138Y116                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[13]_i_4/S[1]
    SLICE_X138Y116       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     5.447 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[13]_i_4/CO[3]
                         net (fo=21, routed)          0.520     5.968    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/is_dat_req_addr_wrap
    SLICE_X138Y118                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[9]_i_1/I3
    SLICE_X138Y118       LUT5 (Prop_lut5_I3_O)        0.043     6.011 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[9]_i_1/O
                         net (fo=7, routed)           0.219     6.230    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_addr_w[9]
    SLICE_X136Y118                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_i_14/I4
    SLICE_X136Y118       LUT5 (Prop_lut5_I4_O)        0.043     6.273 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_i_14/O
                         net (fo=1, routed)           0.269     6.542    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_i_14_n_0
    SLICE_X135Y118                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_i_5/I4
    SLICE_X135Y118       LUT6 (Prop_lut6_I4_O)        0.043     6.585 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_i_5/O
                         net (fo=1, routed)           0.000     6.585    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_i_5_n_0
    SLICE_X135Y118                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_reg_i_3/S[3]
    SLICE_X135Y118       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     6.778 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.778    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_reg_i_3_n_0
    SLICE_X135Y119                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_reg_i_2/CI
    SLICE_X135Y119       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     6.917 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_reg_i_2/CO[0]
                         net (fo=3, routed)           0.291     7.208    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_w1
    SLICE_X130Y120                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_en_i_2/I0
    SLICE_X130Y120       LUT6 (Prop_lut6_I0_O)        0.131     7.339 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_en_i_2/O
                         net (fo=1, routed)           0.188     7.527    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_en_i_2_n_0
    SLICE_X133Y120                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_en_i_1/I0
    SLICE_X133Y120       LUT4 (Prop_lut4_I0_O)        0.043     7.570 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_en_i_1/O
                         net (fo=32, routed)          0.260     7.830    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_en_w
    SLICE_X132Y121                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_shift[2]_i_2/I1
    SLICE_X132Y121       LUT2 (Prop_lut2_I1_O)        0.043     7.873 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_shift[2]_i_2/O
                         net (fo=3, routed)           0.246     8.119    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_shift[2]_i_2_n_0
    SLICE_X131Y121                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_shift[0]_i_1/I0
    SLICE_X131Y121       LUT3 (Prop_lut3_I0_O)        0.043     8.162 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_shift[0]_i_1/O
                         net (fo=1, routed)           0.000     8.162    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_shift_w[0]
    SLICE_X131Y121       FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_shift_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627     8.294    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.737     4.557 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           2.029     6.586    nvsmall_i/clk_wiz_0/inst/clk_150Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout6_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.669 r  nvsmall_i/clk_wiz_0/inst/clkout6_buf/O
                         net (fo=94736, routed)       1.122     7.791    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/core_clk
    SLICE_X131Y121       FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_shift_reg[0]/C
                         clock pessimism              0.086     7.877    
                         clock uncertainty           -0.073     7.804    
    SLICE_X131Y121       FDCE (Setup_fdce_C_D)        0.034     7.838    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_shift_reg[0]
  -------------------------------------------------------------------
                         required time                          7.838    
                         arrival time                          -8.162    
  -------------------------------------------------------------------
                         slack                                 -0.324    

Slack (VIOLATED) :        -0.307ns  (required time - arrival time)
  Source:                 nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_3_d1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_150Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_shift_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_150Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150Mhz_nvsmall_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150Mhz_nvsmall_clk_wiz_0_0 rise@6.667ns - clk_150Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.898ns  (logic 2.146ns (31.110%)  route 4.752ns (68.890%))
  Logic Levels:           19  (CARRY4=6 LUT2=1 LUT3=1 LUT4=4 LUT5=5 LUT6=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.124ns = ( 7.791 - 6.667 ) 
    Source Clock Delay      (SCD):    1.271ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -4.040    -2.253 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           2.162    -0.091    nvsmall_i/clk_wiz_0/inst/clk_150Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout6_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout6_buf/O
                         net (fo=94736, routed)       1.269     1.271    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/core_clk
    SLICE_X141Y111       FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_3_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y111       FDCE (Prop_fdce_C_Q)         0.223     1.494 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_3_d1_reg[2]/Q
                         net (fo=2, routed)           0.554     2.048    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_3_d1[2]
    SLICE_X138Y111                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[11]_i_34/I0
    SLICE_X138Y111       LUT4 (Prop_lut4_I0_O)        0.043     2.091 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[11]_i_34/O
                         net (fo=2, routed)           0.367     2.458    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[11]_i_34_n_0
    SLICE_X138Y112                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[11]_i_23/I0
    SLICE_X138Y112       LUT4 (Prop_lut4_I0_O)        0.043     2.501 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[11]_i_23/O
                         net (fo=2, routed)           0.355     2.856    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[11]_i_23_n_0
    SLICE_X139Y112                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[11]_i_27/I0
    SLICE_X139Y112       LUT5 (Prop_lut5_I0_O)        0.043     2.899 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[11]_i_27/O
                         net (fo=1, routed)           0.000     2.899    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[11]_i_27_n_0
    SLICE_X139Y112                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[11]_i_13/S[0]
    SLICE_X139Y112       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.124     3.023 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[11]_i_13/O[0]
                         net (fo=3, routed)           0.362     3.384    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[11]_i_13_n_7
    SLICE_X138Y112                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[7]_i_14/I2
    SLICE_X138Y112       LUT3 (Prop_lut3_I2_O)        0.124     3.508 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[7]_i_14/O
                         net (fo=3, routed)           0.273     3.781    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[7]_i_14_n_0
    SLICE_X136Y112                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[7]_i_5/I3
    SLICE_X136Y112       LUT5 (Prop_lut5_I3_O)        0.043     3.824 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[7]_i_5/O
                         net (fo=1, routed)           0.370     4.194    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[7]_i_5_n_0
    SLICE_X137Y113                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[7]_i_2/DI[1]
    SLICE_X137Y113       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.250     4.444 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.444    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[7]_i_2_n_0
    SLICE_X137Y114                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[11]_i_2/CI
    SLICE_X137Y114       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     4.593 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[11]_i_2/O[3]
                         net (fo=9, routed)           0.479     5.071    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[11]_i_2_n_4
    SLICE_X138Y116                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_17/I1
    SLICE_X138Y116       LUT4 (Prop_lut4_I1_O)        0.120     5.191 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_17/O
                         net (fo=1, routed)           0.000     5.191    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_17_n_0
    SLICE_X138Y116                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[13]_i_4/S[1]
    SLICE_X138Y116       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     5.447 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[13]_i_4/CO[3]
                         net (fo=21, routed)          0.520     5.968    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/is_dat_req_addr_wrap
    SLICE_X138Y118                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[9]_i_1/I3
    SLICE_X138Y118       LUT5 (Prop_lut5_I3_O)        0.043     6.011 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[9]_i_1/O
                         net (fo=7, routed)           0.219     6.230    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_addr_w[9]
    SLICE_X136Y118                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_i_14/I4
    SLICE_X136Y118       LUT5 (Prop_lut5_I4_O)        0.043     6.273 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_i_14/O
                         net (fo=1, routed)           0.269     6.542    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_i_14_n_0
    SLICE_X135Y118                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_i_5/I4
    SLICE_X135Y118       LUT6 (Prop_lut6_I4_O)        0.043     6.585 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_i_5/O
                         net (fo=1, routed)           0.000     6.585    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_i_5_n_0
    SLICE_X135Y118                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_reg_i_3/S[3]
    SLICE_X135Y118       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     6.778 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.778    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_reg_i_3_n_0
    SLICE_X135Y119                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_reg_i_2/CI
    SLICE_X135Y119       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     6.917 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_reg_i_2/CO[0]
                         net (fo=3, routed)           0.291     7.208    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_w1
    SLICE_X130Y120                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_en_i_2/I0
    SLICE_X130Y120       LUT6 (Prop_lut6_I0_O)        0.131     7.339 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_en_i_2/O
                         net (fo=1, routed)           0.188     7.527    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_en_i_2_n_0
    SLICE_X133Y120                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_en_i_1/I0
    SLICE_X133Y120       LUT4 (Prop_lut4_I0_O)        0.043     7.570 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_en_i_1/O
                         net (fo=32, routed)          0.260     7.830    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_en_w
    SLICE_X132Y121                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_shift[2]_i_2/I1
    SLICE_X132Y121       LUT2 (Prop_lut2_I1_O)        0.043     7.873 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_shift[2]_i_2/O
                         net (fo=3, routed)           0.246     8.119    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_shift[2]_i_2_n_0
    SLICE_X131Y121                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_shift[1]_i_1/I0
    SLICE_X131Y121       LUT5 (Prop_lut5_I0_O)        0.050     8.169 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_shift[1]_i_1/O
                         net (fo=1, routed)           0.000     8.169    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_shift_w[1]
    SLICE_X131Y121       FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_shift_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627     8.294    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.737     4.557 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           2.029     6.586    nvsmall_i/clk_wiz_0/inst/clk_150Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout6_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.669 r  nvsmall_i/clk_wiz_0/inst/clkout6_buf/O
                         net (fo=94736, routed)       1.122     7.791    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/core_clk
    SLICE_X131Y121       FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_shift_reg[1]/C
                         clock pessimism              0.086     7.877    
                         clock uncertainty           -0.073     7.804    
    SLICE_X131Y121       FDCE (Setup_fdce_C_D)        0.058     7.862    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_shift_reg[1]
  -------------------------------------------------------------------
                         required time                          7.862    
                         arrival time                          -8.169    
  -------------------------------------------------------------------
                         slack                                 -0.307    

Slack (VIOLATED) :        -0.293ns  (required time - arrival time)
  Source:                 nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_3_d1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_150Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_addr_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_150Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150Mhz_nvsmall_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150Mhz_nvsmall_clk_wiz_0_0 rise@6.667ns - clk_150Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.820ns  (logic 2.096ns (30.731%)  route 4.724ns (69.269%))
  Logic Levels:           18  (CARRY4=6 LUT3=1 LUT4=5 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.129ns = ( 7.796 - 6.667 ) 
    Source Clock Delay      (SCD):    1.271ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -4.040    -2.253 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           2.162    -0.091    nvsmall_i/clk_wiz_0/inst/clk_150Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout6_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout6_buf/O
                         net (fo=94736, routed)       1.269     1.271    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/core_clk
    SLICE_X141Y111       FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_3_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y111       FDCE (Prop_fdce_C_Q)         0.223     1.494 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_3_d1_reg[2]/Q
                         net (fo=2, routed)           0.554     2.048    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_3_d1[2]
    SLICE_X138Y111                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[11]_i_34/I0
    SLICE_X138Y111       LUT4 (Prop_lut4_I0_O)        0.043     2.091 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[11]_i_34/O
                         net (fo=2, routed)           0.367     2.458    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[11]_i_34_n_0
    SLICE_X138Y112                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[11]_i_23/I0
    SLICE_X138Y112       LUT4 (Prop_lut4_I0_O)        0.043     2.501 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[11]_i_23/O
                         net (fo=2, routed)           0.355     2.856    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[11]_i_23_n_0
    SLICE_X139Y112                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[11]_i_27/I0
    SLICE_X139Y112       LUT5 (Prop_lut5_I0_O)        0.043     2.899 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[11]_i_27/O
                         net (fo=1, routed)           0.000     2.899    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[11]_i_27_n_0
    SLICE_X139Y112                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[11]_i_13/S[0]
    SLICE_X139Y112       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.124     3.023 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[11]_i_13/O[0]
                         net (fo=3, routed)           0.362     3.384    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[11]_i_13_n_7
    SLICE_X138Y112                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[7]_i_14/I2
    SLICE_X138Y112       LUT3 (Prop_lut3_I2_O)        0.124     3.508 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[7]_i_14/O
                         net (fo=3, routed)           0.273     3.781    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[7]_i_14_n_0
    SLICE_X136Y112                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[7]_i_5/I3
    SLICE_X136Y112       LUT5 (Prop_lut5_I3_O)        0.043     3.824 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[7]_i_5/O
                         net (fo=1, routed)           0.370     4.194    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[7]_i_5_n_0
    SLICE_X137Y113                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[7]_i_2/DI[1]
    SLICE_X137Y113       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.250     4.444 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.444    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[7]_i_2_n_0
    SLICE_X137Y114                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[11]_i_2/CI
    SLICE_X137Y114       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     4.593 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[11]_i_2/O[3]
                         net (fo=9, routed)           0.479     5.071    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[11]_i_2_n_4
    SLICE_X138Y116                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_17/I1
    SLICE_X138Y116       LUT4 (Prop_lut4_I1_O)        0.120     5.191 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_17/O
                         net (fo=1, routed)           0.000     5.191    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_17_n_0
    SLICE_X138Y116                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[13]_i_4/S[1]
    SLICE_X138Y116       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     5.447 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[13]_i_4/CO[3]
                         net (fo=21, routed)          0.520     5.968    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/is_dat_req_addr_wrap
    SLICE_X138Y118                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[9]_i_1/I3
    SLICE_X138Y118       LUT5 (Prop_lut5_I3_O)        0.043     6.011 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[9]_i_1/O
                         net (fo=7, routed)           0.219     6.230    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_addr_w[9]
    SLICE_X136Y118                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_i_14/I4
    SLICE_X136Y118       LUT5 (Prop_lut5_I4_O)        0.043     6.273 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_i_14/O
                         net (fo=1, routed)           0.269     6.542    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_i_14_n_0
    SLICE_X135Y118                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_i_5/I4
    SLICE_X135Y118       LUT6 (Prop_lut6_I4_O)        0.043     6.585 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_i_5/O
                         net (fo=1, routed)           0.000     6.585    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_i_5_n_0
    SLICE_X135Y118                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_reg_i_3/S[3]
    SLICE_X135Y118       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     6.778 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.778    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_reg_i_3_n_0
    SLICE_X135Y119                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_reg_i_2/CI
    SLICE_X135Y119       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     6.917 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_reg_i_2/CO[0]
                         net (fo=3, routed)           0.291     7.208    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_w1
    SLICE_X130Y120                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_en_i_2/I0
    SLICE_X130Y120       LUT6 (Prop_lut6_I0_O)        0.131     7.339 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_en_i_2/O
                         net (fo=1, routed)           0.188     7.527    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_en_i_2_n_0
    SLICE_X133Y120                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_en_i_1/I0
    SLICE_X133Y120       LUT4 (Prop_lut4_I0_O)        0.043     7.570 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_en_i_1/O
                         net (fo=32, routed)          0.271     7.841    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_en_w
    SLICE_X131Y120                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_addr[1]_i_1/I3
    SLICE_X131Y120       LUT4 (Prop_lut4_I3_O)        0.043     7.884 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_addr[1]_i_1/O
                         net (fo=1, routed)           0.208     8.091    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_addr_w[1]
    SLICE_X133Y119       FDPE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627     8.294    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.737     4.557 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           2.029     6.586    nvsmall_i/clk_wiz_0/inst/clk_150Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout6_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.669 r  nvsmall_i/clk_wiz_0/inst/clkout6_buf/O
                         net (fo=94736, routed)       1.127     7.796    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/core_clk
    SLICE_X133Y119       FDPE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_addr_reg[1]/C
                         clock pessimism              0.086     7.882    
                         clock uncertainty           -0.073     7.809    
    SLICE_X133Y119       FDPE (Setup_fdpe_C_D)       -0.010     7.799    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_addr_reg[1]
  -------------------------------------------------------------------
                         required time                          7.799    
                         arrival time                          -8.091    
  -------------------------------------------------------------------
                         slack                                 -0.293    

Slack (VIOLATED) :        -0.278ns  (required time - arrival time)
  Source:                 nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_3_d1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_150Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_addr_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by clk_150Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150Mhz_nvsmall_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150Mhz_nvsmall_clk_wiz_0_0 rise@6.667ns - clk_150Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.851ns  (logic 2.096ns (30.595%)  route 4.755ns (69.405%))
  Logic Levels:           18  (CARRY4=6 LUT3=1 LUT4=5 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.130ns = ( 7.797 - 6.667 ) 
    Source Clock Delay      (SCD):    1.271ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -4.040    -2.253 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           2.162    -0.091    nvsmall_i/clk_wiz_0/inst/clk_150Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout6_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout6_buf/O
                         net (fo=94736, routed)       1.269     1.271    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/core_clk
    SLICE_X141Y111       FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_3_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y111       FDCE (Prop_fdce_C_Q)         0.223     1.494 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_3_d1_reg[2]/Q
                         net (fo=2, routed)           0.554     2.048    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_3_d1[2]
    SLICE_X138Y111                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[11]_i_34/I0
    SLICE_X138Y111       LUT4 (Prop_lut4_I0_O)        0.043     2.091 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[11]_i_34/O
                         net (fo=2, routed)           0.367     2.458    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[11]_i_34_n_0
    SLICE_X138Y112                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[11]_i_23/I0
    SLICE_X138Y112       LUT4 (Prop_lut4_I0_O)        0.043     2.501 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[11]_i_23/O
                         net (fo=2, routed)           0.355     2.856    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[11]_i_23_n_0
    SLICE_X139Y112                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[11]_i_27/I0
    SLICE_X139Y112       LUT5 (Prop_lut5_I0_O)        0.043     2.899 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[11]_i_27/O
                         net (fo=1, routed)           0.000     2.899    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[11]_i_27_n_0
    SLICE_X139Y112                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[11]_i_13/S[0]
    SLICE_X139Y112       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.124     3.023 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[11]_i_13/O[0]
                         net (fo=3, routed)           0.362     3.384    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[11]_i_13_n_7
    SLICE_X138Y112                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[7]_i_14/I2
    SLICE_X138Y112       LUT3 (Prop_lut3_I2_O)        0.124     3.508 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[7]_i_14/O
                         net (fo=3, routed)           0.273     3.781    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[7]_i_14_n_0
    SLICE_X136Y112                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[7]_i_5/I3
    SLICE_X136Y112       LUT5 (Prop_lut5_I3_O)        0.043     3.824 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[7]_i_5/O
                         net (fo=1, routed)           0.370     4.194    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[7]_i_5_n_0
    SLICE_X137Y113                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[7]_i_2/DI[1]
    SLICE_X137Y113       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.250     4.444 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.444    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[7]_i_2_n_0
    SLICE_X137Y114                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[11]_i_2/CI
    SLICE_X137Y114       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     4.593 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[11]_i_2/O[3]
                         net (fo=9, routed)           0.479     5.071    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[11]_i_2_n_4
    SLICE_X138Y116                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_17/I1
    SLICE_X138Y116       LUT4 (Prop_lut4_I1_O)        0.120     5.191 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_17/O
                         net (fo=1, routed)           0.000     5.191    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_17_n_0
    SLICE_X138Y116                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[13]_i_4/S[1]
    SLICE_X138Y116       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     5.447 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[13]_i_4/CO[3]
                         net (fo=21, routed)          0.520     5.968    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/is_dat_req_addr_wrap
    SLICE_X138Y118                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[9]_i_1/I3
    SLICE_X138Y118       LUT5 (Prop_lut5_I3_O)        0.043     6.011 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[9]_i_1/O
                         net (fo=7, routed)           0.219     6.230    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_addr_w[9]
    SLICE_X136Y118                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_i_14/I4
    SLICE_X136Y118       LUT5 (Prop_lut5_I4_O)        0.043     6.273 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_i_14/O
                         net (fo=1, routed)           0.269     6.542    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_i_14_n_0
    SLICE_X135Y118                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_i_5/I4
    SLICE_X135Y118       LUT6 (Prop_lut6_I4_O)        0.043     6.585 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_i_5/O
                         net (fo=1, routed)           0.000     6.585    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_i_5_n_0
    SLICE_X135Y118                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_reg_i_3/S[3]
    SLICE_X135Y118       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     6.778 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.778    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_reg_i_3_n_0
    SLICE_X135Y119                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_reg_i_2/CI
    SLICE_X135Y119       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     6.917 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_reg_i_2/CO[0]
                         net (fo=3, routed)           0.291     7.208    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_w1
    SLICE_X130Y120                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_en_i_2/I0
    SLICE_X130Y120       LUT6 (Prop_lut6_I0_O)        0.131     7.339 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_en_i_2/O
                         net (fo=1, routed)           0.188     7.527    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_en_i_2_n_0
    SLICE_X133Y120                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_en_i_1/I0
    SLICE_X133Y120       LUT4 (Prop_lut4_I0_O)        0.043     7.570 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_en_i_1/O
                         net (fo=32, routed)          0.509     8.079    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_en_w
    SLICE_X137Y119                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_addr[6]_i_1/I3
    SLICE_X137Y119       LUT4 (Prop_lut4_I3_O)        0.043     8.122 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_addr[6]_i_1/O
                         net (fo=1, routed)           0.000     8.122    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_addr_w[6]
    SLICE_X137Y119       FDPE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_addr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627     8.294    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.737     4.557 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           2.029     6.586    nvsmall_i/clk_wiz_0/inst/clk_150Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout6_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.669 r  nvsmall_i/clk_wiz_0/inst/clkout6_buf/O
                         net (fo=94736, routed)       1.128     7.797    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/core_clk
    SLICE_X137Y119       FDPE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_addr_reg[6]/C
                         clock pessimism              0.086     7.883    
                         clock uncertainty           -0.073     7.810    
    SLICE_X137Y119       FDPE (Setup_fdpe_C_D)        0.034     7.844    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_addr_reg[6]
  -------------------------------------------------------------------
                         required time                          7.844    
                         arrival time                          -8.122    
  -------------------------------------------------------------------
                         slack                                 -0.278    

Slack (VIOLATED) :        -0.270ns  (required time - arrival time)
  Source:                 nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_sg/group_up_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_150Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_sg/kernels_avl_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_150Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150Mhz_nvsmall_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150Mhz_nvsmall_clk_wiz_0_0 rise@6.667ns - clk_150Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.899ns  (logic 2.384ns (34.555%)  route 4.515ns (65.445%))
  Logic Levels:           20  (CARRY4=8 LUT2=2 LUT3=1 LUT4=3 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.123ns = ( 7.790 - 6.667 ) 
    Source Clock Delay      (SCD):    1.255ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -4.040    -2.253 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           2.162    -0.091    nvsmall_i/clk_wiz_0/inst/clk_150Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout6_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout6_buf/O
                         net (fo=94736, routed)       1.253     1.255    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_sg/core_clk
    SLICE_X109Y137       FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_sg/group_up_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y137       FDCE (Prop_fdce_C_Q)         0.204     1.459 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_sg/group_up_cnt_reg[2]/Q
                         net (fo=8, routed)           0.452     1.911    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_sg/group_up_cnt_reg[2]
    SLICE_X109Y136                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_sg/group_up_cnt[9]_i_4/I4
    SLICE_X109Y136       LUT6 (Prop_lut6_I4_O)        0.126     2.037 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_sg/group_up_cnt[9]_i_4/O
                         net (fo=7, routed)           0.253     2.290    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_sg/group_up_cnt[9]_i_4_n_0
    SLICE_X108Y135                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_sg/layer_done_i_8/I2
    SLICE_X108Y135       LUT6 (Prop_lut6_I2_O)        0.043     2.333 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_sg/layer_done_i_8/O
                         net (fo=1, routed)           0.327     2.660    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_sg/layer_done_i_8_n_0
    SLICE_X106Y134                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_sg/layer_done_i_5/I3
    SLICE_X106Y134       LUT4 (Prop_lut4_I3_O)        0.043     2.703 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_sg/layer_done_i_5/O
                         net (fo=1, routed)           0.000     2.703    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_sg/layer_done_i_5_n_0
    SLICE_X106Y134                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_sg/layer_done_reg_i_3/S[2]
    SLICE_X106Y134       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183     2.886 f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_sg/layer_done_reg_i_3/CO[3]
                         net (fo=29, routed)          0.572     3.458    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_dual_reg_d0/CO[0]
    SLICE_X105Y134                                                    f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_dual_reg_d0/wt_pkg_kernel_size[3]_i_1/I4
    SLICE_X105Y134       LUT5 (Prop_lut5_I4_O)        0.055     3.513 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_dual_reg_d0/wt_pkg_kernel_size[3]_i_1/O
                         net (fo=6, routed)           0.266     3.779    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_sg/wt_pkg_kernel_size_reg[3]_0[3]
    SLICE_X107Y135                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_sg/pkg_vld_i_40/I1
    SLICE_X107Y135       LUT2 (Prop_lut2_I1_O)        0.137     3.916 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_sg/pkg_vld_i_40/O
                         net (fo=1, routed)           0.000     3.916    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_sg/pkg_vld_i_40_n_0
    SLICE_X107Y135                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_sg/pkg_vld_reg_i_39/S[3]
    SLICE_X107Y135       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     4.109 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_sg/pkg_vld_reg_i_39/CO[3]
                         net (fo=1, routed)           0.000     4.109    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_sg/pkg_vld_reg_i_39_n_0
    SLICE_X107Y136                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_sg/pkg_vld_reg_i_38/CI
    SLICE_X107Y136       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.162 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_sg/pkg_vld_reg_i_38/CO[3]
                         net (fo=1, routed)           0.000     4.162    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_sg/pkg_vld_reg_i_38_n_0
    SLICE_X107Y137                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_sg/pkg_vld_reg_i_37/CI
    SLICE_X107Y137       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     4.328 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_sg/pkg_vld_reg_i_37/O[1]
                         net (fo=2, routed)           0.320     4.648    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_sg/p_0_in__0[9]
    SLICE_X108Y137                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_sg/pkg_vld_i_19/I3
    SLICE_X108Y137       LUT4 (Prop_lut4_I3_O)        0.123     4.771 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_sg/pkg_vld_i_19/O
                         net (fo=1, routed)           0.000     4.771    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_sg/pkg_vld_i_19_n_0
    SLICE_X108Y137                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_sg/pkg_vld_reg_i_4/S[0]
    SLICE_X108Y137       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     5.030 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_sg/pkg_vld_reg_i_4/CO[3]
                         net (fo=1, routed)           0.480     5.510    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_sg/wt_cbuf_ready
    SLICE_X109Y137                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_sg/pkg_vld_i_2/I2
    SLICE_X109Y137       LUT3 (Prop_lut3_I2_O)        0.043     5.553 f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_sg/pkg_vld_i_2/O
                         net (fo=2, routed)           0.189     5.742    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_sg/u_wt_fifo/dat_pkg_w_offset_reg[4]
    SLICE_X109Y138                                                    f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_sg/u_wt_fifo/dat_pkg_w_offset[4]_i_1/I0
    SLICE_X109Y138       LUT6 (Prop_lut6_I0_O)        0.043     5.785 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_sg/u_wt_fifo/dat_pkg_w_offset[4]_i_1/O
                         net (fo=44, routed)          0.360     6.145    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_dual_reg_d1/pkg_adv
    SLICE_X109Y139                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_dual_reg_d1/kernels_avl[14]_i_3/I4
    SLICE_X109Y139       LUT5 (Prop_lut5_I4_O)        0.043     6.188 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_dual_reg_d1/kernels_avl[14]_i_3/O
                         net (fo=28, routed)          0.512     6.700    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_sg/wt_release
    SLICE_X108Y139                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_sg/kernels_avl[7]_i_3/I1
    SLICE_X108Y139       LUT4 (Prop_lut4_I1_O)        0.052     6.752 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_sg/kernels_avl[7]_i_3/O
                         net (fo=2, routed)           0.352     7.104    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_sg/kernels_avl[7]_i_3_n_0
    SLICE_X108Y139                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_sg/kernels_avl[7]_i_7/I4
    SLICE_X108Y139       LUT5 (Prop_lut5_I4_O)        0.132     7.236 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_sg/kernels_avl[7]_i_7/O
                         net (fo=1, routed)           0.000     7.236    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_sg/kernels_avl[7]_i_7_n_0
    SLICE_X108Y139                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_sg/kernels_avl_reg[7]_i_2/S[3]
    SLICE_X108Y139       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     7.429 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_sg/kernels_avl_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.429    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_sg/kernels_avl_reg[7]_i_2_n_0
    SLICE_X108Y140                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_sg/kernels_avl_reg[11]_i_2/CI
    SLICE_X108Y140       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.482 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_sg/kernels_avl_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.482    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_sg/kernels_avl_reg[11]_i_2_n_0
    SLICE_X108Y141                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_sg/kernels_avl_reg[14]_i_4/CI
    SLICE_X108Y141       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     7.593 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_sg/kernels_avl_reg[14]_i_4/O[2]
                         net (fo=1, routed)           0.432     8.025    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_sg/kernels_avl_reg[14]_i_4_n_5
    SLICE_X109Y140                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_sg/kernels_avl[14]_i_2/I0
    SLICE_X109Y140       LUT2 (Prop_lut2_I0_O)        0.129     8.154 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_sg/kernels_avl[14]_i_2/O
                         net (fo=1, routed)           0.000     8.154    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_sg/kernels_avl_w[14]
    SLICE_X109Y140       FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_sg/kernels_avl_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627     8.294    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.737     4.557 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           2.029     6.586    nvsmall_i/clk_wiz_0/inst/clk_150Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout6_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.669 r  nvsmall_i/clk_wiz_0/inst/clkout6_buf/O
                         net (fo=94736, routed)       1.121     7.790    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_sg/core_clk
    SLICE_X109Y140       FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_sg/kernels_avl_reg[14]/C
                         clock pessimism              0.109     7.899    
                         clock uncertainty           -0.073     7.826    
    SLICE_X109Y140       FDCE (Setup_fdce_C_D)        0.058     7.884    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_sg/kernels_avl_reg[14]
  -------------------------------------------------------------------
                         required time                          7.884    
                         arrival time                          -8.154    
  -------------------------------------------------------------------
                         slack                                 -0.270    

Slack (VIOLATED) :        -0.268ns  (required time - arrival time)
  Source:                 nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_3_d1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_150Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_addr_reg[7]/D
                            (rising edge-triggered cell FDPE clocked by clk_150Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150Mhz_nvsmall_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150Mhz_nvsmall_clk_wiz_0_0 rise@6.667ns - clk_150Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.840ns  (logic 2.096ns (30.643%)  route 4.744ns (69.357%))
  Logic Levels:           18  (CARRY4=6 LUT3=1 LUT4=5 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.129ns = ( 7.796 - 6.667 ) 
    Source Clock Delay      (SCD):    1.271ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -4.040    -2.253 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           2.162    -0.091    nvsmall_i/clk_wiz_0/inst/clk_150Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout6_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout6_buf/O
                         net (fo=94736, routed)       1.269     1.271    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/core_clk
    SLICE_X141Y111       FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_3_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y111       FDCE (Prop_fdce_C_Q)         0.223     1.494 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_3_d1_reg[2]/Q
                         net (fo=2, routed)           0.554     2.048    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_3_d1[2]
    SLICE_X138Y111                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[11]_i_34/I0
    SLICE_X138Y111       LUT4 (Prop_lut4_I0_O)        0.043     2.091 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[11]_i_34/O
                         net (fo=2, routed)           0.367     2.458    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[11]_i_34_n_0
    SLICE_X138Y112                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[11]_i_23/I0
    SLICE_X138Y112       LUT4 (Prop_lut4_I0_O)        0.043     2.501 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[11]_i_23/O
                         net (fo=2, routed)           0.355     2.856    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[11]_i_23_n_0
    SLICE_X139Y112                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[11]_i_27/I0
    SLICE_X139Y112       LUT5 (Prop_lut5_I0_O)        0.043     2.899 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[11]_i_27/O
                         net (fo=1, routed)           0.000     2.899    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[11]_i_27_n_0
    SLICE_X139Y112                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[11]_i_13/S[0]
    SLICE_X139Y112       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.124     3.023 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[11]_i_13/O[0]
                         net (fo=3, routed)           0.362     3.384    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[11]_i_13_n_7
    SLICE_X138Y112                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[7]_i_14/I2
    SLICE_X138Y112       LUT3 (Prop_lut3_I2_O)        0.124     3.508 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[7]_i_14/O
                         net (fo=3, routed)           0.273     3.781    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[7]_i_14_n_0
    SLICE_X136Y112                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[7]_i_5/I3
    SLICE_X136Y112       LUT5 (Prop_lut5_I3_O)        0.043     3.824 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[7]_i_5/O
                         net (fo=1, routed)           0.370     4.194    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[7]_i_5_n_0
    SLICE_X137Y113                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[7]_i_2/DI[1]
    SLICE_X137Y113       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.250     4.444 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.444    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[7]_i_2_n_0
    SLICE_X137Y114                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[11]_i_2/CI
    SLICE_X137Y114       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     4.593 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[11]_i_2/O[3]
                         net (fo=9, routed)           0.479     5.071    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[11]_i_2_n_4
    SLICE_X138Y116                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_17/I1
    SLICE_X138Y116       LUT4 (Prop_lut4_I1_O)        0.120     5.191 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_17/O
                         net (fo=1, routed)           0.000     5.191    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_17_n_0
    SLICE_X138Y116                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[13]_i_4/S[1]
    SLICE_X138Y116       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     5.447 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[13]_i_4/CO[3]
                         net (fo=21, routed)          0.520     5.968    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/is_dat_req_addr_wrap
    SLICE_X138Y118                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[9]_i_1/I3
    SLICE_X138Y118       LUT5 (Prop_lut5_I3_O)        0.043     6.011 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[9]_i_1/O
                         net (fo=7, routed)           0.219     6.230    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_addr_w[9]
    SLICE_X136Y118                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_i_14/I4
    SLICE_X136Y118       LUT5 (Prop_lut5_I4_O)        0.043     6.273 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_i_14/O
                         net (fo=1, routed)           0.269     6.542    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_i_14_n_0
    SLICE_X135Y118                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_i_5/I4
    SLICE_X135Y118       LUT6 (Prop_lut6_I4_O)        0.043     6.585 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_i_5/O
                         net (fo=1, routed)           0.000     6.585    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_i_5_n_0
    SLICE_X135Y118                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_reg_i_3/S[3]
    SLICE_X135Y118       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     6.778 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.778    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_reg_i_3_n_0
    SLICE_X135Y119                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_reg_i_2/CI
    SLICE_X135Y119       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     6.917 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_reg_i_2/CO[0]
                         net (fo=3, routed)           0.291     7.208    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_w1
    SLICE_X130Y120                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_en_i_2/I0
    SLICE_X130Y120       LUT6 (Prop_lut6_I0_O)        0.131     7.339 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_en_i_2/O
                         net (fo=1, routed)           0.188     7.527    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_en_i_2_n_0
    SLICE_X133Y120                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_en_i_1/I0
    SLICE_X133Y120       LUT4 (Prop_lut4_I0_O)        0.043     7.570 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_en_i_1/O
                         net (fo=32, routed)          0.498     8.068    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_en_w
    SLICE_X137Y120                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_addr[7]_i_1/I3
    SLICE_X137Y120       LUT4 (Prop_lut4_I3_O)        0.043     8.111 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_addr[7]_i_1/O
                         net (fo=1, routed)           0.000     8.111    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_addr_w[7]
    SLICE_X137Y120       FDPE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_addr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627     8.294    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.737     4.557 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           2.029     6.586    nvsmall_i/clk_wiz_0/inst/clk_150Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout6_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.669 r  nvsmall_i/clk_wiz_0/inst/clkout6_buf/O
                         net (fo=94736, routed)       1.127     7.796    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/core_clk
    SLICE_X137Y120       FDPE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_addr_reg[7]/C
                         clock pessimism              0.086     7.882    
                         clock uncertainty           -0.073     7.809    
    SLICE_X137Y120       FDPE (Setup_fdpe_C_D)        0.034     7.843    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_addr_reg[7]
  -------------------------------------------------------------------
                         required time                          7.843    
                         arrival time                          -8.111    
  -------------------------------------------------------------------
                         slack                                 -0.268    

Slack (VIOLATED) :        -0.260ns  (required time - arrival time)
  Source:                 nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_3_d1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_150Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_addr_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by clk_150Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150Mhz_nvsmall_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150Mhz_nvsmall_clk_wiz_0_0 rise@6.667ns - clk_150Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.857ns  (logic 2.102ns (30.656%)  route 4.755ns (69.344%))
  Logic Levels:           18  (CARRY4=6 LUT3=1 LUT4=5 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.130ns = ( 7.797 - 6.667 ) 
    Source Clock Delay      (SCD):    1.271ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -4.040    -2.253 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           2.162    -0.091    nvsmall_i/clk_wiz_0/inst/clk_150Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout6_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout6_buf/O
                         net (fo=94736, routed)       1.269     1.271    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/core_clk
    SLICE_X141Y111       FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_3_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y111       FDCE (Prop_fdce_C_Q)         0.223     1.494 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_3_d1_reg[2]/Q
                         net (fo=2, routed)           0.554     2.048    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_3_d1[2]
    SLICE_X138Y111                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[11]_i_34/I0
    SLICE_X138Y111       LUT4 (Prop_lut4_I0_O)        0.043     2.091 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[11]_i_34/O
                         net (fo=2, routed)           0.367     2.458    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[11]_i_34_n_0
    SLICE_X138Y112                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[11]_i_23/I0
    SLICE_X138Y112       LUT4 (Prop_lut4_I0_O)        0.043     2.501 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[11]_i_23/O
                         net (fo=2, routed)           0.355     2.856    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[11]_i_23_n_0
    SLICE_X139Y112                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[11]_i_27/I0
    SLICE_X139Y112       LUT5 (Prop_lut5_I0_O)        0.043     2.899 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[11]_i_27/O
                         net (fo=1, routed)           0.000     2.899    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[11]_i_27_n_0
    SLICE_X139Y112                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[11]_i_13/S[0]
    SLICE_X139Y112       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.124     3.023 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[11]_i_13/O[0]
                         net (fo=3, routed)           0.362     3.384    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[11]_i_13_n_7
    SLICE_X138Y112                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[7]_i_14/I2
    SLICE_X138Y112       LUT3 (Prop_lut3_I2_O)        0.124     3.508 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[7]_i_14/O
                         net (fo=3, routed)           0.273     3.781    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[7]_i_14_n_0
    SLICE_X136Y112                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[7]_i_5/I3
    SLICE_X136Y112       LUT5 (Prop_lut5_I3_O)        0.043     3.824 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[7]_i_5/O
                         net (fo=1, routed)           0.370     4.194    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[7]_i_5_n_0
    SLICE_X137Y113                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[7]_i_2/DI[1]
    SLICE_X137Y113       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.250     4.444 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.444    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[7]_i_2_n_0
    SLICE_X137Y114                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[11]_i_2/CI
    SLICE_X137Y114       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     4.593 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[11]_i_2/O[3]
                         net (fo=9, routed)           0.479     5.071    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[11]_i_2_n_4
    SLICE_X138Y116                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_17/I1
    SLICE_X138Y116       LUT4 (Prop_lut4_I1_O)        0.120     5.191 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_17/O
                         net (fo=1, routed)           0.000     5.191    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_17_n_0
    SLICE_X138Y116                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[13]_i_4/S[1]
    SLICE_X138Y116       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     5.447 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[13]_i_4/CO[3]
                         net (fo=21, routed)          0.520     5.968    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/is_dat_req_addr_wrap
    SLICE_X138Y118                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[9]_i_1/I3
    SLICE_X138Y118       LUT5 (Prop_lut5_I3_O)        0.043     6.011 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[9]_i_1/O
                         net (fo=7, routed)           0.219     6.230    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_addr_w[9]
    SLICE_X136Y118                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_i_14/I4
    SLICE_X136Y118       LUT5 (Prop_lut5_I4_O)        0.043     6.273 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_i_14/O
                         net (fo=1, routed)           0.269     6.542    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_i_14_n_0
    SLICE_X135Y118                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_i_5/I4
    SLICE_X135Y118       LUT6 (Prop_lut6_I4_O)        0.043     6.585 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_i_5/O
                         net (fo=1, routed)           0.000     6.585    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_i_5_n_0
    SLICE_X135Y118                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_reg_i_3/S[3]
    SLICE_X135Y118       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     6.778 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.778    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_reg_i_3_n_0
    SLICE_X135Y119                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_reg_i_2/CI
    SLICE_X135Y119       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     6.917 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_reg_i_2/CO[0]
                         net (fo=3, routed)           0.291     7.208    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_w1
    SLICE_X130Y120                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_en_i_2/I0
    SLICE_X130Y120       LUT6 (Prop_lut6_I0_O)        0.131     7.339 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_en_i_2/O
                         net (fo=1, routed)           0.188     7.527    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_en_i_2_n_0
    SLICE_X133Y120                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_en_i_1/I0
    SLICE_X133Y120       LUT4 (Prop_lut4_I0_O)        0.043     7.570 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_en_i_1/O
                         net (fo=32, routed)          0.509     8.079    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_en_w
    SLICE_X137Y119                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_addr[3]_i_1/I3
    SLICE_X137Y119       LUT4 (Prop_lut4_I3_O)        0.049     8.128 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_addr[3]_i_1/O
                         net (fo=1, routed)           0.000     8.128    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_addr_w[3]
    SLICE_X137Y119       FDPE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627     8.294    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.737     4.557 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           2.029     6.586    nvsmall_i/clk_wiz_0/inst/clk_150Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout6_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.669 r  nvsmall_i/clk_wiz_0/inst/clkout6_buf/O
                         net (fo=94736, routed)       1.128     7.797    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/core_clk
    SLICE_X137Y119       FDPE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_addr_reg[3]/C
                         clock pessimism              0.086     7.883    
                         clock uncertainty           -0.073     7.810    
    SLICE_X137Y119       FDPE (Setup_fdpe_C_D)        0.058     7.868    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_addr_reg[3]
  -------------------------------------------------------------------
                         required time                          7.868    
                         arrival time                          -8.128    
  -------------------------------------------------------------------
                         slack                                 -0.260    

Slack (VIOLATED) :        -0.245ns  (required time - arrival time)
  Source:                 nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_3_d1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_150Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_addr_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by clk_150Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150Mhz_nvsmall_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150Mhz_nvsmall_clk_wiz_0_0 rise@6.667ns - clk_150Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.868ns  (logic 2.102ns (30.604%)  route 4.766ns (69.396%))
  Logic Levels:           18  (CARRY4=6 LUT3=1 LUT4=5 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.129ns = ( 7.796 - 6.667 ) 
    Source Clock Delay      (SCD):    1.271ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -4.040    -2.253 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           2.162    -0.091    nvsmall_i/clk_wiz_0/inst/clk_150Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout6_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout6_buf/O
                         net (fo=94736, routed)       1.269     1.271    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/core_clk
    SLICE_X141Y111       FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_3_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y111       FDCE (Prop_fdce_C_Q)         0.223     1.494 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_3_d1_reg[2]/Q
                         net (fo=2, routed)           0.554     2.048    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_3_d1[2]
    SLICE_X138Y111                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[11]_i_34/I0
    SLICE_X138Y111       LUT4 (Prop_lut4_I0_O)        0.043     2.091 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[11]_i_34/O
                         net (fo=2, routed)           0.367     2.458    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[11]_i_34_n_0
    SLICE_X138Y112                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[11]_i_23/I0
    SLICE_X138Y112       LUT4 (Prop_lut4_I0_O)        0.043     2.501 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[11]_i_23/O
                         net (fo=2, routed)           0.355     2.856    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[11]_i_23_n_0
    SLICE_X139Y112                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[11]_i_27/I0
    SLICE_X139Y112       LUT5 (Prop_lut5_I0_O)        0.043     2.899 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[11]_i_27/O
                         net (fo=1, routed)           0.000     2.899    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[11]_i_27_n_0
    SLICE_X139Y112                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[11]_i_13/S[0]
    SLICE_X139Y112       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.124     3.023 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[11]_i_13/O[0]
                         net (fo=3, routed)           0.362     3.384    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[11]_i_13_n_7
    SLICE_X138Y112                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[7]_i_14/I2
    SLICE_X138Y112       LUT3 (Prop_lut3_I2_O)        0.124     3.508 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[7]_i_14/O
                         net (fo=3, routed)           0.273     3.781    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[7]_i_14_n_0
    SLICE_X136Y112                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[7]_i_5/I3
    SLICE_X136Y112       LUT5 (Prop_lut5_I3_O)        0.043     3.824 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[7]_i_5/O
                         net (fo=1, routed)           0.370     4.194    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[7]_i_5_n_0
    SLICE_X137Y113                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[7]_i_2/DI[1]
    SLICE_X137Y113       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.250     4.444 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.444    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[7]_i_2_n_0
    SLICE_X137Y114                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[11]_i_2/CI
    SLICE_X137Y114       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     4.593 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[11]_i_2/O[3]
                         net (fo=9, routed)           0.479     5.071    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[11]_i_2_n_4
    SLICE_X138Y116                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_17/I1
    SLICE_X138Y116       LUT4 (Prop_lut4_I1_O)        0.120     5.191 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_17/O
                         net (fo=1, routed)           0.000     5.191    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_17_n_0
    SLICE_X138Y116                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[13]_i_4/S[1]
    SLICE_X138Y116       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     5.447 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[13]_i_4/CO[3]
                         net (fo=21, routed)          0.520     5.968    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/is_dat_req_addr_wrap
    SLICE_X138Y118                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[9]_i_1/I3
    SLICE_X138Y118       LUT5 (Prop_lut5_I3_O)        0.043     6.011 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[9]_i_1/O
                         net (fo=7, routed)           0.219     6.230    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_addr_w[9]
    SLICE_X136Y118                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_i_14/I4
    SLICE_X136Y118       LUT5 (Prop_lut5_I4_O)        0.043     6.273 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_i_14/O
                         net (fo=1, routed)           0.269     6.542    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_i_14_n_0
    SLICE_X135Y118                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_i_5/I4
    SLICE_X135Y118       LUT6 (Prop_lut6_I4_O)        0.043     6.585 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_i_5/O
                         net (fo=1, routed)           0.000     6.585    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_i_5_n_0
    SLICE_X135Y118                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_reg_i_3/S[3]
    SLICE_X135Y118       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     6.778 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.778    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_reg_i_3_n_0
    SLICE_X135Y119                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_reg_i_2/CI
    SLICE_X135Y119       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     6.917 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_reg_i_2/CO[0]
                         net (fo=3, routed)           0.291     7.208    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_w1
    SLICE_X130Y120                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_en_i_2/I0
    SLICE_X130Y120       LUT6 (Prop_lut6_I0_O)        0.131     7.339 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_en_i_2/O
                         net (fo=1, routed)           0.188     7.527    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_en_i_2_n_0
    SLICE_X133Y120                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_en_i_1/I0
    SLICE_X133Y120       LUT4 (Prop_lut4_I0_O)        0.043     7.570 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_en_i_1/O
                         net (fo=32, routed)          0.521     8.090    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_en_w
    SLICE_X136Y120                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_addr[2]_i_1/I3
    SLICE_X136Y120       LUT4 (Prop_lut4_I3_O)        0.049     8.139 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_addr[2]_i_1/O
                         net (fo=1, routed)           0.000     8.139    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_addr_w[2]
    SLICE_X136Y120       FDPE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627     8.294    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.737     4.557 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           2.029     6.586    nvsmall_i/clk_wiz_0/inst/clk_150Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout6_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.669 r  nvsmall_i/clk_wiz_0/inst/clkout6_buf/O
                         net (fo=94736, routed)       1.127     7.796    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/core_clk
    SLICE_X136Y120       FDPE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_addr_reg[2]/C
                         clock pessimism              0.086     7.882    
                         clock uncertainty           -0.073     7.809    
    SLICE_X136Y120       FDPE (Setup_fdpe_C_D)        0.086     7.895    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_addr_reg[2]
  -------------------------------------------------------------------
                         required time                          7.895    
                         arrival time                          -8.139    
  -------------------------------------------------------------------
                         slack                                 -0.245    

Slack (VIOLATED) :        -0.218ns  (required time - arrival time)
  Source:                 nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_3_d1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_150Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_addr_reg[9]/D
                            (rising edge-triggered cell FDPE clocked by clk_150Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150Mhz_nvsmall_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150Mhz_nvsmall_clk_wiz_0_0 rise@6.667ns - clk_150Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.789ns  (logic 2.096ns (30.872%)  route 4.693ns (69.128%))
  Logic Levels:           18  (CARRY4=6 LUT3=1 LUT4=4 LUT5=5 LUT6=2)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.129ns = ( 7.796 - 6.667 ) 
    Source Clock Delay      (SCD):    1.271ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -4.040    -2.253 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           2.162    -0.091    nvsmall_i/clk_wiz_0/inst/clk_150Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout6_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout6_buf/O
                         net (fo=94736, routed)       1.269     1.271    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/core_clk
    SLICE_X141Y111       FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_3_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y111       FDCE (Prop_fdce_C_Q)         0.223     1.494 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_3_d1_reg[2]/Q
                         net (fo=2, routed)           0.554     2.048    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_3_d1[2]
    SLICE_X138Y111                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[11]_i_34/I0
    SLICE_X138Y111       LUT4 (Prop_lut4_I0_O)        0.043     2.091 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[11]_i_34/O
                         net (fo=2, routed)           0.367     2.458    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[11]_i_34_n_0
    SLICE_X138Y112                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[11]_i_23/I0
    SLICE_X138Y112       LUT4 (Prop_lut4_I0_O)        0.043     2.501 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[11]_i_23/O
                         net (fo=2, routed)           0.355     2.856    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[11]_i_23_n_0
    SLICE_X139Y112                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[11]_i_27/I0
    SLICE_X139Y112       LUT5 (Prop_lut5_I0_O)        0.043     2.899 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[11]_i_27/O
                         net (fo=1, routed)           0.000     2.899    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[11]_i_27_n_0
    SLICE_X139Y112                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[11]_i_13/S[0]
    SLICE_X139Y112       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.124     3.023 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[11]_i_13/O[0]
                         net (fo=3, routed)           0.362     3.384    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[11]_i_13_n_7
    SLICE_X138Y112                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[7]_i_14/I2
    SLICE_X138Y112       LUT3 (Prop_lut3_I2_O)        0.124     3.508 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[7]_i_14/O
                         net (fo=3, routed)           0.273     3.781    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[7]_i_14_n_0
    SLICE_X136Y112                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[7]_i_5/I3
    SLICE_X136Y112       LUT5 (Prop_lut5_I3_O)        0.043     3.824 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[7]_i_5/O
                         net (fo=1, routed)           0.370     4.194    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[7]_i_5_n_0
    SLICE_X137Y113                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[7]_i_2/DI[1]
    SLICE_X137Y113       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.250     4.444 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.444    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[7]_i_2_n_0
    SLICE_X137Y114                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[11]_i_2/CI
    SLICE_X137Y114       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     4.593 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[11]_i_2/O[3]
                         net (fo=9, routed)           0.479     5.071    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[11]_i_2_n_4
    SLICE_X138Y116                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_17/I1
    SLICE_X138Y116       LUT4 (Prop_lut4_I1_O)        0.120     5.191 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_17/O
                         net (fo=1, routed)           0.000     5.191    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_17_n_0
    SLICE_X138Y116                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[13]_i_4/S[1]
    SLICE_X138Y116       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     5.447 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[13]_i_4/CO[3]
                         net (fo=21, routed)          0.520     5.968    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/is_dat_req_addr_wrap
    SLICE_X138Y118                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[9]_i_1/I3
    SLICE_X138Y118       LUT5 (Prop_lut5_I3_O)        0.043     6.011 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[9]_i_1/O
                         net (fo=7, routed)           0.219     6.230    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_addr_w[9]
    SLICE_X136Y118                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_i_14/I4
    SLICE_X136Y118       LUT5 (Prop_lut5_I4_O)        0.043     6.273 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_i_14/O
                         net (fo=1, routed)           0.269     6.542    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_i_14_n_0
    SLICE_X135Y118                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_i_5/I4
    SLICE_X135Y118       LUT6 (Prop_lut6_I4_O)        0.043     6.585 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_i_5/O
                         net (fo=1, routed)           0.000     6.585    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_i_5_n_0
    SLICE_X135Y118                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_reg_i_3/S[3]
    SLICE_X135Y118       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     6.778 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.778    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_reg_i_3_n_0
    SLICE_X135Y119                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_reg_i_2/CI
    SLICE_X135Y119       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     6.917 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_reg_i_2/CO[0]
                         net (fo=3, routed)           0.291     7.208    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_w1
    SLICE_X130Y120                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_en_i_2/I0
    SLICE_X130Y120       LUT6 (Prop_lut6_I0_O)        0.131     7.339 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_en_i_2/O
                         net (fo=1, routed)           0.188     7.527    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_en_i_2_n_0
    SLICE_X133Y120                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_en_i_1/I0
    SLICE_X133Y120       LUT4 (Prop_lut4_I0_O)        0.043     7.570 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_en_i_1/O
                         net (fo=32, routed)          0.447     8.017    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_en_w
    SLICE_X134Y119                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_addr[9]_i_1/I4
    SLICE_X134Y119       LUT5 (Prop_lut5_I4_O)        0.043     8.060 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_addr[9]_i_1/O
                         net (fo=1, routed)           0.000     8.060    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_addr_w[9]
    SLICE_X134Y119       FDPE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_addr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627     8.294    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.737     4.557 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           2.029     6.586    nvsmall_i/clk_wiz_0/inst/clk_150Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout6_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.669 r  nvsmall_i/clk_wiz_0/inst/clkout6_buf/O
                         net (fo=94736, routed)       1.127     7.796    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/core_clk
    SLICE_X134Y119       FDPE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_addr_reg[9]/C
                         clock pessimism              0.086     7.882    
                         clock uncertainty           -0.073     7.809    
    SLICE_X134Y119       FDPE (Setup_fdpe_C_D)        0.034     7.843    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_addr_reg[9]
  -------------------------------------------------------------------
                         required time                          7.843    
                         arrival time                          -8.060    
  -------------------------------------------------------------------
                         slack                                 -0.218    

Slack (VIOLATED) :        -0.199ns  (required time - arrival time)
  Source:                 nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_3_d1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_150Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_addr_reg[13]/D
                            (rising edge-triggered cell FDPE clocked by clk_150Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150Mhz_nvsmall_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150Mhz_nvsmall_clk_wiz_0_0 rise@6.667ns - clk_150Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.771ns  (logic 2.096ns (30.958%)  route 4.675ns (69.042%))
  Logic Levels:           18  (CARRY4=6 LUT3=1 LUT4=4 LUT5=5 LUT6=2)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.129ns = ( 7.796 - 6.667 ) 
    Source Clock Delay      (SCD):    1.271ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -4.040    -2.253 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           2.162    -0.091    nvsmall_i/clk_wiz_0/inst/clk_150Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout6_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout6_buf/O
                         net (fo=94736, routed)       1.269     1.271    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/core_clk
    SLICE_X141Y111       FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_3_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y111       FDCE (Prop_fdce_C_Q)         0.223     1.494 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_3_d1_reg[2]/Q
                         net (fo=2, routed)           0.554     2.048    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_3_d1[2]
    SLICE_X138Y111                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[11]_i_34/I0
    SLICE_X138Y111       LUT4 (Prop_lut4_I0_O)        0.043     2.091 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[11]_i_34/O
                         net (fo=2, routed)           0.367     2.458    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[11]_i_34_n_0
    SLICE_X138Y112                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[11]_i_23/I0
    SLICE_X138Y112       LUT4 (Prop_lut4_I0_O)        0.043     2.501 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[11]_i_23/O
                         net (fo=2, routed)           0.355     2.856    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[11]_i_23_n_0
    SLICE_X139Y112                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[11]_i_27/I0
    SLICE_X139Y112       LUT5 (Prop_lut5_I0_O)        0.043     2.899 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[11]_i_27/O
                         net (fo=1, routed)           0.000     2.899    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[11]_i_27_n_0
    SLICE_X139Y112                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[11]_i_13/S[0]
    SLICE_X139Y112       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.124     3.023 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[11]_i_13/O[0]
                         net (fo=3, routed)           0.362     3.384    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[11]_i_13_n_7
    SLICE_X138Y112                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[7]_i_14/I2
    SLICE_X138Y112       LUT3 (Prop_lut3_I2_O)        0.124     3.508 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[7]_i_14/O
                         net (fo=3, routed)           0.273     3.781    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[7]_i_14_n_0
    SLICE_X136Y112                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[7]_i_5/I3
    SLICE_X136Y112       LUT5 (Prop_lut5_I3_O)        0.043     3.824 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[7]_i_5/O
                         net (fo=1, routed)           0.370     4.194    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[7]_i_5_n_0
    SLICE_X137Y113                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[7]_i_2/DI[1]
    SLICE_X137Y113       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.250     4.444 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.444    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[7]_i_2_n_0
    SLICE_X137Y114                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[11]_i_2/CI
    SLICE_X137Y114       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     4.593 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[11]_i_2/O[3]
                         net (fo=9, routed)           0.479     5.071    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[11]_i_2_n_4
    SLICE_X138Y116                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_17/I1
    SLICE_X138Y116       LUT4 (Prop_lut4_I1_O)        0.120     5.191 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_17/O
                         net (fo=1, routed)           0.000     5.191    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_17_n_0
    SLICE_X138Y116                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[13]_i_4/S[1]
    SLICE_X138Y116       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     5.447 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[13]_i_4/CO[3]
                         net (fo=21, routed)          0.520     5.968    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/is_dat_req_addr_wrap
    SLICE_X138Y118                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[9]_i_1/I3
    SLICE_X138Y118       LUT5 (Prop_lut5_I3_O)        0.043     6.011 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[9]_i_1/O
                         net (fo=7, routed)           0.219     6.230    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_addr_w[9]
    SLICE_X136Y118                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_i_14/I4
    SLICE_X136Y118       LUT5 (Prop_lut5_I4_O)        0.043     6.273 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_i_14/O
                         net (fo=1, routed)           0.269     6.542    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_i_14_n_0
    SLICE_X135Y118                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_i_5/I4
    SLICE_X135Y118       LUT6 (Prop_lut6_I4_O)        0.043     6.585 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_i_5/O
                         net (fo=1, routed)           0.000     6.585    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_i_5_n_0
    SLICE_X135Y118                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_reg_i_3/S[3]
    SLICE_X135Y118       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     6.778 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.778    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_reg_i_3_n_0
    SLICE_X135Y119                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_reg_i_2/CI
    SLICE_X135Y119       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     6.917 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_reg_i_2/CO[0]
                         net (fo=3, routed)           0.291     7.208    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_w1
    SLICE_X130Y120                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_en_i_2/I0
    SLICE_X130Y120       LUT6 (Prop_lut6_I0_O)        0.131     7.339 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_en_i_2/O
                         net (fo=1, routed)           0.188     7.527    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_en_i_2_n_0
    SLICE_X133Y120                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_en_i_1/I0
    SLICE_X133Y120       LUT4 (Prop_lut4_I0_O)        0.043     7.570 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_en_i_1/O
                         net (fo=32, routed)          0.429     7.999    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_en_w
    SLICE_X133Y119                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_addr[13]_i_2/I4
    SLICE_X133Y119       LUT5 (Prop_lut5_I4_O)        0.043     8.042 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_addr[13]_i_2/O
                         net (fo=1, routed)           0.000     8.042    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_addr_w[13]
    SLICE_X133Y119       FDPE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_addr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627     8.294    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.737     4.557 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           2.029     6.586    nvsmall_i/clk_wiz_0/inst/clk_150Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout6_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.669 r  nvsmall_i/clk_wiz_0/inst/clkout6_buf/O
                         net (fo=94736, routed)       1.127     7.796    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/core_clk
    SLICE_X133Y119       FDPE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_addr_reg[13]/C
                         clock pessimism              0.086     7.882    
                         clock uncertainty           -0.073     7.809    
    SLICE_X133Y119       FDPE (Setup_fdpe_C_D)        0.034     7.843    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_addr_reg[13]
  -------------------------------------------------------------------
                         required time                          7.843    
                         arrival time                          -8.042    
  -------------------------------------------------------------------
                         slack                                 -0.199    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/req_addr_d1_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_150Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/NV_NVDLA_PDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_150Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150Mhz_nvsmall_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns - clk_150Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.118ns (45.950%)  route 0.139ns (54.050%))
  Logic Levels:           0  
  Clock Path Skew:        0.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.751ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.700    -0.978 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.954    -0.024    nvsmall_i/clk_wiz_0/inst/clk_150Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout6_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout6_buf/O
                         net (fo=94736, routed)       0.557     0.559    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/core_clk
    SLICE_X62Y149        FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/req_addr_d1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y149        FDCE (Prop_fdce_C_Q)         0.118     0.677 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/req_addr_d1_reg[7]/Q
                         net (fo=2, routed)           0.139     0.816    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/NV_NVDLA_PDP_RDMA_rdreq/D[7]
    SLICE_X63Y150        FDRE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/NV_NVDLA_PDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.028    -1.055 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.027    -0.028    nvsmall_i/clk_wiz_0/inst/clk_150Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout6_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout6_buf/O
                         net (fo=94736, routed)       0.749     0.751    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/NV_NVDLA_PDP_RDMA_rdreq/core_clk
    SLICE_X63Y150        FDRE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/NV_NVDLA_PDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[10]/C
                         clock pessimism              0.000     0.751    
    SLICE_X63Y150        FDRE (Hold_fdre_C_D)         0.032     0.783    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/NV_NVDLA_PDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.783    
                         arrival time                           0.816    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_wt_data2_d2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_150Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt_pre_data_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_150Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150Mhz_nvsmall_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns - clk_150Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.091ns (36.780%)  route 0.156ns (63.220%))
  Logic Levels:           0  
  Clock Path Skew:        0.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.738ns
    Source Clock Delay      (SCD):    0.546ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.700    -0.978 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.954    -0.024    nvsmall_i/clk_wiz_0/inst/clk_150Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout6_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout6_buf/O
                         net (fo=94736, routed)       0.544     0.546    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_in/core_clk
    SLICE_X92Y149        FDRE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_wt_data2_d2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y149        FDRE (Prop_fdre_C_Q)         0.091     0.637 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_wt_data2_d2_reg[7]/Q
                         net (fo=1, routed)           0.156     0.793    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/in_wt_data2[7]
    SLICE_X93Y150        FDRE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt_pre_data_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.028    -1.055 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.027    -0.028    nvsmall_i/clk_wiz_0/inst/clk_150Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout6_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout6_buf/O
                         net (fo=94736, routed)       0.736     0.738    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/core_clk
    SLICE_X93Y150        FDRE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt_pre_data_reg[23]/C
                         clock pessimism              0.000     0.738    
    SLICE_X93Y150        FDRE (Hold_fdre_C_D)         0.013     0.751    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt_pre_data_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.751    
                         arrival time                           0.793    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_wt_data2_d2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_150Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt_pre_data_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_150Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150Mhz_nvsmall_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns - clk_150Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.091ns (37.072%)  route 0.154ns (62.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.738ns
    Source Clock Delay      (SCD):    0.546ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.700    -0.978 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.954    -0.024    nvsmall_i/clk_wiz_0/inst/clk_150Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout6_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout6_buf/O
                         net (fo=94736, routed)       0.544     0.546    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_in/core_clk
    SLICE_X92Y149        FDRE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_wt_data2_d2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y149        FDRE (Prop_fdre_C_Q)         0.091     0.637 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_wt_data2_d2_reg[6]/Q
                         net (fo=1, routed)           0.154     0.791    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/in_wt_data2[6]
    SLICE_X93Y150        FDRE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt_pre_data_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.028    -1.055 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.027    -0.028    nvsmall_i/clk_wiz_0/inst/clk_150Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout6_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout6_buf/O
                         net (fo=94736, routed)       0.736     0.738    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/core_clk
    SLICE_X93Y150        FDRE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt_pre_data_reg[22]/C
                         clock pessimism              0.000     0.738    
    SLICE_X93Y150        FDRE (Hold_fdre_C_D)         0.011     0.749    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt_pre_data_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.749    
                         arrival time                           0.791    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_bpt2/out_addr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_150Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_bpt2/out_addr_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_150Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150Mhz_nvsmall_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns - clk_150Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.278ns (66.610%)  route 0.139ns (33.390%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.939ns
    Source Clock Delay      (SCD):    0.613ns
    Clock Pessimism Removal (CPR):    0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.700    -0.978 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.954    -0.024    nvsmall_i/clk_wiz_0/inst/clk_150Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout6_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout6_buf/O
                         net (fo=94736, routed)       0.611     0.613    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_bpt2/core_clk
    SLICE_X84Y248        FDRE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_bpt2/out_addr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y248        FDRE (Prop_fdre_C_Q)         0.100     0.713 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_bpt2/out_addr_reg[13]/Q
                         net (fo=2, routed)           0.139     0.852    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_bpt2/out_addr_reg[13]
    SLICE_X84Y248                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_bpt2/out_addr[10]_i_2__8/I2
    SLICE_X84Y248        LUT3 (Prop_lut3_I2_O)        0.028     0.880 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_bpt2/out_addr[10]_i_2__8/O
                         net (fo=1, routed)           0.000     0.880    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_bpt2/out_addr[10]_i_2__8_n_0
    SLICE_X84Y248                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_bpt2/out_addr_reg[10]_i_1__8/S[3]
    SLICE_X84Y248        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.084     0.964 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_bpt2/out_addr_reg[10]_i_1__8/CO[3]
                         net (fo=1, routed)           0.000     0.964    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_bpt2/out_addr_reg[10]_i_1__8_n_0
    SLICE_X84Y249                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_bpt2/out_addr_reg[14]_i_1__8/CI
    SLICE_X84Y249        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     0.989 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_bpt2/out_addr_reg[14]_i_1__8/CO[3]
                         net (fo=1, routed)           0.001     0.989    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_bpt2/out_addr_reg[14]_i_1__8_n_0
    SLICE_X84Y250                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_bpt2/out_addr_reg[18]_i_1__8/CI
    SLICE_X84Y250        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     1.030 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_bpt2/out_addr_reg[18]_i_1__8/O[0]
                         net (fo=1, routed)           0.000     1.030    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_bpt2/out_addr_reg[18]_i_1__8_n_7
    SLICE_X84Y250        FDRE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_bpt2/out_addr_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.028    -1.055 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.027    -0.028    nvsmall_i/clk_wiz_0/inst/clk_150Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout6_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout6_buf/O
                         net (fo=94736, routed)       0.937     0.939    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_bpt2/core_clk
    SLICE_X84Y250        FDRE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_bpt2/out_addr_reg[18]/C
                         clock pessimism             -0.028     0.911    
    SLICE_X84Y250        FDRE (Hold_fdre_C_D)         0.071     0.982    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_bpt2/out_addr_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.982    
                         arrival time                           1.030    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_wt/u_8atmm_fifo/ram/dout_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_150Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_wt/cdma2buf_wt_wr_data_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_150Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150Mhz_nvsmall_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns - clk_150Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.146ns (38.677%)  route 0.231ns (61.323%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.547ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.700    -0.978 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.954    -0.024    nvsmall_i/clk_wiz_0/inst/clk_150Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout6_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout6_buf/O
                         net (fo=94736, routed)       0.545     0.547    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_wt/u_8atmm_fifo/ram/core_clk
    SLICE_X86Y100        FDRE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_wt/u_8atmm_fifo/ram/dout_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y100        FDRE (Prop_fdre_C_Q)         0.118     0.665 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_wt/u_8atmm_fifo/ram/dout_r_reg[5]/Q
                         net (fo=1, routed)           0.231     0.896    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_wt/u_8atmm_fifo/ram/dma_rd_rsp_pd[5]
    SLICE_X88Y99                                                      r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_wt/u_8atmm_fifo/ram/cdma2buf_wt_wr_data[5]_i_1/I4
    SLICE_X88Y99         LUT5 (Prop_lut5_I4_O)        0.028     0.924 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_wt/u_8atmm_fifo/ram/cdma2buf_wt_wr_data[5]_i_1/O
                         net (fo=1, routed)           0.000     0.924    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_wt/cdma2buf_wt_wr_data_w[5]
    SLICE_X88Y99         FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_wt/cdma2buf_wt_wr_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.028    -1.055 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.027    -0.028    nvsmall_i/clk_wiz_0/inst/clk_150Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout6_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout6_buf/O
                         net (fo=94736, routed)       0.816     0.818    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_wt/core_clk
    SLICE_X88Y99         FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_wt/cdma2buf_wt_wr_data_reg[5]/C
                         clock pessimism             -0.008     0.810    
    SLICE_X88Y99         FDCE (Hold_fdce_C_D)         0.061     0.871    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_wt/cdma2buf_wt_wr_data_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.871    
                         arrival time                           0.924    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_bpt2/u_dfifo/pipe_skid_dfifo_wr_pd_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by clk_150Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo2/ram/ram_ff1_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by clk_150Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150Mhz_nvsmall_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns - clk_150Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.100ns (47.962%)  route 0.108ns (52.038%))
  Logic Levels:           0  
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns
    Source Clock Delay      (SCD):    0.706ns
    Clock Pessimism Removal (CPR):    0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.700    -0.978 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.954    -0.024    nvsmall_i/clk_wiz_0/inst/clk_150Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout6_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout6_buf/O
                         net (fo=94736, routed)       0.704     0.706    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_bpt2/u_dfifo/core_clk
    SLICE_X99Y250        FDRE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_bpt2/u_dfifo/pipe_skid_dfifo_wr_pd_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y250        FDRE (Prop_fdre_C_Q)         0.100     0.806 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_bpt2/u_dfifo/pipe_skid_dfifo_wr_pd_reg[48]/Q
                         net (fo=4, routed)           0.108     0.914    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo2/ram/D[48]
    SLICE_X100Y249       FDRE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo2/ram/ram_ff1_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.028    -1.055 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.027    -0.028    nvsmall_i/clk_wiz_0/inst/clk_150Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout6_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout6_buf/O
                         net (fo=94736, routed)       0.850     0.852    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo2/ram/core_clk
    SLICE_X100Y249       FDRE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo2/ram/ram_ff1_reg[48]/C
                         clock pessimism             -0.028     0.824    
    SLICE_X100Y249       FDRE (Hold_fdre_C_D)         0.037     0.861    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo2/ram/ram_ff1_reg[48]
  -------------------------------------------------------------------
                         required time                         -0.861    
                         arrival time                           0.914    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 nvsmall_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/m_vector_i_reg[1051]/C
                            (rising edge-triggered cell FDRE clocked by clk_150Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            nvsmall_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_accum_reg[data][26]/D
                            (rising edge-triggered cell FDRE clocked by clk_150Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150Mhz_nvsmall_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns - clk_150Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.155ns (35.334%)  route 0.284ns (64.666%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.061ns
    Source Clock Delay      (SCD):    0.715ns
    Clock Pessimism Removal (CPR):    0.048ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.700    -0.978 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.954    -0.024    nvsmall_i/clk_wiz_0/inst/clk_150Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout6_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout6_buf/O
                         net (fo=94736, routed)       0.713     0.715    nvsmall_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/aclk
    SLICE_X33Y299        FDRE                                         r  nvsmall_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/m_vector_i_reg[1051]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y299        FDRE (Prop_fdre_C_Q)         0.091     0.806 r  nvsmall_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/m_vector_i_reg[1051]/Q
                         net (fo=1, routed)           0.284     1.090    nvsmall_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/s_axi_wdata[26]
    SLICE_X34Y300                                                     r  nvsmall_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_accum[data][26]_i_1/I1
    SLICE_X34Y300        LUT4 (Prop_lut4_I1_O)        0.064     1.154 r  nvsmall_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_accum[data][26]_i_1/O
                         net (fo=1, routed)           0.000     1.154    nvsmall_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_accum[data][26]_i_1_n_0
    SLICE_X34Y300        FDRE                                         r  nvsmall_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_accum_reg[data][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.028    -1.055 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.027    -0.028    nvsmall_i/clk_wiz_0/inst/clk_150Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout6_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout6_buf/O
                         net (fo=94736, routed)       1.059     1.061    nvsmall_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aclk
    SLICE_X34Y300        FDRE                                         r  nvsmall_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_accum_reg[data][26]/C
                         clock pessimism             -0.048     1.013    
    SLICE_X34Y300        FDRE (Hold_fdre_C_D)         0.087     1.100    nvsmall_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_accum_reg[data][26]
  -------------------------------------------------------------------
                         required time                         -1.100    
                         arrival time                           1.154    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank28_ram0_wr_data_d2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_150Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank28_ram0/M_reg/DIADI[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_150Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150Mhz_nvsmall_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns - clk_150Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.100ns (39.620%)  route 0.152ns (60.380%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.906ns
    Source Clock Delay      (SCD):    0.654ns
    Clock Pessimism Removal (CPR):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.700    -0.978 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.954    -0.024    nvsmall_i/clk_wiz_0/inst/clk_150Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout6_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout6_buf/O
                         net (fo=94736, routed)       0.652     0.654    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/core_clk
    SLICE_X145Y61        FDRE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank28_ram0_wr_data_d2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y61        FDRE (Prop_fdre_C_Q)         0.100     0.754 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank28_ram0_wr_data_d2_reg[10]/Q
                         net (fo=2, routed)           0.152     0.906    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank28_ram0/M_reg_0[10]
    RAMB36_X6Y12         RAMB36E1                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank28_ram0/M_reg/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_150Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.028    -1.055 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.027    -0.028    nvsmall_i/clk_wiz_0/inst/clk_150Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout6_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout6_buf/O
                         net (fo=94736, routed)       0.904     0.906    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank28_ram0/core_clk
    RAMB36_X6Y12         RAMB36E1                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank28_ram0/M_reg/CLKBWRCLK
                         clock pessimism             -0.208     0.698    
    RAMB36_X6Y12         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[10])
                                                      0.155     0.853    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank28_ram0/M_reg
  -------------------------------------------------------------------
                         required time                         -0.853    
                         arrival time                           0.906    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt1_sd_data_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_150Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt1_actv_data_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_150Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150Mhz_nvsmall_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns - clk_150Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.107ns (44.158%)  route 0.135ns (55.842%))
  Logic Levels:           0  
  Clock Path Skew:        0.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.770ns
    Source Clock Delay      (SCD):    0.578ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.700    -0.978 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.954    -0.024    nvsmall_i/clk_wiz_0/inst/clk_150Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout6_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout6_buf/O
                         net (fo=94736, routed)       0.576     0.578    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/core_clk
    SLICE_X138Y149       FDRE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt1_sd_data_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y149       FDRE (Prop_fdre_C_Q)         0.107     0.685 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt1_sd_data_reg[30]/Q
                         net (fo=1, routed)           0.135     0.820    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/p_0_in55_in[6]
    SLICE_X138Y150       FDRE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt1_actv_data_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.028    -1.055 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.027    -0.028    nvsmall_i/clk_wiz_0/inst/clk_150Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout6_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout6_buf/O
                         net (fo=94736, routed)       0.768     0.770    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/core_clk
    SLICE_X138Y150       FDRE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt1_actv_data_reg[30]/C
                         clock pessimism              0.000     0.770    
    SLICE_X138Y150       FDRE (Hold_fdre_C_D)        -0.004     0.766    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt1_actv_data_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.766    
                         arrival time                           0.820    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank11_ram0_wr_data_d2_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_150Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank11_ram1/M_reg/DIADI[23]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_150Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150Mhz_nvsmall_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns - clk_150Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.100ns (39.936%)  route 0.150ns (60.064%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.938ns
    Source Clock Delay      (SCD):    0.670ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.700    -0.978 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.954    -0.024    nvsmall_i/clk_wiz_0/inst/clk_150Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout6_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout6_buf/O
                         net (fo=94736, routed)       0.668     0.670    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/core_clk
    SLICE_X33Y38         FDRE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank11_ram0_wr_data_d2_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y38         FDRE (Prop_fdre_C_Q)         0.100     0.770 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank11_ram0_wr_data_d2_reg[23]/Q
                         net (fo=2, routed)           0.150     0.920    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank11_ram1/M_reg_2[23]
    RAMB36_X2Y7          RAMB36E1                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank11_ram1/M_reg/DIADI[23]
  -------------------------------------------------------------------    -------------------

                         (clock clk_150Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.028    -1.055 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.027    -0.028    nvsmall_i/clk_wiz_0/inst/clk_150Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout6_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout6_buf/O
                         net (fo=94736, routed)       0.936     0.938    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank11_ram1/core_clk
    RAMB36_X2Y7          RAMB36E1                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank11_ram1/M_reg/CLKBWRCLK
                         clock pessimism             -0.227     0.711    
    RAMB36_X2Y7          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[23])
                                                      0.155     0.866    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank11_ram1/M_reg
  -------------------------------------------------------------------
                         required time                         -0.866    
                         arrival time                           0.920    
  -------------------------------------------------------------------
                         slack                                  0.055    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_150Mhz_nvsmall_clk_wiz_0_0
Waveform(ns):       { 0.000 3.333 }
Period(ns):         6.667
Sources:            { nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT5 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     DSP48E1/CLK         n/a            2.772         6.667       3.895      DSP48_X4Y113     nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_mul/u_mul_unit0/mul_unit_pd0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.772         6.667       3.895      DSP48_X2Y44      nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_4/mul_dout0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.772         6.667       3.895      DSP48_X2Y40      nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_5/mul_dout0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.772         6.667       3.895      DSP48_X3Y46      nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_6/mul_dout0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.772         6.667       3.895      DSP48_X3Y42      nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_1/mul_dout0/CLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         6.667       4.572      RAMB36_X1Y18     nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_shared_buffer/u_shared_buffer_02/M_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.095         6.667       4.572      RAMB36_X1Y18     nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_shared_buffer/u_shared_buffer_02/M_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         6.667       4.572      RAMB36_X2Y19     nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_shared_buffer/u_shared_buffer_03/M_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.095         6.667       4.572      RAMB36_X2Y19     nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_shared_buffer/u_shared_buffer_03/M_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         6.667       4.572      RAMB36_X1Y15     nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_shared_buffer/u_shared_buffer_04/M_reg/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT5  n/a            213.360       6.667       206.693    MMCME2_ADV_X0Y0  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT5
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         3.333       2.565      SLICE_X30Y238    nvsmall_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         3.333       2.565      SLICE_X30Y238    nvsmall_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         3.333       2.565      SLICE_X30Y238    nvsmall_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         3.333       2.565      SLICE_X30Y238    nvsmall_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         3.333       2.565      SLICE_X30Y238    nvsmall_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         3.333       2.565      SLICE_X30Y238    nvsmall_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.768         3.333       2.565      SLICE_X30Y238    nvsmall_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.768         3.333       2.565      SLICE_X30Y238    nvsmall_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         3.333       2.565      SLICE_X30Y240    nvsmall_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         3.333       2.565      SLICE_X30Y240    nvsmall_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         3.333       2.565      SLICE_X30Y238    nvsmall_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         3.333       2.565      SLICE_X30Y238    nvsmall_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         3.333       2.565      SLICE_X30Y238    nvsmall_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         3.333       2.565      SLICE_X30Y238    nvsmall_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         3.333       2.565      SLICE_X30Y238    nvsmall_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         3.333       2.565      SLICE_X30Y238    nvsmall_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.768         3.333       2.565      SLICE_X30Y238    nvsmall_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.768         3.333       2.565      SLICE_X30Y238    nvsmall_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         3.333       2.565      SLICE_X30Y240    nvsmall_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         3.333       2.565      SLICE_X30Y240    nvsmall_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_nvsmall_clk_wiz_0_0
  To Clock:  clkfbout_nvsmall_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_nvsmall_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.409         10.000      8.592      BUFGCTRL_X0Y1    nvsmall_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         10.000      8.929      MMCME2_ADV_X0Y0  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         10.000      8.929      MMCME2_ADV_X0Y0  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_150Mhz_nvsmall_clk_wiz_0_0
  To Clock:  clk_150Mhz_nvsmall_clk_wiz_0_0

Setup :           16  Failing Endpoints,  Worst Slack       -0.025ns,  Total Violation       -0.201ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.469ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.025ns  (required time - arrival time)
  Source:                 nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_150Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank11_ram0_wr_addr_d2_reg[5]/CLR
                            (recovery check against rising-edge clock clk_150Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150Mhz_nvsmall_clk_wiz_0_0 rise@6.667ns - clk_150Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.369ns  (logic 0.266ns (4.176%)  route 6.103ns (95.824%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.464ns = ( 8.131 - 6.667 ) 
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -4.040    -2.253 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           2.162    -0.091    nvsmall_i/clk_wiz_0/inst/clk_150Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout6_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout6_buf/O
                         net (fo=94736, routed)       1.558     1.560    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/core_clk
    SLICE_X60Y258        FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y258        FDCE (Prop_fdce_C_Q)         0.223     1.783 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/Q
                         net (fo=1, routed)           0.268     2.051    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn
    SLICE_X60Y258                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/arb_weight[3]_i_2/I0
    SLICE_X60Y258        LUT1 (Prop_lut1_I0_O)        0.043     2.094 f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/arb_weight[3]_i_2/O
                         net (fo=16002, routed)       5.835     7.929    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank21_ram0_data_rd0_en_d2_reg_0
    SLICE_X36Y39         FDCE                                         f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank11_ram0_wr_addr_d2_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_150Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627     8.294    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.737     4.557 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           2.029     6.586    nvsmall_i/clk_wiz_0/inst/clk_150Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout6_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.669 r  nvsmall_i/clk_wiz_0/inst/clkout6_buf/O
                         net (fo=94736, routed)       1.462     8.131    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/core_clk
    SLICE_X36Y39         FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank11_ram0_wr_addr_d2_reg[5]/C
                         clock pessimism              0.000     8.131    
                         clock uncertainty           -0.073     8.058    
    SLICE_X36Y39         FDCE (Recov_fdce_C_CLR)     -0.154     7.904    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank11_ram0_wr_addr_d2_reg[5]
  -------------------------------------------------------------------
                         required time                          7.904    
                         arrival time                          -7.929    
  -------------------------------------------------------------------
                         slack                                 -0.025    

Slack (VIOLATED) :        -0.025ns  (required time - arrival time)
  Source:                 nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_150Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank11_ram0_wr_addr_d2_reg[7]/CLR
                            (recovery check against rising-edge clock clk_150Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150Mhz_nvsmall_clk_wiz_0_0 rise@6.667ns - clk_150Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.369ns  (logic 0.266ns (4.176%)  route 6.103ns (95.824%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.464ns = ( 8.131 - 6.667 ) 
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -4.040    -2.253 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           2.162    -0.091    nvsmall_i/clk_wiz_0/inst/clk_150Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout6_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout6_buf/O
                         net (fo=94736, routed)       1.558     1.560    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/core_clk
    SLICE_X60Y258        FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y258        FDCE (Prop_fdce_C_Q)         0.223     1.783 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/Q
                         net (fo=1, routed)           0.268     2.051    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn
    SLICE_X60Y258                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/arb_weight[3]_i_2/I0
    SLICE_X60Y258        LUT1 (Prop_lut1_I0_O)        0.043     2.094 f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/arb_weight[3]_i_2/O
                         net (fo=16002, routed)       5.835     7.929    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank21_ram0_data_rd0_en_d2_reg_0
    SLICE_X36Y39         FDCE                                         f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank11_ram0_wr_addr_d2_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_150Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627     8.294    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.737     4.557 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           2.029     6.586    nvsmall_i/clk_wiz_0/inst/clk_150Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout6_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.669 r  nvsmall_i/clk_wiz_0/inst/clkout6_buf/O
                         net (fo=94736, routed)       1.462     8.131    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/core_clk
    SLICE_X36Y39         FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank11_ram0_wr_addr_d2_reg[7]/C
                         clock pessimism              0.000     8.131    
                         clock uncertainty           -0.073     8.058    
    SLICE_X36Y39         FDCE (Recov_fdce_C_CLR)     -0.154     7.904    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank11_ram0_wr_addr_d2_reg[7]
  -------------------------------------------------------------------
                         required time                          7.904    
                         arrival time                          -7.929    
  -------------------------------------------------------------------
                         slack                                 -0.025    

Slack (VIOLATED) :        -0.023ns  (required time - arrival time)
  Source:                 nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_150Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank3_ram0_wr_addr_d2_reg[6]/CLR
                            (recovery check against rising-edge clock clk_150Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150Mhz_nvsmall_clk_wiz_0_0 rise@6.667ns - clk_150Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.354ns  (logic 0.266ns (4.186%)  route 6.088ns (95.814%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.452ns = ( 8.119 - 6.667 ) 
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -4.040    -2.253 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           2.162    -0.091    nvsmall_i/clk_wiz_0/inst/clk_150Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout6_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout6_buf/O
                         net (fo=94736, routed)       1.558     1.560    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/core_clk
    SLICE_X60Y258        FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y258        FDCE (Prop_fdce_C_Q)         0.223     1.783 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/Q
                         net (fo=1, routed)           0.268     2.051    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn
    SLICE_X60Y258                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/arb_weight[3]_i_2/I0
    SLICE_X60Y258        LUT1 (Prop_lut1_I0_O)        0.043     2.094 f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/arb_weight[3]_i_2/O
                         net (fo=16002, routed)       5.820     7.914    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank21_ram0_data_rd0_en_d2_reg_0
    SLICE_X58Y34         FDCE                                         f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank3_ram0_wr_addr_d2_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_150Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627     8.294    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.737     4.557 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           2.029     6.586    nvsmall_i/clk_wiz_0/inst/clk_150Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout6_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.669 r  nvsmall_i/clk_wiz_0/inst/clkout6_buf/O
                         net (fo=94736, routed)       1.450     8.119    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/core_clk
    SLICE_X58Y34         FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank3_ram0_wr_addr_d2_reg[6]/C
                         clock pessimism              0.000     8.119    
                         clock uncertainty           -0.073     8.046    
    SLICE_X58Y34         FDCE (Recov_fdce_C_CLR)     -0.154     7.892    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank3_ram0_wr_addr_d2_reg[6]
  -------------------------------------------------------------------
                         required time                          7.892    
                         arrival time                          -7.914    
  -------------------------------------------------------------------
                         slack                                 -0.023    

Slack (VIOLATED) :        -0.020ns  (required time - arrival time)
  Source:                 nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_150Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank28_ram0_data_rd0_en_d1_reg/CLR
                            (recovery check against rising-edge clock clk_150Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150Mhz_nvsmall_clk_wiz_0_0 rise@6.667ns - clk_150Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.208ns  (logic 0.266ns (4.285%)  route 5.942ns (95.715%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.308ns = ( 7.975 - 6.667 ) 
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -4.040    -2.253 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           2.162    -0.091    nvsmall_i/clk_wiz_0/inst/clk_150Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout6_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout6_buf/O
                         net (fo=94736, routed)       1.558     1.560    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/core_clk
    SLICE_X60Y258        FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y258        FDCE (Prop_fdce_C_Q)         0.223     1.783 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/Q
                         net (fo=1, routed)           0.268     2.051    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn
    SLICE_X60Y258                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/arb_weight[3]_i_2/I0
    SLICE_X60Y258        LUT1 (Prop_lut1_I0_O)        0.043     2.094 f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/arb_weight[3]_i_2/O
                         net (fo=16002, routed)       5.674     7.768    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank21_ram0_data_rd0_en_d2_reg_0
    SLICE_X142Y59        FDCE                                         f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank28_ram0_data_rd0_en_d1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_150Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627     8.294    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.737     4.557 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           2.029     6.586    nvsmall_i/clk_wiz_0/inst/clk_150Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout6_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.669 r  nvsmall_i/clk_wiz_0/inst/clkout6_buf/O
                         net (fo=94736, routed)       1.306     7.975    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/core_clk
    SLICE_X142Y59        FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank28_ram0_data_rd0_en_d1_reg/C
                         clock pessimism              0.000     7.975    
                         clock uncertainty           -0.073     7.902    
    SLICE_X142Y59        FDCE (Recov_fdce_C_CLR)     -0.154     7.748    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank28_ram0_data_rd0_en_d1_reg
  -------------------------------------------------------------------
                         required time                          7.748    
                         arrival time                          -7.768    
  -------------------------------------------------------------------
                         slack                                 -0.020    

Slack (VIOLATED) :        -0.020ns  (required time - arrival time)
  Source:                 nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_150Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank28_ram0_data_rd0_en_d2_reg/CLR
                            (recovery check against rising-edge clock clk_150Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150Mhz_nvsmall_clk_wiz_0_0 rise@6.667ns - clk_150Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.208ns  (logic 0.266ns (4.285%)  route 5.942ns (95.715%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.308ns = ( 7.975 - 6.667 ) 
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -4.040    -2.253 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           2.162    -0.091    nvsmall_i/clk_wiz_0/inst/clk_150Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout6_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout6_buf/O
                         net (fo=94736, routed)       1.558     1.560    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/core_clk
    SLICE_X60Y258        FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y258        FDCE (Prop_fdce_C_Q)         0.223     1.783 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/Q
                         net (fo=1, routed)           0.268     2.051    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn
    SLICE_X60Y258                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/arb_weight[3]_i_2/I0
    SLICE_X60Y258        LUT1 (Prop_lut1_I0_O)        0.043     2.094 f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/arb_weight[3]_i_2/O
                         net (fo=16002, routed)       5.674     7.768    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank21_ram0_data_rd0_en_d2_reg_0
    SLICE_X142Y59        FDCE                                         f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank28_ram0_data_rd0_en_d2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_150Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627     8.294    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.737     4.557 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           2.029     6.586    nvsmall_i/clk_wiz_0/inst/clk_150Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout6_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.669 r  nvsmall_i/clk_wiz_0/inst/clkout6_buf/O
                         net (fo=94736, routed)       1.306     7.975    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/core_clk
    SLICE_X142Y59        FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank28_ram0_data_rd0_en_d2_reg/C
                         clock pessimism              0.000     7.975    
                         clock uncertainty           -0.073     7.902    
    SLICE_X142Y59        FDCE (Recov_fdce_C_CLR)     -0.154     7.748    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank28_ram0_data_rd0_en_d2_reg
  -------------------------------------------------------------------
                         required time                          7.748    
                         arrival time                          -7.768    
  -------------------------------------------------------------------
                         slack                                 -0.020    

Slack (VIOLATED) :        -0.019ns  (required time - arrival time)
  Source:                 nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_150Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank24_ram0_rd_addr_d1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_150Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150Mhz_nvsmall_clk_wiz_0_0 rise@6.667ns - clk_150Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.314ns  (logic 0.266ns (4.213%)  route 6.048ns (95.787%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.474ns = ( 8.141 - 6.667 ) 
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -4.040    -2.253 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           2.162    -0.091    nvsmall_i/clk_wiz_0/inst/clk_150Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout6_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout6_buf/O
                         net (fo=94736, routed)       1.558     1.560    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/core_clk
    SLICE_X60Y258        FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y258        FDCE (Prop_fdce_C_Q)         0.223     1.783 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/Q
                         net (fo=1, routed)           0.268     2.051    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn
    SLICE_X60Y258                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/arb_weight[3]_i_2/I0
    SLICE_X60Y258        LUT1 (Prop_lut1_I0_O)        0.043     2.094 f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/arb_weight[3]_i_2/O
                         net (fo=16002, routed)       5.780     7.874    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank21_ram0_data_rd0_en_d2_reg_0
    SLICE_X129Y40        FDCE                                         f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank24_ram0_rd_addr_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_150Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627     8.294    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.737     4.557 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           2.029     6.586    nvsmall_i/clk_wiz_0/inst/clk_150Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout6_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.669 r  nvsmall_i/clk_wiz_0/inst/clkout6_buf/O
                         net (fo=94736, routed)       1.472     8.141    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/core_clk
    SLICE_X129Y40        FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank24_ram0_rd_addr_d1_reg[0]/C
                         clock pessimism              0.000     8.141    
                         clock uncertainty           -0.073     8.068    
    SLICE_X129Y40        FDCE (Recov_fdce_C_CLR)     -0.212     7.856    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank24_ram0_rd_addr_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          7.856    
                         arrival time                          -7.874    
  -------------------------------------------------------------------
                         slack                                 -0.019    

Slack (VIOLATED) :        -0.019ns  (required time - arrival time)
  Source:                 nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_150Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank24_ram0_rd_addr_d1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_150Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150Mhz_nvsmall_clk_wiz_0_0 rise@6.667ns - clk_150Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.314ns  (logic 0.266ns (4.213%)  route 6.048ns (95.787%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.474ns = ( 8.141 - 6.667 ) 
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -4.040    -2.253 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           2.162    -0.091    nvsmall_i/clk_wiz_0/inst/clk_150Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout6_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout6_buf/O
                         net (fo=94736, routed)       1.558     1.560    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/core_clk
    SLICE_X60Y258        FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y258        FDCE (Prop_fdce_C_Q)         0.223     1.783 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/Q
                         net (fo=1, routed)           0.268     2.051    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn
    SLICE_X60Y258                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/arb_weight[3]_i_2/I0
    SLICE_X60Y258        LUT1 (Prop_lut1_I0_O)        0.043     2.094 f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/arb_weight[3]_i_2/O
                         net (fo=16002, routed)       5.780     7.874    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank21_ram0_data_rd0_en_d2_reg_0
    SLICE_X129Y40        FDCE                                         f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank24_ram0_rd_addr_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_150Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627     8.294    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.737     4.557 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           2.029     6.586    nvsmall_i/clk_wiz_0/inst/clk_150Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout6_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.669 r  nvsmall_i/clk_wiz_0/inst/clkout6_buf/O
                         net (fo=94736, routed)       1.472     8.141    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/core_clk
    SLICE_X129Y40        FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank24_ram0_rd_addr_d1_reg[3]/C
                         clock pessimism              0.000     8.141    
                         clock uncertainty           -0.073     8.068    
    SLICE_X129Y40        FDCE (Recov_fdce_C_CLR)     -0.212     7.856    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank24_ram0_rd_addr_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          7.856    
                         arrival time                          -7.874    
  -------------------------------------------------------------------
                         slack                                 -0.019    

Slack (VIOLATED) :        -0.010ns  (required time - arrival time)
  Source:                 nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_150Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank28_ram0_rd_addr_d1_reg[4]/CLR
                            (recovery check against rising-edge clock clk_150Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150Mhz_nvsmall_clk_wiz_0_0 rise@6.667ns - clk_150Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.185ns  (logic 0.266ns (4.301%)  route 5.919ns (95.699%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.353ns = ( 8.020 - 6.667 ) 
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -4.040    -2.253 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           2.162    -0.091    nvsmall_i/clk_wiz_0/inst/clk_150Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout6_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout6_buf/O
                         net (fo=94736, routed)       1.558     1.560    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/core_clk
    SLICE_X60Y258        FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y258        FDCE (Prop_fdce_C_Q)         0.223     1.783 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/Q
                         net (fo=1, routed)           0.268     2.051    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn
    SLICE_X60Y258                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/arb_weight[3]_i_2/I0
    SLICE_X60Y258        LUT1 (Prop_lut1_I0_O)        0.043     2.094 f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/arb_weight[3]_i_2/O
                         net (fo=16002, routed)       5.651     7.745    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank21_ram0_data_rd0_en_d2_reg_0
    SLICE_X145Y58        FDCE                                         f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank28_ram0_rd_addr_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_150Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627     8.294    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.737     4.557 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           2.029     6.586    nvsmall_i/clk_wiz_0/inst/clk_150Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout6_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.669 r  nvsmall_i/clk_wiz_0/inst/clkout6_buf/O
                         net (fo=94736, routed)       1.351     8.020    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/core_clk
    SLICE_X145Y58        FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank28_ram0_rd_addr_d1_reg[4]/C
                         clock pessimism              0.000     8.020    
                         clock uncertainty           -0.073     7.947    
    SLICE_X145Y58        FDCE (Recov_fdce_C_CLR)     -0.212     7.735    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank28_ram0_rd_addr_d1_reg[4]
  -------------------------------------------------------------------
                         required time                          7.735    
                         arrival time                          -7.745    
  -------------------------------------------------------------------
                         slack                                 -0.010    

Slack (VIOLATED) :        -0.010ns  (required time - arrival time)
  Source:                 nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_150Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank28_ram0_rd_addr_d1_reg[7]/CLR
                            (recovery check against rising-edge clock clk_150Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150Mhz_nvsmall_clk_wiz_0_0 rise@6.667ns - clk_150Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.185ns  (logic 0.266ns (4.301%)  route 5.919ns (95.699%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.353ns = ( 8.020 - 6.667 ) 
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -4.040    -2.253 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           2.162    -0.091    nvsmall_i/clk_wiz_0/inst/clk_150Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout6_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout6_buf/O
                         net (fo=94736, routed)       1.558     1.560    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/core_clk
    SLICE_X60Y258        FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y258        FDCE (Prop_fdce_C_Q)         0.223     1.783 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/Q
                         net (fo=1, routed)           0.268     2.051    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn
    SLICE_X60Y258                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/arb_weight[3]_i_2/I0
    SLICE_X60Y258        LUT1 (Prop_lut1_I0_O)        0.043     2.094 f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/arb_weight[3]_i_2/O
                         net (fo=16002, routed)       5.651     7.745    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank21_ram0_data_rd0_en_d2_reg_0
    SLICE_X145Y58        FDCE                                         f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank28_ram0_rd_addr_d1_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_150Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627     8.294    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.737     4.557 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           2.029     6.586    nvsmall_i/clk_wiz_0/inst/clk_150Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout6_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.669 r  nvsmall_i/clk_wiz_0/inst/clkout6_buf/O
                         net (fo=94736, routed)       1.351     8.020    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/core_clk
    SLICE_X145Y58        FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank28_ram0_rd_addr_d1_reg[7]/C
                         clock pessimism              0.000     8.020    
                         clock uncertainty           -0.073     7.947    
    SLICE_X145Y58        FDCE (Recov_fdce_C_CLR)     -0.212     7.735    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank28_ram0_rd_addr_d1_reg[7]
  -------------------------------------------------------------------
                         required time                          7.735    
                         arrival time                          -7.745    
  -------------------------------------------------------------------
                         slack                                 -0.010    

Slack (VIOLATED) :        -0.008ns  (required time - arrival time)
  Source:                 nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_150Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank25_ram0_data_rd0_en_d1_reg/CLR
                            (recovery check against rising-edge clock clk_150Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150Mhz_nvsmall_clk_wiz_0_0 rise@6.667ns - clk_150Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.308ns  (logic 0.266ns (4.217%)  route 6.042ns (95.783%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.478ns = ( 8.145 - 6.667 ) 
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -4.040    -2.253 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           2.162    -0.091    nvsmall_i/clk_wiz_0/inst/clk_150Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout6_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout6_buf/O
                         net (fo=94736, routed)       1.558     1.560    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/core_clk
    SLICE_X60Y258        FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y258        FDCE (Prop_fdce_C_Q)         0.223     1.783 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/Q
                         net (fo=1, routed)           0.268     2.051    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn
    SLICE_X60Y258                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/arb_weight[3]_i_2/I0
    SLICE_X60Y258        LUT1 (Prop_lut1_I0_O)        0.043     2.094 f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/arb_weight[3]_i_2/O
                         net (fo=16002, routed)       5.773     7.868    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank21_ram0_data_rd0_en_d2_reg_0
    SLICE_X135Y45        FDCE                                         f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank25_ram0_data_rd0_en_d1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_150Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627     8.294    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.737     4.557 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           2.029     6.586    nvsmall_i/clk_wiz_0/inst/clk_150Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout6_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.669 r  nvsmall_i/clk_wiz_0/inst/clkout6_buf/O
                         net (fo=94736, routed)       1.476     8.145    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/core_clk
    SLICE_X135Y45        FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank25_ram0_data_rd0_en_d1_reg/C
                         clock pessimism              0.000     8.145    
                         clock uncertainty           -0.073     8.072    
    SLICE_X135Y45        FDCE (Recov_fdce_C_CLR)     -0.212     7.860    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank25_ram0_data_rd0_en_d1_reg
  -------------------------------------------------------------------
                         required time                          7.860    
                         arrival time                          -7.868    
  -------------------------------------------------------------------
                         slack                                 -0.008    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.469ns  (arrival time - required time)
  Source:                 nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/combined_rstn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_150Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg/CLR
                            (removal check against rising-edge clock clk_150Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns - clk_150Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.146ns (35.497%)  route 0.265ns (64.503%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.950ns
    Source Clock Delay      (SCD):    0.704ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.700    -0.978 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.954    -0.024    nvsmall_i/clk_wiz_0/inst/clk_150Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout6_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout6_buf/O
                         net (fo=94736, routed)       0.702     0.704    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/core_clk
    SLICE_X58Y258        FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/combined_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y258        FDCE (Prop_fdce_C_Q)         0.118     0.822 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/combined_rstn_reg/Q
                         net (fo=2, routed)           0.084     0.906    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/Q
    SLICE_X59Y258                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_i_1/I0
    SLICE_X59Y258        LUT1 (Prop_lut1_I0_O)        0.028     0.934 f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_i_1/O
                         net (fo=2, routed)           0.181     1.115    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_i_1_n_0
    SLICE_X59Y258        FDCE                                         f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_150Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.028    -1.055 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.027    -0.028    nvsmall_i/clk_wiz_0/inst/clk_150Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout6_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout6_buf/O
                         net (fo=94736, routed)       0.948     0.950    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/core_clk
    SLICE_X59Y258        FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg/C
                         clock pessimism             -0.235     0.715    
    SLICE_X59Y258        FDCE (Remov_fdce_C_CLR)     -0.069     0.646    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg
  -------------------------------------------------------------------
                         required time                         -0.646    
                         arrival time                           1.115    
  -------------------------------------------------------------------
                         slack                                  0.469    

Slack (MET) :             0.469ns  (arrival time - required time)
  Source:                 nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/combined_rstn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_150Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/CLR
                            (removal check against rising-edge clock clk_150Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns - clk_150Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.146ns (35.497%)  route 0.265ns (64.503%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.950ns
    Source Clock Delay      (SCD):    0.704ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.700    -0.978 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.954    -0.024    nvsmall_i/clk_wiz_0/inst/clk_150Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout6_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout6_buf/O
                         net (fo=94736, routed)       0.702     0.704    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/core_clk
    SLICE_X58Y258        FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/combined_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y258        FDCE (Prop_fdce_C_Q)         0.118     0.822 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/combined_rstn_reg/Q
                         net (fo=2, routed)           0.084     0.906    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/Q
    SLICE_X59Y258                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_i_1/I0
    SLICE_X59Y258        LUT1 (Prop_lut1_I0_O)        0.028     0.934 f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_i_1/O
                         net (fo=2, routed)           0.181     1.115    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_i_1_n_0
    SLICE_X59Y258        FDCE                                         f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_150Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.028    -1.055 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.027    -0.028    nvsmall_i/clk_wiz_0/inst/clk_150Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout6_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout6_buf/O
                         net (fo=94736, routed)       0.948     0.950    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/core_clk
    SLICE_X59Y258        FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
                         clock pessimism             -0.235     0.715    
    SLICE_X59Y258        FDCE (Remov_fdce_C_CLR)     -0.069     0.646    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg
  -------------------------------------------------------------------
                         required time                         -0.646    
                         arrival time                           1.115    
  -------------------------------------------------------------------
                         slack                                  0.469    

Slack (MET) :             0.484ns  (arrival time - required time)
  Source:                 nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_150Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg/CLR
                            (removal check against rising-edge clock clk_150Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns - clk_150Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.128ns (28.613%)  route 0.319ns (71.387%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.949ns
    Source Clock Delay      (SCD):    0.704ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.700    -0.978 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.954    -0.024    nvsmall_i/clk_wiz_0/inst/clk_150Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout6_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout6_buf/O
                         net (fo=94736, routed)       0.702     0.704    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/core_clk
    SLICE_X59Y258        FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y258        FDCE (Prop_fdce_C_Q)         0.100     0.804 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/Q
                         net (fo=3, routed)           0.138     0.942    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O25
    SLICE_X59Y258                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/pipe_skid_axi_cmd_vld_i_2/I0
    SLICE_X59Y258        LUT1 (Prop_lut1_I0_O)        0.028     0.970 f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/pipe_skid_axi_cmd_vld_i_2/O
                         net (fo=18681, routed)       0.182     1.151    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_1
    SLICE_X60Y258        FDCE                                         f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_150Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.028    -1.055 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.027    -0.028    nvsmall_i/clk_wiz_0/inst/clk_150Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout6_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout6_buf/O
                         net (fo=94736, routed)       0.947     0.949    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/core_clk
    SLICE_X60Y258        FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg/C
                         clock pessimism             -0.213     0.736    
    SLICE_X60Y258        FDCE (Remov_fdce_C_CLR)     -0.069     0.667    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg
  -------------------------------------------------------------------
                         required time                         -0.667    
                         arrival time                           1.151    
  -------------------------------------------------------------------
                         slack                                  0.484    

Slack (MET) :             0.484ns  (arrival time - required time)
  Source:                 nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_150Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/CLR
                            (removal check against rising-edge clock clk_150Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns - clk_150Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.128ns (28.613%)  route 0.319ns (71.387%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.949ns
    Source Clock Delay      (SCD):    0.704ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.700    -0.978 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.954    -0.024    nvsmall_i/clk_wiz_0/inst/clk_150Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout6_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout6_buf/O
                         net (fo=94736, routed)       0.702     0.704    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/core_clk
    SLICE_X59Y258        FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y258        FDCE (Prop_fdce_C_Q)         0.100     0.804 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/Q
                         net (fo=3, routed)           0.138     0.942    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O25
    SLICE_X59Y258                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/pipe_skid_axi_cmd_vld_i_2/I0
    SLICE_X59Y258        LUT1 (Prop_lut1_I0_O)        0.028     0.970 f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/pipe_skid_axi_cmd_vld_i_2/O
                         net (fo=18681, routed)       0.182     1.151    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_1
    SLICE_X60Y258        FDCE                                         f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_150Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.028    -1.055 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.027    -0.028    nvsmall_i/clk_wiz_0/inst/clk_150Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout6_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout6_buf/O
                         net (fo=94736, routed)       0.947     0.949    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/core_clk
    SLICE_X60Y258        FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
                         clock pessimism             -0.213     0.736    
    SLICE_X60Y258        FDCE (Remov_fdce_C_CLR)     -0.069     0.667    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg
  -------------------------------------------------------------------
                         required time                         -0.667    
                         arrival time                           1.151    
  -------------------------------------------------------------------
                         slack                                  0.484    

Slack (MET) :             0.484ns  (arrival time - required time)
  Source:                 nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_150Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg/CLR
                            (removal check against rising-edge clock clk_150Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns - clk_150Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.128ns (28.613%)  route 0.319ns (71.387%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.949ns
    Source Clock Delay      (SCD):    0.704ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.700    -0.978 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.954    -0.024    nvsmall_i/clk_wiz_0/inst/clk_150Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout6_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout6_buf/O
                         net (fo=94736, routed)       0.702     0.704    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/core_clk
    SLICE_X59Y258        FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y258        FDCE (Prop_fdce_C_Q)         0.100     0.804 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/Q
                         net (fo=3, routed)           0.138     0.942    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O25
    SLICE_X59Y258                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/pipe_skid_axi_cmd_vld_i_2/I0
    SLICE_X59Y258        LUT1 (Prop_lut1_I0_O)        0.028     0.970 f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/pipe_skid_axi_cmd_vld_i_2/O
                         net (fo=18681, routed)       0.182     1.151    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0
    SLICE_X60Y258        FDCE                                         f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_150Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.028    -1.055 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.027    -0.028    nvsmall_i/clk_wiz_0/inst/clk_150Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout6_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout6_buf/O
                         net (fo=94736, routed)       0.947     0.949    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/csb_clk
    SLICE_X60Y258        FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg/C
                         clock pessimism             -0.213     0.736    
    SLICE_X60Y258        FDCE (Remov_fdce_C_CLR)     -0.069     0.667    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg
  -------------------------------------------------------------------
                         required time                         -0.667    
                         arrival time                           1.151    
  -------------------------------------------------------------------
                         slack                                  0.484    

Slack (MET) :             0.484ns  (arrival time - required time)
  Source:                 nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_150Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/CLR
                            (removal check against rising-edge clock clk_150Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns - clk_150Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.128ns (28.613%)  route 0.319ns (71.387%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.949ns
    Source Clock Delay      (SCD):    0.704ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.700    -0.978 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.954    -0.024    nvsmall_i/clk_wiz_0/inst/clk_150Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout6_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout6_buf/O
                         net (fo=94736, routed)       0.702     0.704    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/core_clk
    SLICE_X59Y258        FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y258        FDCE (Prop_fdce_C_Q)         0.100     0.804 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/Q
                         net (fo=3, routed)           0.138     0.942    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O25
    SLICE_X59Y258                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/pipe_skid_axi_cmd_vld_i_2/I0
    SLICE_X59Y258        LUT1 (Prop_lut1_I0_O)        0.028     0.970 f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/pipe_skid_axi_cmd_vld_i_2/O
                         net (fo=18681, routed)       0.182     1.151    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0
    SLICE_X60Y258        FDCE                                         f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_150Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.028    -1.055 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.027    -0.028    nvsmall_i/clk_wiz_0/inst/clk_150Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout6_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout6_buf/O
                         net (fo=94736, routed)       0.947     0.949    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/csb_clk
    SLICE_X60Y258        FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
                         clock pessimism             -0.213     0.736    
    SLICE_X60Y258        FDCE (Remov_fdce_C_CLR)     -0.069     0.667    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg
  -------------------------------------------------------------------
                         required time                         -0.667    
                         arrival time                           1.151    
  -------------------------------------------------------------------
                         slack                                  0.484    

Slack (MET) :             0.522ns  (arrival time - required time)
  Source:                 nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_150Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_core/pipe_p11/pipe_skid_core2pdp_vld_reg/CLR
                            (removal check against rising-edge clock clk_150Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns - clk_150Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.128ns (26.341%)  route 0.358ns (73.659%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.949ns
    Source Clock Delay      (SCD):    0.703ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.700    -0.978 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.954    -0.024    nvsmall_i/clk_wiz_0/inst/clk_150Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout6_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout6_buf/O
                         net (fo=94736, routed)       0.701     0.703    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/core_clk
    SLICE_X60Y258        FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y258        FDCE (Prop_fdce_C_Q)         0.100     0.803 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/Q
                         net (fo=1, routed)           0.137     0.940    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn
    SLICE_X60Y258                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/arb_weight[3]_i_2/I0
    SLICE_X60Y258        LUT1 (Prop_lut1_I0_O)        0.028     0.968 f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/arb_weight[3]_i_2/O
                         net (fo=16002, routed)       0.221     1.189    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_core/pipe_p11/skid_flop_core2pdp_rdy_reg_0
    SLICE_X62Y259        FDCE                                         f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_core/pipe_p11/pipe_skid_core2pdp_vld_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_150Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.028    -1.055 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.027    -0.028    nvsmall_i/clk_wiz_0/inst/clk_150Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout6_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout6_buf/O
                         net (fo=94736, routed)       0.947     0.949    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_core/pipe_p11/core_clk
    SLICE_X62Y259        FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_core/pipe_p11/pipe_skid_core2pdp_vld_reg/C
                         clock pessimism             -0.232     0.717    
    SLICE_X62Y259        FDCE (Remov_fdce_C_CLR)     -0.050     0.667    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_core/pipe_p11/pipe_skid_core2pdp_vld_reg
  -------------------------------------------------------------------
                         required time                         -0.667    
                         arrival time                           1.189    
  -------------------------------------------------------------------
                         slack                                  0.522    

Slack (MET) :             0.530ns  (arrival time - required time)
  Source:                 nvsmall_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_150Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            nvsmall_i/NV_nvdla_wrapper_0/inst/apb2csb/rd_trans_low_reg/CLR
                            (removal check against rising-edge clock clk_150Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns - clk_150Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.128ns (21.951%)  route 0.455ns (78.049%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.122ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.955ns
    Source Clock Delay      (SCD):    0.785ns
    Clock Pessimism Removal (CPR):    0.048ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.700    -0.978 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.954    -0.024    nvsmall_i/clk_wiz_0/inst/clk_150Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout6_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout6_buf/O
                         net (fo=94736, routed)       0.783     0.785    nvsmall_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X56Y303        FDRE                                         r  nvsmall_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y303        FDRE (Prop_fdre_C_Q)         0.100     0.885 r  nvsmall_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.354     1.239    nvsmall_i/NV_nvdla_wrapper_0/inst/apb2csb/csb_rstn
    SLICE_X55Y295                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/apb2csb/rd_trans_low_i_2/I0
    SLICE_X55Y295        LUT1 (Prop_lut1_I0_O)        0.028     1.267 f  nvsmall_i/NV_nvdla_wrapper_0/inst/apb2csb/rd_trans_low_i_2/O
                         net (fo=1, routed)           0.101     1.368    nvsmall_i/NV_nvdla_wrapper_0/inst/apb2csb/rd_trans_low_i_2_n_0
    SLICE_X55Y295        FDCE                                         f  nvsmall_i/NV_nvdla_wrapper_0/inst/apb2csb/rd_trans_low_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_150Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.028    -1.055 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.027    -0.028    nvsmall_i/clk_wiz_0/inst/clk_150Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout6_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout6_buf/O
                         net (fo=94736, routed)       0.953     0.955    nvsmall_i/NV_nvdla_wrapper_0/inst/apb2csb/csb_clk
    SLICE_X55Y295        FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/apb2csb/rd_trans_low_reg/C
                         clock pessimism             -0.048     0.907    
    SLICE_X55Y295        FDCE (Remov_fdce_C_CLR)     -0.069     0.838    nvsmall_i/NV_nvdla_wrapper_0/inst/apb2csb/rd_trans_low_reg
  -------------------------------------------------------------------
                         required time                         -0.838    
                         arrival time                           1.368    
  -------------------------------------------------------------------
                         slack                                  0.530    

Slack (MET) :             0.531ns  (arrival time - required time)
  Source:                 nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_150Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/datin_buf_reg[0]/CLR
                            (removal check against rising-edge clock clk_150Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns - clk_150Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.128ns (24.592%)  route 0.393ns (75.408%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.957ns
    Source Clock Delay      (SCD):    0.704ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.700    -0.978 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.954    -0.024    nvsmall_i/clk_wiz_0/inst/clk_150Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout6_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout6_buf/O
                         net (fo=94736, routed)       0.702     0.704    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/core_clk
    SLICE_X59Y258        FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y258        FDCE (Prop_fdce_C_Q)         0.100     0.804 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/Q
                         net (fo=3, routed)           0.138     0.942    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O25
    SLICE_X59Y258                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/pipe_skid_axi_cmd_vld_i_2/I0
    SLICE_X59Y258        LUT1 (Prop_lut1_I0_O)        0.028     0.970 f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/pipe_skid_axi_cmd_vld_i_2/O
                         net (fo=18681, routed)       0.255     1.225    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/c_cnt_reg[2]_0
    SLICE_X50Y258        FDCE                                         f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/datin_buf_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_150Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.028    -1.055 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.027    -0.028    nvsmall_i/clk_wiz_0/inst/clk_150Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout6_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout6_buf/O
                         net (fo=94736, routed)       0.955     0.957    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/core_clk
    SLICE_X50Y258        FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/datin_buf_reg[0]/C
                         clock pessimism             -0.213     0.744    
    SLICE_X50Y258        FDCE (Remov_fdce_C_CLR)     -0.050     0.694    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/datin_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.694    
                         arrival time                           1.225    
  -------------------------------------------------------------------
                         slack                                  0.531    

Slack (MET) :             0.531ns  (arrival time - required time)
  Source:                 nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_150Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/datin_buf_reg[8]/CLR
                            (removal check against rising-edge clock clk_150Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns - clk_150Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.128ns (24.592%)  route 0.393ns (75.408%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.957ns
    Source Clock Delay      (SCD):    0.704ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.700    -0.978 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.954    -0.024    nvsmall_i/clk_wiz_0/inst/clk_150Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout6_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout6_buf/O
                         net (fo=94736, routed)       0.702     0.704    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/core_clk
    SLICE_X59Y258        FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y258        FDCE (Prop_fdce_C_Q)         0.100     0.804 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/Q
                         net (fo=3, routed)           0.138     0.942    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O25
    SLICE_X59Y258                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/pipe_skid_axi_cmd_vld_i_2/I0
    SLICE_X59Y258        LUT1 (Prop_lut1_I0_O)        0.028     0.970 f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/pipe_skid_axi_cmd_vld_i_2/O
                         net (fo=18681, routed)       0.255     1.225    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/c_cnt_reg[2]_0
    SLICE_X50Y258        FDCE                                         f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/datin_buf_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_150Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.028    -1.055 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.027    -0.028    nvsmall_i/clk_wiz_0/inst/clk_150Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout6_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout6_buf/O
                         net (fo=94736, routed)       0.955     0.957    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/core_clk
    SLICE_X50Y258        FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/datin_buf_reg[8]/C
                         clock pessimism             -0.213     0.744    
    SLICE_X50Y258        FDCE (Remov_fdce_C_CLR)     -0.050     0.694    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/datin_buf_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.694    
                         arrival time                           1.225    
  -------------------------------------------------------------------
                         slack                                  0.531    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_150Mhz_nvsmall_clk_wiz_0_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nvsmall_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            nvsmall_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_150Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.799ns  (logic 0.043ns (2.390%)  route 1.756ns (97.610%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.105ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  nvsmall_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=2, routed)           1.217     1.217    nvsmall_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X57Y296                                                     f  nvsmall_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/I0
    SLICE_X57Y296        LUT1 (Prop_lut1_I0_O)        0.043     1.260 r  nvsmall_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.540     1.799    nvsmall_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X57Y306        FDRE                                         r  nvsmall_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627     1.627    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.737    -2.110 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           2.029    -0.081    nvsmall_i/clk_wiz_0/inst/clk_150Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout6_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout6_buf/O
                         net (fo=94736, routed)       1.489     1.491    nvsmall_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X57Y306        FDRE                                         r  nvsmall_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nvsmall_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            nvsmall_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_150Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.978ns  (logic 0.028ns (2.862%)  route 0.950ns (97.138%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.105ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  nvsmall_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=2, routed)           0.669     0.669    nvsmall_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X57Y296                                                     f  nvsmall_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/I0
    SLICE_X57Y296        LUT1 (Prop_lut1_I0_O)        0.028     0.697 r  nvsmall_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.282     0.978    nvsmall_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X57Y306        FDRE                                         r  nvsmall_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.028    -1.055 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.027    -0.028    nvsmall_i/clk_wiz_0/inst/clk_150Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout6_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout6_buf/O
                         net (fo=94736, routed)       1.049     1.051    nvsmall_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X57Y306        FDRE                                         r  nvsmall_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_150Mhz_nvsmall_clk_wiz_0_0
  To Clock:  clk_150Mhz_nvsmall_clk_wiz_0_0

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nvsmall_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_150Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            nvsmall_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_150Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.946ns  (logic 0.266ns (9.030%)  route 2.680ns (90.970%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.322ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.402ns
    Source Clock Delay      (SCD):    1.724ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -4.040    -2.253 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           2.162    -0.091    nvsmall_i/clk_wiz_0/inst/clk_150Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout6_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout6_buf/O
                         net (fo=94736, routed)       1.722     1.724    nvsmall_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X56Y303        FDRE                                         r  nvsmall_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y303        FDRE (Prop_fdre_C_Q)         0.223     1.947 f  nvsmall_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           1.837     3.784    nvsmall_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aresetn
    SLICE_X46Y260                                                     f  nvsmall_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/I0
    SLICE_X46Y260        LUT1 (Prop_lut1_I0_O)        0.043     3.827 r  nvsmall_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.843     4.670    nvsmall_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/asr_d1
    SLICE_X28Y260        FDRE                                         r  nvsmall_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627     1.627    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.737    -2.110 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           2.029    -0.081    nvsmall_i/clk_wiz_0/inst/clk_150Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout6_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout6_buf/O
                         net (fo=94736, routed)       1.400     1.402    nvsmall_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aclk
    SLICE_X28Y260        FDRE                                         r  nvsmall_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 nvsmall_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_150Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            nvsmall_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_150Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.748ns  (logic 0.266ns (35.573%)  route 0.482ns (64.427%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.492ns
    Source Clock Delay      (SCD):    1.724ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -4.040    -2.253 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           2.162    -0.091    nvsmall_i/clk_wiz_0/inst/clk_150Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout6_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout6_buf/O
                         net (fo=94736, routed)       1.722     1.724    nvsmall_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X56Y303        FDRE                                         r  nvsmall_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y303        FDRE (Prop_fdre_C_Q)         0.223     1.947 f  nvsmall_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.482     2.429    nvsmall_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aresetn
    SLICE_X56Y303                                                     f  nvsmall_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/I0
    SLICE_X56Y303        LUT1 (Prop_lut1_I0_O)        0.043     2.472 r  nvsmall_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     2.472    nvsmall_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/asr_d1
    SLICE_X56Y303        FDRE                                         r  nvsmall_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627     1.627    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.737    -2.110 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           2.029    -0.081    nvsmall_i/clk_wiz_0/inst/clk_150Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout6_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout6_buf/O
                         net (fo=94736, routed)       1.490     1.492    nvsmall_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aclk
    SLICE_X56Y303        FDRE                                         r  nvsmall_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nvsmall_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_150Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            nvsmall_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_150Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.379ns  (logic 0.128ns (33.795%)  route 0.251ns (66.205%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.051ns
    Source Clock Delay      (SCD):    0.785ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.700    -0.978 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.954    -0.024    nvsmall_i/clk_wiz_0/inst/clk_150Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout6_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout6_buf/O
                         net (fo=94736, routed)       0.783     0.785    nvsmall_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X56Y303        FDRE                                         r  nvsmall_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y303        FDRE (Prop_fdre_C_Q)         0.100     0.885 f  nvsmall_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.251     1.136    nvsmall_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aresetn
    SLICE_X56Y303                                                     f  nvsmall_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/I0
    SLICE_X56Y303        LUT1 (Prop_lut1_I0_O)        0.028     1.164 r  nvsmall_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.164    nvsmall_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/asr_d1
    SLICE_X56Y303        FDRE                                         r  nvsmall_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.028    -1.055 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.027    -0.028    nvsmall_i/clk_wiz_0/inst/clk_150Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout6_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout6_buf/O
                         net (fo=94736, routed)       1.049     1.051    nvsmall_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aclk
    SLICE_X56Y303        FDRE                                         r  nvsmall_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 nvsmall_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_150Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            nvsmall_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_150Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.607ns  (logic 0.128ns (7.966%)  route 1.479ns (92.034%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.195ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.980ns
    Source Clock Delay      (SCD):    0.785ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.700    -0.978 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.954    -0.024    nvsmall_i/clk_wiz_0/inst/clk_150Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout6_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout6_buf/O
                         net (fo=94736, routed)       0.783     0.785    nvsmall_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X56Y303        FDRE                                         r  nvsmall_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y303        FDRE (Prop_fdre_C_Q)         0.100     0.885 f  nvsmall_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           1.011     1.896    nvsmall_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aresetn
    SLICE_X46Y260                                                     f  nvsmall_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/I0
    SLICE_X46Y260        LUT1 (Prop_lut1_I0_O)        0.028     1.924 r  nvsmall_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.468     2.392    nvsmall_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/asr_d1
    SLICE_X28Y260        FDRE                                         r  nvsmall_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.028    -1.055 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.027    -0.028    nvsmall_i/clk_wiz_0/inst/clk_150Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout6_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout6_buf/O
                         net (fo=94736, routed)       0.978     0.980    nvsmall_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aclk
    SLICE_X28Y260        FDRE                                         r  nvsmall_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_nvsmall_clk_wiz_0_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_nvsmall_clk_wiz_0_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.040ns  (logic 0.093ns (2.302%)  route 3.947ns (97.698%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_nvsmall_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 f  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     6.787    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   f  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -4.040     2.747 f  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.162     4.909    nvsmall_i/clk_wiz_0/inst/clkfbout_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y1                                                     f  nvsmall_i/clk_wiz_0/inst/clkf_buf/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     5.002 f  nvsmall_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.785     6.787    nvsmall_i/clk_wiz_0/inst/clkfbout_buf_nvsmall_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_nvsmall_clk_wiz_0_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.700ns  (logic 0.026ns (1.529%)  route 1.674ns (98.471%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.700    -0.978 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.954    -0.024    nvsmall_i/clk_wiz_0/inst/clkfbout_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y1                                                     r  nvsmall_i/clk_wiz_0/inst/clkf_buf/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nvsmall_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           0.720     0.722    nvsmall_i/clk_wiz_0/inst/clkfbout_buf_nvsmall_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





