# Winter 2021 CS203 Assignment 3 - CacheSim
## Team members:
  Matthew Duc Nguyen &
  Taghreed Alanazi

## The goal of this project is to explore memory hierarchy design choices, with a focus on L1 cache design. 
## Configured Cache is as follows:
![Screen Shot 2022-07-12 at 2 40 02 PM](https://user-images.githubusercontent.com/57783476/178600191-fb64631c-d403-42e0-ba78-7e83b5d4f7ce.png)

## Analyzing a Data Cache Rate of Workloads:
![Screen Shot 2022-07-12 at 2 41 02 PM](https://user-images.githubusercontent.com/57783476/178600317-339f3d90-1b57-4b3c-863d-e165c6183ced.png)

## Sample Runs:
![Screen Shot 2022-07-12 at 2 41 38 PM](https://user-images.githubusercontent.com/57783476/178600384-e9db3390-1ed0-4564-aa54-2eda634e60c9.png)
