$comment
	File created using the following command:
		vcd file full_adder.msim.vcd -direction
$end
$date
	Wed Mar 22 10:08:21 2023
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module adder4_vlg_vec_tst $end
$var reg 1 ! a0 $end
$var reg 1 " a1 $end
$var reg 1 # a2 $end
$var reg 1 $ a3 $end
$var reg 1 % b0 $end
$var reg 1 & b1 $end
$var reg 1 ' b2 $end
$var reg 1 ( b3 $end
$var reg 1 ) cin $end
$var wire 1 * cout $end
$var wire 1 + s0 $end
$var wire 1 , s1 $end
$var wire 1 - s2 $end
$var wire 1 . s3 $end

$scope module i1 $end
$var wire 1 / gnd $end
$var wire 1 0 vcc $end
$var wire 1 1 unknown $end
$var tri1 1 2 devclrn $end
$var tri1 1 3 devpor $end
$var tri1 1 4 devoe $end
$var wire 1 5 s0~output_o $end
$var wire 1 6 s1~output_o $end
$var wire 1 7 s2~output_o $end
$var wire 1 8 cout~output_o $end
$var wire 1 9 s3~output_o $end
$var wire 1 : b0~input_o $end
$var wire 1 ; a0~input_o $end
$var wire 1 < cin~input_o $end
$var wire 1 = inst2|inst2|inst2~0_combout $end
$var wire 1 > b1~input_o $end
$var wire 1 ? a1~input_o $end
$var wire 1 @ inst2|inst3~0_combout $end
$var wire 1 A inst|inst2|inst2~combout $end
$var wire 1 B b2~input_o $end
$var wire 1 C inst|inst3~0_combout $end
$var wire 1 D a2~input_o $end
$var wire 1 E inst1|inst2|inst2~combout $end
$var wire 1 F a3~input_o $end
$var wire 1 G b3~input_o $end
$var wire 1 H inst1|inst3~0_combout $end
$var wire 1 I inst3|inst3~0_combout $end
$var wire 1 J inst3|inst2|inst2~combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
1$
1%
0&
0'
0(
1)
0*
0+
1,
0-
1.
0/
10
x1
12
13
14
05
16
07
08
19
1:
0;
1<
0=
0>
0?
1@
1A
0B
0C
0D
0E
1F
0G
0H
0I
1J
$end
#10000
0$
0%
0)
0F
0:
0<
0@
0J
09
0.
0A
06
0,
#20000
1#
1&
1D
1>
1E
1A
16
17
1-
1,
#30000
0#
0&
0D
0>
0E
0A
06
07
0-
0,
#40000
1"
1(
1?
1G
1A
1J
19
16
1,
1.
#50000
0"
0?
0A
06
0,
#60000
0(
0G
0J
09
0.
#1000000
