DSCH3
VERSION 5/4/2025 11:08:51 PM
BB(-4,-30,259,100)
SYM  #vdd
BB(135,-25,145,-15)
TITLE 138 -19  #vdd
MODEL 1
PROP                                                                                                                                    
REC(0,0,0,0, )
VIS 0
PIN(140,-15,0.000,0.000)vdd
LIG(140,-15,140,-20)
LIG(140,-20,135,-20)
LIG(135,-20,140,-25)
LIG(140,-25,145,-20)
LIG(145,-20,140,-20)
FSYM
SYM  #button
BB(-4,-4,5,4)
TITLE 0 0  #A
MODEL 59
PROP                                                                                                                                    
REC(-3,-3,6,6,r)
VIS 1
PIN(5,0,0.000,0.000)A
LIG(4,0,5,0)
LIG(-4,4,-4,-4)
LIG(4,4,-4,4)
LIG(4,-4,4,4)
LIG(-4,-4,4,-4)
LIG(-3,3,-3,-3)
LIG(3,3,-3,3)
LIG(3,-3,3,3)
LIG(-3,-3,3,-3)
FSYM
SYM  #vss
BB(140,92,150,100)
TITLE 144 97  #vss
MODEL 0
PROP                                                                                                                                    
REC(140,90,0,0,b)
VIS 0
PIN(145,90,0.000,0.000)vss
LIG(145,90,145,95)
LIG(140,95,150,95)
LIG(140,98,142,95)
LIG(142,98,144,95)
LIG(144,98,146,95)
LIG(146,98,148,95)
FSYM
SYM  #vss
BB(50,87,60,95)
TITLE 54 92  #vss
MODEL 0
PROP                                                                                                                                    
REC(50,85,0,0,b)
VIS 0
PIN(55,85,0.000,0.000)vss
LIG(55,85,55,90)
LIG(50,90,60,90)
LIG(50,93,52,90)
LIG(52,93,54,90)
LIG(54,93,56,90)
LIG(56,93,58,90)
FSYM
SYM  #button
BB(-4,61,5,69)
TITLE 0 65  #B
MODEL 59
PROP                                                                                                                                    
REC(-3,62,6,6,r)
VIS 1
PIN(5,65,0.000,0.000)B
LIG(4,65,5,65)
LIG(-4,69,-4,61)
LIG(4,69,-4,69)
LIG(4,61,4,69)
LIG(-4,61,4,61)
LIG(-3,68,-3,62)
LIG(3,68,-3,68)
LIG(3,62,3,68)
LIG(-3,62,3,62)
FSYM
SYM  #pmos
BB(100,-15,120,5)
TITLE 115 -10  #pmos_1
MODEL 902
PROP   2.0u 0.12u MP                                                                                                                               
REC(101,-10,19,15,r)
VIS 2
PIN(120,-15,0.000,0.000)s
PIN(100,-5,0.000,0.000)g
PIN(120,5,0.030,0.210)d
LIG(100,-5,106,-5)
LIG(108,-5,108,-5)
LIG(110,1,110,-11)
LIG(112,1,112,-11)
LIG(120,-11,112,-11)
LIG(120,-15,120,-11)
LIG(120,1,112,1)
LIG(120,5,120,1)
VLG          pmos pmos(drain,source,gate);
FSYM
SYM  #pmos
BB(150,-15,170,5)
TITLE 165 -10  #pmos_2
MODEL 902
PROP   2.0u 0.12u MP                                                                                                                               
REC(151,-10,19,15,r)
VIS 2
PIN(170,-15,0.000,0.000)s
PIN(150,-5,0.000,0.000)g
PIN(170,5,0.030,0.210)d
LIG(150,-5,156,-5)
LIG(158,-5,158,-5)
LIG(160,1,160,-11)
LIG(162,1,162,-11)
LIG(170,-11,162,-11)
LIG(170,-15,170,-11)
LIG(170,1,162,1)
LIG(170,5,170,1)
VLG          pmos pmos(drain,source,gate);
FSYM
SYM  #pmos
BB(100,15,120,35)
TITLE 115 20  #pmos_3
MODEL 902
PROP   2.0u 0.12u MP                                                                                                                               
REC(101,20,19,15,r)
VIS 2
PIN(120,15,0.000,0.000)s
PIN(100,25,0.000,0.000)g
PIN(120,35,0.030,0.350)d
LIG(100,25,106,25)
LIG(108,25,108,25)
LIG(110,31,110,19)
LIG(112,31,112,19)
LIG(120,19,112,19)
LIG(120,15,120,19)
LIG(120,31,112,31)
LIG(120,35,120,31)
VLG          pmos pmos(drain,source,gate);
FSYM
SYM  #pmos
BB(155,15,175,35)
TITLE 170 20  #pmos_4
MODEL 902
PROP   2.0u 0.12u MP                                                                                                                               
REC(156,20,19,15,r)
VIS 2
PIN(175,15,0.000,0.000)s
PIN(155,25,0.000,0.000)g
PIN(175,35,0.030,0.350)d
LIG(155,25,161,25)
LIG(163,25,163,25)
LIG(165,31,165,19)
LIG(167,31,167,19)
LIG(175,19,167,19)
LIG(175,15,175,19)
LIG(175,31,167,31)
LIG(175,35,175,31)
VLG          pmos pmos(drain,source,gate);
FSYM
SYM  #nmos
BB(100,50,120,70)
TITLE 115 55  #nmos_5
MODEL 901
PROP   1.0u 0.12u MN                                                                                                                               
REC(101,55,19,15,r)
VIS 2
PIN(120,70,0.000,0.000)s
PIN(100,60,0.000,0.000)g
PIN(120,50,0.030,0.350)d
LIG(110,60,100,60)
LIG(110,66,110,54)
LIG(112,66,112,54)
LIG(120,54,112,54)
LIG(120,50,120,54)
LIG(120,66,112,66)
LIG(120,70,120,66)
VLG          nmos nmos(drain,source,gate);
FSYM
SYM  #nmos
BB(100,70,120,90)
TITLE 115 75  #nmos_6
MODEL 901
PROP   1.0u 0.12u MN                                                                                                                               
REC(101,75,19,15,r)
VIS 2
PIN(120,90,0.000,0.000)s
PIN(100,80,0.000,0.000)g
PIN(120,70,0.030,0.070)d
LIG(110,80,100,80)
LIG(110,86,110,74)
LIG(112,86,112,74)
LIG(120,74,112,74)
LIG(120,70,120,74)
LIG(120,86,112,86)
LIG(120,90,120,86)
VLG          nmos nmos(drain,source,gate);
FSYM
SYM  #nmos
BB(160,50,180,70)
TITLE 175 55  #nmos_7
MODEL 901
PROP   1.0u 0.12u MN                                                                                                                               
REC(161,55,19,15,r)
VIS 2
PIN(180,70,0.000,0.000)s
PIN(160,60,0.000,0.000)g
PIN(180,50,0.030,0.350)d
LIG(170,60,160,60)
LIG(170,66,170,54)
LIG(172,66,172,54)
LIG(180,54,172,54)
LIG(180,50,180,54)
LIG(180,66,172,66)
LIG(180,70,180,66)
VLG          nmos nmos(drain,source,gate);
FSYM
SYM  #nmos
BB(160,70,180,90)
TITLE 175 75  #nmos_8
MODEL 901
PROP   1.0u 0.12u MN                                                                                                                               
REC(161,75,19,15,r)
VIS 2
PIN(180,90,0.000,0.000)s
PIN(160,80,0.000,0.000)g
PIN(180,70,0.030,0.070)d
LIG(170,80,160,80)
LIG(170,86,170,74)
LIG(172,86,172,74)
LIG(180,74,172,74)
LIG(180,70,180,74)
LIG(180,86,172,86)
LIG(180,90,180,86)
VLG          nmos nmos(drain,source,gate);
FSYM
SYM  #light
BB(253,40,259,54)
TITLE 255 54  #light2
MODEL 49
PROP                                                                                                                                    
REC(254,41,4,4,r)
VIS 1
PIN(255,55,0.000,0.000)out2
LIG(258,46,258,41)
LIG(258,41,257,40)
LIG(254,41,254,46)
LIG(257,51,257,48)
LIG(256,51,259,51)
LIG(256,53,258,51)
LIG(257,53,259,51)
LIG(253,48,259,48)
LIG(255,48,255,55)
LIG(253,46,253,48)
LIG(259,46,253,46)
LIG(259,48,259,46)
LIG(255,40,254,41)
LIG(257,40,255,40)
FSYM
SYM  #pmos
BB(40,-20,60,0)
TITLE 55 -15  #pmos_9
MODEL 902
PROP   2.0u 0.12u MP                                                                                                                               
REC(41,-15,19,15,r)
VIS 2
PIN(60,-20,0.000,0.000)s
PIN(40,-10,0.000,0.000)g
PIN(60,0,0.030,0.210)d
LIG(40,-10,46,-10)
LIG(48,-10,48,-10)
LIG(50,-4,50,-16)
LIG(52,-4,52,-16)
LIG(60,-16,52,-16)
LIG(60,-20,60,-16)
LIG(60,-4,52,-4)
LIG(60,0,60,-4)
VLG          pmos pmos(drain,source,gate);
FSYM
SYM  #nmos
BB(40,0,60,20)
TITLE 55 5  #nmos_10
MODEL 901
PROP   1.0u 0.12u MN                                                                                                                               
REC(41,5,19,15,r)
VIS 2
PIN(60,20,0.000,0.000)s
PIN(40,10,0.000,0.000)g
PIN(60,0,0.030,0.210)d
LIG(50,10,40,10)
LIG(50,16,50,4)
LIG(52,16,52,4)
LIG(60,4,52,4)
LIG(60,0,60,4)
LIG(60,16,52,16)
LIG(60,20,60,16)
VLG          nmos nmos(drain,source,gate);
FSYM
SYM  #vdd
BB(55,-30,65,-20)
TITLE 58 -24  #vdd
MODEL 1
PROP                                                                                                                                    
REC(5,0,0,0, )
VIS 0
PIN(60,-20,0.000,0.000)vdd
LIG(60,-20,60,-25)
LIG(60,-25,55,-25)
LIG(55,-25,60,-30)
LIG(60,-30,65,-25)
LIG(65,-25,60,-25)
FSYM
SYM  #vdd
BB(50,35,60,45)
TITLE 53 41  #vdd
MODEL 1
PROP                                                                                                                                    
REC(5,0,0,0, )
VIS 0
PIN(55,45,0.000,0.000)vdd
LIG(55,45,55,40)
LIG(55,40,50,40)
LIG(50,40,55,35)
LIG(55,35,60,40)
LIG(60,40,55,40)
FSYM
SYM  #vss
BB(55,22,65,30)
TITLE 59 27  #vss
MODEL 0
PROP                                                                                                                                    
REC(55,20,0,0,b)
VIS 0
PIN(60,20,0.000,0.000)vss
LIG(60,20,60,25)
LIG(55,25,65,25)
LIG(55,28,57,25)
LIG(57,28,59,25)
LIG(59,28,61,25)
LIG(61,28,63,25)
FSYM
SYM  #nmos
BB(35,65,55,85)
TITLE 50 70  #nmos_11
MODEL 901
PROP   1.0u 0.12u MN                                                                                                                               
REC(36,70,19,15,r)
VIS 2
PIN(55,85,0.000,0.000)s
PIN(35,75,0.000,0.000)g
PIN(55,65,0.030,0.210)d
LIG(45,75,35,75)
LIG(45,81,45,69)
LIG(47,81,47,69)
LIG(55,69,47,69)
LIG(55,65,55,69)
LIG(55,81,47,81)
LIG(55,85,55,81)
VLG          nmos nmos(drain,source,gate);
FSYM
SYM  #pmos
BB(35,45,55,65)
TITLE 50 50  #pmos_12
MODEL 902
PROP   2.0u 0.12u MP                                                                                                                               
REC(36,50,19,15,r)
VIS 2
PIN(55,45,0.000,0.000)s
PIN(35,55,0.000,0.000)g
PIN(55,65,0.030,0.210)d
LIG(35,55,41,55)
LIG(43,55,43,55)
LIG(45,61,45,49)
LIG(47,61,47,49)
LIG(55,49,47,49)
LIG(55,45,55,49)
LIG(55,61,47,61)
LIG(55,65,55,61)
VLG          pmos pmos(drain,source,gate);
FSYM
SYM  #pmos
BB(210,35,230,55)
TITLE 225 40  #pmos_13
MODEL 902
PROP   2.0u 0.12u MP                                                                                                                               
REC(211,40,19,15,r)
VIS 2
PIN(230,35,0.000,0.000)s
PIN(210,45,0.000,0.000)g
PIN(230,55,0.030,0.140)d
LIG(210,45,216,45)
LIG(218,45,218,45)
LIG(220,51,220,39)
LIG(222,51,222,39)
LIG(230,39,222,39)
LIG(230,35,230,39)
LIG(230,51,222,51)
LIG(230,55,230,51)
VLG        pmos pmos(drain,source,gate);
FSYM
SYM  #nmos
BB(210,55,230,75)
TITLE 225 60  #nmos_14
MODEL 901
PROP   1.0u 0.12u MN                                                                                                                               
REC(211,60,19,15,r)
VIS 2
PIN(230,75,0.000,0.000)s
PIN(210,65,0.000,0.000)g
PIN(230,55,0.030,0.140)d
LIG(220,65,210,65)
LIG(220,71,220,59)
LIG(222,71,222,59)
LIG(230,59,222,59)
LIG(230,55,230,59)
LIG(230,71,222,71)
LIG(230,75,230,71)
VLG        nmos nmos(drain,source,gate);
FSYM
SYM  #vdd
BB(225,25,235,35)
TITLE 228 31  #vdd
MODEL 1
PROP                                                                                                                                    
REC(0,0,0,0, )
VIS 0
PIN(230,35,0.000,0.000)vdd
LIG(230,35,230,30)
LIG(230,30,225,30)
LIG(225,30,230,25)
LIG(230,25,235,30)
LIG(235,30,230,30)
FSYM
SYM  #vss
BB(225,77,235,85)
TITLE 229 82  #vss
MODEL 0
PROP                                                                                                                                    
REC(225,75,0,0,b)
VIS 0
PIN(230,75,0.000,0.000)vss
LIG(230,75,230,80)
LIG(225,80,235,80)
LIG(225,83,227,80)
LIG(227,83,229,80)
LIG(229,83,231,80)
LIG(231,83,233,80)
FSYM
CNC(40 0)
CNC(35 65)
CNC(145 50)
CNC(145 35)
CNC(20 65)
CNC(35 0)
CNC(90 0)
CNC(25 65)
CNC(30 0)
CNC(75 65)
CNC(145 5)
CNC(145 15)
CNC(145 45)
LIG(120,-15,170,-15)
LIG(120,5,145,5)
LIG(120,15,145,15)
LIG(120,35,145,35)
LIG(120,50,145,50)
LIG(120,90,180,90)
LIG(40,-10,40,0)
LIG(5,0,30,0)
LIG(40,0,40,10)
LIG(145,35,145,45)
LIG(35,55,35,65)
LIG(35,65,35,75)
LIG(5,65,20,65)
LIG(60,0,90,0)
LIG(100,-5,100,0)
LIG(115,-5,150,-5)
LIG(145,5,145,15)
LIG(115,10,115,-5)
LIG(55,10,115,10)
LIG(145,50,180,50)
LIG(145,35,175,35)
LIG(55,10,55,20)
LIG(160,75,160,80)
LIG(55,20,20,20)
LIG(20,20,20,65)
LIG(20,65,25,65)
LIG(35,0,35,25)
LIG(35,0,40,0)
LIG(35,25,100,25)
LIG(115,25,155,25)
LIG(145,15,175,15)
LIG(115,40,115,25)
LIG(115,40,75,40)
LIG(75,40,75,65)
LIG(55,65,75,65)
LIG(90,0,90,60)
LIG(90,0,100,0)
LIG(90,60,100,60)
LIG(25,65,25,95)
LIG(25,65,35,65)
LIG(25,95,100,95)
LIG(100,80,100,95)
LIG(30,0,30,100)
LIG(30,0,35,0)
LIG(30,100,160,100)
LIG(160,100,160,85)
LIG(160,85,145,85)
LIG(145,85,145,60)
LIG(145,60,160,60)
LIG(75,65,75,80)
LIG(75,80,90,80)
LIG(90,80,90,75)
LIG(90,75,160,75)
LIG(145,5,170,5)
LIG(145,45,210,45)
LIG(145,45,145,50)
LIG(210,45,210,65)
LIG(230,55,255,55)
FFIG E:\Semester\4.1\VLSI Lab\2inputXOR_2 input.sch
