INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xilinx_project/HDL_projects_for_digital_circuit_course/Learning/ALU/ALU.srcs/sources_1/ip/ila/ila_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ila
INFO: [VRFC 10-311] analyzing module ila_ila_v6_2_11_ila
INFO: [VRFC 10-311] analyzing module ila_ila_v6_2_11_ila_cap_addrgen
INFO: [VRFC 10-311] analyzing module ila_ila_v6_2_11_ila_cap_ctrl_legacy
INFO: [VRFC 10-311] analyzing module ila_ila_v6_2_11_ila_cap_sample_counter
INFO: [VRFC 10-311] analyzing module ila_ila_v6_2_11_ila_cap_window_counter
INFO: [VRFC 10-311] analyzing module ila_ila_v6_2_11_ila_core
INFO: [VRFC 10-311] analyzing module ila_ila_v6_2_11_ila_register
INFO: [VRFC 10-311] analyzing module ila_ila_v6_2_11_ila_reset_ctrl
INFO: [VRFC 10-311] analyzing module ila_ila_v6_2_11_ila_trace_memory
INFO: [VRFC 10-311] analyzing module ila_ila_v6_2_11_ila_trig_match
INFO: [VRFC 10-311] analyzing module ila_ila_v6_2_11_ila_trigger
INFO: [VRFC 10-311] analyzing module ila_ltlib_v1_0_0_all_typeA
INFO: [VRFC 10-311] analyzing module ila_ltlib_v1_0_0_all_typeA_12
INFO: [VRFC 10-311] analyzing module ila_ltlib_v1_0_0_all_typeA_15
INFO: [VRFC 10-311] analyzing module ila_ltlib_v1_0_0_all_typeA_17
INFO: [VRFC 10-311] analyzing module ila_ltlib_v1_0_0_all_typeA_20
INFO: [VRFC 10-311] analyzing module ila_ltlib_v1_0_0_all_typeA_22
INFO: [VRFC 10-311] analyzing module ila_ltlib_v1_0_0_all_typeA_6
INFO: [VRFC 10-311] analyzing module ila_ltlib_v1_0_0_all_typeA_9
INFO: [VRFC 10-311] analyzing module ila_ltlib_v1_0_0_all_typeA__parameterized0
INFO: [VRFC 10-311] analyzing module ila_ltlib_v1_0_0_all_typeA__parameterized0_49
INFO: [VRFC 10-311] analyzing module ila_ltlib_v1_0_0_all_typeA__parameterized0_57
INFO: [VRFC 10-311] analyzing module ila_ltlib_v1_0_0_all_typeA_slice
INFO: [VRFC 10-311] analyzing module ila_ltlib_v1_0_0_all_typeA_slice_10
INFO: [VRFC 10-311] analyzing module ila_ltlib_v1_0_0_all_typeA_slice_13
INFO: [VRFC 10-311] analyzing module ila_ltlib_v1_0_0_all_typeA_slice_16
INFO: [VRFC 10-311] analyzing module ila_ltlib_v1_0_0_all_typeA_slice_18
INFO: [VRFC 10-311] analyzing module ila_ltlib_v1_0_0_all_typeA_slice_21
INFO: [VRFC 10-311] analyzing module ila_ltlib_v1_0_0_all_typeA_slice_23
INFO: [VRFC 10-311] analyzing module ila_ltlib_v1_0_0_all_typeA_slice_7
INFO: [VRFC 10-311] analyzing module ila_ltlib_v1_0_0_all_typeA_slice__parameterized0
INFO: [VRFC 10-311] analyzing module ila_ltlib_v1_0_0_all_typeA_slice__parameterized0_50
INFO: [VRFC 10-311] analyzing module ila_ltlib_v1_0_0_all_typeA_slice__parameterized0_58
INFO: [VRFC 10-311] analyzing module ila_ltlib_v1_0_0_all_typeA_slice__parameterized1
INFO: [VRFC 10-311] analyzing module ila_ltlib_v1_0_0_all_typeA_slice__parameterized1_51
INFO: [VRFC 10-311] analyzing module ila_ltlib_v1_0_0_all_typeA_slice__parameterized1_59
INFO: [VRFC 10-311] analyzing module ila_ltlib_v1_0_0_allx_typeA
INFO: [VRFC 10-311] analyzing module ila_ltlib_v1_0_0_allx_typeA__parameterized0
INFO: [VRFC 10-311] analyzing module ila_ltlib_v1_0_0_allx_typeA__parameterized0_19
INFO: [VRFC 10-311] analyzing module ila_ltlib_v1_0_0_allx_typeA__parameterized1
INFO: [VRFC 10-311] analyzing module ila_ltlib_v1_0_0_allx_typeA__parameterized1_11
INFO: [VRFC 10-311] analyzing module ila_ltlib_v1_0_0_allx_typeA__parameterized1_14
INFO: [VRFC 10-311] analyzing module ila_ltlib_v1_0_0_allx_typeA__parameterized1_5
INFO: [VRFC 10-311] analyzing module ila_ltlib_v1_0_0_allx_typeA__parameterized1_8
INFO: [VRFC 10-311] analyzing module ila_ltlib_v1_0_0_allx_typeA_nodelay
INFO: [VRFC 10-311] analyzing module ila_ltlib_v1_0_0_allx_typeA_nodelay_48
INFO: [VRFC 10-311] analyzing module ila_ltlib_v1_0_0_allx_typeA_nodelay_56
INFO: [VRFC 10-311] analyzing module ila_ltlib_v1_0_0_async_edge_xfer
INFO: [VRFC 10-311] analyzing module ila_ltlib_v1_0_0_async_edge_xfer_24
INFO: [VRFC 10-311] analyzing module ila_ltlib_v1_0_0_async_edge_xfer_25
INFO: [VRFC 10-311] analyzing module ila_ltlib_v1_0_0_async_edge_xfer_26
INFO: [VRFC 10-311] analyzing module ila_ltlib_v1_0_0_cfglut4
INFO: [VRFC 10-311] analyzing module ila_ltlib_v1_0_0_cfglut4_52
INFO: [VRFC 10-311] analyzing module ila_ltlib_v1_0_0_cfglut5
INFO: [VRFC 10-311] analyzing module ila_ltlib_v1_0_0_cfglut5_46
INFO: [VRFC 10-311] analyzing module ila_ltlib_v1_0_0_cfglut5_53
INFO: [VRFC 10-311] analyzing module ila_ltlib_v1_0_0_cfglut6
INFO: [VRFC 10-311] analyzing module ila_ltlib_v1_0_0_cfglut6_54
INFO: [VRFC 10-311] analyzing module ila_ltlib_v1_0_0_cfglut6__parameterized0
INFO: [VRFC 10-311] analyzing module ila_ltlib_v1_0_0_cfglut7
INFO: [VRFC 10-311] analyzing module ila_ltlib_v1_0_0_cfglut7_45
INFO: [VRFC 10-311] analyzing module ila_ltlib_v1_0_0_generic_memrd
INFO: [VRFC 10-311] analyzing module ila_ltlib_v1_0_0_match
INFO: [VRFC 10-311] analyzing module ila_ltlib_v1_0_0_match__parameterized0
INFO: [VRFC 10-311] analyzing module ila_ltlib_v1_0_0_match__parameterized0_0
INFO: [VRFC 10-311] analyzing module ila_ltlib_v1_0_0_match__parameterized1
INFO: [VRFC 10-311] analyzing module ila_ltlib_v1_0_0_match__parameterized1_1
INFO: [VRFC 10-311] analyzing module ila_ltlib_v1_0_0_match__parameterized1_2
INFO: [VRFC 10-311] analyzing module ila_ltlib_v1_0_0_match__parameterized1_3
INFO: [VRFC 10-311] analyzing module ila_ltlib_v1_0_0_match__parameterized1_4
INFO: [VRFC 10-311] analyzing module ila_ltlib_v1_0_0_match_nodelay
INFO: [VRFC 10-311] analyzing module ila_ltlib_v1_0_0_match_nodelay_47
INFO: [VRFC 10-311] analyzing module ila_ltlib_v1_0_0_match_nodelay_55
INFO: [VRFC 10-311] analyzing module ila_ltlib_v1_0_0_rising_edge_detection
INFO: [VRFC 10-311] analyzing module ila_ltlib_v1_0_0_rising_edge_detection_27
INFO: [VRFC 10-311] analyzing module ila_xsdbs_v1_0_2_reg__parameterized23
INFO: [VRFC 10-311] analyzing module ila_xsdbs_v1_0_2_reg__parameterized24
INFO: [VRFC 10-311] analyzing module ila_xsdbs_v1_0_2_reg__parameterized25
INFO: [VRFC 10-311] analyzing module ila_xsdbs_v1_0_2_reg__parameterized26
INFO: [VRFC 10-311] analyzing module ila_xsdbs_v1_0_2_reg__parameterized38
INFO: [VRFC 10-311] analyzing module ila_xsdbs_v1_0_2_reg__parameterized39
INFO: [VRFC 10-311] analyzing module ila_xsdbs_v1_0_2_reg__parameterized40
INFO: [VRFC 10-311] analyzing module ila_xsdbs_v1_0_2_reg__parameterized41
INFO: [VRFC 10-311] analyzing module ila_xsdbs_v1_0_2_reg__parameterized42
INFO: [VRFC 10-311] analyzing module ila_xsdbs_v1_0_2_reg__parameterized43
INFO: [VRFC 10-311] analyzing module ila_xsdbs_v1_0_2_reg__parameterized44
INFO: [VRFC 10-311] analyzing module ila_xsdbs_v1_0_2_reg__parameterized45
INFO: [VRFC 10-311] analyzing module ila_xsdbs_v1_0_2_reg__parameterized46
INFO: [VRFC 10-311] analyzing module ila_xsdbs_v1_0_2_reg__parameterized47
INFO: [VRFC 10-311] analyzing module ila_xsdbs_v1_0_2_reg__parameterized48
INFO: [VRFC 10-311] analyzing module ila_xsdbs_v1_0_2_reg__parameterized49
INFO: [VRFC 10-311] analyzing module ila_xsdbs_v1_0_2_reg__parameterized51
INFO: [VRFC 10-311] analyzing module ila_xsdbs_v1_0_2_reg__parameterized53
INFO: [VRFC 10-311] analyzing module ila_xsdbs_v1_0_2_reg__parameterized56
INFO: [VRFC 10-311] analyzing module ila_xsdbs_v1_0_2_reg_ctl
INFO: [VRFC 10-311] analyzing module ila_xsdbs_v1_0_2_reg_ctl_31
INFO: [VRFC 10-311] analyzing module ila_xsdbs_v1_0_2_reg_ctl_32
INFO: [VRFC 10-311] analyzing module ila_xsdbs_v1_0_2_reg_ctl_33
INFO: [VRFC 10-311] analyzing module ila_xsdbs_v1_0_2_reg_ctl_34
INFO: [VRFC 10-311] analyzing module ila_xsdbs_v1_0_2_reg_ctl_37
INFO: [VRFC 10-311] analyzing module ila_xsdbs_v1_0_2_reg_ctl_39
INFO: [VRFC 10-311] analyzing module ila_xsdbs_v1_0_2_reg_ctl_40
INFO: [VRFC 10-311] analyzing module ila_xsdbs_v1_0_2_reg_ctl_41
INFO: [VRFC 10-311] analyzing module ila_xsdbs_v1_0_2_reg_ctl_42
INFO: [VRFC 10-311] analyzing module ila_xsdbs_v1_0_2_reg_ctl_43
INFO: [VRFC 10-311] analyzing module ila_xsdbs_v1_0_2_reg_ctl__parameterized0
INFO: [VRFC 10-311] analyzing module ila_xsdbs_v1_0_2_reg_ctl__parameterized1
INFO: [VRFC 10-311] analyzing module ila_xsdbs_v1_0_2_reg_ctl__parameterized1_35
INFO: [VRFC 10-311] analyzing module ila_xsdbs_v1_0_2_reg_ctl__parameterized1_38
INFO: [VRFC 10-311] analyzing module ila_xsdbs_v1_0_2_reg_p2s
INFO: [VRFC 10-311] analyzing module ila_xsdbs_v1_0_2_reg_p2s__parameterized0
INFO: [VRFC 10-311] analyzing module ila_xsdbs_v1_0_2_reg_p2s__parameterized1
INFO: [VRFC 10-311] analyzing module ila_xsdbs_v1_0_2_reg_p2s__parameterized2
INFO: [VRFC 10-311] analyzing module ila_xsdbs_v1_0_2_reg_p2s__parameterized3
INFO: [VRFC 10-311] analyzing module ila_xsdbs_v1_0_2_reg_p2s__parameterized4
INFO: [VRFC 10-311] analyzing module ila_xsdbs_v1_0_2_reg_p2s__parameterized5
INFO: [VRFC 10-311] analyzing module ila_xsdbs_v1_0_2_reg_p2s__parameterized6
INFO: [VRFC 10-311] analyzing module ila_xsdbs_v1_0_2_reg_p2s__parameterized7
INFO: [VRFC 10-311] analyzing module ila_xsdbs_v1_0_2_reg_stat
INFO: [VRFC 10-311] analyzing module ila_xsdbs_v1_0_2_reg_stat_28
INFO: [VRFC 10-311] analyzing module ila_xsdbs_v1_0_2_reg_stat_29
INFO: [VRFC 10-311] analyzing module ila_xsdbs_v1_0_2_reg_stat_30
INFO: [VRFC 10-311] analyzing module ila_xsdbs_v1_0_2_reg_stat_36
INFO: [VRFC 10-311] analyzing module ila_xsdbs_v1_0_2_reg_stat_44
INFO: [VRFC 10-311] analyzing module ila_xsdbs_v1_0_2_reg_stream
INFO: [VRFC 10-311] analyzing module ila_xsdbs_v1_0_2_reg_stream__parameterized0
INFO: [VRFC 10-311] analyzing module ila_xsdbs_v1_0_2_xsdbs
INFO: [VRFC 10-311] analyzing module ila_blk_mem_gen_v8_4_4
INFO: [VRFC 10-311] analyzing module ila_blk_mem_gen_v8_4_4_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module ila_blk_mem_gen_v8_4_4_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module ila_blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module ila_blk_mem_gen_v8_4_4_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module ila_blk_mem_gen_v8_4_4_synth
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xilinx_project/HDL_projects_for_digital_circuit_course/Learning/ALU/ALU.srcs/sources_1/ip/answer_mem/sim/answer_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module answer_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xilinx_project/HDL_projects_for_digital_circuit_course/Learning/ALU/ALU.srcs/sources_1/ip/testdata_mem/sim/testdata_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testdata_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xilinx_project/HDL_projects_for_digital_circuit_course/Learning/ALU/ALU.srcs/sources_1/ip/clk_wiz/clk_wiz_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz
INFO: [VRFC 10-311] analyzing module clk_wiz_clk_wiz_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xilinx_project/HDL_projects_for_digital_circuit_course/Learning/ALU/ALU.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [E:/Xilinx_project/HDL_projects_for_digital_circuit_course/Learning/ALU/ALU.sim/sim_1/behav/xsim/glbl.v:6]
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Xilinx_project/HDL_projects_for_digital_circuit_course/Learning/ALU/ALU.srcs/sources_1/imports/sources_1/new/ALU_v1.1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ALU_v1_1'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Xilinx_project/HDL_projects_for_digital_circuit_course/Learning/ALU/ALU.srcs/sources_1/imports/new/TOP.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TOP'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Xilinx_project/HDL_projects_for_digital_circuit_course/Learning/ALU/ALU.srcs/sources_1/imports/sources_1/imports/new/eight_bit_adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'eight_bit_adder'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Xilinx_project/HDL_projects_for_digital_circuit_course/Learning/ALU/ALU.srcs/sources_1/imports/sources_1/imports/new/four_to_one_MUX.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'four_to_one_MUX'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Xilinx_project/HDL_projects_for_digital_circuit_course/Learning/ALU/ALU.srcs/sources_1/imports/sources_1/imports/new/two_to_one_MUX.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'two_to_one_MUX'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Xilinx_project/HDL_projects_for_digital_circuit_course/Learning/ALU/ALU.srcs/sim_1/imports/new/TOP_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TOP_tb'
