m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d//vmware-host/Shared Folders/share_desktop/fpga/FPGA2023/kadai5/DecToBinEncoder/simulation/modelsim
vDecToBinEncoder
Z1 !s110 1700061418
!i10b 1
!s100 GE`kdzRLUF5XkcoaM[@`L0
Z2 !s11b Dg1SIo80bB@j0V0VzS_@n1
I9cz`_83L5mAcD`PLkJChA0
Z3 VDg1SIo80bB@j0V0VzS_@n1
R0
Z4 w1700061312
Z5 8DecToBinEncoder.vo
Z6 FDecToBinEncoder.vo
!i122 0
L0 32 366
Z7 OV;L;2020.1;71
r1
!s85 0
31
Z8 !s108 1700061417.000000
Z9 !s107 DecToBinEncoder.vo|
Z10 !s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+.|DecToBinEncoder.vo|
!i113 1
Z11 o-vlog01compat -work work
Z12 !s92 -vlog01compat -work work +incdir+.
Z13 tCvgOpt 0
n@dec@to@bin@encoder
vDecToBinEncoder_vlg_tst
!s110 1700061419
!i10b 1
!s100 z=d`GH7KcKDbJjLZQM@9E1
R2
IRde23SU3UogPJa1DWzQcA0
R3
R0
w1700060691
8/share_desktop/fpga/FPGA2023/kadai5/DecToBinEncoder/simulation/modelsim/DecToBinEncoder.vt
F/share_desktop/fpga/FPGA2023/kadai5/DecToBinEncoder/simulation/modelsim/DecToBinEncoder.vt
!i122 1
L0 29 220
R7
r1
!s85 0
31
!s108 1700061418.000000
!s107 /share_desktop/fpga/FPGA2023/kadai5/DecToBinEncoder/simulation/modelsim/DecToBinEncoder.vt|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+/share_desktop/fpga/FPGA2023/kadai5/DecToBinEncoder/simulation/modelsim|/share_desktop/fpga/FPGA2023/kadai5/DecToBinEncoder/simulation/modelsim/DecToBinEncoder.vt|
!i113 1
R11
!s92 -vlog01compat -work work +incdir+/share_desktop/fpga/FPGA2023/kadai5/DecToBinEncoder/simulation/modelsim
R13
n@dec@to@bin@encoder_vlg_tst
vhard_block
R1
!i10b 1
!s100 T;jO_OK1JFFPn8^Y]W7GI0
R2
IIQXh:b_OT;9gZQlzAXE4P1
R3
R0
R4
R5
R6
!i122 0
L0 399 34
R7
r1
!s85 0
31
R8
R9
R10
!i113 1
R11
R12
R13
