
*** Running vivado
    with args -log top_sr04_fnd.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_sr04_fnd.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source top_sr04_fnd.tcl -notrace
Command: synth_design -top top_sr04_fnd -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 21684
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1018.609 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_sr04_fnd' [C:/Ondevice/sr04_test/sr04_test/sr04_test.srcs/sources_1/new/top_sr04.v:3]
INFO: [Synth 8-6157] synthesizing module 'btn_debounce' [C:/Ondevice/sr04_test/sr04_test/sr04_test.srcs/sources_1/imports/Ondevice/0210_uart_rx_tx_stopwatch_watch/0210_uart_rx_tx_stopwatch_watch.srcs/sources_1/imports/Ondevice/stopwatch_watch/stopwatch_watch.srcs/sources_1/imports/10000_counter/btn_debounce.v:3]
	Parameter CLK_DIV bound to: 1000 - type: integer 
	Parameter F_COUNT bound to: 100000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'btn_debounce' (1#1) [C:/Ondevice/sr04_test/sr04_test/sr04_test.srcs/sources_1/imports/Ondevice/0210_uart_rx_tx_stopwatch_watch/0210_uart_rx_tx_stopwatch_watch.srcs/sources_1/imports/Ondevice/stopwatch_watch/stopwatch_watch.srcs/sources_1/imports/10000_counter/btn_debounce.v:3]
INFO: [Synth 8-6157] synthesizing module 'tick_gen_1u' [C:/Ondevice/sr04_test/sr04_test/sr04_test.srcs/sources_1/imports/Ondevice/project_2_uart_sensor_stopwatch_watch/project_2_uart_sensor_stopwatch_watch.srcs/sources_1/new/sr04_controller.v:113]
	Parameter BAUDRATE bound to: 1000000 - type: integer 
	Parameter F_count bound to: 100 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'tick_gen_1u' (2#1) [C:/Ondevice/sr04_test/sr04_test/sr04_test.srcs/sources_1/imports/Ondevice/project_2_uart_sensor_stopwatch_watch/project_2_uart_sensor_stopwatch_watch.srcs/sources_1/new/sr04_controller.v:113]
INFO: [Synth 8-6157] synthesizing module 'sr04_controller' [C:/Ondevice/sr04_test/sr04_test/sr04_test.srcs/sources_1/imports/Ondevice/project_2_uart_sensor_stopwatch_watch/project_2_uart_sensor_stopwatch_watch.srcs/sources_1/new/sr04_controller.v:3]
	Parameter IDLE bound to: 2'b00 
	Parameter START bound to: 2'b01 
	Parameter WAIT bound to: 2'b10 
	Parameter DISTANCE bound to: 2'b11 
INFO: [Synth 8-6155] done synthesizing module 'sr04_controller' (3#1) [C:/Ondevice/sr04_test/sr04_test/sr04_test.srcs/sources_1/imports/Ondevice/project_2_uart_sensor_stopwatch_watch/project_2_uart_sensor_stopwatch_watch.srcs/sources_1/new/sr04_controller.v:3]
INFO: [Synth 8-6157] synthesizing module 'fnd_controller' [C:/Ondevice/sr04_test/sr04_test/sr04_test.srcs/sources_1/imports/Ondevice/0210_uart_rx_tx_stopwatch_watch/0210_uart_rx_tx_stopwatch_watch.srcs/sources_1/imports/Ondevice/stopwatch_watch/stopwatch_watch.srcs/sources_1/imports/10000_counter/fnd_controller.v:3]
INFO: [Synth 8-6157] synthesizing module 'digit_splitter' [C:/Ondevice/sr04_test/sr04_test/sr04_test.srcs/sources_1/imports/Ondevice/0210_uart_rx_tx_stopwatch_watch/0210_uart_rx_tx_stopwatch_watch.srcs/sources_1/imports/Ondevice/stopwatch_watch/stopwatch_watch.srcs/sources_1/imports/10000_counter/fnd_controller.v:204]
	Parameter BIT_WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'digit_splitter' (4#1) [C:/Ondevice/sr04_test/sr04_test/sr04_test.srcs/sources_1/imports/Ondevice/0210_uart_rx_tx_stopwatch_watch/0210_uart_rx_tx_stopwatch_watch.srcs/sources_1/imports/Ondevice/stopwatch_watch/stopwatch_watch.srcs/sources_1/imports/10000_counter/fnd_controller.v:204]
INFO: [Synth 8-6157] synthesizing module 'mux_8X1' [C:/Ondevice/sr04_test/sr04_test/sr04_test.srcs/sources_1/imports/Ondevice/0210_uart_rx_tx_stopwatch_watch/0210_uart_rx_tx_stopwatch_watch.srcs/sources_1/imports/Ondevice/stopwatch_watch/stopwatch_watch.srcs/sources_1/imports/10000_counter/fnd_controller.v:172]
INFO: [Synth 8-6155] done synthesizing module 'mux_8X1' (5#1) [C:/Ondevice/sr04_test/sr04_test/sr04_test.srcs/sources_1/imports/Ondevice/0210_uart_rx_tx_stopwatch_watch/0210_uart_rx_tx_stopwatch_watch.srcs/sources_1/imports/Ondevice/stopwatch_watch/stopwatch_watch.srcs/sources_1/imports/10000_counter/fnd_controller.v:172]
INFO: [Synth 8-6157] synthesizing module 'mux_2X1' [C:/Ondevice/sr04_test/sr04_test/sr04_test.srcs/sources_1/imports/Ondevice/0210_uart_rx_tx_stopwatch_watch/0210_uart_rx_tx_stopwatch_watch.srcs/sources_1/imports/Ondevice/stopwatch_watch/stopwatch_watch.srcs/sources_1/imports/10000_counter/fnd_controller.v:96]
INFO: [Synth 8-6155] done synthesizing module 'mux_2X1' (6#1) [C:/Ondevice/sr04_test/sr04_test/sr04_test.srcs/sources_1/imports/Ondevice/0210_uart_rx_tx_stopwatch_watch/0210_uart_rx_tx_stopwatch_watch.srcs/sources_1/imports/Ondevice/stopwatch_watch/stopwatch_watch.srcs/sources_1/imports/10000_counter/fnd_controller.v:96]
INFO: [Synth 8-6157] synthesizing module 'clk_div' [C:/Ondevice/sr04_test/sr04_test/sr04_test.srcs/sources_1/imports/Ondevice/0210_uart_rx_tx_stopwatch_watch/0210_uart_rx_tx_stopwatch_watch.srcs/sources_1/imports/Ondevice/stopwatch_watch/stopwatch_watch.srcs/sources_1/imports/10000_counter/fnd_controller.v:105]
INFO: [Synth 8-6155] done synthesizing module 'clk_div' (7#1) [C:/Ondevice/sr04_test/sr04_test/sr04_test.srcs/sources_1/imports/Ondevice/0210_uart_rx_tx_stopwatch_watch/0210_uart_rx_tx_stopwatch_watch.srcs/sources_1/imports/Ondevice/stopwatch_watch/stopwatch_watch.srcs/sources_1/imports/10000_counter/fnd_controller.v:105]
INFO: [Synth 8-6157] synthesizing module 'counter_8' [C:/Ondevice/sr04_test/sr04_test/sr04_test.srcs/sources_1/imports/Ondevice/0210_uart_rx_tx_stopwatch_watch/0210_uart_rx_tx_stopwatch_watch.srcs/sources_1/imports/Ondevice/stopwatch_watch/stopwatch_watch.srcs/sources_1/imports/10000_counter/fnd_controller.v:133]
INFO: [Synth 8-6155] done synthesizing module 'counter_8' (8#1) [C:/Ondevice/sr04_test/sr04_test/sr04_test.srcs/sources_1/imports/Ondevice/0210_uart_rx_tx_stopwatch_watch/0210_uart_rx_tx_stopwatch_watch.srcs/sources_1/imports/Ondevice/stopwatch_watch/stopwatch_watch.srcs/sources_1/imports/10000_counter/fnd_controller.v:133]
INFO: [Synth 8-6157] synthesizing module 'decoder_2x4' [C:/Ondevice/sr04_test/sr04_test/sr04_test.srcs/sources_1/imports/Ondevice/0210_uart_rx_tx_stopwatch_watch/0210_uart_rx_tx_stopwatch_watch.srcs/sources_1/imports/Ondevice/stopwatch_watch/stopwatch_watch.srcs/sources_1/imports/10000_counter/fnd_controller.v:155]
INFO: [Synth 8-6155] done synthesizing module 'decoder_2x4' (9#1) [C:/Ondevice/sr04_test/sr04_test/sr04_test.srcs/sources_1/imports/Ondevice/0210_uart_rx_tx_stopwatch_watch/0210_uart_rx_tx_stopwatch_watch.srcs/sources_1/imports/Ondevice/stopwatch_watch/stopwatch_watch.srcs/sources_1/imports/10000_counter/fnd_controller.v:155]
INFO: [Synth 8-6157] synthesizing module 'bcd' [C:/Ondevice/sr04_test/sr04_test/sr04_test.srcs/sources_1/imports/Ondevice/0210_uart_rx_tx_stopwatch_watch/0210_uart_rx_tx_stopwatch_watch.srcs/sources_1/imports/Ondevice/stopwatch_watch/stopwatch_watch.srcs/sources_1/imports/10000_counter/fnd_controller.v:222]
INFO: [Synth 8-226] default block is never used [C:/Ondevice/sr04_test/sr04_test/sr04_test.srcs/sources_1/imports/Ondevice/0210_uart_rx_tx_stopwatch_watch/0210_uart_rx_tx_stopwatch_watch.srcs/sources_1/imports/Ondevice/stopwatch_watch/stopwatch_watch.srcs/sources_1/imports/10000_counter/fnd_controller.v:228]
INFO: [Synth 8-6155] done synthesizing module 'bcd' (10#1) [C:/Ondevice/sr04_test/sr04_test/sr04_test.srcs/sources_1/imports/Ondevice/0210_uart_rx_tx_stopwatch_watch/0210_uart_rx_tx_stopwatch_watch.srcs/sources_1/imports/Ondevice/stopwatch_watch/stopwatch_watch.srcs/sources_1/imports/10000_counter/fnd_controller.v:222]
INFO: [Synth 8-6155] done synthesizing module 'fnd_controller' (11#1) [C:/Ondevice/sr04_test/sr04_test/sr04_test.srcs/sources_1/imports/Ondevice/0210_uart_rx_tx_stopwatch_watch/0210_uart_rx_tx_stopwatch_watch.srcs/sources_1/imports/Ondevice/stopwatch_watch/stopwatch_watch.srcs/sources_1/imports/10000_counter/fnd_controller.v:3]
INFO: [Synth 8-6155] done synthesizing module 'top_sr04_fnd' (12#1) [C:/Ondevice/sr04_test/sr04_test/sr04_test.srcs/sources_1/new/top_sr04.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1018.609 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1018.609 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1018.609 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1018.609 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Ondevice/Basys-3-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'sw'. [C:/Ondevice/Basys-3-Master.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Ondevice/Basys-3-Master.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Ondevice/Basys-3-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Ondevice/Basys-3-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_sr04_fnd_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_sr04_fnd_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1054.328 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1054.328 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1054.328 ; gain = 35.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1054.328 ; gain = 35.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1054.328 ; gain = 35.719
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'sr04_controller'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
                   START |                               01 |                               01
                    WAIT |                               10 |                               10
                DISTANCE |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'sr04_controller'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1054.328 ; gain = 35.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   18 Bit       Adders := 1     
	   2 Input   17 Bit       Adders := 1     
	   2 Input    9 Bit       Adders := 1     
	   2 Input    7 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input   18 Bit        Muxes := 1     
	   2 Input   17 Bit        Muxes := 1     
	   4 Input    9 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 1     
	   4 Input    6 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 2     
	   4 Input    4 Bit        Muxes := 2     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 7     
	   4 Input    1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1054.328 ; gain = 35.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1054.328 ; gain = 35.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1054.328 ; gain = 35.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1055.484 ; gain = 36.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1071.289 ; gain = 52.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1071.289 ; gain = 52.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1071.289 ; gain = 52.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1071.289 ; gain = 52.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1071.289 ; gain = 52.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1071.289 ; gain = 52.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    14|
|3     |LUT1   |     6|
|4     |LUT2   |    65|
|5     |LUT3   |     7|
|6     |LUT4   |    29|
|7     |LUT5   |    21|
|8     |LUT6   |    31|
|9     |FDCE   |    88|
|10    |FDRE   |     2|
|11    |IBUF   |     4|
|12    |OBUF   |    14|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1071.289 ; gain = 52.680
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:27 . Memory (MB): peak = 1071.289 ; gain = 16.961
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 1071.289 ; gain = 52.680
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1083.371 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 14 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1083.371 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
42 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 1083.371 ; gain = 64.762
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'C:/Ondevice/sr04_test/sr04_test/sr04_test.runs/synth_1/top_sr04_fnd.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_sr04_fnd_utilization_synth.rpt -pb top_sr04_fnd_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Feb 18 22:48:13 2026...
