// Seed: 1680236047
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_1 = 1;
  wire id_5;
  assign id_2 = id_5;
  wire id_6;
  logic [7:0] id_7;
  assign id_7[1] = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_7 = 1;
  wire id_8;
  module_0(
      id_8, id_7, id_7, id_2
  );
endmodule
