Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Jan 10 18:23:05 2025
| Host         : DESKTOP-QQS53RN running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file UART_TEST_timing_summary_routed.rpt -pb UART_TEST_timing_summary_routed.pb -rpx UART_TEST_timing_summary_routed.rpx -warn_on_violation
| Design       : UART_TEST
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     78.494        0.000                      0                  151        0.118        0.000                      0                  151       41.160        0.000                       0                    81  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 41.660}     83.330          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        78.494        0.000                      0                  151        0.118        0.000                      0                  151       41.160        0.000                       0                    81  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       78.494ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.118ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.160ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             78.494ns  (required time - arrival time)
  Source:                 uart_tx_inst/baud_count_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_tx_inst/baud_count_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.341ns  (logic 1.218ns (28.059%)  route 3.123ns (71.941%))
  Logic Levels:           3  (LUT3=1 LUT4=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.874ns = ( 88.204 - 83.330 ) 
    Source Clock Delay      (SCD):    5.170ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.626     5.170    uart_tx_inst/CLK
    SLICE_X1Y54          FDCE                                         r  uart_tx_inst/baud_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y54          FDCE (Prop_fdce_C_Q)         0.419     5.589 r  uart_tx_inst/baud_count_reg[15]/Q
                         net (fo=2, routed)           1.008     6.597    uart_tx_inst/baud_count_reg_n_0_[15]
    SLICE_X1Y52          LUT4 (Prop_lut4_I1_O)        0.324     6.921 r  uart_tx_inst/FSM_sequential_state[1]_i_5/O
                         net (fo=2, routed)           0.820     7.740    uart_tx_inst/FSM_sequential_state[1]_i_5_n_0
    SLICE_X1Y53          LUT4 (Prop_lut4_I2_O)        0.326     8.066 r  uart_tx_inst/FSM_sequential_state[1]_i_2/O
                         net (fo=5, routed)           0.643     8.710    uart_tx_inst/FSM_sequential_state[1]_i_2_n_0
    SLICE_X2Y54          LUT3 (Prop_lut3_I1_O)        0.149     8.859 r  uart_tx_inst/baud_count[15]_i_1/O
                         net (fo=16, routed)          0.652     9.510    uart_tx_inst/baud_count_0
    SLICE_X0Y52          FDCE                                         r  uart_tx_inst/baud_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.510    88.204    uart_tx_inst/CLK
    SLICE_X0Y52          FDCE                                         r  uart_tx_inst/baud_count_reg[0]/C
                         clock pessimism              0.271    88.476    
                         clock uncertainty           -0.035    88.440    
    SLICE_X0Y52          FDCE (Setup_fdce_C_CE)      -0.436    88.004    uart_tx_inst/baud_count_reg[0]
  -------------------------------------------------------------------
                         required time                         88.004    
                         arrival time                          -9.510    
  -------------------------------------------------------------------
                         slack                                 78.494    

Slack (MET) :             78.630ns  (required time - arrival time)
  Source:                 uart_tx_inst/baud_count_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_tx_inst/baud_count_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.204ns  (logic 1.218ns (28.971%)  route 2.986ns (71.029%))
  Logic Levels:           3  (LUT3=1 LUT4=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.874ns = ( 88.204 - 83.330 ) 
    Source Clock Delay      (SCD):    5.170ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.626     5.170    uart_tx_inst/CLK
    SLICE_X1Y54          FDCE                                         r  uart_tx_inst/baud_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y54          FDCE (Prop_fdce_C_Q)         0.419     5.589 r  uart_tx_inst/baud_count_reg[15]/Q
                         net (fo=2, routed)           1.008     6.597    uart_tx_inst/baud_count_reg_n_0_[15]
    SLICE_X1Y52          LUT4 (Prop_lut4_I1_O)        0.324     6.921 r  uart_tx_inst/FSM_sequential_state[1]_i_5/O
                         net (fo=2, routed)           0.820     7.740    uart_tx_inst/FSM_sequential_state[1]_i_5_n_0
    SLICE_X1Y53          LUT4 (Prop_lut4_I2_O)        0.326     8.066 r  uart_tx_inst/FSM_sequential_state[1]_i_2/O
                         net (fo=5, routed)           0.643     8.710    uart_tx_inst/FSM_sequential_state[1]_i_2_n_0
    SLICE_X2Y54          LUT3 (Prop_lut3_I1_O)        0.149     8.859 r  uart_tx_inst/baud_count[15]_i_1/O
                         net (fo=16, routed)          0.515     9.374    uart_tx_inst/baud_count_0
    SLICE_X1Y51          FDCE                                         r  uart_tx_inst/baud_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.510    88.204    uart_tx_inst/CLK
    SLICE_X1Y51          FDCE                                         r  uart_tx_inst/baud_count_reg[1]/C
                         clock pessimism              0.271    88.476    
                         clock uncertainty           -0.035    88.440    
    SLICE_X1Y51          FDCE (Setup_fdce_C_CE)      -0.436    88.004    uart_tx_inst/baud_count_reg[1]
  -------------------------------------------------------------------
                         required time                         88.004    
                         arrival time                          -9.374    
  -------------------------------------------------------------------
                         slack                                 78.630    

Slack (MET) :             78.630ns  (required time - arrival time)
  Source:                 uart_tx_inst/baud_count_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_tx_inst/baud_count_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.204ns  (logic 1.218ns (28.971%)  route 2.986ns (71.029%))
  Logic Levels:           3  (LUT3=1 LUT4=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.874ns = ( 88.204 - 83.330 ) 
    Source Clock Delay      (SCD):    5.170ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.626     5.170    uart_tx_inst/CLK
    SLICE_X1Y54          FDCE                                         r  uart_tx_inst/baud_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y54          FDCE (Prop_fdce_C_Q)         0.419     5.589 r  uart_tx_inst/baud_count_reg[15]/Q
                         net (fo=2, routed)           1.008     6.597    uart_tx_inst/baud_count_reg_n_0_[15]
    SLICE_X1Y52          LUT4 (Prop_lut4_I1_O)        0.324     6.921 r  uart_tx_inst/FSM_sequential_state[1]_i_5/O
                         net (fo=2, routed)           0.820     7.740    uart_tx_inst/FSM_sequential_state[1]_i_5_n_0
    SLICE_X1Y53          LUT4 (Prop_lut4_I2_O)        0.326     8.066 r  uart_tx_inst/FSM_sequential_state[1]_i_2/O
                         net (fo=5, routed)           0.643     8.710    uart_tx_inst/FSM_sequential_state[1]_i_2_n_0
    SLICE_X2Y54          LUT3 (Prop_lut3_I1_O)        0.149     8.859 r  uart_tx_inst/baud_count[15]_i_1/O
                         net (fo=16, routed)          0.515     9.374    uart_tx_inst/baud_count_0
    SLICE_X1Y51          FDCE                                         r  uart_tx_inst/baud_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.510    88.204    uart_tx_inst/CLK
    SLICE_X1Y51          FDCE                                         r  uart_tx_inst/baud_count_reg[2]/C
                         clock pessimism              0.271    88.476    
                         clock uncertainty           -0.035    88.440    
    SLICE_X1Y51          FDCE (Setup_fdce_C_CE)      -0.436    88.004    uart_tx_inst/baud_count_reg[2]
  -------------------------------------------------------------------
                         required time                         88.004    
                         arrival time                          -9.374    
  -------------------------------------------------------------------
                         slack                                 78.630    

Slack (MET) :             78.630ns  (required time - arrival time)
  Source:                 uart_tx_inst/baud_count_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_tx_inst/baud_count_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.204ns  (logic 1.218ns (28.971%)  route 2.986ns (71.029%))
  Logic Levels:           3  (LUT3=1 LUT4=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.874ns = ( 88.204 - 83.330 ) 
    Source Clock Delay      (SCD):    5.170ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.626     5.170    uart_tx_inst/CLK
    SLICE_X1Y54          FDCE                                         r  uart_tx_inst/baud_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y54          FDCE (Prop_fdce_C_Q)         0.419     5.589 r  uart_tx_inst/baud_count_reg[15]/Q
                         net (fo=2, routed)           1.008     6.597    uart_tx_inst/baud_count_reg_n_0_[15]
    SLICE_X1Y52          LUT4 (Prop_lut4_I1_O)        0.324     6.921 r  uart_tx_inst/FSM_sequential_state[1]_i_5/O
                         net (fo=2, routed)           0.820     7.740    uart_tx_inst/FSM_sequential_state[1]_i_5_n_0
    SLICE_X1Y53          LUT4 (Prop_lut4_I2_O)        0.326     8.066 r  uart_tx_inst/FSM_sequential_state[1]_i_2/O
                         net (fo=5, routed)           0.643     8.710    uart_tx_inst/FSM_sequential_state[1]_i_2_n_0
    SLICE_X2Y54          LUT3 (Prop_lut3_I1_O)        0.149     8.859 r  uart_tx_inst/baud_count[15]_i_1/O
                         net (fo=16, routed)          0.515     9.374    uart_tx_inst/baud_count_0
    SLICE_X1Y51          FDCE                                         r  uart_tx_inst/baud_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.510    88.204    uart_tx_inst/CLK
    SLICE_X1Y51          FDCE                                         r  uart_tx_inst/baud_count_reg[3]/C
                         clock pessimism              0.271    88.476    
                         clock uncertainty           -0.035    88.440    
    SLICE_X1Y51          FDCE (Setup_fdce_C_CE)      -0.436    88.004    uart_tx_inst/baud_count_reg[3]
  -------------------------------------------------------------------
                         required time                         88.004    
                         arrival time                          -9.374    
  -------------------------------------------------------------------
                         slack                                 78.630    

Slack (MET) :             78.634ns  (required time - arrival time)
  Source:                 uart_tx_inst/baud_count_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_tx_inst/baud_count_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.201ns  (logic 1.218ns (28.993%)  route 2.983ns (71.007%))
  Logic Levels:           3  (LUT3=1 LUT4=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.874ns = ( 88.204 - 83.330 ) 
    Source Clock Delay      (SCD):    5.170ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.626     5.170    uart_tx_inst/CLK
    SLICE_X1Y54          FDCE                                         r  uart_tx_inst/baud_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y54          FDCE (Prop_fdce_C_Q)         0.419     5.589 r  uart_tx_inst/baud_count_reg[15]/Q
                         net (fo=2, routed)           1.008     6.597    uart_tx_inst/baud_count_reg_n_0_[15]
    SLICE_X1Y52          LUT4 (Prop_lut4_I1_O)        0.324     6.921 r  uart_tx_inst/FSM_sequential_state[1]_i_5/O
                         net (fo=2, routed)           0.820     7.740    uart_tx_inst/FSM_sequential_state[1]_i_5_n_0
    SLICE_X1Y53          LUT4 (Prop_lut4_I2_O)        0.326     8.066 r  uart_tx_inst/FSM_sequential_state[1]_i_2/O
                         net (fo=5, routed)           0.643     8.710    uart_tx_inst/FSM_sequential_state[1]_i_2_n_0
    SLICE_X2Y54          LUT3 (Prop_lut3_I1_O)        0.149     8.859 r  uart_tx_inst/baud_count[15]_i_1/O
                         net (fo=16, routed)          0.512     9.371    uart_tx_inst/baud_count_0
    SLICE_X1Y52          FDCE                                         r  uart_tx_inst/baud_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.510    88.204    uart_tx_inst/CLK
    SLICE_X1Y52          FDCE                                         r  uart_tx_inst/baud_count_reg[4]/C
                         clock pessimism              0.271    88.476    
                         clock uncertainty           -0.035    88.440    
    SLICE_X1Y52          FDCE (Setup_fdce_C_CE)      -0.436    88.004    uart_tx_inst/baud_count_reg[4]
  -------------------------------------------------------------------
                         required time                         88.004    
                         arrival time                          -9.371    
  -------------------------------------------------------------------
                         slack                                 78.634    

Slack (MET) :             78.634ns  (required time - arrival time)
  Source:                 uart_tx_inst/baud_count_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_tx_inst/baud_count_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.201ns  (logic 1.218ns (28.993%)  route 2.983ns (71.007%))
  Logic Levels:           3  (LUT3=1 LUT4=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.874ns = ( 88.204 - 83.330 ) 
    Source Clock Delay      (SCD):    5.170ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.626     5.170    uart_tx_inst/CLK
    SLICE_X1Y54          FDCE                                         r  uart_tx_inst/baud_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y54          FDCE (Prop_fdce_C_Q)         0.419     5.589 r  uart_tx_inst/baud_count_reg[15]/Q
                         net (fo=2, routed)           1.008     6.597    uart_tx_inst/baud_count_reg_n_0_[15]
    SLICE_X1Y52          LUT4 (Prop_lut4_I1_O)        0.324     6.921 r  uart_tx_inst/FSM_sequential_state[1]_i_5/O
                         net (fo=2, routed)           0.820     7.740    uart_tx_inst/FSM_sequential_state[1]_i_5_n_0
    SLICE_X1Y53          LUT4 (Prop_lut4_I2_O)        0.326     8.066 r  uart_tx_inst/FSM_sequential_state[1]_i_2/O
                         net (fo=5, routed)           0.643     8.710    uart_tx_inst/FSM_sequential_state[1]_i_2_n_0
    SLICE_X2Y54          LUT3 (Prop_lut3_I1_O)        0.149     8.859 r  uart_tx_inst/baud_count[15]_i_1/O
                         net (fo=16, routed)          0.512     9.371    uart_tx_inst/baud_count_0
    SLICE_X1Y52          FDCE                                         r  uart_tx_inst/baud_count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.510    88.204    uart_tx_inst/CLK
    SLICE_X1Y52          FDCE                                         r  uart_tx_inst/baud_count_reg[5]/C
                         clock pessimism              0.271    88.476    
                         clock uncertainty           -0.035    88.440    
    SLICE_X1Y52          FDCE (Setup_fdce_C_CE)      -0.436    88.004    uart_tx_inst/baud_count_reg[5]
  -------------------------------------------------------------------
                         required time                         88.004    
                         arrival time                          -9.371    
  -------------------------------------------------------------------
                         slack                                 78.634    

Slack (MET) :             78.634ns  (required time - arrival time)
  Source:                 uart_tx_inst/baud_count_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_tx_inst/baud_count_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.201ns  (logic 1.218ns (28.993%)  route 2.983ns (71.007%))
  Logic Levels:           3  (LUT3=1 LUT4=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.874ns = ( 88.204 - 83.330 ) 
    Source Clock Delay      (SCD):    5.170ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.626     5.170    uart_tx_inst/CLK
    SLICE_X1Y54          FDCE                                         r  uart_tx_inst/baud_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y54          FDCE (Prop_fdce_C_Q)         0.419     5.589 r  uart_tx_inst/baud_count_reg[15]/Q
                         net (fo=2, routed)           1.008     6.597    uart_tx_inst/baud_count_reg_n_0_[15]
    SLICE_X1Y52          LUT4 (Prop_lut4_I1_O)        0.324     6.921 r  uart_tx_inst/FSM_sequential_state[1]_i_5/O
                         net (fo=2, routed)           0.820     7.740    uart_tx_inst/FSM_sequential_state[1]_i_5_n_0
    SLICE_X1Y53          LUT4 (Prop_lut4_I2_O)        0.326     8.066 r  uart_tx_inst/FSM_sequential_state[1]_i_2/O
                         net (fo=5, routed)           0.643     8.710    uart_tx_inst/FSM_sequential_state[1]_i_2_n_0
    SLICE_X2Y54          LUT3 (Prop_lut3_I1_O)        0.149     8.859 r  uart_tx_inst/baud_count[15]_i_1/O
                         net (fo=16, routed)          0.512     9.371    uart_tx_inst/baud_count_0
    SLICE_X1Y52          FDCE                                         r  uart_tx_inst/baud_count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.510    88.204    uart_tx_inst/CLK
    SLICE_X1Y52          FDCE                                         r  uart_tx_inst/baud_count_reg[7]/C
                         clock pessimism              0.271    88.476    
                         clock uncertainty           -0.035    88.440    
    SLICE_X1Y52          FDCE (Setup_fdce_C_CE)      -0.436    88.004    uart_tx_inst/baud_count_reg[7]
  -------------------------------------------------------------------
                         required time                         88.004    
                         arrival time                          -9.371    
  -------------------------------------------------------------------
                         slack                                 78.634    

Slack (MET) :             78.634ns  (required time - arrival time)
  Source:                 uart_tx_inst/baud_count_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_tx_inst/baud_count_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.201ns  (logic 1.218ns (28.993%)  route 2.983ns (71.007%))
  Logic Levels:           3  (LUT3=1 LUT4=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.874ns = ( 88.204 - 83.330 ) 
    Source Clock Delay      (SCD):    5.170ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.626     5.170    uart_tx_inst/CLK
    SLICE_X1Y54          FDCE                                         r  uart_tx_inst/baud_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y54          FDCE (Prop_fdce_C_Q)         0.419     5.589 r  uart_tx_inst/baud_count_reg[15]/Q
                         net (fo=2, routed)           1.008     6.597    uart_tx_inst/baud_count_reg_n_0_[15]
    SLICE_X1Y52          LUT4 (Prop_lut4_I1_O)        0.324     6.921 r  uart_tx_inst/FSM_sequential_state[1]_i_5/O
                         net (fo=2, routed)           0.820     7.740    uart_tx_inst/FSM_sequential_state[1]_i_5_n_0
    SLICE_X1Y53          LUT4 (Prop_lut4_I2_O)        0.326     8.066 r  uart_tx_inst/FSM_sequential_state[1]_i_2/O
                         net (fo=5, routed)           0.643     8.710    uart_tx_inst/FSM_sequential_state[1]_i_2_n_0
    SLICE_X2Y54          LUT3 (Prop_lut3_I1_O)        0.149     8.859 r  uart_tx_inst/baud_count[15]_i_1/O
                         net (fo=16, routed)          0.512     9.371    uart_tx_inst/baud_count_0
    SLICE_X1Y52          FDCE                                         r  uart_tx_inst/baud_count_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.510    88.204    uart_tx_inst/CLK
    SLICE_X1Y52          FDCE                                         r  uart_tx_inst/baud_count_reg[8]/C
                         clock pessimism              0.271    88.476    
                         clock uncertainty           -0.035    88.440    
    SLICE_X1Y52          FDCE (Setup_fdce_C_CE)      -0.436    88.004    uart_tx_inst/baud_count_reg[8]
  -------------------------------------------------------------------
                         required time                         88.004    
                         arrival time                          -9.371    
  -------------------------------------------------------------------
                         slack                                 78.634    

Slack (MET) :             78.661ns  (required time - arrival time)
  Source:                 uart_tx_inst/baud_count_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_tx_inst/baud_count_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.198ns  (logic 1.218ns (29.015%)  route 2.980ns (70.985%))
  Logic Levels:           3  (LUT3=1 LUT4=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.873ns = ( 88.203 - 83.330 ) 
    Source Clock Delay      (SCD):    5.170ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.626     5.170    uart_tx_inst/CLK
    SLICE_X1Y54          FDCE                                         r  uart_tx_inst/baud_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y54          FDCE (Prop_fdce_C_Q)         0.419     5.589 r  uart_tx_inst/baud_count_reg[15]/Q
                         net (fo=2, routed)           1.008     6.597    uart_tx_inst/baud_count_reg_n_0_[15]
    SLICE_X1Y52          LUT4 (Prop_lut4_I1_O)        0.324     6.921 r  uart_tx_inst/FSM_sequential_state[1]_i_5/O
                         net (fo=2, routed)           0.820     7.740    uart_tx_inst/FSM_sequential_state[1]_i_5_n_0
    SLICE_X1Y53          LUT4 (Prop_lut4_I2_O)        0.326     8.066 r  uart_tx_inst/FSM_sequential_state[1]_i_2/O
                         net (fo=5, routed)           0.643     8.710    uart_tx_inst/FSM_sequential_state[1]_i_2_n_0
    SLICE_X2Y54          LUT3 (Prop_lut3_I1_O)        0.149     8.859 r  uart_tx_inst/baud_count[15]_i_1/O
                         net (fo=16, routed)          0.509     9.367    uart_tx_inst/baud_count_0
    SLICE_X1Y54          FDCE                                         r  uart_tx_inst/baud_count_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.509    88.203    uart_tx_inst/CLK
    SLICE_X1Y54          FDCE                                         r  uart_tx_inst/baud_count_reg[10]/C
                         clock pessimism              0.296    88.500    
                         clock uncertainty           -0.035    88.464    
    SLICE_X1Y54          FDCE (Setup_fdce_C_CE)      -0.436    88.028    uart_tx_inst/baud_count_reg[10]
  -------------------------------------------------------------------
                         required time                         88.028    
                         arrival time                          -9.367    
  -------------------------------------------------------------------
                         slack                                 78.661    

Slack (MET) :             78.661ns  (required time - arrival time)
  Source:                 uart_tx_inst/baud_count_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_tx_inst/baud_count_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.198ns  (logic 1.218ns (29.015%)  route 2.980ns (70.985%))
  Logic Levels:           3  (LUT3=1 LUT4=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.873ns = ( 88.203 - 83.330 ) 
    Source Clock Delay      (SCD):    5.170ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.626     5.170    uart_tx_inst/CLK
    SLICE_X1Y54          FDCE                                         r  uart_tx_inst/baud_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y54          FDCE (Prop_fdce_C_Q)         0.419     5.589 r  uart_tx_inst/baud_count_reg[15]/Q
                         net (fo=2, routed)           1.008     6.597    uart_tx_inst/baud_count_reg_n_0_[15]
    SLICE_X1Y52          LUT4 (Prop_lut4_I1_O)        0.324     6.921 r  uart_tx_inst/FSM_sequential_state[1]_i_5/O
                         net (fo=2, routed)           0.820     7.740    uart_tx_inst/FSM_sequential_state[1]_i_5_n_0
    SLICE_X1Y53          LUT4 (Prop_lut4_I2_O)        0.326     8.066 r  uart_tx_inst/FSM_sequential_state[1]_i_2/O
                         net (fo=5, routed)           0.643     8.710    uart_tx_inst/FSM_sequential_state[1]_i_2_n_0
    SLICE_X2Y54          LUT3 (Prop_lut3_I1_O)        0.149     8.859 r  uart_tx_inst/baud_count[15]_i_1/O
                         net (fo=16, routed)          0.509     9.367    uart_tx_inst/baud_count_0
    SLICE_X1Y54          FDCE                                         r  uart_tx_inst/baud_count_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.509    88.203    uart_tx_inst/CLK
    SLICE_X1Y54          FDCE                                         r  uart_tx_inst/baud_count_reg[13]/C
                         clock pessimism              0.296    88.500    
                         clock uncertainty           -0.035    88.464    
    SLICE_X1Y54          FDCE (Setup_fdce_C_CE)      -0.436    88.028    uart_tx_inst/baud_count_reg[13]
  -------------------------------------------------------------------
                         required time                         88.028    
                         arrival time                          -9.367    
  -------------------------------------------------------------------
                         slack                                 78.661    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 uart_rx_inst/shift_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_rx_inst/data_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.141ns (68.017%)  route 0.066ns (31.983%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.593     1.497    uart_rx_inst/CLK
    SLICE_X3Y56          FDRE                                         r  uart_rx_inst/shift_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.141     1.638 r  uart_rx_inst/shift_reg_reg[2]/Q
                         net (fo=2, routed)           0.066     1.704    uart_rx_inst/p_0_in[1]
    SLICE_X2Y56          FDCE                                         r  uart_rx_inst/data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.863     2.013    uart_rx_inst/CLK
    SLICE_X2Y56          FDCE                                         r  uart_rx_inst/data_reg[2]/C
                         clock pessimism             -0.503     1.510    
    SLICE_X2Y56          FDCE (Hold_fdce_C_D)         0.076     1.586    uart_rx_inst/data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.704    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 uart_rx_inst/data_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.680%)  route 0.117ns (45.320%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.591     1.495    uart_rx_inst/CLK
    SLICE_X4Y56          FDCE                                         r  uart_rx_inst/data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y56          FDCE (Prop_fdce_C_Q)         0.141     1.636 r  uart_rx_inst/data_reg[5]/Q
                         net (fo=1, routed)           0.117     1.753    data[5]
    SLICE_X2Y55          FDCE                                         r  counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.863     2.013    clk_IBUF_BUFG
    SLICE_X2Y55          FDCE                                         r  counter_reg[5]/C
                         clock pessimism             -0.479     1.534    
    SLICE_X2Y55          FDCE (Hold_fdce_C_D)         0.053     1.587    counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.753    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 uart_rx_inst/shift_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_rx_inst/data_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.470%)  route 0.059ns (31.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.593     1.497    uart_rx_inst/CLK
    SLICE_X3Y56          FDRE                                         r  uart_rx_inst/shift_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.128     1.625 r  uart_rx_inst/shift_reg_reg[6]/Q
                         net (fo=2, routed)           0.059     1.684    uart_rx_inst/p_0_in[5]
    SLICE_X2Y56          FDCE                                         r  uart_rx_inst/data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.863     2.013    uart_rx_inst/CLK
    SLICE_X2Y56          FDCE                                         r  uart_rx_inst/data_reg[6]/C
                         clock pessimism             -0.503     1.510    
    SLICE_X2Y56          FDCE (Hold_fdce_C_D)         0.007     1.517    uart_rx_inst/data_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.517    
                         arrival time                           1.684    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 uart_rx_inst/data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.164ns (60.256%)  route 0.108ns (39.744%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.593     1.497    uart_rx_inst/CLK
    SLICE_X2Y56          FDCE                                         r  uart_rx_inst/data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y56          FDCE (Prop_fdce_C_Q)         0.164     1.661 r  uart_rx_inst/data_reg[2]/Q
                         net (fo=1, routed)           0.108     1.769    data[2]
    SLICE_X2Y55          FDCE                                         r  counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.863     2.013    clk_IBUF_BUFG
    SLICE_X2Y55          FDCE                                         r  counter_reg[2]/C
                         clock pessimism             -0.500     1.513    
    SLICE_X2Y55          FDCE (Hold_fdce_C_D)         0.076     1.589    counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 uart_rx_inst/shift_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_rx_inst/data_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.128ns (63.220%)  route 0.074ns (36.780%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.593     1.497    uart_rx_inst/CLK
    SLICE_X3Y56          FDRE                                         r  uart_rx_inst/shift_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.128     1.625 r  uart_rx_inst/shift_reg_reg[7]/Q
                         net (fo=2, routed)           0.074     1.699    uart_rx_inst/p_0_in[6]
    SLICE_X2Y56          FDCE                                         r  uart_rx_inst/data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.863     2.013    uart_rx_inst/CLK
    SLICE_X2Y56          FDCE                                         r  uart_rx_inst/data_reg[7]/C
                         clock pessimism             -0.503     1.510    
    SLICE_X2Y56          FDCE (Hold_fdce_C_D)         0.000     1.510    uart_rx_inst/data_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.510    
                         arrival time                           1.699    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 uart_rx_inst/shift_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_rx_inst/data_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.358%)  route 0.128ns (47.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.593     1.497    uart_rx_inst/CLK
    SLICE_X3Y56          FDRE                                         r  uart_rx_inst/shift_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.141     1.638 r  uart_rx_inst/shift_reg_reg[3]/Q
                         net (fo=2, routed)           0.128     1.766    uart_rx_inst/p_0_in[2]
    SLICE_X2Y56          FDCE                                         r  uart_rx_inst/data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.863     2.013    uart_rx_inst/CLK
    SLICE_X2Y56          FDCE                                         r  uart_rx_inst/data_reg[3]/C
                         clock pessimism             -0.503     1.510    
    SLICE_X2Y56          FDCE (Hold_fdce_C_D)         0.063     1.573    uart_rx_inst/data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 uart_rx_inst/data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.748%)  route 0.174ns (55.252%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.591     1.495    uart_rx_inst/CLK
    SLICE_X4Y56          FDCE                                         r  uart_rx_inst/data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y56          FDCE (Prop_fdce_C_Q)         0.141     1.636 r  uart_rx_inst/data_reg[1]/Q
                         net (fo=1, routed)           0.174     1.810    data[1]
    SLICE_X2Y55          FDCE                                         r  counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.863     2.013    clk_IBUF_BUFG
    SLICE_X2Y55          FDCE                                         r  counter_reg[1]/C
                         clock pessimism             -0.479     1.534    
    SLICE_X2Y55          FDCE (Hold_fdce_C_D)         0.076     1.610    counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 uart_rx_inst/shift_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_rx_inst/shift_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.849%)  route 0.116ns (45.151%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.593     1.497    uart_rx_inst/CLK
    SLICE_X3Y56          FDRE                                         r  uart_rx_inst/shift_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.141     1.638 r  uart_rx_inst/shift_reg_reg[3]/Q
                         net (fo=2, routed)           0.116     1.754    uart_rx_inst/p_0_in[2]
    SLICE_X3Y56          FDRE                                         r  uart_rx_inst/shift_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.863     2.013    uart_rx_inst/CLK
    SLICE_X3Y56          FDRE                                         r  uart_rx_inst/shift_reg_reg[2]/C
                         clock pessimism             -0.516     1.497    
    SLICE_X3Y56          FDRE (Hold_fdre_C_D)         0.047     1.544    uart_rx_inst/shift_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 uart_rx_inst/data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.164ns (53.022%)  route 0.145ns (46.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.593     1.497    uart_rx_inst/CLK
    SLICE_X2Y56          FDCE                                         r  uart_rx_inst/data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y56          FDCE (Prop_fdce_C_Q)         0.164     1.661 r  uart_rx_inst/data_reg[0]/Q
                         net (fo=1, routed)           0.145     1.806    data[0]
    SLICE_X2Y55          FDCE                                         r  counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.863     2.013    clk_IBUF_BUFG
    SLICE_X2Y55          FDCE                                         r  counter_reg[0]/C
                         clock pessimism             -0.500     1.513    
    SLICE_X2Y55          FDCE (Hold_fdce_C_D)         0.075     1.588    counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 uart_tx_inst/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_tx_inst/bit_index_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.209ns (64.199%)  route 0.117ns (35.801%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.593     1.497    uart_tx_inst/CLK
    SLICE_X2Y54          FDCE                                         r  uart_tx_inst/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y54          FDCE (Prop_fdce_C_Q)         0.164     1.661 r  uart_tx_inst/FSM_sequential_state_reg[1]/Q
                         net (fo=20, routed)          0.117     1.777    uart_tx_inst/state__0[1]
    SLICE_X3Y54          LUT2 (Prop_lut2_I0_O)        0.045     1.822 r  uart_tx_inst/bit_index[0]_i_1/O
                         net (fo=1, routed)           0.000     1.822    uart_tx_inst/bit_index[0]_i_1_n_0
    SLICE_X3Y54          FDCE                                         r  uart_tx_inst/bit_index_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.863     2.013    uart_tx_inst/CLK
    SLICE_X3Y54          FDCE                                         r  uart_tx_inst/bit_index_reg[0]/C
                         clock pessimism             -0.503     1.510    
    SLICE_X3Y54          FDCE (Hold_fdce_C_D)         0.092     1.602    uart_tx_inst/bit_index_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.221    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         83.330      81.175     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X2Y55    counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X2Y55    counter_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X2Y55    counter_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X2Y55    counter_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X2Y55    counter_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X2Y55    counter_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X2Y55    counter_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X2Y55    counter_reg[7]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X2Y54    tx_start_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X2Y55    counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X2Y55    counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X2Y55    counter_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X2Y55    counter_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X2Y55    counter_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X2Y55    counter_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X2Y55    counter_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X2Y55    counter_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X2Y55    counter_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X2Y55    counter_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X2Y55    counter_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X2Y55    counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X2Y55    counter_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X2Y55    counter_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X2Y55    counter_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X2Y55    counter_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X2Y55    counter_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X2Y55    counter_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X2Y55    counter_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X2Y55    counter_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_tx_inst/tx_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.473ns  (logic 4.043ns (62.452%)  route 2.431ns (37.548%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.626     5.170    uart_tx_inst/CLK
    SLICE_X2Y54          FDPE                                         r  uart_tx_inst/tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y54          FDPE (Prop_fdpe_C_Q)         0.518     5.688 r  uart_tx_inst/tx_reg/Q
                         net (fo=1, routed)           2.431     8.118    tx_OBUF
    J18                  OBUF (Prop_obuf_I_O)         3.525    11.643 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000    11.643    tx
    J18                                                               r  tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_tx_inst/tx_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.027ns  (logic 1.390ns (68.547%)  route 0.638ns (31.453%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.593     1.497    uart_tx_inst/CLK
    SLICE_X2Y54          FDPE                                         r  uart_tx_inst/tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y54          FDPE (Prop_fdpe_C_Q)         0.164     1.661 r  uart_tx_inst/tx_reg/Q
                         net (fo=1, routed)           0.638     2.298    tx_OBUF
    J18                  OBUF (Prop_obuf_I_O)         1.226     3.524 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000     3.524    tx
    J18                                                               r  tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            82 Endpoints
Min Delay            82 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_rx_inst/baud_count_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.605ns  (logic 1.463ns (26.101%)  route 4.142ns (73.899%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.870ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=66, routed)          4.142     5.605    uart_rx_inst/reset_IBUF
    SLICE_X7Y57          FDCE                                         f  uart_rx_inst/baud_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.506     4.870    uart_rx_inst/CLK
    SLICE_X7Y57          FDCE                                         r  uart_rx_inst/baud_count_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_rx_inst/baud_count_reg[13]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.605ns  (logic 1.463ns (26.101%)  route 4.142ns (73.899%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.870ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=66, routed)          4.142     5.605    uart_rx_inst/reset_IBUF
    SLICE_X7Y57          FDCE                                         f  uart_rx_inst/baud_count_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.506     4.870    uart_rx_inst/CLK
    SLICE_X7Y57          FDCE                                         r  uart_rx_inst/baud_count_reg[13]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_rx_inst/baud_count_reg[14]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.605ns  (logic 1.463ns (26.101%)  route 4.142ns (73.899%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.870ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=66, routed)          4.142     5.605    uart_rx_inst/reset_IBUF
    SLICE_X7Y57          FDCE                                         f  uart_rx_inst/baud_count_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.506     4.870    uart_rx_inst/CLK
    SLICE_X7Y57          FDCE                                         r  uart_rx_inst/baud_count_reg[14]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_rx_inst/baud_count_reg[15]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.605ns  (logic 1.463ns (26.101%)  route 4.142ns (73.899%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.870ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=66, routed)          4.142     5.605    uart_rx_inst/reset_IBUF
    SLICE_X7Y57          FDCE                                         f  uart_rx_inst/baud_count_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.506     4.870    uart_rx_inst/CLK
    SLICE_X7Y57          FDCE                                         r  uart_rx_inst/baud_count_reg[15]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_rx_inst/shift_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.501ns  (logic 1.587ns (28.847%)  route 3.914ns (71.153%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.873ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.873ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=66, routed)          3.395     4.858    uart_rx_inst/reset_IBUF
    SLICE_X3Y56          LUT4 (Prop_lut4_I3_O)        0.124     4.982 r  uart_rx_inst/shift_reg[7]_i_1__0/O
                         net (fo=8, routed)           0.519     5.501    uart_rx_inst/shift_reg[7]_i_1__0_n_0
    SLICE_X3Y56          FDRE                                         r  uart_rx_inst/shift_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.509     4.873    uart_rx_inst/CLK
    SLICE_X3Y56          FDRE                                         r  uart_rx_inst/shift_reg_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_rx_inst/shift_reg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.501ns  (logic 1.587ns (28.847%)  route 3.914ns (71.153%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.873ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.873ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=66, routed)          3.395     4.858    uart_rx_inst/reset_IBUF
    SLICE_X3Y56          LUT4 (Prop_lut4_I3_O)        0.124     4.982 r  uart_rx_inst/shift_reg[7]_i_1__0/O
                         net (fo=8, routed)           0.519     5.501    uart_rx_inst/shift_reg[7]_i_1__0_n_0
    SLICE_X3Y56          FDRE                                         r  uart_rx_inst/shift_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.509     4.873    uart_rx_inst/CLK
    SLICE_X3Y56          FDRE                                         r  uart_rx_inst/shift_reg_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_rx_inst/shift_reg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.501ns  (logic 1.587ns (28.847%)  route 3.914ns (71.153%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.873ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.873ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=66, routed)          3.395     4.858    uart_rx_inst/reset_IBUF
    SLICE_X3Y56          LUT4 (Prop_lut4_I3_O)        0.124     4.982 r  uart_rx_inst/shift_reg[7]_i_1__0/O
                         net (fo=8, routed)           0.519     5.501    uart_rx_inst/shift_reg[7]_i_1__0_n_0
    SLICE_X3Y56          FDRE                                         r  uart_rx_inst/shift_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.509     4.873    uart_rx_inst/CLK
    SLICE_X3Y56          FDRE                                         r  uart_rx_inst/shift_reg_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_rx_inst/shift_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.501ns  (logic 1.587ns (28.847%)  route 3.914ns (71.153%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.873ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.873ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=66, routed)          3.395     4.858    uart_rx_inst/reset_IBUF
    SLICE_X3Y56          LUT4 (Prop_lut4_I3_O)        0.124     4.982 r  uart_rx_inst/shift_reg[7]_i_1__0/O
                         net (fo=8, routed)           0.519     5.501    uart_rx_inst/shift_reg[7]_i_1__0_n_0
    SLICE_X3Y56          FDRE                                         r  uart_rx_inst/shift_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.509     4.873    uart_rx_inst/CLK
    SLICE_X3Y56          FDRE                                         r  uart_rx_inst/shift_reg_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_rx_inst/shift_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.501ns  (logic 1.587ns (28.847%)  route 3.914ns (71.153%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.873ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.873ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=66, routed)          3.395     4.858    uart_rx_inst/reset_IBUF
    SLICE_X3Y56          LUT4 (Prop_lut4_I3_O)        0.124     4.982 r  uart_rx_inst/shift_reg[7]_i_1__0/O
                         net (fo=8, routed)           0.519     5.501    uart_rx_inst/shift_reg[7]_i_1__0_n_0
    SLICE_X3Y56          FDRE                                         r  uart_rx_inst/shift_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.509     4.873    uart_rx_inst/CLK
    SLICE_X3Y56          FDRE                                         r  uart_rx_inst/shift_reg_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_rx_inst/shift_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.501ns  (logic 1.587ns (28.847%)  route 3.914ns (71.153%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.873ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.873ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=66, routed)          3.395     4.858    uart_rx_inst/reset_IBUF
    SLICE_X3Y56          LUT4 (Prop_lut4_I3_O)        0.124     4.982 r  uart_rx_inst/shift_reg[7]_i_1__0/O
                         net (fo=8, routed)           0.519     5.501    uart_rx_inst/shift_reg[7]_i_1__0_n_0
    SLICE_X3Y56          FDRE                                         r  uart_rx_inst/shift_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.509     4.873    uart_rx_inst/CLK
    SLICE_X3Y56          FDRE                                         r  uart_rx_inst/shift_reg_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            uart_rx_inst/shift_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.913ns  (logic 0.234ns (25.634%)  route 0.679ns (74.366%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J17                                               0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    J17                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  rx_IBUF_inst/O
                         net (fo=2, routed)           0.679     0.913    uart_rx_inst/D[0]
    SLICE_X3Y56          FDRE                                         r  uart_rx_inst/shift_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.863     2.013    uart_rx_inst/CLK
    SLICE_X3Y56          FDRE                                         r  uart_rx_inst/shift_reg_reg[7]/C

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            uart_rx_inst/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.925ns  (logic 0.279ns (30.167%)  route 0.646ns (69.833%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J17                                               0.000     0.000 f  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    J17                  IBUF (Prop_ibuf_I_O)         0.234     0.234 f  rx_IBUF_inst/O
                         net (fo=2, routed)           0.646     0.880    uart_rx_inst/D[0]
    SLICE_X3Y55          LUT6 (Prop_lut6_I4_O)        0.045     0.925 r  uart_rx_inst/FSM_sequential_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.925    uart_rx_inst/FSM_sequential_state[0]_i_1__0_n_0
    SLICE_X3Y55          FDCE                                         r  uart_rx_inst/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.863     2.013    uart_rx_inst/CLK
    SLICE_X3Y55          FDCE                                         r  uart_rx_inst/FSM_sequential_state_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_rx_inst/data_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.453ns  (logic 0.231ns (15.898%)  route 1.222ns (84.102%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  reset_IBUF_inst/O
                         net (fo=66, routed)          1.222     1.453    uart_rx_inst/reset_IBUF
    SLICE_X2Y56          FDCE                                         f  uart_rx_inst/data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.863     2.013    uart_rx_inst/CLK
    SLICE_X2Y56          FDCE                                         r  uart_rx_inst/data_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_rx_inst/data_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.453ns  (logic 0.231ns (15.898%)  route 1.222ns (84.102%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  reset_IBUF_inst/O
                         net (fo=66, routed)          1.222     1.453    uart_rx_inst/reset_IBUF
    SLICE_X2Y56          FDCE                                         f  uart_rx_inst/data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.863     2.013    uart_rx_inst/CLK
    SLICE_X2Y56          FDCE                                         r  uart_rx_inst/data_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_rx_inst/data_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.453ns  (logic 0.231ns (15.898%)  route 1.222ns (84.102%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  reset_IBUF_inst/O
                         net (fo=66, routed)          1.222     1.453    uart_rx_inst/reset_IBUF
    SLICE_X2Y56          FDCE                                         f  uart_rx_inst/data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.863     2.013    uart_rx_inst/CLK
    SLICE_X2Y56          FDCE                                         r  uart_rx_inst/data_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_rx_inst/data_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.453ns  (logic 0.231ns (15.898%)  route 1.222ns (84.102%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  reset_IBUF_inst/O
                         net (fo=66, routed)          1.222     1.453    uart_rx_inst/reset_IBUF
    SLICE_X2Y56          FDCE                                         f  uart_rx_inst/data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.863     2.013    uart_rx_inst/CLK
    SLICE_X2Y56          FDCE                                         r  uart_rx_inst/data_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_rx_inst/data_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.453ns  (logic 0.231ns (15.898%)  route 1.222ns (84.102%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  reset_IBUF_inst/O
                         net (fo=66, routed)          1.222     1.453    uart_rx_inst/reset_IBUF
    SLICE_X2Y56          FDCE                                         f  uart_rx_inst/data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.863     2.013    uart_rx_inst/CLK
    SLICE_X2Y56          FDCE                                         r  uart_rx_inst/data_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_rx_inst/data_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.453ns  (logic 0.231ns (15.898%)  route 1.222ns (84.102%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  reset_IBUF_inst/O
                         net (fo=66, routed)          1.222     1.453    uart_rx_inst/reset_IBUF
    SLICE_X2Y56          FDCE                                         f  uart_rx_inst/data_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.863     2.013    uart_rx_inst/CLK
    SLICE_X2Y56          FDCE                                         r  uart_rx_inst/data_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            counter_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.525ns  (logic 0.231ns (15.148%)  route 1.294ns (84.852%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  reset_IBUF_inst/O
                         net (fo=66, routed)          1.294     1.525    reset_IBUF
    SLICE_X2Y55          FDCE                                         f  counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.863     2.013    clk_IBUF_BUFG
    SLICE_X2Y55          FDCE                                         r  counter_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            counter_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.525ns  (logic 0.231ns (15.148%)  route 1.294ns (84.852%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  reset_IBUF_inst/O
                         net (fo=66, routed)          1.294     1.525    reset_IBUF
    SLICE_X2Y55          FDCE                                         f  counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.863     2.013    clk_IBUF_BUFG
    SLICE_X2Y55          FDCE                                         r  counter_reg[1]/C





