-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
-- Date        : Fri Jun 25 08:37:08 2021
-- Host        : FM-B3P78C3 running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim
--               c:/Users/Noah.Parker/VivadoTest/TestRepo/ip/quadsgmii_0_TEST/quadsgmii_0_TEST_sim_netlist.vhdl
-- Design      : quadsgmii_0_TEST
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xczu19eg-ffve1924-1-e
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity quadsgmii_0_TEST_gtwizard_ultrascale_v1_7_6_bit_synchronizer is
  port (
    \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\ : out STD_LOGIC;
    rxresetdone_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_clk_freerun_in : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmii_0_TEST_gtwizard_ultrascale_v1_7_6_bit_synchronizer : entity is "gtwizard_ultrascale_v1_7_6_bit_synchronizer";
end quadsgmii_0_TEST_gtwizard_ultrascale_v1_7_6_bit_synchronizer;

architecture STRUCTURE of quadsgmii_0_TEST_gtwizard_ultrascale_v1_7_6_bit_synchronizer is
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => rxresetdone_out(0),
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity quadsgmii_0_TEST_gtwizard_ultrascale_v1_7_6_bit_synchronizer_10 is
  port (
    plllock_rx_sync : out STD_LOGIC;
    i_in_out_reg_0 : out STD_LOGIC;
    \FSM_sequential_sm_reset_rx_reg[1]\ : out STD_LOGIC;
    cplllock_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_clk_freerun_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_done_int_reg : in STD_LOGIC;
    \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gtwiz_reset_rx_done_int_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmii_0_TEST_gtwizard_ultrascale_v1_7_6_bit_synchronizer_10 : entity is "gtwizard_ultrascale_v1_7_6_bit_synchronizer";
end quadsgmii_0_TEST_gtwizard_ultrascale_v1_7_6_bit_synchronizer_10;

architecture STRUCTURE of quadsgmii_0_TEST_gtwizard_ultrascale_v1_7_6_bit_synchronizer_10 is
  signal gtwiz_reset_rx_done_int : STD_LOGIC;
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  signal \^plllock_rx_sync\ : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
  plllock_rx_sync <= \^plllock_rx_sync\;
gtwiz_reset_rx_done_int_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAC0FFFFAAC00000"
    )
        port map (
      I0 => \^plllock_rx_sync\,
      I1 => gtwiz_reset_rx_done_int_reg,
      I2 => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\,
      I3 => Q(0),
      I4 => gtwiz_reset_rx_done_int,
      I5 => gtwiz_reset_rx_done_int_reg_0,
      O => i_in_out_reg_0
    );
gtwiz_reset_rx_done_int_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4C40000040400000"
    )
        port map (
      I0 => \^plllock_rx_sync\,
      I1 => Q(2),
      I2 => Q(0),
      I3 => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\,
      I4 => Q(1),
      I5 => gtwiz_reset_rx_done_int_reg,
      O => gtwiz_reset_rx_done_int
    );
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => cplllock_out(0),
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => \^plllock_rx_sync\,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
sm_reset_rx_timer_clr_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88880000F5FF5555"
    )
        port map (
      I0 => Q(1),
      I1 => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\,
      I2 => \^plllock_rx_sync\,
      I3 => Q(0),
      I4 => gtwiz_reset_rx_done_int_reg,
      I5 => Q(2),
      O => \FSM_sequential_sm_reset_rx_reg[1]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity quadsgmii_0_TEST_gtwizard_ultrascale_v1_7_6_bit_synchronizer_11 is
  port (
    plllock_tx_sync : out STD_LOGIC;
    gtwiz_reset_tx_done_int_reg : out STD_LOGIC;
    i_in_out_reg_0 : out STD_LOGIC;
    cplllock_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_clk_freerun_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_tx_done_int_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sm_reset_tx_timer_sat : in STD_LOGIC;
    gtwiz_reset_tx_done_int_reg_1 : in STD_LOGIC;
    \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync\ : in STD_LOGIC;
    \FSM_sequential_sm_reset_tx_reg[0]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmii_0_TEST_gtwizard_ultrascale_v1_7_6_bit_synchronizer_11 : entity is "gtwizard_ultrascale_v1_7_6_bit_synchronizer";
end quadsgmii_0_TEST_gtwizard_ultrascale_v1_7_6_bit_synchronizer_11;

architecture STRUCTURE of quadsgmii_0_TEST_gtwizard_ultrascale_v1_7_6_bit_synchronizer_11 is
  signal gtwiz_reset_tx_done_int : STD_LOGIC;
  signal gtwiz_reset_tx_done_int_i_2_n_0 : STD_LOGIC;
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  signal \^plllock_tx_sync\ : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
  plllock_tx_sync <= \^plllock_tx_sync\;
\FSM_sequential_sm_reset_tx[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00CFA00000000000"
    )
        port map (
      I0 => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync\,
      I1 => \^plllock_tx_sync\,
      I2 => Q(0),
      I3 => Q(2),
      I4 => Q(1),
      I5 => \FSM_sequential_sm_reset_tx_reg[0]\,
      O => i_in_out_reg_0
    );
gtwiz_reset_tx_done_int_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => gtwiz_reset_tx_done_int_i_2_n_0,
      I1 => gtwiz_reset_tx_done_int,
      I2 => gtwiz_reset_tx_done_int_reg_0,
      O => gtwiz_reset_tx_done_int_reg
    );
gtwiz_reset_tx_done_int_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444444F44444"
    )
        port map (
      I0 => Q(0),
      I1 => \^plllock_tx_sync\,
      I2 => sm_reset_tx_timer_sat,
      I3 => gtwiz_reset_tx_done_int_reg_1,
      I4 => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync\,
      I5 => Q(1),
      O => gtwiz_reset_tx_done_int_i_2_n_0
    );
gtwiz_reset_tx_done_int_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3000404000004040"
    )
        port map (
      I0 => \^plllock_tx_sync\,
      I1 => Q(1),
      I2 => Q(2),
      I3 => \FSM_sequential_sm_reset_tx_reg[0]\,
      I4 => Q(0),
      I5 => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync\,
      O => gtwiz_reset_tx_done_int
    );
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => cplllock_out(0),
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => \^plllock_tx_sync\,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity quadsgmii_0_TEST_gtwizard_ultrascale_v1_7_6_bit_synchronizer_12 is
  port (
    gtwiz_reset_rx_cdr_stable_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_sm_reset_rx_reg[2]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    sm_reset_rx_cdr_to_sat_reg : out STD_LOGIC;
    rxcdrlock_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_clk_freerun_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    sm_reset_rx_cdr_to_clr_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    plllock_rx_sync : in STD_LOGIC;
    sm_reset_rx_cdr_to_clr : in STD_LOGIC;
    \FSM_sequential_sm_reset_rx_reg[0]\ : in STD_LOGIC;
    sm_reset_rx_pll_timer_clr : in STD_LOGIC;
    gtwiz_reset_rx_datapath_dly : in STD_LOGIC;
    gtwiz_reset_rx_pll_and_datapath_dly : in STD_LOGIC;
    \FSM_sequential_sm_reset_rx_reg[0]_0\ : in STD_LOGIC;
    \FSM_sequential_sm_reset_rx_reg[0]_1\ : in STD_LOGIC;
    \FSM_sequential_sm_reset_rx[2]_i_3_0\ : in STD_LOGIC;
    sm_reset_rx_cdr_to_sat : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmii_0_TEST_gtwizard_ultrascale_v1_7_6_bit_synchronizer_12 : entity is "gtwizard_ultrascale_v1_7_6_bit_synchronizer";
end quadsgmii_0_TEST_gtwizard_ultrascale_v1_7_6_bit_synchronizer_12;

architecture STRUCTURE of quadsgmii_0_TEST_gtwizard_ultrascale_v1_7_6_bit_synchronizer_12 is
  signal \FSM_sequential_sm_reset_rx[2]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_sm_reset_rx[2]_i_6_n_0\ : STD_LOGIC;
  signal \^gtwiz_reset_rx_cdr_stable_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  signal sm_reset_rx_cdr_to_clr_i_2_n_0 : STD_LOGIC;
  signal \^sm_reset_rx_cdr_to_sat_reg\ : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of rxprogdivreset_out_i_2 : label is "soft_lutpair494";
  attribute SOFT_HLUTNM of sm_reset_rx_cdr_to_clr_i_2 : label is "soft_lutpair494";
begin
  gtwiz_reset_rx_cdr_stable_out(0) <= \^gtwiz_reset_rx_cdr_stable_out\(0);
  sm_reset_rx_cdr_to_sat_reg <= \^sm_reset_rx_cdr_to_sat_reg\;
\FSM_sequential_sm_reset_rx[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEEFEEEFEEEEEE"
    )
        port map (
      I0 => \FSM_sequential_sm_reset_rx[2]_i_3_n_0\,
      I1 => \FSM_sequential_sm_reset_rx_reg[0]\,
      I2 => Q(0),
      I3 => sm_reset_rx_pll_timer_clr,
      I4 => gtwiz_reset_rx_datapath_dly,
      I5 => gtwiz_reset_rx_pll_and_datapath_dly,
      O => E(0)
    );
\FSM_sequential_sm_reset_rx[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAEEEAAAAAAAEA"
    )
        port map (
      I0 => \FSM_sequential_sm_reset_rx[2]_i_6_n_0\,
      I1 => Q(0),
      I2 => \FSM_sequential_sm_reset_rx_reg[0]_0\,
      I3 => Q(2),
      I4 => Q(1),
      I5 => \FSM_sequential_sm_reset_rx_reg[0]_1\,
      O => \FSM_sequential_sm_reset_rx[2]_i_3_n_0\
    );
\FSM_sequential_sm_reset_rx[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000A000AC0C000C0"
    )
        port map (
      I0 => \^sm_reset_rx_cdr_to_sat_reg\,
      I1 => \FSM_sequential_sm_reset_rx[2]_i_3_0\,
      I2 => Q(1),
      I3 => Q(0),
      I4 => plllock_rx_sync,
      I5 => Q(2),
      O => \FSM_sequential_sm_reset_rx[2]_i_6_n_0\
    );
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => rxcdrlock_out(0),
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => \^gtwiz_reset_rx_cdr_stable_out\(0),
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
rxprogdivreset_out_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sm_reset_rx_cdr_to_sat,
      I1 => \^gtwiz_reset_rx_cdr_stable_out\(0),
      O => \^sm_reset_rx_cdr_to_sat_reg\
    );
sm_reset_rx_cdr_to_clr_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFFFF0800AAAA"
    )
        port map (
      I0 => sm_reset_rx_cdr_to_clr_i_2_n_0,
      I1 => sm_reset_rx_cdr_to_clr_reg,
      I2 => Q(2),
      I3 => plllock_rx_sync,
      I4 => Q(0),
      I5 => sm_reset_rx_cdr_to_clr,
      O => \FSM_sequential_sm_reset_rx_reg[2]\
    );
sm_reset_rx_cdr_to_clr_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00EF"
    )
        port map (
      I0 => sm_reset_rx_cdr_to_sat,
      I1 => \^gtwiz_reset_rx_cdr_stable_out\(0),
      I2 => Q(2),
      I3 => Q(1),
      O => sm_reset_rx_cdr_to_clr_i_2_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity quadsgmii_0_TEST_gtwizard_ultrascale_v1_7_6_bit_synchronizer_2 is
  port (
    \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync\ : out STD_LOGIC;
    txresetdone_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_clk_freerun_in : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmii_0_TEST_gtwizard_ultrascale_v1_7_6_bit_synchronizer_2 : entity is "gtwizard_ultrascale_v1_7_6_bit_synchronizer";
end quadsgmii_0_TEST_gtwizard_ultrascale_v1_7_6_bit_synchronizer_2;

architecture STRUCTURE of quadsgmii_0_TEST_gtwizard_ultrascale_v1_7_6_bit_synchronizer_2 is
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => txresetdone_out(0),
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync\,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity quadsgmii_0_TEST_gtwizard_ultrascale_v1_7_6_bit_synchronizer_21 is
  port (
    drprst_in_sync : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    i_in_out_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    drprst_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \timeout_cntr_reg[0]\ : in STD_LOGIC;
    drpen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addr_i_reg[1]\ : in STD_LOGIC;
    drpaddr_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \addr_i_reg[1]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmii_0_TEST_gtwizard_ultrascale_v1_7_6_bit_synchronizer_21 : entity is "gtwizard_ultrascale_v1_7_6_bit_synchronizer";
end quadsgmii_0_TEST_gtwizard_ultrascale_v1_7_6_bit_synchronizer_21;

architecture STRUCTURE of quadsgmii_0_TEST_gtwizard_ultrascale_v1_7_6_bit_synchronizer_21 is
  signal \^drprst_in_sync\ : STD_LOGIC;
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \addr_i[2]_i_1\ : label is "soft_lutpair431";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
  attribute SOFT_HLUTNM of \timeout_cntr[7]_i_1\ : label is "soft_lutpair431";
begin
  drprst_in_sync <= \^drprst_in_sync\;
\addr_i[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4500550055005500"
    )
        port map (
      I0 => \^drprst_in_sync\,
      I1 => \addr_i_reg[1]\,
      I2 => drpaddr_in(2),
      I3 => drpaddr_in(0),
      I4 => drpaddr_in(1),
      I5 => \addr_i_reg[1]_0\,
      O => D(0)
    );
\addr_i[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^drprst_in_sync\,
      I1 => drpen_in(0),
      O => i_in_out_reg_0(0)
    );
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => drprst_in(0),
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => \^drprst_in_sync\,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
\timeout_cntr[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^drprst_in_sync\,
      I1 => \timeout_cntr_reg[0]\,
      O => E(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity quadsgmii_0_TEST_gtwizard_ultrascale_v1_7_6_bit_synchronizer_24 is
  port (
    \cpll_cal_state_reg[22]\ : out STD_LOGIC;
    \cpll_cal_state_reg[0]\ : out STD_LOGIC;
    GTHE4_CPLLLOCK_IN : in STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    cal_fail_store_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    cal_on_tx_reset_in_sync : in STD_LOGIC;
    USER_CPLLLOCK_OUT_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmii_0_TEST_gtwizard_ultrascale_v1_7_6_bit_synchronizer_24 : entity is "gtwizard_ultrascale_v1_7_6_bit_synchronizer";
end quadsgmii_0_TEST_gtwizard_ultrascale_v1_7_6_bit_synchronizer_24;

architecture STRUCTURE of quadsgmii_0_TEST_gtwizard_ultrascale_v1_7_6_bit_synchronizer_24 is
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_out_reg_n_0 : STD_LOGIC;
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
USER_CPLLLOCK_OUT_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => Q(0),
      I1 => i_in_out_reg_n_0,
      I2 => cal_on_tx_reset_in_sync,
      I3 => Q(5),
      I4 => USER_CPLLLOCK_OUT_reg,
      O => \cpll_cal_state_reg[0]\
    );
cal_fail_store_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => cal_fail_store_reg,
      I1 => Q(3),
      I2 => Q(1),
      I3 => Q(2),
      I4 => i_in_out_reg_n_0,
      I5 => Q(4),
      O => \cpll_cal_state_reg[22]\
    );
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => GTHE4_CPLLLOCK_IN,
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => i_in_out_reg_n_0,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity quadsgmii_0_TEST_gtwizard_ultrascale_v1_7_6_bit_synchronizer_25 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    txoutclksel_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txoutclksel_int : in STD_LOGIC_VECTOR ( 0 to 0 );
    \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[0]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmii_0_TEST_gtwizard_ultrascale_v1_7_6_bit_synchronizer_25 : entity is "gtwizard_ultrascale_v1_7_6_bit_synchronizer";
end quadsgmii_0_TEST_gtwizard_ultrascale_v1_7_6_bit_synchronizer_25;

architecture STRUCTURE of quadsgmii_0_TEST_gtwizard_ultrascale_v1_7_6_bit_synchronizer_25 is
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  signal user_txoutclksel_sync : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => txoutclksel_in(0),
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => user_txoutclksel_sync(0),
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
\non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => txoutclksel_int(0),
      I1 => \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[0]\,
      I2 => user_txoutclksel_sync(0),
      O => D(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity quadsgmii_0_TEST_gtwizard_ultrascale_v1_7_6_bit_synchronizer_26 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    txoutclksel_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[1]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmii_0_TEST_gtwizard_ultrascale_v1_7_6_bit_synchronizer_26 : entity is "gtwizard_ultrascale_v1_7_6_bit_synchronizer";
end quadsgmii_0_TEST_gtwizard_ultrascale_v1_7_6_bit_synchronizer_26;

architecture STRUCTURE of quadsgmii_0_TEST_gtwizard_ultrascale_v1_7_6_bit_synchronizer_26 is
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  signal user_txoutclksel_sync : STD_LOGIC_VECTOR ( 1 to 1 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => txoutclksel_in(0),
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => user_txoutclksel_sync(1),
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
\non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => user_txoutclksel_sync(1),
      I1 => \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[1]\,
      O => D(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity quadsgmii_0_TEST_gtwizard_ultrascale_v1_7_6_bit_synchronizer_27 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    txoutclksel_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txoutclksel_int : in STD_LOGIC_VECTOR ( 0 to 0 );
    \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmii_0_TEST_gtwizard_ultrascale_v1_7_6_bit_synchronizer_27 : entity is "gtwizard_ultrascale_v1_7_6_bit_synchronizer";
end quadsgmii_0_TEST_gtwizard_ultrascale_v1_7_6_bit_synchronizer_27;

architecture STRUCTURE of quadsgmii_0_TEST_gtwizard_ultrascale_v1_7_6_bit_synchronizer_27 is
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  signal user_txoutclksel_sync : STD_LOGIC_VECTOR ( 2 to 2 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => txoutclksel_in(0),
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => user_txoutclksel_sync(2),
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
\non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => txoutclksel_int(0),
      I1 => \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2]\,
      I2 => user_txoutclksel_sync(2),
      O => D(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity quadsgmii_0_TEST_gtwizard_ultrascale_v1_7_6_bit_synchronizer_28 is
  port (
    i_in_out_reg_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \cpll_cal_state_reg[14]\ : out STD_LOGIC;
    \cpll_cal_state_reg[17]\ : out STD_LOGIC;
    GTHE4_TXPRGDIVRESETDONE_IN : in STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cpll_cal_state_reg[19]\ : in STD_LOGIC;
    \cpll_cal_state_reg[19]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \cpll_cal_state_reg[30]\ : in STD_LOGIC;
    \cpll_cal_state_reg[30]_0\ : in STD_LOGIC;
    \cpll_cal_state_reg[30]_1\ : in STD_LOGIC;
    \cpll_cal_state_reg[29]\ : in STD_LOGIC;
    \cpll_cal_state_reg[29]_0\ : in STD_LOGIC;
    \cpll_cal_state_reg[29]_1\ : in STD_LOGIC;
    freq_counter_rst_reg : in STD_LOGIC;
    freq_counter_rst_reg_0 : in STD_LOGIC;
    \cpll_cal_state_reg[31]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmii_0_TEST_gtwizard_ultrascale_v1_7_6_bit_synchronizer_28 : entity is "gtwizard_ultrascale_v1_7_6_bit_synchronizer";
end quadsgmii_0_TEST_gtwizard_ultrascale_v1_7_6_bit_synchronizer_28;

architecture STRUCTURE of quadsgmii_0_TEST_gtwizard_ultrascale_v1_7_6_bit_synchronizer_28 is
  signal \cpll_cal_state[29]_i_3_n_0\ : STD_LOGIC;
  signal \cpll_cal_state[31]_i_3_n_0\ : STD_LOGIC;
  signal \^cpll_cal_state_reg[17]\ : STD_LOGIC;
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal \^i_in_out_reg_0\ : STD_LOGIC;
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
  \cpll_cal_state_reg[17]\ <= \^cpll_cal_state_reg[17]\;
  i_in_out_reg_0 <= \^i_in_out_reg_0\;
\cpll_cal_state[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80888080"
    )
        port map (
      I0 => \cpll_cal_state_reg[19]\,
      I1 => \cpll_cal_state_reg[19]_0\,
      I2 => Q(3),
      I3 => \^i_in_out_reg_0\,
      I4 => Q(4),
      O => D(0)
    );
\cpll_cal_state[20]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => Q(2),
      I1 => Q(3),
      I2 => Q(4),
      I3 => \^i_in_out_reg_0\,
      O => \^cpll_cal_state_reg[17]\
    );
\cpll_cal_state[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => Q(5),
      I3 => \cpll_cal_state_reg[29]\,
      I4 => \cpll_cal_state[29]_i_3_n_0\,
      I5 => \cpll_cal_state_reg[29]_0\,
      O => D(1)
    );
\cpll_cal_state[29]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFBABB"
    )
        port map (
      I0 => \cpll_cal_state_reg[29]_1\,
      I1 => Q(10),
      I2 => \^i_in_out_reg_0\,
      I3 => Q(11),
      I4 => Q(9),
      I5 => Q(8),
      O => \cpll_cal_state[29]_i_3_n_0\
    );
\cpll_cal_state[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002202"
    )
        port map (
      I0 => \cpll_cal_state_reg[30]\,
      I1 => \cpll_cal_state_reg[30]_0\,
      I2 => Q(11),
      I3 => \^i_in_out_reg_0\,
      I4 => Q(10),
      I5 => \cpll_cal_state_reg[30]_1\,
      O => D(2)
    );
\cpll_cal_state[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \cpll_cal_state_reg[30]\,
      I1 => \cpll_cal_state[31]_i_3_n_0\,
      I2 => \cpll_cal_state_reg[30]_0\,
      I3 => Q(9),
      I4 => Q(8),
      I5 => Q(10),
      O => D(3)
    );
\cpll_cal_state[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFB0BFBF"
    )
        port map (
      I0 => \cpll_cal_state_reg[31]\,
      I1 => \^i_in_out_reg_0\,
      I2 => Q(11),
      I3 => Q(12),
      I4 => Q(13),
      O => \cpll_cal_state[31]_i_3_n_0\
    );
freq_counter_rst_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D0D0D0FF"
    )
        port map (
      I0 => freq_counter_rst_reg,
      I1 => freq_counter_rst_reg_0,
      I2 => Q(0),
      I3 => \^cpll_cal_state_reg[17]\,
      I4 => Q(1),
      O => \cpll_cal_state_reg[14]\
    );
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => GTHE4_TXPRGDIVRESETDONE_IN,
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => \^i_in_out_reg_0\,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity quadsgmii_0_TEST_gtwizard_ultrascale_v1_7_6_bit_synchronizer_29 is
  port (
    txprogdivreset_int_reg : out STD_LOGIC;
    in0 : in STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txprogdivreset_int : in STD_LOGIC;
    \non_pcie_txoutclksel.GTHE4_TXPROGDIVRESET_OUT_reg\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmii_0_TEST_gtwizard_ultrascale_v1_7_6_bit_synchronizer_29 : entity is "gtwizard_ultrascale_v1_7_6_bit_synchronizer";
end quadsgmii_0_TEST_gtwizard_ultrascale_v1_7_6_bit_synchronizer_29;

architecture STRUCTURE of quadsgmii_0_TEST_gtwizard_ultrascale_v1_7_6_bit_synchronizer_29 is
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  signal user_txprogdivreset_sync : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => in0,
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => user_txprogdivreset_sync,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
\non_pcie_txoutclksel.GTHE4_TXPROGDIVRESET_OUT_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => txprogdivreset_int,
      I1 => \non_pcie_txoutclksel.GTHE4_TXPROGDIVRESET_OUT_reg\,
      I2 => user_txprogdivreset_sync,
      O => txprogdivreset_int_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity quadsgmii_0_TEST_gtwizard_ultrascale_v1_7_6_bit_synchronizer_3 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtpowergood_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_clk_freerun_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_sm_reset_all_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_sequential_sm_reset_all_reg[0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmii_0_TEST_gtwizard_ultrascale_v1_7_6_bit_synchronizer_3 : entity is "gtwizard_ultrascale_v1_7_6_bit_synchronizer";
end quadsgmii_0_TEST_gtwizard_ultrascale_v1_7_6_bit_synchronizer_3;

architecture STRUCTURE of quadsgmii_0_TEST_gtwizard_ultrascale_v1_7_6_bit_synchronizer_3 is
  signal gtpowergood_sync : STD_LOGIC;
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
\FSM_sequential_sm_reset_all[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AF0FAF00CFFFCFFF"
    )
        port map (
      I0 => gtpowergood_sync,
      I1 => \FSM_sequential_sm_reset_all_reg[0]\,
      I2 => Q(2),
      I3 => Q(0),
      I4 => \FSM_sequential_sm_reset_all_reg[0]_0\,
      I5 => Q(1),
      O => E(0)
    );
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => gtpowergood_out(0),
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => gtpowergood_sync,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity quadsgmii_0_TEST_gtwizard_ultrascale_v1_7_6_bit_synchronizer_4 is
  port (
    gtwiz_reset_rx_datapath_dly : out STD_LOGIC;
    in0 : in STD_LOGIC;
    gtwiz_reset_clk_freerun_in : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmii_0_TEST_gtwizard_ultrascale_v1_7_6_bit_synchronizer_4 : entity is "gtwizard_ultrascale_v1_7_6_bit_synchronizer";
end quadsgmii_0_TEST_gtwizard_ultrascale_v1_7_6_bit_synchronizer_4;

architecture STRUCTURE of quadsgmii_0_TEST_gtwizard_ultrascale_v1_7_6_bit_synchronizer_4 is
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => in0,
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => gtwiz_reset_rx_datapath_dly,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity quadsgmii_0_TEST_gtwizard_ultrascale_v1_7_6_bit_synchronizer_5 is
  port (
    gtwiz_reset_rx_pll_and_datapath_dly : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    in0 : in STD_LOGIC;
    gtwiz_reset_clk_freerun_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_sequential_sm_reset_rx_reg[0]\ : in STD_LOGIC;
    \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmii_0_TEST_gtwizard_ultrascale_v1_7_6_bit_synchronizer_5 : entity is "gtwizard_ultrascale_v1_7_6_bit_synchronizer";
end quadsgmii_0_TEST_gtwizard_ultrascale_v1_7_6_bit_synchronizer_5;

architecture STRUCTURE of quadsgmii_0_TEST_gtwizard_ultrascale_v1_7_6_bit_synchronizer_5 is
  signal \^gtwiz_reset_rx_pll_and_datapath_dly\ : STD_LOGIC;
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
  gtwiz_reset_rx_pll_and_datapath_dly <= \^gtwiz_reset_rx_pll_and_datapath_dly\;
\FSM_sequential_sm_reset_rx[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA55AA55F5EE55EE"
    )
        port map (
      I0 => Q(2),
      I1 => \^gtwiz_reset_rx_pll_and_datapath_dly\,
      I2 => \FSM_sequential_sm_reset_rx_reg[0]\,
      I3 => Q(1),
      I4 => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\,
      I5 => Q(0),
      O => D(0)
    );
\FSM_sequential_sm_reset_rx[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF8F8F000F"
    )
        port map (
      I0 => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\,
      I1 => \FSM_sequential_sm_reset_rx_reg[0]\,
      I2 => Q(2),
      I3 => \^gtwiz_reset_rx_pll_and_datapath_dly\,
      I4 => Q(1),
      I5 => Q(0),
      O => D(1)
    );
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => in0,
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => \^gtwiz_reset_rx_pll_and_datapath_dly\,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity quadsgmii_0_TEST_gtwizard_ultrascale_v1_7_6_bit_synchronizer_6 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    in0 : in STD_LOGIC;
    gtwiz_reset_clk_freerun_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_sm_reset_tx_reg[0]\ : in STD_LOGIC;
    gtwiz_reset_tx_pll_and_datapath_dly : in STD_LOGIC;
    \FSM_sequential_sm_reset_tx_reg[0]_0\ : in STD_LOGIC;
    \FSM_sequential_sm_reset_tx_reg[0]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmii_0_TEST_gtwizard_ultrascale_v1_7_6_bit_synchronizer_6 : entity is "gtwizard_ultrascale_v1_7_6_bit_synchronizer";
end quadsgmii_0_TEST_gtwizard_ultrascale_v1_7_6_bit_synchronizer_6;

architecture STRUCTURE of quadsgmii_0_TEST_gtwizard_ultrascale_v1_7_6_bit_synchronizer_6 is
  signal gtwiz_reset_tx_datapath_dly : STD_LOGIC;
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
\FSM_sequential_sm_reset_tx[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF1110"
    )
        port map (
      I0 => Q(0),
      I1 => \FSM_sequential_sm_reset_tx_reg[0]\,
      I2 => gtwiz_reset_tx_datapath_dly,
      I3 => gtwiz_reset_tx_pll_and_datapath_dly,
      I4 => \FSM_sequential_sm_reset_tx_reg[0]_0\,
      I5 => \FSM_sequential_sm_reset_tx_reg[0]_1\,
      O => E(0)
    );
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => in0,
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => gtwiz_reset_tx_datapath_dly,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity quadsgmii_0_TEST_gtwizard_ultrascale_v1_7_6_bit_synchronizer_7 is
  port (
    gtwiz_reset_tx_pll_and_datapath_dly : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    in0 : in STD_LOGIC;
    gtwiz_reset_clk_freerun_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmii_0_TEST_gtwizard_ultrascale_v1_7_6_bit_synchronizer_7 : entity is "gtwizard_ultrascale_v1_7_6_bit_synchronizer";
end quadsgmii_0_TEST_gtwizard_ultrascale_v1_7_6_bit_synchronizer_7;

architecture STRUCTURE of quadsgmii_0_TEST_gtwizard_ultrascale_v1_7_6_bit_synchronizer_7 is
  signal \^gtwiz_reset_tx_pll_and_datapath_dly\ : STD_LOGIC;
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_sm_reset_tx[0]_i_1\ : label is "soft_lutpair493";
  attribute SOFT_HLUTNM of \FSM_sequential_sm_reset_tx[1]_i_1\ : label is "soft_lutpair493";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
  gtwiz_reset_tx_pll_and_datapath_dly <= \^gtwiz_reset_tx_pll_and_datapath_dly\;
\FSM_sequential_sm_reset_tx[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F1E"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      I2 => Q(0),
      I3 => \^gtwiz_reset_tx_pll_and_datapath_dly\,
      O => D(0)
    );
\FSM_sequential_sm_reset_tx[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0FF1"
    )
        port map (
      I0 => Q(2),
      I1 => \^gtwiz_reset_tx_pll_and_datapath_dly\,
      I2 => Q(1),
      I3 => Q(0),
      O => D(1)
    );
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => in0,
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => \^gtwiz_reset_tx_pll_and_datapath_dly\,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity quadsgmii_0_TEST_gtwizard_ultrascale_v1_7_6_bit_synchronizer_8 is
  port (
    \FSM_sequential_sm_reset_rx_reg[0]\ : out STD_LOGIC;
    sm_reset_rx_timer_clr_reg : out STD_LOGIC;
    \FSM_sequential_sm_reset_rx_reg[2]\ : out STD_LOGIC;
    gtwiz_userclk_rx_active_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_clk_freerun_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    sm_reset_rx_timer_clr_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sm_reset_rx_timer_clr_reg_1 : in STD_LOGIC;
    gtwiz_reset_rx_any_sync : in STD_LOGIC;
    \gen_gtwizard_gthe4.rxuserrdy_int\ : in STD_LOGIC;
    sm_reset_rx_timer_sat : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmii_0_TEST_gtwizard_ultrascale_v1_7_6_bit_synchronizer_8 : entity is "gtwizard_ultrascale_v1_7_6_bit_synchronizer";
end quadsgmii_0_TEST_gtwizard_ultrascale_v1_7_6_bit_synchronizer_8;

architecture STRUCTURE of quadsgmii_0_TEST_gtwizard_ultrascale_v1_7_6_bit_synchronizer_8 is
  signal gtwiz_reset_userclk_rx_active_sync : STD_LOGIC;
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  signal \^sm_reset_rx_timer_clr_reg\ : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
  sm_reset_rx_timer_clr_reg <= \^sm_reset_rx_timer_clr_reg\;
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => gtwiz_userclk_rx_active_in(0),
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => gtwiz_reset_userclk_rx_active_sync,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
rxuserrdy_out_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFAAF00000800"
    )
        port map (
      I0 => Q(2),
      I1 => \^sm_reset_rx_timer_clr_reg\,
      I2 => Q(1),
      I3 => Q(0),
      I4 => gtwiz_reset_rx_any_sync,
      I5 => \gen_gtwizard_gthe4.rxuserrdy_int\,
      O => \FSM_sequential_sm_reset_rx_reg[2]\
    );
sm_reset_rx_timer_clr_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCCCEFFE0CCCE00E"
    )
        port map (
      I0 => \^sm_reset_rx_timer_clr_reg\,
      I1 => sm_reset_rx_timer_clr_reg_0,
      I2 => Q(0),
      I3 => Q(2),
      I4 => Q(1),
      I5 => sm_reset_rx_timer_clr_reg_1,
      O => \FSM_sequential_sm_reset_rx_reg[0]\
    );
sm_reset_rx_timer_clr_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => sm_reset_rx_timer_clr_reg_1,
      I1 => sm_reset_rx_timer_sat,
      I2 => gtwiz_reset_userclk_rx_active_sync,
      O => \^sm_reset_rx_timer_clr_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity quadsgmii_0_TEST_gtwizard_ultrascale_v1_7_6_bit_synchronizer_9 is
  port (
    gtwiz_reset_userclk_tx_active_sync : out STD_LOGIC;
    \FSM_sequential_sm_reset_tx_reg[2]\ : out STD_LOGIC;
    i_in_out_reg_0 : out STD_LOGIC;
    gtwiz_userclk_tx_active_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_clk_freerun_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sm_reset_tx_timer_clr_reg : in STD_LOGIC;
    \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync\ : in STD_LOGIC;
    sm_reset_tx_timer_clr_reg_0 : in STD_LOGIC;
    plllock_tx_sync : in STD_LOGIC;
    \FSM_sequential_sm_reset_tx_reg[0]\ : in STD_LOGIC;
    \FSM_sequential_sm_reset_tx_reg[0]_0\ : in STD_LOGIC;
    \FSM_sequential_sm_reset_tx_reg[0]_1\ : in STD_LOGIC;
    sm_reset_tx_pll_timer_sat : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmii_0_TEST_gtwizard_ultrascale_v1_7_6_bit_synchronizer_9 : entity is "gtwizard_ultrascale_v1_7_6_bit_synchronizer";
end quadsgmii_0_TEST_gtwizard_ultrascale_v1_7_6_bit_synchronizer_9;

architecture STRUCTURE of quadsgmii_0_TEST_gtwizard_ultrascale_v1_7_6_bit_synchronizer_9 is
  signal \^gtwiz_reset_userclk_tx_active_sync\ : STD_LOGIC;
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  signal sm_reset_tx_timer_clr_i_2_n_0 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
  gtwiz_reset_userclk_tx_active_sync <= \^gtwiz_reset_userclk_tx_active_sync\;
\FSM_sequential_sm_reset_tx[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F000088888888"
    )
        port map (
      I0 => \FSM_sequential_sm_reset_tx_reg[0]\,
      I1 => \^gtwiz_reset_userclk_tx_active_sync\,
      I2 => \FSM_sequential_sm_reset_tx_reg[0]_0\,
      I3 => \FSM_sequential_sm_reset_tx_reg[0]_1\,
      I4 => sm_reset_tx_pll_timer_sat,
      I5 => Q(0),
      O => i_in_out_reg_0
    );
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => gtwiz_userclk_tx_active_in(0),
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => \^gtwiz_reset_userclk_tx_active_sync\,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
sm_reset_tx_timer_clr_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EBEB282B"
    )
        port map (
      I0 => sm_reset_tx_timer_clr_i_2_n_0,
      I1 => Q(2),
      I2 => Q(1),
      I3 => Q(0),
      I4 => sm_reset_tx_timer_clr_reg,
      O => \FSM_sequential_sm_reset_tx_reg[2]\
    );
sm_reset_tx_timer_clr_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0C0A0C0F0F000F0"
    )
        port map (
      I0 => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync\,
      I1 => \^gtwiz_reset_userclk_tx_active_sync\,
      I2 => sm_reset_tx_timer_clr_reg_0,
      I3 => Q(0),
      I4 => plllock_tx_sync,
      I5 => Q(2),
      O => sm_reset_tx_timer_clr_i_2_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity quadsgmii_0_TEST_gtwizard_ultrascale_v1_7_6_gte4_drp_arb is
  port (
    GTHE4_CHANNEL_DRPEN_OUT : out STD_LOGIC;
    GTHE4_CHANNEL_DRPWE_OUT : out STD_LOGIC;
    done_reg_0 : out STD_LOGIC;
    \drp_state_reg[5]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \drp_state_reg[1]_0\ : out STD_LOGIC;
    \drp_state_reg[0]_0\ : out STD_LOGIC;
    \drp_state_reg[4]_0\ : out STD_LOGIC;
    \addr_i[1]_i_3_0\ : out STD_LOGIC;
    \DO_USR_O_reg[47]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    cal_on_tx_drdy : out STD_LOGIC;
    drprdy_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DADDR_O_reg[9]_0\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \DI_O_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    drprst_in_sync : in STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    done_reg_1 : in STD_LOGIC;
    cal_on_tx_drpwe_out : in STD_LOGIC;
    \addr_i_reg[27]_0\ : in STD_LOGIC;
    drpwe_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_gtwizard_gthe4.drprdy_int\ : in STD_LOGIC;
    drpaddr_in : in STD_LOGIC_VECTOR ( 6 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \addr_i_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addr_i_reg[2]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \addr_i_reg[27]_1\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \addr_i_reg[7]_0\ : in STD_LOGIC;
    \addr_i_reg[6]_0\ : in STD_LOGIC;
    \addr_i_reg[5]_0\ : in STD_LOGIC;
    \addr_i_reg[3]_0\ : in STD_LOGIC;
    \addr_i_reg[0]_0\ : in STD_LOGIC;
    \data_i_reg[47]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    drpdi_in : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \data_i_reg[15]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmii_0_TEST_gtwizard_ultrascale_v1_7_6_gte4_drp_arb : entity is "gtwizard_ultrascale_v1_7_6_gte4_drp_arb";
end quadsgmii_0_TEST_gtwizard_ultrascale_v1_7_6_gte4_drp_arb;

architecture STRUCTURE of quadsgmii_0_TEST_gtwizard_ultrascale_v1_7_6_gte4_drp_arb is
  signal B : STD_LOGIC_VECTOR ( 1 to 1 );
  signal CEB2 : STD_LOGIC;
  signal \DADDR_O[9]_i_1_n_0\ : STD_LOGIC;
  signal DEN_O_i_1_n_0 : STD_LOGIC;
  signal DEN_O_i_2_n_0 : STD_LOGIC;
  signal \DI_O[15]_i_1_n_0\ : STD_LOGIC;
  signal DO_USR_O0 : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal \DRDY_USR_O[0]_i_1_n_0\ : STD_LOGIC;
  signal \DRDY_USR_O[2]_i_1_n_0\ : STD_LOGIC;
  signal \DRDY_USR_O[2]_i_2_n_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal addr_i : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal arb_state : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \arb_state[3]_i_2_n_0\ : STD_LOGIC;
  signal \arb_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \arb_state_reg_n_0_[1]\ : STD_LOGIC;
  signal \arb_state_reg_n_0_[2]\ : STD_LOGIC;
  signal \arb_state_reg_n_0_[3]\ : STD_LOGIC;
  signal \^cal_on_tx_drdy\ : STD_LOGIC;
  signal daddr : STD_LOGIC;
  signal daddr0 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \daddr_reg_n_0_[0]\ : STD_LOGIC;
  signal \daddr_reg_n_0_[1]\ : STD_LOGIC;
  signal \daddr_reg_n_0_[2]\ : STD_LOGIC;
  signal \daddr_reg_n_0_[3]\ : STD_LOGIC;
  signal \daddr_reg_n_0_[4]\ : STD_LOGIC;
  signal \daddr_reg_n_0_[5]\ : STD_LOGIC;
  signal \daddr_reg_n_0_[6]\ : STD_LOGIC;
  signal \daddr_reg_n_0_[7]\ : STD_LOGIC;
  signal \daddr_reg_n_0_[8]\ : STD_LOGIC;
  signal \daddr_reg_n_0_[9]\ : STD_LOGIC;
  signal data_i : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal di : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \di[0]_i_1_n_0\ : STD_LOGIC;
  signal \di[10]_i_1_n_0\ : STD_LOGIC;
  signal \di[11]_i_1_n_0\ : STD_LOGIC;
  signal \di[12]_i_1_n_0\ : STD_LOGIC;
  signal \di[13]_i_1_n_0\ : STD_LOGIC;
  signal \di[14]_i_1_n_0\ : STD_LOGIC;
  signal \di[15]_i_1_n_0\ : STD_LOGIC;
  signal \di[1]_i_1_n_0\ : STD_LOGIC;
  signal \di[2]_i_1_n_0\ : STD_LOGIC;
  signal \di[3]_i_1_n_0\ : STD_LOGIC;
  signal \di[4]_i_1_n_0\ : STD_LOGIC;
  signal \di[5]_i_1_n_0\ : STD_LOGIC;
  signal \di[6]_i_1_n_0\ : STD_LOGIC;
  signal \di[7]_i_1_n_0\ : STD_LOGIC;
  signal \di[8]_i_1_n_0\ : STD_LOGIC;
  signal \di[9]_i_1_n_0\ : STD_LOGIC;
  signal do_r : STD_LOGIC;
  signal done_i_5_n_0 : STD_LOGIC;
  signal \^done_reg_0\ : STD_LOGIC;
  signal drp_state : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \drp_state[0]_i_2_n_0\ : STD_LOGIC;
  signal \drp_state[2]_i_2_n_0\ : STD_LOGIC;
  signal \drp_state[4]_i_2_n_0\ : STD_LOGIC;
  signal \drp_state[5]_i_2__0_n_0\ : STD_LOGIC;
  signal \drp_state[6]_i_2__0_n_0\ : STD_LOGIC;
  signal \drp_state[6]_i_3_n_0\ : STD_LOGIC;
  signal \drp_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \drp_state_reg_n_0_[2]\ : STD_LOGIC;
  signal \drp_state_reg_n_0_[4]\ : STD_LOGIC;
  signal \drp_state_reg_n_0_[5]\ : STD_LOGIC;
  signal \^drprdy_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal en : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \en[0]_i_2_n_0\ : STD_LOGIC;
  signal \en[2]_i_2_n_0\ : STD_LOGIC;
  signal \idx[0]__0_i_2_n_0\ : STD_LOGIC;
  signal \idx_reg[0]__0_n_0\ : STD_LOGIC;
  signal \idx_reg[1]__0_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 47 downto 15 );
  signal rd_i_1_n_0 : STD_LOGIC;
  signal rd_reg_n_0 : STD_LOGIC;
  signal timeout_cntr : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \timeout_cntr[5]_i_2_n_0\ : STD_LOGIC;
  signal \timeout_cntr[7]_i_4_n_0\ : STD_LOGIC;
  signal \timeout_cntr_reg_n_0_[0]\ : STD_LOGIC;
  signal \timeout_cntr_reg_n_0_[1]\ : STD_LOGIC;
  signal \timeout_cntr_reg_n_0_[2]\ : STD_LOGIC;
  signal \timeout_cntr_reg_n_0_[3]\ : STD_LOGIC;
  signal \timeout_cntr_reg_n_0_[4]\ : STD_LOGIC;
  signal \timeout_cntr_reg_n_0_[5]\ : STD_LOGIC;
  signal \timeout_cntr_reg_n_0_[6]\ : STD_LOGIC;
  signal \timeout_cntr_reg_n_0_[7]\ : STD_LOGIC;
  signal we : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \we[0]_i_1_n_0\ : STD_LOGIC;
  signal \we[2]_i_1_n_0\ : STD_LOGIC;
  signal \we_reg_n_0_[0]\ : STD_LOGIC;
  signal \we_reg_n_0_[2]\ : STD_LOGIC;
  signal wr : STD_LOGIC;
  signal wr_i_2_n_0 : STD_LOGIC;
  signal wr_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of DEN_O_i_2 : label is "soft_lutpair433";
  attribute SOFT_HLUTNM of \DRDY_USR_O[2]_i_2\ : label is "soft_lutpair438";
  attribute SOFT_HLUTNM of \arb_state[3]_i_2\ : label is "soft_lutpair438";
  attribute SOFT_HLUTNM of \daddr[0]_i_1\ : label is "soft_lutpair445";
  attribute SOFT_HLUTNM of \daddr[6]_i_1\ : label is "soft_lutpair445";
  attribute SOFT_HLUTNM of \daddr[7]_i_1\ : label is "soft_lutpair439";
  attribute SOFT_HLUTNM of \daddr[8]_i_1\ : label is "soft_lutpair441";
  attribute SOFT_HLUTNM of \daddr[9]_i_2\ : label is "soft_lutpair440";
  attribute SOFT_HLUTNM of \di[0]_i_1\ : label is "soft_lutpair444";
  attribute SOFT_HLUTNM of \di[11]_i_1\ : label is "soft_lutpair441";
  attribute SOFT_HLUTNM of \di[12]_i_1\ : label is "soft_lutpair440";
  attribute SOFT_HLUTNM of done_i_2 : label is "soft_lutpair432";
  attribute SOFT_HLUTNM of \drp_state[0]_i_1\ : label is "soft_lutpair433";
  attribute SOFT_HLUTNM of \drp_state[2]_i_2\ : label is "soft_lutpair437";
  attribute SOFT_HLUTNM of \drp_state[4]_i_2\ : label is "soft_lutpair437";
  attribute SOFT_HLUTNM of \drp_state[5]_i_2__0\ : label is "soft_lutpair446";
  attribute SOFT_HLUTNM of \drp_state[6]_i_2__0\ : label is "soft_lutpair432";
  attribute SOFT_HLUTNM of \drp_state[6]_i_3\ : label is "soft_lutpair446";
  attribute SOFT_HLUTNM of \en[0]_i_2\ : label is "soft_lutpair442";
  attribute SOFT_HLUTNM of \en[2]_i_2\ : label is "soft_lutpair443";
  attribute SOFT_HLUTNM of \idx[0]__0_i_2\ : label is "soft_lutpair439";
  attribute SOFT_HLUTNM of \idx[1]__0_i_1\ : label is "soft_lutpair444";
  attribute SOFT_HLUTNM of \timeout_cntr[0]_i_1\ : label is "soft_lutpair436";
  attribute SOFT_HLUTNM of \timeout_cntr[1]_i_1\ : label is "soft_lutpair434";
  attribute SOFT_HLUTNM of \timeout_cntr[2]_i_1\ : label is "soft_lutpair434";
  attribute SOFT_HLUTNM of \timeout_cntr[5]_i_1\ : label is "soft_lutpair436";
  attribute SOFT_HLUTNM of \timeout_cntr[6]_i_1\ : label is "soft_lutpair435";
  attribute SOFT_HLUTNM of \timeout_cntr[7]_i_2\ : label is "soft_lutpair435";
  attribute SOFT_HLUTNM of \we[0]_i_1\ : label is "soft_lutpair443";
  attribute SOFT_HLUTNM of \we[2]_i_1\ : label is "soft_lutpair442";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
  cal_on_tx_drdy <= \^cal_on_tx_drdy\;
  done_reg_0 <= \^done_reg_0\;
  drprdy_out(0) <= \^drprdy_out\(0);
\DADDR_O[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000104"
    )
        port map (
      I0 => \drp_state_reg_n_0_[2]\,
      I1 => \^q\(0),
      I2 => \drp_state_reg_n_0_[0]\,
      I3 => \drp_state_reg_n_0_[4]\,
      I4 => \^q\(1),
      I5 => \drp_state_reg_n_0_[5]\,
      O => \DADDR_O[9]_i_1_n_0\
    );
\DADDR_O_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DADDR_O[9]_i_1_n_0\,
      D => \daddr_reg_n_0_[0]\,
      Q => \DADDR_O_reg[9]_0\(0),
      R => drprst_in_sync
    );
\DADDR_O_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DADDR_O[9]_i_1_n_0\,
      D => \daddr_reg_n_0_[1]\,
      Q => \DADDR_O_reg[9]_0\(1),
      R => drprst_in_sync
    );
\DADDR_O_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DADDR_O[9]_i_1_n_0\,
      D => \daddr_reg_n_0_[2]\,
      Q => \DADDR_O_reg[9]_0\(2),
      R => drprst_in_sync
    );
\DADDR_O_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DADDR_O[9]_i_1_n_0\,
      D => \daddr_reg_n_0_[3]\,
      Q => \DADDR_O_reg[9]_0\(3),
      R => drprst_in_sync
    );
\DADDR_O_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DADDR_O[9]_i_1_n_0\,
      D => \daddr_reg_n_0_[4]\,
      Q => \DADDR_O_reg[9]_0\(4),
      R => drprst_in_sync
    );
\DADDR_O_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DADDR_O[9]_i_1_n_0\,
      D => \daddr_reg_n_0_[5]\,
      Q => \DADDR_O_reg[9]_0\(5),
      R => drprst_in_sync
    );
\DADDR_O_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DADDR_O[9]_i_1_n_0\,
      D => \daddr_reg_n_0_[6]\,
      Q => \DADDR_O_reg[9]_0\(6),
      R => drprst_in_sync
    );
\DADDR_O_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DADDR_O[9]_i_1_n_0\,
      D => \daddr_reg_n_0_[7]\,
      Q => \DADDR_O_reg[9]_0\(7),
      R => drprst_in_sync
    );
\DADDR_O_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DADDR_O[9]_i_1_n_0\,
      D => \daddr_reg_n_0_[8]\,
      Q => \DADDR_O_reg[9]_0\(8),
      R => drprst_in_sync
    );
\DADDR_O_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DADDR_O[9]_i_1_n_0\,
      D => \daddr_reg_n_0_[9]\,
      Q => \DADDR_O_reg[9]_0\(9),
      R => drprst_in_sync
    );
DEN_O_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000116"
    )
        port map (
      I0 => \drp_state_reg_n_0_[4]\,
      I1 => \drp_state_reg_n_0_[5]\,
      I2 => \^q\(0),
      I3 => \drp_state_reg_n_0_[2]\,
      I4 => \^q\(1),
      I5 => \drp_state_reg_n_0_[0]\,
      O => DEN_O_i_1_n_0
    );
DEN_O_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \drp_state_reg_n_0_[5]\,
      I1 => \drp_state_reg_n_0_[2]\,
      O => DEN_O_i_2_n_0
    );
DEN_O_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => DEN_O_i_1_n_0,
      D => DEN_O_i_2_n_0,
      Q => GTHE4_CHANNEL_DRPEN_OUT,
      R => drprst_in_sync
    );
\DI_O[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \drp_state_reg_n_0_[5]\,
      I1 => \^q\(1),
      I2 => \drp_state_reg_n_0_[4]\,
      I3 => \drp_state_reg_n_0_[0]\,
      I4 => \^q\(0),
      I5 => \drp_state_reg_n_0_[2]\,
      O => \DI_O[15]_i_1_n_0\
    );
\DI_O_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DI_O[15]_i_1_n_0\,
      D => di(0),
      Q => \DI_O_reg[15]_0\(0),
      R => drprst_in_sync
    );
\DI_O_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DI_O[15]_i_1_n_0\,
      D => di(10),
      Q => \DI_O_reg[15]_0\(10),
      R => drprst_in_sync
    );
\DI_O_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DI_O[15]_i_1_n_0\,
      D => di(11),
      Q => \DI_O_reg[15]_0\(11),
      R => drprst_in_sync
    );
\DI_O_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DI_O[15]_i_1_n_0\,
      D => di(12),
      Q => \DI_O_reg[15]_0\(12),
      R => drprst_in_sync
    );
\DI_O_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DI_O[15]_i_1_n_0\,
      D => di(13),
      Q => \DI_O_reg[15]_0\(13),
      R => drprst_in_sync
    );
\DI_O_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DI_O[15]_i_1_n_0\,
      D => di(14),
      Q => \DI_O_reg[15]_0\(14),
      R => drprst_in_sync
    );
\DI_O_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DI_O[15]_i_1_n_0\,
      D => di(15),
      Q => \DI_O_reg[15]_0\(15),
      R => drprst_in_sync
    );
\DI_O_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DI_O[15]_i_1_n_0\,
      D => di(1),
      Q => \DI_O_reg[15]_0\(1),
      R => drprst_in_sync
    );
\DI_O_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DI_O[15]_i_1_n_0\,
      D => di(2),
      Q => \DI_O_reg[15]_0\(2),
      R => drprst_in_sync
    );
\DI_O_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DI_O[15]_i_1_n_0\,
      D => di(3),
      Q => \DI_O_reg[15]_0\(3),
      R => drprst_in_sync
    );
\DI_O_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DI_O[15]_i_1_n_0\,
      D => di(4),
      Q => \DI_O_reg[15]_0\(4),
      R => drprst_in_sync
    );
\DI_O_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DI_O[15]_i_1_n_0\,
      D => di(5),
      Q => \DI_O_reg[15]_0\(5),
      R => drprst_in_sync
    );
\DI_O_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DI_O[15]_i_1_n_0\,
      D => di(6),
      Q => \DI_O_reg[15]_0\(6),
      R => drprst_in_sync
    );
\DI_O_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DI_O[15]_i_1_n_0\,
      D => di(7),
      Q => \DI_O_reg[15]_0\(7),
      R => drprst_in_sync
    );
\DI_O_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DI_O[15]_i_1_n_0\,
      D => di(8),
      Q => \DI_O_reg[15]_0\(8),
      R => drprst_in_sync
    );
\DI_O_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DI_O[15]_i_1_n_0\,
      D => di(9),
      Q => \DI_O_reg[15]_0\(9),
      R => drprst_in_sync
    );
\DO_USR_O[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \arb_state_reg_n_0_[3]\,
      I1 => \arb_state_reg_n_0_[2]\,
      I2 => \arb_state_reg_n_0_[1]\,
      I3 => \arb_state_reg_n_0_[0]\,
      I4 => \idx_reg[0]__0_n_0\,
      I5 => \idx_reg[1]__0_n_0\,
      O => p_0_in(15)
    );
\DO_USR_O[47]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000040000"
    )
        port map (
      I0 => \arb_state_reg_n_0_[3]\,
      I1 => \arb_state_reg_n_0_[2]\,
      I2 => \arb_state_reg_n_0_[1]\,
      I3 => \arb_state_reg_n_0_[0]\,
      I4 => \idx_reg[1]__0_n_0\,
      I5 => \idx_reg[0]__0_n_0\,
      O => p_0_in(47)
    );
\DO_USR_O_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => p_0_in(15),
      D => DO_USR_O0(32),
      Q => \DO_USR_O_reg[47]_0\(0),
      R => drprst_in_sync
    );
\DO_USR_O_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => p_0_in(15),
      D => DO_USR_O0(42),
      Q => \DO_USR_O_reg[47]_0\(10),
      R => drprst_in_sync
    );
\DO_USR_O_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => p_0_in(15),
      D => DO_USR_O0(43),
      Q => \DO_USR_O_reg[47]_0\(11),
      R => drprst_in_sync
    );
\DO_USR_O_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => p_0_in(15),
      D => DO_USR_O0(44),
      Q => \DO_USR_O_reg[47]_0\(12),
      R => drprst_in_sync
    );
\DO_USR_O_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => p_0_in(15),
      D => DO_USR_O0(45),
      Q => \DO_USR_O_reg[47]_0\(13),
      R => drprst_in_sync
    );
\DO_USR_O_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => p_0_in(15),
      D => DO_USR_O0(46),
      Q => \DO_USR_O_reg[47]_0\(14),
      R => drprst_in_sync
    );
\DO_USR_O_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => p_0_in(15),
      D => DO_USR_O0(47),
      Q => \DO_USR_O_reg[47]_0\(15),
      R => drprst_in_sync
    );
\DO_USR_O_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => p_0_in(15),
      D => DO_USR_O0(33),
      Q => \DO_USR_O_reg[47]_0\(1),
      R => drprst_in_sync
    );
\DO_USR_O_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => p_0_in(15),
      D => DO_USR_O0(34),
      Q => \DO_USR_O_reg[47]_0\(2),
      R => drprst_in_sync
    );
\DO_USR_O_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => p_0_in(47),
      D => DO_USR_O0(32),
      Q => \DO_USR_O_reg[47]_0\(16),
      R => drprst_in_sync
    );
\DO_USR_O_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => p_0_in(47),
      D => DO_USR_O0(33),
      Q => \DO_USR_O_reg[47]_0\(17),
      R => drprst_in_sync
    );
\DO_USR_O_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => p_0_in(47),
      D => DO_USR_O0(34),
      Q => \DO_USR_O_reg[47]_0\(18),
      R => drprst_in_sync
    );
\DO_USR_O_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => p_0_in(47),
      D => DO_USR_O0(35),
      Q => \DO_USR_O_reg[47]_0\(19),
      R => drprst_in_sync
    );
\DO_USR_O_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => p_0_in(47),
      D => DO_USR_O0(36),
      Q => \DO_USR_O_reg[47]_0\(20),
      R => drprst_in_sync
    );
\DO_USR_O_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => p_0_in(47),
      D => DO_USR_O0(37),
      Q => \DO_USR_O_reg[47]_0\(21),
      R => drprst_in_sync
    );
\DO_USR_O_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => p_0_in(47),
      D => DO_USR_O0(38),
      Q => \DO_USR_O_reg[47]_0\(22),
      R => drprst_in_sync
    );
\DO_USR_O_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => p_0_in(47),
      D => DO_USR_O0(39),
      Q => \DO_USR_O_reg[47]_0\(23),
      R => drprst_in_sync
    );
\DO_USR_O_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => p_0_in(15),
      D => DO_USR_O0(35),
      Q => \DO_USR_O_reg[47]_0\(3),
      R => drprst_in_sync
    );
\DO_USR_O_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => p_0_in(47),
      D => DO_USR_O0(40),
      Q => \DO_USR_O_reg[47]_0\(24),
      R => drprst_in_sync
    );
\DO_USR_O_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => p_0_in(47),
      D => DO_USR_O0(41),
      Q => \DO_USR_O_reg[47]_0\(25),
      R => drprst_in_sync
    );
\DO_USR_O_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => p_0_in(47),
      D => DO_USR_O0(42),
      Q => \DO_USR_O_reg[47]_0\(26),
      R => drprst_in_sync
    );
\DO_USR_O_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => p_0_in(47),
      D => DO_USR_O0(43),
      Q => \DO_USR_O_reg[47]_0\(27),
      R => drprst_in_sync
    );
\DO_USR_O_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => p_0_in(47),
      D => DO_USR_O0(44),
      Q => \DO_USR_O_reg[47]_0\(28),
      R => drprst_in_sync
    );
\DO_USR_O_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => p_0_in(47),
      D => DO_USR_O0(45),
      Q => \DO_USR_O_reg[47]_0\(29),
      R => drprst_in_sync
    );
\DO_USR_O_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => p_0_in(47),
      D => DO_USR_O0(46),
      Q => \DO_USR_O_reg[47]_0\(30),
      R => drprst_in_sync
    );
\DO_USR_O_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => p_0_in(47),
      D => DO_USR_O0(47),
      Q => \DO_USR_O_reg[47]_0\(31),
      R => drprst_in_sync
    );
\DO_USR_O_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => p_0_in(15),
      D => DO_USR_O0(36),
      Q => \DO_USR_O_reg[47]_0\(4),
      R => drprst_in_sync
    );
\DO_USR_O_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => p_0_in(15),
      D => DO_USR_O0(37),
      Q => \DO_USR_O_reg[47]_0\(5),
      R => drprst_in_sync
    );
\DO_USR_O_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => p_0_in(15),
      D => DO_USR_O0(38),
      Q => \DO_USR_O_reg[47]_0\(6),
      R => drprst_in_sync
    );
\DO_USR_O_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => p_0_in(15),
      D => DO_USR_O0(39),
      Q => \DO_USR_O_reg[47]_0\(7),
      R => drprst_in_sync
    );
\DO_USR_O_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => p_0_in(15),
      D => DO_USR_O0(40),
      Q => \DO_USR_O_reg[47]_0\(8),
      R => drprst_in_sync
    );
\DO_USR_O_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => p_0_in(15),
      D => DO_USR_O0(41),
      Q => \DO_USR_O_reg[47]_0\(9),
      R => drprst_in_sync
    );
\DRDY_USR_O[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFF00020000"
    )
        port map (
      I0 => \arb_state_reg_n_0_[2]\,
      I1 => \arb_state_reg_n_0_[3]\,
      I2 => \arb_state_reg_n_0_[1]\,
      I3 => \arb_state_reg_n_0_[0]\,
      I4 => \idx[0]__0_i_2_n_0\,
      I5 => \^drprdy_out\(0),
      O => \DRDY_USR_O[0]_i_1_n_0\
    );
\DRDY_USR_O[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000002"
    )
        port map (
      I0 => \arb_state_reg_n_0_[2]\,
      I1 => \arb_state_reg_n_0_[3]\,
      I2 => \arb_state_reg_n_0_[1]\,
      I3 => \arb_state_reg_n_0_[0]\,
      I4 => \DRDY_USR_O[2]_i_2_n_0\,
      I5 => \^cal_on_tx_drdy\,
      O => \DRDY_USR_O[2]_i_1_n_0\
    );
\DRDY_USR_O[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \idx_reg[0]__0_n_0\,
      I1 => \idx_reg[1]__0_n_0\,
      O => \DRDY_USR_O[2]_i_2_n_0\
    );
\DRDY_USR_O_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \DRDY_USR_O[0]_i_1_n_0\,
      Q => \^drprdy_out\(0),
      R => drprst_in_sync
    );
\DRDY_USR_O_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \DRDY_USR_O[2]_i_1_n_0\,
      Q => \^cal_on_tx_drdy\,
      R => drprst_in_sync
    );
DWE_O_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => DEN_O_i_1_n_0,
      D => \drp_state_reg_n_0_[4]\,
      Q => GTHE4_CHANNEL_DRPWE_OUT,
      R => drprst_in_sync
    );
\addr_i[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000400"
    )
        port map (
      I0 => drpaddr_in(3),
      I1 => drpaddr_in(1),
      I2 => drpaddr_in(4),
      I3 => drpaddr_in(0),
      I4 => drpaddr_in(6),
      I5 => drpaddr_in(5),
      O => \addr_i[1]_i_3_0\
    );
\addr_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drpen_in(0),
      D => \addr_i_reg[0]_0\,
      Q => addr_i(0),
      R => drprst_in_sync
    );
\addr_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \addr_i_reg[2]_0\(0),
      D => \addr_i_reg[2]_1\(0),
      Q => addr_i(1),
      R => '0'
    );
\addr_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \addr_i_reg[27]_0\,
      D => \addr_i_reg[27]_1\(0),
      Q => addr_i(21),
      R => drprst_in_sync
    );
\addr_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \addr_i_reg[27]_0\,
      D => \addr_i_reg[27]_1\(1),
      Q => addr_i(22),
      R => drprst_in_sync
    );
\addr_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \addr_i_reg[27]_0\,
      D => \addr_i_reg[27]_1\(2),
      Q => addr_i(23),
      R => drprst_in_sync
    );
\addr_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \addr_i_reg[27]_0\,
      D => \addr_i_reg[27]_1\(3),
      Q => addr_i(24),
      R => drprst_in_sync
    );
\addr_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \addr_i_reg[27]_0\,
      D => \addr_i_reg[27]_1\(4),
      Q => addr_i(25),
      R => drprst_in_sync
    );
\addr_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \addr_i_reg[27]_0\,
      D => \addr_i_reg[27]_1\(5),
      Q => addr_i(26),
      R => drprst_in_sync
    );
\addr_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \addr_i_reg[27]_0\,
      D => \addr_i_reg[27]_1\(6),
      Q => addr_i(27),
      R => drprst_in_sync
    );
\addr_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \addr_i_reg[2]_0\(0),
      D => \addr_i_reg[2]_1\(1),
      Q => addr_i(2),
      R => '0'
    );
\addr_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drpen_in(0),
      D => \addr_i_reg[3]_0\,
      Q => addr_i(3),
      R => drprst_in_sync
    );
\addr_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drpen_in(0),
      D => drpaddr_in(2),
      Q => addr_i(4),
      R => drprst_in_sync
    );
\addr_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drpen_in(0),
      D => \addr_i_reg[5]_0\,
      Q => addr_i(5),
      R => drprst_in_sync
    );
\addr_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drpen_in(0),
      D => \addr_i_reg[6]_0\,
      Q => addr_i(6),
      R => drprst_in_sync
    );
\addr_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drpen_in(0),
      D => \addr_i_reg[7]_0\,
      Q => addr_i(7),
      R => drprst_in_sync
    );
\addr_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drpen_in(0),
      D => drpaddr_in(5),
      Q => addr_i(8),
      R => drprst_in_sync
    );
\addr_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drpen_in(0),
      D => drpaddr_in(6),
      Q => addr_i(9),
      R => drprst_in_sync
    );
\arb_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEB"
    )
        port map (
      I0 => \arb_state_reg_n_0_[3]\,
      I1 => \arb_state_reg_n_0_[2]\,
      I2 => \arb_state_reg_n_0_[1]\,
      I3 => \arb_state_reg_n_0_[0]\,
      O => arb_state(0)
    );
\arb_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0005000000020002"
    )
        port map (
      I0 => \arb_state_reg_n_0_[1]\,
      I1 => \^done_reg_0\,
      I2 => \arb_state_reg_n_0_[2]\,
      I3 => \arb_state_reg_n_0_[3]\,
      I4 => \arb_state[3]_i_2_n_0\,
      I5 => \arb_state_reg_n_0_[0]\,
      O => arb_state(1)
    );
\arb_state[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \^done_reg_0\,
      I1 => \arb_state_reg_n_0_[1]\,
      I2 => \arb_state_reg_n_0_[0]\,
      I3 => \arb_state_reg_n_0_[3]\,
      I4 => \arb_state_reg_n_0_[2]\,
      O => arb_state(2)
    );
\arb_state[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020102"
    )
        port map (
      I0 => \arb_state_reg_n_0_[2]\,
      I1 => \arb_state_reg_n_0_[1]\,
      I2 => \arb_state_reg_n_0_[3]\,
      I3 => \arb_state_reg_n_0_[0]\,
      I4 => \arb_state[3]_i_2_n_0\,
      O => arb_state(3)
    );
\arb_state[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => en(2),
      I1 => \idx_reg[1]__0_n_0\,
      I2 => en(0),
      I3 => \idx_reg[0]__0_n_0\,
      O => \arb_state[3]_i_2_n_0\
    );
\arb_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => arb_state(0),
      Q => \arb_state_reg_n_0_[0]\,
      S => drprst_in_sync
    );
\arb_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => arb_state(1),
      Q => \arb_state_reg_n_0_[1]\,
      R => drprst_in_sync
    );
\arb_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => arb_state(2),
      Q => \arb_state_reg_n_0_[2]\,
      R => drprst_in_sync
    );
\arb_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => arb_state(3),
      Q => \arb_state_reg_n_0_[3]\,
      R => drprst_in_sync
    );
\daddr[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2320"
    )
        port map (
      I0 => addr_i(26),
      I1 => \idx_reg[0]__0_n_0\,
      I2 => \idx_reg[1]__0_n_0\,
      I3 => addr_i(0),
      O => daddr0(0)
    );
\daddr[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2320"
    )
        port map (
      I0 => addr_i(21),
      I1 => \idx_reg[0]__0_n_0\,
      I2 => \idx_reg[1]__0_n_0\,
      I3 => addr_i(1),
      O => daddr0(1)
    );
\daddr[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2320"
    )
        port map (
      I0 => addr_i(22),
      I1 => \idx_reg[0]__0_n_0\,
      I2 => \idx_reg[1]__0_n_0\,
      I3 => addr_i(2),
      O => daddr0(2)
    );
\daddr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2320"
    )
        port map (
      I0 => addr_i(23),
      I1 => \idx_reg[0]__0_n_0\,
      I2 => \idx_reg[1]__0_n_0\,
      I3 => addr_i(3),
      O => daddr0(3)
    );
\daddr[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2320"
    )
        port map (
      I0 => addr_i(24),
      I1 => \idx_reg[0]__0_n_0\,
      I2 => \idx_reg[1]__0_n_0\,
      I3 => addr_i(4),
      O => daddr0(4)
    );
\daddr[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2320"
    )
        port map (
      I0 => addr_i(25),
      I1 => \idx_reg[0]__0_n_0\,
      I2 => \idx_reg[1]__0_n_0\,
      I3 => addr_i(5),
      O => daddr0(5)
    );
\daddr[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2320"
    )
        port map (
      I0 => addr_i(26),
      I1 => \idx_reg[0]__0_n_0\,
      I2 => \idx_reg[1]__0_n_0\,
      I3 => addr_i(6),
      O => daddr0(6)
    );
\daddr[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2320"
    )
        port map (
      I0 => addr_i(27),
      I1 => \idx_reg[0]__0_n_0\,
      I2 => \idx_reg[1]__0_n_0\,
      I3 => addr_i(7),
      O => daddr0(7)
    );
\daddr[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => addr_i(8),
      I1 => \idx_reg[1]__0_n_0\,
      I2 => \idx_reg[0]__0_n_0\,
      O => daddr0(8)
    );
\daddr[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => \arb_state[3]_i_2_n_0\,
      I1 => \arb_state_reg_n_0_[3]\,
      I2 => \arb_state_reg_n_0_[2]\,
      I3 => \arb_state_reg_n_0_[1]\,
      I4 => \arb_state_reg_n_0_[0]\,
      O => daddr
    );
\daddr[9]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => addr_i(9),
      I1 => \idx_reg[1]__0_n_0\,
      I2 => \idx_reg[0]__0_n_0\,
      O => daddr0(9)
    );
\daddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => daddr,
      D => daddr0(0),
      Q => \daddr_reg_n_0_[0]\,
      R => drprst_in_sync
    );
\daddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => daddr,
      D => daddr0(1),
      Q => \daddr_reg_n_0_[1]\,
      R => drprst_in_sync
    );
\daddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => daddr,
      D => daddr0(2),
      Q => \daddr_reg_n_0_[2]\,
      R => drprst_in_sync
    );
\daddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => daddr,
      D => daddr0(3),
      Q => \daddr_reg_n_0_[3]\,
      R => drprst_in_sync
    );
\daddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => daddr,
      D => daddr0(4),
      Q => \daddr_reg_n_0_[4]\,
      R => drprst_in_sync
    );
\daddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => daddr,
      D => daddr0(5),
      Q => \daddr_reg_n_0_[5]\,
      R => drprst_in_sync
    );
\daddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => daddr,
      D => daddr0(6),
      Q => \daddr_reg_n_0_[6]\,
      R => drprst_in_sync
    );
\daddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => daddr,
      D => daddr0(7),
      Q => \daddr_reg_n_0_[7]\,
      R => drprst_in_sync
    );
\daddr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => daddr,
      D => daddr0(8),
      Q => \daddr_reg_n_0_[8]\,
      R => drprst_in_sync
    );
\daddr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => daddr,
      D => daddr0(9),
      Q => \daddr_reg_n_0_[9]\,
      R => drprst_in_sync
    );
\data_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drpen_in(0),
      D => drpdi_in(0),
      Q => data_i(0),
      R => drprst_in_sync
    );
\data_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drpen_in(0),
      D => drpdi_in(10),
      Q => data_i(10),
      R => drprst_in_sync
    );
\data_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drpen_in(0),
      D => drpdi_in(11),
      Q => data_i(11),
      R => drprst_in_sync
    );
\data_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drpen_in(0),
      D => drpdi_in(12),
      Q => data_i(12),
      R => drprst_in_sync
    );
\data_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drpen_in(0),
      D => drpdi_in(13),
      Q => data_i(13),
      R => drprst_in_sync
    );
\data_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drpen_in(0),
      D => drpdi_in(14),
      Q => data_i(14),
      R => drprst_in_sync
    );
\data_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drpen_in(0),
      D => \data_i_reg[15]_0\,
      Q => data_i(15),
      R => drprst_in_sync
    );
\data_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drpen_in(0),
      D => drpdi_in(1),
      Q => data_i(1),
      R => drprst_in_sync
    );
\data_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drpen_in(0),
      D => drpdi_in(2),
      Q => data_i(2),
      R => drprst_in_sync
    );
\data_i_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \addr_i_reg[27]_0\,
      D => \data_i_reg[47]_0\(0),
      Q => data_i(32),
      R => drprst_in_sync
    );
\data_i_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \addr_i_reg[27]_0\,
      D => \data_i_reg[47]_0\(1),
      Q => data_i(33),
      R => drprst_in_sync
    );
\data_i_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \addr_i_reg[27]_0\,
      D => \data_i_reg[47]_0\(2),
      Q => data_i(34),
      R => drprst_in_sync
    );
\data_i_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \addr_i_reg[27]_0\,
      D => \data_i_reg[47]_0\(3),
      Q => data_i(35),
      R => drprst_in_sync
    );
\data_i_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \addr_i_reg[27]_0\,
      D => \data_i_reg[47]_0\(4),
      Q => data_i(36),
      R => drprst_in_sync
    );
\data_i_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \addr_i_reg[27]_0\,
      D => \data_i_reg[47]_0\(5),
      Q => data_i(37),
      R => drprst_in_sync
    );
\data_i_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \addr_i_reg[27]_0\,
      D => \data_i_reg[47]_0\(6),
      Q => data_i(38),
      R => drprst_in_sync
    );
\data_i_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \addr_i_reg[27]_0\,
      D => \data_i_reg[47]_0\(7),
      Q => data_i(39),
      R => drprst_in_sync
    );
\data_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drpen_in(0),
      D => drpdi_in(3),
      Q => data_i(3),
      R => drprst_in_sync
    );
\data_i_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \addr_i_reg[27]_0\,
      D => \data_i_reg[47]_0\(8),
      Q => data_i(40),
      R => drprst_in_sync
    );
\data_i_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \addr_i_reg[27]_0\,
      D => \data_i_reg[47]_0\(9),
      Q => data_i(41),
      R => drprst_in_sync
    );
\data_i_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \addr_i_reg[27]_0\,
      D => \data_i_reg[47]_0\(10),
      Q => data_i(42),
      R => drprst_in_sync
    );
\data_i_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \addr_i_reg[27]_0\,
      D => \data_i_reg[47]_0\(11),
      Q => data_i(43),
      R => drprst_in_sync
    );
\data_i_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \addr_i_reg[27]_0\,
      D => \data_i_reg[47]_0\(12),
      Q => data_i(44),
      R => drprst_in_sync
    );
\data_i_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \addr_i_reg[27]_0\,
      D => \data_i_reg[47]_0\(13),
      Q => data_i(45),
      R => drprst_in_sync
    );
\data_i_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \addr_i_reg[27]_0\,
      D => \data_i_reg[47]_0\(14),
      Q => data_i(46),
      R => drprst_in_sync
    );
\data_i_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \addr_i_reg[27]_0\,
      D => \data_i_reg[47]_0\(15),
      Q => data_i(47),
      R => drprst_in_sync
    );
\data_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drpen_in(0),
      D => drpdi_in(4),
      Q => data_i(4),
      R => drprst_in_sync
    );
\data_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drpen_in(0),
      D => drpdi_in(5),
      Q => data_i(5),
      R => drprst_in_sync
    );
\data_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drpen_in(0),
      D => drpdi_in(6),
      Q => data_i(6),
      R => drprst_in_sync
    );
\data_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drpen_in(0),
      D => drpdi_in(7),
      Q => data_i(7),
      R => drprst_in_sync
    );
\data_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drpen_in(0),
      D => drpdi_in(8),
      Q => data_i(8),
      R => drprst_in_sync
    );
\data_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drpen_in(0),
      D => drpdi_in(9),
      Q => data_i(9),
      R => drprst_in_sync
    );
\di[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2320"
    )
        port map (
      I0 => data_i(32),
      I1 => \idx_reg[0]__0_n_0\,
      I2 => \idx_reg[1]__0_n_0\,
      I3 => data_i(0),
      O => \di[0]_i_1_n_0\
    );
\di[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2320"
    )
        port map (
      I0 => data_i(42),
      I1 => \idx_reg[0]__0_n_0\,
      I2 => \idx_reg[1]__0_n_0\,
      I3 => data_i(10),
      O => \di[10]_i_1_n_0\
    );
\di[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2320"
    )
        port map (
      I0 => data_i(43),
      I1 => \idx_reg[0]__0_n_0\,
      I2 => \idx_reg[1]__0_n_0\,
      I3 => data_i(11),
      O => \di[11]_i_1_n_0\
    );
\di[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2320"
    )
        port map (
      I0 => data_i(44),
      I1 => \idx_reg[0]__0_n_0\,
      I2 => \idx_reg[1]__0_n_0\,
      I3 => data_i(12),
      O => \di[12]_i_1_n_0\
    );
\di[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2320"
    )
        port map (
      I0 => data_i(45),
      I1 => \idx_reg[0]__0_n_0\,
      I2 => \idx_reg[1]__0_n_0\,
      I3 => data_i(13),
      O => \di[13]_i_1_n_0\
    );
\di[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2320"
    )
        port map (
      I0 => data_i(46),
      I1 => \idx_reg[0]__0_n_0\,
      I2 => \idx_reg[1]__0_n_0\,
      I3 => data_i(14),
      O => \di[14]_i_1_n_0\
    );
\di[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2320"
    )
        port map (
      I0 => data_i(47),
      I1 => \idx_reg[0]__0_n_0\,
      I2 => \idx_reg[1]__0_n_0\,
      I3 => data_i(15),
      O => \di[15]_i_1_n_0\
    );
\di[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2320"
    )
        port map (
      I0 => data_i(33),
      I1 => \idx_reg[0]__0_n_0\,
      I2 => \idx_reg[1]__0_n_0\,
      I3 => data_i(1),
      O => \di[1]_i_1_n_0\
    );
\di[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2320"
    )
        port map (
      I0 => data_i(34),
      I1 => \idx_reg[0]__0_n_0\,
      I2 => \idx_reg[1]__0_n_0\,
      I3 => data_i(2),
      O => \di[2]_i_1_n_0\
    );
\di[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2320"
    )
        port map (
      I0 => data_i(35),
      I1 => \idx_reg[0]__0_n_0\,
      I2 => \idx_reg[1]__0_n_0\,
      I3 => data_i(3),
      O => \di[3]_i_1_n_0\
    );
\di[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2320"
    )
        port map (
      I0 => data_i(36),
      I1 => \idx_reg[0]__0_n_0\,
      I2 => \idx_reg[1]__0_n_0\,
      I3 => data_i(4),
      O => \di[4]_i_1_n_0\
    );
\di[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2320"
    )
        port map (
      I0 => data_i(37),
      I1 => \idx_reg[0]__0_n_0\,
      I2 => \idx_reg[1]__0_n_0\,
      I3 => data_i(5),
      O => \di[5]_i_1_n_0\
    );
\di[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2320"
    )
        port map (
      I0 => data_i(38),
      I1 => \idx_reg[0]__0_n_0\,
      I2 => \idx_reg[1]__0_n_0\,
      I3 => data_i(6),
      O => \di[6]_i_1_n_0\
    );
\di[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2320"
    )
        port map (
      I0 => data_i(39),
      I1 => \idx_reg[0]__0_n_0\,
      I2 => \idx_reg[1]__0_n_0\,
      I3 => data_i(7),
      O => \di[7]_i_1_n_0\
    );
\di[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2320"
    )
        port map (
      I0 => data_i(40),
      I1 => \idx_reg[0]__0_n_0\,
      I2 => \idx_reg[1]__0_n_0\,
      I3 => data_i(8),
      O => \di[8]_i_1_n_0\
    );
\di[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2320"
    )
        port map (
      I0 => data_i(41),
      I1 => \idx_reg[0]__0_n_0\,
      I2 => \idx_reg[1]__0_n_0\,
      I3 => data_i(9),
      O => \di[9]_i_1_n_0\
    );
\di_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => daddr,
      D => \di[0]_i_1_n_0\,
      Q => di(0),
      R => drprst_in_sync
    );
\di_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => daddr,
      D => \di[10]_i_1_n_0\,
      Q => di(10),
      R => drprst_in_sync
    );
\di_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => daddr,
      D => \di[11]_i_1_n_0\,
      Q => di(11),
      R => drprst_in_sync
    );
\di_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => daddr,
      D => \di[12]_i_1_n_0\,
      Q => di(12),
      R => drprst_in_sync
    );
\di_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => daddr,
      D => \di[13]_i_1_n_0\,
      Q => di(13),
      R => drprst_in_sync
    );
\di_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => daddr,
      D => \di[14]_i_1_n_0\,
      Q => di(14),
      R => drprst_in_sync
    );
\di_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => daddr,
      D => \di[15]_i_1_n_0\,
      Q => di(15),
      R => drprst_in_sync
    );
\di_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => daddr,
      D => \di[1]_i_1_n_0\,
      Q => di(1),
      R => drprst_in_sync
    );
\di_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => daddr,
      D => \di[2]_i_1_n_0\,
      Q => di(2),
      R => drprst_in_sync
    );
\di_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => daddr,
      D => \di[3]_i_1_n_0\,
      Q => di(3),
      R => drprst_in_sync
    );
\di_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => daddr,
      D => \di[4]_i_1_n_0\,
      Q => di(4),
      R => drprst_in_sync
    );
\di_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => daddr,
      D => \di[5]_i_1_n_0\,
      Q => di(5),
      R => drprst_in_sync
    );
\di_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => daddr,
      D => \di[6]_i_1_n_0\,
      Q => di(6),
      R => drprst_in_sync
    );
\di_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => daddr,
      D => \di[7]_i_1_n_0\,
      Q => di(7),
      R => drprst_in_sync
    );
\di_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => daddr,
      D => \di[8]_i_1_n_0\,
      Q => di(8),
      R => drprst_in_sync
    );
\di_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => daddr,
      D => \di[9]_i_1_n_0\,
      Q => di(9),
      R => drprst_in_sync
    );
\do_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => do_r,
      D => D(0),
      Q => DO_USR_O0(32),
      R => drprst_in_sync
    );
\do_r_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => do_r,
      D => D(10),
      Q => DO_USR_O0(42),
      R => drprst_in_sync
    );
\do_r_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => do_r,
      D => D(11),
      Q => DO_USR_O0(43),
      R => drprst_in_sync
    );
\do_r_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => do_r,
      D => D(12),
      Q => DO_USR_O0(44),
      R => drprst_in_sync
    );
\do_r_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => do_r,
      D => D(13),
      Q => DO_USR_O0(45),
      R => drprst_in_sync
    );
\do_r_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => do_r,
      D => D(14),
      Q => DO_USR_O0(46),
      R => drprst_in_sync
    );
\do_r_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => do_r,
      D => D(15),
      Q => DO_USR_O0(47),
      R => drprst_in_sync
    );
\do_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => do_r,
      D => D(1),
      Q => DO_USR_O0(33),
      R => drprst_in_sync
    );
\do_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => do_r,
      D => D(2),
      Q => DO_USR_O0(34),
      R => drprst_in_sync
    );
\do_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => do_r,
      D => D(3),
      Q => DO_USR_O0(35),
      R => drprst_in_sync
    );
\do_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => do_r,
      D => D(4),
      Q => DO_USR_O0(36),
      R => drprst_in_sync
    );
\do_r_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => do_r,
      D => D(5),
      Q => DO_USR_O0(37),
      R => drprst_in_sync
    );
\do_r_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => do_r,
      D => D(6),
      Q => DO_USR_O0(38),
      R => drprst_in_sync
    );
\do_r_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => do_r,
      D => D(7),
      Q => DO_USR_O0(39),
      R => drprst_in_sync
    );
\do_r_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => do_r,
      D => D(8),
      Q => DO_USR_O0(40),
      R => drprst_in_sync
    );
\do_r_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => do_r,
      D => D(9),
      Q => DO_USR_O0(41),
      R => drprst_in_sync
    );
done_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAFFBF"
    )
        port map (
      I0 => \drp_state_reg_n_0_[4]\,
      I1 => \timeout_cntr_reg_n_0_[7]\,
      I2 => \timeout_cntr_reg_n_0_[6]\,
      I3 => \timeout_cntr[7]_i_4_n_0\,
      I4 => \gen_gtwizard_gthe4.drprdy_int\,
      O => \drp_state_reg[4]_0\
    );
done_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000334"
    )
        port map (
      I0 => \drp_state[6]_i_2__0_n_0\,
      I1 => \drp_state_reg_n_0_[5]\,
      I2 => \drp_state_reg_n_0_[4]\,
      I3 => \^q\(1),
      I4 => \drp_state_reg_n_0_[2]\,
      I5 => \drp_state[6]_i_3_n_0\,
      O => \drp_state_reg[5]_0\
    );
done_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0040"
    )
        port map (
      I0 => \drp_state_reg_n_0_[0]\,
      I1 => \drp_state[4]_i_2_n_0\,
      I2 => \drp_state_reg_n_0_[2]\,
      I3 => \drp_state[6]_i_2__0_n_0\,
      I4 => done_i_5_n_0,
      O => \drp_state_reg[0]_0\
    );
done_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => \drp_state_reg_n_0_[4]\,
      I1 => \drp_state_reg_n_0_[5]\,
      I2 => \drp_state_reg_n_0_[2]\,
      I3 => \^q\(0),
      I4 => \drp_state_reg_n_0_[0]\,
      I5 => \^q\(1),
      O => done_i_5_n_0
    );
done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => done_reg_1,
      Q => \^done_reg_0\,
      R => drprst_in_sync
    );
\drp_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEEA"
    )
        port map (
      I0 => \drp_state[0]_i_2_n_0\,
      I1 => \drp_state_reg_n_0_[2]\,
      I2 => \drp_state_reg_n_0_[4]\,
      I3 => \drp_state_reg_n_0_[5]\,
      I4 => \^q\(1),
      O => drp_state(0)
    );
\drp_state[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCDFFFFCC33CCCC"
    )
        port map (
      I0 => rd_reg_n_0,
      I1 => \^q\(0),
      I2 => wr_reg_n_0,
      I3 => \drp_state_reg_n_0_[4]\,
      I4 => DEN_O_i_2_n_0,
      I5 => \drp_state_reg_n_0_[0]\,
      O => \drp_state[0]_i_2_n_0\
    );
\drp_state[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \drp_state[2]_i_2_n_0\,
      I3 => rd_reg_n_0,
      I4 => \drp_state_reg_n_0_[2]\,
      I5 => \drp_state_reg_n_0_[0]\,
      O => drp_state(1)
    );
\drp_state[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000080008"
    )
        port map (
      I0 => \drp_state[2]_i_2_n_0\,
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \drp_state_reg_n_0_[0]\,
      I4 => \drp_state[6]_i_2__0_n_0\,
      I5 => \drp_state_reg_n_0_[2]\,
      O => drp_state(2)
    );
\drp_state[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \drp_state_reg_n_0_[5]\,
      I1 => \drp_state_reg_n_0_[4]\,
      O => \drp_state[2]_i_2_n_0\
    );
\drp_state[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => \drp_state[4]_i_2_n_0\,
      I1 => \drp_state_reg_n_0_[2]\,
      I2 => \drp_state_reg_n_0_[0]\,
      I3 => rd_reg_n_0,
      I4 => wr_reg_n_0,
      O => drp_state(4)
    );
\drp_state[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \drp_state_reg_n_0_[4]\,
      I1 => \drp_state_reg_n_0_[5]\,
      I2 => \^q\(0),
      I3 => \^q\(1),
      O => \drp_state[4]_i_2_n_0\
    );
\drp_state[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000002C"
    )
        port map (
      I0 => \drp_state[6]_i_2__0_n_0\,
      I1 => \drp_state_reg_n_0_[4]\,
      I2 => \drp_state_reg_n_0_[5]\,
      I3 => \drp_state[5]_i_2__0_n_0\,
      I4 => \^q\(0),
      I5 => \drp_state_reg_n_0_[2]\,
      O => drp_state(5)
    );
\drp_state[5]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \drp_state_reg_n_0_[0]\,
      I1 => \^q\(1),
      O => \drp_state[5]_i_2__0_n_0\
    );
\drp_state[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100010000"
    )
        port map (
      I0 => \drp_state[6]_i_2__0_n_0\,
      I1 => \drp_state_reg_n_0_[4]\,
      I2 => \^q\(1),
      I3 => \drp_state[6]_i_3_n_0\,
      I4 => \drp_state_reg_n_0_[5]\,
      I5 => \drp_state_reg_n_0_[2]\,
      O => do_r
    );
\drp_state[6]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4555"
    )
        port map (
      I0 => \gen_gtwizard_gthe4.drprdy_int\,
      I1 => \timeout_cntr[7]_i_4_n_0\,
      I2 => \timeout_cntr_reg_n_0_[6]\,
      I3 => \timeout_cntr_reg_n_0_[7]\,
      O => \drp_state[6]_i_2__0_n_0\
    );
\drp_state[6]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \drp_state_reg_n_0_[0]\,
      I1 => \^q\(0),
      O => \drp_state[6]_i_3_n_0\
    );
\drp_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => drp_state(0),
      Q => \drp_state_reg_n_0_[0]\,
      S => drprst_in_sync
    );
\drp_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => drp_state(1),
      Q => \^q\(0),
      R => drprst_in_sync
    );
\drp_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => drp_state(2),
      Q => \drp_state_reg_n_0_[2]\,
      R => drprst_in_sync
    );
\drp_state_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => drp_state(4),
      Q => \drp_state_reg_n_0_[4]\,
      R => drprst_in_sync
    );
\drp_state_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => drp_state(5),
      Q => \drp_state_reg_n_0_[5]\,
      R => drprst_in_sync
    );
\drp_state_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => do_r,
      Q => \^q\(1),
      R => drprst_in_sync
    );
\en[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABAA"
    )
        port map (
      I0 => drpen_in(0),
      I1 => \idx_reg[0]__0_n_0\,
      I2 => \idx_reg[1]__0_n_0\,
      I3 => \^done_reg_0\,
      O => we(0)
    );
\en[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A8AA"
    )
        port map (
      I0 => drpen_in(0),
      I1 => \idx_reg[0]__0_n_0\,
      I2 => \idx_reg[1]__0_n_0\,
      I3 => \^done_reg_0\,
      O => \en[0]_i_2_n_0\
    );
\en[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BAAA"
    )
        port map (
      I0 => \addr_i_reg[27]_0\,
      I1 => \idx_reg[0]__0_n_0\,
      I2 => \idx_reg[1]__0_n_0\,
      I3 => \^done_reg_0\,
      O => we(2)
    );
\en[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => \addr_i_reg[27]_0\,
      I1 => \idx_reg[0]__0_n_0\,
      I2 => \idx_reg[1]__0_n_0\,
      I3 => \^done_reg_0\,
      O => \en[2]_i_2_n_0\
    );
\en_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => we(0),
      D => \en[0]_i_2_n_0\,
      Q => en(0),
      R => drprst_in_sync
    );
\en_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => we(2),
      D => \en[2]_i_2_n_0\,
      Q => en(2),
      R => drprst_in_sync
    );
\idx[0]__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \arb_state_reg_n_0_[0]\,
      I1 => \arb_state_reg_n_0_[1]\,
      I2 => \arb_state_reg_n_0_[3]\,
      I3 => \arb_state_reg_n_0_[2]\,
      O => CEB2
    );
\idx[0]__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \idx_reg[0]__0_n_0\,
      I1 => \idx_reg[1]__0_n_0\,
      O => \idx[0]__0_i_2_n_0\
    );
\idx[1]__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \idx_reg[0]__0_n_0\,
      I1 => \idx_reg[1]__0_n_0\,
      O => B(1)
    );
\idx_reg[0]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => CEB2,
      D => \idx[0]__0_i_2_n_0\,
      Q => \idx_reg[0]__0_n_0\,
      R => drprst_in_sync
    );
\idx_reg[1]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => CEB2,
      D => B(1),
      Q => \idx_reg[1]__0_n_0\,
      R => drprst_in_sync
    );
rd_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000BFB0000"
    )
        port map (
      I0 => \idx_reg[0]__0_n_0\,
      I1 => \we_reg_n_0_[0]\,
      I2 => \idx_reg[1]__0_n_0\,
      I3 => \we_reg_n_0_[2]\,
      I4 => \arb_state[3]_i_2_n_0\,
      I5 => \arb_state_reg_n_0_[1]\,
      O => rd_i_1_n_0
    );
rd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => wr,
      D => rd_i_1_n_0,
      Q => rd_reg_n_0,
      R => drprst_in_sync
    );
\timeout_cntr[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => \timeout_cntr_reg_n_0_[0]\,
      I1 => \drp_state_reg_n_0_[2]\,
      I2 => \drp_state_reg_n_0_[5]\,
      O => timeout_cntr(0)
    );
\timeout_cntr[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6660"
    )
        port map (
      I0 => \timeout_cntr_reg_n_0_[0]\,
      I1 => \timeout_cntr_reg_n_0_[1]\,
      I2 => \drp_state_reg_n_0_[5]\,
      I3 => \drp_state_reg_n_0_[2]\,
      O => timeout_cntr(1)
    );
\timeout_cntr[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78787800"
    )
        port map (
      I0 => \timeout_cntr_reg_n_0_[1]\,
      I1 => \timeout_cntr_reg_n_0_[0]\,
      I2 => \timeout_cntr_reg_n_0_[2]\,
      I3 => \drp_state_reg_n_0_[5]\,
      I4 => \drp_state_reg_n_0_[2]\,
      O => timeout_cntr(2)
    );
\timeout_cntr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F807F807F800000"
    )
        port map (
      I0 => \timeout_cntr_reg_n_0_[2]\,
      I1 => \timeout_cntr_reg_n_0_[0]\,
      I2 => \timeout_cntr_reg_n_0_[1]\,
      I3 => \timeout_cntr_reg_n_0_[3]\,
      I4 => \drp_state_reg_n_0_[5]\,
      I5 => \drp_state_reg_n_0_[2]\,
      O => timeout_cntr(3)
    );
\timeout_cntr[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000007FFF8000"
    )
        port map (
      I0 => \timeout_cntr_reg_n_0_[3]\,
      I1 => \timeout_cntr_reg_n_0_[1]\,
      I2 => \timeout_cntr_reg_n_0_[0]\,
      I3 => \timeout_cntr_reg_n_0_[2]\,
      I4 => \timeout_cntr_reg_n_0_[4]\,
      I5 => DEN_O_i_2_n_0,
      O => timeout_cntr(4)
    );
\timeout_cntr[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9990"
    )
        port map (
      I0 => \timeout_cntr[5]_i_2_n_0\,
      I1 => \timeout_cntr_reg_n_0_[5]\,
      I2 => \drp_state_reg_n_0_[5]\,
      I3 => \drp_state_reg_n_0_[2]\,
      O => timeout_cntr(5)
    );
\timeout_cntr[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \timeout_cntr_reg_n_0_[3]\,
      I1 => \timeout_cntr_reg_n_0_[1]\,
      I2 => \timeout_cntr_reg_n_0_[0]\,
      I3 => \timeout_cntr_reg_n_0_[2]\,
      I4 => \timeout_cntr_reg_n_0_[4]\,
      O => \timeout_cntr[5]_i_2_n_0\
    );
\timeout_cntr[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9990"
    )
        port map (
      I0 => \timeout_cntr[7]_i_4_n_0\,
      I1 => \timeout_cntr_reg_n_0_[6]\,
      I2 => \drp_state_reg_n_0_[5]\,
      I3 => \drp_state_reg_n_0_[2]\,
      O => timeout_cntr(6)
    );
\timeout_cntr[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D2D2D200"
    )
        port map (
      I0 => \timeout_cntr_reg_n_0_[6]\,
      I1 => \timeout_cntr[7]_i_4_n_0\,
      I2 => \timeout_cntr_reg_n_0_[7]\,
      I3 => \drp_state_reg_n_0_[5]\,
      I4 => \drp_state_reg_n_0_[2]\,
      O => timeout_cntr(7)
    );
\timeout_cntr[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFEFEE9"
    )
        port map (
      I0 => \^q\(0),
      I1 => \drp_state_reg_n_0_[0]\,
      I2 => \^q\(1),
      I3 => \drp_state_reg_n_0_[4]\,
      I4 => \drp_state_reg_n_0_[5]\,
      I5 => \drp_state_reg_n_0_[2]\,
      O => \drp_state_reg[1]_0\
    );
\timeout_cntr[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \timeout_cntr_reg_n_0_[4]\,
      I1 => \timeout_cntr_reg_n_0_[2]\,
      I2 => \timeout_cntr_reg_n_0_[0]\,
      I3 => \timeout_cntr_reg_n_0_[1]\,
      I4 => \timeout_cntr_reg_n_0_[3]\,
      I5 => \timeout_cntr_reg_n_0_[5]\,
      O => \timeout_cntr[7]_i_4_n_0\
    );
\timeout_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => E(0),
      D => timeout_cntr(0),
      Q => \timeout_cntr_reg_n_0_[0]\,
      R => '0'
    );
\timeout_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => E(0),
      D => timeout_cntr(1),
      Q => \timeout_cntr_reg_n_0_[1]\,
      R => '0'
    );
\timeout_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => E(0),
      D => timeout_cntr(2),
      Q => \timeout_cntr_reg_n_0_[2]\,
      R => '0'
    );
\timeout_cntr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => E(0),
      D => timeout_cntr(3),
      Q => \timeout_cntr_reg_n_0_[3]\,
      R => '0'
    );
\timeout_cntr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => E(0),
      D => timeout_cntr(4),
      Q => \timeout_cntr_reg_n_0_[4]\,
      R => '0'
    );
\timeout_cntr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => E(0),
      D => timeout_cntr(5),
      Q => \timeout_cntr_reg_n_0_[5]\,
      R => '0'
    );
\timeout_cntr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => E(0),
      D => timeout_cntr(6),
      Q => \timeout_cntr_reg_n_0_[6]\,
      R => '0'
    );
\timeout_cntr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => E(0),
      D => timeout_cntr(7),
      Q => \timeout_cntr_reg_n_0_[7]\,
      R => '0'
    );
\we[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A8AA"
    )
        port map (
      I0 => drpwe_in(0),
      I1 => \idx_reg[0]__0_n_0\,
      I2 => \idx_reg[1]__0_n_0\,
      I3 => \^done_reg_0\,
      O => \we[0]_i_1_n_0\
    );
\we[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => cal_on_tx_drpwe_out,
      I1 => \idx_reg[0]__0_n_0\,
      I2 => \idx_reg[1]__0_n_0\,
      I3 => \^done_reg_0\,
      O => \we[2]_i_1_n_0\
    );
\we_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => we(0),
      D => \we[0]_i_1_n_0\,
      Q => \we_reg_n_0_[0]\,
      R => drprst_in_sync
    );
\we_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => we(2),
      D => \we[2]_i_1_n_0\,
      Q => \we_reg_n_0_[2]\,
      R => drprst_in_sync
    );
wr_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0006"
    )
        port map (
      I0 => \arb_state_reg_n_0_[1]\,
      I1 => \arb_state_reg_n_0_[0]\,
      I2 => \arb_state_reg_n_0_[3]\,
      I3 => \arb_state_reg_n_0_[2]\,
      O => wr
    );
wr_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F4040000"
    )
        port map (
      I0 => \idx_reg[0]__0_n_0\,
      I1 => \we_reg_n_0_[0]\,
      I2 => \idx_reg[1]__0_n_0\,
      I3 => \we_reg_n_0_[2]\,
      I4 => \arb_state[3]_i_2_n_0\,
      I5 => \arb_state_reg_n_0_[1]\,
      O => wr_i_2_n_0
    );
wr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => wr,
      D => wr_i_2_n_0,
      Q => wr_reg_n_0,
      R => drprst_in_sync
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity quadsgmii_0_TEST_gtwizard_ultrascale_v1_7_6_gthe4_channel is
  port (
    bufgtce_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    bufgtreset_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    cpllfbclklost_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    GTHE4_CPLLLOCK_IN : out STD_LOGIC;
    cpllrefclklost_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    dmonitoroutclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_gtwizard_gthe4.drprdy_int\ : out STD_LOGIC;
    eyescandataerror_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gthtxn_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gthtxp_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_gtwizard_gthe4.gtpowergood_int\ : out STD_LOGIC;
    gtrefclkmonitor_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    pcierategen3_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    pcierateidle_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    pciesynctxsyncdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    pcieusergen3rdy_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    pcieuserphystatusrst_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    pcieuserratestart_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    phystatus_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    powerpresent_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    resetexception_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxbyteisaligned_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxbyterealign_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxcdrlock_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxcdrphdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxchanbondseq_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxchanisaligned_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxchanrealign_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxckcaldone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxcominitdet_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxcommadet_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxcomsasdet_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxcomwakedet_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxdlysresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxelecidle_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxlfpstresetdet_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxlfpsu2lpexitdet_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxlfpsu3wakedet_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxosintdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxosintstarted_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxosintstrobedone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxosintstrobestarted_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxoutclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxoutclkfabric_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxoutclkpcs_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxphaligndone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxphalignerr_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxpmaresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxprbserr_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxprbslocked_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxprgdivresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxqpisenn_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxqpisenp_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxratedone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxrecclkout_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxsliderdy_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxslipdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxslipoutclkrdy_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxslippmardy_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxsyncdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxsyncout_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxvalid_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txcomfinish_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txdccdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txdlysresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txoutclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txoutclkfabric_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txoutclkpcs_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txphaligndone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txphinitdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txpmaresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    GTHE4_TXPRGDIVRESETDONE_IN : out STD_LOGIC;
    txqpisenn_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txqpisenp_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txratedone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txsyncdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txsyncout_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxdata_out : out STD_LOGIC_VECTOR ( 127 downto 0 );
    dmonitorout_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    pcsrsvdout_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    pinrsrvdas_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    rxctrl0_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    rxctrl1_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    pcierateqpllpd_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    pcierateqpllreset_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxclkcorcnt_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxdatavalid_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxheadervalid_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxstartofseq_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    txbufstatus_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    bufgtcemask_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    bufgtrstmask_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxbufstatus_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxstatus_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxchbondo_out : out STD_LOGIC_VECTOR ( 4 downto 0 );
    rxheader_out : out STD_LOGIC_VECTOR ( 5 downto 0 );
    rxctrl2_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxctrl3_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxdataextendrsvd_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxmonitorout_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    bufgtdiv_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    cpllpd_int_reg : out STD_LOGIC;
    cdrstepdir_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    cdrstepsq_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    cdrstepsx_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    cfgreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    clkrsvd0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    clkrsvd1_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    cpllfreqlock_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    cplllockdetclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    cplllocken_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    i_in_meta_reg : in STD_LOGIC;
    i_in_meta_reg_0 : in STD_LOGIC;
    dmonfiforeset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    dmonitorclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    GTHE4_CHANNEL_DRPEN_OUT : in STD_LOGIC;
    drprst_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    GTHE4_CHANNEL_DRPWE_OUT : in STD_LOGIC;
    eyescanreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    eyescantrigger_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    freqos_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtgrefclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gthrxn_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gthrxp_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtnorthrefclk0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtnorthrefclk1_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrefclk0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrefclk1_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_gtwizard_gthe4.delay_pwrgood_gtrxreset_int\ : in STD_LOGIC;
    gtrxresetsel_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtsouthrefclk0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtsouthrefclk1_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_gtwizard_gthe4.gttxreset_int\ : in STD_LOGIC;
    gttxresetsel_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    incpctrl_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    pcieeqrxeqadaptdone_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    pcierstidle_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    pciersttxsyncstart_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    pcieuserratedone_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0clk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0freqlock_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0refclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1clk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1freqlock_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1refclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    resetovrd_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rx8b10ben_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxafecfoken_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxbufreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxcdrfreqreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxcdrhold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxcdrovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxcdrreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxchbonden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxchbondmaster_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxchbondslave_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxckcalreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxcommadeten_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfeagchold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfeagcovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfecfokfen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfecfokfpulse_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfecfokhold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfecfokovren_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfekhhold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfekhovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfelfhold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfelfovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfelpmreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap10hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap10ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap11hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap11ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap12hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap12ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap13hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap13ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap14hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap14ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap15hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap15ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap2hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap2ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap3hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap3ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap4hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap4ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap5hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap5ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap6hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap6ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap7hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap7ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap8hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap8ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap9hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap9ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfeuthold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfeutovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfevphold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfevpovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfexyden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdlybypass_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdlyen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdlyovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdlysreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxeqtraining_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxgearboxslip_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlatclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlpmen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlpmgchold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlpmgcovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlpmhfhold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlpmhfovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlpmlfhold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlpmlfklovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlpmoshold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlpmosovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxmcommaalignen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxoobreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxoscalreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxoshold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxosovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxpcommaalignen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxpcsreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxphalign_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxphalignen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxphdlypd_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxphdlyreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxphovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_gtwizard_gthe4.delay_pwrgood_rxpmareset_int\ : in STD_LOGIC;
    rxpolarity_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxprbscntreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_gtwizard_gthe4.rxprogdivreset_int\ : in STD_LOGIC;
    rxqpien_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    i_in_meta_reg_1 : in STD_LOGIC;
    rxslide_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxslipoutclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxslippma_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxsyncallin_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxsyncin_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxsyncmode_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxtermination_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_gtwizard_gthe4.rxuserrdy_int\ : in STD_LOGIC;
    rxusrclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxusrclk2_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    sigvalidclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    tx8b10ben_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txcominit_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txcomsas_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txcomwake_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txdccforcestart_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txdccreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txdetectrx_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txdlybypass_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txdlyen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txdlyhold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txdlyovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txdlysreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txdlyupdown_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txelecidle_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txinhibit_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txlatclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txlfpstreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txlfpsu2lpexit_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txlfpsu3wake_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txmuxdcdexhold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txmuxdcdorwren_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txoneszeros_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpcsreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpdelecidlemode_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txphalign_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txphalignen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txphdlypd_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txphdlyreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txphdlytstclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txphinit_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txphovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpippmen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpippmovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpippmpd_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpippmsel_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpisopd_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpmareset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpolarity_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txprbsforceerr_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    GTHE4_TXPROGDIVRESET_OUT : in STD_LOGIC;
    txqpibiasen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txqpiweakpup_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txratemode_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txswing_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txsyncallin_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txsyncin_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txsyncmode_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_gtwizard_gthe4.txuserrdy_int\ : in STD_LOGIC;
    txusrclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txusrclk2_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userdata_tx_in : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gtrsvd_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    pcsrsvdin_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    txctrl0_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    txctrl1_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    tstin_in : in STD_LOGIC_VECTOR ( 19 downto 0 );
    rxdfeagcctrl_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rxelecidlemode_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rxmonitorsel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    RXPD : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rxpllclksel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rxsysclksel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    txdeemph_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    txpd_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    txpllclksel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    txsysclksel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    cpllrefclksel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    loopback_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxchbondlevel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxoutclksel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    RXRATE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    txmargin_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    i_in_meta_reg_2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    txrate_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxdfecfokfcnum_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxprbssel_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txprbssel_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxchbondi_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    txdiffctrl_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    txpippmstepsize_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    txpostcursor_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    txprecursor_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    txheader_in : in STD_LOGIC_VECTOR ( 5 downto 0 );
    rxckcalstart_in : in STD_LOGIC_VECTOR ( 6 downto 0 );
    txmaincursor_in : in STD_LOGIC_VECTOR ( 6 downto 0 );
    txsequence_in : in STD_LOGIC_VECTOR ( 6 downto 0 );
    tx8b10bbypass_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    txctrl2_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    txdataextendrsvd_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    i_in_meta_reg_3 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmii_0_TEST_gtwizard_ultrascale_v1_7_6_gthe4_channel : entity is "gtwizard_ultrascale_v1_7_6_gthe4_channel";
end quadsgmii_0_TEST_gtwizard_ultrascale_v1_7_6_gthe4_channel;

architecture STRUCTURE of quadsgmii_0_TEST_gtwizard_ultrascale_v1_7_6_gthe4_channel is
  signal \^gen_gtwizard_gthe4.gtpowergood_int\ : STD_LOGIC;
  signal \^txoutclk_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \xlnx_opt_\ : STD_LOGIC;
  signal \xlnx_opt__1\ : STD_LOGIC;
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of BUFG_GT_SYNC : label is "MLO";
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST\ : label is "PRIMITIVE";
begin
  \gen_gtwizard_gthe4.gtpowergood_int\ <= \^gen_gtwizard_gthe4.gtpowergood_int\;
  lopt_1 <= \xlnx_opt_\;
  lopt_2 <= \xlnx_opt__1\;
  txoutclk_out(0) <= \^txoutclk_out\(0);
BUFG_GT_SYNC: unisim.vcomponents.BUFG_GT_SYNC
     port map (
      CE => lopt,
      CESYNC => \xlnx_opt_\,
      CLK => \^txoutclk_out\(0),
      CLR => eyescanreset_in(0),
      CLRSYNC => \xlnx_opt__1\
    );
\gen_powergood_delay.intclk_rrst_n_r[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^gen_gtwizard_gthe4.gtpowergood_int\,
      O => cpllpd_int_reg
    );
\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST\: unisim.vcomponents.GTHE4_CHANNEL
    generic map(
      ACJTAG_DEBUG_MODE => '0',
      ACJTAG_MODE => '0',
      ACJTAG_RESET => '0',
      ADAPT_CFG0 => X"1000",
      ADAPT_CFG1 => X"C800",
      ADAPT_CFG2 => X"0000",
      ALIGN_COMMA_DOUBLE => "FALSE",
      ALIGN_COMMA_ENABLE => B"0001111111",
      ALIGN_COMMA_WORD => 1,
      ALIGN_MCOMMA_DET => "TRUE",
      ALIGN_MCOMMA_VALUE => B"1010000011",
      ALIGN_PCOMMA_DET => "TRUE",
      ALIGN_PCOMMA_VALUE => B"0101111100",
      A_RXOSCALRESET => '0',
      A_RXPROGDIVRESET => '0',
      A_RXTERMINATION => '1',
      A_TXDIFFCTRL => B"01100",
      A_TXPROGDIVRESET => '0',
      CAPBYPASS_FORCE => '0',
      CBCC_DATA_SOURCE_SEL => "DECODED",
      CDR_SWAP_MODE_EN => '0',
      CFOK_PWRSVE_EN => '1',
      CHAN_BOND_KEEP_ALIGN => "FALSE",
      CHAN_BOND_MAX_SKEW => 1,
      CHAN_BOND_SEQ_1_1 => B"0000000000",
      CHAN_BOND_SEQ_1_2 => B"0000000000",
      CHAN_BOND_SEQ_1_3 => B"0000000000",
      CHAN_BOND_SEQ_1_4 => B"0000000000",
      CHAN_BOND_SEQ_1_ENABLE => B"1111",
      CHAN_BOND_SEQ_2_1 => B"0000000000",
      CHAN_BOND_SEQ_2_2 => B"0000000000",
      CHAN_BOND_SEQ_2_3 => B"0000000000",
      CHAN_BOND_SEQ_2_4 => B"0000000000",
      CHAN_BOND_SEQ_2_ENABLE => B"1111",
      CHAN_BOND_SEQ_2_USE => "FALSE",
      CHAN_BOND_SEQ_LEN => 1,
      CH_HSPMUX => X"3C3C",
      CKCAL1_CFG_0 => B"1100000011000000",
      CKCAL1_CFG_1 => B"0101000011000000",
      CKCAL1_CFG_2 => B"0000000000001010",
      CKCAL1_CFG_3 => B"0000000000000000",
      CKCAL2_CFG_0 => B"1100000011000000",
      CKCAL2_CFG_1 => B"1000000011000000",
      CKCAL2_CFG_2 => B"0000000000000000",
      CKCAL2_CFG_3 => B"0000000000000000",
      CKCAL2_CFG_4 => B"0000000000000000",
      CKCAL_RSVD0 => X"0080",
      CKCAL_RSVD1 => X"0400",
      CLK_CORRECT_USE => "FALSE",
      CLK_COR_KEEP_IDLE => "FALSE",
      CLK_COR_MAX_LAT => 12,
      CLK_COR_MIN_LAT => 8,
      CLK_COR_PRECEDENCE => "TRUE",
      CLK_COR_REPEAT_WAIT => 0,
      CLK_COR_SEQ_1_1 => B"0100000000",
      CLK_COR_SEQ_1_2 => B"0100000000",
      CLK_COR_SEQ_1_3 => B"0100000000",
      CLK_COR_SEQ_1_4 => B"0100000000",
      CLK_COR_SEQ_1_ENABLE => B"1111",
      CLK_COR_SEQ_2_1 => B"0100000000",
      CLK_COR_SEQ_2_2 => B"0100000000",
      CLK_COR_SEQ_2_3 => B"0100000000",
      CLK_COR_SEQ_2_4 => B"0100000000",
      CLK_COR_SEQ_2_ENABLE => B"1111",
      CLK_COR_SEQ_2_USE => "FALSE",
      CLK_COR_SEQ_LEN => 1,
      CPLL_CFG0 => X"01FA",
      CPLL_CFG1 => X"0023",
      CPLL_CFG2 => X"0002",
      CPLL_CFG3 => X"0000",
      CPLL_FBDIV => 5,
      CPLL_FBDIV_45 => 4,
      CPLL_INIT_CFG0 => X"02B2",
      CPLL_LOCK_CFG => X"01E8",
      CPLL_REFCLK_DIV => 1,
      CTLE3_OCAP_EXT_CTRL => B"000",
      CTLE3_OCAP_EXT_EN => '0',
      DDI_CTRL => B"00",
      DDI_REALIGN_WAIT => 15,
      DEC_MCOMMA_DETECT => "TRUE",
      DEC_PCOMMA_DETECT => "TRUE",
      DEC_VALID_COMMA_ONLY => "FALSE",
      DELAY_ELEC => '0',
      DMONITOR_CFG0 => B"00" & X"00",
      DMONITOR_CFG1 => X"00",
      ES_CLK_PHASE_SEL => '0',
      ES_CONTROL => B"000000",
      ES_ERRDET_EN => "FALSE",
      ES_EYE_SCAN_EN => "FALSE",
      ES_HORZ_OFFSET => X"000",
      ES_PRESCALE => B"00000",
      ES_QUALIFIER0 => X"0000",
      ES_QUALIFIER1 => X"0000",
      ES_QUALIFIER2 => X"0000",
      ES_QUALIFIER3 => X"0000",
      ES_QUALIFIER4 => X"0000",
      ES_QUALIFIER5 => X"0000",
      ES_QUALIFIER6 => X"0000",
      ES_QUALIFIER7 => X"0000",
      ES_QUALIFIER8 => X"0000",
      ES_QUALIFIER9 => X"0000",
      ES_QUAL_MASK0 => X"0000",
      ES_QUAL_MASK1 => X"0000",
      ES_QUAL_MASK2 => X"0000",
      ES_QUAL_MASK3 => X"0000",
      ES_QUAL_MASK4 => X"0000",
      ES_QUAL_MASK5 => X"0000",
      ES_QUAL_MASK6 => X"0000",
      ES_QUAL_MASK7 => X"0000",
      ES_QUAL_MASK8 => X"0000",
      ES_QUAL_MASK9 => X"0000",
      ES_SDATA_MASK0 => X"0000",
      ES_SDATA_MASK1 => X"0000",
      ES_SDATA_MASK2 => X"0000",
      ES_SDATA_MASK3 => X"0000",
      ES_SDATA_MASK4 => X"0000",
      ES_SDATA_MASK5 => X"0000",
      ES_SDATA_MASK6 => X"0000",
      ES_SDATA_MASK7 => X"0000",
      ES_SDATA_MASK8 => X"0000",
      ES_SDATA_MASK9 => X"0000",
      EYE_SCAN_SWAP_EN => '0',
      FTS_DESKEW_SEQ_ENABLE => B"1111",
      FTS_LANE_DESKEW_CFG => B"1111",
      FTS_LANE_DESKEW_EN => "FALSE",
      GEARBOX_MODE => B"00000",
      ISCAN_CK_PH_SEL2 => '0',
      LOCAL_MASTER => '1',
      LPBK_BIAS_CTRL => B"100",
      LPBK_EN_RCAL_B => '0',
      LPBK_EXT_RCAL => B"1000",
      LPBK_IND_CTRL0 => B"000",
      LPBK_IND_CTRL1 => B"000",
      LPBK_IND_CTRL2 => B"000",
      LPBK_RG_CTRL => B"1110",
      OOBDIVCTL => B"00",
      OOB_PWRUP => '0',
      PCI3_AUTO_REALIGN => "OVR_1K_BLK",
      PCI3_PIPE_RX_ELECIDLE => '0',
      PCI3_RX_ASYNC_EBUF_BYPASS => B"00",
      PCI3_RX_ELECIDLE_EI2_ENABLE => '0',
      PCI3_RX_ELECIDLE_H2L_COUNT => B"000000",
      PCI3_RX_ELECIDLE_H2L_DISABLE => B"000",
      PCI3_RX_ELECIDLE_HI_COUNT => B"000000",
      PCI3_RX_ELECIDLE_LP4_DISABLE => '0',
      PCI3_RX_FIFO_DISABLE => '0',
      PCIE3_CLK_COR_EMPTY_THRSH => B"00000",
      PCIE3_CLK_COR_FULL_THRSH => B"010000",
      PCIE3_CLK_COR_MAX_LAT => B"00100",
      PCIE3_CLK_COR_MIN_LAT => B"00000",
      PCIE3_CLK_COR_THRSH_TIMER => B"001000",
      PCIE_BUFG_DIV_CTRL => X"1000",
      PCIE_PLL_SEL_MODE_GEN12 => B"00",
      PCIE_PLL_SEL_MODE_GEN3 => B"11",
      PCIE_PLL_SEL_MODE_GEN4 => B"10",
      PCIE_RXPCS_CFG_GEN3 => X"0AA5",
      PCIE_RXPMA_CFG => X"280A",
      PCIE_TXPCS_CFG_GEN3 => X"2CA4",
      PCIE_TXPMA_CFG => X"280A",
      PCS_PCIE_EN => "FALSE",
      PCS_RSVD0 => B"0000000000000000",
      PD_TRANS_TIME_FROM_P2 => X"03C",
      PD_TRANS_TIME_NONE_P2 => X"19",
      PD_TRANS_TIME_TO_P2 => X"64",
      PREIQ_FREQ_BST => 0,
      PROCESS_PAR => B"010",
      RATE_SW_USE_DRP => '1',
      RCLK_SIPO_DLY_ENB => '0',
      RCLK_SIPO_INV_EN => '0',
      RESET_POWERSAVE_DISABLE => '0',
      RTX_BUF_CML_CTRL => B"010",
      RTX_BUF_TERM_CTRL => B"00",
      RXBUFRESET_TIME => B"00011",
      RXBUF_ADDR_MODE => "FAST",
      RXBUF_EIDLE_HI_CNT => B"1000",
      RXBUF_EIDLE_LO_CNT => B"0000",
      RXBUF_EN => "TRUE",
      RXBUF_RESET_ON_CB_CHANGE => "TRUE",
      RXBUF_RESET_ON_COMMAALIGN => "FALSE",
      RXBUF_RESET_ON_EIDLE => "FALSE",
      RXBUF_RESET_ON_RATE_CHANGE => "TRUE",
      RXBUF_THRESH_OVFLW => 57,
      RXBUF_THRESH_OVRD => "TRUE",
      RXBUF_THRESH_UNDFLW => 3,
      RXCDRFREQRESET_TIME => B"00001",
      RXCDRPHRESET_TIME => B"00001",
      RXCDR_CFG0 => X"0003",
      RXCDR_CFG0_GEN3 => X"0003",
      RXCDR_CFG1 => X"0000",
      RXCDR_CFG1_GEN3 => X"0000",
      RXCDR_CFG2 => X"0265",
      RXCDR_CFG2_GEN2 => B"10" & X"65",
      RXCDR_CFG2_GEN3 => X"0265",
      RXCDR_CFG2_GEN4 => X"0164",
      RXCDR_CFG3 => X"0012",
      RXCDR_CFG3_GEN2 => B"01" & X"2",
      RXCDR_CFG3_GEN3 => X"0012",
      RXCDR_CFG3_GEN4 => X"0012",
      RXCDR_CFG4 => X"5CF6",
      RXCDR_CFG4_GEN3 => X"5CF6",
      RXCDR_CFG5 => X"B46B",
      RXCDR_CFG5_GEN3 => X"146B",
      RXCDR_FR_RESET_ON_EIDLE => '0',
      RXCDR_HOLD_DURING_EIDLE => '0',
      RXCDR_LOCK_CFG0 => X"2201",
      RXCDR_LOCK_CFG1 => X"9FFF",
      RXCDR_LOCK_CFG2 => X"77C3",
      RXCDR_LOCK_CFG3 => X"0001",
      RXCDR_LOCK_CFG4 => X"0000",
      RXCDR_PH_RESET_ON_EIDLE => '0',
      RXCFOK_CFG0 => X"0000",
      RXCFOK_CFG1 => X"8015",
      RXCFOK_CFG2 => X"02AE",
      RXCKCAL1_IQ_LOOP_RST_CFG => X"0004",
      RXCKCAL1_I_LOOP_RST_CFG => X"0004",
      RXCKCAL1_Q_LOOP_RST_CFG => X"0004",
      RXCKCAL2_DX_LOOP_RST_CFG => X"0004",
      RXCKCAL2_D_LOOP_RST_CFG => X"0004",
      RXCKCAL2_S_LOOP_RST_CFG => X"0004",
      RXCKCAL2_X_LOOP_RST_CFG => X"0004",
      RXDFELPMRESET_TIME => B"0001111",
      RXDFELPM_KL_CFG0 => X"0000",
      RXDFELPM_KL_CFG1 => X"A0E2",
      RXDFELPM_KL_CFG2 => X"0100",
      RXDFE_CFG0 => X"0A00",
      RXDFE_CFG1 => X"0000",
      RXDFE_GC_CFG0 => X"0000",
      RXDFE_GC_CFG1 => X"8000",
      RXDFE_GC_CFG2 => X"FFE0",
      RXDFE_H2_CFG0 => X"0000",
      RXDFE_H2_CFG1 => X"0002",
      RXDFE_H3_CFG0 => X"0000",
      RXDFE_H3_CFG1 => X"8002",
      RXDFE_H4_CFG0 => X"0000",
      RXDFE_H4_CFG1 => X"8002",
      RXDFE_H5_CFG0 => X"0000",
      RXDFE_H5_CFG1 => X"8002",
      RXDFE_H6_CFG0 => X"0000",
      RXDFE_H6_CFG1 => X"8002",
      RXDFE_H7_CFG0 => X"0000",
      RXDFE_H7_CFG1 => X"8002",
      RXDFE_H8_CFG0 => X"0000",
      RXDFE_H8_CFG1 => X"8002",
      RXDFE_H9_CFG0 => X"0000",
      RXDFE_H9_CFG1 => X"8002",
      RXDFE_HA_CFG0 => X"0000",
      RXDFE_HA_CFG1 => X"8002",
      RXDFE_HB_CFG0 => X"0000",
      RXDFE_HB_CFG1 => X"8002",
      RXDFE_HC_CFG0 => X"0000",
      RXDFE_HC_CFG1 => X"8002",
      RXDFE_HD_CFG0 => X"0000",
      RXDFE_HD_CFG1 => X"8002",
      RXDFE_HE_CFG0 => X"0000",
      RXDFE_HE_CFG1 => X"8002",
      RXDFE_HF_CFG0 => X"0000",
      RXDFE_HF_CFG1 => X"8002",
      RXDFE_KH_CFG0 => X"0000",
      RXDFE_KH_CFG1 => X"8000",
      RXDFE_KH_CFG2 => X"2613",
      RXDFE_KH_CFG3 => X"411C",
      RXDFE_OS_CFG0 => X"0000",
      RXDFE_OS_CFG1 => X"8002",
      RXDFE_PWR_SAVING => '1',
      RXDFE_UT_CFG0 => X"0000",
      RXDFE_UT_CFG1 => X"0003",
      RXDFE_UT_CFG2 => X"0000",
      RXDFE_VP_CFG0 => X"0000",
      RXDFE_VP_CFG1 => X"8033",
      RXDLY_CFG => X"0010",
      RXDLY_LCFG => X"0030",
      RXELECIDLE_CFG => "SIGCFG_4",
      RXGBOX_FIFO_INIT_RD_ADDR => 4,
      RXGEARBOX_EN => "FALSE",
      RXISCANRESET_TIME => B"00001",
      RXLPM_CFG => X"0000",
      RXLPM_GC_CFG => X"8000",
      RXLPM_KH_CFG0 => X"0000",
      RXLPM_KH_CFG1 => X"0002",
      RXLPM_OS_CFG0 => X"0000",
      RXLPM_OS_CFG1 => X"8002",
      RXOOB_CFG => B"000000110",
      RXOOB_CLK_CFG => "PMA",
      RXOSCALRESET_TIME => B"00011",
      RXOUT_DIV => 1,
      RXPCSRESET_TIME => B"00011",
      RXPHBEACON_CFG => X"0000",
      RXPHDLY_CFG => X"2070",
      RXPHSAMP_CFG => X"2100",
      RXPHSLIP_CFG => X"9933",
      RXPH_MONITOR_SEL => B"00000",
      RXPI_AUTO_BW_SEL_BYPASS => '0',
      RXPI_CFG0 => X"1300",
      RXPI_CFG1 => B"0000000011111101",
      RXPI_LPM => '0',
      RXPI_SEL_LC => B"00",
      RXPI_STARTCODE => B"00",
      RXPI_VREFSEL => '0',
      RXPMACLK_SEL => "DATA",
      RXPMARESET_TIME => B"00011",
      RXPRBS_ERR_LOOPBACK => '0',
      RXPRBS_LINKACQ_CNT => 15,
      RXREFCLKDIV2_SEL => '0',
      RXSLIDE_AUTO_WAIT => 7,
      RXSLIDE_MODE => "OFF",
      RXSYNC_MULTILANE => '0',
      RXSYNC_OVRD => '0',
      RXSYNC_SKIP_DA => '0',
      RX_AFE_CM_EN => '0',
      RX_BIAS_CFG0 => X"1554",
      RX_BUFFER_CFG => B"000000",
      RX_CAPFF_SARC_ENB => '0',
      RX_CLK25_DIV => 5,
      RX_CLKMUX_EN => '1',
      RX_CLK_SLIP_OVRD => B"00000",
      RX_CM_BUF_CFG => B"1010",
      RX_CM_BUF_PD => '0',
      RX_CM_SEL => 3,
      RX_CM_TRIM => 10,
      RX_CTLE3_LPF => B"11111111",
      RX_DATA_WIDTH => 40,
      RX_DDI_SEL => B"000000",
      RX_DEFER_RESET_BUF_EN => "TRUE",
      RX_DEGEN_CTRL => B"011",
      RX_DFELPM_CFG0 => 6,
      RX_DFELPM_CFG1 => '1',
      RX_DFELPM_KLKH_AGC_STUP_EN => '1',
      RX_DFE_AGC_CFG0 => B"10",
      RX_DFE_AGC_CFG1 => 4,
      RX_DFE_KL_LPM_KH_CFG0 => 1,
      RX_DFE_KL_LPM_KH_CFG1 => 4,
      RX_DFE_KL_LPM_KL_CFG0 => B"01",
      RX_DFE_KL_LPM_KL_CFG1 => 4,
      RX_DFE_LPM_HOLD_DURING_EIDLE => '0',
      RX_DISPERR_SEQ_MATCH => "TRUE",
      RX_DIV2_MODE_B => '0',
      RX_DIVRESET_TIME => B"00001",
      RX_EN_CTLE_RCAL_B => '0',
      RX_EN_HI_LR => '1',
      RX_EXT_RL_CTRL => B"000000000",
      RX_EYESCAN_VS_CODE => B"0000000",
      RX_EYESCAN_VS_NEG_DIR => '0',
      RX_EYESCAN_VS_RANGE => B"00",
      RX_EYESCAN_VS_UT_SIGN => '0',
      RX_FABINT_USRCLK_FLOP => '0',
      RX_INT_DATAWIDTH => 1,
      RX_PMA_POWER_SAVE => '0',
      RX_PMA_RSV0 => X"0000",
      RX_PROGDIV_CFG => 0.000000,
      RX_PROGDIV_RATE => X"0001",
      RX_RESLOAD_CTRL => B"0000",
      RX_RESLOAD_OVRD => '0',
      RX_SAMPLE_PERIOD => B"111",
      RX_SIG_VALID_DLY => 11,
      RX_SUM_DFETAPREP_EN => '0',
      RX_SUM_IREF_TUNE => B"0100",
      RX_SUM_RESLOAD_CTRL => B"0011",
      RX_SUM_VCMTUNE => B"0110",
      RX_SUM_VCM_OVWR => '0',
      RX_SUM_VREF_TUNE => B"100",
      RX_TUNE_AFE_OS => B"00",
      RX_VREG_CTRL => B"101",
      RX_VREG_PDB => '1',
      RX_WIDEMODE_CDR => B"00",
      RX_WIDEMODE_CDR_GEN3 => B"00",
      RX_WIDEMODE_CDR_GEN4 => B"01",
      RX_XCLK_SEL => "RXDES",
      RX_XMODE_SEL => '0',
      SAMPLE_CLK_PHASE => '0',
      SAS_12G_MODE => '0',
      SATA_BURST_SEQ_LEN => B"1111",
      SATA_BURST_VAL => B"100",
      SATA_CPLL_CFG => "VCO_3000MHZ",
      SATA_EIDLE_VAL => B"100",
      SHOW_REALIGN_COMMA => "TRUE",
      SIM_DEVICE => "ULTRASCALE_PLUS",
      SIM_MODE => "FAST",
      SIM_RECEIVER_DETECT_PASS => "TRUE",
      SIM_RESET_SPEEDUP => "TRUE",
      SIM_TX_EIDLE_DRIVE_LEVEL => "Z",
      SRSTMODE => '0',
      TAPDLY_SET_TX => B"00",
      TEMPERATURE_PAR => B"0010",
      TERM_RCAL_CFG => B"100001000010001",
      TERM_RCAL_OVRD => B"000",
      TRANS_TIME_RATE => X"0E",
      TST_RSV0 => X"00",
      TST_RSV1 => X"00",
      TXBUF_EN => "TRUE",
      TXBUF_RESET_ON_RATE_CHANGE => "TRUE",
      TXDLY_CFG => X"8010",
      TXDLY_LCFG => X"0030",
      TXDRVBIAS_N => B"1010",
      TXFIFO_ADDR_CFG => "LOW",
      TXGBOX_FIFO_INIT_RD_ADDR => 4,
      TXGEARBOX_EN => "FALSE",
      TXOUT_DIV => 1,
      TXPCSRESET_TIME => B"00011",
      TXPHDLY_CFG0 => X"6070",
      TXPHDLY_CFG1 => X"000F",
      TXPH_CFG => X"0323",
      TXPH_CFG2 => X"0000",
      TXPH_MONITOR_SEL => B"00000",
      TXPI_CFG => X"03DF",
      TXPI_CFG0 => B"00",
      TXPI_CFG1 => B"00",
      TXPI_CFG2 => B"00",
      TXPI_CFG3 => '1',
      TXPI_CFG4 => '1',
      TXPI_CFG5 => B"000",
      TXPI_GRAY_SEL => '0',
      TXPI_INVSTROBE_SEL => '0',
      TXPI_LPM => '0',
      TXPI_PPM => '0',
      TXPI_PPMCLK_SEL => "TXUSRCLK2",
      TXPI_PPM_CFG => B"00000000",
      TXPI_SYNFREQ_PPM => B"001",
      TXPI_VREFSEL => '0',
      TXPMARESET_TIME => B"00011",
      TXREFCLKDIV2_SEL => '0',
      TXSYNC_MULTILANE => '0',
      TXSYNC_OVRD => '0',
      TXSYNC_SKIP_DA => '0',
      TX_CLK25_DIV => 5,
      TX_CLKMUX_EN => '1',
      TX_DATA_WIDTH => 40,
      TX_DCC_LOOP_RST_CFG => X"0004",
      TX_DEEMPH0 => B"000000",
      TX_DEEMPH1 => B"000000",
      TX_DEEMPH2 => B"000000",
      TX_DEEMPH3 => B"000000",
      TX_DIVRESET_TIME => B"00001",
      TX_DRIVE_MODE => "DIRECT",
      TX_DRVMUX_CTRL => 2,
      TX_EIDLE_ASSERT_DELAY => B"100",
      TX_EIDLE_DEASSERT_DELAY => B"011",
      TX_FABINT_USRCLK_FLOP => '0',
      TX_FIFO_BYP_EN => '0',
      TX_IDLE_DATA_ZERO => '0',
      TX_INT_DATAWIDTH => 1,
      TX_LOOPBACK_DRIVE_HIZ => "FALSE",
      TX_MAINCURSOR_SEL => '0',
      TX_MARGIN_FULL_0 => B"1011111",
      TX_MARGIN_FULL_1 => B"1011110",
      TX_MARGIN_FULL_2 => B"1011100",
      TX_MARGIN_FULL_3 => B"1011010",
      TX_MARGIN_FULL_4 => B"1011000",
      TX_MARGIN_LOW_0 => B"1000110",
      TX_MARGIN_LOW_1 => B"1000101",
      TX_MARGIN_LOW_2 => B"1000011",
      TX_MARGIN_LOW_3 => B"1000010",
      TX_MARGIN_LOW_4 => B"1000000",
      TX_PHICAL_CFG0 => X"0000",
      TX_PHICAL_CFG1 => X"7E00",
      TX_PHICAL_CFG2 => X"0201",
      TX_PI_BIASSET => 0,
      TX_PI_IBIAS_MID => B"00",
      TX_PMADATA_OPT => '0',
      TX_PMA_POWER_SAVE => '0',
      TX_PMA_RSV0 => X"0008",
      TX_PREDRV_CTRL => 2,
      TX_PROGCLK_SEL => "PREPI",
      TX_PROGDIV_CFG => 0.000000,
      TX_PROGDIV_RATE => X"0001",
      TX_QPI_STATUS_EN => '0',
      TX_RXDETECT_CFG => B"00" & X"032",
      TX_RXDETECT_REF => 4,
      TX_SAMPLE_PERIOD => B"111",
      TX_SARC_LPBK_ENB => '0',
      TX_SW_MEAS => B"00",
      TX_VREG_CTRL => B"000",
      TX_VREG_PDB => '0',
      TX_VREG_VREFSEL => B"00",
      TX_XCLK_SEL => "TXOUT",
      USB_BOTH_BURST_IDLE => '0',
      USB_BURSTMAX_U3WAKE => B"1111111",
      USB_BURSTMIN_U3WAKE => B"1100011",
      USB_CLK_COR_EQ_EN => '0',
      USB_EXT_CNTL => '1',
      USB_IDLEMAX_POLLING => B"1010111011",
      USB_IDLEMIN_POLLING => B"0100101011",
      USB_LFPSPING_BURST => B"000000101",
      USB_LFPSPOLLING_BURST => B"000110001",
      USB_LFPSPOLLING_IDLE_MS => B"000000100",
      USB_LFPSU1EXIT_BURST => B"000011101",
      USB_LFPSU2LPEXIT_BURST_MS => B"001100011",
      USB_LFPSU3WAKE_BURST_MS => B"111110011",
      USB_LFPS_TPERIOD => B"0011",
      USB_LFPS_TPERIOD_ACCURATE => '1',
      USB_MODE => '0',
      USB_PCIE_ERR_REP_DIS => '0',
      USB_PING_SATA_MAX_INIT => 21,
      USB_PING_SATA_MIN_INIT => 12,
      USB_POLL_SATA_MAX_BURST => 8,
      USB_POLL_SATA_MIN_BURST => 4,
      USB_RAW_ELEC => '0',
      USB_RXIDLE_P0_CTRL => '1',
      USB_TXIDLE_TUNE_ENABLE => '1',
      USB_U1_SATA_MAX_WAKE => 7,
      USB_U1_SATA_MIN_WAKE => 4,
      USB_U2_SAS_MAX_COM => 64,
      USB_U2_SAS_MIN_COM => 36,
      USE_PCS_CLK_PHASE_SEL => '0',
      Y_ALL_MODE => '0'
    )
        port map (
      BUFGTCE => bufgtce_out(0),
      BUFGTCEMASK(2 downto 0) => bufgtcemask_out(2 downto 0),
      BUFGTDIV(8 downto 0) => bufgtdiv_out(8 downto 0),
      BUFGTRESET => bufgtreset_out(0),
      BUFGTRSTMASK(2 downto 0) => bufgtrstmask_out(2 downto 0),
      CDRSTEPDIR => cdrstepdir_in(0),
      CDRSTEPSQ => cdrstepsq_in(0),
      CDRSTEPSX => cdrstepsx_in(0),
      CFGRESET => cfgreset_in(0),
      CLKRSVD0 => clkrsvd0_in(0),
      CLKRSVD1 => clkrsvd1_in(0),
      CPLLFBCLKLOST => cpllfbclklost_out(0),
      CPLLFREQLOCK => cpllfreqlock_in(0),
      CPLLLOCK => GTHE4_CPLLLOCK_IN,
      CPLLLOCKDETCLK => cplllockdetclk_in(0),
      CPLLLOCKEN => cplllocken_in(0),
      CPLLPD => i_in_meta_reg,
      CPLLREFCLKLOST => cpllrefclklost_out(0),
      CPLLREFCLKSEL(2 downto 0) => cpllrefclksel_in(2 downto 0),
      CPLLRESET => i_in_meta_reg_0,
      DMONFIFORESET => dmonfiforeset_in(0),
      DMONITORCLK => dmonitorclk_in(0),
      DMONITOROUT(15 downto 0) => dmonitorout_out(15 downto 0),
      DMONITOROUTCLK => dmonitoroutclk_out(0),
      DRPADDR(9 downto 0) => i_in_meta_reg_3(9 downto 0),
      DRPCLK => drpclk_in(0),
      DRPDI(15 downto 0) => Q(15 downto 0),
      DRPDO(15 downto 0) => D(15 downto 0),
      DRPEN => GTHE4_CHANNEL_DRPEN_OUT,
      DRPRDY => \gen_gtwizard_gthe4.drprdy_int\,
      DRPRST => drprst_in(0),
      DRPWE => GTHE4_CHANNEL_DRPWE_OUT,
      EYESCANDATAERROR => eyescandataerror_out(0),
      EYESCANRESET => eyescanreset_in(0),
      EYESCANTRIGGER => eyescantrigger_in(0),
      FREQOS => freqos_in(0),
      GTGREFCLK => gtgrefclk_in(0),
      GTHRXN => gthrxn_in(0),
      GTHRXP => gthrxp_in(0),
      GTHTXN => gthtxn_out(0),
      GTHTXP => gthtxp_out(0),
      GTNORTHREFCLK0 => gtnorthrefclk0_in(0),
      GTNORTHREFCLK1 => gtnorthrefclk1_in(0),
      GTPOWERGOOD => \^gen_gtwizard_gthe4.gtpowergood_int\,
      GTREFCLK0 => gtrefclk0_in(0),
      GTREFCLK1 => gtrefclk1_in(0),
      GTREFCLKMONITOR => gtrefclkmonitor_out(0),
      GTRSVD(15 downto 0) => gtrsvd_in(15 downto 0),
      GTRXRESET => \gen_gtwizard_gthe4.delay_pwrgood_gtrxreset_int\,
      GTRXRESETSEL => gtrxresetsel_in(0),
      GTSOUTHREFCLK0 => gtsouthrefclk0_in(0),
      GTSOUTHREFCLK1 => gtsouthrefclk1_in(0),
      GTTXRESET => \gen_gtwizard_gthe4.gttxreset_int\,
      GTTXRESETSEL => gttxresetsel_in(0),
      INCPCTRL => incpctrl_in(0),
      LOOPBACK(2 downto 0) => loopback_in(2 downto 0),
      PCIEEQRXEQADAPTDONE => pcieeqrxeqadaptdone_in(0),
      PCIERATEGEN3 => pcierategen3_out(0),
      PCIERATEIDLE => pcierateidle_out(0),
      PCIERATEQPLLPD(1 downto 0) => pcierateqpllpd_out(1 downto 0),
      PCIERATEQPLLRESET(1 downto 0) => pcierateqpllreset_out(1 downto 0),
      PCIERSTIDLE => pcierstidle_in(0),
      PCIERSTTXSYNCSTART => pciersttxsyncstart_in(0),
      PCIESYNCTXSYNCDONE => pciesynctxsyncdone_out(0),
      PCIEUSERGEN3RDY => pcieusergen3rdy_out(0),
      PCIEUSERPHYSTATUSRST => pcieuserphystatusrst_out(0),
      PCIEUSERRATEDONE => pcieuserratedone_in(0),
      PCIEUSERRATESTART => pcieuserratestart_out(0),
      PCSRSVDIN(15 downto 0) => pcsrsvdin_in(15 downto 0),
      PCSRSVDOUT(15 downto 0) => pcsrsvdout_out(15 downto 0),
      PHYSTATUS => phystatus_out(0),
      PINRSRVDAS(15 downto 0) => pinrsrvdas_out(15 downto 0),
      POWERPRESENT => powerpresent_out(0),
      QPLL0CLK => qpll0clk_in(0),
      QPLL0FREQLOCK => qpll0freqlock_in(0),
      QPLL0REFCLK => qpll0refclk_in(0),
      QPLL1CLK => qpll1clk_in(0),
      QPLL1FREQLOCK => qpll1freqlock_in(0),
      QPLL1REFCLK => qpll1refclk_in(0),
      RESETEXCEPTION => resetexception_out(0),
      RESETOVRD => resetovrd_in(0),
      RX8B10BEN => rx8b10ben_in(0),
      RXAFECFOKEN => rxafecfoken_in(0),
      RXBUFRESET => rxbufreset_in(0),
      RXBUFSTATUS(2 downto 0) => rxbufstatus_out(2 downto 0),
      RXBYTEISALIGNED => rxbyteisaligned_out(0),
      RXBYTEREALIGN => rxbyterealign_out(0),
      RXCDRFREQRESET => rxcdrfreqreset_in(0),
      RXCDRHOLD => rxcdrhold_in(0),
      RXCDRLOCK => rxcdrlock_out(0),
      RXCDROVRDEN => rxcdrovrden_in(0),
      RXCDRPHDONE => rxcdrphdone_out(0),
      RXCDRRESET => rxcdrreset_in(0),
      RXCHANBONDSEQ => rxchanbondseq_out(0),
      RXCHANISALIGNED => rxchanisaligned_out(0),
      RXCHANREALIGN => rxchanrealign_out(0),
      RXCHBONDEN => rxchbonden_in(0),
      RXCHBONDI(4 downto 0) => rxchbondi_in(4 downto 0),
      RXCHBONDLEVEL(2 downto 0) => rxchbondlevel_in(2 downto 0),
      RXCHBONDMASTER => rxchbondmaster_in(0),
      RXCHBONDO(4 downto 0) => rxchbondo_out(4 downto 0),
      RXCHBONDSLAVE => rxchbondslave_in(0),
      RXCKCALDONE => rxckcaldone_out(0),
      RXCKCALRESET => rxckcalreset_in(0),
      RXCKCALSTART(6 downto 0) => rxckcalstart_in(6 downto 0),
      RXCLKCORCNT(1 downto 0) => rxclkcorcnt_out(1 downto 0),
      RXCOMINITDET => rxcominitdet_out(0),
      RXCOMMADET => rxcommadet_out(0),
      RXCOMMADETEN => rxcommadeten_in(0),
      RXCOMSASDET => rxcomsasdet_out(0),
      RXCOMWAKEDET => rxcomwakedet_out(0),
      RXCTRL0(15 downto 0) => rxctrl0_out(15 downto 0),
      RXCTRL1(15 downto 0) => rxctrl1_out(15 downto 0),
      RXCTRL2(7 downto 0) => rxctrl2_out(7 downto 0),
      RXCTRL3(7 downto 0) => rxctrl3_out(7 downto 0),
      RXDATA(127 downto 0) => rxdata_out(127 downto 0),
      RXDATAEXTENDRSVD(7 downto 0) => rxdataextendrsvd_out(7 downto 0),
      RXDATAVALID(1 downto 0) => rxdatavalid_out(1 downto 0),
      RXDFEAGCCTRL(1 downto 0) => rxdfeagcctrl_in(1 downto 0),
      RXDFEAGCHOLD => rxdfeagchold_in(0),
      RXDFEAGCOVRDEN => rxdfeagcovrden_in(0),
      RXDFECFOKFCNUM(3 downto 0) => rxdfecfokfcnum_in(3 downto 0),
      RXDFECFOKFEN => rxdfecfokfen_in(0),
      RXDFECFOKFPULSE => rxdfecfokfpulse_in(0),
      RXDFECFOKHOLD => rxdfecfokhold_in(0),
      RXDFECFOKOVREN => rxdfecfokovren_in(0),
      RXDFEKHHOLD => rxdfekhhold_in(0),
      RXDFEKHOVRDEN => rxdfekhovrden_in(0),
      RXDFELFHOLD => rxdfelfhold_in(0),
      RXDFELFOVRDEN => rxdfelfovrden_in(0),
      RXDFELPMRESET => rxdfelpmreset_in(0),
      RXDFETAP10HOLD => rxdfetap10hold_in(0),
      RXDFETAP10OVRDEN => rxdfetap10ovrden_in(0),
      RXDFETAP11HOLD => rxdfetap11hold_in(0),
      RXDFETAP11OVRDEN => rxdfetap11ovrden_in(0),
      RXDFETAP12HOLD => rxdfetap12hold_in(0),
      RXDFETAP12OVRDEN => rxdfetap12ovrden_in(0),
      RXDFETAP13HOLD => rxdfetap13hold_in(0),
      RXDFETAP13OVRDEN => rxdfetap13ovrden_in(0),
      RXDFETAP14HOLD => rxdfetap14hold_in(0),
      RXDFETAP14OVRDEN => rxdfetap14ovrden_in(0),
      RXDFETAP15HOLD => rxdfetap15hold_in(0),
      RXDFETAP15OVRDEN => rxdfetap15ovrden_in(0),
      RXDFETAP2HOLD => rxdfetap2hold_in(0),
      RXDFETAP2OVRDEN => rxdfetap2ovrden_in(0),
      RXDFETAP3HOLD => rxdfetap3hold_in(0),
      RXDFETAP3OVRDEN => rxdfetap3ovrden_in(0),
      RXDFETAP4HOLD => rxdfetap4hold_in(0),
      RXDFETAP4OVRDEN => rxdfetap4ovrden_in(0),
      RXDFETAP5HOLD => rxdfetap5hold_in(0),
      RXDFETAP5OVRDEN => rxdfetap5ovrden_in(0),
      RXDFETAP6HOLD => rxdfetap6hold_in(0),
      RXDFETAP6OVRDEN => rxdfetap6ovrden_in(0),
      RXDFETAP7HOLD => rxdfetap7hold_in(0),
      RXDFETAP7OVRDEN => rxdfetap7ovrden_in(0),
      RXDFETAP8HOLD => rxdfetap8hold_in(0),
      RXDFETAP8OVRDEN => rxdfetap8ovrden_in(0),
      RXDFETAP9HOLD => rxdfetap9hold_in(0),
      RXDFETAP9OVRDEN => rxdfetap9ovrden_in(0),
      RXDFEUTHOLD => rxdfeuthold_in(0),
      RXDFEUTOVRDEN => rxdfeutovrden_in(0),
      RXDFEVPHOLD => rxdfevphold_in(0),
      RXDFEVPOVRDEN => rxdfevpovrden_in(0),
      RXDFEXYDEN => rxdfexyden_in(0),
      RXDLYBYPASS => rxdlybypass_in(0),
      RXDLYEN => rxdlyen_in(0),
      RXDLYOVRDEN => rxdlyovrden_in(0),
      RXDLYSRESET => rxdlysreset_in(0),
      RXDLYSRESETDONE => rxdlysresetdone_out(0),
      RXELECIDLE => rxelecidle_out(0),
      RXELECIDLEMODE(1 downto 0) => rxelecidlemode_in(1 downto 0),
      RXEQTRAINING => rxeqtraining_in(0),
      RXGEARBOXSLIP => rxgearboxslip_in(0),
      RXHEADER(5 downto 0) => rxheader_out(5 downto 0),
      RXHEADERVALID(1 downto 0) => rxheadervalid_out(1 downto 0),
      RXLATCLK => rxlatclk_in(0),
      RXLFPSTRESETDET => rxlfpstresetdet_out(0),
      RXLFPSU2LPEXITDET => rxlfpsu2lpexitdet_out(0),
      RXLFPSU3WAKEDET => rxlfpsu3wakedet_out(0),
      RXLPMEN => rxlpmen_in(0),
      RXLPMGCHOLD => rxlpmgchold_in(0),
      RXLPMGCOVRDEN => rxlpmgcovrden_in(0),
      RXLPMHFHOLD => rxlpmhfhold_in(0),
      RXLPMHFOVRDEN => rxlpmhfovrden_in(0),
      RXLPMLFHOLD => rxlpmlfhold_in(0),
      RXLPMLFKLOVRDEN => rxlpmlfklovrden_in(0),
      RXLPMOSHOLD => rxlpmoshold_in(0),
      RXLPMOSOVRDEN => rxlpmosovrden_in(0),
      RXMCOMMAALIGNEN => rxmcommaalignen_in(0),
      RXMONITOROUT(7 downto 0) => rxmonitorout_out(7 downto 0),
      RXMONITORSEL(1 downto 0) => rxmonitorsel_in(1 downto 0),
      RXOOBRESET => rxoobreset_in(0),
      RXOSCALRESET => rxoscalreset_in(0),
      RXOSHOLD => rxoshold_in(0),
      RXOSINTDONE => rxosintdone_out(0),
      RXOSINTSTARTED => rxosintstarted_out(0),
      RXOSINTSTROBEDONE => rxosintstrobedone_out(0),
      RXOSINTSTROBESTARTED => rxosintstrobestarted_out(0),
      RXOSOVRDEN => rxosovrden_in(0),
      RXOUTCLK => rxoutclk_out(0),
      RXOUTCLKFABRIC => rxoutclkfabric_out(0),
      RXOUTCLKPCS => rxoutclkpcs_out(0),
      RXOUTCLKSEL(2 downto 0) => rxoutclksel_in(2 downto 0),
      RXPCOMMAALIGNEN => rxpcommaalignen_in(0),
      RXPCSRESET => rxpcsreset_in(0),
      RXPD(1 downto 0) => RXPD(1 downto 0),
      RXPHALIGN => rxphalign_in(0),
      RXPHALIGNDONE => rxphaligndone_out(0),
      RXPHALIGNEN => rxphalignen_in(0),
      RXPHALIGNERR => rxphalignerr_out(0),
      RXPHDLYPD => rxphdlypd_in(0),
      RXPHDLYRESET => rxphdlyreset_in(0),
      RXPHOVRDEN => rxphovrden_in(0),
      RXPLLCLKSEL(1 downto 0) => rxpllclksel_in(1 downto 0),
      RXPMARESET => \gen_gtwizard_gthe4.delay_pwrgood_rxpmareset_int\,
      RXPMARESETDONE => rxpmaresetdone_out(0),
      RXPOLARITY => rxpolarity_in(0),
      RXPRBSCNTRESET => rxprbscntreset_in(0),
      RXPRBSERR => rxprbserr_out(0),
      RXPRBSLOCKED => rxprbslocked_out(0),
      RXPRBSSEL(3 downto 0) => rxprbssel_in(3 downto 0),
      RXPRGDIVRESETDONE => rxprgdivresetdone_out(0),
      RXPROGDIVRESET => \gen_gtwizard_gthe4.rxprogdivreset_int\,
      RXQPIEN => rxqpien_in(0),
      RXQPISENN => rxqpisenn_out(0),
      RXQPISENP => rxqpisenp_out(0),
      RXRATE(2 downto 0) => RXRATE(2 downto 0),
      RXRATEDONE => rxratedone_out(0),
      RXRATEMODE => i_in_meta_reg_1,
      RXRECCLKOUT => rxrecclkout_out(0),
      RXRESETDONE => rxresetdone_out(0),
      RXSLIDE => rxslide_in(0),
      RXSLIDERDY => rxsliderdy_out(0),
      RXSLIPDONE => rxslipdone_out(0),
      RXSLIPOUTCLK => rxslipoutclk_in(0),
      RXSLIPOUTCLKRDY => rxslipoutclkrdy_out(0),
      RXSLIPPMA => rxslippma_in(0),
      RXSLIPPMARDY => rxslippmardy_out(0),
      RXSTARTOFSEQ(1 downto 0) => rxstartofseq_out(1 downto 0),
      RXSTATUS(2 downto 0) => rxstatus_out(2 downto 0),
      RXSYNCALLIN => rxsyncallin_in(0),
      RXSYNCDONE => rxsyncdone_out(0),
      RXSYNCIN => rxsyncin_in(0),
      RXSYNCMODE => rxsyncmode_in(0),
      RXSYNCOUT => rxsyncout_out(0),
      RXSYSCLKSEL(1 downto 0) => rxsysclksel_in(1 downto 0),
      RXTERMINATION => rxtermination_in(0),
      RXUSERRDY => \gen_gtwizard_gthe4.rxuserrdy_int\,
      RXUSRCLK => rxusrclk_in(0),
      RXUSRCLK2 => rxusrclk2_in(0),
      RXVALID => rxvalid_out(0),
      SIGVALIDCLK => sigvalidclk_in(0),
      TSTIN(19 downto 0) => tstin_in(19 downto 0),
      TX8B10BBYPASS(7 downto 0) => tx8b10bbypass_in(7 downto 0),
      TX8B10BEN => tx8b10ben_in(0),
      TXBUFSTATUS(1 downto 0) => txbufstatus_out(1 downto 0),
      TXCOMFINISH => txcomfinish_out(0),
      TXCOMINIT => txcominit_in(0),
      TXCOMSAS => txcomsas_in(0),
      TXCOMWAKE => txcomwake_in(0),
      TXCTRL0(15 downto 0) => txctrl0_in(15 downto 0),
      TXCTRL1(15 downto 0) => txctrl1_in(15 downto 0),
      TXCTRL2(7 downto 0) => txctrl2_in(7 downto 0),
      TXDATA(127 downto 32) => B"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      TXDATA(31 downto 0) => gtwiz_userdata_tx_in(31 downto 0),
      TXDATAEXTENDRSVD(7 downto 0) => txdataextendrsvd_in(7 downto 0),
      TXDCCDONE => txdccdone_out(0),
      TXDCCFORCESTART => txdccforcestart_in(0),
      TXDCCRESET => txdccreset_in(0),
      TXDEEMPH(1 downto 0) => txdeemph_in(1 downto 0),
      TXDETECTRX => txdetectrx_in(0),
      TXDIFFCTRL(4 downto 0) => txdiffctrl_in(4 downto 0),
      TXDLYBYPASS => txdlybypass_in(0),
      TXDLYEN => txdlyen_in(0),
      TXDLYHOLD => txdlyhold_in(0),
      TXDLYOVRDEN => txdlyovrden_in(0),
      TXDLYSRESET => txdlysreset_in(0),
      TXDLYSRESETDONE => txdlysresetdone_out(0),
      TXDLYUPDOWN => txdlyupdown_in(0),
      TXELECIDLE => txelecidle_in(0),
      TXHEADER(5 downto 0) => txheader_in(5 downto 0),
      TXINHIBIT => txinhibit_in(0),
      TXLATCLK => txlatclk_in(0),
      TXLFPSTRESET => txlfpstreset_in(0),
      TXLFPSU2LPEXIT => txlfpsu2lpexit_in(0),
      TXLFPSU3WAKE => txlfpsu3wake_in(0),
      TXMAINCURSOR(6 downto 0) => txmaincursor_in(6 downto 0),
      TXMARGIN(2 downto 0) => txmargin_in(2 downto 0),
      TXMUXDCDEXHOLD => txmuxdcdexhold_in(0),
      TXMUXDCDORWREN => txmuxdcdorwren_in(0),
      TXONESZEROS => txoneszeros_in(0),
      TXOUTCLK => \^txoutclk_out\(0),
      TXOUTCLKFABRIC => txoutclkfabric_out(0),
      TXOUTCLKPCS => txoutclkpcs_out(0),
      TXOUTCLKSEL(2 downto 0) => i_in_meta_reg_2(2 downto 0),
      TXPCSRESET => txpcsreset_in(0),
      TXPD(1 downto 0) => txpd_in(1 downto 0),
      TXPDELECIDLEMODE => txpdelecidlemode_in(0),
      TXPHALIGN => txphalign_in(0),
      TXPHALIGNDONE => txphaligndone_out(0),
      TXPHALIGNEN => txphalignen_in(0),
      TXPHDLYPD => txphdlypd_in(0),
      TXPHDLYRESET => txphdlyreset_in(0),
      TXPHDLYTSTCLK => txphdlytstclk_in(0),
      TXPHINIT => txphinit_in(0),
      TXPHINITDONE => txphinitdone_out(0),
      TXPHOVRDEN => txphovrden_in(0),
      TXPIPPMEN => txpippmen_in(0),
      TXPIPPMOVRDEN => txpippmovrden_in(0),
      TXPIPPMPD => txpippmpd_in(0),
      TXPIPPMSEL => txpippmsel_in(0),
      TXPIPPMSTEPSIZE(4 downto 0) => txpippmstepsize_in(4 downto 0),
      TXPISOPD => txpisopd_in(0),
      TXPLLCLKSEL(1 downto 0) => txpllclksel_in(1 downto 0),
      TXPMARESET => txpmareset_in(0),
      TXPMARESETDONE => txpmaresetdone_out(0),
      TXPOLARITY => txpolarity_in(0),
      TXPOSTCURSOR(4 downto 0) => txpostcursor_in(4 downto 0),
      TXPRBSFORCEERR => txprbsforceerr_in(0),
      TXPRBSSEL(3 downto 0) => txprbssel_in(3 downto 0),
      TXPRECURSOR(4 downto 0) => txprecursor_in(4 downto 0),
      TXPRGDIVRESETDONE => GTHE4_TXPRGDIVRESETDONE_IN,
      TXPROGDIVRESET => GTHE4_TXPROGDIVRESET_OUT,
      TXQPIBIASEN => txqpibiasen_in(0),
      TXQPISENN => txqpisenn_out(0),
      TXQPISENP => txqpisenp_out(0),
      TXQPIWEAKPUP => txqpiweakpup_in(0),
      TXRATE(2 downto 0) => txrate_in(2 downto 0),
      TXRATEDONE => txratedone_out(0),
      TXRATEMODE => txratemode_in(0),
      TXRESETDONE => txresetdone_out(0),
      TXSEQUENCE(6 downto 0) => txsequence_in(6 downto 0),
      TXSWING => txswing_in(0),
      TXSYNCALLIN => txsyncallin_in(0),
      TXSYNCDONE => txsyncdone_out(0),
      TXSYNCIN => txsyncin_in(0),
      TXSYNCMODE => txsyncmode_in(0),
      TXSYNCOUT => txsyncout_out(0),
      TXSYSCLKSEL(1 downto 0) => txsysclksel_in(1 downto 0),
      TXUSERRDY => \gen_gtwizard_gthe4.txuserrdy_int\,
      TXUSRCLK => txusrclk_in(0),
      TXUSRCLK2 => txusrclk2_in(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity quadsgmii_0_TEST_gtwizard_ultrascale_v1_7_6_gthe4_delay_powergood is
  port (
    \out\ : out STD_LOGIC;
    \gen_powergood_delay.pwr_on_fsm_reg_0\ : out STD_LOGIC;
    RXRATE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    RXPD : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_gtwizard_gthe4.delay_pwrgood_rxpmareset_int\ : out STD_LOGIC;
    CLK : in STD_LOGIC;
    \gen_powergood_delay.intclk_rrst_n_r_reg[0]_0\ : in STD_LOGIC;
    rxratemode_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxrate_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxpd_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rxpmareset_in : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmii_0_TEST_gtwizard_ultrascale_v1_7_6_gthe4_delay_powergood : entity is "gtwizard_ultrascale_v1_7_6_gthe4_delay_powergood";
end quadsgmii_0_TEST_gtwizard_ultrascale_v1_7_6_gthe4_delay_powergood;

architecture STRUCTURE of quadsgmii_0_TEST_gtwizard_ultrascale_v1_7_6_gthe4_delay_powergood is
  signal \gen_powergood_delay.intclk_rrst_n_r\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of \gen_powergood_delay.intclk_rrst_n_r\ : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of \gen_powergood_delay.intclk_rrst_n_r\ : signal is "true";
  signal \gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0\ : STD_LOGIC;
  signal \gen_powergood_delay.pwr_on_fsm\ : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \gen_powergood_delay.pwr_on_fsm\ : signal is "true";
  signal \gen_powergood_delay.pwr_on_fsm_i_1_n_0\ : STD_LOGIC;
  signal \gen_powergood_delay.wait_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \gen_powergood_delay.wait_cnt[2]_i_1_n_0\ : STD_LOGIC;
  signal \gen_powergood_delay.wait_cnt[3]_i_1_n_0\ : STD_LOGIC;
  signal \gen_powergood_delay.wait_cnt[3]_i_2_n_0\ : STD_LOGIC;
  signal \gen_powergood_delay.wait_cnt_reg_n_0_[0]\ : STD_LOGIC;
  signal \gen_powergood_delay.wait_cnt_reg_n_0_[1]\ : STD_LOGIC;
  signal \gen_powergood_delay.wait_cnt_reg_n_0_[2]\ : STD_LOGIC;
  signal \gen_powergood_delay.wait_cnt_reg_n_0_[3]\ : STD_LOGIC;
  signal p_2_in : STD_LOGIC_VECTOR ( 2 downto 1 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \gen_powergood_delay.intclk_rrst_n_r_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \gen_powergood_delay.intclk_rrst_n_r_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \gen_powergood_delay.intclk_rrst_n_r_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.intclk_rrst_n_r_reg[1]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.intclk_rrst_n_r_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \gen_powergood_delay.intclk_rrst_n_r_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.intclk_rrst_n_r_reg[2]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.intclk_rrst_n_r_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \gen_powergood_delay.intclk_rrst_n_r_reg[2]\ : label is "NO";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.intclk_rrst_n_r_reg[3]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.intclk_rrst_n_r_reg[3]\ : label is "yes";
  attribute SHIFT_EXTRACT of \gen_powergood_delay.intclk_rrst_n_r_reg[3]\ : label is "NO";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.intclk_rrst_n_r_reg[4]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.intclk_rrst_n_r_reg[4]\ : label is "yes";
  attribute SHIFT_EXTRACT of \gen_powergood_delay.intclk_rrst_n_r_reg[4]\ : label is "NO";
  attribute KEEP of \gen_powergood_delay.pwr_on_fsm_reg\ : label is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gen_powergood_delay.wait_cnt[1]_i_1\ : label is "soft_lutpair492";
  attribute SOFT_HLUTNM of \gen_powergood_delay.wait_cnt[2]_i_2\ : label is "soft_lutpair492";
begin
  \out\ <= \gen_powergood_delay.pwr_on_fsm\;
\gen_powergood_delay.intclk_rrst_n_r[4]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_powergood_delay.pwr_on_fsm\,
      O => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0\
    );
\gen_powergood_delay.intclk_rrst_n_r_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0\,
      CLR => \gen_powergood_delay.intclk_rrst_n_r_reg[0]_0\,
      D => '1',
      Q => \gen_powergood_delay.intclk_rrst_n_r\(0)
    );
\gen_powergood_delay.intclk_rrst_n_r_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0\,
      CLR => \gen_powergood_delay.intclk_rrst_n_r_reg[0]_0\,
      D => \gen_powergood_delay.intclk_rrst_n_r\(0),
      Q => \gen_powergood_delay.intclk_rrst_n_r\(1)
    );
\gen_powergood_delay.intclk_rrst_n_r_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0\,
      CLR => \gen_powergood_delay.intclk_rrst_n_r_reg[0]_0\,
      D => \gen_powergood_delay.intclk_rrst_n_r\(1),
      Q => \gen_powergood_delay.intclk_rrst_n_r\(2)
    );
\gen_powergood_delay.intclk_rrst_n_r_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0\,
      CLR => \gen_powergood_delay.intclk_rrst_n_r_reg[0]_0\,
      D => \gen_powergood_delay.intclk_rrst_n_r\(2),
      Q => \gen_powergood_delay.intclk_rrst_n_r\(3)
    );
\gen_powergood_delay.intclk_rrst_n_r_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0\,
      CLR => \gen_powergood_delay.intclk_rrst_n_r_reg[0]_0\,
      D => \gen_powergood_delay.intclk_rrst_n_r\(3),
      Q => \gen_powergood_delay.intclk_rrst_n_r\(4)
    );
\gen_powergood_delay.pwr_on_fsm_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \gen_powergood_delay.pwr_on_fsm\,
      I1 => \gen_powergood_delay.wait_cnt_reg_n_0_[3]\,
      O => \gen_powergood_delay.pwr_on_fsm_i_1_n_0\
    );
\gen_powergood_delay.pwr_on_fsm_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => \gen_powergood_delay.intclk_rrst_n_r_reg[0]_0\,
      D => \gen_powergood_delay.pwr_on_fsm_i_1_n_0\,
      Q => \gen_powergood_delay.pwr_on_fsm\
    );
\gen_powergood_delay.wait_cnt[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \gen_powergood_delay.pwr_on_fsm\,
      I1 => \gen_powergood_delay.wait_cnt_reg_n_0_[0]\,
      O => \gen_powergood_delay.wait_cnt[0]_i_1_n_0\
    );
\gen_powergood_delay.wait_cnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gen_powergood_delay.wait_cnt_reg_n_0_[0]\,
      I1 => \gen_powergood_delay.wait_cnt_reg_n_0_[1]\,
      O => p_2_in(1)
    );
\gen_powergood_delay.wait_cnt[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \gen_powergood_delay.pwr_on_fsm\,
      I1 => \gen_powergood_delay.intclk_rrst_n_r\(4),
      O => \gen_powergood_delay.wait_cnt[2]_i_1_n_0\
    );
\gen_powergood_delay.wait_cnt[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \gen_powergood_delay.wait_cnt_reg_n_0_[0]\,
      I1 => \gen_powergood_delay.wait_cnt_reg_n_0_[1]\,
      I2 => \gen_powergood_delay.wait_cnt_reg_n_0_[2]\,
      O => p_2_in(2)
    );
\gen_powergood_delay.wait_cnt[3]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_powergood_delay.intclk_rrst_n_r\(4),
      O => \gen_powergood_delay.wait_cnt[3]_i_1_n_0\
    );
\gen_powergood_delay.wait_cnt[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF6AAA"
    )
        port map (
      I0 => \gen_powergood_delay.wait_cnt_reg_n_0_[3]\,
      I1 => \gen_powergood_delay.wait_cnt_reg_n_0_[2]\,
      I2 => \gen_powergood_delay.wait_cnt_reg_n_0_[0]\,
      I3 => \gen_powergood_delay.wait_cnt_reg_n_0_[1]\,
      I4 => \gen_powergood_delay.pwr_on_fsm\,
      O => \gen_powergood_delay.wait_cnt[3]_i_2_n_0\
    );
\gen_powergood_delay.wait_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_powergood_delay.wait_cnt[0]_i_1_n_0\,
      Q => \gen_powergood_delay.wait_cnt_reg_n_0_[0]\,
      R => \gen_powergood_delay.wait_cnt[3]_i_1_n_0\
    );
\gen_powergood_delay.wait_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => p_2_in(1),
      Q => \gen_powergood_delay.wait_cnt_reg_n_0_[1]\,
      R => \gen_powergood_delay.wait_cnt[2]_i_1_n_0\
    );
\gen_powergood_delay.wait_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => p_2_in(2),
      Q => \gen_powergood_delay.wait_cnt_reg_n_0_[2]\,
      R => \gen_powergood_delay.wait_cnt[2]_i_1_n_0\
    );
\gen_powergood_delay.wait_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_powergood_delay.wait_cnt[3]_i_2_n_0\,
      Q => \gen_powergood_delay.wait_cnt_reg_n_0_[3]\,
      R => \gen_powergood_delay.wait_cnt[3]_i_1_n_0\
    );
\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_powergood_delay.pwr_on_fsm\,
      I1 => rxpmareset_in(0),
      O => \gen_gtwizard_gthe4.delay_pwrgood_rxpmareset_int\
    );
\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => rxratemode_in(0),
      I1 => \gen_powergood_delay.pwr_on_fsm\,
      O => \gen_powergood_delay.pwr_on_fsm_reg_0\
    );
\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => rxpd_in(1),
      I1 => \gen_powergood_delay.pwr_on_fsm\,
      O => RXPD(1)
    );
\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => rxpd_in(0),
      I1 => \gen_powergood_delay.pwr_on_fsm\,
      O => RXPD(0)
    );
\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_powergood_delay.pwr_on_fsm\,
      I1 => rxrate_in(2),
      O => RXRATE(2)
    );
\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_powergood_delay.pwr_on_fsm\,
      I1 => rxrate_in(1),
      O => RXRATE(1)
    );
\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => rxrate_in(0),
      I1 => \gen_powergood_delay.pwr_on_fsm\,
      O => RXRATE(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity quadsgmii_0_TEST_gtwizard_ultrascale_v1_7_6_reset_inv_synchronizer is
  port (
    gtwiz_reset_rx_done_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxusrclk2_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_in_sync2_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmii_0_TEST_gtwizard_ultrascale_v1_7_6_reset_inv_synchronizer : entity is "gtwizard_ultrascale_v1_7_6_reset_inv_synchronizer";
end quadsgmii_0_TEST_gtwizard_ultrascale_v1_7_6_reset_inv_synchronizer;

architecture STRUCTURE of quadsgmii_0_TEST_gtwizard_ultrascale_v1_7_6_reset_inv_synchronizer is
  signal rst_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_in_meta : signal is "true";
  signal \rst_in_out_i_1__0_n_0\ : STD_LOGIC;
  signal rst_in_sync1 : STD_LOGIC;
  attribute async_reg of rst_in_sync1 : signal is "true";
  signal rst_in_sync2 : STD_LOGIC;
  attribute async_reg of rst_in_sync2 : signal is "true";
  signal rst_in_sync3 : STD_LOGIC;
  attribute async_reg of rst_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rst_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rst_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync1_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync2_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync3_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync3_reg : label is "yes";
begin
rst_in_meta_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2_in(0),
      CE => '1',
      CLR => \rst_in_out_i_1__0_n_0\,
      D => '1',
      Q => rst_in_meta
    );
\rst_in_out_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rst_in_sync2_reg_0,
      O => \rst_in_out_i_1__0_n_0\
    );
rst_in_out_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2_in(0),
      CE => '1',
      CLR => \rst_in_out_i_1__0_n_0\,
      D => rst_in_sync3,
      Q => gtwiz_reset_rx_done_out(0)
    );
rst_in_sync1_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2_in(0),
      CE => '1',
      CLR => \rst_in_out_i_1__0_n_0\,
      D => rst_in_meta,
      Q => rst_in_sync1
    );
rst_in_sync2_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2_in(0),
      CE => '1',
      CLR => \rst_in_out_i_1__0_n_0\,
      D => rst_in_sync1,
      Q => rst_in_sync2
    );
rst_in_sync3_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2_in(0),
      CE => '1',
      CLR => \rst_in_out_i_1__0_n_0\,
      D => rst_in_sync2,
      Q => rst_in_sync3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity quadsgmii_0_TEST_gtwizard_ultrascale_v1_7_6_reset_inv_synchronizer_19 is
  port (
    gtwiz_reset_tx_done_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txusrclk2_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_in_sync2_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmii_0_TEST_gtwizard_ultrascale_v1_7_6_reset_inv_synchronizer_19 : entity is "gtwizard_ultrascale_v1_7_6_reset_inv_synchronizer";
end quadsgmii_0_TEST_gtwizard_ultrascale_v1_7_6_reset_inv_synchronizer_19;

architecture STRUCTURE of quadsgmii_0_TEST_gtwizard_ultrascale_v1_7_6_reset_inv_synchronizer_19 is
  signal rst_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_in_meta : signal is "true";
  signal rst_in_out_i_1_n_0 : STD_LOGIC;
  signal rst_in_sync1 : STD_LOGIC;
  attribute async_reg of rst_in_sync1 : signal is "true";
  signal rst_in_sync2 : STD_LOGIC;
  attribute async_reg of rst_in_sync2 : signal is "true";
  signal rst_in_sync3 : STD_LOGIC;
  attribute async_reg of rst_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rst_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rst_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync1_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync2_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync3_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync3_reg : label is "yes";
begin
rst_in_meta_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txusrclk2_in(0),
      CE => '1',
      CLR => rst_in_out_i_1_n_0,
      D => '1',
      Q => rst_in_meta
    );
rst_in_out_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rst_in_sync2_reg_0,
      O => rst_in_out_i_1_n_0
    );
rst_in_out_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txusrclk2_in(0),
      CE => '1',
      CLR => rst_in_out_i_1_n_0,
      D => rst_in_sync3,
      Q => gtwiz_reset_tx_done_out(0)
    );
rst_in_sync1_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txusrclk2_in(0),
      CE => '1',
      CLR => rst_in_out_i_1_n_0,
      D => rst_in_meta,
      Q => rst_in_sync1
    );
rst_in_sync2_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txusrclk2_in(0),
      CE => '1',
      CLR => rst_in_out_i_1_n_0,
      D => rst_in_sync1,
      Q => rst_in_sync2
    );
rst_in_sync3_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txusrclk2_in(0),
      CE => '1',
      CLR => rst_in_out_i_1_n_0,
      D => rst_in_sync2,
      Q => rst_in_sync3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity quadsgmii_0_TEST_gtwizard_ultrascale_v1_7_6_reset_synchronizer is
  port (
    gtwiz_reset_all_sync : out STD_LOGIC;
    gtwiz_reset_clk_freerun_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_all_in : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmii_0_TEST_gtwizard_ultrascale_v1_7_6_reset_synchronizer : entity is "gtwizard_ultrascale_v1_7_6_reset_synchronizer";
end quadsgmii_0_TEST_gtwizard_ultrascale_v1_7_6_reset_synchronizer;

architecture STRUCTURE of quadsgmii_0_TEST_gtwizard_ultrascale_v1_7_6_reset_synchronizer is
  signal rst_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_in_meta : signal is "true";
  signal rst_in_sync1 : STD_LOGIC;
  attribute async_reg of rst_in_sync1 : signal is "true";
  signal rst_in_sync2 : STD_LOGIC;
  attribute async_reg of rst_in_sync2 : signal is "true";
  signal rst_in_sync3 : STD_LOGIC;
  attribute async_reg of rst_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rst_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rst_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync1_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync2_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync3_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync3_reg : label is "yes";
begin
rst_in_meta_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => '0',
      PRE => gtwiz_reset_all_in(0),
      Q => rst_in_meta
    );
rst_in_out_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => rst_in_sync3,
      PRE => gtwiz_reset_all_in(0),
      Q => gtwiz_reset_all_sync
    );
rst_in_sync1_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => rst_in_meta,
      PRE => gtwiz_reset_all_in(0),
      Q => rst_in_sync1
    );
rst_in_sync2_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => rst_in_sync1,
      PRE => gtwiz_reset_all_in(0),
      Q => rst_in_sync2
    );
rst_in_sync3_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => rst_in_sync2,
      PRE => gtwiz_reset_all_in(0),
      Q => rst_in_sync3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity quadsgmii_0_TEST_gtwizard_ultrascale_v1_7_6_reset_synchronizer_13 is
  port (
    gtwiz_reset_rx_any_sync : out STD_LOGIC;
    \FSM_sequential_sm_reset_rx_reg[1]\ : out STD_LOGIC;
    \FSM_sequential_sm_reset_rx_reg[1]_0\ : out STD_LOGIC;
    \FSM_sequential_sm_reset_rx_reg[1]_1\ : out STD_LOGIC;
    gtwiz_reset_clk_freerun_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int\ : in STD_LOGIC;
    rxprogdivreset_out_reg : in STD_LOGIC;
    \gen_gtwizard_gthe4.rxprogdivreset_int\ : in STD_LOGIC;
    plllock_rx_sync : in STD_LOGIC;
    gtrxreset_out_reg : in STD_LOGIC;
    \gen_gtwizard_gthe4.gtrxreset_int\ : in STD_LOGIC;
    rst_in_out_reg_0 : in STD_LOGIC;
    gtwiz_reset_rx_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_pll_and_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_in_out_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmii_0_TEST_gtwizard_ultrascale_v1_7_6_reset_synchronizer_13 : entity is "gtwizard_ultrascale_v1_7_6_reset_synchronizer";
end quadsgmii_0_TEST_gtwizard_ultrascale_v1_7_6_reset_synchronizer_13;

architecture STRUCTURE of quadsgmii_0_TEST_gtwizard_ultrascale_v1_7_6_reset_synchronizer_13 is
  signal gtrxreset_out_i_2_n_0 : STD_LOGIC;
  signal gtwiz_reset_rx_any : STD_LOGIC;
  signal \^gtwiz_reset_rx_any_sync\ : STD_LOGIC;
  signal rst_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_in_meta : signal is "true";
  signal rst_in_sync1 : STD_LOGIC;
  attribute async_reg of rst_in_sync1 : signal is "true";
  signal rst_in_sync2 : STD_LOGIC;
  attribute async_reg of rst_in_sync2 : signal is "true";
  signal rst_in_sync3 : STD_LOGIC;
  attribute async_reg of rst_in_sync3 : signal is "true";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of gtrxreset_out_i_2 : label is "soft_lutpair495";
  attribute SOFT_HLUTNM of pllreset_rx_out_i_1 : label is "soft_lutpair495";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rst_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rst_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync1_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync2_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync3_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync3_reg : label is "yes";
begin
  gtwiz_reset_rx_any_sync <= \^gtwiz_reset_rx_any_sync\;
gtrxreset_out_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF44884488"
    )
        port map (
      I0 => Q(1),
      I1 => gtrxreset_out_i_2_n_0,
      I2 => plllock_rx_sync,
      I3 => Q(0),
      I4 => gtrxreset_out_reg,
      I5 => \gen_gtwizard_gthe4.gtrxreset_int\,
      O => \FSM_sequential_sm_reset_rx_reg[1]_1\
    );
gtrxreset_out_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^gtwiz_reset_rx_any_sync\,
      I1 => Q(2),
      O => gtrxreset_out_i_2_n_0
    );
pllreset_rx_out_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FDFF0100"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      I2 => \^gtwiz_reset_rx_any_sync\,
      I3 => Q(0),
      I4 => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int\,
      O => \FSM_sequential_sm_reset_rx_reg[1]\
    );
\rst_in_meta_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => rst_in_out_reg_0,
      I1 => gtwiz_reset_rx_datapath_in(0),
      I2 => gtwiz_reset_rx_pll_and_datapath_in(0),
      I3 => rst_in_out_reg_1,
      O => gtwiz_reset_rx_any
    );
rst_in_meta_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => '0',
      PRE => gtwiz_reset_rx_any,
      Q => rst_in_meta
    );
rst_in_out_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => rst_in_sync3,
      PRE => gtwiz_reset_rx_any,
      Q => \^gtwiz_reset_rx_any_sync\
    );
rst_in_sync1_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => rst_in_meta,
      PRE => gtwiz_reset_rx_any,
      Q => rst_in_sync1
    );
rst_in_sync2_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => rst_in_sync1,
      PRE => gtwiz_reset_rx_any,
      Q => rst_in_sync2
    );
rst_in_sync3_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => rst_in_sync2,
      PRE => gtwiz_reset_rx_any,
      Q => rst_in_sync3
    );
rxprogdivreset_out_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFF00120012"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      I2 => Q(0),
      I3 => \^gtwiz_reset_rx_any_sync\,
      I4 => rxprogdivreset_out_reg,
      I5 => \gen_gtwizard_gthe4.rxprogdivreset_int\,
      O => \FSM_sequential_sm_reset_rx_reg[1]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity quadsgmii_0_TEST_gtwizard_ultrascale_v1_7_6_reset_synchronizer_14 is
  port (
    in0 : out STD_LOGIC;
    gtwiz_reset_clk_freerun_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_in_out_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmii_0_TEST_gtwizard_ultrascale_v1_7_6_reset_synchronizer_14 : entity is "gtwizard_ultrascale_v1_7_6_reset_synchronizer";
end quadsgmii_0_TEST_gtwizard_ultrascale_v1_7_6_reset_synchronizer_14;

architecture STRUCTURE of quadsgmii_0_TEST_gtwizard_ultrascale_v1_7_6_reset_synchronizer_14 is
  signal rst_in0_1 : STD_LOGIC;
  signal rst_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_in_meta : signal is "true";
  signal rst_in_sync1 : STD_LOGIC;
  attribute async_reg of rst_in_sync1 : signal is "true";
  signal rst_in_sync2 : STD_LOGIC;
  attribute async_reg of rst_in_sync2 : signal is "true";
  signal rst_in_sync3 : STD_LOGIC;
  attribute async_reg of rst_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rst_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rst_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync1_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync2_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync3_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync3_reg : label is "yes";
begin
\rst_in_meta_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => gtwiz_reset_rx_datapath_in(0),
      I1 => rst_in_out_reg_0,
      O => rst_in0_1
    );
rst_in_meta_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => '0',
      PRE => rst_in0_1,
      Q => rst_in_meta
    );
rst_in_out_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => rst_in_sync3,
      PRE => rst_in0_1,
      Q => in0
    );
rst_in_sync1_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => rst_in_meta,
      PRE => rst_in0_1,
      Q => rst_in_sync1
    );
rst_in_sync2_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => rst_in_sync1,
      PRE => rst_in0_1,
      Q => rst_in_sync2
    );
rst_in_sync3_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => rst_in_sync2,
      PRE => rst_in0_1,
      Q => rst_in_sync3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity quadsgmii_0_TEST_gtwizard_ultrascale_v1_7_6_reset_synchronizer_15 is
  port (
    in0 : out STD_LOGIC;
    gtwiz_reset_clk_freerun_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_in_out_reg_0 : in STD_LOGIC;
    gtwiz_reset_rx_pll_and_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmii_0_TEST_gtwizard_ultrascale_v1_7_6_reset_synchronizer_15 : entity is "gtwizard_ultrascale_v1_7_6_reset_synchronizer";
end quadsgmii_0_TEST_gtwizard_ultrascale_v1_7_6_reset_synchronizer_15;

architecture STRUCTURE of quadsgmii_0_TEST_gtwizard_ultrascale_v1_7_6_reset_synchronizer_15 is
  signal p_0_in : STD_LOGIC;
  signal rst_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_in_meta : signal is "true";
  signal rst_in_sync1 : STD_LOGIC;
  attribute async_reg of rst_in_sync1 : signal is "true";
  signal rst_in_sync2 : STD_LOGIC;
  attribute async_reg of rst_in_sync2 : signal is "true";
  signal rst_in_sync3 : STD_LOGIC;
  attribute async_reg of rst_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rst_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rst_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync1_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync2_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync3_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync3_reg : label is "yes";
begin
\rst_in_meta_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rst_in_out_reg_0,
      I1 => gtwiz_reset_rx_pll_and_datapath_in(0),
      O => p_0_in
    );
rst_in_meta_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => '0',
      PRE => p_0_in,
      Q => rst_in_meta
    );
rst_in_out_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => rst_in_sync3,
      PRE => p_0_in,
      Q => in0
    );
rst_in_sync1_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => rst_in_meta,
      PRE => p_0_in,
      Q => rst_in_sync1
    );
rst_in_sync2_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => rst_in_sync1,
      PRE => p_0_in,
      Q => rst_in_sync2
    );
rst_in_sync3_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => rst_in_sync2,
      PRE => p_0_in,
      Q => rst_in_sync3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity quadsgmii_0_TEST_gtwizard_ultrascale_v1_7_6_reset_synchronizer_16 is
  port (
    gtwiz_reset_tx_any_sync : out STD_LOGIC;
    \FSM_sequential_sm_reset_tx_reg[1]\ : out STD_LOGIC;
    \FSM_sequential_sm_reset_tx_reg[1]_0\ : out STD_LOGIC;
    \FSM_sequential_sm_reset_tx_reg[0]\ : out STD_LOGIC;
    gtwiz_reset_clk_freerun_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int\ : in STD_LOGIC;
    plllock_tx_sync : in STD_LOGIC;
    gttxreset_out_reg : in STD_LOGIC;
    \gen_gtwizard_gthe4.gttxreset_int\ : in STD_LOGIC;
    txuserrdy_out_reg : in STD_LOGIC;
    gtwiz_reset_userclk_tx_active_sync : in STD_LOGIC;
    \gen_gtwizard_gthe4.txuserrdy_int\ : in STD_LOGIC;
    gtwiz_reset_tx_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_tx_pll_and_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_in_out_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmii_0_TEST_gtwizard_ultrascale_v1_7_6_reset_synchronizer_16 : entity is "gtwizard_ultrascale_v1_7_6_reset_synchronizer";
end quadsgmii_0_TEST_gtwizard_ultrascale_v1_7_6_reset_synchronizer_16;

architecture STRUCTURE of quadsgmii_0_TEST_gtwizard_ultrascale_v1_7_6_reset_synchronizer_16 is
  signal gttxreset_out_i_2_n_0 : STD_LOGIC;
  signal gtwiz_reset_tx_any : STD_LOGIC;
  signal \^gtwiz_reset_tx_any_sync\ : STD_LOGIC;
  signal rst_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_in_meta : signal is "true";
  signal rst_in_sync1 : STD_LOGIC;
  attribute async_reg of rst_in_sync1 : signal is "true";
  signal rst_in_sync2 : STD_LOGIC;
  attribute async_reg of rst_in_sync2 : signal is "true";
  signal rst_in_sync3 : STD_LOGIC;
  attribute async_reg of rst_in_sync3 : signal is "true";
  signal txuserrdy_out_i_2_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of pllreset_tx_out_i_1 : label is "soft_lutpair496";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rst_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rst_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync1_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync2_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync3_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync3_reg : label is "yes";
  attribute SOFT_HLUTNM of txuserrdy_out_i_2 : label is "soft_lutpair496";
begin
  gtwiz_reset_tx_any_sync <= \^gtwiz_reset_tx_any_sync\;
gttxreset_out_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF44884488"
    )
        port map (
      I0 => Q(1),
      I1 => gttxreset_out_i_2_n_0,
      I2 => plllock_tx_sync,
      I3 => Q(0),
      I4 => gttxreset_out_reg,
      I5 => \gen_gtwizard_gthe4.gttxreset_int\,
      O => \FSM_sequential_sm_reset_tx_reg[1]_0\
    );
gttxreset_out_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^gtwiz_reset_tx_any_sync\,
      I1 => Q(2),
      O => gttxreset_out_i_2_n_0
    );
pllreset_tx_out_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FDFF0100"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      I2 => \^gtwiz_reset_tx_any_sync\,
      I3 => Q(0),
      I4 => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int\,
      O => \FSM_sequential_sm_reset_tx_reg[1]\
    );
rst_in_meta_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => gtwiz_reset_tx_datapath_in(0),
      I1 => gtwiz_reset_tx_pll_and_datapath_in(0),
      I2 => rst_in_out_reg_0,
      O => gtwiz_reset_tx_any
    );
rst_in_meta_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => '0',
      PRE => gtwiz_reset_tx_any,
      Q => rst_in_meta
    );
rst_in_out_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => rst_in_sync3,
      PRE => gtwiz_reset_tx_any,
      Q => \^gtwiz_reset_tx_any_sync\
    );
rst_in_sync1_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => rst_in_meta,
      PRE => gtwiz_reset_tx_any,
      Q => rst_in_sync1
    );
rst_in_sync2_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => rst_in_sync1,
      PRE => gtwiz_reset_tx_any,
      Q => rst_in_sync2
    );
rst_in_sync3_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => rst_in_sync2,
      PRE => gtwiz_reset_tx_any,
      Q => rst_in_sync3
    );
txuserrdy_out_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DD55DD5588008C00"
    )
        port map (
      I0 => txuserrdy_out_i_2_n_0,
      I1 => txuserrdy_out_reg,
      I2 => Q(0),
      I3 => gtwiz_reset_userclk_tx_active_sync,
      I4 => \^gtwiz_reset_tx_any_sync\,
      I5 => \gen_gtwizard_gthe4.txuserrdy_int\,
      O => \FSM_sequential_sm_reset_tx_reg[0]\
    );
txuserrdy_out_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0110"
    )
        port map (
      I0 => Q(2),
      I1 => \^gtwiz_reset_tx_any_sync\,
      I2 => Q(1),
      I3 => Q(0),
      O => txuserrdy_out_i_2_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity quadsgmii_0_TEST_gtwizard_ultrascale_v1_7_6_reset_synchronizer_17 is
  port (
    in0 : out STD_LOGIC;
    gtwiz_reset_clk_freerun_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_tx_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmii_0_TEST_gtwizard_ultrascale_v1_7_6_reset_synchronizer_17 : entity is "gtwizard_ultrascale_v1_7_6_reset_synchronizer";
end quadsgmii_0_TEST_gtwizard_ultrascale_v1_7_6_reset_synchronizer_17;

architecture STRUCTURE of quadsgmii_0_TEST_gtwizard_ultrascale_v1_7_6_reset_synchronizer_17 is
  signal rst_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_in_meta : signal is "true";
  signal rst_in_sync1 : STD_LOGIC;
  attribute async_reg of rst_in_sync1 : signal is "true";
  signal rst_in_sync2 : STD_LOGIC;
  attribute async_reg of rst_in_sync2 : signal is "true";
  signal rst_in_sync3 : STD_LOGIC;
  attribute async_reg of rst_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rst_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rst_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync1_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync2_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync3_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync3_reg : label is "yes";
begin
rst_in_meta_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => '0',
      PRE => gtwiz_reset_tx_datapath_in(0),
      Q => rst_in_meta
    );
rst_in_out_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => rst_in_sync3,
      PRE => gtwiz_reset_tx_datapath_in(0),
      Q => in0
    );
rst_in_sync1_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => rst_in_meta,
      PRE => gtwiz_reset_tx_datapath_in(0),
      Q => rst_in_sync1
    );
rst_in_sync2_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => rst_in_sync1,
      PRE => gtwiz_reset_tx_datapath_in(0),
      Q => rst_in_sync2
    );
rst_in_sync3_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => rst_in_sync2,
      PRE => gtwiz_reset_tx_datapath_in(0),
      Q => rst_in_sync3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity quadsgmii_0_TEST_gtwizard_ultrascale_v1_7_6_reset_synchronizer_18 is
  port (
    in0 : out STD_LOGIC;
    gtwiz_reset_clk_freerun_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_in_out_reg_0 : in STD_LOGIC;
    gtwiz_reset_tx_pll_and_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmii_0_TEST_gtwizard_ultrascale_v1_7_6_reset_synchronizer_18 : entity is "gtwizard_ultrascale_v1_7_6_reset_synchronizer";
end quadsgmii_0_TEST_gtwizard_ultrascale_v1_7_6_reset_synchronizer_18;

architecture STRUCTURE of quadsgmii_0_TEST_gtwizard_ultrascale_v1_7_6_reset_synchronizer_18 is
  signal p_1_in_0 : STD_LOGIC;
  signal rst_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_in_meta : signal is "true";
  signal rst_in_sync1 : STD_LOGIC;
  attribute async_reg of rst_in_sync1 : signal is "true";
  signal rst_in_sync2 : STD_LOGIC;
  attribute async_reg of rst_in_sync2 : signal is "true";
  signal rst_in_sync3 : STD_LOGIC;
  attribute async_reg of rst_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rst_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rst_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync1_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync2_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync3_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync3_reg : label is "yes";
begin
\rst_in_meta_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rst_in_out_reg_0,
      I1 => gtwiz_reset_tx_pll_and_datapath_in(0),
      O => p_1_in_0
    );
rst_in_meta_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => '0',
      PRE => p_1_in_0,
      Q => rst_in_meta
    );
rst_in_out_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => rst_in_sync3,
      PRE => p_1_in_0,
      Q => in0
    );
rst_in_sync1_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => rst_in_meta,
      PRE => p_1_in_0,
      Q => rst_in_sync1
    );
rst_in_sync2_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => rst_in_sync1,
      PRE => p_1_in_0,
      Q => rst_in_sync2
    );
rst_in_sync3_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => rst_in_sync2,
      PRE => p_1_in_0,
      Q => rst_in_sync3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity quadsgmii_0_TEST_gtwizard_ultrascale_v1_7_6_reset_synchronizer_20 is
  port (
    in0 : out STD_LOGIC;
    gtwiz_reset_clk_freerun_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_in0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmii_0_TEST_gtwizard_ultrascale_v1_7_6_reset_synchronizer_20 : entity is "gtwizard_ultrascale_v1_7_6_reset_synchronizer";
end quadsgmii_0_TEST_gtwizard_ultrascale_v1_7_6_reset_synchronizer_20;

architecture STRUCTURE of quadsgmii_0_TEST_gtwizard_ultrascale_v1_7_6_reset_synchronizer_20 is
  signal rst_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_in_meta : signal is "true";
  signal rst_in_sync1 : STD_LOGIC;
  attribute async_reg of rst_in_sync1 : signal is "true";
  signal rst_in_sync2 : STD_LOGIC;
  attribute async_reg of rst_in_sync2 : signal is "true";
  signal rst_in_sync3 : STD_LOGIC;
  attribute async_reg of rst_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rst_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rst_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync1_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync2_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync3_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync3_reg : label is "yes";
begin
rst_in_meta_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => '0',
      PRE => rst_in0,
      Q => rst_in_meta
    );
rst_in_out_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => rst_in_sync3,
      PRE => rst_in0,
      Q => in0
    );
rst_in_sync1_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => rst_in_meta,
      PRE => rst_in0,
      Q => rst_in_sync1
    );
rst_in_sync2_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => rst_in_sync1,
      PRE => rst_in0,
      Q => rst_in_sync2
    );
rst_in_sync3_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => rst_in_sync2,
      PRE => rst_in0,
      Q => rst_in_sync3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity quadsgmii_0_TEST_gtwizard_ultrascale_v1_7_6_reset_synchronizer_22 is
  port (
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmii_0_TEST_gtwizard_ultrascale_v1_7_6_reset_synchronizer_22 : entity is "gtwizard_ultrascale_v1_7_6_reset_synchronizer";
end quadsgmii_0_TEST_gtwizard_ultrascale_v1_7_6_reset_synchronizer_22;

architecture STRUCTURE of quadsgmii_0_TEST_gtwizard_ultrascale_v1_7_6_reset_synchronizer_22 is
  signal rst_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_in_meta : signal is "true";
  signal rst_in_sync1 : STD_LOGIC;
  attribute async_reg of rst_in_sync1 : signal is "true";
  signal rst_in_sync2 : STD_LOGIC;
  attribute async_reg of rst_in_sync2 : signal is "true";
  signal rst_in_sync3 : STD_LOGIC;
  attribute async_reg of rst_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rst_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rst_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync1_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync2_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync3_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync3_reg : label is "yes";
begin
rst_in_meta_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => '0',
      PRE => '1',
      Q => rst_in_meta
    );
rst_in_sync1_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_meta,
      PRE => '1',
      Q => rst_in_sync1
    );
rst_in_sync2_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync1,
      PRE => '1',
      Q => rst_in_sync2
    );
rst_in_sync3_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync2,
      PRE => '1',
      Q => rst_in_sync3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity quadsgmii_0_TEST_gtwizard_ultrascale_v1_7_6_reset_synchronizer_23 is
  port (
    cal_on_tx_reset_in_sync : out STD_LOGIC;
    rst_in_out_reg_0 : out STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    RESET_IN : in STD_LOGIC;
    status_store_reg : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmii_0_TEST_gtwizard_ultrascale_v1_7_6_reset_synchronizer_23 : entity is "gtwizard_ultrascale_v1_7_6_reset_synchronizer";
end quadsgmii_0_TEST_gtwizard_ultrascale_v1_7_6_reset_synchronizer_23;

architecture STRUCTURE of quadsgmii_0_TEST_gtwizard_ultrascale_v1_7_6_reset_synchronizer_23 is
  signal \^cal_on_tx_reset_in_sync\ : STD_LOGIC;
  signal rst_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_in_meta : signal is "true";
  signal rst_in_sync1 : STD_LOGIC;
  attribute async_reg of rst_in_sync1 : signal is "true";
  signal rst_in_sync2 : STD_LOGIC;
  attribute async_reg of rst_in_sync2 : signal is "true";
  signal rst_in_sync3 : STD_LOGIC;
  attribute async_reg of rst_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rst_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rst_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync1_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync2_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync3_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync3_reg : label is "yes";
begin
  cal_on_tx_reset_in_sync <= \^cal_on_tx_reset_in_sync\;
rst_in_meta_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => '0',
      PRE => RESET_IN,
      Q => rst_in_meta
    );
rst_in_out_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync3,
      PRE => RESET_IN,
      Q => \^cal_on_tx_reset_in_sync\
    );
rst_in_sync1_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_meta,
      PRE => RESET_IN,
      Q => rst_in_sync1
    );
rst_in_sync2_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync1,
      PRE => RESET_IN,
      Q => rst_in_sync2
    );
rst_in_sync3_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync2,
      PRE => RESET_IN,
      Q => rst_in_sync3
    );
status_store_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^cal_on_tx_reset_in_sync\,
      I1 => status_store_reg(0),
      O => rst_in_out_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity quadsgmii_0_TEST_gtwizard_ultrascale_v1_7_6_reset_synchronizer_30 is
  port (
    rst_in_out : out STD_LOGIC;
    txoutclkmon : in STD_LOGIC;
    \out\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmii_0_TEST_gtwizard_ultrascale_v1_7_6_reset_synchronizer_30 : entity is "gtwizard_ultrascale_v1_7_6_reset_synchronizer";
end quadsgmii_0_TEST_gtwizard_ultrascale_v1_7_6_reset_synchronizer_30;

architecture STRUCTURE of quadsgmii_0_TEST_gtwizard_ultrascale_v1_7_6_reset_synchronizer_30 is
  signal rst_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_in_meta : signal is "true";
  signal rst_in_sync1 : STD_LOGIC;
  attribute async_reg of rst_in_sync1 : signal is "true";
  signal rst_in_sync2 : STD_LOGIC;
  attribute async_reg of rst_in_sync2 : signal is "true";
  signal rst_in_sync3 : STD_LOGIC;
  attribute async_reg of rst_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rst_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rst_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync1_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync2_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync3_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync3_reg : label is "yes";
begin
rst_in_meta_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => '1',
      D => '0',
      PRE => \out\,
      Q => rst_in_meta
    );
rst_in_out_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => '1',
      D => rst_in_sync3,
      PRE => \out\,
      Q => rst_in_out
    );
rst_in_sync1_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => '1',
      D => rst_in_meta,
      PRE => \out\,
      Q => rst_in_sync1
    );
rst_in_sync2_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => '1',
      D => rst_in_sync1,
      PRE => \out\,
      Q => rst_in_sync2
    );
rst_in_sync3_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => '1',
      D => rst_in_sync2,
      PRE => \out\,
      Q => rst_in_sync3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity quadsgmii_0_TEST_quadsgmii_0_TEST_clock_div is
  port (
    clk_div10_plse_rise : out STD_LOGIC;
    clk_div10_plse_fall : out STD_LOGIC;
    reset_out : in STD_LOGIC;
    userclk2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmii_0_TEST_quadsgmii_0_TEST_clock_div : entity is "quadsgmii_0_TEST_clock_div";
end quadsgmii_0_TEST_quadsgmii_0_TEST_clock_div;

architecture STRUCTURE of quadsgmii_0_TEST_quadsgmii_0_TEST_clock_div is
  signal clk_counter_neg_stg1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal clk_counter_pos_stg1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \clk_counter_pos_stg1[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \clk_counter_pos_stg1[1]_i_1_n_0\ : STD_LOGIC;
  signal \clk_counter_pos_stg1[2]_i_1_n_0\ : STD_LOGIC;
  signal \clk_div10_i_1__2_n_0\ : STD_LOGIC;
  signal \clk_div10_plse_fall_i_1__2_n_0\ : STD_LOGIC;
  signal clk_div10_plse_rise0 : STD_LOGIC;
  signal clk_div10_reg1 : STD_LOGIC;
  signal clk_div10_reg_n_0 : STD_LOGIC;
  signal \clk_div5_pos_i_1__2_n_0\ : STD_LOGIC;
  signal clk_div5_pos_reg_n_0 : STD_LOGIC;
  signal clk_div5_reg1 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \clk_counter_pos_stg1[0]_i_1__2\ : label is "soft_lutpair429";
  attribute SOFT_HLUTNM of \clk_counter_pos_stg1[2]_i_1\ : label is "soft_lutpair429";
  attribute SOFT_HLUTNM of \clk_div10_i_1__2\ : label is "soft_lutpair430";
  attribute SOFT_HLUTNM of \clk_div10_plse_rise_i_1__2\ : label is "soft_lutpair430";
begin
\clk_counter_neg_stg1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => clk_counter_pos_stg1(0),
      Q => clk_counter_neg_stg1(0),
      R => '0'
    );
\clk_counter_neg_stg1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => clk_counter_pos_stg1(1),
      Q => clk_counter_neg_stg1(1),
      R => '0'
    );
\clk_counter_neg_stg1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => clk_counter_pos_stg1(2),
      Q => clk_counter_neg_stg1(2),
      R => '0'
    );
\clk_counter_pos_stg1[0]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0B"
    )
        port map (
      I0 => clk_counter_pos_stg1(1),
      I1 => clk_counter_pos_stg1(2),
      I2 => clk_counter_pos_stg1(0),
      O => \clk_counter_pos_stg1[0]_i_1__2_n_0\
    );
\clk_counter_pos_stg1[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => clk_counter_pos_stg1(1),
      I1 => clk_counter_pos_stg1(0),
      O => \clk_counter_pos_stg1[1]_i_1_n_0\
    );
\clk_counter_pos_stg1[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"68"
    )
        port map (
      I0 => clk_counter_pos_stg1(1),
      I1 => clk_counter_pos_stg1(0),
      I2 => clk_counter_pos_stg1(2),
      O => \clk_counter_pos_stg1[2]_i_1_n_0\
    );
\clk_counter_pos_stg1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \clk_counter_pos_stg1[0]_i_1__2_n_0\,
      Q => clk_counter_pos_stg1(0),
      R => reset_out
    );
\clk_counter_pos_stg1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \clk_counter_pos_stg1[1]_i_1_n_0\,
      Q => clk_counter_pos_stg1(1),
      R => reset_out
    );
\clk_counter_pos_stg1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \clk_counter_pos_stg1[2]_i_1_n_0\,
      Q => clk_counter_pos_stg1(2),
      R => reset_out
    );
\clk_div10_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => clk_div5_reg1,
      I1 => clk_div5_pos_reg_n_0,
      I2 => clk_div10_reg_n_0,
      O => \clk_div10_i_1__2_n_0\
    );
\clk_div10_plse_fall_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clk_div10_reg1,
      I1 => clk_div10_reg_n_0,
      O => \clk_div10_plse_fall_i_1__2_n_0\
    );
clk_div10_plse_fall_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \clk_div10_plse_fall_i_1__2_n_0\,
      Q => clk_div10_plse_fall,
      R => reset_out
    );
\clk_div10_plse_rise_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clk_div10_reg_n_0,
      I1 => clk_div10_reg1,
      O => clk_div10_plse_rise0
    );
clk_div10_plse_rise_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => clk_div10_plse_rise0,
      Q => clk_div10_plse_rise,
      R => reset_out
    );
clk_div10_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \clk_div10_i_1__2_n_0\,
      Q => clk_div10_reg_n_0,
      R => reset_out
    );
clk_div10_reg1_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => clk_div10_reg_n_0,
      Q => clk_div10_reg1,
      R => reset_out
    );
\clk_div5_pos_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD04"
    )
        port map (
      I0 => clk_counter_neg_stg1(2),
      I1 => clk_counter_neg_stg1(0),
      I2 => clk_counter_neg_stg1(1),
      I3 => clk_div5_pos_reg_n_0,
      O => \clk_div5_pos_i_1__2_n_0\
    );
clk_div5_pos_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \clk_div5_pos_i_1__2_n_0\,
      Q => clk_div5_pos_reg_n_0,
      R => reset_out
    );
clk_div5_reg1_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => clk_div5_pos_reg_n_0,
      Q => clk_div5_reg1,
      R => reset_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity quadsgmii_0_TEST_quadsgmii_0_TEST_clock_div_42 is
  port (
    clk_div10_plse_rise : out STD_LOGIC;
    clk_div10_plse_fall : out STD_LOGIC;
    reset_out : in STD_LOGIC;
    userclk2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmii_0_TEST_quadsgmii_0_TEST_clock_div_42 : entity is "quadsgmii_0_TEST_clock_div";
end quadsgmii_0_TEST_quadsgmii_0_TEST_clock_div_42;

architecture STRUCTURE of quadsgmii_0_TEST_quadsgmii_0_TEST_clock_div_42 is
  signal clk_counter_neg_stg1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal clk_counter_pos_stg1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \clk_counter_pos_stg1[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \clk_counter_pos_stg1[1]_i_1_n_0\ : STD_LOGIC;
  signal \clk_counter_pos_stg1[2]_i_1_n_0\ : STD_LOGIC;
  signal \clk_div10_i_1__1_n_0\ : STD_LOGIC;
  signal \clk_div10_plse_fall_i_1__1_n_0\ : STD_LOGIC;
  signal clk_div10_plse_rise0 : STD_LOGIC;
  signal clk_div10_reg1 : STD_LOGIC;
  signal clk_div10_reg_n_0 : STD_LOGIC;
  signal \clk_div5_pos_i_1__1_n_0\ : STD_LOGIC;
  signal clk_div5_pos_reg_n_0 : STD_LOGIC;
  signal clk_div5_reg1 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \clk_counter_pos_stg1[0]_i_1__1\ : label is "soft_lutpair427";
  attribute SOFT_HLUTNM of \clk_counter_pos_stg1[2]_i_1\ : label is "soft_lutpair427";
  attribute SOFT_HLUTNM of \clk_div10_i_1__1\ : label is "soft_lutpair428";
  attribute SOFT_HLUTNM of \clk_div10_plse_rise_i_1__1\ : label is "soft_lutpair428";
begin
\clk_counter_neg_stg1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => clk_counter_pos_stg1(0),
      Q => clk_counter_neg_stg1(0),
      R => '0'
    );
\clk_counter_neg_stg1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => clk_counter_pos_stg1(1),
      Q => clk_counter_neg_stg1(1),
      R => '0'
    );
\clk_counter_neg_stg1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => clk_counter_pos_stg1(2),
      Q => clk_counter_neg_stg1(2),
      R => '0'
    );
\clk_counter_pos_stg1[0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0B"
    )
        port map (
      I0 => clk_counter_pos_stg1(1),
      I1 => clk_counter_pos_stg1(2),
      I2 => clk_counter_pos_stg1(0),
      O => \clk_counter_pos_stg1[0]_i_1__1_n_0\
    );
\clk_counter_pos_stg1[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => clk_counter_pos_stg1(1),
      I1 => clk_counter_pos_stg1(0),
      O => \clk_counter_pos_stg1[1]_i_1_n_0\
    );
\clk_counter_pos_stg1[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"68"
    )
        port map (
      I0 => clk_counter_pos_stg1(1),
      I1 => clk_counter_pos_stg1(0),
      I2 => clk_counter_pos_stg1(2),
      O => \clk_counter_pos_stg1[2]_i_1_n_0\
    );
\clk_counter_pos_stg1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \clk_counter_pos_stg1[0]_i_1__1_n_0\,
      Q => clk_counter_pos_stg1(0),
      R => reset_out
    );
\clk_counter_pos_stg1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \clk_counter_pos_stg1[1]_i_1_n_0\,
      Q => clk_counter_pos_stg1(1),
      R => reset_out
    );
\clk_counter_pos_stg1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \clk_counter_pos_stg1[2]_i_1_n_0\,
      Q => clk_counter_pos_stg1(2),
      R => reset_out
    );
\clk_div10_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => clk_div5_reg1,
      I1 => clk_div5_pos_reg_n_0,
      I2 => clk_div10_reg_n_0,
      O => \clk_div10_i_1__1_n_0\
    );
\clk_div10_plse_fall_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clk_div10_reg1,
      I1 => clk_div10_reg_n_0,
      O => \clk_div10_plse_fall_i_1__1_n_0\
    );
clk_div10_plse_fall_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \clk_div10_plse_fall_i_1__1_n_0\,
      Q => clk_div10_plse_fall,
      R => reset_out
    );
\clk_div10_plse_rise_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clk_div10_reg_n_0,
      I1 => clk_div10_reg1,
      O => clk_div10_plse_rise0
    );
clk_div10_plse_rise_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => clk_div10_plse_rise0,
      Q => clk_div10_plse_rise,
      R => reset_out
    );
clk_div10_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \clk_div10_i_1__1_n_0\,
      Q => clk_div10_reg_n_0,
      R => reset_out
    );
clk_div10_reg1_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => clk_div10_reg_n_0,
      Q => clk_div10_reg1,
      R => reset_out
    );
\clk_div5_pos_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD04"
    )
        port map (
      I0 => clk_counter_neg_stg1(2),
      I1 => clk_counter_neg_stg1(0),
      I2 => clk_counter_neg_stg1(1),
      I3 => clk_div5_pos_reg_n_0,
      O => \clk_div5_pos_i_1__1_n_0\
    );
clk_div5_pos_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \clk_div5_pos_i_1__1_n_0\,
      Q => clk_div5_pos_reg_n_0,
      R => reset_out
    );
clk_div5_reg1_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => clk_div5_pos_reg_n_0,
      Q => clk_div5_reg1,
      R => reset_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity quadsgmii_0_TEST_quadsgmii_0_TEST_clock_div_48 is
  port (
    clk_div10_plse_rise : out STD_LOGIC;
    clk_div10_plse_fall : out STD_LOGIC;
    reset_out : in STD_LOGIC;
    userclk2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmii_0_TEST_quadsgmii_0_TEST_clock_div_48 : entity is "quadsgmii_0_TEST_clock_div";
end quadsgmii_0_TEST_quadsgmii_0_TEST_clock_div_48;

architecture STRUCTURE of quadsgmii_0_TEST_quadsgmii_0_TEST_clock_div_48 is
  signal clk_counter_neg_stg1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal clk_counter_pos_stg1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \clk_counter_pos_stg1[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \clk_counter_pos_stg1[1]_i_1_n_0\ : STD_LOGIC;
  signal \clk_counter_pos_stg1[2]_i_1_n_0\ : STD_LOGIC;
  signal \clk_div10_i_1__0_n_0\ : STD_LOGIC;
  signal \clk_div10_plse_fall_i_1__0_n_0\ : STD_LOGIC;
  signal clk_div10_plse_rise0 : STD_LOGIC;
  signal clk_div10_reg1 : STD_LOGIC;
  signal clk_div10_reg_n_0 : STD_LOGIC;
  signal \clk_div5_pos_i_1__0_n_0\ : STD_LOGIC;
  signal clk_div5_pos_reg_n_0 : STD_LOGIC;
  signal clk_div5_reg1 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \clk_counter_pos_stg1[0]_i_1__0\ : label is "soft_lutpair425";
  attribute SOFT_HLUTNM of \clk_counter_pos_stg1[2]_i_1\ : label is "soft_lutpair425";
  attribute SOFT_HLUTNM of \clk_div10_i_1__0\ : label is "soft_lutpair426";
  attribute SOFT_HLUTNM of \clk_div10_plse_rise_i_1__0\ : label is "soft_lutpair426";
begin
\clk_counter_neg_stg1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => clk_counter_pos_stg1(0),
      Q => clk_counter_neg_stg1(0),
      R => '0'
    );
\clk_counter_neg_stg1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => clk_counter_pos_stg1(1),
      Q => clk_counter_neg_stg1(1),
      R => '0'
    );
\clk_counter_neg_stg1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => clk_counter_pos_stg1(2),
      Q => clk_counter_neg_stg1(2),
      R => '0'
    );
\clk_counter_pos_stg1[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0B"
    )
        port map (
      I0 => clk_counter_pos_stg1(1),
      I1 => clk_counter_pos_stg1(2),
      I2 => clk_counter_pos_stg1(0),
      O => \clk_counter_pos_stg1[0]_i_1__0_n_0\
    );
\clk_counter_pos_stg1[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => clk_counter_pos_stg1(1),
      I1 => clk_counter_pos_stg1(0),
      O => \clk_counter_pos_stg1[1]_i_1_n_0\
    );
\clk_counter_pos_stg1[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"68"
    )
        port map (
      I0 => clk_counter_pos_stg1(1),
      I1 => clk_counter_pos_stg1(0),
      I2 => clk_counter_pos_stg1(2),
      O => \clk_counter_pos_stg1[2]_i_1_n_0\
    );
\clk_counter_pos_stg1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \clk_counter_pos_stg1[0]_i_1__0_n_0\,
      Q => clk_counter_pos_stg1(0),
      R => reset_out
    );
\clk_counter_pos_stg1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \clk_counter_pos_stg1[1]_i_1_n_0\,
      Q => clk_counter_pos_stg1(1),
      R => reset_out
    );
\clk_counter_pos_stg1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \clk_counter_pos_stg1[2]_i_1_n_0\,
      Q => clk_counter_pos_stg1(2),
      R => reset_out
    );
\clk_div10_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => clk_div5_reg1,
      I1 => clk_div5_pos_reg_n_0,
      I2 => clk_div10_reg_n_0,
      O => \clk_div10_i_1__0_n_0\
    );
\clk_div10_plse_fall_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clk_div10_reg1,
      I1 => clk_div10_reg_n_0,
      O => \clk_div10_plse_fall_i_1__0_n_0\
    );
clk_div10_plse_fall_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \clk_div10_plse_fall_i_1__0_n_0\,
      Q => clk_div10_plse_fall,
      R => reset_out
    );
\clk_div10_plse_rise_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clk_div10_reg_n_0,
      I1 => clk_div10_reg1,
      O => clk_div10_plse_rise0
    );
clk_div10_plse_rise_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => clk_div10_plse_rise0,
      Q => clk_div10_plse_rise,
      R => reset_out
    );
clk_div10_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \clk_div10_i_1__0_n_0\,
      Q => clk_div10_reg_n_0,
      R => reset_out
    );
clk_div10_reg1_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => clk_div10_reg_n_0,
      Q => clk_div10_reg1,
      R => reset_out
    );
\clk_div5_pos_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD04"
    )
        port map (
      I0 => clk_counter_neg_stg1(2),
      I1 => clk_counter_neg_stg1(0),
      I2 => clk_counter_neg_stg1(1),
      I3 => clk_div5_pos_reg_n_0,
      O => \clk_div5_pos_i_1__0_n_0\
    );
clk_div5_pos_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \clk_div5_pos_i_1__0_n_0\,
      Q => clk_div5_pos_reg_n_0,
      R => reset_out
    );
clk_div5_reg1_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => clk_div5_pos_reg_n_0,
      Q => clk_div5_reg1,
      R => reset_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity quadsgmii_0_TEST_quadsgmii_0_TEST_clock_div_54 is
  port (
    clk_div10_plse_rise : out STD_LOGIC;
    clk_div10_plse_fall : out STD_LOGIC;
    reset_out : in STD_LOGIC;
    userclk2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmii_0_TEST_quadsgmii_0_TEST_clock_div_54 : entity is "quadsgmii_0_TEST_clock_div";
end quadsgmii_0_TEST_quadsgmii_0_TEST_clock_div_54;

architecture STRUCTURE of quadsgmii_0_TEST_quadsgmii_0_TEST_clock_div_54 is
  signal clk_counter_neg_stg1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal clk_counter_pos_stg1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \clk_counter_pos_stg1[0]_i_1_n_0\ : STD_LOGIC;
  signal \clk_counter_pos_stg1[1]_i_1_n_0\ : STD_LOGIC;
  signal \clk_counter_pos_stg1[2]_i_1_n_0\ : STD_LOGIC;
  signal clk_div10_i_1_n_0 : STD_LOGIC;
  signal clk_div10_plse_fall_i_1_n_0 : STD_LOGIC;
  signal clk_div10_plse_rise0 : STD_LOGIC;
  signal clk_div10_reg1 : STD_LOGIC;
  signal clk_div10_reg_n_0 : STD_LOGIC;
  signal clk_div5_pos_i_1_n_0 : STD_LOGIC;
  signal clk_div5_pos_reg_n_0 : STD_LOGIC;
  signal clk_div5_reg1 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \clk_counter_pos_stg1[0]_i_1\ : label is "soft_lutpair423";
  attribute SOFT_HLUTNM of \clk_counter_pos_stg1[2]_i_1\ : label is "soft_lutpair423";
  attribute SOFT_HLUTNM of clk_div10_i_1 : label is "soft_lutpair424";
  attribute SOFT_HLUTNM of clk_div10_plse_rise_i_1 : label is "soft_lutpair424";
begin
\clk_counter_neg_stg1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => clk_counter_pos_stg1(0),
      Q => clk_counter_neg_stg1(0),
      R => '0'
    );
\clk_counter_neg_stg1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => clk_counter_pos_stg1(1),
      Q => clk_counter_neg_stg1(1),
      R => '0'
    );
\clk_counter_neg_stg1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => clk_counter_pos_stg1(2),
      Q => clk_counter_neg_stg1(2),
      R => '0'
    );
\clk_counter_pos_stg1[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0B"
    )
        port map (
      I0 => clk_counter_pos_stg1(1),
      I1 => clk_counter_pos_stg1(2),
      I2 => clk_counter_pos_stg1(0),
      O => \clk_counter_pos_stg1[0]_i_1_n_0\
    );
\clk_counter_pos_stg1[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => clk_counter_pos_stg1(1),
      I1 => clk_counter_pos_stg1(0),
      O => \clk_counter_pos_stg1[1]_i_1_n_0\
    );
\clk_counter_pos_stg1[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"68"
    )
        port map (
      I0 => clk_counter_pos_stg1(1),
      I1 => clk_counter_pos_stg1(0),
      I2 => clk_counter_pos_stg1(2),
      O => \clk_counter_pos_stg1[2]_i_1_n_0\
    );
\clk_counter_pos_stg1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \clk_counter_pos_stg1[0]_i_1_n_0\,
      Q => clk_counter_pos_stg1(0),
      R => reset_out
    );
\clk_counter_pos_stg1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \clk_counter_pos_stg1[1]_i_1_n_0\,
      Q => clk_counter_pos_stg1(1),
      R => reset_out
    );
\clk_counter_pos_stg1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \clk_counter_pos_stg1[2]_i_1_n_0\,
      Q => clk_counter_pos_stg1(2),
      R => reset_out
    );
clk_div10_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => clk_div5_reg1,
      I1 => clk_div5_pos_reg_n_0,
      I2 => clk_div10_reg_n_0,
      O => clk_div10_i_1_n_0
    );
clk_div10_plse_fall_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clk_div10_reg1,
      I1 => clk_div10_reg_n_0,
      O => clk_div10_plse_fall_i_1_n_0
    );
clk_div10_plse_fall_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => clk_div10_plse_fall_i_1_n_0,
      Q => clk_div10_plse_fall,
      R => reset_out
    );
clk_div10_plse_rise_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clk_div10_reg_n_0,
      I1 => clk_div10_reg1,
      O => clk_div10_plse_rise0
    );
clk_div10_plse_rise_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => clk_div10_plse_rise0,
      Q => clk_div10_plse_rise,
      R => reset_out
    );
clk_div10_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => clk_div10_i_1_n_0,
      Q => clk_div10_reg_n_0,
      R => reset_out
    );
clk_div10_reg1_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => clk_div10_reg_n_0,
      Q => clk_div10_reg1,
      R => reset_out
    );
clk_div5_pos_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD04"
    )
        port map (
      I0 => clk_counter_neg_stg1(2),
      I1 => clk_counter_neg_stg1(0),
      I2 => clk_counter_neg_stg1(1),
      I3 => clk_div5_pos_reg_n_0,
      O => clk_div5_pos_i_1_n_0
    );
clk_div5_pos_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => clk_div5_pos_i_1_n_0,
      Q => clk_div5_pos_reg_n_0,
      R => reset_out
    );
clk_div5_reg1_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => clk_div5_pos_reg_n_0,
      Q => clk_div5_reg1,
      R => reset_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity quadsgmii_0_TEST_quadsgmii_0_TEST_clock_div_64 is
  port (
    clk_div10_plse_rise : out STD_LOGIC;
    clk_div10_plse_fall : out STD_LOGIC;
    reset_out : in STD_LOGIC;
    userclk2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmii_0_TEST_quadsgmii_0_TEST_clock_div_64 : entity is "quadsgmii_0_TEST_clock_div";
end quadsgmii_0_TEST_quadsgmii_0_TEST_clock_div_64;

architecture STRUCTURE of quadsgmii_0_TEST_quadsgmii_0_TEST_clock_div_64 is
  signal clk_counter_neg_stg1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal clk_counter_pos_stg1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \clk_counter_pos_stg1[0]_i_1__6_n_0\ : STD_LOGIC;
  signal \clk_counter_pos_stg1[1]_i_1_n_0\ : STD_LOGIC;
  signal \clk_counter_pos_stg1[2]_i_1_n_0\ : STD_LOGIC;
  signal \clk_div10_i_1__6_n_0\ : STD_LOGIC;
  signal \clk_div10_plse_fall_i_1__6_n_0\ : STD_LOGIC;
  signal clk_div10_plse_rise0 : STD_LOGIC;
  signal clk_div10_reg1 : STD_LOGIC;
  signal clk_div10_reg_n_0 : STD_LOGIC;
  signal \clk_div5_pos_i_1__6_n_0\ : STD_LOGIC;
  signal clk_div5_pos_reg_n_0 : STD_LOGIC;
  signal clk_div5_reg1 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \clk_counter_pos_stg1[0]_i_1__6\ : label is "soft_lutpair416";
  attribute SOFT_HLUTNM of \clk_counter_pos_stg1[2]_i_1\ : label is "soft_lutpair416";
  attribute SOFT_HLUTNM of \clk_div10_i_1__6\ : label is "soft_lutpair417";
  attribute SOFT_HLUTNM of \clk_div10_plse_rise_i_1__6\ : label is "soft_lutpair417";
begin
\clk_counter_neg_stg1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => clk_counter_pos_stg1(0),
      Q => clk_counter_neg_stg1(0),
      R => '0'
    );
\clk_counter_neg_stg1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => clk_counter_pos_stg1(1),
      Q => clk_counter_neg_stg1(1),
      R => '0'
    );
\clk_counter_neg_stg1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => clk_counter_pos_stg1(2),
      Q => clk_counter_neg_stg1(2),
      R => '0'
    );
\clk_counter_pos_stg1[0]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0B"
    )
        port map (
      I0 => clk_counter_pos_stg1(1),
      I1 => clk_counter_pos_stg1(2),
      I2 => clk_counter_pos_stg1(0),
      O => \clk_counter_pos_stg1[0]_i_1__6_n_0\
    );
\clk_counter_pos_stg1[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => clk_counter_pos_stg1(1),
      I1 => clk_counter_pos_stg1(0),
      O => \clk_counter_pos_stg1[1]_i_1_n_0\
    );
\clk_counter_pos_stg1[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"68"
    )
        port map (
      I0 => clk_counter_pos_stg1(1),
      I1 => clk_counter_pos_stg1(0),
      I2 => clk_counter_pos_stg1(2),
      O => \clk_counter_pos_stg1[2]_i_1_n_0\
    );
\clk_counter_pos_stg1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \clk_counter_pos_stg1[0]_i_1__6_n_0\,
      Q => clk_counter_pos_stg1(0),
      R => reset_out
    );
\clk_counter_pos_stg1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \clk_counter_pos_stg1[1]_i_1_n_0\,
      Q => clk_counter_pos_stg1(1),
      R => reset_out
    );
\clk_counter_pos_stg1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \clk_counter_pos_stg1[2]_i_1_n_0\,
      Q => clk_counter_pos_stg1(2),
      R => reset_out
    );
\clk_div10_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => clk_div5_reg1,
      I1 => clk_div5_pos_reg_n_0,
      I2 => clk_div10_reg_n_0,
      O => \clk_div10_i_1__6_n_0\
    );
\clk_div10_plse_fall_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clk_div10_reg1,
      I1 => clk_div10_reg_n_0,
      O => \clk_div10_plse_fall_i_1__6_n_0\
    );
clk_div10_plse_fall_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \clk_div10_plse_fall_i_1__6_n_0\,
      Q => clk_div10_plse_fall,
      R => reset_out
    );
\clk_div10_plse_rise_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clk_div10_reg_n_0,
      I1 => clk_div10_reg1,
      O => clk_div10_plse_rise0
    );
clk_div10_plse_rise_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => clk_div10_plse_rise0,
      Q => clk_div10_plse_rise,
      R => reset_out
    );
clk_div10_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \clk_div10_i_1__6_n_0\,
      Q => clk_div10_reg_n_0,
      R => reset_out
    );
clk_div10_reg1_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => clk_div10_reg_n_0,
      Q => clk_div10_reg1,
      R => reset_out
    );
\clk_div5_pos_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD04"
    )
        port map (
      I0 => clk_counter_neg_stg1(2),
      I1 => clk_counter_neg_stg1(0),
      I2 => clk_counter_neg_stg1(1),
      I3 => clk_div5_pos_reg_n_0,
      O => \clk_div5_pos_i_1__6_n_0\
    );
clk_div5_pos_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \clk_div5_pos_i_1__6_n_0\,
      Q => clk_div5_pos_reg_n_0,
      R => reset_out
    );
clk_div5_reg1_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => clk_div5_pos_reg_n_0,
      Q => clk_div5_reg1,
      R => reset_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity quadsgmii_0_TEST_quadsgmii_0_TEST_clock_div_70 is
  port (
    clk_div10_plse_rise : out STD_LOGIC;
    clk_div10_plse_fall : out STD_LOGIC;
    reset_out : in STD_LOGIC;
    userclk2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmii_0_TEST_quadsgmii_0_TEST_clock_div_70 : entity is "quadsgmii_0_TEST_clock_div";
end quadsgmii_0_TEST_quadsgmii_0_TEST_clock_div_70;

architecture STRUCTURE of quadsgmii_0_TEST_quadsgmii_0_TEST_clock_div_70 is
  signal clk_counter_neg_stg1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal clk_counter_pos_stg1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \clk_counter_pos_stg1[0]_i_1__5_n_0\ : STD_LOGIC;
  signal \clk_counter_pos_stg1[1]_i_1_n_0\ : STD_LOGIC;
  signal \clk_counter_pos_stg1[2]_i_1_n_0\ : STD_LOGIC;
  signal \clk_div10_i_1__5_n_0\ : STD_LOGIC;
  signal \clk_div10_plse_fall_i_1__5_n_0\ : STD_LOGIC;
  signal clk_div10_plse_rise0 : STD_LOGIC;
  signal clk_div10_reg1 : STD_LOGIC;
  signal clk_div10_reg_n_0 : STD_LOGIC;
  signal \clk_div5_pos_i_1__5_n_0\ : STD_LOGIC;
  signal clk_div5_pos_reg_n_0 : STD_LOGIC;
  signal clk_div5_reg1 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \clk_counter_pos_stg1[0]_i_1__5\ : label is "soft_lutpair409";
  attribute SOFT_HLUTNM of \clk_counter_pos_stg1[2]_i_1\ : label is "soft_lutpair409";
  attribute SOFT_HLUTNM of \clk_div10_i_1__5\ : label is "soft_lutpair410";
  attribute SOFT_HLUTNM of \clk_div10_plse_rise_i_1__5\ : label is "soft_lutpair410";
begin
\clk_counter_neg_stg1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => clk_counter_pos_stg1(0),
      Q => clk_counter_neg_stg1(0),
      R => '0'
    );
\clk_counter_neg_stg1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => clk_counter_pos_stg1(1),
      Q => clk_counter_neg_stg1(1),
      R => '0'
    );
\clk_counter_neg_stg1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => clk_counter_pos_stg1(2),
      Q => clk_counter_neg_stg1(2),
      R => '0'
    );
\clk_counter_pos_stg1[0]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0B"
    )
        port map (
      I0 => clk_counter_pos_stg1(1),
      I1 => clk_counter_pos_stg1(2),
      I2 => clk_counter_pos_stg1(0),
      O => \clk_counter_pos_stg1[0]_i_1__5_n_0\
    );
\clk_counter_pos_stg1[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => clk_counter_pos_stg1(1),
      I1 => clk_counter_pos_stg1(0),
      O => \clk_counter_pos_stg1[1]_i_1_n_0\
    );
\clk_counter_pos_stg1[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"68"
    )
        port map (
      I0 => clk_counter_pos_stg1(1),
      I1 => clk_counter_pos_stg1(0),
      I2 => clk_counter_pos_stg1(2),
      O => \clk_counter_pos_stg1[2]_i_1_n_0\
    );
\clk_counter_pos_stg1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \clk_counter_pos_stg1[0]_i_1__5_n_0\,
      Q => clk_counter_pos_stg1(0),
      R => reset_out
    );
\clk_counter_pos_stg1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \clk_counter_pos_stg1[1]_i_1_n_0\,
      Q => clk_counter_pos_stg1(1),
      R => reset_out
    );
\clk_counter_pos_stg1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \clk_counter_pos_stg1[2]_i_1_n_0\,
      Q => clk_counter_pos_stg1(2),
      R => reset_out
    );
\clk_div10_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => clk_div5_reg1,
      I1 => clk_div5_pos_reg_n_0,
      I2 => clk_div10_reg_n_0,
      O => \clk_div10_i_1__5_n_0\
    );
\clk_div10_plse_fall_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clk_div10_reg1,
      I1 => clk_div10_reg_n_0,
      O => \clk_div10_plse_fall_i_1__5_n_0\
    );
clk_div10_plse_fall_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \clk_div10_plse_fall_i_1__5_n_0\,
      Q => clk_div10_plse_fall,
      R => reset_out
    );
\clk_div10_plse_rise_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clk_div10_reg_n_0,
      I1 => clk_div10_reg1,
      O => clk_div10_plse_rise0
    );
clk_div10_plse_rise_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => clk_div10_plse_rise0,
      Q => clk_div10_plse_rise,
      R => reset_out
    );
clk_div10_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \clk_div10_i_1__5_n_0\,
      Q => clk_div10_reg_n_0,
      R => reset_out
    );
clk_div10_reg1_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => clk_div10_reg_n_0,
      Q => clk_div10_reg1,
      R => reset_out
    );
\clk_div5_pos_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD04"
    )
        port map (
      I0 => clk_counter_neg_stg1(2),
      I1 => clk_counter_neg_stg1(0),
      I2 => clk_counter_neg_stg1(1),
      I3 => clk_div5_pos_reg_n_0,
      O => \clk_div5_pos_i_1__5_n_0\
    );
clk_div5_pos_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \clk_div5_pos_i_1__5_n_0\,
      Q => clk_div5_pos_reg_n_0,
      R => reset_out
    );
clk_div5_reg1_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => clk_div5_pos_reg_n_0,
      Q => clk_div5_reg1,
      R => reset_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity quadsgmii_0_TEST_quadsgmii_0_TEST_clock_div_76 is
  port (
    clk_div10_plse_rise : out STD_LOGIC;
    clk_div10_plse_fall : out STD_LOGIC;
    reset_out : in STD_LOGIC;
    userclk2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmii_0_TEST_quadsgmii_0_TEST_clock_div_76 : entity is "quadsgmii_0_TEST_clock_div";
end quadsgmii_0_TEST_quadsgmii_0_TEST_clock_div_76;

architecture STRUCTURE of quadsgmii_0_TEST_quadsgmii_0_TEST_clock_div_76 is
  signal clk_counter_neg_stg1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal clk_counter_pos_stg1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \clk_counter_pos_stg1[0]_i_1__4_n_0\ : STD_LOGIC;
  signal \clk_counter_pos_stg1[1]_i_1_n_0\ : STD_LOGIC;
  signal \clk_counter_pos_stg1[2]_i_1_n_0\ : STD_LOGIC;
  signal \clk_div10_i_1__4_n_0\ : STD_LOGIC;
  signal \clk_div10_plse_fall_i_1__4_n_0\ : STD_LOGIC;
  signal clk_div10_plse_rise0 : STD_LOGIC;
  signal clk_div10_reg1 : STD_LOGIC;
  signal clk_div10_reg_n_0 : STD_LOGIC;
  signal \clk_div5_pos_i_1__4_n_0\ : STD_LOGIC;
  signal clk_div5_pos_reg_n_0 : STD_LOGIC;
  signal clk_div5_reg1 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \clk_counter_pos_stg1[0]_i_1__4\ : label is "soft_lutpair402";
  attribute SOFT_HLUTNM of \clk_counter_pos_stg1[2]_i_1\ : label is "soft_lutpair402";
  attribute SOFT_HLUTNM of \clk_div10_i_1__4\ : label is "soft_lutpair403";
  attribute SOFT_HLUTNM of \clk_div10_plse_rise_i_1__4\ : label is "soft_lutpair403";
begin
\clk_counter_neg_stg1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => clk_counter_pos_stg1(0),
      Q => clk_counter_neg_stg1(0),
      R => '0'
    );
\clk_counter_neg_stg1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => clk_counter_pos_stg1(1),
      Q => clk_counter_neg_stg1(1),
      R => '0'
    );
\clk_counter_neg_stg1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => clk_counter_pos_stg1(2),
      Q => clk_counter_neg_stg1(2),
      R => '0'
    );
\clk_counter_pos_stg1[0]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0B"
    )
        port map (
      I0 => clk_counter_pos_stg1(1),
      I1 => clk_counter_pos_stg1(2),
      I2 => clk_counter_pos_stg1(0),
      O => \clk_counter_pos_stg1[0]_i_1__4_n_0\
    );
\clk_counter_pos_stg1[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => clk_counter_pos_stg1(1),
      I1 => clk_counter_pos_stg1(0),
      O => \clk_counter_pos_stg1[1]_i_1_n_0\
    );
\clk_counter_pos_stg1[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"68"
    )
        port map (
      I0 => clk_counter_pos_stg1(1),
      I1 => clk_counter_pos_stg1(0),
      I2 => clk_counter_pos_stg1(2),
      O => \clk_counter_pos_stg1[2]_i_1_n_0\
    );
\clk_counter_pos_stg1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \clk_counter_pos_stg1[0]_i_1__4_n_0\,
      Q => clk_counter_pos_stg1(0),
      R => reset_out
    );
\clk_counter_pos_stg1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \clk_counter_pos_stg1[1]_i_1_n_0\,
      Q => clk_counter_pos_stg1(1),
      R => reset_out
    );
\clk_counter_pos_stg1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \clk_counter_pos_stg1[2]_i_1_n_0\,
      Q => clk_counter_pos_stg1(2),
      R => reset_out
    );
\clk_div10_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => clk_div5_reg1,
      I1 => clk_div5_pos_reg_n_0,
      I2 => clk_div10_reg_n_0,
      O => \clk_div10_i_1__4_n_0\
    );
\clk_div10_plse_fall_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clk_div10_reg1,
      I1 => clk_div10_reg_n_0,
      O => \clk_div10_plse_fall_i_1__4_n_0\
    );
clk_div10_plse_fall_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \clk_div10_plse_fall_i_1__4_n_0\,
      Q => clk_div10_plse_fall,
      R => reset_out
    );
\clk_div10_plse_rise_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clk_div10_reg_n_0,
      I1 => clk_div10_reg1,
      O => clk_div10_plse_rise0
    );
clk_div10_plse_rise_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => clk_div10_plse_rise0,
      Q => clk_div10_plse_rise,
      R => reset_out
    );
clk_div10_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \clk_div10_i_1__4_n_0\,
      Q => clk_div10_reg_n_0,
      R => reset_out
    );
clk_div10_reg1_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => clk_div10_reg_n_0,
      Q => clk_div10_reg1,
      R => reset_out
    );
\clk_div5_pos_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD04"
    )
        port map (
      I0 => clk_counter_neg_stg1(2),
      I1 => clk_counter_neg_stg1(0),
      I2 => clk_counter_neg_stg1(1),
      I3 => clk_div5_pos_reg_n_0,
      O => \clk_div5_pos_i_1__4_n_0\
    );
clk_div5_pos_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \clk_div5_pos_i_1__4_n_0\,
      Q => clk_div5_pos_reg_n_0,
      R => reset_out
    );
clk_div5_reg1_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => clk_div5_pos_reg_n_0,
      Q => clk_div5_reg1,
      R => reset_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity quadsgmii_0_TEST_quadsgmii_0_TEST_clock_div_82 is
  port (
    clk_div10_plse_rise : out STD_LOGIC;
    clk_div10_plse_fall : out STD_LOGIC;
    reset_out : in STD_LOGIC;
    userclk2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmii_0_TEST_quadsgmii_0_TEST_clock_div_82 : entity is "quadsgmii_0_TEST_clock_div";
end quadsgmii_0_TEST_quadsgmii_0_TEST_clock_div_82;

architecture STRUCTURE of quadsgmii_0_TEST_quadsgmii_0_TEST_clock_div_82 is
  signal clk_counter_neg_stg1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal clk_counter_pos_stg1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \clk_counter_pos_stg1[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \clk_counter_pos_stg1[1]_i_1_n_0\ : STD_LOGIC;
  signal \clk_counter_pos_stg1[2]_i_1_n_0\ : STD_LOGIC;
  signal \clk_div10_i_1__3_n_0\ : STD_LOGIC;
  signal \clk_div10_plse_fall_i_1__3_n_0\ : STD_LOGIC;
  signal clk_div10_plse_rise0 : STD_LOGIC;
  signal clk_div10_reg1 : STD_LOGIC;
  signal clk_div10_reg_n_0 : STD_LOGIC;
  signal \clk_div5_pos_i_1__3_n_0\ : STD_LOGIC;
  signal clk_div5_pos_reg_n_0 : STD_LOGIC;
  signal clk_div5_reg1 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \clk_counter_pos_stg1[0]_i_1__3\ : label is "soft_lutpair395";
  attribute SOFT_HLUTNM of \clk_counter_pos_stg1[2]_i_1\ : label is "soft_lutpair395";
  attribute SOFT_HLUTNM of \clk_div10_i_1__3\ : label is "soft_lutpair396";
  attribute SOFT_HLUTNM of \clk_div10_plse_rise_i_1__3\ : label is "soft_lutpair396";
begin
\clk_counter_neg_stg1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => clk_counter_pos_stg1(0),
      Q => clk_counter_neg_stg1(0),
      R => '0'
    );
\clk_counter_neg_stg1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => clk_counter_pos_stg1(1),
      Q => clk_counter_neg_stg1(1),
      R => '0'
    );
\clk_counter_neg_stg1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => clk_counter_pos_stg1(2),
      Q => clk_counter_neg_stg1(2),
      R => '0'
    );
\clk_counter_pos_stg1[0]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0B"
    )
        port map (
      I0 => clk_counter_pos_stg1(1),
      I1 => clk_counter_pos_stg1(2),
      I2 => clk_counter_pos_stg1(0),
      O => \clk_counter_pos_stg1[0]_i_1__3_n_0\
    );
\clk_counter_pos_stg1[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => clk_counter_pos_stg1(1),
      I1 => clk_counter_pos_stg1(0),
      O => \clk_counter_pos_stg1[1]_i_1_n_0\
    );
\clk_counter_pos_stg1[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"68"
    )
        port map (
      I0 => clk_counter_pos_stg1(1),
      I1 => clk_counter_pos_stg1(0),
      I2 => clk_counter_pos_stg1(2),
      O => \clk_counter_pos_stg1[2]_i_1_n_0\
    );
\clk_counter_pos_stg1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \clk_counter_pos_stg1[0]_i_1__3_n_0\,
      Q => clk_counter_pos_stg1(0),
      R => reset_out
    );
\clk_counter_pos_stg1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \clk_counter_pos_stg1[1]_i_1_n_0\,
      Q => clk_counter_pos_stg1(1),
      R => reset_out
    );
\clk_counter_pos_stg1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \clk_counter_pos_stg1[2]_i_1_n_0\,
      Q => clk_counter_pos_stg1(2),
      R => reset_out
    );
\clk_div10_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => clk_div5_reg1,
      I1 => clk_div5_pos_reg_n_0,
      I2 => clk_div10_reg_n_0,
      O => \clk_div10_i_1__3_n_0\
    );
\clk_div10_plse_fall_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clk_div10_reg1,
      I1 => clk_div10_reg_n_0,
      O => \clk_div10_plse_fall_i_1__3_n_0\
    );
clk_div10_plse_fall_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \clk_div10_plse_fall_i_1__3_n_0\,
      Q => clk_div10_plse_fall,
      R => reset_out
    );
\clk_div10_plse_rise_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clk_div10_reg_n_0,
      I1 => clk_div10_reg1,
      O => clk_div10_plse_rise0
    );
clk_div10_plse_rise_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => clk_div10_plse_rise0,
      Q => clk_div10_plse_rise,
      R => reset_out
    );
clk_div10_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \clk_div10_i_1__3_n_0\,
      Q => clk_div10_reg_n_0,
      R => reset_out
    );
clk_div10_reg1_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => clk_div10_reg_n_0,
      Q => clk_div10_reg1,
      R => reset_out
    );
\clk_div5_pos_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD04"
    )
        port map (
      I0 => clk_counter_neg_stg1(2),
      I1 => clk_counter_neg_stg1(0),
      I2 => clk_counter_neg_stg1(1),
      I3 => clk_div5_pos_reg_n_0,
      O => \clk_div5_pos_i_1__3_n_0\
    );
clk_div5_pos_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \clk_div5_pos_i_1__3_n_0\,
      Q => clk_div5_pos_reg_n_0,
      R => reset_out
    );
clk_div5_reg1_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => clk_div5_pos_reg_n_0,
      Q => clk_div5_reg1,
      R => reset_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity quadsgmii_0_TEST_quadsgmii_0_TEST_johnson_cntr is
  port (
    clk1_25 : out STD_LOGIC;
    clk1_25_reg_reg : out STD_LOGIC;
    clk_div10_plse_rise : in STD_LOGIC;
    userclk2 : in STD_LOGIC;
    clk1_25_reg : in STD_LOGIC;
    reset_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmii_0_TEST_quadsgmii_0_TEST_johnson_cntr : entity is "quadsgmii_0_TEST_johnson_cntr";
end quadsgmii_0_TEST_quadsgmii_0_TEST_johnson_cntr;

architecture STRUCTURE of quadsgmii_0_TEST_quadsgmii_0_TEST_johnson_cntr is
  signal \^clk1_25\ : STD_LOGIC;
  signal \reg1_i_1__2_n_0\ : STD_LOGIC;
  signal reg1_reg_n_0 : STD_LOGIC;
  signal reg2_reg_n_0 : STD_LOGIC;
  signal reg4 : STD_LOGIC;
  signal reg5 : STD_LOGIC;
  signal reg5_reg_n_0 : STD_LOGIC;
begin
  clk1_25 <= \^clk1_25\;
\clk_en_1_25_fall_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clk1_25_reg,
      I1 => \^clk1_25\,
      O => clk1_25_reg_reg
    );
\reg1_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reg5_reg_n_0,
      O => \reg1_i_1__2_n_0\
    );
reg1_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => clk_div10_plse_rise,
      D => \reg1_i_1__2_n_0\,
      Q => reg1_reg_n_0,
      R => reg5
    );
reg2_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => clk_div10_plse_rise,
      D => reg1_reg_n_0,
      Q => reg2_reg_n_0,
      R => reg5
    );
reg3_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => clk_div10_plse_rise,
      D => reg2_reg_n_0,
      Q => \^clk1_25\,
      R => reg5
    );
reg4_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => clk_div10_plse_rise,
      D => \^clk1_25\,
      Q => reg4,
      R => reg5
    );
\reg5_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEAA"
    )
        port map (
      I0 => reset_out,
      I1 => reg5_reg_n_0,
      I2 => reg4,
      I3 => clk_div10_plse_rise,
      O => reg5
    );
reg5_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => clk_div10_plse_rise,
      D => reg4,
      Q => reg5_reg_n_0,
      R => reg5
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity quadsgmii_0_TEST_quadsgmii_0_TEST_johnson_cntr_41 is
  port (
    clk1_25 : out STD_LOGIC;
    clk1_25_reg_reg : out STD_LOGIC;
    clk_div10_plse_rise : in STD_LOGIC;
    userclk2 : in STD_LOGIC;
    clk1_25_reg : in STD_LOGIC;
    reset_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmii_0_TEST_quadsgmii_0_TEST_johnson_cntr_41 : entity is "quadsgmii_0_TEST_johnson_cntr";
end quadsgmii_0_TEST_quadsgmii_0_TEST_johnson_cntr_41;

architecture STRUCTURE of quadsgmii_0_TEST_quadsgmii_0_TEST_johnson_cntr_41 is
  signal \^clk1_25\ : STD_LOGIC;
  signal \reg1_i_1__1_n_0\ : STD_LOGIC;
  signal reg1_reg_n_0 : STD_LOGIC;
  signal reg2_reg_n_0 : STD_LOGIC;
  signal reg4 : STD_LOGIC;
  signal reg5 : STD_LOGIC;
  signal reg5_reg_n_0 : STD_LOGIC;
begin
  clk1_25 <= \^clk1_25\;
\clk_en_1_25_fall_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clk1_25_reg,
      I1 => \^clk1_25\,
      O => clk1_25_reg_reg
    );
\reg1_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reg5_reg_n_0,
      O => \reg1_i_1__1_n_0\
    );
reg1_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => clk_div10_plse_rise,
      D => \reg1_i_1__1_n_0\,
      Q => reg1_reg_n_0,
      R => reg5
    );
reg2_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => clk_div10_plse_rise,
      D => reg1_reg_n_0,
      Q => reg2_reg_n_0,
      R => reg5
    );
reg3_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => clk_div10_plse_rise,
      D => reg2_reg_n_0,
      Q => \^clk1_25\,
      R => reg5
    );
reg4_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => clk_div10_plse_rise,
      D => \^clk1_25\,
      Q => reg4,
      R => reg5
    );
\reg5_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEAA"
    )
        port map (
      I0 => reset_out,
      I1 => reg5_reg_n_0,
      I2 => reg4,
      I3 => clk_div10_plse_rise,
      O => reg5
    );
reg5_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => clk_div10_plse_rise,
      D => reg4,
      Q => reg5_reg_n_0,
      R => reg5
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity quadsgmii_0_TEST_quadsgmii_0_TEST_johnson_cntr_47 is
  port (
    clk1_25 : out STD_LOGIC;
    clk1_25_reg_reg : out STD_LOGIC;
    clk_div10_plse_rise : in STD_LOGIC;
    userclk2 : in STD_LOGIC;
    clk1_25_reg : in STD_LOGIC;
    reset_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmii_0_TEST_quadsgmii_0_TEST_johnson_cntr_47 : entity is "quadsgmii_0_TEST_johnson_cntr";
end quadsgmii_0_TEST_quadsgmii_0_TEST_johnson_cntr_47;

architecture STRUCTURE of quadsgmii_0_TEST_quadsgmii_0_TEST_johnson_cntr_47 is
  signal \^clk1_25\ : STD_LOGIC;
  signal \reg1_i_1__0_n_0\ : STD_LOGIC;
  signal reg1_reg_n_0 : STD_LOGIC;
  signal reg2_reg_n_0 : STD_LOGIC;
  signal reg4 : STD_LOGIC;
  signal reg5 : STD_LOGIC;
  signal reg5_reg_n_0 : STD_LOGIC;
begin
  clk1_25 <= \^clk1_25\;
\clk_en_1_25_fall_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clk1_25_reg,
      I1 => \^clk1_25\,
      O => clk1_25_reg_reg
    );
\reg1_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reg5_reg_n_0,
      O => \reg1_i_1__0_n_0\
    );
reg1_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => clk_div10_plse_rise,
      D => \reg1_i_1__0_n_0\,
      Q => reg1_reg_n_0,
      R => reg5
    );
reg2_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => clk_div10_plse_rise,
      D => reg1_reg_n_0,
      Q => reg2_reg_n_0,
      R => reg5
    );
reg3_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => clk_div10_plse_rise,
      D => reg2_reg_n_0,
      Q => \^clk1_25\,
      R => reg5
    );
reg4_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => clk_div10_plse_rise,
      D => \^clk1_25\,
      Q => reg4,
      R => reg5
    );
\reg5_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEAA"
    )
        port map (
      I0 => reset_out,
      I1 => reg5_reg_n_0,
      I2 => reg4,
      I3 => clk_div10_plse_rise,
      O => reg5
    );
reg5_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => clk_div10_plse_rise,
      D => reg4,
      Q => reg5_reg_n_0,
      R => reg5
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity quadsgmii_0_TEST_quadsgmii_0_TEST_johnson_cntr_53 is
  port (
    clk1_25 : out STD_LOGIC;
    clk1_25_reg_reg : out STD_LOGIC;
    clk_div10_plse_rise : in STD_LOGIC;
    userclk2 : in STD_LOGIC;
    clk1_25_reg : in STD_LOGIC;
    reset_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmii_0_TEST_quadsgmii_0_TEST_johnson_cntr_53 : entity is "quadsgmii_0_TEST_johnson_cntr";
end quadsgmii_0_TEST_quadsgmii_0_TEST_johnson_cntr_53;

architecture STRUCTURE of quadsgmii_0_TEST_quadsgmii_0_TEST_johnson_cntr_53 is
  signal \^clk1_25\ : STD_LOGIC;
  signal reg1 : STD_LOGIC;
  signal reg1_i_1_n_0 : STD_LOGIC;
  signal reg2 : STD_LOGIC;
  signal reg4 : STD_LOGIC;
  signal reg5 : STD_LOGIC;
  signal reg5_reg_n_0 : STD_LOGIC;
begin
  clk1_25 <= \^clk1_25\;
clk_en_1_25_fall_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clk1_25_reg,
      I1 => \^clk1_25\,
      O => clk1_25_reg_reg
    );
reg1_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reg5_reg_n_0,
      O => reg1_i_1_n_0
    );
reg1_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => clk_div10_plse_rise,
      D => reg1_i_1_n_0,
      Q => reg1,
      R => reg5
    );
reg2_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => clk_div10_plse_rise,
      D => reg1,
      Q => reg2,
      R => reg5
    );
reg3_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => clk_div10_plse_rise,
      D => reg2,
      Q => \^clk1_25\,
      R => reg5
    );
reg4_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => clk_div10_plse_rise,
      D => \^clk1_25\,
      Q => reg4,
      R => reg5
    );
reg5_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEAA"
    )
        port map (
      I0 => reset_out,
      I1 => reg5_reg_n_0,
      I2 => reg4,
      I3 => clk_div10_plse_rise,
      O => reg5
    );
reg5_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => clk_div10_plse_rise,
      D => reg4,
      Q => reg5_reg_n_0,
      R => reg5
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity quadsgmii_0_TEST_quadsgmii_0_TEST_johnson_cntr_63 is
  port (
    clk1_25 : out STD_LOGIC;
    clk1_25_reg_reg : out STD_LOGIC;
    clk_div10_plse_rise : in STD_LOGIC;
    userclk2 : in STD_LOGIC;
    clk1_25_reg : in STD_LOGIC;
    reset_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmii_0_TEST_quadsgmii_0_TEST_johnson_cntr_63 : entity is "quadsgmii_0_TEST_johnson_cntr";
end quadsgmii_0_TEST_quadsgmii_0_TEST_johnson_cntr_63;

architecture STRUCTURE of quadsgmii_0_TEST_quadsgmii_0_TEST_johnson_cntr_63 is
  signal \^clk1_25\ : STD_LOGIC;
  signal \reg1_i_1__6_n_0\ : STD_LOGIC;
  signal reg1_reg_n_0 : STD_LOGIC;
  signal reg2_reg_n_0 : STD_LOGIC;
  signal reg4 : STD_LOGIC;
  signal reg5 : STD_LOGIC;
  signal reg5_reg_n_0 : STD_LOGIC;
begin
  clk1_25 <= \^clk1_25\;
\clk_en_1_25_fall_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clk1_25_reg,
      I1 => \^clk1_25\,
      O => clk1_25_reg_reg
    );
\reg1_i_1__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reg5_reg_n_0,
      O => \reg1_i_1__6_n_0\
    );
reg1_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => clk_div10_plse_rise,
      D => \reg1_i_1__6_n_0\,
      Q => reg1_reg_n_0,
      R => reg5
    );
reg2_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => clk_div10_plse_rise,
      D => reg1_reg_n_0,
      Q => reg2_reg_n_0,
      R => reg5
    );
reg3_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => clk_div10_plse_rise,
      D => reg2_reg_n_0,
      Q => \^clk1_25\,
      R => reg5
    );
reg4_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => clk_div10_plse_rise,
      D => \^clk1_25\,
      Q => reg4,
      R => reg5
    );
\reg5_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF40"
    )
        port map (
      I0 => reg4,
      I1 => clk_div10_plse_rise,
      I2 => reg5_reg_n_0,
      I3 => reset_out,
      O => reg5
    );
reg5_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => clk_div10_plse_rise,
      D => reg4,
      Q => reg5_reg_n_0,
      R => reg5
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity quadsgmii_0_TEST_quadsgmii_0_TEST_johnson_cntr_69 is
  port (
    clk1_25 : out STD_LOGIC;
    clk1_25_reg_reg : out STD_LOGIC;
    clk_div10_plse_rise : in STD_LOGIC;
    userclk2 : in STD_LOGIC;
    clk1_25_reg : in STD_LOGIC;
    reset_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmii_0_TEST_quadsgmii_0_TEST_johnson_cntr_69 : entity is "quadsgmii_0_TEST_johnson_cntr";
end quadsgmii_0_TEST_quadsgmii_0_TEST_johnson_cntr_69;

architecture STRUCTURE of quadsgmii_0_TEST_quadsgmii_0_TEST_johnson_cntr_69 is
  signal \^clk1_25\ : STD_LOGIC;
  signal \reg1_i_1__5_n_0\ : STD_LOGIC;
  signal reg1_reg_n_0 : STD_LOGIC;
  signal reg2_reg_n_0 : STD_LOGIC;
  signal reg4 : STD_LOGIC;
  signal reg5 : STD_LOGIC;
  signal reg5_reg_n_0 : STD_LOGIC;
begin
  clk1_25 <= \^clk1_25\;
\clk_en_1_25_fall_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clk1_25_reg,
      I1 => \^clk1_25\,
      O => clk1_25_reg_reg
    );
\reg1_i_1__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reg5_reg_n_0,
      O => \reg1_i_1__5_n_0\
    );
reg1_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => clk_div10_plse_rise,
      D => \reg1_i_1__5_n_0\,
      Q => reg1_reg_n_0,
      R => reg5
    );
reg2_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => clk_div10_plse_rise,
      D => reg1_reg_n_0,
      Q => reg2_reg_n_0,
      R => reg5
    );
reg3_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => clk_div10_plse_rise,
      D => reg2_reg_n_0,
      Q => \^clk1_25\,
      R => reg5
    );
reg4_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => clk_div10_plse_rise,
      D => \^clk1_25\,
      Q => reg4,
      R => reg5
    );
\reg5_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF40"
    )
        port map (
      I0 => reg4,
      I1 => clk_div10_plse_rise,
      I2 => reg5_reg_n_0,
      I3 => reset_out,
      O => reg5
    );
reg5_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => clk_div10_plse_rise,
      D => reg4,
      Q => reg5_reg_n_0,
      R => reg5
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity quadsgmii_0_TEST_quadsgmii_0_TEST_johnson_cntr_75 is
  port (
    clk1_25 : out STD_LOGIC;
    clk1_25_reg_reg : out STD_LOGIC;
    clk_div10_plse_rise : in STD_LOGIC;
    userclk2 : in STD_LOGIC;
    clk1_25_reg : in STD_LOGIC;
    reset_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmii_0_TEST_quadsgmii_0_TEST_johnson_cntr_75 : entity is "quadsgmii_0_TEST_johnson_cntr";
end quadsgmii_0_TEST_quadsgmii_0_TEST_johnson_cntr_75;

architecture STRUCTURE of quadsgmii_0_TEST_quadsgmii_0_TEST_johnson_cntr_75 is
  signal \^clk1_25\ : STD_LOGIC;
  signal \reg1_i_1__4_n_0\ : STD_LOGIC;
  signal reg1_reg_n_0 : STD_LOGIC;
  signal reg2_reg_n_0 : STD_LOGIC;
  signal reg4 : STD_LOGIC;
  signal reg5 : STD_LOGIC;
  signal reg5_reg_n_0 : STD_LOGIC;
begin
  clk1_25 <= \^clk1_25\;
\clk_en_1_25_fall_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clk1_25_reg,
      I1 => \^clk1_25\,
      O => clk1_25_reg_reg
    );
\reg1_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reg5_reg_n_0,
      O => \reg1_i_1__4_n_0\
    );
reg1_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => clk_div10_plse_rise,
      D => \reg1_i_1__4_n_0\,
      Q => reg1_reg_n_0,
      R => reg5
    );
reg2_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => clk_div10_plse_rise,
      D => reg1_reg_n_0,
      Q => reg2_reg_n_0,
      R => reg5
    );
reg3_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => clk_div10_plse_rise,
      D => reg2_reg_n_0,
      Q => \^clk1_25\,
      R => reg5
    );
reg4_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => clk_div10_plse_rise,
      D => \^clk1_25\,
      Q => reg4,
      R => reg5
    );
\reg5_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF40"
    )
        port map (
      I0 => reg4,
      I1 => clk_div10_plse_rise,
      I2 => reg5_reg_n_0,
      I3 => reset_out,
      O => reg5
    );
reg5_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => clk_div10_plse_rise,
      D => reg4,
      Q => reg5_reg_n_0,
      R => reg5
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity quadsgmii_0_TEST_quadsgmii_0_TEST_johnson_cntr_81 is
  port (
    clk1_25 : out STD_LOGIC;
    clk1_25_reg_reg : out STD_LOGIC;
    clk_div10_plse_rise : in STD_LOGIC;
    userclk2 : in STD_LOGIC;
    clk1_25_reg : in STD_LOGIC;
    reset_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmii_0_TEST_quadsgmii_0_TEST_johnson_cntr_81 : entity is "quadsgmii_0_TEST_johnson_cntr";
end quadsgmii_0_TEST_quadsgmii_0_TEST_johnson_cntr_81;

architecture STRUCTURE of quadsgmii_0_TEST_quadsgmii_0_TEST_johnson_cntr_81 is
  signal \^clk1_25\ : STD_LOGIC;
  signal \reg1_i_1__3_n_0\ : STD_LOGIC;
  signal reg1_reg_n_0 : STD_LOGIC;
  signal reg2_reg_n_0 : STD_LOGIC;
  signal reg4 : STD_LOGIC;
  signal reg5 : STD_LOGIC;
  signal reg5_reg_n_0 : STD_LOGIC;
begin
  clk1_25 <= \^clk1_25\;
\clk_en_1_25_fall_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clk1_25_reg,
      I1 => \^clk1_25\,
      O => clk1_25_reg_reg
    );
\reg1_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reg5_reg_n_0,
      O => \reg1_i_1__3_n_0\
    );
reg1_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => clk_div10_plse_rise,
      D => \reg1_i_1__3_n_0\,
      Q => reg1_reg_n_0,
      R => reg5
    );
reg2_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => clk_div10_plse_rise,
      D => reg1_reg_n_0,
      Q => reg2_reg_n_0,
      R => reg5
    );
reg3_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => clk_div10_plse_rise,
      D => reg2_reg_n_0,
      Q => \^clk1_25\,
      R => reg5
    );
reg4_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => clk_div10_plse_rise,
      D => \^clk1_25\,
      Q => reg4,
      R => reg5
    );
\reg5_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF40"
    )
        port map (
      I0 => reg4,
      I1 => clk_div10_plse_rise,
      I2 => reg5_reg_n_0,
      I3 => reset_out,
      O => reg5
    );
reg5_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => clk_div10_plse_rise,
      D => reg4,
      Q => reg5_reg_n_0,
      R => reg5
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity quadsgmii_0_TEST_quadsgmii_0_TEST_reset_sync is
  port (
    reset_out : out STD_LOGIC;
    rxuserclk2 : in STD_LOGIC;
    enablealign : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmii_0_TEST_quadsgmii_0_TEST_reset_sync : entity is "quadsgmii_0_TEST_reset_sync";
end quadsgmii_0_TEST_quadsgmii_0_TEST_reset_sync;

architecture STRUCTURE of quadsgmii_0_TEST_quadsgmii_0_TEST_reset_sync is
  signal reset_stage1 : STD_LOGIC;
  signal reset_stage2 : STD_LOGIC;
  signal reset_stage3 : STD_LOGIC;
  signal reset_stage4 : STD_LOGIC;
  signal reset_stage5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of reset_sync1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of reset_sync1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of reset_sync1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of reset_sync1 : label is "FDP";
  attribute ASYNC_REG of reset_sync2 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync2 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync2 : label is "FDP";
  attribute ASYNC_REG of reset_sync3 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync3 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync3 : label is "FDP";
  attribute ASYNC_REG of reset_sync4 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync4 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync4 : label is "FDP";
  attribute ASYNC_REG of reset_sync5 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync5 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync5 : label is "FDP";
  attribute ASYNC_REG of reset_sync6 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync6 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync6 : label is "FD";
begin
reset_sync1: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => '0',
      PRE => enablealign,
      Q => reset_stage1
    );
reset_sync2: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => reset_stage1,
      PRE => enablealign,
      Q => reset_stage2
    );
reset_sync3: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => reset_stage2,
      PRE => enablealign,
      Q => reset_stage3
    );
reset_sync4: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => reset_stage3,
      PRE => enablealign,
      Q => reset_stage4
    );
reset_sync5: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => reset_stage4,
      PRE => enablealign,
      Q => reset_stage5
    );
reset_sync6: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => reset_stage5,
      Q => reset_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity quadsgmii_0_TEST_quadsgmii_0_TEST_reset_sync_31 is
  port (
    reset_out : out STD_LOGIC;
    userclk2 : in STD_LOGIC;
    reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmii_0_TEST_quadsgmii_0_TEST_reset_sync_31 : entity is "quadsgmii_0_TEST_reset_sync";
end quadsgmii_0_TEST_quadsgmii_0_TEST_reset_sync_31;

architecture STRUCTURE of quadsgmii_0_TEST_quadsgmii_0_TEST_reset_sync_31 is
  signal reset_stage1 : STD_LOGIC;
  signal reset_stage2 : STD_LOGIC;
  signal reset_stage3 : STD_LOGIC;
  signal reset_stage4 : STD_LOGIC;
  signal reset_stage5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of reset_sync1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of reset_sync1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of reset_sync1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of reset_sync1 : label is "FDP";
  attribute ASYNC_REG of reset_sync2 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync2 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync2 : label is "FDP";
  attribute ASYNC_REG of reset_sync3 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync3 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync3 : label is "FDP";
  attribute ASYNC_REG of reset_sync4 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync4 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync4 : label is "FDP";
  attribute ASYNC_REG of reset_sync5 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync5 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync5 : label is "FDP";
  attribute ASYNC_REG of reset_sync6 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync6 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync6 : label is "FD";
begin
reset_sync1: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => '0',
      PRE => reset,
      Q => reset_stage1
    );
reset_sync2: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => reset_stage1,
      PRE => reset,
      Q => reset_stage2
    );
reset_sync3: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => reset_stage2,
      PRE => reset,
      Q => reset_stage3
    );
reset_sync4: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => reset_stage3,
      PRE => reset,
      Q => reset_stage4
    );
reset_sync5: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => reset_stage4,
      PRE => reset,
      Q => reset_stage5
    );
reset_sync6: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => reset_stage5,
      Q => reset_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity quadsgmii_0_TEST_quadsgmii_0_TEST_reset_sync_55 is
  port (
    reset_out : out STD_LOGIC;
    userclk2 : in STD_LOGIC;
    reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmii_0_TEST_quadsgmii_0_TEST_reset_sync_55 : entity is "quadsgmii_0_TEST_reset_sync";
end quadsgmii_0_TEST_quadsgmii_0_TEST_reset_sync_55;

architecture STRUCTURE of quadsgmii_0_TEST_quadsgmii_0_TEST_reset_sync_55 is
  signal reset_stage1 : STD_LOGIC;
  signal reset_stage2 : STD_LOGIC;
  signal reset_stage3 : STD_LOGIC;
  signal reset_stage4 : STD_LOGIC;
  signal reset_stage5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of reset_sync1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of reset_sync1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of reset_sync1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of reset_sync1 : label is "FDP";
  attribute ASYNC_REG of reset_sync2 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync2 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync2 : label is "FDP";
  attribute ASYNC_REG of reset_sync3 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync3 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync3 : label is "FDP";
  attribute ASYNC_REG of reset_sync4 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync4 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync4 : label is "FDP";
  attribute ASYNC_REG of reset_sync5 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync5 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync5 : label is "FDP";
  attribute ASYNC_REG of reset_sync6 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync6 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync6 : label is "FD";
begin
reset_sync1: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => '0',
      PRE => reset,
      Q => reset_stage1
    );
reset_sync2: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => reset_stage1,
      PRE => reset,
      Q => reset_stage2
    );
reset_sync3: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => reset_stage2,
      PRE => reset,
      Q => reset_stage3
    );
reset_sync4: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => reset_stage3,
      PRE => reset,
      Q => reset_stage4
    );
reset_sync5: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => reset_stage4,
      PRE => reset,
      Q => reset_stage5
    );
reset_sync6: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => reset_stage5,
      Q => reset_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity quadsgmii_0_TEST_quadsgmii_0_TEST_rx_rate_adapt is
  port (
    gmii_rx_dv_out_reg_0 : out STD_LOGIC;
    gmii_rx_er_out_reg_0 : out STD_LOGIC;
    \gmii_rxd_out_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    reset_out : in STD_LOGIC;
    rx_er_aligned_reg_0 : in STD_LOGIC;
    gmii_rx_dv_ch3 : in STD_LOGIC;
    userclk2 : in STD_LOGIC;
    gmii_rx_er_ch3 : in STD_LOGIC;
    \rxd_reg1_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmii_0_TEST_quadsgmii_0_TEST_rx_rate_adapt : entity is "quadsgmii_0_TEST_rx_rate_adapt";
end quadsgmii_0_TEST_quadsgmii_0_TEST_rx_rate_adapt;

architecture STRUCTURE of quadsgmii_0_TEST_quadsgmii_0_TEST_rx_rate_adapt is
  signal muxsel : STD_LOGIC;
  signal \muxsel_i_1__2_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \rx_dv_aligned_i_1__2_n_0\ : STD_LOGIC;
  signal rx_dv_aligned_reg_n_0 : STD_LOGIC;
  signal rx_dv_reg1 : STD_LOGIC;
  signal rx_dv_reg2 : STD_LOGIC;
  signal rx_er_aligned : STD_LOGIC;
  signal rx_er_aligned_reg_n_0 : STD_LOGIC;
  signal rx_er_reg1 : STD_LOGIC;
  signal rx_er_reg2 : STD_LOGIC;
  signal \rxd_aligned[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \rxd_aligned[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \rxd_aligned[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \rxd_aligned[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \rxd_aligned[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \rxd_aligned[5]_i_1__2_n_0\ : STD_LOGIC;
  signal \rxd_aligned[6]_i_1__2_n_0\ : STD_LOGIC;
  signal \rxd_aligned[7]_i_1__2_n_0\ : STD_LOGIC;
  signal \rxd_aligned_reg_n_0_[0]\ : STD_LOGIC;
  signal \rxd_aligned_reg_n_0_[1]\ : STD_LOGIC;
  signal \rxd_aligned_reg_n_0_[2]\ : STD_LOGIC;
  signal \rxd_aligned_reg_n_0_[3]\ : STD_LOGIC;
  signal \rxd_aligned_reg_n_0_[4]\ : STD_LOGIC;
  signal \rxd_aligned_reg_n_0_[5]\ : STD_LOGIC;
  signal \rxd_aligned_reg_n_0_[6]\ : STD_LOGIC;
  signal \rxd_aligned_reg_n_0_[7]\ : STD_LOGIC;
  signal \rxd_reg1_reg_n_0_[0]\ : STD_LOGIC;
  signal \rxd_reg1_reg_n_0_[1]\ : STD_LOGIC;
  signal \rxd_reg1_reg_n_0_[2]\ : STD_LOGIC;
  signal \rxd_reg1_reg_n_0_[3]\ : STD_LOGIC;
  signal \rxd_reg2_reg_n_0_[0]\ : STD_LOGIC;
  signal \rxd_reg2_reg_n_0_[1]\ : STD_LOGIC;
  signal \rxd_reg2_reg_n_0_[2]\ : STD_LOGIC;
  signal \rxd_reg2_reg_n_0_[3]\ : STD_LOGIC;
  signal \rxd_reg2_reg_n_0_[4]\ : STD_LOGIC;
  signal \rxd_reg2_reg_n_0_[5]\ : STD_LOGIC;
  signal \rxd_reg2_reg_n_0_[6]\ : STD_LOGIC;
  signal \rxd_reg2_reg_n_0_[7]\ : STD_LOGIC;
  signal sfd_enable : STD_LOGIC;
  signal sfd_enable0 : STD_LOGIC;
  signal \sfd_enable_i_1__2_n_0\ : STD_LOGIC;
  signal \sfd_enable_i_2__2_n_0\ : STD_LOGIC;
  signal \sfd_enable_i_4__2_n_0\ : STD_LOGIC;
  signal \sfd_enable_i_5__2_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \rx_dv_aligned_i_1__2\ : label is "soft_lutpair419";
  attribute SOFT_HLUTNM of \rx_er_aligned_i_1__2\ : label is "soft_lutpair419";
  attribute SOFT_HLUTNM of \rxd_aligned[0]_i_1__2\ : label is "soft_lutpair420";
  attribute SOFT_HLUTNM of \rxd_aligned[1]_i_1__2\ : label is "soft_lutpair422";
  attribute SOFT_HLUTNM of \rxd_aligned[2]_i_1__2\ : label is "soft_lutpair421";
  attribute SOFT_HLUTNM of \rxd_aligned[3]_i_1__2\ : label is "soft_lutpair418";
  attribute SOFT_HLUTNM of \rxd_aligned[4]_i_1__2\ : label is "soft_lutpair420";
  attribute SOFT_HLUTNM of \rxd_aligned[5]_i_1__2\ : label is "soft_lutpair422";
  attribute SOFT_HLUTNM of \rxd_aligned[6]_i_1__2\ : label is "soft_lutpair421";
  attribute SOFT_HLUTNM of \rxd_aligned[7]_i_1__2\ : label is "soft_lutpair418";
begin
gmii_rx_dv_out_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => rx_dv_aligned_reg_n_0,
      Q => gmii_rx_dv_out_reg_0,
      R => reset_out
    );
gmii_rx_er_out_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => rx_er_aligned_reg_n_0,
      Q => gmii_rx_er_out_reg_0,
      R => reset_out
    );
\gmii_rxd_out_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => \rxd_aligned_reg_n_0_[0]\,
      Q => \gmii_rxd_out_reg[7]_0\(0),
      R => reset_out
    );
\gmii_rxd_out_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => \rxd_aligned_reg_n_0_[1]\,
      Q => \gmii_rxd_out_reg[7]_0\(1),
      R => reset_out
    );
\gmii_rxd_out_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => \rxd_aligned_reg_n_0_[2]\,
      Q => \gmii_rxd_out_reg[7]_0\(2),
      R => reset_out
    );
\gmii_rxd_out_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => \rxd_aligned_reg_n_0_[3]\,
      Q => \gmii_rxd_out_reg[7]_0\(3),
      R => reset_out
    );
\gmii_rxd_out_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => \rxd_aligned_reg_n_0_[4]\,
      Q => \gmii_rxd_out_reg[7]_0\(4),
      R => reset_out
    );
\gmii_rxd_out_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => \rxd_aligned_reg_n_0_[5]\,
      Q => \gmii_rxd_out_reg[7]_0\(5),
      R => reset_out
    );
\gmii_rxd_out_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => \rxd_aligned_reg_n_0_[6]\,
      Q => \gmii_rxd_out_reg[7]_0\(6),
      R => reset_out
    );
\gmii_rxd_out_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => \rxd_aligned_reg_n_0_[7]\,
      Q => \gmii_rxd_out_reg[7]_0\(7),
      R => reset_out
    );
\muxsel_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CCCCA8CC"
    )
        port map (
      I0 => \sfd_enable_i_5__2_n_0\,
      I1 => muxsel,
      I2 => \sfd_enable_i_2__2_n_0\,
      I3 => sfd_enable,
      I4 => \sfd_enable_i_4__2_n_0\,
      I5 => reset_out,
      O => \muxsel_i_1__2_n_0\
    );
muxsel_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \muxsel_i_1__2_n_0\,
      Q => muxsel,
      R => '0'
    );
\rx_dv_aligned_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B0"
    )
        port map (
      I0 => rx_dv_reg1,
      I1 => muxsel,
      I2 => rx_dv_reg2,
      O => \rx_dv_aligned_i_1__2_n_0\
    );
rx_dv_aligned_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => \rx_dv_aligned_i_1__2_n_0\,
      Q => rx_dv_aligned_reg_n_0,
      R => reset_out
    );
rx_dv_reg1_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => gmii_rx_dv_ch3,
      Q => rx_dv_reg1,
      R => reset_out
    );
rx_dv_reg2_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => rx_dv_reg1,
      Q => rx_dv_reg2,
      R => reset_out
    );
\rx_er_aligned_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => muxsel,
      I1 => rx_er_reg1,
      I2 => rx_er_reg2,
      O => rx_er_aligned
    );
rx_er_aligned_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => rx_er_aligned,
      Q => rx_er_aligned_reg_n_0,
      R => reset_out
    );
rx_er_reg1_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => gmii_rx_er_ch3,
      Q => rx_er_reg1,
      R => reset_out
    );
rx_er_reg2_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => rx_er_reg1,
      Q => rx_er_reg2,
      R => reset_out
    );
\rxd_aligned[0]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rxd_reg2_reg_n_0_[4]\,
      I1 => muxsel,
      I2 => \rxd_reg2_reg_n_0_[0]\,
      O => \rxd_aligned[0]_i_1__2_n_0\
    );
\rxd_aligned[1]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rxd_reg2_reg_n_0_[5]\,
      I1 => muxsel,
      I2 => \rxd_reg2_reg_n_0_[1]\,
      O => \rxd_aligned[1]_i_1__2_n_0\
    );
\rxd_aligned[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rxd_reg2_reg_n_0_[6]\,
      I1 => muxsel,
      I2 => \rxd_reg2_reg_n_0_[2]\,
      O => \rxd_aligned[2]_i_1__2_n_0\
    );
\rxd_aligned[3]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rxd_reg2_reg_n_0_[7]\,
      I1 => muxsel,
      I2 => \rxd_reg2_reg_n_0_[3]\,
      O => \rxd_aligned[3]_i_1__2_n_0\
    );
\rxd_aligned[4]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rxd_reg1_reg_n_0_[0]\,
      I1 => muxsel,
      I2 => \rxd_reg2_reg_n_0_[4]\,
      O => \rxd_aligned[4]_i_1__2_n_0\
    );
\rxd_aligned[5]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rxd_reg1_reg_n_0_[1]\,
      I1 => muxsel,
      I2 => \rxd_reg2_reg_n_0_[5]\,
      O => \rxd_aligned[5]_i_1__2_n_0\
    );
\rxd_aligned[6]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rxd_reg1_reg_n_0_[2]\,
      I1 => muxsel,
      I2 => \rxd_reg2_reg_n_0_[6]\,
      O => \rxd_aligned[6]_i_1__2_n_0\
    );
\rxd_aligned[7]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rxd_reg1_reg_n_0_[3]\,
      I1 => muxsel,
      I2 => \rxd_reg2_reg_n_0_[7]\,
      O => \rxd_aligned[7]_i_1__2_n_0\
    );
\rxd_aligned_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => \rxd_aligned[0]_i_1__2_n_0\,
      Q => \rxd_aligned_reg_n_0_[0]\,
      R => reset_out
    );
\rxd_aligned_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => \rxd_aligned[1]_i_1__2_n_0\,
      Q => \rxd_aligned_reg_n_0_[1]\,
      R => reset_out
    );
\rxd_aligned_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => \rxd_aligned[2]_i_1__2_n_0\,
      Q => \rxd_aligned_reg_n_0_[2]\,
      R => reset_out
    );
\rxd_aligned_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => \rxd_aligned[3]_i_1__2_n_0\,
      Q => \rxd_aligned_reg_n_0_[3]\,
      R => reset_out
    );
\rxd_aligned_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => \rxd_aligned[4]_i_1__2_n_0\,
      Q => \rxd_aligned_reg_n_0_[4]\,
      R => reset_out
    );
\rxd_aligned_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => \rxd_aligned[5]_i_1__2_n_0\,
      Q => \rxd_aligned_reg_n_0_[5]\,
      R => reset_out
    );
\rxd_aligned_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => \rxd_aligned[6]_i_1__2_n_0\,
      Q => \rxd_aligned_reg_n_0_[6]\,
      R => reset_out
    );
\rxd_aligned_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => \rxd_aligned[7]_i_1__2_n_0\,
      Q => \rxd_aligned_reg_n_0_[7]\,
      R => reset_out
    );
\rxd_reg1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => \rxd_reg1_reg[7]_0\(0),
      Q => \rxd_reg1_reg_n_0_[0]\,
      R => reset_out
    );
\rxd_reg1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => \rxd_reg1_reg[7]_0\(1),
      Q => \rxd_reg1_reg_n_0_[1]\,
      R => reset_out
    );
\rxd_reg1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => \rxd_reg1_reg[7]_0\(2),
      Q => \rxd_reg1_reg_n_0_[2]\,
      R => reset_out
    );
\rxd_reg1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => \rxd_reg1_reg[7]_0\(3),
      Q => \rxd_reg1_reg_n_0_[3]\,
      R => reset_out
    );
\rxd_reg1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => \rxd_reg1_reg[7]_0\(4),
      Q => p_0_in(0),
      R => reset_out
    );
\rxd_reg1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => \rxd_reg1_reg[7]_0\(5),
      Q => p_0_in(1),
      R => reset_out
    );
\rxd_reg1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => \rxd_reg1_reg[7]_0\(6),
      Q => p_0_in(2),
      R => reset_out
    );
\rxd_reg1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => \rxd_reg1_reg[7]_0\(7),
      Q => p_0_in(3),
      R => reset_out
    );
\rxd_reg2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => \rxd_reg1_reg_n_0_[0]\,
      Q => \rxd_reg2_reg_n_0_[0]\,
      R => reset_out
    );
\rxd_reg2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => \rxd_reg1_reg_n_0_[1]\,
      Q => \rxd_reg2_reg_n_0_[1]\,
      R => reset_out
    );
\rxd_reg2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => \rxd_reg1_reg_n_0_[2]\,
      Q => \rxd_reg2_reg_n_0_[2]\,
      R => reset_out
    );
\rxd_reg2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => \rxd_reg1_reg_n_0_[3]\,
      Q => \rxd_reg2_reg_n_0_[3]\,
      R => reset_out
    );
\rxd_reg2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => p_0_in(0),
      Q => \rxd_reg2_reg_n_0_[4]\,
      R => reset_out
    );
\rxd_reg2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => p_0_in(1),
      Q => \rxd_reg2_reg_n_0_[5]\,
      R => reset_out
    );
\rxd_reg2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => p_0_in(2),
      Q => \rxd_reg2_reg_n_0_[6]\,
      R => reset_out
    );
\rxd_reg2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => p_0_in(3),
      Q => \rxd_reg2_reg_n_0_[7]\,
      R => reset_out
    );
\sfd_enable_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDDFFCCC0C8C0CC"
    )
        port map (
      I0 => \sfd_enable_i_2__2_n_0\,
      I1 => sfd_enable0,
      I2 => rx_er_aligned_reg_0,
      I3 => \sfd_enable_i_4__2_n_0\,
      I4 => \sfd_enable_i_5__2_n_0\,
      I5 => sfd_enable,
      O => \sfd_enable_i_1__2_n_0\
    );
\sfd_enable_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
        port map (
      I0 => p_0_in(3),
      I1 => \rxd_reg1_reg[7]_0\(0),
      I2 => \rxd_reg1_reg[7]_0\(1),
      I3 => \rxd_reg1_reg[7]_0\(3),
      I4 => \rxd_reg1_reg[7]_0\(2),
      O => \sfd_enable_i_2__2_n_0\
    );
\sfd_enable_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => gmii_rx_dv_ch3,
      I1 => rx_dv_reg1,
      O => sfd_enable0
    );
\sfd_enable_i_4__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => p_0_in(0),
      I1 => p_0_in(1),
      I2 => rx_er_aligned_reg_0,
      I3 => p_0_in(2),
      O => \sfd_enable_i_4__2_n_0\
    );
\sfd_enable_i_5__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFDFFF"
    )
        port map (
      I0 => \rxd_reg1_reg_n_0_[0]\,
      I1 => \rxd_reg1_reg_n_0_[3]\,
      I2 => p_0_in(3),
      I3 => \rxd_reg1_reg_n_0_[2]\,
      I4 => \rxd_reg1_reg_n_0_[1]\,
      O => \sfd_enable_i_5__2_n_0\
    );
sfd_enable_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \sfd_enable_i_1__2_n_0\,
      Q => sfd_enable,
      R => reset_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity quadsgmii_0_TEST_quadsgmii_0_TEST_rx_rate_adapt_66 is
  port (
    gmii_rx_dv_out_reg_0 : out STD_LOGIC;
    gmii_rx_er_out_reg_0 : out STD_LOGIC;
    \gmii_rxd_out_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    reset_out : in STD_LOGIC;
    rx_er_aligned_reg_0 : in STD_LOGIC;
    gmii_rx_dv_ch2 : in STD_LOGIC;
    userclk2 : in STD_LOGIC;
    gmii_rx_er_ch2 : in STD_LOGIC;
    \rxd_reg1_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmii_0_TEST_quadsgmii_0_TEST_rx_rate_adapt_66 : entity is "quadsgmii_0_TEST_rx_rate_adapt";
end quadsgmii_0_TEST_quadsgmii_0_TEST_rx_rate_adapt_66;

architecture STRUCTURE of quadsgmii_0_TEST_quadsgmii_0_TEST_rx_rate_adapt_66 is
  signal muxsel : STD_LOGIC;
  signal \muxsel_i_1__1_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \rx_dv_aligned_i_1__1_n_0\ : STD_LOGIC;
  signal rx_dv_aligned_reg_n_0 : STD_LOGIC;
  signal rx_dv_reg1 : STD_LOGIC;
  signal rx_dv_reg2 : STD_LOGIC;
  signal rx_er_aligned : STD_LOGIC;
  signal rx_er_aligned_reg_n_0 : STD_LOGIC;
  signal rx_er_reg1 : STD_LOGIC;
  signal rx_er_reg2 : STD_LOGIC;
  signal \rxd_aligned[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \rxd_aligned[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \rxd_aligned[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \rxd_aligned[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \rxd_aligned[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \rxd_aligned[5]_i_1__1_n_0\ : STD_LOGIC;
  signal \rxd_aligned[6]_i_1__1_n_0\ : STD_LOGIC;
  signal \rxd_aligned[7]_i_1__1_n_0\ : STD_LOGIC;
  signal \rxd_aligned_reg_n_0_[0]\ : STD_LOGIC;
  signal \rxd_aligned_reg_n_0_[1]\ : STD_LOGIC;
  signal \rxd_aligned_reg_n_0_[2]\ : STD_LOGIC;
  signal \rxd_aligned_reg_n_0_[3]\ : STD_LOGIC;
  signal \rxd_aligned_reg_n_0_[4]\ : STD_LOGIC;
  signal \rxd_aligned_reg_n_0_[5]\ : STD_LOGIC;
  signal \rxd_aligned_reg_n_0_[6]\ : STD_LOGIC;
  signal \rxd_aligned_reg_n_0_[7]\ : STD_LOGIC;
  signal \rxd_reg1_reg_n_0_[0]\ : STD_LOGIC;
  signal \rxd_reg1_reg_n_0_[1]\ : STD_LOGIC;
  signal \rxd_reg1_reg_n_0_[2]\ : STD_LOGIC;
  signal \rxd_reg1_reg_n_0_[3]\ : STD_LOGIC;
  signal \rxd_reg2_reg_n_0_[0]\ : STD_LOGIC;
  signal \rxd_reg2_reg_n_0_[1]\ : STD_LOGIC;
  signal \rxd_reg2_reg_n_0_[2]\ : STD_LOGIC;
  signal \rxd_reg2_reg_n_0_[3]\ : STD_LOGIC;
  signal \rxd_reg2_reg_n_0_[4]\ : STD_LOGIC;
  signal \rxd_reg2_reg_n_0_[5]\ : STD_LOGIC;
  signal \rxd_reg2_reg_n_0_[6]\ : STD_LOGIC;
  signal \rxd_reg2_reg_n_0_[7]\ : STD_LOGIC;
  signal sfd_enable : STD_LOGIC;
  signal sfd_enable0 : STD_LOGIC;
  signal \sfd_enable_i_1__1_n_0\ : STD_LOGIC;
  signal \sfd_enable_i_2__1_n_0\ : STD_LOGIC;
  signal \sfd_enable_i_4__1_n_0\ : STD_LOGIC;
  signal \sfd_enable_i_5__1_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \rx_dv_aligned_i_1__1\ : label is "soft_lutpair412";
  attribute SOFT_HLUTNM of \rx_er_aligned_i_1__1\ : label is "soft_lutpair412";
  attribute SOFT_HLUTNM of \rxd_aligned[0]_i_1__1\ : label is "soft_lutpair413";
  attribute SOFT_HLUTNM of \rxd_aligned[1]_i_1__1\ : label is "soft_lutpair415";
  attribute SOFT_HLUTNM of \rxd_aligned[2]_i_1__1\ : label is "soft_lutpair414";
  attribute SOFT_HLUTNM of \rxd_aligned[3]_i_1__1\ : label is "soft_lutpair411";
  attribute SOFT_HLUTNM of \rxd_aligned[4]_i_1__1\ : label is "soft_lutpair413";
  attribute SOFT_HLUTNM of \rxd_aligned[5]_i_1__1\ : label is "soft_lutpair415";
  attribute SOFT_HLUTNM of \rxd_aligned[6]_i_1__1\ : label is "soft_lutpair414";
  attribute SOFT_HLUTNM of \rxd_aligned[7]_i_1__1\ : label is "soft_lutpair411";
begin
gmii_rx_dv_out_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => rx_dv_aligned_reg_n_0,
      Q => gmii_rx_dv_out_reg_0,
      R => reset_out
    );
gmii_rx_er_out_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => rx_er_aligned_reg_n_0,
      Q => gmii_rx_er_out_reg_0,
      R => reset_out
    );
\gmii_rxd_out_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => \rxd_aligned_reg_n_0_[0]\,
      Q => \gmii_rxd_out_reg[7]_0\(0),
      R => reset_out
    );
\gmii_rxd_out_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => \rxd_aligned_reg_n_0_[1]\,
      Q => \gmii_rxd_out_reg[7]_0\(1),
      R => reset_out
    );
\gmii_rxd_out_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => \rxd_aligned_reg_n_0_[2]\,
      Q => \gmii_rxd_out_reg[7]_0\(2),
      R => reset_out
    );
\gmii_rxd_out_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => \rxd_aligned_reg_n_0_[3]\,
      Q => \gmii_rxd_out_reg[7]_0\(3),
      R => reset_out
    );
\gmii_rxd_out_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => \rxd_aligned_reg_n_0_[4]\,
      Q => \gmii_rxd_out_reg[7]_0\(4),
      R => reset_out
    );
\gmii_rxd_out_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => \rxd_aligned_reg_n_0_[5]\,
      Q => \gmii_rxd_out_reg[7]_0\(5),
      R => reset_out
    );
\gmii_rxd_out_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => \rxd_aligned_reg_n_0_[6]\,
      Q => \gmii_rxd_out_reg[7]_0\(6),
      R => reset_out
    );
\gmii_rxd_out_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => \rxd_aligned_reg_n_0_[7]\,
      Q => \gmii_rxd_out_reg[7]_0\(7),
      R => reset_out
    );
\muxsel_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CCCCA8CC"
    )
        port map (
      I0 => \sfd_enable_i_5__1_n_0\,
      I1 => muxsel,
      I2 => \sfd_enable_i_2__1_n_0\,
      I3 => sfd_enable,
      I4 => \sfd_enable_i_4__1_n_0\,
      I5 => reset_out,
      O => \muxsel_i_1__1_n_0\
    );
muxsel_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \muxsel_i_1__1_n_0\,
      Q => muxsel,
      R => '0'
    );
\rx_dv_aligned_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B0"
    )
        port map (
      I0 => rx_dv_reg1,
      I1 => muxsel,
      I2 => rx_dv_reg2,
      O => \rx_dv_aligned_i_1__1_n_0\
    );
rx_dv_aligned_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => \rx_dv_aligned_i_1__1_n_0\,
      Q => rx_dv_aligned_reg_n_0,
      R => reset_out
    );
rx_dv_reg1_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => gmii_rx_dv_ch2,
      Q => rx_dv_reg1,
      R => reset_out
    );
rx_dv_reg2_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => rx_dv_reg1,
      Q => rx_dv_reg2,
      R => reset_out
    );
\rx_er_aligned_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => muxsel,
      I1 => rx_er_reg1,
      I2 => rx_er_reg2,
      O => rx_er_aligned
    );
rx_er_aligned_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => rx_er_aligned,
      Q => rx_er_aligned_reg_n_0,
      R => reset_out
    );
rx_er_reg1_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => gmii_rx_er_ch2,
      Q => rx_er_reg1,
      R => reset_out
    );
rx_er_reg2_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => rx_er_reg1,
      Q => rx_er_reg2,
      R => reset_out
    );
\rxd_aligned[0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rxd_reg2_reg_n_0_[4]\,
      I1 => muxsel,
      I2 => \rxd_reg2_reg_n_0_[0]\,
      O => \rxd_aligned[0]_i_1__1_n_0\
    );
\rxd_aligned[1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rxd_reg2_reg_n_0_[5]\,
      I1 => muxsel,
      I2 => \rxd_reg2_reg_n_0_[1]\,
      O => \rxd_aligned[1]_i_1__1_n_0\
    );
\rxd_aligned[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rxd_reg2_reg_n_0_[6]\,
      I1 => muxsel,
      I2 => \rxd_reg2_reg_n_0_[2]\,
      O => \rxd_aligned[2]_i_1__1_n_0\
    );
\rxd_aligned[3]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rxd_reg2_reg_n_0_[7]\,
      I1 => muxsel,
      I2 => \rxd_reg2_reg_n_0_[3]\,
      O => \rxd_aligned[3]_i_1__1_n_0\
    );
\rxd_aligned[4]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rxd_reg1_reg_n_0_[0]\,
      I1 => muxsel,
      I2 => \rxd_reg2_reg_n_0_[4]\,
      O => \rxd_aligned[4]_i_1__1_n_0\
    );
\rxd_aligned[5]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rxd_reg1_reg_n_0_[1]\,
      I1 => muxsel,
      I2 => \rxd_reg2_reg_n_0_[5]\,
      O => \rxd_aligned[5]_i_1__1_n_0\
    );
\rxd_aligned[6]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rxd_reg1_reg_n_0_[2]\,
      I1 => muxsel,
      I2 => \rxd_reg2_reg_n_0_[6]\,
      O => \rxd_aligned[6]_i_1__1_n_0\
    );
\rxd_aligned[7]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rxd_reg1_reg_n_0_[3]\,
      I1 => muxsel,
      I2 => \rxd_reg2_reg_n_0_[7]\,
      O => \rxd_aligned[7]_i_1__1_n_0\
    );
\rxd_aligned_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => \rxd_aligned[0]_i_1__1_n_0\,
      Q => \rxd_aligned_reg_n_0_[0]\,
      R => reset_out
    );
\rxd_aligned_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => \rxd_aligned[1]_i_1__1_n_0\,
      Q => \rxd_aligned_reg_n_0_[1]\,
      R => reset_out
    );
\rxd_aligned_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => \rxd_aligned[2]_i_1__1_n_0\,
      Q => \rxd_aligned_reg_n_0_[2]\,
      R => reset_out
    );
\rxd_aligned_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => \rxd_aligned[3]_i_1__1_n_0\,
      Q => \rxd_aligned_reg_n_0_[3]\,
      R => reset_out
    );
\rxd_aligned_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => \rxd_aligned[4]_i_1__1_n_0\,
      Q => \rxd_aligned_reg_n_0_[4]\,
      R => reset_out
    );
\rxd_aligned_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => \rxd_aligned[5]_i_1__1_n_0\,
      Q => \rxd_aligned_reg_n_0_[5]\,
      R => reset_out
    );
\rxd_aligned_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => \rxd_aligned[6]_i_1__1_n_0\,
      Q => \rxd_aligned_reg_n_0_[6]\,
      R => reset_out
    );
\rxd_aligned_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => \rxd_aligned[7]_i_1__1_n_0\,
      Q => \rxd_aligned_reg_n_0_[7]\,
      R => reset_out
    );
\rxd_reg1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => \rxd_reg1_reg[7]_0\(0),
      Q => \rxd_reg1_reg_n_0_[0]\,
      R => reset_out
    );
\rxd_reg1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => \rxd_reg1_reg[7]_0\(1),
      Q => \rxd_reg1_reg_n_0_[1]\,
      R => reset_out
    );
\rxd_reg1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => \rxd_reg1_reg[7]_0\(2),
      Q => \rxd_reg1_reg_n_0_[2]\,
      R => reset_out
    );
\rxd_reg1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => \rxd_reg1_reg[7]_0\(3),
      Q => \rxd_reg1_reg_n_0_[3]\,
      R => reset_out
    );
\rxd_reg1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => \rxd_reg1_reg[7]_0\(4),
      Q => p_0_in(0),
      R => reset_out
    );
\rxd_reg1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => \rxd_reg1_reg[7]_0\(5),
      Q => p_0_in(1),
      R => reset_out
    );
\rxd_reg1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => \rxd_reg1_reg[7]_0\(6),
      Q => p_0_in(2),
      R => reset_out
    );
\rxd_reg1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => \rxd_reg1_reg[7]_0\(7),
      Q => p_0_in(3),
      R => reset_out
    );
\rxd_reg2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => \rxd_reg1_reg_n_0_[0]\,
      Q => \rxd_reg2_reg_n_0_[0]\,
      R => reset_out
    );
\rxd_reg2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => \rxd_reg1_reg_n_0_[1]\,
      Q => \rxd_reg2_reg_n_0_[1]\,
      R => reset_out
    );
\rxd_reg2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => \rxd_reg1_reg_n_0_[2]\,
      Q => \rxd_reg2_reg_n_0_[2]\,
      R => reset_out
    );
\rxd_reg2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => \rxd_reg1_reg_n_0_[3]\,
      Q => \rxd_reg2_reg_n_0_[3]\,
      R => reset_out
    );
\rxd_reg2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => p_0_in(0),
      Q => \rxd_reg2_reg_n_0_[4]\,
      R => reset_out
    );
\rxd_reg2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => p_0_in(1),
      Q => \rxd_reg2_reg_n_0_[5]\,
      R => reset_out
    );
\rxd_reg2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => p_0_in(2),
      Q => \rxd_reg2_reg_n_0_[6]\,
      R => reset_out
    );
\rxd_reg2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => p_0_in(3),
      Q => \rxd_reg2_reg_n_0_[7]\,
      R => reset_out
    );
\sfd_enable_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDDFFCCC0C8C0CC"
    )
        port map (
      I0 => \sfd_enable_i_2__1_n_0\,
      I1 => sfd_enable0,
      I2 => rx_er_aligned_reg_0,
      I3 => \sfd_enable_i_4__1_n_0\,
      I4 => \sfd_enable_i_5__1_n_0\,
      I5 => sfd_enable,
      O => \sfd_enable_i_1__1_n_0\
    );
\sfd_enable_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
        port map (
      I0 => p_0_in(3),
      I1 => \rxd_reg1_reg[7]_0\(0),
      I2 => \rxd_reg1_reg[7]_0\(1),
      I3 => \rxd_reg1_reg[7]_0\(3),
      I4 => \rxd_reg1_reg[7]_0\(2),
      O => \sfd_enable_i_2__1_n_0\
    );
\sfd_enable_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => gmii_rx_dv_ch2,
      I1 => rx_dv_reg1,
      O => sfd_enable0
    );
\sfd_enable_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => p_0_in(0),
      I1 => p_0_in(1),
      I2 => rx_er_aligned_reg_0,
      I3 => p_0_in(2),
      O => \sfd_enable_i_4__1_n_0\
    );
\sfd_enable_i_5__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFDFFF"
    )
        port map (
      I0 => \rxd_reg1_reg_n_0_[0]\,
      I1 => \rxd_reg1_reg_n_0_[3]\,
      I2 => p_0_in(3),
      I3 => \rxd_reg1_reg_n_0_[2]\,
      I4 => \rxd_reg1_reg_n_0_[1]\,
      O => \sfd_enable_i_5__1_n_0\
    );
sfd_enable_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \sfd_enable_i_1__1_n_0\,
      Q => sfd_enable,
      R => reset_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity quadsgmii_0_TEST_quadsgmii_0_TEST_rx_rate_adapt_72 is
  port (
    gmii_rx_dv_out_reg_0 : out STD_LOGIC;
    gmii_rx_er_out_reg_0 : out STD_LOGIC;
    \gmii_rxd_out_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    reset_out : in STD_LOGIC;
    rx_er_aligned_reg_0 : in STD_LOGIC;
    gmii_rx_dv_ch1 : in STD_LOGIC;
    userclk2 : in STD_LOGIC;
    gmii_rx_er_ch1 : in STD_LOGIC;
    \rxd_reg1_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmii_0_TEST_quadsgmii_0_TEST_rx_rate_adapt_72 : entity is "quadsgmii_0_TEST_rx_rate_adapt";
end quadsgmii_0_TEST_quadsgmii_0_TEST_rx_rate_adapt_72;

architecture STRUCTURE of quadsgmii_0_TEST_quadsgmii_0_TEST_rx_rate_adapt_72 is
  signal muxsel : STD_LOGIC;
  signal \muxsel_i_1__0_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \rx_dv_aligned_i_1__0_n_0\ : STD_LOGIC;
  signal rx_dv_aligned_reg_n_0 : STD_LOGIC;
  signal rx_dv_reg1 : STD_LOGIC;
  signal rx_dv_reg2 : STD_LOGIC;
  signal rx_er_aligned : STD_LOGIC;
  signal rx_er_aligned_reg_n_0 : STD_LOGIC;
  signal rx_er_reg1 : STD_LOGIC;
  signal rx_er_reg2 : STD_LOGIC;
  signal \rxd_aligned[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \rxd_aligned[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \rxd_aligned[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \rxd_aligned[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \rxd_aligned[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \rxd_aligned[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \rxd_aligned[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \rxd_aligned[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \rxd_aligned_reg_n_0_[0]\ : STD_LOGIC;
  signal \rxd_aligned_reg_n_0_[1]\ : STD_LOGIC;
  signal \rxd_aligned_reg_n_0_[2]\ : STD_LOGIC;
  signal \rxd_aligned_reg_n_0_[3]\ : STD_LOGIC;
  signal \rxd_aligned_reg_n_0_[4]\ : STD_LOGIC;
  signal \rxd_aligned_reg_n_0_[5]\ : STD_LOGIC;
  signal \rxd_aligned_reg_n_0_[6]\ : STD_LOGIC;
  signal \rxd_aligned_reg_n_0_[7]\ : STD_LOGIC;
  signal \rxd_reg1_reg_n_0_[0]\ : STD_LOGIC;
  signal \rxd_reg1_reg_n_0_[1]\ : STD_LOGIC;
  signal \rxd_reg1_reg_n_0_[2]\ : STD_LOGIC;
  signal \rxd_reg1_reg_n_0_[3]\ : STD_LOGIC;
  signal \rxd_reg2_reg_n_0_[0]\ : STD_LOGIC;
  signal \rxd_reg2_reg_n_0_[1]\ : STD_LOGIC;
  signal \rxd_reg2_reg_n_0_[2]\ : STD_LOGIC;
  signal \rxd_reg2_reg_n_0_[3]\ : STD_LOGIC;
  signal \rxd_reg2_reg_n_0_[4]\ : STD_LOGIC;
  signal \rxd_reg2_reg_n_0_[5]\ : STD_LOGIC;
  signal \rxd_reg2_reg_n_0_[6]\ : STD_LOGIC;
  signal \rxd_reg2_reg_n_0_[7]\ : STD_LOGIC;
  signal sfd_enable : STD_LOGIC;
  signal sfd_enable0 : STD_LOGIC;
  signal \sfd_enable_i_1__0_n_0\ : STD_LOGIC;
  signal \sfd_enable_i_2__0_n_0\ : STD_LOGIC;
  signal \sfd_enable_i_4__0_n_0\ : STD_LOGIC;
  signal \sfd_enable_i_5__0_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \rx_dv_aligned_i_1__0\ : label is "soft_lutpair405";
  attribute SOFT_HLUTNM of \rx_er_aligned_i_1__0\ : label is "soft_lutpair405";
  attribute SOFT_HLUTNM of \rxd_aligned[0]_i_1__0\ : label is "soft_lutpair406";
  attribute SOFT_HLUTNM of \rxd_aligned[1]_i_1__0\ : label is "soft_lutpair408";
  attribute SOFT_HLUTNM of \rxd_aligned[2]_i_1__0\ : label is "soft_lutpair407";
  attribute SOFT_HLUTNM of \rxd_aligned[3]_i_1__0\ : label is "soft_lutpair404";
  attribute SOFT_HLUTNM of \rxd_aligned[4]_i_1__0\ : label is "soft_lutpair406";
  attribute SOFT_HLUTNM of \rxd_aligned[5]_i_1__0\ : label is "soft_lutpair408";
  attribute SOFT_HLUTNM of \rxd_aligned[6]_i_1__0\ : label is "soft_lutpair407";
  attribute SOFT_HLUTNM of \rxd_aligned[7]_i_1__0\ : label is "soft_lutpair404";
begin
gmii_rx_dv_out_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => rx_dv_aligned_reg_n_0,
      Q => gmii_rx_dv_out_reg_0,
      R => reset_out
    );
gmii_rx_er_out_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => rx_er_aligned_reg_n_0,
      Q => gmii_rx_er_out_reg_0,
      R => reset_out
    );
\gmii_rxd_out_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => \rxd_aligned_reg_n_0_[0]\,
      Q => \gmii_rxd_out_reg[7]_0\(0),
      R => reset_out
    );
\gmii_rxd_out_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => \rxd_aligned_reg_n_0_[1]\,
      Q => \gmii_rxd_out_reg[7]_0\(1),
      R => reset_out
    );
\gmii_rxd_out_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => \rxd_aligned_reg_n_0_[2]\,
      Q => \gmii_rxd_out_reg[7]_0\(2),
      R => reset_out
    );
\gmii_rxd_out_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => \rxd_aligned_reg_n_0_[3]\,
      Q => \gmii_rxd_out_reg[7]_0\(3),
      R => reset_out
    );
\gmii_rxd_out_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => \rxd_aligned_reg_n_0_[4]\,
      Q => \gmii_rxd_out_reg[7]_0\(4),
      R => reset_out
    );
\gmii_rxd_out_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => \rxd_aligned_reg_n_0_[5]\,
      Q => \gmii_rxd_out_reg[7]_0\(5),
      R => reset_out
    );
\gmii_rxd_out_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => \rxd_aligned_reg_n_0_[6]\,
      Q => \gmii_rxd_out_reg[7]_0\(6),
      R => reset_out
    );
\gmii_rxd_out_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => \rxd_aligned_reg_n_0_[7]\,
      Q => \gmii_rxd_out_reg[7]_0\(7),
      R => reset_out
    );
\muxsel_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CCCCA8CC"
    )
        port map (
      I0 => \sfd_enable_i_5__0_n_0\,
      I1 => muxsel,
      I2 => \sfd_enable_i_2__0_n_0\,
      I3 => sfd_enable,
      I4 => \sfd_enable_i_4__0_n_0\,
      I5 => reset_out,
      O => \muxsel_i_1__0_n_0\
    );
muxsel_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \muxsel_i_1__0_n_0\,
      Q => muxsel,
      R => '0'
    );
\rx_dv_aligned_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B0"
    )
        port map (
      I0 => rx_dv_reg1,
      I1 => muxsel,
      I2 => rx_dv_reg2,
      O => \rx_dv_aligned_i_1__0_n_0\
    );
rx_dv_aligned_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => \rx_dv_aligned_i_1__0_n_0\,
      Q => rx_dv_aligned_reg_n_0,
      R => reset_out
    );
rx_dv_reg1_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => gmii_rx_dv_ch1,
      Q => rx_dv_reg1,
      R => reset_out
    );
rx_dv_reg2_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => rx_dv_reg1,
      Q => rx_dv_reg2,
      R => reset_out
    );
\rx_er_aligned_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => muxsel,
      I1 => rx_er_reg1,
      I2 => rx_er_reg2,
      O => rx_er_aligned
    );
rx_er_aligned_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => rx_er_aligned,
      Q => rx_er_aligned_reg_n_0,
      R => reset_out
    );
rx_er_reg1_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => gmii_rx_er_ch1,
      Q => rx_er_reg1,
      R => reset_out
    );
rx_er_reg2_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => rx_er_reg1,
      Q => rx_er_reg2,
      R => reset_out
    );
\rxd_aligned[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rxd_reg2_reg_n_0_[4]\,
      I1 => muxsel,
      I2 => \rxd_reg2_reg_n_0_[0]\,
      O => \rxd_aligned[0]_i_1__0_n_0\
    );
\rxd_aligned[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rxd_reg2_reg_n_0_[5]\,
      I1 => muxsel,
      I2 => \rxd_reg2_reg_n_0_[1]\,
      O => \rxd_aligned[1]_i_1__0_n_0\
    );
\rxd_aligned[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rxd_reg2_reg_n_0_[6]\,
      I1 => muxsel,
      I2 => \rxd_reg2_reg_n_0_[2]\,
      O => \rxd_aligned[2]_i_1__0_n_0\
    );
\rxd_aligned[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rxd_reg2_reg_n_0_[7]\,
      I1 => muxsel,
      I2 => \rxd_reg2_reg_n_0_[3]\,
      O => \rxd_aligned[3]_i_1__0_n_0\
    );
\rxd_aligned[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rxd_reg1_reg_n_0_[0]\,
      I1 => muxsel,
      I2 => \rxd_reg2_reg_n_0_[4]\,
      O => \rxd_aligned[4]_i_1__0_n_0\
    );
\rxd_aligned[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rxd_reg1_reg_n_0_[1]\,
      I1 => muxsel,
      I2 => \rxd_reg2_reg_n_0_[5]\,
      O => \rxd_aligned[5]_i_1__0_n_0\
    );
\rxd_aligned[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rxd_reg1_reg_n_0_[2]\,
      I1 => muxsel,
      I2 => \rxd_reg2_reg_n_0_[6]\,
      O => \rxd_aligned[6]_i_1__0_n_0\
    );
\rxd_aligned[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rxd_reg1_reg_n_0_[3]\,
      I1 => muxsel,
      I2 => \rxd_reg2_reg_n_0_[7]\,
      O => \rxd_aligned[7]_i_1__0_n_0\
    );
\rxd_aligned_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => \rxd_aligned[0]_i_1__0_n_0\,
      Q => \rxd_aligned_reg_n_0_[0]\,
      R => reset_out
    );
\rxd_aligned_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => \rxd_aligned[1]_i_1__0_n_0\,
      Q => \rxd_aligned_reg_n_0_[1]\,
      R => reset_out
    );
\rxd_aligned_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => \rxd_aligned[2]_i_1__0_n_0\,
      Q => \rxd_aligned_reg_n_0_[2]\,
      R => reset_out
    );
\rxd_aligned_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => \rxd_aligned[3]_i_1__0_n_0\,
      Q => \rxd_aligned_reg_n_0_[3]\,
      R => reset_out
    );
\rxd_aligned_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => \rxd_aligned[4]_i_1__0_n_0\,
      Q => \rxd_aligned_reg_n_0_[4]\,
      R => reset_out
    );
\rxd_aligned_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => \rxd_aligned[5]_i_1__0_n_0\,
      Q => \rxd_aligned_reg_n_0_[5]\,
      R => reset_out
    );
\rxd_aligned_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => \rxd_aligned[6]_i_1__0_n_0\,
      Q => \rxd_aligned_reg_n_0_[6]\,
      R => reset_out
    );
\rxd_aligned_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => \rxd_aligned[7]_i_1__0_n_0\,
      Q => \rxd_aligned_reg_n_0_[7]\,
      R => reset_out
    );
\rxd_reg1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => \rxd_reg1_reg[7]_0\(0),
      Q => \rxd_reg1_reg_n_0_[0]\,
      R => reset_out
    );
\rxd_reg1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => \rxd_reg1_reg[7]_0\(1),
      Q => \rxd_reg1_reg_n_0_[1]\,
      R => reset_out
    );
\rxd_reg1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => \rxd_reg1_reg[7]_0\(2),
      Q => \rxd_reg1_reg_n_0_[2]\,
      R => reset_out
    );
\rxd_reg1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => \rxd_reg1_reg[7]_0\(3),
      Q => \rxd_reg1_reg_n_0_[3]\,
      R => reset_out
    );
\rxd_reg1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => \rxd_reg1_reg[7]_0\(4),
      Q => p_0_in(0),
      R => reset_out
    );
\rxd_reg1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => \rxd_reg1_reg[7]_0\(5),
      Q => p_0_in(1),
      R => reset_out
    );
\rxd_reg1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => \rxd_reg1_reg[7]_0\(6),
      Q => p_0_in(2),
      R => reset_out
    );
\rxd_reg1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => \rxd_reg1_reg[7]_0\(7),
      Q => p_0_in(3),
      R => reset_out
    );
\rxd_reg2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => \rxd_reg1_reg_n_0_[0]\,
      Q => \rxd_reg2_reg_n_0_[0]\,
      R => reset_out
    );
\rxd_reg2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => \rxd_reg1_reg_n_0_[1]\,
      Q => \rxd_reg2_reg_n_0_[1]\,
      R => reset_out
    );
\rxd_reg2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => \rxd_reg1_reg_n_0_[2]\,
      Q => \rxd_reg2_reg_n_0_[2]\,
      R => reset_out
    );
\rxd_reg2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => \rxd_reg1_reg_n_0_[3]\,
      Q => \rxd_reg2_reg_n_0_[3]\,
      R => reset_out
    );
\rxd_reg2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => p_0_in(0),
      Q => \rxd_reg2_reg_n_0_[4]\,
      R => reset_out
    );
\rxd_reg2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => p_0_in(1),
      Q => \rxd_reg2_reg_n_0_[5]\,
      R => reset_out
    );
\rxd_reg2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => p_0_in(2),
      Q => \rxd_reg2_reg_n_0_[6]\,
      R => reset_out
    );
\rxd_reg2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => p_0_in(3),
      Q => \rxd_reg2_reg_n_0_[7]\,
      R => reset_out
    );
\sfd_enable_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDDFFCCC0C8C0CC"
    )
        port map (
      I0 => \sfd_enable_i_2__0_n_0\,
      I1 => sfd_enable0,
      I2 => rx_er_aligned_reg_0,
      I3 => \sfd_enable_i_4__0_n_0\,
      I4 => \sfd_enable_i_5__0_n_0\,
      I5 => sfd_enable,
      O => \sfd_enable_i_1__0_n_0\
    );
\sfd_enable_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
        port map (
      I0 => p_0_in(3),
      I1 => \rxd_reg1_reg[7]_0\(0),
      I2 => \rxd_reg1_reg[7]_0\(1),
      I3 => \rxd_reg1_reg[7]_0\(3),
      I4 => \rxd_reg1_reg[7]_0\(2),
      O => \sfd_enable_i_2__0_n_0\
    );
\sfd_enable_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => gmii_rx_dv_ch1,
      I1 => rx_dv_reg1,
      O => sfd_enable0
    );
\sfd_enable_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => p_0_in(0),
      I1 => p_0_in(1),
      I2 => rx_er_aligned_reg_0,
      I3 => p_0_in(2),
      O => \sfd_enable_i_4__0_n_0\
    );
\sfd_enable_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFDFFF"
    )
        port map (
      I0 => \rxd_reg1_reg_n_0_[0]\,
      I1 => \rxd_reg1_reg_n_0_[3]\,
      I2 => p_0_in(3),
      I3 => \rxd_reg1_reg_n_0_[2]\,
      I4 => \rxd_reg1_reg_n_0_[1]\,
      O => \sfd_enable_i_5__0_n_0\
    );
sfd_enable_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \sfd_enable_i_1__0_n_0\,
      Q => sfd_enable,
      R => reset_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity quadsgmii_0_TEST_quadsgmii_0_TEST_rx_rate_adapt_78 is
  port (
    gmii_rx_dv_out : out STD_LOGIC;
    gmii_rx_er_out : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    reset_out : in STD_LOGIC;
    rx_er_aligned_reg_0 : in STD_LOGIC;
    gmii_rx_dv_ch0 : in STD_LOGIC;
    userclk2 : in STD_LOGIC;
    gmii_rx_er_ch0 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmii_0_TEST_quadsgmii_0_TEST_rx_rate_adapt_78 : entity is "quadsgmii_0_TEST_rx_rate_adapt";
end quadsgmii_0_TEST_quadsgmii_0_TEST_rx_rate_adapt_78;

architecture STRUCTURE of quadsgmii_0_TEST_quadsgmii_0_TEST_rx_rate_adapt_78 is
  signal muxsel : STD_LOGIC;
  signal muxsel_i_1_n_0 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rx_dv_aligned : STD_LOGIC;
  signal rx_dv_aligned_i_1_n_0 : STD_LOGIC;
  signal rx_dv_reg1 : STD_LOGIC;
  signal rx_dv_reg2 : STD_LOGIC;
  signal rx_er_aligned : STD_LOGIC;
  signal rx_er_aligned_0 : STD_LOGIC;
  signal rx_er_reg1 : STD_LOGIC;
  signal rx_er_reg2 : STD_LOGIC;
  signal rxd_aligned : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \rxd_aligned[0]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_aligned[1]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_aligned[2]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_aligned[3]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_aligned[4]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_aligned[5]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_aligned[6]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_aligned[7]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_reg1_reg_n_0_[0]\ : STD_LOGIC;
  signal \rxd_reg1_reg_n_0_[1]\ : STD_LOGIC;
  signal \rxd_reg1_reg_n_0_[2]\ : STD_LOGIC;
  signal \rxd_reg1_reg_n_0_[3]\ : STD_LOGIC;
  signal rxd_reg2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal sfd_enable : STD_LOGIC;
  signal sfd_enable0 : STD_LOGIC;
  signal sfd_enable_i_1_n_0 : STD_LOGIC;
  signal sfd_enable_i_2_n_0 : STD_LOGIC;
  signal sfd_enable_i_4_n_0 : STD_LOGIC;
  signal sfd_enable_i_5_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of rx_dv_aligned_i_1 : label is "soft_lutpair398";
  attribute SOFT_HLUTNM of rx_er_aligned_i_1 : label is "soft_lutpair398";
  attribute SOFT_HLUTNM of \rxd_aligned[0]_i_1\ : label is "soft_lutpair399";
  attribute SOFT_HLUTNM of \rxd_aligned[1]_i_1\ : label is "soft_lutpair401";
  attribute SOFT_HLUTNM of \rxd_aligned[2]_i_1\ : label is "soft_lutpair400";
  attribute SOFT_HLUTNM of \rxd_aligned[3]_i_1\ : label is "soft_lutpair397";
  attribute SOFT_HLUTNM of \rxd_aligned[4]_i_1\ : label is "soft_lutpair399";
  attribute SOFT_HLUTNM of \rxd_aligned[5]_i_1\ : label is "soft_lutpair401";
  attribute SOFT_HLUTNM of \rxd_aligned[6]_i_1\ : label is "soft_lutpair400";
  attribute SOFT_HLUTNM of \rxd_aligned[7]_i_1\ : label is "soft_lutpair397";
begin
gmii_rx_dv_out_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => rx_dv_aligned,
      Q => gmii_rx_dv_out,
      R => reset_out
    );
gmii_rx_er_out_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => rx_er_aligned,
      Q => gmii_rx_er_out,
      R => reset_out
    );
\gmii_rxd_out_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => rxd_aligned(0),
      Q => Q(0),
      R => reset_out
    );
\gmii_rxd_out_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => rxd_aligned(1),
      Q => Q(1),
      R => reset_out
    );
\gmii_rxd_out_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => rxd_aligned(2),
      Q => Q(2),
      R => reset_out
    );
\gmii_rxd_out_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => rxd_aligned(3),
      Q => Q(3),
      R => reset_out
    );
\gmii_rxd_out_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => rxd_aligned(4),
      Q => Q(4),
      R => reset_out
    );
\gmii_rxd_out_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => rxd_aligned(5),
      Q => Q(5),
      R => reset_out
    );
\gmii_rxd_out_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => rxd_aligned(6),
      Q => Q(6),
      R => reset_out
    );
\gmii_rxd_out_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => rxd_aligned(7),
      Q => Q(7),
      R => reset_out
    );
muxsel_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CCCCA8CC"
    )
        port map (
      I0 => sfd_enable_i_5_n_0,
      I1 => muxsel,
      I2 => sfd_enable_i_2_n_0,
      I3 => sfd_enable,
      I4 => sfd_enable_i_4_n_0,
      I5 => reset_out,
      O => muxsel_i_1_n_0
    );
muxsel_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => muxsel_i_1_n_0,
      Q => muxsel,
      R => '0'
    );
rx_dv_aligned_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B0"
    )
        port map (
      I0 => rx_dv_reg1,
      I1 => muxsel,
      I2 => rx_dv_reg2,
      O => rx_dv_aligned_i_1_n_0
    );
rx_dv_aligned_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => rx_dv_aligned_i_1_n_0,
      Q => rx_dv_aligned,
      R => reset_out
    );
rx_dv_reg1_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => gmii_rx_dv_ch0,
      Q => rx_dv_reg1,
      R => reset_out
    );
rx_dv_reg2_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => rx_dv_reg1,
      Q => rx_dv_reg2,
      R => reset_out
    );
rx_er_aligned_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => muxsel,
      I1 => rx_er_reg1,
      I2 => rx_er_reg2,
      O => rx_er_aligned_0
    );
rx_er_aligned_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => rx_er_aligned_0,
      Q => rx_er_aligned,
      R => reset_out
    );
rx_er_reg1_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => gmii_rx_er_ch0,
      Q => rx_er_reg1,
      R => reset_out
    );
rx_er_reg2_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => rx_er_reg1,
      Q => rx_er_reg2,
      R => reset_out
    );
\rxd_aligned[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rxd_reg2(4),
      I1 => muxsel,
      I2 => rxd_reg2(0),
      O => \rxd_aligned[0]_i_1_n_0\
    );
\rxd_aligned[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rxd_reg2(5),
      I1 => muxsel,
      I2 => rxd_reg2(1),
      O => \rxd_aligned[1]_i_1_n_0\
    );
\rxd_aligned[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rxd_reg2(6),
      I1 => muxsel,
      I2 => rxd_reg2(2),
      O => \rxd_aligned[2]_i_1_n_0\
    );
\rxd_aligned[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rxd_reg2(7),
      I1 => muxsel,
      I2 => rxd_reg2(3),
      O => \rxd_aligned[3]_i_1_n_0\
    );
\rxd_aligned[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rxd_reg1_reg_n_0_[0]\,
      I1 => muxsel,
      I2 => rxd_reg2(4),
      O => \rxd_aligned[4]_i_1_n_0\
    );
\rxd_aligned[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rxd_reg1_reg_n_0_[1]\,
      I1 => muxsel,
      I2 => rxd_reg2(5),
      O => \rxd_aligned[5]_i_1_n_0\
    );
\rxd_aligned[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rxd_reg1_reg_n_0_[2]\,
      I1 => muxsel,
      I2 => rxd_reg2(6),
      O => \rxd_aligned[6]_i_1_n_0\
    );
\rxd_aligned[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rxd_reg1_reg_n_0_[3]\,
      I1 => muxsel,
      I2 => rxd_reg2(7),
      O => \rxd_aligned[7]_i_1_n_0\
    );
\rxd_aligned_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => \rxd_aligned[0]_i_1_n_0\,
      Q => rxd_aligned(0),
      R => reset_out
    );
\rxd_aligned_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => \rxd_aligned[1]_i_1_n_0\,
      Q => rxd_aligned(1),
      R => reset_out
    );
\rxd_aligned_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => \rxd_aligned[2]_i_1_n_0\,
      Q => rxd_aligned(2),
      R => reset_out
    );
\rxd_aligned_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => \rxd_aligned[3]_i_1_n_0\,
      Q => rxd_aligned(3),
      R => reset_out
    );
\rxd_aligned_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => \rxd_aligned[4]_i_1_n_0\,
      Q => rxd_aligned(4),
      R => reset_out
    );
\rxd_aligned_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => \rxd_aligned[5]_i_1_n_0\,
      Q => rxd_aligned(5),
      R => reset_out
    );
\rxd_aligned_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => \rxd_aligned[6]_i_1_n_0\,
      Q => rxd_aligned(6),
      R => reset_out
    );
\rxd_aligned_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => \rxd_aligned[7]_i_1_n_0\,
      Q => rxd_aligned(7),
      R => reset_out
    );
\rxd_reg1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => D(0),
      Q => \rxd_reg1_reg_n_0_[0]\,
      R => reset_out
    );
\rxd_reg1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => D(1),
      Q => \rxd_reg1_reg_n_0_[1]\,
      R => reset_out
    );
\rxd_reg1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => D(2),
      Q => \rxd_reg1_reg_n_0_[2]\,
      R => reset_out
    );
\rxd_reg1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => D(3),
      Q => \rxd_reg1_reg_n_0_[3]\,
      R => reset_out
    );
\rxd_reg1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => D(4),
      Q => p_0_in(0),
      R => reset_out
    );
\rxd_reg1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => D(5),
      Q => p_0_in(1),
      R => reset_out
    );
\rxd_reg1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => D(6),
      Q => p_0_in(2),
      R => reset_out
    );
\rxd_reg1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => D(7),
      Q => p_0_in(3),
      R => reset_out
    );
\rxd_reg2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => \rxd_reg1_reg_n_0_[0]\,
      Q => rxd_reg2(0),
      R => reset_out
    );
\rxd_reg2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => \rxd_reg1_reg_n_0_[1]\,
      Q => rxd_reg2(1),
      R => reset_out
    );
\rxd_reg2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => \rxd_reg1_reg_n_0_[2]\,
      Q => rxd_reg2(2),
      R => reset_out
    );
\rxd_reg2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => \rxd_reg1_reg_n_0_[3]\,
      Q => rxd_reg2(3),
      R => reset_out
    );
\rxd_reg2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => p_0_in(0),
      Q => rxd_reg2(4),
      R => reset_out
    );
\rxd_reg2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => p_0_in(1),
      Q => rxd_reg2(5),
      R => reset_out
    );
\rxd_reg2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => p_0_in(2),
      Q => rxd_reg2(6),
      R => reset_out
    );
\rxd_reg2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => p_0_in(3),
      Q => rxd_reg2(7),
      R => reset_out
    );
sfd_enable_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDDFFCCC0C8C0CC"
    )
        port map (
      I0 => sfd_enable_i_2_n_0,
      I1 => sfd_enable0,
      I2 => rx_er_aligned_reg_0,
      I3 => sfd_enable_i_4_n_0,
      I4 => sfd_enable_i_5_n_0,
      I5 => sfd_enable,
      O => sfd_enable_i_1_n_0
    );
sfd_enable_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
        port map (
      I0 => p_0_in(3),
      I1 => D(0),
      I2 => D(1),
      I3 => D(3),
      I4 => D(2),
      O => sfd_enable_i_2_n_0
    );
sfd_enable_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => gmii_rx_dv_ch0,
      I1 => rx_dv_reg1,
      O => sfd_enable0
    );
sfd_enable_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => p_0_in(0),
      I1 => p_0_in(1),
      I2 => rx_er_aligned_reg_0,
      I3 => p_0_in(2),
      O => sfd_enable_i_4_n_0
    );
sfd_enable_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFDFFF"
    )
        port map (
      I0 => \rxd_reg1_reg_n_0_[0]\,
      I1 => \rxd_reg1_reg_n_0_[3]\,
      I2 => p_0_in(3),
      I3 => \rxd_reg1_reg_n_0_[2]\,
      I4 => \rxd_reg1_reg_n_0_[1]\,
      O => sfd_enable_i_5_n_0
    );
sfd_enable_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => sfd_enable_i_1_n_0,
      Q => sfd_enable,
      R => reset_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity quadsgmii_0_TEST_quadsgmii_0_TEST_sync_block is
  port (
    data_out : out STD_LOGIC;
    data_in : in STD_LOGIC;
    userclk2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmii_0_TEST_quadsgmii_0_TEST_sync_block : entity is "quadsgmii_0_TEST_sync_block";
end quadsgmii_0_TEST_quadsgmii_0_TEST_sync_block;

architecture STRUCTURE of quadsgmii_0_TEST_quadsgmii_0_TEST_sync_block is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_in,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity quadsgmii_0_TEST_quadsgmii_0_TEST_sync_block_1 is
  port (
    reset_done : out STD_LOGIC;
    data_out : in STD_LOGIC;
    data_in : in STD_LOGIC;
    userclk2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmii_0_TEST_quadsgmii_0_TEST_sync_block_1 : entity is "quadsgmii_0_TEST_sync_block";
end quadsgmii_0_TEST_quadsgmii_0_TEST_sync_block_1;

architecture STRUCTURE of quadsgmii_0_TEST_quadsgmii_0_TEST_sync_block_1 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  signal gt0_txresetdone_out_sync : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_in,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync5,
      Q => gt0_txresetdone_out_sync,
      R => '0'
    );
quadsgmii_0_TEST_core_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gt0_txresetdone_out_sync,
      I1 => data_out,
      O => reset_done
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity quadsgmii_0_TEST_quadsgmii_0_TEST_sync_block_35 is
  port (
    data_out : out STD_LOGIC;
    speed_is_100_ch3 : in STD_LOGIC;
    userclk2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmii_0_TEST_quadsgmii_0_TEST_sync_block_35 : entity is "quadsgmii_0_TEST_sync_block";
end quadsgmii_0_TEST_quadsgmii_0_TEST_sync_block_35;

architecture STRUCTURE of quadsgmii_0_TEST_quadsgmii_0_TEST_sync_block_35 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => speed_is_100_ch3,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity quadsgmii_0_TEST_quadsgmii_0_TEST_sync_block_36 is
  port (
    data_out : out STD_LOGIC;
    speed_is_10_100_ch3 : in STD_LOGIC;
    userclk2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmii_0_TEST_quadsgmii_0_TEST_sync_block_36 : entity is "quadsgmii_0_TEST_sync_block";
end quadsgmii_0_TEST_quadsgmii_0_TEST_sync_block_36;

architecture STRUCTURE of quadsgmii_0_TEST_quadsgmii_0_TEST_sync_block_36 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => speed_is_10_100_ch3,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity quadsgmii_0_TEST_quadsgmii_0_TEST_sync_block_38 is
  port (
    data_out : out STD_LOGIC;
    speed_is_100_ch2 : in STD_LOGIC;
    userclk2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmii_0_TEST_quadsgmii_0_TEST_sync_block_38 : entity is "quadsgmii_0_TEST_sync_block";
end quadsgmii_0_TEST_quadsgmii_0_TEST_sync_block_38;

architecture STRUCTURE of quadsgmii_0_TEST_quadsgmii_0_TEST_sync_block_38 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => speed_is_100_ch2,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity quadsgmii_0_TEST_quadsgmii_0_TEST_sync_block_39 is
  port (
    data_out : out STD_LOGIC;
    speed_is_10_100_ch2 : in STD_LOGIC;
    userclk2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmii_0_TEST_quadsgmii_0_TEST_sync_block_39 : entity is "quadsgmii_0_TEST_sync_block";
end quadsgmii_0_TEST_quadsgmii_0_TEST_sync_block_39;

architecture STRUCTURE of quadsgmii_0_TEST_quadsgmii_0_TEST_sync_block_39 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => speed_is_10_100_ch2,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity quadsgmii_0_TEST_quadsgmii_0_TEST_sync_block_44 is
  port (
    data_out : out STD_LOGIC;
    speed_is_100_ch1 : in STD_LOGIC;
    userclk2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmii_0_TEST_quadsgmii_0_TEST_sync_block_44 : entity is "quadsgmii_0_TEST_sync_block";
end quadsgmii_0_TEST_quadsgmii_0_TEST_sync_block_44;

architecture STRUCTURE of quadsgmii_0_TEST_quadsgmii_0_TEST_sync_block_44 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => speed_is_100_ch1,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity quadsgmii_0_TEST_quadsgmii_0_TEST_sync_block_45 is
  port (
    data_out : out STD_LOGIC;
    speed_is_10_100_ch1 : in STD_LOGIC;
    userclk2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmii_0_TEST_quadsgmii_0_TEST_sync_block_45 : entity is "quadsgmii_0_TEST_sync_block";
end quadsgmii_0_TEST_quadsgmii_0_TEST_sync_block_45;

architecture STRUCTURE of quadsgmii_0_TEST_quadsgmii_0_TEST_sync_block_45 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => speed_is_10_100_ch1,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity quadsgmii_0_TEST_quadsgmii_0_TEST_sync_block_50 is
  port (
    data_out : out STD_LOGIC;
    speed_is_100_ch0 : in STD_LOGIC;
    userclk2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmii_0_TEST_quadsgmii_0_TEST_sync_block_50 : entity is "quadsgmii_0_TEST_sync_block";
end quadsgmii_0_TEST_quadsgmii_0_TEST_sync_block_50;

architecture STRUCTURE of quadsgmii_0_TEST_quadsgmii_0_TEST_sync_block_50 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => speed_is_100_ch0,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity quadsgmii_0_TEST_quadsgmii_0_TEST_sync_block_51 is
  port (
    data_out : out STD_LOGIC;
    speed_is_10_100_ch0 : in STD_LOGIC;
    userclk2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmii_0_TEST_quadsgmii_0_TEST_sync_block_51 : entity is "quadsgmii_0_TEST_sync_block";
end quadsgmii_0_TEST_quadsgmii_0_TEST_sync_block_51;

architecture STRUCTURE of quadsgmii_0_TEST_quadsgmii_0_TEST_sync_block_51 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => speed_is_10_100_ch0,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity quadsgmii_0_TEST_quadsgmii_0_TEST_sync_block_61 is
  port (
    data_out : out STD_LOGIC;
    speed_is_100_ch3 : in STD_LOGIC;
    userclk2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmii_0_TEST_quadsgmii_0_TEST_sync_block_61 : entity is "quadsgmii_0_TEST_sync_block";
end quadsgmii_0_TEST_quadsgmii_0_TEST_sync_block_61;

architecture STRUCTURE of quadsgmii_0_TEST_quadsgmii_0_TEST_sync_block_61 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => speed_is_100_ch3,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity quadsgmii_0_TEST_quadsgmii_0_TEST_sync_block_62 is
  port (
    data_out : out STD_LOGIC;
    speed_is_10_100_ch3 : in STD_LOGIC;
    userclk2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmii_0_TEST_quadsgmii_0_TEST_sync_block_62 : entity is "quadsgmii_0_TEST_sync_block";
end quadsgmii_0_TEST_quadsgmii_0_TEST_sync_block_62;

architecture STRUCTURE of quadsgmii_0_TEST_quadsgmii_0_TEST_sync_block_62 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => speed_is_10_100_ch3,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity quadsgmii_0_TEST_quadsgmii_0_TEST_sync_block_67 is
  port (
    data_out : out STD_LOGIC;
    speed_is_100_ch2 : in STD_LOGIC;
    userclk2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmii_0_TEST_quadsgmii_0_TEST_sync_block_67 : entity is "quadsgmii_0_TEST_sync_block";
end quadsgmii_0_TEST_quadsgmii_0_TEST_sync_block_67;

architecture STRUCTURE of quadsgmii_0_TEST_quadsgmii_0_TEST_sync_block_67 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => speed_is_100_ch2,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity quadsgmii_0_TEST_quadsgmii_0_TEST_sync_block_68 is
  port (
    data_out : out STD_LOGIC;
    speed_is_10_100_ch2 : in STD_LOGIC;
    userclk2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmii_0_TEST_quadsgmii_0_TEST_sync_block_68 : entity is "quadsgmii_0_TEST_sync_block";
end quadsgmii_0_TEST_quadsgmii_0_TEST_sync_block_68;

architecture STRUCTURE of quadsgmii_0_TEST_quadsgmii_0_TEST_sync_block_68 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => speed_is_10_100_ch2,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity quadsgmii_0_TEST_quadsgmii_0_TEST_sync_block_73 is
  port (
    data_out : out STD_LOGIC;
    speed_is_100_ch1 : in STD_LOGIC;
    userclk2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmii_0_TEST_quadsgmii_0_TEST_sync_block_73 : entity is "quadsgmii_0_TEST_sync_block";
end quadsgmii_0_TEST_quadsgmii_0_TEST_sync_block_73;

architecture STRUCTURE of quadsgmii_0_TEST_quadsgmii_0_TEST_sync_block_73 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => speed_is_100_ch1,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity quadsgmii_0_TEST_quadsgmii_0_TEST_sync_block_74 is
  port (
    data_out : out STD_LOGIC;
    speed_is_10_100_ch1 : in STD_LOGIC;
    userclk2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmii_0_TEST_quadsgmii_0_TEST_sync_block_74 : entity is "quadsgmii_0_TEST_sync_block";
end quadsgmii_0_TEST_quadsgmii_0_TEST_sync_block_74;

architecture STRUCTURE of quadsgmii_0_TEST_quadsgmii_0_TEST_sync_block_74 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => speed_is_10_100_ch1,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity quadsgmii_0_TEST_quadsgmii_0_TEST_sync_block_79 is
  port (
    data_out : out STD_LOGIC;
    speed_is_100_ch0 : in STD_LOGIC;
    userclk2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmii_0_TEST_quadsgmii_0_TEST_sync_block_79 : entity is "quadsgmii_0_TEST_sync_block";
end quadsgmii_0_TEST_quadsgmii_0_TEST_sync_block_79;

architecture STRUCTURE of quadsgmii_0_TEST_quadsgmii_0_TEST_sync_block_79 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => speed_is_100_ch0,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity quadsgmii_0_TEST_quadsgmii_0_TEST_sync_block_80 is
  port (
    data_out : out STD_LOGIC;
    speed_is_10_100_ch0 : in STD_LOGIC;
    userclk2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmii_0_TEST_quadsgmii_0_TEST_sync_block_80 : entity is "quadsgmii_0_TEST_sync_block";
end quadsgmii_0_TEST_quadsgmii_0_TEST_sync_block_80;

architecture STRUCTURE of quadsgmii_0_TEST_quadsgmii_0_TEST_sync_block_80 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => speed_is_10_100_ch0,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity quadsgmii_0_TEST_quadsgmii_0_TEST_tx_rate_adapt is
  port (
    gmii_tx_en_ch3 : out STD_LOGIC;
    gmii_tx_er_ch3 : out STD_LOGIC;
    \gmii_txd_out_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    reset_out : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    gmii_tx_en_ch3_int1 : in STD_LOGIC;
    userclk2 : in STD_LOGIC;
    gmii_tx_er_ch3_int1 : in STD_LOGIC;
    \gmii_txd_out_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmii_0_TEST_quadsgmii_0_TEST_tx_rate_adapt : entity is "quadsgmii_0_TEST_tx_rate_adapt";
end quadsgmii_0_TEST_quadsgmii_0_TEST_tx_rate_adapt;

architecture STRUCTURE of quadsgmii_0_TEST_quadsgmii_0_TEST_tx_rate_adapt is
begin
gmii_tx_en_out_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => E(0),
      D => gmii_tx_en_ch3_int1,
      Q => gmii_tx_en_ch3,
      R => reset_out
    );
gmii_tx_er_out_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => E(0),
      D => gmii_tx_er_ch3_int1,
      Q => gmii_tx_er_ch3,
      R => reset_out
    );
\gmii_txd_out_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => E(0),
      D => \gmii_txd_out_reg[7]_1\(0),
      Q => \gmii_txd_out_reg[7]_0\(0),
      R => reset_out
    );
\gmii_txd_out_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => E(0),
      D => \gmii_txd_out_reg[7]_1\(1),
      Q => \gmii_txd_out_reg[7]_0\(1),
      R => reset_out
    );
\gmii_txd_out_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => E(0),
      D => \gmii_txd_out_reg[7]_1\(2),
      Q => \gmii_txd_out_reg[7]_0\(2),
      R => reset_out
    );
\gmii_txd_out_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => E(0),
      D => \gmii_txd_out_reg[7]_1\(3),
      Q => \gmii_txd_out_reg[7]_0\(3),
      R => reset_out
    );
\gmii_txd_out_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => E(0),
      D => \gmii_txd_out_reg[7]_1\(4),
      Q => \gmii_txd_out_reg[7]_0\(4),
      R => reset_out
    );
\gmii_txd_out_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => E(0),
      D => \gmii_txd_out_reg[7]_1\(5),
      Q => \gmii_txd_out_reg[7]_0\(5),
      R => reset_out
    );
\gmii_txd_out_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => E(0),
      D => \gmii_txd_out_reg[7]_1\(6),
      Q => \gmii_txd_out_reg[7]_0\(6),
      R => reset_out
    );
\gmii_txd_out_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => E(0),
      D => \gmii_txd_out_reg[7]_1\(7),
      Q => \gmii_txd_out_reg[7]_0\(7),
      R => reset_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity quadsgmii_0_TEST_quadsgmii_0_TEST_tx_rate_adapt_40 is
  port (
    gmii_tx_en_ch2 : out STD_LOGIC;
    gmii_tx_er_ch2 : out STD_LOGIC;
    \gmii_txd_out_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    reset_out : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    gmii_tx_en_ch2_int1 : in STD_LOGIC;
    userclk2 : in STD_LOGIC;
    gmii_tx_er_ch2_int1 : in STD_LOGIC;
    \gmii_txd_out_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmii_0_TEST_quadsgmii_0_TEST_tx_rate_adapt_40 : entity is "quadsgmii_0_TEST_tx_rate_adapt";
end quadsgmii_0_TEST_quadsgmii_0_TEST_tx_rate_adapt_40;

architecture STRUCTURE of quadsgmii_0_TEST_quadsgmii_0_TEST_tx_rate_adapt_40 is
begin
gmii_tx_en_out_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => E(0),
      D => gmii_tx_en_ch2_int1,
      Q => gmii_tx_en_ch2,
      R => reset_out
    );
gmii_tx_er_out_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => E(0),
      D => gmii_tx_er_ch2_int1,
      Q => gmii_tx_er_ch2,
      R => reset_out
    );
\gmii_txd_out_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => E(0),
      D => \gmii_txd_out_reg[7]_1\(0),
      Q => \gmii_txd_out_reg[7]_0\(0),
      R => reset_out
    );
\gmii_txd_out_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => E(0),
      D => \gmii_txd_out_reg[7]_1\(1),
      Q => \gmii_txd_out_reg[7]_0\(1),
      R => reset_out
    );
\gmii_txd_out_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => E(0),
      D => \gmii_txd_out_reg[7]_1\(2),
      Q => \gmii_txd_out_reg[7]_0\(2),
      R => reset_out
    );
\gmii_txd_out_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => E(0),
      D => \gmii_txd_out_reg[7]_1\(3),
      Q => \gmii_txd_out_reg[7]_0\(3),
      R => reset_out
    );
\gmii_txd_out_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => E(0),
      D => \gmii_txd_out_reg[7]_1\(4),
      Q => \gmii_txd_out_reg[7]_0\(4),
      R => reset_out
    );
\gmii_txd_out_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => E(0),
      D => \gmii_txd_out_reg[7]_1\(5),
      Q => \gmii_txd_out_reg[7]_0\(5),
      R => reset_out
    );
\gmii_txd_out_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => E(0),
      D => \gmii_txd_out_reg[7]_1\(6),
      Q => \gmii_txd_out_reg[7]_0\(6),
      R => reset_out
    );
\gmii_txd_out_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => E(0),
      D => \gmii_txd_out_reg[7]_1\(7),
      Q => \gmii_txd_out_reg[7]_0\(7),
      R => reset_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity quadsgmii_0_TEST_quadsgmii_0_TEST_tx_rate_adapt_46 is
  port (
    gmii_tx_en_ch1 : out STD_LOGIC;
    gmii_tx_er_ch1 : out STD_LOGIC;
    \gmii_txd_out_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    reset_out : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    gmii_tx_en_ch1_int1 : in STD_LOGIC;
    userclk2 : in STD_LOGIC;
    gmii_tx_er_ch1_int1 : in STD_LOGIC;
    \gmii_txd_out_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmii_0_TEST_quadsgmii_0_TEST_tx_rate_adapt_46 : entity is "quadsgmii_0_TEST_tx_rate_adapt";
end quadsgmii_0_TEST_quadsgmii_0_TEST_tx_rate_adapt_46;

architecture STRUCTURE of quadsgmii_0_TEST_quadsgmii_0_TEST_tx_rate_adapt_46 is
begin
gmii_tx_en_out_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => E(0),
      D => gmii_tx_en_ch1_int1,
      Q => gmii_tx_en_ch1,
      R => reset_out
    );
gmii_tx_er_out_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => E(0),
      D => gmii_tx_er_ch1_int1,
      Q => gmii_tx_er_ch1,
      R => reset_out
    );
\gmii_txd_out_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => E(0),
      D => \gmii_txd_out_reg[7]_1\(0),
      Q => \gmii_txd_out_reg[7]_0\(0),
      R => reset_out
    );
\gmii_txd_out_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => E(0),
      D => \gmii_txd_out_reg[7]_1\(1),
      Q => \gmii_txd_out_reg[7]_0\(1),
      R => reset_out
    );
\gmii_txd_out_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => E(0),
      D => \gmii_txd_out_reg[7]_1\(2),
      Q => \gmii_txd_out_reg[7]_0\(2),
      R => reset_out
    );
\gmii_txd_out_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => E(0),
      D => \gmii_txd_out_reg[7]_1\(3),
      Q => \gmii_txd_out_reg[7]_0\(3),
      R => reset_out
    );
\gmii_txd_out_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => E(0),
      D => \gmii_txd_out_reg[7]_1\(4),
      Q => \gmii_txd_out_reg[7]_0\(4),
      R => reset_out
    );
\gmii_txd_out_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => E(0),
      D => \gmii_txd_out_reg[7]_1\(5),
      Q => \gmii_txd_out_reg[7]_0\(5),
      R => reset_out
    );
\gmii_txd_out_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => E(0),
      D => \gmii_txd_out_reg[7]_1\(6),
      Q => \gmii_txd_out_reg[7]_0\(6),
      R => reset_out
    );
\gmii_txd_out_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => E(0),
      D => \gmii_txd_out_reg[7]_1\(7),
      Q => \gmii_txd_out_reg[7]_0\(7),
      R => reset_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity quadsgmii_0_TEST_quadsgmii_0_TEST_tx_rate_adapt_52 is
  port (
    gmii_tx_en_ch0 : out STD_LOGIC;
    gmii_tx_er_ch0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    reset_out : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    gmii_tx_en_ch0_int1 : in STD_LOGIC;
    userclk2 : in STD_LOGIC;
    gmii_tx_er_ch0_int1 : in STD_LOGIC;
    \gmii_txd_out_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmii_0_TEST_quadsgmii_0_TEST_tx_rate_adapt_52 : entity is "quadsgmii_0_TEST_tx_rate_adapt";
end quadsgmii_0_TEST_quadsgmii_0_TEST_tx_rate_adapt_52;

architecture STRUCTURE of quadsgmii_0_TEST_quadsgmii_0_TEST_tx_rate_adapt_52 is
begin
gmii_tx_en_out_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => E(0),
      D => gmii_tx_en_ch0_int1,
      Q => gmii_tx_en_ch0,
      R => reset_out
    );
gmii_tx_er_out_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => E(0),
      D => gmii_tx_er_ch0_int1,
      Q => gmii_tx_er_ch0,
      R => reset_out
    );
\gmii_txd_out_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => E(0),
      D => \gmii_txd_out_reg[7]_0\(0),
      Q => Q(0),
      R => reset_out
    );
\gmii_txd_out_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => E(0),
      D => \gmii_txd_out_reg[7]_0\(1),
      Q => Q(1),
      R => reset_out
    );
\gmii_txd_out_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => E(0),
      D => \gmii_txd_out_reg[7]_0\(2),
      Q => Q(2),
      R => reset_out
    );
\gmii_txd_out_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => E(0),
      D => \gmii_txd_out_reg[7]_0\(3),
      Q => Q(3),
      R => reset_out
    );
\gmii_txd_out_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => E(0),
      D => \gmii_txd_out_reg[7]_0\(4),
      Q => Q(4),
      R => reset_out
    );
\gmii_txd_out_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => E(0),
      D => \gmii_txd_out_reg[7]_0\(5),
      Q => Q(5),
      R => reset_out
    );
\gmii_txd_out_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => E(0),
      D => \gmii_txd_out_reg[7]_0\(6),
      Q => Q(6),
      R => reset_out
    );
\gmii_txd_out_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => E(0),
      D => \gmii_txd_out_reg[7]_0\(7),
      Q => Q(7),
      R => reset_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity quadsgmii_0_TEST_AGGREGATOR is
  port (
    powerdown : out STD_LOGIC;
    \^enablealign\ : out STD_LOGIC;
    txcharisk : out STD_LOGIC_VECTOR ( 3 downto 0 );
    txdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    POWERDOWN_CH3 : in STD_LOGIC;
    POWERDOWN_CH0 : in STD_LOGIC;
    POWERDOWN_CH1 : in STD_LOGIC;
    POWERDOWN_CH2 : in STD_LOGIC;
    ENABLEALIGN : in STD_LOGIC;
    ENABLEALIGN_reg_0 : in STD_LOGIC;
    ENABLEALIGN_reg_1 : in STD_LOGIC;
    ENABLEALIGN_reg_2 : in STD_LOGIC;
    MGT_TX_RESET : in STD_LOGIC;
    userclk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 3 downto 0 );
    TXDATA_CH3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \TXDATA_reg[7]_0\ : in STD_LOGIC;
    TXDATA_CH0 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    TXDATA_CH2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    TXDATA_CH1 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmii_0_TEST_AGGREGATOR : entity is "AGGREGATOR";
end quadsgmii_0_TEST_AGGREGATOR;

architecture STRUCTURE of quadsgmii_0_TEST_AGGREGATOR is
  signal \ENABLEALIGN0__0\ : STD_LOGIC;
  signal \POWERDOWN0__0\ : STD_LOGIC;
begin
ENABLEALIGN0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => ENABLEALIGN,
      I1 => ENABLEALIGN_reg_0,
      I2 => ENABLEALIGN_reg_1,
      I3 => ENABLEALIGN_reg_2,
      O => \ENABLEALIGN0__0\
    );
ENABLEALIGN_reg: unisim.vcomponents.FDSE
     port map (
      C => userclk,
      CE => '1',
      D => \ENABLEALIGN0__0\,
      Q => \^enablealign\,
      S => MGT_TX_RESET
    );
POWERDOWN0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => POWERDOWN_CH3,
      I1 => POWERDOWN_CH0,
      I2 => POWERDOWN_CH1,
      I3 => POWERDOWN_CH2,
      O => \POWERDOWN0__0\
    );
POWERDOWN_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \POWERDOWN0__0\,
      Q => powerdown,
      R => MGT_TX_RESET
    );
\TXCHARISK_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => D(0),
      Q => txcharisk(0),
      R => MGT_TX_RESET
    );
\TXCHARISK_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => D(1),
      Q => txcharisk(1),
      R => MGT_TX_RESET
    );
\TXCHARISK_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => D(2),
      Q => txcharisk(2),
      R => MGT_TX_RESET
    );
\TXCHARISK_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => D(3),
      Q => txcharisk(3),
      R => MGT_TX_RESET
    );
\TXDATA_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => TXDATA_CH0(0),
      Q => txdata(0),
      R => MGT_TX_RESET
    );
\TXDATA_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => TXDATA_CH1(2),
      Q => txdata(10),
      R => MGT_TX_RESET
    );
\TXDATA_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => TXDATA_CH1(3),
      Q => txdata(11),
      R => MGT_TX_RESET
    );
\TXDATA_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => TXDATA_CH1(4),
      Q => txdata(12),
      R => MGT_TX_RESET
    );
\TXDATA_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => TXDATA_CH1(5),
      Q => txdata(13),
      R => MGT_TX_RESET
    );
\TXDATA_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => TXDATA_CH1(6),
      Q => txdata(14),
      R => MGT_TX_RESET
    );
\TXDATA_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => TXDATA_CH1(7),
      Q => txdata(15),
      R => MGT_TX_RESET
    );
\TXDATA_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => TXDATA_CH2(0),
      Q => txdata(16),
      R => MGT_TX_RESET
    );
\TXDATA_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => TXDATA_CH2(1),
      Q => txdata(17),
      R => MGT_TX_RESET
    );
\TXDATA_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => TXDATA_CH2(2),
      Q => txdata(18),
      R => MGT_TX_RESET
    );
\TXDATA_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => TXDATA_CH2(3),
      Q => txdata(19),
      R => MGT_TX_RESET
    );
\TXDATA_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => TXDATA_CH0(1),
      Q => txdata(1),
      R => MGT_TX_RESET
    );
\TXDATA_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => TXDATA_CH2(4),
      Q => txdata(20),
      R => MGT_TX_RESET
    );
\TXDATA_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => TXDATA_CH2(5),
      Q => txdata(21),
      R => MGT_TX_RESET
    );
\TXDATA_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => TXDATA_CH2(6),
      Q => txdata(22),
      R => MGT_TX_RESET
    );
\TXDATA_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => TXDATA_CH2(7),
      Q => txdata(23),
      R => MGT_TX_RESET
    );
\TXDATA_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => TXDATA_CH3(0),
      Q => txdata(24),
      R => MGT_TX_RESET
    );
\TXDATA_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => TXDATA_CH3(1),
      Q => txdata(25),
      R => MGT_TX_RESET
    );
\TXDATA_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => TXDATA_CH3(2),
      Q => txdata(26),
      R => MGT_TX_RESET
    );
\TXDATA_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => TXDATA_CH3(3),
      Q => txdata(27),
      R => MGT_TX_RESET
    );
\TXDATA_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => TXDATA_CH3(4),
      Q => txdata(28),
      R => MGT_TX_RESET
    );
\TXDATA_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => TXDATA_CH3(5),
      Q => txdata(29),
      R => MGT_TX_RESET
    );
\TXDATA_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => TXDATA_CH0(2),
      Q => txdata(2),
      R => MGT_TX_RESET
    );
\TXDATA_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => TXDATA_CH3(6),
      Q => txdata(30),
      R => MGT_TX_RESET
    );
\TXDATA_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => TXDATA_CH3(7),
      Q => txdata(31),
      R => MGT_TX_RESET
    );
\TXDATA_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => TXDATA_CH0(3),
      Q => txdata(3),
      R => MGT_TX_RESET
    );
\TXDATA_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => TXDATA_CH0(4),
      Q => txdata(4),
      R => MGT_TX_RESET
    );
\TXDATA_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => TXDATA_CH0(5),
      Q => txdata(5),
      R => MGT_TX_RESET
    );
\TXDATA_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => TXDATA_CH0(6),
      Q => txdata(6),
      R => MGT_TX_RESET
    );
\TXDATA_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \TXDATA_reg[7]_0\,
      Q => txdata(7),
      R => MGT_TX_RESET
    );
\TXDATA_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => TXDATA_CH1(0),
      Q => txdata(8),
      R => MGT_TX_RESET
    );
\TXDATA_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => TXDATA_CH1(1),
      Q => txdata(9),
      R => MGT_TX_RESET
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity quadsgmii_0_TEST_ALIGNER is
  port (
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \RXDISPERR_ALIGNED_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \RXNOTINTABLE_ALIGNED_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \RXCHARISK_ALIGNED_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \RXDATA_ALIGNED_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    RESET_OUT : in STD_LOGIC;
    rxchariscomma : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxrecclk : in STD_LOGIC;
    rxdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    rxcharisk : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdisperr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxnotintable : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmii_0_TEST_ALIGNER : entity is "ALIGNER";
end quadsgmii_0_TEST_ALIGNER;

architecture STRUCTURE of quadsgmii_0_TEST_ALIGNER is
  signal ALIGN_SEL : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ALIGN_SEL1 : STD_LOGIC;
  signal ALIGN_SEL12_out : STD_LOGIC;
  signal ALIGN_SEL15_out : STD_LOGIC;
  signal ALIGN_SEL17_out : STD_LOGIC;
  signal ALIGN_SEL_REG : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \ALIGN_SEL_REG[0]_i_1_n_0\ : STD_LOGIC;
  signal \ALIGN_SEL_REG[0]_i_2_n_0\ : STD_LOGIC;
  signal \ALIGN_SEL_REG[1]_i_6_n_0\ : STD_LOGIC;
  signal \ALIGN_SEL_REG[1]_i_7_n_0\ : STD_LOGIC;
  signal \ALIGN_SEL_REG[1]_i_8_n_0\ : STD_LOGIC;
  signal \ALIGN_SEL_REG[1]_i_9_n_0\ : STD_LOGIC;
  signal \RXCHARISCOMMA_ALIGNED[0]_i_1_n_0\ : STD_LOGIC;
  signal \RXCHARISCOMMA_ALIGNED[1]_i_1_n_0\ : STD_LOGIC;
  signal \RXCHARISCOMMA_ALIGNED[2]_i_1_n_0\ : STD_LOGIC;
  signal \RXCHARISCOMMA_ALIGNED[3]_i_1_n_0\ : STD_LOGIC;
  signal RXCHARISCOMMA_REG : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \RXCHARISK_ALIGNED[0]_i_1_n_0\ : STD_LOGIC;
  signal \RXCHARISK_ALIGNED[1]_i_1_n_0\ : STD_LOGIC;
  signal \RXCHARISK_ALIGNED[2]_i_1_n_0\ : STD_LOGIC;
  signal \RXCHARISK_ALIGNED[3]_i_1_n_0\ : STD_LOGIC;
  signal \RXCHARISK_REG_reg_n_0_[0]\ : STD_LOGIC;
  signal \RXDATA_ALIGNED[0]_i_2_n_0\ : STD_LOGIC;
  signal \RXDATA_ALIGNED[0]_i_3_n_0\ : STD_LOGIC;
  signal \RXDATA_ALIGNED[0]_i_4_n_0\ : STD_LOGIC;
  signal \RXDATA_ALIGNED[0]_i_5_n_0\ : STD_LOGIC;
  signal \RXDATA_ALIGNED[1]_i_2_n_0\ : STD_LOGIC;
  signal \RXDATA_ALIGNED[1]_i_3_n_0\ : STD_LOGIC;
  signal \RXDATA_ALIGNED[1]_i_4_n_0\ : STD_LOGIC;
  signal \RXDATA_ALIGNED[1]_i_5_n_0\ : STD_LOGIC;
  signal \RXDATA_ALIGNED[2]_i_2_n_0\ : STD_LOGIC;
  signal \RXDATA_ALIGNED[3]_i_2_n_0\ : STD_LOGIC;
  signal \RXDATA_ALIGNED[4]_i_2_n_0\ : STD_LOGIC;
  signal \RXDATA_ALIGNED[5]_i_2_n_0\ : STD_LOGIC;
  signal \RXDATA_ALIGNED[6]_i_2_n_0\ : STD_LOGIC;
  signal \RXDATA_ALIGNED[6]_i_3_n_0\ : STD_LOGIC;
  signal \RXDATA_ALIGNED[6]_i_4_n_0\ : STD_LOGIC;
  signal \RXDATA_ALIGNED[6]_i_5_n_0\ : STD_LOGIC;
  signal \RXDATA_ALIGNED[7]_i_2_n_0\ : STD_LOGIC;
  signal \RXDATA_ALIGNED[7]_i_3_n_0\ : STD_LOGIC;
  signal \RXDATA_ALIGNED[7]_i_4_n_0\ : STD_LOGIC;
  signal \RXDATA_ALIGNED[7]_i_5_n_0\ : STD_LOGIC;
  signal \RXDATA_ALIGNED[7]_i_6_n_0\ : STD_LOGIC;
  signal \RXDATA_REG_reg_n_0_[0]\ : STD_LOGIC;
  signal \RXDATA_REG_reg_n_0_[16]\ : STD_LOGIC;
  signal \RXDATA_REG_reg_n_0_[17]\ : STD_LOGIC;
  signal \RXDATA_REG_reg_n_0_[18]\ : STD_LOGIC;
  signal \RXDATA_REG_reg_n_0_[19]\ : STD_LOGIC;
  signal \RXDATA_REG_reg_n_0_[1]\ : STD_LOGIC;
  signal \RXDATA_REG_reg_n_0_[20]\ : STD_LOGIC;
  signal \RXDATA_REG_reg_n_0_[21]\ : STD_LOGIC;
  signal \RXDATA_REG_reg_n_0_[22]\ : STD_LOGIC;
  signal \RXDATA_REG_reg_n_0_[23]\ : STD_LOGIC;
  signal \RXDATA_REG_reg_n_0_[24]\ : STD_LOGIC;
  signal \RXDATA_REG_reg_n_0_[25]\ : STD_LOGIC;
  signal \RXDATA_REG_reg_n_0_[26]\ : STD_LOGIC;
  signal \RXDATA_REG_reg_n_0_[27]\ : STD_LOGIC;
  signal \RXDATA_REG_reg_n_0_[28]\ : STD_LOGIC;
  signal \RXDATA_REG_reg_n_0_[29]\ : STD_LOGIC;
  signal \RXDATA_REG_reg_n_0_[2]\ : STD_LOGIC;
  signal \RXDATA_REG_reg_n_0_[30]\ : STD_LOGIC;
  signal \RXDATA_REG_reg_n_0_[31]\ : STD_LOGIC;
  signal \RXDATA_REG_reg_n_0_[3]\ : STD_LOGIC;
  signal \RXDATA_REG_reg_n_0_[4]\ : STD_LOGIC;
  signal \RXDATA_REG_reg_n_0_[5]\ : STD_LOGIC;
  signal \RXDATA_REG_reg_n_0_[6]\ : STD_LOGIC;
  signal \RXDATA_REG_reg_n_0_[7]\ : STD_LOGIC;
  signal \RXDISPERR_ALIGNED[0]_i_1_n_0\ : STD_LOGIC;
  signal \RXDISPERR_ALIGNED[1]_i_1_n_0\ : STD_LOGIC;
  signal \RXDISPERR_ALIGNED[2]_i_1_n_0\ : STD_LOGIC;
  signal \RXDISPERR_ALIGNED[3]_i_1_n_0\ : STD_LOGIC;
  signal RXDISPERR_REG : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \RXNOTINTABLE_ALIGNED[0]_i_1_n_0\ : STD_LOGIC;
  signal \RXNOTINTABLE_ALIGNED[1]_i_1_n_0\ : STD_LOGIC;
  signal \RXNOTINTABLE_ALIGNED[2]_i_1_n_0\ : STD_LOGIC;
  signal \RXNOTINTABLE_ALIGNED[3]_i_1_n_0\ : STD_LOGIC;
  signal RXNOTINTABLE_REG : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal p_1_in : STD_LOGIC;
  signal p_1_in1_in : STD_LOGIC;
  signal p_1_in4_in : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ALIGN_SEL_REG[0]_i_2\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \ALIGN_SEL_REG[1]_i_2\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \ALIGN_SEL_REG[1]_i_3\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \RXDATA_ALIGNED[7]_i_6\ : label is "soft_lutpair1";
begin
\ALIGN_SEL_REG[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00BA"
    )
        port map (
      I0 => ALIGN_SEL15_out,
      I1 => ALIGN_SEL12_out,
      I2 => \ALIGN_SEL_REG[0]_i_2_n_0\,
      I3 => ALIGN_SEL17_out,
      O => \ALIGN_SEL_REG[0]_i_1_n_0\
    );
\ALIGN_SEL_REG[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABAAAAAA"
    )
        port map (
      I0 => ALIGN_SEL_REG(0),
      I1 => \RXDATA_REG_reg_n_0_[25]\,
      I2 => \RXDATA_REG_reg_n_0_[24]\,
      I3 => p_1_in,
      I4 => \ALIGN_SEL_REG[1]_i_7_n_0\,
      O => \ALIGN_SEL_REG[0]_i_2_n_0\
    );
\ALIGN_SEL_REG[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000FE"
    )
        port map (
      I0 => ALIGN_SEL_REG(1),
      I1 => ALIGN_SEL12_out,
      I2 => ALIGN_SEL1,
      I3 => ALIGN_SEL17_out,
      I4 => ALIGN_SEL15_out,
      O => ALIGN_SEL(1)
    );
\ALIGN_SEL_REG[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \ALIGN_SEL_REG[1]_i_6_n_0\,
      I1 => p_1_in1_in,
      I2 => \RXDATA_REG_reg_n_0_[16]\,
      I3 => \RXDATA_REG_reg_n_0_[17]\,
      O => ALIGN_SEL12_out
    );
\ALIGN_SEL_REG[1]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \ALIGN_SEL_REG[1]_i_7_n_0\,
      I1 => p_1_in,
      I2 => \RXDATA_REG_reg_n_0_[24]\,
      I3 => \RXDATA_REG_reg_n_0_[25]\,
      O => ALIGN_SEL1
    );
\ALIGN_SEL_REG[1]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \ALIGN_SEL_REG[1]_i_8_n_0\,
      I1 => \RXCHARISK_REG_reg_n_0_[0]\,
      I2 => \RXDATA_REG_reg_n_0_[0]\,
      I3 => \RXDATA_REG_reg_n_0_[1]\,
      O => ALIGN_SEL17_out
    );
\ALIGN_SEL_REG[1]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \ALIGN_SEL_REG[1]_i_9_n_0\,
      I1 => p_1_in4_in,
      I2 => p_0_in(0),
      I3 => p_0_in(1),
      O => ALIGN_SEL15_out
    );
\ALIGN_SEL_REG[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \RXDATA_REG_reg_n_0_[18]\,
      I1 => \RXDATA_REG_reg_n_0_[19]\,
      I2 => \RXDATA_REG_reg_n_0_[20]\,
      I3 => \RXDATA_REG_reg_n_0_[21]\,
      I4 => \RXDATA_REG_reg_n_0_[23]\,
      I5 => \RXDATA_REG_reg_n_0_[22]\,
      O => \ALIGN_SEL_REG[1]_i_6_n_0\
    );
\ALIGN_SEL_REG[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \RXDATA_REG_reg_n_0_[26]\,
      I1 => \RXDATA_REG_reg_n_0_[27]\,
      I2 => \RXDATA_REG_reg_n_0_[28]\,
      I3 => \RXDATA_REG_reg_n_0_[29]\,
      I4 => \RXDATA_REG_reg_n_0_[31]\,
      I5 => \RXDATA_REG_reg_n_0_[30]\,
      O => \ALIGN_SEL_REG[1]_i_7_n_0\
    );
\ALIGN_SEL_REG[1]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \RXDATA_REG_reg_n_0_[2]\,
      I1 => \RXDATA_REG_reg_n_0_[3]\,
      I2 => \RXDATA_REG_reg_n_0_[4]\,
      I3 => \RXDATA_REG_reg_n_0_[5]\,
      I4 => \RXDATA_REG_reg_n_0_[7]\,
      I5 => \RXDATA_REG_reg_n_0_[6]\,
      O => \ALIGN_SEL_REG[1]_i_8_n_0\
    );
\ALIGN_SEL_REG[1]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => p_0_in(2),
      I1 => p_0_in(3),
      I2 => p_0_in(4),
      I3 => p_0_in(5),
      I4 => p_0_in(7),
      I5 => p_0_in(6),
      O => \ALIGN_SEL_REG[1]_i_9_n_0\
    );
\ALIGN_SEL_REG_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => \ALIGN_SEL_REG[0]_i_1_n_0\,
      Q => ALIGN_SEL_REG(0),
      R => RESET_OUT
    );
\ALIGN_SEL_REG_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => ALIGN_SEL(1),
      Q => ALIGN_SEL_REG(1),
      R => RESET_OUT
    );
\RXCHARISCOMMA_ALIGNED[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => RXCHARISCOMMA_REG(2),
      I1 => RXCHARISCOMMA_REG(3),
      I2 => RXCHARISCOMMA_REG(0),
      I3 => ALIGN_SEL(1),
      I4 => ALIGN_SEL(0),
      I5 => RXCHARISCOMMA_REG(1),
      O => \RXCHARISCOMMA_ALIGNED[0]_i_1_n_0\
    );
\RXCHARISCOMMA_ALIGNED[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => RXCHARISCOMMA_REG(3),
      I1 => rxchariscomma(0),
      I2 => RXCHARISCOMMA_REG(1),
      I3 => ALIGN_SEL(1),
      I4 => ALIGN_SEL(0),
      I5 => RXCHARISCOMMA_REG(2),
      O => \RXCHARISCOMMA_ALIGNED[1]_i_1_n_0\
    );
\RXCHARISCOMMA_ALIGNED[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => rxchariscomma(0),
      I1 => rxchariscomma(1),
      I2 => RXCHARISCOMMA_REG(2),
      I3 => ALIGN_SEL(1),
      I4 => ALIGN_SEL(0),
      I5 => RXCHARISCOMMA_REG(3),
      O => \RXCHARISCOMMA_ALIGNED[2]_i_1_n_0\
    );
\RXCHARISCOMMA_ALIGNED[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => rxchariscomma(1),
      I1 => rxchariscomma(2),
      I2 => RXCHARISCOMMA_REG(3),
      I3 => ALIGN_SEL(1),
      I4 => ALIGN_SEL(0),
      I5 => rxchariscomma(0),
      O => \RXCHARISCOMMA_ALIGNED[3]_i_1_n_0\
    );
\RXCHARISCOMMA_ALIGNED[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AE"
    )
        port map (
      I0 => ALIGN_SEL15_out,
      I1 => \ALIGN_SEL_REG[0]_i_2_n_0\,
      I2 => ALIGN_SEL12_out,
      I3 => ALIGN_SEL17_out,
      O => ALIGN_SEL(0)
    );
\RXCHARISCOMMA_ALIGNED_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => \RXCHARISCOMMA_ALIGNED[0]_i_1_n_0\,
      Q => Q(0),
      R => RESET_OUT
    );
\RXCHARISCOMMA_ALIGNED_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => \RXCHARISCOMMA_ALIGNED[1]_i_1_n_0\,
      Q => Q(1),
      R => RESET_OUT
    );
\RXCHARISCOMMA_ALIGNED_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => \RXCHARISCOMMA_ALIGNED[2]_i_1_n_0\,
      Q => Q(2),
      R => RESET_OUT
    );
\RXCHARISCOMMA_ALIGNED_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => \RXCHARISCOMMA_ALIGNED[3]_i_1_n_0\,
      Q => Q(3),
      R => RESET_OUT
    );
\RXCHARISCOMMA_REG_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => rxchariscomma(0),
      Q => RXCHARISCOMMA_REG(0),
      R => RESET_OUT
    );
\RXCHARISCOMMA_REG_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => rxchariscomma(1),
      Q => RXCHARISCOMMA_REG(1),
      R => RESET_OUT
    );
\RXCHARISCOMMA_REG_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => rxchariscomma(2),
      Q => RXCHARISCOMMA_REG(2),
      R => RESET_OUT
    );
\RXCHARISCOMMA_REG_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => rxchariscomma(3),
      Q => RXCHARISCOMMA_REG(3),
      R => RESET_OUT
    );
\RXCHARISK_ALIGNED[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => p_1_in1_in,
      I1 => p_1_in,
      I2 => \RXCHARISK_REG_reg_n_0_[0]\,
      I3 => ALIGN_SEL(1),
      I4 => ALIGN_SEL(0),
      I5 => p_1_in4_in,
      O => \RXCHARISK_ALIGNED[0]_i_1_n_0\
    );
\RXCHARISK_ALIGNED[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => p_1_in,
      I1 => rxcharisk(0),
      I2 => p_1_in4_in,
      I3 => ALIGN_SEL(1),
      I4 => ALIGN_SEL(0),
      I5 => p_1_in1_in,
      O => \RXCHARISK_ALIGNED[1]_i_1_n_0\
    );
\RXCHARISK_ALIGNED[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => rxcharisk(0),
      I1 => rxcharisk(1),
      I2 => p_1_in1_in,
      I3 => ALIGN_SEL(1),
      I4 => ALIGN_SEL(0),
      I5 => p_1_in,
      O => \RXCHARISK_ALIGNED[2]_i_1_n_0\
    );
\RXCHARISK_ALIGNED[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => rxcharisk(1),
      I1 => rxcharisk(2),
      I2 => p_1_in,
      I3 => ALIGN_SEL(1),
      I4 => ALIGN_SEL(0),
      I5 => rxcharisk(0),
      O => \RXCHARISK_ALIGNED[3]_i_1_n_0\
    );
\RXCHARISK_ALIGNED_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => \RXCHARISK_ALIGNED[0]_i_1_n_0\,
      Q => \RXCHARISK_ALIGNED_reg[3]_0\(0),
      R => RESET_OUT
    );
\RXCHARISK_ALIGNED_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => \RXCHARISK_ALIGNED[1]_i_1_n_0\,
      Q => \RXCHARISK_ALIGNED_reg[3]_0\(1),
      R => RESET_OUT
    );
\RXCHARISK_ALIGNED_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => \RXCHARISK_ALIGNED[2]_i_1_n_0\,
      Q => \RXCHARISK_ALIGNED_reg[3]_0\(2),
      R => RESET_OUT
    );
\RXCHARISK_ALIGNED_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => \RXCHARISK_ALIGNED[3]_i_1_n_0\,
      Q => \RXCHARISK_ALIGNED_reg[3]_0\(3),
      R => RESET_OUT
    );
\RXCHARISK_REG_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => rxcharisk(0),
      Q => \RXCHARISK_REG_reg_n_0_[0]\,
      R => RESET_OUT
    );
\RXCHARISK_REG_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => rxcharisk(1),
      Q => p_1_in4_in,
      R => RESET_OUT
    );
\RXCHARISK_REG_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => rxcharisk(2),
      Q => p_1_in1_in,
      R => RESET_OUT
    );
\RXCHARISK_REG_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => rxcharisk(3),
      Q => p_1_in,
      R => RESET_OUT
    );
\RXDATA_ALIGNED[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => \RXDATA_ALIGNED[0]_i_2_n_0\,
      I1 => \RXDATA_ALIGNED[0]_i_3_n_0\,
      I2 => \RXDATA_ALIGNED[0]_i_4_n_0\,
      I3 => ALIGN_SEL(1),
      I4 => ALIGN_SEL(0),
      I5 => \RXDATA_ALIGNED[0]_i_5_n_0\,
      O => \p_0_in__0\(0)
    );
\RXDATA_ALIGNED[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \RXDATA_REG_reg_n_0_[16]\,
      I1 => ALIGN_SEL12_out,
      I2 => ALIGN_SEL1,
      I3 => ALIGN_SEL15_out,
      I4 => ALIGN_SEL17_out,
      O => \RXDATA_ALIGNED[0]_i_2_n_0\
    );
\RXDATA_ALIGNED[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \RXDATA_REG_reg_n_0_[24]\,
      I1 => ALIGN_SEL12_out,
      I2 => ALIGN_SEL1,
      I3 => ALIGN_SEL15_out,
      I4 => ALIGN_SEL17_out,
      O => \RXDATA_ALIGNED[0]_i_3_n_0\
    );
\RXDATA_ALIGNED[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \RXDATA_REG_reg_n_0_[0]\,
      I1 => ALIGN_SEL12_out,
      I2 => ALIGN_SEL1,
      I3 => ALIGN_SEL15_out,
      I4 => ALIGN_SEL17_out,
      O => \RXDATA_ALIGNED[0]_i_4_n_0\
    );
\RXDATA_ALIGNED[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => p_0_in(0),
      I1 => ALIGN_SEL12_out,
      I2 => ALIGN_SEL1,
      I3 => ALIGN_SEL15_out,
      I4 => ALIGN_SEL17_out,
      O => \RXDATA_ALIGNED[0]_i_5_n_0\
    );
\RXDATA_ALIGNED[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => \RXDATA_REG_reg_n_0_[26]\,
      I1 => rxdata(2),
      I2 => p_0_in(2),
      I3 => ALIGN_SEL(1),
      I4 => ALIGN_SEL(0),
      I5 => \RXDATA_REG_reg_n_0_[18]\,
      O => \p_0_in__0\(10)
    );
\RXDATA_ALIGNED[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => \RXDATA_REG_reg_n_0_[27]\,
      I1 => rxdata(3),
      I2 => p_0_in(3),
      I3 => ALIGN_SEL(1),
      I4 => ALIGN_SEL(0),
      I5 => \RXDATA_REG_reg_n_0_[19]\,
      O => \p_0_in__0\(11)
    );
\RXDATA_ALIGNED[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => \RXDATA_REG_reg_n_0_[28]\,
      I1 => rxdata(4),
      I2 => p_0_in(4),
      I3 => ALIGN_SEL(1),
      I4 => ALIGN_SEL(0),
      I5 => \RXDATA_REG_reg_n_0_[20]\,
      O => \p_0_in__0\(12)
    );
\RXDATA_ALIGNED[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => \RXDATA_REG_reg_n_0_[29]\,
      I1 => rxdata(5),
      I2 => p_0_in(5),
      I3 => ALIGN_SEL(1),
      I4 => ALIGN_SEL(0),
      I5 => \RXDATA_REG_reg_n_0_[21]\,
      O => \p_0_in__0\(13)
    );
\RXDATA_ALIGNED[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => \RXDATA_REG_reg_n_0_[30]\,
      I1 => rxdata(6),
      I2 => p_0_in(6),
      I3 => ALIGN_SEL(1),
      I4 => ALIGN_SEL(0),
      I5 => \RXDATA_REG_reg_n_0_[22]\,
      O => \p_0_in__0\(14)
    );
\RXDATA_ALIGNED[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => \RXDATA_REG_reg_n_0_[31]\,
      I1 => rxdata(7),
      I2 => p_0_in(7),
      I3 => ALIGN_SEL(1),
      I4 => ALIGN_SEL(0),
      I5 => \RXDATA_REG_reg_n_0_[23]\,
      O => \p_0_in__0\(15)
    );
\RXDATA_ALIGNED[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => rxdata(0),
      I1 => rxdata(8),
      I2 => \RXDATA_REG_reg_n_0_[16]\,
      I3 => ALIGN_SEL(1),
      I4 => ALIGN_SEL(0),
      I5 => \RXDATA_REG_reg_n_0_[24]\,
      O => \p_0_in__0\(16)
    );
\RXDATA_ALIGNED[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => rxdata(1),
      I1 => rxdata(9),
      I2 => \RXDATA_REG_reg_n_0_[17]\,
      I3 => ALIGN_SEL(1),
      I4 => ALIGN_SEL(0),
      I5 => \RXDATA_REG_reg_n_0_[25]\,
      O => \p_0_in__0\(17)
    );
\RXDATA_ALIGNED[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => rxdata(2),
      I1 => rxdata(10),
      I2 => \RXDATA_REG_reg_n_0_[18]\,
      I3 => ALIGN_SEL(1),
      I4 => ALIGN_SEL(0),
      I5 => \RXDATA_REG_reg_n_0_[26]\,
      O => \p_0_in__0\(18)
    );
\RXDATA_ALIGNED[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => rxdata(3),
      I1 => rxdata(11),
      I2 => \RXDATA_REG_reg_n_0_[19]\,
      I3 => ALIGN_SEL(1),
      I4 => ALIGN_SEL(0),
      I5 => \RXDATA_REG_reg_n_0_[27]\,
      O => \p_0_in__0\(19)
    );
\RXDATA_ALIGNED[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => \RXDATA_ALIGNED[1]_i_2_n_0\,
      I1 => \RXDATA_ALIGNED[1]_i_3_n_0\,
      I2 => \RXDATA_ALIGNED[1]_i_4_n_0\,
      I3 => ALIGN_SEL(1),
      I4 => ALIGN_SEL(0),
      I5 => \RXDATA_ALIGNED[1]_i_5_n_0\,
      O => \p_0_in__0\(1)
    );
\RXDATA_ALIGNED[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \RXDATA_REG_reg_n_0_[17]\,
      I1 => ALIGN_SEL12_out,
      I2 => ALIGN_SEL1,
      I3 => ALIGN_SEL15_out,
      I4 => ALIGN_SEL17_out,
      O => \RXDATA_ALIGNED[1]_i_2_n_0\
    );
\RXDATA_ALIGNED[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \RXDATA_REG_reg_n_0_[25]\,
      I1 => ALIGN_SEL12_out,
      I2 => ALIGN_SEL1,
      I3 => ALIGN_SEL15_out,
      I4 => ALIGN_SEL17_out,
      O => \RXDATA_ALIGNED[1]_i_3_n_0\
    );
\RXDATA_ALIGNED[1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \RXDATA_REG_reg_n_0_[1]\,
      I1 => ALIGN_SEL12_out,
      I2 => ALIGN_SEL1,
      I3 => ALIGN_SEL15_out,
      I4 => ALIGN_SEL17_out,
      O => \RXDATA_ALIGNED[1]_i_4_n_0\
    );
\RXDATA_ALIGNED[1]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => p_0_in(1),
      I1 => ALIGN_SEL12_out,
      I2 => ALIGN_SEL1,
      I3 => ALIGN_SEL15_out,
      I4 => ALIGN_SEL17_out,
      O => \RXDATA_ALIGNED[1]_i_5_n_0\
    );
\RXDATA_ALIGNED[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => rxdata(4),
      I1 => rxdata(12),
      I2 => \RXDATA_REG_reg_n_0_[20]\,
      I3 => ALIGN_SEL(1),
      I4 => ALIGN_SEL(0),
      I5 => \RXDATA_REG_reg_n_0_[28]\,
      O => \p_0_in__0\(20)
    );
\RXDATA_ALIGNED[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => rxdata(5),
      I1 => rxdata(13),
      I2 => \RXDATA_REG_reg_n_0_[21]\,
      I3 => ALIGN_SEL(1),
      I4 => ALIGN_SEL(0),
      I5 => \RXDATA_REG_reg_n_0_[29]\,
      O => \p_0_in__0\(21)
    );
\RXDATA_ALIGNED[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => rxdata(6),
      I1 => rxdata(14),
      I2 => \RXDATA_REG_reg_n_0_[22]\,
      I3 => ALIGN_SEL(1),
      I4 => ALIGN_SEL(0),
      I5 => \RXDATA_REG_reg_n_0_[30]\,
      O => \p_0_in__0\(22)
    );
\RXDATA_ALIGNED[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => rxdata(7),
      I1 => rxdata(15),
      I2 => \RXDATA_REG_reg_n_0_[23]\,
      I3 => ALIGN_SEL(1),
      I4 => ALIGN_SEL(0),
      I5 => \RXDATA_REG_reg_n_0_[31]\,
      O => \p_0_in__0\(23)
    );
\RXDATA_ALIGNED[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => rxdata(8),
      I1 => rxdata(16),
      I2 => \RXDATA_REG_reg_n_0_[24]\,
      I3 => ALIGN_SEL(1),
      I4 => ALIGN_SEL(0),
      I5 => rxdata(0),
      O => \p_0_in__0\(24)
    );
\RXDATA_ALIGNED[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => rxdata(9),
      I1 => rxdata(17),
      I2 => \RXDATA_REG_reg_n_0_[25]\,
      I3 => ALIGN_SEL(1),
      I4 => ALIGN_SEL(0),
      I5 => rxdata(1),
      O => \p_0_in__0\(25)
    );
\RXDATA_ALIGNED[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => rxdata(10),
      I1 => rxdata(18),
      I2 => \RXDATA_REG_reg_n_0_[26]\,
      I3 => ALIGN_SEL(1),
      I4 => ALIGN_SEL(0),
      I5 => rxdata(2),
      O => \p_0_in__0\(26)
    );
\RXDATA_ALIGNED[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => rxdata(11),
      I1 => rxdata(19),
      I2 => \RXDATA_REG_reg_n_0_[27]\,
      I3 => ALIGN_SEL(1),
      I4 => ALIGN_SEL(0),
      I5 => rxdata(3),
      O => \p_0_in__0\(27)
    );
\RXDATA_ALIGNED[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => rxdata(12),
      I1 => rxdata(20),
      I2 => \RXDATA_REG_reg_n_0_[28]\,
      I3 => ALIGN_SEL(1),
      I4 => ALIGN_SEL(0),
      I5 => rxdata(4),
      O => \p_0_in__0\(28)
    );
\RXDATA_ALIGNED[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => rxdata(13),
      I1 => rxdata(21),
      I2 => \RXDATA_REG_reg_n_0_[29]\,
      I3 => ALIGN_SEL(1),
      I4 => ALIGN_SEL(0),
      I5 => rxdata(5),
      O => \p_0_in__0\(29)
    );
\RXDATA_ALIGNED[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBC8CB080"
    )
        port map (
      I0 => \RXDATA_REG_reg_n_0_[26]\,
      I1 => ALIGN_SEL(0),
      I2 => ALIGN_SEL(1),
      I3 => \RXDATA_REG_reg_n_0_[18]\,
      I4 => p_0_in(2),
      I5 => \RXDATA_ALIGNED[2]_i_2_n_0\,
      O => \p_0_in__0\(2)
    );
\RXDATA_ALIGNED[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCFFFCFFFCFFFE"
    )
        port map (
      I0 => \RXDATA_REG_reg_n_0_[2]\,
      I1 => ALIGN_SEL17_out,
      I2 => ALIGN_SEL15_out,
      I3 => \RXDATA_ALIGNED[7]_i_3_n_0\,
      I4 => \RXDATA_ALIGNED[7]_i_4_n_0\,
      I5 => ALIGN_SEL_REG(1),
      O => \RXDATA_ALIGNED[2]_i_2_n_0\
    );
\RXDATA_ALIGNED[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => rxdata(14),
      I1 => rxdata(22),
      I2 => \RXDATA_REG_reg_n_0_[30]\,
      I3 => ALIGN_SEL(1),
      I4 => ALIGN_SEL(0),
      I5 => rxdata(6),
      O => \p_0_in__0\(30)
    );
\RXDATA_ALIGNED[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => rxdata(15),
      I1 => rxdata(23),
      I2 => \RXDATA_REG_reg_n_0_[31]\,
      I3 => ALIGN_SEL(1),
      I4 => ALIGN_SEL(0),
      I5 => rxdata(7),
      O => \p_0_in__0\(31)
    );
\RXDATA_ALIGNED[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBC8CB080"
    )
        port map (
      I0 => \RXDATA_REG_reg_n_0_[27]\,
      I1 => ALIGN_SEL(0),
      I2 => ALIGN_SEL(1),
      I3 => \RXDATA_REG_reg_n_0_[19]\,
      I4 => p_0_in(3),
      I5 => \RXDATA_ALIGNED[3]_i_2_n_0\,
      O => \p_0_in__0\(3)
    );
\RXDATA_ALIGNED[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCFFFCFFFCFFFE"
    )
        port map (
      I0 => \RXDATA_REG_reg_n_0_[3]\,
      I1 => ALIGN_SEL17_out,
      I2 => ALIGN_SEL15_out,
      I3 => \RXDATA_ALIGNED[7]_i_3_n_0\,
      I4 => \RXDATA_ALIGNED[7]_i_4_n_0\,
      I5 => ALIGN_SEL_REG(1),
      O => \RXDATA_ALIGNED[3]_i_2_n_0\
    );
\RXDATA_ALIGNED[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBC8CB080"
    )
        port map (
      I0 => \RXDATA_REG_reg_n_0_[28]\,
      I1 => ALIGN_SEL(0),
      I2 => ALIGN_SEL(1),
      I3 => \RXDATA_REG_reg_n_0_[20]\,
      I4 => p_0_in(4),
      I5 => \RXDATA_ALIGNED[4]_i_2_n_0\,
      O => \p_0_in__0\(4)
    );
\RXDATA_ALIGNED[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCFFFCFFFCFFFE"
    )
        port map (
      I0 => \RXDATA_REG_reg_n_0_[4]\,
      I1 => ALIGN_SEL17_out,
      I2 => ALIGN_SEL15_out,
      I3 => \RXDATA_ALIGNED[7]_i_3_n_0\,
      I4 => \RXDATA_ALIGNED[7]_i_4_n_0\,
      I5 => ALIGN_SEL_REG(1),
      O => \RXDATA_ALIGNED[4]_i_2_n_0\
    );
\RXDATA_ALIGNED[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBC8CB080"
    )
        port map (
      I0 => \RXDATA_REG_reg_n_0_[29]\,
      I1 => ALIGN_SEL(0),
      I2 => ALIGN_SEL(1),
      I3 => \RXDATA_REG_reg_n_0_[21]\,
      I4 => p_0_in(5),
      I5 => \RXDATA_ALIGNED[5]_i_2_n_0\,
      O => \p_0_in__0\(5)
    );
\RXDATA_ALIGNED[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCFFFCFFFCFFFE"
    )
        port map (
      I0 => \RXDATA_REG_reg_n_0_[5]\,
      I1 => ALIGN_SEL17_out,
      I2 => ALIGN_SEL15_out,
      I3 => \RXDATA_ALIGNED[7]_i_3_n_0\,
      I4 => \RXDATA_ALIGNED[7]_i_4_n_0\,
      I5 => ALIGN_SEL_REG(1),
      O => \RXDATA_ALIGNED[5]_i_2_n_0\
    );
\RXDATA_ALIGNED[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => \RXDATA_ALIGNED[6]_i_2_n_0\,
      I1 => \RXDATA_ALIGNED[6]_i_3_n_0\,
      I2 => \RXDATA_ALIGNED[6]_i_4_n_0\,
      I3 => ALIGN_SEL(1),
      I4 => ALIGN_SEL(0),
      I5 => \RXDATA_ALIGNED[6]_i_5_n_0\,
      O => \p_0_in__0\(6)
    );
\RXDATA_ALIGNED[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \RXDATA_REG_reg_n_0_[22]\,
      I1 => ALIGN_SEL12_out,
      I2 => ALIGN_SEL1,
      I3 => ALIGN_SEL15_out,
      I4 => ALIGN_SEL17_out,
      O => \RXDATA_ALIGNED[6]_i_2_n_0\
    );
\RXDATA_ALIGNED[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \RXDATA_REG_reg_n_0_[30]\,
      I1 => ALIGN_SEL12_out,
      I2 => ALIGN_SEL1,
      I3 => ALIGN_SEL15_out,
      I4 => ALIGN_SEL17_out,
      O => \RXDATA_ALIGNED[6]_i_3_n_0\
    );
\RXDATA_ALIGNED[6]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \RXDATA_REG_reg_n_0_[6]\,
      I1 => ALIGN_SEL12_out,
      I2 => ALIGN_SEL1,
      I3 => ALIGN_SEL15_out,
      I4 => ALIGN_SEL17_out,
      O => \RXDATA_ALIGNED[6]_i_4_n_0\
    );
\RXDATA_ALIGNED[6]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => p_0_in(6),
      I1 => ALIGN_SEL12_out,
      I2 => ALIGN_SEL1,
      I3 => ALIGN_SEL15_out,
      I4 => ALIGN_SEL17_out,
      O => \RXDATA_ALIGNED[6]_i_5_n_0\
    );
\RXDATA_ALIGNED[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBC8CB080"
    )
        port map (
      I0 => \RXDATA_REG_reg_n_0_[31]\,
      I1 => ALIGN_SEL(0),
      I2 => ALIGN_SEL(1),
      I3 => \RXDATA_REG_reg_n_0_[23]\,
      I4 => p_0_in(7),
      I5 => \RXDATA_ALIGNED[7]_i_2_n_0\,
      O => \p_0_in__0\(7)
    );
\RXDATA_ALIGNED[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCFFFCFFFCFFFE"
    )
        port map (
      I0 => \RXDATA_REG_reg_n_0_[7]\,
      I1 => ALIGN_SEL17_out,
      I2 => ALIGN_SEL15_out,
      I3 => \RXDATA_ALIGNED[7]_i_3_n_0\,
      I4 => \RXDATA_ALIGNED[7]_i_4_n_0\,
      I5 => ALIGN_SEL_REG(1),
      O => \RXDATA_ALIGNED[7]_i_2_n_0\
    );
\RXDATA_ALIGNED[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF100010001000"
    )
        port map (
      I0 => \RXDATA_REG_reg_n_0_[17]\,
      I1 => \RXDATA_REG_reg_n_0_[16]\,
      I2 => p_1_in1_in,
      I3 => \ALIGN_SEL_REG[1]_i_6_n_0\,
      I4 => \RXDATA_ALIGNED[7]_i_5_n_0\,
      I5 => \ALIGN_SEL_REG[1]_i_7_n_0\,
      O => \RXDATA_ALIGNED[7]_i_3_n_0\
    );
\RXDATA_ALIGNED[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00F8F8F8"
    )
        port map (
      I0 => \ALIGN_SEL_REG[1]_i_7_n_0\,
      I1 => \RXDATA_ALIGNED[7]_i_5_n_0\,
      I2 => ALIGN_SEL_REG(0),
      I3 => \RXDATA_ALIGNED[7]_i_6_n_0\,
      I4 => \ALIGN_SEL_REG[1]_i_6_n_0\,
      O => \RXDATA_ALIGNED[7]_i_4_n_0\
    );
\RXDATA_ALIGNED[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \RXDATA_REG_reg_n_0_[25]\,
      I1 => \RXDATA_REG_reg_n_0_[24]\,
      I2 => p_1_in,
      O => \RXDATA_ALIGNED[7]_i_5_n_0\
    );
\RXDATA_ALIGNED[7]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \RXDATA_REG_reg_n_0_[17]\,
      I1 => \RXDATA_REG_reg_n_0_[16]\,
      I2 => p_1_in1_in,
      O => \RXDATA_ALIGNED[7]_i_6_n_0\
    );
\RXDATA_ALIGNED[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => \RXDATA_REG_reg_n_0_[24]\,
      I1 => rxdata(0),
      I2 => p_0_in(0),
      I3 => ALIGN_SEL(1),
      I4 => ALIGN_SEL(0),
      I5 => \RXDATA_REG_reg_n_0_[16]\,
      O => \p_0_in__0\(8)
    );
\RXDATA_ALIGNED[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => \RXDATA_REG_reg_n_0_[25]\,
      I1 => rxdata(1),
      I2 => p_0_in(1),
      I3 => ALIGN_SEL(1),
      I4 => ALIGN_SEL(0),
      I5 => \RXDATA_REG_reg_n_0_[17]\,
      O => \p_0_in__0\(9)
    );
\RXDATA_ALIGNED_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => \p_0_in__0\(0),
      Q => \RXDATA_ALIGNED_reg[31]_0\(0),
      R => RESET_OUT
    );
\RXDATA_ALIGNED_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => \p_0_in__0\(10),
      Q => \RXDATA_ALIGNED_reg[31]_0\(10),
      R => RESET_OUT
    );
\RXDATA_ALIGNED_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => \p_0_in__0\(11),
      Q => \RXDATA_ALIGNED_reg[31]_0\(11),
      R => RESET_OUT
    );
\RXDATA_ALIGNED_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => \p_0_in__0\(12),
      Q => \RXDATA_ALIGNED_reg[31]_0\(12),
      R => RESET_OUT
    );
\RXDATA_ALIGNED_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => \p_0_in__0\(13),
      Q => \RXDATA_ALIGNED_reg[31]_0\(13),
      R => RESET_OUT
    );
\RXDATA_ALIGNED_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => \p_0_in__0\(14),
      Q => \RXDATA_ALIGNED_reg[31]_0\(14),
      R => RESET_OUT
    );
\RXDATA_ALIGNED_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => \p_0_in__0\(15),
      Q => \RXDATA_ALIGNED_reg[31]_0\(15),
      R => RESET_OUT
    );
\RXDATA_ALIGNED_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => \p_0_in__0\(16),
      Q => \RXDATA_ALIGNED_reg[31]_0\(16),
      R => RESET_OUT
    );
\RXDATA_ALIGNED_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => \p_0_in__0\(17),
      Q => \RXDATA_ALIGNED_reg[31]_0\(17),
      R => RESET_OUT
    );
\RXDATA_ALIGNED_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => \p_0_in__0\(18),
      Q => \RXDATA_ALIGNED_reg[31]_0\(18),
      R => RESET_OUT
    );
\RXDATA_ALIGNED_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => \p_0_in__0\(19),
      Q => \RXDATA_ALIGNED_reg[31]_0\(19),
      R => RESET_OUT
    );
\RXDATA_ALIGNED_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => \p_0_in__0\(1),
      Q => \RXDATA_ALIGNED_reg[31]_0\(1),
      R => RESET_OUT
    );
\RXDATA_ALIGNED_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => \p_0_in__0\(20),
      Q => \RXDATA_ALIGNED_reg[31]_0\(20),
      R => RESET_OUT
    );
\RXDATA_ALIGNED_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => \p_0_in__0\(21),
      Q => \RXDATA_ALIGNED_reg[31]_0\(21),
      R => RESET_OUT
    );
\RXDATA_ALIGNED_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => \p_0_in__0\(22),
      Q => \RXDATA_ALIGNED_reg[31]_0\(22),
      R => RESET_OUT
    );
\RXDATA_ALIGNED_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => \p_0_in__0\(23),
      Q => \RXDATA_ALIGNED_reg[31]_0\(23),
      R => RESET_OUT
    );
\RXDATA_ALIGNED_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => \p_0_in__0\(24),
      Q => \RXDATA_ALIGNED_reg[31]_0\(24),
      R => RESET_OUT
    );
\RXDATA_ALIGNED_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => \p_0_in__0\(25),
      Q => \RXDATA_ALIGNED_reg[31]_0\(25),
      R => RESET_OUT
    );
\RXDATA_ALIGNED_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => \p_0_in__0\(26),
      Q => \RXDATA_ALIGNED_reg[31]_0\(26),
      R => RESET_OUT
    );
\RXDATA_ALIGNED_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => \p_0_in__0\(27),
      Q => \RXDATA_ALIGNED_reg[31]_0\(27),
      R => RESET_OUT
    );
\RXDATA_ALIGNED_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => \p_0_in__0\(28),
      Q => \RXDATA_ALIGNED_reg[31]_0\(28),
      R => RESET_OUT
    );
\RXDATA_ALIGNED_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => \p_0_in__0\(29),
      Q => \RXDATA_ALIGNED_reg[31]_0\(29),
      R => RESET_OUT
    );
\RXDATA_ALIGNED_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => \p_0_in__0\(2),
      Q => \RXDATA_ALIGNED_reg[31]_0\(2),
      R => RESET_OUT
    );
\RXDATA_ALIGNED_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => \p_0_in__0\(30),
      Q => \RXDATA_ALIGNED_reg[31]_0\(30),
      R => RESET_OUT
    );
\RXDATA_ALIGNED_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => \p_0_in__0\(31),
      Q => \RXDATA_ALIGNED_reg[31]_0\(31),
      R => RESET_OUT
    );
\RXDATA_ALIGNED_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => \p_0_in__0\(3),
      Q => \RXDATA_ALIGNED_reg[31]_0\(3),
      R => RESET_OUT
    );
\RXDATA_ALIGNED_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => \p_0_in__0\(4),
      Q => \RXDATA_ALIGNED_reg[31]_0\(4),
      R => RESET_OUT
    );
\RXDATA_ALIGNED_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => \p_0_in__0\(5),
      Q => \RXDATA_ALIGNED_reg[31]_0\(5),
      R => RESET_OUT
    );
\RXDATA_ALIGNED_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => \p_0_in__0\(6),
      Q => \RXDATA_ALIGNED_reg[31]_0\(6),
      R => RESET_OUT
    );
\RXDATA_ALIGNED_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => \p_0_in__0\(7),
      Q => \RXDATA_ALIGNED_reg[31]_0\(7),
      R => RESET_OUT
    );
\RXDATA_ALIGNED_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => \p_0_in__0\(8),
      Q => \RXDATA_ALIGNED_reg[31]_0\(8),
      R => RESET_OUT
    );
\RXDATA_ALIGNED_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => \p_0_in__0\(9),
      Q => \RXDATA_ALIGNED_reg[31]_0\(9),
      R => RESET_OUT
    );
\RXDATA_REG_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => rxdata(0),
      Q => \RXDATA_REG_reg_n_0_[0]\,
      R => RESET_OUT
    );
\RXDATA_REG_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => rxdata(10),
      Q => p_0_in(2),
      R => RESET_OUT
    );
\RXDATA_REG_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => rxdata(11),
      Q => p_0_in(3),
      R => RESET_OUT
    );
\RXDATA_REG_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => rxdata(12),
      Q => p_0_in(4),
      R => RESET_OUT
    );
\RXDATA_REG_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => rxdata(13),
      Q => p_0_in(5),
      R => RESET_OUT
    );
\RXDATA_REG_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => rxdata(14),
      Q => p_0_in(6),
      R => RESET_OUT
    );
\RXDATA_REG_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => rxdata(15),
      Q => p_0_in(7),
      R => RESET_OUT
    );
\RXDATA_REG_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => rxdata(16),
      Q => \RXDATA_REG_reg_n_0_[16]\,
      R => RESET_OUT
    );
\RXDATA_REG_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => rxdata(17),
      Q => \RXDATA_REG_reg_n_0_[17]\,
      R => RESET_OUT
    );
\RXDATA_REG_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => rxdata(18),
      Q => \RXDATA_REG_reg_n_0_[18]\,
      R => RESET_OUT
    );
\RXDATA_REG_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => rxdata(19),
      Q => \RXDATA_REG_reg_n_0_[19]\,
      R => RESET_OUT
    );
\RXDATA_REG_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => rxdata(1),
      Q => \RXDATA_REG_reg_n_0_[1]\,
      R => RESET_OUT
    );
\RXDATA_REG_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => rxdata(20),
      Q => \RXDATA_REG_reg_n_0_[20]\,
      R => RESET_OUT
    );
\RXDATA_REG_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => rxdata(21),
      Q => \RXDATA_REG_reg_n_0_[21]\,
      R => RESET_OUT
    );
\RXDATA_REG_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => rxdata(22),
      Q => \RXDATA_REG_reg_n_0_[22]\,
      R => RESET_OUT
    );
\RXDATA_REG_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => rxdata(23),
      Q => \RXDATA_REG_reg_n_0_[23]\,
      R => RESET_OUT
    );
\RXDATA_REG_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => rxdata(24),
      Q => \RXDATA_REG_reg_n_0_[24]\,
      R => RESET_OUT
    );
\RXDATA_REG_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => rxdata(25),
      Q => \RXDATA_REG_reg_n_0_[25]\,
      R => RESET_OUT
    );
\RXDATA_REG_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => rxdata(26),
      Q => \RXDATA_REG_reg_n_0_[26]\,
      R => RESET_OUT
    );
\RXDATA_REG_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => rxdata(27),
      Q => \RXDATA_REG_reg_n_0_[27]\,
      R => RESET_OUT
    );
\RXDATA_REG_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => rxdata(28),
      Q => \RXDATA_REG_reg_n_0_[28]\,
      R => RESET_OUT
    );
\RXDATA_REG_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => rxdata(29),
      Q => \RXDATA_REG_reg_n_0_[29]\,
      R => RESET_OUT
    );
\RXDATA_REG_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => rxdata(2),
      Q => \RXDATA_REG_reg_n_0_[2]\,
      R => RESET_OUT
    );
\RXDATA_REG_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => rxdata(30),
      Q => \RXDATA_REG_reg_n_0_[30]\,
      R => RESET_OUT
    );
\RXDATA_REG_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => rxdata(31),
      Q => \RXDATA_REG_reg_n_0_[31]\,
      R => RESET_OUT
    );
\RXDATA_REG_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => rxdata(3),
      Q => \RXDATA_REG_reg_n_0_[3]\,
      R => RESET_OUT
    );
\RXDATA_REG_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => rxdata(4),
      Q => \RXDATA_REG_reg_n_0_[4]\,
      R => RESET_OUT
    );
\RXDATA_REG_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => rxdata(5),
      Q => \RXDATA_REG_reg_n_0_[5]\,
      R => RESET_OUT
    );
\RXDATA_REG_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => rxdata(6),
      Q => \RXDATA_REG_reg_n_0_[6]\,
      R => RESET_OUT
    );
\RXDATA_REG_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => rxdata(7),
      Q => \RXDATA_REG_reg_n_0_[7]\,
      R => RESET_OUT
    );
\RXDATA_REG_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => rxdata(8),
      Q => p_0_in(0),
      R => RESET_OUT
    );
\RXDATA_REG_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => rxdata(9),
      Q => p_0_in(1),
      R => RESET_OUT
    );
\RXDISPERR_ALIGNED[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => RXDISPERR_REG(2),
      I1 => RXDISPERR_REG(3),
      I2 => RXDISPERR_REG(0),
      I3 => ALIGN_SEL(1),
      I4 => ALIGN_SEL(0),
      I5 => RXDISPERR_REG(1),
      O => \RXDISPERR_ALIGNED[0]_i_1_n_0\
    );
\RXDISPERR_ALIGNED[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => RXDISPERR_REG(3),
      I1 => rxdisperr(0),
      I2 => RXDISPERR_REG(1),
      I3 => ALIGN_SEL(1),
      I4 => ALIGN_SEL(0),
      I5 => RXDISPERR_REG(2),
      O => \RXDISPERR_ALIGNED[1]_i_1_n_0\
    );
\RXDISPERR_ALIGNED[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => rxdisperr(0),
      I1 => rxdisperr(1),
      I2 => RXDISPERR_REG(2),
      I3 => ALIGN_SEL(1),
      I4 => ALIGN_SEL(0),
      I5 => RXDISPERR_REG(3),
      O => \RXDISPERR_ALIGNED[2]_i_1_n_0\
    );
\RXDISPERR_ALIGNED[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => rxdisperr(1),
      I1 => rxdisperr(2),
      I2 => RXDISPERR_REG(3),
      I3 => ALIGN_SEL(1),
      I4 => ALIGN_SEL(0),
      I5 => rxdisperr(0),
      O => \RXDISPERR_ALIGNED[3]_i_1_n_0\
    );
\RXDISPERR_ALIGNED_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => \RXDISPERR_ALIGNED[0]_i_1_n_0\,
      Q => \RXDISPERR_ALIGNED_reg[3]_0\(0),
      R => RESET_OUT
    );
\RXDISPERR_ALIGNED_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => \RXDISPERR_ALIGNED[1]_i_1_n_0\,
      Q => \RXDISPERR_ALIGNED_reg[3]_0\(1),
      R => RESET_OUT
    );
\RXDISPERR_ALIGNED_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => \RXDISPERR_ALIGNED[2]_i_1_n_0\,
      Q => \RXDISPERR_ALIGNED_reg[3]_0\(2),
      R => RESET_OUT
    );
\RXDISPERR_ALIGNED_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => \RXDISPERR_ALIGNED[3]_i_1_n_0\,
      Q => \RXDISPERR_ALIGNED_reg[3]_0\(3),
      R => RESET_OUT
    );
\RXDISPERR_REG_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => rxdisperr(0),
      Q => RXDISPERR_REG(0),
      R => RESET_OUT
    );
\RXDISPERR_REG_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => rxdisperr(1),
      Q => RXDISPERR_REG(1),
      R => RESET_OUT
    );
\RXDISPERR_REG_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => rxdisperr(2),
      Q => RXDISPERR_REG(2),
      R => RESET_OUT
    );
\RXDISPERR_REG_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => rxdisperr(3),
      Q => RXDISPERR_REG(3),
      R => RESET_OUT
    );
\RXNOTINTABLE_ALIGNED[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => RXNOTINTABLE_REG(2),
      I1 => RXNOTINTABLE_REG(3),
      I2 => RXNOTINTABLE_REG(0),
      I3 => ALIGN_SEL(1),
      I4 => ALIGN_SEL(0),
      I5 => RXNOTINTABLE_REG(1),
      O => \RXNOTINTABLE_ALIGNED[0]_i_1_n_0\
    );
\RXNOTINTABLE_ALIGNED[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => RXNOTINTABLE_REG(3),
      I1 => rxnotintable(0),
      I2 => RXNOTINTABLE_REG(1),
      I3 => ALIGN_SEL(1),
      I4 => ALIGN_SEL(0),
      I5 => RXNOTINTABLE_REG(2),
      O => \RXNOTINTABLE_ALIGNED[1]_i_1_n_0\
    );
\RXNOTINTABLE_ALIGNED[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => rxnotintable(0),
      I1 => rxnotintable(1),
      I2 => RXNOTINTABLE_REG(2),
      I3 => ALIGN_SEL(1),
      I4 => ALIGN_SEL(0),
      I5 => RXNOTINTABLE_REG(3),
      O => \RXNOTINTABLE_ALIGNED[2]_i_1_n_0\
    );
\RXNOTINTABLE_ALIGNED[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => rxnotintable(1),
      I1 => rxnotintable(2),
      I2 => RXNOTINTABLE_REG(3),
      I3 => ALIGN_SEL(1),
      I4 => ALIGN_SEL(0),
      I5 => rxnotintable(0),
      O => \RXNOTINTABLE_ALIGNED[3]_i_1_n_0\
    );
\RXNOTINTABLE_ALIGNED_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => \RXNOTINTABLE_ALIGNED[0]_i_1_n_0\,
      Q => \RXNOTINTABLE_ALIGNED_reg[3]_0\(0),
      R => RESET_OUT
    );
\RXNOTINTABLE_ALIGNED_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => \RXNOTINTABLE_ALIGNED[1]_i_1_n_0\,
      Q => \RXNOTINTABLE_ALIGNED_reg[3]_0\(1),
      R => RESET_OUT
    );
\RXNOTINTABLE_ALIGNED_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => \RXNOTINTABLE_ALIGNED[2]_i_1_n_0\,
      Q => \RXNOTINTABLE_ALIGNED_reg[3]_0\(2),
      R => RESET_OUT
    );
\RXNOTINTABLE_ALIGNED_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => \RXNOTINTABLE_ALIGNED[3]_i_1_n_0\,
      Q => \RXNOTINTABLE_ALIGNED_reg[3]_0\(3),
      R => RESET_OUT
    );
\RXNOTINTABLE_REG_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => rxnotintable(0),
      Q => RXNOTINTABLE_REG(0),
      R => RESET_OUT
    );
\RXNOTINTABLE_REG_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => rxnotintable(1),
      Q => RXNOTINTABLE_REG(1),
      R => RESET_OUT
    );
\RXNOTINTABLE_REG_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => rxnotintable(2),
      Q => RXNOTINTABLE_REG(2),
      R => RESET_OUT
    );
\RXNOTINTABLE_REG_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => rxnotintable(3),
      Q => RXNOTINTABLE_REG(3),
      R => RESET_OUT
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity quadsgmii_0_TEST_AUTO_NEG is
  port (
    status_vector_ch3 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    TOGGLE_RX : out STD_LOGIC;
    XMIT_DATA_INT : out STD_LOGIC;
    MR_AN_COMPLETE : out STD_LOGIC;
    MR_PAGE_RX_SET : out STD_LOGIC;
    XMIT_CONFIG_INT : out STD_LOGIC;
    RECEIVED_IDLE : out STD_LOGIC;
    RX_CONFIG_REG_NULL_reg_0 : out STD_LOGIC;
    MR_LINK_STATUS : out STD_LOGIC;
    \RX_CONFIG_REG_REG_reg[11]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \MASK_RUDI_BUFERR_TIMER_reg[3]_0\ : out STD_LOGIC;
    \MR_LP_ADV_ABILITY_INT_reg[16]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out\ : in STD_LOGIC;
    userclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    BASEX_REMOTE_FAULT_RSLVD : in STD_LOGIC_VECTOR ( 0 to 0 );
    RX_RUDI_INVALID_REG_reg_0 : in STD_LOGIC;
    RX_RUDI_INVALID : in STD_LOGIC;
    AN_ENABLE_INT : in STD_LOGIC;
    RESTART_AN_REG : in STD_LOGIC;
    RX_CONFIG_VALID : in STD_LOGIC;
    RX_IDLE : in STD_LOGIC;
    CLEAR_PAGE_RECEIVED : in STD_LOGIC;
    CLEAR_STATUS_REG : in STD_LOGIC;
    RECEIVED_IDLE_reg_0 : in STD_LOGIC;
    RX_CONFIG_REG_NULL_reg_1 : in STD_LOGIC;
    data_out : in STD_LOGIC;
    \MASK_RUDI_BUFERR_TIMER_reg[12]_0\ : in STD_LOGIC;
    \MASK_RUDI_BUFERR_TIMER_reg[0]_0\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    RX_INVALID : in STD_LOGIC;
    XMIT_DATA : in STD_LOGIC;
    RXSYNC_STATUS : in STD_LOGIC;
    CONFIG_REG_MATCH_reg_0 : in STD_LOGIC;
    MASK_RUDI_CLKCOR_reg_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \TX_CONFIG_REG_INT_reg[13]_0\ : in STD_LOGIC;
    \TX_CONFIG_REG_INT_reg[0]_0\ : in STD_LOGIC;
    link_timer_value_ch3 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \MASK_RUDI_BUFERR_TIMER_reg[12]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmii_0_TEST_AUTO_NEG : entity is "AUTO_NEG";
end quadsgmii_0_TEST_AUTO_NEG;

architecture STRUCTURE of quadsgmii_0_TEST_AUTO_NEG is
  signal ABILITY_MATCH : STD_LOGIC;
  signal ABILITY_MATCH_2 : STD_LOGIC;
  signal \ABILITY_MATCH_2_i_3__2_n_0\ : STD_LOGIC;
  signal \ABILITY_MATCH_2_i_4__2_n_0\ : STD_LOGIC;
  signal \ABILITY_MATCH_2_i_6__2_n_0\ : STD_LOGIC;
  signal \ABILITY_MATCH_2_i_7__2_n_0\ : STD_LOGIC;
  signal \ABILITY_MATCH_i_1__2_n_0\ : STD_LOGIC;
  signal ACKNOWLEDGE_MATCH_2 : STD_LOGIC;
  signal ACKNOWLEDGE_MATCH_20 : STD_LOGIC;
  signal ACKNOWLEDGE_MATCH_3 : STD_LOGIC;
  signal ACKNOWLEDGE_MATCH_30 : STD_LOGIC;
  signal ACKNOWLEDGE_MATCH_3_reg_n_0 : STD_LOGIC;
  signal AN_SYNC_STATUS : STD_LOGIC;
  signal \AN_SYNC_STATUS_i_1__2_n_0\ : STD_LOGIC;
  signal CLEAR_STATUS_REG1 : STD_LOGIC;
  signal CLEAR_STATUS_REG2 : STD_LOGIC;
  signal CONFIG_REG_MATCH : STD_LOGIC;
  signal CONFIG_REG_MATCH_COMB : STD_LOGIC;
  signal CONSISTENCY_MATCH : STD_LOGIC;
  signal CONSISTENCY_MATCH_COMB : STD_LOGIC;
  signal \CONSISTENCY_MATCH_i_2__2_n_0\ : STD_LOGIC;
  signal \CONSISTENCY_MATCH_i_3__2_n_0\ : STD_LOGIC;
  signal \CONSISTENCY_MATCH_i_4__2_n_0\ : STD_LOGIC;
  signal \CONSISTENCY_MATCH_i_5__2_n_0\ : STD_LOGIC;
  signal \CONSISTENCY_MATCH_i_6__2_n_0\ : STD_LOGIC;
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal GENERATE_REMOTE_FAULT : STD_LOGIC;
  signal GENERATE_REMOTE_FAULT0 : STD_LOGIC;
  signal \GENERATE_REMOTE_FAULT_i_2__2_n_0\ : STD_LOGIC;
  signal \GENERATE_REMOTE_FAULT_i_3__2_n_0\ : STD_LOGIC;
  signal \GENERATE_REMOTE_FAULT_i_4__2_n_0\ : STD_LOGIC;
  signal IDLE_INSERTED : STD_LOGIC;
  signal IDLE_INSERTED0 : STD_LOGIC;
  signal IDLE_INSERTED_REG1 : STD_LOGIC;
  signal IDLE_INSERTED_REG2 : STD_LOGIC;
  signal IDLE_INSERTED_REG3 : STD_LOGIC;
  signal IDLE_INSERTED_REG30 : STD_LOGIC;
  signal IDLE_INSERTED_REG4 : STD_LOGIC;
  signal IDLE_MATCH : STD_LOGIC;
  signal IDLE_MATCH0 : STD_LOGIC;
  signal IDLE_MATCH_2 : STD_LOGIC;
  signal IDLE_MATCH_20 : STD_LOGIC;
  signal IDLE_REMOVED : STD_LOGIC;
  signal IDLE_REMOVED0 : STD_LOGIC;
  signal IDLE_REMOVED_REG1 : STD_LOGIC;
  signal IDLE_REMOVED_REG2 : STD_LOGIC;
  signal \LINK_TIMER[6]_i_1__2_n_0\ : STD_LOGIC;
  signal \LINK_TIMER[9]_i_1__2_n_0\ : STD_LOGIC;
  signal \LINK_TIMER[9]_i_3__2_n_0\ : STD_LOGIC;
  signal LINK_TIMER_DONE : STD_LOGIC;
  signal \LINK_TIMER_DONE_i_1__2_n_0\ : STD_LOGIC;
  signal \LINK_TIMER_DONE_i_2__2_n_0\ : STD_LOGIC;
  signal \LINK_TIMER_DONE_i_3__2_n_0\ : STD_LOGIC;
  signal LINK_TIMER_SATURATED : STD_LOGIC;
  signal LINK_TIMER_SATURATED_COMB : STD_LOGIC;
  signal \LINK_TIMER_SATURATED_i_2__2_n_0\ : STD_LOGIC;
  signal \LINK_TIMER_SATURATED_i_3__2_n_0\ : STD_LOGIC;
  signal \LINK_TIMER_SATURATED_i_4__2_n_0\ : STD_LOGIC;
  signal LINK_TIMER_reg : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal MASK_RUDI_BUFERR : STD_LOGIC;
  signal MASK_RUDI_BUFERR_TIMER : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \MASK_RUDI_BUFERR_TIMER[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \MASK_RUDI_BUFERR_TIMER[10]_i_1__2_n_0\ : STD_LOGIC;
  signal \MASK_RUDI_BUFERR_TIMER[11]_i_1__2_n_0\ : STD_LOGIC;
  signal \MASK_RUDI_BUFERR_TIMER[12]_i_2__2_n_0\ : STD_LOGIC;
  signal \MASK_RUDI_BUFERR_TIMER[12]_i_4__2_n_0\ : STD_LOGIC;
  signal \MASK_RUDI_BUFERR_TIMER[12]_i_5__2_n_0\ : STD_LOGIC;
  signal \MASK_RUDI_BUFERR_TIMER[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \MASK_RUDI_BUFERR_TIMER[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \MASK_RUDI_BUFERR_TIMER[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \MASK_RUDI_BUFERR_TIMER[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \MASK_RUDI_BUFERR_TIMER[5]_i_1__2_n_0\ : STD_LOGIC;
  signal \MASK_RUDI_BUFERR_TIMER[6]_i_1__2_n_0\ : STD_LOGIC;
  signal \MASK_RUDI_BUFERR_TIMER[7]_i_1__2_n_0\ : STD_LOGIC;
  signal \MASK_RUDI_BUFERR_TIMER[8]_i_1__2_n_0\ : STD_LOGIC;
  signal \MASK_RUDI_BUFERR_TIMER[9]_i_1__2_n_0\ : STD_LOGIC;
  signal \^mask_rudi_buferr_timer_reg[3]_0\ : STD_LOGIC;
  signal \MASK_RUDI_BUFERR_i_1__2_n_0\ : STD_LOGIC;
  signal MASK_RUDI_CLKCOR : STD_LOGIC;
  signal \MASK_RUDI_CLKCOR_i_1__2_n_0\ : STD_LOGIC;
  signal \^mr_an_complete\ : STD_LOGIC;
  signal \MR_AN_COMPLETE_i_1__2_n_0\ : STD_LOGIC;
  signal MR_AN_ENABLE_CHANGE : STD_LOGIC;
  signal MR_AN_ENABLE_CHANGE0 : STD_LOGIC;
  signal MR_AN_ENABLE_REG1 : STD_LOGIC;
  signal MR_AN_ENABLE_REG2 : STD_LOGIC;
  signal \^mr_link_status\ : STD_LOGIC;
  signal \MR_LINK_STATUS_i_1__2_n_0\ : STD_LOGIC;
  signal \^mr_lp_adv_ability_int_reg[16]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal MR_PAGE_RX_CLEAR_REG1 : STD_LOGIC;
  signal MR_PAGE_RX_CLEAR_REG2 : STD_LOGIC;
  signal \^mr_page_rx_set\ : STD_LOGIC;
  signal MR_PAGE_RX_SET0 : STD_LOGIC;
  signal \MR_PAGE_RX_SET_i_1__2_n_0\ : STD_LOGIC;
  signal \MR_REMOTE_FAULT_i_1__2_n_0\ : STD_LOGIC;
  signal MR_RESTART_AN_INT : STD_LOGIC;
  signal \MR_RESTART_AN_INT_i_1__2_n_0\ : STD_LOGIC;
  signal MR_RESTART_AN_SET_REG1 : STD_LOGIC;
  signal MR_RESTART_AN_SET_REG2 : STD_LOGIC;
  signal PREVIOUS_STATE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal PULSE4096 : STD_LOGIC;
  signal PULSE40960 : STD_LOGIC;
  signal \^received_idle\ : STD_LOGIC;
  signal \^rx_config_reg_null_reg_0\ : STD_LOGIC;
  signal \^rx_config_reg_reg_reg[11]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \RX_CONFIG_REG_REG_reg_n_0_[0]\ : STD_LOGIC;
  signal \RX_CONFIG_REG_REG_reg_n_0_[12]\ : STD_LOGIC;
  signal \RX_CONFIG_REG_REG_reg_n_0_[13]\ : STD_LOGIC;
  signal \RX_CONFIG_REG_REG_reg_n_0_[1]\ : STD_LOGIC;
  signal \RX_CONFIG_REG_REG_reg_n_0_[2]\ : STD_LOGIC;
  signal \RX_CONFIG_REG_REG_reg_n_0_[3]\ : STD_LOGIC;
  signal \RX_CONFIG_REG_REG_reg_n_0_[4]\ : STD_LOGIC;
  signal \RX_CONFIG_REG_REG_reg_n_0_[5]\ : STD_LOGIC;
  signal \RX_CONFIG_REG_REG_reg_n_0_[6]\ : STD_LOGIC;
  signal \RX_CONFIG_REG_REG_reg_n_0_[7]\ : STD_LOGIC;
  signal \RX_CONFIG_REG_REG_reg_n_0_[8]\ : STD_LOGIC;
  signal RX_CONFIG_SNAPSHOT : STD_LOGIC;
  signal \RX_CONFIG_SNAPSHOT[15]_i_2__2_n_0\ : STD_LOGIC;
  signal \RX_CONFIG_SNAPSHOT[15]_i_3__2_n_0\ : STD_LOGIC;
  signal \RX_CONFIG_SNAPSHOT_reg_n_0_[0]\ : STD_LOGIC;
  signal \RX_CONFIG_SNAPSHOT_reg_n_0_[10]\ : STD_LOGIC;
  signal \RX_CONFIG_SNAPSHOT_reg_n_0_[11]\ : STD_LOGIC;
  signal \RX_CONFIG_SNAPSHOT_reg_n_0_[12]\ : STD_LOGIC;
  signal \RX_CONFIG_SNAPSHOT_reg_n_0_[13]\ : STD_LOGIC;
  signal \RX_CONFIG_SNAPSHOT_reg_n_0_[15]\ : STD_LOGIC;
  signal \RX_CONFIG_SNAPSHOT_reg_n_0_[1]\ : STD_LOGIC;
  signal \RX_CONFIG_SNAPSHOT_reg_n_0_[2]\ : STD_LOGIC;
  signal \RX_CONFIG_SNAPSHOT_reg_n_0_[3]\ : STD_LOGIC;
  signal \RX_CONFIG_SNAPSHOT_reg_n_0_[4]\ : STD_LOGIC;
  signal \RX_CONFIG_SNAPSHOT_reg_n_0_[5]\ : STD_LOGIC;
  signal \RX_CONFIG_SNAPSHOT_reg_n_0_[6]\ : STD_LOGIC;
  signal \RX_CONFIG_SNAPSHOT_reg_n_0_[7]\ : STD_LOGIC;
  signal \RX_CONFIG_SNAPSHOT_reg_n_0_[8]\ : STD_LOGIC;
  signal \RX_CONFIG_SNAPSHOT_reg_n_0_[9]\ : STD_LOGIC;
  signal RX_IDLE_REG1 : STD_LOGIC;
  signal RX_IDLE_REG2 : STD_LOGIC;
  signal RX_RUDI_INVALID_DELAY : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal RX_RUDI_INVALID_DELAY0 : STD_LOGIC;
  signal RX_RUDI_INVALID_REG : STD_LOGIC;
  signal \SGMII_SPEED[1]_i_2__2_n_0\ : STD_LOGIC;
  signal START_LINK_TIMER : STD_LOGIC;
  signal START_LINK_TIMER_REG : STD_LOGIC;
  signal START_LINK_TIMER_REG2 : STD_LOGIC;
  signal \START_LINK_TIMER_REG_i_2__2_n_0\ : STD_LOGIC;
  signal \START_LINK_TIMER_REG_i_3__2_n_0\ : STD_LOGIC;
  signal STATE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \STATE[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \STATE[0]_i_2__2_n_0\ : STD_LOGIC;
  signal \STATE[0]_i_3__2_n_0\ : STD_LOGIC;
  signal \STATE[0]_i_4__2_n_0\ : STD_LOGIC;
  signal \STATE[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \STATE[1]_i_2__2_n_0\ : STD_LOGIC;
  signal \STATE[1]_i_3__2_n_0\ : STD_LOGIC;
  signal \STATE[1]_i_4__2_n_0\ : STD_LOGIC;
  signal \STATE[1]_i_5__2_n_0\ : STD_LOGIC;
  signal \STATE[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \STATE[2]_i_2__2_n_0\ : STD_LOGIC;
  signal \STATE[2]_i_3__2_n_0\ : STD_LOGIC;
  signal \STATE[2]_i_4__2_n_0\ : STD_LOGIC;
  signal \STATE[2]_i_5__2_n_0\ : STD_LOGIC;
  signal \STATE[2]_i_6__2_n_0\ : STD_LOGIC;
  signal \STATE[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \STATE[3]_i_2__2_n_0\ : STD_LOGIC;
  signal \STATE[3]_i_3__2_n_0\ : STD_LOGIC;
  signal \STATE[3]_i_4__2_n_0\ : STD_LOGIC;
  signal SYNC_STATUS_HELD : STD_LOGIC;
  signal \SYNC_STATUS_HELD_i_1__2_n_0\ : STD_LOGIC;
  signal TIMER4096_MSB_REG : STD_LOGIC;
  signal TIMER4096_reg : STD_LOGIC_VECTOR ( 11 to 11 );
  signal \TIMER4096_reg_n_0_[0]\ : STD_LOGIC;
  signal \TIMER4096_reg_n_0_[10]\ : STD_LOGIC;
  signal \TIMER4096_reg_n_0_[1]\ : STD_LOGIC;
  signal \TIMER4096_reg_n_0_[2]\ : STD_LOGIC;
  signal \TIMER4096_reg_n_0_[3]\ : STD_LOGIC;
  signal \TIMER4096_reg_n_0_[4]\ : STD_LOGIC;
  signal \TIMER4096_reg_n_0_[5]\ : STD_LOGIC;
  signal \TIMER4096_reg_n_0_[6]\ : STD_LOGIC;
  signal \TIMER4096_reg_n_0_[7]\ : STD_LOGIC;
  signal \TIMER4096_reg_n_0_[8]\ : STD_LOGIC;
  signal \TIMER4096_reg_n_0_[9]\ : STD_LOGIC;
  signal \^toggle_rx\ : STD_LOGIC;
  signal TOGGLE_TX : STD_LOGIC;
  signal \TOGGLE_TX_i_1__2_n_0\ : STD_LOGIC;
  signal \TX_CONFIG_REG_INT[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \TX_CONFIG_REG_INT[11]_i_1__2_n_0\ : STD_LOGIC;
  signal \TX_CONFIG_REG_INT[13]_i_2__2_n_0\ : STD_LOGIC;
  signal \TX_CONFIG_REG_INT[14]_i_1__2_n_0\ : STD_LOGIC;
  signal \^xmit_config_int\ : STD_LOGIC;
  signal \XMIT_CONFIG_INT_i_1__5_n_0\ : STD_LOGIC;
  signal \XMIT_CONFIG_INT_i_2__6_n_0\ : STD_LOGIC;
  signal \XMIT_CONFIG_INT_i_3__2_n_0\ : STD_LOGIC;
  signal \^xmit_data_int\ : STD_LOGIC;
  signal XMIT_DATA_INT0 : STD_LOGIC;
  signal \__16\ : STD_LOGIC_VECTOR ( 15 to 15 );
  signal p_0_in0_in : STD_LOGIC;
  signal p_0_in26_in : STD_LOGIC;
  signal \plusOp__0\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \plusOp__0__0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \plusOp__0_carry__0_n_6\ : STD_LOGIC;
  signal \plusOp__0_carry__0_n_7\ : STD_LOGIC;
  signal \plusOp__0_carry_n_0\ : STD_LOGIC;
  signal \plusOp__0_carry_n_1\ : STD_LOGIC;
  signal \plusOp__0_carry_n_2\ : STD_LOGIC;
  signal \plusOp__0_carry_n_3\ : STD_LOGIC;
  signal \plusOp__0_carry_n_4\ : STD_LOGIC;
  signal \plusOp__0_carry_n_5\ : STD_LOGIC;
  signal \plusOp__0_carry_n_6\ : STD_LOGIC;
  signal \plusOp__0_carry_n_7\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__0_n_12\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__0_n_13\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__0_n_14\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__0_n_15\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__0_n_5\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__0_n_6\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__0_n_7\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry_n_10\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry_n_11\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry_n_12\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry_n_13\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry_n_14\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry_n_15\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry_n_4\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry_n_5\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry_n_6\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry_n_7\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry_n_8\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry_n_9\ : STD_LOGIC;
  signal \^status_vector_ch3\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_plusOp__0_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_plusOp__0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_plusOp_inferred__0/i__carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_plusOp_inferred__0/i__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ACKNOWLEDGE_MATCH_2_i_1__2\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \ACKNOWLEDGE_MATCH_3_i_1__2\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \AN_SYNC_STATUS_i_1__2\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \GENERATE_REMOTE_FAULT_i_4__2\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \IDLE_INSERTED_i_1__2\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \IDLE_MATCH_2_i_1__2\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \IDLE_MATCH_i_1__2\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \IDLE_REMOVED_i_1__2\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \LINK_TIMER[1]_i_1__2\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \LINK_TIMER[2]_i_1__2\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \LINK_TIMER[3]_i_1__2\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \LINK_TIMER[4]_i_1__2\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \LINK_TIMER[6]_i_1__2\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \LINK_TIMER[7]_i_1__2\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \LINK_TIMER[8]_i_1__2\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \LINK_TIMER[9]_i_2__2\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \MASK_RUDI_BUFERR_TIMER[10]_i_1__2\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \MASK_RUDI_BUFERR_TIMER[11]_i_1__2\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \MASK_RUDI_BUFERR_TIMER[12]_i_2__2\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \MASK_RUDI_BUFERR_TIMER[1]_i_1__2\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \MASK_RUDI_BUFERR_TIMER[2]_i_1__2\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \MASK_RUDI_BUFERR_TIMER[3]_i_1__2\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \MASK_RUDI_BUFERR_TIMER[4]_i_1__2\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \MASK_RUDI_BUFERR_TIMER[5]_i_1__2\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \MASK_RUDI_BUFERR_TIMER[6]_i_1__2\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \MASK_RUDI_BUFERR_TIMER[7]_i_1__2\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \MASK_RUDI_BUFERR_TIMER[8]_i_1__2\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \MASK_RUDI_BUFERR_TIMER[9]_i_1__2\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \RX_CONFIG_SNAPSHOT[15]_i_3__2\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \RX_RUDI_INVALID_DELAY[0]_i_1__2\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \SGMII_SPEED[1]_i_2__2\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \START_LINK_TIMER_REG_i_2__2\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \STATE[0]_i_2__2\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \STATE[1]_i_4__2\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \STATE[1]_i_5__2\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \STATE[2]_i_2__2\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \STATE[2]_i_3__2\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \STATE[2]_i_4__2\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \STATE[2]_i_6__2\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \STATE[3]_i_2__2\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \STATE[3]_i_4__2\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \SYNC_STATUS_HELD_i_1__2\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \TX_CONFIG_REG_INT[0]_i_1__2\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \TX_CONFIG_REG_INT[13]_i_2__2\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \TX_CONFIG_REG_INT[14]_i_1__2\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \XMIT_CONFIG_INT_i_2__6\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \XMIT_CONFIG_INT_i_3__2\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \XMIT_DATA_INT_i_1__6\ : label is "soft_lutpair259";
begin
  D(3 downto 0) <= \^d\(3 downto 0);
  \MASK_RUDI_BUFERR_TIMER_reg[3]_0\ <= \^mask_rudi_buferr_timer_reg[3]_0\;
  MR_AN_COMPLETE <= \^mr_an_complete\;
  MR_LINK_STATUS <= \^mr_link_status\;
  \MR_LP_ADV_ABILITY_INT_reg[16]_0\(3 downto 0) <= \^mr_lp_adv_ability_int_reg[16]_0\(3 downto 0);
  MR_PAGE_RX_SET <= \^mr_page_rx_set\;
  RECEIVED_IDLE <= \^received_idle\;
  RX_CONFIG_REG_NULL_reg_0 <= \^rx_config_reg_null_reg_0\;
  \RX_CONFIG_REG_REG_reg[11]_0\(2 downto 0) <= \^rx_config_reg_reg_reg[11]_0\(2 downto 0);
  TOGGLE_RX <= \^toggle_rx\;
  XMIT_CONFIG_INT <= \^xmit_config_int\;
  XMIT_DATA_INT <= \^xmit_data_int\;
  status_vector_ch3(5 downto 0) <= \^status_vector_ch3\(5 downto 0);
\ABILITY_MATCH_2_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => MASK_RUDI_BUFERR,
      I1 => RX_IDLE,
      I2 => \out\,
      O => ACKNOWLEDGE_MATCH_3
    );
\ABILITY_MATCH_2_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000009"
    )
        port map (
      I0 => Q(15),
      I1 => p_0_in0_in,
      I2 => \^received_idle\,
      I3 => \ABILITY_MATCH_2_i_3__2_n_0\,
      I4 => \ABILITY_MATCH_2_i_4__2_n_0\,
      I5 => CONFIG_REG_MATCH_reg_0,
      O => CONFIG_REG_MATCH_COMB
    );
\ABILITY_MATCH_2_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \RX_CONFIG_REG_REG_reg_n_0_[6]\,
      I1 => Q(6),
      I2 => Q(7),
      I3 => \RX_CONFIG_REG_REG_reg_n_0_[7]\,
      I4 => Q(8),
      I5 => \RX_CONFIG_REG_REG_reg_n_0_[8]\,
      O => \ABILITY_MATCH_2_i_3__2_n_0\
    );
\ABILITY_MATCH_2_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFEFFFFFFFFEFFE"
    )
        port map (
      I0 => \ABILITY_MATCH_2_i_6__2_n_0\,
      I1 => \ABILITY_MATCH_2_i_7__2_n_0\,
      I2 => Q(13),
      I3 => \RX_CONFIG_REG_REG_reg_n_0_[13]\,
      I4 => Q(12),
      I5 => \RX_CONFIG_REG_REG_reg_n_0_[12]\,
      O => \ABILITY_MATCH_2_i_4__2_n_0\
    );
\ABILITY_MATCH_2_i_6__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \RX_CONFIG_REG_REG_reg_n_0_[0]\,
      I1 => Q(0),
      I2 => Q(2),
      I3 => \RX_CONFIG_REG_REG_reg_n_0_[2]\,
      I4 => Q(1),
      I5 => \RX_CONFIG_REG_REG_reg_n_0_[1]\,
      O => \ABILITY_MATCH_2_i_6__2_n_0\
    );
\ABILITY_MATCH_2_i_7__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \RX_CONFIG_REG_REG_reg_n_0_[3]\,
      I1 => Q(3),
      I2 => Q(4),
      I3 => \RX_CONFIG_REG_REG_reg_n_0_[4]\,
      I4 => Q(5),
      I5 => \RX_CONFIG_REG_REG_reg_n_0_[5]\,
      O => \ABILITY_MATCH_2_i_7__2_n_0\
    );
ABILITY_MATCH_2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_VALID,
      D => CONFIG_REG_MATCH_COMB,
      Q => ABILITY_MATCH_2,
      R => ACKNOWLEDGE_MATCH_3
    );
\ABILITY_MATCH_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008F80"
    )
        port map (
      I0 => CONFIG_REG_MATCH_COMB,
      I1 => ABILITY_MATCH_2,
      I2 => RX_CONFIG_VALID,
      I3 => ABILITY_MATCH,
      I4 => MASK_RUDI_BUFERR,
      I5 => SR(0),
      O => \ABILITY_MATCH_i_1__2_n_0\
    );
ABILITY_MATCH_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \ABILITY_MATCH_i_1__2_n_0\,
      Q => ABILITY_MATCH,
      R => '0'
    );
\ACKNOWLEDGE_MATCH_2_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in26_in,
      I1 => Q(14),
      O => ACKNOWLEDGE_MATCH_20
    );
ACKNOWLEDGE_MATCH_2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_VALID,
      D => ACKNOWLEDGE_MATCH_20,
      Q => ACKNOWLEDGE_MATCH_2,
      R => ACKNOWLEDGE_MATCH_3
    );
\ACKNOWLEDGE_MATCH_3_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ACKNOWLEDGE_MATCH_2,
      I1 => Q(14),
      I2 => p_0_in26_in,
      O => ACKNOWLEDGE_MATCH_30
    );
ACKNOWLEDGE_MATCH_3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_VALID,
      D => ACKNOWLEDGE_MATCH_30,
      Q => ACKNOWLEDGE_MATCH_3_reg_n_0,
      R => ACKNOWLEDGE_MATCH_3
    );
\AN_SYNC_STATUS_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBFFF80"
    )
        port map (
      I0 => SYNC_STATUS_HELD,
      I1 => LINK_TIMER_SATURATED,
      I2 => PULSE4096,
      I3 => RXSYNC_STATUS,
      I4 => AN_SYNC_STATUS,
      O => \AN_SYNC_STATUS_i_1__2_n_0\
    );
AN_SYNC_STATUS_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \AN_SYNC_STATUS_i_1__2_n_0\,
      Q => AN_SYNC_STATUS,
      R => \out\
    );
\BASEX_REMOTE_FAULT_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => MR_PAGE_RX_SET0,
      D => BASEX_REMOTE_FAULT_RSLVD(0),
      Q => \^status_vector_ch3\(2),
      R => \out\
    );
CLEAR_STATUS_REG1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => CLEAR_STATUS_REG,
      Q => CLEAR_STATUS_REG1,
      R => \out\
    );
CLEAR_STATUS_REG2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => CLEAR_STATUS_REG1,
      Q => CLEAR_STATUS_REG2,
      R => \out\
    );
CONFIG_REG_MATCH_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => CONFIG_REG_MATCH_COMB,
      Q => CONFIG_REG_MATCH,
      R => \out\
    );
\CONSISTENCY_MATCH_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000009"
    )
        port map (
      I0 => \RX_CONFIG_SNAPSHOT_reg_n_0_[15]\,
      I1 => Q(15),
      I2 => \CONSISTENCY_MATCH_i_2__2_n_0\,
      I3 => \CONSISTENCY_MATCH_i_3__2_n_0\,
      I4 => \CONSISTENCY_MATCH_i_4__2_n_0\,
      O => CONSISTENCY_MATCH_COMB
    );
\CONSISTENCY_MATCH_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \RX_CONFIG_SNAPSHOT_reg_n_0_[6]\,
      I1 => Q(6),
      I2 => Q(7),
      I3 => \RX_CONFIG_SNAPSHOT_reg_n_0_[7]\,
      I4 => Q(8),
      I5 => \RX_CONFIG_SNAPSHOT_reg_n_0_[8]\,
      O => \CONSISTENCY_MATCH_i_2__2_n_0\
    );
\CONSISTENCY_MATCH_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFEFFFFFFFFEFFE"
    )
        port map (
      I0 => \CONSISTENCY_MATCH_i_5__2_n_0\,
      I1 => \CONSISTENCY_MATCH_i_6__2_n_0\,
      I2 => Q(12),
      I3 => \RX_CONFIG_SNAPSHOT_reg_n_0_[12]\,
      I4 => Q(13),
      I5 => \RX_CONFIG_SNAPSHOT_reg_n_0_[13]\,
      O => \CONSISTENCY_MATCH_i_3__2_n_0\
    );
\CONSISTENCY_MATCH_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \RX_CONFIG_SNAPSHOT_reg_n_0_[9]\,
      I1 => Q(9),
      I2 => Q(10),
      I3 => \RX_CONFIG_SNAPSHOT_reg_n_0_[10]\,
      I4 => Q(11),
      I5 => \RX_CONFIG_SNAPSHOT_reg_n_0_[11]\,
      O => \CONSISTENCY_MATCH_i_4__2_n_0\
    );
\CONSISTENCY_MATCH_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \RX_CONFIG_SNAPSHOT_reg_n_0_[0]\,
      I1 => Q(0),
      I2 => Q(1),
      I3 => \RX_CONFIG_SNAPSHOT_reg_n_0_[1]\,
      I4 => Q(2),
      I5 => \RX_CONFIG_SNAPSHOT_reg_n_0_[2]\,
      O => \CONSISTENCY_MATCH_i_5__2_n_0\
    );
\CONSISTENCY_MATCH_i_6__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \RX_CONFIG_SNAPSHOT_reg_n_0_[3]\,
      I1 => Q(3),
      I2 => Q(4),
      I3 => \RX_CONFIG_SNAPSHOT_reg_n_0_[4]\,
      I4 => Q(5),
      I5 => \RX_CONFIG_SNAPSHOT_reg_n_0_[5]\,
      O => \CONSISTENCY_MATCH_i_6__2_n_0\
    );
CONSISTENCY_MATCH_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => CONSISTENCY_MATCH_COMB,
      Q => CONSISTENCY_MATCH,
      R => \out\
    );
\GENERATE_REMOTE_FAULT_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000000"
    )
        port map (
      I0 => \GENERATE_REMOTE_FAULT_i_2__2_n_0\,
      I1 => \STATE[3]_i_3__2_n_0\,
      I2 => \GENERATE_REMOTE_FAULT_i_3__2_n_0\,
      I3 => STATE(3),
      I4 => \GENERATE_REMOTE_FAULT_i_4__2_n_0\,
      I5 => STATE(0),
      O => GENERATE_REMOTE_FAULT0
    );
\GENERATE_REMOTE_FAULT_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0888888888888888"
    )
        port map (
      I0 => \STATE[1]_i_2__2_n_0\,
      I1 => \STATE[2]_i_3__2_n_0\,
      I2 => \STATE[2]_i_4__2_n_0\,
      I3 => IDLE_MATCH,
      I4 => LINK_TIMER_DONE,
      I5 => STATE(0),
      O => \GENERATE_REMOTE_FAULT_i_2__2_n_0\
    );
\GENERATE_REMOTE_FAULT_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FF60"
    )
        port map (
      I0 => \^rx_config_reg_reg_reg[11]_0\(2),
      I1 => \^toggle_rx\,
      I2 => ABILITY_MATCH,
      I3 => \STATE[2]_i_3__2_n_0\,
      I4 => \STATE[2]_i_4__2_n_0\,
      I5 => \STATE[2]_i_5__2_n_0\,
      O => \GENERATE_REMOTE_FAULT_i_3__2_n_0\
    );
\GENERATE_REMOTE_FAULT_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => STATE(2),
      I1 => STATE(1),
      O => \GENERATE_REMOTE_FAULT_i_4__2_n_0\
    );
GENERATE_REMOTE_FAULT_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => GENERATE_REMOTE_FAULT0,
      Q => GENERATE_REMOTE_FAULT,
      R => \out\
    );
IDLE_INSERTED_REG1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => IDLE_INSERTED,
      Q => IDLE_INSERTED_REG1,
      R => \out\
    );
IDLE_INSERTED_REG2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => IDLE_INSERTED_REG1,
      Q => IDLE_INSERTED_REG2,
      R => \out\
    );
\IDLE_INSERTED_REG3_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => IDLE_INSERTED_REG2,
      I1 => RX_IDLE_REG2,
      O => IDLE_INSERTED_REG30
    );
IDLE_INSERTED_REG3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => IDLE_INSERTED_REG30,
      Q => IDLE_INSERTED_REG3,
      R => \out\
    );
IDLE_INSERTED_REG4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => IDLE_INSERTED_REG3,
      Q => IDLE_INSERTED_REG4,
      R => \out\
    );
\IDLE_INSERTED_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => MASK_RUDI_CLKCOR_reg_0(1),
      I1 => MASK_RUDI_CLKCOR_reg_0(0),
      I2 => \^xmit_config_int\,
      O => IDLE_INSERTED0
    );
IDLE_INSERTED_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => IDLE_INSERTED0,
      Q => IDLE_INSERTED,
      R => \out\
    );
\IDLE_MATCH_2_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => IDLE_INSERTED_REG2,
      I1 => RX_IDLE,
      I2 => IDLE_INSERTED_REG4,
      O => IDLE_MATCH_20
    );
IDLE_MATCH_2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_IDLE_REG2,
      D => IDLE_MATCH_20,
      Q => IDLE_MATCH_2,
      R => \out\
    );
\IDLE_MATCH_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4440"
    )
        port map (
      I0 => IDLE_INSERTED_REG2,
      I1 => RX_IDLE,
      I2 => IDLE_REMOVED_REG2,
      I3 => IDLE_MATCH_2,
      O => IDLE_MATCH0
    );
IDLE_MATCH_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_IDLE_REG2,
      D => IDLE_MATCH0,
      Q => IDLE_MATCH,
      R => \out\
    );
IDLE_REMOVED_REG1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => IDLE_REMOVED,
      Q => IDLE_REMOVED_REG1,
      R => \out\
    );
IDLE_REMOVED_REG2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => IDLE_REMOVED_REG1,
      Q => IDLE_REMOVED_REG2,
      R => \out\
    );
\IDLE_REMOVED_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => MASK_RUDI_CLKCOR_reg_0(1),
      I1 => MASK_RUDI_CLKCOR_reg_0(0),
      I2 => \^xmit_config_int\,
      O => IDLE_REMOVED0
    );
IDLE_REMOVED_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => IDLE_REMOVED0,
      Q => IDLE_REMOVED,
      R => \out\
    );
\LINK_TIMER[0]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => LINK_TIMER_reg(0),
      O => \plusOp__0__0\(0)
    );
\LINK_TIMER[1]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => LINK_TIMER_reg(0),
      I1 => LINK_TIMER_reg(1),
      O => \plusOp__0__0\(1)
    );
\LINK_TIMER[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => LINK_TIMER_reg(2),
      I1 => LINK_TIMER_reg(0),
      I2 => LINK_TIMER_reg(1),
      O => \plusOp__0__0\(2)
    );
\LINK_TIMER[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => LINK_TIMER_reg(3),
      I1 => LINK_TIMER_reg(1),
      I2 => LINK_TIMER_reg(0),
      I3 => LINK_TIMER_reg(2),
      O => \plusOp__0__0\(3)
    );
\LINK_TIMER[4]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => LINK_TIMER_reg(4),
      I1 => LINK_TIMER_reg(2),
      I2 => LINK_TIMER_reg(0),
      I3 => LINK_TIMER_reg(1),
      I4 => LINK_TIMER_reg(3),
      O => \plusOp__0__0\(4)
    );
\LINK_TIMER[5]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => LINK_TIMER_reg(5),
      I1 => LINK_TIMER_reg(3),
      I2 => LINK_TIMER_reg(1),
      I3 => LINK_TIMER_reg(0),
      I4 => LINK_TIMER_reg(2),
      I5 => LINK_TIMER_reg(4),
      O => \plusOp__0__0\(5)
    );
\LINK_TIMER[6]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => LINK_TIMER_reg(6),
      I1 => \LINK_TIMER[9]_i_3__2_n_0\,
      O => \LINK_TIMER[6]_i_1__2_n_0\
    );
\LINK_TIMER[7]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => LINK_TIMER_reg(7),
      I1 => \LINK_TIMER[9]_i_3__2_n_0\,
      I2 => LINK_TIMER_reg(6),
      O => \plusOp__0__0\(7)
    );
\LINK_TIMER[8]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A6AA"
    )
        port map (
      I0 => LINK_TIMER_reg(8),
      I1 => LINK_TIMER_reg(6),
      I2 => \LINK_TIMER[9]_i_3__2_n_0\,
      I3 => LINK_TIMER_reg(7),
      O => \plusOp__0__0\(8)
    );
\LINK_TIMER[9]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF8"
    )
        port map (
      I0 => LINK_TIMER_SATURATED,
      I1 => PULSE4096,
      I2 => START_LINK_TIMER_REG,
      I3 => \out\,
      O => \LINK_TIMER[9]_i_1__2_n_0\
    );
\LINK_TIMER[9]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A6AAAAAA"
    )
        port map (
      I0 => LINK_TIMER_reg(9),
      I1 => LINK_TIMER_reg(7),
      I2 => \LINK_TIMER[9]_i_3__2_n_0\,
      I3 => LINK_TIMER_reg(6),
      I4 => LINK_TIMER_reg(8),
      O => \plusOp__0__0\(9)
    );
\LINK_TIMER[9]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => LINK_TIMER_reg(4),
      I1 => LINK_TIMER_reg(2),
      I2 => LINK_TIMER_reg(0),
      I3 => LINK_TIMER_reg(1),
      I4 => LINK_TIMER_reg(3),
      I5 => LINK_TIMER_reg(5),
      O => \LINK_TIMER[9]_i_3__2_n_0\
    );
\LINK_TIMER_DONE_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000808"
    )
        port map (
      I0 => \LINK_TIMER_DONE_i_2__2_n_0\,
      I1 => \STATE[3]_i_3__2_n_0\,
      I2 => \LINK_TIMER_DONE_i_3__2_n_0\,
      I3 => STATE(3),
      I4 => \STATE[2]_i_5__2_n_0\,
      O => \LINK_TIMER_DONE_i_1__2_n_0\
    );
\LINK_TIMER_DONE_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001110"
    )
        port map (
      I0 => START_LINK_TIMER_REG,
      I1 => \out\,
      I2 => LINK_TIMER_SATURATED,
      I3 => LINK_TIMER_DONE,
      I4 => START_LINK_TIMER_REG2,
      O => \LINK_TIMER_DONE_i_2__2_n_0\
    );
\LINK_TIMER_DONE_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F4F4F444444444"
    )
        port map (
      I0 => \START_LINK_TIMER_REG_i_2__2_n_0\,
      I1 => AN_ENABLE_INT,
      I2 => LINK_TIMER_DONE,
      I3 => \^rx_config_reg_null_reg_0\,
      I4 => ABILITY_MATCH,
      I5 => \SGMII_SPEED[1]_i_2__2_n_0\,
      O => \LINK_TIMER_DONE_i_3__2_n_0\
    );
LINK_TIMER_DONE_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \LINK_TIMER_DONE_i_1__2_n_0\,
      Q => LINK_TIMER_DONE,
      R => '0'
    );
\LINK_TIMER_SATURATED_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \LINK_TIMER_SATURATED_i_2__2_n_0\,
      I1 => \LINK_TIMER_SATURATED_i_3__2_n_0\,
      I2 => \LINK_TIMER_SATURATED_i_4__2_n_0\,
      I3 => LINK_TIMER_reg(9),
      O => LINK_TIMER_SATURATED_COMB
    );
\LINK_TIMER_SATURATED_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => link_timer_value_ch3(3),
      I1 => LINK_TIMER_reg(3),
      I2 => LINK_TIMER_reg(5),
      I3 => link_timer_value_ch3(5),
      I4 => LINK_TIMER_reg(4),
      I5 => link_timer_value_ch3(4),
      O => \LINK_TIMER_SATURATED_i_2__2_n_0\
    );
\LINK_TIMER_SATURATED_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => link_timer_value_ch3(6),
      I1 => LINK_TIMER_reg(6),
      I2 => LINK_TIMER_reg(7),
      I3 => link_timer_value_ch3(7),
      I4 => LINK_TIMER_reg(8),
      I5 => link_timer_value_ch3(8),
      O => \LINK_TIMER_SATURATED_i_3__2_n_0\
    );
\LINK_TIMER_SATURATED_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => LINK_TIMER_reg(1),
      I1 => link_timer_value_ch3(1),
      I2 => LINK_TIMER_reg(2),
      I3 => link_timer_value_ch3(2),
      I4 => link_timer_value_ch3(0),
      I5 => LINK_TIMER_reg(0),
      O => \LINK_TIMER_SATURATED_i_4__2_n_0\
    );
LINK_TIMER_SATURATED_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => LINK_TIMER_SATURATED_COMB,
      Q => LINK_TIMER_SATURATED,
      R => \out\
    );
\LINK_TIMER_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => PULSE4096,
      D => \plusOp__0__0\(0),
      Q => LINK_TIMER_reg(0),
      R => \LINK_TIMER[9]_i_1__2_n_0\
    );
\LINK_TIMER_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => PULSE4096,
      D => \plusOp__0__0\(1),
      Q => LINK_TIMER_reg(1),
      R => \LINK_TIMER[9]_i_1__2_n_0\
    );
\LINK_TIMER_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => PULSE4096,
      D => \plusOp__0__0\(2),
      Q => LINK_TIMER_reg(2),
      R => \LINK_TIMER[9]_i_1__2_n_0\
    );
\LINK_TIMER_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => PULSE4096,
      D => \plusOp__0__0\(3),
      Q => LINK_TIMER_reg(3),
      R => \LINK_TIMER[9]_i_1__2_n_0\
    );
\LINK_TIMER_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => PULSE4096,
      D => \plusOp__0__0\(4),
      Q => LINK_TIMER_reg(4),
      R => \LINK_TIMER[9]_i_1__2_n_0\
    );
\LINK_TIMER_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => PULSE4096,
      D => \plusOp__0__0\(5),
      Q => LINK_TIMER_reg(5),
      R => \LINK_TIMER[9]_i_1__2_n_0\
    );
\LINK_TIMER_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => PULSE4096,
      D => \LINK_TIMER[6]_i_1__2_n_0\,
      Q => LINK_TIMER_reg(6),
      R => \LINK_TIMER[9]_i_1__2_n_0\
    );
\LINK_TIMER_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => PULSE4096,
      D => \plusOp__0__0\(7),
      Q => LINK_TIMER_reg(7),
      R => \LINK_TIMER[9]_i_1__2_n_0\
    );
\LINK_TIMER_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => PULSE4096,
      D => \plusOp__0__0\(8),
      Q => LINK_TIMER_reg(8),
      R => \LINK_TIMER[9]_i_1__2_n_0\
    );
\LINK_TIMER_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => PULSE4096,
      D => \plusOp__0__0\(9),
      Q => LINK_TIMER_reg(9),
      R => \LINK_TIMER[9]_i_1__2_n_0\
    );
\MASK_RUDI_BUFERR_TIMER[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5155"
    )
        port map (
      I0 => MASK_RUDI_BUFERR_TIMER(0),
      I1 => data_out,
      I2 => \MASK_RUDI_BUFERR_TIMER_reg[12]_0\,
      I3 => \MASK_RUDI_BUFERR_TIMER_reg[0]_0\,
      O => \MASK_RUDI_BUFERR_TIMER[0]_i_1__2_n_0\
    );
\MASK_RUDI_BUFERR_TIMER[10]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A2AA"
    )
        port map (
      I0 => \plusOp_inferred__0/i__carry__0_n_14\,
      I1 => data_out,
      I2 => \MASK_RUDI_BUFERR_TIMER_reg[12]_0\,
      I3 => \MASK_RUDI_BUFERR_TIMER_reg[0]_0\,
      O => \MASK_RUDI_BUFERR_TIMER[10]_i_1__2_n_0\
    );
\MASK_RUDI_BUFERR_TIMER[11]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A2AA"
    )
        port map (
      I0 => \plusOp_inferred__0/i__carry__0_n_13\,
      I1 => data_out,
      I2 => \MASK_RUDI_BUFERR_TIMER_reg[12]_0\,
      I3 => \MASK_RUDI_BUFERR_TIMER_reg[0]_0\,
      O => \MASK_RUDI_BUFERR_TIMER[11]_i_1__2_n_0\
    );
\MASK_RUDI_BUFERR_TIMER[12]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A2AA"
    )
        port map (
      I0 => \plusOp_inferred__0/i__carry__0_n_12\,
      I1 => data_out,
      I2 => \MASK_RUDI_BUFERR_TIMER_reg[12]_0\,
      I3 => \MASK_RUDI_BUFERR_TIMER_reg[0]_0\,
      O => \MASK_RUDI_BUFERR_TIMER[12]_i_2__2_n_0\
    );
\MASK_RUDI_BUFERR_TIMER[12]_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \MASK_RUDI_BUFERR_TIMER[12]_i_4__2_n_0\,
      I1 => \MASK_RUDI_BUFERR_TIMER[12]_i_5__2_n_0\,
      I2 => MASK_RUDI_BUFERR_TIMER(3),
      I3 => MASK_RUDI_BUFERR_TIMER(1),
      I4 => MASK_RUDI_BUFERR_TIMER(8),
      O => \^mask_rudi_buferr_timer_reg[3]_0\
    );
\MASK_RUDI_BUFERR_TIMER[12]_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => MASK_RUDI_BUFERR_TIMER(10),
      I1 => MASK_RUDI_BUFERR_TIMER(12),
      I2 => MASK_RUDI_BUFERR_TIMER(0),
      I3 => MASK_RUDI_BUFERR_TIMER(2),
      I4 => MASK_RUDI_BUFERR_TIMER(7),
      I5 => MASK_RUDI_BUFERR_TIMER(4),
      O => \MASK_RUDI_BUFERR_TIMER[12]_i_4__2_n_0\
    );
\MASK_RUDI_BUFERR_TIMER[12]_i_5__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => MASK_RUDI_BUFERR_TIMER(6),
      I1 => MASK_RUDI_BUFERR_TIMER(5),
      I2 => MASK_RUDI_BUFERR_TIMER(11),
      I3 => MASK_RUDI_BUFERR_TIMER(9),
      O => \MASK_RUDI_BUFERR_TIMER[12]_i_5__2_n_0\
    );
\MASK_RUDI_BUFERR_TIMER[1]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A2AA"
    )
        port map (
      I0 => \plusOp_inferred__0/i__carry_n_15\,
      I1 => data_out,
      I2 => \MASK_RUDI_BUFERR_TIMER_reg[12]_0\,
      I3 => \MASK_RUDI_BUFERR_TIMER_reg[0]_0\,
      O => \MASK_RUDI_BUFERR_TIMER[1]_i_1__2_n_0\
    );
\MASK_RUDI_BUFERR_TIMER[2]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A2AA"
    )
        port map (
      I0 => \plusOp_inferred__0/i__carry_n_14\,
      I1 => data_out,
      I2 => \MASK_RUDI_BUFERR_TIMER_reg[12]_0\,
      I3 => \MASK_RUDI_BUFERR_TIMER_reg[0]_0\,
      O => \MASK_RUDI_BUFERR_TIMER[2]_i_1__2_n_0\
    );
\MASK_RUDI_BUFERR_TIMER[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A2AA"
    )
        port map (
      I0 => \plusOp_inferred__0/i__carry_n_13\,
      I1 => data_out,
      I2 => \MASK_RUDI_BUFERR_TIMER_reg[12]_0\,
      I3 => \MASK_RUDI_BUFERR_TIMER_reg[0]_0\,
      O => \MASK_RUDI_BUFERR_TIMER[3]_i_1__2_n_0\
    );
\MASK_RUDI_BUFERR_TIMER[4]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A2AA"
    )
        port map (
      I0 => \plusOp_inferred__0/i__carry_n_12\,
      I1 => data_out,
      I2 => \MASK_RUDI_BUFERR_TIMER_reg[12]_0\,
      I3 => \MASK_RUDI_BUFERR_TIMER_reg[0]_0\,
      O => \MASK_RUDI_BUFERR_TIMER[4]_i_1__2_n_0\
    );
\MASK_RUDI_BUFERR_TIMER[5]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A2AA"
    )
        port map (
      I0 => \plusOp_inferred__0/i__carry_n_11\,
      I1 => data_out,
      I2 => \MASK_RUDI_BUFERR_TIMER_reg[12]_0\,
      I3 => \MASK_RUDI_BUFERR_TIMER_reg[0]_0\,
      O => \MASK_RUDI_BUFERR_TIMER[5]_i_1__2_n_0\
    );
\MASK_RUDI_BUFERR_TIMER[6]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A2AA"
    )
        port map (
      I0 => \plusOp_inferred__0/i__carry_n_10\,
      I1 => data_out,
      I2 => \MASK_RUDI_BUFERR_TIMER_reg[12]_0\,
      I3 => \MASK_RUDI_BUFERR_TIMER_reg[0]_0\,
      O => \MASK_RUDI_BUFERR_TIMER[6]_i_1__2_n_0\
    );
\MASK_RUDI_BUFERR_TIMER[7]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A2AA"
    )
        port map (
      I0 => \plusOp_inferred__0/i__carry_n_9\,
      I1 => data_out,
      I2 => \MASK_RUDI_BUFERR_TIMER_reg[12]_0\,
      I3 => \MASK_RUDI_BUFERR_TIMER_reg[0]_0\,
      O => \MASK_RUDI_BUFERR_TIMER[7]_i_1__2_n_0\
    );
\MASK_RUDI_BUFERR_TIMER[8]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A2AA"
    )
        port map (
      I0 => \plusOp_inferred__0/i__carry_n_8\,
      I1 => data_out,
      I2 => \MASK_RUDI_BUFERR_TIMER_reg[12]_0\,
      I3 => \MASK_RUDI_BUFERR_TIMER_reg[0]_0\,
      O => \MASK_RUDI_BUFERR_TIMER[8]_i_1__2_n_0\
    );
\MASK_RUDI_BUFERR_TIMER[9]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A2AA"
    )
        port map (
      I0 => \plusOp_inferred__0/i__carry__0_n_15\,
      I1 => data_out,
      I2 => \MASK_RUDI_BUFERR_TIMER_reg[12]_0\,
      I3 => \MASK_RUDI_BUFERR_TIMER_reg[0]_0\,
      O => \MASK_RUDI_BUFERR_TIMER[9]_i_1__2_n_0\
    );
\MASK_RUDI_BUFERR_TIMER_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => \MASK_RUDI_BUFERR_TIMER_reg[12]_1\,
      D => \MASK_RUDI_BUFERR_TIMER[0]_i_1__2_n_0\,
      Q => MASK_RUDI_BUFERR_TIMER(0),
      S => \out\
    );
\MASK_RUDI_BUFERR_TIMER_reg[10]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => \MASK_RUDI_BUFERR_TIMER_reg[12]_1\,
      D => \MASK_RUDI_BUFERR_TIMER[10]_i_1__2_n_0\,
      Q => MASK_RUDI_BUFERR_TIMER(10),
      S => \out\
    );
\MASK_RUDI_BUFERR_TIMER_reg[11]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => \MASK_RUDI_BUFERR_TIMER_reg[12]_1\,
      D => \MASK_RUDI_BUFERR_TIMER[11]_i_1__2_n_0\,
      Q => MASK_RUDI_BUFERR_TIMER(11),
      S => \out\
    );
\MASK_RUDI_BUFERR_TIMER_reg[12]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => \MASK_RUDI_BUFERR_TIMER_reg[12]_1\,
      D => \MASK_RUDI_BUFERR_TIMER[12]_i_2__2_n_0\,
      Q => MASK_RUDI_BUFERR_TIMER(12),
      S => \out\
    );
\MASK_RUDI_BUFERR_TIMER_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => \MASK_RUDI_BUFERR_TIMER_reg[12]_1\,
      D => \MASK_RUDI_BUFERR_TIMER[1]_i_1__2_n_0\,
      Q => MASK_RUDI_BUFERR_TIMER(1),
      S => \out\
    );
\MASK_RUDI_BUFERR_TIMER_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => \MASK_RUDI_BUFERR_TIMER_reg[12]_1\,
      D => \MASK_RUDI_BUFERR_TIMER[2]_i_1__2_n_0\,
      Q => MASK_RUDI_BUFERR_TIMER(2),
      S => \out\
    );
\MASK_RUDI_BUFERR_TIMER_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => \MASK_RUDI_BUFERR_TIMER_reg[12]_1\,
      D => \MASK_RUDI_BUFERR_TIMER[3]_i_1__2_n_0\,
      Q => MASK_RUDI_BUFERR_TIMER(3),
      S => \out\
    );
\MASK_RUDI_BUFERR_TIMER_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => \MASK_RUDI_BUFERR_TIMER_reg[12]_1\,
      D => \MASK_RUDI_BUFERR_TIMER[4]_i_1__2_n_0\,
      Q => MASK_RUDI_BUFERR_TIMER(4),
      S => \out\
    );
\MASK_RUDI_BUFERR_TIMER_reg[5]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => \MASK_RUDI_BUFERR_TIMER_reg[12]_1\,
      D => \MASK_RUDI_BUFERR_TIMER[5]_i_1__2_n_0\,
      Q => MASK_RUDI_BUFERR_TIMER(5),
      S => \out\
    );
\MASK_RUDI_BUFERR_TIMER_reg[6]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => \MASK_RUDI_BUFERR_TIMER_reg[12]_1\,
      D => \MASK_RUDI_BUFERR_TIMER[6]_i_1__2_n_0\,
      Q => MASK_RUDI_BUFERR_TIMER(6),
      S => \out\
    );
\MASK_RUDI_BUFERR_TIMER_reg[7]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => \MASK_RUDI_BUFERR_TIMER_reg[12]_1\,
      D => \MASK_RUDI_BUFERR_TIMER[7]_i_1__2_n_0\,
      Q => MASK_RUDI_BUFERR_TIMER(7),
      S => \out\
    );
\MASK_RUDI_BUFERR_TIMER_reg[8]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => \MASK_RUDI_BUFERR_TIMER_reg[12]_1\,
      D => \MASK_RUDI_BUFERR_TIMER[8]_i_1__2_n_0\,
      Q => MASK_RUDI_BUFERR_TIMER(8),
      S => \out\
    );
\MASK_RUDI_BUFERR_TIMER_reg[9]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => \MASK_RUDI_BUFERR_TIMER_reg[12]_1\,
      D => \MASK_RUDI_BUFERR_TIMER[9]_i_1__2_n_0\,
      Q => MASK_RUDI_BUFERR_TIMER(9),
      S => \out\
    );
\MASK_RUDI_BUFERR_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20FF2020"
    )
        port map (
      I0 => data_out,
      I1 => \MASK_RUDI_BUFERR_TIMER_reg[12]_0\,
      I2 => \MASK_RUDI_BUFERR_TIMER_reg[0]_0\,
      I3 => \^mask_rudi_buferr_timer_reg[3]_0\,
      I4 => MASK_RUDI_BUFERR,
      O => \MASK_RUDI_BUFERR_i_1__2_n_0\
    );
MASK_RUDI_BUFERR_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \MASK_RUDI_BUFERR_i_1__2_n_0\,
      Q => MASK_RUDI_BUFERR,
      R => \out\
    );
\MASK_RUDI_CLKCOR_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFBFFF0"
    )
        port map (
      I0 => RX_RUDI_INVALID,
      I1 => RX_RUDI_INVALID_REG,
      I2 => MASK_RUDI_CLKCOR_reg_0(1),
      I3 => MASK_RUDI_CLKCOR_reg_0(0),
      I4 => MASK_RUDI_CLKCOR,
      O => \MASK_RUDI_CLKCOR_i_1__2_n_0\
    );
MASK_RUDI_CLKCOR_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \MASK_RUDI_CLKCOR_i_1__2_n_0\,
      Q => MASK_RUDI_CLKCOR,
      R => RX_RUDI_INVALID_REG_reg_0
    );
\MR_AN_COMPLETE_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2232222222222020"
    )
        port map (
      I0 => \^mr_an_complete\,
      I1 => \out\,
      I2 => STATE(2),
      I3 => STATE(3),
      I4 => STATE(0),
      I5 => STATE(1),
      O => \MR_AN_COMPLETE_i_1__2_n_0\
    );
MR_AN_COMPLETE_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \MR_AN_COMPLETE_i_1__2_n_0\,
      Q => \^mr_an_complete\,
      R => '0'
    );
\MR_AN_ENABLE_CHANGE_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => MR_AN_ENABLE_REG2,
      I1 => MR_AN_ENABLE_REG1,
      O => MR_AN_ENABLE_CHANGE0
    );
MR_AN_ENABLE_CHANGE_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => MR_AN_ENABLE_CHANGE0,
      Q => MR_AN_ENABLE_CHANGE,
      R => \out\
    );
MR_AN_ENABLE_REG1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => AN_ENABLE_INT,
      Q => MR_AN_ENABLE_REG1,
      R => \out\
    );
MR_AN_ENABLE_REG2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => MR_AN_ENABLE_REG1,
      Q => MR_AN_ENABLE_REG2,
      R => \out\
    );
\MR_LINK_STATUS_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000AE00"
    )
        port map (
      I0 => \^mr_link_status\,
      I1 => CLEAR_STATUS_REG1,
      I2 => CLEAR_STATUS_REG2,
      I3 => \^xmit_data_int\,
      I4 => \out\,
      O => \MR_LINK_STATUS_i_1__2_n_0\
    );
MR_LINK_STATUS_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \MR_LINK_STATUS_i_1__2_n_0\,
      Q => \^mr_link_status\,
      R => '0'
    );
\MR_LP_ADV_ABILITY_INT_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => MR_PAGE_RX_SET0,
      D => Q(10),
      Q => \^mr_lp_adv_ability_int_reg[16]_0\(0),
      R => \out\
    );
\MR_LP_ADV_ABILITY_INT_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => MR_PAGE_RX_SET0,
      D => Q(12),
      Q => \^mr_lp_adv_ability_int_reg[16]_0\(1),
      R => \out\
    );
\MR_LP_ADV_ABILITY_INT_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => MR_PAGE_RX_SET0,
      D => Q(14),
      Q => \^mr_lp_adv_ability_int_reg[16]_0\(2),
      R => \out\
    );
\MR_LP_ADV_ABILITY_INT_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => MR_PAGE_RX_SET0,
      D => Q(15),
      Q => \^mr_lp_adv_ability_int_reg[16]_0\(3),
      R => \out\
    );
MR_PAGE_RX_CLEAR_REG1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => CLEAR_PAGE_RECEIVED,
      Q => MR_PAGE_RX_CLEAR_REG1,
      R => \out\
    );
MR_PAGE_RX_CLEAR_REG2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => MR_PAGE_RX_CLEAR_REG1,
      Q => MR_PAGE_RX_CLEAR_REG2,
      R => \out\
    );
\MR_PAGE_RX_SET_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFAAAAAA"
    )
        port map (
      I0 => MR_PAGE_RX_SET0,
      I1 => MR_PAGE_RX_CLEAR_REG2,
      I2 => MR_PAGE_RX_CLEAR_REG1,
      I3 => \START_LINK_TIMER_REG_i_2__2_n_0\,
      I4 => \^mr_page_rx_set\,
      O => \MR_PAGE_RX_SET_i_1__2_n_0\
    );
MR_PAGE_RX_SET_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \MR_PAGE_RX_SET_i_1__2_n_0\,
      Q => \^mr_page_rx_set\,
      R => \out\
    );
\MR_REMOTE_FAULT_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4FF4444"
    )
        port map (
      I0 => \^mr_lp_adv_ability_int_reg[16]_0\(3),
      I1 => GENERATE_REMOTE_FAULT,
      I2 => CLEAR_STATUS_REG2,
      I3 => CLEAR_STATUS_REG1,
      I4 => \^status_vector_ch3\(5),
      O => \MR_REMOTE_FAULT_i_1__2_n_0\
    );
MR_REMOTE_FAULT_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \MR_REMOTE_FAULT_i_1__2_n_0\,
      Q => \^status_vector_ch3\(5),
      R => \out\
    );
\MR_RESTART_AN_INT_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AE0C0C0C"
    )
        port map (
      I0 => \START_LINK_TIMER_REG_i_2__2_n_0\,
      I1 => MR_RESTART_AN_SET_REG1,
      I2 => MR_RESTART_AN_SET_REG2,
      I3 => AN_ENABLE_INT,
      I4 => MR_RESTART_AN_INT,
      O => \MR_RESTART_AN_INT_i_1__2_n_0\
    );
MR_RESTART_AN_INT_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \MR_RESTART_AN_INT_i_1__2_n_0\,
      Q => MR_RESTART_AN_INT,
      R => \out\
    );
MR_RESTART_AN_SET_REG1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => RESTART_AN_REG,
      Q => MR_RESTART_AN_SET_REG1,
      R => \out\
    );
MR_RESTART_AN_SET_REG2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => MR_RESTART_AN_SET_REG1,
      Q => MR_RESTART_AN_SET_REG2,
      R => \out\
    );
\PREVIOUS_STATE_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => STATE(0),
      Q => PREVIOUS_STATE(0),
      R => \out\
    );
\PREVIOUS_STATE_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => STATE(1),
      Q => PREVIOUS_STATE(1),
      R => \out\
    );
\PREVIOUS_STATE_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => STATE(2),
      Q => PREVIOUS_STATE(2),
      R => \out\
    );
\PREVIOUS_STATE_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => STATE(3),
      Q => PREVIOUS_STATE(3),
      R => \out\
    );
\PULSE4096_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => TIMER4096_MSB_REG,
      I1 => TIMER4096_reg(11),
      O => PULSE40960
    );
PULSE4096_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => PULSE40960,
      Q => PULSE4096,
      R => \out\
    );
RECEIVED_IDLE_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => RECEIVED_IDLE_reg_0,
      Q => \^received_idle\,
      R => \out\
    );
RUDI_INVALID_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RX_RUDI_INVALID_DELAY(1),
      Q => \^status_vector_ch3\(0),
      R => \out\
    );
RX_CONFIG_REG_NULL_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => RX_CONFIG_REG_NULL_reg_1,
      Q => \^rx_config_reg_null_reg_0\,
      R => \out\
    );
\RX_CONFIG_REG_REG_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_VALID,
      D => Q(0),
      Q => \RX_CONFIG_REG_REG_reg_n_0_[0]\,
      R => SR(0)
    );
\RX_CONFIG_REG_REG_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_VALID,
      D => Q(10),
      Q => \^rx_config_reg_reg_reg[11]_0\(1),
      R => SR(0)
    );
\RX_CONFIG_REG_REG_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_VALID,
      D => Q(11),
      Q => \^rx_config_reg_reg_reg[11]_0\(2),
      R => SR(0)
    );
\RX_CONFIG_REG_REG_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_VALID,
      D => Q(12),
      Q => \RX_CONFIG_REG_REG_reg_n_0_[12]\,
      R => SR(0)
    );
\RX_CONFIG_REG_REG_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_VALID,
      D => Q(13),
      Q => \RX_CONFIG_REG_REG_reg_n_0_[13]\,
      R => SR(0)
    );
\RX_CONFIG_REG_REG_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_VALID,
      D => Q(14),
      Q => p_0_in26_in,
      R => SR(0)
    );
\RX_CONFIG_REG_REG_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_VALID,
      D => Q(15),
      Q => p_0_in0_in,
      R => SR(0)
    );
\RX_CONFIG_REG_REG_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_VALID,
      D => Q(1),
      Q => \RX_CONFIG_REG_REG_reg_n_0_[1]\,
      R => SR(0)
    );
\RX_CONFIG_REG_REG_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_VALID,
      D => Q(2),
      Q => \RX_CONFIG_REG_REG_reg_n_0_[2]\,
      R => SR(0)
    );
\RX_CONFIG_REG_REG_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_VALID,
      D => Q(3),
      Q => \RX_CONFIG_REG_REG_reg_n_0_[3]\,
      R => SR(0)
    );
\RX_CONFIG_REG_REG_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_VALID,
      D => Q(4),
      Q => \RX_CONFIG_REG_REG_reg_n_0_[4]\,
      R => SR(0)
    );
\RX_CONFIG_REG_REG_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_VALID,
      D => Q(5),
      Q => \RX_CONFIG_REG_REG_reg_n_0_[5]\,
      R => SR(0)
    );
\RX_CONFIG_REG_REG_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_VALID,
      D => Q(6),
      Q => \RX_CONFIG_REG_REG_reg_n_0_[6]\,
      R => SR(0)
    );
\RX_CONFIG_REG_REG_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_VALID,
      D => Q(7),
      Q => \RX_CONFIG_REG_REG_reg_n_0_[7]\,
      R => SR(0)
    );
\RX_CONFIG_REG_REG_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_VALID,
      D => Q(8),
      Q => \RX_CONFIG_REG_REG_reg_n_0_[8]\,
      R => SR(0)
    );
\RX_CONFIG_REG_REG_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_VALID,
      D => Q(9),
      Q => \^rx_config_reg_reg_reg[11]_0\(0),
      R => SR(0)
    );
\RX_CONFIG_SNAPSHOT[15]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0D00000000000000"
    )
        port map (
      I0 => \RX_CONFIG_SNAPSHOT[15]_i_2__2_n_0\,
      I1 => \RX_CONFIG_SNAPSHOT[15]_i_3__2_n_0\,
      I2 => ABILITY_MATCH,
      I3 => RX_CONFIG_VALID,
      I4 => ABILITY_MATCH_2,
      I5 => CONFIG_REG_MATCH,
      O => RX_CONFIG_SNAPSHOT
    );
\RX_CONFIG_SNAPSHOT[15]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => STATE(0),
      I1 => STATE(1),
      O => \RX_CONFIG_SNAPSHOT[15]_i_2__2_n_0\
    );
\RX_CONFIG_SNAPSHOT[15]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => STATE(2),
      I1 => STATE(3),
      O => \RX_CONFIG_SNAPSHOT[15]_i_3__2_n_0\
    );
\RX_CONFIG_SNAPSHOT_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_SNAPSHOT,
      D => Q(0),
      Q => \RX_CONFIG_SNAPSHOT_reg_n_0_[0]\,
      R => \out\
    );
\RX_CONFIG_SNAPSHOT_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_SNAPSHOT,
      D => Q(10),
      Q => \RX_CONFIG_SNAPSHOT_reg_n_0_[10]\,
      R => \out\
    );
\RX_CONFIG_SNAPSHOT_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_SNAPSHOT,
      D => Q(11),
      Q => \RX_CONFIG_SNAPSHOT_reg_n_0_[11]\,
      R => \out\
    );
\RX_CONFIG_SNAPSHOT_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_SNAPSHOT,
      D => Q(12),
      Q => \RX_CONFIG_SNAPSHOT_reg_n_0_[12]\,
      R => \out\
    );
\RX_CONFIG_SNAPSHOT_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_SNAPSHOT,
      D => Q(13),
      Q => \RX_CONFIG_SNAPSHOT_reg_n_0_[13]\,
      R => \out\
    );
\RX_CONFIG_SNAPSHOT_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_SNAPSHOT,
      D => Q(15),
      Q => \RX_CONFIG_SNAPSHOT_reg_n_0_[15]\,
      R => \out\
    );
\RX_CONFIG_SNAPSHOT_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_SNAPSHOT,
      D => Q(1),
      Q => \RX_CONFIG_SNAPSHOT_reg_n_0_[1]\,
      R => \out\
    );
\RX_CONFIG_SNAPSHOT_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_SNAPSHOT,
      D => Q(2),
      Q => \RX_CONFIG_SNAPSHOT_reg_n_0_[2]\,
      R => \out\
    );
\RX_CONFIG_SNAPSHOT_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_SNAPSHOT,
      D => Q(3),
      Q => \RX_CONFIG_SNAPSHOT_reg_n_0_[3]\,
      R => \out\
    );
\RX_CONFIG_SNAPSHOT_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_SNAPSHOT,
      D => Q(4),
      Q => \RX_CONFIG_SNAPSHOT_reg_n_0_[4]\,
      R => \out\
    );
\RX_CONFIG_SNAPSHOT_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_SNAPSHOT,
      D => Q(5),
      Q => \RX_CONFIG_SNAPSHOT_reg_n_0_[5]\,
      R => \out\
    );
\RX_CONFIG_SNAPSHOT_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_SNAPSHOT,
      D => Q(6),
      Q => \RX_CONFIG_SNAPSHOT_reg_n_0_[6]\,
      R => \out\
    );
\RX_CONFIG_SNAPSHOT_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_SNAPSHOT,
      D => Q(7),
      Q => \RX_CONFIG_SNAPSHOT_reg_n_0_[7]\,
      R => \out\
    );
\RX_CONFIG_SNAPSHOT_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_SNAPSHOT,
      D => Q(8),
      Q => \RX_CONFIG_SNAPSHOT_reg_n_0_[8]\,
      R => \out\
    );
\RX_CONFIG_SNAPSHOT_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_SNAPSHOT,
      D => Q(9),
      Q => \RX_CONFIG_SNAPSHOT_reg_n_0_[9]\,
      R => \out\
    );
RX_IDLE_REG1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => RX_IDLE,
      Q => RX_IDLE_REG1,
      R => \out\
    );
RX_IDLE_REG2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => RX_IDLE_REG1,
      Q => RX_IDLE_REG2,
      R => \out\
    );
\RX_RUDI_INVALID_DELAY[0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000AB"
    )
        port map (
      I0 => RX_INVALID,
      I1 => XMIT_DATA,
      I2 => RXSYNC_STATUS,
      I3 => MASK_RUDI_BUFERR,
      I4 => MASK_RUDI_CLKCOR,
      O => RX_RUDI_INVALID_DELAY0
    );
\RX_RUDI_INVALID_DELAY_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => RX_RUDI_INVALID_DELAY0,
      Q => RX_RUDI_INVALID_DELAY(0),
      R => \out\
    );
\RX_RUDI_INVALID_DELAY_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => RX_RUDI_INVALID_DELAY(0),
      Q => RX_RUDI_INVALID_DELAY(1),
      R => \out\
    );
RX_RUDI_INVALID_REG_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => RX_RUDI_INVALID,
      Q => RX_RUDI_INVALID_REG,
      R => RX_RUDI_INVALID_REG_reg_0
    );
SGMII_PHY_STATUS_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => MR_PAGE_RX_SET0,
      D => Q(15),
      Q => \^status_vector_ch3\(1),
      R => \out\
    );
\SGMII_SPEED[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => \SGMII_SPEED[1]_i_2__2_n_0\,
      I1 => PREVIOUS_STATE(2),
      I2 => PREVIOUS_STATE(0),
      I3 => PREVIOUS_STATE(3),
      I4 => PREVIOUS_STATE(1),
      O => MR_PAGE_RX_SET0
    );
\SGMII_SPEED[1]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => STATE(1),
      I1 => STATE(2),
      I2 => STATE(3),
      I3 => STATE(0),
      O => \SGMII_SPEED[1]_i_2__2_n_0\
    );
\SGMII_SPEED_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => MR_PAGE_RX_SET0,
      D => Q(10),
      Q => \^status_vector_ch3\(3),
      R => \out\
    );
\SGMII_SPEED_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => userclk,
      CE => MR_PAGE_RX_SET0,
      D => Q(11),
      Q => \^status_vector_ch3\(4),
      S => \out\
    );
START_LINK_TIMER_REG2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => START_LINK_TIMER_REG,
      Q => START_LINK_TIMER_REG2,
      R => \out\
    );
\START_LINK_TIMER_REG_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF2F22FFFFFFFF"
    )
        port map (
      I0 => \STATE[2]_i_5__2_n_0\,
      I1 => STATE(3),
      I2 => \START_LINK_TIMER_REG_i_2__2_n_0\,
      I3 => AN_ENABLE_INT,
      I4 => \START_LINK_TIMER_REG_i_3__2_n_0\,
      I5 => \STATE[3]_i_3__2_n_0\,
      O => START_LINK_TIMER
    );
\START_LINK_TIMER_REG_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => STATE(1),
      I1 => STATE(0),
      I2 => STATE(3),
      I3 => STATE(2),
      O => \START_LINK_TIMER_REG_i_2__2_n_0\
    );
\START_LINK_TIMER_REG_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => STATE(0),
      I1 => STATE(3),
      I2 => STATE(2),
      I3 => STATE(1),
      I4 => \STATE[1]_i_4__2_n_0\,
      I5 => LINK_TIMER_DONE,
      O => \START_LINK_TIMER_REG_i_3__2_n_0\
    );
START_LINK_TIMER_REG_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => START_LINK_TIMER,
      Q => START_LINK_TIMER_REG,
      R => \out\
    );
\STATE[0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000AAA2"
    )
        port map (
      I0 => \STATE[3]_i_3__2_n_0\,
      I1 => \STATE[0]_i_2__2_n_0\,
      I2 => \STATE[0]_i_3__2_n_0\,
      I3 => \STATE[0]_i_4__2_n_0\,
      I4 => STATE(3),
      O => \STATE[0]_i_1__2_n_0\
    );
\STATE[0]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EBAAEBFF"
    )
        port map (
      I0 => \STATE[2]_i_3__2_n_0\,
      I1 => \^rx_config_reg_reg_reg[11]_0\(2),
      I2 => \^toggle_rx\,
      I3 => ABILITY_MATCH,
      I4 => STATE(0),
      O => \STATE[0]_i_2__2_n_0\
    );
\STATE[0]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000008B88B3B0"
    )
        port map (
      I0 => \STATE[1]_i_4__2_n_0\,
      I1 => STATE(2),
      I2 => STATE(0),
      I3 => AN_ENABLE_INT,
      I4 => LINK_TIMER_DONE,
      I5 => STATE(1),
      O => \STATE[0]_i_3__2_n_0\
    );
\STATE[0]_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000007CC00000000"
    )
        port map (
      I0 => ACKNOWLEDGE_MATCH_3_reg_n_0,
      I1 => STATE(0),
      I2 => \^rx_config_reg_null_reg_0\,
      I3 => ABILITY_MATCH,
      I4 => STATE(2),
      I5 => STATE(1),
      O => \STATE[0]_i_4__2_n_0\
    );
\STATE[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000AA2A"
    )
        port map (
      I0 => \STATE[3]_i_3__2_n_0\,
      I1 => \STATE[1]_i_2__2_n_0\,
      I2 => \STATE[2]_i_3__2_n_0\,
      I3 => \STATE[1]_i_3__2_n_0\,
      I4 => STATE(3),
      O => \STATE[1]_i_1__2_n_0\
    );
\STATE[1]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF70700FFF"
    )
        port map (
      I0 => \STATE[1]_i_4__2_n_0\,
      I1 => \STATE[1]_i_5__2_n_0\,
      I2 => STATE(0),
      I3 => LINK_TIMER_DONE,
      I4 => STATE(1),
      I5 => STATE(2),
      O => \STATE[1]_i_2__2_n_0\
    );
\STATE[1]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \STATE[1]_i_4__2_n_0\,
      I1 => STATE(2),
      I2 => STATE(1),
      I3 => IDLE_MATCH,
      I4 => LINK_TIMER_DONE,
      I5 => STATE(0),
      O => \STATE[1]_i_3__2_n_0\
    );
\STATE[1]_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => ABILITY_MATCH,
      I1 => \^rx_config_reg_null_reg_0\,
      O => \STATE[1]_i_4__2_n_0\
    );
\STATE[1]_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => ABILITY_MATCH,
      I1 => ACKNOWLEDGE_MATCH_3_reg_n_0,
      O => \STATE[1]_i_5__2_n_0\
    );
\STATE[2]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAAA02"
    )
        port map (
      I0 => \STATE[3]_i_3__2_n_0\,
      I1 => \STATE[2]_i_2__2_n_0\,
      I2 => \STATE[2]_i_3__2_n_0\,
      I3 => \STATE[2]_i_4__2_n_0\,
      I4 => \STATE[2]_i_5__2_n_0\,
      I5 => STATE(3),
      O => \STATE[2]_i_1__2_n_0\
    );
\STATE[2]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \^rx_config_reg_reg_reg[11]_0\(2),
      I1 => \^toggle_rx\,
      I2 => ABILITY_MATCH,
      O => \STATE[2]_i_2__2_n_0\
    );
\STATE[2]_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF77F777"
    )
        port map (
      I0 => STATE(1),
      I1 => STATE(2),
      I2 => \^rx_config_reg_null_reg_0\,
      I3 => ABILITY_MATCH,
      I4 => STATE(0),
      O => \STATE[2]_i_3__2_n_0\
    );
\STATE[2]_i_4__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0444"
    )
        port map (
      I0 => STATE(1),
      I1 => STATE(2),
      I2 => \^rx_config_reg_null_reg_0\,
      I3 => ABILITY_MATCH,
      O => \STATE[2]_i_4__2_n_0\
    );
\STATE[2]_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000000"
    )
        port map (
      I0 => \^rx_config_reg_null_reg_0\,
      I1 => STATE(0),
      I2 => CONSISTENCY_MATCH,
      I3 => \STATE[2]_i_6__2_n_0\,
      I4 => ABILITY_MATCH,
      I5 => ACKNOWLEDGE_MATCH_3_reg_n_0,
      O => \STATE[2]_i_5__2_n_0\
    );
\STATE[2]_i_6__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => STATE(2),
      I1 => STATE(1),
      O => \STATE[2]_i_6__2_n_0\
    );
\STATE[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \STATE[3]_i_2__2_n_0\,
      I1 => \STATE[3]_i_3__2_n_0\,
      I2 => AN_SYNC_STATUS,
      I3 => AN_ENABLE_INT,
      O => \STATE[3]_i_1__2_n_0\
    );
\STATE[3]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100011"
    )
        port map (
      I0 => STATE(1),
      I1 => STATE(0),
      I2 => STATE(3),
      I3 => STATE(2),
      I4 => AN_ENABLE_INT,
      O => \STATE[3]_i_2__2_n_0\
    );
\STATE[3]_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000D0000"
    )
        port map (
      I0 => \^xmit_config_int\,
      I1 => \STATE[3]_i_4__2_n_0\,
      I2 => MR_AN_ENABLE_CHANGE,
      I3 => MR_RESTART_AN_INT,
      I4 => AN_SYNC_STATUS,
      O => \STATE[3]_i_3__2_n_0\
    );
\STATE[3]_i_4__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEEFFFE"
    )
        port map (
      I0 => MASK_RUDI_CLKCOR,
      I1 => MASK_RUDI_BUFERR,
      I2 => RXSYNC_STATUS,
      I3 => XMIT_DATA,
      I4 => RX_INVALID,
      O => \STATE[3]_i_4__2_n_0\
    );
\STATE_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \STATE[0]_i_1__2_n_0\,
      Q => STATE(0),
      R => \out\
    );
\STATE_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \STATE[1]_i_1__2_n_0\,
      Q => STATE(1),
      R => \out\
    );
\STATE_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \STATE[2]_i_1__2_n_0\,
      Q => STATE(2),
      R => \out\
    );
\STATE_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \STATE[3]_i_1__2_n_0\,
      Q => STATE(3),
      R => \out\
    );
\SYNC_STATUS_HELD_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFAA"
    )
        port map (
      I0 => RXSYNC_STATUS,
      I1 => LINK_TIMER_SATURATED,
      I2 => PULSE4096,
      I3 => SYNC_STATUS_HELD,
      O => \SYNC_STATUS_HELD_i_1__2_n_0\
    );
SYNC_STATUS_HELD_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \SYNC_STATUS_HELD_i_1__2_n_0\,
      Q => SYNC_STATUS_HELD,
      R => \out\
    );
\TIMER4096[0]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \TIMER4096_reg_n_0_[0]\,
      O => \plusOp__0\(0)
    );
TIMER4096_MSB_REG_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => TIMER4096_reg(11),
      Q => TIMER4096_MSB_REG,
      R => \out\
    );
\TIMER4096_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \plusOp__0\(0),
      Q => \TIMER4096_reg_n_0_[0]\,
      R => \out\
    );
\TIMER4096_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \plusOp__0\(10),
      Q => \TIMER4096_reg_n_0_[10]\,
      R => \out\
    );
\TIMER4096_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \plusOp__0\(11),
      Q => TIMER4096_reg(11),
      R => \out\
    );
\TIMER4096_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \plusOp__0\(1),
      Q => \TIMER4096_reg_n_0_[1]\,
      R => \out\
    );
\TIMER4096_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \plusOp__0\(2),
      Q => \TIMER4096_reg_n_0_[2]\,
      R => \out\
    );
\TIMER4096_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \plusOp__0\(3),
      Q => \TIMER4096_reg_n_0_[3]\,
      R => \out\
    );
\TIMER4096_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \plusOp__0\(4),
      Q => \TIMER4096_reg_n_0_[4]\,
      R => \out\
    );
\TIMER4096_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \plusOp__0\(5),
      Q => \TIMER4096_reg_n_0_[5]\,
      R => \out\
    );
\TIMER4096_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \plusOp__0\(6),
      Q => \TIMER4096_reg_n_0_[6]\,
      R => \out\
    );
\TIMER4096_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \plusOp__0\(7),
      Q => \TIMER4096_reg_n_0_[7]\,
      R => \out\
    );
\TIMER4096_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \plusOp__0\(8),
      Q => \TIMER4096_reg_n_0_[8]\,
      R => \out\
    );
\TIMER4096_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \plusOp__0\(9),
      Q => \TIMER4096_reg_n_0_[9]\,
      R => \out\
    );
TOGGLE_RX_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => MR_PAGE_RX_SET0,
      D => Q(11),
      Q => \^toggle_rx\,
      R => \out\
    );
\TOGGLE_TX_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555554588888888"
    )
        port map (
      I0 => MR_PAGE_RX_SET0,
      I1 => STATE(2),
      I2 => STATE(1),
      I3 => STATE(0),
      I4 => STATE(3),
      I5 => TOGGLE_TX,
      O => \TOGGLE_TX_i_1__2_n_0\
    );
TOGGLE_TX_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \TOGGLE_TX_i_1__2_n_0\,
      Q => TOGGLE_TX,
      R => \out\
    );
\TX_CONFIG_REG_INT[0]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => STATE(1),
      I1 => \TX_CONFIG_REG_INT_reg[0]_0\,
      I2 => STATE(2),
      O => \TX_CONFIG_REG_INT[0]_i_1__2_n_0\
    );
\TX_CONFIG_REG_INT[11]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => STATE(2),
      I1 => TOGGLE_TX,
      O => \TX_CONFIG_REG_INT[11]_i_1__2_n_0\
    );
\TX_CONFIG_REG_INT[13]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"000B"
    )
        port map (
      I0 => STATE(1),
      I1 => STATE(2),
      I2 => STATE(3),
      I3 => STATE(0),
      O => \__16\(15)
    );
\TX_CONFIG_REG_INT[13]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => STATE(2),
      I1 => \TX_CONFIG_REG_INT_reg[13]_0\,
      O => \TX_CONFIG_REG_INT[13]_i_2__2_n_0\
    );
\TX_CONFIG_REG_INT[14]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FAFE0200"
    )
        port map (
      I0 => STATE(0),
      I1 => STATE(2),
      I2 => STATE(3),
      I3 => STATE(1),
      I4 => \^d\(3),
      O => \TX_CONFIG_REG_INT[14]_i_1__2_n_0\
    );
\TX_CONFIG_REG_INT_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => \__16\(15),
      D => \TX_CONFIG_REG_INT[0]_i_1__2_n_0\,
      Q => \^d\(0),
      R => \out\
    );
\TX_CONFIG_REG_INT_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => \__16\(15),
      D => \TX_CONFIG_REG_INT[11]_i_1__2_n_0\,
      Q => \^d\(1),
      R => \out\
    );
\TX_CONFIG_REG_INT_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => \__16\(15),
      D => \TX_CONFIG_REG_INT[13]_i_2__2_n_0\,
      Q => \^d\(2),
      R => \out\
    );
\TX_CONFIG_REG_INT_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \TX_CONFIG_REG_INT[14]_i_1__2_n_0\,
      Q => \^d\(3),
      R => \out\
    );
\XMIT_CONFIG_INT_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0F002F20"
    )
        port map (
      I0 => \^xmit_config_int\,
      I1 => \XMIT_CONFIG_INT_i_2__6_n_0\,
      I2 => \START_LINK_TIMER_REG_i_2__2_n_0\,
      I3 => AN_ENABLE_INT,
      I4 => \XMIT_CONFIG_INT_i_3__2_n_0\,
      I5 => \out\,
      O => \XMIT_CONFIG_INT_i_1__5_n_0\
    );
\XMIT_CONFIG_INT_i_2__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => STATE(1),
      I1 => STATE(0),
      I2 => STATE(3),
      I3 => STATE(2),
      O => \XMIT_CONFIG_INT_i_2__6_n_0\
    );
\XMIT_CONFIG_INT_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => STATE(1),
      I1 => STATE(2),
      I2 => STATE(3),
      I3 => STATE(0),
      O => \XMIT_CONFIG_INT_i_3__2_n_0\
    );
XMIT_CONFIG_INT_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \XMIT_CONFIG_INT_i_1__5_n_0\,
      Q => \^xmit_config_int\,
      R => '0'
    );
\XMIT_DATA_INT_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0180"
    )
        port map (
      I0 => STATE(2),
      I1 => STATE(1),
      I2 => STATE(0),
      I3 => STATE(3),
      O => XMIT_DATA_INT0
    );
XMIT_DATA_INT_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => XMIT_DATA_INT0,
      Q => \^xmit_data_int\,
      R => \out\
    );
\plusOp__0_carry\: unisim.vcomponents.CARRY8
     port map (
      CI => \TIMER4096_reg_n_0_[0]\,
      CI_TOP => '0',
      CO(7) => \plusOp__0_carry_n_0\,
      CO(6) => \plusOp__0_carry_n_1\,
      CO(5) => \plusOp__0_carry_n_2\,
      CO(4) => \plusOp__0_carry_n_3\,
      CO(3) => \plusOp__0_carry_n_4\,
      CO(2) => \plusOp__0_carry_n_5\,
      CO(1) => \plusOp__0_carry_n_6\,
      CO(0) => \plusOp__0_carry_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \plusOp__0\(8 downto 1),
      S(7) => \TIMER4096_reg_n_0_[8]\,
      S(6) => \TIMER4096_reg_n_0_[7]\,
      S(5) => \TIMER4096_reg_n_0_[6]\,
      S(4) => \TIMER4096_reg_n_0_[5]\,
      S(3) => \TIMER4096_reg_n_0_[4]\,
      S(2) => \TIMER4096_reg_n_0_[3]\,
      S(1) => \TIMER4096_reg_n_0_[2]\,
      S(0) => \TIMER4096_reg_n_0_[1]\
    );
\plusOp__0_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \plusOp__0_carry_n_0\,
      CI_TOP => '0',
      CO(7 downto 2) => \NLW_plusOp__0_carry__0_CO_UNCONNECTED\(7 downto 2),
      CO(1) => \plusOp__0_carry__0_n_6\,
      CO(0) => \plusOp__0_carry__0_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 3) => \NLW_plusOp__0_carry__0_O_UNCONNECTED\(7 downto 3),
      O(2 downto 0) => \plusOp__0\(11 downto 9),
      S(7 downto 3) => B"00000",
      S(2) => TIMER4096_reg(11),
      S(1) => \TIMER4096_reg_n_0_[10]\,
      S(0) => \TIMER4096_reg_n_0_[9]\
    );
\plusOp_inferred__0/i__carry\: unisim.vcomponents.CARRY8
     port map (
      CI => MASK_RUDI_BUFERR_TIMER(0),
      CI_TOP => '0',
      CO(7) => \plusOp_inferred__0/i__carry_n_0\,
      CO(6) => \plusOp_inferred__0/i__carry_n_1\,
      CO(5) => \plusOp_inferred__0/i__carry_n_2\,
      CO(4) => \plusOp_inferred__0/i__carry_n_3\,
      CO(3) => \plusOp_inferred__0/i__carry_n_4\,
      CO(2) => \plusOp_inferred__0/i__carry_n_5\,
      CO(1) => \plusOp_inferred__0/i__carry_n_6\,
      CO(0) => \plusOp_inferred__0/i__carry_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \plusOp_inferred__0/i__carry_n_8\,
      O(6) => \plusOp_inferred__0/i__carry_n_9\,
      O(5) => \plusOp_inferred__0/i__carry_n_10\,
      O(4) => \plusOp_inferred__0/i__carry_n_11\,
      O(3) => \plusOp_inferred__0/i__carry_n_12\,
      O(2) => \plusOp_inferred__0/i__carry_n_13\,
      O(1) => \plusOp_inferred__0/i__carry_n_14\,
      O(0) => \plusOp_inferred__0/i__carry_n_15\,
      S(7 downto 0) => MASK_RUDI_BUFERR_TIMER(8 downto 1)
    );
\plusOp_inferred__0/i__carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \plusOp_inferred__0/i__carry_n_0\,
      CI_TOP => '0',
      CO(7 downto 3) => \NLW_plusOp_inferred__0/i__carry__0_CO_UNCONNECTED\(7 downto 3),
      CO(2) => \plusOp_inferred__0/i__carry__0_n_5\,
      CO(1) => \plusOp_inferred__0/i__carry__0_n_6\,
      CO(0) => \plusOp_inferred__0/i__carry__0_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 4) => \NLW_plusOp_inferred__0/i__carry__0_O_UNCONNECTED\(7 downto 4),
      O(3) => \plusOp_inferred__0/i__carry__0_n_12\,
      O(2) => \plusOp_inferred__0/i__carry__0_n_13\,
      O(1) => \plusOp_inferred__0/i__carry__0_n_14\,
      O(0) => \plusOp_inferred__0/i__carry__0_n_15\,
      S(7 downto 4) => B"0000",
      S(3 downto 0) => MASK_RUDI_BUFERR_TIMER(12 downto 9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity quadsgmii_0_TEST_AUTO_NEG_152 is
  port (
    status_vector_ch2 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    TOGGLE_RX : out STD_LOGIC;
    XMIT_DATA_INT : out STD_LOGIC;
    MR_AN_COMPLETE : out STD_LOGIC;
    MR_PAGE_RX_SET : out STD_LOGIC;
    XMIT_CONFIG_INT : out STD_LOGIC;
    RECEIVED_IDLE : out STD_LOGIC;
    RX_CONFIG_REG_NULL_reg_0 : out STD_LOGIC;
    MR_LINK_STATUS : out STD_LOGIC;
    \RX_CONFIG_REG_REG_reg[11]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \MASK_RUDI_BUFERR_TIMER_reg[3]_0\ : out STD_LOGIC;
    \MR_LP_ADV_ABILITY_INT_reg[16]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out\ : in STD_LOGIC;
    userclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    BASEX_REMOTE_FAULT_RSLVD : in STD_LOGIC_VECTOR ( 0 to 0 );
    RX_RUDI_INVALID_REG_reg_0 : in STD_LOGIC;
    RX_RUDI_INVALID : in STD_LOGIC;
    AN_ENABLE_INT : in STD_LOGIC;
    RESTART_AN_REG : in STD_LOGIC;
    RX_CONFIG_VALID : in STD_LOGIC;
    RX_IDLE : in STD_LOGIC;
    CLEAR_PAGE_RECEIVED : in STD_LOGIC;
    CLEAR_STATUS_REG : in STD_LOGIC;
    RECEIVED_IDLE_reg_0 : in STD_LOGIC;
    RX_CONFIG_REG_NULL_reg_1 : in STD_LOGIC;
    data_out : in STD_LOGIC;
    \MASK_RUDI_BUFERR_TIMER_reg[12]_0\ : in STD_LOGIC;
    \MASK_RUDI_BUFERR_TIMER_reg[0]_0\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    RX_INVALID : in STD_LOGIC;
    XMIT_DATA : in STD_LOGIC;
    RXSYNC_STATUS : in STD_LOGIC;
    CONFIG_REG_MATCH_reg_0 : in STD_LOGIC;
    MASK_RUDI_CLKCOR_reg_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \TX_CONFIG_REG_INT_reg[13]_0\ : in STD_LOGIC;
    \TX_CONFIG_REG_INT_reg[0]_0\ : in STD_LOGIC;
    link_timer_value_ch2 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \MASK_RUDI_BUFERR_TIMER_reg[12]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmii_0_TEST_AUTO_NEG_152 : entity is "AUTO_NEG";
end quadsgmii_0_TEST_AUTO_NEG_152;

architecture STRUCTURE of quadsgmii_0_TEST_AUTO_NEG_152 is
  signal ABILITY_MATCH : STD_LOGIC;
  signal ABILITY_MATCH_2 : STD_LOGIC;
  signal \ABILITY_MATCH_2_i_3__1_n_0\ : STD_LOGIC;
  signal \ABILITY_MATCH_2_i_4__1_n_0\ : STD_LOGIC;
  signal \ABILITY_MATCH_2_i_6__1_n_0\ : STD_LOGIC;
  signal \ABILITY_MATCH_2_i_7__1_n_0\ : STD_LOGIC;
  signal \ABILITY_MATCH_i_1__1_n_0\ : STD_LOGIC;
  signal ACKNOWLEDGE_MATCH_2 : STD_LOGIC;
  signal ACKNOWLEDGE_MATCH_20 : STD_LOGIC;
  signal ACKNOWLEDGE_MATCH_3 : STD_LOGIC;
  signal ACKNOWLEDGE_MATCH_30 : STD_LOGIC;
  signal ACKNOWLEDGE_MATCH_3_reg_n_0 : STD_LOGIC;
  signal AN_SYNC_STATUS : STD_LOGIC;
  signal \AN_SYNC_STATUS_i_1__1_n_0\ : STD_LOGIC;
  signal CLEAR_STATUS_REG1 : STD_LOGIC;
  signal CLEAR_STATUS_REG2 : STD_LOGIC;
  signal CONFIG_REG_MATCH : STD_LOGIC;
  signal CONFIG_REG_MATCH_COMB : STD_LOGIC;
  signal CONSISTENCY_MATCH : STD_LOGIC;
  signal CONSISTENCY_MATCH_COMB : STD_LOGIC;
  signal \CONSISTENCY_MATCH_i_2__1_n_0\ : STD_LOGIC;
  signal \CONSISTENCY_MATCH_i_3__1_n_0\ : STD_LOGIC;
  signal \CONSISTENCY_MATCH_i_4__1_n_0\ : STD_LOGIC;
  signal \CONSISTENCY_MATCH_i_5__1_n_0\ : STD_LOGIC;
  signal \CONSISTENCY_MATCH_i_6__1_n_0\ : STD_LOGIC;
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal GENERATE_REMOTE_FAULT : STD_LOGIC;
  signal GENERATE_REMOTE_FAULT0 : STD_LOGIC;
  signal \GENERATE_REMOTE_FAULT_i_2__1_n_0\ : STD_LOGIC;
  signal \GENERATE_REMOTE_FAULT_i_3__1_n_0\ : STD_LOGIC;
  signal \GENERATE_REMOTE_FAULT_i_4__1_n_0\ : STD_LOGIC;
  signal IDLE_INSERTED : STD_LOGIC;
  signal IDLE_INSERTED0 : STD_LOGIC;
  signal IDLE_INSERTED_REG1 : STD_LOGIC;
  signal IDLE_INSERTED_REG2 : STD_LOGIC;
  signal IDLE_INSERTED_REG3 : STD_LOGIC;
  signal IDLE_INSERTED_REG30 : STD_LOGIC;
  signal IDLE_INSERTED_REG4 : STD_LOGIC;
  signal IDLE_MATCH : STD_LOGIC;
  signal IDLE_MATCH0 : STD_LOGIC;
  signal IDLE_MATCH_2 : STD_LOGIC;
  signal IDLE_MATCH_20 : STD_LOGIC;
  signal IDLE_REMOVED : STD_LOGIC;
  signal IDLE_REMOVED0 : STD_LOGIC;
  signal IDLE_REMOVED_REG1 : STD_LOGIC;
  signal IDLE_REMOVED_REG2 : STD_LOGIC;
  signal \LINK_TIMER[6]_i_1__1_n_0\ : STD_LOGIC;
  signal \LINK_TIMER[9]_i_1__1_n_0\ : STD_LOGIC;
  signal \LINK_TIMER[9]_i_3__1_n_0\ : STD_LOGIC;
  signal LINK_TIMER_DONE : STD_LOGIC;
  signal \LINK_TIMER_DONE_i_1__1_n_0\ : STD_LOGIC;
  signal \LINK_TIMER_DONE_i_2__1_n_0\ : STD_LOGIC;
  signal \LINK_TIMER_DONE_i_3__1_n_0\ : STD_LOGIC;
  signal LINK_TIMER_SATURATED : STD_LOGIC;
  signal LINK_TIMER_SATURATED_COMB : STD_LOGIC;
  signal \LINK_TIMER_SATURATED_i_2__1_n_0\ : STD_LOGIC;
  signal \LINK_TIMER_SATURATED_i_3__1_n_0\ : STD_LOGIC;
  signal \LINK_TIMER_SATURATED_i_4__1_n_0\ : STD_LOGIC;
  signal LINK_TIMER_reg : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal MASK_RUDI_BUFERR : STD_LOGIC;
  signal MASK_RUDI_BUFERR_TIMER : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \MASK_RUDI_BUFERR_TIMER[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \MASK_RUDI_BUFERR_TIMER[10]_i_1__1_n_0\ : STD_LOGIC;
  signal \MASK_RUDI_BUFERR_TIMER[11]_i_1__1_n_0\ : STD_LOGIC;
  signal \MASK_RUDI_BUFERR_TIMER[12]_i_2__1_n_0\ : STD_LOGIC;
  signal \MASK_RUDI_BUFERR_TIMER[12]_i_4__1_n_0\ : STD_LOGIC;
  signal \MASK_RUDI_BUFERR_TIMER[12]_i_5__1_n_0\ : STD_LOGIC;
  signal \MASK_RUDI_BUFERR_TIMER[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \MASK_RUDI_BUFERR_TIMER[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \MASK_RUDI_BUFERR_TIMER[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \MASK_RUDI_BUFERR_TIMER[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \MASK_RUDI_BUFERR_TIMER[5]_i_1__1_n_0\ : STD_LOGIC;
  signal \MASK_RUDI_BUFERR_TIMER[6]_i_1__1_n_0\ : STD_LOGIC;
  signal \MASK_RUDI_BUFERR_TIMER[7]_i_1__1_n_0\ : STD_LOGIC;
  signal \MASK_RUDI_BUFERR_TIMER[8]_i_1__1_n_0\ : STD_LOGIC;
  signal \MASK_RUDI_BUFERR_TIMER[9]_i_1__1_n_0\ : STD_LOGIC;
  signal \^mask_rudi_buferr_timer_reg[3]_0\ : STD_LOGIC;
  signal \MASK_RUDI_BUFERR_i_1__1_n_0\ : STD_LOGIC;
  signal MASK_RUDI_CLKCOR : STD_LOGIC;
  signal \MASK_RUDI_CLKCOR_i_1__1_n_0\ : STD_LOGIC;
  signal \^mr_an_complete\ : STD_LOGIC;
  signal \MR_AN_COMPLETE_i_1__1_n_0\ : STD_LOGIC;
  signal MR_AN_ENABLE_CHANGE : STD_LOGIC;
  signal MR_AN_ENABLE_CHANGE0 : STD_LOGIC;
  signal MR_AN_ENABLE_REG1 : STD_LOGIC;
  signal MR_AN_ENABLE_REG2 : STD_LOGIC;
  signal \^mr_link_status\ : STD_LOGIC;
  signal \MR_LINK_STATUS_i_1__1_n_0\ : STD_LOGIC;
  signal \^mr_lp_adv_ability_int_reg[16]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal MR_PAGE_RX_CLEAR_REG1 : STD_LOGIC;
  signal MR_PAGE_RX_CLEAR_REG2 : STD_LOGIC;
  signal \^mr_page_rx_set\ : STD_LOGIC;
  signal MR_PAGE_RX_SET0 : STD_LOGIC;
  signal \MR_PAGE_RX_SET_i_1__1_n_0\ : STD_LOGIC;
  signal \MR_REMOTE_FAULT_i_1__1_n_0\ : STD_LOGIC;
  signal MR_RESTART_AN_INT : STD_LOGIC;
  signal \MR_RESTART_AN_INT_i_1__1_n_0\ : STD_LOGIC;
  signal MR_RESTART_AN_SET_REG1 : STD_LOGIC;
  signal MR_RESTART_AN_SET_REG2 : STD_LOGIC;
  signal PREVIOUS_STATE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal PULSE4096 : STD_LOGIC;
  signal PULSE40960 : STD_LOGIC;
  signal \^received_idle\ : STD_LOGIC;
  signal \^rx_config_reg_null_reg_0\ : STD_LOGIC;
  signal \^rx_config_reg_reg_reg[11]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \RX_CONFIG_REG_REG_reg_n_0_[0]\ : STD_LOGIC;
  signal \RX_CONFIG_REG_REG_reg_n_0_[12]\ : STD_LOGIC;
  signal \RX_CONFIG_REG_REG_reg_n_0_[13]\ : STD_LOGIC;
  signal \RX_CONFIG_REG_REG_reg_n_0_[1]\ : STD_LOGIC;
  signal \RX_CONFIG_REG_REG_reg_n_0_[2]\ : STD_LOGIC;
  signal \RX_CONFIG_REG_REG_reg_n_0_[3]\ : STD_LOGIC;
  signal \RX_CONFIG_REG_REG_reg_n_0_[4]\ : STD_LOGIC;
  signal \RX_CONFIG_REG_REG_reg_n_0_[5]\ : STD_LOGIC;
  signal \RX_CONFIG_REG_REG_reg_n_0_[6]\ : STD_LOGIC;
  signal \RX_CONFIG_REG_REG_reg_n_0_[7]\ : STD_LOGIC;
  signal \RX_CONFIG_REG_REG_reg_n_0_[8]\ : STD_LOGIC;
  signal RX_CONFIG_SNAPSHOT : STD_LOGIC;
  signal \RX_CONFIG_SNAPSHOT[15]_i_2__1_n_0\ : STD_LOGIC;
  signal \RX_CONFIG_SNAPSHOT[15]_i_3__1_n_0\ : STD_LOGIC;
  signal \RX_CONFIG_SNAPSHOT_reg_n_0_[0]\ : STD_LOGIC;
  signal \RX_CONFIG_SNAPSHOT_reg_n_0_[10]\ : STD_LOGIC;
  signal \RX_CONFIG_SNAPSHOT_reg_n_0_[11]\ : STD_LOGIC;
  signal \RX_CONFIG_SNAPSHOT_reg_n_0_[12]\ : STD_LOGIC;
  signal \RX_CONFIG_SNAPSHOT_reg_n_0_[13]\ : STD_LOGIC;
  signal \RX_CONFIG_SNAPSHOT_reg_n_0_[15]\ : STD_LOGIC;
  signal \RX_CONFIG_SNAPSHOT_reg_n_0_[1]\ : STD_LOGIC;
  signal \RX_CONFIG_SNAPSHOT_reg_n_0_[2]\ : STD_LOGIC;
  signal \RX_CONFIG_SNAPSHOT_reg_n_0_[3]\ : STD_LOGIC;
  signal \RX_CONFIG_SNAPSHOT_reg_n_0_[4]\ : STD_LOGIC;
  signal \RX_CONFIG_SNAPSHOT_reg_n_0_[5]\ : STD_LOGIC;
  signal \RX_CONFIG_SNAPSHOT_reg_n_0_[6]\ : STD_LOGIC;
  signal \RX_CONFIG_SNAPSHOT_reg_n_0_[7]\ : STD_LOGIC;
  signal \RX_CONFIG_SNAPSHOT_reg_n_0_[8]\ : STD_LOGIC;
  signal \RX_CONFIG_SNAPSHOT_reg_n_0_[9]\ : STD_LOGIC;
  signal RX_IDLE_REG1 : STD_LOGIC;
  signal RX_IDLE_REG2 : STD_LOGIC;
  signal RX_RUDI_INVALID_DELAY : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal RX_RUDI_INVALID_DELAY0 : STD_LOGIC;
  signal RX_RUDI_INVALID_REG : STD_LOGIC;
  signal \SGMII_SPEED[1]_i_2__1_n_0\ : STD_LOGIC;
  signal START_LINK_TIMER : STD_LOGIC;
  signal START_LINK_TIMER_REG : STD_LOGIC;
  signal START_LINK_TIMER_REG2 : STD_LOGIC;
  signal \START_LINK_TIMER_REG_i_2__1_n_0\ : STD_LOGIC;
  signal \START_LINK_TIMER_REG_i_3__1_n_0\ : STD_LOGIC;
  signal STATE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \STATE[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \STATE[0]_i_2__1_n_0\ : STD_LOGIC;
  signal \STATE[0]_i_3__1_n_0\ : STD_LOGIC;
  signal \STATE[0]_i_4__1_n_0\ : STD_LOGIC;
  signal \STATE[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \STATE[1]_i_2__1_n_0\ : STD_LOGIC;
  signal \STATE[1]_i_3__1_n_0\ : STD_LOGIC;
  signal \STATE[1]_i_4__1_n_0\ : STD_LOGIC;
  signal \STATE[1]_i_5__1_n_0\ : STD_LOGIC;
  signal \STATE[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \STATE[2]_i_2__1_n_0\ : STD_LOGIC;
  signal \STATE[2]_i_3__1_n_0\ : STD_LOGIC;
  signal \STATE[2]_i_4__1_n_0\ : STD_LOGIC;
  signal \STATE[2]_i_5__1_n_0\ : STD_LOGIC;
  signal \STATE[2]_i_6__1_n_0\ : STD_LOGIC;
  signal \STATE[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \STATE[3]_i_2__1_n_0\ : STD_LOGIC;
  signal \STATE[3]_i_3__1_n_0\ : STD_LOGIC;
  signal \STATE[3]_i_4__1_n_0\ : STD_LOGIC;
  signal SYNC_STATUS_HELD : STD_LOGIC;
  signal \SYNC_STATUS_HELD_i_1__1_n_0\ : STD_LOGIC;
  signal TIMER4096_MSB_REG : STD_LOGIC;
  signal TIMER4096_reg : STD_LOGIC_VECTOR ( 11 to 11 );
  signal \TIMER4096_reg_n_0_[0]\ : STD_LOGIC;
  signal \TIMER4096_reg_n_0_[10]\ : STD_LOGIC;
  signal \TIMER4096_reg_n_0_[1]\ : STD_LOGIC;
  signal \TIMER4096_reg_n_0_[2]\ : STD_LOGIC;
  signal \TIMER4096_reg_n_0_[3]\ : STD_LOGIC;
  signal \TIMER4096_reg_n_0_[4]\ : STD_LOGIC;
  signal \TIMER4096_reg_n_0_[5]\ : STD_LOGIC;
  signal \TIMER4096_reg_n_0_[6]\ : STD_LOGIC;
  signal \TIMER4096_reg_n_0_[7]\ : STD_LOGIC;
  signal \TIMER4096_reg_n_0_[8]\ : STD_LOGIC;
  signal \TIMER4096_reg_n_0_[9]\ : STD_LOGIC;
  signal \^toggle_rx\ : STD_LOGIC;
  signal TOGGLE_TX : STD_LOGIC;
  signal \TOGGLE_TX_i_1__1_n_0\ : STD_LOGIC;
  signal \TX_CONFIG_REG_INT[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \TX_CONFIG_REG_INT[11]_i_1__1_n_0\ : STD_LOGIC;
  signal \TX_CONFIG_REG_INT[13]_i_2__1_n_0\ : STD_LOGIC;
  signal \TX_CONFIG_REG_INT[14]_i_1__1_n_0\ : STD_LOGIC;
  signal \^xmit_config_int\ : STD_LOGIC;
  signal \XMIT_CONFIG_INT_i_1__3_n_0\ : STD_LOGIC;
  signal \XMIT_CONFIG_INT_i_2__4_n_0\ : STD_LOGIC;
  signal \XMIT_CONFIG_INT_i_3__1_n_0\ : STD_LOGIC;
  signal \^xmit_data_int\ : STD_LOGIC;
  signal XMIT_DATA_INT0 : STD_LOGIC;
  signal \__16\ : STD_LOGIC_VECTOR ( 15 to 15 );
  signal p_0_in0_in : STD_LOGIC;
  signal p_0_in26_in : STD_LOGIC;
  signal \plusOp__0\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \plusOp__0__0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \plusOp__0_carry__0_n_6\ : STD_LOGIC;
  signal \plusOp__0_carry__0_n_7\ : STD_LOGIC;
  signal \plusOp__0_carry_n_0\ : STD_LOGIC;
  signal \plusOp__0_carry_n_1\ : STD_LOGIC;
  signal \plusOp__0_carry_n_2\ : STD_LOGIC;
  signal \plusOp__0_carry_n_3\ : STD_LOGIC;
  signal \plusOp__0_carry_n_4\ : STD_LOGIC;
  signal \plusOp__0_carry_n_5\ : STD_LOGIC;
  signal \plusOp__0_carry_n_6\ : STD_LOGIC;
  signal \plusOp__0_carry_n_7\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__0_n_12\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__0_n_13\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__0_n_14\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__0_n_15\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__0_n_5\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__0_n_6\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__0_n_7\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry_n_10\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry_n_11\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry_n_12\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry_n_13\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry_n_14\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry_n_15\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry_n_4\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry_n_5\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry_n_6\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry_n_7\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry_n_8\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry_n_9\ : STD_LOGIC;
  signal \^status_vector_ch2\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_plusOp__0_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_plusOp__0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_plusOp_inferred__0/i__carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_plusOp_inferred__0/i__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ACKNOWLEDGE_MATCH_2_i_1__1\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \ACKNOWLEDGE_MATCH_3_i_1__1\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \AN_SYNC_STATUS_i_1__1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \GENERATE_REMOTE_FAULT_i_4__1\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \IDLE_INSERTED_i_1__1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \IDLE_MATCH_2_i_1__1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \IDLE_MATCH_i_1__1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \IDLE_REMOVED_i_1__1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \LINK_TIMER[1]_i_1__1\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \LINK_TIMER[2]_i_1__1\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \LINK_TIMER[3]_i_1__1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \LINK_TIMER[4]_i_1__1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \LINK_TIMER[6]_i_1__1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \LINK_TIMER[7]_i_1__1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \LINK_TIMER[8]_i_1__1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \LINK_TIMER[9]_i_2__1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \MASK_RUDI_BUFERR_TIMER[10]_i_1__1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \MASK_RUDI_BUFERR_TIMER[11]_i_1__1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \MASK_RUDI_BUFERR_TIMER[12]_i_2__1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \MASK_RUDI_BUFERR_TIMER[1]_i_1__1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \MASK_RUDI_BUFERR_TIMER[2]_i_1__1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \MASK_RUDI_BUFERR_TIMER[3]_i_1__1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \MASK_RUDI_BUFERR_TIMER[4]_i_1__1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \MASK_RUDI_BUFERR_TIMER[5]_i_1__1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \MASK_RUDI_BUFERR_TIMER[6]_i_1__1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \MASK_RUDI_BUFERR_TIMER[7]_i_1__1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \MASK_RUDI_BUFERR_TIMER[8]_i_1__1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \MASK_RUDI_BUFERR_TIMER[9]_i_1__1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \RX_CONFIG_SNAPSHOT[15]_i_3__1\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \RX_RUDI_INVALID_DELAY[0]_i_1__1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \SGMII_SPEED[1]_i_2__1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \START_LINK_TIMER_REG_i_2__1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \STATE[0]_i_2__1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \STATE[1]_i_4__1\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \STATE[1]_i_5__1\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \STATE[2]_i_2__1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \STATE[2]_i_3__1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \STATE[2]_i_4__1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \STATE[2]_i_6__1\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \STATE[3]_i_2__1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \STATE[3]_i_4__1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \SYNC_STATUS_HELD_i_1__1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \TX_CONFIG_REG_INT[0]_i_1__1\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \TX_CONFIG_REG_INT[13]_i_2__1\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \TX_CONFIG_REG_INT[14]_i_1__1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \XMIT_CONFIG_INT_i_2__4\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \XMIT_CONFIG_INT_i_3__1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \XMIT_DATA_INT_i_1__4\ : label is "soft_lutpair179";
begin
  D(3 downto 0) <= \^d\(3 downto 0);
  \MASK_RUDI_BUFERR_TIMER_reg[3]_0\ <= \^mask_rudi_buferr_timer_reg[3]_0\;
  MR_AN_COMPLETE <= \^mr_an_complete\;
  MR_LINK_STATUS <= \^mr_link_status\;
  \MR_LP_ADV_ABILITY_INT_reg[16]_0\(3 downto 0) <= \^mr_lp_adv_ability_int_reg[16]_0\(3 downto 0);
  MR_PAGE_RX_SET <= \^mr_page_rx_set\;
  RECEIVED_IDLE <= \^received_idle\;
  RX_CONFIG_REG_NULL_reg_0 <= \^rx_config_reg_null_reg_0\;
  \RX_CONFIG_REG_REG_reg[11]_0\(2 downto 0) <= \^rx_config_reg_reg_reg[11]_0\(2 downto 0);
  TOGGLE_RX <= \^toggle_rx\;
  XMIT_CONFIG_INT <= \^xmit_config_int\;
  XMIT_DATA_INT <= \^xmit_data_int\;
  status_vector_ch2(5 downto 0) <= \^status_vector_ch2\(5 downto 0);
\ABILITY_MATCH_2_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => MASK_RUDI_BUFERR,
      I1 => RX_IDLE,
      I2 => \out\,
      O => ACKNOWLEDGE_MATCH_3
    );
\ABILITY_MATCH_2_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000009"
    )
        port map (
      I0 => Q(15),
      I1 => p_0_in0_in,
      I2 => \^received_idle\,
      I3 => \ABILITY_MATCH_2_i_3__1_n_0\,
      I4 => \ABILITY_MATCH_2_i_4__1_n_0\,
      I5 => CONFIG_REG_MATCH_reg_0,
      O => CONFIG_REG_MATCH_COMB
    );
\ABILITY_MATCH_2_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \RX_CONFIG_REG_REG_reg_n_0_[6]\,
      I1 => Q(6),
      I2 => Q(7),
      I3 => \RX_CONFIG_REG_REG_reg_n_0_[7]\,
      I4 => Q(8),
      I5 => \RX_CONFIG_REG_REG_reg_n_0_[8]\,
      O => \ABILITY_MATCH_2_i_3__1_n_0\
    );
\ABILITY_MATCH_2_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFEFFFFFFFFEFFE"
    )
        port map (
      I0 => \ABILITY_MATCH_2_i_6__1_n_0\,
      I1 => \ABILITY_MATCH_2_i_7__1_n_0\,
      I2 => Q(13),
      I3 => \RX_CONFIG_REG_REG_reg_n_0_[13]\,
      I4 => Q(12),
      I5 => \RX_CONFIG_REG_REG_reg_n_0_[12]\,
      O => \ABILITY_MATCH_2_i_4__1_n_0\
    );
\ABILITY_MATCH_2_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \RX_CONFIG_REG_REG_reg_n_0_[0]\,
      I1 => Q(0),
      I2 => Q(2),
      I3 => \RX_CONFIG_REG_REG_reg_n_0_[2]\,
      I4 => Q(1),
      I5 => \RX_CONFIG_REG_REG_reg_n_0_[1]\,
      O => \ABILITY_MATCH_2_i_6__1_n_0\
    );
\ABILITY_MATCH_2_i_7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \RX_CONFIG_REG_REG_reg_n_0_[3]\,
      I1 => Q(3),
      I2 => Q(4),
      I3 => \RX_CONFIG_REG_REG_reg_n_0_[4]\,
      I4 => Q(5),
      I5 => \RX_CONFIG_REG_REG_reg_n_0_[5]\,
      O => \ABILITY_MATCH_2_i_7__1_n_0\
    );
ABILITY_MATCH_2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_VALID,
      D => CONFIG_REG_MATCH_COMB,
      Q => ABILITY_MATCH_2,
      R => ACKNOWLEDGE_MATCH_3
    );
\ABILITY_MATCH_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008F80"
    )
        port map (
      I0 => CONFIG_REG_MATCH_COMB,
      I1 => ABILITY_MATCH_2,
      I2 => RX_CONFIG_VALID,
      I3 => ABILITY_MATCH,
      I4 => MASK_RUDI_BUFERR,
      I5 => SR(0),
      O => \ABILITY_MATCH_i_1__1_n_0\
    );
ABILITY_MATCH_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \ABILITY_MATCH_i_1__1_n_0\,
      Q => ABILITY_MATCH,
      R => '0'
    );
\ACKNOWLEDGE_MATCH_2_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in26_in,
      I1 => Q(14),
      O => ACKNOWLEDGE_MATCH_20
    );
ACKNOWLEDGE_MATCH_2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_VALID,
      D => ACKNOWLEDGE_MATCH_20,
      Q => ACKNOWLEDGE_MATCH_2,
      R => ACKNOWLEDGE_MATCH_3
    );
\ACKNOWLEDGE_MATCH_3_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ACKNOWLEDGE_MATCH_2,
      I1 => Q(14),
      I2 => p_0_in26_in,
      O => ACKNOWLEDGE_MATCH_30
    );
ACKNOWLEDGE_MATCH_3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_VALID,
      D => ACKNOWLEDGE_MATCH_30,
      Q => ACKNOWLEDGE_MATCH_3_reg_n_0,
      R => ACKNOWLEDGE_MATCH_3
    );
\AN_SYNC_STATUS_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBFFF80"
    )
        port map (
      I0 => SYNC_STATUS_HELD,
      I1 => LINK_TIMER_SATURATED,
      I2 => PULSE4096,
      I3 => RXSYNC_STATUS,
      I4 => AN_SYNC_STATUS,
      O => \AN_SYNC_STATUS_i_1__1_n_0\
    );
AN_SYNC_STATUS_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \AN_SYNC_STATUS_i_1__1_n_0\,
      Q => AN_SYNC_STATUS,
      R => \out\
    );
\BASEX_REMOTE_FAULT_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => MR_PAGE_RX_SET0,
      D => BASEX_REMOTE_FAULT_RSLVD(0),
      Q => \^status_vector_ch2\(2),
      R => \out\
    );
CLEAR_STATUS_REG1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => CLEAR_STATUS_REG,
      Q => CLEAR_STATUS_REG1,
      R => \out\
    );
CLEAR_STATUS_REG2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => CLEAR_STATUS_REG1,
      Q => CLEAR_STATUS_REG2,
      R => \out\
    );
CONFIG_REG_MATCH_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => CONFIG_REG_MATCH_COMB,
      Q => CONFIG_REG_MATCH,
      R => \out\
    );
\CONSISTENCY_MATCH_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000009"
    )
        port map (
      I0 => \RX_CONFIG_SNAPSHOT_reg_n_0_[15]\,
      I1 => Q(15),
      I2 => \CONSISTENCY_MATCH_i_2__1_n_0\,
      I3 => \CONSISTENCY_MATCH_i_3__1_n_0\,
      I4 => \CONSISTENCY_MATCH_i_4__1_n_0\,
      O => CONSISTENCY_MATCH_COMB
    );
\CONSISTENCY_MATCH_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \RX_CONFIG_SNAPSHOT_reg_n_0_[6]\,
      I1 => Q(6),
      I2 => Q(7),
      I3 => \RX_CONFIG_SNAPSHOT_reg_n_0_[7]\,
      I4 => Q(8),
      I5 => \RX_CONFIG_SNAPSHOT_reg_n_0_[8]\,
      O => \CONSISTENCY_MATCH_i_2__1_n_0\
    );
\CONSISTENCY_MATCH_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFEFFFFFFFFEFFE"
    )
        port map (
      I0 => \CONSISTENCY_MATCH_i_5__1_n_0\,
      I1 => \CONSISTENCY_MATCH_i_6__1_n_0\,
      I2 => Q(12),
      I3 => \RX_CONFIG_SNAPSHOT_reg_n_0_[12]\,
      I4 => Q(13),
      I5 => \RX_CONFIG_SNAPSHOT_reg_n_0_[13]\,
      O => \CONSISTENCY_MATCH_i_3__1_n_0\
    );
\CONSISTENCY_MATCH_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \RX_CONFIG_SNAPSHOT_reg_n_0_[9]\,
      I1 => Q(9),
      I2 => Q(10),
      I3 => \RX_CONFIG_SNAPSHOT_reg_n_0_[10]\,
      I4 => Q(11),
      I5 => \RX_CONFIG_SNAPSHOT_reg_n_0_[11]\,
      O => \CONSISTENCY_MATCH_i_4__1_n_0\
    );
\CONSISTENCY_MATCH_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \RX_CONFIG_SNAPSHOT_reg_n_0_[0]\,
      I1 => Q(0),
      I2 => Q(1),
      I3 => \RX_CONFIG_SNAPSHOT_reg_n_0_[1]\,
      I4 => Q(2),
      I5 => \RX_CONFIG_SNAPSHOT_reg_n_0_[2]\,
      O => \CONSISTENCY_MATCH_i_5__1_n_0\
    );
\CONSISTENCY_MATCH_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \RX_CONFIG_SNAPSHOT_reg_n_0_[3]\,
      I1 => Q(3),
      I2 => Q(4),
      I3 => \RX_CONFIG_SNAPSHOT_reg_n_0_[4]\,
      I4 => Q(5),
      I5 => \RX_CONFIG_SNAPSHOT_reg_n_0_[5]\,
      O => \CONSISTENCY_MATCH_i_6__1_n_0\
    );
CONSISTENCY_MATCH_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => CONSISTENCY_MATCH_COMB,
      Q => CONSISTENCY_MATCH,
      R => \out\
    );
\GENERATE_REMOTE_FAULT_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000000"
    )
        port map (
      I0 => \GENERATE_REMOTE_FAULT_i_2__1_n_0\,
      I1 => \STATE[3]_i_3__1_n_0\,
      I2 => \GENERATE_REMOTE_FAULT_i_3__1_n_0\,
      I3 => STATE(3),
      I4 => \GENERATE_REMOTE_FAULT_i_4__1_n_0\,
      I5 => STATE(0),
      O => GENERATE_REMOTE_FAULT0
    );
\GENERATE_REMOTE_FAULT_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0888888888888888"
    )
        port map (
      I0 => \STATE[1]_i_2__1_n_0\,
      I1 => \STATE[2]_i_3__1_n_0\,
      I2 => \STATE[2]_i_4__1_n_0\,
      I3 => IDLE_MATCH,
      I4 => LINK_TIMER_DONE,
      I5 => STATE(0),
      O => \GENERATE_REMOTE_FAULT_i_2__1_n_0\
    );
\GENERATE_REMOTE_FAULT_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FF60"
    )
        port map (
      I0 => \^rx_config_reg_reg_reg[11]_0\(2),
      I1 => \^toggle_rx\,
      I2 => ABILITY_MATCH,
      I3 => \STATE[2]_i_3__1_n_0\,
      I4 => \STATE[2]_i_4__1_n_0\,
      I5 => \STATE[2]_i_5__1_n_0\,
      O => \GENERATE_REMOTE_FAULT_i_3__1_n_0\
    );
\GENERATE_REMOTE_FAULT_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => STATE(2),
      I1 => STATE(1),
      O => \GENERATE_REMOTE_FAULT_i_4__1_n_0\
    );
GENERATE_REMOTE_FAULT_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => GENERATE_REMOTE_FAULT0,
      Q => GENERATE_REMOTE_FAULT,
      R => \out\
    );
IDLE_INSERTED_REG1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => IDLE_INSERTED,
      Q => IDLE_INSERTED_REG1,
      R => \out\
    );
IDLE_INSERTED_REG2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => IDLE_INSERTED_REG1,
      Q => IDLE_INSERTED_REG2,
      R => \out\
    );
\IDLE_INSERTED_REG3_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => IDLE_INSERTED_REG2,
      I1 => RX_IDLE_REG2,
      O => IDLE_INSERTED_REG30
    );
IDLE_INSERTED_REG3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => IDLE_INSERTED_REG30,
      Q => IDLE_INSERTED_REG3,
      R => \out\
    );
IDLE_INSERTED_REG4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => IDLE_INSERTED_REG3,
      Q => IDLE_INSERTED_REG4,
      R => \out\
    );
\IDLE_INSERTED_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => MASK_RUDI_CLKCOR_reg_0(1),
      I1 => MASK_RUDI_CLKCOR_reg_0(0),
      I2 => \^xmit_config_int\,
      O => IDLE_INSERTED0
    );
IDLE_INSERTED_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => IDLE_INSERTED0,
      Q => IDLE_INSERTED,
      R => \out\
    );
\IDLE_MATCH_2_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => IDLE_INSERTED_REG2,
      I1 => RX_IDLE,
      I2 => IDLE_INSERTED_REG4,
      O => IDLE_MATCH_20
    );
IDLE_MATCH_2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_IDLE_REG2,
      D => IDLE_MATCH_20,
      Q => IDLE_MATCH_2,
      R => \out\
    );
\IDLE_MATCH_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4440"
    )
        port map (
      I0 => IDLE_INSERTED_REG2,
      I1 => RX_IDLE,
      I2 => IDLE_REMOVED_REG2,
      I3 => IDLE_MATCH_2,
      O => IDLE_MATCH0
    );
IDLE_MATCH_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_IDLE_REG2,
      D => IDLE_MATCH0,
      Q => IDLE_MATCH,
      R => \out\
    );
IDLE_REMOVED_REG1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => IDLE_REMOVED,
      Q => IDLE_REMOVED_REG1,
      R => \out\
    );
IDLE_REMOVED_REG2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => IDLE_REMOVED_REG1,
      Q => IDLE_REMOVED_REG2,
      R => \out\
    );
\IDLE_REMOVED_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => MASK_RUDI_CLKCOR_reg_0(1),
      I1 => MASK_RUDI_CLKCOR_reg_0(0),
      I2 => \^xmit_config_int\,
      O => IDLE_REMOVED0
    );
IDLE_REMOVED_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => IDLE_REMOVED0,
      Q => IDLE_REMOVED,
      R => \out\
    );
\LINK_TIMER[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => LINK_TIMER_reg(0),
      O => \plusOp__0__0\(0)
    );
\LINK_TIMER[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => LINK_TIMER_reg(0),
      I1 => LINK_TIMER_reg(1),
      O => \plusOp__0__0\(1)
    );
\LINK_TIMER[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => LINK_TIMER_reg(2),
      I1 => LINK_TIMER_reg(0),
      I2 => LINK_TIMER_reg(1),
      O => \plusOp__0__0\(2)
    );
\LINK_TIMER[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => LINK_TIMER_reg(3),
      I1 => LINK_TIMER_reg(1),
      I2 => LINK_TIMER_reg(0),
      I3 => LINK_TIMER_reg(2),
      O => \plusOp__0__0\(3)
    );
\LINK_TIMER[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => LINK_TIMER_reg(4),
      I1 => LINK_TIMER_reg(2),
      I2 => LINK_TIMER_reg(0),
      I3 => LINK_TIMER_reg(1),
      I4 => LINK_TIMER_reg(3),
      O => \plusOp__0__0\(4)
    );
\LINK_TIMER[5]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => LINK_TIMER_reg(5),
      I1 => LINK_TIMER_reg(3),
      I2 => LINK_TIMER_reg(1),
      I3 => LINK_TIMER_reg(0),
      I4 => LINK_TIMER_reg(2),
      I5 => LINK_TIMER_reg(4),
      O => \plusOp__0__0\(5)
    );
\LINK_TIMER[6]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => LINK_TIMER_reg(6),
      I1 => \LINK_TIMER[9]_i_3__1_n_0\,
      O => \LINK_TIMER[6]_i_1__1_n_0\
    );
\LINK_TIMER[7]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => LINK_TIMER_reg(7),
      I1 => \LINK_TIMER[9]_i_3__1_n_0\,
      I2 => LINK_TIMER_reg(6),
      O => \plusOp__0__0\(7)
    );
\LINK_TIMER[8]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A6AA"
    )
        port map (
      I0 => LINK_TIMER_reg(8),
      I1 => LINK_TIMER_reg(6),
      I2 => \LINK_TIMER[9]_i_3__1_n_0\,
      I3 => LINK_TIMER_reg(7),
      O => \plusOp__0__0\(8)
    );
\LINK_TIMER[9]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF8"
    )
        port map (
      I0 => LINK_TIMER_SATURATED,
      I1 => PULSE4096,
      I2 => START_LINK_TIMER_REG,
      I3 => \out\,
      O => \LINK_TIMER[9]_i_1__1_n_0\
    );
\LINK_TIMER[9]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A6AAAAAA"
    )
        port map (
      I0 => LINK_TIMER_reg(9),
      I1 => LINK_TIMER_reg(7),
      I2 => \LINK_TIMER[9]_i_3__1_n_0\,
      I3 => LINK_TIMER_reg(6),
      I4 => LINK_TIMER_reg(8),
      O => \plusOp__0__0\(9)
    );
\LINK_TIMER[9]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => LINK_TIMER_reg(4),
      I1 => LINK_TIMER_reg(2),
      I2 => LINK_TIMER_reg(0),
      I3 => LINK_TIMER_reg(1),
      I4 => LINK_TIMER_reg(3),
      I5 => LINK_TIMER_reg(5),
      O => \LINK_TIMER[9]_i_3__1_n_0\
    );
\LINK_TIMER_DONE_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000808"
    )
        port map (
      I0 => \LINK_TIMER_DONE_i_2__1_n_0\,
      I1 => \STATE[3]_i_3__1_n_0\,
      I2 => \LINK_TIMER_DONE_i_3__1_n_0\,
      I3 => STATE(3),
      I4 => \STATE[2]_i_5__1_n_0\,
      O => \LINK_TIMER_DONE_i_1__1_n_0\
    );
\LINK_TIMER_DONE_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001110"
    )
        port map (
      I0 => START_LINK_TIMER_REG,
      I1 => \out\,
      I2 => LINK_TIMER_SATURATED,
      I3 => LINK_TIMER_DONE,
      I4 => START_LINK_TIMER_REG2,
      O => \LINK_TIMER_DONE_i_2__1_n_0\
    );
\LINK_TIMER_DONE_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F4F4F444444444"
    )
        port map (
      I0 => \START_LINK_TIMER_REG_i_2__1_n_0\,
      I1 => AN_ENABLE_INT,
      I2 => LINK_TIMER_DONE,
      I3 => \^rx_config_reg_null_reg_0\,
      I4 => ABILITY_MATCH,
      I5 => \SGMII_SPEED[1]_i_2__1_n_0\,
      O => \LINK_TIMER_DONE_i_3__1_n_0\
    );
LINK_TIMER_DONE_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \LINK_TIMER_DONE_i_1__1_n_0\,
      Q => LINK_TIMER_DONE,
      R => '0'
    );
\LINK_TIMER_SATURATED_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \LINK_TIMER_SATURATED_i_2__1_n_0\,
      I1 => \LINK_TIMER_SATURATED_i_3__1_n_0\,
      I2 => \LINK_TIMER_SATURATED_i_4__1_n_0\,
      I3 => LINK_TIMER_reg(9),
      O => LINK_TIMER_SATURATED_COMB
    );
\LINK_TIMER_SATURATED_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => link_timer_value_ch2(3),
      I1 => LINK_TIMER_reg(3),
      I2 => LINK_TIMER_reg(5),
      I3 => link_timer_value_ch2(5),
      I4 => LINK_TIMER_reg(4),
      I5 => link_timer_value_ch2(4),
      O => \LINK_TIMER_SATURATED_i_2__1_n_0\
    );
\LINK_TIMER_SATURATED_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => link_timer_value_ch2(6),
      I1 => LINK_TIMER_reg(6),
      I2 => LINK_TIMER_reg(7),
      I3 => link_timer_value_ch2(7),
      I4 => LINK_TIMER_reg(8),
      I5 => link_timer_value_ch2(8),
      O => \LINK_TIMER_SATURATED_i_3__1_n_0\
    );
\LINK_TIMER_SATURATED_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => LINK_TIMER_reg(1),
      I1 => link_timer_value_ch2(1),
      I2 => LINK_TIMER_reg(2),
      I3 => link_timer_value_ch2(2),
      I4 => link_timer_value_ch2(0),
      I5 => LINK_TIMER_reg(0),
      O => \LINK_TIMER_SATURATED_i_4__1_n_0\
    );
LINK_TIMER_SATURATED_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => LINK_TIMER_SATURATED_COMB,
      Q => LINK_TIMER_SATURATED,
      R => \out\
    );
\LINK_TIMER_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => PULSE4096,
      D => \plusOp__0__0\(0),
      Q => LINK_TIMER_reg(0),
      R => \LINK_TIMER[9]_i_1__1_n_0\
    );
\LINK_TIMER_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => PULSE4096,
      D => \plusOp__0__0\(1),
      Q => LINK_TIMER_reg(1),
      R => \LINK_TIMER[9]_i_1__1_n_0\
    );
\LINK_TIMER_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => PULSE4096,
      D => \plusOp__0__0\(2),
      Q => LINK_TIMER_reg(2),
      R => \LINK_TIMER[9]_i_1__1_n_0\
    );
\LINK_TIMER_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => PULSE4096,
      D => \plusOp__0__0\(3),
      Q => LINK_TIMER_reg(3),
      R => \LINK_TIMER[9]_i_1__1_n_0\
    );
\LINK_TIMER_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => PULSE4096,
      D => \plusOp__0__0\(4),
      Q => LINK_TIMER_reg(4),
      R => \LINK_TIMER[9]_i_1__1_n_0\
    );
\LINK_TIMER_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => PULSE4096,
      D => \plusOp__0__0\(5),
      Q => LINK_TIMER_reg(5),
      R => \LINK_TIMER[9]_i_1__1_n_0\
    );
\LINK_TIMER_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => PULSE4096,
      D => \LINK_TIMER[6]_i_1__1_n_0\,
      Q => LINK_TIMER_reg(6),
      R => \LINK_TIMER[9]_i_1__1_n_0\
    );
\LINK_TIMER_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => PULSE4096,
      D => \plusOp__0__0\(7),
      Q => LINK_TIMER_reg(7),
      R => \LINK_TIMER[9]_i_1__1_n_0\
    );
\LINK_TIMER_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => PULSE4096,
      D => \plusOp__0__0\(8),
      Q => LINK_TIMER_reg(8),
      R => \LINK_TIMER[9]_i_1__1_n_0\
    );
\LINK_TIMER_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => PULSE4096,
      D => \plusOp__0__0\(9),
      Q => LINK_TIMER_reg(9),
      R => \LINK_TIMER[9]_i_1__1_n_0\
    );
\MASK_RUDI_BUFERR_TIMER[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5155"
    )
        port map (
      I0 => MASK_RUDI_BUFERR_TIMER(0),
      I1 => data_out,
      I2 => \MASK_RUDI_BUFERR_TIMER_reg[12]_0\,
      I3 => \MASK_RUDI_BUFERR_TIMER_reg[0]_0\,
      O => \MASK_RUDI_BUFERR_TIMER[0]_i_1__1_n_0\
    );
\MASK_RUDI_BUFERR_TIMER[10]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A2AA"
    )
        port map (
      I0 => \plusOp_inferred__0/i__carry__0_n_14\,
      I1 => data_out,
      I2 => \MASK_RUDI_BUFERR_TIMER_reg[12]_0\,
      I3 => \MASK_RUDI_BUFERR_TIMER_reg[0]_0\,
      O => \MASK_RUDI_BUFERR_TIMER[10]_i_1__1_n_0\
    );
\MASK_RUDI_BUFERR_TIMER[11]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A2AA"
    )
        port map (
      I0 => \plusOp_inferred__0/i__carry__0_n_13\,
      I1 => data_out,
      I2 => \MASK_RUDI_BUFERR_TIMER_reg[12]_0\,
      I3 => \MASK_RUDI_BUFERR_TIMER_reg[0]_0\,
      O => \MASK_RUDI_BUFERR_TIMER[11]_i_1__1_n_0\
    );
\MASK_RUDI_BUFERR_TIMER[12]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A2AA"
    )
        port map (
      I0 => \plusOp_inferred__0/i__carry__0_n_12\,
      I1 => data_out,
      I2 => \MASK_RUDI_BUFERR_TIMER_reg[12]_0\,
      I3 => \MASK_RUDI_BUFERR_TIMER_reg[0]_0\,
      O => \MASK_RUDI_BUFERR_TIMER[12]_i_2__1_n_0\
    );
\MASK_RUDI_BUFERR_TIMER[12]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \MASK_RUDI_BUFERR_TIMER[12]_i_4__1_n_0\,
      I1 => \MASK_RUDI_BUFERR_TIMER[12]_i_5__1_n_0\,
      I2 => MASK_RUDI_BUFERR_TIMER(3),
      I3 => MASK_RUDI_BUFERR_TIMER(1),
      I4 => MASK_RUDI_BUFERR_TIMER(8),
      O => \^mask_rudi_buferr_timer_reg[3]_0\
    );
\MASK_RUDI_BUFERR_TIMER[12]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => MASK_RUDI_BUFERR_TIMER(10),
      I1 => MASK_RUDI_BUFERR_TIMER(12),
      I2 => MASK_RUDI_BUFERR_TIMER(0),
      I3 => MASK_RUDI_BUFERR_TIMER(2),
      I4 => MASK_RUDI_BUFERR_TIMER(7),
      I5 => MASK_RUDI_BUFERR_TIMER(4),
      O => \MASK_RUDI_BUFERR_TIMER[12]_i_4__1_n_0\
    );
\MASK_RUDI_BUFERR_TIMER[12]_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => MASK_RUDI_BUFERR_TIMER(6),
      I1 => MASK_RUDI_BUFERR_TIMER(5),
      I2 => MASK_RUDI_BUFERR_TIMER(11),
      I3 => MASK_RUDI_BUFERR_TIMER(9),
      O => \MASK_RUDI_BUFERR_TIMER[12]_i_5__1_n_0\
    );
\MASK_RUDI_BUFERR_TIMER[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A2AA"
    )
        port map (
      I0 => \plusOp_inferred__0/i__carry_n_15\,
      I1 => data_out,
      I2 => \MASK_RUDI_BUFERR_TIMER_reg[12]_0\,
      I3 => \MASK_RUDI_BUFERR_TIMER_reg[0]_0\,
      O => \MASK_RUDI_BUFERR_TIMER[1]_i_1__1_n_0\
    );
\MASK_RUDI_BUFERR_TIMER[2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A2AA"
    )
        port map (
      I0 => \plusOp_inferred__0/i__carry_n_14\,
      I1 => data_out,
      I2 => \MASK_RUDI_BUFERR_TIMER_reg[12]_0\,
      I3 => \MASK_RUDI_BUFERR_TIMER_reg[0]_0\,
      O => \MASK_RUDI_BUFERR_TIMER[2]_i_1__1_n_0\
    );
\MASK_RUDI_BUFERR_TIMER[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A2AA"
    )
        port map (
      I0 => \plusOp_inferred__0/i__carry_n_13\,
      I1 => data_out,
      I2 => \MASK_RUDI_BUFERR_TIMER_reg[12]_0\,
      I3 => \MASK_RUDI_BUFERR_TIMER_reg[0]_0\,
      O => \MASK_RUDI_BUFERR_TIMER[3]_i_1__1_n_0\
    );
\MASK_RUDI_BUFERR_TIMER[4]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A2AA"
    )
        port map (
      I0 => \plusOp_inferred__0/i__carry_n_12\,
      I1 => data_out,
      I2 => \MASK_RUDI_BUFERR_TIMER_reg[12]_0\,
      I3 => \MASK_RUDI_BUFERR_TIMER_reg[0]_0\,
      O => \MASK_RUDI_BUFERR_TIMER[4]_i_1__1_n_0\
    );
\MASK_RUDI_BUFERR_TIMER[5]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A2AA"
    )
        port map (
      I0 => \plusOp_inferred__0/i__carry_n_11\,
      I1 => data_out,
      I2 => \MASK_RUDI_BUFERR_TIMER_reg[12]_0\,
      I3 => \MASK_RUDI_BUFERR_TIMER_reg[0]_0\,
      O => \MASK_RUDI_BUFERR_TIMER[5]_i_1__1_n_0\
    );
\MASK_RUDI_BUFERR_TIMER[6]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A2AA"
    )
        port map (
      I0 => \plusOp_inferred__0/i__carry_n_10\,
      I1 => data_out,
      I2 => \MASK_RUDI_BUFERR_TIMER_reg[12]_0\,
      I3 => \MASK_RUDI_BUFERR_TIMER_reg[0]_0\,
      O => \MASK_RUDI_BUFERR_TIMER[6]_i_1__1_n_0\
    );
\MASK_RUDI_BUFERR_TIMER[7]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A2AA"
    )
        port map (
      I0 => \plusOp_inferred__0/i__carry_n_9\,
      I1 => data_out,
      I2 => \MASK_RUDI_BUFERR_TIMER_reg[12]_0\,
      I3 => \MASK_RUDI_BUFERR_TIMER_reg[0]_0\,
      O => \MASK_RUDI_BUFERR_TIMER[7]_i_1__1_n_0\
    );
\MASK_RUDI_BUFERR_TIMER[8]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A2AA"
    )
        port map (
      I0 => \plusOp_inferred__0/i__carry_n_8\,
      I1 => data_out,
      I2 => \MASK_RUDI_BUFERR_TIMER_reg[12]_0\,
      I3 => \MASK_RUDI_BUFERR_TIMER_reg[0]_0\,
      O => \MASK_RUDI_BUFERR_TIMER[8]_i_1__1_n_0\
    );
\MASK_RUDI_BUFERR_TIMER[9]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A2AA"
    )
        port map (
      I0 => \plusOp_inferred__0/i__carry__0_n_15\,
      I1 => data_out,
      I2 => \MASK_RUDI_BUFERR_TIMER_reg[12]_0\,
      I3 => \MASK_RUDI_BUFERR_TIMER_reg[0]_0\,
      O => \MASK_RUDI_BUFERR_TIMER[9]_i_1__1_n_0\
    );
\MASK_RUDI_BUFERR_TIMER_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => \MASK_RUDI_BUFERR_TIMER_reg[12]_1\,
      D => \MASK_RUDI_BUFERR_TIMER[0]_i_1__1_n_0\,
      Q => MASK_RUDI_BUFERR_TIMER(0),
      S => \out\
    );
\MASK_RUDI_BUFERR_TIMER_reg[10]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => \MASK_RUDI_BUFERR_TIMER_reg[12]_1\,
      D => \MASK_RUDI_BUFERR_TIMER[10]_i_1__1_n_0\,
      Q => MASK_RUDI_BUFERR_TIMER(10),
      S => \out\
    );
\MASK_RUDI_BUFERR_TIMER_reg[11]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => \MASK_RUDI_BUFERR_TIMER_reg[12]_1\,
      D => \MASK_RUDI_BUFERR_TIMER[11]_i_1__1_n_0\,
      Q => MASK_RUDI_BUFERR_TIMER(11),
      S => \out\
    );
\MASK_RUDI_BUFERR_TIMER_reg[12]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => \MASK_RUDI_BUFERR_TIMER_reg[12]_1\,
      D => \MASK_RUDI_BUFERR_TIMER[12]_i_2__1_n_0\,
      Q => MASK_RUDI_BUFERR_TIMER(12),
      S => \out\
    );
\MASK_RUDI_BUFERR_TIMER_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => \MASK_RUDI_BUFERR_TIMER_reg[12]_1\,
      D => \MASK_RUDI_BUFERR_TIMER[1]_i_1__1_n_0\,
      Q => MASK_RUDI_BUFERR_TIMER(1),
      S => \out\
    );
\MASK_RUDI_BUFERR_TIMER_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => \MASK_RUDI_BUFERR_TIMER_reg[12]_1\,
      D => \MASK_RUDI_BUFERR_TIMER[2]_i_1__1_n_0\,
      Q => MASK_RUDI_BUFERR_TIMER(2),
      S => \out\
    );
\MASK_RUDI_BUFERR_TIMER_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => \MASK_RUDI_BUFERR_TIMER_reg[12]_1\,
      D => \MASK_RUDI_BUFERR_TIMER[3]_i_1__1_n_0\,
      Q => MASK_RUDI_BUFERR_TIMER(3),
      S => \out\
    );
\MASK_RUDI_BUFERR_TIMER_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => \MASK_RUDI_BUFERR_TIMER_reg[12]_1\,
      D => \MASK_RUDI_BUFERR_TIMER[4]_i_1__1_n_0\,
      Q => MASK_RUDI_BUFERR_TIMER(4),
      S => \out\
    );
\MASK_RUDI_BUFERR_TIMER_reg[5]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => \MASK_RUDI_BUFERR_TIMER_reg[12]_1\,
      D => \MASK_RUDI_BUFERR_TIMER[5]_i_1__1_n_0\,
      Q => MASK_RUDI_BUFERR_TIMER(5),
      S => \out\
    );
\MASK_RUDI_BUFERR_TIMER_reg[6]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => \MASK_RUDI_BUFERR_TIMER_reg[12]_1\,
      D => \MASK_RUDI_BUFERR_TIMER[6]_i_1__1_n_0\,
      Q => MASK_RUDI_BUFERR_TIMER(6),
      S => \out\
    );
\MASK_RUDI_BUFERR_TIMER_reg[7]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => \MASK_RUDI_BUFERR_TIMER_reg[12]_1\,
      D => \MASK_RUDI_BUFERR_TIMER[7]_i_1__1_n_0\,
      Q => MASK_RUDI_BUFERR_TIMER(7),
      S => \out\
    );
\MASK_RUDI_BUFERR_TIMER_reg[8]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => \MASK_RUDI_BUFERR_TIMER_reg[12]_1\,
      D => \MASK_RUDI_BUFERR_TIMER[8]_i_1__1_n_0\,
      Q => MASK_RUDI_BUFERR_TIMER(8),
      S => \out\
    );
\MASK_RUDI_BUFERR_TIMER_reg[9]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => \MASK_RUDI_BUFERR_TIMER_reg[12]_1\,
      D => \MASK_RUDI_BUFERR_TIMER[9]_i_1__1_n_0\,
      Q => MASK_RUDI_BUFERR_TIMER(9),
      S => \out\
    );
\MASK_RUDI_BUFERR_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20FF2020"
    )
        port map (
      I0 => data_out,
      I1 => \MASK_RUDI_BUFERR_TIMER_reg[12]_0\,
      I2 => \MASK_RUDI_BUFERR_TIMER_reg[0]_0\,
      I3 => \^mask_rudi_buferr_timer_reg[3]_0\,
      I4 => MASK_RUDI_BUFERR,
      O => \MASK_RUDI_BUFERR_i_1__1_n_0\
    );
MASK_RUDI_BUFERR_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \MASK_RUDI_BUFERR_i_1__1_n_0\,
      Q => MASK_RUDI_BUFERR,
      R => \out\
    );
\MASK_RUDI_CLKCOR_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFBFFF0"
    )
        port map (
      I0 => RX_RUDI_INVALID,
      I1 => RX_RUDI_INVALID_REG,
      I2 => MASK_RUDI_CLKCOR_reg_0(1),
      I3 => MASK_RUDI_CLKCOR_reg_0(0),
      I4 => MASK_RUDI_CLKCOR,
      O => \MASK_RUDI_CLKCOR_i_1__1_n_0\
    );
MASK_RUDI_CLKCOR_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \MASK_RUDI_CLKCOR_i_1__1_n_0\,
      Q => MASK_RUDI_CLKCOR,
      R => RX_RUDI_INVALID_REG_reg_0
    );
\MR_AN_COMPLETE_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2232222222222020"
    )
        port map (
      I0 => \^mr_an_complete\,
      I1 => \out\,
      I2 => STATE(2),
      I3 => STATE(3),
      I4 => STATE(0),
      I5 => STATE(1),
      O => \MR_AN_COMPLETE_i_1__1_n_0\
    );
MR_AN_COMPLETE_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \MR_AN_COMPLETE_i_1__1_n_0\,
      Q => \^mr_an_complete\,
      R => '0'
    );
\MR_AN_ENABLE_CHANGE_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => MR_AN_ENABLE_REG2,
      I1 => MR_AN_ENABLE_REG1,
      O => MR_AN_ENABLE_CHANGE0
    );
MR_AN_ENABLE_CHANGE_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => MR_AN_ENABLE_CHANGE0,
      Q => MR_AN_ENABLE_CHANGE,
      R => \out\
    );
MR_AN_ENABLE_REG1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => AN_ENABLE_INT,
      Q => MR_AN_ENABLE_REG1,
      R => \out\
    );
MR_AN_ENABLE_REG2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => MR_AN_ENABLE_REG1,
      Q => MR_AN_ENABLE_REG2,
      R => \out\
    );
\MR_LINK_STATUS_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000AE00"
    )
        port map (
      I0 => \^mr_link_status\,
      I1 => CLEAR_STATUS_REG1,
      I2 => CLEAR_STATUS_REG2,
      I3 => \^xmit_data_int\,
      I4 => \out\,
      O => \MR_LINK_STATUS_i_1__1_n_0\
    );
MR_LINK_STATUS_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \MR_LINK_STATUS_i_1__1_n_0\,
      Q => \^mr_link_status\,
      R => '0'
    );
\MR_LP_ADV_ABILITY_INT_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => MR_PAGE_RX_SET0,
      D => Q(10),
      Q => \^mr_lp_adv_ability_int_reg[16]_0\(0),
      R => \out\
    );
\MR_LP_ADV_ABILITY_INT_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => MR_PAGE_RX_SET0,
      D => Q(12),
      Q => \^mr_lp_adv_ability_int_reg[16]_0\(1),
      R => \out\
    );
\MR_LP_ADV_ABILITY_INT_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => MR_PAGE_RX_SET0,
      D => Q(14),
      Q => \^mr_lp_adv_ability_int_reg[16]_0\(2),
      R => \out\
    );
\MR_LP_ADV_ABILITY_INT_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => MR_PAGE_RX_SET0,
      D => Q(15),
      Q => \^mr_lp_adv_ability_int_reg[16]_0\(3),
      R => \out\
    );
MR_PAGE_RX_CLEAR_REG1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => CLEAR_PAGE_RECEIVED,
      Q => MR_PAGE_RX_CLEAR_REG1,
      R => \out\
    );
MR_PAGE_RX_CLEAR_REG2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => MR_PAGE_RX_CLEAR_REG1,
      Q => MR_PAGE_RX_CLEAR_REG2,
      R => \out\
    );
\MR_PAGE_RX_SET_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFAAAAAA"
    )
        port map (
      I0 => MR_PAGE_RX_SET0,
      I1 => MR_PAGE_RX_CLEAR_REG2,
      I2 => MR_PAGE_RX_CLEAR_REG1,
      I3 => \START_LINK_TIMER_REG_i_2__1_n_0\,
      I4 => \^mr_page_rx_set\,
      O => \MR_PAGE_RX_SET_i_1__1_n_0\
    );
MR_PAGE_RX_SET_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \MR_PAGE_RX_SET_i_1__1_n_0\,
      Q => \^mr_page_rx_set\,
      R => \out\
    );
\MR_REMOTE_FAULT_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4FF4444"
    )
        port map (
      I0 => \^mr_lp_adv_ability_int_reg[16]_0\(3),
      I1 => GENERATE_REMOTE_FAULT,
      I2 => CLEAR_STATUS_REG2,
      I3 => CLEAR_STATUS_REG1,
      I4 => \^status_vector_ch2\(5),
      O => \MR_REMOTE_FAULT_i_1__1_n_0\
    );
MR_REMOTE_FAULT_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \MR_REMOTE_FAULT_i_1__1_n_0\,
      Q => \^status_vector_ch2\(5),
      R => \out\
    );
\MR_RESTART_AN_INT_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AE0C0C0C"
    )
        port map (
      I0 => \START_LINK_TIMER_REG_i_2__1_n_0\,
      I1 => MR_RESTART_AN_SET_REG1,
      I2 => MR_RESTART_AN_SET_REG2,
      I3 => AN_ENABLE_INT,
      I4 => MR_RESTART_AN_INT,
      O => \MR_RESTART_AN_INT_i_1__1_n_0\
    );
MR_RESTART_AN_INT_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \MR_RESTART_AN_INT_i_1__1_n_0\,
      Q => MR_RESTART_AN_INT,
      R => \out\
    );
MR_RESTART_AN_SET_REG1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => RESTART_AN_REG,
      Q => MR_RESTART_AN_SET_REG1,
      R => \out\
    );
MR_RESTART_AN_SET_REG2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => MR_RESTART_AN_SET_REG1,
      Q => MR_RESTART_AN_SET_REG2,
      R => \out\
    );
\PREVIOUS_STATE_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => STATE(0),
      Q => PREVIOUS_STATE(0),
      R => \out\
    );
\PREVIOUS_STATE_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => STATE(1),
      Q => PREVIOUS_STATE(1),
      R => \out\
    );
\PREVIOUS_STATE_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => STATE(2),
      Q => PREVIOUS_STATE(2),
      R => \out\
    );
\PREVIOUS_STATE_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => STATE(3),
      Q => PREVIOUS_STATE(3),
      R => \out\
    );
\PULSE4096_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => TIMER4096_MSB_REG,
      I1 => TIMER4096_reg(11),
      O => PULSE40960
    );
PULSE4096_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => PULSE40960,
      Q => PULSE4096,
      R => \out\
    );
RECEIVED_IDLE_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => RECEIVED_IDLE_reg_0,
      Q => \^received_idle\,
      R => \out\
    );
RUDI_INVALID_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RX_RUDI_INVALID_DELAY(1),
      Q => \^status_vector_ch2\(0),
      R => \out\
    );
RX_CONFIG_REG_NULL_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => RX_CONFIG_REG_NULL_reg_1,
      Q => \^rx_config_reg_null_reg_0\,
      R => \out\
    );
\RX_CONFIG_REG_REG_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_VALID,
      D => Q(0),
      Q => \RX_CONFIG_REG_REG_reg_n_0_[0]\,
      R => SR(0)
    );
\RX_CONFIG_REG_REG_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_VALID,
      D => Q(10),
      Q => \^rx_config_reg_reg_reg[11]_0\(1),
      R => SR(0)
    );
\RX_CONFIG_REG_REG_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_VALID,
      D => Q(11),
      Q => \^rx_config_reg_reg_reg[11]_0\(2),
      R => SR(0)
    );
\RX_CONFIG_REG_REG_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_VALID,
      D => Q(12),
      Q => \RX_CONFIG_REG_REG_reg_n_0_[12]\,
      R => SR(0)
    );
\RX_CONFIG_REG_REG_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_VALID,
      D => Q(13),
      Q => \RX_CONFIG_REG_REG_reg_n_0_[13]\,
      R => SR(0)
    );
\RX_CONFIG_REG_REG_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_VALID,
      D => Q(14),
      Q => p_0_in26_in,
      R => SR(0)
    );
\RX_CONFIG_REG_REG_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_VALID,
      D => Q(15),
      Q => p_0_in0_in,
      R => SR(0)
    );
\RX_CONFIG_REG_REG_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_VALID,
      D => Q(1),
      Q => \RX_CONFIG_REG_REG_reg_n_0_[1]\,
      R => SR(0)
    );
\RX_CONFIG_REG_REG_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_VALID,
      D => Q(2),
      Q => \RX_CONFIG_REG_REG_reg_n_0_[2]\,
      R => SR(0)
    );
\RX_CONFIG_REG_REG_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_VALID,
      D => Q(3),
      Q => \RX_CONFIG_REG_REG_reg_n_0_[3]\,
      R => SR(0)
    );
\RX_CONFIG_REG_REG_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_VALID,
      D => Q(4),
      Q => \RX_CONFIG_REG_REG_reg_n_0_[4]\,
      R => SR(0)
    );
\RX_CONFIG_REG_REG_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_VALID,
      D => Q(5),
      Q => \RX_CONFIG_REG_REG_reg_n_0_[5]\,
      R => SR(0)
    );
\RX_CONFIG_REG_REG_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_VALID,
      D => Q(6),
      Q => \RX_CONFIG_REG_REG_reg_n_0_[6]\,
      R => SR(0)
    );
\RX_CONFIG_REG_REG_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_VALID,
      D => Q(7),
      Q => \RX_CONFIG_REG_REG_reg_n_0_[7]\,
      R => SR(0)
    );
\RX_CONFIG_REG_REG_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_VALID,
      D => Q(8),
      Q => \RX_CONFIG_REG_REG_reg_n_0_[8]\,
      R => SR(0)
    );
\RX_CONFIG_REG_REG_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_VALID,
      D => Q(9),
      Q => \^rx_config_reg_reg_reg[11]_0\(0),
      R => SR(0)
    );
\RX_CONFIG_SNAPSHOT[15]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0D00000000000000"
    )
        port map (
      I0 => \RX_CONFIG_SNAPSHOT[15]_i_2__1_n_0\,
      I1 => \RX_CONFIG_SNAPSHOT[15]_i_3__1_n_0\,
      I2 => ABILITY_MATCH,
      I3 => RX_CONFIG_VALID,
      I4 => ABILITY_MATCH_2,
      I5 => CONFIG_REG_MATCH,
      O => RX_CONFIG_SNAPSHOT
    );
\RX_CONFIG_SNAPSHOT[15]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => STATE(0),
      I1 => STATE(1),
      O => \RX_CONFIG_SNAPSHOT[15]_i_2__1_n_0\
    );
\RX_CONFIG_SNAPSHOT[15]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => STATE(2),
      I1 => STATE(3),
      O => \RX_CONFIG_SNAPSHOT[15]_i_3__1_n_0\
    );
\RX_CONFIG_SNAPSHOT_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_SNAPSHOT,
      D => Q(0),
      Q => \RX_CONFIG_SNAPSHOT_reg_n_0_[0]\,
      R => \out\
    );
\RX_CONFIG_SNAPSHOT_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_SNAPSHOT,
      D => Q(10),
      Q => \RX_CONFIG_SNAPSHOT_reg_n_0_[10]\,
      R => \out\
    );
\RX_CONFIG_SNAPSHOT_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_SNAPSHOT,
      D => Q(11),
      Q => \RX_CONFIG_SNAPSHOT_reg_n_0_[11]\,
      R => \out\
    );
\RX_CONFIG_SNAPSHOT_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_SNAPSHOT,
      D => Q(12),
      Q => \RX_CONFIG_SNAPSHOT_reg_n_0_[12]\,
      R => \out\
    );
\RX_CONFIG_SNAPSHOT_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_SNAPSHOT,
      D => Q(13),
      Q => \RX_CONFIG_SNAPSHOT_reg_n_0_[13]\,
      R => \out\
    );
\RX_CONFIG_SNAPSHOT_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_SNAPSHOT,
      D => Q(15),
      Q => \RX_CONFIG_SNAPSHOT_reg_n_0_[15]\,
      R => \out\
    );
\RX_CONFIG_SNAPSHOT_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_SNAPSHOT,
      D => Q(1),
      Q => \RX_CONFIG_SNAPSHOT_reg_n_0_[1]\,
      R => \out\
    );
\RX_CONFIG_SNAPSHOT_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_SNAPSHOT,
      D => Q(2),
      Q => \RX_CONFIG_SNAPSHOT_reg_n_0_[2]\,
      R => \out\
    );
\RX_CONFIG_SNAPSHOT_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_SNAPSHOT,
      D => Q(3),
      Q => \RX_CONFIG_SNAPSHOT_reg_n_0_[3]\,
      R => \out\
    );
\RX_CONFIG_SNAPSHOT_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_SNAPSHOT,
      D => Q(4),
      Q => \RX_CONFIG_SNAPSHOT_reg_n_0_[4]\,
      R => \out\
    );
\RX_CONFIG_SNAPSHOT_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_SNAPSHOT,
      D => Q(5),
      Q => \RX_CONFIG_SNAPSHOT_reg_n_0_[5]\,
      R => \out\
    );
\RX_CONFIG_SNAPSHOT_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_SNAPSHOT,
      D => Q(6),
      Q => \RX_CONFIG_SNAPSHOT_reg_n_0_[6]\,
      R => \out\
    );
\RX_CONFIG_SNAPSHOT_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_SNAPSHOT,
      D => Q(7),
      Q => \RX_CONFIG_SNAPSHOT_reg_n_0_[7]\,
      R => \out\
    );
\RX_CONFIG_SNAPSHOT_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_SNAPSHOT,
      D => Q(8),
      Q => \RX_CONFIG_SNAPSHOT_reg_n_0_[8]\,
      R => \out\
    );
\RX_CONFIG_SNAPSHOT_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_SNAPSHOT,
      D => Q(9),
      Q => \RX_CONFIG_SNAPSHOT_reg_n_0_[9]\,
      R => \out\
    );
RX_IDLE_REG1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => RX_IDLE,
      Q => RX_IDLE_REG1,
      R => \out\
    );
RX_IDLE_REG2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => RX_IDLE_REG1,
      Q => RX_IDLE_REG2,
      R => \out\
    );
\RX_RUDI_INVALID_DELAY[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000AB"
    )
        port map (
      I0 => RX_INVALID,
      I1 => XMIT_DATA,
      I2 => RXSYNC_STATUS,
      I3 => MASK_RUDI_BUFERR,
      I4 => MASK_RUDI_CLKCOR,
      O => RX_RUDI_INVALID_DELAY0
    );
\RX_RUDI_INVALID_DELAY_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => RX_RUDI_INVALID_DELAY0,
      Q => RX_RUDI_INVALID_DELAY(0),
      R => \out\
    );
\RX_RUDI_INVALID_DELAY_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => RX_RUDI_INVALID_DELAY(0),
      Q => RX_RUDI_INVALID_DELAY(1),
      R => \out\
    );
RX_RUDI_INVALID_REG_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => RX_RUDI_INVALID,
      Q => RX_RUDI_INVALID_REG,
      R => RX_RUDI_INVALID_REG_reg_0
    );
SGMII_PHY_STATUS_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => MR_PAGE_RX_SET0,
      D => Q(15),
      Q => \^status_vector_ch2\(1),
      R => \out\
    );
\SGMII_SPEED[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => \SGMII_SPEED[1]_i_2__1_n_0\,
      I1 => PREVIOUS_STATE(2),
      I2 => PREVIOUS_STATE(0),
      I3 => PREVIOUS_STATE(3),
      I4 => PREVIOUS_STATE(1),
      O => MR_PAGE_RX_SET0
    );
\SGMII_SPEED[1]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => STATE(1),
      I1 => STATE(2),
      I2 => STATE(3),
      I3 => STATE(0),
      O => \SGMII_SPEED[1]_i_2__1_n_0\
    );
\SGMII_SPEED_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => MR_PAGE_RX_SET0,
      D => Q(10),
      Q => \^status_vector_ch2\(3),
      R => \out\
    );
\SGMII_SPEED_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => userclk,
      CE => MR_PAGE_RX_SET0,
      D => Q(11),
      Q => \^status_vector_ch2\(4),
      S => \out\
    );
START_LINK_TIMER_REG2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => START_LINK_TIMER_REG,
      Q => START_LINK_TIMER_REG2,
      R => \out\
    );
\START_LINK_TIMER_REG_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF2F22FFFFFFFF"
    )
        port map (
      I0 => \STATE[2]_i_5__1_n_0\,
      I1 => STATE(3),
      I2 => \START_LINK_TIMER_REG_i_2__1_n_0\,
      I3 => AN_ENABLE_INT,
      I4 => \START_LINK_TIMER_REG_i_3__1_n_0\,
      I5 => \STATE[3]_i_3__1_n_0\,
      O => START_LINK_TIMER
    );
\START_LINK_TIMER_REG_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => STATE(1),
      I1 => STATE(0),
      I2 => STATE(3),
      I3 => STATE(2),
      O => \START_LINK_TIMER_REG_i_2__1_n_0\
    );
\START_LINK_TIMER_REG_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => STATE(0),
      I1 => STATE(3),
      I2 => STATE(2),
      I3 => STATE(1),
      I4 => \STATE[1]_i_4__1_n_0\,
      I5 => LINK_TIMER_DONE,
      O => \START_LINK_TIMER_REG_i_3__1_n_0\
    );
START_LINK_TIMER_REG_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => START_LINK_TIMER,
      Q => START_LINK_TIMER_REG,
      R => \out\
    );
\STATE[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000AAA2"
    )
        port map (
      I0 => \STATE[3]_i_3__1_n_0\,
      I1 => \STATE[0]_i_2__1_n_0\,
      I2 => \STATE[0]_i_3__1_n_0\,
      I3 => \STATE[0]_i_4__1_n_0\,
      I4 => STATE(3),
      O => \STATE[0]_i_1__1_n_0\
    );
\STATE[0]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EBAAEBFF"
    )
        port map (
      I0 => \STATE[2]_i_3__1_n_0\,
      I1 => \^rx_config_reg_reg_reg[11]_0\(2),
      I2 => \^toggle_rx\,
      I3 => ABILITY_MATCH,
      I4 => STATE(0),
      O => \STATE[0]_i_2__1_n_0\
    );
\STATE[0]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000008B88B3B0"
    )
        port map (
      I0 => \STATE[1]_i_4__1_n_0\,
      I1 => STATE(2),
      I2 => STATE(0),
      I3 => AN_ENABLE_INT,
      I4 => LINK_TIMER_DONE,
      I5 => STATE(1),
      O => \STATE[0]_i_3__1_n_0\
    );
\STATE[0]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000007CC00000000"
    )
        port map (
      I0 => ACKNOWLEDGE_MATCH_3_reg_n_0,
      I1 => STATE(0),
      I2 => \^rx_config_reg_null_reg_0\,
      I3 => ABILITY_MATCH,
      I4 => STATE(2),
      I5 => STATE(1),
      O => \STATE[0]_i_4__1_n_0\
    );
\STATE[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000AA2A"
    )
        port map (
      I0 => \STATE[3]_i_3__1_n_0\,
      I1 => \STATE[1]_i_2__1_n_0\,
      I2 => \STATE[2]_i_3__1_n_0\,
      I3 => \STATE[1]_i_3__1_n_0\,
      I4 => STATE(3),
      O => \STATE[1]_i_1__1_n_0\
    );
\STATE[1]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF70700FFF"
    )
        port map (
      I0 => \STATE[1]_i_4__1_n_0\,
      I1 => \STATE[1]_i_5__1_n_0\,
      I2 => STATE(0),
      I3 => LINK_TIMER_DONE,
      I4 => STATE(1),
      I5 => STATE(2),
      O => \STATE[1]_i_2__1_n_0\
    );
\STATE[1]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \STATE[1]_i_4__1_n_0\,
      I1 => STATE(2),
      I2 => STATE(1),
      I3 => IDLE_MATCH,
      I4 => LINK_TIMER_DONE,
      I5 => STATE(0),
      O => \STATE[1]_i_3__1_n_0\
    );
\STATE[1]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => ABILITY_MATCH,
      I1 => \^rx_config_reg_null_reg_0\,
      O => \STATE[1]_i_4__1_n_0\
    );
\STATE[1]_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => ABILITY_MATCH,
      I1 => ACKNOWLEDGE_MATCH_3_reg_n_0,
      O => \STATE[1]_i_5__1_n_0\
    );
\STATE[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAAA02"
    )
        port map (
      I0 => \STATE[3]_i_3__1_n_0\,
      I1 => \STATE[2]_i_2__1_n_0\,
      I2 => \STATE[2]_i_3__1_n_0\,
      I3 => \STATE[2]_i_4__1_n_0\,
      I4 => \STATE[2]_i_5__1_n_0\,
      I5 => STATE(3),
      O => \STATE[2]_i_1__1_n_0\
    );
\STATE[2]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \^rx_config_reg_reg_reg[11]_0\(2),
      I1 => \^toggle_rx\,
      I2 => ABILITY_MATCH,
      O => \STATE[2]_i_2__1_n_0\
    );
\STATE[2]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF77F777"
    )
        port map (
      I0 => STATE(1),
      I1 => STATE(2),
      I2 => \^rx_config_reg_null_reg_0\,
      I3 => ABILITY_MATCH,
      I4 => STATE(0),
      O => \STATE[2]_i_3__1_n_0\
    );
\STATE[2]_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0444"
    )
        port map (
      I0 => STATE(1),
      I1 => STATE(2),
      I2 => \^rx_config_reg_null_reg_0\,
      I3 => ABILITY_MATCH,
      O => \STATE[2]_i_4__1_n_0\
    );
\STATE[2]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000000"
    )
        port map (
      I0 => \^rx_config_reg_null_reg_0\,
      I1 => STATE(0),
      I2 => CONSISTENCY_MATCH,
      I3 => \STATE[2]_i_6__1_n_0\,
      I4 => ABILITY_MATCH,
      I5 => ACKNOWLEDGE_MATCH_3_reg_n_0,
      O => \STATE[2]_i_5__1_n_0\
    );
\STATE[2]_i_6__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => STATE(2),
      I1 => STATE(1),
      O => \STATE[2]_i_6__1_n_0\
    );
\STATE[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \STATE[3]_i_2__1_n_0\,
      I1 => \STATE[3]_i_3__1_n_0\,
      I2 => AN_SYNC_STATUS,
      I3 => AN_ENABLE_INT,
      O => \STATE[3]_i_1__1_n_0\
    );
\STATE[3]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100011"
    )
        port map (
      I0 => STATE(1),
      I1 => STATE(0),
      I2 => STATE(3),
      I3 => STATE(2),
      I4 => AN_ENABLE_INT,
      O => \STATE[3]_i_2__1_n_0\
    );
\STATE[3]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000D0000"
    )
        port map (
      I0 => \^xmit_config_int\,
      I1 => \STATE[3]_i_4__1_n_0\,
      I2 => MR_AN_ENABLE_CHANGE,
      I3 => MR_RESTART_AN_INT,
      I4 => AN_SYNC_STATUS,
      O => \STATE[3]_i_3__1_n_0\
    );
\STATE[3]_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEEFFFE"
    )
        port map (
      I0 => MASK_RUDI_CLKCOR,
      I1 => MASK_RUDI_BUFERR,
      I2 => RXSYNC_STATUS,
      I3 => XMIT_DATA,
      I4 => RX_INVALID,
      O => \STATE[3]_i_4__1_n_0\
    );
\STATE_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \STATE[0]_i_1__1_n_0\,
      Q => STATE(0),
      R => \out\
    );
\STATE_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \STATE[1]_i_1__1_n_0\,
      Q => STATE(1),
      R => \out\
    );
\STATE_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \STATE[2]_i_1__1_n_0\,
      Q => STATE(2),
      R => \out\
    );
\STATE_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \STATE[3]_i_1__1_n_0\,
      Q => STATE(3),
      R => \out\
    );
\SYNC_STATUS_HELD_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFAA"
    )
        port map (
      I0 => RXSYNC_STATUS,
      I1 => LINK_TIMER_SATURATED,
      I2 => PULSE4096,
      I3 => SYNC_STATUS_HELD,
      O => \SYNC_STATUS_HELD_i_1__1_n_0\
    );
SYNC_STATUS_HELD_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \SYNC_STATUS_HELD_i_1__1_n_0\,
      Q => SYNC_STATUS_HELD,
      R => \out\
    );
\TIMER4096[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \TIMER4096_reg_n_0_[0]\,
      O => \plusOp__0\(0)
    );
TIMER4096_MSB_REG_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => TIMER4096_reg(11),
      Q => TIMER4096_MSB_REG,
      R => \out\
    );
\TIMER4096_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \plusOp__0\(0),
      Q => \TIMER4096_reg_n_0_[0]\,
      R => \out\
    );
\TIMER4096_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \plusOp__0\(10),
      Q => \TIMER4096_reg_n_0_[10]\,
      R => \out\
    );
\TIMER4096_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \plusOp__0\(11),
      Q => TIMER4096_reg(11),
      R => \out\
    );
\TIMER4096_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \plusOp__0\(1),
      Q => \TIMER4096_reg_n_0_[1]\,
      R => \out\
    );
\TIMER4096_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \plusOp__0\(2),
      Q => \TIMER4096_reg_n_0_[2]\,
      R => \out\
    );
\TIMER4096_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \plusOp__0\(3),
      Q => \TIMER4096_reg_n_0_[3]\,
      R => \out\
    );
\TIMER4096_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \plusOp__0\(4),
      Q => \TIMER4096_reg_n_0_[4]\,
      R => \out\
    );
\TIMER4096_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \plusOp__0\(5),
      Q => \TIMER4096_reg_n_0_[5]\,
      R => \out\
    );
\TIMER4096_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \plusOp__0\(6),
      Q => \TIMER4096_reg_n_0_[6]\,
      R => \out\
    );
\TIMER4096_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \plusOp__0\(7),
      Q => \TIMER4096_reg_n_0_[7]\,
      R => \out\
    );
\TIMER4096_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \plusOp__0\(8),
      Q => \TIMER4096_reg_n_0_[8]\,
      R => \out\
    );
\TIMER4096_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \plusOp__0\(9),
      Q => \TIMER4096_reg_n_0_[9]\,
      R => \out\
    );
TOGGLE_RX_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => MR_PAGE_RX_SET0,
      D => Q(11),
      Q => \^toggle_rx\,
      R => \out\
    );
\TOGGLE_TX_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555554588888888"
    )
        port map (
      I0 => MR_PAGE_RX_SET0,
      I1 => STATE(2),
      I2 => STATE(1),
      I3 => STATE(0),
      I4 => STATE(3),
      I5 => TOGGLE_TX,
      O => \TOGGLE_TX_i_1__1_n_0\
    );
TOGGLE_TX_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \TOGGLE_TX_i_1__1_n_0\,
      Q => TOGGLE_TX,
      R => \out\
    );
\TX_CONFIG_REG_INT[0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => STATE(1),
      I1 => \TX_CONFIG_REG_INT_reg[0]_0\,
      I2 => STATE(2),
      O => \TX_CONFIG_REG_INT[0]_i_1__1_n_0\
    );
\TX_CONFIG_REG_INT[11]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => STATE(2),
      I1 => TOGGLE_TX,
      O => \TX_CONFIG_REG_INT[11]_i_1__1_n_0\
    );
\TX_CONFIG_REG_INT[13]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"000B"
    )
        port map (
      I0 => STATE(1),
      I1 => STATE(2),
      I2 => STATE(3),
      I3 => STATE(0),
      O => \__16\(15)
    );
\TX_CONFIG_REG_INT[13]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => STATE(2),
      I1 => \TX_CONFIG_REG_INT_reg[13]_0\,
      O => \TX_CONFIG_REG_INT[13]_i_2__1_n_0\
    );
\TX_CONFIG_REG_INT[14]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FAFE0200"
    )
        port map (
      I0 => STATE(0),
      I1 => STATE(2),
      I2 => STATE(3),
      I3 => STATE(1),
      I4 => \^d\(3),
      O => \TX_CONFIG_REG_INT[14]_i_1__1_n_0\
    );
\TX_CONFIG_REG_INT_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => \__16\(15),
      D => \TX_CONFIG_REG_INT[0]_i_1__1_n_0\,
      Q => \^d\(0),
      R => \out\
    );
\TX_CONFIG_REG_INT_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => \__16\(15),
      D => \TX_CONFIG_REG_INT[11]_i_1__1_n_0\,
      Q => \^d\(1),
      R => \out\
    );
\TX_CONFIG_REG_INT_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => \__16\(15),
      D => \TX_CONFIG_REG_INT[13]_i_2__1_n_0\,
      Q => \^d\(2),
      R => \out\
    );
\TX_CONFIG_REG_INT_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \TX_CONFIG_REG_INT[14]_i_1__1_n_0\,
      Q => \^d\(3),
      R => \out\
    );
\XMIT_CONFIG_INT_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0F002F20"
    )
        port map (
      I0 => \^xmit_config_int\,
      I1 => \XMIT_CONFIG_INT_i_2__4_n_0\,
      I2 => \START_LINK_TIMER_REG_i_2__1_n_0\,
      I3 => AN_ENABLE_INT,
      I4 => \XMIT_CONFIG_INT_i_3__1_n_0\,
      I5 => \out\,
      O => \XMIT_CONFIG_INT_i_1__3_n_0\
    );
\XMIT_CONFIG_INT_i_2__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => STATE(1),
      I1 => STATE(0),
      I2 => STATE(3),
      I3 => STATE(2),
      O => \XMIT_CONFIG_INT_i_2__4_n_0\
    );
\XMIT_CONFIG_INT_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => STATE(1),
      I1 => STATE(2),
      I2 => STATE(3),
      I3 => STATE(0),
      O => \XMIT_CONFIG_INT_i_3__1_n_0\
    );
XMIT_CONFIG_INT_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \XMIT_CONFIG_INT_i_1__3_n_0\,
      Q => \^xmit_config_int\,
      R => '0'
    );
\XMIT_DATA_INT_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0180"
    )
        port map (
      I0 => STATE(2),
      I1 => STATE(1),
      I2 => STATE(0),
      I3 => STATE(3),
      O => XMIT_DATA_INT0
    );
XMIT_DATA_INT_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => XMIT_DATA_INT0,
      Q => \^xmit_data_int\,
      R => \out\
    );
\plusOp__0_carry\: unisim.vcomponents.CARRY8
     port map (
      CI => \TIMER4096_reg_n_0_[0]\,
      CI_TOP => '0',
      CO(7) => \plusOp__0_carry_n_0\,
      CO(6) => \plusOp__0_carry_n_1\,
      CO(5) => \plusOp__0_carry_n_2\,
      CO(4) => \plusOp__0_carry_n_3\,
      CO(3) => \plusOp__0_carry_n_4\,
      CO(2) => \plusOp__0_carry_n_5\,
      CO(1) => \plusOp__0_carry_n_6\,
      CO(0) => \plusOp__0_carry_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \plusOp__0\(8 downto 1),
      S(7) => \TIMER4096_reg_n_0_[8]\,
      S(6) => \TIMER4096_reg_n_0_[7]\,
      S(5) => \TIMER4096_reg_n_0_[6]\,
      S(4) => \TIMER4096_reg_n_0_[5]\,
      S(3) => \TIMER4096_reg_n_0_[4]\,
      S(2) => \TIMER4096_reg_n_0_[3]\,
      S(1) => \TIMER4096_reg_n_0_[2]\,
      S(0) => \TIMER4096_reg_n_0_[1]\
    );
\plusOp__0_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \plusOp__0_carry_n_0\,
      CI_TOP => '0',
      CO(7 downto 2) => \NLW_plusOp__0_carry__0_CO_UNCONNECTED\(7 downto 2),
      CO(1) => \plusOp__0_carry__0_n_6\,
      CO(0) => \plusOp__0_carry__0_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 3) => \NLW_plusOp__0_carry__0_O_UNCONNECTED\(7 downto 3),
      O(2 downto 0) => \plusOp__0\(11 downto 9),
      S(7 downto 3) => B"00000",
      S(2) => TIMER4096_reg(11),
      S(1) => \TIMER4096_reg_n_0_[10]\,
      S(0) => \TIMER4096_reg_n_0_[9]\
    );
\plusOp_inferred__0/i__carry\: unisim.vcomponents.CARRY8
     port map (
      CI => MASK_RUDI_BUFERR_TIMER(0),
      CI_TOP => '0',
      CO(7) => \plusOp_inferred__0/i__carry_n_0\,
      CO(6) => \plusOp_inferred__0/i__carry_n_1\,
      CO(5) => \plusOp_inferred__0/i__carry_n_2\,
      CO(4) => \plusOp_inferred__0/i__carry_n_3\,
      CO(3) => \plusOp_inferred__0/i__carry_n_4\,
      CO(2) => \plusOp_inferred__0/i__carry_n_5\,
      CO(1) => \plusOp_inferred__0/i__carry_n_6\,
      CO(0) => \plusOp_inferred__0/i__carry_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \plusOp_inferred__0/i__carry_n_8\,
      O(6) => \plusOp_inferred__0/i__carry_n_9\,
      O(5) => \plusOp_inferred__0/i__carry_n_10\,
      O(4) => \plusOp_inferred__0/i__carry_n_11\,
      O(3) => \plusOp_inferred__0/i__carry_n_12\,
      O(2) => \plusOp_inferred__0/i__carry_n_13\,
      O(1) => \plusOp_inferred__0/i__carry_n_14\,
      O(0) => \plusOp_inferred__0/i__carry_n_15\,
      S(7 downto 0) => MASK_RUDI_BUFERR_TIMER(8 downto 1)
    );
\plusOp_inferred__0/i__carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \plusOp_inferred__0/i__carry_n_0\,
      CI_TOP => '0',
      CO(7 downto 3) => \NLW_plusOp_inferred__0/i__carry__0_CO_UNCONNECTED\(7 downto 3),
      CO(2) => \plusOp_inferred__0/i__carry__0_n_5\,
      CO(1) => \plusOp_inferred__0/i__carry__0_n_6\,
      CO(0) => \plusOp_inferred__0/i__carry__0_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 4) => \NLW_plusOp_inferred__0/i__carry__0_O_UNCONNECTED\(7 downto 4),
      O(3) => \plusOp_inferred__0/i__carry__0_n_12\,
      O(2) => \plusOp_inferred__0/i__carry__0_n_13\,
      O(1) => \plusOp_inferred__0/i__carry__0_n_14\,
      O(0) => \plusOp_inferred__0/i__carry__0_n_15\,
      S(7 downto 4) => B"0000",
      S(3 downto 0) => MASK_RUDI_BUFERR_TIMER(12 downto 9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity quadsgmii_0_TEST_AUTO_NEG_164 is
  port (
    status_vector_ch1 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    TOGGLE_RX : out STD_LOGIC;
    XMIT_DATA_INT : out STD_LOGIC;
    MR_AN_COMPLETE : out STD_LOGIC;
    MR_PAGE_RX_SET : out STD_LOGIC;
    XMIT_CONFIG_INT : out STD_LOGIC;
    RECEIVED_IDLE : out STD_LOGIC;
    RX_CONFIG_REG_NULL_reg_0 : out STD_LOGIC;
    MR_LINK_STATUS : out STD_LOGIC;
    \RX_CONFIG_REG_REG_reg[11]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \MASK_RUDI_BUFERR_TIMER_reg[3]_0\ : out STD_LOGIC;
    \MR_LP_ADV_ABILITY_INT_reg[16]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out\ : in STD_LOGIC;
    userclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    BASEX_REMOTE_FAULT_RSLVD : in STD_LOGIC_VECTOR ( 0 to 0 );
    RX_RUDI_INVALID_REG_reg_0 : in STD_LOGIC;
    RX_RUDI_INVALID : in STD_LOGIC;
    AN_ENABLE_INT : in STD_LOGIC;
    RESTART_AN_REG : in STD_LOGIC;
    RX_CONFIG_VALID : in STD_LOGIC;
    RX_IDLE : in STD_LOGIC;
    CLEAR_PAGE_RECEIVED : in STD_LOGIC;
    CLEAR_STATUS_REG : in STD_LOGIC;
    RECEIVED_IDLE_reg_0 : in STD_LOGIC;
    RX_CONFIG_REG_NULL_reg_1 : in STD_LOGIC;
    data_out : in STD_LOGIC;
    \MASK_RUDI_BUFERR_TIMER_reg[12]_0\ : in STD_LOGIC;
    \MASK_RUDI_BUFERR_TIMER_reg[0]_0\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    RX_INVALID : in STD_LOGIC;
    XMIT_DATA : in STD_LOGIC;
    RXSYNC_STATUS : in STD_LOGIC;
    CONFIG_REG_MATCH_reg_0 : in STD_LOGIC;
    MASK_RUDI_CLKCOR_reg_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \TX_CONFIG_REG_INT_reg[13]_0\ : in STD_LOGIC;
    \TX_CONFIG_REG_INT_reg[0]_0\ : in STD_LOGIC;
    link_timer_value_ch1 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \MASK_RUDI_BUFERR_TIMER_reg[12]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmii_0_TEST_AUTO_NEG_164 : entity is "AUTO_NEG";
end quadsgmii_0_TEST_AUTO_NEG_164;

architecture STRUCTURE of quadsgmii_0_TEST_AUTO_NEG_164 is
  signal ABILITY_MATCH : STD_LOGIC;
  signal ABILITY_MATCH_2 : STD_LOGIC;
  signal \ABILITY_MATCH_2_i_3__0_n_0\ : STD_LOGIC;
  signal \ABILITY_MATCH_2_i_4__0_n_0\ : STD_LOGIC;
  signal \ABILITY_MATCH_2_i_6__0_n_0\ : STD_LOGIC;
  signal \ABILITY_MATCH_2_i_7__0_n_0\ : STD_LOGIC;
  signal \ABILITY_MATCH_i_1__0_n_0\ : STD_LOGIC;
  signal ACKNOWLEDGE_MATCH_2 : STD_LOGIC;
  signal ACKNOWLEDGE_MATCH_20 : STD_LOGIC;
  signal ACKNOWLEDGE_MATCH_3 : STD_LOGIC;
  signal ACKNOWLEDGE_MATCH_30 : STD_LOGIC;
  signal ACKNOWLEDGE_MATCH_3_reg_n_0 : STD_LOGIC;
  signal AN_SYNC_STATUS : STD_LOGIC;
  signal \AN_SYNC_STATUS_i_1__0_n_0\ : STD_LOGIC;
  signal CLEAR_STATUS_REG1 : STD_LOGIC;
  signal CLEAR_STATUS_REG2 : STD_LOGIC;
  signal CONFIG_REG_MATCH : STD_LOGIC;
  signal CONFIG_REG_MATCH_COMB : STD_LOGIC;
  signal CONSISTENCY_MATCH : STD_LOGIC;
  signal CONSISTENCY_MATCH_COMB : STD_LOGIC;
  signal \CONSISTENCY_MATCH_i_2__0_n_0\ : STD_LOGIC;
  signal \CONSISTENCY_MATCH_i_3__0_n_0\ : STD_LOGIC;
  signal \CONSISTENCY_MATCH_i_4__0_n_0\ : STD_LOGIC;
  signal \CONSISTENCY_MATCH_i_5__0_n_0\ : STD_LOGIC;
  signal \CONSISTENCY_MATCH_i_6__0_n_0\ : STD_LOGIC;
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal GENERATE_REMOTE_FAULT : STD_LOGIC;
  signal GENERATE_REMOTE_FAULT0 : STD_LOGIC;
  signal \GENERATE_REMOTE_FAULT_i_2__0_n_0\ : STD_LOGIC;
  signal \GENERATE_REMOTE_FAULT_i_3__0_n_0\ : STD_LOGIC;
  signal \GENERATE_REMOTE_FAULT_i_4__0_n_0\ : STD_LOGIC;
  signal IDLE_INSERTED : STD_LOGIC;
  signal IDLE_INSERTED0 : STD_LOGIC;
  signal IDLE_INSERTED_REG1 : STD_LOGIC;
  signal IDLE_INSERTED_REG2 : STD_LOGIC;
  signal IDLE_INSERTED_REG3 : STD_LOGIC;
  signal IDLE_INSERTED_REG30 : STD_LOGIC;
  signal IDLE_INSERTED_REG4 : STD_LOGIC;
  signal IDLE_MATCH : STD_LOGIC;
  signal IDLE_MATCH0 : STD_LOGIC;
  signal IDLE_MATCH_2 : STD_LOGIC;
  signal IDLE_MATCH_20 : STD_LOGIC;
  signal IDLE_REMOVED : STD_LOGIC;
  signal IDLE_REMOVED0 : STD_LOGIC;
  signal IDLE_REMOVED_REG1 : STD_LOGIC;
  signal IDLE_REMOVED_REG2 : STD_LOGIC;
  signal \LINK_TIMER[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \LINK_TIMER[9]_i_1__0_n_0\ : STD_LOGIC;
  signal \LINK_TIMER[9]_i_3__0_n_0\ : STD_LOGIC;
  signal LINK_TIMER_DONE : STD_LOGIC;
  signal \LINK_TIMER_DONE_i_1__0_n_0\ : STD_LOGIC;
  signal \LINK_TIMER_DONE_i_2__0_n_0\ : STD_LOGIC;
  signal \LINK_TIMER_DONE_i_3__0_n_0\ : STD_LOGIC;
  signal LINK_TIMER_SATURATED : STD_LOGIC;
  signal LINK_TIMER_SATURATED_COMB : STD_LOGIC;
  signal \LINK_TIMER_SATURATED_i_2__0_n_0\ : STD_LOGIC;
  signal \LINK_TIMER_SATURATED_i_3__0_n_0\ : STD_LOGIC;
  signal \LINK_TIMER_SATURATED_i_4__0_n_0\ : STD_LOGIC;
  signal LINK_TIMER_reg : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal MASK_RUDI_BUFERR : STD_LOGIC;
  signal MASK_RUDI_BUFERR_TIMER : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \MASK_RUDI_BUFERR_TIMER[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \MASK_RUDI_BUFERR_TIMER[10]_i_1__0_n_0\ : STD_LOGIC;
  signal \MASK_RUDI_BUFERR_TIMER[11]_i_1__0_n_0\ : STD_LOGIC;
  signal \MASK_RUDI_BUFERR_TIMER[12]_i_2__0_n_0\ : STD_LOGIC;
  signal \MASK_RUDI_BUFERR_TIMER[12]_i_4__0_n_0\ : STD_LOGIC;
  signal \MASK_RUDI_BUFERR_TIMER[12]_i_5__0_n_0\ : STD_LOGIC;
  signal \MASK_RUDI_BUFERR_TIMER[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \MASK_RUDI_BUFERR_TIMER[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \MASK_RUDI_BUFERR_TIMER[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \MASK_RUDI_BUFERR_TIMER[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \MASK_RUDI_BUFERR_TIMER[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \MASK_RUDI_BUFERR_TIMER[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \MASK_RUDI_BUFERR_TIMER[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \MASK_RUDI_BUFERR_TIMER[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \MASK_RUDI_BUFERR_TIMER[9]_i_1__0_n_0\ : STD_LOGIC;
  signal \^mask_rudi_buferr_timer_reg[3]_0\ : STD_LOGIC;
  signal \MASK_RUDI_BUFERR_i_1__0_n_0\ : STD_LOGIC;
  signal MASK_RUDI_CLKCOR : STD_LOGIC;
  signal \MASK_RUDI_CLKCOR_i_1__0_n_0\ : STD_LOGIC;
  signal \^mr_an_complete\ : STD_LOGIC;
  signal \MR_AN_COMPLETE_i_1__0_n_0\ : STD_LOGIC;
  signal MR_AN_ENABLE_CHANGE : STD_LOGIC;
  signal MR_AN_ENABLE_CHANGE0 : STD_LOGIC;
  signal MR_AN_ENABLE_REG1 : STD_LOGIC;
  signal MR_AN_ENABLE_REG2 : STD_LOGIC;
  signal \^mr_link_status\ : STD_LOGIC;
  signal \MR_LINK_STATUS_i_1__0_n_0\ : STD_LOGIC;
  signal \^mr_lp_adv_ability_int_reg[16]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal MR_PAGE_RX_CLEAR_REG1 : STD_LOGIC;
  signal MR_PAGE_RX_CLEAR_REG2 : STD_LOGIC;
  signal \^mr_page_rx_set\ : STD_LOGIC;
  signal MR_PAGE_RX_SET0 : STD_LOGIC;
  signal \MR_PAGE_RX_SET_i_1__0_n_0\ : STD_LOGIC;
  signal \MR_REMOTE_FAULT_i_1__0_n_0\ : STD_LOGIC;
  signal MR_RESTART_AN_INT : STD_LOGIC;
  signal \MR_RESTART_AN_INT_i_1__0_n_0\ : STD_LOGIC;
  signal MR_RESTART_AN_SET_REG1 : STD_LOGIC;
  signal MR_RESTART_AN_SET_REG2 : STD_LOGIC;
  signal PREVIOUS_STATE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal PULSE4096 : STD_LOGIC;
  signal PULSE40960 : STD_LOGIC;
  signal \^received_idle\ : STD_LOGIC;
  signal \^rx_config_reg_null_reg_0\ : STD_LOGIC;
  signal \^rx_config_reg_reg_reg[11]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \RX_CONFIG_REG_REG_reg_n_0_[0]\ : STD_LOGIC;
  signal \RX_CONFIG_REG_REG_reg_n_0_[12]\ : STD_LOGIC;
  signal \RX_CONFIG_REG_REG_reg_n_0_[13]\ : STD_LOGIC;
  signal \RX_CONFIG_REG_REG_reg_n_0_[1]\ : STD_LOGIC;
  signal \RX_CONFIG_REG_REG_reg_n_0_[2]\ : STD_LOGIC;
  signal \RX_CONFIG_REG_REG_reg_n_0_[3]\ : STD_LOGIC;
  signal \RX_CONFIG_REG_REG_reg_n_0_[4]\ : STD_LOGIC;
  signal \RX_CONFIG_REG_REG_reg_n_0_[5]\ : STD_LOGIC;
  signal \RX_CONFIG_REG_REG_reg_n_0_[6]\ : STD_LOGIC;
  signal \RX_CONFIG_REG_REG_reg_n_0_[7]\ : STD_LOGIC;
  signal \RX_CONFIG_REG_REG_reg_n_0_[8]\ : STD_LOGIC;
  signal RX_CONFIG_SNAPSHOT : STD_LOGIC;
  signal \RX_CONFIG_SNAPSHOT[15]_i_2__0_n_0\ : STD_LOGIC;
  signal \RX_CONFIG_SNAPSHOT[15]_i_3__0_n_0\ : STD_LOGIC;
  signal \RX_CONFIG_SNAPSHOT_reg_n_0_[0]\ : STD_LOGIC;
  signal \RX_CONFIG_SNAPSHOT_reg_n_0_[10]\ : STD_LOGIC;
  signal \RX_CONFIG_SNAPSHOT_reg_n_0_[11]\ : STD_LOGIC;
  signal \RX_CONFIG_SNAPSHOT_reg_n_0_[12]\ : STD_LOGIC;
  signal \RX_CONFIG_SNAPSHOT_reg_n_0_[13]\ : STD_LOGIC;
  signal \RX_CONFIG_SNAPSHOT_reg_n_0_[15]\ : STD_LOGIC;
  signal \RX_CONFIG_SNAPSHOT_reg_n_0_[1]\ : STD_LOGIC;
  signal \RX_CONFIG_SNAPSHOT_reg_n_0_[2]\ : STD_LOGIC;
  signal \RX_CONFIG_SNAPSHOT_reg_n_0_[3]\ : STD_LOGIC;
  signal \RX_CONFIG_SNAPSHOT_reg_n_0_[4]\ : STD_LOGIC;
  signal \RX_CONFIG_SNAPSHOT_reg_n_0_[5]\ : STD_LOGIC;
  signal \RX_CONFIG_SNAPSHOT_reg_n_0_[6]\ : STD_LOGIC;
  signal \RX_CONFIG_SNAPSHOT_reg_n_0_[7]\ : STD_LOGIC;
  signal \RX_CONFIG_SNAPSHOT_reg_n_0_[8]\ : STD_LOGIC;
  signal \RX_CONFIG_SNAPSHOT_reg_n_0_[9]\ : STD_LOGIC;
  signal RX_IDLE_REG1 : STD_LOGIC;
  signal RX_IDLE_REG2 : STD_LOGIC;
  signal RX_RUDI_INVALID_DELAY : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal RX_RUDI_INVALID_DELAY0 : STD_LOGIC;
  signal RX_RUDI_INVALID_REG : STD_LOGIC;
  signal \SGMII_SPEED[1]_i_2__0_n_0\ : STD_LOGIC;
  signal START_LINK_TIMER : STD_LOGIC;
  signal START_LINK_TIMER_REG : STD_LOGIC;
  signal START_LINK_TIMER_REG2 : STD_LOGIC;
  signal \START_LINK_TIMER_REG_i_2__0_n_0\ : STD_LOGIC;
  signal \START_LINK_TIMER_REG_i_3__0_n_0\ : STD_LOGIC;
  signal STATE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \STATE[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \STATE[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \STATE[0]_i_3__0_n_0\ : STD_LOGIC;
  signal \STATE[0]_i_4__0_n_0\ : STD_LOGIC;
  signal \STATE[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \STATE[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \STATE[1]_i_3__0_n_0\ : STD_LOGIC;
  signal \STATE[1]_i_4__0_n_0\ : STD_LOGIC;
  signal \STATE[1]_i_5__0_n_0\ : STD_LOGIC;
  signal \STATE[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \STATE[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \STATE[2]_i_3__0_n_0\ : STD_LOGIC;
  signal \STATE[2]_i_4__0_n_0\ : STD_LOGIC;
  signal \STATE[2]_i_5__0_n_0\ : STD_LOGIC;
  signal \STATE[2]_i_6__0_n_0\ : STD_LOGIC;
  signal \STATE[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \STATE[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \STATE[3]_i_3__0_n_0\ : STD_LOGIC;
  signal \STATE[3]_i_4__0_n_0\ : STD_LOGIC;
  signal SYNC_STATUS_HELD : STD_LOGIC;
  signal \SYNC_STATUS_HELD_i_1__0_n_0\ : STD_LOGIC;
  signal TIMER4096_MSB_REG : STD_LOGIC;
  signal TIMER4096_reg : STD_LOGIC_VECTOR ( 11 to 11 );
  signal \TIMER4096_reg_n_0_[0]\ : STD_LOGIC;
  signal \TIMER4096_reg_n_0_[10]\ : STD_LOGIC;
  signal \TIMER4096_reg_n_0_[1]\ : STD_LOGIC;
  signal \TIMER4096_reg_n_0_[2]\ : STD_LOGIC;
  signal \TIMER4096_reg_n_0_[3]\ : STD_LOGIC;
  signal \TIMER4096_reg_n_0_[4]\ : STD_LOGIC;
  signal \TIMER4096_reg_n_0_[5]\ : STD_LOGIC;
  signal \TIMER4096_reg_n_0_[6]\ : STD_LOGIC;
  signal \TIMER4096_reg_n_0_[7]\ : STD_LOGIC;
  signal \TIMER4096_reg_n_0_[8]\ : STD_LOGIC;
  signal \TIMER4096_reg_n_0_[9]\ : STD_LOGIC;
  signal \^toggle_rx\ : STD_LOGIC;
  signal TOGGLE_TX : STD_LOGIC;
  signal \TOGGLE_TX_i_1__0_n_0\ : STD_LOGIC;
  signal \TX_CONFIG_REG_INT[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \TX_CONFIG_REG_INT[11]_i_1__0_n_0\ : STD_LOGIC;
  signal \TX_CONFIG_REG_INT[13]_i_2__0_n_0\ : STD_LOGIC;
  signal \TX_CONFIG_REG_INT[14]_i_1__0_n_0\ : STD_LOGIC;
  signal \^xmit_config_int\ : STD_LOGIC;
  signal \XMIT_CONFIG_INT_i_1__1_n_0\ : STD_LOGIC;
  signal \XMIT_CONFIG_INT_i_2__2_n_0\ : STD_LOGIC;
  signal \XMIT_CONFIG_INT_i_3__0_n_0\ : STD_LOGIC;
  signal \^xmit_data_int\ : STD_LOGIC;
  signal XMIT_DATA_INT0 : STD_LOGIC;
  signal \__16\ : STD_LOGIC_VECTOR ( 15 to 15 );
  signal p_0_in0_in : STD_LOGIC;
  signal p_0_in26_in : STD_LOGIC;
  signal \plusOp__0\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \plusOp__0__0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \plusOp__0_carry__0_n_6\ : STD_LOGIC;
  signal \plusOp__0_carry__0_n_7\ : STD_LOGIC;
  signal \plusOp__0_carry_n_0\ : STD_LOGIC;
  signal \plusOp__0_carry_n_1\ : STD_LOGIC;
  signal \plusOp__0_carry_n_2\ : STD_LOGIC;
  signal \plusOp__0_carry_n_3\ : STD_LOGIC;
  signal \plusOp__0_carry_n_4\ : STD_LOGIC;
  signal \plusOp__0_carry_n_5\ : STD_LOGIC;
  signal \plusOp__0_carry_n_6\ : STD_LOGIC;
  signal \plusOp__0_carry_n_7\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__0_n_12\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__0_n_13\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__0_n_14\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__0_n_15\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__0_n_5\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__0_n_6\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__0_n_7\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry_n_10\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry_n_11\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry_n_12\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry_n_13\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry_n_14\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry_n_15\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry_n_4\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry_n_5\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry_n_6\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry_n_7\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry_n_8\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry_n_9\ : STD_LOGIC;
  signal \^status_vector_ch1\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_plusOp__0_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_plusOp__0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_plusOp_inferred__0/i__carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_plusOp_inferred__0/i__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ACKNOWLEDGE_MATCH_2_i_1__0\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \ACKNOWLEDGE_MATCH_3_i_1__0\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \AN_SYNC_STATUS_i_1__0\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \GENERATE_REMOTE_FAULT_i_4__0\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \IDLE_INSERTED_i_1__0\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \IDLE_MATCH_2_i_1__0\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \IDLE_MATCH_i_1__0\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \IDLE_REMOVED_i_1__0\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \LINK_TIMER[1]_i_1__0\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \LINK_TIMER[2]_i_1__0\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \LINK_TIMER[3]_i_1__0\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \LINK_TIMER[4]_i_1__0\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \LINK_TIMER[6]_i_1__0\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \LINK_TIMER[7]_i_1__0\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \LINK_TIMER[8]_i_1__0\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \LINK_TIMER[9]_i_2__0\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \MASK_RUDI_BUFERR_TIMER[10]_i_1__0\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \MASK_RUDI_BUFERR_TIMER[11]_i_1__0\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \MASK_RUDI_BUFERR_TIMER[12]_i_2__0\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \MASK_RUDI_BUFERR_TIMER[1]_i_1__0\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \MASK_RUDI_BUFERR_TIMER[2]_i_1__0\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \MASK_RUDI_BUFERR_TIMER[3]_i_1__0\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \MASK_RUDI_BUFERR_TIMER[4]_i_1__0\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \MASK_RUDI_BUFERR_TIMER[5]_i_1__0\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \MASK_RUDI_BUFERR_TIMER[6]_i_1__0\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \MASK_RUDI_BUFERR_TIMER[7]_i_1__0\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \MASK_RUDI_BUFERR_TIMER[8]_i_1__0\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \MASK_RUDI_BUFERR_TIMER[9]_i_1__0\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \RX_CONFIG_SNAPSHOT[15]_i_3__0\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \RX_RUDI_INVALID_DELAY[0]_i_1__0\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \SGMII_SPEED[1]_i_2__0\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \START_LINK_TIMER_REG_i_2__0\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \STATE[0]_i_2__0\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \STATE[1]_i_4__0\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \STATE[1]_i_5__0\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \STATE[2]_i_2__0\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \STATE[2]_i_3__0\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \STATE[2]_i_4__0\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \STATE[2]_i_6__0\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \STATE[3]_i_2__0\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \STATE[3]_i_4__0\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \SYNC_STATUS_HELD_i_1__0\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \TX_CONFIG_REG_INT[0]_i_1__0\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \TX_CONFIG_REG_INT[13]_i_2__0\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \TX_CONFIG_REG_INT[14]_i_1__0\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \XMIT_CONFIG_INT_i_2__2\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \XMIT_CONFIG_INT_i_3__0\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \XMIT_DATA_INT_i_1__2\ : label is "soft_lutpair99";
begin
  D(3 downto 0) <= \^d\(3 downto 0);
  \MASK_RUDI_BUFERR_TIMER_reg[3]_0\ <= \^mask_rudi_buferr_timer_reg[3]_0\;
  MR_AN_COMPLETE <= \^mr_an_complete\;
  MR_LINK_STATUS <= \^mr_link_status\;
  \MR_LP_ADV_ABILITY_INT_reg[16]_0\(3 downto 0) <= \^mr_lp_adv_ability_int_reg[16]_0\(3 downto 0);
  MR_PAGE_RX_SET <= \^mr_page_rx_set\;
  RECEIVED_IDLE <= \^received_idle\;
  RX_CONFIG_REG_NULL_reg_0 <= \^rx_config_reg_null_reg_0\;
  \RX_CONFIG_REG_REG_reg[11]_0\(2 downto 0) <= \^rx_config_reg_reg_reg[11]_0\(2 downto 0);
  TOGGLE_RX <= \^toggle_rx\;
  XMIT_CONFIG_INT <= \^xmit_config_int\;
  XMIT_DATA_INT <= \^xmit_data_int\;
  status_vector_ch1(5 downto 0) <= \^status_vector_ch1\(5 downto 0);
\ABILITY_MATCH_2_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => MASK_RUDI_BUFERR,
      I1 => RX_IDLE,
      I2 => \out\,
      O => ACKNOWLEDGE_MATCH_3
    );
\ABILITY_MATCH_2_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000009"
    )
        port map (
      I0 => Q(15),
      I1 => p_0_in0_in,
      I2 => \^received_idle\,
      I3 => \ABILITY_MATCH_2_i_3__0_n_0\,
      I4 => \ABILITY_MATCH_2_i_4__0_n_0\,
      I5 => CONFIG_REG_MATCH_reg_0,
      O => CONFIG_REG_MATCH_COMB
    );
\ABILITY_MATCH_2_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \RX_CONFIG_REG_REG_reg_n_0_[6]\,
      I1 => Q(6),
      I2 => Q(7),
      I3 => \RX_CONFIG_REG_REG_reg_n_0_[7]\,
      I4 => Q(8),
      I5 => \RX_CONFIG_REG_REG_reg_n_0_[8]\,
      O => \ABILITY_MATCH_2_i_3__0_n_0\
    );
\ABILITY_MATCH_2_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFEFFFFFFFFEFFE"
    )
        port map (
      I0 => \ABILITY_MATCH_2_i_6__0_n_0\,
      I1 => \ABILITY_MATCH_2_i_7__0_n_0\,
      I2 => Q(13),
      I3 => \RX_CONFIG_REG_REG_reg_n_0_[13]\,
      I4 => Q(12),
      I5 => \RX_CONFIG_REG_REG_reg_n_0_[12]\,
      O => \ABILITY_MATCH_2_i_4__0_n_0\
    );
\ABILITY_MATCH_2_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \RX_CONFIG_REG_REG_reg_n_0_[0]\,
      I1 => Q(0),
      I2 => Q(2),
      I3 => \RX_CONFIG_REG_REG_reg_n_0_[2]\,
      I4 => Q(1),
      I5 => \RX_CONFIG_REG_REG_reg_n_0_[1]\,
      O => \ABILITY_MATCH_2_i_6__0_n_0\
    );
\ABILITY_MATCH_2_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \RX_CONFIG_REG_REG_reg_n_0_[3]\,
      I1 => Q(3),
      I2 => Q(4),
      I3 => \RX_CONFIG_REG_REG_reg_n_0_[4]\,
      I4 => Q(5),
      I5 => \RX_CONFIG_REG_REG_reg_n_0_[5]\,
      O => \ABILITY_MATCH_2_i_7__0_n_0\
    );
ABILITY_MATCH_2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_VALID,
      D => CONFIG_REG_MATCH_COMB,
      Q => ABILITY_MATCH_2,
      R => ACKNOWLEDGE_MATCH_3
    );
\ABILITY_MATCH_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008F80"
    )
        port map (
      I0 => CONFIG_REG_MATCH_COMB,
      I1 => ABILITY_MATCH_2,
      I2 => RX_CONFIG_VALID,
      I3 => ABILITY_MATCH,
      I4 => MASK_RUDI_BUFERR,
      I5 => SR(0),
      O => \ABILITY_MATCH_i_1__0_n_0\
    );
ABILITY_MATCH_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \ABILITY_MATCH_i_1__0_n_0\,
      Q => ABILITY_MATCH,
      R => '0'
    );
\ACKNOWLEDGE_MATCH_2_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in26_in,
      I1 => Q(14),
      O => ACKNOWLEDGE_MATCH_20
    );
ACKNOWLEDGE_MATCH_2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_VALID,
      D => ACKNOWLEDGE_MATCH_20,
      Q => ACKNOWLEDGE_MATCH_2,
      R => ACKNOWLEDGE_MATCH_3
    );
\ACKNOWLEDGE_MATCH_3_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ACKNOWLEDGE_MATCH_2,
      I1 => Q(14),
      I2 => p_0_in26_in,
      O => ACKNOWLEDGE_MATCH_30
    );
ACKNOWLEDGE_MATCH_3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_VALID,
      D => ACKNOWLEDGE_MATCH_30,
      Q => ACKNOWLEDGE_MATCH_3_reg_n_0,
      R => ACKNOWLEDGE_MATCH_3
    );
\AN_SYNC_STATUS_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBFFF80"
    )
        port map (
      I0 => SYNC_STATUS_HELD,
      I1 => LINK_TIMER_SATURATED,
      I2 => PULSE4096,
      I3 => RXSYNC_STATUS,
      I4 => AN_SYNC_STATUS,
      O => \AN_SYNC_STATUS_i_1__0_n_0\
    );
AN_SYNC_STATUS_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \AN_SYNC_STATUS_i_1__0_n_0\,
      Q => AN_SYNC_STATUS,
      R => \out\
    );
\BASEX_REMOTE_FAULT_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => MR_PAGE_RX_SET0,
      D => BASEX_REMOTE_FAULT_RSLVD(0),
      Q => \^status_vector_ch1\(2),
      R => \out\
    );
CLEAR_STATUS_REG1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => CLEAR_STATUS_REG,
      Q => CLEAR_STATUS_REG1,
      R => \out\
    );
CLEAR_STATUS_REG2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => CLEAR_STATUS_REG1,
      Q => CLEAR_STATUS_REG2,
      R => \out\
    );
CONFIG_REG_MATCH_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => CONFIG_REG_MATCH_COMB,
      Q => CONFIG_REG_MATCH,
      R => \out\
    );
\CONSISTENCY_MATCH_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000009"
    )
        port map (
      I0 => \RX_CONFIG_SNAPSHOT_reg_n_0_[15]\,
      I1 => Q(15),
      I2 => \CONSISTENCY_MATCH_i_2__0_n_0\,
      I3 => \CONSISTENCY_MATCH_i_3__0_n_0\,
      I4 => \CONSISTENCY_MATCH_i_4__0_n_0\,
      O => CONSISTENCY_MATCH_COMB
    );
\CONSISTENCY_MATCH_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \RX_CONFIG_SNAPSHOT_reg_n_0_[6]\,
      I1 => Q(6),
      I2 => Q(7),
      I3 => \RX_CONFIG_SNAPSHOT_reg_n_0_[7]\,
      I4 => Q(8),
      I5 => \RX_CONFIG_SNAPSHOT_reg_n_0_[8]\,
      O => \CONSISTENCY_MATCH_i_2__0_n_0\
    );
\CONSISTENCY_MATCH_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFEFFFFFFFFEFFE"
    )
        port map (
      I0 => \CONSISTENCY_MATCH_i_5__0_n_0\,
      I1 => \CONSISTENCY_MATCH_i_6__0_n_0\,
      I2 => Q(12),
      I3 => \RX_CONFIG_SNAPSHOT_reg_n_0_[12]\,
      I4 => Q(13),
      I5 => \RX_CONFIG_SNAPSHOT_reg_n_0_[13]\,
      O => \CONSISTENCY_MATCH_i_3__0_n_0\
    );
\CONSISTENCY_MATCH_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \RX_CONFIG_SNAPSHOT_reg_n_0_[9]\,
      I1 => Q(9),
      I2 => Q(10),
      I3 => \RX_CONFIG_SNAPSHOT_reg_n_0_[10]\,
      I4 => Q(11),
      I5 => \RX_CONFIG_SNAPSHOT_reg_n_0_[11]\,
      O => \CONSISTENCY_MATCH_i_4__0_n_0\
    );
\CONSISTENCY_MATCH_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \RX_CONFIG_SNAPSHOT_reg_n_0_[0]\,
      I1 => Q(0),
      I2 => Q(1),
      I3 => \RX_CONFIG_SNAPSHOT_reg_n_0_[1]\,
      I4 => Q(2),
      I5 => \RX_CONFIG_SNAPSHOT_reg_n_0_[2]\,
      O => \CONSISTENCY_MATCH_i_5__0_n_0\
    );
\CONSISTENCY_MATCH_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \RX_CONFIG_SNAPSHOT_reg_n_0_[3]\,
      I1 => Q(3),
      I2 => Q(4),
      I3 => \RX_CONFIG_SNAPSHOT_reg_n_0_[4]\,
      I4 => Q(5),
      I5 => \RX_CONFIG_SNAPSHOT_reg_n_0_[5]\,
      O => \CONSISTENCY_MATCH_i_6__0_n_0\
    );
CONSISTENCY_MATCH_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => CONSISTENCY_MATCH_COMB,
      Q => CONSISTENCY_MATCH,
      R => \out\
    );
\GENERATE_REMOTE_FAULT_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000000"
    )
        port map (
      I0 => \GENERATE_REMOTE_FAULT_i_2__0_n_0\,
      I1 => \STATE[3]_i_3__0_n_0\,
      I2 => \GENERATE_REMOTE_FAULT_i_3__0_n_0\,
      I3 => STATE(3),
      I4 => \GENERATE_REMOTE_FAULT_i_4__0_n_0\,
      I5 => STATE(0),
      O => GENERATE_REMOTE_FAULT0
    );
\GENERATE_REMOTE_FAULT_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0888888888888888"
    )
        port map (
      I0 => \STATE[1]_i_2__0_n_0\,
      I1 => \STATE[2]_i_3__0_n_0\,
      I2 => \STATE[2]_i_4__0_n_0\,
      I3 => IDLE_MATCH,
      I4 => LINK_TIMER_DONE,
      I5 => STATE(0),
      O => \GENERATE_REMOTE_FAULT_i_2__0_n_0\
    );
\GENERATE_REMOTE_FAULT_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FF60"
    )
        port map (
      I0 => \^rx_config_reg_reg_reg[11]_0\(2),
      I1 => \^toggle_rx\,
      I2 => ABILITY_MATCH,
      I3 => \STATE[2]_i_3__0_n_0\,
      I4 => \STATE[2]_i_4__0_n_0\,
      I5 => \STATE[2]_i_5__0_n_0\,
      O => \GENERATE_REMOTE_FAULT_i_3__0_n_0\
    );
\GENERATE_REMOTE_FAULT_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => STATE(2),
      I1 => STATE(1),
      O => \GENERATE_REMOTE_FAULT_i_4__0_n_0\
    );
GENERATE_REMOTE_FAULT_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => GENERATE_REMOTE_FAULT0,
      Q => GENERATE_REMOTE_FAULT,
      R => \out\
    );
IDLE_INSERTED_REG1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => IDLE_INSERTED,
      Q => IDLE_INSERTED_REG1,
      R => \out\
    );
IDLE_INSERTED_REG2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => IDLE_INSERTED_REG1,
      Q => IDLE_INSERTED_REG2,
      R => \out\
    );
\IDLE_INSERTED_REG3_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => IDLE_INSERTED_REG2,
      I1 => RX_IDLE_REG2,
      O => IDLE_INSERTED_REG30
    );
IDLE_INSERTED_REG3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => IDLE_INSERTED_REG30,
      Q => IDLE_INSERTED_REG3,
      R => \out\
    );
IDLE_INSERTED_REG4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => IDLE_INSERTED_REG3,
      Q => IDLE_INSERTED_REG4,
      R => \out\
    );
\IDLE_INSERTED_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => MASK_RUDI_CLKCOR_reg_0(1),
      I1 => MASK_RUDI_CLKCOR_reg_0(0),
      I2 => \^xmit_config_int\,
      O => IDLE_INSERTED0
    );
IDLE_INSERTED_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => IDLE_INSERTED0,
      Q => IDLE_INSERTED,
      R => \out\
    );
\IDLE_MATCH_2_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => IDLE_INSERTED_REG2,
      I1 => RX_IDLE,
      I2 => IDLE_INSERTED_REG4,
      O => IDLE_MATCH_20
    );
IDLE_MATCH_2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_IDLE_REG2,
      D => IDLE_MATCH_20,
      Q => IDLE_MATCH_2,
      R => \out\
    );
\IDLE_MATCH_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4440"
    )
        port map (
      I0 => IDLE_INSERTED_REG2,
      I1 => RX_IDLE,
      I2 => IDLE_REMOVED_REG2,
      I3 => IDLE_MATCH_2,
      O => IDLE_MATCH0
    );
IDLE_MATCH_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_IDLE_REG2,
      D => IDLE_MATCH0,
      Q => IDLE_MATCH,
      R => \out\
    );
IDLE_REMOVED_REG1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => IDLE_REMOVED,
      Q => IDLE_REMOVED_REG1,
      R => \out\
    );
IDLE_REMOVED_REG2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => IDLE_REMOVED_REG1,
      Q => IDLE_REMOVED_REG2,
      R => \out\
    );
\IDLE_REMOVED_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => MASK_RUDI_CLKCOR_reg_0(1),
      I1 => MASK_RUDI_CLKCOR_reg_0(0),
      I2 => \^xmit_config_int\,
      O => IDLE_REMOVED0
    );
IDLE_REMOVED_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => IDLE_REMOVED0,
      Q => IDLE_REMOVED,
      R => \out\
    );
\LINK_TIMER[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => LINK_TIMER_reg(0),
      O => \plusOp__0__0\(0)
    );
\LINK_TIMER[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => LINK_TIMER_reg(0),
      I1 => LINK_TIMER_reg(1),
      O => \plusOp__0__0\(1)
    );
\LINK_TIMER[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => LINK_TIMER_reg(2),
      I1 => LINK_TIMER_reg(0),
      I2 => LINK_TIMER_reg(1),
      O => \plusOp__0__0\(2)
    );
\LINK_TIMER[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => LINK_TIMER_reg(3),
      I1 => LINK_TIMER_reg(1),
      I2 => LINK_TIMER_reg(0),
      I3 => LINK_TIMER_reg(2),
      O => \plusOp__0__0\(3)
    );
\LINK_TIMER[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => LINK_TIMER_reg(4),
      I1 => LINK_TIMER_reg(2),
      I2 => LINK_TIMER_reg(0),
      I3 => LINK_TIMER_reg(1),
      I4 => LINK_TIMER_reg(3),
      O => \plusOp__0__0\(4)
    );
\LINK_TIMER[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => LINK_TIMER_reg(5),
      I1 => LINK_TIMER_reg(3),
      I2 => LINK_TIMER_reg(1),
      I3 => LINK_TIMER_reg(0),
      I4 => LINK_TIMER_reg(2),
      I5 => LINK_TIMER_reg(4),
      O => \plusOp__0__0\(5)
    );
\LINK_TIMER[6]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => LINK_TIMER_reg(6),
      I1 => \LINK_TIMER[9]_i_3__0_n_0\,
      O => \LINK_TIMER[6]_i_1__0_n_0\
    );
\LINK_TIMER[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => LINK_TIMER_reg(7),
      I1 => \LINK_TIMER[9]_i_3__0_n_0\,
      I2 => LINK_TIMER_reg(6),
      O => \plusOp__0__0\(7)
    );
\LINK_TIMER[8]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A6AA"
    )
        port map (
      I0 => LINK_TIMER_reg(8),
      I1 => LINK_TIMER_reg(6),
      I2 => \LINK_TIMER[9]_i_3__0_n_0\,
      I3 => LINK_TIMER_reg(7),
      O => \plusOp__0__0\(8)
    );
\LINK_TIMER[9]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF8"
    )
        port map (
      I0 => LINK_TIMER_SATURATED,
      I1 => PULSE4096,
      I2 => START_LINK_TIMER_REG,
      I3 => \out\,
      O => \LINK_TIMER[9]_i_1__0_n_0\
    );
\LINK_TIMER[9]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A6AAAAAA"
    )
        port map (
      I0 => LINK_TIMER_reg(9),
      I1 => LINK_TIMER_reg(7),
      I2 => \LINK_TIMER[9]_i_3__0_n_0\,
      I3 => LINK_TIMER_reg(6),
      I4 => LINK_TIMER_reg(8),
      O => \plusOp__0__0\(9)
    );
\LINK_TIMER[9]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => LINK_TIMER_reg(4),
      I1 => LINK_TIMER_reg(2),
      I2 => LINK_TIMER_reg(0),
      I3 => LINK_TIMER_reg(1),
      I4 => LINK_TIMER_reg(3),
      I5 => LINK_TIMER_reg(5),
      O => \LINK_TIMER[9]_i_3__0_n_0\
    );
\LINK_TIMER_DONE_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000808"
    )
        port map (
      I0 => \LINK_TIMER_DONE_i_2__0_n_0\,
      I1 => \STATE[3]_i_3__0_n_0\,
      I2 => \LINK_TIMER_DONE_i_3__0_n_0\,
      I3 => STATE(3),
      I4 => \STATE[2]_i_5__0_n_0\,
      O => \LINK_TIMER_DONE_i_1__0_n_0\
    );
\LINK_TIMER_DONE_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001110"
    )
        port map (
      I0 => START_LINK_TIMER_REG,
      I1 => \out\,
      I2 => LINK_TIMER_SATURATED,
      I3 => LINK_TIMER_DONE,
      I4 => START_LINK_TIMER_REG2,
      O => \LINK_TIMER_DONE_i_2__0_n_0\
    );
\LINK_TIMER_DONE_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F4F4F444444444"
    )
        port map (
      I0 => \START_LINK_TIMER_REG_i_2__0_n_0\,
      I1 => AN_ENABLE_INT,
      I2 => LINK_TIMER_DONE,
      I3 => \^rx_config_reg_null_reg_0\,
      I4 => ABILITY_MATCH,
      I5 => \SGMII_SPEED[1]_i_2__0_n_0\,
      O => \LINK_TIMER_DONE_i_3__0_n_0\
    );
LINK_TIMER_DONE_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \LINK_TIMER_DONE_i_1__0_n_0\,
      Q => LINK_TIMER_DONE,
      R => '0'
    );
\LINK_TIMER_SATURATED_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \LINK_TIMER_SATURATED_i_2__0_n_0\,
      I1 => \LINK_TIMER_SATURATED_i_3__0_n_0\,
      I2 => \LINK_TIMER_SATURATED_i_4__0_n_0\,
      I3 => LINK_TIMER_reg(9),
      O => LINK_TIMER_SATURATED_COMB
    );
\LINK_TIMER_SATURATED_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => link_timer_value_ch1(3),
      I1 => LINK_TIMER_reg(3),
      I2 => LINK_TIMER_reg(5),
      I3 => link_timer_value_ch1(5),
      I4 => LINK_TIMER_reg(4),
      I5 => link_timer_value_ch1(4),
      O => \LINK_TIMER_SATURATED_i_2__0_n_0\
    );
\LINK_TIMER_SATURATED_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => link_timer_value_ch1(6),
      I1 => LINK_TIMER_reg(6),
      I2 => LINK_TIMER_reg(7),
      I3 => link_timer_value_ch1(7),
      I4 => LINK_TIMER_reg(8),
      I5 => link_timer_value_ch1(8),
      O => \LINK_TIMER_SATURATED_i_3__0_n_0\
    );
\LINK_TIMER_SATURATED_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => LINK_TIMER_reg(1),
      I1 => link_timer_value_ch1(1),
      I2 => LINK_TIMER_reg(2),
      I3 => link_timer_value_ch1(2),
      I4 => link_timer_value_ch1(0),
      I5 => LINK_TIMER_reg(0),
      O => \LINK_TIMER_SATURATED_i_4__0_n_0\
    );
LINK_TIMER_SATURATED_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => LINK_TIMER_SATURATED_COMB,
      Q => LINK_TIMER_SATURATED,
      R => \out\
    );
\LINK_TIMER_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => PULSE4096,
      D => \plusOp__0__0\(0),
      Q => LINK_TIMER_reg(0),
      R => \LINK_TIMER[9]_i_1__0_n_0\
    );
\LINK_TIMER_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => PULSE4096,
      D => \plusOp__0__0\(1),
      Q => LINK_TIMER_reg(1),
      R => \LINK_TIMER[9]_i_1__0_n_0\
    );
\LINK_TIMER_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => PULSE4096,
      D => \plusOp__0__0\(2),
      Q => LINK_TIMER_reg(2),
      R => \LINK_TIMER[9]_i_1__0_n_0\
    );
\LINK_TIMER_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => PULSE4096,
      D => \plusOp__0__0\(3),
      Q => LINK_TIMER_reg(3),
      R => \LINK_TIMER[9]_i_1__0_n_0\
    );
\LINK_TIMER_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => PULSE4096,
      D => \plusOp__0__0\(4),
      Q => LINK_TIMER_reg(4),
      R => \LINK_TIMER[9]_i_1__0_n_0\
    );
\LINK_TIMER_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => PULSE4096,
      D => \plusOp__0__0\(5),
      Q => LINK_TIMER_reg(5),
      R => \LINK_TIMER[9]_i_1__0_n_0\
    );
\LINK_TIMER_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => PULSE4096,
      D => \LINK_TIMER[6]_i_1__0_n_0\,
      Q => LINK_TIMER_reg(6),
      R => \LINK_TIMER[9]_i_1__0_n_0\
    );
\LINK_TIMER_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => PULSE4096,
      D => \plusOp__0__0\(7),
      Q => LINK_TIMER_reg(7),
      R => \LINK_TIMER[9]_i_1__0_n_0\
    );
\LINK_TIMER_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => PULSE4096,
      D => \plusOp__0__0\(8),
      Q => LINK_TIMER_reg(8),
      R => \LINK_TIMER[9]_i_1__0_n_0\
    );
\LINK_TIMER_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => PULSE4096,
      D => \plusOp__0__0\(9),
      Q => LINK_TIMER_reg(9),
      R => \LINK_TIMER[9]_i_1__0_n_0\
    );
\MASK_RUDI_BUFERR_TIMER[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5155"
    )
        port map (
      I0 => MASK_RUDI_BUFERR_TIMER(0),
      I1 => data_out,
      I2 => \MASK_RUDI_BUFERR_TIMER_reg[12]_0\,
      I3 => \MASK_RUDI_BUFERR_TIMER_reg[0]_0\,
      O => \MASK_RUDI_BUFERR_TIMER[0]_i_1__0_n_0\
    );
\MASK_RUDI_BUFERR_TIMER[10]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A2AA"
    )
        port map (
      I0 => \plusOp_inferred__0/i__carry__0_n_14\,
      I1 => data_out,
      I2 => \MASK_RUDI_BUFERR_TIMER_reg[12]_0\,
      I3 => \MASK_RUDI_BUFERR_TIMER_reg[0]_0\,
      O => \MASK_RUDI_BUFERR_TIMER[10]_i_1__0_n_0\
    );
\MASK_RUDI_BUFERR_TIMER[11]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A2AA"
    )
        port map (
      I0 => \plusOp_inferred__0/i__carry__0_n_13\,
      I1 => data_out,
      I2 => \MASK_RUDI_BUFERR_TIMER_reg[12]_0\,
      I3 => \MASK_RUDI_BUFERR_TIMER_reg[0]_0\,
      O => \MASK_RUDI_BUFERR_TIMER[11]_i_1__0_n_0\
    );
\MASK_RUDI_BUFERR_TIMER[12]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A2AA"
    )
        port map (
      I0 => \plusOp_inferred__0/i__carry__0_n_12\,
      I1 => data_out,
      I2 => \MASK_RUDI_BUFERR_TIMER_reg[12]_0\,
      I3 => \MASK_RUDI_BUFERR_TIMER_reg[0]_0\,
      O => \MASK_RUDI_BUFERR_TIMER[12]_i_2__0_n_0\
    );
\MASK_RUDI_BUFERR_TIMER[12]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \MASK_RUDI_BUFERR_TIMER[12]_i_4__0_n_0\,
      I1 => \MASK_RUDI_BUFERR_TIMER[12]_i_5__0_n_0\,
      I2 => MASK_RUDI_BUFERR_TIMER(3),
      I3 => MASK_RUDI_BUFERR_TIMER(1),
      I4 => MASK_RUDI_BUFERR_TIMER(8),
      O => \^mask_rudi_buferr_timer_reg[3]_0\
    );
\MASK_RUDI_BUFERR_TIMER[12]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => MASK_RUDI_BUFERR_TIMER(10),
      I1 => MASK_RUDI_BUFERR_TIMER(12),
      I2 => MASK_RUDI_BUFERR_TIMER(0),
      I3 => MASK_RUDI_BUFERR_TIMER(2),
      I4 => MASK_RUDI_BUFERR_TIMER(7),
      I5 => MASK_RUDI_BUFERR_TIMER(4),
      O => \MASK_RUDI_BUFERR_TIMER[12]_i_4__0_n_0\
    );
\MASK_RUDI_BUFERR_TIMER[12]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => MASK_RUDI_BUFERR_TIMER(6),
      I1 => MASK_RUDI_BUFERR_TIMER(5),
      I2 => MASK_RUDI_BUFERR_TIMER(11),
      I3 => MASK_RUDI_BUFERR_TIMER(9),
      O => \MASK_RUDI_BUFERR_TIMER[12]_i_5__0_n_0\
    );
\MASK_RUDI_BUFERR_TIMER[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A2AA"
    )
        port map (
      I0 => \plusOp_inferred__0/i__carry_n_15\,
      I1 => data_out,
      I2 => \MASK_RUDI_BUFERR_TIMER_reg[12]_0\,
      I3 => \MASK_RUDI_BUFERR_TIMER_reg[0]_0\,
      O => \MASK_RUDI_BUFERR_TIMER[1]_i_1__0_n_0\
    );
\MASK_RUDI_BUFERR_TIMER[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A2AA"
    )
        port map (
      I0 => \plusOp_inferred__0/i__carry_n_14\,
      I1 => data_out,
      I2 => \MASK_RUDI_BUFERR_TIMER_reg[12]_0\,
      I3 => \MASK_RUDI_BUFERR_TIMER_reg[0]_0\,
      O => \MASK_RUDI_BUFERR_TIMER[2]_i_1__0_n_0\
    );
\MASK_RUDI_BUFERR_TIMER[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A2AA"
    )
        port map (
      I0 => \plusOp_inferred__0/i__carry_n_13\,
      I1 => data_out,
      I2 => \MASK_RUDI_BUFERR_TIMER_reg[12]_0\,
      I3 => \MASK_RUDI_BUFERR_TIMER_reg[0]_0\,
      O => \MASK_RUDI_BUFERR_TIMER[3]_i_1__0_n_0\
    );
\MASK_RUDI_BUFERR_TIMER[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A2AA"
    )
        port map (
      I0 => \plusOp_inferred__0/i__carry_n_12\,
      I1 => data_out,
      I2 => \MASK_RUDI_BUFERR_TIMER_reg[12]_0\,
      I3 => \MASK_RUDI_BUFERR_TIMER_reg[0]_0\,
      O => \MASK_RUDI_BUFERR_TIMER[4]_i_1__0_n_0\
    );
\MASK_RUDI_BUFERR_TIMER[5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A2AA"
    )
        port map (
      I0 => \plusOp_inferred__0/i__carry_n_11\,
      I1 => data_out,
      I2 => \MASK_RUDI_BUFERR_TIMER_reg[12]_0\,
      I3 => \MASK_RUDI_BUFERR_TIMER_reg[0]_0\,
      O => \MASK_RUDI_BUFERR_TIMER[5]_i_1__0_n_0\
    );
\MASK_RUDI_BUFERR_TIMER[6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A2AA"
    )
        port map (
      I0 => \plusOp_inferred__0/i__carry_n_10\,
      I1 => data_out,
      I2 => \MASK_RUDI_BUFERR_TIMER_reg[12]_0\,
      I3 => \MASK_RUDI_BUFERR_TIMER_reg[0]_0\,
      O => \MASK_RUDI_BUFERR_TIMER[6]_i_1__0_n_0\
    );
\MASK_RUDI_BUFERR_TIMER[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A2AA"
    )
        port map (
      I0 => \plusOp_inferred__0/i__carry_n_9\,
      I1 => data_out,
      I2 => \MASK_RUDI_BUFERR_TIMER_reg[12]_0\,
      I3 => \MASK_RUDI_BUFERR_TIMER_reg[0]_0\,
      O => \MASK_RUDI_BUFERR_TIMER[7]_i_1__0_n_0\
    );
\MASK_RUDI_BUFERR_TIMER[8]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A2AA"
    )
        port map (
      I0 => \plusOp_inferred__0/i__carry_n_8\,
      I1 => data_out,
      I2 => \MASK_RUDI_BUFERR_TIMER_reg[12]_0\,
      I3 => \MASK_RUDI_BUFERR_TIMER_reg[0]_0\,
      O => \MASK_RUDI_BUFERR_TIMER[8]_i_1__0_n_0\
    );
\MASK_RUDI_BUFERR_TIMER[9]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A2AA"
    )
        port map (
      I0 => \plusOp_inferred__0/i__carry__0_n_15\,
      I1 => data_out,
      I2 => \MASK_RUDI_BUFERR_TIMER_reg[12]_0\,
      I3 => \MASK_RUDI_BUFERR_TIMER_reg[0]_0\,
      O => \MASK_RUDI_BUFERR_TIMER[9]_i_1__0_n_0\
    );
\MASK_RUDI_BUFERR_TIMER_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => \MASK_RUDI_BUFERR_TIMER_reg[12]_1\,
      D => \MASK_RUDI_BUFERR_TIMER[0]_i_1__0_n_0\,
      Q => MASK_RUDI_BUFERR_TIMER(0),
      S => \out\
    );
\MASK_RUDI_BUFERR_TIMER_reg[10]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => \MASK_RUDI_BUFERR_TIMER_reg[12]_1\,
      D => \MASK_RUDI_BUFERR_TIMER[10]_i_1__0_n_0\,
      Q => MASK_RUDI_BUFERR_TIMER(10),
      S => \out\
    );
\MASK_RUDI_BUFERR_TIMER_reg[11]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => \MASK_RUDI_BUFERR_TIMER_reg[12]_1\,
      D => \MASK_RUDI_BUFERR_TIMER[11]_i_1__0_n_0\,
      Q => MASK_RUDI_BUFERR_TIMER(11),
      S => \out\
    );
\MASK_RUDI_BUFERR_TIMER_reg[12]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => \MASK_RUDI_BUFERR_TIMER_reg[12]_1\,
      D => \MASK_RUDI_BUFERR_TIMER[12]_i_2__0_n_0\,
      Q => MASK_RUDI_BUFERR_TIMER(12),
      S => \out\
    );
\MASK_RUDI_BUFERR_TIMER_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => \MASK_RUDI_BUFERR_TIMER_reg[12]_1\,
      D => \MASK_RUDI_BUFERR_TIMER[1]_i_1__0_n_0\,
      Q => MASK_RUDI_BUFERR_TIMER(1),
      S => \out\
    );
\MASK_RUDI_BUFERR_TIMER_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => \MASK_RUDI_BUFERR_TIMER_reg[12]_1\,
      D => \MASK_RUDI_BUFERR_TIMER[2]_i_1__0_n_0\,
      Q => MASK_RUDI_BUFERR_TIMER(2),
      S => \out\
    );
\MASK_RUDI_BUFERR_TIMER_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => \MASK_RUDI_BUFERR_TIMER_reg[12]_1\,
      D => \MASK_RUDI_BUFERR_TIMER[3]_i_1__0_n_0\,
      Q => MASK_RUDI_BUFERR_TIMER(3),
      S => \out\
    );
\MASK_RUDI_BUFERR_TIMER_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => \MASK_RUDI_BUFERR_TIMER_reg[12]_1\,
      D => \MASK_RUDI_BUFERR_TIMER[4]_i_1__0_n_0\,
      Q => MASK_RUDI_BUFERR_TIMER(4),
      S => \out\
    );
\MASK_RUDI_BUFERR_TIMER_reg[5]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => \MASK_RUDI_BUFERR_TIMER_reg[12]_1\,
      D => \MASK_RUDI_BUFERR_TIMER[5]_i_1__0_n_0\,
      Q => MASK_RUDI_BUFERR_TIMER(5),
      S => \out\
    );
\MASK_RUDI_BUFERR_TIMER_reg[6]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => \MASK_RUDI_BUFERR_TIMER_reg[12]_1\,
      D => \MASK_RUDI_BUFERR_TIMER[6]_i_1__0_n_0\,
      Q => MASK_RUDI_BUFERR_TIMER(6),
      S => \out\
    );
\MASK_RUDI_BUFERR_TIMER_reg[7]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => \MASK_RUDI_BUFERR_TIMER_reg[12]_1\,
      D => \MASK_RUDI_BUFERR_TIMER[7]_i_1__0_n_0\,
      Q => MASK_RUDI_BUFERR_TIMER(7),
      S => \out\
    );
\MASK_RUDI_BUFERR_TIMER_reg[8]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => \MASK_RUDI_BUFERR_TIMER_reg[12]_1\,
      D => \MASK_RUDI_BUFERR_TIMER[8]_i_1__0_n_0\,
      Q => MASK_RUDI_BUFERR_TIMER(8),
      S => \out\
    );
\MASK_RUDI_BUFERR_TIMER_reg[9]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => \MASK_RUDI_BUFERR_TIMER_reg[12]_1\,
      D => \MASK_RUDI_BUFERR_TIMER[9]_i_1__0_n_0\,
      Q => MASK_RUDI_BUFERR_TIMER(9),
      S => \out\
    );
\MASK_RUDI_BUFERR_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20FF2020"
    )
        port map (
      I0 => data_out,
      I1 => \MASK_RUDI_BUFERR_TIMER_reg[12]_0\,
      I2 => \MASK_RUDI_BUFERR_TIMER_reg[0]_0\,
      I3 => \^mask_rudi_buferr_timer_reg[3]_0\,
      I4 => MASK_RUDI_BUFERR,
      O => \MASK_RUDI_BUFERR_i_1__0_n_0\
    );
MASK_RUDI_BUFERR_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \MASK_RUDI_BUFERR_i_1__0_n_0\,
      Q => MASK_RUDI_BUFERR,
      R => \out\
    );
\MASK_RUDI_CLKCOR_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFBFFF0"
    )
        port map (
      I0 => RX_RUDI_INVALID,
      I1 => RX_RUDI_INVALID_REG,
      I2 => MASK_RUDI_CLKCOR_reg_0(1),
      I3 => MASK_RUDI_CLKCOR_reg_0(0),
      I4 => MASK_RUDI_CLKCOR,
      O => \MASK_RUDI_CLKCOR_i_1__0_n_0\
    );
MASK_RUDI_CLKCOR_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \MASK_RUDI_CLKCOR_i_1__0_n_0\,
      Q => MASK_RUDI_CLKCOR,
      R => RX_RUDI_INVALID_REG_reg_0
    );
\MR_AN_COMPLETE_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2232222222222020"
    )
        port map (
      I0 => \^mr_an_complete\,
      I1 => \out\,
      I2 => STATE(2),
      I3 => STATE(3),
      I4 => STATE(0),
      I5 => STATE(1),
      O => \MR_AN_COMPLETE_i_1__0_n_0\
    );
MR_AN_COMPLETE_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \MR_AN_COMPLETE_i_1__0_n_0\,
      Q => \^mr_an_complete\,
      R => '0'
    );
\MR_AN_ENABLE_CHANGE_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => MR_AN_ENABLE_REG2,
      I1 => MR_AN_ENABLE_REG1,
      O => MR_AN_ENABLE_CHANGE0
    );
MR_AN_ENABLE_CHANGE_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => MR_AN_ENABLE_CHANGE0,
      Q => MR_AN_ENABLE_CHANGE,
      R => \out\
    );
MR_AN_ENABLE_REG1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => AN_ENABLE_INT,
      Q => MR_AN_ENABLE_REG1,
      R => \out\
    );
MR_AN_ENABLE_REG2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => MR_AN_ENABLE_REG1,
      Q => MR_AN_ENABLE_REG2,
      R => \out\
    );
\MR_LINK_STATUS_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000AE00"
    )
        port map (
      I0 => \^mr_link_status\,
      I1 => CLEAR_STATUS_REG1,
      I2 => CLEAR_STATUS_REG2,
      I3 => \^xmit_data_int\,
      I4 => \out\,
      O => \MR_LINK_STATUS_i_1__0_n_0\
    );
MR_LINK_STATUS_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \MR_LINK_STATUS_i_1__0_n_0\,
      Q => \^mr_link_status\,
      R => '0'
    );
\MR_LP_ADV_ABILITY_INT_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => MR_PAGE_RX_SET0,
      D => Q(10),
      Q => \^mr_lp_adv_ability_int_reg[16]_0\(0),
      R => \out\
    );
\MR_LP_ADV_ABILITY_INT_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => MR_PAGE_RX_SET0,
      D => Q(12),
      Q => \^mr_lp_adv_ability_int_reg[16]_0\(1),
      R => \out\
    );
\MR_LP_ADV_ABILITY_INT_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => MR_PAGE_RX_SET0,
      D => Q(14),
      Q => \^mr_lp_adv_ability_int_reg[16]_0\(2),
      R => \out\
    );
\MR_LP_ADV_ABILITY_INT_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => MR_PAGE_RX_SET0,
      D => Q(15),
      Q => \^mr_lp_adv_ability_int_reg[16]_0\(3),
      R => \out\
    );
MR_PAGE_RX_CLEAR_REG1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => CLEAR_PAGE_RECEIVED,
      Q => MR_PAGE_RX_CLEAR_REG1,
      R => \out\
    );
MR_PAGE_RX_CLEAR_REG2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => MR_PAGE_RX_CLEAR_REG1,
      Q => MR_PAGE_RX_CLEAR_REG2,
      R => \out\
    );
\MR_PAGE_RX_SET_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFAAAAAA"
    )
        port map (
      I0 => MR_PAGE_RX_SET0,
      I1 => MR_PAGE_RX_CLEAR_REG2,
      I2 => MR_PAGE_RX_CLEAR_REG1,
      I3 => \START_LINK_TIMER_REG_i_2__0_n_0\,
      I4 => \^mr_page_rx_set\,
      O => \MR_PAGE_RX_SET_i_1__0_n_0\
    );
MR_PAGE_RX_SET_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \MR_PAGE_RX_SET_i_1__0_n_0\,
      Q => \^mr_page_rx_set\,
      R => \out\
    );
\MR_REMOTE_FAULT_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4FF4444"
    )
        port map (
      I0 => \^mr_lp_adv_ability_int_reg[16]_0\(3),
      I1 => GENERATE_REMOTE_FAULT,
      I2 => CLEAR_STATUS_REG2,
      I3 => CLEAR_STATUS_REG1,
      I4 => \^status_vector_ch1\(5),
      O => \MR_REMOTE_FAULT_i_1__0_n_0\
    );
MR_REMOTE_FAULT_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \MR_REMOTE_FAULT_i_1__0_n_0\,
      Q => \^status_vector_ch1\(5),
      R => \out\
    );
\MR_RESTART_AN_INT_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AE0C0C0C"
    )
        port map (
      I0 => \START_LINK_TIMER_REG_i_2__0_n_0\,
      I1 => MR_RESTART_AN_SET_REG1,
      I2 => MR_RESTART_AN_SET_REG2,
      I3 => AN_ENABLE_INT,
      I4 => MR_RESTART_AN_INT,
      O => \MR_RESTART_AN_INT_i_1__0_n_0\
    );
MR_RESTART_AN_INT_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \MR_RESTART_AN_INT_i_1__0_n_0\,
      Q => MR_RESTART_AN_INT,
      R => \out\
    );
MR_RESTART_AN_SET_REG1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => RESTART_AN_REG,
      Q => MR_RESTART_AN_SET_REG1,
      R => \out\
    );
MR_RESTART_AN_SET_REG2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => MR_RESTART_AN_SET_REG1,
      Q => MR_RESTART_AN_SET_REG2,
      R => \out\
    );
\PREVIOUS_STATE_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => STATE(0),
      Q => PREVIOUS_STATE(0),
      R => \out\
    );
\PREVIOUS_STATE_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => STATE(1),
      Q => PREVIOUS_STATE(1),
      R => \out\
    );
\PREVIOUS_STATE_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => STATE(2),
      Q => PREVIOUS_STATE(2),
      R => \out\
    );
\PREVIOUS_STATE_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => STATE(3),
      Q => PREVIOUS_STATE(3),
      R => \out\
    );
\PULSE4096_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => TIMER4096_MSB_REG,
      I1 => TIMER4096_reg(11),
      O => PULSE40960
    );
PULSE4096_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => PULSE40960,
      Q => PULSE4096,
      R => \out\
    );
RECEIVED_IDLE_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => RECEIVED_IDLE_reg_0,
      Q => \^received_idle\,
      R => \out\
    );
RUDI_INVALID_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RX_RUDI_INVALID_DELAY(1),
      Q => \^status_vector_ch1\(0),
      R => \out\
    );
RX_CONFIG_REG_NULL_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => RX_CONFIG_REG_NULL_reg_1,
      Q => \^rx_config_reg_null_reg_0\,
      R => \out\
    );
\RX_CONFIG_REG_REG_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_VALID,
      D => Q(0),
      Q => \RX_CONFIG_REG_REG_reg_n_0_[0]\,
      R => SR(0)
    );
\RX_CONFIG_REG_REG_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_VALID,
      D => Q(10),
      Q => \^rx_config_reg_reg_reg[11]_0\(1),
      R => SR(0)
    );
\RX_CONFIG_REG_REG_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_VALID,
      D => Q(11),
      Q => \^rx_config_reg_reg_reg[11]_0\(2),
      R => SR(0)
    );
\RX_CONFIG_REG_REG_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_VALID,
      D => Q(12),
      Q => \RX_CONFIG_REG_REG_reg_n_0_[12]\,
      R => SR(0)
    );
\RX_CONFIG_REG_REG_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_VALID,
      D => Q(13),
      Q => \RX_CONFIG_REG_REG_reg_n_0_[13]\,
      R => SR(0)
    );
\RX_CONFIG_REG_REG_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_VALID,
      D => Q(14),
      Q => p_0_in26_in,
      R => SR(0)
    );
\RX_CONFIG_REG_REG_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_VALID,
      D => Q(15),
      Q => p_0_in0_in,
      R => SR(0)
    );
\RX_CONFIG_REG_REG_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_VALID,
      D => Q(1),
      Q => \RX_CONFIG_REG_REG_reg_n_0_[1]\,
      R => SR(0)
    );
\RX_CONFIG_REG_REG_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_VALID,
      D => Q(2),
      Q => \RX_CONFIG_REG_REG_reg_n_0_[2]\,
      R => SR(0)
    );
\RX_CONFIG_REG_REG_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_VALID,
      D => Q(3),
      Q => \RX_CONFIG_REG_REG_reg_n_0_[3]\,
      R => SR(0)
    );
\RX_CONFIG_REG_REG_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_VALID,
      D => Q(4),
      Q => \RX_CONFIG_REG_REG_reg_n_0_[4]\,
      R => SR(0)
    );
\RX_CONFIG_REG_REG_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_VALID,
      D => Q(5),
      Q => \RX_CONFIG_REG_REG_reg_n_0_[5]\,
      R => SR(0)
    );
\RX_CONFIG_REG_REG_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_VALID,
      D => Q(6),
      Q => \RX_CONFIG_REG_REG_reg_n_0_[6]\,
      R => SR(0)
    );
\RX_CONFIG_REG_REG_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_VALID,
      D => Q(7),
      Q => \RX_CONFIG_REG_REG_reg_n_0_[7]\,
      R => SR(0)
    );
\RX_CONFIG_REG_REG_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_VALID,
      D => Q(8),
      Q => \RX_CONFIG_REG_REG_reg_n_0_[8]\,
      R => SR(0)
    );
\RX_CONFIG_REG_REG_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_VALID,
      D => Q(9),
      Q => \^rx_config_reg_reg_reg[11]_0\(0),
      R => SR(0)
    );
\RX_CONFIG_SNAPSHOT[15]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0D00000000000000"
    )
        port map (
      I0 => \RX_CONFIG_SNAPSHOT[15]_i_2__0_n_0\,
      I1 => \RX_CONFIG_SNAPSHOT[15]_i_3__0_n_0\,
      I2 => ABILITY_MATCH,
      I3 => RX_CONFIG_VALID,
      I4 => ABILITY_MATCH_2,
      I5 => CONFIG_REG_MATCH,
      O => RX_CONFIG_SNAPSHOT
    );
\RX_CONFIG_SNAPSHOT[15]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => STATE(0),
      I1 => STATE(1),
      O => \RX_CONFIG_SNAPSHOT[15]_i_2__0_n_0\
    );
\RX_CONFIG_SNAPSHOT[15]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => STATE(2),
      I1 => STATE(3),
      O => \RX_CONFIG_SNAPSHOT[15]_i_3__0_n_0\
    );
\RX_CONFIG_SNAPSHOT_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_SNAPSHOT,
      D => Q(0),
      Q => \RX_CONFIG_SNAPSHOT_reg_n_0_[0]\,
      R => \out\
    );
\RX_CONFIG_SNAPSHOT_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_SNAPSHOT,
      D => Q(10),
      Q => \RX_CONFIG_SNAPSHOT_reg_n_0_[10]\,
      R => \out\
    );
\RX_CONFIG_SNAPSHOT_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_SNAPSHOT,
      D => Q(11),
      Q => \RX_CONFIG_SNAPSHOT_reg_n_0_[11]\,
      R => \out\
    );
\RX_CONFIG_SNAPSHOT_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_SNAPSHOT,
      D => Q(12),
      Q => \RX_CONFIG_SNAPSHOT_reg_n_0_[12]\,
      R => \out\
    );
\RX_CONFIG_SNAPSHOT_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_SNAPSHOT,
      D => Q(13),
      Q => \RX_CONFIG_SNAPSHOT_reg_n_0_[13]\,
      R => \out\
    );
\RX_CONFIG_SNAPSHOT_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_SNAPSHOT,
      D => Q(15),
      Q => \RX_CONFIG_SNAPSHOT_reg_n_0_[15]\,
      R => \out\
    );
\RX_CONFIG_SNAPSHOT_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_SNAPSHOT,
      D => Q(1),
      Q => \RX_CONFIG_SNAPSHOT_reg_n_0_[1]\,
      R => \out\
    );
\RX_CONFIG_SNAPSHOT_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_SNAPSHOT,
      D => Q(2),
      Q => \RX_CONFIG_SNAPSHOT_reg_n_0_[2]\,
      R => \out\
    );
\RX_CONFIG_SNAPSHOT_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_SNAPSHOT,
      D => Q(3),
      Q => \RX_CONFIG_SNAPSHOT_reg_n_0_[3]\,
      R => \out\
    );
\RX_CONFIG_SNAPSHOT_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_SNAPSHOT,
      D => Q(4),
      Q => \RX_CONFIG_SNAPSHOT_reg_n_0_[4]\,
      R => \out\
    );
\RX_CONFIG_SNAPSHOT_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_SNAPSHOT,
      D => Q(5),
      Q => \RX_CONFIG_SNAPSHOT_reg_n_0_[5]\,
      R => \out\
    );
\RX_CONFIG_SNAPSHOT_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_SNAPSHOT,
      D => Q(6),
      Q => \RX_CONFIG_SNAPSHOT_reg_n_0_[6]\,
      R => \out\
    );
\RX_CONFIG_SNAPSHOT_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_SNAPSHOT,
      D => Q(7),
      Q => \RX_CONFIG_SNAPSHOT_reg_n_0_[7]\,
      R => \out\
    );
\RX_CONFIG_SNAPSHOT_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_SNAPSHOT,
      D => Q(8),
      Q => \RX_CONFIG_SNAPSHOT_reg_n_0_[8]\,
      R => \out\
    );
\RX_CONFIG_SNAPSHOT_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_SNAPSHOT,
      D => Q(9),
      Q => \RX_CONFIG_SNAPSHOT_reg_n_0_[9]\,
      R => \out\
    );
RX_IDLE_REG1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => RX_IDLE,
      Q => RX_IDLE_REG1,
      R => \out\
    );
RX_IDLE_REG2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => RX_IDLE_REG1,
      Q => RX_IDLE_REG2,
      R => \out\
    );
\RX_RUDI_INVALID_DELAY[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000AB"
    )
        port map (
      I0 => RX_INVALID,
      I1 => XMIT_DATA,
      I2 => RXSYNC_STATUS,
      I3 => MASK_RUDI_BUFERR,
      I4 => MASK_RUDI_CLKCOR,
      O => RX_RUDI_INVALID_DELAY0
    );
\RX_RUDI_INVALID_DELAY_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => RX_RUDI_INVALID_DELAY0,
      Q => RX_RUDI_INVALID_DELAY(0),
      R => \out\
    );
\RX_RUDI_INVALID_DELAY_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => RX_RUDI_INVALID_DELAY(0),
      Q => RX_RUDI_INVALID_DELAY(1),
      R => \out\
    );
RX_RUDI_INVALID_REG_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => RX_RUDI_INVALID,
      Q => RX_RUDI_INVALID_REG,
      R => RX_RUDI_INVALID_REG_reg_0
    );
SGMII_PHY_STATUS_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => MR_PAGE_RX_SET0,
      D => Q(15),
      Q => \^status_vector_ch1\(1),
      R => \out\
    );
\SGMII_SPEED[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => \SGMII_SPEED[1]_i_2__0_n_0\,
      I1 => PREVIOUS_STATE(2),
      I2 => PREVIOUS_STATE(0),
      I3 => PREVIOUS_STATE(3),
      I4 => PREVIOUS_STATE(1),
      O => MR_PAGE_RX_SET0
    );
\SGMII_SPEED[1]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => STATE(1),
      I1 => STATE(2),
      I2 => STATE(3),
      I3 => STATE(0),
      O => \SGMII_SPEED[1]_i_2__0_n_0\
    );
\SGMII_SPEED_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => MR_PAGE_RX_SET0,
      D => Q(10),
      Q => \^status_vector_ch1\(3),
      R => \out\
    );
\SGMII_SPEED_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => userclk,
      CE => MR_PAGE_RX_SET0,
      D => Q(11),
      Q => \^status_vector_ch1\(4),
      S => \out\
    );
START_LINK_TIMER_REG2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => START_LINK_TIMER_REG,
      Q => START_LINK_TIMER_REG2,
      R => \out\
    );
\START_LINK_TIMER_REG_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF2F22FFFFFFFF"
    )
        port map (
      I0 => \STATE[2]_i_5__0_n_0\,
      I1 => STATE(3),
      I2 => \START_LINK_TIMER_REG_i_2__0_n_0\,
      I3 => AN_ENABLE_INT,
      I4 => \START_LINK_TIMER_REG_i_3__0_n_0\,
      I5 => \STATE[3]_i_3__0_n_0\,
      O => START_LINK_TIMER
    );
\START_LINK_TIMER_REG_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => STATE(1),
      I1 => STATE(0),
      I2 => STATE(3),
      I3 => STATE(2),
      O => \START_LINK_TIMER_REG_i_2__0_n_0\
    );
\START_LINK_TIMER_REG_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => STATE(0),
      I1 => STATE(3),
      I2 => STATE(2),
      I3 => STATE(1),
      I4 => \STATE[1]_i_4__0_n_0\,
      I5 => LINK_TIMER_DONE,
      O => \START_LINK_TIMER_REG_i_3__0_n_0\
    );
START_LINK_TIMER_REG_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => START_LINK_TIMER,
      Q => START_LINK_TIMER_REG,
      R => \out\
    );
\STATE[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000AAA2"
    )
        port map (
      I0 => \STATE[3]_i_3__0_n_0\,
      I1 => \STATE[0]_i_2__0_n_0\,
      I2 => \STATE[0]_i_3__0_n_0\,
      I3 => \STATE[0]_i_4__0_n_0\,
      I4 => STATE(3),
      O => \STATE[0]_i_1__0_n_0\
    );
\STATE[0]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EBAAEBFF"
    )
        port map (
      I0 => \STATE[2]_i_3__0_n_0\,
      I1 => \^rx_config_reg_reg_reg[11]_0\(2),
      I2 => \^toggle_rx\,
      I3 => ABILITY_MATCH,
      I4 => STATE(0),
      O => \STATE[0]_i_2__0_n_0\
    );
\STATE[0]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000008B88B3B0"
    )
        port map (
      I0 => \STATE[1]_i_4__0_n_0\,
      I1 => STATE(2),
      I2 => STATE(0),
      I3 => AN_ENABLE_INT,
      I4 => LINK_TIMER_DONE,
      I5 => STATE(1),
      O => \STATE[0]_i_3__0_n_0\
    );
\STATE[0]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000007CC00000000"
    )
        port map (
      I0 => ACKNOWLEDGE_MATCH_3_reg_n_0,
      I1 => STATE(0),
      I2 => \^rx_config_reg_null_reg_0\,
      I3 => ABILITY_MATCH,
      I4 => STATE(2),
      I5 => STATE(1),
      O => \STATE[0]_i_4__0_n_0\
    );
\STATE[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000AA2A"
    )
        port map (
      I0 => \STATE[3]_i_3__0_n_0\,
      I1 => \STATE[1]_i_2__0_n_0\,
      I2 => \STATE[2]_i_3__0_n_0\,
      I3 => \STATE[1]_i_3__0_n_0\,
      I4 => STATE(3),
      O => \STATE[1]_i_1__0_n_0\
    );
\STATE[1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF70700FFF"
    )
        port map (
      I0 => \STATE[1]_i_4__0_n_0\,
      I1 => \STATE[1]_i_5__0_n_0\,
      I2 => STATE(0),
      I3 => LINK_TIMER_DONE,
      I4 => STATE(1),
      I5 => STATE(2),
      O => \STATE[1]_i_2__0_n_0\
    );
\STATE[1]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \STATE[1]_i_4__0_n_0\,
      I1 => STATE(2),
      I2 => STATE(1),
      I3 => IDLE_MATCH,
      I4 => LINK_TIMER_DONE,
      I5 => STATE(0),
      O => \STATE[1]_i_3__0_n_0\
    );
\STATE[1]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => ABILITY_MATCH,
      I1 => \^rx_config_reg_null_reg_0\,
      O => \STATE[1]_i_4__0_n_0\
    );
\STATE[1]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => ABILITY_MATCH,
      I1 => ACKNOWLEDGE_MATCH_3_reg_n_0,
      O => \STATE[1]_i_5__0_n_0\
    );
\STATE[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAAA02"
    )
        port map (
      I0 => \STATE[3]_i_3__0_n_0\,
      I1 => \STATE[2]_i_2__0_n_0\,
      I2 => \STATE[2]_i_3__0_n_0\,
      I3 => \STATE[2]_i_4__0_n_0\,
      I4 => \STATE[2]_i_5__0_n_0\,
      I5 => STATE(3),
      O => \STATE[2]_i_1__0_n_0\
    );
\STATE[2]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \^rx_config_reg_reg_reg[11]_0\(2),
      I1 => \^toggle_rx\,
      I2 => ABILITY_MATCH,
      O => \STATE[2]_i_2__0_n_0\
    );
\STATE[2]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF77F777"
    )
        port map (
      I0 => STATE(1),
      I1 => STATE(2),
      I2 => \^rx_config_reg_null_reg_0\,
      I3 => ABILITY_MATCH,
      I4 => STATE(0),
      O => \STATE[2]_i_3__0_n_0\
    );
\STATE[2]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0444"
    )
        port map (
      I0 => STATE(1),
      I1 => STATE(2),
      I2 => \^rx_config_reg_null_reg_0\,
      I3 => ABILITY_MATCH,
      O => \STATE[2]_i_4__0_n_0\
    );
\STATE[2]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000000"
    )
        port map (
      I0 => \^rx_config_reg_null_reg_0\,
      I1 => STATE(0),
      I2 => CONSISTENCY_MATCH,
      I3 => \STATE[2]_i_6__0_n_0\,
      I4 => ABILITY_MATCH,
      I5 => ACKNOWLEDGE_MATCH_3_reg_n_0,
      O => \STATE[2]_i_5__0_n_0\
    );
\STATE[2]_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => STATE(2),
      I1 => STATE(1),
      O => \STATE[2]_i_6__0_n_0\
    );
\STATE[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \STATE[3]_i_2__0_n_0\,
      I1 => \STATE[3]_i_3__0_n_0\,
      I2 => AN_SYNC_STATUS,
      I3 => AN_ENABLE_INT,
      O => \STATE[3]_i_1__0_n_0\
    );
\STATE[3]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100011"
    )
        port map (
      I0 => STATE(1),
      I1 => STATE(0),
      I2 => STATE(3),
      I3 => STATE(2),
      I4 => AN_ENABLE_INT,
      O => \STATE[3]_i_2__0_n_0\
    );
\STATE[3]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000D0000"
    )
        port map (
      I0 => \^xmit_config_int\,
      I1 => \STATE[3]_i_4__0_n_0\,
      I2 => MR_AN_ENABLE_CHANGE,
      I3 => MR_RESTART_AN_INT,
      I4 => AN_SYNC_STATUS,
      O => \STATE[3]_i_3__0_n_0\
    );
\STATE[3]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEEFFFE"
    )
        port map (
      I0 => MASK_RUDI_CLKCOR,
      I1 => MASK_RUDI_BUFERR,
      I2 => RXSYNC_STATUS,
      I3 => XMIT_DATA,
      I4 => RX_INVALID,
      O => \STATE[3]_i_4__0_n_0\
    );
\STATE_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \STATE[0]_i_1__0_n_0\,
      Q => STATE(0),
      R => \out\
    );
\STATE_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \STATE[1]_i_1__0_n_0\,
      Q => STATE(1),
      R => \out\
    );
\STATE_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \STATE[2]_i_1__0_n_0\,
      Q => STATE(2),
      R => \out\
    );
\STATE_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \STATE[3]_i_1__0_n_0\,
      Q => STATE(3),
      R => \out\
    );
\SYNC_STATUS_HELD_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFAA"
    )
        port map (
      I0 => RXSYNC_STATUS,
      I1 => LINK_TIMER_SATURATED,
      I2 => PULSE4096,
      I3 => SYNC_STATUS_HELD,
      O => \SYNC_STATUS_HELD_i_1__0_n_0\
    );
SYNC_STATUS_HELD_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \SYNC_STATUS_HELD_i_1__0_n_0\,
      Q => SYNC_STATUS_HELD,
      R => \out\
    );
\TIMER4096[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \TIMER4096_reg_n_0_[0]\,
      O => \plusOp__0\(0)
    );
TIMER4096_MSB_REG_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => TIMER4096_reg(11),
      Q => TIMER4096_MSB_REG,
      R => \out\
    );
\TIMER4096_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \plusOp__0\(0),
      Q => \TIMER4096_reg_n_0_[0]\,
      R => \out\
    );
\TIMER4096_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \plusOp__0\(10),
      Q => \TIMER4096_reg_n_0_[10]\,
      R => \out\
    );
\TIMER4096_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \plusOp__0\(11),
      Q => TIMER4096_reg(11),
      R => \out\
    );
\TIMER4096_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \plusOp__0\(1),
      Q => \TIMER4096_reg_n_0_[1]\,
      R => \out\
    );
\TIMER4096_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \plusOp__0\(2),
      Q => \TIMER4096_reg_n_0_[2]\,
      R => \out\
    );
\TIMER4096_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \plusOp__0\(3),
      Q => \TIMER4096_reg_n_0_[3]\,
      R => \out\
    );
\TIMER4096_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \plusOp__0\(4),
      Q => \TIMER4096_reg_n_0_[4]\,
      R => \out\
    );
\TIMER4096_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \plusOp__0\(5),
      Q => \TIMER4096_reg_n_0_[5]\,
      R => \out\
    );
\TIMER4096_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \plusOp__0\(6),
      Q => \TIMER4096_reg_n_0_[6]\,
      R => \out\
    );
\TIMER4096_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \plusOp__0\(7),
      Q => \TIMER4096_reg_n_0_[7]\,
      R => \out\
    );
\TIMER4096_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \plusOp__0\(8),
      Q => \TIMER4096_reg_n_0_[8]\,
      R => \out\
    );
\TIMER4096_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \plusOp__0\(9),
      Q => \TIMER4096_reg_n_0_[9]\,
      R => \out\
    );
TOGGLE_RX_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => MR_PAGE_RX_SET0,
      D => Q(11),
      Q => \^toggle_rx\,
      R => \out\
    );
\TOGGLE_TX_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555554588888888"
    )
        port map (
      I0 => MR_PAGE_RX_SET0,
      I1 => STATE(2),
      I2 => STATE(1),
      I3 => STATE(0),
      I4 => STATE(3),
      I5 => TOGGLE_TX,
      O => \TOGGLE_TX_i_1__0_n_0\
    );
TOGGLE_TX_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \TOGGLE_TX_i_1__0_n_0\,
      Q => TOGGLE_TX,
      R => \out\
    );
\TX_CONFIG_REG_INT[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => STATE(1),
      I1 => \TX_CONFIG_REG_INT_reg[0]_0\,
      I2 => STATE(2),
      O => \TX_CONFIG_REG_INT[0]_i_1__0_n_0\
    );
\TX_CONFIG_REG_INT[11]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => STATE(2),
      I1 => TOGGLE_TX,
      O => \TX_CONFIG_REG_INT[11]_i_1__0_n_0\
    );
\TX_CONFIG_REG_INT[13]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"000B"
    )
        port map (
      I0 => STATE(1),
      I1 => STATE(2),
      I2 => STATE(3),
      I3 => STATE(0),
      O => \__16\(15)
    );
\TX_CONFIG_REG_INT[13]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => STATE(2),
      I1 => \TX_CONFIG_REG_INT_reg[13]_0\,
      O => \TX_CONFIG_REG_INT[13]_i_2__0_n_0\
    );
\TX_CONFIG_REG_INT[14]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FAFE0200"
    )
        port map (
      I0 => STATE(0),
      I1 => STATE(2),
      I2 => STATE(3),
      I3 => STATE(1),
      I4 => \^d\(3),
      O => \TX_CONFIG_REG_INT[14]_i_1__0_n_0\
    );
\TX_CONFIG_REG_INT_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => \__16\(15),
      D => \TX_CONFIG_REG_INT[0]_i_1__0_n_0\,
      Q => \^d\(0),
      R => \out\
    );
\TX_CONFIG_REG_INT_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => \__16\(15),
      D => \TX_CONFIG_REG_INT[11]_i_1__0_n_0\,
      Q => \^d\(1),
      R => \out\
    );
\TX_CONFIG_REG_INT_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => \__16\(15),
      D => \TX_CONFIG_REG_INT[13]_i_2__0_n_0\,
      Q => \^d\(2),
      R => \out\
    );
\TX_CONFIG_REG_INT_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \TX_CONFIG_REG_INT[14]_i_1__0_n_0\,
      Q => \^d\(3),
      R => \out\
    );
\XMIT_CONFIG_INT_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0F002F20"
    )
        port map (
      I0 => \^xmit_config_int\,
      I1 => \XMIT_CONFIG_INT_i_2__2_n_0\,
      I2 => \START_LINK_TIMER_REG_i_2__0_n_0\,
      I3 => AN_ENABLE_INT,
      I4 => \XMIT_CONFIG_INT_i_3__0_n_0\,
      I5 => \out\,
      O => \XMIT_CONFIG_INT_i_1__1_n_0\
    );
\XMIT_CONFIG_INT_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => STATE(1),
      I1 => STATE(0),
      I2 => STATE(3),
      I3 => STATE(2),
      O => \XMIT_CONFIG_INT_i_2__2_n_0\
    );
\XMIT_CONFIG_INT_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => STATE(1),
      I1 => STATE(2),
      I2 => STATE(3),
      I3 => STATE(0),
      O => \XMIT_CONFIG_INT_i_3__0_n_0\
    );
XMIT_CONFIG_INT_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \XMIT_CONFIG_INT_i_1__1_n_0\,
      Q => \^xmit_config_int\,
      R => '0'
    );
\XMIT_DATA_INT_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0180"
    )
        port map (
      I0 => STATE(2),
      I1 => STATE(1),
      I2 => STATE(0),
      I3 => STATE(3),
      O => XMIT_DATA_INT0
    );
XMIT_DATA_INT_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => XMIT_DATA_INT0,
      Q => \^xmit_data_int\,
      R => \out\
    );
\plusOp__0_carry\: unisim.vcomponents.CARRY8
     port map (
      CI => \TIMER4096_reg_n_0_[0]\,
      CI_TOP => '0',
      CO(7) => \plusOp__0_carry_n_0\,
      CO(6) => \plusOp__0_carry_n_1\,
      CO(5) => \plusOp__0_carry_n_2\,
      CO(4) => \plusOp__0_carry_n_3\,
      CO(3) => \plusOp__0_carry_n_4\,
      CO(2) => \plusOp__0_carry_n_5\,
      CO(1) => \plusOp__0_carry_n_6\,
      CO(0) => \plusOp__0_carry_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \plusOp__0\(8 downto 1),
      S(7) => \TIMER4096_reg_n_0_[8]\,
      S(6) => \TIMER4096_reg_n_0_[7]\,
      S(5) => \TIMER4096_reg_n_0_[6]\,
      S(4) => \TIMER4096_reg_n_0_[5]\,
      S(3) => \TIMER4096_reg_n_0_[4]\,
      S(2) => \TIMER4096_reg_n_0_[3]\,
      S(1) => \TIMER4096_reg_n_0_[2]\,
      S(0) => \TIMER4096_reg_n_0_[1]\
    );
\plusOp__0_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \plusOp__0_carry_n_0\,
      CI_TOP => '0',
      CO(7 downto 2) => \NLW_plusOp__0_carry__0_CO_UNCONNECTED\(7 downto 2),
      CO(1) => \plusOp__0_carry__0_n_6\,
      CO(0) => \plusOp__0_carry__0_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 3) => \NLW_plusOp__0_carry__0_O_UNCONNECTED\(7 downto 3),
      O(2 downto 0) => \plusOp__0\(11 downto 9),
      S(7 downto 3) => B"00000",
      S(2) => TIMER4096_reg(11),
      S(1) => \TIMER4096_reg_n_0_[10]\,
      S(0) => \TIMER4096_reg_n_0_[9]\
    );
\plusOp_inferred__0/i__carry\: unisim.vcomponents.CARRY8
     port map (
      CI => MASK_RUDI_BUFERR_TIMER(0),
      CI_TOP => '0',
      CO(7) => \plusOp_inferred__0/i__carry_n_0\,
      CO(6) => \plusOp_inferred__0/i__carry_n_1\,
      CO(5) => \plusOp_inferred__0/i__carry_n_2\,
      CO(4) => \plusOp_inferred__0/i__carry_n_3\,
      CO(3) => \plusOp_inferred__0/i__carry_n_4\,
      CO(2) => \plusOp_inferred__0/i__carry_n_5\,
      CO(1) => \plusOp_inferred__0/i__carry_n_6\,
      CO(0) => \plusOp_inferred__0/i__carry_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \plusOp_inferred__0/i__carry_n_8\,
      O(6) => \plusOp_inferred__0/i__carry_n_9\,
      O(5) => \plusOp_inferred__0/i__carry_n_10\,
      O(4) => \plusOp_inferred__0/i__carry_n_11\,
      O(3) => \plusOp_inferred__0/i__carry_n_12\,
      O(2) => \plusOp_inferred__0/i__carry_n_13\,
      O(1) => \plusOp_inferred__0/i__carry_n_14\,
      O(0) => \plusOp_inferred__0/i__carry_n_15\,
      S(7 downto 0) => MASK_RUDI_BUFERR_TIMER(8 downto 1)
    );
\plusOp_inferred__0/i__carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \plusOp_inferred__0/i__carry_n_0\,
      CI_TOP => '0',
      CO(7 downto 3) => \NLW_plusOp_inferred__0/i__carry__0_CO_UNCONNECTED\(7 downto 3),
      CO(2) => \plusOp_inferred__0/i__carry__0_n_5\,
      CO(1) => \plusOp_inferred__0/i__carry__0_n_6\,
      CO(0) => \plusOp_inferred__0/i__carry__0_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 4) => \NLW_plusOp_inferred__0/i__carry__0_O_UNCONNECTED\(7 downto 4),
      O(3) => \plusOp_inferred__0/i__carry__0_n_12\,
      O(2) => \plusOp_inferred__0/i__carry__0_n_13\,
      O(1) => \plusOp_inferred__0/i__carry__0_n_14\,
      O(0) => \plusOp_inferred__0/i__carry__0_n_15\,
      S(7 downto 4) => B"0000",
      S(3 downto 0) => MASK_RUDI_BUFERR_TIMER(12 downto 9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity quadsgmii_0_TEST_AUTO_NEG_176 is
  port (
    status_vector_ch0 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    TOGGLE_RX : out STD_LOGIC;
    XMIT_DATA_INT : out STD_LOGIC;
    MR_AN_COMPLETE : out STD_LOGIC;
    MR_PAGE_RX_SET : out STD_LOGIC;
    XMIT_CONFIG_INT : out STD_LOGIC;
    RECEIVED_IDLE : out STD_LOGIC;
    RX_CONFIG_REG_NULL_reg_0 : out STD_LOGIC;
    MR_LINK_STATUS : out STD_LOGIC;
    \RX_CONFIG_REG_REG_reg[11]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \MR_LP_ADV_ABILITY_INT_reg[16]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \MASK_RUDI_BUFERR_TIMER_reg[3]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out\ : in STD_LOGIC;
    userclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    BASEX_REMOTE_FAULT_RSLVD : in STD_LOGIC_VECTOR ( 0 to 0 );
    RX_RUDI_INVALID_REG_reg_0 : in STD_LOGIC;
    RX_RUDI_INVALID : in STD_LOGIC;
    AN_ENABLE_INT : in STD_LOGIC;
    RESTART_AN_REG : in STD_LOGIC;
    RX_CONFIG_VALID : in STD_LOGIC;
    RX_IDLE : in STD_LOGIC;
    CLEAR_PAGE_RECEIVED : in STD_LOGIC;
    CLEAR_STATUS_REG : in STD_LOGIC;
    RECEIVED_IDLE_reg_0 : in STD_LOGIC;
    RX_CONFIG_REG_NULL_reg_1 : in STD_LOGIC;
    data_out : in STD_LOGIC;
    \MASK_RUDI_BUFERR_TIMER_reg[12]_0\ : in STD_LOGIC;
    \MASK_RUDI_BUFERR_TIMER_reg[0]_0\ : in STD_LOGIC;
    MASK_RUDI_CLKCOR_reg_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    RXSYNC_STATUS : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    RX_INVALID : in STD_LOGIC;
    XMIT_DATA : in STD_LOGIC;
    CONFIG_REG_MATCH_reg_0 : in STD_LOGIC;
    \TX_CONFIG_REG_INT_reg[13]_0\ : in STD_LOGIC;
    \TX_CONFIG_REG_INT_reg[0]_0\ : in STD_LOGIC;
    link_timer_value_ch0 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \MASK_RUDI_BUFERR_TIMER_reg[12]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmii_0_TEST_AUTO_NEG_176 : entity is "AUTO_NEG";
end quadsgmii_0_TEST_AUTO_NEG_176;

architecture STRUCTURE of quadsgmii_0_TEST_AUTO_NEG_176 is
  signal ABILITY_MATCH : STD_LOGIC;
  signal ABILITY_MATCH_2 : STD_LOGIC;
  signal ABILITY_MATCH_2_i_3_n_0 : STD_LOGIC;
  signal ABILITY_MATCH_2_i_4_n_0 : STD_LOGIC;
  signal ABILITY_MATCH_2_i_6_n_0 : STD_LOGIC;
  signal ABILITY_MATCH_2_i_7_n_0 : STD_LOGIC;
  signal ABILITY_MATCH_i_1_n_0 : STD_LOGIC;
  signal ACKNOWLEDGE_MATCH_2 : STD_LOGIC;
  signal ACKNOWLEDGE_MATCH_20 : STD_LOGIC;
  signal ACKNOWLEDGE_MATCH_3 : STD_LOGIC;
  signal ACKNOWLEDGE_MATCH_30 : STD_LOGIC;
  signal ACKNOWLEDGE_MATCH_3_reg_n_0 : STD_LOGIC;
  signal AN_SYNC_STATUS : STD_LOGIC;
  signal AN_SYNC_STATUS_i_1_n_0 : STD_LOGIC;
  signal CLEAR_STATUS_REG1 : STD_LOGIC;
  signal CLEAR_STATUS_REG2 : STD_LOGIC;
  signal CONFIG_REG_MATCH : STD_LOGIC;
  signal CONFIG_REG_MATCH_COMB : STD_LOGIC;
  signal CONSISTENCY_MATCH : STD_LOGIC;
  signal CONSISTENCY_MATCH_COMB : STD_LOGIC;
  signal CONSISTENCY_MATCH_i_2_n_0 : STD_LOGIC;
  signal CONSISTENCY_MATCH_i_3_n_0 : STD_LOGIC;
  signal CONSISTENCY_MATCH_i_4_n_0 : STD_LOGIC;
  signal CONSISTENCY_MATCH_i_5_n_0 : STD_LOGIC;
  signal CONSISTENCY_MATCH_i_6_n_0 : STD_LOGIC;
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal GENERATE_REMOTE_FAULT : STD_LOGIC;
  signal GENERATE_REMOTE_FAULT0 : STD_LOGIC;
  signal GENERATE_REMOTE_FAULT_i_2_n_0 : STD_LOGIC;
  signal GENERATE_REMOTE_FAULT_i_3_n_0 : STD_LOGIC;
  signal GENERATE_REMOTE_FAULT_i_4_n_0 : STD_LOGIC;
  signal IDLE_INSERTED : STD_LOGIC;
  signal IDLE_INSERTED0 : STD_LOGIC;
  signal IDLE_INSERTED_REG1 : STD_LOGIC;
  signal IDLE_INSERTED_REG2 : STD_LOGIC;
  signal IDLE_INSERTED_REG3 : STD_LOGIC;
  signal IDLE_INSERTED_REG30 : STD_LOGIC;
  signal IDLE_INSERTED_REG4 : STD_LOGIC;
  signal IDLE_MATCH : STD_LOGIC;
  signal IDLE_MATCH0 : STD_LOGIC;
  signal IDLE_MATCH_2 : STD_LOGIC;
  signal IDLE_MATCH_20 : STD_LOGIC;
  signal IDLE_REMOVED : STD_LOGIC;
  signal IDLE_REMOVED0 : STD_LOGIC;
  signal IDLE_REMOVED_REG1 : STD_LOGIC;
  signal IDLE_REMOVED_REG2 : STD_LOGIC;
  signal \LINK_TIMER[6]_i_1_n_0\ : STD_LOGIC;
  signal \LINK_TIMER[9]_i_1_n_0\ : STD_LOGIC;
  signal \LINK_TIMER[9]_i_3_n_0\ : STD_LOGIC;
  signal LINK_TIMER_DONE : STD_LOGIC;
  signal LINK_TIMER_DONE_i_1_n_0 : STD_LOGIC;
  signal LINK_TIMER_DONE_i_2_n_0 : STD_LOGIC;
  signal LINK_TIMER_DONE_i_3_n_0 : STD_LOGIC;
  signal LINK_TIMER_SATURATED : STD_LOGIC;
  signal LINK_TIMER_SATURATED_COMB : STD_LOGIC;
  signal LINK_TIMER_SATURATED_i_2_n_0 : STD_LOGIC;
  signal LINK_TIMER_SATURATED_i_3_n_0 : STD_LOGIC;
  signal LINK_TIMER_SATURATED_i_4_n_0 : STD_LOGIC;
  signal LINK_TIMER_reg : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal MASK_RUDI_BUFERR : STD_LOGIC;
  signal MASK_RUDI_BUFERR_TIMER : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \MASK_RUDI_BUFERR_TIMER[0]_i_1_n_0\ : STD_LOGIC;
  signal \MASK_RUDI_BUFERR_TIMER[10]_i_1_n_0\ : STD_LOGIC;
  signal \MASK_RUDI_BUFERR_TIMER[11]_i_1_n_0\ : STD_LOGIC;
  signal \MASK_RUDI_BUFERR_TIMER[12]_i_2_n_0\ : STD_LOGIC;
  signal \MASK_RUDI_BUFERR_TIMER[12]_i_4_n_0\ : STD_LOGIC;
  signal \MASK_RUDI_BUFERR_TIMER[12]_i_5_n_0\ : STD_LOGIC;
  signal \MASK_RUDI_BUFERR_TIMER[1]_i_1_n_0\ : STD_LOGIC;
  signal \MASK_RUDI_BUFERR_TIMER[2]_i_1_n_0\ : STD_LOGIC;
  signal \MASK_RUDI_BUFERR_TIMER[3]_i_1_n_0\ : STD_LOGIC;
  signal \MASK_RUDI_BUFERR_TIMER[4]_i_1_n_0\ : STD_LOGIC;
  signal \MASK_RUDI_BUFERR_TIMER[5]_i_1_n_0\ : STD_LOGIC;
  signal \MASK_RUDI_BUFERR_TIMER[6]_i_1_n_0\ : STD_LOGIC;
  signal \MASK_RUDI_BUFERR_TIMER[7]_i_1_n_0\ : STD_LOGIC;
  signal \MASK_RUDI_BUFERR_TIMER[8]_i_1_n_0\ : STD_LOGIC;
  signal \MASK_RUDI_BUFERR_TIMER[9]_i_1_n_0\ : STD_LOGIC;
  signal \^mask_rudi_buferr_timer_reg[3]_0\ : STD_LOGIC;
  signal MASK_RUDI_BUFERR_i_1_n_0 : STD_LOGIC;
  signal MASK_RUDI_CLKCOR : STD_LOGIC;
  signal MASK_RUDI_CLKCOR_i_1_n_0 : STD_LOGIC;
  signal \^mr_an_complete\ : STD_LOGIC;
  signal MR_AN_COMPLETE_i_1_n_0 : STD_LOGIC;
  signal MR_AN_ENABLE_CHANGE : STD_LOGIC;
  signal MR_AN_ENABLE_CHANGE0 : STD_LOGIC;
  signal MR_AN_ENABLE_REG1 : STD_LOGIC;
  signal MR_AN_ENABLE_REG2 : STD_LOGIC;
  signal \^mr_link_status\ : STD_LOGIC;
  signal MR_LINK_STATUS_i_1_n_0 : STD_LOGIC;
  signal \^mr_lp_adv_ability_int_reg[16]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal MR_PAGE_RX_CLEAR_REG1 : STD_LOGIC;
  signal MR_PAGE_RX_CLEAR_REG2 : STD_LOGIC;
  signal \^mr_page_rx_set\ : STD_LOGIC;
  signal MR_PAGE_RX_SET0 : STD_LOGIC;
  signal MR_PAGE_RX_SET_i_1_n_0 : STD_LOGIC;
  signal MR_REMOTE_FAULT_i_1_n_0 : STD_LOGIC;
  signal MR_RESTART_AN_INT : STD_LOGIC;
  signal MR_RESTART_AN_INT_i_1_n_0 : STD_LOGIC;
  signal MR_RESTART_AN_SET_REG1 : STD_LOGIC;
  signal MR_RESTART_AN_SET_REG2 : STD_LOGIC;
  signal PREVIOUS_STATE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal PULSE4096 : STD_LOGIC;
  signal PULSE40960 : STD_LOGIC;
  signal \^received_idle\ : STD_LOGIC;
  signal \^rx_config_reg_null_reg_0\ : STD_LOGIC;
  signal \^rx_config_reg_reg_reg[11]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \RX_CONFIG_REG_REG_reg_n_0_[0]\ : STD_LOGIC;
  signal \RX_CONFIG_REG_REG_reg_n_0_[12]\ : STD_LOGIC;
  signal \RX_CONFIG_REG_REG_reg_n_0_[13]\ : STD_LOGIC;
  signal \RX_CONFIG_REG_REG_reg_n_0_[1]\ : STD_LOGIC;
  signal \RX_CONFIG_REG_REG_reg_n_0_[2]\ : STD_LOGIC;
  signal \RX_CONFIG_REG_REG_reg_n_0_[3]\ : STD_LOGIC;
  signal \RX_CONFIG_REG_REG_reg_n_0_[4]\ : STD_LOGIC;
  signal \RX_CONFIG_REG_REG_reg_n_0_[5]\ : STD_LOGIC;
  signal \RX_CONFIG_REG_REG_reg_n_0_[6]\ : STD_LOGIC;
  signal \RX_CONFIG_REG_REG_reg_n_0_[7]\ : STD_LOGIC;
  signal \RX_CONFIG_REG_REG_reg_n_0_[8]\ : STD_LOGIC;
  signal RX_CONFIG_SNAPSHOT : STD_LOGIC;
  signal \RX_CONFIG_SNAPSHOT[15]_i_2_n_0\ : STD_LOGIC;
  signal \RX_CONFIG_SNAPSHOT[15]_i_3_n_0\ : STD_LOGIC;
  signal \RX_CONFIG_SNAPSHOT_reg_n_0_[0]\ : STD_LOGIC;
  signal \RX_CONFIG_SNAPSHOT_reg_n_0_[10]\ : STD_LOGIC;
  signal \RX_CONFIG_SNAPSHOT_reg_n_0_[11]\ : STD_LOGIC;
  signal \RX_CONFIG_SNAPSHOT_reg_n_0_[12]\ : STD_LOGIC;
  signal \RX_CONFIG_SNAPSHOT_reg_n_0_[13]\ : STD_LOGIC;
  signal \RX_CONFIG_SNAPSHOT_reg_n_0_[15]\ : STD_LOGIC;
  signal \RX_CONFIG_SNAPSHOT_reg_n_0_[1]\ : STD_LOGIC;
  signal \RX_CONFIG_SNAPSHOT_reg_n_0_[2]\ : STD_LOGIC;
  signal \RX_CONFIG_SNAPSHOT_reg_n_0_[3]\ : STD_LOGIC;
  signal \RX_CONFIG_SNAPSHOT_reg_n_0_[4]\ : STD_LOGIC;
  signal \RX_CONFIG_SNAPSHOT_reg_n_0_[5]\ : STD_LOGIC;
  signal \RX_CONFIG_SNAPSHOT_reg_n_0_[6]\ : STD_LOGIC;
  signal \RX_CONFIG_SNAPSHOT_reg_n_0_[7]\ : STD_LOGIC;
  signal \RX_CONFIG_SNAPSHOT_reg_n_0_[8]\ : STD_LOGIC;
  signal \RX_CONFIG_SNAPSHOT_reg_n_0_[9]\ : STD_LOGIC;
  signal RX_IDLE_REG1 : STD_LOGIC;
  signal RX_IDLE_REG2 : STD_LOGIC;
  signal RX_RUDI_INVALID_DELAY : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal RX_RUDI_INVALID_DELAY0 : STD_LOGIC;
  signal RX_RUDI_INVALID_REG : STD_LOGIC;
  signal \SGMII_SPEED[1]_i_2_n_0\ : STD_LOGIC;
  signal START_LINK_TIMER : STD_LOGIC;
  signal START_LINK_TIMER_REG : STD_LOGIC;
  signal START_LINK_TIMER_REG2 : STD_LOGIC;
  signal START_LINK_TIMER_REG_i_2_n_0 : STD_LOGIC;
  signal START_LINK_TIMER_REG_i_3_n_0 : STD_LOGIC;
  signal STATE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \STATE[0]_i_1_n_0\ : STD_LOGIC;
  signal \STATE[0]_i_2_n_0\ : STD_LOGIC;
  signal \STATE[0]_i_3_n_0\ : STD_LOGIC;
  signal \STATE[0]_i_4_n_0\ : STD_LOGIC;
  signal \STATE[1]_i_1_n_0\ : STD_LOGIC;
  signal \STATE[1]_i_2_n_0\ : STD_LOGIC;
  signal \STATE[1]_i_3_n_0\ : STD_LOGIC;
  signal \STATE[1]_i_4_n_0\ : STD_LOGIC;
  signal \STATE[1]_i_5_n_0\ : STD_LOGIC;
  signal \STATE[2]_i_1_n_0\ : STD_LOGIC;
  signal \STATE[2]_i_2_n_0\ : STD_LOGIC;
  signal \STATE[2]_i_3_n_0\ : STD_LOGIC;
  signal \STATE[2]_i_4_n_0\ : STD_LOGIC;
  signal \STATE[2]_i_5_n_0\ : STD_LOGIC;
  signal \STATE[2]_i_6_n_0\ : STD_LOGIC;
  signal \STATE[3]_i_1_n_0\ : STD_LOGIC;
  signal \STATE[3]_i_2_n_0\ : STD_LOGIC;
  signal \STATE[3]_i_3_n_0\ : STD_LOGIC;
  signal \STATE[3]_i_4_n_0\ : STD_LOGIC;
  signal SYNC_STATUS_HELD : STD_LOGIC;
  signal SYNC_STATUS_HELD_i_1_n_0 : STD_LOGIC;
  signal TIMER4096_MSB_REG : STD_LOGIC;
  signal TIMER4096_reg : STD_LOGIC_VECTOR ( 11 to 11 );
  signal \TIMER4096_reg_n_0_[0]\ : STD_LOGIC;
  signal \TIMER4096_reg_n_0_[10]\ : STD_LOGIC;
  signal \TIMER4096_reg_n_0_[1]\ : STD_LOGIC;
  signal \TIMER4096_reg_n_0_[2]\ : STD_LOGIC;
  signal \TIMER4096_reg_n_0_[3]\ : STD_LOGIC;
  signal \TIMER4096_reg_n_0_[4]\ : STD_LOGIC;
  signal \TIMER4096_reg_n_0_[5]\ : STD_LOGIC;
  signal \TIMER4096_reg_n_0_[6]\ : STD_LOGIC;
  signal \TIMER4096_reg_n_0_[7]\ : STD_LOGIC;
  signal \TIMER4096_reg_n_0_[8]\ : STD_LOGIC;
  signal \TIMER4096_reg_n_0_[9]\ : STD_LOGIC;
  signal \^toggle_rx\ : STD_LOGIC;
  signal TOGGLE_TX : STD_LOGIC;
  signal TOGGLE_TX_i_1_n_0 : STD_LOGIC;
  signal \TX_CONFIG_REG_INT[0]_i_1_n_0\ : STD_LOGIC;
  signal \TX_CONFIG_REG_INT[11]_i_1_n_0\ : STD_LOGIC;
  signal \TX_CONFIG_REG_INT[13]_i_2_n_0\ : STD_LOGIC;
  signal \TX_CONFIG_REG_INT[14]_i_1_n_0\ : STD_LOGIC;
  signal \^xmit_config_int\ : STD_LOGIC;
  signal XMIT_CONFIG_INT_i_1_n_0 : STD_LOGIC;
  signal \XMIT_CONFIG_INT_i_2__0_n_0\ : STD_LOGIC;
  signal XMIT_CONFIG_INT_i_3_n_0 : STD_LOGIC;
  signal \^xmit_data_int\ : STD_LOGIC;
  signal XMIT_DATA_INT0 : STD_LOGIC;
  signal \__16\ : STD_LOGIC_VECTOR ( 15 to 15 );
  signal p_0_in0_in : STD_LOGIC;
  signal p_0_in26_in : STD_LOGIC;
  signal \plusOp__0\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \plusOp__0__0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \plusOp__0_carry__0_n_6\ : STD_LOGIC;
  signal \plusOp__0_carry__0_n_7\ : STD_LOGIC;
  signal \plusOp__0_carry_n_0\ : STD_LOGIC;
  signal \plusOp__0_carry_n_1\ : STD_LOGIC;
  signal \plusOp__0_carry_n_2\ : STD_LOGIC;
  signal \plusOp__0_carry_n_3\ : STD_LOGIC;
  signal \plusOp__0_carry_n_4\ : STD_LOGIC;
  signal \plusOp__0_carry_n_5\ : STD_LOGIC;
  signal \plusOp__0_carry_n_6\ : STD_LOGIC;
  signal \plusOp__0_carry_n_7\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__0_n_12\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__0_n_13\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__0_n_14\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__0_n_15\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__0_n_5\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__0_n_6\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__0_n_7\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry_n_10\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry_n_11\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry_n_12\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry_n_13\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry_n_14\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry_n_15\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry_n_4\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry_n_5\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry_n_6\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry_n_7\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry_n_8\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry_n_9\ : STD_LOGIC;
  signal \^status_vector_ch0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_plusOp__0_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_plusOp__0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_plusOp_inferred__0/i__carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_plusOp_inferred__0/i__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of ACKNOWLEDGE_MATCH_2_i_1 : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of ACKNOWLEDGE_MATCH_3_i_1 : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of AN_SYNC_STATUS_i_1 : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of GENERATE_REMOTE_FAULT_i_4 : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of IDLE_INSERTED_i_1 : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of IDLE_MATCH_2_i_1 : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of IDLE_MATCH_i_1 : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of IDLE_REMOVED_i_1 : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \LINK_TIMER[1]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \LINK_TIMER[2]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \LINK_TIMER[3]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \LINK_TIMER[4]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \LINK_TIMER[6]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \LINK_TIMER[7]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \LINK_TIMER[8]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \LINK_TIMER[9]_i_2\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \MASK_RUDI_BUFERR_TIMER[10]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \MASK_RUDI_BUFERR_TIMER[11]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \MASK_RUDI_BUFERR_TIMER[12]_i_2\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \MASK_RUDI_BUFERR_TIMER[1]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \MASK_RUDI_BUFERR_TIMER[2]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \MASK_RUDI_BUFERR_TIMER[3]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \MASK_RUDI_BUFERR_TIMER[4]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \MASK_RUDI_BUFERR_TIMER[5]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \MASK_RUDI_BUFERR_TIMER[6]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \MASK_RUDI_BUFERR_TIMER[7]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \MASK_RUDI_BUFERR_TIMER[8]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \MASK_RUDI_BUFERR_TIMER[9]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \RX_CONFIG_SNAPSHOT[15]_i_3\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \RX_RUDI_INVALID_DELAY[0]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \SGMII_SPEED[1]_i_2\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of START_LINK_TIMER_REG_i_2 : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \STATE[0]_i_2\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \STATE[1]_i_4\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \STATE[1]_i_5\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \STATE[2]_i_2\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \STATE[2]_i_3\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \STATE[2]_i_4\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \STATE[2]_i_6\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \STATE[3]_i_2\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \STATE[3]_i_4\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of SYNC_STATUS_HELD_i_1 : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \TX_CONFIG_REG_INT[0]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \TX_CONFIG_REG_INT[13]_i_2\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \TX_CONFIG_REG_INT[14]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \XMIT_CONFIG_INT_i_2__0\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of XMIT_CONFIG_INT_i_3 : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \XMIT_DATA_INT_i_1__0\ : label is "soft_lutpair18";
begin
  D(3 downto 0) <= \^d\(3 downto 0);
  \MASK_RUDI_BUFERR_TIMER_reg[3]_0\ <= \^mask_rudi_buferr_timer_reg[3]_0\;
  MR_AN_COMPLETE <= \^mr_an_complete\;
  MR_LINK_STATUS <= \^mr_link_status\;
  \MR_LP_ADV_ABILITY_INT_reg[16]_0\(3 downto 0) <= \^mr_lp_adv_ability_int_reg[16]_0\(3 downto 0);
  MR_PAGE_RX_SET <= \^mr_page_rx_set\;
  RECEIVED_IDLE <= \^received_idle\;
  RX_CONFIG_REG_NULL_reg_0 <= \^rx_config_reg_null_reg_0\;
  \RX_CONFIG_REG_REG_reg[11]_0\(2 downto 0) <= \^rx_config_reg_reg_reg[11]_0\(2 downto 0);
  TOGGLE_RX <= \^toggle_rx\;
  XMIT_CONFIG_INT <= \^xmit_config_int\;
  XMIT_DATA_INT <= \^xmit_data_int\;
  status_vector_ch0(5 downto 0) <= \^status_vector_ch0\(5 downto 0);
ABILITY_MATCH_2_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => MASK_RUDI_BUFERR,
      I1 => RX_IDLE,
      I2 => \out\,
      O => ACKNOWLEDGE_MATCH_3
    );
ABILITY_MATCH_2_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000009"
    )
        port map (
      I0 => Q(15),
      I1 => p_0_in0_in,
      I2 => \^received_idle\,
      I3 => ABILITY_MATCH_2_i_3_n_0,
      I4 => ABILITY_MATCH_2_i_4_n_0,
      I5 => CONFIG_REG_MATCH_reg_0,
      O => CONFIG_REG_MATCH_COMB
    );
ABILITY_MATCH_2_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \RX_CONFIG_REG_REG_reg_n_0_[6]\,
      I1 => Q(6),
      I2 => Q(7),
      I3 => \RX_CONFIG_REG_REG_reg_n_0_[7]\,
      I4 => Q(8),
      I5 => \RX_CONFIG_REG_REG_reg_n_0_[8]\,
      O => ABILITY_MATCH_2_i_3_n_0
    );
ABILITY_MATCH_2_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFEFFFFFFFFEFFE"
    )
        port map (
      I0 => ABILITY_MATCH_2_i_6_n_0,
      I1 => ABILITY_MATCH_2_i_7_n_0,
      I2 => Q(13),
      I3 => \RX_CONFIG_REG_REG_reg_n_0_[13]\,
      I4 => Q(12),
      I5 => \RX_CONFIG_REG_REG_reg_n_0_[12]\,
      O => ABILITY_MATCH_2_i_4_n_0
    );
ABILITY_MATCH_2_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \RX_CONFIG_REG_REG_reg_n_0_[0]\,
      I1 => Q(0),
      I2 => Q(2),
      I3 => \RX_CONFIG_REG_REG_reg_n_0_[2]\,
      I4 => Q(1),
      I5 => \RX_CONFIG_REG_REG_reg_n_0_[1]\,
      O => ABILITY_MATCH_2_i_6_n_0
    );
ABILITY_MATCH_2_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \RX_CONFIG_REG_REG_reg_n_0_[3]\,
      I1 => Q(3),
      I2 => Q(4),
      I3 => \RX_CONFIG_REG_REG_reg_n_0_[4]\,
      I4 => Q(5),
      I5 => \RX_CONFIG_REG_REG_reg_n_0_[5]\,
      O => ABILITY_MATCH_2_i_7_n_0
    );
ABILITY_MATCH_2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_VALID,
      D => CONFIG_REG_MATCH_COMB,
      Q => ABILITY_MATCH_2,
      R => ACKNOWLEDGE_MATCH_3
    );
ABILITY_MATCH_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008F80"
    )
        port map (
      I0 => CONFIG_REG_MATCH_COMB,
      I1 => ABILITY_MATCH_2,
      I2 => RX_CONFIG_VALID,
      I3 => ABILITY_MATCH,
      I4 => MASK_RUDI_BUFERR,
      I5 => SR(0),
      O => ABILITY_MATCH_i_1_n_0
    );
ABILITY_MATCH_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => ABILITY_MATCH_i_1_n_0,
      Q => ABILITY_MATCH,
      R => '0'
    );
ACKNOWLEDGE_MATCH_2_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in26_in,
      I1 => Q(14),
      O => ACKNOWLEDGE_MATCH_20
    );
ACKNOWLEDGE_MATCH_2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_VALID,
      D => ACKNOWLEDGE_MATCH_20,
      Q => ACKNOWLEDGE_MATCH_2,
      R => ACKNOWLEDGE_MATCH_3
    );
ACKNOWLEDGE_MATCH_3_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ACKNOWLEDGE_MATCH_2,
      I1 => Q(14),
      I2 => p_0_in26_in,
      O => ACKNOWLEDGE_MATCH_30
    );
ACKNOWLEDGE_MATCH_3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_VALID,
      D => ACKNOWLEDGE_MATCH_30,
      Q => ACKNOWLEDGE_MATCH_3_reg_n_0,
      R => ACKNOWLEDGE_MATCH_3
    );
AN_SYNC_STATUS_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBFFF80"
    )
        port map (
      I0 => SYNC_STATUS_HELD,
      I1 => LINK_TIMER_SATURATED,
      I2 => PULSE4096,
      I3 => RXSYNC_STATUS,
      I4 => AN_SYNC_STATUS,
      O => AN_SYNC_STATUS_i_1_n_0
    );
AN_SYNC_STATUS_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => AN_SYNC_STATUS_i_1_n_0,
      Q => AN_SYNC_STATUS,
      R => \out\
    );
\BASEX_REMOTE_FAULT_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => MR_PAGE_RX_SET0,
      D => BASEX_REMOTE_FAULT_RSLVD(0),
      Q => \^status_vector_ch0\(2),
      R => \out\
    );
CLEAR_STATUS_REG1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => CLEAR_STATUS_REG,
      Q => CLEAR_STATUS_REG1,
      R => \out\
    );
CLEAR_STATUS_REG2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => CLEAR_STATUS_REG1,
      Q => CLEAR_STATUS_REG2,
      R => \out\
    );
CONFIG_REG_MATCH_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => CONFIG_REG_MATCH_COMB,
      Q => CONFIG_REG_MATCH,
      R => \out\
    );
CONSISTENCY_MATCH_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000009"
    )
        port map (
      I0 => \RX_CONFIG_SNAPSHOT_reg_n_0_[15]\,
      I1 => Q(15),
      I2 => CONSISTENCY_MATCH_i_2_n_0,
      I3 => CONSISTENCY_MATCH_i_3_n_0,
      I4 => CONSISTENCY_MATCH_i_4_n_0,
      O => CONSISTENCY_MATCH_COMB
    );
CONSISTENCY_MATCH_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \RX_CONFIG_SNAPSHOT_reg_n_0_[6]\,
      I1 => Q(6),
      I2 => Q(7),
      I3 => \RX_CONFIG_SNAPSHOT_reg_n_0_[7]\,
      I4 => Q(8),
      I5 => \RX_CONFIG_SNAPSHOT_reg_n_0_[8]\,
      O => CONSISTENCY_MATCH_i_2_n_0
    );
CONSISTENCY_MATCH_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFEFFFFFFFFEFFE"
    )
        port map (
      I0 => CONSISTENCY_MATCH_i_5_n_0,
      I1 => CONSISTENCY_MATCH_i_6_n_0,
      I2 => Q(12),
      I3 => \RX_CONFIG_SNAPSHOT_reg_n_0_[12]\,
      I4 => Q(13),
      I5 => \RX_CONFIG_SNAPSHOT_reg_n_0_[13]\,
      O => CONSISTENCY_MATCH_i_3_n_0
    );
CONSISTENCY_MATCH_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \RX_CONFIG_SNAPSHOT_reg_n_0_[9]\,
      I1 => Q(9),
      I2 => Q(10),
      I3 => \RX_CONFIG_SNAPSHOT_reg_n_0_[10]\,
      I4 => Q(11),
      I5 => \RX_CONFIG_SNAPSHOT_reg_n_0_[11]\,
      O => CONSISTENCY_MATCH_i_4_n_0
    );
CONSISTENCY_MATCH_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \RX_CONFIG_SNAPSHOT_reg_n_0_[0]\,
      I1 => Q(0),
      I2 => Q(1),
      I3 => \RX_CONFIG_SNAPSHOT_reg_n_0_[1]\,
      I4 => Q(2),
      I5 => \RX_CONFIG_SNAPSHOT_reg_n_0_[2]\,
      O => CONSISTENCY_MATCH_i_5_n_0
    );
CONSISTENCY_MATCH_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \RX_CONFIG_SNAPSHOT_reg_n_0_[3]\,
      I1 => Q(3),
      I2 => Q(4),
      I3 => \RX_CONFIG_SNAPSHOT_reg_n_0_[4]\,
      I4 => Q(5),
      I5 => \RX_CONFIG_SNAPSHOT_reg_n_0_[5]\,
      O => CONSISTENCY_MATCH_i_6_n_0
    );
CONSISTENCY_MATCH_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => CONSISTENCY_MATCH_COMB,
      Q => CONSISTENCY_MATCH,
      R => \out\
    );
GENERATE_REMOTE_FAULT_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000000"
    )
        port map (
      I0 => GENERATE_REMOTE_FAULT_i_2_n_0,
      I1 => \STATE[3]_i_3_n_0\,
      I2 => GENERATE_REMOTE_FAULT_i_3_n_0,
      I3 => STATE(3),
      I4 => GENERATE_REMOTE_FAULT_i_4_n_0,
      I5 => STATE(0),
      O => GENERATE_REMOTE_FAULT0
    );
GENERATE_REMOTE_FAULT_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0888888888888888"
    )
        port map (
      I0 => \STATE[1]_i_2_n_0\,
      I1 => \STATE[2]_i_3_n_0\,
      I2 => \STATE[2]_i_4_n_0\,
      I3 => IDLE_MATCH,
      I4 => LINK_TIMER_DONE,
      I5 => STATE(0),
      O => GENERATE_REMOTE_FAULT_i_2_n_0
    );
GENERATE_REMOTE_FAULT_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FF60"
    )
        port map (
      I0 => \^rx_config_reg_reg_reg[11]_0\(2),
      I1 => \^toggle_rx\,
      I2 => ABILITY_MATCH,
      I3 => \STATE[2]_i_3_n_0\,
      I4 => \STATE[2]_i_4_n_0\,
      I5 => \STATE[2]_i_5_n_0\,
      O => GENERATE_REMOTE_FAULT_i_3_n_0
    );
GENERATE_REMOTE_FAULT_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => STATE(2),
      I1 => STATE(1),
      O => GENERATE_REMOTE_FAULT_i_4_n_0
    );
GENERATE_REMOTE_FAULT_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => GENERATE_REMOTE_FAULT0,
      Q => GENERATE_REMOTE_FAULT,
      R => \out\
    );
IDLE_INSERTED_REG1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => IDLE_INSERTED,
      Q => IDLE_INSERTED_REG1,
      R => \out\
    );
IDLE_INSERTED_REG2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => IDLE_INSERTED_REG1,
      Q => IDLE_INSERTED_REG2,
      R => \out\
    );
IDLE_INSERTED_REG3_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => IDLE_INSERTED_REG2,
      I1 => RX_IDLE_REG2,
      O => IDLE_INSERTED_REG30
    );
IDLE_INSERTED_REG3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => IDLE_INSERTED_REG30,
      Q => IDLE_INSERTED_REG3,
      R => \out\
    );
IDLE_INSERTED_REG4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => IDLE_INSERTED_REG3,
      Q => IDLE_INSERTED_REG4,
      R => \out\
    );
IDLE_INSERTED_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => MASK_RUDI_CLKCOR_reg_0(1),
      I1 => MASK_RUDI_CLKCOR_reg_0(0),
      I2 => \^xmit_config_int\,
      O => IDLE_INSERTED0
    );
IDLE_INSERTED_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => IDLE_INSERTED0,
      Q => IDLE_INSERTED,
      R => \out\
    );
IDLE_MATCH_2_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => IDLE_INSERTED_REG2,
      I1 => RX_IDLE,
      I2 => IDLE_INSERTED_REG4,
      O => IDLE_MATCH_20
    );
IDLE_MATCH_2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_IDLE_REG2,
      D => IDLE_MATCH_20,
      Q => IDLE_MATCH_2,
      R => \out\
    );
IDLE_MATCH_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4440"
    )
        port map (
      I0 => IDLE_INSERTED_REG2,
      I1 => RX_IDLE,
      I2 => IDLE_REMOVED_REG2,
      I3 => IDLE_MATCH_2,
      O => IDLE_MATCH0
    );
IDLE_MATCH_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_IDLE_REG2,
      D => IDLE_MATCH0,
      Q => IDLE_MATCH,
      R => \out\
    );
IDLE_REMOVED_REG1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => IDLE_REMOVED,
      Q => IDLE_REMOVED_REG1,
      R => \out\
    );
IDLE_REMOVED_REG2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => IDLE_REMOVED_REG1,
      Q => IDLE_REMOVED_REG2,
      R => \out\
    );
IDLE_REMOVED_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => MASK_RUDI_CLKCOR_reg_0(1),
      I1 => MASK_RUDI_CLKCOR_reg_0(0),
      I2 => \^xmit_config_int\,
      O => IDLE_REMOVED0
    );
IDLE_REMOVED_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => IDLE_REMOVED0,
      Q => IDLE_REMOVED,
      R => \out\
    );
\LINK_TIMER[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => LINK_TIMER_reg(0),
      O => \plusOp__0__0\(0)
    );
\LINK_TIMER[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => LINK_TIMER_reg(0),
      I1 => LINK_TIMER_reg(1),
      O => \plusOp__0__0\(1)
    );
\LINK_TIMER[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => LINK_TIMER_reg(2),
      I1 => LINK_TIMER_reg(0),
      I2 => LINK_TIMER_reg(1),
      O => \plusOp__0__0\(2)
    );
\LINK_TIMER[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => LINK_TIMER_reg(3),
      I1 => LINK_TIMER_reg(1),
      I2 => LINK_TIMER_reg(0),
      I3 => LINK_TIMER_reg(2),
      O => \plusOp__0__0\(3)
    );
\LINK_TIMER[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => LINK_TIMER_reg(4),
      I1 => LINK_TIMER_reg(2),
      I2 => LINK_TIMER_reg(0),
      I3 => LINK_TIMER_reg(1),
      I4 => LINK_TIMER_reg(3),
      O => \plusOp__0__0\(4)
    );
\LINK_TIMER[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => LINK_TIMER_reg(5),
      I1 => LINK_TIMER_reg(3),
      I2 => LINK_TIMER_reg(1),
      I3 => LINK_TIMER_reg(0),
      I4 => LINK_TIMER_reg(2),
      I5 => LINK_TIMER_reg(4),
      O => \plusOp__0__0\(5)
    );
\LINK_TIMER[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => LINK_TIMER_reg(6),
      I1 => \LINK_TIMER[9]_i_3_n_0\,
      O => \LINK_TIMER[6]_i_1_n_0\
    );
\LINK_TIMER[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => LINK_TIMER_reg(7),
      I1 => \LINK_TIMER[9]_i_3_n_0\,
      I2 => LINK_TIMER_reg(6),
      O => \plusOp__0__0\(7)
    );
\LINK_TIMER[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A6AA"
    )
        port map (
      I0 => LINK_TIMER_reg(8),
      I1 => LINK_TIMER_reg(6),
      I2 => \LINK_TIMER[9]_i_3_n_0\,
      I3 => LINK_TIMER_reg(7),
      O => \plusOp__0__0\(8)
    );
\LINK_TIMER[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF8"
    )
        port map (
      I0 => LINK_TIMER_SATURATED,
      I1 => PULSE4096,
      I2 => START_LINK_TIMER_REG,
      I3 => \out\,
      O => \LINK_TIMER[9]_i_1_n_0\
    );
\LINK_TIMER[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A6AAAAAA"
    )
        port map (
      I0 => LINK_TIMER_reg(9),
      I1 => LINK_TIMER_reg(7),
      I2 => \LINK_TIMER[9]_i_3_n_0\,
      I3 => LINK_TIMER_reg(6),
      I4 => LINK_TIMER_reg(8),
      O => \plusOp__0__0\(9)
    );
\LINK_TIMER[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => LINK_TIMER_reg(4),
      I1 => LINK_TIMER_reg(2),
      I2 => LINK_TIMER_reg(0),
      I3 => LINK_TIMER_reg(1),
      I4 => LINK_TIMER_reg(3),
      I5 => LINK_TIMER_reg(5),
      O => \LINK_TIMER[9]_i_3_n_0\
    );
LINK_TIMER_DONE_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000808"
    )
        port map (
      I0 => LINK_TIMER_DONE_i_2_n_0,
      I1 => \STATE[3]_i_3_n_0\,
      I2 => LINK_TIMER_DONE_i_3_n_0,
      I3 => STATE(3),
      I4 => \STATE[2]_i_5_n_0\,
      O => LINK_TIMER_DONE_i_1_n_0
    );
LINK_TIMER_DONE_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001110"
    )
        port map (
      I0 => START_LINK_TIMER_REG,
      I1 => \out\,
      I2 => LINK_TIMER_SATURATED,
      I3 => LINK_TIMER_DONE,
      I4 => START_LINK_TIMER_REG2,
      O => LINK_TIMER_DONE_i_2_n_0
    );
LINK_TIMER_DONE_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F4F4F444444444"
    )
        port map (
      I0 => START_LINK_TIMER_REG_i_2_n_0,
      I1 => AN_ENABLE_INT,
      I2 => LINK_TIMER_DONE,
      I3 => \^rx_config_reg_null_reg_0\,
      I4 => ABILITY_MATCH,
      I5 => \SGMII_SPEED[1]_i_2_n_0\,
      O => LINK_TIMER_DONE_i_3_n_0
    );
LINK_TIMER_DONE_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => LINK_TIMER_DONE_i_1_n_0,
      Q => LINK_TIMER_DONE,
      R => '0'
    );
LINK_TIMER_SATURATED_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => LINK_TIMER_SATURATED_i_2_n_0,
      I1 => LINK_TIMER_SATURATED_i_3_n_0,
      I2 => LINK_TIMER_SATURATED_i_4_n_0,
      I3 => LINK_TIMER_reg(9),
      O => LINK_TIMER_SATURATED_COMB
    );
LINK_TIMER_SATURATED_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => link_timer_value_ch0(3),
      I1 => LINK_TIMER_reg(3),
      I2 => LINK_TIMER_reg(5),
      I3 => link_timer_value_ch0(5),
      I4 => LINK_TIMER_reg(4),
      I5 => link_timer_value_ch0(4),
      O => LINK_TIMER_SATURATED_i_2_n_0
    );
LINK_TIMER_SATURATED_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => link_timer_value_ch0(6),
      I1 => LINK_TIMER_reg(6),
      I2 => LINK_TIMER_reg(7),
      I3 => link_timer_value_ch0(7),
      I4 => LINK_TIMER_reg(8),
      I5 => link_timer_value_ch0(8),
      O => LINK_TIMER_SATURATED_i_3_n_0
    );
LINK_TIMER_SATURATED_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => LINK_TIMER_reg(1),
      I1 => link_timer_value_ch0(1),
      I2 => LINK_TIMER_reg(2),
      I3 => link_timer_value_ch0(2),
      I4 => link_timer_value_ch0(0),
      I5 => LINK_TIMER_reg(0),
      O => LINK_TIMER_SATURATED_i_4_n_0
    );
LINK_TIMER_SATURATED_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => LINK_TIMER_SATURATED_COMB,
      Q => LINK_TIMER_SATURATED,
      R => \out\
    );
\LINK_TIMER_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => PULSE4096,
      D => \plusOp__0__0\(0),
      Q => LINK_TIMER_reg(0),
      R => \LINK_TIMER[9]_i_1_n_0\
    );
\LINK_TIMER_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => PULSE4096,
      D => \plusOp__0__0\(1),
      Q => LINK_TIMER_reg(1),
      R => \LINK_TIMER[9]_i_1_n_0\
    );
\LINK_TIMER_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => PULSE4096,
      D => \plusOp__0__0\(2),
      Q => LINK_TIMER_reg(2),
      R => \LINK_TIMER[9]_i_1_n_0\
    );
\LINK_TIMER_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => PULSE4096,
      D => \plusOp__0__0\(3),
      Q => LINK_TIMER_reg(3),
      R => \LINK_TIMER[9]_i_1_n_0\
    );
\LINK_TIMER_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => PULSE4096,
      D => \plusOp__0__0\(4),
      Q => LINK_TIMER_reg(4),
      R => \LINK_TIMER[9]_i_1_n_0\
    );
\LINK_TIMER_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => PULSE4096,
      D => \plusOp__0__0\(5),
      Q => LINK_TIMER_reg(5),
      R => \LINK_TIMER[9]_i_1_n_0\
    );
\LINK_TIMER_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => PULSE4096,
      D => \LINK_TIMER[6]_i_1_n_0\,
      Q => LINK_TIMER_reg(6),
      R => \LINK_TIMER[9]_i_1_n_0\
    );
\LINK_TIMER_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => PULSE4096,
      D => \plusOp__0__0\(7),
      Q => LINK_TIMER_reg(7),
      R => \LINK_TIMER[9]_i_1_n_0\
    );
\LINK_TIMER_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => PULSE4096,
      D => \plusOp__0__0\(8),
      Q => LINK_TIMER_reg(8),
      R => \LINK_TIMER[9]_i_1_n_0\
    );
\LINK_TIMER_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => PULSE4096,
      D => \plusOp__0__0\(9),
      Q => LINK_TIMER_reg(9),
      R => \LINK_TIMER[9]_i_1_n_0\
    );
\MASK_RUDI_BUFERR_TIMER[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5155"
    )
        port map (
      I0 => MASK_RUDI_BUFERR_TIMER(0),
      I1 => data_out,
      I2 => \MASK_RUDI_BUFERR_TIMER_reg[12]_0\,
      I3 => \MASK_RUDI_BUFERR_TIMER_reg[0]_0\,
      O => \MASK_RUDI_BUFERR_TIMER[0]_i_1_n_0\
    );
\MASK_RUDI_BUFERR_TIMER[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A2AA"
    )
        port map (
      I0 => \plusOp_inferred__0/i__carry__0_n_14\,
      I1 => data_out,
      I2 => \MASK_RUDI_BUFERR_TIMER_reg[12]_0\,
      I3 => \MASK_RUDI_BUFERR_TIMER_reg[0]_0\,
      O => \MASK_RUDI_BUFERR_TIMER[10]_i_1_n_0\
    );
\MASK_RUDI_BUFERR_TIMER[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A2AA"
    )
        port map (
      I0 => \plusOp_inferred__0/i__carry__0_n_13\,
      I1 => data_out,
      I2 => \MASK_RUDI_BUFERR_TIMER_reg[12]_0\,
      I3 => \MASK_RUDI_BUFERR_TIMER_reg[0]_0\,
      O => \MASK_RUDI_BUFERR_TIMER[11]_i_1_n_0\
    );
\MASK_RUDI_BUFERR_TIMER[12]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A2AA"
    )
        port map (
      I0 => \plusOp_inferred__0/i__carry__0_n_12\,
      I1 => data_out,
      I2 => \MASK_RUDI_BUFERR_TIMER_reg[12]_0\,
      I3 => \MASK_RUDI_BUFERR_TIMER_reg[0]_0\,
      O => \MASK_RUDI_BUFERR_TIMER[12]_i_2_n_0\
    );
\MASK_RUDI_BUFERR_TIMER[12]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \MASK_RUDI_BUFERR_TIMER[12]_i_4_n_0\,
      I1 => \MASK_RUDI_BUFERR_TIMER[12]_i_5_n_0\,
      I2 => MASK_RUDI_BUFERR_TIMER(3),
      I3 => MASK_RUDI_BUFERR_TIMER(1),
      I4 => MASK_RUDI_BUFERR_TIMER(8),
      O => \^mask_rudi_buferr_timer_reg[3]_0\
    );
\MASK_RUDI_BUFERR_TIMER[12]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => MASK_RUDI_BUFERR_TIMER(10),
      I1 => MASK_RUDI_BUFERR_TIMER(12),
      I2 => MASK_RUDI_BUFERR_TIMER(0),
      I3 => MASK_RUDI_BUFERR_TIMER(2),
      I4 => MASK_RUDI_BUFERR_TIMER(7),
      I5 => MASK_RUDI_BUFERR_TIMER(4),
      O => \MASK_RUDI_BUFERR_TIMER[12]_i_4_n_0\
    );
\MASK_RUDI_BUFERR_TIMER[12]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => MASK_RUDI_BUFERR_TIMER(6),
      I1 => MASK_RUDI_BUFERR_TIMER(5),
      I2 => MASK_RUDI_BUFERR_TIMER(11),
      I3 => MASK_RUDI_BUFERR_TIMER(9),
      O => \MASK_RUDI_BUFERR_TIMER[12]_i_5_n_0\
    );
\MASK_RUDI_BUFERR_TIMER[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A2AA"
    )
        port map (
      I0 => \plusOp_inferred__0/i__carry_n_15\,
      I1 => data_out,
      I2 => \MASK_RUDI_BUFERR_TIMER_reg[12]_0\,
      I3 => \MASK_RUDI_BUFERR_TIMER_reg[0]_0\,
      O => \MASK_RUDI_BUFERR_TIMER[1]_i_1_n_0\
    );
\MASK_RUDI_BUFERR_TIMER[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A2AA"
    )
        port map (
      I0 => \plusOp_inferred__0/i__carry_n_14\,
      I1 => data_out,
      I2 => \MASK_RUDI_BUFERR_TIMER_reg[12]_0\,
      I3 => \MASK_RUDI_BUFERR_TIMER_reg[0]_0\,
      O => \MASK_RUDI_BUFERR_TIMER[2]_i_1_n_0\
    );
\MASK_RUDI_BUFERR_TIMER[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A2AA"
    )
        port map (
      I0 => \plusOp_inferred__0/i__carry_n_13\,
      I1 => data_out,
      I2 => \MASK_RUDI_BUFERR_TIMER_reg[12]_0\,
      I3 => \MASK_RUDI_BUFERR_TIMER_reg[0]_0\,
      O => \MASK_RUDI_BUFERR_TIMER[3]_i_1_n_0\
    );
\MASK_RUDI_BUFERR_TIMER[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A2AA"
    )
        port map (
      I0 => \plusOp_inferred__0/i__carry_n_12\,
      I1 => data_out,
      I2 => \MASK_RUDI_BUFERR_TIMER_reg[12]_0\,
      I3 => \MASK_RUDI_BUFERR_TIMER_reg[0]_0\,
      O => \MASK_RUDI_BUFERR_TIMER[4]_i_1_n_0\
    );
\MASK_RUDI_BUFERR_TIMER[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A2AA"
    )
        port map (
      I0 => \plusOp_inferred__0/i__carry_n_11\,
      I1 => data_out,
      I2 => \MASK_RUDI_BUFERR_TIMER_reg[12]_0\,
      I3 => \MASK_RUDI_BUFERR_TIMER_reg[0]_0\,
      O => \MASK_RUDI_BUFERR_TIMER[5]_i_1_n_0\
    );
\MASK_RUDI_BUFERR_TIMER[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A2AA"
    )
        port map (
      I0 => \plusOp_inferred__0/i__carry_n_10\,
      I1 => data_out,
      I2 => \MASK_RUDI_BUFERR_TIMER_reg[12]_0\,
      I3 => \MASK_RUDI_BUFERR_TIMER_reg[0]_0\,
      O => \MASK_RUDI_BUFERR_TIMER[6]_i_1_n_0\
    );
\MASK_RUDI_BUFERR_TIMER[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A2AA"
    )
        port map (
      I0 => \plusOp_inferred__0/i__carry_n_9\,
      I1 => data_out,
      I2 => \MASK_RUDI_BUFERR_TIMER_reg[12]_0\,
      I3 => \MASK_RUDI_BUFERR_TIMER_reg[0]_0\,
      O => \MASK_RUDI_BUFERR_TIMER[7]_i_1_n_0\
    );
\MASK_RUDI_BUFERR_TIMER[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A2AA"
    )
        port map (
      I0 => \plusOp_inferred__0/i__carry_n_8\,
      I1 => data_out,
      I2 => \MASK_RUDI_BUFERR_TIMER_reg[12]_0\,
      I3 => \MASK_RUDI_BUFERR_TIMER_reg[0]_0\,
      O => \MASK_RUDI_BUFERR_TIMER[8]_i_1_n_0\
    );
\MASK_RUDI_BUFERR_TIMER[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A2AA"
    )
        port map (
      I0 => \plusOp_inferred__0/i__carry__0_n_15\,
      I1 => data_out,
      I2 => \MASK_RUDI_BUFERR_TIMER_reg[12]_0\,
      I3 => \MASK_RUDI_BUFERR_TIMER_reg[0]_0\,
      O => \MASK_RUDI_BUFERR_TIMER[9]_i_1_n_0\
    );
\MASK_RUDI_BUFERR_TIMER_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => \MASK_RUDI_BUFERR_TIMER_reg[12]_1\,
      D => \MASK_RUDI_BUFERR_TIMER[0]_i_1_n_0\,
      Q => MASK_RUDI_BUFERR_TIMER(0),
      S => \out\
    );
\MASK_RUDI_BUFERR_TIMER_reg[10]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => \MASK_RUDI_BUFERR_TIMER_reg[12]_1\,
      D => \MASK_RUDI_BUFERR_TIMER[10]_i_1_n_0\,
      Q => MASK_RUDI_BUFERR_TIMER(10),
      S => \out\
    );
\MASK_RUDI_BUFERR_TIMER_reg[11]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => \MASK_RUDI_BUFERR_TIMER_reg[12]_1\,
      D => \MASK_RUDI_BUFERR_TIMER[11]_i_1_n_0\,
      Q => MASK_RUDI_BUFERR_TIMER(11),
      S => \out\
    );
\MASK_RUDI_BUFERR_TIMER_reg[12]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => \MASK_RUDI_BUFERR_TIMER_reg[12]_1\,
      D => \MASK_RUDI_BUFERR_TIMER[12]_i_2_n_0\,
      Q => MASK_RUDI_BUFERR_TIMER(12),
      S => \out\
    );
\MASK_RUDI_BUFERR_TIMER_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => \MASK_RUDI_BUFERR_TIMER_reg[12]_1\,
      D => \MASK_RUDI_BUFERR_TIMER[1]_i_1_n_0\,
      Q => MASK_RUDI_BUFERR_TIMER(1),
      S => \out\
    );
\MASK_RUDI_BUFERR_TIMER_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => \MASK_RUDI_BUFERR_TIMER_reg[12]_1\,
      D => \MASK_RUDI_BUFERR_TIMER[2]_i_1_n_0\,
      Q => MASK_RUDI_BUFERR_TIMER(2),
      S => \out\
    );
\MASK_RUDI_BUFERR_TIMER_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => \MASK_RUDI_BUFERR_TIMER_reg[12]_1\,
      D => \MASK_RUDI_BUFERR_TIMER[3]_i_1_n_0\,
      Q => MASK_RUDI_BUFERR_TIMER(3),
      S => \out\
    );
\MASK_RUDI_BUFERR_TIMER_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => \MASK_RUDI_BUFERR_TIMER_reg[12]_1\,
      D => \MASK_RUDI_BUFERR_TIMER[4]_i_1_n_0\,
      Q => MASK_RUDI_BUFERR_TIMER(4),
      S => \out\
    );
\MASK_RUDI_BUFERR_TIMER_reg[5]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => \MASK_RUDI_BUFERR_TIMER_reg[12]_1\,
      D => \MASK_RUDI_BUFERR_TIMER[5]_i_1_n_0\,
      Q => MASK_RUDI_BUFERR_TIMER(5),
      S => \out\
    );
\MASK_RUDI_BUFERR_TIMER_reg[6]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => \MASK_RUDI_BUFERR_TIMER_reg[12]_1\,
      D => \MASK_RUDI_BUFERR_TIMER[6]_i_1_n_0\,
      Q => MASK_RUDI_BUFERR_TIMER(6),
      S => \out\
    );
\MASK_RUDI_BUFERR_TIMER_reg[7]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => \MASK_RUDI_BUFERR_TIMER_reg[12]_1\,
      D => \MASK_RUDI_BUFERR_TIMER[7]_i_1_n_0\,
      Q => MASK_RUDI_BUFERR_TIMER(7),
      S => \out\
    );
\MASK_RUDI_BUFERR_TIMER_reg[8]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => \MASK_RUDI_BUFERR_TIMER_reg[12]_1\,
      D => \MASK_RUDI_BUFERR_TIMER[8]_i_1_n_0\,
      Q => MASK_RUDI_BUFERR_TIMER(8),
      S => \out\
    );
\MASK_RUDI_BUFERR_TIMER_reg[9]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => \MASK_RUDI_BUFERR_TIMER_reg[12]_1\,
      D => \MASK_RUDI_BUFERR_TIMER[9]_i_1_n_0\,
      Q => MASK_RUDI_BUFERR_TIMER(9),
      S => \out\
    );
MASK_RUDI_BUFERR_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20FF2020"
    )
        port map (
      I0 => data_out,
      I1 => \MASK_RUDI_BUFERR_TIMER_reg[12]_0\,
      I2 => \MASK_RUDI_BUFERR_TIMER_reg[0]_0\,
      I3 => \^mask_rudi_buferr_timer_reg[3]_0\,
      I4 => MASK_RUDI_BUFERR,
      O => MASK_RUDI_BUFERR_i_1_n_0
    );
MASK_RUDI_BUFERR_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => MASK_RUDI_BUFERR_i_1_n_0,
      Q => MASK_RUDI_BUFERR,
      R => \out\
    );
MASK_RUDI_CLKCOR_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFBFFF0"
    )
        port map (
      I0 => RX_RUDI_INVALID,
      I1 => RX_RUDI_INVALID_REG,
      I2 => MASK_RUDI_CLKCOR_reg_0(1),
      I3 => MASK_RUDI_CLKCOR_reg_0(0),
      I4 => MASK_RUDI_CLKCOR,
      O => MASK_RUDI_CLKCOR_i_1_n_0
    );
MASK_RUDI_CLKCOR_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => MASK_RUDI_CLKCOR_i_1_n_0,
      Q => MASK_RUDI_CLKCOR,
      R => RX_RUDI_INVALID_REG_reg_0
    );
MR_AN_COMPLETE_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2232222222222020"
    )
        port map (
      I0 => \^mr_an_complete\,
      I1 => \out\,
      I2 => STATE(2),
      I3 => STATE(3),
      I4 => STATE(0),
      I5 => STATE(1),
      O => MR_AN_COMPLETE_i_1_n_0
    );
MR_AN_COMPLETE_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => MR_AN_COMPLETE_i_1_n_0,
      Q => \^mr_an_complete\,
      R => '0'
    );
MR_AN_ENABLE_CHANGE_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => MR_AN_ENABLE_REG2,
      I1 => MR_AN_ENABLE_REG1,
      O => MR_AN_ENABLE_CHANGE0
    );
MR_AN_ENABLE_CHANGE_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => MR_AN_ENABLE_CHANGE0,
      Q => MR_AN_ENABLE_CHANGE,
      R => \out\
    );
MR_AN_ENABLE_REG1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => AN_ENABLE_INT,
      Q => MR_AN_ENABLE_REG1,
      R => \out\
    );
MR_AN_ENABLE_REG2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => MR_AN_ENABLE_REG1,
      Q => MR_AN_ENABLE_REG2,
      R => \out\
    );
MR_LINK_STATUS_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000AE00"
    )
        port map (
      I0 => \^mr_link_status\,
      I1 => CLEAR_STATUS_REG1,
      I2 => CLEAR_STATUS_REG2,
      I3 => \^xmit_data_int\,
      I4 => \out\,
      O => MR_LINK_STATUS_i_1_n_0
    );
MR_LINK_STATUS_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => MR_LINK_STATUS_i_1_n_0,
      Q => \^mr_link_status\,
      R => '0'
    );
\MR_LP_ADV_ABILITY_INT_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => MR_PAGE_RX_SET0,
      D => Q(10),
      Q => \^mr_lp_adv_ability_int_reg[16]_0\(0),
      R => \out\
    );
\MR_LP_ADV_ABILITY_INT_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => MR_PAGE_RX_SET0,
      D => Q(12),
      Q => \^mr_lp_adv_ability_int_reg[16]_0\(1),
      R => \out\
    );
\MR_LP_ADV_ABILITY_INT_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => MR_PAGE_RX_SET0,
      D => Q(14),
      Q => \^mr_lp_adv_ability_int_reg[16]_0\(2),
      R => \out\
    );
\MR_LP_ADV_ABILITY_INT_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => MR_PAGE_RX_SET0,
      D => Q(15),
      Q => \^mr_lp_adv_ability_int_reg[16]_0\(3),
      R => \out\
    );
MR_PAGE_RX_CLEAR_REG1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => CLEAR_PAGE_RECEIVED,
      Q => MR_PAGE_RX_CLEAR_REG1,
      R => \out\
    );
MR_PAGE_RX_CLEAR_REG2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => MR_PAGE_RX_CLEAR_REG1,
      Q => MR_PAGE_RX_CLEAR_REG2,
      R => \out\
    );
MR_PAGE_RX_SET_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFAAAAAA"
    )
        port map (
      I0 => MR_PAGE_RX_SET0,
      I1 => MR_PAGE_RX_CLEAR_REG2,
      I2 => MR_PAGE_RX_CLEAR_REG1,
      I3 => START_LINK_TIMER_REG_i_2_n_0,
      I4 => \^mr_page_rx_set\,
      O => MR_PAGE_RX_SET_i_1_n_0
    );
MR_PAGE_RX_SET_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => MR_PAGE_RX_SET_i_1_n_0,
      Q => \^mr_page_rx_set\,
      R => \out\
    );
MR_REMOTE_FAULT_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4FF4444"
    )
        port map (
      I0 => \^mr_lp_adv_ability_int_reg[16]_0\(3),
      I1 => GENERATE_REMOTE_FAULT,
      I2 => CLEAR_STATUS_REG2,
      I3 => CLEAR_STATUS_REG1,
      I4 => \^status_vector_ch0\(5),
      O => MR_REMOTE_FAULT_i_1_n_0
    );
MR_REMOTE_FAULT_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => MR_REMOTE_FAULT_i_1_n_0,
      Q => \^status_vector_ch0\(5),
      R => \out\
    );
MR_RESTART_AN_INT_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AE0C0C0C"
    )
        port map (
      I0 => START_LINK_TIMER_REG_i_2_n_0,
      I1 => MR_RESTART_AN_SET_REG1,
      I2 => MR_RESTART_AN_SET_REG2,
      I3 => AN_ENABLE_INT,
      I4 => MR_RESTART_AN_INT,
      O => MR_RESTART_AN_INT_i_1_n_0
    );
MR_RESTART_AN_INT_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => MR_RESTART_AN_INT_i_1_n_0,
      Q => MR_RESTART_AN_INT,
      R => \out\
    );
MR_RESTART_AN_SET_REG1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => RESTART_AN_REG,
      Q => MR_RESTART_AN_SET_REG1,
      R => \out\
    );
MR_RESTART_AN_SET_REG2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => MR_RESTART_AN_SET_REG1,
      Q => MR_RESTART_AN_SET_REG2,
      R => \out\
    );
\PREVIOUS_STATE_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => STATE(0),
      Q => PREVIOUS_STATE(0),
      R => \out\
    );
\PREVIOUS_STATE_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => STATE(1),
      Q => PREVIOUS_STATE(1),
      R => \out\
    );
\PREVIOUS_STATE_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => STATE(2),
      Q => PREVIOUS_STATE(2),
      R => \out\
    );
\PREVIOUS_STATE_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => STATE(3),
      Q => PREVIOUS_STATE(3),
      R => \out\
    );
PULSE4096_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => TIMER4096_MSB_REG,
      I1 => TIMER4096_reg(11),
      O => PULSE40960
    );
PULSE4096_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => PULSE40960,
      Q => PULSE4096,
      R => \out\
    );
RECEIVED_IDLE_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => RECEIVED_IDLE_reg_0,
      Q => \^received_idle\,
      R => \out\
    );
RUDI_INVALID_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RX_RUDI_INVALID_DELAY(1),
      Q => \^status_vector_ch0\(0),
      R => \out\
    );
RX_CONFIG_REG_NULL_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => RX_CONFIG_REG_NULL_reg_1,
      Q => \^rx_config_reg_null_reg_0\,
      R => \out\
    );
\RX_CONFIG_REG_REG_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_VALID,
      D => Q(0),
      Q => \RX_CONFIG_REG_REG_reg_n_0_[0]\,
      R => SR(0)
    );
\RX_CONFIG_REG_REG_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_VALID,
      D => Q(10),
      Q => \^rx_config_reg_reg_reg[11]_0\(1),
      R => SR(0)
    );
\RX_CONFIG_REG_REG_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_VALID,
      D => Q(11),
      Q => \^rx_config_reg_reg_reg[11]_0\(2),
      R => SR(0)
    );
\RX_CONFIG_REG_REG_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_VALID,
      D => Q(12),
      Q => \RX_CONFIG_REG_REG_reg_n_0_[12]\,
      R => SR(0)
    );
\RX_CONFIG_REG_REG_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_VALID,
      D => Q(13),
      Q => \RX_CONFIG_REG_REG_reg_n_0_[13]\,
      R => SR(0)
    );
\RX_CONFIG_REG_REG_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_VALID,
      D => Q(14),
      Q => p_0_in26_in,
      R => SR(0)
    );
\RX_CONFIG_REG_REG_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_VALID,
      D => Q(15),
      Q => p_0_in0_in,
      R => SR(0)
    );
\RX_CONFIG_REG_REG_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_VALID,
      D => Q(1),
      Q => \RX_CONFIG_REG_REG_reg_n_0_[1]\,
      R => SR(0)
    );
\RX_CONFIG_REG_REG_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_VALID,
      D => Q(2),
      Q => \RX_CONFIG_REG_REG_reg_n_0_[2]\,
      R => SR(0)
    );
\RX_CONFIG_REG_REG_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_VALID,
      D => Q(3),
      Q => \RX_CONFIG_REG_REG_reg_n_0_[3]\,
      R => SR(0)
    );
\RX_CONFIG_REG_REG_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_VALID,
      D => Q(4),
      Q => \RX_CONFIG_REG_REG_reg_n_0_[4]\,
      R => SR(0)
    );
\RX_CONFIG_REG_REG_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_VALID,
      D => Q(5),
      Q => \RX_CONFIG_REG_REG_reg_n_0_[5]\,
      R => SR(0)
    );
\RX_CONFIG_REG_REG_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_VALID,
      D => Q(6),
      Q => \RX_CONFIG_REG_REG_reg_n_0_[6]\,
      R => SR(0)
    );
\RX_CONFIG_REG_REG_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_VALID,
      D => Q(7),
      Q => \RX_CONFIG_REG_REG_reg_n_0_[7]\,
      R => SR(0)
    );
\RX_CONFIG_REG_REG_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_VALID,
      D => Q(8),
      Q => \RX_CONFIG_REG_REG_reg_n_0_[8]\,
      R => SR(0)
    );
\RX_CONFIG_REG_REG_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_VALID,
      D => Q(9),
      Q => \^rx_config_reg_reg_reg[11]_0\(0),
      R => SR(0)
    );
\RX_CONFIG_SNAPSHOT[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0D00000000000000"
    )
        port map (
      I0 => \RX_CONFIG_SNAPSHOT[15]_i_2_n_0\,
      I1 => \RX_CONFIG_SNAPSHOT[15]_i_3_n_0\,
      I2 => ABILITY_MATCH,
      I3 => RX_CONFIG_VALID,
      I4 => ABILITY_MATCH_2,
      I5 => CONFIG_REG_MATCH,
      O => RX_CONFIG_SNAPSHOT
    );
\RX_CONFIG_SNAPSHOT[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => STATE(0),
      I1 => STATE(1),
      O => \RX_CONFIG_SNAPSHOT[15]_i_2_n_0\
    );
\RX_CONFIG_SNAPSHOT[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => STATE(2),
      I1 => STATE(3),
      O => \RX_CONFIG_SNAPSHOT[15]_i_3_n_0\
    );
\RX_CONFIG_SNAPSHOT_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_SNAPSHOT,
      D => Q(0),
      Q => \RX_CONFIG_SNAPSHOT_reg_n_0_[0]\,
      R => \out\
    );
\RX_CONFIG_SNAPSHOT_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_SNAPSHOT,
      D => Q(10),
      Q => \RX_CONFIG_SNAPSHOT_reg_n_0_[10]\,
      R => \out\
    );
\RX_CONFIG_SNAPSHOT_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_SNAPSHOT,
      D => Q(11),
      Q => \RX_CONFIG_SNAPSHOT_reg_n_0_[11]\,
      R => \out\
    );
\RX_CONFIG_SNAPSHOT_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_SNAPSHOT,
      D => Q(12),
      Q => \RX_CONFIG_SNAPSHOT_reg_n_0_[12]\,
      R => \out\
    );
\RX_CONFIG_SNAPSHOT_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_SNAPSHOT,
      D => Q(13),
      Q => \RX_CONFIG_SNAPSHOT_reg_n_0_[13]\,
      R => \out\
    );
\RX_CONFIG_SNAPSHOT_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_SNAPSHOT,
      D => Q(15),
      Q => \RX_CONFIG_SNAPSHOT_reg_n_0_[15]\,
      R => \out\
    );
\RX_CONFIG_SNAPSHOT_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_SNAPSHOT,
      D => Q(1),
      Q => \RX_CONFIG_SNAPSHOT_reg_n_0_[1]\,
      R => \out\
    );
\RX_CONFIG_SNAPSHOT_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_SNAPSHOT,
      D => Q(2),
      Q => \RX_CONFIG_SNAPSHOT_reg_n_0_[2]\,
      R => \out\
    );
\RX_CONFIG_SNAPSHOT_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_SNAPSHOT,
      D => Q(3),
      Q => \RX_CONFIG_SNAPSHOT_reg_n_0_[3]\,
      R => \out\
    );
\RX_CONFIG_SNAPSHOT_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_SNAPSHOT,
      D => Q(4),
      Q => \RX_CONFIG_SNAPSHOT_reg_n_0_[4]\,
      R => \out\
    );
\RX_CONFIG_SNAPSHOT_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_SNAPSHOT,
      D => Q(5),
      Q => \RX_CONFIG_SNAPSHOT_reg_n_0_[5]\,
      R => \out\
    );
\RX_CONFIG_SNAPSHOT_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_SNAPSHOT,
      D => Q(6),
      Q => \RX_CONFIG_SNAPSHOT_reg_n_0_[6]\,
      R => \out\
    );
\RX_CONFIG_SNAPSHOT_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_SNAPSHOT,
      D => Q(7),
      Q => \RX_CONFIG_SNAPSHOT_reg_n_0_[7]\,
      R => \out\
    );
\RX_CONFIG_SNAPSHOT_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_SNAPSHOT,
      D => Q(8),
      Q => \RX_CONFIG_SNAPSHOT_reg_n_0_[8]\,
      R => \out\
    );
\RX_CONFIG_SNAPSHOT_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RX_CONFIG_SNAPSHOT,
      D => Q(9),
      Q => \RX_CONFIG_SNAPSHOT_reg_n_0_[9]\,
      R => \out\
    );
RX_IDLE_REG1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => RX_IDLE,
      Q => RX_IDLE_REG1,
      R => \out\
    );
RX_IDLE_REG2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => RX_IDLE_REG1,
      Q => RX_IDLE_REG2,
      R => \out\
    );
\RX_RUDI_INVALID_DELAY[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000AB"
    )
        port map (
      I0 => RX_INVALID,
      I1 => XMIT_DATA,
      I2 => RXSYNC_STATUS,
      I3 => MASK_RUDI_BUFERR,
      I4 => MASK_RUDI_CLKCOR,
      O => RX_RUDI_INVALID_DELAY0
    );
\RX_RUDI_INVALID_DELAY_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => RX_RUDI_INVALID_DELAY0,
      Q => RX_RUDI_INVALID_DELAY(0),
      R => \out\
    );
\RX_RUDI_INVALID_DELAY_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => RX_RUDI_INVALID_DELAY(0),
      Q => RX_RUDI_INVALID_DELAY(1),
      R => \out\
    );
RX_RUDI_INVALID_REG_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => RX_RUDI_INVALID,
      Q => RX_RUDI_INVALID_REG,
      R => RX_RUDI_INVALID_REG_reg_0
    );
SGMII_PHY_STATUS_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => MR_PAGE_RX_SET0,
      D => Q(15),
      Q => \^status_vector_ch0\(1),
      R => \out\
    );
\SGMII_SPEED[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => \SGMII_SPEED[1]_i_2_n_0\,
      I1 => PREVIOUS_STATE(2),
      I2 => PREVIOUS_STATE(0),
      I3 => PREVIOUS_STATE(3),
      I4 => PREVIOUS_STATE(1),
      O => MR_PAGE_RX_SET0
    );
\SGMII_SPEED[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => STATE(1),
      I1 => STATE(2),
      I2 => STATE(3),
      I3 => STATE(0),
      O => \SGMII_SPEED[1]_i_2_n_0\
    );
\SGMII_SPEED_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => MR_PAGE_RX_SET0,
      D => Q(10),
      Q => \^status_vector_ch0\(3),
      R => \out\
    );
\SGMII_SPEED_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => userclk,
      CE => MR_PAGE_RX_SET0,
      D => Q(11),
      Q => \^status_vector_ch0\(4),
      S => \out\
    );
START_LINK_TIMER_REG2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => START_LINK_TIMER_REG,
      Q => START_LINK_TIMER_REG2,
      R => \out\
    );
START_LINK_TIMER_REG_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF2F22FFFFFFFF"
    )
        port map (
      I0 => \STATE[2]_i_5_n_0\,
      I1 => STATE(3),
      I2 => START_LINK_TIMER_REG_i_2_n_0,
      I3 => AN_ENABLE_INT,
      I4 => START_LINK_TIMER_REG_i_3_n_0,
      I5 => \STATE[3]_i_3_n_0\,
      O => START_LINK_TIMER
    );
START_LINK_TIMER_REG_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => STATE(1),
      I1 => STATE(0),
      I2 => STATE(3),
      I3 => STATE(2),
      O => START_LINK_TIMER_REG_i_2_n_0
    );
START_LINK_TIMER_REG_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => STATE(0),
      I1 => STATE(3),
      I2 => STATE(2),
      I3 => STATE(1),
      I4 => \STATE[1]_i_4_n_0\,
      I5 => LINK_TIMER_DONE,
      O => START_LINK_TIMER_REG_i_3_n_0
    );
START_LINK_TIMER_REG_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => START_LINK_TIMER,
      Q => START_LINK_TIMER_REG,
      R => \out\
    );
\STATE[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000AAA2"
    )
        port map (
      I0 => \STATE[3]_i_3_n_0\,
      I1 => \STATE[0]_i_2_n_0\,
      I2 => \STATE[0]_i_3_n_0\,
      I3 => \STATE[0]_i_4_n_0\,
      I4 => STATE(3),
      O => \STATE[0]_i_1_n_0\
    );
\STATE[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EBAAEBFF"
    )
        port map (
      I0 => \STATE[2]_i_3_n_0\,
      I1 => \^rx_config_reg_reg_reg[11]_0\(2),
      I2 => \^toggle_rx\,
      I3 => ABILITY_MATCH,
      I4 => STATE(0),
      O => \STATE[0]_i_2_n_0\
    );
\STATE[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000008B88B3B0"
    )
        port map (
      I0 => \STATE[1]_i_4_n_0\,
      I1 => STATE(2),
      I2 => STATE(0),
      I3 => AN_ENABLE_INT,
      I4 => LINK_TIMER_DONE,
      I5 => STATE(1),
      O => \STATE[0]_i_3_n_0\
    );
\STATE[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000007CC00000000"
    )
        port map (
      I0 => ACKNOWLEDGE_MATCH_3_reg_n_0,
      I1 => STATE(0),
      I2 => \^rx_config_reg_null_reg_0\,
      I3 => ABILITY_MATCH,
      I4 => STATE(2),
      I5 => STATE(1),
      O => \STATE[0]_i_4_n_0\
    );
\STATE[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000AA2A"
    )
        port map (
      I0 => \STATE[3]_i_3_n_0\,
      I1 => \STATE[1]_i_2_n_0\,
      I2 => \STATE[2]_i_3_n_0\,
      I3 => \STATE[1]_i_3_n_0\,
      I4 => STATE(3),
      O => \STATE[1]_i_1_n_0\
    );
\STATE[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF70700FFF"
    )
        port map (
      I0 => \STATE[1]_i_4_n_0\,
      I1 => \STATE[1]_i_5_n_0\,
      I2 => STATE(0),
      I3 => LINK_TIMER_DONE,
      I4 => STATE(1),
      I5 => STATE(2),
      O => \STATE[1]_i_2_n_0\
    );
\STATE[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \STATE[1]_i_4_n_0\,
      I1 => STATE(2),
      I2 => STATE(1),
      I3 => IDLE_MATCH,
      I4 => LINK_TIMER_DONE,
      I5 => STATE(0),
      O => \STATE[1]_i_3_n_0\
    );
\STATE[1]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => ABILITY_MATCH,
      I1 => \^rx_config_reg_null_reg_0\,
      O => \STATE[1]_i_4_n_0\
    );
\STATE[1]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => ABILITY_MATCH,
      I1 => ACKNOWLEDGE_MATCH_3_reg_n_0,
      O => \STATE[1]_i_5_n_0\
    );
\STATE[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAAA02"
    )
        port map (
      I0 => \STATE[3]_i_3_n_0\,
      I1 => \STATE[2]_i_2_n_0\,
      I2 => \STATE[2]_i_3_n_0\,
      I3 => \STATE[2]_i_4_n_0\,
      I4 => \STATE[2]_i_5_n_0\,
      I5 => STATE(3),
      O => \STATE[2]_i_1_n_0\
    );
\STATE[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \^rx_config_reg_reg_reg[11]_0\(2),
      I1 => \^toggle_rx\,
      I2 => ABILITY_MATCH,
      O => \STATE[2]_i_2_n_0\
    );
\STATE[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF77F777"
    )
        port map (
      I0 => STATE(1),
      I1 => STATE(2),
      I2 => \^rx_config_reg_null_reg_0\,
      I3 => ABILITY_MATCH,
      I4 => STATE(0),
      O => \STATE[2]_i_3_n_0\
    );
\STATE[2]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0444"
    )
        port map (
      I0 => STATE(1),
      I1 => STATE(2),
      I2 => \^rx_config_reg_null_reg_0\,
      I3 => ABILITY_MATCH,
      O => \STATE[2]_i_4_n_0\
    );
\STATE[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000000"
    )
        port map (
      I0 => \^rx_config_reg_null_reg_0\,
      I1 => STATE(0),
      I2 => CONSISTENCY_MATCH,
      I3 => \STATE[2]_i_6_n_0\,
      I4 => ABILITY_MATCH,
      I5 => ACKNOWLEDGE_MATCH_3_reg_n_0,
      O => \STATE[2]_i_5_n_0\
    );
\STATE[2]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => STATE(2),
      I1 => STATE(1),
      O => \STATE[2]_i_6_n_0\
    );
\STATE[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \STATE[3]_i_2_n_0\,
      I1 => \STATE[3]_i_3_n_0\,
      I2 => AN_SYNC_STATUS,
      I3 => AN_ENABLE_INT,
      O => \STATE[3]_i_1_n_0\
    );
\STATE[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100011"
    )
        port map (
      I0 => STATE(1),
      I1 => STATE(0),
      I2 => STATE(3),
      I3 => STATE(2),
      I4 => AN_ENABLE_INT,
      O => \STATE[3]_i_2_n_0\
    );
\STATE[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000D0000"
    )
        port map (
      I0 => \^xmit_config_int\,
      I1 => \STATE[3]_i_4_n_0\,
      I2 => MR_AN_ENABLE_CHANGE,
      I3 => MR_RESTART_AN_INT,
      I4 => AN_SYNC_STATUS,
      O => \STATE[3]_i_3_n_0\
    );
\STATE[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEEFFFE"
    )
        port map (
      I0 => MASK_RUDI_CLKCOR,
      I1 => MASK_RUDI_BUFERR,
      I2 => RXSYNC_STATUS,
      I3 => XMIT_DATA,
      I4 => RX_INVALID,
      O => \STATE[3]_i_4_n_0\
    );
\STATE_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \STATE[0]_i_1_n_0\,
      Q => STATE(0),
      R => \out\
    );
\STATE_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \STATE[1]_i_1_n_0\,
      Q => STATE(1),
      R => \out\
    );
\STATE_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \STATE[2]_i_1_n_0\,
      Q => STATE(2),
      R => \out\
    );
\STATE_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \STATE[3]_i_1_n_0\,
      Q => STATE(3),
      R => \out\
    );
SYNC_STATUS_HELD_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFAA"
    )
        port map (
      I0 => RXSYNC_STATUS,
      I1 => LINK_TIMER_SATURATED,
      I2 => PULSE4096,
      I3 => SYNC_STATUS_HELD,
      O => SYNC_STATUS_HELD_i_1_n_0
    );
SYNC_STATUS_HELD_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => SYNC_STATUS_HELD_i_1_n_0,
      Q => SYNC_STATUS_HELD,
      R => \out\
    );
\TIMER4096[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \TIMER4096_reg_n_0_[0]\,
      O => \plusOp__0\(0)
    );
TIMER4096_MSB_REG_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => TIMER4096_reg(11),
      Q => TIMER4096_MSB_REG,
      R => \out\
    );
\TIMER4096_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \plusOp__0\(0),
      Q => \TIMER4096_reg_n_0_[0]\,
      R => \out\
    );
\TIMER4096_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \plusOp__0\(10),
      Q => \TIMER4096_reg_n_0_[10]\,
      R => \out\
    );
\TIMER4096_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \plusOp__0\(11),
      Q => TIMER4096_reg(11),
      R => \out\
    );
\TIMER4096_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \plusOp__0\(1),
      Q => \TIMER4096_reg_n_0_[1]\,
      R => \out\
    );
\TIMER4096_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \plusOp__0\(2),
      Q => \TIMER4096_reg_n_0_[2]\,
      R => \out\
    );
\TIMER4096_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \plusOp__0\(3),
      Q => \TIMER4096_reg_n_0_[3]\,
      R => \out\
    );
\TIMER4096_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \plusOp__0\(4),
      Q => \TIMER4096_reg_n_0_[4]\,
      R => \out\
    );
\TIMER4096_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \plusOp__0\(5),
      Q => \TIMER4096_reg_n_0_[5]\,
      R => \out\
    );
\TIMER4096_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \plusOp__0\(6),
      Q => \TIMER4096_reg_n_0_[6]\,
      R => \out\
    );
\TIMER4096_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \plusOp__0\(7),
      Q => \TIMER4096_reg_n_0_[7]\,
      R => \out\
    );
\TIMER4096_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \plusOp__0\(8),
      Q => \TIMER4096_reg_n_0_[8]\,
      R => \out\
    );
\TIMER4096_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \plusOp__0\(9),
      Q => \TIMER4096_reg_n_0_[9]\,
      R => \out\
    );
TOGGLE_RX_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => MR_PAGE_RX_SET0,
      D => Q(11),
      Q => \^toggle_rx\,
      R => \out\
    );
TOGGLE_TX_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555554588888888"
    )
        port map (
      I0 => MR_PAGE_RX_SET0,
      I1 => STATE(2),
      I2 => STATE(1),
      I3 => STATE(0),
      I4 => STATE(3),
      I5 => TOGGLE_TX,
      O => TOGGLE_TX_i_1_n_0
    );
TOGGLE_TX_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => TOGGLE_TX_i_1_n_0,
      Q => TOGGLE_TX,
      R => \out\
    );
\TX_CONFIG_REG_INT[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => STATE(1),
      I1 => \TX_CONFIG_REG_INT_reg[0]_0\,
      I2 => STATE(2),
      O => \TX_CONFIG_REG_INT[0]_i_1_n_0\
    );
\TX_CONFIG_REG_INT[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => STATE(2),
      I1 => TOGGLE_TX,
      O => \TX_CONFIG_REG_INT[11]_i_1_n_0\
    );
\TX_CONFIG_REG_INT[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"000B"
    )
        port map (
      I0 => STATE(1),
      I1 => STATE(2),
      I2 => STATE(3),
      I3 => STATE(0),
      O => \__16\(15)
    );
\TX_CONFIG_REG_INT[13]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => STATE(2),
      I1 => \TX_CONFIG_REG_INT_reg[13]_0\,
      O => \TX_CONFIG_REG_INT[13]_i_2_n_0\
    );
\TX_CONFIG_REG_INT[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FAFE0200"
    )
        port map (
      I0 => STATE(0),
      I1 => STATE(2),
      I2 => STATE(3),
      I3 => STATE(1),
      I4 => \^d\(3),
      O => \TX_CONFIG_REG_INT[14]_i_1_n_0\
    );
\TX_CONFIG_REG_INT_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => \__16\(15),
      D => \TX_CONFIG_REG_INT[0]_i_1_n_0\,
      Q => \^d\(0),
      R => \out\
    );
\TX_CONFIG_REG_INT_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => \__16\(15),
      D => \TX_CONFIG_REG_INT[11]_i_1_n_0\,
      Q => \^d\(1),
      R => \out\
    );
\TX_CONFIG_REG_INT_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => \__16\(15),
      D => \TX_CONFIG_REG_INT[13]_i_2_n_0\,
      Q => \^d\(2),
      R => \out\
    );
\TX_CONFIG_REG_INT_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \TX_CONFIG_REG_INT[14]_i_1_n_0\,
      Q => \^d\(3),
      R => \out\
    );
XMIT_CONFIG_INT_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0F002F20"
    )
        port map (
      I0 => \^xmit_config_int\,
      I1 => \XMIT_CONFIG_INT_i_2__0_n_0\,
      I2 => START_LINK_TIMER_REG_i_2_n_0,
      I3 => AN_ENABLE_INT,
      I4 => XMIT_CONFIG_INT_i_3_n_0,
      I5 => \out\,
      O => XMIT_CONFIG_INT_i_1_n_0
    );
\XMIT_CONFIG_INT_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => STATE(1),
      I1 => STATE(0),
      I2 => STATE(3),
      I3 => STATE(2),
      O => \XMIT_CONFIG_INT_i_2__0_n_0\
    );
XMIT_CONFIG_INT_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => STATE(1),
      I1 => STATE(2),
      I2 => STATE(3),
      I3 => STATE(0),
      O => XMIT_CONFIG_INT_i_3_n_0
    );
XMIT_CONFIG_INT_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => XMIT_CONFIG_INT_i_1_n_0,
      Q => \^xmit_config_int\,
      R => '0'
    );
\XMIT_DATA_INT_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0180"
    )
        port map (
      I0 => STATE(2),
      I1 => STATE(1),
      I2 => STATE(0),
      I3 => STATE(3),
      O => XMIT_DATA_INT0
    );
XMIT_DATA_INT_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => XMIT_DATA_INT0,
      Q => \^xmit_data_int\,
      R => \out\
    );
\plusOp__0_carry\: unisim.vcomponents.CARRY8
     port map (
      CI => \TIMER4096_reg_n_0_[0]\,
      CI_TOP => '0',
      CO(7) => \plusOp__0_carry_n_0\,
      CO(6) => \plusOp__0_carry_n_1\,
      CO(5) => \plusOp__0_carry_n_2\,
      CO(4) => \plusOp__0_carry_n_3\,
      CO(3) => \plusOp__0_carry_n_4\,
      CO(2) => \plusOp__0_carry_n_5\,
      CO(1) => \plusOp__0_carry_n_6\,
      CO(0) => \plusOp__0_carry_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \plusOp__0\(8 downto 1),
      S(7) => \TIMER4096_reg_n_0_[8]\,
      S(6) => \TIMER4096_reg_n_0_[7]\,
      S(5) => \TIMER4096_reg_n_0_[6]\,
      S(4) => \TIMER4096_reg_n_0_[5]\,
      S(3) => \TIMER4096_reg_n_0_[4]\,
      S(2) => \TIMER4096_reg_n_0_[3]\,
      S(1) => \TIMER4096_reg_n_0_[2]\,
      S(0) => \TIMER4096_reg_n_0_[1]\
    );
\plusOp__0_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \plusOp__0_carry_n_0\,
      CI_TOP => '0',
      CO(7 downto 2) => \NLW_plusOp__0_carry__0_CO_UNCONNECTED\(7 downto 2),
      CO(1) => \plusOp__0_carry__0_n_6\,
      CO(0) => \plusOp__0_carry__0_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 3) => \NLW_plusOp__0_carry__0_O_UNCONNECTED\(7 downto 3),
      O(2 downto 0) => \plusOp__0\(11 downto 9),
      S(7 downto 3) => B"00000",
      S(2) => TIMER4096_reg(11),
      S(1) => \TIMER4096_reg_n_0_[10]\,
      S(0) => \TIMER4096_reg_n_0_[9]\
    );
\plusOp_inferred__0/i__carry\: unisim.vcomponents.CARRY8
     port map (
      CI => MASK_RUDI_BUFERR_TIMER(0),
      CI_TOP => '0',
      CO(7) => \plusOp_inferred__0/i__carry_n_0\,
      CO(6) => \plusOp_inferred__0/i__carry_n_1\,
      CO(5) => \plusOp_inferred__0/i__carry_n_2\,
      CO(4) => \plusOp_inferred__0/i__carry_n_3\,
      CO(3) => \plusOp_inferred__0/i__carry_n_4\,
      CO(2) => \plusOp_inferred__0/i__carry_n_5\,
      CO(1) => \plusOp_inferred__0/i__carry_n_6\,
      CO(0) => \plusOp_inferred__0/i__carry_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \plusOp_inferred__0/i__carry_n_8\,
      O(6) => \plusOp_inferred__0/i__carry_n_9\,
      O(5) => \plusOp_inferred__0/i__carry_n_10\,
      O(4) => \plusOp_inferred__0/i__carry_n_11\,
      O(3) => \plusOp_inferred__0/i__carry_n_12\,
      O(2) => \plusOp_inferred__0/i__carry_n_13\,
      O(1) => \plusOp_inferred__0/i__carry_n_14\,
      O(0) => \plusOp_inferred__0/i__carry_n_15\,
      S(7 downto 0) => MASK_RUDI_BUFERR_TIMER(8 downto 1)
    );
\plusOp_inferred__0/i__carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \plusOp_inferred__0/i__carry_n_0\,
      CI_TOP => '0',
      CO(7 downto 3) => \NLW_plusOp_inferred__0/i__carry__0_CO_UNCONNECTED\(7 downto 3),
      CO(2) => \plusOp_inferred__0/i__carry__0_n_5\,
      CO(1) => \plusOp_inferred__0/i__carry__0_n_6\,
      CO(0) => \plusOp_inferred__0/i__carry__0_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 4) => \NLW_plusOp_inferred__0/i__carry__0_O_UNCONNECTED\(7 downto 4),
      O(3) => \plusOp_inferred__0/i__carry__0_n_12\,
      O(2) => \plusOp_inferred__0/i__carry__0_n_13\,
      O(1) => \plusOp_inferred__0/i__carry__0_n_14\,
      O(0) => \plusOp_inferred__0/i__carry__0_n_15\,
      S(7 downto 4) => B"0000",
      S(3 downto 0) => MASK_RUDI_BUFERR_TIMER(12 downto 9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity quadsgmii_0_TEST_MDIO_INTERFACE is
  port (
    MDC_RISING_OUT : out STD_LOGIC;
    mdio_out_ch3 : out STD_LOGIC;
    mdio_tri_ch3 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 5 downto 0 );
    MDC_RISING_REG3_reg_0 : out STD_LOGIC;
    MDC_RISING_REG3_reg_1 : out STD_LOGIC;
    MDC_RISING_REG3_reg_2 : out STD_LOGIC;
    p_2_out : out STD_LOGIC;
    LOOPBACK_REG : out STD_LOGIC;
    RUNDISP_EN_REG : out STD_LOGIC;
    CLEAR_PAGE_REC_COMB : out STD_LOGIC;
    CLEAR_STATUS_REG_COMB : out STD_LOGIC;
    \SHIFT_REG_reg[0]_0\ : out STD_LOGIC;
    \SHIFT_REG_reg[1]_0\ : out STD_LOGIC;
    \out\ : in STD_LOGIC;
    MDC_RISING_REG1 : in STD_LOGIC;
    userclk : in STD_LOGIC;
    \MDIO_IN__0\ : in STD_LOGIC;
    \SHIFT_REG_reg[15]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \CONFIG_REG_WITH_AN.POWERDOWN_REG_reg\ : in STD_LOGIC;
    \CONFIG_REG_WITH_AN.DUPLEX_MODE_REG_reg\ : in STD_LOGIC;
    \CONFIG_REG_WITH_AN.RESET_REG_reg\ : in STD_LOGIC;
    MR_AN_COMPLETE : in STD_LOGIC;
    \SHIFT_REG_reg[14]_0\ : in STD_LOGIC;
    \SHIFT_REG_reg[12]_0\ : in STD_LOGIC;
    status_vector_ch3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    RESTART_AN_REG : in STD_LOGIC;
    phyad_ch3 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    MR_PAGE_RX_SET : in STD_LOGIC;
    TOGGLE_RX : in STD_LOGIC;
    \SHIFT_REG_reg[10]_0\ : in STD_LOGIC;
    \SHIFT_REG_reg[1]_1\ : in STD_LOGIC;
    an_interrupt_ch3 : in STD_LOGIC;
    MR_LINK_STATUS : in STD_LOGIC;
    reset_done : in STD_LOGIC;
    \SHIFT_REG_reg[0]_1\ : in STD_LOGIC;
    p_6_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_9_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    AN_COMPLETE_REG1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmii_0_TEST_MDIO_INTERFACE : entity is "MDIO_INTERFACE";
end quadsgmii_0_TEST_MDIO_INTERFACE;

architecture STRUCTURE of quadsgmii_0_TEST_MDIO_INTERFACE is
  signal ADDRESS_MATCH : STD_LOGIC;
  signal ADDRESS_MATCH_COMB : STD_LOGIC;
  signal \ADDRESS_MATCH_i_1__2_n_0\ : STD_LOGIC;
  signal \ADDRESS_MATCH_i_3__2_n_0\ : STD_LOGIC;
  signal ADDRESS_MATCH_reg_n_0 : STD_LOGIC;
  signal ADDR_RD : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ADDR_WR : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \ADDR_WR[4]_i_1__2_n_0\ : STD_LOGIC;
  signal AN_INTERRUPT_ENABLE14_out : STD_LOGIC;
  signal \BIT_COUNT[3]_i_3__2_n_0\ : STD_LOGIC;
  signal \BIT_COUNT__5\ : STD_LOGIC;
  signal BIT_COUNT_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \CONFIG_REG_WITH_AN.UNIDIRECTIONAL_ENABLE_REG_i_2__2_n_0\ : STD_LOGIC;
  signal DATA_OUT : STD_LOGIC_VECTOR ( 15 downto 2 );
  signal \FSM_onehot_STATE[10]_i_1__6_n_0\ : STD_LOGIC;
  signal \FSM_onehot_STATE[1]_i_1__5_n_0\ : STD_LOGIC;
  signal \FSM_onehot_STATE[2]_i_1__5_n_0\ : STD_LOGIC;
  signal \FSM_onehot_STATE[3]_i_1__6_n_0\ : STD_LOGIC;
  signal \FSM_onehot_STATE[4]_i_1__6_n_0\ : STD_LOGIC;
  signal \FSM_onehot_STATE[6]_i_1__6_n_0\ : STD_LOGIC;
  signal \FSM_onehot_STATE[8]_i_1__5_n_0\ : STD_LOGIC;
  signal \FSM_onehot_STATE[9]_i_1__5_n_0\ : STD_LOGIC;
  signal \FSM_onehot_STATE_reg_n_0_[0]\ : STD_LOGIC;
  signal \FSM_onehot_STATE_reg_n_0_[10]\ : STD_LOGIC;
  signal \FSM_onehot_STATE_reg_n_0_[3]\ : STD_LOGIC;
  signal \FSM_onehot_STATE_reg_n_0_[4]\ : STD_LOGIC;
  signal \FSM_onehot_STATE_reg_n_0_[5]\ : STD_LOGIC;
  signal \FSM_onehot_STATE_reg_n_0_[6]\ : STD_LOGIC;
  signal \FSM_onehot_STATE_reg_n_0_[7]\ : STD_LOGIC;
  signal \FSM_onehot_STATE_reg_n_0_[8]\ : STD_LOGIC;
  signal \FSM_onehot_STATE_reg_n_0_[9]\ : STD_LOGIC;
  signal \GEN_INTERRUPT_LOGIC.AN_INTERRUPT_ENABLE_i_2__2_n_0\ : STD_LOGIC;
  signal LAST_DATA_SHIFT : STD_LOGIC;
  signal LAST_DATA_SHIFT0 : STD_LOGIC;
  signal \^mdc_rising_out\ : STD_LOGIC;
  signal MDC_RISING_REG1_0 : STD_LOGIC;
  signal MDC_RISING_REG2 : STD_LOGIC;
  signal \MDIO_OUT_i_1__2_n_0\ : STD_LOGIC;
  signal \MDIO_OUT_i_2__2_n_0\ : STD_LOGIC;
  signal \MDIO_OUT_i_3__2_n_0\ : STD_LOGIC;
  signal \MDIO_OUT_i_4__2_n_0\ : STD_LOGIC;
  signal \MDIO_TRI_i_1__2_n_0\ : STD_LOGIC;
  signal OPCODE : STD_LOGIC;
  signal \OPCODE_reg_n_0_[0]\ : STD_LOGIC;
  signal \OPCODE_reg_n_0_[1]\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \QSGMII_SPEC.RUNDISP_EN_REG_i_2__2_n_0\ : STD_LOGIC;
  signal RD : STD_LOGIC;
  signal \RD_i_1__2_n_0\ : STD_LOGIC;
  signal \RD_i_2__2_n_0\ : STD_LOGIC;
  signal SHIFT_REG0 : STD_LOGIC;
  signal \SHIFT_REG[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \SHIFT_REG[0]_i_2__2_n_0\ : STD_LOGIC;
  signal \SHIFT_REG[0]_i_3__2_n_0\ : STD_LOGIC;
  signal \SHIFT_REG[10]_i_1__2_n_0\ : STD_LOGIC;
  signal \SHIFT_REG[10]_i_2__2_n_0\ : STD_LOGIC;
  signal \SHIFT_REG[11]_i_1__2_n_0\ : STD_LOGIC;
  signal \SHIFT_REG[11]_i_2__2_n_0\ : STD_LOGIC;
  signal \SHIFT_REG[12]_i_1__2_n_0\ : STD_LOGIC;
  signal \SHIFT_REG[13]_i_1__2_n_0\ : STD_LOGIC;
  signal \SHIFT_REG[14]_i_1__2_n_0\ : STD_LOGIC;
  signal \SHIFT_REG[14]_i_2__2_n_0\ : STD_LOGIC;
  signal \SHIFT_REG[15]_i_2__2_n_0\ : STD_LOGIC;
  signal \SHIFT_REG[15]_i_3__2_n_0\ : STD_LOGIC;
  signal \SHIFT_REG[15]_i_4__2_n_0\ : STD_LOGIC;
  signal \SHIFT_REG[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \SHIFT_REG[1]_i_2__2_n_0\ : STD_LOGIC;
  signal \SHIFT_REG[1]_i_3__2_n_0\ : STD_LOGIC;
  signal \SHIFT_REG[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \SHIFT_REG[2]_i_2__2_n_0\ : STD_LOGIC;
  signal \SHIFT_REG[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \SHIFT_REG[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \SHIFT_REG[4]_i_2__2_n_0\ : STD_LOGIC;
  signal \SHIFT_REG[5]_i_1__2_n_0\ : STD_LOGIC;
  signal \SHIFT_REG[5]_i_2__2_n_0\ : STD_LOGIC;
  signal \SHIFT_REG[6]_i_1__2_n_0\ : STD_LOGIC;
  signal \SHIFT_REG[7]_i_1__2_n_0\ : STD_LOGIC;
  signal \SHIFT_REG[7]_i_2__2_n_0\ : STD_LOGIC;
  signal \SHIFT_REG[8]_i_1__2_n_0\ : STD_LOGIC;
  signal \SHIFT_REG[8]_i_2__2_n_0\ : STD_LOGIC;
  signal \SHIFT_REG[9]_i_1__2_n_0\ : STD_LOGIC;
  signal \SHIFT_REG_reg_n_0_[13]\ : STD_LOGIC;
  signal \SHIFT_REG_reg_n_0_[4]\ : STD_LOGIC;
  signal \SHIFT_REG_reg_n_0_[6]\ : STD_LOGIC;
  signal \SHIFT_REG_reg_n_0_[7]\ : STD_LOGIC;
  signal WE : STD_LOGIC;
  signal \WE_i_1__2_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in11_in : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \BIT_COUNT[0]_i_1__2\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \BIT_COUNT[3]_i_3__2\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \CONFIG_REG_WITH_AN.DUPLEX_MODE_REG_i_1__2\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \CONFIG_REG_WITH_AN.POWERDOWN_REG_i_1__2\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \CONFIG_REG_WITH_AN.RESTART_AN_REG_i_1__2\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \CONFIG_REG_WITH_AN.UNIDIRECTIONAL_ENABLE_REG_i_1__2\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \FSM_onehot_STATE[10]_i_1__6\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \FSM_onehot_STATE[3]_i_1__6\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \FSM_onehot_STATE[6]_i_1__6\ : label is "soft_lutpair278";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_STATE_reg[0]\ : label is "opcode_2:00000000001,ld_phyad:00000000010,opcode_1:00000001000,data_3:00000100000,wait_for_start:00001000000,idle_or_preamble:00000010000,ta_2:00010000000,data_2:01000000000,ta_1:10000000000,data_1:00100000000,ld_regad:00000000100";
  attribute FSM_ENCODED_STATES of \FSM_onehot_STATE_reg[10]\ : label is "opcode_2:00000000001,ld_phyad:00000000010,opcode_1:00000001000,data_3:00000100000,wait_for_start:00001000000,idle_or_preamble:00000010000,ta_2:00010000000,data_2:01000000000,ta_1:10000000000,data_1:00100000000,ld_regad:00000000100";
  attribute FSM_ENCODED_STATES of \FSM_onehot_STATE_reg[1]\ : label is "opcode_2:00000000001,ld_phyad:00000000010,opcode_1:00000001000,data_3:00000100000,wait_for_start:00001000000,idle_or_preamble:00000010000,ta_2:00010000000,data_2:01000000000,ta_1:10000000000,data_1:00100000000,ld_regad:00000000100";
  attribute FSM_ENCODED_STATES of \FSM_onehot_STATE_reg[2]\ : label is "opcode_2:00000000001,ld_phyad:00000000010,opcode_1:00000001000,data_3:00000100000,wait_for_start:00001000000,idle_or_preamble:00000010000,ta_2:00010000000,data_2:01000000000,ta_1:10000000000,data_1:00100000000,ld_regad:00000000100";
  attribute FSM_ENCODED_STATES of \FSM_onehot_STATE_reg[3]\ : label is "opcode_2:00000000001,ld_phyad:00000000010,opcode_1:00000001000,data_3:00000100000,wait_for_start:00001000000,idle_or_preamble:00000010000,ta_2:00010000000,data_2:01000000000,ta_1:10000000000,data_1:00100000000,ld_regad:00000000100";
  attribute FSM_ENCODED_STATES of \FSM_onehot_STATE_reg[4]\ : label is "opcode_2:00000000001,ld_phyad:00000000010,opcode_1:00000001000,data_3:00000100000,wait_for_start:00001000000,idle_or_preamble:00000010000,ta_2:00010000000,data_2:01000000000,ta_1:10000000000,data_1:00100000000,ld_regad:00000000100";
  attribute FSM_ENCODED_STATES of \FSM_onehot_STATE_reg[5]\ : label is "opcode_2:00000000001,ld_phyad:00000000010,opcode_1:00000001000,data_3:00000100000,wait_for_start:00001000000,idle_or_preamble:00000010000,ta_2:00010000000,data_2:01000000000,ta_1:10000000000,data_1:00100000000,ld_regad:00000000100";
  attribute FSM_ENCODED_STATES of \FSM_onehot_STATE_reg[6]\ : label is "opcode_2:00000000001,ld_phyad:00000000010,opcode_1:00000001000,data_3:00000100000,wait_for_start:00001000000,idle_or_preamble:00000010000,ta_2:00010000000,data_2:01000000000,ta_1:10000000000,data_1:00100000000,ld_regad:00000000100";
  attribute FSM_ENCODED_STATES of \FSM_onehot_STATE_reg[7]\ : label is "opcode_2:00000000001,ld_phyad:00000000010,opcode_1:00000001000,data_3:00000100000,wait_for_start:00001000000,idle_or_preamble:00000010000,ta_2:00010000000,data_2:01000000000,ta_1:10000000000,data_1:00100000000,ld_regad:00000000100";
  attribute FSM_ENCODED_STATES of \FSM_onehot_STATE_reg[8]\ : label is "opcode_2:00000000001,ld_phyad:00000000010,opcode_1:00000001000,data_3:00000100000,wait_for_start:00001000000,idle_or_preamble:00000010000,ta_2:00010000000,data_2:01000000000,ta_1:10000000000,data_1:00100000000,ld_regad:00000000100";
  attribute FSM_ENCODED_STATES of \FSM_onehot_STATE_reg[9]\ : label is "opcode_2:00000000001,ld_phyad:00000000010,opcode_1:00000001000,data_3:00000100000,wait_for_start:00001000000,idle_or_preamble:00000010000,ta_2:00010000000,data_2:01000000000,ta_1:10000000000,data_1:00100000000,ld_regad:00000000100";
  attribute SOFT_HLUTNM of \GEN_INTERRUPT_LOGIC.AN_INTERRUPT_ENABLE_i_2__2\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \MDIO_OUT_i_2__2\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \MDIO_OUT_i_3__2\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \QSGMII_SPEC.RUNDISP_EN_REG_i_2__2\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \RD_i_2__2\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \SHIFT_REG[0]_i_2__2\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \SHIFT_REG[0]_i_3__2\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \SHIFT_REG[14]_i_2__2\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \SHIFT_REG[15]_i_3__2\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \SHIFT_REG[1]_i_3__2\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \SHIFT_REG[4]_i_2__2\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \SHIFT_REG[5]_i_2__2\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \SHIFT_REG[7]_i_1__2\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \SHIFT_REG[7]_i_2__2\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \SHIFT_REG[8]_i_2__2\ : label is "soft_lutpair269";
begin
  MDC_RISING_OUT <= \^mdc_rising_out\;
  Q(5 downto 0) <= \^q\(5 downto 0);
\ADDRESS_MATCH_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => ADDRESS_MATCH_COMB,
      I1 => MDC_RISING_REG1,
      I2 => ADDRESS_MATCH,
      I3 => ADDRESS_MATCH_reg_n_0,
      O => \ADDRESS_MATCH_i_1__2_n_0\
    );
\ADDRESS_MATCH_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAEBAAAAEB"
    )
        port map (
      I0 => \SHIFT_REG[15]_i_3__2_n_0\,
      I1 => DATA_OUT(2),
      I2 => phyad_ch3(3),
      I3 => phyad_ch3(4),
      I4 => DATA_OUT(3),
      I5 => \ADDRESS_MATCH_i_3__2_n_0\,
      O => ADDRESS_MATCH_COMB
    );
\ADDRESS_MATCH_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => phyad_ch3(0),
      I1 => ADDR_RD(0),
      I2 => \^q\(1),
      I3 => phyad_ch3(2),
      I4 => \^q\(0),
      I5 => phyad_ch3(1),
      O => \ADDRESS_MATCH_i_3__2_n_0\
    );
ADDRESS_MATCH_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \ADDRESS_MATCH_i_1__2_n_0\,
      Q => ADDRESS_MATCH_reg_n_0,
      R => \out\
    );
\ADDR_WR[4]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => MDC_RISING_REG1,
      I1 => p_0_in11_in,
      I2 => BIT_COUNT_reg(3),
      I3 => BIT_COUNT_reg(0),
      I4 => BIT_COUNT_reg(1),
      I5 => BIT_COUNT_reg(2),
      O => \ADDR_WR[4]_i_1__2_n_0\
    );
\ADDR_WR_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => \ADDR_WR[4]_i_1__2_n_0\,
      D => ADDR_RD(0),
      Q => ADDR_WR(0),
      R => \out\
    );
\ADDR_WR_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => \ADDR_WR[4]_i_1__2_n_0\,
      D => \^q\(0),
      Q => ADDR_WR(1),
      R => \out\
    );
\ADDR_WR_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => \ADDR_WR[4]_i_1__2_n_0\,
      D => \^q\(1),
      Q => ADDR_WR(2),
      R => \out\
    );
\ADDR_WR_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => \ADDR_WR[4]_i_1__2_n_0\,
      D => DATA_OUT(2),
      Q => ADDR_WR(3),
      R => \out\
    );
\ADDR_WR_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => \ADDR_WR[4]_i_1__2_n_0\,
      D => DATA_OUT(3),
      Q => ADDR_WR(4),
      R => \out\
    );
\BIT_COUNT[0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0015"
    )
        port map (
      I0 => BIT_COUNT_reg(0),
      I1 => \MDIO_OUT_i_2__2_n_0\,
      I2 => ADDRESS_MATCH,
      I3 => \FSM_onehot_STATE_reg_n_0_[0]\,
      I4 => \FSM_onehot_STATE_reg_n_0_[7]\,
      O => p_0_in(0)
    );
\BIT_COUNT[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0111000000000111"
    )
        port map (
      I0 => \FSM_onehot_STATE_reg_n_0_[7]\,
      I1 => \FSM_onehot_STATE_reg_n_0_[0]\,
      I2 => ADDRESS_MATCH,
      I3 => \MDIO_OUT_i_2__2_n_0\,
      I4 => BIT_COUNT_reg(1),
      I5 => BIT_COUNT_reg(0),
      O => p_0_in(1)
    );
\BIT_COUNT[2]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD57"
    )
        port map (
      I0 => \BIT_COUNT[3]_i_3__2_n_0\,
      I1 => BIT_COUNT_reg(0),
      I2 => BIT_COUNT_reg(1),
      I3 => BIT_COUNT_reg(2),
      O => p_0_in(2)
    );
\BIT_COUNT[3]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA2"
    )
        port map (
      I0 => MDC_RISING_REG1,
      I1 => \MDIO_OUT_i_2__2_n_0\,
      I2 => ADDRESS_MATCH,
      I3 => \FSM_onehot_STATE_reg_n_0_[0]\,
      I4 => \FSM_onehot_STATE_reg_n_0_[7]\,
      O => \BIT_COUNT__5\
    );
\BIT_COUNT[3]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEBAAAAAAAA"
    )
        port map (
      I0 => \FSM_onehot_STATE_reg_n_0_[7]\,
      I1 => BIT_COUNT_reg(3),
      I2 => BIT_COUNT_reg(0),
      I3 => BIT_COUNT_reg(1),
      I4 => BIT_COUNT_reg(2),
      I5 => \BIT_COUNT[3]_i_3__2_n_0\,
      O => p_0_in(3)
    );
\BIT_COUNT[3]_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0007"
    )
        port map (
      I0 => \MDIO_OUT_i_2__2_n_0\,
      I1 => ADDRESS_MATCH,
      I2 => \FSM_onehot_STATE_reg_n_0_[0]\,
      I3 => \FSM_onehot_STATE_reg_n_0_[7]\,
      O => \BIT_COUNT[3]_i_3__2_n_0\
    );
\BIT_COUNT_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => \BIT_COUNT__5\,
      D => p_0_in(0),
      Q => BIT_COUNT_reg(0),
      R => '0'
    );
\BIT_COUNT_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => \BIT_COUNT__5\,
      D => p_0_in(1),
      Q => BIT_COUNT_reg(1),
      R => '0'
    );
\BIT_COUNT_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => \BIT_COUNT__5\,
      D => p_0_in(2),
      Q => BIT_COUNT_reg(2),
      R => '0'
    );
\BIT_COUNT_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => \BIT_COUNT__5\,
      D => p_0_in(3),
      Q => BIT_COUNT_reg(3),
      R => '0'
    );
\CLEAR_PAGE_RECEIVED_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => ADDR_WR(3),
      I1 => ADDR_WR(4),
      I2 => RD,
      I3 => ADDR_WR(1),
      I4 => ADDR_WR(0),
      I5 => ADDR_WR(2),
      O => CLEAR_PAGE_REC_COMB
    );
\CLEAR_STATUS_REG_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => ADDR_WR(3),
      I1 => ADDR_WR(4),
      I2 => RD,
      I3 => ADDR_WR(0),
      I4 => ADDR_WR(2),
      I5 => ADDR_WR(1),
      O => CLEAR_STATUS_REG_COMB
    );
\CONFIG_REG_WITH_AN.DUPLEX_MODE_REG_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FD0020"
    )
        port map (
      I0 => \^mdc_rising_out\,
      I1 => \CONFIG_REG_WITH_AN.UNIDIRECTIONAL_ENABLE_REG_i_2__2_n_0\,
      I2 => DATA_OUT(8),
      I3 => \out\,
      I4 => \CONFIG_REG_WITH_AN.DUPLEX_MODE_REG_reg\,
      O => MDC_RISING_REG3_reg_1
    );
\CONFIG_REG_WITH_AN.POWERDOWN_REG_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF20"
    )
        port map (
      I0 => \^mdc_rising_out\,
      I1 => \CONFIG_REG_WITH_AN.UNIDIRECTIONAL_ENABLE_REG_i_2__2_n_0\,
      I2 => DATA_OUT(11),
      I3 => \CONFIG_REG_WITH_AN.POWERDOWN_REG_reg\,
      O => MDC_RISING_REG3_reg_0
    );
\CONFIG_REG_WITH_AN.RESET_REG_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF20"
    )
        port map (
      I0 => \^mdc_rising_out\,
      I1 => \CONFIG_REG_WITH_AN.UNIDIRECTIONAL_ENABLE_REG_i_2__2_n_0\,
      I2 => DATA_OUT(15),
      I3 => \CONFIG_REG_WITH_AN.RESET_REG_reg\,
      O => MDC_RISING_REG3_reg_2
    );
\CONFIG_REG_WITH_AN.RESTART_AN_REG_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => DATA_OUT(9),
      I1 => \CONFIG_REG_WITH_AN.UNIDIRECTIONAL_ENABLE_REG_i_2__2_n_0\,
      O => p_2_out
    );
\CONFIG_REG_WITH_AN.UNIDIRECTIONAL_ENABLE_REG_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^mdc_rising_out\,
      I1 => \CONFIG_REG_WITH_AN.UNIDIRECTIONAL_ENABLE_REG_i_2__2_n_0\,
      O => LOOPBACK_REG
    );
\CONFIG_REG_WITH_AN.UNIDIRECTIONAL_ENABLE_REG_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEFF"
    )
        port map (
      I0 => ADDR_WR(4),
      I1 => ADDR_WR(3),
      I2 => ADDR_WR(0),
      I3 => WE,
      I4 => ADDR_WR(2),
      I5 => ADDR_WR(1),
      O => \CONFIG_REG_WITH_AN.UNIDIRECTIONAL_ENABLE_REG_i_2__2_n_0\
    );
\FSM_onehot_STATE[10]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => BIT_COUNT_reg(2),
      I1 => BIT_COUNT_reg(1),
      I2 => BIT_COUNT_reg(0),
      I3 => BIT_COUNT_reg(3),
      I4 => p_0_in11_in,
      O => \FSM_onehot_STATE[10]_i_1__6_n_0\
    );
\FSM_onehot_STATE[1]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEAAAAAAAA"
    )
        port map (
      I0 => \FSM_onehot_STATE_reg_n_0_[0]\,
      I1 => BIT_COUNT_reg(3),
      I2 => BIT_COUNT_reg(0),
      I3 => BIT_COUNT_reg(1),
      I4 => BIT_COUNT_reg(2),
      I5 => ADDRESS_MATCH,
      O => \FSM_onehot_STATE[1]_i_1__5_n_0\
    );
\FSM_onehot_STATE[2]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => ADDRESS_MATCH,
      I1 => BIT_COUNT_reg(3),
      I2 => BIT_COUNT_reg(0),
      I3 => BIT_COUNT_reg(1),
      I4 => BIT_COUNT_reg(2),
      I5 => p_0_in11_in,
      O => \FSM_onehot_STATE[2]_i_1__5_n_0\
    );
\FSM_onehot_STATE[3]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ADDR_RD(0),
      I1 => \FSM_onehot_STATE_reg_n_0_[6]\,
      O => \FSM_onehot_STATE[3]_i_1__6_n_0\
    );
\FSM_onehot_STATE[4]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \FSM_onehot_STATE_reg_n_0_[5]\,
      I1 => \FSM_onehot_STATE_reg_n_0_[4]\,
      I2 => ADDR_RD(0),
      O => \FSM_onehot_STATE[4]_i_1__6_n_0\
    );
\FSM_onehot_STATE[6]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => ADDR_RD(0),
      I1 => \FSM_onehot_STATE_reg_n_0_[4]\,
      I2 => \FSM_onehot_STATE_reg_n_0_[6]\,
      O => \FSM_onehot_STATE[6]_i_1__6_n_0\
    );
\FSM_onehot_STATE[8]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEAAAAAAAA"
    )
        port map (
      I0 => \FSM_onehot_STATE_reg_n_0_[7]\,
      I1 => BIT_COUNT_reg(3),
      I2 => BIT_COUNT_reg(0),
      I3 => BIT_COUNT_reg(1),
      I4 => BIT_COUNT_reg(2),
      I5 => \FSM_onehot_STATE_reg_n_0_[8]\,
      O => \FSM_onehot_STATE[8]_i_1__5_n_0\
    );
\FSM_onehot_STATE[9]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \FSM_onehot_STATE_reg_n_0_[8]\,
      I1 => BIT_COUNT_reg(2),
      I2 => BIT_COUNT_reg(1),
      I3 => BIT_COUNT_reg(0),
      I4 => BIT_COUNT_reg(3),
      O => \FSM_onehot_STATE[9]_i_1__5_n_0\
    );
\FSM_onehot_STATE_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => MDC_RISING_REG1,
      D => \FSM_onehot_STATE_reg_n_0_[3]\,
      Q => \FSM_onehot_STATE_reg_n_0_[0]\,
      R => \out\
    );
\FSM_onehot_STATE_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => MDC_RISING_REG1,
      D => \FSM_onehot_STATE[10]_i_1__6_n_0\,
      Q => \FSM_onehot_STATE_reg_n_0_[10]\,
      R => \out\
    );
\FSM_onehot_STATE_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => MDC_RISING_REG1,
      D => \FSM_onehot_STATE[1]_i_1__5_n_0\,
      Q => ADDRESS_MATCH,
      R => \out\
    );
\FSM_onehot_STATE_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => MDC_RISING_REG1,
      D => \FSM_onehot_STATE[2]_i_1__5_n_0\,
      Q => p_0_in11_in,
      R => \out\
    );
\FSM_onehot_STATE_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => MDC_RISING_REG1,
      D => \FSM_onehot_STATE[3]_i_1__6_n_0\,
      Q => \FSM_onehot_STATE_reg_n_0_[3]\,
      R => \out\
    );
\FSM_onehot_STATE_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => userclk,
      CE => MDC_RISING_REG1,
      D => \FSM_onehot_STATE[4]_i_1__6_n_0\,
      Q => \FSM_onehot_STATE_reg_n_0_[4]\,
      S => \out\
    );
\FSM_onehot_STATE_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => MDC_RISING_REG1,
      D => \FSM_onehot_STATE_reg_n_0_[9]\,
      Q => \FSM_onehot_STATE_reg_n_0_[5]\,
      R => \out\
    );
\FSM_onehot_STATE_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => MDC_RISING_REG1,
      D => \FSM_onehot_STATE[6]_i_1__6_n_0\,
      Q => \FSM_onehot_STATE_reg_n_0_[6]\,
      R => \out\
    );
\FSM_onehot_STATE_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => MDC_RISING_REG1,
      D => \FSM_onehot_STATE_reg_n_0_[10]\,
      Q => \FSM_onehot_STATE_reg_n_0_[7]\,
      R => \out\
    );
\FSM_onehot_STATE_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => MDC_RISING_REG1,
      D => \FSM_onehot_STATE[8]_i_1__5_n_0\,
      Q => \FSM_onehot_STATE_reg_n_0_[8]\,
      R => \out\
    );
\FSM_onehot_STATE_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => MDC_RISING_REG1,
      D => \FSM_onehot_STATE[9]_i_1__5_n_0\,
      Q => \FSM_onehot_STATE_reg_n_0_[9]\,
      R => \out\
    );
\GEN_INTERRUPT_LOGIC.AN_INTERRUPT_ENABLE_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFFFF08000000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \GEN_INTERRUPT_LOGIC.AN_INTERRUPT_ENABLE_i_2__2_n_0\,
      I2 => ADDR_WR(3),
      I3 => ADDR_WR(4),
      I4 => \^mdc_rising_out\,
      I5 => p_6_in(0),
      O => \SHIFT_REG_reg[0]_0\
    );
\GEN_INTERRUPT_LOGIC.AN_INTERRUPT_ENABLE_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => ADDR_WR(1),
      I1 => ADDR_WR(2),
      I2 => WE,
      I3 => ADDR_WR(0),
      O => \GEN_INTERRUPT_LOGIC.AN_INTERRUPT_ENABLE_i_2__2_n_0\
    );
\GEN_INTERRUPT_LOGIC.AN_INTERRUPT_INT_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B0B0F0B00000F000"
    )
        port map (
      I0 => \^q\(1),
      I1 => AN_INTERRUPT_ENABLE14_out,
      I2 => p_6_in(0),
      I3 => MR_AN_COMPLETE,
      I4 => AN_COMPLETE_REG1,
      I5 => an_interrupt_ch3,
      O => \SHIFT_REG_reg[1]_0\
    );
\GEN_INTERRUPT_LOGIC.AN_INTERRUPT_INT_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \GEN_INTERRUPT_LOGIC.AN_INTERRUPT_ENABLE_i_2__2_n_0\,
      I1 => ADDR_WR(3),
      I2 => ADDR_WR(4),
      I3 => \^mdc_rising_out\,
      O => AN_INTERRUPT_ENABLE14_out
    );
\LAST_DATA_SHIFT_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_STATE_reg_n_0_[5]\,
      I1 => MDC_RISING_REG1_0,
      O => LAST_DATA_SHIFT0
    );
LAST_DATA_SHIFT_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => LAST_DATA_SHIFT0,
      Q => LAST_DATA_SHIFT,
      R => '0'
    );
MDC_RISING_REG1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => MDC_RISING_REG1,
      Q => MDC_RISING_REG1_0,
      R => \out\
    );
MDC_RISING_REG2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => MDC_RISING_REG1_0,
      Q => MDC_RISING_REG2,
      R => \out\
    );
MDC_RISING_REG3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => MDC_RISING_REG2,
      Q => \^mdc_rising_out\,
      R => \out\
    );
MDIO_IN_REG_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => MDC_RISING_REG1,
      D => \MDIO_IN__0\,
      Q => ADDR_RD(0),
      S => \out\
    );
\MDIO_OUT_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDFDFFFC"
    )
        port map (
      I0 => \MDIO_OUT_i_2__2_n_0\,
      I1 => \MDIO_OUT_i_3__2_n_0\,
      I2 => DATA_OUT(15),
      I3 => \MDIO_OUT_i_4__2_n_0\,
      I4 => p_0_in11_in,
      O => \MDIO_OUT_i_1__2_n_0\
    );
\MDIO_OUT_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => BIT_COUNT_reg(3),
      I1 => BIT_COUNT_reg(0),
      I2 => BIT_COUNT_reg(1),
      I3 => BIT_COUNT_reg(2),
      O => \MDIO_OUT_i_2__2_n_0\
    );
\MDIO_OUT_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => \OPCODE_reg_n_0_[0]\,
      I1 => \OPCODE_reg_n_0_[1]\,
      I2 => ADDRESS_MATCH_reg_n_0,
      O => \MDIO_OUT_i_3__2_n_0\
    );
\MDIO_OUT_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \FSM_onehot_STATE_reg_n_0_[10]\,
      I1 => \FSM_onehot_STATE_reg_n_0_[8]\,
      I2 => \FSM_onehot_STATE_reg_n_0_[7]\,
      O => \MDIO_OUT_i_4__2_n_0\
    );
MDIO_OUT_reg: unisim.vcomponents.FDSE
     port map (
      C => userclk,
      CE => MDC_RISING_REG1,
      D => \MDIO_OUT_i_1__2_n_0\,
      Q => mdio_out_ch3,
      S => \out\
    );
\MDIO_TRI_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF55550003"
    )
        port map (
      I0 => \MDIO_OUT_i_2__2_n_0\,
      I1 => \FSM_onehot_STATE_reg_n_0_[7]\,
      I2 => \FSM_onehot_STATE_reg_n_0_[8]\,
      I3 => \FSM_onehot_STATE_reg_n_0_[10]\,
      I4 => p_0_in11_in,
      I5 => \MDIO_OUT_i_3__2_n_0\,
      O => \MDIO_TRI_i_1__2_n_0\
    );
MDIO_TRI_reg: unisim.vcomponents.FDSE
     port map (
      C => userclk,
      CE => MDC_RISING_REG1,
      D => \MDIO_TRI_i_1__2_n_0\,
      Q => mdio_tri_ch3,
      S => \out\
    );
\OPCODE[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => BIT_COUNT_reg(2),
      I1 => BIT_COUNT_reg(3),
      I2 => MDC_RISING_REG1,
      I3 => ADDRESS_MATCH,
      I4 => BIT_COUNT_reg(1),
      I5 => BIT_COUNT_reg(0),
      O => OPCODE
    );
\OPCODE_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => OPCODE,
      D => \^q\(0),
      Q => \OPCODE_reg_n_0_[0]\,
      R => '0'
    );
\OPCODE_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => OPCODE,
      D => \^q\(1),
      Q => \OPCODE_reg_n_0_[1]\,
      R => '0'
    );
\QSGMII_SPEC.RUNDISP_EN_REG_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => ADDR_WR(3),
      I1 => ADDR_WR(4),
      I2 => \^mdc_rising_out\,
      I3 => ADDR_WR(1),
      I4 => \QSGMII_SPEC.RUNDISP_EN_REG_i_2__2_n_0\,
      O => RUNDISP_EN_REG
    );
\QSGMII_SPEC.RUNDISP_EN_REG_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => ADDR_WR(0),
      I1 => WE,
      I2 => ADDR_WR(2),
      O => \QSGMII_SPEC.RUNDISP_EN_REG_i_2__2_n_0\
    );
\RD_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004FF0400"
    )
        port map (
      I0 => \RD_i_2__2_n_0\,
      I1 => \FSM_onehot_STATE_reg_n_0_[5]\,
      I2 => \MDIO_OUT_i_3__2_n_0\,
      I3 => MDC_RISING_REG2,
      I4 => RD,
      I5 => \out\,
      O => \RD_i_1__2_n_0\
    );
\RD_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => ADDRESS_MATCH_reg_n_0,
      I1 => \FSM_onehot_STATE_reg_n_0_[5]\,
      I2 => \OPCODE_reg_n_0_[0]\,
      I3 => \OPCODE_reg_n_0_[1]\,
      O => \RD_i_2__2_n_0\
    );
RD_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RD_i_1__2_n_0\,
      Q => RD,
      R => '0'
    );
\SHIFT_REG[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3808FFFF38080000"
    )
        port map (
      I0 => \SHIFT_REG[0]_i_2__2_n_0\,
      I1 => \^q\(1),
      I2 => DATA_OUT(3),
      I3 => \SHIFT_REG[0]_i_3__2_n_0\,
      I4 => \FSM_onehot_STATE[10]_i_1__6_n_0\,
      I5 => ADDR_RD(0),
      O => \SHIFT_REG[0]_i_1__2_n_0\
    );
\SHIFT_REG[0]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      I1 => DATA_OUT(2),
      O => \SHIFT_REG[0]_i_2__2_n_0\
    );
\SHIFT_REG[0]_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000AFC"
    )
        port map (
      I0 => \SHIFT_REG_reg[0]_1\,
      I1 => p_6_in(0),
      I2 => ADDR_RD(0),
      I3 => \^q\(0),
      I4 => DATA_OUT(2),
      O => \SHIFT_REG[0]_i_3__2_n_0\
    );
\SHIFT_REG[10]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FF0100"
    )
        port map (
      I0 => DATA_OUT(2),
      I1 => DATA_OUT(3),
      I2 => \SHIFT_REG[10]_i_2__2_n_0\,
      I3 => \FSM_onehot_STATE[10]_i_1__6_n_0\,
      I4 => DATA_OUT(9),
      O => \SHIFT_REG[10]_i_1__2_n_0\
    );
\SHIFT_REG[10]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFCF33FFCCFFDD"
    )
        port map (
      I0 => \SHIFT_REG_reg[10]_0\,
      I1 => \^q\(0),
      I2 => \SHIFT_REG_reg[15]_0\(0),
      I3 => \^q\(1),
      I4 => DATA_OUT(2),
      I5 => ADDR_RD(0),
      O => \SHIFT_REG[10]_i_2__2_n_0\
    );
\SHIFT_REG[11]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FF0200"
    )
        port map (
      I0 => \SHIFT_REG[11]_i_2__2_n_0\,
      I1 => DATA_OUT(2),
      I2 => DATA_OUT(3),
      I3 => \FSM_onehot_STATE[10]_i_1__6_n_0\,
      I4 => \^q\(3),
      O => \SHIFT_REG[11]_i_1__2_n_0\
    );
\SHIFT_REG[11]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000F000A0000FC"
    )
        port map (
      I0 => TOGGLE_RX,
      I1 => \CONFIG_REG_WITH_AN.POWERDOWN_REG_reg\,
      I2 => DATA_OUT(2),
      I3 => ADDR_RD(0),
      I4 => \^q\(1),
      I5 => \^q\(0),
      O => \SHIFT_REG[11]_i_2__2_n_0\
    );
\SHIFT_REG[12]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F444FFFFF4440000"
    )
        port map (
      I0 => \SHIFT_REG[14]_i_2__2_n_0\,
      I1 => \SHIFT_REG_reg[15]_0\(1),
      I2 => \SHIFT_REG_reg[12]_0\,
      I3 => \SHIFT_REG[15]_i_3__2_n_0\,
      I4 => \FSM_onehot_STATE[10]_i_1__6_n_0\,
      I5 => DATA_OUT(11),
      O => \SHIFT_REG[12]_i_1__2_n_0\
    );
\SHIFT_REG[13]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA2"
    )
        port map (
      I0 => \^q\(4),
      I1 => p_0_in11_in,
      I2 => BIT_COUNT_reg(3),
      I3 => BIT_COUNT_reg(0),
      I4 => BIT_COUNT_reg(1),
      I5 => BIT_COUNT_reg(2),
      O => \SHIFT_REG[13]_i_1__2_n_0\
    );
\SHIFT_REG[14]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F444FFFFF4440000"
    )
        port map (
      I0 => \SHIFT_REG[14]_i_2__2_n_0\,
      I1 => \SHIFT_REG_reg[15]_0\(2),
      I2 => \SHIFT_REG[15]_i_3__2_n_0\,
      I3 => \SHIFT_REG_reg[14]_0\,
      I4 => \FSM_onehot_STATE[10]_i_1__6_n_0\,
      I5 => \SHIFT_REG_reg_n_0_[13]\,
      O => \SHIFT_REG[14]_i_1__2_n_0\
    );
\SHIFT_REG[14]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFBFF"
    )
        port map (
      I0 => DATA_OUT(3),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => ADDR_RD(0),
      I4 => DATA_OUT(2),
      O => \SHIFT_REG[14]_i_2__2_n_0\
    );
\SHIFT_REG[15]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => MDC_RISING_REG1,
      I1 => LAST_DATA_SHIFT,
      O => SHIFT_REG0
    );
\SHIFT_REG[15]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8FFF800"
    )
        port map (
      I0 => \SHIFT_REG[15]_i_3__2_n_0\,
      I1 => \CONFIG_REG_WITH_AN.RESET_REG_reg\,
      I2 => \SHIFT_REG[15]_i_4__2_n_0\,
      I3 => \FSM_onehot_STATE[10]_i_1__6_n_0\,
      I4 => \^q\(5),
      O => \SHIFT_REG[15]_i_2__2_n_0\
    );
\SHIFT_REG[15]_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => ADDR_RD(0),
      I3 => DATA_OUT(2),
      I4 => DATA_OUT(3),
      O => \SHIFT_REG[15]_i_3__2_n_0\
    );
\SHIFT_REG[15]_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0900080000000000"
    )
        port map (
      I0 => DATA_OUT(2),
      I1 => \^q\(0),
      I2 => DATA_OUT(3),
      I3 => \^q\(1),
      I4 => \SHIFT_REG_reg[15]_0\(3),
      I5 => ADDR_RD(0),
      O => \SHIFT_REG[15]_i_4__2_n_0\
    );
\SHIFT_REG[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0EFF0E00"
    )
        port map (
      I0 => \SHIFT_REG[1]_i_2__2_n_0\,
      I1 => \SHIFT_REG[1]_i_3__2_n_0\,
      I2 => ADDR_RD(0),
      I3 => \FSM_onehot_STATE[10]_i_1__6_n_0\,
      I4 => \^q\(0),
      O => \SHIFT_REG[1]_i_1__2_n_0\
    );
\SHIFT_REG[1]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000D080000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \SHIFT_REG_reg[1]_1\,
      I2 => \^q\(1),
      I3 => an_interrupt_ch3,
      I4 => DATA_OUT(3),
      I5 => DATA_OUT(2),
      O => \SHIFT_REG[1]_i_2__2_n_0\
    );
\SHIFT_REG[1]_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => MR_PAGE_RX_SET,
      I3 => DATA_OUT(3),
      I4 => DATA_OUT(2),
      O => \SHIFT_REG[1]_i_3__2_n_0\
    );
\SHIFT_REG[2]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => DATA_OUT(3),
      I1 => \SHIFT_REG[2]_i_2__2_n_0\,
      I2 => \FSM_onehot_STATE[10]_i_1__6_n_0\,
      I3 => \^q\(1),
      O => \SHIFT_REG[2]_i_1__2_n_0\
    );
\SHIFT_REG[2]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF00FFDFFFFF"
    )
        port map (
      I0 => MR_LINK_STATUS,
      I1 => \^q\(1),
      I2 => reset_done,
      I3 => DATA_OUT(2),
      I4 => ADDR_RD(0),
      I5 => \^q\(0),
      O => \SHIFT_REG[2]_i_2__2_n_0\
    );
\SHIFT_REG[3]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF00100000"
    )
        port map (
      I0 => DATA_OUT(3),
      I1 => \^q\(1),
      I2 => ADDR_RD(0),
      I3 => \^q\(0),
      I4 => \FSM_onehot_STATE[10]_i_1__6_n_0\,
      I5 => DATA_OUT(2),
      O => \SHIFT_REG[3]_i_1__2_n_0\
    );
\SHIFT_REG[4]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF00D50000"
    )
        port map (
      I0 => \SHIFT_REG[4]_i_2__2_n_0\,
      I1 => status_vector_ch3(0),
      I2 => \SHIFT_REG[7]_i_2__2_n_0\,
      I3 => \^q\(1),
      I4 => \FSM_onehot_STATE[10]_i_1__6_n_0\,
      I5 => DATA_OUT(3),
      O => \SHIFT_REG[4]_i_1__2_n_0\
    );
\SHIFT_REG[4]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => DATA_OUT(2),
      I1 => ADDR_RD(0),
      I2 => \^q\(0),
      O => \SHIFT_REG[4]_i_2__2_n_0\
    );
\SHIFT_REG[5]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF000F088F000F0"
    )
        port map (
      I0 => \SHIFT_REG[7]_i_2__2_n_0\,
      I1 => MR_AN_COMPLETE,
      I2 => \SHIFT_REG_reg_n_0_[4]\,
      I3 => \FSM_onehot_STATE[10]_i_1__6_n_0\,
      I4 => \SHIFT_REG[8]_i_2__2_n_0\,
      I5 => \SHIFT_REG[5]_i_2__2_n_0\,
      O => \SHIFT_REG[5]_i_1__2_n_0\
    );
\SHIFT_REG[5]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1110"
    )
        port map (
      I0 => DATA_OUT(2),
      I1 => ADDR_RD(0),
      I2 => p_9_in(0),
      I3 => \^q\(0),
      O => \SHIFT_REG[5]_i_2__2_n_0\
    );
\SHIFT_REG[6]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"020AFFFF020A0000"
    )
        port map (
      I0 => \SHIFT_REG[8]_i_2__2_n_0\,
      I1 => \^q\(0),
      I2 => DATA_OUT(2),
      I3 => ADDR_RD(0),
      I4 => \FSM_onehot_STATE[10]_i_1__6_n_0\,
      I5 => \^q\(2),
      O => \SHIFT_REG[6]_i_1__2_n_0\
    );
\SHIFT_REG[7]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"222E2222"
    )
        port map (
      I0 => \SHIFT_REG_reg_n_0_[6]\,
      I1 => \FSM_onehot_STATE[10]_i_1__6_n_0\,
      I2 => DATA_OUT(3),
      I3 => \^q\(1),
      I4 => \SHIFT_REG[7]_i_2__2_n_0\,
      O => \SHIFT_REG[7]_i_1__2_n_0\
    );
\SHIFT_REG[7]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => DATA_OUT(2),
      I1 => ADDR_RD(0),
      I2 => \^q\(0),
      O => \SHIFT_REG[7]_i_2__2_n_0\
    );
\SHIFT_REG[8]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"020AFFFF020A0000"
    )
        port map (
      I0 => \SHIFT_REG[8]_i_2__2_n_0\,
      I1 => \^q\(0),
      I2 => DATA_OUT(2),
      I3 => ADDR_RD(0),
      I4 => \FSM_onehot_STATE[10]_i_1__6_n_0\,
      I5 => \SHIFT_REG_reg_n_0_[7]\,
      O => \SHIFT_REG[8]_i_1__2_n_0\
    );
\SHIFT_REG[8]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(1),
      I1 => DATA_OUT(3),
      O => \SHIFT_REG[8]_i_2__2_n_0\
    );
\SHIFT_REG[9]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => RESTART_AN_REG,
      I1 => \SHIFT_REG[15]_i_3__2_n_0\,
      I2 => \FSM_onehot_STATE[10]_i_1__6_n_0\,
      I3 => DATA_OUT(8),
      O => \SHIFT_REG[9]_i_1__2_n_0\
    );
\SHIFT_REG_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => SHIFT_REG0,
      D => \SHIFT_REG[0]_i_1__2_n_0\,
      Q => \^q\(0),
      R => '0'
    );
\SHIFT_REG_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => SHIFT_REG0,
      D => \SHIFT_REG[10]_i_1__2_n_0\,
      Q => \^q\(3),
      R => '0'
    );
\SHIFT_REG_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => SHIFT_REG0,
      D => \SHIFT_REG[11]_i_1__2_n_0\,
      Q => DATA_OUT(11),
      R => '0'
    );
\SHIFT_REG_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => SHIFT_REG0,
      D => \SHIFT_REG[12]_i_1__2_n_0\,
      Q => \^q\(4),
      R => '0'
    );
\SHIFT_REG_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => SHIFT_REG0,
      D => \SHIFT_REG[13]_i_1__2_n_0\,
      Q => \SHIFT_REG_reg_n_0_[13]\,
      R => '0'
    );
\SHIFT_REG_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => SHIFT_REG0,
      D => \SHIFT_REG[14]_i_1__2_n_0\,
      Q => \^q\(5),
      R => '0'
    );
\SHIFT_REG_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => SHIFT_REG0,
      D => \SHIFT_REG[15]_i_2__2_n_0\,
      Q => DATA_OUT(15),
      R => '0'
    );
\SHIFT_REG_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => SHIFT_REG0,
      D => \SHIFT_REG[1]_i_1__2_n_0\,
      Q => \^q\(1),
      R => '0'
    );
\SHIFT_REG_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => SHIFT_REG0,
      D => \SHIFT_REG[2]_i_1__2_n_0\,
      Q => DATA_OUT(2),
      R => '0'
    );
\SHIFT_REG_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => SHIFT_REG0,
      D => \SHIFT_REG[3]_i_1__2_n_0\,
      Q => DATA_OUT(3),
      R => '0'
    );
\SHIFT_REG_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => SHIFT_REG0,
      D => \SHIFT_REG[4]_i_1__2_n_0\,
      Q => \SHIFT_REG_reg_n_0_[4]\,
      R => '0'
    );
\SHIFT_REG_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => SHIFT_REG0,
      D => \SHIFT_REG[5]_i_1__2_n_0\,
      Q => \^q\(2),
      R => '0'
    );
\SHIFT_REG_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => SHIFT_REG0,
      D => \SHIFT_REG[6]_i_1__2_n_0\,
      Q => \SHIFT_REG_reg_n_0_[6]\,
      R => '0'
    );
\SHIFT_REG_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => SHIFT_REG0,
      D => \SHIFT_REG[7]_i_1__2_n_0\,
      Q => \SHIFT_REG_reg_n_0_[7]\,
      R => '0'
    );
\SHIFT_REG_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => SHIFT_REG0,
      D => \SHIFT_REG[8]_i_1__2_n_0\,
      Q => DATA_OUT(8),
      R => '0'
    );
\SHIFT_REG_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => SHIFT_REG0,
      D => \SHIFT_REG[9]_i_1__2_n_0\,
      Q => DATA_OUT(9),
      R => '0'
    );
\WE_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080FFFF00800000"
    )
        port map (
      I0 => ADDRESS_MATCH_reg_n_0,
      I1 => \FSM_onehot_STATE_reg_n_0_[5]\,
      I2 => \OPCODE_reg_n_0_[0]\,
      I3 => \OPCODE_reg_n_0_[1]\,
      I4 => MDC_RISING_REG2,
      I5 => WE,
      O => \WE_i_1__2_n_0\
    );
WE_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \WE_i_1__2_n_0\,
      Q => WE,
      R => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity quadsgmii_0_TEST_MDIO_INTERFACE_161 is
  port (
    MDC_RISING_OUT : out STD_LOGIC;
    mdio_out_ch2 : out STD_LOGIC;
    mdio_tri_ch2 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 5 downto 0 );
    MDC_RISING_REG3_reg_0 : out STD_LOGIC;
    MDC_RISING_REG3_reg_1 : out STD_LOGIC;
    MDC_RISING_REG3_reg_2 : out STD_LOGIC;
    p_2_out : out STD_LOGIC;
    LOOPBACK_REG : out STD_LOGIC;
    RUNDISP_EN_REG : out STD_LOGIC;
    CLEAR_PAGE_REC_COMB : out STD_LOGIC;
    CLEAR_STATUS_REG_COMB : out STD_LOGIC;
    \SHIFT_REG_reg[0]_0\ : out STD_LOGIC;
    \SHIFT_REG_reg[1]_0\ : out STD_LOGIC;
    \out\ : in STD_LOGIC;
    MDC_RISING_REG1 : in STD_LOGIC;
    userclk : in STD_LOGIC;
    \MDIO_IN__0\ : in STD_LOGIC;
    \SHIFT_REG_reg[15]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \CONFIG_REG_WITH_AN.POWERDOWN_REG_reg\ : in STD_LOGIC;
    \CONFIG_REG_WITH_AN.DUPLEX_MODE_REG_reg\ : in STD_LOGIC;
    \CONFIG_REG_WITH_AN.RESET_REG_reg\ : in STD_LOGIC;
    MR_AN_COMPLETE : in STD_LOGIC;
    \SHIFT_REG_reg[14]_0\ : in STD_LOGIC;
    \SHIFT_REG_reg[12]_0\ : in STD_LOGIC;
    status_vector_ch2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    RESTART_AN_REG : in STD_LOGIC;
    phyad_ch2 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    MR_PAGE_RX_SET : in STD_LOGIC;
    TOGGLE_RX : in STD_LOGIC;
    \SHIFT_REG_reg[10]_0\ : in STD_LOGIC;
    \SHIFT_REG_reg[1]_1\ : in STD_LOGIC;
    an_interrupt_ch2 : in STD_LOGIC;
    MR_LINK_STATUS : in STD_LOGIC;
    reset_done : in STD_LOGIC;
    \SHIFT_REG_reg[0]_1\ : in STD_LOGIC;
    p_6_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_9_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    AN_COMPLETE_REG1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmii_0_TEST_MDIO_INTERFACE_161 : entity is "MDIO_INTERFACE";
end quadsgmii_0_TEST_MDIO_INTERFACE_161;

architecture STRUCTURE of quadsgmii_0_TEST_MDIO_INTERFACE_161 is
  signal ADDRESS_MATCH : STD_LOGIC;
  signal ADDRESS_MATCH_COMB : STD_LOGIC;
  signal \ADDRESS_MATCH_i_1__1_n_0\ : STD_LOGIC;
  signal \ADDRESS_MATCH_i_3__1_n_0\ : STD_LOGIC;
  signal ADDRESS_MATCH_reg_n_0 : STD_LOGIC;
  signal ADDR_RD : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ADDR_WR : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \ADDR_WR[4]_i_1__1_n_0\ : STD_LOGIC;
  signal AN_INTERRUPT_ENABLE14_out : STD_LOGIC;
  signal \BIT_COUNT[3]_i_3__1_n_0\ : STD_LOGIC;
  signal \BIT_COUNT__5\ : STD_LOGIC;
  signal BIT_COUNT_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \CONFIG_REG_WITH_AN.UNIDIRECTIONAL_ENABLE_REG_i_2__1_n_0\ : STD_LOGIC;
  signal DATA_OUT : STD_LOGIC_VECTOR ( 15 downto 2 );
  signal \FSM_onehot_STATE[10]_i_1__5_n_0\ : STD_LOGIC;
  signal \FSM_onehot_STATE[1]_i_1__3_n_0\ : STD_LOGIC;
  signal \FSM_onehot_STATE[2]_i_1__3_n_0\ : STD_LOGIC;
  signal \FSM_onehot_STATE[3]_i_1__4_n_0\ : STD_LOGIC;
  signal \FSM_onehot_STATE[4]_i_1__4_n_0\ : STD_LOGIC;
  signal \FSM_onehot_STATE[6]_i_1__5_n_0\ : STD_LOGIC;
  signal \FSM_onehot_STATE[8]_i_1__3_n_0\ : STD_LOGIC;
  signal \FSM_onehot_STATE[9]_i_1__3_n_0\ : STD_LOGIC;
  signal \FSM_onehot_STATE_reg_n_0_[0]\ : STD_LOGIC;
  signal \FSM_onehot_STATE_reg_n_0_[10]\ : STD_LOGIC;
  signal \FSM_onehot_STATE_reg_n_0_[3]\ : STD_LOGIC;
  signal \FSM_onehot_STATE_reg_n_0_[4]\ : STD_LOGIC;
  signal \FSM_onehot_STATE_reg_n_0_[5]\ : STD_LOGIC;
  signal \FSM_onehot_STATE_reg_n_0_[6]\ : STD_LOGIC;
  signal \FSM_onehot_STATE_reg_n_0_[7]\ : STD_LOGIC;
  signal \FSM_onehot_STATE_reg_n_0_[8]\ : STD_LOGIC;
  signal \FSM_onehot_STATE_reg_n_0_[9]\ : STD_LOGIC;
  signal \GEN_INTERRUPT_LOGIC.AN_INTERRUPT_ENABLE_i_2__1_n_0\ : STD_LOGIC;
  signal LAST_DATA_SHIFT : STD_LOGIC;
  signal LAST_DATA_SHIFT0 : STD_LOGIC;
  signal \^mdc_rising_out\ : STD_LOGIC;
  signal MDC_RISING_REG1_0 : STD_LOGIC;
  signal MDC_RISING_REG2 : STD_LOGIC;
  signal \MDIO_OUT_i_1__1_n_0\ : STD_LOGIC;
  signal \MDIO_OUT_i_2__1_n_0\ : STD_LOGIC;
  signal \MDIO_OUT_i_3__1_n_0\ : STD_LOGIC;
  signal \MDIO_OUT_i_4__1_n_0\ : STD_LOGIC;
  signal \MDIO_TRI_i_1__1_n_0\ : STD_LOGIC;
  signal OPCODE : STD_LOGIC;
  signal \OPCODE_reg_n_0_[0]\ : STD_LOGIC;
  signal \OPCODE_reg_n_0_[1]\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \QSGMII_SPEC.RUNDISP_EN_REG_i_2__1_n_0\ : STD_LOGIC;
  signal RD : STD_LOGIC;
  signal \RD_i_1__1_n_0\ : STD_LOGIC;
  signal \RD_i_2__1_n_0\ : STD_LOGIC;
  signal SHIFT_REG0 : STD_LOGIC;
  signal \SHIFT_REG[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \SHIFT_REG[0]_i_2__1_n_0\ : STD_LOGIC;
  signal \SHIFT_REG[0]_i_3__1_n_0\ : STD_LOGIC;
  signal \SHIFT_REG[10]_i_1__1_n_0\ : STD_LOGIC;
  signal \SHIFT_REG[10]_i_2__1_n_0\ : STD_LOGIC;
  signal \SHIFT_REG[11]_i_1__1_n_0\ : STD_LOGIC;
  signal \SHIFT_REG[11]_i_2__1_n_0\ : STD_LOGIC;
  signal \SHIFT_REG[12]_i_1__1_n_0\ : STD_LOGIC;
  signal \SHIFT_REG[13]_i_1__1_n_0\ : STD_LOGIC;
  signal \SHIFT_REG[14]_i_1__1_n_0\ : STD_LOGIC;
  signal \SHIFT_REG[14]_i_2__1_n_0\ : STD_LOGIC;
  signal \SHIFT_REG[15]_i_2__1_n_0\ : STD_LOGIC;
  signal \SHIFT_REG[15]_i_3__1_n_0\ : STD_LOGIC;
  signal \SHIFT_REG[15]_i_4__1_n_0\ : STD_LOGIC;
  signal \SHIFT_REG[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \SHIFT_REG[1]_i_2__1_n_0\ : STD_LOGIC;
  signal \SHIFT_REG[1]_i_3__1_n_0\ : STD_LOGIC;
  signal \SHIFT_REG[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \SHIFT_REG[2]_i_2__1_n_0\ : STD_LOGIC;
  signal \SHIFT_REG[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \SHIFT_REG[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \SHIFT_REG[4]_i_2__1_n_0\ : STD_LOGIC;
  signal \SHIFT_REG[5]_i_1__1_n_0\ : STD_LOGIC;
  signal \SHIFT_REG[5]_i_2__1_n_0\ : STD_LOGIC;
  signal \SHIFT_REG[6]_i_1__1_n_0\ : STD_LOGIC;
  signal \SHIFT_REG[7]_i_1__1_n_0\ : STD_LOGIC;
  signal \SHIFT_REG[7]_i_2__1_n_0\ : STD_LOGIC;
  signal \SHIFT_REG[8]_i_1__1_n_0\ : STD_LOGIC;
  signal \SHIFT_REG[8]_i_2__1_n_0\ : STD_LOGIC;
  signal \SHIFT_REG[9]_i_1__1_n_0\ : STD_LOGIC;
  signal \SHIFT_REG_reg_n_0_[13]\ : STD_LOGIC;
  signal \SHIFT_REG_reg_n_0_[4]\ : STD_LOGIC;
  signal \SHIFT_REG_reg_n_0_[6]\ : STD_LOGIC;
  signal \SHIFT_REG_reg_n_0_[7]\ : STD_LOGIC;
  signal WE : STD_LOGIC;
  signal \WE_i_1__1_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in11_in : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \BIT_COUNT[0]_i_1__1\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \BIT_COUNT[3]_i_3__1\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \CONFIG_REG_WITH_AN.DUPLEX_MODE_REG_i_1__1\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \CONFIG_REG_WITH_AN.POWERDOWN_REG_i_1__1\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \CONFIG_REG_WITH_AN.RESTART_AN_REG_i_1__1\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \CONFIG_REG_WITH_AN.UNIDIRECTIONAL_ENABLE_REG_i_1__1\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \FSM_onehot_STATE[10]_i_1__5\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \FSM_onehot_STATE[3]_i_1__4\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \FSM_onehot_STATE[6]_i_1__5\ : label is "soft_lutpair198";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_STATE_reg[0]\ : label is "opcode_2:00000000001,ld_phyad:00000000010,opcode_1:00000001000,data_3:00000100000,wait_for_start:00001000000,idle_or_preamble:00000010000,ta_2:00010000000,data_2:01000000000,ta_1:10000000000,data_1:00100000000,ld_regad:00000000100";
  attribute FSM_ENCODED_STATES of \FSM_onehot_STATE_reg[10]\ : label is "opcode_2:00000000001,ld_phyad:00000000010,opcode_1:00000001000,data_3:00000100000,wait_for_start:00001000000,idle_or_preamble:00000010000,ta_2:00010000000,data_2:01000000000,ta_1:10000000000,data_1:00100000000,ld_regad:00000000100";
  attribute FSM_ENCODED_STATES of \FSM_onehot_STATE_reg[1]\ : label is "opcode_2:00000000001,ld_phyad:00000000010,opcode_1:00000001000,data_3:00000100000,wait_for_start:00001000000,idle_or_preamble:00000010000,ta_2:00010000000,data_2:01000000000,ta_1:10000000000,data_1:00100000000,ld_regad:00000000100";
  attribute FSM_ENCODED_STATES of \FSM_onehot_STATE_reg[2]\ : label is "opcode_2:00000000001,ld_phyad:00000000010,opcode_1:00000001000,data_3:00000100000,wait_for_start:00001000000,idle_or_preamble:00000010000,ta_2:00010000000,data_2:01000000000,ta_1:10000000000,data_1:00100000000,ld_regad:00000000100";
  attribute FSM_ENCODED_STATES of \FSM_onehot_STATE_reg[3]\ : label is "opcode_2:00000000001,ld_phyad:00000000010,opcode_1:00000001000,data_3:00000100000,wait_for_start:00001000000,idle_or_preamble:00000010000,ta_2:00010000000,data_2:01000000000,ta_1:10000000000,data_1:00100000000,ld_regad:00000000100";
  attribute FSM_ENCODED_STATES of \FSM_onehot_STATE_reg[4]\ : label is "opcode_2:00000000001,ld_phyad:00000000010,opcode_1:00000001000,data_3:00000100000,wait_for_start:00001000000,idle_or_preamble:00000010000,ta_2:00010000000,data_2:01000000000,ta_1:10000000000,data_1:00100000000,ld_regad:00000000100";
  attribute FSM_ENCODED_STATES of \FSM_onehot_STATE_reg[5]\ : label is "opcode_2:00000000001,ld_phyad:00000000010,opcode_1:00000001000,data_3:00000100000,wait_for_start:00001000000,idle_or_preamble:00000010000,ta_2:00010000000,data_2:01000000000,ta_1:10000000000,data_1:00100000000,ld_regad:00000000100";
  attribute FSM_ENCODED_STATES of \FSM_onehot_STATE_reg[6]\ : label is "opcode_2:00000000001,ld_phyad:00000000010,opcode_1:00000001000,data_3:00000100000,wait_for_start:00001000000,idle_or_preamble:00000010000,ta_2:00010000000,data_2:01000000000,ta_1:10000000000,data_1:00100000000,ld_regad:00000000100";
  attribute FSM_ENCODED_STATES of \FSM_onehot_STATE_reg[7]\ : label is "opcode_2:00000000001,ld_phyad:00000000010,opcode_1:00000001000,data_3:00000100000,wait_for_start:00001000000,idle_or_preamble:00000010000,ta_2:00010000000,data_2:01000000000,ta_1:10000000000,data_1:00100000000,ld_regad:00000000100";
  attribute FSM_ENCODED_STATES of \FSM_onehot_STATE_reg[8]\ : label is "opcode_2:00000000001,ld_phyad:00000000010,opcode_1:00000001000,data_3:00000100000,wait_for_start:00001000000,idle_or_preamble:00000010000,ta_2:00010000000,data_2:01000000000,ta_1:10000000000,data_1:00100000000,ld_regad:00000000100";
  attribute FSM_ENCODED_STATES of \FSM_onehot_STATE_reg[9]\ : label is "opcode_2:00000000001,ld_phyad:00000000010,opcode_1:00000001000,data_3:00000100000,wait_for_start:00001000000,idle_or_preamble:00000010000,ta_2:00010000000,data_2:01000000000,ta_1:10000000000,data_1:00100000000,ld_regad:00000000100";
  attribute SOFT_HLUTNM of \GEN_INTERRUPT_LOGIC.AN_INTERRUPT_ENABLE_i_2__1\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \MDIO_OUT_i_2__1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \MDIO_OUT_i_3__1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \QSGMII_SPEC.RUNDISP_EN_REG_i_2__1\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \RD_i_2__1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \SHIFT_REG[0]_i_2__1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \SHIFT_REG[0]_i_3__1\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \SHIFT_REG[14]_i_2__1\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \SHIFT_REG[15]_i_3__1\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \SHIFT_REG[1]_i_3__1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \SHIFT_REG[4]_i_2__1\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \SHIFT_REG[5]_i_2__1\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \SHIFT_REG[7]_i_1__1\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \SHIFT_REG[7]_i_2__1\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \SHIFT_REG[8]_i_2__1\ : label is "soft_lutpair189";
begin
  MDC_RISING_OUT <= \^mdc_rising_out\;
  Q(5 downto 0) <= \^q\(5 downto 0);
\ADDRESS_MATCH_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => ADDRESS_MATCH_COMB,
      I1 => MDC_RISING_REG1,
      I2 => ADDRESS_MATCH,
      I3 => ADDRESS_MATCH_reg_n_0,
      O => \ADDRESS_MATCH_i_1__1_n_0\
    );
\ADDRESS_MATCH_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAEBAAAAEB"
    )
        port map (
      I0 => \SHIFT_REG[15]_i_3__1_n_0\,
      I1 => DATA_OUT(2),
      I2 => phyad_ch2(3),
      I3 => phyad_ch2(4),
      I4 => DATA_OUT(3),
      I5 => \ADDRESS_MATCH_i_3__1_n_0\,
      O => ADDRESS_MATCH_COMB
    );
\ADDRESS_MATCH_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => phyad_ch2(0),
      I1 => ADDR_RD(0),
      I2 => \^q\(1),
      I3 => phyad_ch2(2),
      I4 => \^q\(0),
      I5 => phyad_ch2(1),
      O => \ADDRESS_MATCH_i_3__1_n_0\
    );
ADDRESS_MATCH_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \ADDRESS_MATCH_i_1__1_n_0\,
      Q => ADDRESS_MATCH_reg_n_0,
      R => \out\
    );
\ADDR_WR[4]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => MDC_RISING_REG1,
      I1 => p_0_in11_in,
      I2 => BIT_COUNT_reg(3),
      I3 => BIT_COUNT_reg(0),
      I4 => BIT_COUNT_reg(1),
      I5 => BIT_COUNT_reg(2),
      O => \ADDR_WR[4]_i_1__1_n_0\
    );
\ADDR_WR_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => \ADDR_WR[4]_i_1__1_n_0\,
      D => ADDR_RD(0),
      Q => ADDR_WR(0),
      R => \out\
    );
\ADDR_WR_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => \ADDR_WR[4]_i_1__1_n_0\,
      D => \^q\(0),
      Q => ADDR_WR(1),
      R => \out\
    );
\ADDR_WR_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => \ADDR_WR[4]_i_1__1_n_0\,
      D => \^q\(1),
      Q => ADDR_WR(2),
      R => \out\
    );
\ADDR_WR_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => \ADDR_WR[4]_i_1__1_n_0\,
      D => DATA_OUT(2),
      Q => ADDR_WR(3),
      R => \out\
    );
\ADDR_WR_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => \ADDR_WR[4]_i_1__1_n_0\,
      D => DATA_OUT(3),
      Q => ADDR_WR(4),
      R => \out\
    );
\BIT_COUNT[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0015"
    )
        port map (
      I0 => BIT_COUNT_reg(0),
      I1 => \MDIO_OUT_i_2__1_n_0\,
      I2 => ADDRESS_MATCH,
      I3 => \FSM_onehot_STATE_reg_n_0_[0]\,
      I4 => \FSM_onehot_STATE_reg_n_0_[7]\,
      O => p_0_in(0)
    );
\BIT_COUNT[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0111000000000111"
    )
        port map (
      I0 => \FSM_onehot_STATE_reg_n_0_[7]\,
      I1 => \FSM_onehot_STATE_reg_n_0_[0]\,
      I2 => ADDRESS_MATCH,
      I3 => \MDIO_OUT_i_2__1_n_0\,
      I4 => BIT_COUNT_reg(1),
      I5 => BIT_COUNT_reg(0),
      O => p_0_in(1)
    );
\BIT_COUNT[2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD57"
    )
        port map (
      I0 => \BIT_COUNT[3]_i_3__1_n_0\,
      I1 => BIT_COUNT_reg(0),
      I2 => BIT_COUNT_reg(1),
      I3 => BIT_COUNT_reg(2),
      O => p_0_in(2)
    );
\BIT_COUNT[3]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA2"
    )
        port map (
      I0 => MDC_RISING_REG1,
      I1 => \MDIO_OUT_i_2__1_n_0\,
      I2 => ADDRESS_MATCH,
      I3 => \FSM_onehot_STATE_reg_n_0_[0]\,
      I4 => \FSM_onehot_STATE_reg_n_0_[7]\,
      O => \BIT_COUNT__5\
    );
\BIT_COUNT[3]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEBAAAAAAAA"
    )
        port map (
      I0 => \FSM_onehot_STATE_reg_n_0_[7]\,
      I1 => BIT_COUNT_reg(3),
      I2 => BIT_COUNT_reg(0),
      I3 => BIT_COUNT_reg(1),
      I4 => BIT_COUNT_reg(2),
      I5 => \BIT_COUNT[3]_i_3__1_n_0\,
      O => p_0_in(3)
    );
\BIT_COUNT[3]_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0007"
    )
        port map (
      I0 => \MDIO_OUT_i_2__1_n_0\,
      I1 => ADDRESS_MATCH,
      I2 => \FSM_onehot_STATE_reg_n_0_[0]\,
      I3 => \FSM_onehot_STATE_reg_n_0_[7]\,
      O => \BIT_COUNT[3]_i_3__1_n_0\
    );
\BIT_COUNT_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => \BIT_COUNT__5\,
      D => p_0_in(0),
      Q => BIT_COUNT_reg(0),
      R => '0'
    );
\BIT_COUNT_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => \BIT_COUNT__5\,
      D => p_0_in(1),
      Q => BIT_COUNT_reg(1),
      R => '0'
    );
\BIT_COUNT_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => \BIT_COUNT__5\,
      D => p_0_in(2),
      Q => BIT_COUNT_reg(2),
      R => '0'
    );
\BIT_COUNT_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => \BIT_COUNT__5\,
      D => p_0_in(3),
      Q => BIT_COUNT_reg(3),
      R => '0'
    );
\CLEAR_PAGE_RECEIVED_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => ADDR_WR(3),
      I1 => ADDR_WR(4),
      I2 => RD,
      I3 => ADDR_WR(1),
      I4 => ADDR_WR(0),
      I5 => ADDR_WR(2),
      O => CLEAR_PAGE_REC_COMB
    );
\CLEAR_STATUS_REG_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => ADDR_WR(3),
      I1 => ADDR_WR(4),
      I2 => RD,
      I3 => ADDR_WR(0),
      I4 => ADDR_WR(2),
      I5 => ADDR_WR(1),
      O => CLEAR_STATUS_REG_COMB
    );
\CONFIG_REG_WITH_AN.DUPLEX_MODE_REG_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FD0020"
    )
        port map (
      I0 => \^mdc_rising_out\,
      I1 => \CONFIG_REG_WITH_AN.UNIDIRECTIONAL_ENABLE_REG_i_2__1_n_0\,
      I2 => DATA_OUT(8),
      I3 => \out\,
      I4 => \CONFIG_REG_WITH_AN.DUPLEX_MODE_REG_reg\,
      O => MDC_RISING_REG3_reg_1
    );
\CONFIG_REG_WITH_AN.POWERDOWN_REG_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF20"
    )
        port map (
      I0 => \^mdc_rising_out\,
      I1 => \CONFIG_REG_WITH_AN.UNIDIRECTIONAL_ENABLE_REG_i_2__1_n_0\,
      I2 => DATA_OUT(11),
      I3 => \CONFIG_REG_WITH_AN.POWERDOWN_REG_reg\,
      O => MDC_RISING_REG3_reg_0
    );
\CONFIG_REG_WITH_AN.RESET_REG_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF20"
    )
        port map (
      I0 => \^mdc_rising_out\,
      I1 => \CONFIG_REG_WITH_AN.UNIDIRECTIONAL_ENABLE_REG_i_2__1_n_0\,
      I2 => DATA_OUT(15),
      I3 => \CONFIG_REG_WITH_AN.RESET_REG_reg\,
      O => MDC_RISING_REG3_reg_2
    );
\CONFIG_REG_WITH_AN.RESTART_AN_REG_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => DATA_OUT(9),
      I1 => \CONFIG_REG_WITH_AN.UNIDIRECTIONAL_ENABLE_REG_i_2__1_n_0\,
      O => p_2_out
    );
\CONFIG_REG_WITH_AN.UNIDIRECTIONAL_ENABLE_REG_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^mdc_rising_out\,
      I1 => \CONFIG_REG_WITH_AN.UNIDIRECTIONAL_ENABLE_REG_i_2__1_n_0\,
      O => LOOPBACK_REG
    );
\CONFIG_REG_WITH_AN.UNIDIRECTIONAL_ENABLE_REG_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEFF"
    )
        port map (
      I0 => ADDR_WR(4),
      I1 => ADDR_WR(3),
      I2 => ADDR_WR(0),
      I3 => WE,
      I4 => ADDR_WR(2),
      I5 => ADDR_WR(1),
      O => \CONFIG_REG_WITH_AN.UNIDIRECTIONAL_ENABLE_REG_i_2__1_n_0\
    );
\FSM_onehot_STATE[10]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => BIT_COUNT_reg(2),
      I1 => BIT_COUNT_reg(1),
      I2 => BIT_COUNT_reg(0),
      I3 => BIT_COUNT_reg(3),
      I4 => p_0_in11_in,
      O => \FSM_onehot_STATE[10]_i_1__5_n_0\
    );
\FSM_onehot_STATE[1]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEAAAAAAAA"
    )
        port map (
      I0 => \FSM_onehot_STATE_reg_n_0_[0]\,
      I1 => BIT_COUNT_reg(3),
      I2 => BIT_COUNT_reg(0),
      I3 => BIT_COUNT_reg(1),
      I4 => BIT_COUNT_reg(2),
      I5 => ADDRESS_MATCH,
      O => \FSM_onehot_STATE[1]_i_1__3_n_0\
    );
\FSM_onehot_STATE[2]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => ADDRESS_MATCH,
      I1 => BIT_COUNT_reg(3),
      I2 => BIT_COUNT_reg(0),
      I3 => BIT_COUNT_reg(1),
      I4 => BIT_COUNT_reg(2),
      I5 => p_0_in11_in,
      O => \FSM_onehot_STATE[2]_i_1__3_n_0\
    );
\FSM_onehot_STATE[3]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ADDR_RD(0),
      I1 => \FSM_onehot_STATE_reg_n_0_[6]\,
      O => \FSM_onehot_STATE[3]_i_1__4_n_0\
    );
\FSM_onehot_STATE[4]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \FSM_onehot_STATE_reg_n_0_[5]\,
      I1 => \FSM_onehot_STATE_reg_n_0_[4]\,
      I2 => ADDR_RD(0),
      O => \FSM_onehot_STATE[4]_i_1__4_n_0\
    );
\FSM_onehot_STATE[6]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => ADDR_RD(0),
      I1 => \FSM_onehot_STATE_reg_n_0_[4]\,
      I2 => \FSM_onehot_STATE_reg_n_0_[6]\,
      O => \FSM_onehot_STATE[6]_i_1__5_n_0\
    );
\FSM_onehot_STATE[8]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEAAAAAAAA"
    )
        port map (
      I0 => \FSM_onehot_STATE_reg_n_0_[7]\,
      I1 => BIT_COUNT_reg(3),
      I2 => BIT_COUNT_reg(0),
      I3 => BIT_COUNT_reg(1),
      I4 => BIT_COUNT_reg(2),
      I5 => \FSM_onehot_STATE_reg_n_0_[8]\,
      O => \FSM_onehot_STATE[8]_i_1__3_n_0\
    );
\FSM_onehot_STATE[9]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \FSM_onehot_STATE_reg_n_0_[8]\,
      I1 => BIT_COUNT_reg(2),
      I2 => BIT_COUNT_reg(1),
      I3 => BIT_COUNT_reg(0),
      I4 => BIT_COUNT_reg(3),
      O => \FSM_onehot_STATE[9]_i_1__3_n_0\
    );
\FSM_onehot_STATE_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => MDC_RISING_REG1,
      D => \FSM_onehot_STATE_reg_n_0_[3]\,
      Q => \FSM_onehot_STATE_reg_n_0_[0]\,
      R => \out\
    );
\FSM_onehot_STATE_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => MDC_RISING_REG1,
      D => \FSM_onehot_STATE[10]_i_1__5_n_0\,
      Q => \FSM_onehot_STATE_reg_n_0_[10]\,
      R => \out\
    );
\FSM_onehot_STATE_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => MDC_RISING_REG1,
      D => \FSM_onehot_STATE[1]_i_1__3_n_0\,
      Q => ADDRESS_MATCH,
      R => \out\
    );
\FSM_onehot_STATE_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => MDC_RISING_REG1,
      D => \FSM_onehot_STATE[2]_i_1__3_n_0\,
      Q => p_0_in11_in,
      R => \out\
    );
\FSM_onehot_STATE_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => MDC_RISING_REG1,
      D => \FSM_onehot_STATE[3]_i_1__4_n_0\,
      Q => \FSM_onehot_STATE_reg_n_0_[3]\,
      R => \out\
    );
\FSM_onehot_STATE_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => userclk,
      CE => MDC_RISING_REG1,
      D => \FSM_onehot_STATE[4]_i_1__4_n_0\,
      Q => \FSM_onehot_STATE_reg_n_0_[4]\,
      S => \out\
    );
\FSM_onehot_STATE_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => MDC_RISING_REG1,
      D => \FSM_onehot_STATE_reg_n_0_[9]\,
      Q => \FSM_onehot_STATE_reg_n_0_[5]\,
      R => \out\
    );
\FSM_onehot_STATE_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => MDC_RISING_REG1,
      D => \FSM_onehot_STATE[6]_i_1__5_n_0\,
      Q => \FSM_onehot_STATE_reg_n_0_[6]\,
      R => \out\
    );
\FSM_onehot_STATE_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => MDC_RISING_REG1,
      D => \FSM_onehot_STATE_reg_n_0_[10]\,
      Q => \FSM_onehot_STATE_reg_n_0_[7]\,
      R => \out\
    );
\FSM_onehot_STATE_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => MDC_RISING_REG1,
      D => \FSM_onehot_STATE[8]_i_1__3_n_0\,
      Q => \FSM_onehot_STATE_reg_n_0_[8]\,
      R => \out\
    );
\FSM_onehot_STATE_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => MDC_RISING_REG1,
      D => \FSM_onehot_STATE[9]_i_1__3_n_0\,
      Q => \FSM_onehot_STATE_reg_n_0_[9]\,
      R => \out\
    );
\GEN_INTERRUPT_LOGIC.AN_INTERRUPT_ENABLE_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFFFF08000000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \GEN_INTERRUPT_LOGIC.AN_INTERRUPT_ENABLE_i_2__1_n_0\,
      I2 => ADDR_WR(3),
      I3 => ADDR_WR(4),
      I4 => \^mdc_rising_out\,
      I5 => p_6_in(0),
      O => \SHIFT_REG_reg[0]_0\
    );
\GEN_INTERRUPT_LOGIC.AN_INTERRUPT_ENABLE_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => ADDR_WR(1),
      I1 => ADDR_WR(2),
      I2 => WE,
      I3 => ADDR_WR(0),
      O => \GEN_INTERRUPT_LOGIC.AN_INTERRUPT_ENABLE_i_2__1_n_0\
    );
\GEN_INTERRUPT_LOGIC.AN_INTERRUPT_INT_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B0B0F0B00000F000"
    )
        port map (
      I0 => \^q\(1),
      I1 => AN_INTERRUPT_ENABLE14_out,
      I2 => p_6_in(0),
      I3 => MR_AN_COMPLETE,
      I4 => AN_COMPLETE_REG1,
      I5 => an_interrupt_ch2,
      O => \SHIFT_REG_reg[1]_0\
    );
\GEN_INTERRUPT_LOGIC.AN_INTERRUPT_INT_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \GEN_INTERRUPT_LOGIC.AN_INTERRUPT_ENABLE_i_2__1_n_0\,
      I1 => ADDR_WR(3),
      I2 => ADDR_WR(4),
      I3 => \^mdc_rising_out\,
      O => AN_INTERRUPT_ENABLE14_out
    );
\LAST_DATA_SHIFT_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_STATE_reg_n_0_[5]\,
      I1 => MDC_RISING_REG1_0,
      O => LAST_DATA_SHIFT0
    );
LAST_DATA_SHIFT_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => LAST_DATA_SHIFT0,
      Q => LAST_DATA_SHIFT,
      R => '0'
    );
MDC_RISING_REG1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => MDC_RISING_REG1,
      Q => MDC_RISING_REG1_0,
      R => \out\
    );
MDC_RISING_REG2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => MDC_RISING_REG1_0,
      Q => MDC_RISING_REG2,
      R => \out\
    );
MDC_RISING_REG3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => MDC_RISING_REG2,
      Q => \^mdc_rising_out\,
      R => \out\
    );
MDIO_IN_REG_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => MDC_RISING_REG1,
      D => \MDIO_IN__0\,
      Q => ADDR_RD(0),
      S => \out\
    );
\MDIO_OUT_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDFDFFFC"
    )
        port map (
      I0 => \MDIO_OUT_i_2__1_n_0\,
      I1 => \MDIO_OUT_i_3__1_n_0\,
      I2 => DATA_OUT(15),
      I3 => \MDIO_OUT_i_4__1_n_0\,
      I4 => p_0_in11_in,
      O => \MDIO_OUT_i_1__1_n_0\
    );
\MDIO_OUT_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => BIT_COUNT_reg(3),
      I1 => BIT_COUNT_reg(0),
      I2 => BIT_COUNT_reg(1),
      I3 => BIT_COUNT_reg(2),
      O => \MDIO_OUT_i_2__1_n_0\
    );
\MDIO_OUT_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => \OPCODE_reg_n_0_[0]\,
      I1 => \OPCODE_reg_n_0_[1]\,
      I2 => ADDRESS_MATCH_reg_n_0,
      O => \MDIO_OUT_i_3__1_n_0\
    );
\MDIO_OUT_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \FSM_onehot_STATE_reg_n_0_[10]\,
      I1 => \FSM_onehot_STATE_reg_n_0_[8]\,
      I2 => \FSM_onehot_STATE_reg_n_0_[7]\,
      O => \MDIO_OUT_i_4__1_n_0\
    );
MDIO_OUT_reg: unisim.vcomponents.FDSE
     port map (
      C => userclk,
      CE => MDC_RISING_REG1,
      D => \MDIO_OUT_i_1__1_n_0\,
      Q => mdio_out_ch2,
      S => \out\
    );
\MDIO_TRI_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF55550003"
    )
        port map (
      I0 => \MDIO_OUT_i_2__1_n_0\,
      I1 => \FSM_onehot_STATE_reg_n_0_[7]\,
      I2 => \FSM_onehot_STATE_reg_n_0_[8]\,
      I3 => \FSM_onehot_STATE_reg_n_0_[10]\,
      I4 => p_0_in11_in,
      I5 => \MDIO_OUT_i_3__1_n_0\,
      O => \MDIO_TRI_i_1__1_n_0\
    );
MDIO_TRI_reg: unisim.vcomponents.FDSE
     port map (
      C => userclk,
      CE => MDC_RISING_REG1,
      D => \MDIO_TRI_i_1__1_n_0\,
      Q => mdio_tri_ch2,
      S => \out\
    );
\OPCODE[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => BIT_COUNT_reg(2),
      I1 => BIT_COUNT_reg(3),
      I2 => MDC_RISING_REG1,
      I3 => ADDRESS_MATCH,
      I4 => BIT_COUNT_reg(1),
      I5 => BIT_COUNT_reg(0),
      O => OPCODE
    );
\OPCODE_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => OPCODE,
      D => \^q\(0),
      Q => \OPCODE_reg_n_0_[0]\,
      R => '0'
    );
\OPCODE_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => OPCODE,
      D => \^q\(1),
      Q => \OPCODE_reg_n_0_[1]\,
      R => '0'
    );
\QSGMII_SPEC.RUNDISP_EN_REG_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => ADDR_WR(3),
      I1 => ADDR_WR(4),
      I2 => \^mdc_rising_out\,
      I3 => ADDR_WR(1),
      I4 => \QSGMII_SPEC.RUNDISP_EN_REG_i_2__1_n_0\,
      O => RUNDISP_EN_REG
    );
\QSGMII_SPEC.RUNDISP_EN_REG_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => ADDR_WR(0),
      I1 => WE,
      I2 => ADDR_WR(2),
      O => \QSGMII_SPEC.RUNDISP_EN_REG_i_2__1_n_0\
    );
\RD_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004FF0400"
    )
        port map (
      I0 => \RD_i_2__1_n_0\,
      I1 => \FSM_onehot_STATE_reg_n_0_[5]\,
      I2 => \MDIO_OUT_i_3__1_n_0\,
      I3 => MDC_RISING_REG2,
      I4 => RD,
      I5 => \out\,
      O => \RD_i_1__1_n_0\
    );
\RD_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => ADDRESS_MATCH_reg_n_0,
      I1 => \FSM_onehot_STATE_reg_n_0_[5]\,
      I2 => \OPCODE_reg_n_0_[0]\,
      I3 => \OPCODE_reg_n_0_[1]\,
      O => \RD_i_2__1_n_0\
    );
RD_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RD_i_1__1_n_0\,
      Q => RD,
      R => '0'
    );
\SHIFT_REG[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3808FFFF38080000"
    )
        port map (
      I0 => \SHIFT_REG[0]_i_2__1_n_0\,
      I1 => \^q\(1),
      I2 => DATA_OUT(3),
      I3 => \SHIFT_REG[0]_i_3__1_n_0\,
      I4 => \FSM_onehot_STATE[10]_i_1__5_n_0\,
      I5 => ADDR_RD(0),
      O => \SHIFT_REG[0]_i_1__1_n_0\
    );
\SHIFT_REG[0]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      I1 => DATA_OUT(2),
      O => \SHIFT_REG[0]_i_2__1_n_0\
    );
\SHIFT_REG[0]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000AFC"
    )
        port map (
      I0 => \SHIFT_REG_reg[0]_1\,
      I1 => p_6_in(0),
      I2 => ADDR_RD(0),
      I3 => \^q\(0),
      I4 => DATA_OUT(2),
      O => \SHIFT_REG[0]_i_3__1_n_0\
    );
\SHIFT_REG[10]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FF0100"
    )
        port map (
      I0 => DATA_OUT(2),
      I1 => DATA_OUT(3),
      I2 => \SHIFT_REG[10]_i_2__1_n_0\,
      I3 => \FSM_onehot_STATE[10]_i_1__5_n_0\,
      I4 => DATA_OUT(9),
      O => \SHIFT_REG[10]_i_1__1_n_0\
    );
\SHIFT_REG[10]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFCF33FFCCFFDD"
    )
        port map (
      I0 => \SHIFT_REG_reg[10]_0\,
      I1 => \^q\(0),
      I2 => \SHIFT_REG_reg[15]_0\(0),
      I3 => \^q\(1),
      I4 => DATA_OUT(2),
      I5 => ADDR_RD(0),
      O => \SHIFT_REG[10]_i_2__1_n_0\
    );
\SHIFT_REG[11]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FF0200"
    )
        port map (
      I0 => \SHIFT_REG[11]_i_2__1_n_0\,
      I1 => DATA_OUT(2),
      I2 => DATA_OUT(3),
      I3 => \FSM_onehot_STATE[10]_i_1__5_n_0\,
      I4 => \^q\(3),
      O => \SHIFT_REG[11]_i_1__1_n_0\
    );
\SHIFT_REG[11]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000F000A0000FC"
    )
        port map (
      I0 => TOGGLE_RX,
      I1 => \CONFIG_REG_WITH_AN.POWERDOWN_REG_reg\,
      I2 => DATA_OUT(2),
      I3 => ADDR_RD(0),
      I4 => \^q\(1),
      I5 => \^q\(0),
      O => \SHIFT_REG[11]_i_2__1_n_0\
    );
\SHIFT_REG[12]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F444FFFFF4440000"
    )
        port map (
      I0 => \SHIFT_REG[14]_i_2__1_n_0\,
      I1 => \SHIFT_REG_reg[15]_0\(1),
      I2 => \SHIFT_REG_reg[12]_0\,
      I3 => \SHIFT_REG[15]_i_3__1_n_0\,
      I4 => \FSM_onehot_STATE[10]_i_1__5_n_0\,
      I5 => DATA_OUT(11),
      O => \SHIFT_REG[12]_i_1__1_n_0\
    );
\SHIFT_REG[13]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA2"
    )
        port map (
      I0 => \^q\(4),
      I1 => p_0_in11_in,
      I2 => BIT_COUNT_reg(3),
      I3 => BIT_COUNT_reg(0),
      I4 => BIT_COUNT_reg(1),
      I5 => BIT_COUNT_reg(2),
      O => \SHIFT_REG[13]_i_1__1_n_0\
    );
\SHIFT_REG[14]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F444FFFFF4440000"
    )
        port map (
      I0 => \SHIFT_REG[14]_i_2__1_n_0\,
      I1 => \SHIFT_REG_reg[15]_0\(2),
      I2 => \SHIFT_REG[15]_i_3__1_n_0\,
      I3 => \SHIFT_REG_reg[14]_0\,
      I4 => \FSM_onehot_STATE[10]_i_1__5_n_0\,
      I5 => \SHIFT_REG_reg_n_0_[13]\,
      O => \SHIFT_REG[14]_i_1__1_n_0\
    );
\SHIFT_REG[14]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFBFF"
    )
        port map (
      I0 => DATA_OUT(3),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => ADDR_RD(0),
      I4 => DATA_OUT(2),
      O => \SHIFT_REG[14]_i_2__1_n_0\
    );
\SHIFT_REG[15]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => MDC_RISING_REG1,
      I1 => LAST_DATA_SHIFT,
      O => SHIFT_REG0
    );
\SHIFT_REG[15]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8FFF800"
    )
        port map (
      I0 => \SHIFT_REG[15]_i_3__1_n_0\,
      I1 => \CONFIG_REG_WITH_AN.RESET_REG_reg\,
      I2 => \SHIFT_REG[15]_i_4__1_n_0\,
      I3 => \FSM_onehot_STATE[10]_i_1__5_n_0\,
      I4 => \^q\(5),
      O => \SHIFT_REG[15]_i_2__1_n_0\
    );
\SHIFT_REG[15]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => ADDR_RD(0),
      I3 => DATA_OUT(2),
      I4 => DATA_OUT(3),
      O => \SHIFT_REG[15]_i_3__1_n_0\
    );
\SHIFT_REG[15]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0900080000000000"
    )
        port map (
      I0 => DATA_OUT(2),
      I1 => \^q\(0),
      I2 => DATA_OUT(3),
      I3 => \^q\(1),
      I4 => \SHIFT_REG_reg[15]_0\(3),
      I5 => ADDR_RD(0),
      O => \SHIFT_REG[15]_i_4__1_n_0\
    );
\SHIFT_REG[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0EFF0E00"
    )
        port map (
      I0 => \SHIFT_REG[1]_i_2__1_n_0\,
      I1 => \SHIFT_REG[1]_i_3__1_n_0\,
      I2 => ADDR_RD(0),
      I3 => \FSM_onehot_STATE[10]_i_1__5_n_0\,
      I4 => \^q\(0),
      O => \SHIFT_REG[1]_i_1__1_n_0\
    );
\SHIFT_REG[1]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000D080000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \SHIFT_REG_reg[1]_1\,
      I2 => \^q\(1),
      I3 => an_interrupt_ch2,
      I4 => DATA_OUT(3),
      I5 => DATA_OUT(2),
      O => \SHIFT_REG[1]_i_2__1_n_0\
    );
\SHIFT_REG[1]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => MR_PAGE_RX_SET,
      I3 => DATA_OUT(3),
      I4 => DATA_OUT(2),
      O => \SHIFT_REG[1]_i_3__1_n_0\
    );
\SHIFT_REG[2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => DATA_OUT(3),
      I1 => \SHIFT_REG[2]_i_2__1_n_0\,
      I2 => \FSM_onehot_STATE[10]_i_1__5_n_0\,
      I3 => \^q\(1),
      O => \SHIFT_REG[2]_i_1__1_n_0\
    );
\SHIFT_REG[2]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF00FFDFFFFF"
    )
        port map (
      I0 => MR_LINK_STATUS,
      I1 => \^q\(1),
      I2 => reset_done,
      I3 => DATA_OUT(2),
      I4 => ADDR_RD(0),
      I5 => \^q\(0),
      O => \SHIFT_REG[2]_i_2__1_n_0\
    );
\SHIFT_REG[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF00100000"
    )
        port map (
      I0 => DATA_OUT(3),
      I1 => \^q\(1),
      I2 => ADDR_RD(0),
      I3 => \^q\(0),
      I4 => \FSM_onehot_STATE[10]_i_1__5_n_0\,
      I5 => DATA_OUT(2),
      O => \SHIFT_REG[3]_i_1__1_n_0\
    );
\SHIFT_REG[4]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF00D50000"
    )
        port map (
      I0 => \SHIFT_REG[4]_i_2__1_n_0\,
      I1 => status_vector_ch2(0),
      I2 => \SHIFT_REG[7]_i_2__1_n_0\,
      I3 => \^q\(1),
      I4 => \FSM_onehot_STATE[10]_i_1__5_n_0\,
      I5 => DATA_OUT(3),
      O => \SHIFT_REG[4]_i_1__1_n_0\
    );
\SHIFT_REG[4]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => DATA_OUT(2),
      I1 => ADDR_RD(0),
      I2 => \^q\(0),
      O => \SHIFT_REG[4]_i_2__1_n_0\
    );
\SHIFT_REG[5]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF000F088F000F0"
    )
        port map (
      I0 => \SHIFT_REG[7]_i_2__1_n_0\,
      I1 => MR_AN_COMPLETE,
      I2 => \SHIFT_REG_reg_n_0_[4]\,
      I3 => \FSM_onehot_STATE[10]_i_1__5_n_0\,
      I4 => \SHIFT_REG[8]_i_2__1_n_0\,
      I5 => \SHIFT_REG[5]_i_2__1_n_0\,
      O => \SHIFT_REG[5]_i_1__1_n_0\
    );
\SHIFT_REG[5]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1110"
    )
        port map (
      I0 => DATA_OUT(2),
      I1 => ADDR_RD(0),
      I2 => p_9_in(0),
      I3 => \^q\(0),
      O => \SHIFT_REG[5]_i_2__1_n_0\
    );
\SHIFT_REG[6]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"020AFFFF020A0000"
    )
        port map (
      I0 => \SHIFT_REG[8]_i_2__1_n_0\,
      I1 => \^q\(0),
      I2 => DATA_OUT(2),
      I3 => ADDR_RD(0),
      I4 => \FSM_onehot_STATE[10]_i_1__5_n_0\,
      I5 => \^q\(2),
      O => \SHIFT_REG[6]_i_1__1_n_0\
    );
\SHIFT_REG[7]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"222E2222"
    )
        port map (
      I0 => \SHIFT_REG_reg_n_0_[6]\,
      I1 => \FSM_onehot_STATE[10]_i_1__5_n_0\,
      I2 => DATA_OUT(3),
      I3 => \^q\(1),
      I4 => \SHIFT_REG[7]_i_2__1_n_0\,
      O => \SHIFT_REG[7]_i_1__1_n_0\
    );
\SHIFT_REG[7]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => DATA_OUT(2),
      I1 => ADDR_RD(0),
      I2 => \^q\(0),
      O => \SHIFT_REG[7]_i_2__1_n_0\
    );
\SHIFT_REG[8]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"020AFFFF020A0000"
    )
        port map (
      I0 => \SHIFT_REG[8]_i_2__1_n_0\,
      I1 => \^q\(0),
      I2 => DATA_OUT(2),
      I3 => ADDR_RD(0),
      I4 => \FSM_onehot_STATE[10]_i_1__5_n_0\,
      I5 => \SHIFT_REG_reg_n_0_[7]\,
      O => \SHIFT_REG[8]_i_1__1_n_0\
    );
\SHIFT_REG[8]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(1),
      I1 => DATA_OUT(3),
      O => \SHIFT_REG[8]_i_2__1_n_0\
    );
\SHIFT_REG[9]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => RESTART_AN_REG,
      I1 => \SHIFT_REG[15]_i_3__1_n_0\,
      I2 => \FSM_onehot_STATE[10]_i_1__5_n_0\,
      I3 => DATA_OUT(8),
      O => \SHIFT_REG[9]_i_1__1_n_0\
    );
\SHIFT_REG_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => SHIFT_REG0,
      D => \SHIFT_REG[0]_i_1__1_n_0\,
      Q => \^q\(0),
      R => '0'
    );
\SHIFT_REG_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => SHIFT_REG0,
      D => \SHIFT_REG[10]_i_1__1_n_0\,
      Q => \^q\(3),
      R => '0'
    );
\SHIFT_REG_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => SHIFT_REG0,
      D => \SHIFT_REG[11]_i_1__1_n_0\,
      Q => DATA_OUT(11),
      R => '0'
    );
\SHIFT_REG_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => SHIFT_REG0,
      D => \SHIFT_REG[12]_i_1__1_n_0\,
      Q => \^q\(4),
      R => '0'
    );
\SHIFT_REG_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => SHIFT_REG0,
      D => \SHIFT_REG[13]_i_1__1_n_0\,
      Q => \SHIFT_REG_reg_n_0_[13]\,
      R => '0'
    );
\SHIFT_REG_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => SHIFT_REG0,
      D => \SHIFT_REG[14]_i_1__1_n_0\,
      Q => \^q\(5),
      R => '0'
    );
\SHIFT_REG_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => SHIFT_REG0,
      D => \SHIFT_REG[15]_i_2__1_n_0\,
      Q => DATA_OUT(15),
      R => '0'
    );
\SHIFT_REG_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => SHIFT_REG0,
      D => \SHIFT_REG[1]_i_1__1_n_0\,
      Q => \^q\(1),
      R => '0'
    );
\SHIFT_REG_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => SHIFT_REG0,
      D => \SHIFT_REG[2]_i_1__1_n_0\,
      Q => DATA_OUT(2),
      R => '0'
    );
\SHIFT_REG_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => SHIFT_REG0,
      D => \SHIFT_REG[3]_i_1__1_n_0\,
      Q => DATA_OUT(3),
      R => '0'
    );
\SHIFT_REG_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => SHIFT_REG0,
      D => \SHIFT_REG[4]_i_1__1_n_0\,
      Q => \SHIFT_REG_reg_n_0_[4]\,
      R => '0'
    );
\SHIFT_REG_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => SHIFT_REG0,
      D => \SHIFT_REG[5]_i_1__1_n_0\,
      Q => \^q\(2),
      R => '0'
    );
\SHIFT_REG_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => SHIFT_REG0,
      D => \SHIFT_REG[6]_i_1__1_n_0\,
      Q => \SHIFT_REG_reg_n_0_[6]\,
      R => '0'
    );
\SHIFT_REG_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => SHIFT_REG0,
      D => \SHIFT_REG[7]_i_1__1_n_0\,
      Q => \SHIFT_REG_reg_n_0_[7]\,
      R => '0'
    );
\SHIFT_REG_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => SHIFT_REG0,
      D => \SHIFT_REG[8]_i_1__1_n_0\,
      Q => DATA_OUT(8),
      R => '0'
    );
\SHIFT_REG_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => SHIFT_REG0,
      D => \SHIFT_REG[9]_i_1__1_n_0\,
      Q => DATA_OUT(9),
      R => '0'
    );
\WE_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080FFFF00800000"
    )
        port map (
      I0 => ADDRESS_MATCH_reg_n_0,
      I1 => \FSM_onehot_STATE_reg_n_0_[5]\,
      I2 => \OPCODE_reg_n_0_[0]\,
      I3 => \OPCODE_reg_n_0_[1]\,
      I4 => MDC_RISING_REG2,
      I5 => WE,
      O => \WE_i_1__1_n_0\
    );
WE_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \WE_i_1__1_n_0\,
      Q => WE,
      R => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity quadsgmii_0_TEST_MDIO_INTERFACE_173 is
  port (
    MDC_RISING_OUT : out STD_LOGIC;
    mdio_out_ch1 : out STD_LOGIC;
    mdio_tri_ch1 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 5 downto 0 );
    MDC_RISING_REG3_reg_0 : out STD_LOGIC;
    MDC_RISING_REG3_reg_1 : out STD_LOGIC;
    MDC_RISING_REG3_reg_2 : out STD_LOGIC;
    p_2_out : out STD_LOGIC;
    LOOPBACK_REG : out STD_LOGIC;
    RUNDISP_EN_REG : out STD_LOGIC;
    CLEAR_PAGE_REC_COMB : out STD_LOGIC;
    CLEAR_STATUS_REG_COMB : out STD_LOGIC;
    \SHIFT_REG_reg[0]_0\ : out STD_LOGIC;
    \SHIFT_REG_reg[1]_0\ : out STD_LOGIC;
    \out\ : in STD_LOGIC;
    MDC_RISING_REG1 : in STD_LOGIC;
    userclk : in STD_LOGIC;
    \MDIO_IN__0\ : in STD_LOGIC;
    \SHIFT_REG_reg[15]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \CONFIG_REG_WITH_AN.POWERDOWN_REG_reg\ : in STD_LOGIC;
    \CONFIG_REG_WITH_AN.DUPLEX_MODE_REG_reg\ : in STD_LOGIC;
    \CONFIG_REG_WITH_AN.RESET_REG_reg\ : in STD_LOGIC;
    MR_AN_COMPLETE : in STD_LOGIC;
    \SHIFT_REG_reg[14]_0\ : in STD_LOGIC;
    \SHIFT_REG_reg[12]_0\ : in STD_LOGIC;
    status_vector_ch1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    RESTART_AN_REG : in STD_LOGIC;
    phyad_ch1 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    MR_PAGE_RX_SET : in STD_LOGIC;
    TOGGLE_RX : in STD_LOGIC;
    \SHIFT_REG_reg[10]_0\ : in STD_LOGIC;
    \SHIFT_REG_reg[1]_1\ : in STD_LOGIC;
    an_interrupt_ch1 : in STD_LOGIC;
    MR_LINK_STATUS : in STD_LOGIC;
    reset_done : in STD_LOGIC;
    \SHIFT_REG_reg[0]_1\ : in STD_LOGIC;
    p_6_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_9_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    AN_COMPLETE_REG1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmii_0_TEST_MDIO_INTERFACE_173 : entity is "MDIO_INTERFACE";
end quadsgmii_0_TEST_MDIO_INTERFACE_173;

architecture STRUCTURE of quadsgmii_0_TEST_MDIO_INTERFACE_173 is
  signal ADDRESS_MATCH : STD_LOGIC;
  signal ADDRESS_MATCH_COMB : STD_LOGIC;
  signal \ADDRESS_MATCH_i_1__0_n_0\ : STD_LOGIC;
  signal \ADDRESS_MATCH_i_3__0_n_0\ : STD_LOGIC;
  signal ADDRESS_MATCH_reg_n_0 : STD_LOGIC;
  signal ADDR_RD : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ADDR_WR : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \ADDR_WR[4]_i_1__0_n_0\ : STD_LOGIC;
  signal AN_INTERRUPT_ENABLE14_out : STD_LOGIC;
  signal \BIT_COUNT[3]_i_3__0_n_0\ : STD_LOGIC;
  signal \BIT_COUNT__5\ : STD_LOGIC;
  signal BIT_COUNT_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \CONFIG_REG_WITH_AN.UNIDIRECTIONAL_ENABLE_REG_i_2__0_n_0\ : STD_LOGIC;
  signal DATA_OUT : STD_LOGIC_VECTOR ( 15 downto 2 );
  signal \FSM_onehot_STATE[10]_i_1__4_n_0\ : STD_LOGIC;
  signal \FSM_onehot_STATE[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_STATE[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_STATE[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_STATE[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_STATE[6]_i_1__4_n_0\ : STD_LOGIC;
  signal \FSM_onehot_STATE[8]_i_1__1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_STATE[9]_i_1__1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_STATE_reg_n_0_[0]\ : STD_LOGIC;
  signal \FSM_onehot_STATE_reg_n_0_[10]\ : STD_LOGIC;
  signal \FSM_onehot_STATE_reg_n_0_[3]\ : STD_LOGIC;
  signal \FSM_onehot_STATE_reg_n_0_[4]\ : STD_LOGIC;
  signal \FSM_onehot_STATE_reg_n_0_[5]\ : STD_LOGIC;
  signal \FSM_onehot_STATE_reg_n_0_[6]\ : STD_LOGIC;
  signal \FSM_onehot_STATE_reg_n_0_[7]\ : STD_LOGIC;
  signal \FSM_onehot_STATE_reg_n_0_[8]\ : STD_LOGIC;
  signal \FSM_onehot_STATE_reg_n_0_[9]\ : STD_LOGIC;
  signal \GEN_INTERRUPT_LOGIC.AN_INTERRUPT_ENABLE_i_2__0_n_0\ : STD_LOGIC;
  signal LAST_DATA_SHIFT : STD_LOGIC;
  signal LAST_DATA_SHIFT0 : STD_LOGIC;
  signal \^mdc_rising_out\ : STD_LOGIC;
  signal MDC_RISING_REG1_0 : STD_LOGIC;
  signal MDC_RISING_REG2 : STD_LOGIC;
  signal \MDIO_OUT_i_1__0_n_0\ : STD_LOGIC;
  signal \MDIO_OUT_i_2__0_n_0\ : STD_LOGIC;
  signal \MDIO_OUT_i_3__0_n_0\ : STD_LOGIC;
  signal \MDIO_OUT_i_4__0_n_0\ : STD_LOGIC;
  signal \MDIO_TRI_i_1__0_n_0\ : STD_LOGIC;
  signal OPCODE : STD_LOGIC;
  signal \OPCODE_reg_n_0_[0]\ : STD_LOGIC;
  signal \OPCODE_reg_n_0_[1]\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \QSGMII_SPEC.RUNDISP_EN_REG_i_2__0_n_0\ : STD_LOGIC;
  signal RD : STD_LOGIC;
  signal \RD_i_1__0_n_0\ : STD_LOGIC;
  signal \RD_i_2__0_n_0\ : STD_LOGIC;
  signal SHIFT_REG0 : STD_LOGIC;
  signal \SHIFT_REG[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \SHIFT_REG[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \SHIFT_REG[0]_i_3__0_n_0\ : STD_LOGIC;
  signal \SHIFT_REG[10]_i_1__0_n_0\ : STD_LOGIC;
  signal \SHIFT_REG[10]_i_2__0_n_0\ : STD_LOGIC;
  signal \SHIFT_REG[11]_i_1__0_n_0\ : STD_LOGIC;
  signal \SHIFT_REG[11]_i_2__0_n_0\ : STD_LOGIC;
  signal \SHIFT_REG[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \SHIFT_REG[13]_i_1__0_n_0\ : STD_LOGIC;
  signal \SHIFT_REG[14]_i_1__0_n_0\ : STD_LOGIC;
  signal \SHIFT_REG[14]_i_2__0_n_0\ : STD_LOGIC;
  signal \SHIFT_REG[15]_i_2__0_n_0\ : STD_LOGIC;
  signal \SHIFT_REG[15]_i_3__0_n_0\ : STD_LOGIC;
  signal \SHIFT_REG[15]_i_4__0_n_0\ : STD_LOGIC;
  signal \SHIFT_REG[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \SHIFT_REG[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \SHIFT_REG[1]_i_3__0_n_0\ : STD_LOGIC;
  signal \SHIFT_REG[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \SHIFT_REG[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \SHIFT_REG[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \SHIFT_REG[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \SHIFT_REG[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \SHIFT_REG[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \SHIFT_REG[5]_i_2__0_n_0\ : STD_LOGIC;
  signal \SHIFT_REG[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \SHIFT_REG[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \SHIFT_REG[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \SHIFT_REG[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \SHIFT_REG[8]_i_2__0_n_0\ : STD_LOGIC;
  signal \SHIFT_REG[9]_i_1__0_n_0\ : STD_LOGIC;
  signal \SHIFT_REG_reg_n_0_[13]\ : STD_LOGIC;
  signal \SHIFT_REG_reg_n_0_[4]\ : STD_LOGIC;
  signal \SHIFT_REG_reg_n_0_[6]\ : STD_LOGIC;
  signal \SHIFT_REG_reg_n_0_[7]\ : STD_LOGIC;
  signal WE : STD_LOGIC;
  signal \WE_i_1__0_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in11_in : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \BIT_COUNT[0]_i_1__0\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \BIT_COUNT[3]_i_3__0\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \CONFIG_REG_WITH_AN.DUPLEX_MODE_REG_i_1__0\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \CONFIG_REG_WITH_AN.POWERDOWN_REG_i_1__0\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \CONFIG_REG_WITH_AN.RESTART_AN_REG_i_1__0\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \CONFIG_REG_WITH_AN.UNIDIRECTIONAL_ENABLE_REG_i_1__0\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \FSM_onehot_STATE[10]_i_1__4\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \FSM_onehot_STATE[3]_i_1__2\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \FSM_onehot_STATE[6]_i_1__4\ : label is "soft_lutpair118";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_STATE_reg[0]\ : label is "opcode_2:00000000001,ld_phyad:00000000010,opcode_1:00000001000,data_3:00000100000,wait_for_start:00001000000,idle_or_preamble:00000010000,ta_2:00010000000,data_2:01000000000,ta_1:10000000000,data_1:00100000000,ld_regad:00000000100";
  attribute FSM_ENCODED_STATES of \FSM_onehot_STATE_reg[10]\ : label is "opcode_2:00000000001,ld_phyad:00000000010,opcode_1:00000001000,data_3:00000100000,wait_for_start:00001000000,idle_or_preamble:00000010000,ta_2:00010000000,data_2:01000000000,ta_1:10000000000,data_1:00100000000,ld_regad:00000000100";
  attribute FSM_ENCODED_STATES of \FSM_onehot_STATE_reg[1]\ : label is "opcode_2:00000000001,ld_phyad:00000000010,opcode_1:00000001000,data_3:00000100000,wait_for_start:00001000000,idle_or_preamble:00000010000,ta_2:00010000000,data_2:01000000000,ta_1:10000000000,data_1:00100000000,ld_regad:00000000100";
  attribute FSM_ENCODED_STATES of \FSM_onehot_STATE_reg[2]\ : label is "opcode_2:00000000001,ld_phyad:00000000010,opcode_1:00000001000,data_3:00000100000,wait_for_start:00001000000,idle_or_preamble:00000010000,ta_2:00010000000,data_2:01000000000,ta_1:10000000000,data_1:00100000000,ld_regad:00000000100";
  attribute FSM_ENCODED_STATES of \FSM_onehot_STATE_reg[3]\ : label is "opcode_2:00000000001,ld_phyad:00000000010,opcode_1:00000001000,data_3:00000100000,wait_for_start:00001000000,idle_or_preamble:00000010000,ta_2:00010000000,data_2:01000000000,ta_1:10000000000,data_1:00100000000,ld_regad:00000000100";
  attribute FSM_ENCODED_STATES of \FSM_onehot_STATE_reg[4]\ : label is "opcode_2:00000000001,ld_phyad:00000000010,opcode_1:00000001000,data_3:00000100000,wait_for_start:00001000000,idle_or_preamble:00000010000,ta_2:00010000000,data_2:01000000000,ta_1:10000000000,data_1:00100000000,ld_regad:00000000100";
  attribute FSM_ENCODED_STATES of \FSM_onehot_STATE_reg[5]\ : label is "opcode_2:00000000001,ld_phyad:00000000010,opcode_1:00000001000,data_3:00000100000,wait_for_start:00001000000,idle_or_preamble:00000010000,ta_2:00010000000,data_2:01000000000,ta_1:10000000000,data_1:00100000000,ld_regad:00000000100";
  attribute FSM_ENCODED_STATES of \FSM_onehot_STATE_reg[6]\ : label is "opcode_2:00000000001,ld_phyad:00000000010,opcode_1:00000001000,data_3:00000100000,wait_for_start:00001000000,idle_or_preamble:00000010000,ta_2:00010000000,data_2:01000000000,ta_1:10000000000,data_1:00100000000,ld_regad:00000000100";
  attribute FSM_ENCODED_STATES of \FSM_onehot_STATE_reg[7]\ : label is "opcode_2:00000000001,ld_phyad:00000000010,opcode_1:00000001000,data_3:00000100000,wait_for_start:00001000000,idle_or_preamble:00000010000,ta_2:00010000000,data_2:01000000000,ta_1:10000000000,data_1:00100000000,ld_regad:00000000100";
  attribute FSM_ENCODED_STATES of \FSM_onehot_STATE_reg[8]\ : label is "opcode_2:00000000001,ld_phyad:00000000010,opcode_1:00000001000,data_3:00000100000,wait_for_start:00001000000,idle_or_preamble:00000010000,ta_2:00010000000,data_2:01000000000,ta_1:10000000000,data_1:00100000000,ld_regad:00000000100";
  attribute FSM_ENCODED_STATES of \FSM_onehot_STATE_reg[9]\ : label is "opcode_2:00000000001,ld_phyad:00000000010,opcode_1:00000001000,data_3:00000100000,wait_for_start:00001000000,idle_or_preamble:00000010000,ta_2:00010000000,data_2:01000000000,ta_1:10000000000,data_1:00100000000,ld_regad:00000000100";
  attribute SOFT_HLUTNM of \GEN_INTERRUPT_LOGIC.AN_INTERRUPT_ENABLE_i_2__0\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \MDIO_OUT_i_2__0\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \MDIO_OUT_i_3__0\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \QSGMII_SPEC.RUNDISP_EN_REG_i_2__0\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \RD_i_2__0\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \SHIFT_REG[0]_i_2__0\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \SHIFT_REG[0]_i_3__0\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \SHIFT_REG[14]_i_2__0\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \SHIFT_REG[15]_i_3__0\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \SHIFT_REG[1]_i_3__0\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \SHIFT_REG[4]_i_2__0\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \SHIFT_REG[5]_i_2__0\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \SHIFT_REG[7]_i_1__0\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \SHIFT_REG[7]_i_2__0\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \SHIFT_REG[8]_i_2__0\ : label is "soft_lutpair109";
begin
  MDC_RISING_OUT <= \^mdc_rising_out\;
  Q(5 downto 0) <= \^q\(5 downto 0);
\ADDRESS_MATCH_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => ADDRESS_MATCH_COMB,
      I1 => MDC_RISING_REG1,
      I2 => ADDRESS_MATCH,
      I3 => ADDRESS_MATCH_reg_n_0,
      O => \ADDRESS_MATCH_i_1__0_n_0\
    );
\ADDRESS_MATCH_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAEBAAAAEB"
    )
        port map (
      I0 => \SHIFT_REG[15]_i_3__0_n_0\,
      I1 => DATA_OUT(2),
      I2 => phyad_ch1(3),
      I3 => phyad_ch1(4),
      I4 => DATA_OUT(3),
      I5 => \ADDRESS_MATCH_i_3__0_n_0\,
      O => ADDRESS_MATCH_COMB
    );
\ADDRESS_MATCH_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => phyad_ch1(0),
      I1 => ADDR_RD(0),
      I2 => \^q\(1),
      I3 => phyad_ch1(2),
      I4 => \^q\(0),
      I5 => phyad_ch1(1),
      O => \ADDRESS_MATCH_i_3__0_n_0\
    );
ADDRESS_MATCH_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \ADDRESS_MATCH_i_1__0_n_0\,
      Q => ADDRESS_MATCH_reg_n_0,
      R => \out\
    );
\ADDR_WR[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => MDC_RISING_REG1,
      I1 => p_0_in11_in,
      I2 => BIT_COUNT_reg(3),
      I3 => BIT_COUNT_reg(0),
      I4 => BIT_COUNT_reg(1),
      I5 => BIT_COUNT_reg(2),
      O => \ADDR_WR[4]_i_1__0_n_0\
    );
\ADDR_WR_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => \ADDR_WR[4]_i_1__0_n_0\,
      D => ADDR_RD(0),
      Q => ADDR_WR(0),
      R => \out\
    );
\ADDR_WR_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => \ADDR_WR[4]_i_1__0_n_0\,
      D => \^q\(0),
      Q => ADDR_WR(1),
      R => \out\
    );
\ADDR_WR_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => \ADDR_WR[4]_i_1__0_n_0\,
      D => \^q\(1),
      Q => ADDR_WR(2),
      R => \out\
    );
\ADDR_WR_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => \ADDR_WR[4]_i_1__0_n_0\,
      D => DATA_OUT(2),
      Q => ADDR_WR(3),
      R => \out\
    );
\ADDR_WR_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => \ADDR_WR[4]_i_1__0_n_0\,
      D => DATA_OUT(3),
      Q => ADDR_WR(4),
      R => \out\
    );
\BIT_COUNT[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0015"
    )
        port map (
      I0 => BIT_COUNT_reg(0),
      I1 => \MDIO_OUT_i_2__0_n_0\,
      I2 => ADDRESS_MATCH,
      I3 => \FSM_onehot_STATE_reg_n_0_[0]\,
      I4 => \FSM_onehot_STATE_reg_n_0_[7]\,
      O => p_0_in(0)
    );
\BIT_COUNT[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0111000000000111"
    )
        port map (
      I0 => \FSM_onehot_STATE_reg_n_0_[7]\,
      I1 => \FSM_onehot_STATE_reg_n_0_[0]\,
      I2 => ADDRESS_MATCH,
      I3 => \MDIO_OUT_i_2__0_n_0\,
      I4 => BIT_COUNT_reg(1),
      I5 => BIT_COUNT_reg(0),
      O => p_0_in(1)
    );
\BIT_COUNT[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD57"
    )
        port map (
      I0 => \BIT_COUNT[3]_i_3__0_n_0\,
      I1 => BIT_COUNT_reg(0),
      I2 => BIT_COUNT_reg(1),
      I3 => BIT_COUNT_reg(2),
      O => p_0_in(2)
    );
\BIT_COUNT[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA2"
    )
        port map (
      I0 => MDC_RISING_REG1,
      I1 => \MDIO_OUT_i_2__0_n_0\,
      I2 => ADDRESS_MATCH,
      I3 => \FSM_onehot_STATE_reg_n_0_[0]\,
      I4 => \FSM_onehot_STATE_reg_n_0_[7]\,
      O => \BIT_COUNT__5\
    );
\BIT_COUNT[3]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEBAAAAAAAA"
    )
        port map (
      I0 => \FSM_onehot_STATE_reg_n_0_[7]\,
      I1 => BIT_COUNT_reg(3),
      I2 => BIT_COUNT_reg(0),
      I3 => BIT_COUNT_reg(1),
      I4 => BIT_COUNT_reg(2),
      I5 => \BIT_COUNT[3]_i_3__0_n_0\,
      O => p_0_in(3)
    );
\BIT_COUNT[3]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0007"
    )
        port map (
      I0 => \MDIO_OUT_i_2__0_n_0\,
      I1 => ADDRESS_MATCH,
      I2 => \FSM_onehot_STATE_reg_n_0_[0]\,
      I3 => \FSM_onehot_STATE_reg_n_0_[7]\,
      O => \BIT_COUNT[3]_i_3__0_n_0\
    );
\BIT_COUNT_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => \BIT_COUNT__5\,
      D => p_0_in(0),
      Q => BIT_COUNT_reg(0),
      R => '0'
    );
\BIT_COUNT_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => \BIT_COUNT__5\,
      D => p_0_in(1),
      Q => BIT_COUNT_reg(1),
      R => '0'
    );
\BIT_COUNT_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => \BIT_COUNT__5\,
      D => p_0_in(2),
      Q => BIT_COUNT_reg(2),
      R => '0'
    );
\BIT_COUNT_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => \BIT_COUNT__5\,
      D => p_0_in(3),
      Q => BIT_COUNT_reg(3),
      R => '0'
    );
\CLEAR_PAGE_RECEIVED_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => ADDR_WR(3),
      I1 => ADDR_WR(4),
      I2 => RD,
      I3 => ADDR_WR(1),
      I4 => ADDR_WR(0),
      I5 => ADDR_WR(2),
      O => CLEAR_PAGE_REC_COMB
    );
\CLEAR_STATUS_REG_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => ADDR_WR(3),
      I1 => ADDR_WR(4),
      I2 => RD,
      I3 => ADDR_WR(0),
      I4 => ADDR_WR(2),
      I5 => ADDR_WR(1),
      O => CLEAR_STATUS_REG_COMB
    );
\CONFIG_REG_WITH_AN.DUPLEX_MODE_REG_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FD0020"
    )
        port map (
      I0 => \^mdc_rising_out\,
      I1 => \CONFIG_REG_WITH_AN.UNIDIRECTIONAL_ENABLE_REG_i_2__0_n_0\,
      I2 => DATA_OUT(8),
      I3 => \out\,
      I4 => \CONFIG_REG_WITH_AN.DUPLEX_MODE_REG_reg\,
      O => MDC_RISING_REG3_reg_1
    );
\CONFIG_REG_WITH_AN.POWERDOWN_REG_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF20"
    )
        port map (
      I0 => \^mdc_rising_out\,
      I1 => \CONFIG_REG_WITH_AN.UNIDIRECTIONAL_ENABLE_REG_i_2__0_n_0\,
      I2 => DATA_OUT(11),
      I3 => \CONFIG_REG_WITH_AN.POWERDOWN_REG_reg\,
      O => MDC_RISING_REG3_reg_0
    );
\CONFIG_REG_WITH_AN.RESET_REG_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF20"
    )
        port map (
      I0 => \^mdc_rising_out\,
      I1 => \CONFIG_REG_WITH_AN.UNIDIRECTIONAL_ENABLE_REG_i_2__0_n_0\,
      I2 => DATA_OUT(15),
      I3 => \CONFIG_REG_WITH_AN.RESET_REG_reg\,
      O => MDC_RISING_REG3_reg_2
    );
\CONFIG_REG_WITH_AN.RESTART_AN_REG_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => DATA_OUT(9),
      I1 => \CONFIG_REG_WITH_AN.UNIDIRECTIONAL_ENABLE_REG_i_2__0_n_0\,
      O => p_2_out
    );
\CONFIG_REG_WITH_AN.UNIDIRECTIONAL_ENABLE_REG_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^mdc_rising_out\,
      I1 => \CONFIG_REG_WITH_AN.UNIDIRECTIONAL_ENABLE_REG_i_2__0_n_0\,
      O => LOOPBACK_REG
    );
\CONFIG_REG_WITH_AN.UNIDIRECTIONAL_ENABLE_REG_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEFF"
    )
        port map (
      I0 => ADDR_WR(4),
      I1 => ADDR_WR(3),
      I2 => ADDR_WR(0),
      I3 => WE,
      I4 => ADDR_WR(2),
      I5 => ADDR_WR(1),
      O => \CONFIG_REG_WITH_AN.UNIDIRECTIONAL_ENABLE_REG_i_2__0_n_0\
    );
\FSM_onehot_STATE[10]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => BIT_COUNT_reg(2),
      I1 => BIT_COUNT_reg(1),
      I2 => BIT_COUNT_reg(0),
      I3 => BIT_COUNT_reg(3),
      I4 => p_0_in11_in,
      O => \FSM_onehot_STATE[10]_i_1__4_n_0\
    );
\FSM_onehot_STATE[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEAAAAAAAA"
    )
        port map (
      I0 => \FSM_onehot_STATE_reg_n_0_[0]\,
      I1 => BIT_COUNT_reg(3),
      I2 => BIT_COUNT_reg(0),
      I3 => BIT_COUNT_reg(1),
      I4 => BIT_COUNT_reg(2),
      I5 => ADDRESS_MATCH,
      O => \FSM_onehot_STATE[1]_i_1__1_n_0\
    );
\FSM_onehot_STATE[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => ADDRESS_MATCH,
      I1 => BIT_COUNT_reg(3),
      I2 => BIT_COUNT_reg(0),
      I3 => BIT_COUNT_reg(1),
      I4 => BIT_COUNT_reg(2),
      I5 => p_0_in11_in,
      O => \FSM_onehot_STATE[2]_i_1__1_n_0\
    );
\FSM_onehot_STATE[3]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ADDR_RD(0),
      I1 => \FSM_onehot_STATE_reg_n_0_[6]\,
      O => \FSM_onehot_STATE[3]_i_1__2_n_0\
    );
\FSM_onehot_STATE[4]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \FSM_onehot_STATE_reg_n_0_[5]\,
      I1 => \FSM_onehot_STATE_reg_n_0_[4]\,
      I2 => ADDR_RD(0),
      O => \FSM_onehot_STATE[4]_i_1__2_n_0\
    );
\FSM_onehot_STATE[6]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => ADDR_RD(0),
      I1 => \FSM_onehot_STATE_reg_n_0_[4]\,
      I2 => \FSM_onehot_STATE_reg_n_0_[6]\,
      O => \FSM_onehot_STATE[6]_i_1__4_n_0\
    );
\FSM_onehot_STATE[8]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEAAAAAAAA"
    )
        port map (
      I0 => \FSM_onehot_STATE_reg_n_0_[7]\,
      I1 => BIT_COUNT_reg(3),
      I2 => BIT_COUNT_reg(0),
      I3 => BIT_COUNT_reg(1),
      I4 => BIT_COUNT_reg(2),
      I5 => \FSM_onehot_STATE_reg_n_0_[8]\,
      O => \FSM_onehot_STATE[8]_i_1__1_n_0\
    );
\FSM_onehot_STATE[9]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \FSM_onehot_STATE_reg_n_0_[8]\,
      I1 => BIT_COUNT_reg(2),
      I2 => BIT_COUNT_reg(1),
      I3 => BIT_COUNT_reg(0),
      I4 => BIT_COUNT_reg(3),
      O => \FSM_onehot_STATE[9]_i_1__1_n_0\
    );
\FSM_onehot_STATE_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => MDC_RISING_REG1,
      D => \FSM_onehot_STATE_reg_n_0_[3]\,
      Q => \FSM_onehot_STATE_reg_n_0_[0]\,
      R => \out\
    );
\FSM_onehot_STATE_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => MDC_RISING_REG1,
      D => \FSM_onehot_STATE[10]_i_1__4_n_0\,
      Q => \FSM_onehot_STATE_reg_n_0_[10]\,
      R => \out\
    );
\FSM_onehot_STATE_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => MDC_RISING_REG1,
      D => \FSM_onehot_STATE[1]_i_1__1_n_0\,
      Q => ADDRESS_MATCH,
      R => \out\
    );
\FSM_onehot_STATE_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => MDC_RISING_REG1,
      D => \FSM_onehot_STATE[2]_i_1__1_n_0\,
      Q => p_0_in11_in,
      R => \out\
    );
\FSM_onehot_STATE_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => MDC_RISING_REG1,
      D => \FSM_onehot_STATE[3]_i_1__2_n_0\,
      Q => \FSM_onehot_STATE_reg_n_0_[3]\,
      R => \out\
    );
\FSM_onehot_STATE_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => userclk,
      CE => MDC_RISING_REG1,
      D => \FSM_onehot_STATE[4]_i_1__2_n_0\,
      Q => \FSM_onehot_STATE_reg_n_0_[4]\,
      S => \out\
    );
\FSM_onehot_STATE_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => MDC_RISING_REG1,
      D => \FSM_onehot_STATE_reg_n_0_[9]\,
      Q => \FSM_onehot_STATE_reg_n_0_[5]\,
      R => \out\
    );
\FSM_onehot_STATE_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => MDC_RISING_REG1,
      D => \FSM_onehot_STATE[6]_i_1__4_n_0\,
      Q => \FSM_onehot_STATE_reg_n_0_[6]\,
      R => \out\
    );
\FSM_onehot_STATE_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => MDC_RISING_REG1,
      D => \FSM_onehot_STATE_reg_n_0_[10]\,
      Q => \FSM_onehot_STATE_reg_n_0_[7]\,
      R => \out\
    );
\FSM_onehot_STATE_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => MDC_RISING_REG1,
      D => \FSM_onehot_STATE[8]_i_1__1_n_0\,
      Q => \FSM_onehot_STATE_reg_n_0_[8]\,
      R => \out\
    );
\FSM_onehot_STATE_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => MDC_RISING_REG1,
      D => \FSM_onehot_STATE[9]_i_1__1_n_0\,
      Q => \FSM_onehot_STATE_reg_n_0_[9]\,
      R => \out\
    );
\GEN_INTERRUPT_LOGIC.AN_INTERRUPT_ENABLE_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFFFF08000000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \GEN_INTERRUPT_LOGIC.AN_INTERRUPT_ENABLE_i_2__0_n_0\,
      I2 => ADDR_WR(3),
      I3 => ADDR_WR(4),
      I4 => \^mdc_rising_out\,
      I5 => p_6_in(0),
      O => \SHIFT_REG_reg[0]_0\
    );
\GEN_INTERRUPT_LOGIC.AN_INTERRUPT_ENABLE_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => ADDR_WR(1),
      I1 => ADDR_WR(2),
      I2 => WE,
      I3 => ADDR_WR(0),
      O => \GEN_INTERRUPT_LOGIC.AN_INTERRUPT_ENABLE_i_2__0_n_0\
    );
\GEN_INTERRUPT_LOGIC.AN_INTERRUPT_INT_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B0B0F0B00000F000"
    )
        port map (
      I0 => \^q\(1),
      I1 => AN_INTERRUPT_ENABLE14_out,
      I2 => p_6_in(0),
      I3 => MR_AN_COMPLETE,
      I4 => AN_COMPLETE_REG1,
      I5 => an_interrupt_ch1,
      O => \SHIFT_REG_reg[1]_0\
    );
\GEN_INTERRUPT_LOGIC.AN_INTERRUPT_INT_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \GEN_INTERRUPT_LOGIC.AN_INTERRUPT_ENABLE_i_2__0_n_0\,
      I1 => ADDR_WR(3),
      I2 => ADDR_WR(4),
      I3 => \^mdc_rising_out\,
      O => AN_INTERRUPT_ENABLE14_out
    );
\LAST_DATA_SHIFT_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_STATE_reg_n_0_[5]\,
      I1 => MDC_RISING_REG1_0,
      O => LAST_DATA_SHIFT0
    );
LAST_DATA_SHIFT_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => LAST_DATA_SHIFT0,
      Q => LAST_DATA_SHIFT,
      R => '0'
    );
MDC_RISING_REG1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => MDC_RISING_REG1,
      Q => MDC_RISING_REG1_0,
      R => \out\
    );
MDC_RISING_REG2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => MDC_RISING_REG1_0,
      Q => MDC_RISING_REG2,
      R => \out\
    );
MDC_RISING_REG3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => MDC_RISING_REG2,
      Q => \^mdc_rising_out\,
      R => \out\
    );
MDIO_IN_REG_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => MDC_RISING_REG1,
      D => \MDIO_IN__0\,
      Q => ADDR_RD(0),
      S => \out\
    );
\MDIO_OUT_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDFDFFFC"
    )
        port map (
      I0 => \MDIO_OUT_i_2__0_n_0\,
      I1 => \MDIO_OUT_i_3__0_n_0\,
      I2 => DATA_OUT(15),
      I3 => \MDIO_OUT_i_4__0_n_0\,
      I4 => p_0_in11_in,
      O => \MDIO_OUT_i_1__0_n_0\
    );
\MDIO_OUT_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => BIT_COUNT_reg(3),
      I1 => BIT_COUNT_reg(0),
      I2 => BIT_COUNT_reg(1),
      I3 => BIT_COUNT_reg(2),
      O => \MDIO_OUT_i_2__0_n_0\
    );
\MDIO_OUT_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => \OPCODE_reg_n_0_[0]\,
      I1 => \OPCODE_reg_n_0_[1]\,
      I2 => ADDRESS_MATCH_reg_n_0,
      O => \MDIO_OUT_i_3__0_n_0\
    );
\MDIO_OUT_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \FSM_onehot_STATE_reg_n_0_[10]\,
      I1 => \FSM_onehot_STATE_reg_n_0_[8]\,
      I2 => \FSM_onehot_STATE_reg_n_0_[7]\,
      O => \MDIO_OUT_i_4__0_n_0\
    );
MDIO_OUT_reg: unisim.vcomponents.FDSE
     port map (
      C => userclk,
      CE => MDC_RISING_REG1,
      D => \MDIO_OUT_i_1__0_n_0\,
      Q => mdio_out_ch1,
      S => \out\
    );
\MDIO_TRI_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF55550003"
    )
        port map (
      I0 => \MDIO_OUT_i_2__0_n_0\,
      I1 => \FSM_onehot_STATE_reg_n_0_[7]\,
      I2 => \FSM_onehot_STATE_reg_n_0_[8]\,
      I3 => \FSM_onehot_STATE_reg_n_0_[10]\,
      I4 => p_0_in11_in,
      I5 => \MDIO_OUT_i_3__0_n_0\,
      O => \MDIO_TRI_i_1__0_n_0\
    );
MDIO_TRI_reg: unisim.vcomponents.FDSE
     port map (
      C => userclk,
      CE => MDC_RISING_REG1,
      D => \MDIO_TRI_i_1__0_n_0\,
      Q => mdio_tri_ch1,
      S => \out\
    );
\OPCODE[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => BIT_COUNT_reg(2),
      I1 => BIT_COUNT_reg(3),
      I2 => MDC_RISING_REG1,
      I3 => ADDRESS_MATCH,
      I4 => BIT_COUNT_reg(1),
      I5 => BIT_COUNT_reg(0),
      O => OPCODE
    );
\OPCODE_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => OPCODE,
      D => \^q\(0),
      Q => \OPCODE_reg_n_0_[0]\,
      R => '0'
    );
\OPCODE_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => OPCODE,
      D => \^q\(1),
      Q => \OPCODE_reg_n_0_[1]\,
      R => '0'
    );
\QSGMII_SPEC.RUNDISP_EN_REG_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => ADDR_WR(3),
      I1 => ADDR_WR(4),
      I2 => \^mdc_rising_out\,
      I3 => ADDR_WR(1),
      I4 => \QSGMII_SPEC.RUNDISP_EN_REG_i_2__0_n_0\,
      O => RUNDISP_EN_REG
    );
\QSGMII_SPEC.RUNDISP_EN_REG_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => ADDR_WR(0),
      I1 => WE,
      I2 => ADDR_WR(2),
      O => \QSGMII_SPEC.RUNDISP_EN_REG_i_2__0_n_0\
    );
\RD_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004FF0400"
    )
        port map (
      I0 => \RD_i_2__0_n_0\,
      I1 => \FSM_onehot_STATE_reg_n_0_[5]\,
      I2 => \MDIO_OUT_i_3__0_n_0\,
      I3 => MDC_RISING_REG2,
      I4 => RD,
      I5 => \out\,
      O => \RD_i_1__0_n_0\
    );
\RD_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => ADDRESS_MATCH_reg_n_0,
      I1 => \FSM_onehot_STATE_reg_n_0_[5]\,
      I2 => \OPCODE_reg_n_0_[0]\,
      I3 => \OPCODE_reg_n_0_[1]\,
      O => \RD_i_2__0_n_0\
    );
RD_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RD_i_1__0_n_0\,
      Q => RD,
      R => '0'
    );
\SHIFT_REG[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3808FFFF38080000"
    )
        port map (
      I0 => \SHIFT_REG[0]_i_2__0_n_0\,
      I1 => \^q\(1),
      I2 => DATA_OUT(3),
      I3 => \SHIFT_REG[0]_i_3__0_n_0\,
      I4 => \FSM_onehot_STATE[10]_i_1__4_n_0\,
      I5 => ADDR_RD(0),
      O => \SHIFT_REG[0]_i_1__0_n_0\
    );
\SHIFT_REG[0]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      I1 => DATA_OUT(2),
      O => \SHIFT_REG[0]_i_2__0_n_0\
    );
\SHIFT_REG[0]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000AFC"
    )
        port map (
      I0 => \SHIFT_REG_reg[0]_1\,
      I1 => p_6_in(0),
      I2 => ADDR_RD(0),
      I3 => \^q\(0),
      I4 => DATA_OUT(2),
      O => \SHIFT_REG[0]_i_3__0_n_0\
    );
\SHIFT_REG[10]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FF0100"
    )
        port map (
      I0 => DATA_OUT(2),
      I1 => DATA_OUT(3),
      I2 => \SHIFT_REG[10]_i_2__0_n_0\,
      I3 => \FSM_onehot_STATE[10]_i_1__4_n_0\,
      I4 => DATA_OUT(9),
      O => \SHIFT_REG[10]_i_1__0_n_0\
    );
\SHIFT_REG[10]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFCF33FFCCFFDD"
    )
        port map (
      I0 => \SHIFT_REG_reg[10]_0\,
      I1 => \^q\(0),
      I2 => \SHIFT_REG_reg[15]_0\(0),
      I3 => \^q\(1),
      I4 => DATA_OUT(2),
      I5 => ADDR_RD(0),
      O => \SHIFT_REG[10]_i_2__0_n_0\
    );
\SHIFT_REG[11]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FF0200"
    )
        port map (
      I0 => \SHIFT_REG[11]_i_2__0_n_0\,
      I1 => DATA_OUT(2),
      I2 => DATA_OUT(3),
      I3 => \FSM_onehot_STATE[10]_i_1__4_n_0\,
      I4 => \^q\(3),
      O => \SHIFT_REG[11]_i_1__0_n_0\
    );
\SHIFT_REG[11]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000F000A0000FC"
    )
        port map (
      I0 => TOGGLE_RX,
      I1 => \CONFIG_REG_WITH_AN.POWERDOWN_REG_reg\,
      I2 => DATA_OUT(2),
      I3 => ADDR_RD(0),
      I4 => \^q\(1),
      I5 => \^q\(0),
      O => \SHIFT_REG[11]_i_2__0_n_0\
    );
\SHIFT_REG[12]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F444FFFFF4440000"
    )
        port map (
      I0 => \SHIFT_REG[14]_i_2__0_n_0\,
      I1 => \SHIFT_REG_reg[15]_0\(1),
      I2 => \SHIFT_REG_reg[12]_0\,
      I3 => \SHIFT_REG[15]_i_3__0_n_0\,
      I4 => \FSM_onehot_STATE[10]_i_1__4_n_0\,
      I5 => DATA_OUT(11),
      O => \SHIFT_REG[12]_i_1__0_n_0\
    );
\SHIFT_REG[13]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA2"
    )
        port map (
      I0 => \^q\(4),
      I1 => p_0_in11_in,
      I2 => BIT_COUNT_reg(3),
      I3 => BIT_COUNT_reg(0),
      I4 => BIT_COUNT_reg(1),
      I5 => BIT_COUNT_reg(2),
      O => \SHIFT_REG[13]_i_1__0_n_0\
    );
\SHIFT_REG[14]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F444FFFFF4440000"
    )
        port map (
      I0 => \SHIFT_REG[14]_i_2__0_n_0\,
      I1 => \SHIFT_REG_reg[15]_0\(2),
      I2 => \SHIFT_REG[15]_i_3__0_n_0\,
      I3 => \SHIFT_REG_reg[14]_0\,
      I4 => \FSM_onehot_STATE[10]_i_1__4_n_0\,
      I5 => \SHIFT_REG_reg_n_0_[13]\,
      O => \SHIFT_REG[14]_i_1__0_n_0\
    );
\SHIFT_REG[14]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFBFF"
    )
        port map (
      I0 => DATA_OUT(3),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => ADDR_RD(0),
      I4 => DATA_OUT(2),
      O => \SHIFT_REG[14]_i_2__0_n_0\
    );
\SHIFT_REG[15]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => MDC_RISING_REG1,
      I1 => LAST_DATA_SHIFT,
      O => SHIFT_REG0
    );
\SHIFT_REG[15]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8FFF800"
    )
        port map (
      I0 => \SHIFT_REG[15]_i_3__0_n_0\,
      I1 => \CONFIG_REG_WITH_AN.RESET_REG_reg\,
      I2 => \SHIFT_REG[15]_i_4__0_n_0\,
      I3 => \FSM_onehot_STATE[10]_i_1__4_n_0\,
      I4 => \^q\(5),
      O => \SHIFT_REG[15]_i_2__0_n_0\
    );
\SHIFT_REG[15]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => ADDR_RD(0),
      I3 => DATA_OUT(2),
      I4 => DATA_OUT(3),
      O => \SHIFT_REG[15]_i_3__0_n_0\
    );
\SHIFT_REG[15]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0900080000000000"
    )
        port map (
      I0 => DATA_OUT(2),
      I1 => \^q\(0),
      I2 => DATA_OUT(3),
      I3 => \^q\(1),
      I4 => \SHIFT_REG_reg[15]_0\(3),
      I5 => ADDR_RD(0),
      O => \SHIFT_REG[15]_i_4__0_n_0\
    );
\SHIFT_REG[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0EFF0E00"
    )
        port map (
      I0 => \SHIFT_REG[1]_i_2__0_n_0\,
      I1 => \SHIFT_REG[1]_i_3__0_n_0\,
      I2 => ADDR_RD(0),
      I3 => \FSM_onehot_STATE[10]_i_1__4_n_0\,
      I4 => \^q\(0),
      O => \SHIFT_REG[1]_i_1__0_n_0\
    );
\SHIFT_REG[1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000D080000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \SHIFT_REG_reg[1]_1\,
      I2 => \^q\(1),
      I3 => an_interrupt_ch1,
      I4 => DATA_OUT(3),
      I5 => DATA_OUT(2),
      O => \SHIFT_REG[1]_i_2__0_n_0\
    );
\SHIFT_REG[1]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => MR_PAGE_RX_SET,
      I3 => DATA_OUT(3),
      I4 => DATA_OUT(2),
      O => \SHIFT_REG[1]_i_3__0_n_0\
    );
\SHIFT_REG[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => DATA_OUT(3),
      I1 => \SHIFT_REG[2]_i_2__0_n_0\,
      I2 => \FSM_onehot_STATE[10]_i_1__4_n_0\,
      I3 => \^q\(1),
      O => \SHIFT_REG[2]_i_1__0_n_0\
    );
\SHIFT_REG[2]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF00FFDFFFFF"
    )
        port map (
      I0 => MR_LINK_STATUS,
      I1 => \^q\(1),
      I2 => reset_done,
      I3 => DATA_OUT(2),
      I4 => ADDR_RD(0),
      I5 => \^q\(0),
      O => \SHIFT_REG[2]_i_2__0_n_0\
    );
\SHIFT_REG[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF00100000"
    )
        port map (
      I0 => DATA_OUT(3),
      I1 => \^q\(1),
      I2 => ADDR_RD(0),
      I3 => \^q\(0),
      I4 => \FSM_onehot_STATE[10]_i_1__4_n_0\,
      I5 => DATA_OUT(2),
      O => \SHIFT_REG[3]_i_1__0_n_0\
    );
\SHIFT_REG[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF00D50000"
    )
        port map (
      I0 => \SHIFT_REG[4]_i_2__0_n_0\,
      I1 => status_vector_ch1(0),
      I2 => \SHIFT_REG[7]_i_2__0_n_0\,
      I3 => \^q\(1),
      I4 => \FSM_onehot_STATE[10]_i_1__4_n_0\,
      I5 => DATA_OUT(3),
      O => \SHIFT_REG[4]_i_1__0_n_0\
    );
\SHIFT_REG[4]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => DATA_OUT(2),
      I1 => ADDR_RD(0),
      I2 => \^q\(0),
      O => \SHIFT_REG[4]_i_2__0_n_0\
    );
\SHIFT_REG[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF000F088F000F0"
    )
        port map (
      I0 => \SHIFT_REG[7]_i_2__0_n_0\,
      I1 => MR_AN_COMPLETE,
      I2 => \SHIFT_REG_reg_n_0_[4]\,
      I3 => \FSM_onehot_STATE[10]_i_1__4_n_0\,
      I4 => \SHIFT_REG[8]_i_2__0_n_0\,
      I5 => \SHIFT_REG[5]_i_2__0_n_0\,
      O => \SHIFT_REG[5]_i_1__0_n_0\
    );
\SHIFT_REG[5]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1110"
    )
        port map (
      I0 => DATA_OUT(2),
      I1 => ADDR_RD(0),
      I2 => p_9_in(0),
      I3 => \^q\(0),
      O => \SHIFT_REG[5]_i_2__0_n_0\
    );
\SHIFT_REG[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"020AFFFF020A0000"
    )
        port map (
      I0 => \SHIFT_REG[8]_i_2__0_n_0\,
      I1 => \^q\(0),
      I2 => DATA_OUT(2),
      I3 => ADDR_RD(0),
      I4 => \FSM_onehot_STATE[10]_i_1__4_n_0\,
      I5 => \^q\(2),
      O => \SHIFT_REG[6]_i_1__0_n_0\
    );
\SHIFT_REG[7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"222E2222"
    )
        port map (
      I0 => \SHIFT_REG_reg_n_0_[6]\,
      I1 => \FSM_onehot_STATE[10]_i_1__4_n_0\,
      I2 => DATA_OUT(3),
      I3 => \^q\(1),
      I4 => \SHIFT_REG[7]_i_2__0_n_0\,
      O => \SHIFT_REG[7]_i_1__0_n_0\
    );
\SHIFT_REG[7]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => DATA_OUT(2),
      I1 => ADDR_RD(0),
      I2 => \^q\(0),
      O => \SHIFT_REG[7]_i_2__0_n_0\
    );
\SHIFT_REG[8]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"020AFFFF020A0000"
    )
        port map (
      I0 => \SHIFT_REG[8]_i_2__0_n_0\,
      I1 => \^q\(0),
      I2 => DATA_OUT(2),
      I3 => ADDR_RD(0),
      I4 => \FSM_onehot_STATE[10]_i_1__4_n_0\,
      I5 => \SHIFT_REG_reg_n_0_[7]\,
      O => \SHIFT_REG[8]_i_1__0_n_0\
    );
\SHIFT_REG[8]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(1),
      I1 => DATA_OUT(3),
      O => \SHIFT_REG[8]_i_2__0_n_0\
    );
\SHIFT_REG[9]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => RESTART_AN_REG,
      I1 => \SHIFT_REG[15]_i_3__0_n_0\,
      I2 => \FSM_onehot_STATE[10]_i_1__4_n_0\,
      I3 => DATA_OUT(8),
      O => \SHIFT_REG[9]_i_1__0_n_0\
    );
\SHIFT_REG_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => SHIFT_REG0,
      D => \SHIFT_REG[0]_i_1__0_n_0\,
      Q => \^q\(0),
      R => '0'
    );
\SHIFT_REG_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => SHIFT_REG0,
      D => \SHIFT_REG[10]_i_1__0_n_0\,
      Q => \^q\(3),
      R => '0'
    );
\SHIFT_REG_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => SHIFT_REG0,
      D => \SHIFT_REG[11]_i_1__0_n_0\,
      Q => DATA_OUT(11),
      R => '0'
    );
\SHIFT_REG_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => SHIFT_REG0,
      D => \SHIFT_REG[12]_i_1__0_n_0\,
      Q => \^q\(4),
      R => '0'
    );
\SHIFT_REG_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => SHIFT_REG0,
      D => \SHIFT_REG[13]_i_1__0_n_0\,
      Q => \SHIFT_REG_reg_n_0_[13]\,
      R => '0'
    );
\SHIFT_REG_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => SHIFT_REG0,
      D => \SHIFT_REG[14]_i_1__0_n_0\,
      Q => \^q\(5),
      R => '0'
    );
\SHIFT_REG_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => SHIFT_REG0,
      D => \SHIFT_REG[15]_i_2__0_n_0\,
      Q => DATA_OUT(15),
      R => '0'
    );
\SHIFT_REG_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => SHIFT_REG0,
      D => \SHIFT_REG[1]_i_1__0_n_0\,
      Q => \^q\(1),
      R => '0'
    );
\SHIFT_REG_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => SHIFT_REG0,
      D => \SHIFT_REG[2]_i_1__0_n_0\,
      Q => DATA_OUT(2),
      R => '0'
    );
\SHIFT_REG_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => SHIFT_REG0,
      D => \SHIFT_REG[3]_i_1__0_n_0\,
      Q => DATA_OUT(3),
      R => '0'
    );
\SHIFT_REG_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => SHIFT_REG0,
      D => \SHIFT_REG[4]_i_1__0_n_0\,
      Q => \SHIFT_REG_reg_n_0_[4]\,
      R => '0'
    );
\SHIFT_REG_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => SHIFT_REG0,
      D => \SHIFT_REG[5]_i_1__0_n_0\,
      Q => \^q\(2),
      R => '0'
    );
\SHIFT_REG_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => SHIFT_REG0,
      D => \SHIFT_REG[6]_i_1__0_n_0\,
      Q => \SHIFT_REG_reg_n_0_[6]\,
      R => '0'
    );
\SHIFT_REG_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => SHIFT_REG0,
      D => \SHIFT_REG[7]_i_1__0_n_0\,
      Q => \SHIFT_REG_reg_n_0_[7]\,
      R => '0'
    );
\SHIFT_REG_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => SHIFT_REG0,
      D => \SHIFT_REG[8]_i_1__0_n_0\,
      Q => DATA_OUT(8),
      R => '0'
    );
\SHIFT_REG_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => SHIFT_REG0,
      D => \SHIFT_REG[9]_i_1__0_n_0\,
      Q => DATA_OUT(9),
      R => '0'
    );
\WE_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080FFFF00800000"
    )
        port map (
      I0 => ADDRESS_MATCH_reg_n_0,
      I1 => \FSM_onehot_STATE_reg_n_0_[5]\,
      I2 => \OPCODE_reg_n_0_[0]\,
      I3 => \OPCODE_reg_n_0_[1]\,
      I4 => MDC_RISING_REG2,
      I5 => WE,
      O => \WE_i_1__0_n_0\
    );
WE_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \WE_i_1__0_n_0\,
      Q => WE,
      R => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity quadsgmii_0_TEST_MDIO_INTERFACE_185 is
  port (
    MDC_RISING_OUT : out STD_LOGIC;
    mdio_out_ch0 : out STD_LOGIC;
    mdio_tri_ch0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 5 downto 0 );
    MDC_RISING_REG3_reg_0 : out STD_LOGIC;
    MDC_RISING_REG3_reg_1 : out STD_LOGIC;
    MDC_RISING_REG3_reg_2 : out STD_LOGIC;
    \SHIFT_REG_reg[0]_0\ : out STD_LOGIC;
    \SHIFT_REG_reg[1]_0\ : out STD_LOGIC;
    p_2_out : out STD_LOGIC;
    LOOPBACK_REG : out STD_LOGIC;
    RUNDISP_EN_REG : out STD_LOGIC;
    CLEAR_PAGE_REC_COMB : out STD_LOGIC;
    CLEAR_STATUS_REG_COMB : out STD_LOGIC;
    \out\ : in STD_LOGIC;
    MDC_RISING_REG1 : in STD_LOGIC;
    userclk : in STD_LOGIC;
    \MDIO_IN__0\ : in STD_LOGIC;
    \SHIFT_REG_reg[15]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \CONFIG_REG_WITH_AN.POWERDOWN_REG_reg\ : in STD_LOGIC;
    \CONFIG_REG_WITH_AN.DUPLEX_MODE_REG_reg\ : in STD_LOGIC;
    \CONFIG_REG_WITH_AN.RESET_REG_reg\ : in STD_LOGIC;
    p_6_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    MR_AN_COMPLETE : in STD_LOGIC;
    AN_COMPLETE_REG1 : in STD_LOGIC;
    an_interrupt_ch0 : in STD_LOGIC;
    \SHIFT_REG_reg[14]_0\ : in STD_LOGIC;
    \SHIFT_REG_reg[12]_0\ : in STD_LOGIC;
    status_vector_ch0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    RESTART_AN_REG : in STD_LOGIC;
    phyad_ch0 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    MR_PAGE_RX_SET : in STD_LOGIC;
    TOGGLE_RX : in STD_LOGIC;
    \SHIFT_REG_reg[10]_0\ : in STD_LOGIC;
    \SHIFT_REG_reg[1]_1\ : in STD_LOGIC;
    MR_LINK_STATUS : in STD_LOGIC;
    reset_done : in STD_LOGIC;
    \SHIFT_REG_reg[0]_1\ : in STD_LOGIC;
    p_9_in : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmii_0_TEST_MDIO_INTERFACE_185 : entity is "MDIO_INTERFACE";
end quadsgmii_0_TEST_MDIO_INTERFACE_185;

architecture STRUCTURE of quadsgmii_0_TEST_MDIO_INTERFACE_185 is
  signal ADDRESS_MATCH : STD_LOGIC;
  signal ADDRESS_MATCH_COMB : STD_LOGIC;
  signal ADDRESS_MATCH_i_1_n_0 : STD_LOGIC;
  signal ADDRESS_MATCH_i_3_n_0 : STD_LOGIC;
  signal ADDRESS_MATCH_reg_n_0 : STD_LOGIC;
  signal ADDR_RD : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ADDR_WR : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \ADDR_WR[4]_i_1_n_0\ : STD_LOGIC;
  signal AN_INTERRUPT_ENABLE14_out : STD_LOGIC;
  signal \BIT_COUNT[3]_i_3_n_0\ : STD_LOGIC;
  signal \BIT_COUNT__5\ : STD_LOGIC;
  signal BIT_COUNT_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \CONFIG_REG_WITH_AN.UNIDIRECTIONAL_ENABLE_REG_i_2_n_0\ : STD_LOGIC;
  signal DATA_OUT : STD_LOGIC_VECTOR ( 15 downto 2 );
  signal \FSM_onehot_STATE[10]_i_1__3_n_0\ : STD_LOGIC;
  signal \FSM_onehot_STATE[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_STATE[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_STATE[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_STATE[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_STATE[6]_i_1__3_n_0\ : STD_LOGIC;
  signal \FSM_onehot_STATE[8]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_STATE[9]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_STATE_reg_n_0_[0]\ : STD_LOGIC;
  signal \FSM_onehot_STATE_reg_n_0_[10]\ : STD_LOGIC;
  signal \FSM_onehot_STATE_reg_n_0_[3]\ : STD_LOGIC;
  signal \FSM_onehot_STATE_reg_n_0_[4]\ : STD_LOGIC;
  signal \FSM_onehot_STATE_reg_n_0_[5]\ : STD_LOGIC;
  signal \FSM_onehot_STATE_reg_n_0_[6]\ : STD_LOGIC;
  signal \FSM_onehot_STATE_reg_n_0_[7]\ : STD_LOGIC;
  signal \FSM_onehot_STATE_reg_n_0_[8]\ : STD_LOGIC;
  signal \FSM_onehot_STATE_reg_n_0_[9]\ : STD_LOGIC;
  signal \GEN_INTERRUPT_LOGIC.AN_INTERRUPT_ENABLE_i_2_n_0\ : STD_LOGIC;
  signal LAST_DATA_SHIFT : STD_LOGIC;
  signal LAST_DATA_SHIFT0 : STD_LOGIC;
  signal \^mdc_rising_out\ : STD_LOGIC;
  signal MDC_RISING_REG1_0 : STD_LOGIC;
  signal MDC_RISING_REG2 : STD_LOGIC;
  signal MDIO_OUT_i_1_n_0 : STD_LOGIC;
  signal MDIO_OUT_i_2_n_0 : STD_LOGIC;
  signal MDIO_OUT_i_3_n_0 : STD_LOGIC;
  signal MDIO_OUT_i_4_n_0 : STD_LOGIC;
  signal MDIO_TRI_i_1_n_0 : STD_LOGIC;
  signal OPCODE : STD_LOGIC;
  signal \OPCODE_reg_n_0_[0]\ : STD_LOGIC;
  signal \OPCODE_reg_n_0_[1]\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \QSGMII_SPEC.RUNDISP_EN_REG_i_2_n_0\ : STD_LOGIC;
  signal RD : STD_LOGIC;
  signal RD_i_1_n_0 : STD_LOGIC;
  signal RD_i_2_n_0 : STD_LOGIC;
  signal SHIFT_REG0 : STD_LOGIC;
  signal \SHIFT_REG[0]_i_1_n_0\ : STD_LOGIC;
  signal \SHIFT_REG[0]_i_2_n_0\ : STD_LOGIC;
  signal \SHIFT_REG[0]_i_3_n_0\ : STD_LOGIC;
  signal \SHIFT_REG[10]_i_1_n_0\ : STD_LOGIC;
  signal \SHIFT_REG[10]_i_2_n_0\ : STD_LOGIC;
  signal \SHIFT_REG[11]_i_1_n_0\ : STD_LOGIC;
  signal \SHIFT_REG[11]_i_2_n_0\ : STD_LOGIC;
  signal \SHIFT_REG[12]_i_1_n_0\ : STD_LOGIC;
  signal \SHIFT_REG[13]_i_1_n_0\ : STD_LOGIC;
  signal \SHIFT_REG[14]_i_1_n_0\ : STD_LOGIC;
  signal \SHIFT_REG[14]_i_2_n_0\ : STD_LOGIC;
  signal \SHIFT_REG[15]_i_2_n_0\ : STD_LOGIC;
  signal \SHIFT_REG[15]_i_3_n_0\ : STD_LOGIC;
  signal \SHIFT_REG[15]_i_4_n_0\ : STD_LOGIC;
  signal \SHIFT_REG[1]_i_1_n_0\ : STD_LOGIC;
  signal \SHIFT_REG[1]_i_2_n_0\ : STD_LOGIC;
  signal \SHIFT_REG[1]_i_3_n_0\ : STD_LOGIC;
  signal \SHIFT_REG[2]_i_1_n_0\ : STD_LOGIC;
  signal \SHIFT_REG[2]_i_2_n_0\ : STD_LOGIC;
  signal \SHIFT_REG[3]_i_1_n_0\ : STD_LOGIC;
  signal \SHIFT_REG[4]_i_1_n_0\ : STD_LOGIC;
  signal \SHIFT_REG[4]_i_2_n_0\ : STD_LOGIC;
  signal \SHIFT_REG[5]_i_1_n_0\ : STD_LOGIC;
  signal \SHIFT_REG[5]_i_2_n_0\ : STD_LOGIC;
  signal \SHIFT_REG[6]_i_1_n_0\ : STD_LOGIC;
  signal \SHIFT_REG[7]_i_1_n_0\ : STD_LOGIC;
  signal \SHIFT_REG[7]_i_2_n_0\ : STD_LOGIC;
  signal \SHIFT_REG[8]_i_1_n_0\ : STD_LOGIC;
  signal \SHIFT_REG[8]_i_2_n_0\ : STD_LOGIC;
  signal \SHIFT_REG[9]_i_1_n_0\ : STD_LOGIC;
  signal \SHIFT_REG_reg_n_0_[13]\ : STD_LOGIC;
  signal \SHIFT_REG_reg_n_0_[4]\ : STD_LOGIC;
  signal \SHIFT_REG_reg_n_0_[6]\ : STD_LOGIC;
  signal \SHIFT_REG_reg_n_0_[7]\ : STD_LOGIC;
  signal WE : STD_LOGIC;
  signal WE_i_1_n_0 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in11_in : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \BIT_COUNT[0]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \BIT_COUNT[3]_i_3\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \CONFIG_REG_WITH_AN.DUPLEX_MODE_REG_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \CONFIG_REG_WITH_AN.POWERDOWN_REG_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \CONFIG_REG_WITH_AN.RESTART_AN_REG_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \CONFIG_REG_WITH_AN.UNIDIRECTIONAL_ENABLE_REG_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \FSM_onehot_STATE[10]_i_1__3\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \FSM_onehot_STATE[3]_i_1__0\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \FSM_onehot_STATE[6]_i_1__3\ : label is "soft_lutpair37";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_STATE_reg[0]\ : label is "opcode_2:00000000001,ld_phyad:00000000010,opcode_1:00000001000,data_3:00000100000,wait_for_start:00001000000,idle_or_preamble:00000010000,ta_2:00010000000,data_2:01000000000,ta_1:10000000000,data_1:00100000000,ld_regad:00000000100";
  attribute FSM_ENCODED_STATES of \FSM_onehot_STATE_reg[10]\ : label is "opcode_2:00000000001,ld_phyad:00000000010,opcode_1:00000001000,data_3:00000100000,wait_for_start:00001000000,idle_or_preamble:00000010000,ta_2:00010000000,data_2:01000000000,ta_1:10000000000,data_1:00100000000,ld_regad:00000000100";
  attribute FSM_ENCODED_STATES of \FSM_onehot_STATE_reg[1]\ : label is "opcode_2:00000000001,ld_phyad:00000000010,opcode_1:00000001000,data_3:00000100000,wait_for_start:00001000000,idle_or_preamble:00000010000,ta_2:00010000000,data_2:01000000000,ta_1:10000000000,data_1:00100000000,ld_regad:00000000100";
  attribute FSM_ENCODED_STATES of \FSM_onehot_STATE_reg[2]\ : label is "opcode_2:00000000001,ld_phyad:00000000010,opcode_1:00000001000,data_3:00000100000,wait_for_start:00001000000,idle_or_preamble:00000010000,ta_2:00010000000,data_2:01000000000,ta_1:10000000000,data_1:00100000000,ld_regad:00000000100";
  attribute FSM_ENCODED_STATES of \FSM_onehot_STATE_reg[3]\ : label is "opcode_2:00000000001,ld_phyad:00000000010,opcode_1:00000001000,data_3:00000100000,wait_for_start:00001000000,idle_or_preamble:00000010000,ta_2:00010000000,data_2:01000000000,ta_1:10000000000,data_1:00100000000,ld_regad:00000000100";
  attribute FSM_ENCODED_STATES of \FSM_onehot_STATE_reg[4]\ : label is "opcode_2:00000000001,ld_phyad:00000000010,opcode_1:00000001000,data_3:00000100000,wait_for_start:00001000000,idle_or_preamble:00000010000,ta_2:00010000000,data_2:01000000000,ta_1:10000000000,data_1:00100000000,ld_regad:00000000100";
  attribute FSM_ENCODED_STATES of \FSM_onehot_STATE_reg[5]\ : label is "opcode_2:00000000001,ld_phyad:00000000010,opcode_1:00000001000,data_3:00000100000,wait_for_start:00001000000,idle_or_preamble:00000010000,ta_2:00010000000,data_2:01000000000,ta_1:10000000000,data_1:00100000000,ld_regad:00000000100";
  attribute FSM_ENCODED_STATES of \FSM_onehot_STATE_reg[6]\ : label is "opcode_2:00000000001,ld_phyad:00000000010,opcode_1:00000001000,data_3:00000100000,wait_for_start:00001000000,idle_or_preamble:00000010000,ta_2:00010000000,data_2:01000000000,ta_1:10000000000,data_1:00100000000,ld_regad:00000000100";
  attribute FSM_ENCODED_STATES of \FSM_onehot_STATE_reg[7]\ : label is "opcode_2:00000000001,ld_phyad:00000000010,opcode_1:00000001000,data_3:00000100000,wait_for_start:00001000000,idle_or_preamble:00000010000,ta_2:00010000000,data_2:01000000000,ta_1:10000000000,data_1:00100000000,ld_regad:00000000100";
  attribute FSM_ENCODED_STATES of \FSM_onehot_STATE_reg[8]\ : label is "opcode_2:00000000001,ld_phyad:00000000010,opcode_1:00000001000,data_3:00000100000,wait_for_start:00001000000,idle_or_preamble:00000010000,ta_2:00010000000,data_2:01000000000,ta_1:10000000000,data_1:00100000000,ld_regad:00000000100";
  attribute FSM_ENCODED_STATES of \FSM_onehot_STATE_reg[9]\ : label is "opcode_2:00000000001,ld_phyad:00000000010,opcode_1:00000001000,data_3:00000100000,wait_for_start:00001000000,idle_or_preamble:00000010000,ta_2:00010000000,data_2:01000000000,ta_1:10000000000,data_1:00100000000,ld_regad:00000000100";
  attribute SOFT_HLUTNM of \GEN_INTERRUPT_LOGIC.AN_INTERRUPT_ENABLE_i_2\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of MDIO_OUT_i_2 : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of MDIO_OUT_i_3 : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \QSGMII_SPEC.RUNDISP_EN_REG_i_2\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of RD_i_2 : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \SHIFT_REG[0]_i_2\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \SHIFT_REG[0]_i_3\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \SHIFT_REG[14]_i_2\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \SHIFT_REG[15]_i_3\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \SHIFT_REG[1]_i_3\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \SHIFT_REG[4]_i_2\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \SHIFT_REG[5]_i_2\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \SHIFT_REG[7]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \SHIFT_REG[7]_i_2\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \SHIFT_REG[8]_i_2\ : label is "soft_lutpair28";
begin
  MDC_RISING_OUT <= \^mdc_rising_out\;
  Q(5 downto 0) <= \^q\(5 downto 0);
ADDRESS_MATCH_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => ADDRESS_MATCH_COMB,
      I1 => MDC_RISING_REG1,
      I2 => ADDRESS_MATCH,
      I3 => ADDRESS_MATCH_reg_n_0,
      O => ADDRESS_MATCH_i_1_n_0
    );
ADDRESS_MATCH_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAEBAAAAEB"
    )
        port map (
      I0 => \SHIFT_REG[15]_i_3_n_0\,
      I1 => DATA_OUT(2),
      I2 => phyad_ch0(3),
      I3 => phyad_ch0(4),
      I4 => DATA_OUT(3),
      I5 => ADDRESS_MATCH_i_3_n_0,
      O => ADDRESS_MATCH_COMB
    );
ADDRESS_MATCH_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => phyad_ch0(0),
      I1 => ADDR_RD(0),
      I2 => \^q\(1),
      I3 => phyad_ch0(2),
      I4 => \^q\(0),
      I5 => phyad_ch0(1),
      O => ADDRESS_MATCH_i_3_n_0
    );
ADDRESS_MATCH_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => ADDRESS_MATCH_i_1_n_0,
      Q => ADDRESS_MATCH_reg_n_0,
      R => \out\
    );
\ADDR_WR[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => MDC_RISING_REG1,
      I1 => p_0_in11_in,
      I2 => BIT_COUNT_reg(3),
      I3 => BIT_COUNT_reg(0),
      I4 => BIT_COUNT_reg(1),
      I5 => BIT_COUNT_reg(2),
      O => \ADDR_WR[4]_i_1_n_0\
    );
\ADDR_WR_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => \ADDR_WR[4]_i_1_n_0\,
      D => ADDR_RD(0),
      Q => ADDR_WR(0),
      R => \out\
    );
\ADDR_WR_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => \ADDR_WR[4]_i_1_n_0\,
      D => \^q\(0),
      Q => ADDR_WR(1),
      R => \out\
    );
\ADDR_WR_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => \ADDR_WR[4]_i_1_n_0\,
      D => \^q\(1),
      Q => ADDR_WR(2),
      R => \out\
    );
\ADDR_WR_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => \ADDR_WR[4]_i_1_n_0\,
      D => DATA_OUT(2),
      Q => ADDR_WR(3),
      R => \out\
    );
\ADDR_WR_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => \ADDR_WR[4]_i_1_n_0\,
      D => DATA_OUT(3),
      Q => ADDR_WR(4),
      R => \out\
    );
\BIT_COUNT[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0015"
    )
        port map (
      I0 => BIT_COUNT_reg(0),
      I1 => MDIO_OUT_i_2_n_0,
      I2 => ADDRESS_MATCH,
      I3 => \FSM_onehot_STATE_reg_n_0_[0]\,
      I4 => \FSM_onehot_STATE_reg_n_0_[7]\,
      O => p_0_in(0)
    );
\BIT_COUNT[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0111000000000111"
    )
        port map (
      I0 => \FSM_onehot_STATE_reg_n_0_[7]\,
      I1 => \FSM_onehot_STATE_reg_n_0_[0]\,
      I2 => ADDRESS_MATCH,
      I3 => MDIO_OUT_i_2_n_0,
      I4 => BIT_COUNT_reg(1),
      I5 => BIT_COUNT_reg(0),
      O => p_0_in(1)
    );
\BIT_COUNT[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD57"
    )
        port map (
      I0 => \BIT_COUNT[3]_i_3_n_0\,
      I1 => BIT_COUNT_reg(0),
      I2 => BIT_COUNT_reg(1),
      I3 => BIT_COUNT_reg(2),
      O => p_0_in(2)
    );
\BIT_COUNT[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA2"
    )
        port map (
      I0 => MDC_RISING_REG1,
      I1 => MDIO_OUT_i_2_n_0,
      I2 => ADDRESS_MATCH,
      I3 => \FSM_onehot_STATE_reg_n_0_[0]\,
      I4 => \FSM_onehot_STATE_reg_n_0_[7]\,
      O => \BIT_COUNT__5\
    );
\BIT_COUNT[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEBAAAAAAAA"
    )
        port map (
      I0 => \FSM_onehot_STATE_reg_n_0_[7]\,
      I1 => BIT_COUNT_reg(3),
      I2 => BIT_COUNT_reg(0),
      I3 => BIT_COUNT_reg(1),
      I4 => BIT_COUNT_reg(2),
      I5 => \BIT_COUNT[3]_i_3_n_0\,
      O => p_0_in(3)
    );
\BIT_COUNT[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0007"
    )
        port map (
      I0 => MDIO_OUT_i_2_n_0,
      I1 => ADDRESS_MATCH,
      I2 => \FSM_onehot_STATE_reg_n_0_[0]\,
      I3 => \FSM_onehot_STATE_reg_n_0_[7]\,
      O => \BIT_COUNT[3]_i_3_n_0\
    );
\BIT_COUNT_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => \BIT_COUNT__5\,
      D => p_0_in(0),
      Q => BIT_COUNT_reg(0),
      R => '0'
    );
\BIT_COUNT_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => \BIT_COUNT__5\,
      D => p_0_in(1),
      Q => BIT_COUNT_reg(1),
      R => '0'
    );
\BIT_COUNT_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => \BIT_COUNT__5\,
      D => p_0_in(2),
      Q => BIT_COUNT_reg(2),
      R => '0'
    );
\BIT_COUNT_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => \BIT_COUNT__5\,
      D => p_0_in(3),
      Q => BIT_COUNT_reg(3),
      R => '0'
    );
CLEAR_PAGE_RECEIVED_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => ADDR_WR(3),
      I1 => ADDR_WR(4),
      I2 => RD,
      I3 => ADDR_WR(1),
      I4 => ADDR_WR(0),
      I5 => ADDR_WR(2),
      O => CLEAR_PAGE_REC_COMB
    );
CLEAR_STATUS_REG_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => ADDR_WR(3),
      I1 => ADDR_WR(4),
      I2 => RD,
      I3 => ADDR_WR(0),
      I4 => ADDR_WR(2),
      I5 => ADDR_WR(1),
      O => CLEAR_STATUS_REG_COMB
    );
\CONFIG_REG_WITH_AN.DUPLEX_MODE_REG_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FD0020"
    )
        port map (
      I0 => \^mdc_rising_out\,
      I1 => \CONFIG_REG_WITH_AN.UNIDIRECTIONAL_ENABLE_REG_i_2_n_0\,
      I2 => DATA_OUT(8),
      I3 => \out\,
      I4 => \CONFIG_REG_WITH_AN.DUPLEX_MODE_REG_reg\,
      O => MDC_RISING_REG3_reg_1
    );
\CONFIG_REG_WITH_AN.POWERDOWN_REG_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF20"
    )
        port map (
      I0 => \^mdc_rising_out\,
      I1 => \CONFIG_REG_WITH_AN.UNIDIRECTIONAL_ENABLE_REG_i_2_n_0\,
      I2 => DATA_OUT(11),
      I3 => \CONFIG_REG_WITH_AN.POWERDOWN_REG_reg\,
      O => MDC_RISING_REG3_reg_0
    );
\CONFIG_REG_WITH_AN.RESET_REG_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF20"
    )
        port map (
      I0 => \^mdc_rising_out\,
      I1 => \CONFIG_REG_WITH_AN.UNIDIRECTIONAL_ENABLE_REG_i_2_n_0\,
      I2 => DATA_OUT(15),
      I3 => \CONFIG_REG_WITH_AN.RESET_REG_reg\,
      O => MDC_RISING_REG3_reg_2
    );
\CONFIG_REG_WITH_AN.RESTART_AN_REG_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => DATA_OUT(9),
      I1 => \CONFIG_REG_WITH_AN.UNIDIRECTIONAL_ENABLE_REG_i_2_n_0\,
      O => p_2_out
    );
\CONFIG_REG_WITH_AN.UNIDIRECTIONAL_ENABLE_REG_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^mdc_rising_out\,
      I1 => \CONFIG_REG_WITH_AN.UNIDIRECTIONAL_ENABLE_REG_i_2_n_0\,
      O => LOOPBACK_REG
    );
\CONFIG_REG_WITH_AN.UNIDIRECTIONAL_ENABLE_REG_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEFF"
    )
        port map (
      I0 => ADDR_WR(4),
      I1 => ADDR_WR(3),
      I2 => ADDR_WR(0),
      I3 => WE,
      I4 => ADDR_WR(2),
      I5 => ADDR_WR(1),
      O => \CONFIG_REG_WITH_AN.UNIDIRECTIONAL_ENABLE_REG_i_2_n_0\
    );
\FSM_onehot_STATE[10]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => BIT_COUNT_reg(2),
      I1 => BIT_COUNT_reg(1),
      I2 => BIT_COUNT_reg(0),
      I3 => BIT_COUNT_reg(3),
      I4 => p_0_in11_in,
      O => \FSM_onehot_STATE[10]_i_1__3_n_0\
    );
\FSM_onehot_STATE[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEAAAAAAAA"
    )
        port map (
      I0 => \FSM_onehot_STATE_reg_n_0_[0]\,
      I1 => BIT_COUNT_reg(3),
      I2 => BIT_COUNT_reg(0),
      I3 => BIT_COUNT_reg(1),
      I4 => BIT_COUNT_reg(2),
      I5 => ADDRESS_MATCH,
      O => \FSM_onehot_STATE[1]_i_1_n_0\
    );
\FSM_onehot_STATE[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => ADDRESS_MATCH,
      I1 => BIT_COUNT_reg(3),
      I2 => BIT_COUNT_reg(0),
      I3 => BIT_COUNT_reg(1),
      I4 => BIT_COUNT_reg(2),
      I5 => p_0_in11_in,
      O => \FSM_onehot_STATE[2]_i_1_n_0\
    );
\FSM_onehot_STATE[3]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ADDR_RD(0),
      I1 => \FSM_onehot_STATE_reg_n_0_[6]\,
      O => \FSM_onehot_STATE[3]_i_1__0_n_0\
    );
\FSM_onehot_STATE[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \FSM_onehot_STATE_reg_n_0_[5]\,
      I1 => \FSM_onehot_STATE_reg_n_0_[4]\,
      I2 => ADDR_RD(0),
      O => \FSM_onehot_STATE[4]_i_1__0_n_0\
    );
\FSM_onehot_STATE[6]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => ADDR_RD(0),
      I1 => \FSM_onehot_STATE_reg_n_0_[4]\,
      I2 => \FSM_onehot_STATE_reg_n_0_[6]\,
      O => \FSM_onehot_STATE[6]_i_1__3_n_0\
    );
\FSM_onehot_STATE[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEAAAAAAAA"
    )
        port map (
      I0 => \FSM_onehot_STATE_reg_n_0_[7]\,
      I1 => BIT_COUNT_reg(3),
      I2 => BIT_COUNT_reg(0),
      I3 => BIT_COUNT_reg(1),
      I4 => BIT_COUNT_reg(2),
      I5 => \FSM_onehot_STATE_reg_n_0_[8]\,
      O => \FSM_onehot_STATE[8]_i_1_n_0\
    );
\FSM_onehot_STATE[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \FSM_onehot_STATE_reg_n_0_[8]\,
      I1 => BIT_COUNT_reg(2),
      I2 => BIT_COUNT_reg(1),
      I3 => BIT_COUNT_reg(0),
      I4 => BIT_COUNT_reg(3),
      O => \FSM_onehot_STATE[9]_i_1_n_0\
    );
\FSM_onehot_STATE_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => MDC_RISING_REG1,
      D => \FSM_onehot_STATE_reg_n_0_[3]\,
      Q => \FSM_onehot_STATE_reg_n_0_[0]\,
      R => \out\
    );
\FSM_onehot_STATE_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => MDC_RISING_REG1,
      D => \FSM_onehot_STATE[10]_i_1__3_n_0\,
      Q => \FSM_onehot_STATE_reg_n_0_[10]\,
      R => \out\
    );
\FSM_onehot_STATE_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => MDC_RISING_REG1,
      D => \FSM_onehot_STATE[1]_i_1_n_0\,
      Q => ADDRESS_MATCH,
      R => \out\
    );
\FSM_onehot_STATE_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => MDC_RISING_REG1,
      D => \FSM_onehot_STATE[2]_i_1_n_0\,
      Q => p_0_in11_in,
      R => \out\
    );
\FSM_onehot_STATE_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => MDC_RISING_REG1,
      D => \FSM_onehot_STATE[3]_i_1__0_n_0\,
      Q => \FSM_onehot_STATE_reg_n_0_[3]\,
      R => \out\
    );
\FSM_onehot_STATE_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => userclk,
      CE => MDC_RISING_REG1,
      D => \FSM_onehot_STATE[4]_i_1__0_n_0\,
      Q => \FSM_onehot_STATE_reg_n_0_[4]\,
      S => \out\
    );
\FSM_onehot_STATE_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => MDC_RISING_REG1,
      D => \FSM_onehot_STATE_reg_n_0_[9]\,
      Q => \FSM_onehot_STATE_reg_n_0_[5]\,
      R => \out\
    );
\FSM_onehot_STATE_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => MDC_RISING_REG1,
      D => \FSM_onehot_STATE[6]_i_1__3_n_0\,
      Q => \FSM_onehot_STATE_reg_n_0_[6]\,
      R => \out\
    );
\FSM_onehot_STATE_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => MDC_RISING_REG1,
      D => \FSM_onehot_STATE_reg_n_0_[10]\,
      Q => \FSM_onehot_STATE_reg_n_0_[7]\,
      R => \out\
    );
\FSM_onehot_STATE_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => MDC_RISING_REG1,
      D => \FSM_onehot_STATE[8]_i_1_n_0\,
      Q => \FSM_onehot_STATE_reg_n_0_[8]\,
      R => \out\
    );
\FSM_onehot_STATE_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => MDC_RISING_REG1,
      D => \FSM_onehot_STATE[9]_i_1_n_0\,
      Q => \FSM_onehot_STATE_reg_n_0_[9]\,
      R => \out\
    );
\GEN_INTERRUPT_LOGIC.AN_INTERRUPT_ENABLE_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFFFF08000000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \GEN_INTERRUPT_LOGIC.AN_INTERRUPT_ENABLE_i_2_n_0\,
      I2 => ADDR_WR(3),
      I3 => ADDR_WR(4),
      I4 => \^mdc_rising_out\,
      I5 => p_6_in(0),
      O => \SHIFT_REG_reg[0]_0\
    );
\GEN_INTERRUPT_LOGIC.AN_INTERRUPT_ENABLE_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => ADDR_WR(1),
      I1 => ADDR_WR(2),
      I2 => WE,
      I3 => ADDR_WR(0),
      O => \GEN_INTERRUPT_LOGIC.AN_INTERRUPT_ENABLE_i_2_n_0\
    );
\GEN_INTERRUPT_LOGIC.AN_INTERRUPT_INT_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B0B0F0B00000F000"
    )
        port map (
      I0 => \^q\(1),
      I1 => AN_INTERRUPT_ENABLE14_out,
      I2 => p_6_in(0),
      I3 => MR_AN_COMPLETE,
      I4 => AN_COMPLETE_REG1,
      I5 => an_interrupt_ch0,
      O => \SHIFT_REG_reg[1]_0\
    );
\GEN_INTERRUPT_LOGIC.AN_INTERRUPT_INT_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \GEN_INTERRUPT_LOGIC.AN_INTERRUPT_ENABLE_i_2_n_0\,
      I1 => ADDR_WR(3),
      I2 => ADDR_WR(4),
      I3 => \^mdc_rising_out\,
      O => AN_INTERRUPT_ENABLE14_out
    );
LAST_DATA_SHIFT_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_STATE_reg_n_0_[5]\,
      I1 => MDC_RISING_REG1_0,
      O => LAST_DATA_SHIFT0
    );
LAST_DATA_SHIFT_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => LAST_DATA_SHIFT0,
      Q => LAST_DATA_SHIFT,
      R => '0'
    );
MDC_RISING_REG1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => MDC_RISING_REG1,
      Q => MDC_RISING_REG1_0,
      R => \out\
    );
MDC_RISING_REG2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => MDC_RISING_REG1_0,
      Q => MDC_RISING_REG2,
      R => \out\
    );
MDC_RISING_REG3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => MDC_RISING_REG2,
      Q => \^mdc_rising_out\,
      R => \out\
    );
MDIO_IN_REG_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => MDC_RISING_REG1,
      D => \MDIO_IN__0\,
      Q => ADDR_RD(0),
      S => \out\
    );
MDIO_OUT_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDFDFFFC"
    )
        port map (
      I0 => MDIO_OUT_i_2_n_0,
      I1 => MDIO_OUT_i_3_n_0,
      I2 => DATA_OUT(15),
      I3 => MDIO_OUT_i_4_n_0,
      I4 => p_0_in11_in,
      O => MDIO_OUT_i_1_n_0
    );
MDIO_OUT_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => BIT_COUNT_reg(3),
      I1 => BIT_COUNT_reg(0),
      I2 => BIT_COUNT_reg(1),
      I3 => BIT_COUNT_reg(2),
      O => MDIO_OUT_i_2_n_0
    );
MDIO_OUT_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => \OPCODE_reg_n_0_[0]\,
      I1 => \OPCODE_reg_n_0_[1]\,
      I2 => ADDRESS_MATCH_reg_n_0,
      O => MDIO_OUT_i_3_n_0
    );
MDIO_OUT_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \FSM_onehot_STATE_reg_n_0_[10]\,
      I1 => \FSM_onehot_STATE_reg_n_0_[8]\,
      I2 => \FSM_onehot_STATE_reg_n_0_[7]\,
      O => MDIO_OUT_i_4_n_0
    );
MDIO_OUT_reg: unisim.vcomponents.FDSE
     port map (
      C => userclk,
      CE => MDC_RISING_REG1,
      D => MDIO_OUT_i_1_n_0,
      Q => mdio_out_ch0,
      S => \out\
    );
MDIO_TRI_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF55550003"
    )
        port map (
      I0 => MDIO_OUT_i_2_n_0,
      I1 => \FSM_onehot_STATE_reg_n_0_[7]\,
      I2 => \FSM_onehot_STATE_reg_n_0_[8]\,
      I3 => \FSM_onehot_STATE_reg_n_0_[10]\,
      I4 => p_0_in11_in,
      I5 => MDIO_OUT_i_3_n_0,
      O => MDIO_TRI_i_1_n_0
    );
MDIO_TRI_reg: unisim.vcomponents.FDSE
     port map (
      C => userclk,
      CE => MDC_RISING_REG1,
      D => MDIO_TRI_i_1_n_0,
      Q => mdio_tri_ch0,
      S => \out\
    );
\OPCODE[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => BIT_COUNT_reg(2),
      I1 => BIT_COUNT_reg(3),
      I2 => MDC_RISING_REG1,
      I3 => ADDRESS_MATCH,
      I4 => BIT_COUNT_reg(1),
      I5 => BIT_COUNT_reg(0),
      O => OPCODE
    );
\OPCODE_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => OPCODE,
      D => \^q\(0),
      Q => \OPCODE_reg_n_0_[0]\,
      R => '0'
    );
\OPCODE_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => OPCODE,
      D => \^q\(1),
      Q => \OPCODE_reg_n_0_[1]\,
      R => '0'
    );
\QSGMII_SPEC.RUNDISP_EN_REG_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => ADDR_WR(3),
      I1 => ADDR_WR(4),
      I2 => \^mdc_rising_out\,
      I3 => ADDR_WR(1),
      I4 => \QSGMII_SPEC.RUNDISP_EN_REG_i_2_n_0\,
      O => RUNDISP_EN_REG
    );
\QSGMII_SPEC.RUNDISP_EN_REG_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => ADDR_WR(0),
      I1 => WE,
      I2 => ADDR_WR(2),
      O => \QSGMII_SPEC.RUNDISP_EN_REG_i_2_n_0\
    );
RD_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004FF0400"
    )
        port map (
      I0 => RD_i_2_n_0,
      I1 => \FSM_onehot_STATE_reg_n_0_[5]\,
      I2 => MDIO_OUT_i_3_n_0,
      I3 => MDC_RISING_REG2,
      I4 => RD,
      I5 => \out\,
      O => RD_i_1_n_0
    );
RD_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => ADDRESS_MATCH_reg_n_0,
      I1 => \FSM_onehot_STATE_reg_n_0_[5]\,
      I2 => \OPCODE_reg_n_0_[0]\,
      I3 => \OPCODE_reg_n_0_[1]\,
      O => RD_i_2_n_0
    );
RD_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_i_1_n_0,
      Q => RD,
      R => '0'
    );
\SHIFT_REG[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3808FFFF38080000"
    )
        port map (
      I0 => \SHIFT_REG[0]_i_2_n_0\,
      I1 => \^q\(1),
      I2 => DATA_OUT(3),
      I3 => \SHIFT_REG[0]_i_3_n_0\,
      I4 => \FSM_onehot_STATE[10]_i_1__3_n_0\,
      I5 => ADDR_RD(0),
      O => \SHIFT_REG[0]_i_1_n_0\
    );
\SHIFT_REG[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      I1 => DATA_OUT(2),
      O => \SHIFT_REG[0]_i_2_n_0\
    );
\SHIFT_REG[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000AFC"
    )
        port map (
      I0 => \SHIFT_REG_reg[0]_1\,
      I1 => p_6_in(0),
      I2 => ADDR_RD(0),
      I3 => \^q\(0),
      I4 => DATA_OUT(2),
      O => \SHIFT_REG[0]_i_3_n_0\
    );
\SHIFT_REG[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FF0100"
    )
        port map (
      I0 => DATA_OUT(2),
      I1 => DATA_OUT(3),
      I2 => \SHIFT_REG[10]_i_2_n_0\,
      I3 => \FSM_onehot_STATE[10]_i_1__3_n_0\,
      I4 => DATA_OUT(9),
      O => \SHIFT_REG[10]_i_1_n_0\
    );
\SHIFT_REG[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFCF33FFCCFFDD"
    )
        port map (
      I0 => \SHIFT_REG_reg[10]_0\,
      I1 => \^q\(0),
      I2 => \SHIFT_REG_reg[15]_0\(0),
      I3 => \^q\(1),
      I4 => DATA_OUT(2),
      I5 => ADDR_RD(0),
      O => \SHIFT_REG[10]_i_2_n_0\
    );
\SHIFT_REG[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FF0200"
    )
        port map (
      I0 => \SHIFT_REG[11]_i_2_n_0\,
      I1 => DATA_OUT(2),
      I2 => DATA_OUT(3),
      I3 => \FSM_onehot_STATE[10]_i_1__3_n_0\,
      I4 => \^q\(3),
      O => \SHIFT_REG[11]_i_1_n_0\
    );
\SHIFT_REG[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000F000A0000FC"
    )
        port map (
      I0 => TOGGLE_RX,
      I1 => \CONFIG_REG_WITH_AN.POWERDOWN_REG_reg\,
      I2 => DATA_OUT(2),
      I3 => ADDR_RD(0),
      I4 => \^q\(1),
      I5 => \^q\(0),
      O => \SHIFT_REG[11]_i_2_n_0\
    );
\SHIFT_REG[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F444FFFFF4440000"
    )
        port map (
      I0 => \SHIFT_REG[14]_i_2_n_0\,
      I1 => \SHIFT_REG_reg[15]_0\(1),
      I2 => \SHIFT_REG_reg[12]_0\,
      I3 => \SHIFT_REG[15]_i_3_n_0\,
      I4 => \FSM_onehot_STATE[10]_i_1__3_n_0\,
      I5 => DATA_OUT(11),
      O => \SHIFT_REG[12]_i_1_n_0\
    );
\SHIFT_REG[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA2"
    )
        port map (
      I0 => \^q\(4),
      I1 => p_0_in11_in,
      I2 => BIT_COUNT_reg(3),
      I3 => BIT_COUNT_reg(0),
      I4 => BIT_COUNT_reg(1),
      I5 => BIT_COUNT_reg(2),
      O => \SHIFT_REG[13]_i_1_n_0\
    );
\SHIFT_REG[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F444FFFFF4440000"
    )
        port map (
      I0 => \SHIFT_REG[14]_i_2_n_0\,
      I1 => \SHIFT_REG_reg[15]_0\(2),
      I2 => \SHIFT_REG[15]_i_3_n_0\,
      I3 => \SHIFT_REG_reg[14]_0\,
      I4 => \FSM_onehot_STATE[10]_i_1__3_n_0\,
      I5 => \SHIFT_REG_reg_n_0_[13]\,
      O => \SHIFT_REG[14]_i_1_n_0\
    );
\SHIFT_REG[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFBFF"
    )
        port map (
      I0 => DATA_OUT(3),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => ADDR_RD(0),
      I4 => DATA_OUT(2),
      O => \SHIFT_REG[14]_i_2_n_0\
    );
\SHIFT_REG[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => MDC_RISING_REG1,
      I1 => LAST_DATA_SHIFT,
      O => SHIFT_REG0
    );
\SHIFT_REG[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8FFF800"
    )
        port map (
      I0 => \SHIFT_REG[15]_i_3_n_0\,
      I1 => \CONFIG_REG_WITH_AN.RESET_REG_reg\,
      I2 => \SHIFT_REG[15]_i_4_n_0\,
      I3 => \FSM_onehot_STATE[10]_i_1__3_n_0\,
      I4 => \^q\(5),
      O => \SHIFT_REG[15]_i_2_n_0\
    );
\SHIFT_REG[15]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => ADDR_RD(0),
      I3 => DATA_OUT(2),
      I4 => DATA_OUT(3),
      O => \SHIFT_REG[15]_i_3_n_0\
    );
\SHIFT_REG[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0900080000000000"
    )
        port map (
      I0 => DATA_OUT(2),
      I1 => \^q\(0),
      I2 => DATA_OUT(3),
      I3 => \^q\(1),
      I4 => \SHIFT_REG_reg[15]_0\(3),
      I5 => ADDR_RD(0),
      O => \SHIFT_REG[15]_i_4_n_0\
    );
\SHIFT_REG[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0EFF0E00"
    )
        port map (
      I0 => \SHIFT_REG[1]_i_2_n_0\,
      I1 => \SHIFT_REG[1]_i_3_n_0\,
      I2 => ADDR_RD(0),
      I3 => \FSM_onehot_STATE[10]_i_1__3_n_0\,
      I4 => \^q\(0),
      O => \SHIFT_REG[1]_i_1_n_0\
    );
\SHIFT_REG[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000D080000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \SHIFT_REG_reg[1]_1\,
      I2 => \^q\(1),
      I3 => an_interrupt_ch0,
      I4 => DATA_OUT(3),
      I5 => DATA_OUT(2),
      O => \SHIFT_REG[1]_i_2_n_0\
    );
\SHIFT_REG[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => MR_PAGE_RX_SET,
      I3 => DATA_OUT(3),
      I4 => DATA_OUT(2),
      O => \SHIFT_REG[1]_i_3_n_0\
    );
\SHIFT_REG[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => DATA_OUT(3),
      I1 => \SHIFT_REG[2]_i_2_n_0\,
      I2 => \FSM_onehot_STATE[10]_i_1__3_n_0\,
      I3 => \^q\(1),
      O => \SHIFT_REG[2]_i_1_n_0\
    );
\SHIFT_REG[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF00FFDFFFFF"
    )
        port map (
      I0 => MR_LINK_STATUS,
      I1 => \^q\(1),
      I2 => reset_done,
      I3 => DATA_OUT(2),
      I4 => ADDR_RD(0),
      I5 => \^q\(0),
      O => \SHIFT_REG[2]_i_2_n_0\
    );
\SHIFT_REG[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF00100000"
    )
        port map (
      I0 => DATA_OUT(3),
      I1 => \^q\(1),
      I2 => ADDR_RD(0),
      I3 => \^q\(0),
      I4 => \FSM_onehot_STATE[10]_i_1__3_n_0\,
      I5 => DATA_OUT(2),
      O => \SHIFT_REG[3]_i_1_n_0\
    );
\SHIFT_REG[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF00D50000"
    )
        port map (
      I0 => \SHIFT_REG[4]_i_2_n_0\,
      I1 => status_vector_ch0(0),
      I2 => \SHIFT_REG[7]_i_2_n_0\,
      I3 => \^q\(1),
      I4 => \FSM_onehot_STATE[10]_i_1__3_n_0\,
      I5 => DATA_OUT(3),
      O => \SHIFT_REG[4]_i_1_n_0\
    );
\SHIFT_REG[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => DATA_OUT(2),
      I1 => ADDR_RD(0),
      I2 => \^q\(0),
      O => \SHIFT_REG[4]_i_2_n_0\
    );
\SHIFT_REG[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF000F088F000F0"
    )
        port map (
      I0 => \SHIFT_REG[7]_i_2_n_0\,
      I1 => MR_AN_COMPLETE,
      I2 => \SHIFT_REG_reg_n_0_[4]\,
      I3 => \FSM_onehot_STATE[10]_i_1__3_n_0\,
      I4 => \SHIFT_REG[8]_i_2_n_0\,
      I5 => \SHIFT_REG[5]_i_2_n_0\,
      O => \SHIFT_REG[5]_i_1_n_0\
    );
\SHIFT_REG[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1110"
    )
        port map (
      I0 => DATA_OUT(2),
      I1 => ADDR_RD(0),
      I2 => p_9_in(0),
      I3 => \^q\(0),
      O => \SHIFT_REG[5]_i_2_n_0\
    );
\SHIFT_REG[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"020AFFFF020A0000"
    )
        port map (
      I0 => \SHIFT_REG[8]_i_2_n_0\,
      I1 => \^q\(0),
      I2 => DATA_OUT(2),
      I3 => ADDR_RD(0),
      I4 => \FSM_onehot_STATE[10]_i_1__3_n_0\,
      I5 => \^q\(2),
      O => \SHIFT_REG[6]_i_1_n_0\
    );
\SHIFT_REG[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"222E2222"
    )
        port map (
      I0 => \SHIFT_REG_reg_n_0_[6]\,
      I1 => \FSM_onehot_STATE[10]_i_1__3_n_0\,
      I2 => DATA_OUT(3),
      I3 => \^q\(1),
      I4 => \SHIFT_REG[7]_i_2_n_0\,
      O => \SHIFT_REG[7]_i_1_n_0\
    );
\SHIFT_REG[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => DATA_OUT(2),
      I1 => ADDR_RD(0),
      I2 => \^q\(0),
      O => \SHIFT_REG[7]_i_2_n_0\
    );
\SHIFT_REG[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"020AFFFF020A0000"
    )
        port map (
      I0 => \SHIFT_REG[8]_i_2_n_0\,
      I1 => \^q\(0),
      I2 => DATA_OUT(2),
      I3 => ADDR_RD(0),
      I4 => \FSM_onehot_STATE[10]_i_1__3_n_0\,
      I5 => \SHIFT_REG_reg_n_0_[7]\,
      O => \SHIFT_REG[8]_i_1_n_0\
    );
\SHIFT_REG[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(1),
      I1 => DATA_OUT(3),
      O => \SHIFT_REG[8]_i_2_n_0\
    );
\SHIFT_REG[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => RESTART_AN_REG,
      I1 => \SHIFT_REG[15]_i_3_n_0\,
      I2 => \FSM_onehot_STATE[10]_i_1__3_n_0\,
      I3 => DATA_OUT(8),
      O => \SHIFT_REG[9]_i_1_n_0\
    );
\SHIFT_REG_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => SHIFT_REG0,
      D => \SHIFT_REG[0]_i_1_n_0\,
      Q => \^q\(0),
      R => '0'
    );
\SHIFT_REG_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => SHIFT_REG0,
      D => \SHIFT_REG[10]_i_1_n_0\,
      Q => \^q\(3),
      R => '0'
    );
\SHIFT_REG_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => SHIFT_REG0,
      D => \SHIFT_REG[11]_i_1_n_0\,
      Q => DATA_OUT(11),
      R => '0'
    );
\SHIFT_REG_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => SHIFT_REG0,
      D => \SHIFT_REG[12]_i_1_n_0\,
      Q => \^q\(4),
      R => '0'
    );
\SHIFT_REG_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => SHIFT_REG0,
      D => \SHIFT_REG[13]_i_1_n_0\,
      Q => \SHIFT_REG_reg_n_0_[13]\,
      R => '0'
    );
\SHIFT_REG_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => SHIFT_REG0,
      D => \SHIFT_REG[14]_i_1_n_0\,
      Q => \^q\(5),
      R => '0'
    );
\SHIFT_REG_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => SHIFT_REG0,
      D => \SHIFT_REG[15]_i_2_n_0\,
      Q => DATA_OUT(15),
      R => '0'
    );
\SHIFT_REG_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => SHIFT_REG0,
      D => \SHIFT_REG[1]_i_1_n_0\,
      Q => \^q\(1),
      R => '0'
    );
\SHIFT_REG_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => SHIFT_REG0,
      D => \SHIFT_REG[2]_i_1_n_0\,
      Q => DATA_OUT(2),
      R => '0'
    );
\SHIFT_REG_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => SHIFT_REG0,
      D => \SHIFT_REG[3]_i_1_n_0\,
      Q => DATA_OUT(3),
      R => '0'
    );
\SHIFT_REG_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => SHIFT_REG0,
      D => \SHIFT_REG[4]_i_1_n_0\,
      Q => \SHIFT_REG_reg_n_0_[4]\,
      R => '0'
    );
\SHIFT_REG_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => SHIFT_REG0,
      D => \SHIFT_REG[5]_i_1_n_0\,
      Q => \^q\(2),
      R => '0'
    );
\SHIFT_REG_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => SHIFT_REG0,
      D => \SHIFT_REG[6]_i_1_n_0\,
      Q => \SHIFT_REG_reg_n_0_[6]\,
      R => '0'
    );
\SHIFT_REG_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => SHIFT_REG0,
      D => \SHIFT_REG[7]_i_1_n_0\,
      Q => \SHIFT_REG_reg_n_0_[7]\,
      R => '0'
    );
\SHIFT_REG_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => SHIFT_REG0,
      D => \SHIFT_REG[8]_i_1_n_0\,
      Q => DATA_OUT(8),
      R => '0'
    );
\SHIFT_REG_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => SHIFT_REG0,
      D => \SHIFT_REG[9]_i_1_n_0\,
      Q => DATA_OUT(9),
      R => '0'
    );
WE_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080FFFF00800000"
    )
        port map (
      I0 => ADDRESS_MATCH_reg_n_0,
      I1 => \FSM_onehot_STATE_reg_n_0_[5]\,
      I2 => \OPCODE_reg_n_0_[0]\,
      I3 => \OPCODE_reg_n_0_[1]\,
      I4 => MDC_RISING_REG2,
      I5 => WE,
      O => WE_i_1_n_0
    );
WE_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => WE_i_1_n_0,
      Q => WE,
      R => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity quadsgmii_0_TEST_RX is
  port (
    status_vector_ch3 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    RX_IDLE : out STD_LOGIC;
    SOP_REG3 : out STD_LOGIC;
    RX_DATA_ERROR : out STD_LOGIC;
    gmii_rx_er_ch3 : out STD_LOGIC;
    RX_CONFIG_VALID : out STD_LOGIC;
    RECEIVE : out STD_LOGIC;
    gmii_rx_dv_ch3 : out STD_LOGIC;
    RX_INVALID : out STD_LOGIC;
    \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg[5]\ : out STD_LOGIC;
    \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg[2]\ : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \RX_CONFIG_REG_reg[10]_0\ : out STD_LOGIC;
    \RX_CONFIG_REG_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    BASEX_REMOTE_FAULT_RSLVD : out STD_LOGIC_VECTOR ( 0 to 0 );
    \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg[3]\ : out STD_LOGIC;
    FALSE_CARRIER_REG3_reg_0 : out STD_LOGIC;
    I_REG_reg_0 : out STD_LOGIC;
    RX_CONFIG_VALID_INT_reg_0 : out STD_LOGIC;
    gmii_rxd_ch3 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    userclk : in STD_LOGIC;
    \RX_CONFIG_VALID_REG_reg[0]_0\ : in STD_LOGIC;
    FALSE_NIT0 : in STD_LOGIC;
    SYNC_STATUS_REG0 : in STD_LOGIC;
    S0 : in STD_LOGIC;
    S2 : in STD_LOGIC;
    RXCHARISK_REG1_reg_0 : in STD_LOGIC;
    RX_ER0 : in STD_LOGIC;
    \RX_CONFIG_REG_reg[7]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    RXSYNC_STATUS : in STD_LOGIC;
    RXEVEN0_out : in STD_LOGIC;
    RX_INVALID_reg_0 : in STD_LOGIC;
    FALSE_CARRIER_reg_0 : in STD_LOGIC;
    RXNOTINTABLE_INT : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    CONFIG_REG_MATCH_reg : in STD_LOGIC_VECTOR ( 2 downto 0 );
    RX_DV0 : in STD_LOGIC;
    XMIT_DATA : in STD_LOGIC;
    RECEIVED_IDLE : in STD_LOGIC;
    RX_CONFIG_REG_NULL_reg : in STD_LOGIC;
    \RXD_reg[7]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmii_0_TEST_RX : entity is "RX";
end quadsgmii_0_TEST_RX;

architecture STRUCTURE of quadsgmii_0_TEST_RX is
  signal C : STD_LOGIC;
  signal C0 : STD_LOGIC;
  signal CGBAD : STD_LOGIC;
  signal CGBAD_REG1 : STD_LOGIC;
  signal CGBAD_REG2 : STD_LOGIC;
  signal CGBAD_REG3 : STD_LOGIC;
  signal C_HDR_REMOVED : STD_LOGIC;
  signal C_HDR_REMOVED_REG : STD_LOGIC;
  signal C_REG1 : STD_LOGIC;
  signal C_REG2 : STD_LOGIC;
  signal C_REG3 : STD_LOGIC;
  signal D0p0 : STD_LOGIC;
  signal D0p0_REG : STD_LOGIC;
  signal EOP : STD_LOGIC;
  signal EOP0 : STD_LOGIC;
  signal EOP_REG1 : STD_LOGIC;
  signal EOP_REG10 : STD_LOGIC;
  signal \EOP_i_2__2_n_0\ : STD_LOGIC;
  signal EXTEND : STD_LOGIC;
  signal EXTEND_ERR : STD_LOGIC;
  signal EXTEND_ERR0 : STD_LOGIC;
  signal EXTEND_REG1 : STD_LOGIC;
  signal EXTEND_REG2 : STD_LOGIC;
  signal EXTEND_REG3 : STD_LOGIC;
  signal \EXTEND_i_1__2_n_0\ : STD_LOGIC;
  signal EXT_ILLEGAL_K : STD_LOGIC;
  signal EXT_ILLEGAL_K0 : STD_LOGIC;
  signal EXT_ILLEGAL_K_REG1 : STD_LOGIC;
  signal EXT_ILLEGAL_K_REG2 : STD_LOGIC;
  signal FALSE_CARRIER : STD_LOGIC;
  signal FALSE_CARRIER0 : STD_LOGIC;
  signal FALSE_CARRIER_REG1 : STD_LOGIC;
  signal FALSE_CARRIER_REG2 : STD_LOGIC;
  signal FALSE_CARRIER_REG3 : STD_LOGIC;
  signal \FALSE_CARRIER_i_1__2_n_0\ : STD_LOGIC;
  signal FALSE_DATA : STD_LOGIC;
  signal FALSE_DATA0 : STD_LOGIC;
  signal \FALSE_DATA_i_2__2_n_0\ : STD_LOGIC;
  signal \FALSE_DATA_i_3__2_n_0\ : STD_LOGIC;
  signal \FALSE_DATA_i_4__2_n_0\ : STD_LOGIC;
  signal \FALSE_DATA_i_5__2_n_0\ : STD_LOGIC;
  signal \FALSE_DATA_i_6__2_n_0\ : STD_LOGIC;
  signal FALSE_K : STD_LOGIC;
  signal FALSE_K0 : STD_LOGIC;
  signal \FALSE_K_i_2__2_n_0\ : STD_LOGIC;
  signal \FALSE_K_i_3__2_n_0\ : STD_LOGIC;
  signal FALSE_NIT : STD_LOGIC;
  signal FROM_IDLE_D : STD_LOGIC;
  signal FROM_IDLE_D0 : STD_LOGIC;
  signal FROM_RX_CX : STD_LOGIC;
  signal FROM_RX_CX0 : STD_LOGIC;
  signal FROM_RX_K : STD_LOGIC;
  signal FROM_RX_K0 : STD_LOGIC;
  signal I : STD_LOGIC;
  signal I0 : STD_LOGIC;
  signal \IDLE_REG_reg_n_0_[0]\ : STD_LOGIC;
  signal \IDLE_REG_reg_n_0_[2]\ : STD_LOGIC;
  signal ILLEGAL_K : STD_LOGIC;
  signal ILLEGAL_K0 : STD_LOGIC;
  signal ILLEGAL_K_REG1 : STD_LOGIC;
  signal ILLEGAL_K_REG2 : STD_LOGIC;
  signal \I_i_2__2_n_0\ : STD_LOGIC;
  signal \I_i_3__2_n_0\ : STD_LOGIC;
  signal \I_i_4__2_n_0\ : STD_LOGIC;
  signal \I_i_5__2_n_0\ : STD_LOGIC;
  signal \I_i_6__2_n_0\ : STD_LOGIC;
  signal K23p7 : STD_LOGIC;
  signal K28p5 : STD_LOGIC;
  signal K28p5_REG1 : STD_LOGIC;
  signal K28p5_REG2 : STD_LOGIC;
  signal K29p7 : STD_LOGIC;
  signal R : STD_LOGIC;
  signal \^receive\ : STD_LOGIC;
  signal \RECEIVE_i_1__2_n_0\ : STD_LOGIC;
  signal \RUDI_C0__0\ : STD_LOGIC;
  signal RUDI_I0 : STD_LOGIC;
  signal RXCHARISK_REG1 : STD_LOGIC;
  signal RXDATA_REG5 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \RXD[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \RXD[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \RXD[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \RXD[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \RXD[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \RXD[5]_i_1__2_n_0\ : STD_LOGIC;
  signal \RXD[6]_i_1__2_n_0\ : STD_LOGIC;
  signal \RXD[7]_i_1__2_n_0\ : STD_LOGIC;
  signal \RX_CONFIG_REG[15]_i_1__2_n_0\ : STD_LOGIC;
  signal \RX_CONFIG_REG[7]_i_1__2_n_0\ : STD_LOGIC;
  signal \RX_CONFIG_REG_NULL_i_2__2_n_0\ : STD_LOGIC;
  signal \RX_CONFIG_REG_NULL_i_3__2_n_0\ : STD_LOGIC;
  signal \RX_CONFIG_REG_NULL_i_4__2_n_0\ : STD_LOGIC;
  signal \RX_CONFIG_REG_NULL_i_5__2_n_0\ : STD_LOGIC;
  signal \^rx_config_reg_reg[15]_0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^rx_config_valid\ : STD_LOGIC;
  signal RX_CONFIG_VALID_INT0 : STD_LOGIC;
  signal \RX_CONFIG_VALID_INT_i_2__2_n_0\ : STD_LOGIC;
  signal \RX_CONFIG_VALID_REG_reg_n_0_[0]\ : STD_LOGIC;
  signal \RX_CONFIG_VALID_REG_reg_n_0_[3]\ : STD_LOGIC;
  signal RX_DATA_ERROR0 : STD_LOGIC;
  signal \RX_DATA_ERROR_i_2__2_n_0\ : STD_LOGIC;
  signal \RX_DATA_ERROR_i_3__2_n_0\ : STD_LOGIC;
  signal \RX_DATA_ERROR_i_4__2_n_0\ : STD_LOGIC;
  signal \RX_DV_i_1__2_n_0\ : STD_LOGIC;
  signal \^rx_idle\ : STD_LOGIC;
  signal \^rx_invalid\ : STD_LOGIC;
  signal \RX_INVALID_i_1__2_n_0\ : STD_LOGIC;
  signal R_REG1 : STD_LOGIC;
  signal S : STD_LOGIC;
  signal SOP : STD_LOGIC;
  signal SOP0 : STD_LOGIC;
  signal SOP_REG1 : STD_LOGIC;
  signal SOP_REG2 : STD_LOGIC;
  signal \^sop_reg3\ : STD_LOGIC;
  signal SYNC_STATUS_REG : STD_LOGIC;
  signal T : STD_LOGIC;
  signal T_REG1 : STD_LOGIC;
  signal T_REG2 : STD_LOGIC;
  signal \^use_rocket_io.no_1588.reclock_mgt_signals_txoutclk.rxdata_int_reg[2]\ : STD_LOGIC;
  signal \^use_rocket_io.no_1588.reclock_mgt_signals_txoutclk.rxdata_int_reg[5]\ : STD_LOGIC;
  signal WAIT_FOR_K : STD_LOGIC;
  signal \WAIT_FOR_K_i_1__2_n_0\ : STD_LOGIC;
  signal \^gmii_rx_dv_ch3\ : STD_LOGIC;
  signal p_0_in1_in : STD_LOGIC;
  signal p_0_in2_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \BASEX_REMOTE_FAULT[1]_i_1__2\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of \D0p0_REG_i_1__2\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \EXT_ILLEGAL_K_i_1__2\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \FALSE_DATA_i_6__2\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \FALSE_K_i_2__2\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \FALSE_K_i_3__2\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \ILLEGAL_K_i_1__2\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \I_i_4__2\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \I_i_5__2\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \I_i_6__2\ : label is "soft_lutpair307";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \RXDATA_REG5_reg[0]_srl5\ : label is "inst/quadsgmii_0_TEST_core/\qsgmii_inst/GPCS_PMA_GEN_i3/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg ";
  attribute srl_name : string;
  attribute srl_name of \RXDATA_REG5_reg[0]_srl5\ : label is "inst/quadsgmii_0_TEST_core/\qsgmii_inst/GPCS_PMA_GEN_i3/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg[0]_srl5 ";
  attribute srl_bus_name of \RXDATA_REG5_reg[1]_srl5\ : label is "inst/quadsgmii_0_TEST_core/\qsgmii_inst/GPCS_PMA_GEN_i3/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg ";
  attribute srl_name of \RXDATA_REG5_reg[1]_srl5\ : label is "inst/quadsgmii_0_TEST_core/\qsgmii_inst/GPCS_PMA_GEN_i3/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg[1]_srl5 ";
  attribute srl_bus_name of \RXDATA_REG5_reg[2]_srl5\ : label is "inst/quadsgmii_0_TEST_core/\qsgmii_inst/GPCS_PMA_GEN_i3/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg ";
  attribute srl_name of \RXDATA_REG5_reg[2]_srl5\ : label is "inst/quadsgmii_0_TEST_core/\qsgmii_inst/GPCS_PMA_GEN_i3/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg[2]_srl5 ";
  attribute srl_bus_name of \RXDATA_REG5_reg[3]_srl5\ : label is "inst/quadsgmii_0_TEST_core/\qsgmii_inst/GPCS_PMA_GEN_i3/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg ";
  attribute srl_name of \RXDATA_REG5_reg[3]_srl5\ : label is "inst/quadsgmii_0_TEST_core/\qsgmii_inst/GPCS_PMA_GEN_i3/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg[3]_srl5 ";
  attribute srl_bus_name of \RXDATA_REG5_reg[4]_srl5\ : label is "inst/quadsgmii_0_TEST_core/\qsgmii_inst/GPCS_PMA_GEN_i3/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg ";
  attribute srl_name of \RXDATA_REG5_reg[4]_srl5\ : label is "inst/quadsgmii_0_TEST_core/\qsgmii_inst/GPCS_PMA_GEN_i3/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg[4]_srl5 ";
  attribute srl_bus_name of \RXDATA_REG5_reg[5]_srl5\ : label is "inst/quadsgmii_0_TEST_core/\qsgmii_inst/GPCS_PMA_GEN_i3/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg ";
  attribute srl_name of \RXDATA_REG5_reg[5]_srl5\ : label is "inst/quadsgmii_0_TEST_core/\qsgmii_inst/GPCS_PMA_GEN_i3/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg[5]_srl5 ";
  attribute srl_bus_name of \RXDATA_REG5_reg[6]_srl5\ : label is "inst/quadsgmii_0_TEST_core/\qsgmii_inst/GPCS_PMA_GEN_i3/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg ";
  attribute srl_name of \RXDATA_REG5_reg[6]_srl5\ : label is "inst/quadsgmii_0_TEST_core/\qsgmii_inst/GPCS_PMA_GEN_i3/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg[6]_srl5 ";
  attribute srl_bus_name of \RXDATA_REG5_reg[7]_srl5\ : label is "inst/quadsgmii_0_TEST_core/\qsgmii_inst/GPCS_PMA_GEN_i3/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg ";
  attribute srl_name of \RXDATA_REG5_reg[7]_srl5\ : label is "inst/quadsgmii_0_TEST_core/\qsgmii_inst/GPCS_PMA_GEN_i3/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg[7]_srl5 ";
  attribute SOFT_HLUTNM of \RXD[1]_i_1__2\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \RXD[2]_i_1__2\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \RXD[3]_i_1__2\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \RXD[4]_i_1__2\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \RXD[5]_i_1__2\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \RXD[6]_i_1__2\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \RXD[7]_i_1__2\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \RX_CONFIG_REG_NULL_i_4__2\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of \RX_CONFIG_REG_REG[15]_i_1__2\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \RX_CONFIG_VALID_INT_i_2__2\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \RX_DATA_ERROR_i_3__2\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \RX_DATA_ERROR_i_4__2\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \RX_ER_i_2__2\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \R_i_1__5\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \R_i_2__2\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \T_i_1__6\ : label is "soft_lutpair306";
begin
  RECEIVE <= \^receive\;
  \RX_CONFIG_REG_reg[15]_0\(15 downto 0) <= \^rx_config_reg_reg[15]_0\(15 downto 0);
  RX_CONFIG_VALID <= \^rx_config_valid\;
  RX_IDLE <= \^rx_idle\;
  RX_INVALID <= \^rx_invalid\;
  SOP_REG3 <= \^sop_reg3\;
  \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg[2]\ <= \^use_rocket_io.no_1588.reclock_mgt_signals_txoutclk.rxdata_int_reg[2]\;
  \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg[5]\ <= \^use_rocket_io.no_1588.reclock_mgt_signals_txoutclk.rxdata_int_reg[5]\;
  gmii_rx_dv_ch3 <= \^gmii_rx_dv_ch3\;
\ABILITY_MATCH_2_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^rx_config_reg_reg[15]_0\(10),
      I1 => CONFIG_REG_MATCH_reg(1),
      I2 => CONFIG_REG_MATCH_reg(2),
      I3 => \^rx_config_reg_reg[15]_0\(11),
      I4 => CONFIG_REG_MATCH_reg(0),
      I5 => \^rx_config_reg_reg[15]_0\(9),
      O => \RX_CONFIG_REG_reg[10]_0\
    );
\BASEX_REMOTE_FAULT[1]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^rx_config_reg_reg[15]_0\(15),
      O => BASEX_REMOTE_FAULT_RSLVD(0)
    );
CGBAD_REG1_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => CGBAD,
      Q => CGBAD_REG1,
      R => '0'
    );
CGBAD_REG2_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => CGBAD_REG1,
      Q => CGBAD_REG2,
      R => '0'
    );
CGBAD_REG3_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => CGBAD_REG2,
      Q => CGBAD_REG3,
      R => \RX_CONFIG_VALID_REG_reg[0]_0\
    );
CGBAD_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => S2,
      Q => CGBAD,
      R => \RX_CONFIG_VALID_REG_reg[0]_0\
    );
\C_HDR_REMOVED_REG_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => C_REG2,
      I1 => \RX_CONFIG_REG_reg[7]_0\(0),
      I2 => \RX_CONFIG_REG_reg[7]_0\(1),
      O => C_HDR_REMOVED
    );
C_HDR_REMOVED_REG_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => C_HDR_REMOVED,
      Q => C_HDR_REMOVED_REG,
      R => '0'
    );
C_REG1_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => C,
      Q => C_REG1,
      R => '0'
    );
C_REG2_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => C_REG1,
      Q => C_REG2,
      R => '0'
    );
C_REG3_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => C_REG2,
      Q => C_REG3,
      R => '0'
    );
\C_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => K28p5_REG1,
      I1 => \I_i_3__2_n_0\,
      O => C0
    );
C_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => C0,
      Q => C,
      R => '0'
    );
\D0p0_REG_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \^use_rocket_io.no_1588.reclock_mgt_signals_txoutclk.rxdata_int_reg[2]\,
      I1 => Q(0),
      I2 => Q(1),
      I3 => Q(7),
      O => D0p0
    );
\D0p0_REG_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => Q(2),
      I1 => Q(3),
      I2 => RXCHARISK_REG1_reg_0,
      I3 => Q(4),
      I4 => Q(5),
      I5 => Q(6),
      O => \^use_rocket_io.no_1588.reclock_mgt_signals_txoutclk.rxdata_int_reg[2]\
    );
D0p0_REG_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => D0p0,
      Q => D0p0_REG,
      R => '0'
    );
\EOP_REG1_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => EOP,
      I1 => EXTEND,
      I2 => EXTEND_REG1,
      O => EOP_REG10
    );
EOP_REG1_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => EOP_REG10,
      Q => EOP_REG1,
      R => \RX_CONFIG_VALID_REG_reg[0]_0\
    );
\EOP_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF88888000"
    )
        port map (
      I0 => T_REG2,
      I1 => R_REG1,
      I2 => K28p5_REG1,
      I3 => RXEVEN0_out,
      I4 => R,
      I5 => \EOP_i_2__2_n_0\,
      O => EOP0
    );
\EOP_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8888888"
    )
        port map (
      I0 => \^rx_idle\,
      I1 => K28p5_REG1,
      I2 => C_REG1,
      I3 => D0p0_REG,
      I4 => RXEVEN0_out,
      O => \EOP_i_2__2_n_0\
    );
EOP_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => EOP0,
      Q => EOP,
      R => \RX_CONFIG_VALID_REG_reg[0]_0\
    );
\EXTEND_ERR_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => EXT_ILLEGAL_K_REG2,
      I1 => CGBAD_REG3,
      I2 => EXTEND_REG3,
      O => EXTEND_ERR0
    );
EXTEND_ERR_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => EXTEND_ERR0,
      Q => EXTEND_ERR,
      R => SYNC_STATUS_REG0
    );
EXTEND_REG1_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => EXTEND,
      Q => EXTEND_REG1,
      R => '0'
    );
EXTEND_REG2_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => EXTEND_REG1,
      Q => EXTEND_REG2,
      R => '0'
    );
EXTEND_REG3_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => EXTEND_REG2,
      Q => EXTEND_REG3,
      R => '0'
    );
\EXTEND_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"808080FF80808080"
    )
        port map (
      I0 => R_REG1,
      I1 => R,
      I2 => \^receive\,
      I3 => \RX_DATA_ERROR_i_3__2_n_0\,
      I4 => S,
      I5 => EXTEND,
      O => \EXTEND_i_1__2_n_0\
    );
EXTEND_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \EXTEND_i_1__2_n_0\,
      Q => EXTEND,
      R => SYNC_STATUS_REG0
    );
EXT_ILLEGAL_K_REG1_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => EXT_ILLEGAL_K,
      Q => EXT_ILLEGAL_K_REG1,
      R => SYNC_STATUS_REG0
    );
EXT_ILLEGAL_K_REG2_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => EXT_ILLEGAL_K_REG1,
      Q => EXT_ILLEGAL_K_REG2,
      R => SYNC_STATUS_REG0
    );
\EXT_ILLEGAL_K_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000700"
    )
        port map (
      I0 => K28p5_REG1,
      I1 => RXEVEN0_out,
      I2 => S,
      I3 => EXTEND_REG1,
      I4 => R,
      O => EXT_ILLEGAL_K0
    );
EXT_ILLEGAL_K_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => EXT_ILLEGAL_K0,
      Q => EXT_ILLEGAL_K,
      R => SYNC_STATUS_REG0
    );
FALSE_CARRIER_REG1_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => FALSE_CARRIER,
      Q => FALSE_CARRIER_REG1,
      R => '0'
    );
FALSE_CARRIER_REG2_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => FALSE_CARRIER_REG1,
      Q => FALSE_CARRIER_REG2,
      R => '0'
    );
FALSE_CARRIER_REG3_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => FALSE_CARRIER_REG2,
      Q => FALSE_CARRIER_REG3,
      R => SYNC_STATUS_REG0
    );
\FALSE_CARRIER_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7F0"
    )
        port map (
      I0 => RXEVEN0_out,
      I1 => K28p5_REG1,
      I2 => FALSE_CARRIER0,
      I3 => FALSE_CARRIER,
      O => \FALSE_CARRIER_i_1__2_n_0\
    );
\FALSE_CARRIER_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => FALSE_CARRIER_reg_0,
      I1 => K28p5_REG1,
      I2 => S,
      I3 => FALSE_NIT,
      I4 => FALSE_K,
      I5 => FALSE_DATA,
      O => FALSE_CARRIER0
    );
FALSE_CARRIER_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \FALSE_CARRIER_i_1__2_n_0\,
      Q => FALSE_CARRIER,
      R => SYNC_STATUS_REG0
    );
\FALSE_DATA_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \FALSE_DATA_i_2__2_n_0\,
      I1 => RXNOTINTABLE_INT,
      I2 => RXCHARISK_REG1_reg_0,
      O => FALSE_DATA0
    );
\FALSE_DATA_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3035357530303000"
    )
        port map (
      I0 => \FALSE_DATA_i_3__2_n_0\,
      I1 => \FALSE_DATA_i_4__2_n_0\,
      I2 => Q(2),
      I3 => Q(4),
      I4 => Q(3),
      I5 => \FALSE_DATA_i_5__2_n_0\,
      O => \FALSE_DATA_i_2__2_n_0\
    );
\FALSE_DATA_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => Q(5),
      O => \FALSE_DATA_i_3__2_n_0\
    );
\FALSE_DATA_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFFDFFFDFFFDFDF"
    )
        port map (
      I0 => Q(5),
      I1 => Q(6),
      I2 => Q(7),
      I3 => \FALSE_DATA_i_6__2_n_0\,
      I4 => Q(4),
      I5 => Q(3),
      O => \FALSE_DATA_i_4__2_n_0\
    );
\FALSE_DATA_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      O => \FALSE_DATA_i_5__2_n_0\
    );
\FALSE_DATA_i_6__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      O => \FALSE_DATA_i_6__2_n_0\
    );
FALSE_DATA_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => FALSE_DATA0,
      Q => FALSE_DATA,
      R => \RX_CONFIG_VALID_REG_reg[0]_0\
    );
\FALSE_K_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000041"
    )
        port map (
      I0 => RXNOTINTABLE_INT,
      I1 => Q(6),
      I2 => Q(5),
      I3 => \FALSE_K_i_2__2_n_0\,
      I4 => \FALSE_K_i_3__2_n_0\,
      O => FALSE_K0
    );
\FALSE_K_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF7"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => Q(1),
      I3 => Q(0),
      O => \FALSE_K_i_2__2_n_0\
    );
\FALSE_K_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => Q(7),
      I1 => Q(4),
      I2 => RXCHARISK_REG1_reg_0,
      O => \FALSE_K_i_3__2_n_0\
    );
FALSE_K_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => FALSE_K0,
      Q => FALSE_K,
      R => \RX_CONFIG_VALID_REG_reg[0]_0\
    );
\FALSE_NIT_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => RXCHARISK_REG1_reg_0,
      I3 => Q(4),
      I4 => Q(6),
      I5 => Q(5),
      O => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg[3]\
    );
FALSE_NIT_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => FALSE_NIT0,
      Q => FALSE_NIT,
      R => \RX_CONFIG_VALID_REG_reg[0]_0\
    );
\FROM_IDLE_D_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => K28p5_REG1,
      I1 => \^rx_idle\,
      I2 => WAIT_FOR_K,
      I3 => RX_INVALID_reg_0,
      O => FROM_IDLE_D0
    );
FROM_IDLE_D_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => FROM_IDLE_D0,
      Q => FROM_IDLE_D,
      R => SYNC_STATUS_REG0
    );
\FROM_RX_CX_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFA8FFFCFCA8A8"
    )
        port map (
      I0 => RXCHARISK_REG1,
      I1 => C_REG1,
      I2 => C_REG2,
      I3 => \RX_DATA_ERROR_i_3__2_n_0\,
      I4 => CGBAD,
      I5 => C_REG3,
      O => FROM_RX_CX0
    );
FROM_RX_CX_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => FROM_RX_CX0,
      Q => FROM_RX_CX,
      R => SYNC_STATUS_REG0
    );
\FROM_RX_K_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => RXCHARISK_REG1,
      I1 => CGBAD,
      I2 => K28p5_REG2,
      I3 => RX_INVALID_reg_0,
      O => FROM_RX_K0
    );
FROM_RX_K_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => FROM_RX_K0,
      Q => FROM_RX_K,
      R => SYNC_STATUS_REG0
    );
\IDLE_REG_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \^rx_idle\,
      Q => \IDLE_REG_reg_n_0_[0]\,
      R => \RX_CONFIG_VALID_REG_reg[0]_0\
    );
\IDLE_REG_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \IDLE_REG_reg_n_0_[0]\,
      Q => p_0_in1_in,
      R => \RX_CONFIG_VALID_REG_reg[0]_0\
    );
\IDLE_REG_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => p_0_in1_in,
      Q => \IDLE_REG_reg_n_0_[2]\,
      R => \RX_CONFIG_VALID_REG_reg[0]_0\
    );
ILLEGAL_K_REG1_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => ILLEGAL_K,
      Q => ILLEGAL_K_REG1,
      R => SYNC_STATUS_REG0
    );
ILLEGAL_K_REG2_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => ILLEGAL_K_REG1,
      Q => ILLEGAL_K_REG2,
      R => SYNC_STATUS_REG0
    );
\ILLEGAL_K_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => R,
      I1 => K28p5_REG1,
      I2 => RXCHARISK_REG1,
      I3 => T,
      O => ILLEGAL_K0
    );
ILLEGAL_K_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => ILLEGAL_K0,
      Q => ILLEGAL_K,
      R => SYNC_STATUS_REG0
    );
I_REG_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => I,
      Q => \^rx_idle\,
      R => '0'
    );
\I_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20200020"
    )
        port map (
      I0 => \I_i_2__2_n_0\,
      I1 => \I_i_3__2_n_0\,
      I2 => RXEVEN0_out,
      I3 => RXCHARISK_REG1_reg_0,
      I4 => RX_INVALID_reg_0,
      O => I0
    );
\I_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEAAAAAAAAAAAA"
    )
        port map (
      I0 => K28p5_REG1,
      I1 => FALSE_NIT,
      I2 => FALSE_K,
      I3 => FALSE_DATA,
      I4 => \^rx_idle\,
      I5 => RX_INVALID_reg_0,
      O => \I_i_2__2_n_0\
    );
\I_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400FFFF04000400"
    )
        port map (
      I0 => \FALSE_DATA_i_3__2_n_0\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \I_i_4__2_n_0\,
      I4 => \I_i_5__2_n_0\,
      I5 => \I_i_6__2_n_0\,
      O => \I_i_3__2_n_0\
    );
\I_i_4__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => Q(4),
      I1 => RXCHARISK_REG1_reg_0,
      I2 => Q(3),
      I3 => Q(2),
      O => \I_i_4__2_n_0\
    );
\I_i_5__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFDFF"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => Q(3),
      I3 => Q(2),
      I4 => RXCHARISK_REG1_reg_0,
      O => \I_i_5__2_n_0\
    );
\I_i_6__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => Q(6),
      I1 => Q(5),
      I2 => Q(7),
      I3 => Q(4),
      O => \I_i_6__2_n_0\
    );
I_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => I0,
      Q => I,
      R => '0'
    );
\K28p5_REG1_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => Q(4),
      I1 => Q(7),
      I2 => Q(5),
      I3 => Q(6),
      I4 => RXCHARISK_REG1_reg_0,
      I5 => \FALSE_K_i_2__2_n_0\,
      O => K28p5
    );
K28p5_REG1_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => K28p5,
      Q => K28p5_REG1,
      R => '0'
    );
K28p5_REG2_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => K28p5_REG1,
      Q => K28p5_REG2,
      R => '0'
    );
\RECEIVED_IDLE_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \^rx_idle\,
      I1 => \^rx_config_valid\,
      I2 => RECEIVED_IDLE,
      O => I_REG_reg_0
    );
\RECEIVE_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DC"
    )
        port map (
      I0 => EOP,
      I1 => SOP_REG2,
      I2 => \^receive\,
      O => \RECEIVE_i_1__2_n_0\
    );
RECEIVE_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RECEIVE_i_1__2_n_0\,
      Q => \^receive\,
      R => SYNC_STATUS_REG0
    );
RUDI_C0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => p_0_in2_in,
      I1 => \RX_CONFIG_VALID_REG_reg_n_0_[3]\,
      I2 => p_1_in,
      I3 => \RX_CONFIG_VALID_REG_reg_n_0_[0]\,
      O => \RUDI_C0__0\
    );
RUDI_C_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RUDI_C0__0\,
      Q => status_vector_ch3(0),
      R => \RX_CONFIG_VALID_REG_reg[0]_0\
    );
\RUDI_I_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \IDLE_REG_reg_n_0_[2]\,
      I1 => p_0_in1_in,
      O => RUDI_I0
    );
RUDI_I_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RUDI_I0,
      Q => status_vector_ch3(1),
      R => \RX_CONFIG_VALID_REG_reg[0]_0\
    );
RXCHARISK_REG1_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RXCHARISK_REG1_reg_0,
      Q => RXCHARISK_REG1,
      R => '0'
    );
\RXDATA_REG5_reg[0]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => userclk,
      D => Q(0),
      Q => RXDATA_REG5(0)
    );
\RXDATA_REG5_reg[1]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => userclk,
      D => Q(1),
      Q => RXDATA_REG5(1)
    );
\RXDATA_REG5_reg[2]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => userclk,
      D => Q(2),
      Q => RXDATA_REG5(2)
    );
\RXDATA_REG5_reg[3]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => userclk,
      D => Q(3),
      Q => RXDATA_REG5(3)
    );
\RXDATA_REG5_reg[4]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => userclk,
      D => Q(4),
      Q => RXDATA_REG5(4)
    );
\RXDATA_REG5_reg[5]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => userclk,
      D => Q(5),
      Q => RXDATA_REG5(5)
    );
\RXDATA_REG5_reg[6]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => userclk,
      D => Q(6),
      Q => RXDATA_REG5(6)
    );
\RXDATA_REG5_reg[7]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => userclk,
      D => Q(7),
      Q => RXDATA_REG5(7)
    );
\RXD[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBBA"
    )
        port map (
      I0 => \^sop_reg3\,
      I1 => FALSE_CARRIER_REG3,
      I2 => EXTEND_REG1,
      I3 => RXDATA_REG5(0),
      O => \RXD[0]_i_1__2_n_0\
    );
\RXD[1]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5554"
    )
        port map (
      I0 => \^sop_reg3\,
      I1 => RXDATA_REG5(1),
      I2 => FALSE_CARRIER_REG3,
      I3 => EXTEND_REG1,
      O => \RXD[1]_i_1__2_n_0\
    );
\RXD[2]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => RXDATA_REG5(2),
      I1 => FALSE_CARRIER_REG3,
      I2 => EXTEND_REG1,
      I3 => \^sop_reg3\,
      O => \RXD[2]_i_1__2_n_0\
    );
\RXD[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5554"
    )
        port map (
      I0 => \^sop_reg3\,
      I1 => RXDATA_REG5(3),
      I2 => FALSE_CARRIER_REG3,
      I3 => EXTEND_REG1,
      O => \RXD[3]_i_1__2_n_0\
    );
\RXD[4]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABBBAAA"
    )
        port map (
      I0 => \^sop_reg3\,
      I1 => FALSE_CARRIER_REG3,
      I2 => EXTEND_ERR,
      I3 => EXTEND_REG1,
      I4 => RXDATA_REG5(4),
      O => \RXD[4]_i_1__2_n_0\
    );
\RXD[5]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => RXDATA_REG5(5),
      I1 => FALSE_CARRIER_REG3,
      I2 => EXTEND_REG1,
      I3 => \^sop_reg3\,
      O => \RXD[5]_i_1__2_n_0\
    );
\RXD[6]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABAA"
    )
        port map (
      I0 => \^sop_reg3\,
      I1 => FALSE_CARRIER_REG3,
      I2 => EXTEND_REG1,
      I3 => RXDATA_REG5(6),
      O => \RXD[6]_i_1__2_n_0\
    );
\RXD[7]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => RXDATA_REG5(7),
      I1 => FALSE_CARRIER_REG3,
      I2 => EXTEND_REG1,
      I3 => \^sop_reg3\,
      O => \RXD[7]_i_1__2_n_0\
    );
\RXD_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RXD[0]_i_1__2_n_0\,
      Q => gmii_rxd_ch3(0),
      R => \RXD_reg[7]_0\(0)
    );
\RXD_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RXD[1]_i_1__2_n_0\,
      Q => gmii_rxd_ch3(1),
      R => \RXD_reg[7]_0\(0)
    );
\RXD_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RXD[2]_i_1__2_n_0\,
      Q => gmii_rxd_ch3(2),
      R => \RXD_reg[7]_0\(0)
    );
\RXD_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RXD[3]_i_1__2_n_0\,
      Q => gmii_rxd_ch3(3),
      R => \RXD_reg[7]_0\(0)
    );
\RXD_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RXD[4]_i_1__2_n_0\,
      Q => gmii_rxd_ch3(4),
      R => \RXD_reg[7]_0\(0)
    );
\RXD_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RXD[5]_i_1__2_n_0\,
      Q => gmii_rxd_ch3(5),
      R => \RXD_reg[7]_0\(0)
    );
\RXD_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RXD[6]_i_1__2_n_0\,
      Q => gmii_rxd_ch3(6),
      R => \RXD_reg[7]_0\(0)
    );
\RXD_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RXD[7]_i_1__2_n_0\,
      Q => gmii_rxd_ch3(7),
      R => \RXD_reg[7]_0\(0)
    );
\RX_CONFIG_REG[15]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"000E"
    )
        port map (
      I0 => C_REG1,
      I1 => C_HDR_REMOVED_REG,
      I2 => RXCHARISK_REG1_reg_0,
      I3 => RXCHARISK_REG1,
      O => \RX_CONFIG_REG[15]_i_1__2_n_0\
    );
\RX_CONFIG_REG[7]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55550040"
    )
        port map (
      I0 => RXCHARISK_REG1_reg_0,
      I1 => C_REG2,
      I2 => \RX_CONFIG_REG_reg[7]_0\(0),
      I3 => \RX_CONFIG_REG_reg[7]_0\(1),
      I4 => C,
      O => \RX_CONFIG_REG[7]_i_1__2_n_0\
    );
\RX_CONFIG_REG_NULL_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004FFFF00040000"
    )
        port map (
      I0 => \RX_CONFIG_REG_NULL_i_2__2_n_0\,
      I1 => \RX_CONFIG_REG_NULL_i_3__2_n_0\,
      I2 => \RX_CONFIG_REG_NULL_i_4__2_n_0\,
      I3 => \RX_CONFIG_REG_NULL_i_5__2_n_0\,
      I4 => \^rx_config_valid\,
      I5 => RX_CONFIG_REG_NULL_reg,
      O => RX_CONFIG_VALID_INT_reg_0
    );
\RX_CONFIG_REG_NULL_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^rx_config_reg_reg[15]_0\(5),
      I1 => \^rx_config_reg_reg[15]_0\(4),
      I2 => \^rx_config_reg_reg[15]_0\(10),
      I3 => \^rx_config_reg_reg[15]_0\(14),
      O => \RX_CONFIG_REG_NULL_i_2__2_n_0\
    );
\RX_CONFIG_REG_NULL_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^rx_config_reg_reg[15]_0\(9),
      I1 => \^rx_config_reg_reg[15]_0\(8),
      I2 => \^rx_config_reg_reg[15]_0\(13),
      I3 => \^rx_config_reg_reg[15]_0\(11),
      O => \RX_CONFIG_REG_NULL_i_3__2_n_0\
    );
\RX_CONFIG_REG_NULL_i_4__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^rx_config_reg_reg[15]_0\(0),
      I1 => \^rx_config_reg_reg[15]_0\(15),
      I2 => \^rx_config_reg_reg[15]_0\(7),
      I3 => \^rx_config_reg_reg[15]_0\(1),
      O => \RX_CONFIG_REG_NULL_i_4__2_n_0\
    );
\RX_CONFIG_REG_NULL_i_5__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^rx_config_reg_reg[15]_0\(6),
      I1 => \^rx_config_reg_reg[15]_0\(3),
      I2 => \^rx_config_reg_reg[15]_0\(12),
      I3 => \^rx_config_reg_reg[15]_0\(2),
      O => \RX_CONFIG_REG_NULL_i_5__2_n_0\
    );
\RX_CONFIG_REG_REG[15]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \out\,
      I1 => \^rx_idle\,
      O => SR(0)
    );
\RX_CONFIG_REG_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => \RX_CONFIG_REG[7]_i_1__2_n_0\,
      D => Q(0),
      Q => \^rx_config_reg_reg[15]_0\(0),
      R => '0'
    );
\RX_CONFIG_REG_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => \RX_CONFIG_REG[15]_i_1__2_n_0\,
      D => Q(2),
      Q => \^rx_config_reg_reg[15]_0\(10),
      R => '0'
    );
\RX_CONFIG_REG_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => \RX_CONFIG_REG[15]_i_1__2_n_0\,
      D => Q(3),
      Q => \^rx_config_reg_reg[15]_0\(11),
      R => '0'
    );
\RX_CONFIG_REG_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => \RX_CONFIG_REG[15]_i_1__2_n_0\,
      D => Q(4),
      Q => \^rx_config_reg_reg[15]_0\(12),
      R => '0'
    );
\RX_CONFIG_REG_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => \RX_CONFIG_REG[15]_i_1__2_n_0\,
      D => Q(5),
      Q => \^rx_config_reg_reg[15]_0\(13),
      R => '0'
    );
\RX_CONFIG_REG_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => \RX_CONFIG_REG[15]_i_1__2_n_0\,
      D => Q(6),
      Q => \^rx_config_reg_reg[15]_0\(14),
      R => '0'
    );
\RX_CONFIG_REG_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => \RX_CONFIG_REG[15]_i_1__2_n_0\,
      D => Q(7),
      Q => \^rx_config_reg_reg[15]_0\(15),
      R => '0'
    );
\RX_CONFIG_REG_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => \RX_CONFIG_REG[7]_i_1__2_n_0\,
      D => Q(1),
      Q => \^rx_config_reg_reg[15]_0\(1),
      R => '0'
    );
\RX_CONFIG_REG_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => \RX_CONFIG_REG[7]_i_1__2_n_0\,
      D => Q(2),
      Q => \^rx_config_reg_reg[15]_0\(2),
      R => '0'
    );
\RX_CONFIG_REG_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => \RX_CONFIG_REG[7]_i_1__2_n_0\,
      D => Q(3),
      Q => \^rx_config_reg_reg[15]_0\(3),
      R => '0'
    );
\RX_CONFIG_REG_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => \RX_CONFIG_REG[7]_i_1__2_n_0\,
      D => Q(4),
      Q => \^rx_config_reg_reg[15]_0\(4),
      R => '0'
    );
\RX_CONFIG_REG_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => \RX_CONFIG_REG[7]_i_1__2_n_0\,
      D => Q(5),
      Q => \^rx_config_reg_reg[15]_0\(5),
      R => '0'
    );
\RX_CONFIG_REG_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => \RX_CONFIG_REG[7]_i_1__2_n_0\,
      D => Q(6),
      Q => \^rx_config_reg_reg[15]_0\(6),
      R => '0'
    );
\RX_CONFIG_REG_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => \RX_CONFIG_REG[7]_i_1__2_n_0\,
      D => Q(7),
      Q => \^rx_config_reg_reg[15]_0\(7),
      R => '0'
    );
\RX_CONFIG_REG_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => \RX_CONFIG_REG[15]_i_1__2_n_0\,
      D => Q(0),
      Q => \^rx_config_reg_reg[15]_0\(8),
      R => '0'
    );
\RX_CONFIG_REG_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => \RX_CONFIG_REG[15]_i_1__2_n_0\,
      D => Q(1),
      Q => \^rx_config_reg_reg[15]_0\(9),
      R => '0'
    );
\RX_CONFIG_VALID_INT_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000E000000"
    )
        port map (
      I0 => C_REG1,
      I1 => C_HDR_REMOVED_REG,
      I2 => RXCHARISK_REG1_reg_0,
      I3 => RXSYNC_STATUS,
      I4 => \RX_CONFIG_VALID_INT_i_2__2_n_0\,
      I5 => S2,
      O => RX_CONFIG_VALID_INT0
    );
\RX_CONFIG_VALID_INT_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => RXCHARISK_REG1,
      I1 => CGBAD,
      O => \RX_CONFIG_VALID_INT_i_2__2_n_0\
    );
RX_CONFIG_VALID_INT_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RX_CONFIG_VALID_INT0,
      Q => \^rx_config_valid\,
      R => \RX_CONFIG_VALID_REG_reg[0]_0\
    );
\RX_CONFIG_VALID_REG_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \^rx_config_valid\,
      Q => \RX_CONFIG_VALID_REG_reg_n_0_[0]\,
      R => \RX_CONFIG_VALID_REG_reg[0]_0\
    );
\RX_CONFIG_VALID_REG_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RX_CONFIG_VALID_REG_reg_n_0_[0]\,
      Q => p_0_in2_in,
      R => \RX_CONFIG_VALID_REG_reg[0]_0\
    );
\RX_CONFIG_VALID_REG_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => p_0_in2_in,
      Q => p_1_in,
      R => \RX_CONFIG_VALID_REG_reg[0]_0\
    );
\RX_CONFIG_VALID_REG_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => p_1_in,
      Q => \RX_CONFIG_VALID_REG_reg_n_0_[3]\,
      R => \RX_CONFIG_VALID_REG_reg[0]_0\
    );
\RX_DATA_ERROR_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888AAAAA88888888"
    )
        port map (
      I0 => \^receive\,
      I1 => \RX_DATA_ERROR_i_2__2_n_0\,
      I2 => R,
      I3 => \RX_DATA_ERROR_i_3__2_n_0\,
      I4 => R_REG1,
      I5 => T_REG2,
      O => RX_DATA_ERROR0
    );
\RX_DATA_ERROR_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4544"
    )
        port map (
      I0 => R_REG1,
      I1 => K28p5_REG1,
      I2 => T_REG1,
      I3 => R,
      I4 => \RX_DATA_ERROR_i_4__2_n_0\,
      O => \RX_DATA_ERROR_i_2__2_n_0\
    );
\RX_DATA_ERROR_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => K28p5_REG1,
      I1 => RXEVEN0_out,
      O => \RX_DATA_ERROR_i_3__2_n_0\
    );
\RX_DATA_ERROR_i_4__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => CGBAD_REG3,
      I1 => \^rx_idle\,
      I2 => ILLEGAL_K_REG2,
      I3 => C_REG1,
      O => \RX_DATA_ERROR_i_4__2_n_0\
    );
RX_DATA_ERROR_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RX_DATA_ERROR0,
      Q => RX_DATA_ERROR,
      R => SYNC_STATUS_REG0
    );
\RX_DV_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAEEEAAAAAAAAA"
    )
        port map (
      I0 => RX_DV0,
      I1 => XMIT_DATA,
      I2 => \^receive\,
      I3 => RXSYNC_STATUS,
      I4 => EOP_REG1,
      I5 => \^gmii_rx_dv_ch3\,
      O => \RX_DV_i_1__2_n_0\
    );
RX_DV_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \RX_DV_i_1__2_n_0\,
      Q => \^gmii_rx_dv_ch3\,
      R => \RX_CONFIG_VALID_REG_reg[0]_0\
    );
\RX_ER_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => FALSE_CARRIER_REG3,
      I1 => EXTEND_REG1,
      O => FALSE_CARRIER_REG3_reg_0
    );
RX_ER_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => RX_ER0,
      Q => gmii_rx_er_ch3,
      R => \RX_CONFIG_VALID_REG_reg[0]_0\
    );
\RX_INVALID_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF55FDFFFF00FC"
    )
        port map (
      I0 => K28p5_REG1,
      I1 => FROM_RX_K,
      I2 => FROM_IDLE_D,
      I3 => RX_INVALID_reg_0,
      I4 => FROM_RX_CX,
      I5 => \^rx_invalid\,
      O => \RX_INVALID_i_1__2_n_0\
    );
RX_INVALID_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RX_INVALID_i_1__2_n_0\,
      Q => \^rx_invalid\,
      R => SYNC_STATUS_REG0
    );
R_REG1_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => R,
      Q => R_REG1,
      R => '0'
    );
\R_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \^use_rocket_io.no_1588.reclock_mgt_signals_txoutclk.rxdata_int_reg[5]\,
      I1 => Q(0),
      I2 => Q(1),
      I3 => Q(3),
      I4 => Q(2),
      O => K23p7
    );
\R_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => Q(5),
      I1 => Q(6),
      I2 => RXCHARISK_REG1_reg_0,
      I3 => Q(4),
      I4 => Q(7),
      O => \^use_rocket_io.no_1588.reclock_mgt_signals_txoutclk.rxdata_int_reg[5]\
    );
R_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => K23p7,
      Q => R,
      R => '0'
    );
SOP_REG1_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => SOP,
      Q => SOP_REG1,
      R => '0'
    );
SOP_REG2_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => SOP_REG1,
      Q => SOP_REG2,
      R => '0'
    );
SOP_REG3_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => SOP_REG2,
      Q => \^sop_reg3\,
      R => '0'
    );
\SOP_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A80000"
    )
        port map (
      I0 => RX_INVALID_reg_0,
      I1 => \^rx_idle\,
      I2 => EXTEND,
      I3 => WAIT_FOR_K,
      I4 => S,
      O => SOP0
    );
SOP_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => SOP0,
      Q => SOP,
      R => \RX_CONFIG_VALID_REG_reg[0]_0\
    );
SYNC_STATUS_REG_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => '1',
      Q => SYNC_STATUS_REG,
      R => SYNC_STATUS_REG0
    );
S_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => S0,
      Q => S,
      R => '0'
    );
T_REG1_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => T,
      Q => T_REG1,
      R => '0'
    );
T_REG2_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => T_REG1,
      Q => T_REG2,
      R => '0'
    );
\T_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \^use_rocket_io.no_1588.reclock_mgt_signals_txoutclk.rxdata_int_reg[5]\,
      I1 => Q(2),
      I2 => Q(3),
      I3 => Q(1),
      I4 => Q(0),
      O => K29p7
    );
T_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => K29p7,
      Q => T,
      R => '0'
    );
\WAIT_FOR_K_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F0F"
    )
        port map (
      I0 => RXEVEN0_out,
      I1 => K28p5_REG1,
      I2 => SYNC_STATUS_REG,
      I3 => WAIT_FOR_K,
      O => \WAIT_FOR_K_i_1__2_n_0\
    );
WAIT_FOR_K_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \WAIT_FOR_K_i_1__2_n_0\,
      Q => WAIT_FOR_K,
      R => SYNC_STATUS_REG0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity quadsgmii_0_TEST_RX_158 is
  port (
    status_vector_ch2 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    RX_IDLE : out STD_LOGIC;
    SOP_REG3 : out STD_LOGIC;
    RX_DATA_ERROR : out STD_LOGIC;
    gmii_rx_er_ch2 : out STD_LOGIC;
    RX_CONFIG_VALID : out STD_LOGIC;
    RECEIVE : out STD_LOGIC;
    gmii_rx_dv_ch2 : out STD_LOGIC;
    RX_INVALID : out STD_LOGIC;
    \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg[5]\ : out STD_LOGIC;
    \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg[2]\ : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \RX_CONFIG_REG_reg[10]_0\ : out STD_LOGIC;
    \RX_CONFIG_REG_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    BASEX_REMOTE_FAULT_RSLVD : out STD_LOGIC_VECTOR ( 0 to 0 );
    \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg[3]\ : out STD_LOGIC;
    FALSE_CARRIER_REG3_reg_0 : out STD_LOGIC;
    I_REG_reg_0 : out STD_LOGIC;
    RX_CONFIG_VALID_INT_reg_0 : out STD_LOGIC;
    gmii_rxd_ch2 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    userclk : in STD_LOGIC;
    \RX_CONFIG_VALID_REG_reg[0]_0\ : in STD_LOGIC;
    FALSE_NIT0 : in STD_LOGIC;
    SYNC_STATUS_REG0 : in STD_LOGIC;
    S0 : in STD_LOGIC;
    S2 : in STD_LOGIC;
    RXCHARISK_REG1_reg_0 : in STD_LOGIC;
    RX_ER0 : in STD_LOGIC;
    \RX_CONFIG_REG_reg[7]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    RXSYNC_STATUS : in STD_LOGIC;
    RXEVEN0_out : in STD_LOGIC;
    RX_INVALID_reg_0 : in STD_LOGIC;
    FALSE_CARRIER_reg_0 : in STD_LOGIC;
    RXNOTINTABLE_INT : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    CONFIG_REG_MATCH_reg : in STD_LOGIC_VECTOR ( 2 downto 0 );
    RX_DV0 : in STD_LOGIC;
    XMIT_DATA : in STD_LOGIC;
    RECEIVED_IDLE : in STD_LOGIC;
    RX_CONFIG_REG_NULL_reg : in STD_LOGIC;
    \RXD_reg[7]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmii_0_TEST_RX_158 : entity is "RX";
end quadsgmii_0_TEST_RX_158;

architecture STRUCTURE of quadsgmii_0_TEST_RX_158 is
  signal C : STD_LOGIC;
  signal C0 : STD_LOGIC;
  signal CGBAD : STD_LOGIC;
  signal CGBAD_REG1 : STD_LOGIC;
  signal CGBAD_REG2 : STD_LOGIC;
  signal CGBAD_REG3 : STD_LOGIC;
  signal C_HDR_REMOVED : STD_LOGIC;
  signal C_HDR_REMOVED_REG : STD_LOGIC;
  signal C_REG1 : STD_LOGIC;
  signal C_REG2 : STD_LOGIC;
  signal C_REG3 : STD_LOGIC;
  signal D0p0 : STD_LOGIC;
  signal D0p0_REG : STD_LOGIC;
  signal EOP : STD_LOGIC;
  signal EOP0 : STD_LOGIC;
  signal EOP_REG1 : STD_LOGIC;
  signal EOP_REG10 : STD_LOGIC;
  signal \EOP_i_2__1_n_0\ : STD_LOGIC;
  signal EXTEND : STD_LOGIC;
  signal EXTEND_ERR : STD_LOGIC;
  signal EXTEND_ERR0 : STD_LOGIC;
  signal EXTEND_REG1 : STD_LOGIC;
  signal EXTEND_REG2 : STD_LOGIC;
  signal EXTEND_REG3 : STD_LOGIC;
  signal \EXTEND_i_1__1_n_0\ : STD_LOGIC;
  signal EXT_ILLEGAL_K : STD_LOGIC;
  signal EXT_ILLEGAL_K0 : STD_LOGIC;
  signal EXT_ILLEGAL_K_REG1 : STD_LOGIC;
  signal EXT_ILLEGAL_K_REG2 : STD_LOGIC;
  signal FALSE_CARRIER : STD_LOGIC;
  signal FALSE_CARRIER0 : STD_LOGIC;
  signal FALSE_CARRIER_REG1 : STD_LOGIC;
  signal FALSE_CARRIER_REG2 : STD_LOGIC;
  signal FALSE_CARRIER_REG3 : STD_LOGIC;
  signal \FALSE_CARRIER_i_1__1_n_0\ : STD_LOGIC;
  signal FALSE_DATA : STD_LOGIC;
  signal FALSE_DATA0 : STD_LOGIC;
  signal \FALSE_DATA_i_2__1_n_0\ : STD_LOGIC;
  signal \FALSE_DATA_i_3__1_n_0\ : STD_LOGIC;
  signal \FALSE_DATA_i_4__1_n_0\ : STD_LOGIC;
  signal \FALSE_DATA_i_5__1_n_0\ : STD_LOGIC;
  signal \FALSE_DATA_i_6__1_n_0\ : STD_LOGIC;
  signal FALSE_K : STD_LOGIC;
  signal FALSE_K0 : STD_LOGIC;
  signal \FALSE_K_i_2__1_n_0\ : STD_LOGIC;
  signal \FALSE_K_i_3__1_n_0\ : STD_LOGIC;
  signal FALSE_NIT : STD_LOGIC;
  signal FROM_IDLE_D : STD_LOGIC;
  signal FROM_IDLE_D0 : STD_LOGIC;
  signal FROM_RX_CX : STD_LOGIC;
  signal FROM_RX_CX0 : STD_LOGIC;
  signal FROM_RX_K : STD_LOGIC;
  signal FROM_RX_K0 : STD_LOGIC;
  signal I : STD_LOGIC;
  signal I0 : STD_LOGIC;
  signal \IDLE_REG_reg_n_0_[0]\ : STD_LOGIC;
  signal \IDLE_REG_reg_n_0_[2]\ : STD_LOGIC;
  signal ILLEGAL_K : STD_LOGIC;
  signal ILLEGAL_K0 : STD_LOGIC;
  signal ILLEGAL_K_REG1 : STD_LOGIC;
  signal ILLEGAL_K_REG2 : STD_LOGIC;
  signal \I_i_2__1_n_0\ : STD_LOGIC;
  signal \I_i_3__1_n_0\ : STD_LOGIC;
  signal \I_i_4__1_n_0\ : STD_LOGIC;
  signal \I_i_5__1_n_0\ : STD_LOGIC;
  signal \I_i_6__1_n_0\ : STD_LOGIC;
  signal K23p7 : STD_LOGIC;
  signal K28p5 : STD_LOGIC;
  signal K28p5_REG1 : STD_LOGIC;
  signal K28p5_REG2 : STD_LOGIC;
  signal K29p7 : STD_LOGIC;
  signal R : STD_LOGIC;
  signal \^receive\ : STD_LOGIC;
  signal \RECEIVE_i_1__1_n_0\ : STD_LOGIC;
  signal \RUDI_C0__0\ : STD_LOGIC;
  signal RUDI_I0 : STD_LOGIC;
  signal RXCHARISK_REG1 : STD_LOGIC;
  signal RXDATA_REG5 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \RXD[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \RXD[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \RXD[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \RXD[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \RXD[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \RXD[5]_i_1__1_n_0\ : STD_LOGIC;
  signal \RXD[6]_i_1__1_n_0\ : STD_LOGIC;
  signal \RXD[7]_i_1__1_n_0\ : STD_LOGIC;
  signal \RX_CONFIG_REG[15]_i_1__1_n_0\ : STD_LOGIC;
  signal \RX_CONFIG_REG[7]_i_1__1_n_0\ : STD_LOGIC;
  signal \RX_CONFIG_REG_NULL_i_2__1_n_0\ : STD_LOGIC;
  signal \RX_CONFIG_REG_NULL_i_3__1_n_0\ : STD_LOGIC;
  signal \RX_CONFIG_REG_NULL_i_4__1_n_0\ : STD_LOGIC;
  signal \RX_CONFIG_REG_NULL_i_5__1_n_0\ : STD_LOGIC;
  signal \^rx_config_reg_reg[15]_0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^rx_config_valid\ : STD_LOGIC;
  signal RX_CONFIG_VALID_INT0 : STD_LOGIC;
  signal \RX_CONFIG_VALID_INT_i_2__1_n_0\ : STD_LOGIC;
  signal \RX_CONFIG_VALID_REG_reg_n_0_[0]\ : STD_LOGIC;
  signal \RX_CONFIG_VALID_REG_reg_n_0_[3]\ : STD_LOGIC;
  signal RX_DATA_ERROR0 : STD_LOGIC;
  signal \RX_DATA_ERROR_i_2__1_n_0\ : STD_LOGIC;
  signal \RX_DATA_ERROR_i_3__1_n_0\ : STD_LOGIC;
  signal \RX_DATA_ERROR_i_4__1_n_0\ : STD_LOGIC;
  signal \RX_DV_i_1__1_n_0\ : STD_LOGIC;
  signal \^rx_idle\ : STD_LOGIC;
  signal \^rx_invalid\ : STD_LOGIC;
  signal \RX_INVALID_i_1__1_n_0\ : STD_LOGIC;
  signal R_REG1 : STD_LOGIC;
  signal S : STD_LOGIC;
  signal SOP : STD_LOGIC;
  signal SOP0 : STD_LOGIC;
  signal SOP_REG1 : STD_LOGIC;
  signal SOP_REG2 : STD_LOGIC;
  signal \^sop_reg3\ : STD_LOGIC;
  signal SYNC_STATUS_REG : STD_LOGIC;
  signal T : STD_LOGIC;
  signal T_REG1 : STD_LOGIC;
  signal T_REG2 : STD_LOGIC;
  signal \^use_rocket_io.no_1588.reclock_mgt_signals_txoutclk.rxdata_int_reg[2]\ : STD_LOGIC;
  signal \^use_rocket_io.no_1588.reclock_mgt_signals_txoutclk.rxdata_int_reg[5]\ : STD_LOGIC;
  signal WAIT_FOR_K : STD_LOGIC;
  signal \WAIT_FOR_K_i_1__1_n_0\ : STD_LOGIC;
  signal \^gmii_rx_dv_ch2\ : STD_LOGIC;
  signal p_0_in1_in : STD_LOGIC;
  signal p_0_in2_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \BASEX_REMOTE_FAULT[1]_i_1__1\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \D0p0_REG_i_1__1\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \EXT_ILLEGAL_K_i_1__1\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \FALSE_DATA_i_6__1\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \FALSE_K_i_2__1\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \FALSE_K_i_3__1\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \ILLEGAL_K_i_1__1\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \I_i_4__1\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \I_i_5__1\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \I_i_6__1\ : label is "soft_lutpair227";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \RXDATA_REG5_reg[0]_srl5\ : label is "inst/quadsgmii_0_TEST_core/\qsgmii_inst/GPCS_PMA_GEN_i2/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg ";
  attribute srl_name : string;
  attribute srl_name of \RXDATA_REG5_reg[0]_srl5\ : label is "inst/quadsgmii_0_TEST_core/\qsgmii_inst/GPCS_PMA_GEN_i2/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg[0]_srl5 ";
  attribute srl_bus_name of \RXDATA_REG5_reg[1]_srl5\ : label is "inst/quadsgmii_0_TEST_core/\qsgmii_inst/GPCS_PMA_GEN_i2/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg ";
  attribute srl_name of \RXDATA_REG5_reg[1]_srl5\ : label is "inst/quadsgmii_0_TEST_core/\qsgmii_inst/GPCS_PMA_GEN_i2/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg[1]_srl5 ";
  attribute srl_bus_name of \RXDATA_REG5_reg[2]_srl5\ : label is "inst/quadsgmii_0_TEST_core/\qsgmii_inst/GPCS_PMA_GEN_i2/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg ";
  attribute srl_name of \RXDATA_REG5_reg[2]_srl5\ : label is "inst/quadsgmii_0_TEST_core/\qsgmii_inst/GPCS_PMA_GEN_i2/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg[2]_srl5 ";
  attribute srl_bus_name of \RXDATA_REG5_reg[3]_srl5\ : label is "inst/quadsgmii_0_TEST_core/\qsgmii_inst/GPCS_PMA_GEN_i2/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg ";
  attribute srl_name of \RXDATA_REG5_reg[3]_srl5\ : label is "inst/quadsgmii_0_TEST_core/\qsgmii_inst/GPCS_PMA_GEN_i2/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg[3]_srl5 ";
  attribute srl_bus_name of \RXDATA_REG5_reg[4]_srl5\ : label is "inst/quadsgmii_0_TEST_core/\qsgmii_inst/GPCS_PMA_GEN_i2/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg ";
  attribute srl_name of \RXDATA_REG5_reg[4]_srl5\ : label is "inst/quadsgmii_0_TEST_core/\qsgmii_inst/GPCS_PMA_GEN_i2/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg[4]_srl5 ";
  attribute srl_bus_name of \RXDATA_REG5_reg[5]_srl5\ : label is "inst/quadsgmii_0_TEST_core/\qsgmii_inst/GPCS_PMA_GEN_i2/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg ";
  attribute srl_name of \RXDATA_REG5_reg[5]_srl5\ : label is "inst/quadsgmii_0_TEST_core/\qsgmii_inst/GPCS_PMA_GEN_i2/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg[5]_srl5 ";
  attribute srl_bus_name of \RXDATA_REG5_reg[6]_srl5\ : label is "inst/quadsgmii_0_TEST_core/\qsgmii_inst/GPCS_PMA_GEN_i2/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg ";
  attribute srl_name of \RXDATA_REG5_reg[6]_srl5\ : label is "inst/quadsgmii_0_TEST_core/\qsgmii_inst/GPCS_PMA_GEN_i2/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg[6]_srl5 ";
  attribute srl_bus_name of \RXDATA_REG5_reg[7]_srl5\ : label is "inst/quadsgmii_0_TEST_core/\qsgmii_inst/GPCS_PMA_GEN_i2/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg ";
  attribute srl_name of \RXDATA_REG5_reg[7]_srl5\ : label is "inst/quadsgmii_0_TEST_core/\qsgmii_inst/GPCS_PMA_GEN_i2/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg[7]_srl5 ";
  attribute SOFT_HLUTNM of \RXD[1]_i_1__1\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \RXD[2]_i_1__1\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \RXD[3]_i_1__1\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \RXD[4]_i_1__1\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \RXD[5]_i_1__1\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \RXD[6]_i_1__1\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \RXD[7]_i_1__1\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \RX_CONFIG_REG_NULL_i_4__1\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \RX_CONFIG_REG_REG[15]_i_1__1\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \RX_CONFIG_VALID_INT_i_2__1\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \RX_DATA_ERROR_i_3__1\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \RX_DATA_ERROR_i_4__1\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \RX_ER_i_2__1\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \R_i_1__3\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \R_i_2__1\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \T_i_1__4\ : label is "soft_lutpair226";
begin
  RECEIVE <= \^receive\;
  \RX_CONFIG_REG_reg[15]_0\(15 downto 0) <= \^rx_config_reg_reg[15]_0\(15 downto 0);
  RX_CONFIG_VALID <= \^rx_config_valid\;
  RX_IDLE <= \^rx_idle\;
  RX_INVALID <= \^rx_invalid\;
  SOP_REG3 <= \^sop_reg3\;
  \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg[2]\ <= \^use_rocket_io.no_1588.reclock_mgt_signals_txoutclk.rxdata_int_reg[2]\;
  \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg[5]\ <= \^use_rocket_io.no_1588.reclock_mgt_signals_txoutclk.rxdata_int_reg[5]\;
  gmii_rx_dv_ch2 <= \^gmii_rx_dv_ch2\;
\ABILITY_MATCH_2_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^rx_config_reg_reg[15]_0\(10),
      I1 => CONFIG_REG_MATCH_reg(1),
      I2 => CONFIG_REG_MATCH_reg(2),
      I3 => \^rx_config_reg_reg[15]_0\(11),
      I4 => CONFIG_REG_MATCH_reg(0),
      I5 => \^rx_config_reg_reg[15]_0\(9),
      O => \RX_CONFIG_REG_reg[10]_0\
    );
\BASEX_REMOTE_FAULT[1]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^rx_config_reg_reg[15]_0\(15),
      O => BASEX_REMOTE_FAULT_RSLVD(0)
    );
CGBAD_REG1_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => CGBAD,
      Q => CGBAD_REG1,
      R => '0'
    );
CGBAD_REG2_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => CGBAD_REG1,
      Q => CGBAD_REG2,
      R => '0'
    );
CGBAD_REG3_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => CGBAD_REG2,
      Q => CGBAD_REG3,
      R => \RX_CONFIG_VALID_REG_reg[0]_0\
    );
CGBAD_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => S2,
      Q => CGBAD,
      R => \RX_CONFIG_VALID_REG_reg[0]_0\
    );
\C_HDR_REMOVED_REG_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => C_REG2,
      I1 => \RX_CONFIG_REG_reg[7]_0\(0),
      I2 => \RX_CONFIG_REG_reg[7]_0\(1),
      O => C_HDR_REMOVED
    );
C_HDR_REMOVED_REG_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => C_HDR_REMOVED,
      Q => C_HDR_REMOVED_REG,
      R => '0'
    );
C_REG1_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => C,
      Q => C_REG1,
      R => '0'
    );
C_REG2_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => C_REG1,
      Q => C_REG2,
      R => '0'
    );
C_REG3_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => C_REG2,
      Q => C_REG3,
      R => '0'
    );
\C_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => K28p5_REG1,
      I1 => \I_i_3__1_n_0\,
      O => C0
    );
C_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => C0,
      Q => C,
      R => '0'
    );
\D0p0_REG_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \^use_rocket_io.no_1588.reclock_mgt_signals_txoutclk.rxdata_int_reg[2]\,
      I1 => Q(0),
      I2 => Q(1),
      I3 => Q(7),
      O => D0p0
    );
\D0p0_REG_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => Q(2),
      I1 => Q(3),
      I2 => RXCHARISK_REG1_reg_0,
      I3 => Q(4),
      I4 => Q(5),
      I5 => Q(6),
      O => \^use_rocket_io.no_1588.reclock_mgt_signals_txoutclk.rxdata_int_reg[2]\
    );
D0p0_REG_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => D0p0,
      Q => D0p0_REG,
      R => '0'
    );
\EOP_REG1_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => EOP,
      I1 => EXTEND,
      I2 => EXTEND_REG1,
      O => EOP_REG10
    );
EOP_REG1_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => EOP_REG10,
      Q => EOP_REG1,
      R => \RX_CONFIG_VALID_REG_reg[0]_0\
    );
\EOP_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF88888000"
    )
        port map (
      I0 => T_REG2,
      I1 => R_REG1,
      I2 => K28p5_REG1,
      I3 => RXEVEN0_out,
      I4 => R,
      I5 => \EOP_i_2__1_n_0\,
      O => EOP0
    );
\EOP_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8888888"
    )
        port map (
      I0 => \^rx_idle\,
      I1 => K28p5_REG1,
      I2 => C_REG1,
      I3 => D0p0_REG,
      I4 => RXEVEN0_out,
      O => \EOP_i_2__1_n_0\
    );
EOP_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => EOP0,
      Q => EOP,
      R => \RX_CONFIG_VALID_REG_reg[0]_0\
    );
\EXTEND_ERR_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => EXT_ILLEGAL_K_REG2,
      I1 => CGBAD_REG3,
      I2 => EXTEND_REG3,
      O => EXTEND_ERR0
    );
EXTEND_ERR_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => EXTEND_ERR0,
      Q => EXTEND_ERR,
      R => SYNC_STATUS_REG0
    );
EXTEND_REG1_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => EXTEND,
      Q => EXTEND_REG1,
      R => '0'
    );
EXTEND_REG2_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => EXTEND_REG1,
      Q => EXTEND_REG2,
      R => '0'
    );
EXTEND_REG3_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => EXTEND_REG2,
      Q => EXTEND_REG3,
      R => '0'
    );
\EXTEND_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"808080FF80808080"
    )
        port map (
      I0 => R_REG1,
      I1 => R,
      I2 => \^receive\,
      I3 => \RX_DATA_ERROR_i_3__1_n_0\,
      I4 => S,
      I5 => EXTEND,
      O => \EXTEND_i_1__1_n_0\
    );
EXTEND_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \EXTEND_i_1__1_n_0\,
      Q => EXTEND,
      R => SYNC_STATUS_REG0
    );
EXT_ILLEGAL_K_REG1_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => EXT_ILLEGAL_K,
      Q => EXT_ILLEGAL_K_REG1,
      R => SYNC_STATUS_REG0
    );
EXT_ILLEGAL_K_REG2_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => EXT_ILLEGAL_K_REG1,
      Q => EXT_ILLEGAL_K_REG2,
      R => SYNC_STATUS_REG0
    );
\EXT_ILLEGAL_K_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000700"
    )
        port map (
      I0 => K28p5_REG1,
      I1 => RXEVEN0_out,
      I2 => S,
      I3 => EXTEND_REG1,
      I4 => R,
      O => EXT_ILLEGAL_K0
    );
EXT_ILLEGAL_K_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => EXT_ILLEGAL_K0,
      Q => EXT_ILLEGAL_K,
      R => SYNC_STATUS_REG0
    );
FALSE_CARRIER_REG1_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => FALSE_CARRIER,
      Q => FALSE_CARRIER_REG1,
      R => '0'
    );
FALSE_CARRIER_REG2_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => FALSE_CARRIER_REG1,
      Q => FALSE_CARRIER_REG2,
      R => '0'
    );
FALSE_CARRIER_REG3_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => FALSE_CARRIER_REG2,
      Q => FALSE_CARRIER_REG3,
      R => SYNC_STATUS_REG0
    );
\FALSE_CARRIER_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7F0"
    )
        port map (
      I0 => RXEVEN0_out,
      I1 => K28p5_REG1,
      I2 => FALSE_CARRIER0,
      I3 => FALSE_CARRIER,
      O => \FALSE_CARRIER_i_1__1_n_0\
    );
\FALSE_CARRIER_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => FALSE_CARRIER_reg_0,
      I1 => K28p5_REG1,
      I2 => S,
      I3 => FALSE_NIT,
      I4 => FALSE_K,
      I5 => FALSE_DATA,
      O => FALSE_CARRIER0
    );
FALSE_CARRIER_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \FALSE_CARRIER_i_1__1_n_0\,
      Q => FALSE_CARRIER,
      R => SYNC_STATUS_REG0
    );
\FALSE_DATA_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \FALSE_DATA_i_2__1_n_0\,
      I1 => RXNOTINTABLE_INT,
      I2 => RXCHARISK_REG1_reg_0,
      O => FALSE_DATA0
    );
\FALSE_DATA_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3035357530303000"
    )
        port map (
      I0 => \FALSE_DATA_i_3__1_n_0\,
      I1 => \FALSE_DATA_i_4__1_n_0\,
      I2 => Q(2),
      I3 => Q(4),
      I4 => Q(3),
      I5 => \FALSE_DATA_i_5__1_n_0\,
      O => \FALSE_DATA_i_2__1_n_0\
    );
\FALSE_DATA_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => Q(5),
      O => \FALSE_DATA_i_3__1_n_0\
    );
\FALSE_DATA_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFFDFFFDFFFDFDF"
    )
        port map (
      I0 => Q(5),
      I1 => Q(6),
      I2 => Q(7),
      I3 => \FALSE_DATA_i_6__1_n_0\,
      I4 => Q(4),
      I5 => Q(3),
      O => \FALSE_DATA_i_4__1_n_0\
    );
\FALSE_DATA_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      O => \FALSE_DATA_i_5__1_n_0\
    );
\FALSE_DATA_i_6__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      O => \FALSE_DATA_i_6__1_n_0\
    );
FALSE_DATA_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => FALSE_DATA0,
      Q => FALSE_DATA,
      R => \RX_CONFIG_VALID_REG_reg[0]_0\
    );
\FALSE_K_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000041"
    )
        port map (
      I0 => RXNOTINTABLE_INT,
      I1 => Q(6),
      I2 => Q(5),
      I3 => \FALSE_K_i_2__1_n_0\,
      I4 => \FALSE_K_i_3__1_n_0\,
      O => FALSE_K0
    );
\FALSE_K_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF7"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => Q(1),
      I3 => Q(0),
      O => \FALSE_K_i_2__1_n_0\
    );
\FALSE_K_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => Q(7),
      I1 => Q(4),
      I2 => RXCHARISK_REG1_reg_0,
      O => \FALSE_K_i_3__1_n_0\
    );
FALSE_K_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => FALSE_K0,
      Q => FALSE_K,
      R => \RX_CONFIG_VALID_REG_reg[0]_0\
    );
\FALSE_NIT_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => RXCHARISK_REG1_reg_0,
      I3 => Q(4),
      I4 => Q(6),
      I5 => Q(5),
      O => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg[3]\
    );
FALSE_NIT_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => FALSE_NIT0,
      Q => FALSE_NIT,
      R => \RX_CONFIG_VALID_REG_reg[0]_0\
    );
\FROM_IDLE_D_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => K28p5_REG1,
      I1 => \^rx_idle\,
      I2 => WAIT_FOR_K,
      I3 => RX_INVALID_reg_0,
      O => FROM_IDLE_D0
    );
FROM_IDLE_D_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => FROM_IDLE_D0,
      Q => FROM_IDLE_D,
      R => SYNC_STATUS_REG0
    );
\FROM_RX_CX_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFA8FFFCFCA8A8"
    )
        port map (
      I0 => RXCHARISK_REG1,
      I1 => C_REG1,
      I2 => C_REG2,
      I3 => \RX_DATA_ERROR_i_3__1_n_0\,
      I4 => CGBAD,
      I5 => C_REG3,
      O => FROM_RX_CX0
    );
FROM_RX_CX_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => FROM_RX_CX0,
      Q => FROM_RX_CX,
      R => SYNC_STATUS_REG0
    );
\FROM_RX_K_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => RXCHARISK_REG1,
      I1 => CGBAD,
      I2 => K28p5_REG2,
      I3 => RX_INVALID_reg_0,
      O => FROM_RX_K0
    );
FROM_RX_K_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => FROM_RX_K0,
      Q => FROM_RX_K,
      R => SYNC_STATUS_REG0
    );
\IDLE_REG_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \^rx_idle\,
      Q => \IDLE_REG_reg_n_0_[0]\,
      R => \RX_CONFIG_VALID_REG_reg[0]_0\
    );
\IDLE_REG_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \IDLE_REG_reg_n_0_[0]\,
      Q => p_0_in1_in,
      R => \RX_CONFIG_VALID_REG_reg[0]_0\
    );
\IDLE_REG_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => p_0_in1_in,
      Q => \IDLE_REG_reg_n_0_[2]\,
      R => \RX_CONFIG_VALID_REG_reg[0]_0\
    );
ILLEGAL_K_REG1_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => ILLEGAL_K,
      Q => ILLEGAL_K_REG1,
      R => SYNC_STATUS_REG0
    );
ILLEGAL_K_REG2_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => ILLEGAL_K_REG1,
      Q => ILLEGAL_K_REG2,
      R => SYNC_STATUS_REG0
    );
\ILLEGAL_K_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => R,
      I1 => K28p5_REG1,
      I2 => RXCHARISK_REG1,
      I3 => T,
      O => ILLEGAL_K0
    );
ILLEGAL_K_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => ILLEGAL_K0,
      Q => ILLEGAL_K,
      R => SYNC_STATUS_REG0
    );
I_REG_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => I,
      Q => \^rx_idle\,
      R => '0'
    );
\I_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20200020"
    )
        port map (
      I0 => \I_i_2__1_n_0\,
      I1 => \I_i_3__1_n_0\,
      I2 => RXEVEN0_out,
      I3 => RXCHARISK_REG1_reg_0,
      I4 => RX_INVALID_reg_0,
      O => I0
    );
\I_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEAAAAAAAAAAAA"
    )
        port map (
      I0 => K28p5_REG1,
      I1 => FALSE_NIT,
      I2 => FALSE_K,
      I3 => FALSE_DATA,
      I4 => \^rx_idle\,
      I5 => RX_INVALID_reg_0,
      O => \I_i_2__1_n_0\
    );
\I_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400FFFF04000400"
    )
        port map (
      I0 => \FALSE_DATA_i_3__1_n_0\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \I_i_4__1_n_0\,
      I4 => \I_i_5__1_n_0\,
      I5 => \I_i_6__1_n_0\,
      O => \I_i_3__1_n_0\
    );
\I_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => Q(4),
      I1 => RXCHARISK_REG1_reg_0,
      I2 => Q(3),
      I3 => Q(2),
      O => \I_i_4__1_n_0\
    );
\I_i_5__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFDFF"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => Q(3),
      I3 => Q(2),
      I4 => RXCHARISK_REG1_reg_0,
      O => \I_i_5__1_n_0\
    );
\I_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => Q(6),
      I1 => Q(5),
      I2 => Q(7),
      I3 => Q(4),
      O => \I_i_6__1_n_0\
    );
I_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => I0,
      Q => I,
      R => '0'
    );
\K28p5_REG1_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => Q(4),
      I1 => Q(7),
      I2 => Q(5),
      I3 => Q(6),
      I4 => RXCHARISK_REG1_reg_0,
      I5 => \FALSE_K_i_2__1_n_0\,
      O => K28p5
    );
K28p5_REG1_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => K28p5,
      Q => K28p5_REG1,
      R => '0'
    );
K28p5_REG2_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => K28p5_REG1,
      Q => K28p5_REG2,
      R => '0'
    );
\RECEIVED_IDLE_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \^rx_idle\,
      I1 => \^rx_config_valid\,
      I2 => RECEIVED_IDLE,
      O => I_REG_reg_0
    );
\RECEIVE_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DC"
    )
        port map (
      I0 => EOP,
      I1 => SOP_REG2,
      I2 => \^receive\,
      O => \RECEIVE_i_1__1_n_0\
    );
RECEIVE_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RECEIVE_i_1__1_n_0\,
      Q => \^receive\,
      R => SYNC_STATUS_REG0
    );
RUDI_C0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => p_0_in2_in,
      I1 => \RX_CONFIG_VALID_REG_reg_n_0_[3]\,
      I2 => p_1_in,
      I3 => \RX_CONFIG_VALID_REG_reg_n_0_[0]\,
      O => \RUDI_C0__0\
    );
RUDI_C_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RUDI_C0__0\,
      Q => status_vector_ch2(0),
      R => \RX_CONFIG_VALID_REG_reg[0]_0\
    );
\RUDI_I_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \IDLE_REG_reg_n_0_[2]\,
      I1 => p_0_in1_in,
      O => RUDI_I0
    );
RUDI_I_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RUDI_I0,
      Q => status_vector_ch2(1),
      R => \RX_CONFIG_VALID_REG_reg[0]_0\
    );
RXCHARISK_REG1_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RXCHARISK_REG1_reg_0,
      Q => RXCHARISK_REG1,
      R => '0'
    );
\RXDATA_REG5_reg[0]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => userclk,
      D => Q(0),
      Q => RXDATA_REG5(0)
    );
\RXDATA_REG5_reg[1]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => userclk,
      D => Q(1),
      Q => RXDATA_REG5(1)
    );
\RXDATA_REG5_reg[2]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => userclk,
      D => Q(2),
      Q => RXDATA_REG5(2)
    );
\RXDATA_REG5_reg[3]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => userclk,
      D => Q(3),
      Q => RXDATA_REG5(3)
    );
\RXDATA_REG5_reg[4]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => userclk,
      D => Q(4),
      Q => RXDATA_REG5(4)
    );
\RXDATA_REG5_reg[5]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => userclk,
      D => Q(5),
      Q => RXDATA_REG5(5)
    );
\RXDATA_REG5_reg[6]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => userclk,
      D => Q(6),
      Q => RXDATA_REG5(6)
    );
\RXDATA_REG5_reg[7]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => userclk,
      D => Q(7),
      Q => RXDATA_REG5(7)
    );
\RXD[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBBA"
    )
        port map (
      I0 => \^sop_reg3\,
      I1 => FALSE_CARRIER_REG3,
      I2 => EXTEND_REG1,
      I3 => RXDATA_REG5(0),
      O => \RXD[0]_i_1__1_n_0\
    );
\RXD[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5554"
    )
        port map (
      I0 => \^sop_reg3\,
      I1 => RXDATA_REG5(1),
      I2 => FALSE_CARRIER_REG3,
      I3 => EXTEND_REG1,
      O => \RXD[1]_i_1__1_n_0\
    );
\RXD[2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => RXDATA_REG5(2),
      I1 => FALSE_CARRIER_REG3,
      I2 => EXTEND_REG1,
      I3 => \^sop_reg3\,
      O => \RXD[2]_i_1__1_n_0\
    );
\RXD[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5554"
    )
        port map (
      I0 => \^sop_reg3\,
      I1 => RXDATA_REG5(3),
      I2 => FALSE_CARRIER_REG3,
      I3 => EXTEND_REG1,
      O => \RXD[3]_i_1__1_n_0\
    );
\RXD[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABBBAAA"
    )
        port map (
      I0 => \^sop_reg3\,
      I1 => FALSE_CARRIER_REG3,
      I2 => EXTEND_ERR,
      I3 => EXTEND_REG1,
      I4 => RXDATA_REG5(4),
      O => \RXD[4]_i_1__1_n_0\
    );
\RXD[5]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => RXDATA_REG5(5),
      I1 => FALSE_CARRIER_REG3,
      I2 => EXTEND_REG1,
      I3 => \^sop_reg3\,
      O => \RXD[5]_i_1__1_n_0\
    );
\RXD[6]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABAA"
    )
        port map (
      I0 => \^sop_reg3\,
      I1 => FALSE_CARRIER_REG3,
      I2 => EXTEND_REG1,
      I3 => RXDATA_REG5(6),
      O => \RXD[6]_i_1__1_n_0\
    );
\RXD[7]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => RXDATA_REG5(7),
      I1 => FALSE_CARRIER_REG3,
      I2 => EXTEND_REG1,
      I3 => \^sop_reg3\,
      O => \RXD[7]_i_1__1_n_0\
    );
\RXD_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RXD[0]_i_1__1_n_0\,
      Q => gmii_rxd_ch2(0),
      R => \RXD_reg[7]_0\(0)
    );
\RXD_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RXD[1]_i_1__1_n_0\,
      Q => gmii_rxd_ch2(1),
      R => \RXD_reg[7]_0\(0)
    );
\RXD_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RXD[2]_i_1__1_n_0\,
      Q => gmii_rxd_ch2(2),
      R => \RXD_reg[7]_0\(0)
    );
\RXD_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RXD[3]_i_1__1_n_0\,
      Q => gmii_rxd_ch2(3),
      R => \RXD_reg[7]_0\(0)
    );
\RXD_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RXD[4]_i_1__1_n_0\,
      Q => gmii_rxd_ch2(4),
      R => \RXD_reg[7]_0\(0)
    );
\RXD_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RXD[5]_i_1__1_n_0\,
      Q => gmii_rxd_ch2(5),
      R => \RXD_reg[7]_0\(0)
    );
\RXD_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RXD[6]_i_1__1_n_0\,
      Q => gmii_rxd_ch2(6),
      R => \RXD_reg[7]_0\(0)
    );
\RXD_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RXD[7]_i_1__1_n_0\,
      Q => gmii_rxd_ch2(7),
      R => \RXD_reg[7]_0\(0)
    );
\RX_CONFIG_REG[15]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"000E"
    )
        port map (
      I0 => C_REG1,
      I1 => C_HDR_REMOVED_REG,
      I2 => RXCHARISK_REG1_reg_0,
      I3 => RXCHARISK_REG1,
      O => \RX_CONFIG_REG[15]_i_1__1_n_0\
    );
\RX_CONFIG_REG[7]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55550040"
    )
        port map (
      I0 => RXCHARISK_REG1_reg_0,
      I1 => C_REG2,
      I2 => \RX_CONFIG_REG_reg[7]_0\(0),
      I3 => \RX_CONFIG_REG_reg[7]_0\(1),
      I4 => C,
      O => \RX_CONFIG_REG[7]_i_1__1_n_0\
    );
\RX_CONFIG_REG_NULL_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004FFFF00040000"
    )
        port map (
      I0 => \RX_CONFIG_REG_NULL_i_2__1_n_0\,
      I1 => \RX_CONFIG_REG_NULL_i_3__1_n_0\,
      I2 => \RX_CONFIG_REG_NULL_i_4__1_n_0\,
      I3 => \RX_CONFIG_REG_NULL_i_5__1_n_0\,
      I4 => \^rx_config_valid\,
      I5 => RX_CONFIG_REG_NULL_reg,
      O => RX_CONFIG_VALID_INT_reg_0
    );
\RX_CONFIG_REG_NULL_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^rx_config_reg_reg[15]_0\(5),
      I1 => \^rx_config_reg_reg[15]_0\(4),
      I2 => \^rx_config_reg_reg[15]_0\(10),
      I3 => \^rx_config_reg_reg[15]_0\(14),
      O => \RX_CONFIG_REG_NULL_i_2__1_n_0\
    );
\RX_CONFIG_REG_NULL_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^rx_config_reg_reg[15]_0\(9),
      I1 => \^rx_config_reg_reg[15]_0\(8),
      I2 => \^rx_config_reg_reg[15]_0\(13),
      I3 => \^rx_config_reg_reg[15]_0\(11),
      O => \RX_CONFIG_REG_NULL_i_3__1_n_0\
    );
\RX_CONFIG_REG_NULL_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^rx_config_reg_reg[15]_0\(0),
      I1 => \^rx_config_reg_reg[15]_0\(15),
      I2 => \^rx_config_reg_reg[15]_0\(7),
      I3 => \^rx_config_reg_reg[15]_0\(1),
      O => \RX_CONFIG_REG_NULL_i_4__1_n_0\
    );
\RX_CONFIG_REG_NULL_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^rx_config_reg_reg[15]_0\(6),
      I1 => \^rx_config_reg_reg[15]_0\(3),
      I2 => \^rx_config_reg_reg[15]_0\(12),
      I3 => \^rx_config_reg_reg[15]_0\(2),
      O => \RX_CONFIG_REG_NULL_i_5__1_n_0\
    );
\RX_CONFIG_REG_REG[15]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \out\,
      I1 => \^rx_idle\,
      O => SR(0)
    );
\RX_CONFIG_REG_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => \RX_CONFIG_REG[7]_i_1__1_n_0\,
      D => Q(0),
      Q => \^rx_config_reg_reg[15]_0\(0),
      R => '0'
    );
\RX_CONFIG_REG_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => \RX_CONFIG_REG[15]_i_1__1_n_0\,
      D => Q(2),
      Q => \^rx_config_reg_reg[15]_0\(10),
      R => '0'
    );
\RX_CONFIG_REG_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => \RX_CONFIG_REG[15]_i_1__1_n_0\,
      D => Q(3),
      Q => \^rx_config_reg_reg[15]_0\(11),
      R => '0'
    );
\RX_CONFIG_REG_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => \RX_CONFIG_REG[15]_i_1__1_n_0\,
      D => Q(4),
      Q => \^rx_config_reg_reg[15]_0\(12),
      R => '0'
    );
\RX_CONFIG_REG_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => \RX_CONFIG_REG[15]_i_1__1_n_0\,
      D => Q(5),
      Q => \^rx_config_reg_reg[15]_0\(13),
      R => '0'
    );
\RX_CONFIG_REG_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => \RX_CONFIG_REG[15]_i_1__1_n_0\,
      D => Q(6),
      Q => \^rx_config_reg_reg[15]_0\(14),
      R => '0'
    );
\RX_CONFIG_REG_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => \RX_CONFIG_REG[15]_i_1__1_n_0\,
      D => Q(7),
      Q => \^rx_config_reg_reg[15]_0\(15),
      R => '0'
    );
\RX_CONFIG_REG_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => \RX_CONFIG_REG[7]_i_1__1_n_0\,
      D => Q(1),
      Q => \^rx_config_reg_reg[15]_0\(1),
      R => '0'
    );
\RX_CONFIG_REG_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => \RX_CONFIG_REG[7]_i_1__1_n_0\,
      D => Q(2),
      Q => \^rx_config_reg_reg[15]_0\(2),
      R => '0'
    );
\RX_CONFIG_REG_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => \RX_CONFIG_REG[7]_i_1__1_n_0\,
      D => Q(3),
      Q => \^rx_config_reg_reg[15]_0\(3),
      R => '0'
    );
\RX_CONFIG_REG_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => \RX_CONFIG_REG[7]_i_1__1_n_0\,
      D => Q(4),
      Q => \^rx_config_reg_reg[15]_0\(4),
      R => '0'
    );
\RX_CONFIG_REG_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => \RX_CONFIG_REG[7]_i_1__1_n_0\,
      D => Q(5),
      Q => \^rx_config_reg_reg[15]_0\(5),
      R => '0'
    );
\RX_CONFIG_REG_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => \RX_CONFIG_REG[7]_i_1__1_n_0\,
      D => Q(6),
      Q => \^rx_config_reg_reg[15]_0\(6),
      R => '0'
    );
\RX_CONFIG_REG_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => \RX_CONFIG_REG[7]_i_1__1_n_0\,
      D => Q(7),
      Q => \^rx_config_reg_reg[15]_0\(7),
      R => '0'
    );
\RX_CONFIG_REG_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => \RX_CONFIG_REG[15]_i_1__1_n_0\,
      D => Q(0),
      Q => \^rx_config_reg_reg[15]_0\(8),
      R => '0'
    );
\RX_CONFIG_REG_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => \RX_CONFIG_REG[15]_i_1__1_n_0\,
      D => Q(1),
      Q => \^rx_config_reg_reg[15]_0\(9),
      R => '0'
    );
\RX_CONFIG_VALID_INT_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000E000000"
    )
        port map (
      I0 => C_REG1,
      I1 => C_HDR_REMOVED_REG,
      I2 => RXCHARISK_REG1_reg_0,
      I3 => RXSYNC_STATUS,
      I4 => \RX_CONFIG_VALID_INT_i_2__1_n_0\,
      I5 => S2,
      O => RX_CONFIG_VALID_INT0
    );
\RX_CONFIG_VALID_INT_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => RXCHARISK_REG1,
      I1 => CGBAD,
      O => \RX_CONFIG_VALID_INT_i_2__1_n_0\
    );
RX_CONFIG_VALID_INT_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RX_CONFIG_VALID_INT0,
      Q => \^rx_config_valid\,
      R => \RX_CONFIG_VALID_REG_reg[0]_0\
    );
\RX_CONFIG_VALID_REG_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \^rx_config_valid\,
      Q => \RX_CONFIG_VALID_REG_reg_n_0_[0]\,
      R => \RX_CONFIG_VALID_REG_reg[0]_0\
    );
\RX_CONFIG_VALID_REG_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RX_CONFIG_VALID_REG_reg_n_0_[0]\,
      Q => p_0_in2_in,
      R => \RX_CONFIG_VALID_REG_reg[0]_0\
    );
\RX_CONFIG_VALID_REG_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => p_0_in2_in,
      Q => p_1_in,
      R => \RX_CONFIG_VALID_REG_reg[0]_0\
    );
\RX_CONFIG_VALID_REG_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => p_1_in,
      Q => \RX_CONFIG_VALID_REG_reg_n_0_[3]\,
      R => \RX_CONFIG_VALID_REG_reg[0]_0\
    );
\RX_DATA_ERROR_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888AAAAA88888888"
    )
        port map (
      I0 => \^receive\,
      I1 => \RX_DATA_ERROR_i_2__1_n_0\,
      I2 => R,
      I3 => \RX_DATA_ERROR_i_3__1_n_0\,
      I4 => R_REG1,
      I5 => T_REG2,
      O => RX_DATA_ERROR0
    );
\RX_DATA_ERROR_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4544"
    )
        port map (
      I0 => R_REG1,
      I1 => K28p5_REG1,
      I2 => T_REG1,
      I3 => R,
      I4 => \RX_DATA_ERROR_i_4__1_n_0\,
      O => \RX_DATA_ERROR_i_2__1_n_0\
    );
\RX_DATA_ERROR_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => K28p5_REG1,
      I1 => RXEVEN0_out,
      O => \RX_DATA_ERROR_i_3__1_n_0\
    );
\RX_DATA_ERROR_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => CGBAD_REG3,
      I1 => \^rx_idle\,
      I2 => ILLEGAL_K_REG2,
      I3 => C_REG1,
      O => \RX_DATA_ERROR_i_4__1_n_0\
    );
RX_DATA_ERROR_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RX_DATA_ERROR0,
      Q => RX_DATA_ERROR,
      R => SYNC_STATUS_REG0
    );
\RX_DV_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAEEEAAAAAAAAA"
    )
        port map (
      I0 => RX_DV0,
      I1 => XMIT_DATA,
      I2 => \^receive\,
      I3 => RXSYNC_STATUS,
      I4 => EOP_REG1,
      I5 => \^gmii_rx_dv_ch2\,
      O => \RX_DV_i_1__1_n_0\
    );
RX_DV_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \RX_DV_i_1__1_n_0\,
      Q => \^gmii_rx_dv_ch2\,
      R => \RX_CONFIG_VALID_REG_reg[0]_0\
    );
\RX_ER_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => FALSE_CARRIER_REG3,
      I1 => EXTEND_REG1,
      O => FALSE_CARRIER_REG3_reg_0
    );
RX_ER_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => RX_ER0,
      Q => gmii_rx_er_ch2,
      R => \RX_CONFIG_VALID_REG_reg[0]_0\
    );
\RX_INVALID_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF55FDFFFF00FC"
    )
        port map (
      I0 => K28p5_REG1,
      I1 => FROM_RX_K,
      I2 => FROM_IDLE_D,
      I3 => RX_INVALID_reg_0,
      I4 => FROM_RX_CX,
      I5 => \^rx_invalid\,
      O => \RX_INVALID_i_1__1_n_0\
    );
RX_INVALID_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RX_INVALID_i_1__1_n_0\,
      Q => \^rx_invalid\,
      R => SYNC_STATUS_REG0
    );
R_REG1_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => R,
      Q => R_REG1,
      R => '0'
    );
\R_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \^use_rocket_io.no_1588.reclock_mgt_signals_txoutclk.rxdata_int_reg[5]\,
      I1 => Q(0),
      I2 => Q(1),
      I3 => Q(3),
      I4 => Q(2),
      O => K23p7
    );
\R_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => Q(5),
      I1 => Q(6),
      I2 => RXCHARISK_REG1_reg_0,
      I3 => Q(4),
      I4 => Q(7),
      O => \^use_rocket_io.no_1588.reclock_mgt_signals_txoutclk.rxdata_int_reg[5]\
    );
R_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => K23p7,
      Q => R,
      R => '0'
    );
SOP_REG1_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => SOP,
      Q => SOP_REG1,
      R => '0'
    );
SOP_REG2_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => SOP_REG1,
      Q => SOP_REG2,
      R => '0'
    );
SOP_REG3_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => SOP_REG2,
      Q => \^sop_reg3\,
      R => '0'
    );
\SOP_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A80000"
    )
        port map (
      I0 => RX_INVALID_reg_0,
      I1 => \^rx_idle\,
      I2 => EXTEND,
      I3 => WAIT_FOR_K,
      I4 => S,
      O => SOP0
    );
SOP_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => SOP0,
      Q => SOP,
      R => \RX_CONFIG_VALID_REG_reg[0]_0\
    );
SYNC_STATUS_REG_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => '1',
      Q => SYNC_STATUS_REG,
      R => SYNC_STATUS_REG0
    );
S_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => S0,
      Q => S,
      R => '0'
    );
T_REG1_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => T,
      Q => T_REG1,
      R => '0'
    );
T_REG2_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => T_REG1,
      Q => T_REG2,
      R => '0'
    );
\T_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \^use_rocket_io.no_1588.reclock_mgt_signals_txoutclk.rxdata_int_reg[5]\,
      I1 => Q(2),
      I2 => Q(3),
      I3 => Q(1),
      I4 => Q(0),
      O => K29p7
    );
T_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => K29p7,
      Q => T,
      R => '0'
    );
\WAIT_FOR_K_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F0F"
    )
        port map (
      I0 => RXEVEN0_out,
      I1 => K28p5_REG1,
      I2 => SYNC_STATUS_REG,
      I3 => WAIT_FOR_K,
      O => \WAIT_FOR_K_i_1__1_n_0\
    );
WAIT_FOR_K_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \WAIT_FOR_K_i_1__1_n_0\,
      Q => WAIT_FOR_K,
      R => SYNC_STATUS_REG0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity quadsgmii_0_TEST_RX_170 is
  port (
    status_vector_ch1 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    RX_IDLE : out STD_LOGIC;
    SOP_REG3 : out STD_LOGIC;
    RX_DATA_ERROR : out STD_LOGIC;
    gmii_rx_er_ch1 : out STD_LOGIC;
    RX_CONFIG_VALID : out STD_LOGIC;
    RECEIVE : out STD_LOGIC;
    gmii_rx_dv_ch1 : out STD_LOGIC;
    RX_INVALID : out STD_LOGIC;
    \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg[5]\ : out STD_LOGIC;
    \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg[2]\ : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \RX_CONFIG_REG_reg[10]_0\ : out STD_LOGIC;
    \RX_CONFIG_REG_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    BASEX_REMOTE_FAULT_RSLVD : out STD_LOGIC_VECTOR ( 0 to 0 );
    \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg[3]\ : out STD_LOGIC;
    FALSE_CARRIER_REG3_reg_0 : out STD_LOGIC;
    I_REG_reg_0 : out STD_LOGIC;
    RX_CONFIG_VALID_INT_reg_0 : out STD_LOGIC;
    gmii_rxd_ch1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    userclk : in STD_LOGIC;
    \RX_CONFIG_VALID_REG_reg[0]_0\ : in STD_LOGIC;
    FALSE_NIT0 : in STD_LOGIC;
    SYNC_STATUS_REG0 : in STD_LOGIC;
    S0 : in STD_LOGIC;
    S2 : in STD_LOGIC;
    RXCHARISK_REG1_reg_0 : in STD_LOGIC;
    RX_ER0 : in STD_LOGIC;
    \RX_CONFIG_REG_reg[7]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    RXSYNC_STATUS : in STD_LOGIC;
    RXEVEN0_out : in STD_LOGIC;
    RX_INVALID_reg_0 : in STD_LOGIC;
    FALSE_CARRIER_reg_0 : in STD_LOGIC;
    RXNOTINTABLE_INT : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    CONFIG_REG_MATCH_reg : in STD_LOGIC_VECTOR ( 2 downto 0 );
    RX_DV0 : in STD_LOGIC;
    XMIT_DATA : in STD_LOGIC;
    RECEIVED_IDLE : in STD_LOGIC;
    RX_CONFIG_REG_NULL_reg : in STD_LOGIC;
    \RXD_reg[7]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmii_0_TEST_RX_170 : entity is "RX";
end quadsgmii_0_TEST_RX_170;

architecture STRUCTURE of quadsgmii_0_TEST_RX_170 is
  signal C : STD_LOGIC;
  signal C0 : STD_LOGIC;
  signal CGBAD : STD_LOGIC;
  signal CGBAD_REG1 : STD_LOGIC;
  signal CGBAD_REG2 : STD_LOGIC;
  signal CGBAD_REG3 : STD_LOGIC;
  signal C_HDR_REMOVED : STD_LOGIC;
  signal C_HDR_REMOVED_REG : STD_LOGIC;
  signal C_REG1 : STD_LOGIC;
  signal C_REG2 : STD_LOGIC;
  signal C_REG3 : STD_LOGIC;
  signal D0p0 : STD_LOGIC;
  signal D0p0_REG : STD_LOGIC;
  signal EOP : STD_LOGIC;
  signal EOP0 : STD_LOGIC;
  signal EOP_REG1 : STD_LOGIC;
  signal EOP_REG10 : STD_LOGIC;
  signal \EOP_i_2__0_n_0\ : STD_LOGIC;
  signal EXTEND : STD_LOGIC;
  signal EXTEND_ERR : STD_LOGIC;
  signal EXTEND_ERR0 : STD_LOGIC;
  signal EXTEND_REG1 : STD_LOGIC;
  signal EXTEND_REG2 : STD_LOGIC;
  signal EXTEND_REG3 : STD_LOGIC;
  signal \EXTEND_i_1__0_n_0\ : STD_LOGIC;
  signal EXT_ILLEGAL_K : STD_LOGIC;
  signal EXT_ILLEGAL_K0 : STD_LOGIC;
  signal EXT_ILLEGAL_K_REG1 : STD_LOGIC;
  signal EXT_ILLEGAL_K_REG2 : STD_LOGIC;
  signal FALSE_CARRIER : STD_LOGIC;
  signal FALSE_CARRIER0 : STD_LOGIC;
  signal FALSE_CARRIER_REG1 : STD_LOGIC;
  signal FALSE_CARRIER_REG2 : STD_LOGIC;
  signal FALSE_CARRIER_REG3 : STD_LOGIC;
  signal \FALSE_CARRIER_i_1__0_n_0\ : STD_LOGIC;
  signal FALSE_DATA : STD_LOGIC;
  signal FALSE_DATA0 : STD_LOGIC;
  signal \FALSE_DATA_i_2__0_n_0\ : STD_LOGIC;
  signal \FALSE_DATA_i_3__0_n_0\ : STD_LOGIC;
  signal \FALSE_DATA_i_4__0_n_0\ : STD_LOGIC;
  signal \FALSE_DATA_i_5__0_n_0\ : STD_LOGIC;
  signal \FALSE_DATA_i_6__0_n_0\ : STD_LOGIC;
  signal FALSE_K : STD_LOGIC;
  signal FALSE_K0 : STD_LOGIC;
  signal \FALSE_K_i_2__0_n_0\ : STD_LOGIC;
  signal \FALSE_K_i_3__0_n_0\ : STD_LOGIC;
  signal FALSE_NIT : STD_LOGIC;
  signal FROM_IDLE_D : STD_LOGIC;
  signal FROM_IDLE_D0 : STD_LOGIC;
  signal FROM_RX_CX : STD_LOGIC;
  signal FROM_RX_CX0 : STD_LOGIC;
  signal FROM_RX_K : STD_LOGIC;
  signal FROM_RX_K0 : STD_LOGIC;
  signal I : STD_LOGIC;
  signal I0 : STD_LOGIC;
  signal \IDLE_REG_reg_n_0_[0]\ : STD_LOGIC;
  signal \IDLE_REG_reg_n_0_[2]\ : STD_LOGIC;
  signal ILLEGAL_K : STD_LOGIC;
  signal ILLEGAL_K0 : STD_LOGIC;
  signal ILLEGAL_K_REG1 : STD_LOGIC;
  signal ILLEGAL_K_REG2 : STD_LOGIC;
  signal \I_i_2__0_n_0\ : STD_LOGIC;
  signal \I_i_3__0_n_0\ : STD_LOGIC;
  signal \I_i_4__0_n_0\ : STD_LOGIC;
  signal \I_i_5__0_n_0\ : STD_LOGIC;
  signal \I_i_6__0_n_0\ : STD_LOGIC;
  signal K23p7 : STD_LOGIC;
  signal K28p5 : STD_LOGIC;
  signal K28p5_REG1 : STD_LOGIC;
  signal K28p5_REG2 : STD_LOGIC;
  signal K29p7 : STD_LOGIC;
  signal R : STD_LOGIC;
  signal \^receive\ : STD_LOGIC;
  signal \RECEIVE_i_1__0_n_0\ : STD_LOGIC;
  signal \RUDI_C0__0\ : STD_LOGIC;
  signal RUDI_I0 : STD_LOGIC;
  signal RXCHARISK_REG1 : STD_LOGIC;
  signal RXDATA_REG5 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \RXD[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \RXD[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \RXD[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \RXD[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \RXD[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \RXD[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \RXD[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \RXD[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \RX_CONFIG_REG[15]_i_1__0_n_0\ : STD_LOGIC;
  signal \RX_CONFIG_REG[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \RX_CONFIG_REG_NULL_i_2__0_n_0\ : STD_LOGIC;
  signal \RX_CONFIG_REG_NULL_i_3__0_n_0\ : STD_LOGIC;
  signal \RX_CONFIG_REG_NULL_i_4__0_n_0\ : STD_LOGIC;
  signal \RX_CONFIG_REG_NULL_i_5__0_n_0\ : STD_LOGIC;
  signal \^rx_config_reg_reg[15]_0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^rx_config_valid\ : STD_LOGIC;
  signal RX_CONFIG_VALID_INT0 : STD_LOGIC;
  signal \RX_CONFIG_VALID_INT_i_2__0_n_0\ : STD_LOGIC;
  signal \RX_CONFIG_VALID_REG_reg_n_0_[0]\ : STD_LOGIC;
  signal \RX_CONFIG_VALID_REG_reg_n_0_[3]\ : STD_LOGIC;
  signal RX_DATA_ERROR0 : STD_LOGIC;
  signal \RX_DATA_ERROR_i_2__0_n_0\ : STD_LOGIC;
  signal \RX_DATA_ERROR_i_3__0_n_0\ : STD_LOGIC;
  signal \RX_DATA_ERROR_i_4__0_n_0\ : STD_LOGIC;
  signal \RX_DV_i_1__0_n_0\ : STD_LOGIC;
  signal \^rx_idle\ : STD_LOGIC;
  signal \^rx_invalid\ : STD_LOGIC;
  signal \RX_INVALID_i_1__0_n_0\ : STD_LOGIC;
  signal R_REG1 : STD_LOGIC;
  signal S : STD_LOGIC;
  signal SOP : STD_LOGIC;
  signal SOP0 : STD_LOGIC;
  signal SOP_REG1 : STD_LOGIC;
  signal SOP_REG2 : STD_LOGIC;
  signal \^sop_reg3\ : STD_LOGIC;
  signal SYNC_STATUS_REG : STD_LOGIC;
  signal T : STD_LOGIC;
  signal T_REG1 : STD_LOGIC;
  signal T_REG2 : STD_LOGIC;
  signal \^use_rocket_io.no_1588.reclock_mgt_signals_txoutclk.rxdata_int_reg[2]\ : STD_LOGIC;
  signal \^use_rocket_io.no_1588.reclock_mgt_signals_txoutclk.rxdata_int_reg[5]\ : STD_LOGIC;
  signal WAIT_FOR_K : STD_LOGIC;
  signal \WAIT_FOR_K_i_1__0_n_0\ : STD_LOGIC;
  signal \^gmii_rx_dv_ch1\ : STD_LOGIC;
  signal p_0_in1_in : STD_LOGIC;
  signal p_0_in2_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \BASEX_REMOTE_FAULT[1]_i_1__0\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \D0p0_REG_i_1__0\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \EXT_ILLEGAL_K_i_1__0\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \FALSE_DATA_i_6__0\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \FALSE_K_i_2__0\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \FALSE_K_i_3__0\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \ILLEGAL_K_i_1__0\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \I_i_4__0\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \I_i_5__0\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \I_i_6__0\ : label is "soft_lutpair147";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \RXDATA_REG5_reg[0]_srl5\ : label is "inst/quadsgmii_0_TEST_core/\qsgmii_inst/GPCS_PMA_GEN_i1/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg ";
  attribute srl_name : string;
  attribute srl_name of \RXDATA_REG5_reg[0]_srl5\ : label is "inst/quadsgmii_0_TEST_core/\qsgmii_inst/GPCS_PMA_GEN_i1/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg[0]_srl5 ";
  attribute srl_bus_name of \RXDATA_REG5_reg[1]_srl5\ : label is "inst/quadsgmii_0_TEST_core/\qsgmii_inst/GPCS_PMA_GEN_i1/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg ";
  attribute srl_name of \RXDATA_REG5_reg[1]_srl5\ : label is "inst/quadsgmii_0_TEST_core/\qsgmii_inst/GPCS_PMA_GEN_i1/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg[1]_srl5 ";
  attribute srl_bus_name of \RXDATA_REG5_reg[2]_srl5\ : label is "inst/quadsgmii_0_TEST_core/\qsgmii_inst/GPCS_PMA_GEN_i1/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg ";
  attribute srl_name of \RXDATA_REG5_reg[2]_srl5\ : label is "inst/quadsgmii_0_TEST_core/\qsgmii_inst/GPCS_PMA_GEN_i1/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg[2]_srl5 ";
  attribute srl_bus_name of \RXDATA_REG5_reg[3]_srl5\ : label is "inst/quadsgmii_0_TEST_core/\qsgmii_inst/GPCS_PMA_GEN_i1/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg ";
  attribute srl_name of \RXDATA_REG5_reg[3]_srl5\ : label is "inst/quadsgmii_0_TEST_core/\qsgmii_inst/GPCS_PMA_GEN_i1/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg[3]_srl5 ";
  attribute srl_bus_name of \RXDATA_REG5_reg[4]_srl5\ : label is "inst/quadsgmii_0_TEST_core/\qsgmii_inst/GPCS_PMA_GEN_i1/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg ";
  attribute srl_name of \RXDATA_REG5_reg[4]_srl5\ : label is "inst/quadsgmii_0_TEST_core/\qsgmii_inst/GPCS_PMA_GEN_i1/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg[4]_srl5 ";
  attribute srl_bus_name of \RXDATA_REG5_reg[5]_srl5\ : label is "inst/quadsgmii_0_TEST_core/\qsgmii_inst/GPCS_PMA_GEN_i1/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg ";
  attribute srl_name of \RXDATA_REG5_reg[5]_srl5\ : label is "inst/quadsgmii_0_TEST_core/\qsgmii_inst/GPCS_PMA_GEN_i1/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg[5]_srl5 ";
  attribute srl_bus_name of \RXDATA_REG5_reg[6]_srl5\ : label is "inst/quadsgmii_0_TEST_core/\qsgmii_inst/GPCS_PMA_GEN_i1/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg ";
  attribute srl_name of \RXDATA_REG5_reg[6]_srl5\ : label is "inst/quadsgmii_0_TEST_core/\qsgmii_inst/GPCS_PMA_GEN_i1/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg[6]_srl5 ";
  attribute srl_bus_name of \RXDATA_REG5_reg[7]_srl5\ : label is "inst/quadsgmii_0_TEST_core/\qsgmii_inst/GPCS_PMA_GEN_i1/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg ";
  attribute srl_name of \RXDATA_REG5_reg[7]_srl5\ : label is "inst/quadsgmii_0_TEST_core/\qsgmii_inst/GPCS_PMA_GEN_i1/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg[7]_srl5 ";
  attribute SOFT_HLUTNM of \RXD[1]_i_1__0\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \RXD[2]_i_1__0\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \RXD[3]_i_1__0\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \RXD[4]_i_1__0\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \RXD[5]_i_1__0\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \RXD[6]_i_1__0\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \RXD[7]_i_1__0\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \RX_CONFIG_REG_NULL_i_4__0\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \RX_CONFIG_REG_REG[15]_i_1__0\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \RX_CONFIG_VALID_INT_i_2__0\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \RX_DATA_ERROR_i_3__0\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \RX_DATA_ERROR_i_4__0\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \RX_ER_i_2__0\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \R_i_1__1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \R_i_2__0\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \T_i_1__2\ : label is "soft_lutpair146";
begin
  RECEIVE <= \^receive\;
  \RX_CONFIG_REG_reg[15]_0\(15 downto 0) <= \^rx_config_reg_reg[15]_0\(15 downto 0);
  RX_CONFIG_VALID <= \^rx_config_valid\;
  RX_IDLE <= \^rx_idle\;
  RX_INVALID <= \^rx_invalid\;
  SOP_REG3 <= \^sop_reg3\;
  \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg[2]\ <= \^use_rocket_io.no_1588.reclock_mgt_signals_txoutclk.rxdata_int_reg[2]\;
  \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg[5]\ <= \^use_rocket_io.no_1588.reclock_mgt_signals_txoutclk.rxdata_int_reg[5]\;
  gmii_rx_dv_ch1 <= \^gmii_rx_dv_ch1\;
\ABILITY_MATCH_2_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^rx_config_reg_reg[15]_0\(10),
      I1 => CONFIG_REG_MATCH_reg(1),
      I2 => CONFIG_REG_MATCH_reg(2),
      I3 => \^rx_config_reg_reg[15]_0\(11),
      I4 => CONFIG_REG_MATCH_reg(0),
      I5 => \^rx_config_reg_reg[15]_0\(9),
      O => \RX_CONFIG_REG_reg[10]_0\
    );
\BASEX_REMOTE_FAULT[1]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^rx_config_reg_reg[15]_0\(15),
      O => BASEX_REMOTE_FAULT_RSLVD(0)
    );
CGBAD_REG1_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => CGBAD,
      Q => CGBAD_REG1,
      R => '0'
    );
CGBAD_REG2_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => CGBAD_REG1,
      Q => CGBAD_REG2,
      R => '0'
    );
CGBAD_REG3_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => CGBAD_REG2,
      Q => CGBAD_REG3,
      R => \RX_CONFIG_VALID_REG_reg[0]_0\
    );
CGBAD_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => S2,
      Q => CGBAD,
      R => \RX_CONFIG_VALID_REG_reg[0]_0\
    );
\C_HDR_REMOVED_REG_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => C_REG2,
      I1 => \RX_CONFIG_REG_reg[7]_0\(0),
      I2 => \RX_CONFIG_REG_reg[7]_0\(1),
      O => C_HDR_REMOVED
    );
C_HDR_REMOVED_REG_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => C_HDR_REMOVED,
      Q => C_HDR_REMOVED_REG,
      R => '0'
    );
C_REG1_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => C,
      Q => C_REG1,
      R => '0'
    );
C_REG2_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => C_REG1,
      Q => C_REG2,
      R => '0'
    );
C_REG3_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => C_REG2,
      Q => C_REG3,
      R => '0'
    );
\C_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => K28p5_REG1,
      I1 => \I_i_3__0_n_0\,
      O => C0
    );
C_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => C0,
      Q => C,
      R => '0'
    );
\D0p0_REG_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \^use_rocket_io.no_1588.reclock_mgt_signals_txoutclk.rxdata_int_reg[2]\,
      I1 => Q(0),
      I2 => Q(1),
      I3 => Q(7),
      O => D0p0
    );
\D0p0_REG_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => Q(2),
      I1 => Q(3),
      I2 => RXCHARISK_REG1_reg_0,
      I3 => Q(4),
      I4 => Q(5),
      I5 => Q(6),
      O => \^use_rocket_io.no_1588.reclock_mgt_signals_txoutclk.rxdata_int_reg[2]\
    );
D0p0_REG_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => D0p0,
      Q => D0p0_REG,
      R => '0'
    );
\EOP_REG1_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => EOP,
      I1 => EXTEND,
      I2 => EXTEND_REG1,
      O => EOP_REG10
    );
EOP_REG1_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => EOP_REG10,
      Q => EOP_REG1,
      R => \RX_CONFIG_VALID_REG_reg[0]_0\
    );
\EOP_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF88888000"
    )
        port map (
      I0 => T_REG2,
      I1 => R_REG1,
      I2 => K28p5_REG1,
      I3 => RXEVEN0_out,
      I4 => R,
      I5 => \EOP_i_2__0_n_0\,
      O => EOP0
    );
\EOP_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8888888"
    )
        port map (
      I0 => \^rx_idle\,
      I1 => K28p5_REG1,
      I2 => C_REG1,
      I3 => D0p0_REG,
      I4 => RXEVEN0_out,
      O => \EOP_i_2__0_n_0\
    );
EOP_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => EOP0,
      Q => EOP,
      R => \RX_CONFIG_VALID_REG_reg[0]_0\
    );
\EXTEND_ERR_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => EXT_ILLEGAL_K_REG2,
      I1 => CGBAD_REG3,
      I2 => EXTEND_REG3,
      O => EXTEND_ERR0
    );
EXTEND_ERR_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => EXTEND_ERR0,
      Q => EXTEND_ERR,
      R => SYNC_STATUS_REG0
    );
EXTEND_REG1_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => EXTEND,
      Q => EXTEND_REG1,
      R => '0'
    );
EXTEND_REG2_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => EXTEND_REG1,
      Q => EXTEND_REG2,
      R => '0'
    );
EXTEND_REG3_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => EXTEND_REG2,
      Q => EXTEND_REG3,
      R => '0'
    );
\EXTEND_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"808080FF80808080"
    )
        port map (
      I0 => R_REG1,
      I1 => R,
      I2 => \^receive\,
      I3 => \RX_DATA_ERROR_i_3__0_n_0\,
      I4 => S,
      I5 => EXTEND,
      O => \EXTEND_i_1__0_n_0\
    );
EXTEND_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \EXTEND_i_1__0_n_0\,
      Q => EXTEND,
      R => SYNC_STATUS_REG0
    );
EXT_ILLEGAL_K_REG1_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => EXT_ILLEGAL_K,
      Q => EXT_ILLEGAL_K_REG1,
      R => SYNC_STATUS_REG0
    );
EXT_ILLEGAL_K_REG2_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => EXT_ILLEGAL_K_REG1,
      Q => EXT_ILLEGAL_K_REG2,
      R => SYNC_STATUS_REG0
    );
\EXT_ILLEGAL_K_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000700"
    )
        port map (
      I0 => K28p5_REG1,
      I1 => RXEVEN0_out,
      I2 => S,
      I3 => EXTEND_REG1,
      I4 => R,
      O => EXT_ILLEGAL_K0
    );
EXT_ILLEGAL_K_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => EXT_ILLEGAL_K0,
      Q => EXT_ILLEGAL_K,
      R => SYNC_STATUS_REG0
    );
FALSE_CARRIER_REG1_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => FALSE_CARRIER,
      Q => FALSE_CARRIER_REG1,
      R => '0'
    );
FALSE_CARRIER_REG2_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => FALSE_CARRIER_REG1,
      Q => FALSE_CARRIER_REG2,
      R => '0'
    );
FALSE_CARRIER_REG3_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => FALSE_CARRIER_REG2,
      Q => FALSE_CARRIER_REG3,
      R => SYNC_STATUS_REG0
    );
\FALSE_CARRIER_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7F0"
    )
        port map (
      I0 => RXEVEN0_out,
      I1 => K28p5_REG1,
      I2 => FALSE_CARRIER0,
      I3 => FALSE_CARRIER,
      O => \FALSE_CARRIER_i_1__0_n_0\
    );
\FALSE_CARRIER_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => FALSE_CARRIER_reg_0,
      I1 => K28p5_REG1,
      I2 => S,
      I3 => FALSE_NIT,
      I4 => FALSE_K,
      I5 => FALSE_DATA,
      O => FALSE_CARRIER0
    );
FALSE_CARRIER_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \FALSE_CARRIER_i_1__0_n_0\,
      Q => FALSE_CARRIER,
      R => SYNC_STATUS_REG0
    );
\FALSE_DATA_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \FALSE_DATA_i_2__0_n_0\,
      I1 => RXNOTINTABLE_INT,
      I2 => RXCHARISK_REG1_reg_0,
      O => FALSE_DATA0
    );
\FALSE_DATA_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3035357530303000"
    )
        port map (
      I0 => \FALSE_DATA_i_3__0_n_0\,
      I1 => \FALSE_DATA_i_4__0_n_0\,
      I2 => Q(2),
      I3 => Q(4),
      I4 => Q(3),
      I5 => \FALSE_DATA_i_5__0_n_0\,
      O => \FALSE_DATA_i_2__0_n_0\
    );
\FALSE_DATA_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => Q(5),
      O => \FALSE_DATA_i_3__0_n_0\
    );
\FALSE_DATA_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFFDFFFDFFFDFDF"
    )
        port map (
      I0 => Q(5),
      I1 => Q(6),
      I2 => Q(7),
      I3 => \FALSE_DATA_i_6__0_n_0\,
      I4 => Q(4),
      I5 => Q(3),
      O => \FALSE_DATA_i_4__0_n_0\
    );
\FALSE_DATA_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      O => \FALSE_DATA_i_5__0_n_0\
    );
\FALSE_DATA_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      O => \FALSE_DATA_i_6__0_n_0\
    );
FALSE_DATA_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => FALSE_DATA0,
      Q => FALSE_DATA,
      R => \RX_CONFIG_VALID_REG_reg[0]_0\
    );
\FALSE_K_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000041"
    )
        port map (
      I0 => RXNOTINTABLE_INT,
      I1 => Q(6),
      I2 => Q(5),
      I3 => \FALSE_K_i_2__0_n_0\,
      I4 => \FALSE_K_i_3__0_n_0\,
      O => FALSE_K0
    );
\FALSE_K_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF7"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => Q(1),
      I3 => Q(0),
      O => \FALSE_K_i_2__0_n_0\
    );
\FALSE_K_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => Q(7),
      I1 => Q(4),
      I2 => RXCHARISK_REG1_reg_0,
      O => \FALSE_K_i_3__0_n_0\
    );
FALSE_K_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => FALSE_K0,
      Q => FALSE_K,
      R => \RX_CONFIG_VALID_REG_reg[0]_0\
    );
\FALSE_NIT_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => RXCHARISK_REG1_reg_0,
      I3 => Q(4),
      I4 => Q(6),
      I5 => Q(5),
      O => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg[3]\
    );
FALSE_NIT_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => FALSE_NIT0,
      Q => FALSE_NIT,
      R => \RX_CONFIG_VALID_REG_reg[0]_0\
    );
\FROM_IDLE_D_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => K28p5_REG1,
      I1 => \^rx_idle\,
      I2 => WAIT_FOR_K,
      I3 => RX_INVALID_reg_0,
      O => FROM_IDLE_D0
    );
FROM_IDLE_D_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => FROM_IDLE_D0,
      Q => FROM_IDLE_D,
      R => SYNC_STATUS_REG0
    );
\FROM_RX_CX_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFA8FFFCFCA8A8"
    )
        port map (
      I0 => RXCHARISK_REG1,
      I1 => C_REG1,
      I2 => C_REG2,
      I3 => \RX_DATA_ERROR_i_3__0_n_0\,
      I4 => CGBAD,
      I5 => C_REG3,
      O => FROM_RX_CX0
    );
FROM_RX_CX_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => FROM_RX_CX0,
      Q => FROM_RX_CX,
      R => SYNC_STATUS_REG0
    );
\FROM_RX_K_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => RXCHARISK_REG1,
      I1 => CGBAD,
      I2 => K28p5_REG2,
      I3 => RX_INVALID_reg_0,
      O => FROM_RX_K0
    );
FROM_RX_K_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => FROM_RX_K0,
      Q => FROM_RX_K,
      R => SYNC_STATUS_REG0
    );
\IDLE_REG_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \^rx_idle\,
      Q => \IDLE_REG_reg_n_0_[0]\,
      R => \RX_CONFIG_VALID_REG_reg[0]_0\
    );
\IDLE_REG_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \IDLE_REG_reg_n_0_[0]\,
      Q => p_0_in1_in,
      R => \RX_CONFIG_VALID_REG_reg[0]_0\
    );
\IDLE_REG_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => p_0_in1_in,
      Q => \IDLE_REG_reg_n_0_[2]\,
      R => \RX_CONFIG_VALID_REG_reg[0]_0\
    );
ILLEGAL_K_REG1_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => ILLEGAL_K,
      Q => ILLEGAL_K_REG1,
      R => SYNC_STATUS_REG0
    );
ILLEGAL_K_REG2_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => ILLEGAL_K_REG1,
      Q => ILLEGAL_K_REG2,
      R => SYNC_STATUS_REG0
    );
\ILLEGAL_K_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => R,
      I1 => K28p5_REG1,
      I2 => RXCHARISK_REG1,
      I3 => T,
      O => ILLEGAL_K0
    );
ILLEGAL_K_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => ILLEGAL_K0,
      Q => ILLEGAL_K,
      R => SYNC_STATUS_REG0
    );
I_REG_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => I,
      Q => \^rx_idle\,
      R => '0'
    );
\I_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20200020"
    )
        port map (
      I0 => \I_i_2__0_n_0\,
      I1 => \I_i_3__0_n_0\,
      I2 => RXEVEN0_out,
      I3 => RXCHARISK_REG1_reg_0,
      I4 => RX_INVALID_reg_0,
      O => I0
    );
\I_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEAAAAAAAAAAAA"
    )
        port map (
      I0 => K28p5_REG1,
      I1 => FALSE_NIT,
      I2 => FALSE_K,
      I3 => FALSE_DATA,
      I4 => \^rx_idle\,
      I5 => RX_INVALID_reg_0,
      O => \I_i_2__0_n_0\
    );
\I_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400FFFF04000400"
    )
        port map (
      I0 => \FALSE_DATA_i_3__0_n_0\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \I_i_4__0_n_0\,
      I4 => \I_i_5__0_n_0\,
      I5 => \I_i_6__0_n_0\,
      O => \I_i_3__0_n_0\
    );
\I_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => Q(4),
      I1 => RXCHARISK_REG1_reg_0,
      I2 => Q(3),
      I3 => Q(2),
      O => \I_i_4__0_n_0\
    );
\I_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFDFF"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => Q(3),
      I3 => Q(2),
      I4 => RXCHARISK_REG1_reg_0,
      O => \I_i_5__0_n_0\
    );
\I_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => Q(6),
      I1 => Q(5),
      I2 => Q(7),
      I3 => Q(4),
      O => \I_i_6__0_n_0\
    );
I_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => I0,
      Q => I,
      R => '0'
    );
\K28p5_REG1_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => Q(4),
      I1 => Q(7),
      I2 => Q(5),
      I3 => Q(6),
      I4 => RXCHARISK_REG1_reg_0,
      I5 => \FALSE_K_i_2__0_n_0\,
      O => K28p5
    );
K28p5_REG1_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => K28p5,
      Q => K28p5_REG1,
      R => '0'
    );
K28p5_REG2_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => K28p5_REG1,
      Q => K28p5_REG2,
      R => '0'
    );
\RECEIVED_IDLE_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \^rx_idle\,
      I1 => \^rx_config_valid\,
      I2 => RECEIVED_IDLE,
      O => I_REG_reg_0
    );
\RECEIVE_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DC"
    )
        port map (
      I0 => EOP,
      I1 => SOP_REG2,
      I2 => \^receive\,
      O => \RECEIVE_i_1__0_n_0\
    );
RECEIVE_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RECEIVE_i_1__0_n_0\,
      Q => \^receive\,
      R => SYNC_STATUS_REG0
    );
RUDI_C0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => p_0_in2_in,
      I1 => \RX_CONFIG_VALID_REG_reg_n_0_[3]\,
      I2 => p_1_in,
      I3 => \RX_CONFIG_VALID_REG_reg_n_0_[0]\,
      O => \RUDI_C0__0\
    );
RUDI_C_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RUDI_C0__0\,
      Q => status_vector_ch1(0),
      R => \RX_CONFIG_VALID_REG_reg[0]_0\
    );
\RUDI_I_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \IDLE_REG_reg_n_0_[2]\,
      I1 => p_0_in1_in,
      O => RUDI_I0
    );
RUDI_I_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RUDI_I0,
      Q => status_vector_ch1(1),
      R => \RX_CONFIG_VALID_REG_reg[0]_0\
    );
RXCHARISK_REG1_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RXCHARISK_REG1_reg_0,
      Q => RXCHARISK_REG1,
      R => '0'
    );
\RXDATA_REG5_reg[0]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => userclk,
      D => Q(0),
      Q => RXDATA_REG5(0)
    );
\RXDATA_REG5_reg[1]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => userclk,
      D => Q(1),
      Q => RXDATA_REG5(1)
    );
\RXDATA_REG5_reg[2]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => userclk,
      D => Q(2),
      Q => RXDATA_REG5(2)
    );
\RXDATA_REG5_reg[3]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => userclk,
      D => Q(3),
      Q => RXDATA_REG5(3)
    );
\RXDATA_REG5_reg[4]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => userclk,
      D => Q(4),
      Q => RXDATA_REG5(4)
    );
\RXDATA_REG5_reg[5]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => userclk,
      D => Q(5),
      Q => RXDATA_REG5(5)
    );
\RXDATA_REG5_reg[6]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => userclk,
      D => Q(6),
      Q => RXDATA_REG5(6)
    );
\RXDATA_REG5_reg[7]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => userclk,
      D => Q(7),
      Q => RXDATA_REG5(7)
    );
\RXD[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBBA"
    )
        port map (
      I0 => \^sop_reg3\,
      I1 => FALSE_CARRIER_REG3,
      I2 => EXTEND_REG1,
      I3 => RXDATA_REG5(0),
      O => \RXD[0]_i_1__0_n_0\
    );
\RXD[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5554"
    )
        port map (
      I0 => \^sop_reg3\,
      I1 => RXDATA_REG5(1),
      I2 => FALSE_CARRIER_REG3,
      I3 => EXTEND_REG1,
      O => \RXD[1]_i_1__0_n_0\
    );
\RXD[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => RXDATA_REG5(2),
      I1 => FALSE_CARRIER_REG3,
      I2 => EXTEND_REG1,
      I3 => \^sop_reg3\,
      O => \RXD[2]_i_1__0_n_0\
    );
\RXD[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5554"
    )
        port map (
      I0 => \^sop_reg3\,
      I1 => RXDATA_REG5(3),
      I2 => FALSE_CARRIER_REG3,
      I3 => EXTEND_REG1,
      O => \RXD[3]_i_1__0_n_0\
    );
\RXD[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABBBAAA"
    )
        port map (
      I0 => \^sop_reg3\,
      I1 => FALSE_CARRIER_REG3,
      I2 => EXTEND_ERR,
      I3 => EXTEND_REG1,
      I4 => RXDATA_REG5(4),
      O => \RXD[4]_i_1__0_n_0\
    );
\RXD[5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => RXDATA_REG5(5),
      I1 => FALSE_CARRIER_REG3,
      I2 => EXTEND_REG1,
      I3 => \^sop_reg3\,
      O => \RXD[5]_i_1__0_n_0\
    );
\RXD[6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABAA"
    )
        port map (
      I0 => \^sop_reg3\,
      I1 => FALSE_CARRIER_REG3,
      I2 => EXTEND_REG1,
      I3 => RXDATA_REG5(6),
      O => \RXD[6]_i_1__0_n_0\
    );
\RXD[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => RXDATA_REG5(7),
      I1 => FALSE_CARRIER_REG3,
      I2 => EXTEND_REG1,
      I3 => \^sop_reg3\,
      O => \RXD[7]_i_1__0_n_0\
    );
\RXD_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RXD[0]_i_1__0_n_0\,
      Q => gmii_rxd_ch1(0),
      R => \RXD_reg[7]_0\(0)
    );
\RXD_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RXD[1]_i_1__0_n_0\,
      Q => gmii_rxd_ch1(1),
      R => \RXD_reg[7]_0\(0)
    );
\RXD_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RXD[2]_i_1__0_n_0\,
      Q => gmii_rxd_ch1(2),
      R => \RXD_reg[7]_0\(0)
    );
\RXD_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RXD[3]_i_1__0_n_0\,
      Q => gmii_rxd_ch1(3),
      R => \RXD_reg[7]_0\(0)
    );
\RXD_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RXD[4]_i_1__0_n_0\,
      Q => gmii_rxd_ch1(4),
      R => \RXD_reg[7]_0\(0)
    );
\RXD_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RXD[5]_i_1__0_n_0\,
      Q => gmii_rxd_ch1(5),
      R => \RXD_reg[7]_0\(0)
    );
\RXD_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RXD[6]_i_1__0_n_0\,
      Q => gmii_rxd_ch1(6),
      R => \RXD_reg[7]_0\(0)
    );
\RXD_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RXD[7]_i_1__0_n_0\,
      Q => gmii_rxd_ch1(7),
      R => \RXD_reg[7]_0\(0)
    );
\RX_CONFIG_REG[15]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"000E"
    )
        port map (
      I0 => C_REG1,
      I1 => C_HDR_REMOVED_REG,
      I2 => RXCHARISK_REG1_reg_0,
      I3 => RXCHARISK_REG1,
      O => \RX_CONFIG_REG[15]_i_1__0_n_0\
    );
\RX_CONFIG_REG[7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55550040"
    )
        port map (
      I0 => RXCHARISK_REG1_reg_0,
      I1 => C_REG2,
      I2 => \RX_CONFIG_REG_reg[7]_0\(0),
      I3 => \RX_CONFIG_REG_reg[7]_0\(1),
      I4 => C,
      O => \RX_CONFIG_REG[7]_i_1__0_n_0\
    );
\RX_CONFIG_REG_NULL_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004FFFF00040000"
    )
        port map (
      I0 => \RX_CONFIG_REG_NULL_i_2__0_n_0\,
      I1 => \RX_CONFIG_REG_NULL_i_3__0_n_0\,
      I2 => \RX_CONFIG_REG_NULL_i_4__0_n_0\,
      I3 => \RX_CONFIG_REG_NULL_i_5__0_n_0\,
      I4 => \^rx_config_valid\,
      I5 => RX_CONFIG_REG_NULL_reg,
      O => RX_CONFIG_VALID_INT_reg_0
    );
\RX_CONFIG_REG_NULL_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^rx_config_reg_reg[15]_0\(5),
      I1 => \^rx_config_reg_reg[15]_0\(4),
      I2 => \^rx_config_reg_reg[15]_0\(10),
      I3 => \^rx_config_reg_reg[15]_0\(14),
      O => \RX_CONFIG_REG_NULL_i_2__0_n_0\
    );
\RX_CONFIG_REG_NULL_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^rx_config_reg_reg[15]_0\(9),
      I1 => \^rx_config_reg_reg[15]_0\(8),
      I2 => \^rx_config_reg_reg[15]_0\(13),
      I3 => \^rx_config_reg_reg[15]_0\(11),
      O => \RX_CONFIG_REG_NULL_i_3__0_n_0\
    );
\RX_CONFIG_REG_NULL_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^rx_config_reg_reg[15]_0\(0),
      I1 => \^rx_config_reg_reg[15]_0\(15),
      I2 => \^rx_config_reg_reg[15]_0\(7),
      I3 => \^rx_config_reg_reg[15]_0\(1),
      O => \RX_CONFIG_REG_NULL_i_4__0_n_0\
    );
\RX_CONFIG_REG_NULL_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^rx_config_reg_reg[15]_0\(6),
      I1 => \^rx_config_reg_reg[15]_0\(3),
      I2 => \^rx_config_reg_reg[15]_0\(12),
      I3 => \^rx_config_reg_reg[15]_0\(2),
      O => \RX_CONFIG_REG_NULL_i_5__0_n_0\
    );
\RX_CONFIG_REG_REG[15]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \out\,
      I1 => \^rx_idle\,
      O => SR(0)
    );
\RX_CONFIG_REG_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => \RX_CONFIG_REG[7]_i_1__0_n_0\,
      D => Q(0),
      Q => \^rx_config_reg_reg[15]_0\(0),
      R => '0'
    );
\RX_CONFIG_REG_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => \RX_CONFIG_REG[15]_i_1__0_n_0\,
      D => Q(2),
      Q => \^rx_config_reg_reg[15]_0\(10),
      R => '0'
    );
\RX_CONFIG_REG_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => \RX_CONFIG_REG[15]_i_1__0_n_0\,
      D => Q(3),
      Q => \^rx_config_reg_reg[15]_0\(11),
      R => '0'
    );
\RX_CONFIG_REG_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => \RX_CONFIG_REG[15]_i_1__0_n_0\,
      D => Q(4),
      Q => \^rx_config_reg_reg[15]_0\(12),
      R => '0'
    );
\RX_CONFIG_REG_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => \RX_CONFIG_REG[15]_i_1__0_n_0\,
      D => Q(5),
      Q => \^rx_config_reg_reg[15]_0\(13),
      R => '0'
    );
\RX_CONFIG_REG_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => \RX_CONFIG_REG[15]_i_1__0_n_0\,
      D => Q(6),
      Q => \^rx_config_reg_reg[15]_0\(14),
      R => '0'
    );
\RX_CONFIG_REG_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => \RX_CONFIG_REG[15]_i_1__0_n_0\,
      D => Q(7),
      Q => \^rx_config_reg_reg[15]_0\(15),
      R => '0'
    );
\RX_CONFIG_REG_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => \RX_CONFIG_REG[7]_i_1__0_n_0\,
      D => Q(1),
      Q => \^rx_config_reg_reg[15]_0\(1),
      R => '0'
    );
\RX_CONFIG_REG_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => \RX_CONFIG_REG[7]_i_1__0_n_0\,
      D => Q(2),
      Q => \^rx_config_reg_reg[15]_0\(2),
      R => '0'
    );
\RX_CONFIG_REG_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => \RX_CONFIG_REG[7]_i_1__0_n_0\,
      D => Q(3),
      Q => \^rx_config_reg_reg[15]_0\(3),
      R => '0'
    );
\RX_CONFIG_REG_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => \RX_CONFIG_REG[7]_i_1__0_n_0\,
      D => Q(4),
      Q => \^rx_config_reg_reg[15]_0\(4),
      R => '0'
    );
\RX_CONFIG_REG_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => \RX_CONFIG_REG[7]_i_1__0_n_0\,
      D => Q(5),
      Q => \^rx_config_reg_reg[15]_0\(5),
      R => '0'
    );
\RX_CONFIG_REG_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => \RX_CONFIG_REG[7]_i_1__0_n_0\,
      D => Q(6),
      Q => \^rx_config_reg_reg[15]_0\(6),
      R => '0'
    );
\RX_CONFIG_REG_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => \RX_CONFIG_REG[7]_i_1__0_n_0\,
      D => Q(7),
      Q => \^rx_config_reg_reg[15]_0\(7),
      R => '0'
    );
\RX_CONFIG_REG_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => \RX_CONFIG_REG[15]_i_1__0_n_0\,
      D => Q(0),
      Q => \^rx_config_reg_reg[15]_0\(8),
      R => '0'
    );
\RX_CONFIG_REG_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => \RX_CONFIG_REG[15]_i_1__0_n_0\,
      D => Q(1),
      Q => \^rx_config_reg_reg[15]_0\(9),
      R => '0'
    );
\RX_CONFIG_VALID_INT_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000E000000"
    )
        port map (
      I0 => C_REG1,
      I1 => C_HDR_REMOVED_REG,
      I2 => RXCHARISK_REG1_reg_0,
      I3 => RXSYNC_STATUS,
      I4 => \RX_CONFIG_VALID_INT_i_2__0_n_0\,
      I5 => S2,
      O => RX_CONFIG_VALID_INT0
    );
\RX_CONFIG_VALID_INT_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => RXCHARISK_REG1,
      I1 => CGBAD,
      O => \RX_CONFIG_VALID_INT_i_2__0_n_0\
    );
RX_CONFIG_VALID_INT_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RX_CONFIG_VALID_INT0,
      Q => \^rx_config_valid\,
      R => \RX_CONFIG_VALID_REG_reg[0]_0\
    );
\RX_CONFIG_VALID_REG_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \^rx_config_valid\,
      Q => \RX_CONFIG_VALID_REG_reg_n_0_[0]\,
      R => \RX_CONFIG_VALID_REG_reg[0]_0\
    );
\RX_CONFIG_VALID_REG_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RX_CONFIG_VALID_REG_reg_n_0_[0]\,
      Q => p_0_in2_in,
      R => \RX_CONFIG_VALID_REG_reg[0]_0\
    );
\RX_CONFIG_VALID_REG_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => p_0_in2_in,
      Q => p_1_in,
      R => \RX_CONFIG_VALID_REG_reg[0]_0\
    );
\RX_CONFIG_VALID_REG_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => p_1_in,
      Q => \RX_CONFIG_VALID_REG_reg_n_0_[3]\,
      R => \RX_CONFIG_VALID_REG_reg[0]_0\
    );
\RX_DATA_ERROR_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888AAAAA88888888"
    )
        port map (
      I0 => \^receive\,
      I1 => \RX_DATA_ERROR_i_2__0_n_0\,
      I2 => R,
      I3 => \RX_DATA_ERROR_i_3__0_n_0\,
      I4 => R_REG1,
      I5 => T_REG2,
      O => RX_DATA_ERROR0
    );
\RX_DATA_ERROR_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4544"
    )
        port map (
      I0 => R_REG1,
      I1 => K28p5_REG1,
      I2 => T_REG1,
      I3 => R,
      I4 => \RX_DATA_ERROR_i_4__0_n_0\,
      O => \RX_DATA_ERROR_i_2__0_n_0\
    );
\RX_DATA_ERROR_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => K28p5_REG1,
      I1 => RXEVEN0_out,
      O => \RX_DATA_ERROR_i_3__0_n_0\
    );
\RX_DATA_ERROR_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => CGBAD_REG3,
      I1 => \^rx_idle\,
      I2 => ILLEGAL_K_REG2,
      I3 => C_REG1,
      O => \RX_DATA_ERROR_i_4__0_n_0\
    );
RX_DATA_ERROR_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RX_DATA_ERROR0,
      Q => RX_DATA_ERROR,
      R => SYNC_STATUS_REG0
    );
\RX_DV_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAEEEAAAAAAAAA"
    )
        port map (
      I0 => RX_DV0,
      I1 => XMIT_DATA,
      I2 => \^receive\,
      I3 => RXSYNC_STATUS,
      I4 => EOP_REG1,
      I5 => \^gmii_rx_dv_ch1\,
      O => \RX_DV_i_1__0_n_0\
    );
RX_DV_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \RX_DV_i_1__0_n_0\,
      Q => \^gmii_rx_dv_ch1\,
      R => \RX_CONFIG_VALID_REG_reg[0]_0\
    );
\RX_ER_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => FALSE_CARRIER_REG3,
      I1 => EXTEND_REG1,
      O => FALSE_CARRIER_REG3_reg_0
    );
RX_ER_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => RX_ER0,
      Q => gmii_rx_er_ch1,
      R => \RX_CONFIG_VALID_REG_reg[0]_0\
    );
\RX_INVALID_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF55FDFFFF00FC"
    )
        port map (
      I0 => K28p5_REG1,
      I1 => FROM_RX_K,
      I2 => FROM_IDLE_D,
      I3 => RX_INVALID_reg_0,
      I4 => FROM_RX_CX,
      I5 => \^rx_invalid\,
      O => \RX_INVALID_i_1__0_n_0\
    );
RX_INVALID_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RX_INVALID_i_1__0_n_0\,
      Q => \^rx_invalid\,
      R => SYNC_STATUS_REG0
    );
R_REG1_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => R,
      Q => R_REG1,
      R => '0'
    );
\R_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \^use_rocket_io.no_1588.reclock_mgt_signals_txoutclk.rxdata_int_reg[5]\,
      I1 => Q(0),
      I2 => Q(1),
      I3 => Q(3),
      I4 => Q(2),
      O => K23p7
    );
\R_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => Q(5),
      I1 => Q(6),
      I2 => RXCHARISK_REG1_reg_0,
      I3 => Q(4),
      I4 => Q(7),
      O => \^use_rocket_io.no_1588.reclock_mgt_signals_txoutclk.rxdata_int_reg[5]\
    );
R_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => K23p7,
      Q => R,
      R => '0'
    );
SOP_REG1_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => SOP,
      Q => SOP_REG1,
      R => '0'
    );
SOP_REG2_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => SOP_REG1,
      Q => SOP_REG2,
      R => '0'
    );
SOP_REG3_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => SOP_REG2,
      Q => \^sop_reg3\,
      R => '0'
    );
\SOP_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A80000"
    )
        port map (
      I0 => RX_INVALID_reg_0,
      I1 => \^rx_idle\,
      I2 => EXTEND,
      I3 => WAIT_FOR_K,
      I4 => S,
      O => SOP0
    );
SOP_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => SOP0,
      Q => SOP,
      R => \RX_CONFIG_VALID_REG_reg[0]_0\
    );
SYNC_STATUS_REG_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => '1',
      Q => SYNC_STATUS_REG,
      R => SYNC_STATUS_REG0
    );
S_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => S0,
      Q => S,
      R => '0'
    );
T_REG1_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => T,
      Q => T_REG1,
      R => '0'
    );
T_REG2_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => T_REG1,
      Q => T_REG2,
      R => '0'
    );
\T_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \^use_rocket_io.no_1588.reclock_mgt_signals_txoutclk.rxdata_int_reg[5]\,
      I1 => Q(2),
      I2 => Q(3),
      I3 => Q(1),
      I4 => Q(0),
      O => K29p7
    );
T_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => K29p7,
      Q => T,
      R => '0'
    );
\WAIT_FOR_K_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F0F"
    )
        port map (
      I0 => RXEVEN0_out,
      I1 => K28p5_REG1,
      I2 => SYNC_STATUS_REG,
      I3 => WAIT_FOR_K,
      O => \WAIT_FOR_K_i_1__0_n_0\
    );
WAIT_FOR_K_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \WAIT_FOR_K_i_1__0_n_0\,
      Q => WAIT_FOR_K,
      R => SYNC_STATUS_REG0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity quadsgmii_0_TEST_RX_182 is
  port (
    status_vector_ch0 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    RX_IDLE : out STD_LOGIC;
    SOP_REG3 : out STD_LOGIC;
    RX_DATA_ERROR : out STD_LOGIC;
    gmii_rx_er_ch0 : out STD_LOGIC;
    RX_CONFIG_VALID : out STD_LOGIC;
    RECEIVE : out STD_LOGIC;
    gmii_rx_dv_ch0 : out STD_LOGIC;
    RX_INVALID : out STD_LOGIC;
    I_REG_reg_0 : out STD_LOGIC;
    RX_CONFIG_VALID_INT_reg_0 : out STD_LOGIC;
    \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg[5]\ : out STD_LOGIC;
    \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg[2]\ : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \RX_CONFIG_REG_reg[10]_0\ : out STD_LOGIC;
    \RX_CONFIG_REG_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    BASEX_REMOTE_FAULT_RSLVD : out STD_LOGIC_VECTOR ( 0 to 0 );
    \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg[3]\ : out STD_LOGIC;
    FALSE_CARRIER_REG3_reg_0 : out STD_LOGIC;
    gmii_rxd_ch0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    userclk : in STD_LOGIC;
    \RX_CONFIG_VALID_REG_reg[0]_0\ : in STD_LOGIC;
    FALSE_NIT0 : in STD_LOGIC;
    SYNC_STATUS_REG0 : in STD_LOGIC;
    S0 : in STD_LOGIC;
    S2 : in STD_LOGIC;
    RXCHARISK_REG1_reg_0 : in STD_LOGIC;
    RX_ER0 : in STD_LOGIC;
    \RX_CONFIG_REG_reg[7]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    RXEVEN0_out : in STD_LOGIC;
    RX_DV0 : in STD_LOGIC;
    XMIT_DATA : in STD_LOGIC;
    RXSYNC_STATUS : in STD_LOGIC;
    RX_INVALID_reg_0 : in STD_LOGIC;
    RECEIVED_IDLE : in STD_LOGIC;
    RX_CONFIG_REG_NULL_reg : in STD_LOGIC;
    FALSE_CARRIER_reg_0 : in STD_LOGIC;
    RXNOTINTABLE_INT : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    CONFIG_REG_MATCH_reg : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \RXD_reg[7]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmii_0_TEST_RX_182 : entity is "RX";
end quadsgmii_0_TEST_RX_182;

architecture STRUCTURE of quadsgmii_0_TEST_RX_182 is
  signal C : STD_LOGIC;
  signal C0 : STD_LOGIC;
  signal CGBAD : STD_LOGIC;
  signal CGBAD_REG1 : STD_LOGIC;
  signal CGBAD_REG2 : STD_LOGIC;
  signal CGBAD_REG3 : STD_LOGIC;
  signal C_HDR_REMOVED : STD_LOGIC;
  signal C_HDR_REMOVED_REG : STD_LOGIC;
  signal C_REG1 : STD_LOGIC;
  signal C_REG2 : STD_LOGIC;
  signal C_REG3 : STD_LOGIC;
  signal D0p0 : STD_LOGIC;
  signal D0p0_REG : STD_LOGIC;
  signal EOP : STD_LOGIC;
  signal EOP0 : STD_LOGIC;
  signal EOP_REG1 : STD_LOGIC;
  signal EOP_REG10 : STD_LOGIC;
  signal EOP_i_2_n_0 : STD_LOGIC;
  signal EXTEND : STD_LOGIC;
  signal EXTEND_ERR : STD_LOGIC;
  signal EXTEND_ERR0 : STD_LOGIC;
  signal EXTEND_REG1 : STD_LOGIC;
  signal EXTEND_REG2 : STD_LOGIC;
  signal EXTEND_REG3 : STD_LOGIC;
  signal EXTEND_i_1_n_0 : STD_LOGIC;
  signal EXT_ILLEGAL_K : STD_LOGIC;
  signal EXT_ILLEGAL_K0 : STD_LOGIC;
  signal EXT_ILLEGAL_K_REG1 : STD_LOGIC;
  signal EXT_ILLEGAL_K_REG2 : STD_LOGIC;
  signal FALSE_CARRIER : STD_LOGIC;
  signal FALSE_CARRIER0 : STD_LOGIC;
  signal FALSE_CARRIER_REG1 : STD_LOGIC;
  signal FALSE_CARRIER_REG2 : STD_LOGIC;
  signal FALSE_CARRIER_REG3 : STD_LOGIC;
  signal FALSE_CARRIER_i_1_n_0 : STD_LOGIC;
  signal FALSE_DATA : STD_LOGIC;
  signal FALSE_DATA0 : STD_LOGIC;
  signal FALSE_DATA_i_2_n_0 : STD_LOGIC;
  signal FALSE_DATA_i_3_n_0 : STD_LOGIC;
  signal FALSE_DATA_i_4_n_0 : STD_LOGIC;
  signal FALSE_DATA_i_5_n_0 : STD_LOGIC;
  signal FALSE_DATA_i_6_n_0 : STD_LOGIC;
  signal FALSE_K : STD_LOGIC;
  signal FALSE_K0 : STD_LOGIC;
  signal FALSE_K_i_2_n_0 : STD_LOGIC;
  signal FALSE_K_i_3_n_0 : STD_LOGIC;
  signal FALSE_NIT : STD_LOGIC;
  signal FROM_IDLE_D : STD_LOGIC;
  signal FROM_IDLE_D0 : STD_LOGIC;
  signal FROM_RX_CX : STD_LOGIC;
  signal FROM_RX_CX0 : STD_LOGIC;
  signal FROM_RX_K : STD_LOGIC;
  signal FROM_RX_K0 : STD_LOGIC;
  signal I : STD_LOGIC;
  signal I0 : STD_LOGIC;
  signal \IDLE_REG_reg_n_0_[0]\ : STD_LOGIC;
  signal \IDLE_REG_reg_n_0_[2]\ : STD_LOGIC;
  signal ILLEGAL_K : STD_LOGIC;
  signal ILLEGAL_K0 : STD_LOGIC;
  signal ILLEGAL_K_REG1 : STD_LOGIC;
  signal ILLEGAL_K_REG2 : STD_LOGIC;
  signal I_i_2_n_0 : STD_LOGIC;
  signal I_i_3_n_0 : STD_LOGIC;
  signal I_i_4_n_0 : STD_LOGIC;
  signal I_i_5_n_0 : STD_LOGIC;
  signal I_i_6_n_0 : STD_LOGIC;
  signal K23p7 : STD_LOGIC;
  signal K28p5 : STD_LOGIC;
  signal K28p5_REG1 : STD_LOGIC;
  signal K28p5_REG2 : STD_LOGIC;
  signal K29p7 : STD_LOGIC;
  signal R : STD_LOGIC;
  signal \^receive\ : STD_LOGIC;
  signal RECEIVE_i_1_n_0 : STD_LOGIC;
  signal \RUDI_C0__0\ : STD_LOGIC;
  signal RUDI_I0 : STD_LOGIC;
  signal RXCHARISK_REG1 : STD_LOGIC;
  signal RXDATA_REG5 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \RXD[0]_i_1_n_0\ : STD_LOGIC;
  signal \RXD[1]_i_1_n_0\ : STD_LOGIC;
  signal \RXD[2]_i_1_n_0\ : STD_LOGIC;
  signal \RXD[3]_i_1_n_0\ : STD_LOGIC;
  signal \RXD[4]_i_1_n_0\ : STD_LOGIC;
  signal \RXD[5]_i_1_n_0\ : STD_LOGIC;
  signal \RXD[6]_i_1_n_0\ : STD_LOGIC;
  signal \RXD[7]_i_1_n_0\ : STD_LOGIC;
  signal \RX_CONFIG_REG[15]_i_1_n_0\ : STD_LOGIC;
  signal \RX_CONFIG_REG[7]_i_1_n_0\ : STD_LOGIC;
  signal RX_CONFIG_REG_NULL_i_2_n_0 : STD_LOGIC;
  signal RX_CONFIG_REG_NULL_i_3_n_0 : STD_LOGIC;
  signal RX_CONFIG_REG_NULL_i_4_n_0 : STD_LOGIC;
  signal RX_CONFIG_REG_NULL_i_5_n_0 : STD_LOGIC;
  signal \^rx_config_reg_reg[15]_0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^rx_config_valid\ : STD_LOGIC;
  signal RX_CONFIG_VALID_INT0 : STD_LOGIC;
  signal RX_CONFIG_VALID_INT_i_2_n_0 : STD_LOGIC;
  signal \RX_CONFIG_VALID_REG_reg_n_0_[0]\ : STD_LOGIC;
  signal \RX_CONFIG_VALID_REG_reg_n_0_[3]\ : STD_LOGIC;
  signal RX_DATA_ERROR0 : STD_LOGIC;
  signal RX_DATA_ERROR_i_2_n_0 : STD_LOGIC;
  signal RX_DATA_ERROR_i_3_n_0 : STD_LOGIC;
  signal RX_DATA_ERROR_i_4_n_0 : STD_LOGIC;
  signal RX_DV_i_1_n_0 : STD_LOGIC;
  signal \^rx_idle\ : STD_LOGIC;
  signal \^rx_invalid\ : STD_LOGIC;
  signal RX_INVALID_i_1_n_0 : STD_LOGIC;
  signal R_REG1 : STD_LOGIC;
  signal S : STD_LOGIC;
  signal SOP : STD_LOGIC;
  signal SOP0 : STD_LOGIC;
  signal SOP_REG1 : STD_LOGIC;
  signal SOP_REG2 : STD_LOGIC;
  signal \^sop_reg3\ : STD_LOGIC;
  signal SYNC_STATUS_REG : STD_LOGIC;
  signal T : STD_LOGIC;
  signal T_REG1 : STD_LOGIC;
  signal T_REG2 : STD_LOGIC;
  signal \^use_rocket_io.no_1588.reclock_mgt_signals_txoutclk.rxdata_int_reg[2]\ : STD_LOGIC;
  signal \^use_rocket_io.no_1588.reclock_mgt_signals_txoutclk.rxdata_int_reg[5]\ : STD_LOGIC;
  signal WAIT_FOR_K : STD_LOGIC;
  signal WAIT_FOR_K_i_1_n_0 : STD_LOGIC;
  signal \^gmii_rx_dv_ch0\ : STD_LOGIC;
  signal p_0_in1_in : STD_LOGIC;
  signal p_0_in2_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \BASEX_REMOTE_FAULT[1]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of D0p0_REG_i_1 : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of EXT_ILLEGAL_K_i_1 : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of FALSE_DATA_i_6 : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of FALSE_K_i_2 : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of FALSE_K_i_3 : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of FROM_RX_K_i_1 : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of I_i_4 : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of I_i_5 : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of I_i_6 : label is "soft_lutpair66";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \RXDATA_REG5_reg[0]_srl5\ : label is "inst/quadsgmii_0_TEST_core/\qsgmii_inst/GPCS_PMA_GEN_i0/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg ";
  attribute srl_name : string;
  attribute srl_name of \RXDATA_REG5_reg[0]_srl5\ : label is "inst/quadsgmii_0_TEST_core/\qsgmii_inst/GPCS_PMA_GEN_i0/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg[0]_srl5 ";
  attribute srl_bus_name of \RXDATA_REG5_reg[1]_srl5\ : label is "inst/quadsgmii_0_TEST_core/\qsgmii_inst/GPCS_PMA_GEN_i0/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg ";
  attribute srl_name of \RXDATA_REG5_reg[1]_srl5\ : label is "inst/quadsgmii_0_TEST_core/\qsgmii_inst/GPCS_PMA_GEN_i0/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg[1]_srl5 ";
  attribute srl_bus_name of \RXDATA_REG5_reg[2]_srl5\ : label is "inst/quadsgmii_0_TEST_core/\qsgmii_inst/GPCS_PMA_GEN_i0/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg ";
  attribute srl_name of \RXDATA_REG5_reg[2]_srl5\ : label is "inst/quadsgmii_0_TEST_core/\qsgmii_inst/GPCS_PMA_GEN_i0/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg[2]_srl5 ";
  attribute srl_bus_name of \RXDATA_REG5_reg[3]_srl5\ : label is "inst/quadsgmii_0_TEST_core/\qsgmii_inst/GPCS_PMA_GEN_i0/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg ";
  attribute srl_name of \RXDATA_REG5_reg[3]_srl5\ : label is "inst/quadsgmii_0_TEST_core/\qsgmii_inst/GPCS_PMA_GEN_i0/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg[3]_srl5 ";
  attribute srl_bus_name of \RXDATA_REG5_reg[4]_srl5\ : label is "inst/quadsgmii_0_TEST_core/\qsgmii_inst/GPCS_PMA_GEN_i0/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg ";
  attribute srl_name of \RXDATA_REG5_reg[4]_srl5\ : label is "inst/quadsgmii_0_TEST_core/\qsgmii_inst/GPCS_PMA_GEN_i0/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg[4]_srl5 ";
  attribute srl_bus_name of \RXDATA_REG5_reg[5]_srl5\ : label is "inst/quadsgmii_0_TEST_core/\qsgmii_inst/GPCS_PMA_GEN_i0/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg ";
  attribute srl_name of \RXDATA_REG5_reg[5]_srl5\ : label is "inst/quadsgmii_0_TEST_core/\qsgmii_inst/GPCS_PMA_GEN_i0/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg[5]_srl5 ";
  attribute srl_bus_name of \RXDATA_REG5_reg[6]_srl5\ : label is "inst/quadsgmii_0_TEST_core/\qsgmii_inst/GPCS_PMA_GEN_i0/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg ";
  attribute srl_name of \RXDATA_REG5_reg[6]_srl5\ : label is "inst/quadsgmii_0_TEST_core/\qsgmii_inst/GPCS_PMA_GEN_i0/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg[6]_srl5 ";
  attribute srl_bus_name of \RXDATA_REG5_reg[7]_srl5\ : label is "inst/quadsgmii_0_TEST_core/\qsgmii_inst/GPCS_PMA_GEN_i0/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg ";
  attribute srl_name of \RXDATA_REG5_reg[7]_srl5\ : label is "inst/quadsgmii_0_TEST_core/\qsgmii_inst/GPCS_PMA_GEN_i0/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg[7]_srl5 ";
  attribute SOFT_HLUTNM of \RXD[1]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \RXD[2]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \RXD[3]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \RXD[4]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \RXD[5]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \RXD[6]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \RXD[7]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of RX_CONFIG_REG_NULL_i_4 : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \RX_CONFIG_REG_REG[15]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of RX_CONFIG_VALID_INT_i_2 : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of RX_DATA_ERROR_i_3 : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of RX_DATA_ERROR_i_4 : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of RX_ER_i_2 : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of R_i_1 : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of R_i_2 : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \T_i_1__0\ : label is "soft_lutpair65";
begin
  RECEIVE <= \^receive\;
  \RX_CONFIG_REG_reg[15]_0\(15 downto 0) <= \^rx_config_reg_reg[15]_0\(15 downto 0);
  RX_CONFIG_VALID <= \^rx_config_valid\;
  RX_IDLE <= \^rx_idle\;
  RX_INVALID <= \^rx_invalid\;
  SOP_REG3 <= \^sop_reg3\;
  \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg[2]\ <= \^use_rocket_io.no_1588.reclock_mgt_signals_txoutclk.rxdata_int_reg[2]\;
  \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg[5]\ <= \^use_rocket_io.no_1588.reclock_mgt_signals_txoutclk.rxdata_int_reg[5]\;
  gmii_rx_dv_ch0 <= \^gmii_rx_dv_ch0\;
ABILITY_MATCH_2_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^rx_config_reg_reg[15]_0\(10),
      I1 => CONFIG_REG_MATCH_reg(1),
      I2 => CONFIG_REG_MATCH_reg(2),
      I3 => \^rx_config_reg_reg[15]_0\(11),
      I4 => CONFIG_REG_MATCH_reg(0),
      I5 => \^rx_config_reg_reg[15]_0\(9),
      O => \RX_CONFIG_REG_reg[10]_0\
    );
\BASEX_REMOTE_FAULT[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^rx_config_reg_reg[15]_0\(15),
      O => BASEX_REMOTE_FAULT_RSLVD(0)
    );
CGBAD_REG1_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => CGBAD,
      Q => CGBAD_REG1,
      R => '0'
    );
CGBAD_REG2_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => CGBAD_REG1,
      Q => CGBAD_REG2,
      R => '0'
    );
CGBAD_REG3_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => CGBAD_REG2,
      Q => CGBAD_REG3,
      R => \RX_CONFIG_VALID_REG_reg[0]_0\
    );
CGBAD_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => S2,
      Q => CGBAD,
      R => \RX_CONFIG_VALID_REG_reg[0]_0\
    );
C_HDR_REMOVED_REG_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => C_REG2,
      I1 => \RX_CONFIG_REG_reg[7]_0\(0),
      I2 => \RX_CONFIG_REG_reg[7]_0\(1),
      O => C_HDR_REMOVED
    );
C_HDR_REMOVED_REG_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => C_HDR_REMOVED,
      Q => C_HDR_REMOVED_REG,
      R => '0'
    );
C_REG1_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => C,
      Q => C_REG1,
      R => '0'
    );
C_REG2_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => C_REG1,
      Q => C_REG2,
      R => '0'
    );
C_REG3_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => C_REG2,
      Q => C_REG3,
      R => '0'
    );
C_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => K28p5_REG1,
      I1 => I_i_3_n_0,
      O => C0
    );
C_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => C0,
      Q => C,
      R => '0'
    );
D0p0_REG_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \^use_rocket_io.no_1588.reclock_mgt_signals_txoutclk.rxdata_int_reg[2]\,
      I1 => Q(0),
      I2 => Q(1),
      I3 => Q(7),
      O => D0p0
    );
D0p0_REG_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => Q(2),
      I1 => Q(3),
      I2 => RXCHARISK_REG1_reg_0,
      I3 => Q(4),
      I4 => Q(5),
      I5 => Q(6),
      O => \^use_rocket_io.no_1588.reclock_mgt_signals_txoutclk.rxdata_int_reg[2]\
    );
D0p0_REG_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => D0p0,
      Q => D0p0_REG,
      R => '0'
    );
EOP_REG1_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => EOP,
      I1 => EXTEND,
      I2 => EXTEND_REG1,
      O => EOP_REG10
    );
EOP_REG1_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => EOP_REG10,
      Q => EOP_REG1,
      R => \RX_CONFIG_VALID_REG_reg[0]_0\
    );
EOP_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF88888000"
    )
        port map (
      I0 => T_REG2,
      I1 => R_REG1,
      I2 => K28p5_REG1,
      I3 => RXEVEN0_out,
      I4 => R,
      I5 => EOP_i_2_n_0,
      O => EOP0
    );
EOP_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8888888"
    )
        port map (
      I0 => \^rx_idle\,
      I1 => K28p5_REG1,
      I2 => C_REG1,
      I3 => D0p0_REG,
      I4 => RXEVEN0_out,
      O => EOP_i_2_n_0
    );
EOP_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => EOP0,
      Q => EOP,
      R => \RX_CONFIG_VALID_REG_reg[0]_0\
    );
EXTEND_ERR_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => EXT_ILLEGAL_K_REG2,
      I1 => CGBAD_REG3,
      I2 => EXTEND_REG3,
      O => EXTEND_ERR0
    );
EXTEND_ERR_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => EXTEND_ERR0,
      Q => EXTEND_ERR,
      R => SYNC_STATUS_REG0
    );
EXTEND_REG1_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => EXTEND,
      Q => EXTEND_REG1,
      R => '0'
    );
EXTEND_REG2_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => EXTEND_REG1,
      Q => EXTEND_REG2,
      R => '0'
    );
EXTEND_REG3_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => EXTEND_REG2,
      Q => EXTEND_REG3,
      R => '0'
    );
EXTEND_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"808080FF80808080"
    )
        port map (
      I0 => R_REG1,
      I1 => R,
      I2 => \^receive\,
      I3 => RX_DATA_ERROR_i_3_n_0,
      I4 => S,
      I5 => EXTEND,
      O => EXTEND_i_1_n_0
    );
EXTEND_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => EXTEND_i_1_n_0,
      Q => EXTEND,
      R => SYNC_STATUS_REG0
    );
EXT_ILLEGAL_K_REG1_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => EXT_ILLEGAL_K,
      Q => EXT_ILLEGAL_K_REG1,
      R => SYNC_STATUS_REG0
    );
EXT_ILLEGAL_K_REG2_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => EXT_ILLEGAL_K_REG1,
      Q => EXT_ILLEGAL_K_REG2,
      R => SYNC_STATUS_REG0
    );
EXT_ILLEGAL_K_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000700"
    )
        port map (
      I0 => K28p5_REG1,
      I1 => RXEVEN0_out,
      I2 => S,
      I3 => EXTEND_REG1,
      I4 => R,
      O => EXT_ILLEGAL_K0
    );
EXT_ILLEGAL_K_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => EXT_ILLEGAL_K0,
      Q => EXT_ILLEGAL_K,
      R => SYNC_STATUS_REG0
    );
FALSE_CARRIER_REG1_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => FALSE_CARRIER,
      Q => FALSE_CARRIER_REG1,
      R => '0'
    );
FALSE_CARRIER_REG2_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => FALSE_CARRIER_REG1,
      Q => FALSE_CARRIER_REG2,
      R => '0'
    );
FALSE_CARRIER_REG3_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => FALSE_CARRIER_REG2,
      Q => FALSE_CARRIER_REG3,
      R => SYNC_STATUS_REG0
    );
FALSE_CARRIER_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7F0"
    )
        port map (
      I0 => RXEVEN0_out,
      I1 => K28p5_REG1,
      I2 => FALSE_CARRIER0,
      I3 => FALSE_CARRIER,
      O => FALSE_CARRIER_i_1_n_0
    );
FALSE_CARRIER_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => FALSE_CARRIER_reg_0,
      I1 => K28p5_REG1,
      I2 => S,
      I3 => FALSE_NIT,
      I4 => FALSE_K,
      I5 => FALSE_DATA,
      O => FALSE_CARRIER0
    );
FALSE_CARRIER_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => FALSE_CARRIER_i_1_n_0,
      Q => FALSE_CARRIER,
      R => SYNC_STATUS_REG0
    );
FALSE_DATA_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => FALSE_DATA_i_2_n_0,
      I1 => RXNOTINTABLE_INT,
      I2 => RXCHARISK_REG1_reg_0,
      O => FALSE_DATA0
    );
FALSE_DATA_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3035357530303000"
    )
        port map (
      I0 => FALSE_DATA_i_3_n_0,
      I1 => FALSE_DATA_i_4_n_0,
      I2 => Q(2),
      I3 => Q(4),
      I4 => Q(3),
      I5 => FALSE_DATA_i_5_n_0,
      O => FALSE_DATA_i_2_n_0
    );
FALSE_DATA_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => Q(5),
      O => FALSE_DATA_i_3_n_0
    );
FALSE_DATA_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFFDFFFDFFFDFDF"
    )
        port map (
      I0 => Q(5),
      I1 => Q(6),
      I2 => Q(7),
      I3 => FALSE_DATA_i_6_n_0,
      I4 => Q(4),
      I5 => Q(3),
      O => FALSE_DATA_i_4_n_0
    );
FALSE_DATA_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      O => FALSE_DATA_i_5_n_0
    );
FALSE_DATA_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      O => FALSE_DATA_i_6_n_0
    );
FALSE_DATA_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => FALSE_DATA0,
      Q => FALSE_DATA,
      R => \RX_CONFIG_VALID_REG_reg[0]_0\
    );
FALSE_K_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000041"
    )
        port map (
      I0 => RXNOTINTABLE_INT,
      I1 => Q(6),
      I2 => Q(5),
      I3 => FALSE_K_i_2_n_0,
      I4 => FALSE_K_i_3_n_0,
      O => FALSE_K0
    );
FALSE_K_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF7"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => Q(1),
      I3 => Q(0),
      O => FALSE_K_i_2_n_0
    );
FALSE_K_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => Q(7),
      I1 => Q(4),
      I2 => RXCHARISK_REG1_reg_0,
      O => FALSE_K_i_3_n_0
    );
FALSE_K_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => FALSE_K0,
      Q => FALSE_K,
      R => \RX_CONFIG_VALID_REG_reg[0]_0\
    );
FALSE_NIT_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => RXCHARISK_REG1_reg_0,
      I3 => Q(4),
      I4 => Q(6),
      I5 => Q(5),
      O => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg[3]\
    );
FALSE_NIT_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => FALSE_NIT0,
      Q => FALSE_NIT,
      R => \RX_CONFIG_VALID_REG_reg[0]_0\
    );
FROM_IDLE_D_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => K28p5_REG1,
      I1 => \^rx_idle\,
      I2 => WAIT_FOR_K,
      I3 => RX_INVALID_reg_0,
      O => FROM_IDLE_D0
    );
FROM_IDLE_D_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => FROM_IDLE_D0,
      Q => FROM_IDLE_D,
      R => SYNC_STATUS_REG0
    );
FROM_RX_CX_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFA8FFFCFCA8A8"
    )
        port map (
      I0 => RXCHARISK_REG1,
      I1 => C_REG1,
      I2 => C_REG2,
      I3 => RX_DATA_ERROR_i_3_n_0,
      I4 => CGBAD,
      I5 => C_REG3,
      O => FROM_RX_CX0
    );
FROM_RX_CX_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => FROM_RX_CX0,
      Q => FROM_RX_CX,
      R => SYNC_STATUS_REG0
    );
FROM_RX_K_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => RXCHARISK_REG1,
      I1 => CGBAD,
      I2 => K28p5_REG2,
      I3 => RX_INVALID_reg_0,
      O => FROM_RX_K0
    );
FROM_RX_K_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => FROM_RX_K0,
      Q => FROM_RX_K,
      R => SYNC_STATUS_REG0
    );
\IDLE_REG_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \^rx_idle\,
      Q => \IDLE_REG_reg_n_0_[0]\,
      R => \RX_CONFIG_VALID_REG_reg[0]_0\
    );
\IDLE_REG_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \IDLE_REG_reg_n_0_[0]\,
      Q => p_0_in1_in,
      R => \RX_CONFIG_VALID_REG_reg[0]_0\
    );
\IDLE_REG_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => p_0_in1_in,
      Q => \IDLE_REG_reg_n_0_[2]\,
      R => \RX_CONFIG_VALID_REG_reg[0]_0\
    );
ILLEGAL_K_REG1_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => ILLEGAL_K,
      Q => ILLEGAL_K_REG1,
      R => SYNC_STATUS_REG0
    );
ILLEGAL_K_REG2_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => ILLEGAL_K_REG1,
      Q => ILLEGAL_K_REG2,
      R => SYNC_STATUS_REG0
    );
ILLEGAL_K_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => R,
      I1 => K28p5_REG1,
      I2 => RXCHARISK_REG1,
      I3 => T,
      O => ILLEGAL_K0
    );
ILLEGAL_K_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => ILLEGAL_K0,
      Q => ILLEGAL_K,
      R => SYNC_STATUS_REG0
    );
I_REG_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => I,
      Q => \^rx_idle\,
      R => '0'
    );
I_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20200020"
    )
        port map (
      I0 => I_i_2_n_0,
      I1 => I_i_3_n_0,
      I2 => RXEVEN0_out,
      I3 => RXCHARISK_REG1_reg_0,
      I4 => RX_INVALID_reg_0,
      O => I0
    );
I_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEAAAAAAAAAAAA"
    )
        port map (
      I0 => K28p5_REG1,
      I1 => FALSE_NIT,
      I2 => FALSE_K,
      I3 => FALSE_DATA,
      I4 => \^rx_idle\,
      I5 => RX_INVALID_reg_0,
      O => I_i_2_n_0
    );
I_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400FFFF04000400"
    )
        port map (
      I0 => FALSE_DATA_i_3_n_0,
      I1 => Q(1),
      I2 => Q(0),
      I3 => I_i_4_n_0,
      I4 => I_i_5_n_0,
      I5 => I_i_6_n_0,
      O => I_i_3_n_0
    );
I_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => Q(4),
      I1 => RXCHARISK_REG1_reg_0,
      I2 => Q(3),
      I3 => Q(2),
      O => I_i_4_n_0
    );
I_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFDFF"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => Q(3),
      I3 => Q(2),
      I4 => RXCHARISK_REG1_reg_0,
      O => I_i_5_n_0
    );
I_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => Q(6),
      I1 => Q(5),
      I2 => Q(7),
      I3 => Q(4),
      O => I_i_6_n_0
    );
I_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => I0,
      Q => I,
      R => '0'
    );
K28p5_REG1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => Q(4),
      I1 => Q(7),
      I2 => Q(5),
      I3 => Q(6),
      I4 => RXCHARISK_REG1_reg_0,
      I5 => FALSE_K_i_2_n_0,
      O => K28p5
    );
K28p5_REG1_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => K28p5,
      Q => K28p5_REG1,
      R => '0'
    );
K28p5_REG2_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => K28p5_REG1,
      Q => K28p5_REG2,
      R => '0'
    );
RECEIVED_IDLE_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \^rx_idle\,
      I1 => \^rx_config_valid\,
      I2 => RECEIVED_IDLE,
      O => I_REG_reg_0
    );
RECEIVE_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DC"
    )
        port map (
      I0 => EOP,
      I1 => SOP_REG2,
      I2 => \^receive\,
      O => RECEIVE_i_1_n_0
    );
RECEIVE_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RECEIVE_i_1_n_0,
      Q => \^receive\,
      R => SYNC_STATUS_REG0
    );
RUDI_C0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => p_0_in2_in,
      I1 => \RX_CONFIG_VALID_REG_reg_n_0_[3]\,
      I2 => p_1_in,
      I3 => \RX_CONFIG_VALID_REG_reg_n_0_[0]\,
      O => \RUDI_C0__0\
    );
RUDI_C_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RUDI_C0__0\,
      Q => status_vector_ch0(0),
      R => \RX_CONFIG_VALID_REG_reg[0]_0\
    );
RUDI_I_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \IDLE_REG_reg_n_0_[2]\,
      I1 => p_0_in1_in,
      O => RUDI_I0
    );
RUDI_I_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RUDI_I0,
      Q => status_vector_ch0(1),
      R => \RX_CONFIG_VALID_REG_reg[0]_0\
    );
RXCHARISK_REG1_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RXCHARISK_REG1_reg_0,
      Q => RXCHARISK_REG1,
      R => '0'
    );
\RXDATA_REG5_reg[0]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => userclk,
      D => Q(0),
      Q => RXDATA_REG5(0)
    );
\RXDATA_REG5_reg[1]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => userclk,
      D => Q(1),
      Q => RXDATA_REG5(1)
    );
\RXDATA_REG5_reg[2]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => userclk,
      D => Q(2),
      Q => RXDATA_REG5(2)
    );
\RXDATA_REG5_reg[3]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => userclk,
      D => Q(3),
      Q => RXDATA_REG5(3)
    );
\RXDATA_REG5_reg[4]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => userclk,
      D => Q(4),
      Q => RXDATA_REG5(4)
    );
\RXDATA_REG5_reg[5]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => userclk,
      D => Q(5),
      Q => RXDATA_REG5(5)
    );
\RXDATA_REG5_reg[6]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => userclk,
      D => Q(6),
      Q => RXDATA_REG5(6)
    );
\RXDATA_REG5_reg[7]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => userclk,
      D => Q(7),
      Q => RXDATA_REG5(7)
    );
\RXD[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBBA"
    )
        port map (
      I0 => \^sop_reg3\,
      I1 => FALSE_CARRIER_REG3,
      I2 => EXTEND_REG1,
      I3 => RXDATA_REG5(0),
      O => \RXD[0]_i_1_n_0\
    );
\RXD[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5554"
    )
        port map (
      I0 => \^sop_reg3\,
      I1 => RXDATA_REG5(1),
      I2 => FALSE_CARRIER_REG3,
      I3 => EXTEND_REG1,
      O => \RXD[1]_i_1_n_0\
    );
\RXD[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => RXDATA_REG5(2),
      I1 => FALSE_CARRIER_REG3,
      I2 => EXTEND_REG1,
      I3 => \^sop_reg3\,
      O => \RXD[2]_i_1_n_0\
    );
\RXD[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5554"
    )
        port map (
      I0 => \^sop_reg3\,
      I1 => RXDATA_REG5(3),
      I2 => FALSE_CARRIER_REG3,
      I3 => EXTEND_REG1,
      O => \RXD[3]_i_1_n_0\
    );
\RXD[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABBBAAA"
    )
        port map (
      I0 => \^sop_reg3\,
      I1 => FALSE_CARRIER_REG3,
      I2 => EXTEND_ERR,
      I3 => EXTEND_REG1,
      I4 => RXDATA_REG5(4),
      O => \RXD[4]_i_1_n_0\
    );
\RXD[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => RXDATA_REG5(5),
      I1 => FALSE_CARRIER_REG3,
      I2 => EXTEND_REG1,
      I3 => \^sop_reg3\,
      O => \RXD[5]_i_1_n_0\
    );
\RXD[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABAA"
    )
        port map (
      I0 => \^sop_reg3\,
      I1 => FALSE_CARRIER_REG3,
      I2 => EXTEND_REG1,
      I3 => RXDATA_REG5(6),
      O => \RXD[6]_i_1_n_0\
    );
\RXD[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => RXDATA_REG5(7),
      I1 => FALSE_CARRIER_REG3,
      I2 => EXTEND_REG1,
      I3 => \^sop_reg3\,
      O => \RXD[7]_i_1_n_0\
    );
\RXD_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RXD[0]_i_1_n_0\,
      Q => gmii_rxd_ch0(0),
      R => \RXD_reg[7]_0\(0)
    );
\RXD_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RXD[1]_i_1_n_0\,
      Q => gmii_rxd_ch0(1),
      R => \RXD_reg[7]_0\(0)
    );
\RXD_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RXD[2]_i_1_n_0\,
      Q => gmii_rxd_ch0(2),
      R => \RXD_reg[7]_0\(0)
    );
\RXD_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RXD[3]_i_1_n_0\,
      Q => gmii_rxd_ch0(3),
      R => \RXD_reg[7]_0\(0)
    );
\RXD_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RXD[4]_i_1_n_0\,
      Q => gmii_rxd_ch0(4),
      R => \RXD_reg[7]_0\(0)
    );
\RXD_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RXD[5]_i_1_n_0\,
      Q => gmii_rxd_ch0(5),
      R => \RXD_reg[7]_0\(0)
    );
\RXD_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RXD[6]_i_1_n_0\,
      Q => gmii_rxd_ch0(6),
      R => \RXD_reg[7]_0\(0)
    );
\RXD_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RXD[7]_i_1_n_0\,
      Q => gmii_rxd_ch0(7),
      R => \RXD_reg[7]_0\(0)
    );
\RX_CONFIG_REG[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"000E"
    )
        port map (
      I0 => C_REG1,
      I1 => C_HDR_REMOVED_REG,
      I2 => RXCHARISK_REG1_reg_0,
      I3 => RXCHARISK_REG1,
      O => \RX_CONFIG_REG[15]_i_1_n_0\
    );
\RX_CONFIG_REG[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55550040"
    )
        port map (
      I0 => RXCHARISK_REG1_reg_0,
      I1 => C_REG2,
      I2 => \RX_CONFIG_REG_reg[7]_0\(0),
      I3 => \RX_CONFIG_REG_reg[7]_0\(1),
      I4 => C,
      O => \RX_CONFIG_REG[7]_i_1_n_0\
    );
RX_CONFIG_REG_NULL_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004FFFF00040000"
    )
        port map (
      I0 => RX_CONFIG_REG_NULL_i_2_n_0,
      I1 => RX_CONFIG_REG_NULL_i_3_n_0,
      I2 => RX_CONFIG_REG_NULL_i_4_n_0,
      I3 => RX_CONFIG_REG_NULL_i_5_n_0,
      I4 => \^rx_config_valid\,
      I5 => RX_CONFIG_REG_NULL_reg,
      O => RX_CONFIG_VALID_INT_reg_0
    );
RX_CONFIG_REG_NULL_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^rx_config_reg_reg[15]_0\(5),
      I1 => \^rx_config_reg_reg[15]_0\(4),
      I2 => \^rx_config_reg_reg[15]_0\(10),
      I3 => \^rx_config_reg_reg[15]_0\(14),
      O => RX_CONFIG_REG_NULL_i_2_n_0
    );
RX_CONFIG_REG_NULL_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^rx_config_reg_reg[15]_0\(9),
      I1 => \^rx_config_reg_reg[15]_0\(8),
      I2 => \^rx_config_reg_reg[15]_0\(13),
      I3 => \^rx_config_reg_reg[15]_0\(11),
      O => RX_CONFIG_REG_NULL_i_3_n_0
    );
RX_CONFIG_REG_NULL_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^rx_config_reg_reg[15]_0\(0),
      I1 => \^rx_config_reg_reg[15]_0\(15),
      I2 => \^rx_config_reg_reg[15]_0\(7),
      I3 => \^rx_config_reg_reg[15]_0\(1),
      O => RX_CONFIG_REG_NULL_i_4_n_0
    );
RX_CONFIG_REG_NULL_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^rx_config_reg_reg[15]_0\(6),
      I1 => \^rx_config_reg_reg[15]_0\(3),
      I2 => \^rx_config_reg_reg[15]_0\(12),
      I3 => \^rx_config_reg_reg[15]_0\(2),
      O => RX_CONFIG_REG_NULL_i_5_n_0
    );
\RX_CONFIG_REG_REG[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \out\,
      I1 => \^rx_idle\,
      O => SR(0)
    );
\RX_CONFIG_REG_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => \RX_CONFIG_REG[7]_i_1_n_0\,
      D => Q(0),
      Q => \^rx_config_reg_reg[15]_0\(0),
      R => '0'
    );
\RX_CONFIG_REG_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => \RX_CONFIG_REG[15]_i_1_n_0\,
      D => Q(2),
      Q => \^rx_config_reg_reg[15]_0\(10),
      R => '0'
    );
\RX_CONFIG_REG_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => \RX_CONFIG_REG[15]_i_1_n_0\,
      D => Q(3),
      Q => \^rx_config_reg_reg[15]_0\(11),
      R => '0'
    );
\RX_CONFIG_REG_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => \RX_CONFIG_REG[15]_i_1_n_0\,
      D => Q(4),
      Q => \^rx_config_reg_reg[15]_0\(12),
      R => '0'
    );
\RX_CONFIG_REG_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => \RX_CONFIG_REG[15]_i_1_n_0\,
      D => Q(5),
      Q => \^rx_config_reg_reg[15]_0\(13),
      R => '0'
    );
\RX_CONFIG_REG_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => \RX_CONFIG_REG[15]_i_1_n_0\,
      D => Q(6),
      Q => \^rx_config_reg_reg[15]_0\(14),
      R => '0'
    );
\RX_CONFIG_REG_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => \RX_CONFIG_REG[15]_i_1_n_0\,
      D => Q(7),
      Q => \^rx_config_reg_reg[15]_0\(15),
      R => '0'
    );
\RX_CONFIG_REG_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => \RX_CONFIG_REG[7]_i_1_n_0\,
      D => Q(1),
      Q => \^rx_config_reg_reg[15]_0\(1),
      R => '0'
    );
\RX_CONFIG_REG_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => \RX_CONFIG_REG[7]_i_1_n_0\,
      D => Q(2),
      Q => \^rx_config_reg_reg[15]_0\(2),
      R => '0'
    );
\RX_CONFIG_REG_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => \RX_CONFIG_REG[7]_i_1_n_0\,
      D => Q(3),
      Q => \^rx_config_reg_reg[15]_0\(3),
      R => '0'
    );
\RX_CONFIG_REG_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => \RX_CONFIG_REG[7]_i_1_n_0\,
      D => Q(4),
      Q => \^rx_config_reg_reg[15]_0\(4),
      R => '0'
    );
\RX_CONFIG_REG_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => \RX_CONFIG_REG[7]_i_1_n_0\,
      D => Q(5),
      Q => \^rx_config_reg_reg[15]_0\(5),
      R => '0'
    );
\RX_CONFIG_REG_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => \RX_CONFIG_REG[7]_i_1_n_0\,
      D => Q(6),
      Q => \^rx_config_reg_reg[15]_0\(6),
      R => '0'
    );
\RX_CONFIG_REG_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => \RX_CONFIG_REG[7]_i_1_n_0\,
      D => Q(7),
      Q => \^rx_config_reg_reg[15]_0\(7),
      R => '0'
    );
\RX_CONFIG_REG_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => \RX_CONFIG_REG[15]_i_1_n_0\,
      D => Q(0),
      Q => \^rx_config_reg_reg[15]_0\(8),
      R => '0'
    );
\RX_CONFIG_REG_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => \RX_CONFIG_REG[15]_i_1_n_0\,
      D => Q(1),
      Q => \^rx_config_reg_reg[15]_0\(9),
      R => '0'
    );
RX_CONFIG_VALID_INT_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000E000000"
    )
        port map (
      I0 => C_REG1,
      I1 => C_HDR_REMOVED_REG,
      I2 => RXCHARISK_REG1_reg_0,
      I3 => RXSYNC_STATUS,
      I4 => RX_CONFIG_VALID_INT_i_2_n_0,
      I5 => S2,
      O => RX_CONFIG_VALID_INT0
    );
RX_CONFIG_VALID_INT_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => RXCHARISK_REG1,
      I1 => CGBAD,
      O => RX_CONFIG_VALID_INT_i_2_n_0
    );
RX_CONFIG_VALID_INT_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RX_CONFIG_VALID_INT0,
      Q => \^rx_config_valid\,
      R => \RX_CONFIG_VALID_REG_reg[0]_0\
    );
\RX_CONFIG_VALID_REG_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \^rx_config_valid\,
      Q => \RX_CONFIG_VALID_REG_reg_n_0_[0]\,
      R => \RX_CONFIG_VALID_REG_reg[0]_0\
    );
\RX_CONFIG_VALID_REG_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RX_CONFIG_VALID_REG_reg_n_0_[0]\,
      Q => p_0_in2_in,
      R => \RX_CONFIG_VALID_REG_reg[0]_0\
    );
\RX_CONFIG_VALID_REG_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => p_0_in2_in,
      Q => p_1_in,
      R => \RX_CONFIG_VALID_REG_reg[0]_0\
    );
\RX_CONFIG_VALID_REG_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => p_1_in,
      Q => \RX_CONFIG_VALID_REG_reg_n_0_[3]\,
      R => \RX_CONFIG_VALID_REG_reg[0]_0\
    );
RX_DATA_ERROR_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888AAAAA88888888"
    )
        port map (
      I0 => \^receive\,
      I1 => RX_DATA_ERROR_i_2_n_0,
      I2 => R,
      I3 => RX_DATA_ERROR_i_3_n_0,
      I4 => R_REG1,
      I5 => T_REG2,
      O => RX_DATA_ERROR0
    );
RX_DATA_ERROR_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4544"
    )
        port map (
      I0 => R_REG1,
      I1 => K28p5_REG1,
      I2 => T_REG1,
      I3 => R,
      I4 => RX_DATA_ERROR_i_4_n_0,
      O => RX_DATA_ERROR_i_2_n_0
    );
RX_DATA_ERROR_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => K28p5_REG1,
      I1 => RXEVEN0_out,
      O => RX_DATA_ERROR_i_3_n_0
    );
RX_DATA_ERROR_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => CGBAD_REG3,
      I1 => \^rx_idle\,
      I2 => ILLEGAL_K_REG2,
      I3 => C_REG1,
      O => RX_DATA_ERROR_i_4_n_0
    );
RX_DATA_ERROR_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RX_DATA_ERROR0,
      Q => RX_DATA_ERROR,
      R => SYNC_STATUS_REG0
    );
RX_DV_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAEEEAAAAAAAAA"
    )
        port map (
      I0 => RX_DV0,
      I1 => XMIT_DATA,
      I2 => \^receive\,
      I3 => RXSYNC_STATUS,
      I4 => EOP_REG1,
      I5 => \^gmii_rx_dv_ch0\,
      O => RX_DV_i_1_n_0
    );
RX_DV_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => RX_DV_i_1_n_0,
      Q => \^gmii_rx_dv_ch0\,
      R => \RX_CONFIG_VALID_REG_reg[0]_0\
    );
RX_ER_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => FALSE_CARRIER_REG3,
      I1 => EXTEND_REG1,
      O => FALSE_CARRIER_REG3_reg_0
    );
RX_ER_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => RX_ER0,
      Q => gmii_rx_er_ch0,
      R => \RX_CONFIG_VALID_REG_reg[0]_0\
    );
RX_INVALID_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF55FDFFFF00FC"
    )
        port map (
      I0 => K28p5_REG1,
      I1 => FROM_RX_K,
      I2 => FROM_IDLE_D,
      I3 => RX_INVALID_reg_0,
      I4 => FROM_RX_CX,
      I5 => \^rx_invalid\,
      O => RX_INVALID_i_1_n_0
    );
RX_INVALID_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RX_INVALID_i_1_n_0,
      Q => \^rx_invalid\,
      R => SYNC_STATUS_REG0
    );
R_REG1_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => R,
      Q => R_REG1,
      R => '0'
    );
R_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \^use_rocket_io.no_1588.reclock_mgt_signals_txoutclk.rxdata_int_reg[5]\,
      I1 => Q(0),
      I2 => Q(1),
      I3 => Q(3),
      I4 => Q(2),
      O => K23p7
    );
R_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => Q(5),
      I1 => Q(6),
      I2 => RXCHARISK_REG1_reg_0,
      I3 => Q(4),
      I4 => Q(7),
      O => \^use_rocket_io.no_1588.reclock_mgt_signals_txoutclk.rxdata_int_reg[5]\
    );
R_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => K23p7,
      Q => R,
      R => '0'
    );
SOP_REG1_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => SOP,
      Q => SOP_REG1,
      R => '0'
    );
SOP_REG2_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => SOP_REG1,
      Q => SOP_REG2,
      R => '0'
    );
SOP_REG3_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => SOP_REG2,
      Q => \^sop_reg3\,
      R => '0'
    );
SOP_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A80000"
    )
        port map (
      I0 => RX_INVALID_reg_0,
      I1 => \^rx_idle\,
      I2 => EXTEND,
      I3 => WAIT_FOR_K,
      I4 => S,
      O => SOP0
    );
SOP_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => SOP0,
      Q => SOP,
      R => \RX_CONFIG_VALID_REG_reg[0]_0\
    );
SYNC_STATUS_REG_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => '1',
      Q => SYNC_STATUS_REG,
      R => SYNC_STATUS_REG0
    );
S_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => S0,
      Q => S,
      R => '0'
    );
T_REG1_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => T,
      Q => T_REG1,
      R => '0'
    );
T_REG2_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => T_REG1,
      Q => T_REG2,
      R => '0'
    );
\T_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \^use_rocket_io.no_1588.reclock_mgt_signals_txoutclk.rxdata_int_reg[5]\,
      I1 => Q(2),
      I2 => Q(3),
      I3 => Q(1),
      I4 => Q(0),
      O => K29p7
    );
T_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => K29p7,
      Q => T,
      R => '0'
    );
WAIT_FOR_K_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F0F"
    )
        port map (
      I0 => RXEVEN0_out,
      I1 => K28p5_REG1,
      I2 => SYNC_STATUS_REG,
      I3 => WAIT_FOR_K,
      O => WAIT_FOR_K_i_1_n_0
    );
WAIT_FOR_K_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => WAIT_FOR_K_i_1_n_0,
      Q => WAIT_FOR_K,
      R => SYNC_STATUS_REG0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity quadsgmii_0_TEST_SYNCHRONISE is
  port (
    RXSYNC_STATUS : out STD_LOGIC;
    RXEVEN0_out : out STD_LOGIC;
    ENABLEALIGN : out STD_LOGIC;
    SYNC_STATUS_REG0 : out STD_LOGIC;
    \MGT_RESET.SRESET_reg\ : out STD_LOGIC;
    SIGNAL_DETECT_MOD : in STD_LOGIC;
    userclk : in STD_LOGIC;
    EVEN_reg_0 : in STD_LOGIC;
    \GOOD_CGS_reg[1]_0\ : in STD_LOGIC;
    LOOPBACK : in STD_LOGIC;
    \FSM_onehot_STATE_reg[2]_0\ : in STD_LOGIC;
    \FSM_onehot_STATE_reg[2]_1\ : in STD_LOGIC;
    \GOOD_CGS_reg[1]_1\ : in STD_LOGIC;
    RXNOTINTABLE_INT : in STD_LOGIC;
    RUNDISP_EN : in STD_LOGIC;
    RXDISPERR_INT : in STD_LOGIC;
    S2 : in STD_LOGIC;
    \out\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmii_0_TEST_SYNCHRONISE : entity is "SYNCHRONISE";
end quadsgmii_0_TEST_SYNCHRONISE;

architecture STRUCTURE of quadsgmii_0_TEST_SYNCHRONISE is
  signal \EVEN_i_1__6_n_0\ : STD_LOGIC;
  signal \FSM_onehot_STATE[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_STATE[10]_i_1__2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_STATE[11]_i_1__2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_STATE[12]_i_1__2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_STATE[12]_i_2__2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_STATE[12]_i_4__2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_STATE[1]_i_1__6_n_0\ : STD_LOGIC;
  signal \FSM_onehot_STATE[2]_i_1__6_n_0\ : STD_LOGIC;
  signal \FSM_onehot_STATE[2]_i_2__2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_STATE[2]_i_3__2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_STATE[3]_i_1__5_n_0\ : STD_LOGIC;
  signal \FSM_onehot_STATE[4]_i_1__5_n_0\ : STD_LOGIC;
  signal \FSM_onehot_STATE[5]_i_1__2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_STATE[6]_i_1__2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_STATE[7]_i_1__2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_STATE[8]_i_1__6_n_0\ : STD_LOGIC;
  signal \FSM_onehot_STATE[9]_i_1__6_n_0\ : STD_LOGIC;
  signal \FSM_onehot_STATE_reg_n_0_[0]\ : STD_LOGIC;
  signal \FSM_onehot_STATE_reg_n_0_[10]\ : STD_LOGIC;
  signal \FSM_onehot_STATE_reg_n_0_[11]\ : STD_LOGIC;
  signal \FSM_onehot_STATE_reg_n_0_[12]\ : STD_LOGIC;
  signal \FSM_onehot_STATE_reg_n_0_[1]\ : STD_LOGIC;
  signal \FSM_onehot_STATE_reg_n_0_[2]\ : STD_LOGIC;
  signal \FSM_onehot_STATE_reg_n_0_[4]\ : STD_LOGIC;
  signal \FSM_onehot_STATE_reg_n_0_[5]\ : STD_LOGIC;
  signal \FSM_onehot_STATE_reg_n_0_[6]\ : STD_LOGIC;
  signal \FSM_onehot_STATE_reg_n_0_[8]\ : STD_LOGIC;
  signal \FSM_onehot_STATE_reg_n_0_[9]\ : STD_LOGIC;
  signal GOOD_CGS : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \GOOD_CGS[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \GOOD_CGS[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \GOOD_CGS[1]_i_2__2_n_0\ : STD_LOGIC;
  signal \GOOD_CGS[1]_i_3__2_n_0\ : STD_LOGIC;
  signal \^rxeven0_out\ : STD_LOGIC;
  signal \^rxsync_status\ : STD_LOGIC;
  signal SIGNAL_DETECT_REG : STD_LOGIC;
  signal SYNC_STATUS0 : STD_LOGIC;
  signal \SYNC_STATUS_i_2__2_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \EVEN_i_1__6\ : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of \FSM_onehot_STATE[0]_i_1__2\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \FSM_onehot_STATE[11]_i_1__2\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \FSM_onehot_STATE[12]_i_4__2\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \FSM_onehot_STATE[2]_i_3__2\ : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of \FSM_onehot_STATE[3]_i_1__5\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \FSM_onehot_STATE[5]_i_1__2\ : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of \FSM_onehot_STATE[7]_i_1__2\ : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of \FSM_onehot_STATE[8]_i_1__6\ : label is "soft_lutpair317";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_STATE_reg[0]\ : label is "comma_detect_2:0000000000001,aquire_sync_2:0000000000010,aquire_sync_1:0000000010000,sync_acquired_4:0000010000000,sync_acquired_4a:0000000100000,sync_acquired_3a:0000100000000,comma_detect_1:0010000000000,loss_of_sync:0000000000100,sync_acquired_2:0001000000000,sync_acquired_3:0000001000000,sync_acquired_2a:0100000000000,sync_acquired_1:1000000000000,comma_detect_3:0000000001000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_STATE_reg[10]\ : label is "comma_detect_2:0000000000001,aquire_sync_2:0000000000010,aquire_sync_1:0000000010000,sync_acquired_4:0000010000000,sync_acquired_4a:0000000100000,sync_acquired_3a:0000100000000,comma_detect_1:0010000000000,loss_of_sync:0000000000100,sync_acquired_2:0001000000000,sync_acquired_3:0000001000000,sync_acquired_2a:0100000000000,sync_acquired_1:1000000000000,comma_detect_3:0000000001000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_STATE_reg[11]\ : label is "comma_detect_2:0000000000001,aquire_sync_2:0000000000010,aquire_sync_1:0000000010000,sync_acquired_4:0000010000000,sync_acquired_4a:0000000100000,sync_acquired_3a:0000100000000,comma_detect_1:0010000000000,loss_of_sync:0000000000100,sync_acquired_2:0001000000000,sync_acquired_3:0000001000000,sync_acquired_2a:0100000000000,sync_acquired_1:1000000000000,comma_detect_3:0000000001000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_STATE_reg[12]\ : label is "comma_detect_2:0000000000001,aquire_sync_2:0000000000010,aquire_sync_1:0000000010000,sync_acquired_4:0000010000000,sync_acquired_4a:0000000100000,sync_acquired_3a:0000100000000,comma_detect_1:0010000000000,loss_of_sync:0000000000100,sync_acquired_2:0001000000000,sync_acquired_3:0000001000000,sync_acquired_2a:0100000000000,sync_acquired_1:1000000000000,comma_detect_3:0000000001000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_STATE_reg[1]\ : label is "comma_detect_2:0000000000001,aquire_sync_2:0000000000010,aquire_sync_1:0000000010000,sync_acquired_4:0000010000000,sync_acquired_4a:0000000100000,sync_acquired_3a:0000100000000,comma_detect_1:0010000000000,loss_of_sync:0000000000100,sync_acquired_2:0001000000000,sync_acquired_3:0000001000000,sync_acquired_2a:0100000000000,sync_acquired_1:1000000000000,comma_detect_3:0000000001000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_STATE_reg[2]\ : label is "comma_detect_2:0000000000001,aquire_sync_2:0000000000010,aquire_sync_1:0000000010000,sync_acquired_4:0000010000000,sync_acquired_4a:0000000100000,sync_acquired_3a:0000100000000,comma_detect_1:0010000000000,loss_of_sync:0000000000100,sync_acquired_2:0001000000000,sync_acquired_3:0000001000000,sync_acquired_2a:0100000000000,sync_acquired_1:1000000000000,comma_detect_3:0000000001000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_STATE_reg[3]\ : label is "comma_detect_2:0000000000001,aquire_sync_2:0000000000010,aquire_sync_1:0000000010000,sync_acquired_4:0000010000000,sync_acquired_4a:0000000100000,sync_acquired_3a:0000100000000,comma_detect_1:0010000000000,loss_of_sync:0000000000100,sync_acquired_2:0001000000000,sync_acquired_3:0000001000000,sync_acquired_2a:0100000000000,sync_acquired_1:1000000000000,comma_detect_3:0000000001000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_STATE_reg[4]\ : label is "comma_detect_2:0000000000001,aquire_sync_2:0000000000010,aquire_sync_1:0000000010000,sync_acquired_4:0000010000000,sync_acquired_4a:0000000100000,sync_acquired_3a:0000100000000,comma_detect_1:0010000000000,loss_of_sync:0000000000100,sync_acquired_2:0001000000000,sync_acquired_3:0000001000000,sync_acquired_2a:0100000000000,sync_acquired_1:1000000000000,comma_detect_3:0000000001000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_STATE_reg[5]\ : label is "comma_detect_2:0000000000001,aquire_sync_2:0000000000010,aquire_sync_1:0000000010000,sync_acquired_4:0000010000000,sync_acquired_4a:0000000100000,sync_acquired_3a:0000100000000,comma_detect_1:0010000000000,loss_of_sync:0000000000100,sync_acquired_2:0001000000000,sync_acquired_3:0000001000000,sync_acquired_2a:0100000000000,sync_acquired_1:1000000000000,comma_detect_3:0000000001000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_STATE_reg[6]\ : label is "comma_detect_2:0000000000001,aquire_sync_2:0000000000010,aquire_sync_1:0000000010000,sync_acquired_4:0000010000000,sync_acquired_4a:0000000100000,sync_acquired_3a:0000100000000,comma_detect_1:0010000000000,loss_of_sync:0000000000100,sync_acquired_2:0001000000000,sync_acquired_3:0000001000000,sync_acquired_2a:0100000000000,sync_acquired_1:1000000000000,comma_detect_3:0000000001000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_STATE_reg[7]\ : label is "comma_detect_2:0000000000001,aquire_sync_2:0000000000010,aquire_sync_1:0000000010000,sync_acquired_4:0000010000000,sync_acquired_4a:0000000100000,sync_acquired_3a:0000100000000,comma_detect_1:0010000000000,loss_of_sync:0000000000100,sync_acquired_2:0001000000000,sync_acquired_3:0000001000000,sync_acquired_2a:0100000000000,sync_acquired_1:1000000000000,comma_detect_3:0000000001000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_STATE_reg[8]\ : label is "comma_detect_2:0000000000001,aquire_sync_2:0000000000010,aquire_sync_1:0000000010000,sync_acquired_4:0000010000000,sync_acquired_4a:0000000100000,sync_acquired_3a:0000100000000,comma_detect_1:0010000000000,loss_of_sync:0000000000100,sync_acquired_2:0001000000000,sync_acquired_3:0000001000000,sync_acquired_2a:0100000000000,sync_acquired_1:1000000000000,comma_detect_3:0000000001000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_STATE_reg[9]\ : label is "comma_detect_2:0000000000001,aquire_sync_2:0000000000010,aquire_sync_1:0000000010000,sync_acquired_4:0000010000000,sync_acquired_4a:0000000100000,sync_acquired_3a:0000100000000,comma_detect_1:0010000000000,loss_of_sync:0000000000100,sync_acquired_2:0001000000000,sync_acquired_3:0000001000000,sync_acquired_2a:0100000000000,sync_acquired_1:1000000000000,comma_detect_3:0000000001000";
  attribute SOFT_HLUTNM of \GOOD_CGS[0]_i_1__2\ : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of \GOOD_CGS[1]_i_3__2\ : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of \SYNC_STATUS_REG_i_1__2\ : label is "soft_lutpair320";
begin
  RXEVEN0_out <= \^rxeven0_out\;
  RXSYNC_STATUS <= \^rxsync_status\;
ENCOMMAALIGN_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => \SYNC_STATUS_i_2__2_n_0\,
      D => \SYNC_STATUS_i_2__2_n_0\,
      Q => ENABLEALIGN,
      R => SYNC_STATUS0
    );
\EVEN_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => \^rxsync_status\,
      I1 => \GOOD_CGS_reg[1]_0\,
      I2 => \^rxeven0_out\,
      O => \EVEN_i_1__6_n_0\
    );
EVEN_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \EVEN_i_1__6_n_0\,
      Q => \^rxeven0_out\,
      R => EVEN_reg_0
    );
\FSM_onehot_STATE[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \FSM_onehot_STATE_reg_n_0_[4]\,
      I1 => \^rxeven0_out\,
      I2 => S2,
      I3 => \GOOD_CGS_reg[1]_0\,
      O => \FSM_onehot_STATE[0]_i_1__2_n_0\
    );
\FSM_onehot_STATE[10]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \GOOD_CGS_reg[1]_0\,
      I1 => \FSM_onehot_STATE_reg_n_0_[2]\,
      O => \FSM_onehot_STATE[10]_i_1__2_n_0\
    );
\FSM_onehot_STATE[11]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54554444"
    )
        port map (
      I0 => \FSM_onehot_STATE_reg[2]_1\,
      I1 => \FSM_onehot_STATE_reg_n_0_[9]\,
      I2 => GOOD_CGS(0),
      I3 => GOOD_CGS(1),
      I4 => \FSM_onehot_STATE_reg_n_0_[11]\,
      O => \FSM_onehot_STATE[11]_i_1__2_n_0\
    );
\FSM_onehot_STATE[12]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => EVEN_reg_0,
      I1 => SIGNAL_DETECT_REG,
      I2 => LOOPBACK,
      O => \FSM_onehot_STATE[12]_i_1__2_n_0\
    );
\FSM_onehot_STATE[12]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0F0F040F040F04"
    )
        port map (
      I0 => \FSM_onehot_STATE_reg[2]_0\,
      I1 => p_0_in,
      I2 => \FSM_onehot_STATE_reg[2]_1\,
      I3 => \FSM_onehot_STATE_reg_n_0_[12]\,
      I4 => \FSM_onehot_STATE[12]_i_4__2_n_0\,
      I5 => \FSM_onehot_STATE_reg_n_0_[11]\,
      O => \FSM_onehot_STATE[12]_i_2__2_n_0\
    );
\FSM_onehot_STATE[12]_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => GOOD_CGS(1),
      I1 => GOOD_CGS(0),
      O => \FSM_onehot_STATE[12]_i_4__2_n_0\
    );
\FSM_onehot_STATE[1]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000300BB000000AA"
    )
        port map (
      I0 => \FSM_onehot_STATE_reg_n_0_[1]\,
      I1 => \FSM_onehot_STATE_reg[2]_0\,
      I2 => \^rxeven0_out\,
      I3 => S2,
      I4 => \GOOD_CGS_reg[1]_0\,
      I5 => \FSM_onehot_STATE_reg_n_0_[0]\,
      O => \FSM_onehot_STATE[1]_i_1__6_n_0\
    );
\FSM_onehot_STATE[2]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEFEFE00"
    )
        port map (
      I0 => \FSM_onehot_STATE_reg_n_0_[10]\,
      I1 => \FSM_onehot_STATE_reg_n_0_[0]\,
      I2 => p_0_in,
      I3 => \FSM_onehot_STATE_reg[2]_0\,
      I4 => \FSM_onehot_STATE_reg[2]_1\,
      I5 => \FSM_onehot_STATE[2]_i_2__2_n_0\,
      O => \FSM_onehot_STATE[2]_i_1__6_n_0\
    );
\FSM_onehot_STATE[2]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF4F44444444"
    )
        port map (
      I0 => \GOOD_CGS_reg[1]_0\,
      I1 => \FSM_onehot_STATE_reg_n_0_[2]\,
      I2 => \FSM_onehot_STATE[2]_i_3__2_n_0\,
      I3 => \FSM_onehot_STATE_reg_n_0_[1]\,
      I4 => \FSM_onehot_STATE_reg_n_0_[4]\,
      I5 => \FSM_onehot_STATE_reg[2]_1\,
      O => \FSM_onehot_STATE[2]_i_2__2_n_0\
    );
\FSM_onehot_STATE[2]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_1_in,
      I1 => \FSM_onehot_STATE_reg_n_0_[5]\,
      O => \FSM_onehot_STATE[2]_i_3__2_n_0\
    );
\FSM_onehot_STATE[3]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \FSM_onehot_STATE_reg_n_0_[1]\,
      I1 => \^rxeven0_out\,
      I2 => S2,
      I3 => \GOOD_CGS_reg[1]_0\,
      O => \FSM_onehot_STATE[3]_i_1__5_n_0\
    );
\FSM_onehot_STATE[4]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000010FF00001050"
    )
        port map (
      I0 => \FSM_onehot_STATE_reg[2]_0\,
      I1 => \^rxeven0_out\,
      I2 => \FSM_onehot_STATE_reg_n_0_[10]\,
      I3 => \GOOD_CGS_reg[1]_0\,
      I4 => S2,
      I5 => \FSM_onehot_STATE_reg_n_0_[4]\,
      O => \FSM_onehot_STATE[4]_i_1__5_n_0\
    );
\FSM_onehot_STATE[5]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54554444"
    )
        port map (
      I0 => \FSM_onehot_STATE_reg[2]_1\,
      I1 => p_1_in,
      I2 => GOOD_CGS(0),
      I3 => GOOD_CGS(1),
      I4 => \FSM_onehot_STATE_reg_n_0_[5]\,
      O => \FSM_onehot_STATE[5]_i_1__2_n_0\
    );
\FSM_onehot_STATE[6]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF0040404040"
    )
        port map (
      I0 => GOOD_CGS(0),
      I1 => GOOD_CGS(1),
      I2 => \FSM_onehot_STATE_reg_n_0_[5]\,
      I3 => \FSM_onehot_STATE_reg_n_0_[9]\,
      I4 => \FSM_onehot_STATE_reg_n_0_[11]\,
      I5 => \FSM_onehot_STATE_reg[2]_1\,
      O => \FSM_onehot_STATE[6]_i_1__2_n_0\
    );
\FSM_onehot_STATE[7]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \FSM_onehot_STATE_reg[2]_1\,
      I1 => \FSM_onehot_STATE_reg_n_0_[8]\,
      I2 => \FSM_onehot_STATE_reg_n_0_[6]\,
      O => \FSM_onehot_STATE[7]_i_1__2_n_0\
    );
\FSM_onehot_STATE[8]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54554444"
    )
        port map (
      I0 => \FSM_onehot_STATE_reg[2]_1\,
      I1 => \FSM_onehot_STATE_reg_n_0_[6]\,
      I2 => GOOD_CGS(0),
      I3 => GOOD_CGS(1),
      I4 => \FSM_onehot_STATE_reg_n_0_[8]\,
      O => \FSM_onehot_STATE[8]_i_1__6_n_0\
    );
\FSM_onehot_STATE[9]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8B888888"
    )
        port map (
      I0 => \FSM_onehot_STATE_reg_n_0_[12]\,
      I1 => \FSM_onehot_STATE_reg[2]_1\,
      I2 => GOOD_CGS(0),
      I3 => GOOD_CGS(1),
      I4 => \FSM_onehot_STATE_reg_n_0_[8]\,
      O => \FSM_onehot_STATE[9]_i_1__6_n_0\
    );
\FSM_onehot_STATE_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_STATE[0]_i_1__2_n_0\,
      Q => \FSM_onehot_STATE_reg_n_0_[0]\,
      R => \FSM_onehot_STATE[12]_i_1__2_n_0\
    );
\FSM_onehot_STATE_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_STATE[10]_i_1__2_n_0\,
      Q => \FSM_onehot_STATE_reg_n_0_[10]\,
      R => \FSM_onehot_STATE[12]_i_1__2_n_0\
    );
\FSM_onehot_STATE_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_STATE[11]_i_1__2_n_0\,
      Q => \FSM_onehot_STATE_reg_n_0_[11]\,
      R => \FSM_onehot_STATE[12]_i_1__2_n_0\
    );
\FSM_onehot_STATE_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_STATE[12]_i_2__2_n_0\,
      Q => \FSM_onehot_STATE_reg_n_0_[12]\,
      R => \FSM_onehot_STATE[12]_i_1__2_n_0\
    );
\FSM_onehot_STATE_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_STATE[1]_i_1__6_n_0\,
      Q => \FSM_onehot_STATE_reg_n_0_[1]\,
      R => \FSM_onehot_STATE[12]_i_1__2_n_0\
    );
\FSM_onehot_STATE_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_STATE[2]_i_1__6_n_0\,
      Q => \FSM_onehot_STATE_reg_n_0_[2]\,
      S => \FSM_onehot_STATE[12]_i_1__2_n_0\
    );
\FSM_onehot_STATE_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_STATE[3]_i_1__5_n_0\,
      Q => p_0_in,
      R => \FSM_onehot_STATE[12]_i_1__2_n_0\
    );
\FSM_onehot_STATE_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_STATE[4]_i_1__5_n_0\,
      Q => \FSM_onehot_STATE_reg_n_0_[4]\,
      R => \FSM_onehot_STATE[12]_i_1__2_n_0\
    );
\FSM_onehot_STATE_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_STATE[5]_i_1__2_n_0\,
      Q => \FSM_onehot_STATE_reg_n_0_[5]\,
      R => \FSM_onehot_STATE[12]_i_1__2_n_0\
    );
\FSM_onehot_STATE_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_STATE[6]_i_1__2_n_0\,
      Q => \FSM_onehot_STATE_reg_n_0_[6]\,
      R => \FSM_onehot_STATE[12]_i_1__2_n_0\
    );
\FSM_onehot_STATE_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_STATE[7]_i_1__2_n_0\,
      Q => p_1_in,
      R => \FSM_onehot_STATE[12]_i_1__2_n_0\
    );
\FSM_onehot_STATE_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_STATE[8]_i_1__6_n_0\,
      Q => \FSM_onehot_STATE_reg_n_0_[8]\,
      R => \FSM_onehot_STATE[12]_i_1__2_n_0\
    );
\FSM_onehot_STATE_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_STATE[9]_i_1__6_n_0\,
      Q => \FSM_onehot_STATE_reg_n_0_[9]\,
      R => \FSM_onehot_STATE[12]_i_1__2_n_0\
    );
\GOOD_CGS[0]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => GOOD_CGS(0),
      O => \GOOD_CGS[0]_i_1__2_n_0\
    );
\GOOD_CGS[1]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \FSM_onehot_STATE_reg_n_0_[6]\,
      I1 => EVEN_reg_0,
      I2 => \FSM_onehot_STATE_reg_n_0_[9]\,
      I3 => p_1_in,
      O => \GOOD_CGS[1]_i_1__2_n_0\
    );
\GOOD_CGS[1]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001010100030303"
    )
        port map (
      I0 => \^rxeven0_out\,
      I1 => \GOOD_CGS_reg[1]_1\,
      I2 => RXNOTINTABLE_INT,
      I3 => RUNDISP_EN,
      I4 => RXDISPERR_INT,
      I5 => \GOOD_CGS_reg[1]_0\,
      O => \GOOD_CGS[1]_i_2__2_n_0\
    );
\GOOD_CGS[1]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => GOOD_CGS(1),
      I1 => GOOD_CGS(0),
      O => \GOOD_CGS[1]_i_3__2_n_0\
    );
\GOOD_CGS_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => \GOOD_CGS[1]_i_2__2_n_0\,
      D => \GOOD_CGS[0]_i_1__2_n_0\,
      Q => GOOD_CGS(0),
      R => \GOOD_CGS[1]_i_1__2_n_0\
    );
\GOOD_CGS_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => \GOOD_CGS[1]_i_2__2_n_0\,
      D => \GOOD_CGS[1]_i_3__2_n_0\,
      Q => GOOD_CGS(1),
      R => \GOOD_CGS[1]_i_1__2_n_0\
    );
\RX_RUDI_INVALID_REG_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \out\,
      I1 => \^rxsync_status\,
      O => \MGT_RESET.SRESET_reg\
    );
SIGNAL_DETECT_REG_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => SIGNAL_DETECT_MOD,
      Q => SIGNAL_DETECT_REG,
      R => '0'
    );
\SYNC_STATUS_REG_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => EVEN_reg_0,
      I1 => \^rxsync_status\,
      O => SYNC_STATUS_REG0
    );
\SYNC_STATUS_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => p_0_in,
      I1 => \FSM_onehot_STATE_reg[2]_1\,
      I2 => \FSM_onehot_STATE_reg[2]_0\,
      O => SYNC_STATUS0
    );
\SYNC_STATUS_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAA"
    )
        port map (
      I0 => \FSM_onehot_STATE_reg_n_0_[2]\,
      I1 => p_1_in,
      I2 => \FSM_onehot_STATE_reg_n_0_[5]\,
      I3 => \FSM_onehot_STATE_reg[2]_1\,
      O => \SYNC_STATUS_i_2__2_n_0\
    );
SYNC_STATUS_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => \SYNC_STATUS_i_2__2_n_0\,
      D => '0',
      Q => \^rxsync_status\,
      S => SYNC_STATUS0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity quadsgmii_0_TEST_SYNCHRONISE_159 is
  port (
    RXSYNC_STATUS : out STD_LOGIC;
    RXEVEN0_out : out STD_LOGIC;
    ENABLEALIGN : out STD_LOGIC;
    SYNC_STATUS_REG0 : out STD_LOGIC;
    \MGT_RESET.SRESET_reg\ : out STD_LOGIC;
    SIGNAL_DETECT_MOD : in STD_LOGIC;
    userclk : in STD_LOGIC;
    EVEN_reg_0 : in STD_LOGIC;
    \GOOD_CGS_reg[1]_0\ : in STD_LOGIC;
    LOOPBACK : in STD_LOGIC;
    \FSM_onehot_STATE_reg[2]_0\ : in STD_LOGIC;
    \FSM_onehot_STATE_reg[2]_1\ : in STD_LOGIC;
    \GOOD_CGS_reg[1]_1\ : in STD_LOGIC;
    RXNOTINTABLE_INT : in STD_LOGIC;
    RUNDISP_EN : in STD_LOGIC;
    RXDISPERR_INT : in STD_LOGIC;
    S2 : in STD_LOGIC;
    \out\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmii_0_TEST_SYNCHRONISE_159 : entity is "SYNCHRONISE";
end quadsgmii_0_TEST_SYNCHRONISE_159;

architecture STRUCTURE of quadsgmii_0_TEST_SYNCHRONISE_159 is
  signal \EVEN_i_1__5_n_0\ : STD_LOGIC;
  signal \FSM_onehot_STATE[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_STATE[10]_i_1__1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_STATE[11]_i_1__1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_STATE[12]_i_1__1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_STATE[12]_i_2__1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_STATE[12]_i_4__1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_STATE[1]_i_1__4_n_0\ : STD_LOGIC;
  signal \FSM_onehot_STATE[2]_i_1__4_n_0\ : STD_LOGIC;
  signal \FSM_onehot_STATE[2]_i_2__1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_STATE[2]_i_3__1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_STATE[3]_i_1__3_n_0\ : STD_LOGIC;
  signal \FSM_onehot_STATE[4]_i_1__3_n_0\ : STD_LOGIC;
  signal \FSM_onehot_STATE[5]_i_1__1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_STATE[6]_i_1__1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_STATE[7]_i_1__1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_STATE[8]_i_1__4_n_0\ : STD_LOGIC;
  signal \FSM_onehot_STATE[9]_i_1__4_n_0\ : STD_LOGIC;
  signal \FSM_onehot_STATE_reg_n_0_[0]\ : STD_LOGIC;
  signal \FSM_onehot_STATE_reg_n_0_[10]\ : STD_LOGIC;
  signal \FSM_onehot_STATE_reg_n_0_[11]\ : STD_LOGIC;
  signal \FSM_onehot_STATE_reg_n_0_[12]\ : STD_LOGIC;
  signal \FSM_onehot_STATE_reg_n_0_[1]\ : STD_LOGIC;
  signal \FSM_onehot_STATE_reg_n_0_[2]\ : STD_LOGIC;
  signal \FSM_onehot_STATE_reg_n_0_[4]\ : STD_LOGIC;
  signal \FSM_onehot_STATE_reg_n_0_[5]\ : STD_LOGIC;
  signal \FSM_onehot_STATE_reg_n_0_[6]\ : STD_LOGIC;
  signal \FSM_onehot_STATE_reg_n_0_[8]\ : STD_LOGIC;
  signal \FSM_onehot_STATE_reg_n_0_[9]\ : STD_LOGIC;
  signal GOOD_CGS : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \GOOD_CGS[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \GOOD_CGS[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \GOOD_CGS[1]_i_2__1_n_0\ : STD_LOGIC;
  signal \GOOD_CGS[1]_i_3__1_n_0\ : STD_LOGIC;
  signal \^rxeven0_out\ : STD_LOGIC;
  signal \^rxsync_status\ : STD_LOGIC;
  signal SIGNAL_DETECT_REG : STD_LOGIC;
  signal SYNC_STATUS0 : STD_LOGIC;
  signal \SYNC_STATUS_i_2__1_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \EVEN_i_1__5\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \FSM_onehot_STATE[0]_i_1__1\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \FSM_onehot_STATE[11]_i_1__1\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \FSM_onehot_STATE[12]_i_4__1\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \FSM_onehot_STATE[2]_i_3__1\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \FSM_onehot_STATE[3]_i_1__3\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \FSM_onehot_STATE[5]_i_1__1\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \FSM_onehot_STATE[7]_i_1__1\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \FSM_onehot_STATE[8]_i_1__4\ : label is "soft_lutpair237";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_STATE_reg[0]\ : label is "comma_detect_2:0000000000001,aquire_sync_2:0000000000010,aquire_sync_1:0000000010000,sync_acquired_4:0000010000000,sync_acquired_4a:0000000100000,sync_acquired_3a:0000100000000,comma_detect_1:0010000000000,loss_of_sync:0000000000100,sync_acquired_2:0001000000000,sync_acquired_3:0000001000000,sync_acquired_2a:0100000000000,sync_acquired_1:1000000000000,comma_detect_3:0000000001000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_STATE_reg[10]\ : label is "comma_detect_2:0000000000001,aquire_sync_2:0000000000010,aquire_sync_1:0000000010000,sync_acquired_4:0000010000000,sync_acquired_4a:0000000100000,sync_acquired_3a:0000100000000,comma_detect_1:0010000000000,loss_of_sync:0000000000100,sync_acquired_2:0001000000000,sync_acquired_3:0000001000000,sync_acquired_2a:0100000000000,sync_acquired_1:1000000000000,comma_detect_3:0000000001000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_STATE_reg[11]\ : label is "comma_detect_2:0000000000001,aquire_sync_2:0000000000010,aquire_sync_1:0000000010000,sync_acquired_4:0000010000000,sync_acquired_4a:0000000100000,sync_acquired_3a:0000100000000,comma_detect_1:0010000000000,loss_of_sync:0000000000100,sync_acquired_2:0001000000000,sync_acquired_3:0000001000000,sync_acquired_2a:0100000000000,sync_acquired_1:1000000000000,comma_detect_3:0000000001000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_STATE_reg[12]\ : label is "comma_detect_2:0000000000001,aquire_sync_2:0000000000010,aquire_sync_1:0000000010000,sync_acquired_4:0000010000000,sync_acquired_4a:0000000100000,sync_acquired_3a:0000100000000,comma_detect_1:0010000000000,loss_of_sync:0000000000100,sync_acquired_2:0001000000000,sync_acquired_3:0000001000000,sync_acquired_2a:0100000000000,sync_acquired_1:1000000000000,comma_detect_3:0000000001000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_STATE_reg[1]\ : label is "comma_detect_2:0000000000001,aquire_sync_2:0000000000010,aquire_sync_1:0000000010000,sync_acquired_4:0000010000000,sync_acquired_4a:0000000100000,sync_acquired_3a:0000100000000,comma_detect_1:0010000000000,loss_of_sync:0000000000100,sync_acquired_2:0001000000000,sync_acquired_3:0000001000000,sync_acquired_2a:0100000000000,sync_acquired_1:1000000000000,comma_detect_3:0000000001000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_STATE_reg[2]\ : label is "comma_detect_2:0000000000001,aquire_sync_2:0000000000010,aquire_sync_1:0000000010000,sync_acquired_4:0000010000000,sync_acquired_4a:0000000100000,sync_acquired_3a:0000100000000,comma_detect_1:0010000000000,loss_of_sync:0000000000100,sync_acquired_2:0001000000000,sync_acquired_3:0000001000000,sync_acquired_2a:0100000000000,sync_acquired_1:1000000000000,comma_detect_3:0000000001000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_STATE_reg[3]\ : label is "comma_detect_2:0000000000001,aquire_sync_2:0000000000010,aquire_sync_1:0000000010000,sync_acquired_4:0000010000000,sync_acquired_4a:0000000100000,sync_acquired_3a:0000100000000,comma_detect_1:0010000000000,loss_of_sync:0000000000100,sync_acquired_2:0001000000000,sync_acquired_3:0000001000000,sync_acquired_2a:0100000000000,sync_acquired_1:1000000000000,comma_detect_3:0000000001000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_STATE_reg[4]\ : label is "comma_detect_2:0000000000001,aquire_sync_2:0000000000010,aquire_sync_1:0000000010000,sync_acquired_4:0000010000000,sync_acquired_4a:0000000100000,sync_acquired_3a:0000100000000,comma_detect_1:0010000000000,loss_of_sync:0000000000100,sync_acquired_2:0001000000000,sync_acquired_3:0000001000000,sync_acquired_2a:0100000000000,sync_acquired_1:1000000000000,comma_detect_3:0000000001000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_STATE_reg[5]\ : label is "comma_detect_2:0000000000001,aquire_sync_2:0000000000010,aquire_sync_1:0000000010000,sync_acquired_4:0000010000000,sync_acquired_4a:0000000100000,sync_acquired_3a:0000100000000,comma_detect_1:0010000000000,loss_of_sync:0000000000100,sync_acquired_2:0001000000000,sync_acquired_3:0000001000000,sync_acquired_2a:0100000000000,sync_acquired_1:1000000000000,comma_detect_3:0000000001000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_STATE_reg[6]\ : label is "comma_detect_2:0000000000001,aquire_sync_2:0000000000010,aquire_sync_1:0000000010000,sync_acquired_4:0000010000000,sync_acquired_4a:0000000100000,sync_acquired_3a:0000100000000,comma_detect_1:0010000000000,loss_of_sync:0000000000100,sync_acquired_2:0001000000000,sync_acquired_3:0000001000000,sync_acquired_2a:0100000000000,sync_acquired_1:1000000000000,comma_detect_3:0000000001000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_STATE_reg[7]\ : label is "comma_detect_2:0000000000001,aquire_sync_2:0000000000010,aquire_sync_1:0000000010000,sync_acquired_4:0000010000000,sync_acquired_4a:0000000100000,sync_acquired_3a:0000100000000,comma_detect_1:0010000000000,loss_of_sync:0000000000100,sync_acquired_2:0001000000000,sync_acquired_3:0000001000000,sync_acquired_2a:0100000000000,sync_acquired_1:1000000000000,comma_detect_3:0000000001000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_STATE_reg[8]\ : label is "comma_detect_2:0000000000001,aquire_sync_2:0000000000010,aquire_sync_1:0000000010000,sync_acquired_4:0000010000000,sync_acquired_4a:0000000100000,sync_acquired_3a:0000100000000,comma_detect_1:0010000000000,loss_of_sync:0000000000100,sync_acquired_2:0001000000000,sync_acquired_3:0000001000000,sync_acquired_2a:0100000000000,sync_acquired_1:1000000000000,comma_detect_3:0000000001000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_STATE_reg[9]\ : label is "comma_detect_2:0000000000001,aquire_sync_2:0000000000010,aquire_sync_1:0000000010000,sync_acquired_4:0000010000000,sync_acquired_4a:0000000100000,sync_acquired_3a:0000100000000,comma_detect_1:0010000000000,loss_of_sync:0000000000100,sync_acquired_2:0001000000000,sync_acquired_3:0000001000000,sync_acquired_2a:0100000000000,sync_acquired_1:1000000000000,comma_detect_3:0000000001000";
  attribute SOFT_HLUTNM of \GOOD_CGS[0]_i_1__1\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \GOOD_CGS[1]_i_3__1\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \SYNC_STATUS_REG_i_1__1\ : label is "soft_lutpair240";
begin
  RXEVEN0_out <= \^rxeven0_out\;
  RXSYNC_STATUS <= \^rxsync_status\;
ENCOMMAALIGN_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => \SYNC_STATUS_i_2__1_n_0\,
      D => \SYNC_STATUS_i_2__1_n_0\,
      Q => ENABLEALIGN,
      R => SYNC_STATUS0
    );
\EVEN_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => \^rxsync_status\,
      I1 => \GOOD_CGS_reg[1]_0\,
      I2 => \^rxeven0_out\,
      O => \EVEN_i_1__5_n_0\
    );
EVEN_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \EVEN_i_1__5_n_0\,
      Q => \^rxeven0_out\,
      R => EVEN_reg_0
    );
\FSM_onehot_STATE[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \FSM_onehot_STATE_reg_n_0_[4]\,
      I1 => \^rxeven0_out\,
      I2 => S2,
      I3 => \GOOD_CGS_reg[1]_0\,
      O => \FSM_onehot_STATE[0]_i_1__1_n_0\
    );
\FSM_onehot_STATE[10]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \GOOD_CGS_reg[1]_0\,
      I1 => \FSM_onehot_STATE_reg_n_0_[2]\,
      O => \FSM_onehot_STATE[10]_i_1__1_n_0\
    );
\FSM_onehot_STATE[11]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54554444"
    )
        port map (
      I0 => \FSM_onehot_STATE_reg[2]_1\,
      I1 => \FSM_onehot_STATE_reg_n_0_[9]\,
      I2 => GOOD_CGS(0),
      I3 => GOOD_CGS(1),
      I4 => \FSM_onehot_STATE_reg_n_0_[11]\,
      O => \FSM_onehot_STATE[11]_i_1__1_n_0\
    );
\FSM_onehot_STATE[12]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => EVEN_reg_0,
      I1 => SIGNAL_DETECT_REG,
      I2 => LOOPBACK,
      O => \FSM_onehot_STATE[12]_i_1__1_n_0\
    );
\FSM_onehot_STATE[12]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0F0F040F040F04"
    )
        port map (
      I0 => \FSM_onehot_STATE_reg[2]_0\,
      I1 => p_0_in,
      I2 => \FSM_onehot_STATE_reg[2]_1\,
      I3 => \FSM_onehot_STATE_reg_n_0_[12]\,
      I4 => \FSM_onehot_STATE[12]_i_4__1_n_0\,
      I5 => \FSM_onehot_STATE_reg_n_0_[11]\,
      O => \FSM_onehot_STATE[12]_i_2__1_n_0\
    );
\FSM_onehot_STATE[12]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => GOOD_CGS(1),
      I1 => GOOD_CGS(0),
      O => \FSM_onehot_STATE[12]_i_4__1_n_0\
    );
\FSM_onehot_STATE[1]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000300BB000000AA"
    )
        port map (
      I0 => \FSM_onehot_STATE_reg_n_0_[1]\,
      I1 => \FSM_onehot_STATE_reg[2]_0\,
      I2 => \^rxeven0_out\,
      I3 => S2,
      I4 => \GOOD_CGS_reg[1]_0\,
      I5 => \FSM_onehot_STATE_reg_n_0_[0]\,
      O => \FSM_onehot_STATE[1]_i_1__4_n_0\
    );
\FSM_onehot_STATE[2]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEFEFE00"
    )
        port map (
      I0 => \FSM_onehot_STATE_reg_n_0_[10]\,
      I1 => \FSM_onehot_STATE_reg_n_0_[0]\,
      I2 => p_0_in,
      I3 => \FSM_onehot_STATE_reg[2]_0\,
      I4 => \FSM_onehot_STATE_reg[2]_1\,
      I5 => \FSM_onehot_STATE[2]_i_2__1_n_0\,
      O => \FSM_onehot_STATE[2]_i_1__4_n_0\
    );
\FSM_onehot_STATE[2]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF4F44444444"
    )
        port map (
      I0 => \GOOD_CGS_reg[1]_0\,
      I1 => \FSM_onehot_STATE_reg_n_0_[2]\,
      I2 => \FSM_onehot_STATE[2]_i_3__1_n_0\,
      I3 => \FSM_onehot_STATE_reg_n_0_[1]\,
      I4 => \FSM_onehot_STATE_reg_n_0_[4]\,
      I5 => \FSM_onehot_STATE_reg[2]_1\,
      O => \FSM_onehot_STATE[2]_i_2__1_n_0\
    );
\FSM_onehot_STATE[2]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_1_in,
      I1 => \FSM_onehot_STATE_reg_n_0_[5]\,
      O => \FSM_onehot_STATE[2]_i_3__1_n_0\
    );
\FSM_onehot_STATE[3]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \FSM_onehot_STATE_reg_n_0_[1]\,
      I1 => \^rxeven0_out\,
      I2 => S2,
      I3 => \GOOD_CGS_reg[1]_0\,
      O => \FSM_onehot_STATE[3]_i_1__3_n_0\
    );
\FSM_onehot_STATE[4]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000010FF00001050"
    )
        port map (
      I0 => \FSM_onehot_STATE_reg[2]_0\,
      I1 => \^rxeven0_out\,
      I2 => \FSM_onehot_STATE_reg_n_0_[10]\,
      I3 => \GOOD_CGS_reg[1]_0\,
      I4 => S2,
      I5 => \FSM_onehot_STATE_reg_n_0_[4]\,
      O => \FSM_onehot_STATE[4]_i_1__3_n_0\
    );
\FSM_onehot_STATE[5]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54554444"
    )
        port map (
      I0 => \FSM_onehot_STATE_reg[2]_1\,
      I1 => p_1_in,
      I2 => GOOD_CGS(0),
      I3 => GOOD_CGS(1),
      I4 => \FSM_onehot_STATE_reg_n_0_[5]\,
      O => \FSM_onehot_STATE[5]_i_1__1_n_0\
    );
\FSM_onehot_STATE[6]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF0040404040"
    )
        port map (
      I0 => GOOD_CGS(0),
      I1 => GOOD_CGS(1),
      I2 => \FSM_onehot_STATE_reg_n_0_[5]\,
      I3 => \FSM_onehot_STATE_reg_n_0_[9]\,
      I4 => \FSM_onehot_STATE_reg_n_0_[11]\,
      I5 => \FSM_onehot_STATE_reg[2]_1\,
      O => \FSM_onehot_STATE[6]_i_1__1_n_0\
    );
\FSM_onehot_STATE[7]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \FSM_onehot_STATE_reg[2]_1\,
      I1 => \FSM_onehot_STATE_reg_n_0_[8]\,
      I2 => \FSM_onehot_STATE_reg_n_0_[6]\,
      O => \FSM_onehot_STATE[7]_i_1__1_n_0\
    );
\FSM_onehot_STATE[8]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54554444"
    )
        port map (
      I0 => \FSM_onehot_STATE_reg[2]_1\,
      I1 => \FSM_onehot_STATE_reg_n_0_[6]\,
      I2 => GOOD_CGS(0),
      I3 => GOOD_CGS(1),
      I4 => \FSM_onehot_STATE_reg_n_0_[8]\,
      O => \FSM_onehot_STATE[8]_i_1__4_n_0\
    );
\FSM_onehot_STATE[9]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8B888888"
    )
        port map (
      I0 => \FSM_onehot_STATE_reg_n_0_[12]\,
      I1 => \FSM_onehot_STATE_reg[2]_1\,
      I2 => GOOD_CGS(0),
      I3 => GOOD_CGS(1),
      I4 => \FSM_onehot_STATE_reg_n_0_[8]\,
      O => \FSM_onehot_STATE[9]_i_1__4_n_0\
    );
\FSM_onehot_STATE_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_STATE[0]_i_1__1_n_0\,
      Q => \FSM_onehot_STATE_reg_n_0_[0]\,
      R => \FSM_onehot_STATE[12]_i_1__1_n_0\
    );
\FSM_onehot_STATE_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_STATE[10]_i_1__1_n_0\,
      Q => \FSM_onehot_STATE_reg_n_0_[10]\,
      R => \FSM_onehot_STATE[12]_i_1__1_n_0\
    );
\FSM_onehot_STATE_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_STATE[11]_i_1__1_n_0\,
      Q => \FSM_onehot_STATE_reg_n_0_[11]\,
      R => \FSM_onehot_STATE[12]_i_1__1_n_0\
    );
\FSM_onehot_STATE_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_STATE[12]_i_2__1_n_0\,
      Q => \FSM_onehot_STATE_reg_n_0_[12]\,
      R => \FSM_onehot_STATE[12]_i_1__1_n_0\
    );
\FSM_onehot_STATE_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_STATE[1]_i_1__4_n_0\,
      Q => \FSM_onehot_STATE_reg_n_0_[1]\,
      R => \FSM_onehot_STATE[12]_i_1__1_n_0\
    );
\FSM_onehot_STATE_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_STATE[2]_i_1__4_n_0\,
      Q => \FSM_onehot_STATE_reg_n_0_[2]\,
      S => \FSM_onehot_STATE[12]_i_1__1_n_0\
    );
\FSM_onehot_STATE_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_STATE[3]_i_1__3_n_0\,
      Q => p_0_in,
      R => \FSM_onehot_STATE[12]_i_1__1_n_0\
    );
\FSM_onehot_STATE_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_STATE[4]_i_1__3_n_0\,
      Q => \FSM_onehot_STATE_reg_n_0_[4]\,
      R => \FSM_onehot_STATE[12]_i_1__1_n_0\
    );
\FSM_onehot_STATE_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_STATE[5]_i_1__1_n_0\,
      Q => \FSM_onehot_STATE_reg_n_0_[5]\,
      R => \FSM_onehot_STATE[12]_i_1__1_n_0\
    );
\FSM_onehot_STATE_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_STATE[6]_i_1__1_n_0\,
      Q => \FSM_onehot_STATE_reg_n_0_[6]\,
      R => \FSM_onehot_STATE[12]_i_1__1_n_0\
    );
\FSM_onehot_STATE_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_STATE[7]_i_1__1_n_0\,
      Q => p_1_in,
      R => \FSM_onehot_STATE[12]_i_1__1_n_0\
    );
\FSM_onehot_STATE_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_STATE[8]_i_1__4_n_0\,
      Q => \FSM_onehot_STATE_reg_n_0_[8]\,
      R => \FSM_onehot_STATE[12]_i_1__1_n_0\
    );
\FSM_onehot_STATE_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_STATE[9]_i_1__4_n_0\,
      Q => \FSM_onehot_STATE_reg_n_0_[9]\,
      R => \FSM_onehot_STATE[12]_i_1__1_n_0\
    );
\GOOD_CGS[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => GOOD_CGS(0),
      O => \GOOD_CGS[0]_i_1__1_n_0\
    );
\GOOD_CGS[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \FSM_onehot_STATE_reg_n_0_[6]\,
      I1 => EVEN_reg_0,
      I2 => \FSM_onehot_STATE_reg_n_0_[9]\,
      I3 => p_1_in,
      O => \GOOD_CGS[1]_i_1__1_n_0\
    );
\GOOD_CGS[1]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001010100030303"
    )
        port map (
      I0 => \^rxeven0_out\,
      I1 => \GOOD_CGS_reg[1]_1\,
      I2 => RXNOTINTABLE_INT,
      I3 => RUNDISP_EN,
      I4 => RXDISPERR_INT,
      I5 => \GOOD_CGS_reg[1]_0\,
      O => \GOOD_CGS[1]_i_2__1_n_0\
    );
\GOOD_CGS[1]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => GOOD_CGS(1),
      I1 => GOOD_CGS(0),
      O => \GOOD_CGS[1]_i_3__1_n_0\
    );
\GOOD_CGS_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => \GOOD_CGS[1]_i_2__1_n_0\,
      D => \GOOD_CGS[0]_i_1__1_n_0\,
      Q => GOOD_CGS(0),
      R => \GOOD_CGS[1]_i_1__1_n_0\
    );
\GOOD_CGS_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => \GOOD_CGS[1]_i_2__1_n_0\,
      D => \GOOD_CGS[1]_i_3__1_n_0\,
      Q => GOOD_CGS(1),
      R => \GOOD_CGS[1]_i_1__1_n_0\
    );
\RX_RUDI_INVALID_REG_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \out\,
      I1 => \^rxsync_status\,
      O => \MGT_RESET.SRESET_reg\
    );
SIGNAL_DETECT_REG_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => SIGNAL_DETECT_MOD,
      Q => SIGNAL_DETECT_REG,
      R => '0'
    );
\SYNC_STATUS_REG_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => EVEN_reg_0,
      I1 => \^rxsync_status\,
      O => SYNC_STATUS_REG0
    );
\SYNC_STATUS_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => p_0_in,
      I1 => \FSM_onehot_STATE_reg[2]_1\,
      I2 => \FSM_onehot_STATE_reg[2]_0\,
      O => SYNC_STATUS0
    );
\SYNC_STATUS_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAA"
    )
        port map (
      I0 => \FSM_onehot_STATE_reg_n_0_[2]\,
      I1 => p_1_in,
      I2 => \FSM_onehot_STATE_reg_n_0_[5]\,
      I3 => \FSM_onehot_STATE_reg[2]_1\,
      O => \SYNC_STATUS_i_2__1_n_0\
    );
SYNC_STATUS_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => \SYNC_STATUS_i_2__1_n_0\,
      D => '0',
      Q => \^rxsync_status\,
      S => SYNC_STATUS0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity quadsgmii_0_TEST_SYNCHRONISE_171 is
  port (
    RXSYNC_STATUS : out STD_LOGIC;
    RXEVEN0_out : out STD_LOGIC;
    ENABLEALIGN : out STD_LOGIC;
    SYNC_STATUS_REG0 : out STD_LOGIC;
    \MGT_RESET.SRESET_reg\ : out STD_LOGIC;
    SIGNAL_DETECT_MOD : in STD_LOGIC;
    userclk : in STD_LOGIC;
    EVEN_reg_0 : in STD_LOGIC;
    \GOOD_CGS_reg[1]_0\ : in STD_LOGIC;
    LOOPBACK : in STD_LOGIC;
    \FSM_onehot_STATE_reg[2]_0\ : in STD_LOGIC;
    \FSM_onehot_STATE_reg[2]_1\ : in STD_LOGIC;
    \GOOD_CGS_reg[1]_1\ : in STD_LOGIC;
    RXNOTINTABLE_INT : in STD_LOGIC;
    RUNDISP_EN : in STD_LOGIC;
    RXDISPERR_INT : in STD_LOGIC;
    S2 : in STD_LOGIC;
    \out\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmii_0_TEST_SYNCHRONISE_171 : entity is "SYNCHRONISE";
end quadsgmii_0_TEST_SYNCHRONISE_171;

architecture STRUCTURE of quadsgmii_0_TEST_SYNCHRONISE_171 is
  signal \EVEN_i_1__4_n_0\ : STD_LOGIC;
  signal \FSM_onehot_STATE[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_STATE[10]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_STATE[11]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_STATE[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_STATE[12]_i_2__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_STATE[12]_i_4__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_STATE[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_STATE[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_STATE[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_STATE[2]_i_3__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_STATE[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_STATE[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_STATE[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_STATE[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_STATE[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_STATE[8]_i_1__2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_STATE[9]_i_1__2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_STATE_reg_n_0_[0]\ : STD_LOGIC;
  signal \FSM_onehot_STATE_reg_n_0_[10]\ : STD_LOGIC;
  signal \FSM_onehot_STATE_reg_n_0_[11]\ : STD_LOGIC;
  signal \FSM_onehot_STATE_reg_n_0_[12]\ : STD_LOGIC;
  signal \FSM_onehot_STATE_reg_n_0_[1]\ : STD_LOGIC;
  signal \FSM_onehot_STATE_reg_n_0_[2]\ : STD_LOGIC;
  signal \FSM_onehot_STATE_reg_n_0_[4]\ : STD_LOGIC;
  signal \FSM_onehot_STATE_reg_n_0_[5]\ : STD_LOGIC;
  signal \FSM_onehot_STATE_reg_n_0_[6]\ : STD_LOGIC;
  signal \FSM_onehot_STATE_reg_n_0_[8]\ : STD_LOGIC;
  signal \FSM_onehot_STATE_reg_n_0_[9]\ : STD_LOGIC;
  signal GOOD_CGS : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \GOOD_CGS[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \GOOD_CGS[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \GOOD_CGS[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \GOOD_CGS[1]_i_3__0_n_0\ : STD_LOGIC;
  signal \^rxeven0_out\ : STD_LOGIC;
  signal \^rxsync_status\ : STD_LOGIC;
  signal SIGNAL_DETECT_REG : STD_LOGIC;
  signal SYNC_STATUS0 : STD_LOGIC;
  signal \SYNC_STATUS_i_2__0_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \EVEN_i_1__4\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \FSM_onehot_STATE[0]_i_1__0\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \FSM_onehot_STATE[11]_i_1__0\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \FSM_onehot_STATE[12]_i_4__0\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \FSM_onehot_STATE[2]_i_3__0\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \FSM_onehot_STATE[3]_i_1__1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \FSM_onehot_STATE[5]_i_1__0\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \FSM_onehot_STATE[7]_i_1__0\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \FSM_onehot_STATE[8]_i_1__2\ : label is "soft_lutpair157";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_STATE_reg[0]\ : label is "comma_detect_2:0000000000001,aquire_sync_2:0000000000010,aquire_sync_1:0000000010000,sync_acquired_4:0000010000000,sync_acquired_4a:0000000100000,sync_acquired_3a:0000100000000,comma_detect_1:0010000000000,loss_of_sync:0000000000100,sync_acquired_2:0001000000000,sync_acquired_3:0000001000000,sync_acquired_2a:0100000000000,sync_acquired_1:1000000000000,comma_detect_3:0000000001000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_STATE_reg[10]\ : label is "comma_detect_2:0000000000001,aquire_sync_2:0000000000010,aquire_sync_1:0000000010000,sync_acquired_4:0000010000000,sync_acquired_4a:0000000100000,sync_acquired_3a:0000100000000,comma_detect_1:0010000000000,loss_of_sync:0000000000100,sync_acquired_2:0001000000000,sync_acquired_3:0000001000000,sync_acquired_2a:0100000000000,sync_acquired_1:1000000000000,comma_detect_3:0000000001000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_STATE_reg[11]\ : label is "comma_detect_2:0000000000001,aquire_sync_2:0000000000010,aquire_sync_1:0000000010000,sync_acquired_4:0000010000000,sync_acquired_4a:0000000100000,sync_acquired_3a:0000100000000,comma_detect_1:0010000000000,loss_of_sync:0000000000100,sync_acquired_2:0001000000000,sync_acquired_3:0000001000000,sync_acquired_2a:0100000000000,sync_acquired_1:1000000000000,comma_detect_3:0000000001000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_STATE_reg[12]\ : label is "comma_detect_2:0000000000001,aquire_sync_2:0000000000010,aquire_sync_1:0000000010000,sync_acquired_4:0000010000000,sync_acquired_4a:0000000100000,sync_acquired_3a:0000100000000,comma_detect_1:0010000000000,loss_of_sync:0000000000100,sync_acquired_2:0001000000000,sync_acquired_3:0000001000000,sync_acquired_2a:0100000000000,sync_acquired_1:1000000000000,comma_detect_3:0000000001000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_STATE_reg[1]\ : label is "comma_detect_2:0000000000001,aquire_sync_2:0000000000010,aquire_sync_1:0000000010000,sync_acquired_4:0000010000000,sync_acquired_4a:0000000100000,sync_acquired_3a:0000100000000,comma_detect_1:0010000000000,loss_of_sync:0000000000100,sync_acquired_2:0001000000000,sync_acquired_3:0000001000000,sync_acquired_2a:0100000000000,sync_acquired_1:1000000000000,comma_detect_3:0000000001000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_STATE_reg[2]\ : label is "comma_detect_2:0000000000001,aquire_sync_2:0000000000010,aquire_sync_1:0000000010000,sync_acquired_4:0000010000000,sync_acquired_4a:0000000100000,sync_acquired_3a:0000100000000,comma_detect_1:0010000000000,loss_of_sync:0000000000100,sync_acquired_2:0001000000000,sync_acquired_3:0000001000000,sync_acquired_2a:0100000000000,sync_acquired_1:1000000000000,comma_detect_3:0000000001000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_STATE_reg[3]\ : label is "comma_detect_2:0000000000001,aquire_sync_2:0000000000010,aquire_sync_1:0000000010000,sync_acquired_4:0000010000000,sync_acquired_4a:0000000100000,sync_acquired_3a:0000100000000,comma_detect_1:0010000000000,loss_of_sync:0000000000100,sync_acquired_2:0001000000000,sync_acquired_3:0000001000000,sync_acquired_2a:0100000000000,sync_acquired_1:1000000000000,comma_detect_3:0000000001000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_STATE_reg[4]\ : label is "comma_detect_2:0000000000001,aquire_sync_2:0000000000010,aquire_sync_1:0000000010000,sync_acquired_4:0000010000000,sync_acquired_4a:0000000100000,sync_acquired_3a:0000100000000,comma_detect_1:0010000000000,loss_of_sync:0000000000100,sync_acquired_2:0001000000000,sync_acquired_3:0000001000000,sync_acquired_2a:0100000000000,sync_acquired_1:1000000000000,comma_detect_3:0000000001000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_STATE_reg[5]\ : label is "comma_detect_2:0000000000001,aquire_sync_2:0000000000010,aquire_sync_1:0000000010000,sync_acquired_4:0000010000000,sync_acquired_4a:0000000100000,sync_acquired_3a:0000100000000,comma_detect_1:0010000000000,loss_of_sync:0000000000100,sync_acquired_2:0001000000000,sync_acquired_3:0000001000000,sync_acquired_2a:0100000000000,sync_acquired_1:1000000000000,comma_detect_3:0000000001000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_STATE_reg[6]\ : label is "comma_detect_2:0000000000001,aquire_sync_2:0000000000010,aquire_sync_1:0000000010000,sync_acquired_4:0000010000000,sync_acquired_4a:0000000100000,sync_acquired_3a:0000100000000,comma_detect_1:0010000000000,loss_of_sync:0000000000100,sync_acquired_2:0001000000000,sync_acquired_3:0000001000000,sync_acquired_2a:0100000000000,sync_acquired_1:1000000000000,comma_detect_3:0000000001000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_STATE_reg[7]\ : label is "comma_detect_2:0000000000001,aquire_sync_2:0000000000010,aquire_sync_1:0000000010000,sync_acquired_4:0000010000000,sync_acquired_4a:0000000100000,sync_acquired_3a:0000100000000,comma_detect_1:0010000000000,loss_of_sync:0000000000100,sync_acquired_2:0001000000000,sync_acquired_3:0000001000000,sync_acquired_2a:0100000000000,sync_acquired_1:1000000000000,comma_detect_3:0000000001000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_STATE_reg[8]\ : label is "comma_detect_2:0000000000001,aquire_sync_2:0000000000010,aquire_sync_1:0000000010000,sync_acquired_4:0000010000000,sync_acquired_4a:0000000100000,sync_acquired_3a:0000100000000,comma_detect_1:0010000000000,loss_of_sync:0000000000100,sync_acquired_2:0001000000000,sync_acquired_3:0000001000000,sync_acquired_2a:0100000000000,sync_acquired_1:1000000000000,comma_detect_3:0000000001000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_STATE_reg[9]\ : label is "comma_detect_2:0000000000001,aquire_sync_2:0000000000010,aquire_sync_1:0000000010000,sync_acquired_4:0000010000000,sync_acquired_4a:0000000100000,sync_acquired_3a:0000100000000,comma_detect_1:0010000000000,loss_of_sync:0000000000100,sync_acquired_2:0001000000000,sync_acquired_3:0000001000000,sync_acquired_2a:0100000000000,sync_acquired_1:1000000000000,comma_detect_3:0000000001000";
  attribute SOFT_HLUTNM of \GOOD_CGS[0]_i_1__0\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \GOOD_CGS[1]_i_3__0\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \SYNC_STATUS_REG_i_1__0\ : label is "soft_lutpair160";
begin
  RXEVEN0_out <= \^rxeven0_out\;
  RXSYNC_STATUS <= \^rxsync_status\;
ENCOMMAALIGN_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => \SYNC_STATUS_i_2__0_n_0\,
      D => \SYNC_STATUS_i_2__0_n_0\,
      Q => ENABLEALIGN,
      R => SYNC_STATUS0
    );
\EVEN_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => \^rxsync_status\,
      I1 => \GOOD_CGS_reg[1]_0\,
      I2 => \^rxeven0_out\,
      O => \EVEN_i_1__4_n_0\
    );
EVEN_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \EVEN_i_1__4_n_0\,
      Q => \^rxeven0_out\,
      R => EVEN_reg_0
    );
\FSM_onehot_STATE[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \FSM_onehot_STATE_reg_n_0_[4]\,
      I1 => \^rxeven0_out\,
      I2 => S2,
      I3 => \GOOD_CGS_reg[1]_0\,
      O => \FSM_onehot_STATE[0]_i_1__0_n_0\
    );
\FSM_onehot_STATE[10]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \GOOD_CGS_reg[1]_0\,
      I1 => \FSM_onehot_STATE_reg_n_0_[2]\,
      O => \FSM_onehot_STATE[10]_i_1__0_n_0\
    );
\FSM_onehot_STATE[11]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54554444"
    )
        port map (
      I0 => \FSM_onehot_STATE_reg[2]_1\,
      I1 => \FSM_onehot_STATE_reg_n_0_[9]\,
      I2 => GOOD_CGS(0),
      I3 => GOOD_CGS(1),
      I4 => \FSM_onehot_STATE_reg_n_0_[11]\,
      O => \FSM_onehot_STATE[11]_i_1__0_n_0\
    );
\FSM_onehot_STATE[12]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => EVEN_reg_0,
      I1 => SIGNAL_DETECT_REG,
      I2 => LOOPBACK,
      O => \FSM_onehot_STATE[12]_i_1__0_n_0\
    );
\FSM_onehot_STATE[12]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0F0F040F040F04"
    )
        port map (
      I0 => \FSM_onehot_STATE_reg[2]_0\,
      I1 => p_0_in,
      I2 => \FSM_onehot_STATE_reg[2]_1\,
      I3 => \FSM_onehot_STATE_reg_n_0_[12]\,
      I4 => \FSM_onehot_STATE[12]_i_4__0_n_0\,
      I5 => \FSM_onehot_STATE_reg_n_0_[11]\,
      O => \FSM_onehot_STATE[12]_i_2__0_n_0\
    );
\FSM_onehot_STATE[12]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => GOOD_CGS(1),
      I1 => GOOD_CGS(0),
      O => \FSM_onehot_STATE[12]_i_4__0_n_0\
    );
\FSM_onehot_STATE[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000300BB000000AA"
    )
        port map (
      I0 => \FSM_onehot_STATE_reg_n_0_[1]\,
      I1 => \FSM_onehot_STATE_reg[2]_0\,
      I2 => \^rxeven0_out\,
      I3 => S2,
      I4 => \GOOD_CGS_reg[1]_0\,
      I5 => \FSM_onehot_STATE_reg_n_0_[0]\,
      O => \FSM_onehot_STATE[1]_i_1__2_n_0\
    );
\FSM_onehot_STATE[2]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEFEFE00"
    )
        port map (
      I0 => \FSM_onehot_STATE_reg_n_0_[10]\,
      I1 => \FSM_onehot_STATE_reg_n_0_[0]\,
      I2 => p_0_in,
      I3 => \FSM_onehot_STATE_reg[2]_0\,
      I4 => \FSM_onehot_STATE_reg[2]_1\,
      I5 => \FSM_onehot_STATE[2]_i_2__0_n_0\,
      O => \FSM_onehot_STATE[2]_i_1__2_n_0\
    );
\FSM_onehot_STATE[2]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF4F44444444"
    )
        port map (
      I0 => \GOOD_CGS_reg[1]_0\,
      I1 => \FSM_onehot_STATE_reg_n_0_[2]\,
      I2 => \FSM_onehot_STATE[2]_i_3__0_n_0\,
      I3 => \FSM_onehot_STATE_reg_n_0_[1]\,
      I4 => \FSM_onehot_STATE_reg_n_0_[4]\,
      I5 => \FSM_onehot_STATE_reg[2]_1\,
      O => \FSM_onehot_STATE[2]_i_2__0_n_0\
    );
\FSM_onehot_STATE[2]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_1_in,
      I1 => \FSM_onehot_STATE_reg_n_0_[5]\,
      O => \FSM_onehot_STATE[2]_i_3__0_n_0\
    );
\FSM_onehot_STATE[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \FSM_onehot_STATE_reg_n_0_[1]\,
      I1 => \^rxeven0_out\,
      I2 => S2,
      I3 => \GOOD_CGS_reg[1]_0\,
      O => \FSM_onehot_STATE[3]_i_1__1_n_0\
    );
\FSM_onehot_STATE[4]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000010FF00001050"
    )
        port map (
      I0 => \FSM_onehot_STATE_reg[2]_0\,
      I1 => \^rxeven0_out\,
      I2 => \FSM_onehot_STATE_reg_n_0_[10]\,
      I3 => \GOOD_CGS_reg[1]_0\,
      I4 => S2,
      I5 => \FSM_onehot_STATE_reg_n_0_[4]\,
      O => \FSM_onehot_STATE[4]_i_1__1_n_0\
    );
\FSM_onehot_STATE[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54554444"
    )
        port map (
      I0 => \FSM_onehot_STATE_reg[2]_1\,
      I1 => p_1_in,
      I2 => GOOD_CGS(0),
      I3 => GOOD_CGS(1),
      I4 => \FSM_onehot_STATE_reg_n_0_[5]\,
      O => \FSM_onehot_STATE[5]_i_1__0_n_0\
    );
\FSM_onehot_STATE[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF0040404040"
    )
        port map (
      I0 => GOOD_CGS(0),
      I1 => GOOD_CGS(1),
      I2 => \FSM_onehot_STATE_reg_n_0_[5]\,
      I3 => \FSM_onehot_STATE_reg_n_0_[9]\,
      I4 => \FSM_onehot_STATE_reg_n_0_[11]\,
      I5 => \FSM_onehot_STATE_reg[2]_1\,
      O => \FSM_onehot_STATE[6]_i_1__0_n_0\
    );
\FSM_onehot_STATE[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \FSM_onehot_STATE_reg[2]_1\,
      I1 => \FSM_onehot_STATE_reg_n_0_[8]\,
      I2 => \FSM_onehot_STATE_reg_n_0_[6]\,
      O => \FSM_onehot_STATE[7]_i_1__0_n_0\
    );
\FSM_onehot_STATE[8]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54554444"
    )
        port map (
      I0 => \FSM_onehot_STATE_reg[2]_1\,
      I1 => \FSM_onehot_STATE_reg_n_0_[6]\,
      I2 => GOOD_CGS(0),
      I3 => GOOD_CGS(1),
      I4 => \FSM_onehot_STATE_reg_n_0_[8]\,
      O => \FSM_onehot_STATE[8]_i_1__2_n_0\
    );
\FSM_onehot_STATE[9]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8B888888"
    )
        port map (
      I0 => \FSM_onehot_STATE_reg_n_0_[12]\,
      I1 => \FSM_onehot_STATE_reg[2]_1\,
      I2 => GOOD_CGS(0),
      I3 => GOOD_CGS(1),
      I4 => \FSM_onehot_STATE_reg_n_0_[8]\,
      O => \FSM_onehot_STATE[9]_i_1__2_n_0\
    );
\FSM_onehot_STATE_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_STATE[0]_i_1__0_n_0\,
      Q => \FSM_onehot_STATE_reg_n_0_[0]\,
      R => \FSM_onehot_STATE[12]_i_1__0_n_0\
    );
\FSM_onehot_STATE_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_STATE[10]_i_1__0_n_0\,
      Q => \FSM_onehot_STATE_reg_n_0_[10]\,
      R => \FSM_onehot_STATE[12]_i_1__0_n_0\
    );
\FSM_onehot_STATE_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_STATE[11]_i_1__0_n_0\,
      Q => \FSM_onehot_STATE_reg_n_0_[11]\,
      R => \FSM_onehot_STATE[12]_i_1__0_n_0\
    );
\FSM_onehot_STATE_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_STATE[12]_i_2__0_n_0\,
      Q => \FSM_onehot_STATE_reg_n_0_[12]\,
      R => \FSM_onehot_STATE[12]_i_1__0_n_0\
    );
\FSM_onehot_STATE_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_STATE[1]_i_1__2_n_0\,
      Q => \FSM_onehot_STATE_reg_n_0_[1]\,
      R => \FSM_onehot_STATE[12]_i_1__0_n_0\
    );
\FSM_onehot_STATE_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_STATE[2]_i_1__2_n_0\,
      Q => \FSM_onehot_STATE_reg_n_0_[2]\,
      S => \FSM_onehot_STATE[12]_i_1__0_n_0\
    );
\FSM_onehot_STATE_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_STATE[3]_i_1__1_n_0\,
      Q => p_0_in,
      R => \FSM_onehot_STATE[12]_i_1__0_n_0\
    );
\FSM_onehot_STATE_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_STATE[4]_i_1__1_n_0\,
      Q => \FSM_onehot_STATE_reg_n_0_[4]\,
      R => \FSM_onehot_STATE[12]_i_1__0_n_0\
    );
\FSM_onehot_STATE_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_STATE[5]_i_1__0_n_0\,
      Q => \FSM_onehot_STATE_reg_n_0_[5]\,
      R => \FSM_onehot_STATE[12]_i_1__0_n_0\
    );
\FSM_onehot_STATE_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_STATE[6]_i_1__0_n_0\,
      Q => \FSM_onehot_STATE_reg_n_0_[6]\,
      R => \FSM_onehot_STATE[12]_i_1__0_n_0\
    );
\FSM_onehot_STATE_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_STATE[7]_i_1__0_n_0\,
      Q => p_1_in,
      R => \FSM_onehot_STATE[12]_i_1__0_n_0\
    );
\FSM_onehot_STATE_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_STATE[8]_i_1__2_n_0\,
      Q => \FSM_onehot_STATE_reg_n_0_[8]\,
      R => \FSM_onehot_STATE[12]_i_1__0_n_0\
    );
\FSM_onehot_STATE_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_STATE[9]_i_1__2_n_0\,
      Q => \FSM_onehot_STATE_reg_n_0_[9]\,
      R => \FSM_onehot_STATE[12]_i_1__0_n_0\
    );
\GOOD_CGS[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => GOOD_CGS(0),
      O => \GOOD_CGS[0]_i_1__0_n_0\
    );
\GOOD_CGS[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \FSM_onehot_STATE_reg_n_0_[6]\,
      I1 => EVEN_reg_0,
      I2 => \FSM_onehot_STATE_reg_n_0_[9]\,
      I3 => p_1_in,
      O => \GOOD_CGS[1]_i_1__0_n_0\
    );
\GOOD_CGS[1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001010100030303"
    )
        port map (
      I0 => \^rxeven0_out\,
      I1 => \GOOD_CGS_reg[1]_1\,
      I2 => RXNOTINTABLE_INT,
      I3 => RUNDISP_EN,
      I4 => RXDISPERR_INT,
      I5 => \GOOD_CGS_reg[1]_0\,
      O => \GOOD_CGS[1]_i_2__0_n_0\
    );
\GOOD_CGS[1]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => GOOD_CGS(1),
      I1 => GOOD_CGS(0),
      O => \GOOD_CGS[1]_i_3__0_n_0\
    );
\GOOD_CGS_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => \GOOD_CGS[1]_i_2__0_n_0\,
      D => \GOOD_CGS[0]_i_1__0_n_0\,
      Q => GOOD_CGS(0),
      R => \GOOD_CGS[1]_i_1__0_n_0\
    );
\GOOD_CGS_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => \GOOD_CGS[1]_i_2__0_n_0\,
      D => \GOOD_CGS[1]_i_3__0_n_0\,
      Q => GOOD_CGS(1),
      R => \GOOD_CGS[1]_i_1__0_n_0\
    );
\RX_RUDI_INVALID_REG_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \out\,
      I1 => \^rxsync_status\,
      O => \MGT_RESET.SRESET_reg\
    );
SIGNAL_DETECT_REG_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => SIGNAL_DETECT_MOD,
      Q => SIGNAL_DETECT_REG,
      R => '0'
    );
\SYNC_STATUS_REG_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => EVEN_reg_0,
      I1 => \^rxsync_status\,
      O => SYNC_STATUS_REG0
    );
\SYNC_STATUS_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => p_0_in,
      I1 => \FSM_onehot_STATE_reg[2]_1\,
      I2 => \FSM_onehot_STATE_reg[2]_0\,
      O => SYNC_STATUS0
    );
\SYNC_STATUS_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAA"
    )
        port map (
      I0 => \FSM_onehot_STATE_reg_n_0_[2]\,
      I1 => p_1_in,
      I2 => \FSM_onehot_STATE_reg_n_0_[5]\,
      I3 => \FSM_onehot_STATE_reg[2]_1\,
      O => \SYNC_STATUS_i_2__0_n_0\
    );
SYNC_STATUS_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => \SYNC_STATUS_i_2__0_n_0\,
      D => '0',
      Q => \^rxsync_status\,
      S => SYNC_STATUS0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity quadsgmii_0_TEST_SYNCHRONISE_183 is
  port (
    RXSYNC_STATUS : out STD_LOGIC;
    RXEVEN0_out : out STD_LOGIC;
    ENCOMMAALIGN_reg_0 : out STD_LOGIC;
    SYNC_STATUS_REG0 : out STD_LOGIC;
    \MGT_RESET.SRESET_reg\ : out STD_LOGIC;
    SIGNAL_DETECT_MOD : in STD_LOGIC;
    userclk : in STD_LOGIC;
    EVEN_reg_0 : in STD_LOGIC;
    \GOOD_CGS_reg[1]_0\ : in STD_LOGIC;
    LOOPBACK : in STD_LOGIC;
    \FSM_onehot_STATE_reg[2]_0\ : in STD_LOGIC;
    \FSM_onehot_STATE_reg[2]_1\ : in STD_LOGIC;
    \GOOD_CGS_reg[1]_1\ : in STD_LOGIC;
    RXNOTINTABLE_INT : in STD_LOGIC;
    RUNDISP_EN : in STD_LOGIC;
    RXDISPERR_INT : in STD_LOGIC;
    S2 : in STD_LOGIC;
    \out\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmii_0_TEST_SYNCHRONISE_183 : entity is "SYNCHRONISE";
end quadsgmii_0_TEST_SYNCHRONISE_183;

architecture STRUCTURE of quadsgmii_0_TEST_SYNCHRONISE_183 is
  signal \EVEN_i_1__3_n_0\ : STD_LOGIC;
  signal \FSM_onehot_STATE[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_STATE[10]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_STATE[11]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_STATE[12]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_STATE[12]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_STATE[12]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_onehot_STATE[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_STATE[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_STATE[2]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_STATE[2]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_onehot_STATE[3]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_STATE[4]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_STATE[5]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_STATE[6]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_STATE[7]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_STATE[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_STATE[9]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_STATE_reg_n_0_[0]\ : STD_LOGIC;
  signal \FSM_onehot_STATE_reg_n_0_[10]\ : STD_LOGIC;
  signal \FSM_onehot_STATE_reg_n_0_[11]\ : STD_LOGIC;
  signal \FSM_onehot_STATE_reg_n_0_[12]\ : STD_LOGIC;
  signal \FSM_onehot_STATE_reg_n_0_[1]\ : STD_LOGIC;
  signal \FSM_onehot_STATE_reg_n_0_[2]\ : STD_LOGIC;
  signal \FSM_onehot_STATE_reg_n_0_[4]\ : STD_LOGIC;
  signal \FSM_onehot_STATE_reg_n_0_[5]\ : STD_LOGIC;
  signal \FSM_onehot_STATE_reg_n_0_[6]\ : STD_LOGIC;
  signal \FSM_onehot_STATE_reg_n_0_[8]\ : STD_LOGIC;
  signal \FSM_onehot_STATE_reg_n_0_[9]\ : STD_LOGIC;
  signal GOOD_CGS : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \GOOD_CGS[0]_i_1_n_0\ : STD_LOGIC;
  signal \GOOD_CGS[1]_i_1_n_0\ : STD_LOGIC;
  signal \GOOD_CGS[1]_i_2_n_0\ : STD_LOGIC;
  signal \GOOD_CGS[1]_i_3_n_0\ : STD_LOGIC;
  signal \^rxeven0_out\ : STD_LOGIC;
  signal \^rxsync_status\ : STD_LOGIC;
  signal SIGNAL_DETECT_REG : STD_LOGIC;
  signal SYNC_STATUS0 : STD_LOGIC;
  signal SYNC_STATUS_i_2_n_0 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \EVEN_i_1__3\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \FSM_onehot_STATE[0]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \FSM_onehot_STATE[11]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \FSM_onehot_STATE[12]_i_4\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \FSM_onehot_STATE[2]_i_3\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \FSM_onehot_STATE[3]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \FSM_onehot_STATE[5]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \FSM_onehot_STATE[7]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \FSM_onehot_STATE[8]_i_1__0\ : label is "soft_lutpair76";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_STATE_reg[0]\ : label is "comma_detect_2:0000000000001,aquire_sync_2:0000000000010,aquire_sync_1:0000000010000,sync_acquired_4:0000010000000,sync_acquired_4a:0000000100000,sync_acquired_3a:0000100000000,comma_detect_1:0010000000000,loss_of_sync:0000000000100,sync_acquired_2:0001000000000,sync_acquired_3:0000001000000,sync_acquired_2a:0100000000000,sync_acquired_1:1000000000000,comma_detect_3:0000000001000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_STATE_reg[10]\ : label is "comma_detect_2:0000000000001,aquire_sync_2:0000000000010,aquire_sync_1:0000000010000,sync_acquired_4:0000010000000,sync_acquired_4a:0000000100000,sync_acquired_3a:0000100000000,comma_detect_1:0010000000000,loss_of_sync:0000000000100,sync_acquired_2:0001000000000,sync_acquired_3:0000001000000,sync_acquired_2a:0100000000000,sync_acquired_1:1000000000000,comma_detect_3:0000000001000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_STATE_reg[11]\ : label is "comma_detect_2:0000000000001,aquire_sync_2:0000000000010,aquire_sync_1:0000000010000,sync_acquired_4:0000010000000,sync_acquired_4a:0000000100000,sync_acquired_3a:0000100000000,comma_detect_1:0010000000000,loss_of_sync:0000000000100,sync_acquired_2:0001000000000,sync_acquired_3:0000001000000,sync_acquired_2a:0100000000000,sync_acquired_1:1000000000000,comma_detect_3:0000000001000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_STATE_reg[12]\ : label is "comma_detect_2:0000000000001,aquire_sync_2:0000000000010,aquire_sync_1:0000000010000,sync_acquired_4:0000010000000,sync_acquired_4a:0000000100000,sync_acquired_3a:0000100000000,comma_detect_1:0010000000000,loss_of_sync:0000000000100,sync_acquired_2:0001000000000,sync_acquired_3:0000001000000,sync_acquired_2a:0100000000000,sync_acquired_1:1000000000000,comma_detect_3:0000000001000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_STATE_reg[1]\ : label is "comma_detect_2:0000000000001,aquire_sync_2:0000000000010,aquire_sync_1:0000000010000,sync_acquired_4:0000010000000,sync_acquired_4a:0000000100000,sync_acquired_3a:0000100000000,comma_detect_1:0010000000000,loss_of_sync:0000000000100,sync_acquired_2:0001000000000,sync_acquired_3:0000001000000,sync_acquired_2a:0100000000000,sync_acquired_1:1000000000000,comma_detect_3:0000000001000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_STATE_reg[2]\ : label is "comma_detect_2:0000000000001,aquire_sync_2:0000000000010,aquire_sync_1:0000000010000,sync_acquired_4:0000010000000,sync_acquired_4a:0000000100000,sync_acquired_3a:0000100000000,comma_detect_1:0010000000000,loss_of_sync:0000000000100,sync_acquired_2:0001000000000,sync_acquired_3:0000001000000,sync_acquired_2a:0100000000000,sync_acquired_1:1000000000000,comma_detect_3:0000000001000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_STATE_reg[3]\ : label is "comma_detect_2:0000000000001,aquire_sync_2:0000000000010,aquire_sync_1:0000000010000,sync_acquired_4:0000010000000,sync_acquired_4a:0000000100000,sync_acquired_3a:0000100000000,comma_detect_1:0010000000000,loss_of_sync:0000000000100,sync_acquired_2:0001000000000,sync_acquired_3:0000001000000,sync_acquired_2a:0100000000000,sync_acquired_1:1000000000000,comma_detect_3:0000000001000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_STATE_reg[4]\ : label is "comma_detect_2:0000000000001,aquire_sync_2:0000000000010,aquire_sync_1:0000000010000,sync_acquired_4:0000010000000,sync_acquired_4a:0000000100000,sync_acquired_3a:0000100000000,comma_detect_1:0010000000000,loss_of_sync:0000000000100,sync_acquired_2:0001000000000,sync_acquired_3:0000001000000,sync_acquired_2a:0100000000000,sync_acquired_1:1000000000000,comma_detect_3:0000000001000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_STATE_reg[5]\ : label is "comma_detect_2:0000000000001,aquire_sync_2:0000000000010,aquire_sync_1:0000000010000,sync_acquired_4:0000010000000,sync_acquired_4a:0000000100000,sync_acquired_3a:0000100000000,comma_detect_1:0010000000000,loss_of_sync:0000000000100,sync_acquired_2:0001000000000,sync_acquired_3:0000001000000,sync_acquired_2a:0100000000000,sync_acquired_1:1000000000000,comma_detect_3:0000000001000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_STATE_reg[6]\ : label is "comma_detect_2:0000000000001,aquire_sync_2:0000000000010,aquire_sync_1:0000000010000,sync_acquired_4:0000010000000,sync_acquired_4a:0000000100000,sync_acquired_3a:0000100000000,comma_detect_1:0010000000000,loss_of_sync:0000000000100,sync_acquired_2:0001000000000,sync_acquired_3:0000001000000,sync_acquired_2a:0100000000000,sync_acquired_1:1000000000000,comma_detect_3:0000000001000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_STATE_reg[7]\ : label is "comma_detect_2:0000000000001,aquire_sync_2:0000000000010,aquire_sync_1:0000000010000,sync_acquired_4:0000010000000,sync_acquired_4a:0000000100000,sync_acquired_3a:0000100000000,comma_detect_1:0010000000000,loss_of_sync:0000000000100,sync_acquired_2:0001000000000,sync_acquired_3:0000001000000,sync_acquired_2a:0100000000000,sync_acquired_1:1000000000000,comma_detect_3:0000000001000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_STATE_reg[8]\ : label is "comma_detect_2:0000000000001,aquire_sync_2:0000000000010,aquire_sync_1:0000000010000,sync_acquired_4:0000010000000,sync_acquired_4a:0000000100000,sync_acquired_3a:0000100000000,comma_detect_1:0010000000000,loss_of_sync:0000000000100,sync_acquired_2:0001000000000,sync_acquired_3:0000001000000,sync_acquired_2a:0100000000000,sync_acquired_1:1000000000000,comma_detect_3:0000000001000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_STATE_reg[9]\ : label is "comma_detect_2:0000000000001,aquire_sync_2:0000000000010,aquire_sync_1:0000000010000,sync_acquired_4:0000010000000,sync_acquired_4a:0000000100000,sync_acquired_3a:0000100000000,comma_detect_1:0010000000000,loss_of_sync:0000000000100,sync_acquired_2:0001000000000,sync_acquired_3:0000001000000,sync_acquired_2a:0100000000000,sync_acquired_1:1000000000000,comma_detect_3:0000000001000";
  attribute SOFT_HLUTNM of \GOOD_CGS[0]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \GOOD_CGS[1]_i_3\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of SYNC_STATUS_REG_i_1 : label is "soft_lutpair79";
begin
  RXEVEN0_out <= \^rxeven0_out\;
  RXSYNC_STATUS <= \^rxsync_status\;
ENCOMMAALIGN_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => SYNC_STATUS_i_2_n_0,
      D => SYNC_STATUS_i_2_n_0,
      Q => ENCOMMAALIGN_reg_0,
      R => SYNC_STATUS0
    );
\EVEN_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => \^rxsync_status\,
      I1 => \GOOD_CGS_reg[1]_0\,
      I2 => \^rxeven0_out\,
      O => \EVEN_i_1__3_n_0\
    );
EVEN_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \EVEN_i_1__3_n_0\,
      Q => \^rxeven0_out\,
      R => EVEN_reg_0
    );
\FSM_onehot_STATE[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \FSM_onehot_STATE_reg_n_0_[4]\,
      I1 => \^rxeven0_out\,
      I2 => S2,
      I3 => \GOOD_CGS_reg[1]_0\,
      O => \FSM_onehot_STATE[0]_i_1_n_0\
    );
\FSM_onehot_STATE[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \GOOD_CGS_reg[1]_0\,
      I1 => \FSM_onehot_STATE_reg_n_0_[2]\,
      O => \FSM_onehot_STATE[10]_i_1_n_0\
    );
\FSM_onehot_STATE[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54554444"
    )
        port map (
      I0 => \FSM_onehot_STATE_reg[2]_1\,
      I1 => \FSM_onehot_STATE_reg_n_0_[9]\,
      I2 => GOOD_CGS(0),
      I3 => GOOD_CGS(1),
      I4 => \FSM_onehot_STATE_reg_n_0_[11]\,
      O => \FSM_onehot_STATE[11]_i_1_n_0\
    );
\FSM_onehot_STATE[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => EVEN_reg_0,
      I1 => SIGNAL_DETECT_REG,
      I2 => LOOPBACK,
      O => \FSM_onehot_STATE[12]_i_1_n_0\
    );
\FSM_onehot_STATE[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0F0F040F040F04"
    )
        port map (
      I0 => \FSM_onehot_STATE_reg[2]_0\,
      I1 => p_0_in,
      I2 => \FSM_onehot_STATE_reg[2]_1\,
      I3 => \FSM_onehot_STATE_reg_n_0_[12]\,
      I4 => \FSM_onehot_STATE[12]_i_4_n_0\,
      I5 => \FSM_onehot_STATE_reg_n_0_[11]\,
      O => \FSM_onehot_STATE[12]_i_2_n_0\
    );
\FSM_onehot_STATE[12]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => GOOD_CGS(1),
      I1 => GOOD_CGS(0),
      O => \FSM_onehot_STATE[12]_i_4_n_0\
    );
\FSM_onehot_STATE[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000300BB000000AA"
    )
        port map (
      I0 => \FSM_onehot_STATE_reg_n_0_[1]\,
      I1 => \FSM_onehot_STATE_reg[2]_0\,
      I2 => \^rxeven0_out\,
      I3 => S2,
      I4 => \GOOD_CGS_reg[1]_0\,
      I5 => \FSM_onehot_STATE_reg_n_0_[0]\,
      O => \FSM_onehot_STATE[1]_i_1__0_n_0\
    );
\FSM_onehot_STATE[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEFEFE00"
    )
        port map (
      I0 => \FSM_onehot_STATE_reg_n_0_[10]\,
      I1 => \FSM_onehot_STATE_reg_n_0_[0]\,
      I2 => p_0_in,
      I3 => \FSM_onehot_STATE_reg[2]_0\,
      I4 => \FSM_onehot_STATE_reg[2]_1\,
      I5 => \FSM_onehot_STATE[2]_i_2_n_0\,
      O => \FSM_onehot_STATE[2]_i_1__0_n_0\
    );
\FSM_onehot_STATE[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF4F44444444"
    )
        port map (
      I0 => \GOOD_CGS_reg[1]_0\,
      I1 => \FSM_onehot_STATE_reg_n_0_[2]\,
      I2 => \FSM_onehot_STATE[2]_i_3_n_0\,
      I3 => \FSM_onehot_STATE_reg_n_0_[1]\,
      I4 => \FSM_onehot_STATE_reg_n_0_[4]\,
      I5 => \FSM_onehot_STATE_reg[2]_1\,
      O => \FSM_onehot_STATE[2]_i_2_n_0\
    );
\FSM_onehot_STATE[2]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_1_in,
      I1 => \FSM_onehot_STATE_reg_n_0_[5]\,
      O => \FSM_onehot_STATE[2]_i_3_n_0\
    );
\FSM_onehot_STATE[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \FSM_onehot_STATE_reg_n_0_[1]\,
      I1 => \^rxeven0_out\,
      I2 => S2,
      I3 => \GOOD_CGS_reg[1]_0\,
      O => \FSM_onehot_STATE[3]_i_1_n_0\
    );
\FSM_onehot_STATE[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000010FF00001050"
    )
        port map (
      I0 => \FSM_onehot_STATE_reg[2]_0\,
      I1 => \^rxeven0_out\,
      I2 => \FSM_onehot_STATE_reg_n_0_[10]\,
      I3 => \GOOD_CGS_reg[1]_0\,
      I4 => S2,
      I5 => \FSM_onehot_STATE_reg_n_0_[4]\,
      O => \FSM_onehot_STATE[4]_i_1_n_0\
    );
\FSM_onehot_STATE[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54554444"
    )
        port map (
      I0 => \FSM_onehot_STATE_reg[2]_1\,
      I1 => p_1_in,
      I2 => GOOD_CGS(0),
      I3 => GOOD_CGS(1),
      I4 => \FSM_onehot_STATE_reg_n_0_[5]\,
      O => \FSM_onehot_STATE[5]_i_1_n_0\
    );
\FSM_onehot_STATE[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF0040404040"
    )
        port map (
      I0 => GOOD_CGS(0),
      I1 => GOOD_CGS(1),
      I2 => \FSM_onehot_STATE_reg_n_0_[5]\,
      I3 => \FSM_onehot_STATE_reg_n_0_[9]\,
      I4 => \FSM_onehot_STATE_reg_n_0_[11]\,
      I5 => \FSM_onehot_STATE_reg[2]_1\,
      O => \FSM_onehot_STATE[6]_i_1_n_0\
    );
\FSM_onehot_STATE[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \FSM_onehot_STATE_reg[2]_1\,
      I1 => \FSM_onehot_STATE_reg_n_0_[8]\,
      I2 => \FSM_onehot_STATE_reg_n_0_[6]\,
      O => \FSM_onehot_STATE[7]_i_1_n_0\
    );
\FSM_onehot_STATE[8]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54554444"
    )
        port map (
      I0 => \FSM_onehot_STATE_reg[2]_1\,
      I1 => \FSM_onehot_STATE_reg_n_0_[6]\,
      I2 => GOOD_CGS(0),
      I3 => GOOD_CGS(1),
      I4 => \FSM_onehot_STATE_reg_n_0_[8]\,
      O => \FSM_onehot_STATE[8]_i_1__0_n_0\
    );
\FSM_onehot_STATE[9]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8B888888"
    )
        port map (
      I0 => \FSM_onehot_STATE_reg_n_0_[12]\,
      I1 => \FSM_onehot_STATE_reg[2]_1\,
      I2 => GOOD_CGS(0),
      I3 => GOOD_CGS(1),
      I4 => \FSM_onehot_STATE_reg_n_0_[8]\,
      O => \FSM_onehot_STATE[9]_i_1__0_n_0\
    );
\FSM_onehot_STATE_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_STATE[0]_i_1_n_0\,
      Q => \FSM_onehot_STATE_reg_n_0_[0]\,
      R => \FSM_onehot_STATE[12]_i_1_n_0\
    );
\FSM_onehot_STATE_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_STATE[10]_i_1_n_0\,
      Q => \FSM_onehot_STATE_reg_n_0_[10]\,
      R => \FSM_onehot_STATE[12]_i_1_n_0\
    );
\FSM_onehot_STATE_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_STATE[11]_i_1_n_0\,
      Q => \FSM_onehot_STATE_reg_n_0_[11]\,
      R => \FSM_onehot_STATE[12]_i_1_n_0\
    );
\FSM_onehot_STATE_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_STATE[12]_i_2_n_0\,
      Q => \FSM_onehot_STATE_reg_n_0_[12]\,
      R => \FSM_onehot_STATE[12]_i_1_n_0\
    );
\FSM_onehot_STATE_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_STATE[1]_i_1__0_n_0\,
      Q => \FSM_onehot_STATE_reg_n_0_[1]\,
      R => \FSM_onehot_STATE[12]_i_1_n_0\
    );
\FSM_onehot_STATE_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_STATE[2]_i_1__0_n_0\,
      Q => \FSM_onehot_STATE_reg_n_0_[2]\,
      S => \FSM_onehot_STATE[12]_i_1_n_0\
    );
\FSM_onehot_STATE_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_STATE[3]_i_1_n_0\,
      Q => p_0_in,
      R => \FSM_onehot_STATE[12]_i_1_n_0\
    );
\FSM_onehot_STATE_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_STATE[4]_i_1_n_0\,
      Q => \FSM_onehot_STATE_reg_n_0_[4]\,
      R => \FSM_onehot_STATE[12]_i_1_n_0\
    );
\FSM_onehot_STATE_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_STATE[5]_i_1_n_0\,
      Q => \FSM_onehot_STATE_reg_n_0_[5]\,
      R => \FSM_onehot_STATE[12]_i_1_n_0\
    );
\FSM_onehot_STATE_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_STATE[6]_i_1_n_0\,
      Q => \FSM_onehot_STATE_reg_n_0_[6]\,
      R => \FSM_onehot_STATE[12]_i_1_n_0\
    );
\FSM_onehot_STATE_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_STATE[7]_i_1_n_0\,
      Q => p_1_in,
      R => \FSM_onehot_STATE[12]_i_1_n_0\
    );
\FSM_onehot_STATE_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_STATE[8]_i_1__0_n_0\,
      Q => \FSM_onehot_STATE_reg_n_0_[8]\,
      R => \FSM_onehot_STATE[12]_i_1_n_0\
    );
\FSM_onehot_STATE_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_STATE[9]_i_1__0_n_0\,
      Q => \FSM_onehot_STATE_reg_n_0_[9]\,
      R => \FSM_onehot_STATE[12]_i_1_n_0\
    );
\GOOD_CGS[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => GOOD_CGS(0),
      O => \GOOD_CGS[0]_i_1_n_0\
    );
\GOOD_CGS[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \FSM_onehot_STATE_reg_n_0_[6]\,
      I1 => EVEN_reg_0,
      I2 => \FSM_onehot_STATE_reg_n_0_[9]\,
      I3 => p_1_in,
      O => \GOOD_CGS[1]_i_1_n_0\
    );
\GOOD_CGS[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001010100030303"
    )
        port map (
      I0 => \^rxeven0_out\,
      I1 => \GOOD_CGS_reg[1]_1\,
      I2 => RXNOTINTABLE_INT,
      I3 => RUNDISP_EN,
      I4 => RXDISPERR_INT,
      I5 => \GOOD_CGS_reg[1]_0\,
      O => \GOOD_CGS[1]_i_2_n_0\
    );
\GOOD_CGS[1]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => GOOD_CGS(1),
      I1 => GOOD_CGS(0),
      O => \GOOD_CGS[1]_i_3_n_0\
    );
\GOOD_CGS_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => \GOOD_CGS[1]_i_2_n_0\,
      D => \GOOD_CGS[0]_i_1_n_0\,
      Q => GOOD_CGS(0),
      R => \GOOD_CGS[1]_i_1_n_0\
    );
\GOOD_CGS_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => \GOOD_CGS[1]_i_2_n_0\,
      D => \GOOD_CGS[1]_i_3_n_0\,
      Q => GOOD_CGS(1),
      R => \GOOD_CGS[1]_i_1_n_0\
    );
RX_RUDI_INVALID_REG_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \out\,
      I1 => \^rxsync_status\,
      O => \MGT_RESET.SRESET_reg\
    );
SIGNAL_DETECT_REG_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => SIGNAL_DETECT_MOD,
      Q => SIGNAL_DETECT_REG,
      R => '0'
    );
SYNC_STATUS_REG_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => EVEN_reg_0,
      I1 => \^rxsync_status\,
      O => SYNC_STATUS_REG0
    );
SYNC_STATUS_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => p_0_in,
      I1 => \FSM_onehot_STATE_reg[2]_1\,
      I2 => \FSM_onehot_STATE_reg[2]_0\,
      O => SYNC_STATUS0
    );
SYNC_STATUS_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAA"
    )
        port map (
      I0 => \FSM_onehot_STATE_reg_n_0_[2]\,
      I1 => p_1_in,
      I2 => \FSM_onehot_STATE_reg_n_0_[5]\,
      I3 => \FSM_onehot_STATE_reg[2]_1\,
      O => SYNC_STATUS_i_2_n_0
    );
SYNC_STATUS_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => SYNC_STATUS_i_2_n_0,
      D => '0',
      Q => \^rxsync_status\,
      S => SYNC_STATUS0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity quadsgmii_0_TEST_TX is
  port (
    XMIT_CONFIG_INT : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \CODE_GRP_CNT_reg[0]_0\ : out STD_LOGIC;
    \USE_QSGMII_DATA.TXCHARISK_reg_0\ : out STD_LOGIC;
    \USE_QSGMII_DATA.TXCHARISK_reg_1\ : out STD_LOGIC;
    \USE_QSGMII_DATA.TXDATA_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \USE_QSGMII_DATA.TXDATA_reg[2]_0\ : out STD_LOGIC;
    \USE_QSGMII_DATA.TXDATA_reg[3]_0\ : out STD_LOGIC;
    \USE_QSGMII_DATA.TXDATA_reg[5]_0\ : out STD_LOGIC;
    \USE_QSGMII_DATA.TXDATA_reg[7]_1\ : out STD_LOGIC;
    TRIGGER_T_reg_0 : in STD_LOGIC;
    userclk : in STD_LOGIC;
    XMIT_CONFIG : in STD_LOGIC;
    \CODE_GRP_reg[0]_0\ : in STD_LOGIC;
    gmii_tx_er_ch3 : in STD_LOGIC;
    gmii_tx_en_ch3 : in STD_LOGIC;
    XMIT_DATA : in STD_LOGIC;
    LOOPBACK : in STD_LOGIC;
    gmii_txd_ch3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    INSERT_IDLE_reg_0 : in STD_LOGIC;
    RXCHARISK_USR : in STD_LOGIC;
    RXCHARISCOMMA_USR : in STD_LOGIC;
    RXDATA_USR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \TX_CONFIG_reg[14]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmii_0_TEST_TX : entity is "TX";
end quadsgmii_0_TEST_TX;

architecture STRUCTURE of quadsgmii_0_TEST_TX is
  signal \C1_OR_C2_i_1__2_n_0\ : STD_LOGIC;
  signal C1_OR_C2_reg_n_0 : STD_LOGIC;
  signal CODE_GRP : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal CODE_GRPISK : STD_LOGIC;
  signal \CODE_GRPISK_i_1__2_n_0\ : STD_LOGIC;
  signal \CODE_GRP[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \CODE_GRP[0]_i_2__2_n_0\ : STD_LOGIC;
  signal \CODE_GRP[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \CODE_GRP[1]_i_2__2_n_0\ : STD_LOGIC;
  signal \CODE_GRP[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \CODE_GRP[2]_i_2__2_n_0\ : STD_LOGIC;
  signal \CODE_GRP[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \CODE_GRP[3]_i_2__2_n_0\ : STD_LOGIC;
  signal \CODE_GRP[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \CODE_GRP[5]_i_1__2_n_0\ : STD_LOGIC;
  signal \CODE_GRP[6]_i_2__2_n_0\ : STD_LOGIC;
  signal \CODE_GRP[7]_i_1__2_n_0\ : STD_LOGIC;
  signal \CODE_GRP[7]_i_2__2_n_0\ : STD_LOGIC;
  signal \CODE_GRP[7]_i_3__2_n_0\ : STD_LOGIC;
  signal \CODE_GRP[7]_i_4__2_n_0\ : STD_LOGIC;
  signal \CODE_GRP_CNT_reg_n_0_[1]\ : STD_LOGIC;
  signal CONFIG_DATA : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \CONFIG_DATA_reg_n_0_[0]\ : STD_LOGIC;
  signal \CONFIG_DATA_reg_n_0_[1]\ : STD_LOGIC;
  signal \CONFIG_DATA_reg_n_0_[3]\ : STD_LOGIC;
  signal \CONFIG_DATA_reg_n_0_[5]\ : STD_LOGIC;
  signal \CONFIG_DATA_reg_n_0_[6]\ : STD_LOGIC;
  signal \CONFIG_DATA_reg_n_0_[7]\ : STD_LOGIC;
  signal \INSERT_IDLE_i_1__2_n_0\ : STD_LOGIC;
  signal INSERT_IDLE_reg_n_0 : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal R : STD_LOGIC;
  signal \R_i_1__6_n_0\ : STD_LOGIC;
  signal S : STD_LOGIC;
  signal S0 : STD_LOGIC;
  signal T : STD_LOGIC;
  signal T0 : STD_LOGIC;
  signal TRIGGER_S : STD_LOGIC;
  signal TRIGGER_S0 : STD_LOGIC;
  signal TRIGGER_T : STD_LOGIC;
  signal TXCHARISK_INT : STD_LOGIC;
  signal TXD_REG1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal TX_CONFIG : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal TX_EN_REG1 : STD_LOGIC;
  signal TX_ER_REG1 : STD_LOGIC;
  signal TX_PACKET : STD_LOGIC;
  signal TX_PACKET_REG1 : STD_LOGIC;
  signal \TX_PACKET_i_1__2_n_0\ : STD_LOGIC;
  signal \USE_QSGMII_DATA.TXCHARISK_i_1__2_n_0\ : STD_LOGIC;
  signal \USE_QSGMII_DATA.TXDATA[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \USE_QSGMII_DATA.TXDATA[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \USE_QSGMII_DATA.TXDATA[5]_i_1__2_n_0\ : STD_LOGIC;
  signal \USE_QSGMII_DATA.TXDATA[6]_i_1__2_n_0\ : STD_LOGIC;
  signal \USE_QSGMII_DATA.TXDATA[7]_i_1__2_n_0\ : STD_LOGIC;
  signal \USE_QSGMII_DATA.TXDATA_reg_n_0_[0]\ : STD_LOGIC;
  signal \USE_QSGMII_DATA.TXDATA_reg_n_0_[1]\ : STD_LOGIC;
  signal \USE_QSGMII_DATA.TXDATA_reg_n_0_[2]\ : STD_LOGIC;
  signal \USE_QSGMII_DATA.TXDATA_reg_n_0_[3]\ : STD_LOGIC;
  signal \USE_QSGMII_DATA.TXDATA_reg_n_0_[4]\ : STD_LOGIC;
  signal \USE_QSGMII_DATA.TXDATA_reg_n_0_[5]\ : STD_LOGIC;
  signal \USE_QSGMII_DATA.TXDATA_reg_n_0_[6]\ : STD_LOGIC;
  signal \USE_QSGMII_DATA.TXDATA_reg_n_0_[7]\ : STD_LOGIC;
  signal V : STD_LOGIC;
  signal \V_i_1__2_n_0\ : STD_LOGIC;
  signal \V_i_2__2_n_0\ : STD_LOGIC;
  signal \V_i_3__2_n_0\ : STD_LOGIC;
  signal \V_i_4__2_n_0\ : STD_LOGIC;
  signal \^xmit_config_int\ : STD_LOGIC;
  signal XMIT_DATA_INT : STD_LOGIC;
  signal XMIT_DATA_INT_reg_n_0 : STD_LOGIC;
  signal p_14_in : STD_LOGIC;
  signal plusOp : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \C1_OR_C2_i_1__2\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \CODE_GRP[0]_i_2__2\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \CODE_GRP[1]_i_2__2\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \CODE_GRP[2]_i_2__2\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \CODE_GRP[3]_i_2__2\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \CODE_GRP[7]_i_3__2\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \CODE_GRP[7]_i_4__2\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \CODE_GRP_CNT[0]_i_1__2\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \CODE_GRP_CNT[1]_i_1__2\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \CONFIG_DATA[0]_i_1__2\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \CONFIG_DATA[1]_i_1__2\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \CONFIG_DATA[3]_i_1__2\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \CONFIG_DATA[5]_i_1__2\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \CONFIG_DATA[6]_i_1__2\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \CONFIG_DATA[7]_i_1__2\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \TRIGGER_S_i_1__2\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \TRIGGER_T_i_1__2\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \TX_PACKET_i_1__2\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \USE_QSGMII_DATA.TXDATA[0]_i_1__2\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \USE_QSGMII_DATA.TXDATA[6]_i_1__2\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \USE_QSGMII_DATA.TXDATA[7]_i_1__2\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISCOMMA_INT_i_1__2\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISK_INT_i_1__2\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT[0]_i_1__2\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT[1]_i_1__2\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT[2]_i_1__2\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT[3]_i_1__2\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT[4]_i_1__2\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT[5]_i_1__2\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT[6]_i_1__2\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT[7]_i_1__2\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.TXCHARISK_i_1__2\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.TXDATA[0]_i_1__2\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.TXDATA[1]_i_1__2\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.TXDATA[2]_i_1__2\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.TXDATA[4]_i_1__2\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.TXDATA[5]_i_1__2\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.TXDATA[6]_i_1__2\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.TXDATA[7]_i_2__2\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \V_i_1__2\ : label is "soft_lutpair285";
begin
  Q(0) <= \^q\(0);
  XMIT_CONFIG_INT <= \^xmit_config_int\;
\C1_OR_C2_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3F80"
    )
        port map (
      I0 => \^xmit_config_int\,
      I1 => \^q\(0),
      I2 => \CODE_GRP_CNT_reg_n_0_[1]\,
      I3 => C1_OR_C2_reg_n_0,
      O => \C1_OR_C2_i_1__2_n_0\
    );
C1_OR_C2_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \C1_OR_C2_i_1__2_n_0\,
      Q => C1_OR_C2_reg_n_0,
      R => TRIGGER_T_reg_0
    );
\CODE_GRPISK_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEAA"
    )
        port map (
      I0 => \CODE_GRP[7]_i_1__2_n_0\,
      I1 => \^q\(0),
      I2 => \CODE_GRP_CNT_reg_n_0_[1]\,
      I3 => \^xmit_config_int\,
      O => \CODE_GRPISK_i_1__2_n_0\
    );
CODE_GRPISK_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \CODE_GRPISK_i_1__2_n_0\,
      Q => CODE_GRPISK,
      R => '0'
    );
\CODE_GRP[0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF100F1"
    )
        port map (
      I0 => \CODE_GRP[0]_i_2__2_n_0\,
      I1 => V,
      I2 => S,
      I3 => \^xmit_config_int\,
      I4 => \CONFIG_DATA_reg_n_0_[0]\,
      O => \CODE_GRP[0]_i_1__2_n_0\
    );
\CODE_GRP[0]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0111"
    )
        port map (
      I0 => R,
      I1 => T,
      I2 => TXD_REG1(0),
      I3 => TX_PACKET,
      O => \CODE_GRP[0]_i_2__2_n_0\
    );
\CODE_GRP[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00FDFD"
    )
        port map (
      I0 => \CODE_GRP[1]_i_2__2_n_0\,
      I1 => S,
      I2 => V,
      I3 => \CONFIG_DATA_reg_n_0_[1]\,
      I4 => \^xmit_config_int\,
      O => \CODE_GRP[1]_i_1__2_n_0\
    );
\CODE_GRP[1]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AABF"
    )
        port map (
      I0 => T,
      I1 => TX_PACKET,
      I2 => TXD_REG1(1),
      I3 => R,
      O => \CODE_GRP[1]_i_2__2_n_0\
    );
\CODE_GRP[2]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA0000FFF3"
    )
        port map (
      I0 => \CONFIG_DATA_reg_n_0_[7]\,
      I1 => \CODE_GRP[7]_i_3__2_n_0\,
      I2 => \CODE_GRP[2]_i_2__2_n_0\,
      I3 => TXD_REG1(2),
      I4 => S,
      I5 => \^xmit_config_int\,
      O => \CODE_GRP[2]_i_1__2_n_0\
    );
\CODE_GRP[2]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => R,
      I1 => TX_PACKET,
      O => \CODE_GRP[2]_i_2__2_n_0\
    );
\CODE_GRP[3]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFD0D0D0FFD0"
    )
        port map (
      I0 => TX_PACKET,
      I1 => TXD_REG1(3),
      I2 => \CODE_GRP[7]_i_4__2_n_0\,
      I3 => \CODE_GRP[3]_i_2__2_n_0\,
      I4 => \^xmit_config_int\,
      I5 => \CONFIG_DATA_reg_n_0_[3]\,
      O => \CODE_GRP[3]_i_1__2_n_0\
    );
\CODE_GRP[3]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => INSERT_IDLE_reg_0,
      I1 => S,
      I2 => V,
      I3 => T,
      O => \CODE_GRP[3]_i_2__2_n_0\
    );
\CODE_GRP[4]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8888888"
    )
        port map (
      I0 => \CONFIG_DATA_reg_n_0_[7]\,
      I1 => \^xmit_config_int\,
      I2 => TX_PACKET,
      I3 => TXD_REG1(4),
      I4 => \CODE_GRP[7]_i_4__2_n_0\,
      O => \CODE_GRP[4]_i_1__2_n_0\
    );
\CODE_GRP[5]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8888888"
    )
        port map (
      I0 => \CONFIG_DATA_reg_n_0_[5]\,
      I1 => \^xmit_config_int\,
      I2 => TX_PACKET,
      I3 => TXD_REG1(5),
      I4 => \CODE_GRP[7]_i_4__2_n_0\,
      O => \CODE_GRP[5]_i_1__2_n_0\
    );
\CODE_GRP[6]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D000DDDD"
    )
        port map (
      I0 => \^xmit_config_int\,
      I1 => \CONFIG_DATA_reg_n_0_[6]\,
      I2 => TX_PACKET,
      I3 => TXD_REG1(6),
      I4 => \CODE_GRP[7]_i_4__2_n_0\,
      O => \CODE_GRP[6]_i_2__2_n_0\
    );
\CODE_GRP[7]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555554555555555"
    )
        port map (
      I0 => \^xmit_config_int\,
      I1 => R,
      I2 => TX_PACKET,
      I3 => INSERT_IDLE_reg_0,
      I4 => S,
      I5 => \CODE_GRP[7]_i_3__2_n_0\,
      O => \CODE_GRP[7]_i_1__2_n_0\
    );
\CODE_GRP[7]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8888888"
    )
        port map (
      I0 => \CONFIG_DATA_reg_n_0_[7]\,
      I1 => \^xmit_config_int\,
      I2 => TX_PACKET,
      I3 => TXD_REG1(7),
      I4 => \CODE_GRP[7]_i_4__2_n_0\,
      O => \CODE_GRP[7]_i_2__2_n_0\
    );
\CODE_GRP[7]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => T,
      I1 => V,
      O => \CODE_GRP[7]_i_3__2_n_0\
    );
\CODE_GRP[7]_i_4__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => V,
      I1 => S,
      I2 => \^xmit_config_int\,
      I3 => R,
      I4 => T,
      O => \CODE_GRP[7]_i_4__2_n_0\
    );
\CODE_GRP_CNT[0]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => plusOp(0)
    );
\CODE_GRP_CNT[1]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \CODE_GRP_CNT_reg_n_0_[1]\,
      O => plusOp(1)
    );
\CODE_GRP_CNT_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => userclk,
      CE => '1',
      D => plusOp(0),
      Q => \^q\(0),
      S => TRIGGER_T_reg_0
    );
\CODE_GRP_CNT_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => userclk,
      CE => '1',
      D => plusOp(1),
      Q => \CODE_GRP_CNT_reg_n_0_[1]\,
      S => TRIGGER_T_reg_0
    );
\CODE_GRP_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \CODE_GRP[0]_i_1__2_n_0\,
      Q => CODE_GRP(0),
      R => \CODE_GRP_reg[0]_0\
    );
\CODE_GRP_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \CODE_GRP[1]_i_1__2_n_0\,
      Q => CODE_GRP(1),
      R => \CODE_GRP_reg[0]_0\
    );
\CODE_GRP_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => userclk,
      CE => '1',
      D => \CODE_GRP[2]_i_1__2_n_0\,
      Q => CODE_GRP(2),
      S => \CODE_GRP_reg[0]_0\
    );
\CODE_GRP_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \CODE_GRP[3]_i_1__2_n_0\,
      Q => CODE_GRP(3),
      R => '0'
    );
\CODE_GRP_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => userclk,
      CE => '1',
      D => \CODE_GRP[4]_i_1__2_n_0\,
      Q => CODE_GRP(4),
      S => \CODE_GRP[7]_i_1__2_n_0\
    );
\CODE_GRP_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => userclk,
      CE => '1',
      D => \CODE_GRP[5]_i_1__2_n_0\,
      Q => CODE_GRP(5),
      S => \CODE_GRP[7]_i_1__2_n_0\
    );
\CODE_GRP_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \CODE_GRP[6]_i_2__2_n_0\,
      Q => CODE_GRP(6),
      R => \CODE_GRP_reg[0]_0\
    );
\CODE_GRP_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => userclk,
      CE => '1',
      D => \CODE_GRP[7]_i_2__2_n_0\,
      Q => CODE_GRP(7),
      S => \CODE_GRP[7]_i_1__2_n_0\
    );
\CONFIG_DATA[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3404"
    )
        port map (
      I0 => C1_OR_C2_reg_n_0,
      I1 => \^q\(0),
      I2 => \CODE_GRP_CNT_reg_n_0_[1]\,
      I3 => TX_CONFIG(0),
      O => CONFIG_DATA(0)
    );
\CONFIG_DATA[1]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => C1_OR_C2_reg_n_0,
      I1 => \CODE_GRP_CNT_reg_n_0_[1]\,
      I2 => \^q\(0),
      O => CONFIG_DATA(1)
    );
\CONFIG_DATA[3]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"83"
    )
        port map (
      I0 => TX_CONFIG(11),
      I1 => \CODE_GRP_CNT_reg_n_0_[1]\,
      I2 => \^q\(0),
      O => CONFIG_DATA(3)
    );
\CONFIG_DATA[5]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C707"
    )
        port map (
      I0 => C1_OR_C2_reg_n_0,
      I1 => \^q\(0),
      I2 => \CODE_GRP_CNT_reg_n_0_[1]\,
      I3 => TX_CONFIG(13),
      O => CONFIG_DATA(5)
    );
\CONFIG_DATA[6]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C808"
    )
        port map (
      I0 => C1_OR_C2_reg_n_0,
      I1 => \^q\(0),
      I2 => \CODE_GRP_CNT_reg_n_0_[1]\,
      I3 => TX_CONFIG(14),
      O => CONFIG_DATA(6)
    );
\CONFIG_DATA[7]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"13"
    )
        port map (
      I0 => \^q\(0),
      I1 => \CODE_GRP_CNT_reg_n_0_[1]\,
      I2 => C1_OR_C2_reg_n_0,
      O => CONFIG_DATA(7)
    );
\CONFIG_DATA_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => CONFIG_DATA(0),
      Q => \CONFIG_DATA_reg_n_0_[0]\,
      R => TRIGGER_T_reg_0
    );
\CONFIG_DATA_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => CONFIG_DATA(1),
      Q => \CONFIG_DATA_reg_n_0_[1]\,
      R => TRIGGER_T_reg_0
    );
\CONFIG_DATA_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => CONFIG_DATA(3),
      Q => \CONFIG_DATA_reg_n_0_[3]\,
      R => TRIGGER_T_reg_0
    );
\CONFIG_DATA_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => CONFIG_DATA(5),
      Q => \CONFIG_DATA_reg_n_0_[5]\,
      R => TRIGGER_T_reg_0
    );
\CONFIG_DATA_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => CONFIG_DATA(6),
      Q => \CONFIG_DATA_reg_n_0_[6]\,
      R => TRIGGER_T_reg_0
    );
\CONFIG_DATA_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => CONFIG_DATA(7),
      Q => \CONFIG_DATA_reg_n_0_[7]\,
      R => TRIGGER_T_reg_0
    );
\INSERT_IDLE_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF0002"
    )
        port map (
      I0 => \CODE_GRP[7]_i_3__2_n_0\,
      I1 => S,
      I2 => TX_PACKET,
      I3 => R,
      I4 => INSERT_IDLE_reg_0,
      I5 => \^xmit_config_int\,
      O => \INSERT_IDLE_i_1__2_n_0\
    );
INSERT_IDLE_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \INSERT_IDLE_i_1__2_n_0\,
      Q => INSERT_IDLE_reg_n_0,
      R => '0'
    );
\R_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDDCCCCC"
    )
        port map (
      I0 => S,
      I1 => T,
      I2 => TX_ER_REG1,
      I3 => \^q\(0),
      I4 => R,
      O => \R_i_1__6_n_0\
    );
R_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \R_i_1__6_n_0\,
      Q => R,
      R => TRIGGER_T_reg_0
    );
\S_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888A8AA8888"
    )
        port map (
      I0 => XMIT_DATA_INT_reg_n_0,
      I1 => TRIGGER_S,
      I2 => TX_ER_REG1,
      I3 => \^q\(0),
      I4 => gmii_tx_en_ch3,
      I5 => TX_EN_REG1,
      O => S0
    );
S_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => S0,
      Q => S,
      R => TRIGGER_T_reg_0
    );
\TRIGGER_S_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => TX_ER_REG1,
      I1 => \^q\(0),
      I2 => gmii_tx_en_ch3,
      I3 => TX_EN_REG1,
      O => TRIGGER_S0
    );
TRIGGER_S_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => TRIGGER_S0,
      Q => TRIGGER_S,
      R => TRIGGER_T_reg_0
    );
\TRIGGER_T_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => TX_EN_REG1,
      I1 => gmii_tx_en_ch3,
      O => p_14_in
    );
TRIGGER_T_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => p_14_in,
      Q => TRIGGER_T,
      R => TRIGGER_T_reg_0
    );
\TXD_REG1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => gmii_txd_ch3(0),
      Q => TXD_REG1(0),
      R => '0'
    );
\TXD_REG1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => gmii_txd_ch3(1),
      Q => TXD_REG1(1),
      R => '0'
    );
\TXD_REG1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => gmii_txd_ch3(2),
      Q => TXD_REG1(2),
      R => '0'
    );
\TXD_REG1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => gmii_txd_ch3(3),
      Q => TXD_REG1(3),
      R => '0'
    );
\TXD_REG1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => gmii_txd_ch3(4),
      Q => TXD_REG1(4),
      R => '0'
    );
\TXD_REG1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => gmii_txd_ch3(5),
      Q => TXD_REG1(5),
      R => '0'
    );
\TXD_REG1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => gmii_txd_ch3(6),
      Q => TXD_REG1(6),
      R => '0'
    );
\TXD_REG1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => gmii_txd_ch3(7),
      Q => TXD_REG1(7),
      R => '0'
    );
\TX_CONFIG_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => XMIT_DATA_INT,
      D => \TX_CONFIG_reg[14]_0\(0),
      Q => TX_CONFIG(0),
      R => TRIGGER_T_reg_0
    );
\TX_CONFIG_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => XMIT_DATA_INT,
      D => \TX_CONFIG_reg[14]_0\(1),
      Q => TX_CONFIG(11),
      R => TRIGGER_T_reg_0
    );
\TX_CONFIG_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => XMIT_DATA_INT,
      D => \TX_CONFIG_reg[14]_0\(2),
      Q => TX_CONFIG(13),
      R => TRIGGER_T_reg_0
    );
\TX_CONFIG_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => XMIT_DATA_INT,
      D => \TX_CONFIG_reg[14]_0\(3),
      Q => TX_CONFIG(14),
      R => TRIGGER_T_reg_0
    );
TX_EN_REG1_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => gmii_tx_en_ch3,
      Q => TX_EN_REG1,
      R => '0'
    );
TX_ER_REG1_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => gmii_tx_er_ch3,
      Q => TX_ER_REG1,
      R => '0'
    );
TX_PACKET_REG1_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => TX_PACKET,
      Q => TX_PACKET_REG1,
      R => TRIGGER_T_reg_0
    );
\TX_PACKET_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DC"
    )
        port map (
      I0 => T,
      I1 => S,
      I2 => TX_PACKET,
      O => \TX_PACKET_i_1__2_n_0\
    );
TX_PACKET_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \TX_PACKET_i_1__2_n_0\,
      Q => TX_PACKET,
      R => TRIGGER_T_reg_0
    );
\T_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888FFF88888"
    )
        port map (
      I0 => TRIGGER_T,
      I1 => V,
      I2 => S,
      I3 => TX_PACKET,
      I4 => TX_EN_REG1,
      I5 => gmii_tx_en_ch3,
      O => T0
    );
T_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => T0,
      Q => T,
      R => TRIGGER_T_reg_0
    );
\USE_QSGMII_DATA.TXCHARISK_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"002A"
    )
        port map (
      I0 => CODE_GRPISK,
      I1 => \^q\(0),
      I2 => INSERT_IDLE_reg_n_0,
      I3 => TRIGGER_T_reg_0,
      O => \USE_QSGMII_DATA.TXCHARISK_i_1__2_n_0\
    );
\USE_QSGMII_DATA.TXCHARISK_reg\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \USE_QSGMII_DATA.TXCHARISK_i_1__2_n_0\,
      Q => TXCHARISK_INT,
      R => '0'
    );
\USE_QSGMII_DATA.TXDATA[0]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => CODE_GRP(0),
      I1 => INSERT_IDLE_reg_n_0,
      I2 => \^q\(0),
      O => \USE_QSGMII_DATA.TXDATA[0]_i_1__2_n_0\
    );
\USE_QSGMII_DATA.TXDATA[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => CODE_GRP(2),
      I1 => INSERT_IDLE_reg_n_0,
      I2 => \^q\(0),
      O => \USE_QSGMII_DATA.TXDATA[2]_i_1__2_n_0\
    );
\USE_QSGMII_DATA.TXDATA[5]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => TRIGGER_T_reg_0,
      I1 => INSERT_IDLE_reg_n_0,
      I2 => \^q\(0),
      O => \USE_QSGMII_DATA.TXDATA[5]_i_1__2_n_0\
    );
\USE_QSGMII_DATA.TXDATA[6]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => CODE_GRP(6),
      I1 => INSERT_IDLE_reg_n_0,
      I2 => \^q\(0),
      O => \USE_QSGMII_DATA.TXDATA[6]_i_1__2_n_0\
    );
\USE_QSGMII_DATA.TXDATA[7]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => CODE_GRP(7),
      I1 => INSERT_IDLE_reg_n_0,
      I2 => \^q\(0),
      O => \USE_QSGMII_DATA.TXDATA[7]_i_1__2_n_0\
    );
\USE_QSGMII_DATA.TXDATA_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \USE_QSGMII_DATA.TXDATA[0]_i_1__2_n_0\,
      Q => \USE_QSGMII_DATA.TXDATA_reg_n_0_[0]\,
      R => TRIGGER_T_reg_0
    );
\USE_QSGMII_DATA.TXDATA_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => CODE_GRP(1),
      Q => \USE_QSGMII_DATA.TXDATA_reg_n_0_[1]\,
      R => \USE_QSGMII_DATA.TXDATA[5]_i_1__2_n_0\
    );
\USE_QSGMII_DATA.TXDATA_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \USE_QSGMII_DATA.TXDATA[2]_i_1__2_n_0\,
      Q => \USE_QSGMII_DATA.TXDATA_reg_n_0_[2]\,
      R => TRIGGER_T_reg_0
    );
\USE_QSGMII_DATA.TXDATA_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => CODE_GRP(3),
      Q => \USE_QSGMII_DATA.TXDATA_reg_n_0_[3]\,
      R => \USE_QSGMII_DATA.TXDATA[5]_i_1__2_n_0\
    );
\USE_QSGMII_DATA.TXDATA_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => CODE_GRP(4),
      Q => \USE_QSGMII_DATA.TXDATA_reg_n_0_[4]\,
      R => \USE_QSGMII_DATA.TXDATA[5]_i_1__2_n_0\
    );
\USE_QSGMII_DATA.TXDATA_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => CODE_GRP(5),
      Q => \USE_QSGMII_DATA.TXDATA_reg_n_0_[5]\,
      R => \USE_QSGMII_DATA.TXDATA[5]_i_1__2_n_0\
    );
\USE_QSGMII_DATA.TXDATA_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \USE_QSGMII_DATA.TXDATA[6]_i_1__2_n_0\,
      Q => \USE_QSGMII_DATA.TXDATA_reg_n_0_[6]\,
      R => TRIGGER_T_reg_0
    );
\USE_QSGMII_DATA.TXDATA_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \USE_QSGMII_DATA.TXDATA[7]_i_1__2_n_0\,
      Q => \USE_QSGMII_DATA.TXDATA_reg_n_0_[7]\,
      R => TRIGGER_T_reg_0
    );
\USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISCOMMA_INT_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => TXCHARISK_INT,
      I1 => LOOPBACK,
      I2 => RXCHARISCOMMA_USR,
      O => \USE_QSGMII_DATA.TXCHARISK_reg_1\
    );
\USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISK_INT_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => TXCHARISK_INT,
      I1 => LOOPBACK,
      I2 => RXCHARISK_USR,
      O => \USE_QSGMII_DATA.TXCHARISK_reg_0\
    );
\USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT[0]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \USE_QSGMII_DATA.TXDATA_reg_n_0_[0]\,
      I1 => LOOPBACK,
      I2 => RXDATA_USR(0),
      O => \USE_QSGMII_DATA.TXDATA_reg[7]_0\(0)
    );
\USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT[1]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \USE_QSGMII_DATA.TXDATA_reg_n_0_[1]\,
      I1 => LOOPBACK,
      I2 => RXDATA_USR(1),
      O => \USE_QSGMII_DATA.TXDATA_reg[7]_0\(1)
    );
\USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \USE_QSGMII_DATA.TXDATA_reg_n_0_[2]\,
      I1 => LOOPBACK,
      I2 => RXDATA_USR(2),
      O => \USE_QSGMII_DATA.TXDATA_reg[7]_0\(2)
    );
\USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT[3]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \USE_QSGMII_DATA.TXDATA_reg_n_0_[3]\,
      I1 => LOOPBACK,
      I2 => RXDATA_USR(3),
      O => \USE_QSGMII_DATA.TXDATA_reg[7]_0\(3)
    );
\USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT[4]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \USE_QSGMII_DATA.TXDATA_reg_n_0_[4]\,
      I1 => LOOPBACK,
      I2 => RXDATA_USR(4),
      O => \USE_QSGMII_DATA.TXDATA_reg[7]_0\(4)
    );
\USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT[5]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \USE_QSGMII_DATA.TXDATA_reg_n_0_[5]\,
      I1 => LOOPBACK,
      I2 => RXDATA_USR(5),
      O => \USE_QSGMII_DATA.TXDATA_reg[7]_0\(5)
    );
\USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT[6]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \USE_QSGMII_DATA.TXDATA_reg_n_0_[6]\,
      I1 => LOOPBACK,
      I2 => RXDATA_USR(6),
      O => \USE_QSGMII_DATA.TXDATA_reg[7]_0\(6)
    );
\USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT[7]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \USE_QSGMII_DATA.TXDATA_reg_n_0_[7]\,
      I1 => LOOPBACK,
      I2 => RXDATA_USR(7),
      O => \USE_QSGMII_DATA.TXDATA_reg[7]_0\(7)
    );
\USE_ROCKET_IO.TXCHARISK_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(0),
      I1 => LOOPBACK,
      I2 => TXCHARISK_INT,
      O => \CODE_GRP_CNT_reg[0]_0\
    );
\USE_ROCKET_IO.TXDATA[0]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \USE_QSGMII_DATA.TXDATA_reg_n_0_[0]\,
      I1 => TRIGGER_T_reg_0,
      I2 => LOOPBACK,
      O => D(0)
    );
\USE_ROCKET_IO.TXDATA[1]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \USE_QSGMII_DATA.TXDATA_reg_n_0_[1]\,
      I1 => TRIGGER_T_reg_0,
      I2 => LOOPBACK,
      O => D(1)
    );
\USE_ROCKET_IO.TXDATA[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \USE_QSGMII_DATA.TXDATA_reg_n_0_[2]\,
      I1 => TRIGGER_T_reg_0,
      I2 => LOOPBACK,
      O => \USE_QSGMII_DATA.TXDATA_reg[2]_0\
    );
\USE_ROCKET_IO.TXDATA[3]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \USE_QSGMII_DATA.TXDATA_reg_n_0_[3]\,
      I1 => TRIGGER_T_reg_0,
      I2 => LOOPBACK,
      O => \USE_QSGMII_DATA.TXDATA_reg[3]_0\
    );
\USE_ROCKET_IO.TXDATA[4]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => TRIGGER_T_reg_0,
      I1 => \USE_QSGMII_DATA.TXDATA_reg_n_0_[4]\,
      I2 => LOOPBACK,
      O => D(2)
    );
\USE_ROCKET_IO.TXDATA[5]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \USE_QSGMII_DATA.TXDATA_reg_n_0_[5]\,
      I1 => TRIGGER_T_reg_0,
      I2 => LOOPBACK,
      O => \USE_QSGMII_DATA.TXDATA_reg[5]_0\
    );
\USE_ROCKET_IO.TXDATA[6]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0074"
    )
        port map (
      I0 => \^q\(0),
      I1 => LOOPBACK,
      I2 => \USE_QSGMII_DATA.TXDATA_reg_n_0_[6]\,
      I3 => TRIGGER_T_reg_0,
      O => D(3)
    );
\USE_ROCKET_IO.TXDATA[7]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \USE_QSGMII_DATA.TXDATA_reg_n_0_[7]\,
      I1 => TRIGGER_T_reg_0,
      I2 => LOOPBACK,
      O => \USE_QSGMII_DATA.TXDATA_reg[7]_1\
    );
\V_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \V_i_2__2_n_0\,
      I1 => S,
      I2 => V,
      O => \V_i_1__2_n_0\
    );
\V_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0080AAAA"
    )
        port map (
      I0 => XMIT_DATA_INT_reg_n_0,
      I1 => TX_EN_REG1,
      I2 => TX_ER_REG1,
      I3 => TX_PACKET_REG1,
      I4 => \V_i_3__2_n_0\,
      O => \V_i_2__2_n_0\
    );
\V_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF0101FFFFFFFF"
    )
        port map (
      I0 => \V_i_4__2_n_0\,
      I1 => gmii_txd_ch3(5),
      I2 => gmii_txd_ch3(7),
      I3 => TX_PACKET,
      I4 => gmii_tx_en_ch3,
      I5 => gmii_tx_er_ch3,
      O => \V_i_3__2_n_0\
    );
\V_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDFFFFFFFFFFF"
    )
        port map (
      I0 => gmii_txd_ch3(2),
      I1 => gmii_txd_ch3(4),
      I2 => gmii_txd_ch3(3),
      I3 => gmii_txd_ch3(0),
      I4 => gmii_txd_ch3(6),
      I5 => gmii_txd_ch3(1),
      O => \V_i_4__2_n_0\
    );
V_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \V_i_1__2_n_0\,
      Q => V,
      R => TRIGGER_T_reg_0
    );
\XMIT_CONFIG_INT_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      I1 => \CODE_GRP_CNT_reg_n_0_[1]\,
      O => XMIT_DATA_INT
    );
XMIT_CONFIG_INT_reg: unisim.vcomponents.FDSE
     port map (
      C => userclk,
      CE => XMIT_DATA_INT,
      D => XMIT_CONFIG,
      Q => \^xmit_config_int\,
      S => TRIGGER_T_reg_0
    );
XMIT_DATA_INT_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => XMIT_DATA_INT,
      D => XMIT_DATA,
      Q => XMIT_DATA_INT_reg_n_0,
      R => TRIGGER_T_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity quadsgmii_0_TEST_TX_154 is
  port (
    XMIT_CONFIG_INT : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \CODE_GRP_CNT_reg[0]_0\ : out STD_LOGIC;
    \USE_QSGMII_DATA.TXCHARISK_reg_0\ : out STD_LOGIC;
    \USE_QSGMII_DATA.TXCHARISK_reg_1\ : out STD_LOGIC;
    \USE_QSGMII_DATA.TXDATA_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \USE_QSGMII_DATA.TXDATA_reg[2]_0\ : out STD_LOGIC;
    \USE_QSGMII_DATA.TXDATA_reg[3]_0\ : out STD_LOGIC;
    \USE_QSGMII_DATA.TXDATA_reg[5]_0\ : out STD_LOGIC;
    \USE_QSGMII_DATA.TXDATA_reg[7]_1\ : out STD_LOGIC;
    TRIGGER_T_reg_0 : in STD_LOGIC;
    userclk : in STD_LOGIC;
    XMIT_CONFIG : in STD_LOGIC;
    \CODE_GRP_reg[0]_0\ : in STD_LOGIC;
    gmii_tx_er_ch2 : in STD_LOGIC;
    gmii_tx_en_ch2 : in STD_LOGIC;
    XMIT_DATA : in STD_LOGIC;
    LOOPBACK : in STD_LOGIC;
    gmii_txd_ch2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    INSERT_IDLE_reg_0 : in STD_LOGIC;
    RXCHARISK_USR : in STD_LOGIC;
    RXCHARISCOMMA_USR : in STD_LOGIC;
    RXDATA_USR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \TX_CONFIG_reg[14]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmii_0_TEST_TX_154 : entity is "TX";
end quadsgmii_0_TEST_TX_154;

architecture STRUCTURE of quadsgmii_0_TEST_TX_154 is
  signal \C1_OR_C2_i_1__1_n_0\ : STD_LOGIC;
  signal C1_OR_C2_reg_n_0 : STD_LOGIC;
  signal CODE_GRP : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal CODE_GRPISK : STD_LOGIC;
  signal \CODE_GRPISK_i_1__1_n_0\ : STD_LOGIC;
  signal \CODE_GRP[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \CODE_GRP[0]_i_2__1_n_0\ : STD_LOGIC;
  signal \CODE_GRP[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \CODE_GRP[1]_i_2__1_n_0\ : STD_LOGIC;
  signal \CODE_GRP[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \CODE_GRP[2]_i_2__1_n_0\ : STD_LOGIC;
  signal \CODE_GRP[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \CODE_GRP[3]_i_2__1_n_0\ : STD_LOGIC;
  signal \CODE_GRP[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \CODE_GRP[5]_i_1__1_n_0\ : STD_LOGIC;
  signal \CODE_GRP[6]_i_2__1_n_0\ : STD_LOGIC;
  signal \CODE_GRP[7]_i_1__1_n_0\ : STD_LOGIC;
  signal \CODE_GRP[7]_i_2__1_n_0\ : STD_LOGIC;
  signal \CODE_GRP[7]_i_3__1_n_0\ : STD_LOGIC;
  signal \CODE_GRP[7]_i_4__1_n_0\ : STD_LOGIC;
  signal \CODE_GRP_CNT_reg_n_0_[1]\ : STD_LOGIC;
  signal CONFIG_DATA : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \CONFIG_DATA_reg_n_0_[0]\ : STD_LOGIC;
  signal \CONFIG_DATA_reg_n_0_[1]\ : STD_LOGIC;
  signal \CONFIG_DATA_reg_n_0_[3]\ : STD_LOGIC;
  signal \CONFIG_DATA_reg_n_0_[5]\ : STD_LOGIC;
  signal \CONFIG_DATA_reg_n_0_[6]\ : STD_LOGIC;
  signal \CONFIG_DATA_reg_n_0_[7]\ : STD_LOGIC;
  signal \INSERT_IDLE_i_1__1_n_0\ : STD_LOGIC;
  signal INSERT_IDLE_reg_n_0 : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal R : STD_LOGIC;
  signal \R_i_1__4_n_0\ : STD_LOGIC;
  signal S : STD_LOGIC;
  signal S0 : STD_LOGIC;
  signal T : STD_LOGIC;
  signal T0 : STD_LOGIC;
  signal TRIGGER_S : STD_LOGIC;
  signal TRIGGER_S0 : STD_LOGIC;
  signal TRIGGER_T : STD_LOGIC;
  signal TXCHARISK_INT : STD_LOGIC;
  signal TXD_REG1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal TX_CONFIG : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal TX_EN_REG1 : STD_LOGIC;
  signal TX_ER_REG1 : STD_LOGIC;
  signal TX_PACKET : STD_LOGIC;
  signal TX_PACKET_REG1 : STD_LOGIC;
  signal \TX_PACKET_i_1__1_n_0\ : STD_LOGIC;
  signal \USE_QSGMII_DATA.TXCHARISK_i_1__1_n_0\ : STD_LOGIC;
  signal \USE_QSGMII_DATA.TXDATA[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \USE_QSGMII_DATA.TXDATA[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \USE_QSGMII_DATA.TXDATA[5]_i_1__1_n_0\ : STD_LOGIC;
  signal \USE_QSGMII_DATA.TXDATA[6]_i_1__1_n_0\ : STD_LOGIC;
  signal \USE_QSGMII_DATA.TXDATA[7]_i_1__1_n_0\ : STD_LOGIC;
  signal \USE_QSGMII_DATA.TXDATA_reg_n_0_[0]\ : STD_LOGIC;
  signal \USE_QSGMII_DATA.TXDATA_reg_n_0_[1]\ : STD_LOGIC;
  signal \USE_QSGMII_DATA.TXDATA_reg_n_0_[2]\ : STD_LOGIC;
  signal \USE_QSGMII_DATA.TXDATA_reg_n_0_[3]\ : STD_LOGIC;
  signal \USE_QSGMII_DATA.TXDATA_reg_n_0_[4]\ : STD_LOGIC;
  signal \USE_QSGMII_DATA.TXDATA_reg_n_0_[5]\ : STD_LOGIC;
  signal \USE_QSGMII_DATA.TXDATA_reg_n_0_[6]\ : STD_LOGIC;
  signal \USE_QSGMII_DATA.TXDATA_reg_n_0_[7]\ : STD_LOGIC;
  signal V : STD_LOGIC;
  signal \V_i_1__1_n_0\ : STD_LOGIC;
  signal \V_i_2__1_n_0\ : STD_LOGIC;
  signal \V_i_3__1_n_0\ : STD_LOGIC;
  signal \V_i_4__1_n_0\ : STD_LOGIC;
  signal \^xmit_config_int\ : STD_LOGIC;
  signal XMIT_DATA_INT : STD_LOGIC;
  signal XMIT_DATA_INT_reg_n_0 : STD_LOGIC;
  signal p_14_in : STD_LOGIC;
  signal plusOp : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \C1_OR_C2_i_1__1\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \CODE_GRP[0]_i_2__1\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \CODE_GRP[1]_i_2__1\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \CODE_GRP[2]_i_2__1\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \CODE_GRP[3]_i_2__1\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \CODE_GRP[7]_i_3__1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \CODE_GRP[7]_i_4__1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \CODE_GRP_CNT[0]_i_1__1\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \CODE_GRP_CNT[1]_i_1__1\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \CONFIG_DATA[0]_i_1__1\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \CONFIG_DATA[1]_i_1__1\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \CONFIG_DATA[3]_i_1__1\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \CONFIG_DATA[5]_i_1__1\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \CONFIG_DATA[6]_i_1__1\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \CONFIG_DATA[7]_i_1__1\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \TRIGGER_S_i_1__1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \TRIGGER_T_i_1__1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \TX_PACKET_i_1__1\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \USE_QSGMII_DATA.TXDATA[0]_i_1__1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \USE_QSGMII_DATA.TXDATA[6]_i_1__1\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \USE_QSGMII_DATA.TXDATA[7]_i_1__1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISCOMMA_INT_i_1__1\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISK_INT_i_1__1\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT[0]_i_1__1\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT[1]_i_1__1\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT[2]_i_1__1\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT[3]_i_1__1\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT[4]_i_1__1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT[5]_i_1__1\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT[6]_i_1__1\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT[7]_i_1__1\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.TXCHARISK_i_1__1\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.TXDATA[0]_i_1__1\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.TXDATA[1]_i_1__1\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.TXDATA[2]_i_1__1\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.TXDATA[4]_i_1__1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.TXDATA[5]_i_1__1\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.TXDATA[6]_i_1__1\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.TXDATA[7]_i_2__1\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \V_i_1__1\ : label is "soft_lutpair205";
begin
  Q(0) <= \^q\(0);
  XMIT_CONFIG_INT <= \^xmit_config_int\;
\C1_OR_C2_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3F80"
    )
        port map (
      I0 => \^xmit_config_int\,
      I1 => \^q\(0),
      I2 => \CODE_GRP_CNT_reg_n_0_[1]\,
      I3 => C1_OR_C2_reg_n_0,
      O => \C1_OR_C2_i_1__1_n_0\
    );
C1_OR_C2_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \C1_OR_C2_i_1__1_n_0\,
      Q => C1_OR_C2_reg_n_0,
      R => TRIGGER_T_reg_0
    );
\CODE_GRPISK_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEAA"
    )
        port map (
      I0 => \CODE_GRP[7]_i_1__1_n_0\,
      I1 => \^q\(0),
      I2 => \CODE_GRP_CNT_reg_n_0_[1]\,
      I3 => \^xmit_config_int\,
      O => \CODE_GRPISK_i_1__1_n_0\
    );
CODE_GRPISK_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \CODE_GRPISK_i_1__1_n_0\,
      Q => CODE_GRPISK,
      R => '0'
    );
\CODE_GRP[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF100F1"
    )
        port map (
      I0 => \CODE_GRP[0]_i_2__1_n_0\,
      I1 => V,
      I2 => S,
      I3 => \^xmit_config_int\,
      I4 => \CONFIG_DATA_reg_n_0_[0]\,
      O => \CODE_GRP[0]_i_1__1_n_0\
    );
\CODE_GRP[0]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0111"
    )
        port map (
      I0 => R,
      I1 => T,
      I2 => TXD_REG1(0),
      I3 => TX_PACKET,
      O => \CODE_GRP[0]_i_2__1_n_0\
    );
\CODE_GRP[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00FDFD"
    )
        port map (
      I0 => \CODE_GRP[1]_i_2__1_n_0\,
      I1 => S,
      I2 => V,
      I3 => \CONFIG_DATA_reg_n_0_[1]\,
      I4 => \^xmit_config_int\,
      O => \CODE_GRP[1]_i_1__1_n_0\
    );
\CODE_GRP[1]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AABF"
    )
        port map (
      I0 => T,
      I1 => TX_PACKET,
      I2 => TXD_REG1(1),
      I3 => R,
      O => \CODE_GRP[1]_i_2__1_n_0\
    );
\CODE_GRP[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA0000FFF3"
    )
        port map (
      I0 => \CONFIG_DATA_reg_n_0_[7]\,
      I1 => \CODE_GRP[7]_i_3__1_n_0\,
      I2 => \CODE_GRP[2]_i_2__1_n_0\,
      I3 => TXD_REG1(2),
      I4 => S,
      I5 => \^xmit_config_int\,
      O => \CODE_GRP[2]_i_1__1_n_0\
    );
\CODE_GRP[2]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => R,
      I1 => TX_PACKET,
      O => \CODE_GRP[2]_i_2__1_n_0\
    );
\CODE_GRP[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFD0D0D0FFD0"
    )
        port map (
      I0 => TX_PACKET,
      I1 => TXD_REG1(3),
      I2 => \CODE_GRP[7]_i_4__1_n_0\,
      I3 => \CODE_GRP[3]_i_2__1_n_0\,
      I4 => \^xmit_config_int\,
      I5 => \CONFIG_DATA_reg_n_0_[3]\,
      O => \CODE_GRP[3]_i_1__1_n_0\
    );
\CODE_GRP[3]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => INSERT_IDLE_reg_0,
      I1 => S,
      I2 => V,
      I3 => T,
      O => \CODE_GRP[3]_i_2__1_n_0\
    );
\CODE_GRP[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8888888"
    )
        port map (
      I0 => \CONFIG_DATA_reg_n_0_[7]\,
      I1 => \^xmit_config_int\,
      I2 => TX_PACKET,
      I3 => TXD_REG1(4),
      I4 => \CODE_GRP[7]_i_4__1_n_0\,
      O => \CODE_GRP[4]_i_1__1_n_0\
    );
\CODE_GRP[5]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8888888"
    )
        port map (
      I0 => \CONFIG_DATA_reg_n_0_[5]\,
      I1 => \^xmit_config_int\,
      I2 => TX_PACKET,
      I3 => TXD_REG1(5),
      I4 => \CODE_GRP[7]_i_4__1_n_0\,
      O => \CODE_GRP[5]_i_1__1_n_0\
    );
\CODE_GRP[6]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D000DDDD"
    )
        port map (
      I0 => \^xmit_config_int\,
      I1 => \CONFIG_DATA_reg_n_0_[6]\,
      I2 => TX_PACKET,
      I3 => TXD_REG1(6),
      I4 => \CODE_GRP[7]_i_4__1_n_0\,
      O => \CODE_GRP[6]_i_2__1_n_0\
    );
\CODE_GRP[7]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555554555555555"
    )
        port map (
      I0 => \^xmit_config_int\,
      I1 => R,
      I2 => TX_PACKET,
      I3 => INSERT_IDLE_reg_0,
      I4 => S,
      I5 => \CODE_GRP[7]_i_3__1_n_0\,
      O => \CODE_GRP[7]_i_1__1_n_0\
    );
\CODE_GRP[7]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8888888"
    )
        port map (
      I0 => \CONFIG_DATA_reg_n_0_[7]\,
      I1 => \^xmit_config_int\,
      I2 => TX_PACKET,
      I3 => TXD_REG1(7),
      I4 => \CODE_GRP[7]_i_4__1_n_0\,
      O => \CODE_GRP[7]_i_2__1_n_0\
    );
\CODE_GRP[7]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => T,
      I1 => V,
      O => \CODE_GRP[7]_i_3__1_n_0\
    );
\CODE_GRP[7]_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => V,
      I1 => S,
      I2 => \^xmit_config_int\,
      I3 => R,
      I4 => T,
      O => \CODE_GRP[7]_i_4__1_n_0\
    );
\CODE_GRP_CNT[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => plusOp(0)
    );
\CODE_GRP_CNT[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \CODE_GRP_CNT_reg_n_0_[1]\,
      O => plusOp(1)
    );
\CODE_GRP_CNT_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => userclk,
      CE => '1',
      D => plusOp(0),
      Q => \^q\(0),
      S => TRIGGER_T_reg_0
    );
\CODE_GRP_CNT_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => userclk,
      CE => '1',
      D => plusOp(1),
      Q => \CODE_GRP_CNT_reg_n_0_[1]\,
      S => TRIGGER_T_reg_0
    );
\CODE_GRP_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \CODE_GRP[0]_i_1__1_n_0\,
      Q => CODE_GRP(0),
      R => \CODE_GRP_reg[0]_0\
    );
\CODE_GRP_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \CODE_GRP[1]_i_1__1_n_0\,
      Q => CODE_GRP(1),
      R => \CODE_GRP_reg[0]_0\
    );
\CODE_GRP_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => userclk,
      CE => '1',
      D => \CODE_GRP[2]_i_1__1_n_0\,
      Q => CODE_GRP(2),
      S => \CODE_GRP_reg[0]_0\
    );
\CODE_GRP_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \CODE_GRP[3]_i_1__1_n_0\,
      Q => CODE_GRP(3),
      R => '0'
    );
\CODE_GRP_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => userclk,
      CE => '1',
      D => \CODE_GRP[4]_i_1__1_n_0\,
      Q => CODE_GRP(4),
      S => \CODE_GRP[7]_i_1__1_n_0\
    );
\CODE_GRP_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => userclk,
      CE => '1',
      D => \CODE_GRP[5]_i_1__1_n_0\,
      Q => CODE_GRP(5),
      S => \CODE_GRP[7]_i_1__1_n_0\
    );
\CODE_GRP_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \CODE_GRP[6]_i_2__1_n_0\,
      Q => CODE_GRP(6),
      R => \CODE_GRP_reg[0]_0\
    );
\CODE_GRP_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => userclk,
      CE => '1',
      D => \CODE_GRP[7]_i_2__1_n_0\,
      Q => CODE_GRP(7),
      S => \CODE_GRP[7]_i_1__1_n_0\
    );
\CONFIG_DATA[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3404"
    )
        port map (
      I0 => C1_OR_C2_reg_n_0,
      I1 => \^q\(0),
      I2 => \CODE_GRP_CNT_reg_n_0_[1]\,
      I3 => TX_CONFIG(0),
      O => CONFIG_DATA(0)
    );
\CONFIG_DATA[1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => C1_OR_C2_reg_n_0,
      I1 => \CODE_GRP_CNT_reg_n_0_[1]\,
      I2 => \^q\(0),
      O => CONFIG_DATA(1)
    );
\CONFIG_DATA[3]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"83"
    )
        port map (
      I0 => TX_CONFIG(11),
      I1 => \CODE_GRP_CNT_reg_n_0_[1]\,
      I2 => \^q\(0),
      O => CONFIG_DATA(3)
    );
\CONFIG_DATA[5]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C707"
    )
        port map (
      I0 => C1_OR_C2_reg_n_0,
      I1 => \^q\(0),
      I2 => \CODE_GRP_CNT_reg_n_0_[1]\,
      I3 => TX_CONFIG(13),
      O => CONFIG_DATA(5)
    );
\CONFIG_DATA[6]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C808"
    )
        port map (
      I0 => C1_OR_C2_reg_n_0,
      I1 => \^q\(0),
      I2 => \CODE_GRP_CNT_reg_n_0_[1]\,
      I3 => TX_CONFIG(14),
      O => CONFIG_DATA(6)
    );
\CONFIG_DATA[7]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"13"
    )
        port map (
      I0 => \^q\(0),
      I1 => \CODE_GRP_CNT_reg_n_0_[1]\,
      I2 => C1_OR_C2_reg_n_0,
      O => CONFIG_DATA(7)
    );
\CONFIG_DATA_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => CONFIG_DATA(0),
      Q => \CONFIG_DATA_reg_n_0_[0]\,
      R => TRIGGER_T_reg_0
    );
\CONFIG_DATA_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => CONFIG_DATA(1),
      Q => \CONFIG_DATA_reg_n_0_[1]\,
      R => TRIGGER_T_reg_0
    );
\CONFIG_DATA_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => CONFIG_DATA(3),
      Q => \CONFIG_DATA_reg_n_0_[3]\,
      R => TRIGGER_T_reg_0
    );
\CONFIG_DATA_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => CONFIG_DATA(5),
      Q => \CONFIG_DATA_reg_n_0_[5]\,
      R => TRIGGER_T_reg_0
    );
\CONFIG_DATA_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => CONFIG_DATA(6),
      Q => \CONFIG_DATA_reg_n_0_[6]\,
      R => TRIGGER_T_reg_0
    );
\CONFIG_DATA_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => CONFIG_DATA(7),
      Q => \CONFIG_DATA_reg_n_0_[7]\,
      R => TRIGGER_T_reg_0
    );
\INSERT_IDLE_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF0002"
    )
        port map (
      I0 => \CODE_GRP[7]_i_3__1_n_0\,
      I1 => S,
      I2 => TX_PACKET,
      I3 => R,
      I4 => INSERT_IDLE_reg_0,
      I5 => \^xmit_config_int\,
      O => \INSERT_IDLE_i_1__1_n_0\
    );
INSERT_IDLE_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \INSERT_IDLE_i_1__1_n_0\,
      Q => INSERT_IDLE_reg_n_0,
      R => '0'
    );
\R_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDDCCCCC"
    )
        port map (
      I0 => S,
      I1 => T,
      I2 => TX_ER_REG1,
      I3 => \^q\(0),
      I4 => R,
      O => \R_i_1__4_n_0\
    );
R_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \R_i_1__4_n_0\,
      Q => R,
      R => TRIGGER_T_reg_0
    );
\S_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888A8AA8888"
    )
        port map (
      I0 => XMIT_DATA_INT_reg_n_0,
      I1 => TRIGGER_S,
      I2 => TX_ER_REG1,
      I3 => \^q\(0),
      I4 => gmii_tx_en_ch2,
      I5 => TX_EN_REG1,
      O => S0
    );
S_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => S0,
      Q => S,
      R => TRIGGER_T_reg_0
    );
\TRIGGER_S_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => TX_ER_REG1,
      I1 => \^q\(0),
      I2 => gmii_tx_en_ch2,
      I3 => TX_EN_REG1,
      O => TRIGGER_S0
    );
TRIGGER_S_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => TRIGGER_S0,
      Q => TRIGGER_S,
      R => TRIGGER_T_reg_0
    );
\TRIGGER_T_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => TX_EN_REG1,
      I1 => gmii_tx_en_ch2,
      O => p_14_in
    );
TRIGGER_T_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => p_14_in,
      Q => TRIGGER_T,
      R => TRIGGER_T_reg_0
    );
\TXD_REG1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => gmii_txd_ch2(0),
      Q => TXD_REG1(0),
      R => '0'
    );
\TXD_REG1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => gmii_txd_ch2(1),
      Q => TXD_REG1(1),
      R => '0'
    );
\TXD_REG1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => gmii_txd_ch2(2),
      Q => TXD_REG1(2),
      R => '0'
    );
\TXD_REG1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => gmii_txd_ch2(3),
      Q => TXD_REG1(3),
      R => '0'
    );
\TXD_REG1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => gmii_txd_ch2(4),
      Q => TXD_REG1(4),
      R => '0'
    );
\TXD_REG1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => gmii_txd_ch2(5),
      Q => TXD_REG1(5),
      R => '0'
    );
\TXD_REG1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => gmii_txd_ch2(6),
      Q => TXD_REG1(6),
      R => '0'
    );
\TXD_REG1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => gmii_txd_ch2(7),
      Q => TXD_REG1(7),
      R => '0'
    );
\TX_CONFIG_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => XMIT_DATA_INT,
      D => \TX_CONFIG_reg[14]_0\(0),
      Q => TX_CONFIG(0),
      R => TRIGGER_T_reg_0
    );
\TX_CONFIG_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => XMIT_DATA_INT,
      D => \TX_CONFIG_reg[14]_0\(1),
      Q => TX_CONFIG(11),
      R => TRIGGER_T_reg_0
    );
\TX_CONFIG_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => XMIT_DATA_INT,
      D => \TX_CONFIG_reg[14]_0\(2),
      Q => TX_CONFIG(13),
      R => TRIGGER_T_reg_0
    );
\TX_CONFIG_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => XMIT_DATA_INT,
      D => \TX_CONFIG_reg[14]_0\(3),
      Q => TX_CONFIG(14),
      R => TRIGGER_T_reg_0
    );
TX_EN_REG1_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => gmii_tx_en_ch2,
      Q => TX_EN_REG1,
      R => '0'
    );
TX_ER_REG1_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => gmii_tx_er_ch2,
      Q => TX_ER_REG1,
      R => '0'
    );
TX_PACKET_REG1_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => TX_PACKET,
      Q => TX_PACKET_REG1,
      R => TRIGGER_T_reg_0
    );
\TX_PACKET_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DC"
    )
        port map (
      I0 => T,
      I1 => S,
      I2 => TX_PACKET,
      O => \TX_PACKET_i_1__1_n_0\
    );
TX_PACKET_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \TX_PACKET_i_1__1_n_0\,
      Q => TX_PACKET,
      R => TRIGGER_T_reg_0
    );
\T_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888FFF88888"
    )
        port map (
      I0 => TRIGGER_T,
      I1 => V,
      I2 => S,
      I3 => TX_PACKET,
      I4 => TX_EN_REG1,
      I5 => gmii_tx_en_ch2,
      O => T0
    );
T_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => T0,
      Q => T,
      R => TRIGGER_T_reg_0
    );
\USE_QSGMII_DATA.TXCHARISK_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"002A"
    )
        port map (
      I0 => CODE_GRPISK,
      I1 => \^q\(0),
      I2 => INSERT_IDLE_reg_n_0,
      I3 => TRIGGER_T_reg_0,
      O => \USE_QSGMII_DATA.TXCHARISK_i_1__1_n_0\
    );
\USE_QSGMII_DATA.TXCHARISK_reg\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \USE_QSGMII_DATA.TXCHARISK_i_1__1_n_0\,
      Q => TXCHARISK_INT,
      R => '0'
    );
\USE_QSGMII_DATA.TXDATA[0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => CODE_GRP(0),
      I1 => INSERT_IDLE_reg_n_0,
      I2 => \^q\(0),
      O => \USE_QSGMII_DATA.TXDATA[0]_i_1__1_n_0\
    );
\USE_QSGMII_DATA.TXDATA[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => CODE_GRP(2),
      I1 => INSERT_IDLE_reg_n_0,
      I2 => \^q\(0),
      O => \USE_QSGMII_DATA.TXDATA[2]_i_1__1_n_0\
    );
\USE_QSGMII_DATA.TXDATA[5]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => TRIGGER_T_reg_0,
      I1 => INSERT_IDLE_reg_n_0,
      I2 => \^q\(0),
      O => \USE_QSGMII_DATA.TXDATA[5]_i_1__1_n_0\
    );
\USE_QSGMII_DATA.TXDATA[6]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => CODE_GRP(6),
      I1 => INSERT_IDLE_reg_n_0,
      I2 => \^q\(0),
      O => \USE_QSGMII_DATA.TXDATA[6]_i_1__1_n_0\
    );
\USE_QSGMII_DATA.TXDATA[7]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => CODE_GRP(7),
      I1 => INSERT_IDLE_reg_n_0,
      I2 => \^q\(0),
      O => \USE_QSGMII_DATA.TXDATA[7]_i_1__1_n_0\
    );
\USE_QSGMII_DATA.TXDATA_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \USE_QSGMII_DATA.TXDATA[0]_i_1__1_n_0\,
      Q => \USE_QSGMII_DATA.TXDATA_reg_n_0_[0]\,
      R => TRIGGER_T_reg_0
    );
\USE_QSGMII_DATA.TXDATA_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => CODE_GRP(1),
      Q => \USE_QSGMII_DATA.TXDATA_reg_n_0_[1]\,
      R => \USE_QSGMII_DATA.TXDATA[5]_i_1__1_n_0\
    );
\USE_QSGMII_DATA.TXDATA_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \USE_QSGMII_DATA.TXDATA[2]_i_1__1_n_0\,
      Q => \USE_QSGMII_DATA.TXDATA_reg_n_0_[2]\,
      R => TRIGGER_T_reg_0
    );
\USE_QSGMII_DATA.TXDATA_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => CODE_GRP(3),
      Q => \USE_QSGMII_DATA.TXDATA_reg_n_0_[3]\,
      R => \USE_QSGMII_DATA.TXDATA[5]_i_1__1_n_0\
    );
\USE_QSGMII_DATA.TXDATA_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => CODE_GRP(4),
      Q => \USE_QSGMII_DATA.TXDATA_reg_n_0_[4]\,
      R => \USE_QSGMII_DATA.TXDATA[5]_i_1__1_n_0\
    );
\USE_QSGMII_DATA.TXDATA_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => CODE_GRP(5),
      Q => \USE_QSGMII_DATA.TXDATA_reg_n_0_[5]\,
      R => \USE_QSGMII_DATA.TXDATA[5]_i_1__1_n_0\
    );
\USE_QSGMII_DATA.TXDATA_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \USE_QSGMII_DATA.TXDATA[6]_i_1__1_n_0\,
      Q => \USE_QSGMII_DATA.TXDATA_reg_n_0_[6]\,
      R => TRIGGER_T_reg_0
    );
\USE_QSGMII_DATA.TXDATA_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \USE_QSGMII_DATA.TXDATA[7]_i_1__1_n_0\,
      Q => \USE_QSGMII_DATA.TXDATA_reg_n_0_[7]\,
      R => TRIGGER_T_reg_0
    );
\USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISCOMMA_INT_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => TXCHARISK_INT,
      I1 => LOOPBACK,
      I2 => RXCHARISCOMMA_USR,
      O => \USE_QSGMII_DATA.TXCHARISK_reg_1\
    );
\USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISK_INT_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => TXCHARISK_INT,
      I1 => LOOPBACK,
      I2 => RXCHARISK_USR,
      O => \USE_QSGMII_DATA.TXCHARISK_reg_0\
    );
\USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT[0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \USE_QSGMII_DATA.TXDATA_reg_n_0_[0]\,
      I1 => LOOPBACK,
      I2 => RXDATA_USR(0),
      O => \USE_QSGMII_DATA.TXDATA_reg[7]_0\(0)
    );
\USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT[1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \USE_QSGMII_DATA.TXDATA_reg_n_0_[1]\,
      I1 => LOOPBACK,
      I2 => RXDATA_USR(1),
      O => \USE_QSGMII_DATA.TXDATA_reg[7]_0\(1)
    );
\USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \USE_QSGMII_DATA.TXDATA_reg_n_0_[2]\,
      I1 => LOOPBACK,
      I2 => RXDATA_USR(2),
      O => \USE_QSGMII_DATA.TXDATA_reg[7]_0\(2)
    );
\USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT[3]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \USE_QSGMII_DATA.TXDATA_reg_n_0_[3]\,
      I1 => LOOPBACK,
      I2 => RXDATA_USR(3),
      O => \USE_QSGMII_DATA.TXDATA_reg[7]_0\(3)
    );
\USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT[4]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \USE_QSGMII_DATA.TXDATA_reg_n_0_[4]\,
      I1 => LOOPBACK,
      I2 => RXDATA_USR(4),
      O => \USE_QSGMII_DATA.TXDATA_reg[7]_0\(4)
    );
\USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT[5]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \USE_QSGMII_DATA.TXDATA_reg_n_0_[5]\,
      I1 => LOOPBACK,
      I2 => RXDATA_USR(5),
      O => \USE_QSGMII_DATA.TXDATA_reg[7]_0\(5)
    );
\USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT[6]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \USE_QSGMII_DATA.TXDATA_reg_n_0_[6]\,
      I1 => LOOPBACK,
      I2 => RXDATA_USR(6),
      O => \USE_QSGMII_DATA.TXDATA_reg[7]_0\(6)
    );
\USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT[7]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \USE_QSGMII_DATA.TXDATA_reg_n_0_[7]\,
      I1 => LOOPBACK,
      I2 => RXDATA_USR(7),
      O => \USE_QSGMII_DATA.TXDATA_reg[7]_0\(7)
    );
\USE_ROCKET_IO.TXCHARISK_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(0),
      I1 => LOOPBACK,
      I2 => TXCHARISK_INT,
      O => \CODE_GRP_CNT_reg[0]_0\
    );
\USE_ROCKET_IO.TXDATA[0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \USE_QSGMII_DATA.TXDATA_reg_n_0_[0]\,
      I1 => TRIGGER_T_reg_0,
      I2 => LOOPBACK,
      O => D(0)
    );
\USE_ROCKET_IO.TXDATA[1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \USE_QSGMII_DATA.TXDATA_reg_n_0_[1]\,
      I1 => TRIGGER_T_reg_0,
      I2 => LOOPBACK,
      O => D(1)
    );
\USE_ROCKET_IO.TXDATA[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \USE_QSGMII_DATA.TXDATA_reg_n_0_[2]\,
      I1 => TRIGGER_T_reg_0,
      I2 => LOOPBACK,
      O => \USE_QSGMII_DATA.TXDATA_reg[2]_0\
    );
\USE_ROCKET_IO.TXDATA[3]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \USE_QSGMII_DATA.TXDATA_reg_n_0_[3]\,
      I1 => TRIGGER_T_reg_0,
      I2 => LOOPBACK,
      O => \USE_QSGMII_DATA.TXDATA_reg[3]_0\
    );
\USE_ROCKET_IO.TXDATA[4]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => TRIGGER_T_reg_0,
      I1 => \USE_QSGMII_DATA.TXDATA_reg_n_0_[4]\,
      I2 => LOOPBACK,
      O => D(2)
    );
\USE_ROCKET_IO.TXDATA[5]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \USE_QSGMII_DATA.TXDATA_reg_n_0_[5]\,
      I1 => TRIGGER_T_reg_0,
      I2 => LOOPBACK,
      O => \USE_QSGMII_DATA.TXDATA_reg[5]_0\
    );
\USE_ROCKET_IO.TXDATA[6]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0074"
    )
        port map (
      I0 => \^q\(0),
      I1 => LOOPBACK,
      I2 => \USE_QSGMII_DATA.TXDATA_reg_n_0_[6]\,
      I3 => TRIGGER_T_reg_0,
      O => D(3)
    );
\USE_ROCKET_IO.TXDATA[7]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \USE_QSGMII_DATA.TXDATA_reg_n_0_[7]\,
      I1 => TRIGGER_T_reg_0,
      I2 => LOOPBACK,
      O => \USE_QSGMII_DATA.TXDATA_reg[7]_1\
    );
\V_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \V_i_2__1_n_0\,
      I1 => S,
      I2 => V,
      O => \V_i_1__1_n_0\
    );
\V_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0080AAAA"
    )
        port map (
      I0 => XMIT_DATA_INT_reg_n_0,
      I1 => TX_EN_REG1,
      I2 => TX_ER_REG1,
      I3 => TX_PACKET_REG1,
      I4 => \V_i_3__1_n_0\,
      O => \V_i_2__1_n_0\
    );
\V_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF0101FFFFFFFF"
    )
        port map (
      I0 => \V_i_4__1_n_0\,
      I1 => gmii_txd_ch2(5),
      I2 => gmii_txd_ch2(7),
      I3 => TX_PACKET,
      I4 => gmii_tx_en_ch2,
      I5 => gmii_tx_er_ch2,
      O => \V_i_3__1_n_0\
    );
\V_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDFFFFFFFFFFF"
    )
        port map (
      I0 => gmii_txd_ch2(2),
      I1 => gmii_txd_ch2(4),
      I2 => gmii_txd_ch2(3),
      I3 => gmii_txd_ch2(0),
      I4 => gmii_txd_ch2(6),
      I5 => gmii_txd_ch2(1),
      O => \V_i_4__1_n_0\
    );
V_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \V_i_1__1_n_0\,
      Q => V,
      R => TRIGGER_T_reg_0
    );
\XMIT_CONFIG_INT_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      I1 => \CODE_GRP_CNT_reg_n_0_[1]\,
      O => XMIT_DATA_INT
    );
XMIT_CONFIG_INT_reg: unisim.vcomponents.FDSE
     port map (
      C => userclk,
      CE => XMIT_DATA_INT,
      D => XMIT_CONFIG,
      Q => \^xmit_config_int\,
      S => TRIGGER_T_reg_0
    );
XMIT_DATA_INT_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => XMIT_DATA_INT,
      D => XMIT_DATA,
      Q => XMIT_DATA_INT_reg_n_0,
      R => TRIGGER_T_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity quadsgmii_0_TEST_TX_166 is
  port (
    XMIT_CONFIG_INT : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \CODE_GRP_CNT_reg[0]_0\ : out STD_LOGIC;
    \USE_QSGMII_DATA.TXCHARISK_reg_0\ : out STD_LOGIC;
    \USE_QSGMII_DATA.TXCHARISK_reg_1\ : out STD_LOGIC;
    \USE_QSGMII_DATA.TXDATA_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \USE_QSGMII_DATA.TXDATA_reg[2]_0\ : out STD_LOGIC;
    \USE_QSGMII_DATA.TXDATA_reg[3]_0\ : out STD_LOGIC;
    \USE_QSGMII_DATA.TXDATA_reg[5]_0\ : out STD_LOGIC;
    \USE_QSGMII_DATA.TXDATA_reg[7]_1\ : out STD_LOGIC;
    TRIGGER_T_reg_0 : in STD_LOGIC;
    userclk : in STD_LOGIC;
    XMIT_CONFIG : in STD_LOGIC;
    \CODE_GRP_reg[0]_0\ : in STD_LOGIC;
    gmii_tx_er_ch1 : in STD_LOGIC;
    gmii_tx_en_ch1 : in STD_LOGIC;
    XMIT_DATA : in STD_LOGIC;
    LOOPBACK : in STD_LOGIC;
    gmii_txd_ch1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    INSERT_IDLE_reg_0 : in STD_LOGIC;
    RXCHARISK_USR : in STD_LOGIC;
    RXCHARISCOMMA_USR : in STD_LOGIC;
    RXDATA_USR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \TX_CONFIG_reg[14]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmii_0_TEST_TX_166 : entity is "TX";
end quadsgmii_0_TEST_TX_166;

architecture STRUCTURE of quadsgmii_0_TEST_TX_166 is
  signal \C1_OR_C2_i_1__0_n_0\ : STD_LOGIC;
  signal C1_OR_C2_reg_n_0 : STD_LOGIC;
  signal CODE_GRP : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal CODE_GRPISK : STD_LOGIC;
  signal \CODE_GRPISK_i_1__0_n_0\ : STD_LOGIC;
  signal \CODE_GRP[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \CODE_GRP[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \CODE_GRP[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \CODE_GRP[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \CODE_GRP[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \CODE_GRP[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \CODE_GRP[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \CODE_GRP[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \CODE_GRP[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \CODE_GRP[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \CODE_GRP[6]_i_2__0_n_0\ : STD_LOGIC;
  signal \CODE_GRP[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \CODE_GRP[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \CODE_GRP[7]_i_3__0_n_0\ : STD_LOGIC;
  signal \CODE_GRP[7]_i_4__0_n_0\ : STD_LOGIC;
  signal \CODE_GRP_CNT_reg_n_0_[1]\ : STD_LOGIC;
  signal CONFIG_DATA : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \CONFIG_DATA_reg_n_0_[0]\ : STD_LOGIC;
  signal \CONFIG_DATA_reg_n_0_[1]\ : STD_LOGIC;
  signal \CONFIG_DATA_reg_n_0_[3]\ : STD_LOGIC;
  signal \CONFIG_DATA_reg_n_0_[5]\ : STD_LOGIC;
  signal \CONFIG_DATA_reg_n_0_[6]\ : STD_LOGIC;
  signal \CONFIG_DATA_reg_n_0_[7]\ : STD_LOGIC;
  signal \INSERT_IDLE_i_1__0_n_0\ : STD_LOGIC;
  signal INSERT_IDLE_reg_n_0 : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal R : STD_LOGIC;
  signal \R_i_1__2_n_0\ : STD_LOGIC;
  signal S : STD_LOGIC;
  signal S0 : STD_LOGIC;
  signal T : STD_LOGIC;
  signal T0 : STD_LOGIC;
  signal TRIGGER_S : STD_LOGIC;
  signal TRIGGER_S0 : STD_LOGIC;
  signal TRIGGER_T : STD_LOGIC;
  signal TXCHARISK_INT : STD_LOGIC;
  signal TXD_REG1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal TX_CONFIG : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal TX_EN_REG1 : STD_LOGIC;
  signal TX_ER_REG1 : STD_LOGIC;
  signal TX_PACKET : STD_LOGIC;
  signal TX_PACKET_REG1 : STD_LOGIC;
  signal \TX_PACKET_i_1__0_n_0\ : STD_LOGIC;
  signal \USE_QSGMII_DATA.TXCHARISK_i_1__0_n_0\ : STD_LOGIC;
  signal \USE_QSGMII_DATA.TXDATA[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \USE_QSGMII_DATA.TXDATA[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \USE_QSGMII_DATA.TXDATA[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \USE_QSGMII_DATA.TXDATA[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \USE_QSGMII_DATA.TXDATA[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \USE_QSGMII_DATA.TXDATA_reg_n_0_[0]\ : STD_LOGIC;
  signal \USE_QSGMII_DATA.TXDATA_reg_n_0_[1]\ : STD_LOGIC;
  signal \USE_QSGMII_DATA.TXDATA_reg_n_0_[2]\ : STD_LOGIC;
  signal \USE_QSGMII_DATA.TXDATA_reg_n_0_[3]\ : STD_LOGIC;
  signal \USE_QSGMII_DATA.TXDATA_reg_n_0_[4]\ : STD_LOGIC;
  signal \USE_QSGMII_DATA.TXDATA_reg_n_0_[5]\ : STD_LOGIC;
  signal \USE_QSGMII_DATA.TXDATA_reg_n_0_[6]\ : STD_LOGIC;
  signal \USE_QSGMII_DATA.TXDATA_reg_n_0_[7]\ : STD_LOGIC;
  signal V : STD_LOGIC;
  signal \V_i_1__0_n_0\ : STD_LOGIC;
  signal \V_i_2__0_n_0\ : STD_LOGIC;
  signal \V_i_3__0_n_0\ : STD_LOGIC;
  signal \V_i_4__0_n_0\ : STD_LOGIC;
  signal \^xmit_config_int\ : STD_LOGIC;
  signal XMIT_DATA_INT : STD_LOGIC;
  signal XMIT_DATA_INT_reg_n_0 : STD_LOGIC;
  signal p_14_in : STD_LOGIC;
  signal plusOp : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \C1_OR_C2_i_1__0\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \CODE_GRP[0]_i_2__0\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \CODE_GRP[1]_i_2__0\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \CODE_GRP[2]_i_2__0\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \CODE_GRP[3]_i_2__0\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \CODE_GRP[7]_i_3__0\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \CODE_GRP[7]_i_4__0\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \CODE_GRP_CNT[0]_i_1__0\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \CODE_GRP_CNT[1]_i_1__0\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \CONFIG_DATA[0]_i_1__0\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \CONFIG_DATA[1]_i_1__0\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \CONFIG_DATA[3]_i_1__0\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \CONFIG_DATA[5]_i_1__0\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \CONFIG_DATA[6]_i_1__0\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \CONFIG_DATA[7]_i_1__0\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \TRIGGER_S_i_1__0\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \TRIGGER_T_i_1__0\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \TX_PACKET_i_1__0\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \USE_QSGMII_DATA.TXDATA[0]_i_1__0\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \USE_QSGMII_DATA.TXDATA[6]_i_1__0\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \USE_QSGMII_DATA.TXDATA[7]_i_1__0\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISCOMMA_INT_i_1__0\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISK_INT_i_1__0\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT[0]_i_1__0\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT[1]_i_1__0\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT[2]_i_1__0\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT[3]_i_1__0\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT[4]_i_1__0\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT[5]_i_1__0\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT[6]_i_1__0\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT[7]_i_1__0\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.TXCHARISK_i_1__0\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.TXDATA[0]_i_1__0\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.TXDATA[1]_i_1__0\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.TXDATA[2]_i_1__0\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.TXDATA[4]_i_1__0\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.TXDATA[5]_i_1__0\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.TXDATA[6]_i_1__0\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.TXDATA[7]_i_2__0\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \V_i_1__0\ : label is "soft_lutpair125";
begin
  Q(0) <= \^q\(0);
  XMIT_CONFIG_INT <= \^xmit_config_int\;
\C1_OR_C2_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3F80"
    )
        port map (
      I0 => \^xmit_config_int\,
      I1 => \^q\(0),
      I2 => \CODE_GRP_CNT_reg_n_0_[1]\,
      I3 => C1_OR_C2_reg_n_0,
      O => \C1_OR_C2_i_1__0_n_0\
    );
C1_OR_C2_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \C1_OR_C2_i_1__0_n_0\,
      Q => C1_OR_C2_reg_n_0,
      R => TRIGGER_T_reg_0
    );
\CODE_GRPISK_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEAA"
    )
        port map (
      I0 => \CODE_GRP[7]_i_1__0_n_0\,
      I1 => \^q\(0),
      I2 => \CODE_GRP_CNT_reg_n_0_[1]\,
      I3 => \^xmit_config_int\,
      O => \CODE_GRPISK_i_1__0_n_0\
    );
CODE_GRPISK_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \CODE_GRPISK_i_1__0_n_0\,
      Q => CODE_GRPISK,
      R => '0'
    );
\CODE_GRP[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF100F1"
    )
        port map (
      I0 => \CODE_GRP[0]_i_2__0_n_0\,
      I1 => V,
      I2 => S,
      I3 => \^xmit_config_int\,
      I4 => \CONFIG_DATA_reg_n_0_[0]\,
      O => \CODE_GRP[0]_i_1__0_n_0\
    );
\CODE_GRP[0]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0111"
    )
        port map (
      I0 => R,
      I1 => T,
      I2 => TXD_REG1(0),
      I3 => TX_PACKET,
      O => \CODE_GRP[0]_i_2__0_n_0\
    );
\CODE_GRP[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00FDFD"
    )
        port map (
      I0 => \CODE_GRP[1]_i_2__0_n_0\,
      I1 => S,
      I2 => V,
      I3 => \CONFIG_DATA_reg_n_0_[1]\,
      I4 => \^xmit_config_int\,
      O => \CODE_GRP[1]_i_1__0_n_0\
    );
\CODE_GRP[1]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AABF"
    )
        port map (
      I0 => T,
      I1 => TX_PACKET,
      I2 => TXD_REG1(1),
      I3 => R,
      O => \CODE_GRP[1]_i_2__0_n_0\
    );
\CODE_GRP[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA0000FFF3"
    )
        port map (
      I0 => \CONFIG_DATA_reg_n_0_[7]\,
      I1 => \CODE_GRP[7]_i_3__0_n_0\,
      I2 => \CODE_GRP[2]_i_2__0_n_0\,
      I3 => TXD_REG1(2),
      I4 => S,
      I5 => \^xmit_config_int\,
      O => \CODE_GRP[2]_i_1__0_n_0\
    );
\CODE_GRP[2]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => R,
      I1 => TX_PACKET,
      O => \CODE_GRP[2]_i_2__0_n_0\
    );
\CODE_GRP[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFD0D0D0FFD0"
    )
        port map (
      I0 => TX_PACKET,
      I1 => TXD_REG1(3),
      I2 => \CODE_GRP[7]_i_4__0_n_0\,
      I3 => \CODE_GRP[3]_i_2__0_n_0\,
      I4 => \^xmit_config_int\,
      I5 => \CONFIG_DATA_reg_n_0_[3]\,
      O => \CODE_GRP[3]_i_1__0_n_0\
    );
\CODE_GRP[3]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => INSERT_IDLE_reg_0,
      I1 => S,
      I2 => V,
      I3 => T,
      O => \CODE_GRP[3]_i_2__0_n_0\
    );
\CODE_GRP[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8888888"
    )
        port map (
      I0 => \CONFIG_DATA_reg_n_0_[7]\,
      I1 => \^xmit_config_int\,
      I2 => TX_PACKET,
      I3 => TXD_REG1(4),
      I4 => \CODE_GRP[7]_i_4__0_n_0\,
      O => \CODE_GRP[4]_i_1__0_n_0\
    );
\CODE_GRP[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8888888"
    )
        port map (
      I0 => \CONFIG_DATA_reg_n_0_[5]\,
      I1 => \^xmit_config_int\,
      I2 => TX_PACKET,
      I3 => TXD_REG1(5),
      I4 => \CODE_GRP[7]_i_4__0_n_0\,
      O => \CODE_GRP[5]_i_1__0_n_0\
    );
\CODE_GRP[6]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D000DDDD"
    )
        port map (
      I0 => \^xmit_config_int\,
      I1 => \CONFIG_DATA_reg_n_0_[6]\,
      I2 => TX_PACKET,
      I3 => TXD_REG1(6),
      I4 => \CODE_GRP[7]_i_4__0_n_0\,
      O => \CODE_GRP[6]_i_2__0_n_0\
    );
\CODE_GRP[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555554555555555"
    )
        port map (
      I0 => \^xmit_config_int\,
      I1 => R,
      I2 => TX_PACKET,
      I3 => INSERT_IDLE_reg_0,
      I4 => S,
      I5 => \CODE_GRP[7]_i_3__0_n_0\,
      O => \CODE_GRP[7]_i_1__0_n_0\
    );
\CODE_GRP[7]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8888888"
    )
        port map (
      I0 => \CONFIG_DATA_reg_n_0_[7]\,
      I1 => \^xmit_config_int\,
      I2 => TX_PACKET,
      I3 => TXD_REG1(7),
      I4 => \CODE_GRP[7]_i_4__0_n_0\,
      O => \CODE_GRP[7]_i_2__0_n_0\
    );
\CODE_GRP[7]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => T,
      I1 => V,
      O => \CODE_GRP[7]_i_3__0_n_0\
    );
\CODE_GRP[7]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => V,
      I1 => S,
      I2 => \^xmit_config_int\,
      I3 => R,
      I4 => T,
      O => \CODE_GRP[7]_i_4__0_n_0\
    );
\CODE_GRP_CNT[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => plusOp(0)
    );
\CODE_GRP_CNT[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \CODE_GRP_CNT_reg_n_0_[1]\,
      O => plusOp(1)
    );
\CODE_GRP_CNT_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => userclk,
      CE => '1',
      D => plusOp(0),
      Q => \^q\(0),
      S => TRIGGER_T_reg_0
    );
\CODE_GRP_CNT_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => userclk,
      CE => '1',
      D => plusOp(1),
      Q => \CODE_GRP_CNT_reg_n_0_[1]\,
      S => TRIGGER_T_reg_0
    );
\CODE_GRP_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \CODE_GRP[0]_i_1__0_n_0\,
      Q => CODE_GRP(0),
      R => \CODE_GRP_reg[0]_0\
    );
\CODE_GRP_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \CODE_GRP[1]_i_1__0_n_0\,
      Q => CODE_GRP(1),
      R => \CODE_GRP_reg[0]_0\
    );
\CODE_GRP_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => userclk,
      CE => '1',
      D => \CODE_GRP[2]_i_1__0_n_0\,
      Q => CODE_GRP(2),
      S => \CODE_GRP_reg[0]_0\
    );
\CODE_GRP_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \CODE_GRP[3]_i_1__0_n_0\,
      Q => CODE_GRP(3),
      R => '0'
    );
\CODE_GRP_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => userclk,
      CE => '1',
      D => \CODE_GRP[4]_i_1__0_n_0\,
      Q => CODE_GRP(4),
      S => \CODE_GRP[7]_i_1__0_n_0\
    );
\CODE_GRP_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => userclk,
      CE => '1',
      D => \CODE_GRP[5]_i_1__0_n_0\,
      Q => CODE_GRP(5),
      S => \CODE_GRP[7]_i_1__0_n_0\
    );
\CODE_GRP_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \CODE_GRP[6]_i_2__0_n_0\,
      Q => CODE_GRP(6),
      R => \CODE_GRP_reg[0]_0\
    );
\CODE_GRP_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => userclk,
      CE => '1',
      D => \CODE_GRP[7]_i_2__0_n_0\,
      Q => CODE_GRP(7),
      S => \CODE_GRP[7]_i_1__0_n_0\
    );
\CONFIG_DATA[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3404"
    )
        port map (
      I0 => C1_OR_C2_reg_n_0,
      I1 => \^q\(0),
      I2 => \CODE_GRP_CNT_reg_n_0_[1]\,
      I3 => TX_CONFIG(0),
      O => CONFIG_DATA(0)
    );
\CONFIG_DATA[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => C1_OR_C2_reg_n_0,
      I1 => \CODE_GRP_CNT_reg_n_0_[1]\,
      I2 => \^q\(0),
      O => CONFIG_DATA(1)
    );
\CONFIG_DATA[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"83"
    )
        port map (
      I0 => TX_CONFIG(11),
      I1 => \CODE_GRP_CNT_reg_n_0_[1]\,
      I2 => \^q\(0),
      O => CONFIG_DATA(3)
    );
\CONFIG_DATA[5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C707"
    )
        port map (
      I0 => C1_OR_C2_reg_n_0,
      I1 => \^q\(0),
      I2 => \CODE_GRP_CNT_reg_n_0_[1]\,
      I3 => TX_CONFIG(13),
      O => CONFIG_DATA(5)
    );
\CONFIG_DATA[6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C808"
    )
        port map (
      I0 => C1_OR_C2_reg_n_0,
      I1 => \^q\(0),
      I2 => \CODE_GRP_CNT_reg_n_0_[1]\,
      I3 => TX_CONFIG(14),
      O => CONFIG_DATA(6)
    );
\CONFIG_DATA[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"13"
    )
        port map (
      I0 => \^q\(0),
      I1 => \CODE_GRP_CNT_reg_n_0_[1]\,
      I2 => C1_OR_C2_reg_n_0,
      O => CONFIG_DATA(7)
    );
\CONFIG_DATA_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => CONFIG_DATA(0),
      Q => \CONFIG_DATA_reg_n_0_[0]\,
      R => TRIGGER_T_reg_0
    );
\CONFIG_DATA_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => CONFIG_DATA(1),
      Q => \CONFIG_DATA_reg_n_0_[1]\,
      R => TRIGGER_T_reg_0
    );
\CONFIG_DATA_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => CONFIG_DATA(3),
      Q => \CONFIG_DATA_reg_n_0_[3]\,
      R => TRIGGER_T_reg_0
    );
\CONFIG_DATA_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => CONFIG_DATA(5),
      Q => \CONFIG_DATA_reg_n_0_[5]\,
      R => TRIGGER_T_reg_0
    );
\CONFIG_DATA_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => CONFIG_DATA(6),
      Q => \CONFIG_DATA_reg_n_0_[6]\,
      R => TRIGGER_T_reg_0
    );
\CONFIG_DATA_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => CONFIG_DATA(7),
      Q => \CONFIG_DATA_reg_n_0_[7]\,
      R => TRIGGER_T_reg_0
    );
\INSERT_IDLE_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF0002"
    )
        port map (
      I0 => \CODE_GRP[7]_i_3__0_n_0\,
      I1 => S,
      I2 => TX_PACKET,
      I3 => R,
      I4 => INSERT_IDLE_reg_0,
      I5 => \^xmit_config_int\,
      O => \INSERT_IDLE_i_1__0_n_0\
    );
INSERT_IDLE_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \INSERT_IDLE_i_1__0_n_0\,
      Q => INSERT_IDLE_reg_n_0,
      R => '0'
    );
\R_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDDCCCCC"
    )
        port map (
      I0 => S,
      I1 => T,
      I2 => TX_ER_REG1,
      I3 => \^q\(0),
      I4 => R,
      O => \R_i_1__2_n_0\
    );
R_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \R_i_1__2_n_0\,
      Q => R,
      R => TRIGGER_T_reg_0
    );
\S_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888A8AA8888"
    )
        port map (
      I0 => XMIT_DATA_INT_reg_n_0,
      I1 => TRIGGER_S,
      I2 => TX_ER_REG1,
      I3 => \^q\(0),
      I4 => gmii_tx_en_ch1,
      I5 => TX_EN_REG1,
      O => S0
    );
S_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => S0,
      Q => S,
      R => TRIGGER_T_reg_0
    );
\TRIGGER_S_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => TX_ER_REG1,
      I1 => \^q\(0),
      I2 => gmii_tx_en_ch1,
      I3 => TX_EN_REG1,
      O => TRIGGER_S0
    );
TRIGGER_S_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => TRIGGER_S0,
      Q => TRIGGER_S,
      R => TRIGGER_T_reg_0
    );
\TRIGGER_T_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => TX_EN_REG1,
      I1 => gmii_tx_en_ch1,
      O => p_14_in
    );
TRIGGER_T_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => p_14_in,
      Q => TRIGGER_T,
      R => TRIGGER_T_reg_0
    );
\TXD_REG1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => gmii_txd_ch1(0),
      Q => TXD_REG1(0),
      R => '0'
    );
\TXD_REG1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => gmii_txd_ch1(1),
      Q => TXD_REG1(1),
      R => '0'
    );
\TXD_REG1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => gmii_txd_ch1(2),
      Q => TXD_REG1(2),
      R => '0'
    );
\TXD_REG1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => gmii_txd_ch1(3),
      Q => TXD_REG1(3),
      R => '0'
    );
\TXD_REG1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => gmii_txd_ch1(4),
      Q => TXD_REG1(4),
      R => '0'
    );
\TXD_REG1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => gmii_txd_ch1(5),
      Q => TXD_REG1(5),
      R => '0'
    );
\TXD_REG1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => gmii_txd_ch1(6),
      Q => TXD_REG1(6),
      R => '0'
    );
\TXD_REG1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => gmii_txd_ch1(7),
      Q => TXD_REG1(7),
      R => '0'
    );
\TX_CONFIG_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => XMIT_DATA_INT,
      D => \TX_CONFIG_reg[14]_0\(0),
      Q => TX_CONFIG(0),
      R => TRIGGER_T_reg_0
    );
\TX_CONFIG_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => XMIT_DATA_INT,
      D => \TX_CONFIG_reg[14]_0\(1),
      Q => TX_CONFIG(11),
      R => TRIGGER_T_reg_0
    );
\TX_CONFIG_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => XMIT_DATA_INT,
      D => \TX_CONFIG_reg[14]_0\(2),
      Q => TX_CONFIG(13),
      R => TRIGGER_T_reg_0
    );
\TX_CONFIG_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => XMIT_DATA_INT,
      D => \TX_CONFIG_reg[14]_0\(3),
      Q => TX_CONFIG(14),
      R => TRIGGER_T_reg_0
    );
TX_EN_REG1_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => gmii_tx_en_ch1,
      Q => TX_EN_REG1,
      R => '0'
    );
TX_ER_REG1_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => gmii_tx_er_ch1,
      Q => TX_ER_REG1,
      R => '0'
    );
TX_PACKET_REG1_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => TX_PACKET,
      Q => TX_PACKET_REG1,
      R => TRIGGER_T_reg_0
    );
\TX_PACKET_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DC"
    )
        port map (
      I0 => T,
      I1 => S,
      I2 => TX_PACKET,
      O => \TX_PACKET_i_1__0_n_0\
    );
TX_PACKET_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \TX_PACKET_i_1__0_n_0\,
      Q => TX_PACKET,
      R => TRIGGER_T_reg_0
    );
\T_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888FFF88888"
    )
        port map (
      I0 => TRIGGER_T,
      I1 => V,
      I2 => S,
      I3 => TX_PACKET,
      I4 => TX_EN_REG1,
      I5 => gmii_tx_en_ch1,
      O => T0
    );
T_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => T0,
      Q => T,
      R => TRIGGER_T_reg_0
    );
\USE_QSGMII_DATA.TXCHARISK_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"002A"
    )
        port map (
      I0 => CODE_GRPISK,
      I1 => \^q\(0),
      I2 => INSERT_IDLE_reg_n_0,
      I3 => TRIGGER_T_reg_0,
      O => \USE_QSGMII_DATA.TXCHARISK_i_1__0_n_0\
    );
\USE_QSGMII_DATA.TXCHARISK_reg\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \USE_QSGMII_DATA.TXCHARISK_i_1__0_n_0\,
      Q => TXCHARISK_INT,
      R => '0'
    );
\USE_QSGMII_DATA.TXDATA[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => CODE_GRP(0),
      I1 => INSERT_IDLE_reg_n_0,
      I2 => \^q\(0),
      O => \USE_QSGMII_DATA.TXDATA[0]_i_1__0_n_0\
    );
\USE_QSGMII_DATA.TXDATA[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => CODE_GRP(2),
      I1 => INSERT_IDLE_reg_n_0,
      I2 => \^q\(0),
      O => \USE_QSGMII_DATA.TXDATA[2]_i_1__0_n_0\
    );
\USE_QSGMII_DATA.TXDATA[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => TRIGGER_T_reg_0,
      I1 => INSERT_IDLE_reg_n_0,
      I2 => \^q\(0),
      O => \USE_QSGMII_DATA.TXDATA[5]_i_1__0_n_0\
    );
\USE_QSGMII_DATA.TXDATA[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => CODE_GRP(6),
      I1 => INSERT_IDLE_reg_n_0,
      I2 => \^q\(0),
      O => \USE_QSGMII_DATA.TXDATA[6]_i_1__0_n_0\
    );
\USE_QSGMII_DATA.TXDATA[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => CODE_GRP(7),
      I1 => INSERT_IDLE_reg_n_0,
      I2 => \^q\(0),
      O => \USE_QSGMII_DATA.TXDATA[7]_i_1__0_n_0\
    );
\USE_QSGMII_DATA.TXDATA_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \USE_QSGMII_DATA.TXDATA[0]_i_1__0_n_0\,
      Q => \USE_QSGMII_DATA.TXDATA_reg_n_0_[0]\,
      R => TRIGGER_T_reg_0
    );
\USE_QSGMII_DATA.TXDATA_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => CODE_GRP(1),
      Q => \USE_QSGMII_DATA.TXDATA_reg_n_0_[1]\,
      R => \USE_QSGMII_DATA.TXDATA[5]_i_1__0_n_0\
    );
\USE_QSGMII_DATA.TXDATA_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \USE_QSGMII_DATA.TXDATA[2]_i_1__0_n_0\,
      Q => \USE_QSGMII_DATA.TXDATA_reg_n_0_[2]\,
      R => TRIGGER_T_reg_0
    );
\USE_QSGMII_DATA.TXDATA_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => CODE_GRP(3),
      Q => \USE_QSGMII_DATA.TXDATA_reg_n_0_[3]\,
      R => \USE_QSGMII_DATA.TXDATA[5]_i_1__0_n_0\
    );
\USE_QSGMII_DATA.TXDATA_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => CODE_GRP(4),
      Q => \USE_QSGMII_DATA.TXDATA_reg_n_0_[4]\,
      R => \USE_QSGMII_DATA.TXDATA[5]_i_1__0_n_0\
    );
\USE_QSGMII_DATA.TXDATA_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => CODE_GRP(5),
      Q => \USE_QSGMII_DATA.TXDATA_reg_n_0_[5]\,
      R => \USE_QSGMII_DATA.TXDATA[5]_i_1__0_n_0\
    );
\USE_QSGMII_DATA.TXDATA_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \USE_QSGMII_DATA.TXDATA[6]_i_1__0_n_0\,
      Q => \USE_QSGMII_DATA.TXDATA_reg_n_0_[6]\,
      R => TRIGGER_T_reg_0
    );
\USE_QSGMII_DATA.TXDATA_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \USE_QSGMII_DATA.TXDATA[7]_i_1__0_n_0\,
      Q => \USE_QSGMII_DATA.TXDATA_reg_n_0_[7]\,
      R => TRIGGER_T_reg_0
    );
\USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISCOMMA_INT_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => TXCHARISK_INT,
      I1 => LOOPBACK,
      I2 => RXCHARISCOMMA_USR,
      O => \USE_QSGMII_DATA.TXCHARISK_reg_1\
    );
\USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISK_INT_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => TXCHARISK_INT,
      I1 => LOOPBACK,
      I2 => RXCHARISK_USR,
      O => \USE_QSGMII_DATA.TXCHARISK_reg_0\
    );
\USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \USE_QSGMII_DATA.TXDATA_reg_n_0_[0]\,
      I1 => LOOPBACK,
      I2 => RXDATA_USR(0),
      O => \USE_QSGMII_DATA.TXDATA_reg[7]_0\(0)
    );
\USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \USE_QSGMII_DATA.TXDATA_reg_n_0_[1]\,
      I1 => LOOPBACK,
      I2 => RXDATA_USR(1),
      O => \USE_QSGMII_DATA.TXDATA_reg[7]_0\(1)
    );
\USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \USE_QSGMII_DATA.TXDATA_reg_n_0_[2]\,
      I1 => LOOPBACK,
      I2 => RXDATA_USR(2),
      O => \USE_QSGMII_DATA.TXDATA_reg[7]_0\(2)
    );
\USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \USE_QSGMII_DATA.TXDATA_reg_n_0_[3]\,
      I1 => LOOPBACK,
      I2 => RXDATA_USR(3),
      O => \USE_QSGMII_DATA.TXDATA_reg[7]_0\(3)
    );
\USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \USE_QSGMII_DATA.TXDATA_reg_n_0_[4]\,
      I1 => LOOPBACK,
      I2 => RXDATA_USR(4),
      O => \USE_QSGMII_DATA.TXDATA_reg[7]_0\(4)
    );
\USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \USE_QSGMII_DATA.TXDATA_reg_n_0_[5]\,
      I1 => LOOPBACK,
      I2 => RXDATA_USR(5),
      O => \USE_QSGMII_DATA.TXDATA_reg[7]_0\(5)
    );
\USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \USE_QSGMII_DATA.TXDATA_reg_n_0_[6]\,
      I1 => LOOPBACK,
      I2 => RXDATA_USR(6),
      O => \USE_QSGMII_DATA.TXDATA_reg[7]_0\(6)
    );
\USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \USE_QSGMII_DATA.TXDATA_reg_n_0_[7]\,
      I1 => LOOPBACK,
      I2 => RXDATA_USR(7),
      O => \USE_QSGMII_DATA.TXDATA_reg[7]_0\(7)
    );
\USE_ROCKET_IO.TXCHARISK_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(0),
      I1 => LOOPBACK,
      I2 => TXCHARISK_INT,
      O => \CODE_GRP_CNT_reg[0]_0\
    );
\USE_ROCKET_IO.TXDATA[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \USE_QSGMII_DATA.TXDATA_reg_n_0_[0]\,
      I1 => TRIGGER_T_reg_0,
      I2 => LOOPBACK,
      O => D(0)
    );
\USE_ROCKET_IO.TXDATA[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \USE_QSGMII_DATA.TXDATA_reg_n_0_[1]\,
      I1 => TRIGGER_T_reg_0,
      I2 => LOOPBACK,
      O => D(1)
    );
\USE_ROCKET_IO.TXDATA[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \USE_QSGMII_DATA.TXDATA_reg_n_0_[2]\,
      I1 => TRIGGER_T_reg_0,
      I2 => LOOPBACK,
      O => \USE_QSGMII_DATA.TXDATA_reg[2]_0\
    );
\USE_ROCKET_IO.TXDATA[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \USE_QSGMII_DATA.TXDATA_reg_n_0_[3]\,
      I1 => TRIGGER_T_reg_0,
      I2 => LOOPBACK,
      O => \USE_QSGMII_DATA.TXDATA_reg[3]_0\
    );
\USE_ROCKET_IO.TXDATA[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => TRIGGER_T_reg_0,
      I1 => \USE_QSGMII_DATA.TXDATA_reg_n_0_[4]\,
      I2 => LOOPBACK,
      O => D(2)
    );
\USE_ROCKET_IO.TXDATA[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \USE_QSGMII_DATA.TXDATA_reg_n_0_[5]\,
      I1 => TRIGGER_T_reg_0,
      I2 => LOOPBACK,
      O => \USE_QSGMII_DATA.TXDATA_reg[5]_0\
    );
\USE_ROCKET_IO.TXDATA[6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0074"
    )
        port map (
      I0 => \^q\(0),
      I1 => LOOPBACK,
      I2 => \USE_QSGMII_DATA.TXDATA_reg_n_0_[6]\,
      I3 => TRIGGER_T_reg_0,
      O => D(3)
    );
\USE_ROCKET_IO.TXDATA[7]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \USE_QSGMII_DATA.TXDATA_reg_n_0_[7]\,
      I1 => TRIGGER_T_reg_0,
      I2 => LOOPBACK,
      O => \USE_QSGMII_DATA.TXDATA_reg[7]_1\
    );
\V_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \V_i_2__0_n_0\,
      I1 => S,
      I2 => V,
      O => \V_i_1__0_n_0\
    );
\V_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0080AAAA"
    )
        port map (
      I0 => XMIT_DATA_INT_reg_n_0,
      I1 => TX_EN_REG1,
      I2 => TX_ER_REG1,
      I3 => TX_PACKET_REG1,
      I4 => \V_i_3__0_n_0\,
      O => \V_i_2__0_n_0\
    );
\V_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF0101FFFFFFFF"
    )
        port map (
      I0 => \V_i_4__0_n_0\,
      I1 => gmii_txd_ch1(5),
      I2 => gmii_txd_ch1(7),
      I3 => TX_PACKET,
      I4 => gmii_tx_en_ch1,
      I5 => gmii_tx_er_ch1,
      O => \V_i_3__0_n_0\
    );
\V_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDFFFFFFFFFFF"
    )
        port map (
      I0 => gmii_txd_ch1(2),
      I1 => gmii_txd_ch1(4),
      I2 => gmii_txd_ch1(3),
      I3 => gmii_txd_ch1(0),
      I4 => gmii_txd_ch1(6),
      I5 => gmii_txd_ch1(1),
      O => \V_i_4__0_n_0\
    );
V_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \V_i_1__0_n_0\,
      Q => V,
      R => TRIGGER_T_reg_0
    );
\XMIT_CONFIG_INT_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      I1 => \CODE_GRP_CNT_reg_n_0_[1]\,
      O => XMIT_DATA_INT
    );
XMIT_CONFIG_INT_reg: unisim.vcomponents.FDSE
     port map (
      C => userclk,
      CE => XMIT_DATA_INT,
      D => XMIT_CONFIG,
      Q => \^xmit_config_int\,
      S => TRIGGER_T_reg_0
    );
XMIT_DATA_INT_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => XMIT_DATA_INT,
      D => XMIT_DATA,
      Q => XMIT_DATA_INT_reg_n_0,
      R => TRIGGER_T_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity quadsgmii_0_TEST_TX_178 is
  port (
    XMIT_CONFIG_INT : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \CODE_GRP_CNT_reg[0]_0\ : out STD_LOGIC;
    \USE_QSGMII_DATA.TXCHARISK_reg_0\ : out STD_LOGIC;
    \USE_QSGMII_DATA.TXCHARISK_reg_1\ : out STD_LOGIC;
    \USE_QSGMII_DATA.TXDATA_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \USE_QSGMII_DATA.TXDATA_reg[2]_0\ : out STD_LOGIC;
    \USE_QSGMII_DATA.TXDATA_reg[3]_0\ : out STD_LOGIC;
    \USE_QSGMII_DATA.TXDATA_reg[5]_0\ : out STD_LOGIC;
    \USE_QSGMII_DATA.TXDATA_reg[7]_1\ : out STD_LOGIC;
    \USE_QSGMII_DATA.TXDATA_reg[7]_2\ : in STD_LOGIC;
    userclk : in STD_LOGIC;
    XMIT_CONFIG : in STD_LOGIC;
    \CODE_GRP_reg[0]_0\ : in STD_LOGIC;
    gmii_tx_er_ch0 : in STD_LOGIC;
    gmii_tx_en_ch0 : in STD_LOGIC;
    XMIT_DATA : in STD_LOGIC;
    LOOPBACK : in STD_LOGIC;
    INSERT_IDLE_reg_0 : in STD_LOGIC;
    gmii_txd_ch0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    RXCHARISK_USR : in STD_LOGIC;
    RXCHARISCOMMA_USR : in STD_LOGIC;
    RXDATA_USR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \TX_CONFIG_reg[14]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmii_0_TEST_TX_178 : entity is "TX";
end quadsgmii_0_TEST_TX_178;

architecture STRUCTURE of quadsgmii_0_TEST_TX_178 is
  signal C1_OR_C2_i_1_n_0 : STD_LOGIC;
  signal C1_OR_C2_reg_n_0 : STD_LOGIC;
  signal CODE_GRP : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal CODE_GRPISK : STD_LOGIC;
  signal CODE_GRPISK_i_1_n_0 : STD_LOGIC;
  signal \CODE_GRP[0]_i_1_n_0\ : STD_LOGIC;
  signal \CODE_GRP[0]_i_2_n_0\ : STD_LOGIC;
  signal \CODE_GRP[1]_i_1_n_0\ : STD_LOGIC;
  signal \CODE_GRP[1]_i_2_n_0\ : STD_LOGIC;
  signal \CODE_GRP[2]_i_1_n_0\ : STD_LOGIC;
  signal \CODE_GRP[2]_i_2_n_0\ : STD_LOGIC;
  signal \CODE_GRP[3]_i_1_n_0\ : STD_LOGIC;
  signal \CODE_GRP[3]_i_2_n_0\ : STD_LOGIC;
  signal \CODE_GRP[4]_i_1_n_0\ : STD_LOGIC;
  signal \CODE_GRP[5]_i_1_n_0\ : STD_LOGIC;
  signal \CODE_GRP[6]_i_2_n_0\ : STD_LOGIC;
  signal \CODE_GRP[7]_i_1_n_0\ : STD_LOGIC;
  signal \CODE_GRP[7]_i_2_n_0\ : STD_LOGIC;
  signal \CODE_GRP[7]_i_3_n_0\ : STD_LOGIC;
  signal \CODE_GRP[7]_i_4_n_0\ : STD_LOGIC;
  signal \CODE_GRP_CNT_reg_n_0_[1]\ : STD_LOGIC;
  signal CONFIG_DATA : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \CONFIG_DATA_reg_n_0_[0]\ : STD_LOGIC;
  signal \CONFIG_DATA_reg_n_0_[1]\ : STD_LOGIC;
  signal \CONFIG_DATA_reg_n_0_[3]\ : STD_LOGIC;
  signal \CONFIG_DATA_reg_n_0_[5]\ : STD_LOGIC;
  signal \CONFIG_DATA_reg_n_0_[6]\ : STD_LOGIC;
  signal \CONFIG_DATA_reg_n_0_[7]\ : STD_LOGIC;
  signal INSERT_IDLE_i_1_n_0 : STD_LOGIC;
  signal INSERT_IDLE_reg_n_0 : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal R : STD_LOGIC;
  signal \R_i_1__0_n_0\ : STD_LOGIC;
  signal S : STD_LOGIC;
  signal S0 : STD_LOGIC;
  signal T : STD_LOGIC;
  signal T0 : STD_LOGIC;
  signal TRIGGER_S : STD_LOGIC;
  signal TRIGGER_S0 : STD_LOGIC;
  signal TRIGGER_T : STD_LOGIC;
  signal TXCHARISK_INT : STD_LOGIC;
  signal TXD_REG1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal TX_CONFIG : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal TX_EN_REG1 : STD_LOGIC;
  signal TX_ER_REG1 : STD_LOGIC;
  signal TX_PACKET : STD_LOGIC;
  signal TX_PACKET_REG1 : STD_LOGIC;
  signal TX_PACKET_i_1_n_0 : STD_LOGIC;
  signal \USE_QSGMII_DATA.TXCHARISK_i_1_n_0\ : STD_LOGIC;
  signal \USE_QSGMII_DATA.TXDATA[0]_i_1_n_0\ : STD_LOGIC;
  signal \USE_QSGMII_DATA.TXDATA[2]_i_1_n_0\ : STD_LOGIC;
  signal \USE_QSGMII_DATA.TXDATA[5]_i_1_n_0\ : STD_LOGIC;
  signal \USE_QSGMII_DATA.TXDATA[6]_i_1_n_0\ : STD_LOGIC;
  signal \USE_QSGMII_DATA.TXDATA[7]_i_1_n_0\ : STD_LOGIC;
  signal \USE_QSGMII_DATA.TXDATA_reg_n_0_[0]\ : STD_LOGIC;
  signal \USE_QSGMII_DATA.TXDATA_reg_n_0_[1]\ : STD_LOGIC;
  signal \USE_QSGMII_DATA.TXDATA_reg_n_0_[2]\ : STD_LOGIC;
  signal \USE_QSGMII_DATA.TXDATA_reg_n_0_[3]\ : STD_LOGIC;
  signal \USE_QSGMII_DATA.TXDATA_reg_n_0_[4]\ : STD_LOGIC;
  signal \USE_QSGMII_DATA.TXDATA_reg_n_0_[5]\ : STD_LOGIC;
  signal \USE_QSGMII_DATA.TXDATA_reg_n_0_[6]\ : STD_LOGIC;
  signal \USE_QSGMII_DATA.TXDATA_reg_n_0_[7]\ : STD_LOGIC;
  signal V : STD_LOGIC;
  signal V_i_1_n_0 : STD_LOGIC;
  signal V_i_2_n_0 : STD_LOGIC;
  signal V_i_3_n_0 : STD_LOGIC;
  signal V_i_4_n_0 : STD_LOGIC;
  signal \^xmit_config_int\ : STD_LOGIC;
  signal XMIT_DATA_INT : STD_LOGIC;
  signal XMIT_DATA_INT_reg_n_0 : STD_LOGIC;
  signal p_14_in : STD_LOGIC;
  signal plusOp : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of C1_OR_C2_i_1 : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \CODE_GRP[0]_i_2\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \CODE_GRP[1]_i_2\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \CODE_GRP[2]_i_2\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \CODE_GRP[3]_i_2\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \CODE_GRP[7]_i_3\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \CODE_GRP[7]_i_4\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \CODE_GRP_CNT[0]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \CODE_GRP_CNT[1]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \CONFIG_DATA[0]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \CONFIG_DATA[1]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \CONFIG_DATA[3]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \CONFIG_DATA[5]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \CONFIG_DATA[6]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \CONFIG_DATA[7]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of TRIGGER_S_i_1 : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of TRIGGER_T_i_1 : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of TX_PACKET_i_1 : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \USE_QSGMII_DATA.TXDATA[0]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \USE_QSGMII_DATA.TXDATA[6]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \USE_QSGMII_DATA.TXDATA[7]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISCOMMA_INT_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISK_INT_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT[1]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT[2]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT[3]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT[4]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT[5]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT[6]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT[7]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.TXCHARISK_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.TXDATA[0]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.TXDATA[1]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.TXDATA[2]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.TXDATA[3]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.TXDATA[4]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.TXDATA[5]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.TXDATA[6]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.TXDATA[7]_i_2\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of V_i_1 : label is "soft_lutpair47";
begin
  Q(0) <= \^q\(0);
  XMIT_CONFIG_INT <= \^xmit_config_int\;
C1_OR_C2_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3F80"
    )
        port map (
      I0 => \^xmit_config_int\,
      I1 => \^q\(0),
      I2 => \CODE_GRP_CNT_reg_n_0_[1]\,
      I3 => C1_OR_C2_reg_n_0,
      O => C1_OR_C2_i_1_n_0
    );
C1_OR_C2_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => C1_OR_C2_i_1_n_0,
      Q => C1_OR_C2_reg_n_0,
      R => \USE_QSGMII_DATA.TXDATA_reg[7]_2\
    );
CODE_GRPISK_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEAA"
    )
        port map (
      I0 => \CODE_GRP[7]_i_1_n_0\,
      I1 => \^q\(0),
      I2 => \CODE_GRP_CNT_reg_n_0_[1]\,
      I3 => \^xmit_config_int\,
      O => CODE_GRPISK_i_1_n_0
    );
CODE_GRPISK_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => CODE_GRPISK_i_1_n_0,
      Q => CODE_GRPISK,
      R => '0'
    );
\CODE_GRP[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF100F1"
    )
        port map (
      I0 => \CODE_GRP[0]_i_2_n_0\,
      I1 => V,
      I2 => S,
      I3 => \^xmit_config_int\,
      I4 => \CONFIG_DATA_reg_n_0_[0]\,
      O => \CODE_GRP[0]_i_1_n_0\
    );
\CODE_GRP[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0111"
    )
        port map (
      I0 => R,
      I1 => T,
      I2 => TXD_REG1(0),
      I3 => TX_PACKET,
      O => \CODE_GRP[0]_i_2_n_0\
    );
\CODE_GRP[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00FDFD"
    )
        port map (
      I0 => \CODE_GRP[1]_i_2_n_0\,
      I1 => S,
      I2 => V,
      I3 => \CONFIG_DATA_reg_n_0_[1]\,
      I4 => \^xmit_config_int\,
      O => \CODE_GRP[1]_i_1_n_0\
    );
\CODE_GRP[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AABF"
    )
        port map (
      I0 => T,
      I1 => TX_PACKET,
      I2 => TXD_REG1(1),
      I3 => R,
      O => \CODE_GRP[1]_i_2_n_0\
    );
\CODE_GRP[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA0000FFF3"
    )
        port map (
      I0 => \CONFIG_DATA_reg_n_0_[7]\,
      I1 => \CODE_GRP[7]_i_3_n_0\,
      I2 => \CODE_GRP[2]_i_2_n_0\,
      I3 => TXD_REG1(2),
      I4 => S,
      I5 => \^xmit_config_int\,
      O => \CODE_GRP[2]_i_1_n_0\
    );
\CODE_GRP[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => R,
      I1 => TX_PACKET,
      O => \CODE_GRP[2]_i_2_n_0\
    );
\CODE_GRP[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFD0D0D0FFD0"
    )
        port map (
      I0 => TX_PACKET,
      I1 => TXD_REG1(3),
      I2 => \CODE_GRP[7]_i_4_n_0\,
      I3 => \CODE_GRP[3]_i_2_n_0\,
      I4 => \^xmit_config_int\,
      I5 => \CONFIG_DATA_reg_n_0_[3]\,
      O => \CODE_GRP[3]_i_1_n_0\
    );
\CODE_GRP[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => INSERT_IDLE_reg_0,
      I1 => S,
      I2 => V,
      I3 => T,
      O => \CODE_GRP[3]_i_2_n_0\
    );
\CODE_GRP[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8888888"
    )
        port map (
      I0 => \CONFIG_DATA_reg_n_0_[7]\,
      I1 => \^xmit_config_int\,
      I2 => TX_PACKET,
      I3 => TXD_REG1(4),
      I4 => \CODE_GRP[7]_i_4_n_0\,
      O => \CODE_GRP[4]_i_1_n_0\
    );
\CODE_GRP[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8888888"
    )
        port map (
      I0 => \CONFIG_DATA_reg_n_0_[5]\,
      I1 => \^xmit_config_int\,
      I2 => TX_PACKET,
      I3 => TXD_REG1(5),
      I4 => \CODE_GRP[7]_i_4_n_0\,
      O => \CODE_GRP[5]_i_1_n_0\
    );
\CODE_GRP[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D000DDDD"
    )
        port map (
      I0 => \^xmit_config_int\,
      I1 => \CONFIG_DATA_reg_n_0_[6]\,
      I2 => TX_PACKET,
      I3 => TXD_REG1(6),
      I4 => \CODE_GRP[7]_i_4_n_0\,
      O => \CODE_GRP[6]_i_2_n_0\
    );
\CODE_GRP[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555554555555555"
    )
        port map (
      I0 => \^xmit_config_int\,
      I1 => R,
      I2 => TX_PACKET,
      I3 => INSERT_IDLE_reg_0,
      I4 => S,
      I5 => \CODE_GRP[7]_i_3_n_0\,
      O => \CODE_GRP[7]_i_1_n_0\
    );
\CODE_GRP[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8888888"
    )
        port map (
      I0 => \CONFIG_DATA_reg_n_0_[7]\,
      I1 => \^xmit_config_int\,
      I2 => TX_PACKET,
      I3 => TXD_REG1(7),
      I4 => \CODE_GRP[7]_i_4_n_0\,
      O => \CODE_GRP[7]_i_2_n_0\
    );
\CODE_GRP[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => T,
      I1 => V,
      O => \CODE_GRP[7]_i_3_n_0\
    );
\CODE_GRP[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => V,
      I1 => S,
      I2 => \^xmit_config_int\,
      I3 => R,
      I4 => T,
      O => \CODE_GRP[7]_i_4_n_0\
    );
\CODE_GRP_CNT[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => plusOp(0)
    );
\CODE_GRP_CNT[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \CODE_GRP_CNT_reg_n_0_[1]\,
      O => plusOp(1)
    );
\CODE_GRP_CNT_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => userclk,
      CE => '1',
      D => plusOp(0),
      Q => \^q\(0),
      S => \USE_QSGMII_DATA.TXDATA_reg[7]_2\
    );
\CODE_GRP_CNT_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => userclk,
      CE => '1',
      D => plusOp(1),
      Q => \CODE_GRP_CNT_reg_n_0_[1]\,
      S => \USE_QSGMII_DATA.TXDATA_reg[7]_2\
    );
\CODE_GRP_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \CODE_GRP[0]_i_1_n_0\,
      Q => CODE_GRP(0),
      R => \CODE_GRP_reg[0]_0\
    );
\CODE_GRP_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \CODE_GRP[1]_i_1_n_0\,
      Q => CODE_GRP(1),
      R => \CODE_GRP_reg[0]_0\
    );
\CODE_GRP_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => userclk,
      CE => '1',
      D => \CODE_GRP[2]_i_1_n_0\,
      Q => CODE_GRP(2),
      S => \CODE_GRP_reg[0]_0\
    );
\CODE_GRP_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \CODE_GRP[3]_i_1_n_0\,
      Q => CODE_GRP(3),
      R => '0'
    );
\CODE_GRP_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => userclk,
      CE => '1',
      D => \CODE_GRP[4]_i_1_n_0\,
      Q => CODE_GRP(4),
      S => \CODE_GRP[7]_i_1_n_0\
    );
\CODE_GRP_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => userclk,
      CE => '1',
      D => \CODE_GRP[5]_i_1_n_0\,
      Q => CODE_GRP(5),
      S => \CODE_GRP[7]_i_1_n_0\
    );
\CODE_GRP_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \CODE_GRP[6]_i_2_n_0\,
      Q => CODE_GRP(6),
      R => \CODE_GRP_reg[0]_0\
    );
\CODE_GRP_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => userclk,
      CE => '1',
      D => \CODE_GRP[7]_i_2_n_0\,
      Q => CODE_GRP(7),
      S => \CODE_GRP[7]_i_1_n_0\
    );
\CONFIG_DATA[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3404"
    )
        port map (
      I0 => C1_OR_C2_reg_n_0,
      I1 => \^q\(0),
      I2 => \CODE_GRP_CNT_reg_n_0_[1]\,
      I3 => TX_CONFIG(0),
      O => CONFIG_DATA(0)
    );
\CONFIG_DATA[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => C1_OR_C2_reg_n_0,
      I1 => \CODE_GRP_CNT_reg_n_0_[1]\,
      I2 => \^q\(0),
      O => CONFIG_DATA(1)
    );
\CONFIG_DATA[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"83"
    )
        port map (
      I0 => TX_CONFIG(11),
      I1 => \CODE_GRP_CNT_reg_n_0_[1]\,
      I2 => \^q\(0),
      O => CONFIG_DATA(3)
    );
\CONFIG_DATA[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C707"
    )
        port map (
      I0 => C1_OR_C2_reg_n_0,
      I1 => \^q\(0),
      I2 => \CODE_GRP_CNT_reg_n_0_[1]\,
      I3 => TX_CONFIG(13),
      O => CONFIG_DATA(5)
    );
\CONFIG_DATA[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C808"
    )
        port map (
      I0 => C1_OR_C2_reg_n_0,
      I1 => \^q\(0),
      I2 => \CODE_GRP_CNT_reg_n_0_[1]\,
      I3 => TX_CONFIG(14),
      O => CONFIG_DATA(6)
    );
\CONFIG_DATA[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"13"
    )
        port map (
      I0 => \^q\(0),
      I1 => \CODE_GRP_CNT_reg_n_0_[1]\,
      I2 => C1_OR_C2_reg_n_0,
      O => CONFIG_DATA(7)
    );
\CONFIG_DATA_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => CONFIG_DATA(0),
      Q => \CONFIG_DATA_reg_n_0_[0]\,
      R => \USE_QSGMII_DATA.TXDATA_reg[7]_2\
    );
\CONFIG_DATA_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => CONFIG_DATA(1),
      Q => \CONFIG_DATA_reg_n_0_[1]\,
      R => \USE_QSGMII_DATA.TXDATA_reg[7]_2\
    );
\CONFIG_DATA_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => CONFIG_DATA(3),
      Q => \CONFIG_DATA_reg_n_0_[3]\,
      R => \USE_QSGMII_DATA.TXDATA_reg[7]_2\
    );
\CONFIG_DATA_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => CONFIG_DATA(5),
      Q => \CONFIG_DATA_reg_n_0_[5]\,
      R => \USE_QSGMII_DATA.TXDATA_reg[7]_2\
    );
\CONFIG_DATA_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => CONFIG_DATA(6),
      Q => \CONFIG_DATA_reg_n_0_[6]\,
      R => \USE_QSGMII_DATA.TXDATA_reg[7]_2\
    );
\CONFIG_DATA_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => CONFIG_DATA(7),
      Q => \CONFIG_DATA_reg_n_0_[7]\,
      R => \USE_QSGMII_DATA.TXDATA_reg[7]_2\
    );
INSERT_IDLE_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF0002"
    )
        port map (
      I0 => \CODE_GRP[7]_i_3_n_0\,
      I1 => S,
      I2 => TX_PACKET,
      I3 => R,
      I4 => INSERT_IDLE_reg_0,
      I5 => \^xmit_config_int\,
      O => INSERT_IDLE_i_1_n_0
    );
INSERT_IDLE_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => INSERT_IDLE_i_1_n_0,
      Q => INSERT_IDLE_reg_n_0,
      R => '0'
    );
\R_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDDCCCCC"
    )
        port map (
      I0 => S,
      I1 => T,
      I2 => TX_ER_REG1,
      I3 => \^q\(0),
      I4 => R,
      O => \R_i_1__0_n_0\
    );
R_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \R_i_1__0_n_0\,
      Q => R,
      R => \USE_QSGMII_DATA.TXDATA_reg[7]_2\
    );
\S_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888A8AA8888"
    )
        port map (
      I0 => XMIT_DATA_INT_reg_n_0,
      I1 => TRIGGER_S,
      I2 => TX_ER_REG1,
      I3 => \^q\(0),
      I4 => gmii_tx_en_ch0,
      I5 => TX_EN_REG1,
      O => S0
    );
S_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => S0,
      Q => S,
      R => \USE_QSGMII_DATA.TXDATA_reg[7]_2\
    );
TRIGGER_S_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => TX_ER_REG1,
      I1 => \^q\(0),
      I2 => gmii_tx_en_ch0,
      I3 => TX_EN_REG1,
      O => TRIGGER_S0
    );
TRIGGER_S_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => TRIGGER_S0,
      Q => TRIGGER_S,
      R => \USE_QSGMII_DATA.TXDATA_reg[7]_2\
    );
TRIGGER_T_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => TX_EN_REG1,
      I1 => gmii_tx_en_ch0,
      O => p_14_in
    );
TRIGGER_T_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => p_14_in,
      Q => TRIGGER_T,
      R => \USE_QSGMII_DATA.TXDATA_reg[7]_2\
    );
\TXD_REG1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => gmii_txd_ch0(0),
      Q => TXD_REG1(0),
      R => '0'
    );
\TXD_REG1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => gmii_txd_ch0(1),
      Q => TXD_REG1(1),
      R => '0'
    );
\TXD_REG1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => gmii_txd_ch0(2),
      Q => TXD_REG1(2),
      R => '0'
    );
\TXD_REG1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => gmii_txd_ch0(3),
      Q => TXD_REG1(3),
      R => '0'
    );
\TXD_REG1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => gmii_txd_ch0(4),
      Q => TXD_REG1(4),
      R => '0'
    );
\TXD_REG1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => gmii_txd_ch0(5),
      Q => TXD_REG1(5),
      R => '0'
    );
\TXD_REG1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => gmii_txd_ch0(6),
      Q => TXD_REG1(6),
      R => '0'
    );
\TXD_REG1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => gmii_txd_ch0(7),
      Q => TXD_REG1(7),
      R => '0'
    );
\TX_CONFIG_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => XMIT_DATA_INT,
      D => \TX_CONFIG_reg[14]_0\(0),
      Q => TX_CONFIG(0),
      R => \USE_QSGMII_DATA.TXDATA_reg[7]_2\
    );
\TX_CONFIG_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => XMIT_DATA_INT,
      D => \TX_CONFIG_reg[14]_0\(1),
      Q => TX_CONFIG(11),
      R => \USE_QSGMII_DATA.TXDATA_reg[7]_2\
    );
\TX_CONFIG_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => XMIT_DATA_INT,
      D => \TX_CONFIG_reg[14]_0\(2),
      Q => TX_CONFIG(13),
      R => \USE_QSGMII_DATA.TXDATA_reg[7]_2\
    );
\TX_CONFIG_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => XMIT_DATA_INT,
      D => \TX_CONFIG_reg[14]_0\(3),
      Q => TX_CONFIG(14),
      R => \USE_QSGMII_DATA.TXDATA_reg[7]_2\
    );
TX_EN_REG1_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => gmii_tx_en_ch0,
      Q => TX_EN_REG1,
      R => '0'
    );
TX_ER_REG1_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => gmii_tx_er_ch0,
      Q => TX_ER_REG1,
      R => '0'
    );
TX_PACKET_REG1_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => TX_PACKET,
      Q => TX_PACKET_REG1,
      R => \USE_QSGMII_DATA.TXDATA_reg[7]_2\
    );
TX_PACKET_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DC"
    )
        port map (
      I0 => T,
      I1 => S,
      I2 => TX_PACKET,
      O => TX_PACKET_i_1_n_0
    );
TX_PACKET_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => TX_PACKET_i_1_n_0,
      Q => TX_PACKET,
      R => \USE_QSGMII_DATA.TXDATA_reg[7]_2\
    );
T_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888FFF88888"
    )
        port map (
      I0 => TRIGGER_T,
      I1 => V,
      I2 => S,
      I3 => TX_PACKET,
      I4 => TX_EN_REG1,
      I5 => gmii_tx_en_ch0,
      O => T0
    );
T_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => T0,
      Q => T,
      R => \USE_QSGMII_DATA.TXDATA_reg[7]_2\
    );
\USE_QSGMII_DATA.TXCHARISK_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"002A"
    )
        port map (
      I0 => CODE_GRPISK,
      I1 => \^q\(0),
      I2 => INSERT_IDLE_reg_n_0,
      I3 => \USE_QSGMII_DATA.TXDATA_reg[7]_2\,
      O => \USE_QSGMII_DATA.TXCHARISK_i_1_n_0\
    );
\USE_QSGMII_DATA.TXCHARISK_reg\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \USE_QSGMII_DATA.TXCHARISK_i_1_n_0\,
      Q => TXCHARISK_INT,
      R => '0'
    );
\USE_QSGMII_DATA.TXDATA[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => CODE_GRP(0),
      I1 => INSERT_IDLE_reg_n_0,
      I2 => \^q\(0),
      O => \USE_QSGMII_DATA.TXDATA[0]_i_1_n_0\
    );
\USE_QSGMII_DATA.TXDATA[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => CODE_GRP(2),
      I1 => INSERT_IDLE_reg_n_0,
      I2 => \^q\(0),
      O => \USE_QSGMII_DATA.TXDATA[2]_i_1_n_0\
    );
\USE_QSGMII_DATA.TXDATA[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \USE_QSGMII_DATA.TXDATA_reg[7]_2\,
      I1 => INSERT_IDLE_reg_n_0,
      I2 => \^q\(0),
      O => \USE_QSGMII_DATA.TXDATA[5]_i_1_n_0\
    );
\USE_QSGMII_DATA.TXDATA[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => CODE_GRP(6),
      I1 => INSERT_IDLE_reg_n_0,
      I2 => \^q\(0),
      O => \USE_QSGMII_DATA.TXDATA[6]_i_1_n_0\
    );
\USE_QSGMII_DATA.TXDATA[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => CODE_GRP(7),
      I1 => INSERT_IDLE_reg_n_0,
      I2 => \^q\(0),
      O => \USE_QSGMII_DATA.TXDATA[7]_i_1_n_0\
    );
\USE_QSGMII_DATA.TXDATA_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \USE_QSGMII_DATA.TXDATA[0]_i_1_n_0\,
      Q => \USE_QSGMII_DATA.TXDATA_reg_n_0_[0]\,
      R => \USE_QSGMII_DATA.TXDATA_reg[7]_2\
    );
\USE_QSGMII_DATA.TXDATA_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => CODE_GRP(1),
      Q => \USE_QSGMII_DATA.TXDATA_reg_n_0_[1]\,
      R => \USE_QSGMII_DATA.TXDATA[5]_i_1_n_0\
    );
\USE_QSGMII_DATA.TXDATA_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \USE_QSGMII_DATA.TXDATA[2]_i_1_n_0\,
      Q => \USE_QSGMII_DATA.TXDATA_reg_n_0_[2]\,
      R => \USE_QSGMII_DATA.TXDATA_reg[7]_2\
    );
\USE_QSGMII_DATA.TXDATA_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => CODE_GRP(3),
      Q => \USE_QSGMII_DATA.TXDATA_reg_n_0_[3]\,
      R => \USE_QSGMII_DATA.TXDATA[5]_i_1_n_0\
    );
\USE_QSGMII_DATA.TXDATA_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => CODE_GRP(4),
      Q => \USE_QSGMII_DATA.TXDATA_reg_n_0_[4]\,
      R => \USE_QSGMII_DATA.TXDATA[5]_i_1_n_0\
    );
\USE_QSGMII_DATA.TXDATA_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => CODE_GRP(5),
      Q => \USE_QSGMII_DATA.TXDATA_reg_n_0_[5]\,
      R => \USE_QSGMII_DATA.TXDATA[5]_i_1_n_0\
    );
\USE_QSGMII_DATA.TXDATA_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \USE_QSGMII_DATA.TXDATA[6]_i_1_n_0\,
      Q => \USE_QSGMII_DATA.TXDATA_reg_n_0_[6]\,
      R => \USE_QSGMII_DATA.TXDATA_reg[7]_2\
    );
\USE_QSGMII_DATA.TXDATA_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \USE_QSGMII_DATA.TXDATA[7]_i_1_n_0\,
      Q => \USE_QSGMII_DATA.TXDATA_reg_n_0_[7]\,
      R => \USE_QSGMII_DATA.TXDATA_reg[7]_2\
    );
\USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISCOMMA_INT_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => TXCHARISK_INT,
      I1 => LOOPBACK,
      I2 => RXCHARISCOMMA_USR,
      O => \USE_QSGMII_DATA.TXCHARISK_reg_1\
    );
\USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISK_INT_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => TXCHARISK_INT,
      I1 => LOOPBACK,
      I2 => RXCHARISK_USR,
      O => \USE_QSGMII_DATA.TXCHARISK_reg_0\
    );
\USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \USE_QSGMII_DATA.TXDATA_reg_n_0_[0]\,
      I1 => LOOPBACK,
      I2 => RXDATA_USR(0),
      O => \USE_QSGMII_DATA.TXDATA_reg[7]_0\(0)
    );
\USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \USE_QSGMII_DATA.TXDATA_reg_n_0_[1]\,
      I1 => LOOPBACK,
      I2 => RXDATA_USR(1),
      O => \USE_QSGMII_DATA.TXDATA_reg[7]_0\(1)
    );
\USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \USE_QSGMII_DATA.TXDATA_reg_n_0_[2]\,
      I1 => LOOPBACK,
      I2 => RXDATA_USR(2),
      O => \USE_QSGMII_DATA.TXDATA_reg[7]_0\(2)
    );
\USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \USE_QSGMII_DATA.TXDATA_reg_n_0_[3]\,
      I1 => LOOPBACK,
      I2 => RXDATA_USR(3),
      O => \USE_QSGMII_DATA.TXDATA_reg[7]_0\(3)
    );
\USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \USE_QSGMII_DATA.TXDATA_reg_n_0_[4]\,
      I1 => LOOPBACK,
      I2 => RXDATA_USR(4),
      O => \USE_QSGMII_DATA.TXDATA_reg[7]_0\(4)
    );
\USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \USE_QSGMII_DATA.TXDATA_reg_n_0_[5]\,
      I1 => LOOPBACK,
      I2 => RXDATA_USR(5),
      O => \USE_QSGMII_DATA.TXDATA_reg[7]_0\(5)
    );
\USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \USE_QSGMII_DATA.TXDATA_reg_n_0_[6]\,
      I1 => LOOPBACK,
      I2 => RXDATA_USR(6),
      O => \USE_QSGMII_DATA.TXDATA_reg[7]_0\(6)
    );
\USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \USE_QSGMII_DATA.TXDATA_reg_n_0_[7]\,
      I1 => LOOPBACK,
      I2 => RXDATA_USR(7),
      O => \USE_QSGMII_DATA.TXDATA_reg[7]_0\(7)
    );
\USE_ROCKET_IO.TXCHARISK_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(0),
      I1 => LOOPBACK,
      I2 => TXCHARISK_INT,
      O => \CODE_GRP_CNT_reg[0]_0\
    );
\USE_ROCKET_IO.TXDATA[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \USE_QSGMII_DATA.TXDATA_reg_n_0_[0]\,
      I1 => \USE_QSGMII_DATA.TXDATA_reg[7]_2\,
      I2 => LOOPBACK,
      O => D(0)
    );
\USE_ROCKET_IO.TXDATA[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \USE_QSGMII_DATA.TXDATA_reg_n_0_[1]\,
      I1 => \USE_QSGMII_DATA.TXDATA_reg[7]_2\,
      I2 => LOOPBACK,
      O => D(1)
    );
\USE_ROCKET_IO.TXDATA[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \USE_QSGMII_DATA.TXDATA_reg_n_0_[2]\,
      I1 => \USE_QSGMII_DATA.TXDATA_reg[7]_2\,
      I2 => LOOPBACK,
      O => \USE_QSGMII_DATA.TXDATA_reg[2]_0\
    );
\USE_ROCKET_IO.TXDATA[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \USE_QSGMII_DATA.TXDATA_reg_n_0_[3]\,
      I1 => \USE_QSGMII_DATA.TXDATA_reg[7]_2\,
      I2 => LOOPBACK,
      O => \USE_QSGMII_DATA.TXDATA_reg[3]_0\
    );
\USE_ROCKET_IO.TXDATA[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => \USE_QSGMII_DATA.TXDATA_reg[7]_2\,
      I1 => \USE_QSGMII_DATA.TXDATA_reg_n_0_[4]\,
      I2 => LOOPBACK,
      O => D(2)
    );
\USE_ROCKET_IO.TXDATA[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \USE_QSGMII_DATA.TXDATA_reg_n_0_[5]\,
      I1 => \USE_QSGMII_DATA.TXDATA_reg[7]_2\,
      I2 => LOOPBACK,
      O => \USE_QSGMII_DATA.TXDATA_reg[5]_0\
    );
\USE_ROCKET_IO.TXDATA[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0074"
    )
        port map (
      I0 => \^q\(0),
      I1 => LOOPBACK,
      I2 => \USE_QSGMII_DATA.TXDATA_reg_n_0_[6]\,
      I3 => \USE_QSGMII_DATA.TXDATA_reg[7]_2\,
      O => D(3)
    );
\USE_ROCKET_IO.TXDATA[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \USE_QSGMII_DATA.TXDATA_reg_n_0_[7]\,
      I1 => \USE_QSGMII_DATA.TXDATA_reg[7]_2\,
      I2 => LOOPBACK,
      O => \USE_QSGMII_DATA.TXDATA_reg[7]_1\
    );
V_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => V_i_2_n_0,
      I1 => S,
      I2 => V,
      O => V_i_1_n_0
    );
V_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0080AAAA"
    )
        port map (
      I0 => XMIT_DATA_INT_reg_n_0,
      I1 => TX_EN_REG1,
      I2 => TX_ER_REG1,
      I3 => TX_PACKET_REG1,
      I4 => V_i_3_n_0,
      O => V_i_2_n_0
    );
V_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF0101FFFFFFFF"
    )
        port map (
      I0 => V_i_4_n_0,
      I1 => gmii_txd_ch0(5),
      I2 => gmii_txd_ch0(7),
      I3 => TX_PACKET,
      I4 => gmii_tx_en_ch0,
      I5 => gmii_tx_er_ch0,
      O => V_i_3_n_0
    );
V_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDFFFFFFFFFFF"
    )
        port map (
      I0 => gmii_txd_ch0(2),
      I1 => gmii_txd_ch0(4),
      I2 => gmii_txd_ch0(3),
      I3 => gmii_txd_ch0(0),
      I4 => gmii_txd_ch0(6),
      I5 => gmii_txd_ch0(1),
      O => V_i_4_n_0
    );
V_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => V_i_1_n_0,
      Q => V,
      R => \USE_QSGMII_DATA.TXDATA_reg[7]_2\
    );
\XMIT_CONFIG_INT_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      I1 => \CODE_GRP_CNT_reg_n_0_[1]\,
      O => XMIT_DATA_INT
    );
XMIT_CONFIG_INT_reg: unisim.vcomponents.FDSE
     port map (
      C => userclk,
      CE => XMIT_DATA_INT,
      D => XMIT_CONFIG,
      Q => \^xmit_config_int\,
      S => \USE_QSGMII_DATA.TXDATA_reg[7]_2\
    );
XMIT_DATA_INT_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => XMIT_DATA_INT,
      D => XMIT_DATA,
      Q => XMIT_DATA_INT_reg_n_0,
      R => \USE_QSGMII_DATA.TXDATA_reg[7]_2\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity quadsgmii_0_TEST_qsgmii_reset_sync is
  port (
    RESET_OUT : out STD_LOGIC;
    userclk : in STD_LOGIC;
    reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmii_0_TEST_qsgmii_reset_sync : entity is "qsgmii_reset_sync";
end quadsgmii_0_TEST_qsgmii_reset_sync;

architecture STRUCTURE of quadsgmii_0_TEST_qsgmii_reset_sync is
  signal RESET_SYNC_REG1 : STD_LOGIC;
  signal RESET_SYNC_REG2 : STD_LOGIC;
  signal RESET_SYNC_REG3 : STD_LOGIC;
  signal RESET_SYNC_REG4 : STD_LOGIC;
  signal RESET_SYNC_REG5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of RESET_SYNC1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of RESET_SYNC1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of RESET_SYNC1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of RESET_SYNC1 : label is "FDP";
  attribute ASYNC_REG of RESET_SYNC2 : label is std.standard.true;
  attribute BOX_TYPE of RESET_SYNC2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of RESET_SYNC2 : label is "no";
  attribute XILINX_LEGACY_PRIM of RESET_SYNC2 : label is "FDP";
  attribute ASYNC_REG of RESET_SYNC3 : label is std.standard.true;
  attribute BOX_TYPE of RESET_SYNC3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of RESET_SYNC3 : label is "no";
  attribute XILINX_LEGACY_PRIM of RESET_SYNC3 : label is "FDP";
  attribute ASYNC_REG of RESET_SYNC4 : label is std.standard.true;
  attribute BOX_TYPE of RESET_SYNC4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of RESET_SYNC4 : label is "no";
  attribute XILINX_LEGACY_PRIM of RESET_SYNC4 : label is "FDP";
  attribute ASYNC_REG of RESET_SYNC5 : label is std.standard.true;
  attribute BOX_TYPE of RESET_SYNC5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of RESET_SYNC5 : label is "no";
  attribute XILINX_LEGACY_PRIM of RESET_SYNC5 : label is "FDP";
  attribute ASYNC_REG of RESET_SYNC6 : label is std.standard.true;
  attribute BOX_TYPE of RESET_SYNC6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of RESET_SYNC6 : label is "no";
  attribute XILINX_LEGACY_PRIM of RESET_SYNC6 : label is "FD";
begin
RESET_SYNC1: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => userclk,
      CE => '1',
      D => '0',
      PRE => reset,
      Q => RESET_SYNC_REG1
    );
RESET_SYNC2: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => userclk,
      CE => '1',
      D => RESET_SYNC_REG1,
      PRE => reset,
      Q => RESET_SYNC_REG2
    );
RESET_SYNC3: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => userclk,
      CE => '1',
      D => RESET_SYNC_REG2,
      PRE => reset,
      Q => RESET_SYNC_REG3
    );
RESET_SYNC4: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => userclk,
      CE => '1',
      D => RESET_SYNC_REG3,
      PRE => reset,
      Q => RESET_SYNC_REG4
    );
RESET_SYNC5: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => userclk,
      CE => '1',
      D => RESET_SYNC_REG4,
      PRE => reset,
      Q => RESET_SYNC_REG5
    );
RESET_SYNC6: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => userclk,
      CE => '1',
      D => RESET_SYNC_REG5,
      Q => RESET_OUT,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity quadsgmii_0_TEST_qsgmii_reset_sync_89 is
  port (
    RESET_OUT : out STD_LOGIC;
    rxrecclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmii_0_TEST_qsgmii_reset_sync_89 : entity is "qsgmii_reset_sync";
end quadsgmii_0_TEST_qsgmii_reset_sync_89;

architecture STRUCTURE of quadsgmii_0_TEST_qsgmii_reset_sync_89 is
  signal RESET_SYNC_REG1 : STD_LOGIC;
  signal RESET_SYNC_REG2 : STD_LOGIC;
  signal RESET_SYNC_REG3 : STD_LOGIC;
  signal RESET_SYNC_REG4 : STD_LOGIC;
  signal RESET_SYNC_REG5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of RESET_SYNC1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of RESET_SYNC1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of RESET_SYNC1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of RESET_SYNC1 : label is "FDP";
  attribute ASYNC_REG of RESET_SYNC2 : label is std.standard.true;
  attribute BOX_TYPE of RESET_SYNC2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of RESET_SYNC2 : label is "no";
  attribute XILINX_LEGACY_PRIM of RESET_SYNC2 : label is "FDP";
  attribute ASYNC_REG of RESET_SYNC3 : label is std.standard.true;
  attribute BOX_TYPE of RESET_SYNC3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of RESET_SYNC3 : label is "no";
  attribute XILINX_LEGACY_PRIM of RESET_SYNC3 : label is "FDP";
  attribute ASYNC_REG of RESET_SYNC4 : label is std.standard.true;
  attribute BOX_TYPE of RESET_SYNC4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of RESET_SYNC4 : label is "no";
  attribute XILINX_LEGACY_PRIM of RESET_SYNC4 : label is "FDP";
  attribute ASYNC_REG of RESET_SYNC5 : label is std.standard.true;
  attribute BOX_TYPE of RESET_SYNC5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of RESET_SYNC5 : label is "no";
  attribute XILINX_LEGACY_PRIM of RESET_SYNC5 : label is "FDP";
  attribute ASYNC_REG of RESET_SYNC6 : label is std.standard.true;
  attribute BOX_TYPE of RESET_SYNC6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of RESET_SYNC6 : label is "no";
  attribute XILINX_LEGACY_PRIM of RESET_SYNC6 : label is "FD";
begin
RESET_SYNC1: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => '0',
      PRE => SR(0),
      Q => RESET_SYNC_REG1
    );
RESET_SYNC2: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => RESET_SYNC_REG1,
      PRE => SR(0),
      Q => RESET_SYNC_REG2
    );
RESET_SYNC3: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => RESET_SYNC_REG2,
      PRE => SR(0),
      Q => RESET_SYNC_REG3
    );
RESET_SYNC4: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => RESET_SYNC_REG3,
      PRE => SR(0),
      Q => RESET_SYNC_REG4
    );
RESET_SYNC5: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => RESET_SYNC_REG4,
      PRE => SR(0),
      Q => RESET_SYNC_REG5
    );
RESET_SYNC6: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => RESET_SYNC_REG5,
      Q => RESET_OUT,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity quadsgmii_0_TEST_qsgmii_reset_sync_90 is
  port (
    RESET_OUT : out STD_LOGIC;
    rxrecclk : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmii_0_TEST_qsgmii_reset_sync_90 : entity is "qsgmii_reset_sync";
end quadsgmii_0_TEST_qsgmii_reset_sync_90;

architecture STRUCTURE of quadsgmii_0_TEST_qsgmii_reset_sync_90 is
  signal RESET_SYNC_REG1 : STD_LOGIC;
  signal RESET_SYNC_REG2 : STD_LOGIC;
  signal RESET_SYNC_REG3 : STD_LOGIC;
  signal RESET_SYNC_REG4 : STD_LOGIC;
  signal RESET_SYNC_REG5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of RESET_SYNC1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of RESET_SYNC1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of RESET_SYNC1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of RESET_SYNC1 : label is "FDP";
  attribute ASYNC_REG of RESET_SYNC2 : label is std.standard.true;
  attribute BOX_TYPE of RESET_SYNC2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of RESET_SYNC2 : label is "no";
  attribute XILINX_LEGACY_PRIM of RESET_SYNC2 : label is "FDP";
  attribute ASYNC_REG of RESET_SYNC3 : label is std.standard.true;
  attribute BOX_TYPE of RESET_SYNC3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of RESET_SYNC3 : label is "no";
  attribute XILINX_LEGACY_PRIM of RESET_SYNC3 : label is "FDP";
  attribute ASYNC_REG of RESET_SYNC4 : label is std.standard.true;
  attribute BOX_TYPE of RESET_SYNC4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of RESET_SYNC4 : label is "no";
  attribute XILINX_LEGACY_PRIM of RESET_SYNC4 : label is "FDP";
  attribute ASYNC_REG of RESET_SYNC5 : label is std.standard.true;
  attribute BOX_TYPE of RESET_SYNC5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of RESET_SYNC5 : label is "no";
  attribute XILINX_LEGACY_PRIM of RESET_SYNC5 : label is "FDP";
  attribute ASYNC_REG of RESET_SYNC6 : label is std.standard.true;
  attribute BOX_TYPE of RESET_SYNC6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of RESET_SYNC6 : label is "no";
  attribute XILINX_LEGACY_PRIM of RESET_SYNC6 : label is "FD";
begin
RESET_SYNC1: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => '0',
      PRE => SS(0),
      Q => RESET_SYNC_REG1
    );
RESET_SYNC2: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => RESET_SYNC_REG1,
      PRE => SS(0),
      Q => RESET_SYNC_REG2
    );
RESET_SYNC3: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => RESET_SYNC_REG2,
      PRE => SS(0),
      Q => RESET_SYNC_REG3
    );
RESET_SYNC4: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => RESET_SYNC_REG3,
      PRE => SS(0),
      Q => RESET_SYNC_REG4
    );
RESET_SYNC5: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => RESET_SYNC_REG4,
      PRE => SS(0),
      Q => RESET_SYNC_REG5
    );
RESET_SYNC6: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => RESET_SYNC_REG5,
      Q => RESET_OUT,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity quadsgmii_0_TEST_qsgmii_reset_sync_91 is
  port (
    RESET_OUT : out STD_LOGIC;
    rxrecclk : in STD_LOGIC;
    RESET_SYNC1_0 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmii_0_TEST_qsgmii_reset_sync_91 : entity is "qsgmii_reset_sync";
end quadsgmii_0_TEST_qsgmii_reset_sync_91;

architecture STRUCTURE of quadsgmii_0_TEST_qsgmii_reset_sync_91 is
  signal RESET_SYNC_REG1 : STD_LOGIC;
  signal RESET_SYNC_REG2 : STD_LOGIC;
  signal RESET_SYNC_REG3 : STD_LOGIC;
  signal RESET_SYNC_REG4 : STD_LOGIC;
  signal RESET_SYNC_REG5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of RESET_SYNC1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of RESET_SYNC1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of RESET_SYNC1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of RESET_SYNC1 : label is "FDP";
  attribute ASYNC_REG of RESET_SYNC2 : label is std.standard.true;
  attribute BOX_TYPE of RESET_SYNC2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of RESET_SYNC2 : label is "no";
  attribute XILINX_LEGACY_PRIM of RESET_SYNC2 : label is "FDP";
  attribute ASYNC_REG of RESET_SYNC3 : label is std.standard.true;
  attribute BOX_TYPE of RESET_SYNC3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of RESET_SYNC3 : label is "no";
  attribute XILINX_LEGACY_PRIM of RESET_SYNC3 : label is "FDP";
  attribute ASYNC_REG of RESET_SYNC4 : label is std.standard.true;
  attribute BOX_TYPE of RESET_SYNC4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of RESET_SYNC4 : label is "no";
  attribute XILINX_LEGACY_PRIM of RESET_SYNC4 : label is "FDP";
  attribute ASYNC_REG of RESET_SYNC5 : label is std.standard.true;
  attribute BOX_TYPE of RESET_SYNC5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of RESET_SYNC5 : label is "no";
  attribute XILINX_LEGACY_PRIM of RESET_SYNC5 : label is "FDP";
  attribute ASYNC_REG of RESET_SYNC6 : label is std.standard.true;
  attribute BOX_TYPE of RESET_SYNC6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of RESET_SYNC6 : label is "no";
  attribute XILINX_LEGACY_PRIM of RESET_SYNC6 : label is "FD";
begin
RESET_SYNC1: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => '0',
      PRE => RESET_SYNC1_0(0),
      Q => RESET_SYNC_REG1
    );
RESET_SYNC2: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => RESET_SYNC_REG1,
      PRE => RESET_SYNC1_0(0),
      Q => RESET_SYNC_REG2
    );
RESET_SYNC3: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => RESET_SYNC_REG2,
      PRE => RESET_SYNC1_0(0),
      Q => RESET_SYNC_REG3
    );
RESET_SYNC4: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => RESET_SYNC_REG3,
      PRE => RESET_SYNC1_0(0),
      Q => RESET_SYNC_REG4
    );
RESET_SYNC5: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => RESET_SYNC_REG4,
      PRE => RESET_SYNC1_0(0),
      Q => RESET_SYNC_REG5
    );
RESET_SYNC6: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => RESET_SYNC_REG5,
      Q => RESET_OUT,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity quadsgmii_0_TEST_qsgmii_reset_sync_92 is
  port (
    RESET_OUT : out STD_LOGIC;
    rxrecclk : in STD_LOGIC;
    RESET_SYNC1_0 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmii_0_TEST_qsgmii_reset_sync_92 : entity is "qsgmii_reset_sync";
end quadsgmii_0_TEST_qsgmii_reset_sync_92;

architecture STRUCTURE of quadsgmii_0_TEST_qsgmii_reset_sync_92 is
  signal RESET_SYNC_REG1 : STD_LOGIC;
  signal RESET_SYNC_REG2 : STD_LOGIC;
  signal RESET_SYNC_REG3 : STD_LOGIC;
  signal RESET_SYNC_REG4 : STD_LOGIC;
  signal RESET_SYNC_REG5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of RESET_SYNC1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of RESET_SYNC1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of RESET_SYNC1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of RESET_SYNC1 : label is "FDP";
  attribute ASYNC_REG of RESET_SYNC2 : label is std.standard.true;
  attribute BOX_TYPE of RESET_SYNC2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of RESET_SYNC2 : label is "no";
  attribute XILINX_LEGACY_PRIM of RESET_SYNC2 : label is "FDP";
  attribute ASYNC_REG of RESET_SYNC3 : label is std.standard.true;
  attribute BOX_TYPE of RESET_SYNC3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of RESET_SYNC3 : label is "no";
  attribute XILINX_LEGACY_PRIM of RESET_SYNC3 : label is "FDP";
  attribute ASYNC_REG of RESET_SYNC4 : label is std.standard.true;
  attribute BOX_TYPE of RESET_SYNC4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of RESET_SYNC4 : label is "no";
  attribute XILINX_LEGACY_PRIM of RESET_SYNC4 : label is "FDP";
  attribute ASYNC_REG of RESET_SYNC5 : label is std.standard.true;
  attribute BOX_TYPE of RESET_SYNC5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of RESET_SYNC5 : label is "no";
  attribute XILINX_LEGACY_PRIM of RESET_SYNC5 : label is "FDP";
  attribute ASYNC_REG of RESET_SYNC6 : label is std.standard.true;
  attribute BOX_TYPE of RESET_SYNC6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of RESET_SYNC6 : label is "no";
  attribute XILINX_LEGACY_PRIM of RESET_SYNC6 : label is "FD";
begin
RESET_SYNC1: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => '0',
      PRE => RESET_SYNC1_0(0),
      Q => RESET_SYNC_REG1
    );
RESET_SYNC2: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => RESET_SYNC_REG1,
      PRE => RESET_SYNC1_0(0),
      Q => RESET_SYNC_REG2
    );
RESET_SYNC3: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => RESET_SYNC_REG2,
      PRE => RESET_SYNC1_0(0),
      Q => RESET_SYNC_REG3
    );
RESET_SYNC4: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => RESET_SYNC_REG3,
      PRE => RESET_SYNC1_0(0),
      Q => RESET_SYNC_REG4
    );
RESET_SYNC5: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => RESET_SYNC_REG4,
      PRE => RESET_SYNC1_0(0),
      Q => RESET_SYNC_REG5
    );
RESET_SYNC6: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => RESET_SYNC_REG5,
      Q => RESET_OUT,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity quadsgmii_0_TEST_qsgmii_sync_block is
  port (
    data_out : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxrecclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmii_0_TEST_qsgmii_sync_block : entity is "qsgmii_sync_block";
end quadsgmii_0_TEST_qsgmii_sync_block;

architecture STRUCTURE of quadsgmii_0_TEST_qsgmii_sync_block is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute msgon : string;
  attribute msgon of data_sync_reg1 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute msgon of data_sync_reg2 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute msgon of data_sync_reg3 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute msgon of data_sync_reg4 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute msgon of data_sync_reg5 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute msgon of data_sync_reg6 : label is "FALSE";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => Q(0),
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity quadsgmii_0_TEST_qsgmii_sync_block_100 is
  port (
    GRAY_TO_BIN : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 6 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    data_out : in STD_LOGIC;
    \RD_OCCUPANCY_reg[6]\ : in STD_LOGIC;
    \RD_OCCUPANCY_reg[6]_0\ : in STD_LOGIC;
    \RD_OCCUPANCY_reg[6]_1\ : in STD_LOGIC;
    \RD_OCCUPANCY_reg[6]_2\ : in STD_LOGIC;
    \RD_OCCUPANCY_reg[6]_3\ : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 4 downto 0 );
    S : in STD_LOGIC_VECTOR ( 4 downto 0 );
    data_sync_reg1_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    userclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmii_0_TEST_qsgmii_sync_block_100 : entity is "qsgmii_sync_block";
end quadsgmii_0_TEST_qsgmii_sync_block_100;

architecture STRUCTURE of quadsgmii_0_TEST_qsgmii_sync_block_100 is
  signal \^gray_to_bin\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \RD_OCCUPANCY[6]_i_13__2_n_0\ : STD_LOGIC;
  signal \RD_OCCUPANCY[6]_i_14__2_n_0\ : STD_LOGIC;
  signal \RD_OCCUPANCY_reg[6]_i_1__2_n_2\ : STD_LOGIC;
  signal \RD_OCCUPANCY_reg[6]_i_1__2_n_3\ : STD_LOGIC;
  signal \RD_OCCUPANCY_reg[6]_i_1__2_n_4\ : STD_LOGIC;
  signal \RD_OCCUPANCY_reg[6]_i_1__2_n_5\ : STD_LOGIC;
  signal \RD_OCCUPANCY_reg[6]_i_1__2_n_6\ : STD_LOGIC;
  signal \RD_OCCUPANCY_reg[6]_i_1__2_n_7\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  signal p_1_out : STD_LOGIC;
  signal \NLW_RD_OCCUPANCY_reg[6]_i_1__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_RD_OCCUPANCY_reg[6]_i_1__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute msgon : string;
  attribute msgon of data_sync_reg1 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute msgon of data_sync_reg2 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute msgon of data_sync_reg3 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute msgon of data_sync_reg4 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute msgon of data_sync_reg5 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute msgon of data_sync_reg6 : label is "FALSE";
begin
  GRAY_TO_BIN(0) <= \^gray_to_bin\(0);
\RD_OCCUPANCY[6]_i_13__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^gray_to_bin\(0),
      I1 => Q(1),
      O => \RD_OCCUPANCY[6]_i_13__2_n_0\
    );
\RD_OCCUPANCY[6]_i_14__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^gray_to_bin\(0),
      I1 => data_out,
      I2 => Q(0),
      O => \RD_OCCUPANCY[6]_i_14__2_n_0\
    );
\RD_OCCUPANCY[6]_i_6__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_1_out,
      I1 => \RD_OCCUPANCY_reg[6]\,
      I2 => \RD_OCCUPANCY_reg[6]_0\,
      I3 => \RD_OCCUPANCY_reg[6]_1\,
      I4 => \RD_OCCUPANCY_reg[6]_2\,
      I5 => \RD_OCCUPANCY_reg[6]_3\,
      O => \^gray_to_bin\(0)
    );
\RD_OCCUPANCY_reg[6]_i_1__2\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_RD_OCCUPANCY_reg[6]_i_1__2_CO_UNCONNECTED\(7 downto 6),
      CO(5) => \RD_OCCUPANCY_reg[6]_i_1__2_n_2\,
      CO(4) => \RD_OCCUPANCY_reg[6]_i_1__2_n_3\,
      CO(3) => \RD_OCCUPANCY_reg[6]_i_1__2_n_4\,
      CO(2) => \RD_OCCUPANCY_reg[6]_i_1__2_n_5\,
      CO(1) => \RD_OCCUPANCY_reg[6]_i_1__2_n_6\,
      CO(0) => \RD_OCCUPANCY_reg[6]_i_1__2_n_7\,
      DI(7 downto 6) => B"00",
      DI(5 downto 2) => DI(4 downto 1),
      DI(1) => \^gray_to_bin\(0),
      DI(0) => DI(0),
      O(7) => \NLW_RD_OCCUPANCY_reg[6]_i_1__2_O_UNCONNECTED\(7),
      O(6 downto 0) => D(6 downto 0),
      S(7) => '0',
      S(6 downto 2) => S(4 downto 0),
      S(1) => \RD_OCCUPANCY[6]_i_13__2_n_0\,
      S(0) => \RD_OCCUPANCY[6]_i_14__2_n_0\
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync_reg1_0(0),
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync5,
      Q => p_1_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity quadsgmii_0_TEST_qsgmii_sync_block_101 is
  port (
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_out : out STD_LOGIC;
    \RD_OCCUPANCY_reg[6]\ : in STD_LOGIC;
    \RD_OCCUPANCY_reg[6]_0\ : in STD_LOGIC;
    \RD_OCCUPANCY_reg[6]_1\ : in STD_LOGIC;
    \RD_OCCUPANCY_reg[6]_2\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    userclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmii_0_TEST_qsgmii_sync_block_101 : entity is "qsgmii_sync_block";
end quadsgmii_0_TEST_qsgmii_sync_block_101;

architecture STRUCTURE of quadsgmii_0_TEST_qsgmii_sync_block_101 is
  signal \^data_out\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute msgon : string;
  attribute msgon of data_sync_reg1 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute msgon of data_sync_reg2 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute msgon of data_sync_reg3 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute msgon of data_sync_reg4 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute msgon of data_sync_reg5 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute msgon of data_sync_reg6 : label is "FALSE";
begin
  data_out <= \^data_out\;
\RD_OCCUPANCY[6]_i_5__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \^data_out\,
      I1 => \RD_OCCUPANCY_reg[6]\,
      I2 => \RD_OCCUPANCY_reg[6]_0\,
      I3 => \RD_OCCUPANCY_reg[6]_1\,
      I4 => \RD_OCCUPANCY_reg[6]_2\,
      O => DI(0)
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => Q(0),
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync5,
      Q => \^data_out\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity quadsgmii_0_TEST_qsgmii_sync_block_102 is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_out : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \RD_OCCUPANCY_reg[6]\ : in STD_LOGIC;
    \RD_OCCUPANCY_reg[6]_0\ : in STD_LOGIC;
    \RD_OCCUPANCY_reg[6]_1\ : in STD_LOGIC;
    \RD_OCCUPANCY_reg[6]_2\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    data_sync_reg1_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    userclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmii_0_TEST_qsgmii_sync_block_102 : entity is "qsgmii_sync_block";
end quadsgmii_0_TEST_qsgmii_sync_block_102;

architecture STRUCTURE of quadsgmii_0_TEST_qsgmii_sync_block_102 is
  signal \^data_out\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute msgon : string;
  attribute msgon of data_sync_reg1 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute msgon of data_sync_reg2 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute msgon of data_sync_reg3 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute msgon of data_sync_reg4 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute msgon of data_sync_reg5 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute msgon of data_sync_reg6 : label is "FALSE";
begin
  data_out <= \^data_out\;
\RD_OCCUPANCY[6]_i_12__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \^data_out\,
      I1 => \RD_OCCUPANCY_reg[6]\,
      I2 => \RD_OCCUPANCY_reg[6]_0\,
      I3 => \RD_OCCUPANCY_reg[6]_1\,
      I4 => \RD_OCCUPANCY_reg[6]_2\,
      I5 => Q(0),
      O => S(0)
    );
\RD_OCCUPANCY[6]_i_4__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^data_out\,
      I1 => \RD_OCCUPANCY_reg[6]\,
      I2 => \RD_OCCUPANCY_reg[6]_0\,
      I3 => \RD_OCCUPANCY_reg[6]_1\,
      O => DI(0)
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync_reg1_0(0),
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync5,
      Q => \^data_out\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity quadsgmii_0_TEST_qsgmii_sync_block_103 is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_out : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \RD_OCCUPANCY_reg[6]\ : in STD_LOGIC;
    \RD_OCCUPANCY_reg[6]_0\ : in STD_LOGIC;
    \RD_OCCUPANCY_reg[6]_1\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    data_sync_reg1_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    userclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmii_0_TEST_qsgmii_sync_block_103 : entity is "qsgmii_sync_block";
end quadsgmii_0_TEST_qsgmii_sync_block_103;

architecture STRUCTURE of quadsgmii_0_TEST_qsgmii_sync_block_103 is
  signal \^data_out\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute msgon : string;
  attribute msgon of data_sync_reg1 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute msgon of data_sync_reg2 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute msgon of data_sync_reg3 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute msgon of data_sync_reg4 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute msgon of data_sync_reg5 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute msgon of data_sync_reg6 : label is "FALSE";
begin
  data_out <= \^data_out\;
\RD_OCCUPANCY[6]_i_11__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
        port map (
      I0 => \^data_out\,
      I1 => \RD_OCCUPANCY_reg[6]\,
      I2 => \RD_OCCUPANCY_reg[6]_0\,
      I3 => \RD_OCCUPANCY_reg[6]_1\,
      I4 => Q(0),
      O => S(0)
    );
\RD_OCCUPANCY[6]_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^data_out\,
      I1 => \RD_OCCUPANCY_reg[6]\,
      I2 => \RD_OCCUPANCY_reg[6]_0\,
      O => DI(0)
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync_reg1_0(0),
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync5,
      Q => \^data_out\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity quadsgmii_0_TEST_qsgmii_sync_block_104 is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_out : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \RD_OCCUPANCY_reg[6]\ : in STD_LOGIC;
    \RD_OCCUPANCY_reg[6]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    data_sync_reg1_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    userclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmii_0_TEST_qsgmii_sync_block_104 : entity is "qsgmii_sync_block";
end quadsgmii_0_TEST_qsgmii_sync_block_104;

architecture STRUCTURE of quadsgmii_0_TEST_qsgmii_sync_block_104 is
  signal \^data_out\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute msgon : string;
  attribute msgon of data_sync_reg1 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute msgon of data_sync_reg2 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute msgon of data_sync_reg3 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute msgon of data_sync_reg4 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute msgon of data_sync_reg5 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute msgon of data_sync_reg6 : label is "FALSE";
begin
  data_out <= \^data_out\;
\RD_OCCUPANCY[6]_i_10__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \^data_out\,
      I1 => \RD_OCCUPANCY_reg[6]\,
      I2 => \RD_OCCUPANCY_reg[6]_0\,
      I3 => Q(0),
      O => S(0)
    );
\RD_OCCUPANCY[6]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_out\,
      I1 => \RD_OCCUPANCY_reg[6]\,
      O => DI(0)
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync_reg1_0(0),
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync5,
      Q => \^data_out\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity quadsgmii_0_TEST_qsgmii_sync_block_105 is
  port (
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    data_out : out STD_LOGIC;
    \RD_OCCUPANCY_reg[6]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    data_sync_reg1_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    userclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmii_0_TEST_qsgmii_sync_block_105 : entity is "qsgmii_sync_block";
end quadsgmii_0_TEST_qsgmii_sync_block_105;

architecture STRUCTURE of quadsgmii_0_TEST_qsgmii_sync_block_105 is
  signal \^data_out\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute msgon : string;
  attribute msgon of data_sync_reg1 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute msgon of data_sync_reg2 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute msgon of data_sync_reg3 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute msgon of data_sync_reg4 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute msgon of data_sync_reg5 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute msgon of data_sync_reg6 : label is "FALSE";
begin
  data_out <= \^data_out\;
\RD_OCCUPANCY[6]_i_8__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^data_out\,
      I1 => Q(1),
      O => S(1)
    );
\RD_OCCUPANCY[6]_i_9__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^data_out\,
      I1 => \RD_OCCUPANCY_reg[6]\,
      I2 => Q(0),
      O => S(0)
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync_reg1_0(0),
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync5,
      Q => \^data_out\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity quadsgmii_0_TEST_qsgmii_sync_block_106 is
  port (
    data_out : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxrecclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmii_0_TEST_qsgmii_sync_block_106 : entity is "qsgmii_sync_block";
end quadsgmii_0_TEST_qsgmii_sync_block_106;

architecture STRUCTURE of quadsgmii_0_TEST_qsgmii_sync_block_106 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute msgon : string;
  attribute msgon of data_sync_reg1 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute msgon of data_sync_reg2 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute msgon of data_sync_reg3 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute msgon of data_sync_reg4 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute msgon of data_sync_reg5 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute msgon of data_sync_reg6 : label is "FALSE";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => Q(0),
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity quadsgmii_0_TEST_qsgmii_sync_block_107 is
  port (
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    data_out : in STD_LOGIC;
    \WR_OCCUPANCY[6]_i_8__1_0\ : in STD_LOGIC;
    \WR_OCCUPANCY[6]_i_8__1_1\ : in STD_LOGIC;
    \WR_OCCUPANCY[6]_i_8__1_2\ : in STD_LOGIC;
    \WR_OCCUPANCY[6]_i_8__1_3\ : in STD_LOGIC;
    \WR_OCCUPANCY_reg[6]\ : in STD_LOGIC;
    data_sync_reg1_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxrecclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmii_0_TEST_qsgmii_sync_block_107 : entity is "qsgmii_sync_block";
end quadsgmii_0_TEST_qsgmii_sync_block_107;

architecture STRUCTURE of quadsgmii_0_TEST_qsgmii_sync_block_107 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  signal p_31_in : STD_LOGIC;
  signal p_4_in27_in : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute msgon : string;
  attribute msgon of data_sync_reg1 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute msgon of data_sync_reg2 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute msgon of data_sync_reg3 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute msgon of data_sync_reg4 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute msgon of data_sync_reg5 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute msgon of data_sync_reg6 : label is "FALSE";
begin
\WR_OCCUPANCY[6]_i_7__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(1),
      I1 => p_31_in,
      O => S(1)
    );
\WR_OCCUPANCY[6]_i_8__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => Q(0),
      I1 => p_31_in,
      I2 => \WR_OCCUPANCY_reg[6]\,
      O => S(0)
    );
\WR_OCCUPANCY[6]_i_9__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_4_in27_in,
      I1 => data_out,
      I2 => \WR_OCCUPANCY[6]_i_8__1_0\,
      I3 => \WR_OCCUPANCY[6]_i_8__1_1\,
      I4 => \WR_OCCUPANCY[6]_i_8__1_2\,
      I5 => \WR_OCCUPANCY[6]_i_8__1_3\,
      O => p_31_in
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync_reg1_0(0),
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync5,
      Q => p_4_in27_in,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity quadsgmii_0_TEST_qsgmii_sync_block_108 is
  port (
    data_out : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxrecclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmii_0_TEST_qsgmii_sync_block_108 : entity is "qsgmii_sync_block";
end quadsgmii_0_TEST_qsgmii_sync_block_108;

architecture STRUCTURE of quadsgmii_0_TEST_qsgmii_sync_block_108 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute msgon : string;
  attribute msgon of data_sync_reg1 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute msgon of data_sync_reg2 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute msgon of data_sync_reg3 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute msgon of data_sync_reg4 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute msgon of data_sync_reg5 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute msgon of data_sync_reg6 : label is "FALSE";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => Q(0),
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity quadsgmii_0_TEST_qsgmii_sync_block_109 is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_out : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \WR_OCCUPANCY_reg[6]\ : in STD_LOGIC;
    \WR_OCCUPANCY_reg[6]_0\ : in STD_LOGIC;
    \WR_OCCUPANCY_reg[6]_1\ : in STD_LOGIC;
    \WR_OCCUPANCY_reg[6]_2\ : in STD_LOGIC;
    data_sync_reg1_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxrecclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmii_0_TEST_qsgmii_sync_block_109 : entity is "qsgmii_sync_block";
end quadsgmii_0_TEST_qsgmii_sync_block_109;

architecture STRUCTURE of quadsgmii_0_TEST_qsgmii_sync_block_109 is
  signal \^data_out\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute msgon : string;
  attribute msgon of data_sync_reg1 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute msgon of data_sync_reg2 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute msgon of data_sync_reg3 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute msgon of data_sync_reg4 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute msgon of data_sync_reg5 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute msgon of data_sync_reg6 : label is "FALSE";
begin
  data_out <= \^data_out\;
\WR_OCCUPANCY[6]_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => Q(0),
      I1 => \^data_out\,
      I2 => \WR_OCCUPANCY_reg[6]\,
      I3 => \WR_OCCUPANCY_reg[6]_0\,
      I4 => \WR_OCCUPANCY_reg[6]_1\,
      I5 => \WR_OCCUPANCY_reg[6]_2\,
      O => S(0)
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync_reg1_0(0),
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync5,
      Q => \^data_out\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity quadsgmii_0_TEST_qsgmii_sync_block_110 is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_out : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \WR_OCCUPANCY_reg[6]\ : in STD_LOGIC;
    \WR_OCCUPANCY_reg[6]_0\ : in STD_LOGIC;
    \WR_OCCUPANCY_reg[6]_1\ : in STD_LOGIC;
    data_sync_reg1_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxrecclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmii_0_TEST_qsgmii_sync_block_110 : entity is "qsgmii_sync_block";
end quadsgmii_0_TEST_qsgmii_sync_block_110;

architecture STRUCTURE of quadsgmii_0_TEST_qsgmii_sync_block_110 is
  signal \^data_out\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute msgon : string;
  attribute msgon of data_sync_reg1 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute msgon of data_sync_reg2 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute msgon of data_sync_reg3 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute msgon of data_sync_reg4 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute msgon of data_sync_reg5 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute msgon of data_sync_reg6 : label is "FALSE";
begin
  data_out <= \^data_out\;
\WR_OCCUPANCY[6]_i_5__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
        port map (
      I0 => Q(0),
      I1 => \^data_out\,
      I2 => \WR_OCCUPANCY_reg[6]\,
      I3 => \WR_OCCUPANCY_reg[6]_0\,
      I4 => \WR_OCCUPANCY_reg[6]_1\,
      O => S(0)
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync_reg1_0(0),
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync5,
      Q => \^data_out\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity quadsgmii_0_TEST_qsgmii_sync_block_111 is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_out : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \WR_OCCUPANCY_reg[6]\ : in STD_LOGIC;
    \WR_OCCUPANCY_reg[6]_0\ : in STD_LOGIC;
    data_sync_reg1_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxrecclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmii_0_TEST_qsgmii_sync_block_111 : entity is "qsgmii_sync_block";
end quadsgmii_0_TEST_qsgmii_sync_block_111;

architecture STRUCTURE of quadsgmii_0_TEST_qsgmii_sync_block_111 is
  signal \^data_out\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute msgon : string;
  attribute msgon of data_sync_reg1 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute msgon of data_sync_reg2 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute msgon of data_sync_reg3 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute msgon of data_sync_reg4 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute msgon of data_sync_reg5 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute msgon of data_sync_reg6 : label is "FALSE";
begin
  data_out <= \^data_out\;
\WR_OCCUPANCY[6]_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => Q(0),
      I1 => \^data_out\,
      I2 => \WR_OCCUPANCY_reg[6]\,
      I3 => \WR_OCCUPANCY_reg[6]_0\,
      O => S(0)
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync_reg1_0(0),
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync5,
      Q => \^data_out\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity quadsgmii_0_TEST_qsgmii_sync_block_112 is
  port (
    data_out : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 5 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \WR_OCCUPANCY_reg[6]\ : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 4 downto 0 );
    data_sync_reg1_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxrecclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmii_0_TEST_qsgmii_sync_block_112 : entity is "qsgmii_sync_block";
end quadsgmii_0_TEST_qsgmii_sync_block_112;

architecture STRUCTURE of quadsgmii_0_TEST_qsgmii_sync_block_112 is
  signal \WR_OCCUPANCY[6]_i_2__1_n_0\ : STD_LOGIC;
  signal \WR_OCCUPANCY[6]_i_3__1_n_0\ : STD_LOGIC;
  signal \WR_OCCUPANCY_reg[6]_i_1__1_n_2\ : STD_LOGIC;
  signal \WR_OCCUPANCY_reg[6]_i_1__1_n_3\ : STD_LOGIC;
  signal \WR_OCCUPANCY_reg[6]_i_1__1_n_4\ : STD_LOGIC;
  signal \WR_OCCUPANCY_reg[6]_i_1__1_n_5\ : STD_LOGIC;
  signal \WR_OCCUPANCY_reg[6]_i_1__1_n_6\ : STD_LOGIC;
  signal \WR_OCCUPANCY_reg[6]_i_1__1_n_7\ : STD_LOGIC;
  signal \^data_out\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  signal \NLW_WR_OCCUPANCY_reg[6]_i_1__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_WR_OCCUPANCY_reg[6]_i_1__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute msgon : string;
  attribute msgon of data_sync_reg1 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute msgon of data_sync_reg2 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute msgon of data_sync_reg3 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute msgon of data_sync_reg4 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute msgon of data_sync_reg5 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute msgon of data_sync_reg6 : label is "FALSE";
begin
  data_out <= \^data_out\;
\WR_OCCUPANCY[6]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(6),
      I1 => \^data_out\,
      O => \WR_OCCUPANCY[6]_i_2__1_n_0\
    );
\WR_OCCUPANCY[6]_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => Q(5),
      I1 => \^data_out\,
      I2 => \WR_OCCUPANCY_reg[6]\,
      O => \WR_OCCUPANCY[6]_i_3__1_n_0\
    );
\WR_OCCUPANCY_reg[6]_i_1__1\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_WR_OCCUPANCY_reg[6]_i_1__1_CO_UNCONNECTED\(7 downto 6),
      CO(5) => \WR_OCCUPANCY_reg[6]_i_1__1_n_2\,
      CO(4) => \WR_OCCUPANCY_reg[6]_i_1__1_n_3\,
      CO(3) => \WR_OCCUPANCY_reg[6]_i_1__1_n_4\,
      CO(2) => \WR_OCCUPANCY_reg[6]_i_1__1_n_5\,
      CO(1) => \WR_OCCUPANCY_reg[6]_i_1__1_n_6\,
      CO(0) => \WR_OCCUPANCY_reg[6]_i_1__1_n_7\,
      DI(7 downto 6) => B"00",
      DI(5 downto 0) => Q(5 downto 0),
      O(7) => \NLW_WR_OCCUPANCY_reg[6]_i_1__1_O_UNCONNECTED\(7),
      O(6 downto 1) => D(5 downto 0),
      O(0) => \NLW_WR_OCCUPANCY_reg[6]_i_1__1_O_UNCONNECTED\(0),
      S(7) => '0',
      S(6) => \WR_OCCUPANCY[6]_i_2__1_n_0\,
      S(5) => \WR_OCCUPANCY[6]_i_3__1_n_0\,
      S(4 downto 0) => S(4 downto 0)
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync_reg1_0(0),
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync5,
      Q => \^data_out\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity quadsgmii_0_TEST_qsgmii_sync_block_113 is
  port (
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_out : out STD_LOGIC;
    GRAY_TO_BIN : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    userclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmii_0_TEST_qsgmii_sync_block_113 : entity is "qsgmii_sync_block";
end quadsgmii_0_TEST_qsgmii_sync_block_113;

architecture STRUCTURE of quadsgmii_0_TEST_qsgmii_sync_block_113 is
  signal \^data_out\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute msgon : string;
  attribute msgon of data_sync_reg1 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute msgon of data_sync_reg2 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute msgon of data_sync_reg3 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute msgon of data_sync_reg4 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute msgon of data_sync_reg5 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute msgon of data_sync_reg6 : label is "FALSE";
begin
  data_out <= \^data_out\;
\RD_OCCUPANCY[6]_i_7__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_out\,
      I1 => GRAY_TO_BIN(0),
      O => DI(0)
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => Q(0),
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync5,
      Q => \^data_out\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity quadsgmii_0_TEST_qsgmii_sync_block_114 is
  port (
    GRAY_TO_BIN : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 6 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    data_out : in STD_LOGIC;
    \RD_OCCUPANCY_reg[6]\ : in STD_LOGIC;
    \RD_OCCUPANCY_reg[6]_0\ : in STD_LOGIC;
    \RD_OCCUPANCY_reg[6]_1\ : in STD_LOGIC;
    \RD_OCCUPANCY_reg[6]_2\ : in STD_LOGIC;
    \RD_OCCUPANCY_reg[6]_3\ : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 4 downto 0 );
    S : in STD_LOGIC_VECTOR ( 4 downto 0 );
    data_sync_reg1_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    userclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmii_0_TEST_qsgmii_sync_block_114 : entity is "qsgmii_sync_block";
end quadsgmii_0_TEST_qsgmii_sync_block_114;

architecture STRUCTURE of quadsgmii_0_TEST_qsgmii_sync_block_114 is
  signal \^gray_to_bin\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \RD_OCCUPANCY[6]_i_13__1_n_0\ : STD_LOGIC;
  signal \RD_OCCUPANCY[6]_i_14__1_n_0\ : STD_LOGIC;
  signal \RD_OCCUPANCY_reg[6]_i_1__1_n_2\ : STD_LOGIC;
  signal \RD_OCCUPANCY_reg[6]_i_1__1_n_3\ : STD_LOGIC;
  signal \RD_OCCUPANCY_reg[6]_i_1__1_n_4\ : STD_LOGIC;
  signal \RD_OCCUPANCY_reg[6]_i_1__1_n_5\ : STD_LOGIC;
  signal \RD_OCCUPANCY_reg[6]_i_1__1_n_6\ : STD_LOGIC;
  signal \RD_OCCUPANCY_reg[6]_i_1__1_n_7\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  signal p_1_out : STD_LOGIC;
  signal \NLW_RD_OCCUPANCY_reg[6]_i_1__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_RD_OCCUPANCY_reg[6]_i_1__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute msgon : string;
  attribute msgon of data_sync_reg1 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute msgon of data_sync_reg2 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute msgon of data_sync_reg3 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute msgon of data_sync_reg4 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute msgon of data_sync_reg5 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute msgon of data_sync_reg6 : label is "FALSE";
begin
  GRAY_TO_BIN(0) <= \^gray_to_bin\(0);
\RD_OCCUPANCY[6]_i_13__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^gray_to_bin\(0),
      I1 => Q(1),
      O => \RD_OCCUPANCY[6]_i_13__1_n_0\
    );
\RD_OCCUPANCY[6]_i_14__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^gray_to_bin\(0),
      I1 => data_out,
      I2 => Q(0),
      O => \RD_OCCUPANCY[6]_i_14__1_n_0\
    );
\RD_OCCUPANCY[6]_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_1_out,
      I1 => \RD_OCCUPANCY_reg[6]\,
      I2 => \RD_OCCUPANCY_reg[6]_0\,
      I3 => \RD_OCCUPANCY_reg[6]_1\,
      I4 => \RD_OCCUPANCY_reg[6]_2\,
      I5 => \RD_OCCUPANCY_reg[6]_3\,
      O => \^gray_to_bin\(0)
    );
\RD_OCCUPANCY_reg[6]_i_1__1\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_RD_OCCUPANCY_reg[6]_i_1__1_CO_UNCONNECTED\(7 downto 6),
      CO(5) => \RD_OCCUPANCY_reg[6]_i_1__1_n_2\,
      CO(4) => \RD_OCCUPANCY_reg[6]_i_1__1_n_3\,
      CO(3) => \RD_OCCUPANCY_reg[6]_i_1__1_n_4\,
      CO(2) => \RD_OCCUPANCY_reg[6]_i_1__1_n_5\,
      CO(1) => \RD_OCCUPANCY_reg[6]_i_1__1_n_6\,
      CO(0) => \RD_OCCUPANCY_reg[6]_i_1__1_n_7\,
      DI(7 downto 6) => B"00",
      DI(5 downto 2) => DI(4 downto 1),
      DI(1) => \^gray_to_bin\(0),
      DI(0) => DI(0),
      O(7) => \NLW_RD_OCCUPANCY_reg[6]_i_1__1_O_UNCONNECTED\(7),
      O(6 downto 0) => D(6 downto 0),
      S(7) => '0',
      S(6 downto 2) => S(4 downto 0),
      S(1) => \RD_OCCUPANCY[6]_i_13__1_n_0\,
      S(0) => \RD_OCCUPANCY[6]_i_14__1_n_0\
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync_reg1_0(0),
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync5,
      Q => p_1_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity quadsgmii_0_TEST_qsgmii_sync_block_115 is
  port (
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_out : out STD_LOGIC;
    \RD_OCCUPANCY_reg[6]\ : in STD_LOGIC;
    \RD_OCCUPANCY_reg[6]_0\ : in STD_LOGIC;
    \RD_OCCUPANCY_reg[6]_1\ : in STD_LOGIC;
    \RD_OCCUPANCY_reg[6]_2\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    userclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmii_0_TEST_qsgmii_sync_block_115 : entity is "qsgmii_sync_block";
end quadsgmii_0_TEST_qsgmii_sync_block_115;

architecture STRUCTURE of quadsgmii_0_TEST_qsgmii_sync_block_115 is
  signal \^data_out\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute msgon : string;
  attribute msgon of data_sync_reg1 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute msgon of data_sync_reg2 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute msgon of data_sync_reg3 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute msgon of data_sync_reg4 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute msgon of data_sync_reg5 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute msgon of data_sync_reg6 : label is "FALSE";
begin
  data_out <= \^data_out\;
\RD_OCCUPANCY[6]_i_5__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \^data_out\,
      I1 => \RD_OCCUPANCY_reg[6]\,
      I2 => \RD_OCCUPANCY_reg[6]_0\,
      I3 => \RD_OCCUPANCY_reg[6]_1\,
      I4 => \RD_OCCUPANCY_reg[6]_2\,
      O => DI(0)
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => Q(0),
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync5,
      Q => \^data_out\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity quadsgmii_0_TEST_qsgmii_sync_block_116 is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_out : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \RD_OCCUPANCY_reg[6]\ : in STD_LOGIC;
    \RD_OCCUPANCY_reg[6]_0\ : in STD_LOGIC;
    \RD_OCCUPANCY_reg[6]_1\ : in STD_LOGIC;
    \RD_OCCUPANCY_reg[6]_2\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    data_sync_reg1_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    userclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmii_0_TEST_qsgmii_sync_block_116 : entity is "qsgmii_sync_block";
end quadsgmii_0_TEST_qsgmii_sync_block_116;

architecture STRUCTURE of quadsgmii_0_TEST_qsgmii_sync_block_116 is
  signal \^data_out\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute msgon : string;
  attribute msgon of data_sync_reg1 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute msgon of data_sync_reg2 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute msgon of data_sync_reg3 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute msgon of data_sync_reg4 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute msgon of data_sync_reg5 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute msgon of data_sync_reg6 : label is "FALSE";
begin
  data_out <= \^data_out\;
\RD_OCCUPANCY[6]_i_12__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \^data_out\,
      I1 => \RD_OCCUPANCY_reg[6]\,
      I2 => \RD_OCCUPANCY_reg[6]_0\,
      I3 => \RD_OCCUPANCY_reg[6]_1\,
      I4 => \RD_OCCUPANCY_reg[6]_2\,
      I5 => Q(0),
      O => S(0)
    );
\RD_OCCUPANCY[6]_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^data_out\,
      I1 => \RD_OCCUPANCY_reg[6]\,
      I2 => \RD_OCCUPANCY_reg[6]_0\,
      I3 => \RD_OCCUPANCY_reg[6]_1\,
      O => DI(0)
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync_reg1_0(0),
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync5,
      Q => \^data_out\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity quadsgmii_0_TEST_qsgmii_sync_block_117 is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_out : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \RD_OCCUPANCY_reg[6]\ : in STD_LOGIC;
    \RD_OCCUPANCY_reg[6]_0\ : in STD_LOGIC;
    \RD_OCCUPANCY_reg[6]_1\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    data_sync_reg1_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    userclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmii_0_TEST_qsgmii_sync_block_117 : entity is "qsgmii_sync_block";
end quadsgmii_0_TEST_qsgmii_sync_block_117;

architecture STRUCTURE of quadsgmii_0_TEST_qsgmii_sync_block_117 is
  signal \^data_out\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute msgon : string;
  attribute msgon of data_sync_reg1 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute msgon of data_sync_reg2 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute msgon of data_sync_reg3 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute msgon of data_sync_reg4 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute msgon of data_sync_reg5 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute msgon of data_sync_reg6 : label is "FALSE";
begin
  data_out <= \^data_out\;
\RD_OCCUPANCY[6]_i_11__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
        port map (
      I0 => \^data_out\,
      I1 => \RD_OCCUPANCY_reg[6]\,
      I2 => \RD_OCCUPANCY_reg[6]_0\,
      I3 => \RD_OCCUPANCY_reg[6]_1\,
      I4 => Q(0),
      O => S(0)
    );
\RD_OCCUPANCY[6]_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^data_out\,
      I1 => \RD_OCCUPANCY_reg[6]\,
      I2 => \RD_OCCUPANCY_reg[6]_0\,
      O => DI(0)
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync_reg1_0(0),
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync5,
      Q => \^data_out\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity quadsgmii_0_TEST_qsgmii_sync_block_118 is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_out : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \RD_OCCUPANCY_reg[6]\ : in STD_LOGIC;
    \RD_OCCUPANCY_reg[6]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    data_sync_reg1_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    userclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmii_0_TEST_qsgmii_sync_block_118 : entity is "qsgmii_sync_block";
end quadsgmii_0_TEST_qsgmii_sync_block_118;

architecture STRUCTURE of quadsgmii_0_TEST_qsgmii_sync_block_118 is
  signal \^data_out\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute msgon : string;
  attribute msgon of data_sync_reg1 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute msgon of data_sync_reg2 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute msgon of data_sync_reg3 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute msgon of data_sync_reg4 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute msgon of data_sync_reg5 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute msgon of data_sync_reg6 : label is "FALSE";
begin
  data_out <= \^data_out\;
\RD_OCCUPANCY[6]_i_10__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \^data_out\,
      I1 => \RD_OCCUPANCY_reg[6]\,
      I2 => \RD_OCCUPANCY_reg[6]_0\,
      I3 => Q(0),
      O => S(0)
    );
\RD_OCCUPANCY[6]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_out\,
      I1 => \RD_OCCUPANCY_reg[6]\,
      O => DI(0)
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync_reg1_0(0),
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync5,
      Q => \^data_out\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity quadsgmii_0_TEST_qsgmii_sync_block_119 is
  port (
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    data_out : out STD_LOGIC;
    \RD_OCCUPANCY_reg[6]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    data_sync_reg1_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    userclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmii_0_TEST_qsgmii_sync_block_119 : entity is "qsgmii_sync_block";
end quadsgmii_0_TEST_qsgmii_sync_block_119;

architecture STRUCTURE of quadsgmii_0_TEST_qsgmii_sync_block_119 is
  signal \^data_out\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute msgon : string;
  attribute msgon of data_sync_reg1 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute msgon of data_sync_reg2 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute msgon of data_sync_reg3 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute msgon of data_sync_reg4 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute msgon of data_sync_reg5 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute msgon of data_sync_reg6 : label is "FALSE";
begin
  data_out <= \^data_out\;
\RD_OCCUPANCY[6]_i_8__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^data_out\,
      I1 => Q(1),
      O => S(1)
    );
\RD_OCCUPANCY[6]_i_9__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^data_out\,
      I1 => \RD_OCCUPANCY_reg[6]\,
      I2 => Q(0),
      O => S(0)
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync_reg1_0(0),
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync5,
      Q => \^data_out\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity quadsgmii_0_TEST_qsgmii_sync_block_120 is
  port (
    data_out : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxrecclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmii_0_TEST_qsgmii_sync_block_120 : entity is "qsgmii_sync_block";
end quadsgmii_0_TEST_qsgmii_sync_block_120;

architecture STRUCTURE of quadsgmii_0_TEST_qsgmii_sync_block_120 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute msgon : string;
  attribute msgon of data_sync_reg1 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute msgon of data_sync_reg2 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute msgon of data_sync_reg3 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute msgon of data_sync_reg4 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute msgon of data_sync_reg5 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute msgon of data_sync_reg6 : label is "FALSE";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => Q(0),
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity quadsgmii_0_TEST_qsgmii_sync_block_121 is
  port (
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    data_out : in STD_LOGIC;
    \WR_OCCUPANCY[6]_i_8__0_0\ : in STD_LOGIC;
    \WR_OCCUPANCY[6]_i_8__0_1\ : in STD_LOGIC;
    \WR_OCCUPANCY[6]_i_8__0_2\ : in STD_LOGIC;
    \WR_OCCUPANCY[6]_i_8__0_3\ : in STD_LOGIC;
    \WR_OCCUPANCY_reg[6]\ : in STD_LOGIC;
    data_sync_reg1_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxrecclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmii_0_TEST_qsgmii_sync_block_121 : entity is "qsgmii_sync_block";
end quadsgmii_0_TEST_qsgmii_sync_block_121;

architecture STRUCTURE of quadsgmii_0_TEST_qsgmii_sync_block_121 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  signal p_31_in : STD_LOGIC;
  signal p_4_in27_in : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute msgon : string;
  attribute msgon of data_sync_reg1 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute msgon of data_sync_reg2 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute msgon of data_sync_reg3 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute msgon of data_sync_reg4 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute msgon of data_sync_reg5 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute msgon of data_sync_reg6 : label is "FALSE";
begin
\WR_OCCUPANCY[6]_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(1),
      I1 => p_31_in,
      O => S(1)
    );
\WR_OCCUPANCY[6]_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => Q(0),
      I1 => p_31_in,
      I2 => \WR_OCCUPANCY_reg[6]\,
      O => S(0)
    );
\WR_OCCUPANCY[6]_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_4_in27_in,
      I1 => data_out,
      I2 => \WR_OCCUPANCY[6]_i_8__0_0\,
      I3 => \WR_OCCUPANCY[6]_i_8__0_1\,
      I4 => \WR_OCCUPANCY[6]_i_8__0_2\,
      I5 => \WR_OCCUPANCY[6]_i_8__0_3\,
      O => p_31_in
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync_reg1_0(0),
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync5,
      Q => p_4_in27_in,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity quadsgmii_0_TEST_qsgmii_sync_block_122 is
  port (
    data_out : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxrecclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmii_0_TEST_qsgmii_sync_block_122 : entity is "qsgmii_sync_block";
end quadsgmii_0_TEST_qsgmii_sync_block_122;

architecture STRUCTURE of quadsgmii_0_TEST_qsgmii_sync_block_122 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute msgon : string;
  attribute msgon of data_sync_reg1 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute msgon of data_sync_reg2 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute msgon of data_sync_reg3 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute msgon of data_sync_reg4 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute msgon of data_sync_reg5 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute msgon of data_sync_reg6 : label is "FALSE";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => Q(0),
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity quadsgmii_0_TEST_qsgmii_sync_block_123 is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_out : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \WR_OCCUPANCY_reg[6]\ : in STD_LOGIC;
    \WR_OCCUPANCY_reg[6]_0\ : in STD_LOGIC;
    \WR_OCCUPANCY_reg[6]_1\ : in STD_LOGIC;
    \WR_OCCUPANCY_reg[6]_2\ : in STD_LOGIC;
    data_sync_reg1_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxrecclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmii_0_TEST_qsgmii_sync_block_123 : entity is "qsgmii_sync_block";
end quadsgmii_0_TEST_qsgmii_sync_block_123;

architecture STRUCTURE of quadsgmii_0_TEST_qsgmii_sync_block_123 is
  signal \^data_out\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute msgon : string;
  attribute msgon of data_sync_reg1 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute msgon of data_sync_reg2 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute msgon of data_sync_reg3 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute msgon of data_sync_reg4 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute msgon of data_sync_reg5 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute msgon of data_sync_reg6 : label is "FALSE";
begin
  data_out <= \^data_out\;
\WR_OCCUPANCY[6]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => Q(0),
      I1 => \^data_out\,
      I2 => \WR_OCCUPANCY_reg[6]\,
      I3 => \WR_OCCUPANCY_reg[6]_0\,
      I4 => \WR_OCCUPANCY_reg[6]_1\,
      I5 => \WR_OCCUPANCY_reg[6]_2\,
      O => S(0)
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync_reg1_0(0),
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync5,
      Q => \^data_out\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity quadsgmii_0_TEST_qsgmii_sync_block_124 is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_out : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \WR_OCCUPANCY_reg[6]\ : in STD_LOGIC;
    \WR_OCCUPANCY_reg[6]_0\ : in STD_LOGIC;
    \WR_OCCUPANCY_reg[6]_1\ : in STD_LOGIC;
    data_sync_reg1_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxrecclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmii_0_TEST_qsgmii_sync_block_124 : entity is "qsgmii_sync_block";
end quadsgmii_0_TEST_qsgmii_sync_block_124;

architecture STRUCTURE of quadsgmii_0_TEST_qsgmii_sync_block_124 is
  signal \^data_out\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute msgon : string;
  attribute msgon of data_sync_reg1 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute msgon of data_sync_reg2 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute msgon of data_sync_reg3 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute msgon of data_sync_reg4 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute msgon of data_sync_reg5 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute msgon of data_sync_reg6 : label is "FALSE";
begin
  data_out <= \^data_out\;
\WR_OCCUPANCY[6]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
        port map (
      I0 => Q(0),
      I1 => \^data_out\,
      I2 => \WR_OCCUPANCY_reg[6]\,
      I3 => \WR_OCCUPANCY_reg[6]_0\,
      I4 => \WR_OCCUPANCY_reg[6]_1\,
      O => S(0)
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync_reg1_0(0),
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync5,
      Q => \^data_out\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity quadsgmii_0_TEST_qsgmii_sync_block_125 is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_out : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \WR_OCCUPANCY_reg[6]\ : in STD_LOGIC;
    \WR_OCCUPANCY_reg[6]_0\ : in STD_LOGIC;
    data_sync_reg1_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxrecclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmii_0_TEST_qsgmii_sync_block_125 : entity is "qsgmii_sync_block";
end quadsgmii_0_TEST_qsgmii_sync_block_125;

architecture STRUCTURE of quadsgmii_0_TEST_qsgmii_sync_block_125 is
  signal \^data_out\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute msgon : string;
  attribute msgon of data_sync_reg1 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute msgon of data_sync_reg2 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute msgon of data_sync_reg3 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute msgon of data_sync_reg4 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute msgon of data_sync_reg5 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute msgon of data_sync_reg6 : label is "FALSE";
begin
  data_out <= \^data_out\;
\WR_OCCUPANCY[6]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => Q(0),
      I1 => \^data_out\,
      I2 => \WR_OCCUPANCY_reg[6]\,
      I3 => \WR_OCCUPANCY_reg[6]_0\,
      O => S(0)
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync_reg1_0(0),
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync5,
      Q => \^data_out\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity quadsgmii_0_TEST_qsgmii_sync_block_126 is
  port (
    data_out : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 5 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \WR_OCCUPANCY_reg[6]\ : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 4 downto 0 );
    data_sync_reg1_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxrecclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmii_0_TEST_qsgmii_sync_block_126 : entity is "qsgmii_sync_block";
end quadsgmii_0_TEST_qsgmii_sync_block_126;

architecture STRUCTURE of quadsgmii_0_TEST_qsgmii_sync_block_126 is
  signal \WR_OCCUPANCY[6]_i_2__0_n_0\ : STD_LOGIC;
  signal \WR_OCCUPANCY[6]_i_3__0_n_0\ : STD_LOGIC;
  signal \WR_OCCUPANCY_reg[6]_i_1__0_n_2\ : STD_LOGIC;
  signal \WR_OCCUPANCY_reg[6]_i_1__0_n_3\ : STD_LOGIC;
  signal \WR_OCCUPANCY_reg[6]_i_1__0_n_4\ : STD_LOGIC;
  signal \WR_OCCUPANCY_reg[6]_i_1__0_n_5\ : STD_LOGIC;
  signal \WR_OCCUPANCY_reg[6]_i_1__0_n_6\ : STD_LOGIC;
  signal \WR_OCCUPANCY_reg[6]_i_1__0_n_7\ : STD_LOGIC;
  signal \^data_out\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  signal \NLW_WR_OCCUPANCY_reg[6]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_WR_OCCUPANCY_reg[6]_i_1__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute msgon : string;
  attribute msgon of data_sync_reg1 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute msgon of data_sync_reg2 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute msgon of data_sync_reg3 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute msgon of data_sync_reg4 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute msgon of data_sync_reg5 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute msgon of data_sync_reg6 : label is "FALSE";
begin
  data_out <= \^data_out\;
\WR_OCCUPANCY[6]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(6),
      I1 => \^data_out\,
      O => \WR_OCCUPANCY[6]_i_2__0_n_0\
    );
\WR_OCCUPANCY[6]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => Q(5),
      I1 => \^data_out\,
      I2 => \WR_OCCUPANCY_reg[6]\,
      O => \WR_OCCUPANCY[6]_i_3__0_n_0\
    );
\WR_OCCUPANCY_reg[6]_i_1__0\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_WR_OCCUPANCY_reg[6]_i_1__0_CO_UNCONNECTED\(7 downto 6),
      CO(5) => \WR_OCCUPANCY_reg[6]_i_1__0_n_2\,
      CO(4) => \WR_OCCUPANCY_reg[6]_i_1__0_n_3\,
      CO(3) => \WR_OCCUPANCY_reg[6]_i_1__0_n_4\,
      CO(2) => \WR_OCCUPANCY_reg[6]_i_1__0_n_5\,
      CO(1) => \WR_OCCUPANCY_reg[6]_i_1__0_n_6\,
      CO(0) => \WR_OCCUPANCY_reg[6]_i_1__0_n_7\,
      DI(7 downto 6) => B"00",
      DI(5 downto 0) => Q(5 downto 0),
      O(7) => \NLW_WR_OCCUPANCY_reg[6]_i_1__0_O_UNCONNECTED\(7),
      O(6 downto 1) => D(5 downto 0),
      O(0) => \NLW_WR_OCCUPANCY_reg[6]_i_1__0_O_UNCONNECTED\(0),
      S(7) => '0',
      S(6) => \WR_OCCUPANCY[6]_i_2__0_n_0\,
      S(5) => \WR_OCCUPANCY[6]_i_3__0_n_0\,
      S(4 downto 0) => S(4 downto 0)
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync_reg1_0(0),
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync5,
      Q => \^data_out\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity quadsgmii_0_TEST_qsgmii_sync_block_127 is
  port (
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_out : out STD_LOGIC;
    GRAY_TO_BIN : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    userclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmii_0_TEST_qsgmii_sync_block_127 : entity is "qsgmii_sync_block";
end quadsgmii_0_TEST_qsgmii_sync_block_127;

architecture STRUCTURE of quadsgmii_0_TEST_qsgmii_sync_block_127 is
  signal \^data_out\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute msgon : string;
  attribute msgon of data_sync_reg1 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute msgon of data_sync_reg2 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute msgon of data_sync_reg3 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute msgon of data_sync_reg4 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute msgon of data_sync_reg5 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute msgon of data_sync_reg6 : label is "FALSE";
begin
  data_out <= \^data_out\;
\RD_OCCUPANCY[6]_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_out\,
      I1 => GRAY_TO_BIN(0),
      O => DI(0)
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => Q(0),
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync5,
      Q => \^data_out\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity quadsgmii_0_TEST_qsgmii_sync_block_128 is
  port (
    GRAY_TO_BIN : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 6 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    data_out : in STD_LOGIC;
    \RD_OCCUPANCY_reg[6]\ : in STD_LOGIC;
    \RD_OCCUPANCY_reg[6]_0\ : in STD_LOGIC;
    \RD_OCCUPANCY_reg[6]_1\ : in STD_LOGIC;
    \RD_OCCUPANCY_reg[6]_2\ : in STD_LOGIC;
    \RD_OCCUPANCY_reg[6]_3\ : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 4 downto 0 );
    S : in STD_LOGIC_VECTOR ( 4 downto 0 );
    data_sync_reg1_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    userclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmii_0_TEST_qsgmii_sync_block_128 : entity is "qsgmii_sync_block";
end quadsgmii_0_TEST_qsgmii_sync_block_128;

architecture STRUCTURE of quadsgmii_0_TEST_qsgmii_sync_block_128 is
  signal \^gray_to_bin\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \RD_OCCUPANCY[6]_i_13__0_n_0\ : STD_LOGIC;
  signal \RD_OCCUPANCY[6]_i_14__0_n_0\ : STD_LOGIC;
  signal \RD_OCCUPANCY_reg[6]_i_1__0_n_2\ : STD_LOGIC;
  signal \RD_OCCUPANCY_reg[6]_i_1__0_n_3\ : STD_LOGIC;
  signal \RD_OCCUPANCY_reg[6]_i_1__0_n_4\ : STD_LOGIC;
  signal \RD_OCCUPANCY_reg[6]_i_1__0_n_5\ : STD_LOGIC;
  signal \RD_OCCUPANCY_reg[6]_i_1__0_n_6\ : STD_LOGIC;
  signal \RD_OCCUPANCY_reg[6]_i_1__0_n_7\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  signal p_1_out : STD_LOGIC;
  signal \NLW_RD_OCCUPANCY_reg[6]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_RD_OCCUPANCY_reg[6]_i_1__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute msgon : string;
  attribute msgon of data_sync_reg1 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute msgon of data_sync_reg2 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute msgon of data_sync_reg3 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute msgon of data_sync_reg4 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute msgon of data_sync_reg5 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute msgon of data_sync_reg6 : label is "FALSE";
begin
  GRAY_TO_BIN(0) <= \^gray_to_bin\(0);
\RD_OCCUPANCY[6]_i_13__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^gray_to_bin\(0),
      I1 => Q(1),
      O => \RD_OCCUPANCY[6]_i_13__0_n_0\
    );
\RD_OCCUPANCY[6]_i_14__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^gray_to_bin\(0),
      I1 => data_out,
      I2 => Q(0),
      O => \RD_OCCUPANCY[6]_i_14__0_n_0\
    );
\RD_OCCUPANCY[6]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_1_out,
      I1 => \RD_OCCUPANCY_reg[6]\,
      I2 => \RD_OCCUPANCY_reg[6]_0\,
      I3 => \RD_OCCUPANCY_reg[6]_1\,
      I4 => \RD_OCCUPANCY_reg[6]_2\,
      I5 => \RD_OCCUPANCY_reg[6]_3\,
      O => \^gray_to_bin\(0)
    );
\RD_OCCUPANCY_reg[6]_i_1__0\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_RD_OCCUPANCY_reg[6]_i_1__0_CO_UNCONNECTED\(7 downto 6),
      CO(5) => \RD_OCCUPANCY_reg[6]_i_1__0_n_2\,
      CO(4) => \RD_OCCUPANCY_reg[6]_i_1__0_n_3\,
      CO(3) => \RD_OCCUPANCY_reg[6]_i_1__0_n_4\,
      CO(2) => \RD_OCCUPANCY_reg[6]_i_1__0_n_5\,
      CO(1) => \RD_OCCUPANCY_reg[6]_i_1__0_n_6\,
      CO(0) => \RD_OCCUPANCY_reg[6]_i_1__0_n_7\,
      DI(7 downto 6) => B"00",
      DI(5 downto 2) => DI(4 downto 1),
      DI(1) => \^gray_to_bin\(0),
      DI(0) => DI(0),
      O(7) => \NLW_RD_OCCUPANCY_reg[6]_i_1__0_O_UNCONNECTED\(7),
      O(6 downto 0) => D(6 downto 0),
      S(7) => '0',
      S(6 downto 2) => S(4 downto 0),
      S(1) => \RD_OCCUPANCY[6]_i_13__0_n_0\,
      S(0) => \RD_OCCUPANCY[6]_i_14__0_n_0\
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync_reg1_0(0),
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync5,
      Q => p_1_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity quadsgmii_0_TEST_qsgmii_sync_block_129 is
  port (
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_out : out STD_LOGIC;
    \RD_OCCUPANCY_reg[6]\ : in STD_LOGIC;
    \RD_OCCUPANCY_reg[6]_0\ : in STD_LOGIC;
    \RD_OCCUPANCY_reg[6]_1\ : in STD_LOGIC;
    \RD_OCCUPANCY_reg[6]_2\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    userclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmii_0_TEST_qsgmii_sync_block_129 : entity is "qsgmii_sync_block";
end quadsgmii_0_TEST_qsgmii_sync_block_129;

architecture STRUCTURE of quadsgmii_0_TEST_qsgmii_sync_block_129 is
  signal \^data_out\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute msgon : string;
  attribute msgon of data_sync_reg1 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute msgon of data_sync_reg2 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute msgon of data_sync_reg3 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute msgon of data_sync_reg4 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute msgon of data_sync_reg5 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute msgon of data_sync_reg6 : label is "FALSE";
begin
  data_out <= \^data_out\;
\RD_OCCUPANCY[6]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \^data_out\,
      I1 => \RD_OCCUPANCY_reg[6]\,
      I2 => \RD_OCCUPANCY_reg[6]_0\,
      I3 => \RD_OCCUPANCY_reg[6]_1\,
      I4 => \RD_OCCUPANCY_reg[6]_2\,
      O => DI(0)
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => Q(0),
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync5,
      Q => \^data_out\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity quadsgmii_0_TEST_qsgmii_sync_block_130 is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_out : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \RD_OCCUPANCY_reg[6]\ : in STD_LOGIC;
    \RD_OCCUPANCY_reg[6]_0\ : in STD_LOGIC;
    \RD_OCCUPANCY_reg[6]_1\ : in STD_LOGIC;
    \RD_OCCUPANCY_reg[6]_2\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    data_sync_reg1_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    userclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmii_0_TEST_qsgmii_sync_block_130 : entity is "qsgmii_sync_block";
end quadsgmii_0_TEST_qsgmii_sync_block_130;

architecture STRUCTURE of quadsgmii_0_TEST_qsgmii_sync_block_130 is
  signal \^data_out\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute msgon : string;
  attribute msgon of data_sync_reg1 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute msgon of data_sync_reg2 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute msgon of data_sync_reg3 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute msgon of data_sync_reg4 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute msgon of data_sync_reg5 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute msgon of data_sync_reg6 : label is "FALSE";
begin
  data_out <= \^data_out\;
\RD_OCCUPANCY[6]_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \^data_out\,
      I1 => \RD_OCCUPANCY_reg[6]\,
      I2 => \RD_OCCUPANCY_reg[6]_0\,
      I3 => \RD_OCCUPANCY_reg[6]_1\,
      I4 => \RD_OCCUPANCY_reg[6]_2\,
      I5 => Q(0),
      O => S(0)
    );
\RD_OCCUPANCY[6]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^data_out\,
      I1 => \RD_OCCUPANCY_reg[6]\,
      I2 => \RD_OCCUPANCY_reg[6]_0\,
      I3 => \RD_OCCUPANCY_reg[6]_1\,
      O => DI(0)
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync_reg1_0(0),
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync5,
      Q => \^data_out\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity quadsgmii_0_TEST_qsgmii_sync_block_131 is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_out : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \RD_OCCUPANCY_reg[6]\ : in STD_LOGIC;
    \RD_OCCUPANCY_reg[6]_0\ : in STD_LOGIC;
    \RD_OCCUPANCY_reg[6]_1\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    data_sync_reg1_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    userclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmii_0_TEST_qsgmii_sync_block_131 : entity is "qsgmii_sync_block";
end quadsgmii_0_TEST_qsgmii_sync_block_131;

architecture STRUCTURE of quadsgmii_0_TEST_qsgmii_sync_block_131 is
  signal \^data_out\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute msgon : string;
  attribute msgon of data_sync_reg1 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute msgon of data_sync_reg2 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute msgon of data_sync_reg3 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute msgon of data_sync_reg4 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute msgon of data_sync_reg5 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute msgon of data_sync_reg6 : label is "FALSE";
begin
  data_out <= \^data_out\;
\RD_OCCUPANCY[6]_i_11__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
        port map (
      I0 => \^data_out\,
      I1 => \RD_OCCUPANCY_reg[6]\,
      I2 => \RD_OCCUPANCY_reg[6]_0\,
      I3 => \RD_OCCUPANCY_reg[6]_1\,
      I4 => Q(0),
      O => S(0)
    );
\RD_OCCUPANCY[6]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^data_out\,
      I1 => \RD_OCCUPANCY_reg[6]\,
      I2 => \RD_OCCUPANCY_reg[6]_0\,
      O => DI(0)
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync_reg1_0(0),
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync5,
      Q => \^data_out\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity quadsgmii_0_TEST_qsgmii_sync_block_132 is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_out : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \RD_OCCUPANCY_reg[6]\ : in STD_LOGIC;
    \RD_OCCUPANCY_reg[6]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    data_sync_reg1_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    userclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmii_0_TEST_qsgmii_sync_block_132 : entity is "qsgmii_sync_block";
end quadsgmii_0_TEST_qsgmii_sync_block_132;

architecture STRUCTURE of quadsgmii_0_TEST_qsgmii_sync_block_132 is
  signal \^data_out\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute msgon : string;
  attribute msgon of data_sync_reg1 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute msgon of data_sync_reg2 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute msgon of data_sync_reg3 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute msgon of data_sync_reg4 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute msgon of data_sync_reg5 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute msgon of data_sync_reg6 : label is "FALSE";
begin
  data_out <= \^data_out\;
\RD_OCCUPANCY[6]_i_10__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \^data_out\,
      I1 => \RD_OCCUPANCY_reg[6]\,
      I2 => \RD_OCCUPANCY_reg[6]_0\,
      I3 => Q(0),
      O => S(0)
    );
\RD_OCCUPANCY[6]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_out\,
      I1 => \RD_OCCUPANCY_reg[6]\,
      O => DI(0)
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync_reg1_0(0),
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync5,
      Q => \^data_out\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity quadsgmii_0_TEST_qsgmii_sync_block_133 is
  port (
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    data_out : out STD_LOGIC;
    \RD_OCCUPANCY_reg[6]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    data_sync_reg1_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    userclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmii_0_TEST_qsgmii_sync_block_133 : entity is "qsgmii_sync_block";
end quadsgmii_0_TEST_qsgmii_sync_block_133;

architecture STRUCTURE of quadsgmii_0_TEST_qsgmii_sync_block_133 is
  signal \^data_out\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute msgon : string;
  attribute msgon of data_sync_reg1 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute msgon of data_sync_reg2 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute msgon of data_sync_reg3 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute msgon of data_sync_reg4 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute msgon of data_sync_reg5 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute msgon of data_sync_reg6 : label is "FALSE";
begin
  data_out <= \^data_out\;
\RD_OCCUPANCY[6]_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^data_out\,
      I1 => Q(1),
      O => S(1)
    );
\RD_OCCUPANCY[6]_i_9__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^data_out\,
      I1 => \RD_OCCUPANCY_reg[6]\,
      I2 => Q(0),
      O => S(0)
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync_reg1_0(0),
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync5,
      Q => \^data_out\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity quadsgmii_0_TEST_qsgmii_sync_block_134 is
  port (
    data_out : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxrecclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmii_0_TEST_qsgmii_sync_block_134 : entity is "qsgmii_sync_block";
end quadsgmii_0_TEST_qsgmii_sync_block_134;

architecture STRUCTURE of quadsgmii_0_TEST_qsgmii_sync_block_134 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute msgon : string;
  attribute msgon of data_sync_reg1 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute msgon of data_sync_reg2 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute msgon of data_sync_reg3 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute msgon of data_sync_reg4 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute msgon of data_sync_reg5 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute msgon of data_sync_reg6 : label is "FALSE";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => Q(0),
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity quadsgmii_0_TEST_qsgmii_sync_block_135 is
  port (
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    data_out : in STD_LOGIC;
    \WR_OCCUPANCY[6]_i_8_0\ : in STD_LOGIC;
    \WR_OCCUPANCY[6]_i_8_1\ : in STD_LOGIC;
    \WR_OCCUPANCY[6]_i_8_2\ : in STD_LOGIC;
    \WR_OCCUPANCY[6]_i_8_3\ : in STD_LOGIC;
    \WR_OCCUPANCY_reg[6]\ : in STD_LOGIC;
    data_sync_reg1_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxrecclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmii_0_TEST_qsgmii_sync_block_135 : entity is "qsgmii_sync_block";
end quadsgmii_0_TEST_qsgmii_sync_block_135;

architecture STRUCTURE of quadsgmii_0_TEST_qsgmii_sync_block_135 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  signal p_31_in : STD_LOGIC;
  signal p_4_in27_in : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute msgon : string;
  attribute msgon of data_sync_reg1 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute msgon of data_sync_reg2 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute msgon of data_sync_reg3 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute msgon of data_sync_reg4 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute msgon of data_sync_reg5 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute msgon of data_sync_reg6 : label is "FALSE";
begin
\WR_OCCUPANCY[6]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(1),
      I1 => p_31_in,
      O => S(1)
    );
\WR_OCCUPANCY[6]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => Q(0),
      I1 => p_31_in,
      I2 => \WR_OCCUPANCY_reg[6]\,
      O => S(0)
    );
\WR_OCCUPANCY[6]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_4_in27_in,
      I1 => data_out,
      I2 => \WR_OCCUPANCY[6]_i_8_0\,
      I3 => \WR_OCCUPANCY[6]_i_8_1\,
      I4 => \WR_OCCUPANCY[6]_i_8_2\,
      I5 => \WR_OCCUPANCY[6]_i_8_3\,
      O => p_31_in
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync_reg1_0(0),
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync5,
      Q => p_4_in27_in,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity quadsgmii_0_TEST_qsgmii_sync_block_136 is
  port (
    data_out : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxrecclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmii_0_TEST_qsgmii_sync_block_136 : entity is "qsgmii_sync_block";
end quadsgmii_0_TEST_qsgmii_sync_block_136;

architecture STRUCTURE of quadsgmii_0_TEST_qsgmii_sync_block_136 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute msgon : string;
  attribute msgon of data_sync_reg1 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute msgon of data_sync_reg2 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute msgon of data_sync_reg3 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute msgon of data_sync_reg4 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute msgon of data_sync_reg5 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute msgon of data_sync_reg6 : label is "FALSE";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => Q(0),
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity quadsgmii_0_TEST_qsgmii_sync_block_137 is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_out : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \WR_OCCUPANCY_reg[6]\ : in STD_LOGIC;
    \WR_OCCUPANCY_reg[6]_0\ : in STD_LOGIC;
    \WR_OCCUPANCY_reg[6]_1\ : in STD_LOGIC;
    \WR_OCCUPANCY_reg[6]_2\ : in STD_LOGIC;
    data_sync_reg1_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxrecclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmii_0_TEST_qsgmii_sync_block_137 : entity is "qsgmii_sync_block";
end quadsgmii_0_TEST_qsgmii_sync_block_137;

architecture STRUCTURE of quadsgmii_0_TEST_qsgmii_sync_block_137 is
  signal \^data_out\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute msgon : string;
  attribute msgon of data_sync_reg1 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute msgon of data_sync_reg2 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute msgon of data_sync_reg3 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute msgon of data_sync_reg4 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute msgon of data_sync_reg5 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute msgon of data_sync_reg6 : label is "FALSE";
begin
  data_out <= \^data_out\;
\WR_OCCUPANCY[6]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => Q(0),
      I1 => \^data_out\,
      I2 => \WR_OCCUPANCY_reg[6]\,
      I3 => \WR_OCCUPANCY_reg[6]_0\,
      I4 => \WR_OCCUPANCY_reg[6]_1\,
      I5 => \WR_OCCUPANCY_reg[6]_2\,
      O => S(0)
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync_reg1_0(0),
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync5,
      Q => \^data_out\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity quadsgmii_0_TEST_qsgmii_sync_block_138 is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_out : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \WR_OCCUPANCY_reg[6]\ : in STD_LOGIC;
    \WR_OCCUPANCY_reg[6]_0\ : in STD_LOGIC;
    \WR_OCCUPANCY_reg[6]_1\ : in STD_LOGIC;
    data_sync_reg1_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxrecclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmii_0_TEST_qsgmii_sync_block_138 : entity is "qsgmii_sync_block";
end quadsgmii_0_TEST_qsgmii_sync_block_138;

architecture STRUCTURE of quadsgmii_0_TEST_qsgmii_sync_block_138 is
  signal \^data_out\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute msgon : string;
  attribute msgon of data_sync_reg1 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute msgon of data_sync_reg2 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute msgon of data_sync_reg3 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute msgon of data_sync_reg4 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute msgon of data_sync_reg5 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute msgon of data_sync_reg6 : label is "FALSE";
begin
  data_out <= \^data_out\;
\WR_OCCUPANCY[6]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
        port map (
      I0 => Q(0),
      I1 => \^data_out\,
      I2 => \WR_OCCUPANCY_reg[6]\,
      I3 => \WR_OCCUPANCY_reg[6]_0\,
      I4 => \WR_OCCUPANCY_reg[6]_1\,
      O => S(0)
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync_reg1_0(0),
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync5,
      Q => \^data_out\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity quadsgmii_0_TEST_qsgmii_sync_block_139 is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_out : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \WR_OCCUPANCY_reg[6]\ : in STD_LOGIC;
    \WR_OCCUPANCY_reg[6]_0\ : in STD_LOGIC;
    data_sync_reg1_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxrecclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmii_0_TEST_qsgmii_sync_block_139 : entity is "qsgmii_sync_block";
end quadsgmii_0_TEST_qsgmii_sync_block_139;

architecture STRUCTURE of quadsgmii_0_TEST_qsgmii_sync_block_139 is
  signal \^data_out\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute msgon : string;
  attribute msgon of data_sync_reg1 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute msgon of data_sync_reg2 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute msgon of data_sync_reg3 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute msgon of data_sync_reg4 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute msgon of data_sync_reg5 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute msgon of data_sync_reg6 : label is "FALSE";
begin
  data_out <= \^data_out\;
\WR_OCCUPANCY[6]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => Q(0),
      I1 => \^data_out\,
      I2 => \WR_OCCUPANCY_reg[6]\,
      I3 => \WR_OCCUPANCY_reg[6]_0\,
      O => S(0)
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync_reg1_0(0),
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync5,
      Q => \^data_out\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity quadsgmii_0_TEST_qsgmii_sync_block_140 is
  port (
    data_out : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 5 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \WR_OCCUPANCY_reg[6]\ : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 4 downto 0 );
    data_sync_reg1_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxrecclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmii_0_TEST_qsgmii_sync_block_140 : entity is "qsgmii_sync_block";
end quadsgmii_0_TEST_qsgmii_sync_block_140;

architecture STRUCTURE of quadsgmii_0_TEST_qsgmii_sync_block_140 is
  signal \WR_OCCUPANCY[6]_i_2_n_0\ : STD_LOGIC;
  signal \WR_OCCUPANCY[6]_i_3_n_0\ : STD_LOGIC;
  signal \WR_OCCUPANCY_reg[6]_i_1_n_2\ : STD_LOGIC;
  signal \WR_OCCUPANCY_reg[6]_i_1_n_3\ : STD_LOGIC;
  signal \WR_OCCUPANCY_reg[6]_i_1_n_4\ : STD_LOGIC;
  signal \WR_OCCUPANCY_reg[6]_i_1_n_5\ : STD_LOGIC;
  signal \WR_OCCUPANCY_reg[6]_i_1_n_6\ : STD_LOGIC;
  signal \WR_OCCUPANCY_reg[6]_i_1_n_7\ : STD_LOGIC;
  signal \^data_out\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  signal \NLW_WR_OCCUPANCY_reg[6]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_WR_OCCUPANCY_reg[6]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute msgon : string;
  attribute msgon of data_sync_reg1 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute msgon of data_sync_reg2 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute msgon of data_sync_reg3 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute msgon of data_sync_reg4 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute msgon of data_sync_reg5 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute msgon of data_sync_reg6 : label is "FALSE";
begin
  data_out <= \^data_out\;
\WR_OCCUPANCY[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(6),
      I1 => \^data_out\,
      O => \WR_OCCUPANCY[6]_i_2_n_0\
    );
\WR_OCCUPANCY[6]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => Q(5),
      I1 => \^data_out\,
      I2 => \WR_OCCUPANCY_reg[6]\,
      O => \WR_OCCUPANCY[6]_i_3_n_0\
    );
\WR_OCCUPANCY_reg[6]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_WR_OCCUPANCY_reg[6]_i_1_CO_UNCONNECTED\(7 downto 6),
      CO(5) => \WR_OCCUPANCY_reg[6]_i_1_n_2\,
      CO(4) => \WR_OCCUPANCY_reg[6]_i_1_n_3\,
      CO(3) => \WR_OCCUPANCY_reg[6]_i_1_n_4\,
      CO(2) => \WR_OCCUPANCY_reg[6]_i_1_n_5\,
      CO(1) => \WR_OCCUPANCY_reg[6]_i_1_n_6\,
      CO(0) => \WR_OCCUPANCY_reg[6]_i_1_n_7\,
      DI(7 downto 6) => B"00",
      DI(5 downto 0) => Q(5 downto 0),
      O(7) => \NLW_WR_OCCUPANCY_reg[6]_i_1_O_UNCONNECTED\(7),
      O(6 downto 1) => D(5 downto 0),
      O(0) => \NLW_WR_OCCUPANCY_reg[6]_i_1_O_UNCONNECTED\(0),
      S(7) => '0',
      S(6) => \WR_OCCUPANCY[6]_i_2_n_0\,
      S(5) => \WR_OCCUPANCY[6]_i_3_n_0\,
      S(4 downto 0) => S(4 downto 0)
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync_reg1_0(0),
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync5,
      Q => \^data_out\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity quadsgmii_0_TEST_qsgmii_sync_block_141 is
  port (
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_out : out STD_LOGIC;
    GRAY_TO_BIN : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    userclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmii_0_TEST_qsgmii_sync_block_141 : entity is "qsgmii_sync_block";
end quadsgmii_0_TEST_qsgmii_sync_block_141;

architecture STRUCTURE of quadsgmii_0_TEST_qsgmii_sync_block_141 is
  signal \^data_out\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute msgon : string;
  attribute msgon of data_sync_reg1 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute msgon of data_sync_reg2 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute msgon of data_sync_reg3 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute msgon of data_sync_reg4 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute msgon of data_sync_reg5 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute msgon of data_sync_reg6 : label is "FALSE";
begin
  data_out <= \^data_out\;
\RD_OCCUPANCY[6]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_out\,
      I1 => GRAY_TO_BIN(0),
      O => DI(0)
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => Q(0),
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync5,
      Q => \^data_out\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity quadsgmii_0_TEST_qsgmii_sync_block_142 is
  port (
    GRAY_TO_BIN : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 6 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    data_out : in STD_LOGIC;
    \RD_OCCUPANCY_reg[6]\ : in STD_LOGIC;
    \RD_OCCUPANCY_reg[6]_0\ : in STD_LOGIC;
    \RD_OCCUPANCY_reg[6]_1\ : in STD_LOGIC;
    \RD_OCCUPANCY_reg[6]_2\ : in STD_LOGIC;
    \RD_OCCUPANCY_reg[6]_3\ : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 4 downto 0 );
    S : in STD_LOGIC_VECTOR ( 4 downto 0 );
    data_sync_reg1_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    userclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmii_0_TEST_qsgmii_sync_block_142 : entity is "qsgmii_sync_block";
end quadsgmii_0_TEST_qsgmii_sync_block_142;

architecture STRUCTURE of quadsgmii_0_TEST_qsgmii_sync_block_142 is
  signal \^gray_to_bin\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \RD_OCCUPANCY[6]_i_13_n_0\ : STD_LOGIC;
  signal \RD_OCCUPANCY[6]_i_14_n_0\ : STD_LOGIC;
  signal \RD_OCCUPANCY_reg[6]_i_1_n_2\ : STD_LOGIC;
  signal \RD_OCCUPANCY_reg[6]_i_1_n_3\ : STD_LOGIC;
  signal \RD_OCCUPANCY_reg[6]_i_1_n_4\ : STD_LOGIC;
  signal \RD_OCCUPANCY_reg[6]_i_1_n_5\ : STD_LOGIC;
  signal \RD_OCCUPANCY_reg[6]_i_1_n_6\ : STD_LOGIC;
  signal \RD_OCCUPANCY_reg[6]_i_1_n_7\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  signal p_1_out : STD_LOGIC;
  signal \NLW_RD_OCCUPANCY_reg[6]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_RD_OCCUPANCY_reg[6]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute msgon : string;
  attribute msgon of data_sync_reg1 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute msgon of data_sync_reg2 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute msgon of data_sync_reg3 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute msgon of data_sync_reg4 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute msgon of data_sync_reg5 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute msgon of data_sync_reg6 : label is "FALSE";
begin
  GRAY_TO_BIN(0) <= \^gray_to_bin\(0);
\RD_OCCUPANCY[6]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^gray_to_bin\(0),
      I1 => Q(1),
      O => \RD_OCCUPANCY[6]_i_13_n_0\
    );
\RD_OCCUPANCY[6]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^gray_to_bin\(0),
      I1 => data_out,
      I2 => Q(0),
      O => \RD_OCCUPANCY[6]_i_14_n_0\
    );
\RD_OCCUPANCY[6]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_1_out,
      I1 => \RD_OCCUPANCY_reg[6]\,
      I2 => \RD_OCCUPANCY_reg[6]_0\,
      I3 => \RD_OCCUPANCY_reg[6]_1\,
      I4 => \RD_OCCUPANCY_reg[6]_2\,
      I5 => \RD_OCCUPANCY_reg[6]_3\,
      O => \^gray_to_bin\(0)
    );
\RD_OCCUPANCY_reg[6]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_RD_OCCUPANCY_reg[6]_i_1_CO_UNCONNECTED\(7 downto 6),
      CO(5) => \RD_OCCUPANCY_reg[6]_i_1_n_2\,
      CO(4) => \RD_OCCUPANCY_reg[6]_i_1_n_3\,
      CO(3) => \RD_OCCUPANCY_reg[6]_i_1_n_4\,
      CO(2) => \RD_OCCUPANCY_reg[6]_i_1_n_5\,
      CO(1) => \RD_OCCUPANCY_reg[6]_i_1_n_6\,
      CO(0) => \RD_OCCUPANCY_reg[6]_i_1_n_7\,
      DI(7 downto 6) => B"00",
      DI(5 downto 2) => DI(4 downto 1),
      DI(1) => \^gray_to_bin\(0),
      DI(0) => DI(0),
      O(7) => \NLW_RD_OCCUPANCY_reg[6]_i_1_O_UNCONNECTED\(7),
      O(6 downto 0) => D(6 downto 0),
      S(7) => '0',
      S(6 downto 2) => S(4 downto 0),
      S(1) => \RD_OCCUPANCY[6]_i_13_n_0\,
      S(0) => \RD_OCCUPANCY[6]_i_14_n_0\
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync_reg1_0(0),
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync5,
      Q => p_1_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity quadsgmii_0_TEST_qsgmii_sync_block_143 is
  port (
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_out : out STD_LOGIC;
    \RD_OCCUPANCY_reg[6]\ : in STD_LOGIC;
    \RD_OCCUPANCY_reg[6]_0\ : in STD_LOGIC;
    \RD_OCCUPANCY_reg[6]_1\ : in STD_LOGIC;
    \RD_OCCUPANCY_reg[6]_2\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    userclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmii_0_TEST_qsgmii_sync_block_143 : entity is "qsgmii_sync_block";
end quadsgmii_0_TEST_qsgmii_sync_block_143;

architecture STRUCTURE of quadsgmii_0_TEST_qsgmii_sync_block_143 is
  signal \^data_out\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute msgon : string;
  attribute msgon of data_sync_reg1 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute msgon of data_sync_reg2 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute msgon of data_sync_reg3 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute msgon of data_sync_reg4 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute msgon of data_sync_reg5 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute msgon of data_sync_reg6 : label is "FALSE";
begin
  data_out <= \^data_out\;
\RD_OCCUPANCY[6]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \^data_out\,
      I1 => \RD_OCCUPANCY_reg[6]\,
      I2 => \RD_OCCUPANCY_reg[6]_0\,
      I3 => \RD_OCCUPANCY_reg[6]_1\,
      I4 => \RD_OCCUPANCY_reg[6]_2\,
      O => DI(0)
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => Q(0),
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync5,
      Q => \^data_out\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity quadsgmii_0_TEST_qsgmii_sync_block_144 is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_out : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \RD_OCCUPANCY_reg[6]\ : in STD_LOGIC;
    \RD_OCCUPANCY_reg[6]_0\ : in STD_LOGIC;
    \RD_OCCUPANCY_reg[6]_1\ : in STD_LOGIC;
    \RD_OCCUPANCY_reg[6]_2\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    data_sync_reg1_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    userclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmii_0_TEST_qsgmii_sync_block_144 : entity is "qsgmii_sync_block";
end quadsgmii_0_TEST_qsgmii_sync_block_144;

architecture STRUCTURE of quadsgmii_0_TEST_qsgmii_sync_block_144 is
  signal \^data_out\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute msgon : string;
  attribute msgon of data_sync_reg1 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute msgon of data_sync_reg2 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute msgon of data_sync_reg3 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute msgon of data_sync_reg4 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute msgon of data_sync_reg5 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute msgon of data_sync_reg6 : label is "FALSE";
begin
  data_out <= \^data_out\;
\RD_OCCUPANCY[6]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \^data_out\,
      I1 => \RD_OCCUPANCY_reg[6]\,
      I2 => \RD_OCCUPANCY_reg[6]_0\,
      I3 => \RD_OCCUPANCY_reg[6]_1\,
      I4 => \RD_OCCUPANCY_reg[6]_2\,
      I5 => Q(0),
      O => S(0)
    );
\RD_OCCUPANCY[6]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^data_out\,
      I1 => \RD_OCCUPANCY_reg[6]\,
      I2 => \RD_OCCUPANCY_reg[6]_0\,
      I3 => \RD_OCCUPANCY_reg[6]_1\,
      O => DI(0)
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync_reg1_0(0),
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync5,
      Q => \^data_out\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity quadsgmii_0_TEST_qsgmii_sync_block_145 is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_out : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \RD_OCCUPANCY_reg[6]\ : in STD_LOGIC;
    \RD_OCCUPANCY_reg[6]_0\ : in STD_LOGIC;
    \RD_OCCUPANCY_reg[6]_1\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    data_sync_reg1_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    userclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmii_0_TEST_qsgmii_sync_block_145 : entity is "qsgmii_sync_block";
end quadsgmii_0_TEST_qsgmii_sync_block_145;

architecture STRUCTURE of quadsgmii_0_TEST_qsgmii_sync_block_145 is
  signal \^data_out\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute msgon : string;
  attribute msgon of data_sync_reg1 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute msgon of data_sync_reg2 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute msgon of data_sync_reg3 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute msgon of data_sync_reg4 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute msgon of data_sync_reg5 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute msgon of data_sync_reg6 : label is "FALSE";
begin
  data_out <= \^data_out\;
\RD_OCCUPANCY[6]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
        port map (
      I0 => \^data_out\,
      I1 => \RD_OCCUPANCY_reg[6]\,
      I2 => \RD_OCCUPANCY_reg[6]_0\,
      I3 => \RD_OCCUPANCY_reg[6]_1\,
      I4 => Q(0),
      O => S(0)
    );
\RD_OCCUPANCY[6]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^data_out\,
      I1 => \RD_OCCUPANCY_reg[6]\,
      I2 => \RD_OCCUPANCY_reg[6]_0\,
      O => DI(0)
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync_reg1_0(0),
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync5,
      Q => \^data_out\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity quadsgmii_0_TEST_qsgmii_sync_block_146 is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_out : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \RD_OCCUPANCY_reg[6]\ : in STD_LOGIC;
    \RD_OCCUPANCY_reg[6]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    data_sync_reg1_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    userclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmii_0_TEST_qsgmii_sync_block_146 : entity is "qsgmii_sync_block";
end quadsgmii_0_TEST_qsgmii_sync_block_146;

architecture STRUCTURE of quadsgmii_0_TEST_qsgmii_sync_block_146 is
  signal \^data_out\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute msgon : string;
  attribute msgon of data_sync_reg1 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute msgon of data_sync_reg2 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute msgon of data_sync_reg3 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute msgon of data_sync_reg4 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute msgon of data_sync_reg5 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute msgon of data_sync_reg6 : label is "FALSE";
begin
  data_out <= \^data_out\;
\RD_OCCUPANCY[6]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \^data_out\,
      I1 => \RD_OCCUPANCY_reg[6]\,
      I2 => \RD_OCCUPANCY_reg[6]_0\,
      I3 => Q(0),
      O => S(0)
    );
\RD_OCCUPANCY[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_out\,
      I1 => \RD_OCCUPANCY_reg[6]\,
      O => DI(0)
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync_reg1_0(0),
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync5,
      Q => \^data_out\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity quadsgmii_0_TEST_qsgmii_sync_block_147 is
  port (
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    data_out : out STD_LOGIC;
    \RD_OCCUPANCY_reg[6]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    data_sync_reg1_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    userclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmii_0_TEST_qsgmii_sync_block_147 : entity is "qsgmii_sync_block";
end quadsgmii_0_TEST_qsgmii_sync_block_147;

architecture STRUCTURE of quadsgmii_0_TEST_qsgmii_sync_block_147 is
  signal \^data_out\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute msgon : string;
  attribute msgon of data_sync_reg1 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute msgon of data_sync_reg2 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute msgon of data_sync_reg3 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute msgon of data_sync_reg4 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute msgon of data_sync_reg5 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute msgon of data_sync_reg6 : label is "FALSE";
begin
  data_out <= \^data_out\;
\RD_OCCUPANCY[6]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^data_out\,
      I1 => Q(1),
      O => S(1)
    );
\RD_OCCUPANCY[6]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^data_out\,
      I1 => \RD_OCCUPANCY_reg[6]\,
      I2 => Q(0),
      O => S(0)
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync_reg1_0(0),
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync5,
      Q => \^data_out\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity quadsgmii_0_TEST_qsgmii_sync_block_93 is
  port (
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    data_out : in STD_LOGIC;
    \WR_OCCUPANCY[6]_i_8__2_0\ : in STD_LOGIC;
    \WR_OCCUPANCY[6]_i_8__2_1\ : in STD_LOGIC;
    \WR_OCCUPANCY[6]_i_8__2_2\ : in STD_LOGIC;
    \WR_OCCUPANCY[6]_i_8__2_3\ : in STD_LOGIC;
    \WR_OCCUPANCY_reg[6]\ : in STD_LOGIC;
    data_sync_reg1_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxrecclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmii_0_TEST_qsgmii_sync_block_93 : entity is "qsgmii_sync_block";
end quadsgmii_0_TEST_qsgmii_sync_block_93;

architecture STRUCTURE of quadsgmii_0_TEST_qsgmii_sync_block_93 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  signal p_31_in : STD_LOGIC;
  signal p_4_in27_in : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute msgon : string;
  attribute msgon of data_sync_reg1 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute msgon of data_sync_reg2 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute msgon of data_sync_reg3 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute msgon of data_sync_reg4 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute msgon of data_sync_reg5 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute msgon of data_sync_reg6 : label is "FALSE";
begin
\WR_OCCUPANCY[6]_i_7__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(1),
      I1 => p_31_in,
      O => S(1)
    );
\WR_OCCUPANCY[6]_i_8__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => Q(0),
      I1 => p_31_in,
      I2 => \WR_OCCUPANCY_reg[6]\,
      O => S(0)
    );
\WR_OCCUPANCY[6]_i_9__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_4_in27_in,
      I1 => data_out,
      I2 => \WR_OCCUPANCY[6]_i_8__2_0\,
      I3 => \WR_OCCUPANCY[6]_i_8__2_1\,
      I4 => \WR_OCCUPANCY[6]_i_8__2_2\,
      I5 => \WR_OCCUPANCY[6]_i_8__2_3\,
      O => p_31_in
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync_reg1_0(0),
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync5,
      Q => p_4_in27_in,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity quadsgmii_0_TEST_qsgmii_sync_block_94 is
  port (
    data_out : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxrecclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmii_0_TEST_qsgmii_sync_block_94 : entity is "qsgmii_sync_block";
end quadsgmii_0_TEST_qsgmii_sync_block_94;

architecture STRUCTURE of quadsgmii_0_TEST_qsgmii_sync_block_94 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute msgon : string;
  attribute msgon of data_sync_reg1 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute msgon of data_sync_reg2 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute msgon of data_sync_reg3 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute msgon of data_sync_reg4 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute msgon of data_sync_reg5 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute msgon of data_sync_reg6 : label is "FALSE";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => Q(0),
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity quadsgmii_0_TEST_qsgmii_sync_block_95 is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_out : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \WR_OCCUPANCY_reg[6]\ : in STD_LOGIC;
    \WR_OCCUPANCY_reg[6]_0\ : in STD_LOGIC;
    \WR_OCCUPANCY_reg[6]_1\ : in STD_LOGIC;
    \WR_OCCUPANCY_reg[6]_2\ : in STD_LOGIC;
    data_sync_reg1_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxrecclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmii_0_TEST_qsgmii_sync_block_95 : entity is "qsgmii_sync_block";
end quadsgmii_0_TEST_qsgmii_sync_block_95;

architecture STRUCTURE of quadsgmii_0_TEST_qsgmii_sync_block_95 is
  signal \^data_out\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute msgon : string;
  attribute msgon of data_sync_reg1 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute msgon of data_sync_reg2 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute msgon of data_sync_reg3 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute msgon of data_sync_reg4 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute msgon of data_sync_reg5 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute msgon of data_sync_reg6 : label is "FALSE";
begin
  data_out <= \^data_out\;
\WR_OCCUPANCY[6]_i_6__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => Q(0),
      I1 => \^data_out\,
      I2 => \WR_OCCUPANCY_reg[6]\,
      I3 => \WR_OCCUPANCY_reg[6]_0\,
      I4 => \WR_OCCUPANCY_reg[6]_1\,
      I5 => \WR_OCCUPANCY_reg[6]_2\,
      O => S(0)
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync_reg1_0(0),
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync5,
      Q => \^data_out\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity quadsgmii_0_TEST_qsgmii_sync_block_96 is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_out : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \WR_OCCUPANCY_reg[6]\ : in STD_LOGIC;
    \WR_OCCUPANCY_reg[6]_0\ : in STD_LOGIC;
    \WR_OCCUPANCY_reg[6]_1\ : in STD_LOGIC;
    data_sync_reg1_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxrecclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmii_0_TEST_qsgmii_sync_block_96 : entity is "qsgmii_sync_block";
end quadsgmii_0_TEST_qsgmii_sync_block_96;

architecture STRUCTURE of quadsgmii_0_TEST_qsgmii_sync_block_96 is
  signal \^data_out\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute msgon : string;
  attribute msgon of data_sync_reg1 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute msgon of data_sync_reg2 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute msgon of data_sync_reg3 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute msgon of data_sync_reg4 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute msgon of data_sync_reg5 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute msgon of data_sync_reg6 : label is "FALSE";
begin
  data_out <= \^data_out\;
\WR_OCCUPANCY[6]_i_5__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
        port map (
      I0 => Q(0),
      I1 => \^data_out\,
      I2 => \WR_OCCUPANCY_reg[6]\,
      I3 => \WR_OCCUPANCY_reg[6]_0\,
      I4 => \WR_OCCUPANCY_reg[6]_1\,
      O => S(0)
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync_reg1_0(0),
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync5,
      Q => \^data_out\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity quadsgmii_0_TEST_qsgmii_sync_block_97 is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_out : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \WR_OCCUPANCY_reg[6]\ : in STD_LOGIC;
    \WR_OCCUPANCY_reg[6]_0\ : in STD_LOGIC;
    data_sync_reg1_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxrecclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmii_0_TEST_qsgmii_sync_block_97 : entity is "qsgmii_sync_block";
end quadsgmii_0_TEST_qsgmii_sync_block_97;

architecture STRUCTURE of quadsgmii_0_TEST_qsgmii_sync_block_97 is
  signal \^data_out\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute msgon : string;
  attribute msgon of data_sync_reg1 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute msgon of data_sync_reg2 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute msgon of data_sync_reg3 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute msgon of data_sync_reg4 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute msgon of data_sync_reg5 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute msgon of data_sync_reg6 : label is "FALSE";
begin
  data_out <= \^data_out\;
\WR_OCCUPANCY[6]_i_4__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => Q(0),
      I1 => \^data_out\,
      I2 => \WR_OCCUPANCY_reg[6]\,
      I3 => \WR_OCCUPANCY_reg[6]_0\,
      O => S(0)
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync_reg1_0(0),
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync5,
      Q => \^data_out\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity quadsgmii_0_TEST_qsgmii_sync_block_98 is
  port (
    data_out : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 5 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \WR_OCCUPANCY_reg[6]\ : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 4 downto 0 );
    data_sync_reg1_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxrecclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmii_0_TEST_qsgmii_sync_block_98 : entity is "qsgmii_sync_block";
end quadsgmii_0_TEST_qsgmii_sync_block_98;

architecture STRUCTURE of quadsgmii_0_TEST_qsgmii_sync_block_98 is
  signal \WR_OCCUPANCY[6]_i_2__2_n_0\ : STD_LOGIC;
  signal \WR_OCCUPANCY[6]_i_3__2_n_0\ : STD_LOGIC;
  signal \WR_OCCUPANCY_reg[6]_i_1__2_n_2\ : STD_LOGIC;
  signal \WR_OCCUPANCY_reg[6]_i_1__2_n_3\ : STD_LOGIC;
  signal \WR_OCCUPANCY_reg[6]_i_1__2_n_4\ : STD_LOGIC;
  signal \WR_OCCUPANCY_reg[6]_i_1__2_n_5\ : STD_LOGIC;
  signal \WR_OCCUPANCY_reg[6]_i_1__2_n_6\ : STD_LOGIC;
  signal \WR_OCCUPANCY_reg[6]_i_1__2_n_7\ : STD_LOGIC;
  signal \^data_out\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  signal \NLW_WR_OCCUPANCY_reg[6]_i_1__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_WR_OCCUPANCY_reg[6]_i_1__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute msgon : string;
  attribute msgon of data_sync_reg1 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute msgon of data_sync_reg2 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute msgon of data_sync_reg3 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute msgon of data_sync_reg4 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute msgon of data_sync_reg5 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute msgon of data_sync_reg6 : label is "FALSE";
begin
  data_out <= \^data_out\;
\WR_OCCUPANCY[6]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(6),
      I1 => \^data_out\,
      O => \WR_OCCUPANCY[6]_i_2__2_n_0\
    );
\WR_OCCUPANCY[6]_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => Q(5),
      I1 => \^data_out\,
      I2 => \WR_OCCUPANCY_reg[6]\,
      O => \WR_OCCUPANCY[6]_i_3__2_n_0\
    );
\WR_OCCUPANCY_reg[6]_i_1__2\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_WR_OCCUPANCY_reg[6]_i_1__2_CO_UNCONNECTED\(7 downto 6),
      CO(5) => \WR_OCCUPANCY_reg[6]_i_1__2_n_2\,
      CO(4) => \WR_OCCUPANCY_reg[6]_i_1__2_n_3\,
      CO(3) => \WR_OCCUPANCY_reg[6]_i_1__2_n_4\,
      CO(2) => \WR_OCCUPANCY_reg[6]_i_1__2_n_5\,
      CO(1) => \WR_OCCUPANCY_reg[6]_i_1__2_n_6\,
      CO(0) => \WR_OCCUPANCY_reg[6]_i_1__2_n_7\,
      DI(7 downto 6) => B"00",
      DI(5 downto 0) => Q(5 downto 0),
      O(7) => \NLW_WR_OCCUPANCY_reg[6]_i_1__2_O_UNCONNECTED\(7),
      O(6 downto 1) => D(5 downto 0),
      O(0) => \NLW_WR_OCCUPANCY_reg[6]_i_1__2_O_UNCONNECTED\(0),
      S(7) => '0',
      S(6) => \WR_OCCUPANCY[6]_i_2__2_n_0\,
      S(5) => \WR_OCCUPANCY[6]_i_3__2_n_0\,
      S(4 downto 0) => S(4 downto 0)
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync_reg1_0(0),
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => data_sync5,
      Q => \^data_out\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity quadsgmii_0_TEST_qsgmii_sync_block_99 is
  port (
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_out : out STD_LOGIC;
    GRAY_TO_BIN : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    userclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmii_0_TEST_qsgmii_sync_block_99 : entity is "qsgmii_sync_block";
end quadsgmii_0_TEST_qsgmii_sync_block_99;

architecture STRUCTURE of quadsgmii_0_TEST_qsgmii_sync_block_99 is
  signal \^data_out\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute msgon : string;
  attribute msgon of data_sync_reg1 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute msgon of data_sync_reg2 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute msgon of data_sync_reg3 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute msgon of data_sync_reg4 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute msgon of data_sync_reg5 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute msgon of data_sync_reg6 : label is "FALSE";
begin
  data_out <= \^data_out\;
\RD_OCCUPANCY[6]_i_7__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_out\,
      I1 => GRAY_TO_BIN(0),
      O => DI(0)
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => Q(0),
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync5,
      Q => \^data_out\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity quadsgmii_0_TEST_reset_sync_block is
  port (
    \^reset_out\ : out STD_LOGIC;
    userclk : in STD_LOGIC;
    RESET_OUT : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmii_0_TEST_reset_sync_block : entity is "reset_sync_block";
end quadsgmii_0_TEST_reset_sync_block;

architecture STRUCTURE of quadsgmii_0_TEST_reset_sync_block is
  signal reset_sync_reg1 : STD_LOGIC;
  signal reset_sync_reg2 : STD_LOGIC;
  signal reset_sync_reg3 : STD_LOGIC;
  signal reset_sync_reg4 : STD_LOGIC;
  signal reset_sync_reg5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of reset_sync1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of reset_sync1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of reset_sync1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of reset_sync1 : label is "FDP";
  attribute ASYNC_REG of reset_sync2 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync2 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync2 : label is "FDP";
  attribute ASYNC_REG of reset_sync3 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync3 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync3 : label is "FDP";
  attribute ASYNC_REG of reset_sync4 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync4 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync4 : label is "FDP";
  attribute ASYNC_REG of reset_sync5 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync5 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync5 : label is "FDP";
  attribute ASYNC_REG of reset_sync6 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync6 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync6 : label is "FDP";
begin
reset_sync1: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => userclk,
      CE => '1',
      D => '0',
      PRE => RESET_OUT,
      Q => reset_sync_reg1
    );
reset_sync2: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => userclk,
      CE => '1',
      D => reset_sync_reg1,
      PRE => RESET_OUT,
      Q => reset_sync_reg2
    );
reset_sync3: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => userclk,
      CE => '1',
      D => reset_sync_reg2,
      PRE => RESET_OUT,
      Q => reset_sync_reg3
    );
reset_sync4: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => userclk,
      CE => '1',
      D => reset_sync_reg3,
      PRE => RESET_OUT,
      Q => reset_sync_reg4
    );
reset_sync5: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => userclk,
      CE => '1',
      D => reset_sync_reg4,
      PRE => RESET_OUT,
      Q => reset_sync_reg5
    );
reset_sync6: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => userclk,
      CE => '1',
      D => reset_sync_reg5,
      PRE => '0',
      Q => \^reset_out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity quadsgmii_0_TEST_reset_sync_block_148 is
  port (
    \^reset_out\ : out STD_LOGIC;
    rxrecclk : in STD_LOGIC;
    RESET_OUT : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmii_0_TEST_reset_sync_block_148 : entity is "reset_sync_block";
end quadsgmii_0_TEST_reset_sync_block_148;

architecture STRUCTURE of quadsgmii_0_TEST_reset_sync_block_148 is
  signal reset_sync_reg1 : STD_LOGIC;
  signal reset_sync_reg2 : STD_LOGIC;
  signal reset_sync_reg3 : STD_LOGIC;
  signal reset_sync_reg4 : STD_LOGIC;
  signal reset_sync_reg5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of reset_sync1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of reset_sync1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of reset_sync1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of reset_sync1 : label is "FDP";
  attribute ASYNC_REG of reset_sync2 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync2 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync2 : label is "FDP";
  attribute ASYNC_REG of reset_sync3 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync3 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync3 : label is "FDP";
  attribute ASYNC_REG of reset_sync4 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync4 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync4 : label is "FDP";
  attribute ASYNC_REG of reset_sync5 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync5 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync5 : label is "FDP";
  attribute ASYNC_REG of reset_sync6 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync6 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync6 : label is "FDP";
begin
reset_sync1: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => '0',
      PRE => RESET_OUT,
      Q => reset_sync_reg1
    );
reset_sync2: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => reset_sync_reg1,
      PRE => RESET_OUT,
      Q => reset_sync_reg2
    );
reset_sync3: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => reset_sync_reg2,
      PRE => RESET_OUT,
      Q => reset_sync_reg3
    );
reset_sync4: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => reset_sync_reg3,
      PRE => RESET_OUT,
      Q => reset_sync_reg4
    );
reset_sync5: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => reset_sync_reg4,
      PRE => RESET_OUT,
      Q => reset_sync_reg5
    );
reset_sync6: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => reset_sync_reg5,
      PRE => '0',
      Q => \^reset_out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity quadsgmii_0_TEST_reset_sync_block_149 is
  port (
    p_6_out : out STD_LOGIC;
    dcm_locked : in STD_LOGIC;
    reset_out : in STD_LOGIC;
    rxrecclk : in STD_LOGIC;
    SOFT_RESET : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmii_0_TEST_reset_sync_block_149 : entity is "reset_sync_block";
end quadsgmii_0_TEST_reset_sync_block_149;

architecture STRUCTURE of quadsgmii_0_TEST_reset_sync_block_149 is
  signal SOFT_RESET_RXRECCLK : STD_LOGIC;
  signal reset_sync_reg1 : STD_LOGIC;
  signal reset_sync_reg2 : STD_LOGIC;
  signal reset_sync_reg3 : STD_LOGIC;
  signal reset_sync_reg4 : STD_LOGIC;
  signal reset_sync_reg5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of reset_sync1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of reset_sync1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of reset_sync1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of reset_sync1 : label is "FDP";
  attribute ASYNC_REG of reset_sync2 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync2 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync2 : label is "FDP";
  attribute ASYNC_REG of reset_sync3 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync3 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync3 : label is "FDP";
  attribute ASYNC_REG of reset_sync4 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync4 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync4 : label is "FDP";
  attribute ASYNC_REG of reset_sync5 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync5 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync5 : label is "FDP";
  attribute ASYNC_REG of reset_sync6 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync6 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync6 : label is "FDP";
begin
\MGT_RESET.RESET_INT_PIPE_RXRECCLK_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => SOFT_RESET_RXRECCLK,
      I1 => dcm_locked,
      I2 => reset_out,
      O => p_6_out
    );
reset_sync1: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => '0',
      PRE => SOFT_RESET,
      Q => reset_sync_reg1
    );
reset_sync2: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => reset_sync_reg1,
      PRE => SOFT_RESET,
      Q => reset_sync_reg2
    );
reset_sync3: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => reset_sync_reg2,
      PRE => SOFT_RESET,
      Q => reset_sync_reg3
    );
reset_sync4: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => reset_sync_reg3,
      PRE => SOFT_RESET,
      Q => reset_sync_reg4
    );
reset_sync5: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => reset_sync_reg4,
      PRE => SOFT_RESET,
      Q => reset_sync_reg5
    );
reset_sync6: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => reset_sync_reg5,
      PRE => '0',
      Q => SOFT_RESET_RXRECCLK
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity quadsgmii_0_TEST_reset_sync_block_155 is
  port (
    \^reset_out\ : out STD_LOGIC;
    userclk : in STD_LOGIC;
    RESET_OUT : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmii_0_TEST_reset_sync_block_155 : entity is "reset_sync_block";
end quadsgmii_0_TEST_reset_sync_block_155;

architecture STRUCTURE of quadsgmii_0_TEST_reset_sync_block_155 is
  signal reset_sync_reg1 : STD_LOGIC;
  signal reset_sync_reg2 : STD_LOGIC;
  signal reset_sync_reg3 : STD_LOGIC;
  signal reset_sync_reg4 : STD_LOGIC;
  signal reset_sync_reg5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of reset_sync1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of reset_sync1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of reset_sync1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of reset_sync1 : label is "FDP";
  attribute ASYNC_REG of reset_sync2 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync2 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync2 : label is "FDP";
  attribute ASYNC_REG of reset_sync3 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync3 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync3 : label is "FDP";
  attribute ASYNC_REG of reset_sync4 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync4 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync4 : label is "FDP";
  attribute ASYNC_REG of reset_sync5 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync5 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync5 : label is "FDP";
  attribute ASYNC_REG of reset_sync6 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync6 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync6 : label is "FDP";
begin
reset_sync1: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => userclk,
      CE => '1',
      D => '0',
      PRE => RESET_OUT,
      Q => reset_sync_reg1
    );
reset_sync2: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => userclk,
      CE => '1',
      D => reset_sync_reg1,
      PRE => RESET_OUT,
      Q => reset_sync_reg2
    );
reset_sync3: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => userclk,
      CE => '1',
      D => reset_sync_reg2,
      PRE => RESET_OUT,
      Q => reset_sync_reg3
    );
reset_sync4: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => userclk,
      CE => '1',
      D => reset_sync_reg3,
      PRE => RESET_OUT,
      Q => reset_sync_reg4
    );
reset_sync5: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => userclk,
      CE => '1',
      D => reset_sync_reg4,
      PRE => RESET_OUT,
      Q => reset_sync_reg5
    );
reset_sync6: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => userclk,
      CE => '1',
      D => reset_sync_reg5,
      PRE => '0',
      Q => \^reset_out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity quadsgmii_0_TEST_reset_sync_block_156 is
  port (
    \^reset_out\ : out STD_LOGIC;
    rxrecclk : in STD_LOGIC;
    RESET_OUT : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmii_0_TEST_reset_sync_block_156 : entity is "reset_sync_block";
end quadsgmii_0_TEST_reset_sync_block_156;

architecture STRUCTURE of quadsgmii_0_TEST_reset_sync_block_156 is
  signal reset_sync_reg1 : STD_LOGIC;
  signal reset_sync_reg2 : STD_LOGIC;
  signal reset_sync_reg3 : STD_LOGIC;
  signal reset_sync_reg4 : STD_LOGIC;
  signal reset_sync_reg5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of reset_sync1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of reset_sync1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of reset_sync1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of reset_sync1 : label is "FDP";
  attribute ASYNC_REG of reset_sync2 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync2 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync2 : label is "FDP";
  attribute ASYNC_REG of reset_sync3 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync3 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync3 : label is "FDP";
  attribute ASYNC_REG of reset_sync4 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync4 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync4 : label is "FDP";
  attribute ASYNC_REG of reset_sync5 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync5 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync5 : label is "FDP";
  attribute ASYNC_REG of reset_sync6 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync6 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync6 : label is "FDP";
begin
reset_sync1: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => '0',
      PRE => RESET_OUT,
      Q => reset_sync_reg1
    );
reset_sync2: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => reset_sync_reg1,
      PRE => RESET_OUT,
      Q => reset_sync_reg2
    );
reset_sync3: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => reset_sync_reg2,
      PRE => RESET_OUT,
      Q => reset_sync_reg3
    );
reset_sync4: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => reset_sync_reg3,
      PRE => RESET_OUT,
      Q => reset_sync_reg4
    );
reset_sync5: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => reset_sync_reg4,
      PRE => RESET_OUT,
      Q => reset_sync_reg5
    );
reset_sync6: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => reset_sync_reg5,
      PRE => '0',
      Q => \^reset_out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity quadsgmii_0_TEST_reset_sync_block_157 is
  port (
    p_6_out : out STD_LOGIC;
    dcm_locked : in STD_LOGIC;
    reset_out : in STD_LOGIC;
    rxrecclk : in STD_LOGIC;
    SOFT_RESET : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmii_0_TEST_reset_sync_block_157 : entity is "reset_sync_block";
end quadsgmii_0_TEST_reset_sync_block_157;

architecture STRUCTURE of quadsgmii_0_TEST_reset_sync_block_157 is
  signal SOFT_RESET_RXRECCLK : STD_LOGIC;
  signal reset_sync_reg1 : STD_LOGIC;
  signal reset_sync_reg2 : STD_LOGIC;
  signal reset_sync_reg3 : STD_LOGIC;
  signal reset_sync_reg4 : STD_LOGIC;
  signal reset_sync_reg5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of reset_sync1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of reset_sync1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of reset_sync1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of reset_sync1 : label is "FDP";
  attribute ASYNC_REG of reset_sync2 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync2 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync2 : label is "FDP";
  attribute ASYNC_REG of reset_sync3 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync3 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync3 : label is "FDP";
  attribute ASYNC_REG of reset_sync4 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync4 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync4 : label is "FDP";
  attribute ASYNC_REG of reset_sync5 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync5 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync5 : label is "FDP";
  attribute ASYNC_REG of reset_sync6 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync6 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync6 : label is "FDP";
begin
\MGT_RESET.RESET_INT_PIPE_RXRECCLK_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => SOFT_RESET_RXRECCLK,
      I1 => dcm_locked,
      I2 => reset_out,
      O => p_6_out
    );
reset_sync1: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => '0',
      PRE => SOFT_RESET,
      Q => reset_sync_reg1
    );
reset_sync2: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => reset_sync_reg1,
      PRE => SOFT_RESET,
      Q => reset_sync_reg2
    );
reset_sync3: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => reset_sync_reg2,
      PRE => SOFT_RESET,
      Q => reset_sync_reg3
    );
reset_sync4: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => reset_sync_reg3,
      PRE => SOFT_RESET,
      Q => reset_sync_reg4
    );
reset_sync5: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => reset_sync_reg4,
      PRE => SOFT_RESET,
      Q => reset_sync_reg5
    );
reset_sync6: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => reset_sync_reg5,
      PRE => '0',
      Q => SOFT_RESET_RXRECCLK
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity quadsgmii_0_TEST_reset_sync_block_167 is
  port (
    \^reset_out\ : out STD_LOGIC;
    userclk : in STD_LOGIC;
    RESET_OUT : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmii_0_TEST_reset_sync_block_167 : entity is "reset_sync_block";
end quadsgmii_0_TEST_reset_sync_block_167;

architecture STRUCTURE of quadsgmii_0_TEST_reset_sync_block_167 is
  signal reset_sync_reg1 : STD_LOGIC;
  signal reset_sync_reg2 : STD_LOGIC;
  signal reset_sync_reg3 : STD_LOGIC;
  signal reset_sync_reg4 : STD_LOGIC;
  signal reset_sync_reg5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of reset_sync1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of reset_sync1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of reset_sync1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of reset_sync1 : label is "FDP";
  attribute ASYNC_REG of reset_sync2 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync2 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync2 : label is "FDP";
  attribute ASYNC_REG of reset_sync3 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync3 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync3 : label is "FDP";
  attribute ASYNC_REG of reset_sync4 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync4 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync4 : label is "FDP";
  attribute ASYNC_REG of reset_sync5 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync5 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync5 : label is "FDP";
  attribute ASYNC_REG of reset_sync6 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync6 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync6 : label is "FDP";
begin
reset_sync1: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => userclk,
      CE => '1',
      D => '0',
      PRE => RESET_OUT,
      Q => reset_sync_reg1
    );
reset_sync2: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => userclk,
      CE => '1',
      D => reset_sync_reg1,
      PRE => RESET_OUT,
      Q => reset_sync_reg2
    );
reset_sync3: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => userclk,
      CE => '1',
      D => reset_sync_reg2,
      PRE => RESET_OUT,
      Q => reset_sync_reg3
    );
reset_sync4: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => userclk,
      CE => '1',
      D => reset_sync_reg3,
      PRE => RESET_OUT,
      Q => reset_sync_reg4
    );
reset_sync5: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => userclk,
      CE => '1',
      D => reset_sync_reg4,
      PRE => RESET_OUT,
      Q => reset_sync_reg5
    );
reset_sync6: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => userclk,
      CE => '1',
      D => reset_sync_reg5,
      PRE => '0',
      Q => \^reset_out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity quadsgmii_0_TEST_reset_sync_block_168 is
  port (
    \^reset_out\ : out STD_LOGIC;
    rxrecclk : in STD_LOGIC;
    RESET_OUT : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmii_0_TEST_reset_sync_block_168 : entity is "reset_sync_block";
end quadsgmii_0_TEST_reset_sync_block_168;

architecture STRUCTURE of quadsgmii_0_TEST_reset_sync_block_168 is
  signal reset_sync_reg1 : STD_LOGIC;
  signal reset_sync_reg2 : STD_LOGIC;
  signal reset_sync_reg3 : STD_LOGIC;
  signal reset_sync_reg4 : STD_LOGIC;
  signal reset_sync_reg5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of reset_sync1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of reset_sync1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of reset_sync1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of reset_sync1 : label is "FDP";
  attribute ASYNC_REG of reset_sync2 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync2 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync2 : label is "FDP";
  attribute ASYNC_REG of reset_sync3 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync3 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync3 : label is "FDP";
  attribute ASYNC_REG of reset_sync4 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync4 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync4 : label is "FDP";
  attribute ASYNC_REG of reset_sync5 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync5 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync5 : label is "FDP";
  attribute ASYNC_REG of reset_sync6 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync6 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync6 : label is "FDP";
begin
reset_sync1: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => '0',
      PRE => RESET_OUT,
      Q => reset_sync_reg1
    );
reset_sync2: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => reset_sync_reg1,
      PRE => RESET_OUT,
      Q => reset_sync_reg2
    );
reset_sync3: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => reset_sync_reg2,
      PRE => RESET_OUT,
      Q => reset_sync_reg3
    );
reset_sync4: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => reset_sync_reg3,
      PRE => RESET_OUT,
      Q => reset_sync_reg4
    );
reset_sync5: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => reset_sync_reg4,
      PRE => RESET_OUT,
      Q => reset_sync_reg5
    );
reset_sync6: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => reset_sync_reg5,
      PRE => '0',
      Q => \^reset_out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity quadsgmii_0_TEST_reset_sync_block_169 is
  port (
    p_6_out : out STD_LOGIC;
    dcm_locked : in STD_LOGIC;
    reset_out : in STD_LOGIC;
    rxrecclk : in STD_LOGIC;
    SOFT_RESET : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmii_0_TEST_reset_sync_block_169 : entity is "reset_sync_block";
end quadsgmii_0_TEST_reset_sync_block_169;

architecture STRUCTURE of quadsgmii_0_TEST_reset_sync_block_169 is
  signal SOFT_RESET_RXRECCLK : STD_LOGIC;
  signal reset_sync_reg1 : STD_LOGIC;
  signal reset_sync_reg2 : STD_LOGIC;
  signal reset_sync_reg3 : STD_LOGIC;
  signal reset_sync_reg4 : STD_LOGIC;
  signal reset_sync_reg5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of reset_sync1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of reset_sync1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of reset_sync1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of reset_sync1 : label is "FDP";
  attribute ASYNC_REG of reset_sync2 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync2 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync2 : label is "FDP";
  attribute ASYNC_REG of reset_sync3 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync3 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync3 : label is "FDP";
  attribute ASYNC_REG of reset_sync4 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync4 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync4 : label is "FDP";
  attribute ASYNC_REG of reset_sync5 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync5 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync5 : label is "FDP";
  attribute ASYNC_REG of reset_sync6 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync6 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync6 : label is "FDP";
begin
\MGT_RESET.RESET_INT_PIPE_RXRECCLK_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => SOFT_RESET_RXRECCLK,
      I1 => dcm_locked,
      I2 => reset_out,
      O => p_6_out
    );
reset_sync1: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => '0',
      PRE => SOFT_RESET,
      Q => reset_sync_reg1
    );
reset_sync2: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => reset_sync_reg1,
      PRE => SOFT_RESET,
      Q => reset_sync_reg2
    );
reset_sync3: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => reset_sync_reg2,
      PRE => SOFT_RESET,
      Q => reset_sync_reg3
    );
reset_sync4: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => reset_sync_reg3,
      PRE => SOFT_RESET,
      Q => reset_sync_reg4
    );
reset_sync5: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => reset_sync_reg4,
      PRE => SOFT_RESET,
      Q => reset_sync_reg5
    );
reset_sync6: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => reset_sync_reg5,
      PRE => '0',
      Q => SOFT_RESET_RXRECCLK
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity quadsgmii_0_TEST_reset_sync_block_179 is
  port (
    \^reset_out\ : out STD_LOGIC;
    userclk : in STD_LOGIC;
    RESET_OUT : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmii_0_TEST_reset_sync_block_179 : entity is "reset_sync_block";
end quadsgmii_0_TEST_reset_sync_block_179;

architecture STRUCTURE of quadsgmii_0_TEST_reset_sync_block_179 is
  signal reset_sync_reg1 : STD_LOGIC;
  signal reset_sync_reg2 : STD_LOGIC;
  signal reset_sync_reg3 : STD_LOGIC;
  signal reset_sync_reg4 : STD_LOGIC;
  signal reset_sync_reg5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of reset_sync1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of reset_sync1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of reset_sync1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of reset_sync1 : label is "FDP";
  attribute ASYNC_REG of reset_sync2 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync2 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync2 : label is "FDP";
  attribute ASYNC_REG of reset_sync3 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync3 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync3 : label is "FDP";
  attribute ASYNC_REG of reset_sync4 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync4 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync4 : label is "FDP";
  attribute ASYNC_REG of reset_sync5 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync5 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync5 : label is "FDP";
  attribute ASYNC_REG of reset_sync6 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync6 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync6 : label is "FDP";
begin
reset_sync1: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => userclk,
      CE => '1',
      D => '0',
      PRE => RESET_OUT,
      Q => reset_sync_reg1
    );
reset_sync2: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => userclk,
      CE => '1',
      D => reset_sync_reg1,
      PRE => RESET_OUT,
      Q => reset_sync_reg2
    );
reset_sync3: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => userclk,
      CE => '1',
      D => reset_sync_reg2,
      PRE => RESET_OUT,
      Q => reset_sync_reg3
    );
reset_sync4: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => userclk,
      CE => '1',
      D => reset_sync_reg3,
      PRE => RESET_OUT,
      Q => reset_sync_reg4
    );
reset_sync5: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => userclk,
      CE => '1',
      D => reset_sync_reg4,
      PRE => RESET_OUT,
      Q => reset_sync_reg5
    );
reset_sync6: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => userclk,
      CE => '1',
      D => reset_sync_reg5,
      PRE => '0',
      Q => \^reset_out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity quadsgmii_0_TEST_reset_sync_block_180 is
  port (
    \^reset_out\ : out STD_LOGIC;
    rxrecclk : in STD_LOGIC;
    RESET_OUT : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmii_0_TEST_reset_sync_block_180 : entity is "reset_sync_block";
end quadsgmii_0_TEST_reset_sync_block_180;

architecture STRUCTURE of quadsgmii_0_TEST_reset_sync_block_180 is
  signal reset_sync_reg1 : STD_LOGIC;
  signal reset_sync_reg2 : STD_LOGIC;
  signal reset_sync_reg3 : STD_LOGIC;
  signal reset_sync_reg4 : STD_LOGIC;
  signal reset_sync_reg5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of reset_sync1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of reset_sync1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of reset_sync1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of reset_sync1 : label is "FDP";
  attribute ASYNC_REG of reset_sync2 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync2 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync2 : label is "FDP";
  attribute ASYNC_REG of reset_sync3 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync3 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync3 : label is "FDP";
  attribute ASYNC_REG of reset_sync4 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync4 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync4 : label is "FDP";
  attribute ASYNC_REG of reset_sync5 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync5 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync5 : label is "FDP";
  attribute ASYNC_REG of reset_sync6 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync6 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync6 : label is "FDP";
begin
reset_sync1: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => '0',
      PRE => RESET_OUT,
      Q => reset_sync_reg1
    );
reset_sync2: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => reset_sync_reg1,
      PRE => RESET_OUT,
      Q => reset_sync_reg2
    );
reset_sync3: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => reset_sync_reg2,
      PRE => RESET_OUT,
      Q => reset_sync_reg3
    );
reset_sync4: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => reset_sync_reg3,
      PRE => RESET_OUT,
      Q => reset_sync_reg4
    );
reset_sync5: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => reset_sync_reg4,
      PRE => RESET_OUT,
      Q => reset_sync_reg5
    );
reset_sync6: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => reset_sync_reg5,
      PRE => '0',
      Q => \^reset_out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity quadsgmii_0_TEST_reset_sync_block_181 is
  port (
    p_6_out : out STD_LOGIC;
    dcm_locked : in STD_LOGIC;
    reset_out : in STD_LOGIC;
    rxrecclk : in STD_LOGIC;
    SOFT_RESET : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmii_0_TEST_reset_sync_block_181 : entity is "reset_sync_block";
end quadsgmii_0_TEST_reset_sync_block_181;

architecture STRUCTURE of quadsgmii_0_TEST_reset_sync_block_181 is
  signal SOFT_RESET_RXRECCLK : STD_LOGIC;
  signal reset_sync_reg1 : STD_LOGIC;
  signal reset_sync_reg2 : STD_LOGIC;
  signal reset_sync_reg3 : STD_LOGIC;
  signal reset_sync_reg4 : STD_LOGIC;
  signal reset_sync_reg5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of reset_sync1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of reset_sync1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of reset_sync1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of reset_sync1 : label is "FDP";
  attribute ASYNC_REG of reset_sync2 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync2 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync2 : label is "FDP";
  attribute ASYNC_REG of reset_sync3 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync3 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync3 : label is "FDP";
  attribute ASYNC_REG of reset_sync4 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync4 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync4 : label is "FDP";
  attribute ASYNC_REG of reset_sync5 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync5 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync5 : label is "FDP";
  attribute ASYNC_REG of reset_sync6 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync6 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync6 : label is "FDP";
begin
\MGT_RESET.RESET_INT_PIPE_RXRECCLK_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => SOFT_RESET_RXRECCLK,
      I1 => dcm_locked,
      I2 => reset_out,
      O => p_6_out
    );
reset_sync1: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => '0',
      PRE => SOFT_RESET,
      Q => reset_sync_reg1
    );
reset_sync2: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => reset_sync_reg1,
      PRE => SOFT_RESET,
      Q => reset_sync_reg2
    );
reset_sync3: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => reset_sync_reg2,
      PRE => SOFT_RESET,
      Q => reset_sync_reg3
    );
reset_sync4: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => reset_sync_reg3,
      PRE => SOFT_RESET,
      Q => reset_sync_reg4
    );
reset_sync5: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => reset_sync_reg4,
      PRE => SOFT_RESET,
      Q => reset_sync_reg5
    );
reset_sync6: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => reset_sync_reg5,
      PRE => '0',
      Q => SOFT_RESET_RXRECCLK
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity quadsgmii_0_TEST_sync_block is
  port (
    data_sync_reg6_0 : out STD_LOGIC;
    data_out : out STD_LOGIC;
    SIGNAL_DETECT_MOD : out STD_LOGIC;
    SIGNAL_DETECT_REG_reg : in STD_LOGIC;
    \MASK_RUDI_BUFERR_TIMER_reg[12]\ : in STD_LOGIC;
    \MASK_RUDI_BUFERR_TIMER_reg[12]_0\ : in STD_LOGIC;
    signal_detect : in STD_LOGIC;
    userclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmii_0_TEST_sync_block : entity is "sync_block";
end quadsgmii_0_TEST_sync_block;

architecture STRUCTURE of quadsgmii_0_TEST_sync_block is
  signal \^data_out\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \MASK_RUDI_BUFERR_TIMER[12]_i_1__2\ : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of \SIGNAL_DETECT_REG_i_1__2\ : label is "soft_lutpair322";
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
begin
  data_out <= \^data_out\;
\MASK_RUDI_BUFERR_TIMER[12]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20FF"
    )
        port map (
      I0 => \^data_out\,
      I1 => SIGNAL_DETECT_REG_reg,
      I2 => \MASK_RUDI_BUFERR_TIMER_reg[12]\,
      I3 => \MASK_RUDI_BUFERR_TIMER_reg[12]_0\,
      O => data_sync_reg6_0
    );
\SIGNAL_DETECT_REG_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^data_out\,
      I1 => SIGNAL_DETECT_REG_reg,
      O => SIGNAL_DETECT_MOD
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => signal_detect,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync5,
      Q => \^data_out\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity quadsgmii_0_TEST_sync_block_150 is
  port (
    MDC_RISING_REG10 : out STD_LOGIC;
    data_out : out STD_LOGIC;
    MDC_REG3 : in STD_LOGIC;
    mdc_ch3 : in STD_LOGIC;
    userclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmii_0_TEST_sync_block_150 : entity is "sync_block";
end quadsgmii_0_TEST_sync_block_150;

architecture STRUCTURE of quadsgmii_0_TEST_sync_block_150 is
  signal \^data_out\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
begin
  data_out <= \^data_out\;
\MDC_RISING_REG1_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^data_out\,
      I1 => MDC_REG3,
      O => MDC_RISING_REG10
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => mdc_ch3,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync5,
      Q => \^data_out\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity quadsgmii_0_TEST_sync_block_151 is
  port (
    data_out : out STD_LOGIC;
    mdio_in_ch3 : in STD_LOGIC;
    userclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmii_0_TEST_sync_block_151 : entity is "sync_block";
end quadsgmii_0_TEST_sync_block_151;

architecture STRUCTURE of quadsgmii_0_TEST_sync_block_151 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => mdio_in_ch3,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity quadsgmii_0_TEST_sync_block_160 is
  port (
    data_sync_reg6_0 : out STD_LOGIC;
    data_out : out STD_LOGIC;
    SIGNAL_DETECT_MOD : out STD_LOGIC;
    SIGNAL_DETECT_REG_reg : in STD_LOGIC;
    \MASK_RUDI_BUFERR_TIMER_reg[12]\ : in STD_LOGIC;
    \MASK_RUDI_BUFERR_TIMER_reg[12]_0\ : in STD_LOGIC;
    signal_detect : in STD_LOGIC;
    userclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmii_0_TEST_sync_block_160 : entity is "sync_block";
end quadsgmii_0_TEST_sync_block_160;

architecture STRUCTURE of quadsgmii_0_TEST_sync_block_160 is
  signal \^data_out\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \MASK_RUDI_BUFERR_TIMER[12]_i_1__1\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \SIGNAL_DETECT_REG_i_1__1\ : label is "soft_lutpair242";
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
begin
  data_out <= \^data_out\;
\MASK_RUDI_BUFERR_TIMER[12]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20FF"
    )
        port map (
      I0 => \^data_out\,
      I1 => SIGNAL_DETECT_REG_reg,
      I2 => \MASK_RUDI_BUFERR_TIMER_reg[12]\,
      I3 => \MASK_RUDI_BUFERR_TIMER_reg[12]_0\,
      O => data_sync_reg6_0
    );
\SIGNAL_DETECT_REG_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^data_out\,
      I1 => SIGNAL_DETECT_REG_reg,
      O => SIGNAL_DETECT_MOD
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => signal_detect,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync5,
      Q => \^data_out\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity quadsgmii_0_TEST_sync_block_162 is
  port (
    MDC_RISING_REG10 : out STD_LOGIC;
    data_out : out STD_LOGIC;
    MDC_REG3 : in STD_LOGIC;
    mdc_ch2 : in STD_LOGIC;
    userclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmii_0_TEST_sync_block_162 : entity is "sync_block";
end quadsgmii_0_TEST_sync_block_162;

architecture STRUCTURE of quadsgmii_0_TEST_sync_block_162 is
  signal \^data_out\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
begin
  data_out <= \^data_out\;
\MDC_RISING_REG1_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^data_out\,
      I1 => MDC_REG3,
      O => MDC_RISING_REG10
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => mdc_ch2,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync5,
      Q => \^data_out\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity quadsgmii_0_TEST_sync_block_163 is
  port (
    data_out : out STD_LOGIC;
    mdio_in_ch2 : in STD_LOGIC;
    userclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmii_0_TEST_sync_block_163 : entity is "sync_block";
end quadsgmii_0_TEST_sync_block_163;

architecture STRUCTURE of quadsgmii_0_TEST_sync_block_163 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => mdio_in_ch2,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity quadsgmii_0_TEST_sync_block_172 is
  port (
    data_sync_reg6_0 : out STD_LOGIC;
    data_out : out STD_LOGIC;
    SIGNAL_DETECT_MOD : out STD_LOGIC;
    SIGNAL_DETECT_REG_reg : in STD_LOGIC;
    \MASK_RUDI_BUFERR_TIMER_reg[12]\ : in STD_LOGIC;
    \MASK_RUDI_BUFERR_TIMER_reg[12]_0\ : in STD_LOGIC;
    signal_detect : in STD_LOGIC;
    userclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmii_0_TEST_sync_block_172 : entity is "sync_block";
end quadsgmii_0_TEST_sync_block_172;

architecture STRUCTURE of quadsgmii_0_TEST_sync_block_172 is
  signal \^data_out\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \MASK_RUDI_BUFERR_TIMER[12]_i_1__0\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \SIGNAL_DETECT_REG_i_1__0\ : label is "soft_lutpair162";
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
begin
  data_out <= \^data_out\;
\MASK_RUDI_BUFERR_TIMER[12]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20FF"
    )
        port map (
      I0 => \^data_out\,
      I1 => SIGNAL_DETECT_REG_reg,
      I2 => \MASK_RUDI_BUFERR_TIMER_reg[12]\,
      I3 => \MASK_RUDI_BUFERR_TIMER_reg[12]_0\,
      O => data_sync_reg6_0
    );
\SIGNAL_DETECT_REG_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^data_out\,
      I1 => SIGNAL_DETECT_REG_reg,
      O => SIGNAL_DETECT_MOD
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => signal_detect,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync5,
      Q => \^data_out\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity quadsgmii_0_TEST_sync_block_174 is
  port (
    MDC_RISING_REG10 : out STD_LOGIC;
    data_out : out STD_LOGIC;
    MDC_REG3 : in STD_LOGIC;
    mdc_ch1 : in STD_LOGIC;
    userclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmii_0_TEST_sync_block_174 : entity is "sync_block";
end quadsgmii_0_TEST_sync_block_174;

architecture STRUCTURE of quadsgmii_0_TEST_sync_block_174 is
  signal \^data_out\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
begin
  data_out <= \^data_out\;
\MDC_RISING_REG1_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^data_out\,
      I1 => MDC_REG3,
      O => MDC_RISING_REG10
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => mdc_ch1,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync5,
      Q => \^data_out\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity quadsgmii_0_TEST_sync_block_175 is
  port (
    data_out : out STD_LOGIC;
    mdio_in_ch1 : in STD_LOGIC;
    userclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmii_0_TEST_sync_block_175 : entity is "sync_block";
end quadsgmii_0_TEST_sync_block_175;

architecture STRUCTURE of quadsgmii_0_TEST_sync_block_175 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => mdio_in_ch1,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity quadsgmii_0_TEST_sync_block_184 is
  port (
    data_sync_reg6_0 : out STD_LOGIC;
    data_out : out STD_LOGIC;
    SIGNAL_DETECT_MOD : out STD_LOGIC;
    SIGNAL_DETECT_REG_reg : in STD_LOGIC;
    \MASK_RUDI_BUFERR_TIMER_reg[12]\ : in STD_LOGIC;
    \MASK_RUDI_BUFERR_TIMER_reg[12]_0\ : in STD_LOGIC;
    signal_detect : in STD_LOGIC;
    userclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmii_0_TEST_sync_block_184 : entity is "sync_block";
end quadsgmii_0_TEST_sync_block_184;

architecture STRUCTURE of quadsgmii_0_TEST_sync_block_184 is
  signal \^data_out\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \MASK_RUDI_BUFERR_TIMER[12]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of SIGNAL_DETECT_REG_i_1 : label is "soft_lutpair81";
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
begin
  data_out <= \^data_out\;
\MASK_RUDI_BUFERR_TIMER[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20FF"
    )
        port map (
      I0 => \^data_out\,
      I1 => SIGNAL_DETECT_REG_reg,
      I2 => \MASK_RUDI_BUFERR_TIMER_reg[12]\,
      I3 => \MASK_RUDI_BUFERR_TIMER_reg[12]_0\,
      O => data_sync_reg6_0
    );
SIGNAL_DETECT_REG_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^data_out\,
      I1 => SIGNAL_DETECT_REG_reg,
      O => SIGNAL_DETECT_MOD
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => signal_detect,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync5,
      Q => \^data_out\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity quadsgmii_0_TEST_sync_block_186 is
  port (
    MDC_RISING_REG10 : out STD_LOGIC;
    data_out : out STD_LOGIC;
    MDC_REG3 : in STD_LOGIC;
    mdc_ch0 : in STD_LOGIC;
    userclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmii_0_TEST_sync_block_186 : entity is "sync_block";
end quadsgmii_0_TEST_sync_block_186;

architecture STRUCTURE of quadsgmii_0_TEST_sync_block_186 is
  signal \^data_out\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
begin
  data_out <= \^data_out\;
MDC_RISING_REG1_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^data_out\,
      I1 => MDC_REG3,
      O => MDC_RISING_REG10
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => mdc_ch0,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync5,
      Q => \^data_out\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity quadsgmii_0_TEST_sync_block_187 is
  port (
    data_out : out STD_LOGIC;
    mdio_in_ch0 : in STD_LOGIC;
    userclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmii_0_TEST_sync_block_187 : entity is "sync_block";
end quadsgmii_0_TEST_sync_block_187;

architecture STRUCTURE of quadsgmii_0_TEST_sync_block_187 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => mdio_in_ch0,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity quadsgmii_0_TEST_gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_freq_counter is
  port (
    rst_in_out_reg : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 7 downto 0 );
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \repeat_ctr_reg[3]\ : out STD_LOGIC;
    \freq_cnt_o_reg[14]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \freq_cnt_o_reg[15]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \freq_cnt_o_reg[17]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \freq_cnt_o_reg[16]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \freq_cnt_o_reg[16]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    AS : in STD_LOGIC_VECTOR ( 0 to 0 );
    txoutclkmon : in STD_LOGIC;
    cal_on_tx_reset_in_sync : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \repeat_ctr_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \repeat_ctr_reg[3]_1\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \cpll_cal_state_reg[13]\ : in STD_LOGIC;
    \cpll_cal_state_reg[13]_0\ : in STD_LOGIC;
    \cpll_cal_state_reg[13]_1\ : in STD_LOGIC;
    \cpll_cal_state_reg[13]_2\ : in STD_LOGIC;
    \cpll_cal_state_reg[21]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cpll_cal_state_reg[21]_0\ : in STD_LOGIC;
    \cpll_cal_state_reg[20]\ : in STD_LOGIC;
    \cpll_cal_state_reg[20]_0\ : in STD_LOGIC;
    \cpll_cal_state_reg[20]_1\ : in STD_LOGIC;
    \cpll_cal_state_reg[20]_2\ : in STD_LOGIC;
    cal_fail_store_reg : in STD_LOGIC;
    cal_fail_store_reg_0 : in STD_LOGIC;
    \cpll_cal_state_reg[21]_1\ : in STD_LOGIC;
    \cpll_cal_state_reg[21]_2\ : in STD_LOGIC;
    \cpll_cal_state_reg[21]_3\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmii_0_TEST_gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_freq_counter : entity is "gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_freq_counter";
end quadsgmii_0_TEST_gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_freq_counter;

architecture STRUCTURE of quadsgmii_0_TEST_gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_freq_counter is
  signal clear : STD_LOGIC;
  signal \cpll_cal_state[13]_i_3_n_0\ : STD_LOGIC;
  signal \cpll_cal_state[21]_i_2_n_0\ : STD_LOGIC;
  signal done_o_reg_n_0 : STD_LOGIC;
  signal \freq_cnt_o[17]_i_1_n_0\ : STD_LOGIC;
  signal \^freq_cnt_o_reg[15]_0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \freq_cnt_o_reg_n_0_[0]\ : STD_LOGIC;
  signal \freq_cnt_o_reg_n_0_[10]\ : STD_LOGIC;
  signal \freq_cnt_o_reg_n_0_[11]\ : STD_LOGIC;
  signal \freq_cnt_o_reg_n_0_[12]\ : STD_LOGIC;
  signal \freq_cnt_o_reg_n_0_[14]\ : STD_LOGIC;
  signal \freq_cnt_o_reg_n_0_[15]\ : STD_LOGIC;
  signal \freq_cnt_o_reg_n_0_[16]\ : STD_LOGIC;
  signal \freq_cnt_o_reg_n_0_[17]\ : STD_LOGIC;
  signal \freq_cnt_o_reg_n_0_[1]\ : STD_LOGIC;
  signal \freq_cnt_o_reg_n_0_[2]\ : STD_LOGIC;
  signal \freq_cnt_o_reg_n_0_[3]\ : STD_LOGIC;
  signal \freq_cnt_o_reg_n_0_[4]\ : STD_LOGIC;
  signal \freq_cnt_o_reg_n_0_[5]\ : STD_LOGIC;
  signal \freq_cnt_o_reg_n_0_[6]\ : STD_LOGIC;
  signal \freq_cnt_o_reg_n_0_[7]\ : STD_LOGIC;
  signal \freq_cnt_o_reg_n_0_[8]\ : STD_LOGIC;
  signal \hold_clk[5]_i_1_n_0\ : STD_LOGIC;
  signal hold_clk_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_1_in : STD_LOGIC;
  signal \refclk_cnt0_carry__0_n_2\ : STD_LOGIC;
  signal \refclk_cnt0_carry__0_n_3\ : STD_LOGIC;
  signal \refclk_cnt0_carry__0_n_4\ : STD_LOGIC;
  signal \refclk_cnt0_carry__0_n_5\ : STD_LOGIC;
  signal \refclk_cnt0_carry__0_n_6\ : STD_LOGIC;
  signal \refclk_cnt0_carry__0_n_7\ : STD_LOGIC;
  signal refclk_cnt0_carry_n_0 : STD_LOGIC;
  signal refclk_cnt0_carry_n_1 : STD_LOGIC;
  signal refclk_cnt0_carry_n_2 : STD_LOGIC;
  signal refclk_cnt0_carry_n_3 : STD_LOGIC;
  signal refclk_cnt0_carry_n_4 : STD_LOGIC;
  signal refclk_cnt0_carry_n_5 : STD_LOGIC;
  signal refclk_cnt0_carry_n_6 : STD_LOGIC;
  signal refclk_cnt0_carry_n_7 : STD_LOGIC;
  signal refclk_cnt_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \repeat_ctr[3]_i_4_n_0\ : STD_LOGIC;
  signal rst_in_out : STD_LOGIC;
  signal sel0 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal state : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \state[2]_i_2_n_0\ : STD_LOGIC;
  signal \state[2]_i_3_n_0\ : STD_LOGIC;
  signal \state[2]_i_4_n_0\ : STD_LOGIC;
  signal \state[2]_i_5_n_0\ : STD_LOGIC;
  signal \state[2]_i_6_n_0\ : STD_LOGIC;
  signal \state[3]_i_2_n_0\ : STD_LOGIC;
  signal \state_reg_n_0_[2]\ : STD_LOGIC;
  signal testclk_cnt0_n_0 : STD_LOGIC;
  signal \testclk_cnt[0]_i_2_n_0\ : STD_LOGIC;
  signal testclk_cnt_reg : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \testclk_cnt_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \testclk_cnt_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \testclk_cnt_reg[0]_i_1_n_10\ : STD_LOGIC;
  signal \testclk_cnt_reg[0]_i_1_n_11\ : STD_LOGIC;
  signal \testclk_cnt_reg[0]_i_1_n_12\ : STD_LOGIC;
  signal \testclk_cnt_reg[0]_i_1_n_13\ : STD_LOGIC;
  signal \testclk_cnt_reg[0]_i_1_n_14\ : STD_LOGIC;
  signal \testclk_cnt_reg[0]_i_1_n_15\ : STD_LOGIC;
  signal \testclk_cnt_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \testclk_cnt_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \testclk_cnt_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \testclk_cnt_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \testclk_cnt_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \testclk_cnt_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \testclk_cnt_reg[0]_i_1_n_8\ : STD_LOGIC;
  signal \testclk_cnt_reg[0]_i_1_n_9\ : STD_LOGIC;
  signal \testclk_cnt_reg[16]_i_1_n_14\ : STD_LOGIC;
  signal \testclk_cnt_reg[16]_i_1_n_15\ : STD_LOGIC;
  signal \testclk_cnt_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \testclk_cnt_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \testclk_cnt_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \testclk_cnt_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \testclk_cnt_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \testclk_cnt_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \testclk_cnt_reg[8]_i_1_n_13\ : STD_LOGIC;
  signal \testclk_cnt_reg[8]_i_1_n_14\ : STD_LOGIC;
  signal \testclk_cnt_reg[8]_i_1_n_15\ : STD_LOGIC;
  signal \testclk_cnt_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \testclk_cnt_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \testclk_cnt_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \testclk_cnt_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \testclk_cnt_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \testclk_cnt_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \testclk_cnt_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \testclk_cnt_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal testclk_div4 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal testclk_en : STD_LOGIC;
  signal testclk_en_dly1 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of testclk_en_dly1 : signal is "true";
  signal testclk_en_dly2 : STD_LOGIC;
  attribute async_reg of testclk_en_dly2 : signal is "true";
  signal testclk_rst : STD_LOGIC;
  signal tstclk_rst_dly1 : STD_LOGIC;
  attribute async_reg of tstclk_rst_dly1 : signal is "true";
  signal tstclk_rst_dly2 : STD_LOGIC;
  attribute async_reg of tstclk_rst_dly2 : signal is "true";
  signal \NLW_refclk_cnt0_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_refclk_cnt0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_testclk_cnt_reg[16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_testclk_cnt_reg[16]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \hold_clk[0]_i_1\ : label is "soft_lutpair451";
  attribute SOFT_HLUTNM of \hold_clk[1]_i_1\ : label is "soft_lutpair451";
  attribute SOFT_HLUTNM of \hold_clk[2]_i_1\ : label is "soft_lutpair450";
  attribute SOFT_HLUTNM of \hold_clk[3]_i_1\ : label is "soft_lutpair450";
  attribute SOFT_HLUTNM of \hold_clk[4]_i_1\ : label is "soft_lutpair447";
  attribute SOFT_HLUTNM of \refclk_cnt[0]_i_1\ : label is "soft_lutpair449";
  attribute SOFT_HLUTNM of \state[2]_i_3\ : label is "soft_lutpair448";
  attribute SOFT_HLUTNM of \state[2]_i_4\ : label is "soft_lutpair449";
  attribute SOFT_HLUTNM of \state[3]_i_2\ : label is "soft_lutpair447";
  attribute SOFT_HLUTNM of \state[4]_i_1\ : label is "soft_lutpair448";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of testclk_en_dly1_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of testclk_en_dly1_reg : label is "yes";
  attribute ASYNC_REG_boolean of testclk_en_dly2_reg : label is std.standard.true;
  attribute KEEP of testclk_en_dly2_reg : label is "yes";
  attribute ASYNC_REG_boolean of tstclk_rst_dly1_reg : label is std.standard.true;
  attribute KEEP of tstclk_rst_dly1_reg : label is "yes";
  attribute ASYNC_REG_boolean of tstclk_rst_dly2_reg : label is std.standard.true;
  attribute KEEP of tstclk_rst_dly2_reg : label is "yes";
begin
  \freq_cnt_o_reg[15]_0\(6 downto 0) <= \^freq_cnt_o_reg[15]_0\(6 downto 0);
cal_fail_store_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888000000000000"
    )
        port map (
      I0 => CO(0),
      I1 => \repeat_ctr_reg[3]_0\(0),
      I2 => cal_fail_store_reg,
      I3 => cal_fail_store_reg_0,
      I4 => Q(2),
      I5 => done_o_reg_n_0,
      O => \repeat_ctr_reg[3]\
    );
\cpll_cal_state2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[16]\,
      I1 => \freq_cnt_o_reg_n_0_[17]\,
      O => \freq_cnt_o_reg[16]_1\(0)
    );
cpll_cal_state2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[12]\,
      I1 => \^freq_cnt_o_reg[15]_0\(5),
      O => DI(5)
    );
cpll_cal_state2_carry_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^freq_cnt_o_reg[15]_0\(3),
      I1 => \freq_cnt_o_reg_n_0_[8]\,
      O => \freq_cnt_o_reg[14]_0\(4)
    );
cpll_cal_state2_carry_i_11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[6]\,
      I1 => \freq_cnt_o_reg_n_0_[7]\,
      O => \freq_cnt_o_reg[14]_0\(3)
    );
cpll_cal_state2_carry_i_12: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[4]\,
      I1 => \freq_cnt_o_reg_n_0_[5]\,
      O => \freq_cnt_o_reg[14]_0\(2)
    );
cpll_cal_state2_carry_i_13: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[2]\,
      I1 => \freq_cnt_o_reg_n_0_[3]\,
      O => \freq_cnt_o_reg[14]_0\(1)
    );
cpll_cal_state2_carry_i_14: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[1]\,
      I1 => \freq_cnt_o_reg_n_0_[0]\,
      O => \freq_cnt_o_reg[14]_0\(0)
    );
cpll_cal_state2_carry_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[11]\,
      O => DI(4)
    );
cpll_cal_state2_carry_i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^freq_cnt_o_reg[15]_0\(3),
      O => DI(3)
    );
cpll_cal_state2_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[6]\,
      I1 => \freq_cnt_o_reg_n_0_[7]\,
      O => DI(2)
    );
cpll_cal_state2_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[3]\,
      I1 => \freq_cnt_o_reg_n_0_[2]\,
      O => DI(1)
    );
cpll_cal_state2_carry_i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[1]\,
      O => DI(0)
    );
cpll_cal_state2_carry_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[14]\,
      I1 => \freq_cnt_o_reg_n_0_[15]\,
      O => \freq_cnt_o_reg[14]_0\(7)
    );
cpll_cal_state2_carry_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[12]\,
      I1 => \^freq_cnt_o_reg[15]_0\(5),
      O => \freq_cnt_o_reg[14]_0\(6)
    );
cpll_cal_state2_carry_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[11]\,
      I1 => \freq_cnt_o_reg_n_0_[10]\,
      O => \freq_cnt_o_reg[14]_0\(5)
    );
\cpll_cal_state[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F4F4F4400000000"
    )
        port map (
      I0 => \cpll_cal_state_reg[13]\,
      I1 => \cpll_cal_state[13]_i_3_n_0\,
      I2 => \cpll_cal_state_reg[13]_0\,
      I3 => \cpll_cal_state_reg[13]_1\,
      I4 => Q(1),
      I5 => \cpll_cal_state_reg[13]_2\,
      O => D(0)
    );
\cpll_cal_state[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0777000000000000"
    )
        port map (
      I0 => CO(0),
      I1 => \repeat_ctr_reg[3]_0\(0),
      I2 => cal_fail_store_reg,
      I3 => cal_fail_store_reg_0,
      I4 => Q(2),
      I5 => done_o_reg_n_0,
      O => \cpll_cal_state[13]_i_3_n_0\
    );
\cpll_cal_state[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"002000200020AAAA"
    )
        port map (
      I0 => \cpll_cal_state_reg[20]\,
      I1 => done_o_reg_n_0,
      I2 => Q(2),
      I3 => \cpll_cal_state_reg[20]_0\,
      I4 => \cpll_cal_state_reg[20]_1\,
      I5 => \cpll_cal_state_reg[20]_2\,
      O => D(1)
    );
\cpll_cal_state[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004F40404"
    )
        port map (
      I0 => \cpll_cal_state_reg[21]\(0),
      I1 => Q(3),
      I2 => Q(2),
      I3 => \cpll_cal_state[21]_i_2_n_0\,
      I4 => done_o_reg_n_0,
      I5 => \cpll_cal_state_reg[21]_0\,
      O => D(2)
    );
\cpll_cal_state[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FFF7FFF7FFF"
    )
        port map (
      I0 => \cpll_cal_state_reg[21]_1\,
      I1 => \cpll_cal_state_reg[21]_2\,
      I2 => \cpll_cal_state_reg[21]_3\,
      I3 => cal_fail_store_reg,
      I4 => \repeat_ctr_reg[3]_0\(0),
      I5 => CO(0),
      O => \cpll_cal_state[21]_i_2_n_0\
    );
done_o_reg: unisim.vcomponents.FDCE
     port map (
      C => drpclk_in(0),
      CE => '1',
      CLR => AS(0),
      D => sel0(0),
      Q => done_o_reg_n_0
    );
\freq_cnt_o[17]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_1_in,
      I1 => AS(0),
      O => \freq_cnt_o[17]_i_1_n_0\
    );
\freq_cnt_o_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => testclk_cnt_reg(0),
      Q => \freq_cnt_o_reg_n_0_[0]\,
      R => '0'
    );
\freq_cnt_o_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => testclk_cnt_reg(10),
      Q => \freq_cnt_o_reg_n_0_[10]\,
      R => '0'
    );
\freq_cnt_o_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => testclk_cnt_reg(11),
      Q => \freq_cnt_o_reg_n_0_[11]\,
      R => '0'
    );
\freq_cnt_o_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => testclk_cnt_reg(12),
      Q => \freq_cnt_o_reg_n_0_[12]\,
      R => '0'
    );
\freq_cnt_o_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => testclk_cnt_reg(13),
      Q => \^freq_cnt_o_reg[15]_0\(5),
      R => '0'
    );
\freq_cnt_o_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => testclk_cnt_reg(14),
      Q => \freq_cnt_o_reg_n_0_[14]\,
      R => '0'
    );
\freq_cnt_o_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => testclk_cnt_reg(15),
      Q => \freq_cnt_o_reg_n_0_[15]\,
      R => '0'
    );
\freq_cnt_o_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => testclk_cnt_reg(16),
      Q => \freq_cnt_o_reg_n_0_[16]\,
      R => '0'
    );
\freq_cnt_o_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => testclk_cnt_reg(17),
      Q => \freq_cnt_o_reg_n_0_[17]\,
      R => '0'
    );
\freq_cnt_o_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => testclk_cnt_reg(1),
      Q => \freq_cnt_o_reg_n_0_[1]\,
      R => '0'
    );
\freq_cnt_o_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => testclk_cnt_reg(2),
      Q => \freq_cnt_o_reg_n_0_[2]\,
      R => '0'
    );
\freq_cnt_o_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => testclk_cnt_reg(3),
      Q => \freq_cnt_o_reg_n_0_[3]\,
      R => '0'
    );
\freq_cnt_o_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => testclk_cnt_reg(4),
      Q => \freq_cnt_o_reg_n_0_[4]\,
      R => '0'
    );
\freq_cnt_o_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => testclk_cnt_reg(5),
      Q => \freq_cnt_o_reg_n_0_[5]\,
      R => '0'
    );
\freq_cnt_o_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => testclk_cnt_reg(6),
      Q => \freq_cnt_o_reg_n_0_[6]\,
      R => '0'
    );
\freq_cnt_o_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => testclk_cnt_reg(7),
      Q => \freq_cnt_o_reg_n_0_[7]\,
      R => '0'
    );
\freq_cnt_o_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => testclk_cnt_reg(8),
      Q => \freq_cnt_o_reg_n_0_[8]\,
      R => '0'
    );
\freq_cnt_o_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => testclk_cnt_reg(9),
      Q => \^freq_cnt_o_reg[15]_0\(3),
      R => '0'
    );
\hold_clk[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => hold_clk_reg(0),
      O => p_0_in(0)
    );
\hold_clk[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => hold_clk_reg(0),
      I1 => hold_clk_reg(1),
      O => p_0_in(1)
    );
\hold_clk[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => hold_clk_reg(0),
      I1 => hold_clk_reg(1),
      I2 => hold_clk_reg(2),
      O => p_0_in(2)
    );
\hold_clk[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => hold_clk_reg(3),
      I1 => hold_clk_reg(0),
      I2 => hold_clk_reg(1),
      I3 => hold_clk_reg(2),
      O => p_0_in(3)
    );
\hold_clk[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => hold_clk_reg(4),
      I1 => hold_clk_reg(2),
      I2 => hold_clk_reg(1),
      I3 => hold_clk_reg(0),
      I4 => hold_clk_reg(3),
      O => p_0_in(4)
    );
\hold_clk[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \state_reg_n_0_[2]\,
      I1 => testclk_rst,
      O => \hold_clk[5]_i_1_n_0\
    );
\hold_clk[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => hold_clk_reg(5),
      I1 => hold_clk_reg(3),
      I2 => hold_clk_reg(0),
      I3 => hold_clk_reg(1),
      I4 => hold_clk_reg(2),
      I5 => hold_clk_reg(4),
      O => p_0_in(5)
    );
\hold_clk_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => p_0_in(0),
      Q => hold_clk_reg(0),
      R => \hold_clk[5]_i_1_n_0\
    );
\hold_clk_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => p_0_in(1),
      Q => hold_clk_reg(1),
      R => \hold_clk[5]_i_1_n_0\
    );
\hold_clk_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => p_0_in(2),
      Q => hold_clk_reg(2),
      R => \hold_clk[5]_i_1_n_0\
    );
\hold_clk_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => p_0_in(3),
      Q => hold_clk_reg(3),
      R => \hold_clk[5]_i_1_n_0\
    );
\hold_clk_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => p_0_in(4),
      Q => hold_clk_reg(4),
      R => \hold_clk[5]_i_1_n_0\
    );
\hold_clk_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => p_0_in(5),
      Q => hold_clk_reg(5),
      R => \hold_clk[5]_i_1_n_0\
    );
\i__carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[17]\,
      I1 => \freq_cnt_o_reg_n_0_[16]\,
      O => \freq_cnt_o_reg[17]_0\(0)
    );
\i__carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[16]\,
      I1 => \freq_cnt_o_reg_n_0_[17]\,
      O => \freq_cnt_o_reg[16]_0\(0)
    );
\i__carry_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[15]\,
      I1 => \freq_cnt_o_reg_n_0_[14]\,
      O => \^freq_cnt_o_reg[15]_0\(6)
    );
\i__carry_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[6]\,
      I1 => \freq_cnt_o_reg_n_0_[7]\,
      O => S(3)
    );
\i__carry_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[4]\,
      I1 => \freq_cnt_o_reg_n_0_[5]\,
      O => S(2)
    );
\i__carry_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[3]\,
      I1 => \freq_cnt_o_reg_n_0_[2]\,
      O => S(1)
    );
\i__carry_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[1]\,
      I1 => \freq_cnt_o_reg_n_0_[0]\,
      O => S(0)
    );
\i__carry_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[11]\,
      I1 => \freq_cnt_o_reg_n_0_[10]\,
      O => \^freq_cnt_o_reg[15]_0\(4)
    );
\i__carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[5]\,
      I1 => \freq_cnt_o_reg_n_0_[4]\,
      O => \^freq_cnt_o_reg[15]_0\(2)
    );
\i__carry_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[2]\,
      I1 => \freq_cnt_o_reg_n_0_[3]\,
      O => \^freq_cnt_o_reg[15]_0\(1)
    );
\i__carry_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[1]\,
      I1 => \freq_cnt_o_reg_n_0_[0]\,
      O => \^freq_cnt_o_reg[15]_0\(0)
    );
\i__carry_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[14]\,
      I1 => \freq_cnt_o_reg_n_0_[15]\,
      O => S(7)
    );
\i__carry_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[12]\,
      I1 => \^freq_cnt_o_reg[15]_0\(5),
      O => S(6)
    );
\i__carry_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[11]\,
      I1 => \freq_cnt_o_reg_n_0_[10]\,
      O => S(5)
    );
\i__carry_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[8]\,
      I1 => \^freq_cnt_o_reg[15]_0\(3),
      O => S(4)
    );
refclk_cnt0_carry: unisim.vcomponents.CARRY8
     port map (
      CI => refclk_cnt_reg(0),
      CI_TOP => '0',
      CO(7) => refclk_cnt0_carry_n_0,
      CO(6) => refclk_cnt0_carry_n_1,
      CO(5) => refclk_cnt0_carry_n_2,
      CO(4) => refclk_cnt0_carry_n_3,
      CO(3) => refclk_cnt0_carry_n_4,
      CO(2) => refclk_cnt0_carry_n_5,
      CO(1) => refclk_cnt0_carry_n_6,
      CO(0) => refclk_cnt0_carry_n_7,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \p_0_in__0\(8 downto 1),
      S(7 downto 0) => refclk_cnt_reg(8 downto 1)
    );
\refclk_cnt0_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => refclk_cnt0_carry_n_0,
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_refclk_cnt0_carry__0_CO_UNCONNECTED\(7 downto 6),
      CO(5) => \refclk_cnt0_carry__0_n_2\,
      CO(4) => \refclk_cnt0_carry__0_n_3\,
      CO(3) => \refclk_cnt0_carry__0_n_4\,
      CO(2) => \refclk_cnt0_carry__0_n_5\,
      CO(1) => \refclk_cnt0_carry__0_n_6\,
      CO(0) => \refclk_cnt0_carry__0_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \NLW_refclk_cnt0_carry__0_O_UNCONNECTED\(7),
      O(6 downto 0) => \p_0_in__0\(15 downto 9),
      S(7) => '0',
      S(6 downto 0) => refclk_cnt_reg(15 downto 9)
    );
\refclk_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => refclk_cnt_reg(0),
      O => \p_0_in__0\(0)
    );
\refclk_cnt[15]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => testclk_en,
      O => clear
    );
\refclk_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__0\(0),
      Q => refclk_cnt_reg(0),
      R => clear
    );
\refclk_cnt_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__0\(10),
      Q => refclk_cnt_reg(10),
      R => clear
    );
\refclk_cnt_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__0\(11),
      Q => refclk_cnt_reg(11),
      R => clear
    );
\refclk_cnt_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__0\(12),
      Q => refclk_cnt_reg(12),
      R => clear
    );
\refclk_cnt_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__0\(13),
      Q => refclk_cnt_reg(13),
      R => clear
    );
\refclk_cnt_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__0\(14),
      Q => refclk_cnt_reg(14),
      R => clear
    );
\refclk_cnt_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__0\(15),
      Q => refclk_cnt_reg(15),
      R => clear
    );
\refclk_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__0\(1),
      Q => refclk_cnt_reg(1),
      R => clear
    );
\refclk_cnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__0\(2),
      Q => refclk_cnt_reg(2),
      R => clear
    );
\refclk_cnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__0\(3),
      Q => refclk_cnt_reg(3),
      R => clear
    );
\refclk_cnt_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__0\(4),
      Q => refclk_cnt_reg(4),
      R => clear
    );
\refclk_cnt_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__0\(5),
      Q => refclk_cnt_reg(5),
      R => clear
    );
\refclk_cnt_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__0\(6),
      Q => refclk_cnt_reg(6),
      R => clear
    );
\refclk_cnt_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__0\(7),
      Q => refclk_cnt_reg(7),
      R => clear
    );
\refclk_cnt_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__0\(8),
      Q => refclk_cnt_reg(8),
      R => clear
    );
\refclk_cnt_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__0\(9),
      Q => refclk_cnt_reg(9),
      R => clear
    );
\repeat_ctr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555500001500"
    )
        port map (
      I0 => cal_on_tx_reset_in_sync,
      I1 => CO(0),
      I2 => \repeat_ctr_reg[3]_0\(0),
      I3 => \repeat_ctr_reg[3]_1\,
      I4 => \repeat_ctr[3]_i_4_n_0\,
      I5 => Q(0),
      O => rst_in_out_reg
    );
\repeat_ctr[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => done_o_reg_n_0,
      I1 => Q(2),
      O => \repeat_ctr[3]_i_4_n_0\
    );
reset_synchronizer_testclk_rst_inst: entity work.quadsgmii_0_TEST_gtwizard_ultrascale_v1_7_6_reset_synchronizer_30
     port map (
      \out\ => testclk_rst,
      rst_in_out => rst_in_out,
      txoutclkmon => txoutclkmon
    );
\state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => testclk_rst,
      I1 => hold_clk_reg(4),
      I2 => \state[3]_i_2_n_0\,
      I3 => hold_clk_reg(5),
      O => state(0)
    );
\state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8000AAAA"
    )
        port map (
      I0 => \state[2]_i_2_n_0\,
      I1 => hold_clk_reg(5),
      I2 => \state[3]_i_2_n_0\,
      I3 => hold_clk_reg(4),
      I4 => testclk_rst,
      O => state(1)
    );
\state[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFA8AA"
    )
        port map (
      I0 => \state_reg_n_0_[2]\,
      I1 => hold_clk_reg(4),
      I2 => hold_clk_reg(5),
      I3 => \state[3]_i_2_n_0\,
      I4 => testclk_en,
      I5 => \state[2]_i_2_n_0\,
      O => state(2)
    );
\state[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAA8AAAAAAAAA"
    )
        port map (
      I0 => \state[2]_i_3_n_0\,
      I1 => refclk_cnt_reg(8),
      I2 => refclk_cnt_reg(7),
      I3 => refclk_cnt_reg(15),
      I4 => \state[2]_i_4_n_0\,
      I5 => \state[2]_i_5_n_0\,
      O => \state[2]_i_2_n_0\
    );
\state[2]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => testclk_rst,
      I1 => testclk_en,
      O => \state[2]_i_3_n_0\
    );
\state[2]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => refclk_cnt_reg(0),
      I1 => refclk_cnt_reg(3),
      I2 => refclk_cnt_reg(6),
      I3 => refclk_cnt_reg(2),
      I4 => \state[2]_i_6_n_0\,
      O => \state[2]_i_4_n_0\
    );
\state[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000040000000000"
    )
        port map (
      I0 => testclk_rst,
      I1 => refclk_cnt_reg(9),
      I2 => refclk_cnt_reg(5),
      I3 => refclk_cnt_reg(12),
      I4 => refclk_cnt_reg(14),
      I5 => refclk_cnt_reg(13),
      O => \state[2]_i_5_n_0\
    );
\state[2]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => refclk_cnt_reg(10),
      I1 => refclk_cnt_reg(4),
      I2 => refclk_cnt_reg(11),
      I3 => refclk_cnt_reg(1),
      O => \state[2]_i_6_n_0\
    );
\state[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => hold_clk_reg(4),
      I1 => hold_clk_reg(5),
      I2 => \state[3]_i_2_n_0\,
      I3 => \state_reg_n_0_[2]\,
      I4 => testclk_rst,
      I5 => testclk_en,
      O => state(3)
    );
\state[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => hold_clk_reg(3),
      I1 => hold_clk_reg(0),
      I2 => hold_clk_reg(1),
      I3 => hold_clk_reg(2),
      O => \state[3]_i_2_n_0\
    );
\state[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001110"
    )
        port map (
      I0 => testclk_rst,
      I1 => \state_reg_n_0_[2]\,
      I2 => p_1_in,
      I3 => sel0(0),
      I4 => testclk_en,
      O => state(4)
    );
\state_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => state(0),
      PRE => AS(0),
      Q => testclk_rst
    );
\state_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      CLR => AS(0),
      D => state(1),
      Q => testclk_en
    );
\state_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      CLR => AS(0),
      D => state(2),
      Q => \state_reg_n_0_[2]\
    );
\state_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      CLR => AS(0),
      D => state(3),
      Q => p_1_in
    );
\state_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      CLR => AS(0),
      D => state(4),
      Q => sel0(0)
    );
testclk_cnt0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => testclk_en_dly2,
      I1 => testclk_div4(1),
      I2 => testclk_div4(3),
      I3 => testclk_div4(2),
      I4 => testclk_div4(0),
      O => testclk_cnt0_n_0
    );
\testclk_cnt[0]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => testclk_cnt_reg(0),
      O => \testclk_cnt[0]_i_2_n_0\
    );
\testclk_cnt_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => \testclk_cnt_reg[0]_i_1_n_15\,
      Q => testclk_cnt_reg(0)
    );
\testclk_cnt_reg[0]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \testclk_cnt_reg[0]_i_1_n_0\,
      CO(6) => \testclk_cnt_reg[0]_i_1_n_1\,
      CO(5) => \testclk_cnt_reg[0]_i_1_n_2\,
      CO(4) => \testclk_cnt_reg[0]_i_1_n_3\,
      CO(3) => \testclk_cnt_reg[0]_i_1_n_4\,
      CO(2) => \testclk_cnt_reg[0]_i_1_n_5\,
      CO(1) => \testclk_cnt_reg[0]_i_1_n_6\,
      CO(0) => \testclk_cnt_reg[0]_i_1_n_7\,
      DI(7 downto 0) => B"00000001",
      O(7) => \testclk_cnt_reg[0]_i_1_n_8\,
      O(6) => \testclk_cnt_reg[0]_i_1_n_9\,
      O(5) => \testclk_cnt_reg[0]_i_1_n_10\,
      O(4) => \testclk_cnt_reg[0]_i_1_n_11\,
      O(3) => \testclk_cnt_reg[0]_i_1_n_12\,
      O(2) => \testclk_cnt_reg[0]_i_1_n_13\,
      O(1) => \testclk_cnt_reg[0]_i_1_n_14\,
      O(0) => \testclk_cnt_reg[0]_i_1_n_15\,
      S(7 downto 1) => testclk_cnt_reg(7 downto 1),
      S(0) => \testclk_cnt[0]_i_2_n_0\
    );
\testclk_cnt_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => \testclk_cnt_reg[8]_i_1_n_13\,
      Q => testclk_cnt_reg(10)
    );
\testclk_cnt_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => \testclk_cnt_reg[8]_i_1_n_12\,
      Q => testclk_cnt_reg(11)
    );
\testclk_cnt_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => \testclk_cnt_reg[8]_i_1_n_11\,
      Q => testclk_cnt_reg(12)
    );
\testclk_cnt_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => \testclk_cnt_reg[8]_i_1_n_10\,
      Q => testclk_cnt_reg(13)
    );
\testclk_cnt_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => \testclk_cnt_reg[8]_i_1_n_9\,
      Q => testclk_cnt_reg(14)
    );
\testclk_cnt_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => \testclk_cnt_reg[8]_i_1_n_8\,
      Q => testclk_cnt_reg(15)
    );
\testclk_cnt_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => \testclk_cnt_reg[16]_i_1_n_15\,
      Q => testclk_cnt_reg(16)
    );
\testclk_cnt_reg[16]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \testclk_cnt_reg[8]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_testclk_cnt_reg[16]_i_1_CO_UNCONNECTED\(7 downto 1),
      CO(0) => \testclk_cnt_reg[16]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 2) => \NLW_testclk_cnt_reg[16]_i_1_O_UNCONNECTED\(7 downto 2),
      O(1) => \testclk_cnt_reg[16]_i_1_n_14\,
      O(0) => \testclk_cnt_reg[16]_i_1_n_15\,
      S(7 downto 2) => B"000000",
      S(1 downto 0) => testclk_cnt_reg(17 downto 16)
    );
\testclk_cnt_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => \testclk_cnt_reg[16]_i_1_n_14\,
      Q => testclk_cnt_reg(17)
    );
\testclk_cnt_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => \testclk_cnt_reg[0]_i_1_n_14\,
      Q => testclk_cnt_reg(1)
    );
\testclk_cnt_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => \testclk_cnt_reg[0]_i_1_n_13\,
      Q => testclk_cnt_reg(2)
    );
\testclk_cnt_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => \testclk_cnt_reg[0]_i_1_n_12\,
      Q => testclk_cnt_reg(3)
    );
\testclk_cnt_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => \testclk_cnt_reg[0]_i_1_n_11\,
      Q => testclk_cnt_reg(4)
    );
\testclk_cnt_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => \testclk_cnt_reg[0]_i_1_n_10\,
      Q => testclk_cnt_reg(5)
    );
\testclk_cnt_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => \testclk_cnt_reg[0]_i_1_n_9\,
      Q => testclk_cnt_reg(6)
    );
\testclk_cnt_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => \testclk_cnt_reg[0]_i_1_n_8\,
      Q => testclk_cnt_reg(7)
    );
\testclk_cnt_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => \testclk_cnt_reg[8]_i_1_n_15\,
      Q => testclk_cnt_reg(8)
    );
\testclk_cnt_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \testclk_cnt_reg[0]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \testclk_cnt_reg[8]_i_1_n_0\,
      CO(6) => \testclk_cnt_reg[8]_i_1_n_1\,
      CO(5) => \testclk_cnt_reg[8]_i_1_n_2\,
      CO(4) => \testclk_cnt_reg[8]_i_1_n_3\,
      CO(3) => \testclk_cnt_reg[8]_i_1_n_4\,
      CO(2) => \testclk_cnt_reg[8]_i_1_n_5\,
      CO(1) => \testclk_cnt_reg[8]_i_1_n_6\,
      CO(0) => \testclk_cnt_reg[8]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \testclk_cnt_reg[8]_i_1_n_8\,
      O(6) => \testclk_cnt_reg[8]_i_1_n_9\,
      O(5) => \testclk_cnt_reg[8]_i_1_n_10\,
      O(4) => \testclk_cnt_reg[8]_i_1_n_11\,
      O(3) => \testclk_cnt_reg[8]_i_1_n_12\,
      O(2) => \testclk_cnt_reg[8]_i_1_n_13\,
      O(1) => \testclk_cnt_reg[8]_i_1_n_14\,
      O(0) => \testclk_cnt_reg[8]_i_1_n_15\,
      S(7 downto 0) => testclk_cnt_reg(15 downto 8)
    );
\testclk_cnt_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => \testclk_cnt_reg[8]_i_1_n_14\,
      Q => testclk_cnt_reg(9)
    );
\testclk_div4_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => txoutclkmon,
      CE => '1',
      D => testclk_div4(3),
      Q => testclk_div4(0),
      S => tstclk_rst_dly2
    );
\testclk_div4_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => '1',
      D => testclk_div4(0),
      Q => testclk_div4(1),
      R => tstclk_rst_dly2
    );
\testclk_div4_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => '1',
      D => testclk_div4(1),
      Q => testclk_div4(2),
      R => tstclk_rst_dly2
    );
\testclk_div4_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => '1',
      D => testclk_div4(2),
      Q => testclk_div4(3),
      R => tstclk_rst_dly2
    );
testclk_en_dly1_reg: unisim.vcomponents.FDRE
     port map (
      C => txoutclkmon,
      CE => '1',
      D => testclk_en,
      Q => testclk_en_dly1,
      R => '0'
    );
testclk_en_dly2_reg: unisim.vcomponents.FDRE
     port map (
      C => txoutclkmon,
      CE => '1',
      D => testclk_en_dly1,
      Q => testclk_en_dly2,
      R => '0'
    );
tstclk_rst_dly1_reg: unisim.vcomponents.FDRE
     port map (
      C => txoutclkmon,
      CE => '1',
      D => testclk_rst,
      Q => tstclk_rst_dly1,
      R => '0'
    );
tstclk_rst_dly2_reg: unisim.vcomponents.FDRE
     port map (
      C => txoutclkmon,
      CE => '1',
      D => tstclk_rst_dly1,
      Q => tstclk_rst_dly2,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity quadsgmii_0_TEST_gtwizard_ultrascale_v1_7_6_gtwiz_reset is
  port (
    in0 : out STD_LOGIC;
    gtwiz_reset_tx_done_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_cdr_stable_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_done_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int\ : out STD_LOGIC;
    \gen_gtwizard_gthe4.gttxreset_int\ : out STD_LOGIC;
    \gen_gtwizard_gthe4.txuserrdy_int\ : out STD_LOGIC;
    \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int\ : out STD_LOGIC;
    \gen_gtwizard_gthe4.rxprogdivreset_int\ : out STD_LOGIC;
    \gen_gtwizard_gthe4.rxuserrdy_int\ : out STD_LOGIC;
    \gen_gtwizard_gthe4.delay_pwrgood_gtrxreset_int\ : out STD_LOGIC;
    gtpowergood_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_tx_active_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    cplllock_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_rx_active_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxcdrlock_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_clk_freerun_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_all_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_tx_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_in0 : in STD_LOGIC;
    txusrclk2_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxusrclk2_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_gtwizard_gthe4.gtpowergood_int\ : in STD_LOGIC;
    \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\ : in STD_LOGIC;
    gtwiz_reset_tx_pll_and_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_pll_and_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmii_0_TEST_gtwizard_ultrascale_v1_7_6_gtwiz_reset : entity is "gtwizard_ultrascale_v1_7_6_gtwiz_reset";
end quadsgmii_0_TEST_gtwizard_ultrascale_v1_7_6_gtwiz_reset;

architecture STRUCTURE of quadsgmii_0_TEST_gtwizard_ultrascale_v1_7_6_gtwiz_reset is
  signal \FSM_sequential_sm_reset_all[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_sm_reset_all[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_sm_reset_all[2]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_sm_reset_all[2]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_sm_reset_all[2]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_sm_reset_rx[1]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_sm_reset_rx[2]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_sm_reset_rx[2]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_sm_reset_rx[2]_i_7_n_0\ : STD_LOGIC;
  signal \FSM_sequential_sm_reset_tx[2]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_sm_reset_tx[2]_i_3_n_0\ : STD_LOGIC;
  signal bit_synchronizer_gtpowergood_inst_n_0 : STD_LOGIC;
  signal bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst_n_1 : STD_LOGIC;
  signal bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst_n_2 : STD_LOGIC;
  signal bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst_n_0 : STD_LOGIC;
  signal bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst_n_1 : STD_LOGIC;
  signal bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst_n_2 : STD_LOGIC;
  signal bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_0 : STD_LOGIC;
  signal bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_1 : STD_LOGIC;
  signal bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_2 : STD_LOGIC;
  signal bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_1 : STD_LOGIC;
  signal bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_2 : STD_LOGIC;
  signal bit_synchronizer_plllock_rx_inst_n_1 : STD_LOGIC;
  signal bit_synchronizer_plllock_rx_inst_n_2 : STD_LOGIC;
  signal bit_synchronizer_plllock_tx_inst_n_1 : STD_LOGIC;
  signal bit_synchronizer_plllock_tx_inst_n_2 : STD_LOGIC;
  signal bit_synchronizer_rxcdrlock_inst_n_1 : STD_LOGIC;
  signal bit_synchronizer_rxcdrlock_inst_n_2 : STD_LOGIC;
  signal bit_synchronizer_rxcdrlock_inst_n_3 : STD_LOGIC;
  signal \^gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int\ : STD_LOGIC;
  signal \^gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gtrxreset_int\ : STD_LOGIC;
  signal \^gen_gtwizard_gthe4.gttxreset_int\ : STD_LOGIC;
  signal \^gen_gtwizard_gthe4.rxprogdivreset_int\ : STD_LOGIC;
  signal \^gen_gtwizard_gthe4.rxuserrdy_int\ : STD_LOGIC;
  signal \^gen_gtwizard_gthe4.txuserrdy_int\ : STD_LOGIC;
  signal gttxreset_out_i_3_n_0 : STD_LOGIC;
  signal gtwiz_reset_all_sync : STD_LOGIC;
  signal gtwiz_reset_rx_any_sync : STD_LOGIC;
  signal gtwiz_reset_rx_datapath_dly : STD_LOGIC;
  signal gtwiz_reset_rx_datapath_int_i_1_n_0 : STD_LOGIC;
  signal gtwiz_reset_rx_datapath_int_reg_n_0 : STD_LOGIC;
  signal gtwiz_reset_rx_datapath_sync : STD_LOGIC;
  signal gtwiz_reset_rx_done_int_reg_n_0 : STD_LOGIC;
  signal gtwiz_reset_rx_pll_and_datapath_dly : STD_LOGIC;
  signal gtwiz_reset_rx_pll_and_datapath_int_i_1_n_0 : STD_LOGIC;
  signal gtwiz_reset_rx_pll_and_datapath_int_reg_n_0 : STD_LOGIC;
  signal gtwiz_reset_rx_pll_and_datapath_sync : STD_LOGIC;
  signal gtwiz_reset_tx_any_sync : STD_LOGIC;
  signal gtwiz_reset_tx_datapath_sync : STD_LOGIC;
  signal gtwiz_reset_tx_done_int_reg_n_0 : STD_LOGIC;
  signal gtwiz_reset_tx_pll_and_datapath_dly : STD_LOGIC;
  signal gtwiz_reset_tx_pll_and_datapath_int_i_1_n_0 : STD_LOGIC;
  signal gtwiz_reset_tx_pll_and_datapath_int_reg_n_0 : STD_LOGIC;
  signal gtwiz_reset_tx_pll_and_datapath_sync : STD_LOGIC;
  signal gtwiz_reset_userclk_tx_active_sync : STD_LOGIC;
  signal \p_0_in__1\ : STD_LOGIC;
  signal \p_0_in__2\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \p_0_in__3\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal plllock_rx_sync : STD_LOGIC;
  signal plllock_tx_sync : STD_LOGIC;
  signal reset_synchronizer_gtwiz_reset_rx_any_inst_n_1 : STD_LOGIC;
  signal reset_synchronizer_gtwiz_reset_rx_any_inst_n_2 : STD_LOGIC;
  signal reset_synchronizer_gtwiz_reset_rx_any_inst_n_3 : STD_LOGIC;
  signal reset_synchronizer_gtwiz_reset_tx_any_inst_n_1 : STD_LOGIC;
  signal reset_synchronizer_gtwiz_reset_tx_any_inst_n_2 : STD_LOGIC;
  signal reset_synchronizer_gtwiz_reset_tx_any_inst_n_3 : STD_LOGIC;
  signal sm_reset_all : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sm_reset_all_timer_clr_i_1_n_0 : STD_LOGIC;
  signal sm_reset_all_timer_clr_i_2_n_0 : STD_LOGIC;
  signal sm_reset_all_timer_clr_reg_n_0 : STD_LOGIC;
  signal sm_reset_all_timer_ctr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \sm_reset_all_timer_ctr0_inferred__0/i__n_0\ : STD_LOGIC;
  signal \sm_reset_all_timer_ctr[0]_i_1_n_0\ : STD_LOGIC;
  signal \sm_reset_all_timer_ctr[1]_i_1_n_0\ : STD_LOGIC;
  signal \sm_reset_all_timer_ctr[2]_i_1_n_0\ : STD_LOGIC;
  signal sm_reset_all_timer_sat : STD_LOGIC;
  signal sm_reset_all_timer_sat_i_1_n_0 : STD_LOGIC;
  signal sm_reset_rx : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sm_reset_rx_cdr_to_clr : STD_LOGIC;
  signal sm_reset_rx_cdr_to_clr_i_3_n_0 : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr[0]_i_3_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr[0]_i_4_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr[0]_i_5_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr[0]_i_6_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr[0]_i_7_n_0\ : STD_LOGIC;
  signal sm_reset_rx_cdr_to_ctr_reg : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_10\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_11\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_12\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_13\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_14\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_15\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_8\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_9\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_10\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_11\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_12\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_13\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_14\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_15\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_8\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_9\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_14\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_15\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_13\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_14\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_15\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal sm_reset_rx_cdr_to_sat : STD_LOGIC;
  signal sm_reset_rx_cdr_to_sat_i_1_n_0 : STD_LOGIC;
  signal sm_reset_rx_cdr_to_sat_i_2_n_0 : STD_LOGIC;
  signal sm_reset_rx_cdr_to_sat_i_3_n_0 : STD_LOGIC;
  signal sm_reset_rx_cdr_to_sat_i_4_n_0 : STD_LOGIC;
  signal sm_reset_rx_cdr_to_sat_i_5_n_0 : STD_LOGIC;
  signal sm_reset_rx_cdr_to_sat_i_6_n_0 : STD_LOGIC;
  signal sm_reset_rx_pll_timer_clr : STD_LOGIC;
  signal sm_reset_rx_pll_timer_clr_i_1_n_0 : STD_LOGIC;
  signal sm_reset_rx_pll_timer_clr_reg_n_0 : STD_LOGIC;
  signal \sm_reset_rx_pll_timer_ctr[9]_i_1_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_pll_timer_ctr[9]_i_3_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_pll_timer_ctr[9]_i_4_n_0\ : STD_LOGIC;
  signal sm_reset_rx_pll_timer_ctr_reg : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal sm_reset_rx_pll_timer_sat : STD_LOGIC;
  signal sm_reset_rx_pll_timer_sat_i_1_n_0 : STD_LOGIC;
  signal sm_reset_rx_pll_timer_sat_i_2_n_0 : STD_LOGIC;
  signal sm_reset_rx_pll_timer_sat_i_3_n_0 : STD_LOGIC;
  signal sm_reset_rx_timer_clr_reg_n_0 : STD_LOGIC;
  signal sm_reset_rx_timer_ctr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \sm_reset_rx_timer_ctr0_inferred__0/i__n_0\ : STD_LOGIC;
  signal \sm_reset_rx_timer_ctr[0]_i_1_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_timer_ctr[1]_i_1_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_timer_ctr[2]_i_1_n_0\ : STD_LOGIC;
  signal sm_reset_rx_timer_sat : STD_LOGIC;
  signal sm_reset_rx_timer_sat_i_1_n_0 : STD_LOGIC;
  signal sm_reset_tx : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sm_reset_tx_pll_timer_clr_i_1_n_0 : STD_LOGIC;
  signal sm_reset_tx_pll_timer_clr_reg_n_0 : STD_LOGIC;
  signal \sm_reset_tx_pll_timer_ctr[9]_i_1_n_0\ : STD_LOGIC;
  signal \sm_reset_tx_pll_timer_ctr[9]_i_3_n_0\ : STD_LOGIC;
  signal \sm_reset_tx_pll_timer_ctr[9]_i_4_n_0\ : STD_LOGIC;
  signal sm_reset_tx_pll_timer_ctr_reg : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal sm_reset_tx_pll_timer_sat : STD_LOGIC;
  signal sm_reset_tx_pll_timer_sat_i_1_n_0 : STD_LOGIC;
  signal sm_reset_tx_pll_timer_sat_i_2_n_0 : STD_LOGIC;
  signal sm_reset_tx_pll_timer_sat_i_3_n_0 : STD_LOGIC;
  signal sm_reset_tx_timer_clr_reg_n_0 : STD_LOGIC;
  signal sm_reset_tx_timer_ctr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sm_reset_tx_timer_sat : STD_LOGIC;
  signal sm_reset_tx_timer_sat_i_1_n_0 : STD_LOGIC;
  signal txuserrdy_out_i_3_n_0 : STD_LOGIC;
  signal \NLW_sm_reset_rx_cdr_to_ctr_reg[24]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_sm_reset_rx_cdr_to_ctr_reg[24]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_sm_reset_all[1]_i_1\ : label is "soft_lutpair516";
  attribute SOFT_HLUTNM of \FSM_sequential_sm_reset_all[2]_i_2\ : label is "soft_lutpair516";
  attribute SOFT_HLUTNM of \FSM_sequential_sm_reset_all[2]_i_3\ : label is "soft_lutpair509";
  attribute SOFT_HLUTNM of \FSM_sequential_sm_reset_all[2]_i_4\ : label is "soft_lutpair509";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_sm_reset_all_reg[0]\ : label is "ST_RESET_ALL_BRANCH:000,ST_RESET_ALL_TX_PLL_WAIT:010,ST_RESET_ALL_RX_WAIT:101,ST_RESET_ALL_TX_PLL:001,ST_RESET_ALL_RX_PLL:100,ST_RESET_ALL_RX_DP:011,ST_RESET_ALL_INIT:111,iSTATE:110";
  attribute FSM_ENCODED_STATES of \FSM_sequential_sm_reset_all_reg[1]\ : label is "ST_RESET_ALL_BRANCH:000,ST_RESET_ALL_TX_PLL_WAIT:010,ST_RESET_ALL_RX_WAIT:101,ST_RESET_ALL_TX_PLL:001,ST_RESET_ALL_RX_PLL:100,ST_RESET_ALL_RX_DP:011,ST_RESET_ALL_INIT:111,iSTATE:110";
  attribute FSM_ENCODED_STATES of \FSM_sequential_sm_reset_all_reg[2]\ : label is "ST_RESET_ALL_BRANCH:000,ST_RESET_ALL_TX_PLL_WAIT:010,ST_RESET_ALL_RX_WAIT:101,ST_RESET_ALL_TX_PLL:001,ST_RESET_ALL_RX_PLL:100,ST_RESET_ALL_RX_DP:011,ST_RESET_ALL_INIT:111,iSTATE:110";
  attribute SOFT_HLUTNM of \FSM_sequential_sm_reset_rx[1]_i_2\ : label is "soft_lutpair505";
  attribute SOFT_HLUTNM of \FSM_sequential_sm_reset_rx[2]_i_4\ : label is "soft_lutpair497";
  attribute SOFT_HLUTNM of \FSM_sequential_sm_reset_rx[2]_i_5\ : label is "soft_lutpair503";
  attribute FSM_ENCODED_STATES of \FSM_sequential_sm_reset_rx_reg[0]\ : label is "ST_RESET_RX_WAIT_LOCK:011,ST_RESET_RX_WAIT_CDR:100,ST_RESET_RX_WAIT_USERRDY:101,ST_RESET_RX_WAIT_RESETDONE:110,ST_RESET_RX_DATAPATH:010,ST_RESET_RX_PLL:001,ST_RESET_RX_BRANCH:000,ST_RESET_RX_IDLE:111";
  attribute FSM_ENCODED_STATES of \FSM_sequential_sm_reset_rx_reg[1]\ : label is "ST_RESET_RX_WAIT_LOCK:011,ST_RESET_RX_WAIT_CDR:100,ST_RESET_RX_WAIT_USERRDY:101,ST_RESET_RX_WAIT_RESETDONE:110,ST_RESET_RX_DATAPATH:010,ST_RESET_RX_PLL:001,ST_RESET_RX_BRANCH:000,ST_RESET_RX_IDLE:111";
  attribute FSM_ENCODED_STATES of \FSM_sequential_sm_reset_rx_reg[2]\ : label is "ST_RESET_RX_WAIT_LOCK:011,ST_RESET_RX_WAIT_CDR:100,ST_RESET_RX_WAIT_USERRDY:101,ST_RESET_RX_WAIT_RESETDONE:110,ST_RESET_RX_DATAPATH:010,ST_RESET_RX_PLL:001,ST_RESET_RX_BRANCH:000,ST_RESET_RX_IDLE:111";
  attribute SOFT_HLUTNM of \FSM_sequential_sm_reset_tx[2]_i_2\ : label is "soft_lutpair507";
  attribute SOFT_HLUTNM of \FSM_sequential_sm_reset_tx[2]_i_3\ : label is "soft_lutpair502";
  attribute FSM_ENCODED_STATES of \FSM_sequential_sm_reset_tx_reg[0]\ : label is "ST_RESET_TX_BRANCH:000,ST_RESET_TX_WAIT_LOCK:011,ST_RESET_TX_WAIT_USERRDY:100,ST_RESET_TX_WAIT_RESETDONE:101,ST_RESET_TX_IDLE:110,ST_RESET_TX_DATAPATH:010,ST_RESET_TX_PLL:001";
  attribute FSM_ENCODED_STATES of \FSM_sequential_sm_reset_tx_reg[1]\ : label is "ST_RESET_TX_BRANCH:000,ST_RESET_TX_WAIT_LOCK:011,ST_RESET_TX_WAIT_USERRDY:100,ST_RESET_TX_WAIT_RESETDONE:101,ST_RESET_TX_IDLE:110,ST_RESET_TX_DATAPATH:010,ST_RESET_TX_PLL:001";
  attribute FSM_ENCODED_STATES of \FSM_sequential_sm_reset_tx_reg[2]\ : label is "ST_RESET_TX_BRANCH:000,ST_RESET_TX_WAIT_LOCK:011,ST_RESET_TX_WAIT_USERRDY:100,ST_RESET_TX_WAIT_RESETDONE:101,ST_RESET_TX_IDLE:110,ST_RESET_TX_DATAPATH:010,ST_RESET_TX_PLL:001";
  attribute SOFT_HLUTNM of gttxreset_out_i_3 : label is "soft_lutpair504";
  attribute SOFT_HLUTNM of gtwiz_reset_rx_datapath_int_i_1 : label is "soft_lutpair506";
  attribute SOFT_HLUTNM of gtwiz_reset_tx_pll_and_datapath_int_i_1 : label is "soft_lutpair506";
  attribute SOFT_HLUTNM of \sm_reset_all_timer_ctr[1]_i_1\ : label is "soft_lutpair513";
  attribute SOFT_HLUTNM of \sm_reset_all_timer_ctr[2]_i_1\ : label is "soft_lutpair513";
  attribute SOFT_HLUTNM of sm_reset_rx_cdr_to_clr_i_3 : label is "soft_lutpair497";
  attribute SOFT_HLUTNM of sm_reset_rx_pll_timer_clr_i_1 : label is "soft_lutpair503";
  attribute SOFT_HLUTNM of \sm_reset_rx_pll_timer_ctr[1]_i_1\ : label is "soft_lutpair514";
  attribute SOFT_HLUTNM of \sm_reset_rx_pll_timer_ctr[2]_i_1\ : label is "soft_lutpair514";
  attribute SOFT_HLUTNM of \sm_reset_rx_pll_timer_ctr[3]_i_1\ : label is "soft_lutpair499";
  attribute SOFT_HLUTNM of \sm_reset_rx_pll_timer_ctr[4]_i_1\ : label is "soft_lutpair499";
  attribute SOFT_HLUTNM of \sm_reset_rx_pll_timer_ctr[6]_i_1\ : label is "soft_lutpair510";
  attribute SOFT_HLUTNM of \sm_reset_rx_pll_timer_ctr[7]_i_1\ : label is "soft_lutpair510";
  attribute SOFT_HLUTNM of \sm_reset_rx_pll_timer_ctr[8]_i_1\ : label is "soft_lutpair501";
  attribute SOFT_HLUTNM of \sm_reset_rx_pll_timer_ctr[9]_i_2\ : label is "soft_lutpair501";
  attribute SOFT_HLUTNM of \sm_reset_rx_timer_ctr[1]_i_1\ : label is "soft_lutpair512";
  attribute SOFT_HLUTNM of \sm_reset_rx_timer_ctr[2]_i_1\ : label is "soft_lutpair512";
  attribute SOFT_HLUTNM of sm_reset_rx_timer_sat_i_1 : label is "soft_lutpair505";
  attribute SOFT_HLUTNM of sm_reset_tx_pll_timer_clr_i_1 : label is "soft_lutpair502";
  attribute SOFT_HLUTNM of \sm_reset_tx_pll_timer_ctr[1]_i_1\ : label is "soft_lutpair515";
  attribute SOFT_HLUTNM of \sm_reset_tx_pll_timer_ctr[2]_i_1\ : label is "soft_lutpair515";
  attribute SOFT_HLUTNM of \sm_reset_tx_pll_timer_ctr[3]_i_1\ : label is "soft_lutpair500";
  attribute SOFT_HLUTNM of \sm_reset_tx_pll_timer_ctr[4]_i_1\ : label is "soft_lutpair500";
  attribute SOFT_HLUTNM of \sm_reset_tx_pll_timer_ctr[6]_i_1\ : label is "soft_lutpair508";
  attribute SOFT_HLUTNM of \sm_reset_tx_pll_timer_ctr[7]_i_1\ : label is "soft_lutpair508";
  attribute SOFT_HLUTNM of \sm_reset_tx_pll_timer_ctr[8]_i_1\ : label is "soft_lutpair498";
  attribute SOFT_HLUTNM of \sm_reset_tx_pll_timer_ctr[9]_i_2\ : label is "soft_lutpair498";
  attribute SOFT_HLUTNM of \sm_reset_tx_timer_ctr[1]_i_1\ : label is "soft_lutpair511";
  attribute SOFT_HLUTNM of \sm_reset_tx_timer_ctr[2]_i_1\ : label is "soft_lutpair511";
  attribute SOFT_HLUTNM of sm_reset_tx_timer_sat_i_1 : label is "soft_lutpair504";
  attribute SOFT_HLUTNM of txuserrdy_out_i_3 : label is "soft_lutpair507";
begin
  \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int\ <= \^gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int\;
  \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int\ <= \^gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int\;
  \gen_gtwizard_gthe4.gttxreset_int\ <= \^gen_gtwizard_gthe4.gttxreset_int\;
  \gen_gtwizard_gthe4.rxprogdivreset_int\ <= \^gen_gtwizard_gthe4.rxprogdivreset_int\;
  \gen_gtwizard_gthe4.rxuserrdy_int\ <= \^gen_gtwizard_gthe4.rxuserrdy_int\;
  \gen_gtwizard_gthe4.txuserrdy_int\ <= \^gen_gtwizard_gthe4.txuserrdy_int\;
\FSM_sequential_sm_reset_all[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFF70000FFFFFF"
    )
        port map (
      I0 => gtwiz_reset_rx_done_int_reg_n_0,
      I1 => sm_reset_all_timer_sat,
      I2 => sm_reset_all_timer_clr_reg_n_0,
      I3 => sm_reset_all(2),
      I4 => sm_reset_all(1),
      I5 => sm_reset_all(0),
      O => \FSM_sequential_sm_reset_all[0]_i_1_n_0\
    );
\FSM_sequential_sm_reset_all[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"34"
    )
        port map (
      I0 => sm_reset_all(2),
      I1 => sm_reset_all(1),
      I2 => sm_reset_all(0),
      O => \FSM_sequential_sm_reset_all[1]_i_1_n_0\
    );
\FSM_sequential_sm_reset_all[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4A"
    )
        port map (
      I0 => sm_reset_all(2),
      I1 => sm_reset_all(0),
      I2 => sm_reset_all(1),
      O => \FSM_sequential_sm_reset_all[2]_i_2_n_0\
    );
\FSM_sequential_sm_reset_all[2]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => sm_reset_all_timer_sat,
      I1 => gtwiz_reset_rx_done_int_reg_n_0,
      I2 => sm_reset_all_timer_clr_reg_n_0,
      O => \FSM_sequential_sm_reset_all[2]_i_3_n_0\
    );
\FSM_sequential_sm_reset_all[2]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => sm_reset_all_timer_clr_reg_n_0,
      I1 => sm_reset_all_timer_sat,
      I2 => gtwiz_reset_tx_done_int_reg_n_0,
      O => \FSM_sequential_sm_reset_all[2]_i_4_n_0\
    );
\FSM_sequential_sm_reset_all_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => bit_synchronizer_gtpowergood_inst_n_0,
      D => \FSM_sequential_sm_reset_all[0]_i_1_n_0\,
      Q => sm_reset_all(0),
      R => gtwiz_reset_all_sync
    );
\FSM_sequential_sm_reset_all_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => bit_synchronizer_gtpowergood_inst_n_0,
      D => \FSM_sequential_sm_reset_all[1]_i_1_n_0\,
      Q => sm_reset_all(1),
      R => gtwiz_reset_all_sync
    );
\FSM_sequential_sm_reset_all_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => bit_synchronizer_gtpowergood_inst_n_0,
      D => \FSM_sequential_sm_reset_all[2]_i_2_n_0\,
      Q => sm_reset_all(2),
      R => gtwiz_reset_all_sync
    );
\FSM_sequential_sm_reset_rx[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sm_reset_rx_timer_sat,
      I1 => sm_reset_rx_timer_clr_reg_n_0,
      O => \FSM_sequential_sm_reset_rx[1]_i_2_n_0\
    );
\FSM_sequential_sm_reset_rx[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDFD8888DDDD8888"
    )
        port map (
      I0 => sm_reset_rx(1),
      I1 => sm_reset_rx(0),
      I2 => sm_reset_rx_timer_sat,
      I3 => sm_reset_rx_timer_clr_reg_n_0,
      I4 => sm_reset_rx(2),
      I5 => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\,
      O => \FSM_sequential_sm_reset_rx[2]_i_2_n_0\
    );
\FSM_sequential_sm_reset_rx[2]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => sm_reset_rx(0),
      I1 => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\,
      I2 => sm_reset_rx(1),
      I3 => sm_reset_rx_timer_sat,
      I4 => sm_reset_rx_timer_clr_reg_n_0,
      O => \FSM_sequential_sm_reset_rx[2]_i_4_n_0\
    );
\FSM_sequential_sm_reset_rx[2]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sm_reset_rx(1),
      I1 => sm_reset_rx(2),
      O => sm_reset_rx_pll_timer_clr
    );
\FSM_sequential_sm_reset_rx[2]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sm_reset_rx_pll_timer_sat,
      I1 => sm_reset_rx_pll_timer_clr_reg_n_0,
      O => \FSM_sequential_sm_reset_rx[2]_i_7_n_0\
    );
\FSM_sequential_sm_reset_rx_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => bit_synchronizer_rxcdrlock_inst_n_2,
      D => bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst_n_2,
      Q => sm_reset_rx(0),
      R => gtwiz_reset_rx_any_sync
    );
\FSM_sequential_sm_reset_rx_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => bit_synchronizer_rxcdrlock_inst_n_2,
      D => bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst_n_1,
      Q => sm_reset_rx(1),
      R => gtwiz_reset_rx_any_sync
    );
\FSM_sequential_sm_reset_rx_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => bit_synchronizer_rxcdrlock_inst_n_2,
      D => \FSM_sequential_sm_reset_rx[2]_i_2_n_0\,
      Q => sm_reset_rx(2),
      R => gtwiz_reset_rx_any_sync
    );
\FSM_sequential_sm_reset_tx[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"38"
    )
        port map (
      I0 => sm_reset_tx(0),
      I1 => sm_reset_tx(1),
      I2 => sm_reset_tx(2),
      O => \FSM_sequential_sm_reset_tx[2]_i_2_n_0\
    );
\FSM_sequential_sm_reset_tx[2]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sm_reset_tx(1),
      I1 => sm_reset_tx(2),
      O => \FSM_sequential_sm_reset_tx[2]_i_3_n_0\
    );
\FSM_sequential_sm_reset_tx_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst_n_0,
      D => bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst_n_2,
      Q => sm_reset_tx(0),
      R => gtwiz_reset_tx_any_sync
    );
\FSM_sequential_sm_reset_tx_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst_n_0,
      D => bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst_n_1,
      Q => sm_reset_tx(1),
      R => gtwiz_reset_tx_any_sync
    );
\FSM_sequential_sm_reset_tx_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst_n_0,
      D => \FSM_sequential_sm_reset_tx[2]_i_2_n_0\,
      Q => sm_reset_tx(2),
      R => gtwiz_reset_tx_any_sync
    );
bit_synchronizer_gtpowergood_inst: entity work.quadsgmii_0_TEST_gtwizard_ultrascale_v1_7_6_bit_synchronizer_3
     port map (
      E(0) => bit_synchronizer_gtpowergood_inst_n_0,
      \FSM_sequential_sm_reset_all_reg[0]\ => \FSM_sequential_sm_reset_all[2]_i_3_n_0\,
      \FSM_sequential_sm_reset_all_reg[0]_0\ => \FSM_sequential_sm_reset_all[2]_i_4_n_0\,
      Q(2 downto 0) => sm_reset_all(2 downto 0),
      gtpowergood_out(0) => gtpowergood_out(0),
      gtwiz_reset_clk_freerun_in(0) => gtwiz_reset_clk_freerun_in(0)
    );
bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst: entity work.quadsgmii_0_TEST_gtwizard_ultrascale_v1_7_6_bit_synchronizer_4
     port map (
      gtwiz_reset_clk_freerun_in(0) => gtwiz_reset_clk_freerun_in(0),
      gtwiz_reset_rx_datapath_dly => gtwiz_reset_rx_datapath_dly,
      in0 => gtwiz_reset_rx_datapath_sync
    );
bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst: entity work.quadsgmii_0_TEST_gtwizard_ultrascale_v1_7_6_bit_synchronizer_5
     port map (
      D(1) => bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst_n_1,
      D(0) => bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst_n_2,
      \FSM_sequential_sm_reset_rx_reg[0]\ => \FSM_sequential_sm_reset_rx[1]_i_2_n_0\,
      Q(2 downto 0) => sm_reset_rx(2 downto 0),
      \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\ => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\,
      gtwiz_reset_clk_freerun_in(0) => gtwiz_reset_clk_freerun_in(0),
      gtwiz_reset_rx_pll_and_datapath_dly => gtwiz_reset_rx_pll_and_datapath_dly,
      in0 => gtwiz_reset_rx_pll_and_datapath_sync
    );
bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst: entity work.quadsgmii_0_TEST_gtwizard_ultrascale_v1_7_6_bit_synchronizer_6
     port map (
      E(0) => bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst_n_0,
      \FSM_sequential_sm_reset_tx_reg[0]\ => \FSM_sequential_sm_reset_tx[2]_i_3_n_0\,
      \FSM_sequential_sm_reset_tx_reg[0]_0\ => bit_synchronizer_plllock_tx_inst_n_2,
      \FSM_sequential_sm_reset_tx_reg[0]_1\ => bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_2,
      Q(0) => sm_reset_tx(0),
      gtwiz_reset_clk_freerun_in(0) => gtwiz_reset_clk_freerun_in(0),
      gtwiz_reset_tx_pll_and_datapath_dly => gtwiz_reset_tx_pll_and_datapath_dly,
      in0 => gtwiz_reset_tx_datapath_sync
    );
bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst: entity work.quadsgmii_0_TEST_gtwizard_ultrascale_v1_7_6_bit_synchronizer_7
     port map (
      D(1) => bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst_n_1,
      D(0) => bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst_n_2,
      Q(2 downto 0) => sm_reset_tx(2 downto 0),
      gtwiz_reset_clk_freerun_in(0) => gtwiz_reset_clk_freerun_in(0),
      gtwiz_reset_tx_pll_and_datapath_dly => gtwiz_reset_tx_pll_and_datapath_dly,
      in0 => gtwiz_reset_tx_pll_and_datapath_sync
    );
bit_synchronizer_gtwiz_reset_userclk_rx_active_inst: entity work.quadsgmii_0_TEST_gtwizard_ultrascale_v1_7_6_bit_synchronizer_8
     port map (
      \FSM_sequential_sm_reset_rx_reg[0]\ => bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_0,
      \FSM_sequential_sm_reset_rx_reg[2]\ => bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_2,
      Q(2 downto 0) => sm_reset_rx(2 downto 0),
      \gen_gtwizard_gthe4.rxuserrdy_int\ => \^gen_gtwizard_gthe4.rxuserrdy_int\,
      gtwiz_reset_clk_freerun_in(0) => gtwiz_reset_clk_freerun_in(0),
      gtwiz_reset_rx_any_sync => gtwiz_reset_rx_any_sync,
      gtwiz_userclk_rx_active_in(0) => gtwiz_userclk_rx_active_in(0),
      sm_reset_rx_timer_clr_reg => bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_1,
      sm_reset_rx_timer_clr_reg_0 => bit_synchronizer_plllock_rx_inst_n_2,
      sm_reset_rx_timer_clr_reg_1 => sm_reset_rx_timer_clr_reg_n_0,
      sm_reset_rx_timer_sat => sm_reset_rx_timer_sat
    );
bit_synchronizer_gtwiz_reset_userclk_tx_active_inst: entity work.quadsgmii_0_TEST_gtwizard_ultrascale_v1_7_6_bit_synchronizer_9
     port map (
      \FSM_sequential_sm_reset_tx_reg[0]\ => txuserrdy_out_i_3_n_0,
      \FSM_sequential_sm_reset_tx_reg[0]_0\ => \FSM_sequential_sm_reset_tx[2]_i_3_n_0\,
      \FSM_sequential_sm_reset_tx_reg[0]_1\ => sm_reset_tx_pll_timer_clr_reg_n_0,
      \FSM_sequential_sm_reset_tx_reg[2]\ => bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_1,
      Q(2 downto 0) => sm_reset_tx(2 downto 0),
      \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync\ => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync\,
      gtwiz_reset_clk_freerun_in(0) => gtwiz_reset_clk_freerun_in(0),
      gtwiz_reset_userclk_tx_active_sync => gtwiz_reset_userclk_tx_active_sync,
      gtwiz_userclk_tx_active_in(0) => gtwiz_userclk_tx_active_in(0),
      i_in_out_reg_0 => bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_2,
      plllock_tx_sync => plllock_tx_sync,
      sm_reset_tx_pll_timer_sat => sm_reset_tx_pll_timer_sat,
      sm_reset_tx_timer_clr_reg => sm_reset_tx_timer_clr_reg_n_0,
      sm_reset_tx_timer_clr_reg_0 => gttxreset_out_i_3_n_0
    );
bit_synchronizer_plllock_rx_inst: entity work.quadsgmii_0_TEST_gtwizard_ultrascale_v1_7_6_bit_synchronizer_10
     port map (
      \FSM_sequential_sm_reset_rx_reg[1]\ => bit_synchronizer_plllock_rx_inst_n_2,
      Q(2 downto 0) => sm_reset_rx(2 downto 0),
      cplllock_out(0) => cplllock_out(0),
      \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\ => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\,
      gtwiz_reset_clk_freerun_in(0) => gtwiz_reset_clk_freerun_in(0),
      gtwiz_reset_rx_done_int_reg => \FSM_sequential_sm_reset_rx[1]_i_2_n_0\,
      gtwiz_reset_rx_done_int_reg_0 => gtwiz_reset_rx_done_int_reg_n_0,
      i_in_out_reg_0 => bit_synchronizer_plllock_rx_inst_n_1,
      plllock_rx_sync => plllock_rx_sync
    );
bit_synchronizer_plllock_tx_inst: entity work.quadsgmii_0_TEST_gtwizard_ultrascale_v1_7_6_bit_synchronizer_11
     port map (
      \FSM_sequential_sm_reset_tx_reg[0]\ => gttxreset_out_i_3_n_0,
      Q(2 downto 0) => sm_reset_tx(2 downto 0),
      cplllock_out(0) => cplllock_out(0),
      \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync\ => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync\,
      gtwiz_reset_clk_freerun_in(0) => gtwiz_reset_clk_freerun_in(0),
      gtwiz_reset_tx_done_int_reg => bit_synchronizer_plllock_tx_inst_n_1,
      gtwiz_reset_tx_done_int_reg_0 => gtwiz_reset_tx_done_int_reg_n_0,
      gtwiz_reset_tx_done_int_reg_1 => sm_reset_tx_timer_clr_reg_n_0,
      i_in_out_reg_0 => bit_synchronizer_plllock_tx_inst_n_2,
      plllock_tx_sync => plllock_tx_sync,
      sm_reset_tx_timer_sat => sm_reset_tx_timer_sat
    );
bit_synchronizer_rxcdrlock_inst: entity work.quadsgmii_0_TEST_gtwizard_ultrascale_v1_7_6_bit_synchronizer_12
     port map (
      E(0) => bit_synchronizer_rxcdrlock_inst_n_2,
      \FSM_sequential_sm_reset_rx[2]_i_3_0\ => \FSM_sequential_sm_reset_rx[1]_i_2_n_0\,
      \FSM_sequential_sm_reset_rx_reg[0]\ => \FSM_sequential_sm_reset_rx[2]_i_4_n_0\,
      \FSM_sequential_sm_reset_rx_reg[0]_0\ => \FSM_sequential_sm_reset_rx[2]_i_7_n_0\,
      \FSM_sequential_sm_reset_rx_reg[0]_1\ => bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_1,
      \FSM_sequential_sm_reset_rx_reg[2]\ => bit_synchronizer_rxcdrlock_inst_n_1,
      Q(2 downto 0) => sm_reset_rx(2 downto 0),
      gtwiz_reset_clk_freerun_in(0) => gtwiz_reset_clk_freerun_in(0),
      gtwiz_reset_rx_cdr_stable_out(0) => gtwiz_reset_rx_cdr_stable_out(0),
      gtwiz_reset_rx_datapath_dly => gtwiz_reset_rx_datapath_dly,
      gtwiz_reset_rx_pll_and_datapath_dly => gtwiz_reset_rx_pll_and_datapath_dly,
      plllock_rx_sync => plllock_rx_sync,
      rxcdrlock_out(0) => rxcdrlock_out(0),
      sm_reset_rx_cdr_to_clr => sm_reset_rx_cdr_to_clr,
      sm_reset_rx_cdr_to_clr_reg => sm_reset_rx_cdr_to_clr_i_3_n_0,
      sm_reset_rx_cdr_to_sat => sm_reset_rx_cdr_to_sat,
      sm_reset_rx_cdr_to_sat_reg => bit_synchronizer_rxcdrlock_inst_n_3,
      sm_reset_rx_pll_timer_clr => sm_reset_rx_pll_timer_clr
    );
\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \gen_gtwizard_gthe4.gtrxreset_int\,
      I1 => gtpowergood_out(0),
      I2 => \gen_gtwizard_gthe4.gtpowergood_int\,
      O => \gen_gtwizard_gthe4.delay_pwrgood_gtrxreset_int\
    );
gtrxreset_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => reset_synchronizer_gtwiz_reset_rx_any_inst_n_3,
      Q => \gen_gtwizard_gthe4.gtrxreset_int\,
      R => '0'
    );
gttxreset_out_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sm_reset_tx_timer_sat,
      I1 => sm_reset_tx_timer_clr_reg_n_0,
      O => gttxreset_out_i_3_n_0
    );
gttxreset_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => reset_synchronizer_gtwiz_reset_tx_any_inst_n_2,
      Q => \^gen_gtwizard_gthe4.gttxreset_int\,
      R => '0'
    );
gtwiz_reset_rx_datapath_int_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F740"
    )
        port map (
      I0 => sm_reset_all(2),
      I1 => sm_reset_all(0),
      I2 => sm_reset_all(1),
      I3 => gtwiz_reset_rx_datapath_int_reg_n_0,
      O => gtwiz_reset_rx_datapath_int_i_1_n_0
    );
gtwiz_reset_rx_datapath_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => gtwiz_reset_rx_datapath_int_i_1_n_0,
      Q => gtwiz_reset_rx_datapath_int_reg_n_0,
      R => gtwiz_reset_all_sync
    );
gtwiz_reset_rx_done_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => bit_synchronizer_plllock_rx_inst_n_1,
      Q => gtwiz_reset_rx_done_int_reg_n_0,
      R => gtwiz_reset_rx_any_sync
    );
gtwiz_reset_rx_pll_and_datapath_int_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F704"
    )
        port map (
      I0 => sm_reset_all(0),
      I1 => sm_reset_all(2),
      I2 => sm_reset_all(1),
      I3 => gtwiz_reset_rx_pll_and_datapath_int_reg_n_0,
      O => gtwiz_reset_rx_pll_and_datapath_int_i_1_n_0
    );
gtwiz_reset_rx_pll_and_datapath_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => gtwiz_reset_rx_pll_and_datapath_int_i_1_n_0,
      Q => gtwiz_reset_rx_pll_and_datapath_int_reg_n_0,
      R => gtwiz_reset_all_sync
    );
gtwiz_reset_tx_done_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => bit_synchronizer_plllock_tx_inst_n_1,
      Q => gtwiz_reset_tx_done_int_reg_n_0,
      R => gtwiz_reset_tx_any_sync
    );
gtwiz_reset_tx_pll_and_datapath_int_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB02"
    )
        port map (
      I0 => sm_reset_all(0),
      I1 => sm_reset_all(1),
      I2 => sm_reset_all(2),
      I3 => gtwiz_reset_tx_pll_and_datapath_int_reg_n_0,
      O => gtwiz_reset_tx_pll_and_datapath_int_i_1_n_0
    );
gtwiz_reset_tx_pll_and_datapath_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => gtwiz_reset_tx_pll_and_datapath_int_i_1_n_0,
      Q => gtwiz_reset_tx_pll_and_datapath_int_reg_n_0,
      R => gtwiz_reset_all_sync
    );
pllreset_rx_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => reset_synchronizer_gtwiz_reset_rx_any_inst_n_1,
      Q => \^gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int\,
      R => '0'
    );
pllreset_tx_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => reset_synchronizer_gtwiz_reset_tx_any_inst_n_1,
      Q => \^gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int\,
      R => '0'
    );
reset_synchronizer_gtwiz_reset_all_inst: entity work.quadsgmii_0_TEST_gtwizard_ultrascale_v1_7_6_reset_synchronizer
     port map (
      gtwiz_reset_all_in(0) => gtwiz_reset_all_in(0),
      gtwiz_reset_all_sync => gtwiz_reset_all_sync,
      gtwiz_reset_clk_freerun_in(0) => gtwiz_reset_clk_freerun_in(0)
    );
reset_synchronizer_gtwiz_reset_rx_any_inst: entity work.quadsgmii_0_TEST_gtwizard_ultrascale_v1_7_6_reset_synchronizer_13
     port map (
      \FSM_sequential_sm_reset_rx_reg[1]\ => reset_synchronizer_gtwiz_reset_rx_any_inst_n_1,
      \FSM_sequential_sm_reset_rx_reg[1]_0\ => reset_synchronizer_gtwiz_reset_rx_any_inst_n_2,
      \FSM_sequential_sm_reset_rx_reg[1]_1\ => reset_synchronizer_gtwiz_reset_rx_any_inst_n_3,
      Q(2 downto 0) => sm_reset_rx(2 downto 0),
      \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int\ => \^gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int\,
      \gen_gtwizard_gthe4.gtrxreset_int\ => \gen_gtwizard_gthe4.gtrxreset_int\,
      \gen_gtwizard_gthe4.rxprogdivreset_int\ => \^gen_gtwizard_gthe4.rxprogdivreset_int\,
      gtrxreset_out_reg => \FSM_sequential_sm_reset_rx[1]_i_2_n_0\,
      gtwiz_reset_clk_freerun_in(0) => gtwiz_reset_clk_freerun_in(0),
      gtwiz_reset_rx_any_sync => gtwiz_reset_rx_any_sync,
      gtwiz_reset_rx_datapath_in(0) => gtwiz_reset_rx_datapath_in(0),
      gtwiz_reset_rx_pll_and_datapath_in(0) => gtwiz_reset_rx_pll_and_datapath_in(0),
      plllock_rx_sync => plllock_rx_sync,
      rst_in_out_reg_0 => gtwiz_reset_rx_datapath_int_reg_n_0,
      rst_in_out_reg_1 => gtwiz_reset_rx_pll_and_datapath_int_reg_n_0,
      rxprogdivreset_out_reg => bit_synchronizer_rxcdrlock_inst_n_3
    );
reset_synchronizer_gtwiz_reset_rx_datapath_inst: entity work.quadsgmii_0_TEST_gtwizard_ultrascale_v1_7_6_reset_synchronizer_14
     port map (
      gtwiz_reset_clk_freerun_in(0) => gtwiz_reset_clk_freerun_in(0),
      gtwiz_reset_rx_datapath_in(0) => gtwiz_reset_rx_datapath_in(0),
      in0 => gtwiz_reset_rx_datapath_sync,
      rst_in_out_reg_0 => gtwiz_reset_rx_datapath_int_reg_n_0
    );
reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst: entity work.quadsgmii_0_TEST_gtwizard_ultrascale_v1_7_6_reset_synchronizer_15
     port map (
      gtwiz_reset_clk_freerun_in(0) => gtwiz_reset_clk_freerun_in(0),
      gtwiz_reset_rx_pll_and_datapath_in(0) => gtwiz_reset_rx_pll_and_datapath_in(0),
      in0 => gtwiz_reset_rx_pll_and_datapath_sync,
      rst_in_out_reg_0 => gtwiz_reset_rx_pll_and_datapath_int_reg_n_0
    );
reset_synchronizer_gtwiz_reset_tx_any_inst: entity work.quadsgmii_0_TEST_gtwizard_ultrascale_v1_7_6_reset_synchronizer_16
     port map (
      \FSM_sequential_sm_reset_tx_reg[0]\ => reset_synchronizer_gtwiz_reset_tx_any_inst_n_3,
      \FSM_sequential_sm_reset_tx_reg[1]\ => reset_synchronizer_gtwiz_reset_tx_any_inst_n_1,
      \FSM_sequential_sm_reset_tx_reg[1]_0\ => reset_synchronizer_gtwiz_reset_tx_any_inst_n_2,
      Q(2 downto 0) => sm_reset_tx(2 downto 0),
      \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int\ => \^gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int\,
      \gen_gtwizard_gthe4.gttxreset_int\ => \^gen_gtwizard_gthe4.gttxreset_int\,
      \gen_gtwizard_gthe4.txuserrdy_int\ => \^gen_gtwizard_gthe4.txuserrdy_int\,
      gttxreset_out_reg => gttxreset_out_i_3_n_0,
      gtwiz_reset_clk_freerun_in(0) => gtwiz_reset_clk_freerun_in(0),
      gtwiz_reset_tx_any_sync => gtwiz_reset_tx_any_sync,
      gtwiz_reset_tx_datapath_in(0) => gtwiz_reset_tx_datapath_in(0),
      gtwiz_reset_tx_pll_and_datapath_in(0) => gtwiz_reset_tx_pll_and_datapath_in(0),
      gtwiz_reset_userclk_tx_active_sync => gtwiz_reset_userclk_tx_active_sync,
      plllock_tx_sync => plllock_tx_sync,
      rst_in_out_reg_0 => gtwiz_reset_tx_pll_and_datapath_int_reg_n_0,
      txuserrdy_out_reg => txuserrdy_out_i_3_n_0
    );
reset_synchronizer_gtwiz_reset_tx_datapath_inst: entity work.quadsgmii_0_TEST_gtwizard_ultrascale_v1_7_6_reset_synchronizer_17
     port map (
      gtwiz_reset_clk_freerun_in(0) => gtwiz_reset_clk_freerun_in(0),
      gtwiz_reset_tx_datapath_in(0) => gtwiz_reset_tx_datapath_in(0),
      in0 => gtwiz_reset_tx_datapath_sync
    );
reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst: entity work.quadsgmii_0_TEST_gtwizard_ultrascale_v1_7_6_reset_synchronizer_18
     port map (
      gtwiz_reset_clk_freerun_in(0) => gtwiz_reset_clk_freerun_in(0),
      gtwiz_reset_tx_pll_and_datapath_in(0) => gtwiz_reset_tx_pll_and_datapath_in(0),
      in0 => gtwiz_reset_tx_pll_and_datapath_sync,
      rst_in_out_reg_0 => gtwiz_reset_tx_pll_and_datapath_int_reg_n_0
    );
reset_synchronizer_rx_done_inst: entity work.quadsgmii_0_TEST_gtwizard_ultrascale_v1_7_6_reset_inv_synchronizer
     port map (
      gtwiz_reset_rx_done_out(0) => gtwiz_reset_rx_done_out(0),
      rst_in_sync2_reg_0 => gtwiz_reset_rx_done_int_reg_n_0,
      rxusrclk2_in(0) => rxusrclk2_in(0)
    );
reset_synchronizer_tx_done_inst: entity work.quadsgmii_0_TEST_gtwizard_ultrascale_v1_7_6_reset_inv_synchronizer_19
     port map (
      gtwiz_reset_tx_done_out(0) => gtwiz_reset_tx_done_out(0),
      rst_in_sync2_reg_0 => gtwiz_reset_tx_done_int_reg_n_0,
      txusrclk2_in(0) => txusrclk2_in(0)
    );
reset_synchronizer_txprogdivreset_inst: entity work.quadsgmii_0_TEST_gtwizard_ultrascale_v1_7_6_reset_synchronizer_20
     port map (
      gtwiz_reset_clk_freerun_in(0) => gtwiz_reset_clk_freerun_in(0),
      in0 => in0,
      rst_in0 => rst_in0
    );
rxprogdivreset_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => reset_synchronizer_gtwiz_reset_rx_any_inst_n_2,
      Q => \^gen_gtwizard_gthe4.rxprogdivreset_int\,
      R => '0'
    );
rxuserrdy_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_2,
      Q => \^gen_gtwizard_gthe4.rxuserrdy_int\,
      R => '0'
    );
sm_reset_all_timer_clr_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFA200A"
    )
        port map (
      I0 => sm_reset_all_timer_clr_i_2_n_0,
      I1 => sm_reset_all(1),
      I2 => sm_reset_all(2),
      I3 => sm_reset_all(0),
      I4 => sm_reset_all_timer_clr_reg_n_0,
      O => sm_reset_all_timer_clr_i_1_n_0
    );
sm_reset_all_timer_clr_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000B0003333BB33"
    )
        port map (
      I0 => gtwiz_reset_rx_done_int_reg_n_0,
      I1 => sm_reset_all(2),
      I2 => gtwiz_reset_tx_done_int_reg_n_0,
      I3 => sm_reset_all_timer_sat,
      I4 => sm_reset_all_timer_clr_reg_n_0,
      I5 => sm_reset_all(1),
      O => sm_reset_all_timer_clr_i_2_n_0
    );
sm_reset_all_timer_clr_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => sm_reset_all_timer_clr_i_1_n_0,
      Q => sm_reset_all_timer_clr_reg_n_0,
      S => gtwiz_reset_all_sync
    );
\sm_reset_all_timer_ctr0_inferred__0/i_\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => sm_reset_all_timer_ctr(2),
      I1 => sm_reset_all_timer_ctr(0),
      I2 => sm_reset_all_timer_ctr(1),
      O => \sm_reset_all_timer_ctr0_inferred__0/i__n_0\
    );
\sm_reset_all_timer_ctr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sm_reset_all_timer_ctr(0),
      O => \sm_reset_all_timer_ctr[0]_i_1_n_0\
    );
\sm_reset_all_timer_ctr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sm_reset_all_timer_ctr(0),
      I1 => sm_reset_all_timer_ctr(1),
      O => \sm_reset_all_timer_ctr[1]_i_1_n_0\
    );
\sm_reset_all_timer_ctr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => sm_reset_all_timer_ctr(0),
      I1 => sm_reset_all_timer_ctr(1),
      I2 => sm_reset_all_timer_ctr(2),
      O => \sm_reset_all_timer_ctr[2]_i_1_n_0\
    );
\sm_reset_all_timer_ctr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => \sm_reset_all_timer_ctr0_inferred__0/i__n_0\,
      D => \sm_reset_all_timer_ctr[0]_i_1_n_0\,
      Q => sm_reset_all_timer_ctr(0),
      R => sm_reset_all_timer_clr_reg_n_0
    );
\sm_reset_all_timer_ctr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => \sm_reset_all_timer_ctr0_inferred__0/i__n_0\,
      D => \sm_reset_all_timer_ctr[1]_i_1_n_0\,
      Q => sm_reset_all_timer_ctr(1),
      R => sm_reset_all_timer_clr_reg_n_0
    );
\sm_reset_all_timer_ctr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => \sm_reset_all_timer_ctr0_inferred__0/i__n_0\,
      D => \sm_reset_all_timer_ctr[2]_i_1_n_0\,
      Q => sm_reset_all_timer_ctr(2),
      R => sm_reset_all_timer_clr_reg_n_0
    );
sm_reset_all_timer_sat_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF80"
    )
        port map (
      I0 => sm_reset_all_timer_ctr(2),
      I1 => sm_reset_all_timer_ctr(0),
      I2 => sm_reset_all_timer_ctr(1),
      I3 => sm_reset_all_timer_sat,
      I4 => sm_reset_all_timer_clr_reg_n_0,
      O => sm_reset_all_timer_sat_i_1_n_0
    );
sm_reset_all_timer_sat_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => sm_reset_all_timer_sat_i_1_n_0,
      Q => sm_reset_all_timer_sat,
      R => '0'
    );
sm_reset_rx_cdr_to_clr_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => sm_reset_rx_timer_clr_reg_n_0,
      I1 => sm_reset_rx_timer_sat,
      I2 => sm_reset_rx(1),
      O => sm_reset_rx_cdr_to_clr_i_3_n_0
    );
sm_reset_rx_cdr_to_clr_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => bit_synchronizer_rxcdrlock_inst_n_1,
      Q => sm_reset_rx_cdr_to_clr,
      S => gtwiz_reset_rx_any_sync
    );
\sm_reset_rx_cdr_to_ctr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => sm_reset_rx_cdr_to_ctr_reg(0),
      I1 => sm_reset_rx_cdr_to_ctr_reg(1),
      I2 => \sm_reset_rx_cdr_to_ctr[0]_i_3_n_0\,
      I3 => \sm_reset_rx_cdr_to_ctr[0]_i_4_n_0\,
      I4 => \sm_reset_rx_cdr_to_ctr[0]_i_5_n_0\,
      I5 => \sm_reset_rx_cdr_to_ctr[0]_i_6_n_0\,
      O => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\
    );
\sm_reset_rx_cdr_to_ctr[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFDFFFFFFFF"
    )
        port map (
      I0 => sm_reset_rx_cdr_to_ctr_reg(19),
      I1 => sm_reset_rx_cdr_to_ctr_reg(18),
      I2 => sm_reset_rx_cdr_to_ctr_reg(16),
      I3 => sm_reset_rx_cdr_to_ctr_reg(17),
      I4 => sm_reset_rx_cdr_to_ctr_reg(15),
      I5 => sm_reset_rx_cdr_to_ctr_reg(14),
      O => \sm_reset_rx_cdr_to_ctr[0]_i_3_n_0\
    );
\sm_reset_rx_cdr_to_ctr[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => sm_reset_rx_cdr_to_ctr_reg(24),
      I1 => sm_reset_rx_cdr_to_ctr_reg(25),
      I2 => sm_reset_rx_cdr_to_ctr_reg(22),
      I3 => sm_reset_rx_cdr_to_ctr_reg(23),
      I4 => sm_reset_rx_cdr_to_ctr_reg(21),
      I5 => sm_reset_rx_cdr_to_ctr_reg(20),
      O => \sm_reset_rx_cdr_to_ctr[0]_i_4_n_0\
    );
\sm_reset_rx_cdr_to_ctr[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7FFFFFFFFFFFFF"
    )
        port map (
      I0 => sm_reset_rx_cdr_to_ctr_reg(12),
      I1 => sm_reset_rx_cdr_to_ctr_reg(13),
      I2 => sm_reset_rx_cdr_to_ctr_reg(10),
      I3 => sm_reset_rx_cdr_to_ctr_reg(11),
      I4 => sm_reset_rx_cdr_to_ctr_reg(9),
      I5 => sm_reset_rx_cdr_to_ctr_reg(8),
      O => \sm_reset_rx_cdr_to_ctr[0]_i_5_n_0\
    );
\sm_reset_rx_cdr_to_ctr[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7FFFFFFFFFFF"
    )
        port map (
      I0 => sm_reset_rx_cdr_to_ctr_reg(6),
      I1 => sm_reset_rx_cdr_to_ctr_reg(7),
      I2 => sm_reset_rx_cdr_to_ctr_reg(4),
      I3 => sm_reset_rx_cdr_to_ctr_reg(5),
      I4 => sm_reset_rx_cdr_to_ctr_reg(2),
      I5 => sm_reset_rx_cdr_to_ctr_reg(3),
      O => \sm_reset_rx_cdr_to_ctr[0]_i_6_n_0\
    );
\sm_reset_rx_cdr_to_ctr[0]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sm_reset_rx_cdr_to_ctr_reg(0),
      O => \sm_reset_rx_cdr_to_ctr[0]_i_7_n_0\
    );
\sm_reset_rx_cdr_to_ctr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_15\,
      Q => sm_reset_rx_cdr_to_ctr_reg(0),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[0]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_0\,
      CO(6) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_1\,
      CO(5) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_2\,
      CO(4) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_3\,
      CO(3) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_4\,
      CO(2) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_5\,
      CO(1) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_6\,
      CO(0) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_7\,
      DI(7 downto 0) => B"00000001",
      O(7) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_8\,
      O(6) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_9\,
      O(5) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_10\,
      O(4) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_11\,
      O(3) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_12\,
      O(2) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_13\,
      O(1) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_14\,
      O(0) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_15\,
      S(7 downto 1) => sm_reset_rx_cdr_to_ctr_reg(7 downto 1),
      S(0) => \sm_reset_rx_cdr_to_ctr[0]_i_7_n_0\
    );
\sm_reset_rx_cdr_to_ctr_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_13\,
      Q => sm_reset_rx_cdr_to_ctr_reg(10),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_12\,
      Q => sm_reset_rx_cdr_to_ctr_reg(11),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_11\,
      Q => sm_reset_rx_cdr_to_ctr_reg(12),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_10\,
      Q => sm_reset_rx_cdr_to_ctr_reg(13),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_9\,
      Q => sm_reset_rx_cdr_to_ctr_reg(14),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_8\,
      Q => sm_reset_rx_cdr_to_ctr_reg(15),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_15\,
      Q => sm_reset_rx_cdr_to_ctr_reg(16),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[16]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_0\,
      CO(6) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_1\,
      CO(5) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_2\,
      CO(4) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_3\,
      CO(3) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_4\,
      CO(2) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_5\,
      CO(1) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_6\,
      CO(0) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_8\,
      O(6) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_9\,
      O(5) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_10\,
      O(4) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_11\,
      O(3) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_12\,
      O(2) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_13\,
      O(1) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_14\,
      O(0) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_15\,
      S(7 downto 0) => sm_reset_rx_cdr_to_ctr_reg(23 downto 16)
    );
\sm_reset_rx_cdr_to_ctr_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_14\,
      Q => sm_reset_rx_cdr_to_ctr_reg(17),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_13\,
      Q => sm_reset_rx_cdr_to_ctr_reg(18),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_12\,
      Q => sm_reset_rx_cdr_to_ctr_reg(19),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_14\,
      Q => sm_reset_rx_cdr_to_ctr_reg(1),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_11\,
      Q => sm_reset_rx_cdr_to_ctr_reg(20),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_10\,
      Q => sm_reset_rx_cdr_to_ctr_reg(21),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_9\,
      Q => sm_reset_rx_cdr_to_ctr_reg(22),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_8\,
      Q => sm_reset_rx_cdr_to_ctr_reg(23),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_15\,
      Q => sm_reset_rx_cdr_to_ctr_reg(24),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[24]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_sm_reset_rx_cdr_to_ctr_reg[24]_i_1_CO_UNCONNECTED\(7 downto 1),
      CO(0) => \sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 2) => \NLW_sm_reset_rx_cdr_to_ctr_reg[24]_i_1_O_UNCONNECTED\(7 downto 2),
      O(1) => \sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_14\,
      O(0) => \sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_15\,
      S(7 downto 2) => B"000000",
      S(1 downto 0) => sm_reset_rx_cdr_to_ctr_reg(25 downto 24)
    );
\sm_reset_rx_cdr_to_ctr_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_14\,
      Q => sm_reset_rx_cdr_to_ctr_reg(25),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_13\,
      Q => sm_reset_rx_cdr_to_ctr_reg(2),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_12\,
      Q => sm_reset_rx_cdr_to_ctr_reg(3),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_11\,
      Q => sm_reset_rx_cdr_to_ctr_reg(4),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_10\,
      Q => sm_reset_rx_cdr_to_ctr_reg(5),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_9\,
      Q => sm_reset_rx_cdr_to_ctr_reg(6),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_8\,
      Q => sm_reset_rx_cdr_to_ctr_reg(7),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_15\,
      Q => sm_reset_rx_cdr_to_ctr_reg(8),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_0\,
      CI_TOP => '0',
      CO(7) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_0\,
      CO(6) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_1\,
      CO(5) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_2\,
      CO(4) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_3\,
      CO(3) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_4\,
      CO(2) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_5\,
      CO(1) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_6\,
      CO(0) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_8\,
      O(6) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_9\,
      O(5) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_10\,
      O(4) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_11\,
      O(3) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_12\,
      O(2) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_13\,
      O(1) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_14\,
      O(0) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_15\,
      S(7 downto 0) => sm_reset_rx_cdr_to_ctr_reg(15 downto 8)
    );
\sm_reset_rx_cdr_to_ctr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_14\,
      Q => sm_reset_rx_cdr_to_ctr_reg(9),
      R => sm_reset_rx_cdr_to_clr
    );
sm_reset_rx_cdr_to_sat_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => sm_reset_rx_cdr_to_sat,
      I1 => sm_reset_rx_cdr_to_sat_i_2_n_0,
      I2 => sm_reset_rx_cdr_to_clr,
      O => sm_reset_rx_cdr_to_sat_i_1_n_0
    );
sm_reset_rx_cdr_to_sat_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => sm_reset_rx_cdr_to_sat_i_3_n_0,
      I1 => sm_reset_rx_cdr_to_sat_i_4_n_0,
      I2 => sm_reset_rx_cdr_to_sat_i_5_n_0,
      I3 => sm_reset_rx_cdr_to_sat_i_6_n_0,
      I4 => sm_reset_rx_cdr_to_ctr_reg(0),
      I5 => sm_reset_rx_cdr_to_ctr_reg(1),
      O => sm_reset_rx_cdr_to_sat_i_2_n_0
    );
sm_reset_rx_cdr_to_sat_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => sm_reset_rx_cdr_to_ctr_reg(4),
      I1 => sm_reset_rx_cdr_to_ctr_reg(5),
      I2 => sm_reset_rx_cdr_to_ctr_reg(3),
      I3 => sm_reset_rx_cdr_to_ctr_reg(2),
      I4 => sm_reset_rx_cdr_to_ctr_reg(7),
      I5 => sm_reset_rx_cdr_to_ctr_reg(6),
      O => sm_reset_rx_cdr_to_sat_i_3_n_0
    );
sm_reset_rx_cdr_to_sat_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => sm_reset_rx_cdr_to_ctr_reg(22),
      I1 => sm_reset_rx_cdr_to_ctr_reg(23),
      I2 => sm_reset_rx_cdr_to_ctr_reg(20),
      I3 => sm_reset_rx_cdr_to_ctr_reg(21),
      I4 => sm_reset_rx_cdr_to_ctr_reg(25),
      I5 => sm_reset_rx_cdr_to_ctr_reg(24),
      O => sm_reset_rx_cdr_to_sat_i_4_n_0
    );
sm_reset_rx_cdr_to_sat_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => sm_reset_rx_cdr_to_ctr_reg(16),
      I1 => sm_reset_rx_cdr_to_ctr_reg(17),
      I2 => sm_reset_rx_cdr_to_ctr_reg(14),
      I3 => sm_reset_rx_cdr_to_ctr_reg(15),
      I4 => sm_reset_rx_cdr_to_ctr_reg(18),
      I5 => sm_reset_rx_cdr_to_ctr_reg(19),
      O => sm_reset_rx_cdr_to_sat_i_5_n_0
    );
sm_reset_rx_cdr_to_sat_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => sm_reset_rx_cdr_to_ctr_reg(10),
      I1 => sm_reset_rx_cdr_to_ctr_reg(11),
      I2 => sm_reset_rx_cdr_to_ctr_reg(8),
      I3 => sm_reset_rx_cdr_to_ctr_reg(9),
      I4 => sm_reset_rx_cdr_to_ctr_reg(13),
      I5 => sm_reset_rx_cdr_to_ctr_reg(12),
      O => sm_reset_rx_cdr_to_sat_i_6_n_0
    );
sm_reset_rx_cdr_to_sat_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => sm_reset_rx_cdr_to_sat_i_1_n_0,
      Q => sm_reset_rx_cdr_to_sat,
      R => '0'
    );
sm_reset_rx_pll_timer_clr_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF3000B"
    )
        port map (
      I0 => sm_reset_rx_pll_timer_sat,
      I1 => sm_reset_rx(0),
      I2 => sm_reset_rx(1),
      I3 => sm_reset_rx(2),
      I4 => sm_reset_rx_pll_timer_clr_reg_n_0,
      O => sm_reset_rx_pll_timer_clr_i_1_n_0
    );
sm_reset_rx_pll_timer_clr_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => sm_reset_rx_pll_timer_clr_i_1_n_0,
      Q => sm_reset_rx_pll_timer_clr_reg_n_0,
      S => gtwiz_reset_rx_any_sync
    );
\sm_reset_rx_pll_timer_ctr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sm_reset_rx_pll_timer_ctr_reg(0),
      O => \p_0_in__3\(0)
    );
\sm_reset_rx_pll_timer_ctr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sm_reset_rx_pll_timer_ctr_reg(0),
      I1 => sm_reset_rx_pll_timer_ctr_reg(1),
      O => \p_0_in__3\(1)
    );
\sm_reset_rx_pll_timer_ctr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => sm_reset_rx_pll_timer_ctr_reg(1),
      I1 => sm_reset_rx_pll_timer_ctr_reg(0),
      I2 => sm_reset_rx_pll_timer_ctr_reg(2),
      O => \p_0_in__3\(2)
    );
\sm_reset_rx_pll_timer_ctr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => sm_reset_rx_pll_timer_ctr_reg(2),
      I1 => sm_reset_rx_pll_timer_ctr_reg(0),
      I2 => sm_reset_rx_pll_timer_ctr_reg(1),
      I3 => sm_reset_rx_pll_timer_ctr_reg(3),
      O => \p_0_in__3\(3)
    );
\sm_reset_rx_pll_timer_ctr[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => sm_reset_rx_pll_timer_ctr_reg(3),
      I1 => sm_reset_rx_pll_timer_ctr_reg(1),
      I2 => sm_reset_rx_pll_timer_ctr_reg(0),
      I3 => sm_reset_rx_pll_timer_ctr_reg(2),
      I4 => sm_reset_rx_pll_timer_ctr_reg(4),
      O => \p_0_in__3\(4)
    );
\sm_reset_rx_pll_timer_ctr[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => sm_reset_rx_pll_timer_ctr_reg(4),
      I1 => sm_reset_rx_pll_timer_ctr_reg(2),
      I2 => sm_reset_rx_pll_timer_ctr_reg(0),
      I3 => sm_reset_rx_pll_timer_ctr_reg(1),
      I4 => sm_reset_rx_pll_timer_ctr_reg(3),
      I5 => sm_reset_rx_pll_timer_ctr_reg(5),
      O => \p_0_in__3\(5)
    );
\sm_reset_rx_pll_timer_ctr[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sm_reset_rx_pll_timer_ctr[9]_i_4_n_0\,
      I1 => sm_reset_rx_pll_timer_ctr_reg(6),
      O => \p_0_in__3\(6)
    );
\sm_reset_rx_pll_timer_ctr[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => sm_reset_rx_pll_timer_ctr_reg(6),
      I1 => \sm_reset_rx_pll_timer_ctr[9]_i_4_n_0\,
      I2 => sm_reset_rx_pll_timer_ctr_reg(7),
      O => \p_0_in__3\(7)
    );
\sm_reset_rx_pll_timer_ctr[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF20"
    )
        port map (
      I0 => sm_reset_rx_pll_timer_ctr_reg(7),
      I1 => \sm_reset_rx_pll_timer_ctr[9]_i_4_n_0\,
      I2 => sm_reset_rx_pll_timer_ctr_reg(6),
      I3 => sm_reset_rx_pll_timer_ctr_reg(8),
      O => \p_0_in__3\(8)
    );
\sm_reset_rx_pll_timer_ctr[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFD"
    )
        port map (
      I0 => sm_reset_rx_pll_timer_ctr_reg(3),
      I1 => sm_reset_rx_pll_timer_ctr_reg(2),
      I2 => \sm_reset_rx_pll_timer_ctr[9]_i_3_n_0\,
      I3 => sm_reset_rx_pll_timer_ctr_reg(1),
      I4 => sm_reset_rx_pll_timer_ctr_reg(0),
      O => \sm_reset_rx_pll_timer_ctr[9]_i_1_n_0\
    );
\sm_reset_rx_pll_timer_ctr[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FF0800"
    )
        port map (
      I0 => sm_reset_rx_pll_timer_ctr_reg(8),
      I1 => sm_reset_rx_pll_timer_ctr_reg(6),
      I2 => \sm_reset_rx_pll_timer_ctr[9]_i_4_n_0\,
      I3 => sm_reset_rx_pll_timer_ctr_reg(7),
      I4 => sm_reset_rx_pll_timer_ctr_reg(9),
      O => \p_0_in__3\(9)
    );
\sm_reset_rx_pll_timer_ctr[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEFFFFFFFFF"
    )
        port map (
      I0 => sm_reset_rx_pll_timer_ctr_reg(8),
      I1 => sm_reset_rx_pll_timer_ctr_reg(9),
      I2 => sm_reset_rx_pll_timer_ctr_reg(7),
      I3 => sm_reset_rx_pll_timer_ctr_reg(6),
      I4 => sm_reset_rx_pll_timer_ctr_reg(5),
      I5 => sm_reset_rx_pll_timer_ctr_reg(4),
      O => \sm_reset_rx_pll_timer_ctr[9]_i_3_n_0\
    );
\sm_reset_rx_pll_timer_ctr[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => sm_reset_rx_pll_timer_ctr_reg(4),
      I1 => sm_reset_rx_pll_timer_ctr_reg(2),
      I2 => sm_reset_rx_pll_timer_ctr_reg(0),
      I3 => sm_reset_rx_pll_timer_ctr_reg(1),
      I4 => sm_reset_rx_pll_timer_ctr_reg(3),
      I5 => sm_reset_rx_pll_timer_ctr_reg(5),
      O => \sm_reset_rx_pll_timer_ctr[9]_i_4_n_0\
    );
\sm_reset_rx_pll_timer_ctr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => \sm_reset_rx_pll_timer_ctr[9]_i_1_n_0\,
      D => \p_0_in__3\(0),
      Q => sm_reset_rx_pll_timer_ctr_reg(0),
      R => sm_reset_rx_pll_timer_clr_reg_n_0
    );
\sm_reset_rx_pll_timer_ctr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => \sm_reset_rx_pll_timer_ctr[9]_i_1_n_0\,
      D => \p_0_in__3\(1),
      Q => sm_reset_rx_pll_timer_ctr_reg(1),
      R => sm_reset_rx_pll_timer_clr_reg_n_0
    );
\sm_reset_rx_pll_timer_ctr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => \sm_reset_rx_pll_timer_ctr[9]_i_1_n_0\,
      D => \p_0_in__3\(2),
      Q => sm_reset_rx_pll_timer_ctr_reg(2),
      R => sm_reset_rx_pll_timer_clr_reg_n_0
    );
\sm_reset_rx_pll_timer_ctr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => \sm_reset_rx_pll_timer_ctr[9]_i_1_n_0\,
      D => \p_0_in__3\(3),
      Q => sm_reset_rx_pll_timer_ctr_reg(3),
      R => sm_reset_rx_pll_timer_clr_reg_n_0
    );
\sm_reset_rx_pll_timer_ctr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => \sm_reset_rx_pll_timer_ctr[9]_i_1_n_0\,
      D => \p_0_in__3\(4),
      Q => sm_reset_rx_pll_timer_ctr_reg(4),
      R => sm_reset_rx_pll_timer_clr_reg_n_0
    );
\sm_reset_rx_pll_timer_ctr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => \sm_reset_rx_pll_timer_ctr[9]_i_1_n_0\,
      D => \p_0_in__3\(5),
      Q => sm_reset_rx_pll_timer_ctr_reg(5),
      R => sm_reset_rx_pll_timer_clr_reg_n_0
    );
\sm_reset_rx_pll_timer_ctr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => \sm_reset_rx_pll_timer_ctr[9]_i_1_n_0\,
      D => \p_0_in__3\(6),
      Q => sm_reset_rx_pll_timer_ctr_reg(6),
      R => sm_reset_rx_pll_timer_clr_reg_n_0
    );
\sm_reset_rx_pll_timer_ctr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => \sm_reset_rx_pll_timer_ctr[9]_i_1_n_0\,
      D => \p_0_in__3\(7),
      Q => sm_reset_rx_pll_timer_ctr_reg(7),
      R => sm_reset_rx_pll_timer_clr_reg_n_0
    );
\sm_reset_rx_pll_timer_ctr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => \sm_reset_rx_pll_timer_ctr[9]_i_1_n_0\,
      D => \p_0_in__3\(8),
      Q => sm_reset_rx_pll_timer_ctr_reg(8),
      R => sm_reset_rx_pll_timer_clr_reg_n_0
    );
\sm_reset_rx_pll_timer_ctr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => \sm_reset_rx_pll_timer_ctr[9]_i_1_n_0\,
      D => \p_0_in__3\(9),
      Q => sm_reset_rx_pll_timer_ctr_reg(9),
      R => sm_reset_rx_pll_timer_clr_reg_n_0
    );
sm_reset_rx_pll_timer_sat_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAEAAAA"
    )
        port map (
      I0 => sm_reset_rx_pll_timer_sat,
      I1 => sm_reset_rx_pll_timer_sat_i_2_n_0,
      I2 => sm_reset_rx_pll_timer_ctr_reg(0),
      I3 => sm_reset_rx_pll_timer_ctr_reg(1),
      I4 => sm_reset_rx_pll_timer_sat_i_3_n_0,
      I5 => sm_reset_rx_pll_timer_clr_reg_n_0,
      O => sm_reset_rx_pll_timer_sat_i_1_n_0
    );
sm_reset_rx_pll_timer_sat_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sm_reset_rx_pll_timer_ctr_reg(3),
      I1 => sm_reset_rx_pll_timer_ctr_reg(2),
      O => sm_reset_rx_pll_timer_sat_i_2_n_0
    );
sm_reset_rx_pll_timer_sat_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => sm_reset_rx_pll_timer_ctr_reg(7),
      I1 => sm_reset_rx_pll_timer_ctr_reg(6),
      I2 => sm_reset_rx_pll_timer_ctr_reg(4),
      I3 => sm_reset_rx_pll_timer_ctr_reg(5),
      I4 => sm_reset_rx_pll_timer_ctr_reg(9),
      I5 => sm_reset_rx_pll_timer_ctr_reg(8),
      O => sm_reset_rx_pll_timer_sat_i_3_n_0
    );
sm_reset_rx_pll_timer_sat_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => sm_reset_rx_pll_timer_sat_i_1_n_0,
      Q => sm_reset_rx_pll_timer_sat,
      R => '0'
    );
sm_reset_rx_timer_clr_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_0,
      Q => sm_reset_rx_timer_clr_reg_n_0,
      S => gtwiz_reset_rx_any_sync
    );
\sm_reset_rx_timer_ctr0_inferred__0/i_\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => sm_reset_rx_timer_ctr(2),
      I1 => sm_reset_rx_timer_ctr(0),
      I2 => sm_reset_rx_timer_ctr(1),
      O => \sm_reset_rx_timer_ctr0_inferred__0/i__n_0\
    );
\sm_reset_rx_timer_ctr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sm_reset_rx_timer_ctr(0),
      O => \sm_reset_rx_timer_ctr[0]_i_1_n_0\
    );
\sm_reset_rx_timer_ctr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sm_reset_rx_timer_ctr(0),
      I1 => sm_reset_rx_timer_ctr(1),
      O => \sm_reset_rx_timer_ctr[1]_i_1_n_0\
    );
\sm_reset_rx_timer_ctr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => sm_reset_rx_timer_ctr(0),
      I1 => sm_reset_rx_timer_ctr(1),
      I2 => sm_reset_rx_timer_ctr(2),
      O => \sm_reset_rx_timer_ctr[2]_i_1_n_0\
    );
\sm_reset_rx_timer_ctr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => \sm_reset_rx_timer_ctr0_inferred__0/i__n_0\,
      D => \sm_reset_rx_timer_ctr[0]_i_1_n_0\,
      Q => sm_reset_rx_timer_ctr(0),
      R => sm_reset_rx_timer_clr_reg_n_0
    );
\sm_reset_rx_timer_ctr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => \sm_reset_rx_timer_ctr0_inferred__0/i__n_0\,
      D => \sm_reset_rx_timer_ctr[1]_i_1_n_0\,
      Q => sm_reset_rx_timer_ctr(1),
      R => sm_reset_rx_timer_clr_reg_n_0
    );
\sm_reset_rx_timer_ctr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => \sm_reset_rx_timer_ctr0_inferred__0/i__n_0\,
      D => \sm_reset_rx_timer_ctr[2]_i_1_n_0\,
      Q => sm_reset_rx_timer_ctr(2),
      R => sm_reset_rx_timer_clr_reg_n_0
    );
sm_reset_rx_timer_sat_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF80"
    )
        port map (
      I0 => sm_reset_rx_timer_ctr(2),
      I1 => sm_reset_rx_timer_ctr(0),
      I2 => sm_reset_rx_timer_ctr(1),
      I3 => sm_reset_rx_timer_sat,
      I4 => sm_reset_rx_timer_clr_reg_n_0,
      O => sm_reset_rx_timer_sat_i_1_n_0
    );
sm_reset_rx_timer_sat_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => sm_reset_rx_timer_sat_i_1_n_0,
      Q => sm_reset_rx_timer_sat,
      R => '0'
    );
sm_reset_tx_pll_timer_clr_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEF1101"
    )
        port map (
      I0 => sm_reset_tx(1),
      I1 => sm_reset_tx(2),
      I2 => sm_reset_tx(0),
      I3 => sm_reset_tx_pll_timer_sat,
      I4 => sm_reset_tx_pll_timer_clr_reg_n_0,
      O => sm_reset_tx_pll_timer_clr_i_1_n_0
    );
sm_reset_tx_pll_timer_clr_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => sm_reset_tx_pll_timer_clr_i_1_n_0,
      Q => sm_reset_tx_pll_timer_clr_reg_n_0,
      S => gtwiz_reset_tx_any_sync
    );
\sm_reset_tx_pll_timer_ctr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sm_reset_tx_pll_timer_ctr_reg(0),
      O => \p_0_in__2\(0)
    );
\sm_reset_tx_pll_timer_ctr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sm_reset_tx_pll_timer_ctr_reg(0),
      I1 => sm_reset_tx_pll_timer_ctr_reg(1),
      O => \p_0_in__2\(1)
    );
\sm_reset_tx_pll_timer_ctr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => sm_reset_tx_pll_timer_ctr_reg(1),
      I1 => sm_reset_tx_pll_timer_ctr_reg(0),
      I2 => sm_reset_tx_pll_timer_ctr_reg(2),
      O => \p_0_in__2\(2)
    );
\sm_reset_tx_pll_timer_ctr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => sm_reset_tx_pll_timer_ctr_reg(2),
      I1 => sm_reset_tx_pll_timer_ctr_reg(0),
      I2 => sm_reset_tx_pll_timer_ctr_reg(1),
      I3 => sm_reset_tx_pll_timer_ctr_reg(3),
      O => \p_0_in__2\(3)
    );
\sm_reset_tx_pll_timer_ctr[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => sm_reset_tx_pll_timer_ctr_reg(3),
      I1 => sm_reset_tx_pll_timer_ctr_reg(1),
      I2 => sm_reset_tx_pll_timer_ctr_reg(0),
      I3 => sm_reset_tx_pll_timer_ctr_reg(2),
      I4 => sm_reset_tx_pll_timer_ctr_reg(4),
      O => \p_0_in__2\(4)
    );
\sm_reset_tx_pll_timer_ctr[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => sm_reset_tx_pll_timer_ctr_reg(4),
      I1 => sm_reset_tx_pll_timer_ctr_reg(2),
      I2 => sm_reset_tx_pll_timer_ctr_reg(0),
      I3 => sm_reset_tx_pll_timer_ctr_reg(1),
      I4 => sm_reset_tx_pll_timer_ctr_reg(3),
      I5 => sm_reset_tx_pll_timer_ctr_reg(5),
      O => \p_0_in__2\(5)
    );
\sm_reset_tx_pll_timer_ctr[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sm_reset_tx_pll_timer_ctr[9]_i_4_n_0\,
      I1 => sm_reset_tx_pll_timer_ctr_reg(6),
      O => \p_0_in__2\(6)
    );
\sm_reset_tx_pll_timer_ctr[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => sm_reset_tx_pll_timer_ctr_reg(6),
      I1 => \sm_reset_tx_pll_timer_ctr[9]_i_4_n_0\,
      I2 => sm_reset_tx_pll_timer_ctr_reg(7),
      O => \p_0_in__2\(7)
    );
\sm_reset_tx_pll_timer_ctr[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF20"
    )
        port map (
      I0 => sm_reset_tx_pll_timer_ctr_reg(7),
      I1 => \sm_reset_tx_pll_timer_ctr[9]_i_4_n_0\,
      I2 => sm_reset_tx_pll_timer_ctr_reg(6),
      I3 => sm_reset_tx_pll_timer_ctr_reg(8),
      O => \p_0_in__2\(8)
    );
\sm_reset_tx_pll_timer_ctr[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFD"
    )
        port map (
      I0 => sm_reset_tx_pll_timer_ctr_reg(3),
      I1 => sm_reset_tx_pll_timer_ctr_reg(2),
      I2 => \sm_reset_tx_pll_timer_ctr[9]_i_3_n_0\,
      I3 => sm_reset_tx_pll_timer_ctr_reg(1),
      I4 => sm_reset_tx_pll_timer_ctr_reg(0),
      O => \sm_reset_tx_pll_timer_ctr[9]_i_1_n_0\
    );
\sm_reset_tx_pll_timer_ctr[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FF0800"
    )
        port map (
      I0 => sm_reset_tx_pll_timer_ctr_reg(8),
      I1 => sm_reset_tx_pll_timer_ctr_reg(6),
      I2 => \sm_reset_tx_pll_timer_ctr[9]_i_4_n_0\,
      I3 => sm_reset_tx_pll_timer_ctr_reg(7),
      I4 => sm_reset_tx_pll_timer_ctr_reg(9),
      O => \p_0_in__2\(9)
    );
\sm_reset_tx_pll_timer_ctr[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEFFFFFFFFF"
    )
        port map (
      I0 => sm_reset_tx_pll_timer_ctr_reg(8),
      I1 => sm_reset_tx_pll_timer_ctr_reg(9),
      I2 => sm_reset_tx_pll_timer_ctr_reg(7),
      I3 => sm_reset_tx_pll_timer_ctr_reg(6),
      I4 => sm_reset_tx_pll_timer_ctr_reg(5),
      I5 => sm_reset_tx_pll_timer_ctr_reg(4),
      O => \sm_reset_tx_pll_timer_ctr[9]_i_3_n_0\
    );
\sm_reset_tx_pll_timer_ctr[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => sm_reset_tx_pll_timer_ctr_reg(4),
      I1 => sm_reset_tx_pll_timer_ctr_reg(2),
      I2 => sm_reset_tx_pll_timer_ctr_reg(0),
      I3 => sm_reset_tx_pll_timer_ctr_reg(1),
      I4 => sm_reset_tx_pll_timer_ctr_reg(3),
      I5 => sm_reset_tx_pll_timer_ctr_reg(5),
      O => \sm_reset_tx_pll_timer_ctr[9]_i_4_n_0\
    );
\sm_reset_tx_pll_timer_ctr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => \sm_reset_tx_pll_timer_ctr[9]_i_1_n_0\,
      D => \p_0_in__2\(0),
      Q => sm_reset_tx_pll_timer_ctr_reg(0),
      R => sm_reset_tx_pll_timer_clr_reg_n_0
    );
\sm_reset_tx_pll_timer_ctr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => \sm_reset_tx_pll_timer_ctr[9]_i_1_n_0\,
      D => \p_0_in__2\(1),
      Q => sm_reset_tx_pll_timer_ctr_reg(1),
      R => sm_reset_tx_pll_timer_clr_reg_n_0
    );
\sm_reset_tx_pll_timer_ctr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => \sm_reset_tx_pll_timer_ctr[9]_i_1_n_0\,
      D => \p_0_in__2\(2),
      Q => sm_reset_tx_pll_timer_ctr_reg(2),
      R => sm_reset_tx_pll_timer_clr_reg_n_0
    );
\sm_reset_tx_pll_timer_ctr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => \sm_reset_tx_pll_timer_ctr[9]_i_1_n_0\,
      D => \p_0_in__2\(3),
      Q => sm_reset_tx_pll_timer_ctr_reg(3),
      R => sm_reset_tx_pll_timer_clr_reg_n_0
    );
\sm_reset_tx_pll_timer_ctr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => \sm_reset_tx_pll_timer_ctr[9]_i_1_n_0\,
      D => \p_0_in__2\(4),
      Q => sm_reset_tx_pll_timer_ctr_reg(4),
      R => sm_reset_tx_pll_timer_clr_reg_n_0
    );
\sm_reset_tx_pll_timer_ctr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => \sm_reset_tx_pll_timer_ctr[9]_i_1_n_0\,
      D => \p_0_in__2\(5),
      Q => sm_reset_tx_pll_timer_ctr_reg(5),
      R => sm_reset_tx_pll_timer_clr_reg_n_0
    );
\sm_reset_tx_pll_timer_ctr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => \sm_reset_tx_pll_timer_ctr[9]_i_1_n_0\,
      D => \p_0_in__2\(6),
      Q => sm_reset_tx_pll_timer_ctr_reg(6),
      R => sm_reset_tx_pll_timer_clr_reg_n_0
    );
\sm_reset_tx_pll_timer_ctr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => \sm_reset_tx_pll_timer_ctr[9]_i_1_n_0\,
      D => \p_0_in__2\(7),
      Q => sm_reset_tx_pll_timer_ctr_reg(7),
      R => sm_reset_tx_pll_timer_clr_reg_n_0
    );
\sm_reset_tx_pll_timer_ctr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => \sm_reset_tx_pll_timer_ctr[9]_i_1_n_0\,
      D => \p_0_in__2\(8),
      Q => sm_reset_tx_pll_timer_ctr_reg(8),
      R => sm_reset_tx_pll_timer_clr_reg_n_0
    );
\sm_reset_tx_pll_timer_ctr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => \sm_reset_tx_pll_timer_ctr[9]_i_1_n_0\,
      D => \p_0_in__2\(9),
      Q => sm_reset_tx_pll_timer_ctr_reg(9),
      R => sm_reset_tx_pll_timer_clr_reg_n_0
    );
sm_reset_tx_pll_timer_sat_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAEAAAA"
    )
        port map (
      I0 => sm_reset_tx_pll_timer_sat,
      I1 => sm_reset_tx_pll_timer_sat_i_2_n_0,
      I2 => sm_reset_tx_pll_timer_ctr_reg(0),
      I3 => sm_reset_tx_pll_timer_ctr_reg(1),
      I4 => sm_reset_tx_pll_timer_sat_i_3_n_0,
      I5 => sm_reset_tx_pll_timer_clr_reg_n_0,
      O => sm_reset_tx_pll_timer_sat_i_1_n_0
    );
sm_reset_tx_pll_timer_sat_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sm_reset_tx_pll_timer_ctr_reg(3),
      I1 => sm_reset_tx_pll_timer_ctr_reg(2),
      O => sm_reset_tx_pll_timer_sat_i_2_n_0
    );
sm_reset_tx_pll_timer_sat_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => sm_reset_tx_pll_timer_ctr_reg(7),
      I1 => sm_reset_tx_pll_timer_ctr_reg(6),
      I2 => sm_reset_tx_pll_timer_ctr_reg(4),
      I3 => sm_reset_tx_pll_timer_ctr_reg(5),
      I4 => sm_reset_tx_pll_timer_ctr_reg(9),
      I5 => sm_reset_tx_pll_timer_ctr_reg(8),
      O => sm_reset_tx_pll_timer_sat_i_3_n_0
    );
sm_reset_tx_pll_timer_sat_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => sm_reset_tx_pll_timer_sat_i_1_n_0,
      Q => sm_reset_tx_pll_timer_sat,
      R => '0'
    );
sm_reset_tx_timer_clr_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_1,
      Q => sm_reset_tx_timer_clr_reg_n_0,
      S => gtwiz_reset_tx_any_sync
    );
\sm_reset_tx_timer_ctr0_inferred__0/i_\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => sm_reset_tx_timer_ctr(2),
      I1 => sm_reset_tx_timer_ctr(0),
      I2 => sm_reset_tx_timer_ctr(1),
      O => \p_0_in__1\
    );
\sm_reset_tx_timer_ctr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sm_reset_tx_timer_ctr(0),
      O => p_1_in(0)
    );
\sm_reset_tx_timer_ctr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sm_reset_tx_timer_ctr(0),
      I1 => sm_reset_tx_timer_ctr(1),
      O => p_1_in(1)
    );
\sm_reset_tx_timer_ctr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => sm_reset_tx_timer_ctr(0),
      I1 => sm_reset_tx_timer_ctr(1),
      I2 => sm_reset_tx_timer_ctr(2),
      O => p_1_in(2)
    );
\sm_reset_tx_timer_ctr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => \p_0_in__1\,
      D => p_1_in(0),
      Q => sm_reset_tx_timer_ctr(0),
      R => sm_reset_tx_timer_clr_reg_n_0
    );
\sm_reset_tx_timer_ctr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => \p_0_in__1\,
      D => p_1_in(1),
      Q => sm_reset_tx_timer_ctr(1),
      R => sm_reset_tx_timer_clr_reg_n_0
    );
\sm_reset_tx_timer_ctr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => \p_0_in__1\,
      D => p_1_in(2),
      Q => sm_reset_tx_timer_ctr(2),
      R => sm_reset_tx_timer_clr_reg_n_0
    );
sm_reset_tx_timer_sat_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF80"
    )
        port map (
      I0 => sm_reset_tx_timer_ctr(2),
      I1 => sm_reset_tx_timer_ctr(0),
      I2 => sm_reset_tx_timer_ctr(1),
      I3 => sm_reset_tx_timer_sat,
      I4 => sm_reset_tx_timer_clr_reg_n_0,
      O => sm_reset_tx_timer_sat_i_1_n_0
    );
sm_reset_tx_timer_sat_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => sm_reset_tx_timer_sat_i_1_n_0,
      Q => sm_reset_tx_timer_sat,
      R => '0'
    );
txuserrdy_out_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => sm_reset_tx(1),
      I1 => sm_reset_tx(2),
      I2 => sm_reset_tx_timer_clr_reg_n_0,
      I3 => sm_reset_tx_timer_sat,
      O => txuserrdy_out_i_3_n_0
    );
txuserrdy_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => reset_synchronizer_gtwiz_reset_tx_any_inst_n_3,
      Q => \^gen_gtwizard_gthe4.txuserrdy_int\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity quadsgmii_0_TEST_quadsgmii_0_TEST_clk_gen is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_out : in STD_LOGIC;
    sgmii_clk_en_reg_0 : in STD_LOGIC;
    reset_out : in STD_LOGIC;
    userclk2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmii_0_TEST_quadsgmii_0_TEST_clk_gen : entity is "quadsgmii_0_TEST_clk_gen";
end quadsgmii_0_TEST_quadsgmii_0_TEST_clk_gen;

architecture STRUCTURE of quadsgmii_0_TEST_quadsgmii_0_TEST_clk_gen is
  signal clk1_25 : STD_LOGIC;
  signal clk1_25_reg : STD_LOGIC;
  signal clk_div10_plse_fall : STD_LOGIC;
  signal clk_div10_plse_rise : STD_LOGIC;
  signal clk_div1_25_n_1 : STD_LOGIC;
  signal clk_en_1_25_fall : STD_LOGIC;
  signal sgmii_clk_en_n_0 : STD_LOGIC;
begin
clk1_25_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => clk1_25,
      Q => clk1_25_reg,
      R => reset_out
    );
clk_div1_25: entity work.quadsgmii_0_TEST_quadsgmii_0_TEST_johnson_cntr
     port map (
      clk1_25 => clk1_25,
      clk1_25_reg => clk1_25_reg,
      clk1_25_reg_reg => clk_div1_25_n_1,
      clk_div10_plse_rise => clk_div10_plse_rise,
      reset_out => reset_out,
      userclk2 => userclk2
    );
clk_en_1_25_fall_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => clk_div1_25_n_1,
      Q => clk_en_1_25_fall,
      R => reset_out
    );
clock_div_stg1: entity work.quadsgmii_0_TEST_quadsgmii_0_TEST_clock_div
     port map (
      clk_div10_plse_fall => clk_div10_plse_fall,
      clk_div10_plse_rise => clk_div10_plse_rise,
      reset_out => reset_out,
      userclk2 => userclk2
    );
sgmii_clk_en: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E2FF"
    )
        port map (
      I0 => clk_en_1_25_fall,
      I1 => data_out,
      I2 => clk_div10_plse_fall,
      I3 => sgmii_clk_en_reg_0,
      O => sgmii_clk_en_n_0
    );
sgmii_clk_en_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => sgmii_clk_en_n_0,
      Q => E(0),
      R => reset_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity quadsgmii_0_TEST_quadsgmii_0_TEST_clk_gen_37 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_out : in STD_LOGIC;
    sgmii_clk_en_reg_0 : in STD_LOGIC;
    reset_out : in STD_LOGIC;
    userclk2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmii_0_TEST_quadsgmii_0_TEST_clk_gen_37 : entity is "quadsgmii_0_TEST_clk_gen";
end quadsgmii_0_TEST_quadsgmii_0_TEST_clk_gen_37;

architecture STRUCTURE of quadsgmii_0_TEST_quadsgmii_0_TEST_clk_gen_37 is
  signal clk1_25 : STD_LOGIC;
  signal clk1_25_reg : STD_LOGIC;
  signal clk_div10_plse_fall : STD_LOGIC;
  signal clk_div10_plse_rise : STD_LOGIC;
  signal clk_div1_25_n_1 : STD_LOGIC;
  signal clk_en_1_25_fall : STD_LOGIC;
  signal sgmii_clk_en_n_0 : STD_LOGIC;
begin
clk1_25_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => clk1_25,
      Q => clk1_25_reg,
      R => reset_out
    );
clk_div1_25: entity work.quadsgmii_0_TEST_quadsgmii_0_TEST_johnson_cntr_41
     port map (
      clk1_25 => clk1_25,
      clk1_25_reg => clk1_25_reg,
      clk1_25_reg_reg => clk_div1_25_n_1,
      clk_div10_plse_rise => clk_div10_plse_rise,
      reset_out => reset_out,
      userclk2 => userclk2
    );
clk_en_1_25_fall_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => clk_div1_25_n_1,
      Q => clk_en_1_25_fall,
      R => reset_out
    );
clock_div_stg1: entity work.quadsgmii_0_TEST_quadsgmii_0_TEST_clock_div_42
     port map (
      clk_div10_plse_fall => clk_div10_plse_fall,
      clk_div10_plse_rise => clk_div10_plse_rise,
      reset_out => reset_out,
      userclk2 => userclk2
    );
sgmii_clk_en: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E2FF"
    )
        port map (
      I0 => clk_en_1_25_fall,
      I1 => data_out,
      I2 => clk_div10_plse_fall,
      I3 => sgmii_clk_en_reg_0,
      O => sgmii_clk_en_n_0
    );
sgmii_clk_en_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => sgmii_clk_en_n_0,
      Q => E(0),
      R => reset_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity quadsgmii_0_TEST_quadsgmii_0_TEST_clk_gen_43 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_out : in STD_LOGIC;
    sgmii_clk_en_reg_0 : in STD_LOGIC;
    reset_out : in STD_LOGIC;
    userclk2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmii_0_TEST_quadsgmii_0_TEST_clk_gen_43 : entity is "quadsgmii_0_TEST_clk_gen";
end quadsgmii_0_TEST_quadsgmii_0_TEST_clk_gen_43;

architecture STRUCTURE of quadsgmii_0_TEST_quadsgmii_0_TEST_clk_gen_43 is
  signal clk1_25 : STD_LOGIC;
  signal clk1_25_reg : STD_LOGIC;
  signal clk_div10_plse_fall : STD_LOGIC;
  signal clk_div10_plse_rise : STD_LOGIC;
  signal clk_div1_25_n_1 : STD_LOGIC;
  signal clk_en_1_25_fall : STD_LOGIC;
  signal sgmii_clk_en_n_0 : STD_LOGIC;
begin
clk1_25_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => clk1_25,
      Q => clk1_25_reg,
      R => reset_out
    );
clk_div1_25: entity work.quadsgmii_0_TEST_quadsgmii_0_TEST_johnson_cntr_47
     port map (
      clk1_25 => clk1_25,
      clk1_25_reg => clk1_25_reg,
      clk1_25_reg_reg => clk_div1_25_n_1,
      clk_div10_plse_rise => clk_div10_plse_rise,
      reset_out => reset_out,
      userclk2 => userclk2
    );
clk_en_1_25_fall_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => clk_div1_25_n_1,
      Q => clk_en_1_25_fall,
      R => reset_out
    );
clock_div_stg1: entity work.quadsgmii_0_TEST_quadsgmii_0_TEST_clock_div_48
     port map (
      clk_div10_plse_fall => clk_div10_plse_fall,
      clk_div10_plse_rise => clk_div10_plse_rise,
      reset_out => reset_out,
      userclk2 => userclk2
    );
sgmii_clk_en: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E2FF"
    )
        port map (
      I0 => clk_en_1_25_fall,
      I1 => data_out,
      I2 => clk_div10_plse_fall,
      I3 => sgmii_clk_en_reg_0,
      O => sgmii_clk_en_n_0
    );
sgmii_clk_en_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => sgmii_clk_en_n_0,
      Q => E(0),
      R => reset_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity quadsgmii_0_TEST_quadsgmii_0_TEST_clk_gen_49 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_out : in STD_LOGIC;
    sgmii_clk_en_reg_0 : in STD_LOGIC;
    reset_out : in STD_LOGIC;
    userclk2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmii_0_TEST_quadsgmii_0_TEST_clk_gen_49 : entity is "quadsgmii_0_TEST_clk_gen";
end quadsgmii_0_TEST_quadsgmii_0_TEST_clk_gen_49;

architecture STRUCTURE of quadsgmii_0_TEST_quadsgmii_0_TEST_clk_gen_49 is
  signal clk1_25 : STD_LOGIC;
  signal clk1_25_reg : STD_LOGIC;
  signal clk_div10_plse_fall : STD_LOGIC;
  signal clk_div10_plse_rise : STD_LOGIC;
  signal clk_div1_25_n_1 : STD_LOGIC;
  signal clk_en_1_25_fall : STD_LOGIC;
  signal sgmii_clk_en_n_0 : STD_LOGIC;
begin
clk1_25_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => clk1_25,
      Q => clk1_25_reg,
      R => reset_out
    );
clk_div1_25: entity work.quadsgmii_0_TEST_quadsgmii_0_TEST_johnson_cntr_53
     port map (
      clk1_25 => clk1_25,
      clk1_25_reg => clk1_25_reg,
      clk1_25_reg_reg => clk_div1_25_n_1,
      clk_div10_plse_rise => clk_div10_plse_rise,
      reset_out => reset_out,
      userclk2 => userclk2
    );
clk_en_1_25_fall_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => clk_div1_25_n_1,
      Q => clk_en_1_25_fall,
      R => reset_out
    );
clock_div_stg1: entity work.quadsgmii_0_TEST_quadsgmii_0_TEST_clock_div_54
     port map (
      clk_div10_plse_fall => clk_div10_plse_fall,
      clk_div10_plse_rise => clk_div10_plse_rise,
      reset_out => reset_out,
      userclk2 => userclk2
    );
sgmii_clk_en: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E2FF"
    )
        port map (
      I0 => clk_en_1_25_fall,
      I1 => data_out,
      I2 => clk_div10_plse_fall,
      I3 => sgmii_clk_en_reg_0,
      O => sgmii_clk_en_n_0
    );
sgmii_clk_en_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => sgmii_clk_en_n_0,
      Q => E(0),
      R => reset_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity quadsgmii_0_TEST_quadsgmii_0_TEST_clk_gen_60 is
  port (
    sgmii_clk_en_reg_0 : out STD_LOGIC;
    data_out : in STD_LOGIC;
    sgmii_clk_en_reg_1 : in STD_LOGIC;
    reset_out : in STD_LOGIC;
    userclk2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmii_0_TEST_quadsgmii_0_TEST_clk_gen_60 : entity is "quadsgmii_0_TEST_clk_gen";
end quadsgmii_0_TEST_quadsgmii_0_TEST_clk_gen_60;

architecture STRUCTURE of quadsgmii_0_TEST_quadsgmii_0_TEST_clk_gen_60 is
  signal clk1_25 : STD_LOGIC;
  signal clk1_25_reg : STD_LOGIC;
  signal clk_div10_plse_fall : STD_LOGIC;
  signal clk_div10_plse_rise : STD_LOGIC;
  signal clk_div1_25_n_1 : STD_LOGIC;
  signal clk_en_1_25_fall : STD_LOGIC;
  signal sgmii_clk_en_n_0 : STD_LOGIC;
begin
clk1_25_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => clk1_25,
      Q => clk1_25_reg,
      R => reset_out
    );
clk_div1_25: entity work.quadsgmii_0_TEST_quadsgmii_0_TEST_johnson_cntr_63
     port map (
      clk1_25 => clk1_25,
      clk1_25_reg => clk1_25_reg,
      clk1_25_reg_reg => clk_div1_25_n_1,
      clk_div10_plse_rise => clk_div10_plse_rise,
      reset_out => reset_out,
      userclk2 => userclk2
    );
clk_en_1_25_fall_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => clk_div1_25_n_1,
      Q => clk_en_1_25_fall,
      R => reset_out
    );
clock_div_stg1: entity work.quadsgmii_0_TEST_quadsgmii_0_TEST_clock_div_64
     port map (
      clk_div10_plse_fall => clk_div10_plse_fall,
      clk_div10_plse_rise => clk_div10_plse_rise,
      reset_out => reset_out,
      userclk2 => userclk2
    );
sgmii_clk_en: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E2FF"
    )
        port map (
      I0 => clk_en_1_25_fall,
      I1 => data_out,
      I2 => clk_div10_plse_fall,
      I3 => sgmii_clk_en_reg_1,
      O => sgmii_clk_en_n_0
    );
sgmii_clk_en_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => sgmii_clk_en_n_0,
      Q => sgmii_clk_en_reg_0,
      R => reset_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity quadsgmii_0_TEST_quadsgmii_0_TEST_clk_gen_65 is
  port (
    sgmii_clk_en_reg_0 : out STD_LOGIC;
    data_out : in STD_LOGIC;
    sgmii_clk_en_reg_1 : in STD_LOGIC;
    reset_out : in STD_LOGIC;
    userclk2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmii_0_TEST_quadsgmii_0_TEST_clk_gen_65 : entity is "quadsgmii_0_TEST_clk_gen";
end quadsgmii_0_TEST_quadsgmii_0_TEST_clk_gen_65;

architecture STRUCTURE of quadsgmii_0_TEST_quadsgmii_0_TEST_clk_gen_65 is
  signal clk1_25 : STD_LOGIC;
  signal clk1_25_reg : STD_LOGIC;
  signal clk_div10_plse_fall : STD_LOGIC;
  signal clk_div10_plse_rise : STD_LOGIC;
  signal clk_div1_25_n_1 : STD_LOGIC;
  signal clk_en_1_25_fall : STD_LOGIC;
  signal sgmii_clk_en_n_0 : STD_LOGIC;
begin
clk1_25_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => clk1_25,
      Q => clk1_25_reg,
      R => reset_out
    );
clk_div1_25: entity work.quadsgmii_0_TEST_quadsgmii_0_TEST_johnson_cntr_69
     port map (
      clk1_25 => clk1_25,
      clk1_25_reg => clk1_25_reg,
      clk1_25_reg_reg => clk_div1_25_n_1,
      clk_div10_plse_rise => clk_div10_plse_rise,
      reset_out => reset_out,
      userclk2 => userclk2
    );
clk_en_1_25_fall_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => clk_div1_25_n_1,
      Q => clk_en_1_25_fall,
      R => reset_out
    );
clock_div_stg1: entity work.quadsgmii_0_TEST_quadsgmii_0_TEST_clock_div_70
     port map (
      clk_div10_plse_fall => clk_div10_plse_fall,
      clk_div10_plse_rise => clk_div10_plse_rise,
      reset_out => reset_out,
      userclk2 => userclk2
    );
sgmii_clk_en: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E2FF"
    )
        port map (
      I0 => clk_en_1_25_fall,
      I1 => data_out,
      I2 => clk_div10_plse_fall,
      I3 => sgmii_clk_en_reg_1,
      O => sgmii_clk_en_n_0
    );
sgmii_clk_en_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => sgmii_clk_en_n_0,
      Q => sgmii_clk_en_reg_0,
      R => reset_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity quadsgmii_0_TEST_quadsgmii_0_TEST_clk_gen_71 is
  port (
    sgmii_clk_en_reg_0 : out STD_LOGIC;
    data_out : in STD_LOGIC;
    sgmii_clk_en_reg_1 : in STD_LOGIC;
    reset_out : in STD_LOGIC;
    userclk2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmii_0_TEST_quadsgmii_0_TEST_clk_gen_71 : entity is "quadsgmii_0_TEST_clk_gen";
end quadsgmii_0_TEST_quadsgmii_0_TEST_clk_gen_71;

architecture STRUCTURE of quadsgmii_0_TEST_quadsgmii_0_TEST_clk_gen_71 is
  signal clk1_25 : STD_LOGIC;
  signal clk1_25_reg : STD_LOGIC;
  signal clk_div10_plse_fall : STD_LOGIC;
  signal clk_div10_plse_rise : STD_LOGIC;
  signal clk_div1_25_n_1 : STD_LOGIC;
  signal clk_en_1_25_fall : STD_LOGIC;
  signal sgmii_clk_en_n_0 : STD_LOGIC;
begin
clk1_25_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => clk1_25,
      Q => clk1_25_reg,
      R => reset_out
    );
clk_div1_25: entity work.quadsgmii_0_TEST_quadsgmii_0_TEST_johnson_cntr_75
     port map (
      clk1_25 => clk1_25,
      clk1_25_reg => clk1_25_reg,
      clk1_25_reg_reg => clk_div1_25_n_1,
      clk_div10_plse_rise => clk_div10_plse_rise,
      reset_out => reset_out,
      userclk2 => userclk2
    );
clk_en_1_25_fall_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => clk_div1_25_n_1,
      Q => clk_en_1_25_fall,
      R => reset_out
    );
clock_div_stg1: entity work.quadsgmii_0_TEST_quadsgmii_0_TEST_clock_div_76
     port map (
      clk_div10_plse_fall => clk_div10_plse_fall,
      clk_div10_plse_rise => clk_div10_plse_rise,
      reset_out => reset_out,
      userclk2 => userclk2
    );
sgmii_clk_en: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E2FF"
    )
        port map (
      I0 => clk_en_1_25_fall,
      I1 => data_out,
      I2 => clk_div10_plse_fall,
      I3 => sgmii_clk_en_reg_1,
      O => sgmii_clk_en_n_0
    );
sgmii_clk_en_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => sgmii_clk_en_n_0,
      Q => sgmii_clk_en_reg_0,
      R => reset_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity quadsgmii_0_TEST_quadsgmii_0_TEST_clk_gen_77 is
  port (
    sgmii_clk_en_reg_0 : out STD_LOGIC;
    data_out : in STD_LOGIC;
    sgmii_clk_en_reg_1 : in STD_LOGIC;
    reset_out : in STD_LOGIC;
    userclk2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmii_0_TEST_quadsgmii_0_TEST_clk_gen_77 : entity is "quadsgmii_0_TEST_clk_gen";
end quadsgmii_0_TEST_quadsgmii_0_TEST_clk_gen_77;

architecture STRUCTURE of quadsgmii_0_TEST_quadsgmii_0_TEST_clk_gen_77 is
  signal clk1_25 : STD_LOGIC;
  signal clk1_25_reg : STD_LOGIC;
  signal clk_div10_plse_fall : STD_LOGIC;
  signal clk_div10_plse_rise : STD_LOGIC;
  signal clk_div1_25_n_1 : STD_LOGIC;
  signal clk_en_1_25_fall : STD_LOGIC;
  signal sgmii_clk_en_n_0 : STD_LOGIC;
begin
clk1_25_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => clk1_25,
      Q => clk1_25_reg,
      R => reset_out
    );
clk_div1_25: entity work.quadsgmii_0_TEST_quadsgmii_0_TEST_johnson_cntr_81
     port map (
      clk1_25 => clk1_25,
      clk1_25_reg => clk1_25_reg,
      clk1_25_reg_reg => clk_div1_25_n_1,
      clk_div10_plse_rise => clk_div10_plse_rise,
      reset_out => reset_out,
      userclk2 => userclk2
    );
clk_en_1_25_fall_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => clk_div1_25_n_1,
      Q => clk_en_1_25_fall,
      R => reset_out
    );
clock_div_stg1: entity work.quadsgmii_0_TEST_quadsgmii_0_TEST_clock_div_82
     port map (
      clk_div10_plse_fall => clk_div10_plse_fall,
      clk_div10_plse_rise => clk_div10_plse_rise,
      reset_out => reset_out,
      userclk2 => userclk2
    );
sgmii_clk_en: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E2FF"
    )
        port map (
      I0 => clk_en_1_25_fall,
      I1 => data_out,
      I2 => clk_div10_plse_fall,
      I3 => sgmii_clk_en_reg_1,
      O => sgmii_clk_en_n_0
    );
sgmii_clk_en_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => sgmii_clk_en_n_0,
      Q => sgmii_clk_en_reg_0,
      R => reset_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity quadsgmii_0_TEST_quadsgmii_0_TEST_gt_gthe4_channel_wrapper is
  port (
    bufgtce_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    bufgtreset_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    cpllfbclklost_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    GTHE4_CPLLLOCK_IN : out STD_LOGIC;
    cpllrefclklost_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    dmonitoroutclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_gtwizard_gthe4.drprdy_int\ : out STD_LOGIC;
    eyescandataerror_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gthtxn_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gthtxp_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_gtwizard_gthe4.gtpowergood_int\ : out STD_LOGIC;
    gtrefclkmonitor_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    pcierategen3_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    pcierateidle_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    pciesynctxsyncdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    pcieusergen3rdy_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    pcieuserphystatusrst_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    pcieuserratestart_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    phystatus_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    powerpresent_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    resetexception_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxbyteisaligned_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxbyterealign_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxcdrlock_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxcdrphdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxchanbondseq_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxchanisaligned_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxchanrealign_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxckcaldone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxcominitdet_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxcommadet_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxcomsasdet_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxcomwakedet_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxdlysresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxelecidle_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxlfpstresetdet_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxlfpsu2lpexitdet_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxlfpsu3wakedet_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxosintdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxosintstarted_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxosintstrobedone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxosintstrobestarted_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxoutclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxoutclkfabric_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxoutclkpcs_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxphaligndone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxphalignerr_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxpmaresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxprbserr_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxprbslocked_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxprgdivresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxqpisenn_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxqpisenp_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxratedone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxrecclkout_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxsliderdy_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxslipdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxslipoutclkrdy_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxslippmardy_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxsyncdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxsyncout_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxvalid_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txcomfinish_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txdccdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txdlysresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txoutclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txoutclkfabric_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txoutclkpcs_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txphaligndone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txphinitdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txpmaresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    GTHE4_TXPRGDIVRESETDONE_IN : out STD_LOGIC;
    txqpisenn_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txqpisenp_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txratedone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txsyncdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txsyncout_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxdata_out : out STD_LOGIC_VECTOR ( 127 downto 0 );
    dmonitorout_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    pcsrsvdout_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    pinrsrvdas_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    rxctrl0_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    rxctrl1_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    pcierateqpllpd_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    pcierateqpllreset_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxclkcorcnt_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxdatavalid_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxheadervalid_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxstartofseq_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    txbufstatus_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    bufgtcemask_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    bufgtrstmask_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxbufstatus_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxstatus_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxchbondo_out : out STD_LOGIC_VECTOR ( 4 downto 0 );
    rxheader_out : out STD_LOGIC_VECTOR ( 5 downto 0 );
    rxctrl2_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxctrl3_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxdataextendrsvd_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxmonitorout_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    bufgtdiv_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    cpllpd_int_reg : out STD_LOGIC;
    cdrstepdir_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    cdrstepsq_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    cdrstepsx_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    cfgreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    clkrsvd0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    clkrsvd1_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    cpllfreqlock_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    cplllockdetclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    cplllocken_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    i_in_meta_reg : in STD_LOGIC;
    i_in_meta_reg_0 : in STD_LOGIC;
    dmonfiforeset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    dmonitorclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    GTHE4_CHANNEL_DRPEN_OUT : in STD_LOGIC;
    drprst_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    GTHE4_CHANNEL_DRPWE_OUT : in STD_LOGIC;
    eyescanreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    eyescantrigger_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    freqos_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtgrefclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gthrxn_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gthrxp_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtnorthrefclk0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtnorthrefclk1_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrefclk0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrefclk1_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_gtwizard_gthe4.delay_pwrgood_gtrxreset_int\ : in STD_LOGIC;
    gtrxresetsel_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtsouthrefclk0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtsouthrefclk1_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_gtwizard_gthe4.gttxreset_int\ : in STD_LOGIC;
    gttxresetsel_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    incpctrl_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    pcieeqrxeqadaptdone_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    pcierstidle_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    pciersttxsyncstart_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    pcieuserratedone_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0clk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0freqlock_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0refclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1clk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1freqlock_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1refclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    resetovrd_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rx8b10ben_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxafecfoken_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxbufreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxcdrfreqreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxcdrhold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxcdrovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxcdrreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxchbonden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxchbondmaster_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxchbondslave_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxckcalreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxcommadeten_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfeagchold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfeagcovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfecfokfen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfecfokfpulse_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfecfokhold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfecfokovren_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfekhhold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfekhovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfelfhold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfelfovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfelpmreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap10hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap10ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap11hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap11ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap12hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap12ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap13hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap13ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap14hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap14ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap15hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap15ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap2hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap2ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap3hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap3ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap4hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap4ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap5hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap5ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap6hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap6ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap7hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap7ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap8hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap8ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap9hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap9ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfeuthold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfeutovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfevphold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfevpovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfexyden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdlybypass_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdlyen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdlyovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdlysreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxeqtraining_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxgearboxslip_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlatclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlpmen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlpmgchold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlpmgcovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlpmhfhold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlpmhfovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlpmlfhold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlpmlfklovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlpmoshold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlpmosovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxmcommaalignen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxoobreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxoscalreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxoshold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxosovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxpcommaalignen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxpcsreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxphalign_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxphalignen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxphdlypd_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxphdlyreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxphovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_gtwizard_gthe4.delay_pwrgood_rxpmareset_int\ : in STD_LOGIC;
    rxpolarity_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxprbscntreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_gtwizard_gthe4.rxprogdivreset_int\ : in STD_LOGIC;
    rxqpien_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    i_in_meta_reg_1 : in STD_LOGIC;
    rxslide_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxslipoutclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxslippma_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxsyncallin_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxsyncin_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxsyncmode_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxtermination_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_gtwizard_gthe4.rxuserrdy_int\ : in STD_LOGIC;
    rxusrclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxusrclk2_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    sigvalidclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    tx8b10ben_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txcominit_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txcomsas_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txcomwake_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txdccforcestart_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txdccreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txdetectrx_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txdlybypass_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txdlyen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txdlyhold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txdlyovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txdlysreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txdlyupdown_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txelecidle_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txinhibit_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txlatclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txlfpstreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txlfpsu2lpexit_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txlfpsu3wake_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txmuxdcdexhold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txmuxdcdorwren_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txoneszeros_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpcsreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpdelecidlemode_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txphalign_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txphalignen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txphdlypd_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txphdlyreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txphdlytstclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txphinit_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txphovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpippmen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpippmovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpippmpd_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpippmsel_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpisopd_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpmareset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpolarity_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txprbsforceerr_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    GTHE4_TXPROGDIVRESET_OUT : in STD_LOGIC;
    txqpibiasen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txqpiweakpup_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txratemode_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txswing_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txsyncallin_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txsyncin_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txsyncmode_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_gtwizard_gthe4.txuserrdy_int\ : in STD_LOGIC;
    txusrclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txusrclk2_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userdata_tx_in : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gtrsvd_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    pcsrsvdin_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    txctrl0_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    txctrl1_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    tstin_in : in STD_LOGIC_VECTOR ( 19 downto 0 );
    rxdfeagcctrl_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rxelecidlemode_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rxmonitorsel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    RXPD : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rxpllclksel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rxsysclksel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    txdeemph_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    txpd_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    txpllclksel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    txsysclksel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    cpllrefclksel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    loopback_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxchbondlevel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxoutclksel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    RXRATE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    txmargin_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    i_in_meta_reg_2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    txrate_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxdfecfokfcnum_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxprbssel_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txprbssel_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxchbondi_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    txdiffctrl_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    txpippmstepsize_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    txpostcursor_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    txprecursor_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    txheader_in : in STD_LOGIC_VECTOR ( 5 downto 0 );
    rxckcalstart_in : in STD_LOGIC_VECTOR ( 6 downto 0 );
    txmaincursor_in : in STD_LOGIC_VECTOR ( 6 downto 0 );
    txsequence_in : in STD_LOGIC_VECTOR ( 6 downto 0 );
    tx8b10bbypass_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    txctrl2_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    txdataextendrsvd_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    i_in_meta_reg_3 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmii_0_TEST_quadsgmii_0_TEST_gt_gthe4_channel_wrapper : entity is "quadsgmii_0_TEST_gt_gthe4_channel_wrapper";
end quadsgmii_0_TEST_quadsgmii_0_TEST_gt_gthe4_channel_wrapper;

architecture STRUCTURE of quadsgmii_0_TEST_quadsgmii_0_TEST_gt_gthe4_channel_wrapper is
begin
channel_inst: entity work.quadsgmii_0_TEST_gtwizard_ultrascale_v1_7_6_gthe4_channel
     port map (
      D(15 downto 0) => D(15 downto 0),
      GTHE4_CHANNEL_DRPEN_OUT => GTHE4_CHANNEL_DRPEN_OUT,
      GTHE4_CHANNEL_DRPWE_OUT => GTHE4_CHANNEL_DRPWE_OUT,
      GTHE4_CPLLLOCK_IN => GTHE4_CPLLLOCK_IN,
      GTHE4_TXPRGDIVRESETDONE_IN => GTHE4_TXPRGDIVRESETDONE_IN,
      GTHE4_TXPROGDIVRESET_OUT => GTHE4_TXPROGDIVRESET_OUT,
      Q(15 downto 0) => Q(15 downto 0),
      RXPD(1 downto 0) => RXPD(1 downto 0),
      RXRATE(2 downto 0) => RXRATE(2 downto 0),
      bufgtce_out(0) => bufgtce_out(0),
      bufgtcemask_out(2 downto 0) => bufgtcemask_out(2 downto 0),
      bufgtdiv_out(8 downto 0) => bufgtdiv_out(8 downto 0),
      bufgtreset_out(0) => bufgtreset_out(0),
      bufgtrstmask_out(2 downto 0) => bufgtrstmask_out(2 downto 0),
      cdrstepdir_in(0) => cdrstepdir_in(0),
      cdrstepsq_in(0) => cdrstepsq_in(0),
      cdrstepsx_in(0) => cdrstepsx_in(0),
      cfgreset_in(0) => cfgreset_in(0),
      clkrsvd0_in(0) => clkrsvd0_in(0),
      clkrsvd1_in(0) => clkrsvd1_in(0),
      cpllfbclklost_out(0) => cpllfbclklost_out(0),
      cpllfreqlock_in(0) => cpllfreqlock_in(0),
      cplllockdetclk_in(0) => cplllockdetclk_in(0),
      cplllocken_in(0) => cplllocken_in(0),
      cpllpd_int_reg => cpllpd_int_reg,
      cpllrefclklost_out(0) => cpllrefclklost_out(0),
      cpllrefclksel_in(2 downto 0) => cpllrefclksel_in(2 downto 0),
      dmonfiforeset_in(0) => dmonfiforeset_in(0),
      dmonitorclk_in(0) => dmonitorclk_in(0),
      dmonitorout_out(15 downto 0) => dmonitorout_out(15 downto 0),
      dmonitoroutclk_out(0) => dmonitoroutclk_out(0),
      drpclk_in(0) => drpclk_in(0),
      drprst_in(0) => drprst_in(0),
      eyescandataerror_out(0) => eyescandataerror_out(0),
      eyescanreset_in(0) => eyescanreset_in(0),
      eyescantrigger_in(0) => eyescantrigger_in(0),
      freqos_in(0) => freqos_in(0),
      \gen_gtwizard_gthe4.delay_pwrgood_gtrxreset_int\ => \gen_gtwizard_gthe4.delay_pwrgood_gtrxreset_int\,
      \gen_gtwizard_gthe4.delay_pwrgood_rxpmareset_int\ => \gen_gtwizard_gthe4.delay_pwrgood_rxpmareset_int\,
      \gen_gtwizard_gthe4.drprdy_int\ => \gen_gtwizard_gthe4.drprdy_int\,
      \gen_gtwizard_gthe4.gtpowergood_int\ => \gen_gtwizard_gthe4.gtpowergood_int\,
      \gen_gtwizard_gthe4.gttxreset_int\ => \gen_gtwizard_gthe4.gttxreset_int\,
      \gen_gtwizard_gthe4.rxprogdivreset_int\ => \gen_gtwizard_gthe4.rxprogdivreset_int\,
      \gen_gtwizard_gthe4.rxuserrdy_int\ => \gen_gtwizard_gthe4.rxuserrdy_int\,
      \gen_gtwizard_gthe4.txuserrdy_int\ => \gen_gtwizard_gthe4.txuserrdy_int\,
      gtgrefclk_in(0) => gtgrefclk_in(0),
      gthrxn_in(0) => gthrxn_in(0),
      gthrxp_in(0) => gthrxp_in(0),
      gthtxn_out(0) => gthtxn_out(0),
      gthtxp_out(0) => gthtxp_out(0),
      gtnorthrefclk0_in(0) => gtnorthrefclk0_in(0),
      gtnorthrefclk1_in(0) => gtnorthrefclk1_in(0),
      gtrefclk0_in(0) => gtrefclk0_in(0),
      gtrefclk1_in(0) => gtrefclk1_in(0),
      gtrefclkmonitor_out(0) => gtrefclkmonitor_out(0),
      gtrsvd_in(15 downto 0) => gtrsvd_in(15 downto 0),
      gtrxresetsel_in(0) => gtrxresetsel_in(0),
      gtsouthrefclk0_in(0) => gtsouthrefclk0_in(0),
      gtsouthrefclk1_in(0) => gtsouthrefclk1_in(0),
      gttxresetsel_in(0) => gttxresetsel_in(0),
      gtwiz_userdata_tx_in(31 downto 0) => gtwiz_userdata_tx_in(31 downto 0),
      i_in_meta_reg => i_in_meta_reg,
      i_in_meta_reg_0 => i_in_meta_reg_0,
      i_in_meta_reg_1 => i_in_meta_reg_1,
      i_in_meta_reg_2(2 downto 0) => i_in_meta_reg_2(2 downto 0),
      i_in_meta_reg_3(9 downto 0) => i_in_meta_reg_3(9 downto 0),
      incpctrl_in(0) => incpctrl_in(0),
      loopback_in(2 downto 0) => loopback_in(2 downto 0),
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => lopt_2,
      pcieeqrxeqadaptdone_in(0) => pcieeqrxeqadaptdone_in(0),
      pcierategen3_out(0) => pcierategen3_out(0),
      pcierateidle_out(0) => pcierateidle_out(0),
      pcierateqpllpd_out(1 downto 0) => pcierateqpllpd_out(1 downto 0),
      pcierateqpllreset_out(1 downto 0) => pcierateqpllreset_out(1 downto 0),
      pcierstidle_in(0) => pcierstidle_in(0),
      pciersttxsyncstart_in(0) => pciersttxsyncstart_in(0),
      pciesynctxsyncdone_out(0) => pciesynctxsyncdone_out(0),
      pcieusergen3rdy_out(0) => pcieusergen3rdy_out(0),
      pcieuserphystatusrst_out(0) => pcieuserphystatusrst_out(0),
      pcieuserratedone_in(0) => pcieuserratedone_in(0),
      pcieuserratestart_out(0) => pcieuserratestart_out(0),
      pcsrsvdin_in(15 downto 0) => pcsrsvdin_in(15 downto 0),
      pcsrsvdout_out(15 downto 0) => pcsrsvdout_out(15 downto 0),
      phystatus_out(0) => phystatus_out(0),
      pinrsrvdas_out(15 downto 0) => pinrsrvdas_out(15 downto 0),
      powerpresent_out(0) => powerpresent_out(0),
      qpll0clk_in(0) => qpll0clk_in(0),
      qpll0freqlock_in(0) => qpll0freqlock_in(0),
      qpll0refclk_in(0) => qpll0refclk_in(0),
      qpll1clk_in(0) => qpll1clk_in(0),
      qpll1freqlock_in(0) => qpll1freqlock_in(0),
      qpll1refclk_in(0) => qpll1refclk_in(0),
      resetexception_out(0) => resetexception_out(0),
      resetovrd_in(0) => resetovrd_in(0),
      rx8b10ben_in(0) => rx8b10ben_in(0),
      rxafecfoken_in(0) => rxafecfoken_in(0),
      rxbufreset_in(0) => rxbufreset_in(0),
      rxbufstatus_out(2 downto 0) => rxbufstatus_out(2 downto 0),
      rxbyteisaligned_out(0) => rxbyteisaligned_out(0),
      rxbyterealign_out(0) => rxbyterealign_out(0),
      rxcdrfreqreset_in(0) => rxcdrfreqreset_in(0),
      rxcdrhold_in(0) => rxcdrhold_in(0),
      rxcdrlock_out(0) => rxcdrlock_out(0),
      rxcdrovrden_in(0) => rxcdrovrden_in(0),
      rxcdrphdone_out(0) => rxcdrphdone_out(0),
      rxcdrreset_in(0) => rxcdrreset_in(0),
      rxchanbondseq_out(0) => rxchanbondseq_out(0),
      rxchanisaligned_out(0) => rxchanisaligned_out(0),
      rxchanrealign_out(0) => rxchanrealign_out(0),
      rxchbonden_in(0) => rxchbonden_in(0),
      rxchbondi_in(4 downto 0) => rxchbondi_in(4 downto 0),
      rxchbondlevel_in(2 downto 0) => rxchbondlevel_in(2 downto 0),
      rxchbondmaster_in(0) => rxchbondmaster_in(0),
      rxchbondo_out(4 downto 0) => rxchbondo_out(4 downto 0),
      rxchbondslave_in(0) => rxchbondslave_in(0),
      rxckcaldone_out(0) => rxckcaldone_out(0),
      rxckcalreset_in(0) => rxckcalreset_in(0),
      rxckcalstart_in(6 downto 0) => rxckcalstart_in(6 downto 0),
      rxclkcorcnt_out(1 downto 0) => rxclkcorcnt_out(1 downto 0),
      rxcominitdet_out(0) => rxcominitdet_out(0),
      rxcommadet_out(0) => rxcommadet_out(0),
      rxcommadeten_in(0) => rxcommadeten_in(0),
      rxcomsasdet_out(0) => rxcomsasdet_out(0),
      rxcomwakedet_out(0) => rxcomwakedet_out(0),
      rxctrl0_out(15 downto 0) => rxctrl0_out(15 downto 0),
      rxctrl1_out(15 downto 0) => rxctrl1_out(15 downto 0),
      rxctrl2_out(7 downto 0) => rxctrl2_out(7 downto 0),
      rxctrl3_out(7 downto 0) => rxctrl3_out(7 downto 0),
      rxdata_out(127 downto 0) => rxdata_out(127 downto 0),
      rxdataextendrsvd_out(7 downto 0) => rxdataextendrsvd_out(7 downto 0),
      rxdatavalid_out(1 downto 0) => rxdatavalid_out(1 downto 0),
      rxdfeagcctrl_in(1 downto 0) => rxdfeagcctrl_in(1 downto 0),
      rxdfeagchold_in(0) => rxdfeagchold_in(0),
      rxdfeagcovrden_in(0) => rxdfeagcovrden_in(0),
      rxdfecfokfcnum_in(3 downto 0) => rxdfecfokfcnum_in(3 downto 0),
      rxdfecfokfen_in(0) => rxdfecfokfen_in(0),
      rxdfecfokfpulse_in(0) => rxdfecfokfpulse_in(0),
      rxdfecfokhold_in(0) => rxdfecfokhold_in(0),
      rxdfecfokovren_in(0) => rxdfecfokovren_in(0),
      rxdfekhhold_in(0) => rxdfekhhold_in(0),
      rxdfekhovrden_in(0) => rxdfekhovrden_in(0),
      rxdfelfhold_in(0) => rxdfelfhold_in(0),
      rxdfelfovrden_in(0) => rxdfelfovrden_in(0),
      rxdfelpmreset_in(0) => rxdfelpmreset_in(0),
      rxdfetap10hold_in(0) => rxdfetap10hold_in(0),
      rxdfetap10ovrden_in(0) => rxdfetap10ovrden_in(0),
      rxdfetap11hold_in(0) => rxdfetap11hold_in(0),
      rxdfetap11ovrden_in(0) => rxdfetap11ovrden_in(0),
      rxdfetap12hold_in(0) => rxdfetap12hold_in(0),
      rxdfetap12ovrden_in(0) => rxdfetap12ovrden_in(0),
      rxdfetap13hold_in(0) => rxdfetap13hold_in(0),
      rxdfetap13ovrden_in(0) => rxdfetap13ovrden_in(0),
      rxdfetap14hold_in(0) => rxdfetap14hold_in(0),
      rxdfetap14ovrden_in(0) => rxdfetap14ovrden_in(0),
      rxdfetap15hold_in(0) => rxdfetap15hold_in(0),
      rxdfetap15ovrden_in(0) => rxdfetap15ovrden_in(0),
      rxdfetap2hold_in(0) => rxdfetap2hold_in(0),
      rxdfetap2ovrden_in(0) => rxdfetap2ovrden_in(0),
      rxdfetap3hold_in(0) => rxdfetap3hold_in(0),
      rxdfetap3ovrden_in(0) => rxdfetap3ovrden_in(0),
      rxdfetap4hold_in(0) => rxdfetap4hold_in(0),
      rxdfetap4ovrden_in(0) => rxdfetap4ovrden_in(0),
      rxdfetap5hold_in(0) => rxdfetap5hold_in(0),
      rxdfetap5ovrden_in(0) => rxdfetap5ovrden_in(0),
      rxdfetap6hold_in(0) => rxdfetap6hold_in(0),
      rxdfetap6ovrden_in(0) => rxdfetap6ovrden_in(0),
      rxdfetap7hold_in(0) => rxdfetap7hold_in(0),
      rxdfetap7ovrden_in(0) => rxdfetap7ovrden_in(0),
      rxdfetap8hold_in(0) => rxdfetap8hold_in(0),
      rxdfetap8ovrden_in(0) => rxdfetap8ovrden_in(0),
      rxdfetap9hold_in(0) => rxdfetap9hold_in(0),
      rxdfetap9ovrden_in(0) => rxdfetap9ovrden_in(0),
      rxdfeuthold_in(0) => rxdfeuthold_in(0),
      rxdfeutovrden_in(0) => rxdfeutovrden_in(0),
      rxdfevphold_in(0) => rxdfevphold_in(0),
      rxdfevpovrden_in(0) => rxdfevpovrden_in(0),
      rxdfexyden_in(0) => rxdfexyden_in(0),
      rxdlybypass_in(0) => rxdlybypass_in(0),
      rxdlyen_in(0) => rxdlyen_in(0),
      rxdlyovrden_in(0) => rxdlyovrden_in(0),
      rxdlysreset_in(0) => rxdlysreset_in(0),
      rxdlysresetdone_out(0) => rxdlysresetdone_out(0),
      rxelecidle_out(0) => rxelecidle_out(0),
      rxelecidlemode_in(1 downto 0) => rxelecidlemode_in(1 downto 0),
      rxeqtraining_in(0) => rxeqtraining_in(0),
      rxgearboxslip_in(0) => rxgearboxslip_in(0),
      rxheader_out(5 downto 0) => rxheader_out(5 downto 0),
      rxheadervalid_out(1 downto 0) => rxheadervalid_out(1 downto 0),
      rxlatclk_in(0) => rxlatclk_in(0),
      rxlfpstresetdet_out(0) => rxlfpstresetdet_out(0),
      rxlfpsu2lpexitdet_out(0) => rxlfpsu2lpexitdet_out(0),
      rxlfpsu3wakedet_out(0) => rxlfpsu3wakedet_out(0),
      rxlpmen_in(0) => rxlpmen_in(0),
      rxlpmgchold_in(0) => rxlpmgchold_in(0),
      rxlpmgcovrden_in(0) => rxlpmgcovrden_in(0),
      rxlpmhfhold_in(0) => rxlpmhfhold_in(0),
      rxlpmhfovrden_in(0) => rxlpmhfovrden_in(0),
      rxlpmlfhold_in(0) => rxlpmlfhold_in(0),
      rxlpmlfklovrden_in(0) => rxlpmlfklovrden_in(0),
      rxlpmoshold_in(0) => rxlpmoshold_in(0),
      rxlpmosovrden_in(0) => rxlpmosovrden_in(0),
      rxmcommaalignen_in(0) => rxmcommaalignen_in(0),
      rxmonitorout_out(7 downto 0) => rxmonitorout_out(7 downto 0),
      rxmonitorsel_in(1 downto 0) => rxmonitorsel_in(1 downto 0),
      rxoobreset_in(0) => rxoobreset_in(0),
      rxoscalreset_in(0) => rxoscalreset_in(0),
      rxoshold_in(0) => rxoshold_in(0),
      rxosintdone_out(0) => rxosintdone_out(0),
      rxosintstarted_out(0) => rxosintstarted_out(0),
      rxosintstrobedone_out(0) => rxosintstrobedone_out(0),
      rxosintstrobestarted_out(0) => rxosintstrobestarted_out(0),
      rxosovrden_in(0) => rxosovrden_in(0),
      rxoutclk_out(0) => rxoutclk_out(0),
      rxoutclkfabric_out(0) => rxoutclkfabric_out(0),
      rxoutclkpcs_out(0) => rxoutclkpcs_out(0),
      rxoutclksel_in(2 downto 0) => rxoutclksel_in(2 downto 0),
      rxpcommaalignen_in(0) => rxpcommaalignen_in(0),
      rxpcsreset_in(0) => rxpcsreset_in(0),
      rxphalign_in(0) => rxphalign_in(0),
      rxphaligndone_out(0) => rxphaligndone_out(0),
      rxphalignen_in(0) => rxphalignen_in(0),
      rxphalignerr_out(0) => rxphalignerr_out(0),
      rxphdlypd_in(0) => rxphdlypd_in(0),
      rxphdlyreset_in(0) => rxphdlyreset_in(0),
      rxphovrden_in(0) => rxphovrden_in(0),
      rxpllclksel_in(1 downto 0) => rxpllclksel_in(1 downto 0),
      rxpmaresetdone_out(0) => rxpmaresetdone_out(0),
      rxpolarity_in(0) => rxpolarity_in(0),
      rxprbscntreset_in(0) => rxprbscntreset_in(0),
      rxprbserr_out(0) => rxprbserr_out(0),
      rxprbslocked_out(0) => rxprbslocked_out(0),
      rxprbssel_in(3 downto 0) => rxprbssel_in(3 downto 0),
      rxprgdivresetdone_out(0) => rxprgdivresetdone_out(0),
      rxqpien_in(0) => rxqpien_in(0),
      rxqpisenn_out(0) => rxqpisenn_out(0),
      rxqpisenp_out(0) => rxqpisenp_out(0),
      rxratedone_out(0) => rxratedone_out(0),
      rxrecclkout_out(0) => rxrecclkout_out(0),
      rxresetdone_out(0) => rxresetdone_out(0),
      rxslide_in(0) => rxslide_in(0),
      rxsliderdy_out(0) => rxsliderdy_out(0),
      rxslipdone_out(0) => rxslipdone_out(0),
      rxslipoutclk_in(0) => rxslipoutclk_in(0),
      rxslipoutclkrdy_out(0) => rxslipoutclkrdy_out(0),
      rxslippma_in(0) => rxslippma_in(0),
      rxslippmardy_out(0) => rxslippmardy_out(0),
      rxstartofseq_out(1 downto 0) => rxstartofseq_out(1 downto 0),
      rxstatus_out(2 downto 0) => rxstatus_out(2 downto 0),
      rxsyncallin_in(0) => rxsyncallin_in(0),
      rxsyncdone_out(0) => rxsyncdone_out(0),
      rxsyncin_in(0) => rxsyncin_in(0),
      rxsyncmode_in(0) => rxsyncmode_in(0),
      rxsyncout_out(0) => rxsyncout_out(0),
      rxsysclksel_in(1 downto 0) => rxsysclksel_in(1 downto 0),
      rxtermination_in(0) => rxtermination_in(0),
      rxusrclk2_in(0) => rxusrclk2_in(0),
      rxusrclk_in(0) => rxusrclk_in(0),
      rxvalid_out(0) => rxvalid_out(0),
      sigvalidclk_in(0) => sigvalidclk_in(0),
      tstin_in(19 downto 0) => tstin_in(19 downto 0),
      tx8b10bbypass_in(7 downto 0) => tx8b10bbypass_in(7 downto 0),
      tx8b10ben_in(0) => tx8b10ben_in(0),
      txbufstatus_out(1 downto 0) => txbufstatus_out(1 downto 0),
      txcomfinish_out(0) => txcomfinish_out(0),
      txcominit_in(0) => txcominit_in(0),
      txcomsas_in(0) => txcomsas_in(0),
      txcomwake_in(0) => txcomwake_in(0),
      txctrl0_in(15 downto 0) => txctrl0_in(15 downto 0),
      txctrl1_in(15 downto 0) => txctrl1_in(15 downto 0),
      txctrl2_in(7 downto 0) => txctrl2_in(7 downto 0),
      txdataextendrsvd_in(7 downto 0) => txdataextendrsvd_in(7 downto 0),
      txdccdone_out(0) => txdccdone_out(0),
      txdccforcestart_in(0) => txdccforcestart_in(0),
      txdccreset_in(0) => txdccreset_in(0),
      txdeemph_in(1 downto 0) => txdeemph_in(1 downto 0),
      txdetectrx_in(0) => txdetectrx_in(0),
      txdiffctrl_in(4 downto 0) => txdiffctrl_in(4 downto 0),
      txdlybypass_in(0) => txdlybypass_in(0),
      txdlyen_in(0) => txdlyen_in(0),
      txdlyhold_in(0) => txdlyhold_in(0),
      txdlyovrden_in(0) => txdlyovrden_in(0),
      txdlysreset_in(0) => txdlysreset_in(0),
      txdlysresetdone_out(0) => txdlysresetdone_out(0),
      txdlyupdown_in(0) => txdlyupdown_in(0),
      txelecidle_in(0) => txelecidle_in(0),
      txheader_in(5 downto 0) => txheader_in(5 downto 0),
      txinhibit_in(0) => txinhibit_in(0),
      txlatclk_in(0) => txlatclk_in(0),
      txlfpstreset_in(0) => txlfpstreset_in(0),
      txlfpsu2lpexit_in(0) => txlfpsu2lpexit_in(0),
      txlfpsu3wake_in(0) => txlfpsu3wake_in(0),
      txmaincursor_in(6 downto 0) => txmaincursor_in(6 downto 0),
      txmargin_in(2 downto 0) => txmargin_in(2 downto 0),
      txmuxdcdexhold_in(0) => txmuxdcdexhold_in(0),
      txmuxdcdorwren_in(0) => txmuxdcdorwren_in(0),
      txoneszeros_in(0) => txoneszeros_in(0),
      txoutclk_out(0) => txoutclk_out(0),
      txoutclkfabric_out(0) => txoutclkfabric_out(0),
      txoutclkpcs_out(0) => txoutclkpcs_out(0),
      txpcsreset_in(0) => txpcsreset_in(0),
      txpd_in(1 downto 0) => txpd_in(1 downto 0),
      txpdelecidlemode_in(0) => txpdelecidlemode_in(0),
      txphalign_in(0) => txphalign_in(0),
      txphaligndone_out(0) => txphaligndone_out(0),
      txphalignen_in(0) => txphalignen_in(0),
      txphdlypd_in(0) => txphdlypd_in(0),
      txphdlyreset_in(0) => txphdlyreset_in(0),
      txphdlytstclk_in(0) => txphdlytstclk_in(0),
      txphinit_in(0) => txphinit_in(0),
      txphinitdone_out(0) => txphinitdone_out(0),
      txphovrden_in(0) => txphovrden_in(0),
      txpippmen_in(0) => txpippmen_in(0),
      txpippmovrden_in(0) => txpippmovrden_in(0),
      txpippmpd_in(0) => txpippmpd_in(0),
      txpippmsel_in(0) => txpippmsel_in(0),
      txpippmstepsize_in(4 downto 0) => txpippmstepsize_in(4 downto 0),
      txpisopd_in(0) => txpisopd_in(0),
      txpllclksel_in(1 downto 0) => txpllclksel_in(1 downto 0),
      txpmareset_in(0) => txpmareset_in(0),
      txpmaresetdone_out(0) => txpmaresetdone_out(0),
      txpolarity_in(0) => txpolarity_in(0),
      txpostcursor_in(4 downto 0) => txpostcursor_in(4 downto 0),
      txprbsforceerr_in(0) => txprbsforceerr_in(0),
      txprbssel_in(3 downto 0) => txprbssel_in(3 downto 0),
      txprecursor_in(4 downto 0) => txprecursor_in(4 downto 0),
      txqpibiasen_in(0) => txqpibiasen_in(0),
      txqpisenn_out(0) => txqpisenn_out(0),
      txqpisenp_out(0) => txqpisenp_out(0),
      txqpiweakpup_in(0) => txqpiweakpup_in(0),
      txrate_in(2 downto 0) => txrate_in(2 downto 0),
      txratedone_out(0) => txratedone_out(0),
      txratemode_in(0) => txratemode_in(0),
      txresetdone_out(0) => txresetdone_out(0),
      txsequence_in(6 downto 0) => txsequence_in(6 downto 0),
      txswing_in(0) => txswing_in(0),
      txsyncallin_in(0) => txsyncallin_in(0),
      txsyncdone_out(0) => txsyncdone_out(0),
      txsyncin_in(0) => txsyncin_in(0),
      txsyncmode_in(0) => txsyncmode_in(0),
      txsyncout_out(0) => txsyncout_out(0),
      txsysclksel_in(1 downto 0) => txsysclksel_in(1 downto 0),
      txusrclk2_in(0) => txusrclk2_in(0),
      txusrclk_in(0) => txusrclk_in(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity quadsgmii_0_TEST_MANAGEMENT is
  port (
    \CONFIG_REG_WITH_AN.ISOLATE_REG_reg_0\ : out STD_LOGIC;
    AN_ENABLE_INT : out STD_LOGIC;
    LOOPBACK : out STD_LOGIC;
    SOFT_RESET : out STD_LOGIC;
    RUNDISP_EN : out STD_LOGIC;
    mdio_out_ch3 : out STD_LOGIC;
    mdio_tri_ch3 : out STD_LOGIC;
    CLEAR_PAGE_RECEIVED : out STD_LOGIC;
    CLEAR_STATUS_REG : out STD_LOGIC;
    RESTART_AN_REG : out STD_LOGIC;
    \CONFIG_REG_WITH_AN.POWERDOWN_REG_reg_0\ : out STD_LOGIC;
    an_interrupt_ch3 : out STD_LOGIC;
    \CONFIG_REG_WITH_AN.AN_ENABLE_REG_reg_0\ : out STD_LOGIC;
    \USE_ROCKET_IO.MGT_TX_RESET_INT_reg\ : out STD_LOGIC;
    \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISCOMMA_INT_reg\ : out STD_LOGIC;
    S0 : out STD_LOGIC;
    S2 : out STD_LOGIC;
    FALSE_NIT0 : out STD_LOGIC;
    RXDISPERR_MOD : out STD_LOGIC;
    I_REG_reg : out STD_LOGIC;
    RX_DV0 : out STD_LOGIC;
    RX_RUDI_INVALID : out STD_LOGIC;
    RX_ER0 : out STD_LOGIC;
    XMIT_DATA : out STD_LOGIC;
    XMIT_CONFIG : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_3_out : out STD_LOGIC;
    \CONFIG_REG_WITH_AN.ISOLATE_REG_reg_1\ : out STD_LOGIC;
    \AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG_reg[13]_0\ : out STD_LOGIC;
    \AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG_reg[0]_0\ : out STD_LOGIC;
    \out\ : in STD_LOGIC;
    userclk : in STD_LOGIC;
    MR_AN_COMPLETE : in STD_LOGIC;
    XMIT_DATA_INT : in STD_LOGIC;
    RXSYNC_STATUS : in STD_LOGIC;
    \SHIFT_REG_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \USE_ROCKET_IO.TXDATA_reg[7]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    status_vector_ch3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_STATE_reg[2]\ : in STD_LOGIC;
    RXDISPERR_INT : in STD_LOGIC;
    RXNOTINTABLE_INT : in STD_LOGIC;
    CGBAD_reg : in STD_LOGIC;
    RXEVEN0_out : in STD_LOGIC;
    S_reg : in STD_LOGIC;
    FALSE_NIT_reg : in STD_LOGIC_VECTOR ( 4 downto 0 );
    FALSE_NIT_reg_0 : in STD_LOGIC;
    FALSE_NIT_reg_1 : in STD_LOGIC;
    RX_IDLE : in STD_LOGIC;
    SOP_REG3 : in STD_LOGIC;
    RX_INVALID : in STD_LOGIC;
    RX_ER_reg : in STD_LOGIC;
    RX_DATA_ERROR : in STD_LOGIC;
    RECEIVE : in STD_LOGIC;
    XMIT_CONFIG_INT : in STD_LOGIC;
    \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCLKCORCNT_INT_reg[2]\ : in STD_LOGIC;
    phyad_ch3 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    MR_PAGE_RX_SET : in STD_LOGIC;
    TOGGLE_RX : in STD_LOGIC;
    dcm_locked : in STD_LOGIC;
    reset_out : in STD_LOGIC;
    XMIT_CONFIG_INT_0 : in STD_LOGIC;
    MR_LINK_STATUS : in STD_LOGIC;
    reset_done : in STD_LOGIC;
    mdc_ch3 : in STD_LOGIC;
    mdio_in_ch3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmii_0_TEST_MANAGEMENT : entity is "MANAGEMENT";
end quadsgmii_0_TEST_MANAGEMENT;

architecture STRUCTURE of quadsgmii_0_TEST_MANAGEMENT is
  signal AN_COMPLETE_REG1 : STD_LOGIC;
  signal \^an_enable_int\ : STD_LOGIC;
  signal \^an_np_tx_reg_with_an.an_np_tx_reg_reg[0]_0\ : STD_LOGIC;
  signal \^an_np_tx_reg_with_an.an_np_tx_reg_reg[13]_0\ : STD_LOGIC;
  signal CLEAR_PAGE_REC_COMB : STD_LOGIC;
  signal CLEAR_STATUS_REG_COMB : STD_LOGIC;
  signal \^config_reg_with_an.an_enable_reg_reg_0\ : STD_LOGIC;
  signal \CONFIG_REG_WITH_AN.DUPLEX_MODE_REG_reg_n_0\ : STD_LOGIC;
  signal \^config_reg_with_an.isolate_reg_reg_0\ : STD_LOGIC;
  signal \^config_reg_with_an.powerdown_reg_reg_0\ : STD_LOGIC;
  signal DATA_OUT : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \FALSE_NIT_i_2__2_n_0\ : STD_LOGIC;
  signal \^loopback\ : STD_LOGIC;
  signal LOOPBACK_REG : STD_LOGIC;
  signal MDC_REG3 : STD_LOGIC;
  signal MDC_RISING_OUT : STD_LOGIC;
  signal MDC_RISING_REG1 : STD_LOGIC;
  signal MDC_RISING_REG10 : STD_LOGIC;
  signal \MDIO_IF_ENABLE.MDIO_INTERFACE_1_n_10\ : STD_LOGIC;
  signal \MDIO_IF_ENABLE.MDIO_INTERFACE_1_n_11\ : STD_LOGIC;
  signal \MDIO_IF_ENABLE.MDIO_INTERFACE_1_n_17\ : STD_LOGIC;
  signal \MDIO_IF_ENABLE.MDIO_INTERFACE_1_n_18\ : STD_LOGIC;
  signal \MDIO_IF_ENABLE.MDIO_INTERFACE_1_n_9\ : STD_LOGIC;
  signal MDIO_IN_REG2 : STD_LOGIC;
  signal MDIO_IN_REG3 : STD_LOGIC;
  signal \MDIO_IN__0\ : STD_LOGIC;
  signal \QSGMII_SPEC.GT_CHANNEL_VALID_REG_reg_n_0\ : STD_LOGIC;
  signal \^restart_an_reg\ : STD_LOGIC;
  signal \^rundisp_en\ : STD_LOGIC;
  signal RUNDISP_EN_REG : STD_LOGIC;
  signal \^rxdisperr_mod\ : STD_LOGIC;
  signal \RX_ER_i_3__2_n_0\ : STD_LOGIC;
  signal \^s2\ : STD_LOGIC;
  signal \^soft_reset\ : STD_LOGIC;
  signal \^an_interrupt_ch3\ : STD_LOGIC;
  signal \^data_out\ : STD_LOGIC;
  signal p_2_out : STD_LOGIC;
  signal p_6_in : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_9_in : STD_LOGIC_VECTOR ( 5 to 5 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \CGBAD_i_1__2\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \CODE_GRP[6]_i_1__2\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \DELAY_ERROR_TXOUTCLK.DELAY_RXDISPERR_i_1__2\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \RX_DV_i_2__2\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \STATUS_VECTOR_0_PRE_i_1__2\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXNOTINTABLE_INT_i_1__2\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.TXDATA[7]_i_1__2\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \XMIT_DATA_INT_i_1__5\ : label is "soft_lutpair279";
begin
  AN_ENABLE_INT <= \^an_enable_int\;
  \AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG_reg[0]_0\ <= \^an_np_tx_reg_with_an.an_np_tx_reg_reg[0]_0\;
  \AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG_reg[13]_0\ <= \^an_np_tx_reg_with_an.an_np_tx_reg_reg[13]_0\;
  \CONFIG_REG_WITH_AN.AN_ENABLE_REG_reg_0\ <= \^config_reg_with_an.an_enable_reg_reg_0\;
  \CONFIG_REG_WITH_AN.ISOLATE_REG_reg_0\ <= \^config_reg_with_an.isolate_reg_reg_0\;
  \CONFIG_REG_WITH_AN.POWERDOWN_REG_reg_0\ <= \^config_reg_with_an.powerdown_reg_reg_0\;
  LOOPBACK <= \^loopback\;
  RESTART_AN_REG <= \^restart_an_reg\;
  RUNDISP_EN <= \^rundisp_en\;
  RXDISPERR_MOD <= \^rxdisperr_mod\;
  S2 <= \^s2\;
  SOFT_RESET <= \^soft_reset\;
  an_interrupt_ch3 <= \^an_interrupt_ch3\;
\AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \^an_np_tx_reg_with_an.an_np_tx_reg_reg[0]_0\,
      Q => \^an_np_tx_reg_with_an.an_np_tx_reg_reg[0]_0\,
      S => \out\
    );
\AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG_reg[13]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \^an_np_tx_reg_with_an.an_np_tx_reg_reg[13]_0\,
      Q => \^an_np_tx_reg_with_an.an_np_tx_reg_reg[13]_0\,
      S => \out\
    );
\CGBAD_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF8"
    )
        port map (
      I0 => RXDISPERR_INT,
      I1 => \^rundisp_en\,
      I2 => RXNOTINTABLE_INT,
      I3 => CGBAD_reg,
      O => \^s2\
    );
CLEAR_PAGE_RECEIVED_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => MDC_RISING_OUT,
      D => CLEAR_PAGE_REC_COMB,
      Q => CLEAR_PAGE_RECEIVED,
      R => \out\
    );
CLEAR_STATUS_REG_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => MDC_RISING_OUT,
      D => CLEAR_STATUS_REG_COMB,
      Q => CLEAR_STATUS_REG,
      R => \out\
    );
\CODE_GRP[6]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^config_reg_with_an.isolate_reg_reg_0\,
      I1 => XMIT_CONFIG_INT_0,
      O => \CONFIG_REG_WITH_AN.ISOLATE_REG_reg_1\
    );
\CONFIG_REG_WITH_AN.AN_ENABLE_REG_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => LOOPBACK_REG,
      D => DATA_OUT(12),
      Q => \^an_enable_int\,
      S => \out\
    );
\CONFIG_REG_WITH_AN.DUPLEX_MODE_REG_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \MDIO_IF_ENABLE.MDIO_INTERFACE_1_n_10\,
      Q => \CONFIG_REG_WITH_AN.DUPLEX_MODE_REG_reg_n_0\,
      R => '0'
    );
\CONFIG_REG_WITH_AN.ISOLATE_REG_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => userclk,
      CE => LOOPBACK_REG,
      D => DATA_OUT(10),
      Q => \^config_reg_with_an.isolate_reg_reg_0\,
      S => \out\
    );
\CONFIG_REG_WITH_AN.LOOPBACK_REG_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => LOOPBACK_REG,
      D => DATA_OUT(14),
      Q => \^loopback\,
      R => \out\
    );
\CONFIG_REG_WITH_AN.POWERDOWN_REG_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \MDIO_IF_ENABLE.MDIO_INTERFACE_1_n_9\,
      Q => \^config_reg_with_an.powerdown_reg_reg_0\,
      R => \out\
    );
\CONFIG_REG_WITH_AN.RESET_REG_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \MDIO_IF_ENABLE.MDIO_INTERFACE_1_n_11\,
      Q => \^soft_reset\,
      R => \out\
    );
\CONFIG_REG_WITH_AN.RESTART_AN_REG_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => MDC_RISING_OUT,
      D => p_2_out,
      Q => \^restart_an_reg\,
      R => \out\
    );
\CONFIG_REG_WITH_AN.UNIDIRECTIONAL_ENABLE_REG_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => LOOPBACK_REG,
      D => DATA_OUT(5),
      Q => p_9_in(5),
      R => \out\
    );
\DELAY_ERROR_TXOUTCLK.DELAY_RXDISPERR_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^rundisp_en\,
      I1 => RXDISPERR_INT,
      O => \^rxdisperr_mod\
    );
\FALSE_CARRIER_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080808088808080"
    )
        port map (
      I0 => RX_IDLE,
      I1 => RXSYNC_STATUS,
      I2 => XMIT_DATA_INT,
      I3 => p_9_in(5),
      I4 => \CONFIG_REG_WITH_AN.DUPLEX_MODE_REG_reg_n_0\,
      I5 => \^an_enable_int\,
      O => I_REG_reg
    );
\FALSE_NIT_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => RXNOTINTABLE_INT,
      I1 => \FALSE_NIT_i_2__2_n_0\,
      O => FALSE_NIT0
    );
\FALSE_NIT_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C33E3EEBFFFEFEEB"
    )
        port map (
      I0 => FALSE_NIT_reg_0,
      I1 => FALSE_NIT_reg(4),
      I2 => \^rxdisperr_mod\,
      I3 => FALSE_NIT_reg(0),
      I4 => FALSE_NIT_reg(1),
      I5 => FALSE_NIT_reg_1,
      O => \FALSE_NIT_i_2__2_n_0\
    );
\FSM_onehot_STATE[12]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEAFFFFFFC0"
    )
        port map (
      I0 => \FSM_onehot_STATE_reg[2]\,
      I1 => RXDISPERR_INT,
      I2 => \^rundisp_en\,
      I3 => RXNOTINTABLE_INT,
      I4 => CGBAD_reg,
      I5 => RXEVEN0_out,
      O => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISCOMMA_INT_reg\
    );
\GEN_INTERRUPT_LOGIC.AN_COMPLETE_REG1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => MDC_RISING_OUT,
      D => MR_AN_COMPLETE,
      Q => AN_COMPLETE_REG1,
      R => \out\
    );
\GEN_INTERRUPT_LOGIC.AN_INTERRUPT_ENABLE_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \MDIO_IF_ENABLE.MDIO_INTERFACE_1_n_17\,
      Q => p_6_in(0),
      S => \out\
    );
\GEN_INTERRUPT_LOGIC.AN_INTERRUPT_INT_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \MDIO_IF_ENABLE.MDIO_INTERFACE_1_n_18\,
      Q => \^an_interrupt_ch3\,
      R => \out\
    );
MDC_REG3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \^data_out\,
      Q => MDC_REG3,
      R => \out\
    );
MDC_RISING_REG1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => MDC_RISING_REG10,
      Q => MDC_RISING_REG1,
      R => \out\
    );
\MDIO_IF_ENABLE.MDIO_INTERFACE_1\: entity work.quadsgmii_0_TEST_MDIO_INTERFACE
     port map (
      AN_COMPLETE_REG1 => AN_COMPLETE_REG1,
      CLEAR_PAGE_REC_COMB => CLEAR_PAGE_REC_COMB,
      CLEAR_STATUS_REG_COMB => CLEAR_STATUS_REG_COMB,
      \CONFIG_REG_WITH_AN.DUPLEX_MODE_REG_reg\ => \CONFIG_REG_WITH_AN.DUPLEX_MODE_REG_reg_n_0\,
      \CONFIG_REG_WITH_AN.POWERDOWN_REG_reg\ => \^config_reg_with_an.powerdown_reg_reg_0\,
      \CONFIG_REG_WITH_AN.RESET_REG_reg\ => \^soft_reset\,
      LOOPBACK_REG => LOOPBACK_REG,
      MDC_RISING_OUT => MDC_RISING_OUT,
      MDC_RISING_REG1 => MDC_RISING_REG1,
      MDC_RISING_REG3_reg_0 => \MDIO_IF_ENABLE.MDIO_INTERFACE_1_n_9\,
      MDC_RISING_REG3_reg_1 => \MDIO_IF_ENABLE.MDIO_INTERFACE_1_n_10\,
      MDC_RISING_REG3_reg_2 => \MDIO_IF_ENABLE.MDIO_INTERFACE_1_n_11\,
      \MDIO_IN__0\ => \MDIO_IN__0\,
      MR_AN_COMPLETE => MR_AN_COMPLETE,
      MR_LINK_STATUS => MR_LINK_STATUS,
      MR_PAGE_RX_SET => MR_PAGE_RX_SET,
      Q(5) => DATA_OUT(14),
      Q(4) => DATA_OUT(12),
      Q(3) => DATA_OUT(10),
      Q(2) => DATA_OUT(5),
      Q(1 downto 0) => DATA_OUT(1 downto 0),
      RESTART_AN_REG => \^restart_an_reg\,
      RUNDISP_EN_REG => RUNDISP_EN_REG,
      \SHIFT_REG_reg[0]_0\ => \MDIO_IF_ENABLE.MDIO_INTERFACE_1_n_17\,
      \SHIFT_REG_reg[0]_1\ => \^rundisp_en\,
      \SHIFT_REG_reg[10]_0\ => \^config_reg_with_an.isolate_reg_reg_0\,
      \SHIFT_REG_reg[12]_0\ => \^an_enable_int\,
      \SHIFT_REG_reg[14]_0\ => \^loopback\,
      \SHIFT_REG_reg[15]_0\(3 downto 0) => \SHIFT_REG_reg[15]\(3 downto 0),
      \SHIFT_REG_reg[1]_0\ => \MDIO_IF_ENABLE.MDIO_INTERFACE_1_n_18\,
      \SHIFT_REG_reg[1]_1\ => \QSGMII_SPEC.GT_CHANNEL_VALID_REG_reg_n_0\,
      TOGGLE_RX => TOGGLE_RX,
      an_interrupt_ch3 => \^an_interrupt_ch3\,
      mdio_out_ch3 => mdio_out_ch3,
      mdio_tri_ch3 => mdio_tri_ch3,
      \out\ => \out\,
      p_2_out => p_2_out,
      p_6_in(0) => p_6_in(0),
      p_9_in(0) => p_9_in(5),
      phyad_ch3(4 downto 0) => phyad_ch3(4 downto 0),
      reset_done => reset_done,
      status_vector_ch3(0) => status_vector_ch3(0),
      userclk => userclk
    );
MDIO_IN_REG3_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => MDIO_IN_REG2,
      Q => MDIO_IN_REG3,
      S => \out\
    );
MDIO_IN_REG4_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => MDIO_IN_REG3,
      Q => \MDIO_IN__0\,
      S => \out\
    );
\MGT_RESET.RESET_INT_PIPE_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => \^soft_reset\,
      I1 => dcm_locked,
      I2 => reset_out,
      O => p_3_out
    );
\QSGMII_SPEC.GT_CHANNEL_VALID_REG_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => userclk,
      CE => RUNDISP_EN_REG,
      D => DATA_OUT(1),
      Q => \QSGMII_SPEC.GT_CHANNEL_VALID_REG_reg_n_0\,
      S => \out\
    );
\QSGMII_SPEC.RUNDISP_EN_REG_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RUNDISP_EN_REG,
      D => DATA_OUT(0),
      Q => \^rundisp_en\,
      R => \out\
    );
\RX_DV_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \^config_reg_with_an.an_enable_reg_reg_0\,
      I1 => SOP_REG3,
      I2 => \^config_reg_with_an.isolate_reg_reg_0\,
      I3 => \^config_reg_with_an.powerdown_reg_reg_0\,
      O => RX_DV0
    );
\RX_ER_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000F7"
    )
        port map (
      I0 => RX_ER_reg,
      I1 => RXSYNC_STATUS,
      I2 => RX_DATA_ERROR,
      I3 => \^config_reg_with_an.isolate_reg_reg_0\,
      I4 => \^config_reg_with_an.powerdown_reg_reg_0\,
      I5 => \RX_ER_i_3__2_n_0\,
      O => RX_ER0
    );
\RX_ER_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00BF00BF00BFFFFF"
    )
        port map (
      I0 => \^an_enable_int\,
      I1 => \CONFIG_REG_WITH_AN.DUPLEX_MODE_REG_reg_n_0\,
      I2 => p_9_in(5),
      I3 => XMIT_DATA_INT,
      I4 => RECEIVE,
      I5 => RXSYNC_STATUS,
      O => \RX_ER_i_3__2_n_0\
    );
\RX_RUDI_INVALID_REG_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAABBBBABBB"
    )
        port map (
      I0 => RX_INVALID,
      I1 => XMIT_DATA_INT,
      I2 => p_9_in(5),
      I3 => \CONFIG_REG_WITH_AN.DUPLEX_MODE_REG_reg_n_0\,
      I4 => \^an_enable_int\,
      I5 => RXSYNC_STATUS,
      O => RX_RUDI_INVALID
    );
\STATUS_VECTOR_0_PRE_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF400000"
    )
        port map (
      I0 => \^an_enable_int\,
      I1 => \CONFIG_REG_WITH_AN.DUPLEX_MODE_REG_reg_n_0\,
      I2 => p_9_in(5),
      I3 => XMIT_DATA_INT,
      I4 => RXSYNC_STATUS,
      O => \^config_reg_with_an.an_enable_reg_reg_0\
    );
SYNC_MDC: entity work.quadsgmii_0_TEST_sync_block_150
     port map (
      MDC_REG3 => MDC_REG3,
      MDC_RISING_REG10 => MDC_RISING_REG10,
      data_out => \^data_out\,
      mdc_ch3 => mdc_ch3,
      userclk => userclk
    );
SYNC_MDIO_IN: entity work.quadsgmii_0_TEST_sync_block_151
     port map (
      data_out => MDIO_IN_REG2,
      mdio_in_ch3 => mdio_in_ch3,
      userclk => userclk
    );
\S_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => S_reg,
      I1 => FALSE_NIT_reg(1),
      I2 => FALSE_NIT_reg(0),
      I3 => FALSE_NIT_reg(2),
      I4 => FALSE_NIT_reg(3),
      I5 => \^s2\,
      O => S0
    );
\USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXNOTINTABLE_INT_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^loopback\,
      I1 => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCLKCORCNT_INT_reg[2]\,
      O => SR(0)
    );
\USE_ROCKET_IO.TXDATA[7]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \USE_ROCKET_IO.TXDATA_reg[7]\,
      I1 => \^loopback\,
      I2 => Q(0),
      O => \USE_ROCKET_IO.MGT_TX_RESET_INT_reg\
    );
\XMIT_CONFIG_INT_i_2__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA2A"
    )
        port map (
      I0 => XMIT_CONFIG_INT,
      I1 => p_9_in(5),
      I2 => \CONFIG_REG_WITH_AN.DUPLEX_MODE_REG_reg_n_0\,
      I3 => \^an_enable_int\,
      O => XMIT_CONFIG
    );
\XMIT_DATA_INT_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAEA"
    )
        port map (
      I0 => XMIT_DATA_INT,
      I1 => p_9_in(5),
      I2 => \CONFIG_REG_WITH_AN.DUPLEX_MODE_REG_reg_n_0\,
      I3 => \^an_enable_int\,
      O => XMIT_DATA
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity quadsgmii_0_TEST_MANAGEMENT_153 is
  port (
    \CONFIG_REG_WITH_AN.ISOLATE_REG_reg_0\ : out STD_LOGIC;
    AN_ENABLE_INT : out STD_LOGIC;
    LOOPBACK : out STD_LOGIC;
    SOFT_RESET : out STD_LOGIC;
    RUNDISP_EN : out STD_LOGIC;
    mdio_out_ch2 : out STD_LOGIC;
    mdio_tri_ch2 : out STD_LOGIC;
    CLEAR_PAGE_RECEIVED : out STD_LOGIC;
    CLEAR_STATUS_REG : out STD_LOGIC;
    RESTART_AN_REG : out STD_LOGIC;
    \CONFIG_REG_WITH_AN.POWERDOWN_REG_reg_0\ : out STD_LOGIC;
    an_interrupt_ch2 : out STD_LOGIC;
    \CONFIG_REG_WITH_AN.AN_ENABLE_REG_reg_0\ : out STD_LOGIC;
    \USE_ROCKET_IO.MGT_TX_RESET_INT_reg\ : out STD_LOGIC;
    \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISCOMMA_INT_reg\ : out STD_LOGIC;
    S0 : out STD_LOGIC;
    S2 : out STD_LOGIC;
    FALSE_NIT0 : out STD_LOGIC;
    RXDISPERR_MOD : out STD_LOGIC;
    I_REG_reg : out STD_LOGIC;
    RX_DV0 : out STD_LOGIC;
    RX_RUDI_INVALID : out STD_LOGIC;
    RX_ER0 : out STD_LOGIC;
    XMIT_DATA : out STD_LOGIC;
    XMIT_CONFIG : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_3_out : out STD_LOGIC;
    \CONFIG_REG_WITH_AN.ISOLATE_REG_reg_1\ : out STD_LOGIC;
    \AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG_reg[13]_0\ : out STD_LOGIC;
    \AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG_reg[0]_0\ : out STD_LOGIC;
    \out\ : in STD_LOGIC;
    userclk : in STD_LOGIC;
    MR_AN_COMPLETE : in STD_LOGIC;
    XMIT_DATA_INT : in STD_LOGIC;
    RXSYNC_STATUS : in STD_LOGIC;
    \SHIFT_REG_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \USE_ROCKET_IO.TXDATA_reg[7]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    status_vector_ch2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_STATE_reg[2]\ : in STD_LOGIC;
    RXDISPERR_INT : in STD_LOGIC;
    RXNOTINTABLE_INT : in STD_LOGIC;
    CGBAD_reg : in STD_LOGIC;
    RXEVEN0_out : in STD_LOGIC;
    S_reg : in STD_LOGIC;
    FALSE_NIT_reg : in STD_LOGIC_VECTOR ( 4 downto 0 );
    FALSE_NIT_reg_0 : in STD_LOGIC;
    FALSE_NIT_reg_1 : in STD_LOGIC;
    RX_IDLE : in STD_LOGIC;
    SOP_REG3 : in STD_LOGIC;
    RX_INVALID : in STD_LOGIC;
    RX_ER_reg : in STD_LOGIC;
    RX_DATA_ERROR : in STD_LOGIC;
    RECEIVE : in STD_LOGIC;
    XMIT_CONFIG_INT : in STD_LOGIC;
    \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCLKCORCNT_INT_reg[2]\ : in STD_LOGIC;
    phyad_ch2 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    MR_PAGE_RX_SET : in STD_LOGIC;
    TOGGLE_RX : in STD_LOGIC;
    dcm_locked : in STD_LOGIC;
    reset_out : in STD_LOGIC;
    XMIT_CONFIG_INT_0 : in STD_LOGIC;
    MR_LINK_STATUS : in STD_LOGIC;
    reset_done : in STD_LOGIC;
    mdc_ch2 : in STD_LOGIC;
    mdio_in_ch2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmii_0_TEST_MANAGEMENT_153 : entity is "MANAGEMENT";
end quadsgmii_0_TEST_MANAGEMENT_153;

architecture STRUCTURE of quadsgmii_0_TEST_MANAGEMENT_153 is
  signal AN_COMPLETE_REG1 : STD_LOGIC;
  signal \^an_enable_int\ : STD_LOGIC;
  signal \^an_np_tx_reg_with_an.an_np_tx_reg_reg[0]_0\ : STD_LOGIC;
  signal \^an_np_tx_reg_with_an.an_np_tx_reg_reg[13]_0\ : STD_LOGIC;
  signal CLEAR_PAGE_REC_COMB : STD_LOGIC;
  signal CLEAR_STATUS_REG_COMB : STD_LOGIC;
  signal \^config_reg_with_an.an_enable_reg_reg_0\ : STD_LOGIC;
  signal \CONFIG_REG_WITH_AN.DUPLEX_MODE_REG_reg_n_0\ : STD_LOGIC;
  signal \^config_reg_with_an.isolate_reg_reg_0\ : STD_LOGIC;
  signal \^config_reg_with_an.powerdown_reg_reg_0\ : STD_LOGIC;
  signal DATA_OUT : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \FALSE_NIT_i_2__1_n_0\ : STD_LOGIC;
  signal \^loopback\ : STD_LOGIC;
  signal LOOPBACK_REG : STD_LOGIC;
  signal MDC_REG3 : STD_LOGIC;
  signal MDC_RISING_OUT : STD_LOGIC;
  signal MDC_RISING_REG1 : STD_LOGIC;
  signal MDC_RISING_REG10 : STD_LOGIC;
  signal \MDIO_IF_ENABLE.MDIO_INTERFACE_1_n_10\ : STD_LOGIC;
  signal \MDIO_IF_ENABLE.MDIO_INTERFACE_1_n_11\ : STD_LOGIC;
  signal \MDIO_IF_ENABLE.MDIO_INTERFACE_1_n_17\ : STD_LOGIC;
  signal \MDIO_IF_ENABLE.MDIO_INTERFACE_1_n_18\ : STD_LOGIC;
  signal \MDIO_IF_ENABLE.MDIO_INTERFACE_1_n_9\ : STD_LOGIC;
  signal MDIO_IN_REG2 : STD_LOGIC;
  signal MDIO_IN_REG3 : STD_LOGIC;
  signal \MDIO_IN__0\ : STD_LOGIC;
  signal \QSGMII_SPEC.GT_CHANNEL_VALID_REG_reg_n_0\ : STD_LOGIC;
  signal \^restart_an_reg\ : STD_LOGIC;
  signal \^rundisp_en\ : STD_LOGIC;
  signal RUNDISP_EN_REG : STD_LOGIC;
  signal \^rxdisperr_mod\ : STD_LOGIC;
  signal \RX_ER_i_3__1_n_0\ : STD_LOGIC;
  signal \^s2\ : STD_LOGIC;
  signal \^soft_reset\ : STD_LOGIC;
  signal \^an_interrupt_ch2\ : STD_LOGIC;
  signal \^data_out\ : STD_LOGIC;
  signal p_2_out : STD_LOGIC;
  signal p_6_in : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_9_in : STD_LOGIC_VECTOR ( 5 to 5 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \CGBAD_i_1__1\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \CODE_GRP[6]_i_1__1\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \DELAY_ERROR_TXOUTCLK.DELAY_RXDISPERR_i_1__1\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \RX_DV_i_2__1\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \STATUS_VECTOR_0_PRE_i_1__1\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXNOTINTABLE_INT_i_1__1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.TXDATA[7]_i_1__1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \XMIT_DATA_INT_i_1__3\ : label is "soft_lutpair199";
begin
  AN_ENABLE_INT <= \^an_enable_int\;
  \AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG_reg[0]_0\ <= \^an_np_tx_reg_with_an.an_np_tx_reg_reg[0]_0\;
  \AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG_reg[13]_0\ <= \^an_np_tx_reg_with_an.an_np_tx_reg_reg[13]_0\;
  \CONFIG_REG_WITH_AN.AN_ENABLE_REG_reg_0\ <= \^config_reg_with_an.an_enable_reg_reg_0\;
  \CONFIG_REG_WITH_AN.ISOLATE_REG_reg_0\ <= \^config_reg_with_an.isolate_reg_reg_0\;
  \CONFIG_REG_WITH_AN.POWERDOWN_REG_reg_0\ <= \^config_reg_with_an.powerdown_reg_reg_0\;
  LOOPBACK <= \^loopback\;
  RESTART_AN_REG <= \^restart_an_reg\;
  RUNDISP_EN <= \^rundisp_en\;
  RXDISPERR_MOD <= \^rxdisperr_mod\;
  S2 <= \^s2\;
  SOFT_RESET <= \^soft_reset\;
  an_interrupt_ch2 <= \^an_interrupt_ch2\;
\AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \^an_np_tx_reg_with_an.an_np_tx_reg_reg[0]_0\,
      Q => \^an_np_tx_reg_with_an.an_np_tx_reg_reg[0]_0\,
      S => \out\
    );
\AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG_reg[13]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \^an_np_tx_reg_with_an.an_np_tx_reg_reg[13]_0\,
      Q => \^an_np_tx_reg_with_an.an_np_tx_reg_reg[13]_0\,
      S => \out\
    );
\CGBAD_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF8"
    )
        port map (
      I0 => RXDISPERR_INT,
      I1 => \^rundisp_en\,
      I2 => RXNOTINTABLE_INT,
      I3 => CGBAD_reg,
      O => \^s2\
    );
CLEAR_PAGE_RECEIVED_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => MDC_RISING_OUT,
      D => CLEAR_PAGE_REC_COMB,
      Q => CLEAR_PAGE_RECEIVED,
      R => \out\
    );
CLEAR_STATUS_REG_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => MDC_RISING_OUT,
      D => CLEAR_STATUS_REG_COMB,
      Q => CLEAR_STATUS_REG,
      R => \out\
    );
\CODE_GRP[6]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^config_reg_with_an.isolate_reg_reg_0\,
      I1 => XMIT_CONFIG_INT_0,
      O => \CONFIG_REG_WITH_AN.ISOLATE_REG_reg_1\
    );
\CONFIG_REG_WITH_AN.AN_ENABLE_REG_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => LOOPBACK_REG,
      D => DATA_OUT(12),
      Q => \^an_enable_int\,
      S => \out\
    );
\CONFIG_REG_WITH_AN.DUPLEX_MODE_REG_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \MDIO_IF_ENABLE.MDIO_INTERFACE_1_n_10\,
      Q => \CONFIG_REG_WITH_AN.DUPLEX_MODE_REG_reg_n_0\,
      R => '0'
    );
\CONFIG_REG_WITH_AN.ISOLATE_REG_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => userclk,
      CE => LOOPBACK_REG,
      D => DATA_OUT(10),
      Q => \^config_reg_with_an.isolate_reg_reg_0\,
      S => \out\
    );
\CONFIG_REG_WITH_AN.LOOPBACK_REG_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => LOOPBACK_REG,
      D => DATA_OUT(14),
      Q => \^loopback\,
      R => \out\
    );
\CONFIG_REG_WITH_AN.POWERDOWN_REG_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \MDIO_IF_ENABLE.MDIO_INTERFACE_1_n_9\,
      Q => \^config_reg_with_an.powerdown_reg_reg_0\,
      R => \out\
    );
\CONFIG_REG_WITH_AN.RESET_REG_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \MDIO_IF_ENABLE.MDIO_INTERFACE_1_n_11\,
      Q => \^soft_reset\,
      R => \out\
    );
\CONFIG_REG_WITH_AN.RESTART_AN_REG_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => MDC_RISING_OUT,
      D => p_2_out,
      Q => \^restart_an_reg\,
      R => \out\
    );
\CONFIG_REG_WITH_AN.UNIDIRECTIONAL_ENABLE_REG_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => LOOPBACK_REG,
      D => DATA_OUT(5),
      Q => p_9_in(5),
      R => \out\
    );
\DELAY_ERROR_TXOUTCLK.DELAY_RXDISPERR_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^rundisp_en\,
      I1 => RXDISPERR_INT,
      O => \^rxdisperr_mod\
    );
\FALSE_CARRIER_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080808088808080"
    )
        port map (
      I0 => RX_IDLE,
      I1 => RXSYNC_STATUS,
      I2 => XMIT_DATA_INT,
      I3 => p_9_in(5),
      I4 => \CONFIG_REG_WITH_AN.DUPLEX_MODE_REG_reg_n_0\,
      I5 => \^an_enable_int\,
      O => I_REG_reg
    );
\FALSE_NIT_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => RXNOTINTABLE_INT,
      I1 => \FALSE_NIT_i_2__1_n_0\,
      O => FALSE_NIT0
    );
\FALSE_NIT_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C33E3EEBFFFEFEEB"
    )
        port map (
      I0 => FALSE_NIT_reg_0,
      I1 => FALSE_NIT_reg(4),
      I2 => \^rxdisperr_mod\,
      I3 => FALSE_NIT_reg(0),
      I4 => FALSE_NIT_reg(1),
      I5 => FALSE_NIT_reg_1,
      O => \FALSE_NIT_i_2__1_n_0\
    );
\FSM_onehot_STATE[12]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEAFFFFFFC0"
    )
        port map (
      I0 => \FSM_onehot_STATE_reg[2]\,
      I1 => RXDISPERR_INT,
      I2 => \^rundisp_en\,
      I3 => RXNOTINTABLE_INT,
      I4 => CGBAD_reg,
      I5 => RXEVEN0_out,
      O => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISCOMMA_INT_reg\
    );
\GEN_INTERRUPT_LOGIC.AN_COMPLETE_REG1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => MDC_RISING_OUT,
      D => MR_AN_COMPLETE,
      Q => AN_COMPLETE_REG1,
      R => \out\
    );
\GEN_INTERRUPT_LOGIC.AN_INTERRUPT_ENABLE_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \MDIO_IF_ENABLE.MDIO_INTERFACE_1_n_17\,
      Q => p_6_in(0),
      S => \out\
    );
\GEN_INTERRUPT_LOGIC.AN_INTERRUPT_INT_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \MDIO_IF_ENABLE.MDIO_INTERFACE_1_n_18\,
      Q => \^an_interrupt_ch2\,
      R => \out\
    );
MDC_REG3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \^data_out\,
      Q => MDC_REG3,
      R => \out\
    );
MDC_RISING_REG1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => MDC_RISING_REG10,
      Q => MDC_RISING_REG1,
      R => \out\
    );
\MDIO_IF_ENABLE.MDIO_INTERFACE_1\: entity work.quadsgmii_0_TEST_MDIO_INTERFACE_161
     port map (
      AN_COMPLETE_REG1 => AN_COMPLETE_REG1,
      CLEAR_PAGE_REC_COMB => CLEAR_PAGE_REC_COMB,
      CLEAR_STATUS_REG_COMB => CLEAR_STATUS_REG_COMB,
      \CONFIG_REG_WITH_AN.DUPLEX_MODE_REG_reg\ => \CONFIG_REG_WITH_AN.DUPLEX_MODE_REG_reg_n_0\,
      \CONFIG_REG_WITH_AN.POWERDOWN_REG_reg\ => \^config_reg_with_an.powerdown_reg_reg_0\,
      \CONFIG_REG_WITH_AN.RESET_REG_reg\ => \^soft_reset\,
      LOOPBACK_REG => LOOPBACK_REG,
      MDC_RISING_OUT => MDC_RISING_OUT,
      MDC_RISING_REG1 => MDC_RISING_REG1,
      MDC_RISING_REG3_reg_0 => \MDIO_IF_ENABLE.MDIO_INTERFACE_1_n_9\,
      MDC_RISING_REG3_reg_1 => \MDIO_IF_ENABLE.MDIO_INTERFACE_1_n_10\,
      MDC_RISING_REG3_reg_2 => \MDIO_IF_ENABLE.MDIO_INTERFACE_1_n_11\,
      \MDIO_IN__0\ => \MDIO_IN__0\,
      MR_AN_COMPLETE => MR_AN_COMPLETE,
      MR_LINK_STATUS => MR_LINK_STATUS,
      MR_PAGE_RX_SET => MR_PAGE_RX_SET,
      Q(5) => DATA_OUT(14),
      Q(4) => DATA_OUT(12),
      Q(3) => DATA_OUT(10),
      Q(2) => DATA_OUT(5),
      Q(1 downto 0) => DATA_OUT(1 downto 0),
      RESTART_AN_REG => \^restart_an_reg\,
      RUNDISP_EN_REG => RUNDISP_EN_REG,
      \SHIFT_REG_reg[0]_0\ => \MDIO_IF_ENABLE.MDIO_INTERFACE_1_n_17\,
      \SHIFT_REG_reg[0]_1\ => \^rundisp_en\,
      \SHIFT_REG_reg[10]_0\ => \^config_reg_with_an.isolate_reg_reg_0\,
      \SHIFT_REG_reg[12]_0\ => \^an_enable_int\,
      \SHIFT_REG_reg[14]_0\ => \^loopback\,
      \SHIFT_REG_reg[15]_0\(3 downto 0) => \SHIFT_REG_reg[15]\(3 downto 0),
      \SHIFT_REG_reg[1]_0\ => \MDIO_IF_ENABLE.MDIO_INTERFACE_1_n_18\,
      \SHIFT_REG_reg[1]_1\ => \QSGMII_SPEC.GT_CHANNEL_VALID_REG_reg_n_0\,
      TOGGLE_RX => TOGGLE_RX,
      an_interrupt_ch2 => \^an_interrupt_ch2\,
      mdio_out_ch2 => mdio_out_ch2,
      mdio_tri_ch2 => mdio_tri_ch2,
      \out\ => \out\,
      p_2_out => p_2_out,
      p_6_in(0) => p_6_in(0),
      p_9_in(0) => p_9_in(5),
      phyad_ch2(4 downto 0) => phyad_ch2(4 downto 0),
      reset_done => reset_done,
      status_vector_ch2(0) => status_vector_ch2(0),
      userclk => userclk
    );
MDIO_IN_REG3_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => MDIO_IN_REG2,
      Q => MDIO_IN_REG3,
      S => \out\
    );
MDIO_IN_REG4_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => MDIO_IN_REG3,
      Q => \MDIO_IN__0\,
      S => \out\
    );
\MGT_RESET.RESET_INT_PIPE_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => \^soft_reset\,
      I1 => dcm_locked,
      I2 => reset_out,
      O => p_3_out
    );
\QSGMII_SPEC.GT_CHANNEL_VALID_REG_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => userclk,
      CE => RUNDISP_EN_REG,
      D => DATA_OUT(1),
      Q => \QSGMII_SPEC.GT_CHANNEL_VALID_REG_reg_n_0\,
      S => \out\
    );
\QSGMII_SPEC.RUNDISP_EN_REG_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RUNDISP_EN_REG,
      D => DATA_OUT(0),
      Q => \^rundisp_en\,
      R => \out\
    );
\RX_DV_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \^config_reg_with_an.an_enable_reg_reg_0\,
      I1 => SOP_REG3,
      I2 => \^config_reg_with_an.isolate_reg_reg_0\,
      I3 => \^config_reg_with_an.powerdown_reg_reg_0\,
      O => RX_DV0
    );
\RX_ER_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000F7"
    )
        port map (
      I0 => RX_ER_reg,
      I1 => RXSYNC_STATUS,
      I2 => RX_DATA_ERROR,
      I3 => \^config_reg_with_an.isolate_reg_reg_0\,
      I4 => \^config_reg_with_an.powerdown_reg_reg_0\,
      I5 => \RX_ER_i_3__1_n_0\,
      O => RX_ER0
    );
\RX_ER_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00BF00BF00BFFFFF"
    )
        port map (
      I0 => \^an_enable_int\,
      I1 => \CONFIG_REG_WITH_AN.DUPLEX_MODE_REG_reg_n_0\,
      I2 => p_9_in(5),
      I3 => XMIT_DATA_INT,
      I4 => RECEIVE,
      I5 => RXSYNC_STATUS,
      O => \RX_ER_i_3__1_n_0\
    );
\RX_RUDI_INVALID_REG_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAABBBBABBB"
    )
        port map (
      I0 => RX_INVALID,
      I1 => XMIT_DATA_INT,
      I2 => p_9_in(5),
      I3 => \CONFIG_REG_WITH_AN.DUPLEX_MODE_REG_reg_n_0\,
      I4 => \^an_enable_int\,
      I5 => RXSYNC_STATUS,
      O => RX_RUDI_INVALID
    );
\STATUS_VECTOR_0_PRE_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF400000"
    )
        port map (
      I0 => \^an_enable_int\,
      I1 => \CONFIG_REG_WITH_AN.DUPLEX_MODE_REG_reg_n_0\,
      I2 => p_9_in(5),
      I3 => XMIT_DATA_INT,
      I4 => RXSYNC_STATUS,
      O => \^config_reg_with_an.an_enable_reg_reg_0\
    );
SYNC_MDC: entity work.quadsgmii_0_TEST_sync_block_162
     port map (
      MDC_REG3 => MDC_REG3,
      MDC_RISING_REG10 => MDC_RISING_REG10,
      data_out => \^data_out\,
      mdc_ch2 => mdc_ch2,
      userclk => userclk
    );
SYNC_MDIO_IN: entity work.quadsgmii_0_TEST_sync_block_163
     port map (
      data_out => MDIO_IN_REG2,
      mdio_in_ch2 => mdio_in_ch2,
      userclk => userclk
    );
\S_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => S_reg,
      I1 => FALSE_NIT_reg(1),
      I2 => FALSE_NIT_reg(0),
      I3 => FALSE_NIT_reg(2),
      I4 => FALSE_NIT_reg(3),
      I5 => \^s2\,
      O => S0
    );
\USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXNOTINTABLE_INT_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^loopback\,
      I1 => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCLKCORCNT_INT_reg[2]\,
      O => SR(0)
    );
\USE_ROCKET_IO.TXDATA[7]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \USE_ROCKET_IO.TXDATA_reg[7]\,
      I1 => \^loopback\,
      I2 => Q(0),
      O => \USE_ROCKET_IO.MGT_TX_RESET_INT_reg\
    );
\XMIT_CONFIG_INT_i_2__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA2A"
    )
        port map (
      I0 => XMIT_CONFIG_INT,
      I1 => p_9_in(5),
      I2 => \CONFIG_REG_WITH_AN.DUPLEX_MODE_REG_reg_n_0\,
      I3 => \^an_enable_int\,
      O => XMIT_CONFIG
    );
\XMIT_DATA_INT_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAEA"
    )
        port map (
      I0 => XMIT_DATA_INT,
      I1 => p_9_in(5),
      I2 => \CONFIG_REG_WITH_AN.DUPLEX_MODE_REG_reg_n_0\,
      I3 => \^an_enable_int\,
      O => XMIT_DATA
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity quadsgmii_0_TEST_MANAGEMENT_165 is
  port (
    \CONFIG_REG_WITH_AN.ISOLATE_REG_reg_0\ : out STD_LOGIC;
    AN_ENABLE_INT : out STD_LOGIC;
    LOOPBACK : out STD_LOGIC;
    SOFT_RESET : out STD_LOGIC;
    RUNDISP_EN : out STD_LOGIC;
    mdio_out_ch1 : out STD_LOGIC;
    mdio_tri_ch1 : out STD_LOGIC;
    CLEAR_PAGE_RECEIVED : out STD_LOGIC;
    CLEAR_STATUS_REG : out STD_LOGIC;
    RESTART_AN_REG : out STD_LOGIC;
    \CONFIG_REG_WITH_AN.POWERDOWN_REG_reg_0\ : out STD_LOGIC;
    an_interrupt_ch1 : out STD_LOGIC;
    \CONFIG_REG_WITH_AN.AN_ENABLE_REG_reg_0\ : out STD_LOGIC;
    \USE_ROCKET_IO.MGT_TX_RESET_INT_reg\ : out STD_LOGIC;
    \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISCOMMA_INT_reg\ : out STD_LOGIC;
    S0 : out STD_LOGIC;
    S2 : out STD_LOGIC;
    FALSE_NIT0 : out STD_LOGIC;
    RXDISPERR_MOD : out STD_LOGIC;
    I_REG_reg : out STD_LOGIC;
    RX_DV0 : out STD_LOGIC;
    RX_RUDI_INVALID : out STD_LOGIC;
    RX_ER0 : out STD_LOGIC;
    XMIT_DATA : out STD_LOGIC;
    XMIT_CONFIG : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_3_out : out STD_LOGIC;
    \CONFIG_REG_WITH_AN.ISOLATE_REG_reg_1\ : out STD_LOGIC;
    \AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG_reg[13]_0\ : out STD_LOGIC;
    \AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG_reg[0]_0\ : out STD_LOGIC;
    \out\ : in STD_LOGIC;
    userclk : in STD_LOGIC;
    MR_AN_COMPLETE : in STD_LOGIC;
    XMIT_DATA_INT : in STD_LOGIC;
    RXSYNC_STATUS : in STD_LOGIC;
    \SHIFT_REG_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \USE_ROCKET_IO.TXDATA_reg[7]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    status_vector_ch1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_STATE_reg[2]\ : in STD_LOGIC;
    RXDISPERR_INT : in STD_LOGIC;
    RXNOTINTABLE_INT : in STD_LOGIC;
    CGBAD_reg : in STD_LOGIC;
    RXEVEN0_out : in STD_LOGIC;
    S_reg : in STD_LOGIC;
    FALSE_NIT_reg : in STD_LOGIC_VECTOR ( 4 downto 0 );
    FALSE_NIT_reg_0 : in STD_LOGIC;
    FALSE_NIT_reg_1 : in STD_LOGIC;
    RX_IDLE : in STD_LOGIC;
    SOP_REG3 : in STD_LOGIC;
    RX_INVALID : in STD_LOGIC;
    RX_ER_reg : in STD_LOGIC;
    RX_DATA_ERROR : in STD_LOGIC;
    RECEIVE : in STD_LOGIC;
    XMIT_CONFIG_INT : in STD_LOGIC;
    \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCLKCORCNT_INT_reg[2]\ : in STD_LOGIC;
    phyad_ch1 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    MR_PAGE_RX_SET : in STD_LOGIC;
    TOGGLE_RX : in STD_LOGIC;
    dcm_locked : in STD_LOGIC;
    reset_out : in STD_LOGIC;
    XMIT_CONFIG_INT_0 : in STD_LOGIC;
    MR_LINK_STATUS : in STD_LOGIC;
    reset_done : in STD_LOGIC;
    mdc_ch1 : in STD_LOGIC;
    mdio_in_ch1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmii_0_TEST_MANAGEMENT_165 : entity is "MANAGEMENT";
end quadsgmii_0_TEST_MANAGEMENT_165;

architecture STRUCTURE of quadsgmii_0_TEST_MANAGEMENT_165 is
  signal AN_COMPLETE_REG1 : STD_LOGIC;
  signal \^an_enable_int\ : STD_LOGIC;
  signal \^an_np_tx_reg_with_an.an_np_tx_reg_reg[0]_0\ : STD_LOGIC;
  signal \^an_np_tx_reg_with_an.an_np_tx_reg_reg[13]_0\ : STD_LOGIC;
  signal CLEAR_PAGE_REC_COMB : STD_LOGIC;
  signal CLEAR_STATUS_REG_COMB : STD_LOGIC;
  signal \^config_reg_with_an.an_enable_reg_reg_0\ : STD_LOGIC;
  signal \CONFIG_REG_WITH_AN.DUPLEX_MODE_REG_reg_n_0\ : STD_LOGIC;
  signal \^config_reg_with_an.isolate_reg_reg_0\ : STD_LOGIC;
  signal \^config_reg_with_an.powerdown_reg_reg_0\ : STD_LOGIC;
  signal DATA_OUT : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \FALSE_NIT_i_2__0_n_0\ : STD_LOGIC;
  signal \^loopback\ : STD_LOGIC;
  signal LOOPBACK_REG : STD_LOGIC;
  signal MDC_REG3 : STD_LOGIC;
  signal MDC_RISING_OUT : STD_LOGIC;
  signal MDC_RISING_REG1 : STD_LOGIC;
  signal MDC_RISING_REG10 : STD_LOGIC;
  signal \MDIO_IF_ENABLE.MDIO_INTERFACE_1_n_10\ : STD_LOGIC;
  signal \MDIO_IF_ENABLE.MDIO_INTERFACE_1_n_11\ : STD_LOGIC;
  signal \MDIO_IF_ENABLE.MDIO_INTERFACE_1_n_17\ : STD_LOGIC;
  signal \MDIO_IF_ENABLE.MDIO_INTERFACE_1_n_18\ : STD_LOGIC;
  signal \MDIO_IF_ENABLE.MDIO_INTERFACE_1_n_9\ : STD_LOGIC;
  signal MDIO_IN_REG2 : STD_LOGIC;
  signal MDIO_IN_REG3 : STD_LOGIC;
  signal \MDIO_IN__0\ : STD_LOGIC;
  signal \QSGMII_SPEC.GT_CHANNEL_VALID_REG_reg_n_0\ : STD_LOGIC;
  signal \^restart_an_reg\ : STD_LOGIC;
  signal \^rundisp_en\ : STD_LOGIC;
  signal RUNDISP_EN_REG : STD_LOGIC;
  signal \^rxdisperr_mod\ : STD_LOGIC;
  signal \RX_ER_i_3__0_n_0\ : STD_LOGIC;
  signal \^s2\ : STD_LOGIC;
  signal \^soft_reset\ : STD_LOGIC;
  signal \^an_interrupt_ch1\ : STD_LOGIC;
  signal \^data_out\ : STD_LOGIC;
  signal p_2_out : STD_LOGIC;
  signal p_6_in : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_9_in : STD_LOGIC_VECTOR ( 5 to 5 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \CGBAD_i_1__0\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \CODE_GRP[6]_i_1__0\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \DELAY_ERROR_TXOUTCLK.DELAY_RXDISPERR_i_1__0\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \RX_DV_i_2__0\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \STATUS_VECTOR_0_PRE_i_1__0\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXNOTINTABLE_INT_i_1__0\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.TXDATA[7]_i_1__0\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \XMIT_DATA_INT_i_1__1\ : label is "soft_lutpair119";
begin
  AN_ENABLE_INT <= \^an_enable_int\;
  \AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG_reg[0]_0\ <= \^an_np_tx_reg_with_an.an_np_tx_reg_reg[0]_0\;
  \AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG_reg[13]_0\ <= \^an_np_tx_reg_with_an.an_np_tx_reg_reg[13]_0\;
  \CONFIG_REG_WITH_AN.AN_ENABLE_REG_reg_0\ <= \^config_reg_with_an.an_enable_reg_reg_0\;
  \CONFIG_REG_WITH_AN.ISOLATE_REG_reg_0\ <= \^config_reg_with_an.isolate_reg_reg_0\;
  \CONFIG_REG_WITH_AN.POWERDOWN_REG_reg_0\ <= \^config_reg_with_an.powerdown_reg_reg_0\;
  LOOPBACK <= \^loopback\;
  RESTART_AN_REG <= \^restart_an_reg\;
  RUNDISP_EN <= \^rundisp_en\;
  RXDISPERR_MOD <= \^rxdisperr_mod\;
  S2 <= \^s2\;
  SOFT_RESET <= \^soft_reset\;
  an_interrupt_ch1 <= \^an_interrupt_ch1\;
\AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \^an_np_tx_reg_with_an.an_np_tx_reg_reg[0]_0\,
      Q => \^an_np_tx_reg_with_an.an_np_tx_reg_reg[0]_0\,
      S => \out\
    );
\AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG_reg[13]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \^an_np_tx_reg_with_an.an_np_tx_reg_reg[13]_0\,
      Q => \^an_np_tx_reg_with_an.an_np_tx_reg_reg[13]_0\,
      S => \out\
    );
\CGBAD_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF8"
    )
        port map (
      I0 => RXDISPERR_INT,
      I1 => \^rundisp_en\,
      I2 => RXNOTINTABLE_INT,
      I3 => CGBAD_reg,
      O => \^s2\
    );
CLEAR_PAGE_RECEIVED_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => MDC_RISING_OUT,
      D => CLEAR_PAGE_REC_COMB,
      Q => CLEAR_PAGE_RECEIVED,
      R => \out\
    );
CLEAR_STATUS_REG_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => MDC_RISING_OUT,
      D => CLEAR_STATUS_REG_COMB,
      Q => CLEAR_STATUS_REG,
      R => \out\
    );
\CODE_GRP[6]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^config_reg_with_an.isolate_reg_reg_0\,
      I1 => XMIT_CONFIG_INT_0,
      O => \CONFIG_REG_WITH_AN.ISOLATE_REG_reg_1\
    );
\CONFIG_REG_WITH_AN.AN_ENABLE_REG_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => LOOPBACK_REG,
      D => DATA_OUT(12),
      Q => \^an_enable_int\,
      S => \out\
    );
\CONFIG_REG_WITH_AN.DUPLEX_MODE_REG_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \MDIO_IF_ENABLE.MDIO_INTERFACE_1_n_10\,
      Q => \CONFIG_REG_WITH_AN.DUPLEX_MODE_REG_reg_n_0\,
      R => '0'
    );
\CONFIG_REG_WITH_AN.ISOLATE_REG_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => userclk,
      CE => LOOPBACK_REG,
      D => DATA_OUT(10),
      Q => \^config_reg_with_an.isolate_reg_reg_0\,
      S => \out\
    );
\CONFIG_REG_WITH_AN.LOOPBACK_REG_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => LOOPBACK_REG,
      D => DATA_OUT(14),
      Q => \^loopback\,
      R => \out\
    );
\CONFIG_REG_WITH_AN.POWERDOWN_REG_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \MDIO_IF_ENABLE.MDIO_INTERFACE_1_n_9\,
      Q => \^config_reg_with_an.powerdown_reg_reg_0\,
      R => \out\
    );
\CONFIG_REG_WITH_AN.RESET_REG_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \MDIO_IF_ENABLE.MDIO_INTERFACE_1_n_11\,
      Q => \^soft_reset\,
      R => \out\
    );
\CONFIG_REG_WITH_AN.RESTART_AN_REG_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => MDC_RISING_OUT,
      D => p_2_out,
      Q => \^restart_an_reg\,
      R => \out\
    );
\CONFIG_REG_WITH_AN.UNIDIRECTIONAL_ENABLE_REG_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => LOOPBACK_REG,
      D => DATA_OUT(5),
      Q => p_9_in(5),
      R => \out\
    );
\DELAY_ERROR_TXOUTCLK.DELAY_RXDISPERR_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^rundisp_en\,
      I1 => RXDISPERR_INT,
      O => \^rxdisperr_mod\
    );
\FALSE_CARRIER_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080808088808080"
    )
        port map (
      I0 => RX_IDLE,
      I1 => RXSYNC_STATUS,
      I2 => XMIT_DATA_INT,
      I3 => p_9_in(5),
      I4 => \CONFIG_REG_WITH_AN.DUPLEX_MODE_REG_reg_n_0\,
      I5 => \^an_enable_int\,
      O => I_REG_reg
    );
\FALSE_NIT_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => RXNOTINTABLE_INT,
      I1 => \FALSE_NIT_i_2__0_n_0\,
      O => FALSE_NIT0
    );
\FALSE_NIT_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C33E3EEBFFFEFEEB"
    )
        port map (
      I0 => FALSE_NIT_reg_0,
      I1 => FALSE_NIT_reg(4),
      I2 => \^rxdisperr_mod\,
      I3 => FALSE_NIT_reg(0),
      I4 => FALSE_NIT_reg(1),
      I5 => FALSE_NIT_reg_1,
      O => \FALSE_NIT_i_2__0_n_0\
    );
\FSM_onehot_STATE[12]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEAFFFFFFC0"
    )
        port map (
      I0 => \FSM_onehot_STATE_reg[2]\,
      I1 => RXDISPERR_INT,
      I2 => \^rundisp_en\,
      I3 => RXNOTINTABLE_INT,
      I4 => CGBAD_reg,
      I5 => RXEVEN0_out,
      O => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISCOMMA_INT_reg\
    );
\GEN_INTERRUPT_LOGIC.AN_COMPLETE_REG1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => MDC_RISING_OUT,
      D => MR_AN_COMPLETE,
      Q => AN_COMPLETE_REG1,
      R => \out\
    );
\GEN_INTERRUPT_LOGIC.AN_INTERRUPT_ENABLE_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \MDIO_IF_ENABLE.MDIO_INTERFACE_1_n_17\,
      Q => p_6_in(0),
      S => \out\
    );
\GEN_INTERRUPT_LOGIC.AN_INTERRUPT_INT_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \MDIO_IF_ENABLE.MDIO_INTERFACE_1_n_18\,
      Q => \^an_interrupt_ch1\,
      R => \out\
    );
MDC_REG3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \^data_out\,
      Q => MDC_REG3,
      R => \out\
    );
MDC_RISING_REG1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => MDC_RISING_REG10,
      Q => MDC_RISING_REG1,
      R => \out\
    );
\MDIO_IF_ENABLE.MDIO_INTERFACE_1\: entity work.quadsgmii_0_TEST_MDIO_INTERFACE_173
     port map (
      AN_COMPLETE_REG1 => AN_COMPLETE_REG1,
      CLEAR_PAGE_REC_COMB => CLEAR_PAGE_REC_COMB,
      CLEAR_STATUS_REG_COMB => CLEAR_STATUS_REG_COMB,
      \CONFIG_REG_WITH_AN.DUPLEX_MODE_REG_reg\ => \CONFIG_REG_WITH_AN.DUPLEX_MODE_REG_reg_n_0\,
      \CONFIG_REG_WITH_AN.POWERDOWN_REG_reg\ => \^config_reg_with_an.powerdown_reg_reg_0\,
      \CONFIG_REG_WITH_AN.RESET_REG_reg\ => \^soft_reset\,
      LOOPBACK_REG => LOOPBACK_REG,
      MDC_RISING_OUT => MDC_RISING_OUT,
      MDC_RISING_REG1 => MDC_RISING_REG1,
      MDC_RISING_REG3_reg_0 => \MDIO_IF_ENABLE.MDIO_INTERFACE_1_n_9\,
      MDC_RISING_REG3_reg_1 => \MDIO_IF_ENABLE.MDIO_INTERFACE_1_n_10\,
      MDC_RISING_REG3_reg_2 => \MDIO_IF_ENABLE.MDIO_INTERFACE_1_n_11\,
      \MDIO_IN__0\ => \MDIO_IN__0\,
      MR_AN_COMPLETE => MR_AN_COMPLETE,
      MR_LINK_STATUS => MR_LINK_STATUS,
      MR_PAGE_RX_SET => MR_PAGE_RX_SET,
      Q(5) => DATA_OUT(14),
      Q(4) => DATA_OUT(12),
      Q(3) => DATA_OUT(10),
      Q(2) => DATA_OUT(5),
      Q(1 downto 0) => DATA_OUT(1 downto 0),
      RESTART_AN_REG => \^restart_an_reg\,
      RUNDISP_EN_REG => RUNDISP_EN_REG,
      \SHIFT_REG_reg[0]_0\ => \MDIO_IF_ENABLE.MDIO_INTERFACE_1_n_17\,
      \SHIFT_REG_reg[0]_1\ => \^rundisp_en\,
      \SHIFT_REG_reg[10]_0\ => \^config_reg_with_an.isolate_reg_reg_0\,
      \SHIFT_REG_reg[12]_0\ => \^an_enable_int\,
      \SHIFT_REG_reg[14]_0\ => \^loopback\,
      \SHIFT_REG_reg[15]_0\(3 downto 0) => \SHIFT_REG_reg[15]\(3 downto 0),
      \SHIFT_REG_reg[1]_0\ => \MDIO_IF_ENABLE.MDIO_INTERFACE_1_n_18\,
      \SHIFT_REG_reg[1]_1\ => \QSGMII_SPEC.GT_CHANNEL_VALID_REG_reg_n_0\,
      TOGGLE_RX => TOGGLE_RX,
      an_interrupt_ch1 => \^an_interrupt_ch1\,
      mdio_out_ch1 => mdio_out_ch1,
      mdio_tri_ch1 => mdio_tri_ch1,
      \out\ => \out\,
      p_2_out => p_2_out,
      p_6_in(0) => p_6_in(0),
      p_9_in(0) => p_9_in(5),
      phyad_ch1(4 downto 0) => phyad_ch1(4 downto 0),
      reset_done => reset_done,
      status_vector_ch1(0) => status_vector_ch1(0),
      userclk => userclk
    );
MDIO_IN_REG3_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => MDIO_IN_REG2,
      Q => MDIO_IN_REG3,
      S => \out\
    );
MDIO_IN_REG4_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => MDIO_IN_REG3,
      Q => \MDIO_IN__0\,
      S => \out\
    );
\MGT_RESET.RESET_INT_PIPE_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => \^soft_reset\,
      I1 => dcm_locked,
      I2 => reset_out,
      O => p_3_out
    );
\QSGMII_SPEC.GT_CHANNEL_VALID_REG_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => userclk,
      CE => RUNDISP_EN_REG,
      D => DATA_OUT(1),
      Q => \QSGMII_SPEC.GT_CHANNEL_VALID_REG_reg_n_0\,
      S => \out\
    );
\QSGMII_SPEC.RUNDISP_EN_REG_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RUNDISP_EN_REG,
      D => DATA_OUT(0),
      Q => \^rundisp_en\,
      R => \out\
    );
\RX_DV_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \^config_reg_with_an.an_enable_reg_reg_0\,
      I1 => SOP_REG3,
      I2 => \^config_reg_with_an.isolate_reg_reg_0\,
      I3 => \^config_reg_with_an.powerdown_reg_reg_0\,
      O => RX_DV0
    );
\RX_ER_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000F7"
    )
        port map (
      I0 => RX_ER_reg,
      I1 => RXSYNC_STATUS,
      I2 => RX_DATA_ERROR,
      I3 => \^config_reg_with_an.isolate_reg_reg_0\,
      I4 => \^config_reg_with_an.powerdown_reg_reg_0\,
      I5 => \RX_ER_i_3__0_n_0\,
      O => RX_ER0
    );
\RX_ER_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00BF00BF00BFFFFF"
    )
        port map (
      I0 => \^an_enable_int\,
      I1 => \CONFIG_REG_WITH_AN.DUPLEX_MODE_REG_reg_n_0\,
      I2 => p_9_in(5),
      I3 => XMIT_DATA_INT,
      I4 => RECEIVE,
      I5 => RXSYNC_STATUS,
      O => \RX_ER_i_3__0_n_0\
    );
\RX_RUDI_INVALID_REG_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAABBBBABBB"
    )
        port map (
      I0 => RX_INVALID,
      I1 => XMIT_DATA_INT,
      I2 => p_9_in(5),
      I3 => \CONFIG_REG_WITH_AN.DUPLEX_MODE_REG_reg_n_0\,
      I4 => \^an_enable_int\,
      I5 => RXSYNC_STATUS,
      O => RX_RUDI_INVALID
    );
\STATUS_VECTOR_0_PRE_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF400000"
    )
        port map (
      I0 => \^an_enable_int\,
      I1 => \CONFIG_REG_WITH_AN.DUPLEX_MODE_REG_reg_n_0\,
      I2 => p_9_in(5),
      I3 => XMIT_DATA_INT,
      I4 => RXSYNC_STATUS,
      O => \^config_reg_with_an.an_enable_reg_reg_0\
    );
SYNC_MDC: entity work.quadsgmii_0_TEST_sync_block_174
     port map (
      MDC_REG3 => MDC_REG3,
      MDC_RISING_REG10 => MDC_RISING_REG10,
      data_out => \^data_out\,
      mdc_ch1 => mdc_ch1,
      userclk => userclk
    );
SYNC_MDIO_IN: entity work.quadsgmii_0_TEST_sync_block_175
     port map (
      data_out => MDIO_IN_REG2,
      mdio_in_ch1 => mdio_in_ch1,
      userclk => userclk
    );
\S_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => S_reg,
      I1 => FALSE_NIT_reg(1),
      I2 => FALSE_NIT_reg(0),
      I3 => FALSE_NIT_reg(2),
      I4 => FALSE_NIT_reg(3),
      I5 => \^s2\,
      O => S0
    );
\USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXNOTINTABLE_INT_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^loopback\,
      I1 => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCLKCORCNT_INT_reg[2]\,
      O => SR(0)
    );
\USE_ROCKET_IO.TXDATA[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \USE_ROCKET_IO.TXDATA_reg[7]\,
      I1 => \^loopback\,
      I2 => Q(0),
      O => \USE_ROCKET_IO.MGT_TX_RESET_INT_reg\
    );
\XMIT_CONFIG_INT_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA2A"
    )
        port map (
      I0 => XMIT_CONFIG_INT,
      I1 => p_9_in(5),
      I2 => \CONFIG_REG_WITH_AN.DUPLEX_MODE_REG_reg_n_0\,
      I3 => \^an_enable_int\,
      O => XMIT_CONFIG
    );
\XMIT_DATA_INT_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAEA"
    )
        port map (
      I0 => XMIT_DATA_INT,
      I1 => p_9_in(5),
      I2 => \CONFIG_REG_WITH_AN.DUPLEX_MODE_REG_reg_n_0\,
      I3 => \^an_enable_int\,
      O => XMIT_DATA
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity quadsgmii_0_TEST_MANAGEMENT_177 is
  port (
    \CONFIG_REG_WITH_AN.ISOLATE_REG_reg_0\ : out STD_LOGIC;
    AN_ENABLE_INT : out STD_LOGIC;
    LOOPBACK : out STD_LOGIC;
    SOFT_RESET : out STD_LOGIC;
    RUNDISP_EN : out STD_LOGIC;
    mdio_out_ch0 : out STD_LOGIC;
    mdio_tri_ch0 : out STD_LOGIC;
    CLEAR_PAGE_RECEIVED : out STD_LOGIC;
    CLEAR_STATUS_REG : out STD_LOGIC;
    RESTART_AN_REG : out STD_LOGIC;
    \CONFIG_REG_WITH_AN.POWERDOWN_REG_reg_0\ : out STD_LOGIC;
    an_interrupt_ch0 : out STD_LOGIC;
    \CONFIG_REG_WITH_AN.AN_ENABLE_REG_reg_0\ : out STD_LOGIC;
    \USE_ROCKET_IO.MGT_TX_RESET_INT_reg\ : out STD_LOGIC;
    \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISCOMMA_INT_reg\ : out STD_LOGIC;
    S0 : out STD_LOGIC;
    S2 : out STD_LOGIC;
    FALSE_NIT0 : out STD_LOGIC;
    RXDISPERR_MOD : out STD_LOGIC;
    I_REG_reg : out STD_LOGIC;
    RX_DV0 : out STD_LOGIC;
    RX_RUDI_INVALID : out STD_LOGIC;
    RX_ER0 : out STD_LOGIC;
    XMIT_DATA : out STD_LOGIC;
    XMIT_CONFIG : out STD_LOGIC;
    RXCLKCORCNT_INT : out STD_LOGIC;
    p_3_out : out STD_LOGIC;
    \CONFIG_REG_WITH_AN.ISOLATE_REG_reg_1\ : out STD_LOGIC;
    \AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG_reg[13]_0\ : out STD_LOGIC;
    \AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG_reg[0]_0\ : out STD_LOGIC;
    \out\ : in STD_LOGIC;
    userclk : in STD_LOGIC;
    MR_AN_COMPLETE : in STD_LOGIC;
    XMIT_DATA_INT : in STD_LOGIC;
    RXSYNC_STATUS : in STD_LOGIC;
    \SHIFT_REG_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \USE_ROCKET_IO.TXDATA_reg[7]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    status_vector_ch0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_STATE_reg[2]\ : in STD_LOGIC;
    RXDISPERR_INT : in STD_LOGIC;
    RXNOTINTABLE_INT : in STD_LOGIC;
    CGBAD_reg : in STD_LOGIC;
    RXEVEN0_out : in STD_LOGIC;
    S_reg : in STD_LOGIC;
    FALSE_NIT_reg : in STD_LOGIC_VECTOR ( 4 downto 0 );
    FALSE_NIT_reg_0 : in STD_LOGIC;
    FALSE_NIT_reg_1 : in STD_LOGIC;
    RX_IDLE : in STD_LOGIC;
    SOP_REG3 : in STD_LOGIC;
    RX_INVALID : in STD_LOGIC;
    RX_ER_reg : in STD_LOGIC;
    RX_DATA_ERROR : in STD_LOGIC;
    RECEIVE : in STD_LOGIC;
    XMIT_CONFIG_INT : in STD_LOGIC;
    \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXNOTINTABLE_INT_reg\ : in STD_LOGIC;
    phyad_ch0 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    MR_PAGE_RX_SET : in STD_LOGIC;
    TOGGLE_RX : in STD_LOGIC;
    dcm_locked : in STD_LOGIC;
    reset_out : in STD_LOGIC;
    XMIT_CONFIG_INT_0 : in STD_LOGIC;
    MR_LINK_STATUS : in STD_LOGIC;
    reset_done : in STD_LOGIC;
    mdc_ch0 : in STD_LOGIC;
    mdio_in_ch0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmii_0_TEST_MANAGEMENT_177 : entity is "MANAGEMENT";
end quadsgmii_0_TEST_MANAGEMENT_177;

architecture STRUCTURE of quadsgmii_0_TEST_MANAGEMENT_177 is
  signal AN_COMPLETE_REG1 : STD_LOGIC;
  signal \^an_enable_int\ : STD_LOGIC;
  signal \^an_np_tx_reg_with_an.an_np_tx_reg_reg[0]_0\ : STD_LOGIC;
  signal \^an_np_tx_reg_with_an.an_np_tx_reg_reg[13]_0\ : STD_LOGIC;
  signal CLEAR_PAGE_REC_COMB : STD_LOGIC;
  signal CLEAR_STATUS_REG_COMB : STD_LOGIC;
  signal \^config_reg_with_an.an_enable_reg_reg_0\ : STD_LOGIC;
  signal \CONFIG_REG_WITH_AN.DUPLEX_MODE_REG_reg_n_0\ : STD_LOGIC;
  signal \^config_reg_with_an.isolate_reg_reg_0\ : STD_LOGIC;
  signal \^config_reg_with_an.powerdown_reg_reg_0\ : STD_LOGIC;
  signal DATA_OUT : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal FALSE_NIT_i_2_n_0 : STD_LOGIC;
  signal \^loopback\ : STD_LOGIC;
  signal LOOPBACK_REG : STD_LOGIC;
  signal MDC_REG3 : STD_LOGIC;
  signal MDC_RISING_OUT : STD_LOGIC;
  signal MDC_RISING_REG1 : STD_LOGIC;
  signal MDC_RISING_REG10 : STD_LOGIC;
  signal \MDIO_IF_ENABLE.MDIO_INTERFACE_1_n_10\ : STD_LOGIC;
  signal \MDIO_IF_ENABLE.MDIO_INTERFACE_1_n_11\ : STD_LOGIC;
  signal \MDIO_IF_ENABLE.MDIO_INTERFACE_1_n_12\ : STD_LOGIC;
  signal \MDIO_IF_ENABLE.MDIO_INTERFACE_1_n_13\ : STD_LOGIC;
  signal \MDIO_IF_ENABLE.MDIO_INTERFACE_1_n_9\ : STD_LOGIC;
  signal MDIO_IN_REG2 : STD_LOGIC;
  signal MDIO_IN_REG3 : STD_LOGIC;
  signal \MDIO_IN__0\ : STD_LOGIC;
  signal \QSGMII_SPEC.GT_CHANNEL_VALID_REG_reg_n_0\ : STD_LOGIC;
  signal \^restart_an_reg\ : STD_LOGIC;
  signal \^rundisp_en\ : STD_LOGIC;
  signal RUNDISP_EN_REG : STD_LOGIC;
  signal \^rxdisperr_mod\ : STD_LOGIC;
  signal RX_ER_i_3_n_0 : STD_LOGIC;
  signal \^s2\ : STD_LOGIC;
  signal \^soft_reset\ : STD_LOGIC;
  signal \^an_interrupt_ch0\ : STD_LOGIC;
  signal \^data_out\ : STD_LOGIC;
  signal p_2_out : STD_LOGIC;
  signal p_6_in : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_9_in : STD_LOGIC_VECTOR ( 5 to 5 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of CGBAD_i_1 : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \CODE_GRP[6]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \DELAY_ERROR_TXOUTCLK.DELAY_RXDISPERR_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of RX_DV_i_2 : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of STATUS_VECTOR_0_PRE_i_2 : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXNOTINTABLE_INT_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.TXDATA[7]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of XMIT_DATA_INT_i_1 : label is "soft_lutpair38";
begin
  AN_ENABLE_INT <= \^an_enable_int\;
  \AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG_reg[0]_0\ <= \^an_np_tx_reg_with_an.an_np_tx_reg_reg[0]_0\;
  \AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG_reg[13]_0\ <= \^an_np_tx_reg_with_an.an_np_tx_reg_reg[13]_0\;
  \CONFIG_REG_WITH_AN.AN_ENABLE_REG_reg_0\ <= \^config_reg_with_an.an_enable_reg_reg_0\;
  \CONFIG_REG_WITH_AN.ISOLATE_REG_reg_0\ <= \^config_reg_with_an.isolate_reg_reg_0\;
  \CONFIG_REG_WITH_AN.POWERDOWN_REG_reg_0\ <= \^config_reg_with_an.powerdown_reg_reg_0\;
  LOOPBACK <= \^loopback\;
  RESTART_AN_REG <= \^restart_an_reg\;
  RUNDISP_EN <= \^rundisp_en\;
  RXDISPERR_MOD <= \^rxdisperr_mod\;
  S2 <= \^s2\;
  SOFT_RESET <= \^soft_reset\;
  an_interrupt_ch0 <= \^an_interrupt_ch0\;
\AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \^an_np_tx_reg_with_an.an_np_tx_reg_reg[0]_0\,
      Q => \^an_np_tx_reg_with_an.an_np_tx_reg_reg[0]_0\,
      S => \out\
    );
\AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG_reg[13]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \^an_np_tx_reg_with_an.an_np_tx_reg_reg[13]_0\,
      Q => \^an_np_tx_reg_with_an.an_np_tx_reg_reg[13]_0\,
      S => \out\
    );
CGBAD_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF8"
    )
        port map (
      I0 => RXDISPERR_INT,
      I1 => \^rundisp_en\,
      I2 => RXNOTINTABLE_INT,
      I3 => CGBAD_reg,
      O => \^s2\
    );
CLEAR_PAGE_RECEIVED_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => MDC_RISING_OUT,
      D => CLEAR_PAGE_REC_COMB,
      Q => CLEAR_PAGE_RECEIVED,
      R => \out\
    );
CLEAR_STATUS_REG_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => MDC_RISING_OUT,
      D => CLEAR_STATUS_REG_COMB,
      Q => CLEAR_STATUS_REG,
      R => \out\
    );
\CODE_GRP[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^config_reg_with_an.isolate_reg_reg_0\,
      I1 => XMIT_CONFIG_INT_0,
      O => \CONFIG_REG_WITH_AN.ISOLATE_REG_reg_1\
    );
\CONFIG_REG_WITH_AN.AN_ENABLE_REG_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => LOOPBACK_REG,
      D => DATA_OUT(12),
      Q => \^an_enable_int\,
      S => \out\
    );
\CONFIG_REG_WITH_AN.DUPLEX_MODE_REG_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \MDIO_IF_ENABLE.MDIO_INTERFACE_1_n_10\,
      Q => \CONFIG_REG_WITH_AN.DUPLEX_MODE_REG_reg_n_0\,
      R => '0'
    );
\CONFIG_REG_WITH_AN.ISOLATE_REG_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => userclk,
      CE => LOOPBACK_REG,
      D => DATA_OUT(10),
      Q => \^config_reg_with_an.isolate_reg_reg_0\,
      S => \out\
    );
\CONFIG_REG_WITH_AN.LOOPBACK_REG_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => LOOPBACK_REG,
      D => DATA_OUT(14),
      Q => \^loopback\,
      R => \out\
    );
\CONFIG_REG_WITH_AN.POWERDOWN_REG_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \MDIO_IF_ENABLE.MDIO_INTERFACE_1_n_9\,
      Q => \^config_reg_with_an.powerdown_reg_reg_0\,
      R => \out\
    );
\CONFIG_REG_WITH_AN.RESET_REG_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \MDIO_IF_ENABLE.MDIO_INTERFACE_1_n_11\,
      Q => \^soft_reset\,
      R => \out\
    );
\CONFIG_REG_WITH_AN.RESTART_AN_REG_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => MDC_RISING_OUT,
      D => p_2_out,
      Q => \^restart_an_reg\,
      R => \out\
    );
\CONFIG_REG_WITH_AN.UNIDIRECTIONAL_ENABLE_REG_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => LOOPBACK_REG,
      D => DATA_OUT(5),
      Q => p_9_in(5),
      R => \out\
    );
\DELAY_ERROR_TXOUTCLK.DELAY_RXDISPERR_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^rundisp_en\,
      I1 => RXDISPERR_INT,
      O => \^rxdisperr_mod\
    );
FALSE_CARRIER_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080808088808080"
    )
        port map (
      I0 => RX_IDLE,
      I1 => RXSYNC_STATUS,
      I2 => XMIT_DATA_INT,
      I3 => p_9_in(5),
      I4 => \CONFIG_REG_WITH_AN.DUPLEX_MODE_REG_reg_n_0\,
      I5 => \^an_enable_int\,
      O => I_REG_reg
    );
FALSE_NIT_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => RXNOTINTABLE_INT,
      I1 => FALSE_NIT_i_2_n_0,
      O => FALSE_NIT0
    );
FALSE_NIT_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C33E3EEBFFFEFEEB"
    )
        port map (
      I0 => FALSE_NIT_reg_0,
      I1 => FALSE_NIT_reg(4),
      I2 => \^rxdisperr_mod\,
      I3 => FALSE_NIT_reg(0),
      I4 => FALSE_NIT_reg(1),
      I5 => FALSE_NIT_reg_1,
      O => FALSE_NIT_i_2_n_0
    );
\FSM_onehot_STATE[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEAFFFFFFC0"
    )
        port map (
      I0 => \FSM_onehot_STATE_reg[2]\,
      I1 => RXDISPERR_INT,
      I2 => \^rundisp_en\,
      I3 => RXNOTINTABLE_INT,
      I4 => CGBAD_reg,
      I5 => RXEVEN0_out,
      O => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISCOMMA_INT_reg\
    );
\GEN_INTERRUPT_LOGIC.AN_COMPLETE_REG1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => MDC_RISING_OUT,
      D => MR_AN_COMPLETE,
      Q => AN_COMPLETE_REG1,
      R => \out\
    );
\GEN_INTERRUPT_LOGIC.AN_INTERRUPT_ENABLE_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \MDIO_IF_ENABLE.MDIO_INTERFACE_1_n_12\,
      Q => p_6_in(0),
      S => \out\
    );
\GEN_INTERRUPT_LOGIC.AN_INTERRUPT_INT_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \MDIO_IF_ENABLE.MDIO_INTERFACE_1_n_13\,
      Q => \^an_interrupt_ch0\,
      R => \out\
    );
MDC_REG3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \^data_out\,
      Q => MDC_REG3,
      R => \out\
    );
MDC_RISING_REG1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => MDC_RISING_REG10,
      Q => MDC_RISING_REG1,
      R => \out\
    );
\MDIO_IF_ENABLE.MDIO_INTERFACE_1\: entity work.quadsgmii_0_TEST_MDIO_INTERFACE_185
     port map (
      AN_COMPLETE_REG1 => AN_COMPLETE_REG1,
      CLEAR_PAGE_REC_COMB => CLEAR_PAGE_REC_COMB,
      CLEAR_STATUS_REG_COMB => CLEAR_STATUS_REG_COMB,
      \CONFIG_REG_WITH_AN.DUPLEX_MODE_REG_reg\ => \CONFIG_REG_WITH_AN.DUPLEX_MODE_REG_reg_n_0\,
      \CONFIG_REG_WITH_AN.POWERDOWN_REG_reg\ => \^config_reg_with_an.powerdown_reg_reg_0\,
      \CONFIG_REG_WITH_AN.RESET_REG_reg\ => \^soft_reset\,
      LOOPBACK_REG => LOOPBACK_REG,
      MDC_RISING_OUT => MDC_RISING_OUT,
      MDC_RISING_REG1 => MDC_RISING_REG1,
      MDC_RISING_REG3_reg_0 => \MDIO_IF_ENABLE.MDIO_INTERFACE_1_n_9\,
      MDC_RISING_REG3_reg_1 => \MDIO_IF_ENABLE.MDIO_INTERFACE_1_n_10\,
      MDC_RISING_REG3_reg_2 => \MDIO_IF_ENABLE.MDIO_INTERFACE_1_n_11\,
      \MDIO_IN__0\ => \MDIO_IN__0\,
      MR_AN_COMPLETE => MR_AN_COMPLETE,
      MR_LINK_STATUS => MR_LINK_STATUS,
      MR_PAGE_RX_SET => MR_PAGE_RX_SET,
      Q(5) => DATA_OUT(14),
      Q(4) => DATA_OUT(12),
      Q(3) => DATA_OUT(10),
      Q(2) => DATA_OUT(5),
      Q(1 downto 0) => DATA_OUT(1 downto 0),
      RESTART_AN_REG => \^restart_an_reg\,
      RUNDISP_EN_REG => RUNDISP_EN_REG,
      \SHIFT_REG_reg[0]_0\ => \MDIO_IF_ENABLE.MDIO_INTERFACE_1_n_12\,
      \SHIFT_REG_reg[0]_1\ => \^rundisp_en\,
      \SHIFT_REG_reg[10]_0\ => \^config_reg_with_an.isolate_reg_reg_0\,
      \SHIFT_REG_reg[12]_0\ => \^an_enable_int\,
      \SHIFT_REG_reg[14]_0\ => \^loopback\,
      \SHIFT_REG_reg[15]_0\(3 downto 0) => \SHIFT_REG_reg[15]\(3 downto 0),
      \SHIFT_REG_reg[1]_0\ => \MDIO_IF_ENABLE.MDIO_INTERFACE_1_n_13\,
      \SHIFT_REG_reg[1]_1\ => \QSGMII_SPEC.GT_CHANNEL_VALID_REG_reg_n_0\,
      TOGGLE_RX => TOGGLE_RX,
      an_interrupt_ch0 => \^an_interrupt_ch0\,
      mdio_out_ch0 => mdio_out_ch0,
      mdio_tri_ch0 => mdio_tri_ch0,
      \out\ => \out\,
      p_2_out => p_2_out,
      p_6_in(0) => p_6_in(0),
      p_9_in(0) => p_9_in(5),
      phyad_ch0(4 downto 0) => phyad_ch0(4 downto 0),
      reset_done => reset_done,
      status_vector_ch0(0) => status_vector_ch0(0),
      userclk => userclk
    );
MDIO_IN_REG3_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => MDIO_IN_REG2,
      Q => MDIO_IN_REG3,
      S => \out\
    );
MDIO_IN_REG4_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => MDIO_IN_REG3,
      Q => \MDIO_IN__0\,
      S => \out\
    );
\MGT_RESET.RESET_INT_PIPE_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => \^soft_reset\,
      I1 => dcm_locked,
      I2 => reset_out,
      O => p_3_out
    );
\QSGMII_SPEC.GT_CHANNEL_VALID_REG_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => userclk,
      CE => RUNDISP_EN_REG,
      D => DATA_OUT(1),
      Q => \QSGMII_SPEC.GT_CHANNEL_VALID_REG_reg_n_0\,
      S => \out\
    );
\QSGMII_SPEC.RUNDISP_EN_REG_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => RUNDISP_EN_REG,
      D => DATA_OUT(0),
      Q => \^rundisp_en\,
      R => \out\
    );
RX_DV_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \^config_reg_with_an.an_enable_reg_reg_0\,
      I1 => SOP_REG3,
      I2 => \^config_reg_with_an.isolate_reg_reg_0\,
      I3 => \^config_reg_with_an.powerdown_reg_reg_0\,
      O => RX_DV0
    );
RX_ER_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000F7"
    )
        port map (
      I0 => RX_ER_reg,
      I1 => RXSYNC_STATUS,
      I2 => RX_DATA_ERROR,
      I3 => \^config_reg_with_an.isolate_reg_reg_0\,
      I4 => \^config_reg_with_an.powerdown_reg_reg_0\,
      I5 => RX_ER_i_3_n_0,
      O => RX_ER0
    );
RX_ER_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00BF00BF00BFFFFF"
    )
        port map (
      I0 => \^an_enable_int\,
      I1 => \CONFIG_REG_WITH_AN.DUPLEX_MODE_REG_reg_n_0\,
      I2 => p_9_in(5),
      I3 => XMIT_DATA_INT,
      I4 => RECEIVE,
      I5 => RXSYNC_STATUS,
      O => RX_ER_i_3_n_0
    );
RX_RUDI_INVALID_REG_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAABBBBABBB"
    )
        port map (
      I0 => RX_INVALID,
      I1 => XMIT_DATA_INT,
      I2 => p_9_in(5),
      I3 => \CONFIG_REG_WITH_AN.DUPLEX_MODE_REG_reg_n_0\,
      I4 => \^an_enable_int\,
      I5 => RXSYNC_STATUS,
      O => RX_RUDI_INVALID
    );
STATUS_VECTOR_0_PRE_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF400000"
    )
        port map (
      I0 => \^an_enable_int\,
      I1 => \CONFIG_REG_WITH_AN.DUPLEX_MODE_REG_reg_n_0\,
      I2 => p_9_in(5),
      I3 => XMIT_DATA_INT,
      I4 => RXSYNC_STATUS,
      O => \^config_reg_with_an.an_enable_reg_reg_0\
    );
SYNC_MDC: entity work.quadsgmii_0_TEST_sync_block_186
     port map (
      MDC_REG3 => MDC_REG3,
      MDC_RISING_REG10 => MDC_RISING_REG10,
      data_out => \^data_out\,
      mdc_ch0 => mdc_ch0,
      userclk => userclk
    );
SYNC_MDIO_IN: entity work.quadsgmii_0_TEST_sync_block_187
     port map (
      data_out => MDIO_IN_REG2,
      mdio_in_ch0 => mdio_in_ch0,
      userclk => userclk
    );
S_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => S_reg,
      I1 => FALSE_NIT_reg(1),
      I2 => FALSE_NIT_reg(0),
      I3 => FALSE_NIT_reg(2),
      I4 => FALSE_NIT_reg(3),
      I5 => \^s2\,
      O => S0
    );
\USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXNOTINTABLE_INT_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^loopback\,
      I1 => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXNOTINTABLE_INT_reg\,
      O => RXCLKCORCNT_INT
    );
\USE_ROCKET_IO.TXDATA[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \USE_ROCKET_IO.TXDATA_reg[7]\,
      I1 => \^loopback\,
      I2 => Q(0),
      O => \USE_ROCKET_IO.MGT_TX_RESET_INT_reg\
    );
XMIT_CONFIG_INT_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA2A"
    )
        port map (
      I0 => XMIT_CONFIG_INT,
      I1 => p_9_in(5),
      I2 => \CONFIG_REG_WITH_AN.DUPLEX_MODE_REG_reg_n_0\,
      I3 => \^an_enable_int\,
      O => XMIT_CONFIG
    );
XMIT_DATA_INT_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAEA"
    )
        port map (
      I0 => XMIT_DATA_INT,
      I1 => p_9_in(5),
      I2 => \CONFIG_REG_WITH_AN.DUPLEX_MODE_REG_reg_n_0\,
      I3 => \^an_enable_int\,
      O => XMIT_DATA
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity quadsgmii_0_TEST_QSGMII_RX_ELASTIC_BUFFER is
  port (
    RXCHARISCOMMA_USR : out STD_LOGIC;
    RXCHARISK_USR : out STD_LOGIC;
    RXDISPERR_USR : out STD_LOGIC;
    RXNOTINTABLE_USR : out STD_LOGIC;
    \RXCLKCORCNT_reg[2]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    RXBUFERR : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    userclk : in STD_LOGIC;
    rxrecclk : in STD_LOGIC;
    RESET_IN : in STD_LOGIC;
    RESET_OUT : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmii_0_TEST_QSGMII_RX_ELASTIC_BUFFER : entity is "QSGMII_RX_ELASTIC_BUFFER";
end quadsgmii_0_TEST_QSGMII_RX_ELASTIC_BUFFER;

architecture STRUCTURE of quadsgmii_0_TEST_QSGMII_RX_ELASTIC_BUFFER is
  signal BIN_TO_GRAY : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal D5P6_WR_REG : STD_LOGIC;
  signal D5P6_WR_REG_i_2_n_0 : STD_LOGIC;
  signal DATA_IN : STD_LOGIC;
  signal DATA_OUT : STD_LOGIC;
  signal EVEN : STD_LOGIC;
  signal EVEN_i_1_n_0 : STD_LOGIC;
  signal \GEN_FIFO[0].RD_DATA_reg_n_0_[0]\ : STD_LOGIC;
  signal \GEN_FIFO[10].RD_DATA_reg_n_0_[10]\ : STD_LOGIC;
  signal \GEN_FIFO[11].RD_DATA_reg_n_0_[11]\ : STD_LOGIC;
  signal \GEN_FIFO[12].RD_DATA_reg_n_0_[12]\ : STD_LOGIC;
  signal \GEN_FIFO[13].RD_DATA_reg_n_0_[13]\ : STD_LOGIC;
  signal \GEN_FIFO[1].RD_DATA_reg_n_0_[1]\ : STD_LOGIC;
  signal \GEN_FIFO[25].RD_DATA_reg_n_0_[25]\ : STD_LOGIC;
  signal \GEN_FIFO[26].RD_DATA_reg_n_0_[26]\ : STD_LOGIC;
  signal \GEN_FIFO[27].RD_DATA_reg_n_0_[27]\ : STD_LOGIC;
  signal \GEN_FIFO[28].RD_DATA_reg\ : STD_LOGIC;
  signal \GEN_FIFO[2].RD_DATA_reg_n_0_[2]\ : STD_LOGIC;
  signal \GEN_FIFO[3].RD_DATA_reg_n_0_[3]\ : STD_LOGIC;
  signal \GEN_FIFO[4].RD_DATA_reg_n_0_[4]\ : STD_LOGIC;
  signal \GEN_FIFO[5].RD_DATA_reg_n_0_[5]\ : STD_LOGIC;
  signal \GEN_FIFO[6].RD_DATA_reg_n_0_[6]\ : STD_LOGIC;
  signal \GEN_FIFO[7].RD_DATA_reg_n_0_[7]\ : STD_LOGIC;
  signal \GEN_FIFO[9].RD_DATA_reg_n_0_[9]\ : STD_LOGIC;
  signal GRAY_TO_BIN : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal I1_DETECTED_WR : STD_LOGIC;
  signal I1_DETECTED_WR_REG : STD_LOGIC;
  signal I1_DETECTED_WR_REG_i_2_n_0 : STD_LOGIC;
  signal INSERT_IDLE : STD_LOGIC;
  signal \INSERT_IDLE_i_1__3_n_0\ : STD_LOGIC;
  signal K28P5_WR_REG : STD_LOGIC;
  signal K28P5_WR_REG_i_2_n_0 : STD_LOGIC;
  signal RD_ADDR : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal RD_ADDR_GRAY : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \RD_ADDR_GRAY[0]_i_1_n_0\ : STD_LOGIC;
  signal \RD_ADDR_GRAY[1]_i_1_n_0\ : STD_LOGIC;
  signal \RD_ADDR_GRAY[2]_i_1_n_0\ : STD_LOGIC;
  signal \RD_ADDR_GRAY[3]_i_1_n_0\ : STD_LOGIC;
  signal \RD_ADDR_GRAY[4]_i_1_n_0\ : STD_LOGIC;
  signal \RD_ADDR_GRAY[5]_i_1_n_0\ : STD_LOGIC;
  signal RD_ADDR_PLUS1 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \RD_ADDR_PLUS2[6]_i_2_n_0\ : STD_LOGIC;
  signal \RD_ADDR_PLUS2_reg_n_0_[0]\ : STD_LOGIC;
  signal \RD_ADDR_PLUS2_reg_n_0_[2]\ : STD_LOGIC;
  signal \RD_ADDR_PLUS2_reg_n_0_[6]\ : STD_LOGIC;
  signal RD_DATA_RAM_0 : STD_LOGIC;
  signal RD_DATA_RAM_1 : STD_LOGIC;
  signal RD_DATA_RAM_10 : STD_LOGIC;
  signal RD_DATA_RAM_11 : STD_LOGIC;
  signal RD_DATA_RAM_12 : STD_LOGIC;
  signal RD_DATA_RAM_13 : STD_LOGIC;
  signal RD_DATA_RAM_16 : STD_LOGIC;
  signal RD_DATA_RAM_17 : STD_LOGIC;
  signal RD_DATA_RAM_18 : STD_LOGIC;
  signal RD_DATA_RAM_19 : STD_LOGIC;
  signal RD_DATA_RAM_2 : STD_LOGIC;
  signal RD_DATA_RAM_20 : STD_LOGIC;
  signal RD_DATA_RAM_21 : STD_LOGIC;
  signal RD_DATA_RAM_22 : STD_LOGIC;
  signal RD_DATA_RAM_23 : STD_LOGIC;
  signal RD_DATA_RAM_25 : STD_LOGIC;
  signal RD_DATA_RAM_26 : STD_LOGIC;
  signal RD_DATA_RAM_27 : STD_LOGIC;
  signal RD_DATA_RAM_28 : STD_LOGIC;
  signal RD_DATA_RAM_3 : STD_LOGIC;
  signal RD_DATA_RAM_4 : STD_LOGIC;
  signal RD_DATA_RAM_5 : STD_LOGIC;
  signal RD_DATA_RAM_6 : STD_LOGIC;
  signal RD_DATA_RAM_7 : STD_LOGIC;
  signal RD_DATA_RAM_9 : STD_LOGIC;
  signal RD_DATA_REG : STD_LOGIC_VECTOR ( 28 downto 0 );
  signal RD_ENABLE : STD_LOGIC;
  signal RD_ENABLE_i_10_n_0 : STD_LOGIC;
  signal RD_ENABLE_i_1_n_0 : STD_LOGIC;
  signal RD_ENABLE_i_2_n_0 : STD_LOGIC;
  signal RD_ENABLE_i_3_n_0 : STD_LOGIC;
  signal RD_ENABLE_i_4_n_0 : STD_LOGIC;
  signal RD_ENABLE_i_5_n_0 : STD_LOGIC;
  signal RD_ENABLE_i_6_n_0 : STD_LOGIC;
  signal RD_ENABLE_i_7_n_0 : STD_LOGIC;
  signal RD_ENABLE_i_8_n_0 : STD_LOGIC;
  signal RD_ENABLE_i_9_n_0 : STD_LOGIC;
  signal RD_OCCUPANCY : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal RD_OCCUPANCY01_out : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \RECLOCK_RD_ADDRGRAY[0].SYNC_RD_ADDRGRAY_n_0\ : STD_LOGIC;
  signal \RECLOCK_RD_ADDRGRAY[1].SYNC_RD_ADDRGRAY_n_0\ : STD_LOGIC;
  signal \RECLOCK_RD_ADDRGRAY[1].SYNC_RD_ADDRGRAY_n_1\ : STD_LOGIC;
  signal \RECLOCK_RD_ADDRGRAY[3].SYNC_RD_ADDRGRAY_n_0\ : STD_LOGIC;
  signal \RECLOCK_RD_ADDRGRAY[4].SYNC_RD_ADDRGRAY_n_0\ : STD_LOGIC;
  signal \RECLOCK_RD_ADDRGRAY[5].SYNC_RD_ADDRGRAY_n_0\ : STD_LOGIC;
  signal \RECLOCK_RD_ADDRGRAY[5].SYNC_RD_ADDRGRAY_n_1\ : STD_LOGIC;
  signal \RECLOCK_WR_ADDRGRAY[3].SYNC_WR_ADDRGRAY_n_0\ : STD_LOGIC;
  signal \RECLOCK_WR_ADDRGRAY[4].SYNC_WR_ADDRGRAY_n_0\ : STD_LOGIC;
  signal \RECLOCK_WR_ADDRGRAY[5].SYNC_WR_ADDRGRAY_n_0\ : STD_LOGIC;
  signal \RECLOCK_WR_ADDRGRAY[6].SYNC_WR_ADDRGRAY_n_0\ : STD_LOGIC;
  signal \RECLOCK_WR_ADDRGRAY[6].SYNC_WR_ADDRGRAY_n_1\ : STD_LOGIC;
  signal REMOVE_IDLE : STD_LOGIC;
  signal REMOVE_IDLE_i_1_n_0 : STD_LOGIC;
  signal REMOVE_IDLE_i_2_n_0 : STD_LOGIC;
  signal \^rxbuferr\ : STD_LOGIC;
  signal RXBUFERR_i_1_n_0 : STD_LOGIC;
  signal RXBUFERR_i_2_n_0 : STD_LOGIC;
  signal RXBUFERR_i_3_n_0 : STD_LOGIC;
  signal RXBUFERR_i_4_n_0 : STD_LOGIC;
  signal RXCHARISCOMMA_USR_i_1_n_0 : STD_LOGIC;
  signal RXCHARISK_USR_i_1_n_0 : STD_LOGIC;
  signal \RXCLKCORCNT[0]_i_1_n_0\ : STD_LOGIC;
  signal \RXCLKCORCNT[2]_i_1_n_0\ : STD_LOGIC;
  signal \^rxclkcorcnt_reg[2]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \RXDATA_USR[0]_i_1_n_0\ : STD_LOGIC;
  signal \RXDATA_USR[1]_i_1_n_0\ : STD_LOGIC;
  signal \RXDATA_USR[2]_i_1_n_0\ : STD_LOGIC;
  signal \RXDATA_USR[3]_i_1_n_0\ : STD_LOGIC;
  signal \RXDATA_USR[4]_i_1_n_0\ : STD_LOGIC;
  signal \RXDATA_USR[5]_i_1_n_0\ : STD_LOGIC;
  signal \RXDATA_USR[6]_i_1_n_0\ : STD_LOGIC;
  signal \RXDATA_USR[7]_i_1_n_0\ : STD_LOGIC;
  signal RXDISPERR_USR_i_1_n_0 : STD_LOGIC;
  signal RXNOTINTABLE_USR_i_1_n_0 : STD_LOGIC;
  signal WE : STD_LOGIC;
  signal WR_ADDR : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \WR_ADDR_GRAY_reg_n_0_[0]\ : STD_LOGIC;
  signal \WR_ADDR_GRAY_reg_n_0_[1]\ : STD_LOGIC;
  signal \WR_ADDR_GRAY_reg_n_0_[2]\ : STD_LOGIC;
  signal \WR_ADDR_GRAY_reg_n_0_[3]\ : STD_LOGIC;
  signal \WR_ADDR_GRAY_reg_n_0_[4]\ : STD_LOGIC;
  signal \WR_ADDR_GRAY_reg_n_0_[5]\ : STD_LOGIC;
  signal WR_ADDR_PLUS1 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \WR_ADDR_PLUS2[6]_i_2_n_0\ : STD_LOGIC;
  signal \WR_ADDR_PLUS2_reg_n_0_[0]\ : STD_LOGIC;
  signal \WR_ADDR_PLUS2_reg_n_0_[6]\ : STD_LOGIC;
  signal WR_DATA_REG1 : STD_LOGIC_VECTOR ( 12 downto 9 );
  signal \WR_DATA_REG1_reg_n_0_[0]\ : STD_LOGIC;
  signal \WR_DATA_REG1_reg_n_0_[1]\ : STD_LOGIC;
  signal \WR_DATA_REG1_reg_n_0_[2]\ : STD_LOGIC;
  signal \WR_DATA_REG1_reg_n_0_[3]\ : STD_LOGIC;
  signal \WR_DATA_REG1_reg_n_0_[4]\ : STD_LOGIC;
  signal \WR_DATA_REG1_reg_n_0_[5]\ : STD_LOGIC;
  signal \WR_DATA_REG1_reg_n_0_[6]\ : STD_LOGIC;
  signal \WR_DATA_REG1_reg_n_0_[7]\ : STD_LOGIC;
  signal WR_DATA_REG2 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \WR_DATA_reg_n_0_[0]\ : STD_LOGIC;
  signal \WR_DATA_reg_n_0_[10]\ : STD_LOGIC;
  signal \WR_DATA_reg_n_0_[11]\ : STD_LOGIC;
  signal \WR_DATA_reg_n_0_[12]\ : STD_LOGIC;
  signal \WR_DATA_reg_n_0_[13]\ : STD_LOGIC;
  signal \WR_DATA_reg_n_0_[16]\ : STD_LOGIC;
  signal \WR_DATA_reg_n_0_[17]\ : STD_LOGIC;
  signal \WR_DATA_reg_n_0_[18]\ : STD_LOGIC;
  signal \WR_DATA_reg_n_0_[19]\ : STD_LOGIC;
  signal \WR_DATA_reg_n_0_[1]\ : STD_LOGIC;
  signal \WR_DATA_reg_n_0_[20]\ : STD_LOGIC;
  signal \WR_DATA_reg_n_0_[21]\ : STD_LOGIC;
  signal \WR_DATA_reg_n_0_[22]\ : STD_LOGIC;
  signal \WR_DATA_reg_n_0_[23]\ : STD_LOGIC;
  signal \WR_DATA_reg_n_0_[25]\ : STD_LOGIC;
  signal \WR_DATA_reg_n_0_[26]\ : STD_LOGIC;
  signal \WR_DATA_reg_n_0_[27]\ : STD_LOGIC;
  signal \WR_DATA_reg_n_0_[28]\ : STD_LOGIC;
  signal \WR_DATA_reg_n_0_[2]\ : STD_LOGIC;
  signal \WR_DATA_reg_n_0_[3]\ : STD_LOGIC;
  signal \WR_DATA_reg_n_0_[4]\ : STD_LOGIC;
  signal \WR_DATA_reg_n_0_[5]\ : STD_LOGIC;
  signal \WR_DATA_reg_n_0_[6]\ : STD_LOGIC;
  signal \WR_DATA_reg_n_0_[7]\ : STD_LOGIC;
  signal \WR_DATA_reg_n_0_[9]\ : STD_LOGIC;
  signal WR_ENABLE_i_1_n_0 : STD_LOGIC;
  signal WR_ENABLE_i_2_n_0 : STD_LOGIC;
  signal WR_OCCUPANCY : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal WR_OCCUPANCY00_out : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal WR_TOGGLE : STD_LOGIC;
  signal WR_TOGGLE_i_1_n_0 : STD_LOGIC;
  signal \^insert_idle_reg\ : STD_LOGIC;
  signal p_0_in6_in : STD_LOGIC;
  signal p_0_out : STD_LOGIC;
  signal p_17_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal p_1_in18_in : STD_LOGIC;
  signal p_1_in5_in : STD_LOGIC;
  signal p_2_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_2_in21_in : STD_LOGIC;
  signal p_2_in7_in : STD_LOGIC;
  signal p_2_out : STD_LOGIC;
  signal p_3_in : STD_LOGIC;
  signal p_3_in24_in : STD_LOGIC;
  signal p_3_in9_in : STD_LOGIC;
  signal p_3_out : STD_LOGIC;
  signal p_4_in : STD_LOGIC;
  signal p_4_in11_in : STD_LOGIC;
  signal p_4_out : STD_LOGIC;
  signal p_5_in : STD_LOGIC;
  signal p_5_in13_in : STD_LOGIC;
  signal p_5_out : STD_LOGIC;
  signal p_8_in : STD_LOGIC;
  signal p_9_in : STD_LOGIC;
  signal plusOp : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \plusOp__0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \NLW_GEN_FIFO[0].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[10].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[11].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[12].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[13].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[16].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[17].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[18].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[19].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[1].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[20].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[21].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[22].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[23].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[25].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[26].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[27].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[28].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[2].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[3].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[4].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[5].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[6].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[7].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[9].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \GEN_FIFO[0].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[10].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[11].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[12].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[13].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[16].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[17].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[18].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[19].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[1].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[20].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[21].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[22].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[23].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[25].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[26].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[27].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[28].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[2].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[3].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[4].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[5].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[6].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[7].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[9].DIST_RAM\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of I1_DETECTED_WR_REG_i_2 : label is "soft_lutpair326";
  attribute SOFT_HLUTNM of K28P5_WR_REG_i_1 : label is "soft_lutpair326";
  attribute SOFT_HLUTNM of \RD_ADDR_GRAY[0]_i_1\ : label is "soft_lutpair336";
  attribute SOFT_HLUTNM of \RD_ADDR_GRAY[1]_i_1\ : label is "soft_lutpair337";
  attribute SOFT_HLUTNM of \RD_ADDR_GRAY[2]_i_1\ : label is "soft_lutpair337";
  attribute SOFT_HLUTNM of \RD_ADDR_GRAY[3]_i_1\ : label is "soft_lutpair339";
  attribute SOFT_HLUTNM of \RD_ADDR_GRAY[4]_i_1\ : label is "soft_lutpair339";
  attribute SOFT_HLUTNM of \RD_ADDR_PLUS2[0]_i_1\ : label is "soft_lutpair336";
  attribute SOFT_HLUTNM of \RD_ADDR_PLUS2[2]_i_1\ : label is "soft_lutpair328";
  attribute SOFT_HLUTNM of \RD_ADDR_PLUS2[3]_i_1\ : label is "soft_lutpair324";
  attribute SOFT_HLUTNM of \RD_ADDR_PLUS2[4]_i_1\ : label is "soft_lutpair324";
  attribute SOFT_HLUTNM of \RD_ADDR_PLUS2[6]_i_2\ : label is "soft_lutpair328";
  attribute SOFT_HLUTNM of RXCHARISCOMMA_USR_i_1 : label is "soft_lutpair329";
  attribute SOFT_HLUTNM of RXCHARISK_USR_i_1 : label is "soft_lutpair330";
  attribute SOFT_HLUTNM of \RXDATA_USR[0]_i_1\ : label is "soft_lutpair333";
  attribute SOFT_HLUTNM of \RXDATA_USR[1]_i_1\ : label is "soft_lutpair334";
  attribute SOFT_HLUTNM of \RXDATA_USR[2]_i_1\ : label is "soft_lutpair334";
  attribute SOFT_HLUTNM of \RXDATA_USR[3]_i_1\ : label is "soft_lutpair333";
  attribute SOFT_HLUTNM of \RXDATA_USR[4]_i_1\ : label is "soft_lutpair329";
  attribute SOFT_HLUTNM of \RXDATA_USR[5]_i_1\ : label is "soft_lutpair332";
  attribute SOFT_HLUTNM of \RXDATA_USR[6]_i_1\ : label is "soft_lutpair332";
  attribute SOFT_HLUTNM of \RXDATA_USR[7]_i_1\ : label is "soft_lutpair331";
  attribute SOFT_HLUTNM of RXDISPERR_USR_i_1 : label is "soft_lutpair331";
  attribute SOFT_HLUTNM of RXNOTINTABLE_USR_i_1 : label is "soft_lutpair330";
  attribute SOFT_HLUTNM of \WR_ADDR_GRAY[0]_i_1\ : label is "soft_lutpair335";
  attribute SOFT_HLUTNM of \WR_ADDR_GRAY[1]_i_1\ : label is "soft_lutpair338";
  attribute SOFT_HLUTNM of \WR_ADDR_GRAY[2]_i_1\ : label is "soft_lutpair338";
  attribute SOFT_HLUTNM of \WR_ADDR_GRAY[3]_i_1\ : label is "soft_lutpair340";
  attribute SOFT_HLUTNM of \WR_ADDR_GRAY[4]_i_1\ : label is "soft_lutpair340";
  attribute SOFT_HLUTNM of \WR_ADDR_PLUS2[0]_i_1\ : label is "soft_lutpair335";
  attribute SOFT_HLUTNM of \WR_ADDR_PLUS2[2]_i_1\ : label is "soft_lutpair327";
  attribute SOFT_HLUTNM of \WR_ADDR_PLUS2[3]_i_1\ : label is "soft_lutpair323";
  attribute SOFT_HLUTNM of \WR_ADDR_PLUS2[4]_i_1\ : label is "soft_lutpair323";
  attribute SOFT_HLUTNM of \WR_ADDR_PLUS2[6]_i_2\ : label is "soft_lutpair327";
  attribute SOFT_HLUTNM of WR_ENABLE_i_2 : label is "soft_lutpair325";
  attribute SOFT_HLUTNM of WR_TOGGLE_i_1 : label is "soft_lutpair325";
begin
  RXBUFERR <= \^rxbuferr\;
  \RXCLKCORCNT_reg[2]_0\(1 downto 0) <= \^rxclkcorcnt_reg[2]_0\(1 downto 0);
D5P6_WR_REG_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000004"
    )
        port map (
      I0 => D5P6_WR_REG_i_2_n_0,
      I1 => \WR_DATA_REG1_reg_n_0_[4]\,
      I2 => \WR_DATA_REG1_reg_n_0_[2]\,
      I3 => \WR_DATA_REG1_reg_n_0_[0]\,
      I4 => \WR_DATA_REG1_reg_n_0_[7]\,
      O => p_8_in
    );
D5P6_WR_REG_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFD"
    )
        port map (
      I0 => \WR_DATA_REG1_reg_n_0_[6]\,
      I1 => \WR_DATA_REG1_reg_n_0_[1]\,
      I2 => \WR_DATA_REG1_reg_n_0_[5]\,
      I3 => p_0_in6_in,
      I4 => \WR_DATA_REG1_reg_n_0_[3]\,
      O => D5P6_WR_REG_i_2_n_0
    );
D5P6_WR_REG_reg: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => p_8_in,
      Q => D5P6_WR_REG,
      R => RESET_OUT
    );
EVEN_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => EVEN,
      O => EVEN_i_1_n_0
    );
EVEN_reg: unisim.vcomponents.FDSE
     port map (
      C => userclk,
      CE => '1',
      D => EVEN_i_1_n_0,
      Q => EVEN,
      S => RESET_IN
    );
\GEN_FIFO[0].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A(6 downto 0) => WR_ADDR(6 downto 0),
      D => \WR_DATA_reg_n_0_[0]\,
      DPO => RD_DATA_RAM_0,
      DPRA(6 downto 0) => RD_ADDR(6 downto 0),
      SPO => \NLW_GEN_FIFO[0].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxrecclk,
      WE => WE
    );
\GEN_FIFO[0].RD_DATA_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_DATA_RAM_0,
      Q => \GEN_FIFO[0].RD_DATA_reg_n_0_[0]\,
      R => RESET_IN
    );
\GEN_FIFO[10].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A(6 downto 0) => WR_ADDR(6 downto 0),
      D => \WR_DATA_reg_n_0_[10]\,
      DPO => RD_DATA_RAM_10,
      DPRA(6 downto 0) => RD_ADDR(6 downto 0),
      SPO => \NLW_GEN_FIFO[10].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxrecclk,
      WE => WE
    );
\GEN_FIFO[10].RD_DATA_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_DATA_RAM_10,
      Q => \GEN_FIFO[10].RD_DATA_reg_n_0_[10]\,
      R => RESET_IN
    );
\GEN_FIFO[11].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A(6 downto 0) => WR_ADDR(6 downto 0),
      D => \WR_DATA_reg_n_0_[11]\,
      DPO => RD_DATA_RAM_11,
      DPRA(6 downto 0) => RD_ADDR(6 downto 0),
      SPO => \NLW_GEN_FIFO[11].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxrecclk,
      WE => WE
    );
\GEN_FIFO[11].RD_DATA_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_DATA_RAM_11,
      Q => \GEN_FIFO[11].RD_DATA_reg_n_0_[11]\,
      R => RESET_IN
    );
\GEN_FIFO[12].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A(6 downto 0) => WR_ADDR(6 downto 0),
      D => \WR_DATA_reg_n_0_[12]\,
      DPO => RD_DATA_RAM_12,
      DPRA(6 downto 0) => RD_ADDR(6 downto 0),
      SPO => \NLW_GEN_FIFO[12].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxrecclk,
      WE => WE
    );
\GEN_FIFO[12].RD_DATA_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_DATA_RAM_12,
      Q => \GEN_FIFO[12].RD_DATA_reg_n_0_[12]\,
      R => RESET_IN
    );
\GEN_FIFO[13].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A(6 downto 0) => WR_ADDR(6 downto 0),
      D => \WR_DATA_reg_n_0_[13]\,
      DPO => RD_DATA_RAM_13,
      DPRA(6 downto 0) => RD_ADDR(6 downto 0),
      SPO => \NLW_GEN_FIFO[13].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxrecclk,
      WE => WE
    );
\GEN_FIFO[13].RD_DATA_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_DATA_RAM_13,
      Q => \GEN_FIFO[13].RD_DATA_reg_n_0_[13]\,
      R => RESET_IN
    );
\GEN_FIFO[16].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A(6 downto 0) => WR_ADDR(6 downto 0),
      D => \WR_DATA_reg_n_0_[16]\,
      DPO => RD_DATA_RAM_16,
      DPRA(6 downto 0) => RD_ADDR(6 downto 0),
      SPO => \NLW_GEN_FIFO[16].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxrecclk,
      WE => WE
    );
\GEN_FIFO[16].RD_DATA_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_DATA_RAM_16,
      Q => p_2_in(0),
      R => RESET_IN
    );
\GEN_FIFO[17].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A(6 downto 0) => WR_ADDR(6 downto 0),
      D => \WR_DATA_reg_n_0_[17]\,
      DPO => RD_DATA_RAM_17,
      DPRA(6 downto 0) => RD_ADDR(6 downto 0),
      SPO => \NLW_GEN_FIFO[17].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxrecclk,
      WE => WE
    );
\GEN_FIFO[17].RD_DATA_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_DATA_RAM_17,
      Q => p_2_in(1),
      R => RESET_IN
    );
\GEN_FIFO[18].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A(6 downto 0) => WR_ADDR(6 downto 0),
      D => \WR_DATA_reg_n_0_[18]\,
      DPO => RD_DATA_RAM_18,
      DPRA(6 downto 0) => RD_ADDR(6 downto 0),
      SPO => \NLW_GEN_FIFO[18].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxrecclk,
      WE => WE
    );
\GEN_FIFO[18].RD_DATA_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_DATA_RAM_18,
      Q => p_2_in(2),
      R => RESET_IN
    );
\GEN_FIFO[19].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A(6 downto 0) => WR_ADDR(6 downto 0),
      D => \WR_DATA_reg_n_0_[19]\,
      DPO => RD_DATA_RAM_19,
      DPRA(6 downto 0) => RD_ADDR(6 downto 0),
      SPO => \NLW_GEN_FIFO[19].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxrecclk,
      WE => WE
    );
\GEN_FIFO[19].RD_DATA_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_DATA_RAM_19,
      Q => p_2_in(3),
      R => RESET_IN
    );
\GEN_FIFO[1].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A(6 downto 0) => WR_ADDR(6 downto 0),
      D => \WR_DATA_reg_n_0_[1]\,
      DPO => RD_DATA_RAM_1,
      DPRA(6 downto 0) => RD_ADDR(6 downto 0),
      SPO => \NLW_GEN_FIFO[1].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxrecclk,
      WE => WE
    );
\GEN_FIFO[1].RD_DATA_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_DATA_RAM_1,
      Q => \GEN_FIFO[1].RD_DATA_reg_n_0_[1]\,
      R => RESET_IN
    );
\GEN_FIFO[20].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A(6 downto 0) => WR_ADDR(6 downto 0),
      D => \WR_DATA_reg_n_0_[20]\,
      DPO => RD_DATA_RAM_20,
      DPRA(6 downto 0) => RD_ADDR(6 downto 0),
      SPO => \NLW_GEN_FIFO[20].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxrecclk,
      WE => WE
    );
\GEN_FIFO[20].RD_DATA_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_DATA_RAM_20,
      Q => p_2_in(4),
      R => RESET_IN
    );
\GEN_FIFO[21].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A(6 downto 0) => WR_ADDR(6 downto 0),
      D => \WR_DATA_reg_n_0_[21]\,
      DPO => RD_DATA_RAM_21,
      DPRA(6 downto 0) => RD_ADDR(6 downto 0),
      SPO => \NLW_GEN_FIFO[21].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxrecclk,
      WE => WE
    );
\GEN_FIFO[21].RD_DATA_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_DATA_RAM_21,
      Q => p_2_in(5),
      R => RESET_IN
    );
\GEN_FIFO[22].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A(6 downto 0) => WR_ADDR(6 downto 0),
      D => \WR_DATA_reg_n_0_[22]\,
      DPO => RD_DATA_RAM_22,
      DPRA(6 downto 0) => RD_ADDR(6 downto 0),
      SPO => \NLW_GEN_FIFO[22].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxrecclk,
      WE => WE
    );
\GEN_FIFO[22].RD_DATA_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_DATA_RAM_22,
      Q => p_2_in(6),
      R => RESET_IN
    );
\GEN_FIFO[23].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A(6 downto 0) => WR_ADDR(6 downto 0),
      D => \WR_DATA_reg_n_0_[23]\,
      DPO => RD_DATA_RAM_23,
      DPRA(6 downto 0) => RD_ADDR(6 downto 0),
      SPO => \NLW_GEN_FIFO[23].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxrecclk,
      WE => WE
    );
\GEN_FIFO[23].RD_DATA_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_DATA_RAM_23,
      Q => p_2_in(7),
      R => RESET_IN
    );
\GEN_FIFO[25].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A(6 downto 0) => WR_ADDR(6 downto 0),
      D => \WR_DATA_reg_n_0_[25]\,
      DPO => RD_DATA_RAM_25,
      DPRA(6 downto 0) => RD_ADDR(6 downto 0),
      SPO => \NLW_GEN_FIFO[25].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxrecclk,
      WE => WE
    );
\GEN_FIFO[25].RD_DATA_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_DATA_RAM_25,
      Q => \GEN_FIFO[25].RD_DATA_reg_n_0_[25]\,
      R => RESET_IN
    );
\GEN_FIFO[26].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A(6 downto 0) => WR_ADDR(6 downto 0),
      D => \WR_DATA_reg_n_0_[26]\,
      DPO => RD_DATA_RAM_26,
      DPRA(6 downto 0) => RD_ADDR(6 downto 0),
      SPO => \NLW_GEN_FIFO[26].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxrecclk,
      WE => WE
    );
\GEN_FIFO[26].RD_DATA_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_DATA_RAM_26,
      Q => \GEN_FIFO[26].RD_DATA_reg_n_0_[26]\,
      R => RESET_IN
    );
\GEN_FIFO[27].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A(6 downto 0) => WR_ADDR(6 downto 0),
      D => \WR_DATA_reg_n_0_[27]\,
      DPO => RD_DATA_RAM_27,
      DPRA(6 downto 0) => RD_ADDR(6 downto 0),
      SPO => \NLW_GEN_FIFO[27].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxrecclk,
      WE => WE
    );
\GEN_FIFO[27].RD_DATA_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_DATA_RAM_27,
      Q => \GEN_FIFO[27].RD_DATA_reg_n_0_[27]\,
      R => RESET_IN
    );
\GEN_FIFO[28].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A(6 downto 0) => WR_ADDR(6 downto 0),
      D => \WR_DATA_reg_n_0_[28]\,
      DPO => RD_DATA_RAM_28,
      DPRA(6 downto 0) => RD_ADDR(6 downto 0),
      SPO => \NLW_GEN_FIFO[28].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxrecclk,
      WE => WE
    );
\GEN_FIFO[28].RD_DATA_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_DATA_RAM_28,
      Q => \GEN_FIFO[28].RD_DATA_reg\,
      R => RESET_IN
    );
\GEN_FIFO[2].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A(6 downto 0) => WR_ADDR(6 downto 0),
      D => \WR_DATA_reg_n_0_[2]\,
      DPO => RD_DATA_RAM_2,
      DPRA(6 downto 0) => RD_ADDR(6 downto 0),
      SPO => \NLW_GEN_FIFO[2].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxrecclk,
      WE => WE
    );
\GEN_FIFO[2].RD_DATA_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_DATA_RAM_2,
      Q => \GEN_FIFO[2].RD_DATA_reg_n_0_[2]\,
      R => RESET_IN
    );
\GEN_FIFO[3].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A(6 downto 0) => WR_ADDR(6 downto 0),
      D => \WR_DATA_reg_n_0_[3]\,
      DPO => RD_DATA_RAM_3,
      DPRA(6 downto 0) => RD_ADDR(6 downto 0),
      SPO => \NLW_GEN_FIFO[3].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxrecclk,
      WE => WE
    );
\GEN_FIFO[3].RD_DATA_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_DATA_RAM_3,
      Q => \GEN_FIFO[3].RD_DATA_reg_n_0_[3]\,
      R => RESET_IN
    );
\GEN_FIFO[4].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A(6 downto 0) => WR_ADDR(6 downto 0),
      D => \WR_DATA_reg_n_0_[4]\,
      DPO => RD_DATA_RAM_4,
      DPRA(6 downto 0) => RD_ADDR(6 downto 0),
      SPO => \NLW_GEN_FIFO[4].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxrecclk,
      WE => WE
    );
\GEN_FIFO[4].RD_DATA_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_DATA_RAM_4,
      Q => \GEN_FIFO[4].RD_DATA_reg_n_0_[4]\,
      R => RESET_IN
    );
\GEN_FIFO[5].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A(6 downto 0) => WR_ADDR(6 downto 0),
      D => \WR_DATA_reg_n_0_[5]\,
      DPO => RD_DATA_RAM_5,
      DPRA(6 downto 0) => RD_ADDR(6 downto 0),
      SPO => \NLW_GEN_FIFO[5].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxrecclk,
      WE => WE
    );
\GEN_FIFO[5].RD_DATA_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_DATA_RAM_5,
      Q => \GEN_FIFO[5].RD_DATA_reg_n_0_[5]\,
      R => RESET_IN
    );
\GEN_FIFO[6].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A(6 downto 0) => WR_ADDR(6 downto 0),
      D => \WR_DATA_reg_n_0_[6]\,
      DPO => RD_DATA_RAM_6,
      DPRA(6 downto 0) => RD_ADDR(6 downto 0),
      SPO => \NLW_GEN_FIFO[6].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxrecclk,
      WE => WE
    );
\GEN_FIFO[6].RD_DATA_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_DATA_RAM_6,
      Q => \GEN_FIFO[6].RD_DATA_reg_n_0_[6]\,
      R => RESET_IN
    );
\GEN_FIFO[7].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A(6 downto 0) => WR_ADDR(6 downto 0),
      D => \WR_DATA_reg_n_0_[7]\,
      DPO => RD_DATA_RAM_7,
      DPRA(6 downto 0) => RD_ADDR(6 downto 0),
      SPO => \NLW_GEN_FIFO[7].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxrecclk,
      WE => WE
    );
\GEN_FIFO[7].RD_DATA_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_DATA_RAM_7,
      Q => \GEN_FIFO[7].RD_DATA_reg_n_0_[7]\,
      R => RESET_IN
    );
\GEN_FIFO[9].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A(6 downto 0) => WR_ADDR(6 downto 0),
      D => \WR_DATA_reg_n_0_[9]\,
      DPO => RD_DATA_RAM_9,
      DPRA(6 downto 0) => RD_ADDR(6 downto 0),
      SPO => \NLW_GEN_FIFO[9].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxrecclk,
      WE => WE
    );
\GEN_FIFO[9].RD_DATA_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_DATA_RAM_9,
      Q => \GEN_FIFO[9].RD_DATA_reg_n_0_[9]\,
      R => RESET_IN
    );
I1_DETECTED_WR_REG_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => p_8_in,
      I1 => K28P5_WR_REG,
      I2 => I1_DETECTED_WR_REG_i_2_n_0,
      I3 => D5P6_WR_REG,
      O => I1_DETECTED_WR
    );
I1_DETECTED_WR_REG_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => \WR_DATA_REG1_reg_n_0_[3]\,
      I1 => \WR_DATA_REG1_reg_n_0_[0]\,
      I2 => \WR_DATA_REG1_reg_n_0_[1]\,
      I3 => K28P5_WR_REG_i_2_n_0,
      O => I1_DETECTED_WR_REG_i_2_n_0
    );
I1_DETECTED_WR_REG_reg: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WR_TOGGLE,
      D => I1_DETECTED_WR,
      Q => I1_DETECTED_WR_REG,
      R => RESET_OUT
    );
\INSERT_IDLE_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => RESET_IN,
      I1 => EVEN,
      I2 => RD_ENABLE_i_2_n_0,
      I3 => RD_ENABLE_i_3_n_0,
      I4 => RD_OCCUPANCY(6),
      I5 => RD_ENABLE_i_4_n_0,
      O => \INSERT_IDLE_i_1__3_n_0\
    );
INSERT_IDLE_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \INSERT_IDLE_i_1__3_n_0\,
      Q => INSERT_IDLE,
      R => '0'
    );
K28P5_WR_REG_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => K28P5_WR_REG_i_2_n_0,
      I1 => \WR_DATA_REG1_reg_n_0_[1]\,
      I2 => \WR_DATA_REG1_reg_n_0_[0]\,
      I3 => \WR_DATA_REG1_reg_n_0_[3]\,
      O => p_9_in
    );
K28P5_WR_REG_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \WR_DATA_REG1_reg_n_0_[2]\,
      I1 => \WR_DATA_REG1_reg_n_0_[6]\,
      I2 => \WR_DATA_REG1_reg_n_0_[7]\,
      I3 => \WR_DATA_REG1_reg_n_0_[4]\,
      I4 => \WR_DATA_REG1_reg_n_0_[5]\,
      I5 => p_0_in6_in,
      O => K28P5_WR_REG_i_2_n_0
    );
K28P5_WR_REG_reg: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => p_9_in,
      Q => K28P5_WR_REG,
      R => RESET_OUT
    );
\RD_ADDR_GRAY[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \RD_ADDR_PLUS2_reg_n_0_[0]\,
      I1 => p_1_in,
      O => \RD_ADDR_GRAY[0]_i_1_n_0\
    );
\RD_ADDR_GRAY[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in,
      I1 => \RD_ADDR_PLUS2_reg_n_0_[2]\,
      O => \RD_ADDR_GRAY[1]_i_1_n_0\
    );
\RD_ADDR_GRAY[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \RD_ADDR_PLUS2_reg_n_0_[2]\,
      I1 => p_3_in,
      O => \RD_ADDR_GRAY[2]_i_1_n_0\
    );
\RD_ADDR_GRAY[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_3_in,
      I1 => p_4_in,
      O => \RD_ADDR_GRAY[3]_i_1_n_0\
    );
\RD_ADDR_GRAY[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_4_in,
      I1 => p_5_in,
      O => \RD_ADDR_GRAY[4]_i_1_n_0\
    );
\RD_ADDR_GRAY[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_5_in,
      I1 => \RD_ADDR_PLUS2_reg_n_0_[6]\,
      O => \RD_ADDR_GRAY[5]_i_1_n_0\
    );
\RD_ADDR_GRAY_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RD_ADDR_GRAY[0]_i_1_n_0\,
      Q => RD_ADDR_GRAY(0),
      R => RESET_IN
    );
\RD_ADDR_GRAY_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RD_ADDR_GRAY[1]_i_1_n_0\,
      Q => RD_ADDR_GRAY(1),
      R => RESET_IN
    );
\RD_ADDR_GRAY_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RD_ADDR_GRAY[2]_i_1_n_0\,
      Q => RD_ADDR_GRAY(2),
      R => RESET_IN
    );
\RD_ADDR_GRAY_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RD_ADDR_GRAY[3]_i_1_n_0\,
      Q => RD_ADDR_GRAY(3),
      R => RESET_IN
    );
\RD_ADDR_GRAY_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RD_ADDR_GRAY[4]_i_1_n_0\,
      Q => RD_ADDR_GRAY(4),
      R => RESET_IN
    );
\RD_ADDR_GRAY_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RD_ADDR_GRAY[5]_i_1_n_0\,
      Q => RD_ADDR_GRAY(5),
      R => RESET_IN
    );
\RD_ADDR_GRAY_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RD_ADDR_PLUS2_reg_n_0_[6]\,
      Q => RD_ADDR_GRAY(6),
      R => RESET_IN
    );
\RD_ADDR_PLUS1_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => \RD_ADDR_PLUS2_reg_n_0_[0]\,
      Q => RD_ADDR_PLUS1(0),
      S => RESET_IN
    );
\RD_ADDR_PLUS1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => p_1_in,
      Q => RD_ADDR_PLUS1(1),
      R => RESET_IN
    );
\RD_ADDR_PLUS1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => \RD_ADDR_PLUS2_reg_n_0_[2]\,
      Q => RD_ADDR_PLUS1(2),
      R => RESET_IN
    );
\RD_ADDR_PLUS1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => p_3_in,
      Q => RD_ADDR_PLUS1(3),
      R => RESET_IN
    );
\RD_ADDR_PLUS1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => p_4_in,
      Q => RD_ADDR_PLUS1(4),
      R => RESET_IN
    );
\RD_ADDR_PLUS1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => p_5_in,
      Q => RD_ADDR_PLUS1(5),
      R => RESET_IN
    );
\RD_ADDR_PLUS1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => \RD_ADDR_PLUS2_reg_n_0_[6]\,
      Q => RD_ADDR_PLUS1(6),
      R => RESET_IN
    );
\RD_ADDR_PLUS2[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \RD_ADDR_PLUS2_reg_n_0_[0]\,
      O => plusOp(0)
    );
\RD_ADDR_PLUS2[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \RD_ADDR_PLUS2_reg_n_0_[0]\,
      I1 => p_1_in,
      I2 => \RD_ADDR_PLUS2_reg_n_0_[2]\,
      O => plusOp(2)
    );
\RD_ADDR_PLUS2[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => p_3_in,
      I1 => \RD_ADDR_PLUS2_reg_n_0_[0]\,
      I2 => p_1_in,
      I3 => \RD_ADDR_PLUS2_reg_n_0_[2]\,
      O => plusOp(3)
    );
\RD_ADDR_PLUS2[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => p_4_in,
      I1 => \RD_ADDR_PLUS2_reg_n_0_[2]\,
      I2 => p_1_in,
      I3 => \RD_ADDR_PLUS2_reg_n_0_[0]\,
      I4 => p_3_in,
      O => plusOp(4)
    );
\RD_ADDR_PLUS2[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => p_5_in,
      I1 => p_3_in,
      I2 => \RD_ADDR_PLUS2_reg_n_0_[0]\,
      I3 => p_1_in,
      I4 => \RD_ADDR_PLUS2_reg_n_0_[2]\,
      I5 => p_4_in,
      O => plusOp(5)
    );
\RD_ADDR_PLUS2[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \RD_ADDR_PLUS2_reg_n_0_[6]\,
      I1 => p_4_in,
      I2 => \RD_ADDR_PLUS2[6]_i_2_n_0\,
      I3 => p_3_in,
      I4 => p_5_in,
      O => plusOp(6)
    );
\RD_ADDR_PLUS2[6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \RD_ADDR_PLUS2_reg_n_0_[2]\,
      I1 => p_1_in,
      I2 => \RD_ADDR_PLUS2_reg_n_0_[0]\,
      O => \RD_ADDR_PLUS2[6]_i_2_n_0\
    );
\RD_ADDR_PLUS2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => plusOp(0),
      Q => \RD_ADDR_PLUS2_reg_n_0_[0]\,
      R => RESET_IN
    );
\RD_ADDR_PLUS2_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => \RD_ADDR_GRAY[0]_i_1_n_0\,
      Q => p_1_in,
      S => RESET_IN
    );
\RD_ADDR_PLUS2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => plusOp(2),
      Q => \RD_ADDR_PLUS2_reg_n_0_[2]\,
      R => RESET_IN
    );
\RD_ADDR_PLUS2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => plusOp(3),
      Q => p_3_in,
      R => RESET_IN
    );
\RD_ADDR_PLUS2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => plusOp(4),
      Q => p_4_in,
      R => RESET_IN
    );
\RD_ADDR_PLUS2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => plusOp(5),
      Q => p_5_in,
      R => RESET_IN
    );
\RD_ADDR_PLUS2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => plusOp(6),
      Q => \RD_ADDR_PLUS2_reg_n_0_[6]\,
      R => RESET_IN
    );
\RD_ADDR_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => RD_ADDR_PLUS1(0),
      Q => RD_ADDR(0),
      R => RESET_IN
    );
\RD_ADDR_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => RD_ADDR_PLUS1(1),
      Q => RD_ADDR(1),
      R => RESET_IN
    );
\RD_ADDR_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => RD_ADDR_PLUS1(2),
      Q => RD_ADDR(2),
      R => RESET_IN
    );
\RD_ADDR_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => RD_ADDR_PLUS1(3),
      Q => RD_ADDR(3),
      R => RESET_IN
    );
\RD_ADDR_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => RD_ADDR_PLUS1(4),
      Q => RD_ADDR(4),
      R => RESET_IN
    );
\RD_ADDR_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => RD_ADDR_PLUS1(5),
      Q => RD_ADDR(5),
      R => RESET_IN
    );
\RD_ADDR_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => RD_ADDR_PLUS1(6),
      Q => RD_ADDR(6),
      R => RESET_IN
    );
\RD_DATA_REG_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => \GEN_FIFO[0].RD_DATA_reg_n_0_[0]\,
      Q => RD_DATA_REG(0),
      R => RESET_IN
    );
\RD_DATA_REG_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => \GEN_FIFO[10].RD_DATA_reg_n_0_[10]\,
      Q => RD_DATA_REG(10),
      R => RESET_IN
    );
\RD_DATA_REG_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => \GEN_FIFO[11].RD_DATA_reg_n_0_[11]\,
      Q => RD_DATA_REG(11),
      R => RESET_IN
    );
\RD_DATA_REG_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => \GEN_FIFO[12].RD_DATA_reg_n_0_[12]\,
      Q => RD_DATA_REG(12),
      R => RESET_IN
    );
\RD_DATA_REG_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => \GEN_FIFO[13].RD_DATA_reg_n_0_[13]\,
      Q => RD_DATA_REG(13),
      R => RESET_IN
    );
\RD_DATA_REG_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => p_2_in(0),
      Q => RD_DATA_REG(16),
      R => RESET_IN
    );
\RD_DATA_REG_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => p_2_in(1),
      Q => RD_DATA_REG(17),
      R => RESET_IN
    );
\RD_DATA_REG_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => p_2_in(2),
      Q => RD_DATA_REG(18),
      R => RESET_IN
    );
\RD_DATA_REG_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => p_2_in(3),
      Q => RD_DATA_REG(19),
      R => RESET_IN
    );
\RD_DATA_REG_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => \GEN_FIFO[1].RD_DATA_reg_n_0_[1]\,
      Q => RD_DATA_REG(1),
      R => RESET_IN
    );
\RD_DATA_REG_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => p_2_in(4),
      Q => RD_DATA_REG(20),
      R => RESET_IN
    );
\RD_DATA_REG_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => p_2_in(5),
      Q => RD_DATA_REG(21),
      R => RESET_IN
    );
\RD_DATA_REG_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => p_2_in(6),
      Q => RD_DATA_REG(22),
      R => RESET_IN
    );
\RD_DATA_REG_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => p_2_in(7),
      Q => RD_DATA_REG(23),
      R => RESET_IN
    );
\RD_DATA_REG_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => \GEN_FIFO[25].RD_DATA_reg_n_0_[25]\,
      Q => RD_DATA_REG(25),
      R => RESET_IN
    );
\RD_DATA_REG_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => \GEN_FIFO[26].RD_DATA_reg_n_0_[26]\,
      Q => RD_DATA_REG(26),
      R => RESET_IN
    );
\RD_DATA_REG_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => \GEN_FIFO[27].RD_DATA_reg_n_0_[27]\,
      Q => RD_DATA_REG(27),
      R => RESET_IN
    );
\RD_DATA_REG_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => \GEN_FIFO[28].RD_DATA_reg\,
      Q => RD_DATA_REG(28),
      R => RESET_IN
    );
\RD_DATA_REG_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => \GEN_FIFO[2].RD_DATA_reg_n_0_[2]\,
      Q => RD_DATA_REG(2),
      R => RESET_IN
    );
\RD_DATA_REG_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => \GEN_FIFO[3].RD_DATA_reg_n_0_[3]\,
      Q => RD_DATA_REG(3),
      R => RESET_IN
    );
\RD_DATA_REG_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => \GEN_FIFO[4].RD_DATA_reg_n_0_[4]\,
      Q => RD_DATA_REG(4),
      R => RESET_IN
    );
\RD_DATA_REG_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => \GEN_FIFO[5].RD_DATA_reg_n_0_[5]\,
      Q => RD_DATA_REG(5),
      R => RESET_IN
    );
\RD_DATA_REG_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => \GEN_FIFO[6].RD_DATA_reg_n_0_[6]\,
      Q => RD_DATA_REG(6),
      R => RESET_IN
    );
\RD_DATA_REG_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => \GEN_FIFO[7].RD_DATA_reg_n_0_[7]\,
      Q => RD_DATA_REG(7),
      R => RESET_IN
    );
\RD_DATA_REG_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => \GEN_FIFO[9].RD_DATA_reg_n_0_[9]\,
      Q => RD_DATA_REG(9),
      R => RESET_IN
    );
RD_ENABLE_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444444444404"
    )
        port map (
      I0 => RESET_IN,
      I1 => EVEN,
      I2 => RD_ENABLE_i_2_n_0,
      I3 => RD_ENABLE_i_3_n_0,
      I4 => RD_OCCUPANCY(6),
      I5 => RD_ENABLE_i_4_n_0,
      O => RD_ENABLE_i_1_n_0
    );
RD_ENABLE_i_10: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFD"
    )
        port map (
      I0 => p_2_in(6),
      I1 => p_2_in(1),
      I2 => p_2_in(5),
      I3 => \GEN_FIFO[27].RD_DATA_reg_n_0_[27]\,
      I4 => p_2_in(3),
      O => RD_ENABLE_i_10_n_0
    );
RD_ENABLE_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000180FFFFFFFF"
    )
        port map (
      I0 => \GEN_FIFO[7].RD_DATA_reg_n_0_[7]\,
      I1 => \GEN_FIFO[0].RD_DATA_reg_n_0_[0]\,
      I2 => \GEN_FIFO[2].RD_DATA_reg_n_0_[2]\,
      I3 => \GEN_FIFO[4].RD_DATA_reg_n_0_[4]\,
      I4 => RD_ENABLE_i_5_n_0,
      I5 => RD_ENABLE_i_6_n_0,
      O => RD_ENABLE_i_2_n_0
    );
RD_ENABLE_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => RD_OCCUPANCY(3),
      I1 => RD_OCCUPANCY(2),
      I2 => RD_OCCUPANCY(5),
      I3 => RD_OCCUPANCY(4),
      I4 => RD_OCCUPANCY(0),
      I5 => RD_OCCUPANCY(1),
      O => RD_ENABLE_i_3_n_0
    );
RD_ENABLE_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF0000BFFFBFFF"
    )
        port map (
      I0 => RD_ENABLE_i_7_n_0,
      I1 => \GEN_FIFO[3].RD_DATA_reg_n_0_[3]\,
      I2 => \GEN_FIFO[7].RD_DATA_reg_n_0_[7]\,
      I3 => \GEN_FIFO[2].RD_DATA_reg_n_0_[2]\,
      I4 => RD_ENABLE_i_8_n_0,
      I5 => RD_ENABLE_i_9_n_0,
      O => RD_ENABLE_i_4_n_0
    );
RD_ENABLE_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFD"
    )
        port map (
      I0 => \GEN_FIFO[6].RD_DATA_reg_n_0_[6]\,
      I1 => \GEN_FIFO[1].RD_DATA_reg_n_0_[1]\,
      I2 => \GEN_FIFO[5].RD_DATA_reg_n_0_[5]\,
      I3 => \GEN_FIFO[11].RD_DATA_reg_n_0_[11]\,
      I4 => \GEN_FIFO[3].RD_DATA_reg_n_0_[3]\,
      O => RD_ENABLE_i_5_n_0
    );
RD_ENABLE_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEBFFF"
    )
        port map (
      I0 => RD_ENABLE_i_10_n_0,
      I1 => p_2_in(2),
      I2 => p_2_in(7),
      I3 => p_2_in(0),
      I4 => p_2_in(4),
      O => RD_ENABLE_i_6_n_0
    );
RD_ENABLE_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFFFFFFFFFF"
    )
        port map (
      I0 => \GEN_FIFO[11].RD_DATA_reg_n_0_[11]\,
      I1 => \GEN_FIFO[1].RD_DATA_reg_n_0_[1]\,
      I2 => \GEN_FIFO[0].RD_DATA_reg_n_0_[0]\,
      I3 => \GEN_FIFO[6].RD_DATA_reg_n_0_[6]\,
      I4 => \GEN_FIFO[5].RD_DATA_reg_n_0_[5]\,
      I5 => \GEN_FIFO[4].RD_DATA_reg_n_0_[4]\,
      O => RD_ENABLE_i_7_n_0
    );
RD_ENABLE_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7FFFFFFFFFFF"
    )
        port map (
      I0 => p_2_in(4),
      I1 => p_2_in(7),
      I2 => p_2_in(3),
      I3 => \GEN_FIFO[27].RD_DATA_reg_n_0_[27]\,
      I4 => p_2_in(0),
      I5 => p_2_in(5),
      O => RD_ENABLE_i_8_n_0
    );
RD_ENABLE_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => p_2_in(2),
      I1 => p_2_in(6),
      I2 => p_2_in(1),
      O => RD_ENABLE_i_9_n_0
    );
RD_ENABLE_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_ENABLE_i_1_n_0,
      Q => RD_ENABLE,
      R => '0'
    );
\RD_OCCUPANCY_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_OCCUPANCY01_out(0),
      Q => RD_OCCUPANCY(0),
      R => RESET_IN
    );
\RD_OCCUPANCY_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_OCCUPANCY01_out(1),
      Q => RD_OCCUPANCY(1),
      R => RESET_IN
    );
\RD_OCCUPANCY_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_OCCUPANCY01_out(2),
      Q => RD_OCCUPANCY(2),
      R => RESET_IN
    );
\RD_OCCUPANCY_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_OCCUPANCY01_out(3),
      Q => RD_OCCUPANCY(3),
      R => RESET_IN
    );
\RD_OCCUPANCY_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_OCCUPANCY01_out(4),
      Q => RD_OCCUPANCY(4),
      R => RESET_IN
    );
\RD_OCCUPANCY_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_OCCUPANCY01_out(5),
      Q => RD_OCCUPANCY(5),
      R => RESET_IN
    );
\RD_OCCUPANCY_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => userclk,
      CE => '1',
      D => RD_OCCUPANCY01_out(6),
      Q => RD_OCCUPANCY(6),
      S => RESET_IN
    );
\RECLOCK_RD_ADDRGRAY[0].SYNC_RD_ADDRGRAY\: entity work.quadsgmii_0_TEST_qsgmii_sync_block_134
     port map (
      Q(0) => RD_ADDR_GRAY(0),
      data_out => \RECLOCK_RD_ADDRGRAY[0].SYNC_RD_ADDRGRAY_n_0\,
      rxrecclk => rxrecclk
    );
\RECLOCK_RD_ADDRGRAY[1].SYNC_RD_ADDRGRAY\: entity work.quadsgmii_0_TEST_qsgmii_sync_block_135
     port map (
      Q(1 downto 0) => WR_ADDR(1 downto 0),
      S(1) => \RECLOCK_RD_ADDRGRAY[1].SYNC_RD_ADDRGRAY_n_0\,
      S(0) => \RECLOCK_RD_ADDRGRAY[1].SYNC_RD_ADDRGRAY_n_1\,
      \WR_OCCUPANCY[6]_i_8_0\ => \RECLOCK_RD_ADDRGRAY[5].SYNC_RD_ADDRGRAY_n_1\,
      \WR_OCCUPANCY[6]_i_8_1\ => p_17_in,
      \WR_OCCUPANCY[6]_i_8_2\ => p_1_in18_in,
      \WR_OCCUPANCY[6]_i_8_3\ => p_3_in24_in,
      \WR_OCCUPANCY_reg[6]\ => \RECLOCK_RD_ADDRGRAY[0].SYNC_RD_ADDRGRAY_n_0\,
      data_out => p_2_in21_in,
      data_sync_reg1_0(0) => RD_ADDR_GRAY(1),
      rxrecclk => rxrecclk
    );
\RECLOCK_RD_ADDRGRAY[2].SYNC_RD_ADDRGRAY\: entity work.quadsgmii_0_TEST_qsgmii_sync_block_136
     port map (
      Q(0) => RD_ADDR_GRAY(2),
      data_out => p_3_in24_in,
      rxrecclk => rxrecclk
    );
\RECLOCK_RD_ADDRGRAY[3].SYNC_RD_ADDRGRAY\: entity work.quadsgmii_0_TEST_qsgmii_sync_block_137
     port map (
      Q(0) => WR_ADDR(2),
      S(0) => \RECLOCK_RD_ADDRGRAY[3].SYNC_RD_ADDRGRAY_n_0\,
      \WR_OCCUPANCY_reg[6]\ => \RECLOCK_RD_ADDRGRAY[5].SYNC_RD_ADDRGRAY_n_1\,
      \WR_OCCUPANCY_reg[6]_0\ => p_17_in,
      \WR_OCCUPANCY_reg[6]_1\ => p_1_in18_in,
      \WR_OCCUPANCY_reg[6]_2\ => p_3_in24_in,
      data_out => p_2_in21_in,
      data_sync_reg1_0(0) => RD_ADDR_GRAY(3),
      rxrecclk => rxrecclk
    );
\RECLOCK_RD_ADDRGRAY[4].SYNC_RD_ADDRGRAY\: entity work.quadsgmii_0_TEST_qsgmii_sync_block_138
     port map (
      Q(0) => WR_ADDR(3),
      S(0) => \RECLOCK_RD_ADDRGRAY[4].SYNC_RD_ADDRGRAY_n_0\,
      \WR_OCCUPANCY_reg[6]\ => p_17_in,
      \WR_OCCUPANCY_reg[6]_0\ => \RECLOCK_RD_ADDRGRAY[5].SYNC_RD_ADDRGRAY_n_1\,
      \WR_OCCUPANCY_reg[6]_1\ => p_2_in21_in,
      data_out => p_1_in18_in,
      data_sync_reg1_0(0) => RD_ADDR_GRAY(4),
      rxrecclk => rxrecclk
    );
\RECLOCK_RD_ADDRGRAY[5].SYNC_RD_ADDRGRAY\: entity work.quadsgmii_0_TEST_qsgmii_sync_block_139
     port map (
      Q(0) => WR_ADDR(4),
      S(0) => \RECLOCK_RD_ADDRGRAY[5].SYNC_RD_ADDRGRAY_n_0\,
      \WR_OCCUPANCY_reg[6]\ => p_17_in,
      \WR_OCCUPANCY_reg[6]_0\ => p_1_in18_in,
      data_out => \RECLOCK_RD_ADDRGRAY[5].SYNC_RD_ADDRGRAY_n_1\,
      data_sync_reg1_0(0) => RD_ADDR_GRAY(5),
      rxrecclk => rxrecclk
    );
\RECLOCK_RD_ADDRGRAY[6].SYNC_RD_ADDRGRAY\: entity work.quadsgmii_0_TEST_qsgmii_sync_block_140
     port map (
      D(5 downto 0) => WR_OCCUPANCY00_out(6 downto 1),
      Q(6 downto 0) => WR_ADDR(6 downto 0),
      S(4) => \RECLOCK_RD_ADDRGRAY[5].SYNC_RD_ADDRGRAY_n_0\,
      S(3) => \RECLOCK_RD_ADDRGRAY[4].SYNC_RD_ADDRGRAY_n_0\,
      S(2) => \RECLOCK_RD_ADDRGRAY[3].SYNC_RD_ADDRGRAY_n_0\,
      S(1) => \RECLOCK_RD_ADDRGRAY[1].SYNC_RD_ADDRGRAY_n_0\,
      S(0) => \RECLOCK_RD_ADDRGRAY[1].SYNC_RD_ADDRGRAY_n_1\,
      \WR_OCCUPANCY_reg[6]\ => \RECLOCK_RD_ADDRGRAY[5].SYNC_RD_ADDRGRAY_n_1\,
      data_out => p_17_in,
      data_sync_reg1_0(0) => RD_ADDR_GRAY(6),
      rxrecclk => rxrecclk
    );
\RECLOCK_WR_ADDRGRAY[0].SYNC_WR_ADDRGRAY\: entity work.quadsgmii_0_TEST_qsgmii_sync_block_141
     port map (
      DI(0) => GRAY_TO_BIN(0),
      GRAY_TO_BIN(0) => GRAY_TO_BIN(1),
      Q(0) => \WR_ADDR_GRAY_reg_n_0_[0]\,
      data_out => p_0_out,
      userclk => userclk
    );
\RECLOCK_WR_ADDRGRAY[1].SYNC_WR_ADDRGRAY\: entity work.quadsgmii_0_TEST_qsgmii_sync_block_142
     port map (
      D(6 downto 0) => RD_OCCUPANCY01_out(6 downto 0),
      DI(4 downto 1) => GRAY_TO_BIN(5 downto 2),
      DI(0) => GRAY_TO_BIN(0),
      GRAY_TO_BIN(0) => GRAY_TO_BIN(1),
      Q(1 downto 0) => RD_ADDR(1 downto 0),
      \RD_OCCUPANCY_reg[6]\ => p_3_out,
      \RD_OCCUPANCY_reg[6]_0\ => p_5_out,
      \RD_OCCUPANCY_reg[6]_1\ => DATA_OUT,
      \RD_OCCUPANCY_reg[6]_2\ => p_4_out,
      \RD_OCCUPANCY_reg[6]_3\ => p_2_out,
      S(4) => \RECLOCK_WR_ADDRGRAY[6].SYNC_WR_ADDRGRAY_n_0\,
      S(3) => \RECLOCK_WR_ADDRGRAY[6].SYNC_WR_ADDRGRAY_n_1\,
      S(2) => \RECLOCK_WR_ADDRGRAY[5].SYNC_WR_ADDRGRAY_n_0\,
      S(1) => \RECLOCK_WR_ADDRGRAY[4].SYNC_WR_ADDRGRAY_n_0\,
      S(0) => \RECLOCK_WR_ADDRGRAY[3].SYNC_WR_ADDRGRAY_n_0\,
      data_out => p_0_out,
      data_sync_reg1_0(0) => \WR_ADDR_GRAY_reg_n_0_[1]\,
      userclk => userclk
    );
\RECLOCK_WR_ADDRGRAY[2].SYNC_WR_ADDRGRAY\: entity work.quadsgmii_0_TEST_qsgmii_sync_block_143
     port map (
      DI(0) => GRAY_TO_BIN(2),
      Q(0) => \WR_ADDR_GRAY_reg_n_0_[2]\,
      \RD_OCCUPANCY_reg[6]\ => p_4_out,
      \RD_OCCUPANCY_reg[6]_0\ => DATA_OUT,
      \RD_OCCUPANCY_reg[6]_1\ => p_5_out,
      \RD_OCCUPANCY_reg[6]_2\ => p_3_out,
      data_out => p_2_out,
      userclk => userclk
    );
\RECLOCK_WR_ADDRGRAY[3].SYNC_WR_ADDRGRAY\: entity work.quadsgmii_0_TEST_qsgmii_sync_block_144
     port map (
      DI(0) => GRAY_TO_BIN(3),
      Q(0) => RD_ADDR(2),
      \RD_OCCUPANCY_reg[6]\ => p_5_out,
      \RD_OCCUPANCY_reg[6]_0\ => DATA_OUT,
      \RD_OCCUPANCY_reg[6]_1\ => p_4_out,
      \RD_OCCUPANCY_reg[6]_2\ => p_2_out,
      S(0) => \RECLOCK_WR_ADDRGRAY[3].SYNC_WR_ADDRGRAY_n_0\,
      data_out => p_3_out,
      data_sync_reg1_0(0) => \WR_ADDR_GRAY_reg_n_0_[3]\,
      userclk => userclk
    );
\RECLOCK_WR_ADDRGRAY[4].SYNC_WR_ADDRGRAY\: entity work.quadsgmii_0_TEST_qsgmii_sync_block_145
     port map (
      DI(0) => GRAY_TO_BIN(4),
      Q(0) => RD_ADDR(3),
      \RD_OCCUPANCY_reg[6]\ => DATA_OUT,
      \RD_OCCUPANCY_reg[6]_0\ => p_5_out,
      \RD_OCCUPANCY_reg[6]_1\ => p_3_out,
      S(0) => \RECLOCK_WR_ADDRGRAY[4].SYNC_WR_ADDRGRAY_n_0\,
      data_out => p_4_out,
      data_sync_reg1_0(0) => \WR_ADDR_GRAY_reg_n_0_[4]\,
      userclk => userclk
    );
\RECLOCK_WR_ADDRGRAY[5].SYNC_WR_ADDRGRAY\: entity work.quadsgmii_0_TEST_qsgmii_sync_block_146
     port map (
      DI(0) => GRAY_TO_BIN(5),
      Q(0) => RD_ADDR(4),
      \RD_OCCUPANCY_reg[6]\ => DATA_OUT,
      \RD_OCCUPANCY_reg[6]_0\ => p_4_out,
      S(0) => \RECLOCK_WR_ADDRGRAY[5].SYNC_WR_ADDRGRAY_n_0\,
      data_out => p_5_out,
      data_sync_reg1_0(0) => \WR_ADDR_GRAY_reg_n_0_[5]\,
      userclk => userclk
    );
\RECLOCK_WR_ADDRGRAY[6].SYNC_WR_ADDRGRAY\: entity work.quadsgmii_0_TEST_qsgmii_sync_block_147
     port map (
      Q(1 downto 0) => RD_ADDR(6 downto 5),
      \RD_OCCUPANCY_reg[6]\ => p_5_out,
      S(1) => \RECLOCK_WR_ADDRGRAY[6].SYNC_WR_ADDRGRAY_n_0\,
      S(0) => \RECLOCK_WR_ADDRGRAY[6].SYNC_WR_ADDRGRAY_n_1\,
      data_out => DATA_OUT,
      data_sync_reg1_0(0) => DATA_IN,
      userclk => userclk
    );
REMOVE_IDLE_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF00800000"
    )
        port map (
      I0 => I1_DETECTED_WR,
      I1 => WR_OCCUPANCY(6),
      I2 => I1_DETECTED_WR_REG,
      I3 => REMOVE_IDLE_i_2_n_0,
      I4 => WR_TOGGLE,
      I5 => REMOVE_IDLE,
      O => REMOVE_IDLE_i_1_n_0
    );
REMOVE_IDLE_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => WR_OCCUPANCY(1),
      I1 => WR_OCCUPANCY(5),
      I2 => WR_OCCUPANCY(3),
      I3 => WR_OCCUPANCY(2),
      I4 => WR_OCCUPANCY(4),
      O => REMOVE_IDLE_i_2_n_0
    );
REMOVE_IDLE_reg: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => REMOVE_IDLE_i_1_n_0,
      Q => REMOVE_IDLE,
      R => RESET_OUT
    );
RXBUFERR_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFA800"
    )
        port map (
      I0 => RXBUFERR_i_2_n_0,
      I1 => RD_OCCUPANCY(1),
      I2 => RD_OCCUPANCY(0),
      I3 => RD_OCCUPANCY(6),
      I4 => RXBUFERR_i_3_n_0,
      I5 => \^rxbuferr\,
      O => RXBUFERR_i_1_n_0
    );
RXBUFERR_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => RD_OCCUPANCY(4),
      I1 => RD_OCCUPANCY(5),
      I2 => RD_OCCUPANCY(2),
      I3 => RD_OCCUPANCY(3),
      O => RXBUFERR_i_2_n_0
    );
RXBUFERR_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => RD_OCCUPANCY(4),
      I1 => RD_OCCUPANCY(5),
      I2 => RD_OCCUPANCY(2),
      I3 => RD_OCCUPANCY(3),
      I4 => RD_OCCUPANCY(6),
      I5 => RXBUFERR_i_4_n_0,
      O => RXBUFERR_i_3_n_0
    );
RXBUFERR_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => RD_OCCUPANCY(1),
      I1 => RD_OCCUPANCY(0),
      O => RXBUFERR_i_4_n_0
    );
RXBUFERR_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RXBUFERR_i_1_n_0,
      Q => \^rxbuferr\,
      R => RESET_IN
    );
RXCHARISCOMMA_USR_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => RD_DATA_REG(28),
      I1 => EVEN,
      I2 => RD_DATA_REG(12),
      O => RXCHARISCOMMA_USR_i_1_n_0
    );
RXCHARISCOMMA_USR_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RXCHARISCOMMA_USR_i_1_n_0,
      Q => RXCHARISCOMMA_USR,
      R => RESET_IN
    );
RXCHARISK_USR_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => RD_DATA_REG(27),
      I1 => EVEN,
      I2 => RD_DATA_REG(11),
      O => RXCHARISK_USR_i_1_n_0
    );
RXCHARISK_USR_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RXCHARISK_USR_i_1_n_0,
      Q => RXCHARISK_USR,
      R => RESET_IN
    );
\RXCLKCORCNT[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \^insert_idle_reg\,
      I1 => \^rxclkcorcnt_reg[2]_0\(0),
      I2 => RD_DATA_REG(13),
      O => \RXCLKCORCNT[0]_i_1_n_0\
    );
\RXCLKCORCNT[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4044"
    )
        port map (
      I0 => RESET_IN,
      I1 => \^insert_idle_reg\,
      I2 => \^rxclkcorcnt_reg[2]_0\(0),
      I3 => RD_DATA_REG(13),
      O => \RXCLKCORCNT[2]_i_1_n_0\
    );
\RXCLKCORCNT_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RXCLKCORCNT[0]_i_1_n_0\,
      Q => \^rxclkcorcnt_reg[2]_0\(0),
      R => RESET_IN
    );
\RXCLKCORCNT_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RXCLKCORCNT[2]_i_1_n_0\,
      Q => \^rxclkcorcnt_reg[2]_0\(1),
      R => '0'
    );
\RXDATA_USR[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => RD_DATA_REG(16),
      I1 => EVEN,
      I2 => RD_DATA_REG(0),
      O => \RXDATA_USR[0]_i_1_n_0\
    );
\RXDATA_USR[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => RD_DATA_REG(17),
      I1 => EVEN,
      I2 => RD_DATA_REG(1),
      O => \RXDATA_USR[1]_i_1_n_0\
    );
\RXDATA_USR[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => RD_DATA_REG(18),
      I1 => EVEN,
      I2 => RD_DATA_REG(2),
      O => \RXDATA_USR[2]_i_1_n_0\
    );
\RXDATA_USR[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => RD_DATA_REG(19),
      I1 => EVEN,
      I2 => RD_DATA_REG(3),
      O => \RXDATA_USR[3]_i_1_n_0\
    );
\RXDATA_USR[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => RD_DATA_REG(20),
      I1 => EVEN,
      I2 => RD_DATA_REG(4),
      O => \RXDATA_USR[4]_i_1_n_0\
    );
\RXDATA_USR[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => RD_DATA_REG(21),
      I1 => EVEN,
      I2 => RD_DATA_REG(5),
      O => \RXDATA_USR[5]_i_1_n_0\
    );
\RXDATA_USR[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => RD_DATA_REG(22),
      I1 => EVEN,
      I2 => RD_DATA_REG(6),
      O => \RXDATA_USR[6]_i_1_n_0\
    );
\RXDATA_USR[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => RD_DATA_REG(23),
      I1 => EVEN,
      I2 => RD_DATA_REG(7),
      O => \RXDATA_USR[7]_i_1_n_0\
    );
\RXDATA_USR_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RXDATA_USR[0]_i_1_n_0\,
      Q => Q(0),
      R => RESET_IN
    );
\RXDATA_USR_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RXDATA_USR[1]_i_1_n_0\,
      Q => Q(1),
      R => RESET_IN
    );
\RXDATA_USR_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RXDATA_USR[2]_i_1_n_0\,
      Q => Q(2),
      R => RESET_IN
    );
\RXDATA_USR_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RXDATA_USR[3]_i_1_n_0\,
      Q => Q(3),
      R => RESET_IN
    );
\RXDATA_USR_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RXDATA_USR[4]_i_1_n_0\,
      Q => Q(4),
      R => RESET_IN
    );
\RXDATA_USR_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RXDATA_USR[5]_i_1_n_0\,
      Q => Q(5),
      R => RESET_IN
    );
\RXDATA_USR_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RXDATA_USR[6]_i_1_n_0\,
      Q => Q(6),
      R => RESET_IN
    );
\RXDATA_USR_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RXDATA_USR[7]_i_1_n_0\,
      Q => Q(7),
      R => RESET_IN
    );
RXDISPERR_USR_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => RD_DATA_REG(26),
      I1 => EVEN,
      I2 => RD_DATA_REG(10),
      O => RXDISPERR_USR_i_1_n_0
    );
RXDISPERR_USR_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RXDISPERR_USR_i_1_n_0,
      Q => RXDISPERR_USR,
      R => RESET_IN
    );
RXNOTINTABLE_USR_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => RD_DATA_REG(25),
      I1 => EVEN,
      I2 => RD_DATA_REG(9),
      O => RXNOTINTABLE_USR_i_1_n_0
    );
RXNOTINTABLE_USR_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RXNOTINTABLE_USR_i_1_n_0,
      Q => RXNOTINTABLE_USR,
      R => RESET_IN
    );
\WR_ADDR_GRAY[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \WR_ADDR_PLUS2_reg_n_0_[0]\,
      I1 => p_1_in5_in,
      O => BIN_TO_GRAY(0)
    );
\WR_ADDR_GRAY[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in5_in,
      I1 => p_2_in7_in,
      O => BIN_TO_GRAY(1)
    );
\WR_ADDR_GRAY[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_2_in7_in,
      I1 => p_3_in9_in,
      O => BIN_TO_GRAY(2)
    );
\WR_ADDR_GRAY[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_3_in9_in,
      I1 => p_4_in11_in,
      O => BIN_TO_GRAY(3)
    );
\WR_ADDR_GRAY[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_4_in11_in,
      I1 => p_5_in13_in,
      O => BIN_TO_GRAY(4)
    );
\WR_ADDR_GRAY[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_5_in13_in,
      I1 => \WR_ADDR_PLUS2_reg_n_0_[6]\,
      O => BIN_TO_GRAY(5)
    );
\WR_ADDR_GRAY_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => rxrecclk,
      CE => '1',
      D => BIN_TO_GRAY(0),
      Q => \WR_ADDR_GRAY_reg_n_0_[0]\,
      S => RESET_OUT
    );
\WR_ADDR_GRAY_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => BIN_TO_GRAY(1),
      Q => \WR_ADDR_GRAY_reg_n_0_[1]\,
      R => RESET_OUT
    );
\WR_ADDR_GRAY_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => BIN_TO_GRAY(2),
      Q => \WR_ADDR_GRAY_reg_n_0_[2]\,
      R => RESET_OUT
    );
\WR_ADDR_GRAY_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => BIN_TO_GRAY(3),
      Q => \WR_ADDR_GRAY_reg_n_0_[3]\,
      R => RESET_OUT
    );
\WR_ADDR_GRAY_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => BIN_TO_GRAY(4),
      Q => \WR_ADDR_GRAY_reg_n_0_[4]\,
      R => RESET_OUT
    );
\WR_ADDR_GRAY_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => rxrecclk,
      CE => '1',
      D => BIN_TO_GRAY(5),
      Q => \WR_ADDR_GRAY_reg_n_0_[5]\,
      S => RESET_OUT
    );
\WR_ADDR_GRAY_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => rxrecclk,
      CE => '1',
      D => \WR_ADDR_PLUS2_reg_n_0_[6]\,
      Q => DATA_IN,
      S => RESET_OUT
    );
\WR_ADDR_PLUS1_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => rxrecclk,
      CE => WE,
      D => \WR_ADDR_PLUS2_reg_n_0_[0]\,
      Q => WR_ADDR_PLUS1(0),
      S => RESET_OUT
    );
\WR_ADDR_PLUS1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WE,
      D => p_1_in5_in,
      Q => WR_ADDR_PLUS1(1),
      R => RESET_OUT
    );
\WR_ADDR_PLUS1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WE,
      D => p_2_in7_in,
      Q => WR_ADDR_PLUS1(2),
      R => RESET_OUT
    );
\WR_ADDR_PLUS1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WE,
      D => p_3_in9_in,
      Q => WR_ADDR_PLUS1(3),
      R => RESET_OUT
    );
\WR_ADDR_PLUS1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WE,
      D => p_4_in11_in,
      Q => WR_ADDR_PLUS1(4),
      R => RESET_OUT
    );
\WR_ADDR_PLUS1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WE,
      D => p_5_in13_in,
      Q => WR_ADDR_PLUS1(5),
      R => RESET_OUT
    );
\WR_ADDR_PLUS1_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => rxrecclk,
      CE => WE,
      D => \WR_ADDR_PLUS2_reg_n_0_[6]\,
      Q => WR_ADDR_PLUS1(6),
      S => RESET_OUT
    );
\WR_ADDR_PLUS2[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \WR_ADDR_PLUS2_reg_n_0_[0]\,
      O => \plusOp__0\(0)
    );
\WR_ADDR_PLUS2[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \WR_ADDR_PLUS2_reg_n_0_[0]\,
      I1 => p_1_in5_in,
      I2 => p_2_in7_in,
      O => \plusOp__0\(2)
    );
\WR_ADDR_PLUS2[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => p_3_in9_in,
      I1 => \WR_ADDR_PLUS2_reg_n_0_[0]\,
      I2 => p_1_in5_in,
      I3 => p_2_in7_in,
      O => \plusOp__0\(3)
    );
\WR_ADDR_PLUS2[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => p_4_in11_in,
      I1 => p_2_in7_in,
      I2 => p_1_in5_in,
      I3 => \WR_ADDR_PLUS2_reg_n_0_[0]\,
      I4 => p_3_in9_in,
      O => \plusOp__0\(4)
    );
\WR_ADDR_PLUS2[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => p_5_in13_in,
      I1 => p_3_in9_in,
      I2 => \WR_ADDR_PLUS2_reg_n_0_[0]\,
      I3 => p_1_in5_in,
      I4 => p_2_in7_in,
      I5 => p_4_in11_in,
      O => \plusOp__0\(5)
    );
\WR_ADDR_PLUS2[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \WR_ADDR_PLUS2_reg_n_0_[6]\,
      I1 => p_4_in11_in,
      I2 => \WR_ADDR_PLUS2[6]_i_2_n_0\,
      I3 => p_3_in9_in,
      I4 => p_5_in13_in,
      O => \plusOp__0\(6)
    );
\WR_ADDR_PLUS2[6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => p_2_in7_in,
      I1 => p_1_in5_in,
      I2 => \WR_ADDR_PLUS2_reg_n_0_[0]\,
      O => \WR_ADDR_PLUS2[6]_i_2_n_0\
    );
\WR_ADDR_PLUS2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WE,
      D => \plusOp__0\(0),
      Q => \WR_ADDR_PLUS2_reg_n_0_[0]\,
      R => RESET_OUT
    );
\WR_ADDR_PLUS2_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => rxrecclk,
      CE => WE,
      D => BIN_TO_GRAY(0),
      Q => p_1_in5_in,
      S => RESET_OUT
    );
\WR_ADDR_PLUS2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WE,
      D => \plusOp__0\(2),
      Q => p_2_in7_in,
      R => RESET_OUT
    );
\WR_ADDR_PLUS2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WE,
      D => \plusOp__0\(3),
      Q => p_3_in9_in,
      R => RESET_OUT
    );
\WR_ADDR_PLUS2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WE,
      D => \plusOp__0\(4),
      Q => p_4_in11_in,
      R => RESET_OUT
    );
\WR_ADDR_PLUS2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WE,
      D => \plusOp__0\(5),
      Q => p_5_in13_in,
      R => RESET_OUT
    );
\WR_ADDR_PLUS2_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => rxrecclk,
      CE => WE,
      D => \plusOp__0\(6),
      Q => \WR_ADDR_PLUS2_reg_n_0_[6]\,
      S => RESET_OUT
    );
\WR_ADDR_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WE,
      D => WR_ADDR_PLUS1(0),
      Q => WR_ADDR(0),
      R => RESET_OUT
    );
\WR_ADDR_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WE,
      D => WR_ADDR_PLUS1(1),
      Q => WR_ADDR(1),
      R => RESET_OUT
    );
\WR_ADDR_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WE,
      D => WR_ADDR_PLUS1(2),
      Q => WR_ADDR(2),
      R => RESET_OUT
    );
\WR_ADDR_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WE,
      D => WR_ADDR_PLUS1(3),
      Q => WR_ADDR(3),
      R => RESET_OUT
    );
\WR_ADDR_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WE,
      D => WR_ADDR_PLUS1(4),
      Q => WR_ADDR(4),
      R => RESET_OUT
    );
\WR_ADDR_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WE,
      D => WR_ADDR_PLUS1(5),
      Q => WR_ADDR(5),
      R => RESET_OUT
    );
\WR_ADDR_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => rxrecclk,
      CE => WE,
      D => WR_ADDR_PLUS1(6),
      Q => WR_ADDR(6),
      S => RESET_OUT
    );
\WR_DATA_REG1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => D(0),
      Q => \WR_DATA_REG1_reg_n_0_[0]\,
      R => RESET_OUT
    );
\WR_DATA_REG1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => D(9),
      Q => WR_DATA_REG1(10),
      R => RESET_OUT
    );
\WR_DATA_REG1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => D(10),
      Q => p_0_in6_in,
      R => RESET_OUT
    );
\WR_DATA_REG1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => D(11),
      Q => WR_DATA_REG1(12),
      R => RESET_OUT
    );
\WR_DATA_REG1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => D(1),
      Q => \WR_DATA_REG1_reg_n_0_[1]\,
      R => RESET_OUT
    );
\WR_DATA_REG1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => D(2),
      Q => \WR_DATA_REG1_reg_n_0_[2]\,
      R => RESET_OUT
    );
\WR_DATA_REG1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => D(3),
      Q => \WR_DATA_REG1_reg_n_0_[3]\,
      R => RESET_OUT
    );
\WR_DATA_REG1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => D(4),
      Q => \WR_DATA_REG1_reg_n_0_[4]\,
      R => RESET_OUT
    );
\WR_DATA_REG1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => D(5),
      Q => \WR_DATA_REG1_reg_n_0_[5]\,
      R => RESET_OUT
    );
\WR_DATA_REG1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => D(6),
      Q => \WR_DATA_REG1_reg_n_0_[6]\,
      R => RESET_OUT
    );
\WR_DATA_REG1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => D(7),
      Q => \WR_DATA_REG1_reg_n_0_[7]\,
      R => RESET_OUT
    );
\WR_DATA_REG1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => D(8),
      Q => WR_DATA_REG1(9),
      R => RESET_OUT
    );
\WR_DATA_REG2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => \WR_DATA_REG1_reg_n_0_[0]\,
      Q => WR_DATA_REG2(0),
      R => RESET_OUT
    );
\WR_DATA_REG2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => WR_DATA_REG1(10),
      Q => WR_DATA_REG2(10),
      R => RESET_OUT
    );
\WR_DATA_REG2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => p_0_in6_in,
      Q => WR_DATA_REG2(11),
      R => RESET_OUT
    );
\WR_DATA_REG2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => WR_DATA_REG1(12),
      Q => WR_DATA_REG2(12),
      R => RESET_OUT
    );
\WR_DATA_REG2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => \WR_DATA_REG1_reg_n_0_[1]\,
      Q => WR_DATA_REG2(1),
      R => RESET_OUT
    );
\WR_DATA_REG2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => \WR_DATA_REG1_reg_n_0_[2]\,
      Q => WR_DATA_REG2(2),
      R => RESET_OUT
    );
\WR_DATA_REG2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => \WR_DATA_REG1_reg_n_0_[3]\,
      Q => WR_DATA_REG2(3),
      R => RESET_OUT
    );
\WR_DATA_REG2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => \WR_DATA_REG1_reg_n_0_[4]\,
      Q => WR_DATA_REG2(4),
      R => RESET_OUT
    );
\WR_DATA_REG2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => \WR_DATA_REG1_reg_n_0_[5]\,
      Q => WR_DATA_REG2(5),
      R => RESET_OUT
    );
\WR_DATA_REG2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => \WR_DATA_REG1_reg_n_0_[6]\,
      Q => WR_DATA_REG2(6),
      R => RESET_OUT
    );
\WR_DATA_REG2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => \WR_DATA_REG1_reg_n_0_[7]\,
      Q => WR_DATA_REG2(7),
      R => RESET_OUT
    );
\WR_DATA_REG2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => WR_DATA_REG1(9),
      Q => WR_DATA_REG2(9),
      R => RESET_OUT
    );
\WR_DATA_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WR_TOGGLE,
      D => \WR_DATA_REG1_reg_n_0_[0]\,
      Q => \WR_DATA_reg_n_0_[0]\,
      R => RESET_OUT
    );
\WR_DATA_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WR_TOGGLE,
      D => WR_DATA_REG1(10),
      Q => \WR_DATA_reg_n_0_[10]\,
      R => RESET_OUT
    );
\WR_DATA_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WR_TOGGLE,
      D => p_0_in6_in,
      Q => \WR_DATA_reg_n_0_[11]\,
      R => RESET_OUT
    );
\WR_DATA_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WR_TOGGLE,
      D => WR_DATA_REG1(12),
      Q => \WR_DATA_reg_n_0_[12]\,
      R => RESET_OUT
    );
\WR_DATA_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WR_TOGGLE,
      D => REMOVE_IDLE,
      Q => \WR_DATA_reg_n_0_[13]\,
      R => RESET_OUT
    );
\WR_DATA_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WR_TOGGLE,
      D => WR_DATA_REG2(0),
      Q => \WR_DATA_reg_n_0_[16]\,
      R => RESET_OUT
    );
\WR_DATA_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WR_TOGGLE,
      D => WR_DATA_REG2(1),
      Q => \WR_DATA_reg_n_0_[17]\,
      R => RESET_OUT
    );
\WR_DATA_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WR_TOGGLE,
      D => WR_DATA_REG2(2),
      Q => \WR_DATA_reg_n_0_[18]\,
      R => RESET_OUT
    );
\WR_DATA_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WR_TOGGLE,
      D => WR_DATA_REG2(3),
      Q => \WR_DATA_reg_n_0_[19]\,
      R => RESET_OUT
    );
\WR_DATA_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WR_TOGGLE,
      D => \WR_DATA_REG1_reg_n_0_[1]\,
      Q => \WR_DATA_reg_n_0_[1]\,
      R => RESET_OUT
    );
\WR_DATA_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WR_TOGGLE,
      D => WR_DATA_REG2(4),
      Q => \WR_DATA_reg_n_0_[20]\,
      R => RESET_OUT
    );
\WR_DATA_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WR_TOGGLE,
      D => WR_DATA_REG2(5),
      Q => \WR_DATA_reg_n_0_[21]\,
      R => RESET_OUT
    );
\WR_DATA_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WR_TOGGLE,
      D => WR_DATA_REG2(6),
      Q => \WR_DATA_reg_n_0_[22]\,
      R => RESET_OUT
    );
\WR_DATA_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WR_TOGGLE,
      D => WR_DATA_REG2(7),
      Q => \WR_DATA_reg_n_0_[23]\,
      R => RESET_OUT
    );
\WR_DATA_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WR_TOGGLE,
      D => WR_DATA_REG2(9),
      Q => \WR_DATA_reg_n_0_[25]\,
      R => RESET_OUT
    );
\WR_DATA_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WR_TOGGLE,
      D => WR_DATA_REG2(10),
      Q => \WR_DATA_reg_n_0_[26]\,
      R => RESET_OUT
    );
\WR_DATA_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WR_TOGGLE,
      D => WR_DATA_REG2(11),
      Q => \WR_DATA_reg_n_0_[27]\,
      R => RESET_OUT
    );
\WR_DATA_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WR_TOGGLE,
      D => WR_DATA_REG2(12),
      Q => \WR_DATA_reg_n_0_[28]\,
      R => RESET_OUT
    );
\WR_DATA_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WR_TOGGLE,
      D => \WR_DATA_REG1_reg_n_0_[2]\,
      Q => \WR_DATA_reg_n_0_[2]\,
      R => RESET_OUT
    );
\WR_DATA_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WR_TOGGLE,
      D => \WR_DATA_REG1_reg_n_0_[3]\,
      Q => \WR_DATA_reg_n_0_[3]\,
      R => RESET_OUT
    );
\WR_DATA_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WR_TOGGLE,
      D => \WR_DATA_REG1_reg_n_0_[4]\,
      Q => \WR_DATA_reg_n_0_[4]\,
      R => RESET_OUT
    );
\WR_DATA_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WR_TOGGLE,
      D => \WR_DATA_REG1_reg_n_0_[5]\,
      Q => \WR_DATA_reg_n_0_[5]\,
      R => RESET_OUT
    );
\WR_DATA_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WR_TOGGLE,
      D => \WR_DATA_REG1_reg_n_0_[6]\,
      Q => \WR_DATA_reg_n_0_[6]\,
      R => RESET_OUT
    );
\WR_DATA_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WR_TOGGLE,
      D => \WR_DATA_REG1_reg_n_0_[7]\,
      Q => \WR_DATA_reg_n_0_[7]\,
      R => RESET_OUT
    );
\WR_DATA_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WR_TOGGLE,
      D => WR_DATA_REG1(9),
      Q => \WR_DATA_reg_n_0_[9]\,
      R => RESET_OUT
    );
WR_ENABLE_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4044"
    )
        port map (
      I0 => RESET_OUT,
      I1 => WR_TOGGLE,
      I2 => WR_ENABLE_i_2_n_0,
      I3 => I1_DETECTED_WR,
      O => WR_ENABLE_i_1_n_0
    );
WR_ENABLE_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBFFFFF"
    )
        port map (
      I0 => REMOVE_IDLE_i_2_n_0,
      I1 => WR_TOGGLE,
      I2 => I1_DETECTED_WR_REG,
      I3 => REMOVE_IDLE,
      I4 => WR_OCCUPANCY(6),
      O => WR_ENABLE_i_2_n_0
    );
WR_ENABLE_reg: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => WR_ENABLE_i_1_n_0,
      Q => WE,
      R => '0'
    );
\WR_OCCUPANCY_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => WR_OCCUPANCY00_out(1),
      Q => WR_OCCUPANCY(1),
      R => RESET_OUT
    );
\WR_OCCUPANCY_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => WR_OCCUPANCY00_out(2),
      Q => WR_OCCUPANCY(2),
      R => RESET_OUT
    );
\WR_OCCUPANCY_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => WR_OCCUPANCY00_out(3),
      Q => WR_OCCUPANCY(3),
      R => RESET_OUT
    );
\WR_OCCUPANCY_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => WR_OCCUPANCY00_out(4),
      Q => WR_OCCUPANCY(4),
      R => RESET_OUT
    );
\WR_OCCUPANCY_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => WR_OCCUPANCY00_out(5),
      Q => WR_OCCUPANCY(5),
      R => RESET_OUT
    );
\WR_OCCUPANCY_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => rxrecclk,
      CE => '1',
      D => WR_OCCUPANCY00_out(6),
      Q => WR_OCCUPANCY(6),
      S => RESET_OUT
    );
WR_TOGGLE_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => WR_TOGGLE,
      O => WR_TOGGLE_i_1_n_0
    );
WR_TOGGLE_reg: unisim.vcomponents.FDSE
     port map (
      C => rxrecclk,
      CE => '1',
      D => WR_TOGGLE_i_1_n_0,
      Q => WR_TOGGLE,
      S => RESET_OUT
    );
insert_idle_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => INSERT_IDLE,
      Q => \^insert_idle_reg\,
      R => RESET_IN
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity quadsgmii_0_TEST_QSGMII_RX_ELASTIC_BUFFER_86 is
  port (
    RXCHARISCOMMA_USR : out STD_LOGIC;
    RXCHARISK_USR : out STD_LOGIC;
    RXDISPERR_USR : out STD_LOGIC;
    RXNOTINTABLE_USR : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    RXBUFSTATUS : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    userclk : in STD_LOGIC;
    rxrecclk : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    RESET_OUT : in STD_LOGIC;
    \WR_DATA_REG1_reg[12]_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    RESET_IN : in STD_LOGIC;
    MGT_RX_RESET : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmii_0_TEST_QSGMII_RX_ELASTIC_BUFFER_86 : entity is "QSGMII_RX_ELASTIC_BUFFER";
end quadsgmii_0_TEST_QSGMII_RX_ELASTIC_BUFFER_86;

architecture STRUCTURE of quadsgmii_0_TEST_QSGMII_RX_ELASTIC_BUFFER_86 is
  signal BIN_TO_GRAY : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^d\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal D5P6_WR_REG : STD_LOGIC;
  signal \D5P6_WR_REG_i_2__0_n_0\ : STD_LOGIC;
  signal DATA_IN : STD_LOGIC;
  signal DATA_OUT : STD_LOGIC;
  signal EVEN : STD_LOGIC;
  signal \EVEN_i_1__0_n_0\ : STD_LOGIC;
  signal \GEN_FIFO[0].RD_DATA_reg_n_0_[0]\ : STD_LOGIC;
  signal \GEN_FIFO[10].RD_DATA_reg_n_0_[10]\ : STD_LOGIC;
  signal \GEN_FIFO[11].RD_DATA_reg_n_0_[11]\ : STD_LOGIC;
  signal \GEN_FIFO[12].RD_DATA_reg_n_0_[12]\ : STD_LOGIC;
  signal \GEN_FIFO[13].RD_DATA_reg_n_0_[13]\ : STD_LOGIC;
  signal \GEN_FIFO[1].RD_DATA_reg_n_0_[1]\ : STD_LOGIC;
  signal \GEN_FIFO[25].RD_DATA_reg_n_0_[25]\ : STD_LOGIC;
  signal \GEN_FIFO[26].RD_DATA_reg_n_0_[26]\ : STD_LOGIC;
  signal \GEN_FIFO[27].RD_DATA_reg_n_0_[27]\ : STD_LOGIC;
  signal \GEN_FIFO[28].RD_DATA_reg\ : STD_LOGIC;
  signal \GEN_FIFO[2].RD_DATA_reg_n_0_[2]\ : STD_LOGIC;
  signal \GEN_FIFO[3].RD_DATA_reg_n_0_[3]\ : STD_LOGIC;
  signal \GEN_FIFO[4].RD_DATA_reg_n_0_[4]\ : STD_LOGIC;
  signal \GEN_FIFO[5].RD_DATA_reg_n_0_[5]\ : STD_LOGIC;
  signal \GEN_FIFO[6].RD_DATA_reg_n_0_[6]\ : STD_LOGIC;
  signal \GEN_FIFO[7].RD_DATA_reg_n_0_[7]\ : STD_LOGIC;
  signal \GEN_FIFO[9].RD_DATA_reg_n_0_[9]\ : STD_LOGIC;
  signal GRAY_TO_BIN : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal I1_DETECTED_WR : STD_LOGIC;
  signal I1_DETECTED_WR_REG : STD_LOGIC;
  signal \I1_DETECTED_WR_REG_i_2__0_n_0\ : STD_LOGIC;
  signal INSERT_IDLE : STD_LOGIC;
  signal \INSERT_IDLE_i_1__4_n_0\ : STD_LOGIC;
  signal K28P5_WR_REG : STD_LOGIC;
  signal \K28P5_WR_REG_i_2__0_n_0\ : STD_LOGIC;
  signal RD_ADDR : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal RD_ADDR_GRAY : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \RD_ADDR_GRAY[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \RD_ADDR_GRAY[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \RD_ADDR_GRAY[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \RD_ADDR_GRAY[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \RD_ADDR_GRAY[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \RD_ADDR_GRAY[5]_i_1__0_n_0\ : STD_LOGIC;
  signal RD_ADDR_PLUS1 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \RD_ADDR_PLUS2[6]_i_2__0_n_0\ : STD_LOGIC;
  signal \RD_ADDR_PLUS2_reg_n_0_[0]\ : STD_LOGIC;
  signal \RD_ADDR_PLUS2_reg_n_0_[2]\ : STD_LOGIC;
  signal \RD_ADDR_PLUS2_reg_n_0_[6]\ : STD_LOGIC;
  signal RD_DATA_RAM_0 : STD_LOGIC;
  signal RD_DATA_RAM_1 : STD_LOGIC;
  signal RD_DATA_RAM_10 : STD_LOGIC;
  signal RD_DATA_RAM_11 : STD_LOGIC;
  signal RD_DATA_RAM_12 : STD_LOGIC;
  signal RD_DATA_RAM_13 : STD_LOGIC;
  signal RD_DATA_RAM_16 : STD_LOGIC;
  signal RD_DATA_RAM_17 : STD_LOGIC;
  signal RD_DATA_RAM_18 : STD_LOGIC;
  signal RD_DATA_RAM_19 : STD_LOGIC;
  signal RD_DATA_RAM_2 : STD_LOGIC;
  signal RD_DATA_RAM_20 : STD_LOGIC;
  signal RD_DATA_RAM_21 : STD_LOGIC;
  signal RD_DATA_RAM_22 : STD_LOGIC;
  signal RD_DATA_RAM_23 : STD_LOGIC;
  signal RD_DATA_RAM_25 : STD_LOGIC;
  signal RD_DATA_RAM_26 : STD_LOGIC;
  signal RD_DATA_RAM_27 : STD_LOGIC;
  signal RD_DATA_RAM_28 : STD_LOGIC;
  signal RD_DATA_RAM_3 : STD_LOGIC;
  signal RD_DATA_RAM_4 : STD_LOGIC;
  signal RD_DATA_RAM_5 : STD_LOGIC;
  signal RD_DATA_RAM_6 : STD_LOGIC;
  signal RD_DATA_RAM_7 : STD_LOGIC;
  signal RD_DATA_RAM_9 : STD_LOGIC;
  signal RD_DATA_REG : STD_LOGIC_VECTOR ( 28 downto 0 );
  signal RD_ENABLE : STD_LOGIC;
  signal \RD_ENABLE_i_10__0_n_0\ : STD_LOGIC;
  signal \RD_ENABLE_i_1__0_n_0\ : STD_LOGIC;
  signal \RD_ENABLE_i_2__0_n_0\ : STD_LOGIC;
  signal \RD_ENABLE_i_3__0_n_0\ : STD_LOGIC;
  signal \RD_ENABLE_i_4__0_n_0\ : STD_LOGIC;
  signal \RD_ENABLE_i_5__0_n_0\ : STD_LOGIC;
  signal \RD_ENABLE_i_6__0_n_0\ : STD_LOGIC;
  signal \RD_ENABLE_i_7__0_n_0\ : STD_LOGIC;
  signal \RD_ENABLE_i_8__0_n_0\ : STD_LOGIC;
  signal \RD_ENABLE_i_9__0_n_0\ : STD_LOGIC;
  signal RD_OCCUPANCY : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal RD_OCCUPANCY01_out : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \RECLOCK_RD_ADDRGRAY[0].SYNC_RD_ADDRGRAY_n_0\ : STD_LOGIC;
  signal \RECLOCK_RD_ADDRGRAY[1].SYNC_RD_ADDRGRAY_n_0\ : STD_LOGIC;
  signal \RECLOCK_RD_ADDRGRAY[1].SYNC_RD_ADDRGRAY_n_1\ : STD_LOGIC;
  signal \RECLOCK_RD_ADDRGRAY[3].SYNC_RD_ADDRGRAY_n_0\ : STD_LOGIC;
  signal \RECLOCK_RD_ADDRGRAY[4].SYNC_RD_ADDRGRAY_n_0\ : STD_LOGIC;
  signal \RECLOCK_RD_ADDRGRAY[5].SYNC_RD_ADDRGRAY_n_0\ : STD_LOGIC;
  signal \RECLOCK_RD_ADDRGRAY[5].SYNC_RD_ADDRGRAY_n_1\ : STD_LOGIC;
  signal \RECLOCK_WR_ADDRGRAY[3].SYNC_WR_ADDRGRAY_n_0\ : STD_LOGIC;
  signal \RECLOCK_WR_ADDRGRAY[4].SYNC_WR_ADDRGRAY_n_0\ : STD_LOGIC;
  signal \RECLOCK_WR_ADDRGRAY[5].SYNC_WR_ADDRGRAY_n_0\ : STD_LOGIC;
  signal \RECLOCK_WR_ADDRGRAY[6].SYNC_WR_ADDRGRAY_n_0\ : STD_LOGIC;
  signal \RECLOCK_WR_ADDRGRAY[6].SYNC_WR_ADDRGRAY_n_1\ : STD_LOGIC;
  signal REMOVE_IDLE : STD_LOGIC;
  signal \REMOVE_IDLE_i_1__0_n_0\ : STD_LOGIC;
  signal \REMOVE_IDLE_i_2__0_n_0\ : STD_LOGIC;
  signal \RXBUFERR_i_1__0_n_0\ : STD_LOGIC;
  signal \RXBUFERR_i_2__0_n_0\ : STD_LOGIC;
  signal \RXBUFERR_i_3__0_n_0\ : STD_LOGIC;
  signal \RXBUFERR_i_4__0_n_0\ : STD_LOGIC;
  signal \^rxbufstatus\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \RXCHARISCOMMA_USR_i_1__0_n_0\ : STD_LOGIC;
  signal \RXCHARISK_USR_i_1__0_n_0\ : STD_LOGIC;
  signal \RXCLKCORCNT[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \RXCLKCORCNT[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \RXDATA_USR[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \RXDATA_USR[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \RXDATA_USR[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \RXDATA_USR[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \RXDATA_USR[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \RXDATA_USR[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \RXDATA_USR[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \RXDATA_USR[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \RXDISPERR_USR_i_1__0_n_0\ : STD_LOGIC;
  signal \RXNOTINTABLE_USR_i_1__0_n_0\ : STD_LOGIC;
  signal WE : STD_LOGIC;
  signal WR_ADDR : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \WR_ADDR_GRAY_reg_n_0_[0]\ : STD_LOGIC;
  signal \WR_ADDR_GRAY_reg_n_0_[1]\ : STD_LOGIC;
  signal \WR_ADDR_GRAY_reg_n_0_[2]\ : STD_LOGIC;
  signal \WR_ADDR_GRAY_reg_n_0_[3]\ : STD_LOGIC;
  signal \WR_ADDR_GRAY_reg_n_0_[4]\ : STD_LOGIC;
  signal \WR_ADDR_GRAY_reg_n_0_[5]\ : STD_LOGIC;
  signal WR_ADDR_PLUS1 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \WR_ADDR_PLUS2[6]_i_2__0_n_0\ : STD_LOGIC;
  signal \WR_ADDR_PLUS2_reg_n_0_[0]\ : STD_LOGIC;
  signal \WR_ADDR_PLUS2_reg_n_0_[6]\ : STD_LOGIC;
  signal WR_DATA_REG1 : STD_LOGIC_VECTOR ( 12 downto 9 );
  signal \WR_DATA_REG1_reg_n_0_[0]\ : STD_LOGIC;
  signal \WR_DATA_REG1_reg_n_0_[1]\ : STD_LOGIC;
  signal \WR_DATA_REG1_reg_n_0_[2]\ : STD_LOGIC;
  signal \WR_DATA_REG1_reg_n_0_[3]\ : STD_LOGIC;
  signal \WR_DATA_REG1_reg_n_0_[4]\ : STD_LOGIC;
  signal \WR_DATA_REG1_reg_n_0_[5]\ : STD_LOGIC;
  signal \WR_DATA_REG1_reg_n_0_[6]\ : STD_LOGIC;
  signal \WR_DATA_REG1_reg_n_0_[7]\ : STD_LOGIC;
  signal WR_DATA_REG2 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \WR_DATA_reg_n_0_[0]\ : STD_LOGIC;
  signal \WR_DATA_reg_n_0_[10]\ : STD_LOGIC;
  signal \WR_DATA_reg_n_0_[11]\ : STD_LOGIC;
  signal \WR_DATA_reg_n_0_[12]\ : STD_LOGIC;
  signal \WR_DATA_reg_n_0_[13]\ : STD_LOGIC;
  signal \WR_DATA_reg_n_0_[16]\ : STD_LOGIC;
  signal \WR_DATA_reg_n_0_[17]\ : STD_LOGIC;
  signal \WR_DATA_reg_n_0_[18]\ : STD_LOGIC;
  signal \WR_DATA_reg_n_0_[19]\ : STD_LOGIC;
  signal \WR_DATA_reg_n_0_[1]\ : STD_LOGIC;
  signal \WR_DATA_reg_n_0_[20]\ : STD_LOGIC;
  signal \WR_DATA_reg_n_0_[21]\ : STD_LOGIC;
  signal \WR_DATA_reg_n_0_[22]\ : STD_LOGIC;
  signal \WR_DATA_reg_n_0_[23]\ : STD_LOGIC;
  signal \WR_DATA_reg_n_0_[25]\ : STD_LOGIC;
  signal \WR_DATA_reg_n_0_[26]\ : STD_LOGIC;
  signal \WR_DATA_reg_n_0_[27]\ : STD_LOGIC;
  signal \WR_DATA_reg_n_0_[28]\ : STD_LOGIC;
  signal \WR_DATA_reg_n_0_[2]\ : STD_LOGIC;
  signal \WR_DATA_reg_n_0_[3]\ : STD_LOGIC;
  signal \WR_DATA_reg_n_0_[4]\ : STD_LOGIC;
  signal \WR_DATA_reg_n_0_[5]\ : STD_LOGIC;
  signal \WR_DATA_reg_n_0_[6]\ : STD_LOGIC;
  signal \WR_DATA_reg_n_0_[7]\ : STD_LOGIC;
  signal \WR_DATA_reg_n_0_[9]\ : STD_LOGIC;
  signal \WR_ENABLE_i_1__0_n_0\ : STD_LOGIC;
  signal \WR_ENABLE_i_2__0_n_0\ : STD_LOGIC;
  signal WR_OCCUPANCY : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal WR_OCCUPANCY00_out : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal WR_TOGGLE : STD_LOGIC;
  signal \WR_TOGGLE_i_1__0_n_0\ : STD_LOGIC;
  signal \^insert_idle_reg\ : STD_LOGIC;
  signal p_0_in6_in : STD_LOGIC;
  signal p_0_out : STD_LOGIC;
  signal p_17_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal p_1_in18_in : STD_LOGIC;
  signal p_1_in5_in : STD_LOGIC;
  signal p_2_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_2_in21_in : STD_LOGIC;
  signal p_2_in7_in : STD_LOGIC;
  signal p_2_out : STD_LOGIC;
  signal p_3_in : STD_LOGIC;
  signal p_3_in24_in : STD_LOGIC;
  signal p_3_in9_in : STD_LOGIC;
  signal p_3_out : STD_LOGIC;
  signal p_4_in : STD_LOGIC;
  signal p_4_in11_in : STD_LOGIC;
  signal p_4_out : STD_LOGIC;
  signal p_5_in : STD_LOGIC;
  signal p_5_in13_in : STD_LOGIC;
  signal p_5_out : STD_LOGIC;
  signal p_8_in : STD_LOGIC;
  signal p_9_in : STD_LOGIC;
  signal plusOp : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \plusOp__0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \NLW_GEN_FIFO[0].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[10].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[11].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[12].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[13].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[16].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[17].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[18].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[19].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[1].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[20].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[21].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[22].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[23].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[25].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[26].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[27].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[28].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[2].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[3].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[4].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[5].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[6].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[7].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[9].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \GEN_FIFO[0].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[10].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[11].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[12].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[13].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[16].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[17].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[18].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[19].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[1].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[20].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[21].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[22].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[23].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[25].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[26].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[27].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[28].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[2].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[3].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[4].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[5].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[6].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[7].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[9].DIST_RAM\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \I1_DETECTED_WR_REG_i_2__0\ : label is "soft_lutpair344";
  attribute SOFT_HLUTNM of \K28P5_WR_REG_i_1__0\ : label is "soft_lutpair344";
  attribute SOFT_HLUTNM of \RD_ADDR_GRAY[0]_i_1__0\ : label is "soft_lutpair353";
  attribute SOFT_HLUTNM of \RD_ADDR_GRAY[1]_i_1__0\ : label is "soft_lutpair355";
  attribute SOFT_HLUTNM of \RD_ADDR_GRAY[2]_i_1__0\ : label is "soft_lutpair355";
  attribute SOFT_HLUTNM of \RD_ADDR_GRAY[3]_i_1__0\ : label is "soft_lutpair357";
  attribute SOFT_HLUTNM of \RD_ADDR_GRAY[4]_i_1__0\ : label is "soft_lutpair357";
  attribute SOFT_HLUTNM of \RD_ADDR_PLUS2[0]_i_1__0\ : label is "soft_lutpair353";
  attribute SOFT_HLUTNM of \RD_ADDR_PLUS2[2]_i_1__0\ : label is "soft_lutpair347";
  attribute SOFT_HLUTNM of \RD_ADDR_PLUS2[3]_i_1__0\ : label is "soft_lutpair343";
  attribute SOFT_HLUTNM of \RD_ADDR_PLUS2[4]_i_1__0\ : label is "soft_lutpair343";
  attribute SOFT_HLUTNM of \RD_ADDR_PLUS2[6]_i_2__0\ : label is "soft_lutpair347";
  attribute SOFT_HLUTNM of \RXCHARISCOMMA_USR_i_1__0\ : label is "soft_lutpair345";
  attribute SOFT_HLUTNM of \RXCHARISK_USR_i_1__0\ : label is "soft_lutpair348";
  attribute SOFT_HLUTNM of \RXDATA_USR[0]_i_1__0\ : label is "soft_lutpair351";
  attribute SOFT_HLUTNM of \RXDATA_USR[1]_i_1__0\ : label is "soft_lutpair352";
  attribute SOFT_HLUTNM of \RXDATA_USR[2]_i_1__0\ : label is "soft_lutpair352";
  attribute SOFT_HLUTNM of \RXDATA_USR[3]_i_1__0\ : label is "soft_lutpair351";
  attribute SOFT_HLUTNM of \RXDATA_USR[4]_i_1__0\ : label is "soft_lutpair345";
  attribute SOFT_HLUTNM of \RXDATA_USR[5]_i_1__0\ : label is "soft_lutpair350";
  attribute SOFT_HLUTNM of \RXDATA_USR[6]_i_1__0\ : label is "soft_lutpair350";
  attribute SOFT_HLUTNM of \RXDATA_USR[7]_i_1__0\ : label is "soft_lutpair349";
  attribute SOFT_HLUTNM of \RXDISPERR_USR_i_1__0\ : label is "soft_lutpair349";
  attribute SOFT_HLUTNM of \RXNOTINTABLE_USR_i_1__0\ : label is "soft_lutpair348";
  attribute SOFT_HLUTNM of \WR_ADDR_GRAY[0]_i_1__0\ : label is "soft_lutpair354";
  attribute SOFT_HLUTNM of \WR_ADDR_GRAY[1]_i_1__0\ : label is "soft_lutpair356";
  attribute SOFT_HLUTNM of \WR_ADDR_GRAY[2]_i_1__0\ : label is "soft_lutpair356";
  attribute SOFT_HLUTNM of \WR_ADDR_GRAY[3]_i_1__0\ : label is "soft_lutpair358";
  attribute SOFT_HLUTNM of \WR_ADDR_GRAY[4]_i_1__0\ : label is "soft_lutpair358";
  attribute SOFT_HLUTNM of \WR_ADDR_PLUS2[0]_i_1__0\ : label is "soft_lutpair354";
  attribute SOFT_HLUTNM of \WR_ADDR_PLUS2[2]_i_1__0\ : label is "soft_lutpair346";
  attribute SOFT_HLUTNM of \WR_ADDR_PLUS2[3]_i_1__0\ : label is "soft_lutpair341";
  attribute SOFT_HLUTNM of \WR_ADDR_PLUS2[4]_i_1__0\ : label is "soft_lutpair341";
  attribute SOFT_HLUTNM of \WR_ADDR_PLUS2[6]_i_2__0\ : label is "soft_lutpair346";
  attribute SOFT_HLUTNM of \WR_ENABLE_i_2__0\ : label is "soft_lutpair342";
  attribute SOFT_HLUTNM of \WR_TOGGLE_i_1__0\ : label is "soft_lutpair342";
begin
  D(1 downto 0) <= \^d\(1 downto 0);
  RXBUFSTATUS(0) <= \^rxbufstatus\(0);
\D5P6_WR_REG_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000004"
    )
        port map (
      I0 => \D5P6_WR_REG_i_2__0_n_0\,
      I1 => \WR_DATA_REG1_reg_n_0_[4]\,
      I2 => \WR_DATA_REG1_reg_n_0_[2]\,
      I3 => \WR_DATA_REG1_reg_n_0_[0]\,
      I4 => \WR_DATA_REG1_reg_n_0_[7]\,
      O => p_8_in
    );
\D5P6_WR_REG_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFD"
    )
        port map (
      I0 => \WR_DATA_REG1_reg_n_0_[6]\,
      I1 => \WR_DATA_REG1_reg_n_0_[1]\,
      I2 => \WR_DATA_REG1_reg_n_0_[5]\,
      I3 => p_0_in6_in,
      I4 => \WR_DATA_REG1_reg_n_0_[3]\,
      O => \D5P6_WR_REG_i_2__0_n_0\
    );
D5P6_WR_REG_reg: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => p_8_in,
      Q => D5P6_WR_REG,
      R => RESET_OUT
    );
\EVEN_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => EVEN,
      O => \EVEN_i_1__0_n_0\
    );
EVEN_reg: unisim.vcomponents.FDSE
     port map (
      C => userclk,
      CE => '1',
      D => \EVEN_i_1__0_n_0\,
      Q => EVEN,
      S => SS(0)
    );
\GEN_FIFO[0].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A(6 downto 0) => WR_ADDR(6 downto 0),
      D => \WR_DATA_reg_n_0_[0]\,
      DPO => RD_DATA_RAM_0,
      DPRA(6 downto 0) => RD_ADDR(6 downto 0),
      SPO => \NLW_GEN_FIFO[0].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxrecclk,
      WE => WE
    );
\GEN_FIFO[0].RD_DATA_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_DATA_RAM_0,
      Q => \GEN_FIFO[0].RD_DATA_reg_n_0_[0]\,
      R => SS(0)
    );
\GEN_FIFO[10].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A(6 downto 0) => WR_ADDR(6 downto 0),
      D => \WR_DATA_reg_n_0_[10]\,
      DPO => RD_DATA_RAM_10,
      DPRA(6 downto 0) => RD_ADDR(6 downto 0),
      SPO => \NLW_GEN_FIFO[10].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxrecclk,
      WE => WE
    );
\GEN_FIFO[10].RD_DATA_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_DATA_RAM_10,
      Q => \GEN_FIFO[10].RD_DATA_reg_n_0_[10]\,
      R => SS(0)
    );
\GEN_FIFO[11].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A(6 downto 0) => WR_ADDR(6 downto 0),
      D => \WR_DATA_reg_n_0_[11]\,
      DPO => RD_DATA_RAM_11,
      DPRA(6 downto 0) => RD_ADDR(6 downto 0),
      SPO => \NLW_GEN_FIFO[11].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxrecclk,
      WE => WE
    );
\GEN_FIFO[11].RD_DATA_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_DATA_RAM_11,
      Q => \GEN_FIFO[11].RD_DATA_reg_n_0_[11]\,
      R => SS(0)
    );
\GEN_FIFO[12].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A(6 downto 0) => WR_ADDR(6 downto 0),
      D => \WR_DATA_reg_n_0_[12]\,
      DPO => RD_DATA_RAM_12,
      DPRA(6 downto 0) => RD_ADDR(6 downto 0),
      SPO => \NLW_GEN_FIFO[12].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxrecclk,
      WE => WE
    );
\GEN_FIFO[12].RD_DATA_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_DATA_RAM_12,
      Q => \GEN_FIFO[12].RD_DATA_reg_n_0_[12]\,
      R => SS(0)
    );
\GEN_FIFO[13].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A(6 downto 0) => WR_ADDR(6 downto 0),
      D => \WR_DATA_reg_n_0_[13]\,
      DPO => RD_DATA_RAM_13,
      DPRA(6 downto 0) => RD_ADDR(6 downto 0),
      SPO => \NLW_GEN_FIFO[13].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxrecclk,
      WE => WE
    );
\GEN_FIFO[13].RD_DATA_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_DATA_RAM_13,
      Q => \GEN_FIFO[13].RD_DATA_reg_n_0_[13]\,
      R => SS(0)
    );
\GEN_FIFO[16].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A(6 downto 0) => WR_ADDR(6 downto 0),
      D => \WR_DATA_reg_n_0_[16]\,
      DPO => RD_DATA_RAM_16,
      DPRA(6 downto 0) => RD_ADDR(6 downto 0),
      SPO => \NLW_GEN_FIFO[16].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxrecclk,
      WE => WE
    );
\GEN_FIFO[16].RD_DATA_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_DATA_RAM_16,
      Q => p_2_in(0),
      R => SS(0)
    );
\GEN_FIFO[17].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A(6 downto 0) => WR_ADDR(6 downto 0),
      D => \WR_DATA_reg_n_0_[17]\,
      DPO => RD_DATA_RAM_17,
      DPRA(6 downto 0) => RD_ADDR(6 downto 0),
      SPO => \NLW_GEN_FIFO[17].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxrecclk,
      WE => WE
    );
\GEN_FIFO[17].RD_DATA_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_DATA_RAM_17,
      Q => p_2_in(1),
      R => SS(0)
    );
\GEN_FIFO[18].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A(6 downto 0) => WR_ADDR(6 downto 0),
      D => \WR_DATA_reg_n_0_[18]\,
      DPO => RD_DATA_RAM_18,
      DPRA(6 downto 0) => RD_ADDR(6 downto 0),
      SPO => \NLW_GEN_FIFO[18].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxrecclk,
      WE => WE
    );
\GEN_FIFO[18].RD_DATA_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_DATA_RAM_18,
      Q => p_2_in(2),
      R => SS(0)
    );
\GEN_FIFO[19].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A(6 downto 0) => WR_ADDR(6 downto 0),
      D => \WR_DATA_reg_n_0_[19]\,
      DPO => RD_DATA_RAM_19,
      DPRA(6 downto 0) => RD_ADDR(6 downto 0),
      SPO => \NLW_GEN_FIFO[19].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxrecclk,
      WE => WE
    );
\GEN_FIFO[19].RD_DATA_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_DATA_RAM_19,
      Q => p_2_in(3),
      R => SS(0)
    );
\GEN_FIFO[1].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A(6 downto 0) => WR_ADDR(6 downto 0),
      D => \WR_DATA_reg_n_0_[1]\,
      DPO => RD_DATA_RAM_1,
      DPRA(6 downto 0) => RD_ADDR(6 downto 0),
      SPO => \NLW_GEN_FIFO[1].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxrecclk,
      WE => WE
    );
\GEN_FIFO[1].RD_DATA_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_DATA_RAM_1,
      Q => \GEN_FIFO[1].RD_DATA_reg_n_0_[1]\,
      R => SS(0)
    );
\GEN_FIFO[20].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A(6 downto 0) => WR_ADDR(6 downto 0),
      D => \WR_DATA_reg_n_0_[20]\,
      DPO => RD_DATA_RAM_20,
      DPRA(6 downto 0) => RD_ADDR(6 downto 0),
      SPO => \NLW_GEN_FIFO[20].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxrecclk,
      WE => WE
    );
\GEN_FIFO[20].RD_DATA_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_DATA_RAM_20,
      Q => p_2_in(4),
      R => SS(0)
    );
\GEN_FIFO[21].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A(6 downto 0) => WR_ADDR(6 downto 0),
      D => \WR_DATA_reg_n_0_[21]\,
      DPO => RD_DATA_RAM_21,
      DPRA(6 downto 0) => RD_ADDR(6 downto 0),
      SPO => \NLW_GEN_FIFO[21].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxrecclk,
      WE => WE
    );
\GEN_FIFO[21].RD_DATA_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_DATA_RAM_21,
      Q => p_2_in(5),
      R => SS(0)
    );
\GEN_FIFO[22].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A(6 downto 0) => WR_ADDR(6 downto 0),
      D => \WR_DATA_reg_n_0_[22]\,
      DPO => RD_DATA_RAM_22,
      DPRA(6 downto 0) => RD_ADDR(6 downto 0),
      SPO => \NLW_GEN_FIFO[22].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxrecclk,
      WE => WE
    );
\GEN_FIFO[22].RD_DATA_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_DATA_RAM_22,
      Q => p_2_in(6),
      R => SS(0)
    );
\GEN_FIFO[23].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A(6 downto 0) => WR_ADDR(6 downto 0),
      D => \WR_DATA_reg_n_0_[23]\,
      DPO => RD_DATA_RAM_23,
      DPRA(6 downto 0) => RD_ADDR(6 downto 0),
      SPO => \NLW_GEN_FIFO[23].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxrecclk,
      WE => WE
    );
\GEN_FIFO[23].RD_DATA_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_DATA_RAM_23,
      Q => p_2_in(7),
      R => SS(0)
    );
\GEN_FIFO[25].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A(6 downto 0) => WR_ADDR(6 downto 0),
      D => \WR_DATA_reg_n_0_[25]\,
      DPO => RD_DATA_RAM_25,
      DPRA(6 downto 0) => RD_ADDR(6 downto 0),
      SPO => \NLW_GEN_FIFO[25].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxrecclk,
      WE => WE
    );
\GEN_FIFO[25].RD_DATA_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_DATA_RAM_25,
      Q => \GEN_FIFO[25].RD_DATA_reg_n_0_[25]\,
      R => SS(0)
    );
\GEN_FIFO[26].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A(6 downto 0) => WR_ADDR(6 downto 0),
      D => \WR_DATA_reg_n_0_[26]\,
      DPO => RD_DATA_RAM_26,
      DPRA(6 downto 0) => RD_ADDR(6 downto 0),
      SPO => \NLW_GEN_FIFO[26].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxrecclk,
      WE => WE
    );
\GEN_FIFO[26].RD_DATA_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_DATA_RAM_26,
      Q => \GEN_FIFO[26].RD_DATA_reg_n_0_[26]\,
      R => SS(0)
    );
\GEN_FIFO[27].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A(6 downto 0) => WR_ADDR(6 downto 0),
      D => \WR_DATA_reg_n_0_[27]\,
      DPO => RD_DATA_RAM_27,
      DPRA(6 downto 0) => RD_ADDR(6 downto 0),
      SPO => \NLW_GEN_FIFO[27].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxrecclk,
      WE => WE
    );
\GEN_FIFO[27].RD_DATA_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_DATA_RAM_27,
      Q => \GEN_FIFO[27].RD_DATA_reg_n_0_[27]\,
      R => SS(0)
    );
\GEN_FIFO[28].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A(6 downto 0) => WR_ADDR(6 downto 0),
      D => \WR_DATA_reg_n_0_[28]\,
      DPO => RD_DATA_RAM_28,
      DPRA(6 downto 0) => RD_ADDR(6 downto 0),
      SPO => \NLW_GEN_FIFO[28].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxrecclk,
      WE => WE
    );
\GEN_FIFO[28].RD_DATA_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_DATA_RAM_28,
      Q => \GEN_FIFO[28].RD_DATA_reg\,
      R => SS(0)
    );
\GEN_FIFO[2].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A(6 downto 0) => WR_ADDR(6 downto 0),
      D => \WR_DATA_reg_n_0_[2]\,
      DPO => RD_DATA_RAM_2,
      DPRA(6 downto 0) => RD_ADDR(6 downto 0),
      SPO => \NLW_GEN_FIFO[2].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxrecclk,
      WE => WE
    );
\GEN_FIFO[2].RD_DATA_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_DATA_RAM_2,
      Q => \GEN_FIFO[2].RD_DATA_reg_n_0_[2]\,
      R => SS(0)
    );
\GEN_FIFO[3].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A(6 downto 0) => WR_ADDR(6 downto 0),
      D => \WR_DATA_reg_n_0_[3]\,
      DPO => RD_DATA_RAM_3,
      DPRA(6 downto 0) => RD_ADDR(6 downto 0),
      SPO => \NLW_GEN_FIFO[3].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxrecclk,
      WE => WE
    );
\GEN_FIFO[3].RD_DATA_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_DATA_RAM_3,
      Q => \GEN_FIFO[3].RD_DATA_reg_n_0_[3]\,
      R => SS(0)
    );
\GEN_FIFO[4].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A(6 downto 0) => WR_ADDR(6 downto 0),
      D => \WR_DATA_reg_n_0_[4]\,
      DPO => RD_DATA_RAM_4,
      DPRA(6 downto 0) => RD_ADDR(6 downto 0),
      SPO => \NLW_GEN_FIFO[4].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxrecclk,
      WE => WE
    );
\GEN_FIFO[4].RD_DATA_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_DATA_RAM_4,
      Q => \GEN_FIFO[4].RD_DATA_reg_n_0_[4]\,
      R => SS(0)
    );
\GEN_FIFO[5].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A(6 downto 0) => WR_ADDR(6 downto 0),
      D => \WR_DATA_reg_n_0_[5]\,
      DPO => RD_DATA_RAM_5,
      DPRA(6 downto 0) => RD_ADDR(6 downto 0),
      SPO => \NLW_GEN_FIFO[5].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxrecclk,
      WE => WE
    );
\GEN_FIFO[5].RD_DATA_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_DATA_RAM_5,
      Q => \GEN_FIFO[5].RD_DATA_reg_n_0_[5]\,
      R => SS(0)
    );
\GEN_FIFO[6].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A(6 downto 0) => WR_ADDR(6 downto 0),
      D => \WR_DATA_reg_n_0_[6]\,
      DPO => RD_DATA_RAM_6,
      DPRA(6 downto 0) => RD_ADDR(6 downto 0),
      SPO => \NLW_GEN_FIFO[6].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxrecclk,
      WE => WE
    );
\GEN_FIFO[6].RD_DATA_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_DATA_RAM_6,
      Q => \GEN_FIFO[6].RD_DATA_reg_n_0_[6]\,
      R => SS(0)
    );
\GEN_FIFO[7].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A(6 downto 0) => WR_ADDR(6 downto 0),
      D => \WR_DATA_reg_n_0_[7]\,
      DPO => RD_DATA_RAM_7,
      DPRA(6 downto 0) => RD_ADDR(6 downto 0),
      SPO => \NLW_GEN_FIFO[7].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxrecclk,
      WE => WE
    );
\GEN_FIFO[7].RD_DATA_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_DATA_RAM_7,
      Q => \GEN_FIFO[7].RD_DATA_reg_n_0_[7]\,
      R => SS(0)
    );
\GEN_FIFO[9].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A(6 downto 0) => WR_ADDR(6 downto 0),
      D => \WR_DATA_reg_n_0_[9]\,
      DPO => RD_DATA_RAM_9,
      DPRA(6 downto 0) => RD_ADDR(6 downto 0),
      SPO => \NLW_GEN_FIFO[9].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxrecclk,
      WE => WE
    );
\GEN_FIFO[9].RD_DATA_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_DATA_RAM_9,
      Q => \GEN_FIFO[9].RD_DATA_reg_n_0_[9]\,
      R => SS(0)
    );
\I1_DETECTED_WR_REG_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => p_8_in,
      I1 => K28P5_WR_REG,
      I2 => \I1_DETECTED_WR_REG_i_2__0_n_0\,
      I3 => D5P6_WR_REG,
      O => I1_DETECTED_WR
    );
\I1_DETECTED_WR_REG_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => \WR_DATA_REG1_reg_n_0_[3]\,
      I1 => \WR_DATA_REG1_reg_n_0_[0]\,
      I2 => \WR_DATA_REG1_reg_n_0_[1]\,
      I3 => \K28P5_WR_REG_i_2__0_n_0\,
      O => \I1_DETECTED_WR_REG_i_2__0_n_0\
    );
I1_DETECTED_WR_REG_reg: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WR_TOGGLE,
      D => I1_DETECTED_WR,
      Q => I1_DETECTED_WR_REG,
      R => RESET_OUT
    );
\INSERT_IDLE_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => SS(0),
      I1 => EVEN,
      I2 => \RD_ENABLE_i_2__0_n_0\,
      I3 => \RD_ENABLE_i_3__0_n_0\,
      I4 => RD_OCCUPANCY(6),
      I5 => \RD_ENABLE_i_4__0_n_0\,
      O => \INSERT_IDLE_i_1__4_n_0\
    );
INSERT_IDLE_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \INSERT_IDLE_i_1__4_n_0\,
      Q => INSERT_IDLE,
      R => '0'
    );
\K28P5_WR_REG_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => \K28P5_WR_REG_i_2__0_n_0\,
      I1 => \WR_DATA_REG1_reg_n_0_[1]\,
      I2 => \WR_DATA_REG1_reg_n_0_[0]\,
      I3 => \WR_DATA_REG1_reg_n_0_[3]\,
      O => p_9_in
    );
\K28P5_WR_REG_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \WR_DATA_REG1_reg_n_0_[2]\,
      I1 => \WR_DATA_REG1_reg_n_0_[6]\,
      I2 => \WR_DATA_REG1_reg_n_0_[7]\,
      I3 => \WR_DATA_REG1_reg_n_0_[4]\,
      I4 => \WR_DATA_REG1_reg_n_0_[5]\,
      I5 => p_0_in6_in,
      O => \K28P5_WR_REG_i_2__0_n_0\
    );
K28P5_WR_REG_reg: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => p_9_in,
      Q => K28P5_WR_REG,
      R => RESET_OUT
    );
\RD_ADDR_GRAY[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \RD_ADDR_PLUS2_reg_n_0_[0]\,
      I1 => p_1_in,
      O => \RD_ADDR_GRAY[0]_i_1__0_n_0\
    );
\RD_ADDR_GRAY[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in,
      I1 => \RD_ADDR_PLUS2_reg_n_0_[2]\,
      O => \RD_ADDR_GRAY[1]_i_1__0_n_0\
    );
\RD_ADDR_GRAY[2]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \RD_ADDR_PLUS2_reg_n_0_[2]\,
      I1 => p_3_in,
      O => \RD_ADDR_GRAY[2]_i_1__0_n_0\
    );
\RD_ADDR_GRAY[3]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_3_in,
      I1 => p_4_in,
      O => \RD_ADDR_GRAY[3]_i_1__0_n_0\
    );
\RD_ADDR_GRAY[4]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_4_in,
      I1 => p_5_in,
      O => \RD_ADDR_GRAY[4]_i_1__0_n_0\
    );
\RD_ADDR_GRAY[5]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_5_in,
      I1 => \RD_ADDR_PLUS2_reg_n_0_[6]\,
      O => \RD_ADDR_GRAY[5]_i_1__0_n_0\
    );
\RD_ADDR_GRAY_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RD_ADDR_GRAY[0]_i_1__0_n_0\,
      Q => RD_ADDR_GRAY(0),
      R => SS(0)
    );
\RD_ADDR_GRAY_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RD_ADDR_GRAY[1]_i_1__0_n_0\,
      Q => RD_ADDR_GRAY(1),
      R => SS(0)
    );
\RD_ADDR_GRAY_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RD_ADDR_GRAY[2]_i_1__0_n_0\,
      Q => RD_ADDR_GRAY(2),
      R => SS(0)
    );
\RD_ADDR_GRAY_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RD_ADDR_GRAY[3]_i_1__0_n_0\,
      Q => RD_ADDR_GRAY(3),
      R => SS(0)
    );
\RD_ADDR_GRAY_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RD_ADDR_GRAY[4]_i_1__0_n_0\,
      Q => RD_ADDR_GRAY(4),
      R => SS(0)
    );
\RD_ADDR_GRAY_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RD_ADDR_GRAY[5]_i_1__0_n_0\,
      Q => RD_ADDR_GRAY(5),
      R => SS(0)
    );
\RD_ADDR_GRAY_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RD_ADDR_PLUS2_reg_n_0_[6]\,
      Q => RD_ADDR_GRAY(6),
      R => SS(0)
    );
\RD_ADDR_PLUS1_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => \RD_ADDR_PLUS2_reg_n_0_[0]\,
      Q => RD_ADDR_PLUS1(0),
      S => SS(0)
    );
\RD_ADDR_PLUS1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => p_1_in,
      Q => RD_ADDR_PLUS1(1),
      R => SS(0)
    );
\RD_ADDR_PLUS1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => \RD_ADDR_PLUS2_reg_n_0_[2]\,
      Q => RD_ADDR_PLUS1(2),
      R => SS(0)
    );
\RD_ADDR_PLUS1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => p_3_in,
      Q => RD_ADDR_PLUS1(3),
      R => SS(0)
    );
\RD_ADDR_PLUS1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => p_4_in,
      Q => RD_ADDR_PLUS1(4),
      R => SS(0)
    );
\RD_ADDR_PLUS1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => p_5_in,
      Q => RD_ADDR_PLUS1(5),
      R => SS(0)
    );
\RD_ADDR_PLUS1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => \RD_ADDR_PLUS2_reg_n_0_[6]\,
      Q => RD_ADDR_PLUS1(6),
      R => SS(0)
    );
\RD_ADDR_PLUS2[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \RD_ADDR_PLUS2_reg_n_0_[0]\,
      O => plusOp(0)
    );
\RD_ADDR_PLUS2[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \RD_ADDR_PLUS2_reg_n_0_[0]\,
      I1 => p_1_in,
      I2 => \RD_ADDR_PLUS2_reg_n_0_[2]\,
      O => plusOp(2)
    );
\RD_ADDR_PLUS2[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => p_3_in,
      I1 => \RD_ADDR_PLUS2_reg_n_0_[0]\,
      I2 => p_1_in,
      I3 => \RD_ADDR_PLUS2_reg_n_0_[2]\,
      O => plusOp(3)
    );
\RD_ADDR_PLUS2[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => p_4_in,
      I1 => \RD_ADDR_PLUS2_reg_n_0_[2]\,
      I2 => p_1_in,
      I3 => \RD_ADDR_PLUS2_reg_n_0_[0]\,
      I4 => p_3_in,
      O => plusOp(4)
    );
\RD_ADDR_PLUS2[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => p_5_in,
      I1 => p_3_in,
      I2 => \RD_ADDR_PLUS2_reg_n_0_[0]\,
      I3 => p_1_in,
      I4 => \RD_ADDR_PLUS2_reg_n_0_[2]\,
      I5 => p_4_in,
      O => plusOp(5)
    );
\RD_ADDR_PLUS2[6]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \RD_ADDR_PLUS2_reg_n_0_[6]\,
      I1 => p_4_in,
      I2 => \RD_ADDR_PLUS2[6]_i_2__0_n_0\,
      I3 => p_3_in,
      I4 => p_5_in,
      O => plusOp(6)
    );
\RD_ADDR_PLUS2[6]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \RD_ADDR_PLUS2_reg_n_0_[2]\,
      I1 => p_1_in,
      I2 => \RD_ADDR_PLUS2_reg_n_0_[0]\,
      O => \RD_ADDR_PLUS2[6]_i_2__0_n_0\
    );
\RD_ADDR_PLUS2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => plusOp(0),
      Q => \RD_ADDR_PLUS2_reg_n_0_[0]\,
      R => SS(0)
    );
\RD_ADDR_PLUS2_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => \RD_ADDR_GRAY[0]_i_1__0_n_0\,
      Q => p_1_in,
      S => SS(0)
    );
\RD_ADDR_PLUS2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => plusOp(2),
      Q => \RD_ADDR_PLUS2_reg_n_0_[2]\,
      R => SS(0)
    );
\RD_ADDR_PLUS2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => plusOp(3),
      Q => p_3_in,
      R => SS(0)
    );
\RD_ADDR_PLUS2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => plusOp(4),
      Q => p_4_in,
      R => SS(0)
    );
\RD_ADDR_PLUS2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => plusOp(5),
      Q => p_5_in,
      R => SS(0)
    );
\RD_ADDR_PLUS2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => plusOp(6),
      Q => \RD_ADDR_PLUS2_reg_n_0_[6]\,
      R => SS(0)
    );
\RD_ADDR_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => RD_ADDR_PLUS1(0),
      Q => RD_ADDR(0),
      R => SS(0)
    );
\RD_ADDR_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => RD_ADDR_PLUS1(1),
      Q => RD_ADDR(1),
      R => SS(0)
    );
\RD_ADDR_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => RD_ADDR_PLUS1(2),
      Q => RD_ADDR(2),
      R => SS(0)
    );
\RD_ADDR_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => RD_ADDR_PLUS1(3),
      Q => RD_ADDR(3),
      R => SS(0)
    );
\RD_ADDR_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => RD_ADDR_PLUS1(4),
      Q => RD_ADDR(4),
      R => SS(0)
    );
\RD_ADDR_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => RD_ADDR_PLUS1(5),
      Q => RD_ADDR(5),
      R => SS(0)
    );
\RD_ADDR_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => RD_ADDR_PLUS1(6),
      Q => RD_ADDR(6),
      R => SS(0)
    );
\RD_DATA_REG_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => \GEN_FIFO[0].RD_DATA_reg_n_0_[0]\,
      Q => RD_DATA_REG(0),
      R => SS(0)
    );
\RD_DATA_REG_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => \GEN_FIFO[10].RD_DATA_reg_n_0_[10]\,
      Q => RD_DATA_REG(10),
      R => SS(0)
    );
\RD_DATA_REG_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => \GEN_FIFO[11].RD_DATA_reg_n_0_[11]\,
      Q => RD_DATA_REG(11),
      R => SS(0)
    );
\RD_DATA_REG_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => \GEN_FIFO[12].RD_DATA_reg_n_0_[12]\,
      Q => RD_DATA_REG(12),
      R => SS(0)
    );
\RD_DATA_REG_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => \GEN_FIFO[13].RD_DATA_reg_n_0_[13]\,
      Q => RD_DATA_REG(13),
      R => SS(0)
    );
\RD_DATA_REG_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => p_2_in(0),
      Q => RD_DATA_REG(16),
      R => SS(0)
    );
\RD_DATA_REG_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => p_2_in(1),
      Q => RD_DATA_REG(17),
      R => SS(0)
    );
\RD_DATA_REG_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => p_2_in(2),
      Q => RD_DATA_REG(18),
      R => SS(0)
    );
\RD_DATA_REG_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => p_2_in(3),
      Q => RD_DATA_REG(19),
      R => SS(0)
    );
\RD_DATA_REG_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => \GEN_FIFO[1].RD_DATA_reg_n_0_[1]\,
      Q => RD_DATA_REG(1),
      R => SS(0)
    );
\RD_DATA_REG_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => p_2_in(4),
      Q => RD_DATA_REG(20),
      R => SS(0)
    );
\RD_DATA_REG_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => p_2_in(5),
      Q => RD_DATA_REG(21),
      R => SS(0)
    );
\RD_DATA_REG_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => p_2_in(6),
      Q => RD_DATA_REG(22),
      R => SS(0)
    );
\RD_DATA_REG_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => p_2_in(7),
      Q => RD_DATA_REG(23),
      R => SS(0)
    );
\RD_DATA_REG_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => \GEN_FIFO[25].RD_DATA_reg_n_0_[25]\,
      Q => RD_DATA_REG(25),
      R => SS(0)
    );
\RD_DATA_REG_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => \GEN_FIFO[26].RD_DATA_reg_n_0_[26]\,
      Q => RD_DATA_REG(26),
      R => SS(0)
    );
\RD_DATA_REG_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => \GEN_FIFO[27].RD_DATA_reg_n_0_[27]\,
      Q => RD_DATA_REG(27),
      R => SS(0)
    );
\RD_DATA_REG_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => \GEN_FIFO[28].RD_DATA_reg\,
      Q => RD_DATA_REG(28),
      R => SS(0)
    );
\RD_DATA_REG_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => \GEN_FIFO[2].RD_DATA_reg_n_0_[2]\,
      Q => RD_DATA_REG(2),
      R => SS(0)
    );
\RD_DATA_REG_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => \GEN_FIFO[3].RD_DATA_reg_n_0_[3]\,
      Q => RD_DATA_REG(3),
      R => SS(0)
    );
\RD_DATA_REG_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => \GEN_FIFO[4].RD_DATA_reg_n_0_[4]\,
      Q => RD_DATA_REG(4),
      R => SS(0)
    );
\RD_DATA_REG_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => \GEN_FIFO[5].RD_DATA_reg_n_0_[5]\,
      Q => RD_DATA_REG(5),
      R => SS(0)
    );
\RD_DATA_REG_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => \GEN_FIFO[6].RD_DATA_reg_n_0_[6]\,
      Q => RD_DATA_REG(6),
      R => SS(0)
    );
\RD_DATA_REG_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => \GEN_FIFO[7].RD_DATA_reg_n_0_[7]\,
      Q => RD_DATA_REG(7),
      R => SS(0)
    );
\RD_DATA_REG_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => \GEN_FIFO[9].RD_DATA_reg_n_0_[9]\,
      Q => RD_DATA_REG(9),
      R => SS(0)
    );
\RD_ENABLE_i_10__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFD"
    )
        port map (
      I0 => p_2_in(6),
      I1 => p_2_in(1),
      I2 => p_2_in(5),
      I3 => \GEN_FIFO[27].RD_DATA_reg_n_0_[27]\,
      I4 => p_2_in(3),
      O => \RD_ENABLE_i_10__0_n_0\
    );
\RD_ENABLE_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444444444404"
    )
        port map (
      I0 => SS(0),
      I1 => EVEN,
      I2 => \RD_ENABLE_i_2__0_n_0\,
      I3 => \RD_ENABLE_i_3__0_n_0\,
      I4 => RD_OCCUPANCY(6),
      I5 => \RD_ENABLE_i_4__0_n_0\,
      O => \RD_ENABLE_i_1__0_n_0\
    );
\RD_ENABLE_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000180FFFFFFFF"
    )
        port map (
      I0 => \GEN_FIFO[7].RD_DATA_reg_n_0_[7]\,
      I1 => \GEN_FIFO[0].RD_DATA_reg_n_0_[0]\,
      I2 => \GEN_FIFO[2].RD_DATA_reg_n_0_[2]\,
      I3 => \GEN_FIFO[4].RD_DATA_reg_n_0_[4]\,
      I4 => \RD_ENABLE_i_5__0_n_0\,
      I5 => \RD_ENABLE_i_6__0_n_0\,
      O => \RD_ENABLE_i_2__0_n_0\
    );
\RD_ENABLE_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => RD_OCCUPANCY(3),
      I1 => RD_OCCUPANCY(2),
      I2 => RD_OCCUPANCY(5),
      I3 => RD_OCCUPANCY(4),
      I4 => RD_OCCUPANCY(0),
      I5 => RD_OCCUPANCY(1),
      O => \RD_ENABLE_i_3__0_n_0\
    );
\RD_ENABLE_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF0000BFFFBFFF"
    )
        port map (
      I0 => \RD_ENABLE_i_7__0_n_0\,
      I1 => \GEN_FIFO[3].RD_DATA_reg_n_0_[3]\,
      I2 => \GEN_FIFO[7].RD_DATA_reg_n_0_[7]\,
      I3 => \GEN_FIFO[2].RD_DATA_reg_n_0_[2]\,
      I4 => \RD_ENABLE_i_8__0_n_0\,
      I5 => \RD_ENABLE_i_9__0_n_0\,
      O => \RD_ENABLE_i_4__0_n_0\
    );
\RD_ENABLE_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFD"
    )
        port map (
      I0 => \GEN_FIFO[6].RD_DATA_reg_n_0_[6]\,
      I1 => \GEN_FIFO[1].RD_DATA_reg_n_0_[1]\,
      I2 => \GEN_FIFO[5].RD_DATA_reg_n_0_[5]\,
      I3 => \GEN_FIFO[11].RD_DATA_reg_n_0_[11]\,
      I4 => \GEN_FIFO[3].RD_DATA_reg_n_0_[3]\,
      O => \RD_ENABLE_i_5__0_n_0\
    );
\RD_ENABLE_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEBFFF"
    )
        port map (
      I0 => \RD_ENABLE_i_10__0_n_0\,
      I1 => p_2_in(2),
      I2 => p_2_in(7),
      I3 => p_2_in(0),
      I4 => p_2_in(4),
      O => \RD_ENABLE_i_6__0_n_0\
    );
\RD_ENABLE_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFFFFFFFFFF"
    )
        port map (
      I0 => \GEN_FIFO[11].RD_DATA_reg_n_0_[11]\,
      I1 => \GEN_FIFO[1].RD_DATA_reg_n_0_[1]\,
      I2 => \GEN_FIFO[0].RD_DATA_reg_n_0_[0]\,
      I3 => \GEN_FIFO[6].RD_DATA_reg_n_0_[6]\,
      I4 => \GEN_FIFO[5].RD_DATA_reg_n_0_[5]\,
      I5 => \GEN_FIFO[4].RD_DATA_reg_n_0_[4]\,
      O => \RD_ENABLE_i_7__0_n_0\
    );
\RD_ENABLE_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7FFFFFFFFFFF"
    )
        port map (
      I0 => p_2_in(4),
      I1 => p_2_in(7),
      I2 => p_2_in(3),
      I3 => \GEN_FIFO[27].RD_DATA_reg_n_0_[27]\,
      I4 => p_2_in(0),
      I5 => p_2_in(5),
      O => \RD_ENABLE_i_8__0_n_0\
    );
\RD_ENABLE_i_9__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => p_2_in(2),
      I1 => p_2_in(6),
      I2 => p_2_in(1),
      O => \RD_ENABLE_i_9__0_n_0\
    );
RD_ENABLE_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RD_ENABLE_i_1__0_n_0\,
      Q => RD_ENABLE,
      R => '0'
    );
\RD_OCCUPANCY_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_OCCUPANCY01_out(0),
      Q => RD_OCCUPANCY(0),
      R => SS(0)
    );
\RD_OCCUPANCY_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_OCCUPANCY01_out(1),
      Q => RD_OCCUPANCY(1),
      R => SS(0)
    );
\RD_OCCUPANCY_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_OCCUPANCY01_out(2),
      Q => RD_OCCUPANCY(2),
      R => SS(0)
    );
\RD_OCCUPANCY_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_OCCUPANCY01_out(3),
      Q => RD_OCCUPANCY(3),
      R => SS(0)
    );
\RD_OCCUPANCY_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_OCCUPANCY01_out(4),
      Q => RD_OCCUPANCY(4),
      R => SS(0)
    );
\RD_OCCUPANCY_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_OCCUPANCY01_out(5),
      Q => RD_OCCUPANCY(5),
      R => SS(0)
    );
\RD_OCCUPANCY_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => userclk,
      CE => '1',
      D => RD_OCCUPANCY01_out(6),
      Q => RD_OCCUPANCY(6),
      S => SS(0)
    );
\RECLOCK_RD_ADDRGRAY[0].SYNC_RD_ADDRGRAY\: entity work.quadsgmii_0_TEST_qsgmii_sync_block_120
     port map (
      Q(0) => RD_ADDR_GRAY(0),
      data_out => \RECLOCK_RD_ADDRGRAY[0].SYNC_RD_ADDRGRAY_n_0\,
      rxrecclk => rxrecclk
    );
\RECLOCK_RD_ADDRGRAY[1].SYNC_RD_ADDRGRAY\: entity work.quadsgmii_0_TEST_qsgmii_sync_block_121
     port map (
      Q(1 downto 0) => WR_ADDR(1 downto 0),
      S(1) => \RECLOCK_RD_ADDRGRAY[1].SYNC_RD_ADDRGRAY_n_0\,
      S(0) => \RECLOCK_RD_ADDRGRAY[1].SYNC_RD_ADDRGRAY_n_1\,
      \WR_OCCUPANCY[6]_i_8__0_0\ => \RECLOCK_RD_ADDRGRAY[5].SYNC_RD_ADDRGRAY_n_1\,
      \WR_OCCUPANCY[6]_i_8__0_1\ => p_17_in,
      \WR_OCCUPANCY[6]_i_8__0_2\ => p_1_in18_in,
      \WR_OCCUPANCY[6]_i_8__0_3\ => p_3_in24_in,
      \WR_OCCUPANCY_reg[6]\ => \RECLOCK_RD_ADDRGRAY[0].SYNC_RD_ADDRGRAY_n_0\,
      data_out => p_2_in21_in,
      data_sync_reg1_0(0) => RD_ADDR_GRAY(1),
      rxrecclk => rxrecclk
    );
\RECLOCK_RD_ADDRGRAY[2].SYNC_RD_ADDRGRAY\: entity work.quadsgmii_0_TEST_qsgmii_sync_block_122
     port map (
      Q(0) => RD_ADDR_GRAY(2),
      data_out => p_3_in24_in,
      rxrecclk => rxrecclk
    );
\RECLOCK_RD_ADDRGRAY[3].SYNC_RD_ADDRGRAY\: entity work.quadsgmii_0_TEST_qsgmii_sync_block_123
     port map (
      Q(0) => WR_ADDR(2),
      S(0) => \RECLOCK_RD_ADDRGRAY[3].SYNC_RD_ADDRGRAY_n_0\,
      \WR_OCCUPANCY_reg[6]\ => \RECLOCK_RD_ADDRGRAY[5].SYNC_RD_ADDRGRAY_n_1\,
      \WR_OCCUPANCY_reg[6]_0\ => p_17_in,
      \WR_OCCUPANCY_reg[6]_1\ => p_1_in18_in,
      \WR_OCCUPANCY_reg[6]_2\ => p_3_in24_in,
      data_out => p_2_in21_in,
      data_sync_reg1_0(0) => RD_ADDR_GRAY(3),
      rxrecclk => rxrecclk
    );
\RECLOCK_RD_ADDRGRAY[4].SYNC_RD_ADDRGRAY\: entity work.quadsgmii_0_TEST_qsgmii_sync_block_124
     port map (
      Q(0) => WR_ADDR(3),
      S(0) => \RECLOCK_RD_ADDRGRAY[4].SYNC_RD_ADDRGRAY_n_0\,
      \WR_OCCUPANCY_reg[6]\ => p_17_in,
      \WR_OCCUPANCY_reg[6]_0\ => \RECLOCK_RD_ADDRGRAY[5].SYNC_RD_ADDRGRAY_n_1\,
      \WR_OCCUPANCY_reg[6]_1\ => p_2_in21_in,
      data_out => p_1_in18_in,
      data_sync_reg1_0(0) => RD_ADDR_GRAY(4),
      rxrecclk => rxrecclk
    );
\RECLOCK_RD_ADDRGRAY[5].SYNC_RD_ADDRGRAY\: entity work.quadsgmii_0_TEST_qsgmii_sync_block_125
     port map (
      Q(0) => WR_ADDR(4),
      S(0) => \RECLOCK_RD_ADDRGRAY[5].SYNC_RD_ADDRGRAY_n_0\,
      \WR_OCCUPANCY_reg[6]\ => p_17_in,
      \WR_OCCUPANCY_reg[6]_0\ => p_1_in18_in,
      data_out => \RECLOCK_RD_ADDRGRAY[5].SYNC_RD_ADDRGRAY_n_1\,
      data_sync_reg1_0(0) => RD_ADDR_GRAY(5),
      rxrecclk => rxrecclk
    );
\RECLOCK_RD_ADDRGRAY[6].SYNC_RD_ADDRGRAY\: entity work.quadsgmii_0_TEST_qsgmii_sync_block_126
     port map (
      D(5 downto 0) => WR_OCCUPANCY00_out(6 downto 1),
      Q(6 downto 0) => WR_ADDR(6 downto 0),
      S(4) => \RECLOCK_RD_ADDRGRAY[5].SYNC_RD_ADDRGRAY_n_0\,
      S(3) => \RECLOCK_RD_ADDRGRAY[4].SYNC_RD_ADDRGRAY_n_0\,
      S(2) => \RECLOCK_RD_ADDRGRAY[3].SYNC_RD_ADDRGRAY_n_0\,
      S(1) => \RECLOCK_RD_ADDRGRAY[1].SYNC_RD_ADDRGRAY_n_0\,
      S(0) => \RECLOCK_RD_ADDRGRAY[1].SYNC_RD_ADDRGRAY_n_1\,
      \WR_OCCUPANCY_reg[6]\ => \RECLOCK_RD_ADDRGRAY[5].SYNC_RD_ADDRGRAY_n_1\,
      data_out => p_17_in,
      data_sync_reg1_0(0) => RD_ADDR_GRAY(6),
      rxrecclk => rxrecclk
    );
\RECLOCK_WR_ADDRGRAY[0].SYNC_WR_ADDRGRAY\: entity work.quadsgmii_0_TEST_qsgmii_sync_block_127
     port map (
      DI(0) => GRAY_TO_BIN(0),
      GRAY_TO_BIN(0) => GRAY_TO_BIN(1),
      Q(0) => \WR_ADDR_GRAY_reg_n_0_[0]\,
      data_out => p_0_out,
      userclk => userclk
    );
\RECLOCK_WR_ADDRGRAY[1].SYNC_WR_ADDRGRAY\: entity work.quadsgmii_0_TEST_qsgmii_sync_block_128
     port map (
      D(6 downto 0) => RD_OCCUPANCY01_out(6 downto 0),
      DI(4 downto 1) => GRAY_TO_BIN(5 downto 2),
      DI(0) => GRAY_TO_BIN(0),
      GRAY_TO_BIN(0) => GRAY_TO_BIN(1),
      Q(1 downto 0) => RD_ADDR(1 downto 0),
      \RD_OCCUPANCY_reg[6]\ => p_3_out,
      \RD_OCCUPANCY_reg[6]_0\ => p_5_out,
      \RD_OCCUPANCY_reg[6]_1\ => DATA_OUT,
      \RD_OCCUPANCY_reg[6]_2\ => p_4_out,
      \RD_OCCUPANCY_reg[6]_3\ => p_2_out,
      S(4) => \RECLOCK_WR_ADDRGRAY[6].SYNC_WR_ADDRGRAY_n_0\,
      S(3) => \RECLOCK_WR_ADDRGRAY[6].SYNC_WR_ADDRGRAY_n_1\,
      S(2) => \RECLOCK_WR_ADDRGRAY[5].SYNC_WR_ADDRGRAY_n_0\,
      S(1) => \RECLOCK_WR_ADDRGRAY[4].SYNC_WR_ADDRGRAY_n_0\,
      S(0) => \RECLOCK_WR_ADDRGRAY[3].SYNC_WR_ADDRGRAY_n_0\,
      data_out => p_0_out,
      data_sync_reg1_0(0) => \WR_ADDR_GRAY_reg_n_0_[1]\,
      userclk => userclk
    );
\RECLOCK_WR_ADDRGRAY[2].SYNC_WR_ADDRGRAY\: entity work.quadsgmii_0_TEST_qsgmii_sync_block_129
     port map (
      DI(0) => GRAY_TO_BIN(2),
      Q(0) => \WR_ADDR_GRAY_reg_n_0_[2]\,
      \RD_OCCUPANCY_reg[6]\ => p_4_out,
      \RD_OCCUPANCY_reg[6]_0\ => DATA_OUT,
      \RD_OCCUPANCY_reg[6]_1\ => p_5_out,
      \RD_OCCUPANCY_reg[6]_2\ => p_3_out,
      data_out => p_2_out,
      userclk => userclk
    );
\RECLOCK_WR_ADDRGRAY[3].SYNC_WR_ADDRGRAY\: entity work.quadsgmii_0_TEST_qsgmii_sync_block_130
     port map (
      DI(0) => GRAY_TO_BIN(3),
      Q(0) => RD_ADDR(2),
      \RD_OCCUPANCY_reg[6]\ => p_5_out,
      \RD_OCCUPANCY_reg[6]_0\ => DATA_OUT,
      \RD_OCCUPANCY_reg[6]_1\ => p_4_out,
      \RD_OCCUPANCY_reg[6]_2\ => p_2_out,
      S(0) => \RECLOCK_WR_ADDRGRAY[3].SYNC_WR_ADDRGRAY_n_0\,
      data_out => p_3_out,
      data_sync_reg1_0(0) => \WR_ADDR_GRAY_reg_n_0_[3]\,
      userclk => userclk
    );
\RECLOCK_WR_ADDRGRAY[4].SYNC_WR_ADDRGRAY\: entity work.quadsgmii_0_TEST_qsgmii_sync_block_131
     port map (
      DI(0) => GRAY_TO_BIN(4),
      Q(0) => RD_ADDR(3),
      \RD_OCCUPANCY_reg[6]\ => DATA_OUT,
      \RD_OCCUPANCY_reg[6]_0\ => p_5_out,
      \RD_OCCUPANCY_reg[6]_1\ => p_3_out,
      S(0) => \RECLOCK_WR_ADDRGRAY[4].SYNC_WR_ADDRGRAY_n_0\,
      data_out => p_4_out,
      data_sync_reg1_0(0) => \WR_ADDR_GRAY_reg_n_0_[4]\,
      userclk => userclk
    );
\RECLOCK_WR_ADDRGRAY[5].SYNC_WR_ADDRGRAY\: entity work.quadsgmii_0_TEST_qsgmii_sync_block_132
     port map (
      DI(0) => GRAY_TO_BIN(5),
      Q(0) => RD_ADDR(4),
      \RD_OCCUPANCY_reg[6]\ => DATA_OUT,
      \RD_OCCUPANCY_reg[6]_0\ => p_4_out,
      S(0) => \RECLOCK_WR_ADDRGRAY[5].SYNC_WR_ADDRGRAY_n_0\,
      data_out => p_5_out,
      data_sync_reg1_0(0) => \WR_ADDR_GRAY_reg_n_0_[5]\,
      userclk => userclk
    );
\RECLOCK_WR_ADDRGRAY[6].SYNC_WR_ADDRGRAY\: entity work.quadsgmii_0_TEST_qsgmii_sync_block_133
     port map (
      Q(1 downto 0) => RD_ADDR(6 downto 5),
      \RD_OCCUPANCY_reg[6]\ => p_5_out,
      S(1) => \RECLOCK_WR_ADDRGRAY[6].SYNC_WR_ADDRGRAY_n_0\,
      S(0) => \RECLOCK_WR_ADDRGRAY[6].SYNC_WR_ADDRGRAY_n_1\,
      data_out => DATA_OUT,
      data_sync_reg1_0(0) => DATA_IN,
      userclk => userclk
    );
\REMOVE_IDLE_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF00800000"
    )
        port map (
      I0 => I1_DETECTED_WR,
      I1 => WR_OCCUPANCY(6),
      I2 => I1_DETECTED_WR_REG,
      I3 => \REMOVE_IDLE_i_2__0_n_0\,
      I4 => WR_TOGGLE,
      I5 => REMOVE_IDLE,
      O => \REMOVE_IDLE_i_1__0_n_0\
    );
\REMOVE_IDLE_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => WR_OCCUPANCY(1),
      I1 => WR_OCCUPANCY(5),
      I2 => WR_OCCUPANCY(3),
      I3 => WR_OCCUPANCY(2),
      I4 => WR_OCCUPANCY(4),
      O => \REMOVE_IDLE_i_2__0_n_0\
    );
REMOVE_IDLE_reg: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => \REMOVE_IDLE_i_1__0_n_0\,
      Q => REMOVE_IDLE,
      R => RESET_OUT
    );
\RXBUFERR_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFA800"
    )
        port map (
      I0 => \RXBUFERR_i_2__0_n_0\,
      I1 => RD_OCCUPANCY(1),
      I2 => RD_OCCUPANCY(0),
      I3 => RD_OCCUPANCY(6),
      I4 => \RXBUFERR_i_3__0_n_0\,
      I5 => \^rxbufstatus\(0),
      O => \RXBUFERR_i_1__0_n_0\
    );
\RXBUFERR_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => RD_OCCUPANCY(4),
      I1 => RD_OCCUPANCY(5),
      I2 => RD_OCCUPANCY(2),
      I3 => RD_OCCUPANCY(3),
      O => \RXBUFERR_i_2__0_n_0\
    );
\RXBUFERR_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => RD_OCCUPANCY(4),
      I1 => RD_OCCUPANCY(5),
      I2 => RD_OCCUPANCY(2),
      I3 => RD_OCCUPANCY(3),
      I4 => RD_OCCUPANCY(6),
      I5 => \RXBUFERR_i_4__0_n_0\,
      O => \RXBUFERR_i_3__0_n_0\
    );
\RXBUFERR_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => RD_OCCUPANCY(1),
      I1 => RD_OCCUPANCY(0),
      O => \RXBUFERR_i_4__0_n_0\
    );
RXBUFERR_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RXBUFERR_i_1__0_n_0\,
      Q => \^rxbufstatus\(0),
      R => SS(0)
    );
\RXCHARISCOMMA_USR_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => RD_DATA_REG(28),
      I1 => EVEN,
      I2 => RD_DATA_REG(12),
      O => \RXCHARISCOMMA_USR_i_1__0_n_0\
    );
RXCHARISCOMMA_USR_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RXCHARISCOMMA_USR_i_1__0_n_0\,
      Q => RXCHARISCOMMA_USR,
      R => SS(0)
    );
\RXCHARISK_USR_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => RD_DATA_REG(27),
      I1 => EVEN,
      I2 => RD_DATA_REG(11),
      O => \RXCHARISK_USR_i_1__0_n_0\
    );
RXCHARISK_USR_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RXCHARISK_USR_i_1__0_n_0\,
      Q => RXCHARISK_USR,
      R => SS(0)
    );
\RXCLKCORCNT[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \^insert_idle_reg\,
      I1 => \^d\(0),
      I2 => RD_DATA_REG(13),
      O => \RXCLKCORCNT[0]_i_1__0_n_0\
    );
\RXCLKCORCNT[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10001010"
    )
        port map (
      I0 => RESET_IN,
      I1 => MGT_RX_RESET,
      I2 => \^insert_idle_reg\,
      I3 => \^d\(0),
      I4 => RD_DATA_REG(13),
      O => \RXCLKCORCNT[2]_i_1__0_n_0\
    );
\RXCLKCORCNT_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RXCLKCORCNT[0]_i_1__0_n_0\,
      Q => \^d\(0),
      R => SS(0)
    );
\RXCLKCORCNT_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RXCLKCORCNT[2]_i_1__0_n_0\,
      Q => \^d\(1),
      R => '0'
    );
\RXDATA_USR[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => RD_DATA_REG(16),
      I1 => EVEN,
      I2 => RD_DATA_REG(0),
      O => \RXDATA_USR[0]_i_1__0_n_0\
    );
\RXDATA_USR[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => RD_DATA_REG(17),
      I1 => EVEN,
      I2 => RD_DATA_REG(1),
      O => \RXDATA_USR[1]_i_1__0_n_0\
    );
\RXDATA_USR[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => RD_DATA_REG(18),
      I1 => EVEN,
      I2 => RD_DATA_REG(2),
      O => \RXDATA_USR[2]_i_1__0_n_0\
    );
\RXDATA_USR[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => RD_DATA_REG(19),
      I1 => EVEN,
      I2 => RD_DATA_REG(3),
      O => \RXDATA_USR[3]_i_1__0_n_0\
    );
\RXDATA_USR[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => RD_DATA_REG(20),
      I1 => EVEN,
      I2 => RD_DATA_REG(4),
      O => \RXDATA_USR[4]_i_1__0_n_0\
    );
\RXDATA_USR[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => RD_DATA_REG(21),
      I1 => EVEN,
      I2 => RD_DATA_REG(5),
      O => \RXDATA_USR[5]_i_1__0_n_0\
    );
\RXDATA_USR[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => RD_DATA_REG(22),
      I1 => EVEN,
      I2 => RD_DATA_REG(6),
      O => \RXDATA_USR[6]_i_1__0_n_0\
    );
\RXDATA_USR[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => RD_DATA_REG(23),
      I1 => EVEN,
      I2 => RD_DATA_REG(7),
      O => \RXDATA_USR[7]_i_1__0_n_0\
    );
\RXDATA_USR_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RXDATA_USR[0]_i_1__0_n_0\,
      Q => Q(0),
      R => SS(0)
    );
\RXDATA_USR_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RXDATA_USR[1]_i_1__0_n_0\,
      Q => Q(1),
      R => SS(0)
    );
\RXDATA_USR_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RXDATA_USR[2]_i_1__0_n_0\,
      Q => Q(2),
      R => SS(0)
    );
\RXDATA_USR_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RXDATA_USR[3]_i_1__0_n_0\,
      Q => Q(3),
      R => SS(0)
    );
\RXDATA_USR_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RXDATA_USR[4]_i_1__0_n_0\,
      Q => Q(4),
      R => SS(0)
    );
\RXDATA_USR_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RXDATA_USR[5]_i_1__0_n_0\,
      Q => Q(5),
      R => SS(0)
    );
\RXDATA_USR_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RXDATA_USR[6]_i_1__0_n_0\,
      Q => Q(6),
      R => SS(0)
    );
\RXDATA_USR_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RXDATA_USR[7]_i_1__0_n_0\,
      Q => Q(7),
      R => SS(0)
    );
\RXDISPERR_USR_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => RD_DATA_REG(26),
      I1 => EVEN,
      I2 => RD_DATA_REG(10),
      O => \RXDISPERR_USR_i_1__0_n_0\
    );
RXDISPERR_USR_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RXDISPERR_USR_i_1__0_n_0\,
      Q => RXDISPERR_USR,
      R => SS(0)
    );
\RXNOTINTABLE_USR_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => RD_DATA_REG(25),
      I1 => EVEN,
      I2 => RD_DATA_REG(9),
      O => \RXNOTINTABLE_USR_i_1__0_n_0\
    );
RXNOTINTABLE_USR_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RXNOTINTABLE_USR_i_1__0_n_0\,
      Q => RXNOTINTABLE_USR,
      R => SS(0)
    );
\WR_ADDR_GRAY[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \WR_ADDR_PLUS2_reg_n_0_[0]\,
      I1 => p_1_in5_in,
      O => BIN_TO_GRAY(0)
    );
\WR_ADDR_GRAY[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in5_in,
      I1 => p_2_in7_in,
      O => BIN_TO_GRAY(1)
    );
\WR_ADDR_GRAY[2]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_2_in7_in,
      I1 => p_3_in9_in,
      O => BIN_TO_GRAY(2)
    );
\WR_ADDR_GRAY[3]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_3_in9_in,
      I1 => p_4_in11_in,
      O => BIN_TO_GRAY(3)
    );
\WR_ADDR_GRAY[4]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_4_in11_in,
      I1 => p_5_in13_in,
      O => BIN_TO_GRAY(4)
    );
\WR_ADDR_GRAY[5]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_5_in13_in,
      I1 => \WR_ADDR_PLUS2_reg_n_0_[6]\,
      O => BIN_TO_GRAY(5)
    );
\WR_ADDR_GRAY_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => rxrecclk,
      CE => '1',
      D => BIN_TO_GRAY(0),
      Q => \WR_ADDR_GRAY_reg_n_0_[0]\,
      S => RESET_OUT
    );
\WR_ADDR_GRAY_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => BIN_TO_GRAY(1),
      Q => \WR_ADDR_GRAY_reg_n_0_[1]\,
      R => RESET_OUT
    );
\WR_ADDR_GRAY_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => BIN_TO_GRAY(2),
      Q => \WR_ADDR_GRAY_reg_n_0_[2]\,
      R => RESET_OUT
    );
\WR_ADDR_GRAY_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => BIN_TO_GRAY(3),
      Q => \WR_ADDR_GRAY_reg_n_0_[3]\,
      R => RESET_OUT
    );
\WR_ADDR_GRAY_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => BIN_TO_GRAY(4),
      Q => \WR_ADDR_GRAY_reg_n_0_[4]\,
      R => RESET_OUT
    );
\WR_ADDR_GRAY_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => rxrecclk,
      CE => '1',
      D => BIN_TO_GRAY(5),
      Q => \WR_ADDR_GRAY_reg_n_0_[5]\,
      S => RESET_OUT
    );
\WR_ADDR_GRAY_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => rxrecclk,
      CE => '1',
      D => \WR_ADDR_PLUS2_reg_n_0_[6]\,
      Q => DATA_IN,
      S => RESET_OUT
    );
\WR_ADDR_PLUS1_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => rxrecclk,
      CE => WE,
      D => \WR_ADDR_PLUS2_reg_n_0_[0]\,
      Q => WR_ADDR_PLUS1(0),
      S => RESET_OUT
    );
\WR_ADDR_PLUS1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WE,
      D => p_1_in5_in,
      Q => WR_ADDR_PLUS1(1),
      R => RESET_OUT
    );
\WR_ADDR_PLUS1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WE,
      D => p_2_in7_in,
      Q => WR_ADDR_PLUS1(2),
      R => RESET_OUT
    );
\WR_ADDR_PLUS1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WE,
      D => p_3_in9_in,
      Q => WR_ADDR_PLUS1(3),
      R => RESET_OUT
    );
\WR_ADDR_PLUS1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WE,
      D => p_4_in11_in,
      Q => WR_ADDR_PLUS1(4),
      R => RESET_OUT
    );
\WR_ADDR_PLUS1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WE,
      D => p_5_in13_in,
      Q => WR_ADDR_PLUS1(5),
      R => RESET_OUT
    );
\WR_ADDR_PLUS1_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => rxrecclk,
      CE => WE,
      D => \WR_ADDR_PLUS2_reg_n_0_[6]\,
      Q => WR_ADDR_PLUS1(6),
      S => RESET_OUT
    );
\WR_ADDR_PLUS2[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \WR_ADDR_PLUS2_reg_n_0_[0]\,
      O => \plusOp__0\(0)
    );
\WR_ADDR_PLUS2[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \WR_ADDR_PLUS2_reg_n_0_[0]\,
      I1 => p_1_in5_in,
      I2 => p_2_in7_in,
      O => \plusOp__0\(2)
    );
\WR_ADDR_PLUS2[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => p_3_in9_in,
      I1 => \WR_ADDR_PLUS2_reg_n_0_[0]\,
      I2 => p_1_in5_in,
      I3 => p_2_in7_in,
      O => \plusOp__0\(3)
    );
\WR_ADDR_PLUS2[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => p_4_in11_in,
      I1 => p_2_in7_in,
      I2 => p_1_in5_in,
      I3 => \WR_ADDR_PLUS2_reg_n_0_[0]\,
      I4 => p_3_in9_in,
      O => \plusOp__0\(4)
    );
\WR_ADDR_PLUS2[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => p_5_in13_in,
      I1 => p_3_in9_in,
      I2 => \WR_ADDR_PLUS2_reg_n_0_[0]\,
      I3 => p_1_in5_in,
      I4 => p_2_in7_in,
      I5 => p_4_in11_in,
      O => \plusOp__0\(5)
    );
\WR_ADDR_PLUS2[6]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \WR_ADDR_PLUS2_reg_n_0_[6]\,
      I1 => p_4_in11_in,
      I2 => \WR_ADDR_PLUS2[6]_i_2__0_n_0\,
      I3 => p_3_in9_in,
      I4 => p_5_in13_in,
      O => \plusOp__0\(6)
    );
\WR_ADDR_PLUS2[6]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => p_2_in7_in,
      I1 => p_1_in5_in,
      I2 => \WR_ADDR_PLUS2_reg_n_0_[0]\,
      O => \WR_ADDR_PLUS2[6]_i_2__0_n_0\
    );
\WR_ADDR_PLUS2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WE,
      D => \plusOp__0\(0),
      Q => \WR_ADDR_PLUS2_reg_n_0_[0]\,
      R => RESET_OUT
    );
\WR_ADDR_PLUS2_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => rxrecclk,
      CE => WE,
      D => BIN_TO_GRAY(0),
      Q => p_1_in5_in,
      S => RESET_OUT
    );
\WR_ADDR_PLUS2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WE,
      D => \plusOp__0\(2),
      Q => p_2_in7_in,
      R => RESET_OUT
    );
\WR_ADDR_PLUS2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WE,
      D => \plusOp__0\(3),
      Q => p_3_in9_in,
      R => RESET_OUT
    );
\WR_ADDR_PLUS2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WE,
      D => \plusOp__0\(4),
      Q => p_4_in11_in,
      R => RESET_OUT
    );
\WR_ADDR_PLUS2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WE,
      D => \plusOp__0\(5),
      Q => p_5_in13_in,
      R => RESET_OUT
    );
\WR_ADDR_PLUS2_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => rxrecclk,
      CE => WE,
      D => \plusOp__0\(6),
      Q => \WR_ADDR_PLUS2_reg_n_0_[6]\,
      S => RESET_OUT
    );
\WR_ADDR_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WE,
      D => WR_ADDR_PLUS1(0),
      Q => WR_ADDR(0),
      R => RESET_OUT
    );
\WR_ADDR_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WE,
      D => WR_ADDR_PLUS1(1),
      Q => WR_ADDR(1),
      R => RESET_OUT
    );
\WR_ADDR_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WE,
      D => WR_ADDR_PLUS1(2),
      Q => WR_ADDR(2),
      R => RESET_OUT
    );
\WR_ADDR_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WE,
      D => WR_ADDR_PLUS1(3),
      Q => WR_ADDR(3),
      R => RESET_OUT
    );
\WR_ADDR_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WE,
      D => WR_ADDR_PLUS1(4),
      Q => WR_ADDR(4),
      R => RESET_OUT
    );
\WR_ADDR_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WE,
      D => WR_ADDR_PLUS1(5),
      Q => WR_ADDR(5),
      R => RESET_OUT
    );
\WR_ADDR_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => rxrecclk,
      CE => WE,
      D => WR_ADDR_PLUS1(6),
      Q => WR_ADDR(6),
      S => RESET_OUT
    );
\WR_DATA_REG1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => \WR_DATA_REG1_reg[12]_0\(0),
      Q => \WR_DATA_REG1_reg_n_0_[0]\,
      R => RESET_OUT
    );
\WR_DATA_REG1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => \WR_DATA_REG1_reg[12]_0\(9),
      Q => WR_DATA_REG1(10),
      R => RESET_OUT
    );
\WR_DATA_REG1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => \WR_DATA_REG1_reg[12]_0\(10),
      Q => p_0_in6_in,
      R => RESET_OUT
    );
\WR_DATA_REG1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => \WR_DATA_REG1_reg[12]_0\(11),
      Q => WR_DATA_REG1(12),
      R => RESET_OUT
    );
\WR_DATA_REG1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => \WR_DATA_REG1_reg[12]_0\(1),
      Q => \WR_DATA_REG1_reg_n_0_[1]\,
      R => RESET_OUT
    );
\WR_DATA_REG1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => \WR_DATA_REG1_reg[12]_0\(2),
      Q => \WR_DATA_REG1_reg_n_0_[2]\,
      R => RESET_OUT
    );
\WR_DATA_REG1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => \WR_DATA_REG1_reg[12]_0\(3),
      Q => \WR_DATA_REG1_reg_n_0_[3]\,
      R => RESET_OUT
    );
\WR_DATA_REG1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => \WR_DATA_REG1_reg[12]_0\(4),
      Q => \WR_DATA_REG1_reg_n_0_[4]\,
      R => RESET_OUT
    );
\WR_DATA_REG1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => \WR_DATA_REG1_reg[12]_0\(5),
      Q => \WR_DATA_REG1_reg_n_0_[5]\,
      R => RESET_OUT
    );
\WR_DATA_REG1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => \WR_DATA_REG1_reg[12]_0\(6),
      Q => \WR_DATA_REG1_reg_n_0_[6]\,
      R => RESET_OUT
    );
\WR_DATA_REG1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => \WR_DATA_REG1_reg[12]_0\(7),
      Q => \WR_DATA_REG1_reg_n_0_[7]\,
      R => RESET_OUT
    );
\WR_DATA_REG1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => \WR_DATA_REG1_reg[12]_0\(8),
      Q => WR_DATA_REG1(9),
      R => RESET_OUT
    );
\WR_DATA_REG2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => \WR_DATA_REG1_reg_n_0_[0]\,
      Q => WR_DATA_REG2(0),
      R => RESET_OUT
    );
\WR_DATA_REG2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => WR_DATA_REG1(10),
      Q => WR_DATA_REG2(10),
      R => RESET_OUT
    );
\WR_DATA_REG2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => p_0_in6_in,
      Q => WR_DATA_REG2(11),
      R => RESET_OUT
    );
\WR_DATA_REG2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => WR_DATA_REG1(12),
      Q => WR_DATA_REG2(12),
      R => RESET_OUT
    );
\WR_DATA_REG2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => \WR_DATA_REG1_reg_n_0_[1]\,
      Q => WR_DATA_REG2(1),
      R => RESET_OUT
    );
\WR_DATA_REG2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => \WR_DATA_REG1_reg_n_0_[2]\,
      Q => WR_DATA_REG2(2),
      R => RESET_OUT
    );
\WR_DATA_REG2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => \WR_DATA_REG1_reg_n_0_[3]\,
      Q => WR_DATA_REG2(3),
      R => RESET_OUT
    );
\WR_DATA_REG2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => \WR_DATA_REG1_reg_n_0_[4]\,
      Q => WR_DATA_REG2(4),
      R => RESET_OUT
    );
\WR_DATA_REG2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => \WR_DATA_REG1_reg_n_0_[5]\,
      Q => WR_DATA_REG2(5),
      R => RESET_OUT
    );
\WR_DATA_REG2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => \WR_DATA_REG1_reg_n_0_[6]\,
      Q => WR_DATA_REG2(6),
      R => RESET_OUT
    );
\WR_DATA_REG2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => \WR_DATA_REG1_reg_n_0_[7]\,
      Q => WR_DATA_REG2(7),
      R => RESET_OUT
    );
\WR_DATA_REG2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => WR_DATA_REG1(9),
      Q => WR_DATA_REG2(9),
      R => RESET_OUT
    );
\WR_DATA_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WR_TOGGLE,
      D => \WR_DATA_REG1_reg_n_0_[0]\,
      Q => \WR_DATA_reg_n_0_[0]\,
      R => RESET_OUT
    );
\WR_DATA_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WR_TOGGLE,
      D => WR_DATA_REG1(10),
      Q => \WR_DATA_reg_n_0_[10]\,
      R => RESET_OUT
    );
\WR_DATA_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WR_TOGGLE,
      D => p_0_in6_in,
      Q => \WR_DATA_reg_n_0_[11]\,
      R => RESET_OUT
    );
\WR_DATA_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WR_TOGGLE,
      D => WR_DATA_REG1(12),
      Q => \WR_DATA_reg_n_0_[12]\,
      R => RESET_OUT
    );
\WR_DATA_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WR_TOGGLE,
      D => REMOVE_IDLE,
      Q => \WR_DATA_reg_n_0_[13]\,
      R => RESET_OUT
    );
\WR_DATA_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WR_TOGGLE,
      D => WR_DATA_REG2(0),
      Q => \WR_DATA_reg_n_0_[16]\,
      R => RESET_OUT
    );
\WR_DATA_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WR_TOGGLE,
      D => WR_DATA_REG2(1),
      Q => \WR_DATA_reg_n_0_[17]\,
      R => RESET_OUT
    );
\WR_DATA_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WR_TOGGLE,
      D => WR_DATA_REG2(2),
      Q => \WR_DATA_reg_n_0_[18]\,
      R => RESET_OUT
    );
\WR_DATA_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WR_TOGGLE,
      D => WR_DATA_REG2(3),
      Q => \WR_DATA_reg_n_0_[19]\,
      R => RESET_OUT
    );
\WR_DATA_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WR_TOGGLE,
      D => \WR_DATA_REG1_reg_n_0_[1]\,
      Q => \WR_DATA_reg_n_0_[1]\,
      R => RESET_OUT
    );
\WR_DATA_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WR_TOGGLE,
      D => WR_DATA_REG2(4),
      Q => \WR_DATA_reg_n_0_[20]\,
      R => RESET_OUT
    );
\WR_DATA_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WR_TOGGLE,
      D => WR_DATA_REG2(5),
      Q => \WR_DATA_reg_n_0_[21]\,
      R => RESET_OUT
    );
\WR_DATA_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WR_TOGGLE,
      D => WR_DATA_REG2(6),
      Q => \WR_DATA_reg_n_0_[22]\,
      R => RESET_OUT
    );
\WR_DATA_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WR_TOGGLE,
      D => WR_DATA_REG2(7),
      Q => \WR_DATA_reg_n_0_[23]\,
      R => RESET_OUT
    );
\WR_DATA_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WR_TOGGLE,
      D => WR_DATA_REG2(9),
      Q => \WR_DATA_reg_n_0_[25]\,
      R => RESET_OUT
    );
\WR_DATA_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WR_TOGGLE,
      D => WR_DATA_REG2(10),
      Q => \WR_DATA_reg_n_0_[26]\,
      R => RESET_OUT
    );
\WR_DATA_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WR_TOGGLE,
      D => WR_DATA_REG2(11),
      Q => \WR_DATA_reg_n_0_[27]\,
      R => RESET_OUT
    );
\WR_DATA_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WR_TOGGLE,
      D => WR_DATA_REG2(12),
      Q => \WR_DATA_reg_n_0_[28]\,
      R => RESET_OUT
    );
\WR_DATA_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WR_TOGGLE,
      D => \WR_DATA_REG1_reg_n_0_[2]\,
      Q => \WR_DATA_reg_n_0_[2]\,
      R => RESET_OUT
    );
\WR_DATA_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WR_TOGGLE,
      D => \WR_DATA_REG1_reg_n_0_[3]\,
      Q => \WR_DATA_reg_n_0_[3]\,
      R => RESET_OUT
    );
\WR_DATA_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WR_TOGGLE,
      D => \WR_DATA_REG1_reg_n_0_[4]\,
      Q => \WR_DATA_reg_n_0_[4]\,
      R => RESET_OUT
    );
\WR_DATA_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WR_TOGGLE,
      D => \WR_DATA_REG1_reg_n_0_[5]\,
      Q => \WR_DATA_reg_n_0_[5]\,
      R => RESET_OUT
    );
\WR_DATA_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WR_TOGGLE,
      D => \WR_DATA_REG1_reg_n_0_[6]\,
      Q => \WR_DATA_reg_n_0_[6]\,
      R => RESET_OUT
    );
\WR_DATA_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WR_TOGGLE,
      D => \WR_DATA_REG1_reg_n_0_[7]\,
      Q => \WR_DATA_reg_n_0_[7]\,
      R => RESET_OUT
    );
\WR_DATA_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WR_TOGGLE,
      D => WR_DATA_REG1(9),
      Q => \WR_DATA_reg_n_0_[9]\,
      R => RESET_OUT
    );
\WR_ENABLE_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4044"
    )
        port map (
      I0 => RESET_OUT,
      I1 => WR_TOGGLE,
      I2 => \WR_ENABLE_i_2__0_n_0\,
      I3 => I1_DETECTED_WR,
      O => \WR_ENABLE_i_1__0_n_0\
    );
\WR_ENABLE_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBFFFFF"
    )
        port map (
      I0 => \REMOVE_IDLE_i_2__0_n_0\,
      I1 => WR_TOGGLE,
      I2 => I1_DETECTED_WR_REG,
      I3 => REMOVE_IDLE,
      I4 => WR_OCCUPANCY(6),
      O => \WR_ENABLE_i_2__0_n_0\
    );
WR_ENABLE_reg: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => \WR_ENABLE_i_1__0_n_0\,
      Q => WE,
      R => '0'
    );
\WR_OCCUPANCY_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => WR_OCCUPANCY00_out(1),
      Q => WR_OCCUPANCY(1),
      R => RESET_OUT
    );
\WR_OCCUPANCY_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => WR_OCCUPANCY00_out(2),
      Q => WR_OCCUPANCY(2),
      R => RESET_OUT
    );
\WR_OCCUPANCY_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => WR_OCCUPANCY00_out(3),
      Q => WR_OCCUPANCY(3),
      R => RESET_OUT
    );
\WR_OCCUPANCY_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => WR_OCCUPANCY00_out(4),
      Q => WR_OCCUPANCY(4),
      R => RESET_OUT
    );
\WR_OCCUPANCY_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => WR_OCCUPANCY00_out(5),
      Q => WR_OCCUPANCY(5),
      R => RESET_OUT
    );
\WR_OCCUPANCY_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => rxrecclk,
      CE => '1',
      D => WR_OCCUPANCY00_out(6),
      Q => WR_OCCUPANCY(6),
      S => RESET_OUT
    );
\WR_TOGGLE_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => WR_TOGGLE,
      O => \WR_TOGGLE_i_1__0_n_0\
    );
WR_TOGGLE_reg: unisim.vcomponents.FDSE
     port map (
      C => rxrecclk,
      CE => '1',
      D => \WR_TOGGLE_i_1__0_n_0\,
      Q => WR_TOGGLE,
      S => RESET_OUT
    );
insert_idle_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => INSERT_IDLE,
      Q => \^insert_idle_reg\,
      R => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity quadsgmii_0_TEST_QSGMII_RX_ELASTIC_BUFFER_87 is
  port (
    RXCHARISCOMMA_USR : out STD_LOGIC;
    RXCHARISK_USR : out STD_LOGIC;
    RXDISPERR_USR : out STD_LOGIC;
    RXNOTINTABLE_USR : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    RXBUFSTATUS : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    userclk : in STD_LOGIC;
    rxrecclk : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    RESET_OUT : in STD_LOGIC;
    \WR_DATA_REG1_reg[12]_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    RESET_IN : in STD_LOGIC;
    MGT_RX_RESET : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmii_0_TEST_QSGMII_RX_ELASTIC_BUFFER_87 : entity is "QSGMII_RX_ELASTIC_BUFFER";
end quadsgmii_0_TEST_QSGMII_RX_ELASTIC_BUFFER_87;

architecture STRUCTURE of quadsgmii_0_TEST_QSGMII_RX_ELASTIC_BUFFER_87 is
  signal BIN_TO_GRAY : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^d\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal D5P6_WR_REG : STD_LOGIC;
  signal \D5P6_WR_REG_i_2__1_n_0\ : STD_LOGIC;
  signal DATA_IN : STD_LOGIC;
  signal DATA_OUT : STD_LOGIC;
  signal EVEN : STD_LOGIC;
  signal \EVEN_i_1__1_n_0\ : STD_LOGIC;
  signal \GEN_FIFO[0].RD_DATA_reg_n_0_[0]\ : STD_LOGIC;
  signal \GEN_FIFO[10].RD_DATA_reg_n_0_[10]\ : STD_LOGIC;
  signal \GEN_FIFO[11].RD_DATA_reg_n_0_[11]\ : STD_LOGIC;
  signal \GEN_FIFO[12].RD_DATA_reg_n_0_[12]\ : STD_LOGIC;
  signal \GEN_FIFO[13].RD_DATA_reg_n_0_[13]\ : STD_LOGIC;
  signal \GEN_FIFO[1].RD_DATA_reg_n_0_[1]\ : STD_LOGIC;
  signal \GEN_FIFO[25].RD_DATA_reg_n_0_[25]\ : STD_LOGIC;
  signal \GEN_FIFO[26].RD_DATA_reg_n_0_[26]\ : STD_LOGIC;
  signal \GEN_FIFO[27].RD_DATA_reg_n_0_[27]\ : STD_LOGIC;
  signal \GEN_FIFO[28].RD_DATA_reg\ : STD_LOGIC;
  signal \GEN_FIFO[2].RD_DATA_reg_n_0_[2]\ : STD_LOGIC;
  signal \GEN_FIFO[3].RD_DATA_reg_n_0_[3]\ : STD_LOGIC;
  signal \GEN_FIFO[4].RD_DATA_reg_n_0_[4]\ : STD_LOGIC;
  signal \GEN_FIFO[5].RD_DATA_reg_n_0_[5]\ : STD_LOGIC;
  signal \GEN_FIFO[6].RD_DATA_reg_n_0_[6]\ : STD_LOGIC;
  signal \GEN_FIFO[7].RD_DATA_reg_n_0_[7]\ : STD_LOGIC;
  signal \GEN_FIFO[9].RD_DATA_reg_n_0_[9]\ : STD_LOGIC;
  signal GRAY_TO_BIN : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal I1_DETECTED_WR : STD_LOGIC;
  signal I1_DETECTED_WR_REG : STD_LOGIC;
  signal \I1_DETECTED_WR_REG_i_2__1_n_0\ : STD_LOGIC;
  signal INSERT_IDLE : STD_LOGIC;
  signal \INSERT_IDLE_i_1__5_n_0\ : STD_LOGIC;
  signal K28P5_WR_REG : STD_LOGIC;
  signal \K28P5_WR_REG_i_2__1_n_0\ : STD_LOGIC;
  signal RD_ADDR : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal RD_ADDR_GRAY : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \RD_ADDR_GRAY[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \RD_ADDR_GRAY[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \RD_ADDR_GRAY[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \RD_ADDR_GRAY[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \RD_ADDR_GRAY[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \RD_ADDR_GRAY[5]_i_1__1_n_0\ : STD_LOGIC;
  signal RD_ADDR_PLUS1 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \RD_ADDR_PLUS2[6]_i_2__1_n_0\ : STD_LOGIC;
  signal \RD_ADDR_PLUS2_reg_n_0_[0]\ : STD_LOGIC;
  signal \RD_ADDR_PLUS2_reg_n_0_[2]\ : STD_LOGIC;
  signal \RD_ADDR_PLUS2_reg_n_0_[6]\ : STD_LOGIC;
  signal RD_DATA_RAM_0 : STD_LOGIC;
  signal RD_DATA_RAM_1 : STD_LOGIC;
  signal RD_DATA_RAM_10 : STD_LOGIC;
  signal RD_DATA_RAM_11 : STD_LOGIC;
  signal RD_DATA_RAM_12 : STD_LOGIC;
  signal RD_DATA_RAM_13 : STD_LOGIC;
  signal RD_DATA_RAM_16 : STD_LOGIC;
  signal RD_DATA_RAM_17 : STD_LOGIC;
  signal RD_DATA_RAM_18 : STD_LOGIC;
  signal RD_DATA_RAM_19 : STD_LOGIC;
  signal RD_DATA_RAM_2 : STD_LOGIC;
  signal RD_DATA_RAM_20 : STD_LOGIC;
  signal RD_DATA_RAM_21 : STD_LOGIC;
  signal RD_DATA_RAM_22 : STD_LOGIC;
  signal RD_DATA_RAM_23 : STD_LOGIC;
  signal RD_DATA_RAM_25 : STD_LOGIC;
  signal RD_DATA_RAM_26 : STD_LOGIC;
  signal RD_DATA_RAM_27 : STD_LOGIC;
  signal RD_DATA_RAM_28 : STD_LOGIC;
  signal RD_DATA_RAM_3 : STD_LOGIC;
  signal RD_DATA_RAM_4 : STD_LOGIC;
  signal RD_DATA_RAM_5 : STD_LOGIC;
  signal RD_DATA_RAM_6 : STD_LOGIC;
  signal RD_DATA_RAM_7 : STD_LOGIC;
  signal RD_DATA_RAM_9 : STD_LOGIC;
  signal RD_DATA_REG : STD_LOGIC_VECTOR ( 28 downto 0 );
  signal RD_ENABLE : STD_LOGIC;
  signal \RD_ENABLE_i_10__1_n_0\ : STD_LOGIC;
  signal \RD_ENABLE_i_1__1_n_0\ : STD_LOGIC;
  signal \RD_ENABLE_i_2__1_n_0\ : STD_LOGIC;
  signal \RD_ENABLE_i_3__1_n_0\ : STD_LOGIC;
  signal \RD_ENABLE_i_4__1_n_0\ : STD_LOGIC;
  signal \RD_ENABLE_i_5__1_n_0\ : STD_LOGIC;
  signal \RD_ENABLE_i_6__1_n_0\ : STD_LOGIC;
  signal \RD_ENABLE_i_7__1_n_0\ : STD_LOGIC;
  signal \RD_ENABLE_i_8__1_n_0\ : STD_LOGIC;
  signal \RD_ENABLE_i_9__1_n_0\ : STD_LOGIC;
  signal RD_OCCUPANCY : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal RD_OCCUPANCY01_out : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \RECLOCK_RD_ADDRGRAY[0].SYNC_RD_ADDRGRAY_n_0\ : STD_LOGIC;
  signal \RECLOCK_RD_ADDRGRAY[1].SYNC_RD_ADDRGRAY_n_0\ : STD_LOGIC;
  signal \RECLOCK_RD_ADDRGRAY[1].SYNC_RD_ADDRGRAY_n_1\ : STD_LOGIC;
  signal \RECLOCK_RD_ADDRGRAY[3].SYNC_RD_ADDRGRAY_n_0\ : STD_LOGIC;
  signal \RECLOCK_RD_ADDRGRAY[4].SYNC_RD_ADDRGRAY_n_0\ : STD_LOGIC;
  signal \RECLOCK_RD_ADDRGRAY[5].SYNC_RD_ADDRGRAY_n_0\ : STD_LOGIC;
  signal \RECLOCK_RD_ADDRGRAY[5].SYNC_RD_ADDRGRAY_n_1\ : STD_LOGIC;
  signal \RECLOCK_WR_ADDRGRAY[3].SYNC_WR_ADDRGRAY_n_0\ : STD_LOGIC;
  signal \RECLOCK_WR_ADDRGRAY[4].SYNC_WR_ADDRGRAY_n_0\ : STD_LOGIC;
  signal \RECLOCK_WR_ADDRGRAY[5].SYNC_WR_ADDRGRAY_n_0\ : STD_LOGIC;
  signal \RECLOCK_WR_ADDRGRAY[6].SYNC_WR_ADDRGRAY_n_0\ : STD_LOGIC;
  signal \RECLOCK_WR_ADDRGRAY[6].SYNC_WR_ADDRGRAY_n_1\ : STD_LOGIC;
  signal REMOVE_IDLE : STD_LOGIC;
  signal \REMOVE_IDLE_i_1__1_n_0\ : STD_LOGIC;
  signal \REMOVE_IDLE_i_2__1_n_0\ : STD_LOGIC;
  signal \RXBUFERR_i_1__1_n_0\ : STD_LOGIC;
  signal \RXBUFERR_i_2__1_n_0\ : STD_LOGIC;
  signal \RXBUFERR_i_3__1_n_0\ : STD_LOGIC;
  signal \RXBUFERR_i_4__1_n_0\ : STD_LOGIC;
  signal \^rxbufstatus\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \RXCHARISCOMMA_USR_i_1__1_n_0\ : STD_LOGIC;
  signal \RXCHARISK_USR_i_1__1_n_0\ : STD_LOGIC;
  signal \RXCLKCORCNT[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \RXCLKCORCNT[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \RXDATA_USR[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \RXDATA_USR[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \RXDATA_USR[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \RXDATA_USR[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \RXDATA_USR[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \RXDATA_USR[5]_i_1__1_n_0\ : STD_LOGIC;
  signal \RXDATA_USR[6]_i_1__1_n_0\ : STD_LOGIC;
  signal \RXDATA_USR[7]_i_1__1_n_0\ : STD_LOGIC;
  signal \RXDISPERR_USR_i_1__1_n_0\ : STD_LOGIC;
  signal \RXNOTINTABLE_USR_i_1__1_n_0\ : STD_LOGIC;
  signal WE : STD_LOGIC;
  signal WR_ADDR : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \WR_ADDR_GRAY_reg_n_0_[0]\ : STD_LOGIC;
  signal \WR_ADDR_GRAY_reg_n_0_[1]\ : STD_LOGIC;
  signal \WR_ADDR_GRAY_reg_n_0_[2]\ : STD_LOGIC;
  signal \WR_ADDR_GRAY_reg_n_0_[3]\ : STD_LOGIC;
  signal \WR_ADDR_GRAY_reg_n_0_[4]\ : STD_LOGIC;
  signal \WR_ADDR_GRAY_reg_n_0_[5]\ : STD_LOGIC;
  signal WR_ADDR_PLUS1 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \WR_ADDR_PLUS2[6]_i_2__1_n_0\ : STD_LOGIC;
  signal \WR_ADDR_PLUS2_reg_n_0_[0]\ : STD_LOGIC;
  signal \WR_ADDR_PLUS2_reg_n_0_[6]\ : STD_LOGIC;
  signal WR_DATA_REG1 : STD_LOGIC_VECTOR ( 12 downto 9 );
  signal \WR_DATA_REG1_reg_n_0_[0]\ : STD_LOGIC;
  signal \WR_DATA_REG1_reg_n_0_[1]\ : STD_LOGIC;
  signal \WR_DATA_REG1_reg_n_0_[2]\ : STD_LOGIC;
  signal \WR_DATA_REG1_reg_n_0_[3]\ : STD_LOGIC;
  signal \WR_DATA_REG1_reg_n_0_[4]\ : STD_LOGIC;
  signal \WR_DATA_REG1_reg_n_0_[5]\ : STD_LOGIC;
  signal \WR_DATA_REG1_reg_n_0_[6]\ : STD_LOGIC;
  signal \WR_DATA_REG1_reg_n_0_[7]\ : STD_LOGIC;
  signal WR_DATA_REG2 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \WR_DATA_reg_n_0_[0]\ : STD_LOGIC;
  signal \WR_DATA_reg_n_0_[10]\ : STD_LOGIC;
  signal \WR_DATA_reg_n_0_[11]\ : STD_LOGIC;
  signal \WR_DATA_reg_n_0_[12]\ : STD_LOGIC;
  signal \WR_DATA_reg_n_0_[13]\ : STD_LOGIC;
  signal \WR_DATA_reg_n_0_[16]\ : STD_LOGIC;
  signal \WR_DATA_reg_n_0_[17]\ : STD_LOGIC;
  signal \WR_DATA_reg_n_0_[18]\ : STD_LOGIC;
  signal \WR_DATA_reg_n_0_[19]\ : STD_LOGIC;
  signal \WR_DATA_reg_n_0_[1]\ : STD_LOGIC;
  signal \WR_DATA_reg_n_0_[20]\ : STD_LOGIC;
  signal \WR_DATA_reg_n_0_[21]\ : STD_LOGIC;
  signal \WR_DATA_reg_n_0_[22]\ : STD_LOGIC;
  signal \WR_DATA_reg_n_0_[23]\ : STD_LOGIC;
  signal \WR_DATA_reg_n_0_[25]\ : STD_LOGIC;
  signal \WR_DATA_reg_n_0_[26]\ : STD_LOGIC;
  signal \WR_DATA_reg_n_0_[27]\ : STD_LOGIC;
  signal \WR_DATA_reg_n_0_[28]\ : STD_LOGIC;
  signal \WR_DATA_reg_n_0_[2]\ : STD_LOGIC;
  signal \WR_DATA_reg_n_0_[3]\ : STD_LOGIC;
  signal \WR_DATA_reg_n_0_[4]\ : STD_LOGIC;
  signal \WR_DATA_reg_n_0_[5]\ : STD_LOGIC;
  signal \WR_DATA_reg_n_0_[6]\ : STD_LOGIC;
  signal \WR_DATA_reg_n_0_[7]\ : STD_LOGIC;
  signal \WR_DATA_reg_n_0_[9]\ : STD_LOGIC;
  signal \WR_ENABLE_i_1__1_n_0\ : STD_LOGIC;
  signal \WR_ENABLE_i_2__1_n_0\ : STD_LOGIC;
  signal WR_OCCUPANCY : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal WR_OCCUPANCY00_out : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal WR_TOGGLE : STD_LOGIC;
  signal \WR_TOGGLE_i_1__1_n_0\ : STD_LOGIC;
  signal \^insert_idle_reg\ : STD_LOGIC;
  signal p_0_in6_in : STD_LOGIC;
  signal p_0_out : STD_LOGIC;
  signal p_17_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal p_1_in18_in : STD_LOGIC;
  signal p_1_in5_in : STD_LOGIC;
  signal p_2_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_2_in21_in : STD_LOGIC;
  signal p_2_in7_in : STD_LOGIC;
  signal p_2_out : STD_LOGIC;
  signal p_3_in : STD_LOGIC;
  signal p_3_in24_in : STD_LOGIC;
  signal p_3_in9_in : STD_LOGIC;
  signal p_3_out : STD_LOGIC;
  signal p_4_in : STD_LOGIC;
  signal p_4_in11_in : STD_LOGIC;
  signal p_4_out : STD_LOGIC;
  signal p_5_in : STD_LOGIC;
  signal p_5_in13_in : STD_LOGIC;
  signal p_5_out : STD_LOGIC;
  signal p_8_in : STD_LOGIC;
  signal p_9_in : STD_LOGIC;
  signal plusOp : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \plusOp__0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \NLW_GEN_FIFO[0].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[10].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[11].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[12].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[13].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[16].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[17].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[18].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[19].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[1].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[20].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[21].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[22].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[23].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[25].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[26].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[27].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[28].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[2].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[3].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[4].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[5].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[6].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[7].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[9].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \GEN_FIFO[0].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[10].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[11].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[12].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[13].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[16].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[17].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[18].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[19].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[1].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[20].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[21].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[22].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[23].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[25].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[26].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[27].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[28].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[2].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[3].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[4].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[5].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[6].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[7].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[9].DIST_RAM\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \I1_DETECTED_WR_REG_i_2__1\ : label is "soft_lutpair362";
  attribute SOFT_HLUTNM of \K28P5_WR_REG_i_1__1\ : label is "soft_lutpair362";
  attribute SOFT_HLUTNM of \RD_ADDR_GRAY[0]_i_1__1\ : label is "soft_lutpair371";
  attribute SOFT_HLUTNM of \RD_ADDR_GRAY[1]_i_1__1\ : label is "soft_lutpair373";
  attribute SOFT_HLUTNM of \RD_ADDR_GRAY[2]_i_1__1\ : label is "soft_lutpair373";
  attribute SOFT_HLUTNM of \RD_ADDR_GRAY[3]_i_1__1\ : label is "soft_lutpair375";
  attribute SOFT_HLUTNM of \RD_ADDR_GRAY[4]_i_1__1\ : label is "soft_lutpair375";
  attribute SOFT_HLUTNM of \RD_ADDR_PLUS2[0]_i_1__1\ : label is "soft_lutpair371";
  attribute SOFT_HLUTNM of \RD_ADDR_PLUS2[2]_i_1__1\ : label is "soft_lutpair365";
  attribute SOFT_HLUTNM of \RD_ADDR_PLUS2[3]_i_1__1\ : label is "soft_lutpair361";
  attribute SOFT_HLUTNM of \RD_ADDR_PLUS2[4]_i_1__1\ : label is "soft_lutpair361";
  attribute SOFT_HLUTNM of \RD_ADDR_PLUS2[6]_i_2__1\ : label is "soft_lutpair365";
  attribute SOFT_HLUTNM of \RXCHARISCOMMA_USR_i_1__1\ : label is "soft_lutpair363";
  attribute SOFT_HLUTNM of \RXCHARISK_USR_i_1__1\ : label is "soft_lutpair366";
  attribute SOFT_HLUTNM of \RXDATA_USR[0]_i_1__1\ : label is "soft_lutpair369";
  attribute SOFT_HLUTNM of \RXDATA_USR[1]_i_1__1\ : label is "soft_lutpair370";
  attribute SOFT_HLUTNM of \RXDATA_USR[2]_i_1__1\ : label is "soft_lutpair370";
  attribute SOFT_HLUTNM of \RXDATA_USR[3]_i_1__1\ : label is "soft_lutpair369";
  attribute SOFT_HLUTNM of \RXDATA_USR[4]_i_1__1\ : label is "soft_lutpair363";
  attribute SOFT_HLUTNM of \RXDATA_USR[5]_i_1__1\ : label is "soft_lutpair368";
  attribute SOFT_HLUTNM of \RXDATA_USR[6]_i_1__1\ : label is "soft_lutpair368";
  attribute SOFT_HLUTNM of \RXDATA_USR[7]_i_1__1\ : label is "soft_lutpair367";
  attribute SOFT_HLUTNM of \RXDISPERR_USR_i_1__1\ : label is "soft_lutpair367";
  attribute SOFT_HLUTNM of \RXNOTINTABLE_USR_i_1__1\ : label is "soft_lutpair366";
  attribute SOFT_HLUTNM of \WR_ADDR_GRAY[0]_i_1__1\ : label is "soft_lutpair372";
  attribute SOFT_HLUTNM of \WR_ADDR_GRAY[1]_i_1__1\ : label is "soft_lutpair374";
  attribute SOFT_HLUTNM of \WR_ADDR_GRAY[2]_i_1__1\ : label is "soft_lutpair374";
  attribute SOFT_HLUTNM of \WR_ADDR_GRAY[3]_i_1__1\ : label is "soft_lutpair376";
  attribute SOFT_HLUTNM of \WR_ADDR_GRAY[4]_i_1__1\ : label is "soft_lutpair376";
  attribute SOFT_HLUTNM of \WR_ADDR_PLUS2[0]_i_1__1\ : label is "soft_lutpair372";
  attribute SOFT_HLUTNM of \WR_ADDR_PLUS2[2]_i_1__1\ : label is "soft_lutpair364";
  attribute SOFT_HLUTNM of \WR_ADDR_PLUS2[3]_i_1__1\ : label is "soft_lutpair359";
  attribute SOFT_HLUTNM of \WR_ADDR_PLUS2[4]_i_1__1\ : label is "soft_lutpair359";
  attribute SOFT_HLUTNM of \WR_ADDR_PLUS2[6]_i_2__1\ : label is "soft_lutpair364";
  attribute SOFT_HLUTNM of \WR_ENABLE_i_2__1\ : label is "soft_lutpair360";
  attribute SOFT_HLUTNM of \WR_TOGGLE_i_1__1\ : label is "soft_lutpair360";
begin
  D(1 downto 0) <= \^d\(1 downto 0);
  RXBUFSTATUS(0) <= \^rxbufstatus\(0);
\D5P6_WR_REG_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000004"
    )
        port map (
      I0 => \D5P6_WR_REG_i_2__1_n_0\,
      I1 => \WR_DATA_REG1_reg_n_0_[4]\,
      I2 => \WR_DATA_REG1_reg_n_0_[2]\,
      I3 => \WR_DATA_REG1_reg_n_0_[0]\,
      I4 => \WR_DATA_REG1_reg_n_0_[7]\,
      O => p_8_in
    );
\D5P6_WR_REG_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFD"
    )
        port map (
      I0 => \WR_DATA_REG1_reg_n_0_[6]\,
      I1 => \WR_DATA_REG1_reg_n_0_[1]\,
      I2 => \WR_DATA_REG1_reg_n_0_[5]\,
      I3 => p_0_in6_in,
      I4 => \WR_DATA_REG1_reg_n_0_[3]\,
      O => \D5P6_WR_REG_i_2__1_n_0\
    );
D5P6_WR_REG_reg: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => p_8_in,
      Q => D5P6_WR_REG,
      R => RESET_OUT
    );
\EVEN_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => EVEN,
      O => \EVEN_i_1__1_n_0\
    );
EVEN_reg: unisim.vcomponents.FDSE
     port map (
      C => userclk,
      CE => '1',
      D => \EVEN_i_1__1_n_0\,
      Q => EVEN,
      S => SS(0)
    );
\GEN_FIFO[0].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A(6 downto 0) => WR_ADDR(6 downto 0),
      D => \WR_DATA_reg_n_0_[0]\,
      DPO => RD_DATA_RAM_0,
      DPRA(6 downto 0) => RD_ADDR(6 downto 0),
      SPO => \NLW_GEN_FIFO[0].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxrecclk,
      WE => WE
    );
\GEN_FIFO[0].RD_DATA_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_DATA_RAM_0,
      Q => \GEN_FIFO[0].RD_DATA_reg_n_0_[0]\,
      R => SS(0)
    );
\GEN_FIFO[10].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A(6 downto 0) => WR_ADDR(6 downto 0),
      D => \WR_DATA_reg_n_0_[10]\,
      DPO => RD_DATA_RAM_10,
      DPRA(6 downto 0) => RD_ADDR(6 downto 0),
      SPO => \NLW_GEN_FIFO[10].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxrecclk,
      WE => WE
    );
\GEN_FIFO[10].RD_DATA_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_DATA_RAM_10,
      Q => \GEN_FIFO[10].RD_DATA_reg_n_0_[10]\,
      R => SS(0)
    );
\GEN_FIFO[11].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A(6 downto 0) => WR_ADDR(6 downto 0),
      D => \WR_DATA_reg_n_0_[11]\,
      DPO => RD_DATA_RAM_11,
      DPRA(6 downto 0) => RD_ADDR(6 downto 0),
      SPO => \NLW_GEN_FIFO[11].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxrecclk,
      WE => WE
    );
\GEN_FIFO[11].RD_DATA_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_DATA_RAM_11,
      Q => \GEN_FIFO[11].RD_DATA_reg_n_0_[11]\,
      R => SS(0)
    );
\GEN_FIFO[12].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A(6 downto 0) => WR_ADDR(6 downto 0),
      D => \WR_DATA_reg_n_0_[12]\,
      DPO => RD_DATA_RAM_12,
      DPRA(6 downto 0) => RD_ADDR(6 downto 0),
      SPO => \NLW_GEN_FIFO[12].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxrecclk,
      WE => WE
    );
\GEN_FIFO[12].RD_DATA_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_DATA_RAM_12,
      Q => \GEN_FIFO[12].RD_DATA_reg_n_0_[12]\,
      R => SS(0)
    );
\GEN_FIFO[13].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A(6 downto 0) => WR_ADDR(6 downto 0),
      D => \WR_DATA_reg_n_0_[13]\,
      DPO => RD_DATA_RAM_13,
      DPRA(6 downto 0) => RD_ADDR(6 downto 0),
      SPO => \NLW_GEN_FIFO[13].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxrecclk,
      WE => WE
    );
\GEN_FIFO[13].RD_DATA_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_DATA_RAM_13,
      Q => \GEN_FIFO[13].RD_DATA_reg_n_0_[13]\,
      R => SS(0)
    );
\GEN_FIFO[16].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A(6 downto 0) => WR_ADDR(6 downto 0),
      D => \WR_DATA_reg_n_0_[16]\,
      DPO => RD_DATA_RAM_16,
      DPRA(6 downto 0) => RD_ADDR(6 downto 0),
      SPO => \NLW_GEN_FIFO[16].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxrecclk,
      WE => WE
    );
\GEN_FIFO[16].RD_DATA_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_DATA_RAM_16,
      Q => p_2_in(0),
      R => SS(0)
    );
\GEN_FIFO[17].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A(6 downto 0) => WR_ADDR(6 downto 0),
      D => \WR_DATA_reg_n_0_[17]\,
      DPO => RD_DATA_RAM_17,
      DPRA(6 downto 0) => RD_ADDR(6 downto 0),
      SPO => \NLW_GEN_FIFO[17].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxrecclk,
      WE => WE
    );
\GEN_FIFO[17].RD_DATA_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_DATA_RAM_17,
      Q => p_2_in(1),
      R => SS(0)
    );
\GEN_FIFO[18].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A(6 downto 0) => WR_ADDR(6 downto 0),
      D => \WR_DATA_reg_n_0_[18]\,
      DPO => RD_DATA_RAM_18,
      DPRA(6 downto 0) => RD_ADDR(6 downto 0),
      SPO => \NLW_GEN_FIFO[18].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxrecclk,
      WE => WE
    );
\GEN_FIFO[18].RD_DATA_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_DATA_RAM_18,
      Q => p_2_in(2),
      R => SS(0)
    );
\GEN_FIFO[19].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A(6 downto 0) => WR_ADDR(6 downto 0),
      D => \WR_DATA_reg_n_0_[19]\,
      DPO => RD_DATA_RAM_19,
      DPRA(6 downto 0) => RD_ADDR(6 downto 0),
      SPO => \NLW_GEN_FIFO[19].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxrecclk,
      WE => WE
    );
\GEN_FIFO[19].RD_DATA_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_DATA_RAM_19,
      Q => p_2_in(3),
      R => SS(0)
    );
\GEN_FIFO[1].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A(6 downto 0) => WR_ADDR(6 downto 0),
      D => \WR_DATA_reg_n_0_[1]\,
      DPO => RD_DATA_RAM_1,
      DPRA(6 downto 0) => RD_ADDR(6 downto 0),
      SPO => \NLW_GEN_FIFO[1].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxrecclk,
      WE => WE
    );
\GEN_FIFO[1].RD_DATA_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_DATA_RAM_1,
      Q => \GEN_FIFO[1].RD_DATA_reg_n_0_[1]\,
      R => SS(0)
    );
\GEN_FIFO[20].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A(6 downto 0) => WR_ADDR(6 downto 0),
      D => \WR_DATA_reg_n_0_[20]\,
      DPO => RD_DATA_RAM_20,
      DPRA(6 downto 0) => RD_ADDR(6 downto 0),
      SPO => \NLW_GEN_FIFO[20].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxrecclk,
      WE => WE
    );
\GEN_FIFO[20].RD_DATA_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_DATA_RAM_20,
      Q => p_2_in(4),
      R => SS(0)
    );
\GEN_FIFO[21].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A(6 downto 0) => WR_ADDR(6 downto 0),
      D => \WR_DATA_reg_n_0_[21]\,
      DPO => RD_DATA_RAM_21,
      DPRA(6 downto 0) => RD_ADDR(6 downto 0),
      SPO => \NLW_GEN_FIFO[21].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxrecclk,
      WE => WE
    );
\GEN_FIFO[21].RD_DATA_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_DATA_RAM_21,
      Q => p_2_in(5),
      R => SS(0)
    );
\GEN_FIFO[22].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A(6 downto 0) => WR_ADDR(6 downto 0),
      D => \WR_DATA_reg_n_0_[22]\,
      DPO => RD_DATA_RAM_22,
      DPRA(6 downto 0) => RD_ADDR(6 downto 0),
      SPO => \NLW_GEN_FIFO[22].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxrecclk,
      WE => WE
    );
\GEN_FIFO[22].RD_DATA_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_DATA_RAM_22,
      Q => p_2_in(6),
      R => SS(0)
    );
\GEN_FIFO[23].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A(6 downto 0) => WR_ADDR(6 downto 0),
      D => \WR_DATA_reg_n_0_[23]\,
      DPO => RD_DATA_RAM_23,
      DPRA(6 downto 0) => RD_ADDR(6 downto 0),
      SPO => \NLW_GEN_FIFO[23].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxrecclk,
      WE => WE
    );
\GEN_FIFO[23].RD_DATA_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_DATA_RAM_23,
      Q => p_2_in(7),
      R => SS(0)
    );
\GEN_FIFO[25].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A(6 downto 0) => WR_ADDR(6 downto 0),
      D => \WR_DATA_reg_n_0_[25]\,
      DPO => RD_DATA_RAM_25,
      DPRA(6 downto 0) => RD_ADDR(6 downto 0),
      SPO => \NLW_GEN_FIFO[25].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxrecclk,
      WE => WE
    );
\GEN_FIFO[25].RD_DATA_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_DATA_RAM_25,
      Q => \GEN_FIFO[25].RD_DATA_reg_n_0_[25]\,
      R => SS(0)
    );
\GEN_FIFO[26].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A(6 downto 0) => WR_ADDR(6 downto 0),
      D => \WR_DATA_reg_n_0_[26]\,
      DPO => RD_DATA_RAM_26,
      DPRA(6 downto 0) => RD_ADDR(6 downto 0),
      SPO => \NLW_GEN_FIFO[26].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxrecclk,
      WE => WE
    );
\GEN_FIFO[26].RD_DATA_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_DATA_RAM_26,
      Q => \GEN_FIFO[26].RD_DATA_reg_n_0_[26]\,
      R => SS(0)
    );
\GEN_FIFO[27].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A(6 downto 0) => WR_ADDR(6 downto 0),
      D => \WR_DATA_reg_n_0_[27]\,
      DPO => RD_DATA_RAM_27,
      DPRA(6 downto 0) => RD_ADDR(6 downto 0),
      SPO => \NLW_GEN_FIFO[27].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxrecclk,
      WE => WE
    );
\GEN_FIFO[27].RD_DATA_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_DATA_RAM_27,
      Q => \GEN_FIFO[27].RD_DATA_reg_n_0_[27]\,
      R => SS(0)
    );
\GEN_FIFO[28].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A(6 downto 0) => WR_ADDR(6 downto 0),
      D => \WR_DATA_reg_n_0_[28]\,
      DPO => RD_DATA_RAM_28,
      DPRA(6 downto 0) => RD_ADDR(6 downto 0),
      SPO => \NLW_GEN_FIFO[28].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxrecclk,
      WE => WE
    );
\GEN_FIFO[28].RD_DATA_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_DATA_RAM_28,
      Q => \GEN_FIFO[28].RD_DATA_reg\,
      R => SS(0)
    );
\GEN_FIFO[2].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A(6 downto 0) => WR_ADDR(6 downto 0),
      D => \WR_DATA_reg_n_0_[2]\,
      DPO => RD_DATA_RAM_2,
      DPRA(6 downto 0) => RD_ADDR(6 downto 0),
      SPO => \NLW_GEN_FIFO[2].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxrecclk,
      WE => WE
    );
\GEN_FIFO[2].RD_DATA_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_DATA_RAM_2,
      Q => \GEN_FIFO[2].RD_DATA_reg_n_0_[2]\,
      R => SS(0)
    );
\GEN_FIFO[3].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A(6 downto 0) => WR_ADDR(6 downto 0),
      D => \WR_DATA_reg_n_0_[3]\,
      DPO => RD_DATA_RAM_3,
      DPRA(6 downto 0) => RD_ADDR(6 downto 0),
      SPO => \NLW_GEN_FIFO[3].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxrecclk,
      WE => WE
    );
\GEN_FIFO[3].RD_DATA_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_DATA_RAM_3,
      Q => \GEN_FIFO[3].RD_DATA_reg_n_0_[3]\,
      R => SS(0)
    );
\GEN_FIFO[4].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A(6 downto 0) => WR_ADDR(6 downto 0),
      D => \WR_DATA_reg_n_0_[4]\,
      DPO => RD_DATA_RAM_4,
      DPRA(6 downto 0) => RD_ADDR(6 downto 0),
      SPO => \NLW_GEN_FIFO[4].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxrecclk,
      WE => WE
    );
\GEN_FIFO[4].RD_DATA_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_DATA_RAM_4,
      Q => \GEN_FIFO[4].RD_DATA_reg_n_0_[4]\,
      R => SS(0)
    );
\GEN_FIFO[5].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A(6 downto 0) => WR_ADDR(6 downto 0),
      D => \WR_DATA_reg_n_0_[5]\,
      DPO => RD_DATA_RAM_5,
      DPRA(6 downto 0) => RD_ADDR(6 downto 0),
      SPO => \NLW_GEN_FIFO[5].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxrecclk,
      WE => WE
    );
\GEN_FIFO[5].RD_DATA_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_DATA_RAM_5,
      Q => \GEN_FIFO[5].RD_DATA_reg_n_0_[5]\,
      R => SS(0)
    );
\GEN_FIFO[6].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A(6 downto 0) => WR_ADDR(6 downto 0),
      D => \WR_DATA_reg_n_0_[6]\,
      DPO => RD_DATA_RAM_6,
      DPRA(6 downto 0) => RD_ADDR(6 downto 0),
      SPO => \NLW_GEN_FIFO[6].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxrecclk,
      WE => WE
    );
\GEN_FIFO[6].RD_DATA_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_DATA_RAM_6,
      Q => \GEN_FIFO[6].RD_DATA_reg_n_0_[6]\,
      R => SS(0)
    );
\GEN_FIFO[7].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A(6 downto 0) => WR_ADDR(6 downto 0),
      D => \WR_DATA_reg_n_0_[7]\,
      DPO => RD_DATA_RAM_7,
      DPRA(6 downto 0) => RD_ADDR(6 downto 0),
      SPO => \NLW_GEN_FIFO[7].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxrecclk,
      WE => WE
    );
\GEN_FIFO[7].RD_DATA_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_DATA_RAM_7,
      Q => \GEN_FIFO[7].RD_DATA_reg_n_0_[7]\,
      R => SS(0)
    );
\GEN_FIFO[9].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A(6 downto 0) => WR_ADDR(6 downto 0),
      D => \WR_DATA_reg_n_0_[9]\,
      DPO => RD_DATA_RAM_9,
      DPRA(6 downto 0) => RD_ADDR(6 downto 0),
      SPO => \NLW_GEN_FIFO[9].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxrecclk,
      WE => WE
    );
\GEN_FIFO[9].RD_DATA_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_DATA_RAM_9,
      Q => \GEN_FIFO[9].RD_DATA_reg_n_0_[9]\,
      R => SS(0)
    );
\I1_DETECTED_WR_REG_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => p_8_in,
      I1 => K28P5_WR_REG,
      I2 => \I1_DETECTED_WR_REG_i_2__1_n_0\,
      I3 => D5P6_WR_REG,
      O => I1_DETECTED_WR
    );
\I1_DETECTED_WR_REG_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => \WR_DATA_REG1_reg_n_0_[3]\,
      I1 => \WR_DATA_REG1_reg_n_0_[0]\,
      I2 => \WR_DATA_REG1_reg_n_0_[1]\,
      I3 => \K28P5_WR_REG_i_2__1_n_0\,
      O => \I1_DETECTED_WR_REG_i_2__1_n_0\
    );
I1_DETECTED_WR_REG_reg: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WR_TOGGLE,
      D => I1_DETECTED_WR,
      Q => I1_DETECTED_WR_REG,
      R => RESET_OUT
    );
\INSERT_IDLE_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => SS(0),
      I1 => EVEN,
      I2 => \RD_ENABLE_i_2__1_n_0\,
      I3 => \RD_ENABLE_i_3__1_n_0\,
      I4 => RD_OCCUPANCY(6),
      I5 => \RD_ENABLE_i_4__1_n_0\,
      O => \INSERT_IDLE_i_1__5_n_0\
    );
INSERT_IDLE_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \INSERT_IDLE_i_1__5_n_0\,
      Q => INSERT_IDLE,
      R => '0'
    );
\K28P5_WR_REG_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => \K28P5_WR_REG_i_2__1_n_0\,
      I1 => \WR_DATA_REG1_reg_n_0_[1]\,
      I2 => \WR_DATA_REG1_reg_n_0_[0]\,
      I3 => \WR_DATA_REG1_reg_n_0_[3]\,
      O => p_9_in
    );
\K28P5_WR_REG_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \WR_DATA_REG1_reg_n_0_[2]\,
      I1 => \WR_DATA_REG1_reg_n_0_[6]\,
      I2 => \WR_DATA_REG1_reg_n_0_[7]\,
      I3 => \WR_DATA_REG1_reg_n_0_[4]\,
      I4 => \WR_DATA_REG1_reg_n_0_[5]\,
      I5 => p_0_in6_in,
      O => \K28P5_WR_REG_i_2__1_n_0\
    );
K28P5_WR_REG_reg: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => p_9_in,
      Q => K28P5_WR_REG,
      R => RESET_OUT
    );
\RD_ADDR_GRAY[0]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \RD_ADDR_PLUS2_reg_n_0_[0]\,
      I1 => p_1_in,
      O => \RD_ADDR_GRAY[0]_i_1__1_n_0\
    );
\RD_ADDR_GRAY[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in,
      I1 => \RD_ADDR_PLUS2_reg_n_0_[2]\,
      O => \RD_ADDR_GRAY[1]_i_1__1_n_0\
    );
\RD_ADDR_GRAY[2]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \RD_ADDR_PLUS2_reg_n_0_[2]\,
      I1 => p_3_in,
      O => \RD_ADDR_GRAY[2]_i_1__1_n_0\
    );
\RD_ADDR_GRAY[3]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_3_in,
      I1 => p_4_in,
      O => \RD_ADDR_GRAY[3]_i_1__1_n_0\
    );
\RD_ADDR_GRAY[4]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_4_in,
      I1 => p_5_in,
      O => \RD_ADDR_GRAY[4]_i_1__1_n_0\
    );
\RD_ADDR_GRAY[5]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_5_in,
      I1 => \RD_ADDR_PLUS2_reg_n_0_[6]\,
      O => \RD_ADDR_GRAY[5]_i_1__1_n_0\
    );
\RD_ADDR_GRAY_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RD_ADDR_GRAY[0]_i_1__1_n_0\,
      Q => RD_ADDR_GRAY(0),
      R => SS(0)
    );
\RD_ADDR_GRAY_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RD_ADDR_GRAY[1]_i_1__1_n_0\,
      Q => RD_ADDR_GRAY(1),
      R => SS(0)
    );
\RD_ADDR_GRAY_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RD_ADDR_GRAY[2]_i_1__1_n_0\,
      Q => RD_ADDR_GRAY(2),
      R => SS(0)
    );
\RD_ADDR_GRAY_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RD_ADDR_GRAY[3]_i_1__1_n_0\,
      Q => RD_ADDR_GRAY(3),
      R => SS(0)
    );
\RD_ADDR_GRAY_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RD_ADDR_GRAY[4]_i_1__1_n_0\,
      Q => RD_ADDR_GRAY(4),
      R => SS(0)
    );
\RD_ADDR_GRAY_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RD_ADDR_GRAY[5]_i_1__1_n_0\,
      Q => RD_ADDR_GRAY(5),
      R => SS(0)
    );
\RD_ADDR_GRAY_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RD_ADDR_PLUS2_reg_n_0_[6]\,
      Q => RD_ADDR_GRAY(6),
      R => SS(0)
    );
\RD_ADDR_PLUS1_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => \RD_ADDR_PLUS2_reg_n_0_[0]\,
      Q => RD_ADDR_PLUS1(0),
      S => SS(0)
    );
\RD_ADDR_PLUS1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => p_1_in,
      Q => RD_ADDR_PLUS1(1),
      R => SS(0)
    );
\RD_ADDR_PLUS1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => \RD_ADDR_PLUS2_reg_n_0_[2]\,
      Q => RD_ADDR_PLUS1(2),
      R => SS(0)
    );
\RD_ADDR_PLUS1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => p_3_in,
      Q => RD_ADDR_PLUS1(3),
      R => SS(0)
    );
\RD_ADDR_PLUS1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => p_4_in,
      Q => RD_ADDR_PLUS1(4),
      R => SS(0)
    );
\RD_ADDR_PLUS1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => p_5_in,
      Q => RD_ADDR_PLUS1(5),
      R => SS(0)
    );
\RD_ADDR_PLUS1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => \RD_ADDR_PLUS2_reg_n_0_[6]\,
      Q => RD_ADDR_PLUS1(6),
      R => SS(0)
    );
\RD_ADDR_PLUS2[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \RD_ADDR_PLUS2_reg_n_0_[0]\,
      O => plusOp(0)
    );
\RD_ADDR_PLUS2[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \RD_ADDR_PLUS2_reg_n_0_[0]\,
      I1 => p_1_in,
      I2 => \RD_ADDR_PLUS2_reg_n_0_[2]\,
      O => plusOp(2)
    );
\RD_ADDR_PLUS2[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => p_3_in,
      I1 => \RD_ADDR_PLUS2_reg_n_0_[0]\,
      I2 => p_1_in,
      I3 => \RD_ADDR_PLUS2_reg_n_0_[2]\,
      O => plusOp(3)
    );
\RD_ADDR_PLUS2[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => p_4_in,
      I1 => \RD_ADDR_PLUS2_reg_n_0_[2]\,
      I2 => p_1_in,
      I3 => \RD_ADDR_PLUS2_reg_n_0_[0]\,
      I4 => p_3_in,
      O => plusOp(4)
    );
\RD_ADDR_PLUS2[5]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => p_5_in,
      I1 => p_3_in,
      I2 => \RD_ADDR_PLUS2_reg_n_0_[0]\,
      I3 => p_1_in,
      I4 => \RD_ADDR_PLUS2_reg_n_0_[2]\,
      I5 => p_4_in,
      O => plusOp(5)
    );
\RD_ADDR_PLUS2[6]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \RD_ADDR_PLUS2_reg_n_0_[6]\,
      I1 => p_4_in,
      I2 => \RD_ADDR_PLUS2[6]_i_2__1_n_0\,
      I3 => p_3_in,
      I4 => p_5_in,
      O => plusOp(6)
    );
\RD_ADDR_PLUS2[6]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \RD_ADDR_PLUS2_reg_n_0_[2]\,
      I1 => p_1_in,
      I2 => \RD_ADDR_PLUS2_reg_n_0_[0]\,
      O => \RD_ADDR_PLUS2[6]_i_2__1_n_0\
    );
\RD_ADDR_PLUS2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => plusOp(0),
      Q => \RD_ADDR_PLUS2_reg_n_0_[0]\,
      R => SS(0)
    );
\RD_ADDR_PLUS2_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => \RD_ADDR_GRAY[0]_i_1__1_n_0\,
      Q => p_1_in,
      S => SS(0)
    );
\RD_ADDR_PLUS2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => plusOp(2),
      Q => \RD_ADDR_PLUS2_reg_n_0_[2]\,
      R => SS(0)
    );
\RD_ADDR_PLUS2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => plusOp(3),
      Q => p_3_in,
      R => SS(0)
    );
\RD_ADDR_PLUS2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => plusOp(4),
      Q => p_4_in,
      R => SS(0)
    );
\RD_ADDR_PLUS2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => plusOp(5),
      Q => p_5_in,
      R => SS(0)
    );
\RD_ADDR_PLUS2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => plusOp(6),
      Q => \RD_ADDR_PLUS2_reg_n_0_[6]\,
      R => SS(0)
    );
\RD_ADDR_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => RD_ADDR_PLUS1(0),
      Q => RD_ADDR(0),
      R => SS(0)
    );
\RD_ADDR_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => RD_ADDR_PLUS1(1),
      Q => RD_ADDR(1),
      R => SS(0)
    );
\RD_ADDR_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => RD_ADDR_PLUS1(2),
      Q => RD_ADDR(2),
      R => SS(0)
    );
\RD_ADDR_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => RD_ADDR_PLUS1(3),
      Q => RD_ADDR(3),
      R => SS(0)
    );
\RD_ADDR_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => RD_ADDR_PLUS1(4),
      Q => RD_ADDR(4),
      R => SS(0)
    );
\RD_ADDR_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => RD_ADDR_PLUS1(5),
      Q => RD_ADDR(5),
      R => SS(0)
    );
\RD_ADDR_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => RD_ADDR_PLUS1(6),
      Q => RD_ADDR(6),
      R => SS(0)
    );
\RD_DATA_REG_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => \GEN_FIFO[0].RD_DATA_reg_n_0_[0]\,
      Q => RD_DATA_REG(0),
      R => SS(0)
    );
\RD_DATA_REG_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => \GEN_FIFO[10].RD_DATA_reg_n_0_[10]\,
      Q => RD_DATA_REG(10),
      R => SS(0)
    );
\RD_DATA_REG_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => \GEN_FIFO[11].RD_DATA_reg_n_0_[11]\,
      Q => RD_DATA_REG(11),
      R => SS(0)
    );
\RD_DATA_REG_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => \GEN_FIFO[12].RD_DATA_reg_n_0_[12]\,
      Q => RD_DATA_REG(12),
      R => SS(0)
    );
\RD_DATA_REG_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => \GEN_FIFO[13].RD_DATA_reg_n_0_[13]\,
      Q => RD_DATA_REG(13),
      R => SS(0)
    );
\RD_DATA_REG_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => p_2_in(0),
      Q => RD_DATA_REG(16),
      R => SS(0)
    );
\RD_DATA_REG_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => p_2_in(1),
      Q => RD_DATA_REG(17),
      R => SS(0)
    );
\RD_DATA_REG_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => p_2_in(2),
      Q => RD_DATA_REG(18),
      R => SS(0)
    );
\RD_DATA_REG_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => p_2_in(3),
      Q => RD_DATA_REG(19),
      R => SS(0)
    );
\RD_DATA_REG_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => \GEN_FIFO[1].RD_DATA_reg_n_0_[1]\,
      Q => RD_DATA_REG(1),
      R => SS(0)
    );
\RD_DATA_REG_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => p_2_in(4),
      Q => RD_DATA_REG(20),
      R => SS(0)
    );
\RD_DATA_REG_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => p_2_in(5),
      Q => RD_DATA_REG(21),
      R => SS(0)
    );
\RD_DATA_REG_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => p_2_in(6),
      Q => RD_DATA_REG(22),
      R => SS(0)
    );
\RD_DATA_REG_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => p_2_in(7),
      Q => RD_DATA_REG(23),
      R => SS(0)
    );
\RD_DATA_REG_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => \GEN_FIFO[25].RD_DATA_reg_n_0_[25]\,
      Q => RD_DATA_REG(25),
      R => SS(0)
    );
\RD_DATA_REG_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => \GEN_FIFO[26].RD_DATA_reg_n_0_[26]\,
      Q => RD_DATA_REG(26),
      R => SS(0)
    );
\RD_DATA_REG_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => \GEN_FIFO[27].RD_DATA_reg_n_0_[27]\,
      Q => RD_DATA_REG(27),
      R => SS(0)
    );
\RD_DATA_REG_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => \GEN_FIFO[28].RD_DATA_reg\,
      Q => RD_DATA_REG(28),
      R => SS(0)
    );
\RD_DATA_REG_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => \GEN_FIFO[2].RD_DATA_reg_n_0_[2]\,
      Q => RD_DATA_REG(2),
      R => SS(0)
    );
\RD_DATA_REG_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => \GEN_FIFO[3].RD_DATA_reg_n_0_[3]\,
      Q => RD_DATA_REG(3),
      R => SS(0)
    );
\RD_DATA_REG_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => \GEN_FIFO[4].RD_DATA_reg_n_0_[4]\,
      Q => RD_DATA_REG(4),
      R => SS(0)
    );
\RD_DATA_REG_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => \GEN_FIFO[5].RD_DATA_reg_n_0_[5]\,
      Q => RD_DATA_REG(5),
      R => SS(0)
    );
\RD_DATA_REG_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => \GEN_FIFO[6].RD_DATA_reg_n_0_[6]\,
      Q => RD_DATA_REG(6),
      R => SS(0)
    );
\RD_DATA_REG_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => \GEN_FIFO[7].RD_DATA_reg_n_0_[7]\,
      Q => RD_DATA_REG(7),
      R => SS(0)
    );
\RD_DATA_REG_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => \GEN_FIFO[9].RD_DATA_reg_n_0_[9]\,
      Q => RD_DATA_REG(9),
      R => SS(0)
    );
\RD_ENABLE_i_10__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFD"
    )
        port map (
      I0 => p_2_in(6),
      I1 => p_2_in(1),
      I2 => p_2_in(5),
      I3 => \GEN_FIFO[27].RD_DATA_reg_n_0_[27]\,
      I4 => p_2_in(3),
      O => \RD_ENABLE_i_10__1_n_0\
    );
\RD_ENABLE_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444444444404"
    )
        port map (
      I0 => SS(0),
      I1 => EVEN,
      I2 => \RD_ENABLE_i_2__1_n_0\,
      I3 => \RD_ENABLE_i_3__1_n_0\,
      I4 => RD_OCCUPANCY(6),
      I5 => \RD_ENABLE_i_4__1_n_0\,
      O => \RD_ENABLE_i_1__1_n_0\
    );
\RD_ENABLE_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000180FFFFFFFF"
    )
        port map (
      I0 => \GEN_FIFO[7].RD_DATA_reg_n_0_[7]\,
      I1 => \GEN_FIFO[0].RD_DATA_reg_n_0_[0]\,
      I2 => \GEN_FIFO[2].RD_DATA_reg_n_0_[2]\,
      I3 => \GEN_FIFO[4].RD_DATA_reg_n_0_[4]\,
      I4 => \RD_ENABLE_i_5__1_n_0\,
      I5 => \RD_ENABLE_i_6__1_n_0\,
      O => \RD_ENABLE_i_2__1_n_0\
    );
\RD_ENABLE_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => RD_OCCUPANCY(3),
      I1 => RD_OCCUPANCY(2),
      I2 => RD_OCCUPANCY(5),
      I3 => RD_OCCUPANCY(4),
      I4 => RD_OCCUPANCY(0),
      I5 => RD_OCCUPANCY(1),
      O => \RD_ENABLE_i_3__1_n_0\
    );
\RD_ENABLE_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF0000BFFFBFFF"
    )
        port map (
      I0 => \RD_ENABLE_i_7__1_n_0\,
      I1 => \GEN_FIFO[3].RD_DATA_reg_n_0_[3]\,
      I2 => \GEN_FIFO[7].RD_DATA_reg_n_0_[7]\,
      I3 => \GEN_FIFO[2].RD_DATA_reg_n_0_[2]\,
      I4 => \RD_ENABLE_i_8__1_n_0\,
      I5 => \RD_ENABLE_i_9__1_n_0\,
      O => \RD_ENABLE_i_4__1_n_0\
    );
\RD_ENABLE_i_5__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFD"
    )
        port map (
      I0 => \GEN_FIFO[6].RD_DATA_reg_n_0_[6]\,
      I1 => \GEN_FIFO[1].RD_DATA_reg_n_0_[1]\,
      I2 => \GEN_FIFO[5].RD_DATA_reg_n_0_[5]\,
      I3 => \GEN_FIFO[11].RD_DATA_reg_n_0_[11]\,
      I4 => \GEN_FIFO[3].RD_DATA_reg_n_0_[3]\,
      O => \RD_ENABLE_i_5__1_n_0\
    );
\RD_ENABLE_i_6__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEBFFF"
    )
        port map (
      I0 => \RD_ENABLE_i_10__1_n_0\,
      I1 => p_2_in(2),
      I2 => p_2_in(7),
      I3 => p_2_in(0),
      I4 => p_2_in(4),
      O => \RD_ENABLE_i_6__1_n_0\
    );
\RD_ENABLE_i_7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFFFFFFFFFF"
    )
        port map (
      I0 => \GEN_FIFO[11].RD_DATA_reg_n_0_[11]\,
      I1 => \GEN_FIFO[1].RD_DATA_reg_n_0_[1]\,
      I2 => \GEN_FIFO[0].RD_DATA_reg_n_0_[0]\,
      I3 => \GEN_FIFO[6].RD_DATA_reg_n_0_[6]\,
      I4 => \GEN_FIFO[5].RD_DATA_reg_n_0_[5]\,
      I5 => \GEN_FIFO[4].RD_DATA_reg_n_0_[4]\,
      O => \RD_ENABLE_i_7__1_n_0\
    );
\RD_ENABLE_i_8__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7FFFFFFFFFFF"
    )
        port map (
      I0 => p_2_in(4),
      I1 => p_2_in(7),
      I2 => p_2_in(3),
      I3 => \GEN_FIFO[27].RD_DATA_reg_n_0_[27]\,
      I4 => p_2_in(0),
      I5 => p_2_in(5),
      O => \RD_ENABLE_i_8__1_n_0\
    );
\RD_ENABLE_i_9__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => p_2_in(2),
      I1 => p_2_in(6),
      I2 => p_2_in(1),
      O => \RD_ENABLE_i_9__1_n_0\
    );
RD_ENABLE_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RD_ENABLE_i_1__1_n_0\,
      Q => RD_ENABLE,
      R => '0'
    );
\RD_OCCUPANCY_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_OCCUPANCY01_out(0),
      Q => RD_OCCUPANCY(0),
      R => SS(0)
    );
\RD_OCCUPANCY_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_OCCUPANCY01_out(1),
      Q => RD_OCCUPANCY(1),
      R => SS(0)
    );
\RD_OCCUPANCY_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_OCCUPANCY01_out(2),
      Q => RD_OCCUPANCY(2),
      R => SS(0)
    );
\RD_OCCUPANCY_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_OCCUPANCY01_out(3),
      Q => RD_OCCUPANCY(3),
      R => SS(0)
    );
\RD_OCCUPANCY_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_OCCUPANCY01_out(4),
      Q => RD_OCCUPANCY(4),
      R => SS(0)
    );
\RD_OCCUPANCY_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_OCCUPANCY01_out(5),
      Q => RD_OCCUPANCY(5),
      R => SS(0)
    );
\RD_OCCUPANCY_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => userclk,
      CE => '1',
      D => RD_OCCUPANCY01_out(6),
      Q => RD_OCCUPANCY(6),
      S => SS(0)
    );
\RECLOCK_RD_ADDRGRAY[0].SYNC_RD_ADDRGRAY\: entity work.quadsgmii_0_TEST_qsgmii_sync_block_106
     port map (
      Q(0) => RD_ADDR_GRAY(0),
      data_out => \RECLOCK_RD_ADDRGRAY[0].SYNC_RD_ADDRGRAY_n_0\,
      rxrecclk => rxrecclk
    );
\RECLOCK_RD_ADDRGRAY[1].SYNC_RD_ADDRGRAY\: entity work.quadsgmii_0_TEST_qsgmii_sync_block_107
     port map (
      Q(1 downto 0) => WR_ADDR(1 downto 0),
      S(1) => \RECLOCK_RD_ADDRGRAY[1].SYNC_RD_ADDRGRAY_n_0\,
      S(0) => \RECLOCK_RD_ADDRGRAY[1].SYNC_RD_ADDRGRAY_n_1\,
      \WR_OCCUPANCY[6]_i_8__1_0\ => \RECLOCK_RD_ADDRGRAY[5].SYNC_RD_ADDRGRAY_n_1\,
      \WR_OCCUPANCY[6]_i_8__1_1\ => p_17_in,
      \WR_OCCUPANCY[6]_i_8__1_2\ => p_1_in18_in,
      \WR_OCCUPANCY[6]_i_8__1_3\ => p_3_in24_in,
      \WR_OCCUPANCY_reg[6]\ => \RECLOCK_RD_ADDRGRAY[0].SYNC_RD_ADDRGRAY_n_0\,
      data_out => p_2_in21_in,
      data_sync_reg1_0(0) => RD_ADDR_GRAY(1),
      rxrecclk => rxrecclk
    );
\RECLOCK_RD_ADDRGRAY[2].SYNC_RD_ADDRGRAY\: entity work.quadsgmii_0_TEST_qsgmii_sync_block_108
     port map (
      Q(0) => RD_ADDR_GRAY(2),
      data_out => p_3_in24_in,
      rxrecclk => rxrecclk
    );
\RECLOCK_RD_ADDRGRAY[3].SYNC_RD_ADDRGRAY\: entity work.quadsgmii_0_TEST_qsgmii_sync_block_109
     port map (
      Q(0) => WR_ADDR(2),
      S(0) => \RECLOCK_RD_ADDRGRAY[3].SYNC_RD_ADDRGRAY_n_0\,
      \WR_OCCUPANCY_reg[6]\ => \RECLOCK_RD_ADDRGRAY[5].SYNC_RD_ADDRGRAY_n_1\,
      \WR_OCCUPANCY_reg[6]_0\ => p_17_in,
      \WR_OCCUPANCY_reg[6]_1\ => p_1_in18_in,
      \WR_OCCUPANCY_reg[6]_2\ => p_3_in24_in,
      data_out => p_2_in21_in,
      data_sync_reg1_0(0) => RD_ADDR_GRAY(3),
      rxrecclk => rxrecclk
    );
\RECLOCK_RD_ADDRGRAY[4].SYNC_RD_ADDRGRAY\: entity work.quadsgmii_0_TEST_qsgmii_sync_block_110
     port map (
      Q(0) => WR_ADDR(3),
      S(0) => \RECLOCK_RD_ADDRGRAY[4].SYNC_RD_ADDRGRAY_n_0\,
      \WR_OCCUPANCY_reg[6]\ => p_17_in,
      \WR_OCCUPANCY_reg[6]_0\ => \RECLOCK_RD_ADDRGRAY[5].SYNC_RD_ADDRGRAY_n_1\,
      \WR_OCCUPANCY_reg[6]_1\ => p_2_in21_in,
      data_out => p_1_in18_in,
      data_sync_reg1_0(0) => RD_ADDR_GRAY(4),
      rxrecclk => rxrecclk
    );
\RECLOCK_RD_ADDRGRAY[5].SYNC_RD_ADDRGRAY\: entity work.quadsgmii_0_TEST_qsgmii_sync_block_111
     port map (
      Q(0) => WR_ADDR(4),
      S(0) => \RECLOCK_RD_ADDRGRAY[5].SYNC_RD_ADDRGRAY_n_0\,
      \WR_OCCUPANCY_reg[6]\ => p_17_in,
      \WR_OCCUPANCY_reg[6]_0\ => p_1_in18_in,
      data_out => \RECLOCK_RD_ADDRGRAY[5].SYNC_RD_ADDRGRAY_n_1\,
      data_sync_reg1_0(0) => RD_ADDR_GRAY(5),
      rxrecclk => rxrecclk
    );
\RECLOCK_RD_ADDRGRAY[6].SYNC_RD_ADDRGRAY\: entity work.quadsgmii_0_TEST_qsgmii_sync_block_112
     port map (
      D(5 downto 0) => WR_OCCUPANCY00_out(6 downto 1),
      Q(6 downto 0) => WR_ADDR(6 downto 0),
      S(4) => \RECLOCK_RD_ADDRGRAY[5].SYNC_RD_ADDRGRAY_n_0\,
      S(3) => \RECLOCK_RD_ADDRGRAY[4].SYNC_RD_ADDRGRAY_n_0\,
      S(2) => \RECLOCK_RD_ADDRGRAY[3].SYNC_RD_ADDRGRAY_n_0\,
      S(1) => \RECLOCK_RD_ADDRGRAY[1].SYNC_RD_ADDRGRAY_n_0\,
      S(0) => \RECLOCK_RD_ADDRGRAY[1].SYNC_RD_ADDRGRAY_n_1\,
      \WR_OCCUPANCY_reg[6]\ => \RECLOCK_RD_ADDRGRAY[5].SYNC_RD_ADDRGRAY_n_1\,
      data_out => p_17_in,
      data_sync_reg1_0(0) => RD_ADDR_GRAY(6),
      rxrecclk => rxrecclk
    );
\RECLOCK_WR_ADDRGRAY[0].SYNC_WR_ADDRGRAY\: entity work.quadsgmii_0_TEST_qsgmii_sync_block_113
     port map (
      DI(0) => GRAY_TO_BIN(0),
      GRAY_TO_BIN(0) => GRAY_TO_BIN(1),
      Q(0) => \WR_ADDR_GRAY_reg_n_0_[0]\,
      data_out => p_0_out,
      userclk => userclk
    );
\RECLOCK_WR_ADDRGRAY[1].SYNC_WR_ADDRGRAY\: entity work.quadsgmii_0_TEST_qsgmii_sync_block_114
     port map (
      D(6 downto 0) => RD_OCCUPANCY01_out(6 downto 0),
      DI(4 downto 1) => GRAY_TO_BIN(5 downto 2),
      DI(0) => GRAY_TO_BIN(0),
      GRAY_TO_BIN(0) => GRAY_TO_BIN(1),
      Q(1 downto 0) => RD_ADDR(1 downto 0),
      \RD_OCCUPANCY_reg[6]\ => p_3_out,
      \RD_OCCUPANCY_reg[6]_0\ => p_5_out,
      \RD_OCCUPANCY_reg[6]_1\ => DATA_OUT,
      \RD_OCCUPANCY_reg[6]_2\ => p_4_out,
      \RD_OCCUPANCY_reg[6]_3\ => p_2_out,
      S(4) => \RECLOCK_WR_ADDRGRAY[6].SYNC_WR_ADDRGRAY_n_0\,
      S(3) => \RECLOCK_WR_ADDRGRAY[6].SYNC_WR_ADDRGRAY_n_1\,
      S(2) => \RECLOCK_WR_ADDRGRAY[5].SYNC_WR_ADDRGRAY_n_0\,
      S(1) => \RECLOCK_WR_ADDRGRAY[4].SYNC_WR_ADDRGRAY_n_0\,
      S(0) => \RECLOCK_WR_ADDRGRAY[3].SYNC_WR_ADDRGRAY_n_0\,
      data_out => p_0_out,
      data_sync_reg1_0(0) => \WR_ADDR_GRAY_reg_n_0_[1]\,
      userclk => userclk
    );
\RECLOCK_WR_ADDRGRAY[2].SYNC_WR_ADDRGRAY\: entity work.quadsgmii_0_TEST_qsgmii_sync_block_115
     port map (
      DI(0) => GRAY_TO_BIN(2),
      Q(0) => \WR_ADDR_GRAY_reg_n_0_[2]\,
      \RD_OCCUPANCY_reg[6]\ => p_4_out,
      \RD_OCCUPANCY_reg[6]_0\ => DATA_OUT,
      \RD_OCCUPANCY_reg[6]_1\ => p_5_out,
      \RD_OCCUPANCY_reg[6]_2\ => p_3_out,
      data_out => p_2_out,
      userclk => userclk
    );
\RECLOCK_WR_ADDRGRAY[3].SYNC_WR_ADDRGRAY\: entity work.quadsgmii_0_TEST_qsgmii_sync_block_116
     port map (
      DI(0) => GRAY_TO_BIN(3),
      Q(0) => RD_ADDR(2),
      \RD_OCCUPANCY_reg[6]\ => p_5_out,
      \RD_OCCUPANCY_reg[6]_0\ => DATA_OUT,
      \RD_OCCUPANCY_reg[6]_1\ => p_4_out,
      \RD_OCCUPANCY_reg[6]_2\ => p_2_out,
      S(0) => \RECLOCK_WR_ADDRGRAY[3].SYNC_WR_ADDRGRAY_n_0\,
      data_out => p_3_out,
      data_sync_reg1_0(0) => \WR_ADDR_GRAY_reg_n_0_[3]\,
      userclk => userclk
    );
\RECLOCK_WR_ADDRGRAY[4].SYNC_WR_ADDRGRAY\: entity work.quadsgmii_0_TEST_qsgmii_sync_block_117
     port map (
      DI(0) => GRAY_TO_BIN(4),
      Q(0) => RD_ADDR(3),
      \RD_OCCUPANCY_reg[6]\ => DATA_OUT,
      \RD_OCCUPANCY_reg[6]_0\ => p_5_out,
      \RD_OCCUPANCY_reg[6]_1\ => p_3_out,
      S(0) => \RECLOCK_WR_ADDRGRAY[4].SYNC_WR_ADDRGRAY_n_0\,
      data_out => p_4_out,
      data_sync_reg1_0(0) => \WR_ADDR_GRAY_reg_n_0_[4]\,
      userclk => userclk
    );
\RECLOCK_WR_ADDRGRAY[5].SYNC_WR_ADDRGRAY\: entity work.quadsgmii_0_TEST_qsgmii_sync_block_118
     port map (
      DI(0) => GRAY_TO_BIN(5),
      Q(0) => RD_ADDR(4),
      \RD_OCCUPANCY_reg[6]\ => DATA_OUT,
      \RD_OCCUPANCY_reg[6]_0\ => p_4_out,
      S(0) => \RECLOCK_WR_ADDRGRAY[5].SYNC_WR_ADDRGRAY_n_0\,
      data_out => p_5_out,
      data_sync_reg1_0(0) => \WR_ADDR_GRAY_reg_n_0_[5]\,
      userclk => userclk
    );
\RECLOCK_WR_ADDRGRAY[6].SYNC_WR_ADDRGRAY\: entity work.quadsgmii_0_TEST_qsgmii_sync_block_119
     port map (
      Q(1 downto 0) => RD_ADDR(6 downto 5),
      \RD_OCCUPANCY_reg[6]\ => p_5_out,
      S(1) => \RECLOCK_WR_ADDRGRAY[6].SYNC_WR_ADDRGRAY_n_0\,
      S(0) => \RECLOCK_WR_ADDRGRAY[6].SYNC_WR_ADDRGRAY_n_1\,
      data_out => DATA_OUT,
      data_sync_reg1_0(0) => DATA_IN,
      userclk => userclk
    );
\REMOVE_IDLE_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF00800000"
    )
        port map (
      I0 => I1_DETECTED_WR,
      I1 => WR_OCCUPANCY(6),
      I2 => I1_DETECTED_WR_REG,
      I3 => \REMOVE_IDLE_i_2__1_n_0\,
      I4 => WR_TOGGLE,
      I5 => REMOVE_IDLE,
      O => \REMOVE_IDLE_i_1__1_n_0\
    );
\REMOVE_IDLE_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => WR_OCCUPANCY(1),
      I1 => WR_OCCUPANCY(5),
      I2 => WR_OCCUPANCY(3),
      I3 => WR_OCCUPANCY(2),
      I4 => WR_OCCUPANCY(4),
      O => \REMOVE_IDLE_i_2__1_n_0\
    );
REMOVE_IDLE_reg: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => \REMOVE_IDLE_i_1__1_n_0\,
      Q => REMOVE_IDLE,
      R => RESET_OUT
    );
\RXBUFERR_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFA800"
    )
        port map (
      I0 => \RXBUFERR_i_2__1_n_0\,
      I1 => RD_OCCUPANCY(1),
      I2 => RD_OCCUPANCY(0),
      I3 => RD_OCCUPANCY(6),
      I4 => \RXBUFERR_i_3__1_n_0\,
      I5 => \^rxbufstatus\(0),
      O => \RXBUFERR_i_1__1_n_0\
    );
\RXBUFERR_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => RD_OCCUPANCY(4),
      I1 => RD_OCCUPANCY(5),
      I2 => RD_OCCUPANCY(2),
      I3 => RD_OCCUPANCY(3),
      O => \RXBUFERR_i_2__1_n_0\
    );
\RXBUFERR_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => RD_OCCUPANCY(4),
      I1 => RD_OCCUPANCY(5),
      I2 => RD_OCCUPANCY(2),
      I3 => RD_OCCUPANCY(3),
      I4 => RD_OCCUPANCY(6),
      I5 => \RXBUFERR_i_4__1_n_0\,
      O => \RXBUFERR_i_3__1_n_0\
    );
\RXBUFERR_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => RD_OCCUPANCY(1),
      I1 => RD_OCCUPANCY(0),
      O => \RXBUFERR_i_4__1_n_0\
    );
RXBUFERR_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RXBUFERR_i_1__1_n_0\,
      Q => \^rxbufstatus\(0),
      R => SS(0)
    );
\RXCHARISCOMMA_USR_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => RD_DATA_REG(28),
      I1 => EVEN,
      I2 => RD_DATA_REG(12),
      O => \RXCHARISCOMMA_USR_i_1__1_n_0\
    );
RXCHARISCOMMA_USR_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RXCHARISCOMMA_USR_i_1__1_n_0\,
      Q => RXCHARISCOMMA_USR,
      R => SS(0)
    );
\RXCHARISK_USR_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => RD_DATA_REG(27),
      I1 => EVEN,
      I2 => RD_DATA_REG(11),
      O => \RXCHARISK_USR_i_1__1_n_0\
    );
RXCHARISK_USR_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RXCHARISK_USR_i_1__1_n_0\,
      Q => RXCHARISK_USR,
      R => SS(0)
    );
\RXCLKCORCNT[0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \^insert_idle_reg\,
      I1 => \^d\(0),
      I2 => RD_DATA_REG(13),
      O => \RXCLKCORCNT[0]_i_1__1_n_0\
    );
\RXCLKCORCNT[2]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10001010"
    )
        port map (
      I0 => RESET_IN,
      I1 => MGT_RX_RESET,
      I2 => \^insert_idle_reg\,
      I3 => \^d\(0),
      I4 => RD_DATA_REG(13),
      O => \RXCLKCORCNT[2]_i_1__1_n_0\
    );
\RXCLKCORCNT_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RXCLKCORCNT[0]_i_1__1_n_0\,
      Q => \^d\(0),
      R => SS(0)
    );
\RXCLKCORCNT_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RXCLKCORCNT[2]_i_1__1_n_0\,
      Q => \^d\(1),
      R => '0'
    );
\RXDATA_USR[0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => RD_DATA_REG(16),
      I1 => EVEN,
      I2 => RD_DATA_REG(0),
      O => \RXDATA_USR[0]_i_1__1_n_0\
    );
\RXDATA_USR[1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => RD_DATA_REG(17),
      I1 => EVEN,
      I2 => RD_DATA_REG(1),
      O => \RXDATA_USR[1]_i_1__1_n_0\
    );
\RXDATA_USR[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => RD_DATA_REG(18),
      I1 => EVEN,
      I2 => RD_DATA_REG(2),
      O => \RXDATA_USR[2]_i_1__1_n_0\
    );
\RXDATA_USR[3]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => RD_DATA_REG(19),
      I1 => EVEN,
      I2 => RD_DATA_REG(3),
      O => \RXDATA_USR[3]_i_1__1_n_0\
    );
\RXDATA_USR[4]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => RD_DATA_REG(20),
      I1 => EVEN,
      I2 => RD_DATA_REG(4),
      O => \RXDATA_USR[4]_i_1__1_n_0\
    );
\RXDATA_USR[5]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => RD_DATA_REG(21),
      I1 => EVEN,
      I2 => RD_DATA_REG(5),
      O => \RXDATA_USR[5]_i_1__1_n_0\
    );
\RXDATA_USR[6]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => RD_DATA_REG(22),
      I1 => EVEN,
      I2 => RD_DATA_REG(6),
      O => \RXDATA_USR[6]_i_1__1_n_0\
    );
\RXDATA_USR[7]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => RD_DATA_REG(23),
      I1 => EVEN,
      I2 => RD_DATA_REG(7),
      O => \RXDATA_USR[7]_i_1__1_n_0\
    );
\RXDATA_USR_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RXDATA_USR[0]_i_1__1_n_0\,
      Q => Q(0),
      R => SS(0)
    );
\RXDATA_USR_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RXDATA_USR[1]_i_1__1_n_0\,
      Q => Q(1),
      R => SS(0)
    );
\RXDATA_USR_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RXDATA_USR[2]_i_1__1_n_0\,
      Q => Q(2),
      R => SS(0)
    );
\RXDATA_USR_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RXDATA_USR[3]_i_1__1_n_0\,
      Q => Q(3),
      R => SS(0)
    );
\RXDATA_USR_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RXDATA_USR[4]_i_1__1_n_0\,
      Q => Q(4),
      R => SS(0)
    );
\RXDATA_USR_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RXDATA_USR[5]_i_1__1_n_0\,
      Q => Q(5),
      R => SS(0)
    );
\RXDATA_USR_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RXDATA_USR[6]_i_1__1_n_0\,
      Q => Q(6),
      R => SS(0)
    );
\RXDATA_USR_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RXDATA_USR[7]_i_1__1_n_0\,
      Q => Q(7),
      R => SS(0)
    );
\RXDISPERR_USR_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => RD_DATA_REG(26),
      I1 => EVEN,
      I2 => RD_DATA_REG(10),
      O => \RXDISPERR_USR_i_1__1_n_0\
    );
RXDISPERR_USR_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RXDISPERR_USR_i_1__1_n_0\,
      Q => RXDISPERR_USR,
      R => SS(0)
    );
\RXNOTINTABLE_USR_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => RD_DATA_REG(25),
      I1 => EVEN,
      I2 => RD_DATA_REG(9),
      O => \RXNOTINTABLE_USR_i_1__1_n_0\
    );
RXNOTINTABLE_USR_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RXNOTINTABLE_USR_i_1__1_n_0\,
      Q => RXNOTINTABLE_USR,
      R => SS(0)
    );
\WR_ADDR_GRAY[0]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \WR_ADDR_PLUS2_reg_n_0_[0]\,
      I1 => p_1_in5_in,
      O => BIN_TO_GRAY(0)
    );
\WR_ADDR_GRAY[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in5_in,
      I1 => p_2_in7_in,
      O => BIN_TO_GRAY(1)
    );
\WR_ADDR_GRAY[2]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_2_in7_in,
      I1 => p_3_in9_in,
      O => BIN_TO_GRAY(2)
    );
\WR_ADDR_GRAY[3]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_3_in9_in,
      I1 => p_4_in11_in,
      O => BIN_TO_GRAY(3)
    );
\WR_ADDR_GRAY[4]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_4_in11_in,
      I1 => p_5_in13_in,
      O => BIN_TO_GRAY(4)
    );
\WR_ADDR_GRAY[5]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_5_in13_in,
      I1 => \WR_ADDR_PLUS2_reg_n_0_[6]\,
      O => BIN_TO_GRAY(5)
    );
\WR_ADDR_GRAY_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => rxrecclk,
      CE => '1',
      D => BIN_TO_GRAY(0),
      Q => \WR_ADDR_GRAY_reg_n_0_[0]\,
      S => RESET_OUT
    );
\WR_ADDR_GRAY_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => BIN_TO_GRAY(1),
      Q => \WR_ADDR_GRAY_reg_n_0_[1]\,
      R => RESET_OUT
    );
\WR_ADDR_GRAY_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => BIN_TO_GRAY(2),
      Q => \WR_ADDR_GRAY_reg_n_0_[2]\,
      R => RESET_OUT
    );
\WR_ADDR_GRAY_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => BIN_TO_GRAY(3),
      Q => \WR_ADDR_GRAY_reg_n_0_[3]\,
      R => RESET_OUT
    );
\WR_ADDR_GRAY_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => BIN_TO_GRAY(4),
      Q => \WR_ADDR_GRAY_reg_n_0_[4]\,
      R => RESET_OUT
    );
\WR_ADDR_GRAY_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => rxrecclk,
      CE => '1',
      D => BIN_TO_GRAY(5),
      Q => \WR_ADDR_GRAY_reg_n_0_[5]\,
      S => RESET_OUT
    );
\WR_ADDR_GRAY_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => rxrecclk,
      CE => '1',
      D => \WR_ADDR_PLUS2_reg_n_0_[6]\,
      Q => DATA_IN,
      S => RESET_OUT
    );
\WR_ADDR_PLUS1_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => rxrecclk,
      CE => WE,
      D => \WR_ADDR_PLUS2_reg_n_0_[0]\,
      Q => WR_ADDR_PLUS1(0),
      S => RESET_OUT
    );
\WR_ADDR_PLUS1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WE,
      D => p_1_in5_in,
      Q => WR_ADDR_PLUS1(1),
      R => RESET_OUT
    );
\WR_ADDR_PLUS1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WE,
      D => p_2_in7_in,
      Q => WR_ADDR_PLUS1(2),
      R => RESET_OUT
    );
\WR_ADDR_PLUS1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WE,
      D => p_3_in9_in,
      Q => WR_ADDR_PLUS1(3),
      R => RESET_OUT
    );
\WR_ADDR_PLUS1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WE,
      D => p_4_in11_in,
      Q => WR_ADDR_PLUS1(4),
      R => RESET_OUT
    );
\WR_ADDR_PLUS1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WE,
      D => p_5_in13_in,
      Q => WR_ADDR_PLUS1(5),
      R => RESET_OUT
    );
\WR_ADDR_PLUS1_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => rxrecclk,
      CE => WE,
      D => \WR_ADDR_PLUS2_reg_n_0_[6]\,
      Q => WR_ADDR_PLUS1(6),
      S => RESET_OUT
    );
\WR_ADDR_PLUS2[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \WR_ADDR_PLUS2_reg_n_0_[0]\,
      O => \plusOp__0\(0)
    );
\WR_ADDR_PLUS2[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \WR_ADDR_PLUS2_reg_n_0_[0]\,
      I1 => p_1_in5_in,
      I2 => p_2_in7_in,
      O => \plusOp__0\(2)
    );
\WR_ADDR_PLUS2[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => p_3_in9_in,
      I1 => \WR_ADDR_PLUS2_reg_n_0_[0]\,
      I2 => p_1_in5_in,
      I3 => p_2_in7_in,
      O => \plusOp__0\(3)
    );
\WR_ADDR_PLUS2[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => p_4_in11_in,
      I1 => p_2_in7_in,
      I2 => p_1_in5_in,
      I3 => \WR_ADDR_PLUS2_reg_n_0_[0]\,
      I4 => p_3_in9_in,
      O => \plusOp__0\(4)
    );
\WR_ADDR_PLUS2[5]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => p_5_in13_in,
      I1 => p_3_in9_in,
      I2 => \WR_ADDR_PLUS2_reg_n_0_[0]\,
      I3 => p_1_in5_in,
      I4 => p_2_in7_in,
      I5 => p_4_in11_in,
      O => \plusOp__0\(5)
    );
\WR_ADDR_PLUS2[6]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \WR_ADDR_PLUS2_reg_n_0_[6]\,
      I1 => p_4_in11_in,
      I2 => \WR_ADDR_PLUS2[6]_i_2__1_n_0\,
      I3 => p_3_in9_in,
      I4 => p_5_in13_in,
      O => \plusOp__0\(6)
    );
\WR_ADDR_PLUS2[6]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => p_2_in7_in,
      I1 => p_1_in5_in,
      I2 => \WR_ADDR_PLUS2_reg_n_0_[0]\,
      O => \WR_ADDR_PLUS2[6]_i_2__1_n_0\
    );
\WR_ADDR_PLUS2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WE,
      D => \plusOp__0\(0),
      Q => \WR_ADDR_PLUS2_reg_n_0_[0]\,
      R => RESET_OUT
    );
\WR_ADDR_PLUS2_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => rxrecclk,
      CE => WE,
      D => BIN_TO_GRAY(0),
      Q => p_1_in5_in,
      S => RESET_OUT
    );
\WR_ADDR_PLUS2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WE,
      D => \plusOp__0\(2),
      Q => p_2_in7_in,
      R => RESET_OUT
    );
\WR_ADDR_PLUS2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WE,
      D => \plusOp__0\(3),
      Q => p_3_in9_in,
      R => RESET_OUT
    );
\WR_ADDR_PLUS2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WE,
      D => \plusOp__0\(4),
      Q => p_4_in11_in,
      R => RESET_OUT
    );
\WR_ADDR_PLUS2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WE,
      D => \plusOp__0\(5),
      Q => p_5_in13_in,
      R => RESET_OUT
    );
\WR_ADDR_PLUS2_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => rxrecclk,
      CE => WE,
      D => \plusOp__0\(6),
      Q => \WR_ADDR_PLUS2_reg_n_0_[6]\,
      S => RESET_OUT
    );
\WR_ADDR_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WE,
      D => WR_ADDR_PLUS1(0),
      Q => WR_ADDR(0),
      R => RESET_OUT
    );
\WR_ADDR_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WE,
      D => WR_ADDR_PLUS1(1),
      Q => WR_ADDR(1),
      R => RESET_OUT
    );
\WR_ADDR_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WE,
      D => WR_ADDR_PLUS1(2),
      Q => WR_ADDR(2),
      R => RESET_OUT
    );
\WR_ADDR_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WE,
      D => WR_ADDR_PLUS1(3),
      Q => WR_ADDR(3),
      R => RESET_OUT
    );
\WR_ADDR_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WE,
      D => WR_ADDR_PLUS1(4),
      Q => WR_ADDR(4),
      R => RESET_OUT
    );
\WR_ADDR_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WE,
      D => WR_ADDR_PLUS1(5),
      Q => WR_ADDR(5),
      R => RESET_OUT
    );
\WR_ADDR_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => rxrecclk,
      CE => WE,
      D => WR_ADDR_PLUS1(6),
      Q => WR_ADDR(6),
      S => RESET_OUT
    );
\WR_DATA_REG1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => \WR_DATA_REG1_reg[12]_0\(0),
      Q => \WR_DATA_REG1_reg_n_0_[0]\,
      R => RESET_OUT
    );
\WR_DATA_REG1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => \WR_DATA_REG1_reg[12]_0\(9),
      Q => WR_DATA_REG1(10),
      R => RESET_OUT
    );
\WR_DATA_REG1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => \WR_DATA_REG1_reg[12]_0\(10),
      Q => p_0_in6_in,
      R => RESET_OUT
    );
\WR_DATA_REG1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => \WR_DATA_REG1_reg[12]_0\(11),
      Q => WR_DATA_REG1(12),
      R => RESET_OUT
    );
\WR_DATA_REG1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => \WR_DATA_REG1_reg[12]_0\(1),
      Q => \WR_DATA_REG1_reg_n_0_[1]\,
      R => RESET_OUT
    );
\WR_DATA_REG1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => \WR_DATA_REG1_reg[12]_0\(2),
      Q => \WR_DATA_REG1_reg_n_0_[2]\,
      R => RESET_OUT
    );
\WR_DATA_REG1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => \WR_DATA_REG1_reg[12]_0\(3),
      Q => \WR_DATA_REG1_reg_n_0_[3]\,
      R => RESET_OUT
    );
\WR_DATA_REG1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => \WR_DATA_REG1_reg[12]_0\(4),
      Q => \WR_DATA_REG1_reg_n_0_[4]\,
      R => RESET_OUT
    );
\WR_DATA_REG1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => \WR_DATA_REG1_reg[12]_0\(5),
      Q => \WR_DATA_REG1_reg_n_0_[5]\,
      R => RESET_OUT
    );
\WR_DATA_REG1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => \WR_DATA_REG1_reg[12]_0\(6),
      Q => \WR_DATA_REG1_reg_n_0_[6]\,
      R => RESET_OUT
    );
\WR_DATA_REG1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => \WR_DATA_REG1_reg[12]_0\(7),
      Q => \WR_DATA_REG1_reg_n_0_[7]\,
      R => RESET_OUT
    );
\WR_DATA_REG1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => \WR_DATA_REG1_reg[12]_0\(8),
      Q => WR_DATA_REG1(9),
      R => RESET_OUT
    );
\WR_DATA_REG2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => \WR_DATA_REG1_reg_n_0_[0]\,
      Q => WR_DATA_REG2(0),
      R => RESET_OUT
    );
\WR_DATA_REG2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => WR_DATA_REG1(10),
      Q => WR_DATA_REG2(10),
      R => RESET_OUT
    );
\WR_DATA_REG2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => p_0_in6_in,
      Q => WR_DATA_REG2(11),
      R => RESET_OUT
    );
\WR_DATA_REG2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => WR_DATA_REG1(12),
      Q => WR_DATA_REG2(12),
      R => RESET_OUT
    );
\WR_DATA_REG2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => \WR_DATA_REG1_reg_n_0_[1]\,
      Q => WR_DATA_REG2(1),
      R => RESET_OUT
    );
\WR_DATA_REG2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => \WR_DATA_REG1_reg_n_0_[2]\,
      Q => WR_DATA_REG2(2),
      R => RESET_OUT
    );
\WR_DATA_REG2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => \WR_DATA_REG1_reg_n_0_[3]\,
      Q => WR_DATA_REG2(3),
      R => RESET_OUT
    );
\WR_DATA_REG2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => \WR_DATA_REG1_reg_n_0_[4]\,
      Q => WR_DATA_REG2(4),
      R => RESET_OUT
    );
\WR_DATA_REG2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => \WR_DATA_REG1_reg_n_0_[5]\,
      Q => WR_DATA_REG2(5),
      R => RESET_OUT
    );
\WR_DATA_REG2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => \WR_DATA_REG1_reg_n_0_[6]\,
      Q => WR_DATA_REG2(6),
      R => RESET_OUT
    );
\WR_DATA_REG2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => \WR_DATA_REG1_reg_n_0_[7]\,
      Q => WR_DATA_REG2(7),
      R => RESET_OUT
    );
\WR_DATA_REG2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => WR_DATA_REG1(9),
      Q => WR_DATA_REG2(9),
      R => RESET_OUT
    );
\WR_DATA_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WR_TOGGLE,
      D => \WR_DATA_REG1_reg_n_0_[0]\,
      Q => \WR_DATA_reg_n_0_[0]\,
      R => RESET_OUT
    );
\WR_DATA_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WR_TOGGLE,
      D => WR_DATA_REG1(10),
      Q => \WR_DATA_reg_n_0_[10]\,
      R => RESET_OUT
    );
\WR_DATA_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WR_TOGGLE,
      D => p_0_in6_in,
      Q => \WR_DATA_reg_n_0_[11]\,
      R => RESET_OUT
    );
\WR_DATA_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WR_TOGGLE,
      D => WR_DATA_REG1(12),
      Q => \WR_DATA_reg_n_0_[12]\,
      R => RESET_OUT
    );
\WR_DATA_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WR_TOGGLE,
      D => REMOVE_IDLE,
      Q => \WR_DATA_reg_n_0_[13]\,
      R => RESET_OUT
    );
\WR_DATA_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WR_TOGGLE,
      D => WR_DATA_REG2(0),
      Q => \WR_DATA_reg_n_0_[16]\,
      R => RESET_OUT
    );
\WR_DATA_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WR_TOGGLE,
      D => WR_DATA_REG2(1),
      Q => \WR_DATA_reg_n_0_[17]\,
      R => RESET_OUT
    );
\WR_DATA_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WR_TOGGLE,
      D => WR_DATA_REG2(2),
      Q => \WR_DATA_reg_n_0_[18]\,
      R => RESET_OUT
    );
\WR_DATA_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WR_TOGGLE,
      D => WR_DATA_REG2(3),
      Q => \WR_DATA_reg_n_0_[19]\,
      R => RESET_OUT
    );
\WR_DATA_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WR_TOGGLE,
      D => \WR_DATA_REG1_reg_n_0_[1]\,
      Q => \WR_DATA_reg_n_0_[1]\,
      R => RESET_OUT
    );
\WR_DATA_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WR_TOGGLE,
      D => WR_DATA_REG2(4),
      Q => \WR_DATA_reg_n_0_[20]\,
      R => RESET_OUT
    );
\WR_DATA_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WR_TOGGLE,
      D => WR_DATA_REG2(5),
      Q => \WR_DATA_reg_n_0_[21]\,
      R => RESET_OUT
    );
\WR_DATA_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WR_TOGGLE,
      D => WR_DATA_REG2(6),
      Q => \WR_DATA_reg_n_0_[22]\,
      R => RESET_OUT
    );
\WR_DATA_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WR_TOGGLE,
      D => WR_DATA_REG2(7),
      Q => \WR_DATA_reg_n_0_[23]\,
      R => RESET_OUT
    );
\WR_DATA_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WR_TOGGLE,
      D => WR_DATA_REG2(9),
      Q => \WR_DATA_reg_n_0_[25]\,
      R => RESET_OUT
    );
\WR_DATA_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WR_TOGGLE,
      D => WR_DATA_REG2(10),
      Q => \WR_DATA_reg_n_0_[26]\,
      R => RESET_OUT
    );
\WR_DATA_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WR_TOGGLE,
      D => WR_DATA_REG2(11),
      Q => \WR_DATA_reg_n_0_[27]\,
      R => RESET_OUT
    );
\WR_DATA_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WR_TOGGLE,
      D => WR_DATA_REG2(12),
      Q => \WR_DATA_reg_n_0_[28]\,
      R => RESET_OUT
    );
\WR_DATA_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WR_TOGGLE,
      D => \WR_DATA_REG1_reg_n_0_[2]\,
      Q => \WR_DATA_reg_n_0_[2]\,
      R => RESET_OUT
    );
\WR_DATA_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WR_TOGGLE,
      D => \WR_DATA_REG1_reg_n_0_[3]\,
      Q => \WR_DATA_reg_n_0_[3]\,
      R => RESET_OUT
    );
\WR_DATA_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WR_TOGGLE,
      D => \WR_DATA_REG1_reg_n_0_[4]\,
      Q => \WR_DATA_reg_n_0_[4]\,
      R => RESET_OUT
    );
\WR_DATA_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WR_TOGGLE,
      D => \WR_DATA_REG1_reg_n_0_[5]\,
      Q => \WR_DATA_reg_n_0_[5]\,
      R => RESET_OUT
    );
\WR_DATA_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WR_TOGGLE,
      D => \WR_DATA_REG1_reg_n_0_[6]\,
      Q => \WR_DATA_reg_n_0_[6]\,
      R => RESET_OUT
    );
\WR_DATA_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WR_TOGGLE,
      D => \WR_DATA_REG1_reg_n_0_[7]\,
      Q => \WR_DATA_reg_n_0_[7]\,
      R => RESET_OUT
    );
\WR_DATA_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WR_TOGGLE,
      D => WR_DATA_REG1(9),
      Q => \WR_DATA_reg_n_0_[9]\,
      R => RESET_OUT
    );
\WR_ENABLE_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4044"
    )
        port map (
      I0 => RESET_OUT,
      I1 => WR_TOGGLE,
      I2 => \WR_ENABLE_i_2__1_n_0\,
      I3 => I1_DETECTED_WR,
      O => \WR_ENABLE_i_1__1_n_0\
    );
\WR_ENABLE_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBFFFFF"
    )
        port map (
      I0 => \REMOVE_IDLE_i_2__1_n_0\,
      I1 => WR_TOGGLE,
      I2 => I1_DETECTED_WR_REG,
      I3 => REMOVE_IDLE,
      I4 => WR_OCCUPANCY(6),
      O => \WR_ENABLE_i_2__1_n_0\
    );
WR_ENABLE_reg: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => \WR_ENABLE_i_1__1_n_0\,
      Q => WE,
      R => '0'
    );
\WR_OCCUPANCY_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => WR_OCCUPANCY00_out(1),
      Q => WR_OCCUPANCY(1),
      R => RESET_OUT
    );
\WR_OCCUPANCY_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => WR_OCCUPANCY00_out(2),
      Q => WR_OCCUPANCY(2),
      R => RESET_OUT
    );
\WR_OCCUPANCY_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => WR_OCCUPANCY00_out(3),
      Q => WR_OCCUPANCY(3),
      R => RESET_OUT
    );
\WR_OCCUPANCY_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => WR_OCCUPANCY00_out(4),
      Q => WR_OCCUPANCY(4),
      R => RESET_OUT
    );
\WR_OCCUPANCY_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => WR_OCCUPANCY00_out(5),
      Q => WR_OCCUPANCY(5),
      R => RESET_OUT
    );
\WR_OCCUPANCY_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => rxrecclk,
      CE => '1',
      D => WR_OCCUPANCY00_out(6),
      Q => WR_OCCUPANCY(6),
      S => RESET_OUT
    );
\WR_TOGGLE_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => WR_TOGGLE,
      O => \WR_TOGGLE_i_1__1_n_0\
    );
WR_TOGGLE_reg: unisim.vcomponents.FDSE
     port map (
      C => rxrecclk,
      CE => '1',
      D => \WR_TOGGLE_i_1__1_n_0\,
      Q => WR_TOGGLE,
      S => RESET_OUT
    );
insert_idle_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => INSERT_IDLE,
      Q => \^insert_idle_reg\,
      R => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity quadsgmii_0_TEST_QSGMII_RX_ELASTIC_BUFFER_88 is
  port (
    RXCHARISCOMMA_USR : out STD_LOGIC;
    RXCHARISK_USR : out STD_LOGIC;
    RXDISPERR_USR : out STD_LOGIC;
    RXNOTINTABLE_USR : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    RXBUFSTATUS : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    userclk : in STD_LOGIC;
    rxrecclk : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    RESET_OUT : in STD_LOGIC;
    \WR_DATA_REG1_reg[12]_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    MGT_RX_RESET : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmii_0_TEST_QSGMII_RX_ELASTIC_BUFFER_88 : entity is "QSGMII_RX_ELASTIC_BUFFER";
end quadsgmii_0_TEST_QSGMII_RX_ELASTIC_BUFFER_88;

architecture STRUCTURE of quadsgmii_0_TEST_QSGMII_RX_ELASTIC_BUFFER_88 is
  signal BIN_TO_GRAY : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^d\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal D5P6_WR_REG : STD_LOGIC;
  signal \D5P6_WR_REG_i_2__2_n_0\ : STD_LOGIC;
  signal DATA_IN : STD_LOGIC;
  signal DATA_OUT : STD_LOGIC;
  signal EVEN : STD_LOGIC;
  signal \EVEN_i_1__2_n_0\ : STD_LOGIC;
  signal \GEN_FIFO[0].RD_DATA_reg_n_0_[0]\ : STD_LOGIC;
  signal \GEN_FIFO[10].RD_DATA_reg_n_0_[10]\ : STD_LOGIC;
  signal \GEN_FIFO[11].RD_DATA_reg_n_0_[11]\ : STD_LOGIC;
  signal \GEN_FIFO[12].RD_DATA_reg_n_0_[12]\ : STD_LOGIC;
  signal \GEN_FIFO[13].RD_DATA_reg_n_0_[13]\ : STD_LOGIC;
  signal \GEN_FIFO[1].RD_DATA_reg_n_0_[1]\ : STD_LOGIC;
  signal \GEN_FIFO[25].RD_DATA_reg_n_0_[25]\ : STD_LOGIC;
  signal \GEN_FIFO[26].RD_DATA_reg_n_0_[26]\ : STD_LOGIC;
  signal \GEN_FIFO[27].RD_DATA_reg_n_0_[27]\ : STD_LOGIC;
  signal \GEN_FIFO[28].RD_DATA_reg\ : STD_LOGIC;
  signal \GEN_FIFO[2].RD_DATA_reg_n_0_[2]\ : STD_LOGIC;
  signal \GEN_FIFO[3].RD_DATA_reg_n_0_[3]\ : STD_LOGIC;
  signal \GEN_FIFO[4].RD_DATA_reg_n_0_[4]\ : STD_LOGIC;
  signal \GEN_FIFO[5].RD_DATA_reg_n_0_[5]\ : STD_LOGIC;
  signal \GEN_FIFO[6].RD_DATA_reg_n_0_[6]\ : STD_LOGIC;
  signal \GEN_FIFO[7].RD_DATA_reg_n_0_[7]\ : STD_LOGIC;
  signal \GEN_FIFO[9].RD_DATA_reg_n_0_[9]\ : STD_LOGIC;
  signal GRAY_TO_BIN : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal I1_DETECTED_WR : STD_LOGIC;
  signal I1_DETECTED_WR_REG : STD_LOGIC;
  signal \I1_DETECTED_WR_REG_i_2__2_n_0\ : STD_LOGIC;
  signal INSERT_IDLE : STD_LOGIC;
  signal \INSERT_IDLE_i_1__6_n_0\ : STD_LOGIC;
  signal K28P5_WR_REG : STD_LOGIC;
  signal \K28P5_WR_REG_i_2__2_n_0\ : STD_LOGIC;
  signal RD_ADDR : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal RD_ADDR_GRAY : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \RD_ADDR_GRAY[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \RD_ADDR_GRAY[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \RD_ADDR_GRAY[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \RD_ADDR_GRAY[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \RD_ADDR_GRAY[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \RD_ADDR_GRAY[5]_i_1__2_n_0\ : STD_LOGIC;
  signal RD_ADDR_PLUS1 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \RD_ADDR_PLUS2[6]_i_2__2_n_0\ : STD_LOGIC;
  signal \RD_ADDR_PLUS2_reg_n_0_[0]\ : STD_LOGIC;
  signal \RD_ADDR_PLUS2_reg_n_0_[2]\ : STD_LOGIC;
  signal \RD_ADDR_PLUS2_reg_n_0_[6]\ : STD_LOGIC;
  signal RD_DATA_RAM_0 : STD_LOGIC;
  signal RD_DATA_RAM_1 : STD_LOGIC;
  signal RD_DATA_RAM_10 : STD_LOGIC;
  signal RD_DATA_RAM_11 : STD_LOGIC;
  signal RD_DATA_RAM_12 : STD_LOGIC;
  signal RD_DATA_RAM_13 : STD_LOGIC;
  signal RD_DATA_RAM_16 : STD_LOGIC;
  signal RD_DATA_RAM_17 : STD_LOGIC;
  signal RD_DATA_RAM_18 : STD_LOGIC;
  signal RD_DATA_RAM_19 : STD_LOGIC;
  signal RD_DATA_RAM_2 : STD_LOGIC;
  signal RD_DATA_RAM_20 : STD_LOGIC;
  signal RD_DATA_RAM_21 : STD_LOGIC;
  signal RD_DATA_RAM_22 : STD_LOGIC;
  signal RD_DATA_RAM_23 : STD_LOGIC;
  signal RD_DATA_RAM_25 : STD_LOGIC;
  signal RD_DATA_RAM_26 : STD_LOGIC;
  signal RD_DATA_RAM_27 : STD_LOGIC;
  signal RD_DATA_RAM_28 : STD_LOGIC;
  signal RD_DATA_RAM_3 : STD_LOGIC;
  signal RD_DATA_RAM_4 : STD_LOGIC;
  signal RD_DATA_RAM_5 : STD_LOGIC;
  signal RD_DATA_RAM_6 : STD_LOGIC;
  signal RD_DATA_RAM_7 : STD_LOGIC;
  signal RD_DATA_RAM_9 : STD_LOGIC;
  signal RD_DATA_REG : STD_LOGIC_VECTOR ( 28 downto 0 );
  signal RD_ENABLE : STD_LOGIC;
  signal \RD_ENABLE_i_10__2_n_0\ : STD_LOGIC;
  signal \RD_ENABLE_i_1__2_n_0\ : STD_LOGIC;
  signal \RD_ENABLE_i_2__2_n_0\ : STD_LOGIC;
  signal \RD_ENABLE_i_3__2_n_0\ : STD_LOGIC;
  signal \RD_ENABLE_i_4__2_n_0\ : STD_LOGIC;
  signal \RD_ENABLE_i_5__2_n_0\ : STD_LOGIC;
  signal \RD_ENABLE_i_6__2_n_0\ : STD_LOGIC;
  signal \RD_ENABLE_i_7__2_n_0\ : STD_LOGIC;
  signal \RD_ENABLE_i_8__2_n_0\ : STD_LOGIC;
  signal \RD_ENABLE_i_9__2_n_0\ : STD_LOGIC;
  signal RD_OCCUPANCY : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal RD_OCCUPANCY01_out : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \RECLOCK_RD_ADDRGRAY[0].SYNC_RD_ADDRGRAY_n_0\ : STD_LOGIC;
  signal \RECLOCK_RD_ADDRGRAY[1].SYNC_RD_ADDRGRAY_n_0\ : STD_LOGIC;
  signal \RECLOCK_RD_ADDRGRAY[1].SYNC_RD_ADDRGRAY_n_1\ : STD_LOGIC;
  signal \RECLOCK_RD_ADDRGRAY[3].SYNC_RD_ADDRGRAY_n_0\ : STD_LOGIC;
  signal \RECLOCK_RD_ADDRGRAY[4].SYNC_RD_ADDRGRAY_n_0\ : STD_LOGIC;
  signal \RECLOCK_RD_ADDRGRAY[5].SYNC_RD_ADDRGRAY_n_0\ : STD_LOGIC;
  signal \RECLOCK_RD_ADDRGRAY[5].SYNC_RD_ADDRGRAY_n_1\ : STD_LOGIC;
  signal \RECLOCK_WR_ADDRGRAY[3].SYNC_WR_ADDRGRAY_n_0\ : STD_LOGIC;
  signal \RECLOCK_WR_ADDRGRAY[4].SYNC_WR_ADDRGRAY_n_0\ : STD_LOGIC;
  signal \RECLOCK_WR_ADDRGRAY[5].SYNC_WR_ADDRGRAY_n_0\ : STD_LOGIC;
  signal \RECLOCK_WR_ADDRGRAY[6].SYNC_WR_ADDRGRAY_n_0\ : STD_LOGIC;
  signal \RECLOCK_WR_ADDRGRAY[6].SYNC_WR_ADDRGRAY_n_1\ : STD_LOGIC;
  signal REMOVE_IDLE : STD_LOGIC;
  signal \REMOVE_IDLE_i_1__2_n_0\ : STD_LOGIC;
  signal \REMOVE_IDLE_i_2__2_n_0\ : STD_LOGIC;
  signal \RXBUFERR_i_1__2_n_0\ : STD_LOGIC;
  signal \RXBUFERR_i_2__2_n_0\ : STD_LOGIC;
  signal \RXBUFERR_i_3__2_n_0\ : STD_LOGIC;
  signal \RXBUFERR_i_4__2_n_0\ : STD_LOGIC;
  signal \^rxbufstatus\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \RXCHARISCOMMA_USR_i_1__2_n_0\ : STD_LOGIC;
  signal \RXCHARISK_USR_i_1__2_n_0\ : STD_LOGIC;
  signal \RXCLKCORCNT[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \RXCLKCORCNT[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \RXDATA_USR[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \RXDATA_USR[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \RXDATA_USR[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \RXDATA_USR[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \RXDATA_USR[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \RXDATA_USR[5]_i_1__2_n_0\ : STD_LOGIC;
  signal \RXDATA_USR[6]_i_1__2_n_0\ : STD_LOGIC;
  signal \RXDATA_USR[7]_i_1__2_n_0\ : STD_LOGIC;
  signal \RXDISPERR_USR_i_1__2_n_0\ : STD_LOGIC;
  signal \RXNOTINTABLE_USR_i_1__2_n_0\ : STD_LOGIC;
  signal WE : STD_LOGIC;
  signal WR_ADDR : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \WR_ADDR_GRAY_reg_n_0_[0]\ : STD_LOGIC;
  signal \WR_ADDR_GRAY_reg_n_0_[1]\ : STD_LOGIC;
  signal \WR_ADDR_GRAY_reg_n_0_[2]\ : STD_LOGIC;
  signal \WR_ADDR_GRAY_reg_n_0_[3]\ : STD_LOGIC;
  signal \WR_ADDR_GRAY_reg_n_0_[4]\ : STD_LOGIC;
  signal \WR_ADDR_GRAY_reg_n_0_[5]\ : STD_LOGIC;
  signal WR_ADDR_PLUS1 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \WR_ADDR_PLUS2[6]_i_2__2_n_0\ : STD_LOGIC;
  signal \WR_ADDR_PLUS2_reg_n_0_[0]\ : STD_LOGIC;
  signal \WR_ADDR_PLUS2_reg_n_0_[6]\ : STD_LOGIC;
  signal WR_DATA_REG1 : STD_LOGIC_VECTOR ( 12 downto 9 );
  signal \WR_DATA_REG1_reg_n_0_[0]\ : STD_LOGIC;
  signal \WR_DATA_REG1_reg_n_0_[1]\ : STD_LOGIC;
  signal \WR_DATA_REG1_reg_n_0_[2]\ : STD_LOGIC;
  signal \WR_DATA_REG1_reg_n_0_[3]\ : STD_LOGIC;
  signal \WR_DATA_REG1_reg_n_0_[4]\ : STD_LOGIC;
  signal \WR_DATA_REG1_reg_n_0_[5]\ : STD_LOGIC;
  signal \WR_DATA_REG1_reg_n_0_[6]\ : STD_LOGIC;
  signal \WR_DATA_REG1_reg_n_0_[7]\ : STD_LOGIC;
  signal WR_DATA_REG2 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \WR_DATA_reg_n_0_[0]\ : STD_LOGIC;
  signal \WR_DATA_reg_n_0_[10]\ : STD_LOGIC;
  signal \WR_DATA_reg_n_0_[11]\ : STD_LOGIC;
  signal \WR_DATA_reg_n_0_[12]\ : STD_LOGIC;
  signal \WR_DATA_reg_n_0_[13]\ : STD_LOGIC;
  signal \WR_DATA_reg_n_0_[16]\ : STD_LOGIC;
  signal \WR_DATA_reg_n_0_[17]\ : STD_LOGIC;
  signal \WR_DATA_reg_n_0_[18]\ : STD_LOGIC;
  signal \WR_DATA_reg_n_0_[19]\ : STD_LOGIC;
  signal \WR_DATA_reg_n_0_[1]\ : STD_LOGIC;
  signal \WR_DATA_reg_n_0_[20]\ : STD_LOGIC;
  signal \WR_DATA_reg_n_0_[21]\ : STD_LOGIC;
  signal \WR_DATA_reg_n_0_[22]\ : STD_LOGIC;
  signal \WR_DATA_reg_n_0_[23]\ : STD_LOGIC;
  signal \WR_DATA_reg_n_0_[25]\ : STD_LOGIC;
  signal \WR_DATA_reg_n_0_[26]\ : STD_LOGIC;
  signal \WR_DATA_reg_n_0_[27]\ : STD_LOGIC;
  signal \WR_DATA_reg_n_0_[28]\ : STD_LOGIC;
  signal \WR_DATA_reg_n_0_[2]\ : STD_LOGIC;
  signal \WR_DATA_reg_n_0_[3]\ : STD_LOGIC;
  signal \WR_DATA_reg_n_0_[4]\ : STD_LOGIC;
  signal \WR_DATA_reg_n_0_[5]\ : STD_LOGIC;
  signal \WR_DATA_reg_n_0_[6]\ : STD_LOGIC;
  signal \WR_DATA_reg_n_0_[7]\ : STD_LOGIC;
  signal \WR_DATA_reg_n_0_[9]\ : STD_LOGIC;
  signal \WR_ENABLE_i_1__2_n_0\ : STD_LOGIC;
  signal \WR_ENABLE_i_2__2_n_0\ : STD_LOGIC;
  signal WR_OCCUPANCY : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal WR_OCCUPANCY00_out : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal WR_TOGGLE : STD_LOGIC;
  signal \WR_TOGGLE_i_1__2_n_0\ : STD_LOGIC;
  signal \^insert_idle_reg\ : STD_LOGIC;
  signal p_0_in6_in : STD_LOGIC;
  signal p_0_out : STD_LOGIC;
  signal p_17_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal p_1_in18_in : STD_LOGIC;
  signal p_1_in5_in : STD_LOGIC;
  signal p_2_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_2_in21_in : STD_LOGIC;
  signal p_2_in7_in : STD_LOGIC;
  signal p_2_out : STD_LOGIC;
  signal p_3_in : STD_LOGIC;
  signal p_3_in24_in : STD_LOGIC;
  signal p_3_in9_in : STD_LOGIC;
  signal p_3_out : STD_LOGIC;
  signal p_4_in : STD_LOGIC;
  signal p_4_in11_in : STD_LOGIC;
  signal p_4_out : STD_LOGIC;
  signal p_5_in : STD_LOGIC;
  signal p_5_in13_in : STD_LOGIC;
  signal p_5_out : STD_LOGIC;
  signal p_8_in : STD_LOGIC;
  signal p_9_in : STD_LOGIC;
  signal plusOp : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \plusOp__0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \NLW_GEN_FIFO[0].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[10].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[11].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[12].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[13].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[16].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[17].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[18].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[19].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[1].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[20].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[21].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[22].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[23].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[25].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[26].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[27].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[28].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[2].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[3].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[4].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[5].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[6].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[7].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[9].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \GEN_FIFO[0].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[10].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[11].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[12].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[13].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[16].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[17].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[18].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[19].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[1].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[20].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[21].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[22].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[23].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[25].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[26].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[27].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[28].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[2].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[3].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[4].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[5].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[6].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[7].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[9].DIST_RAM\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \I1_DETECTED_WR_REG_i_2__2\ : label is "soft_lutpair380";
  attribute SOFT_HLUTNM of \K28P5_WR_REG_i_1__2\ : label is "soft_lutpair380";
  attribute SOFT_HLUTNM of \RD_ADDR_GRAY[0]_i_1__2\ : label is "soft_lutpair389";
  attribute SOFT_HLUTNM of \RD_ADDR_GRAY[1]_i_1__2\ : label is "soft_lutpair391";
  attribute SOFT_HLUTNM of \RD_ADDR_GRAY[2]_i_1__2\ : label is "soft_lutpair391";
  attribute SOFT_HLUTNM of \RD_ADDR_GRAY[3]_i_1__2\ : label is "soft_lutpair393";
  attribute SOFT_HLUTNM of \RD_ADDR_GRAY[4]_i_1__2\ : label is "soft_lutpair393";
  attribute SOFT_HLUTNM of \RD_ADDR_PLUS2[0]_i_1__2\ : label is "soft_lutpair389";
  attribute SOFT_HLUTNM of \RD_ADDR_PLUS2[2]_i_1__2\ : label is "soft_lutpair383";
  attribute SOFT_HLUTNM of \RD_ADDR_PLUS2[3]_i_1__2\ : label is "soft_lutpair379";
  attribute SOFT_HLUTNM of \RD_ADDR_PLUS2[4]_i_1__2\ : label is "soft_lutpair379";
  attribute SOFT_HLUTNM of \RD_ADDR_PLUS2[6]_i_2__2\ : label is "soft_lutpair383";
  attribute SOFT_HLUTNM of \RXCHARISCOMMA_USR_i_1__2\ : label is "soft_lutpair381";
  attribute SOFT_HLUTNM of \RXCHARISK_USR_i_1__2\ : label is "soft_lutpair384";
  attribute SOFT_HLUTNM of \RXDATA_USR[0]_i_1__2\ : label is "soft_lutpair387";
  attribute SOFT_HLUTNM of \RXDATA_USR[1]_i_1__2\ : label is "soft_lutpair388";
  attribute SOFT_HLUTNM of \RXDATA_USR[2]_i_1__2\ : label is "soft_lutpair388";
  attribute SOFT_HLUTNM of \RXDATA_USR[3]_i_1__2\ : label is "soft_lutpair387";
  attribute SOFT_HLUTNM of \RXDATA_USR[4]_i_1__2\ : label is "soft_lutpair381";
  attribute SOFT_HLUTNM of \RXDATA_USR[5]_i_1__2\ : label is "soft_lutpair386";
  attribute SOFT_HLUTNM of \RXDATA_USR[6]_i_1__2\ : label is "soft_lutpair386";
  attribute SOFT_HLUTNM of \RXDATA_USR[7]_i_1__2\ : label is "soft_lutpair385";
  attribute SOFT_HLUTNM of \RXDISPERR_USR_i_1__2\ : label is "soft_lutpair385";
  attribute SOFT_HLUTNM of \RXNOTINTABLE_USR_i_1__2\ : label is "soft_lutpair384";
  attribute SOFT_HLUTNM of \WR_ADDR_GRAY[0]_i_1__2\ : label is "soft_lutpair390";
  attribute SOFT_HLUTNM of \WR_ADDR_GRAY[1]_i_1__2\ : label is "soft_lutpair392";
  attribute SOFT_HLUTNM of \WR_ADDR_GRAY[2]_i_1__2\ : label is "soft_lutpair392";
  attribute SOFT_HLUTNM of \WR_ADDR_GRAY[3]_i_1__2\ : label is "soft_lutpair394";
  attribute SOFT_HLUTNM of \WR_ADDR_GRAY[4]_i_1__2\ : label is "soft_lutpair394";
  attribute SOFT_HLUTNM of \WR_ADDR_PLUS2[0]_i_1__2\ : label is "soft_lutpair390";
  attribute SOFT_HLUTNM of \WR_ADDR_PLUS2[2]_i_1__2\ : label is "soft_lutpair382";
  attribute SOFT_HLUTNM of \WR_ADDR_PLUS2[3]_i_1__2\ : label is "soft_lutpair377";
  attribute SOFT_HLUTNM of \WR_ADDR_PLUS2[4]_i_1__2\ : label is "soft_lutpair377";
  attribute SOFT_HLUTNM of \WR_ADDR_PLUS2[6]_i_2__2\ : label is "soft_lutpair382";
  attribute SOFT_HLUTNM of \WR_ENABLE_i_2__2\ : label is "soft_lutpair378";
  attribute SOFT_HLUTNM of \WR_TOGGLE_i_1__2\ : label is "soft_lutpair378";
begin
  D(1 downto 0) <= \^d\(1 downto 0);
  RXBUFSTATUS(0) <= \^rxbufstatus\(0);
\D5P6_WR_REG_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000004"
    )
        port map (
      I0 => \D5P6_WR_REG_i_2__2_n_0\,
      I1 => \WR_DATA_REG1_reg_n_0_[4]\,
      I2 => \WR_DATA_REG1_reg_n_0_[2]\,
      I3 => \WR_DATA_REG1_reg_n_0_[0]\,
      I4 => \WR_DATA_REG1_reg_n_0_[7]\,
      O => p_8_in
    );
\D5P6_WR_REG_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFD"
    )
        port map (
      I0 => \WR_DATA_REG1_reg_n_0_[6]\,
      I1 => \WR_DATA_REG1_reg_n_0_[1]\,
      I2 => \WR_DATA_REG1_reg_n_0_[5]\,
      I3 => p_0_in6_in,
      I4 => \WR_DATA_REG1_reg_n_0_[3]\,
      O => \D5P6_WR_REG_i_2__2_n_0\
    );
D5P6_WR_REG_reg: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => p_8_in,
      Q => D5P6_WR_REG,
      R => RESET_OUT
    );
\EVEN_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => EVEN,
      O => \EVEN_i_1__2_n_0\
    );
EVEN_reg: unisim.vcomponents.FDSE
     port map (
      C => userclk,
      CE => '1',
      D => \EVEN_i_1__2_n_0\,
      Q => EVEN,
      S => SS(0)
    );
\GEN_FIFO[0].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A(6 downto 0) => WR_ADDR(6 downto 0),
      D => \WR_DATA_reg_n_0_[0]\,
      DPO => RD_DATA_RAM_0,
      DPRA(6 downto 0) => RD_ADDR(6 downto 0),
      SPO => \NLW_GEN_FIFO[0].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxrecclk,
      WE => WE
    );
\GEN_FIFO[0].RD_DATA_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_DATA_RAM_0,
      Q => \GEN_FIFO[0].RD_DATA_reg_n_0_[0]\,
      R => SS(0)
    );
\GEN_FIFO[10].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A(6 downto 0) => WR_ADDR(6 downto 0),
      D => \WR_DATA_reg_n_0_[10]\,
      DPO => RD_DATA_RAM_10,
      DPRA(6 downto 0) => RD_ADDR(6 downto 0),
      SPO => \NLW_GEN_FIFO[10].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxrecclk,
      WE => WE
    );
\GEN_FIFO[10].RD_DATA_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_DATA_RAM_10,
      Q => \GEN_FIFO[10].RD_DATA_reg_n_0_[10]\,
      R => SS(0)
    );
\GEN_FIFO[11].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A(6 downto 0) => WR_ADDR(6 downto 0),
      D => \WR_DATA_reg_n_0_[11]\,
      DPO => RD_DATA_RAM_11,
      DPRA(6 downto 0) => RD_ADDR(6 downto 0),
      SPO => \NLW_GEN_FIFO[11].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxrecclk,
      WE => WE
    );
\GEN_FIFO[11].RD_DATA_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_DATA_RAM_11,
      Q => \GEN_FIFO[11].RD_DATA_reg_n_0_[11]\,
      R => SS(0)
    );
\GEN_FIFO[12].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A(6 downto 0) => WR_ADDR(6 downto 0),
      D => \WR_DATA_reg_n_0_[12]\,
      DPO => RD_DATA_RAM_12,
      DPRA(6 downto 0) => RD_ADDR(6 downto 0),
      SPO => \NLW_GEN_FIFO[12].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxrecclk,
      WE => WE
    );
\GEN_FIFO[12].RD_DATA_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_DATA_RAM_12,
      Q => \GEN_FIFO[12].RD_DATA_reg_n_0_[12]\,
      R => SS(0)
    );
\GEN_FIFO[13].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A(6 downto 0) => WR_ADDR(6 downto 0),
      D => \WR_DATA_reg_n_0_[13]\,
      DPO => RD_DATA_RAM_13,
      DPRA(6 downto 0) => RD_ADDR(6 downto 0),
      SPO => \NLW_GEN_FIFO[13].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxrecclk,
      WE => WE
    );
\GEN_FIFO[13].RD_DATA_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_DATA_RAM_13,
      Q => \GEN_FIFO[13].RD_DATA_reg_n_0_[13]\,
      R => SS(0)
    );
\GEN_FIFO[16].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A(6 downto 0) => WR_ADDR(6 downto 0),
      D => \WR_DATA_reg_n_0_[16]\,
      DPO => RD_DATA_RAM_16,
      DPRA(6 downto 0) => RD_ADDR(6 downto 0),
      SPO => \NLW_GEN_FIFO[16].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxrecclk,
      WE => WE
    );
\GEN_FIFO[16].RD_DATA_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_DATA_RAM_16,
      Q => p_2_in(0),
      R => SS(0)
    );
\GEN_FIFO[17].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A(6 downto 0) => WR_ADDR(6 downto 0),
      D => \WR_DATA_reg_n_0_[17]\,
      DPO => RD_DATA_RAM_17,
      DPRA(6 downto 0) => RD_ADDR(6 downto 0),
      SPO => \NLW_GEN_FIFO[17].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxrecclk,
      WE => WE
    );
\GEN_FIFO[17].RD_DATA_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_DATA_RAM_17,
      Q => p_2_in(1),
      R => SS(0)
    );
\GEN_FIFO[18].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A(6 downto 0) => WR_ADDR(6 downto 0),
      D => \WR_DATA_reg_n_0_[18]\,
      DPO => RD_DATA_RAM_18,
      DPRA(6 downto 0) => RD_ADDR(6 downto 0),
      SPO => \NLW_GEN_FIFO[18].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxrecclk,
      WE => WE
    );
\GEN_FIFO[18].RD_DATA_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_DATA_RAM_18,
      Q => p_2_in(2),
      R => SS(0)
    );
\GEN_FIFO[19].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A(6 downto 0) => WR_ADDR(6 downto 0),
      D => \WR_DATA_reg_n_0_[19]\,
      DPO => RD_DATA_RAM_19,
      DPRA(6 downto 0) => RD_ADDR(6 downto 0),
      SPO => \NLW_GEN_FIFO[19].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxrecclk,
      WE => WE
    );
\GEN_FIFO[19].RD_DATA_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_DATA_RAM_19,
      Q => p_2_in(3),
      R => SS(0)
    );
\GEN_FIFO[1].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A(6 downto 0) => WR_ADDR(6 downto 0),
      D => \WR_DATA_reg_n_0_[1]\,
      DPO => RD_DATA_RAM_1,
      DPRA(6 downto 0) => RD_ADDR(6 downto 0),
      SPO => \NLW_GEN_FIFO[1].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxrecclk,
      WE => WE
    );
\GEN_FIFO[1].RD_DATA_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_DATA_RAM_1,
      Q => \GEN_FIFO[1].RD_DATA_reg_n_0_[1]\,
      R => SS(0)
    );
\GEN_FIFO[20].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A(6 downto 0) => WR_ADDR(6 downto 0),
      D => \WR_DATA_reg_n_0_[20]\,
      DPO => RD_DATA_RAM_20,
      DPRA(6 downto 0) => RD_ADDR(6 downto 0),
      SPO => \NLW_GEN_FIFO[20].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxrecclk,
      WE => WE
    );
\GEN_FIFO[20].RD_DATA_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_DATA_RAM_20,
      Q => p_2_in(4),
      R => SS(0)
    );
\GEN_FIFO[21].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A(6 downto 0) => WR_ADDR(6 downto 0),
      D => \WR_DATA_reg_n_0_[21]\,
      DPO => RD_DATA_RAM_21,
      DPRA(6 downto 0) => RD_ADDR(6 downto 0),
      SPO => \NLW_GEN_FIFO[21].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxrecclk,
      WE => WE
    );
\GEN_FIFO[21].RD_DATA_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_DATA_RAM_21,
      Q => p_2_in(5),
      R => SS(0)
    );
\GEN_FIFO[22].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A(6 downto 0) => WR_ADDR(6 downto 0),
      D => \WR_DATA_reg_n_0_[22]\,
      DPO => RD_DATA_RAM_22,
      DPRA(6 downto 0) => RD_ADDR(6 downto 0),
      SPO => \NLW_GEN_FIFO[22].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxrecclk,
      WE => WE
    );
\GEN_FIFO[22].RD_DATA_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_DATA_RAM_22,
      Q => p_2_in(6),
      R => SS(0)
    );
\GEN_FIFO[23].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A(6 downto 0) => WR_ADDR(6 downto 0),
      D => \WR_DATA_reg_n_0_[23]\,
      DPO => RD_DATA_RAM_23,
      DPRA(6 downto 0) => RD_ADDR(6 downto 0),
      SPO => \NLW_GEN_FIFO[23].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxrecclk,
      WE => WE
    );
\GEN_FIFO[23].RD_DATA_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_DATA_RAM_23,
      Q => p_2_in(7),
      R => SS(0)
    );
\GEN_FIFO[25].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A(6 downto 0) => WR_ADDR(6 downto 0),
      D => \WR_DATA_reg_n_0_[25]\,
      DPO => RD_DATA_RAM_25,
      DPRA(6 downto 0) => RD_ADDR(6 downto 0),
      SPO => \NLW_GEN_FIFO[25].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxrecclk,
      WE => WE
    );
\GEN_FIFO[25].RD_DATA_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_DATA_RAM_25,
      Q => \GEN_FIFO[25].RD_DATA_reg_n_0_[25]\,
      R => SS(0)
    );
\GEN_FIFO[26].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A(6 downto 0) => WR_ADDR(6 downto 0),
      D => \WR_DATA_reg_n_0_[26]\,
      DPO => RD_DATA_RAM_26,
      DPRA(6 downto 0) => RD_ADDR(6 downto 0),
      SPO => \NLW_GEN_FIFO[26].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxrecclk,
      WE => WE
    );
\GEN_FIFO[26].RD_DATA_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_DATA_RAM_26,
      Q => \GEN_FIFO[26].RD_DATA_reg_n_0_[26]\,
      R => SS(0)
    );
\GEN_FIFO[27].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A(6 downto 0) => WR_ADDR(6 downto 0),
      D => \WR_DATA_reg_n_0_[27]\,
      DPO => RD_DATA_RAM_27,
      DPRA(6 downto 0) => RD_ADDR(6 downto 0),
      SPO => \NLW_GEN_FIFO[27].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxrecclk,
      WE => WE
    );
\GEN_FIFO[27].RD_DATA_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_DATA_RAM_27,
      Q => \GEN_FIFO[27].RD_DATA_reg_n_0_[27]\,
      R => SS(0)
    );
\GEN_FIFO[28].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A(6 downto 0) => WR_ADDR(6 downto 0),
      D => \WR_DATA_reg_n_0_[28]\,
      DPO => RD_DATA_RAM_28,
      DPRA(6 downto 0) => RD_ADDR(6 downto 0),
      SPO => \NLW_GEN_FIFO[28].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxrecclk,
      WE => WE
    );
\GEN_FIFO[28].RD_DATA_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_DATA_RAM_28,
      Q => \GEN_FIFO[28].RD_DATA_reg\,
      R => SS(0)
    );
\GEN_FIFO[2].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A(6 downto 0) => WR_ADDR(6 downto 0),
      D => \WR_DATA_reg_n_0_[2]\,
      DPO => RD_DATA_RAM_2,
      DPRA(6 downto 0) => RD_ADDR(6 downto 0),
      SPO => \NLW_GEN_FIFO[2].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxrecclk,
      WE => WE
    );
\GEN_FIFO[2].RD_DATA_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_DATA_RAM_2,
      Q => \GEN_FIFO[2].RD_DATA_reg_n_0_[2]\,
      R => SS(0)
    );
\GEN_FIFO[3].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A(6 downto 0) => WR_ADDR(6 downto 0),
      D => \WR_DATA_reg_n_0_[3]\,
      DPO => RD_DATA_RAM_3,
      DPRA(6 downto 0) => RD_ADDR(6 downto 0),
      SPO => \NLW_GEN_FIFO[3].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxrecclk,
      WE => WE
    );
\GEN_FIFO[3].RD_DATA_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_DATA_RAM_3,
      Q => \GEN_FIFO[3].RD_DATA_reg_n_0_[3]\,
      R => SS(0)
    );
\GEN_FIFO[4].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A(6 downto 0) => WR_ADDR(6 downto 0),
      D => \WR_DATA_reg_n_0_[4]\,
      DPO => RD_DATA_RAM_4,
      DPRA(6 downto 0) => RD_ADDR(6 downto 0),
      SPO => \NLW_GEN_FIFO[4].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxrecclk,
      WE => WE
    );
\GEN_FIFO[4].RD_DATA_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_DATA_RAM_4,
      Q => \GEN_FIFO[4].RD_DATA_reg_n_0_[4]\,
      R => SS(0)
    );
\GEN_FIFO[5].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A(6 downto 0) => WR_ADDR(6 downto 0),
      D => \WR_DATA_reg_n_0_[5]\,
      DPO => RD_DATA_RAM_5,
      DPRA(6 downto 0) => RD_ADDR(6 downto 0),
      SPO => \NLW_GEN_FIFO[5].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxrecclk,
      WE => WE
    );
\GEN_FIFO[5].RD_DATA_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_DATA_RAM_5,
      Q => \GEN_FIFO[5].RD_DATA_reg_n_0_[5]\,
      R => SS(0)
    );
\GEN_FIFO[6].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A(6 downto 0) => WR_ADDR(6 downto 0),
      D => \WR_DATA_reg_n_0_[6]\,
      DPO => RD_DATA_RAM_6,
      DPRA(6 downto 0) => RD_ADDR(6 downto 0),
      SPO => \NLW_GEN_FIFO[6].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxrecclk,
      WE => WE
    );
\GEN_FIFO[6].RD_DATA_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_DATA_RAM_6,
      Q => \GEN_FIFO[6].RD_DATA_reg_n_0_[6]\,
      R => SS(0)
    );
\GEN_FIFO[7].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A(6 downto 0) => WR_ADDR(6 downto 0),
      D => \WR_DATA_reg_n_0_[7]\,
      DPO => RD_DATA_RAM_7,
      DPRA(6 downto 0) => RD_ADDR(6 downto 0),
      SPO => \NLW_GEN_FIFO[7].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxrecclk,
      WE => WE
    );
\GEN_FIFO[7].RD_DATA_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_DATA_RAM_7,
      Q => \GEN_FIFO[7].RD_DATA_reg_n_0_[7]\,
      R => SS(0)
    );
\GEN_FIFO[9].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A(6 downto 0) => WR_ADDR(6 downto 0),
      D => \WR_DATA_reg_n_0_[9]\,
      DPO => RD_DATA_RAM_9,
      DPRA(6 downto 0) => RD_ADDR(6 downto 0),
      SPO => \NLW_GEN_FIFO[9].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxrecclk,
      WE => WE
    );
\GEN_FIFO[9].RD_DATA_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_DATA_RAM_9,
      Q => \GEN_FIFO[9].RD_DATA_reg_n_0_[9]\,
      R => SS(0)
    );
\I1_DETECTED_WR_REG_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => p_8_in,
      I1 => K28P5_WR_REG,
      I2 => \I1_DETECTED_WR_REG_i_2__2_n_0\,
      I3 => D5P6_WR_REG,
      O => I1_DETECTED_WR
    );
\I1_DETECTED_WR_REG_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => \WR_DATA_REG1_reg_n_0_[3]\,
      I1 => \WR_DATA_REG1_reg_n_0_[0]\,
      I2 => \WR_DATA_REG1_reg_n_0_[1]\,
      I3 => \K28P5_WR_REG_i_2__2_n_0\,
      O => \I1_DETECTED_WR_REG_i_2__2_n_0\
    );
I1_DETECTED_WR_REG_reg: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WR_TOGGLE,
      D => I1_DETECTED_WR,
      Q => I1_DETECTED_WR_REG,
      R => RESET_OUT
    );
\INSERT_IDLE_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => SS(0),
      I1 => EVEN,
      I2 => \RD_ENABLE_i_2__2_n_0\,
      I3 => \RD_ENABLE_i_3__2_n_0\,
      I4 => RD_OCCUPANCY(6),
      I5 => \RD_ENABLE_i_4__2_n_0\,
      O => \INSERT_IDLE_i_1__6_n_0\
    );
INSERT_IDLE_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \INSERT_IDLE_i_1__6_n_0\,
      Q => INSERT_IDLE,
      R => '0'
    );
\K28P5_WR_REG_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => \K28P5_WR_REG_i_2__2_n_0\,
      I1 => \WR_DATA_REG1_reg_n_0_[1]\,
      I2 => \WR_DATA_REG1_reg_n_0_[0]\,
      I3 => \WR_DATA_REG1_reg_n_0_[3]\,
      O => p_9_in
    );
\K28P5_WR_REG_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \WR_DATA_REG1_reg_n_0_[2]\,
      I1 => \WR_DATA_REG1_reg_n_0_[6]\,
      I2 => \WR_DATA_REG1_reg_n_0_[7]\,
      I3 => \WR_DATA_REG1_reg_n_0_[4]\,
      I4 => \WR_DATA_REG1_reg_n_0_[5]\,
      I5 => p_0_in6_in,
      O => \K28P5_WR_REG_i_2__2_n_0\
    );
K28P5_WR_REG_reg: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => p_9_in,
      Q => K28P5_WR_REG,
      R => RESET_OUT
    );
\RD_ADDR_GRAY[0]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \RD_ADDR_PLUS2_reg_n_0_[0]\,
      I1 => p_1_in,
      O => \RD_ADDR_GRAY[0]_i_1__2_n_0\
    );
\RD_ADDR_GRAY[1]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in,
      I1 => \RD_ADDR_PLUS2_reg_n_0_[2]\,
      O => \RD_ADDR_GRAY[1]_i_1__2_n_0\
    );
\RD_ADDR_GRAY[2]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \RD_ADDR_PLUS2_reg_n_0_[2]\,
      I1 => p_3_in,
      O => \RD_ADDR_GRAY[2]_i_1__2_n_0\
    );
\RD_ADDR_GRAY[3]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_3_in,
      I1 => p_4_in,
      O => \RD_ADDR_GRAY[3]_i_1__2_n_0\
    );
\RD_ADDR_GRAY[4]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_4_in,
      I1 => p_5_in,
      O => \RD_ADDR_GRAY[4]_i_1__2_n_0\
    );
\RD_ADDR_GRAY[5]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_5_in,
      I1 => \RD_ADDR_PLUS2_reg_n_0_[6]\,
      O => \RD_ADDR_GRAY[5]_i_1__2_n_0\
    );
\RD_ADDR_GRAY_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RD_ADDR_GRAY[0]_i_1__2_n_0\,
      Q => RD_ADDR_GRAY(0),
      R => SS(0)
    );
\RD_ADDR_GRAY_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RD_ADDR_GRAY[1]_i_1__2_n_0\,
      Q => RD_ADDR_GRAY(1),
      R => SS(0)
    );
\RD_ADDR_GRAY_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RD_ADDR_GRAY[2]_i_1__2_n_0\,
      Q => RD_ADDR_GRAY(2),
      R => SS(0)
    );
\RD_ADDR_GRAY_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RD_ADDR_GRAY[3]_i_1__2_n_0\,
      Q => RD_ADDR_GRAY(3),
      R => SS(0)
    );
\RD_ADDR_GRAY_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RD_ADDR_GRAY[4]_i_1__2_n_0\,
      Q => RD_ADDR_GRAY(4),
      R => SS(0)
    );
\RD_ADDR_GRAY_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RD_ADDR_GRAY[5]_i_1__2_n_0\,
      Q => RD_ADDR_GRAY(5),
      R => SS(0)
    );
\RD_ADDR_GRAY_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RD_ADDR_PLUS2_reg_n_0_[6]\,
      Q => RD_ADDR_GRAY(6),
      R => SS(0)
    );
\RD_ADDR_PLUS1_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => \RD_ADDR_PLUS2_reg_n_0_[0]\,
      Q => RD_ADDR_PLUS1(0),
      S => SS(0)
    );
\RD_ADDR_PLUS1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => p_1_in,
      Q => RD_ADDR_PLUS1(1),
      R => SS(0)
    );
\RD_ADDR_PLUS1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => \RD_ADDR_PLUS2_reg_n_0_[2]\,
      Q => RD_ADDR_PLUS1(2),
      R => SS(0)
    );
\RD_ADDR_PLUS1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => p_3_in,
      Q => RD_ADDR_PLUS1(3),
      R => SS(0)
    );
\RD_ADDR_PLUS1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => p_4_in,
      Q => RD_ADDR_PLUS1(4),
      R => SS(0)
    );
\RD_ADDR_PLUS1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => p_5_in,
      Q => RD_ADDR_PLUS1(5),
      R => SS(0)
    );
\RD_ADDR_PLUS1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => \RD_ADDR_PLUS2_reg_n_0_[6]\,
      Q => RD_ADDR_PLUS1(6),
      R => SS(0)
    );
\RD_ADDR_PLUS2[0]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \RD_ADDR_PLUS2_reg_n_0_[0]\,
      O => plusOp(0)
    );
\RD_ADDR_PLUS2[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \RD_ADDR_PLUS2_reg_n_0_[0]\,
      I1 => p_1_in,
      I2 => \RD_ADDR_PLUS2_reg_n_0_[2]\,
      O => plusOp(2)
    );
\RD_ADDR_PLUS2[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => p_3_in,
      I1 => \RD_ADDR_PLUS2_reg_n_0_[0]\,
      I2 => p_1_in,
      I3 => \RD_ADDR_PLUS2_reg_n_0_[2]\,
      O => plusOp(3)
    );
\RD_ADDR_PLUS2[4]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => p_4_in,
      I1 => \RD_ADDR_PLUS2_reg_n_0_[2]\,
      I2 => p_1_in,
      I3 => \RD_ADDR_PLUS2_reg_n_0_[0]\,
      I4 => p_3_in,
      O => plusOp(4)
    );
\RD_ADDR_PLUS2[5]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => p_5_in,
      I1 => p_3_in,
      I2 => \RD_ADDR_PLUS2_reg_n_0_[0]\,
      I3 => p_1_in,
      I4 => \RD_ADDR_PLUS2_reg_n_0_[2]\,
      I5 => p_4_in,
      O => plusOp(5)
    );
\RD_ADDR_PLUS2[6]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \RD_ADDR_PLUS2_reg_n_0_[6]\,
      I1 => p_4_in,
      I2 => \RD_ADDR_PLUS2[6]_i_2__2_n_0\,
      I3 => p_3_in,
      I4 => p_5_in,
      O => plusOp(6)
    );
\RD_ADDR_PLUS2[6]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \RD_ADDR_PLUS2_reg_n_0_[2]\,
      I1 => p_1_in,
      I2 => \RD_ADDR_PLUS2_reg_n_0_[0]\,
      O => \RD_ADDR_PLUS2[6]_i_2__2_n_0\
    );
\RD_ADDR_PLUS2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => plusOp(0),
      Q => \RD_ADDR_PLUS2_reg_n_0_[0]\,
      R => SS(0)
    );
\RD_ADDR_PLUS2_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => \RD_ADDR_GRAY[0]_i_1__2_n_0\,
      Q => p_1_in,
      S => SS(0)
    );
\RD_ADDR_PLUS2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => plusOp(2),
      Q => \RD_ADDR_PLUS2_reg_n_0_[2]\,
      R => SS(0)
    );
\RD_ADDR_PLUS2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => plusOp(3),
      Q => p_3_in,
      R => SS(0)
    );
\RD_ADDR_PLUS2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => plusOp(4),
      Q => p_4_in,
      R => SS(0)
    );
\RD_ADDR_PLUS2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => plusOp(5),
      Q => p_5_in,
      R => SS(0)
    );
\RD_ADDR_PLUS2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => plusOp(6),
      Q => \RD_ADDR_PLUS2_reg_n_0_[6]\,
      R => SS(0)
    );
\RD_ADDR_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => RD_ADDR_PLUS1(0),
      Q => RD_ADDR(0),
      R => SS(0)
    );
\RD_ADDR_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => RD_ADDR_PLUS1(1),
      Q => RD_ADDR(1),
      R => SS(0)
    );
\RD_ADDR_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => RD_ADDR_PLUS1(2),
      Q => RD_ADDR(2),
      R => SS(0)
    );
\RD_ADDR_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => RD_ADDR_PLUS1(3),
      Q => RD_ADDR(3),
      R => SS(0)
    );
\RD_ADDR_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => RD_ADDR_PLUS1(4),
      Q => RD_ADDR(4),
      R => SS(0)
    );
\RD_ADDR_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => RD_ADDR_PLUS1(5),
      Q => RD_ADDR(5),
      R => SS(0)
    );
\RD_ADDR_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => RD_ADDR_PLUS1(6),
      Q => RD_ADDR(6),
      R => SS(0)
    );
\RD_DATA_REG_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => \GEN_FIFO[0].RD_DATA_reg_n_0_[0]\,
      Q => RD_DATA_REG(0),
      R => SS(0)
    );
\RD_DATA_REG_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => \GEN_FIFO[10].RD_DATA_reg_n_0_[10]\,
      Q => RD_DATA_REG(10),
      R => SS(0)
    );
\RD_DATA_REG_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => \GEN_FIFO[11].RD_DATA_reg_n_0_[11]\,
      Q => RD_DATA_REG(11),
      R => SS(0)
    );
\RD_DATA_REG_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => \GEN_FIFO[12].RD_DATA_reg_n_0_[12]\,
      Q => RD_DATA_REG(12),
      R => SS(0)
    );
\RD_DATA_REG_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => \GEN_FIFO[13].RD_DATA_reg_n_0_[13]\,
      Q => RD_DATA_REG(13),
      R => SS(0)
    );
\RD_DATA_REG_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => p_2_in(0),
      Q => RD_DATA_REG(16),
      R => SS(0)
    );
\RD_DATA_REG_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => p_2_in(1),
      Q => RD_DATA_REG(17),
      R => SS(0)
    );
\RD_DATA_REG_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => p_2_in(2),
      Q => RD_DATA_REG(18),
      R => SS(0)
    );
\RD_DATA_REG_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => p_2_in(3),
      Q => RD_DATA_REG(19),
      R => SS(0)
    );
\RD_DATA_REG_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => \GEN_FIFO[1].RD_DATA_reg_n_0_[1]\,
      Q => RD_DATA_REG(1),
      R => SS(0)
    );
\RD_DATA_REG_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => p_2_in(4),
      Q => RD_DATA_REG(20),
      R => SS(0)
    );
\RD_DATA_REG_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => p_2_in(5),
      Q => RD_DATA_REG(21),
      R => SS(0)
    );
\RD_DATA_REG_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => p_2_in(6),
      Q => RD_DATA_REG(22),
      R => SS(0)
    );
\RD_DATA_REG_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => p_2_in(7),
      Q => RD_DATA_REG(23),
      R => SS(0)
    );
\RD_DATA_REG_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => \GEN_FIFO[25].RD_DATA_reg_n_0_[25]\,
      Q => RD_DATA_REG(25),
      R => SS(0)
    );
\RD_DATA_REG_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => \GEN_FIFO[26].RD_DATA_reg_n_0_[26]\,
      Q => RD_DATA_REG(26),
      R => SS(0)
    );
\RD_DATA_REG_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => \GEN_FIFO[27].RD_DATA_reg_n_0_[27]\,
      Q => RD_DATA_REG(27),
      R => SS(0)
    );
\RD_DATA_REG_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => \GEN_FIFO[28].RD_DATA_reg\,
      Q => RD_DATA_REG(28),
      R => SS(0)
    );
\RD_DATA_REG_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => \GEN_FIFO[2].RD_DATA_reg_n_0_[2]\,
      Q => RD_DATA_REG(2),
      R => SS(0)
    );
\RD_DATA_REG_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => \GEN_FIFO[3].RD_DATA_reg_n_0_[3]\,
      Q => RD_DATA_REG(3),
      R => SS(0)
    );
\RD_DATA_REG_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => \GEN_FIFO[4].RD_DATA_reg_n_0_[4]\,
      Q => RD_DATA_REG(4),
      R => SS(0)
    );
\RD_DATA_REG_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => \GEN_FIFO[5].RD_DATA_reg_n_0_[5]\,
      Q => RD_DATA_REG(5),
      R => SS(0)
    );
\RD_DATA_REG_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => \GEN_FIFO[6].RD_DATA_reg_n_0_[6]\,
      Q => RD_DATA_REG(6),
      R => SS(0)
    );
\RD_DATA_REG_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => \GEN_FIFO[7].RD_DATA_reg_n_0_[7]\,
      Q => RD_DATA_REG(7),
      R => SS(0)
    );
\RD_DATA_REG_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => RD_ENABLE,
      D => \GEN_FIFO[9].RD_DATA_reg_n_0_[9]\,
      Q => RD_DATA_REG(9),
      R => SS(0)
    );
\RD_ENABLE_i_10__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFD"
    )
        port map (
      I0 => p_2_in(6),
      I1 => p_2_in(1),
      I2 => p_2_in(5),
      I3 => \GEN_FIFO[27].RD_DATA_reg_n_0_[27]\,
      I4 => p_2_in(3),
      O => \RD_ENABLE_i_10__2_n_0\
    );
\RD_ENABLE_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444444444404"
    )
        port map (
      I0 => SS(0),
      I1 => EVEN,
      I2 => \RD_ENABLE_i_2__2_n_0\,
      I3 => \RD_ENABLE_i_3__2_n_0\,
      I4 => RD_OCCUPANCY(6),
      I5 => \RD_ENABLE_i_4__2_n_0\,
      O => \RD_ENABLE_i_1__2_n_0\
    );
\RD_ENABLE_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000180FFFFFFFF"
    )
        port map (
      I0 => \GEN_FIFO[7].RD_DATA_reg_n_0_[7]\,
      I1 => \GEN_FIFO[0].RD_DATA_reg_n_0_[0]\,
      I2 => \GEN_FIFO[2].RD_DATA_reg_n_0_[2]\,
      I3 => \GEN_FIFO[4].RD_DATA_reg_n_0_[4]\,
      I4 => \RD_ENABLE_i_5__2_n_0\,
      I5 => \RD_ENABLE_i_6__2_n_0\,
      O => \RD_ENABLE_i_2__2_n_0\
    );
\RD_ENABLE_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => RD_OCCUPANCY(3),
      I1 => RD_OCCUPANCY(2),
      I2 => RD_OCCUPANCY(5),
      I3 => RD_OCCUPANCY(4),
      I4 => RD_OCCUPANCY(0),
      I5 => RD_OCCUPANCY(1),
      O => \RD_ENABLE_i_3__2_n_0\
    );
\RD_ENABLE_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF0000BFFFBFFF"
    )
        port map (
      I0 => \RD_ENABLE_i_7__2_n_0\,
      I1 => \GEN_FIFO[3].RD_DATA_reg_n_0_[3]\,
      I2 => \GEN_FIFO[7].RD_DATA_reg_n_0_[7]\,
      I3 => \GEN_FIFO[2].RD_DATA_reg_n_0_[2]\,
      I4 => \RD_ENABLE_i_8__2_n_0\,
      I5 => \RD_ENABLE_i_9__2_n_0\,
      O => \RD_ENABLE_i_4__2_n_0\
    );
\RD_ENABLE_i_5__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFD"
    )
        port map (
      I0 => \GEN_FIFO[6].RD_DATA_reg_n_0_[6]\,
      I1 => \GEN_FIFO[1].RD_DATA_reg_n_0_[1]\,
      I2 => \GEN_FIFO[5].RD_DATA_reg_n_0_[5]\,
      I3 => \GEN_FIFO[11].RD_DATA_reg_n_0_[11]\,
      I4 => \GEN_FIFO[3].RD_DATA_reg_n_0_[3]\,
      O => \RD_ENABLE_i_5__2_n_0\
    );
\RD_ENABLE_i_6__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEBFFF"
    )
        port map (
      I0 => \RD_ENABLE_i_10__2_n_0\,
      I1 => p_2_in(2),
      I2 => p_2_in(7),
      I3 => p_2_in(0),
      I4 => p_2_in(4),
      O => \RD_ENABLE_i_6__2_n_0\
    );
\RD_ENABLE_i_7__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFFFFFFFFFF"
    )
        port map (
      I0 => \GEN_FIFO[11].RD_DATA_reg_n_0_[11]\,
      I1 => \GEN_FIFO[1].RD_DATA_reg_n_0_[1]\,
      I2 => \GEN_FIFO[0].RD_DATA_reg_n_0_[0]\,
      I3 => \GEN_FIFO[6].RD_DATA_reg_n_0_[6]\,
      I4 => \GEN_FIFO[5].RD_DATA_reg_n_0_[5]\,
      I5 => \GEN_FIFO[4].RD_DATA_reg_n_0_[4]\,
      O => \RD_ENABLE_i_7__2_n_0\
    );
\RD_ENABLE_i_8__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7FFFFFFFFFFF"
    )
        port map (
      I0 => p_2_in(4),
      I1 => p_2_in(7),
      I2 => p_2_in(3),
      I3 => \GEN_FIFO[27].RD_DATA_reg_n_0_[27]\,
      I4 => p_2_in(0),
      I5 => p_2_in(5),
      O => \RD_ENABLE_i_8__2_n_0\
    );
\RD_ENABLE_i_9__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => p_2_in(2),
      I1 => p_2_in(6),
      I2 => p_2_in(1),
      O => \RD_ENABLE_i_9__2_n_0\
    );
RD_ENABLE_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RD_ENABLE_i_1__2_n_0\,
      Q => RD_ENABLE,
      R => '0'
    );
\RD_OCCUPANCY_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_OCCUPANCY01_out(0),
      Q => RD_OCCUPANCY(0),
      R => SS(0)
    );
\RD_OCCUPANCY_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_OCCUPANCY01_out(1),
      Q => RD_OCCUPANCY(1),
      R => SS(0)
    );
\RD_OCCUPANCY_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_OCCUPANCY01_out(2),
      Q => RD_OCCUPANCY(2),
      R => SS(0)
    );
\RD_OCCUPANCY_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_OCCUPANCY01_out(3),
      Q => RD_OCCUPANCY(3),
      R => SS(0)
    );
\RD_OCCUPANCY_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_OCCUPANCY01_out(4),
      Q => RD_OCCUPANCY(4),
      R => SS(0)
    );
\RD_OCCUPANCY_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => RD_OCCUPANCY01_out(5),
      Q => RD_OCCUPANCY(5),
      R => SS(0)
    );
\RD_OCCUPANCY_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => userclk,
      CE => '1',
      D => RD_OCCUPANCY01_out(6),
      Q => RD_OCCUPANCY(6),
      S => SS(0)
    );
\RECLOCK_RD_ADDRGRAY[0].SYNC_RD_ADDRGRAY\: entity work.quadsgmii_0_TEST_qsgmii_sync_block
     port map (
      Q(0) => RD_ADDR_GRAY(0),
      data_out => \RECLOCK_RD_ADDRGRAY[0].SYNC_RD_ADDRGRAY_n_0\,
      rxrecclk => rxrecclk
    );
\RECLOCK_RD_ADDRGRAY[1].SYNC_RD_ADDRGRAY\: entity work.quadsgmii_0_TEST_qsgmii_sync_block_93
     port map (
      Q(1 downto 0) => WR_ADDR(1 downto 0),
      S(1) => \RECLOCK_RD_ADDRGRAY[1].SYNC_RD_ADDRGRAY_n_0\,
      S(0) => \RECLOCK_RD_ADDRGRAY[1].SYNC_RD_ADDRGRAY_n_1\,
      \WR_OCCUPANCY[6]_i_8__2_0\ => \RECLOCK_RD_ADDRGRAY[5].SYNC_RD_ADDRGRAY_n_1\,
      \WR_OCCUPANCY[6]_i_8__2_1\ => p_17_in,
      \WR_OCCUPANCY[6]_i_8__2_2\ => p_1_in18_in,
      \WR_OCCUPANCY[6]_i_8__2_3\ => p_3_in24_in,
      \WR_OCCUPANCY_reg[6]\ => \RECLOCK_RD_ADDRGRAY[0].SYNC_RD_ADDRGRAY_n_0\,
      data_out => p_2_in21_in,
      data_sync_reg1_0(0) => RD_ADDR_GRAY(1),
      rxrecclk => rxrecclk
    );
\RECLOCK_RD_ADDRGRAY[2].SYNC_RD_ADDRGRAY\: entity work.quadsgmii_0_TEST_qsgmii_sync_block_94
     port map (
      Q(0) => RD_ADDR_GRAY(2),
      data_out => p_3_in24_in,
      rxrecclk => rxrecclk
    );
\RECLOCK_RD_ADDRGRAY[3].SYNC_RD_ADDRGRAY\: entity work.quadsgmii_0_TEST_qsgmii_sync_block_95
     port map (
      Q(0) => WR_ADDR(2),
      S(0) => \RECLOCK_RD_ADDRGRAY[3].SYNC_RD_ADDRGRAY_n_0\,
      \WR_OCCUPANCY_reg[6]\ => \RECLOCK_RD_ADDRGRAY[5].SYNC_RD_ADDRGRAY_n_1\,
      \WR_OCCUPANCY_reg[6]_0\ => p_17_in,
      \WR_OCCUPANCY_reg[6]_1\ => p_1_in18_in,
      \WR_OCCUPANCY_reg[6]_2\ => p_3_in24_in,
      data_out => p_2_in21_in,
      data_sync_reg1_0(0) => RD_ADDR_GRAY(3),
      rxrecclk => rxrecclk
    );
\RECLOCK_RD_ADDRGRAY[4].SYNC_RD_ADDRGRAY\: entity work.quadsgmii_0_TEST_qsgmii_sync_block_96
     port map (
      Q(0) => WR_ADDR(3),
      S(0) => \RECLOCK_RD_ADDRGRAY[4].SYNC_RD_ADDRGRAY_n_0\,
      \WR_OCCUPANCY_reg[6]\ => p_17_in,
      \WR_OCCUPANCY_reg[6]_0\ => \RECLOCK_RD_ADDRGRAY[5].SYNC_RD_ADDRGRAY_n_1\,
      \WR_OCCUPANCY_reg[6]_1\ => p_2_in21_in,
      data_out => p_1_in18_in,
      data_sync_reg1_0(0) => RD_ADDR_GRAY(4),
      rxrecclk => rxrecclk
    );
\RECLOCK_RD_ADDRGRAY[5].SYNC_RD_ADDRGRAY\: entity work.quadsgmii_0_TEST_qsgmii_sync_block_97
     port map (
      Q(0) => WR_ADDR(4),
      S(0) => \RECLOCK_RD_ADDRGRAY[5].SYNC_RD_ADDRGRAY_n_0\,
      \WR_OCCUPANCY_reg[6]\ => p_17_in,
      \WR_OCCUPANCY_reg[6]_0\ => p_1_in18_in,
      data_out => \RECLOCK_RD_ADDRGRAY[5].SYNC_RD_ADDRGRAY_n_1\,
      data_sync_reg1_0(0) => RD_ADDR_GRAY(5),
      rxrecclk => rxrecclk
    );
\RECLOCK_RD_ADDRGRAY[6].SYNC_RD_ADDRGRAY\: entity work.quadsgmii_0_TEST_qsgmii_sync_block_98
     port map (
      D(5 downto 0) => WR_OCCUPANCY00_out(6 downto 1),
      Q(6 downto 0) => WR_ADDR(6 downto 0),
      S(4) => \RECLOCK_RD_ADDRGRAY[5].SYNC_RD_ADDRGRAY_n_0\,
      S(3) => \RECLOCK_RD_ADDRGRAY[4].SYNC_RD_ADDRGRAY_n_0\,
      S(2) => \RECLOCK_RD_ADDRGRAY[3].SYNC_RD_ADDRGRAY_n_0\,
      S(1) => \RECLOCK_RD_ADDRGRAY[1].SYNC_RD_ADDRGRAY_n_0\,
      S(0) => \RECLOCK_RD_ADDRGRAY[1].SYNC_RD_ADDRGRAY_n_1\,
      \WR_OCCUPANCY_reg[6]\ => \RECLOCK_RD_ADDRGRAY[5].SYNC_RD_ADDRGRAY_n_1\,
      data_out => p_17_in,
      data_sync_reg1_0(0) => RD_ADDR_GRAY(6),
      rxrecclk => rxrecclk
    );
\RECLOCK_WR_ADDRGRAY[0].SYNC_WR_ADDRGRAY\: entity work.quadsgmii_0_TEST_qsgmii_sync_block_99
     port map (
      DI(0) => GRAY_TO_BIN(0),
      GRAY_TO_BIN(0) => GRAY_TO_BIN(1),
      Q(0) => \WR_ADDR_GRAY_reg_n_0_[0]\,
      data_out => p_0_out,
      userclk => userclk
    );
\RECLOCK_WR_ADDRGRAY[1].SYNC_WR_ADDRGRAY\: entity work.quadsgmii_0_TEST_qsgmii_sync_block_100
     port map (
      D(6 downto 0) => RD_OCCUPANCY01_out(6 downto 0),
      DI(4 downto 1) => GRAY_TO_BIN(5 downto 2),
      DI(0) => GRAY_TO_BIN(0),
      GRAY_TO_BIN(0) => GRAY_TO_BIN(1),
      Q(1 downto 0) => RD_ADDR(1 downto 0),
      \RD_OCCUPANCY_reg[6]\ => p_3_out,
      \RD_OCCUPANCY_reg[6]_0\ => p_5_out,
      \RD_OCCUPANCY_reg[6]_1\ => DATA_OUT,
      \RD_OCCUPANCY_reg[6]_2\ => p_4_out,
      \RD_OCCUPANCY_reg[6]_3\ => p_2_out,
      S(4) => \RECLOCK_WR_ADDRGRAY[6].SYNC_WR_ADDRGRAY_n_0\,
      S(3) => \RECLOCK_WR_ADDRGRAY[6].SYNC_WR_ADDRGRAY_n_1\,
      S(2) => \RECLOCK_WR_ADDRGRAY[5].SYNC_WR_ADDRGRAY_n_0\,
      S(1) => \RECLOCK_WR_ADDRGRAY[4].SYNC_WR_ADDRGRAY_n_0\,
      S(0) => \RECLOCK_WR_ADDRGRAY[3].SYNC_WR_ADDRGRAY_n_0\,
      data_out => p_0_out,
      data_sync_reg1_0(0) => \WR_ADDR_GRAY_reg_n_0_[1]\,
      userclk => userclk
    );
\RECLOCK_WR_ADDRGRAY[2].SYNC_WR_ADDRGRAY\: entity work.quadsgmii_0_TEST_qsgmii_sync_block_101
     port map (
      DI(0) => GRAY_TO_BIN(2),
      Q(0) => \WR_ADDR_GRAY_reg_n_0_[2]\,
      \RD_OCCUPANCY_reg[6]\ => p_4_out,
      \RD_OCCUPANCY_reg[6]_0\ => DATA_OUT,
      \RD_OCCUPANCY_reg[6]_1\ => p_5_out,
      \RD_OCCUPANCY_reg[6]_2\ => p_3_out,
      data_out => p_2_out,
      userclk => userclk
    );
\RECLOCK_WR_ADDRGRAY[3].SYNC_WR_ADDRGRAY\: entity work.quadsgmii_0_TEST_qsgmii_sync_block_102
     port map (
      DI(0) => GRAY_TO_BIN(3),
      Q(0) => RD_ADDR(2),
      \RD_OCCUPANCY_reg[6]\ => p_5_out,
      \RD_OCCUPANCY_reg[6]_0\ => DATA_OUT,
      \RD_OCCUPANCY_reg[6]_1\ => p_4_out,
      \RD_OCCUPANCY_reg[6]_2\ => p_2_out,
      S(0) => \RECLOCK_WR_ADDRGRAY[3].SYNC_WR_ADDRGRAY_n_0\,
      data_out => p_3_out,
      data_sync_reg1_0(0) => \WR_ADDR_GRAY_reg_n_0_[3]\,
      userclk => userclk
    );
\RECLOCK_WR_ADDRGRAY[4].SYNC_WR_ADDRGRAY\: entity work.quadsgmii_0_TEST_qsgmii_sync_block_103
     port map (
      DI(0) => GRAY_TO_BIN(4),
      Q(0) => RD_ADDR(3),
      \RD_OCCUPANCY_reg[6]\ => DATA_OUT,
      \RD_OCCUPANCY_reg[6]_0\ => p_5_out,
      \RD_OCCUPANCY_reg[6]_1\ => p_3_out,
      S(0) => \RECLOCK_WR_ADDRGRAY[4].SYNC_WR_ADDRGRAY_n_0\,
      data_out => p_4_out,
      data_sync_reg1_0(0) => \WR_ADDR_GRAY_reg_n_0_[4]\,
      userclk => userclk
    );
\RECLOCK_WR_ADDRGRAY[5].SYNC_WR_ADDRGRAY\: entity work.quadsgmii_0_TEST_qsgmii_sync_block_104
     port map (
      DI(0) => GRAY_TO_BIN(5),
      Q(0) => RD_ADDR(4),
      \RD_OCCUPANCY_reg[6]\ => DATA_OUT,
      \RD_OCCUPANCY_reg[6]_0\ => p_4_out,
      S(0) => \RECLOCK_WR_ADDRGRAY[5].SYNC_WR_ADDRGRAY_n_0\,
      data_out => p_5_out,
      data_sync_reg1_0(0) => \WR_ADDR_GRAY_reg_n_0_[5]\,
      userclk => userclk
    );
\RECLOCK_WR_ADDRGRAY[6].SYNC_WR_ADDRGRAY\: entity work.quadsgmii_0_TEST_qsgmii_sync_block_105
     port map (
      Q(1 downto 0) => RD_ADDR(6 downto 5),
      \RD_OCCUPANCY_reg[6]\ => p_5_out,
      S(1) => \RECLOCK_WR_ADDRGRAY[6].SYNC_WR_ADDRGRAY_n_0\,
      S(0) => \RECLOCK_WR_ADDRGRAY[6].SYNC_WR_ADDRGRAY_n_1\,
      data_out => DATA_OUT,
      data_sync_reg1_0(0) => DATA_IN,
      userclk => userclk
    );
\REMOVE_IDLE_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF00800000"
    )
        port map (
      I0 => I1_DETECTED_WR,
      I1 => WR_OCCUPANCY(6),
      I2 => I1_DETECTED_WR_REG,
      I3 => \REMOVE_IDLE_i_2__2_n_0\,
      I4 => WR_TOGGLE,
      I5 => REMOVE_IDLE,
      O => \REMOVE_IDLE_i_1__2_n_0\
    );
\REMOVE_IDLE_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => WR_OCCUPANCY(1),
      I1 => WR_OCCUPANCY(5),
      I2 => WR_OCCUPANCY(3),
      I3 => WR_OCCUPANCY(2),
      I4 => WR_OCCUPANCY(4),
      O => \REMOVE_IDLE_i_2__2_n_0\
    );
REMOVE_IDLE_reg: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => \REMOVE_IDLE_i_1__2_n_0\,
      Q => REMOVE_IDLE,
      R => RESET_OUT
    );
\RXBUFERR_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFA800"
    )
        port map (
      I0 => \RXBUFERR_i_2__2_n_0\,
      I1 => RD_OCCUPANCY(1),
      I2 => RD_OCCUPANCY(0),
      I3 => RD_OCCUPANCY(6),
      I4 => \RXBUFERR_i_3__2_n_0\,
      I5 => \^rxbufstatus\(0),
      O => \RXBUFERR_i_1__2_n_0\
    );
\RXBUFERR_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => RD_OCCUPANCY(4),
      I1 => RD_OCCUPANCY(5),
      I2 => RD_OCCUPANCY(2),
      I3 => RD_OCCUPANCY(3),
      O => \RXBUFERR_i_2__2_n_0\
    );
\RXBUFERR_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => RD_OCCUPANCY(4),
      I1 => RD_OCCUPANCY(5),
      I2 => RD_OCCUPANCY(2),
      I3 => RD_OCCUPANCY(3),
      I4 => RD_OCCUPANCY(6),
      I5 => \RXBUFERR_i_4__2_n_0\,
      O => \RXBUFERR_i_3__2_n_0\
    );
\RXBUFERR_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => RD_OCCUPANCY(1),
      I1 => RD_OCCUPANCY(0),
      O => \RXBUFERR_i_4__2_n_0\
    );
RXBUFERR_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RXBUFERR_i_1__2_n_0\,
      Q => \^rxbufstatus\(0),
      R => SS(0)
    );
\RXCHARISCOMMA_USR_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => RD_DATA_REG(28),
      I1 => EVEN,
      I2 => RD_DATA_REG(12),
      O => \RXCHARISCOMMA_USR_i_1__2_n_0\
    );
RXCHARISCOMMA_USR_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RXCHARISCOMMA_USR_i_1__2_n_0\,
      Q => RXCHARISCOMMA_USR,
      R => SS(0)
    );
\RXCHARISK_USR_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => RD_DATA_REG(27),
      I1 => EVEN,
      I2 => RD_DATA_REG(11),
      O => \RXCHARISK_USR_i_1__2_n_0\
    );
RXCHARISK_USR_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RXCHARISK_USR_i_1__2_n_0\,
      Q => RXCHARISK_USR,
      R => SS(0)
    );
\RXCLKCORCNT[0]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \^insert_idle_reg\,
      I1 => \^d\(0),
      I2 => RD_DATA_REG(13),
      O => \RXCLKCORCNT[0]_i_1__2_n_0\
    );
\RXCLKCORCNT[2]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10001010"
    )
        port map (
      I0 => SR(0),
      I1 => MGT_RX_RESET,
      I2 => \^insert_idle_reg\,
      I3 => \^d\(0),
      I4 => RD_DATA_REG(13),
      O => \RXCLKCORCNT[2]_i_1__2_n_0\
    );
\RXCLKCORCNT_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RXCLKCORCNT[0]_i_1__2_n_0\,
      Q => \^d\(0),
      R => SS(0)
    );
\RXCLKCORCNT_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RXCLKCORCNT[2]_i_1__2_n_0\,
      Q => \^d\(1),
      R => '0'
    );
\RXDATA_USR[0]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => RD_DATA_REG(16),
      I1 => EVEN,
      I2 => RD_DATA_REG(0),
      O => \RXDATA_USR[0]_i_1__2_n_0\
    );
\RXDATA_USR[1]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => RD_DATA_REG(17),
      I1 => EVEN,
      I2 => RD_DATA_REG(1),
      O => \RXDATA_USR[1]_i_1__2_n_0\
    );
\RXDATA_USR[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => RD_DATA_REG(18),
      I1 => EVEN,
      I2 => RD_DATA_REG(2),
      O => \RXDATA_USR[2]_i_1__2_n_0\
    );
\RXDATA_USR[3]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => RD_DATA_REG(19),
      I1 => EVEN,
      I2 => RD_DATA_REG(3),
      O => \RXDATA_USR[3]_i_1__2_n_0\
    );
\RXDATA_USR[4]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => RD_DATA_REG(20),
      I1 => EVEN,
      I2 => RD_DATA_REG(4),
      O => \RXDATA_USR[4]_i_1__2_n_0\
    );
\RXDATA_USR[5]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => RD_DATA_REG(21),
      I1 => EVEN,
      I2 => RD_DATA_REG(5),
      O => \RXDATA_USR[5]_i_1__2_n_0\
    );
\RXDATA_USR[6]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => RD_DATA_REG(22),
      I1 => EVEN,
      I2 => RD_DATA_REG(6),
      O => \RXDATA_USR[6]_i_1__2_n_0\
    );
\RXDATA_USR[7]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => RD_DATA_REG(23),
      I1 => EVEN,
      I2 => RD_DATA_REG(7),
      O => \RXDATA_USR[7]_i_1__2_n_0\
    );
\RXDATA_USR_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RXDATA_USR[0]_i_1__2_n_0\,
      Q => Q(0),
      R => SS(0)
    );
\RXDATA_USR_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RXDATA_USR[1]_i_1__2_n_0\,
      Q => Q(1),
      R => SS(0)
    );
\RXDATA_USR_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RXDATA_USR[2]_i_1__2_n_0\,
      Q => Q(2),
      R => SS(0)
    );
\RXDATA_USR_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RXDATA_USR[3]_i_1__2_n_0\,
      Q => Q(3),
      R => SS(0)
    );
\RXDATA_USR_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RXDATA_USR[4]_i_1__2_n_0\,
      Q => Q(4),
      R => SS(0)
    );
\RXDATA_USR_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RXDATA_USR[5]_i_1__2_n_0\,
      Q => Q(5),
      R => SS(0)
    );
\RXDATA_USR_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RXDATA_USR[6]_i_1__2_n_0\,
      Q => Q(6),
      R => SS(0)
    );
\RXDATA_USR_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RXDATA_USR[7]_i_1__2_n_0\,
      Q => Q(7),
      R => SS(0)
    );
\RXDISPERR_USR_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => RD_DATA_REG(26),
      I1 => EVEN,
      I2 => RD_DATA_REG(10),
      O => \RXDISPERR_USR_i_1__2_n_0\
    );
RXDISPERR_USR_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RXDISPERR_USR_i_1__2_n_0\,
      Q => RXDISPERR_USR,
      R => SS(0)
    );
\RXNOTINTABLE_USR_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => RD_DATA_REG(25),
      I1 => EVEN,
      I2 => RD_DATA_REG(9),
      O => \RXNOTINTABLE_USR_i_1__2_n_0\
    );
RXNOTINTABLE_USR_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \RXNOTINTABLE_USR_i_1__2_n_0\,
      Q => RXNOTINTABLE_USR,
      R => SS(0)
    );
\WR_ADDR_GRAY[0]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \WR_ADDR_PLUS2_reg_n_0_[0]\,
      I1 => p_1_in5_in,
      O => BIN_TO_GRAY(0)
    );
\WR_ADDR_GRAY[1]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in5_in,
      I1 => p_2_in7_in,
      O => BIN_TO_GRAY(1)
    );
\WR_ADDR_GRAY[2]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_2_in7_in,
      I1 => p_3_in9_in,
      O => BIN_TO_GRAY(2)
    );
\WR_ADDR_GRAY[3]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_3_in9_in,
      I1 => p_4_in11_in,
      O => BIN_TO_GRAY(3)
    );
\WR_ADDR_GRAY[4]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_4_in11_in,
      I1 => p_5_in13_in,
      O => BIN_TO_GRAY(4)
    );
\WR_ADDR_GRAY[5]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_5_in13_in,
      I1 => \WR_ADDR_PLUS2_reg_n_0_[6]\,
      O => BIN_TO_GRAY(5)
    );
\WR_ADDR_GRAY_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => rxrecclk,
      CE => '1',
      D => BIN_TO_GRAY(0),
      Q => \WR_ADDR_GRAY_reg_n_0_[0]\,
      S => RESET_OUT
    );
\WR_ADDR_GRAY_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => BIN_TO_GRAY(1),
      Q => \WR_ADDR_GRAY_reg_n_0_[1]\,
      R => RESET_OUT
    );
\WR_ADDR_GRAY_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => BIN_TO_GRAY(2),
      Q => \WR_ADDR_GRAY_reg_n_0_[2]\,
      R => RESET_OUT
    );
\WR_ADDR_GRAY_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => BIN_TO_GRAY(3),
      Q => \WR_ADDR_GRAY_reg_n_0_[3]\,
      R => RESET_OUT
    );
\WR_ADDR_GRAY_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => BIN_TO_GRAY(4),
      Q => \WR_ADDR_GRAY_reg_n_0_[4]\,
      R => RESET_OUT
    );
\WR_ADDR_GRAY_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => rxrecclk,
      CE => '1',
      D => BIN_TO_GRAY(5),
      Q => \WR_ADDR_GRAY_reg_n_0_[5]\,
      S => RESET_OUT
    );
\WR_ADDR_GRAY_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => rxrecclk,
      CE => '1',
      D => \WR_ADDR_PLUS2_reg_n_0_[6]\,
      Q => DATA_IN,
      S => RESET_OUT
    );
\WR_ADDR_PLUS1_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => rxrecclk,
      CE => WE,
      D => \WR_ADDR_PLUS2_reg_n_0_[0]\,
      Q => WR_ADDR_PLUS1(0),
      S => RESET_OUT
    );
\WR_ADDR_PLUS1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WE,
      D => p_1_in5_in,
      Q => WR_ADDR_PLUS1(1),
      R => RESET_OUT
    );
\WR_ADDR_PLUS1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WE,
      D => p_2_in7_in,
      Q => WR_ADDR_PLUS1(2),
      R => RESET_OUT
    );
\WR_ADDR_PLUS1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WE,
      D => p_3_in9_in,
      Q => WR_ADDR_PLUS1(3),
      R => RESET_OUT
    );
\WR_ADDR_PLUS1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WE,
      D => p_4_in11_in,
      Q => WR_ADDR_PLUS1(4),
      R => RESET_OUT
    );
\WR_ADDR_PLUS1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WE,
      D => p_5_in13_in,
      Q => WR_ADDR_PLUS1(5),
      R => RESET_OUT
    );
\WR_ADDR_PLUS1_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => rxrecclk,
      CE => WE,
      D => \WR_ADDR_PLUS2_reg_n_0_[6]\,
      Q => WR_ADDR_PLUS1(6),
      S => RESET_OUT
    );
\WR_ADDR_PLUS2[0]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \WR_ADDR_PLUS2_reg_n_0_[0]\,
      O => \plusOp__0\(0)
    );
\WR_ADDR_PLUS2[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \WR_ADDR_PLUS2_reg_n_0_[0]\,
      I1 => p_1_in5_in,
      I2 => p_2_in7_in,
      O => \plusOp__0\(2)
    );
\WR_ADDR_PLUS2[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => p_3_in9_in,
      I1 => \WR_ADDR_PLUS2_reg_n_0_[0]\,
      I2 => p_1_in5_in,
      I3 => p_2_in7_in,
      O => \plusOp__0\(3)
    );
\WR_ADDR_PLUS2[4]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => p_4_in11_in,
      I1 => p_2_in7_in,
      I2 => p_1_in5_in,
      I3 => \WR_ADDR_PLUS2_reg_n_0_[0]\,
      I4 => p_3_in9_in,
      O => \plusOp__0\(4)
    );
\WR_ADDR_PLUS2[5]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => p_5_in13_in,
      I1 => p_3_in9_in,
      I2 => \WR_ADDR_PLUS2_reg_n_0_[0]\,
      I3 => p_1_in5_in,
      I4 => p_2_in7_in,
      I5 => p_4_in11_in,
      O => \plusOp__0\(5)
    );
\WR_ADDR_PLUS2[6]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \WR_ADDR_PLUS2_reg_n_0_[6]\,
      I1 => p_4_in11_in,
      I2 => \WR_ADDR_PLUS2[6]_i_2__2_n_0\,
      I3 => p_3_in9_in,
      I4 => p_5_in13_in,
      O => \plusOp__0\(6)
    );
\WR_ADDR_PLUS2[6]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => p_2_in7_in,
      I1 => p_1_in5_in,
      I2 => \WR_ADDR_PLUS2_reg_n_0_[0]\,
      O => \WR_ADDR_PLUS2[6]_i_2__2_n_0\
    );
\WR_ADDR_PLUS2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WE,
      D => \plusOp__0\(0),
      Q => \WR_ADDR_PLUS2_reg_n_0_[0]\,
      R => RESET_OUT
    );
\WR_ADDR_PLUS2_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => rxrecclk,
      CE => WE,
      D => BIN_TO_GRAY(0),
      Q => p_1_in5_in,
      S => RESET_OUT
    );
\WR_ADDR_PLUS2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WE,
      D => \plusOp__0\(2),
      Q => p_2_in7_in,
      R => RESET_OUT
    );
\WR_ADDR_PLUS2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WE,
      D => \plusOp__0\(3),
      Q => p_3_in9_in,
      R => RESET_OUT
    );
\WR_ADDR_PLUS2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WE,
      D => \plusOp__0\(4),
      Q => p_4_in11_in,
      R => RESET_OUT
    );
\WR_ADDR_PLUS2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WE,
      D => \plusOp__0\(5),
      Q => p_5_in13_in,
      R => RESET_OUT
    );
\WR_ADDR_PLUS2_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => rxrecclk,
      CE => WE,
      D => \plusOp__0\(6),
      Q => \WR_ADDR_PLUS2_reg_n_0_[6]\,
      S => RESET_OUT
    );
\WR_ADDR_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WE,
      D => WR_ADDR_PLUS1(0),
      Q => WR_ADDR(0),
      R => RESET_OUT
    );
\WR_ADDR_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WE,
      D => WR_ADDR_PLUS1(1),
      Q => WR_ADDR(1),
      R => RESET_OUT
    );
\WR_ADDR_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WE,
      D => WR_ADDR_PLUS1(2),
      Q => WR_ADDR(2),
      R => RESET_OUT
    );
\WR_ADDR_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WE,
      D => WR_ADDR_PLUS1(3),
      Q => WR_ADDR(3),
      R => RESET_OUT
    );
\WR_ADDR_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WE,
      D => WR_ADDR_PLUS1(4),
      Q => WR_ADDR(4),
      R => RESET_OUT
    );
\WR_ADDR_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WE,
      D => WR_ADDR_PLUS1(5),
      Q => WR_ADDR(5),
      R => RESET_OUT
    );
\WR_ADDR_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => rxrecclk,
      CE => WE,
      D => WR_ADDR_PLUS1(6),
      Q => WR_ADDR(6),
      S => RESET_OUT
    );
\WR_DATA_REG1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => \WR_DATA_REG1_reg[12]_0\(0),
      Q => \WR_DATA_REG1_reg_n_0_[0]\,
      R => RESET_OUT
    );
\WR_DATA_REG1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => \WR_DATA_REG1_reg[12]_0\(9),
      Q => WR_DATA_REG1(10),
      R => RESET_OUT
    );
\WR_DATA_REG1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => \WR_DATA_REG1_reg[12]_0\(10),
      Q => p_0_in6_in,
      R => RESET_OUT
    );
\WR_DATA_REG1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => \WR_DATA_REG1_reg[12]_0\(11),
      Q => WR_DATA_REG1(12),
      R => RESET_OUT
    );
\WR_DATA_REG1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => \WR_DATA_REG1_reg[12]_0\(1),
      Q => \WR_DATA_REG1_reg_n_0_[1]\,
      R => RESET_OUT
    );
\WR_DATA_REG1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => \WR_DATA_REG1_reg[12]_0\(2),
      Q => \WR_DATA_REG1_reg_n_0_[2]\,
      R => RESET_OUT
    );
\WR_DATA_REG1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => \WR_DATA_REG1_reg[12]_0\(3),
      Q => \WR_DATA_REG1_reg_n_0_[3]\,
      R => RESET_OUT
    );
\WR_DATA_REG1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => \WR_DATA_REG1_reg[12]_0\(4),
      Q => \WR_DATA_REG1_reg_n_0_[4]\,
      R => RESET_OUT
    );
\WR_DATA_REG1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => \WR_DATA_REG1_reg[12]_0\(5),
      Q => \WR_DATA_REG1_reg_n_0_[5]\,
      R => RESET_OUT
    );
\WR_DATA_REG1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => \WR_DATA_REG1_reg[12]_0\(6),
      Q => \WR_DATA_REG1_reg_n_0_[6]\,
      R => RESET_OUT
    );
\WR_DATA_REG1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => \WR_DATA_REG1_reg[12]_0\(7),
      Q => \WR_DATA_REG1_reg_n_0_[7]\,
      R => RESET_OUT
    );
\WR_DATA_REG1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => \WR_DATA_REG1_reg[12]_0\(8),
      Q => WR_DATA_REG1(9),
      R => RESET_OUT
    );
\WR_DATA_REG2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => \WR_DATA_REG1_reg_n_0_[0]\,
      Q => WR_DATA_REG2(0),
      R => RESET_OUT
    );
\WR_DATA_REG2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => WR_DATA_REG1(10),
      Q => WR_DATA_REG2(10),
      R => RESET_OUT
    );
\WR_DATA_REG2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => p_0_in6_in,
      Q => WR_DATA_REG2(11),
      R => RESET_OUT
    );
\WR_DATA_REG2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => WR_DATA_REG1(12),
      Q => WR_DATA_REG2(12),
      R => RESET_OUT
    );
\WR_DATA_REG2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => \WR_DATA_REG1_reg_n_0_[1]\,
      Q => WR_DATA_REG2(1),
      R => RESET_OUT
    );
\WR_DATA_REG2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => \WR_DATA_REG1_reg_n_0_[2]\,
      Q => WR_DATA_REG2(2),
      R => RESET_OUT
    );
\WR_DATA_REG2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => \WR_DATA_REG1_reg_n_0_[3]\,
      Q => WR_DATA_REG2(3),
      R => RESET_OUT
    );
\WR_DATA_REG2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => \WR_DATA_REG1_reg_n_0_[4]\,
      Q => WR_DATA_REG2(4),
      R => RESET_OUT
    );
\WR_DATA_REG2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => \WR_DATA_REG1_reg_n_0_[5]\,
      Q => WR_DATA_REG2(5),
      R => RESET_OUT
    );
\WR_DATA_REG2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => \WR_DATA_REG1_reg_n_0_[6]\,
      Q => WR_DATA_REG2(6),
      R => RESET_OUT
    );
\WR_DATA_REG2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => \WR_DATA_REG1_reg_n_0_[7]\,
      Q => WR_DATA_REG2(7),
      R => RESET_OUT
    );
\WR_DATA_REG2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => WR_DATA_REG1(9),
      Q => WR_DATA_REG2(9),
      R => RESET_OUT
    );
\WR_DATA_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WR_TOGGLE,
      D => \WR_DATA_REG1_reg_n_0_[0]\,
      Q => \WR_DATA_reg_n_0_[0]\,
      R => RESET_OUT
    );
\WR_DATA_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WR_TOGGLE,
      D => WR_DATA_REG1(10),
      Q => \WR_DATA_reg_n_0_[10]\,
      R => RESET_OUT
    );
\WR_DATA_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WR_TOGGLE,
      D => p_0_in6_in,
      Q => \WR_DATA_reg_n_0_[11]\,
      R => RESET_OUT
    );
\WR_DATA_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WR_TOGGLE,
      D => WR_DATA_REG1(12),
      Q => \WR_DATA_reg_n_0_[12]\,
      R => RESET_OUT
    );
\WR_DATA_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WR_TOGGLE,
      D => REMOVE_IDLE,
      Q => \WR_DATA_reg_n_0_[13]\,
      R => RESET_OUT
    );
\WR_DATA_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WR_TOGGLE,
      D => WR_DATA_REG2(0),
      Q => \WR_DATA_reg_n_0_[16]\,
      R => RESET_OUT
    );
\WR_DATA_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WR_TOGGLE,
      D => WR_DATA_REG2(1),
      Q => \WR_DATA_reg_n_0_[17]\,
      R => RESET_OUT
    );
\WR_DATA_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WR_TOGGLE,
      D => WR_DATA_REG2(2),
      Q => \WR_DATA_reg_n_0_[18]\,
      R => RESET_OUT
    );
\WR_DATA_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WR_TOGGLE,
      D => WR_DATA_REG2(3),
      Q => \WR_DATA_reg_n_0_[19]\,
      R => RESET_OUT
    );
\WR_DATA_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WR_TOGGLE,
      D => \WR_DATA_REG1_reg_n_0_[1]\,
      Q => \WR_DATA_reg_n_0_[1]\,
      R => RESET_OUT
    );
\WR_DATA_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WR_TOGGLE,
      D => WR_DATA_REG2(4),
      Q => \WR_DATA_reg_n_0_[20]\,
      R => RESET_OUT
    );
\WR_DATA_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WR_TOGGLE,
      D => WR_DATA_REG2(5),
      Q => \WR_DATA_reg_n_0_[21]\,
      R => RESET_OUT
    );
\WR_DATA_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WR_TOGGLE,
      D => WR_DATA_REG2(6),
      Q => \WR_DATA_reg_n_0_[22]\,
      R => RESET_OUT
    );
\WR_DATA_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WR_TOGGLE,
      D => WR_DATA_REG2(7),
      Q => \WR_DATA_reg_n_0_[23]\,
      R => RESET_OUT
    );
\WR_DATA_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WR_TOGGLE,
      D => WR_DATA_REG2(9),
      Q => \WR_DATA_reg_n_0_[25]\,
      R => RESET_OUT
    );
\WR_DATA_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WR_TOGGLE,
      D => WR_DATA_REG2(10),
      Q => \WR_DATA_reg_n_0_[26]\,
      R => RESET_OUT
    );
\WR_DATA_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WR_TOGGLE,
      D => WR_DATA_REG2(11),
      Q => \WR_DATA_reg_n_0_[27]\,
      R => RESET_OUT
    );
\WR_DATA_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WR_TOGGLE,
      D => WR_DATA_REG2(12),
      Q => \WR_DATA_reg_n_0_[28]\,
      R => RESET_OUT
    );
\WR_DATA_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WR_TOGGLE,
      D => \WR_DATA_REG1_reg_n_0_[2]\,
      Q => \WR_DATA_reg_n_0_[2]\,
      R => RESET_OUT
    );
\WR_DATA_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WR_TOGGLE,
      D => \WR_DATA_REG1_reg_n_0_[3]\,
      Q => \WR_DATA_reg_n_0_[3]\,
      R => RESET_OUT
    );
\WR_DATA_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WR_TOGGLE,
      D => \WR_DATA_REG1_reg_n_0_[4]\,
      Q => \WR_DATA_reg_n_0_[4]\,
      R => RESET_OUT
    );
\WR_DATA_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WR_TOGGLE,
      D => \WR_DATA_REG1_reg_n_0_[5]\,
      Q => \WR_DATA_reg_n_0_[5]\,
      R => RESET_OUT
    );
\WR_DATA_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WR_TOGGLE,
      D => \WR_DATA_REG1_reg_n_0_[6]\,
      Q => \WR_DATA_reg_n_0_[6]\,
      R => RESET_OUT
    );
\WR_DATA_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WR_TOGGLE,
      D => \WR_DATA_REG1_reg_n_0_[7]\,
      Q => \WR_DATA_reg_n_0_[7]\,
      R => RESET_OUT
    );
\WR_DATA_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => WR_TOGGLE,
      D => WR_DATA_REG1(9),
      Q => \WR_DATA_reg_n_0_[9]\,
      R => RESET_OUT
    );
\WR_ENABLE_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4044"
    )
        port map (
      I0 => RESET_OUT,
      I1 => WR_TOGGLE,
      I2 => \WR_ENABLE_i_2__2_n_0\,
      I3 => I1_DETECTED_WR,
      O => \WR_ENABLE_i_1__2_n_0\
    );
\WR_ENABLE_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBFFFFF"
    )
        port map (
      I0 => \REMOVE_IDLE_i_2__2_n_0\,
      I1 => WR_TOGGLE,
      I2 => I1_DETECTED_WR_REG,
      I3 => REMOVE_IDLE,
      I4 => WR_OCCUPANCY(6),
      O => \WR_ENABLE_i_2__2_n_0\
    );
WR_ENABLE_reg: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => \WR_ENABLE_i_1__2_n_0\,
      Q => WE,
      R => '0'
    );
\WR_OCCUPANCY_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => WR_OCCUPANCY00_out(1),
      Q => WR_OCCUPANCY(1),
      R => RESET_OUT
    );
\WR_OCCUPANCY_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => WR_OCCUPANCY00_out(2),
      Q => WR_OCCUPANCY(2),
      R => RESET_OUT
    );
\WR_OCCUPANCY_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => WR_OCCUPANCY00_out(3),
      Q => WR_OCCUPANCY(3),
      R => RESET_OUT
    );
\WR_OCCUPANCY_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => WR_OCCUPANCY00_out(4),
      Q => WR_OCCUPANCY(4),
      R => RESET_OUT
    );
\WR_OCCUPANCY_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk,
      CE => '1',
      D => WR_OCCUPANCY00_out(5),
      Q => WR_OCCUPANCY(5),
      R => RESET_OUT
    );
\WR_OCCUPANCY_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => rxrecclk,
      CE => '1',
      D => WR_OCCUPANCY00_out(6),
      Q => WR_OCCUPANCY(6),
      S => RESET_OUT
    );
\WR_TOGGLE_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => WR_TOGGLE,
      O => \WR_TOGGLE_i_1__2_n_0\
    );
WR_TOGGLE_reg: unisim.vcomponents.FDSE
     port map (
      C => rxrecclk,
      CE => '1',
      D => \WR_TOGGLE_i_1__2_n_0\,
      Q => WR_TOGGLE,
      S => RESET_OUT
    );
insert_idle_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => INSERT_IDLE,
      Q => \^insert_idle_reg\,
      R => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity quadsgmii_0_TEST_gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx is
  port (
    i_in_out_reg : out STD_LOGIC;
    AR : out STD_LOGIC_VECTOR ( 0 to 0 );
    GTHE4_TXPROGDIVRESET_OUT : out STD_LOGIC;
    status_store_reg_0 : out STD_LOGIC;
    cal_fail_store_reg_0 : out STD_LOGIC;
    mask_user_in_reg_0 : out STD_LOGIC;
    cpllpd_int_reg_0 : out STD_LOGIC;
    cpllreset_int_reg_0 : out STD_LOGIC;
    wr : out STD_LOGIC;
    rd_reg_0 : out STD_LOGIC;
    txprgdivresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    USER_CPLLLOCK_OUT_reg_0 : out STD_LOGIC;
    txprogdivreset_int : out STD_LOGIC;
    cal_on_tx_drpen_out : out STD_LOGIC;
    cal_on_tx_drpwe_out : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 13 downto 0 );
    \drp_state_reg[6]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \wait_ctr_reg[12]_0\ : out STD_LOGIC;
    \wait_ctr_reg[14]_0\ : out STD_LOGIC;
    \cpll_cal_state_reg[27]_0\ : out STD_LOGIC;
    \cpll_cal_state_reg[11]_0\ : out STD_LOGIC;
    \cpll_cal_state_reg[8]_0\ : out STD_LOGIC;
    \cpll_cal_state_reg[25]_0\ : out STD_LOGIC;
    \cpll_cal_state_reg[0]_0\ : out STD_LOGIC;
    \cpll_cal_state_reg[0]_1\ : out STD_LOGIC;
    \cpll_cal_state_reg[0]_2\ : out STD_LOGIC;
    \cpll_cal_state_reg[0]_3\ : out STD_LOGIC;
    \cpll_cal_state_reg[0]_4\ : out STD_LOGIC;
    \cpll_cal_state_reg[0]_5\ : out STD_LOGIC;
    \cpll_cal_state_reg[0]_6\ : out STD_LOGIC;
    rst_in0 : out STD_LOGIC;
    \cpll_cal_state_reg[13]_0\ : out STD_LOGIC;
    \wait_ctr_reg[11]_0\ : out STD_LOGIC;
    \cpll_cal_state_reg[14]_0\ : out STD_LOGIC;
    \cpll_cal_state_reg[5]_0\ : out STD_LOGIC;
    \cpll_cal_state_reg[13]_1\ : out STD_LOGIC;
    \cpll_cal_state_reg[9]_0\ : out STD_LOGIC;
    \cpll_cal_state_reg[5]_1\ : out STD_LOGIC;
    \cpll_cal_state_reg[8]_1\ : out STD_LOGIC;
    \cpll_cal_state_reg[14]_1\ : out STD_LOGIC;
    \repeat_ctr_reg[3]_0\ : out STD_LOGIC;
    \cpll_cal_state_reg[22]_0\ : out STD_LOGIC;
    \cpll_cal_state_reg[5]_2\ : out STD_LOGIC;
    i_in_out_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \daddr_reg[7]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \di_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    GTHE4_CPLLLOCK_IN : in STD_LOGIC;
    in0 : in STD_LOGIC;
    GTHE4_TXPRGDIVRESETDONE_IN : in STD_LOGIC;
    txoutclksel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gtwiz_userclk_tx_reset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txoutclk_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    status_store_reg_1 : in STD_LOGIC;
    freq_counter_rst_reg_0 : in STD_LOGIC;
    cal_fail_store_reg_1 : in STD_LOGIC;
    cal_on_tx_reset_in_sync : in STD_LOGIC;
    mask_user_in_reg_1 : in STD_LOGIC;
    cpllpd_int_reg_1 : in STD_LOGIC;
    cpllreset_int_reg_1 : in STD_LOGIC;
    wr_reg_0 : in STD_LOGIC;
    rd_reg_1 : in STD_LOGIC;
    USER_TXPRGDIVRESETDONE_OUT_reg_0 : in STD_LOGIC;
    txprogdivreset_int_reg_0 : in STD_LOGIC;
    den_reg_0 : in STD_LOGIC;
    dwe_reg_0 : in STD_LOGIC;
    cal_on_tx_drdy : in STD_LOGIC;
    drpaddr_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    drpwe_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addr_i_reg[6]\ : in STD_LOGIC;
    drpdi_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \progdiv_cfg_store_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    drprst_in_sync : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmii_0_TEST_gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx : entity is "gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx";
end quadsgmii_0_TEST_gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx;

architecture STRUCTURE of quadsgmii_0_TEST_gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx is
  signal \<const1>\ : STD_LOGIC;
  signal \^ar\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \^user_cplllock_out_reg_0\ : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_0 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_1 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_13 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_14 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_15 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_16 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_17 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_18 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_19 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_2 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_20 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_21 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_22 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_23 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_24 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_25 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_26 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_27 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_28 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_29 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_3 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_30 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_31 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_32 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_33 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_34 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_35 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_36 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_4 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_5 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_6 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_7 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_8 : STD_LOGIC;
  signal \addr_i[2]_i_3_n_0\ : STD_LOGIC;
  signal bit_synchronizer_cplllock_inst_n_1 : STD_LOGIC;
  signal bit_synchronizer_txoutclksel_inst0_n_0 : STD_LOGIC;
  signal bit_synchronizer_txoutclksel_inst1_n_0 : STD_LOGIC;
  signal bit_synchronizer_txoutclksel_inst2_n_0 : STD_LOGIC;
  signal bit_synchronizer_txprgdivresetdone_inst_n_6 : STD_LOGIC;
  signal bit_synchronizer_txprogdivreset_inst_n_0 : STD_LOGIC;
  signal cal_fail_store_i_7_n_0 : STD_LOGIC;
  signal cal_fail_store_i_8_n_0 : STD_LOGIC;
  signal \^cal_fail_store_reg_0\ : STD_LOGIC;
  signal cpll_cal_state : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal cpll_cal_state2 : STD_LOGIC;
  signal cpll_cal_state26_in : STD_LOGIC;
  signal cpll_cal_state2_carry_n_0 : STD_LOGIC;
  signal cpll_cal_state2_carry_n_1 : STD_LOGIC;
  signal cpll_cal_state2_carry_n_2 : STD_LOGIC;
  signal cpll_cal_state2_carry_n_3 : STD_LOGIC;
  signal cpll_cal_state2_carry_n_4 : STD_LOGIC;
  signal cpll_cal_state2_carry_n_5 : STD_LOGIC;
  signal cpll_cal_state2_carry_n_6 : STD_LOGIC;
  signal cpll_cal_state2_carry_n_7 : STD_LOGIC;
  signal \cpll_cal_state2_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal \cpll_cal_state2_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \cpll_cal_state2_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \cpll_cal_state2_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal \cpll_cal_state2_inferred__0/i__carry_n_4\ : STD_LOGIC;
  signal \cpll_cal_state2_inferred__0/i__carry_n_5\ : STD_LOGIC;
  signal \cpll_cal_state2_inferred__0/i__carry_n_6\ : STD_LOGIC;
  signal \cpll_cal_state2_inferred__0/i__carry_n_7\ : STD_LOGIC;
  signal \cpll_cal_state[12]_i_2_n_0\ : STD_LOGIC;
  signal \cpll_cal_state[13]_i_2_n_0\ : STD_LOGIC;
  signal \cpll_cal_state[13]_i_4_n_0\ : STD_LOGIC;
  signal \cpll_cal_state[13]_i_6_n_0\ : STD_LOGIC;
  signal \cpll_cal_state[14]_i_10_n_0\ : STD_LOGIC;
  signal \cpll_cal_state[14]_i_3_n_0\ : STD_LOGIC;
  signal \cpll_cal_state[14]_i_4_n_0\ : STD_LOGIC;
  signal \cpll_cal_state[14]_i_5_n_0\ : STD_LOGIC;
  signal \cpll_cal_state[14]_i_6_n_0\ : STD_LOGIC;
  signal \cpll_cal_state[14]_i_7_n_0\ : STD_LOGIC;
  signal \cpll_cal_state[14]_i_8_n_0\ : STD_LOGIC;
  signal \cpll_cal_state[14]_i_9_n_0\ : STD_LOGIC;
  signal \cpll_cal_state[16]_i_2_n_0\ : STD_LOGIC;
  signal \cpll_cal_state[17]_i_2_n_0\ : STD_LOGIC;
  signal \cpll_cal_state[18]_i_2_n_0\ : STD_LOGIC;
  signal \cpll_cal_state[18]_i_3_n_0\ : STD_LOGIC;
  signal \cpll_cal_state[19]_i_2_n_0\ : STD_LOGIC;
  signal \cpll_cal_state[19]_i_3_n_0\ : STD_LOGIC;
  signal \cpll_cal_state[20]_i_2_n_0\ : STD_LOGIC;
  signal \cpll_cal_state[20]_i_3_n_0\ : STD_LOGIC;
  signal \cpll_cal_state[20]_i_4_n_0\ : STD_LOGIC;
  signal \cpll_cal_state[21]_i_3_n_0\ : STD_LOGIC;
  signal \cpll_cal_state[23]_i_2_n_0\ : STD_LOGIC;
  signal \cpll_cal_state[23]_i_3_n_0\ : STD_LOGIC;
  signal \cpll_cal_state[23]_i_4_n_0\ : STD_LOGIC;
  signal \cpll_cal_state[23]_i_5_n_0\ : STD_LOGIC;
  signal \cpll_cal_state[23]_i_6_n_0\ : STD_LOGIC;
  signal \cpll_cal_state[23]_i_7_n_0\ : STD_LOGIC;
  signal \cpll_cal_state[23]_i_8_n_0\ : STD_LOGIC;
  signal \cpll_cal_state[27]_i_2_n_0\ : STD_LOGIC;
  signal \cpll_cal_state[29]_i_2_n_0\ : STD_LOGIC;
  signal \cpll_cal_state[29]_i_4_n_0\ : STD_LOGIC;
  signal \cpll_cal_state[29]_i_5_n_0\ : STD_LOGIC;
  signal \cpll_cal_state[29]_i_6_n_0\ : STD_LOGIC;
  signal \cpll_cal_state[30]_i_2_n_0\ : STD_LOGIC;
  signal \cpll_cal_state[31]_i_2_n_0\ : STD_LOGIC;
  signal \cpll_cal_state[31]_i_5_n_0\ : STD_LOGIC;
  signal \cpll_cal_state[5]_i_2_n_0\ : STD_LOGIC;
  signal \cpll_cal_state[5]_i_3_n_0\ : STD_LOGIC;
  signal \cpll_cal_state[6]_i_2_n_0\ : STD_LOGIC;
  signal \cpll_cal_state[7]_i_1_n_0\ : STD_LOGIC;
  signal \cpll_cal_state[8]_i_2_n_0\ : STD_LOGIC;
  signal \cpll_cal_state[9]_i_1_n_0\ : STD_LOGIC;
  signal \cpll_cal_state[9]_i_2_n_0\ : STD_LOGIC;
  signal \^cpll_cal_state_reg[0]_0\ : STD_LOGIC;
  signal \^cpll_cal_state_reg[11]_0\ : STD_LOGIC;
  signal \^cpll_cal_state_reg[13]_0\ : STD_LOGIC;
  signal \^cpll_cal_state_reg[25]_0\ : STD_LOGIC;
  signal \^cpll_cal_state_reg[5]_0\ : STD_LOGIC;
  signal \^cpll_cal_state_reg[8]_0\ : STD_LOGIC;
  signal \^cpll_cal_state_reg[8]_1\ : STD_LOGIC;
  signal \cpll_cal_state_reg_n_0_[12]\ : STD_LOGIC;
  signal \cpll_cal_state_reg_n_0_[27]\ : STD_LOGIC;
  signal \cpll_cal_state_reg_n_0_[29]\ : STD_LOGIC;
  signal cpllreset_int_i_3_n_0 : STD_LOGIC;
  signal daddr0_in : STD_LOGIC_VECTOR ( 5 downto 1 );
  signal \daddr[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \daddr[5]_i_2_n_0\ : STD_LOGIC;
  signal \daddr[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \daddr[6]_i_2_n_0\ : STD_LOGIC;
  signal \daddr[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \daddr[7]_i_2_n_0\ : STD_LOGIC;
  signal data2 : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal di_msk : STD_LOGIC_VECTOR ( 15 downto 10 );
  signal \di_msk[0]_i_1_n_0\ : STD_LOGIC;
  signal \di_msk[0]_i_2_n_0\ : STD_LOGIC;
  signal \di_msk[10]_i_2_n_0\ : STD_LOGIC;
  signal \di_msk[10]_i_3_n_0\ : STD_LOGIC;
  signal \di_msk[11]_i_2_n_0\ : STD_LOGIC;
  signal \di_msk[11]_i_3_n_0\ : STD_LOGIC;
  signal \di_msk[11]_i_4_n_0\ : STD_LOGIC;
  signal \di_msk[12]_i_1_n_0\ : STD_LOGIC;
  signal \di_msk[12]_i_2_n_0\ : STD_LOGIC;
  signal \di_msk[12]_i_3_n_0\ : STD_LOGIC;
  signal \di_msk[13]_i_1_n_0\ : STD_LOGIC;
  signal \di_msk[13]_i_2_n_0\ : STD_LOGIC;
  signal \di_msk[13]_i_3_n_0\ : STD_LOGIC;
  signal \di_msk[14]_i_1_n_0\ : STD_LOGIC;
  signal \di_msk[14]_i_2_n_0\ : STD_LOGIC;
  signal \di_msk[14]_i_3_n_0\ : STD_LOGIC;
  signal \di_msk[14]_i_4_n_0\ : STD_LOGIC;
  signal \di_msk[15]_i_1_n_0\ : STD_LOGIC;
  signal \di_msk[15]_i_5_n_0\ : STD_LOGIC;
  signal \di_msk[1]_i_1_n_0\ : STD_LOGIC;
  signal \di_msk[1]_i_2_n_0\ : STD_LOGIC;
  signal \di_msk[1]_i_3_n_0\ : STD_LOGIC;
  signal \di_msk[2]_i_1_n_0\ : STD_LOGIC;
  signal \di_msk[2]_i_2_n_0\ : STD_LOGIC;
  signal \di_msk[3]_i_1_n_0\ : STD_LOGIC;
  signal \di_msk[3]_i_2_n_0\ : STD_LOGIC;
  signal \di_msk[4]_i_1_n_0\ : STD_LOGIC;
  signal \di_msk[4]_i_2_n_0\ : STD_LOGIC;
  signal \di_msk[5]_i_1_n_0\ : STD_LOGIC;
  signal \di_msk[5]_i_2_n_0\ : STD_LOGIC;
  signal \di_msk[5]_i_3_n_0\ : STD_LOGIC;
  signal \di_msk[6]_i_1_n_0\ : STD_LOGIC;
  signal \di_msk[6]_i_2_n_0\ : STD_LOGIC;
  signal \di_msk[6]_i_3_n_0\ : STD_LOGIC;
  signal \di_msk[7]_i_1_n_0\ : STD_LOGIC;
  signal \di_msk[7]_i_2_n_0\ : STD_LOGIC;
  signal \di_msk[8]_i_1_n_0\ : STD_LOGIC;
  signal \di_msk[8]_i_2_n_0\ : STD_LOGIC;
  signal \di_msk[9]_i_1_n_0\ : STD_LOGIC;
  signal \di_msk[9]_i_2_n_0\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[0]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[10]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[11]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[12]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[13]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[14]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[15]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[1]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[2]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[3]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[4]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[5]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[6]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[7]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[8]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[9]\ : STD_LOGIC;
  signal drp_state : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \drp_state[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \drp_state[0]_i_3_n_0\ : STD_LOGIC;
  signal \drp_state[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \drp_state[5]_i_2_n_0\ : STD_LOGIC;
  signal \drp_state[6]_i_2_n_0\ : STD_LOGIC;
  signal \^drp_state_reg[6]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \drp_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \drp_state_reg_n_0_[3]\ : STD_LOGIC;
  signal freq_counter_rst_i_4_n_0 : STD_LOGIC;
  signal freq_counter_rst_i_5_n_0 : STD_LOGIC;
  signal freq_counter_rst_i_6_n_0 : STD_LOGIC;
  signal \^lopt\ : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
  signal \^mask_user_in_reg_0\ : STD_LOGIC;
  signal p_0_in0_in : STD_LOGIC;
  signal p_0_in3_in : STD_LOGIC;
  signal p_0_in7_in : STD_LOGIC;
  signal p_0_in_0 : STD_LOGIC;
  signal p_11_in : STD_LOGIC;
  signal p_12_in : STD_LOGIC;
  signal p_14_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal p_1_in5_in : STD_LOGIC;
  signal p_25_in : STD_LOGIC;
  signal p_29_in : STD_LOGIC;
  signal p_2_in : STD_LOGIC;
  signal p_2_in1_in : STD_LOGIC;
  signal p_2_in8_in : STD_LOGIC;
  signal p_3_in9_in : STD_LOGIC;
  signal \progclk_sel_store[14]_i_1_n_0\ : STD_LOGIC;
  signal \progclk_sel_store[14]_i_2_n_0\ : STD_LOGIC;
  signal \progclk_sel_store_reg_n_0_[0]\ : STD_LOGIC;
  signal \progclk_sel_store_reg_n_0_[10]\ : STD_LOGIC;
  signal \progclk_sel_store_reg_n_0_[11]\ : STD_LOGIC;
  signal \progclk_sel_store_reg_n_0_[12]\ : STD_LOGIC;
  signal \progclk_sel_store_reg_n_0_[13]\ : STD_LOGIC;
  signal \progclk_sel_store_reg_n_0_[14]\ : STD_LOGIC;
  signal \progclk_sel_store_reg_n_0_[1]\ : STD_LOGIC;
  signal \progclk_sel_store_reg_n_0_[2]\ : STD_LOGIC;
  signal \progclk_sel_store_reg_n_0_[3]\ : STD_LOGIC;
  signal \progclk_sel_store_reg_n_0_[4]\ : STD_LOGIC;
  signal \progclk_sel_store_reg_n_0_[5]\ : STD_LOGIC;
  signal \progclk_sel_store_reg_n_0_[6]\ : STD_LOGIC;
  signal \progclk_sel_store_reg_n_0_[7]\ : STD_LOGIC;
  signal \progclk_sel_store_reg_n_0_[8]\ : STD_LOGIC;
  signal \progclk_sel_store_reg_n_0_[9]\ : STD_LOGIC;
  signal progdiv_cfg_store : STD_LOGIC_VECTOR ( 15 to 15 );
  signal \progdiv_cfg_store[15]_i_1_n_0\ : STD_LOGIC;
  signal \progdiv_cfg_store[15]_i_3_n_0\ : STD_LOGIC;
  signal \progdiv_cfg_store[15]_i_4_n_0\ : STD_LOGIC;
  signal \progdiv_cfg_store[15]_i_5_n_0\ : STD_LOGIC;
  signal \progdiv_cfg_store_reg_n_0_[0]\ : STD_LOGIC;
  signal \progdiv_cfg_store_reg_n_0_[10]\ : STD_LOGIC;
  signal \progdiv_cfg_store_reg_n_0_[11]\ : STD_LOGIC;
  signal \progdiv_cfg_store_reg_n_0_[12]\ : STD_LOGIC;
  signal \progdiv_cfg_store_reg_n_0_[13]\ : STD_LOGIC;
  signal \progdiv_cfg_store_reg_n_0_[14]\ : STD_LOGIC;
  signal \progdiv_cfg_store_reg_n_0_[15]\ : STD_LOGIC;
  signal \progdiv_cfg_store_reg_n_0_[1]\ : STD_LOGIC;
  signal \progdiv_cfg_store_reg_n_0_[2]\ : STD_LOGIC;
  signal \progdiv_cfg_store_reg_n_0_[3]\ : STD_LOGIC;
  signal \progdiv_cfg_store_reg_n_0_[4]\ : STD_LOGIC;
  signal \progdiv_cfg_store_reg_n_0_[5]\ : STD_LOGIC;
  signal \progdiv_cfg_store_reg_n_0_[6]\ : STD_LOGIC;
  signal \progdiv_cfg_store_reg_n_0_[7]\ : STD_LOGIC;
  signal \progdiv_cfg_store_reg_n_0_[8]\ : STD_LOGIC;
  signal \progdiv_cfg_store_reg_n_0_[9]\ : STD_LOGIC;
  signal \^rd_reg_0\ : STD_LOGIC;
  signal \repeat_ctr[0]_i_1_n_0\ : STD_LOGIC;
  signal \repeat_ctr[1]_i_1_n_0\ : STD_LOGIC;
  signal \repeat_ctr[2]_i_1_n_0\ : STD_LOGIC;
  signal \repeat_ctr[3]_i_2_n_0\ : STD_LOGIC;
  signal \repeat_ctr[3]_i_3_n_0\ : STD_LOGIC;
  signal \repeat_ctr_reg_n_0_[0]\ : STD_LOGIC;
  signal \repeat_ctr_reg_n_0_[1]\ : STD_LOGIC;
  signal \repeat_ctr_reg_n_0_[2]\ : STD_LOGIC;
  signal \repeat_ctr_reg_n_0_[3]\ : STD_LOGIC;
  signal \^status_store_reg_0\ : STD_LOGIC;
  signal txoutclkmon : STD_LOGIC;
  signal txoutclksel_int : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \txoutclksel_int[2]_i_1_n_0\ : STD_LOGIC;
  signal \^txprogdivreset_int\ : STD_LOGIC;
  signal \wait_ctr0_carry__0_n_0\ : STD_LOGIC;
  signal \wait_ctr0_carry__0_n_1\ : STD_LOGIC;
  signal \wait_ctr0_carry__0_n_10\ : STD_LOGIC;
  signal \wait_ctr0_carry__0_n_11\ : STD_LOGIC;
  signal \wait_ctr0_carry__0_n_12\ : STD_LOGIC;
  signal \wait_ctr0_carry__0_n_13\ : STD_LOGIC;
  signal \wait_ctr0_carry__0_n_14\ : STD_LOGIC;
  signal \wait_ctr0_carry__0_n_15\ : STD_LOGIC;
  signal \wait_ctr0_carry__0_n_2\ : STD_LOGIC;
  signal \wait_ctr0_carry__0_n_3\ : STD_LOGIC;
  signal \wait_ctr0_carry__0_n_4\ : STD_LOGIC;
  signal \wait_ctr0_carry__0_n_5\ : STD_LOGIC;
  signal \wait_ctr0_carry__0_n_6\ : STD_LOGIC;
  signal \wait_ctr0_carry__0_n_7\ : STD_LOGIC;
  signal \wait_ctr0_carry__0_n_8\ : STD_LOGIC;
  signal \wait_ctr0_carry__0_n_9\ : STD_LOGIC;
  signal \wait_ctr0_carry__1_n_1\ : STD_LOGIC;
  signal \wait_ctr0_carry__1_n_10\ : STD_LOGIC;
  signal \wait_ctr0_carry__1_n_11\ : STD_LOGIC;
  signal \wait_ctr0_carry__1_n_12\ : STD_LOGIC;
  signal \wait_ctr0_carry__1_n_13\ : STD_LOGIC;
  signal \wait_ctr0_carry__1_n_14\ : STD_LOGIC;
  signal \wait_ctr0_carry__1_n_15\ : STD_LOGIC;
  signal \wait_ctr0_carry__1_n_2\ : STD_LOGIC;
  signal \wait_ctr0_carry__1_n_3\ : STD_LOGIC;
  signal \wait_ctr0_carry__1_n_4\ : STD_LOGIC;
  signal \wait_ctr0_carry__1_n_5\ : STD_LOGIC;
  signal \wait_ctr0_carry__1_n_6\ : STD_LOGIC;
  signal \wait_ctr0_carry__1_n_7\ : STD_LOGIC;
  signal \wait_ctr0_carry__1_n_8\ : STD_LOGIC;
  signal \wait_ctr0_carry__1_n_9\ : STD_LOGIC;
  signal wait_ctr0_carry_n_0 : STD_LOGIC;
  signal wait_ctr0_carry_n_1 : STD_LOGIC;
  signal wait_ctr0_carry_n_10 : STD_LOGIC;
  signal wait_ctr0_carry_n_11 : STD_LOGIC;
  signal wait_ctr0_carry_n_12 : STD_LOGIC;
  signal wait_ctr0_carry_n_13 : STD_LOGIC;
  signal wait_ctr0_carry_n_14 : STD_LOGIC;
  signal wait_ctr0_carry_n_15 : STD_LOGIC;
  signal wait_ctr0_carry_n_2 : STD_LOGIC;
  signal wait_ctr0_carry_n_3 : STD_LOGIC;
  signal wait_ctr0_carry_n_4 : STD_LOGIC;
  signal wait_ctr0_carry_n_5 : STD_LOGIC;
  signal wait_ctr0_carry_n_6 : STD_LOGIC;
  signal wait_ctr0_carry_n_7 : STD_LOGIC;
  signal wait_ctr0_carry_n_8 : STD_LOGIC;
  signal wait_ctr0_carry_n_9 : STD_LOGIC;
  signal \wait_ctr[0]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[10]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[11]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[12]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[13]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[14]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[15]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[16]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[17]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[18]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[19]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[1]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[20]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[21]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[22]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[23]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[24]_i_10_n_0\ : STD_LOGIC;
  signal \wait_ctr[24]_i_11_n_0\ : STD_LOGIC;
  signal \wait_ctr[24]_i_12_n_0\ : STD_LOGIC;
  signal \wait_ctr[24]_i_13_n_0\ : STD_LOGIC;
  signal \wait_ctr[24]_i_14_n_0\ : STD_LOGIC;
  signal \wait_ctr[24]_i_15_n_0\ : STD_LOGIC;
  signal \wait_ctr[24]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[24]_i_2_n_0\ : STD_LOGIC;
  signal \wait_ctr[24]_i_3_n_0\ : STD_LOGIC;
  signal \wait_ctr[24]_i_4_n_0\ : STD_LOGIC;
  signal \wait_ctr[24]_i_6_n_0\ : STD_LOGIC;
  signal \wait_ctr[24]_i_8_n_0\ : STD_LOGIC;
  signal \wait_ctr[24]_i_9_n_0\ : STD_LOGIC;
  signal \wait_ctr[2]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[3]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[4]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[5]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[6]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[7]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[8]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[9]_i_1_n_0\ : STD_LOGIC;
  signal \^wait_ctr_reg[11]_0\ : STD_LOGIC;
  signal \^wait_ctr_reg[12]_0\ : STD_LOGIC;
  signal \^wait_ctr_reg[14]_0\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[0]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[10]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[11]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[12]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[13]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[14]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[15]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[16]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[17]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[18]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[19]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[1]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[20]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[21]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[22]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[23]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[24]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[2]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[3]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[4]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[5]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[6]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[7]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[8]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[9]\ : STD_LOGIC;
  signal \^wr\ : STD_LOGIC;
  signal x0e1_store : STD_LOGIC;
  signal NLW_cpll_cal_state2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_cpll_cal_state2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_cpll_cal_state2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_cpll_cal_state2_inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_cpll_cal_state2_inferred__0/i__carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_cpll_cal_state2_inferred__0/i__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_wait_ctr0_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \addr_i[1]_i_2\ : label is "soft_lutpair470";
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of bufg_gt_txoutclkmon_inst : label is "PRIMITIVE";
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of bufg_gt_txoutclkmon_inst : label is "MLO";
  attribute SOFT_HLUTNM of cal_fail_store_i_8 : label is "soft_lutpair461";
  attribute SOFT_HLUTNM of \cpll_cal_state[10]_i_1\ : label is "soft_lutpair456";
  attribute SOFT_HLUTNM of \cpll_cal_state[12]_i_2\ : label is "soft_lutpair452";
  attribute SOFT_HLUTNM of \cpll_cal_state[13]_i_5\ : label is "soft_lutpair471";
  attribute SOFT_HLUTNM of \cpll_cal_state[13]_i_6\ : label is "soft_lutpair479";
  attribute SOFT_HLUTNM of \cpll_cal_state[14]_i_4\ : label is "soft_lutpair460";
  attribute SOFT_HLUTNM of \cpll_cal_state[14]_i_9\ : label is "soft_lutpair458";
  attribute SOFT_HLUTNM of \cpll_cal_state[18]_i_2\ : label is "soft_lutpair469";
  attribute SOFT_HLUTNM of \cpll_cal_state[18]_i_3\ : label is "soft_lutpair454";
  attribute SOFT_HLUTNM of \cpll_cal_state[19]_i_2\ : label is "soft_lutpair463";
  attribute SOFT_HLUTNM of \cpll_cal_state[19]_i_3\ : label is "soft_lutpair490";
  attribute SOFT_HLUTNM of \cpll_cal_state[1]_i_1\ : label is "soft_lutpair491";
  attribute SOFT_HLUTNM of \cpll_cal_state[20]_i_4\ : label is "soft_lutpair462";
  attribute SOFT_HLUTNM of \cpll_cal_state[21]_i_3\ : label is "soft_lutpair463";
  attribute SOFT_HLUTNM of \cpll_cal_state[23]_i_3\ : label is "soft_lutpair454";
  attribute SOFT_HLUTNM of \cpll_cal_state[23]_i_4\ : label is "soft_lutpair489";
  attribute SOFT_HLUTNM of \cpll_cal_state[23]_i_7\ : label is "soft_lutpair452";
  attribute SOFT_HLUTNM of \cpll_cal_state[23]_i_8\ : label is "soft_lutpair460";
  attribute SOFT_HLUTNM of \cpll_cal_state[25]_i_1\ : label is "soft_lutpair459";
  attribute SOFT_HLUTNM of \cpll_cal_state[27]_i_2\ : label is "soft_lutpair455";
  attribute SOFT_HLUTNM of \cpll_cal_state[29]_i_4\ : label is "soft_lutpair490";
  attribute SOFT_HLUTNM of \cpll_cal_state[2]_i_1\ : label is "soft_lutpair491";
  attribute SOFT_HLUTNM of \cpll_cal_state[31]_i_4\ : label is "soft_lutpair459";
  attribute SOFT_HLUTNM of \cpll_cal_state[5]_i_2\ : label is "soft_lutpair485";
  attribute SOFT_HLUTNM of \cpll_cal_state[5]_i_3\ : label is "soft_lutpair455";
  attribute SOFT_HLUTNM of \cpll_cal_state[6]_i_2\ : label is "soft_lutpair470";
  attribute SOFT_HLUTNM of cpllreset_int_i_2 : label is "soft_lutpair471";
  attribute SOFT_HLUTNM of \daddr[1]_i_1__0\ : label is "soft_lutpair457";
  attribute SOFT_HLUTNM of \daddr[2]_i_1__0\ : label is "soft_lutpair468";
  attribute SOFT_HLUTNM of \daddr[4]_i_1__0\ : label is "soft_lutpair457";
  attribute SOFT_HLUTNM of \daddr[5]_i_2\ : label is "soft_lutpair468";
  attribute SOFT_HLUTNM of \di_msk[11]_i_3\ : label is "soft_lutpair487";
  attribute SOFT_HLUTNM of \di_msk[13]_i_3\ : label is "soft_lutpair487";
  attribute SOFT_HLUTNM of \di_msk[14]_i_3\ : label is "soft_lutpair467";
  attribute SOFT_HLUTNM of \di_msk[15]_i_3\ : label is "soft_lutpair466";
  attribute SOFT_HLUTNM of \di_msk[15]_i_4\ : label is "soft_lutpair467";
  attribute SOFT_HLUTNM of \di_msk[15]_i_5\ : label is "soft_lutpair466";
  attribute SOFT_HLUTNM of \drp_state[0]_i_3\ : label is "soft_lutpair486";
  attribute SOFT_HLUTNM of \drp_state[1]_i_1\ : label is "soft_lutpair488";
  attribute SOFT_HLUTNM of \drp_state[2]_i_1__0\ : label is "soft_lutpair464";
  attribute SOFT_HLUTNM of \drp_state[3]_i_1\ : label is "soft_lutpair464";
  attribute SOFT_HLUTNM of \drp_state[5]_i_2\ : label is "soft_lutpair486";
  attribute SOFT_HLUTNM of \drp_state[6]_i_1__0\ : label is "soft_lutpair488";
  attribute SOFT_HLUTNM of freq_counter_rst_i_6 : label is "soft_lutpair453";
  attribute SOFT_HLUTNM of \progdiv_cfg_store[15]_i_4\ : label is "soft_lutpair461";
  attribute SOFT_HLUTNM of \progdiv_cfg_store[15]_i_5\ : label is "soft_lutpair456";
  attribute SOFT_HLUTNM of \repeat_ctr[1]_i_1\ : label is "soft_lutpair489";
  attribute SOFT_HLUTNM of \repeat_ctr[2]_i_1\ : label is "soft_lutpair479";
  attribute SOFT_HLUTNM of \repeat_ctr[3]_i_2\ : label is "soft_lutpair465";
  attribute SOFT_HLUTNM of \repeat_ctr[3]_i_3\ : label is "soft_lutpair465";
  attribute SOFT_HLUTNM of status_store_i_2 : label is "soft_lutpair485";
  attribute SOFT_HLUTNM of \wait_ctr[0]_i_1\ : label is "soft_lutpair472";
  attribute SOFT_HLUTNM of \wait_ctr[10]_i_1\ : label is "soft_lutpair481";
  attribute SOFT_HLUTNM of \wait_ctr[11]_i_1\ : label is "soft_lutpair482";
  attribute SOFT_HLUTNM of \wait_ctr[12]_i_1\ : label is "soft_lutpair483";
  attribute SOFT_HLUTNM of \wait_ctr[13]_i_1\ : label is "soft_lutpair484";
  attribute SOFT_HLUTNM of \wait_ctr[14]_i_1\ : label is "soft_lutpair472";
  attribute SOFT_HLUTNM of \wait_ctr[16]_i_1\ : label is "soft_lutpair484";
  attribute SOFT_HLUTNM of \wait_ctr[17]_i_1\ : label is "soft_lutpair483";
  attribute SOFT_HLUTNM of \wait_ctr[18]_i_1\ : label is "soft_lutpair482";
  attribute SOFT_HLUTNM of \wait_ctr[19]_i_1\ : label is "soft_lutpair481";
  attribute SOFT_HLUTNM of \wait_ctr[1]_i_1\ : label is "soft_lutpair473";
  attribute SOFT_HLUTNM of \wait_ctr[20]_i_1\ : label is "soft_lutpair480";
  attribute SOFT_HLUTNM of \wait_ctr[21]_i_1\ : label is "soft_lutpair478";
  attribute SOFT_HLUTNM of \wait_ctr[22]_i_1\ : label is "soft_lutpair477";
  attribute SOFT_HLUTNM of \wait_ctr[23]_i_1\ : label is "soft_lutpair475";
  attribute SOFT_HLUTNM of \wait_ctr[24]_i_12\ : label is "soft_lutpair458";
  attribute SOFT_HLUTNM of \wait_ctr[24]_i_3\ : label is "soft_lutpair473";
  attribute SOFT_HLUTNM of \wait_ctr[24]_i_4\ : label is "soft_lutpair462";
  attribute SOFT_HLUTNM of \wait_ctr[24]_i_5\ : label is "soft_lutpair453";
  attribute SOFT_HLUTNM of \wait_ctr[24]_i_6\ : label is "soft_lutpair469";
  attribute SOFT_HLUTNM of \wait_ctr[2]_i_1\ : label is "soft_lutpair474";
  attribute SOFT_HLUTNM of \wait_ctr[3]_i_1\ : label is "soft_lutpair475";
  attribute SOFT_HLUTNM of \wait_ctr[4]_i_1\ : label is "soft_lutpair476";
  attribute SOFT_HLUTNM of \wait_ctr[5]_i_1\ : label is "soft_lutpair474";
  attribute SOFT_HLUTNM of \wait_ctr[6]_i_1\ : label is "soft_lutpair476";
  attribute SOFT_HLUTNM of \wait_ctr[7]_i_1\ : label is "soft_lutpair477";
  attribute SOFT_HLUTNM of \wait_ctr[8]_i_1\ : label is "soft_lutpair478";
  attribute SOFT_HLUTNM of \wait_ctr[9]_i_1\ : label is "soft_lutpair480";
begin
  AR(0) <= \^ar\(0);
  Q(13 downto 0) <= \^q\(13 downto 0);
  USER_CPLLLOCK_OUT_reg_0 <= \^user_cplllock_out_reg_0\;
  \^lopt\ <= lopt_1;
  \^lopt_1\ <= lopt_2;
  cal_fail_store_reg_0 <= \^cal_fail_store_reg_0\;
  \cpll_cal_state_reg[0]_0\ <= \^cpll_cal_state_reg[0]_0\;
  \cpll_cal_state_reg[11]_0\ <= \^cpll_cal_state_reg[11]_0\;
  \cpll_cal_state_reg[13]_0\ <= \^cpll_cal_state_reg[13]_0\;
  \cpll_cal_state_reg[25]_0\ <= \^cpll_cal_state_reg[25]_0\;
  \cpll_cal_state_reg[5]_0\ <= \^cpll_cal_state_reg[5]_0\;
  \cpll_cal_state_reg[8]_0\ <= \^cpll_cal_state_reg[8]_0\;
  \cpll_cal_state_reg[8]_1\ <= \^cpll_cal_state_reg[8]_1\;
  \drp_state_reg[6]_0\(4 downto 0) <= \^drp_state_reg[6]_0\(4 downto 0);
  lopt <= \<const1>\;
  mask_user_in_reg_0 <= \^mask_user_in_reg_0\;
  rd_reg_0 <= \^rd_reg_0\;
  status_store_reg_0 <= \^status_store_reg_0\;
  txprogdivreset_int <= \^txprogdivreset_int\;
  \wait_ctr_reg[11]_0\ <= \^wait_ctr_reg[11]_0\;
  \wait_ctr_reg[12]_0\ <= \^wait_ctr_reg[12]_0\;
  \wait_ctr_reg[14]_0\ <= \^wait_ctr_reg[14]_0\;
  wr <= \^wr\;
USER_CPLLLOCK_OUT_reg: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => '1',
      D => bit_synchronizer_cplllock_inst_n_1,
      Q => \^user_cplllock_out_reg_0\,
      R => '0'
    );
USER_TXPRGDIVRESETDONE_OUT_reg: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => '1',
      D => USER_TXPRGDIVRESETDONE_OUT_reg_0,
      Q => txprgdivresetdone_out(0),
      R => '0'
    );
U_TXOUTCLK_FREQ_COUNTER: entity work.quadsgmii_0_TEST_gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_freq_counter
     port map (
      AS(0) => \^ar\(0),
      CO(0) => cpll_cal_state2,
      D(2 downto 1) => cpll_cal_state(21 downto 20),
      D(0) => cpll_cal_state(13),
      DI(5) => U_TXOUTCLK_FREQ_COUNTER_n_21,
      DI(4) => U_TXOUTCLK_FREQ_COUNTER_n_22,
      DI(3) => U_TXOUTCLK_FREQ_COUNTER_n_23,
      DI(2) => U_TXOUTCLK_FREQ_COUNTER_n_24,
      DI(1) => U_TXOUTCLK_FREQ_COUNTER_n_25,
      DI(0) => U_TXOUTCLK_FREQ_COUNTER_n_26,
      Q(3) => p_2_in8_in,
      Q(2) => p_11_in,
      Q(1) => \cpll_cal_state_reg_n_0_[12]\,
      Q(0) => \^q\(0),
      S(7) => U_TXOUTCLK_FREQ_COUNTER_n_1,
      S(6) => U_TXOUTCLK_FREQ_COUNTER_n_2,
      S(5) => U_TXOUTCLK_FREQ_COUNTER_n_3,
      S(4) => U_TXOUTCLK_FREQ_COUNTER_n_4,
      S(3) => U_TXOUTCLK_FREQ_COUNTER_n_5,
      S(2) => U_TXOUTCLK_FREQ_COUNTER_n_6,
      S(1) => U_TXOUTCLK_FREQ_COUNTER_n_7,
      S(0) => U_TXOUTCLK_FREQ_COUNTER_n_8,
      cal_fail_store_reg => \repeat_ctr_reg_n_0_[3]\,
      cal_fail_store_reg_0 => \cpll_cal_state[13]_i_6_n_0\,
      cal_on_tx_reset_in_sync => cal_on_tx_reset_in_sync,
      \cpll_cal_state_reg[13]\ => \cpll_cal_state[13]_i_2_n_0\,
      \cpll_cal_state_reg[13]_0\ => \cpll_cal_state[13]_i_4_n_0\,
      \cpll_cal_state_reg[13]_1\ => \^cpll_cal_state_reg[13]_0\,
      \cpll_cal_state_reg[13]_2\ => \cpll_cal_state[23]_i_2_n_0\,
      \cpll_cal_state_reg[20]\ => \cpll_cal_state[20]_i_2_n_0\,
      \cpll_cal_state_reg[20]_0\ => \cpll_cal_state[20]_i_3_n_0\,
      \cpll_cal_state_reg[20]_1\ => \cpll_cal_state[20]_i_4_n_0\,
      \cpll_cal_state_reg[20]_2\ => bit_synchronizer_txprgdivresetdone_inst_n_6,
      \cpll_cal_state_reg[21]\(0) => \^drp_state_reg[6]_0\(4),
      \cpll_cal_state_reg[21]_0\ => \cpll_cal_state[21]_i_3_n_0\,
      \cpll_cal_state_reg[21]_1\ => \repeat_ctr_reg_n_0_[1]\,
      \cpll_cal_state_reg[21]_2\ => \repeat_ctr_reg_n_0_[0]\,
      \cpll_cal_state_reg[21]_3\ => \repeat_ctr_reg_n_0_[2]\,
      drpclk_in(0) => drpclk_in(0),
      \freq_cnt_o_reg[14]_0\(7) => U_TXOUTCLK_FREQ_COUNTER_n_13,
      \freq_cnt_o_reg[14]_0\(6) => U_TXOUTCLK_FREQ_COUNTER_n_14,
      \freq_cnt_o_reg[14]_0\(5) => U_TXOUTCLK_FREQ_COUNTER_n_15,
      \freq_cnt_o_reg[14]_0\(4) => U_TXOUTCLK_FREQ_COUNTER_n_16,
      \freq_cnt_o_reg[14]_0\(3) => U_TXOUTCLK_FREQ_COUNTER_n_17,
      \freq_cnt_o_reg[14]_0\(2) => U_TXOUTCLK_FREQ_COUNTER_n_18,
      \freq_cnt_o_reg[14]_0\(1) => U_TXOUTCLK_FREQ_COUNTER_n_19,
      \freq_cnt_o_reg[14]_0\(0) => U_TXOUTCLK_FREQ_COUNTER_n_20,
      \freq_cnt_o_reg[15]_0\(6) => U_TXOUTCLK_FREQ_COUNTER_n_27,
      \freq_cnt_o_reg[15]_0\(5) => U_TXOUTCLK_FREQ_COUNTER_n_28,
      \freq_cnt_o_reg[15]_0\(4) => U_TXOUTCLK_FREQ_COUNTER_n_29,
      \freq_cnt_o_reg[15]_0\(3) => U_TXOUTCLK_FREQ_COUNTER_n_30,
      \freq_cnt_o_reg[15]_0\(2) => U_TXOUTCLK_FREQ_COUNTER_n_31,
      \freq_cnt_o_reg[15]_0\(1) => U_TXOUTCLK_FREQ_COUNTER_n_32,
      \freq_cnt_o_reg[15]_0\(0) => U_TXOUTCLK_FREQ_COUNTER_n_33,
      \freq_cnt_o_reg[16]_0\(0) => U_TXOUTCLK_FREQ_COUNTER_n_35,
      \freq_cnt_o_reg[16]_1\(0) => U_TXOUTCLK_FREQ_COUNTER_n_36,
      \freq_cnt_o_reg[17]_0\(0) => U_TXOUTCLK_FREQ_COUNTER_n_34,
      \repeat_ctr_reg[3]\ => \repeat_ctr_reg[3]_0\,
      \repeat_ctr_reg[3]_0\(0) => cpll_cal_state26_in,
      \repeat_ctr_reg[3]_1\ => \repeat_ctr[3]_i_3_n_0\,
      rst_in_out_reg => U_TXOUTCLK_FREQ_COUNTER_n_0,
      txoutclkmon => txoutclkmon
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
\addr_i[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF40010000"
    )
        port map (
      I0 => \^cpll_cal_state_reg[0]_0\,
      I1 => drpaddr_in(5),
      I2 => drpaddr_in(1),
      I3 => drpaddr_in(4),
      I4 => \addr_i_reg[6]\,
      I5 => drpaddr_in(0),
      O => \cpll_cal_state_reg[0]_3\
    );
\addr_i[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => drpaddr_in(0),
      I1 => \^q\(0),
      I2 => \^q\(13),
      I3 => drpwe_in(0),
      O => \^cpll_cal_state_reg[0]_0\
    );
\addr_i[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => drpaddr_in(2),
      I1 => \addr_i[2]_i_3_n_0\,
      O => i_in_out_reg_0(0)
    );
\addr_i[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00008002"
    )
        port map (
      I0 => \addr_i_reg[6]\,
      I1 => drpaddr_in(4),
      I2 => drpaddr_in(1),
      I3 => drpaddr_in(5),
      I4 => \^cpll_cal_state_reg[0]_0\,
      I5 => drprst_in_sync,
      O => \addr_i[2]_i_3_n_0\
    );
\addr_i[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFD00000000"
    )
        port map (
      I0 => \addr_i_reg[6]\,
      I1 => drpaddr_in(1),
      I2 => drpaddr_in(5),
      I3 => drpaddr_in(4),
      I4 => \^cpll_cal_state_reg[0]_0\,
      I5 => drpaddr_in(3),
      O => \cpll_cal_state_reg[0]_6\
    );
\addr_i[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCDCCCC"
    )
        port map (
      I0 => \^cpll_cal_state_reg[0]_0\,
      I1 => drpaddr_in(5),
      I2 => drpaddr_in(1),
      I3 => drpaddr_in(4),
      I4 => \addr_i_reg[6]\,
      O => \cpll_cal_state_reg[0]_2\
    );
\addr_i[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF40010000"
    )
        port map (
      I0 => \^cpll_cal_state_reg[0]_0\,
      I1 => drpaddr_in(5),
      I2 => drpaddr_in(1),
      I3 => drpaddr_in(4),
      I4 => \addr_i_reg[6]\,
      I5 => drpaddr_in(6),
      O => \cpll_cal_state_reg[0]_1\
    );
\addr_i[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000002"
    )
        port map (
      I0 => \addr_i_reg[6]\,
      I1 => drpaddr_in(1),
      I2 => drpaddr_in(5),
      I3 => drpaddr_in(4),
      I4 => \^cpll_cal_state_reg[0]_0\,
      I5 => drpaddr_in(7),
      O => \cpll_cal_state_reg[0]_5\
    );
bit_synchronizer_cplllock_inst: entity work.quadsgmii_0_TEST_gtwizard_ultrascale_v1_7_6_bit_synchronizer_24
     port map (
      GTHE4_CPLLLOCK_IN => GTHE4_CPLLLOCK_IN,
      Q(5) => \^q\(12),
      Q(4) => \cpll_cal_state_reg_n_0_[27]\,
      Q(3) => \^q\(9),
      Q(2) => p_2_in8_in,
      Q(1) => p_11_in,
      Q(0) => \^q\(0),
      USER_CPLLLOCK_OUT_reg => \^mask_user_in_reg_0\,
      cal_fail_store_reg => cal_fail_store_i_7_n_0,
      cal_on_tx_reset_in_sync => cal_on_tx_reset_in_sync,
      \cpll_cal_state_reg[0]\ => bit_synchronizer_cplllock_inst_n_1,
      \cpll_cal_state_reg[22]\ => \cpll_cal_state_reg[22]_0\,
      drpclk_in(0) => drpclk_in(0)
    );
bit_synchronizer_txoutclksel_inst0: entity work.quadsgmii_0_TEST_gtwizard_ultrascale_v1_7_6_bit_synchronizer_25
     port map (
      D(0) => bit_synchronizer_txoutclksel_inst0_n_0,
      drpclk_in(0) => drpclk_in(0),
      \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[0]\ => \^mask_user_in_reg_0\,
      txoutclksel_in(0) => txoutclksel_in(0),
      txoutclksel_int(0) => txoutclksel_int(2)
    );
bit_synchronizer_txoutclksel_inst1: entity work.quadsgmii_0_TEST_gtwizard_ultrascale_v1_7_6_bit_synchronizer_26
     port map (
      D(0) => bit_synchronizer_txoutclksel_inst1_n_0,
      drpclk_in(0) => drpclk_in(0),
      \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[1]\ => \^mask_user_in_reg_0\,
      txoutclksel_in(0) => txoutclksel_in(1)
    );
bit_synchronizer_txoutclksel_inst2: entity work.quadsgmii_0_TEST_gtwizard_ultrascale_v1_7_6_bit_synchronizer_27
     port map (
      D(0) => bit_synchronizer_txoutclksel_inst2_n_0,
      drpclk_in(0) => drpclk_in(0),
      \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2]\ => \^mask_user_in_reg_0\,
      txoutclksel_in(0) => txoutclksel_in(2),
      txoutclksel_int(0) => txoutclksel_int(2)
    );
bit_synchronizer_txprgdivresetdone_inst: entity work.quadsgmii_0_TEST_gtwizard_ultrascale_v1_7_6_bit_synchronizer_28
     port map (
      D(3 downto 1) => cpll_cal_state(31 downto 29),
      D(0) => cpll_cal_state(19),
      GTHE4_TXPRGDIVRESETDONE_IN => GTHE4_TXPRGDIVRESETDONE_IN,
      Q(13 downto 12) => \^q\(13 downto 12),
      Q(11) => \cpll_cal_state_reg_n_0_[29]\,
      Q(10) => \^q\(11),
      Q(9) => \cpll_cal_state_reg_n_0_[27]\,
      Q(8) => \^q\(10),
      Q(7) => p_3_in9_in,
      Q(6) => p_2_in1_in,
      Q(5) => p_2_in,
      Q(4) => p_12_in,
      Q(3) => \^q\(8),
      Q(2) => p_14_in,
      Q(1) => \^q\(7),
      Q(0) => \^q\(5),
      \cpll_cal_state_reg[14]\ => \cpll_cal_state_reg[14]_1\,
      \cpll_cal_state_reg[17]\ => bit_synchronizer_txprgdivresetdone_inst_n_6,
      \cpll_cal_state_reg[19]\ => \cpll_cal_state[19]_i_2_n_0\,
      \cpll_cal_state_reg[19]_0\ => \cpll_cal_state[19]_i_3_n_0\,
      \cpll_cal_state_reg[29]\ => \cpll_cal_state[29]_i_2_n_0\,
      \cpll_cal_state_reg[29]_0\ => \cpll_cal_state[29]_i_4_n_0\,
      \cpll_cal_state_reg[29]_1\ => \cpll_cal_state[27]_i_2_n_0\,
      \cpll_cal_state_reg[30]\ => \cpll_cal_state[31]_i_2_n_0\,
      \cpll_cal_state_reg[30]_0\ => \^cpll_cal_state_reg[25]_0\,
      \cpll_cal_state_reg[30]_1\ => \cpll_cal_state[30]_i_2_n_0\,
      \cpll_cal_state_reg[31]\ => \^cal_fail_store_reg_0\,
      drpclk_in(0) => drpclk_in(0),
      freq_counter_rst_reg => \wait_ctr[24]_i_10_n_0\,
      freq_counter_rst_reg_0 => freq_counter_rst_i_4_n_0,
      i_in_out_reg_0 => i_in_out_reg
    );
bit_synchronizer_txprogdivreset_inst: entity work.quadsgmii_0_TEST_gtwizard_ultrascale_v1_7_6_bit_synchronizer_29
     port map (
      drpclk_in(0) => drpclk_in(0),
      in0 => in0,
      \non_pcie_txoutclksel.GTHE4_TXPROGDIVRESET_OUT_reg\ => \^mask_user_in_reg_0\,
      txprogdivreset_int => \^txprogdivreset_int\,
      txprogdivreset_int_reg => bit_synchronizer_txprogdivreset_inst_n_0
    );
bufg_gt_txoutclkmon_inst: unisim.vcomponents.BUFG_GT
    generic map(
      SIM_DEVICE => "ULTRASCALE",
      STARTUP_SYNC => "FALSE"
    )
        port map (
      CE => \^lopt\,
      CEMASK => '1',
      CLR => \^lopt_1\,
      CLRMASK => '1',
      DIV(2 downto 0) => B"000",
      I => txoutclk_out(0),
      O => txoutclkmon
    );
cal_fail_store_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => \cpll_cal_state_reg_n_0_[27]\,
      I1 => cpll_cal_state26_in,
      I2 => cpll_cal_state2,
      O => \cpll_cal_state_reg[27]_0\
    );
cal_fail_store_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => p_0_in3_in,
      I1 => \^q\(3),
      I2 => p_25_in,
      I3 => p_1_in,
      I4 => cal_fail_store_i_8_n_0,
      I5 => \cpll_cal_state[20]_i_3_n_0\,
      O => \^cpll_cal_state_reg[8]_1\
    );
cal_fail_store_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \cpll_cal_state[27]_i_2_n_0\,
      I1 => p_1_in5_in,
      I2 => cal_on_tx_reset_in_sync,
      O => \^cpll_cal_state_reg[5]_0\
    );
cal_fail_store_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^q\(10),
      I1 => p_2_in,
      I2 => p_2_in1_in,
      I3 => p_3_in9_in,
      O => cal_fail_store_i_7_n_0
    );
cal_fail_store_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^q\(4),
      I1 => \cpll_cal_state_reg_n_0_[12]\,
      I2 => p_0_in0_in,
      I3 => p_0_in_0,
      O => cal_fail_store_i_8_n_0
    );
cal_fail_store_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cal_fail_store_reg_1,
      Q => \^cal_fail_store_reg_0\,
      R => '0'
    );
cpll_cal_state2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => cpll_cal_state2_carry_n_0,
      CO(6) => cpll_cal_state2_carry_n_1,
      CO(5) => cpll_cal_state2_carry_n_2,
      CO(4) => cpll_cal_state2_carry_n_3,
      CO(3) => cpll_cal_state2_carry_n_4,
      CO(2) => cpll_cal_state2_carry_n_5,
      CO(1) => cpll_cal_state2_carry_n_6,
      CO(0) => cpll_cal_state2_carry_n_7,
      DI(7) => '0',
      DI(6) => U_TXOUTCLK_FREQ_COUNTER_n_21,
      DI(5) => U_TXOUTCLK_FREQ_COUNTER_n_22,
      DI(4) => U_TXOUTCLK_FREQ_COUNTER_n_23,
      DI(3) => U_TXOUTCLK_FREQ_COUNTER_n_24,
      DI(2) => '0',
      DI(1) => U_TXOUTCLK_FREQ_COUNTER_n_25,
      DI(0) => U_TXOUTCLK_FREQ_COUNTER_n_26,
      O(7 downto 0) => NLW_cpll_cal_state2_carry_O_UNCONNECTED(7 downto 0),
      S(7) => U_TXOUTCLK_FREQ_COUNTER_n_13,
      S(6) => U_TXOUTCLK_FREQ_COUNTER_n_14,
      S(5) => U_TXOUTCLK_FREQ_COUNTER_n_15,
      S(4) => U_TXOUTCLK_FREQ_COUNTER_n_16,
      S(3) => U_TXOUTCLK_FREQ_COUNTER_n_17,
      S(2) => U_TXOUTCLK_FREQ_COUNTER_n_18,
      S(1) => U_TXOUTCLK_FREQ_COUNTER_n_19,
      S(0) => U_TXOUTCLK_FREQ_COUNTER_n_20
    );
\cpll_cal_state2_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => cpll_cal_state2_carry_n_0,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_cpll_cal_state2_carry__0_CO_UNCONNECTED\(7 downto 1),
      CO(0) => cpll_cal_state2,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \NLW_cpll_cal_state2_carry__0_O_UNCONNECTED\(7 downto 0),
      S(7 downto 1) => B"0000000",
      S(0) => U_TXOUTCLK_FREQ_COUNTER_n_36
    );
\cpll_cal_state2_inferred__0/i__carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => \cpll_cal_state2_inferred__0/i__carry_n_0\,
      CO(6) => \cpll_cal_state2_inferred__0/i__carry_n_1\,
      CO(5) => \cpll_cal_state2_inferred__0/i__carry_n_2\,
      CO(4) => \cpll_cal_state2_inferred__0/i__carry_n_3\,
      CO(3) => \cpll_cal_state2_inferred__0/i__carry_n_4\,
      CO(2) => \cpll_cal_state2_inferred__0/i__carry_n_5\,
      CO(1) => \cpll_cal_state2_inferred__0/i__carry_n_6\,
      CO(0) => \cpll_cal_state2_inferred__0/i__carry_n_7\,
      DI(7) => U_TXOUTCLK_FREQ_COUNTER_n_27,
      DI(6) => U_TXOUTCLK_FREQ_COUNTER_n_28,
      DI(5) => U_TXOUTCLK_FREQ_COUNTER_n_29,
      DI(4) => U_TXOUTCLK_FREQ_COUNTER_n_30,
      DI(3) => '0',
      DI(2) => U_TXOUTCLK_FREQ_COUNTER_n_31,
      DI(1) => U_TXOUTCLK_FREQ_COUNTER_n_32,
      DI(0) => U_TXOUTCLK_FREQ_COUNTER_n_33,
      O(7 downto 0) => \NLW_cpll_cal_state2_inferred__0/i__carry_O_UNCONNECTED\(7 downto 0),
      S(7) => U_TXOUTCLK_FREQ_COUNTER_n_1,
      S(6) => U_TXOUTCLK_FREQ_COUNTER_n_2,
      S(5) => U_TXOUTCLK_FREQ_COUNTER_n_3,
      S(4) => U_TXOUTCLK_FREQ_COUNTER_n_4,
      S(3) => U_TXOUTCLK_FREQ_COUNTER_n_5,
      S(2) => U_TXOUTCLK_FREQ_COUNTER_n_6,
      S(1) => U_TXOUTCLK_FREQ_COUNTER_n_7,
      S(0) => U_TXOUTCLK_FREQ_COUNTER_n_8
    );
\cpll_cal_state2_inferred__0/i__carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \cpll_cal_state2_inferred__0/i__carry_n_0\,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_cpll_cal_state2_inferred__0/i__carry__0_CO_UNCONNECTED\(7 downto 1),
      CO(0) => cpll_cal_state26_in,
      DI(7 downto 1) => B"0000000",
      DI(0) => U_TXOUTCLK_FREQ_COUNTER_n_34,
      O(7 downto 0) => \NLW_cpll_cal_state2_inferred__0/i__carry__0_O_UNCONNECTED\(7 downto 0),
      S(7 downto 1) => B"0000000",
      S(0) => U_TXOUTCLK_FREQ_COUNTER_n_35
    );
\cpll_cal_state[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20022000"
    )
        port map (
      I0 => \cpll_cal_state[12]_i_2_n_0\,
      I1 => p_0_in3_in,
      I2 => \^drp_state_reg[6]_0\(4),
      I3 => \^q\(3),
      I4 => p_0_in0_in,
      O => cpll_cal_state(10)
    );
\cpll_cal_state[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200000202000000"
    )
        port map (
      I0 => \cpll_cal_state[12]_i_2_n_0\,
      I1 => p_0_in3_in,
      I2 => \^q\(3),
      I3 => \^drp_state_reg[6]_0\(4),
      I4 => p_0_in0_in,
      I5 => p_0_in_0,
      O => cpll_cal_state(11)
    );
\cpll_cal_state[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \cpll_cal_state[12]_i_2_n_0\,
      I1 => \^drp_state_reg[6]_0\(4),
      I2 => \^q\(3),
      I3 => p_0_in_0,
      I4 => p_0_in3_in,
      I5 => p_0_in0_in,
      O => cpll_cal_state(12)
    );
\cpll_cal_state[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => p_1_in,
      I1 => p_1_in5_in,
      I2 => p_25_in,
      I3 => \cpll_cal_state[29]_i_6_n_0\,
      I4 => \cpll_cal_state[27]_i_2_n_0\,
      O => \cpll_cal_state[12]_i_2_n_0\
    );
\cpll_cal_state[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
        port map (
      I0 => \cpll_cal_state[20]_i_4_n_0\,
      I1 => \cpll_cal_state[29]_i_6_n_0\,
      I2 => p_12_in,
      I3 => p_14_in,
      I4 => \^q\(8),
      I5 => \cpll_cal_state[23]_i_8_n_0\,
      O => \cpll_cal_state[13]_i_2_n_0\
    );
\cpll_cal_state[13]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => p_1_in,
      I1 => p_1_in5_in,
      I2 => p_25_in,
      I3 => \^q\(3),
      I4 => p_0_in3_in,
      I5 => \^cpll_cal_state_reg[11]_0\,
      O => \cpll_cal_state[13]_i_4_n_0\
    );
\cpll_cal_state[13]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^wait_ctr_reg[11]_0\,
      O => \^cpll_cal_state_reg[13]_0\
    );
\cpll_cal_state[13]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \repeat_ctr_reg_n_0_[1]\,
      I1 => \repeat_ctr_reg_n_0_[0]\,
      I2 => \repeat_ctr_reg_n_0_[2]\,
      O => \cpll_cal_state[13]_i_6_n_0\
    );
\cpll_cal_state[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08080808AA080808"
    )
        port map (
      I0 => \cpll_cal_state[23]_i_2_n_0\,
      I1 => \^wait_ctr_reg[11]_0\,
      I2 => \cpll_cal_state[14]_i_3_n_0\,
      I3 => \^wait_ctr_reg[12]_0\,
      I4 => \^q\(5),
      I5 => \cpll_cal_state[14]_i_4_n_0\,
      O => cpll_cal_state(14)
    );
\cpll_cal_state[14]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \wait_ctr_reg_n_0_[21]\,
      I1 => \wait_ctr_reg_n_0_[23]\,
      I2 => \wait_ctr_reg_n_0_[18]\,
      I3 => \wait_ctr_reg_n_0_[20]\,
      O => \cpll_cal_state[14]_i_10_n_0\
    );
\cpll_cal_state[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFFFF"
    )
        port map (
      I0 => \cpll_cal_state[14]_i_5_n_0\,
      I1 => \cpll_cal_state[14]_i_6_n_0\,
      I2 => \cpll_cal_state[14]_i_7_n_0\,
      I3 => \cpll_cal_state[14]_i_8_n_0\,
      I4 => \cpll_cal_state[14]_i_9_n_0\,
      I5 => \cpll_cal_state[14]_i_10_n_0\,
      O => \^wait_ctr_reg[11]_0\
    );
\cpll_cal_state[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
        port map (
      I0 => \cpll_cal_state[23]_i_7_n_0\,
      I1 => \^q\(3),
      I2 => p_0_in3_in,
      I3 => \^cpll_cal_state_reg[11]_0\,
      I4 => \cpll_cal_state_reg_n_0_[12]\,
      I5 => \^q\(4),
      O => \cpll_cal_state[14]_i_3_n_0\
    );
\cpll_cal_state[14]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
        port map (
      I0 => \cpll_cal_state[29]_i_6_n_0\,
      I1 => \cpll_cal_state[20]_i_3_n_0\,
      I2 => \^q\(9),
      I3 => p_11_in,
      I4 => p_2_in8_in,
      O => \cpll_cal_state[14]_i_4_n_0\
    );
\cpll_cal_state[14]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \wait_ctr_reg_n_0_[11]\,
      I1 => \wait_ctr_reg_n_0_[12]\,
      I2 => \wait_ctr_reg_n_0_[8]\,
      I3 => \wait_ctr_reg_n_0_[9]\,
      O => \cpll_cal_state[14]_i_5_n_0\
    );
\cpll_cal_state[14]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \wait_ctr_reg_n_0_[6]\,
      I1 => \wait_ctr_reg_n_0_[7]\,
      I2 => \wait_ctr_reg_n_0_[5]\,
      I3 => \wait_ctr_reg_n_0_[10]\,
      O => \cpll_cal_state[14]_i_6_n_0\
    );
\cpll_cal_state[14]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88888880"
    )
        port map (
      I0 => \wait_ctr_reg_n_0_[3]\,
      I1 => \wait_ctr_reg_n_0_[4]\,
      I2 => \wait_ctr_reg_n_0_[2]\,
      I3 => \wait_ctr_reg_n_0_[1]\,
      I4 => \wait_ctr_reg_n_0_[0]\,
      O => \cpll_cal_state[14]_i_7_n_0\
    );
\cpll_cal_state[14]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \wait_ctr_reg_n_0_[14]\,
      I1 => \wait_ctr_reg_n_0_[15]\,
      I2 => \wait_ctr_reg_n_0_[13]\,
      I3 => \wait_ctr_reg_n_0_[16]\,
      O => \cpll_cal_state[14]_i_8_n_0\
    );
\cpll_cal_state[14]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \wait_ctr_reg_n_0_[17]\,
      I1 => \wait_ctr_reg_n_0_[19]\,
      I2 => \wait_ctr_reg_n_0_[22]\,
      I3 => \wait_ctr_reg_n_0_[24]\,
      O => \cpll_cal_state[14]_i_9_n_0\
    );
\cpll_cal_state[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0080AA80"
    )
        port map (
      I0 => \cpll_cal_state[16]_i_2_n_0\,
      I1 => \^wait_ctr_reg[14]_0\,
      I2 => \^q\(6),
      I3 => \^q\(5),
      I4 => \^wait_ctr_reg[12]_0\,
      O => cpll_cal_state(15)
    );
\cpll_cal_state[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020EC0000"
    )
        port map (
      I0 => \^wait_ctr_reg[12]_0\,
      I1 => \^q\(6),
      I2 => \^q\(7),
      I3 => \^wait_ctr_reg[14]_0\,
      I4 => \cpll_cal_state[16]_i_2_n_0\,
      I5 => \^q\(5),
      O => cpll_cal_state(16)
    );
\cpll_cal_state[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000FD0000"
    )
        port map (
      I0 => \cpll_cal_state[29]_i_5_n_0\,
      I1 => \cpll_cal_state[23]_i_8_n_0\,
      I2 => \cpll_cal_state[20]_i_3_n_0\,
      I3 => \cpll_cal_state[27]_i_2_n_0\,
      I4 => \cpll_cal_state[20]_i_4_n_0\,
      I5 => \cpll_cal_state[29]_i_6_n_0\,
      O => \cpll_cal_state[16]_i_2_n_0\
    );
\cpll_cal_state[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000200000002A"
    )
        port map (
      I0 => \cpll_cal_state[20]_i_2_n_0\,
      I1 => \^wait_ctr_reg[12]_0\,
      I2 => \^q\(7),
      I3 => \^q\(6),
      I4 => \^q\(5),
      I5 => \cpll_cal_state[17]_i_2_n_0\,
      O => cpll_cal_state(17)
    );
\cpll_cal_state[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDD5DDDDFFFFFFFF"
    )
        port map (
      I0 => p_14_in,
      I1 => \wait_ctr_reg_n_0_[16]\,
      I2 => \wait_ctr_reg_n_0_[15]\,
      I3 => \wait_ctr_reg_n_0_[14]\,
      I4 => \wait_ctr[24]_i_13_n_0\,
      I5 => \wait_ctr[24]_i_12_n_0\,
      O => \cpll_cal_state[17]_i_2_n_0\
    );
\cpll_cal_state[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000404040"
    )
        port map (
      I0 => \cpll_cal_state[18]_i_2_n_0\,
      I1 => \cpll_cal_state[18]_i_3_n_0\,
      I2 => \cpll_cal_state[23]_i_2_n_0\,
      I3 => p_14_in,
      I4 => \^wait_ctr_reg[14]_0\,
      I5 => \cpll_cal_state[19]_i_3_n_0\,
      O => cpll_cal_state(18)
    );
\cpll_cal_state[18]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(6),
      I2 => \^q\(7),
      I3 => \cpll_cal_state[29]_i_6_n_0\,
      O => \cpll_cal_state[18]_i_2_n_0\
    );
\cpll_cal_state[18]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => p_12_in,
      I1 => p_14_in,
      I2 => \^q\(8),
      O => \cpll_cal_state[18]_i_3_n_0\
    );
\cpll_cal_state[19]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \cpll_cal_state[27]_i_2_n_0\,
      I1 => \cpll_cal_state[18]_i_3_n_0\,
      I2 => \cpll_cal_state[20]_i_4_n_0\,
      I3 => \cpll_cal_state[29]_i_6_n_0\,
      O => \cpll_cal_state[19]_i_2_n_0\
    );
\cpll_cal_state[19]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"23"
    )
        port map (
      I0 => \^wait_ctr_reg[11]_0\,
      I1 => p_14_in,
      I2 => \^q\(8),
      O => \cpll_cal_state[19]_i_3_n_0\
    );
\cpll_cal_state[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DC"
    )
        port map (
      I0 => \^drp_state_reg[6]_0\(4),
      I1 => \^q\(0),
      I2 => \^q\(1),
      O => cpll_cal_state(1)
    );
\cpll_cal_state[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000055555554"
    )
        port map (
      I0 => \cpll_cal_state[27]_i_2_n_0\,
      I1 => p_2_in8_in,
      I2 => p_11_in,
      I3 => \^q\(9),
      I4 => \cpll_cal_state[20]_i_3_n_0\,
      I5 => \cpll_cal_state[29]_i_6_n_0\,
      O => \cpll_cal_state[20]_i_2_n_0\
    );
\cpll_cal_state[20]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(6),
      I2 => \^q\(7),
      I3 => \^q\(8),
      I4 => p_14_in,
      I5 => p_12_in,
      O => \cpll_cal_state[20]_i_3_n_0\
    );
\cpll_cal_state[20]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(6),
      I2 => \^q\(5),
      O => \cpll_cal_state[20]_i_4_n_0\
    );
\cpll_cal_state[21]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFD"
    )
        port map (
      I0 => \cpll_cal_state[23]_i_8_n_0\,
      I1 => \cpll_cal_state[18]_i_3_n_0\,
      I2 => \cpll_cal_state[20]_i_4_n_0\,
      I3 => \cpll_cal_state[29]_i_6_n_0\,
      I4 => \cpll_cal_state[27]_i_2_n_0\,
      O => \cpll_cal_state[21]_i_3_n_0\
    );
\cpll_cal_state[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000220010"
    )
        port map (
      I0 => \^drp_state_reg[6]_0\(4),
      I1 => \cpll_cal_state[27]_i_2_n_0\,
      I2 => \^q\(9),
      I3 => p_11_in,
      I4 => p_2_in8_in,
      I5 => \cpll_cal_state[23]_i_3_n_0\,
      O => cpll_cal_state(22)
    );
\cpll_cal_state[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00200A2A00200020"
    )
        port map (
      I0 => \cpll_cal_state[23]_i_2_n_0\,
      I1 => \cpll_cal_state[23]_i_3_n_0\,
      I2 => \^drp_state_reg[6]_0\(4),
      I3 => \cpll_cal_state[23]_i_4_n_0\,
      I4 => \cpll_cal_state[23]_i_5_n_0\,
      I5 => p_2_in,
      O => cpll_cal_state(23)
    );
\cpll_cal_state[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555555554"
    )
        port map (
      I0 => \cpll_cal_state[27]_i_2_n_0\,
      I1 => \cpll_cal_state[23]_i_5_n_0\,
      I2 => \^q\(13),
      I3 => \^q\(12),
      I4 => \cpll_cal_state_reg_n_0_[29]\,
      I5 => \cpll_cal_state[31]_i_5_n_0\,
      O => \cpll_cal_state[23]_i_2_n_0\
    );
\cpll_cal_state[23]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^q\(8),
      I1 => p_14_in,
      I2 => p_12_in,
      I3 => \cpll_cal_state[29]_i_6_n_0\,
      I4 => \cpll_cal_state[20]_i_4_n_0\,
      O => \cpll_cal_state[23]_i_3_n_0\
    );
\cpll_cal_state[23]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => p_11_in,
      I1 => p_2_in8_in,
      I2 => \^q\(9),
      O => \cpll_cal_state[23]_i_4_n_0\
    );
\cpll_cal_state[23]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \cpll_cal_state_reg_n_0_[12]\,
      I1 => \cpll_cal_state[23]_i_6_n_0\,
      I2 => \cpll_cal_state[23]_i_7_n_0\,
      I3 => \^q\(4),
      I4 => \cpll_cal_state[20]_i_3_n_0\,
      I5 => \cpll_cal_state[23]_i_8_n_0\,
      O => \cpll_cal_state[23]_i_5_n_0\
    );
\cpll_cal_state[23]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => p_0_in0_in,
      I1 => p_0_in_0,
      I2 => p_0_in3_in,
      I3 => \^q\(3),
      O => \cpll_cal_state[23]_i_6_n_0\
    );
\cpll_cal_state[23]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => p_25_in,
      I1 => p_1_in5_in,
      I2 => p_1_in,
      O => \cpll_cal_state[23]_i_7_n_0\
    );
\cpll_cal_state[23]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^q\(9),
      I1 => p_11_in,
      I2 => p_2_in8_in,
      O => \cpll_cal_state[23]_i_8_n_0\
    );
\cpll_cal_state[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000A008"
    )
        port map (
      I0 => \cpll_cal_state[29]_i_2_n_0\,
      I1 => p_2_in1_in,
      I2 => p_2_in,
      I3 => \^drp_state_reg[6]_0\(4),
      I4 => \cpll_cal_state[27]_i_2_n_0\,
      O => cpll_cal_state(24)
    );
\cpll_cal_state[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008280"
    )
        port map (
      I0 => \cpll_cal_state[31]_i_2_n_0\,
      I1 => p_2_in1_in,
      I2 => \^drp_state_reg[6]_0\(4),
      I3 => p_3_in9_in,
      I4 => p_2_in,
      O => cpll_cal_state(25)
    );
\cpll_cal_state[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008280"
    )
        port map (
      I0 => \cpll_cal_state[31]_i_2_n_0\,
      I1 => \^drp_state_reg[6]_0\(4),
      I2 => p_3_in9_in,
      I3 => \^q\(10),
      I4 => p_2_in,
      I5 => p_2_in1_in,
      O => cpll_cal_state(26)
    );
\cpll_cal_state[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => \^cpll_cal_state_reg[25]_0\,
      I1 => \cpll_cal_state[29]_i_2_n_0\,
      I2 => \^drp_state_reg[6]_0\(4),
      I3 => \^q\(10),
      I4 => \cpll_cal_state[27]_i_2_n_0\,
      O => cpll_cal_state(27)
    );
\cpll_cal_state[27]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^q\(2),
      I1 => p_29_in,
      I2 => p_0_in7_in,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \cpll_cal_state[27]_i_2_n_0\
    );
\cpll_cal_state[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000A8"
    )
        port map (
      I0 => \cpll_cal_state[31]_i_2_n_0\,
      I1 => \cpll_cal_state_reg_n_0_[27]\,
      I2 => \cpll_cal_state[29]_i_4_n_0\,
      I3 => \^q\(10),
      I4 => \^cpll_cal_state_reg[25]_0\,
      O => cpll_cal_state(28)
    );
\cpll_cal_state[29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \cpll_cal_state[29]_i_5_n_0\,
      I1 => p_2_in8_in,
      I2 => p_11_in,
      I3 => \^q\(9),
      I4 => \cpll_cal_state[20]_i_3_n_0\,
      I5 => \cpll_cal_state[29]_i_6_n_0\,
      O => \cpll_cal_state[29]_i_2_n_0\
    );
\cpll_cal_state[29]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(11),
      I1 => \^wait_ctr_reg[11]_0\,
      O => \cpll_cal_state[29]_i_4_n_0\
    );
\cpll_cal_state[29]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^q\(13),
      I1 => \^q\(12),
      I2 => \cpll_cal_state_reg_n_0_[29]\,
      I3 => \cpll_cal_state[31]_i_5_n_0\,
      O => \cpll_cal_state[29]_i_5_n_0\
    );
\cpll_cal_state[29]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^q\(4),
      I1 => \cpll_cal_state[23]_i_7_n_0\,
      I2 => \^q\(3),
      I3 => p_0_in3_in,
      I4 => \^cpll_cal_state_reg[11]_0\,
      I5 => \cpll_cal_state_reg_n_0_[12]\,
      O => \cpll_cal_state[29]_i_6_n_0\
    );
\cpll_cal_state[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^drp_state_reg[6]_0\(4),
      I2 => \^q\(0),
      O => cpll_cal_state(2)
    );
\cpll_cal_state[30]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEFFFEF"
    )
        port map (
      I0 => \^q\(10),
      I1 => \cpll_cal_state_reg_n_0_[27]\,
      I2 => \^q\(12),
      I3 => \cpll_cal_state_reg_n_0_[29]\,
      I4 => \^cal_fail_store_reg_0\,
      O => \cpll_cal_state[30]_i_2_n_0\
    );
\cpll_cal_state[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000055555554"
    )
        port map (
      I0 => \cpll_cal_state[23]_i_5_n_0\,
      I1 => \^q\(13),
      I2 => \^q\(12),
      I3 => \cpll_cal_state_reg_n_0_[29]\,
      I4 => \cpll_cal_state[31]_i_5_n_0\,
      I5 => \cpll_cal_state[27]_i_2_n_0\,
      O => \cpll_cal_state[31]_i_2_n_0\
    );
\cpll_cal_state[31]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => p_3_in9_in,
      I1 => p_2_in1_in,
      I2 => p_2_in,
      O => \^cpll_cal_state_reg[25]_0\
    );
\cpll_cal_state[31]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => p_2_in,
      I1 => p_2_in1_in,
      I2 => p_3_in9_in,
      I3 => \cpll_cal_state_reg_n_0_[27]\,
      I4 => \^q\(10),
      I5 => \^q\(11),
      O => \cpll_cal_state[31]_i_5_n_0\
    );
\cpll_cal_state[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001011001110"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => p_29_in,
      I4 => \^drp_state_reg[6]_0\(4),
      I5 => \^status_store_reg_0\,
      O => cpll_cal_state(3)
    );
\cpll_cal_state[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000100100000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => p_29_in,
      I4 => \^drp_state_reg[6]_0\(4),
      I5 => p_0_in7_in,
      O => cpll_cal_state(4)
    );
\cpll_cal_state[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACAC0000ABA80000"
    )
        port map (
      I0 => \cpll_cal_state[5]_i_2_n_0\,
      I1 => p_0_in7_in,
      I2 => \cpll_cal_state[5]_i_3_n_0\,
      I3 => p_1_in5_in,
      I4 => \cpll_cal_state[6]_i_2_n_0\,
      I5 => \^drp_state_reg[6]_0\(4),
      O => cpll_cal_state(5)
    );
\cpll_cal_state[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^status_store_reg_0\,
      I1 => p_29_in,
      O => \cpll_cal_state[5]_i_2_n_0\
    );
\cpll_cal_state[5]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(2),
      I1 => p_29_in,
      O => \cpll_cal_state[5]_i_3_n_0\
    );
\cpll_cal_state[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \^drp_state_reg[6]_0\(4),
      I1 => \cpll_cal_state[6]_i_2_n_0\,
      I2 => p_1_in5_in,
      I3 => \^q\(2),
      I4 => p_29_in,
      I5 => p_0_in7_in,
      O => cpll_cal_state(6)
    );
\cpll_cal_state[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      O => \cpll_cal_state[6]_i_2_n_0\
    );
\cpll_cal_state[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000040401000504"
    )
        port map (
      I0 => \cpll_cal_state[27]_i_2_n_0\,
      I1 => p_25_in,
      I2 => p_1_in5_in,
      I3 => p_1_in,
      I4 => \^status_store_reg_0\,
      I5 => \^drp_state_reg[6]_0\(4),
      O => \cpll_cal_state[7]_i_1_n_0\
    );
\cpll_cal_state[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010011000"
    )
        port map (
      I0 => p_1_in5_in,
      I1 => p_25_in,
      I2 => \^drp_state_reg[6]_0\(4),
      I3 => p_1_in,
      I4 => p_0_in3_in,
      I5 => \cpll_cal_state[8]_i_2_n_0\,
      O => cpll_cal_state(8)
    );
\cpll_cal_state[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => p_0_in7_in,
      I3 => p_29_in,
      I4 => \^q\(2),
      I5 => \cpll_cal_state[29]_i_6_n_0\,
      O => \cpll_cal_state[8]_i_2_n_0\
    );
\cpll_cal_state[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44544444"
    )
        port map (
      I0 => \cpll_cal_state[27]_i_2_n_0\,
      I1 => \cpll_cal_state[9]_i_2_n_0\,
      I2 => p_25_in,
      I3 => p_1_in5_in,
      I4 => \^status_store_reg_0\,
      O => \cpll_cal_state[9]_i_1_n_0\
    );
\cpll_cal_state[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000C2"
    )
        port map (
      I0 => \^q\(3),
      I1 => p_0_in3_in,
      I2 => \^drp_state_reg[6]_0\(4),
      I3 => p_25_in,
      I4 => p_1_in5_in,
      I5 => p_1_in,
      O => \cpll_cal_state[9]_i_2_n_0\
    );
\cpll_cal_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => '0',
      Q => \^q\(0),
      S => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state(10),
      Q => p_0_in0_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state(11),
      Q => p_0_in_0,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state(12),
      Q => \cpll_cal_state_reg_n_0_[12]\,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state(13),
      Q => \^q\(4),
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state(14),
      Q => \^q\(5),
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state(15),
      Q => \^q\(6),
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state(16),
      Q => \^q\(7),
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state(17),
      Q => p_14_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state(18),
      Q => \^q\(8),
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state(19),
      Q => p_12_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state(1),
      Q => \^q\(1),
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state(20),
      Q => p_11_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state(21),
      Q => p_2_in8_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state(22),
      Q => \^q\(9),
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state(23),
      Q => p_2_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state(24),
      Q => p_2_in1_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state(25),
      Q => p_3_in9_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state(26),
      Q => \^q\(10),
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state(27),
      Q => \cpll_cal_state_reg_n_0_[27]\,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state(28),
      Q => \^q\(11),
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state(29),
      Q => \cpll_cal_state_reg_n_0_[29]\,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state(2),
      Q => p_29_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state(30),
      Q => \^q\(12),
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state(31),
      Q => \^q\(13),
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state(3),
      Q => \^q\(2),
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state(4),
      Q => p_0_in7_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state(5),
      Q => p_1_in5_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state(6),
      Q => p_25_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \cpll_cal_state[7]_i_1_n_0\,
      Q => p_1_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state(8),
      Q => p_0_in3_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \cpll_cal_state[9]_i_1_n_0\,
      Q => \^q\(3),
      R => cal_on_tx_reset_in_sync
    );
cpllpd_int_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \cpll_cal_state[27]_i_2_n_0\,
      I1 => \cpll_cal_state[23]_i_7_n_0\,
      I2 => \^q\(3),
      I3 => p_0_in3_in,
      I4 => \^cpll_cal_state_reg[11]_0\,
      I5 => \cpll_cal_state_reg_n_0_[12]\,
      O => \cpll_cal_state_reg[9]_0\
    );
cpllpd_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpllpd_int_reg_1,
      Q => cpllpd_int_reg_0,
      R => cal_on_tx_reset_in_sync
    );
cpllreset_int_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      I2 => cpllreset_int_i_3_n_0,
      I3 => \cpll_cal_state[27]_i_2_n_0\,
      O => \cpll_cal_state_reg[13]_1\
    );
cpllreset_int_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \cpll_cal_state_reg_n_0_[12]\,
      I1 => p_0_in0_in,
      I2 => p_0_in_0,
      I3 => p_0_in3_in,
      I4 => \^q\(3),
      I5 => \cpll_cal_state[23]_i_7_n_0\,
      O => cpllreset_int_i_3_n_0
    );
cpllreset_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpllreset_int_reg_1,
      Q => cpllreset_int_reg_0,
      R => cal_on_tx_reset_in_sync
    );
\daddr[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \daddr[5]_i_2_n_0\,
      I1 => daddr0_in(3),
      I2 => p_0_in0_in,
      I3 => p_2_in1_in,
      I4 => \^q\(2),
      O => daddr0_in(1)
    );
\daddr[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => daddr0_in(3),
      I1 => \^q\(10),
      I2 => \^q\(9),
      I3 => p_0_in3_in,
      I4 => p_1_in5_in,
      O => \daddr[2]_i_1__0_n_0\
    );
\daddr[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => p_0_in7_in,
      I1 => p_3_in9_in,
      I2 => \^q\(3),
      I3 => \^q\(1),
      I4 => p_2_in8_in,
      I5 => \^q\(0),
      O => daddr0_in(3)
    );
\daddr[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2222222A"
    )
        port map (
      I0 => daddr0_in(3),
      I1 => \daddr[5]_i_2_n_0\,
      I2 => \^q\(2),
      I3 => p_2_in1_in,
      I4 => p_0_in0_in,
      O => daddr0_in(4)
    );
\daddr[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000005557FFFF"
    )
        port map (
      I0 => \daddr[6]_i_2_n_0\,
      I1 => p_0_in0_in,
      I2 => p_2_in1_in,
      I3 => \^q\(2),
      I4 => \daddr[5]_i_2_n_0\,
      I5 => \^q\(0),
      O => daddr0_in(5)
    );
\daddr[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => p_1_in5_in,
      I1 => p_0_in3_in,
      I2 => \^q\(9),
      I3 => \^q\(10),
      O => \daddr[5]_i_2_n_0\
    );
\daddr[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555455555555"
    )
        port map (
      I0 => \^q\(0),
      I1 => p_1_in5_in,
      I2 => p_0_in3_in,
      I3 => \^q\(9),
      I4 => \^q\(10),
      I5 => \daddr[6]_i_2_n_0\,
      O => \daddr[6]_i_1__0_n_0\
    );
\daddr[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => p_2_in8_in,
      I1 => \^q\(1),
      I2 => \^q\(3),
      I3 => p_3_in9_in,
      I4 => p_0_in7_in,
      O => \daddr[6]_i_2_n_0\
    );
\daddr[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => p_0_in_0,
      I1 => p_2_in,
      I2 => p_1_in,
      I3 => daddr0_in(1),
      O => \daddr[7]_i_1__0_n_0\
    );
\daddr[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555555554"
    )
        port map (
      I0 => \^q\(0),
      I1 => p_0_in7_in,
      I2 => p_3_in9_in,
      I3 => \^q\(3),
      I4 => \^q\(1),
      I5 => p_2_in8_in,
      O => \daddr[7]_i_2_n_0\
    );
\daddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \daddr[7]_i_1__0_n_0\,
      D => daddr0_in(1),
      Q => \daddr_reg[7]_0\(0),
      R => '0'
    );
\daddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \daddr[7]_i_1__0_n_0\,
      D => \daddr[2]_i_1__0_n_0\,
      Q => \daddr_reg[7]_0\(1),
      R => '0'
    );
\daddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \daddr[7]_i_1__0_n_0\,
      D => daddr0_in(3),
      Q => \daddr_reg[7]_0\(2),
      R => '0'
    );
\daddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \daddr[7]_i_1__0_n_0\,
      D => daddr0_in(4),
      Q => \daddr_reg[7]_0\(3),
      R => '0'
    );
\daddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \daddr[7]_i_1__0_n_0\,
      D => daddr0_in(5),
      Q => \daddr_reg[7]_0\(4),
      R => '0'
    );
\daddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \daddr[7]_i_1__0_n_0\,
      D => \daddr[6]_i_1__0_n_0\,
      Q => \daddr_reg[7]_0\(5),
      R => '0'
    );
\daddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \daddr[7]_i_1__0_n_0\,
      D => \daddr[7]_i_2_n_0\,
      Q => \daddr_reg[7]_0\(6),
      R => '0'
    );
\data_i[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF40010000"
    )
        port map (
      I0 => \^cpll_cal_state_reg[0]_0\,
      I1 => drpaddr_in(5),
      I2 => drpaddr_in(1),
      I3 => drpaddr_in(4),
      I4 => \addr_i_reg[6]\,
      I5 => drpdi_in(0),
      O => \cpll_cal_state_reg[0]_4\
    );
den_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      CLR => cal_on_tx_reset_in_sync,
      D => den_reg_0,
      Q => cal_on_tx_drpen_out
    );
\di_msk[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE0EF202"
    )
        port map (
      I0 => \di_msk[0]_i_2_n_0\,
      I1 => p_0_in3_in,
      I2 => p_0_in7_in,
      I3 => \progclk_sel_store_reg_n_0_[0]\,
      I4 => \progdiv_cfg_store_reg_n_0_[0]\,
      O => \di_msk[0]_i_1_n_0\
    );
\di_msk[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF000000FFB800B8"
    )
        port map (
      I0 => \progdiv_cfg_store_reg_n_0_[0]\,
      I1 => p_2_in,
      I2 => \progclk_sel_store_reg_n_0_[0]\,
      I3 => p_0_in0_in,
      I4 => data2(0),
      I5 => p_0_in_0,
      O => \di_msk[0]_i_2_n_0\
    );
\di_msk[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FD000000FD00FD"
    )
        port map (
      I0 => \^cpll_cal_state_reg[8]_0\,
      I1 => p_2_in1_in,
      I2 => p_2_in,
      I3 => \^q\(0),
      I4 => \di_msk[10]_i_2_n_0\,
      I5 => \di_msk[10]_i_3_n_0\,
      O => di_msk(10)
    );
\di_msk[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3030303000001000"
    )
        port map (
      I0 => p_0_in_0,
      I1 => p_0_in7_in,
      I2 => \progdiv_cfg_store_reg_n_0_[10]\,
      I3 => p_2_in,
      I4 => p_0_in0_in,
      I5 => p_0_in3_in,
      O => \di_msk[10]_i_2_n_0\
    );
\di_msk[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555555FFFFFFFD"
    )
        port map (
      I0 => \progclk_sel_store_reg_n_0_[10]\,
      I1 => p_0_in3_in,
      I2 => p_0_in0_in,
      I3 => p_2_in,
      I4 => p_0_in_0,
      I5 => p_0_in7_in,
      O => \di_msk[10]_i_3_n_0\
    );
\di_msk[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAA00A2"
    )
        port map (
      I0 => \di_msk[11]_i_2_n_0\,
      I1 => \di_msk[11]_i_3_n_0\,
      I2 => p_2_in,
      I3 => p_0_in7_in,
      I4 => \progclk_sel_store_reg_n_0_[11]\,
      I5 => \di_msk[11]_i_4_n_0\,
      O => di_msk(11)
    );
\di_msk[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBAFAAFFFBAFAB"
    )
        port map (
      I0 => p_0_in7_in,
      I1 => p_0_in_0,
      I2 => p_0_in3_in,
      I3 => p_0_in0_in,
      I4 => \progdiv_cfg_store_reg_n_0_[11]\,
      I5 => p_2_in,
      O => \di_msk[11]_i_2_n_0\
    );
\di_msk[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_0_in0_in,
      I1 => p_0_in3_in,
      O => \di_msk[11]_i_3_n_0\
    );
\di_msk[11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAAB"
    )
        port map (
      I0 => \^q\(0),
      I1 => p_0_in0_in,
      I2 => p_0_in7_in,
      I3 => p_0_in3_in,
      I4 => p_2_in1_in,
      I5 => p_2_in,
      O => \di_msk[11]_i_4_n_0\
    );
\di_msk[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF001000000000"
    )
        port map (
      I0 => p_2_in,
      I1 => p_2_in1_in,
      I2 => \^cpll_cal_state_reg[8]_0\,
      I3 => p_0_in0_in,
      I4 => \^q\(0),
      I5 => \di_msk[15]_i_1_n_0\,
      O => \di_msk[12]_i_1_n_0\
    );
\di_msk[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE0EF202"
    )
        port map (
      I0 => \di_msk[12]_i_3_n_0\,
      I1 => p_0_in3_in,
      I2 => p_0_in7_in,
      I3 => \progclk_sel_store_reg_n_0_[12]\,
      I4 => \progdiv_cfg_store_reg_n_0_[12]\,
      O => \di_msk[12]_i_2_n_0\
    );
\di_msk[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF000000FFB800B8"
    )
        port map (
      I0 => \progdiv_cfg_store_reg_n_0_[12]\,
      I1 => p_2_in,
      I2 => \progclk_sel_store_reg_n_0_[12]\,
      I3 => p_0_in0_in,
      I4 => data2(12),
      I5 => p_0_in_0,
      O => \di_msk[12]_i_3_n_0\
    );
\di_msk[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"11010000FFFFFFFF"
    )
        port map (
      I0 => p_0_in7_in,
      I1 => p_0_in3_in,
      I2 => p_0_in0_in,
      I3 => data2(13),
      I4 => \di_msk[13]_i_2_n_0\,
      I5 => \di_msk[13]_i_3_n_0\,
      O => \di_msk[13]_i_1_n_0\
    );
\di_msk[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEEEFE"
    )
        port map (
      I0 => p_0_in0_in,
      I1 => p_0_in_0,
      I2 => \progclk_sel_store_reg_n_0_[13]\,
      I3 => p_2_in,
      I4 => \progdiv_cfg_store_reg_n_0_[13]\,
      O => \di_msk[13]_i_2_n_0\
    );
\di_msk[13]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"07F7"
    )
        port map (
      I0 => p_0_in3_in,
      I1 => \progdiv_cfg_store_reg_n_0_[13]\,
      I2 => p_0_in7_in,
      I3 => \progclk_sel_store_reg_n_0_[13]\,
      O => \di_msk[13]_i_3_n_0\
    );
\di_msk[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA00000200"
    )
        port map (
      I0 => \di_msk[15]_i_1_n_0\,
      I1 => p_2_in,
      I2 => p_2_in1_in,
      I3 => \^cpll_cal_state_reg[8]_0\,
      I4 => \^cpll_cal_state_reg[11]_0\,
      I5 => \^q\(0),
      O => \di_msk[14]_i_1_n_0\
    );
\di_msk[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"11010000FFFFFFFF"
    )
        port map (
      I0 => p_0_in7_in,
      I1 => p_0_in3_in,
      I2 => p_0_in0_in,
      I3 => data2(14),
      I4 => \di_msk[14]_i_3_n_0\,
      I5 => \di_msk[14]_i_4_n_0\,
      O => \di_msk[14]_i_2_n_0\
    );
\di_msk[14]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEEEFE"
    )
        port map (
      I0 => p_0_in0_in,
      I1 => p_0_in_0,
      I2 => \progclk_sel_store_reg_n_0_[14]\,
      I3 => p_2_in,
      I4 => \progdiv_cfg_store_reg_n_0_[14]\,
      O => \di_msk[14]_i_3_n_0\
    );
\di_msk[14]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"07F7"
    )
        port map (
      I0 => p_0_in3_in,
      I1 => \progdiv_cfg_store_reg_n_0_[14]\,
      I2 => p_0_in7_in,
      I3 => \progclk_sel_store_reg_n_0_[14]\,
      O => \di_msk[14]_i_4_n_0\
    );
\di_msk[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555555455"
    )
        port map (
      I0 => cal_on_tx_reset_in_sync,
      I1 => \^cpll_cal_state_reg[25]_0\,
      I2 => \^q\(10),
      I3 => \^cpll_cal_state_reg[8]_0\,
      I4 => \^cpll_cal_state_reg[11]_0\,
      I5 => \^q\(0),
      O => \di_msk[15]_i_1_n_0\
    );
\di_msk[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFA3FFA2"
    )
        port map (
      I0 => \progdiv_cfg_store_reg_n_0_[15]\,
      I1 => p_0_in0_in,
      I2 => p_0_in3_in,
      I3 => p_0_in7_in,
      I4 => p_0_in_0,
      I5 => \di_msk[15]_i_5_n_0\,
      O => di_msk(15)
    );
\di_msk[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_0_in3_in,
      I1 => p_0_in7_in,
      O => \^cpll_cal_state_reg[8]_0\
    );
\di_msk[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in_0,
      I1 => p_0_in0_in,
      O => \^cpll_cal_state_reg[11]_0\
    );
\di_msk[15]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
        port map (
      I0 => \^q\(0),
      I1 => p_0_in_0,
      I2 => p_2_in,
      I3 => p_0_in3_in,
      I4 => p_0_in7_in,
      O => \di_msk[15]_i_5_n_0\
    );
\di_msk[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"11010000FFFFFFFF"
    )
        port map (
      I0 => p_0_in7_in,
      I1 => p_0_in3_in,
      I2 => p_0_in0_in,
      I3 => data2(1),
      I4 => \di_msk[1]_i_2_n_0\,
      I5 => \di_msk[1]_i_3_n_0\,
      O => \di_msk[1]_i_1_n_0\
    );
\di_msk[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEEEFE"
    )
        port map (
      I0 => p_0_in0_in,
      I1 => p_0_in_0,
      I2 => \progclk_sel_store_reg_n_0_[1]\,
      I3 => p_2_in,
      I4 => \progdiv_cfg_store_reg_n_0_[1]\,
      O => \di_msk[1]_i_2_n_0\
    );
\di_msk[1]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"07F7"
    )
        port map (
      I0 => p_0_in3_in,
      I1 => \progdiv_cfg_store_reg_n_0_[1]\,
      I2 => p_0_in7_in,
      I3 => \progclk_sel_store_reg_n_0_[1]\,
      O => \di_msk[1]_i_3_n_0\
    );
\di_msk[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE0EF202"
    )
        port map (
      I0 => \di_msk[2]_i_2_n_0\,
      I1 => p_0_in3_in,
      I2 => p_0_in7_in,
      I3 => \progclk_sel_store_reg_n_0_[2]\,
      I4 => \progdiv_cfg_store_reg_n_0_[2]\,
      O => \di_msk[2]_i_1_n_0\
    );
\di_msk[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF000000FFB800B8"
    )
        port map (
      I0 => \progdiv_cfg_store_reg_n_0_[2]\,
      I1 => p_2_in,
      I2 => \progclk_sel_store_reg_n_0_[2]\,
      I3 => p_0_in0_in,
      I4 => data2(2),
      I5 => p_0_in_0,
      O => \di_msk[2]_i_2_n_0\
    );
\di_msk[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE0EF202"
    )
        port map (
      I0 => \di_msk[3]_i_2_n_0\,
      I1 => p_0_in3_in,
      I2 => p_0_in7_in,
      I3 => \progclk_sel_store_reg_n_0_[3]\,
      I4 => \progdiv_cfg_store_reg_n_0_[3]\,
      O => \di_msk[3]_i_1_n_0\
    );
\di_msk[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF000000FFB800B8"
    )
        port map (
      I0 => \progdiv_cfg_store_reg_n_0_[3]\,
      I1 => p_2_in,
      I2 => \progclk_sel_store_reg_n_0_[3]\,
      I3 => p_0_in0_in,
      I4 => data2(3),
      I5 => p_0_in_0,
      O => \di_msk[3]_i_2_n_0\
    );
\di_msk[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE0EF202"
    )
        port map (
      I0 => \di_msk[4]_i_2_n_0\,
      I1 => p_0_in3_in,
      I2 => p_0_in7_in,
      I3 => \progclk_sel_store_reg_n_0_[4]\,
      I4 => \progdiv_cfg_store_reg_n_0_[4]\,
      O => \di_msk[4]_i_1_n_0\
    );
\di_msk[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF000000FFB800B8"
    )
        port map (
      I0 => \progdiv_cfg_store_reg_n_0_[4]\,
      I1 => p_2_in,
      I2 => \progclk_sel_store_reg_n_0_[4]\,
      I3 => p_0_in0_in,
      I4 => data2(4),
      I5 => p_0_in_0,
      O => \di_msk[4]_i_2_n_0\
    );
\di_msk[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"11010000FFFFFFFF"
    )
        port map (
      I0 => p_0_in7_in,
      I1 => p_0_in3_in,
      I2 => p_0_in0_in,
      I3 => data2(5),
      I4 => \di_msk[5]_i_2_n_0\,
      I5 => \di_msk[5]_i_3_n_0\,
      O => \di_msk[5]_i_1_n_0\
    );
\di_msk[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEEEFE"
    )
        port map (
      I0 => p_0_in0_in,
      I1 => p_0_in_0,
      I2 => \progclk_sel_store_reg_n_0_[5]\,
      I3 => p_2_in,
      I4 => \progdiv_cfg_store_reg_n_0_[5]\,
      O => \di_msk[5]_i_2_n_0\
    );
\di_msk[5]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"07F7"
    )
        port map (
      I0 => p_0_in3_in,
      I1 => \progdiv_cfg_store_reg_n_0_[5]\,
      I2 => p_0_in7_in,
      I3 => \progclk_sel_store_reg_n_0_[5]\,
      O => \di_msk[5]_i_3_n_0\
    );
\di_msk[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"11010000FFFFFFFF"
    )
        port map (
      I0 => p_0_in7_in,
      I1 => p_0_in3_in,
      I2 => p_0_in0_in,
      I3 => data2(6),
      I4 => \di_msk[6]_i_2_n_0\,
      I5 => \di_msk[6]_i_3_n_0\,
      O => \di_msk[6]_i_1_n_0\
    );
\di_msk[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEEEFE"
    )
        port map (
      I0 => p_0_in0_in,
      I1 => p_0_in_0,
      I2 => \progclk_sel_store_reg_n_0_[6]\,
      I3 => p_2_in,
      I4 => \progdiv_cfg_store_reg_n_0_[6]\,
      O => \di_msk[6]_i_2_n_0\
    );
\di_msk[6]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"07F7"
    )
        port map (
      I0 => p_0_in3_in,
      I1 => \progdiv_cfg_store_reg_n_0_[6]\,
      I2 => p_0_in7_in,
      I3 => \progclk_sel_store_reg_n_0_[6]\,
      O => \di_msk[6]_i_3_n_0\
    );
\di_msk[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE0EF202"
    )
        port map (
      I0 => \di_msk[7]_i_2_n_0\,
      I1 => p_0_in3_in,
      I2 => p_0_in7_in,
      I3 => \progclk_sel_store_reg_n_0_[7]\,
      I4 => \progdiv_cfg_store_reg_n_0_[7]\,
      O => \di_msk[7]_i_1_n_0\
    );
\di_msk[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF000000FFB800B8"
    )
        port map (
      I0 => \progdiv_cfg_store_reg_n_0_[7]\,
      I1 => p_2_in,
      I2 => \progclk_sel_store_reg_n_0_[7]\,
      I3 => p_0_in0_in,
      I4 => data2(7),
      I5 => p_0_in_0,
      O => \di_msk[7]_i_2_n_0\
    );
\di_msk[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE0EF202"
    )
        port map (
      I0 => \di_msk[8]_i_2_n_0\,
      I1 => p_0_in3_in,
      I2 => p_0_in7_in,
      I3 => \progclk_sel_store_reg_n_0_[8]\,
      I4 => \progdiv_cfg_store_reg_n_0_[8]\,
      O => \di_msk[8]_i_1_n_0\
    );
\di_msk[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF000000FFB800B8"
    )
        port map (
      I0 => \progdiv_cfg_store_reg_n_0_[8]\,
      I1 => p_2_in,
      I2 => \progclk_sel_store_reg_n_0_[8]\,
      I3 => p_0_in0_in,
      I4 => data2(8),
      I5 => p_0_in_0,
      O => \di_msk[8]_i_2_n_0\
    );
\di_msk[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE0EF202"
    )
        port map (
      I0 => \di_msk[9]_i_2_n_0\,
      I1 => p_0_in3_in,
      I2 => p_0_in7_in,
      I3 => \progclk_sel_store_reg_n_0_[9]\,
      I4 => \progdiv_cfg_store_reg_n_0_[9]\,
      O => \di_msk[9]_i_1_n_0\
    );
\di_msk[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF000000FFB800B8"
    )
        port map (
      I0 => \progdiv_cfg_store_reg_n_0_[9]\,
      I1 => p_2_in,
      I2 => \progclk_sel_store_reg_n_0_[9]\,
      I3 => p_0_in0_in,
      I4 => data2(9),
      I5 => p_0_in_0,
      O => \di_msk[9]_i_2_n_0\
    );
\di_msk_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \di_msk[15]_i_1_n_0\,
      D => \di_msk[0]_i_1_n_0\,
      Q => \di_msk_reg_n_0_[0]\,
      R => \di_msk[12]_i_1_n_0\
    );
\di_msk_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \di_msk[15]_i_1_n_0\,
      D => di_msk(10),
      Q => \di_msk_reg_n_0_[10]\,
      R => '0'
    );
\di_msk_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \di_msk[15]_i_1_n_0\,
      D => di_msk(11),
      Q => \di_msk_reg_n_0_[11]\,
      R => '0'
    );
\di_msk_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \di_msk[15]_i_1_n_0\,
      D => \di_msk[12]_i_2_n_0\,
      Q => \di_msk_reg_n_0_[12]\,
      R => \di_msk[12]_i_1_n_0\
    );
\di_msk_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \di_msk[15]_i_1_n_0\,
      D => \di_msk[13]_i_1_n_0\,
      Q => \di_msk_reg_n_0_[13]\,
      R => \di_msk[14]_i_1_n_0\
    );
\di_msk_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \di_msk[15]_i_1_n_0\,
      D => \di_msk[14]_i_2_n_0\,
      Q => \di_msk_reg_n_0_[14]\,
      R => \di_msk[14]_i_1_n_0\
    );
\di_msk_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \di_msk[15]_i_1_n_0\,
      D => di_msk(15),
      Q => \di_msk_reg_n_0_[15]\,
      R => '0'
    );
\di_msk_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \di_msk[15]_i_1_n_0\,
      D => \di_msk[1]_i_1_n_0\,
      Q => \di_msk_reg_n_0_[1]\,
      R => \di_msk[14]_i_1_n_0\
    );
\di_msk_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \di_msk[15]_i_1_n_0\,
      D => \di_msk[2]_i_1_n_0\,
      Q => \di_msk_reg_n_0_[2]\,
      R => \di_msk[12]_i_1_n_0\
    );
\di_msk_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \di_msk[15]_i_1_n_0\,
      D => \di_msk[3]_i_1_n_0\,
      Q => \di_msk_reg_n_0_[3]\,
      R => \di_msk[12]_i_1_n_0\
    );
\di_msk_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \di_msk[15]_i_1_n_0\,
      D => \di_msk[4]_i_1_n_0\,
      Q => \di_msk_reg_n_0_[4]\,
      R => \di_msk[12]_i_1_n_0\
    );
\di_msk_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \di_msk[15]_i_1_n_0\,
      D => \di_msk[5]_i_1_n_0\,
      Q => \di_msk_reg_n_0_[5]\,
      R => \di_msk[14]_i_1_n_0\
    );
\di_msk_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \di_msk[15]_i_1_n_0\,
      D => \di_msk[6]_i_1_n_0\,
      Q => \di_msk_reg_n_0_[6]\,
      R => \di_msk[14]_i_1_n_0\
    );
\di_msk_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \di_msk[15]_i_1_n_0\,
      D => \di_msk[7]_i_1_n_0\,
      Q => \di_msk_reg_n_0_[7]\,
      R => \di_msk[12]_i_1_n_0\
    );
\di_msk_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \di_msk[15]_i_1_n_0\,
      D => \di_msk[8]_i_1_n_0\,
      Q => \di_msk_reg_n_0_[8]\,
      R => \di_msk[12]_i_1_n_0\
    );
\di_msk_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \di_msk[15]_i_1_n_0\,
      D => \di_msk[9]_i_1_n_0\,
      Q => \di_msk_reg_n_0_[9]\,
      R => \di_msk[12]_i_1_n_0\
    );
\di_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \^drp_state_reg[6]_0\(2),
      CLR => cal_on_tx_reset_in_sync,
      D => \di_msk_reg_n_0_[0]\,
      Q => \di_reg[15]_0\(0)
    );
\di_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \^drp_state_reg[6]_0\(2),
      CLR => cal_on_tx_reset_in_sync,
      D => \di_msk_reg_n_0_[10]\,
      Q => \di_reg[15]_0\(10)
    );
\di_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \^drp_state_reg[6]_0\(2),
      CLR => cal_on_tx_reset_in_sync,
      D => \di_msk_reg_n_0_[11]\,
      Q => \di_reg[15]_0\(11)
    );
\di_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \^drp_state_reg[6]_0\(2),
      CLR => cal_on_tx_reset_in_sync,
      D => \di_msk_reg_n_0_[12]\,
      Q => \di_reg[15]_0\(12)
    );
\di_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \^drp_state_reg[6]_0\(2),
      CLR => cal_on_tx_reset_in_sync,
      D => \di_msk_reg_n_0_[13]\,
      Q => \di_reg[15]_0\(13)
    );
\di_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \^drp_state_reg[6]_0\(2),
      CLR => cal_on_tx_reset_in_sync,
      D => \di_msk_reg_n_0_[14]\,
      Q => \di_reg[15]_0\(14)
    );
\di_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \^drp_state_reg[6]_0\(2),
      CLR => cal_on_tx_reset_in_sync,
      D => \di_msk_reg_n_0_[15]\,
      Q => \di_reg[15]_0\(15)
    );
\di_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \^drp_state_reg[6]_0\(2),
      CLR => cal_on_tx_reset_in_sync,
      D => \di_msk_reg_n_0_[1]\,
      Q => \di_reg[15]_0\(1)
    );
\di_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \^drp_state_reg[6]_0\(2),
      CLR => cal_on_tx_reset_in_sync,
      D => \di_msk_reg_n_0_[2]\,
      Q => \di_reg[15]_0\(2)
    );
\di_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \^drp_state_reg[6]_0\(2),
      CLR => cal_on_tx_reset_in_sync,
      D => \di_msk_reg_n_0_[3]\,
      Q => \di_reg[15]_0\(3)
    );
\di_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \^drp_state_reg[6]_0\(2),
      CLR => cal_on_tx_reset_in_sync,
      D => \di_msk_reg_n_0_[4]\,
      Q => \di_reg[15]_0\(4)
    );
\di_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \^drp_state_reg[6]_0\(2),
      CLR => cal_on_tx_reset_in_sync,
      D => \di_msk_reg_n_0_[5]\,
      Q => \di_reg[15]_0\(5)
    );
\di_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \^drp_state_reg[6]_0\(2),
      CLR => cal_on_tx_reset_in_sync,
      D => \di_msk_reg_n_0_[6]\,
      Q => \di_reg[15]_0\(6)
    );
\di_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \^drp_state_reg[6]_0\(2),
      CLR => cal_on_tx_reset_in_sync,
      D => \di_msk_reg_n_0_[7]\,
      Q => \di_reg[15]_0\(7)
    );
\di_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \^drp_state_reg[6]_0\(2),
      CLR => cal_on_tx_reset_in_sync,
      D => \di_msk_reg_n_0_[8]\,
      Q => \di_reg[15]_0\(8)
    );
\di_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \^drp_state_reg[6]_0\(2),
      CLR => cal_on_tx_reset_in_sync,
      D => \di_msk_reg_n_0_[9]\,
      Q => \di_reg[15]_0\(9)
    );
\drp_state[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0404040404FF0404"
    )
        port map (
      I0 => \^rd_reg_0\,
      I1 => \drp_state_reg_n_0_[0]\,
      I2 => \^wr\,
      I3 => \drp_state[0]_i_2__0_n_0\,
      I4 => \^drp_state_reg[6]_0\(4),
      I5 => \drp_state[0]_i_3_n_0\,
      O => drp_state(0)
    );
\drp_state[0]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^drp_state_reg[6]_0\(2),
      I1 => \^drp_state_reg[6]_0\(3),
      O => \drp_state[0]_i_2__0_n_0\
    );
\drp_state[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \drp_state_reg_n_0_[0]\,
      I1 => \drp_state_reg_n_0_[3]\,
      I2 => \^drp_state_reg[6]_0\(0),
      I3 => \^drp_state_reg[6]_0\(1),
      O => \drp_state[0]_i_3_n_0\
    );
\drp_state[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^rd_reg_0\,
      I1 => \drp_state_reg_n_0_[0]\,
      O => drp_state(1)
    );
\drp_state[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4544"
    )
        port map (
      I0 => \drp_state_reg_n_0_[0]\,
      I1 => \^drp_state_reg[6]_0\(0),
      I2 => cal_on_tx_drdy,
      I3 => \^drp_state_reg[6]_0\(1),
      O => \drp_state[2]_i_1__0_n_0\
    );
\drp_state[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => \^drp_state_reg[6]_0\(0),
      I1 => \^drp_state_reg[6]_0\(1),
      I2 => cal_on_tx_drdy,
      I3 => \drp_state_reg_n_0_[0]\,
      I4 => \^rd_reg_0\,
      O => drp_state(3)
    );
\drp_state[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4040404040404F40"
    )
        port map (
      I0 => \^rd_reg_0\,
      I1 => \^wr\,
      I2 => \drp_state_reg_n_0_[0]\,
      I3 => \drp_state_reg_n_0_[3]\,
      I4 => \^drp_state_reg[6]_0\(0),
      I5 => \^drp_state_reg[6]_0\(1),
      O => drp_state(4)
    );
\drp_state[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000F200"
    )
        port map (
      I0 => \^drp_state_reg[6]_0\(3),
      I1 => cal_on_tx_drdy,
      I2 => \^drp_state_reg[6]_0\(2),
      I3 => \drp_state[5]_i_2_n_0\,
      I4 => \drp_state_reg_n_0_[3]\,
      I5 => \drp_state_reg_n_0_[0]\,
      O => drp_state(5)
    );
\drp_state[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^drp_state_reg[6]_0\(0),
      I1 => \^drp_state_reg[6]_0\(1),
      O => \drp_state[5]_i_2_n_0\
    );
\drp_state[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \drp_state_reg_n_0_[0]\,
      I1 => cal_on_tx_drdy,
      I2 => \drp_state[6]_i_2_n_0\,
      O => drp_state(6)
    );
\drp_state[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF55FFFFFF55CF"
    )
        port map (
      I0 => \^rd_reg_0\,
      I1 => \^drp_state_reg[6]_0\(2),
      I2 => \^drp_state_reg[6]_0\(3),
      I3 => \^drp_state_reg[6]_0\(1),
      I4 => \^drp_state_reg[6]_0\(0),
      I5 => \drp_state_reg_n_0_[3]\,
      O => \drp_state[6]_i_2_n_0\
    );
\drp_state_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => drp_state(0),
      PRE => cal_on_tx_reset_in_sync,
      Q => \drp_state_reg_n_0_[0]\
    );
\drp_state_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      CLR => cal_on_tx_reset_in_sync,
      D => drp_state(1),
      Q => \^drp_state_reg[6]_0\(0)
    );
\drp_state_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      CLR => cal_on_tx_reset_in_sync,
      D => \drp_state[2]_i_1__0_n_0\,
      Q => \^drp_state_reg[6]_0\(1)
    );
\drp_state_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      CLR => cal_on_tx_reset_in_sync,
      D => drp_state(3),
      Q => \drp_state_reg_n_0_[3]\
    );
\drp_state_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      CLR => cal_on_tx_reset_in_sync,
      D => drp_state(4),
      Q => \^drp_state_reg[6]_0\(2)
    );
\drp_state_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      CLR => cal_on_tx_reset_in_sync,
      D => drp_state(5),
      Q => \^drp_state_reg[6]_0\(3)
    );
\drp_state_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      CLR => cal_on_tx_reset_in_sync,
      D => drp_state(6),
      Q => \^drp_state_reg[6]_0\(4)
    );
dwe_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      CLR => cal_on_tx_reset_in_sync,
      D => dwe_reg_0,
      Q => cal_on_tx_drpwe_out
    );
freq_counter_rst_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF20FFFF"
    )
        port map (
      I0 => \wait_ctr[24]_i_10_n_0\,
      I1 => freq_counter_rst_i_4_n_0,
      I2 => \^q\(5),
      I3 => \^cpll_cal_state_reg[5]_0\,
      I4 => freq_counter_rst_i_5_n_0,
      O => \cpll_cal_state_reg[14]_0\
    );
freq_counter_rst_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFA800"
    )
        port map (
      I0 => \wait_ctr[24]_i_14_n_0\,
      I1 => \wait_ctr_reg_n_0_[7]\,
      I2 => \wait_ctr_reg_n_0_[6]\,
      I3 => \wait_ctr_reg_n_0_[8]\,
      I4 => \wait_ctr_reg_n_0_[9]\,
      I5 => freq_counter_rst_i_6_n_0,
      O => freq_counter_rst_i_4_n_0
    );
freq_counter_rst_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^cpll_cal_state_reg[11]_0\,
      I1 => \cpll_cal_state_reg_n_0_[12]\,
      I2 => \^q\(4),
      I3 => p_1_in,
      I4 => p_25_in,
      I5 => \progdiv_cfg_store[15]_i_5_n_0\,
      O => freq_counter_rst_i_5_n_0
    );
freq_counter_rst_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \wait_ctr_reg_n_0_[12]\,
      I1 => \wait_ctr_reg_n_0_[10]\,
      I2 => \wait_ctr_reg_n_0_[11]\,
      O => freq_counter_rst_i_6_n_0
    );
freq_counter_rst_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => freq_counter_rst_reg_0,
      Q => \^ar\(0),
      R => '0'
    );
mask_user_in_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => mask_user_in_reg_1,
      Q => \^mask_user_in_reg_0\,
      R => cal_on_tx_reset_in_sync
    );
\non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => '1',
      D => bit_synchronizer_txoutclksel_inst0_n_0,
      Q => \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2]_0\(0),
      R => '0'
    );
\non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => '1',
      D => bit_synchronizer_txoutclksel_inst1_n_0,
      Q => \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2]_0\(1),
      R => '0'
    );
\non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => '1',
      D => bit_synchronizer_txoutclksel_inst2_n_0,
      Q => \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2]_0\(2),
      R => '0'
    );
\non_pcie_txoutclksel.GTHE4_TXPROGDIVRESET_OUT_reg\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => '1',
      D => bit_synchronizer_txprogdivreset_inst_n_0,
      Q => GTHE4_TXPROGDIVRESET_OUT,
      R => '0'
    );
\progclk_sel_store[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \progclk_sel_store[14]_i_2_n_0\,
      I1 => p_29_in,
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => cal_on_tx_reset_in_sync,
      I5 => \^drp_state_reg[6]_0\(4),
      O => \progclk_sel_store[14]_i_1_n_0\
    );
\progclk_sel_store[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAABAAAAAAAAAA"
    )
        port map (
      I0 => \^q\(2),
      I1 => p_0_in7_in,
      I2 => p_1_in5_in,
      I3 => p_2_in8_in,
      I4 => p_11_in,
      I5 => \^cpll_cal_state_reg[8]_1\,
      O => \progclk_sel_store[14]_i_2_n_0\
    );
\progclk_sel_store_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \progclk_sel_store[14]_i_1_n_0\,
      D => \progdiv_cfg_store_reg[15]_0\(0),
      Q => \progclk_sel_store_reg_n_0_[0]\,
      R => '0'
    );
\progclk_sel_store_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \progclk_sel_store[14]_i_1_n_0\,
      D => \progdiv_cfg_store_reg[15]_0\(10),
      Q => \progclk_sel_store_reg_n_0_[10]\,
      R => '0'
    );
\progclk_sel_store_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \progclk_sel_store[14]_i_1_n_0\,
      D => \progdiv_cfg_store_reg[15]_0\(11),
      Q => \progclk_sel_store_reg_n_0_[11]\,
      R => '0'
    );
\progclk_sel_store_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \progclk_sel_store[14]_i_1_n_0\,
      D => \progdiv_cfg_store_reg[15]_0\(12),
      Q => \progclk_sel_store_reg_n_0_[12]\,
      R => '0'
    );
\progclk_sel_store_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \progclk_sel_store[14]_i_1_n_0\,
      D => \progdiv_cfg_store_reg[15]_0\(13),
      Q => \progclk_sel_store_reg_n_0_[13]\,
      R => '0'
    );
\progclk_sel_store_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \progclk_sel_store[14]_i_1_n_0\,
      D => \progdiv_cfg_store_reg[15]_0\(14),
      Q => \progclk_sel_store_reg_n_0_[14]\,
      R => '0'
    );
\progclk_sel_store_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \progclk_sel_store[14]_i_1_n_0\,
      D => \progdiv_cfg_store_reg[15]_0\(1),
      Q => \progclk_sel_store_reg_n_0_[1]\,
      R => '0'
    );
\progclk_sel_store_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \progclk_sel_store[14]_i_1_n_0\,
      D => \progdiv_cfg_store_reg[15]_0\(2),
      Q => \progclk_sel_store_reg_n_0_[2]\,
      R => '0'
    );
\progclk_sel_store_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \progclk_sel_store[14]_i_1_n_0\,
      D => \progdiv_cfg_store_reg[15]_0\(3),
      Q => \progclk_sel_store_reg_n_0_[3]\,
      R => '0'
    );
\progclk_sel_store_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \progclk_sel_store[14]_i_1_n_0\,
      D => \progdiv_cfg_store_reg[15]_0\(4),
      Q => \progclk_sel_store_reg_n_0_[4]\,
      R => '0'
    );
\progclk_sel_store_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \progclk_sel_store[14]_i_1_n_0\,
      D => \progdiv_cfg_store_reg[15]_0\(5),
      Q => \progclk_sel_store_reg_n_0_[5]\,
      R => '0'
    );
\progclk_sel_store_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \progclk_sel_store[14]_i_1_n_0\,
      D => \progdiv_cfg_store_reg[15]_0\(6),
      Q => \progclk_sel_store_reg_n_0_[6]\,
      R => '0'
    );
\progclk_sel_store_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \progclk_sel_store[14]_i_1_n_0\,
      D => \progdiv_cfg_store_reg[15]_0\(7),
      Q => \progclk_sel_store_reg_n_0_[7]\,
      R => '0'
    );
\progclk_sel_store_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \progclk_sel_store[14]_i_1_n_0\,
      D => \progdiv_cfg_store_reg[15]_0\(8),
      Q => \progclk_sel_store_reg_n_0_[8]\,
      R => '0'
    );
\progclk_sel_store_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \progclk_sel_store[14]_i_1_n_0\,
      D => \progdiv_cfg_store_reg[15]_0\(9),
      Q => \progclk_sel_store_reg_n_0_[9]\,
      R => '0'
    );
\progdiv_cfg_store[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \progdiv_cfg_store[15]_i_3_n_0\,
      I1 => \cpll_cal_state[27]_i_2_n_0\,
      I2 => p_1_in5_in,
      I3 => p_25_in,
      I4 => cal_on_tx_reset_in_sync,
      I5 => \^drp_state_reg[6]_0\(4),
      O => \progdiv_cfg_store[15]_i_1_n_0\
    );
\progdiv_cfg_store[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFD"
    )
        port map (
      I0 => \progdiv_cfg_store[15]_i_4_n_0\,
      I1 => \progdiv_cfg_store[15]_i_5_n_0\,
      I2 => \progdiv_cfg_store_reg[15]_0\(15),
      I3 => p_1_in,
      I4 => p_2_in8_in,
      I5 => p_11_in,
      O => progdiv_cfg_store(15)
    );
\progdiv_cfg_store[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAABAAAAAAAAA"
    )
        port map (
      I0 => p_1_in,
      I1 => \progdiv_cfg_store[15]_i_5_n_0\,
      I2 => \^q\(9),
      I3 => p_2_in8_in,
      I4 => p_11_in,
      I5 => \progdiv_cfg_store[15]_i_4_n_0\,
      O => \progdiv_cfg_store[15]_i_3_n_0\
    );
\progdiv_cfg_store[15]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => p_0_in_0,
      I1 => p_0_in0_in,
      I2 => \cpll_cal_state_reg_n_0_[12]\,
      I3 => \^q\(4),
      I4 => \cpll_cal_state[20]_i_3_n_0\,
      O => \progdiv_cfg_store[15]_i_4_n_0\
    );
\progdiv_cfg_store[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(3),
      I1 => p_0_in3_in,
      O => \progdiv_cfg_store[15]_i_5_n_0\
    );
\progdiv_cfg_store_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \progdiv_cfg_store[15]_i_1_n_0\,
      D => \progdiv_cfg_store_reg[15]_0\(0),
      Q => \progdiv_cfg_store_reg_n_0_[0]\,
      R => '0'
    );
\progdiv_cfg_store_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \progdiv_cfg_store[15]_i_1_n_0\,
      D => \progdiv_cfg_store_reg[15]_0\(10),
      Q => \progdiv_cfg_store_reg_n_0_[10]\,
      R => '0'
    );
\progdiv_cfg_store_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \progdiv_cfg_store[15]_i_1_n_0\,
      D => \progdiv_cfg_store_reg[15]_0\(11),
      Q => \progdiv_cfg_store_reg_n_0_[11]\,
      R => '0'
    );
\progdiv_cfg_store_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \progdiv_cfg_store[15]_i_1_n_0\,
      D => \progdiv_cfg_store_reg[15]_0\(12),
      Q => \progdiv_cfg_store_reg_n_0_[12]\,
      R => '0'
    );
\progdiv_cfg_store_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \progdiv_cfg_store[15]_i_1_n_0\,
      D => \progdiv_cfg_store_reg[15]_0\(13),
      Q => \progdiv_cfg_store_reg_n_0_[13]\,
      R => '0'
    );
\progdiv_cfg_store_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \progdiv_cfg_store[15]_i_1_n_0\,
      D => \progdiv_cfg_store_reg[15]_0\(14),
      Q => \progdiv_cfg_store_reg_n_0_[14]\,
      R => '0'
    );
\progdiv_cfg_store_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \progdiv_cfg_store[15]_i_1_n_0\,
      D => progdiv_cfg_store(15),
      Q => \progdiv_cfg_store_reg_n_0_[15]\,
      R => '0'
    );
\progdiv_cfg_store_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \progdiv_cfg_store[15]_i_1_n_0\,
      D => \progdiv_cfg_store_reg[15]_0\(1),
      Q => \progdiv_cfg_store_reg_n_0_[1]\,
      R => '0'
    );
\progdiv_cfg_store_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \progdiv_cfg_store[15]_i_1_n_0\,
      D => \progdiv_cfg_store_reg[15]_0\(2),
      Q => \progdiv_cfg_store_reg_n_0_[2]\,
      R => '0'
    );
\progdiv_cfg_store_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \progdiv_cfg_store[15]_i_1_n_0\,
      D => \progdiv_cfg_store_reg[15]_0\(3),
      Q => \progdiv_cfg_store_reg_n_0_[3]\,
      R => '0'
    );
\progdiv_cfg_store_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \progdiv_cfg_store[15]_i_1_n_0\,
      D => \progdiv_cfg_store_reg[15]_0\(4),
      Q => \progdiv_cfg_store_reg_n_0_[4]\,
      R => '0'
    );
\progdiv_cfg_store_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \progdiv_cfg_store[15]_i_1_n_0\,
      D => \progdiv_cfg_store_reg[15]_0\(5),
      Q => \progdiv_cfg_store_reg_n_0_[5]\,
      R => '0'
    );
\progdiv_cfg_store_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \progdiv_cfg_store[15]_i_1_n_0\,
      D => \progdiv_cfg_store_reg[15]_0\(6),
      Q => \progdiv_cfg_store_reg_n_0_[6]\,
      R => '0'
    );
\progdiv_cfg_store_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \progdiv_cfg_store[15]_i_1_n_0\,
      D => \progdiv_cfg_store_reg[15]_0\(7),
      Q => \progdiv_cfg_store_reg_n_0_[7]\,
      R => '0'
    );
\progdiv_cfg_store_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \progdiv_cfg_store[15]_i_1_n_0\,
      D => \progdiv_cfg_store_reg[15]_0\(8),
      Q => \progdiv_cfg_store_reg_n_0_[8]\,
      R => '0'
    );
\progdiv_cfg_store_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \progdiv_cfg_store[15]_i_1_n_0\,
      D => \progdiv_cfg_store_reg[15]_0\(9),
      Q => \progdiv_cfg_store_reg_n_0_[9]\,
      R => '0'
    );
rd_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => p_1_in5_in,
      I1 => p_1_in,
      I2 => p_2_in8_in,
      I3 => \^q\(1),
      O => \cpll_cal_state_reg[5]_2\
    );
rd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rd_reg_1,
      Q => \^rd_reg_0\,
      R => cal_on_tx_reset_in_sync
    );
\repeat_ctr[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_11_in,
      I1 => \repeat_ctr_reg_n_0_[0]\,
      O => \repeat_ctr[0]_i_1_n_0\
    );
\repeat_ctr[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => p_11_in,
      I1 => \repeat_ctr_reg_n_0_[0]\,
      I2 => \repeat_ctr_reg_n_0_[1]\,
      O => \repeat_ctr[1]_i_1_n_0\
    );
\repeat_ctr[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2888"
    )
        port map (
      I0 => p_11_in,
      I1 => \repeat_ctr_reg_n_0_[2]\,
      I2 => \repeat_ctr_reg_n_0_[1]\,
      I3 => \repeat_ctr_reg_n_0_[0]\,
      O => \repeat_ctr[2]_i_1_n_0\
    );
\repeat_ctr[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"28888888"
    )
        port map (
      I0 => p_11_in,
      I1 => \repeat_ctr_reg_n_0_[3]\,
      I2 => \repeat_ctr_reg_n_0_[2]\,
      I3 => \repeat_ctr_reg_n_0_[0]\,
      I4 => \repeat_ctr_reg_n_0_[1]\,
      O => \repeat_ctr[3]_i_2_n_0\
    );
\repeat_ctr[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \repeat_ctr_reg_n_0_[3]\,
      I1 => \repeat_ctr_reg_n_0_[2]\,
      I2 => \repeat_ctr_reg_n_0_[0]\,
      I3 => \repeat_ctr_reg_n_0_[1]\,
      O => \repeat_ctr[3]_i_3_n_0\
    );
\repeat_ctr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => U_TXOUTCLK_FREQ_COUNTER_n_0,
      D => \repeat_ctr[0]_i_1_n_0\,
      Q => \repeat_ctr_reg_n_0_[0]\,
      R => '0'
    );
\repeat_ctr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => U_TXOUTCLK_FREQ_COUNTER_n_0,
      D => \repeat_ctr[1]_i_1_n_0\,
      Q => \repeat_ctr_reg_n_0_[1]\,
      R => '0'
    );
\repeat_ctr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => U_TXOUTCLK_FREQ_COUNTER_n_0,
      D => \repeat_ctr[2]_i_1_n_0\,
      Q => \repeat_ctr_reg_n_0_[2]\,
      R => '0'
    );
\repeat_ctr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => U_TXOUTCLK_FREQ_COUNTER_n_0,
      D => \repeat_ctr[3]_i_2_n_0\,
      Q => \repeat_ctr_reg_n_0_[3]\,
      R => '0'
    );
\rst_in_meta_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^user_cplllock_out_reg_0\,
      O => rst_in0
    );
status_store_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => p_1_in5_in,
      I1 => \^q\(2),
      I2 => p_29_in,
      I3 => p_0_in7_in,
      O => \cpll_cal_state_reg[5]_1\
    );
status_store_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => status_store_reg_1,
      Q => \^status_store_reg_0\,
      R => '0'
    );
\txoutclksel_int[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => txoutclksel_int(2),
      I1 => \cpll_cal_state_reg_n_0_[12]\,
      I2 => \^q\(0),
      O => \txoutclksel_int[2]_i_1_n_0\
    );
\txoutclksel_int_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \txoutclksel_int[2]_i_1_n_0\,
      Q => txoutclksel_int(2),
      R => '0'
    );
txprogdivreset_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => txprogdivreset_int_reg_0,
      Q => \^txprogdivreset_int\,
      R => cal_on_tx_reset_in_sync
    );
wait_ctr0_carry: unisim.vcomponents.CARRY8
     port map (
      CI => \wait_ctr_reg_n_0_[0]\,
      CI_TOP => '0',
      CO(7) => wait_ctr0_carry_n_0,
      CO(6) => wait_ctr0_carry_n_1,
      CO(5) => wait_ctr0_carry_n_2,
      CO(4) => wait_ctr0_carry_n_3,
      CO(3) => wait_ctr0_carry_n_4,
      CO(2) => wait_ctr0_carry_n_5,
      CO(1) => wait_ctr0_carry_n_6,
      CO(0) => wait_ctr0_carry_n_7,
      DI(7 downto 0) => B"00000000",
      O(7) => wait_ctr0_carry_n_8,
      O(6) => wait_ctr0_carry_n_9,
      O(5) => wait_ctr0_carry_n_10,
      O(4) => wait_ctr0_carry_n_11,
      O(3) => wait_ctr0_carry_n_12,
      O(2) => wait_ctr0_carry_n_13,
      O(1) => wait_ctr0_carry_n_14,
      O(0) => wait_ctr0_carry_n_15,
      S(7) => \wait_ctr_reg_n_0_[8]\,
      S(6) => \wait_ctr_reg_n_0_[7]\,
      S(5) => \wait_ctr_reg_n_0_[6]\,
      S(4) => \wait_ctr_reg_n_0_[5]\,
      S(3) => \wait_ctr_reg_n_0_[4]\,
      S(2) => \wait_ctr_reg_n_0_[3]\,
      S(1) => \wait_ctr_reg_n_0_[2]\,
      S(0) => \wait_ctr_reg_n_0_[1]\
    );
\wait_ctr0_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => wait_ctr0_carry_n_0,
      CI_TOP => '0',
      CO(7) => \wait_ctr0_carry__0_n_0\,
      CO(6) => \wait_ctr0_carry__0_n_1\,
      CO(5) => \wait_ctr0_carry__0_n_2\,
      CO(4) => \wait_ctr0_carry__0_n_3\,
      CO(3) => \wait_ctr0_carry__0_n_4\,
      CO(2) => \wait_ctr0_carry__0_n_5\,
      CO(1) => \wait_ctr0_carry__0_n_6\,
      CO(0) => \wait_ctr0_carry__0_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \wait_ctr0_carry__0_n_8\,
      O(6) => \wait_ctr0_carry__0_n_9\,
      O(5) => \wait_ctr0_carry__0_n_10\,
      O(4) => \wait_ctr0_carry__0_n_11\,
      O(3) => \wait_ctr0_carry__0_n_12\,
      O(2) => \wait_ctr0_carry__0_n_13\,
      O(1) => \wait_ctr0_carry__0_n_14\,
      O(0) => \wait_ctr0_carry__0_n_15\,
      S(7) => \wait_ctr_reg_n_0_[16]\,
      S(6) => \wait_ctr_reg_n_0_[15]\,
      S(5) => \wait_ctr_reg_n_0_[14]\,
      S(4) => \wait_ctr_reg_n_0_[13]\,
      S(3) => \wait_ctr_reg_n_0_[12]\,
      S(2) => \wait_ctr_reg_n_0_[11]\,
      S(1) => \wait_ctr_reg_n_0_[10]\,
      S(0) => \wait_ctr_reg_n_0_[9]\
    );
\wait_ctr0_carry__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \wait_ctr0_carry__0_n_0\,
      CI_TOP => '0',
      CO(7) => \NLW_wait_ctr0_carry__1_CO_UNCONNECTED\(7),
      CO(6) => \wait_ctr0_carry__1_n_1\,
      CO(5) => \wait_ctr0_carry__1_n_2\,
      CO(4) => \wait_ctr0_carry__1_n_3\,
      CO(3) => \wait_ctr0_carry__1_n_4\,
      CO(2) => \wait_ctr0_carry__1_n_5\,
      CO(1) => \wait_ctr0_carry__1_n_6\,
      CO(0) => \wait_ctr0_carry__1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \wait_ctr0_carry__1_n_8\,
      O(6) => \wait_ctr0_carry__1_n_9\,
      O(5) => \wait_ctr0_carry__1_n_10\,
      O(4) => \wait_ctr0_carry__1_n_11\,
      O(3) => \wait_ctr0_carry__1_n_12\,
      O(2) => \wait_ctr0_carry__1_n_13\,
      O(1) => \wait_ctr0_carry__1_n_14\,
      O(0) => \wait_ctr0_carry__1_n_15\,
      S(7) => \wait_ctr_reg_n_0_[24]\,
      S(6) => \wait_ctr_reg_n_0_[23]\,
      S(5) => \wait_ctr_reg_n_0_[22]\,
      S(4) => \wait_ctr_reg_n_0_[21]\,
      S(3) => \wait_ctr_reg_n_0_[20]\,
      S(2) => \wait_ctr_reg_n_0_[19]\,
      S(1) => \wait_ctr_reg_n_0_[18]\,
      S(0) => \wait_ctr_reg_n_0_[17]\
    );
\wait_ctr[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \wait_ctr[24]_i_9_n_0\,
      I1 => \wait_ctr_reg_n_0_[0]\,
      I2 => \^q\(0),
      I3 => p_0_in_0,
      O => \wait_ctr[0]_i_1_n_0\
    );
\wait_ctr[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \wait_ctr[24]_i_9_n_0\,
      I1 => \wait_ctr0_carry__0_n_14\,
      I2 => \^q\(0),
      I3 => p_0_in_0,
      O => \wait_ctr[10]_i_1_n_0\
    );
\wait_ctr[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \wait_ctr[24]_i_9_n_0\,
      I1 => \wait_ctr0_carry__0_n_13\,
      I2 => \^q\(0),
      I3 => p_0_in_0,
      O => \wait_ctr[11]_i_1_n_0\
    );
\wait_ctr[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \wait_ctr[24]_i_9_n_0\,
      I1 => \wait_ctr0_carry__0_n_12\,
      I2 => \^q\(0),
      I3 => p_0_in_0,
      O => \wait_ctr[12]_i_1_n_0\
    );
\wait_ctr[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \wait_ctr[24]_i_9_n_0\,
      I1 => \wait_ctr0_carry__0_n_11\,
      I2 => \^q\(0),
      I3 => p_0_in_0,
      O => \wait_ctr[13]_i_1_n_0\
    );
\wait_ctr[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \wait_ctr[24]_i_9_n_0\,
      I1 => \wait_ctr0_carry__0_n_10\,
      I2 => \^q\(0),
      I3 => p_0_in_0,
      O => \wait_ctr[14]_i_1_n_0\
    );
\wait_ctr[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \wait_ctr[24]_i_9_n_0\,
      I1 => \wait_ctr0_carry__0_n_9\,
      I2 => \^q\(0),
      I3 => p_0_in_0,
      O => \wait_ctr[15]_i_1_n_0\
    );
\wait_ctr[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \wait_ctr[24]_i_9_n_0\,
      I1 => \wait_ctr0_carry__0_n_8\,
      I2 => \^q\(0),
      I3 => p_0_in_0,
      O => \wait_ctr[16]_i_1_n_0\
    );
\wait_ctr[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \wait_ctr[24]_i_9_n_0\,
      I1 => \wait_ctr0_carry__1_n_15\,
      I2 => \^q\(0),
      I3 => p_0_in_0,
      O => \wait_ctr[17]_i_1_n_0\
    );
\wait_ctr[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \wait_ctr[24]_i_9_n_0\,
      I1 => \wait_ctr0_carry__1_n_14\,
      I2 => \^q\(0),
      I3 => p_0_in_0,
      O => \wait_ctr[18]_i_1_n_0\
    );
\wait_ctr[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \wait_ctr[24]_i_9_n_0\,
      I1 => \wait_ctr0_carry__1_n_13\,
      I2 => \^q\(0),
      I3 => p_0_in_0,
      O => \wait_ctr[19]_i_1_n_0\
    );
\wait_ctr[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \wait_ctr[24]_i_9_n_0\,
      I1 => wait_ctr0_carry_n_15,
      I2 => \^q\(0),
      I3 => p_0_in_0,
      O => \wait_ctr[1]_i_1_n_0\
    );
\wait_ctr[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \wait_ctr[24]_i_9_n_0\,
      I1 => \wait_ctr0_carry__1_n_12\,
      I2 => \^q\(0),
      I3 => p_0_in_0,
      O => \wait_ctr[20]_i_1_n_0\
    );
\wait_ctr[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \wait_ctr[24]_i_9_n_0\,
      I1 => \wait_ctr0_carry__1_n_11\,
      I2 => \^q\(0),
      I3 => p_0_in_0,
      O => \wait_ctr[21]_i_1_n_0\
    );
\wait_ctr[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \wait_ctr[24]_i_9_n_0\,
      I1 => \wait_ctr0_carry__1_n_10\,
      I2 => \^q\(0),
      I3 => p_0_in_0,
      O => \wait_ctr[22]_i_1_n_0\
    );
\wait_ctr[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \wait_ctr[24]_i_9_n_0\,
      I1 => \wait_ctr0_carry__1_n_9\,
      I2 => \^q\(0),
      I3 => p_0_in_0,
      O => \wait_ctr[23]_i_1_n_0\
    );
\wait_ctr[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0808080008080888"
    )
        port map (
      I0 => \wait_ctr[24]_i_2_n_0\,
      I1 => \wait_ctr[24]_i_4_n_0\,
      I2 => \^wait_ctr_reg[12]_0\,
      I3 => \^q\(5),
      I4 => \wait_ctr[24]_i_6_n_0\,
      I5 => \^wait_ctr_reg[14]_0\,
      O => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr[24]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \cpll_cal_state[14]_i_10_n_0\,
      I1 => \wait_ctr_reg_n_0_[17]\,
      I2 => \wait_ctr_reg_n_0_[19]\,
      I3 => \wait_ctr_reg_n_0_[22]\,
      I4 => \wait_ctr_reg_n_0_[24]\,
      I5 => \cpll_cal_state[14]_i_8_n_0\,
      O => \wait_ctr[24]_i_10_n_0\
    );
\wait_ctr[24]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEAAAAA"
    )
        port map (
      I0 => \wait_ctr_reg_n_0_[9]\,
      I1 => \wait_ctr_reg_n_0_[8]\,
      I2 => \wait_ctr_reg_n_0_[6]\,
      I3 => \wait_ctr_reg_n_0_[7]\,
      I4 => \wait_ctr[24]_i_14_n_0\,
      O => \wait_ctr[24]_i_11_n_0\
    );
\wait_ctr[24]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \wait_ctr_reg_n_0_[24]\,
      I1 => \wait_ctr_reg_n_0_[22]\,
      I2 => \wait_ctr_reg_n_0_[19]\,
      I3 => \wait_ctr_reg_n_0_[17]\,
      I4 => \cpll_cal_state[14]_i_10_n_0\,
      O => \wait_ctr[24]_i_12_n_0\
    );
\wait_ctr[24]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01FF01FF01FFFFFF"
    )
        port map (
      I0 => \wait_ctr_reg_n_0_[10]\,
      I1 => \wait_ctr_reg_n_0_[11]\,
      I2 => \wait_ctr_reg_n_0_[12]\,
      I3 => \wait_ctr_reg_n_0_[13]\,
      I4 => \wait_ctr[24]_i_15_n_0\,
      I5 => \cpll_cal_state[14]_i_5_n_0\,
      O => \wait_ctr[24]_i_13_n_0\
    );
\wait_ctr[24]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFEFE"
    )
        port map (
      I0 => \wait_ctr_reg_n_0_[7]\,
      I1 => \wait_ctr_reg_n_0_[4]\,
      I2 => \wait_ctr_reg_n_0_[5]\,
      I3 => \wait_ctr_reg_n_0_[2]\,
      I4 => \wait_ctr_reg_n_0_[3]\,
      O => \wait_ctr[24]_i_14_n_0\
    );
\wait_ctr[24]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \wait_ctr_reg_n_0_[3]\,
      I1 => \wait_ctr_reg_n_0_[4]\,
      I2 => \wait_ctr_reg_n_0_[6]\,
      I3 => \wait_ctr_reg_n_0_[5]\,
      I4 => \wait_ctr_reg_n_0_[7]\,
      O => \wait_ctr[24]_i_15_n_0\
    );
\wait_ctr[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555555554"
    )
        port map (
      I0 => cal_on_tx_reset_in_sync,
      I1 => \wait_ctr[24]_i_8_n_0\,
      I2 => \^q\(4),
      I3 => \^q\(7),
      I4 => \^q\(11),
      I5 => \^q\(0),
      O => \wait_ctr[24]_i_2_n_0\
    );
\wait_ctr[24]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \wait_ctr[24]_i_9_n_0\,
      I1 => \wait_ctr0_carry__1_n_8\,
      I2 => \^q\(0),
      I3 => p_0_in_0,
      O => \wait_ctr[24]_i_3_n_0\
    );
\wait_ctr[24]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555554"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(7),
      I2 => \^q\(6),
      I3 => \^q\(5),
      I4 => p_14_in,
      O => \wait_ctr[24]_i_4_n_0\
    );
\wait_ctr[24]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAAAAAA"
    )
        port map (
      I0 => \wait_ctr[24]_i_10_n_0\,
      I1 => \wait_ctr_reg_n_0_[12]\,
      I2 => \wait_ctr_reg_n_0_[10]\,
      I3 => \wait_ctr_reg_n_0_[11]\,
      I4 => \wait_ctr[24]_i_11_n_0\,
      O => \^wait_ctr_reg[12]_0\
    );
\wait_ctr[24]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(6),
      O => \wait_ctr[24]_i_6_n_0\
    );
\wait_ctr[24]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0008AAAA"
    )
        port map (
      I0 => \wait_ctr[24]_i_12_n_0\,
      I1 => \wait_ctr[24]_i_13_n_0\,
      I2 => \wait_ctr_reg_n_0_[14]\,
      I3 => \wait_ctr_reg_n_0_[15]\,
      I4 => \wait_ctr_reg_n_0_[16]\,
      O => \^wait_ctr_reg[14]_0\
    );
\wait_ctr[24]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFEFFFFFFFE"
    )
        port map (
      I0 => p_14_in,
      I1 => \^q\(8),
      I2 => \^q\(5),
      I3 => \^q\(6),
      I4 => p_0_in_0,
      I5 => \^drp_state_reg[6]_0\(4),
      O => \wait_ctr[24]_i_8_n_0\
    );
\wait_ctr[24]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA00000002"
    )
        port map (
      I0 => \^wait_ctr_reg[11]_0\,
      I1 => p_14_in,
      I2 => \^q\(5),
      I3 => \^q\(6),
      I4 => \^q\(7),
      I5 => \^q\(4),
      O => \wait_ctr[24]_i_9_n_0\
    );
\wait_ctr[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \wait_ctr[24]_i_9_n_0\,
      I1 => wait_ctr0_carry_n_14,
      I2 => \^q\(0),
      I3 => p_0_in_0,
      O => \wait_ctr[2]_i_1_n_0\
    );
\wait_ctr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \wait_ctr[24]_i_9_n_0\,
      I1 => wait_ctr0_carry_n_13,
      I2 => \^q\(0),
      I3 => p_0_in_0,
      O => \wait_ctr[3]_i_1_n_0\
    );
\wait_ctr[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \wait_ctr[24]_i_9_n_0\,
      I1 => wait_ctr0_carry_n_12,
      I2 => \^q\(0),
      I3 => p_0_in_0,
      O => \wait_ctr[4]_i_1_n_0\
    );
\wait_ctr[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \wait_ctr[24]_i_9_n_0\,
      I1 => wait_ctr0_carry_n_11,
      I2 => \^q\(0),
      I3 => p_0_in_0,
      O => \wait_ctr[5]_i_1_n_0\
    );
\wait_ctr[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \wait_ctr[24]_i_9_n_0\,
      I1 => wait_ctr0_carry_n_10,
      I2 => \^q\(0),
      I3 => p_0_in_0,
      O => \wait_ctr[6]_i_1_n_0\
    );
\wait_ctr[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \wait_ctr[24]_i_9_n_0\,
      I1 => wait_ctr0_carry_n_9,
      I2 => \^q\(0),
      I3 => p_0_in_0,
      O => \wait_ctr[7]_i_1_n_0\
    );
\wait_ctr[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \wait_ctr[24]_i_9_n_0\,
      I1 => wait_ctr0_carry_n_8,
      I2 => \^q\(0),
      I3 => p_0_in_0,
      O => \wait_ctr[8]_i_1_n_0\
    );
\wait_ctr[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \wait_ctr[24]_i_9_n_0\,
      I1 => \wait_ctr0_carry__0_n_15\,
      I2 => \^q\(0),
      I3 => p_0_in_0,
      O => \wait_ctr[9]_i_1_n_0\
    );
\wait_ctr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[24]_i_2_n_0\,
      D => \wait_ctr[0]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[0]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[24]_i_2_n_0\,
      D => \wait_ctr[10]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[10]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[24]_i_2_n_0\,
      D => \wait_ctr[11]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[11]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[24]_i_2_n_0\,
      D => \wait_ctr[12]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[12]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[24]_i_2_n_0\,
      D => \wait_ctr[13]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[13]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[24]_i_2_n_0\,
      D => \wait_ctr[14]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[14]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[24]_i_2_n_0\,
      D => \wait_ctr[15]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[15]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[24]_i_2_n_0\,
      D => \wait_ctr[16]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[16]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[24]_i_2_n_0\,
      D => \wait_ctr[17]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[17]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[24]_i_2_n_0\,
      D => \wait_ctr[18]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[18]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[24]_i_2_n_0\,
      D => \wait_ctr[19]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[19]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[24]_i_2_n_0\,
      D => \wait_ctr[1]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[1]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[24]_i_2_n_0\,
      D => \wait_ctr[20]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[20]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[24]_i_2_n_0\,
      D => \wait_ctr[21]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[21]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[24]_i_2_n_0\,
      D => \wait_ctr[22]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[22]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[24]_i_2_n_0\,
      D => \wait_ctr[23]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[23]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[24]_i_2_n_0\,
      D => \wait_ctr[24]_i_3_n_0\,
      Q => \wait_ctr_reg_n_0_[24]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[24]_i_2_n_0\,
      D => \wait_ctr[2]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[2]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[24]_i_2_n_0\,
      D => \wait_ctr[3]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[3]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[24]_i_2_n_0\,
      D => \wait_ctr[4]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[4]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[24]_i_2_n_0\,
      D => \wait_ctr[5]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[5]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[24]_i_2_n_0\,
      D => \wait_ctr[6]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[6]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[24]_i_2_n_0\,
      D => \wait_ctr[7]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[7]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[24]_i_2_n_0\,
      D => \wait_ctr[8]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[8]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[24]_i_2_n_0\,
      D => \wait_ctr[9]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[9]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
wr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => wr_reg_0,
      Q => \^wr\,
      R => cal_on_tx_reset_in_sync
    );
\x0e1_store[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^drp_state_reg[6]_0\(4),
      I2 => cal_on_tx_reset_in_sync,
      O => x0e1_store
    );
\x0e1_store_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => x0e1_store,
      D => \progdiv_cfg_store_reg[15]_0\(0),
      Q => data2(0),
      R => '0'
    );
\x0e1_store_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => x0e1_store,
      D => \progdiv_cfg_store_reg[15]_0\(12),
      Q => data2(12),
      R => '0'
    );
\x0e1_store_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => x0e1_store,
      D => \progdiv_cfg_store_reg[15]_0\(13),
      Q => data2(13),
      R => '0'
    );
\x0e1_store_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => x0e1_store,
      D => \progdiv_cfg_store_reg[15]_0\(14),
      Q => data2(14),
      R => '0'
    );
\x0e1_store_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => x0e1_store,
      D => \progdiv_cfg_store_reg[15]_0\(1),
      Q => data2(1),
      R => '0'
    );
\x0e1_store_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => x0e1_store,
      D => \progdiv_cfg_store_reg[15]_0\(2),
      Q => data2(2),
      R => '0'
    );
\x0e1_store_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => x0e1_store,
      D => \progdiv_cfg_store_reg[15]_0\(3),
      Q => data2(3),
      R => '0'
    );
\x0e1_store_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => x0e1_store,
      D => \progdiv_cfg_store_reg[15]_0\(4),
      Q => data2(4),
      R => '0'
    );
\x0e1_store_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => x0e1_store,
      D => \progdiv_cfg_store_reg[15]_0\(5),
      Q => data2(5),
      R => '0'
    );
\x0e1_store_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => x0e1_store,
      D => \progdiv_cfg_store_reg[15]_0\(6),
      Q => data2(6),
      R => '0'
    );
\x0e1_store_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => x0e1_store,
      D => \progdiv_cfg_store_reg[15]_0\(7),
      Q => data2(7),
      R => '0'
    );
\x0e1_store_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => x0e1_store,
      D => \progdiv_cfg_store_reg[15]_0\(8),
      Q => data2(8),
      R => '0'
    );
\x0e1_store_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => x0e1_store,
      D => \progdiv_cfg_store_reg[15]_0\(9),
      Q => data2(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity quadsgmii_0_TEST_quadsgmii_0_TEST_sgmii_adapt is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    gmii_tx_en_ch0 : out STD_LOGIC;
    gmii_tx_er_ch0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    reset_out : in STD_LOGIC;
    userclk2 : in STD_LOGIC;
    gmii_tx_en_ch0_int1 : in STD_LOGIC;
    gmii_tx_er_ch0_int1 : in STD_LOGIC;
    speed_is_10_100_ch0 : in STD_LOGIC;
    speed_is_100_ch0 : in STD_LOGIC;
    \gmii_txd_out_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmii_0_TEST_quadsgmii_0_TEST_sgmii_adapt : entity is "quadsgmii_0_TEST_sgmii_adapt";
end quadsgmii_0_TEST_quadsgmii_0_TEST_sgmii_adapt;

architecture STRUCTURE of quadsgmii_0_TEST_quadsgmii_0_TEST_sgmii_adapt is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal speed_is_100_resync : STD_LOGIC;
  signal speed_is_10_100_resync : STD_LOGIC;
begin
  E(0) <= \^e\(0);
clock_generation: entity work.quadsgmii_0_TEST_quadsgmii_0_TEST_clk_gen_49
     port map (
      E(0) => \^e\(0),
      data_out => speed_is_100_resync,
      reset_out => reset_out,
      sgmii_clk_en_reg_0 => speed_is_10_100_resync,
      userclk2 => userclk2
    );
resync_speed_100: entity work.quadsgmii_0_TEST_quadsgmii_0_TEST_sync_block_50
     port map (
      data_out => speed_is_100_resync,
      speed_is_100_ch0 => speed_is_100_ch0,
      userclk2 => userclk2
    );
resync_speed_10_100: entity work.quadsgmii_0_TEST_quadsgmii_0_TEST_sync_block_51
     port map (
      data_out => speed_is_10_100_resync,
      speed_is_10_100_ch0 => speed_is_10_100_ch0,
      userclk2 => userclk2
    );
transmitter: entity work.quadsgmii_0_TEST_quadsgmii_0_TEST_tx_rate_adapt_52
     port map (
      E(0) => \^e\(0),
      Q(7 downto 0) => Q(7 downto 0),
      gmii_tx_en_ch0 => gmii_tx_en_ch0,
      gmii_tx_en_ch0_int1 => gmii_tx_en_ch0_int1,
      gmii_tx_er_ch0 => gmii_tx_er_ch0,
      gmii_tx_er_ch0_int1 => gmii_tx_er_ch0_int1,
      \gmii_txd_out_reg[7]_0\(7 downto 0) => \gmii_txd_out_reg[7]\(7 downto 0),
      reset_out => reset_out,
      userclk2 => userclk2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity quadsgmii_0_TEST_quadsgmii_0_TEST_sgmii_adapt_32 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    gmii_tx_en_ch1 : out STD_LOGIC;
    gmii_tx_er_ch1 : out STD_LOGIC;
    \gmii_txd_out_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    reset_out : in STD_LOGIC;
    userclk2 : in STD_LOGIC;
    gmii_tx_en_ch1_int1 : in STD_LOGIC;
    gmii_tx_er_ch1_int1 : in STD_LOGIC;
    speed_is_10_100_ch1 : in STD_LOGIC;
    speed_is_100_ch1 : in STD_LOGIC;
    \gmii_txd_out_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmii_0_TEST_quadsgmii_0_TEST_sgmii_adapt_32 : entity is "quadsgmii_0_TEST_sgmii_adapt";
end quadsgmii_0_TEST_quadsgmii_0_TEST_sgmii_adapt_32;

architecture STRUCTURE of quadsgmii_0_TEST_quadsgmii_0_TEST_sgmii_adapt_32 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal speed_is_100_resync : STD_LOGIC;
  signal speed_is_10_100_resync : STD_LOGIC;
begin
  E(0) <= \^e\(0);
clock_generation: entity work.quadsgmii_0_TEST_quadsgmii_0_TEST_clk_gen_43
     port map (
      E(0) => \^e\(0),
      data_out => speed_is_100_resync,
      reset_out => reset_out,
      sgmii_clk_en_reg_0 => speed_is_10_100_resync,
      userclk2 => userclk2
    );
resync_speed_100: entity work.quadsgmii_0_TEST_quadsgmii_0_TEST_sync_block_44
     port map (
      data_out => speed_is_100_resync,
      speed_is_100_ch1 => speed_is_100_ch1,
      userclk2 => userclk2
    );
resync_speed_10_100: entity work.quadsgmii_0_TEST_quadsgmii_0_TEST_sync_block_45
     port map (
      data_out => speed_is_10_100_resync,
      speed_is_10_100_ch1 => speed_is_10_100_ch1,
      userclk2 => userclk2
    );
transmitter: entity work.quadsgmii_0_TEST_quadsgmii_0_TEST_tx_rate_adapt_46
     port map (
      E(0) => \^e\(0),
      gmii_tx_en_ch1 => gmii_tx_en_ch1,
      gmii_tx_en_ch1_int1 => gmii_tx_en_ch1_int1,
      gmii_tx_er_ch1 => gmii_tx_er_ch1,
      gmii_tx_er_ch1_int1 => gmii_tx_er_ch1_int1,
      \gmii_txd_out_reg[7]_0\(7 downto 0) => \gmii_txd_out_reg[7]\(7 downto 0),
      \gmii_txd_out_reg[7]_1\(7 downto 0) => \gmii_txd_out_reg[7]_0\(7 downto 0),
      reset_out => reset_out,
      userclk2 => userclk2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity quadsgmii_0_TEST_quadsgmii_0_TEST_sgmii_adapt_33 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    gmii_tx_en_ch2 : out STD_LOGIC;
    gmii_tx_er_ch2 : out STD_LOGIC;
    \gmii_txd_out_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    reset_out : in STD_LOGIC;
    userclk2 : in STD_LOGIC;
    gmii_tx_en_ch2_int1 : in STD_LOGIC;
    gmii_tx_er_ch2_int1 : in STD_LOGIC;
    speed_is_10_100_ch2 : in STD_LOGIC;
    speed_is_100_ch2 : in STD_LOGIC;
    \gmii_txd_out_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmii_0_TEST_quadsgmii_0_TEST_sgmii_adapt_33 : entity is "quadsgmii_0_TEST_sgmii_adapt";
end quadsgmii_0_TEST_quadsgmii_0_TEST_sgmii_adapt_33;

architecture STRUCTURE of quadsgmii_0_TEST_quadsgmii_0_TEST_sgmii_adapt_33 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal speed_is_100_resync : STD_LOGIC;
  signal speed_is_10_100_resync : STD_LOGIC;
begin
  E(0) <= \^e\(0);
clock_generation: entity work.quadsgmii_0_TEST_quadsgmii_0_TEST_clk_gen_37
     port map (
      E(0) => \^e\(0),
      data_out => speed_is_100_resync,
      reset_out => reset_out,
      sgmii_clk_en_reg_0 => speed_is_10_100_resync,
      userclk2 => userclk2
    );
resync_speed_100: entity work.quadsgmii_0_TEST_quadsgmii_0_TEST_sync_block_38
     port map (
      data_out => speed_is_100_resync,
      speed_is_100_ch2 => speed_is_100_ch2,
      userclk2 => userclk2
    );
resync_speed_10_100: entity work.quadsgmii_0_TEST_quadsgmii_0_TEST_sync_block_39
     port map (
      data_out => speed_is_10_100_resync,
      speed_is_10_100_ch2 => speed_is_10_100_ch2,
      userclk2 => userclk2
    );
transmitter: entity work.quadsgmii_0_TEST_quadsgmii_0_TEST_tx_rate_adapt_40
     port map (
      E(0) => \^e\(0),
      gmii_tx_en_ch2 => gmii_tx_en_ch2,
      gmii_tx_en_ch2_int1 => gmii_tx_en_ch2_int1,
      gmii_tx_er_ch2 => gmii_tx_er_ch2,
      gmii_tx_er_ch2_int1 => gmii_tx_er_ch2_int1,
      \gmii_txd_out_reg[7]_0\(7 downto 0) => \gmii_txd_out_reg[7]\(7 downto 0),
      \gmii_txd_out_reg[7]_1\(7 downto 0) => \gmii_txd_out_reg[7]_0\(7 downto 0),
      reset_out => reset_out,
      userclk2 => userclk2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity quadsgmii_0_TEST_quadsgmii_0_TEST_sgmii_adapt_34 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    gmii_tx_en_ch3 : out STD_LOGIC;
    gmii_tx_er_ch3 : out STD_LOGIC;
    \gmii_txd_out_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    reset_out : in STD_LOGIC;
    userclk2 : in STD_LOGIC;
    gmii_tx_en_ch3_int1 : in STD_LOGIC;
    gmii_tx_er_ch3_int1 : in STD_LOGIC;
    speed_is_10_100_ch3 : in STD_LOGIC;
    speed_is_100_ch3 : in STD_LOGIC;
    \gmii_txd_out_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmii_0_TEST_quadsgmii_0_TEST_sgmii_adapt_34 : entity is "quadsgmii_0_TEST_sgmii_adapt";
end quadsgmii_0_TEST_quadsgmii_0_TEST_sgmii_adapt_34;

architecture STRUCTURE of quadsgmii_0_TEST_quadsgmii_0_TEST_sgmii_adapt_34 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal speed_is_100_resync : STD_LOGIC;
  signal speed_is_10_100_resync : STD_LOGIC;
begin
  E(0) <= \^e\(0);
clock_generation: entity work.quadsgmii_0_TEST_quadsgmii_0_TEST_clk_gen
     port map (
      E(0) => \^e\(0),
      data_out => speed_is_100_resync,
      reset_out => reset_out,
      sgmii_clk_en_reg_0 => speed_is_10_100_resync,
      userclk2 => userclk2
    );
resync_speed_100: entity work.quadsgmii_0_TEST_quadsgmii_0_TEST_sync_block_35
     port map (
      data_out => speed_is_100_resync,
      speed_is_100_ch3 => speed_is_100_ch3,
      userclk2 => userclk2
    );
resync_speed_10_100: entity work.quadsgmii_0_TEST_quadsgmii_0_TEST_sync_block_36
     port map (
      data_out => speed_is_10_100_resync,
      speed_is_10_100_ch3 => speed_is_10_100_ch3,
      userclk2 => userclk2
    );
transmitter: entity work.quadsgmii_0_TEST_quadsgmii_0_TEST_tx_rate_adapt
     port map (
      E(0) => \^e\(0),
      gmii_tx_en_ch3 => gmii_tx_en_ch3,
      gmii_tx_en_ch3_int1 => gmii_tx_en_ch3_int1,
      gmii_tx_er_ch3 => gmii_tx_er_ch3,
      gmii_tx_er_ch3_int1 => gmii_tx_er_ch3_int1,
      \gmii_txd_out_reg[7]_0\(7 downto 0) => \gmii_txd_out_reg[7]\(7 downto 0),
      \gmii_txd_out_reg[7]_1\(7 downto 0) => \gmii_txd_out_reg[7]_0\(7 downto 0),
      reset_out => reset_out,
      userclk2 => userclk2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity quadsgmii_0_TEST_quadsgmii_0_TEST_sgmii_adapt_56 is
  port (
    gmii_rx_dv_out : out STD_LOGIC;
    gmii_rx_er_out : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    reset_out : in STD_LOGIC;
    userclk2 : in STD_LOGIC;
    gmii_rx_dv_ch0 : in STD_LOGIC;
    gmii_rx_er_ch0 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    speed_is_10_100_ch0 : in STD_LOGIC;
    speed_is_100_ch0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmii_0_TEST_quadsgmii_0_TEST_sgmii_adapt_56 : entity is "quadsgmii_0_TEST_sgmii_adapt";
end quadsgmii_0_TEST_quadsgmii_0_TEST_sgmii_adapt_56;

architecture STRUCTURE of quadsgmii_0_TEST_quadsgmii_0_TEST_sgmii_adapt_56 is
  signal clock_generation_n_0 : STD_LOGIC;
  signal speed_is_100_resync : STD_LOGIC;
  signal speed_is_10_100_resync : STD_LOGIC;
begin
clock_generation: entity work.quadsgmii_0_TEST_quadsgmii_0_TEST_clk_gen_77
     port map (
      data_out => speed_is_100_resync,
      reset_out => reset_out,
      sgmii_clk_en_reg_0 => clock_generation_n_0,
      sgmii_clk_en_reg_1 => speed_is_10_100_resync,
      userclk2 => userclk2
    );
receiver: entity work.quadsgmii_0_TEST_quadsgmii_0_TEST_rx_rate_adapt_78
     port map (
      D(7 downto 0) => D(7 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      gmii_rx_dv_ch0 => gmii_rx_dv_ch0,
      gmii_rx_dv_out => gmii_rx_dv_out,
      gmii_rx_er_ch0 => gmii_rx_er_ch0,
      gmii_rx_er_out => gmii_rx_er_out,
      reset_out => reset_out,
      rx_er_aligned_reg_0 => clock_generation_n_0,
      userclk2 => userclk2
    );
resync_speed_100: entity work.quadsgmii_0_TEST_quadsgmii_0_TEST_sync_block_79
     port map (
      data_out => speed_is_100_resync,
      speed_is_100_ch0 => speed_is_100_ch0,
      userclk2 => userclk2
    );
resync_speed_10_100: entity work.quadsgmii_0_TEST_quadsgmii_0_TEST_sync_block_80
     port map (
      data_out => speed_is_10_100_resync,
      speed_is_10_100_ch0 => speed_is_10_100_ch0,
      userclk2 => userclk2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity quadsgmii_0_TEST_quadsgmii_0_TEST_sgmii_adapt_57 is
  port (
    gmii_rx_dv_out_reg : out STD_LOGIC;
    gmii_rx_er_out_reg : out STD_LOGIC;
    \gmii_rxd_out_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    reset_out : in STD_LOGIC;
    userclk2 : in STD_LOGIC;
    gmii_rx_dv_ch1 : in STD_LOGIC;
    gmii_rx_er_ch1 : in STD_LOGIC;
    \rxd_reg1_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    speed_is_10_100_ch1 : in STD_LOGIC;
    speed_is_100_ch1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmii_0_TEST_quadsgmii_0_TEST_sgmii_adapt_57 : entity is "quadsgmii_0_TEST_sgmii_adapt";
end quadsgmii_0_TEST_quadsgmii_0_TEST_sgmii_adapt_57;

architecture STRUCTURE of quadsgmii_0_TEST_quadsgmii_0_TEST_sgmii_adapt_57 is
  signal clock_generation_n_0 : STD_LOGIC;
  signal speed_is_100_resync : STD_LOGIC;
  signal speed_is_10_100_resync : STD_LOGIC;
begin
clock_generation: entity work.quadsgmii_0_TEST_quadsgmii_0_TEST_clk_gen_71
     port map (
      data_out => speed_is_100_resync,
      reset_out => reset_out,
      sgmii_clk_en_reg_0 => clock_generation_n_0,
      sgmii_clk_en_reg_1 => speed_is_10_100_resync,
      userclk2 => userclk2
    );
receiver: entity work.quadsgmii_0_TEST_quadsgmii_0_TEST_rx_rate_adapt_72
     port map (
      gmii_rx_dv_ch1 => gmii_rx_dv_ch1,
      gmii_rx_dv_out_reg_0 => gmii_rx_dv_out_reg,
      gmii_rx_er_ch1 => gmii_rx_er_ch1,
      gmii_rx_er_out_reg_0 => gmii_rx_er_out_reg,
      \gmii_rxd_out_reg[7]_0\(7 downto 0) => \gmii_rxd_out_reg[7]\(7 downto 0),
      reset_out => reset_out,
      rx_er_aligned_reg_0 => clock_generation_n_0,
      \rxd_reg1_reg[7]_0\(7 downto 0) => \rxd_reg1_reg[7]\(7 downto 0),
      userclk2 => userclk2
    );
resync_speed_100: entity work.quadsgmii_0_TEST_quadsgmii_0_TEST_sync_block_73
     port map (
      data_out => speed_is_100_resync,
      speed_is_100_ch1 => speed_is_100_ch1,
      userclk2 => userclk2
    );
resync_speed_10_100: entity work.quadsgmii_0_TEST_quadsgmii_0_TEST_sync_block_74
     port map (
      data_out => speed_is_10_100_resync,
      speed_is_10_100_ch1 => speed_is_10_100_ch1,
      userclk2 => userclk2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity quadsgmii_0_TEST_quadsgmii_0_TEST_sgmii_adapt_58 is
  port (
    gmii_rx_dv_out_reg : out STD_LOGIC;
    gmii_rx_er_out_reg : out STD_LOGIC;
    \gmii_rxd_out_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    reset_out : in STD_LOGIC;
    userclk2 : in STD_LOGIC;
    gmii_rx_dv_ch2 : in STD_LOGIC;
    gmii_rx_er_ch2 : in STD_LOGIC;
    \rxd_reg1_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    speed_is_10_100_ch2 : in STD_LOGIC;
    speed_is_100_ch2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmii_0_TEST_quadsgmii_0_TEST_sgmii_adapt_58 : entity is "quadsgmii_0_TEST_sgmii_adapt";
end quadsgmii_0_TEST_quadsgmii_0_TEST_sgmii_adapt_58;

architecture STRUCTURE of quadsgmii_0_TEST_quadsgmii_0_TEST_sgmii_adapt_58 is
  signal clock_generation_n_0 : STD_LOGIC;
  signal speed_is_100_resync : STD_LOGIC;
  signal speed_is_10_100_resync : STD_LOGIC;
begin
clock_generation: entity work.quadsgmii_0_TEST_quadsgmii_0_TEST_clk_gen_65
     port map (
      data_out => speed_is_100_resync,
      reset_out => reset_out,
      sgmii_clk_en_reg_0 => clock_generation_n_0,
      sgmii_clk_en_reg_1 => speed_is_10_100_resync,
      userclk2 => userclk2
    );
receiver: entity work.quadsgmii_0_TEST_quadsgmii_0_TEST_rx_rate_adapt_66
     port map (
      gmii_rx_dv_ch2 => gmii_rx_dv_ch2,
      gmii_rx_dv_out_reg_0 => gmii_rx_dv_out_reg,
      gmii_rx_er_ch2 => gmii_rx_er_ch2,
      gmii_rx_er_out_reg_0 => gmii_rx_er_out_reg,
      \gmii_rxd_out_reg[7]_0\(7 downto 0) => \gmii_rxd_out_reg[7]\(7 downto 0),
      reset_out => reset_out,
      rx_er_aligned_reg_0 => clock_generation_n_0,
      \rxd_reg1_reg[7]_0\(7 downto 0) => \rxd_reg1_reg[7]\(7 downto 0),
      userclk2 => userclk2
    );
resync_speed_100: entity work.quadsgmii_0_TEST_quadsgmii_0_TEST_sync_block_67
     port map (
      data_out => speed_is_100_resync,
      speed_is_100_ch2 => speed_is_100_ch2,
      userclk2 => userclk2
    );
resync_speed_10_100: entity work.quadsgmii_0_TEST_quadsgmii_0_TEST_sync_block_68
     port map (
      data_out => speed_is_10_100_resync,
      speed_is_10_100_ch2 => speed_is_10_100_ch2,
      userclk2 => userclk2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity quadsgmii_0_TEST_quadsgmii_0_TEST_sgmii_adapt_59 is
  port (
    gmii_rx_dv_out_reg : out STD_LOGIC;
    gmii_rx_er_out_reg : out STD_LOGIC;
    \gmii_rxd_out_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    reset_out : in STD_LOGIC;
    userclk2 : in STD_LOGIC;
    gmii_rx_dv_ch3 : in STD_LOGIC;
    gmii_rx_er_ch3 : in STD_LOGIC;
    \rxd_reg1_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    speed_is_10_100_ch3 : in STD_LOGIC;
    speed_is_100_ch3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmii_0_TEST_quadsgmii_0_TEST_sgmii_adapt_59 : entity is "quadsgmii_0_TEST_sgmii_adapt";
end quadsgmii_0_TEST_quadsgmii_0_TEST_sgmii_adapt_59;

architecture STRUCTURE of quadsgmii_0_TEST_quadsgmii_0_TEST_sgmii_adapt_59 is
  signal clock_generation_n_0 : STD_LOGIC;
  signal speed_is_100_resync : STD_LOGIC;
  signal speed_is_10_100_resync : STD_LOGIC;
begin
clock_generation: entity work.quadsgmii_0_TEST_quadsgmii_0_TEST_clk_gen_60
     port map (
      data_out => speed_is_100_resync,
      reset_out => reset_out,
      sgmii_clk_en_reg_0 => clock_generation_n_0,
      sgmii_clk_en_reg_1 => speed_is_10_100_resync,
      userclk2 => userclk2
    );
receiver: entity work.quadsgmii_0_TEST_quadsgmii_0_TEST_rx_rate_adapt
     port map (
      gmii_rx_dv_ch3 => gmii_rx_dv_ch3,
      gmii_rx_dv_out_reg_0 => gmii_rx_dv_out_reg,
      gmii_rx_er_ch3 => gmii_rx_er_ch3,
      gmii_rx_er_out_reg_0 => gmii_rx_er_out_reg,
      \gmii_rxd_out_reg[7]_0\(7 downto 0) => \gmii_rxd_out_reg[7]\(7 downto 0),
      reset_out => reset_out,
      rx_er_aligned_reg_0 => clock_generation_n_0,
      \rxd_reg1_reg[7]_0\(7 downto 0) => \rxd_reg1_reg[7]\(7 downto 0),
      userclk2 => userclk2
    );
resync_speed_100: entity work.quadsgmii_0_TEST_quadsgmii_0_TEST_sync_block_61
     port map (
      data_out => speed_is_100_resync,
      speed_is_100_ch3 => speed_is_100_ch3,
      userclk2 => userclk2
    );
resync_speed_10_100: entity work.quadsgmii_0_TEST_quadsgmii_0_TEST_sync_block_62
     port map (
      data_out => speed_is_10_100_resync,
      speed_is_10_100_ch3 => speed_is_10_100_ch3,
      userclk2 => userclk2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity quadsgmii_0_TEST_GPCS_PMA_GEN is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \USE_ROCKET_IO.MGT_TX_RESET_INT_reg_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    status_vector_ch0 : out STD_LOGIC_VECTOR ( 12 downto 0 );
    mdio_out_ch0 : out STD_LOGIC;
    mdio_tri_ch0 : out STD_LOGIC;
    ENCOMMAALIGN_reg : out STD_LOGIC;
    gmii_rx_er_ch0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    POWERDOWN_CH0 : out STD_LOGIC;
    an_interrupt_ch0 : out STD_LOGIC;
    gmii_rx_dv_ch0 : out STD_LOGIC;
    gmii_rxd_ch0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \USE_ROCKET_IO.TXDATA_reg[6]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \USE_ROCKET_IO.TXCHARISK_reg_0\ : out STD_LOGIC;
    SS : out STD_LOGIC_VECTOR ( 0 to 0 );
    \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    userclk : in STD_LOGIC;
    gmii_tx_er_ch0 : in STD_LOGIC;
    gmii_tx_en_ch0 : in STD_LOGIC;
    RXNOTINTABLE_USR : in STD_LOGIC;
    RXBUFERR : in STD_LOGIC;
    txbuferr : in STD_LOGIC;
    RXDISPERR_USR : in STD_LOGIC;
    rxrecclk : in STD_LOGIC;
    STATUS_VECTOR_0_PRE_reg_0 : in STD_LOGIC;
    signal_detect : in STD_LOGIC;
    RESET_OUT : in STD_LOGIC;
    mdc_ch0 : in STD_LOGIC;
    mdio_in_ch0 : in STD_LOGIC;
    gmii_txd_ch0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCLKCORCNT_INT_reg[2]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    MGT_RX_RESET : in STD_LOGIC;
    RESET_SYNC1 : in STD_LOGIC;
    RESET_SYNC1_0 : in STD_LOGIC;
    RXCHARISK_USR : in STD_LOGIC;
    RXCHARISCOMMA_USR : in STD_LOGIC;
    phyad_ch0 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    dcm_locked : in STD_LOGIC;
    RXDATA_USR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    reset_done : in STD_LOGIC;
    link_timer_value_ch0 : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmii_0_TEST_GPCS_PMA_GEN : entity is "GPCS_PMA_GEN";
end quadsgmii_0_TEST_GPCS_PMA_GEN;

architecture STRUCTURE of quadsgmii_0_TEST_GPCS_PMA_GEN is
  signal AN_ENABLE_INT : STD_LOGIC;
  signal BASEX_REMOTE_FAULT_RSLVD : STD_LOGIC_VECTOR ( 1 to 1 );
  signal CLEAR_PAGE_RECEIVED : STD_LOGIC;
  signal CLEAR_STATUS_REG : STD_LOGIC;
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal DUPLEX_MODE_RSLVD_REG : STD_LOGIC;
  signal FALSE_NIT0 : STD_LOGIC;
  signal \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[0]\ : STD_LOGIC;
  signal \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[10]\ : STD_LOGIC;
  signal \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[11]\ : STD_LOGIC;
  signal \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[12]\ : STD_LOGIC;
  signal \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[13]\ : STD_LOGIC;
  signal \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[1]\ : STD_LOGIC;
  signal \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[2]\ : STD_LOGIC;
  signal \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[3]\ : STD_LOGIC;
  signal \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[4]\ : STD_LOGIC;
  signal \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[5]\ : STD_LOGIC;
  signal \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[6]\ : STD_LOGIC;
  signal \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[7]\ : STD_LOGIC;
  signal \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[8]\ : STD_LOGIC;
  signal \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[9]\ : STD_LOGIC;
  signal \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[0]\ : STD_LOGIC;
  signal \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[10]\ : STD_LOGIC;
  signal \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[11]\ : STD_LOGIC;
  signal \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[12]\ : STD_LOGIC;
  signal \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[13]\ : STD_LOGIC;
  signal \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[1]\ : STD_LOGIC;
  signal \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[2]\ : STD_LOGIC;
  signal \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[3]\ : STD_LOGIC;
  signal \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[4]\ : STD_LOGIC;
  signal \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[5]\ : STD_LOGIC;
  signal \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[6]\ : STD_LOGIC;
  signal \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[7]\ : STD_LOGIC;
  signal \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[8]\ : STD_LOGIC;
  signal \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[9]\ : STD_LOGIC;
  signal \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_12\ : STD_LOGIC;
  signal \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_14\ : STD_LOGIC;
  signal \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_15\ : STD_LOGIC;
  signal \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_16\ : STD_LOGIC;
  signal \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_21\ : STD_LOGIC;
  signal \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_22\ : STD_LOGIC;
  signal \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_23\ : STD_LOGIC;
  signal \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_24\ : STD_LOGIC;
  signal \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_25\ : STD_LOGIC;
  signal \HAS_MANAGEMENT.MDIO_n_0\ : STD_LOGIC;
  signal \HAS_MANAGEMENT.MDIO_n_12\ : STD_LOGIC;
  signal \HAS_MANAGEMENT.MDIO_n_13\ : STD_LOGIC;
  signal \HAS_MANAGEMENT.MDIO_n_14\ : STD_LOGIC;
  signal \HAS_MANAGEMENT.MDIO_n_19\ : STD_LOGIC;
  signal \HAS_MANAGEMENT.MDIO_n_27\ : STD_LOGIC;
  signal \HAS_MANAGEMENT.MDIO_n_28\ : STD_LOGIC;
  signal \HAS_MANAGEMENT.MDIO_n_29\ : STD_LOGIC;
  signal \IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER_n_1\ : STD_LOGIC;
  signal \IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER_n_10\ : STD_LOGIC;
  signal \IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER_n_11\ : STD_LOGIC;
  signal \IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER_n_12\ : STD_LOGIC;
  signal \IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER_n_13\ : STD_LOGIC;
  signal \IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER_n_14\ : STD_LOGIC;
  signal \IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER_n_15\ : STD_LOGIC;
  signal \IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER_n_16\ : STD_LOGIC;
  signal \IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER_n_17\ : STD_LOGIC;
  signal \IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER_n_18\ : STD_LOGIC;
  signal \IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER_n_19\ : STD_LOGIC;
  signal \IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER_n_2\ : STD_LOGIC;
  signal \IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER_n_20\ : STD_LOGIC;
  signal \IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER_n_3\ : STD_LOGIC;
  signal \IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER_n_4\ : STD_LOGIC;
  signal \IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER_n_6\ : STD_LOGIC;
  signal \IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER_n_7\ : STD_LOGIC;
  signal \IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER_n_8\ : STD_LOGIC;
  signal \IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER_n_9\ : STD_LOGIC;
  signal LOOPBACK : STD_LOGIC;
  signal LP_ADV_ABILITY : STD_LOGIC_VECTOR ( 16 downto 11 );
  signal MGT_RX_RESET_INT : STD_LOGIC;
  signal MGT_TX_RESET_INT : STD_LOGIC;
  signal MR_AN_COMPLETE : STD_LOGIC;
  signal MR_LINK_STATUS : STD_LOGIC;
  signal MR_PAGE_RX_SET : STD_LOGIC;
  signal \^powerdown_ch0\ : STD_LOGIC;
  signal RECEIVE : STD_LOGIC;
  signal RECEIVED_IDLE : STD_LOGIC;
  signal RESET_INT : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of RESET_INT : signal is "true";
  signal RESET_INT_PIPE : STD_LOGIC;
  attribute async_reg of RESET_INT_PIPE : signal is "true";
  signal RESET_INT_PIPE_RXRECCLK : STD_LOGIC;
  attribute async_reg of RESET_INT_PIPE_RXRECCLK : signal is "true";
  signal RESET_INT_RXRECCLK : STD_LOGIC;
  attribute async_reg of RESET_INT_RXRECCLK : signal is "true";
  signal RESET_REG_RXRECCLK : STD_LOGIC;
  signal RESTART_AN_REG : STD_LOGIC;
  signal RUNDISP_EN : STD_LOGIC;
  signal RXCLKCORCNT_INT : STD_LOGIC;
  signal RXDISPERR_INT : STD_LOGIC;
  signal RXDISPERR_MOD : STD_LOGIC;
  signal RXDISPERR_SRL1_out : STD_LOGIC;
  signal RXEVEN0_out : STD_LOGIC;
  signal RXNOTINTABLE_INT : STD_LOGIC;
  signal RXNOTINTABLE_SRL0_out : STD_LOGIC;
  signal RXRECRESET : STD_LOGIC;
  attribute async_reg of RXRECRESET : signal is "true";
  signal RXRECRESET_PIPE : STD_LOGIC;
  attribute async_reg of RXRECRESET_PIPE : signal is "true";
  signal RXRECRESET_PIPE_1 : STD_LOGIC;
  attribute async_reg of RXRECRESET_PIPE_1 : signal is "true";
  signal RXRECRESET_PIPE_2 : STD_LOGIC;
  attribute async_reg of RXRECRESET_PIPE_2 : signal is "true";
  signal RXRECRESET_PIPE_3 : STD_LOGIC;
  attribute async_reg of RXRECRESET_PIPE_3 : signal is "true";
  signal RXSYNC_STATUS : STD_LOGIC;
  signal RX_CONFIG_REG : STD_LOGIC_VECTOR ( 15 downto 10 );
  signal RX_CONFIG_REG_REG0 : STD_LOGIC;
  signal RX_CONFIG_VALID : STD_LOGIC;
  signal RX_DATA_ERROR : STD_LOGIC;
  signal RX_DV0 : STD_LOGIC;
  signal RX_ER0 : STD_LOGIC;
  signal \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_10\ : STD_LOGIC;
  signal \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_11\ : STD_LOGIC;
  signal \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_12\ : STD_LOGIC;
  signal \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_13\ : STD_LOGIC;
  signal \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_15\ : STD_LOGIC;
  signal \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_18\ : STD_LOGIC;
  signal \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_22\ : STD_LOGIC;
  signal \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_23\ : STD_LOGIC;
  signal \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_24\ : STD_LOGIC;
  signal \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_25\ : STD_LOGIC;
  signal \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_26\ : STD_LOGIC;
  signal \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_27\ : STD_LOGIC;
  signal \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_28\ : STD_LOGIC;
  signal \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_29\ : STD_LOGIC;
  signal \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_30\ : STD_LOGIC;
  signal \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_31\ : STD_LOGIC;
  signal \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_33\ : STD_LOGIC;
  signal \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_34\ : STD_LOGIC;
  signal \RX_GMII_AT_TXOUTCLK.SYNCHRONISATION_n_4\ : STD_LOGIC;
  signal RX_IDLE : STD_LOGIC;
  signal RX_INVALID : STD_LOGIC;
  signal RX_RUDI_INVALID : STD_LOGIC;
  signal S0 : STD_LOGIC;
  signal S2 : STD_LOGIC;
  signal SIGNAL_DETECT_MOD : STD_LOGIC;
  signal SOFT_RESET : STD_LOGIC;
  signal SOP_REG3 : STD_LOGIC;
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal SRESET : STD_LOGIC;
  attribute async_reg of SRESET : signal is "true";
  signal SRESET_PIPE : STD_LOGIC;
  attribute async_reg of SRESET_PIPE : signal is "true";
  signal STATUS_VECTOR_0_PRE : STD_LOGIC;
  signal SYNC_SIGNAL_DETECT_n_0 : STD_LOGIC;
  signal SYNC_STATUS_REG : STD_LOGIC;
  signal SYNC_STATUS_REG0 : STD_LOGIC;
  signal TOGGLE_RX : STD_LOGIC;
  signal TXBUFERR_INT : STD_LOGIC;
  signal \TXDATA[7]_i_2_n_0\ : STD_LOGIC;
  signal TXDATA_CH0 : STD_LOGIC_VECTOR ( 7 to 7 );
  signal TX_EVEN : STD_LOGIC;
  signal \USE_ROCKET_IO.MGT_TX_RESET_INT_i_3_n_0\ : STD_LOGIC;
  signal \USE_ROCKET_IO.MGT_TX_RESET_INT_i_4_n_0\ : STD_LOGIC;
  signal \^use_rocket_io.mgt_tx_reset_int_reg_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXBUFSTATUS_INT_reg_n_0_[1]\ : STD_LOGIC;
  signal \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISCOMMA_INT_reg_n_0\ : STD_LOGIC;
  signal \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISK_INT_reg_n_0\ : STD_LOGIC;
  signal \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCLKCORCNT_INT_reg_n_0_[0]\ : STD_LOGIC;
  signal \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCLKCORCNT_INT_reg_n_0_[2]\ : STD_LOGIC;
  signal \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg_n_0_[0]\ : STD_LOGIC;
  signal \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg_n_0_[1]\ : STD_LOGIC;
  signal \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg_n_0_[2]\ : STD_LOGIC;
  signal \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg_n_0_[3]\ : STD_LOGIC;
  signal \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg_n_0_[4]\ : STD_LOGIC;
  signal \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg_n_0_[5]\ : STD_LOGIC;
  signal \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg_n_0_[6]\ : STD_LOGIC;
  signal \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg_n_0_[7]\ : STD_LOGIC;
  signal \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_i_3_n_0\ : STD_LOGIC;
  signal \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_i_4_n_0\ : STD_LOGIC;
  signal \^use_rocket_io.txdata_reg[6]_0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal XMIT_CONFIG : STD_LOGIC;
  signal XMIT_CONFIG_INT : STD_LOGIC;
  signal XMIT_CONFIG_INT_0 : STD_LOGIC;
  signal XMIT_DATA : STD_LOGIC;
  signal XMIT_DATA_INT : STD_LOGIC;
  signal data_out : STD_LOGIC;
  signal p_0_out : STD_LOGIC;
  signal p_1_out : STD_LOGIC;
  signal p_3_out : STD_LOGIC;
  signal p_6_out : STD_LOGIC;
  signal \^reset_out\ : STD_LOGIC;
  signal \^status_vector_ch0\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \DELAY_ERROR_TXOUTCLK.DELAY_RXDISPERR\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \DELAY_ERROR_TXOUTCLK.DELAY_RXDISPERR\ : label is "SRL16";
  attribute srl_name : string;
  attribute srl_name of \DELAY_ERROR_TXOUTCLK.DELAY_RXDISPERR\ : label is "inst/quadsgmii_0_TEST_core/\qsgmii_inst/GPCS_PMA_GEN_i0/DELAY_ERROR_TXOUTCLK.DELAY_RXDISPERR ";
  attribute BOX_TYPE of \DELAY_ERROR_TXOUTCLK.DELAY_RXNOTINTABLE\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \DELAY_ERROR_TXOUTCLK.DELAY_RXNOTINTABLE\ : label is "SRL16";
  attribute srl_name of \DELAY_ERROR_TXOUTCLK.DELAY_RXNOTINTABLE\ : label is "inst/quadsgmii_0_TEST_core/\qsgmii_inst/GPCS_PMA_GEN_i0/DELAY_ERROR_TXOUTCLK.DELAY_RXNOTINTABLE ";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[0]\ : label is "iSTATE:000000000001000,iSTATE0:000000000010000,iSTATE1:010000000000000,iSTATE2:000000000000100,iSTATE3:000100000000000,iSTATE4:001000000000000,iSTATE5:000010000000000,iSTATE6:000000000000010,iSTATE7:000000000000001,iSTATE8:000001000000000,iSTATE9:000000010000000,iSTATE10:000000100000000,iSTATE11:000000001000000,iSTATE12:100000000000000,iSTATE13:000000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[10]\ : label is "iSTATE:000000000001000,iSTATE0:000000000010000,iSTATE1:010000000000000,iSTATE2:000000000000100,iSTATE3:000100000000000,iSTATE4:001000000000000,iSTATE5:000010000000000,iSTATE6:000000000000010,iSTATE7:000000000000001,iSTATE8:000001000000000,iSTATE9:000000010000000,iSTATE10:000000100000000,iSTATE11:000000001000000,iSTATE12:100000000000000,iSTATE13:000000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[11]\ : label is "iSTATE:000000000001000,iSTATE0:000000000010000,iSTATE1:010000000000000,iSTATE2:000000000000100,iSTATE3:000100000000000,iSTATE4:001000000000000,iSTATE5:000010000000000,iSTATE6:000000000000010,iSTATE7:000000000000001,iSTATE8:000001000000000,iSTATE9:000000010000000,iSTATE10:000000100000000,iSTATE11:000000001000000,iSTATE12:100000000000000,iSTATE13:000000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[12]\ : label is "iSTATE:000000000001000,iSTATE0:000000000010000,iSTATE1:010000000000000,iSTATE2:000000000000100,iSTATE3:000100000000000,iSTATE4:001000000000000,iSTATE5:000010000000000,iSTATE6:000000000000010,iSTATE7:000000000000001,iSTATE8:000001000000000,iSTATE9:000000010000000,iSTATE10:000000100000000,iSTATE11:000000001000000,iSTATE12:100000000000000,iSTATE13:000000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[13]\ : label is "iSTATE:000000000001000,iSTATE0:000000000010000,iSTATE1:010000000000000,iSTATE2:000000000000100,iSTATE3:000100000000000,iSTATE4:001000000000000,iSTATE5:000010000000000,iSTATE6:000000000000010,iSTATE7:000000000000001,iSTATE8:000001000000000,iSTATE9:000000010000000,iSTATE10:000000100000000,iSTATE11:000000001000000,iSTATE12:100000000000000,iSTATE13:000000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[1]\ : label is "iSTATE:000000000001000,iSTATE0:000000000010000,iSTATE1:010000000000000,iSTATE2:000000000000100,iSTATE3:000100000000000,iSTATE4:001000000000000,iSTATE5:000010000000000,iSTATE6:000000000000010,iSTATE7:000000000000001,iSTATE8:000001000000000,iSTATE9:000000010000000,iSTATE10:000000100000000,iSTATE11:000000001000000,iSTATE12:100000000000000,iSTATE13:000000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[2]\ : label is "iSTATE:000000000001000,iSTATE0:000000000010000,iSTATE1:010000000000000,iSTATE2:000000000000100,iSTATE3:000100000000000,iSTATE4:001000000000000,iSTATE5:000010000000000,iSTATE6:000000000000010,iSTATE7:000000000000001,iSTATE8:000001000000000,iSTATE9:000000010000000,iSTATE10:000000100000000,iSTATE11:000000001000000,iSTATE12:100000000000000,iSTATE13:000000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[3]\ : label is "iSTATE:000000000001000,iSTATE0:000000000010000,iSTATE1:010000000000000,iSTATE2:000000000000100,iSTATE3:000100000000000,iSTATE4:001000000000000,iSTATE5:000010000000000,iSTATE6:000000000000010,iSTATE7:000000000000001,iSTATE8:000001000000000,iSTATE9:000000010000000,iSTATE10:000000100000000,iSTATE11:000000001000000,iSTATE12:100000000000000,iSTATE13:000000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[4]\ : label is "iSTATE:000000000001000,iSTATE0:000000000010000,iSTATE1:010000000000000,iSTATE2:000000000000100,iSTATE3:000100000000000,iSTATE4:001000000000000,iSTATE5:000010000000000,iSTATE6:000000000000010,iSTATE7:000000000000001,iSTATE8:000001000000000,iSTATE9:000000010000000,iSTATE10:000000100000000,iSTATE11:000000001000000,iSTATE12:100000000000000,iSTATE13:000000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[5]\ : label is "iSTATE:000000000001000,iSTATE0:000000000010000,iSTATE1:010000000000000,iSTATE2:000000000000100,iSTATE3:000100000000000,iSTATE4:001000000000000,iSTATE5:000010000000000,iSTATE6:000000000000010,iSTATE7:000000000000001,iSTATE8:000001000000000,iSTATE9:000000010000000,iSTATE10:000000100000000,iSTATE11:000000001000000,iSTATE12:100000000000000,iSTATE13:000000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[6]\ : label is "iSTATE:000000000001000,iSTATE0:000000000010000,iSTATE1:010000000000000,iSTATE2:000000000000100,iSTATE3:000100000000000,iSTATE4:001000000000000,iSTATE5:000010000000000,iSTATE6:000000000000010,iSTATE7:000000000000001,iSTATE8:000001000000000,iSTATE9:000000010000000,iSTATE10:000000100000000,iSTATE11:000000001000000,iSTATE12:100000000000000,iSTATE13:000000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[7]\ : label is "iSTATE:000000000001000,iSTATE0:000000000010000,iSTATE1:010000000000000,iSTATE2:000000000000100,iSTATE3:000100000000000,iSTATE4:001000000000000,iSTATE5:000010000000000,iSTATE6:000000000000010,iSTATE7:000000000000001,iSTATE8:000001000000000,iSTATE9:000000010000000,iSTATE10:000000100000000,iSTATE11:000000001000000,iSTATE12:100000000000000,iSTATE13:000000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[8]\ : label is "iSTATE:000000000001000,iSTATE0:000000000010000,iSTATE1:010000000000000,iSTATE2:000000000000100,iSTATE3:000100000000000,iSTATE4:001000000000000,iSTATE5:000010000000000,iSTATE6:000000000000010,iSTATE7:000000000000001,iSTATE8:000001000000000,iSTATE9:000000010000000,iSTATE10:000000100000000,iSTATE11:000000001000000,iSTATE12:100000000000000,iSTATE13:000000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[9]\ : label is "iSTATE:000000000001000,iSTATE0:000000000010000,iSTATE1:010000000000000,iSTATE2:000000000000100,iSTATE3:000100000000000,iSTATE4:001000000000000,iSTATE5:000010000000000,iSTATE6:000000000000010,iSTATE7:000000000000001,iSTATE8:000001000000000,iSTATE9:000000010000000,iSTATE10:000000100000000,iSTATE11:000000001000000,iSTATE12:100000000000000,iSTATE13:000000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[0]\ : label is "iSTATE:000000000001000,iSTATE0:000000000010000,iSTATE1:010000000000000,iSTATE2:000000000000100,iSTATE3:000100000000000,iSTATE4:001000000000000,iSTATE5:000010000000000,iSTATE6:000000000000010,iSTATE7:000000000000001,iSTATE8:000001000000000,iSTATE9:000000010000000,iSTATE10:000000100000000,iSTATE11:000000001000000,iSTATE12:100000000000000,iSTATE13:000000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[10]\ : label is "iSTATE:000000000001000,iSTATE0:000000000010000,iSTATE1:010000000000000,iSTATE2:000000000000100,iSTATE3:000100000000000,iSTATE4:001000000000000,iSTATE5:000010000000000,iSTATE6:000000000000010,iSTATE7:000000000000001,iSTATE8:000001000000000,iSTATE9:000000010000000,iSTATE10:000000100000000,iSTATE11:000000001000000,iSTATE12:100000000000000,iSTATE13:000000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[11]\ : label is "iSTATE:000000000001000,iSTATE0:000000000010000,iSTATE1:010000000000000,iSTATE2:000000000000100,iSTATE3:000100000000000,iSTATE4:001000000000000,iSTATE5:000010000000000,iSTATE6:000000000000010,iSTATE7:000000000000001,iSTATE8:000001000000000,iSTATE9:000000010000000,iSTATE10:000000100000000,iSTATE11:000000001000000,iSTATE12:100000000000000,iSTATE13:000000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[12]\ : label is "iSTATE:000000000001000,iSTATE0:000000000010000,iSTATE1:010000000000000,iSTATE2:000000000000100,iSTATE3:000100000000000,iSTATE4:001000000000000,iSTATE5:000010000000000,iSTATE6:000000000000010,iSTATE7:000000000000001,iSTATE8:000001000000000,iSTATE9:000000010000000,iSTATE10:000000100000000,iSTATE11:000000001000000,iSTATE12:100000000000000,iSTATE13:000000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[13]\ : label is "iSTATE:000000000001000,iSTATE0:000000000010000,iSTATE1:010000000000000,iSTATE2:000000000000100,iSTATE3:000100000000000,iSTATE4:001000000000000,iSTATE5:000010000000000,iSTATE6:000000000000010,iSTATE7:000000000000001,iSTATE8:000001000000000,iSTATE9:000000010000000,iSTATE10:000000100000000,iSTATE11:000000001000000,iSTATE12:100000000000000,iSTATE13:000000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[1]\ : label is "iSTATE:000000000001000,iSTATE0:000000000010000,iSTATE1:010000000000000,iSTATE2:000000000000100,iSTATE3:000100000000000,iSTATE4:001000000000000,iSTATE5:000010000000000,iSTATE6:000000000000010,iSTATE7:000000000000001,iSTATE8:000001000000000,iSTATE9:000000010000000,iSTATE10:000000100000000,iSTATE11:000000001000000,iSTATE12:100000000000000,iSTATE13:000000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[2]\ : label is "iSTATE:000000000001000,iSTATE0:000000000010000,iSTATE1:010000000000000,iSTATE2:000000000000100,iSTATE3:000100000000000,iSTATE4:001000000000000,iSTATE5:000010000000000,iSTATE6:000000000000010,iSTATE7:000000000000001,iSTATE8:000001000000000,iSTATE9:000000010000000,iSTATE10:000000100000000,iSTATE11:000000001000000,iSTATE12:100000000000000,iSTATE13:000000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[3]\ : label is "iSTATE:000000000001000,iSTATE0:000000000010000,iSTATE1:010000000000000,iSTATE2:000000000000100,iSTATE3:000100000000000,iSTATE4:001000000000000,iSTATE5:000010000000000,iSTATE6:000000000000010,iSTATE7:000000000000001,iSTATE8:000001000000000,iSTATE9:000000010000000,iSTATE10:000000100000000,iSTATE11:000000001000000,iSTATE12:100000000000000,iSTATE13:000000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[4]\ : label is "iSTATE:000000000001000,iSTATE0:000000000010000,iSTATE1:010000000000000,iSTATE2:000000000000100,iSTATE3:000100000000000,iSTATE4:001000000000000,iSTATE5:000010000000000,iSTATE6:000000000000010,iSTATE7:000000000000001,iSTATE8:000001000000000,iSTATE9:000000010000000,iSTATE10:000000100000000,iSTATE11:000000001000000,iSTATE12:100000000000000,iSTATE13:000000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[5]\ : label is "iSTATE:000000000001000,iSTATE0:000000000010000,iSTATE1:010000000000000,iSTATE2:000000000000100,iSTATE3:000100000000000,iSTATE4:001000000000000,iSTATE5:000010000000000,iSTATE6:000000000000010,iSTATE7:000000000000001,iSTATE8:000001000000000,iSTATE9:000000010000000,iSTATE10:000000100000000,iSTATE11:000000001000000,iSTATE12:100000000000000,iSTATE13:000000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[6]\ : label is "iSTATE:000000000001000,iSTATE0:000000000010000,iSTATE1:010000000000000,iSTATE2:000000000000100,iSTATE3:000100000000000,iSTATE4:001000000000000,iSTATE5:000010000000000,iSTATE6:000000000000010,iSTATE7:000000000000001,iSTATE8:000001000000000,iSTATE9:000000010000000,iSTATE10:000000100000000,iSTATE11:000000001000000,iSTATE12:100000000000000,iSTATE13:000000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[7]\ : label is "iSTATE:000000000001000,iSTATE0:000000000010000,iSTATE1:010000000000000,iSTATE2:000000000000100,iSTATE3:000100000000000,iSTATE4:001000000000000,iSTATE5:000010000000000,iSTATE6:000000000000010,iSTATE7:000000000000001,iSTATE8:000001000000000,iSTATE9:000000010000000,iSTATE10:000000100000000,iSTATE11:000000001000000,iSTATE12:100000000000000,iSTATE13:000000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[8]\ : label is "iSTATE:000000000001000,iSTATE0:000000000010000,iSTATE1:010000000000000,iSTATE2:000000000000100,iSTATE3:000100000000000,iSTATE4:001000000000000,iSTATE5:000010000000000,iSTATE6:000000000000010,iSTATE7:000000000000001,iSTATE8:000001000000000,iSTATE9:000000010000000,iSTATE10:000000100000000,iSTATE11:000000001000000,iSTATE12:100000000000000,iSTATE13:000000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[9]\ : label is "iSTATE:000000000001000,iSTATE0:000000000010000,iSTATE1:010000000000000,iSTATE2:000000000000100,iSTATE3:000100000000000,iSTATE4:001000000000000,iSTATE5:000010000000000,iSTATE6:000000000000010,iSTATE7:000000000000001,iSTATE8:000001000000000,iSTATE9:000000010000000,iSTATE10:000000100000000,iSTATE11:000000001000000,iSTATE12:100000000000000,iSTATE13:000000000100000";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \MGT_RESET.RESET_INT_PIPE_RXRECCLK_reg\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \MGT_RESET.RESET_INT_PIPE_RXRECCLK_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \MGT_RESET.RESET_INT_PIPE_reg\ : label is std.standard.true;
  attribute KEEP of \MGT_RESET.RESET_INT_PIPE_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \MGT_RESET.RESET_INT_RXRECCLK_reg\ : label is std.standard.true;
  attribute KEEP of \MGT_RESET.RESET_INT_RXRECCLK_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \MGT_RESET.RESET_INT_reg\ : label is std.standard.true;
  attribute KEEP of \MGT_RESET.RESET_INT_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \MGT_RESET.SRESET_PIPE_reg\ : label is std.standard.true;
  attribute KEEP of \MGT_RESET.SRESET_PIPE_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \MGT_RESET.SRESET_reg\ : label is std.standard.true;
  attribute KEEP of \MGT_RESET.SRESET_reg\ : label is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of RESET_SYNC1_i_1 : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \RESET_SYNC1_i_1__1\ : label is "soft_lutpair82";
begin
  D(0) <= \^d\(0);
  POWERDOWN_CH0 <= \^powerdown_ch0\;
  SR(0) <= \^sr\(0);
  \USE_ROCKET_IO.MGT_TX_RESET_INT_reg_0\(0) <= \^use_rocket_io.mgt_tx_reset_int_reg_0\(0);
  \USE_ROCKET_IO.TXDATA_reg[6]_0\(6 downto 0) <= \^use_rocket_io.txdata_reg[6]_0\(6 downto 0);
  status_vector_ch0(12 downto 0) <= \^status_vector_ch0\(12 downto 0);
\DELAY_ERROR_TXOUTCLK.DELAY_RXDISPERR\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => userclk,
      D => RXDISPERR_MOD,
      Q => RXDISPERR_SRL1_out
    );
\DELAY_ERROR_TXOUTCLK.DELAY_RXNOTINTABLE\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => userclk,
      D => RXNOTINTABLE_INT,
      Q => RXNOTINTABLE_SRL0_out
    );
\DELAY_ERROR_TXOUTCLK.RXDISPERR_REG_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => RXDISPERR_SRL1_out,
      Q => \^status_vector_ch0\(5),
      R => '0'
    );
\DELAY_ERROR_TXOUTCLK.RXNOTINTABLE_REG_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => RXNOTINTABLE_SRL0_out,
      Q => \^status_vector_ch0\(6),
      R => '0'
    );
DUPLEX_MODE_RSLVD_REG_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => LP_ADV_ABILITY(13),
      Q => DUPLEX_MODE_RSLVD_REG,
      R => '0'
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => userclk,
      CE => '1',
      D => '0',
      Q => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[0]\,
      S => p_0_out
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[9]\,
      Q => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[10]\,
      R => p_0_out
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[10]\,
      Q => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[11]\,
      R => p_0_out
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[11]\,
      Q => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[12]\,
      R => p_0_out
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[12]\,
      Q => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[13]\,
      R => p_0_out
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[0]\,
      Q => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[1]\,
      R => p_0_out
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[1]\,
      Q => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[2]\,
      R => p_0_out
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[2]\,
      Q => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[3]\,
      R => p_0_out
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[3]\,
      Q => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[4]\,
      R => p_0_out
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[4]\,
      Q => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[5]\,
      R => p_0_out
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[5]\,
      Q => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[6]\,
      R => p_0_out
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[6]\,
      Q => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[7]\,
      R => p_0_out
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[7]\,
      Q => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[8]\,
      R => p_0_out
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[8]\,
      Q => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[9]\,
      R => p_0_out
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => userclk,
      CE => '1',
      D => '0',
      Q => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[0]\,
      S => p_1_out
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[9]\,
      Q => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[10]\,
      R => p_1_out
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[10]\,
      Q => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[11]\,
      R => p_1_out
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[11]\,
      Q => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[12]\,
      R => p_1_out
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[12]\,
      Q => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[13]\,
      R => p_1_out
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[0]\,
      Q => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[1]\,
      R => p_1_out
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[1]\,
      Q => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[2]\,
      R => p_1_out
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[2]\,
      Q => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[3]\,
      R => p_1_out
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[3]\,
      Q => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[4]\,
      R => p_1_out
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[4]\,
      Q => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[5]\,
      R => p_1_out
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[5]\,
      Q => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[6]\,
      R => p_1_out
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[6]\,
      Q => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[7]\,
      R => p_1_out
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[7]\,
      Q => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[8]\,
      R => p_1_out
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[8]\,
      Q => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[9]\,
      R => p_1_out
    );
\HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION\: entity work.quadsgmii_0_TEST_AUTO_NEG_176
     port map (
      AN_ENABLE_INT => AN_ENABLE_INT,
      BASEX_REMOTE_FAULT_RSLVD(0) => BASEX_REMOTE_FAULT_RSLVD(1),
      CLEAR_PAGE_RECEIVED => CLEAR_PAGE_RECEIVED,
      CLEAR_STATUS_REG => CLEAR_STATUS_REG,
      CONFIG_REG_MATCH_reg_0 => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_15\,
      D(3) => \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_22\,
      D(2) => \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_23\,
      D(1) => \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_24\,
      D(0) => \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_25\,
      \MASK_RUDI_BUFERR_TIMER_reg[0]_0\ => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXBUFSTATUS_INT_reg_n_0_[1]\,
      \MASK_RUDI_BUFERR_TIMER_reg[12]_0\ => \^powerdown_ch0\,
      \MASK_RUDI_BUFERR_TIMER_reg[12]_1\ => SYNC_SIGNAL_DETECT_n_0,
      \MASK_RUDI_BUFERR_TIMER_reg[3]_0\ => \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_21\,
      MASK_RUDI_CLKCOR_reg_0(1) => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCLKCORCNT_INT_reg_n_0_[2]\,
      MASK_RUDI_CLKCOR_reg_0(0) => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCLKCORCNT_INT_reg_n_0_[0]\,
      MR_AN_COMPLETE => MR_AN_COMPLETE,
      MR_LINK_STATUS => MR_LINK_STATUS,
      \MR_LP_ADV_ABILITY_INT_reg[16]_0\(3 downto 2) => LP_ADV_ABILITY(16 downto 15),
      \MR_LP_ADV_ABILITY_INT_reg[16]_0\(1) => LP_ADV_ABILITY(13),
      \MR_LP_ADV_ABILITY_INT_reg[16]_0\(0) => LP_ADV_ABILITY(11),
      MR_PAGE_RX_SET => MR_PAGE_RX_SET,
      Q(15 downto 14) => RX_CONFIG_REG(15 downto 14),
      Q(13) => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_18\,
      Q(12 downto 10) => RX_CONFIG_REG(12 downto 10),
      Q(9) => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_22\,
      Q(8) => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_23\,
      Q(7) => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_24\,
      Q(6) => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_25\,
      Q(5) => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_26\,
      Q(4) => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_27\,
      Q(3) => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_28\,
      Q(2) => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_29\,
      Q(1) => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_30\,
      Q(0) => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_31\,
      RECEIVED_IDLE => RECEIVED_IDLE,
      RECEIVED_IDLE_reg_0 => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_10\,
      RESTART_AN_REG => RESTART_AN_REG,
      RXSYNC_STATUS => RXSYNC_STATUS,
      RX_CONFIG_REG_NULL_reg_0 => \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_12\,
      RX_CONFIG_REG_NULL_reg_1 => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_11\,
      \RX_CONFIG_REG_REG_reg[11]_0\(2) => \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_14\,
      \RX_CONFIG_REG_REG_reg[11]_0\(1) => \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_15\,
      \RX_CONFIG_REG_REG_reg[11]_0\(0) => \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_16\,
      RX_CONFIG_VALID => RX_CONFIG_VALID,
      RX_IDLE => RX_IDLE,
      RX_INVALID => RX_INVALID,
      RX_RUDI_INVALID => RX_RUDI_INVALID,
      RX_RUDI_INVALID_REG_reg_0 => \RX_GMII_AT_TXOUTCLK.SYNCHRONISATION_n_4\,
      SR(0) => RX_CONFIG_REG_REG0,
      TOGGLE_RX => TOGGLE_RX,
      \TX_CONFIG_REG_INT_reg[0]_0\ => \HAS_MANAGEMENT.MDIO_n_29\,
      \TX_CONFIG_REG_INT_reg[13]_0\ => \HAS_MANAGEMENT.MDIO_n_28\,
      XMIT_CONFIG_INT => XMIT_CONFIG_INT,
      XMIT_DATA => XMIT_DATA,
      XMIT_DATA_INT => XMIT_DATA_INT,
      data_out => data_out,
      link_timer_value_ch0(8 downto 0) => link_timer_value_ch0(8 downto 0),
      \out\ => SRESET,
      status_vector_ch0(5) => \^status_vector_ch0\(12),
      status_vector_ch0(4 downto 1) => \^status_vector_ch0\(10 downto 7),
      status_vector_ch0(0) => \^status_vector_ch0\(4),
      userclk => userclk
    );
\HAS_MANAGEMENT.MDIO\: entity work.quadsgmii_0_TEST_MANAGEMENT_177
     port map (
      AN_ENABLE_INT => AN_ENABLE_INT,
      \AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG_reg[0]_0\ => \HAS_MANAGEMENT.MDIO_n_29\,
      \AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG_reg[13]_0\ => \HAS_MANAGEMENT.MDIO_n_28\,
      CGBAD_reg => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXBUFSTATUS_INT_reg_n_0_[1]\,
      CLEAR_PAGE_RECEIVED => CLEAR_PAGE_RECEIVED,
      CLEAR_STATUS_REG => CLEAR_STATUS_REG,
      \CONFIG_REG_WITH_AN.AN_ENABLE_REG_reg_0\ => \HAS_MANAGEMENT.MDIO_n_12\,
      \CONFIG_REG_WITH_AN.ISOLATE_REG_reg_0\ => \HAS_MANAGEMENT.MDIO_n_0\,
      \CONFIG_REG_WITH_AN.ISOLATE_REG_reg_1\ => \HAS_MANAGEMENT.MDIO_n_27\,
      \CONFIG_REG_WITH_AN.POWERDOWN_REG_reg_0\ => \^powerdown_ch0\,
      FALSE_NIT0 => FALSE_NIT0,
      FALSE_NIT_reg(4) => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg_n_0_[7]\,
      FALSE_NIT_reg(3) => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg_n_0_[3]\,
      FALSE_NIT_reg(2) => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg_n_0_[2]\,
      FALSE_NIT_reg(1) => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg_n_0_[1]\,
      FALSE_NIT_reg(0) => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg_n_0_[0]\,
      FALSE_NIT_reg_0 => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_33\,
      FALSE_NIT_reg_1 => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_13\,
      \FSM_onehot_STATE_reg[2]\ => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISCOMMA_INT_reg_n_0\,
      I_REG_reg => \HAS_MANAGEMENT.MDIO_n_19\,
      LOOPBACK => LOOPBACK,
      MR_AN_COMPLETE => MR_AN_COMPLETE,
      MR_LINK_STATUS => MR_LINK_STATUS,
      MR_PAGE_RX_SET => MR_PAGE_RX_SET,
      Q(0) => TX_EVEN,
      RECEIVE => RECEIVE,
      RESTART_AN_REG => RESTART_AN_REG,
      RUNDISP_EN => RUNDISP_EN,
      RXCLKCORCNT_INT => RXCLKCORCNT_INT,
      RXDISPERR_INT => RXDISPERR_INT,
      RXDISPERR_MOD => RXDISPERR_MOD,
      RXEVEN0_out => RXEVEN0_out,
      RXNOTINTABLE_INT => RXNOTINTABLE_INT,
      RXSYNC_STATUS => RXSYNC_STATUS,
      RX_DATA_ERROR => RX_DATA_ERROR,
      RX_DV0 => RX_DV0,
      RX_ER0 => RX_ER0,
      RX_ER_reg => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_34\,
      RX_IDLE => RX_IDLE,
      RX_INVALID => RX_INVALID,
      RX_RUDI_INVALID => RX_RUDI_INVALID,
      S0 => S0,
      S2 => S2,
      \SHIFT_REG_reg[15]\(3 downto 2) => LP_ADV_ABILITY(16 downto 15),
      \SHIFT_REG_reg[15]\(1) => LP_ADV_ABILITY(13),
      \SHIFT_REG_reg[15]\(0) => LP_ADV_ABILITY(11),
      SOFT_RESET => SOFT_RESET,
      SOP_REG3 => SOP_REG3,
      S_reg => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_12\,
      TOGGLE_RX => TOGGLE_RX,
      \USE_ROCKET_IO.MGT_TX_RESET_INT_reg\ => \HAS_MANAGEMENT.MDIO_n_13\,
      \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISCOMMA_INT_reg\ => \HAS_MANAGEMENT.MDIO_n_14\,
      \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXNOTINTABLE_INT_reg\ => \^sr\(0),
      \USE_ROCKET_IO.TXDATA_reg[7]\ => \^use_rocket_io.mgt_tx_reset_int_reg_0\(0),
      XMIT_CONFIG => XMIT_CONFIG,
      XMIT_CONFIG_INT => XMIT_CONFIG_INT,
      XMIT_CONFIG_INT_0 => XMIT_CONFIG_INT_0,
      XMIT_DATA => XMIT_DATA,
      XMIT_DATA_INT => XMIT_DATA_INT,
      an_interrupt_ch0 => an_interrupt_ch0,
      dcm_locked => dcm_locked,
      mdc_ch0 => mdc_ch0,
      mdio_in_ch0 => mdio_in_ch0,
      mdio_out_ch0 => mdio_out_ch0,
      mdio_tri_ch0 => mdio_tri_ch0,
      \out\ => SRESET,
      p_3_out => p_3_out,
      phyad_ch0(4 downto 0) => phyad_ch0(4 downto 0),
      reset_done => reset_done,
      reset_out => \^reset_out\,
      status_vector_ch0(0) => \^status_vector_ch0\(12),
      userclk => userclk
    );
\IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER\: entity work.quadsgmii_0_TEST_TX_178
     port map (
      \CODE_GRP_CNT_reg[0]_0\ => \IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER_n_6\,
      \CODE_GRP_reg[0]_0\ => \HAS_MANAGEMENT.MDIO_n_27\,
      D(3) => \IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER_n_1\,
      D(2) => \IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER_n_2\,
      D(1) => \IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER_n_3\,
      D(0) => \IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER_n_4\,
      INSERT_IDLE_reg_0 => \HAS_MANAGEMENT.MDIO_n_0\,
      LOOPBACK => LOOPBACK,
      Q(0) => TX_EVEN,
      RXCHARISCOMMA_USR => RXCHARISCOMMA_USR,
      RXCHARISK_USR => RXCHARISK_USR,
      RXDATA_USR(7 downto 0) => RXDATA_USR(7 downto 0),
      \TX_CONFIG_reg[14]_0\(3) => \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_22\,
      \TX_CONFIG_reg[14]_0\(2) => \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_23\,
      \TX_CONFIG_reg[14]_0\(1) => \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_24\,
      \TX_CONFIG_reg[14]_0\(0) => \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_25\,
      \USE_QSGMII_DATA.TXCHARISK_reg_0\ => \IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER_n_7\,
      \USE_QSGMII_DATA.TXCHARISK_reg_1\ => \IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER_n_8\,
      \USE_QSGMII_DATA.TXDATA_reg[2]_0\ => \IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER_n_17\,
      \USE_QSGMII_DATA.TXDATA_reg[3]_0\ => \IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER_n_18\,
      \USE_QSGMII_DATA.TXDATA_reg[5]_0\ => \IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER_n_19\,
      \USE_QSGMII_DATA.TXDATA_reg[7]_0\(7) => \IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER_n_9\,
      \USE_QSGMII_DATA.TXDATA_reg[7]_0\(6) => \IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER_n_10\,
      \USE_QSGMII_DATA.TXDATA_reg[7]_0\(5) => \IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER_n_11\,
      \USE_QSGMII_DATA.TXDATA_reg[7]_0\(4) => \IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER_n_12\,
      \USE_QSGMII_DATA.TXDATA_reg[7]_0\(3) => \IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER_n_13\,
      \USE_QSGMII_DATA.TXDATA_reg[7]_0\(2) => \IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER_n_14\,
      \USE_QSGMII_DATA.TXDATA_reg[7]_0\(1) => \IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER_n_15\,
      \USE_QSGMII_DATA.TXDATA_reg[7]_0\(0) => \IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER_n_16\,
      \USE_QSGMII_DATA.TXDATA_reg[7]_1\ => \IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER_n_20\,
      \USE_QSGMII_DATA.TXDATA_reg[7]_2\ => \^use_rocket_io.mgt_tx_reset_int_reg_0\(0),
      XMIT_CONFIG => XMIT_CONFIG,
      XMIT_CONFIG_INT => XMIT_CONFIG_INT_0,
      XMIT_DATA => XMIT_DATA,
      gmii_tx_en_ch0 => gmii_tx_en_ch0,
      gmii_tx_er_ch0 => gmii_tx_er_ch0,
      gmii_txd_ch0(7 downto 0) => gmii_txd_ch0(7 downto 0),
      userclk => userclk
    );
\MGT_RESET.RESET_INT_PIPE_RXRECCLK_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => '0',
      PRE => p_6_out,
      Q => RESET_INT_PIPE_RXRECCLK
    );
\MGT_RESET.RESET_INT_PIPE_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => '0',
      PRE => p_3_out,
      Q => RESET_INT_PIPE
    );
\MGT_RESET.RESET_INT_RXRECCLK_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => RESET_INT_PIPE_RXRECCLK,
      PRE => p_6_out,
      Q => RESET_INT_RXRECCLK
    );
\MGT_RESET.RESET_INT_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => RESET_INT_PIPE,
      PRE => p_3_out,
      Q => RESET_INT
    );
\MGT_RESET.SRESET_PIPE_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => RESET_INT,
      Q => SRESET_PIPE,
      R => '0'
    );
\MGT_RESET.SRESET_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => SRESET_PIPE,
      Q => SRESET,
      S => RESET_INT
    );
\MGT_RESET.SYNC_ASYNC_RESET\: entity work.quadsgmii_0_TEST_reset_sync_block_179
     port map (
      RESET_OUT => RESET_OUT,
      \^reset_out\ => \^reset_out\,
      userclk => userclk
    );
\MGT_RESET.SYNC_ASYNC_RESET_RECCLK\: entity work.quadsgmii_0_TEST_reset_sync_block_180
     port map (
      RESET_OUT => RESET_OUT,
      \^reset_out\ => RESET_REG_RXRECCLK,
      rxrecclk => rxrecclk
    );
\MGT_RESET.SYNC_SOFT_RESET_RECCLK\: entity work.quadsgmii_0_TEST_reset_sync_block_181
     port map (
      SOFT_RESET => SOFT_RESET,
      dcm_locked => dcm_locked,
      p_6_out => p_6_out,
      reset_out => RESET_REG_RXRECCLK,
      rxrecclk => rxrecclk
    );
RESET_SYNC1_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sr\(0),
      I1 => MGT_RX_RESET,
      O => SS(0)
    );
\RESET_SYNC1_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sr\(0),
      I1 => RESET_SYNC1,
      O => \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg_0\(0)
    );
\RESET_SYNC1_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sr\(0),
      I1 => RESET_SYNC1_0,
      O => \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg_1\(0)
    );
\RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK\: entity work.quadsgmii_0_TEST_RX_182
     port map (
      BASEX_REMOTE_FAULT_RSLVD(0) => BASEX_REMOTE_FAULT_RSLVD(1),
      CONFIG_REG_MATCH_reg(2) => \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_14\,
      CONFIG_REG_MATCH_reg(1) => \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_15\,
      CONFIG_REG_MATCH_reg(0) => \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_16\,
      FALSE_CARRIER_REG3_reg_0 => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_34\,
      FALSE_CARRIER_reg_0 => \HAS_MANAGEMENT.MDIO_n_19\,
      FALSE_NIT0 => FALSE_NIT0,
      I_REG_reg_0 => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_10\,
      Q(7) => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg_n_0_[7]\,
      Q(6) => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg_n_0_[6]\,
      Q(5) => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg_n_0_[5]\,
      Q(4) => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg_n_0_[4]\,
      Q(3) => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg_n_0_[3]\,
      Q(2) => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg_n_0_[2]\,
      Q(1) => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg_n_0_[1]\,
      Q(0) => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg_n_0_[0]\,
      RECEIVE => RECEIVE,
      RECEIVED_IDLE => RECEIVED_IDLE,
      RXCHARISK_REG1_reg_0 => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISK_INT_reg_n_0\,
      \RXD_reg[7]_0\(0) => \HAS_MANAGEMENT.MDIO_n_0\,
      RXEVEN0_out => RXEVEN0_out,
      RXNOTINTABLE_INT => RXNOTINTABLE_INT,
      RXSYNC_STATUS => RXSYNC_STATUS,
      RX_CONFIG_REG_NULL_reg => \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_12\,
      \RX_CONFIG_REG_reg[10]_0\ => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_15\,
      \RX_CONFIG_REG_reg[15]_0\(15 downto 14) => RX_CONFIG_REG(15 downto 14),
      \RX_CONFIG_REG_reg[15]_0\(13) => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_18\,
      \RX_CONFIG_REG_reg[15]_0\(12 downto 10) => RX_CONFIG_REG(12 downto 10),
      \RX_CONFIG_REG_reg[15]_0\(9) => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_22\,
      \RX_CONFIG_REG_reg[15]_0\(8) => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_23\,
      \RX_CONFIG_REG_reg[15]_0\(7) => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_24\,
      \RX_CONFIG_REG_reg[15]_0\(6) => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_25\,
      \RX_CONFIG_REG_reg[15]_0\(5) => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_26\,
      \RX_CONFIG_REG_reg[15]_0\(4) => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_27\,
      \RX_CONFIG_REG_reg[15]_0\(3) => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_28\,
      \RX_CONFIG_REG_reg[15]_0\(2) => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_29\,
      \RX_CONFIG_REG_reg[15]_0\(1) => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_30\,
      \RX_CONFIG_REG_reg[15]_0\(0) => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_31\,
      \RX_CONFIG_REG_reg[7]_0\(1) => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCLKCORCNT_INT_reg_n_0_[2]\,
      \RX_CONFIG_REG_reg[7]_0\(0) => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCLKCORCNT_INT_reg_n_0_[0]\,
      RX_CONFIG_VALID => RX_CONFIG_VALID,
      RX_CONFIG_VALID_INT_reg_0 => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_11\,
      \RX_CONFIG_VALID_REG_reg[0]_0\ => \^sr\(0),
      RX_DATA_ERROR => RX_DATA_ERROR,
      RX_DV0 => RX_DV0,
      RX_ER0 => RX_ER0,
      RX_IDLE => RX_IDLE,
      RX_INVALID => RX_INVALID,
      RX_INVALID_reg_0 => \HAS_MANAGEMENT.MDIO_n_12\,
      S0 => S0,
      S2 => S2,
      SOP_REG3 => SOP_REG3,
      SR(0) => RX_CONFIG_REG_REG0,
      SYNC_STATUS_REG0 => SYNC_STATUS_REG0,
      \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg[2]\ => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_13\,
      \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg[3]\ => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_33\,
      \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg[5]\ => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_12\,
      XMIT_DATA => XMIT_DATA,
      gmii_rx_dv_ch0 => gmii_rx_dv_ch0,
      gmii_rx_er_ch0 => gmii_rx_er_ch0,
      gmii_rxd_ch0(7 downto 0) => gmii_rxd_ch0(7 downto 0),
      \out\ => SRESET,
      status_vector_ch0(1 downto 0) => \^status_vector_ch0\(3 downto 2),
      userclk => userclk
    );
\RX_GMII_AT_TXOUTCLK.SYNCHRONISATION\: entity work.quadsgmii_0_TEST_SYNCHRONISE_183
     port map (
      ENCOMMAALIGN_reg_0 => ENCOMMAALIGN_reg,
      EVEN_reg_0 => \^sr\(0),
      \FSM_onehot_STATE_reg[2]_0\ => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISK_INT_reg_n_0\,
      \FSM_onehot_STATE_reg[2]_1\ => \HAS_MANAGEMENT.MDIO_n_14\,
      \GOOD_CGS_reg[1]_0\ => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISCOMMA_INT_reg_n_0\,
      \GOOD_CGS_reg[1]_1\ => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXBUFSTATUS_INT_reg_n_0_[1]\,
      LOOPBACK => LOOPBACK,
      \MGT_RESET.SRESET_reg\ => \RX_GMII_AT_TXOUTCLK.SYNCHRONISATION_n_4\,
      RUNDISP_EN => RUNDISP_EN,
      RXDISPERR_INT => RXDISPERR_INT,
      RXEVEN0_out => RXEVEN0_out,
      RXNOTINTABLE_INT => RXNOTINTABLE_INT,
      RXSYNC_STATUS => RXSYNC_STATUS,
      S2 => S2,
      SIGNAL_DETECT_MOD => SIGNAL_DETECT_MOD,
      SYNC_STATUS_REG0 => SYNC_STATUS_REG0,
      \out\ => SRESET,
      userclk => userclk
    );
STATUS_VECTOR_0_PRE_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \HAS_MANAGEMENT.MDIO_n_12\,
      Q => STATUS_VECTOR_0_PRE,
      R => STATUS_VECTOR_0_PRE_reg_0
    );
\STATUS_VECTOR_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => STATUS_VECTOR_0_PRE,
      Q => \^status_vector_ch0\(0),
      R => '0'
    );
\STATUS_VECTOR_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => DUPLEX_MODE_RSLVD_REG,
      Q => \^status_vector_ch0\(11),
      R => '0'
    );
\STATUS_VECTOR_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => SYNC_STATUS_REG,
      Q => \^status_vector_ch0\(1),
      R => '0'
    );
SYNC_SIGNAL_DETECT: entity work.quadsgmii_0_TEST_sync_block_184
     port map (
      \MASK_RUDI_BUFERR_TIMER_reg[12]\ => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXBUFSTATUS_INT_reg_n_0_[1]\,
      \MASK_RUDI_BUFERR_TIMER_reg[12]_0\ => \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_21\,
      SIGNAL_DETECT_MOD => SIGNAL_DETECT_MOD,
      SIGNAL_DETECT_REG_reg => \^powerdown_ch0\,
      data_out => data_out,
      data_sync_reg6_0 => SYNC_SIGNAL_DETECT_n_0,
      signal_detect => signal_detect,
      userclk => userclk
    );
SYNC_STATUS_REG_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => RXSYNC_STATUS,
      Q => SYNC_STATUS_REG,
      R => '0'
    );
\TXDATA[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF00"
    )
        port map (
      I0 => \^d\(0),
      I1 => \TXDATA[7]_i_2_n_0\,
      I2 => \^use_rocket_io.txdata_reg[6]_0\(5),
      I3 => TXDATA_CH0(7),
      O => \USE_ROCKET_IO.TXCHARISK_reg_0\
    );
\TXDATA[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFFFFFFFFFF"
    )
        port map (
      I0 => \^use_rocket_io.txdata_reg[6]_0\(3),
      I1 => \^use_rocket_io.txdata_reg[6]_0\(0),
      I2 => \^use_rocket_io.txdata_reg[6]_0\(1),
      I3 => \^use_rocket_io.txdata_reg[6]_0\(6),
      I4 => \^use_rocket_io.txdata_reg[6]_0\(2),
      I5 => \^use_rocket_io.txdata_reg[6]_0\(4),
      O => \TXDATA[7]_i_2_n_0\
    );
\USE_ROCKET_IO.MGT_TX_RESET_INT_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => RESET_INT,
      I1 => TXBUFERR_INT,
      O => p_1_out
    );
\USE_ROCKET_IO.MGT_TX_RESET_INT_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \USE_ROCKET_IO.MGT_TX_RESET_INT_i_3_n_0\,
      I1 => \USE_ROCKET_IO.MGT_TX_RESET_INT_i_4_n_0\,
      I2 => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[6]\,
      I3 => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[7]\,
      I4 => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[4]\,
      I5 => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[5]\,
      O => MGT_TX_RESET_INT
    );
\USE_ROCKET_IO.MGT_TX_RESET_INT_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[13]\,
      I1 => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[12]\,
      I2 => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[9]\,
      I3 => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[8]\,
      I4 => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[11]\,
      I5 => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[10]\,
      O => \USE_ROCKET_IO.MGT_TX_RESET_INT_i_3_n_0\
    );
\USE_ROCKET_IO.MGT_TX_RESET_INT_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[2]\,
      I1 => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[3]\,
      I2 => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[0]\,
      I3 => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[1]\,
      O => \USE_ROCKET_IO.MGT_TX_RESET_INT_i_4_n_0\
    );
\USE_ROCKET_IO.MGT_TX_RESET_INT_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => MGT_TX_RESET_INT,
      Q => \^use_rocket_io.mgt_tx_reset_int_reg_0\(0),
      S => p_1_out
    );
\USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXBUFSTATUS_INT_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => RXBUFERR,
      Q => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXBUFSTATUS_INT_reg_n_0_[1]\,
      R => RXCLKCORCNT_INT
    );
\USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISCOMMA_INT_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER_n_8\,
      Q => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISCOMMA_INT_reg_n_0\,
      R => \^sr\(0)
    );
\USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISK_INT_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER_n_7\,
      Q => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISK_INT_reg_n_0\,
      R => \^sr\(0)
    );
\USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCLKCORCNT_INT_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCLKCORCNT_INT_reg[2]_0\(0),
      Q => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCLKCORCNT_INT_reg_n_0_[0]\,
      R => RXCLKCORCNT_INT
    );
\USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCLKCORCNT_INT_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCLKCORCNT_INT_reg[2]_0\(1),
      Q => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCLKCORCNT_INT_reg_n_0_[2]\,
      R => RXCLKCORCNT_INT
    );
\USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER_n_16\,
      Q => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg_n_0_[0]\,
      R => \^sr\(0)
    );
\USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER_n_15\,
      Q => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg_n_0_[1]\,
      R => \^sr\(0)
    );
\USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER_n_14\,
      Q => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg_n_0_[2]\,
      R => \^sr\(0)
    );
\USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER_n_13\,
      Q => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg_n_0_[3]\,
      R => \^sr\(0)
    );
\USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER_n_12\,
      Q => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg_n_0_[4]\,
      R => \^sr\(0)
    );
\USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER_n_11\,
      Q => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg_n_0_[5]\,
      R => \^sr\(0)
    );
\USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER_n_10\,
      Q => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg_n_0_[6]\,
      R => \^sr\(0)
    );
\USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER_n_9\,
      Q => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg_n_0_[7]\,
      R => \^sr\(0)
    );
\USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDISPERR_INT_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => RXDISPERR_USR,
      Q => RXDISPERR_INT,
      R => RXCLKCORCNT_INT
    );
\USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXNOTINTABLE_INT_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => RXNOTINTABLE_USR,
      Q => RXNOTINTABLE_INT,
      R => RXCLKCORCNT_INT
    );
\USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXBUFSTATUS_INT_reg_n_0_[1]\,
      I1 => RESET_INT,
      O => p_0_out
    );
\USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_i_3_n_0\,
      I1 => \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_i_4_n_0\,
      I2 => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[6]\,
      I3 => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[7]\,
      I4 => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[4]\,
      I5 => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[5]\,
      O => MGT_RX_RESET_INT
    );
\USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[13]\,
      I1 => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[12]\,
      I2 => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[9]\,
      I3 => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[8]\,
      I4 => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[11]\,
      I5 => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[10]\,
      O => \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_i_3_n_0\
    );
\USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[2]\,
      I1 => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[3]\,
      I2 => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[0]\,
      I3 => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[1]\,
      O => \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_i_4_n_0\
    );
\USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => MGT_RX_RESET_INT,
      Q => \^sr\(0),
      S => p_0_out
    );
\USE_ROCKET_IO.TXBUFERR_INT_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => txbuferr,
      Q => TXBUFERR_INT,
      R => \^use_rocket_io.mgt_tx_reset_int_reg_0\(0)
    );
\USE_ROCKET_IO.TXCHARISK_reg\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER_n_6\,
      Q => \^d\(0),
      R => \^use_rocket_io.mgt_tx_reset_int_reg_0\(0)
    );
\USE_ROCKET_IO.TXDATA_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER_n_4\,
      Q => \^use_rocket_io.txdata_reg[6]_0\(0),
      R => '0'
    );
\USE_ROCKET_IO.TXDATA_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER_n_3\,
      Q => \^use_rocket_io.txdata_reg[6]_0\(1),
      R => '0'
    );
\USE_ROCKET_IO.TXDATA_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => userclk,
      CE => '1',
      D => \IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER_n_17\,
      Q => \^use_rocket_io.txdata_reg[6]_0\(2),
      S => \HAS_MANAGEMENT.MDIO_n_13\
    );
\USE_ROCKET_IO.TXDATA_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => userclk,
      CE => '1',
      D => \IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER_n_18\,
      Q => \^use_rocket_io.txdata_reg[6]_0\(3),
      S => \HAS_MANAGEMENT.MDIO_n_13\
    );
\USE_ROCKET_IO.TXDATA_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER_n_2\,
      Q => \^use_rocket_io.txdata_reg[6]_0\(4),
      R => '0'
    );
\USE_ROCKET_IO.TXDATA_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => userclk,
      CE => '1',
      D => \IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER_n_19\,
      Q => \^use_rocket_io.txdata_reg[6]_0\(5),
      S => \HAS_MANAGEMENT.MDIO_n_13\
    );
\USE_ROCKET_IO.TXDATA_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER_n_1\,
      Q => \^use_rocket_io.txdata_reg[6]_0\(6),
      R => '0'
    );
\USE_ROCKET_IO.TXDATA_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => userclk,
      CE => '1',
      D => \IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER_n_20\,
      Q => TXDATA_CH0(7),
      S => \HAS_MANAGEMENT.MDIO_n_13\
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => RXRECRESET
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => RXRECRESET_PIPE
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => RXRECRESET_PIPE_1
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => RXRECRESET_PIPE_2
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => RXRECRESET_PIPE_3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity quadsgmii_0_TEST_GPCS_PMA_GEN_83 is
  port (
    POWERDOWN_CH1 : out STD_LOGIC;
    status_vector_ch1 : out STD_LOGIC_VECTOR ( 12 downto 0 );
    MGT_RX_RESET : out STD_LOGIC;
    mdio_out_ch1 : out STD_LOGIC;
    mdio_tri_ch1 : out STD_LOGIC;
    ENABLEALIGN : out STD_LOGIC;
    gmii_rxd_ch1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gmii_rx_er_ch1 : out STD_LOGIC;
    TXCHARISK : out STD_LOGIC;
    TXDATA_CH1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    an_interrupt_ch1 : out STD_LOGIC;
    gmii_rx_dv_ch1 : out STD_LOGIC;
    userclk : in STD_LOGIC;
    signal_detect : in STD_LOGIC;
    RESET_OUT : in STD_LOGIC;
    rxrecclk : in STD_LOGIC;
    mdc_ch1 : in STD_LOGIC;
    mdio_in_ch1 : in STD_LOGIC;
    gmii_txd_ch1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    gmii_tx_er_ch1 : in STD_LOGIC;
    gmii_tx_en_ch1 : in STD_LOGIC;
    RXNOTINTABLE_USR : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    RXBUFSTATUS : in STD_LOGIC_VECTOR ( 0 to 0 );
    txbuferr : in STD_LOGIC;
    RXDISPERR_USR : in STD_LOGIC;
    RXCHARISK_USR : in STD_LOGIC;
    RXCHARISCOMMA_USR : in STD_LOGIC;
    phyad_ch1 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    dcm_locked : in STD_LOGIC;
    RXDATA_USR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    reset_done : in STD_LOGIC;
    link_timer_value_ch1 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    STATUS_VECTOR_0_PRE_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmii_0_TEST_GPCS_PMA_GEN_83 : entity is "GPCS_PMA_GEN";
end quadsgmii_0_TEST_GPCS_PMA_GEN_83;

architecture STRUCTURE of quadsgmii_0_TEST_GPCS_PMA_GEN_83 is
  signal AN_ENABLE_INT : STD_LOGIC;
  signal BASEX_REMOTE_FAULT_RSLVD : STD_LOGIC_VECTOR ( 1 to 1 );
  signal CLEAR_PAGE_RECEIVED : STD_LOGIC;
  signal CLEAR_STATUS_REG : STD_LOGIC;
  signal DUPLEX_MODE_RSLVD_REG : STD_LOGIC;
  signal FALSE_NIT0 : STD_LOGIC;
  signal \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[0]\ : STD_LOGIC;
  signal \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[10]\ : STD_LOGIC;
  signal \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[11]\ : STD_LOGIC;
  signal \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[12]\ : STD_LOGIC;
  signal \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[13]\ : STD_LOGIC;
  signal \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[1]\ : STD_LOGIC;
  signal \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[2]\ : STD_LOGIC;
  signal \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[3]\ : STD_LOGIC;
  signal \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[4]\ : STD_LOGIC;
  signal \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[5]\ : STD_LOGIC;
  signal \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[6]\ : STD_LOGIC;
  signal \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[7]\ : STD_LOGIC;
  signal \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[8]\ : STD_LOGIC;
  signal \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[9]\ : STD_LOGIC;
  signal \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[0]\ : STD_LOGIC;
  signal \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[10]\ : STD_LOGIC;
  signal \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[11]\ : STD_LOGIC;
  signal \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[12]\ : STD_LOGIC;
  signal \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[13]\ : STD_LOGIC;
  signal \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[1]\ : STD_LOGIC;
  signal \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[2]\ : STD_LOGIC;
  signal \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[3]\ : STD_LOGIC;
  signal \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[4]\ : STD_LOGIC;
  signal \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[5]\ : STD_LOGIC;
  signal \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[6]\ : STD_LOGIC;
  signal \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[7]\ : STD_LOGIC;
  signal \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[8]\ : STD_LOGIC;
  signal \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[9]\ : STD_LOGIC;
  signal \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_12\ : STD_LOGIC;
  signal \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_14\ : STD_LOGIC;
  signal \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_15\ : STD_LOGIC;
  signal \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_16\ : STD_LOGIC;
  signal \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_17\ : STD_LOGIC;
  signal \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_22\ : STD_LOGIC;
  signal \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_23\ : STD_LOGIC;
  signal \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_24\ : STD_LOGIC;
  signal \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_25\ : STD_LOGIC;
  signal \HAS_MANAGEMENT.MDIO_n_0\ : STD_LOGIC;
  signal \HAS_MANAGEMENT.MDIO_n_12\ : STD_LOGIC;
  signal \HAS_MANAGEMENT.MDIO_n_13\ : STD_LOGIC;
  signal \HAS_MANAGEMENT.MDIO_n_14\ : STD_LOGIC;
  signal \HAS_MANAGEMENT.MDIO_n_19\ : STD_LOGIC;
  signal \HAS_MANAGEMENT.MDIO_n_27\ : STD_LOGIC;
  signal \HAS_MANAGEMENT.MDIO_n_28\ : STD_LOGIC;
  signal \HAS_MANAGEMENT.MDIO_n_29\ : STD_LOGIC;
  signal \IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER_n_1\ : STD_LOGIC;
  signal \IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER_n_10\ : STD_LOGIC;
  signal \IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER_n_11\ : STD_LOGIC;
  signal \IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER_n_12\ : STD_LOGIC;
  signal \IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER_n_13\ : STD_LOGIC;
  signal \IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER_n_14\ : STD_LOGIC;
  signal \IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER_n_15\ : STD_LOGIC;
  signal \IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER_n_16\ : STD_LOGIC;
  signal \IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER_n_17\ : STD_LOGIC;
  signal \IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER_n_18\ : STD_LOGIC;
  signal \IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER_n_19\ : STD_LOGIC;
  signal \IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER_n_2\ : STD_LOGIC;
  signal \IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER_n_20\ : STD_LOGIC;
  signal \IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER_n_3\ : STD_LOGIC;
  signal \IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER_n_4\ : STD_LOGIC;
  signal \IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER_n_6\ : STD_LOGIC;
  signal \IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER_n_7\ : STD_LOGIC;
  signal \IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER_n_8\ : STD_LOGIC;
  signal \IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER_n_9\ : STD_LOGIC;
  signal LOOPBACK : STD_LOGIC;
  signal LP_ADV_ABILITY : STD_LOGIC_VECTOR ( 16 downto 11 );
  signal \^mgt_rx_reset\ : STD_LOGIC;
  signal MGT_RX_RESET_INT : STD_LOGIC;
  signal MGT_TX_RESET_INT : STD_LOGIC;
  signal MR_AN_COMPLETE : STD_LOGIC;
  signal MR_LINK_STATUS : STD_LOGIC;
  signal MR_PAGE_RX_SET : STD_LOGIC;
  signal \^powerdown_ch1\ : STD_LOGIC;
  signal RECEIVE : STD_LOGIC;
  signal RECEIVED_IDLE : STD_LOGIC;
  signal RESET_INT : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of RESET_INT : signal is "true";
  signal RESET_INT_PIPE : STD_LOGIC;
  attribute async_reg of RESET_INT_PIPE : signal is "true";
  signal RESET_INT_PIPE_RXRECCLK : STD_LOGIC;
  attribute async_reg of RESET_INT_PIPE_RXRECCLK : signal is "true";
  signal RESET_INT_RXRECCLK : STD_LOGIC;
  attribute async_reg of RESET_INT_RXRECCLK : signal is "true";
  signal RESET_REG_RXRECCLK : STD_LOGIC;
  signal RESTART_AN_REG : STD_LOGIC;
  signal RUNDISP_EN : STD_LOGIC;
  signal RXDISPERR_INT : STD_LOGIC;
  signal RXDISPERR_MOD : STD_LOGIC;
  signal RXDISPERR_SRL1_out : STD_LOGIC;
  signal RXEVEN0_out : STD_LOGIC;
  signal RXNOTINTABLE_INT : STD_LOGIC;
  signal RXNOTINTABLE_SRL0_out : STD_LOGIC;
  signal RXRECRESET : STD_LOGIC;
  attribute async_reg of RXRECRESET : signal is "true";
  signal RXRECRESET_PIPE : STD_LOGIC;
  attribute async_reg of RXRECRESET_PIPE : signal is "true";
  signal RXRECRESET_PIPE_1 : STD_LOGIC;
  attribute async_reg of RXRECRESET_PIPE_1 : signal is "true";
  signal RXRECRESET_PIPE_2 : STD_LOGIC;
  attribute async_reg of RXRECRESET_PIPE_2 : signal is "true";
  signal RXRECRESET_PIPE_3 : STD_LOGIC;
  attribute async_reg of RXRECRESET_PIPE_3 : signal is "true";
  signal RXRUNDISP_INT : STD_LOGIC;
  signal RXSYNC_STATUS : STD_LOGIC;
  signal RX_CONFIG_REG : STD_LOGIC_VECTOR ( 15 downto 10 );
  signal RX_CONFIG_REG_REG0 : STD_LOGIC;
  signal RX_CONFIG_VALID : STD_LOGIC;
  signal RX_DATA_ERROR : STD_LOGIC;
  signal RX_DV0 : STD_LOGIC;
  signal RX_ER0 : STD_LOGIC;
  signal \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_10\ : STD_LOGIC;
  signal \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_11\ : STD_LOGIC;
  signal \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_13\ : STD_LOGIC;
  signal \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_16\ : STD_LOGIC;
  signal \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_20\ : STD_LOGIC;
  signal \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_21\ : STD_LOGIC;
  signal \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_22\ : STD_LOGIC;
  signal \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_23\ : STD_LOGIC;
  signal \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_24\ : STD_LOGIC;
  signal \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_25\ : STD_LOGIC;
  signal \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_26\ : STD_LOGIC;
  signal \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_27\ : STD_LOGIC;
  signal \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_28\ : STD_LOGIC;
  signal \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_29\ : STD_LOGIC;
  signal \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_31\ : STD_LOGIC;
  signal \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_32\ : STD_LOGIC;
  signal \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_33\ : STD_LOGIC;
  signal \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_34\ : STD_LOGIC;
  signal \RX_GMII_AT_TXOUTCLK.SYNCHRONISATION_n_4\ : STD_LOGIC;
  signal RX_IDLE : STD_LOGIC;
  signal RX_INVALID : STD_LOGIC;
  signal RX_RUDI_INVALID : STD_LOGIC;
  signal S0 : STD_LOGIC;
  signal S2 : STD_LOGIC;
  signal SIGNAL_DETECT_MOD : STD_LOGIC;
  signal SOFT_RESET : STD_LOGIC;
  signal SOP_REG3 : STD_LOGIC;
  signal SRESET : STD_LOGIC;
  attribute async_reg of SRESET : signal is "true";
  signal SRESET_PIPE : STD_LOGIC;
  attribute async_reg of SRESET_PIPE : signal is "true";
  signal STATUS_VECTOR_0_PRE : STD_LOGIC;
  signal SYNC_SIGNAL_DETECT_n_0 : STD_LOGIC;
  signal SYNC_STATUS_REG : STD_LOGIC;
  signal SYNC_STATUS_REG0 : STD_LOGIC;
  signal TOGGLE_RX : STD_LOGIC;
  signal TXBUFERR_INT : STD_LOGIC;
  signal TX_EVEN : STD_LOGIC;
  signal \USE_ROCKET_IO.MGT_TX_RESET_INT_i_2_n_0\ : STD_LOGIC;
  signal \USE_ROCKET_IO.MGT_TX_RESET_INT_i_3_n_0\ : STD_LOGIC;
  signal \USE_ROCKET_IO.MGT_TX_RESET_INT_reg_n_0\ : STD_LOGIC;
  signal \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXBUFSTATUS_INT_reg_n_0_[1]\ : STD_LOGIC;
  signal \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISCOMMA_INT_reg_n_0\ : STD_LOGIC;
  signal \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISK_INT_reg_n_0\ : STD_LOGIC;
  signal \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCLKCORCNT_INT_reg_n_0_[0]\ : STD_LOGIC;
  signal \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCLKCORCNT_INT_reg_n_0_[2]\ : STD_LOGIC;
  signal \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg_n_0_[0]\ : STD_LOGIC;
  signal \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg_n_0_[1]\ : STD_LOGIC;
  signal \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg_n_0_[2]\ : STD_LOGIC;
  signal \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg_n_0_[3]\ : STD_LOGIC;
  signal \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg_n_0_[4]\ : STD_LOGIC;
  signal \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg_n_0_[5]\ : STD_LOGIC;
  signal \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg_n_0_[6]\ : STD_LOGIC;
  signal \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg_n_0_[7]\ : STD_LOGIC;
  signal \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_i_2_n_0\ : STD_LOGIC;
  signal \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_i_3_n_0\ : STD_LOGIC;
  signal XMIT_CONFIG : STD_LOGIC;
  signal XMIT_CONFIG_INT : STD_LOGIC;
  signal XMIT_CONFIG_INT_0 : STD_LOGIC;
  signal XMIT_DATA : STD_LOGIC;
  signal XMIT_DATA_INT : STD_LOGIC;
  signal data_out : STD_LOGIC;
  signal p_0_out : STD_LOGIC;
  signal p_1_out : STD_LOGIC;
  signal p_3_out : STD_LOGIC;
  signal p_6_out : STD_LOGIC;
  signal \^reset_out\ : STD_LOGIC;
  signal \^status_vector_ch1\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \DELAY_ERROR_TXOUTCLK.DELAY_RXDISPERR\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \DELAY_ERROR_TXOUTCLK.DELAY_RXDISPERR\ : label is "SRL16";
  attribute srl_name : string;
  attribute srl_name of \DELAY_ERROR_TXOUTCLK.DELAY_RXDISPERR\ : label is "inst/quadsgmii_0_TEST_core/\qsgmii_inst/GPCS_PMA_GEN_i1/DELAY_ERROR_TXOUTCLK.DELAY_RXDISPERR ";
  attribute BOX_TYPE of \DELAY_ERROR_TXOUTCLK.DELAY_RXNOTINTABLE\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \DELAY_ERROR_TXOUTCLK.DELAY_RXNOTINTABLE\ : label is "SRL16";
  attribute srl_name of \DELAY_ERROR_TXOUTCLK.DELAY_RXNOTINTABLE\ : label is "inst/quadsgmii_0_TEST_core/\qsgmii_inst/GPCS_PMA_GEN_i1/DELAY_ERROR_TXOUTCLK.DELAY_RXNOTINTABLE ";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[0]\ : label is "iSTATE:000000000001000,iSTATE0:000000000010000,iSTATE1:010000000000000,iSTATE2:000000000000100,iSTATE3:000100000000000,iSTATE4:001000000000000,iSTATE5:000010000000000,iSTATE6:000000000000010,iSTATE7:000000000000001,iSTATE8:000001000000000,iSTATE9:000000010000000,iSTATE10:000000100000000,iSTATE11:000000001000000,iSTATE12:100000000000000,iSTATE13:000000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[10]\ : label is "iSTATE:000000000001000,iSTATE0:000000000010000,iSTATE1:010000000000000,iSTATE2:000000000000100,iSTATE3:000100000000000,iSTATE4:001000000000000,iSTATE5:000010000000000,iSTATE6:000000000000010,iSTATE7:000000000000001,iSTATE8:000001000000000,iSTATE9:000000010000000,iSTATE10:000000100000000,iSTATE11:000000001000000,iSTATE12:100000000000000,iSTATE13:000000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[11]\ : label is "iSTATE:000000000001000,iSTATE0:000000000010000,iSTATE1:010000000000000,iSTATE2:000000000000100,iSTATE3:000100000000000,iSTATE4:001000000000000,iSTATE5:000010000000000,iSTATE6:000000000000010,iSTATE7:000000000000001,iSTATE8:000001000000000,iSTATE9:000000010000000,iSTATE10:000000100000000,iSTATE11:000000001000000,iSTATE12:100000000000000,iSTATE13:000000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[12]\ : label is "iSTATE:000000000001000,iSTATE0:000000000010000,iSTATE1:010000000000000,iSTATE2:000000000000100,iSTATE3:000100000000000,iSTATE4:001000000000000,iSTATE5:000010000000000,iSTATE6:000000000000010,iSTATE7:000000000000001,iSTATE8:000001000000000,iSTATE9:000000010000000,iSTATE10:000000100000000,iSTATE11:000000001000000,iSTATE12:100000000000000,iSTATE13:000000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[13]\ : label is "iSTATE:000000000001000,iSTATE0:000000000010000,iSTATE1:010000000000000,iSTATE2:000000000000100,iSTATE3:000100000000000,iSTATE4:001000000000000,iSTATE5:000010000000000,iSTATE6:000000000000010,iSTATE7:000000000000001,iSTATE8:000001000000000,iSTATE9:000000010000000,iSTATE10:000000100000000,iSTATE11:000000001000000,iSTATE12:100000000000000,iSTATE13:000000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[1]\ : label is "iSTATE:000000000001000,iSTATE0:000000000010000,iSTATE1:010000000000000,iSTATE2:000000000000100,iSTATE3:000100000000000,iSTATE4:001000000000000,iSTATE5:000010000000000,iSTATE6:000000000000010,iSTATE7:000000000000001,iSTATE8:000001000000000,iSTATE9:000000010000000,iSTATE10:000000100000000,iSTATE11:000000001000000,iSTATE12:100000000000000,iSTATE13:000000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[2]\ : label is "iSTATE:000000000001000,iSTATE0:000000000010000,iSTATE1:010000000000000,iSTATE2:000000000000100,iSTATE3:000100000000000,iSTATE4:001000000000000,iSTATE5:000010000000000,iSTATE6:000000000000010,iSTATE7:000000000000001,iSTATE8:000001000000000,iSTATE9:000000010000000,iSTATE10:000000100000000,iSTATE11:000000001000000,iSTATE12:100000000000000,iSTATE13:000000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[3]\ : label is "iSTATE:000000000001000,iSTATE0:000000000010000,iSTATE1:010000000000000,iSTATE2:000000000000100,iSTATE3:000100000000000,iSTATE4:001000000000000,iSTATE5:000010000000000,iSTATE6:000000000000010,iSTATE7:000000000000001,iSTATE8:000001000000000,iSTATE9:000000010000000,iSTATE10:000000100000000,iSTATE11:000000001000000,iSTATE12:100000000000000,iSTATE13:000000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[4]\ : label is "iSTATE:000000000001000,iSTATE0:000000000010000,iSTATE1:010000000000000,iSTATE2:000000000000100,iSTATE3:000100000000000,iSTATE4:001000000000000,iSTATE5:000010000000000,iSTATE6:000000000000010,iSTATE7:000000000000001,iSTATE8:000001000000000,iSTATE9:000000010000000,iSTATE10:000000100000000,iSTATE11:000000001000000,iSTATE12:100000000000000,iSTATE13:000000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[5]\ : label is "iSTATE:000000000001000,iSTATE0:000000000010000,iSTATE1:010000000000000,iSTATE2:000000000000100,iSTATE3:000100000000000,iSTATE4:001000000000000,iSTATE5:000010000000000,iSTATE6:000000000000010,iSTATE7:000000000000001,iSTATE8:000001000000000,iSTATE9:000000010000000,iSTATE10:000000100000000,iSTATE11:000000001000000,iSTATE12:100000000000000,iSTATE13:000000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[6]\ : label is "iSTATE:000000000001000,iSTATE0:000000000010000,iSTATE1:010000000000000,iSTATE2:000000000000100,iSTATE3:000100000000000,iSTATE4:001000000000000,iSTATE5:000010000000000,iSTATE6:000000000000010,iSTATE7:000000000000001,iSTATE8:000001000000000,iSTATE9:000000010000000,iSTATE10:000000100000000,iSTATE11:000000001000000,iSTATE12:100000000000000,iSTATE13:000000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[7]\ : label is "iSTATE:000000000001000,iSTATE0:000000000010000,iSTATE1:010000000000000,iSTATE2:000000000000100,iSTATE3:000100000000000,iSTATE4:001000000000000,iSTATE5:000010000000000,iSTATE6:000000000000010,iSTATE7:000000000000001,iSTATE8:000001000000000,iSTATE9:000000010000000,iSTATE10:000000100000000,iSTATE11:000000001000000,iSTATE12:100000000000000,iSTATE13:000000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[8]\ : label is "iSTATE:000000000001000,iSTATE0:000000000010000,iSTATE1:010000000000000,iSTATE2:000000000000100,iSTATE3:000100000000000,iSTATE4:001000000000000,iSTATE5:000010000000000,iSTATE6:000000000000010,iSTATE7:000000000000001,iSTATE8:000001000000000,iSTATE9:000000010000000,iSTATE10:000000100000000,iSTATE11:000000001000000,iSTATE12:100000000000000,iSTATE13:000000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[9]\ : label is "iSTATE:000000000001000,iSTATE0:000000000010000,iSTATE1:010000000000000,iSTATE2:000000000000100,iSTATE3:000100000000000,iSTATE4:001000000000000,iSTATE5:000010000000000,iSTATE6:000000000000010,iSTATE7:000000000000001,iSTATE8:000001000000000,iSTATE9:000000010000000,iSTATE10:000000100000000,iSTATE11:000000001000000,iSTATE12:100000000000000,iSTATE13:000000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[0]\ : label is "iSTATE:000000000001000,iSTATE0:000000000010000,iSTATE1:010000000000000,iSTATE2:000000000000100,iSTATE3:000100000000000,iSTATE4:001000000000000,iSTATE5:000010000000000,iSTATE6:000000000000010,iSTATE7:000000000000001,iSTATE8:000001000000000,iSTATE9:000000010000000,iSTATE10:000000100000000,iSTATE11:000000001000000,iSTATE12:100000000000000,iSTATE13:000000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[10]\ : label is "iSTATE:000000000001000,iSTATE0:000000000010000,iSTATE1:010000000000000,iSTATE2:000000000000100,iSTATE3:000100000000000,iSTATE4:001000000000000,iSTATE5:000010000000000,iSTATE6:000000000000010,iSTATE7:000000000000001,iSTATE8:000001000000000,iSTATE9:000000010000000,iSTATE10:000000100000000,iSTATE11:000000001000000,iSTATE12:100000000000000,iSTATE13:000000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[11]\ : label is "iSTATE:000000000001000,iSTATE0:000000000010000,iSTATE1:010000000000000,iSTATE2:000000000000100,iSTATE3:000100000000000,iSTATE4:001000000000000,iSTATE5:000010000000000,iSTATE6:000000000000010,iSTATE7:000000000000001,iSTATE8:000001000000000,iSTATE9:000000010000000,iSTATE10:000000100000000,iSTATE11:000000001000000,iSTATE12:100000000000000,iSTATE13:000000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[12]\ : label is "iSTATE:000000000001000,iSTATE0:000000000010000,iSTATE1:010000000000000,iSTATE2:000000000000100,iSTATE3:000100000000000,iSTATE4:001000000000000,iSTATE5:000010000000000,iSTATE6:000000000000010,iSTATE7:000000000000001,iSTATE8:000001000000000,iSTATE9:000000010000000,iSTATE10:000000100000000,iSTATE11:000000001000000,iSTATE12:100000000000000,iSTATE13:000000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[13]\ : label is "iSTATE:000000000001000,iSTATE0:000000000010000,iSTATE1:010000000000000,iSTATE2:000000000000100,iSTATE3:000100000000000,iSTATE4:001000000000000,iSTATE5:000010000000000,iSTATE6:000000000000010,iSTATE7:000000000000001,iSTATE8:000001000000000,iSTATE9:000000010000000,iSTATE10:000000100000000,iSTATE11:000000001000000,iSTATE12:100000000000000,iSTATE13:000000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[1]\ : label is "iSTATE:000000000001000,iSTATE0:000000000010000,iSTATE1:010000000000000,iSTATE2:000000000000100,iSTATE3:000100000000000,iSTATE4:001000000000000,iSTATE5:000010000000000,iSTATE6:000000000000010,iSTATE7:000000000000001,iSTATE8:000001000000000,iSTATE9:000000010000000,iSTATE10:000000100000000,iSTATE11:000000001000000,iSTATE12:100000000000000,iSTATE13:000000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[2]\ : label is "iSTATE:000000000001000,iSTATE0:000000000010000,iSTATE1:010000000000000,iSTATE2:000000000000100,iSTATE3:000100000000000,iSTATE4:001000000000000,iSTATE5:000010000000000,iSTATE6:000000000000010,iSTATE7:000000000000001,iSTATE8:000001000000000,iSTATE9:000000010000000,iSTATE10:000000100000000,iSTATE11:000000001000000,iSTATE12:100000000000000,iSTATE13:000000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[3]\ : label is "iSTATE:000000000001000,iSTATE0:000000000010000,iSTATE1:010000000000000,iSTATE2:000000000000100,iSTATE3:000100000000000,iSTATE4:001000000000000,iSTATE5:000010000000000,iSTATE6:000000000000010,iSTATE7:000000000000001,iSTATE8:000001000000000,iSTATE9:000000010000000,iSTATE10:000000100000000,iSTATE11:000000001000000,iSTATE12:100000000000000,iSTATE13:000000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[4]\ : label is "iSTATE:000000000001000,iSTATE0:000000000010000,iSTATE1:010000000000000,iSTATE2:000000000000100,iSTATE3:000100000000000,iSTATE4:001000000000000,iSTATE5:000010000000000,iSTATE6:000000000000010,iSTATE7:000000000000001,iSTATE8:000001000000000,iSTATE9:000000010000000,iSTATE10:000000100000000,iSTATE11:000000001000000,iSTATE12:100000000000000,iSTATE13:000000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[5]\ : label is "iSTATE:000000000001000,iSTATE0:000000000010000,iSTATE1:010000000000000,iSTATE2:000000000000100,iSTATE3:000100000000000,iSTATE4:001000000000000,iSTATE5:000010000000000,iSTATE6:000000000000010,iSTATE7:000000000000001,iSTATE8:000001000000000,iSTATE9:000000010000000,iSTATE10:000000100000000,iSTATE11:000000001000000,iSTATE12:100000000000000,iSTATE13:000000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[6]\ : label is "iSTATE:000000000001000,iSTATE0:000000000010000,iSTATE1:010000000000000,iSTATE2:000000000000100,iSTATE3:000100000000000,iSTATE4:001000000000000,iSTATE5:000010000000000,iSTATE6:000000000000010,iSTATE7:000000000000001,iSTATE8:000001000000000,iSTATE9:000000010000000,iSTATE10:000000100000000,iSTATE11:000000001000000,iSTATE12:100000000000000,iSTATE13:000000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[7]\ : label is "iSTATE:000000000001000,iSTATE0:000000000010000,iSTATE1:010000000000000,iSTATE2:000000000000100,iSTATE3:000100000000000,iSTATE4:001000000000000,iSTATE5:000010000000000,iSTATE6:000000000000010,iSTATE7:000000000000001,iSTATE8:000001000000000,iSTATE9:000000010000000,iSTATE10:000000100000000,iSTATE11:000000001000000,iSTATE12:100000000000000,iSTATE13:000000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[8]\ : label is "iSTATE:000000000001000,iSTATE0:000000000010000,iSTATE1:010000000000000,iSTATE2:000000000000100,iSTATE3:000100000000000,iSTATE4:001000000000000,iSTATE5:000010000000000,iSTATE6:000000000000010,iSTATE7:000000000000001,iSTATE8:000001000000000,iSTATE9:000000010000000,iSTATE10:000000100000000,iSTATE11:000000001000000,iSTATE12:100000000000000,iSTATE13:000000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[9]\ : label is "iSTATE:000000000001000,iSTATE0:000000000010000,iSTATE1:010000000000000,iSTATE2:000000000000100,iSTATE3:000100000000000,iSTATE4:001000000000000,iSTATE5:000010000000000,iSTATE6:000000000000010,iSTATE7:000000000000001,iSTATE8:000001000000000,iSTATE9:000000010000000,iSTATE10:000000100000000,iSTATE11:000000001000000,iSTATE12:100000000000000,iSTATE13:000000000100000";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \MGT_RESET.RESET_INT_PIPE_RXRECCLK_reg\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \MGT_RESET.RESET_INT_PIPE_RXRECCLK_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \MGT_RESET.RESET_INT_PIPE_reg\ : label is std.standard.true;
  attribute KEEP of \MGT_RESET.RESET_INT_PIPE_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \MGT_RESET.RESET_INT_RXRECCLK_reg\ : label is std.standard.true;
  attribute KEEP of \MGT_RESET.RESET_INT_RXRECCLK_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \MGT_RESET.RESET_INT_reg\ : label is std.standard.true;
  attribute KEEP of \MGT_RESET.RESET_INT_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \MGT_RESET.SRESET_PIPE_reg\ : label is std.standard.true;
  attribute KEEP of \MGT_RESET.SRESET_PIPE_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \MGT_RESET.SRESET_reg\ : label is std.standard.true;
  attribute KEEP of \MGT_RESET.SRESET_reg\ : label is "yes";
begin
  MGT_RX_RESET <= \^mgt_rx_reset\;
  POWERDOWN_CH1 <= \^powerdown_ch1\;
  status_vector_ch1(12 downto 0) <= \^status_vector_ch1\(12 downto 0);
\DELAY_ERROR_TXOUTCLK.DELAY_RXDISPERR\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => userclk,
      D => RXDISPERR_MOD,
      Q => RXDISPERR_SRL1_out
    );
\DELAY_ERROR_TXOUTCLK.DELAY_RXNOTINTABLE\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => userclk,
      D => RXNOTINTABLE_INT,
      Q => RXNOTINTABLE_SRL0_out
    );
\DELAY_ERROR_TXOUTCLK.RXDISPERR_REG_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => RXDISPERR_SRL1_out,
      Q => \^status_vector_ch1\(5),
      R => '0'
    );
\DELAY_ERROR_TXOUTCLK.RXNOTINTABLE_REG_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => RXNOTINTABLE_SRL0_out,
      Q => \^status_vector_ch1\(6),
      R => '0'
    );
DUPLEX_MODE_RSLVD_REG_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => LP_ADV_ABILITY(13),
      Q => DUPLEX_MODE_RSLVD_REG,
      R => '0'
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXBUFSTATUS_INT_reg_n_0_[1]\,
      I1 => RESET_INT,
      O => p_0_out
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => userclk,
      CE => '1',
      D => '0',
      Q => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[0]\,
      S => p_0_out
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[9]\,
      Q => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[10]\,
      R => p_0_out
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[10]\,
      Q => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[11]\,
      R => p_0_out
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[11]\,
      Q => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[12]\,
      R => p_0_out
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[12]\,
      Q => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[13]\,
      R => p_0_out
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[0]\,
      Q => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[1]\,
      R => p_0_out
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[1]\,
      Q => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[2]\,
      R => p_0_out
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[2]\,
      Q => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[3]\,
      R => p_0_out
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[3]\,
      Q => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[4]\,
      R => p_0_out
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[4]\,
      Q => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[5]\,
      R => p_0_out
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[5]\,
      Q => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[6]\,
      R => p_0_out
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[6]\,
      Q => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[7]\,
      R => p_0_out
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[7]\,
      Q => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[8]\,
      R => p_0_out
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[8]\,
      Q => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[9]\,
      R => p_0_out
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => RESET_INT,
      I1 => TXBUFERR_INT,
      O => p_1_out
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => userclk,
      CE => '1',
      D => '0',
      Q => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[0]\,
      S => p_1_out
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[9]\,
      Q => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[10]\,
      R => p_1_out
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[10]\,
      Q => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[11]\,
      R => p_1_out
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[11]\,
      Q => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[12]\,
      R => p_1_out
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[12]\,
      Q => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[13]\,
      R => p_1_out
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[0]\,
      Q => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[1]\,
      R => p_1_out
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[1]\,
      Q => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[2]\,
      R => p_1_out
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[2]\,
      Q => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[3]\,
      R => p_1_out
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[3]\,
      Q => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[4]\,
      R => p_1_out
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[4]\,
      Q => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[5]\,
      R => p_1_out
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[5]\,
      Q => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[6]\,
      R => p_1_out
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[6]\,
      Q => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[7]\,
      R => p_1_out
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[7]\,
      Q => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[8]\,
      R => p_1_out
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[8]\,
      Q => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[9]\,
      R => p_1_out
    );
\HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION\: entity work.quadsgmii_0_TEST_AUTO_NEG_164
     port map (
      AN_ENABLE_INT => AN_ENABLE_INT,
      BASEX_REMOTE_FAULT_RSLVD(0) => BASEX_REMOTE_FAULT_RSLVD(1),
      CLEAR_PAGE_RECEIVED => CLEAR_PAGE_RECEIVED,
      CLEAR_STATUS_REG => CLEAR_STATUS_REG,
      CONFIG_REG_MATCH_reg_0 => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_13\,
      D(3) => \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_22\,
      D(2) => \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_23\,
      D(1) => \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_24\,
      D(0) => \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_25\,
      \MASK_RUDI_BUFERR_TIMER_reg[0]_0\ => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXBUFSTATUS_INT_reg_n_0_[1]\,
      \MASK_RUDI_BUFERR_TIMER_reg[12]_0\ => \^powerdown_ch1\,
      \MASK_RUDI_BUFERR_TIMER_reg[12]_1\ => SYNC_SIGNAL_DETECT_n_0,
      \MASK_RUDI_BUFERR_TIMER_reg[3]_0\ => \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_17\,
      MASK_RUDI_CLKCOR_reg_0(1) => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCLKCORCNT_INT_reg_n_0_[2]\,
      MASK_RUDI_CLKCOR_reg_0(0) => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCLKCORCNT_INT_reg_n_0_[0]\,
      MR_AN_COMPLETE => MR_AN_COMPLETE,
      MR_LINK_STATUS => MR_LINK_STATUS,
      \MR_LP_ADV_ABILITY_INT_reg[16]_0\(3 downto 2) => LP_ADV_ABILITY(16 downto 15),
      \MR_LP_ADV_ABILITY_INT_reg[16]_0\(1) => LP_ADV_ABILITY(13),
      \MR_LP_ADV_ABILITY_INT_reg[16]_0\(0) => LP_ADV_ABILITY(11),
      MR_PAGE_RX_SET => MR_PAGE_RX_SET,
      Q(15 downto 14) => RX_CONFIG_REG(15 downto 14),
      Q(13) => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_16\,
      Q(12 downto 10) => RX_CONFIG_REG(12 downto 10),
      Q(9) => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_20\,
      Q(8) => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_21\,
      Q(7) => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_22\,
      Q(6) => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_23\,
      Q(5) => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_24\,
      Q(4) => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_25\,
      Q(3) => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_26\,
      Q(2) => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_27\,
      Q(1) => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_28\,
      Q(0) => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_29\,
      RECEIVED_IDLE => RECEIVED_IDLE,
      RECEIVED_IDLE_reg_0 => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_33\,
      RESTART_AN_REG => RESTART_AN_REG,
      RXSYNC_STATUS => RXSYNC_STATUS,
      RX_CONFIG_REG_NULL_reg_0 => \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_12\,
      RX_CONFIG_REG_NULL_reg_1 => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_34\,
      \RX_CONFIG_REG_REG_reg[11]_0\(2) => \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_14\,
      \RX_CONFIG_REG_REG_reg[11]_0\(1) => \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_15\,
      \RX_CONFIG_REG_REG_reg[11]_0\(0) => \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_16\,
      RX_CONFIG_VALID => RX_CONFIG_VALID,
      RX_IDLE => RX_IDLE,
      RX_INVALID => RX_INVALID,
      RX_RUDI_INVALID => RX_RUDI_INVALID,
      RX_RUDI_INVALID_REG_reg_0 => \RX_GMII_AT_TXOUTCLK.SYNCHRONISATION_n_4\,
      SR(0) => RX_CONFIG_REG_REG0,
      TOGGLE_RX => TOGGLE_RX,
      \TX_CONFIG_REG_INT_reg[0]_0\ => \HAS_MANAGEMENT.MDIO_n_29\,
      \TX_CONFIG_REG_INT_reg[13]_0\ => \HAS_MANAGEMENT.MDIO_n_28\,
      XMIT_CONFIG_INT => XMIT_CONFIG_INT,
      XMIT_DATA => XMIT_DATA,
      XMIT_DATA_INT => XMIT_DATA_INT,
      data_out => data_out,
      link_timer_value_ch1(8 downto 0) => link_timer_value_ch1(8 downto 0),
      \out\ => SRESET,
      status_vector_ch1(5) => \^status_vector_ch1\(12),
      status_vector_ch1(4 downto 1) => \^status_vector_ch1\(10 downto 7),
      status_vector_ch1(0) => \^status_vector_ch1\(4),
      userclk => userclk
    );
\HAS_MANAGEMENT.MDIO\: entity work.quadsgmii_0_TEST_MANAGEMENT_165
     port map (
      AN_ENABLE_INT => AN_ENABLE_INT,
      \AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG_reg[0]_0\ => \HAS_MANAGEMENT.MDIO_n_29\,
      \AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG_reg[13]_0\ => \HAS_MANAGEMENT.MDIO_n_28\,
      CGBAD_reg => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXBUFSTATUS_INT_reg_n_0_[1]\,
      CLEAR_PAGE_RECEIVED => CLEAR_PAGE_RECEIVED,
      CLEAR_STATUS_REG => CLEAR_STATUS_REG,
      \CONFIG_REG_WITH_AN.AN_ENABLE_REG_reg_0\ => \HAS_MANAGEMENT.MDIO_n_12\,
      \CONFIG_REG_WITH_AN.ISOLATE_REG_reg_0\ => \HAS_MANAGEMENT.MDIO_n_0\,
      \CONFIG_REG_WITH_AN.ISOLATE_REG_reg_1\ => \HAS_MANAGEMENT.MDIO_n_27\,
      \CONFIG_REG_WITH_AN.POWERDOWN_REG_reg_0\ => \^powerdown_ch1\,
      FALSE_NIT0 => FALSE_NIT0,
      FALSE_NIT_reg(4) => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg_n_0_[7]\,
      FALSE_NIT_reg(3) => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg_n_0_[3]\,
      FALSE_NIT_reg(2) => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg_n_0_[2]\,
      FALSE_NIT_reg(1) => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg_n_0_[1]\,
      FALSE_NIT_reg(0) => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg_n_0_[0]\,
      FALSE_NIT_reg_0 => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_31\,
      FALSE_NIT_reg_1 => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_11\,
      \FSM_onehot_STATE_reg[2]\ => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISCOMMA_INT_reg_n_0\,
      I_REG_reg => \HAS_MANAGEMENT.MDIO_n_19\,
      LOOPBACK => LOOPBACK,
      MR_AN_COMPLETE => MR_AN_COMPLETE,
      MR_LINK_STATUS => MR_LINK_STATUS,
      MR_PAGE_RX_SET => MR_PAGE_RX_SET,
      Q(0) => TX_EVEN,
      RECEIVE => RECEIVE,
      RESTART_AN_REG => RESTART_AN_REG,
      RUNDISP_EN => RUNDISP_EN,
      RXDISPERR_INT => RXDISPERR_INT,
      RXDISPERR_MOD => RXDISPERR_MOD,
      RXEVEN0_out => RXEVEN0_out,
      RXNOTINTABLE_INT => RXNOTINTABLE_INT,
      RXSYNC_STATUS => RXSYNC_STATUS,
      RX_DATA_ERROR => RX_DATA_ERROR,
      RX_DV0 => RX_DV0,
      RX_ER0 => RX_ER0,
      RX_ER_reg => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_32\,
      RX_IDLE => RX_IDLE,
      RX_INVALID => RX_INVALID,
      RX_RUDI_INVALID => RX_RUDI_INVALID,
      S0 => S0,
      S2 => S2,
      \SHIFT_REG_reg[15]\(3 downto 2) => LP_ADV_ABILITY(16 downto 15),
      \SHIFT_REG_reg[15]\(1) => LP_ADV_ABILITY(13),
      \SHIFT_REG_reg[15]\(0) => LP_ADV_ABILITY(11),
      SOFT_RESET => SOFT_RESET,
      SOP_REG3 => SOP_REG3,
      SR(0) => RXRUNDISP_INT,
      S_reg => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_10\,
      TOGGLE_RX => TOGGLE_RX,
      \USE_ROCKET_IO.MGT_TX_RESET_INT_reg\ => \HAS_MANAGEMENT.MDIO_n_13\,
      \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISCOMMA_INT_reg\ => \HAS_MANAGEMENT.MDIO_n_14\,
      \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCLKCORCNT_INT_reg[2]\ => \^mgt_rx_reset\,
      \USE_ROCKET_IO.TXDATA_reg[7]\ => \USE_ROCKET_IO.MGT_TX_RESET_INT_reg_n_0\,
      XMIT_CONFIG => XMIT_CONFIG,
      XMIT_CONFIG_INT => XMIT_CONFIG_INT,
      XMIT_CONFIG_INT_0 => XMIT_CONFIG_INT_0,
      XMIT_DATA => XMIT_DATA,
      XMIT_DATA_INT => XMIT_DATA_INT,
      an_interrupt_ch1 => an_interrupt_ch1,
      dcm_locked => dcm_locked,
      mdc_ch1 => mdc_ch1,
      mdio_in_ch1 => mdio_in_ch1,
      mdio_out_ch1 => mdio_out_ch1,
      mdio_tri_ch1 => mdio_tri_ch1,
      \out\ => SRESET,
      p_3_out => p_3_out,
      phyad_ch1(4 downto 0) => phyad_ch1(4 downto 0),
      reset_done => reset_done,
      reset_out => \^reset_out\,
      status_vector_ch1(0) => \^status_vector_ch1\(12),
      userclk => userclk
    );
\IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER\: entity work.quadsgmii_0_TEST_TX_166
     port map (
      \CODE_GRP_CNT_reg[0]_0\ => \IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER_n_6\,
      \CODE_GRP_reg[0]_0\ => \HAS_MANAGEMENT.MDIO_n_27\,
      D(3) => \IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER_n_1\,
      D(2) => \IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER_n_2\,
      D(1) => \IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER_n_3\,
      D(0) => \IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER_n_4\,
      INSERT_IDLE_reg_0 => \HAS_MANAGEMENT.MDIO_n_0\,
      LOOPBACK => LOOPBACK,
      Q(0) => TX_EVEN,
      RXCHARISCOMMA_USR => RXCHARISCOMMA_USR,
      RXCHARISK_USR => RXCHARISK_USR,
      RXDATA_USR(7 downto 0) => RXDATA_USR(7 downto 0),
      TRIGGER_T_reg_0 => \USE_ROCKET_IO.MGT_TX_RESET_INT_reg_n_0\,
      \TX_CONFIG_reg[14]_0\(3) => \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_22\,
      \TX_CONFIG_reg[14]_0\(2) => \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_23\,
      \TX_CONFIG_reg[14]_0\(1) => \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_24\,
      \TX_CONFIG_reg[14]_0\(0) => \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_25\,
      \USE_QSGMII_DATA.TXCHARISK_reg_0\ => \IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER_n_7\,
      \USE_QSGMII_DATA.TXCHARISK_reg_1\ => \IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER_n_8\,
      \USE_QSGMII_DATA.TXDATA_reg[2]_0\ => \IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER_n_17\,
      \USE_QSGMII_DATA.TXDATA_reg[3]_0\ => \IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER_n_18\,
      \USE_QSGMII_DATA.TXDATA_reg[5]_0\ => \IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER_n_19\,
      \USE_QSGMII_DATA.TXDATA_reg[7]_0\(7) => \IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER_n_9\,
      \USE_QSGMII_DATA.TXDATA_reg[7]_0\(6) => \IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER_n_10\,
      \USE_QSGMII_DATA.TXDATA_reg[7]_0\(5) => \IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER_n_11\,
      \USE_QSGMII_DATA.TXDATA_reg[7]_0\(4) => \IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER_n_12\,
      \USE_QSGMII_DATA.TXDATA_reg[7]_0\(3) => \IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER_n_13\,
      \USE_QSGMII_DATA.TXDATA_reg[7]_0\(2) => \IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER_n_14\,
      \USE_QSGMII_DATA.TXDATA_reg[7]_0\(1) => \IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER_n_15\,
      \USE_QSGMII_DATA.TXDATA_reg[7]_0\(0) => \IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER_n_16\,
      \USE_QSGMII_DATA.TXDATA_reg[7]_1\ => \IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER_n_20\,
      XMIT_CONFIG => XMIT_CONFIG,
      XMIT_CONFIG_INT => XMIT_CONFIG_INT_0,
      XMIT_DATA => XMIT_DATA,
      gmii_tx_en_ch1 => gmii_tx_en_ch1,
      gmii_tx_er_ch1 => gmii_tx_er_ch1,
      gmii_txd_ch1(7 downto 0) => gmii_txd_ch1(7 downto 0),
      userclk => userclk
    );
\MGT_RESET.RESET_INT_PIPE_RXRECCLK_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => '0',
      PRE => p_6_out,
      Q => RESET_INT_PIPE_RXRECCLK
    );
\MGT_RESET.RESET_INT_PIPE_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => '0',
      PRE => p_3_out,
      Q => RESET_INT_PIPE
    );
\MGT_RESET.RESET_INT_RXRECCLK_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => RESET_INT_PIPE_RXRECCLK,
      PRE => p_6_out,
      Q => RESET_INT_RXRECCLK
    );
\MGT_RESET.RESET_INT_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => RESET_INT_PIPE,
      PRE => p_3_out,
      Q => RESET_INT
    );
\MGT_RESET.SRESET_PIPE_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => RESET_INT,
      Q => SRESET_PIPE,
      R => '0'
    );
\MGT_RESET.SRESET_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => SRESET_PIPE,
      Q => SRESET,
      S => RESET_INT
    );
\MGT_RESET.SYNC_ASYNC_RESET\: entity work.quadsgmii_0_TEST_reset_sync_block_167
     port map (
      RESET_OUT => RESET_OUT,
      \^reset_out\ => \^reset_out\,
      userclk => userclk
    );
\MGT_RESET.SYNC_ASYNC_RESET_RECCLK\: entity work.quadsgmii_0_TEST_reset_sync_block_168
     port map (
      RESET_OUT => RESET_OUT,
      \^reset_out\ => RESET_REG_RXRECCLK,
      rxrecclk => rxrecclk
    );
\MGT_RESET.SYNC_SOFT_RESET_RECCLK\: entity work.quadsgmii_0_TEST_reset_sync_block_169
     port map (
      SOFT_RESET => SOFT_RESET,
      dcm_locked => dcm_locked,
      p_6_out => p_6_out,
      reset_out => RESET_REG_RXRECCLK,
      rxrecclk => rxrecclk
    );
\RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK\: entity work.quadsgmii_0_TEST_RX_170
     port map (
      BASEX_REMOTE_FAULT_RSLVD(0) => BASEX_REMOTE_FAULT_RSLVD(1),
      CONFIG_REG_MATCH_reg(2) => \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_14\,
      CONFIG_REG_MATCH_reg(1) => \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_15\,
      CONFIG_REG_MATCH_reg(0) => \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_16\,
      FALSE_CARRIER_REG3_reg_0 => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_32\,
      FALSE_CARRIER_reg_0 => \HAS_MANAGEMENT.MDIO_n_19\,
      FALSE_NIT0 => FALSE_NIT0,
      I_REG_reg_0 => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_33\,
      Q(7) => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg_n_0_[7]\,
      Q(6) => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg_n_0_[6]\,
      Q(5) => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg_n_0_[5]\,
      Q(4) => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg_n_0_[4]\,
      Q(3) => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg_n_0_[3]\,
      Q(2) => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg_n_0_[2]\,
      Q(1) => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg_n_0_[1]\,
      Q(0) => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg_n_0_[0]\,
      RECEIVE => RECEIVE,
      RECEIVED_IDLE => RECEIVED_IDLE,
      RXCHARISK_REG1_reg_0 => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISK_INT_reg_n_0\,
      \RXD_reg[7]_0\(0) => \HAS_MANAGEMENT.MDIO_n_0\,
      RXEVEN0_out => RXEVEN0_out,
      RXNOTINTABLE_INT => RXNOTINTABLE_INT,
      RXSYNC_STATUS => RXSYNC_STATUS,
      RX_CONFIG_REG_NULL_reg => \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_12\,
      \RX_CONFIG_REG_reg[10]_0\ => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_13\,
      \RX_CONFIG_REG_reg[15]_0\(15 downto 14) => RX_CONFIG_REG(15 downto 14),
      \RX_CONFIG_REG_reg[15]_0\(13) => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_16\,
      \RX_CONFIG_REG_reg[15]_0\(12 downto 10) => RX_CONFIG_REG(12 downto 10),
      \RX_CONFIG_REG_reg[15]_0\(9) => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_20\,
      \RX_CONFIG_REG_reg[15]_0\(8) => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_21\,
      \RX_CONFIG_REG_reg[15]_0\(7) => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_22\,
      \RX_CONFIG_REG_reg[15]_0\(6) => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_23\,
      \RX_CONFIG_REG_reg[15]_0\(5) => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_24\,
      \RX_CONFIG_REG_reg[15]_0\(4) => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_25\,
      \RX_CONFIG_REG_reg[15]_0\(3) => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_26\,
      \RX_CONFIG_REG_reg[15]_0\(2) => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_27\,
      \RX_CONFIG_REG_reg[15]_0\(1) => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_28\,
      \RX_CONFIG_REG_reg[15]_0\(0) => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_29\,
      \RX_CONFIG_REG_reg[7]_0\(1) => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCLKCORCNT_INT_reg_n_0_[2]\,
      \RX_CONFIG_REG_reg[7]_0\(0) => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCLKCORCNT_INT_reg_n_0_[0]\,
      RX_CONFIG_VALID => RX_CONFIG_VALID,
      RX_CONFIG_VALID_INT_reg_0 => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_34\,
      \RX_CONFIG_VALID_REG_reg[0]_0\ => \^mgt_rx_reset\,
      RX_DATA_ERROR => RX_DATA_ERROR,
      RX_DV0 => RX_DV0,
      RX_ER0 => RX_ER0,
      RX_IDLE => RX_IDLE,
      RX_INVALID => RX_INVALID,
      RX_INVALID_reg_0 => \HAS_MANAGEMENT.MDIO_n_12\,
      S0 => S0,
      S2 => S2,
      SOP_REG3 => SOP_REG3,
      SR(0) => RX_CONFIG_REG_REG0,
      SYNC_STATUS_REG0 => SYNC_STATUS_REG0,
      \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg[2]\ => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_11\,
      \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg[3]\ => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_31\,
      \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg[5]\ => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_10\,
      XMIT_DATA => XMIT_DATA,
      gmii_rx_dv_ch1 => gmii_rx_dv_ch1,
      gmii_rx_er_ch1 => gmii_rx_er_ch1,
      gmii_rxd_ch1(7 downto 0) => gmii_rxd_ch1(7 downto 0),
      \out\ => SRESET,
      status_vector_ch1(1 downto 0) => \^status_vector_ch1\(3 downto 2),
      userclk => userclk
    );
\RX_GMII_AT_TXOUTCLK.SYNCHRONISATION\: entity work.quadsgmii_0_TEST_SYNCHRONISE_171
     port map (
      ENABLEALIGN => ENABLEALIGN,
      EVEN_reg_0 => \^mgt_rx_reset\,
      \FSM_onehot_STATE_reg[2]_0\ => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISK_INT_reg_n_0\,
      \FSM_onehot_STATE_reg[2]_1\ => \HAS_MANAGEMENT.MDIO_n_14\,
      \GOOD_CGS_reg[1]_0\ => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISCOMMA_INT_reg_n_0\,
      \GOOD_CGS_reg[1]_1\ => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXBUFSTATUS_INT_reg_n_0_[1]\,
      LOOPBACK => LOOPBACK,
      \MGT_RESET.SRESET_reg\ => \RX_GMII_AT_TXOUTCLK.SYNCHRONISATION_n_4\,
      RUNDISP_EN => RUNDISP_EN,
      RXDISPERR_INT => RXDISPERR_INT,
      RXEVEN0_out => RXEVEN0_out,
      RXNOTINTABLE_INT => RXNOTINTABLE_INT,
      RXSYNC_STATUS => RXSYNC_STATUS,
      S2 => S2,
      SIGNAL_DETECT_MOD => SIGNAL_DETECT_MOD,
      SYNC_STATUS_REG0 => SYNC_STATUS_REG0,
      \out\ => SRESET,
      userclk => userclk
    );
STATUS_VECTOR_0_PRE_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \HAS_MANAGEMENT.MDIO_n_12\,
      Q => STATUS_VECTOR_0_PRE,
      R => STATUS_VECTOR_0_PRE_reg_0
    );
\STATUS_VECTOR_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => STATUS_VECTOR_0_PRE,
      Q => \^status_vector_ch1\(0),
      R => '0'
    );
\STATUS_VECTOR_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => DUPLEX_MODE_RSLVD_REG,
      Q => \^status_vector_ch1\(11),
      R => '0'
    );
\STATUS_VECTOR_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => SYNC_STATUS_REG,
      Q => \^status_vector_ch1\(1),
      R => '0'
    );
SYNC_SIGNAL_DETECT: entity work.quadsgmii_0_TEST_sync_block_172
     port map (
      \MASK_RUDI_BUFERR_TIMER_reg[12]\ => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXBUFSTATUS_INT_reg_n_0_[1]\,
      \MASK_RUDI_BUFERR_TIMER_reg[12]_0\ => \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_17\,
      SIGNAL_DETECT_MOD => SIGNAL_DETECT_MOD,
      SIGNAL_DETECT_REG_reg => \^powerdown_ch1\,
      data_out => data_out,
      data_sync_reg6_0 => SYNC_SIGNAL_DETECT_n_0,
      signal_detect => signal_detect,
      userclk => userclk
    );
SYNC_STATUS_REG_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => RXSYNC_STATUS,
      Q => SYNC_STATUS_REG,
      R => '0'
    );
\USE_ROCKET_IO.MGT_TX_RESET_INT_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \USE_ROCKET_IO.MGT_TX_RESET_INT_i_2_n_0\,
      I1 => \USE_ROCKET_IO.MGT_TX_RESET_INT_i_3_n_0\,
      I2 => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[6]\,
      I3 => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[7]\,
      I4 => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[4]\,
      I5 => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[5]\,
      O => MGT_TX_RESET_INT
    );
\USE_ROCKET_IO.MGT_TX_RESET_INT_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[13]\,
      I1 => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[12]\,
      I2 => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[9]\,
      I3 => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[8]\,
      I4 => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[11]\,
      I5 => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[10]\,
      O => \USE_ROCKET_IO.MGT_TX_RESET_INT_i_2_n_0\
    );
\USE_ROCKET_IO.MGT_TX_RESET_INT_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[2]\,
      I1 => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[3]\,
      I2 => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[0]\,
      I3 => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[1]\,
      O => \USE_ROCKET_IO.MGT_TX_RESET_INT_i_3_n_0\
    );
\USE_ROCKET_IO.MGT_TX_RESET_INT_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => MGT_TX_RESET_INT,
      Q => \USE_ROCKET_IO.MGT_TX_RESET_INT_reg_n_0\,
      S => p_1_out
    );
\USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXBUFSTATUS_INT_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => RXBUFSTATUS(0),
      Q => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXBUFSTATUS_INT_reg_n_0_[1]\,
      R => RXRUNDISP_INT
    );
\USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISCOMMA_INT_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER_n_8\,
      Q => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISCOMMA_INT_reg_n_0\,
      R => \^mgt_rx_reset\
    );
\USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISK_INT_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER_n_7\,
      Q => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISK_INT_reg_n_0\,
      R => \^mgt_rx_reset\
    );
\USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCLKCORCNT_INT_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => D(0),
      Q => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCLKCORCNT_INT_reg_n_0_[0]\,
      R => RXRUNDISP_INT
    );
\USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCLKCORCNT_INT_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => D(1),
      Q => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCLKCORCNT_INT_reg_n_0_[2]\,
      R => RXRUNDISP_INT
    );
\USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER_n_16\,
      Q => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg_n_0_[0]\,
      R => \^mgt_rx_reset\
    );
\USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER_n_15\,
      Q => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg_n_0_[1]\,
      R => \^mgt_rx_reset\
    );
\USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER_n_14\,
      Q => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg_n_0_[2]\,
      R => \^mgt_rx_reset\
    );
\USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER_n_13\,
      Q => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg_n_0_[3]\,
      R => \^mgt_rx_reset\
    );
\USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER_n_12\,
      Q => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg_n_0_[4]\,
      R => \^mgt_rx_reset\
    );
\USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER_n_11\,
      Q => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg_n_0_[5]\,
      R => \^mgt_rx_reset\
    );
\USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER_n_10\,
      Q => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg_n_0_[6]\,
      R => \^mgt_rx_reset\
    );
\USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER_n_9\,
      Q => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg_n_0_[7]\,
      R => \^mgt_rx_reset\
    );
\USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDISPERR_INT_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => RXDISPERR_USR,
      Q => RXDISPERR_INT,
      R => RXRUNDISP_INT
    );
\USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXNOTINTABLE_INT_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => RXNOTINTABLE_USR,
      Q => RXNOTINTABLE_INT,
      R => RXRUNDISP_INT
    );
\USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_i_2_n_0\,
      I1 => \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_i_3_n_0\,
      I2 => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[6]\,
      I3 => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[7]\,
      I4 => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[4]\,
      I5 => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[5]\,
      O => MGT_RX_RESET_INT
    );
\USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[13]\,
      I1 => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[12]\,
      I2 => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[9]\,
      I3 => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[8]\,
      I4 => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[11]\,
      I5 => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[10]\,
      O => \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_i_2_n_0\
    );
\USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[2]\,
      I1 => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[3]\,
      I2 => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[0]\,
      I3 => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[1]\,
      O => \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_i_3_n_0\
    );
\USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => MGT_RX_RESET_INT,
      Q => \^mgt_rx_reset\,
      S => p_0_out
    );
\USE_ROCKET_IO.TXBUFERR_INT_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => txbuferr,
      Q => TXBUFERR_INT,
      R => \USE_ROCKET_IO.MGT_TX_RESET_INT_reg_n_0\
    );
\USE_ROCKET_IO.TXCHARISK_reg\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER_n_6\,
      Q => TXCHARISK,
      R => \USE_ROCKET_IO.MGT_TX_RESET_INT_reg_n_0\
    );
\USE_ROCKET_IO.TXDATA_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER_n_4\,
      Q => TXDATA_CH1(0),
      R => '0'
    );
\USE_ROCKET_IO.TXDATA_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER_n_3\,
      Q => TXDATA_CH1(1),
      R => '0'
    );
\USE_ROCKET_IO.TXDATA_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => userclk,
      CE => '1',
      D => \IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER_n_17\,
      Q => TXDATA_CH1(2),
      S => \HAS_MANAGEMENT.MDIO_n_13\
    );
\USE_ROCKET_IO.TXDATA_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => userclk,
      CE => '1',
      D => \IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER_n_18\,
      Q => TXDATA_CH1(3),
      S => \HAS_MANAGEMENT.MDIO_n_13\
    );
\USE_ROCKET_IO.TXDATA_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER_n_2\,
      Q => TXDATA_CH1(4),
      R => '0'
    );
\USE_ROCKET_IO.TXDATA_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => userclk,
      CE => '1',
      D => \IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER_n_19\,
      Q => TXDATA_CH1(5),
      S => \HAS_MANAGEMENT.MDIO_n_13\
    );
\USE_ROCKET_IO.TXDATA_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER_n_1\,
      Q => TXDATA_CH1(6),
      R => '0'
    );
\USE_ROCKET_IO.TXDATA_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => userclk,
      CE => '1',
      D => \IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER_n_20\,
      Q => TXDATA_CH1(7),
      S => \HAS_MANAGEMENT.MDIO_n_13\
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => RXRECRESET
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => RXRECRESET_PIPE
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => RXRECRESET_PIPE_1
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => RXRECRESET_PIPE_2
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => RXRECRESET_PIPE_3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity quadsgmii_0_TEST_GPCS_PMA_GEN_84 is
  port (
    POWERDOWN_CH2 : out STD_LOGIC;
    status_vector_ch2 : out STD_LOGIC_VECTOR ( 12 downto 0 );
    MGT_RX_RESET : out STD_LOGIC;
    mdio_out_ch2 : out STD_LOGIC;
    mdio_tri_ch2 : out STD_LOGIC;
    ENABLEALIGN : out STD_LOGIC;
    gmii_rxd_ch2 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gmii_rx_er_ch2 : out STD_LOGIC;
    TXCHARISK : out STD_LOGIC;
    TXDATA_CH2 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    an_interrupt_ch2 : out STD_LOGIC;
    gmii_rx_dv_ch2 : out STD_LOGIC;
    userclk : in STD_LOGIC;
    signal_detect : in STD_LOGIC;
    RESET_OUT : in STD_LOGIC;
    rxrecclk : in STD_LOGIC;
    mdc_ch2 : in STD_LOGIC;
    mdio_in_ch2 : in STD_LOGIC;
    gmii_txd_ch2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    gmii_tx_er_ch2 : in STD_LOGIC;
    gmii_tx_en_ch2 : in STD_LOGIC;
    RXNOTINTABLE_USR : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    RXBUFSTATUS : in STD_LOGIC_VECTOR ( 0 to 0 );
    txbuferr : in STD_LOGIC;
    RXDISPERR_USR : in STD_LOGIC;
    RXCHARISK_USR : in STD_LOGIC;
    RXCHARISCOMMA_USR : in STD_LOGIC;
    phyad_ch2 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    dcm_locked : in STD_LOGIC;
    RXDATA_USR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    reset_done : in STD_LOGIC;
    link_timer_value_ch2 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    STATUS_VECTOR_0_PRE_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmii_0_TEST_GPCS_PMA_GEN_84 : entity is "GPCS_PMA_GEN";
end quadsgmii_0_TEST_GPCS_PMA_GEN_84;

architecture STRUCTURE of quadsgmii_0_TEST_GPCS_PMA_GEN_84 is
  signal AN_ENABLE_INT : STD_LOGIC;
  signal BASEX_REMOTE_FAULT_RSLVD : STD_LOGIC_VECTOR ( 1 to 1 );
  signal CLEAR_PAGE_RECEIVED : STD_LOGIC;
  signal CLEAR_STATUS_REG : STD_LOGIC;
  signal DUPLEX_MODE_RSLVD_REG : STD_LOGIC;
  signal FALSE_NIT0 : STD_LOGIC;
  signal \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[0]\ : STD_LOGIC;
  signal \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[10]\ : STD_LOGIC;
  signal \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[11]\ : STD_LOGIC;
  signal \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[12]\ : STD_LOGIC;
  signal \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[13]\ : STD_LOGIC;
  signal \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[1]\ : STD_LOGIC;
  signal \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[2]\ : STD_LOGIC;
  signal \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[3]\ : STD_LOGIC;
  signal \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[4]\ : STD_LOGIC;
  signal \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[5]\ : STD_LOGIC;
  signal \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[6]\ : STD_LOGIC;
  signal \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[7]\ : STD_LOGIC;
  signal \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[8]\ : STD_LOGIC;
  signal \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[9]\ : STD_LOGIC;
  signal \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[0]\ : STD_LOGIC;
  signal \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[10]\ : STD_LOGIC;
  signal \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[11]\ : STD_LOGIC;
  signal \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[12]\ : STD_LOGIC;
  signal \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[13]\ : STD_LOGIC;
  signal \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[1]\ : STD_LOGIC;
  signal \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[2]\ : STD_LOGIC;
  signal \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[3]\ : STD_LOGIC;
  signal \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[4]\ : STD_LOGIC;
  signal \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[5]\ : STD_LOGIC;
  signal \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[6]\ : STD_LOGIC;
  signal \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[7]\ : STD_LOGIC;
  signal \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[8]\ : STD_LOGIC;
  signal \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[9]\ : STD_LOGIC;
  signal \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_12\ : STD_LOGIC;
  signal \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_14\ : STD_LOGIC;
  signal \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_15\ : STD_LOGIC;
  signal \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_16\ : STD_LOGIC;
  signal \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_17\ : STD_LOGIC;
  signal \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_22\ : STD_LOGIC;
  signal \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_23\ : STD_LOGIC;
  signal \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_24\ : STD_LOGIC;
  signal \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_25\ : STD_LOGIC;
  signal \HAS_MANAGEMENT.MDIO_n_0\ : STD_LOGIC;
  signal \HAS_MANAGEMENT.MDIO_n_12\ : STD_LOGIC;
  signal \HAS_MANAGEMENT.MDIO_n_13\ : STD_LOGIC;
  signal \HAS_MANAGEMENT.MDIO_n_14\ : STD_LOGIC;
  signal \HAS_MANAGEMENT.MDIO_n_19\ : STD_LOGIC;
  signal \HAS_MANAGEMENT.MDIO_n_27\ : STD_LOGIC;
  signal \HAS_MANAGEMENT.MDIO_n_28\ : STD_LOGIC;
  signal \HAS_MANAGEMENT.MDIO_n_29\ : STD_LOGIC;
  signal \IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER_n_1\ : STD_LOGIC;
  signal \IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER_n_10\ : STD_LOGIC;
  signal \IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER_n_11\ : STD_LOGIC;
  signal \IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER_n_12\ : STD_LOGIC;
  signal \IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER_n_13\ : STD_LOGIC;
  signal \IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER_n_14\ : STD_LOGIC;
  signal \IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER_n_15\ : STD_LOGIC;
  signal \IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER_n_16\ : STD_LOGIC;
  signal \IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER_n_17\ : STD_LOGIC;
  signal \IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER_n_18\ : STD_LOGIC;
  signal \IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER_n_19\ : STD_LOGIC;
  signal \IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER_n_2\ : STD_LOGIC;
  signal \IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER_n_20\ : STD_LOGIC;
  signal \IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER_n_3\ : STD_LOGIC;
  signal \IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER_n_4\ : STD_LOGIC;
  signal \IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER_n_6\ : STD_LOGIC;
  signal \IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER_n_7\ : STD_LOGIC;
  signal \IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER_n_8\ : STD_LOGIC;
  signal \IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER_n_9\ : STD_LOGIC;
  signal LOOPBACK : STD_LOGIC;
  signal LP_ADV_ABILITY : STD_LOGIC_VECTOR ( 16 downto 11 );
  signal \^mgt_rx_reset\ : STD_LOGIC;
  signal MGT_RX_RESET_INT : STD_LOGIC;
  signal MGT_TX_RESET_INT : STD_LOGIC;
  signal MR_AN_COMPLETE : STD_LOGIC;
  signal MR_LINK_STATUS : STD_LOGIC;
  signal MR_PAGE_RX_SET : STD_LOGIC;
  signal \^powerdown_ch2\ : STD_LOGIC;
  signal RECEIVE : STD_LOGIC;
  signal RECEIVED_IDLE : STD_LOGIC;
  signal RESET_INT : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of RESET_INT : signal is "true";
  signal RESET_INT_PIPE : STD_LOGIC;
  attribute async_reg of RESET_INT_PIPE : signal is "true";
  signal RESET_INT_PIPE_RXRECCLK : STD_LOGIC;
  attribute async_reg of RESET_INT_PIPE_RXRECCLK : signal is "true";
  signal RESET_INT_RXRECCLK : STD_LOGIC;
  attribute async_reg of RESET_INT_RXRECCLK : signal is "true";
  signal RESET_REG_RXRECCLK : STD_LOGIC;
  signal RESTART_AN_REG : STD_LOGIC;
  signal RUNDISP_EN : STD_LOGIC;
  signal RXDISPERR_INT : STD_LOGIC;
  signal RXDISPERR_MOD : STD_LOGIC;
  signal RXDISPERR_SRL1_out : STD_LOGIC;
  signal RXEVEN0_out : STD_LOGIC;
  signal RXNOTINTABLE_INT : STD_LOGIC;
  signal RXNOTINTABLE_SRL0_out : STD_LOGIC;
  signal RXRECRESET : STD_LOGIC;
  attribute async_reg of RXRECRESET : signal is "true";
  signal RXRECRESET_PIPE : STD_LOGIC;
  attribute async_reg of RXRECRESET_PIPE : signal is "true";
  signal RXRECRESET_PIPE_1 : STD_LOGIC;
  attribute async_reg of RXRECRESET_PIPE_1 : signal is "true";
  signal RXRECRESET_PIPE_2 : STD_LOGIC;
  attribute async_reg of RXRECRESET_PIPE_2 : signal is "true";
  signal RXRECRESET_PIPE_3 : STD_LOGIC;
  attribute async_reg of RXRECRESET_PIPE_3 : signal is "true";
  signal RXRUNDISP_INT : STD_LOGIC;
  signal RXSYNC_STATUS : STD_LOGIC;
  signal RX_CONFIG_REG : STD_LOGIC_VECTOR ( 15 downto 10 );
  signal RX_CONFIG_REG_REG0 : STD_LOGIC;
  signal RX_CONFIG_VALID : STD_LOGIC;
  signal RX_DATA_ERROR : STD_LOGIC;
  signal RX_DV0 : STD_LOGIC;
  signal RX_ER0 : STD_LOGIC;
  signal \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_10\ : STD_LOGIC;
  signal \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_11\ : STD_LOGIC;
  signal \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_13\ : STD_LOGIC;
  signal \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_16\ : STD_LOGIC;
  signal \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_20\ : STD_LOGIC;
  signal \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_21\ : STD_LOGIC;
  signal \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_22\ : STD_LOGIC;
  signal \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_23\ : STD_LOGIC;
  signal \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_24\ : STD_LOGIC;
  signal \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_25\ : STD_LOGIC;
  signal \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_26\ : STD_LOGIC;
  signal \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_27\ : STD_LOGIC;
  signal \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_28\ : STD_LOGIC;
  signal \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_29\ : STD_LOGIC;
  signal \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_31\ : STD_LOGIC;
  signal \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_32\ : STD_LOGIC;
  signal \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_33\ : STD_LOGIC;
  signal \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_34\ : STD_LOGIC;
  signal \RX_GMII_AT_TXOUTCLK.SYNCHRONISATION_n_4\ : STD_LOGIC;
  signal RX_IDLE : STD_LOGIC;
  signal RX_INVALID : STD_LOGIC;
  signal RX_RUDI_INVALID : STD_LOGIC;
  signal S0 : STD_LOGIC;
  signal S2 : STD_LOGIC;
  signal SIGNAL_DETECT_MOD : STD_LOGIC;
  signal SOFT_RESET : STD_LOGIC;
  signal SOP_REG3 : STD_LOGIC;
  signal SRESET : STD_LOGIC;
  attribute async_reg of SRESET : signal is "true";
  signal SRESET_PIPE : STD_LOGIC;
  attribute async_reg of SRESET_PIPE : signal is "true";
  signal STATUS_VECTOR_0_PRE : STD_LOGIC;
  signal SYNC_SIGNAL_DETECT_n_0 : STD_LOGIC;
  signal SYNC_STATUS_REG : STD_LOGIC;
  signal SYNC_STATUS_REG0 : STD_LOGIC;
  signal TOGGLE_RX : STD_LOGIC;
  signal TXBUFERR_INT : STD_LOGIC;
  signal TX_EVEN : STD_LOGIC;
  signal \USE_ROCKET_IO.MGT_TX_RESET_INT_i_2_n_0\ : STD_LOGIC;
  signal \USE_ROCKET_IO.MGT_TX_RESET_INT_i_3_n_0\ : STD_LOGIC;
  signal \USE_ROCKET_IO.MGT_TX_RESET_INT_reg_n_0\ : STD_LOGIC;
  signal \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXBUFSTATUS_INT_reg_n_0_[1]\ : STD_LOGIC;
  signal \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISCOMMA_INT_reg_n_0\ : STD_LOGIC;
  signal \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISK_INT_reg_n_0\ : STD_LOGIC;
  signal \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCLKCORCNT_INT_reg_n_0_[0]\ : STD_LOGIC;
  signal \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCLKCORCNT_INT_reg_n_0_[2]\ : STD_LOGIC;
  signal \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg_n_0_[0]\ : STD_LOGIC;
  signal \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg_n_0_[1]\ : STD_LOGIC;
  signal \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg_n_0_[2]\ : STD_LOGIC;
  signal \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg_n_0_[3]\ : STD_LOGIC;
  signal \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg_n_0_[4]\ : STD_LOGIC;
  signal \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg_n_0_[5]\ : STD_LOGIC;
  signal \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg_n_0_[6]\ : STD_LOGIC;
  signal \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg_n_0_[7]\ : STD_LOGIC;
  signal \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_i_2_n_0\ : STD_LOGIC;
  signal \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_i_3_n_0\ : STD_LOGIC;
  signal XMIT_CONFIG : STD_LOGIC;
  signal XMIT_CONFIG_INT : STD_LOGIC;
  signal XMIT_CONFIG_INT_0 : STD_LOGIC;
  signal XMIT_DATA : STD_LOGIC;
  signal XMIT_DATA_INT : STD_LOGIC;
  signal data_out : STD_LOGIC;
  signal p_0_out : STD_LOGIC;
  signal p_1_out : STD_LOGIC;
  signal p_3_out : STD_LOGIC;
  signal p_6_out : STD_LOGIC;
  signal \^reset_out\ : STD_LOGIC;
  signal \^status_vector_ch2\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \DELAY_ERROR_TXOUTCLK.DELAY_RXDISPERR\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \DELAY_ERROR_TXOUTCLK.DELAY_RXDISPERR\ : label is "SRL16";
  attribute srl_name : string;
  attribute srl_name of \DELAY_ERROR_TXOUTCLK.DELAY_RXDISPERR\ : label is "inst/quadsgmii_0_TEST_core/\qsgmii_inst/GPCS_PMA_GEN_i2/DELAY_ERROR_TXOUTCLK.DELAY_RXDISPERR ";
  attribute BOX_TYPE of \DELAY_ERROR_TXOUTCLK.DELAY_RXNOTINTABLE\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \DELAY_ERROR_TXOUTCLK.DELAY_RXNOTINTABLE\ : label is "SRL16";
  attribute srl_name of \DELAY_ERROR_TXOUTCLK.DELAY_RXNOTINTABLE\ : label is "inst/quadsgmii_0_TEST_core/\qsgmii_inst/GPCS_PMA_GEN_i2/DELAY_ERROR_TXOUTCLK.DELAY_RXNOTINTABLE ";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[0]\ : label is "iSTATE:000000000001000,iSTATE0:000000000010000,iSTATE1:010000000000000,iSTATE2:000000000000100,iSTATE3:000100000000000,iSTATE4:001000000000000,iSTATE5:000010000000000,iSTATE6:000000000000010,iSTATE7:000000000000001,iSTATE8:000001000000000,iSTATE9:000000010000000,iSTATE10:000000100000000,iSTATE11:000000001000000,iSTATE12:100000000000000,iSTATE13:000000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[10]\ : label is "iSTATE:000000000001000,iSTATE0:000000000010000,iSTATE1:010000000000000,iSTATE2:000000000000100,iSTATE3:000100000000000,iSTATE4:001000000000000,iSTATE5:000010000000000,iSTATE6:000000000000010,iSTATE7:000000000000001,iSTATE8:000001000000000,iSTATE9:000000010000000,iSTATE10:000000100000000,iSTATE11:000000001000000,iSTATE12:100000000000000,iSTATE13:000000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[11]\ : label is "iSTATE:000000000001000,iSTATE0:000000000010000,iSTATE1:010000000000000,iSTATE2:000000000000100,iSTATE3:000100000000000,iSTATE4:001000000000000,iSTATE5:000010000000000,iSTATE6:000000000000010,iSTATE7:000000000000001,iSTATE8:000001000000000,iSTATE9:000000010000000,iSTATE10:000000100000000,iSTATE11:000000001000000,iSTATE12:100000000000000,iSTATE13:000000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[12]\ : label is "iSTATE:000000000001000,iSTATE0:000000000010000,iSTATE1:010000000000000,iSTATE2:000000000000100,iSTATE3:000100000000000,iSTATE4:001000000000000,iSTATE5:000010000000000,iSTATE6:000000000000010,iSTATE7:000000000000001,iSTATE8:000001000000000,iSTATE9:000000010000000,iSTATE10:000000100000000,iSTATE11:000000001000000,iSTATE12:100000000000000,iSTATE13:000000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[13]\ : label is "iSTATE:000000000001000,iSTATE0:000000000010000,iSTATE1:010000000000000,iSTATE2:000000000000100,iSTATE3:000100000000000,iSTATE4:001000000000000,iSTATE5:000010000000000,iSTATE6:000000000000010,iSTATE7:000000000000001,iSTATE8:000001000000000,iSTATE9:000000010000000,iSTATE10:000000100000000,iSTATE11:000000001000000,iSTATE12:100000000000000,iSTATE13:000000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[1]\ : label is "iSTATE:000000000001000,iSTATE0:000000000010000,iSTATE1:010000000000000,iSTATE2:000000000000100,iSTATE3:000100000000000,iSTATE4:001000000000000,iSTATE5:000010000000000,iSTATE6:000000000000010,iSTATE7:000000000000001,iSTATE8:000001000000000,iSTATE9:000000010000000,iSTATE10:000000100000000,iSTATE11:000000001000000,iSTATE12:100000000000000,iSTATE13:000000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[2]\ : label is "iSTATE:000000000001000,iSTATE0:000000000010000,iSTATE1:010000000000000,iSTATE2:000000000000100,iSTATE3:000100000000000,iSTATE4:001000000000000,iSTATE5:000010000000000,iSTATE6:000000000000010,iSTATE7:000000000000001,iSTATE8:000001000000000,iSTATE9:000000010000000,iSTATE10:000000100000000,iSTATE11:000000001000000,iSTATE12:100000000000000,iSTATE13:000000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[3]\ : label is "iSTATE:000000000001000,iSTATE0:000000000010000,iSTATE1:010000000000000,iSTATE2:000000000000100,iSTATE3:000100000000000,iSTATE4:001000000000000,iSTATE5:000010000000000,iSTATE6:000000000000010,iSTATE7:000000000000001,iSTATE8:000001000000000,iSTATE9:000000010000000,iSTATE10:000000100000000,iSTATE11:000000001000000,iSTATE12:100000000000000,iSTATE13:000000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[4]\ : label is "iSTATE:000000000001000,iSTATE0:000000000010000,iSTATE1:010000000000000,iSTATE2:000000000000100,iSTATE3:000100000000000,iSTATE4:001000000000000,iSTATE5:000010000000000,iSTATE6:000000000000010,iSTATE7:000000000000001,iSTATE8:000001000000000,iSTATE9:000000010000000,iSTATE10:000000100000000,iSTATE11:000000001000000,iSTATE12:100000000000000,iSTATE13:000000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[5]\ : label is "iSTATE:000000000001000,iSTATE0:000000000010000,iSTATE1:010000000000000,iSTATE2:000000000000100,iSTATE3:000100000000000,iSTATE4:001000000000000,iSTATE5:000010000000000,iSTATE6:000000000000010,iSTATE7:000000000000001,iSTATE8:000001000000000,iSTATE9:000000010000000,iSTATE10:000000100000000,iSTATE11:000000001000000,iSTATE12:100000000000000,iSTATE13:000000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[6]\ : label is "iSTATE:000000000001000,iSTATE0:000000000010000,iSTATE1:010000000000000,iSTATE2:000000000000100,iSTATE3:000100000000000,iSTATE4:001000000000000,iSTATE5:000010000000000,iSTATE6:000000000000010,iSTATE7:000000000000001,iSTATE8:000001000000000,iSTATE9:000000010000000,iSTATE10:000000100000000,iSTATE11:000000001000000,iSTATE12:100000000000000,iSTATE13:000000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[7]\ : label is "iSTATE:000000000001000,iSTATE0:000000000010000,iSTATE1:010000000000000,iSTATE2:000000000000100,iSTATE3:000100000000000,iSTATE4:001000000000000,iSTATE5:000010000000000,iSTATE6:000000000000010,iSTATE7:000000000000001,iSTATE8:000001000000000,iSTATE9:000000010000000,iSTATE10:000000100000000,iSTATE11:000000001000000,iSTATE12:100000000000000,iSTATE13:000000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[8]\ : label is "iSTATE:000000000001000,iSTATE0:000000000010000,iSTATE1:010000000000000,iSTATE2:000000000000100,iSTATE3:000100000000000,iSTATE4:001000000000000,iSTATE5:000010000000000,iSTATE6:000000000000010,iSTATE7:000000000000001,iSTATE8:000001000000000,iSTATE9:000000010000000,iSTATE10:000000100000000,iSTATE11:000000001000000,iSTATE12:100000000000000,iSTATE13:000000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[9]\ : label is "iSTATE:000000000001000,iSTATE0:000000000010000,iSTATE1:010000000000000,iSTATE2:000000000000100,iSTATE3:000100000000000,iSTATE4:001000000000000,iSTATE5:000010000000000,iSTATE6:000000000000010,iSTATE7:000000000000001,iSTATE8:000001000000000,iSTATE9:000000010000000,iSTATE10:000000100000000,iSTATE11:000000001000000,iSTATE12:100000000000000,iSTATE13:000000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[0]\ : label is "iSTATE:000000000001000,iSTATE0:000000000010000,iSTATE1:010000000000000,iSTATE2:000000000000100,iSTATE3:000100000000000,iSTATE4:001000000000000,iSTATE5:000010000000000,iSTATE6:000000000000010,iSTATE7:000000000000001,iSTATE8:000001000000000,iSTATE9:000000010000000,iSTATE10:000000100000000,iSTATE11:000000001000000,iSTATE12:100000000000000,iSTATE13:000000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[10]\ : label is "iSTATE:000000000001000,iSTATE0:000000000010000,iSTATE1:010000000000000,iSTATE2:000000000000100,iSTATE3:000100000000000,iSTATE4:001000000000000,iSTATE5:000010000000000,iSTATE6:000000000000010,iSTATE7:000000000000001,iSTATE8:000001000000000,iSTATE9:000000010000000,iSTATE10:000000100000000,iSTATE11:000000001000000,iSTATE12:100000000000000,iSTATE13:000000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[11]\ : label is "iSTATE:000000000001000,iSTATE0:000000000010000,iSTATE1:010000000000000,iSTATE2:000000000000100,iSTATE3:000100000000000,iSTATE4:001000000000000,iSTATE5:000010000000000,iSTATE6:000000000000010,iSTATE7:000000000000001,iSTATE8:000001000000000,iSTATE9:000000010000000,iSTATE10:000000100000000,iSTATE11:000000001000000,iSTATE12:100000000000000,iSTATE13:000000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[12]\ : label is "iSTATE:000000000001000,iSTATE0:000000000010000,iSTATE1:010000000000000,iSTATE2:000000000000100,iSTATE3:000100000000000,iSTATE4:001000000000000,iSTATE5:000010000000000,iSTATE6:000000000000010,iSTATE7:000000000000001,iSTATE8:000001000000000,iSTATE9:000000010000000,iSTATE10:000000100000000,iSTATE11:000000001000000,iSTATE12:100000000000000,iSTATE13:000000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[13]\ : label is "iSTATE:000000000001000,iSTATE0:000000000010000,iSTATE1:010000000000000,iSTATE2:000000000000100,iSTATE3:000100000000000,iSTATE4:001000000000000,iSTATE5:000010000000000,iSTATE6:000000000000010,iSTATE7:000000000000001,iSTATE8:000001000000000,iSTATE9:000000010000000,iSTATE10:000000100000000,iSTATE11:000000001000000,iSTATE12:100000000000000,iSTATE13:000000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[1]\ : label is "iSTATE:000000000001000,iSTATE0:000000000010000,iSTATE1:010000000000000,iSTATE2:000000000000100,iSTATE3:000100000000000,iSTATE4:001000000000000,iSTATE5:000010000000000,iSTATE6:000000000000010,iSTATE7:000000000000001,iSTATE8:000001000000000,iSTATE9:000000010000000,iSTATE10:000000100000000,iSTATE11:000000001000000,iSTATE12:100000000000000,iSTATE13:000000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[2]\ : label is "iSTATE:000000000001000,iSTATE0:000000000010000,iSTATE1:010000000000000,iSTATE2:000000000000100,iSTATE3:000100000000000,iSTATE4:001000000000000,iSTATE5:000010000000000,iSTATE6:000000000000010,iSTATE7:000000000000001,iSTATE8:000001000000000,iSTATE9:000000010000000,iSTATE10:000000100000000,iSTATE11:000000001000000,iSTATE12:100000000000000,iSTATE13:000000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[3]\ : label is "iSTATE:000000000001000,iSTATE0:000000000010000,iSTATE1:010000000000000,iSTATE2:000000000000100,iSTATE3:000100000000000,iSTATE4:001000000000000,iSTATE5:000010000000000,iSTATE6:000000000000010,iSTATE7:000000000000001,iSTATE8:000001000000000,iSTATE9:000000010000000,iSTATE10:000000100000000,iSTATE11:000000001000000,iSTATE12:100000000000000,iSTATE13:000000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[4]\ : label is "iSTATE:000000000001000,iSTATE0:000000000010000,iSTATE1:010000000000000,iSTATE2:000000000000100,iSTATE3:000100000000000,iSTATE4:001000000000000,iSTATE5:000010000000000,iSTATE6:000000000000010,iSTATE7:000000000000001,iSTATE8:000001000000000,iSTATE9:000000010000000,iSTATE10:000000100000000,iSTATE11:000000001000000,iSTATE12:100000000000000,iSTATE13:000000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[5]\ : label is "iSTATE:000000000001000,iSTATE0:000000000010000,iSTATE1:010000000000000,iSTATE2:000000000000100,iSTATE3:000100000000000,iSTATE4:001000000000000,iSTATE5:000010000000000,iSTATE6:000000000000010,iSTATE7:000000000000001,iSTATE8:000001000000000,iSTATE9:000000010000000,iSTATE10:000000100000000,iSTATE11:000000001000000,iSTATE12:100000000000000,iSTATE13:000000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[6]\ : label is "iSTATE:000000000001000,iSTATE0:000000000010000,iSTATE1:010000000000000,iSTATE2:000000000000100,iSTATE3:000100000000000,iSTATE4:001000000000000,iSTATE5:000010000000000,iSTATE6:000000000000010,iSTATE7:000000000000001,iSTATE8:000001000000000,iSTATE9:000000010000000,iSTATE10:000000100000000,iSTATE11:000000001000000,iSTATE12:100000000000000,iSTATE13:000000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[7]\ : label is "iSTATE:000000000001000,iSTATE0:000000000010000,iSTATE1:010000000000000,iSTATE2:000000000000100,iSTATE3:000100000000000,iSTATE4:001000000000000,iSTATE5:000010000000000,iSTATE6:000000000000010,iSTATE7:000000000000001,iSTATE8:000001000000000,iSTATE9:000000010000000,iSTATE10:000000100000000,iSTATE11:000000001000000,iSTATE12:100000000000000,iSTATE13:000000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[8]\ : label is "iSTATE:000000000001000,iSTATE0:000000000010000,iSTATE1:010000000000000,iSTATE2:000000000000100,iSTATE3:000100000000000,iSTATE4:001000000000000,iSTATE5:000010000000000,iSTATE6:000000000000010,iSTATE7:000000000000001,iSTATE8:000001000000000,iSTATE9:000000010000000,iSTATE10:000000100000000,iSTATE11:000000001000000,iSTATE12:100000000000000,iSTATE13:000000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[9]\ : label is "iSTATE:000000000001000,iSTATE0:000000000010000,iSTATE1:010000000000000,iSTATE2:000000000000100,iSTATE3:000100000000000,iSTATE4:001000000000000,iSTATE5:000010000000000,iSTATE6:000000000000010,iSTATE7:000000000000001,iSTATE8:000001000000000,iSTATE9:000000010000000,iSTATE10:000000100000000,iSTATE11:000000001000000,iSTATE12:100000000000000,iSTATE13:000000000100000";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \MGT_RESET.RESET_INT_PIPE_RXRECCLK_reg\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \MGT_RESET.RESET_INT_PIPE_RXRECCLK_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \MGT_RESET.RESET_INT_PIPE_reg\ : label is std.standard.true;
  attribute KEEP of \MGT_RESET.RESET_INT_PIPE_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \MGT_RESET.RESET_INT_RXRECCLK_reg\ : label is std.standard.true;
  attribute KEEP of \MGT_RESET.RESET_INT_RXRECCLK_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \MGT_RESET.RESET_INT_reg\ : label is std.standard.true;
  attribute KEEP of \MGT_RESET.RESET_INT_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \MGT_RESET.SRESET_PIPE_reg\ : label is std.standard.true;
  attribute KEEP of \MGT_RESET.SRESET_PIPE_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \MGT_RESET.SRESET_reg\ : label is std.standard.true;
  attribute KEEP of \MGT_RESET.SRESET_reg\ : label is "yes";
begin
  MGT_RX_RESET <= \^mgt_rx_reset\;
  POWERDOWN_CH2 <= \^powerdown_ch2\;
  status_vector_ch2(12 downto 0) <= \^status_vector_ch2\(12 downto 0);
\DELAY_ERROR_TXOUTCLK.DELAY_RXDISPERR\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => userclk,
      D => RXDISPERR_MOD,
      Q => RXDISPERR_SRL1_out
    );
\DELAY_ERROR_TXOUTCLK.DELAY_RXNOTINTABLE\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => userclk,
      D => RXNOTINTABLE_INT,
      Q => RXNOTINTABLE_SRL0_out
    );
\DELAY_ERROR_TXOUTCLK.RXDISPERR_REG_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => RXDISPERR_SRL1_out,
      Q => \^status_vector_ch2\(5),
      R => '0'
    );
\DELAY_ERROR_TXOUTCLK.RXNOTINTABLE_REG_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => RXNOTINTABLE_SRL0_out,
      Q => \^status_vector_ch2\(6),
      R => '0'
    );
DUPLEX_MODE_RSLVD_REG_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => LP_ADV_ABILITY(13),
      Q => DUPLEX_MODE_RSLVD_REG,
      R => '0'
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM[13]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXBUFSTATUS_INT_reg_n_0_[1]\,
      I1 => RESET_INT,
      O => p_0_out
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => userclk,
      CE => '1',
      D => '0',
      Q => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[0]\,
      S => p_0_out
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[9]\,
      Q => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[10]\,
      R => p_0_out
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[10]\,
      Q => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[11]\,
      R => p_0_out
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[11]\,
      Q => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[12]\,
      R => p_0_out
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[12]\,
      Q => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[13]\,
      R => p_0_out
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[0]\,
      Q => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[1]\,
      R => p_0_out
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[1]\,
      Q => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[2]\,
      R => p_0_out
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[2]\,
      Q => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[3]\,
      R => p_0_out
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[3]\,
      Q => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[4]\,
      R => p_0_out
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[4]\,
      Q => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[5]\,
      R => p_0_out
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[5]\,
      Q => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[6]\,
      R => p_0_out
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[6]\,
      Q => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[7]\,
      R => p_0_out
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[7]\,
      Q => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[8]\,
      R => p_0_out
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[8]\,
      Q => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[9]\,
      R => p_0_out
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM[13]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => RESET_INT,
      I1 => TXBUFERR_INT,
      O => p_1_out
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => userclk,
      CE => '1',
      D => '0',
      Q => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[0]\,
      S => p_1_out
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[9]\,
      Q => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[10]\,
      R => p_1_out
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[10]\,
      Q => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[11]\,
      R => p_1_out
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[11]\,
      Q => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[12]\,
      R => p_1_out
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[12]\,
      Q => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[13]\,
      R => p_1_out
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[0]\,
      Q => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[1]\,
      R => p_1_out
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[1]\,
      Q => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[2]\,
      R => p_1_out
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[2]\,
      Q => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[3]\,
      R => p_1_out
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[3]\,
      Q => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[4]\,
      R => p_1_out
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[4]\,
      Q => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[5]\,
      R => p_1_out
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[5]\,
      Q => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[6]\,
      R => p_1_out
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[6]\,
      Q => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[7]\,
      R => p_1_out
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[7]\,
      Q => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[8]\,
      R => p_1_out
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[8]\,
      Q => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[9]\,
      R => p_1_out
    );
\HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION\: entity work.quadsgmii_0_TEST_AUTO_NEG_152
     port map (
      AN_ENABLE_INT => AN_ENABLE_INT,
      BASEX_REMOTE_FAULT_RSLVD(0) => BASEX_REMOTE_FAULT_RSLVD(1),
      CLEAR_PAGE_RECEIVED => CLEAR_PAGE_RECEIVED,
      CLEAR_STATUS_REG => CLEAR_STATUS_REG,
      CONFIG_REG_MATCH_reg_0 => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_13\,
      D(3) => \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_22\,
      D(2) => \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_23\,
      D(1) => \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_24\,
      D(0) => \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_25\,
      \MASK_RUDI_BUFERR_TIMER_reg[0]_0\ => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXBUFSTATUS_INT_reg_n_0_[1]\,
      \MASK_RUDI_BUFERR_TIMER_reg[12]_0\ => \^powerdown_ch2\,
      \MASK_RUDI_BUFERR_TIMER_reg[12]_1\ => SYNC_SIGNAL_DETECT_n_0,
      \MASK_RUDI_BUFERR_TIMER_reg[3]_0\ => \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_17\,
      MASK_RUDI_CLKCOR_reg_0(1) => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCLKCORCNT_INT_reg_n_0_[2]\,
      MASK_RUDI_CLKCOR_reg_0(0) => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCLKCORCNT_INT_reg_n_0_[0]\,
      MR_AN_COMPLETE => MR_AN_COMPLETE,
      MR_LINK_STATUS => MR_LINK_STATUS,
      \MR_LP_ADV_ABILITY_INT_reg[16]_0\(3 downto 2) => LP_ADV_ABILITY(16 downto 15),
      \MR_LP_ADV_ABILITY_INT_reg[16]_0\(1) => LP_ADV_ABILITY(13),
      \MR_LP_ADV_ABILITY_INT_reg[16]_0\(0) => LP_ADV_ABILITY(11),
      MR_PAGE_RX_SET => MR_PAGE_RX_SET,
      Q(15 downto 14) => RX_CONFIG_REG(15 downto 14),
      Q(13) => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_16\,
      Q(12 downto 10) => RX_CONFIG_REG(12 downto 10),
      Q(9) => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_20\,
      Q(8) => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_21\,
      Q(7) => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_22\,
      Q(6) => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_23\,
      Q(5) => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_24\,
      Q(4) => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_25\,
      Q(3) => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_26\,
      Q(2) => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_27\,
      Q(1) => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_28\,
      Q(0) => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_29\,
      RECEIVED_IDLE => RECEIVED_IDLE,
      RECEIVED_IDLE_reg_0 => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_33\,
      RESTART_AN_REG => RESTART_AN_REG,
      RXSYNC_STATUS => RXSYNC_STATUS,
      RX_CONFIG_REG_NULL_reg_0 => \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_12\,
      RX_CONFIG_REG_NULL_reg_1 => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_34\,
      \RX_CONFIG_REG_REG_reg[11]_0\(2) => \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_14\,
      \RX_CONFIG_REG_REG_reg[11]_0\(1) => \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_15\,
      \RX_CONFIG_REG_REG_reg[11]_0\(0) => \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_16\,
      RX_CONFIG_VALID => RX_CONFIG_VALID,
      RX_IDLE => RX_IDLE,
      RX_INVALID => RX_INVALID,
      RX_RUDI_INVALID => RX_RUDI_INVALID,
      RX_RUDI_INVALID_REG_reg_0 => \RX_GMII_AT_TXOUTCLK.SYNCHRONISATION_n_4\,
      SR(0) => RX_CONFIG_REG_REG0,
      TOGGLE_RX => TOGGLE_RX,
      \TX_CONFIG_REG_INT_reg[0]_0\ => \HAS_MANAGEMENT.MDIO_n_29\,
      \TX_CONFIG_REG_INT_reg[13]_0\ => \HAS_MANAGEMENT.MDIO_n_28\,
      XMIT_CONFIG_INT => XMIT_CONFIG_INT,
      XMIT_DATA => XMIT_DATA,
      XMIT_DATA_INT => XMIT_DATA_INT,
      data_out => data_out,
      link_timer_value_ch2(8 downto 0) => link_timer_value_ch2(8 downto 0),
      \out\ => SRESET,
      status_vector_ch2(5) => \^status_vector_ch2\(12),
      status_vector_ch2(4 downto 1) => \^status_vector_ch2\(10 downto 7),
      status_vector_ch2(0) => \^status_vector_ch2\(4),
      userclk => userclk
    );
\HAS_MANAGEMENT.MDIO\: entity work.quadsgmii_0_TEST_MANAGEMENT_153
     port map (
      AN_ENABLE_INT => AN_ENABLE_INT,
      \AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG_reg[0]_0\ => \HAS_MANAGEMENT.MDIO_n_29\,
      \AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG_reg[13]_0\ => \HAS_MANAGEMENT.MDIO_n_28\,
      CGBAD_reg => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXBUFSTATUS_INT_reg_n_0_[1]\,
      CLEAR_PAGE_RECEIVED => CLEAR_PAGE_RECEIVED,
      CLEAR_STATUS_REG => CLEAR_STATUS_REG,
      \CONFIG_REG_WITH_AN.AN_ENABLE_REG_reg_0\ => \HAS_MANAGEMENT.MDIO_n_12\,
      \CONFIG_REG_WITH_AN.ISOLATE_REG_reg_0\ => \HAS_MANAGEMENT.MDIO_n_0\,
      \CONFIG_REG_WITH_AN.ISOLATE_REG_reg_1\ => \HAS_MANAGEMENT.MDIO_n_27\,
      \CONFIG_REG_WITH_AN.POWERDOWN_REG_reg_0\ => \^powerdown_ch2\,
      FALSE_NIT0 => FALSE_NIT0,
      FALSE_NIT_reg(4) => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg_n_0_[7]\,
      FALSE_NIT_reg(3) => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg_n_0_[3]\,
      FALSE_NIT_reg(2) => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg_n_0_[2]\,
      FALSE_NIT_reg(1) => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg_n_0_[1]\,
      FALSE_NIT_reg(0) => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg_n_0_[0]\,
      FALSE_NIT_reg_0 => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_31\,
      FALSE_NIT_reg_1 => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_11\,
      \FSM_onehot_STATE_reg[2]\ => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISCOMMA_INT_reg_n_0\,
      I_REG_reg => \HAS_MANAGEMENT.MDIO_n_19\,
      LOOPBACK => LOOPBACK,
      MR_AN_COMPLETE => MR_AN_COMPLETE,
      MR_LINK_STATUS => MR_LINK_STATUS,
      MR_PAGE_RX_SET => MR_PAGE_RX_SET,
      Q(0) => TX_EVEN,
      RECEIVE => RECEIVE,
      RESTART_AN_REG => RESTART_AN_REG,
      RUNDISP_EN => RUNDISP_EN,
      RXDISPERR_INT => RXDISPERR_INT,
      RXDISPERR_MOD => RXDISPERR_MOD,
      RXEVEN0_out => RXEVEN0_out,
      RXNOTINTABLE_INT => RXNOTINTABLE_INT,
      RXSYNC_STATUS => RXSYNC_STATUS,
      RX_DATA_ERROR => RX_DATA_ERROR,
      RX_DV0 => RX_DV0,
      RX_ER0 => RX_ER0,
      RX_ER_reg => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_32\,
      RX_IDLE => RX_IDLE,
      RX_INVALID => RX_INVALID,
      RX_RUDI_INVALID => RX_RUDI_INVALID,
      S0 => S0,
      S2 => S2,
      \SHIFT_REG_reg[15]\(3 downto 2) => LP_ADV_ABILITY(16 downto 15),
      \SHIFT_REG_reg[15]\(1) => LP_ADV_ABILITY(13),
      \SHIFT_REG_reg[15]\(0) => LP_ADV_ABILITY(11),
      SOFT_RESET => SOFT_RESET,
      SOP_REG3 => SOP_REG3,
      SR(0) => RXRUNDISP_INT,
      S_reg => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_10\,
      TOGGLE_RX => TOGGLE_RX,
      \USE_ROCKET_IO.MGT_TX_RESET_INT_reg\ => \HAS_MANAGEMENT.MDIO_n_13\,
      \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISCOMMA_INT_reg\ => \HAS_MANAGEMENT.MDIO_n_14\,
      \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCLKCORCNT_INT_reg[2]\ => \^mgt_rx_reset\,
      \USE_ROCKET_IO.TXDATA_reg[7]\ => \USE_ROCKET_IO.MGT_TX_RESET_INT_reg_n_0\,
      XMIT_CONFIG => XMIT_CONFIG,
      XMIT_CONFIG_INT => XMIT_CONFIG_INT,
      XMIT_CONFIG_INT_0 => XMIT_CONFIG_INT_0,
      XMIT_DATA => XMIT_DATA,
      XMIT_DATA_INT => XMIT_DATA_INT,
      an_interrupt_ch2 => an_interrupt_ch2,
      dcm_locked => dcm_locked,
      mdc_ch2 => mdc_ch2,
      mdio_in_ch2 => mdio_in_ch2,
      mdio_out_ch2 => mdio_out_ch2,
      mdio_tri_ch2 => mdio_tri_ch2,
      \out\ => SRESET,
      p_3_out => p_3_out,
      phyad_ch2(4 downto 0) => phyad_ch2(4 downto 0),
      reset_done => reset_done,
      reset_out => \^reset_out\,
      status_vector_ch2(0) => \^status_vector_ch2\(12),
      userclk => userclk
    );
\IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER\: entity work.quadsgmii_0_TEST_TX_154
     port map (
      \CODE_GRP_CNT_reg[0]_0\ => \IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER_n_6\,
      \CODE_GRP_reg[0]_0\ => \HAS_MANAGEMENT.MDIO_n_27\,
      D(3) => \IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER_n_1\,
      D(2) => \IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER_n_2\,
      D(1) => \IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER_n_3\,
      D(0) => \IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER_n_4\,
      INSERT_IDLE_reg_0 => \HAS_MANAGEMENT.MDIO_n_0\,
      LOOPBACK => LOOPBACK,
      Q(0) => TX_EVEN,
      RXCHARISCOMMA_USR => RXCHARISCOMMA_USR,
      RXCHARISK_USR => RXCHARISK_USR,
      RXDATA_USR(7 downto 0) => RXDATA_USR(7 downto 0),
      TRIGGER_T_reg_0 => \USE_ROCKET_IO.MGT_TX_RESET_INT_reg_n_0\,
      \TX_CONFIG_reg[14]_0\(3) => \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_22\,
      \TX_CONFIG_reg[14]_0\(2) => \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_23\,
      \TX_CONFIG_reg[14]_0\(1) => \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_24\,
      \TX_CONFIG_reg[14]_0\(0) => \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_25\,
      \USE_QSGMII_DATA.TXCHARISK_reg_0\ => \IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER_n_7\,
      \USE_QSGMII_DATA.TXCHARISK_reg_1\ => \IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER_n_8\,
      \USE_QSGMII_DATA.TXDATA_reg[2]_0\ => \IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER_n_17\,
      \USE_QSGMII_DATA.TXDATA_reg[3]_0\ => \IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER_n_18\,
      \USE_QSGMII_DATA.TXDATA_reg[5]_0\ => \IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER_n_19\,
      \USE_QSGMII_DATA.TXDATA_reg[7]_0\(7) => \IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER_n_9\,
      \USE_QSGMII_DATA.TXDATA_reg[7]_0\(6) => \IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER_n_10\,
      \USE_QSGMII_DATA.TXDATA_reg[7]_0\(5) => \IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER_n_11\,
      \USE_QSGMII_DATA.TXDATA_reg[7]_0\(4) => \IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER_n_12\,
      \USE_QSGMII_DATA.TXDATA_reg[7]_0\(3) => \IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER_n_13\,
      \USE_QSGMII_DATA.TXDATA_reg[7]_0\(2) => \IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER_n_14\,
      \USE_QSGMII_DATA.TXDATA_reg[7]_0\(1) => \IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER_n_15\,
      \USE_QSGMII_DATA.TXDATA_reg[7]_0\(0) => \IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER_n_16\,
      \USE_QSGMII_DATA.TXDATA_reg[7]_1\ => \IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER_n_20\,
      XMIT_CONFIG => XMIT_CONFIG,
      XMIT_CONFIG_INT => XMIT_CONFIG_INT_0,
      XMIT_DATA => XMIT_DATA,
      gmii_tx_en_ch2 => gmii_tx_en_ch2,
      gmii_tx_er_ch2 => gmii_tx_er_ch2,
      gmii_txd_ch2(7 downto 0) => gmii_txd_ch2(7 downto 0),
      userclk => userclk
    );
\MGT_RESET.RESET_INT_PIPE_RXRECCLK_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => '0',
      PRE => p_6_out,
      Q => RESET_INT_PIPE_RXRECCLK
    );
\MGT_RESET.RESET_INT_PIPE_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => '0',
      PRE => p_3_out,
      Q => RESET_INT_PIPE
    );
\MGT_RESET.RESET_INT_RXRECCLK_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => RESET_INT_PIPE_RXRECCLK,
      PRE => p_6_out,
      Q => RESET_INT_RXRECCLK
    );
\MGT_RESET.RESET_INT_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => RESET_INT_PIPE,
      PRE => p_3_out,
      Q => RESET_INT
    );
\MGT_RESET.SRESET_PIPE_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => RESET_INT,
      Q => SRESET_PIPE,
      R => '0'
    );
\MGT_RESET.SRESET_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => SRESET_PIPE,
      Q => SRESET,
      S => RESET_INT
    );
\MGT_RESET.SYNC_ASYNC_RESET\: entity work.quadsgmii_0_TEST_reset_sync_block_155
     port map (
      RESET_OUT => RESET_OUT,
      \^reset_out\ => \^reset_out\,
      userclk => userclk
    );
\MGT_RESET.SYNC_ASYNC_RESET_RECCLK\: entity work.quadsgmii_0_TEST_reset_sync_block_156
     port map (
      RESET_OUT => RESET_OUT,
      \^reset_out\ => RESET_REG_RXRECCLK,
      rxrecclk => rxrecclk
    );
\MGT_RESET.SYNC_SOFT_RESET_RECCLK\: entity work.quadsgmii_0_TEST_reset_sync_block_157
     port map (
      SOFT_RESET => SOFT_RESET,
      dcm_locked => dcm_locked,
      p_6_out => p_6_out,
      reset_out => RESET_REG_RXRECCLK,
      rxrecclk => rxrecclk
    );
\RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK\: entity work.quadsgmii_0_TEST_RX_158
     port map (
      BASEX_REMOTE_FAULT_RSLVD(0) => BASEX_REMOTE_FAULT_RSLVD(1),
      CONFIG_REG_MATCH_reg(2) => \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_14\,
      CONFIG_REG_MATCH_reg(1) => \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_15\,
      CONFIG_REG_MATCH_reg(0) => \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_16\,
      FALSE_CARRIER_REG3_reg_0 => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_32\,
      FALSE_CARRIER_reg_0 => \HAS_MANAGEMENT.MDIO_n_19\,
      FALSE_NIT0 => FALSE_NIT0,
      I_REG_reg_0 => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_33\,
      Q(7) => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg_n_0_[7]\,
      Q(6) => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg_n_0_[6]\,
      Q(5) => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg_n_0_[5]\,
      Q(4) => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg_n_0_[4]\,
      Q(3) => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg_n_0_[3]\,
      Q(2) => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg_n_0_[2]\,
      Q(1) => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg_n_0_[1]\,
      Q(0) => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg_n_0_[0]\,
      RECEIVE => RECEIVE,
      RECEIVED_IDLE => RECEIVED_IDLE,
      RXCHARISK_REG1_reg_0 => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISK_INT_reg_n_0\,
      \RXD_reg[7]_0\(0) => \HAS_MANAGEMENT.MDIO_n_0\,
      RXEVEN0_out => RXEVEN0_out,
      RXNOTINTABLE_INT => RXNOTINTABLE_INT,
      RXSYNC_STATUS => RXSYNC_STATUS,
      RX_CONFIG_REG_NULL_reg => \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_12\,
      \RX_CONFIG_REG_reg[10]_0\ => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_13\,
      \RX_CONFIG_REG_reg[15]_0\(15 downto 14) => RX_CONFIG_REG(15 downto 14),
      \RX_CONFIG_REG_reg[15]_0\(13) => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_16\,
      \RX_CONFIG_REG_reg[15]_0\(12 downto 10) => RX_CONFIG_REG(12 downto 10),
      \RX_CONFIG_REG_reg[15]_0\(9) => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_20\,
      \RX_CONFIG_REG_reg[15]_0\(8) => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_21\,
      \RX_CONFIG_REG_reg[15]_0\(7) => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_22\,
      \RX_CONFIG_REG_reg[15]_0\(6) => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_23\,
      \RX_CONFIG_REG_reg[15]_0\(5) => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_24\,
      \RX_CONFIG_REG_reg[15]_0\(4) => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_25\,
      \RX_CONFIG_REG_reg[15]_0\(3) => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_26\,
      \RX_CONFIG_REG_reg[15]_0\(2) => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_27\,
      \RX_CONFIG_REG_reg[15]_0\(1) => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_28\,
      \RX_CONFIG_REG_reg[15]_0\(0) => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_29\,
      \RX_CONFIG_REG_reg[7]_0\(1) => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCLKCORCNT_INT_reg_n_0_[2]\,
      \RX_CONFIG_REG_reg[7]_0\(0) => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCLKCORCNT_INT_reg_n_0_[0]\,
      RX_CONFIG_VALID => RX_CONFIG_VALID,
      RX_CONFIG_VALID_INT_reg_0 => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_34\,
      \RX_CONFIG_VALID_REG_reg[0]_0\ => \^mgt_rx_reset\,
      RX_DATA_ERROR => RX_DATA_ERROR,
      RX_DV0 => RX_DV0,
      RX_ER0 => RX_ER0,
      RX_IDLE => RX_IDLE,
      RX_INVALID => RX_INVALID,
      RX_INVALID_reg_0 => \HAS_MANAGEMENT.MDIO_n_12\,
      S0 => S0,
      S2 => S2,
      SOP_REG3 => SOP_REG3,
      SR(0) => RX_CONFIG_REG_REG0,
      SYNC_STATUS_REG0 => SYNC_STATUS_REG0,
      \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg[2]\ => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_11\,
      \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg[3]\ => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_31\,
      \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg[5]\ => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_10\,
      XMIT_DATA => XMIT_DATA,
      gmii_rx_dv_ch2 => gmii_rx_dv_ch2,
      gmii_rx_er_ch2 => gmii_rx_er_ch2,
      gmii_rxd_ch2(7 downto 0) => gmii_rxd_ch2(7 downto 0),
      \out\ => SRESET,
      status_vector_ch2(1 downto 0) => \^status_vector_ch2\(3 downto 2),
      userclk => userclk
    );
\RX_GMII_AT_TXOUTCLK.SYNCHRONISATION\: entity work.quadsgmii_0_TEST_SYNCHRONISE_159
     port map (
      ENABLEALIGN => ENABLEALIGN,
      EVEN_reg_0 => \^mgt_rx_reset\,
      \FSM_onehot_STATE_reg[2]_0\ => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISK_INT_reg_n_0\,
      \FSM_onehot_STATE_reg[2]_1\ => \HAS_MANAGEMENT.MDIO_n_14\,
      \GOOD_CGS_reg[1]_0\ => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISCOMMA_INT_reg_n_0\,
      \GOOD_CGS_reg[1]_1\ => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXBUFSTATUS_INT_reg_n_0_[1]\,
      LOOPBACK => LOOPBACK,
      \MGT_RESET.SRESET_reg\ => \RX_GMII_AT_TXOUTCLK.SYNCHRONISATION_n_4\,
      RUNDISP_EN => RUNDISP_EN,
      RXDISPERR_INT => RXDISPERR_INT,
      RXEVEN0_out => RXEVEN0_out,
      RXNOTINTABLE_INT => RXNOTINTABLE_INT,
      RXSYNC_STATUS => RXSYNC_STATUS,
      S2 => S2,
      SIGNAL_DETECT_MOD => SIGNAL_DETECT_MOD,
      SYNC_STATUS_REG0 => SYNC_STATUS_REG0,
      \out\ => SRESET,
      userclk => userclk
    );
STATUS_VECTOR_0_PRE_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \HAS_MANAGEMENT.MDIO_n_12\,
      Q => STATUS_VECTOR_0_PRE,
      R => STATUS_VECTOR_0_PRE_reg_0
    );
\STATUS_VECTOR_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => STATUS_VECTOR_0_PRE,
      Q => \^status_vector_ch2\(0),
      R => '0'
    );
\STATUS_VECTOR_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => DUPLEX_MODE_RSLVD_REG,
      Q => \^status_vector_ch2\(11),
      R => '0'
    );
\STATUS_VECTOR_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => SYNC_STATUS_REG,
      Q => \^status_vector_ch2\(1),
      R => '0'
    );
SYNC_SIGNAL_DETECT: entity work.quadsgmii_0_TEST_sync_block_160
     port map (
      \MASK_RUDI_BUFERR_TIMER_reg[12]\ => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXBUFSTATUS_INT_reg_n_0_[1]\,
      \MASK_RUDI_BUFERR_TIMER_reg[12]_0\ => \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_17\,
      SIGNAL_DETECT_MOD => SIGNAL_DETECT_MOD,
      SIGNAL_DETECT_REG_reg => \^powerdown_ch2\,
      data_out => data_out,
      data_sync_reg6_0 => SYNC_SIGNAL_DETECT_n_0,
      signal_detect => signal_detect,
      userclk => userclk
    );
SYNC_STATUS_REG_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => RXSYNC_STATUS,
      Q => SYNC_STATUS_REG,
      R => '0'
    );
\USE_ROCKET_IO.MGT_TX_RESET_INT_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \USE_ROCKET_IO.MGT_TX_RESET_INT_i_2_n_0\,
      I1 => \USE_ROCKET_IO.MGT_TX_RESET_INT_i_3_n_0\,
      I2 => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[6]\,
      I3 => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[7]\,
      I4 => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[4]\,
      I5 => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[5]\,
      O => MGT_TX_RESET_INT
    );
\USE_ROCKET_IO.MGT_TX_RESET_INT_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[13]\,
      I1 => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[12]\,
      I2 => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[9]\,
      I3 => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[8]\,
      I4 => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[11]\,
      I5 => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[10]\,
      O => \USE_ROCKET_IO.MGT_TX_RESET_INT_i_2_n_0\
    );
\USE_ROCKET_IO.MGT_TX_RESET_INT_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[2]\,
      I1 => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[3]\,
      I2 => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[0]\,
      I3 => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[1]\,
      O => \USE_ROCKET_IO.MGT_TX_RESET_INT_i_3_n_0\
    );
\USE_ROCKET_IO.MGT_TX_RESET_INT_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => MGT_TX_RESET_INT,
      Q => \USE_ROCKET_IO.MGT_TX_RESET_INT_reg_n_0\,
      S => p_1_out
    );
\USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXBUFSTATUS_INT_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => RXBUFSTATUS(0),
      Q => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXBUFSTATUS_INT_reg_n_0_[1]\,
      R => RXRUNDISP_INT
    );
\USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISCOMMA_INT_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER_n_8\,
      Q => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISCOMMA_INT_reg_n_0\,
      R => \^mgt_rx_reset\
    );
\USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISK_INT_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER_n_7\,
      Q => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISK_INT_reg_n_0\,
      R => \^mgt_rx_reset\
    );
\USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCLKCORCNT_INT_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => D(0),
      Q => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCLKCORCNT_INT_reg_n_0_[0]\,
      R => RXRUNDISP_INT
    );
\USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCLKCORCNT_INT_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => D(1),
      Q => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCLKCORCNT_INT_reg_n_0_[2]\,
      R => RXRUNDISP_INT
    );
\USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER_n_16\,
      Q => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg_n_0_[0]\,
      R => \^mgt_rx_reset\
    );
\USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER_n_15\,
      Q => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg_n_0_[1]\,
      R => \^mgt_rx_reset\
    );
\USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER_n_14\,
      Q => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg_n_0_[2]\,
      R => \^mgt_rx_reset\
    );
\USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER_n_13\,
      Q => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg_n_0_[3]\,
      R => \^mgt_rx_reset\
    );
\USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER_n_12\,
      Q => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg_n_0_[4]\,
      R => \^mgt_rx_reset\
    );
\USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER_n_11\,
      Q => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg_n_0_[5]\,
      R => \^mgt_rx_reset\
    );
\USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER_n_10\,
      Q => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg_n_0_[6]\,
      R => \^mgt_rx_reset\
    );
\USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER_n_9\,
      Q => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg_n_0_[7]\,
      R => \^mgt_rx_reset\
    );
\USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDISPERR_INT_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => RXDISPERR_USR,
      Q => RXDISPERR_INT,
      R => RXRUNDISP_INT
    );
\USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXNOTINTABLE_INT_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => RXNOTINTABLE_USR,
      Q => RXNOTINTABLE_INT,
      R => RXRUNDISP_INT
    );
\USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_i_2_n_0\,
      I1 => \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_i_3_n_0\,
      I2 => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[6]\,
      I3 => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[7]\,
      I4 => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[4]\,
      I5 => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[5]\,
      O => MGT_RX_RESET_INT
    );
\USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[13]\,
      I1 => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[12]\,
      I2 => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[9]\,
      I3 => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[8]\,
      I4 => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[11]\,
      I5 => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[10]\,
      O => \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_i_2_n_0\
    );
\USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[2]\,
      I1 => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[3]\,
      I2 => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[0]\,
      I3 => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[1]\,
      O => \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_i_3_n_0\
    );
\USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => MGT_RX_RESET_INT,
      Q => \^mgt_rx_reset\,
      S => p_0_out
    );
\USE_ROCKET_IO.TXBUFERR_INT_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => txbuferr,
      Q => TXBUFERR_INT,
      R => \USE_ROCKET_IO.MGT_TX_RESET_INT_reg_n_0\
    );
\USE_ROCKET_IO.TXCHARISK_reg\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER_n_6\,
      Q => TXCHARISK,
      R => \USE_ROCKET_IO.MGT_TX_RESET_INT_reg_n_0\
    );
\USE_ROCKET_IO.TXDATA_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER_n_4\,
      Q => TXDATA_CH2(0),
      R => '0'
    );
\USE_ROCKET_IO.TXDATA_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER_n_3\,
      Q => TXDATA_CH2(1),
      R => '0'
    );
\USE_ROCKET_IO.TXDATA_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => userclk,
      CE => '1',
      D => \IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER_n_17\,
      Q => TXDATA_CH2(2),
      S => \HAS_MANAGEMENT.MDIO_n_13\
    );
\USE_ROCKET_IO.TXDATA_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => userclk,
      CE => '1',
      D => \IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER_n_18\,
      Q => TXDATA_CH2(3),
      S => \HAS_MANAGEMENT.MDIO_n_13\
    );
\USE_ROCKET_IO.TXDATA_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER_n_2\,
      Q => TXDATA_CH2(4),
      R => '0'
    );
\USE_ROCKET_IO.TXDATA_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => userclk,
      CE => '1',
      D => \IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER_n_19\,
      Q => TXDATA_CH2(5),
      S => \HAS_MANAGEMENT.MDIO_n_13\
    );
\USE_ROCKET_IO.TXDATA_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER_n_1\,
      Q => TXDATA_CH2(6),
      R => '0'
    );
\USE_ROCKET_IO.TXDATA_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => userclk,
      CE => '1',
      D => \IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER_n_20\,
      Q => TXDATA_CH2(7),
      S => \HAS_MANAGEMENT.MDIO_n_13\
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => RXRECRESET
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => RXRECRESET_PIPE
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => RXRECRESET_PIPE_1
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => RXRECRESET_PIPE_2
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => RXRECRESET_PIPE_3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity quadsgmii_0_TEST_GPCS_PMA_GEN_85 is
  port (
    POWERDOWN_CH3 : out STD_LOGIC;
    data_sync_reg6 : out STD_LOGIC;
    status_vector_ch3 : out STD_LOGIC_VECTOR ( 12 downto 0 );
    MGT_RX_RESET : out STD_LOGIC;
    mdio_out_ch3 : out STD_LOGIC;
    mdio_tri_ch3 : out STD_LOGIC;
    ENABLEALIGN : out STD_LOGIC;
    gmii_rxd_ch3 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gmii_rx_er_ch3 : out STD_LOGIC;
    TXCHARISK : out STD_LOGIC;
    TXDATA_CH3 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    an_interrupt_ch3 : out STD_LOGIC;
    gmii_rx_dv_ch3 : out STD_LOGIC;
    userclk : in STD_LOGIC;
    reset_done : in STD_LOGIC;
    signal_detect : in STD_LOGIC;
    RESET_OUT : in STD_LOGIC;
    rxrecclk : in STD_LOGIC;
    mdc_ch3 : in STD_LOGIC;
    mdio_in_ch3 : in STD_LOGIC;
    gmii_txd_ch3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    gmii_tx_er_ch3 : in STD_LOGIC;
    gmii_tx_en_ch3 : in STD_LOGIC;
    RXNOTINTABLE_USR : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    RXBUFSTATUS : in STD_LOGIC_VECTOR ( 0 to 0 );
    txbuferr : in STD_LOGIC;
    RXDISPERR_USR : in STD_LOGIC;
    RXCHARISK_USR : in STD_LOGIC;
    RXCHARISCOMMA_USR : in STD_LOGIC;
    phyad_ch3 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    dcm_locked : in STD_LOGIC;
    RXDATA_USR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    link_timer_value_ch3 : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmii_0_TEST_GPCS_PMA_GEN_85 : entity is "GPCS_PMA_GEN";
end quadsgmii_0_TEST_GPCS_PMA_GEN_85;

architecture STRUCTURE of quadsgmii_0_TEST_GPCS_PMA_GEN_85 is
  signal AN_ENABLE_INT : STD_LOGIC;
  signal BASEX_REMOTE_FAULT_RSLVD : STD_LOGIC_VECTOR ( 1 to 1 );
  signal CLEAR_PAGE_RECEIVED : STD_LOGIC;
  signal CLEAR_STATUS_REG : STD_LOGIC;
  signal DUPLEX_MODE_RSLVD_REG : STD_LOGIC;
  signal FALSE_NIT0 : STD_LOGIC;
  signal \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[0]\ : STD_LOGIC;
  signal \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[10]\ : STD_LOGIC;
  signal \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[11]\ : STD_LOGIC;
  signal \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[12]\ : STD_LOGIC;
  signal \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[13]\ : STD_LOGIC;
  signal \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[1]\ : STD_LOGIC;
  signal \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[2]\ : STD_LOGIC;
  signal \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[3]\ : STD_LOGIC;
  signal \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[4]\ : STD_LOGIC;
  signal \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[5]\ : STD_LOGIC;
  signal \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[6]\ : STD_LOGIC;
  signal \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[7]\ : STD_LOGIC;
  signal \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[8]\ : STD_LOGIC;
  signal \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[9]\ : STD_LOGIC;
  signal \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[0]\ : STD_LOGIC;
  signal \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[10]\ : STD_LOGIC;
  signal \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[11]\ : STD_LOGIC;
  signal \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[12]\ : STD_LOGIC;
  signal \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[13]\ : STD_LOGIC;
  signal \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[1]\ : STD_LOGIC;
  signal \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[2]\ : STD_LOGIC;
  signal \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[3]\ : STD_LOGIC;
  signal \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[4]\ : STD_LOGIC;
  signal \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[5]\ : STD_LOGIC;
  signal \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[6]\ : STD_LOGIC;
  signal \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[7]\ : STD_LOGIC;
  signal \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[8]\ : STD_LOGIC;
  signal \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[9]\ : STD_LOGIC;
  signal \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_12\ : STD_LOGIC;
  signal \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_14\ : STD_LOGIC;
  signal \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_15\ : STD_LOGIC;
  signal \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_16\ : STD_LOGIC;
  signal \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_17\ : STD_LOGIC;
  signal \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_22\ : STD_LOGIC;
  signal \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_23\ : STD_LOGIC;
  signal \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_24\ : STD_LOGIC;
  signal \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_25\ : STD_LOGIC;
  signal \HAS_MANAGEMENT.MDIO_n_0\ : STD_LOGIC;
  signal \HAS_MANAGEMENT.MDIO_n_12\ : STD_LOGIC;
  signal \HAS_MANAGEMENT.MDIO_n_13\ : STD_LOGIC;
  signal \HAS_MANAGEMENT.MDIO_n_14\ : STD_LOGIC;
  signal \HAS_MANAGEMENT.MDIO_n_19\ : STD_LOGIC;
  signal \HAS_MANAGEMENT.MDIO_n_27\ : STD_LOGIC;
  signal \HAS_MANAGEMENT.MDIO_n_28\ : STD_LOGIC;
  signal \HAS_MANAGEMENT.MDIO_n_29\ : STD_LOGIC;
  signal \IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER_n_1\ : STD_LOGIC;
  signal \IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER_n_10\ : STD_LOGIC;
  signal \IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER_n_11\ : STD_LOGIC;
  signal \IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER_n_12\ : STD_LOGIC;
  signal \IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER_n_13\ : STD_LOGIC;
  signal \IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER_n_14\ : STD_LOGIC;
  signal \IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER_n_15\ : STD_LOGIC;
  signal \IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER_n_16\ : STD_LOGIC;
  signal \IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER_n_17\ : STD_LOGIC;
  signal \IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER_n_18\ : STD_LOGIC;
  signal \IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER_n_19\ : STD_LOGIC;
  signal \IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER_n_2\ : STD_LOGIC;
  signal \IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER_n_20\ : STD_LOGIC;
  signal \IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER_n_3\ : STD_LOGIC;
  signal \IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER_n_4\ : STD_LOGIC;
  signal \IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER_n_6\ : STD_LOGIC;
  signal \IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER_n_7\ : STD_LOGIC;
  signal \IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER_n_8\ : STD_LOGIC;
  signal \IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER_n_9\ : STD_LOGIC;
  signal LOOPBACK : STD_LOGIC;
  signal LP_ADV_ABILITY : STD_LOGIC_VECTOR ( 16 downto 11 );
  signal \^mgt_rx_reset\ : STD_LOGIC;
  signal MGT_RX_RESET_INT : STD_LOGIC;
  signal MGT_TX_RESET_INT : STD_LOGIC;
  signal MR_AN_COMPLETE : STD_LOGIC;
  signal MR_LINK_STATUS : STD_LOGIC;
  signal MR_PAGE_RX_SET : STD_LOGIC;
  signal \^powerdown_ch3\ : STD_LOGIC;
  signal RECEIVE : STD_LOGIC;
  signal RECEIVED_IDLE : STD_LOGIC;
  signal RESET_INT : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of RESET_INT : signal is "true";
  signal RESET_INT_PIPE : STD_LOGIC;
  attribute async_reg of RESET_INT_PIPE : signal is "true";
  signal RESET_INT_PIPE_RXRECCLK : STD_LOGIC;
  attribute async_reg of RESET_INT_PIPE_RXRECCLK : signal is "true";
  signal RESET_INT_RXRECCLK : STD_LOGIC;
  attribute async_reg of RESET_INT_RXRECCLK : signal is "true";
  signal RESET_REG_RXRECCLK : STD_LOGIC;
  signal RESTART_AN_REG : STD_LOGIC;
  signal RUNDISP_EN : STD_LOGIC;
  signal RXDISPERR_INT : STD_LOGIC;
  signal RXDISPERR_MOD : STD_LOGIC;
  signal RXDISPERR_SRL1_out : STD_LOGIC;
  signal RXEVEN0_out : STD_LOGIC;
  signal RXNOTINTABLE_INT : STD_LOGIC;
  signal RXNOTINTABLE_SRL0_out : STD_LOGIC;
  signal RXRECRESET : STD_LOGIC;
  attribute async_reg of RXRECRESET : signal is "true";
  signal RXRECRESET_PIPE : STD_LOGIC;
  attribute async_reg of RXRECRESET_PIPE : signal is "true";
  signal RXRECRESET_PIPE_1 : STD_LOGIC;
  attribute async_reg of RXRECRESET_PIPE_1 : signal is "true";
  signal RXRECRESET_PIPE_2 : STD_LOGIC;
  attribute async_reg of RXRECRESET_PIPE_2 : signal is "true";
  signal RXRECRESET_PIPE_3 : STD_LOGIC;
  attribute async_reg of RXRECRESET_PIPE_3 : signal is "true";
  signal RXRUNDISP_INT : STD_LOGIC;
  signal RXSYNC_STATUS : STD_LOGIC;
  signal RX_CONFIG_REG : STD_LOGIC_VECTOR ( 15 downto 10 );
  signal RX_CONFIG_REG_REG0 : STD_LOGIC;
  signal RX_CONFIG_VALID : STD_LOGIC;
  signal RX_DATA_ERROR : STD_LOGIC;
  signal RX_DV0 : STD_LOGIC;
  signal RX_ER0 : STD_LOGIC;
  signal \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_10\ : STD_LOGIC;
  signal \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_11\ : STD_LOGIC;
  signal \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_13\ : STD_LOGIC;
  signal \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_16\ : STD_LOGIC;
  signal \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_20\ : STD_LOGIC;
  signal \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_21\ : STD_LOGIC;
  signal \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_22\ : STD_LOGIC;
  signal \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_23\ : STD_LOGIC;
  signal \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_24\ : STD_LOGIC;
  signal \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_25\ : STD_LOGIC;
  signal \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_26\ : STD_LOGIC;
  signal \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_27\ : STD_LOGIC;
  signal \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_28\ : STD_LOGIC;
  signal \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_29\ : STD_LOGIC;
  signal \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_31\ : STD_LOGIC;
  signal \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_32\ : STD_LOGIC;
  signal \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_33\ : STD_LOGIC;
  signal \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_34\ : STD_LOGIC;
  signal \RX_GMII_AT_TXOUTCLK.SYNCHRONISATION_n_4\ : STD_LOGIC;
  signal RX_IDLE : STD_LOGIC;
  signal RX_INVALID : STD_LOGIC;
  signal RX_RUDI_INVALID : STD_LOGIC;
  signal S0 : STD_LOGIC;
  signal S2 : STD_LOGIC;
  signal SIGNAL_DETECT_MOD : STD_LOGIC;
  signal SOFT_RESET : STD_LOGIC;
  signal SOP_REG3 : STD_LOGIC;
  signal SRESET : STD_LOGIC;
  attribute async_reg of SRESET : signal is "true";
  signal SRESET_PIPE : STD_LOGIC;
  attribute async_reg of SRESET_PIPE : signal is "true";
  signal STATUS_VECTOR_0_PRE : STD_LOGIC;
  signal SYNC_SIGNAL_DETECT_n_0 : STD_LOGIC;
  signal SYNC_STATUS_REG : STD_LOGIC;
  signal SYNC_STATUS_REG0 : STD_LOGIC;
  signal TOGGLE_RX : STD_LOGIC;
  signal TXBUFERR_INT : STD_LOGIC;
  signal TX_EVEN : STD_LOGIC;
  signal \USE_ROCKET_IO.MGT_TX_RESET_INT_i_2_n_0\ : STD_LOGIC;
  signal \USE_ROCKET_IO.MGT_TX_RESET_INT_i_3_n_0\ : STD_LOGIC;
  signal \USE_ROCKET_IO.MGT_TX_RESET_INT_reg_n_0\ : STD_LOGIC;
  signal \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXBUFSTATUS_INT_reg_n_0_[1]\ : STD_LOGIC;
  signal \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISCOMMA_INT_reg_n_0\ : STD_LOGIC;
  signal \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISK_INT_reg_n_0\ : STD_LOGIC;
  signal \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCLKCORCNT_INT_reg_n_0_[0]\ : STD_LOGIC;
  signal \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCLKCORCNT_INT_reg_n_0_[2]\ : STD_LOGIC;
  signal \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg_n_0_[0]\ : STD_LOGIC;
  signal \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg_n_0_[1]\ : STD_LOGIC;
  signal \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg_n_0_[2]\ : STD_LOGIC;
  signal \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg_n_0_[3]\ : STD_LOGIC;
  signal \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg_n_0_[4]\ : STD_LOGIC;
  signal \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg_n_0_[5]\ : STD_LOGIC;
  signal \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg_n_0_[6]\ : STD_LOGIC;
  signal \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg_n_0_[7]\ : STD_LOGIC;
  signal \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_i_2_n_0\ : STD_LOGIC;
  signal \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_i_3_n_0\ : STD_LOGIC;
  signal XMIT_CONFIG : STD_LOGIC;
  signal XMIT_CONFIG_INT : STD_LOGIC;
  signal XMIT_CONFIG_INT_0 : STD_LOGIC;
  signal XMIT_DATA : STD_LOGIC;
  signal XMIT_DATA_INT : STD_LOGIC;
  signal data_out : STD_LOGIC;
  signal \^data_sync_reg6\ : STD_LOGIC;
  signal p_0_out : STD_LOGIC;
  signal p_1_out : STD_LOGIC;
  signal p_3_out : STD_LOGIC;
  signal p_6_out : STD_LOGIC;
  signal \^reset_out\ : STD_LOGIC;
  signal \^status_vector_ch3\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \DELAY_ERROR_TXOUTCLK.DELAY_RXDISPERR\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \DELAY_ERROR_TXOUTCLK.DELAY_RXDISPERR\ : label is "SRL16";
  attribute srl_name : string;
  attribute srl_name of \DELAY_ERROR_TXOUTCLK.DELAY_RXDISPERR\ : label is "inst/quadsgmii_0_TEST_core/\qsgmii_inst/GPCS_PMA_GEN_i3/DELAY_ERROR_TXOUTCLK.DELAY_RXDISPERR ";
  attribute BOX_TYPE of \DELAY_ERROR_TXOUTCLK.DELAY_RXNOTINTABLE\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \DELAY_ERROR_TXOUTCLK.DELAY_RXNOTINTABLE\ : label is "SRL16";
  attribute srl_name of \DELAY_ERROR_TXOUTCLK.DELAY_RXNOTINTABLE\ : label is "inst/quadsgmii_0_TEST_core/\qsgmii_inst/GPCS_PMA_GEN_i3/DELAY_ERROR_TXOUTCLK.DELAY_RXNOTINTABLE ";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[0]\ : label is "iSTATE:000000000001000,iSTATE0:000000000010000,iSTATE1:010000000000000,iSTATE2:000000000000100,iSTATE3:000100000000000,iSTATE4:001000000000000,iSTATE5:000010000000000,iSTATE6:000000000000010,iSTATE7:000000000000001,iSTATE8:000001000000000,iSTATE9:000000010000000,iSTATE10:000000100000000,iSTATE11:000000001000000,iSTATE12:100000000000000,iSTATE13:000000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[10]\ : label is "iSTATE:000000000001000,iSTATE0:000000000010000,iSTATE1:010000000000000,iSTATE2:000000000000100,iSTATE3:000100000000000,iSTATE4:001000000000000,iSTATE5:000010000000000,iSTATE6:000000000000010,iSTATE7:000000000000001,iSTATE8:000001000000000,iSTATE9:000000010000000,iSTATE10:000000100000000,iSTATE11:000000001000000,iSTATE12:100000000000000,iSTATE13:000000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[11]\ : label is "iSTATE:000000000001000,iSTATE0:000000000010000,iSTATE1:010000000000000,iSTATE2:000000000000100,iSTATE3:000100000000000,iSTATE4:001000000000000,iSTATE5:000010000000000,iSTATE6:000000000000010,iSTATE7:000000000000001,iSTATE8:000001000000000,iSTATE9:000000010000000,iSTATE10:000000100000000,iSTATE11:000000001000000,iSTATE12:100000000000000,iSTATE13:000000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[12]\ : label is "iSTATE:000000000001000,iSTATE0:000000000010000,iSTATE1:010000000000000,iSTATE2:000000000000100,iSTATE3:000100000000000,iSTATE4:001000000000000,iSTATE5:000010000000000,iSTATE6:000000000000010,iSTATE7:000000000000001,iSTATE8:000001000000000,iSTATE9:000000010000000,iSTATE10:000000100000000,iSTATE11:000000001000000,iSTATE12:100000000000000,iSTATE13:000000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[13]\ : label is "iSTATE:000000000001000,iSTATE0:000000000010000,iSTATE1:010000000000000,iSTATE2:000000000000100,iSTATE3:000100000000000,iSTATE4:001000000000000,iSTATE5:000010000000000,iSTATE6:000000000000010,iSTATE7:000000000000001,iSTATE8:000001000000000,iSTATE9:000000010000000,iSTATE10:000000100000000,iSTATE11:000000001000000,iSTATE12:100000000000000,iSTATE13:000000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[1]\ : label is "iSTATE:000000000001000,iSTATE0:000000000010000,iSTATE1:010000000000000,iSTATE2:000000000000100,iSTATE3:000100000000000,iSTATE4:001000000000000,iSTATE5:000010000000000,iSTATE6:000000000000010,iSTATE7:000000000000001,iSTATE8:000001000000000,iSTATE9:000000010000000,iSTATE10:000000100000000,iSTATE11:000000001000000,iSTATE12:100000000000000,iSTATE13:000000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[2]\ : label is "iSTATE:000000000001000,iSTATE0:000000000010000,iSTATE1:010000000000000,iSTATE2:000000000000100,iSTATE3:000100000000000,iSTATE4:001000000000000,iSTATE5:000010000000000,iSTATE6:000000000000010,iSTATE7:000000000000001,iSTATE8:000001000000000,iSTATE9:000000010000000,iSTATE10:000000100000000,iSTATE11:000000001000000,iSTATE12:100000000000000,iSTATE13:000000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[3]\ : label is "iSTATE:000000000001000,iSTATE0:000000000010000,iSTATE1:010000000000000,iSTATE2:000000000000100,iSTATE3:000100000000000,iSTATE4:001000000000000,iSTATE5:000010000000000,iSTATE6:000000000000010,iSTATE7:000000000000001,iSTATE8:000001000000000,iSTATE9:000000010000000,iSTATE10:000000100000000,iSTATE11:000000001000000,iSTATE12:100000000000000,iSTATE13:000000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[4]\ : label is "iSTATE:000000000001000,iSTATE0:000000000010000,iSTATE1:010000000000000,iSTATE2:000000000000100,iSTATE3:000100000000000,iSTATE4:001000000000000,iSTATE5:000010000000000,iSTATE6:000000000000010,iSTATE7:000000000000001,iSTATE8:000001000000000,iSTATE9:000000010000000,iSTATE10:000000100000000,iSTATE11:000000001000000,iSTATE12:100000000000000,iSTATE13:000000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[5]\ : label is "iSTATE:000000000001000,iSTATE0:000000000010000,iSTATE1:010000000000000,iSTATE2:000000000000100,iSTATE3:000100000000000,iSTATE4:001000000000000,iSTATE5:000010000000000,iSTATE6:000000000000010,iSTATE7:000000000000001,iSTATE8:000001000000000,iSTATE9:000000010000000,iSTATE10:000000100000000,iSTATE11:000000001000000,iSTATE12:100000000000000,iSTATE13:000000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[6]\ : label is "iSTATE:000000000001000,iSTATE0:000000000010000,iSTATE1:010000000000000,iSTATE2:000000000000100,iSTATE3:000100000000000,iSTATE4:001000000000000,iSTATE5:000010000000000,iSTATE6:000000000000010,iSTATE7:000000000000001,iSTATE8:000001000000000,iSTATE9:000000010000000,iSTATE10:000000100000000,iSTATE11:000000001000000,iSTATE12:100000000000000,iSTATE13:000000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[7]\ : label is "iSTATE:000000000001000,iSTATE0:000000000010000,iSTATE1:010000000000000,iSTATE2:000000000000100,iSTATE3:000100000000000,iSTATE4:001000000000000,iSTATE5:000010000000000,iSTATE6:000000000000010,iSTATE7:000000000000001,iSTATE8:000001000000000,iSTATE9:000000010000000,iSTATE10:000000100000000,iSTATE11:000000001000000,iSTATE12:100000000000000,iSTATE13:000000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[8]\ : label is "iSTATE:000000000001000,iSTATE0:000000000010000,iSTATE1:010000000000000,iSTATE2:000000000000100,iSTATE3:000100000000000,iSTATE4:001000000000000,iSTATE5:000010000000000,iSTATE6:000000000000010,iSTATE7:000000000000001,iSTATE8:000001000000000,iSTATE9:000000010000000,iSTATE10:000000100000000,iSTATE11:000000001000000,iSTATE12:100000000000000,iSTATE13:000000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[9]\ : label is "iSTATE:000000000001000,iSTATE0:000000000010000,iSTATE1:010000000000000,iSTATE2:000000000000100,iSTATE3:000100000000000,iSTATE4:001000000000000,iSTATE5:000010000000000,iSTATE6:000000000000010,iSTATE7:000000000000001,iSTATE8:000001000000000,iSTATE9:000000010000000,iSTATE10:000000100000000,iSTATE11:000000001000000,iSTATE12:100000000000000,iSTATE13:000000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[0]\ : label is "iSTATE:000000000001000,iSTATE0:000000000010000,iSTATE1:010000000000000,iSTATE2:000000000000100,iSTATE3:000100000000000,iSTATE4:001000000000000,iSTATE5:000010000000000,iSTATE6:000000000000010,iSTATE7:000000000000001,iSTATE8:000001000000000,iSTATE9:000000010000000,iSTATE10:000000100000000,iSTATE11:000000001000000,iSTATE12:100000000000000,iSTATE13:000000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[10]\ : label is "iSTATE:000000000001000,iSTATE0:000000000010000,iSTATE1:010000000000000,iSTATE2:000000000000100,iSTATE3:000100000000000,iSTATE4:001000000000000,iSTATE5:000010000000000,iSTATE6:000000000000010,iSTATE7:000000000000001,iSTATE8:000001000000000,iSTATE9:000000010000000,iSTATE10:000000100000000,iSTATE11:000000001000000,iSTATE12:100000000000000,iSTATE13:000000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[11]\ : label is "iSTATE:000000000001000,iSTATE0:000000000010000,iSTATE1:010000000000000,iSTATE2:000000000000100,iSTATE3:000100000000000,iSTATE4:001000000000000,iSTATE5:000010000000000,iSTATE6:000000000000010,iSTATE7:000000000000001,iSTATE8:000001000000000,iSTATE9:000000010000000,iSTATE10:000000100000000,iSTATE11:000000001000000,iSTATE12:100000000000000,iSTATE13:000000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[12]\ : label is "iSTATE:000000000001000,iSTATE0:000000000010000,iSTATE1:010000000000000,iSTATE2:000000000000100,iSTATE3:000100000000000,iSTATE4:001000000000000,iSTATE5:000010000000000,iSTATE6:000000000000010,iSTATE7:000000000000001,iSTATE8:000001000000000,iSTATE9:000000010000000,iSTATE10:000000100000000,iSTATE11:000000001000000,iSTATE12:100000000000000,iSTATE13:000000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[13]\ : label is "iSTATE:000000000001000,iSTATE0:000000000010000,iSTATE1:010000000000000,iSTATE2:000000000000100,iSTATE3:000100000000000,iSTATE4:001000000000000,iSTATE5:000010000000000,iSTATE6:000000000000010,iSTATE7:000000000000001,iSTATE8:000001000000000,iSTATE9:000000010000000,iSTATE10:000000100000000,iSTATE11:000000001000000,iSTATE12:100000000000000,iSTATE13:000000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[1]\ : label is "iSTATE:000000000001000,iSTATE0:000000000010000,iSTATE1:010000000000000,iSTATE2:000000000000100,iSTATE3:000100000000000,iSTATE4:001000000000000,iSTATE5:000010000000000,iSTATE6:000000000000010,iSTATE7:000000000000001,iSTATE8:000001000000000,iSTATE9:000000010000000,iSTATE10:000000100000000,iSTATE11:000000001000000,iSTATE12:100000000000000,iSTATE13:000000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[2]\ : label is "iSTATE:000000000001000,iSTATE0:000000000010000,iSTATE1:010000000000000,iSTATE2:000000000000100,iSTATE3:000100000000000,iSTATE4:001000000000000,iSTATE5:000010000000000,iSTATE6:000000000000010,iSTATE7:000000000000001,iSTATE8:000001000000000,iSTATE9:000000010000000,iSTATE10:000000100000000,iSTATE11:000000001000000,iSTATE12:100000000000000,iSTATE13:000000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[3]\ : label is "iSTATE:000000000001000,iSTATE0:000000000010000,iSTATE1:010000000000000,iSTATE2:000000000000100,iSTATE3:000100000000000,iSTATE4:001000000000000,iSTATE5:000010000000000,iSTATE6:000000000000010,iSTATE7:000000000000001,iSTATE8:000001000000000,iSTATE9:000000010000000,iSTATE10:000000100000000,iSTATE11:000000001000000,iSTATE12:100000000000000,iSTATE13:000000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[4]\ : label is "iSTATE:000000000001000,iSTATE0:000000000010000,iSTATE1:010000000000000,iSTATE2:000000000000100,iSTATE3:000100000000000,iSTATE4:001000000000000,iSTATE5:000010000000000,iSTATE6:000000000000010,iSTATE7:000000000000001,iSTATE8:000001000000000,iSTATE9:000000010000000,iSTATE10:000000100000000,iSTATE11:000000001000000,iSTATE12:100000000000000,iSTATE13:000000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[5]\ : label is "iSTATE:000000000001000,iSTATE0:000000000010000,iSTATE1:010000000000000,iSTATE2:000000000000100,iSTATE3:000100000000000,iSTATE4:001000000000000,iSTATE5:000010000000000,iSTATE6:000000000000010,iSTATE7:000000000000001,iSTATE8:000001000000000,iSTATE9:000000010000000,iSTATE10:000000100000000,iSTATE11:000000001000000,iSTATE12:100000000000000,iSTATE13:000000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[6]\ : label is "iSTATE:000000000001000,iSTATE0:000000000010000,iSTATE1:010000000000000,iSTATE2:000000000000100,iSTATE3:000100000000000,iSTATE4:001000000000000,iSTATE5:000010000000000,iSTATE6:000000000000010,iSTATE7:000000000000001,iSTATE8:000001000000000,iSTATE9:000000010000000,iSTATE10:000000100000000,iSTATE11:000000001000000,iSTATE12:100000000000000,iSTATE13:000000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[7]\ : label is "iSTATE:000000000001000,iSTATE0:000000000010000,iSTATE1:010000000000000,iSTATE2:000000000000100,iSTATE3:000100000000000,iSTATE4:001000000000000,iSTATE5:000010000000000,iSTATE6:000000000000010,iSTATE7:000000000000001,iSTATE8:000001000000000,iSTATE9:000000010000000,iSTATE10:000000100000000,iSTATE11:000000001000000,iSTATE12:100000000000000,iSTATE13:000000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[8]\ : label is "iSTATE:000000000001000,iSTATE0:000000000010000,iSTATE1:010000000000000,iSTATE2:000000000000100,iSTATE3:000100000000000,iSTATE4:001000000000000,iSTATE5:000010000000000,iSTATE6:000000000000010,iSTATE7:000000000000001,iSTATE8:000001000000000,iSTATE9:000000010000000,iSTATE10:000000100000000,iSTATE11:000000001000000,iSTATE12:100000000000000,iSTATE13:000000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[9]\ : label is "iSTATE:000000000001000,iSTATE0:000000000010000,iSTATE1:010000000000000,iSTATE2:000000000000100,iSTATE3:000100000000000,iSTATE4:001000000000000,iSTATE5:000010000000000,iSTATE6:000000000000010,iSTATE7:000000000000001,iSTATE8:000001000000000,iSTATE9:000000010000000,iSTATE10:000000100000000,iSTATE11:000000001000000,iSTATE12:100000000000000,iSTATE13:000000000100000";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \MGT_RESET.RESET_INT_PIPE_RXRECCLK_reg\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \MGT_RESET.RESET_INT_PIPE_RXRECCLK_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \MGT_RESET.RESET_INT_PIPE_reg\ : label is std.standard.true;
  attribute KEEP of \MGT_RESET.RESET_INT_PIPE_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \MGT_RESET.RESET_INT_RXRECCLK_reg\ : label is std.standard.true;
  attribute KEEP of \MGT_RESET.RESET_INT_RXRECCLK_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \MGT_RESET.RESET_INT_reg\ : label is std.standard.true;
  attribute KEEP of \MGT_RESET.RESET_INT_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \MGT_RESET.SRESET_PIPE_reg\ : label is std.standard.true;
  attribute KEEP of \MGT_RESET.SRESET_PIPE_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \MGT_RESET.SRESET_reg\ : label is std.standard.true;
  attribute KEEP of \MGT_RESET.SRESET_reg\ : label is "yes";
begin
  MGT_RX_RESET <= \^mgt_rx_reset\;
  POWERDOWN_CH3 <= \^powerdown_ch3\;
  data_sync_reg6 <= \^data_sync_reg6\;
  status_vector_ch3(12 downto 0) <= \^status_vector_ch3\(12 downto 0);
\DELAY_ERROR_TXOUTCLK.DELAY_RXDISPERR\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => userclk,
      D => RXDISPERR_MOD,
      Q => RXDISPERR_SRL1_out
    );
\DELAY_ERROR_TXOUTCLK.DELAY_RXNOTINTABLE\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => userclk,
      D => RXNOTINTABLE_INT,
      Q => RXNOTINTABLE_SRL0_out
    );
\DELAY_ERROR_TXOUTCLK.RXDISPERR_REG_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => RXDISPERR_SRL1_out,
      Q => \^status_vector_ch3\(5),
      R => '0'
    );
\DELAY_ERROR_TXOUTCLK.RXNOTINTABLE_REG_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => RXNOTINTABLE_SRL0_out,
      Q => \^status_vector_ch3\(6),
      R => '0'
    );
DUPLEX_MODE_RSLVD_REG_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => LP_ADV_ABILITY(13),
      Q => DUPLEX_MODE_RSLVD_REG,
      R => '0'
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM[13]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXBUFSTATUS_INT_reg_n_0_[1]\,
      I1 => RESET_INT,
      O => p_0_out
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => userclk,
      CE => '1',
      D => '0',
      Q => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[0]\,
      S => p_0_out
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[9]\,
      Q => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[10]\,
      R => p_0_out
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[10]\,
      Q => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[11]\,
      R => p_0_out
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[11]\,
      Q => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[12]\,
      R => p_0_out
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[12]\,
      Q => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[13]\,
      R => p_0_out
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[0]\,
      Q => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[1]\,
      R => p_0_out
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[1]\,
      Q => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[2]\,
      R => p_0_out
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[2]\,
      Q => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[3]\,
      R => p_0_out
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[3]\,
      Q => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[4]\,
      R => p_0_out
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[4]\,
      Q => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[5]\,
      R => p_0_out
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[5]\,
      Q => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[6]\,
      R => p_0_out
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[6]\,
      Q => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[7]\,
      R => p_0_out
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[7]\,
      Q => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[8]\,
      R => p_0_out
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[8]\,
      Q => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[9]\,
      R => p_0_out
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM[13]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => RESET_INT,
      I1 => TXBUFERR_INT,
      O => p_1_out
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => userclk,
      CE => '1',
      D => '0',
      Q => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[0]\,
      S => p_1_out
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[9]\,
      Q => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[10]\,
      R => p_1_out
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[10]\,
      Q => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[11]\,
      R => p_1_out
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[11]\,
      Q => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[12]\,
      R => p_1_out
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[12]\,
      Q => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[13]\,
      R => p_1_out
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[0]\,
      Q => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[1]\,
      R => p_1_out
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[1]\,
      Q => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[2]\,
      R => p_1_out
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[2]\,
      Q => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[3]\,
      R => p_1_out
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[3]\,
      Q => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[4]\,
      R => p_1_out
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[4]\,
      Q => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[5]\,
      R => p_1_out
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[5]\,
      Q => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[6]\,
      R => p_1_out
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[6]\,
      Q => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[7]\,
      R => p_1_out
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[7]\,
      Q => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[8]\,
      R => p_1_out
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[8]\,
      Q => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[9]\,
      R => p_1_out
    );
\HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION\: entity work.quadsgmii_0_TEST_AUTO_NEG
     port map (
      AN_ENABLE_INT => AN_ENABLE_INT,
      BASEX_REMOTE_FAULT_RSLVD(0) => BASEX_REMOTE_FAULT_RSLVD(1),
      CLEAR_PAGE_RECEIVED => CLEAR_PAGE_RECEIVED,
      CLEAR_STATUS_REG => CLEAR_STATUS_REG,
      CONFIG_REG_MATCH_reg_0 => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_13\,
      D(3) => \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_22\,
      D(2) => \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_23\,
      D(1) => \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_24\,
      D(0) => \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_25\,
      \MASK_RUDI_BUFERR_TIMER_reg[0]_0\ => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXBUFSTATUS_INT_reg_n_0_[1]\,
      \MASK_RUDI_BUFERR_TIMER_reg[12]_0\ => \^powerdown_ch3\,
      \MASK_RUDI_BUFERR_TIMER_reg[12]_1\ => SYNC_SIGNAL_DETECT_n_0,
      \MASK_RUDI_BUFERR_TIMER_reg[3]_0\ => \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_17\,
      MASK_RUDI_CLKCOR_reg_0(1) => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCLKCORCNT_INT_reg_n_0_[2]\,
      MASK_RUDI_CLKCOR_reg_0(0) => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCLKCORCNT_INT_reg_n_0_[0]\,
      MR_AN_COMPLETE => MR_AN_COMPLETE,
      MR_LINK_STATUS => MR_LINK_STATUS,
      \MR_LP_ADV_ABILITY_INT_reg[16]_0\(3 downto 2) => LP_ADV_ABILITY(16 downto 15),
      \MR_LP_ADV_ABILITY_INT_reg[16]_0\(1) => LP_ADV_ABILITY(13),
      \MR_LP_ADV_ABILITY_INT_reg[16]_0\(0) => LP_ADV_ABILITY(11),
      MR_PAGE_RX_SET => MR_PAGE_RX_SET,
      Q(15 downto 14) => RX_CONFIG_REG(15 downto 14),
      Q(13) => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_16\,
      Q(12 downto 10) => RX_CONFIG_REG(12 downto 10),
      Q(9) => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_20\,
      Q(8) => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_21\,
      Q(7) => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_22\,
      Q(6) => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_23\,
      Q(5) => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_24\,
      Q(4) => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_25\,
      Q(3) => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_26\,
      Q(2) => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_27\,
      Q(1) => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_28\,
      Q(0) => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_29\,
      RECEIVED_IDLE => RECEIVED_IDLE,
      RECEIVED_IDLE_reg_0 => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_33\,
      RESTART_AN_REG => RESTART_AN_REG,
      RXSYNC_STATUS => RXSYNC_STATUS,
      RX_CONFIG_REG_NULL_reg_0 => \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_12\,
      RX_CONFIG_REG_NULL_reg_1 => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_34\,
      \RX_CONFIG_REG_REG_reg[11]_0\(2) => \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_14\,
      \RX_CONFIG_REG_REG_reg[11]_0\(1) => \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_15\,
      \RX_CONFIG_REG_REG_reg[11]_0\(0) => \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_16\,
      RX_CONFIG_VALID => RX_CONFIG_VALID,
      RX_IDLE => RX_IDLE,
      RX_INVALID => RX_INVALID,
      RX_RUDI_INVALID => RX_RUDI_INVALID,
      RX_RUDI_INVALID_REG_reg_0 => \RX_GMII_AT_TXOUTCLK.SYNCHRONISATION_n_4\,
      SR(0) => RX_CONFIG_REG_REG0,
      TOGGLE_RX => TOGGLE_RX,
      \TX_CONFIG_REG_INT_reg[0]_0\ => \HAS_MANAGEMENT.MDIO_n_29\,
      \TX_CONFIG_REG_INT_reg[13]_0\ => \HAS_MANAGEMENT.MDIO_n_28\,
      XMIT_CONFIG_INT => XMIT_CONFIG_INT,
      XMIT_DATA => XMIT_DATA,
      XMIT_DATA_INT => XMIT_DATA_INT,
      data_out => data_out,
      link_timer_value_ch3(8 downto 0) => link_timer_value_ch3(8 downto 0),
      \out\ => SRESET,
      status_vector_ch3(5) => \^status_vector_ch3\(12),
      status_vector_ch3(4 downto 1) => \^status_vector_ch3\(10 downto 7),
      status_vector_ch3(0) => \^status_vector_ch3\(4),
      userclk => userclk
    );
\HAS_MANAGEMENT.MDIO\: entity work.quadsgmii_0_TEST_MANAGEMENT
     port map (
      AN_ENABLE_INT => AN_ENABLE_INT,
      \AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG_reg[0]_0\ => \HAS_MANAGEMENT.MDIO_n_29\,
      \AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG_reg[13]_0\ => \HAS_MANAGEMENT.MDIO_n_28\,
      CGBAD_reg => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXBUFSTATUS_INT_reg_n_0_[1]\,
      CLEAR_PAGE_RECEIVED => CLEAR_PAGE_RECEIVED,
      CLEAR_STATUS_REG => CLEAR_STATUS_REG,
      \CONFIG_REG_WITH_AN.AN_ENABLE_REG_reg_0\ => \HAS_MANAGEMENT.MDIO_n_12\,
      \CONFIG_REG_WITH_AN.ISOLATE_REG_reg_0\ => \HAS_MANAGEMENT.MDIO_n_0\,
      \CONFIG_REG_WITH_AN.ISOLATE_REG_reg_1\ => \HAS_MANAGEMENT.MDIO_n_27\,
      \CONFIG_REG_WITH_AN.POWERDOWN_REG_reg_0\ => \^powerdown_ch3\,
      FALSE_NIT0 => FALSE_NIT0,
      FALSE_NIT_reg(4) => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg_n_0_[7]\,
      FALSE_NIT_reg(3) => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg_n_0_[3]\,
      FALSE_NIT_reg(2) => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg_n_0_[2]\,
      FALSE_NIT_reg(1) => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg_n_0_[1]\,
      FALSE_NIT_reg(0) => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg_n_0_[0]\,
      FALSE_NIT_reg_0 => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_31\,
      FALSE_NIT_reg_1 => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_11\,
      \FSM_onehot_STATE_reg[2]\ => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISCOMMA_INT_reg_n_0\,
      I_REG_reg => \HAS_MANAGEMENT.MDIO_n_19\,
      LOOPBACK => LOOPBACK,
      MR_AN_COMPLETE => MR_AN_COMPLETE,
      MR_LINK_STATUS => MR_LINK_STATUS,
      MR_PAGE_RX_SET => MR_PAGE_RX_SET,
      Q(0) => TX_EVEN,
      RECEIVE => RECEIVE,
      RESTART_AN_REG => RESTART_AN_REG,
      RUNDISP_EN => RUNDISP_EN,
      RXDISPERR_INT => RXDISPERR_INT,
      RXDISPERR_MOD => RXDISPERR_MOD,
      RXEVEN0_out => RXEVEN0_out,
      RXNOTINTABLE_INT => RXNOTINTABLE_INT,
      RXSYNC_STATUS => RXSYNC_STATUS,
      RX_DATA_ERROR => RX_DATA_ERROR,
      RX_DV0 => RX_DV0,
      RX_ER0 => RX_ER0,
      RX_ER_reg => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_32\,
      RX_IDLE => RX_IDLE,
      RX_INVALID => RX_INVALID,
      RX_RUDI_INVALID => RX_RUDI_INVALID,
      S0 => S0,
      S2 => S2,
      \SHIFT_REG_reg[15]\(3 downto 2) => LP_ADV_ABILITY(16 downto 15),
      \SHIFT_REG_reg[15]\(1) => LP_ADV_ABILITY(13),
      \SHIFT_REG_reg[15]\(0) => LP_ADV_ABILITY(11),
      SOFT_RESET => SOFT_RESET,
      SOP_REG3 => SOP_REG3,
      SR(0) => RXRUNDISP_INT,
      S_reg => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_10\,
      TOGGLE_RX => TOGGLE_RX,
      \USE_ROCKET_IO.MGT_TX_RESET_INT_reg\ => \HAS_MANAGEMENT.MDIO_n_13\,
      \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISCOMMA_INT_reg\ => \HAS_MANAGEMENT.MDIO_n_14\,
      \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCLKCORCNT_INT_reg[2]\ => \^mgt_rx_reset\,
      \USE_ROCKET_IO.TXDATA_reg[7]\ => \USE_ROCKET_IO.MGT_TX_RESET_INT_reg_n_0\,
      XMIT_CONFIG => XMIT_CONFIG,
      XMIT_CONFIG_INT => XMIT_CONFIG_INT,
      XMIT_CONFIG_INT_0 => XMIT_CONFIG_INT_0,
      XMIT_DATA => XMIT_DATA,
      XMIT_DATA_INT => XMIT_DATA_INT,
      an_interrupt_ch3 => an_interrupt_ch3,
      dcm_locked => dcm_locked,
      mdc_ch3 => mdc_ch3,
      mdio_in_ch3 => mdio_in_ch3,
      mdio_out_ch3 => mdio_out_ch3,
      mdio_tri_ch3 => mdio_tri_ch3,
      \out\ => SRESET,
      p_3_out => p_3_out,
      phyad_ch3(4 downto 0) => phyad_ch3(4 downto 0),
      reset_done => reset_done,
      reset_out => \^reset_out\,
      status_vector_ch3(0) => \^status_vector_ch3\(12),
      userclk => userclk
    );
\IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER\: entity work.quadsgmii_0_TEST_TX
     port map (
      \CODE_GRP_CNT_reg[0]_0\ => \IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER_n_6\,
      \CODE_GRP_reg[0]_0\ => \HAS_MANAGEMENT.MDIO_n_27\,
      D(3) => \IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER_n_1\,
      D(2) => \IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER_n_2\,
      D(1) => \IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER_n_3\,
      D(0) => \IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER_n_4\,
      INSERT_IDLE_reg_0 => \HAS_MANAGEMENT.MDIO_n_0\,
      LOOPBACK => LOOPBACK,
      Q(0) => TX_EVEN,
      RXCHARISCOMMA_USR => RXCHARISCOMMA_USR,
      RXCHARISK_USR => RXCHARISK_USR,
      RXDATA_USR(7 downto 0) => RXDATA_USR(7 downto 0),
      TRIGGER_T_reg_0 => \USE_ROCKET_IO.MGT_TX_RESET_INT_reg_n_0\,
      \TX_CONFIG_reg[14]_0\(3) => \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_22\,
      \TX_CONFIG_reg[14]_0\(2) => \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_23\,
      \TX_CONFIG_reg[14]_0\(1) => \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_24\,
      \TX_CONFIG_reg[14]_0\(0) => \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_25\,
      \USE_QSGMII_DATA.TXCHARISK_reg_0\ => \IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER_n_7\,
      \USE_QSGMII_DATA.TXCHARISK_reg_1\ => \IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER_n_8\,
      \USE_QSGMII_DATA.TXDATA_reg[2]_0\ => \IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER_n_17\,
      \USE_QSGMII_DATA.TXDATA_reg[3]_0\ => \IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER_n_18\,
      \USE_QSGMII_DATA.TXDATA_reg[5]_0\ => \IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER_n_19\,
      \USE_QSGMII_DATA.TXDATA_reg[7]_0\(7) => \IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER_n_9\,
      \USE_QSGMII_DATA.TXDATA_reg[7]_0\(6) => \IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER_n_10\,
      \USE_QSGMII_DATA.TXDATA_reg[7]_0\(5) => \IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER_n_11\,
      \USE_QSGMII_DATA.TXDATA_reg[7]_0\(4) => \IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER_n_12\,
      \USE_QSGMII_DATA.TXDATA_reg[7]_0\(3) => \IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER_n_13\,
      \USE_QSGMII_DATA.TXDATA_reg[7]_0\(2) => \IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER_n_14\,
      \USE_QSGMII_DATA.TXDATA_reg[7]_0\(1) => \IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER_n_15\,
      \USE_QSGMII_DATA.TXDATA_reg[7]_0\(0) => \IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER_n_16\,
      \USE_QSGMII_DATA.TXDATA_reg[7]_1\ => \IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER_n_20\,
      XMIT_CONFIG => XMIT_CONFIG,
      XMIT_CONFIG_INT => XMIT_CONFIG_INT_0,
      XMIT_DATA => XMIT_DATA,
      gmii_tx_en_ch3 => gmii_tx_en_ch3,
      gmii_tx_er_ch3 => gmii_tx_er_ch3,
      gmii_txd_ch3(7 downto 0) => gmii_txd_ch3(7 downto 0),
      userclk => userclk
    );
\MGT_RESET.RESET_INT_PIPE_RXRECCLK_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => '0',
      PRE => p_6_out,
      Q => RESET_INT_PIPE_RXRECCLK
    );
\MGT_RESET.RESET_INT_PIPE_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => '0',
      PRE => p_3_out,
      Q => RESET_INT_PIPE
    );
\MGT_RESET.RESET_INT_RXRECCLK_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk,
      CE => '1',
      D => RESET_INT_PIPE_RXRECCLK,
      PRE => p_6_out,
      Q => RESET_INT_RXRECCLK
    );
\MGT_RESET.RESET_INT_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => RESET_INT_PIPE,
      PRE => p_3_out,
      Q => RESET_INT
    );
\MGT_RESET.SRESET_PIPE_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => RESET_INT,
      Q => SRESET_PIPE,
      R => '0'
    );
\MGT_RESET.SRESET_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => SRESET_PIPE,
      Q => SRESET,
      S => RESET_INT
    );
\MGT_RESET.SYNC_ASYNC_RESET\: entity work.quadsgmii_0_TEST_reset_sync_block
     port map (
      RESET_OUT => RESET_OUT,
      \^reset_out\ => \^reset_out\,
      userclk => userclk
    );
\MGT_RESET.SYNC_ASYNC_RESET_RECCLK\: entity work.quadsgmii_0_TEST_reset_sync_block_148
     port map (
      RESET_OUT => RESET_OUT,
      \^reset_out\ => RESET_REG_RXRECCLK,
      rxrecclk => rxrecclk
    );
\MGT_RESET.SYNC_SOFT_RESET_RECCLK\: entity work.quadsgmii_0_TEST_reset_sync_block_149
     port map (
      SOFT_RESET => SOFT_RESET,
      dcm_locked => dcm_locked,
      p_6_out => p_6_out,
      reset_out => RESET_REG_RXRECCLK,
      rxrecclk => rxrecclk
    );
\RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK\: entity work.quadsgmii_0_TEST_RX
     port map (
      BASEX_REMOTE_FAULT_RSLVD(0) => BASEX_REMOTE_FAULT_RSLVD(1),
      CONFIG_REG_MATCH_reg(2) => \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_14\,
      CONFIG_REG_MATCH_reg(1) => \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_15\,
      CONFIG_REG_MATCH_reg(0) => \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_16\,
      FALSE_CARRIER_REG3_reg_0 => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_32\,
      FALSE_CARRIER_reg_0 => \HAS_MANAGEMENT.MDIO_n_19\,
      FALSE_NIT0 => FALSE_NIT0,
      I_REG_reg_0 => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_33\,
      Q(7) => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg_n_0_[7]\,
      Q(6) => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg_n_0_[6]\,
      Q(5) => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg_n_0_[5]\,
      Q(4) => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg_n_0_[4]\,
      Q(3) => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg_n_0_[3]\,
      Q(2) => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg_n_0_[2]\,
      Q(1) => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg_n_0_[1]\,
      Q(0) => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg_n_0_[0]\,
      RECEIVE => RECEIVE,
      RECEIVED_IDLE => RECEIVED_IDLE,
      RXCHARISK_REG1_reg_0 => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISK_INT_reg_n_0\,
      \RXD_reg[7]_0\(0) => \HAS_MANAGEMENT.MDIO_n_0\,
      RXEVEN0_out => RXEVEN0_out,
      RXNOTINTABLE_INT => RXNOTINTABLE_INT,
      RXSYNC_STATUS => RXSYNC_STATUS,
      RX_CONFIG_REG_NULL_reg => \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_12\,
      \RX_CONFIG_REG_reg[10]_0\ => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_13\,
      \RX_CONFIG_REG_reg[15]_0\(15 downto 14) => RX_CONFIG_REG(15 downto 14),
      \RX_CONFIG_REG_reg[15]_0\(13) => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_16\,
      \RX_CONFIG_REG_reg[15]_0\(12 downto 10) => RX_CONFIG_REG(12 downto 10),
      \RX_CONFIG_REG_reg[15]_0\(9) => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_20\,
      \RX_CONFIG_REG_reg[15]_0\(8) => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_21\,
      \RX_CONFIG_REG_reg[15]_0\(7) => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_22\,
      \RX_CONFIG_REG_reg[15]_0\(6) => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_23\,
      \RX_CONFIG_REG_reg[15]_0\(5) => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_24\,
      \RX_CONFIG_REG_reg[15]_0\(4) => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_25\,
      \RX_CONFIG_REG_reg[15]_0\(3) => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_26\,
      \RX_CONFIG_REG_reg[15]_0\(2) => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_27\,
      \RX_CONFIG_REG_reg[15]_0\(1) => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_28\,
      \RX_CONFIG_REG_reg[15]_0\(0) => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_29\,
      \RX_CONFIG_REG_reg[7]_0\(1) => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCLKCORCNT_INT_reg_n_0_[2]\,
      \RX_CONFIG_REG_reg[7]_0\(0) => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCLKCORCNT_INT_reg_n_0_[0]\,
      RX_CONFIG_VALID => RX_CONFIG_VALID,
      RX_CONFIG_VALID_INT_reg_0 => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_34\,
      \RX_CONFIG_VALID_REG_reg[0]_0\ => \^mgt_rx_reset\,
      RX_DATA_ERROR => RX_DATA_ERROR,
      RX_DV0 => RX_DV0,
      RX_ER0 => RX_ER0,
      RX_IDLE => RX_IDLE,
      RX_INVALID => RX_INVALID,
      RX_INVALID_reg_0 => \HAS_MANAGEMENT.MDIO_n_12\,
      S0 => S0,
      S2 => S2,
      SOP_REG3 => SOP_REG3,
      SR(0) => RX_CONFIG_REG_REG0,
      SYNC_STATUS_REG0 => SYNC_STATUS_REG0,
      \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg[2]\ => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_11\,
      \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg[3]\ => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_31\,
      \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg[5]\ => \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK_n_10\,
      XMIT_DATA => XMIT_DATA,
      gmii_rx_dv_ch3 => gmii_rx_dv_ch3,
      gmii_rx_er_ch3 => gmii_rx_er_ch3,
      gmii_rxd_ch3(7 downto 0) => gmii_rxd_ch3(7 downto 0),
      \out\ => SRESET,
      status_vector_ch3(1 downto 0) => \^status_vector_ch3\(3 downto 2),
      userclk => userclk
    );
\RX_GMII_AT_TXOUTCLK.SYNCHRONISATION\: entity work.quadsgmii_0_TEST_SYNCHRONISE
     port map (
      ENABLEALIGN => ENABLEALIGN,
      EVEN_reg_0 => \^mgt_rx_reset\,
      \FSM_onehot_STATE_reg[2]_0\ => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISK_INT_reg_n_0\,
      \FSM_onehot_STATE_reg[2]_1\ => \HAS_MANAGEMENT.MDIO_n_14\,
      \GOOD_CGS_reg[1]_0\ => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISCOMMA_INT_reg_n_0\,
      \GOOD_CGS_reg[1]_1\ => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXBUFSTATUS_INT_reg_n_0_[1]\,
      LOOPBACK => LOOPBACK,
      \MGT_RESET.SRESET_reg\ => \RX_GMII_AT_TXOUTCLK.SYNCHRONISATION_n_4\,
      RUNDISP_EN => RUNDISP_EN,
      RXDISPERR_INT => RXDISPERR_INT,
      RXEVEN0_out => RXEVEN0_out,
      RXNOTINTABLE_INT => RXNOTINTABLE_INT,
      RXSYNC_STATUS => RXSYNC_STATUS,
      S2 => S2,
      SIGNAL_DETECT_MOD => SIGNAL_DETECT_MOD,
      SYNC_STATUS_REG0 => SYNC_STATUS_REG0,
      \out\ => SRESET,
      userclk => userclk
    );
STATUS_VECTOR_0_PRE_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reset_done,
      O => \^data_sync_reg6\
    );
STATUS_VECTOR_0_PRE_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \HAS_MANAGEMENT.MDIO_n_12\,
      Q => STATUS_VECTOR_0_PRE,
      R => \^data_sync_reg6\
    );
\STATUS_VECTOR_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => STATUS_VECTOR_0_PRE,
      Q => \^status_vector_ch3\(0),
      R => '0'
    );
\STATUS_VECTOR_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => DUPLEX_MODE_RSLVD_REG,
      Q => \^status_vector_ch3\(11),
      R => '0'
    );
\STATUS_VECTOR_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => SYNC_STATUS_REG,
      Q => \^status_vector_ch3\(1),
      R => '0'
    );
SYNC_SIGNAL_DETECT: entity work.quadsgmii_0_TEST_sync_block
     port map (
      \MASK_RUDI_BUFERR_TIMER_reg[12]\ => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXBUFSTATUS_INT_reg_n_0_[1]\,
      \MASK_RUDI_BUFERR_TIMER_reg[12]_0\ => \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION_n_17\,
      SIGNAL_DETECT_MOD => SIGNAL_DETECT_MOD,
      SIGNAL_DETECT_REG_reg => \^powerdown_ch3\,
      data_out => data_out,
      data_sync_reg6_0 => SYNC_SIGNAL_DETECT_n_0,
      signal_detect => signal_detect,
      userclk => userclk
    );
SYNC_STATUS_REG_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => RXSYNC_STATUS,
      Q => SYNC_STATUS_REG,
      R => '0'
    );
\USE_ROCKET_IO.MGT_TX_RESET_INT_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \USE_ROCKET_IO.MGT_TX_RESET_INT_i_2_n_0\,
      I1 => \USE_ROCKET_IO.MGT_TX_RESET_INT_i_3_n_0\,
      I2 => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[6]\,
      I3 => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[7]\,
      I4 => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[4]\,
      I5 => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[5]\,
      O => MGT_TX_RESET_INT
    );
\USE_ROCKET_IO.MGT_TX_RESET_INT_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[13]\,
      I1 => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[12]\,
      I2 => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[9]\,
      I3 => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[8]\,
      I4 => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[11]\,
      I5 => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[10]\,
      O => \USE_ROCKET_IO.MGT_TX_RESET_INT_i_2_n_0\
    );
\USE_ROCKET_IO.MGT_TX_RESET_INT_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[2]\,
      I1 => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[3]\,
      I2 => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[0]\,
      I3 => \FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg_n_0_[1]\,
      O => \USE_ROCKET_IO.MGT_TX_RESET_INT_i_3_n_0\
    );
\USE_ROCKET_IO.MGT_TX_RESET_INT_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => MGT_TX_RESET_INT,
      Q => \USE_ROCKET_IO.MGT_TX_RESET_INT_reg_n_0\,
      S => p_1_out
    );
\USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXBUFSTATUS_INT_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => RXBUFSTATUS(0),
      Q => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXBUFSTATUS_INT_reg_n_0_[1]\,
      R => RXRUNDISP_INT
    );
\USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISCOMMA_INT_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER_n_8\,
      Q => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISCOMMA_INT_reg_n_0\,
      R => \^mgt_rx_reset\
    );
\USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISK_INT_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER_n_7\,
      Q => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCHARISK_INT_reg_n_0\,
      R => \^mgt_rx_reset\
    );
\USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCLKCORCNT_INT_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => D(0),
      Q => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCLKCORCNT_INT_reg_n_0_[0]\,
      R => RXRUNDISP_INT
    );
\USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCLKCORCNT_INT_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => D(1),
      Q => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCLKCORCNT_INT_reg_n_0_[2]\,
      R => RXRUNDISP_INT
    );
\USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER_n_16\,
      Q => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg_n_0_[0]\,
      R => \^mgt_rx_reset\
    );
\USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER_n_15\,
      Q => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg_n_0_[1]\,
      R => \^mgt_rx_reset\
    );
\USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER_n_14\,
      Q => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg_n_0_[2]\,
      R => \^mgt_rx_reset\
    );
\USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER_n_13\,
      Q => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg_n_0_[3]\,
      R => \^mgt_rx_reset\
    );
\USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER_n_12\,
      Q => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg_n_0_[4]\,
      R => \^mgt_rx_reset\
    );
\USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER_n_11\,
      Q => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg_n_0_[5]\,
      R => \^mgt_rx_reset\
    );
\USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER_n_10\,
      Q => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg_n_0_[6]\,
      R => \^mgt_rx_reset\
    );
\USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => \IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER_n_9\,
      Q => \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg_n_0_[7]\,
      R => \^mgt_rx_reset\
    );
\USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDISPERR_INT_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => RXDISPERR_USR,
      Q => RXDISPERR_INT,
      R => RXRUNDISP_INT
    );
\USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXNOTINTABLE_INT_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => RXNOTINTABLE_USR,
      Q => RXNOTINTABLE_INT,
      R => RXRUNDISP_INT
    );
\USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_i_2_n_0\,
      I1 => \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_i_3_n_0\,
      I2 => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[6]\,
      I3 => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[7]\,
      I4 => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[4]\,
      I5 => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[5]\,
      O => MGT_RX_RESET_INT
    );
\USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[13]\,
      I1 => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[12]\,
      I2 => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[9]\,
      I3 => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[8]\,
      I4 => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[11]\,
      I5 => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[10]\,
      O => \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_i_2_n_0\
    );
\USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[2]\,
      I1 => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[3]\,
      I2 => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[0]\,
      I3 => \FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[1]\,
      O => \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_i_3_n_0\
    );
\USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => MGT_RX_RESET_INT,
      Q => \^mgt_rx_reset\,
      S => p_0_out
    );
\USE_ROCKET_IO.TXBUFERR_INT_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => txbuferr,
      Q => TXBUFERR_INT,
      R => \USE_ROCKET_IO.MGT_TX_RESET_INT_reg_n_0\
    );
\USE_ROCKET_IO.TXCHARISK_reg\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER_n_6\,
      Q => TXCHARISK,
      R => \USE_ROCKET_IO.MGT_TX_RESET_INT_reg_n_0\
    );
\USE_ROCKET_IO.TXDATA_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER_n_4\,
      Q => TXDATA_CH3(0),
      R => '0'
    );
\USE_ROCKET_IO.TXDATA_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER_n_3\,
      Q => TXDATA_CH3(1),
      R => '0'
    );
\USE_ROCKET_IO.TXDATA_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => userclk,
      CE => '1',
      D => \IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER_n_17\,
      Q => TXDATA_CH3(2),
      S => \HAS_MANAGEMENT.MDIO_n_13\
    );
\USE_ROCKET_IO.TXDATA_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => userclk,
      CE => '1',
      D => \IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER_n_18\,
      Q => TXDATA_CH3(3),
      S => \HAS_MANAGEMENT.MDIO_n_13\
    );
\USE_ROCKET_IO.TXDATA_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER_n_2\,
      Q => TXDATA_CH3(4),
      R => '0'
    );
\USE_ROCKET_IO.TXDATA_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => userclk,
      CE => '1',
      D => \IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER_n_19\,
      Q => TXDATA_CH3(5),
      S => \HAS_MANAGEMENT.MDIO_n_13\
    );
\USE_ROCKET_IO.TXDATA_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => \IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER_n_1\,
      Q => TXDATA_CH3(6),
      R => '0'
    );
\USE_ROCKET_IO.TXDATA_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => userclk,
      CE => '1',
      D => \IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER_n_20\,
      Q => TXDATA_CH3(7),
      S => \HAS_MANAGEMENT.MDIO_n_13\
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => RXRECRESET
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => RXRECRESET_PIPE
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => RXRECRESET_PIPE_1
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => RXRECRESET_PIPE_2
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => RXRECRESET_PIPE_3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity quadsgmii_0_TEST_gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal is
  port (
    i_in_out : out STD_LOGIC;
    freq_counter_rst_reg : out STD_LOGIC;
    GTHE4_TXPROGDIVRESET_OUT : out STD_LOGIC;
    GTHE4_CHANNEL_DRPEN_OUT : out STD_LOGIC;
    GTHE4_CHANNEL_DRPWE_OUT : out STD_LOGIC;
    status_store_reg : out STD_LOGIC;
    cal_fail_store_reg : out STD_LOGIC;
    mask_user_in_reg : out STD_LOGIC;
    cpllpd_int_reg : out STD_LOGIC;
    cpllreset_int_reg : out STD_LOGIC;
    wr : out STD_LOGIC;
    rd : out STD_LOGIC;
    txprgdivresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    USER_CPLLLOCK_OUT_reg : out STD_LOGIC;
    txprogdivreset_int : out STD_LOGIC;
    cal_on_tx_drpen_out : out STD_LOGIC;
    cal_on_tx_drpwe_out : out STD_LOGIC;
    done_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 13 downto 0 );
    \drp_state_reg[6]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \wait_ctr_reg[12]\ : out STD_LOGIC;
    \wait_ctr_reg[14]\ : out STD_LOGIC;
    \cpll_cal_state_reg[27]\ : out STD_LOGIC;
    \cpll_cal_state_reg[11]\ : out STD_LOGIC;
    \cpll_cal_state_reg[8]\ : out STD_LOGIC;
    \cpll_cal_state_reg[25]\ : out STD_LOGIC;
    rst_in0 : out STD_LOGIC;
    \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \DO_USR_O_reg[47]\ : out STD_LOGIC_VECTOR ( 16 downto 0 );
    \drp_state_reg[6]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    drprdy_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DADDR_O_reg[9]\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \DI_O_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    rst_in_out_reg : out STD_LOGIC;
    \cpll_cal_state_reg[13]\ : out STD_LOGIC;
    \wait_ctr_reg[11]\ : out STD_LOGIC;
    \cpll_cal_state_reg[14]\ : out STD_LOGIC;
    \cpll_cal_state_reg[5]\ : out STD_LOGIC;
    \cpll_cal_state_reg[13]_0\ : out STD_LOGIC;
    \cpll_cal_state_reg[9]\ : out STD_LOGIC;
    \cpll_cal_state_reg[5]_0\ : out STD_LOGIC;
    \cpll_cal_state_reg[8]_0\ : out STD_LOGIC;
    \cpll_cal_state_reg[14]_0\ : out STD_LOGIC;
    \repeat_ctr_reg[3]\ : out STD_LOGIC;
    \cpll_cal_state_reg[22]\ : out STD_LOGIC;
    \drp_state_reg[5]\ : out STD_LOGIC;
    \drp_state_reg[0]\ : out STD_LOGIC;
    \cpll_cal_state_reg[5]_1\ : out STD_LOGIC;
    \drp_state_reg[4]\ : out STD_LOGIC;
    drprst_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    GTHE4_CPLLLOCK_IN : in STD_LOGIC;
    in0 : in STD_LOGIC;
    GTHE4_TXPRGDIVRESETDONE_IN : in STD_LOGIC;
    txoutclksel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gtwiz_userclk_tx_reset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txoutclk_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    status_store_reg_0 : in STD_LOGIC;
    freq_counter_rst_reg_0 : in STD_LOGIC;
    cal_fail_store_reg_0 : in STD_LOGIC;
    mask_user_in_reg_0 : in STD_LOGIC;
    cpllpd_int_reg_0 : in STD_LOGIC;
    cpllreset_int_reg_0 : in STD_LOGIC;
    wr_reg : in STD_LOGIC;
    rd_reg : in STD_LOGIC;
    USER_TXPRGDIVRESETDONE_OUT_reg : in STD_LOGIC;
    txprogdivreset_int_reg : in STD_LOGIC;
    den_reg : in STD_LOGIC;
    dwe_reg : in STD_LOGIC;
    done_reg_0 : in STD_LOGIC;
    drpaddr_in : in STD_LOGIC_VECTOR ( 9 downto 0 );
    drpwe_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpdi_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    drpen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    RESET_IN : in STD_LOGIC;
    \gen_gtwizard_gthe4.drprdy_int\ : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmii_0_TEST_gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal : entity is "gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal";
end quadsgmii_0_TEST_gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal;

architecture STRUCTURE of quadsgmii_0_TEST_gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal is
  signal \^do_usr_o_reg[47]\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal bit_synchronizer_drprst_inst_n_1 : STD_LOGIC;
  signal bit_synchronizer_drprst_inst_n_2 : STD_LOGIC;
  signal cal_on_tx_dout : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal cal_on_tx_drdy : STD_LOGIC;
  signal cal_on_tx_drpaddr_out : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal cal_on_tx_drpdi_out : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^cal_on_tx_drpen_out\ : STD_LOGIC;
  signal \^cal_on_tx_drpwe_out\ : STD_LOGIC;
  signal cal_on_tx_reset_in_sync : STD_LOGIC;
  signal \^drp_state_reg[6]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal drprst_in_sync : STD_LOGIC;
  signal gtwizard_ultrascale_v1_7_6_gte4_drp_arb_i_n_6 : STD_LOGIC;
  signal gtwizard_ultrascale_v1_7_6_gte4_drp_arb_i_n_9 : STD_LOGIC;
  signal gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i_n_40 : STD_LOGIC;
  signal gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i_n_41 : STD_LOGIC;
  signal gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i_n_42 : STD_LOGIC;
  signal gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i_n_43 : STD_LOGIC;
  signal gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i_n_44 : STD_LOGIC;
  signal gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i_n_45 : STD_LOGIC;
  signal gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i_n_46 : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 2 downto 1 );
begin
  \DO_USR_O_reg[47]\(16 downto 0) <= \^do_usr_o_reg[47]\(16 downto 0);
  cal_on_tx_drpen_out <= \^cal_on_tx_drpen_out\;
  cal_on_tx_drpwe_out <= \^cal_on_tx_drpwe_out\;
  \drp_state_reg[6]\(4 downto 0) <= \^drp_state_reg[6]\(4 downto 0);
bit_synchronizer_drprst_inst: entity work.quadsgmii_0_TEST_gtwizard_ultrascale_v1_7_6_bit_synchronizer_21
     port map (
      D(0) => p_1_in(1),
      E(0) => bit_synchronizer_drprst_inst_n_1,
      \addr_i_reg[1]\ => gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i_n_40,
      \addr_i_reg[1]_0\ => gtwizard_ultrascale_v1_7_6_gte4_drp_arb_i_n_9,
      drpaddr_in(2 downto 1) => drpaddr_in(5 downto 4),
      drpaddr_in(0) => drpaddr_in(1),
      drpclk_in(0) => drpclk_in(0),
      drpen_in(0) => drpen_in(0),
      drprst_in(0) => drprst_in(0),
      drprst_in_sync => drprst_in_sync,
      i_in_out_reg_0(0) => bit_synchronizer_drprst_inst_n_2,
      \timeout_cntr_reg[0]\ => gtwizard_ultrascale_v1_7_6_gte4_drp_arb_i_n_6
    );
gtwizard_ultrascale_v1_7_6_gte4_drp_arb_i: entity work.quadsgmii_0_TEST_gtwizard_ultrascale_v1_7_6_gte4_drp_arb
     port map (
      D(15 downto 0) => D(15 downto 0),
      \DADDR_O_reg[9]_0\(9 downto 0) => \DADDR_O_reg[9]\(9 downto 0),
      \DI_O_reg[15]_0\(15 downto 0) => \DI_O_reg[15]\(15 downto 0),
      \DO_USR_O_reg[47]_0\(31) => \^do_usr_o_reg[47]\(16),
      \DO_USR_O_reg[47]_0\(30 downto 16) => cal_on_tx_dout(14 downto 0),
      \DO_USR_O_reg[47]_0\(15 downto 0) => \^do_usr_o_reg[47]\(15 downto 0),
      E(0) => bit_synchronizer_drprst_inst_n_1,
      GTHE4_CHANNEL_DRPEN_OUT => GTHE4_CHANNEL_DRPEN_OUT,
      GTHE4_CHANNEL_DRPWE_OUT => GTHE4_CHANNEL_DRPWE_OUT,
      Q(1 downto 0) => \drp_state_reg[6]_0\(1 downto 0),
      \addr_i[1]_i_3_0\ => gtwizard_ultrascale_v1_7_6_gte4_drp_arb_i_n_9,
      \addr_i_reg[0]_0\ => gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i_n_43,
      \addr_i_reg[27]_0\ => \^cal_on_tx_drpen_out\,
      \addr_i_reg[27]_1\(6 downto 0) => cal_on_tx_drpaddr_out(7 downto 1),
      \addr_i_reg[2]_0\(0) => bit_synchronizer_drprst_inst_n_2,
      \addr_i_reg[2]_1\(1 downto 0) => p_1_in(2 downto 1),
      \addr_i_reg[3]_0\ => gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i_n_46,
      \addr_i_reg[5]_0\ => gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i_n_42,
      \addr_i_reg[6]_0\ => gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i_n_41,
      \addr_i_reg[7]_0\ => gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i_n_45,
      cal_on_tx_drdy => cal_on_tx_drdy,
      cal_on_tx_drpwe_out => \^cal_on_tx_drpwe_out\,
      \data_i_reg[15]_0\ => gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i_n_44,
      \data_i_reg[47]_0\(15 downto 0) => cal_on_tx_drpdi_out(15 downto 0),
      done_reg_0 => done_reg,
      done_reg_1 => done_reg_0,
      \drp_state_reg[0]_0\ => \drp_state_reg[0]\,
      \drp_state_reg[1]_0\ => gtwizard_ultrascale_v1_7_6_gte4_drp_arb_i_n_6,
      \drp_state_reg[4]_0\ => \drp_state_reg[4]\,
      \drp_state_reg[5]_0\ => \drp_state_reg[5]\,
      drpaddr_in(6 downto 3) => drpaddr_in(9 downto 6),
      drpaddr_in(2 downto 0) => drpaddr_in(4 downto 2),
      drpclk_in(0) => drpclk_in(0),
      drpdi_in(14 downto 0) => drpdi_in(14 downto 0),
      drpen_in(0) => drpen_in(0),
      drprdy_out(0) => drprdy_out(0),
      drprst_in_sync => drprst_in_sync,
      drpwe_in(0) => drpwe_in(0),
      \gen_gtwizard_gthe4.drprdy_int\ => \gen_gtwizard_gthe4.drprdy_int\
    );
gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i: entity work.quadsgmii_0_TEST_gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx
     port map (
      AR(0) => freq_counter_rst_reg,
      GTHE4_CPLLLOCK_IN => GTHE4_CPLLLOCK_IN,
      GTHE4_TXPRGDIVRESETDONE_IN => GTHE4_TXPRGDIVRESETDONE_IN,
      GTHE4_TXPROGDIVRESET_OUT => GTHE4_TXPROGDIVRESET_OUT,
      Q(13 downto 0) => Q(13 downto 0),
      USER_CPLLLOCK_OUT_reg_0 => USER_CPLLLOCK_OUT_reg,
      USER_TXPRGDIVRESETDONE_OUT_reg_0 => USER_TXPRGDIVRESETDONE_OUT_reg,
      \addr_i_reg[6]\ => gtwizard_ultrascale_v1_7_6_gte4_drp_arb_i_n_9,
      cal_fail_store_reg_0 => cal_fail_store_reg,
      cal_fail_store_reg_1 => cal_fail_store_reg_0,
      cal_on_tx_drdy => cal_on_tx_drdy,
      cal_on_tx_drpen_out => \^cal_on_tx_drpen_out\,
      cal_on_tx_drpwe_out => \^cal_on_tx_drpwe_out\,
      cal_on_tx_reset_in_sync => cal_on_tx_reset_in_sync,
      \cpll_cal_state_reg[0]_0\ => gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i_n_40,
      \cpll_cal_state_reg[0]_1\ => gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i_n_41,
      \cpll_cal_state_reg[0]_2\ => gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i_n_42,
      \cpll_cal_state_reg[0]_3\ => gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i_n_43,
      \cpll_cal_state_reg[0]_4\ => gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i_n_44,
      \cpll_cal_state_reg[0]_5\ => gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i_n_45,
      \cpll_cal_state_reg[0]_6\ => gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i_n_46,
      \cpll_cal_state_reg[11]_0\ => \cpll_cal_state_reg[11]\,
      \cpll_cal_state_reg[13]_0\ => \cpll_cal_state_reg[13]\,
      \cpll_cal_state_reg[13]_1\ => \cpll_cal_state_reg[13]_0\,
      \cpll_cal_state_reg[14]_0\ => \cpll_cal_state_reg[14]\,
      \cpll_cal_state_reg[14]_1\ => \cpll_cal_state_reg[14]_0\,
      \cpll_cal_state_reg[22]_0\ => \cpll_cal_state_reg[22]\,
      \cpll_cal_state_reg[25]_0\ => \cpll_cal_state_reg[25]\,
      \cpll_cal_state_reg[27]_0\ => \cpll_cal_state_reg[27]\,
      \cpll_cal_state_reg[5]_0\ => \cpll_cal_state_reg[5]\,
      \cpll_cal_state_reg[5]_1\ => \cpll_cal_state_reg[5]_0\,
      \cpll_cal_state_reg[5]_2\ => \cpll_cal_state_reg[5]_1\,
      \cpll_cal_state_reg[8]_0\ => \cpll_cal_state_reg[8]\,
      \cpll_cal_state_reg[8]_1\ => \cpll_cal_state_reg[8]_0\,
      \cpll_cal_state_reg[9]_0\ => \cpll_cal_state_reg[9]\,
      cpllpd_int_reg_0 => cpllpd_int_reg,
      cpllpd_int_reg_1 => cpllpd_int_reg_0,
      cpllreset_int_reg_0 => cpllreset_int_reg,
      cpllreset_int_reg_1 => cpllreset_int_reg_0,
      \daddr_reg[7]_0\(6 downto 0) => cal_on_tx_drpaddr_out(7 downto 1),
      den_reg_0 => den_reg,
      \di_reg[15]_0\(15 downto 0) => cal_on_tx_drpdi_out(15 downto 0),
      \drp_state_reg[6]_0\(4 downto 0) => \^drp_state_reg[6]\(4 downto 0),
      drpaddr_in(7 downto 0) => drpaddr_in(7 downto 0),
      drpclk_in(0) => drpclk_in(0),
      drpdi_in(0) => drpdi_in(15),
      drprst_in_sync => drprst_in_sync,
      drpwe_in(0) => drpwe_in(0),
      dwe_reg_0 => dwe_reg,
      freq_counter_rst_reg_0 => freq_counter_rst_reg_0,
      gtwiz_userclk_tx_reset_in(0) => gtwiz_userclk_tx_reset_in(0),
      i_in_out_reg => i_in_out,
      i_in_out_reg_0(0) => p_1_in(2),
      in0 => in0,
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => lopt_2,
      mask_user_in_reg_0 => mask_user_in_reg,
      mask_user_in_reg_1 => mask_user_in_reg_0,
      \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2]_0\(2 downto 0) => \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2]\(2 downto 0),
      \progdiv_cfg_store_reg[15]_0\(15) => \^do_usr_o_reg[47]\(16),
      \progdiv_cfg_store_reg[15]_0\(14 downto 0) => cal_on_tx_dout(14 downto 0),
      rd_reg_0 => rd,
      rd_reg_1 => rd_reg,
      \repeat_ctr_reg[3]_0\ => \repeat_ctr_reg[3]\,
      rst_in0 => rst_in0,
      status_store_reg_0 => status_store_reg,
      status_store_reg_1 => status_store_reg_0,
      txoutclk_out(0) => txoutclk_out(0),
      txoutclksel_in(2 downto 0) => txoutclksel_in(2 downto 0),
      txprgdivresetdone_out(0) => txprgdivresetdone_out(0),
      txprogdivreset_int => txprogdivreset_int,
      txprogdivreset_int_reg_0 => txprogdivreset_int_reg,
      \wait_ctr_reg[11]_0\ => \wait_ctr_reg[11]\,
      \wait_ctr_reg[12]_0\ => \wait_ctr_reg[12]\,
      \wait_ctr_reg[14]_0\ => \wait_ctr_reg[14]\,
      wr => wr,
      wr_reg_0 => wr_reg
    );
reset_synchronizer_resetin_rx_inst: entity work.quadsgmii_0_TEST_gtwizard_ultrascale_v1_7_6_reset_synchronizer_22
     port map (
      drpclk_in(0) => drpclk_in(0)
    );
reset_synchronizer_resetin_tx_inst: entity work.quadsgmii_0_TEST_gtwizard_ultrascale_v1_7_6_reset_synchronizer_23
     port map (
      RESET_IN => RESET_IN,
      cal_on_tx_reset_in_sync => cal_on_tx_reset_in_sync,
      drpclk_in(0) => drpclk_in(0),
      rst_in_out_reg_0 => rst_in_out_reg,
      status_store_reg(0) => \^drp_state_reg[6]\(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity quadsgmii_0_TEST_quadsgmii_0_TEST_qsgmii_adapt is
  port (
    gmii_rx_dv_out : out STD_LOGIC;
    gmii_rx_er_out : out STD_LOGIC;
    gmii_rx_dv_out_reg : out STD_LOGIC;
    gmii_rx_er_out_reg : out STD_LOGIC;
    gmii_rx_dv_out_reg_0 : out STD_LOGIC;
    gmii_rx_er_out_reg_0 : out STD_LOGIC;
    gmii_rx_dv_out_reg_1 : out STD_LOGIC;
    gmii_rx_er_out_reg_1 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \gmii_rxd_out_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \gmii_rxd_out_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \gmii_rxd_out_reg[7]_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    userclk2 : in STD_LOGIC;
    gmii_rx_dv_ch0 : in STD_LOGIC;
    gmii_rx_er_ch0 : in STD_LOGIC;
    gmii_rx_dv_ch1 : in STD_LOGIC;
    gmii_rx_er_ch1 : in STD_LOGIC;
    gmii_rx_dv_ch2 : in STD_LOGIC;
    gmii_rx_er_ch2 : in STD_LOGIC;
    gmii_rx_dv_ch3 : in STD_LOGIC;
    gmii_rx_er_ch3 : in STD_LOGIC;
    reset : in STD_LOGIC;
    speed_is_10_100_ch0 : in STD_LOGIC;
    speed_is_100_ch0 : in STD_LOGIC;
    speed_is_10_100_ch1 : in STD_LOGIC;
    speed_is_100_ch1 : in STD_LOGIC;
    speed_is_10_100_ch2 : in STD_LOGIC;
    speed_is_100_ch2 : in STD_LOGIC;
    speed_is_10_100_ch3 : in STD_LOGIC;
    speed_is_100_ch3 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \rxd_reg1_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \rxd_reg1_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \rxd_reg1_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmii_0_TEST_quadsgmii_0_TEST_qsgmii_adapt : entity is "quadsgmii_0_TEST_qsgmii_adapt";
end quadsgmii_0_TEST_quadsgmii_0_TEST_qsgmii_adapt;

architecture STRUCTURE of quadsgmii_0_TEST_quadsgmii_0_TEST_qsgmii_adapt is
  signal sync_reset : STD_LOGIC;
begin
gen_sync_reset: entity work.quadsgmii_0_TEST_quadsgmii_0_TEST_reset_sync_55
     port map (
      reset => reset,
      reset_out => sync_reset,
      userclk2 => userclk2
    );
sgmii_adapt_ch0: entity work.quadsgmii_0_TEST_quadsgmii_0_TEST_sgmii_adapt_56
     port map (
      D(7 downto 0) => D(7 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      gmii_rx_dv_ch0 => gmii_rx_dv_ch0,
      gmii_rx_dv_out => gmii_rx_dv_out,
      gmii_rx_er_ch0 => gmii_rx_er_ch0,
      gmii_rx_er_out => gmii_rx_er_out,
      reset_out => sync_reset,
      speed_is_100_ch0 => speed_is_100_ch0,
      speed_is_10_100_ch0 => speed_is_10_100_ch0,
      userclk2 => userclk2
    );
sgmii_adapt_ch1: entity work.quadsgmii_0_TEST_quadsgmii_0_TEST_sgmii_adapt_57
     port map (
      gmii_rx_dv_ch1 => gmii_rx_dv_ch1,
      gmii_rx_dv_out_reg => gmii_rx_dv_out_reg,
      gmii_rx_er_ch1 => gmii_rx_er_ch1,
      gmii_rx_er_out_reg => gmii_rx_er_out_reg,
      \gmii_rxd_out_reg[7]\(7 downto 0) => \gmii_rxd_out_reg[7]\(7 downto 0),
      reset_out => sync_reset,
      \rxd_reg1_reg[7]\(7 downto 0) => \rxd_reg1_reg[7]\(7 downto 0),
      speed_is_100_ch1 => speed_is_100_ch1,
      speed_is_10_100_ch1 => speed_is_10_100_ch1,
      userclk2 => userclk2
    );
sgmii_adapt_ch2: entity work.quadsgmii_0_TEST_quadsgmii_0_TEST_sgmii_adapt_58
     port map (
      gmii_rx_dv_ch2 => gmii_rx_dv_ch2,
      gmii_rx_dv_out_reg => gmii_rx_dv_out_reg_0,
      gmii_rx_er_ch2 => gmii_rx_er_ch2,
      gmii_rx_er_out_reg => gmii_rx_er_out_reg_0,
      \gmii_rxd_out_reg[7]\(7 downto 0) => \gmii_rxd_out_reg[7]_0\(7 downto 0),
      reset_out => sync_reset,
      \rxd_reg1_reg[7]\(7 downto 0) => \rxd_reg1_reg[7]_0\(7 downto 0),
      speed_is_100_ch2 => speed_is_100_ch2,
      speed_is_10_100_ch2 => speed_is_10_100_ch2,
      userclk2 => userclk2
    );
sgmii_adapt_ch3: entity work.quadsgmii_0_TEST_quadsgmii_0_TEST_sgmii_adapt_59
     port map (
      gmii_rx_dv_ch3 => gmii_rx_dv_ch3,
      gmii_rx_dv_out_reg => gmii_rx_dv_out_reg_1,
      gmii_rx_er_ch3 => gmii_rx_er_ch3,
      gmii_rx_er_out_reg => gmii_rx_er_out_reg_1,
      \gmii_rxd_out_reg[7]\(7 downto 0) => \gmii_rxd_out_reg[7]_1\(7 downto 0),
      reset_out => sync_reset,
      \rxd_reg1_reg[7]\(7 downto 0) => \rxd_reg1_reg[7]_1\(7 downto 0),
      speed_is_100_ch3 => speed_is_100_ch3,
      speed_is_10_100_ch3 => speed_is_10_100_ch3,
      userclk2 => userclk2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity quadsgmii_0_TEST_quadsgmii_0_TEST_qsgmii_adapt_0 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    sgmii_clk_en_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    sgmii_clk_en_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    sgmii_clk_en_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    gmii_tx_en_ch0 : out STD_LOGIC;
    gmii_tx_er_ch0 : out STD_LOGIC;
    gmii_tx_en_ch1 : out STD_LOGIC;
    gmii_tx_er_ch1 : out STD_LOGIC;
    gmii_tx_en_ch2 : out STD_LOGIC;
    gmii_tx_er_ch2 : out STD_LOGIC;
    gmii_tx_en_ch3 : out STD_LOGIC;
    gmii_tx_er_ch3 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \gmii_txd_out_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \gmii_txd_out_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \gmii_txd_out_reg[7]_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    userclk2 : in STD_LOGIC;
    gmii_tx_en_ch0_int1 : in STD_LOGIC;
    gmii_tx_er_ch0_int1 : in STD_LOGIC;
    gmii_tx_en_ch1_int1 : in STD_LOGIC;
    gmii_tx_er_ch1_int1 : in STD_LOGIC;
    gmii_tx_en_ch2_int1 : in STD_LOGIC;
    gmii_tx_er_ch2_int1 : in STD_LOGIC;
    gmii_tx_en_ch3_int1 : in STD_LOGIC;
    gmii_tx_er_ch3_int1 : in STD_LOGIC;
    reset : in STD_LOGIC;
    speed_is_10_100_ch0 : in STD_LOGIC;
    speed_is_100_ch0 : in STD_LOGIC;
    speed_is_10_100_ch1 : in STD_LOGIC;
    speed_is_100_ch1 : in STD_LOGIC;
    speed_is_10_100_ch2 : in STD_LOGIC;
    speed_is_100_ch2 : in STD_LOGIC;
    speed_is_10_100_ch3 : in STD_LOGIC;
    speed_is_100_ch3 : in STD_LOGIC;
    \gmii_txd_out_reg[7]_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \gmii_txd_out_reg[7]_3\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \gmii_txd_out_reg[7]_4\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \gmii_txd_out_reg[7]_5\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmii_0_TEST_quadsgmii_0_TEST_qsgmii_adapt_0 : entity is "quadsgmii_0_TEST_qsgmii_adapt";
end quadsgmii_0_TEST_quadsgmii_0_TEST_qsgmii_adapt_0;

architecture STRUCTURE of quadsgmii_0_TEST_quadsgmii_0_TEST_qsgmii_adapt_0 is
  signal sync_reset : STD_LOGIC;
begin
gen_sync_reset: entity work.quadsgmii_0_TEST_quadsgmii_0_TEST_reset_sync_31
     port map (
      reset => reset,
      reset_out => sync_reset,
      userclk2 => userclk2
    );
sgmii_adapt_ch0: entity work.quadsgmii_0_TEST_quadsgmii_0_TEST_sgmii_adapt
     port map (
      E(0) => E(0),
      Q(7 downto 0) => Q(7 downto 0),
      gmii_tx_en_ch0 => gmii_tx_en_ch0,
      gmii_tx_en_ch0_int1 => gmii_tx_en_ch0_int1,
      gmii_tx_er_ch0 => gmii_tx_er_ch0,
      gmii_tx_er_ch0_int1 => gmii_tx_er_ch0_int1,
      \gmii_txd_out_reg[7]\(7 downto 0) => \gmii_txd_out_reg[7]_2\(7 downto 0),
      reset_out => sync_reset,
      speed_is_100_ch0 => speed_is_100_ch0,
      speed_is_10_100_ch0 => speed_is_10_100_ch0,
      userclk2 => userclk2
    );
sgmii_adapt_ch1: entity work.quadsgmii_0_TEST_quadsgmii_0_TEST_sgmii_adapt_32
     port map (
      E(0) => sgmii_clk_en_reg(0),
      gmii_tx_en_ch1 => gmii_tx_en_ch1,
      gmii_tx_en_ch1_int1 => gmii_tx_en_ch1_int1,
      gmii_tx_er_ch1 => gmii_tx_er_ch1,
      gmii_tx_er_ch1_int1 => gmii_tx_er_ch1_int1,
      \gmii_txd_out_reg[7]\(7 downto 0) => \gmii_txd_out_reg[7]\(7 downto 0),
      \gmii_txd_out_reg[7]_0\(7 downto 0) => \gmii_txd_out_reg[7]_3\(7 downto 0),
      reset_out => sync_reset,
      speed_is_100_ch1 => speed_is_100_ch1,
      speed_is_10_100_ch1 => speed_is_10_100_ch1,
      userclk2 => userclk2
    );
sgmii_adapt_ch2: entity work.quadsgmii_0_TEST_quadsgmii_0_TEST_sgmii_adapt_33
     port map (
      E(0) => sgmii_clk_en_reg_0(0),
      gmii_tx_en_ch2 => gmii_tx_en_ch2,
      gmii_tx_en_ch2_int1 => gmii_tx_en_ch2_int1,
      gmii_tx_er_ch2 => gmii_tx_er_ch2,
      gmii_tx_er_ch2_int1 => gmii_tx_er_ch2_int1,
      \gmii_txd_out_reg[7]\(7 downto 0) => \gmii_txd_out_reg[7]_0\(7 downto 0),
      \gmii_txd_out_reg[7]_0\(7 downto 0) => \gmii_txd_out_reg[7]_4\(7 downto 0),
      reset_out => sync_reset,
      speed_is_100_ch2 => speed_is_100_ch2,
      speed_is_10_100_ch2 => speed_is_10_100_ch2,
      userclk2 => userclk2
    );
sgmii_adapt_ch3: entity work.quadsgmii_0_TEST_quadsgmii_0_TEST_sgmii_adapt_34
     port map (
      E(0) => sgmii_clk_en_reg_1(0),
      gmii_tx_en_ch3 => gmii_tx_en_ch3,
      gmii_tx_en_ch3_int1 => gmii_tx_en_ch3_int1,
      gmii_tx_er_ch3 => gmii_tx_er_ch3,
      gmii_tx_er_ch3_int1 => gmii_tx_er_ch3_int1,
      \gmii_txd_out_reg[7]\(7 downto 0) => \gmii_txd_out_reg[7]_1\(7 downto 0),
      \gmii_txd_out_reg[7]_0\(7 downto 0) => \gmii_txd_out_reg[7]_5\(7 downto 0),
      reset_out => sync_reset,
      speed_is_100_ch3 => speed_is_100_ch3,
      speed_is_10_100_ch3 => speed_is_10_100_ch3,
      userclk2 => userclk2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity quadsgmii_0_TEST_QSGMII_GEN is
  port (
    MGT_TX_RESET : out STD_LOGIC;
    MGT_RX_RESET : out STD_LOGIC;
    powerdown : out STD_LOGIC;
    txcharisk : out STD_LOGIC_VECTOR ( 3 downto 0 );
    txdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    enablealign : out STD_LOGIC;
    status_vector_ch0 : out STD_LOGIC_VECTOR ( 12 downto 0 );
    mdio_out_ch0 : out STD_LOGIC;
    mdio_tri_ch0 : out STD_LOGIC;
    gmii_rxd_ch0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gmii_rx_er_ch0 : out STD_LOGIC;
    an_interrupt_ch0 : out STD_LOGIC;
    gmii_rx_dv_ch0 : out STD_LOGIC;
    status_vector_ch1 : out STD_LOGIC_VECTOR ( 12 downto 0 );
    mdio_out_ch1 : out STD_LOGIC;
    mdio_tri_ch1 : out STD_LOGIC;
    gmii_rxd_ch1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gmii_rx_er_ch1 : out STD_LOGIC;
    an_interrupt_ch1 : out STD_LOGIC;
    gmii_rx_dv_ch1 : out STD_LOGIC;
    status_vector_ch2 : out STD_LOGIC_VECTOR ( 12 downto 0 );
    mdio_out_ch2 : out STD_LOGIC;
    mdio_tri_ch2 : out STD_LOGIC;
    gmii_rxd_ch2 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gmii_rx_er_ch2 : out STD_LOGIC;
    an_interrupt_ch2 : out STD_LOGIC;
    gmii_rx_dv_ch2 : out STD_LOGIC;
    status_vector_ch3 : out STD_LOGIC_VECTOR ( 12 downto 0 );
    mdio_out_ch3 : out STD_LOGIC;
    mdio_tri_ch3 : out STD_LOGIC;
    gmii_rxd_ch3 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gmii_rx_er_ch3 : out STD_LOGIC;
    an_interrupt_ch3 : out STD_LOGIC;
    gmii_rx_dv_ch3 : out STD_LOGIC;
    userclk : in STD_LOGIC;
    rxrecclk : in STD_LOGIC;
    reset : in STD_LOGIC;
    rxchariscomma : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    rxcharisk : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdisperr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxnotintable : in STD_LOGIC_VECTOR ( 3 downto 0 );
    signal_detect : in STD_LOGIC;
    mdc_ch0 : in STD_LOGIC;
    mdio_in_ch0 : in STD_LOGIC;
    gmii_txd_ch0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    gmii_tx_er_ch0 : in STD_LOGIC;
    gmii_tx_en_ch0 : in STD_LOGIC;
    txbuferr : in STD_LOGIC;
    phyad_ch0 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    dcm_locked : in STD_LOGIC;
    reset_done : in STD_LOGIC;
    link_timer_value_ch0 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    mdc_ch1 : in STD_LOGIC;
    mdio_in_ch1 : in STD_LOGIC;
    gmii_txd_ch1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    gmii_tx_er_ch1 : in STD_LOGIC;
    gmii_tx_en_ch1 : in STD_LOGIC;
    phyad_ch1 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    link_timer_value_ch1 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    mdc_ch2 : in STD_LOGIC;
    mdio_in_ch2 : in STD_LOGIC;
    gmii_txd_ch2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    gmii_tx_er_ch2 : in STD_LOGIC;
    gmii_tx_en_ch2 : in STD_LOGIC;
    phyad_ch2 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    link_timer_value_ch2 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    mdc_ch3 : in STD_LOGIC;
    mdio_in_ch3 : in STD_LOGIC;
    gmii_txd_ch3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    gmii_tx_er_ch3 : in STD_LOGIC;
    gmii_tx_en_ch3 : in STD_LOGIC;
    phyad_ch3 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    link_timer_value_ch3 : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmii_0_TEST_QSGMII_GEN : entity is "QSGMII_GEN";
end quadsgmii_0_TEST_QSGMII_GEN;

architecture STRUCTURE of quadsgmii_0_TEST_QSGMII_GEN is
  signal ENABLEALIGN_CH0 : STD_LOGIC;
  signal ENABLEALIGN_CH1 : STD_LOGIC;
  signal ENABLEALIGN_CH2 : STD_LOGIC;
  signal ENABLEALIGN_CH3 : STD_LOGIC;
  signal GPCS_PMA_GEN_i0_n_38 : STD_LOGIC;
  signal GPCS_PMA_GEN_i3_n_1 : STD_LOGIC;
  signal \^mgt_rx_reset\ : STD_LOGIC;
  signal MGT_RX_RESET_REG1 : STD_LOGIC;
  signal MGT_RX_RESET_REG2 : STD_LOGIC;
  signal MGT_RX_RESET_REG3 : STD_LOGIC;
  signal \^mgt_tx_reset\ : STD_LOGIC;
  signal POWERDOWN_CH0 : STD_LOGIC;
  signal POWERDOWN_CH1 : STD_LOGIC;
  signal POWERDOWN_CH2 : STD_LOGIC;
  signal POWERDOWN_CH3 : STD_LOGIC;
  signal RESET_PRI : STD_LOGIC;
  signal RXBUFERR : STD_LOGIC;
  signal RXBUFSTATUS_CH1 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal RXBUFSTATUS_CH2 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal RXBUFSTATUS_CH3 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal RXCHARISCOMMA_CH0_ELB : STD_LOGIC;
  signal RXCHARISCOMMA_CH1_ELB : STD_LOGIC;
  signal RXCHARISCOMMA_CH2_ELB : STD_LOGIC;
  signal RXCHARISCOMMA_CH3_ELB : STD_LOGIC;
  signal RXCHARISK_CH0_ELB : STD_LOGIC;
  signal RXCHARISK_CH1_ELB : STD_LOGIC;
  signal RXCHARISK_CH2_ELB : STD_LOGIC;
  signal RXCHARISK_CH3_ELB : STD_LOGIC;
  signal RXCLKCORCNT_CH0 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal RXCLKCORCNT_CH1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal RXCLKCORCNT_CH2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal RXCLKCORCNT_CH3 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal RXDATA_CH0_ELB : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal RXDATA_CH1_ELB : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal RXDATA_CH2_ELB : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal RXDATA_CH3_ELB : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal RXDATA_USR : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal RXDISPERR_CH0_ELB : STD_LOGIC;
  signal RXDISPERR_CH1_ELB : STD_LOGIC;
  signal RXDISPERR_CH2_ELB : STD_LOGIC;
  signal RXDISPERR_CH3_ELB : STD_LOGIC;
  signal RXNOTINTABLE_CH0_ELB : STD_LOGIC;
  signal RXNOTINTABLE_CH1_ELB : STD_LOGIC;
  signal RXNOTINTABLE_CH2_ELB : STD_LOGIC;
  signal RXNOTINTABLE_CH3_ELB : STD_LOGIC;
  signal RXRESET_REC0 : STD_LOGIC;
  signal RXRESET_REC1 : STD_LOGIC;
  signal RXRESET_REC2 : STD_LOGIC;
  signal RXRESET_REC3 : STD_LOGIC;
  signal \RX_GMII_AT_TXOUTCLK_I0.RX_ELASTIC_BUFFER_I0_n_0\ : STD_LOGIC;
  signal \RX_GMII_AT_TXOUTCLK_I0.RX_ELASTIC_BUFFER_I0_n_1\ : STD_LOGIC;
  signal \RX_GMII_AT_TXOUTCLK_I0.RX_ELASTIC_BUFFER_I0_n_2\ : STD_LOGIC;
  signal \RX_GMII_AT_TXOUTCLK_I0.RX_ELASTIC_BUFFER_I0_n_3\ : STD_LOGIC;
  signal \RX_GMII_AT_TXOUTCLK_I1.RX_ELASTIC_BUFFER_I1_n_0\ : STD_LOGIC;
  signal \RX_GMII_AT_TXOUTCLK_I1.RX_ELASTIC_BUFFER_I1_n_1\ : STD_LOGIC;
  signal \RX_GMII_AT_TXOUTCLK_I1.RX_ELASTIC_BUFFER_I1_n_10\ : STD_LOGIC;
  signal \RX_GMII_AT_TXOUTCLK_I1.RX_ELASTIC_BUFFER_I1_n_11\ : STD_LOGIC;
  signal \RX_GMII_AT_TXOUTCLK_I1.RX_ELASTIC_BUFFER_I1_n_12\ : STD_LOGIC;
  signal \RX_GMII_AT_TXOUTCLK_I1.RX_ELASTIC_BUFFER_I1_n_13\ : STD_LOGIC;
  signal \RX_GMII_AT_TXOUTCLK_I1.RX_ELASTIC_BUFFER_I1_n_14\ : STD_LOGIC;
  signal \RX_GMII_AT_TXOUTCLK_I1.RX_ELASTIC_BUFFER_I1_n_2\ : STD_LOGIC;
  signal \RX_GMII_AT_TXOUTCLK_I1.RX_ELASTIC_BUFFER_I1_n_3\ : STD_LOGIC;
  signal \RX_GMII_AT_TXOUTCLK_I1.RX_ELASTIC_BUFFER_I1_n_7\ : STD_LOGIC;
  signal \RX_GMII_AT_TXOUTCLK_I1.RX_ELASTIC_BUFFER_I1_n_8\ : STD_LOGIC;
  signal \RX_GMII_AT_TXOUTCLK_I1.RX_ELASTIC_BUFFER_I1_n_9\ : STD_LOGIC;
  signal \RX_GMII_AT_TXOUTCLK_I2.RX_ELASTIC_BUFFER_I2_n_0\ : STD_LOGIC;
  signal \RX_GMII_AT_TXOUTCLK_I2.RX_ELASTIC_BUFFER_I2_n_1\ : STD_LOGIC;
  signal \RX_GMII_AT_TXOUTCLK_I2.RX_ELASTIC_BUFFER_I2_n_10\ : STD_LOGIC;
  signal \RX_GMII_AT_TXOUTCLK_I2.RX_ELASTIC_BUFFER_I2_n_11\ : STD_LOGIC;
  signal \RX_GMII_AT_TXOUTCLK_I2.RX_ELASTIC_BUFFER_I2_n_12\ : STD_LOGIC;
  signal \RX_GMII_AT_TXOUTCLK_I2.RX_ELASTIC_BUFFER_I2_n_13\ : STD_LOGIC;
  signal \RX_GMII_AT_TXOUTCLK_I2.RX_ELASTIC_BUFFER_I2_n_14\ : STD_LOGIC;
  signal \RX_GMII_AT_TXOUTCLK_I2.RX_ELASTIC_BUFFER_I2_n_2\ : STD_LOGIC;
  signal \RX_GMII_AT_TXOUTCLK_I2.RX_ELASTIC_BUFFER_I2_n_3\ : STD_LOGIC;
  signal \RX_GMII_AT_TXOUTCLK_I2.RX_ELASTIC_BUFFER_I2_n_7\ : STD_LOGIC;
  signal \RX_GMII_AT_TXOUTCLK_I2.RX_ELASTIC_BUFFER_I2_n_8\ : STD_LOGIC;
  signal \RX_GMII_AT_TXOUTCLK_I2.RX_ELASTIC_BUFFER_I2_n_9\ : STD_LOGIC;
  signal \RX_GMII_AT_TXOUTCLK_I3.RX_ELASTIC_BUFFER_I3_n_0\ : STD_LOGIC;
  signal \RX_GMII_AT_TXOUTCLK_I3.RX_ELASTIC_BUFFER_I3_n_1\ : STD_LOGIC;
  signal \RX_GMII_AT_TXOUTCLK_I3.RX_ELASTIC_BUFFER_I3_n_10\ : STD_LOGIC;
  signal \RX_GMII_AT_TXOUTCLK_I3.RX_ELASTIC_BUFFER_I3_n_11\ : STD_LOGIC;
  signal \RX_GMII_AT_TXOUTCLK_I3.RX_ELASTIC_BUFFER_I3_n_12\ : STD_LOGIC;
  signal \RX_GMII_AT_TXOUTCLK_I3.RX_ELASTIC_BUFFER_I3_n_13\ : STD_LOGIC;
  signal \RX_GMII_AT_TXOUTCLK_I3.RX_ELASTIC_BUFFER_I3_n_14\ : STD_LOGIC;
  signal \RX_GMII_AT_TXOUTCLK_I3.RX_ELASTIC_BUFFER_I3_n_2\ : STD_LOGIC;
  signal \RX_GMII_AT_TXOUTCLK_I3.RX_ELASTIC_BUFFER_I3_n_3\ : STD_LOGIC;
  signal \RX_GMII_AT_TXOUTCLK_I3.RX_ELASTIC_BUFFER_I3_n_7\ : STD_LOGIC;
  signal \RX_GMII_AT_TXOUTCLK_I3.RX_ELASTIC_BUFFER_I3_n_8\ : STD_LOGIC;
  signal \RX_GMII_AT_TXOUTCLK_I3.RX_ELASTIC_BUFFER_I3_n_9\ : STD_LOGIC;
  signal TXCHARISK_CH0 : STD_LOGIC;
  signal TXCHARISK_CH1 : STD_LOGIC;
  signal TXCHARISK_CH2 : STD_LOGIC;
  signal TXCHARISK_CH3 : STD_LOGIC;
  signal TXDATA_CH0 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal TXDATA_CH1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal TXDATA_CH2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal TXDATA_CH3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal reset_in0_out : STD_LOGIC;
  signal reset_in1_out : STD_LOGIC;
  signal reset_in2_out : STD_LOGIC;
begin
  MGT_RX_RESET <= \^mgt_rx_reset\;
  MGT_TX_RESET <= \^mgt_tx_reset\;
AGGREGATOR_I: entity work.quadsgmii_0_TEST_AGGREGATOR
     port map (
      D(3) => TXCHARISK_CH3,
      D(2) => TXCHARISK_CH2,
      D(1) => TXCHARISK_CH1,
      D(0) => TXCHARISK_CH0,
      ENABLEALIGN => ENABLEALIGN_CH3,
      ENABLEALIGN_reg_0 => ENABLEALIGN_CH0,
      ENABLEALIGN_reg_1 => ENABLEALIGN_CH1,
      ENABLEALIGN_reg_2 => ENABLEALIGN_CH2,
      MGT_TX_RESET => \^mgt_tx_reset\,
      POWERDOWN_CH0 => POWERDOWN_CH0,
      POWERDOWN_CH1 => POWERDOWN_CH1,
      POWERDOWN_CH2 => POWERDOWN_CH2,
      POWERDOWN_CH3 => POWERDOWN_CH3,
      TXDATA_CH0(6 downto 0) => TXDATA_CH0(6 downto 0),
      TXDATA_CH1(7 downto 0) => TXDATA_CH1(7 downto 0),
      TXDATA_CH2(7 downto 0) => TXDATA_CH2(7 downto 0),
      TXDATA_CH3(7 downto 0) => TXDATA_CH3(7 downto 0),
      \TXDATA_reg[7]_0\ => GPCS_PMA_GEN_i0_n_38,
      \^enablealign\ => enablealign,
      powerdown => powerdown,
      txcharisk(3 downto 0) => txcharisk(3 downto 0),
      txdata(31 downto 0) => txdata(31 downto 0),
      userclk => userclk
    );
ALIGNER_I: entity work.quadsgmii_0_TEST_ALIGNER
     port map (
      Q(3) => RXCHARISCOMMA_CH3_ELB,
      Q(2) => RXCHARISCOMMA_CH2_ELB,
      Q(1) => RXCHARISCOMMA_CH1_ELB,
      Q(0) => RXCHARISCOMMA_CH0_ELB,
      RESET_OUT => RXRESET_REC0,
      \RXCHARISK_ALIGNED_reg[3]_0\(3) => RXCHARISK_CH3_ELB,
      \RXCHARISK_ALIGNED_reg[3]_0\(2) => RXCHARISK_CH2_ELB,
      \RXCHARISK_ALIGNED_reg[3]_0\(1) => RXCHARISK_CH1_ELB,
      \RXCHARISK_ALIGNED_reg[3]_0\(0) => RXCHARISK_CH0_ELB,
      \RXDATA_ALIGNED_reg[31]_0\(31 downto 24) => RXDATA_CH3_ELB(7 downto 0),
      \RXDATA_ALIGNED_reg[31]_0\(23 downto 16) => RXDATA_CH2_ELB(7 downto 0),
      \RXDATA_ALIGNED_reg[31]_0\(15 downto 8) => RXDATA_CH1_ELB(7 downto 0),
      \RXDATA_ALIGNED_reg[31]_0\(7 downto 0) => RXDATA_CH0_ELB(7 downto 0),
      \RXDISPERR_ALIGNED_reg[3]_0\(3) => RXDISPERR_CH3_ELB,
      \RXDISPERR_ALIGNED_reg[3]_0\(2) => RXDISPERR_CH2_ELB,
      \RXDISPERR_ALIGNED_reg[3]_0\(1) => RXDISPERR_CH1_ELB,
      \RXDISPERR_ALIGNED_reg[3]_0\(0) => RXDISPERR_CH0_ELB,
      \RXNOTINTABLE_ALIGNED_reg[3]_0\(3) => RXNOTINTABLE_CH3_ELB,
      \RXNOTINTABLE_ALIGNED_reg[3]_0\(2) => RXNOTINTABLE_CH2_ELB,
      \RXNOTINTABLE_ALIGNED_reg[3]_0\(1) => RXNOTINTABLE_CH1_ELB,
      \RXNOTINTABLE_ALIGNED_reg[3]_0\(0) => RXNOTINTABLE_CH0_ELB,
      rxchariscomma(3 downto 0) => rxchariscomma(3 downto 0),
      rxcharisk(3 downto 0) => rxcharisk(3 downto 0),
      rxdata(31 downto 0) => rxdata(31 downto 0),
      rxdisperr(3 downto 0) => rxdisperr(3 downto 0),
      rxnotintable(3 downto 0) => rxnotintable(3 downto 0),
      rxrecclk => rxrecclk
    );
GPCS_PMA_GEN_i0: entity work.quadsgmii_0_TEST_GPCS_PMA_GEN
     port map (
      D(0) => TXCHARISK_CH0,
      ENCOMMAALIGN_reg => ENABLEALIGN_CH0,
      MGT_RX_RESET => MGT_RX_RESET_REG1,
      POWERDOWN_CH0 => POWERDOWN_CH0,
      RESET_OUT => RESET_PRI,
      RESET_SYNC1 => MGT_RX_RESET_REG2,
      RESET_SYNC1_0 => MGT_RX_RESET_REG3,
      RXBUFERR => RXBUFERR,
      RXCHARISCOMMA_USR => \RX_GMII_AT_TXOUTCLK_I0.RX_ELASTIC_BUFFER_I0_n_0\,
      RXCHARISK_USR => \RX_GMII_AT_TXOUTCLK_I0.RX_ELASTIC_BUFFER_I0_n_1\,
      RXDATA_USR(7 downto 0) => RXDATA_USR(7 downto 0),
      RXDISPERR_USR => \RX_GMII_AT_TXOUTCLK_I0.RX_ELASTIC_BUFFER_I0_n_2\,
      RXNOTINTABLE_USR => \RX_GMII_AT_TXOUTCLK_I0.RX_ELASTIC_BUFFER_I0_n_3\,
      SR(0) => \^mgt_rx_reset\,
      SS(0) => reset_in2_out,
      STATUS_VECTOR_0_PRE_reg_0 => GPCS_PMA_GEN_i3_n_1,
      \USE_ROCKET_IO.MGT_TX_RESET_INT_reg_0\(0) => \^mgt_tx_reset\,
      \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCLKCORCNT_INT_reg[2]_0\(1) => RXCLKCORCNT_CH0(2),
      \USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCLKCORCNT_INT_reg[2]_0\(0) => RXCLKCORCNT_CH0(0),
      \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg_0\(0) => reset_in1_out,
      \USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg_1\(0) => reset_in0_out,
      \USE_ROCKET_IO.TXCHARISK_reg_0\ => GPCS_PMA_GEN_i0_n_38,
      \USE_ROCKET_IO.TXDATA_reg[6]_0\(6 downto 0) => TXDATA_CH0(6 downto 0),
      an_interrupt_ch0 => an_interrupt_ch0,
      dcm_locked => dcm_locked,
      gmii_rx_dv_ch0 => gmii_rx_dv_ch0,
      gmii_rx_er_ch0 => gmii_rx_er_ch0,
      gmii_rxd_ch0(7 downto 0) => gmii_rxd_ch0(7 downto 0),
      gmii_tx_en_ch0 => gmii_tx_en_ch0,
      gmii_tx_er_ch0 => gmii_tx_er_ch0,
      gmii_txd_ch0(7 downto 0) => gmii_txd_ch0(7 downto 0),
      link_timer_value_ch0(8 downto 0) => link_timer_value_ch0(8 downto 0),
      mdc_ch0 => mdc_ch0,
      mdio_in_ch0 => mdio_in_ch0,
      mdio_out_ch0 => mdio_out_ch0,
      mdio_tri_ch0 => mdio_tri_ch0,
      phyad_ch0(4 downto 0) => phyad_ch0(4 downto 0),
      reset_done => reset_done,
      rxrecclk => rxrecclk,
      signal_detect => signal_detect,
      status_vector_ch0(12 downto 0) => status_vector_ch0(12 downto 0),
      txbuferr => txbuferr,
      userclk => userclk
    );
GPCS_PMA_GEN_i1: entity work.quadsgmii_0_TEST_GPCS_PMA_GEN_83
     port map (
      D(1) => RXCLKCORCNT_CH1(2),
      D(0) => RXCLKCORCNT_CH1(0),
      ENABLEALIGN => ENABLEALIGN_CH1,
      MGT_RX_RESET => MGT_RX_RESET_REG1,
      POWERDOWN_CH1 => POWERDOWN_CH1,
      RESET_OUT => RESET_PRI,
      RXBUFSTATUS(0) => RXBUFSTATUS_CH1(1),
      RXCHARISCOMMA_USR => \RX_GMII_AT_TXOUTCLK_I1.RX_ELASTIC_BUFFER_I1_n_0\,
      RXCHARISK_USR => \RX_GMII_AT_TXOUTCLK_I1.RX_ELASTIC_BUFFER_I1_n_1\,
      RXDATA_USR(7) => \RX_GMII_AT_TXOUTCLK_I1.RX_ELASTIC_BUFFER_I1_n_7\,
      RXDATA_USR(6) => \RX_GMII_AT_TXOUTCLK_I1.RX_ELASTIC_BUFFER_I1_n_8\,
      RXDATA_USR(5) => \RX_GMII_AT_TXOUTCLK_I1.RX_ELASTIC_BUFFER_I1_n_9\,
      RXDATA_USR(4) => \RX_GMII_AT_TXOUTCLK_I1.RX_ELASTIC_BUFFER_I1_n_10\,
      RXDATA_USR(3) => \RX_GMII_AT_TXOUTCLK_I1.RX_ELASTIC_BUFFER_I1_n_11\,
      RXDATA_USR(2) => \RX_GMII_AT_TXOUTCLK_I1.RX_ELASTIC_BUFFER_I1_n_12\,
      RXDATA_USR(1) => \RX_GMII_AT_TXOUTCLK_I1.RX_ELASTIC_BUFFER_I1_n_13\,
      RXDATA_USR(0) => \RX_GMII_AT_TXOUTCLK_I1.RX_ELASTIC_BUFFER_I1_n_14\,
      RXDISPERR_USR => \RX_GMII_AT_TXOUTCLK_I1.RX_ELASTIC_BUFFER_I1_n_2\,
      RXNOTINTABLE_USR => \RX_GMII_AT_TXOUTCLK_I1.RX_ELASTIC_BUFFER_I1_n_3\,
      STATUS_VECTOR_0_PRE_reg_0 => GPCS_PMA_GEN_i3_n_1,
      TXCHARISK => TXCHARISK_CH1,
      TXDATA_CH1(7 downto 0) => TXDATA_CH1(7 downto 0),
      an_interrupt_ch1 => an_interrupt_ch1,
      dcm_locked => dcm_locked,
      gmii_rx_dv_ch1 => gmii_rx_dv_ch1,
      gmii_rx_er_ch1 => gmii_rx_er_ch1,
      gmii_rxd_ch1(7 downto 0) => gmii_rxd_ch1(7 downto 0),
      gmii_tx_en_ch1 => gmii_tx_en_ch1,
      gmii_tx_er_ch1 => gmii_tx_er_ch1,
      gmii_txd_ch1(7 downto 0) => gmii_txd_ch1(7 downto 0),
      link_timer_value_ch1(8 downto 0) => link_timer_value_ch1(8 downto 0),
      mdc_ch1 => mdc_ch1,
      mdio_in_ch1 => mdio_in_ch1,
      mdio_out_ch1 => mdio_out_ch1,
      mdio_tri_ch1 => mdio_tri_ch1,
      phyad_ch1(4 downto 0) => phyad_ch1(4 downto 0),
      reset_done => reset_done,
      rxrecclk => rxrecclk,
      signal_detect => signal_detect,
      status_vector_ch1(12 downto 0) => status_vector_ch1(12 downto 0),
      txbuferr => txbuferr,
      userclk => userclk
    );
GPCS_PMA_GEN_i2: entity work.quadsgmii_0_TEST_GPCS_PMA_GEN_84
     port map (
      D(1) => RXCLKCORCNT_CH2(2),
      D(0) => RXCLKCORCNT_CH2(0),
      ENABLEALIGN => ENABLEALIGN_CH2,
      MGT_RX_RESET => MGT_RX_RESET_REG2,
      POWERDOWN_CH2 => POWERDOWN_CH2,
      RESET_OUT => RESET_PRI,
      RXBUFSTATUS(0) => RXBUFSTATUS_CH2(1),
      RXCHARISCOMMA_USR => \RX_GMII_AT_TXOUTCLK_I2.RX_ELASTIC_BUFFER_I2_n_0\,
      RXCHARISK_USR => \RX_GMII_AT_TXOUTCLK_I2.RX_ELASTIC_BUFFER_I2_n_1\,
      RXDATA_USR(7) => \RX_GMII_AT_TXOUTCLK_I2.RX_ELASTIC_BUFFER_I2_n_7\,
      RXDATA_USR(6) => \RX_GMII_AT_TXOUTCLK_I2.RX_ELASTIC_BUFFER_I2_n_8\,
      RXDATA_USR(5) => \RX_GMII_AT_TXOUTCLK_I2.RX_ELASTIC_BUFFER_I2_n_9\,
      RXDATA_USR(4) => \RX_GMII_AT_TXOUTCLK_I2.RX_ELASTIC_BUFFER_I2_n_10\,
      RXDATA_USR(3) => \RX_GMII_AT_TXOUTCLK_I2.RX_ELASTIC_BUFFER_I2_n_11\,
      RXDATA_USR(2) => \RX_GMII_AT_TXOUTCLK_I2.RX_ELASTIC_BUFFER_I2_n_12\,
      RXDATA_USR(1) => \RX_GMII_AT_TXOUTCLK_I2.RX_ELASTIC_BUFFER_I2_n_13\,
      RXDATA_USR(0) => \RX_GMII_AT_TXOUTCLK_I2.RX_ELASTIC_BUFFER_I2_n_14\,
      RXDISPERR_USR => \RX_GMII_AT_TXOUTCLK_I2.RX_ELASTIC_BUFFER_I2_n_2\,
      RXNOTINTABLE_USR => \RX_GMII_AT_TXOUTCLK_I2.RX_ELASTIC_BUFFER_I2_n_3\,
      STATUS_VECTOR_0_PRE_reg_0 => GPCS_PMA_GEN_i3_n_1,
      TXCHARISK => TXCHARISK_CH2,
      TXDATA_CH2(7 downto 0) => TXDATA_CH2(7 downto 0),
      an_interrupt_ch2 => an_interrupt_ch2,
      dcm_locked => dcm_locked,
      gmii_rx_dv_ch2 => gmii_rx_dv_ch2,
      gmii_rx_er_ch2 => gmii_rx_er_ch2,
      gmii_rxd_ch2(7 downto 0) => gmii_rxd_ch2(7 downto 0),
      gmii_tx_en_ch2 => gmii_tx_en_ch2,
      gmii_tx_er_ch2 => gmii_tx_er_ch2,
      gmii_txd_ch2(7 downto 0) => gmii_txd_ch2(7 downto 0),
      link_timer_value_ch2(8 downto 0) => link_timer_value_ch2(8 downto 0),
      mdc_ch2 => mdc_ch2,
      mdio_in_ch2 => mdio_in_ch2,
      mdio_out_ch2 => mdio_out_ch2,
      mdio_tri_ch2 => mdio_tri_ch2,
      phyad_ch2(4 downto 0) => phyad_ch2(4 downto 0),
      reset_done => reset_done,
      rxrecclk => rxrecclk,
      signal_detect => signal_detect,
      status_vector_ch2(12 downto 0) => status_vector_ch2(12 downto 0),
      txbuferr => txbuferr,
      userclk => userclk
    );
GPCS_PMA_GEN_i3: entity work.quadsgmii_0_TEST_GPCS_PMA_GEN_85
     port map (
      D(1) => RXCLKCORCNT_CH3(2),
      D(0) => RXCLKCORCNT_CH3(0),
      ENABLEALIGN => ENABLEALIGN_CH3,
      MGT_RX_RESET => MGT_RX_RESET_REG3,
      POWERDOWN_CH3 => POWERDOWN_CH3,
      RESET_OUT => RESET_PRI,
      RXBUFSTATUS(0) => RXBUFSTATUS_CH3(1),
      RXCHARISCOMMA_USR => \RX_GMII_AT_TXOUTCLK_I3.RX_ELASTIC_BUFFER_I3_n_0\,
      RXCHARISK_USR => \RX_GMII_AT_TXOUTCLK_I3.RX_ELASTIC_BUFFER_I3_n_1\,
      RXDATA_USR(7) => \RX_GMII_AT_TXOUTCLK_I3.RX_ELASTIC_BUFFER_I3_n_7\,
      RXDATA_USR(6) => \RX_GMII_AT_TXOUTCLK_I3.RX_ELASTIC_BUFFER_I3_n_8\,
      RXDATA_USR(5) => \RX_GMII_AT_TXOUTCLK_I3.RX_ELASTIC_BUFFER_I3_n_9\,
      RXDATA_USR(4) => \RX_GMII_AT_TXOUTCLK_I3.RX_ELASTIC_BUFFER_I3_n_10\,
      RXDATA_USR(3) => \RX_GMII_AT_TXOUTCLK_I3.RX_ELASTIC_BUFFER_I3_n_11\,
      RXDATA_USR(2) => \RX_GMII_AT_TXOUTCLK_I3.RX_ELASTIC_BUFFER_I3_n_12\,
      RXDATA_USR(1) => \RX_GMII_AT_TXOUTCLK_I3.RX_ELASTIC_BUFFER_I3_n_13\,
      RXDATA_USR(0) => \RX_GMII_AT_TXOUTCLK_I3.RX_ELASTIC_BUFFER_I3_n_14\,
      RXDISPERR_USR => \RX_GMII_AT_TXOUTCLK_I3.RX_ELASTIC_BUFFER_I3_n_2\,
      RXNOTINTABLE_USR => \RX_GMII_AT_TXOUTCLK_I3.RX_ELASTIC_BUFFER_I3_n_3\,
      TXCHARISK => TXCHARISK_CH3,
      TXDATA_CH3(7 downto 0) => TXDATA_CH3(7 downto 0),
      an_interrupt_ch3 => an_interrupt_ch3,
      data_sync_reg6 => GPCS_PMA_GEN_i3_n_1,
      dcm_locked => dcm_locked,
      gmii_rx_dv_ch3 => gmii_rx_dv_ch3,
      gmii_rx_er_ch3 => gmii_rx_er_ch3,
      gmii_rxd_ch3(7 downto 0) => gmii_rxd_ch3(7 downto 0),
      gmii_tx_en_ch3 => gmii_tx_en_ch3,
      gmii_tx_er_ch3 => gmii_tx_er_ch3,
      gmii_txd_ch3(7 downto 0) => gmii_txd_ch3(7 downto 0),
      link_timer_value_ch3(8 downto 0) => link_timer_value_ch3(8 downto 0),
      mdc_ch3 => mdc_ch3,
      mdio_in_ch3 => mdio_in_ch3,
      mdio_out_ch3 => mdio_out_ch3,
      mdio_tri_ch3 => mdio_tri_ch3,
      phyad_ch3(4 downto 0) => phyad_ch3(4 downto 0),
      reset_done => reset_done,
      rxrecclk => rxrecclk,
      signal_detect => signal_detect,
      status_vector_ch3(12 downto 0) => status_vector_ch3(12 downto 0),
      txbuferr => txbuferr,
      userclk => userclk
    );
\RX_GMII_AT_TXOUTCLK_I0.RX_ELASTIC_BUFFER_I0\: entity work.quadsgmii_0_TEST_QSGMII_RX_ELASTIC_BUFFER
     port map (
      D(11) => RXCHARISCOMMA_CH0_ELB,
      D(10) => RXCHARISK_CH0_ELB,
      D(9) => RXDISPERR_CH0_ELB,
      D(8) => RXNOTINTABLE_CH0_ELB,
      D(7 downto 0) => RXDATA_CH0_ELB(7 downto 0),
      Q(7 downto 0) => RXDATA_USR(7 downto 0),
      RESET_IN => \^mgt_rx_reset\,
      RESET_OUT => RXRESET_REC0,
      RXBUFERR => RXBUFERR,
      RXCHARISCOMMA_USR => \RX_GMII_AT_TXOUTCLK_I0.RX_ELASTIC_BUFFER_I0_n_0\,
      RXCHARISK_USR => \RX_GMII_AT_TXOUTCLK_I0.RX_ELASTIC_BUFFER_I0_n_1\,
      \RXCLKCORCNT_reg[2]_0\(1) => RXCLKCORCNT_CH0(2),
      \RXCLKCORCNT_reg[2]_0\(0) => RXCLKCORCNT_CH0(0),
      RXDISPERR_USR => \RX_GMII_AT_TXOUTCLK_I0.RX_ELASTIC_BUFFER_I0_n_2\,
      RXNOTINTABLE_USR => \RX_GMII_AT_TXOUTCLK_I0.RX_ELASTIC_BUFFER_I0_n_3\,
      rxrecclk => rxrecclk,
      userclk => userclk
    );
\RX_GMII_AT_TXOUTCLK_I1.RX_ELASTIC_BUFFER_I1\: entity work.quadsgmii_0_TEST_QSGMII_RX_ELASTIC_BUFFER_86
     port map (
      D(1) => RXCLKCORCNT_CH1(2),
      D(0) => RXCLKCORCNT_CH1(0),
      MGT_RX_RESET => MGT_RX_RESET_REG1,
      Q(7) => \RX_GMII_AT_TXOUTCLK_I1.RX_ELASTIC_BUFFER_I1_n_7\,
      Q(6) => \RX_GMII_AT_TXOUTCLK_I1.RX_ELASTIC_BUFFER_I1_n_8\,
      Q(5) => \RX_GMII_AT_TXOUTCLK_I1.RX_ELASTIC_BUFFER_I1_n_9\,
      Q(4) => \RX_GMII_AT_TXOUTCLK_I1.RX_ELASTIC_BUFFER_I1_n_10\,
      Q(3) => \RX_GMII_AT_TXOUTCLK_I1.RX_ELASTIC_BUFFER_I1_n_11\,
      Q(2) => \RX_GMII_AT_TXOUTCLK_I1.RX_ELASTIC_BUFFER_I1_n_12\,
      Q(1) => \RX_GMII_AT_TXOUTCLK_I1.RX_ELASTIC_BUFFER_I1_n_13\,
      Q(0) => \RX_GMII_AT_TXOUTCLK_I1.RX_ELASTIC_BUFFER_I1_n_14\,
      RESET_IN => \^mgt_rx_reset\,
      RESET_OUT => RXRESET_REC1,
      RXBUFSTATUS(0) => RXBUFSTATUS_CH1(1),
      RXCHARISCOMMA_USR => \RX_GMII_AT_TXOUTCLK_I1.RX_ELASTIC_BUFFER_I1_n_0\,
      RXCHARISK_USR => \RX_GMII_AT_TXOUTCLK_I1.RX_ELASTIC_BUFFER_I1_n_1\,
      RXDISPERR_USR => \RX_GMII_AT_TXOUTCLK_I1.RX_ELASTIC_BUFFER_I1_n_2\,
      RXNOTINTABLE_USR => \RX_GMII_AT_TXOUTCLK_I1.RX_ELASTIC_BUFFER_I1_n_3\,
      SS(0) => reset_in2_out,
      \WR_DATA_REG1_reg[12]_0\(11) => RXCHARISCOMMA_CH1_ELB,
      \WR_DATA_REG1_reg[12]_0\(10) => RXCHARISK_CH1_ELB,
      \WR_DATA_REG1_reg[12]_0\(9) => RXDISPERR_CH1_ELB,
      \WR_DATA_REG1_reg[12]_0\(8) => RXNOTINTABLE_CH1_ELB,
      \WR_DATA_REG1_reg[12]_0\(7 downto 0) => RXDATA_CH1_ELB(7 downto 0),
      rxrecclk => rxrecclk,
      userclk => userclk
    );
\RX_GMII_AT_TXOUTCLK_I2.RX_ELASTIC_BUFFER_I2\: entity work.quadsgmii_0_TEST_QSGMII_RX_ELASTIC_BUFFER_87
     port map (
      D(1) => RXCLKCORCNT_CH2(2),
      D(0) => RXCLKCORCNT_CH2(0),
      MGT_RX_RESET => MGT_RX_RESET_REG2,
      Q(7) => \RX_GMII_AT_TXOUTCLK_I2.RX_ELASTIC_BUFFER_I2_n_7\,
      Q(6) => \RX_GMII_AT_TXOUTCLK_I2.RX_ELASTIC_BUFFER_I2_n_8\,
      Q(5) => \RX_GMII_AT_TXOUTCLK_I2.RX_ELASTIC_BUFFER_I2_n_9\,
      Q(4) => \RX_GMII_AT_TXOUTCLK_I2.RX_ELASTIC_BUFFER_I2_n_10\,
      Q(3) => \RX_GMII_AT_TXOUTCLK_I2.RX_ELASTIC_BUFFER_I2_n_11\,
      Q(2) => \RX_GMII_AT_TXOUTCLK_I2.RX_ELASTIC_BUFFER_I2_n_12\,
      Q(1) => \RX_GMII_AT_TXOUTCLK_I2.RX_ELASTIC_BUFFER_I2_n_13\,
      Q(0) => \RX_GMII_AT_TXOUTCLK_I2.RX_ELASTIC_BUFFER_I2_n_14\,
      RESET_IN => \^mgt_rx_reset\,
      RESET_OUT => RXRESET_REC2,
      RXBUFSTATUS(0) => RXBUFSTATUS_CH2(1),
      RXCHARISCOMMA_USR => \RX_GMII_AT_TXOUTCLK_I2.RX_ELASTIC_BUFFER_I2_n_0\,
      RXCHARISK_USR => \RX_GMII_AT_TXOUTCLK_I2.RX_ELASTIC_BUFFER_I2_n_1\,
      RXDISPERR_USR => \RX_GMII_AT_TXOUTCLK_I2.RX_ELASTIC_BUFFER_I2_n_2\,
      RXNOTINTABLE_USR => \RX_GMII_AT_TXOUTCLK_I2.RX_ELASTIC_BUFFER_I2_n_3\,
      SS(0) => reset_in1_out,
      \WR_DATA_REG1_reg[12]_0\(11) => RXCHARISCOMMA_CH2_ELB,
      \WR_DATA_REG1_reg[12]_0\(10) => RXCHARISK_CH2_ELB,
      \WR_DATA_REG1_reg[12]_0\(9) => RXDISPERR_CH2_ELB,
      \WR_DATA_REG1_reg[12]_0\(8) => RXNOTINTABLE_CH2_ELB,
      \WR_DATA_REG1_reg[12]_0\(7 downto 0) => RXDATA_CH2_ELB(7 downto 0),
      rxrecclk => rxrecclk,
      userclk => userclk
    );
\RX_GMII_AT_TXOUTCLK_I3.RX_ELASTIC_BUFFER_I3\: entity work.quadsgmii_0_TEST_QSGMII_RX_ELASTIC_BUFFER_88
     port map (
      D(1) => RXCLKCORCNT_CH3(2),
      D(0) => RXCLKCORCNT_CH3(0),
      MGT_RX_RESET => MGT_RX_RESET_REG3,
      Q(7) => \RX_GMII_AT_TXOUTCLK_I3.RX_ELASTIC_BUFFER_I3_n_7\,
      Q(6) => \RX_GMII_AT_TXOUTCLK_I3.RX_ELASTIC_BUFFER_I3_n_8\,
      Q(5) => \RX_GMII_AT_TXOUTCLK_I3.RX_ELASTIC_BUFFER_I3_n_9\,
      Q(4) => \RX_GMII_AT_TXOUTCLK_I3.RX_ELASTIC_BUFFER_I3_n_10\,
      Q(3) => \RX_GMII_AT_TXOUTCLK_I3.RX_ELASTIC_BUFFER_I3_n_11\,
      Q(2) => \RX_GMII_AT_TXOUTCLK_I3.RX_ELASTIC_BUFFER_I3_n_12\,
      Q(1) => \RX_GMII_AT_TXOUTCLK_I3.RX_ELASTIC_BUFFER_I3_n_13\,
      Q(0) => \RX_GMII_AT_TXOUTCLK_I3.RX_ELASTIC_BUFFER_I3_n_14\,
      RESET_OUT => RXRESET_REC3,
      RXBUFSTATUS(0) => RXBUFSTATUS_CH3(1),
      RXCHARISCOMMA_USR => \RX_GMII_AT_TXOUTCLK_I3.RX_ELASTIC_BUFFER_I3_n_0\,
      RXCHARISK_USR => \RX_GMII_AT_TXOUTCLK_I3.RX_ELASTIC_BUFFER_I3_n_1\,
      RXDISPERR_USR => \RX_GMII_AT_TXOUTCLK_I3.RX_ELASTIC_BUFFER_I3_n_2\,
      RXNOTINTABLE_USR => \RX_GMII_AT_TXOUTCLK_I3.RX_ELASTIC_BUFFER_I3_n_3\,
      SR(0) => \^mgt_rx_reset\,
      SS(0) => reset_in0_out,
      \WR_DATA_REG1_reg[12]_0\(11) => RXCHARISCOMMA_CH3_ELB,
      \WR_DATA_REG1_reg[12]_0\(10) => RXCHARISK_CH3_ELB,
      \WR_DATA_REG1_reg[12]_0\(9) => RXDISPERR_CH3_ELB,
      \WR_DATA_REG1_reg[12]_0\(8) => RXNOTINTABLE_CH3_ELB,
      \WR_DATA_REG1_reg[12]_0\(7 downto 0) => RXDATA_CH3_ELB(7 downto 0),
      rxrecclk => rxrecclk,
      userclk => userclk
    );
reclock_reset: entity work.quadsgmii_0_TEST_qsgmii_reset_sync
     port map (
      RESET_OUT => RESET_PRI,
      reset => reset,
      userclk => userclk
    );
reclock_rxreset0: entity work.quadsgmii_0_TEST_qsgmii_reset_sync_89
     port map (
      RESET_OUT => RXRESET_REC0,
      SR(0) => \^mgt_rx_reset\,
      rxrecclk => rxrecclk
    );
reclock_rxreset1: entity work.quadsgmii_0_TEST_qsgmii_reset_sync_90
     port map (
      RESET_OUT => RXRESET_REC1,
      SS(0) => reset_in2_out,
      rxrecclk => rxrecclk
    );
reclock_rxreset2: entity work.quadsgmii_0_TEST_qsgmii_reset_sync_91
     port map (
      RESET_OUT => RXRESET_REC2,
      RESET_SYNC1_0(0) => reset_in1_out,
      rxrecclk => rxrecclk
    );
reclock_rxreset3: entity work.quadsgmii_0_TEST_qsgmii_reset_sync_92
     port map (
      RESET_OUT => RXRESET_REC3,
      RESET_SYNC1_0(0) => reset_in0_out,
      rxrecclk => rxrecclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity quadsgmii_0_TEST_quadsgmii_0_TEST_gt_gtwizard_gthe4 is
  port (
    gtpowergood_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    cplllock_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxcdrlock_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    bufgtce_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    bufgtreset_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    cpllfbclklost_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    cpllrefclklost_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    dmonitoroutclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    eyescandataerror_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gthtxn_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gthtxp_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtrefclkmonitor_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    pcierategen3_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    pcierateidle_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    pciesynctxsyncdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    pcieusergen3rdy_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    pcieuserphystatusrst_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    pcieuserratestart_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    phystatus_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    powerpresent_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    resetexception_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxbyteisaligned_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxbyterealign_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxcdrphdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxchanbondseq_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxchanisaligned_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxchanrealign_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxckcaldone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxcominitdet_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxcommadet_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxcomsasdet_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxcomwakedet_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxdlysresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxelecidle_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxlfpstresetdet_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxlfpsu2lpexitdet_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxlfpsu3wakedet_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxosintdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxosintstarted_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxosintstrobedone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxosintstrobestarted_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxoutclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxoutclkfabric_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxoutclkpcs_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxphaligndone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxphalignerr_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxpmaresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxprbserr_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxprbslocked_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxprgdivresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxqpisenn_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxqpisenp_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxratedone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxrecclkout_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxsliderdy_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxslipdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxslipoutclkrdy_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxslippmardy_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxsyncdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxsyncout_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxvalid_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txcomfinish_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txdccdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txdlysresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txoutclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txoutclkfabric_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txoutclkpcs_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txphaligndone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txphinitdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txpmaresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txqpisenn_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txqpisenp_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txratedone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txsyncdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txsyncout_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxdata_out : out STD_LOGIC_VECTOR ( 127 downto 0 );
    dmonitorout_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    pcsrsvdout_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    pinrsrvdas_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    rxctrl0_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    rxctrl1_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    pcierateqpllpd_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    pcierateqpllreset_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxclkcorcnt_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxdatavalid_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxheadervalid_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxstartofseq_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    txbufstatus_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    bufgtcemask_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    bufgtrstmask_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxbufstatus_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxstatus_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxchbondo_out : out STD_LOGIC_VECTOR ( 4 downto 0 );
    rxheader_out : out STD_LOGIC_VECTOR ( 5 downto 0 );
    rxctrl2_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxctrl3_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxdataextendrsvd_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxmonitorout_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    bufgtdiv_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    drpdo_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    drprdy_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txprgdivresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_tx_done_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_cdr_stable_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_done_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    drpaddr_in : in STD_LOGIC_VECTOR ( 9 downto 0 );
    drpwe_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxratemode_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxrate_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxpd_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    drpdi_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gtwiz_userclk_tx_active_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_rx_active_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_clk_freerun_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    cdrstepdir_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    cdrstepsq_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    cdrstepsx_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    cfgreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    clkrsvd0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    clkrsvd1_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    cpllfreqlock_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    cplllockdetclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    cplllocken_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    dmonfiforeset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    dmonitorclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drprst_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    eyescanreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    eyescantrigger_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    freqos_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtgrefclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gthrxn_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gthrxp_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtnorthrefclk0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtnorthrefclk1_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrefclk0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrefclk1_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrxresetsel_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtsouthrefclk0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtsouthrefclk1_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gttxresetsel_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    incpctrl_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    pcieeqrxeqadaptdone_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    pcierstidle_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    pciersttxsyncstart_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    pcieuserratedone_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0clk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0freqlock_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0refclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1clk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1freqlock_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1refclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    resetovrd_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rx8b10ben_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxafecfoken_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxbufreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxcdrfreqreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxcdrhold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxcdrovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxcdrreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxchbonden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxchbondmaster_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxchbondslave_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxckcalreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxcommadeten_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfeagchold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfeagcovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfecfokfen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfecfokfpulse_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfecfokhold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfecfokovren_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfekhhold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfekhovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfelfhold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfelfovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfelpmreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap10hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap10ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap11hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap11ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap12hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap12ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap13hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap13ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap14hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap14ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap15hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap15ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap2hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap2ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap3hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap3ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap4hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap4ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap5hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap5ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap6hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap6ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap7hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap7ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap8hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap8ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap9hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap9ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfeuthold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfeutovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfevphold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfevpovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfexyden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdlybypass_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdlyen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdlyovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdlysreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxeqtraining_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxgearboxslip_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlatclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlpmen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlpmgchold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlpmgcovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlpmhfhold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlpmhfovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlpmlfhold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlpmlfklovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlpmoshold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlpmosovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxmcommaalignen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxoobreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxoscalreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxoshold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxosovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxpcommaalignen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxpcsreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxphalign_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxphalignen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxphdlypd_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxphdlyreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxphovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxpolarity_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxprbscntreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxqpien_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxslide_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxslipoutclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxslippma_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxsyncallin_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxsyncin_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxsyncmode_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxtermination_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxusrclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxusrclk2_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    sigvalidclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    tx8b10ben_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txcominit_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txcomsas_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txcomwake_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txdccforcestart_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txdccreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txdetectrx_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txdlybypass_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txdlyen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txdlyhold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txdlyovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txdlysreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txdlyupdown_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txelecidle_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txinhibit_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txlatclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txlfpstreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txlfpsu2lpexit_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txlfpsu3wake_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txmuxdcdexhold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txmuxdcdorwren_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txoneszeros_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpcsreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpdelecidlemode_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txphalign_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txphalignen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txphdlypd_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txphdlyreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txphdlytstclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txphinit_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txphovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpippmen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpippmovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpippmpd_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpippmsel_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpisopd_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpmareset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpolarity_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txprbsforceerr_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txqpibiasen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txqpiweakpup_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txratemode_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txswing_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txsyncallin_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txsyncin_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txsyncmode_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txusrclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txusrclk2_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userdata_tx_in : in STD_LOGIC_VECTOR ( 31 downto 0 );
    gtrsvd_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    pcsrsvdin_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    txctrl0_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    txctrl1_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    tstin_in : in STD_LOGIC_VECTOR ( 19 downto 0 );
    rxdfeagcctrl_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rxelecidlemode_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rxmonitorsel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rxpllclksel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rxsysclksel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    txdeemph_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    txpd_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    txpllclksel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    txsysclksel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    cpllrefclksel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    loopback_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxchbondlevel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxoutclksel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    txmargin_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    txrate_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxdfecfokfcnum_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxprbssel_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txprbssel_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxchbondi_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    txdiffctrl_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    txpippmstepsize_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    txpostcursor_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    txprecursor_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    txheader_in : in STD_LOGIC_VECTOR ( 5 downto 0 );
    rxckcalstart_in : in STD_LOGIC_VECTOR ( 6 downto 0 );
    txmaincursor_in : in STD_LOGIC_VECTOR ( 6 downto 0 );
    txsequence_in : in STD_LOGIC_VECTOR ( 6 downto 0 );
    tx8b10bbypass_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    txctrl2_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    txdataextendrsvd_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    txoutclksel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gtwiz_userclk_tx_reset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    cpllreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_all_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_tx_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_tx_pll_and_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_pll_and_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxpmareset_in : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmii_0_TEST_quadsgmii_0_TEST_gt_gtwizard_gthe4 : entity is "quadsgmii_0_TEST_gt_gtwizard_gthe4";
end quadsgmii_0_TEST_quadsgmii_0_TEST_gt_gtwizard_gthe4;

architecture STRUCTURE of quadsgmii_0_TEST_quadsgmii_0_TEST_gt_gtwizard_gthe4 is
  signal USER_TXPRGDIVRESETDONE_OUT_i_1_n_0 : STD_LOGIC;
  signal cal_fail_store_i_1_n_0 : STD_LOGIC;
  signal cal_on_tx_dout : STD_LOGIC_VECTOR ( 15 to 15 );
  signal cal_on_tx_drpen_out : STD_LOGIC;
  signal cal_on_tx_drpwe_out : STD_LOGIC;
  signal \^cplllock_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal cpllpd_int_i_1_n_0 : STD_LOGIC;
  signal cpllreset_int_i_1_n_0 : STD_LOGIC;
  signal den_i_1_n_0 : STD_LOGIC;
  signal done_i_1_n_0 : STD_LOGIC;
  signal dwe_i_1_n_0 : STD_LOGIC;
  signal freq_counter_rst_i_1_n_0 : STD_LOGIC;
  signal \gen_gtwizard_gthe4.cplllock_ch_int\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.delay_pwrgood_gtrxreset_int\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.delay_pwrgood_rxpmareset_int\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.drpdo_int\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \gen_gtwizard_gthe4.drprdy_int\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst_n_381\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.cpll_cal_reset_int__0\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.drpaddr_cpll_cal_int\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.drpdi_cpll_cal_int\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.drpen_cpll_cal_int\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.drpwe_cpll_cal_int\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst_n_1\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst_n_100\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst_n_101\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst_n_102\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst_n_103\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst_n_104\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst_n_105\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst_n_106\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst_n_107\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst_n_108\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst_n_17\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst_n_18\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst_n_19\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst_n_20\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst_n_31\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst_n_33\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst_n_34\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst_n_35\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst_n_36\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst_n_37\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst_n_38\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst_n_39\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst_n_40\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst_n_41\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst_n_42\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst_n_5\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst_n_6\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst_n_64\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst_n_65\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst_n_7\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst_n_8\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst_n_9\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst_n_93\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst_n_94\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst_n_95\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst_n_96\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst_n_97\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst_n_98\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst_n_99\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.txoutclksel_cpll_cal_int\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.txprogdivreset_cpll_cal_int\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst_n_1\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst_n_4\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst_n_5\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst_n_6\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gtpowergood_int\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gttxreset_int\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.rxprogdivreset_int\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.rxrate_ch_int\ : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal \gen_gtwizard_gthe4.rxuserrdy_int\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.txprgdivresetdone_int\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.txprogdivreset_int\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.txuserrdy_int\ : STD_LOGIC;
  signal \^gtpowergood_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/drp_done\ : STD_LOGIC;
  signal \gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/i_in_out\ : STD_LOGIC;
  signal \gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/p_13_in\ : STD_LOGIC;
  signal \gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/p_15_in\ : STD_LOGIC;
  signal \gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/p_16_in\ : STD_LOGIC;
  signal \gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/p_17_in\ : STD_LOGIC;
  signal \gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/p_18_in\ : STD_LOGIC;
  signal \gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/p_1_in10_in\ : STD_LOGIC;
  signal \gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/p_1_in2_in\ : STD_LOGIC;
  signal \gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/p_2_in4_in\ : STD_LOGIC;
  signal \gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/p_3_in\ : STD_LOGIC;
  signal \gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/p_4_in\ : STD_LOGIC;
  signal \gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/rd\ : STD_LOGIC;
  signal \gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/txprogdivreset_int\ : STD_LOGIC;
  signal \gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/wr\ : STD_LOGIC;
  signal lopt : STD_LOGIC;
  signal lopt_1 : STD_LOGIC;
  signal lopt_2 : STD_LOGIC;
  signal mask_user_in_i_1_n_0 : STD_LOGIC;
  signal \rd_i_1__0_n_0\ : STD_LOGIC;
  signal rst_in0 : STD_LOGIC;
  signal \^rxcdrlock_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^rxoutclkpcs_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^rxresetdone_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal status_store_i_1_n_0 : STD_LOGIC;
  signal \^txoutclk_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal txprogdivreset_int_i_1_n_0 : STD_LOGIC;
  signal \^txresetdone_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \wr_i_1__0_n_0\ : STD_LOGIC;
begin
  cplllock_out(0) <= \^cplllock_out\(0);
  gtpowergood_out(0) <= \^gtpowergood_out\(0);
  rxcdrlock_out(0) <= \^rxcdrlock_out\(0);
  rxoutclkpcs_out(0) <= \^rxoutclkpcs_out\(0);
  rxresetdone_out(0) <= \^rxresetdone_out\(0);
  txoutclk_out(0) <= \^txoutclk_out\(0);
  txresetdone_out(0) <= \^txresetdone_out\(0);
USER_TXPRGDIVRESETDONE_OUT_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/i_in_out\,
      I1 => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst_n_7\,
      O => USER_TXPRGDIVRESETDONE_OUT_i_1_n_0
    );
cal_fail_store_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFABFF0000A800"
    )
        port map (
      I0 => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst_n_39\,
      I1 => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst_n_104\,
      I2 => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst_n_103\,
      I3 => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst_n_101\,
      I4 => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst_n_97\,
      I5 => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst_n_6\,
      O => cal_fail_store_i_1_n_0
    );
cpllpd_int_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFD000000F0"
    )
        port map (
      I0 => \gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/p_17_in\,
      I1 => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst_n_37\,
      I2 => \gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/p_18_in\,
      I3 => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst_n_99\,
      I4 => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst_n_94\,
      I5 => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst_n_8\,
      O => cpllpd_int_i_1_n_0
    );
cpllreset_int_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFB000000AA"
    )
        port map (
      I0 => \gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/p_16_in\,
      I1 => \gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/p_15_in\,
      I2 => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst_n_37\,
      I3 => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst_n_38\,
      I4 => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst_n_98\,
      I5 => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst_n_9\,
      O => cpllreset_int_i_1_n_0
    );
den_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFCDFFCC"
    )
        port map (
      I0 => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst_n_33\,
      I1 => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst_n_34\,
      I2 => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst_n_35\,
      I3 => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst_n_36\,
      I4 => cal_on_tx_drpen_out,
      O => den_i_1_n_0
    );
done_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"010101FF01010100"
    )
        port map (
      I0 => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst_n_65\,
      I1 => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst_n_64\,
      I2 => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst_n_108\,
      I3 => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst_n_105\,
      I4 => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst_n_106\,
      I5 => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst_n_17\,
      O => done_i_1_n_0
    );
dwe_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst_n_34\,
      I1 => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst_n_33\,
      I2 => cal_on_tx_drpwe_out,
      O => dwe_i_1_n_0
    );
freq_counter_rst_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFDD22220300"
    )
        port map (
      I0 => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst_n_102\,
      I1 => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst_n_96\,
      I2 => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst_n_38\,
      I3 => \gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/p_16_in\,
      I4 => \gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/p_17_in\,
      I5 => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst_n_1\,
      O => freq_counter_rst_i_1_n_0
    );
\gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst\: entity work.quadsgmii_0_TEST_quadsgmii_0_TEST_gt_gthe4_channel_wrapper
     port map (
      D(15 downto 0) => \gen_gtwizard_gthe4.drpdo_int\(15 downto 0),
      GTHE4_CHANNEL_DRPEN_OUT => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.drpen_cpll_cal_int\,
      GTHE4_CHANNEL_DRPWE_OUT => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.drpwe_cpll_cal_int\,
      GTHE4_CPLLLOCK_IN => \gen_gtwizard_gthe4.cplllock_ch_int\,
      GTHE4_TXPRGDIVRESETDONE_IN => \gen_gtwizard_gthe4.txprgdivresetdone_int\,
      GTHE4_TXPROGDIVRESET_OUT => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.txprogdivreset_cpll_cal_int\,
      Q(15 downto 0) => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.drpdi_cpll_cal_int\(15 downto 0),
      RXPD(1) => \gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst_n_5\,
      RXPD(0) => \gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst_n_6\,
      RXRATE(2 downto 1) => \gen_gtwizard_gthe4.rxrate_ch_int\(2 downto 1),
      RXRATE(0) => \gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst_n_4\,
      bufgtce_out(0) => bufgtce_out(0),
      bufgtcemask_out(2 downto 0) => bufgtcemask_out(2 downto 0),
      bufgtdiv_out(8 downto 0) => bufgtdiv_out(8 downto 0),
      bufgtreset_out(0) => bufgtreset_out(0),
      bufgtrstmask_out(2 downto 0) => bufgtrstmask_out(2 downto 0),
      cdrstepdir_in(0) => cdrstepdir_in(0),
      cdrstepsq_in(0) => cdrstepsq_in(0),
      cdrstepsx_in(0) => cdrstepsx_in(0),
      cfgreset_in(0) => cfgreset_in(0),
      clkrsvd0_in(0) => clkrsvd0_in(0),
      clkrsvd1_in(0) => clkrsvd1_in(0),
      cpllfbclklost_out(0) => cpllfbclklost_out(0),
      cpllfreqlock_in(0) => cpllfreqlock_in(0),
      cplllockdetclk_in(0) => cplllockdetclk_in(0),
      cplllocken_in(0) => cplllocken_in(0),
      cpllpd_int_reg => \gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst_n_381\,
      cpllrefclklost_out(0) => cpllrefclklost_out(0),
      cpllrefclksel_in(2 downto 0) => cpllrefclksel_in(2 downto 0),
      dmonfiforeset_in(0) => dmonfiforeset_in(0),
      dmonitorclk_in(0) => dmonitorclk_in(0),
      dmonitorout_out(15 downto 0) => dmonitorout_out(15 downto 0),
      dmonitoroutclk_out(0) => dmonitoroutclk_out(0),
      drpclk_in(0) => drpclk_in(0),
      drprst_in(0) => drprst_in(0),
      eyescandataerror_out(0) => eyescandataerror_out(0),
      eyescanreset_in(0) => eyescanreset_in(0),
      eyescantrigger_in(0) => eyescantrigger_in(0),
      freqos_in(0) => freqos_in(0),
      \gen_gtwizard_gthe4.delay_pwrgood_gtrxreset_int\ => \gen_gtwizard_gthe4.delay_pwrgood_gtrxreset_int\,
      \gen_gtwizard_gthe4.delay_pwrgood_rxpmareset_int\ => \gen_gtwizard_gthe4.delay_pwrgood_rxpmareset_int\,
      \gen_gtwizard_gthe4.drprdy_int\ => \gen_gtwizard_gthe4.drprdy_int\,
      \gen_gtwizard_gthe4.gtpowergood_int\ => \gen_gtwizard_gthe4.gtpowergood_int\,
      \gen_gtwizard_gthe4.gttxreset_int\ => \gen_gtwizard_gthe4.gttxreset_int\,
      \gen_gtwizard_gthe4.rxprogdivreset_int\ => \gen_gtwizard_gthe4.rxprogdivreset_int\,
      \gen_gtwizard_gthe4.rxuserrdy_int\ => \gen_gtwizard_gthe4.rxuserrdy_int\,
      \gen_gtwizard_gthe4.txuserrdy_int\ => \gen_gtwizard_gthe4.txuserrdy_int\,
      gtgrefclk_in(0) => gtgrefclk_in(0),
      gthrxn_in(0) => gthrxn_in(0),
      gthrxp_in(0) => gthrxp_in(0),
      gthtxn_out(0) => gthtxn_out(0),
      gthtxp_out(0) => gthtxp_out(0),
      gtnorthrefclk0_in(0) => gtnorthrefclk0_in(0),
      gtnorthrefclk1_in(0) => gtnorthrefclk1_in(0),
      gtrefclk0_in(0) => gtrefclk0_in(0),
      gtrefclk1_in(0) => gtrefclk1_in(0),
      gtrefclkmonitor_out(0) => gtrefclkmonitor_out(0),
      gtrsvd_in(15 downto 0) => gtrsvd_in(15 downto 0),
      gtrxresetsel_in(0) => gtrxresetsel_in(0),
      gtsouthrefclk0_in(0) => gtsouthrefclk0_in(0),
      gtsouthrefclk1_in(0) => gtsouthrefclk1_in(0),
      gttxresetsel_in(0) => gttxresetsel_in(0),
      gtwiz_userdata_tx_in(31 downto 0) => gtwiz_userdata_tx_in(31 downto 0),
      i_in_meta_reg => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst_n_8\,
      i_in_meta_reg_0 => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst_n_9\,
      i_in_meta_reg_1 => \gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst_n_1\,
      i_in_meta_reg_2(2 downto 0) => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.txoutclksel_cpll_cal_int\(2 downto 0),
      i_in_meta_reg_3(9 downto 0) => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.drpaddr_cpll_cal_int\(9 downto 0),
      incpctrl_in(0) => incpctrl_in(0),
      loopback_in(2 downto 0) => loopback_in(2 downto 0),
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => lopt_2,
      pcieeqrxeqadaptdone_in(0) => pcieeqrxeqadaptdone_in(0),
      pcierategen3_out(0) => pcierategen3_out(0),
      pcierateidle_out(0) => pcierateidle_out(0),
      pcierateqpllpd_out(1 downto 0) => pcierateqpllpd_out(1 downto 0),
      pcierateqpllreset_out(1 downto 0) => pcierateqpllreset_out(1 downto 0),
      pcierstidle_in(0) => pcierstidle_in(0),
      pciersttxsyncstart_in(0) => pciersttxsyncstart_in(0),
      pciesynctxsyncdone_out(0) => pciesynctxsyncdone_out(0),
      pcieusergen3rdy_out(0) => pcieusergen3rdy_out(0),
      pcieuserphystatusrst_out(0) => pcieuserphystatusrst_out(0),
      pcieuserratedone_in(0) => pcieuserratedone_in(0),
      pcieuserratestart_out(0) => pcieuserratestart_out(0),
      pcsrsvdin_in(15 downto 0) => pcsrsvdin_in(15 downto 0),
      pcsrsvdout_out(15 downto 0) => pcsrsvdout_out(15 downto 0),
      phystatus_out(0) => phystatus_out(0),
      pinrsrvdas_out(15 downto 0) => pinrsrvdas_out(15 downto 0),
      powerpresent_out(0) => powerpresent_out(0),
      qpll0clk_in(0) => qpll0clk_in(0),
      qpll0freqlock_in(0) => qpll0freqlock_in(0),
      qpll0refclk_in(0) => qpll0refclk_in(0),
      qpll1clk_in(0) => qpll1clk_in(0),
      qpll1freqlock_in(0) => qpll1freqlock_in(0),
      qpll1refclk_in(0) => qpll1refclk_in(0),
      resetexception_out(0) => resetexception_out(0),
      resetovrd_in(0) => resetovrd_in(0),
      rx8b10ben_in(0) => rx8b10ben_in(0),
      rxafecfoken_in(0) => rxafecfoken_in(0),
      rxbufreset_in(0) => rxbufreset_in(0),
      rxbufstatus_out(2 downto 0) => rxbufstatus_out(2 downto 0),
      rxbyteisaligned_out(0) => rxbyteisaligned_out(0),
      rxbyterealign_out(0) => rxbyterealign_out(0),
      rxcdrfreqreset_in(0) => rxcdrfreqreset_in(0),
      rxcdrhold_in(0) => rxcdrhold_in(0),
      rxcdrlock_out(0) => \^rxcdrlock_out\(0),
      rxcdrovrden_in(0) => rxcdrovrden_in(0),
      rxcdrphdone_out(0) => rxcdrphdone_out(0),
      rxcdrreset_in(0) => rxcdrreset_in(0),
      rxchanbondseq_out(0) => rxchanbondseq_out(0),
      rxchanisaligned_out(0) => rxchanisaligned_out(0),
      rxchanrealign_out(0) => rxchanrealign_out(0),
      rxchbonden_in(0) => rxchbonden_in(0),
      rxchbondi_in(4 downto 0) => rxchbondi_in(4 downto 0),
      rxchbondlevel_in(2 downto 0) => rxchbondlevel_in(2 downto 0),
      rxchbondmaster_in(0) => rxchbondmaster_in(0),
      rxchbondo_out(4 downto 0) => rxchbondo_out(4 downto 0),
      rxchbondslave_in(0) => rxchbondslave_in(0),
      rxckcaldone_out(0) => rxckcaldone_out(0),
      rxckcalreset_in(0) => rxckcalreset_in(0),
      rxckcalstart_in(6 downto 0) => rxckcalstart_in(6 downto 0),
      rxclkcorcnt_out(1 downto 0) => rxclkcorcnt_out(1 downto 0),
      rxcominitdet_out(0) => rxcominitdet_out(0),
      rxcommadet_out(0) => rxcommadet_out(0),
      rxcommadeten_in(0) => rxcommadeten_in(0),
      rxcomsasdet_out(0) => rxcomsasdet_out(0),
      rxcomwakedet_out(0) => rxcomwakedet_out(0),
      rxctrl0_out(15 downto 0) => rxctrl0_out(15 downto 0),
      rxctrl1_out(15 downto 0) => rxctrl1_out(15 downto 0),
      rxctrl2_out(7 downto 0) => rxctrl2_out(7 downto 0),
      rxctrl3_out(7 downto 0) => rxctrl3_out(7 downto 0),
      rxdata_out(127 downto 0) => rxdata_out(127 downto 0),
      rxdataextendrsvd_out(7 downto 0) => rxdataextendrsvd_out(7 downto 0),
      rxdatavalid_out(1 downto 0) => rxdatavalid_out(1 downto 0),
      rxdfeagcctrl_in(1 downto 0) => rxdfeagcctrl_in(1 downto 0),
      rxdfeagchold_in(0) => rxdfeagchold_in(0),
      rxdfeagcovrden_in(0) => rxdfeagcovrden_in(0),
      rxdfecfokfcnum_in(3 downto 0) => rxdfecfokfcnum_in(3 downto 0),
      rxdfecfokfen_in(0) => rxdfecfokfen_in(0),
      rxdfecfokfpulse_in(0) => rxdfecfokfpulse_in(0),
      rxdfecfokhold_in(0) => rxdfecfokhold_in(0),
      rxdfecfokovren_in(0) => rxdfecfokovren_in(0),
      rxdfekhhold_in(0) => rxdfekhhold_in(0),
      rxdfekhovrden_in(0) => rxdfekhovrden_in(0),
      rxdfelfhold_in(0) => rxdfelfhold_in(0),
      rxdfelfovrden_in(0) => rxdfelfovrden_in(0),
      rxdfelpmreset_in(0) => rxdfelpmreset_in(0),
      rxdfetap10hold_in(0) => rxdfetap10hold_in(0),
      rxdfetap10ovrden_in(0) => rxdfetap10ovrden_in(0),
      rxdfetap11hold_in(0) => rxdfetap11hold_in(0),
      rxdfetap11ovrden_in(0) => rxdfetap11ovrden_in(0),
      rxdfetap12hold_in(0) => rxdfetap12hold_in(0),
      rxdfetap12ovrden_in(0) => rxdfetap12ovrden_in(0),
      rxdfetap13hold_in(0) => rxdfetap13hold_in(0),
      rxdfetap13ovrden_in(0) => rxdfetap13ovrden_in(0),
      rxdfetap14hold_in(0) => rxdfetap14hold_in(0),
      rxdfetap14ovrden_in(0) => rxdfetap14ovrden_in(0),
      rxdfetap15hold_in(0) => rxdfetap15hold_in(0),
      rxdfetap15ovrden_in(0) => rxdfetap15ovrden_in(0),
      rxdfetap2hold_in(0) => rxdfetap2hold_in(0),
      rxdfetap2ovrden_in(0) => rxdfetap2ovrden_in(0),
      rxdfetap3hold_in(0) => rxdfetap3hold_in(0),
      rxdfetap3ovrden_in(0) => rxdfetap3ovrden_in(0),
      rxdfetap4hold_in(0) => rxdfetap4hold_in(0),
      rxdfetap4ovrden_in(0) => rxdfetap4ovrden_in(0),
      rxdfetap5hold_in(0) => rxdfetap5hold_in(0),
      rxdfetap5ovrden_in(0) => rxdfetap5ovrden_in(0),
      rxdfetap6hold_in(0) => rxdfetap6hold_in(0),
      rxdfetap6ovrden_in(0) => rxdfetap6ovrden_in(0),
      rxdfetap7hold_in(0) => rxdfetap7hold_in(0),
      rxdfetap7ovrden_in(0) => rxdfetap7ovrden_in(0),
      rxdfetap8hold_in(0) => rxdfetap8hold_in(0),
      rxdfetap8ovrden_in(0) => rxdfetap8ovrden_in(0),
      rxdfetap9hold_in(0) => rxdfetap9hold_in(0),
      rxdfetap9ovrden_in(0) => rxdfetap9ovrden_in(0),
      rxdfeuthold_in(0) => rxdfeuthold_in(0),
      rxdfeutovrden_in(0) => rxdfeutovrden_in(0),
      rxdfevphold_in(0) => rxdfevphold_in(0),
      rxdfevpovrden_in(0) => rxdfevpovrden_in(0),
      rxdfexyden_in(0) => rxdfexyden_in(0),
      rxdlybypass_in(0) => rxdlybypass_in(0),
      rxdlyen_in(0) => rxdlyen_in(0),
      rxdlyovrden_in(0) => rxdlyovrden_in(0),
      rxdlysreset_in(0) => rxdlysreset_in(0),
      rxdlysresetdone_out(0) => rxdlysresetdone_out(0),
      rxelecidle_out(0) => rxelecidle_out(0),
      rxelecidlemode_in(1 downto 0) => rxelecidlemode_in(1 downto 0),
      rxeqtraining_in(0) => rxeqtraining_in(0),
      rxgearboxslip_in(0) => rxgearboxslip_in(0),
      rxheader_out(5 downto 0) => rxheader_out(5 downto 0),
      rxheadervalid_out(1 downto 0) => rxheadervalid_out(1 downto 0),
      rxlatclk_in(0) => rxlatclk_in(0),
      rxlfpstresetdet_out(0) => rxlfpstresetdet_out(0),
      rxlfpsu2lpexitdet_out(0) => rxlfpsu2lpexitdet_out(0),
      rxlfpsu3wakedet_out(0) => rxlfpsu3wakedet_out(0),
      rxlpmen_in(0) => rxlpmen_in(0),
      rxlpmgchold_in(0) => rxlpmgchold_in(0),
      rxlpmgcovrden_in(0) => rxlpmgcovrden_in(0),
      rxlpmhfhold_in(0) => rxlpmhfhold_in(0),
      rxlpmhfovrden_in(0) => rxlpmhfovrden_in(0),
      rxlpmlfhold_in(0) => rxlpmlfhold_in(0),
      rxlpmlfklovrden_in(0) => rxlpmlfklovrden_in(0),
      rxlpmoshold_in(0) => rxlpmoshold_in(0),
      rxlpmosovrden_in(0) => rxlpmosovrden_in(0),
      rxmcommaalignen_in(0) => rxmcommaalignen_in(0),
      rxmonitorout_out(7 downto 0) => rxmonitorout_out(7 downto 0),
      rxmonitorsel_in(1 downto 0) => rxmonitorsel_in(1 downto 0),
      rxoobreset_in(0) => rxoobreset_in(0),
      rxoscalreset_in(0) => rxoscalreset_in(0),
      rxoshold_in(0) => rxoshold_in(0),
      rxosintdone_out(0) => rxosintdone_out(0),
      rxosintstarted_out(0) => rxosintstarted_out(0),
      rxosintstrobedone_out(0) => rxosintstrobedone_out(0),
      rxosintstrobestarted_out(0) => rxosintstrobestarted_out(0),
      rxosovrden_in(0) => rxosovrden_in(0),
      rxoutclk_out(0) => rxoutclk_out(0),
      rxoutclkfabric_out(0) => rxoutclkfabric_out(0),
      rxoutclkpcs_out(0) => \^rxoutclkpcs_out\(0),
      rxoutclksel_in(2 downto 0) => rxoutclksel_in(2 downto 0),
      rxpcommaalignen_in(0) => rxpcommaalignen_in(0),
      rxpcsreset_in(0) => rxpcsreset_in(0),
      rxphalign_in(0) => rxphalign_in(0),
      rxphaligndone_out(0) => rxphaligndone_out(0),
      rxphalignen_in(0) => rxphalignen_in(0),
      rxphalignerr_out(0) => rxphalignerr_out(0),
      rxphdlypd_in(0) => rxphdlypd_in(0),
      rxphdlyreset_in(0) => rxphdlyreset_in(0),
      rxphovrden_in(0) => rxphovrden_in(0),
      rxpllclksel_in(1 downto 0) => rxpllclksel_in(1 downto 0),
      rxpmaresetdone_out(0) => rxpmaresetdone_out(0),
      rxpolarity_in(0) => rxpolarity_in(0),
      rxprbscntreset_in(0) => rxprbscntreset_in(0),
      rxprbserr_out(0) => rxprbserr_out(0),
      rxprbslocked_out(0) => rxprbslocked_out(0),
      rxprbssel_in(3 downto 0) => rxprbssel_in(3 downto 0),
      rxprgdivresetdone_out(0) => rxprgdivresetdone_out(0),
      rxqpien_in(0) => rxqpien_in(0),
      rxqpisenn_out(0) => rxqpisenn_out(0),
      rxqpisenp_out(0) => rxqpisenp_out(0),
      rxratedone_out(0) => rxratedone_out(0),
      rxrecclkout_out(0) => rxrecclkout_out(0),
      rxresetdone_out(0) => \^rxresetdone_out\(0),
      rxslide_in(0) => rxslide_in(0),
      rxsliderdy_out(0) => rxsliderdy_out(0),
      rxslipdone_out(0) => rxslipdone_out(0),
      rxslipoutclk_in(0) => rxslipoutclk_in(0),
      rxslipoutclkrdy_out(0) => rxslipoutclkrdy_out(0),
      rxslippma_in(0) => rxslippma_in(0),
      rxslippmardy_out(0) => rxslippmardy_out(0),
      rxstartofseq_out(1 downto 0) => rxstartofseq_out(1 downto 0),
      rxstatus_out(2 downto 0) => rxstatus_out(2 downto 0),
      rxsyncallin_in(0) => rxsyncallin_in(0),
      rxsyncdone_out(0) => rxsyncdone_out(0),
      rxsyncin_in(0) => rxsyncin_in(0),
      rxsyncmode_in(0) => rxsyncmode_in(0),
      rxsyncout_out(0) => rxsyncout_out(0),
      rxsysclksel_in(1 downto 0) => rxsysclksel_in(1 downto 0),
      rxtermination_in(0) => rxtermination_in(0),
      rxusrclk2_in(0) => rxusrclk2_in(0),
      rxusrclk_in(0) => rxusrclk_in(0),
      rxvalid_out(0) => rxvalid_out(0),
      sigvalidclk_in(0) => sigvalidclk_in(0),
      tstin_in(19 downto 0) => tstin_in(19 downto 0),
      tx8b10bbypass_in(7 downto 0) => tx8b10bbypass_in(7 downto 0),
      tx8b10ben_in(0) => tx8b10ben_in(0),
      txbufstatus_out(1 downto 0) => txbufstatus_out(1 downto 0),
      txcomfinish_out(0) => txcomfinish_out(0),
      txcominit_in(0) => txcominit_in(0),
      txcomsas_in(0) => txcomsas_in(0),
      txcomwake_in(0) => txcomwake_in(0),
      txctrl0_in(15 downto 0) => txctrl0_in(15 downto 0),
      txctrl1_in(15 downto 0) => txctrl1_in(15 downto 0),
      txctrl2_in(7 downto 0) => txctrl2_in(7 downto 0),
      txdataextendrsvd_in(7 downto 0) => txdataextendrsvd_in(7 downto 0),
      txdccdone_out(0) => txdccdone_out(0),
      txdccforcestart_in(0) => txdccforcestart_in(0),
      txdccreset_in(0) => txdccreset_in(0),
      txdeemph_in(1 downto 0) => txdeemph_in(1 downto 0),
      txdetectrx_in(0) => txdetectrx_in(0),
      txdiffctrl_in(4 downto 0) => txdiffctrl_in(4 downto 0),
      txdlybypass_in(0) => txdlybypass_in(0),
      txdlyen_in(0) => txdlyen_in(0),
      txdlyhold_in(0) => txdlyhold_in(0),
      txdlyovrden_in(0) => txdlyovrden_in(0),
      txdlysreset_in(0) => txdlysreset_in(0),
      txdlysresetdone_out(0) => txdlysresetdone_out(0),
      txdlyupdown_in(0) => txdlyupdown_in(0),
      txelecidle_in(0) => txelecidle_in(0),
      txheader_in(5 downto 0) => txheader_in(5 downto 0),
      txinhibit_in(0) => txinhibit_in(0),
      txlatclk_in(0) => txlatclk_in(0),
      txlfpstreset_in(0) => txlfpstreset_in(0),
      txlfpsu2lpexit_in(0) => txlfpsu2lpexit_in(0),
      txlfpsu3wake_in(0) => txlfpsu3wake_in(0),
      txmaincursor_in(6 downto 0) => txmaincursor_in(6 downto 0),
      txmargin_in(2 downto 0) => txmargin_in(2 downto 0),
      txmuxdcdexhold_in(0) => txmuxdcdexhold_in(0),
      txmuxdcdorwren_in(0) => txmuxdcdorwren_in(0),
      txoneszeros_in(0) => txoneszeros_in(0),
      txoutclk_out(0) => \^txoutclk_out\(0),
      txoutclkfabric_out(0) => txoutclkfabric_out(0),
      txoutclkpcs_out(0) => txoutclkpcs_out(0),
      txpcsreset_in(0) => txpcsreset_in(0),
      txpd_in(1 downto 0) => txpd_in(1 downto 0),
      txpdelecidlemode_in(0) => txpdelecidlemode_in(0),
      txphalign_in(0) => txphalign_in(0),
      txphaligndone_out(0) => txphaligndone_out(0),
      txphalignen_in(0) => txphalignen_in(0),
      txphdlypd_in(0) => txphdlypd_in(0),
      txphdlyreset_in(0) => txphdlyreset_in(0),
      txphdlytstclk_in(0) => txphdlytstclk_in(0),
      txphinit_in(0) => txphinit_in(0),
      txphinitdone_out(0) => txphinitdone_out(0),
      txphovrden_in(0) => txphovrden_in(0),
      txpippmen_in(0) => txpippmen_in(0),
      txpippmovrden_in(0) => txpippmovrden_in(0),
      txpippmpd_in(0) => txpippmpd_in(0),
      txpippmsel_in(0) => txpippmsel_in(0),
      txpippmstepsize_in(4 downto 0) => txpippmstepsize_in(4 downto 0),
      txpisopd_in(0) => txpisopd_in(0),
      txpllclksel_in(1 downto 0) => txpllclksel_in(1 downto 0),
      txpmareset_in(0) => txpmareset_in(0),
      txpmaresetdone_out(0) => txpmaresetdone_out(0),
      txpolarity_in(0) => txpolarity_in(0),
      txpostcursor_in(4 downto 0) => txpostcursor_in(4 downto 0),
      txprbsforceerr_in(0) => txprbsforceerr_in(0),
      txprbssel_in(3 downto 0) => txprbssel_in(3 downto 0),
      txprecursor_in(4 downto 0) => txprecursor_in(4 downto 0),
      txqpibiasen_in(0) => txqpibiasen_in(0),
      txqpisenn_out(0) => txqpisenn_out(0),
      txqpisenp_out(0) => txqpisenp_out(0),
      txqpiweakpup_in(0) => txqpiweakpup_in(0),
      txrate_in(2 downto 0) => txrate_in(2 downto 0),
      txratedone_out(0) => txratedone_out(0),
      txratemode_in(0) => txratemode_in(0),
      txresetdone_out(0) => \^txresetdone_out\(0),
      txsequence_in(6 downto 0) => txsequence_in(6 downto 0),
      txswing_in(0) => txswing_in(0),
      txsyncallin_in(0) => txsyncallin_in(0),
      txsyncdone_out(0) => txsyncdone_out(0),
      txsyncin_in(0) => txsyncin_in(0),
      txsyncmode_in(0) => txsyncmode_in(0),
      txsyncout_out(0) => txsyncout_out(0),
      txsysclksel_in(1 downto 0) => txsysclksel_in(1 downto 0),
      txusrclk2_in(0) => txusrclk2_in(0),
      txusrclk_in(0) => txusrclk_in(0)
    );
\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.cpll_cal_reset_int\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => cpllreset_in(0),
      I1 => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int\,
      I2 => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int\,
      O => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.cpll_cal_reset_int__0\
    );
\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst\: entity work.quadsgmii_0_TEST_gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal
     port map (
      D(15 downto 0) => \gen_gtwizard_gthe4.drpdo_int\(15 downto 0),
      \DADDR_O_reg[9]\(9 downto 0) => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.drpaddr_cpll_cal_int\(9 downto 0),
      \DI_O_reg[15]\(15 downto 0) => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.drpdi_cpll_cal_int\(15 downto 0),
      \DO_USR_O_reg[47]\(16) => cal_on_tx_dout(15),
      \DO_USR_O_reg[47]\(15 downto 0) => drpdo_out(15 downto 0),
      GTHE4_CHANNEL_DRPEN_OUT => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.drpen_cpll_cal_int\,
      GTHE4_CHANNEL_DRPWE_OUT => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.drpwe_cpll_cal_int\,
      GTHE4_CPLLLOCK_IN => \gen_gtwizard_gthe4.cplllock_ch_int\,
      GTHE4_TXPRGDIVRESETDONE_IN => \gen_gtwizard_gthe4.txprgdivresetdone_int\,
      GTHE4_TXPROGDIVRESET_OUT => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.txprogdivreset_cpll_cal_int\,
      Q(13) => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst_n_18\,
      Q(12) => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst_n_19\,
      Q(11) => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst_n_20\,
      Q(10) => \gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/p_3_in\,
      Q(9) => \gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/p_2_in4_in\,
      Q(8) => \gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/p_13_in\,
      Q(7) => \gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/p_15_in\,
      Q(6) => \gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/p_16_in\,
      Q(5) => \gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/p_17_in\,
      Q(4) => \gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/p_18_in\,
      Q(3) => \gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/p_4_in\,
      Q(2) => \gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/p_1_in2_in\,
      Q(1) => \gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/p_1_in10_in\,
      Q(0) => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst_n_31\,
      RESET_IN => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.cpll_cal_reset_int__0\,
      USER_CPLLLOCK_OUT_reg => \^cplllock_out\(0),
      USER_TXPRGDIVRESETDONE_OUT_reg => USER_TXPRGDIVRESETDONE_OUT_i_1_n_0,
      cal_fail_store_reg => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst_n_6\,
      cal_fail_store_reg_0 => cal_fail_store_i_1_n_0,
      cal_on_tx_drpen_out => cal_on_tx_drpen_out,
      cal_on_tx_drpwe_out => cal_on_tx_drpwe_out,
      \cpll_cal_state_reg[11]\ => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst_n_40\,
      \cpll_cal_state_reg[13]\ => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst_n_94\,
      \cpll_cal_state_reg[13]_0\ => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst_n_98\,
      \cpll_cal_state_reg[14]\ => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst_n_96\,
      \cpll_cal_state_reg[14]_0\ => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst_n_102\,
      \cpll_cal_state_reg[22]\ => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst_n_104\,
      \cpll_cal_state_reg[25]\ => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst_n_42\,
      \cpll_cal_state_reg[27]\ => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst_n_39\,
      \cpll_cal_state_reg[5]\ => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst_n_97\,
      \cpll_cal_state_reg[5]_0\ => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst_n_100\,
      \cpll_cal_state_reg[5]_1\ => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst_n_107\,
      \cpll_cal_state_reg[8]\ => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst_n_41\,
      \cpll_cal_state_reg[8]_0\ => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst_n_101\,
      \cpll_cal_state_reg[9]\ => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst_n_99\,
      cpllpd_int_reg => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst_n_8\,
      cpllpd_int_reg_0 => cpllpd_int_i_1_n_0,
      cpllreset_int_reg => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst_n_9\,
      cpllreset_int_reg_0 => cpllreset_int_i_1_n_0,
      den_reg => den_i_1_n_0,
      done_reg => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst_n_17\,
      done_reg_0 => done_i_1_n_0,
      \drp_state_reg[0]\ => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst_n_106\,
      \drp_state_reg[4]\ => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst_n_108\,
      \drp_state_reg[5]\ => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst_n_105\,
      \drp_state_reg[6]\(4) => \gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/drp_done\,
      \drp_state_reg[6]\(3) => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst_n_33\,
      \drp_state_reg[6]\(2) => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst_n_34\,
      \drp_state_reg[6]\(1) => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst_n_35\,
      \drp_state_reg[6]\(0) => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst_n_36\,
      \drp_state_reg[6]_0\(1) => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst_n_64\,
      \drp_state_reg[6]_0\(0) => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst_n_65\,
      drpaddr_in(9 downto 0) => drpaddr_in(9 downto 0),
      drpclk_in(0) => drpclk_in(0),
      drpdi_in(15 downto 0) => drpdi_in(15 downto 0),
      drpen_in(0) => drpen_in(0),
      drprdy_out(0) => drprdy_out(0),
      drprst_in(0) => drprst_in(0),
      drpwe_in(0) => drpwe_in(0),
      dwe_reg => dwe_i_1_n_0,
      freq_counter_rst_reg => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst_n_1\,
      freq_counter_rst_reg_0 => freq_counter_rst_i_1_n_0,
      \gen_gtwizard_gthe4.drprdy_int\ => \gen_gtwizard_gthe4.drprdy_int\,
      gtwiz_userclk_tx_reset_in(0) => gtwiz_userclk_tx_reset_in(0),
      i_in_out => \gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/i_in_out\,
      in0 => \gen_gtwizard_gthe4.txprogdivreset_int\,
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => lopt_2,
      mask_user_in_reg => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst_n_7\,
      mask_user_in_reg_0 => mask_user_in_i_1_n_0,
      \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2]\(2 downto 0) => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.txoutclksel_cpll_cal_int\(2 downto 0),
      rd => \gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/rd\,
      rd_reg => \rd_i_1__0_n_0\,
      \repeat_ctr_reg[3]\ => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst_n_103\,
      rst_in0 => rst_in0,
      rst_in_out_reg => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst_n_93\,
      status_store_reg => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst_n_5\,
      status_store_reg_0 => status_store_i_1_n_0,
      txoutclk_out(0) => \^txoutclk_out\(0),
      txoutclksel_in(2 downto 0) => txoutclksel_in(2 downto 0),
      txprgdivresetdone_out(0) => txprgdivresetdone_out(0),
      txprogdivreset_int => \gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/txprogdivreset_int\,
      txprogdivreset_int_reg => txprogdivreset_int_i_1_n_0,
      \wait_ctr_reg[11]\ => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst_n_95\,
      \wait_ctr_reg[12]\ => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst_n_37\,
      \wait_ctr_reg[14]\ => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst_n_38\,
      wr => \gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/wr\,
      wr_reg => \wr_i_1__0_n_0\
    );
\gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst\: entity work.quadsgmii_0_TEST_gtwizard_ultrascale_v1_7_6_gthe4_delay_powergood
     port map (
      CLK => \^rxoutclkpcs_out\(0),
      RXPD(1) => \gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst_n_5\,
      RXPD(0) => \gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst_n_6\,
      RXRATE(2 downto 1) => \gen_gtwizard_gthe4.rxrate_ch_int\(2 downto 1),
      RXRATE(0) => \gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst_n_4\,
      \gen_gtwizard_gthe4.delay_pwrgood_rxpmareset_int\ => \gen_gtwizard_gthe4.delay_pwrgood_rxpmareset_int\,
      \gen_powergood_delay.intclk_rrst_n_r_reg[0]_0\ => \gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst_n_381\,
      \gen_powergood_delay.pwr_on_fsm_reg_0\ => \gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst_n_1\,
      \out\ => \^gtpowergood_out\(0),
      rxpd_in(1 downto 0) => rxpd_in(1 downto 0),
      rxpmareset_in(0) => rxpmareset_in(0),
      rxrate_in(2 downto 0) => rxrate_in(2 downto 0),
      rxratemode_in(0) => rxratemode_in(0)
    );
\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst\: entity work.quadsgmii_0_TEST_gtwizard_ultrascale_v1_7_6_bit_synchronizer
     port map (
      \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\ => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\,
      gtwiz_reset_clk_freerun_in(0) => gtwiz_reset_clk_freerun_in(0),
      rxresetdone_out(0) => \^rxresetdone_out\(0)
    );
\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_txresetdone_inst\: entity work.quadsgmii_0_TEST_gtwizard_ultrascale_v1_7_6_bit_synchronizer_2
     port map (
      \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync\ => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync\,
      gtwiz_reset_clk_freerun_in(0) => gtwiz_reset_clk_freerun_in(0),
      txresetdone_out(0) => \^txresetdone_out\(0)
    );
\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst\: entity work.quadsgmii_0_TEST_gtwizard_ultrascale_v1_7_6_gtwiz_reset
     port map (
      cplllock_out(0) => \^cplllock_out\(0),
      \gen_gtwizard_gthe4.delay_pwrgood_gtrxreset_int\ => \gen_gtwizard_gthe4.delay_pwrgood_gtrxreset_int\,
      \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int\ => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int\,
      \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int\ => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int\,
      \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\ => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\,
      \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync\ => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync\,
      \gen_gtwizard_gthe4.gtpowergood_int\ => \gen_gtwizard_gthe4.gtpowergood_int\,
      \gen_gtwizard_gthe4.gttxreset_int\ => \gen_gtwizard_gthe4.gttxreset_int\,
      \gen_gtwizard_gthe4.rxprogdivreset_int\ => \gen_gtwizard_gthe4.rxprogdivreset_int\,
      \gen_gtwizard_gthe4.rxuserrdy_int\ => \gen_gtwizard_gthe4.rxuserrdy_int\,
      \gen_gtwizard_gthe4.txuserrdy_int\ => \gen_gtwizard_gthe4.txuserrdy_int\,
      gtpowergood_out(0) => \^gtpowergood_out\(0),
      gtwiz_reset_all_in(0) => gtwiz_reset_all_in(0),
      gtwiz_reset_clk_freerun_in(0) => gtwiz_reset_clk_freerun_in(0),
      gtwiz_reset_rx_cdr_stable_out(0) => gtwiz_reset_rx_cdr_stable_out(0),
      gtwiz_reset_rx_datapath_in(0) => gtwiz_reset_rx_datapath_in(0),
      gtwiz_reset_rx_done_out(0) => gtwiz_reset_rx_done_out(0),
      gtwiz_reset_rx_pll_and_datapath_in(0) => gtwiz_reset_rx_pll_and_datapath_in(0),
      gtwiz_reset_tx_datapath_in(0) => gtwiz_reset_tx_datapath_in(0),
      gtwiz_reset_tx_done_out(0) => gtwiz_reset_tx_done_out(0),
      gtwiz_reset_tx_pll_and_datapath_in(0) => gtwiz_reset_tx_pll_and_datapath_in(0),
      gtwiz_userclk_rx_active_in(0) => gtwiz_userclk_rx_active_in(0),
      gtwiz_userclk_tx_active_in(0) => gtwiz_userclk_tx_active_in(0),
      in0 => \gen_gtwizard_gthe4.txprogdivreset_int\,
      rst_in0 => rst_in0,
      rxcdrlock_out(0) => \^rxcdrlock_out\(0),
      rxusrclk2_in(0) => rxusrclk2_in(0),
      txusrclk2_in(0) => txusrclk2_in(0)
    );
mask_user_in_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF1FFF0"
    )
        port map (
      I0 => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst_n_19\,
      I1 => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst_n_18\,
      I2 => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst_n_31\,
      I3 => \gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/p_1_in10_in\,
      I4 => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst_n_7\,
      O => mask_user_in_i_1_n_0
    );
\rd_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555755555554"
    )
        port map (
      I0 => \gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/drp_done\,
      I1 => \gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/p_4_in\,
      I2 => \gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/p_1_in2_in\,
      I3 => \gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/p_2_in4_in\,
      I4 => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst_n_107\,
      I5 => \gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/rd\,
      O => \rd_i_1__0_n_0\
    );
status_store_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFAB000000A8"
    )
        port map (
      I0 => cal_on_tx_dout(15),
      I1 => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst_n_100\,
      I2 => \gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/p_1_in10_in\,
      I3 => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst_n_93\,
      I4 => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst_n_31\,
      I5 => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst_n_5\,
      O => status_store_i_1_n_0
    );
txprogdivreset_int_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5754"
    )
        port map (
      I0 => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst_n_95\,
      I1 => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst_n_20\,
      I2 => \gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/p_13_in\,
      I3 => \gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/txprogdivreset_int\,
      O => txprogdivreset_int_i_1_n_0
    );
\wr_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555575555555455"
    )
        port map (
      I0 => \gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/drp_done\,
      I1 => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst_n_42\,
      I2 => \gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/p_3_in\,
      I3 => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst_n_41\,
      I4 => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst_n_40\,
      I5 => \gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/wr\,
      O => \wr_i_1__0_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity quadsgmii_0_TEST_quadsgmii_v3_4_6 is
  port (
    reset : in STD_LOGIC;
    signal_detect : in STD_LOGIC;
    reset_done : in STD_LOGIC;
    link_timer_value_ch0 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    link_timer_value_ch1 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    link_timer_value_ch2 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    link_timer_value_ch3 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    gt_channel_valid_ch0 : out STD_LOGIC;
    gt_channel_valid_ch1 : out STD_LOGIC;
    gt_channel_valid_ch2 : out STD_LOGIC;
    gt_channel_valid_ch3 : out STD_LOGIC;
    mgt_rx_reset : out STD_LOGIC;
    mgt_tx_reset : out STD_LOGIC;
    userclk : in STD_LOGIC;
    userclk2 : in STD_LOGIC;
    rxrecclk : in STD_LOGIC;
    dcm_locked : in STD_LOGIC;
    rxchariscomma : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxcharisk : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxclkcorcnt : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    rxdisperr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxnotintable : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxrundisp : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txbuferr : in STD_LOGIC;
    powerdown : out STD_LOGIC;
    txchardispmode : out STD_LOGIC_VECTOR ( 3 downto 0 );
    txchardispval : out STD_LOGIC_VECTOR ( 3 downto 0 );
    txcharisk : out STD_LOGIC_VECTOR ( 3 downto 0 );
    txdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    enablealign : out STD_LOGIC;
    gmii_txd_ch0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    gmii_tx_en_ch0 : in STD_LOGIC;
    gmii_tx_er_ch0 : in STD_LOGIC;
    gmii_rxd_ch0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gmii_rx_dv_ch0 : out STD_LOGIC;
    gmii_rx_er_ch0 : out STD_LOGIC;
    gmii_isolate_ch0 : out STD_LOGIC;
    an_interrupt_ch0 : out STD_LOGIC;
    phyad_ch0 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    mdc_ch0 : in STD_LOGIC;
    mdio_in_ch0 : in STD_LOGIC;
    mdio_out_ch0 : out STD_LOGIC;
    mdio_tri_ch0 : out STD_LOGIC;
    configuration_vector_ch0 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    configuration_valid_ch0 : in STD_LOGIC;
    status_vector_ch0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    an_adv_config_vector_ch0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    an_adv_config_val_ch0 : in STD_LOGIC;
    an_restart_config_ch0 : in STD_LOGIC;
    gmii_txd_ch1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    gmii_tx_en_ch1 : in STD_LOGIC;
    gmii_tx_er_ch1 : in STD_LOGIC;
    gmii_rxd_ch1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gmii_rx_dv_ch1 : out STD_LOGIC;
    gmii_rx_er_ch1 : out STD_LOGIC;
    gmii_isolate_ch1 : out STD_LOGIC;
    an_interrupt_ch1 : out STD_LOGIC;
    phyad_ch1 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    mdc_ch1 : in STD_LOGIC;
    mdio_in_ch1 : in STD_LOGIC;
    mdio_out_ch1 : out STD_LOGIC;
    mdio_tri_ch1 : out STD_LOGIC;
    configuration_vector_ch1 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    configuration_valid_ch1 : in STD_LOGIC;
    status_vector_ch1 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    an_adv_config_vector_ch1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    an_adv_config_val_ch1 : in STD_LOGIC;
    an_restart_config_ch1 : in STD_LOGIC;
    gmii_txd_ch2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    gmii_tx_en_ch2 : in STD_LOGIC;
    gmii_tx_er_ch2 : in STD_LOGIC;
    gmii_rxd_ch2 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gmii_rx_dv_ch2 : out STD_LOGIC;
    gmii_rx_er_ch2 : out STD_LOGIC;
    gmii_isolate_ch2 : out STD_LOGIC;
    an_interrupt_ch2 : out STD_LOGIC;
    phyad_ch2 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    mdc_ch2 : in STD_LOGIC;
    mdio_in_ch2 : in STD_LOGIC;
    mdio_out_ch2 : out STD_LOGIC;
    mdio_tri_ch2 : out STD_LOGIC;
    configuration_vector_ch2 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    configuration_valid_ch2 : in STD_LOGIC;
    status_vector_ch2 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    an_adv_config_vector_ch2 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    an_adv_config_val_ch2 : in STD_LOGIC;
    an_restart_config_ch2 : in STD_LOGIC;
    gmii_txd_ch3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    gmii_tx_en_ch3 : in STD_LOGIC;
    gmii_tx_er_ch3 : in STD_LOGIC;
    gmii_rxd_ch3 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gmii_rx_dv_ch3 : out STD_LOGIC;
    gmii_rx_er_ch3 : out STD_LOGIC;
    gmii_isolate_ch3 : out STD_LOGIC;
    an_interrupt_ch3 : out STD_LOGIC;
    phyad_ch3 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    mdc_ch3 : in STD_LOGIC;
    mdio_in_ch3 : in STD_LOGIC;
    mdio_out_ch3 : out STD_LOGIC;
    mdio_tri_ch3 : out STD_LOGIC;
    configuration_vector_ch3 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    configuration_valid_ch3 : in STD_LOGIC;
    status_vector_ch3 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    an_adv_config_vector_ch3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    an_adv_config_val_ch3 : in STD_LOGIC;
    an_restart_config_ch3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmii_0_TEST_quadsgmii_v3_4_6 : entity is "quadsgmii_v3_4_6";
  attribute c_component_name : string;
  attribute c_component_name of quadsgmii_0_TEST_quadsgmii_v3_4_6 : entity is "quadsgmii_0_TEST";
  attribute c_elaboration_transient_dir : string;
  attribute c_elaboration_transient_dir of quadsgmii_0_TEST_quadsgmii_v3_4_6 : entity is "BlankString";
  attribute c_family : string;
  attribute c_family of quadsgmii_0_TEST_quadsgmii_v3_4_6 : entity is "zynquplus";
  attribute c_gmii_or_mii_mode : string;
  attribute c_gmii_or_mii_mode of quadsgmii_0_TEST_quadsgmii_v3_4_6 : entity is "TRUE";
  attribute c_has_an : string;
  attribute c_has_an of quadsgmii_0_TEST_quadsgmii_v3_4_6 : entity is "TRUE";
  attribute c_has_mdio : string;
  attribute c_has_mdio of quadsgmii_0_TEST_quadsgmii_v3_4_6 : entity is "TRUE";
  attribute c_qsgmii_phy_mode : string;
  attribute c_qsgmii_phy_mode of quadsgmii_0_TEST_quadsgmii_v3_4_6 : entity is "FALSE";
  attribute c_rx_gmii_clk : string;
  attribute c_rx_gmii_clk of quadsgmii_0_TEST_quadsgmii_v3_4_6 : entity is "TXOUTCLK";
end quadsgmii_0_TEST_quadsgmii_v3_4_6;

architecture STRUCTURE of quadsgmii_0_TEST_quadsgmii_v3_4_6 is
  signal \<const0>\ : STD_LOGIC;
  signal \^status_vector_ch0\ : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \^status_vector_ch1\ : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \^status_vector_ch2\ : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \^status_vector_ch3\ : STD_LOGIC_VECTOR ( 13 downto 0 );
begin
  gmii_isolate_ch0 <= \<const0>\;
  gmii_isolate_ch1 <= \<const0>\;
  gmii_isolate_ch2 <= \<const0>\;
  gmii_isolate_ch3 <= \<const0>\;
  gt_channel_valid_ch0 <= \<const0>\;
  gt_channel_valid_ch1 <= \<const0>\;
  gt_channel_valid_ch2 <= \<const0>\;
  gt_channel_valid_ch3 <= \<const0>\;
  status_vector_ch0(15) <= \<const0>\;
  status_vector_ch0(14) <= \<const0>\;
  status_vector_ch0(13 downto 9) <= \^status_vector_ch0\(13 downto 9);
  status_vector_ch0(8) <= \<const0>\;
  status_vector_ch0(7 downto 0) <= \^status_vector_ch0\(7 downto 0);
  status_vector_ch1(15) <= \<const0>\;
  status_vector_ch1(14) <= \<const0>\;
  status_vector_ch1(13 downto 9) <= \^status_vector_ch1\(13 downto 9);
  status_vector_ch1(8) <= \<const0>\;
  status_vector_ch1(7 downto 0) <= \^status_vector_ch1\(7 downto 0);
  status_vector_ch2(15) <= \<const0>\;
  status_vector_ch2(14) <= \<const0>\;
  status_vector_ch2(13 downto 9) <= \^status_vector_ch2\(13 downto 9);
  status_vector_ch2(8) <= \<const0>\;
  status_vector_ch2(7 downto 0) <= \^status_vector_ch2\(7 downto 0);
  status_vector_ch3(15) <= \<const0>\;
  status_vector_ch3(14) <= \<const0>\;
  status_vector_ch3(13 downto 9) <= \^status_vector_ch3\(13 downto 9);
  status_vector_ch3(8) <= \<const0>\;
  status_vector_ch3(7 downto 0) <= \^status_vector_ch3\(7 downto 0);
  txchardispmode(3) <= \<const0>\;
  txchardispmode(2) <= \<const0>\;
  txchardispmode(1) <= \<const0>\;
  txchardispmode(0) <= \<const0>\;
  txchardispval(3) <= \<const0>\;
  txchardispval(2) <= \<const0>\;
  txchardispval(1) <= \<const0>\;
  txchardispval(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
qsgmii_inst: entity work.quadsgmii_0_TEST_QSGMII_GEN
     port map (
      MGT_RX_RESET => mgt_rx_reset,
      MGT_TX_RESET => mgt_tx_reset,
      an_interrupt_ch0 => an_interrupt_ch0,
      an_interrupt_ch1 => an_interrupt_ch1,
      an_interrupt_ch2 => an_interrupt_ch2,
      an_interrupt_ch3 => an_interrupt_ch3,
      dcm_locked => dcm_locked,
      enablealign => enablealign,
      gmii_rx_dv_ch0 => gmii_rx_dv_ch0,
      gmii_rx_dv_ch1 => gmii_rx_dv_ch1,
      gmii_rx_dv_ch2 => gmii_rx_dv_ch2,
      gmii_rx_dv_ch3 => gmii_rx_dv_ch3,
      gmii_rx_er_ch0 => gmii_rx_er_ch0,
      gmii_rx_er_ch1 => gmii_rx_er_ch1,
      gmii_rx_er_ch2 => gmii_rx_er_ch2,
      gmii_rx_er_ch3 => gmii_rx_er_ch3,
      gmii_rxd_ch0(7 downto 0) => gmii_rxd_ch0(7 downto 0),
      gmii_rxd_ch1(7 downto 0) => gmii_rxd_ch1(7 downto 0),
      gmii_rxd_ch2(7 downto 0) => gmii_rxd_ch2(7 downto 0),
      gmii_rxd_ch3(7 downto 0) => gmii_rxd_ch3(7 downto 0),
      gmii_tx_en_ch0 => gmii_tx_en_ch0,
      gmii_tx_en_ch1 => gmii_tx_en_ch1,
      gmii_tx_en_ch2 => gmii_tx_en_ch2,
      gmii_tx_en_ch3 => gmii_tx_en_ch3,
      gmii_tx_er_ch0 => gmii_tx_er_ch0,
      gmii_tx_er_ch1 => gmii_tx_er_ch1,
      gmii_tx_er_ch2 => gmii_tx_er_ch2,
      gmii_tx_er_ch3 => gmii_tx_er_ch3,
      gmii_txd_ch0(7 downto 0) => gmii_txd_ch0(7 downto 0),
      gmii_txd_ch1(7 downto 0) => gmii_txd_ch1(7 downto 0),
      gmii_txd_ch2(7 downto 0) => gmii_txd_ch2(7 downto 0),
      gmii_txd_ch3(7 downto 0) => gmii_txd_ch3(7 downto 0),
      link_timer_value_ch0(8 downto 0) => link_timer_value_ch0(8 downto 0),
      link_timer_value_ch1(8 downto 0) => link_timer_value_ch1(8 downto 0),
      link_timer_value_ch2(8 downto 0) => link_timer_value_ch2(8 downto 0),
      link_timer_value_ch3(8 downto 0) => link_timer_value_ch3(8 downto 0),
      mdc_ch0 => mdc_ch0,
      mdc_ch1 => mdc_ch1,
      mdc_ch2 => mdc_ch2,
      mdc_ch3 => mdc_ch3,
      mdio_in_ch0 => mdio_in_ch0,
      mdio_in_ch1 => mdio_in_ch1,
      mdio_in_ch2 => mdio_in_ch2,
      mdio_in_ch3 => mdio_in_ch3,
      mdio_out_ch0 => mdio_out_ch0,
      mdio_out_ch1 => mdio_out_ch1,
      mdio_out_ch2 => mdio_out_ch2,
      mdio_out_ch3 => mdio_out_ch3,
      mdio_tri_ch0 => mdio_tri_ch0,
      mdio_tri_ch1 => mdio_tri_ch1,
      mdio_tri_ch2 => mdio_tri_ch2,
      mdio_tri_ch3 => mdio_tri_ch3,
      phyad_ch0(4 downto 0) => phyad_ch0(4 downto 0),
      phyad_ch1(4 downto 0) => phyad_ch1(4 downto 0),
      phyad_ch2(4 downto 0) => phyad_ch2(4 downto 0),
      phyad_ch3(4 downto 0) => phyad_ch3(4 downto 0),
      powerdown => powerdown,
      reset => reset,
      reset_done => reset_done,
      rxchariscomma(3 downto 0) => rxchariscomma(3 downto 0),
      rxcharisk(3 downto 0) => rxcharisk(3 downto 0),
      rxdata(31 downto 0) => rxdata(31 downto 0),
      rxdisperr(3 downto 0) => rxdisperr(3 downto 0),
      rxnotintable(3 downto 0) => rxnotintable(3 downto 0),
      rxrecclk => rxrecclk,
      signal_detect => signal_detect,
      status_vector_ch0(12 downto 8) => \^status_vector_ch0\(13 downto 9),
      status_vector_ch0(7 downto 0) => \^status_vector_ch0\(7 downto 0),
      status_vector_ch1(12 downto 8) => \^status_vector_ch1\(13 downto 9),
      status_vector_ch1(7 downto 0) => \^status_vector_ch1\(7 downto 0),
      status_vector_ch2(12 downto 8) => \^status_vector_ch2\(13 downto 9),
      status_vector_ch2(7 downto 0) => \^status_vector_ch2\(7 downto 0),
      status_vector_ch3(12 downto 8) => \^status_vector_ch3\(13 downto 9),
      status_vector_ch3(7 downto 0) => \^status_vector_ch3\(7 downto 0),
      txbuferr => txbuferr,
      txcharisk(3 downto 0) => txcharisk(3 downto 0),
      txdata(31 downto 0) => txdata(31 downto 0),
      userclk => userclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity quadsgmii_0_TEST_quadsgmii_0_TEST_gt_gtwizard_top is
  port (
    gtwiz_userclk_tx_reset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_tx_active_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_tx_srcclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_tx_usrclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_tx_usrclk2_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_tx_active_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_rx_reset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_rx_active_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_rx_srcclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_rx_usrclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_rx_usrclk2_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_rx_active_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_buffbypass_tx_reset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_buffbypass_tx_start_user_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_buffbypass_tx_done_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_buffbypass_tx_error_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_buffbypass_rx_reset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_buffbypass_rx_start_user_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_buffbypass_rx_done_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_buffbypass_rx_error_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_clk_freerun_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_all_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_tx_pll_and_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_tx_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_pll_and_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_tx_done_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_done_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_qpll0lock_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_qpll1lock_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_cdr_stable_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_tx_done_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_done_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_qpll0reset_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_qpll1reset_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_gthe3_cpll_cal_txoutclk_period_in : in STD_LOGIC_VECTOR ( 17 downto 0 );
    gtwiz_gthe3_cpll_cal_cnt_tol_in : in STD_LOGIC_VECTOR ( 17 downto 0 );
    gtwiz_gthe3_cpll_cal_bufg_ce_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_gthe4_cpll_cal_txoutclk_period_in : in STD_LOGIC_VECTOR ( 17 downto 0 );
    gtwiz_gthe4_cpll_cal_cnt_tol_in : in STD_LOGIC_VECTOR ( 17 downto 0 );
    gtwiz_gthe4_cpll_cal_bufg_ce_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_gtye4_cpll_cal_txoutclk_period_in : in STD_LOGIC_VECTOR ( 17 downto 0 );
    gtwiz_gtye4_cpll_cal_cnt_tol_in : in STD_LOGIC_VECTOR ( 17 downto 0 );
    gtwiz_gtye4_cpll_cal_bufg_ce_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userdata_tx_in : in STD_LOGIC_VECTOR ( 31 downto 0 );
    gtwiz_userdata_rx_out : out STD_LOGIC_VECTOR ( 31 downto 0 );
    bgbypassb_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    bgmonitorenb_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    bgpdb_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    bgrcalovrd_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    bgrcalovrdenb_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpaddr_common_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    drpclk_common_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpdi_common_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    drpen_common_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpwe_common_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtgrefclk0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtgrefclk1_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtnorthrefclk00_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtnorthrefclk01_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtnorthrefclk10_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtnorthrefclk11_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrefclk00_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrefclk01_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrefclk10_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrefclk11_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtsouthrefclk00_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtsouthrefclk01_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtsouthrefclk10_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtsouthrefclk11_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    pcierateqpll0_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    pcierateqpll1_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    pmarsvd0_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    pmarsvd1_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    qpll0clkrsvd0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0clkrsvd1_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0fbdiv_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    qpll0lockdetclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0locken_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0pd_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0refclksel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    qpll0reset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1clkrsvd0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1clkrsvd1_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1fbdiv_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    qpll1lockdetclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1locken_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1pd_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1refclksel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    qpll1reset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpllrsvd1_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    qpllrsvd2_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    qpllrsvd3_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    qpllrsvd4_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rcalenb_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    sdm0data_in : in STD_LOGIC_VECTOR ( 24 downto 0 );
    sdm0reset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    sdm0toggle_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    sdm0width_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    sdm1data_in : in STD_LOGIC_VECTOR ( 24 downto 0 );
    sdm1reset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    sdm1toggle_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    sdm1width_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    tcongpi_in : in STD_LOGIC_VECTOR ( 9 downto 0 );
    tconpowerup_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    tconreset_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    tconrsvdin1_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ubcfgstreamen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubdo_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubdrdy_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubenable_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubgpi_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubintr_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubiolmbrst_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubmbrst_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubmdmcapture_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubmdmdbgrst_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubmdmdbgupdate_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubmdmregen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubmdmshift_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubmdmsysrst_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubmdmtck_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubmdmtdi_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpdo_common_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    drprdy_common_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    pmarsvdout0_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    pmarsvdout1_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    qpll0fbclklost_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0lock_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0outclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0outrefclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0refclklost_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1fbclklost_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1lock_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1outclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1outrefclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1refclklost_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qplldmonitor0_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    qplldmonitor1_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    refclkoutmonitor0_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    refclkoutmonitor1_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxrecclk0_sel_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxrecclk1_sel_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxrecclk0sel_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxrecclk1sel_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    sdm0finalout_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    sdm0testdata_out : out STD_LOGIC_VECTOR ( 14 downto 0 );
    sdm1finalout_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    sdm1testdata_out : out STD_LOGIC_VECTOR ( 14 downto 0 );
    tcongpo_out : out STD_LOGIC_VECTOR ( 9 downto 0 );
    tconrsvdout0_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    ubdaddr_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    ubden_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    ubdi_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    ubdwe_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    ubmdmtdo_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    ubrsvdout_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    ubtxuart_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    cdrstepdir_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    cdrstepsq_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    cdrstepsx_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    cfgreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    clkrsvd0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    clkrsvd1_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    cpllfreqlock_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    cplllockdetclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    cplllocken_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    cpllpd_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    cpllrefclksel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    cpllreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    dmonfiforeset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    dmonitorclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpaddr_in : in STD_LOGIC_VECTOR ( 9 downto 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpdi_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    drpen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drprst_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpwe_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    elpcaldvorwren_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    elpcalpaorwren_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    evoddphicaldone_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    evoddphicalstart_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    evoddphidrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    evoddphidwren_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    evoddphixrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    evoddphixwren_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    eyescanmode_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    eyescanreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    eyescantrigger_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    freqos_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtgrefclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gthrxn_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gthrxp_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtnorthrefclk0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtnorthrefclk1_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrefclk0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrefclk1_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtresetsel_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrsvd_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gtrxreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrxresetsel_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtsouthrefclk0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtsouthrefclk1_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gttxreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gttxresetsel_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    incpctrl_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtyrxn_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtyrxp_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    loopback_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    looprsvd_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    lpbkrxtxseren_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    lpbktxrxseren_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    pcieeqrxeqadaptdone_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    pcierstidle_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    pciersttxsyncstart_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    pcieuserratedone_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    pcsrsvdin_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    pcsrsvdin2_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    pmarsvdin_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0clk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0freqlock_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0refclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1clk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1freqlock_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1refclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    resetovrd_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rstclkentx_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rx8b10ben_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxafecfoken_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxbufreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxcdrfreqreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxcdrhold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxcdrovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxcdrreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxcdrresetrsv_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxchbonden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxchbondi_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    rxchbondlevel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxchbondmaster_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxchbondslave_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxckcalreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxckcalstart_in : in STD_LOGIC_VECTOR ( 6 downto 0 );
    rxcommadeten_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfeagcctrl_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rxdccforcestart_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfeagchold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfeagcovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfecfokfcnum_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfecfokfen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfecfokfpulse_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfecfokhold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfecfokovren_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfekhhold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfekhovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfelfhold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfelfovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfelpmreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap10hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap10ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap11hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap11ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap12hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap12ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap13hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap13ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap14hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap14ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap15hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap15ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap2hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap2ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap3hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap3ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap4hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap4ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap5hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap5ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap6hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap6ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap7hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap7ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap8hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap8ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap9hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap9ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfeuthold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfeutovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfevphold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfevpovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfevsen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfexyden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdlybypass_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdlyen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdlyovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdlysreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxelecidlemode_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rxeqtraining_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxgearboxslip_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlatclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlpmen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlpmgchold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlpmgcovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlpmhfhold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlpmhfovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlpmlfhold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlpmlfklovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlpmoshold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlpmosovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxmcommaalignen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxmonitorsel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rxoobreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxoscalreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxoshold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxosintcfg_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxosinten_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxosinthold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxosintovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxosintstrobe_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxosinttestovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxosovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxoutclksel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxpcommaalignen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxpcsreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxpd_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rxphalign_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxphalignen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxphdlypd_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxphdlyreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxphovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxpllclksel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rxpmareset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxpolarity_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxprbscntreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxprbssel_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxprogdivreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxqpien_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxrate_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxratemode_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxslide_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxslipoutclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxslippma_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxsyncallin_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxsyncin_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxsyncmode_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxsysclksel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rxtermination_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxuserrdy_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxusrclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxusrclk2_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    sigvalidclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    tstin_in : in STD_LOGIC_VECTOR ( 19 downto 0 );
    tx8b10bbypass_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tx8b10ben_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txbufdiffctrl_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txcominit_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txcomsas_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txcomwake_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txctrl0_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    txctrl1_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    txctrl2_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    txdata_in : in STD_LOGIC_VECTOR ( 127 downto 0 );
    txdataextendrsvd_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    txdccforcestart_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txdccreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txdeemph_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    txdetectrx_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txdiffctrl_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    txdiffpd_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txdlybypass_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txdlyen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txdlyhold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txdlyovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txdlysreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txdlyupdown_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txelecidle_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txelforcestart_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txheader_in : in STD_LOGIC_VECTOR ( 5 downto 0 );
    txinhibit_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txlatclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txlfpstreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txlfpsu2lpexit_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txlfpsu3wake_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txmaincursor_in : in STD_LOGIC_VECTOR ( 6 downto 0 );
    txmargin_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    txmuxdcdexhold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txmuxdcdorwren_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txoneszeros_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txoutclksel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    txpcsreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpd_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    txpdelecidlemode_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txphalign_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txphalignen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txphdlypd_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txphdlyreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txphdlytstclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txphinit_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txphovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpippmen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpippmovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpippmpd_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpippmsel_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpippmstepsize_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    txpisopd_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpllclksel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    txpmareset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpolarity_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpostcursor_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    txpostcursorinv_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txprbsforceerr_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txprbssel_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txprecursor_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    txprecursorinv_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txprogdivreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txqpibiasen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txqpistrongpdown_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txqpiweakpup_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txrate_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    txratemode_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txsequence_in : in STD_LOGIC_VECTOR ( 6 downto 0 );
    txswing_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txsyncallin_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txsyncin_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txsyncmode_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txsysclksel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    txuserrdy_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txusrclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txusrclk2_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    bufgtce_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    bufgtcemask_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    bufgtdiv_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    bufgtreset_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    bufgtrstmask_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    cpllfbclklost_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    cplllock_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    cpllrefclklost_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    dmonitorout_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    dmonitoroutclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    drpdo_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    drprdy_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    eyescandataerror_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gthtxn_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gthtxp_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtpowergood_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtrefclkmonitor_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtytxn_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtytxp_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    pcierategen3_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    pcierateidle_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    pcierateqpllpd_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    pcierateqpllreset_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    pciesynctxsyncdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    pcieusergen3rdy_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    pcieuserphystatusrst_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    pcieuserratestart_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    pcsrsvdout_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    phystatus_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    pinrsrvdas_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    powerpresent_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    resetexception_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxbufstatus_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxbyteisaligned_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxbyterealign_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxcdrlock_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxcdrphdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxchanbondseq_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxchanisaligned_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxchanrealign_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxchbondo_out : out STD_LOGIC_VECTOR ( 4 downto 0 );
    rxckcaldone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxclkcorcnt_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxcominitdet_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxcommadet_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxcomsasdet_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxcomwakedet_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxctrl0_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    rxctrl1_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    rxctrl2_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxctrl3_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxdata_out : out STD_LOGIC_VECTOR ( 127 downto 0 );
    rxdataextendrsvd_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxdatavalid_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxdlysresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxelecidle_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxheader_out : out STD_LOGIC_VECTOR ( 5 downto 0 );
    rxheadervalid_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxlfpstresetdet_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxlfpsu2lpexitdet_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxlfpsu3wakedet_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxmonitorout_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxosintdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxosintstarted_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxosintstrobedone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxosintstrobestarted_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxoutclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxoutclkfabric_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxoutclkpcs_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxphaligndone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxphalignerr_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxpmaresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxprbserr_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxprbslocked_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxprgdivresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxqpisenn_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxqpisenp_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxratedone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxrecclkout_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxsliderdy_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxslipdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxslipoutclkrdy_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxslippmardy_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxstartofseq_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxstatus_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxsyncdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxsyncout_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxvalid_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txbufstatus_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    txcomfinish_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txdccdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txdlysresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txoutclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txoutclkfabric_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txoutclkpcs_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txphaligndone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txphinitdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txpmaresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txprgdivresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txqpisenn_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txqpisenp_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txratedone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txsyncdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txsyncout_out : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute C_CHANNEL_ENABLE : string;
  attribute C_CHANNEL_ENABLE of quadsgmii_0_TEST_quadsgmii_0_TEST_gt_gtwizard_top : entity is "192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001";
  attribute C_COMMON_SCALING_FACTOR : integer;
  attribute C_COMMON_SCALING_FACTOR of quadsgmii_0_TEST_quadsgmii_0_TEST_gt_gtwizard_top : entity is 1;
  attribute C_CPLL_VCO_FREQUENCY : string;
  attribute C_CPLL_VCO_FREQUENCY of quadsgmii_0_TEST_quadsgmii_0_TEST_gt_gtwizard_top : entity is "2500.000000";
  attribute C_ENABLE_COMMON_USRCLK : integer;
  attribute C_ENABLE_COMMON_USRCLK of quadsgmii_0_TEST_quadsgmii_0_TEST_gt_gtwizard_top : entity is 0;
  attribute C_FORCE_COMMONS : integer;
  attribute C_FORCE_COMMONS of quadsgmii_0_TEST_quadsgmii_0_TEST_gt_gtwizard_top : entity is 0;
  attribute C_FREERUN_FREQUENCY : string;
  attribute C_FREERUN_FREQUENCY of quadsgmii_0_TEST_quadsgmii_0_TEST_gt_gtwizard_top : entity is "75.000000";
  attribute C_GT_REV : integer;
  attribute C_GT_REV of quadsgmii_0_TEST_quadsgmii_0_TEST_gt_gtwizard_top : entity is 57;
  attribute C_GT_TYPE : integer;
  attribute C_GT_TYPE of quadsgmii_0_TEST_quadsgmii_0_TEST_gt_gtwizard_top : entity is 2;
  attribute C_INCLUDE_CPLL_CAL : integer;
  attribute C_INCLUDE_CPLL_CAL of quadsgmii_0_TEST_quadsgmii_0_TEST_gt_gtwizard_top : entity is 2;
  attribute C_LOCATE_COMMON : integer;
  attribute C_LOCATE_COMMON of quadsgmii_0_TEST_quadsgmii_0_TEST_gt_gtwizard_top : entity is 0;
  attribute C_LOCATE_IN_SYSTEM_IBERT_CORE : integer;
  attribute C_LOCATE_IN_SYSTEM_IBERT_CORE of quadsgmii_0_TEST_quadsgmii_0_TEST_gt_gtwizard_top : entity is 2;
  attribute C_LOCATE_RESET_CONTROLLER : integer;
  attribute C_LOCATE_RESET_CONTROLLER of quadsgmii_0_TEST_quadsgmii_0_TEST_gt_gtwizard_top : entity is 0;
  attribute C_LOCATE_RX_BUFFER_BYPASS_CONTROLLER : integer;
  attribute C_LOCATE_RX_BUFFER_BYPASS_CONTROLLER of quadsgmii_0_TEST_quadsgmii_0_TEST_gt_gtwizard_top : entity is 0;
  attribute C_LOCATE_RX_USER_CLOCKING : integer;
  attribute C_LOCATE_RX_USER_CLOCKING of quadsgmii_0_TEST_quadsgmii_0_TEST_gt_gtwizard_top : entity is 1;
  attribute C_LOCATE_TX_BUFFER_BYPASS_CONTROLLER : integer;
  attribute C_LOCATE_TX_BUFFER_BYPASS_CONTROLLER of quadsgmii_0_TEST_quadsgmii_0_TEST_gt_gtwizard_top : entity is 0;
  attribute C_LOCATE_TX_USER_CLOCKING : integer;
  attribute C_LOCATE_TX_USER_CLOCKING of quadsgmii_0_TEST_quadsgmii_0_TEST_gt_gtwizard_top : entity is 1;
  attribute C_LOCATE_USER_DATA_WIDTH_SIZING : integer;
  attribute C_LOCATE_USER_DATA_WIDTH_SIZING of quadsgmii_0_TEST_quadsgmii_0_TEST_gt_gtwizard_top : entity is 0;
  attribute C_PCIE_CORECLK_FREQ : integer;
  attribute C_PCIE_CORECLK_FREQ of quadsgmii_0_TEST_quadsgmii_0_TEST_gt_gtwizard_top : entity is 250;
  attribute C_PCIE_ENABLE : integer;
  attribute C_PCIE_ENABLE of quadsgmii_0_TEST_quadsgmii_0_TEST_gt_gtwizard_top : entity is 0;
  attribute C_RESET_CONTROLLER_INSTANCE_CTRL : integer;
  attribute C_RESET_CONTROLLER_INSTANCE_CTRL of quadsgmii_0_TEST_quadsgmii_0_TEST_gt_gtwizard_top : entity is 0;
  attribute C_RESET_SEQUENCE_INTERVAL : integer;
  attribute C_RESET_SEQUENCE_INTERVAL of quadsgmii_0_TEST_quadsgmii_0_TEST_gt_gtwizard_top : entity is 0;
  attribute C_RX_BUFFBYPASS_MODE : integer;
  attribute C_RX_BUFFBYPASS_MODE of quadsgmii_0_TEST_quadsgmii_0_TEST_gt_gtwizard_top : entity is 0;
  attribute C_RX_BUFFER_BYPASS_INSTANCE_CTRL : integer;
  attribute C_RX_BUFFER_BYPASS_INSTANCE_CTRL of quadsgmii_0_TEST_quadsgmii_0_TEST_gt_gtwizard_top : entity is 0;
  attribute C_RX_BUFFER_MODE : integer;
  attribute C_RX_BUFFER_MODE of quadsgmii_0_TEST_quadsgmii_0_TEST_gt_gtwizard_top : entity is 1;
  attribute C_RX_CB_DISP : string;
  attribute C_RX_CB_DISP of quadsgmii_0_TEST_quadsgmii_0_TEST_gt_gtwizard_top : entity is "8'b00000000";
  attribute C_RX_CB_K : string;
  attribute C_RX_CB_K of quadsgmii_0_TEST_quadsgmii_0_TEST_gt_gtwizard_top : entity is "8'b00000000";
  attribute C_RX_CB_LEN_SEQ : integer;
  attribute C_RX_CB_LEN_SEQ of quadsgmii_0_TEST_quadsgmii_0_TEST_gt_gtwizard_top : entity is 1;
  attribute C_RX_CB_MAX_LEVEL : integer;
  attribute C_RX_CB_MAX_LEVEL of quadsgmii_0_TEST_quadsgmii_0_TEST_gt_gtwizard_top : entity is 1;
  attribute C_RX_CB_NUM_SEQ : integer;
  attribute C_RX_CB_NUM_SEQ of quadsgmii_0_TEST_quadsgmii_0_TEST_gt_gtwizard_top : entity is 0;
  attribute C_RX_CB_VAL : string;
  attribute C_RX_CB_VAL of quadsgmii_0_TEST_quadsgmii_0_TEST_gt_gtwizard_top : entity is "80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute C_RX_CC_DISP : string;
  attribute C_RX_CC_DISP of quadsgmii_0_TEST_quadsgmii_0_TEST_gt_gtwizard_top : entity is "8'b00000000";
  attribute C_RX_CC_ENABLE : integer;
  attribute C_RX_CC_ENABLE of quadsgmii_0_TEST_quadsgmii_0_TEST_gt_gtwizard_top : entity is 0;
  attribute C_RX_CC_K : string;
  attribute C_RX_CC_K of quadsgmii_0_TEST_quadsgmii_0_TEST_gt_gtwizard_top : entity is "8'b00000000";
  attribute C_RX_CC_LEN_SEQ : integer;
  attribute C_RX_CC_LEN_SEQ of quadsgmii_0_TEST_quadsgmii_0_TEST_gt_gtwizard_top : entity is 1;
  attribute C_RX_CC_NUM_SEQ : integer;
  attribute C_RX_CC_NUM_SEQ of quadsgmii_0_TEST_quadsgmii_0_TEST_gt_gtwizard_top : entity is 0;
  attribute C_RX_CC_PERIODICITY : integer;
  attribute C_RX_CC_PERIODICITY of quadsgmii_0_TEST_quadsgmii_0_TEST_gt_gtwizard_top : entity is 5000;
  attribute C_RX_CC_VAL : string;
  attribute C_RX_CC_VAL of quadsgmii_0_TEST_quadsgmii_0_TEST_gt_gtwizard_top : entity is "80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute C_RX_COMMA_M_ENABLE : integer;
  attribute C_RX_COMMA_M_ENABLE of quadsgmii_0_TEST_quadsgmii_0_TEST_gt_gtwizard_top : entity is 1;
  attribute C_RX_COMMA_M_VAL : string;
  attribute C_RX_COMMA_M_VAL of quadsgmii_0_TEST_quadsgmii_0_TEST_gt_gtwizard_top : entity is "10'b1010000011";
  attribute C_RX_COMMA_P_ENABLE : integer;
  attribute C_RX_COMMA_P_ENABLE of quadsgmii_0_TEST_quadsgmii_0_TEST_gt_gtwizard_top : entity is 1;
  attribute C_RX_COMMA_P_VAL : string;
  attribute C_RX_COMMA_P_VAL of quadsgmii_0_TEST_quadsgmii_0_TEST_gt_gtwizard_top : entity is "10'b0101111100";
  attribute C_RX_DATA_DECODING : integer;
  attribute C_RX_DATA_DECODING of quadsgmii_0_TEST_quadsgmii_0_TEST_gt_gtwizard_top : entity is 1;
  attribute C_RX_ENABLE : integer;
  attribute C_RX_ENABLE of quadsgmii_0_TEST_quadsgmii_0_TEST_gt_gtwizard_top : entity is 1;
  attribute C_RX_INT_DATA_WIDTH : integer;
  attribute C_RX_INT_DATA_WIDTH of quadsgmii_0_TEST_quadsgmii_0_TEST_gt_gtwizard_top : entity is 40;
  attribute C_RX_LINE_RATE : string;
  attribute C_RX_LINE_RATE of quadsgmii_0_TEST_quadsgmii_0_TEST_gt_gtwizard_top : entity is "5.000000";
  attribute C_RX_MASTER_CHANNEL_IDX : integer;
  attribute C_RX_MASTER_CHANNEL_IDX of quadsgmii_0_TEST_quadsgmii_0_TEST_gt_gtwizard_top : entity is 0;
  attribute C_RX_OUTCLK_BUFG_GT_DIV : integer;
  attribute C_RX_OUTCLK_BUFG_GT_DIV of quadsgmii_0_TEST_quadsgmii_0_TEST_gt_gtwizard_top : entity is 1;
  attribute C_RX_OUTCLK_FREQUENCY : string;
  attribute C_RX_OUTCLK_FREQUENCY of quadsgmii_0_TEST_quadsgmii_0_TEST_gt_gtwizard_top : entity is "125.000000";
  attribute C_RX_OUTCLK_SOURCE : integer;
  attribute C_RX_OUTCLK_SOURCE of quadsgmii_0_TEST_quadsgmii_0_TEST_gt_gtwizard_top : entity is 1;
  attribute C_RX_PLL_TYPE : integer;
  attribute C_RX_PLL_TYPE of quadsgmii_0_TEST_quadsgmii_0_TEST_gt_gtwizard_top : entity is 2;
  attribute C_RX_RECCLK_OUTPUT : string;
  attribute C_RX_RECCLK_OUTPUT of quadsgmii_0_TEST_quadsgmii_0_TEST_gt_gtwizard_top : entity is "192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute C_RX_REFCLK_FREQUENCY : string;
  attribute C_RX_REFCLK_FREQUENCY of quadsgmii_0_TEST_quadsgmii_0_TEST_gt_gtwizard_top : entity is "125.000000";
  attribute C_RX_SLIDE_MODE : integer;
  attribute C_RX_SLIDE_MODE of quadsgmii_0_TEST_quadsgmii_0_TEST_gt_gtwizard_top : entity is 0;
  attribute C_RX_USER_CLOCKING_CONTENTS : integer;
  attribute C_RX_USER_CLOCKING_CONTENTS of quadsgmii_0_TEST_quadsgmii_0_TEST_gt_gtwizard_top : entity is 0;
  attribute C_RX_USER_CLOCKING_INSTANCE_CTRL : integer;
  attribute C_RX_USER_CLOCKING_INSTANCE_CTRL of quadsgmii_0_TEST_quadsgmii_0_TEST_gt_gtwizard_top : entity is 0;
  attribute C_RX_USER_CLOCKING_RATIO_FSRC_FUSRCLK : integer;
  attribute C_RX_USER_CLOCKING_RATIO_FSRC_FUSRCLK of quadsgmii_0_TEST_quadsgmii_0_TEST_gt_gtwizard_top : entity is 1;
  attribute C_RX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 : integer;
  attribute C_RX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 of quadsgmii_0_TEST_quadsgmii_0_TEST_gt_gtwizard_top : entity is 1;
  attribute C_RX_USER_CLOCKING_SOURCE : integer;
  attribute C_RX_USER_CLOCKING_SOURCE of quadsgmii_0_TEST_quadsgmii_0_TEST_gt_gtwizard_top : entity is 0;
  attribute C_RX_USER_DATA_WIDTH : integer;
  attribute C_RX_USER_DATA_WIDTH of quadsgmii_0_TEST_quadsgmii_0_TEST_gt_gtwizard_top : entity is 32;
  attribute C_RX_USRCLK2_FREQUENCY : string;
  attribute C_RX_USRCLK2_FREQUENCY of quadsgmii_0_TEST_quadsgmii_0_TEST_gt_gtwizard_top : entity is "125.000000";
  attribute C_RX_USRCLK_FREQUENCY : string;
  attribute C_RX_USRCLK_FREQUENCY of quadsgmii_0_TEST_quadsgmii_0_TEST_gt_gtwizard_top : entity is "125.000000";
  attribute C_SECONDARY_QPLL_ENABLE : integer;
  attribute C_SECONDARY_QPLL_ENABLE of quadsgmii_0_TEST_quadsgmii_0_TEST_gt_gtwizard_top : entity is 0;
  attribute C_SECONDARY_QPLL_REFCLK_FREQUENCY : string;
  attribute C_SECONDARY_QPLL_REFCLK_FREQUENCY of quadsgmii_0_TEST_quadsgmii_0_TEST_gt_gtwizard_top : entity is "257.812500";
  attribute C_SIM_CPLL_CAL_BYPASS : integer;
  attribute C_SIM_CPLL_CAL_BYPASS of quadsgmii_0_TEST_quadsgmii_0_TEST_gt_gtwizard_top : entity is 1;
  attribute C_TOTAL_NUM_CHANNELS : integer;
  attribute C_TOTAL_NUM_CHANNELS of quadsgmii_0_TEST_quadsgmii_0_TEST_gt_gtwizard_top : entity is 1;
  attribute C_TOTAL_NUM_COMMONS : integer;
  attribute C_TOTAL_NUM_COMMONS of quadsgmii_0_TEST_quadsgmii_0_TEST_gt_gtwizard_top : entity is 0;
  attribute C_TOTAL_NUM_COMMONS_EXAMPLE : integer;
  attribute C_TOTAL_NUM_COMMONS_EXAMPLE of quadsgmii_0_TEST_quadsgmii_0_TEST_gt_gtwizard_top : entity is 0;
  attribute C_TXPROGDIV_FREQ_ENABLE : integer;
  attribute C_TXPROGDIV_FREQ_ENABLE of quadsgmii_0_TEST_quadsgmii_0_TEST_gt_gtwizard_top : entity is 0;
  attribute C_TXPROGDIV_FREQ_SOURCE : integer;
  attribute C_TXPROGDIV_FREQ_SOURCE of quadsgmii_0_TEST_quadsgmii_0_TEST_gt_gtwizard_top : entity is 2;
  attribute C_TXPROGDIV_FREQ_VAL : string;
  attribute C_TXPROGDIV_FREQ_VAL of quadsgmii_0_TEST_quadsgmii_0_TEST_gt_gtwizard_top : entity is "125.000000";
  attribute C_TX_BUFFBYPASS_MODE : integer;
  attribute C_TX_BUFFBYPASS_MODE of quadsgmii_0_TEST_quadsgmii_0_TEST_gt_gtwizard_top : entity is 0;
  attribute C_TX_BUFFER_BYPASS_INSTANCE_CTRL : integer;
  attribute C_TX_BUFFER_BYPASS_INSTANCE_CTRL of quadsgmii_0_TEST_quadsgmii_0_TEST_gt_gtwizard_top : entity is 0;
  attribute C_TX_BUFFER_MODE : integer;
  attribute C_TX_BUFFER_MODE of quadsgmii_0_TEST_quadsgmii_0_TEST_gt_gtwizard_top : entity is 1;
  attribute C_TX_DATA_ENCODING : integer;
  attribute C_TX_DATA_ENCODING of quadsgmii_0_TEST_quadsgmii_0_TEST_gt_gtwizard_top : entity is 1;
  attribute C_TX_ENABLE : integer;
  attribute C_TX_ENABLE of quadsgmii_0_TEST_quadsgmii_0_TEST_gt_gtwizard_top : entity is 1;
  attribute C_TX_INT_DATA_WIDTH : integer;
  attribute C_TX_INT_DATA_WIDTH of quadsgmii_0_TEST_quadsgmii_0_TEST_gt_gtwizard_top : entity is 40;
  attribute C_TX_LINE_RATE : string;
  attribute C_TX_LINE_RATE of quadsgmii_0_TEST_quadsgmii_0_TEST_gt_gtwizard_top : entity is "5.000000";
  attribute C_TX_MASTER_CHANNEL_IDX : integer;
  attribute C_TX_MASTER_CHANNEL_IDX of quadsgmii_0_TEST_quadsgmii_0_TEST_gt_gtwizard_top : entity is 0;
  attribute C_TX_OUTCLK_BUFG_GT_DIV : integer;
  attribute C_TX_OUTCLK_BUFG_GT_DIV of quadsgmii_0_TEST_quadsgmii_0_TEST_gt_gtwizard_top : entity is 1;
  attribute C_TX_OUTCLK_FREQUENCY : string;
  attribute C_TX_OUTCLK_FREQUENCY of quadsgmii_0_TEST_quadsgmii_0_TEST_gt_gtwizard_top : entity is "125.000000";
  attribute C_TX_OUTCLK_SOURCE : integer;
  attribute C_TX_OUTCLK_SOURCE of quadsgmii_0_TEST_quadsgmii_0_TEST_gt_gtwizard_top : entity is 1;
  attribute C_TX_PLL_TYPE : integer;
  attribute C_TX_PLL_TYPE of quadsgmii_0_TEST_quadsgmii_0_TEST_gt_gtwizard_top : entity is 2;
  attribute C_TX_REFCLK_FREQUENCY : string;
  attribute C_TX_REFCLK_FREQUENCY of quadsgmii_0_TEST_quadsgmii_0_TEST_gt_gtwizard_top : entity is "125.000000";
  attribute C_TX_USER_CLOCKING_CONTENTS : integer;
  attribute C_TX_USER_CLOCKING_CONTENTS of quadsgmii_0_TEST_quadsgmii_0_TEST_gt_gtwizard_top : entity is 0;
  attribute C_TX_USER_CLOCKING_INSTANCE_CTRL : integer;
  attribute C_TX_USER_CLOCKING_INSTANCE_CTRL of quadsgmii_0_TEST_quadsgmii_0_TEST_gt_gtwizard_top : entity is 0;
  attribute C_TX_USER_CLOCKING_RATIO_FSRC_FUSRCLK : integer;
  attribute C_TX_USER_CLOCKING_RATIO_FSRC_FUSRCLK of quadsgmii_0_TEST_quadsgmii_0_TEST_gt_gtwizard_top : entity is 1;
  attribute C_TX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 : integer;
  attribute C_TX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 of quadsgmii_0_TEST_quadsgmii_0_TEST_gt_gtwizard_top : entity is 1;
  attribute C_TX_USER_CLOCKING_SOURCE : integer;
  attribute C_TX_USER_CLOCKING_SOURCE of quadsgmii_0_TEST_quadsgmii_0_TEST_gt_gtwizard_top : entity is 0;
  attribute C_TX_USER_DATA_WIDTH : integer;
  attribute C_TX_USER_DATA_WIDTH of quadsgmii_0_TEST_quadsgmii_0_TEST_gt_gtwizard_top : entity is 32;
  attribute C_TX_USRCLK2_FREQUENCY : string;
  attribute C_TX_USRCLK2_FREQUENCY of quadsgmii_0_TEST_quadsgmii_0_TEST_gt_gtwizard_top : entity is "125.000000";
  attribute C_TX_USRCLK_FREQUENCY : string;
  attribute C_TX_USRCLK_FREQUENCY of quadsgmii_0_TEST_quadsgmii_0_TEST_gt_gtwizard_top : entity is "125.000000";
  attribute C_USER_GTPOWERGOOD_DELAY_EN : integer;
  attribute C_USER_GTPOWERGOOD_DELAY_EN of quadsgmii_0_TEST_quadsgmii_0_TEST_gt_gtwizard_top : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmii_0_TEST_quadsgmii_0_TEST_gt_gtwizard_top : entity is "quadsgmii_0_TEST_gt_gtwizard_top";
end quadsgmii_0_TEST_quadsgmii_0_TEST_gt_gtwizard_top;

architecture STRUCTURE of quadsgmii_0_TEST_quadsgmii_0_TEST_gt_gtwizard_top is
  signal \<const0>\ : STD_LOGIC;
  signal \^gtwiz_reset_qpll0lock_in\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^gtwiz_reset_qpll1lock_in\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^gtwiz_userclk_rx_active_in\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^gtwiz_userclk_tx_active_in\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^qpll0reset_in\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^qpll1reset_in\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^rxdata_out\ : STD_LOGIC_VECTOR ( 127 downto 0 );
begin
  \^gtwiz_reset_qpll0lock_in\(0) <= gtwiz_reset_qpll0lock_in(0);
  \^gtwiz_reset_qpll1lock_in\(0) <= gtwiz_reset_qpll1lock_in(0);
  \^gtwiz_userclk_rx_active_in\(0) <= gtwiz_userclk_rx_active_in(0);
  \^gtwiz_userclk_tx_active_in\(0) <= gtwiz_userclk_tx_active_in(0);
  \^qpll0reset_in\(0) <= qpll0reset_in(0);
  \^qpll1reset_in\(0) <= qpll1reset_in(0);
  drpdo_common_out(15) <= \<const0>\;
  drpdo_common_out(14) <= \<const0>\;
  drpdo_common_out(13) <= \<const0>\;
  drpdo_common_out(12) <= \<const0>\;
  drpdo_common_out(11) <= \<const0>\;
  drpdo_common_out(10) <= \<const0>\;
  drpdo_common_out(9) <= \<const0>\;
  drpdo_common_out(8) <= \<const0>\;
  drpdo_common_out(7) <= \<const0>\;
  drpdo_common_out(6) <= \<const0>\;
  drpdo_common_out(5) <= \<const0>\;
  drpdo_common_out(4) <= \<const0>\;
  drpdo_common_out(3) <= \<const0>\;
  drpdo_common_out(2) <= \<const0>\;
  drpdo_common_out(1) <= \<const0>\;
  drpdo_common_out(0) <= \<const0>\;
  drprdy_common_out(0) <= \<const0>\;
  gtwiz_buffbypass_rx_done_out(0) <= \<const0>\;
  gtwiz_buffbypass_rx_error_out(0) <= \<const0>\;
  gtwiz_buffbypass_tx_done_out(0) <= \<const0>\;
  gtwiz_buffbypass_tx_error_out(0) <= \<const0>\;
  gtwiz_reset_qpll0reset_out(0) <= \^qpll0reset_in\(0);
  gtwiz_reset_qpll1reset_out(0) <= \^qpll1reset_in\(0);
  gtwiz_userclk_rx_active_out(0) <= \^gtwiz_userclk_rx_active_in\(0);
  gtwiz_userclk_rx_srcclk_out(0) <= \<const0>\;
  gtwiz_userclk_rx_usrclk2_out(0) <= \<const0>\;
  gtwiz_userclk_rx_usrclk_out(0) <= \<const0>\;
  gtwiz_userclk_tx_active_out(0) <= \^gtwiz_userclk_tx_active_in\(0);
  gtwiz_userclk_tx_srcclk_out(0) <= \<const0>\;
  gtwiz_userclk_tx_usrclk2_out(0) <= \<const0>\;
  gtwiz_userclk_tx_usrclk_out(0) <= \<const0>\;
  gtwiz_userdata_rx_out(31 downto 0) <= \^rxdata_out\(31 downto 0);
  gtytxn_out(0) <= \<const0>\;
  gtytxp_out(0) <= \<const0>\;
  pmarsvdout0_out(7) <= \<const0>\;
  pmarsvdout0_out(6) <= \<const0>\;
  pmarsvdout0_out(5) <= \<const0>\;
  pmarsvdout0_out(4) <= \<const0>\;
  pmarsvdout0_out(3) <= \<const0>\;
  pmarsvdout0_out(2) <= \<const0>\;
  pmarsvdout0_out(1) <= \<const0>\;
  pmarsvdout0_out(0) <= \<const0>\;
  pmarsvdout1_out(7) <= \<const0>\;
  pmarsvdout1_out(6) <= \<const0>\;
  pmarsvdout1_out(5) <= \<const0>\;
  pmarsvdout1_out(4) <= \<const0>\;
  pmarsvdout1_out(3) <= \<const0>\;
  pmarsvdout1_out(2) <= \<const0>\;
  pmarsvdout1_out(1) <= \<const0>\;
  pmarsvdout1_out(0) <= \<const0>\;
  qpll0fbclklost_out(0) <= \<const0>\;
  qpll0lock_out(0) <= \^gtwiz_reset_qpll0lock_in\(0);
  qpll0outclk_out(0) <= \<const0>\;
  qpll0outrefclk_out(0) <= \<const0>\;
  qpll0refclklost_out(0) <= \<const0>\;
  qpll1fbclklost_out(0) <= \<const0>\;
  qpll1lock_out(0) <= \^gtwiz_reset_qpll1lock_in\(0);
  qpll1outclk_out(0) <= \<const0>\;
  qpll1outrefclk_out(0) <= \<const0>\;
  qpll1refclklost_out(0) <= \<const0>\;
  qplldmonitor0_out(7) <= \<const0>\;
  qplldmonitor0_out(6) <= \<const0>\;
  qplldmonitor0_out(5) <= \<const0>\;
  qplldmonitor0_out(4) <= \<const0>\;
  qplldmonitor0_out(3) <= \<const0>\;
  qplldmonitor0_out(2) <= \<const0>\;
  qplldmonitor0_out(1) <= \<const0>\;
  qplldmonitor0_out(0) <= \<const0>\;
  qplldmonitor1_out(7) <= \<const0>\;
  qplldmonitor1_out(6) <= \<const0>\;
  qplldmonitor1_out(5) <= \<const0>\;
  qplldmonitor1_out(4) <= \<const0>\;
  qplldmonitor1_out(3) <= \<const0>\;
  qplldmonitor1_out(2) <= \<const0>\;
  qplldmonitor1_out(1) <= \<const0>\;
  qplldmonitor1_out(0) <= \<const0>\;
  refclkoutmonitor0_out(0) <= \<const0>\;
  refclkoutmonitor1_out(0) <= \<const0>\;
  rxdata_out(127 downto 0) <= \^rxdata_out\(127 downto 0);
  rxrecclk0_sel_out(0) <= \<const0>\;
  rxrecclk0sel_out(1) <= \<const0>\;
  rxrecclk0sel_out(0) <= \<const0>\;
  rxrecclk1_sel_out(0) <= \<const0>\;
  rxrecclk1sel_out(1) <= \<const0>\;
  rxrecclk1sel_out(0) <= \<const0>\;
  sdm0finalout_out(3) <= \<const0>\;
  sdm0finalout_out(2) <= \<const0>\;
  sdm0finalout_out(1) <= \<const0>\;
  sdm0finalout_out(0) <= \<const0>\;
  sdm0testdata_out(14) <= \<const0>\;
  sdm0testdata_out(13) <= \<const0>\;
  sdm0testdata_out(12) <= \<const0>\;
  sdm0testdata_out(11) <= \<const0>\;
  sdm0testdata_out(10) <= \<const0>\;
  sdm0testdata_out(9) <= \<const0>\;
  sdm0testdata_out(8) <= \<const0>\;
  sdm0testdata_out(7) <= \<const0>\;
  sdm0testdata_out(6) <= \<const0>\;
  sdm0testdata_out(5) <= \<const0>\;
  sdm0testdata_out(4) <= \<const0>\;
  sdm0testdata_out(3) <= \<const0>\;
  sdm0testdata_out(2) <= \<const0>\;
  sdm0testdata_out(1) <= \<const0>\;
  sdm0testdata_out(0) <= \<const0>\;
  sdm1finalout_out(3) <= \<const0>\;
  sdm1finalout_out(2) <= \<const0>\;
  sdm1finalout_out(1) <= \<const0>\;
  sdm1finalout_out(0) <= \<const0>\;
  sdm1testdata_out(14) <= \<const0>\;
  sdm1testdata_out(13) <= \<const0>\;
  sdm1testdata_out(12) <= \<const0>\;
  sdm1testdata_out(11) <= \<const0>\;
  sdm1testdata_out(10) <= \<const0>\;
  sdm1testdata_out(9) <= \<const0>\;
  sdm1testdata_out(8) <= \<const0>\;
  sdm1testdata_out(7) <= \<const0>\;
  sdm1testdata_out(6) <= \<const0>\;
  sdm1testdata_out(5) <= \<const0>\;
  sdm1testdata_out(4) <= \<const0>\;
  sdm1testdata_out(3) <= \<const0>\;
  sdm1testdata_out(2) <= \<const0>\;
  sdm1testdata_out(1) <= \<const0>\;
  sdm1testdata_out(0) <= \<const0>\;
  tcongpo_out(9) <= \<const0>\;
  tcongpo_out(8) <= \<const0>\;
  tcongpo_out(7) <= \<const0>\;
  tcongpo_out(6) <= \<const0>\;
  tcongpo_out(5) <= \<const0>\;
  tcongpo_out(4) <= \<const0>\;
  tcongpo_out(3) <= \<const0>\;
  tcongpo_out(2) <= \<const0>\;
  tcongpo_out(1) <= \<const0>\;
  tcongpo_out(0) <= \<const0>\;
  tconrsvdout0_out(0) <= \<const0>\;
  ubdaddr_out(0) <= \<const0>\;
  ubden_out(0) <= \<const0>\;
  ubdi_out(0) <= \<const0>\;
  ubdwe_out(0) <= \<const0>\;
  ubmdmtdo_out(0) <= \<const0>\;
  ubrsvdout_out(0) <= \<const0>\;
  ubtxuart_out(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_gtwizard_gthe4_top.quadsgmii_0_TEST_gt_gtwizard_gthe4_inst\: entity work.quadsgmii_0_TEST_quadsgmii_0_TEST_gt_gtwizard_gthe4
     port map (
      bufgtce_out(0) => bufgtce_out(0),
      bufgtcemask_out(2 downto 0) => bufgtcemask_out(2 downto 0),
      bufgtdiv_out(8 downto 0) => bufgtdiv_out(8 downto 0),
      bufgtreset_out(0) => bufgtreset_out(0),
      bufgtrstmask_out(2 downto 0) => bufgtrstmask_out(2 downto 0),
      cdrstepdir_in(0) => cdrstepdir_in(0),
      cdrstepsq_in(0) => cdrstepsq_in(0),
      cdrstepsx_in(0) => cdrstepsx_in(0),
      cfgreset_in(0) => cfgreset_in(0),
      clkrsvd0_in(0) => clkrsvd0_in(0),
      clkrsvd1_in(0) => clkrsvd1_in(0),
      cpllfbclklost_out(0) => cpllfbclklost_out(0),
      cpllfreqlock_in(0) => cpllfreqlock_in(0),
      cplllock_out(0) => cplllock_out(0),
      cplllockdetclk_in(0) => cplllockdetclk_in(0),
      cplllocken_in(0) => cplllocken_in(0),
      cpllrefclklost_out(0) => cpllrefclklost_out(0),
      cpllrefclksel_in(2 downto 0) => cpllrefclksel_in(2 downto 0),
      cpllreset_in(0) => cpllreset_in(0),
      dmonfiforeset_in(0) => dmonfiforeset_in(0),
      dmonitorclk_in(0) => dmonitorclk_in(0),
      dmonitorout_out(15 downto 0) => dmonitorout_out(15 downto 0),
      dmonitoroutclk_out(0) => dmonitoroutclk_out(0),
      drpaddr_in(9 downto 0) => drpaddr_in(9 downto 0),
      drpclk_in(0) => drpclk_in(0),
      drpdi_in(15 downto 0) => drpdi_in(15 downto 0),
      drpdo_out(15 downto 0) => drpdo_out(15 downto 0),
      drpen_in(0) => drpen_in(0),
      drprdy_out(0) => drprdy_out(0),
      drprst_in(0) => drprst_in(0),
      drpwe_in(0) => drpwe_in(0),
      eyescandataerror_out(0) => eyescandataerror_out(0),
      eyescanreset_in(0) => eyescanreset_in(0),
      eyescantrigger_in(0) => eyescantrigger_in(0),
      freqos_in(0) => freqos_in(0),
      gtgrefclk_in(0) => gtgrefclk_in(0),
      gthrxn_in(0) => gthrxn_in(0),
      gthrxp_in(0) => gthrxp_in(0),
      gthtxn_out(0) => gthtxn_out(0),
      gthtxp_out(0) => gthtxp_out(0),
      gtnorthrefclk0_in(0) => gtnorthrefclk0_in(0),
      gtnorthrefclk1_in(0) => gtnorthrefclk1_in(0),
      gtpowergood_out(0) => gtpowergood_out(0),
      gtrefclk0_in(0) => gtrefclk0_in(0),
      gtrefclk1_in(0) => gtrefclk1_in(0),
      gtrefclkmonitor_out(0) => gtrefclkmonitor_out(0),
      gtrsvd_in(15 downto 0) => gtrsvd_in(15 downto 0),
      gtrxresetsel_in(0) => gtrxresetsel_in(0),
      gtsouthrefclk0_in(0) => gtsouthrefclk0_in(0),
      gtsouthrefclk1_in(0) => gtsouthrefclk1_in(0),
      gttxresetsel_in(0) => gttxresetsel_in(0),
      gtwiz_reset_all_in(0) => gtwiz_reset_all_in(0),
      gtwiz_reset_clk_freerun_in(0) => gtwiz_reset_clk_freerun_in(0),
      gtwiz_reset_rx_cdr_stable_out(0) => gtwiz_reset_rx_cdr_stable_out(0),
      gtwiz_reset_rx_datapath_in(0) => gtwiz_reset_rx_datapath_in(0),
      gtwiz_reset_rx_done_out(0) => gtwiz_reset_rx_done_out(0),
      gtwiz_reset_rx_pll_and_datapath_in(0) => gtwiz_reset_rx_pll_and_datapath_in(0),
      gtwiz_reset_tx_datapath_in(0) => gtwiz_reset_tx_datapath_in(0),
      gtwiz_reset_tx_done_out(0) => gtwiz_reset_tx_done_out(0),
      gtwiz_reset_tx_pll_and_datapath_in(0) => gtwiz_reset_tx_pll_and_datapath_in(0),
      gtwiz_userclk_rx_active_in(0) => \^gtwiz_userclk_rx_active_in\(0),
      gtwiz_userclk_tx_active_in(0) => \^gtwiz_userclk_tx_active_in\(0),
      gtwiz_userclk_tx_reset_in(0) => gtwiz_userclk_tx_reset_in(0),
      gtwiz_userdata_tx_in(31 downto 0) => gtwiz_userdata_tx_in(31 downto 0),
      incpctrl_in(0) => incpctrl_in(0),
      loopback_in(2 downto 0) => loopback_in(2 downto 0),
      pcieeqrxeqadaptdone_in(0) => pcieeqrxeqadaptdone_in(0),
      pcierategen3_out(0) => pcierategen3_out(0),
      pcierateidle_out(0) => pcierateidle_out(0),
      pcierateqpllpd_out(1 downto 0) => pcierateqpllpd_out(1 downto 0),
      pcierateqpllreset_out(1 downto 0) => pcierateqpllreset_out(1 downto 0),
      pcierstidle_in(0) => pcierstidle_in(0),
      pciersttxsyncstart_in(0) => pciersttxsyncstart_in(0),
      pciesynctxsyncdone_out(0) => pciesynctxsyncdone_out(0),
      pcieusergen3rdy_out(0) => pcieusergen3rdy_out(0),
      pcieuserphystatusrst_out(0) => pcieuserphystatusrst_out(0),
      pcieuserratedone_in(0) => pcieuserratedone_in(0),
      pcieuserratestart_out(0) => pcieuserratestart_out(0),
      pcsrsvdin_in(15 downto 0) => pcsrsvdin_in(15 downto 0),
      pcsrsvdout_out(15 downto 0) => pcsrsvdout_out(15 downto 0),
      phystatus_out(0) => phystatus_out(0),
      pinrsrvdas_out(15 downto 0) => pinrsrvdas_out(15 downto 0),
      powerpresent_out(0) => powerpresent_out(0),
      qpll0clk_in(0) => qpll0clk_in(0),
      qpll0freqlock_in(0) => qpll0freqlock_in(0),
      qpll0refclk_in(0) => qpll0refclk_in(0),
      qpll1clk_in(0) => qpll1clk_in(0),
      qpll1freqlock_in(0) => qpll1freqlock_in(0),
      qpll1refclk_in(0) => qpll1refclk_in(0),
      resetexception_out(0) => resetexception_out(0),
      resetovrd_in(0) => resetovrd_in(0),
      rx8b10ben_in(0) => rx8b10ben_in(0),
      rxafecfoken_in(0) => rxafecfoken_in(0),
      rxbufreset_in(0) => rxbufreset_in(0),
      rxbufstatus_out(2 downto 0) => rxbufstatus_out(2 downto 0),
      rxbyteisaligned_out(0) => rxbyteisaligned_out(0),
      rxbyterealign_out(0) => rxbyterealign_out(0),
      rxcdrfreqreset_in(0) => rxcdrfreqreset_in(0),
      rxcdrhold_in(0) => rxcdrhold_in(0),
      rxcdrlock_out(0) => rxcdrlock_out(0),
      rxcdrovrden_in(0) => rxcdrovrden_in(0),
      rxcdrphdone_out(0) => rxcdrphdone_out(0),
      rxcdrreset_in(0) => rxcdrreset_in(0),
      rxchanbondseq_out(0) => rxchanbondseq_out(0),
      rxchanisaligned_out(0) => rxchanisaligned_out(0),
      rxchanrealign_out(0) => rxchanrealign_out(0),
      rxchbonden_in(0) => rxchbonden_in(0),
      rxchbondi_in(4 downto 0) => rxchbondi_in(4 downto 0),
      rxchbondlevel_in(2 downto 0) => rxchbondlevel_in(2 downto 0),
      rxchbondmaster_in(0) => rxchbondmaster_in(0),
      rxchbondo_out(4 downto 0) => rxchbondo_out(4 downto 0),
      rxchbondslave_in(0) => rxchbondslave_in(0),
      rxckcaldone_out(0) => rxckcaldone_out(0),
      rxckcalreset_in(0) => rxckcalreset_in(0),
      rxckcalstart_in(6 downto 0) => rxckcalstart_in(6 downto 0),
      rxclkcorcnt_out(1 downto 0) => rxclkcorcnt_out(1 downto 0),
      rxcominitdet_out(0) => rxcominitdet_out(0),
      rxcommadet_out(0) => rxcommadet_out(0),
      rxcommadeten_in(0) => rxcommadeten_in(0),
      rxcomsasdet_out(0) => rxcomsasdet_out(0),
      rxcomwakedet_out(0) => rxcomwakedet_out(0),
      rxctrl0_out(15 downto 0) => rxctrl0_out(15 downto 0),
      rxctrl1_out(15 downto 0) => rxctrl1_out(15 downto 0),
      rxctrl2_out(7 downto 0) => rxctrl2_out(7 downto 0),
      rxctrl3_out(7 downto 0) => rxctrl3_out(7 downto 0),
      rxdata_out(127 downto 0) => \^rxdata_out\(127 downto 0),
      rxdataextendrsvd_out(7 downto 0) => rxdataextendrsvd_out(7 downto 0),
      rxdatavalid_out(1 downto 0) => rxdatavalid_out(1 downto 0),
      rxdfeagcctrl_in(1 downto 0) => rxdfeagcctrl_in(1 downto 0),
      rxdfeagchold_in(0) => rxdfeagchold_in(0),
      rxdfeagcovrden_in(0) => rxdfeagcovrden_in(0),
      rxdfecfokfcnum_in(3 downto 0) => rxdfecfokfcnum_in(3 downto 0),
      rxdfecfokfen_in(0) => rxdfecfokfen_in(0),
      rxdfecfokfpulse_in(0) => rxdfecfokfpulse_in(0),
      rxdfecfokhold_in(0) => rxdfecfokhold_in(0),
      rxdfecfokovren_in(0) => rxdfecfokovren_in(0),
      rxdfekhhold_in(0) => rxdfekhhold_in(0),
      rxdfekhovrden_in(0) => rxdfekhovrden_in(0),
      rxdfelfhold_in(0) => rxdfelfhold_in(0),
      rxdfelfovrden_in(0) => rxdfelfovrden_in(0),
      rxdfelpmreset_in(0) => rxdfelpmreset_in(0),
      rxdfetap10hold_in(0) => rxdfetap10hold_in(0),
      rxdfetap10ovrden_in(0) => rxdfetap10ovrden_in(0),
      rxdfetap11hold_in(0) => rxdfetap11hold_in(0),
      rxdfetap11ovrden_in(0) => rxdfetap11ovrden_in(0),
      rxdfetap12hold_in(0) => rxdfetap12hold_in(0),
      rxdfetap12ovrden_in(0) => rxdfetap12ovrden_in(0),
      rxdfetap13hold_in(0) => rxdfetap13hold_in(0),
      rxdfetap13ovrden_in(0) => rxdfetap13ovrden_in(0),
      rxdfetap14hold_in(0) => rxdfetap14hold_in(0),
      rxdfetap14ovrden_in(0) => rxdfetap14ovrden_in(0),
      rxdfetap15hold_in(0) => rxdfetap15hold_in(0),
      rxdfetap15ovrden_in(0) => rxdfetap15ovrden_in(0),
      rxdfetap2hold_in(0) => rxdfetap2hold_in(0),
      rxdfetap2ovrden_in(0) => rxdfetap2ovrden_in(0),
      rxdfetap3hold_in(0) => rxdfetap3hold_in(0),
      rxdfetap3ovrden_in(0) => rxdfetap3ovrden_in(0),
      rxdfetap4hold_in(0) => rxdfetap4hold_in(0),
      rxdfetap4ovrden_in(0) => rxdfetap4ovrden_in(0),
      rxdfetap5hold_in(0) => rxdfetap5hold_in(0),
      rxdfetap5ovrden_in(0) => rxdfetap5ovrden_in(0),
      rxdfetap6hold_in(0) => rxdfetap6hold_in(0),
      rxdfetap6ovrden_in(0) => rxdfetap6ovrden_in(0),
      rxdfetap7hold_in(0) => rxdfetap7hold_in(0),
      rxdfetap7ovrden_in(0) => rxdfetap7ovrden_in(0),
      rxdfetap8hold_in(0) => rxdfetap8hold_in(0),
      rxdfetap8ovrden_in(0) => rxdfetap8ovrden_in(0),
      rxdfetap9hold_in(0) => rxdfetap9hold_in(0),
      rxdfetap9ovrden_in(0) => rxdfetap9ovrden_in(0),
      rxdfeuthold_in(0) => rxdfeuthold_in(0),
      rxdfeutovrden_in(0) => rxdfeutovrden_in(0),
      rxdfevphold_in(0) => rxdfevphold_in(0),
      rxdfevpovrden_in(0) => rxdfevpovrden_in(0),
      rxdfexyden_in(0) => rxdfexyden_in(0),
      rxdlybypass_in(0) => rxdlybypass_in(0),
      rxdlyen_in(0) => rxdlyen_in(0),
      rxdlyovrden_in(0) => rxdlyovrden_in(0),
      rxdlysreset_in(0) => rxdlysreset_in(0),
      rxdlysresetdone_out(0) => rxdlysresetdone_out(0),
      rxelecidle_out(0) => rxelecidle_out(0),
      rxelecidlemode_in(1 downto 0) => rxelecidlemode_in(1 downto 0),
      rxeqtraining_in(0) => rxeqtraining_in(0),
      rxgearboxslip_in(0) => rxgearboxslip_in(0),
      rxheader_out(5 downto 0) => rxheader_out(5 downto 0),
      rxheadervalid_out(1 downto 0) => rxheadervalid_out(1 downto 0),
      rxlatclk_in(0) => rxlatclk_in(0),
      rxlfpstresetdet_out(0) => rxlfpstresetdet_out(0),
      rxlfpsu2lpexitdet_out(0) => rxlfpsu2lpexitdet_out(0),
      rxlfpsu3wakedet_out(0) => rxlfpsu3wakedet_out(0),
      rxlpmen_in(0) => rxlpmen_in(0),
      rxlpmgchold_in(0) => rxlpmgchold_in(0),
      rxlpmgcovrden_in(0) => rxlpmgcovrden_in(0),
      rxlpmhfhold_in(0) => rxlpmhfhold_in(0),
      rxlpmhfovrden_in(0) => rxlpmhfovrden_in(0),
      rxlpmlfhold_in(0) => rxlpmlfhold_in(0),
      rxlpmlfklovrden_in(0) => rxlpmlfklovrden_in(0),
      rxlpmoshold_in(0) => rxlpmoshold_in(0),
      rxlpmosovrden_in(0) => rxlpmosovrden_in(0),
      rxmcommaalignen_in(0) => rxmcommaalignen_in(0),
      rxmonitorout_out(7 downto 0) => rxmonitorout_out(7 downto 0),
      rxmonitorsel_in(1 downto 0) => rxmonitorsel_in(1 downto 0),
      rxoobreset_in(0) => rxoobreset_in(0),
      rxoscalreset_in(0) => rxoscalreset_in(0),
      rxoshold_in(0) => rxoshold_in(0),
      rxosintdone_out(0) => rxosintdone_out(0),
      rxosintstarted_out(0) => rxosintstarted_out(0),
      rxosintstrobedone_out(0) => rxosintstrobedone_out(0),
      rxosintstrobestarted_out(0) => rxosintstrobestarted_out(0),
      rxosovrden_in(0) => rxosovrden_in(0),
      rxoutclk_out(0) => rxoutclk_out(0),
      rxoutclkfabric_out(0) => rxoutclkfabric_out(0),
      rxoutclkpcs_out(0) => rxoutclkpcs_out(0),
      rxoutclksel_in(2 downto 0) => rxoutclksel_in(2 downto 0),
      rxpcommaalignen_in(0) => rxpcommaalignen_in(0),
      rxpcsreset_in(0) => rxpcsreset_in(0),
      rxpd_in(1 downto 0) => rxpd_in(1 downto 0),
      rxphalign_in(0) => rxphalign_in(0),
      rxphaligndone_out(0) => rxphaligndone_out(0),
      rxphalignen_in(0) => rxphalignen_in(0),
      rxphalignerr_out(0) => rxphalignerr_out(0),
      rxphdlypd_in(0) => rxphdlypd_in(0),
      rxphdlyreset_in(0) => rxphdlyreset_in(0),
      rxphovrden_in(0) => rxphovrden_in(0),
      rxpllclksel_in(1 downto 0) => rxpllclksel_in(1 downto 0),
      rxpmareset_in(0) => rxpmareset_in(0),
      rxpmaresetdone_out(0) => rxpmaresetdone_out(0),
      rxpolarity_in(0) => rxpolarity_in(0),
      rxprbscntreset_in(0) => rxprbscntreset_in(0),
      rxprbserr_out(0) => rxprbserr_out(0),
      rxprbslocked_out(0) => rxprbslocked_out(0),
      rxprbssel_in(3 downto 0) => rxprbssel_in(3 downto 0),
      rxprgdivresetdone_out(0) => rxprgdivresetdone_out(0),
      rxqpien_in(0) => rxqpien_in(0),
      rxqpisenn_out(0) => rxqpisenn_out(0),
      rxqpisenp_out(0) => rxqpisenp_out(0),
      rxrate_in(2 downto 0) => rxrate_in(2 downto 0),
      rxratedone_out(0) => rxratedone_out(0),
      rxratemode_in(0) => rxratemode_in(0),
      rxrecclkout_out(0) => rxrecclkout_out(0),
      rxresetdone_out(0) => rxresetdone_out(0),
      rxslide_in(0) => rxslide_in(0),
      rxsliderdy_out(0) => rxsliderdy_out(0),
      rxslipdone_out(0) => rxslipdone_out(0),
      rxslipoutclk_in(0) => rxslipoutclk_in(0),
      rxslipoutclkrdy_out(0) => rxslipoutclkrdy_out(0),
      rxslippma_in(0) => rxslippma_in(0),
      rxslippmardy_out(0) => rxslippmardy_out(0),
      rxstartofseq_out(1 downto 0) => rxstartofseq_out(1 downto 0),
      rxstatus_out(2 downto 0) => rxstatus_out(2 downto 0),
      rxsyncallin_in(0) => rxsyncallin_in(0),
      rxsyncdone_out(0) => rxsyncdone_out(0),
      rxsyncin_in(0) => rxsyncin_in(0),
      rxsyncmode_in(0) => rxsyncmode_in(0),
      rxsyncout_out(0) => rxsyncout_out(0),
      rxsysclksel_in(1 downto 0) => rxsysclksel_in(1 downto 0),
      rxtermination_in(0) => rxtermination_in(0),
      rxusrclk2_in(0) => rxusrclk2_in(0),
      rxusrclk_in(0) => rxusrclk_in(0),
      rxvalid_out(0) => rxvalid_out(0),
      sigvalidclk_in(0) => sigvalidclk_in(0),
      tstin_in(19 downto 0) => tstin_in(19 downto 0),
      tx8b10bbypass_in(7 downto 0) => tx8b10bbypass_in(7 downto 0),
      tx8b10ben_in(0) => tx8b10ben_in(0),
      txbufstatus_out(1 downto 0) => txbufstatus_out(1 downto 0),
      txcomfinish_out(0) => txcomfinish_out(0),
      txcominit_in(0) => txcominit_in(0),
      txcomsas_in(0) => txcomsas_in(0),
      txcomwake_in(0) => txcomwake_in(0),
      txctrl0_in(15 downto 0) => txctrl0_in(15 downto 0),
      txctrl1_in(15 downto 0) => txctrl1_in(15 downto 0),
      txctrl2_in(7 downto 0) => txctrl2_in(7 downto 0),
      txdataextendrsvd_in(7 downto 0) => txdataextendrsvd_in(7 downto 0),
      txdccdone_out(0) => txdccdone_out(0),
      txdccforcestart_in(0) => txdccforcestart_in(0),
      txdccreset_in(0) => txdccreset_in(0),
      txdeemph_in(1 downto 0) => txdeemph_in(1 downto 0),
      txdetectrx_in(0) => txdetectrx_in(0),
      txdiffctrl_in(4 downto 0) => txdiffctrl_in(4 downto 0),
      txdlybypass_in(0) => txdlybypass_in(0),
      txdlyen_in(0) => txdlyen_in(0),
      txdlyhold_in(0) => txdlyhold_in(0),
      txdlyovrden_in(0) => txdlyovrden_in(0),
      txdlysreset_in(0) => txdlysreset_in(0),
      txdlysresetdone_out(0) => txdlysresetdone_out(0),
      txdlyupdown_in(0) => txdlyupdown_in(0),
      txelecidle_in(0) => txelecidle_in(0),
      txheader_in(5 downto 0) => txheader_in(5 downto 0),
      txinhibit_in(0) => txinhibit_in(0),
      txlatclk_in(0) => txlatclk_in(0),
      txlfpstreset_in(0) => txlfpstreset_in(0),
      txlfpsu2lpexit_in(0) => txlfpsu2lpexit_in(0),
      txlfpsu3wake_in(0) => txlfpsu3wake_in(0),
      txmaincursor_in(6 downto 0) => txmaincursor_in(6 downto 0),
      txmargin_in(2 downto 0) => txmargin_in(2 downto 0),
      txmuxdcdexhold_in(0) => txmuxdcdexhold_in(0),
      txmuxdcdorwren_in(0) => txmuxdcdorwren_in(0),
      txoneszeros_in(0) => txoneszeros_in(0),
      txoutclk_out(0) => txoutclk_out(0),
      txoutclkfabric_out(0) => txoutclkfabric_out(0),
      txoutclkpcs_out(0) => txoutclkpcs_out(0),
      txoutclksel_in(2 downto 0) => txoutclksel_in(2 downto 0),
      txpcsreset_in(0) => txpcsreset_in(0),
      txpd_in(1 downto 0) => txpd_in(1 downto 0),
      txpdelecidlemode_in(0) => txpdelecidlemode_in(0),
      txphalign_in(0) => txphalign_in(0),
      txphaligndone_out(0) => txphaligndone_out(0),
      txphalignen_in(0) => txphalignen_in(0),
      txphdlypd_in(0) => txphdlypd_in(0),
      txphdlyreset_in(0) => txphdlyreset_in(0),
      txphdlytstclk_in(0) => txphdlytstclk_in(0),
      txphinit_in(0) => txphinit_in(0),
      txphinitdone_out(0) => txphinitdone_out(0),
      txphovrden_in(0) => txphovrden_in(0),
      txpippmen_in(0) => txpippmen_in(0),
      txpippmovrden_in(0) => txpippmovrden_in(0),
      txpippmpd_in(0) => txpippmpd_in(0),
      txpippmsel_in(0) => txpippmsel_in(0),
      txpippmstepsize_in(4 downto 0) => txpippmstepsize_in(4 downto 0),
      txpisopd_in(0) => txpisopd_in(0),
      txpllclksel_in(1 downto 0) => txpllclksel_in(1 downto 0),
      txpmareset_in(0) => txpmareset_in(0),
      txpmaresetdone_out(0) => txpmaresetdone_out(0),
      txpolarity_in(0) => txpolarity_in(0),
      txpostcursor_in(4 downto 0) => txpostcursor_in(4 downto 0),
      txprbsforceerr_in(0) => txprbsforceerr_in(0),
      txprbssel_in(3 downto 0) => txprbssel_in(3 downto 0),
      txprecursor_in(4 downto 0) => txprecursor_in(4 downto 0),
      txprgdivresetdone_out(0) => txprgdivresetdone_out(0),
      txqpibiasen_in(0) => txqpibiasen_in(0),
      txqpisenn_out(0) => txqpisenn_out(0),
      txqpisenp_out(0) => txqpisenp_out(0),
      txqpiweakpup_in(0) => txqpiweakpup_in(0),
      txrate_in(2 downto 0) => txrate_in(2 downto 0),
      txratedone_out(0) => txratedone_out(0),
      txratemode_in(0) => txratemode_in(0),
      txresetdone_out(0) => txresetdone_out(0),
      txsequence_in(6 downto 0) => txsequence_in(6 downto 0),
      txswing_in(0) => txswing_in(0),
      txsyncallin_in(0) => txsyncallin_in(0),
      txsyncdone_out(0) => txsyncdone_out(0),
      txsyncin_in(0) => txsyncin_in(0),
      txsyncmode_in(0) => txsyncmode_in(0),
      txsyncout_out(0) => txsyncout_out(0),
      txsysclksel_in(1 downto 0) => txsysclksel_in(1 downto 0),
      txusrclk2_in(0) => txusrclk2_in(0),
      txusrclk_in(0) => txusrclk_in(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity quadsgmii_0_TEST_quadsgmii_0_TEST_gt is
  port (
    gtwiz_userclk_tx_reset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_tx_active_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_rx_active_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_clk_freerun_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_all_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_tx_pll_and_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_tx_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_pll_and_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_cdr_stable_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_tx_done_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_done_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userdata_tx_in : in STD_LOGIC_VECTOR ( 31 downto 0 );
    gtwiz_userdata_rx_out : out STD_LOGIC_VECTOR ( 31 downto 0 );
    drpaddr_in : in STD_LOGIC_VECTOR ( 9 downto 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpdi_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    drpen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpwe_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    eyescanreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    eyescantrigger_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gthrxn_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gthrxp_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrefclk0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    loopback_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    pcsrsvdin_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    rx8b10ben_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxbufreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxcdrhold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxcommadeten_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfeagcovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfelpmreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlpmen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxmcommaalignen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxmonitorsel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rxpcommaalignen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxpcsreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxpd_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rxpmareset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxpolarity_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxprbscntreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxprbssel_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxrate_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxusrclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxusrclk2_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    tx8b10ben_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txctrl0_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    txctrl1_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    txctrl2_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    txdiffctrl_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    txelecidle_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txinhibit_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txoutclksel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    txpcsreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpd_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    txpmareset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpolarity_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpostcursor_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    txprbsforceerr_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txprbssel_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txprecursor_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    txusrclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txusrclk2_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    cplllock_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    dmonitorout_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    drpdo_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    drprdy_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    eyescandataerror_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gthtxn_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gthtxp_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtpowergood_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxbufstatus_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxbyteisaligned_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxbyterealign_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxcommadet_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxctrl0_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    rxctrl1_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    rxctrl2_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxctrl3_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxmonitorout_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxoutclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxpmaresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxprbserr_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxratedone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txbufstatus_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    txoutclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txpmaresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of quadsgmii_0_TEST_quadsgmii_0_TEST_gt : entity is "quadsgmii_0_TEST_gt,quadsgmii_0_TEST_gt_gtwizard_top,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of quadsgmii_0_TEST_quadsgmii_0_TEST_gt : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmii_0_TEST_quadsgmii_0_TEST_gt : entity is "quadsgmii_0_TEST_gt";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of quadsgmii_0_TEST_quadsgmii_0_TEST_gt : entity is "quadsgmii_0_TEST_gt_gtwizard_top,Vivado 2019.1";
end quadsgmii_0_TEST_quadsgmii_0_TEST_gt;

architecture STRUCTURE of quadsgmii_0_TEST_quadsgmii_0_TEST_gt is
  signal NLW_inst_bufgtce_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_bufgtcemask_out_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_bufgtdiv_out_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_bufgtreset_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_bufgtrstmask_out_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_cpllfbclklost_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_cpllrefclklost_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_dmonitoroutclk_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_drpdo_common_out_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_drprdy_common_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtrefclkmonitor_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_buffbypass_rx_done_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_buffbypass_rx_error_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_buffbypass_tx_done_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_buffbypass_tx_error_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_reset_qpll0reset_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_reset_qpll1reset_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_userclk_rx_active_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_userclk_rx_srcclk_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_userclk_rx_usrclk2_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_userclk_rx_usrclk_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_userclk_tx_active_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_userclk_tx_srcclk_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_userclk_tx_usrclk2_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_userclk_tx_usrclk_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtytxn_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtytxp_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_pcierategen3_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_pcierateidle_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_pcierateqpllpd_out_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_pcierateqpllreset_out_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_pciesynctxsyncdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_pcieusergen3rdy_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_pcieuserphystatusrst_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_pcieuserratestart_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_pcsrsvdout_out_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_phystatus_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_pinrsrvdas_out_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_pmarsvdout0_out_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_pmarsvdout1_out_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_powerpresent_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_qpll0fbclklost_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_qpll0lock_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_qpll0outclk_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_qpll0outrefclk_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_qpll0refclklost_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_qpll1fbclklost_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_qpll1lock_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_qpll1outclk_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_qpll1outrefclk_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_qpll1refclklost_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_qplldmonitor0_out_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_qplldmonitor1_out_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_refclkoutmonitor0_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_refclkoutmonitor1_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_resetexception_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxcdrlock_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxcdrphdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxchanbondseq_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxchanisaligned_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxchanrealign_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxchbondo_out_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_inst_rxckcaldone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxclkcorcnt_out_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_rxcominitdet_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxcomsasdet_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxcomwakedet_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxdata_out_UNCONNECTED : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal NLW_inst_rxdataextendrsvd_out_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_rxdatavalid_out_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_rxdlysresetdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxelecidle_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxheader_out_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal NLW_inst_rxheadervalid_out_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_rxlfpstresetdet_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxlfpsu2lpexitdet_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxlfpsu3wakedet_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxosintdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxosintstarted_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxosintstrobedone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxosintstrobestarted_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxoutclkfabric_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxoutclkpcs_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxphaligndone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxphalignerr_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxprbslocked_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxprgdivresetdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxqpisenn_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxqpisenp_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxrecclk0_sel_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxrecclk0sel_out_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_rxrecclk1_sel_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxrecclk1sel_out_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_rxrecclkout_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxsliderdy_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxslipdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxslipoutclkrdy_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxslippmardy_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxstartofseq_out_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_rxstatus_out_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_rxsyncdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxsyncout_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxvalid_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_sdm0finalout_out_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_sdm0testdata_out_UNCONNECTED : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal NLW_inst_sdm1finalout_out_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_sdm1testdata_out_UNCONNECTED : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal NLW_inst_tcongpo_out_UNCONNECTED : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal NLW_inst_tconrsvdout0_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_txcomfinish_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_txdccdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_txdlysresetdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_txoutclkfabric_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_txoutclkpcs_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_txphaligndone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_txphinitdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_txprgdivresetdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_txqpisenn_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_txqpisenp_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_txratedone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_txsyncdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_txsyncout_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_ubdaddr_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_ubden_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_ubdi_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_ubdwe_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_ubmdmtdo_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_ubrsvdout_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_ubtxuart_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute C_CHANNEL_ENABLE : string;
  attribute C_CHANNEL_ENABLE of inst : label is "192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001";
  attribute C_COMMON_SCALING_FACTOR : integer;
  attribute C_COMMON_SCALING_FACTOR of inst : label is 1;
  attribute C_CPLL_VCO_FREQUENCY : string;
  attribute C_CPLL_VCO_FREQUENCY of inst : label is "2500.000000";
  attribute C_ENABLE_COMMON_USRCLK : integer;
  attribute C_ENABLE_COMMON_USRCLK of inst : label is 0;
  attribute C_FORCE_COMMONS : integer;
  attribute C_FORCE_COMMONS of inst : label is 0;
  attribute C_FREERUN_FREQUENCY : string;
  attribute C_FREERUN_FREQUENCY of inst : label is "75.000000";
  attribute C_GT_REV : integer;
  attribute C_GT_REV of inst : label is 57;
  attribute C_GT_TYPE : integer;
  attribute C_GT_TYPE of inst : label is 2;
  attribute C_INCLUDE_CPLL_CAL : integer;
  attribute C_INCLUDE_CPLL_CAL of inst : label is 2;
  attribute C_LOCATE_COMMON : integer;
  attribute C_LOCATE_COMMON of inst : label is 0;
  attribute C_LOCATE_IN_SYSTEM_IBERT_CORE : integer;
  attribute C_LOCATE_IN_SYSTEM_IBERT_CORE of inst : label is 2;
  attribute C_LOCATE_RESET_CONTROLLER : integer;
  attribute C_LOCATE_RESET_CONTROLLER of inst : label is 0;
  attribute C_LOCATE_RX_BUFFER_BYPASS_CONTROLLER : integer;
  attribute C_LOCATE_RX_BUFFER_BYPASS_CONTROLLER of inst : label is 0;
  attribute C_LOCATE_RX_USER_CLOCKING : integer;
  attribute C_LOCATE_RX_USER_CLOCKING of inst : label is 1;
  attribute C_LOCATE_TX_BUFFER_BYPASS_CONTROLLER : integer;
  attribute C_LOCATE_TX_BUFFER_BYPASS_CONTROLLER of inst : label is 0;
  attribute C_LOCATE_TX_USER_CLOCKING : integer;
  attribute C_LOCATE_TX_USER_CLOCKING of inst : label is 1;
  attribute C_LOCATE_USER_DATA_WIDTH_SIZING : integer;
  attribute C_LOCATE_USER_DATA_WIDTH_SIZING of inst : label is 0;
  attribute C_PCIE_CORECLK_FREQ : integer;
  attribute C_PCIE_CORECLK_FREQ of inst : label is 250;
  attribute C_PCIE_ENABLE : integer;
  attribute C_PCIE_ENABLE of inst : label is 0;
  attribute C_RESET_CONTROLLER_INSTANCE_CTRL : integer;
  attribute C_RESET_CONTROLLER_INSTANCE_CTRL of inst : label is 0;
  attribute C_RESET_SEQUENCE_INTERVAL : integer;
  attribute C_RESET_SEQUENCE_INTERVAL of inst : label is 0;
  attribute C_RX_BUFFBYPASS_MODE : integer;
  attribute C_RX_BUFFBYPASS_MODE of inst : label is 0;
  attribute C_RX_BUFFER_BYPASS_INSTANCE_CTRL : integer;
  attribute C_RX_BUFFER_BYPASS_INSTANCE_CTRL of inst : label is 0;
  attribute C_RX_BUFFER_MODE : integer;
  attribute C_RX_BUFFER_MODE of inst : label is 1;
  attribute C_RX_CB_DISP : string;
  attribute C_RX_CB_DISP of inst : label is "8'b00000000";
  attribute C_RX_CB_K : string;
  attribute C_RX_CB_K of inst : label is "8'b00000000";
  attribute C_RX_CB_LEN_SEQ : integer;
  attribute C_RX_CB_LEN_SEQ of inst : label is 1;
  attribute C_RX_CB_MAX_LEVEL : integer;
  attribute C_RX_CB_MAX_LEVEL of inst : label is 1;
  attribute C_RX_CB_NUM_SEQ : integer;
  attribute C_RX_CB_NUM_SEQ of inst : label is 0;
  attribute C_RX_CB_VAL : string;
  attribute C_RX_CB_VAL of inst : label is "80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute C_RX_CC_DISP : string;
  attribute C_RX_CC_DISP of inst : label is "8'b00000000";
  attribute C_RX_CC_ENABLE : integer;
  attribute C_RX_CC_ENABLE of inst : label is 0;
  attribute C_RX_CC_K : string;
  attribute C_RX_CC_K of inst : label is "8'b00000000";
  attribute C_RX_CC_LEN_SEQ : integer;
  attribute C_RX_CC_LEN_SEQ of inst : label is 1;
  attribute C_RX_CC_NUM_SEQ : integer;
  attribute C_RX_CC_NUM_SEQ of inst : label is 0;
  attribute C_RX_CC_PERIODICITY : integer;
  attribute C_RX_CC_PERIODICITY of inst : label is 5000;
  attribute C_RX_CC_VAL : string;
  attribute C_RX_CC_VAL of inst : label is "80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute C_RX_COMMA_M_ENABLE : integer;
  attribute C_RX_COMMA_M_ENABLE of inst : label is 1;
  attribute C_RX_COMMA_M_VAL : string;
  attribute C_RX_COMMA_M_VAL of inst : label is "10'b1010000011";
  attribute C_RX_COMMA_P_ENABLE : integer;
  attribute C_RX_COMMA_P_ENABLE of inst : label is 1;
  attribute C_RX_COMMA_P_VAL : string;
  attribute C_RX_COMMA_P_VAL of inst : label is "10'b0101111100";
  attribute C_RX_DATA_DECODING : integer;
  attribute C_RX_DATA_DECODING of inst : label is 1;
  attribute C_RX_ENABLE : integer;
  attribute C_RX_ENABLE of inst : label is 1;
  attribute C_RX_INT_DATA_WIDTH : integer;
  attribute C_RX_INT_DATA_WIDTH of inst : label is 40;
  attribute C_RX_LINE_RATE : string;
  attribute C_RX_LINE_RATE of inst : label is "5.000000";
  attribute C_RX_MASTER_CHANNEL_IDX : integer;
  attribute C_RX_MASTER_CHANNEL_IDX of inst : label is 0;
  attribute C_RX_OUTCLK_BUFG_GT_DIV : integer;
  attribute C_RX_OUTCLK_BUFG_GT_DIV of inst : label is 1;
  attribute C_RX_OUTCLK_FREQUENCY : string;
  attribute C_RX_OUTCLK_FREQUENCY of inst : label is "125.000000";
  attribute C_RX_OUTCLK_SOURCE : integer;
  attribute C_RX_OUTCLK_SOURCE of inst : label is 1;
  attribute C_RX_PLL_TYPE : integer;
  attribute C_RX_PLL_TYPE of inst : label is 2;
  attribute C_RX_RECCLK_OUTPUT : string;
  attribute C_RX_RECCLK_OUTPUT of inst : label is "192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute C_RX_REFCLK_FREQUENCY : string;
  attribute C_RX_REFCLK_FREQUENCY of inst : label is "125.000000";
  attribute C_RX_SLIDE_MODE : integer;
  attribute C_RX_SLIDE_MODE of inst : label is 0;
  attribute C_RX_USER_CLOCKING_CONTENTS : integer;
  attribute C_RX_USER_CLOCKING_CONTENTS of inst : label is 0;
  attribute C_RX_USER_CLOCKING_INSTANCE_CTRL : integer;
  attribute C_RX_USER_CLOCKING_INSTANCE_CTRL of inst : label is 0;
  attribute C_RX_USER_CLOCKING_RATIO_FSRC_FUSRCLK : integer;
  attribute C_RX_USER_CLOCKING_RATIO_FSRC_FUSRCLK of inst : label is 1;
  attribute C_RX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 : integer;
  attribute C_RX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 of inst : label is 1;
  attribute C_RX_USER_CLOCKING_SOURCE : integer;
  attribute C_RX_USER_CLOCKING_SOURCE of inst : label is 0;
  attribute C_RX_USER_DATA_WIDTH : integer;
  attribute C_RX_USER_DATA_WIDTH of inst : label is 32;
  attribute C_RX_USRCLK2_FREQUENCY : string;
  attribute C_RX_USRCLK2_FREQUENCY of inst : label is "125.000000";
  attribute C_RX_USRCLK_FREQUENCY : string;
  attribute C_RX_USRCLK_FREQUENCY of inst : label is "125.000000";
  attribute C_SECONDARY_QPLL_ENABLE : integer;
  attribute C_SECONDARY_QPLL_ENABLE of inst : label is 0;
  attribute C_SECONDARY_QPLL_REFCLK_FREQUENCY : string;
  attribute C_SECONDARY_QPLL_REFCLK_FREQUENCY of inst : label is "257.812500";
  attribute C_SIM_CPLL_CAL_BYPASS : integer;
  attribute C_SIM_CPLL_CAL_BYPASS of inst : label is 1;
  attribute C_TOTAL_NUM_CHANNELS : integer;
  attribute C_TOTAL_NUM_CHANNELS of inst : label is 1;
  attribute C_TOTAL_NUM_COMMONS : integer;
  attribute C_TOTAL_NUM_COMMONS of inst : label is 0;
  attribute C_TOTAL_NUM_COMMONS_EXAMPLE : integer;
  attribute C_TOTAL_NUM_COMMONS_EXAMPLE of inst : label is 0;
  attribute C_TXPROGDIV_FREQ_ENABLE : integer;
  attribute C_TXPROGDIV_FREQ_ENABLE of inst : label is 0;
  attribute C_TXPROGDIV_FREQ_SOURCE : integer;
  attribute C_TXPROGDIV_FREQ_SOURCE of inst : label is 2;
  attribute C_TXPROGDIV_FREQ_VAL : string;
  attribute C_TXPROGDIV_FREQ_VAL of inst : label is "125.000000";
  attribute C_TX_BUFFBYPASS_MODE : integer;
  attribute C_TX_BUFFBYPASS_MODE of inst : label is 0;
  attribute C_TX_BUFFER_BYPASS_INSTANCE_CTRL : integer;
  attribute C_TX_BUFFER_BYPASS_INSTANCE_CTRL of inst : label is 0;
  attribute C_TX_BUFFER_MODE : integer;
  attribute C_TX_BUFFER_MODE of inst : label is 1;
  attribute C_TX_DATA_ENCODING : integer;
  attribute C_TX_DATA_ENCODING of inst : label is 1;
  attribute C_TX_ENABLE : integer;
  attribute C_TX_ENABLE of inst : label is 1;
  attribute C_TX_INT_DATA_WIDTH : integer;
  attribute C_TX_INT_DATA_WIDTH of inst : label is 40;
  attribute C_TX_LINE_RATE : string;
  attribute C_TX_LINE_RATE of inst : label is "5.000000";
  attribute C_TX_MASTER_CHANNEL_IDX : integer;
  attribute C_TX_MASTER_CHANNEL_IDX of inst : label is 0;
  attribute C_TX_OUTCLK_BUFG_GT_DIV : integer;
  attribute C_TX_OUTCLK_BUFG_GT_DIV of inst : label is 1;
  attribute C_TX_OUTCLK_FREQUENCY : string;
  attribute C_TX_OUTCLK_FREQUENCY of inst : label is "125.000000";
  attribute C_TX_OUTCLK_SOURCE : integer;
  attribute C_TX_OUTCLK_SOURCE of inst : label is 1;
  attribute C_TX_PLL_TYPE : integer;
  attribute C_TX_PLL_TYPE of inst : label is 2;
  attribute C_TX_REFCLK_FREQUENCY : string;
  attribute C_TX_REFCLK_FREQUENCY of inst : label is "125.000000";
  attribute C_TX_USER_CLOCKING_CONTENTS : integer;
  attribute C_TX_USER_CLOCKING_CONTENTS of inst : label is 0;
  attribute C_TX_USER_CLOCKING_INSTANCE_CTRL : integer;
  attribute C_TX_USER_CLOCKING_INSTANCE_CTRL of inst : label is 0;
  attribute C_TX_USER_CLOCKING_RATIO_FSRC_FUSRCLK : integer;
  attribute C_TX_USER_CLOCKING_RATIO_FSRC_FUSRCLK of inst : label is 1;
  attribute C_TX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 : integer;
  attribute C_TX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 of inst : label is 1;
  attribute C_TX_USER_CLOCKING_SOURCE : integer;
  attribute C_TX_USER_CLOCKING_SOURCE of inst : label is 0;
  attribute C_TX_USER_DATA_WIDTH : integer;
  attribute C_TX_USER_DATA_WIDTH of inst : label is 32;
  attribute C_TX_USRCLK2_FREQUENCY : string;
  attribute C_TX_USRCLK2_FREQUENCY of inst : label is "125.000000";
  attribute C_TX_USRCLK_FREQUENCY : string;
  attribute C_TX_USRCLK_FREQUENCY of inst : label is "125.000000";
  attribute C_USER_GTPOWERGOOD_DELAY_EN : integer;
  attribute C_USER_GTPOWERGOOD_DELAY_EN of inst : label is 1;
begin
inst: entity work.quadsgmii_0_TEST_quadsgmii_0_TEST_gt_gtwizard_top
     port map (
      bgbypassb_in(0) => '1',
      bgmonitorenb_in(0) => '1',
      bgpdb_in(0) => '1',
      bgrcalovrd_in(4 downto 0) => B"11111",
      bgrcalovrdenb_in(0) => '1',
      bufgtce_out(0) => NLW_inst_bufgtce_out_UNCONNECTED(0),
      bufgtcemask_out(2 downto 0) => NLW_inst_bufgtcemask_out_UNCONNECTED(2 downto 0),
      bufgtdiv_out(8 downto 0) => NLW_inst_bufgtdiv_out_UNCONNECTED(8 downto 0),
      bufgtreset_out(0) => NLW_inst_bufgtreset_out_UNCONNECTED(0),
      bufgtrstmask_out(2 downto 0) => NLW_inst_bufgtrstmask_out_UNCONNECTED(2 downto 0),
      cdrstepdir_in(0) => '0',
      cdrstepsq_in(0) => '0',
      cdrstepsx_in(0) => '0',
      cfgreset_in(0) => '0',
      clkrsvd0_in(0) => '0',
      clkrsvd1_in(0) => '0',
      cpllfbclklost_out(0) => NLW_inst_cpllfbclklost_out_UNCONNECTED(0),
      cpllfreqlock_in(0) => '0',
      cplllock_out(0) => cplllock_out(0),
      cplllockdetclk_in(0) => '0',
      cplllocken_in(0) => '1',
      cpllpd_in(0) => '0',
      cpllrefclklost_out(0) => NLW_inst_cpllrefclklost_out_UNCONNECTED(0),
      cpllrefclksel_in(2 downto 0) => B"001",
      cpllreset_in(0) => '0',
      dmonfiforeset_in(0) => '0',
      dmonitorclk_in(0) => '0',
      dmonitorout_out(15 downto 0) => dmonitorout_out(15 downto 0),
      dmonitoroutclk_out(0) => NLW_inst_dmonitoroutclk_out_UNCONNECTED(0),
      drpaddr_common_in(15 downto 0) => B"0000000000000000",
      drpaddr_in(9 downto 0) => drpaddr_in(9 downto 0),
      drpclk_common_in(0) => '0',
      drpclk_in(0) => drpclk_in(0),
      drpdi_common_in(15 downto 0) => B"0000000000000000",
      drpdi_in(15 downto 0) => drpdi_in(15 downto 0),
      drpdo_common_out(15 downto 0) => NLW_inst_drpdo_common_out_UNCONNECTED(15 downto 0),
      drpdo_out(15 downto 0) => drpdo_out(15 downto 0),
      drpen_common_in(0) => '0',
      drpen_in(0) => drpen_in(0),
      drprdy_common_out(0) => NLW_inst_drprdy_common_out_UNCONNECTED(0),
      drprdy_out(0) => drprdy_out(0),
      drprst_in(0) => '0',
      drpwe_common_in(0) => '0',
      drpwe_in(0) => drpwe_in(0),
      elpcaldvorwren_in(0) => '0',
      elpcalpaorwren_in(0) => '0',
      evoddphicaldone_in(0) => '0',
      evoddphicalstart_in(0) => '0',
      evoddphidrden_in(0) => '0',
      evoddphidwren_in(0) => '0',
      evoddphixrden_in(0) => '0',
      evoddphixwren_in(0) => '0',
      eyescandataerror_out(0) => eyescandataerror_out(0),
      eyescanmode_in(0) => '0',
      eyescanreset_in(0) => eyescanreset_in(0),
      eyescantrigger_in(0) => eyescantrigger_in(0),
      freqos_in(0) => '0',
      gtgrefclk0_in(0) => '0',
      gtgrefclk1_in(0) => '0',
      gtgrefclk_in(0) => '0',
      gthrxn_in(0) => gthrxn_in(0),
      gthrxp_in(0) => gthrxp_in(0),
      gthtxn_out(0) => gthtxn_out(0),
      gthtxp_out(0) => gthtxp_out(0),
      gtnorthrefclk00_in(0) => '0',
      gtnorthrefclk01_in(0) => '0',
      gtnorthrefclk0_in(0) => '0',
      gtnorthrefclk10_in(0) => '0',
      gtnorthrefclk11_in(0) => '0',
      gtnorthrefclk1_in(0) => '0',
      gtpowergood_out(0) => gtpowergood_out(0),
      gtrefclk00_in(0) => '0',
      gtrefclk01_in(0) => '0',
      gtrefclk0_in(0) => gtrefclk0_in(0),
      gtrefclk10_in(0) => '0',
      gtrefclk11_in(0) => '0',
      gtrefclk1_in(0) => '0',
      gtrefclkmonitor_out(0) => NLW_inst_gtrefclkmonitor_out_UNCONNECTED(0),
      gtresetsel_in(0) => '0',
      gtrsvd_in(15 downto 0) => B"0000000000000000",
      gtrxreset_in(0) => '0',
      gtrxresetsel_in(0) => '0',
      gtsouthrefclk00_in(0) => '0',
      gtsouthrefclk01_in(0) => '0',
      gtsouthrefclk0_in(0) => '0',
      gtsouthrefclk10_in(0) => '0',
      gtsouthrefclk11_in(0) => '0',
      gtsouthrefclk1_in(0) => '0',
      gttxreset_in(0) => '0',
      gttxresetsel_in(0) => '0',
      gtwiz_buffbypass_rx_done_out(0) => NLW_inst_gtwiz_buffbypass_rx_done_out_UNCONNECTED(0),
      gtwiz_buffbypass_rx_error_out(0) => NLW_inst_gtwiz_buffbypass_rx_error_out_UNCONNECTED(0),
      gtwiz_buffbypass_rx_reset_in(0) => '0',
      gtwiz_buffbypass_rx_start_user_in(0) => '0',
      gtwiz_buffbypass_tx_done_out(0) => NLW_inst_gtwiz_buffbypass_tx_done_out_UNCONNECTED(0),
      gtwiz_buffbypass_tx_error_out(0) => NLW_inst_gtwiz_buffbypass_tx_error_out_UNCONNECTED(0),
      gtwiz_buffbypass_tx_reset_in(0) => '0',
      gtwiz_buffbypass_tx_start_user_in(0) => '0',
      gtwiz_gthe3_cpll_cal_bufg_ce_in(0) => '0',
      gtwiz_gthe3_cpll_cal_cnt_tol_in(17 downto 0) => B"000000000000000000",
      gtwiz_gthe3_cpll_cal_txoutclk_period_in(17 downto 0) => B"000000000000000000",
      gtwiz_gthe4_cpll_cal_bufg_ce_in(0) => '0',
      gtwiz_gthe4_cpll_cal_cnt_tol_in(17 downto 0) => B"000000000000000000",
      gtwiz_gthe4_cpll_cal_txoutclk_period_in(17 downto 0) => B"000000000000000000",
      gtwiz_gtye4_cpll_cal_bufg_ce_in(0) => '0',
      gtwiz_gtye4_cpll_cal_cnt_tol_in(17 downto 0) => B"000000000000000000",
      gtwiz_gtye4_cpll_cal_txoutclk_period_in(17 downto 0) => B"000000000000000000",
      gtwiz_reset_all_in(0) => gtwiz_reset_all_in(0),
      gtwiz_reset_clk_freerun_in(0) => gtwiz_reset_clk_freerun_in(0),
      gtwiz_reset_qpll0lock_in(0) => '0',
      gtwiz_reset_qpll0reset_out(0) => NLW_inst_gtwiz_reset_qpll0reset_out_UNCONNECTED(0),
      gtwiz_reset_qpll1lock_in(0) => '0',
      gtwiz_reset_qpll1reset_out(0) => NLW_inst_gtwiz_reset_qpll1reset_out_UNCONNECTED(0),
      gtwiz_reset_rx_cdr_stable_out(0) => gtwiz_reset_rx_cdr_stable_out(0),
      gtwiz_reset_rx_datapath_in(0) => gtwiz_reset_rx_datapath_in(0),
      gtwiz_reset_rx_done_in(0) => '0',
      gtwiz_reset_rx_done_out(0) => gtwiz_reset_rx_done_out(0),
      gtwiz_reset_rx_pll_and_datapath_in(0) => gtwiz_reset_rx_pll_and_datapath_in(0),
      gtwiz_reset_tx_datapath_in(0) => gtwiz_reset_tx_datapath_in(0),
      gtwiz_reset_tx_done_in(0) => '0',
      gtwiz_reset_tx_done_out(0) => gtwiz_reset_tx_done_out(0),
      gtwiz_reset_tx_pll_and_datapath_in(0) => gtwiz_reset_tx_pll_and_datapath_in(0),
      gtwiz_userclk_rx_active_in(0) => gtwiz_userclk_rx_active_in(0),
      gtwiz_userclk_rx_active_out(0) => NLW_inst_gtwiz_userclk_rx_active_out_UNCONNECTED(0),
      gtwiz_userclk_rx_reset_in(0) => '0',
      gtwiz_userclk_rx_srcclk_out(0) => NLW_inst_gtwiz_userclk_rx_srcclk_out_UNCONNECTED(0),
      gtwiz_userclk_rx_usrclk2_out(0) => NLW_inst_gtwiz_userclk_rx_usrclk2_out_UNCONNECTED(0),
      gtwiz_userclk_rx_usrclk_out(0) => NLW_inst_gtwiz_userclk_rx_usrclk_out_UNCONNECTED(0),
      gtwiz_userclk_tx_active_in(0) => gtwiz_userclk_tx_active_in(0),
      gtwiz_userclk_tx_active_out(0) => NLW_inst_gtwiz_userclk_tx_active_out_UNCONNECTED(0),
      gtwiz_userclk_tx_reset_in(0) => gtwiz_userclk_tx_reset_in(0),
      gtwiz_userclk_tx_srcclk_out(0) => NLW_inst_gtwiz_userclk_tx_srcclk_out_UNCONNECTED(0),
      gtwiz_userclk_tx_usrclk2_out(0) => NLW_inst_gtwiz_userclk_tx_usrclk2_out_UNCONNECTED(0),
      gtwiz_userclk_tx_usrclk_out(0) => NLW_inst_gtwiz_userclk_tx_usrclk_out_UNCONNECTED(0),
      gtwiz_userdata_rx_out(31 downto 0) => gtwiz_userdata_rx_out(31 downto 0),
      gtwiz_userdata_tx_in(31 downto 0) => gtwiz_userdata_tx_in(31 downto 0),
      gtyrxn_in(0) => '0',
      gtyrxp_in(0) => '0',
      gtytxn_out(0) => NLW_inst_gtytxn_out_UNCONNECTED(0),
      gtytxp_out(0) => NLW_inst_gtytxp_out_UNCONNECTED(0),
      incpctrl_in(0) => '0',
      loopback_in(2 downto 0) => loopback_in(2 downto 0),
      looprsvd_in(0) => '0',
      lpbkrxtxseren_in(0) => '0',
      lpbktxrxseren_in(0) => '0',
      pcieeqrxeqadaptdone_in(0) => '0',
      pcierategen3_out(0) => NLW_inst_pcierategen3_out_UNCONNECTED(0),
      pcierateidle_out(0) => NLW_inst_pcierateidle_out_UNCONNECTED(0),
      pcierateqpll0_in(2 downto 0) => B"000",
      pcierateqpll1_in(2 downto 0) => B"000",
      pcierateqpllpd_out(1 downto 0) => NLW_inst_pcierateqpllpd_out_UNCONNECTED(1 downto 0),
      pcierateqpllreset_out(1 downto 0) => NLW_inst_pcierateqpllreset_out_UNCONNECTED(1 downto 0),
      pcierstidle_in(0) => '0',
      pciersttxsyncstart_in(0) => '0',
      pciesynctxsyncdone_out(0) => NLW_inst_pciesynctxsyncdone_out_UNCONNECTED(0),
      pcieusergen3rdy_out(0) => NLW_inst_pcieusergen3rdy_out_UNCONNECTED(0),
      pcieuserphystatusrst_out(0) => NLW_inst_pcieuserphystatusrst_out_UNCONNECTED(0),
      pcieuserratedone_in(0) => '0',
      pcieuserratestart_out(0) => NLW_inst_pcieuserratestart_out_UNCONNECTED(0),
      pcsrsvdin2_in(0) => '0',
      pcsrsvdin_in(15 downto 0) => pcsrsvdin_in(15 downto 0),
      pcsrsvdout_out(15 downto 0) => NLW_inst_pcsrsvdout_out_UNCONNECTED(15 downto 0),
      phystatus_out(0) => NLW_inst_phystatus_out_UNCONNECTED(0),
      pinrsrvdas_out(15 downto 0) => NLW_inst_pinrsrvdas_out_UNCONNECTED(15 downto 0),
      pmarsvd0_in(7 downto 0) => B"00000000",
      pmarsvd1_in(7 downto 0) => B"00000000",
      pmarsvdin_in(0) => '0',
      pmarsvdout0_out(7 downto 0) => NLW_inst_pmarsvdout0_out_UNCONNECTED(7 downto 0),
      pmarsvdout1_out(7 downto 0) => NLW_inst_pmarsvdout1_out_UNCONNECTED(7 downto 0),
      powerpresent_out(0) => NLW_inst_powerpresent_out_UNCONNECTED(0),
      qpll0clk_in(0) => '0',
      qpll0clkrsvd0_in(0) => '0',
      qpll0clkrsvd1_in(0) => '0',
      qpll0fbclklost_out(0) => NLW_inst_qpll0fbclklost_out_UNCONNECTED(0),
      qpll0fbdiv_in(7 downto 0) => B"00000000",
      qpll0freqlock_in(0) => '0',
      qpll0lock_out(0) => NLW_inst_qpll0lock_out_UNCONNECTED(0),
      qpll0lockdetclk_in(0) => '0',
      qpll0locken_in(0) => '0',
      qpll0outclk_out(0) => NLW_inst_qpll0outclk_out_UNCONNECTED(0),
      qpll0outrefclk_out(0) => NLW_inst_qpll0outrefclk_out_UNCONNECTED(0),
      qpll0pd_in(0) => '1',
      qpll0refclk_in(0) => '0',
      qpll0refclklost_out(0) => NLW_inst_qpll0refclklost_out_UNCONNECTED(0),
      qpll0refclksel_in(2 downto 0) => B"001",
      qpll0reset_in(0) => '1',
      qpll1clk_in(0) => '0',
      qpll1clkrsvd0_in(0) => '0',
      qpll1clkrsvd1_in(0) => '0',
      qpll1fbclklost_out(0) => NLW_inst_qpll1fbclklost_out_UNCONNECTED(0),
      qpll1fbdiv_in(7 downto 0) => B"00000000",
      qpll1freqlock_in(0) => '0',
      qpll1lock_out(0) => NLW_inst_qpll1lock_out_UNCONNECTED(0),
      qpll1lockdetclk_in(0) => '0',
      qpll1locken_in(0) => '0',
      qpll1outclk_out(0) => NLW_inst_qpll1outclk_out_UNCONNECTED(0),
      qpll1outrefclk_out(0) => NLW_inst_qpll1outrefclk_out_UNCONNECTED(0),
      qpll1pd_in(0) => '1',
      qpll1refclk_in(0) => '0',
      qpll1refclklost_out(0) => NLW_inst_qpll1refclklost_out_UNCONNECTED(0),
      qpll1refclksel_in(2 downto 0) => B"001",
      qpll1reset_in(0) => '1',
      qplldmonitor0_out(7 downto 0) => NLW_inst_qplldmonitor0_out_UNCONNECTED(7 downto 0),
      qplldmonitor1_out(7 downto 0) => NLW_inst_qplldmonitor1_out_UNCONNECTED(7 downto 0),
      qpllrsvd1_in(7 downto 0) => B"00000000",
      qpllrsvd2_in(4 downto 0) => B"00000",
      qpllrsvd3_in(4 downto 0) => B"00000",
      qpllrsvd4_in(7 downto 0) => B"00000000",
      rcalenb_in(0) => '1',
      refclkoutmonitor0_out(0) => NLW_inst_refclkoutmonitor0_out_UNCONNECTED(0),
      refclkoutmonitor1_out(0) => NLW_inst_refclkoutmonitor1_out_UNCONNECTED(0),
      resetexception_out(0) => NLW_inst_resetexception_out_UNCONNECTED(0),
      resetovrd_in(0) => '0',
      rstclkentx_in(0) => '0',
      rx8b10ben_in(0) => rx8b10ben_in(0),
      rxafecfoken_in(0) => '1',
      rxbufreset_in(0) => rxbufreset_in(0),
      rxbufstatus_out(2 downto 0) => rxbufstatus_out(2 downto 0),
      rxbyteisaligned_out(0) => rxbyteisaligned_out(0),
      rxbyterealign_out(0) => rxbyterealign_out(0),
      rxcdrfreqreset_in(0) => '0',
      rxcdrhold_in(0) => rxcdrhold_in(0),
      rxcdrlock_out(0) => NLW_inst_rxcdrlock_out_UNCONNECTED(0),
      rxcdrovrden_in(0) => '0',
      rxcdrphdone_out(0) => NLW_inst_rxcdrphdone_out_UNCONNECTED(0),
      rxcdrreset_in(0) => '0',
      rxcdrresetrsv_in(0) => '0',
      rxchanbondseq_out(0) => NLW_inst_rxchanbondseq_out_UNCONNECTED(0),
      rxchanisaligned_out(0) => NLW_inst_rxchanisaligned_out_UNCONNECTED(0),
      rxchanrealign_out(0) => NLW_inst_rxchanrealign_out_UNCONNECTED(0),
      rxchbonden_in(0) => '0',
      rxchbondi_in(4 downto 0) => B"00000",
      rxchbondlevel_in(2 downto 0) => B"000",
      rxchbondmaster_in(0) => '0',
      rxchbondo_out(4 downto 0) => NLW_inst_rxchbondo_out_UNCONNECTED(4 downto 0),
      rxchbondslave_in(0) => '0',
      rxckcaldone_out(0) => NLW_inst_rxckcaldone_out_UNCONNECTED(0),
      rxckcalreset_in(0) => '0',
      rxckcalstart_in(6 downto 0) => B"0000000",
      rxclkcorcnt_out(1 downto 0) => NLW_inst_rxclkcorcnt_out_UNCONNECTED(1 downto 0),
      rxcominitdet_out(0) => NLW_inst_rxcominitdet_out_UNCONNECTED(0),
      rxcommadet_out(0) => rxcommadet_out(0),
      rxcommadeten_in(0) => rxcommadeten_in(0),
      rxcomsasdet_out(0) => NLW_inst_rxcomsasdet_out_UNCONNECTED(0),
      rxcomwakedet_out(0) => NLW_inst_rxcomwakedet_out_UNCONNECTED(0),
      rxctrl0_out(15 downto 0) => rxctrl0_out(15 downto 0),
      rxctrl1_out(15 downto 0) => rxctrl1_out(15 downto 0),
      rxctrl2_out(7 downto 0) => rxctrl2_out(7 downto 0),
      rxctrl3_out(7 downto 0) => rxctrl3_out(7 downto 0),
      rxdata_out(127 downto 0) => NLW_inst_rxdata_out_UNCONNECTED(127 downto 0),
      rxdataextendrsvd_out(7 downto 0) => NLW_inst_rxdataextendrsvd_out_UNCONNECTED(7 downto 0),
      rxdatavalid_out(1 downto 0) => NLW_inst_rxdatavalid_out_UNCONNECTED(1 downto 0),
      rxdccforcestart_in(0) => '0',
      rxdfeagcctrl_in(1 downto 0) => B"01",
      rxdfeagchold_in(0) => '0',
      rxdfeagcovrden_in(0) => rxdfeagcovrden_in(0),
      rxdfecfokfcnum_in(3 downto 0) => B"1101",
      rxdfecfokfen_in(0) => '0',
      rxdfecfokfpulse_in(0) => '0',
      rxdfecfokhold_in(0) => '0',
      rxdfecfokovren_in(0) => '0',
      rxdfekhhold_in(0) => '0',
      rxdfekhovrden_in(0) => '0',
      rxdfelfhold_in(0) => '0',
      rxdfelfovrden_in(0) => '0',
      rxdfelpmreset_in(0) => rxdfelpmreset_in(0),
      rxdfetap10hold_in(0) => '0',
      rxdfetap10ovrden_in(0) => '0',
      rxdfetap11hold_in(0) => '0',
      rxdfetap11ovrden_in(0) => '0',
      rxdfetap12hold_in(0) => '0',
      rxdfetap12ovrden_in(0) => '0',
      rxdfetap13hold_in(0) => '0',
      rxdfetap13ovrden_in(0) => '0',
      rxdfetap14hold_in(0) => '0',
      rxdfetap14ovrden_in(0) => '0',
      rxdfetap15hold_in(0) => '0',
      rxdfetap15ovrden_in(0) => '0',
      rxdfetap2hold_in(0) => '0',
      rxdfetap2ovrden_in(0) => '0',
      rxdfetap3hold_in(0) => '0',
      rxdfetap3ovrden_in(0) => '0',
      rxdfetap4hold_in(0) => '0',
      rxdfetap4ovrden_in(0) => '0',
      rxdfetap5hold_in(0) => '0',
      rxdfetap5ovrden_in(0) => '0',
      rxdfetap6hold_in(0) => '0',
      rxdfetap6ovrden_in(0) => '0',
      rxdfetap7hold_in(0) => '0',
      rxdfetap7ovrden_in(0) => '0',
      rxdfetap8hold_in(0) => '0',
      rxdfetap8ovrden_in(0) => '0',
      rxdfetap9hold_in(0) => '0',
      rxdfetap9ovrden_in(0) => '0',
      rxdfeuthold_in(0) => '0',
      rxdfeutovrden_in(0) => '0',
      rxdfevphold_in(0) => '0',
      rxdfevpovrden_in(0) => '0',
      rxdfevsen_in(0) => '0',
      rxdfexyden_in(0) => '1',
      rxdlybypass_in(0) => '1',
      rxdlyen_in(0) => '0',
      rxdlyovrden_in(0) => '0',
      rxdlysreset_in(0) => '0',
      rxdlysresetdone_out(0) => NLW_inst_rxdlysresetdone_out_UNCONNECTED(0),
      rxelecidle_out(0) => NLW_inst_rxelecidle_out_UNCONNECTED(0),
      rxelecidlemode_in(1 downto 0) => B"11",
      rxeqtraining_in(0) => '0',
      rxgearboxslip_in(0) => '0',
      rxheader_out(5 downto 0) => NLW_inst_rxheader_out_UNCONNECTED(5 downto 0),
      rxheadervalid_out(1 downto 0) => NLW_inst_rxheadervalid_out_UNCONNECTED(1 downto 0),
      rxlatclk_in(0) => '0',
      rxlfpstresetdet_out(0) => NLW_inst_rxlfpstresetdet_out_UNCONNECTED(0),
      rxlfpsu2lpexitdet_out(0) => NLW_inst_rxlfpsu2lpexitdet_out_UNCONNECTED(0),
      rxlfpsu3wakedet_out(0) => NLW_inst_rxlfpsu3wakedet_out_UNCONNECTED(0),
      rxlpmen_in(0) => rxlpmen_in(0),
      rxlpmgchold_in(0) => '0',
      rxlpmgcovrden_in(0) => '0',
      rxlpmhfhold_in(0) => '0',
      rxlpmhfovrden_in(0) => '0',
      rxlpmlfhold_in(0) => '0',
      rxlpmlfklovrden_in(0) => '0',
      rxlpmoshold_in(0) => '0',
      rxlpmosovrden_in(0) => '0',
      rxmcommaalignen_in(0) => rxmcommaalignen_in(0),
      rxmonitorout_out(7 downto 0) => rxmonitorout_out(7 downto 0),
      rxmonitorsel_in(1 downto 0) => rxmonitorsel_in(1 downto 0),
      rxoobreset_in(0) => '0',
      rxoscalreset_in(0) => '0',
      rxoshold_in(0) => '0',
      rxosintcfg_in(0) => '0',
      rxosintdone_out(0) => NLW_inst_rxosintdone_out_UNCONNECTED(0),
      rxosinten_in(0) => '0',
      rxosinthold_in(0) => '0',
      rxosintovrden_in(0) => '0',
      rxosintstarted_out(0) => NLW_inst_rxosintstarted_out_UNCONNECTED(0),
      rxosintstrobe_in(0) => '0',
      rxosintstrobedone_out(0) => NLW_inst_rxosintstrobedone_out_UNCONNECTED(0),
      rxosintstrobestarted_out(0) => NLW_inst_rxosintstrobestarted_out_UNCONNECTED(0),
      rxosinttestovrden_in(0) => '0',
      rxosovrden_in(0) => '0',
      rxoutclk_out(0) => rxoutclk_out(0),
      rxoutclkfabric_out(0) => NLW_inst_rxoutclkfabric_out_UNCONNECTED(0),
      rxoutclkpcs_out(0) => NLW_inst_rxoutclkpcs_out_UNCONNECTED(0),
      rxoutclksel_in(2 downto 0) => B"010",
      rxpcommaalignen_in(0) => rxpcommaalignen_in(0),
      rxpcsreset_in(0) => rxpcsreset_in(0),
      rxpd_in(1 downto 0) => rxpd_in(1 downto 0),
      rxphalign_in(0) => '0',
      rxphaligndone_out(0) => NLW_inst_rxphaligndone_out_UNCONNECTED(0),
      rxphalignen_in(0) => '0',
      rxphalignerr_out(0) => NLW_inst_rxphalignerr_out_UNCONNECTED(0),
      rxphdlypd_in(0) => '1',
      rxphdlyreset_in(0) => '0',
      rxphovrden_in(0) => '0',
      rxpllclksel_in(1 downto 0) => B"00",
      rxpmareset_in(0) => rxpmareset_in(0),
      rxpmaresetdone_out(0) => rxpmaresetdone_out(0),
      rxpolarity_in(0) => rxpolarity_in(0),
      rxprbscntreset_in(0) => rxprbscntreset_in(0),
      rxprbserr_out(0) => rxprbserr_out(0),
      rxprbslocked_out(0) => NLW_inst_rxprbslocked_out_UNCONNECTED(0),
      rxprbssel_in(3 downto 0) => rxprbssel_in(3 downto 0),
      rxprgdivresetdone_out(0) => NLW_inst_rxprgdivresetdone_out_UNCONNECTED(0),
      rxprogdivreset_in(0) => '0',
      rxqpien_in(0) => '0',
      rxqpisenn_out(0) => NLW_inst_rxqpisenn_out_UNCONNECTED(0),
      rxqpisenp_out(0) => NLW_inst_rxqpisenp_out_UNCONNECTED(0),
      rxrate_in(2 downto 0) => rxrate_in(2 downto 0),
      rxratedone_out(0) => rxratedone_out(0),
      rxratemode_in(0) => '0',
      rxrecclk0_sel_out(0) => NLW_inst_rxrecclk0_sel_out_UNCONNECTED(0),
      rxrecclk0sel_out(1 downto 0) => NLW_inst_rxrecclk0sel_out_UNCONNECTED(1 downto 0),
      rxrecclk1_sel_out(0) => NLW_inst_rxrecclk1_sel_out_UNCONNECTED(0),
      rxrecclk1sel_out(1 downto 0) => NLW_inst_rxrecclk1sel_out_UNCONNECTED(1 downto 0),
      rxrecclkout_out(0) => NLW_inst_rxrecclkout_out_UNCONNECTED(0),
      rxresetdone_out(0) => rxresetdone_out(0),
      rxslide_in(0) => '0',
      rxsliderdy_out(0) => NLW_inst_rxsliderdy_out_UNCONNECTED(0),
      rxslipdone_out(0) => NLW_inst_rxslipdone_out_UNCONNECTED(0),
      rxslipoutclk_in(0) => '0',
      rxslipoutclkrdy_out(0) => NLW_inst_rxslipoutclkrdy_out_UNCONNECTED(0),
      rxslippma_in(0) => '0',
      rxslippmardy_out(0) => NLW_inst_rxslippmardy_out_UNCONNECTED(0),
      rxstartofseq_out(1 downto 0) => NLW_inst_rxstartofseq_out_UNCONNECTED(1 downto 0),
      rxstatus_out(2 downto 0) => NLW_inst_rxstatus_out_UNCONNECTED(2 downto 0),
      rxsyncallin_in(0) => '0',
      rxsyncdone_out(0) => NLW_inst_rxsyncdone_out_UNCONNECTED(0),
      rxsyncin_in(0) => '0',
      rxsyncmode_in(0) => '0',
      rxsyncout_out(0) => NLW_inst_rxsyncout_out_UNCONNECTED(0),
      rxsysclksel_in(1 downto 0) => B"00",
      rxtermination_in(0) => '0',
      rxuserrdy_in(0) => '1',
      rxusrclk2_in(0) => rxusrclk2_in(0),
      rxusrclk_in(0) => rxusrclk_in(0),
      rxvalid_out(0) => NLW_inst_rxvalid_out_UNCONNECTED(0),
      sdm0data_in(24 downto 0) => B"0000000000000000000000000",
      sdm0finalout_out(3 downto 0) => NLW_inst_sdm0finalout_out_UNCONNECTED(3 downto 0),
      sdm0reset_in(0) => '0',
      sdm0testdata_out(14 downto 0) => NLW_inst_sdm0testdata_out_UNCONNECTED(14 downto 0),
      sdm0toggle_in(0) => '0',
      sdm0width_in(1 downto 0) => B"00",
      sdm1data_in(24 downto 0) => B"0000000000000000000000000",
      sdm1finalout_out(3 downto 0) => NLW_inst_sdm1finalout_out_UNCONNECTED(3 downto 0),
      sdm1reset_in(0) => '0',
      sdm1testdata_out(14 downto 0) => NLW_inst_sdm1testdata_out_UNCONNECTED(14 downto 0),
      sdm1toggle_in(0) => '0',
      sdm1width_in(1 downto 0) => B"00",
      sigvalidclk_in(0) => '0',
      tcongpi_in(9 downto 0) => B"0000000000",
      tcongpo_out(9 downto 0) => NLW_inst_tcongpo_out_UNCONNECTED(9 downto 0),
      tconpowerup_in(0) => '0',
      tconreset_in(1 downto 0) => B"00",
      tconrsvdin1_in(1 downto 0) => B"00",
      tconrsvdout0_out(0) => NLW_inst_tconrsvdout0_out_UNCONNECTED(0),
      tstin_in(19 downto 0) => B"00000000000000000000",
      tx8b10bbypass_in(7 downto 0) => B"00000000",
      tx8b10ben_in(0) => tx8b10ben_in(0),
      txbufdiffctrl_in(0) => '0',
      txbufstatus_out(1 downto 0) => txbufstatus_out(1 downto 0),
      txcomfinish_out(0) => NLW_inst_txcomfinish_out_UNCONNECTED(0),
      txcominit_in(0) => '0',
      txcomsas_in(0) => '0',
      txcomwake_in(0) => '0',
      txctrl0_in(15 downto 0) => txctrl0_in(15 downto 0),
      txctrl1_in(15 downto 0) => txctrl1_in(15 downto 0),
      txctrl2_in(7 downto 0) => txctrl2_in(7 downto 0),
      txdata_in(127 downto 0) => B"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      txdataextendrsvd_in(7 downto 0) => B"00000000",
      txdccdone_out(0) => NLW_inst_txdccdone_out_UNCONNECTED(0),
      txdccforcestart_in(0) => '0',
      txdccreset_in(0) => '0',
      txdeemph_in(1 downto 0) => B"00",
      txdetectrx_in(0) => '0',
      txdiffctrl_in(4 downto 0) => txdiffctrl_in(4 downto 0),
      txdiffpd_in(0) => '0',
      txdlybypass_in(0) => '1',
      txdlyen_in(0) => '0',
      txdlyhold_in(0) => '0',
      txdlyovrden_in(0) => '0',
      txdlysreset_in(0) => '0',
      txdlysresetdone_out(0) => NLW_inst_txdlysresetdone_out_UNCONNECTED(0),
      txdlyupdown_in(0) => '0',
      txelecidle_in(0) => txelecidle_in(0),
      txelforcestart_in(0) => '0',
      txheader_in(5 downto 0) => B"000000",
      txinhibit_in(0) => txinhibit_in(0),
      txlatclk_in(0) => '0',
      txlfpstreset_in(0) => '0',
      txlfpsu2lpexit_in(0) => '0',
      txlfpsu3wake_in(0) => '0',
      txmaincursor_in(6 downto 0) => B"0000000",
      txmargin_in(2 downto 0) => B"000",
      txmuxdcdexhold_in(0) => '0',
      txmuxdcdorwren_in(0) => '0',
      txoneszeros_in(0) => '0',
      txoutclk_out(0) => txoutclk_out(0),
      txoutclkfabric_out(0) => NLW_inst_txoutclkfabric_out_UNCONNECTED(0),
      txoutclkpcs_out(0) => NLW_inst_txoutclkpcs_out_UNCONNECTED(0),
      txoutclksel_in(2 downto 0) => txoutclksel_in(2 downto 0),
      txpcsreset_in(0) => txpcsreset_in(0),
      txpd_in(1 downto 0) => txpd_in(1 downto 0),
      txpdelecidlemode_in(0) => '0',
      txphalign_in(0) => '0',
      txphaligndone_out(0) => NLW_inst_txphaligndone_out_UNCONNECTED(0),
      txphalignen_in(0) => '0',
      txphdlypd_in(0) => '1',
      txphdlyreset_in(0) => '0',
      txphdlytstclk_in(0) => '0',
      txphinit_in(0) => '0',
      txphinitdone_out(0) => NLW_inst_txphinitdone_out_UNCONNECTED(0),
      txphovrden_in(0) => '0',
      txpippmen_in(0) => '0',
      txpippmovrden_in(0) => '0',
      txpippmpd_in(0) => '0',
      txpippmsel_in(0) => '0',
      txpippmstepsize_in(4 downto 0) => B"00000",
      txpisopd_in(0) => '0',
      txpllclksel_in(1 downto 0) => B"00",
      txpmareset_in(0) => txpmareset_in(0),
      txpmaresetdone_out(0) => txpmaresetdone_out(0),
      txpolarity_in(0) => txpolarity_in(0),
      txpostcursor_in(4 downto 0) => txpostcursor_in(4 downto 0),
      txpostcursorinv_in(0) => '0',
      txprbsforceerr_in(0) => txprbsforceerr_in(0),
      txprbssel_in(3 downto 0) => txprbssel_in(3 downto 0),
      txprecursor_in(4 downto 0) => txprecursor_in(4 downto 0),
      txprecursorinv_in(0) => '0',
      txprgdivresetdone_out(0) => NLW_inst_txprgdivresetdone_out_UNCONNECTED(0),
      txprogdivreset_in(0) => '0',
      txqpibiasen_in(0) => '0',
      txqpisenn_out(0) => NLW_inst_txqpisenn_out_UNCONNECTED(0),
      txqpisenp_out(0) => NLW_inst_txqpisenp_out_UNCONNECTED(0),
      txqpistrongpdown_in(0) => '0',
      txqpiweakpup_in(0) => '0',
      txrate_in(2 downto 0) => B"000",
      txratedone_out(0) => NLW_inst_txratedone_out_UNCONNECTED(0),
      txratemode_in(0) => '0',
      txresetdone_out(0) => txresetdone_out(0),
      txsequence_in(6 downto 0) => B"0000000",
      txswing_in(0) => '0',
      txsyncallin_in(0) => '0',
      txsyncdone_out(0) => NLW_inst_txsyncdone_out_UNCONNECTED(0),
      txsyncin_in(0) => '0',
      txsyncmode_in(0) => '0',
      txsyncout_out(0) => NLW_inst_txsyncout_out_UNCONNECTED(0),
      txsysclksel_in(1 downto 0) => B"00",
      txuserrdy_in(0) => '1',
      txusrclk2_in(0) => txusrclk2_in(0),
      txusrclk_in(0) => txusrclk_in(0),
      ubcfgstreamen_in(0) => '0',
      ubdaddr_out(0) => NLW_inst_ubdaddr_out_UNCONNECTED(0),
      ubden_out(0) => NLW_inst_ubden_out_UNCONNECTED(0),
      ubdi_out(0) => NLW_inst_ubdi_out_UNCONNECTED(0),
      ubdo_in(0) => '0',
      ubdrdy_in(0) => '0',
      ubdwe_out(0) => NLW_inst_ubdwe_out_UNCONNECTED(0),
      ubenable_in(0) => '0',
      ubgpi_in(0) => '0',
      ubintr_in(0) => '0',
      ubiolmbrst_in(0) => '0',
      ubmbrst_in(0) => '0',
      ubmdmcapture_in(0) => '0',
      ubmdmdbgrst_in(0) => '0',
      ubmdmdbgupdate_in(0) => '0',
      ubmdmregen_in(0) => '0',
      ubmdmshift_in(0) => '0',
      ubmdmsysrst_in(0) => '0',
      ubmdmtck_in(0) => '0',
      ubmdmtdi_in(0) => '0',
      ubmdmtdo_out(0) => NLW_inst_ubmdmtdo_out_UNCONNECTED(0),
      ubrsvdout_out(0) => NLW_inst_ubrsvdout_out_UNCONNECTED(0),
      ubtxuart_out(0) => NLW_inst_ubtxuart_out_UNCONNECTED(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity quadsgmii_0_TEST_quadsgmii_0_TEST_transceiver is
  port (
    gtwiz_userdata_rx_out : out STD_LOGIC_VECTOR ( 31 downto 0 );
    cplllock_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txn : out STD_LOGIC;
    txp : out STD_LOGIC;
    gt0_powergood_out : out STD_LOGIC;
    rxctrl0_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxctrl1_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxctrl2_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxctrl3_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxoutclk : out STD_LOGIC;
    rxresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txoutclk : out STD_LOGIC;
    txresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txbuferr : out STD_LOGIC;
    resetdone : out STD_LOGIC;
    independent_clock_bufgdiv4 : in STD_LOGIC;
    pma_reset : in STD_LOGIC;
    txdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    rxn : in STD_LOGIC;
    rxp : in STD_LOGIC;
    gtrefclk : in STD_LOGIC;
    powerdown : in STD_LOGIC;
    rxuserclk : in STD_LOGIC;
    rxuserclk2 : in STD_LOGIC;
    txcharisk : in STD_LOGIC_VECTOR ( 3 downto 0 );
    userclk : in STD_LOGIC;
    userclk2 : in STD_LOGIC;
    enablealign : in STD_LOGIC;
    mgt_tx_reset : in STD_LOGIC;
    mgt_rx_reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmii_0_TEST_quadsgmii_0_TEST_transceiver : entity is "quadsgmii_0_TEST_transceiver";
end quadsgmii_0_TEST_quadsgmii_0_TEST_transceiver;

architecture STRUCTURE of quadsgmii_0_TEST_quadsgmii_0_TEST_transceiver is
  signal encommaalign_rec : STD_LOGIC;
  signal gtwiz_reset_rx_datapath_in : STD_LOGIC;
  signal gtwiz_reset_rx_done_out : STD_LOGIC;
  signal gtwiz_reset_tx_datapath_in : STD_LOGIC;
  signal gtwiz_reset_tx_done_out : STD_LOGIC;
  signal gtwiz_userclk_rx_active_in : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal quadsgmii_0_TEST_gt_i_n_127 : STD_LOGIC;
  signal quadsgmii_0_TEST_gt_i_n_128 : STD_LOGIC;
  signal quadsgmii_0_TEST_gt_i_n_129 : STD_LOGIC;
  signal quadsgmii_0_TEST_gt_i_n_130 : STD_LOGIC;
  signal quadsgmii_0_TEST_gt_i_n_131 : STD_LOGIC;
  signal quadsgmii_0_TEST_gt_i_n_132 : STD_LOGIC;
  signal quadsgmii_0_TEST_gt_i_n_133 : STD_LOGIC;
  signal quadsgmii_0_TEST_gt_i_n_134 : STD_LOGIC;
  signal quadsgmii_0_TEST_gt_i_n_136 : STD_LOGIC;
  signal quadsgmii_0_TEST_gt_i_n_137 : STD_LOGIC;
  signal quadsgmii_0_TEST_gt_i_n_138 : STD_LOGIC;
  signal quadsgmii_0_TEST_gt_i_n_140 : STD_LOGIC;
  signal quadsgmii_0_TEST_gt_i_n_141 : STD_LOGIC;
  signal quadsgmii_0_TEST_gt_i_n_36 : STD_LOGIC;
  signal quadsgmii_0_TEST_gt_i_n_37 : STD_LOGIC;
  signal quadsgmii_0_TEST_gt_i_n_38 : STD_LOGIC;
  signal quadsgmii_0_TEST_gt_i_n_39 : STD_LOGIC;
  signal quadsgmii_0_TEST_gt_i_n_40 : STD_LOGIC;
  signal quadsgmii_0_TEST_gt_i_n_41 : STD_LOGIC;
  signal quadsgmii_0_TEST_gt_i_n_42 : STD_LOGIC;
  signal quadsgmii_0_TEST_gt_i_n_43 : STD_LOGIC;
  signal quadsgmii_0_TEST_gt_i_n_44 : STD_LOGIC;
  signal quadsgmii_0_TEST_gt_i_n_45 : STD_LOGIC;
  signal quadsgmii_0_TEST_gt_i_n_46 : STD_LOGIC;
  signal quadsgmii_0_TEST_gt_i_n_47 : STD_LOGIC;
  signal quadsgmii_0_TEST_gt_i_n_48 : STD_LOGIC;
  signal quadsgmii_0_TEST_gt_i_n_49 : STD_LOGIC;
  signal quadsgmii_0_TEST_gt_i_n_50 : STD_LOGIC;
  signal quadsgmii_0_TEST_gt_i_n_51 : STD_LOGIC;
  signal quadsgmii_0_TEST_gt_i_n_52 : STD_LOGIC;
  signal quadsgmii_0_TEST_gt_i_n_53 : STD_LOGIC;
  signal quadsgmii_0_TEST_gt_i_n_54 : STD_LOGIC;
  signal quadsgmii_0_TEST_gt_i_n_55 : STD_LOGIC;
  signal quadsgmii_0_TEST_gt_i_n_56 : STD_LOGIC;
  signal quadsgmii_0_TEST_gt_i_n_57 : STD_LOGIC;
  signal quadsgmii_0_TEST_gt_i_n_58 : STD_LOGIC;
  signal quadsgmii_0_TEST_gt_i_n_59 : STD_LOGIC;
  signal quadsgmii_0_TEST_gt_i_n_60 : STD_LOGIC;
  signal quadsgmii_0_TEST_gt_i_n_61 : STD_LOGIC;
  signal quadsgmii_0_TEST_gt_i_n_62 : STD_LOGIC;
  signal quadsgmii_0_TEST_gt_i_n_63 : STD_LOGIC;
  signal quadsgmii_0_TEST_gt_i_n_64 : STD_LOGIC;
  signal quadsgmii_0_TEST_gt_i_n_65 : STD_LOGIC;
  signal quadsgmii_0_TEST_gt_i_n_66 : STD_LOGIC;
  signal quadsgmii_0_TEST_gt_i_n_67 : STD_LOGIC;
  signal quadsgmii_0_TEST_gt_i_n_68 : STD_LOGIC;
  signal quadsgmii_0_TEST_gt_i_n_69 : STD_LOGIC;
  signal quadsgmii_0_TEST_gt_i_n_73 : STD_LOGIC;
  signal quadsgmii_0_TEST_gt_i_n_74 : STD_LOGIC;
  signal quadsgmii_0_TEST_gt_i_n_75 : STD_LOGIC;
  signal quadsgmii_0_TEST_gt_i_n_76 : STD_LOGIC;
  signal quadsgmii_0_TEST_gt_i_n_77 : STD_LOGIC;
  signal quadsgmii_0_TEST_gt_i_n_78 : STD_LOGIC;
  signal NLW_quadsgmii_0_TEST_gt_i_rxctrl0_out_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 4 );
  signal NLW_quadsgmii_0_TEST_gt_i_rxctrl1_out_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 4 );
  signal NLW_quadsgmii_0_TEST_gt_i_rxctrl2_out_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal NLW_quadsgmii_0_TEST_gt_i_rxctrl3_out_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal NLW_quadsgmii_0_TEST_gt_i_txpmaresetdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of quadsgmii_0_TEST_gt_i : label is "quadsgmii_0_TEST_gt,quadsgmii_0_TEST_gt_gtwizard_top,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of quadsgmii_0_TEST_gt_i : label is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of quadsgmii_0_TEST_gt_i : label is "quadsgmii_0_TEST_gt_gtwizard_top,Vivado 2019.1";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of quadsgmii_0_TEST_gt_i_i_1 : label is "soft_lutpair517";
  attribute SOFT_HLUTNM of resetdone_INST_0 : label is "soft_lutpair517";
begin
quadsgmii_0_TEST_gt_i: entity work.quadsgmii_0_TEST_quadsgmii_0_TEST_gt
     port map (
      cplllock_out(0) => cplllock_out(0),
      dmonitorout_out(15) => quadsgmii_0_TEST_gt_i_n_36,
      dmonitorout_out(14) => quadsgmii_0_TEST_gt_i_n_37,
      dmonitorout_out(13) => quadsgmii_0_TEST_gt_i_n_38,
      dmonitorout_out(12) => quadsgmii_0_TEST_gt_i_n_39,
      dmonitorout_out(11) => quadsgmii_0_TEST_gt_i_n_40,
      dmonitorout_out(10) => quadsgmii_0_TEST_gt_i_n_41,
      dmonitorout_out(9) => quadsgmii_0_TEST_gt_i_n_42,
      dmonitorout_out(8) => quadsgmii_0_TEST_gt_i_n_43,
      dmonitorout_out(7) => quadsgmii_0_TEST_gt_i_n_44,
      dmonitorout_out(6) => quadsgmii_0_TEST_gt_i_n_45,
      dmonitorout_out(5) => quadsgmii_0_TEST_gt_i_n_46,
      dmonitorout_out(4) => quadsgmii_0_TEST_gt_i_n_47,
      dmonitorout_out(3) => quadsgmii_0_TEST_gt_i_n_48,
      dmonitorout_out(2) => quadsgmii_0_TEST_gt_i_n_49,
      dmonitorout_out(1) => quadsgmii_0_TEST_gt_i_n_50,
      dmonitorout_out(0) => quadsgmii_0_TEST_gt_i_n_51,
      drpaddr_in(9 downto 0) => B"0000000000",
      drpclk_in(0) => independent_clock_bufgdiv4,
      drpdi_in(15 downto 0) => B"0000000000000000",
      drpdo_out(15) => quadsgmii_0_TEST_gt_i_n_52,
      drpdo_out(14) => quadsgmii_0_TEST_gt_i_n_53,
      drpdo_out(13) => quadsgmii_0_TEST_gt_i_n_54,
      drpdo_out(12) => quadsgmii_0_TEST_gt_i_n_55,
      drpdo_out(11) => quadsgmii_0_TEST_gt_i_n_56,
      drpdo_out(10) => quadsgmii_0_TEST_gt_i_n_57,
      drpdo_out(9) => quadsgmii_0_TEST_gt_i_n_58,
      drpdo_out(8) => quadsgmii_0_TEST_gt_i_n_59,
      drpdo_out(7) => quadsgmii_0_TEST_gt_i_n_60,
      drpdo_out(6) => quadsgmii_0_TEST_gt_i_n_61,
      drpdo_out(5) => quadsgmii_0_TEST_gt_i_n_62,
      drpdo_out(4) => quadsgmii_0_TEST_gt_i_n_63,
      drpdo_out(3) => quadsgmii_0_TEST_gt_i_n_64,
      drpdo_out(2) => quadsgmii_0_TEST_gt_i_n_65,
      drpdo_out(1) => quadsgmii_0_TEST_gt_i_n_66,
      drpdo_out(0) => quadsgmii_0_TEST_gt_i_n_67,
      drpen_in(0) => '0',
      drprdy_out(0) => quadsgmii_0_TEST_gt_i_n_68,
      drpwe_in(0) => '0',
      eyescandataerror_out(0) => quadsgmii_0_TEST_gt_i_n_69,
      eyescanreset_in(0) => '0',
      eyescantrigger_in(0) => '0',
      gthrxn_in(0) => rxn,
      gthrxp_in(0) => rxp,
      gthtxn_out(0) => txn,
      gthtxp_out(0) => txp,
      gtpowergood_out(0) => gt0_powergood_out,
      gtrefclk0_in(0) => gtrefclk,
      gtwiz_reset_all_in(0) => pma_reset,
      gtwiz_reset_clk_freerun_in(0) => independent_clock_bufgdiv4,
      gtwiz_reset_rx_cdr_stable_out(0) => gtwiz_userclk_rx_active_in,
      gtwiz_reset_rx_datapath_in(0) => gtwiz_reset_rx_datapath_in,
      gtwiz_reset_rx_done_out(0) => gtwiz_reset_rx_done_out,
      gtwiz_reset_rx_pll_and_datapath_in(0) => '0',
      gtwiz_reset_tx_datapath_in(0) => gtwiz_reset_tx_datapath_in,
      gtwiz_reset_tx_done_out(0) => gtwiz_reset_tx_done_out,
      gtwiz_reset_tx_pll_and_datapath_in(0) => '0',
      gtwiz_userclk_rx_active_in(0) => gtwiz_userclk_rx_active_in,
      gtwiz_userclk_tx_active_in(0) => '1',
      gtwiz_userclk_tx_reset_in(0) => '0',
      gtwiz_userdata_rx_out(31 downto 0) => gtwiz_userdata_rx_out(31 downto 0),
      gtwiz_userdata_tx_in(31 downto 0) => txdata(31 downto 0),
      loopback_in(2 downto 0) => B"000",
      pcsrsvdin_in(15 downto 0) => B"0000000000000000",
      rx8b10ben_in(0) => '1',
      rxbufreset_in(0) => '0',
      rxbufstatus_out(2) => quadsgmii_0_TEST_gt_i_n_73,
      rxbufstatus_out(1) => quadsgmii_0_TEST_gt_i_n_74,
      rxbufstatus_out(0) => quadsgmii_0_TEST_gt_i_n_75,
      rxbyteisaligned_out(0) => quadsgmii_0_TEST_gt_i_n_76,
      rxbyterealign_out(0) => quadsgmii_0_TEST_gt_i_n_77,
      rxcdrhold_in(0) => '0',
      rxcommadet_out(0) => quadsgmii_0_TEST_gt_i_n_78,
      rxcommadeten_in(0) => '1',
      rxctrl0_out(15 downto 4) => NLW_quadsgmii_0_TEST_gt_i_rxctrl0_out_UNCONNECTED(15 downto 4),
      rxctrl0_out(3 downto 0) => rxctrl0_out(3 downto 0),
      rxctrl1_out(15 downto 4) => NLW_quadsgmii_0_TEST_gt_i_rxctrl1_out_UNCONNECTED(15 downto 4),
      rxctrl1_out(3 downto 0) => rxctrl1_out(3 downto 0),
      rxctrl2_out(7 downto 4) => NLW_quadsgmii_0_TEST_gt_i_rxctrl2_out_UNCONNECTED(7 downto 4),
      rxctrl2_out(3 downto 0) => rxctrl2_out(3 downto 0),
      rxctrl3_out(7 downto 4) => NLW_quadsgmii_0_TEST_gt_i_rxctrl3_out_UNCONNECTED(7 downto 4),
      rxctrl3_out(3 downto 0) => rxctrl3_out(3 downto 0),
      rxdfeagcovrden_in(0) => '0',
      rxdfelpmreset_in(0) => '0',
      rxlpmen_in(0) => '1',
      rxmcommaalignen_in(0) => encommaalign_rec,
      rxmonitorout_out(7) => quadsgmii_0_TEST_gt_i_n_127,
      rxmonitorout_out(6) => quadsgmii_0_TEST_gt_i_n_128,
      rxmonitorout_out(5) => quadsgmii_0_TEST_gt_i_n_129,
      rxmonitorout_out(4) => quadsgmii_0_TEST_gt_i_n_130,
      rxmonitorout_out(3) => quadsgmii_0_TEST_gt_i_n_131,
      rxmonitorout_out(2) => quadsgmii_0_TEST_gt_i_n_132,
      rxmonitorout_out(1) => quadsgmii_0_TEST_gt_i_n_133,
      rxmonitorout_out(0) => quadsgmii_0_TEST_gt_i_n_134,
      rxmonitorsel_in(1 downto 0) => B"00",
      rxoutclk_out(0) => rxoutclk,
      rxpcommaalignen_in(0) => encommaalign_rec,
      rxpcsreset_in(0) => '0',
      rxpd_in(1) => powerdown,
      rxpd_in(0) => powerdown,
      rxpmareset_in(0) => '0',
      rxpmaresetdone_out(0) => quadsgmii_0_TEST_gt_i_n_136,
      rxpolarity_in(0) => '0',
      rxprbscntreset_in(0) => '0',
      rxprbserr_out(0) => quadsgmii_0_TEST_gt_i_n_137,
      rxprbssel_in(3 downto 0) => B"0000",
      rxrate_in(2 downto 0) => B"000",
      rxratedone_out(0) => quadsgmii_0_TEST_gt_i_n_138,
      rxresetdone_out(0) => rxresetdone_out(0),
      rxusrclk2_in(0) => rxuserclk2,
      rxusrclk_in(0) => rxuserclk,
      tx8b10ben_in(0) => '1',
      txbufstatus_out(1) => quadsgmii_0_TEST_gt_i_n_140,
      txbufstatus_out(0) => quadsgmii_0_TEST_gt_i_n_141,
      txctrl0_in(15 downto 0) => B"0000000000000000",
      txctrl1_in(15 downto 0) => B"0000000000000000",
      txctrl2_in(7 downto 4) => B"0000",
      txctrl2_in(3 downto 0) => txcharisk(3 downto 0),
      txdiffctrl_in(4 downto 0) => B"11000",
      txelecidle_in(0) => powerdown,
      txinhibit_in(0) => '0',
      txoutclk_out(0) => txoutclk,
      txoutclksel_in(2 downto 0) => B"011",
      txpcsreset_in(0) => '0',
      txpd_in(1) => powerdown,
      txpd_in(0) => powerdown,
      txpmareset_in(0) => '0',
      txpmaresetdone_out(0) => NLW_quadsgmii_0_TEST_gt_i_txpmaresetdone_out_UNCONNECTED(0),
      txpolarity_in(0) => '0',
      txpostcursor_in(4 downto 0) => B"00000",
      txprbsforceerr_in(0) => '0',
      txprbssel_in(3 downto 0) => B"0000",
      txprecursor_in(4 downto 0) => B"00000",
      txresetdone_out(0) => txresetdone_out(0),
      txusrclk2_in(0) => userclk,
      txusrclk_in(0) => userclk
    );
quadsgmii_0_TEST_gt_i_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => mgt_tx_reset,
      I1 => gtwiz_reset_tx_done_out,
      O => gtwiz_reset_tx_datapath_in
    );
quadsgmii_0_TEST_gt_i_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => mgt_rx_reset,
      I1 => gtwiz_reset_rx_done_out,
      O => gtwiz_reset_rx_datapath_in
    );
resetdone_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gtwiz_reset_tx_done_out,
      I1 => gtwiz_reset_rx_done_out,
      O => resetdone
    );
rxrecclk_encommaalign: entity work.quadsgmii_0_TEST_quadsgmii_0_TEST_reset_sync
     port map (
      enablealign => enablealign,
      reset_out => encommaalign_rec,
      rxuserclk2 => rxuserclk2
    );
txbuferr_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => p_0_in,
      Q => txbuferr,
      R => '0'
    );
\txbufstatus_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => quadsgmii_0_TEST_gt_i_n_140,
      Q => p_0_in,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity quadsgmii_0_TEST_quadsgmii_0_TEST_block is
  port (
    reset : in STD_LOGIC;
    gtrefclk : in STD_LOGIC;
    txp : out STD_LOGIC;
    txn : out STD_LOGIC;
    rxp : in STD_LOGIC;
    rxn : in STD_LOGIC;
    txoutclk : out STD_LOGIC;
    rxoutclk : out STD_LOGIC;
    resetdone : out STD_LOGIC;
    userclk : in STD_LOGIC;
    userclk2 : in STD_LOGIC;
    rxuserclk : in STD_LOGIC;
    rxuserclk2 : in STD_LOGIC;
    independent_clock_bufg : in STD_LOGIC;
    pma_reset : in STD_LOGIC;
    mmcm_locked : in STD_LOGIC;
    sgmii_clk_en_ch0 : out STD_LOGIC;
    gmii_txd_ch0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    gmii_tx_en_ch0 : in STD_LOGIC;
    gmii_tx_er_ch0 : in STD_LOGIC;
    gmii_rxd_ch0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gmii_rx_dv_ch0 : out STD_LOGIC;
    gmii_rx_er_ch0 : out STD_LOGIC;
    mdc_ch0 : in STD_LOGIC;
    mdio_i_ch0 : in STD_LOGIC;
    mdio_o_ch0 : out STD_LOGIC;
    mdio_t_ch0 : out STD_LOGIC;
    phyad_ch0 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    an_interrupt_ch0 : out STD_LOGIC;
    link_timer_value_ch0 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    speed_is_10_100_ch0 : in STD_LOGIC;
    speed_is_100_ch0 : in STD_LOGIC;
    status_vector_ch0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    sgmii_clk_en_ch1 : out STD_LOGIC;
    gmii_txd_ch1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    gmii_tx_en_ch1 : in STD_LOGIC;
    gmii_tx_er_ch1 : in STD_LOGIC;
    gmii_rxd_ch1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gmii_rx_dv_ch1 : out STD_LOGIC;
    gmii_rx_er_ch1 : out STD_LOGIC;
    mdc_ch1 : in STD_LOGIC;
    mdio_i_ch1 : in STD_LOGIC;
    mdio_o_ch1 : out STD_LOGIC;
    mdio_t_ch1 : out STD_LOGIC;
    phyad_ch1 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    an_interrupt_ch1 : out STD_LOGIC;
    link_timer_value_ch1 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    speed_is_10_100_ch1 : in STD_LOGIC;
    speed_is_100_ch1 : in STD_LOGIC;
    status_vector_ch1 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    sgmii_clk_en_ch2 : out STD_LOGIC;
    gmii_txd_ch2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    gmii_tx_en_ch2 : in STD_LOGIC;
    gmii_tx_er_ch2 : in STD_LOGIC;
    gmii_rxd_ch2 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gmii_rx_dv_ch2 : out STD_LOGIC;
    gmii_rx_er_ch2 : out STD_LOGIC;
    mdc_ch2 : in STD_LOGIC;
    mdio_i_ch2 : in STD_LOGIC;
    mdio_o_ch2 : out STD_LOGIC;
    mdio_t_ch2 : out STD_LOGIC;
    phyad_ch2 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    an_interrupt_ch2 : out STD_LOGIC;
    link_timer_value_ch2 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    speed_is_10_100_ch2 : in STD_LOGIC;
    speed_is_100_ch2 : in STD_LOGIC;
    status_vector_ch2 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    sgmii_clk_en_ch3 : out STD_LOGIC;
    gmii_txd_ch3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    gmii_tx_en_ch3 : in STD_LOGIC;
    gmii_tx_er_ch3 : in STD_LOGIC;
    gmii_rxd_ch3 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gmii_rx_dv_ch3 : out STD_LOGIC;
    gmii_rx_er_ch3 : out STD_LOGIC;
    mdc_ch3 : in STD_LOGIC;
    mdio_i_ch3 : in STD_LOGIC;
    mdio_o_ch3 : out STD_LOGIC;
    mdio_t_ch3 : out STD_LOGIC;
    phyad_ch3 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    an_interrupt_ch3 : out STD_LOGIC;
    link_timer_value_ch3 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    speed_is_10_100_ch3 : in STD_LOGIC;
    speed_is_100_ch3 : in STD_LOGIC;
    status_vector_ch3 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    independent_clock_bufgdiv4 : in STD_LOGIC;
    gt0_powergood_out : out STD_LOGIC;
    signal_detect : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmii_0_TEST_quadsgmii_0_TEST_block : entity is "quadsgmii_0_TEST_block";
end quadsgmii_0_TEST_quadsgmii_0_TEST_block;

architecture STRUCTURE of quadsgmii_0_TEST_quadsgmii_0_TEST_block is
  signal \<const0>\ : STD_LOGIC;
  signal enablealign : STD_LOGIC;
  signal gmii_rx_dv_ch0_int : STD_LOGIC;
  signal gmii_rx_dv_ch1_int : STD_LOGIC;
  signal gmii_rx_dv_ch2_int : STD_LOGIC;
  signal gmii_rx_dv_ch3_int : STD_LOGIC;
  signal gmii_rx_dv_out : STD_LOGIC;
  signal gmii_rx_er_ch0_int : STD_LOGIC;
  signal gmii_rx_er_ch1_int : STD_LOGIC;
  signal gmii_rx_er_ch2_int : STD_LOGIC;
  signal gmii_rx_er_ch3_int : STD_LOGIC;
  signal gmii_rx_er_out : STD_LOGIC;
  signal gmii_rxd_ch0_int : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal gmii_rxd_ch1_int : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal gmii_rxd_ch2_int : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal gmii_rxd_ch3_int : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal gmii_rxd_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal gmii_tx_en_ch0_int : STD_LOGIC;
  signal gmii_tx_en_ch0_int1 : STD_LOGIC;
  signal gmii_tx_en_ch1_int : STD_LOGIC;
  signal gmii_tx_en_ch1_int1 : STD_LOGIC;
  signal gmii_tx_en_ch2_int : STD_LOGIC;
  signal gmii_tx_en_ch2_int1 : STD_LOGIC;
  signal gmii_tx_en_ch3_int : STD_LOGIC;
  signal gmii_tx_en_ch3_int1 : STD_LOGIC;
  signal gmii_tx_er_ch0_int : STD_LOGIC;
  signal gmii_tx_er_ch0_int1 : STD_LOGIC;
  signal gmii_tx_er_ch1_int : STD_LOGIC;
  signal gmii_tx_er_ch1_int1 : STD_LOGIC;
  signal gmii_tx_er_ch2_int : STD_LOGIC;
  signal gmii_tx_er_ch2_int1 : STD_LOGIC;
  signal gmii_tx_er_ch3_int : STD_LOGIC;
  signal gmii_tx_er_ch3_int1 : STD_LOGIC;
  signal gmii_txd_ch0_int : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal gmii_txd_ch0_int1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal gmii_txd_ch1_int : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal gmii_txd_ch1_int1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal gmii_txd_ch2_int : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal gmii_txd_ch2_int1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal gmii_txd_ch3_int : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal gmii_txd_ch3_int1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal gt0_resetdone_out_sig : STD_LOGIC;
  signal gt0_rxresetdone_out_sig : STD_LOGIC;
  signal gt0_rxresetdone_out_sync : STD_LOGIC;
  signal gt0_txresetdone_out_sig : STD_LOGIC;
  signal mgt_rx_reset : STD_LOGIC;
  signal mgt_tx_reset : STD_LOGIC;
  signal plllock : STD_LOGIC;
  signal powerdown : STD_LOGIC;
  signal qsgmii_logic_rx_n_16 : STD_LOGIC;
  signal qsgmii_logic_rx_n_17 : STD_LOGIC;
  signal qsgmii_logic_rx_n_18 : STD_LOGIC;
  signal qsgmii_logic_rx_n_19 : STD_LOGIC;
  signal qsgmii_logic_rx_n_2 : STD_LOGIC;
  signal qsgmii_logic_rx_n_20 : STD_LOGIC;
  signal qsgmii_logic_rx_n_21 : STD_LOGIC;
  signal qsgmii_logic_rx_n_22 : STD_LOGIC;
  signal qsgmii_logic_rx_n_23 : STD_LOGIC;
  signal qsgmii_logic_rx_n_24 : STD_LOGIC;
  signal qsgmii_logic_rx_n_25 : STD_LOGIC;
  signal qsgmii_logic_rx_n_26 : STD_LOGIC;
  signal qsgmii_logic_rx_n_27 : STD_LOGIC;
  signal qsgmii_logic_rx_n_28 : STD_LOGIC;
  signal qsgmii_logic_rx_n_29 : STD_LOGIC;
  signal qsgmii_logic_rx_n_3 : STD_LOGIC;
  signal qsgmii_logic_rx_n_30 : STD_LOGIC;
  signal qsgmii_logic_rx_n_31 : STD_LOGIC;
  signal qsgmii_logic_rx_n_32 : STD_LOGIC;
  signal qsgmii_logic_rx_n_33 : STD_LOGIC;
  signal qsgmii_logic_rx_n_34 : STD_LOGIC;
  signal qsgmii_logic_rx_n_35 : STD_LOGIC;
  signal qsgmii_logic_rx_n_36 : STD_LOGIC;
  signal qsgmii_logic_rx_n_37 : STD_LOGIC;
  signal qsgmii_logic_rx_n_38 : STD_LOGIC;
  signal qsgmii_logic_rx_n_39 : STD_LOGIC;
  signal qsgmii_logic_rx_n_4 : STD_LOGIC;
  signal qsgmii_logic_rx_n_5 : STD_LOGIC;
  signal qsgmii_logic_rx_n_6 : STD_LOGIC;
  signal qsgmii_logic_rx_n_7 : STD_LOGIC;
  signal rxchariscomma : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rxcharisk : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rxdata : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal rxdisperr : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rxnotintable : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sgmii_clk_en_ch0_int : STD_LOGIC;
  signal sgmii_clk_en_ch1_int : STD_LOGIC;
  signal sgmii_clk_en_ch2_int : STD_LOGIC;
  signal sgmii_clk_en_ch3_int : STD_LOGIC;
  signal \^status_vector_ch0\ : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \^status_vector_ch1\ : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \^status_vector_ch2\ : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \^status_vector_ch3\ : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal txbuferr : STD_LOGIC;
  signal txcharisk : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal txdata : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_quadsgmii_0_TEST_core_gmii_isolate_ch0_UNCONNECTED : STD_LOGIC;
  signal NLW_quadsgmii_0_TEST_core_gmii_isolate_ch1_UNCONNECTED : STD_LOGIC;
  signal NLW_quadsgmii_0_TEST_core_gmii_isolate_ch2_UNCONNECTED : STD_LOGIC;
  signal NLW_quadsgmii_0_TEST_core_gmii_isolate_ch3_UNCONNECTED : STD_LOGIC;
  signal NLW_quadsgmii_0_TEST_core_gt_channel_valid_ch0_UNCONNECTED : STD_LOGIC;
  signal NLW_quadsgmii_0_TEST_core_gt_channel_valid_ch1_UNCONNECTED : STD_LOGIC;
  signal NLW_quadsgmii_0_TEST_core_gt_channel_valid_ch2_UNCONNECTED : STD_LOGIC;
  signal NLW_quadsgmii_0_TEST_core_gt_channel_valid_ch3_UNCONNECTED : STD_LOGIC;
  signal NLW_quadsgmii_0_TEST_core_status_vector_ch0_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_quadsgmii_0_TEST_core_status_vector_ch1_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_quadsgmii_0_TEST_core_status_vector_ch2_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_quadsgmii_0_TEST_core_status_vector_ch3_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_quadsgmii_0_TEST_core_txchardispmode_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_quadsgmii_0_TEST_core_txchardispval_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute C_FAMILY : string;
  attribute C_FAMILY of quadsgmii_0_TEST_core : label is "zynquplus";
  attribute C_HAS_AN : string;
  attribute C_HAS_AN of quadsgmii_0_TEST_core : label is "TRUE";
  attribute C_HAS_MDIO : string;
  attribute C_HAS_MDIO of quadsgmii_0_TEST_core : label is "TRUE";
  attribute C_QSGMII_PHY_MODE : string;
  attribute C_QSGMII_PHY_MODE of quadsgmii_0_TEST_core : label is "FALSE";
  attribute C_RX_GMII_CLK : string;
  attribute C_RX_GMII_CLK of quadsgmii_0_TEST_core : label is "TXOUTCLK";
  attribute c_component_name : string;
  attribute c_component_name of quadsgmii_0_TEST_core : label is "quadsgmii_0_TEST";
  attribute c_elaboration_transient_dir : string;
  attribute c_elaboration_transient_dir of quadsgmii_0_TEST_core : label is "BlankString";
  attribute c_gmii_or_mii_mode : string;
  attribute c_gmii_or_mii_mode of quadsgmii_0_TEST_core : label is "TRUE";
begin
  status_vector_ch0(15) <= \<const0>\;
  status_vector_ch0(14) <= \<const0>\;
  status_vector_ch0(13 downto 9) <= \^status_vector_ch0\(13 downto 9);
  status_vector_ch0(8) <= \<const0>\;
  status_vector_ch0(7 downto 0) <= \^status_vector_ch0\(7 downto 0);
  status_vector_ch1(15) <= \<const0>\;
  status_vector_ch1(14) <= \<const0>\;
  status_vector_ch1(13 downto 9) <= \^status_vector_ch1\(13 downto 9);
  status_vector_ch1(8) <= \<const0>\;
  status_vector_ch1(7 downto 0) <= \^status_vector_ch1\(7 downto 0);
  status_vector_ch2(15) <= \<const0>\;
  status_vector_ch2(14) <= \<const0>\;
  status_vector_ch2(13 downto 9) <= \^status_vector_ch2\(13 downto 9);
  status_vector_ch2(8) <= \<const0>\;
  status_vector_ch2(7 downto 0) <= \^status_vector_ch2\(7 downto 0);
  status_vector_ch3(15) <= \<const0>\;
  status_vector_ch3(14) <= \<const0>\;
  status_vector_ch3(13 downto 9) <= \^status_vector_ch3\(13 downto 9);
  status_vector_ch3(8) <= \<const0>\;
  status_vector_ch3(7 downto 0) <= \^status_vector_ch3\(7 downto 0);
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
gmii_rx_dv_ch0_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => gmii_rx_dv_out,
      Q => gmii_rx_dv_ch0,
      R => '0'
    );
gmii_rx_dv_ch1_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => qsgmii_logic_rx_n_2,
      Q => gmii_rx_dv_ch1,
      R => '0'
    );
gmii_rx_dv_ch2_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => qsgmii_logic_rx_n_4,
      Q => gmii_rx_dv_ch2,
      R => '0'
    );
gmii_rx_dv_ch3_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => qsgmii_logic_rx_n_6,
      Q => gmii_rx_dv_ch3,
      R => '0'
    );
gmii_rx_er_ch0_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => gmii_rx_er_out,
      Q => gmii_rx_er_ch0,
      R => '0'
    );
gmii_rx_er_ch1_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => qsgmii_logic_rx_n_3,
      Q => gmii_rx_er_ch1,
      R => '0'
    );
gmii_rx_er_ch2_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => qsgmii_logic_rx_n_5,
      Q => gmii_rx_er_ch2,
      R => '0'
    );
gmii_rx_er_ch3_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => qsgmii_logic_rx_n_7,
      Q => gmii_rx_er_ch3,
      R => '0'
    );
\gmii_rxd_ch0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => gmii_rxd_out(0),
      Q => gmii_rxd_ch0(0),
      R => '0'
    );
\gmii_rxd_ch0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => gmii_rxd_out(1),
      Q => gmii_rxd_ch0(1),
      R => '0'
    );
\gmii_rxd_ch0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => gmii_rxd_out(2),
      Q => gmii_rxd_ch0(2),
      R => '0'
    );
\gmii_rxd_ch0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => gmii_rxd_out(3),
      Q => gmii_rxd_ch0(3),
      R => '0'
    );
\gmii_rxd_ch0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => gmii_rxd_out(4),
      Q => gmii_rxd_ch0(4),
      R => '0'
    );
\gmii_rxd_ch0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => gmii_rxd_out(5),
      Q => gmii_rxd_ch0(5),
      R => '0'
    );
\gmii_rxd_ch0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => gmii_rxd_out(6),
      Q => gmii_rxd_ch0(6),
      R => '0'
    );
\gmii_rxd_ch0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => gmii_rxd_out(7),
      Q => gmii_rxd_ch0(7),
      R => '0'
    );
\gmii_rxd_ch1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => qsgmii_logic_rx_n_23,
      Q => gmii_rxd_ch1(0),
      R => '0'
    );
\gmii_rxd_ch1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => qsgmii_logic_rx_n_22,
      Q => gmii_rxd_ch1(1),
      R => '0'
    );
\gmii_rxd_ch1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => qsgmii_logic_rx_n_21,
      Q => gmii_rxd_ch1(2),
      R => '0'
    );
\gmii_rxd_ch1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => qsgmii_logic_rx_n_20,
      Q => gmii_rxd_ch1(3),
      R => '0'
    );
\gmii_rxd_ch1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => qsgmii_logic_rx_n_19,
      Q => gmii_rxd_ch1(4),
      R => '0'
    );
\gmii_rxd_ch1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => qsgmii_logic_rx_n_18,
      Q => gmii_rxd_ch1(5),
      R => '0'
    );
\gmii_rxd_ch1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => qsgmii_logic_rx_n_17,
      Q => gmii_rxd_ch1(6),
      R => '0'
    );
\gmii_rxd_ch1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => qsgmii_logic_rx_n_16,
      Q => gmii_rxd_ch1(7),
      R => '0'
    );
\gmii_rxd_ch2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => qsgmii_logic_rx_n_31,
      Q => gmii_rxd_ch2(0),
      R => '0'
    );
\gmii_rxd_ch2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => qsgmii_logic_rx_n_30,
      Q => gmii_rxd_ch2(1),
      R => '0'
    );
\gmii_rxd_ch2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => qsgmii_logic_rx_n_29,
      Q => gmii_rxd_ch2(2),
      R => '0'
    );
\gmii_rxd_ch2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => qsgmii_logic_rx_n_28,
      Q => gmii_rxd_ch2(3),
      R => '0'
    );
\gmii_rxd_ch2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => qsgmii_logic_rx_n_27,
      Q => gmii_rxd_ch2(4),
      R => '0'
    );
\gmii_rxd_ch2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => qsgmii_logic_rx_n_26,
      Q => gmii_rxd_ch2(5),
      R => '0'
    );
\gmii_rxd_ch2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => qsgmii_logic_rx_n_25,
      Q => gmii_rxd_ch2(6),
      R => '0'
    );
\gmii_rxd_ch2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => qsgmii_logic_rx_n_24,
      Q => gmii_rxd_ch2(7),
      R => '0'
    );
\gmii_rxd_ch3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => qsgmii_logic_rx_n_39,
      Q => gmii_rxd_ch3(0),
      R => '0'
    );
\gmii_rxd_ch3_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => qsgmii_logic_rx_n_38,
      Q => gmii_rxd_ch3(1),
      R => '0'
    );
\gmii_rxd_ch3_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => qsgmii_logic_rx_n_37,
      Q => gmii_rxd_ch3(2),
      R => '0'
    );
\gmii_rxd_ch3_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => qsgmii_logic_rx_n_36,
      Q => gmii_rxd_ch3(3),
      R => '0'
    );
\gmii_rxd_ch3_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => qsgmii_logic_rx_n_35,
      Q => gmii_rxd_ch3(4),
      R => '0'
    );
\gmii_rxd_ch3_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => qsgmii_logic_rx_n_34,
      Q => gmii_rxd_ch3(5),
      R => '0'
    );
\gmii_rxd_ch3_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => qsgmii_logic_rx_n_33,
      Q => gmii_rxd_ch3(6),
      R => '0'
    );
\gmii_rxd_ch3_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => qsgmii_logic_rx_n_32,
      Q => gmii_rxd_ch3(7),
      R => '0'
    );
gmii_tx_en_ch0_int1_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => gmii_tx_en_ch0,
      Q => gmii_tx_en_ch0_int1,
      R => '0'
    );
gmii_tx_en_ch1_int1_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => gmii_tx_en_ch1,
      Q => gmii_tx_en_ch1_int1,
      R => '0'
    );
gmii_tx_en_ch2_int1_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => gmii_tx_en_ch2,
      Q => gmii_tx_en_ch2_int1,
      R => '0'
    );
gmii_tx_en_ch3_int1_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => gmii_tx_en_ch3,
      Q => gmii_tx_en_ch3_int1,
      R => '0'
    );
gmii_tx_er_ch0_int1_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => gmii_tx_er_ch0,
      Q => gmii_tx_er_ch0_int1,
      R => '0'
    );
gmii_tx_er_ch1_int1_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => gmii_tx_er_ch1,
      Q => gmii_tx_er_ch1_int1,
      R => '0'
    );
gmii_tx_er_ch2_int1_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => gmii_tx_er_ch2,
      Q => gmii_tx_er_ch2_int1,
      R => '0'
    );
gmii_tx_er_ch3_int1_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => gmii_tx_er_ch3,
      Q => gmii_tx_er_ch3_int1,
      R => '0'
    );
\gmii_txd_ch0_int1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => gmii_txd_ch0(0),
      Q => gmii_txd_ch0_int1(0),
      R => '0'
    );
\gmii_txd_ch0_int1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => gmii_txd_ch0(1),
      Q => gmii_txd_ch0_int1(1),
      R => '0'
    );
\gmii_txd_ch0_int1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => gmii_txd_ch0(2),
      Q => gmii_txd_ch0_int1(2),
      R => '0'
    );
\gmii_txd_ch0_int1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => gmii_txd_ch0(3),
      Q => gmii_txd_ch0_int1(3),
      R => '0'
    );
\gmii_txd_ch0_int1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => gmii_txd_ch0(4),
      Q => gmii_txd_ch0_int1(4),
      R => '0'
    );
\gmii_txd_ch0_int1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => gmii_txd_ch0(5),
      Q => gmii_txd_ch0_int1(5),
      R => '0'
    );
\gmii_txd_ch0_int1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => gmii_txd_ch0(6),
      Q => gmii_txd_ch0_int1(6),
      R => '0'
    );
\gmii_txd_ch0_int1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => gmii_txd_ch0(7),
      Q => gmii_txd_ch0_int1(7),
      R => '0'
    );
\gmii_txd_ch1_int1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => gmii_txd_ch1(0),
      Q => gmii_txd_ch1_int1(0),
      R => '0'
    );
\gmii_txd_ch1_int1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => gmii_txd_ch1(1),
      Q => gmii_txd_ch1_int1(1),
      R => '0'
    );
\gmii_txd_ch1_int1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => gmii_txd_ch1(2),
      Q => gmii_txd_ch1_int1(2),
      R => '0'
    );
\gmii_txd_ch1_int1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => gmii_txd_ch1(3),
      Q => gmii_txd_ch1_int1(3),
      R => '0'
    );
\gmii_txd_ch1_int1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => gmii_txd_ch1(4),
      Q => gmii_txd_ch1_int1(4),
      R => '0'
    );
\gmii_txd_ch1_int1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => gmii_txd_ch1(5),
      Q => gmii_txd_ch1_int1(5),
      R => '0'
    );
\gmii_txd_ch1_int1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => gmii_txd_ch1(6),
      Q => gmii_txd_ch1_int1(6),
      R => '0'
    );
\gmii_txd_ch1_int1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => gmii_txd_ch1(7),
      Q => gmii_txd_ch1_int1(7),
      R => '0'
    );
\gmii_txd_ch2_int1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => gmii_txd_ch2(0),
      Q => gmii_txd_ch2_int1(0),
      R => '0'
    );
\gmii_txd_ch2_int1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => gmii_txd_ch2(1),
      Q => gmii_txd_ch2_int1(1),
      R => '0'
    );
\gmii_txd_ch2_int1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => gmii_txd_ch2(2),
      Q => gmii_txd_ch2_int1(2),
      R => '0'
    );
\gmii_txd_ch2_int1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => gmii_txd_ch2(3),
      Q => gmii_txd_ch2_int1(3),
      R => '0'
    );
\gmii_txd_ch2_int1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => gmii_txd_ch2(4),
      Q => gmii_txd_ch2_int1(4),
      R => '0'
    );
\gmii_txd_ch2_int1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => gmii_txd_ch2(5),
      Q => gmii_txd_ch2_int1(5),
      R => '0'
    );
\gmii_txd_ch2_int1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => gmii_txd_ch2(6),
      Q => gmii_txd_ch2_int1(6),
      R => '0'
    );
\gmii_txd_ch2_int1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => gmii_txd_ch2(7),
      Q => gmii_txd_ch2_int1(7),
      R => '0'
    );
\gmii_txd_ch3_int1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => gmii_txd_ch3(0),
      Q => gmii_txd_ch3_int1(0),
      R => '0'
    );
\gmii_txd_ch3_int1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => gmii_txd_ch3(1),
      Q => gmii_txd_ch3_int1(1),
      R => '0'
    );
\gmii_txd_ch3_int1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => gmii_txd_ch3(2),
      Q => gmii_txd_ch3_int1(2),
      R => '0'
    );
\gmii_txd_ch3_int1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => gmii_txd_ch3(3),
      Q => gmii_txd_ch3_int1(3),
      R => '0'
    );
\gmii_txd_ch3_int1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => gmii_txd_ch3(4),
      Q => gmii_txd_ch3_int1(4),
      R => '0'
    );
\gmii_txd_ch3_int1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => gmii_txd_ch3(5),
      Q => gmii_txd_ch3_int1(5),
      R => '0'
    );
\gmii_txd_ch3_int1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => gmii_txd_ch3(6),
      Q => gmii_txd_ch3_int1(6),
      R => '0'
    );
\gmii_txd_ch3_int1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => gmii_txd_ch3(7),
      Q => gmii_txd_ch3_int1(7),
      R => '0'
    );
qsgmii_logic_rx: entity work.quadsgmii_0_TEST_quadsgmii_0_TEST_qsgmii_adapt
     port map (
      D(7 downto 0) => gmii_rxd_ch0_int(7 downto 0),
      Q(7 downto 0) => gmii_rxd_out(7 downto 0),
      gmii_rx_dv_ch0 => gmii_rx_dv_ch0_int,
      gmii_rx_dv_ch1 => gmii_rx_dv_ch1_int,
      gmii_rx_dv_ch2 => gmii_rx_dv_ch2_int,
      gmii_rx_dv_ch3 => gmii_rx_dv_ch3_int,
      gmii_rx_dv_out => gmii_rx_dv_out,
      gmii_rx_dv_out_reg => qsgmii_logic_rx_n_2,
      gmii_rx_dv_out_reg_0 => qsgmii_logic_rx_n_4,
      gmii_rx_dv_out_reg_1 => qsgmii_logic_rx_n_6,
      gmii_rx_er_ch0 => gmii_rx_er_ch0_int,
      gmii_rx_er_ch1 => gmii_rx_er_ch1_int,
      gmii_rx_er_ch2 => gmii_rx_er_ch2_int,
      gmii_rx_er_ch3 => gmii_rx_er_ch3_int,
      gmii_rx_er_out => gmii_rx_er_out,
      gmii_rx_er_out_reg => qsgmii_logic_rx_n_3,
      gmii_rx_er_out_reg_0 => qsgmii_logic_rx_n_5,
      gmii_rx_er_out_reg_1 => qsgmii_logic_rx_n_7,
      \gmii_rxd_out_reg[7]\(7) => qsgmii_logic_rx_n_16,
      \gmii_rxd_out_reg[7]\(6) => qsgmii_logic_rx_n_17,
      \gmii_rxd_out_reg[7]\(5) => qsgmii_logic_rx_n_18,
      \gmii_rxd_out_reg[7]\(4) => qsgmii_logic_rx_n_19,
      \gmii_rxd_out_reg[7]\(3) => qsgmii_logic_rx_n_20,
      \gmii_rxd_out_reg[7]\(2) => qsgmii_logic_rx_n_21,
      \gmii_rxd_out_reg[7]\(1) => qsgmii_logic_rx_n_22,
      \gmii_rxd_out_reg[7]\(0) => qsgmii_logic_rx_n_23,
      \gmii_rxd_out_reg[7]_0\(7) => qsgmii_logic_rx_n_24,
      \gmii_rxd_out_reg[7]_0\(6) => qsgmii_logic_rx_n_25,
      \gmii_rxd_out_reg[7]_0\(5) => qsgmii_logic_rx_n_26,
      \gmii_rxd_out_reg[7]_0\(4) => qsgmii_logic_rx_n_27,
      \gmii_rxd_out_reg[7]_0\(3) => qsgmii_logic_rx_n_28,
      \gmii_rxd_out_reg[7]_0\(2) => qsgmii_logic_rx_n_29,
      \gmii_rxd_out_reg[7]_0\(1) => qsgmii_logic_rx_n_30,
      \gmii_rxd_out_reg[7]_0\(0) => qsgmii_logic_rx_n_31,
      \gmii_rxd_out_reg[7]_1\(7) => qsgmii_logic_rx_n_32,
      \gmii_rxd_out_reg[7]_1\(6) => qsgmii_logic_rx_n_33,
      \gmii_rxd_out_reg[7]_1\(5) => qsgmii_logic_rx_n_34,
      \gmii_rxd_out_reg[7]_1\(4) => qsgmii_logic_rx_n_35,
      \gmii_rxd_out_reg[7]_1\(3) => qsgmii_logic_rx_n_36,
      \gmii_rxd_out_reg[7]_1\(2) => qsgmii_logic_rx_n_37,
      \gmii_rxd_out_reg[7]_1\(1) => qsgmii_logic_rx_n_38,
      \gmii_rxd_out_reg[7]_1\(0) => qsgmii_logic_rx_n_39,
      reset => reset,
      \rxd_reg1_reg[7]\(7 downto 0) => gmii_rxd_ch1_int(7 downto 0),
      \rxd_reg1_reg[7]_0\(7 downto 0) => gmii_rxd_ch2_int(7 downto 0),
      \rxd_reg1_reg[7]_1\(7 downto 0) => gmii_rxd_ch3_int(7 downto 0),
      speed_is_100_ch0 => speed_is_100_ch0,
      speed_is_100_ch1 => speed_is_100_ch1,
      speed_is_100_ch2 => speed_is_100_ch2,
      speed_is_100_ch3 => speed_is_100_ch3,
      speed_is_10_100_ch0 => speed_is_10_100_ch0,
      speed_is_10_100_ch1 => speed_is_10_100_ch1,
      speed_is_10_100_ch2 => speed_is_10_100_ch2,
      speed_is_10_100_ch3 => speed_is_10_100_ch3,
      userclk2 => userclk2
    );
qsgmii_logic_tx: entity work.quadsgmii_0_TEST_quadsgmii_0_TEST_qsgmii_adapt_0
     port map (
      E(0) => sgmii_clk_en_ch0_int,
      Q(7 downto 0) => gmii_txd_ch0_int(7 downto 0),
      gmii_tx_en_ch0 => gmii_tx_en_ch0_int,
      gmii_tx_en_ch0_int1 => gmii_tx_en_ch0_int1,
      gmii_tx_en_ch1 => gmii_tx_en_ch1_int,
      gmii_tx_en_ch1_int1 => gmii_tx_en_ch1_int1,
      gmii_tx_en_ch2 => gmii_tx_en_ch2_int,
      gmii_tx_en_ch2_int1 => gmii_tx_en_ch2_int1,
      gmii_tx_en_ch3 => gmii_tx_en_ch3_int,
      gmii_tx_en_ch3_int1 => gmii_tx_en_ch3_int1,
      gmii_tx_er_ch0 => gmii_tx_er_ch0_int,
      gmii_tx_er_ch0_int1 => gmii_tx_er_ch0_int1,
      gmii_tx_er_ch1 => gmii_tx_er_ch1_int,
      gmii_tx_er_ch1_int1 => gmii_tx_er_ch1_int1,
      gmii_tx_er_ch2 => gmii_tx_er_ch2_int,
      gmii_tx_er_ch2_int1 => gmii_tx_er_ch2_int1,
      gmii_tx_er_ch3 => gmii_tx_er_ch3_int,
      gmii_tx_er_ch3_int1 => gmii_tx_er_ch3_int1,
      \gmii_txd_out_reg[7]\(7 downto 0) => gmii_txd_ch1_int(7 downto 0),
      \gmii_txd_out_reg[7]_0\(7 downto 0) => gmii_txd_ch2_int(7 downto 0),
      \gmii_txd_out_reg[7]_1\(7 downto 0) => gmii_txd_ch3_int(7 downto 0),
      \gmii_txd_out_reg[7]_2\(7 downto 0) => gmii_txd_ch0_int1(7 downto 0),
      \gmii_txd_out_reg[7]_3\(7 downto 0) => gmii_txd_ch1_int1(7 downto 0),
      \gmii_txd_out_reg[7]_4\(7 downto 0) => gmii_txd_ch2_int1(7 downto 0),
      \gmii_txd_out_reg[7]_5\(7 downto 0) => gmii_txd_ch3_int1(7 downto 0),
      reset => reset,
      sgmii_clk_en_reg(0) => sgmii_clk_en_ch1_int,
      sgmii_clk_en_reg_0(0) => sgmii_clk_en_ch2_int,
      sgmii_clk_en_reg_1(0) => sgmii_clk_en_ch3_int,
      speed_is_100_ch0 => speed_is_100_ch0,
      speed_is_100_ch1 => speed_is_100_ch1,
      speed_is_100_ch2 => speed_is_100_ch2,
      speed_is_100_ch3 => speed_is_100_ch3,
      speed_is_10_100_ch0 => speed_is_10_100_ch0,
      speed_is_10_100_ch1 => speed_is_10_100_ch1,
      speed_is_10_100_ch2 => speed_is_10_100_ch2,
      speed_is_10_100_ch3 => speed_is_10_100_ch3,
      userclk2 => userclk2
    );
quadsgmii_0_TEST_core: entity work.quadsgmii_0_TEST_quadsgmii_v3_4_6
     port map (
      an_adv_config_val_ch0 => '0',
      an_adv_config_val_ch1 => '0',
      an_adv_config_val_ch2 => '0',
      an_adv_config_val_ch3 => '0',
      an_adv_config_vector_ch0(15 downto 0) => B"0000000000000001",
      an_adv_config_vector_ch1(15 downto 0) => B"0000000000000001",
      an_adv_config_vector_ch2(15 downto 0) => B"0000000000000001",
      an_adv_config_vector_ch3(15 downto 0) => B"0000000000000001",
      an_interrupt_ch0 => an_interrupt_ch0,
      an_interrupt_ch1 => an_interrupt_ch1,
      an_interrupt_ch2 => an_interrupt_ch2,
      an_interrupt_ch3 => an_interrupt_ch3,
      an_restart_config_ch0 => '0',
      an_restart_config_ch1 => '0',
      an_restart_config_ch2 => '0',
      an_restart_config_ch3 => '0',
      configuration_valid_ch0 => '0',
      configuration_valid_ch1 => '0',
      configuration_valid_ch2 => '0',
      configuration_valid_ch3 => '0',
      configuration_vector_ch0(4 downto 0) => B"00000",
      configuration_vector_ch1(4 downto 0) => B"00000",
      configuration_vector_ch2(4 downto 0) => B"00000",
      configuration_vector_ch3(4 downto 0) => B"00000",
      dcm_locked => plllock,
      enablealign => enablealign,
      gmii_isolate_ch0 => NLW_quadsgmii_0_TEST_core_gmii_isolate_ch0_UNCONNECTED,
      gmii_isolate_ch1 => NLW_quadsgmii_0_TEST_core_gmii_isolate_ch1_UNCONNECTED,
      gmii_isolate_ch2 => NLW_quadsgmii_0_TEST_core_gmii_isolate_ch2_UNCONNECTED,
      gmii_isolate_ch3 => NLW_quadsgmii_0_TEST_core_gmii_isolate_ch3_UNCONNECTED,
      gmii_rx_dv_ch0 => gmii_rx_dv_ch0_int,
      gmii_rx_dv_ch1 => gmii_rx_dv_ch1_int,
      gmii_rx_dv_ch2 => gmii_rx_dv_ch2_int,
      gmii_rx_dv_ch3 => gmii_rx_dv_ch3_int,
      gmii_rx_er_ch0 => gmii_rx_er_ch0_int,
      gmii_rx_er_ch1 => gmii_rx_er_ch1_int,
      gmii_rx_er_ch2 => gmii_rx_er_ch2_int,
      gmii_rx_er_ch3 => gmii_rx_er_ch3_int,
      gmii_rxd_ch0(7 downto 0) => gmii_rxd_ch0_int(7 downto 0),
      gmii_rxd_ch1(7 downto 0) => gmii_rxd_ch1_int(7 downto 0),
      gmii_rxd_ch2(7 downto 0) => gmii_rxd_ch2_int(7 downto 0),
      gmii_rxd_ch3(7 downto 0) => gmii_rxd_ch3_int(7 downto 0),
      gmii_tx_en_ch0 => gmii_tx_en_ch0_int,
      gmii_tx_en_ch1 => gmii_tx_en_ch1_int,
      gmii_tx_en_ch2 => gmii_tx_en_ch2_int,
      gmii_tx_en_ch3 => gmii_tx_en_ch3_int,
      gmii_tx_er_ch0 => gmii_tx_er_ch0_int,
      gmii_tx_er_ch1 => gmii_tx_er_ch1_int,
      gmii_tx_er_ch2 => gmii_tx_er_ch2_int,
      gmii_tx_er_ch3 => gmii_tx_er_ch3_int,
      gmii_txd_ch0(7 downto 0) => gmii_txd_ch0_int(7 downto 0),
      gmii_txd_ch1(7 downto 0) => gmii_txd_ch1_int(7 downto 0),
      gmii_txd_ch2(7 downto 0) => gmii_txd_ch2_int(7 downto 0),
      gmii_txd_ch3(7 downto 0) => gmii_txd_ch3_int(7 downto 0),
      gt_channel_valid_ch0 => NLW_quadsgmii_0_TEST_core_gt_channel_valid_ch0_UNCONNECTED,
      gt_channel_valid_ch1 => NLW_quadsgmii_0_TEST_core_gt_channel_valid_ch1_UNCONNECTED,
      gt_channel_valid_ch2 => NLW_quadsgmii_0_TEST_core_gt_channel_valid_ch2_UNCONNECTED,
      gt_channel_valid_ch3 => NLW_quadsgmii_0_TEST_core_gt_channel_valid_ch3_UNCONNECTED,
      link_timer_value_ch0(8 downto 0) => link_timer_value_ch0(8 downto 0),
      link_timer_value_ch1(8 downto 0) => link_timer_value_ch1(8 downto 0),
      link_timer_value_ch2(8 downto 0) => link_timer_value_ch2(8 downto 0),
      link_timer_value_ch3(8 downto 0) => link_timer_value_ch3(8 downto 0),
      mdc_ch0 => mdc_ch0,
      mdc_ch1 => mdc_ch1,
      mdc_ch2 => mdc_ch2,
      mdc_ch3 => mdc_ch3,
      mdio_in_ch0 => mdio_i_ch0,
      mdio_in_ch1 => mdio_i_ch1,
      mdio_in_ch2 => mdio_i_ch2,
      mdio_in_ch3 => mdio_i_ch3,
      mdio_out_ch0 => mdio_o_ch0,
      mdio_out_ch1 => mdio_o_ch1,
      mdio_out_ch2 => mdio_o_ch2,
      mdio_out_ch3 => mdio_o_ch3,
      mdio_tri_ch0 => mdio_t_ch0,
      mdio_tri_ch1 => mdio_t_ch1,
      mdio_tri_ch2 => mdio_t_ch2,
      mdio_tri_ch3 => mdio_t_ch3,
      mgt_rx_reset => mgt_rx_reset,
      mgt_tx_reset => mgt_tx_reset,
      phyad_ch0(4 downto 0) => phyad_ch0(4 downto 0),
      phyad_ch1(4 downto 0) => phyad_ch1(4 downto 0),
      phyad_ch2(4 downto 0) => phyad_ch2(4 downto 0),
      phyad_ch3(4 downto 0) => phyad_ch3(4 downto 0),
      powerdown => powerdown,
      reset => reset,
      reset_done => gt0_resetdone_out_sig,
      rxchariscomma(3 downto 0) => rxchariscomma(3 downto 0),
      rxcharisk(3 downto 0) => rxcharisk(3 downto 0),
      rxclkcorcnt(2 downto 0) => B"000",
      rxdata(31 downto 0) => rxdata(31 downto 0),
      rxdisperr(3 downto 0) => rxdisperr(3 downto 0),
      rxnotintable(3 downto 0) => rxnotintable(3 downto 0),
      rxrecclk => rxuserclk2,
      rxrundisp(3 downto 0) => B"0000",
      signal_detect => signal_detect,
      status_vector_ch0(15 downto 14) => NLW_quadsgmii_0_TEST_core_status_vector_ch0_UNCONNECTED(15 downto 14),
      status_vector_ch0(13 downto 9) => \^status_vector_ch0\(13 downto 9),
      status_vector_ch0(8) => NLW_quadsgmii_0_TEST_core_status_vector_ch0_UNCONNECTED(8),
      status_vector_ch0(7 downto 0) => \^status_vector_ch0\(7 downto 0),
      status_vector_ch1(15 downto 14) => NLW_quadsgmii_0_TEST_core_status_vector_ch1_UNCONNECTED(15 downto 14),
      status_vector_ch1(13 downto 9) => \^status_vector_ch1\(13 downto 9),
      status_vector_ch1(8) => NLW_quadsgmii_0_TEST_core_status_vector_ch1_UNCONNECTED(8),
      status_vector_ch1(7 downto 0) => \^status_vector_ch1\(7 downto 0),
      status_vector_ch2(15 downto 14) => NLW_quadsgmii_0_TEST_core_status_vector_ch2_UNCONNECTED(15 downto 14),
      status_vector_ch2(13 downto 9) => \^status_vector_ch2\(13 downto 9),
      status_vector_ch2(8) => NLW_quadsgmii_0_TEST_core_status_vector_ch2_UNCONNECTED(8),
      status_vector_ch2(7 downto 0) => \^status_vector_ch2\(7 downto 0),
      status_vector_ch3(15 downto 14) => NLW_quadsgmii_0_TEST_core_status_vector_ch3_UNCONNECTED(15 downto 14),
      status_vector_ch3(13 downto 9) => \^status_vector_ch3\(13 downto 9),
      status_vector_ch3(8) => NLW_quadsgmii_0_TEST_core_status_vector_ch3_UNCONNECTED(8),
      status_vector_ch3(7 downto 0) => \^status_vector_ch3\(7 downto 0),
      txbuferr => txbuferr,
      txchardispmode(3 downto 0) => NLW_quadsgmii_0_TEST_core_txchardispmode_UNCONNECTED(3 downto 0),
      txchardispval(3 downto 0) => NLW_quadsgmii_0_TEST_core_txchardispval_UNCONNECTED(3 downto 0),
      txcharisk(3 downto 0) => txcharisk(3 downto 0),
      txdata(31 downto 0) => txdata(31 downto 0),
      userclk => userclk2,
      userclk2 => '0'
    );
sgmii_clk_en_ch0_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => sgmii_clk_en_ch0_int,
      Q => sgmii_clk_en_ch0,
      R => '0'
    );
sgmii_clk_en_ch1_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => sgmii_clk_en_ch1_int,
      Q => sgmii_clk_en_ch1,
      R => '0'
    );
sgmii_clk_en_ch2_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => sgmii_clk_en_ch2_int,
      Q => sgmii_clk_en_ch2,
      R => '0'
    );
sgmii_clk_en_ch3_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => sgmii_clk_en_ch3_int,
      Q => sgmii_clk_en_ch3,
      R => '0'
    );
sync_rxresetdone_i: entity work.quadsgmii_0_TEST_quadsgmii_0_TEST_sync_block
     port map (
      data_in => gt0_rxresetdone_out_sig,
      data_out => gt0_rxresetdone_out_sync,
      userclk2 => userclk2
    );
sync_txresetdone_i: entity work.quadsgmii_0_TEST_quadsgmii_0_TEST_sync_block_1
     port map (
      data_in => gt0_txresetdone_out_sig,
      data_out => gt0_rxresetdone_out_sync,
      reset_done => gt0_resetdone_out_sig,
      userclk2 => userclk2
    );
transceiver_inst: entity work.quadsgmii_0_TEST_quadsgmii_0_TEST_transceiver
     port map (
      cplllock_out(0) => plllock,
      enablealign => enablealign,
      gt0_powergood_out => gt0_powergood_out,
      gtrefclk => gtrefclk,
      gtwiz_userdata_rx_out(31 downto 0) => rxdata(31 downto 0),
      independent_clock_bufgdiv4 => independent_clock_bufgdiv4,
      mgt_rx_reset => mgt_rx_reset,
      mgt_tx_reset => mgt_tx_reset,
      pma_reset => pma_reset,
      powerdown => powerdown,
      resetdone => resetdone,
      rxctrl0_out(3 downto 0) => rxcharisk(3 downto 0),
      rxctrl1_out(3 downto 0) => rxdisperr(3 downto 0),
      rxctrl2_out(3 downto 0) => rxchariscomma(3 downto 0),
      rxctrl3_out(3 downto 0) => rxnotintable(3 downto 0),
      rxn => rxn,
      rxoutclk => rxoutclk,
      rxp => rxp,
      rxresetdone_out(0) => gt0_rxresetdone_out_sig,
      rxuserclk => rxuserclk,
      rxuserclk2 => rxuserclk2,
      txbuferr => txbuferr,
      txcharisk(3 downto 0) => txcharisk(3 downto 0),
      txdata(31 downto 0) => txdata(31 downto 0),
      txn => txn,
      txoutclk => txoutclk,
      txp => txp,
      txresetdone_out(0) => gt0_txresetdone_out_sig,
      userclk => userclk,
      userclk2 => userclk2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity quadsgmii_0_TEST is
  port (
    reset : in STD_LOGIC;
    gtrefclk : in STD_LOGIC;
    txp : out STD_LOGIC;
    txn : out STD_LOGIC;
    rxp : in STD_LOGIC;
    rxn : in STD_LOGIC;
    txoutclk : out STD_LOGIC;
    rxoutclk : out STD_LOGIC;
    resetdone : out STD_LOGIC;
    userclk : in STD_LOGIC;
    userclk2 : in STD_LOGIC;
    rxuserclk : in STD_LOGIC;
    rxuserclk2 : in STD_LOGIC;
    independent_clock_bufg : in STD_LOGIC;
    pma_reset : in STD_LOGIC;
    mmcm_locked : in STD_LOGIC;
    sgmii_clk_en_ch0 : out STD_LOGIC;
    gmii_txd_ch0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    gmii_tx_en_ch0 : in STD_LOGIC;
    gmii_tx_er_ch0 : in STD_LOGIC;
    gmii_rxd_ch0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gmii_rx_dv_ch0 : out STD_LOGIC;
    gmii_rx_er_ch0 : out STD_LOGIC;
    mdc_ch0 : in STD_LOGIC;
    mdio_i_ch0 : in STD_LOGIC;
    mdio_o_ch0 : out STD_LOGIC;
    mdio_t_ch0 : out STD_LOGIC;
    an_interrupt_ch0 : out STD_LOGIC;
    speed_is_10_100_ch0 : in STD_LOGIC;
    speed_is_100_ch0 : in STD_LOGIC;
    status_vector_ch0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    sgmii_clk_en_ch1 : out STD_LOGIC;
    gmii_txd_ch1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    gmii_tx_en_ch1 : in STD_LOGIC;
    gmii_tx_er_ch1 : in STD_LOGIC;
    gmii_rxd_ch1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gmii_rx_dv_ch1 : out STD_LOGIC;
    gmii_rx_er_ch1 : out STD_LOGIC;
    mdc_ch1 : in STD_LOGIC;
    mdio_i_ch1 : in STD_LOGIC;
    mdio_o_ch1 : out STD_LOGIC;
    mdio_t_ch1 : out STD_LOGIC;
    an_interrupt_ch1 : out STD_LOGIC;
    speed_is_10_100_ch1 : in STD_LOGIC;
    speed_is_100_ch1 : in STD_LOGIC;
    status_vector_ch1 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    sgmii_clk_en_ch2 : out STD_LOGIC;
    gmii_txd_ch2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    gmii_tx_en_ch2 : in STD_LOGIC;
    gmii_tx_er_ch2 : in STD_LOGIC;
    gmii_rxd_ch2 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gmii_rx_dv_ch2 : out STD_LOGIC;
    gmii_rx_er_ch2 : out STD_LOGIC;
    mdc_ch2 : in STD_LOGIC;
    mdio_i_ch2 : in STD_LOGIC;
    mdio_o_ch2 : out STD_LOGIC;
    mdio_t_ch2 : out STD_LOGIC;
    an_interrupt_ch2 : out STD_LOGIC;
    speed_is_10_100_ch2 : in STD_LOGIC;
    speed_is_100_ch2 : in STD_LOGIC;
    status_vector_ch2 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    sgmii_clk_en_ch3 : out STD_LOGIC;
    gmii_txd_ch3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    gmii_tx_en_ch3 : in STD_LOGIC;
    gmii_tx_er_ch3 : in STD_LOGIC;
    gmii_rxd_ch3 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gmii_rx_dv_ch3 : out STD_LOGIC;
    gmii_rx_er_ch3 : out STD_LOGIC;
    mdc_ch3 : in STD_LOGIC;
    mdio_i_ch3 : in STD_LOGIC;
    mdio_o_ch3 : out STD_LOGIC;
    mdio_t_ch3 : out STD_LOGIC;
    an_interrupt_ch3 : out STD_LOGIC;
    speed_is_10_100_ch3 : in STD_LOGIC;
    speed_is_100_ch3 : in STD_LOGIC;
    status_vector_ch3 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    gt_powergood_out : out STD_LOGIC;
    independent_clock_bufgdiv4 : in STD_LOGIC;
    signal_detect : in STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of quadsgmii_0_TEST : entity is true;
  attribute EXAMPLE_SIMULATION : integer;
  attribute EXAMPLE_SIMULATION of quadsgmii_0_TEST : entity is 0;
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of quadsgmii_0_TEST : entity is "quadsgmii_v3_4_6,Vivado 2019.1";
end quadsgmii_0_TEST;

architecture STRUCTURE of quadsgmii_0_TEST is
begin
inst: entity work.quadsgmii_0_TEST_quadsgmii_0_TEST_block
     port map (
      an_interrupt_ch0 => an_interrupt_ch0,
      an_interrupt_ch1 => an_interrupt_ch1,
      an_interrupt_ch2 => an_interrupt_ch2,
      an_interrupt_ch3 => an_interrupt_ch3,
      gmii_rx_dv_ch0 => gmii_rx_dv_ch0,
      gmii_rx_dv_ch1 => gmii_rx_dv_ch1,
      gmii_rx_dv_ch2 => gmii_rx_dv_ch2,
      gmii_rx_dv_ch3 => gmii_rx_dv_ch3,
      gmii_rx_er_ch0 => gmii_rx_er_ch0,
      gmii_rx_er_ch1 => gmii_rx_er_ch1,
      gmii_rx_er_ch2 => gmii_rx_er_ch2,
      gmii_rx_er_ch3 => gmii_rx_er_ch3,
      gmii_rxd_ch0(7 downto 0) => gmii_rxd_ch0(7 downto 0),
      gmii_rxd_ch1(7 downto 0) => gmii_rxd_ch1(7 downto 0),
      gmii_rxd_ch2(7 downto 0) => gmii_rxd_ch2(7 downto 0),
      gmii_rxd_ch3(7 downto 0) => gmii_rxd_ch3(7 downto 0),
      gmii_tx_en_ch0 => gmii_tx_en_ch0,
      gmii_tx_en_ch1 => gmii_tx_en_ch1,
      gmii_tx_en_ch2 => gmii_tx_en_ch2,
      gmii_tx_en_ch3 => gmii_tx_en_ch3,
      gmii_tx_er_ch0 => gmii_tx_er_ch0,
      gmii_tx_er_ch1 => gmii_tx_er_ch1,
      gmii_tx_er_ch2 => gmii_tx_er_ch2,
      gmii_tx_er_ch3 => gmii_tx_er_ch3,
      gmii_txd_ch0(7 downto 0) => gmii_txd_ch0(7 downto 0),
      gmii_txd_ch1(7 downto 0) => gmii_txd_ch1(7 downto 0),
      gmii_txd_ch2(7 downto 0) => gmii_txd_ch2(7 downto 0),
      gmii_txd_ch3(7 downto 0) => gmii_txd_ch3(7 downto 0),
      gt0_powergood_out => gt_powergood_out,
      gtrefclk => gtrefclk,
      independent_clock_bufg => independent_clock_bufg,
      independent_clock_bufgdiv4 => independent_clock_bufgdiv4,
      link_timer_value_ch0(8 downto 0) => B"000110010",
      link_timer_value_ch1(8 downto 0) => B"000110010",
      link_timer_value_ch2(8 downto 0) => B"000110010",
      link_timer_value_ch3(8 downto 0) => B"000110010",
      mdc_ch0 => mdc_ch0,
      mdc_ch1 => mdc_ch1,
      mdc_ch2 => mdc_ch2,
      mdc_ch3 => mdc_ch3,
      mdio_i_ch0 => mdio_i_ch0,
      mdio_i_ch1 => mdio_i_ch1,
      mdio_i_ch2 => mdio_i_ch2,
      mdio_i_ch3 => mdio_i_ch3,
      mdio_o_ch0 => mdio_o_ch0,
      mdio_o_ch1 => mdio_o_ch1,
      mdio_o_ch2 => mdio_o_ch2,
      mdio_o_ch3 => mdio_o_ch3,
      mdio_t_ch0 => mdio_t_ch0,
      mdio_t_ch1 => mdio_t_ch1,
      mdio_t_ch2 => mdio_t_ch2,
      mdio_t_ch3 => mdio_t_ch3,
      mmcm_locked => mmcm_locked,
      phyad_ch0(4 downto 0) => B"00001",
      phyad_ch1(4 downto 0) => B"00010",
      phyad_ch2(4 downto 0) => B"00011",
      phyad_ch3(4 downto 0) => B"00100",
      pma_reset => pma_reset,
      reset => reset,
      resetdone => resetdone,
      rxn => rxn,
      rxoutclk => rxoutclk,
      rxp => rxp,
      rxuserclk => rxuserclk,
      rxuserclk2 => rxuserclk2,
      sgmii_clk_en_ch0 => sgmii_clk_en_ch0,
      sgmii_clk_en_ch1 => sgmii_clk_en_ch1,
      sgmii_clk_en_ch2 => sgmii_clk_en_ch2,
      sgmii_clk_en_ch3 => sgmii_clk_en_ch3,
      signal_detect => signal_detect,
      speed_is_100_ch0 => speed_is_100_ch0,
      speed_is_100_ch1 => speed_is_100_ch1,
      speed_is_100_ch2 => speed_is_100_ch2,
      speed_is_100_ch3 => speed_is_100_ch3,
      speed_is_10_100_ch0 => speed_is_10_100_ch0,
      speed_is_10_100_ch1 => speed_is_10_100_ch1,
      speed_is_10_100_ch2 => speed_is_10_100_ch2,
      speed_is_10_100_ch3 => speed_is_10_100_ch3,
      status_vector_ch0(15 downto 0) => status_vector_ch0(15 downto 0),
      status_vector_ch1(15 downto 0) => status_vector_ch1(15 downto 0),
      status_vector_ch2(15 downto 0) => status_vector_ch2(15 downto 0),
      status_vector_ch3(15 downto 0) => status_vector_ch3(15 downto 0),
      txn => txn,
      txoutclk => txoutclk,
      txp => txp,
      userclk => userclk,
      userclk2 => userclk2
    );
end STRUCTURE;
