set_property SRC_FILE_INFO {cfile:/home/asautaux/Yarr-fw/ip-cores/kintex7/clk_gen/clk_gen.xdc rfile:../../../../ip-cores/kintex7/clk_gen/clk_gen.xdc id:1 order:EARLY scoped_inst:app_0/clk_gen_cmp/inst} [current_design]
set_property SRC_FILE_INFO {cfile:/home/asautaux/Yarr-fw/ip-cores/kintex7/pcie_7x_0/source/pcie_7x_0-PCIE_X0Y0.xdc rfile:../../../../ip-cores/kintex7/pcie_7x_0/source/pcie_7x_0-PCIE_X0Y0.xdc id:2 order:EARLY scoped_inst:pcie_0/U0} [current_design]
set_property SRC_FILE_INFO {cfile:/home/asautaux/Yarr-fw/syn/xpressk7/bram_octa_fei4_revA/xpressk7.xdc rfile:../xpressk7.xdc id:3} [current_design]
set_property SRC_FILE_INFO {cfile:/home/asautaux/Yarr-fw/ip-cores/kintex7/fifo_96x512_1/fifo_96x512/fifo_96x512_clocks.xdc rfile:../../../../ip-cores/kintex7/fifo_96x512_1/fifo_96x512/fifo_96x512_clocks.xdc id:4 order:LATE scoped_inst:app_0/wb_exp_comp/p2l_dma/cmp_to_wb_fifo/gen_fifo_96bit.cmp_fifo_96x512/U0} [current_design]
set_property SRC_FILE_INFO {cfile:/home/asautaux/Yarr-fw/ip-cores/kintex7/fifo_64x512/fifo_64x512/fifo_64x512_clocks.xdc rfile:../../../../ip-cores/kintex7/fifo_64x512/fifo_64x512/fifo_64x512_clocks.xdc id:5 order:LATE scoped_inst:app_0/wb_exp_comp/wb32/cmp_fifo_to_wb/gen_fifo_64bit.cmp_fifo_64x512/U0} [current_design]
set_property SRC_FILE_INFO {cfile:/home/asautaux/Yarr-fw/ip-cores/kintex7/fifo_64x512/fifo_64x512/fifo_64x512_clocks.xdc rfile:../../../../ip-cores/kintex7/fifo_64x512/fifo_64x512/fifo_64x512_clocks.xdc id:6 order:LATE scoped_inst:app_0/wb_exp_comp/wb32/cmp_from_wb_fifo/gen_fifo_64bit.cmp_fifo_64x512/U0} [current_design]
set_property SRC_FILE_INFO {cfile:/home/asautaux/Yarr-fw/ip-cores/kintex7/l2p_fifo64/l2p_fifo64/l2p_fifo64_clocks.xdc rfile:../../../../ip-cores/kintex7/l2p_fifo64/l2p_fifo64/l2p_fifo64_clocks.xdc id:7 order:LATE scoped_inst:app_0/wb_exp_comp/l2p_dma/cmp_addr_fifo/U0/U0} [current_design]
set_property SRC_FILE_INFO {cfile:/home/asautaux/Yarr-fw/ip-cores/kintex7/l2p_fifo64/l2p_fifo64/l2p_fifo64_clocks.xdc rfile:../../../../ip-cores/kintex7/l2p_fifo64/l2p_fifo64/l2p_fifo64_clocks.xdc id:8 order:LATE scoped_inst:app_0/wb_exp_comp/l2p_dma/cmp_data_fifo/U0/U0} [current_design]
set_property SRC_FILE_INFO {cfile:/home/asautaux/Yarr-fw/ip-cores/kintex7/tx_fifo/tx_fifo/tx_fifo_clocks.xdc rfile:../../../../ip-cores/kintex7/tx_fifo/tx_fifo/tx_fifo_clocks.xdc id:9 order:LATE scoped_inst:{app_0/wb_dev_gen.cmp_wb_tx_core/tx_channels[0].cmp_tx_channel/cmp_tx_fifo/U0}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/asautaux/Yarr-fw/ip-cores/kintex7/tx_fifo/tx_fifo/tx_fifo_clocks.xdc rfile:../../../../ip-cores/kintex7/tx_fifo/tx_fifo/tx_fifo_clocks.xdc id:10 order:LATE scoped_inst:{app_0/wb_dev_gen.cmp_wb_tx_core/tx_channels[1].cmp_tx_channel/cmp_tx_fifo/U0}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/asautaux/Yarr-fw/ip-cores/kintex7/tx_fifo/tx_fifo/tx_fifo_clocks.xdc rfile:../../../../ip-cores/kintex7/tx_fifo/tx_fifo/tx_fifo_clocks.xdc id:11 order:LATE scoped_inst:{app_0/wb_dev_gen.cmp_wb_tx_core/tx_channels[2].cmp_tx_channel/cmp_tx_fifo/U0}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/asautaux/Yarr-fw/ip-cores/kintex7/tx_fifo/tx_fifo/tx_fifo_clocks.xdc rfile:../../../../ip-cores/kintex7/tx_fifo/tx_fifo/tx_fifo_clocks.xdc id:12 order:LATE scoped_inst:{app_0/wb_dev_gen.cmp_wb_tx_core/tx_channels[3].cmp_tx_channel/cmp_tx_fifo/U0}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/asautaux/Yarr-fw/ip-cores/kintex7/tx_fifo/tx_fifo/tx_fifo_clocks.xdc rfile:../../../../ip-cores/kintex7/tx_fifo/tx_fifo/tx_fifo_clocks.xdc id:13 order:LATE scoped_inst:{app_0/wb_dev_gen.cmp_wb_tx_core/tx_channels[4].cmp_tx_channel/cmp_tx_fifo/U0}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/asautaux/Yarr-fw/ip-cores/kintex7/tx_fifo/tx_fifo/tx_fifo_clocks.xdc rfile:../../../../ip-cores/kintex7/tx_fifo/tx_fifo/tx_fifo_clocks.xdc id:14 order:LATE scoped_inst:{app_0/wb_dev_gen.cmp_wb_tx_core/tx_channels[5].cmp_tx_channel/cmp_tx_fifo/U0}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/asautaux/Yarr-fw/ip-cores/kintex7/tx_fifo/tx_fifo/tx_fifo_clocks.xdc rfile:../../../../ip-cores/kintex7/tx_fifo/tx_fifo/tx_fifo_clocks.xdc id:15 order:LATE scoped_inst:{app_0/wb_dev_gen.cmp_wb_tx_core/tx_channels[6].cmp_tx_channel/cmp_tx_fifo/U0}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/asautaux/Yarr-fw/ip-cores/kintex7/tx_fifo/tx_fifo/tx_fifo_clocks.xdc rfile:../../../../ip-cores/kintex7/tx_fifo/tx_fifo/tx_fifo_clocks.xdc id:16 order:LATE scoped_inst:{app_0/wb_dev_gen.cmp_wb_tx_core/tx_channels[7].cmp_tx_channel/cmp_tx_fifo/U0}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/asautaux/Yarr-fw/ip-cores/kintex7/rx_bridge_ctrl_fifo/rx_bridge_ctrl_fifo/rx_bridge_ctrl_fifo_clocks.xdc rfile:../../../../ip-cores/kintex7/rx_bridge_ctrl_fifo/rx_bridge_ctrl_fifo/rx_bridge_ctrl_fifo_clocks.xdc id:17 order:LATE scoped_inst:app_0/wb_dev_gen.cmp_wb_rx_bridge/cmp_rx_bridge_ctrl_fifo/U0} [current_design]
set_property SRC_FILE_INFO {cfile:/home/asautaux/Yarr-fw/ip-cores/kintex7/rx_bridge_fifo/rx_bridge_fifo/rx_bridge_fifo_clocks.xdc rfile:../../../../ip-cores/kintex7/rx_bridge_fifo/rx_bridge_fifo/rx_bridge_fifo_clocks.xdc id:18 order:LATE scoped_inst:app_0/wb_dev_gen.cmp_wb_rx_bridge/cmp_rx_bridge_fifo/U0} [current_design]
set_property SRC_FILE_INFO {cfile:/home/asautaux/Yarr-fw/ip-cores/kintex7/rx_channel_fifo/rx_channel_fifo/rx_channel_fifo_clocks.xdc rfile:../../../../ip-cores/kintex7/rx_channel_fifo/rx_channel_fifo/rx_channel_fifo_clocks.xdc id:19 order:LATE scoped_inst:{app_0/wb_dev_gen.cmp_wb_rx_core/rx_channels[0].cmp_rx_channel_fifo/U0}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/asautaux/Yarr-fw/ip-cores/kintex7/rx_channel_fifo/rx_channel_fifo/rx_channel_fifo_clocks.xdc rfile:../../../../ip-cores/kintex7/rx_channel_fifo/rx_channel_fifo/rx_channel_fifo_clocks.xdc id:20 order:LATE scoped_inst:{app_0/wb_dev_gen.cmp_wb_rx_core/rx_channels[1].cmp_rx_channel_fifo/U0}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/asautaux/Yarr-fw/ip-cores/kintex7/rx_channel_fifo/rx_channel_fifo/rx_channel_fifo_clocks.xdc rfile:../../../../ip-cores/kintex7/rx_channel_fifo/rx_channel_fifo/rx_channel_fifo_clocks.xdc id:21 order:LATE scoped_inst:{app_0/wb_dev_gen.cmp_wb_rx_core/rx_channels[2].cmp_rx_channel_fifo/U0}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/asautaux/Yarr-fw/ip-cores/kintex7/rx_channel_fifo/rx_channel_fifo/rx_channel_fifo_clocks.xdc rfile:../../../../ip-cores/kintex7/rx_channel_fifo/rx_channel_fifo/rx_channel_fifo_clocks.xdc id:22 order:LATE scoped_inst:{app_0/wb_dev_gen.cmp_wb_rx_core/rx_channels[3].cmp_rx_channel_fifo/U0}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/asautaux/Yarr-fw/ip-cores/kintex7/rx_channel_fifo/rx_channel_fifo/rx_channel_fifo_clocks.xdc rfile:../../../../ip-cores/kintex7/rx_channel_fifo/rx_channel_fifo/rx_channel_fifo_clocks.xdc id:23 order:LATE scoped_inst:{app_0/wb_dev_gen.cmp_wb_rx_core/rx_channels[4].cmp_rx_channel_fifo/U0}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/asautaux/Yarr-fw/ip-cores/kintex7/rx_channel_fifo/rx_channel_fifo/rx_channel_fifo_clocks.xdc rfile:../../../../ip-cores/kintex7/rx_channel_fifo/rx_channel_fifo/rx_channel_fifo_clocks.xdc id:24 order:LATE scoped_inst:{app_0/wb_dev_gen.cmp_wb_rx_core/rx_channels[5].cmp_rx_channel_fifo/U0}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/asautaux/Yarr-fw/ip-cores/kintex7/rx_channel_fifo/rx_channel_fifo/rx_channel_fifo_clocks.xdc rfile:../../../../ip-cores/kintex7/rx_channel_fifo/rx_channel_fifo/rx_channel_fifo_clocks.xdc id:25 order:LATE scoped_inst:{app_0/wb_dev_gen.cmp_wb_rx_core/rx_channels[6].cmp_rx_channel_fifo/U0}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/asautaux/Yarr-fw/ip-cores/kintex7/rx_channel_fifo/rx_channel_fifo/rx_channel_fifo_clocks.xdc rfile:../../../../ip-cores/kintex7/rx_channel_fifo/rx_channel_fifo/rx_channel_fifo_clocks.xdc id:26 order:LATE scoped_inst:{app_0/wb_dev_gen.cmp_wb_rx_core/rx_channels[7].cmp_rx_channel_fifo/U0}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/asautaux/Yarr-fw/ip-cores/kintex7/axis_data_fifo_0/axis_data_fifo_0/axis_data_fifo_0_clocks.xdc rfile:../../../../ip-cores/kintex7/axis_data_fifo_0/axis_data_fifo_0/axis_data_fifo_0_clocks.xdc id:27 order:LATE scoped_inst:app_0/axis_rx_fifo/inst} [current_design]
set_property SRC_FILE_INFO {cfile:/home/asautaux/Yarr-fw/ip-cores/kintex7/axis_data_fifo_1/axis_data_fifo_1/axis_data_fifo_1_clocks.xdc rfile:../../../../ip-cores/kintex7/axis_data_fifo_1/axis_data_fifo_1/axis_data_fifo_1_clocks.xdc id:28 order:LATE scoped_inst:app_0/axis_tx_fifo/inst} [current_design]
set_property src_info {type:SCOPED_XDC file:1 line:57 export:INPUT save:INPUT read:READ} [current_design]
set_input_jitter [get_clocks -of_objects [get_ports clk_250_in]] 0.04
set_property src_info {type:SCOPED_XDC file:2 line:79 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC GTXE2_CHANNEL_X0Y7 [get_cells {inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i}]
set_property src_info {type:SCOPED_XDC file:2 line:81 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC GTXE2_CHANNEL_X0Y6 [get_cells {inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i}]
set_property src_info {type:SCOPED_XDC file:2 line:83 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC GTXE2_CHANNEL_X0Y5 [get_cells {inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtx_channel.gtxe2_channel_i}]
set_property src_info {type:SCOPED_XDC file:2 line:85 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC GTXE2_CHANNEL_X0Y4 [get_cells {inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i}]
set_property src_info {type:SCOPED_XDC file:2 line:93 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC PCIE_X0Y0 [get_cells inst/pcie_top_i/pcie_7x_i/pcie_block_i]
set_property src_info {type:SCOPED_XDC file:2 line:98 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC RAMB36_X5Y35 [get_cells {inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl}]
set_property src_info {type:SCOPED_XDC file:2 line:99 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC RAMB36_X4Y36 [get_cells {inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl}]
set_property src_info {type:SCOPED_XDC file:2 line:100 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC RAMB36_X4Y35 [get_cells {inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl}]
set_property src_info {type:SCOPED_XDC file:2 line:101 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC RAMB36_X4Y34 [get_cells {inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl}]
set_property src_info {type:SCOPED_XDC file:2 line:102 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC RAMB36_X4Y33 [get_cells {inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl}]
set_property src_info {type:SCOPED_XDC file:2 line:103 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC RAMB36_X4Y32 [get_cells {inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl}]
set_property src_info {type:SCOPED_XDC file:2 line:104 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC RAMB36_X4Y31 [get_cells {inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl}]
set_property src_info {type:SCOPED_XDC file:2 line:105 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC RAMB36_X4Y30 [get_cells {inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl}]
set_property src_info {type:XDC file:3 line:19 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC GTXE2_CHANNEL_X0Y7 [get_cells {pcie_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i}]
set_property src_info {type:XDC file:3 line:22 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC GTXE2_CHANNEL_X0Y6 [get_cells {pcie_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i}]
set_property src_info {type:XDC file:3 line:25 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC GTXE2_CHANNEL_X0Y5 [get_cells {pcie_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtx_channel.gtxe2_channel_i}]
set_property src_info {type:XDC file:3 line:28 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC GTXE2_CHANNEL_X0Y4 [get_cells {pcie_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i}]
set_property src_info {type:SCOPED_XDC file:4 line:59 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[*]] -to [get_cells inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[*].wr_stg_inst/Q_reg_reg[*]] -datapath_only [get_property -min PERIOD [get_clocks -of_objects [get_pins app_0/wb_exp_comp/p2l_dma/cmp_to_wb_fifo/gen_fifo_96bit.cmp_fifo_96x512/U0/rd_clk]]]
set_property src_info {type:SCOPED_XDC file:4 line:61 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[*]] -to [get_cells inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[*].rd_stg_inst/Q_reg_reg[*]] -datapath_only [get_property -min PERIOD [get_clocks -of_objects [get_pins app_0/wb_exp_comp/p2l_dma/cmp_to_wb_fifo/gen_fifo_96bit.cmp_fifo_96x512/U0/wr_clk]]]
set_property src_info {type:SCOPED_XDC file:5 line:59 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[*]] -to [get_cells inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[*].wr_stg_inst/Q_reg_reg[*]] -datapath_only [get_property -min PERIOD [get_clocks -of_objects [get_pins app_0/wb_exp_comp/wb32/cmp_fifo_to_wb/gen_fifo_64bit.cmp_fifo_64x512/U0/rd_clk]]]
set_property src_info {type:SCOPED_XDC file:5 line:61 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[*]] -to [get_cells inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[*].rd_stg_inst/Q_reg_reg[*]] -datapath_only [get_property -min PERIOD [get_clocks -of_objects [get_pins app_0/wb_exp_comp/wb32/cmp_fifo_to_wb/gen_fifo_64bit.cmp_fifo_64x512/U0/wr_clk]]]
set_property src_info {type:SCOPED_XDC file:6 line:59 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[*]] -to [get_cells inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[*].wr_stg_inst/Q_reg_reg[*]] -datapath_only [get_property -min PERIOD [get_clocks -of_objects [get_pins app_0/wb_exp_comp/wb32/cmp_from_wb_fifo/gen_fifo_64bit.cmp_fifo_64x512/U0/rd_clk]]]
set_property src_info {type:SCOPED_XDC file:6 line:61 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[*]] -to [get_cells inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[*].rd_stg_inst/Q_reg_reg[*]] -datapath_only [get_property -min PERIOD [get_clocks -of_objects [get_pins app_0/wb_exp_comp/wb32/cmp_from_wb_fifo/gen_fifo_64bit.cmp_fifo_64x512/U0/wr_clk]]]
set_property src_info {type:SCOPED_XDC file:7 line:59 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[*]] -to [get_cells inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[*].wr_stg_inst/Q_reg_reg[*]] -datapath_only [get_property -min PERIOD [get_clocks -of_objects [get_pins app_0/wb_exp_comp/l2p_dma/cmp_addr_fifo/U0/U0/rd_clk]]]
set_property src_info {type:SCOPED_XDC file:7 line:61 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[*]] -to [get_cells inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[*].rd_stg_inst/Q_reg_reg[*]] -datapath_only [get_property -min PERIOD [get_clocks -of_objects [get_pins app_0/wb_exp_comp/l2p_dma/cmp_addr_fifo/U0/U0/wr_clk]]]
set_property src_info {type:SCOPED_XDC file:8 line:59 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[*]] -to [get_cells inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[*].wr_stg_inst/Q_reg_reg[*]] -datapath_only [get_property -min PERIOD [get_clocks -of_objects [get_pins app_0/wb_exp_comp/l2p_dma/cmp_data_fifo/U0/U0/rd_clk]]]
set_property src_info {type:SCOPED_XDC file:8 line:61 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[*]] -to [get_cells inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[*].rd_stg_inst/Q_reg_reg[*]] -datapath_only [get_property -min PERIOD [get_clocks -of_objects [get_pins app_0/wb_exp_comp/l2p_dma/cmp_data_fifo/U0/U0/wr_clk]]]
set_property src_info {type:SCOPED_XDC file:9 line:59 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[*]] -to [get_cells inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[*].wr_stg_inst/Q_reg_reg[*]] -datapath_only [get_property -min PERIOD [get_clocks -of_objects [get_pins {app_0/wb_dev_gen.cmp_wb_tx_core/tx_channels[0].cmp_tx_channel/cmp_tx_fifo/U0/rd_clk}]]]
set_property src_info {type:SCOPED_XDC file:9 line:61 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[*]] -to [get_cells inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[*].rd_stg_inst/Q_reg_reg[*]] -datapath_only [get_property -min PERIOD [get_clocks -of_objects [get_pins {app_0/wb_dev_gen.cmp_wb_tx_core/tx_channels[0].cmp_tx_channel/cmp_tx_fifo/U0/wr_clk}]]]
set_property src_info {type:SCOPED_XDC file:10 line:59 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[*]] -to [get_cells inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[*].wr_stg_inst/Q_reg_reg[*]] -datapath_only [get_property -min PERIOD [get_clocks -of_objects [get_pins {app_0/wb_dev_gen.cmp_wb_tx_core/tx_channels[1].cmp_tx_channel/cmp_tx_fifo/U0/rd_clk}]]]
set_property src_info {type:SCOPED_XDC file:10 line:61 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[*]] -to [get_cells inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[*].rd_stg_inst/Q_reg_reg[*]] -datapath_only [get_property -min PERIOD [get_clocks -of_objects [get_pins {app_0/wb_dev_gen.cmp_wb_tx_core/tx_channels[1].cmp_tx_channel/cmp_tx_fifo/U0/wr_clk}]]]
set_property src_info {type:SCOPED_XDC file:11 line:59 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[*]] -to [get_cells inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[*].wr_stg_inst/Q_reg_reg[*]] -datapath_only [get_property -min PERIOD [get_clocks -of_objects [get_pins {app_0/wb_dev_gen.cmp_wb_tx_core/tx_channels[2].cmp_tx_channel/cmp_tx_fifo/U0/rd_clk}]]]
set_property src_info {type:SCOPED_XDC file:11 line:61 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[*]] -to [get_cells inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[*].rd_stg_inst/Q_reg_reg[*]] -datapath_only [get_property -min PERIOD [get_clocks -of_objects [get_pins {app_0/wb_dev_gen.cmp_wb_tx_core/tx_channels[2].cmp_tx_channel/cmp_tx_fifo/U0/wr_clk}]]]
set_property src_info {type:SCOPED_XDC file:12 line:59 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[*]] -to [get_cells inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[*].wr_stg_inst/Q_reg_reg[*]] -datapath_only [get_property -min PERIOD [get_clocks -of_objects [get_pins {app_0/wb_dev_gen.cmp_wb_tx_core/tx_channels[3].cmp_tx_channel/cmp_tx_fifo/U0/rd_clk}]]]
set_property src_info {type:SCOPED_XDC file:12 line:61 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[*]] -to [get_cells inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[*].rd_stg_inst/Q_reg_reg[*]] -datapath_only [get_property -min PERIOD [get_clocks -of_objects [get_pins {app_0/wb_dev_gen.cmp_wb_tx_core/tx_channels[3].cmp_tx_channel/cmp_tx_fifo/U0/wr_clk}]]]
set_property src_info {type:SCOPED_XDC file:13 line:59 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[*]] -to [get_cells inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[*].wr_stg_inst/Q_reg_reg[*]] -datapath_only [get_property -min PERIOD [get_clocks -of_objects [get_pins {app_0/wb_dev_gen.cmp_wb_tx_core/tx_channels[4].cmp_tx_channel/cmp_tx_fifo/U0/rd_clk}]]]
set_property src_info {type:SCOPED_XDC file:13 line:61 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[*]] -to [get_cells inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[*].rd_stg_inst/Q_reg_reg[*]] -datapath_only [get_property -min PERIOD [get_clocks -of_objects [get_pins {app_0/wb_dev_gen.cmp_wb_tx_core/tx_channels[4].cmp_tx_channel/cmp_tx_fifo/U0/wr_clk}]]]
set_property src_info {type:SCOPED_XDC file:14 line:59 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[*]] -to [get_cells inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[*].wr_stg_inst/Q_reg_reg[*]] -datapath_only [get_property -min PERIOD [get_clocks -of_objects [get_pins {app_0/wb_dev_gen.cmp_wb_tx_core/tx_channels[5].cmp_tx_channel/cmp_tx_fifo/U0/rd_clk}]]]
set_property src_info {type:SCOPED_XDC file:14 line:61 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[*]] -to [get_cells inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[*].rd_stg_inst/Q_reg_reg[*]] -datapath_only [get_property -min PERIOD [get_clocks -of_objects [get_pins {app_0/wb_dev_gen.cmp_wb_tx_core/tx_channels[5].cmp_tx_channel/cmp_tx_fifo/U0/wr_clk}]]]
set_property src_info {type:SCOPED_XDC file:15 line:59 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[*]] -to [get_cells inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[*].wr_stg_inst/Q_reg_reg[*]] -datapath_only [get_property -min PERIOD [get_clocks -of_objects [get_pins {app_0/wb_dev_gen.cmp_wb_tx_core/tx_channels[6].cmp_tx_channel/cmp_tx_fifo/U0/rd_clk}]]]
set_property src_info {type:SCOPED_XDC file:15 line:61 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[*]] -to [get_cells inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[*].rd_stg_inst/Q_reg_reg[*]] -datapath_only [get_property -min PERIOD [get_clocks -of_objects [get_pins {app_0/wb_dev_gen.cmp_wb_tx_core/tx_channels[6].cmp_tx_channel/cmp_tx_fifo/U0/wr_clk}]]]
set_property src_info {type:SCOPED_XDC file:16 line:59 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[*]] -to [get_cells inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[*].wr_stg_inst/Q_reg_reg[*]] -datapath_only [get_property -min PERIOD [get_clocks -of_objects [get_pins {app_0/wb_dev_gen.cmp_wb_tx_core/tx_channels[7].cmp_tx_channel/cmp_tx_fifo/U0/rd_clk}]]]
set_property src_info {type:SCOPED_XDC file:16 line:61 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[*]] -to [get_cells inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[*].rd_stg_inst/Q_reg_reg[*]] -datapath_only [get_property -min PERIOD [get_clocks -of_objects [get_pins {app_0/wb_dev_gen.cmp_wb_tx_core/tx_channels[7].cmp_tx_channel/cmp_tx_fifo/U0/wr_clk}]]]
set_property src_info {type:SCOPED_XDC file:17 line:59 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[*]] -to [get_cells inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[*].wr_stg_inst/Q_reg_reg[*]] -datapath_only [get_property -min PERIOD [get_clocks -of_objects [get_pins app_0/wb_dev_gen.cmp_wb_rx_bridge/cmp_rx_bridge_ctrl_fifo/U0/rd_clk]]]
set_property src_info {type:SCOPED_XDC file:17 line:61 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[*]] -to [get_cells inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[*].rd_stg_inst/Q_reg_reg[*]] -datapath_only [get_property -min PERIOD [get_clocks -of_objects [get_pins app_0/wb_dev_gen.cmp_wb_rx_bridge/cmp_rx_bridge_ctrl_fifo/U0/wr_clk]]]
set_property src_info {type:SCOPED_XDC file:18 line:59 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[*]] -to [get_cells inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[*].wr_stg_inst/Q_reg_reg[*]] -datapath_only [get_property -min PERIOD [get_clocks -of_objects [get_pins app_0/wb_dev_gen.cmp_wb_rx_bridge/cmp_rx_bridge_fifo/U0/rd_clk]]]
set_property src_info {type:SCOPED_XDC file:18 line:61 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[*]] -to [get_cells inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[*].rd_stg_inst/Q_reg_reg[*]] -datapath_only [get_property -min PERIOD [get_clocks -of_objects [get_pins app_0/wb_dev_gen.cmp_wb_rx_bridge/cmp_rx_bridge_fifo/U0/wr_clk]]]
set_property src_info {type:SCOPED_XDC file:19 line:59 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[*]] -to [get_cells inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[*].wr_stg_inst/Q_reg_reg[*]] -datapath_only [get_property -min PERIOD [get_clocks -of_objects [get_pins {app_0/wb_dev_gen.cmp_wb_rx_core/rx_channels[0].cmp_rx_channel_fifo/U0/rd_clk}]]]
set_property src_info {type:SCOPED_XDC file:19 line:61 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[*]] -to [get_cells inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[*].rd_stg_inst/Q_reg_reg[*]] -datapath_only [get_property -min PERIOD [get_clocks -of_objects [get_pins {app_0/wb_dev_gen.cmp_wb_rx_core/rx_channels[0].cmp_rx_channel_fifo/U0/wr_clk}]]]
set_property src_info {type:SCOPED_XDC file:20 line:59 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[*]] -to [get_cells inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[*].wr_stg_inst/Q_reg_reg[*]] -datapath_only [get_property -min PERIOD [get_clocks -of_objects [get_pins {app_0/wb_dev_gen.cmp_wb_rx_core/rx_channels[1].cmp_rx_channel_fifo/U0/rd_clk}]]]
set_property src_info {type:SCOPED_XDC file:20 line:61 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[*]] -to [get_cells inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[*].rd_stg_inst/Q_reg_reg[*]] -datapath_only [get_property -min PERIOD [get_clocks -of_objects [get_pins {app_0/wb_dev_gen.cmp_wb_rx_core/rx_channels[1].cmp_rx_channel_fifo/U0/wr_clk}]]]
set_property src_info {type:SCOPED_XDC file:21 line:59 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[*]] -to [get_cells inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[*].wr_stg_inst/Q_reg_reg[*]] -datapath_only [get_property -min PERIOD [get_clocks -of_objects [get_pins {app_0/wb_dev_gen.cmp_wb_rx_core/rx_channels[2].cmp_rx_channel_fifo/U0/rd_clk}]]]
set_property src_info {type:SCOPED_XDC file:21 line:61 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[*]] -to [get_cells inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[*].rd_stg_inst/Q_reg_reg[*]] -datapath_only [get_property -min PERIOD [get_clocks -of_objects [get_pins {app_0/wb_dev_gen.cmp_wb_rx_core/rx_channels[2].cmp_rx_channel_fifo/U0/wr_clk}]]]
set_property src_info {type:SCOPED_XDC file:22 line:59 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[*]] -to [get_cells inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[*].wr_stg_inst/Q_reg_reg[*]] -datapath_only [get_property -min PERIOD [get_clocks -of_objects [get_pins {app_0/wb_dev_gen.cmp_wb_rx_core/rx_channels[3].cmp_rx_channel_fifo/U0/rd_clk}]]]
set_property src_info {type:SCOPED_XDC file:22 line:61 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[*]] -to [get_cells inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[*].rd_stg_inst/Q_reg_reg[*]] -datapath_only [get_property -min PERIOD [get_clocks -of_objects [get_pins {app_0/wb_dev_gen.cmp_wb_rx_core/rx_channels[3].cmp_rx_channel_fifo/U0/wr_clk}]]]
set_property src_info {type:SCOPED_XDC file:23 line:59 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[*]] -to [get_cells inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[*].wr_stg_inst/Q_reg_reg[*]] -datapath_only [get_property -min PERIOD [get_clocks -of_objects [get_pins {app_0/wb_dev_gen.cmp_wb_rx_core/rx_channels[4].cmp_rx_channel_fifo/U0/rd_clk}]]]
set_property src_info {type:SCOPED_XDC file:23 line:61 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[*]] -to [get_cells inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[*].rd_stg_inst/Q_reg_reg[*]] -datapath_only [get_property -min PERIOD [get_clocks -of_objects [get_pins {app_0/wb_dev_gen.cmp_wb_rx_core/rx_channels[4].cmp_rx_channel_fifo/U0/wr_clk}]]]
set_property src_info {type:SCOPED_XDC file:24 line:59 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[*]] -to [get_cells inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[*].wr_stg_inst/Q_reg_reg[*]] -datapath_only [get_property -min PERIOD [get_clocks -of_objects [get_pins {app_0/wb_dev_gen.cmp_wb_rx_core/rx_channels[5].cmp_rx_channel_fifo/U0/rd_clk}]]]
set_property src_info {type:SCOPED_XDC file:24 line:61 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[*]] -to [get_cells inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[*].rd_stg_inst/Q_reg_reg[*]] -datapath_only [get_property -min PERIOD [get_clocks -of_objects [get_pins {app_0/wb_dev_gen.cmp_wb_rx_core/rx_channels[5].cmp_rx_channel_fifo/U0/wr_clk}]]]
set_property src_info {type:SCOPED_XDC file:25 line:59 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[*]] -to [get_cells inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[*].wr_stg_inst/Q_reg_reg[*]] -datapath_only [get_property -min PERIOD [get_clocks -of_objects [get_pins {app_0/wb_dev_gen.cmp_wb_rx_core/rx_channels[6].cmp_rx_channel_fifo/U0/rd_clk}]]]
set_property src_info {type:SCOPED_XDC file:25 line:61 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[*]] -to [get_cells inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[*].rd_stg_inst/Q_reg_reg[*]] -datapath_only [get_property -min PERIOD [get_clocks -of_objects [get_pins {app_0/wb_dev_gen.cmp_wb_rx_core/rx_channels[6].cmp_rx_channel_fifo/U0/wr_clk}]]]
set_property src_info {type:SCOPED_XDC file:26 line:59 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[*]] -to [get_cells inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[*].wr_stg_inst/Q_reg_reg[*]] -datapath_only [get_property -min PERIOD [get_clocks -of_objects [get_pins {app_0/wb_dev_gen.cmp_wb_rx_core/rx_channels[7].cmp_rx_channel_fifo/U0/rd_clk}]]]
set_property src_info {type:SCOPED_XDC file:26 line:61 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[*]] -to [get_cells inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[*].rd_stg_inst/Q_reg_reg[*]] -datapath_only [get_property -min PERIOD [get_clocks -of_objects [get_pins {app_0/wb_dev_gen.cmp_wb_rx_core/rx_channels[7].cmp_rx_channel_fifo/U0/wr_clk}]]]
set_property src_info {type:SCOPED_XDC file:27 line:60 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[*]] -to [get_cells gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[*].wr_stg_inst/Q_reg_reg[*]] -datapath_only [get_property -min PERIOD [get_clocks -of_objects [get_pins app_0/axis_rx_fifo/inst/m_axis_aclk]]]
set_property src_info {type:SCOPED_XDC file:27 line:62 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[*]] -to [get_cells gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[*].rd_stg_inst/Q_reg_reg[*]] -datapath_only [get_property -min PERIOD [get_clocks -of_objects [get_pins app_0/axis_rx_fifo/inst/s_axis_aclk]]]
set_property src_info {type:SCOPED_XDC file:28 line:60 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[*]] -to [get_cells gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[*].wr_stg_inst/Q_reg_reg[*]] -datapath_only [get_property -min PERIOD [get_clocks -of_objects [get_pins app_0/axis_tx_fifo/inst/m_axis_aclk]]]
set_property src_info {type:SCOPED_XDC file:28 line:62 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[*]] -to [get_cells gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[*].rd_stg_inst/Q_reg_reg[*]] -datapath_only [get_property -min PERIOD [get_clocks -of_objects [get_pins app_0/axis_tx_fifo/inst/s_axis_aclk]]]
