

================================================================
== Vivado HLS Report for 'filter_top_dummy_proc_fe'
================================================================
* Date:           Thu Jan 25 09:57:48 2018

* Version:        2014.4 (Build 1071461 on Tue Nov 18 16:42:57 PM 2014)
* Project:        fft_filter_hlsprj
* Solution:       solution2
* Product family: kintex7
* Target device:  xc7k410tffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |   3.30|      2.39|        0.41|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+-------+------+-------+---------+
    |    Latency   |   Interval   | Pipeline|
    |  min |  max  |  min |  max  |   Type  |
    +------+-------+------+-------+---------+
    |  8193|  10241|  8193|  10241|   none  |
    +------+-------+------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+-------+----------+-----------+-----------+------+----------+
        |          |    Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1  |  8192|  10240|   4 ~ 5  |          -|          -|  2048|    no    |
        +----------+------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|Expression       |        -|      -|       0|      43|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        2|      -|       0|       0|
|Multiplexer      |        -|      -|       -|      95|
|Register         |        -|      -|     172|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        2|      0|     172|     138|
+-----------------+---------+-------+--------+--------+
|Available        |     1590|   1540|  508400|  254200|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |    ~0   |      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    +--------------------------+-------------------------------------------------+---------+---+----+------+-----+------+-------------+
    |          Memory          |                      Module                     | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +--------------------------+-------------------------------------------------+---------+---+----+------+-----+------+-------------+
    |detector_tail_M_real_V_U  |filter_top_dummy_proc_fe_detector_tail_M_real_V  |        1|  0|   0|   512|   32|     1|        16384|
    |detector_tail_M_imag_V_U  |filter_top_dummy_proc_fe_detector_tail_M_real_V  |        1|  0|   0|   512|   32|     1|        16384|
    +--------------------------+-------------------------------------------------+---------+---+----+------+-----+------+-------------+
    |Total                     |                                                 |        2|  0|   0|  1024|   64|     2|        32768|
    +--------------------------+-------------------------------------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+-------+---+----+------------+------------+
    |    Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_216_p2       |     +    |      0|  0|  12|          12|           1|
    |ap_sig_bdd_158      |    and   |      0|  0|   1|           1|           1|
    |ap_sig_bdd_167      |    and   |      0|  0|   1|           1|           1|
    |exitcond_fu_210_p2  |   icmp   |      0|  0|  13|          12|          13|
    |icmp_fu_237_p2      |   icmp   |      0|  0|   2|           3|           1|
    |tmp_4_fu_259_p2     |   icmp   |      0|  0|  12|          12|          11|
    |ap_sig_bdd_117      |    or    |      0|  0|   1|           1|           1|
    |ap_sig_bdd_145      |    or    |      0|  0|   1|           1|           1|
    +--------------------+----------+-------+---+----+------------+------------+
    |Total               |          |      0|  0|  43|          43|          30|
    +--------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+----+-----------+-----+-----------+
    |               Name              | LUT| Input Size| Bits| Total Bits|
    +---------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                        |   1|          7|    1|          7|
    |detector_tail_M_imag_V_address0  |   9|          3|    9|         27|
    |detector_tail_M_real_V_address0  |   9|          3|    9|         27|
    |i_reg_171                        |  12|          2|   12|         24|
    |output_xn1_din                   |  64|          3|   64|        192|
    +---------------------------------+----+-----------+-----+-----------+
    |Total                            |  95|         18|   95|        277|
    +---------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                            |   6|   0|    6|          0|
    |ap_done_reg                          |   1|   0|    1|          0|
    |detector_tail_M_imag_V_load_reg_328  |  32|   0|   32|          0|
    |detector_tail_M_real_V_load_reg_323  |  32|   0|   32|          0|
    |i_1_reg_285                          |  12|   0|   12|          0|
    |i_reg_171                            |  12|   0|   12|          0|
    |icmp_reg_306                         |   1|   0|    1|          0|
    |input_xn2_load_reg_301               |  64|   0|   64|          0|
    |tmp_reg_290                          |  12|   0|   64|         52|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                | 172|   0|  224|         52|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+--------------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |       Source Object      |    C Type    |
+--------------------------+-----+-----+------------+--------------------------+--------------+
|ap_clk                    |  in |    1| ap_ctrl_hs | filter_top_dummy_proc_fe | return value |
|ap_rst                    |  in |    1| ap_ctrl_hs | filter_top_dummy_proc_fe | return value |
|ap_start                  |  in |    1| ap_ctrl_hs | filter_top_dummy_proc_fe | return value |
|ap_done                   | out |    1| ap_ctrl_hs | filter_top_dummy_proc_fe | return value |
|ap_continue               |  in |    1| ap_ctrl_hs | filter_top_dummy_proc_fe | return value |
|ap_idle                   | out |    1| ap_ctrl_hs | filter_top_dummy_proc_fe | return value |
|ap_ready                  | out |    1| ap_ctrl_hs | filter_top_dummy_proc_fe | return value |
|config_fwd_data_V_din     | out |   16|   ap_fifo  |     config_fwd_data_V    |    pointer   |
|config_fwd_data_V_full_n  |  in |    1|   ap_fifo  |     config_fwd_data_V    |    pointer   |
|config_fwd_data_V_write   | out |    1|   ap_fifo  |     config_fwd_data_V    |    pointer   |
|config_inv_data_V_din     | out |   16|   ap_fifo  |     config_inv_data_V    |    pointer   |
|config_inv_data_V_full_n  |  in |    1|   ap_fifo  |     config_inv_data_V    |    pointer   |
|config_inv_data_V_write   | out |    1|   ap_fifo  |     config_inv_data_V    |    pointer   |
|in_r                      |  in |   64|    ap_hs   |           in_r           |    pointer   |
|in_r_ap_vld               |  in |    1|    ap_hs   |           in_r           |    pointer   |
|in_r_ap_ack               | out |    1|    ap_hs   |           in_r           |    pointer   |
|input_xn2_address0        | out |   11|  ap_memory |         input_xn2        |     array    |
|input_xn2_ce0             | out |    1|  ap_memory |         input_xn2        |     array    |
|input_xn2_q0              |  in |   64|  ap_memory |         input_xn2        |     array    |
|output_xn1_din            | out |   64|   ap_fifo  |        output_xn1        |    pointer   |
|output_xn1_full_n         |  in |    1|   ap_fifo  |        output_xn1        |    pointer   |
|output_xn1_write          | out |    1|   ap_fifo  |        output_xn1        |    pointer   |
|output_xn2_din            | out |   64|   ap_fifo  |        output_xn2        |    pointer   |
|output_xn2_full_n         |  in |    1|   ap_fifo  |        output_xn2        |    pointer   |
|output_xn2_write          | out |    1|   ap_fifo  |        output_xn2        |    pointer   |
+--------------------------+-----+-----+------------+--------------------------+--------------+

