<!DOCTYPE html>
<html>

<head>
    <link rel="stylesheet" href=css/main.css />
    <link rel="stylesheet" href=css/code.css />
    <link rel="apple-touch-icon" sizes="57x57"         href=assets/icons/apple-icon-57x57.png>
    <link rel="apple-touch-icon" sizes="60x60"         href=assets/icons/apple-icon-60x60.png>
    <link rel="apple-touch-icon" sizes="72x72"         href=assets/icons/apple-icon-72x72.png>
    <link rel="apple-touch-icon" sizes="76x76"         href=assets/icons/apple-icon-76x76.png>
    <link rel="apple-touch-icon" sizes="114x114"       href=assets/icons/apple-icon-114x114.png>
    <link rel="apple-touch-icon" sizes="120x120"       href=assets/icons/apple-icon-120x120.png>
    <link rel="apple-touch-icon" sizes="144x144"       href=assets/icons/apple-icon-144x144.png>
    <link rel="apple-touch-icon" sizes="152x152"       href=assets/icons/apple-icon-152x152.png>
    <link rel="apple-touch-icon" sizes="180x180"       href=assets/icons/apple-icon-180x180.png>
    <link rel="icon" type="image/png" sizes="192x192"  href=assets/icons/android-icon-192x192.png>
    <link rel="icon" type="image/png" sizes="32x32"    href=assets/icons/favicon-32x32.png>
    <link rel="icon" type="image/png" sizes="96x96"    href=assets/icons/favicon-96x96.png>
    <link rel="icon" type="image/png" sizes="16x16"    href=assets/icons/favicon-16x16.png>
</head>


<body>

    <div id="content">

        <title>Assert</title>

<span>
    <h2 style="align-items: center;">
        <a href=index.html class="text-norm">
            <img src="assets/icons/android-icon-48x48.png" alt="logo" style="vertical-align:middle; margin: auto 2px 5px auto;" />
            REVHDL
        </a>
    </h2>
</span>

<hr>

<h1>Assert</h1>

<br>
<div class="chart">
    <table class="chart">
        <tr>
            <td bgcolor="lightcyan">
                
                Concurrent Statement
                
                
            </td>

            
            
            <td style="border: 0px solid transparent">——used—in—></td>

            <td bgcolor="lightgreen">
                
                Entity
                
                <br>
                
                
                Architecture
                
                
            </td>
            
        </tr>

        
        
        <tr>
            <td bgcolor="lightcyan">
                
                Sequential Statement
                
                
            </td>

            
            
            <td style="border: 0px solid transparent">——used—in—></td>

            <td bgcolor="lightgreen">
                
                Process
                
                <br>
                
                
                Function
                
                <br>
                
                
                Procedure
                
                
            </td>
            
        </tr>
        
    </table>
</div>
<br>
<h3 class="text-hr"><span>Syntax</span></h3>

<div class="language-vhdl highlighter-rouge"><div class="highlight"><pre class="highlight"><code><span class="k">assert</span> <span class="n">condition</span> <span class="k">report</span> <span class="kt">string</span> <span class="k">severity</span> <span class="kt">severity_level</span><span class="p">;</span>
</code></pre></div></div>

<p>See LRM sections 8.2 and 9.4</p>

<h3 class="text-hr"><span>Rules and Examples</span></h3>

<p>The assert statement tests a boolean condition. If this returns false, it outputs a message containing the report string to the simulator screen:</p>
<div class="language-vhdl highlighter-rouge"><div class="highlight"><pre class="highlight"><code><span class="k">assert</span> <span class="p">(</span><span class="n">J</span> <span class="o">/=</span> <span class="n">C</span><span class="p">)</span> <span class="k">report</span> <span class="s1">"J = C"</span> <span class="k">severity</span> <span class="n">note</span><span class="p">;</span>
</code></pre></div></div>

<p>The severity level may be defined as <strong>note</strong>, <strong>warning</strong>, <strong>error</strong>, or <strong>failure</strong>. Failure normally aborts the simulation.</p>
<div class="language-vhdl highlighter-rouge"><div class="highlight"><pre class="highlight"><code><span class="k">assert</span> <span class="p">(</span><span class="ow">not</span> <span class="n">OVERFLOW</span><span class="p">)</span> <span class="k">report</span> <span class="s1">"Accumulator overflowed"</span> <span class="k">severity</span> <span class="n">failure</span><span class="p">;</span>
</code></pre></div></div>

<p>If the message clause is ommited, a default message is output. The severity level and the name of the design unit containing the relevant assert statement may also be output.</p>

<p>If the severity clause is ommited, the default level is <strong>error</strong>.</p>

<p>A <strong>concurrent</strong> statement monitors the boolean condition continuously.</p>

<p>An <strong>unconditional</strong> message can be output by using the literal <strong>false</strong>:</p>
<div class="language-vhdl highlighter-rouge"><div class="highlight"><pre class="highlight"><code><span class="k">procedure</span> <span class="n">PUT</span>
    <span class="p">(</span><span class="k">signal</span> <span class="n">STACK</span>  <span class="p">:</span> <span class="k">inout</span> <span class="n">T_STACK</span><span class="p">;</span>
    <span class="k">signal</span> <span class="n">POINTER</span> <span class="p">:</span> <span class="k">inout</span> <span class="n">T_POINT</span><span class="p">;</span>
    <span class="k">signal</span> <span class="n">ITEM</span>    <span class="p">:</span> <span class="k">in</span>    <span class="n">T_DATA</span><span class="p">)</span> <span class="k">is</span>
<span class="k">begin</span>
    <span class="k">if</span> <span class="p">(</span><span class="n">POINTER</span> <span class="o">&lt;</span> <span class="mi">5</span><span class="p">)</span> <span class="k">then</span>
        <span class="n">STACK</span><span class="p">(</span><span class="n">POINTER</span><span class="p">)</span> <span class="o">&lt;=</span> <span class="n">ITEM</span><span class="p">;</span>
        <span class="n">POINTER</span> <span class="o">&lt;=</span> <span class="n">POINTER</span> <span class="o">+</span> <span class="mi">1</span><span class="p">;</span>
    <span class="k">else</span>
        <span class="k">assert</span> <span class="nb">false</span> <span class="k">report</span> <span class="s1">"Stack overflow"</span> <span class="k">severity</span> <span class="n">error</span><span class="p">;</span>
    <span class="k">end</span> <span class="k">if</span><span class="p">;</span>
<span class="k">end</span> <span class="n">PUT</span><span class="p">;</span>
</code></pre></div></div>

<p>As well as functional errors, timing errors can be reported via <strong>assert</strong>:</p>
<div class="language-vhdl highlighter-rouge"><div class="highlight"><pre class="highlight"><code><span class="n">CHECK_SETUP</span><span class="p">:</span> <span class="k">process</span> <span class="p">(</span><span class="n">CLK</span><span class="p">,</span> <span class="n">D</span><span class="p">)</span>
<span class="k">begin</span>
    <span class="k">if</span> <span class="p">(</span><span class="n">CLK</span><span class="na">'event</span> <span class="ow">and</span> <span class="n">CLK</span> <span class="o">=</span> <span class="sc">'1'</span><span class="p">)</span> <span class="k">then</span>
        <span class="k">assert</span> <span class="n">D</span><span class="na">'stable</span><span class="p">(</span><span class="n">SETUP_TIME</span><span class="p">)</span> <span class="k">report</span> <span class="s1">"Setup Violation..."</span> <span class="k">severity</span> <span class="n">warning</span><span class="p">;</span>
    <span class="k">end</span> <span class="k">if</span><span class="p">;</span>
<span class="k">end</span> <span class="k">process</span> <span class="n">CHECK_SETUP</span><span class="p">;</span>
</code></pre></div></div>

<h3 class="text-hr"><span>Synthesis Issues</span></h3>

<p>Assert statements are ignored by logic synthesis tools.</p>

<h3 class="text-hr"><span>New in VHDL-93</span></h3>

<p>In VHDL-93, the <strong>assert</strong> statement may have an option label.</p>

<p>A concurrent <strong>assert</strong> statement may be run as a postponed <a href="process.html"><strong>process</strong></a>.</p>

<p>VHDL-93 allows <strong>report</strong> to be used on it’s own as a sequential statement, giving the same functionality as <strong>assert false</strong>, except that the default severity is <strong>note</strong>.</p>

<div class="language-vhdl highlighter-rouge"><div class="highlight"><pre class="highlight"><code><span class="n">MSG1</span><span class="p">:</span> <span class="k">report</span> <span class="s1">"Starting test sequence"</span> <span class="k">severity</span> <span class="n">note</span><span class="p">;</span>
</code></pre></div></div>



<br>
<hr>


        <div id="footer">
            <h6>&copy; 2020 Michael Riegert - <a href="https://github.com/nobodywasishere/vhdlref">View on Github</a>
<br>Distributed under the terms of the <a href="LICENSE.html">MIT License</a></h6>

        </div>
    </div>

</body>

</html>
