
11.Example_interrupt3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001a8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000354  080001a8  080001a8  000101a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  080004fc  08000504  00010504  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  080004fc  080004fc  00010504  2**0
                  CONTENTS
  4 .ARM          00000000  080004fc  080004fc  00010504  2**0
                  CONTENTS
  5 .preinit_array 00000000  080004fc  08000504  00010504  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080004fc  080004fc  000104fc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08000500  08000500  00010500  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000000  20000000  20000000  00010504  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00010504  2**0
                  CONTENTS
 10 .bss          00000020  20000000  20000000  00020000  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000020  20000020  00020000  2**0
                  ALLOC
 12 .ARM.attributes 0000002a  00000000  00000000  00010504  2**0
                  CONTENTS, READONLY
 13 .debug_info   00000a1d  00000000  00000000  0001052e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000001c8  00000000  00000000  00010f4b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000060  00000000  00000000  00011118  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000048  00000000  00000000  00011178  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00016352  00000000  00000000  000111c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00000581  00000000  00000000  00027512  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0007c2b2  00000000  00000000  00027a93  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  000a3d45  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000000d4  00000000  00000000  000a3d98  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a8 <__do_global_dtors_aux>:
 80001a8:	b510      	push	{r4, lr}
 80001aa:	4c05      	ldr	r4, [pc, #20]	; (80001c0 <__do_global_dtors_aux+0x18>)
 80001ac:	7823      	ldrb	r3, [r4, #0]
 80001ae:	b933      	cbnz	r3, 80001be <__do_global_dtors_aux+0x16>
 80001b0:	4b04      	ldr	r3, [pc, #16]	; (80001c4 <__do_global_dtors_aux+0x1c>)
 80001b2:	b113      	cbz	r3, 80001ba <__do_global_dtors_aux+0x12>
 80001b4:	4804      	ldr	r0, [pc, #16]	; (80001c8 <__do_global_dtors_aux+0x20>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	2301      	movs	r3, #1
 80001bc:	7023      	strb	r3, [r4, #0]
 80001be:	bd10      	pop	{r4, pc}
 80001c0:	20000000 	.word	0x20000000
 80001c4:	00000000 	.word	0x00000000
 80001c8:	080004e4 	.word	0x080004e4

080001cc <frame_dummy>:
 80001cc:	b508      	push	{r3, lr}
 80001ce:	4b03      	ldr	r3, [pc, #12]	; (80001dc <frame_dummy+0x10>)
 80001d0:	b11b      	cbz	r3, 80001da <frame_dummy+0xe>
 80001d2:	4903      	ldr	r1, [pc, #12]	; (80001e0 <frame_dummy+0x14>)
 80001d4:	4803      	ldr	r0, [pc, #12]	; (80001e4 <frame_dummy+0x18>)
 80001d6:	f3af 8000 	nop.w
 80001da:	bd08      	pop	{r3, pc}
 80001dc:	00000000 	.word	0x00000000
 80001e0:	20000004 	.word	0x20000004
 80001e4:	080004e4 	.word	0x080004e4

080001e8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80001e8:	b480      	push	{r7}
 80001ea:	b083      	sub	sp, #12
 80001ec:	af00      	add	r7, sp, #0
 80001ee:	4603      	mov	r3, r0
 80001f0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80001f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80001f6:	2b00      	cmp	r3, #0
 80001f8:	db0b      	blt.n	8000212 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80001fa:	79fb      	ldrb	r3, [r7, #7]
 80001fc:	f003 021f 	and.w	r2, r3, #31
 8000200:	4906      	ldr	r1, [pc, #24]	; (800021c <__NVIC_EnableIRQ+0x34>)
 8000202:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000206:	095b      	lsrs	r3, r3, #5
 8000208:	2001      	movs	r0, #1
 800020a:	fa00 f202 	lsl.w	r2, r0, r2
 800020e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000212:	bf00      	nop
 8000214:	370c      	adds	r7, #12
 8000216:	46bd      	mov	sp, r7
 8000218:	bc80      	pop	{r7}
 800021a:	4770      	bx	lr
 800021c:	e000e100 	.word	0xe000e100

08000220 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000220:	b480      	push	{r7}
 8000222:	b083      	sub	sp, #12
 8000224:	af00      	add	r7, sp, #0
 8000226:	4603      	mov	r3, r0
 8000228:	6039      	str	r1, [r7, #0]
 800022a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800022c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000230:	2b00      	cmp	r3, #0
 8000232:	db0a      	blt.n	800024a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000234:	683b      	ldr	r3, [r7, #0]
 8000236:	b2da      	uxtb	r2, r3
 8000238:	490c      	ldr	r1, [pc, #48]	; (800026c <__NVIC_SetPriority+0x4c>)
 800023a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800023e:	0112      	lsls	r2, r2, #4
 8000240:	b2d2      	uxtb	r2, r2
 8000242:	440b      	add	r3, r1
 8000244:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000248:	e00a      	b.n	8000260 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800024a:	683b      	ldr	r3, [r7, #0]
 800024c:	b2da      	uxtb	r2, r3
 800024e:	4908      	ldr	r1, [pc, #32]	; (8000270 <__NVIC_SetPriority+0x50>)
 8000250:	79fb      	ldrb	r3, [r7, #7]
 8000252:	f003 030f 	and.w	r3, r3, #15
 8000256:	3b04      	subs	r3, #4
 8000258:	0112      	lsls	r2, r2, #4
 800025a:	b2d2      	uxtb	r2, r2
 800025c:	440b      	add	r3, r1
 800025e:	761a      	strb	r2, [r3, #24]
}
 8000260:	bf00      	nop
 8000262:	370c      	adds	r7, #12
 8000264:	46bd      	mov	sp, r7
 8000266:	bc80      	pop	{r7}
 8000268:	4770      	bx	lr
 800026a:	bf00      	nop
 800026c:	e000e100 	.word	0xe000e100
 8000270:	e000ed00 	.word	0xe000ed00

08000274 <EXTI3_IRQHandler>:


uint16_t count=0;

void EXTI3_IRQHandler(void)
{
 8000274:	b480      	push	{r7}
 8000276:	b083      	sub	sp, #12
 8000278:	af00      	add	r7, sp, #0
    if (((EXTI->PR)>>3) & 1){
 800027a:	4b10      	ldr	r3, [pc, #64]	; (80002bc <EXTI3_IRQHandler+0x48>)
 800027c:	695b      	ldr	r3, [r3, #20]
 800027e:	08db      	lsrs	r3, r3, #3
 8000280:	f003 0301 	and.w	r3, r3, #1
 8000284:	2b00      	cmp	r3, #0
 8000286:	d013      	beq.n	80002b0 <EXTI3_IRQHandler+0x3c>

    	count=count+1;
 8000288:	4b0d      	ldr	r3, [pc, #52]	; (80002c0 <EXTI3_IRQHandler+0x4c>)
 800028a:	881b      	ldrh	r3, [r3, #0]
 800028c:	3301      	adds	r3, #1
 800028e:	b29a      	uxth	r2, r3
 8000290:	4b0b      	ldr	r3, [pc, #44]	; (80002c0 <EXTI3_IRQHandler+0x4c>)
 8000292:	801a      	strh	r2, [r3, #0]
    	//GPIOB->ODR ^= (1 <<13);
    	for(int j=0; j<10000; j++);
 8000294:	2300      	movs	r3, #0
 8000296:	607b      	str	r3, [r7, #4]
 8000298:	e002      	b.n	80002a0 <EXTI3_IRQHandler+0x2c>
 800029a:	687b      	ldr	r3, [r7, #4]
 800029c:	3301      	adds	r3, #1
 800029e:	607b      	str	r3, [r7, #4]
 80002a0:	687b      	ldr	r3, [r7, #4]
 80002a2:	f242 720f 	movw	r2, #9999	; 0x270f
 80002a6:	4293      	cmp	r3, r2
 80002a8:	ddf7      	ble.n	800029a <EXTI3_IRQHandler+0x26>
        EXTI->PR = (1 << 3);
 80002aa:	4b04      	ldr	r3, [pc, #16]	; (80002bc <EXTI3_IRQHandler+0x48>)
 80002ac:	2208      	movs	r2, #8
 80002ae:	615a      	str	r2, [r3, #20]
    }
}
 80002b0:	bf00      	nop
 80002b2:	370c      	adds	r7, #12
 80002b4:	46bd      	mov	sp, r7
 80002b6:	bc80      	pop	{r7}
 80002b8:	4770      	bx	lr
 80002ba:	bf00      	nop
 80002bc:	40013c00 	.word	0x40013c00
 80002c0:	2000001c 	.word	0x2000001c

080002c4 <main>:
int main(void)
{
 80002c4:	b580      	push	{r7, lr}
 80002c6:	b082      	sub	sp, #8
 80002c8:	af00      	add	r7, sp, #0
	uint16_t xcount=0;
 80002ca:	2300      	movs	r3, #0
 80002cc:	80fb      	strh	r3, [r7, #6]

    RCC->AHB1ENR |= (3 << 1);   // enable B and C ports clocks
 80002ce:	4b58      	ldr	r3, [pc, #352]	; (8000430 <main+0x16c>)
 80002d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80002d2:	4a57      	ldr	r2, [pc, #348]	; (8000430 <main+0x16c>)
 80002d4:	f043 0306 	orr.w	r3, r3, #6
 80002d8:	6313      	str	r3, [r2, #48]	; 0x30

    GPIOB->MODER &=~(3<<26);
 80002da:	4b56      	ldr	r3, [pc, #344]	; (8000434 <main+0x170>)
 80002dc:	681b      	ldr	r3, [r3, #0]
 80002de:	4a55      	ldr	r2, [pc, #340]	; (8000434 <main+0x170>)
 80002e0:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 80002e4:	6013      	str	r3, [r2, #0]
    GPIOB->MODER &=~(3<<28);
 80002e6:	4b53      	ldr	r3, [pc, #332]	; (8000434 <main+0x170>)
 80002e8:	681b      	ldr	r3, [r3, #0]
 80002ea:	4a52      	ldr	r2, [pc, #328]	; (8000434 <main+0x170>)
 80002ec:	f023 5340 	bic.w	r3, r3, #805306368	; 0x30000000
 80002f0:	6013      	str	r3, [r2, #0]
    GPIOB->MODER &=~(3<<30);
 80002f2:	4b50      	ldr	r3, [pc, #320]	; (8000434 <main+0x170>)
 80002f4:	681b      	ldr	r3, [r3, #0]
 80002f6:	4a4f      	ldr	r2, [pc, #316]	; (8000434 <main+0x170>)
 80002f8:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 80002fc:	6013      	str	r3, [r2, #0]
    GPIOC->MODER &=~(1<<12);   // PC6
 80002fe:	4b4e      	ldr	r3, [pc, #312]	; (8000438 <main+0x174>)
 8000300:	681b      	ldr	r3, [r3, #0]
 8000302:	4a4d      	ldr	r2, [pc, #308]	; (8000438 <main+0x174>)
 8000304:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8000308:	6013      	str	r3, [r2, #0]

    GPIOB->MODER |=(1<<26);
 800030a:	4b4a      	ldr	r3, [pc, #296]	; (8000434 <main+0x170>)
 800030c:	681b      	ldr	r3, [r3, #0]
 800030e:	4a49      	ldr	r2, [pc, #292]	; (8000434 <main+0x170>)
 8000310:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8000314:	6013      	str	r3, [r2, #0]
    GPIOB->MODER |=(1<<28);
 8000316:	4b47      	ldr	r3, [pc, #284]	; (8000434 <main+0x170>)
 8000318:	681b      	ldr	r3, [r3, #0]
 800031a:	4a46      	ldr	r2, [pc, #280]	; (8000434 <main+0x170>)
 800031c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000320:	6013      	str	r3, [r2, #0]
    GPIOB->MODER |=(1<<30);
 8000322:	4b44      	ldr	r3, [pc, #272]	; (8000434 <main+0x170>)
 8000324:	681b      	ldr	r3, [r3, #0]
 8000326:	4a43      	ldr	r2, [pc, #268]	; (8000434 <main+0x170>)
 8000328:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800032c:	6013      	str	r3, [r2, #0]
    GPIOC->MODER |=(1<<12);   // make PC6
 800032e:	4b42      	ldr	r3, [pc, #264]	; (8000438 <main+0x174>)
 8000330:	681b      	ldr	r3, [r3, #0]
 8000332:	4a41      	ldr	r2, [pc, #260]	; (8000438 <main+0x174>)
 8000334:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000338:	6013      	str	r3, [r2, #0]


    GPIOB->MODER &= ~(3<<6);  // Interrupt pin has to be in INPUT mode
 800033a:	4b3e      	ldr	r3, [pc, #248]	; (8000434 <main+0x170>)
 800033c:	681b      	ldr	r3, [r3, #0]
 800033e:	4a3d      	ldr	r2, [pc, #244]	; (8000434 <main+0x170>)
 8000340:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8000344:	6013      	str	r3, [r2, #0]


    RCC->APB2ENR |= (1 << 14);
 8000346:	4b3a      	ldr	r3, [pc, #232]	; (8000430 <main+0x16c>)
 8000348:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800034a:	4a39      	ldr	r2, [pc, #228]	; (8000430 <main+0x16c>)
 800034c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000350:	6453      	str	r3, [r2, #68]	; 0x44

    SYSCFG->EXTICR[0] |= (1<<12);
 8000352:	4b3a      	ldr	r3, [pc, #232]	; (800043c <main+0x178>)
 8000354:	689b      	ldr	r3, [r3, #8]
 8000356:	4a39      	ldr	r2, [pc, #228]	; (800043c <main+0x178>)
 8000358:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800035c:	6093      	str	r3, [r2, #8]

    EXTI->RTSR |= (1<<3);
 800035e:	4b38      	ldr	r3, [pc, #224]	; (8000440 <main+0x17c>)
 8000360:	689b      	ldr	r3, [r3, #8]
 8000362:	4a37      	ldr	r2, [pc, #220]	; (8000440 <main+0x17c>)
 8000364:	f043 0308 	orr.w	r3, r3, #8
 8000368:	6093      	str	r3, [r2, #8]

    EXTI->IMR |= (1<<3);
 800036a:	4b35      	ldr	r3, [pc, #212]	; (8000440 <main+0x17c>)
 800036c:	681b      	ldr	r3, [r3, #0]
 800036e:	4a34      	ldr	r2, [pc, #208]	; (8000440 <main+0x17c>)
 8000370:	f043 0308 	orr.w	r3, r3, #8
 8000374:	6013      	str	r3, [r2, #0]

    NVIC_SetPriority(EXTI3_IRQn, 1);
 8000376:	2101      	movs	r1, #1
 8000378:	2009      	movs	r0, #9
 800037a:	f7ff ff51 	bl	8000220 <__NVIC_SetPriority>

    NVIC_EnableIRQ(EXTI3_IRQn);
 800037e:	2009      	movs	r0, #9
 8000380:	f7ff ff32 	bl	80001e8 <__NVIC_EnableIRQ>

// =================================

    while(1)
    {
       if (xcount != count)  // if both are not same, then it means count has changed
 8000384:	4b2f      	ldr	r3, [pc, #188]	; (8000444 <main+0x180>)
 8000386:	881b      	ldrh	r3, [r3, #0]
 8000388:	88fa      	ldrh	r2, [r7, #6]
 800038a:	429a      	cmp	r2, r3
 800038c:	d0fa      	beq.n	8000384 <main+0xc0>
       {
    	 if (count & 1)   // check LSB of count
 800038e:	4b2d      	ldr	r3, [pc, #180]	; (8000444 <main+0x180>)
 8000390:	881b      	ldrh	r3, [r3, #0]
 8000392:	f003 0301 	and.w	r3, r3, #1
 8000396:	2b00      	cmp	r3, #0
 8000398:	d006      	beq.n	80003a8 <main+0xe4>
    	   GPIOC->ODR &= ~(1<<6);    // clear PC6 so LED will glow
 800039a:	4b27      	ldr	r3, [pc, #156]	; (8000438 <main+0x174>)
 800039c:	695b      	ldr	r3, [r3, #20]
 800039e:	4a26      	ldr	r2, [pc, #152]	; (8000438 <main+0x174>)
 80003a0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80003a4:	6153      	str	r3, [r2, #20]
 80003a6:	e005      	b.n	80003b4 <main+0xf0>
    	 else
    	   GPIOC->ODR |= (1<<6);   // set so LED will not glow
 80003a8:	4b23      	ldr	r3, [pc, #140]	; (8000438 <main+0x174>)
 80003aa:	695b      	ldr	r3, [r3, #20]
 80003ac:	4a22      	ldr	r2, [pc, #136]	; (8000438 <main+0x174>)
 80003ae:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80003b2:	6153      	str	r3, [r2, #20]

    	 if (count & 2)  // next bit
 80003b4:	4b23      	ldr	r3, [pc, #140]	; (8000444 <main+0x180>)
 80003b6:	881b      	ldrh	r3, [r3, #0]
 80003b8:	f003 0302 	and.w	r3, r3, #2
 80003bc:	2b00      	cmp	r3, #0
 80003be:	d006      	beq.n	80003ce <main+0x10a>
           GPIOB->ODR &= ~(1<<13);    // PB13 (LED2) ON
 80003c0:	4b1c      	ldr	r3, [pc, #112]	; (8000434 <main+0x170>)
 80003c2:	695b      	ldr	r3, [r3, #20]
 80003c4:	4a1b      	ldr	r2, [pc, #108]	; (8000434 <main+0x170>)
 80003c6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80003ca:	6153      	str	r3, [r2, #20]
 80003cc:	e005      	b.n	80003da <main+0x116>
    	 else
    	  GPIOB->ODR |= (1<<13);
 80003ce:	4b19      	ldr	r3, [pc, #100]	; (8000434 <main+0x170>)
 80003d0:	695b      	ldr	r3, [r3, #20]
 80003d2:	4a18      	ldr	r2, [pc, #96]	; (8000434 <main+0x170>)
 80003d4:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80003d8:	6153      	str	r3, [r2, #20]

    	 if (count & 4)  // next bit
 80003da:	4b1a      	ldr	r3, [pc, #104]	; (8000444 <main+0x180>)
 80003dc:	881b      	ldrh	r3, [r3, #0]
 80003de:	f003 0304 	and.w	r3, r3, #4
 80003e2:	2b00      	cmp	r3, #0
 80003e4:	d006      	beq.n	80003f4 <main+0x130>
           GPIOB->ODR &= ~(1<<14);    // PB14 (LED3) ON
 80003e6:	4b13      	ldr	r3, [pc, #76]	; (8000434 <main+0x170>)
 80003e8:	695b      	ldr	r3, [r3, #20]
 80003ea:	4a12      	ldr	r2, [pc, #72]	; (8000434 <main+0x170>)
 80003ec:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80003f0:	6153      	str	r3, [r2, #20]
 80003f2:	e005      	b.n	8000400 <main+0x13c>
    	 else
    	  GPIOB->ODR |= (1<<14);
 80003f4:	4b0f      	ldr	r3, [pc, #60]	; (8000434 <main+0x170>)
 80003f6:	695b      	ldr	r3, [r3, #20]
 80003f8:	4a0e      	ldr	r2, [pc, #56]	; (8000434 <main+0x170>)
 80003fa:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80003fe:	6153      	str	r3, [r2, #20]

    	 if (count & 8)  // next bit
 8000400:	4b10      	ldr	r3, [pc, #64]	; (8000444 <main+0x180>)
 8000402:	881b      	ldrh	r3, [r3, #0]
 8000404:	f003 0308 	and.w	r3, r3, #8
 8000408:	2b00      	cmp	r3, #0
 800040a:	d006      	beq.n	800041a <main+0x156>
           GPIOB->ODR &= ~(1<<15);    // PB15 (LED3) ON
 800040c:	4b09      	ldr	r3, [pc, #36]	; (8000434 <main+0x170>)
 800040e:	695b      	ldr	r3, [r3, #20]
 8000410:	4a08      	ldr	r2, [pc, #32]	; (8000434 <main+0x170>)
 8000412:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8000416:	6153      	str	r3, [r2, #20]
 8000418:	e005      	b.n	8000426 <main+0x162>
    	 else
    	  GPIOB->ODR |= (1<<15);
 800041a:	4b06      	ldr	r3, [pc, #24]	; (8000434 <main+0x170>)
 800041c:	695b      	ldr	r3, [r3, #20]
 800041e:	4a05      	ldr	r2, [pc, #20]	; (8000434 <main+0x170>)
 8000420:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000424:	6153      	str	r3, [r2, #20]
         xcount = count;
 8000426:	4b07      	ldr	r3, [pc, #28]	; (8000444 <main+0x180>)
 8000428:	881b      	ldrh	r3, [r3, #0]
 800042a:	80fb      	strh	r3, [r7, #6]
       if (xcount != count)  // if both are not same, then it means count has changed
 800042c:	e7aa      	b.n	8000384 <main+0xc0>
 800042e:	bf00      	nop
 8000430:	40023800 	.word	0x40023800
 8000434:	40020400 	.word	0x40020400
 8000438:	40020800 	.word	0x40020800
 800043c:	40013800 	.word	0x40013800
 8000440:	40013c00 	.word	0x40013c00
 8000444:	2000001c 	.word	0x2000001c

08000448 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000448:	480d      	ldr	r0, [pc, #52]	; (8000480 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800044a:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 800044c:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000450:	480c      	ldr	r0, [pc, #48]	; (8000484 <LoopForever+0x6>)
  ldr r1, =_edata
 8000452:	490d      	ldr	r1, [pc, #52]	; (8000488 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000454:	4a0d      	ldr	r2, [pc, #52]	; (800048c <LoopForever+0xe>)
  movs r3, #0
 8000456:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000458:	e002      	b.n	8000460 <LoopCopyDataInit>

0800045a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800045a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800045c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800045e:	3304      	adds	r3, #4

08000460 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000460:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000462:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000464:	d3f9      	bcc.n	800045a <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000466:	4a0a      	ldr	r2, [pc, #40]	; (8000490 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000468:	4c0a      	ldr	r4, [pc, #40]	; (8000494 <LoopForever+0x16>)
  movs r3, #0
 800046a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800046c:	e001      	b.n	8000472 <LoopFillZerobss>

0800046e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800046e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000470:	3204      	adds	r2, #4

08000472 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000472:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000474:	d3fb      	bcc.n	800046e <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000476:	f000 f811 	bl	800049c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800047a:	f7ff ff23 	bl	80002c4 <main>

0800047e <LoopForever>:

LoopForever:
    b LoopForever
 800047e:	e7fe      	b.n	800047e <LoopForever>
  ldr   r0, =_estack
 8000480:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000484:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000488:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 800048c:	08000504 	.word	0x08000504
  ldr r2, =_sbss
 8000490:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 8000494:	20000020 	.word	0x20000020

08000498 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000498:	e7fe      	b.n	8000498 <ADC_IRQHandler>
	...

0800049c <__libc_init_array>:
 800049c:	b570      	push	{r4, r5, r6, lr}
 800049e:	4d0d      	ldr	r5, [pc, #52]	; (80004d4 <__libc_init_array+0x38>)
 80004a0:	4c0d      	ldr	r4, [pc, #52]	; (80004d8 <__libc_init_array+0x3c>)
 80004a2:	1b64      	subs	r4, r4, r5
 80004a4:	10a4      	asrs	r4, r4, #2
 80004a6:	2600      	movs	r6, #0
 80004a8:	42a6      	cmp	r6, r4
 80004aa:	d109      	bne.n	80004c0 <__libc_init_array+0x24>
 80004ac:	4d0b      	ldr	r5, [pc, #44]	; (80004dc <__libc_init_array+0x40>)
 80004ae:	4c0c      	ldr	r4, [pc, #48]	; (80004e0 <__libc_init_array+0x44>)
 80004b0:	f000 f818 	bl	80004e4 <_init>
 80004b4:	1b64      	subs	r4, r4, r5
 80004b6:	10a4      	asrs	r4, r4, #2
 80004b8:	2600      	movs	r6, #0
 80004ba:	42a6      	cmp	r6, r4
 80004bc:	d105      	bne.n	80004ca <__libc_init_array+0x2e>
 80004be:	bd70      	pop	{r4, r5, r6, pc}
 80004c0:	f855 3b04 	ldr.w	r3, [r5], #4
 80004c4:	4798      	blx	r3
 80004c6:	3601      	adds	r6, #1
 80004c8:	e7ee      	b.n	80004a8 <__libc_init_array+0xc>
 80004ca:	f855 3b04 	ldr.w	r3, [r5], #4
 80004ce:	4798      	blx	r3
 80004d0:	3601      	adds	r6, #1
 80004d2:	e7f2      	b.n	80004ba <__libc_init_array+0x1e>
 80004d4:	080004fc 	.word	0x080004fc
 80004d8:	080004fc 	.word	0x080004fc
 80004dc:	080004fc 	.word	0x080004fc
 80004e0:	08000500 	.word	0x08000500

080004e4 <_init>:
 80004e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80004e6:	bf00      	nop
 80004e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80004ea:	bc08      	pop	{r3}
 80004ec:	469e      	mov	lr, r3
 80004ee:	4770      	bx	lr

080004f0 <_fini>:
 80004f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80004f2:	bf00      	nop
 80004f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80004f6:	bc08      	pop	{r3}
 80004f8:	469e      	mov	lr, r3
 80004fa:	4770      	bx	lr
