{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1714410594215 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714410594233 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 29 12:09:54 2024 " "Processing started: Mon Apr 29 12:09:54 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1714410594233 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714410594233 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off AU8 -c AU8 " "Command: quartus_map --read_settings_files=on --write_settings_files=off AU8 -c AU8" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714410594233 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1714410595251 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1714410595251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "au8.v 1 1 " "Found 1 design units, including 1 entities, in source file au8.v" { { "Info" "ISGN_ENTITY_NAME" "1 AU8 " "Found entity 1: AU8" {  } { { "AU8.v" "" { Text "D:/MyCSE2441Labs/Term_Project/AU/AU8.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714410604806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714410604806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ripplecarryadderstructural.v 1 1 " "Found 1 design units, including 1 entities, in source file ripplecarryadderstructural.v" { { "Info" "ISGN_ENTITY_NAME" "1 RippleCarryAdderStructural " "Found entity 1: RippleCarryAdderStructural" {  } { { "RippleCarryAdderStructural.v" "" { Text "D:/MyCSE2441Labs/Term_Project/AU/RippleCarryAdderStructural.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714410604806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714410604806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fabehav.v 1 1 " "Found 1 design units, including 1 entities, in source file fabehav.v" { { "Info" "ISGN_ENTITY_NAME" "1 FAbehav " "Found entity 1: FAbehav" {  } { { "FAbehav.v" "" { Text "D:/MyCSE2441Labs/Term_Project/AU/FAbehav.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714410604806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714410604806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbitregister.v 1 1 " "Found 1 design units, including 1 entities, in source file nbitregister.v" { { "Info" "ISGN_ENTITY_NAME" "1 NBitRegister " "Found entity 1: NBitRegister" {  } { { "NBitRegister.v" "" { Text "D:/MyCSE2441Labs/Term_Project/AU/NBitRegister.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714410604806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714410604806 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "HEX1 AU8.v(63) " "Verilog HDL Implicit Net warning at AU8.v(63): created implicit net for \"HEX1\"" {  } { { "AU8.v" "" { Text "D:/MyCSE2441Labs/Term_Project/AU/AU8.v" 63 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714410604822 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "HEX0 AU8.v(69) " "Verilog HDL Implicit Net warning at AU8.v(69): created implicit net for \"HEX0\"" {  } { { "AU8.v" "" { Text "D:/MyCSE2441Labs/Term_Project/AU/AU8.v" 69 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714410604822 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "CCout AU8.v(38) " "Verilog HDL error at AU8.v(38): object \"CCout\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "AU8.v" "" { Text "D:/MyCSE2441Labs/Term_Project/AU/AU8.v" 38 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1714410604822 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "CCout AU8.v(39) " "Verilog HDL error at AU8.v(39): object \"CCout\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "AU8.v" "" { Text "D:/MyCSE2441Labs/Term_Project/AU/AU8.v" 39 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1714410604822 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "CCout AU8.v(40) " "Verilog HDL error at AU8.v(40): object \"CCout\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "AU8.v" "" { Text "D:/MyCSE2441Labs/Term_Project/AU/AU8.v" 40 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1714410604822 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "CCout AU8.v(41) " "Verilog HDL error at AU8.v(41): object \"CCout\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "AU8.v" "" { Text "D:/MyCSE2441Labs/Term_Project/AU/AU8.v" 41 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1714410604822 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4706 " "Peak virtual memory: 4706 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1714410605482 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Apr 29 12:10:05 2024 " "Processing ended: Mon Apr 29 12:10:05 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1714410605482 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1714410605482 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1714410605482 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1714410605482 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 6 s 3 s " "Quartus Prime Full Compilation was unsuccessful. 6 errors, 3 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1714410606408 ""}
