###############################################################
#  Generated by:      Cadence Innovus 17.12-s095_1
#  OS:                Linux x86_64(Host ID eecad34.eas.asu.edu)
#  Generated on:      Wed Nov 22 16:35:20 2023
#  Design:            GCN
#  Command:           report_ccopt_clock_trees -filename ./cts/clock_trees.rpt
###############################################################

Clock DAG stats:
================

------------------------------------------------------------
Cell type                     Count    Area      Capacitance
------------------------------------------------------------
Buffers                        75      98.677      29.342
Inverters                       0       0.000       0.000
Integrated Clock Gates          0       0.000       0.000
Non-Integrated Clock Gates      0       0.000       0.000
Clock Logic                     0       0.000       0.000
All                            75      98.677      29.342
------------------------------------------------------------


Clock DAG wire lengths:
=======================

--------------------
Type     Wire Length
--------------------
Top          0.000
Trunk     1673.120
Leaf      4484.124
Total     6157.244
--------------------


Clock DAG capacitances:
=======================

--------------------------------------
Type     Gate       Wire       Total
--------------------------------------
Top        0.000      0.000      0.000
Trunk     29.342     39.959     69.301
Leaf     359.741    116.314    476.055
Total    389.083    156.273    545.356
--------------------------------------


Clock DAG sink capacitances:
============================

----------------------------------------------------------
Count    Total      Average    Std. Dev.    Min      Max
----------------------------------------------------------
1094     359.741     0.329       0.000      0.329    0.330
----------------------------------------------------------


Clock DAG net violations:
=========================

None


Clock DAG primary half-corner transition distribution:
======================================================

----------------------------------------------------------------------------------------------------------------
Net Type    Target    Count    Average    Std. Dev.    Min     Max     Distribution                  Over Target
----------------------------------------------------------------------------------------------------------------
Trunk       100.0       7       24.7         9.9        7.3    35.2    {2 <= 20.0ps, 5 <= 40.0ps}         -
Leaf        100.0      69       32.6         1.7       29.4    38.2    {69 <= 40.0ps}                     -
----------------------------------------------------------------------------------------------------------------


Clock DAG library cell distribution:
====================================

----------------------------------------------------
Name                   Type      Inst     Inst Area 
                                 Count    (um^2)
----------------------------------------------------
BUFx12f_ASAP7_75t_R    buffer      3        12.597
BUFx6f_ASAP7_75t_R     buffer      1         2.333
BUFx5_ASAP7_75t_R      buffer      1         1.866
BUFx3_ASAP7_75t_R      buffer      1         1.400
BUFx2_ASAP7_75t_R      buffer     69        80.482
----------------------------------------------------



Please note that the following tables reflect only the defined clock trees, so the flop counts might not include all flops in your design.

Clock Tree Summary:
===================

------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Clock Tree  # Posedge  # Negedge  # RAM  # Enable  # Non enable  # Other  # Clock  # Bufs  # Invs  # Other  # Implicit  Max       Max     Max      Max          Standard   Wire     Gate     Clock Tree Root
Name        Flops      Flops      Clock  Latch     Latch         Sinks    Gates                    Clock    ignore/     Non-leaf  Leaf    Length   Source-sink  cell area  cap      cap      
                                  Pins   Sinks     Sinks                                           Cells    stop pins   Fanout    Fanout  (um)     Resistance   (um^2)     (fF)     (fF)     
                                                                                                                                                   (Ohms)                                    
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clk           1094         0        0       0           0           0        0       75      0        0         0          16       16    220.464    32135.2     98.677    156.273  389.083  clk
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Summary across all clock trees :
================================

--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
# Posedge  # Negedge  # RAM  # Enable  # Non enable  # Other  # Clock  # Bufs  # Invs  # Other  # Implicit  Max       Average   Max     Average  Max      Max          Standard   Wire     Gate
Flops      Flops      Clock  Latch     Latch         Sinks    Gates                    Clock    ignore/     Non-leaf  Non-leaf  Leaf    Leaf     Length   Source-sink  cell area  cap      cap
                      Pins   Sinks     Sinks                                           Cells    stop pins   Fanout    Fanout    Fanout  Fanout   (um)     Resistance   (um^2)     (fF)     (fF)
                                                                                                                                                          (Ohms)                           
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  1094         0        0       0           0           0        0       75      0        0         0          16     10.7143     16    15.8551  220.464   3213.518     98.677    156.273  389.083
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Physical metrics across all clock trees
=======================================

------------------------------------------------------------------------
Metric                               Minimum  Average  Maximum   Std.dev
------------------------------------------------------------------------
Source-sink routed net length (um)    17.496   38.759   220.464   34.525
Source-sink manhattan distance (um)   17.712   36.933   217.368   34.267
Source-sink resistance (Ohm)         310.130  645.715  3213.518  483.975
------------------------------------------------------------------------

Count of violations across all clock trees:
===========================================

---------------------------------------------------------------------------------------
Clock Tree  # Max capacitance  # Max resistance  # Max length  # Max fanout  # Slew
Name        violations         violations        violations    violations    violations
---------------------------------------------------------------------------------------
clk                 0                 0               0             0            0
---------------------------------------------------------------------------------------
Total               0                 0               0             0            0
---------------------------------------------------------------------------------------

Note the above table per clock tree is based on CCOpt clock tree view. The violations are counted across half corners.

Found a total of 0 clock tree pins with max capacitance violations.
Found a total of 0 clock tree nets with max resistance violations.
Found a total of 0 clock tree nets with max length violations.
Found a total of 0 clock tree nets with max fanout violations.
Found a total of 0 clock tree pins with a slew violation.

Report for clock tree: clk
==========================

Clock Tree Gating Structure (Logical):

# Full cycle clock gates   : 0
Minimum clock gating depth : 0
Maximum clock gating depth : 0
Clock gate area (um^2)     : 0.000

Clock Tree Buffering Structure (Logical):

# Buffers             : 75
# Inverters           :  0
  Total               : 75
Minimum depth         :  3
Maximum depth         :  3
Buffering area (um^2) : 98.677

Clock Tree Level Structure (Logical):

---------------------------------------------------------------------------
Level  # Full  # Posedge  # Negedge  # RAM  # Enable  # Non enable  # Other
       Cycle   Flops      Flops      Clock  Latch     Latch         Sinks
                                     Pins   Sinks     Sinks         
---------------------------------------------------------------------------
root     0       1094         0        0       0           0           0
---------------------------------------------------------------------------
Total    0       1094         0        0       0           0           0
---------------------------------------------------------------------------

Target and measured clock slews (in ps):

---------------------------------------------------------------------------------------------------------------------------------------
Timing Corner                 Worst Rising  Worst Falling  Worst Rising  Worst Falling  Leaf Slew    Leaf Slew  Trunk Slew   Trunk Slew
                              Leaf Slew     Leaf Slew      Trunk Slew    Trunk Slew     Target Type  Target     Target Type  Target
---------------------------------------------------------------------------------------------------------------------------------------
delayCorner_fast:hold.early       33.4          26.9           32.4          31.8       ignored          -      ignored          -
delayCorner_fast:hold.late        38.2          30.8           35.2          34.5       ignored          -      ignored          -
delayCorner_slow:setup.early      33.4          26.9           32.4          31.8       ignored          -      ignored          -
delayCorner_slow:setup.late       38.2          30.8           35.2          34.5       explicit      100.0     explicit      100.0
---------------------------------------------------------------------------------------------------------------------------------------

* - indicates that target was not met.

auto extracted - target was extracted from SDC.
auto computed - target was computed when balancing trees.

