<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE reference
  PUBLIC "-//OASIS//DTD DITA Reference//EN" "reference.dtd">
<reference xmlns:ditaarch="http://dita.oasis-open.org/architecture/2005/" class="- topic/topic       reference/reference " ditaarch:DITAArchVersion="1.2" id="lau1442502572526" xml:lang="en-us">
  
  <title class="- topic/title ">MVFR1_EL1, Media and VFP Feature Register 1, EL1</title>
  <shortdesc class="- topic/shortdesc ">The MVFR1_EL1 describes the features provided by the AArch64 Advanced
    SIMD and floating-point implementation.</shortdesc>
  <prolog class="- topic/prolog ">
    <permissions class="- topic/permissions " view="nonconfidential"/>
  </prolog>
  <refbody class="- topic/body        reference/refbody ">
    <section class="- topic/section ">
      <title class="- topic/title ">Bit field descriptions</title>
        <p class="- topic/p ">MVFR1_EL1 is a 32-bit register.</p>
      <fig class="- topic/fig ">
        <title class="- topic/title ">MVFR1_EL1 bit assignments</title>
        <image class="- topic/image " href="lau1442503610062.svg" placement="inline">
          <alt class="- topic/alt ">MVFR1_EL1 bit assignments</alt>
        </image>
      </fig>
      
      
      <dl class="- topic/dl ">
        <dlentry class="- topic/dlentry ">
          <dt class="- topic/dt ">SIMDFMAC, [31:28]</dt>
          <dd class="- topic/dd ">
            <p class="- topic/p ">Indicates whether the Advanced SIMD and floating-point unit supports
              fused multiply accumulate operations:</p>
            <dl class="- topic/dl " compact="yes" outputclass="termwidthpc8">
              <dlentry class="- topic/dlentry ">
                <dt class="- topic/dt "><codeph class="+ topic/ph pr-d/codeph ">1</codeph></dt>
                <dd class="- topic/dd ">Implemented.</dd>
              </dlentry>
            </dl>
          </dd>
        </dlentry>
        <dlentry class="- topic/dlentry ">
          <dt class="- topic/dt ">FPHP, [27:24]</dt>
          <dd class="- topic/dd ">
            <p class="- topic/p ">Indicates whether the Advanced SIMD and floating-point unit supports
              half-precision floating-point conversion instructions:</p>
            <dl class="- topic/dl " compact="yes" outputclass="termwidthpc8">
              <dlentry class="- topic/dlentry ">
                <dt class="- topic/dt "><codeph class="+ topic/ph pr-d/codeph ">3</codeph></dt>
                <dd class="- topic/dd ">Floating-point half precision conversion and data processing
                  instructions implemented.</dd>
              </dlentry>
            </dl>
          </dd>
        </dlentry>
        <dlentry class="- topic/dlentry ">
          <dt class="- topic/dt ">SIMDHP, [23:20]</dt>
          <dd class="- topic/dd ">
            <p class="- topic/p ">Indicates whether the Advanced SIMD and floating-point unit supports
              half-precision floating-point conversion operations:</p>
            <dl class="- topic/dl " compact="yes" outputclass="termwidthpc8">
              <dlentry class="- topic/dlentry ">
                <dt class="- topic/dt "><codeph class="+ topic/ph pr-d/codeph ">2</codeph></dt>
                <dd class="- topic/dd ">Advanced SIMD half precision conversion and data processing
                  instructions implemented.</dd>
              </dlentry>
            </dl>
          </dd>
        </dlentry>
        <dlentry class="- topic/dlentry ">
          <dt class="- topic/dt ">SIMDSP, [19:16]</dt>
          <dd class="- topic/dd ">
            <p class="- topic/p ">Indicates whether the Advanced SIMD and floating-point unit supports
              single-precision floating-point operations:</p>
            <dl class="- topic/dl " compact="yes" outputclass="termwidthpc8">
              <dlentry class="- topic/dlentry ">
                <dt class="- topic/dt "><codeph class="+ topic/ph pr-d/codeph ">1</codeph></dt>
                <dd class="- topic/dd ">Implemented.</dd>
              </dlentry>
            </dl>
          </dd>
        </dlentry>
        <dlentry class="- topic/dlentry ">
          <dt class="- topic/dt ">SIMDInt, [15:12]</dt>
          <dd class="- topic/dd ">
            <p class="- topic/p ">Indicates whether the Advanced SIMD and floating-point unit supports
              integer operations:</p>
            <dl class="- topic/dl " compact="yes" outputclass="termwidthpc8">
              <dlentry class="- topic/dlentry ">
                <dt class="- topic/dt "><codeph class="+ topic/ph pr-d/codeph ">1</codeph></dt>
                <dd class="- topic/dd ">Implemented.</dd>
              </dlentry>
            </dl>
          </dd>
        </dlentry>
        <dlentry class="- topic/dlentry ">
          <dt class="- topic/dt ">SIMDLS, [11:8]</dt>
          <dd class="- topic/dd ">
            <p class="- topic/p ">Indicates whether the Advanced SIMD and floating-point unit supports
              load/store instructions:</p>
            <dl class="- topic/dl " compact="yes" outputclass="termwidthpc8">
              <dlentry class="- topic/dlentry ">
                <dt class="- topic/dt "><codeph class="+ topic/ph pr-d/codeph ">1</codeph></dt>
                <dd class="- topic/dd ">Implemented.</dd>
              </dlentry>
            </dl>
          </dd>
        </dlentry>
        <dlentry class="- topic/dlentry ">
          <dt class="- topic/dt ">FPDNaN, [7:4]</dt>
          <dd class="- topic/dd ">
            <p class="- topic/p ">Indicates whether the floating-point hardware implementation supports
              only the Default NaN mode:</p>
            <dl class="- topic/dl " compact="yes" outputclass="termwidthpc8">
              <dlentry class="- topic/dlentry ">
                <dt class="- topic/dt "><codeph class="+ topic/ph pr-d/codeph ">1</codeph></dt>
                <dd class="- topic/dd ">Hardware supports propagation of NaN values.</dd>
              </dlentry>
            </dl>
          </dd>
        </dlentry>
        <dlentry class="- topic/dlentry ">
          <dt class="- topic/dt ">FPFtZ, [3:0]</dt>
          <dd class="- topic/dd ">
            <p class="- topic/p ">Indicates whether the floating-point hardware implementation
              supports only the Flush-to-zero mode of operation:</p>
            <dl class="- topic/dl " compact="yes" outputclass="termwidthpc8">
              <dlentry class="- topic/dlentry ">
                <dt class="- topic/dt "><codeph class="+ topic/ph pr-d/codeph ">1</codeph></dt>
                <dd class="- topic/dd ">Hardware supports full denormalized number arithmetic.</dd>
              </dlentry>
            </dl>
          </dd>
        </dlentry>
      </dl>
      <dl class="- topic/dl ">
        <dlentry class="- topic/dlentry ">
          <dt class="- topic/dt ">Configurations</dt>
          
          <dd class="- topic/dd ">There are no
            configuration notes.</dd>
        </dlentry>
      </dl>
    </section>
    <section class="- topic/section ">
      <title class="- topic/title ">Usage constraints</title>
      <dl class="- topic/dl ">
        <dlentry class="- topic/dlentry ">
          <dt class="- topic/dt ">Accessing the MVFR1_EL1</dt>
          <dd class="- topic/dd ">
            <p class="- topic/p ">To access the MVFR1_EL1:</p>
            <codeblock class="+ topic/pre pr-d/codeblock " xml:space="preserve">MRS &lt;Xt&gt;, MVFR1_EL1 ; Read MVFR1_EL1 into Xt</codeblock>
          </dd>
        </dlentry>
      </dl>
      <p class="- topic/p ">Register access is encoded as follows:</p>
      <table class="- topic/table " colsep="0" frame="topbot" rowsep="0">
        <title class="- topic/title ">MVFR1_EL1 access encoding</title>
        <tgroup class="- topic/tgroup " cols="5" colsep="0" rowsep="0">
          <colspec class="- topic/colspec " colname="col1" colnum="1" colsep="0"/>
          <colspec class="- topic/colspec " colname="col2" colnum="2" colsep="0"/>
          <colspec class="- topic/colspec " colname="col3" colnum="3" colsep="0"/>
          <colspec class="- topic/colspec " colname="col4" colnum="4" colsep="0"/>
          <colspec class="- topic/colspec " colname="col5" colnum="5" colsep="0"/>
          <thead class="- topic/thead ">
            <row class="- topic/row " rowsep="1">
              <entry class="- topic/entry " colname="col1">op0</entry>
              <entry class="- topic/entry " colname="col2">op1</entry>
              <entry class="- topic/entry " colname="col3">CRn</entry>
              <entry class="- topic/entry " colname="col4">CRm</entry>
              <entry class="- topic/entry " colname="col5">op2</entry>
            </row>
          </thead>
          <tbody class="- topic/tbody ">
            <row class="- topic/row " rowsep="0">
              <entry class="- topic/entry " colname="col1">11</entry>
              <entry class="- topic/entry " colname="col2">000</entry>
              <entry class="- topic/entry " colname="col3">0000</entry>
              <entry class="- topic/entry " colname="col4">0011</entry>
              <entry class="- topic/entry " colname="col5">001</entry>
            </row>
          </tbody>
        </tgroup>
      </table>
      <dl class="- topic/dl ">
        <dlentry class="- topic/dlentry ">
          <dt class="- topic/dt ">Accessibility</dt>
          <dd class="- topic/dd ">This register is accessible as follows:</dd>
        </dlentry>
      </dl>
      <table class="- topic/table " colsep="0" frame="topbot" rowsep="0">
        <tgroup class="- topic/tgroup " cols="6" colsep="0" rowsep="0">
          <colspec class="- topic/colspec " colname="col1" colnum="1" colsep="0"/>
          <colspec class="- topic/colspec " colname="col2" colnum="2" colsep="0"/>
          <colspec class="- topic/colspec " colname="col3" colnum="3" colsep="0"/>
          <colspec class="- topic/colspec " colname="col4" colnum="4" colsep="0"/>
          <colspec class="- topic/colspec " colname="col5" colnum="5" colsep="0"/>
          <colspec class="- topic/colspec " colname="col6" colnum="6" colsep="0"/>
          <thead class="- topic/thead ">
            <row class="- topic/row " rowsep="1">
              <entry class="- topic/entry " colname="col1">EL0</entry>
              <entry class="- topic/entry " colname="col2">EL1(NS)</entry>
              <entry class="- topic/entry " colname="col3">EL1(S)</entry>
              <entry class="- topic/entry " colname="col4">EL2</entry>
              <entry class="- topic/entry " colname="col5">EL3 (SCR.NS = 1)</entry>
              <entry class="- topic/entry " colname="col6">EL3(SCR.NS = 0)</entry>
            </row>
          </thead>
          <tbody class="- topic/tbody ">
            <row class="- topic/row " rowsep="0">
              <entry class="- topic/entry " colname="col1">-</entry>
              <entry class="- topic/entry " colname="col2">RO</entry>
              <entry class="- topic/entry " colname="col3">RO</entry>
              <entry class="- topic/entry " colname="col4">RO</entry>
              <entry class="- topic/entry " colname="col5">RO</entry>
              <entry class="- topic/entry " colname="col6">RO</entry>
            </row>
          </tbody>
        </tgroup>
      </table>
    </section>
  </refbody>
</reference>