// Seed: 314653696
module module_0 (
    output logic id_0,
    output id_1,
    input logic id_2,
    input id_3
);
  assign id_0 = 1;
  assign id_1 = id_2;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input id_7;
  inout id_6;
  output id_5;
  input id_4;
  output id_3;
  inout id_2;
  output id_1;
  type_14 id_8 (
      id_7,
      id_6,
      ""
  );
  logic id_9, id_10;
  logic id_11 = 1;
  type_17 id_12 (
      .id_0(id_8),
      .id_1(1),
      .id_2(id_6),
      .id_3(id_7)
  );
  logic id_13;
endmodule
`define pp_8 0
`define pp_9 0
