module mem_wb_reg(
    input clk,
    input reset,

    input [63:0] mem_read_data_in,
    input [63:0] alu_result_in,

    input [4:0] rd_in,

    input RegWrite_in,
    input MemToReg_in,

    output reg [63:0] mem_read_data_out,
    output reg [63:0] alu_result_out,

    output reg [4:0] rd_out,

    output reg RegWrite_out,
    output reg MemToReg_out
);

always @(posedge clk) begin
    if (reset) begin
        mem_read_data_out <= 0;
        alu_result_out <= 0;

        rd_out <= 0;

        RegWrite_out <= 0;
        MemToReg_out <= 0;
    end
    else begin
        mem_read_data_out <= mem_read_data_in;
        alu_result_out <= alu_result_in;

        rd_out <= rd_in;

        RegWrite_out <= RegWrite_in;
        MemToReg_out <= MemToReg_in;
    end
end

endmodule