
===========================================================================
report_checks -unconstrained
===========================================================================
======================= nom_tt_025C_1v80 Corner ===================================

Startpoint: rst_n (input port clocked by clk)
Endpoint: _487_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  2.000000    2.000000 ^ input external delay
     1    0.002892    0.020129    0.010644    2.010644 ^ rst_n (in)
                                                         rst_n (net)
                      0.020129    0.000000    2.010644 ^ input10/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.003846    0.055521    0.080350    2.090994 ^ input10/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net10 (net)
                      0.055521    0.000125    2.091119 ^ fanout31/A (sky130_fd_sc_hd__clkbuf_2)
     6    0.026309    0.147653    0.181073    2.272192 ^ fanout31/X (sky130_fd_sc_hd__clkbuf_2)
                                                         net31 (net)
                      0.147655    0.000455    2.272647 ^ fanout30/A (sky130_fd_sc_hd__clkbuf_2)
    10    0.032331    0.179166    0.234487    2.507134 ^ fanout30/X (sky130_fd_sc_hd__clkbuf_2)
                                                         net30 (net)
                      0.179169    0.001050    2.508184 ^ _314_/B (sky130_fd_sc_hd__and2b_2)
    10    0.043026    0.217141    0.308569    2.816753 ^ _314_/X (sky130_fd_sc_hd__and2b_2)
                                                         _157_ (net)
                      0.217178    0.002808    2.819561 ^ _390_/S (sky130_fd_sc_hd__mux2_1)
     1    0.002389    0.052816    0.339495    3.159056 v _390_/X (sky130_fd_sc_hd__mux2_1)
                                                         _072_ (net)
                      0.052816    0.000071    3.159127 v hold21/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003333    0.056472    0.556049    3.715176 v hold21/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net52 (net)
                      0.056472    0.000112    3.715287 v _487_/D (sky130_fd_sc_hd__dfxtp_1)
                                              3.715287   data arrival time

                                 10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock source latency
     1    0.017855    0.086163    0.059153   10.059153 ^ clk (in)
                                                         clk (net)
                      0.086172    0.000000   10.059153 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.080577    0.097265    0.186255   10.245407 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.097308    0.001914   10.247321 ^ clkbuf_3_6__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    11    0.032418    0.053124    0.155262   10.402584 ^ clkbuf_3_6__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_3_6__leaf_clk (net)
                      0.053127    0.000764   10.403348 ^ _487_/CLK (sky130_fd_sc_hd__dfxtp_1)
                                 -0.250000   10.153348   clock uncertainty
                                  0.000000   10.153348   clock reconvergence pessimism
                                 -0.113666   10.039682   library setup time
                                             10.039682   data required time
---------------------------------------------------------------------------------------------
                                             10.039682   data required time
                                             -3.715287   data arrival time
---------------------------------------------------------------------------------------------
                                              6.324395   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= nom_tt_025C_1v80 Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= nom_tt_025C_1v80 Corner ===================================

max fanout

Pin                                   Limit Fanout  Slack
---------------------------------------------------------
clkbuf_3_2__f_clk/X                      10     12     -2 (VIOLATED)
clkbuf_3_3__f_clk/X                      10     12     -2 (VIOLATED)
clkbuf_3_1__f_clk/X                      10     11        (VIOLATED)
clkbuf_3_5__f_clk/X                      10     11        (VIOLATED)
clkbuf_3_6__f_clk/X                      10     11        (VIOLATED)



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 7 unannotated drivers.
 clkload0/Y
 clkload1/X
 clkload2/X
 clkload3/Y
 clkload4/X
 clkload5/X
 clkload6/Y
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
max fanout violation count 5
max cap violation count 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
Warning: There are 8 unclocked register/latch pins.
  _461_/GATE_N
  _462_/GATE_N
  _463_/GATE_N
  _464_/GATE_N
  _465_/GATE_N
  _466_/GATE_N
  _467_/GATE_N
  _468_/GATE_N
Warning: There are 8 unconstrained endpoints.
  _461_/D
  _462_/D
  _463_/D
  _464_/D
  _465_/D
  _466_/D
  _467_/D
  _468_/D
