<!DOCTYPE html PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<html><head>
<title>reg_bank_64px_struct.vhd</title>
<link rel="Stylesheet" title="hdl2html stylesheet" media="Screen" href="../scripts/hdl2html.css">
<!-- Generated by HDL Designer -->
<!--    at 15:42:27 on 05/31/2020 -->
<script language='javascript'>
function pagesBtn() {
   return '';
}
function panelmenu() {
   return '';
}
</script>
</head>
<body>
<pre>
<span class=C>--* &gt;&lt;(((('&gt; * Puli puli * &gt;&lt;(((('&gt; &#47;&#47; Ƹ̵̡Ӝ̵̨̄Ʒ * swish swish* Ƹ̵̡Ӝ̵̨̄Ʒ Ƹ̵̡Ӝ̵̨̄Ʒ &#47;&#47; (っ◕‿◕)╭∩╮^H^H^Hっ</span>
<span class=K>LIBRARY</span> ieee;<span class=K>USE</span> ieee.std_logic_1164.<span class=K>all</span>;<span class=K>USE</span> ieee.std_logic_arith.<span class=K>all</span>;<span class=K>ENTITY</span> reg_bank_64px <span class=K>IS</span> <span class=K>PORT</span>(clk:<span class=A>IN</span> <span class=T>std_logic</span>;nullify:<span class=A>IN</span> <span class=T>std_logic</span>;zd58ce0c39:<span class=A>IN</span> <span class=T>std_logic_vector</span>(23 <span class=K>DOWNTO</span> 0);rst_n:<span class=A>IN</span> <span class=T>std_logic</span>;write:<span class=A>IN</span> <span class=T>std_logic</span>;x:<span class=A>IN</span> <span class=T>std_logic_vector</span>(7 <span class=K>DOWNTO</span> 0);y:<span class=A>IN</span> <span class=T>std_logic_vector</span>(7 <span class=K>DOWNTO</span> 0);pix_out:<span class=A>OUT</span> <span class=T>std_logic_vector</span>(23 <span class=K>DOWNTO</span> 0));<span class=K>END</span> reg_bank_64px ;<span class=K>LIBRARY</span> ieee;<span class=K>USE</span> ieee.std_logic_1164.<span class=K>all</span>;<span class=K>USE</span> ieee.std_logic_arith.<span class=K>all</span>;<span class=K>LIBRARY</span> new_digiharks_2k18_lib;<span class=K>ARCHITECTURE</span> struct <span class=K>OF</span> reg_bank_64px <span class=K>IS</span> <span class=K>SIGNAL</span> z508ec0017:<span class=T>std_logic</span>;<span class=K>SIGNAL</span> z1934d98a3:<span class=T>std_logic</span>;<span class=K>SIGNAL</span> zb48298c48:<span class=T>std_logic</span>;<span class=K>SIGNAL</span> z9f041aaff:<span class=T>std_logic</span>;<span class=K>SIGNAL</span> zcf058ee7c:<span class=T>std_logic</span>;<span class=K>SIGNAL</span> ze6d31b4ac:<span class=T>std_logic</span>;<span class=K>SIGNAL</span> z1b791bfd5:<span class=T>std_logic</span>;<span class=K>SIGNAL</span> z45a1dff88:<span class=T>std_logic</span>;<span class=K>SIGNAL</span> zc83e54d35:<span class=T>std_logic_vector</span>(2 <span class=K>DOWNTO</span> 0);<span class=K>SIGNAL</span> z22f92b4dd:<span class=T>std_logic</span>;<span class=K>SIGNAL</span> z75dc1577a:<span class=T>std_logic</span>;<span class=K>SIGNAL</span> z833ab3bd5:<span class=T>std_logic</span>;<span class=K>SIGNAL</span> zc57c46db4:<span class=T>std_logic</span>;<span class=K>SIGNAL</span> z1ea89dc0d:<span class=T>std_logic</span>;<span class=K>SIGNAL</span> zcd48e1f4f:<span class=T>std_logic</span>;<span class=K>SIGNAL</span> z36424fa31:<span class=T>std_logic</span>;<span class=K>SIGNAL</span> z0068e7d64:<span class=T>std_logic</span>;<span class=K>SIGNAL</span> zb30429bb4:<span class=T>std_logic</span>;<span class=K>SIGNAL</span> z36
f79a239:<span class=T>std_logic_vector</span>(3 <span class=K>DOWNTO</span> 0);<span class=K>SIGNAL</span> pixd_out:<span class=T>std_logic_vector</span>(23 <span class=K>DOWNTO</span> 0);<span class=K>SIGNAL</span> z564ee05a3:<span class=T>std_logic_vector</span>(23 <span class=K>DOWNTO</span> 0);<span class=K>SIGNAL</span> z0a9315da3:<span class=T>std_logic_vector</span>(23 <span class=K>DOWNTO</span> 0);<span class=K>SIGNAL</span> z6bb6c7052:<span class=T>std_logic_vector</span>(23 <span class=K>DOWNTO</span> 0);<span class=K>SIGNAL</span> z163c5325c:<span class=T>std_logic_vector</span>(23 <span class=K>DOWNTO</span> 0);<span class=K>SIGNAL</span> z84b2eb77e:<span class=T>std_logic_vector</span>(23 <span class=K>DOWNTO</span> 0);<span class=K>SIGNAL</span> zed22165f2:<span class=T>std_logic_vector</span>(23 <span class=K>DOWNTO</span> 0);<span class=K>SIGNAL</span> z90a7dbf30:<span class=T>std_logic_vector</span>(23 <span class=K>DOWNTO</span> 0);<span class=K>SIGNAL</span> zf090fac59:<span class=T>std_logic_vector</span>(7 <span class=K>DOWNTO</span> 0);<span class=K>COMPONENT</span> reg_bank_1col <span class=K>PORT</span>(clk:<span class=A>IN</span> <span class=T>std_logic</span> ;nullify:<span class=A>IN</span> <span class=T>std_logic</span> ;pixd_in:<span class=A>IN</span> <span class=T>std_logic_vector</span>(23 <span class=K>DOWNTO</span> 0);rst_n:<span class=A>IN</span> <span class=T>std_logic</span> ;write:<span class=A>IN</span> <span class=T>std_logic</span> ;y:<span class=A>IN</span> <span class=T>std_logic_vector</span>(7 <span class=K>DOWNTO</span> 0);pixd_out:<span class=A>OUT</span> <span class=T>std_logic_vector</span>(23 <span class=K>DOWNTO</span> 0));<span class=K>END</span> <span class=K>COMPONENT</span>;<span class=K>FOR</span> <span class=K>ALL</span>:reg_bank_1col <span class=K>USE</span> <span class=K>ENTITY</span> new_digiharks_2k18_lib.reg_bank_1col;<span class=K>BEGIN</span> z508ec0017<=write <span class=K>AND</span> z1934d98a3;zb48298c48<=write <span class=K>AND</span> z0068e7d64;z75dc1577a<=write <span class=K>AND</span> zb30429bb4;z833ab3bd5<=write <span class=K>AND</span> z9f041aaff;zc57c46db4<=write <span class=K>AND</span> zcf058ee7c;z1ea89dc0d<=write <span class=K>AND</span> ze6d31b4ac;zcd48e1f4f<=write <span class=K>AND</span> z1b791bfd5;z36424fa
31<=write <span class=K>AND</span> z45a1dff88;z22f92b4dd<='1';zd4351336a:<span class=K>PROCESS</span>(z22f92b4dd, x)<span class=K>BEGIN</span> <span class=K>IF</span>(x(0)=z22f92b4dd)<span class=K>THEN</span> z36f79a239<=<span class=S>"0000"</span>;<span class=K>ELSIF</span>(x(1)=z22f92b4dd)<span class=K>THEN</span> z36f79a239<=<span class=S>"0001"</span>;<span class=K>ELSIF</span>(x(2)=z22f92b4dd)<span class=K>THEN</span> z36f79a239<=<span class=S>"0010"</span>;<span class=K>ELSIF</span>(x(3)=z22f92b4dd)<span class=K>THEN</span> z36f79a239<=<span class=S>"0011"</span>;<span class=K>ELSIF</span>(x(4)=z22f92b4dd)<span class=K>THEN</span> z36f79a239<=<span class=S>"0100"</span>;<span class=K>ELSIF</span>(x(5)=z22f92b4dd)<span class=K>THEN</span> z36f79a239<=<span class=S>"0101"</span>;<span class=K>ELSIF</span>(x(6)=z22f92b4dd)<span class=K>THEN</span> z36f79a239<=<span class=S>"0110"</span>;<span class=K>ELSIF</span>(x(7)=z22f92b4dd)<span class=K>THEN</span> z36f79a239<=<span class=S>"0111"</span>;<span class=K>ELSE</span> z36f79a239<=<span class=S>"1000"</span>;<span class=K>END</span> <span class=K>IF</span>;<span class=K>END</span> <span class=K>PROCESS</span> zd4351336a;zc83e54d35<=z36f79a239(2)& z36f79a239(1)& z36f79a239(0);z16921971f:<span class=K>PROCESS</span>(pixd_out, z564ee05a3, z0a9315da3, z6bb6c7052, z163c5325c, z84b2eb77e, zed22165f2, z90a7dbf30, zc83e54d35)<span class=K>BEGIN</span> <span class=K>CASE</span> zc83e54d35 <span class=K>IS</span> <span class=K>WHEN</span><span class=S>"000"</span>=>pix_out<=pixd_out;<span class=K>WHEN</span><span class=S>"001"</span>=>pix_out<=z564ee05a3;<span class=K>WHEN</span><span class=S>"010"</span>=>pix_out<=z0a9315da3;<span class=K>WHEN</span><span class=S>"011"</span>=>pix_out<=z6bb6c7052;<span class=K>WHEN</span><span class=S>"100"</span>=>pix_out<=z163c5325c;<span class=K>WHEN</span><span class=S>"101"</span>=>pix_out<=z84b2eb77e;<span class=K>WHEN</span><span class=S>"110"</span>=>pix_out<=zed22165f2;<span class=K>WHEN</span><span class=S>"111"</span>=>pix_out<=z90a7dbf30;<span class=K>WHEN</span> <span class=K>OTHERS</span>=>pix_out<=(<span class=K>OTHERS</span>=>'X');<span class=K>END</span> <span class=K>CASE</span>;<span class=K>END</span> <span class=K>PROCESS</span> z16921971f;zf090
fac59<=x;z193f2f0f4:<span class=K>PROCESS</span>(zf090fac59)<span class=K>VARIABLE</span> z925f2bf10:<span class=T>std_logic_vector</span>(7 <span class=K>DOWNTO</span> 0);<span class=K>BEGIN</span> z925f2bf10:=zf090fac59(7 <span class=K>DOWNTO</span> 0);z1934d98a3<=z925f2bf10(0);z0068e7d64<=z925f2bf10(1);zb30429bb4<=z925f2bf10(2);z9f041aaff<=z925f2bf10(3);zcf058ee7c<=z925f2bf10(4);ze6d31b4ac<=z925f2bf10(5);z1b791bfd5<=z925f2bf10(6);z45a1dff88<=z925f2bf10(7);<span class=K>END</span> <span class=K>PROCESS</span> z193f2f0f4;U_0:reg_bank_1col <span class=K>PORT</span> <span class=K>MAP</span>(clk=>clk,nullify=>nullify,pixd_in=>zd58ce0c39,rst_n=>rst_n,write=>z508ec0017,y=>y,pixd_out=>pixd_out);U_1:reg_bank_1col <span class=K>PORT</span> <span class=K>MAP</span>(clk=>clk,nullify=>nullify,pixd_in=>zd58ce0c39,rst_n=>rst_n,write=>zb48298c48,y=>y,pixd_out=>z564ee05a3);U_2:reg_bank_1col <span class=K>PORT</span> <span class=K>MAP</span>(clk=>clk,nullify=>nullify,pixd_in=>zd58ce0c39,rst_n=>rst_n,write=>z75dc1577a,y=>y,pixd_out=>z0a9315da3);U_3:reg_bank_1col <span class=K>PORT</span> <span class=K>MAP</span>(clk=>clk,nullify=>nullify,pixd_in=>zd58ce0c39,rst_n=>rst_n,write=>z833ab3bd5,y=>y,pixd_out=>z6bb6c7052);U_4:reg_bank_1col <span class=K>PORT</span> <span class=K>MAP</span>(clk=>clk,nullify=>nullify,pixd_in=>zd58ce0c39,rst_n=>rst_n,write=>zc57c46db4,y=>y,pixd_out=>z163c5325c);U_5:reg_ba
nk_1col <span class=K>PORT</span> <span class=K>MAP</span>(clk=>clk,nullify=>nullify,pixd_in=>zd58ce0c39,rst_n=>rst_n,write=>z1ea89dc0d,y=>y,pixd_out=>z84b2eb77e);U_6:reg_bank_1col <span class=K>PORT</span> <span class=K>MAP</span>(clk=>clk,nullify=>nullify,pixd_in=>zd58ce0c39,rst_n=>rst_n,write=>zcd48e1f4f,y=>y,pixd_out=>zed22165f2);U_7:reg_bank_1col <span class=K>PORT</span> <span class=K>MAP</span>(clk=>clk,nullify=>nullify,pixd_in=>zd58ce0c39,rst_n=>rst_n,write=>z36424fa31,y=>y,pixd_out=>z90a7dbf30);<span class=K>END</span> struct;</pre>
<SCRIPT SRC="../scripts/is.js"></SCRIPT><SCRIPT SRC="../scripts/imageFrame.js"></SCRIPT>
</body>
