

================================================================
== Vivado HLS Report for 'attention'
================================================================
* Date:           Fri Nov 29 11:44:55 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        attention_64th.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.750 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    15546|    20730| 0.155 ms | 0.207 ms |  15546|  20730|   none  |
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------+----------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                 |                      |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |             Instance            |        Module        |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +---------------------------------+----------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_rms_norm_24_s_fu_351         |rms_norm_24_s         |      372|      372|  3.720 us |  3.720 us |   372|   372|   none  |
        |grp_softmax_1_2_6_s_fu_360       |softmax_1_2_6_s       |      883|      883|  8.830 us |  8.830 us |   883|   883|   none  |
        |grp_linear_forward_no_mu_fu_371  |linear_forward_no_mu  |     2737|     4033| 27.370 us | 40.330 us |  2737|  4033|   none  |
        |grp_quantize_activation_fu_389   |quantize_activation   |      235|      235|  2.350 us |  2.350 us |   235|   235|   none  |
        |grp_apply_rotary_pos_emb_fu_396  |apply_rotary_pos_emb  |      130|      130|  1.300 us |  1.300 us |   130|   130|   none  |
        |grp_GEMM_3D_float_1_fu_408       |GEMM_3D_float_1       |      749|      749|  7.490 us |  7.490 us |   749|   749|   none  |
        |grp_GEMM_3D_float_fu_415         |GEMM_3D_float         |      773|      773|  7.730 us |  7.730 us |   773|   773|   none  |
        |grp_cache_update_1_fu_422        |cache_update_1        |      317|      317|  3.170 us |  3.170 us |   317|   317|   none  |
        |grp_cache_update_fu_430          |cache_update          |      317|      317|  3.170 us |  3.170 us |   317|   317|   none  |
        |grp_transpose_last_two_d_fu_438  |transpose_last_two_d  |      317|      317|  3.170 us |  3.170 us |   317|   317|   none  |
        |grp_reshape_2D_to_3D_fu_444      |reshape_2D_to_3D      |       53|       53|  0.530 us |  0.530 us |    53|    53|   none  |
        |grp_init_2d_mem_fu_450           |init_2d_mem           |       25|       25|  0.250 us |  0.250 us |    25|    25|   none  |
        |grp_init_2d_mem_fu_455           |init_2d_mem           |       25|       25|  0.250 us |  0.250 us |    25|    25|   none  |
        |grp_init_2d_mem_fu_460           |init_2d_mem           |       25|       25|  0.250 us |  0.250 us |    25|    25|   none  |
        +---------------------------------+----------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- INIT_2D_MEM_LOOP_2  |       24|       24|         1|          -|          -|    24|    no    |
        |- SF_LOOP_1           |       88|       88|        44|          -|          -|     2|    no    |
        | + SF_LOOP_3          |       42|       42|         7|          -|          -|     6|    no    |
        |- ATTN_2D_LOOP_2      |       52|       52|        26|          -|          -|     2|    no    |
        | + ATTN_2D_LOOP_3     |       24|       24|         2|          -|          -|    12|    no    |
        |- INIT_2D_MEM_LOOP_2  |       24|       24|         1|          -|          -|    24|    no    |
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    481|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |       20|     77|   10404|  14680|    0|
|Memory           |       10|      -|    1072|    194|    0|
|Multiplexer      |        -|      -|       -|   1465|    -|
|Register         |        -|      -|     377|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |       30|     77|   11853|  16820|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |       10|     35|      11|     31|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------+----------------------+---------+-------+------+------+-----+
    |             Instance            |        Module        | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +---------------------------------+----------------------+---------+-------+------+------+-----+
    |grp_GEMM_3D_float_fu_415         |GEMM_3D_float         |        0|      5|   237|   312|    0|
    |grp_GEMM_3D_float_1_fu_408       |GEMM_3D_float_1       |        0|      5|   236|   312|    0|
    |grp_apply_rotary_pos_emb_fu_396  |apply_rotary_pos_emb  |        8|      8|   649|   648|    0|
    |grp_cache_update_fu_430          |cache_update          |        1|      0|    61|   321|    0|
    |grp_cache_update_1_fu_422        |cache_update_1        |        2|      0|    64|   317|    0|
    |dut_mul_58ns_56s_KfY_U56         |dut_mul_58ns_56s_KfY  |        0|     10|   230|   165|    0|
    |grp_init_2d_mem_fu_450           |init_2d_mem           |        0|      0|     7|    50|    0|
    |grp_init_2d_mem_fu_455           |init_2d_mem           |        0|      0|     7|    50|    0|
    |grp_init_2d_mem_fu_460           |init_2d_mem           |        0|      0|     7|    50|    0|
    |grp_linear_forward_no_mu_fu_371  |linear_forward_no_mu  |        0|      3|   983|  1144|    0|
    |grp_quantize_activation_fu_389   |quantize_activation   |        0|      5|   849|  1038|    0|
    |grp_reshape_2D_to_3D_fu_444      |reshape_2D_to_3D      |        0|      0|    30|   146|    0|
    |grp_rms_norm_24_s_fu_351         |rms_norm_24_s         |        0|     23|  4839|  8115|    0|
    |grp_softmax_1_2_6_s_fu_360       |softmax_1_2_6_s       |        9|     18|  2151|  1782|    0|
    |grp_transpose_last_two_d_fu_438  |transpose_last_two_d  |        0|      0|    54|   230|    0|
    +---------------------------------+----------------------+---------+-------+------+------+-----+
    |Total                            |                      |       20|     77| 10404| 14680|    0|
    +---------------------------------+----------------------+---------+-------+------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +------------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |         Memory         |        Module        | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |attn_weights_0_V_U      |attention_attn_weGfk  |        0|  80|   8|    0|    12|   40|     1|          480|
    |k_cache_upd_V_U         |attention_k_cacheDeQ  |        2|   0|   0|    0|   144|   40|     1|         5760|
    |v_cache_upd_V_U         |attention_k_cacheDeQ  |        2|   0|   0|    0|   144|   40|     1|         5760|
    |k_proj_transposed_V_U   |attention_k_cacheDeQ  |        2|   0|   0|    0|   144|   40|     1|         5760|
    |k_weights_U             |attention_k_weights   |        1|   0|   0|    0|   144|    8|     1|         1152|
    |ln_weight_in_V_U        |attention_ln_weigsc4  |        0|  80|  15|    0|    24|   40|     1|          960|
    |ln_weight_V_U           |attention_ln_weigtde  |        0|  80|  15|    0|    24|   40|     1|          960|
    |o_weights_U             |attention_o_weights   |        1|   0|   0|    0|   144|    8|     1|         1152|
    |q_proj_re_0_V_U         |attention_q_proj_vdy  |        0|  80|  15|    0|    24|   40|     1|          960|
    |k_proj_re_0_V_U         |attention_q_proj_vdy  |        0|  80|  15|    0|    24|   40|     1|          960|
    |v_proj_re_0_V_U         |attention_q_proj_vdy  |        0|  80|  15|    0|    24|   40|     1|          960|
    |v_proj_0_V_U            |attention_q_proj_vdy  |        0|  80|  15|    0|    24|   40|     1|          960|
    |q_embed_0_V_U           |attention_q_proj_vdy  |        0|  80|  15|    0|    24|   40|     1|          960|
    |k_embed_0_V_U           |attention_q_proj_vdy  |        0|  80|  15|    0|    24|   40|     1|          960|
    |attn_output_0_U         |attention_q_proj_vdy  |        0|  80|  15|    0|    24|   40|     1|          960|
    |attn_output_2D_0_V_U    |attention_q_proj_vdy  |        0|  80|  15|    0|    24|   40|     1|          960|
    |q_proj_0_V_U            |attention_q_proj_yd2  |        0|  80|  15|    0|    24|   40|     1|          960|
    |k_proj_0_V_U            |attention_q_proj_yd2  |        0|  80|  15|    0|    24|   40|     1|          960|
    |q_weights_U             |attention_q_weights   |        1|   0|   0|    0|   144|    8|     1|         1152|
    |quantized_hidden_sta_U  |attention_quantizudo  |        0|  16|   3|    0|    24|    8|     1|          192|
    |quantized_final_outp_U  |attention_quantizudo  |        0|  16|   3|    0|    24|    8|     1|          192|
    |v_weights_U             |attention_v_weights   |        1|   0|   0|    0|   144|    8|     1|         1152|
    +------------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                   |                      |       10|1072| 194|    0|  1356|  688|    22|        34272|
    +------------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+-----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+-----+------------+------------+
    |add_ln1265_fu_542_p2              |     +    |      0|  0|   15|           5|           5|
    |add_ln180_fu_532_p2               |     +    |      0|  0|   12|           3|           1|
    |add_ln203_fu_721_p2               |     +    |      0|  0|   15|           6|           6|
    |add_ln211_fu_634_p2               |     +    |      0|  0|   10|           2|           1|
    |add_ln212_fu_710_p2               |     +    |      0|  0|   13|           4|           1|
    |add_ln213_fu_716_p2               |     +    |      0|  0|   15|           6|           6|
    |add_ln37_1_fu_745_p2              |     +    |      0|  0|   15|           5|           1|
    |add_ln37_fu_477_p2                |     +    |      0|  0|   15|           5|           1|
    |h_fu_494_p2                       |     +    |      0|  0|   10|           2|           1|
    |sub_ln1148_fu_587_p2              |     -    |      0|  0|  120|           1|         113|
    |sub_ln1265_fu_520_p2              |     -    |      0|  0|   15|           5|           5|
    |sub_ln203_fu_694_p2               |     -    |      0|  0|   15|           6|           6|
    |sub_ln213_fu_668_p2               |     -    |      0|  0|   15|           6|           6|
    |sub_ln703_fu_611_p2               |     -    |      0|  0|   47|           1|          40|
    |icmp_ln178_fu_488_p2              |   icmp   |      0|  0|    9|           2|           3|
    |icmp_ln180_fu_526_p2              |   icmp   |      0|  0|    9|           3|           3|
    |icmp_ln211_fu_628_p2              |   icmp   |      0|  0|    9|           2|           3|
    |icmp_ln212_fu_704_p2              |   icmp   |      0|  0|    9|           4|           4|
    |icmp_ln37_1_fu_739_p2             |   icmp   |      0|  0|   11|           5|           5|
    |icmp_ln37_fu_471_p2               |   icmp   |      0|  0|   11|           5|           5|
    |ap_block_state10_on_subcall_done  |    or    |      0|  0|    2|           1|           1|
    |ap_block_state12_on_subcall_done  |    or    |      0|  0|    2|           1|           1|
    |ap_block_state14_on_subcall_done  |    or    |      0|  0|    2|           1|           1|
    |ap_block_state27_on_subcall_done  |    or    |      0|  0|    2|           1|           1|
    |ap_block_state35_on_subcall_done  |    or    |      0|  0|    2|           1|           1|
    |ap_block_state4_on_subcall_done   |    or    |      0|  0|    2|           1|           1|
    |select_ln1148_2_fu_620_p3         |  select  |      0|  0|   40|           1|          40|
    |select_ln1148_fu_602_p3           |  select  |      0|  0|   39|           1|          39|
    +----------------------------------+----------+-------+---+-----+------------+------------+
    |Total                             |          |      0|  0|  481|          86|         301|
    +----------------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +---------------------------------------------------+-----+-----------+-----+-----------+
    |                        Name                       | LUT | Input Size| Bits| Total Bits|
    +---------------------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                                          |  169|         38|    1|         38|
    |attn_output_0_address0                             |   15|          3|    5|         15|
    |attn_output_0_ce0                                  |   15|          3|    1|          3|
    |attn_output_0_we0                                  |    9|          2|    1|          2|
    |attn_output_2D_0_V_address0                        |   27|          5|    5|         25|
    |attn_output_2D_0_V_ce0                             |   27|          5|    1|          5|
    |attn_output_2D_0_V_d0                              |   21|          4|   40|        160|
    |attn_output_2D_0_V_we0                             |   21|          4|    1|          4|
    |attn_weights_0_V_address0                          |   33|          6|    4|         24|
    |attn_weights_0_V_ce0                               |   27|          5|    1|          5|
    |attn_weights_0_V_d0                                |   21|          4|   40|        160|
    |attn_weights_0_V_we0                               |   21|          4|    1|          4|
    |d101_0_0_reg_329                                   |    9|          2|    4|          8|
    |d_0_0_reg_307                                      |    9|          2|    3|          6|
    |final_output_0_V_address0                          |   15|          3|    5|         15|
    |final_output_0_V_ce0                               |   15|          3|    1|          3|
    |final_output_0_V_d0                                |   15|          3|   40|        120|
    |final_output_0_V_we0                               |   15|          3|    1|          3|
    |grp_linear_forward_no_mu_fu_371_input_0_V_q0       |   15|          3|    8|         24|
    |grp_linear_forward_no_mu_fu_371_output_0_V_q0      |   27|          5|   40|        200|
    |grp_linear_forward_no_mu_fu_371_packed_weights_q0  |   27|          5|    8|         40|
    |grp_linear_forward_no_mu_fu_371_w_scale_V          |   27|          5|   22|        110|
    |grp_quantize_activation_fu_389_input_0_V_q0        |   15|          3|   40|        120|
    |grp_reshape_2D_to_3D_fu_444_input_0_V_q0           |   21|          4|   40|        160|
    |grp_rms_norm_24_s_fu_351_input_0_V_q0              |   15|          3|   40|        120|
    |grp_rms_norm_24_s_fu_351_weight_V_q0               |   15|          3|   40|        120|
    |h100_0_0_reg_318                                   |    9|          2|    2|          4|
    |h_0_reg_296                                        |    9|          2|    2|          4|
    |hidden_states_0_V_address0                         |   15|          3|    5|         15|
    |hidden_states_0_V_ce0                              |   15|          3|    1|          3|
    |hidden_states_0_V_we0                              |    9|          2|    1|          2|
    |j_0_0_i2_reg_340                                   |    9|          2|    5|         10|
    |j_0_0_i_reg_285                                    |    9|          2|    5|         10|
    |k_cache_upd_V_address0                             |   15|          3|    8|         24|
    |k_cache_upd_V_ce0                                  |   15|          3|    1|          3|
    |k_cache_upd_V_we0                                  |    9|          2|    1|          2|
    |k_embed_0_V_address0                               |   15|          3|    5|         15|
    |k_embed_0_V_ce0                                    |   15|          3|    1|          3|
    |k_embed_0_V_we0                                    |    9|          2|    1|          2|
    |k_proj_0_V_address0                                |   15|          3|    5|         15|
    |k_proj_0_V_ce0                                     |   15|          3|    1|          3|
    |k_proj_0_V_ce1                                     |    9|          2|    1|          2|
    |k_proj_0_V_we0                                     |    9|          2|    1|          2|
    |k_proj_re_0_V_address0                             |   21|          4|    5|         20|
    |k_proj_re_0_V_ce0                                  |   21|          4|    1|          4|
    |k_proj_re_0_V_d0                                   |   15|          3|   40|        120|
    |k_proj_re_0_V_we0                                  |   15|          3|    1|          3|
    |k_proj_transposed_V_address0                       |   15|          3|    8|         24|
    |k_proj_transposed_V_ce0                            |   15|          3|    1|          3|
    |k_proj_transposed_V_we0                            |    9|          2|    1|          2|
    |k_weights_ce0                                      |    9|          2|    1|          2|
    |ln_weight_V_ce0                                    |    9|          2|    1|          2|
    |ln_weight_in_V_ce0                                 |    9|          2|    1|          2|
    |o_weights_ce0                                      |    9|          2|    1|          2|
    |q_embed_0_V_address0                               |   15|          3|    5|         15|
    |q_embed_0_V_ce0                                    |   15|          3|    1|          3|
    |q_embed_0_V_we0                                    |    9|          2|    1|          2|
    |q_proj_0_V_address0                                |   15|          3|    5|         15|
    |q_proj_0_V_ce0                                     |   15|          3|    1|          3|
    |q_proj_0_V_ce1                                     |    9|          2|    1|          2|
    |q_proj_0_V_we0                                     |    9|          2|    1|          2|
    |q_proj_re_0_V_address0                             |   21|          4|    5|         20|
    |q_proj_re_0_V_ce0                                  |   21|          4|    1|          4|
    |q_proj_re_0_V_d0                                   |   15|          3|   40|        120|
    |q_proj_re_0_V_we0                                  |   15|          3|    1|          3|
    |q_weights_ce0                                      |    9|          2|    1|          2|
    |quantized_final_outp_address0                      |   21|          4|    5|         20|
    |quantized_final_outp_ce0                           |   21|          4|    1|          4|
    |quantized_final_outp_d0                            |   15|          3|    8|         24|
    |quantized_final_outp_we0                           |   15|          3|    1|          3|
    |quantized_hidden_sta_address0                      |   21|          4|    5|         20|
    |quantized_hidden_sta_ce0                           |   21|          4|    1|          4|
    |quantized_hidden_sta_d0                            |   15|          3|    8|         24|
    |quantized_hidden_sta_we0                           |   15|          3|    1|          3|
    |v_cache_upd_V_address0                             |   15|          3|    8|         24|
    |v_cache_upd_V_ce0                                  |   15|          3|    1|          3|
    |v_cache_upd_V_we0                                  |    9|          2|    1|          2|
    |v_proj_0_V_address0                                |   15|          3|    5|         15|
    |v_proj_0_V_ce0                                     |   15|          3|    1|          3|
    |v_proj_0_V_we0                                     |    9|          2|    1|          2|
    |v_proj_re_0_V_address0                             |   21|          4|    5|         20|
    |v_proj_re_0_V_ce0                                  |   21|          4|    1|          4|
    |v_proj_re_0_V_d0                                   |   15|          3|   40|        120|
    |v_proj_re_0_V_we0                                  |   15|          3|    1|          3|
    |v_weights_ce0                                      |    9|          2|    1|          2|
    +---------------------------------------------------+-----+-----------+-----+-----------+
    |Total                                              | 1465|        296|  658|       2288|
    +---------------------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------+-----+----+-----+-----------+
    |                     Name                     |  FF | LUT| Bits| Const Bits|
    +----------------------------------------------+-----+----+-----+-----------+
    |add_ln180_reg_780                             |    3|   0|    3|          0|
    |add_ln211_reg_825                             |    2|   0|    2|          0|
    |add_ln212_reg_843                             |    4|   0|    4|          0|
    |add_ln213_reg_848                             |    6|   0|    6|          0|
    |ap_CS_fsm                                     |   37|   0|   37|          0|
    |attn_weights_0_V_ad_reg_785                   |    4|   0|    4|          0|
    |attn_weights_0_V_lo_reg_790                   |   40|   0|   40|          0|
    |d101_0_0_reg_329                              |    4|   0|    4|          0|
    |d_0_0_reg_307                                 |    3|   0|    3|          0|
    |grp_GEMM_3D_float_1_fu_408_ap_start_reg       |    1|   0|    1|          0|
    |grp_GEMM_3D_float_fu_415_ap_start_reg         |    1|   0|    1|          0|
    |grp_apply_rotary_pos_emb_fu_396_ap_start_reg  |    1|   0|    1|          0|
    |grp_cache_update_1_fu_422_ap_start_reg        |    1|   0|    1|          0|
    |grp_cache_update_fu_430_ap_start_reg          |    1|   0|    1|          0|
    |grp_init_2d_mem_fu_450_ap_start_reg           |    1|   0|    1|          0|
    |grp_init_2d_mem_fu_455_ap_start_reg           |    1|   0|    1|          0|
    |grp_init_2d_mem_fu_460_ap_start_reg           |    1|   0|    1|          0|
    |grp_linear_forward_no_mu_fu_371_ap_start_reg  |    1|   0|    1|          0|
    |grp_quantize_activation_fu_389_ap_start_reg   |    1|   0|    1|          0|
    |grp_reshape_2D_to_3D_fu_444_ap_start_reg      |    1|   0|    1|          0|
    |grp_rms_norm_24_s_fu_351_ap_start_reg         |    1|   0|    1|          0|
    |grp_softmax_1_2_6_s_fu_360_ap_start_reg       |    1|   0|    1|          0|
    |grp_transpose_last_two_d_fu_438_ap_start_reg  |    1|   0|    1|          0|
    |h100_0_0_reg_318                              |    2|   0|    2|          0|
    |h_0_reg_296                                   |    2|   0|    2|          0|
    |h_reg_767                                     |    2|   0|    2|          0|
    |j_0_0_i2_reg_340                              |    5|   0|    5|          0|
    |j_0_0_i_reg_285                               |    5|   0|    5|          0|
    |mul_ln1148_reg_806                            |  113|   0|  113|          0|
    |reg_466                                       |   40|   0|   40|          0|
    |select_ln1148_reg_816                         |   39|   0|   39|          0|
    |sub_ln1265_reg_772                            |    4|   0|    5|          1|
    |sub_ln203_reg_835                             |    4|   0|    6|          2|
    |sub_ln213_reg_830                             |    4|   0|    6|          2|
    |tmp_80_reg_795                                |    1|   0|    1|          0|
    |tmp_82_reg_811                                |   39|   0|   39|          0|
    +----------------------------------------------+-----+----+-----+-----------+
    |Total                                         |  377|   0|  382|          5|
    +----------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+-------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+----------------------------+-----+-----+------------+-------------------+--------------+
|ap_clk                      |  in |    1| ap_ctrl_hs |     attention     | return value |
|ap_rst                      |  in |    1| ap_ctrl_hs |     attention     | return value |
|ap_start                    |  in |    1| ap_ctrl_hs |     attention     | return value |
|ap_done                     | out |    1| ap_ctrl_hs |     attention     | return value |
|ap_idle                     | out |    1| ap_ctrl_hs |     attention     | return value |
|ap_ready                    | out |    1| ap_ctrl_hs |     attention     | return value |
|hidden_states_0_V_address0  | out |    5|  ap_memory | hidden_states_0_V |     array    |
|hidden_states_0_V_ce0       | out |    1|  ap_memory | hidden_states_0_V |     array    |
|hidden_states_0_V_we0       | out |    1|  ap_memory | hidden_states_0_V |     array    |
|hidden_states_0_V_d0        | out |   40|  ap_memory | hidden_states_0_V |     array    |
|hidden_states_0_V_q0        |  in |   40|  ap_memory | hidden_states_0_V |     array    |
|final_output_0_V_address0   | out |    5|  ap_memory |  final_output_0_V |     array    |
|final_output_0_V_ce0        | out |    1|  ap_memory |  final_output_0_V |     array    |
|final_output_0_V_we0        | out |    1|  ap_memory |  final_output_0_V |     array    |
|final_output_0_V_d0         | out |   40|  ap_memory |  final_output_0_V |     array    |
|final_output_0_V_q0         |  in |   40|  ap_memory |  final_output_0_V |     array    |
+----------------------------+-----+-----+------------+-------------------+--------------+

