/* https://wavedrom.com/editor.html */
{signal: [
  {name: 'clk', wave: '1010101'},
  {name: 'cycle', wave: '0.1.0.x'},
  {name: 'we_cycle', wave: '01.0.1.'},
  {name: 'IR', wave: 'x3...x.', data: "ST"},
  {name: 'A', wave: '3.4.3.x', data: "IP DP IP+1"},
  {name: 'D', wave: 'z.5.z.x', data: ""},
  {name: 'n_oe_mem', wave: '0.1.0.x'},
  {name: 'n_we_mem_orig', wave: '1.01..x', node: '..a'},
  {name: 'n_we_mem', wave: '1....01.....x.', node: '.....b', period: 0.5},
  {name: 'n_oe_d_di', wave: '1.....x'},
  {name: 'we_ir', wave: '1.0.1.x'},
  {name: 'inc_ip', wave: '0.1.0.x'},
  {name: 'addr_dp', wave: '0.1.0.x'},
  {name: 'swap_p', wave: '0.....x'},
  {name: 'n_we_x', wave: '1.....x'},
  {name: 'n_oe_x_alu', wave: '1.....x'},
  {name: 'n_oe_x_d', wave: '1.0.1.x'},
  {name: 'n_we_flags', wave: '1.....x'},
],
  edge: [
    'a~b T'],
  head: {text: "ST operation - mem_rdy is handled by clock source, RC delay as in errata.md"},
  config: {hscale: 2}
}
