# ç¬¬6ç« ï¼šRTLè®¾è®¡å®ç°

æœ¬ç« è¯¦ç»†ä»‹ç»NPUä»æ¶æ„è®¾è®¡åˆ°RTLå®ç°çš„å®Œæ•´æµç¨‹ï¼Œæ¶µç›–ç¼–ç è§„èŒƒã€æ—¶é’ŸåŸŸè®¾è®¡ã€å¤ä½ç­–ç•¥ã€ä½åŠŸè€—è®¾è®¡ã€é¢ç§¯ä¼˜åŒ–å’Œæ—¶åºæ”¶æ•›ç­‰å…³é”®æŠ€æœ¯ã€‚

RTLï¼ˆRegister Transfer Levelï¼‰è®¾è®¡æ˜¯å°†æŠ½è±¡çš„NPUæ¶æ„è½¬åŒ–ä¸ºå¯ç»¼åˆç¡¬ä»¶çš„å…³é”®æ­¥éª¤ã€‚å¦‚æœè¯´æ¶æ„è®¾è®¡æ˜¯ç»˜åˆ¶è“å›¾ï¼Œé‚£ä¹ˆRTLè®¾è®¡å°±æ˜¯å°†è“å›¾è½¬åŒ–ä¸ºç²¾ç¡®çš„å·¥ç¨‹å›¾çº¸ã€‚åœ¨è¿™ä¸ªé˜¶æ®µï¼Œæ¯ä¸€ä¸ªæ—¶é’Ÿå‘¨æœŸã€æ¯ä¸€ä¸ªè§¦å‘å™¨ã€æ¯ä¸€æ¡æ•°æ®é€šè·¯éƒ½å¿…é¡»è¢«ç²¾ç¡®å®šä¹‰ã€‚ä¸€ä¸ªä¼˜ç§€çš„RTLè®¾è®¡ä¸ä»…è¦å®ç°åŠŸèƒ½æ­£ç¡®ï¼Œè¿˜è¦è€ƒè™‘æ—¶åºæ”¶æ•›ã€åŠŸè€—ä¼˜åŒ–ã€é¢ç§¯æ•ˆç‡ç­‰å¤šä¸ªç»´åº¦çš„çº¦æŸã€‚

ä¸ºä»€ä¹ˆRTLè®¾è®¡å¦‚æ­¤é‡è¦ï¼Ÿå› ä¸ºå®ƒç›´æ¥å†³å®šäº†èŠ¯ç‰‡çš„æœ€ç»ˆæ€§èƒ½ã€‚åŒæ ·çš„æ¶æ„ï¼Œä¸åŒçš„RTLå®ç°å¯èƒ½å¯¼è‡´2-3å€çš„æ€§èƒ½å·®å¼‚ã€‚ä¸¾ä¸ªä¾‹å­ï¼ŒNVIDIAçš„å·¥ç¨‹å¸ˆæ›¾ç»é€šè¿‡ä¼˜åŒ–Tensor Coreçš„RTLè®¾è®¡ï¼Œåœ¨ä¸æ”¹å˜æ¶æ„çš„æƒ…å†µä¸‹å°†æ€§èƒ½æå‡äº†40%ï¼ŒåŒæ—¶åŠŸè€—é™ä½äº†20%ã€‚è¿™ç§"æ¦¨å¹²æ¯ä¸€ä¸ªæ—¶é’Ÿå‘¨æœŸ"çš„ç²¾ç¥ï¼Œæ­£æ˜¯é¡¶çº§èŠ¯ç‰‡å…¬å¸çš„æ ¸å¿ƒç«äº‰åŠ›ã€‚

æœ¬ç« å°†å¸¦ä½ æ·±å…¥NPU RTLè®¾è®¡çš„å„ä¸ªç¯èŠ‚ã€‚æˆ‘ä»¬å°†ä»è®¾è®¡æµç¨‹å’Œæ–¹æ³•è®ºå¼€å§‹ï¼Œå­¦ä¹ å¦‚ä½•ç¼–å†™é«˜è´¨é‡çš„Verilog/SystemVerilogä»£ç ï¼ŒæŒæ¡æ—¶é’ŸåŸŸäº¤å‰ã€å¤ä½ç­–ç•¥ç­‰å…³é”®æŠ€æœ¯ï¼Œå¹¶é€šè¿‡å®é™…çš„è„‰åŠ¨é˜µåˆ—RTLå®ç°æ¡ˆä¾‹ï¼Œå°†ç†è®ºçŸ¥è¯†è½¬åŒ–ä¸ºå®è·µèƒ½åŠ›ã€‚æ— è®ºä½ æ˜¯åˆå­¦è€…è¿˜æ˜¯æœ‰ç»éªŒçš„å·¥ç¨‹å¸ˆï¼Œæœ¬ç« éƒ½å°†å¸®åŠ©ä½ æå‡RTLè®¾è®¡æ°´å¹³ï¼Œå‘ç€æˆä¸ºé¡¶çº§èŠ¯ç‰‡è®¾è®¡å¸ˆçš„ç›®æ ‡è¿ˆè¿›ã€‚

## 6.1 è®¾è®¡æµç¨‹

NPUçš„RTLè®¾è®¡æ˜¯è¿æ¥ç®—æ³•æ¶æ„ä¸ç‰©ç†å®ç°çš„å…³é”®ç¯èŠ‚ï¼Œéœ€è¦éµå¾ªä¸¥æ ¼çš„è®¾è®¡æµç¨‹ã€‚æƒ³è±¡RTLè®¾è®¡å°±åƒæ˜¯å»ºç­‘å¸ˆå°†æ¦‚å¿µè‰å›¾è½¬åŒ–ä¸ºè¯¦ç»†æ–½å·¥å›¾çº¸çš„è¿‡ç¨‹â€”â€”æˆ‘ä»¬éœ€è¦å°†æŠ½è±¡çš„ç®—æ³•å’Œæ¶æ„è½¬æ¢æˆç²¾ç¡®çš„ç¡¬ä»¶æè¿°ï¼Œæ¯ä¸€ä¸ªä¿¡å·ã€æ¯ä¸€ä¸ªæ—¶é’Ÿå‘¨æœŸéƒ½å¿…é¡»å‡†ç¡®å®šä¹‰ã€‚

ä¸ä¼ ç»Ÿçš„CPUæˆ–GPUè®¾è®¡ä¸åŒï¼ŒNPUçš„RTLè®¾è®¡é¢ä¸´ç€ç‹¬ç‰¹çš„æŒ‘æˆ˜ï¼šæé«˜çš„å¹¶è¡Œåº¦ï¼ˆæ•°åƒä¸ªMACå•å…ƒåŒæ—¶å·¥ä½œï¼‰ã€å¤æ‚çš„æ•°æ®æµæ¨¡å¼ï¼ˆéœ€è¦æ”¯æŒå„ç§ç¥ç»ç½‘ç»œæ‹“æ‰‘ï¼‰ã€ä¸¥æ ¼çš„åŠŸè€—çº¦æŸï¼ˆç§»åŠ¨è®¾å¤‡å¯èƒ½åªæœ‰å‡ ç“¦çš„åŠŸè€—é¢„ç®—ï¼‰ã€‚è¿™äº›æŒ‘æˆ˜è¦æ±‚æˆ‘ä»¬åœ¨è®¾è®¡ä¹‹åˆå°±å»ºç«‹ç³»ç»ŸåŒ–çš„æ–¹æ³•è®ºã€‚

ç°ä»£NPUé¡¹ç›®çš„RTLè®¾è®¡å‘¨æœŸé€šå¸¸ä¸º6-12ä¸ªæœˆï¼Œæ¶‰åŠ10-50äººçš„å·¥ç¨‹å›¢é˜Ÿã€‚ä¸€ä¸ªå…¸å‹çš„ä¾‹å­æ˜¯Google TPU v1çš„å¼€å‘ï¼Œä»æ¦‚å¿µåˆ°tape-outä»…ç”¨äº†15ä¸ªæœˆï¼Œè¿™åœ¨èŠ¯ç‰‡è®¾è®¡é¢†åŸŸæ˜¯æå¿«çš„é€Ÿåº¦ã€‚èƒ½å¤Ÿå®ç°è¿™æ ·çš„æ•ˆç‡ï¼Œå¾ˆå¤§ç¨‹åº¦ä¸Šå½’åŠŸäºè§„èŒƒåŒ–çš„è®¾è®¡æµç¨‹å’Œé«˜åº¦çš„è®¾è®¡å¤ç”¨ã€‚

### 6.1.1 è®¾è®¡æµç¨‹æ¦‚è§ˆ

NPUçš„RTLè®¾è®¡æµç¨‹å¯ä»¥ç±»æ¯”ä¸ºæ±½è½¦åˆ¶é€ çš„æµç¨‹ï¼šä»æ¦‚å¿µè®¾è®¡ï¼ˆå®šä¹‰æ€§èƒ½ç›®æ ‡ï¼‰åˆ°è¯¦ç»†è®¾è®¡ï¼ˆæ¯ä¸ªé›¶éƒ¨ä»¶çš„è§„æ ¼ï¼‰ï¼Œå†åˆ°åˆ¶é€ ï¼ˆç»¼åˆå’Œç‰©ç†å®ç°ï¼‰ï¼Œæœ€åæ˜¯è´¨é‡æ£€éªŒï¼ˆéªŒè¯å’Œç­¾æ ¸ï¼‰ã€‚æ¯ä¸ªé˜¶æ®µéƒ½æœ‰æ˜ç¡®çš„è¾“å…¥ã€è¾“å‡ºå’ŒéªŒæ”¶æ ‡å‡†ã€‚

ä¸€ä¸ªå…³é”®çš„è®¤è¯†æ˜¯ï¼šè¶Šæ—©å‘ç°é—®é¢˜ï¼Œä¿®å¤æˆæœ¬è¶Šä½ã€‚åœ¨RTLé˜¶æ®µå‘ç°çš„bugä¿®å¤æˆæœ¬æ˜¯1xï¼Œåˆ°äº†ç»¼åˆé˜¶æ®µæ˜¯10xï¼Œåˆ°äº†æµç‰‡åå°±æ˜¯1000xç”šè‡³æ›´é«˜ã€‚å› æ­¤ï¼Œæˆ‘ä»¬éœ€è¦åœ¨æ¯ä¸ªé˜¶æ®µéƒ½å»ºç«‹ä¸¥æ ¼çš„æ£€æŸ¥ç‚¹å’ŒéªŒè¯æµç¨‹ã€‚

```
NPU RTLè®¾è®¡æµç¨‹ï¼š

1. ç³»ç»Ÿçº§è®¾è®¡
   â””â”€â”€ å®šä¹‰æ€§èƒ½æŒ‡æ ‡ï¼šTOPSã€ç²¾åº¦ã€åŠŸè€—
   â””â”€â”€ ç®—æ³•æ˜ å°„ï¼šæ”¯æŒçš„ç®—å­ã€æ•°æ®æµ

2. å¾®æ¶æ„è®¾è®¡
   â””â”€â”€ è®¡ç®—é˜µåˆ—è§„æ¨¡ï¼š8Ã—8ã€16Ã—16ç­‰
   â””â”€â”€ å­˜å‚¨å±‚æ¬¡ï¼šL0/L1/L2å®¹é‡å’Œå¸¦å®½
   â””â”€â”€ æ•°æ®é€šè·¯ï¼šä½å®½ã€æµæ°´çº¿çº§æ•°
   â””â”€â”€ æ§åˆ¶æ¶æ„ï¼šæŒ‡ä»¤é›†ã€è°ƒåº¦å™¨

3. RTLç¼–ç 
   â””â”€â”€ æ¨¡å—åˆ’åˆ†å’Œæ¥å£å®šä¹‰
   â””â”€â”€ åŠŸèƒ½å®ç°å’Œæ—¶åºè®¾è®¡
   â””â”€â”€ å‚æ•°åŒ–å’Œå¯é…ç½®è®¾è®¡

4. éªŒè¯ä¸ä»¿çœŸ
   â””â”€â”€ åŠŸèƒ½éªŒè¯ï¼šUVMæµ‹è¯•å¹³å°
   â””â”€â”€ æ€§èƒ½éªŒè¯ï¼šå‘¨æœŸç²¾ç¡®æ¨¡å‹
   â””â”€â”€ å½¢å¼éªŒè¯ï¼šç­‰ä»·æ€§æ£€æŸ¥

5. é€»è¾‘ç»¼åˆ
   â””â”€â”€ çº¦æŸå®šä¹‰ï¼šæ—¶åºã€é¢ç§¯ã€åŠŸè€—
   â””â”€â”€ å·¥è‰ºæ˜ å°„ï¼šæ ‡å‡†å•å…ƒåº“
   â””â”€â”€ ä¼˜åŒ–ç­–ç•¥ï¼šæ—¶åº/é¢ç§¯/åŠŸè€—æƒè¡¡

6. ç‰©ç†å®ç°
   â””â”€â”€ å¸ƒå±€è§„åˆ’ï¼šæ¨¡å—æ‘†æ”¾
   â””â”€â”€ æ—¶é’Ÿæ ‘ç»¼åˆï¼šæ—¶é’Ÿåæ–œæ§åˆ¶
   â””â”€â”€ å¸ƒçº¿ä¼˜åŒ–ï¼šæ‹¥å¡å’Œä¸²æ‰°

7. ç­¾æ ¸éªŒè¯
   â””â”€â”€ STAï¼šé™æ€æ—¶åºåˆ†æ
   â””â”€â”€ åŠŸè€—åˆ†æï¼šIR Drop
   â””â”€â”€ DRC/LVSï¼šç‰©ç†éªŒè¯
```

### 6.1.2 è®¾è®¡è¿­ä»£ä¸ä¼˜åŒ–

RTLè®¾è®¡å¾ˆå°‘èƒ½ä¸€æ¬¡æˆåŠŸï¼Œé€šå¸¸éœ€è¦å¤šè½®è¿­ä»£ä¼˜åŒ–ã€‚è¿™å°±åƒé›•åˆ»å®¶åˆ›ä½œé›•å¡‘ï¼Œéœ€è¦ä¸æ–­åœ°åˆ‡å‰Šã€æ‰“ç£¨ï¼Œç›´åˆ°è¾¾åˆ°ç†æƒ³çš„å½¢æ€ã€‚åœ¨NPUè®¾è®¡ä¸­ï¼Œæˆ‘ä»¬ä¸»è¦å…³æ³¨ä¸‰ä¸ªç»´åº¦çš„ä¼˜åŒ–ï¼šæ—¶åºï¼ˆèƒ½è·‘å¤šå¿«ï¼‰ã€é¢ç§¯ï¼ˆèŠ¯ç‰‡å¤šå¤§ï¼‰ã€åŠŸè€—ï¼ˆè€—ç”µå¤šå°‘ï¼‰ï¼Œä¸šç•Œç§°ä¹‹ä¸ºPPAï¼ˆPerformance, Power, Areaï¼‰ã€‚

å®é™…é¡¹ç›®ä¸­çš„æƒè¡¡æ¡ˆä¾‹ï¼šNVIDIAçš„Tensor Coreåœ¨è®¾è®¡æ—¶é¢ä¸´ä¸€ä¸ªé€‰æ‹©â€”â€”æ˜¯è¿½æ±‚æ›´é«˜çš„é¢‘ç‡è¿˜æ˜¯æ›´å¤§çš„è®¡ç®—é˜µåˆ—ï¼Ÿæœ€ç»ˆä»–ä»¬é€‰æ‹©äº†é€‚ä¸­çš„é¢‘ç‡ï¼ˆçº¦1.5GHzï¼‰é…åˆæ›´å¤§çš„é˜µåˆ—ï¼ˆ8x8 FP16 MACï¼‰ï¼Œå› ä¸ºå¯¹äºæ·±åº¦å­¦ä¹ å·¥ä½œè´Ÿè½½ï¼Œååé‡æ¯”å³°å€¼é¢‘ç‡æ›´é‡è¦ã€‚è¿™ä¸ªå†³ç­–é€šè¿‡å¤§é‡çš„è®¾è®¡ç©ºé—´æ¢ç´¢ï¼ˆDesign Space Explorationï¼‰å’ŒåŸå‹éªŒè¯å¾—å‡ºã€‚

è®¾è®¡è´¨é‡çš„è¯„ä¼°ä¸èƒ½åªçœ‹å•ä¸€æŒ‡æ ‡ã€‚ä¾‹å¦‚ï¼Œä¸€ä¸ªè®¾è®¡å¯èƒ½è¾¾åˆ°äº†ç›®æ ‡é¢‘ç‡ï¼Œä½†åŠŸè€—è¶…æ ‡50%ï¼Œè¿™åœ¨ç§»åŠ¨è®¾å¤‡ä¸Šæ˜¯ä¸å¯æ¥å—çš„ã€‚å› æ­¤éœ€è¦å»ºç«‹ç»¼åˆè¯„åˆ†ä½“ç³»ï¼Œä¸‹é¢çš„ä»£ç å±•ç¤ºäº†ä¸€ä¸ªå®ç”¨çš„è®¾è®¡è´¨é‡ç›‘æ§æ¡†æ¶ï¼š

```verilog
// è®¾è®¡è´¨é‡è¯„ä¼°æ¡†æ¶
module DesignQualityMonitor #(
    parameter DESIGN_NAME = "NPU_TOP"
)(
    // ç»¼åˆæŠ¥å‘Šè¾“å…¥
    input real target_freq_mhz,
    input real actual_freq_mhz,
    input real target_area_mm2,
    input real actual_area_mm2,
    input real target_power_mw,
    input real actual_power_mw,
    
    // è´¨é‡æŒ‡æ ‡è¾“å‡º
    output reg timing_met,
    output reg area_met,
    output reg power_met,
    output reg [7:0] overall_score
);

    // è¯„ä¼°é€»è¾‘
    always @(*) begin
        timing_met = (actual_freq_mhz >= target_freq_mhz);
        area_met = (actual_area_mm2 <= target_area_mm2);
        power_met = (actual_power_mw <= target_power_mw);
        
        // è®¡ç®—ç»¼åˆå¾—åˆ†
        real timing_score = (actual_freq_mhz / target_freq_mhz) * 100;
        real area_score = (target_area_mm2 / actual_area_mm2) * 100;
        real power_score = (target_power_mw / actual_power_mw) * 100;
        
        overall_score = (timing_score * 0.4 + 
                        area_score * 0.3 + 
                        power_score * 0.3) / 100 * 255;
    end
    
    // ç”Ÿæˆä¼˜åŒ–å»ºè®®
    always @(*) begin
        if (!timing_met) begin
            $display("[%s] Timing not met. Suggestions:", DESIGN_NAME);
            $display("  - Increase pipeline stages");
            $display("  - Reduce logic levels");
            $display("  - Optimize critical paths");
        end
        
        if (!area_met) begin
            $display("[%s] Area exceeded. Suggestions:", DESIGN_NAME);
            $display("  - Enable resource sharing");
            $display("  - Reduce data width where possible");
            $display("  - Use memory instead of registers");
        end
        
        if (!power_met) begin
            $display("[%s] Power exceeded. Suggestions:", DESIGN_NAME);
            $display("  - Add more clock gating");
            $display("  - Reduce switching activity");
            $display("  - Consider voltage scaling");
        end
    end
endmodule
```

## 6.2 ç¼–ç è§„èŒƒ

ç»Ÿä¸€çš„ç¼–ç è§„èŒƒæ˜¯ä¿è¯ä»£ç è´¨é‡ã€å¯è¯»æ€§å’Œå¯ç»´æŠ¤æ€§çš„åŸºç¡€ã€‚æƒ³è±¡ä¸€ä¸‹ï¼Œå¦‚æœä¸€ä¸ªæ‹¥æœ‰50åå·¥ç¨‹å¸ˆçš„NPUé¡¹ç›®ä¸­ï¼Œæ¯ä¸ªäººéƒ½æŒ‰ç…§è‡ªå·±çš„é£æ ¼ç¼–å†™RTLä»£ç ï¼Œé‚£å°†æ˜¯ä¸€åœºç¾éš¾â€”â€”ä»£ç å®¡æŸ¥ä¼šå˜å¾—å›°éš¾ï¼Œæ¨¡å—é›†æˆä¼šå‡ºç°å„ç§æ„æƒ³ä¸åˆ°çš„é—®é¢˜ï¼ŒåæœŸç»´æŠ¤æ›´æ˜¯å™©æ¢¦ã€‚

è‰¯å¥½çš„ç¼–ç è§„èŒƒå°±åƒæ˜¯ä¸€ç§é€šç”¨è¯­è¨€ï¼Œè®©å›¢é˜Ÿæˆå‘˜èƒ½å¤Ÿå¿«é€Ÿç†è§£å½¼æ­¤çš„ä»£ç ã€‚åœ¨Appleçš„ç¥ç»å¼•æ“ï¼ˆNeural Engineï¼‰å›¢é˜Ÿï¼Œæ–°åŠ å…¥çš„å·¥ç¨‹å¸ˆé€šå¸¸éœ€è¦èŠ±è´¹ä¸¤å‘¨æ—¶é—´å­¦ä¹ å’Œé€‚åº”å›¢é˜Ÿçš„ç¼–ç è§„èŒƒï¼Œè¿™ä¸ªæŠ•èµ„åœ¨åç»­çš„é¡¹ç›®å¼€å‘ä¸­ä¼šå¾—åˆ°å·¨å¤§çš„å›æŠ¥â€”â€”ä»£ç å®¡æŸ¥æ—¶é—´å‡å°‘50%ï¼Œé›†æˆé—®é¢˜å‡å°‘70%ã€‚

æ›´é‡è¦çš„æ˜¯ï¼Œè§„èŒƒçš„ä»£ç å¯¹EDAå·¥å…·æ›´å‹å¥½ã€‚ç»¼åˆå·¥å…·ã€é™æ€æ—¶åºåˆ†æå·¥å…·ã€å½¢å¼éªŒè¯å·¥å…·éƒ½æœ‰å…¶åå¥½çš„ç¼–ç æ¨¡å¼ã€‚éµå¾ªè¿™äº›æ¨¡å¼ä¸ä»…èƒ½è·å¾—æ›´å¥½çš„QoRï¼ˆQuality of Resultsï¼‰ï¼Œè¿˜èƒ½é¿å…å·¥å…·çš„å„ç§è­¦å‘Šå’Œé”™è¯¯ã€‚ä¾‹å¦‚ï¼ŒSynopsysçš„Design Compilerå¯¹æŸäº›ç¼–ç æ¨¡å¼çš„ä¼˜åŒ–æ•ˆæœå¯ä»¥ç›¸å·®20%ä»¥ä¸Šã€‚

### 6.2.1 å‘½åè§„åˆ™

å‘½åæ˜¯ç¼–ç¨‹ä¸­æœ€éš¾çš„ä¸¤ä»¶äº‹ä¹‹ä¸€ï¼ˆå¦ä¸€ä»¶æ˜¯ç¼“å­˜å¤±æ•ˆï¼‰ã€‚åœ¨RTLè®¾è®¡ä¸­ï¼Œå¥½çš„å‘½åè§„åˆ™ä¸ä»…èƒ½æé«˜ä»£ç å¯è¯»æ€§ï¼Œè¿˜èƒ½å¸®åŠ©è°ƒè¯•å’ŒéªŒè¯ã€‚ä¸€ä¸ªå®é™…çš„ä¾‹å­ï¼šåœ¨è°ƒè¯•ä¸€ä¸ªå¤æ‚çš„NPUè®¾è®¡æ—¶ï¼Œå¦‚æœä¿¡å·å‘½åæ¸…æ™°ï¼ˆå¦‚weight_buffer_rd_addrè€Œä¸æ˜¯addr3ï¼‰ï¼Œæ³¢å½¢è°ƒè¯•çš„æ•ˆç‡å¯ä»¥æé«˜æ•°å€ã€‚

å‘½åè§„åˆ™çš„åˆ¶å®šéœ€è¦å¹³è¡¡å¤šä¸ªå› ç´ ï¼šæè¿°æ€§ï¼ˆåç§°è¦èƒ½è¯´æ˜ç”¨é€”ï¼‰ã€ç®€æ´æ€§ï¼ˆå¤ªé•¿çš„åå­—ä¼šè®©ä»£ç éš¾ä»¥é˜…è¯»ï¼‰ã€ä¸€è‡´æ€§ï¼ˆç›¸ä¼¼åŠŸèƒ½çš„ä¿¡å·åº”è¯¥æœ‰ç›¸ä¼¼çš„å‘½åæ¨¡å¼ï¼‰ã€‚ä¸‹é¢çš„ç¤ºä¾‹å±•ç¤ºäº†ä¸šç•Œå¹¿æ³›é‡‡ç”¨çš„å‘½åè§„èŒƒï¼š

```verilog
// ========== NPU RTLç¼–ç è§„èŒƒç¤ºä¾‹ ==========

// 1. æ¨¡å—å‘½åï¼šä½¿ç”¨å¤§é©¼å³°å‘½åæ³•
module NpuTopModule #(
    parameter ARRAY_SIZE = 16,
    parameter DATA_WIDTH = 8
)(
    // 2. ç«¯å£å‘½åè§„åˆ™
    // æ—¶é’Ÿä¿¡å·ï¼šclk_å‰ç¼€
    input  wire                     clk_sys,        // ç³»ç»Ÿæ—¶é’Ÿ
    input  wire                     clk_noc,        // NoCæ—¶é’Ÿ
    
    // å¤ä½ä¿¡å·ï¼šrst_å‰ç¼€ï¼Œ_nè¡¨ç¤ºä½æœ‰æ•ˆ
    input  wire                     rst_sys_n,      // ç³»ç»Ÿå¤ä½
    input  wire                     rst_noc_n,      // NoCå¤ä½
    
    // è¾“å…¥ä¿¡å·ï¼š_iåç¼€
    input  wire [DATA_WIDTH-1:0]    weight_data_i,
    input  wire                     weight_valid_i,
    output wire                     weight_ready_o,
    
    // è¾“å‡ºä¿¡å·ï¼š_oåç¼€
    output wire [31:0]              result_data_o,
    output wire                     result_valid_o,
    input  wire                     result_ready_i,
    
    // é…ç½®å¯„å­˜å™¨ï¼šcfg_å‰ç¼€
    input  wire [31:0]              cfg_layer_param,
    input  wire [15:0]              cfg_tile_size
);

    // 3. å†…éƒ¨ä¿¡å·å‘½å
    // å¯„å­˜å™¨è¾“å‡ºï¼š_qåç¼€
    reg  [DATA_WIDTH-1:0]           weight_buffer_q;
    
    // å¯„å­˜å™¨è¾“å…¥ï¼š_dåç¼€
    wire [DATA_WIDTH-1:0]           weight_buffer_d;
    
    // ç»„åˆé€»è¾‘ä¸­é—´ä¿¡å·ï¼š_combåç¼€
    wire [DATA_WIDTH-1:0]           partial_sum_comb;
    
    // æ§åˆ¶ä¿¡å·ï¼šæè¿°æ€§å‘½å
    wire                            compute_enable;
    wire                            accumulate_start;
    
    // 4. å‚æ•°å‘½åï¼šå…¨å¤§å†™ï¼Œä¸‹åˆ’çº¿åˆ†éš”
    localparam BUFFER_DEPTH = 1024;
    localparam FSM_IDLE = 3'b000;
    localparam FSM_COMPUTE = 3'b001;
    
    // 5. Generateå˜é‡ï¼šgen_å‰ç¼€
    genvar gen_i, gen_j;
    
    // 6. å‡½æ•°å‘½åï¼šå°é©¼å³°å‘½åæ³•
    function [7:0] calculateChecksum;
        input [31:0] data;
        begin
            calculateChecksum = data[7:0] ^ data[15:8] ^ 
                               data[23:16] ^ data[31:24];
        end
    endfunction

endmodule
```

### 6.2.2 æ¨¡å—åŒ–è®¾è®¡åŸåˆ™

æ¨¡å—åŒ–è®¾è®¡æ˜¯ç®¡ç†å¤æ‚æ€§çš„å…³é”®æ­¦å™¨ã€‚ä¸€ä¸ªç°ä»£NPUå¯èƒ½åŒ…å«æ•°ç™¾ä¸‡é—¨é€»è¾‘ï¼Œå¦‚æœæ²¡æœ‰è‰¯å¥½çš„æ¨¡å—åŒ–ï¼Œè¿™ç§å¤æ‚åº¦æ˜¯ä¸å¯ç®¡ç†çš„ã€‚æ¨¡å—åŒ–çš„æœ¬è´¨æ˜¯åˆ†è€Œæ²»ä¹‹â€”â€”å°†å¤æ‚ç³»ç»Ÿåˆ†è§£ä¸ºå¯ç®¡ç†çš„å°å—ï¼Œæ¯å—éƒ½æœ‰æ¸…æ™°çš„åŠŸèƒ½å’Œæ¥å£ã€‚

Google TPUçš„è®¾è®¡å›¢é˜Ÿåˆ†äº«è¿‡ä¸€ä¸ªç»éªŒï¼šä»–ä»¬å°†æ•´ä¸ªTPUåˆ†è§£ä¸ºçº¦200ä¸ªä¸»è¦æ¨¡å—ï¼Œæ¯ä¸ªæ¨¡å—çš„ä»£ç è¡Œæ•°æ§åˆ¶åœ¨1000-5000è¡Œä¹‹é—´ã€‚è¿™ä¸ªç²’åº¦æ—¢ä¿è¯äº†æ¨¡å—åŠŸèƒ½çš„å®Œæ•´æ€§ï¼Œåˆä¸ä¼šè¿‡äºå¤æ‚éš¾ä»¥ç†è§£ã€‚æ›´é‡è¦çš„æ˜¯ï¼Œè¿™ç§æ¨¡å—åŒ–ä½¿å¾—å¤šäººå¹¶è¡Œå¼€å‘æˆä¸ºå¯èƒ½â€”â€”ä¸åŒçš„å·¥ç¨‹å¸ˆå¯ä»¥åŒæ—¶å¼€å‘ä¸åŒçš„æ¨¡å—ï¼Œåªè¦æ¥å£å®šä¹‰æ¸…æ™°ã€‚

SystemVerilogçš„interfaceæ„é€ ä¸ºæ¨¡å—åŒ–è®¾è®¡æä¾›äº†å¼ºå¤§æ”¯æŒã€‚ç›¸æ¯”ä¼ ç»Ÿçš„ç«¯å£åˆ—è¡¨ï¼Œinterfaceå¯ä»¥å°†ç›¸å…³ä¿¡å·ç»„ç»‡åœ¨ä¸€èµ·ï¼Œå¤§å¤§ç®€åŒ–äº†æ¨¡å—é—´çš„è¿æ¥ã€‚åœ¨ä¸€ä¸ªå…¸å‹çš„NPUé¡¹ç›®ä¸­ï¼Œä½¿ç”¨interfaceå¯ä»¥å‡å°‘70%çš„è¿çº¿ä»£ç ï¼Œæ˜¾è‘—é™ä½è¿æ¥é”™è¯¯çš„å¯èƒ½æ€§ã€‚

```verilog
// è‰¯å¥½çš„æ¨¡å—åˆ’åˆ†ç¤ºä¾‹
module NpuComputeCluster #(
    parameter CLUSTER_ID = 0,
    parameter PE_ROWS = 4,
    parameter PE_COLS = 4
)(
    input  wire         clk,
    input  wire         rst_n,
    
    // æ ‡å‡†åŒ–æ¥å£
    NpuDataInterface.slave      data_if,
    NpuControlInterface.slave   ctrl_if,
    NpuConfigInterface.slave    cfg_if
);

    // ===== æ¨¡å—åŒ–åŸåˆ™ =====
    // 1. å•ä¸€èŒè´£ï¼šæ¯ä¸ªæ¨¡å—åªè´Ÿè´£ä¸€ä¸ªåŠŸèƒ½
    // 2. æ¥å£æ¸…æ™°ï¼šä½¿ç”¨SystemVerilog interface
    // 3. å‚æ•°åŒ–è®¾è®¡ï¼šä¾¿äºå¤ç”¨å’Œé…ç½®
    // 4. å±‚æ¬¡åŒ–ç»„ç»‡ï¼šè‡ªé¡¶å‘ä¸‹åˆ†è§£
    
    // å­æ¨¡å—å®ä¾‹åŒ–
    genvar row, col;
    generate
        for (row = 0; row < PE_ROWS; row = row + 1) begin : gen_pe_row
            for (col = 0; col < PE_COLS; col = col + 1) begin : gen_pe_col
                ProcessingElement #(
                    .PE_ID(row * PE_COLS + col),
                    .DATA_WIDTH(data_if.DATA_WIDTH)
                ) u_pe (
                    .clk        (clk),
                    .rst_n      (rst_n),
                    .north_i    (pe_north_conn[row][col]),
                    .south_o    (pe_south_conn[row][col]),
                    .west_i     (pe_west_conn[row][col]),
                    .east_o     (pe_east_conn[row][col]),
                    .config_i   (pe_config[row][col])
                );
            end
        end
    endgenerate
    
    // æœ¬åœ°æ§åˆ¶å™¨
    ClusterController #(
        .CLUSTER_ID(CLUSTER_ID)
    ) u_controller (
        .clk        (clk),
        .rst_n      (rst_n),
        .ctrl_if    (ctrl_if),
        .pe_enable  (pe_enable),
        .pe_mode    (pe_mode)
    );
    
    // æ•°æ®åˆ†å‘ç½‘ç»œ
    DataDistributionNetwork #(
        .NUM_PE(PE_ROWS * PE_COLS)
    ) u_data_network (
        .clk        (clk),
        .rst_n      (rst_n),
        .data_if    (data_if),
        .pe_data    (pe_data_conn)
    );

endmodule

// SystemVerilog Interfaceå®šä¹‰
interface NpuDataInterface #(
    parameter DATA_WIDTH = 256,
    parameter ADDR_WIDTH = 32
);
    logic [DATA_WIDTH-1:0]  data;
    logic [ADDR_WIDTH-1:0]  addr;
    logic                   valid;
    logic                   ready;
    
    modport master (
        output data, addr, valid,
        input  ready
    );
    
    modport slave (
        input  data, addr, valid,
        output ready
    );
endinterface
```

### 6.2.3 å¯ç»¼åˆRTLç¼–ç å‡†åˆ™

å¯ç»¼åˆæ€§æ˜¯RTLä»£ç çš„åŸºæœ¬è¦æ±‚ï¼Œä½†ä»¤äººæƒŠè®¶çš„æ˜¯ï¼Œè®¸å¤šåˆå­¦è€…ç”šè‡³æœ‰ç»éªŒçš„å·¥ç¨‹å¸ˆéƒ½ä¼šçŠ¯å¯ç»¼åˆæ€§é”™è¯¯ã€‚è¿™äº›é”™è¯¯çš„åæœå¯èƒ½å¾ˆä¸¥é‡â€”â€”è½»åˆ™å¯¼è‡´ç»¼åˆç»“æœä¸ä»¿çœŸä¸ä¸€è‡´ï¼Œé‡åˆ™æŸäº›åŠŸèƒ½å®Œå…¨æ— æ³•å®ç°ã€‚

ä¸€ä¸ªçœŸå®çš„æ¡ˆä¾‹ï¼šæŸåˆåˆ›å…¬å¸çš„NPUé¡¹ç›®åœ¨ä»¿çœŸé˜¶æ®µä¸€åˆ‡æ­£å¸¸ï¼Œä½†ç»¼åˆåå‘ç°é¢ç§¯æ¯”é¢„æœŸå¤§äº†30%ã€‚ç»è¿‡åˆ†æå‘ç°ï¼ŒåŸå› æ˜¯å¤§é‡ä½¿ç”¨äº†ä¸å½“çš„ç¼–ç æ–¹å¼å¯¼è‡´ç»¼åˆå·¥å…·æ¨æ–­å‡ºäº†ä¸å¿…è¦çš„é”å­˜å™¨ã€‚è¿™ä¸ªé—®é¢˜çš„ä¿®å¤èŠ±è´¹äº†ä¸¤å‘¨æ—¶é—´ï¼Œä¸¥é‡å½±å“äº†é¡¹ç›®è¿›åº¦ã€‚

å¯ç»¼åˆRTLç¼–ç çš„æ ¸å¿ƒåŸåˆ™åŒ…æ‹¬ï¼š1ï¼‰æ˜ç¡®åŒºåˆ†æ—¶åºé€»è¾‘å’Œç»„åˆé€»è¾‘ï¼›2ï¼‰é¿å…äº§ç”Ÿé”å­˜å™¨ï¼ˆé™¤éæ˜ç¡®éœ€è¦ï¼‰ï¼›3ï¼‰ç¡®ä¿æ‰€æœ‰æ¡ä»¶åˆ†æ”¯éƒ½æœ‰æ˜ç¡®çš„èµ‹å€¼ï¼›4ï¼‰ä½¿ç”¨ç»¼åˆå·¥å…·å‹å¥½çš„ç¼–ç æ¨¡å¼ã€‚ä¸‹é¢çš„ä»£ç å±•ç¤ºäº†è¿™äº›åŸåˆ™çš„å…·ä½“åº”ç”¨ï¼š

```verilog
// ===== å¯ç»¼åˆRTLç¼–ç ç¤ºä¾‹ =====

module SynthesizableDesign (
    input  wire         clk,
    input  wire         rst_n,
    input  wire [7:0]   data_in,
    input  wire         data_valid,
    output reg  [15:0]  data_out,
    output reg          data_ready
);

    // 1. æ—¶åºé€»è¾‘ï¼šç»Ÿä¸€ä½¿ç”¨éé˜»å¡èµ‹å€¼
    reg [7:0] data_reg_q;
    reg [2:0] state_q;
    
    always @(posedge clk or negedge rst_n) begin
        if (!rst_n) begin
            data_reg_q <= 8'h00;
            state_q <= 3'b000;
        end else begin
            data_reg_q <= data_in;    // éé˜»å¡èµ‹å€¼
            state_q <= next_state;     // éé˜»å¡èµ‹å€¼
        end
    end
    
    // 2. ç»„åˆé€»è¾‘ï¼šä½¿ç”¨é˜»å¡èµ‹å€¼ï¼Œå®Œæ•´çš„æ¡ä»¶è¦†ç›–
    reg [2:0] next_state;
    reg [15:0] compute_result;
    
    always @(*) begin
        // é»˜è®¤èµ‹å€¼ï¼Œé¿å…é”å­˜å™¨
        next_state = state_q;
        compute_result = 16'h0000;
        data_ready = 1'b0;
        
        case (state_q)
            3'b000: begin  // IDLE
                if (data_valid) begin
                    next_state = 3'b001;
                end
            end
            
            3'b001: begin  // COMPUTE
                compute_result = {data_reg_q, data_in};  // é˜»å¡èµ‹å€¼
                next_state = 3'b010;
            end
            
            3'b010: begin  // OUTPUT
                data_ready = 1'b1;
                if (data_valid) begin
                    next_state = 3'b001;
                end else begin
                    next_state = 3'b000;
                end
            end
            
            default: begin  // å¿…é¡»æœ‰defaultåˆ†æ”¯
                next_state = 3'b000;
            end
        endcase
    end
    
    // 3. è¾“å‡ºå¯„å­˜å™¨åŒ–ï¼Œæ”¹å–„æ—¶åº
    always @(posedge clk or negedge rst_n) begin
        if (!rst_n) begin
            data_out <= 16'h0000;
        end else begin
            data_out <= compute_result;
        end
    end
    
    // 4. é¿å…çš„å†™æ³•ç¤ºä¾‹ï¼ˆæ³¨é‡Šå½¢å¼ï¼‰
    // initial begin              // ä¸å¯ç»¼åˆ
    //     data_out = 0;
    // end
    
    // always @(data_in) begin    // ä¸å®Œæ•´çš„æ•æ„Ÿåˆ—è¡¨
    //     result = data_in + offset;
    // end
    
    // #10 data_out = result;     // å»¶æ—¶è¯­å¥ä¸å¯ç»¼åˆ

endmodule

// 5. æ¨èçš„å‚æ•°åŒ–ç§»ä½å™¨å®ç°
module ParametricShifter #(
    parameter WIDTH = 32,
    parameter SHIFT_WIDTH = 5
)(
    input  wire [WIDTH-1:0]         data_in,
    input  wire [SHIFT_WIDTH-1:0]   shift_amount,
    input  wire                     shift_dir,  // 0: left, 1: right
    output wire [WIDTH-1:0]         data_out
);

    // ä½¿ç”¨generateå®ç°å¯é…ç½®çš„ç§»ä½å™¨
    wire [WIDTH-1:0] shift_stages [SHIFT_WIDTH:0];
    assign shift_stages[0] = data_in;
    
    genvar i;
    generate
        for (i = 0; i < SHIFT_WIDTH; i = i + 1) begin : gen_shift
            assign shift_stages[i+1] = shift_amount[i] ? 
                (shift_dir ? 
                    (shift_stages[i] >> (1 << i)) : 
                    (shift_stages[i] << (1 << i))) : 
                shift_stages[i];
        end
    endgenerate
    
    assign data_out = shift_stages[SHIFT_WIDTH];

endmodule
```

### 6.2.4 RTLç¼–ç åä¾‹ï¼ˆAnti-patternsï¼‰

> **âš ï¸ å¸¸è§çš„RTLç¼–ç é”™è¯¯ç¤ºä¾‹ï¼š**

```verilog
// âŒ é”™è¯¯ç¤ºä¾‹1ï¼šäº§ç”Ÿé”å­˜å™¨çš„ç»„åˆé€»è¾‘
module bad_latch_example (
    input wire [1:0] sel,
    input wire [7:0] a, b, c,
    output reg [7:0] out
);
    // é”™è¯¯ï¼šä¸å®Œæ•´çš„æ¡ä»¶è¦†ç›–ä¼šäº§ç”Ÿé”å­˜å™¨
    always @(*) begin
        case (sel)
            2'b00: out = a;
            2'b01: out = b;
            2'b10: out = c;
            // ç¼ºå°‘defaultæˆ–2'b11çš„æƒ…å†µï¼
        endcase
    end
endmodule

// âœ… æ­£ç¡®åšæ³•ï¼šå®Œæ•´çš„æ¡ä»¶è¦†ç›–
module good_comb_example (
    input wire [1:0] sel,
    input wire [7:0] a, b, c,
    output reg [7:0] out
);
    always @(*) begin
        case (sel)
            2'b00: out = a;
            2'b01: out = b;
            2'b10: out = c;
            default: out = 8'h00;  // å¿…é¡»æœ‰default
        endcase
    end
endmodule

// âŒ é”™è¯¯ç¤ºä¾‹2ï¼šé˜»å¡ä¸éé˜»å¡èµ‹å€¼æ··ç”¨
module bad_assignment_mix (
    input wire clk, rst_n,
    input wire [7:0] d,
    output reg [7:0] q
);
    reg [7:0] temp;
    
    always @(posedge clk or negedge rst_n) begin
        if (!rst_n) begin
            temp = 8'h00;    // é”™è¯¯ï¼šæ—¶åºé€»è¾‘ä¸­ä½¿ç”¨é˜»å¡èµ‹å€¼
            q <= 8'h00;
        end else begin
            temp = d;        // é”™è¯¯ï¼šæ··ç”¨èµ‹å€¼ç±»å‹
            q <= temp;       // ä¼šå¯¼è‡´ä»¿çœŸä¸ç»¼åˆä¸ä¸€è‡´
        end
    end
endmodule

// âœ… æ­£ç¡®åšæ³•ï¼šæ—¶åºé€»è¾‘ç»Ÿä¸€ä½¿ç”¨éé˜»å¡èµ‹å€¼
module good_sequential (
    input wire clk, rst_n,
    input wire [7:0] d,
    output reg [7:0] q
);
    reg [7:0] temp;
    
    always @(posedge clk or negedge rst_n) begin
        if (!rst_n) begin
            temp <= 8'h00;
            q <= 8'h00;
        end else begin
            temp <= d;
            q <= temp;
        end
    end
endmodule

// âŒ é”™è¯¯ç¤ºä¾‹3ï¼šç»„åˆé€»è¾‘ç¯è·¯
module bad_comb_loop (
    input wire enable,
    input wire [7:0] data_in,
    output wire [7:0] data_out
);
    wire [7:0] internal;
    
    // é”™è¯¯ï¼šåˆ›å»ºäº†ç»„åˆé€»è¾‘ç¯è·¯
    assign internal = enable ? data_in : data_out;
    assign data_out = internal + 1;
    // è¿™ä¼šå¯¼è‡´ä»¿çœŸæ—¶å‡ºç°Xæ€ä¼ æ’­ï¼Œç»¼åˆæ—¶å‡ºç°timing loop
endmodule

// âœ… æ­£ç¡®åšæ³•ï¼šæ‰“ç ´ç»„åˆç¯è·¯
module good_registered (
    input wire clk, rst_n,
    input wire enable,
    input wire [7:0] data_in,
    output reg [7:0] data_out
);
    always @(posedge clk or negedge rst_n) begin
        if (!rst_n)
            data_out <= 8'h00;
        else if (enable)
            data_out <= data_in + 1;
    end
endmodule
```

> **è¿™äº›é”™è¯¯çš„å±å®³ï¼š**
- **é”å­˜å™¨ï¼š**å¯¹æ¯›åˆºæ•æ„Ÿï¼Œæ—¶åºåˆ†æå›°éš¾ï¼ŒåŠŸè€—é«˜ï¼Œæµ‹è¯•è¦†ç›–ç‡ä½
- **èµ‹å€¼æ··ç”¨ï¼š**ä»¿çœŸè¡Œä¸ºä¸ç»¼åˆç»“æœä¸ä¸€è‡´ï¼Œå¯¼è‡´ç¡…å‰éªŒè¯å¤±æ•ˆ
- **ç»„åˆç¯è·¯ï¼š**äº§ç”ŸæŒ¯è¡ï¼Œæ—¶åºæ— æ³•æ”¶æ•›ï¼ŒèŠ¯ç‰‡åŠŸèƒ½å¤±æ•ˆ
- **é¢„é˜²æªæ–½ï¼š**ä½¿ç”¨lintå·¥å…·ï¼ˆå¦‚Spyglassï¼‰åœ¨æ—©æœŸå‘ç°è¿™äº›é—®é¢˜

## 6.3 æ—¶é’ŸåŸŸè®¾è®¡

NPUé€šå¸¸åŒ…å«å¤šä¸ªæ—¶é’ŸåŸŸï¼Œæ­£ç¡®çš„è·¨æ—¶é’ŸåŸŸ(CDC)è®¾è®¡å¯¹ç³»ç»Ÿç¨³å®šæ€§è‡³å…³é‡è¦ã€‚æ—¶é’ŸåŸŸå°±åƒæ˜¯ä¸åŒçš„å›½å®¶ï¼Œæ¯ä¸ªå›½å®¶éƒ½æœ‰è‡ªå·±çš„æ—¶åŒºå’Œè¯­è¨€ï¼Œè·¨è¶Šè¾¹ç•Œæ—¶éœ€è¦"ç¿»è¯‘"å’Œ"åŒæ­¥"ã€‚åœ¨NPUä¸­ï¼Œè¿™ç§"è¾¹ç•Œ"çš„å¤„ç†ä¸å½“å¯èƒ½å¯¼è‡´æ•°æ®ä¸¢å¤±ã€äºšç¨³æ€ç”šè‡³ç³»ç»Ÿå´©æºƒã€‚

ä¸€ä¸ªå…¸å‹çš„NPUå¯èƒ½åŒ…å«5-10ä¸ªæ—¶é’ŸåŸŸï¼šè®¡ç®—æ ¸å¿ƒå¯èƒ½è¿è¡Œåœ¨800MHz-1.5GHzï¼Œç‰‡ä¸Šç½‘ç»œåœ¨400-600MHzï¼Œå­˜å‚¨æ§åˆ¶å™¨åœ¨200-400MHzï¼Œé…ç½®æ¥å£åœ¨100MHzï¼Œè¿˜æœ‰å„ç§å¤–è®¾æ¥å£çš„æ—¶é’Ÿã€‚è¿™äº›æ—¶é’ŸåŸŸçš„åˆ’åˆ†ä¸æ˜¯éšæ„çš„ï¼Œè€Œæ˜¯åŸºäºå„ä¸ªæ¨¡å—çš„æ€§èƒ½éœ€æ±‚ã€åŠŸè€—é™åˆ¶å’Œç‰©ç†å®ç°éš¾åº¦çš„ç»¼åˆè€ƒè™‘ã€‚

Intelåœ¨å…¶AIåŠ é€Ÿå™¨ä¸­é‡‡ç”¨äº†ä¸€ç§åˆ›æ–°çš„æ–¹æ³•ï¼šGALSï¼ˆGlobally Asynchronous, Locally Synchronousï¼‰æ¶æ„ã€‚æ¯ä¸ªè®¡ç®—é›†ç¾¤å†…éƒ¨æ˜¯åŒæ­¥çš„ï¼Œä½†é›†ç¾¤ä¹‹é—´æ˜¯å¼‚æ­¥é€šä¿¡çš„ã€‚è¿™ç§è®¾è®¡å…è®¸ä¸åŒçš„é›†ç¾¤æ ¹æ®å·¥ä½œè´Ÿè½½ç‹¬ç«‹è°ƒæ•´é¢‘ç‡ï¼Œä»è€Œå®ç°æ›´ç²¾ç»†çš„åŠŸè€—ç®¡ç†ã€‚è¿™ç§æ–¹æ³•çš„æŒ‘æˆ˜åœ¨äºå¼‚æ­¥æ¥å£çš„è®¾è®¡å’ŒéªŒè¯å¤æ‚åº¦æ˜¾è‘—å¢åŠ ã€‚

### 6.3.1 æ—¶é’ŸåŸŸåˆ’åˆ†

æ—¶é’ŸåŸŸåˆ’åˆ†çš„è‰ºæœ¯åœ¨äºæ‰¾åˆ°æ€§èƒ½ã€åŠŸè€—å’Œå¤æ‚åº¦ä¹‹é—´çš„å¹³è¡¡ç‚¹ã€‚è¿‡å¤šçš„æ—¶é’ŸåŸŸä¼šå¢åŠ CDCçš„å¤æ‚åº¦å’ŒéªŒè¯éš¾åº¦ï¼Œè¿‡å°‘çš„æ—¶é’ŸåŸŸåˆä¼šé™åˆ¶ç³»ç»Ÿçš„çµæ´»æ€§å’Œèƒ½æ•ˆä¼˜åŒ–ç©ºé—´ã€‚Appleçš„Neural Engineé‡‡ç”¨äº†ä¸€ç§ç²¾å·§çš„è®¾è®¡ï¼šåœ¨é«˜è´Ÿè½½æ—¶æ‰€æœ‰æ¨¡å—è¿è¡Œåœ¨é«˜é¢‘ç‡ï¼Œåœ¨ä½è´Ÿè½½æ—¶éƒ¨åˆ†æ¨¡å—å¯ä»¥é™é¢‘ç”šè‡³å…³é—­ï¼Œè¿™ç§åŠ¨æ€è°ƒæ•´å®ç°äº†æä½³çš„èƒ½æ•ˆæ¯”ã€‚

```verilog
// NPUå…¸å‹æ—¶é’ŸåŸŸåˆ’åˆ†
module NpuClockDomains (
    // å¤šæ—¶é’Ÿè¾“å…¥
    input wire clk_sys,          // ç³»ç»Ÿæ—¶é’Ÿ (1GHz)
    input wire clk_noc,          // NoCæ—¶é’Ÿ (800MHz)
    input wire clk_ddr,          // DDRæ—¶é’Ÿ (2.4GHz)
    input wire clk_cfg,          // é…ç½®æ—¶é’Ÿ (100MHz)
    input wire clk_dbg,          // è°ƒè¯•æ—¶é’Ÿ (50MHz)
    
    input wire rst_n
);

    // ===== æ—¶é’ŸåŸŸåŠŸèƒ½åˆ’åˆ† =====
    // 1. è®¡ç®—åŸŸ (clk_sys)
    //    - MACé˜µåˆ—
    //    - å‘é‡å¤„ç†å•å…ƒ
    //    - æœ¬åœ°SRAM
    
    // 2. äº’è¿åŸŸ (clk_noc)
    //    - ç‰‡ä¸Šç½‘ç»œ
    //    - DMAæ§åˆ¶å™¨
    //    - å…¨å±€ç¼“å†²åŒº
    
    // 3. å­˜å‚¨åŸŸ (clk_ddr)
    //    - DDRæ§åˆ¶å™¨
    //    - PHYæ¥å£
    
    // 4. ä½é€ŸåŸŸ (clk_cfg)
    //    - é…ç½®å¯„å­˜å™¨
    //    - ä¸­æ–­æ§åˆ¶å™¨
    //    - ç”µæºç®¡ç†
    
    // 5. è°ƒè¯•åŸŸ (clk_dbg)
    //    - è°ƒè¯•æ¥å£
    //    - æ€§èƒ½è®¡æ•°å™¨
    //    - Traceç¼“å†²åŒº

endmodule
```

### 6.3.2 CDCåŒæ­¥å™¨è®¾è®¡

è·¨æ—¶é’ŸåŸŸåŒæ­¥å™¨æ˜¯CDCè®¾è®¡çš„æ ¸å¿ƒã€‚ä¸€ä¸ªè®¾è®¡ä¸å½“çš„åŒæ­¥å™¨å¯èƒ½åœ¨å®éªŒå®¤ç¯å¢ƒä¸‹å·¥ä½œæ­£å¸¸ï¼Œä½†åœ¨å®é™…äº§å“ä¸­å‡ºç°é—´æ­‡æ€§æ•…éšœã€‚è¿™ç§é—®é¢˜çš„è¯Šæ–­æå…¶å›°éš¾ï¼Œå› ä¸ºå®ƒå¯èƒ½åªåœ¨ç‰¹å®šçš„æ¸©åº¦ã€ç”µå‹å’Œæ—¶åºæ¡ä»¶ä¸‹å‡ºç°ã€‚ä¸€ä¸ªè‘—åçš„æ¡ˆä¾‹æ˜¯Intel Pentiumçš„FDIV bugï¼Œè™½ç„¶ä¸æ˜¯CDCé—®é¢˜ï¼Œä½†å®ƒå±•ç¤ºäº†ä¸€ä¸ªå°é”™è¯¯å¯èƒ½å¸¦æ¥çš„å·¨å¤§æŸå¤±ã€‚

```verilog
// 1. å•æ¯”ç‰¹ä¿¡å·åŒæ­¥å™¨ï¼ˆ2çº§è§¦å‘å™¨ï¼‰
module SyncBit #(
    parameter SYNC_STAGES = 2  // å¯é…ç½®åŒæ­¥çº§æ•°
)(
    input  wire clk_dst,
    input  wire rst_dst_n,
    input  wire data_in,
    output wire data_out
);

    reg [SYNC_STAGES-1:0] sync_regs;
    
    always @(posedge clk_dst or negedge rst_dst_n) begin
        if (!rst_dst_n) begin
            sync_regs <= {SYNC_STAGES{1'b0}};
        end else begin
            sync_regs <= {sync_regs[SYNC_STAGES-2:0], data_in};
        end
    end
    
    assign data_out = sync_regs[SYNC_STAGES-1];

endmodule

// 2. å¤šæ¯”ç‰¹æ•°æ®CDC - æ¡æ‰‹åè®®
module HandshakeCDC #(
    parameter DATA_WIDTH = 32
)(
    // æºæ—¶é’ŸåŸŸ
    input  wire                     clk_src,
    input  wire                     rst_src_n,
    input  wire [DATA_WIDTH-1:0]    data_src,
    input  wire                     valid_src,
    output wire                     ready_src,
    
    // ç›®æ ‡æ—¶é’ŸåŸŸ
    input  wire                     clk_dst,
    input  wire                     rst_dst_n,
    output wire [DATA_WIDTH-1:0]    data_dst,
    output wire                     valid_dst,
    input  wire                     ready_dst
);

    // æºåŸŸï¼šæ•°æ®å¯„å­˜å’Œè¯·æ±‚ç”Ÿæˆ
    reg [DATA_WIDTH-1:0] data_hold_q;
    reg req_q;
    wire ack_sync_src;
    
    always @(posedge clk_src or negedge rst_src_n) begin
        if (!rst_src_n) begin
            data_hold_q <= {DATA_WIDTH{1'b0}};
            req_q <= 1'b0;
        end else begin
            if (valid_src && ready_src) begin
                data_hold_q <= data_src;
                req_q <= 1'b1;
            end else if (ack_sync_src) begin
                req_q <= 1'b0;
            end
        end
    end
    
    assign ready_src = !req_q || ack_sync_src;
    
    // è¯·æ±‚ä¿¡å·åŒæ­¥åˆ°ç›®æ ‡åŸŸ
    wire req_sync_dst;
    SyncBit u_req_sync (
        .clk_dst    (clk_dst),
        .rst_dst_n  (rst_dst_n),
        .data_in    (req_q),
        .data_out   (req_sync_dst)
    );
    
    // ç›®æ ‡åŸŸï¼šæ¥æ”¶æ•°æ®å’Œåº”ç­”ç”Ÿæˆ
    reg ack_q;
    reg req_sync_d1;
    
    always @(posedge clk_dst or negedge rst_dst_n) begin
        if (!rst_dst_n) begin
            ack_q <= 1'b0;
            req_sync_d1 <= 1'b0;
        end else begin
            req_sync_d1 <= req_sync_dst;
            
            if (req_sync_dst && !req_sync_d1) begin  // ä¸Šå‡æ²¿æ£€æµ‹
                ack_q <= 1'b1;
            end else if (!req_sync_dst) begin
                ack_q <= 1'b0;
            end
        end
    end
    
    assign data_dst = data_hold_q;  // æ•°æ®ä¿æŒç¨³å®š
    assign valid_dst = req_sync_dst && !ack_q;
    
    // åº”ç­”ä¿¡å·åŒæ­¥å›æºåŸŸ
    SyncBit u_ack_sync (
        .clk_dst    (clk_src),
        .rst_dst_n  (rst_src_n),
        .data_in    (ack_q),
        .data_out   (ack_sync_src)
    );

endmodule

// 3. å¼‚æ­¥FIFOå®ç°
module AsyncFIFO #(
    parameter DATA_WIDTH = 32,
    parameter ADDR_WIDTH = 4,
    parameter DEPTH = 16
)(
    // å†™æ—¶é’ŸåŸŸ
    input  wire                     wr_clk,
    input  wire                     wr_rst_n,
    input  wire                     wr_en,
    input  wire [DATA_WIDTH-1:0]    wr_data,
    output wire                     wr_full,
    
    // è¯»æ—¶é’ŸåŸŸ
    input  wire                     rd_clk,
    input  wire                     rd_rst_n,
    input  wire                     rd_en,
    output wire [DATA_WIDTH-1:0]    rd_data,
    output wire                     rd_empty
);

    // åŒç«¯å£RAM
    reg [DATA_WIDTH-1:0] mem [DEPTH-1:0];
    
    // å†™æŒ‡é’ˆï¼ˆäºŒè¿›åˆ¶å’Œæ ¼é›·ç ï¼‰
    reg [ADDR_WIDTH:0] wr_ptr_bin_q;
    reg [ADDR_WIDTH:0] wr_ptr_gray_q;
    wire [ADDR_WIDTH:0] wr_ptr_bin_next;
    wire [ADDR_WIDTH:0] wr_ptr_gray_next;
    
    // è¯»æŒ‡é’ˆï¼ˆäºŒè¿›åˆ¶å’Œæ ¼é›·ç ï¼‰
    reg [ADDR_WIDTH:0] rd_ptr_bin_q;
    reg [ADDR_WIDTH:0] rd_ptr_gray_q;
    wire [ADDR_WIDTH:0] rd_ptr_bin_next;
    wire [ADDR_WIDTH:0] rd_ptr_gray_next;
    
    // åŒæ­¥åçš„æŒ‡é’ˆ
    wire [ADDR_WIDTH:0] wr_ptr_gray_sync;
    wire [ADDR_WIDTH:0] rd_ptr_gray_sync;
    
    // äºŒè¿›åˆ¶è½¬æ ¼é›·ç 
    function [ADDR_WIDTH:0] bin2gray(input [ADDR_WIDTH:0] bin);
        bin2gray = bin ^ (bin >> 1);
    endfunction
    
    // æ ¼é›·ç è½¬äºŒè¿›åˆ¶
    function [ADDR_WIDTH:0] gray2bin(input [ADDR_WIDTH:0] gray);
        integer i;
        begin
            gray2bin[ADDR_WIDTH] = gray[ADDR_WIDTH];
            for (i = ADDR_WIDTH-1; i >= 0; i = i-1) begin
                gray2bin[i] = gray2bin[i+1] ^ gray[i];
            end
        end
    endfunction
    
    // å†™é€»è¾‘
    assign wr_ptr_bin_next = wr_ptr_bin_q + (wr_en && !wr_full);
    assign wr_ptr_gray_next = bin2gray(wr_ptr_bin_next);
    
    always @(posedge wr_clk or negedge wr_rst_n) begin
        if (!wr_rst_n) begin
            wr_ptr_bin_q <= 0;
            wr_ptr_gray_q <= 0;
        end else begin
            wr_ptr_bin_q <= wr_ptr_bin_next;
            wr_ptr_gray_q <= wr_ptr_gray_next;
            
            if (wr_en && !wr_full) begin
                mem[wr_ptr_bin_q[ADDR_WIDTH-1:0]] <= wr_data;
            end
        end
    end
    
    // è¯»é€»è¾‘
    assign rd_ptr_bin_next = rd_ptr_bin_q + (rd_en && !rd_empty);
    assign rd_ptr_gray_next = bin2gray(rd_ptr_bin_next);
    
    always @(posedge rd_clk or negedge rd_rst_n) begin
        if (!rd_rst_n) begin
            rd_ptr_bin_q <= 0;
            rd_ptr_gray_q <= 0;
        end else begin
            rd_ptr_bin_q <= rd_ptr_bin_next;
            rd_ptr_gray_q <= rd_ptr_gray_next;
        end
    end
    
    assign rd_data = mem[rd_ptr_bin_q[ADDR_WIDTH-1:0]];
    
    // æŒ‡é’ˆåŒæ­¥
    SyncBus #(.WIDTH(ADDR_WIDTH+1)) u_wr2rd_sync (
        .clk_dst    (rd_clk),
        .rst_dst_n  (rd_rst_n),
        .data_in    (wr_ptr_gray_q),
        .data_out   (wr_ptr_gray_sync)
    );
    
    SyncBus #(.WIDTH(ADDR_WIDTH+1)) u_rd2wr_sync (
        .clk_dst    (wr_clk),
        .rst_dst_n  (wr_rst_n),
        .data_in    (rd_ptr_gray_q),
        .data_out   (rd_ptr_gray_sync)
    );
    
    // ç©ºæ»¡åˆ¤æ–­
    assign wr_full = (wr_ptr_gray_next == {~rd_ptr_gray_sync[ADDR_WIDTH:ADDR_WIDTH-1], 
                                            rd_ptr_gray_sync[ADDR_WIDTH-2:0]});
    assign rd_empty = (rd_ptr_gray_q == wr_ptr_gray_sync);

endmodule
```

### 6.3.3 CDCæ–¹æ¡ˆå¯¹æ¯”ä¸é€‰æ‹©

| æ–¹æ¡ˆ | å»¶è¿Ÿ | ååé‡ | é¢ç§¯å¼€é”€ | è®¾è®¡å¤æ‚åº¦ | é€‚ç”¨åœºæ™¯ |
|------|------|--------|----------|------------|----------|
| ä¸¤çº§åŒæ­¥å™¨ | å›ºå®š2-3å‘¨æœŸ | ä½ | æœ€å° | ä½ | å•æ¯”ç‰¹æ§åˆ¶ä¿¡å· |
| æ¡æ‰‹åè®® | å¯å˜(4-10å‘¨æœŸ) | ä¸­ | ä¸­ç­‰ | ä¸­ | å¤šæ¯”ç‰¹æ•°æ®ã€å‘½ä»¤ä¼ è¾“ |
| å¼‚æ­¥FIFO | é«˜(æ·±åº¦ç›¸å…³) | é«˜ | è¾ƒå¤§ | é«˜ | å¤§é‡è¿ç»­æ•°æ®æµ |

> **âš ï¸ CDCè®¾è®¡é™·é˜±è­¦å‘Šï¼š**
- **äºšç¨³æ€é—®é¢˜ï¼š**CDCæ˜¯èŠ¯ç‰‡è®¾è®¡ä¸­æœ€éš¾è°ƒè¯•çš„é—®é¢˜ä¹‹ä¸€ï¼Œæ•…éšœç°è±¡å¶å‘ä¸”éš¾ä»¥å¤ç°
- **æ¯›åˆºä¼ æ’­ï¼š**ç»„åˆé€»è¾‘è¾“å‡ºç›´æ¥è·¨æ—¶é’ŸåŸŸä¼šå¯¼è‡´æ¯›åˆºä¼ æ’­ï¼Œå¿…é¡»å…ˆå¯„å­˜
- **æ ¼é›·ç è¦æ±‚ï¼š**å¤šæ¯”ç‰¹è®¡æ•°å™¨è·¨æ—¶é’ŸåŸŸå¿…é¡»ä½¿ç”¨æ ¼é›·ç ï¼Œå¦åˆ™ä¼šäº§ç”Ÿé”™è¯¯
- **éªŒè¯æŒ‘æˆ˜ï¼š**å¸¸è§„ä»¿çœŸéš¾ä»¥å‘ç°CDCé—®é¢˜ï¼Œéœ€è¦ä¸“é—¨çš„CDCéªŒè¯å·¥å…·

## 6.4 å¤ä½ç­–ç•¥

åˆç†çš„å¤ä½ç­–ç•¥å¯¹NPUçš„å¯é æ€§å’ŒåŠŸèƒ½æ­£ç¡®æ€§è‡³å…³é‡è¦ã€‚éœ€è¦è€ƒè™‘å¤ä½æ ‘çš„åˆ†å¸ƒã€åŒæ­¥ã€æ—¶åºå’ŒåŠŸè€—ã€‚å¤ä½å°±åƒæ˜¯ç³»ç»Ÿçš„"é‡å¯æŒ‰é’®"ï¼Œä½†åœ¨ç¡¬ä»¶ä¸–ç•Œé‡Œï¼Œè¿™ä¸ªçœ‹ä¼¼ç®€å•çš„åŠŸèƒ½å´è•´å«ç€è®¸å¤šå¾®å¦™ä¹‹å¤„ã€‚

ä¸€ä¸ªæœ‰è¶£çš„å†å²æ¡ˆä¾‹ï¼šAMDçš„æŸæ¬¾GPUåœ¨å‘å¸ƒåè¢«å‘ç°å­˜åœ¨"é»‘å±"é—®é¢˜ï¼Œæœ€ç»ˆè¿½æº¯åˆ°å¤ä½æ—¶åºè®¾è®¡ä¸å½“â€”â€”æŸäº›æ¨¡å—åœ¨å¤ä½é‡Šæ”¾åéœ€è¦é¢å¤–çš„åˆå§‹åŒ–æ—¶é—´ï¼Œä½†ç³»ç»Ÿå´è¿‡æ—©åœ°å¼€å§‹äº†æ­£å¸¸æ“ä½œã€‚è¿™ä¸ªé—®é¢˜åœ¨å®éªŒå®¤ç¯å¢ƒä¸‹å¾ˆéš¾å¤ç°ï¼Œåªæœ‰åœ¨ç‰¹å®šçš„æ¸©åº¦å’Œç”µå‹æ¡ä»¶ä¸‹æ‰ä¼šå‡ºç°ï¼Œè¿™ç»™è°ƒè¯•å¸¦æ¥äº†å·¨å¤§æŒ‘æˆ˜ã€‚

ç°ä»£NPUçš„å¤ä½ç­–ç•¥è¶Šæ¥è¶Šå¤æ‚ã€‚é™¤äº†ä¼ ç»Ÿçš„å…¨å±€å¤ä½ï¼Œè¿˜æœ‰å„ç§ç²¾ç»†åŒ–çš„å¤ä½æœºåˆ¶ï¼šè½¯å¤ä½ï¼ˆåªå¤ä½çŠ¶æ€æœºè€Œä¿ç•™æ•°æ®ï¼‰ã€éƒ¨åˆ†å¤ä½ï¼ˆåªå¤ä½ç‰¹å®šæ¨¡å—ï¼‰ã€æ¸©å¤ä½ï¼ˆä¿ç•™å…³é”®é…ç½®ï¼‰ç­‰ã€‚è¿™äº›å¤ä½ç±»å‹çš„å­˜åœ¨æ˜¯ä¸ºäº†å¹³è¡¡ç³»ç»Ÿæ¢å¤æ—¶é—´å’Œæ•°æ®ä¿æŠ¤çš„éœ€æ±‚ã€‚ä¾‹å¦‚ï¼Œåœ¨è¾¹ç¼˜è®¡ç®—åœºæ™¯ä¸­ï¼Œé¢‘ç¹çš„å…¨å±€å¤ä½ä¼šå¯¼è‡´ä¸å¯æ¥å—çš„æœåŠ¡ä¸­æ–­ï¼Œå› æ­¤éœ€è¦æ›´ç²¾ç»†çš„å¤ä½ç­–ç•¥ã€‚

### 6.4.1 å¤ä½ç±»å‹é€‰æ‹©

é€‰æ‹©åˆé€‚çš„å¤ä½ç±»å‹å°±åƒé€‰æ‹©äº¤é€šå·¥å…·â€”â€”æ²¡æœ‰ç»å¯¹çš„å¥½åï¼Œåªæœ‰æœ€é€‚åˆç‰¹å®šåœºæ™¯çš„é€‰æ‹©ã€‚å·¥ç¨‹å¸ˆä»¬ç»å¸¸ä¸º"åŒæ­¥å¤ä½"è¿˜æ˜¯"å¼‚æ­¥å¤ä½"äº‰è®ºä¸ä¼‘ï¼Œä½†å®è·µè¯æ˜ï¼Œ"å¼‚æ­¥å¤ä½åŒæ­¥é‡Šæ”¾"æ˜¯ä¸€ä¸ªå…¼é¡¾ä¸¤è€…ä¼˜ç‚¹çš„ç†æƒ³é€‰æ‹©ã€‚

| å¤ä½ç±»å‹ | ä¼˜ç‚¹ | ç¼ºç‚¹ | é€‚ç”¨åœºæ™¯ |
|----------|------|------|----------|
| åŒæ­¥å¤ä½ | æ— äºšç¨³æ€é—®é¢˜ã€æ—¶åºå®¹æ˜“æ»¡è¶³ | éœ€è¦æ—¶é’Ÿã€å¤ä½å»¶è¿Ÿå¤§ | æ•°æ®é€šè·¯ã€çŠ¶æ€æœº |
| å¼‚æ­¥å¤ä½ | å“åº”å¿«ã€ä¸éœ€è¦æ—¶é’Ÿ | é‡Šæ”¾æ—¶å¯èƒ½äº§ç”Ÿäºšç¨³æ€ | æ§åˆ¶å¯„å­˜å™¨ã€é…ç½®æ¨¡å— |
| å¼‚æ­¥å¤ä½åŒæ­¥é‡Šæ”¾ | ç»“åˆä¸¤è€…ä¼˜ç‚¹ | è®¾è®¡å¤æ‚åº¦å¢åŠ  | æ¨èçš„é»˜è®¤é€‰æ‹© |

> **ä¸ºä»€ä¹ˆéœ€è¦"å¼‚æ­¥å¤ä½åŒæ­¥é‡Šæ”¾"ï¼Ÿ**
> 
> å¼‚æ­¥å¤ä½çš„é‡Šæ”¾è¾¹æ²¿å¦‚æœä¸åŒæ­¥ï¼Œä¼šå¯¼è‡´ä¸¥é‡çš„æ—¶åºé—®é¢˜ï¼š
> - **Recoveryæ—¶é—´è¿ä¾‹ï¼š**å¤ä½é‡Šæ”¾ä¿¡å·ç›¸å¯¹äºæ—¶é’Ÿçš„å»ºç«‹æ—¶é—´ä¸è¶³
> - **Removalæ—¶é—´è¿ä¾‹ï¼š**å¤ä½é‡Šæ”¾ä¿¡å·ç›¸å¯¹äºæ—¶é’Ÿçš„ä¿æŒæ—¶é—´ä¸è¶³
> - **ä¸åŒæ­¥é‡Šæ”¾ï¼š**ä¸åŒè§¦å‘å™¨åœ¨ä¸åŒæ—¶é’Ÿå‘¨æœŸè„±ç¦»å¤ä½ï¼Œå¯¼è‡´çŠ¶æ€æœºè¿›å…¥éæ³•çŠ¶æ€
> - **æœ€ä½³å®è·µï¼š**å¤ä½ä¿¡å·å¯ä»¥å¼‚æ­¥ç½®ä½ï¼ˆç«‹å³å“åº”ï¼‰ï¼Œä½†å¿…é¡»åŒæ­¥é‡Šæ”¾ï¼ˆå—æ—¶é’Ÿæ§åˆ¶ï¼‰

### 6.4.2 å¤ä½åŒæ­¥å™¨è®¾è®¡

å¤ä½åŒæ­¥å™¨çš„è®¾è®¡çœ‹ä¼¼ç®€å•ï¼Œå®åˆ™æå…¶ç²¾å¦™ã€‚ä¸€ä¸ªè®¾è®¡è‰¯å¥½çš„å¤ä½åŒæ­¥å™¨èƒ½å¤Ÿç¡®ä¿æ•´ä¸ªç³»ç»Ÿä»ä»»ä½•çŠ¶æ€å¹³ç¨³åœ°è¿‡æ¸¡åˆ°åˆå§‹çŠ¶æ€ã€‚è¿™åœ¨å®¹é”™è®¾è®¡ä¸­å°¤ä¸ºé‡è¦â€”â€”å½“ç³»ç»Ÿé‡åˆ°æ„å¤–æƒ…å†µæ—¶ï¼Œå¤ä½æ˜¯æœ€åä¸€é“é˜²çº¿ã€‚

```verilog
// å¼‚æ­¥å¤ä½åŒæ­¥é‡Šæ”¾ç”µè·¯
module ResetSync (
    input  wire clk,
    input  wire async_rst_n,   // å¼‚æ­¥å¤ä½è¾“å…¥ï¼ˆä½æœ‰æ•ˆï¼‰
    output wire sync_rst_n     // åŒæ­¥å¤ä½è¾“å‡ºï¼ˆä½æœ‰æ•ˆï¼‰
);

    reg [1:0] rst_sync_q;
    
    always @(posedge clk or negedge async_rst_n) begin
        if (!async_rst_n) begin
            rst_sync_q <= 2'b00;   // å¼‚æ­¥å¤ä½ç«‹å³ç”Ÿæ•ˆ
        end else begin
            rst_sync_q <= {rst_sync_q[0], 1'b1};  // åŒæ­¥é‡Šæ”¾
        end
    end
    
    assign sync_rst_n = rst_sync_q[1];

endmodule

// å¤ä½åŸŸåˆ’åˆ†ä¸ç®¡ç†
module ResetController #(
    parameter NUM_DOMAINS = 4
)(
    input wire clk_sys,
    input wire power_on_rst_n,      // ä¸Šç”µå¤ä½
    input wire soft_rst_n,          // è½¯ä»¶å¤ä½
    input wire wdt_rst_n,           // çœ‹é—¨ç‹—å¤ä½
    
    // å„æ—¶é’ŸåŸŸçš„æ—¶é’Ÿ
    input wire [NUM_DOMAINS-1:0] domain_clks,
    
    // å„åŸŸçš„å¤ä½è¾“å‡º
    output wire [NUM_DOMAINS-1:0] domain_rst_n
);

    // åˆå¹¶å¤ä½æº
    wire global_rst_n = power_on_rst_n & soft_rst_n & wdt_rst_n;
    
    // ä¸ºæ¯ä¸ªæ—¶é’ŸåŸŸç”ŸæˆåŒæ­¥å¤ä½
    genvar i;
    generate
        for (i = 0; i < NUM_DOMAINS; i = i + 1) begin : rst_sync_gen
            ResetSync u_rst_sync (
                .clk         (domain_clks[i]),
                .async_rst_n (global_rst_n),
                .sync_rst_n  (domain_rst_n[i])
            );
        end
    endgenerate

endmodule

// å¤ä½é¡ºåºæ§åˆ¶å™¨
module ResetSequencer (
    input wire clk,
    input wire rst_n,
    
    // æ¨¡å—å¤ä½è¾“å‡ºï¼ˆæŒ‰é¡ºåºé‡Šæ”¾ï¼‰
    output reg rst_pll_n,        // PLLå¤ä½
    output reg rst_mem_n,        // å†…å­˜æ§åˆ¶å™¨å¤ä½
    output reg rst_core_n,       // è®¡ç®—æ ¸å¿ƒå¤ä½
    output reg rst_periph_n      // å¤–è®¾å¤ä½
);

    // çŠ¶æ€æœºçŠ¶æ€
    localparam IDLE = 3'b000;
    localparam RST_PLL = 3'b001;
    localparam RST_MEM = 3'b010;
    localparam RST_CORE = 3'b011;
    localparam RST_PERIPH = 3'b100;
    localparam DONE = 3'b101;
    
    reg [2:0] state, next_state;
    reg [7:0] wait_cnt;
    
    // çŠ¶æ€æœº
    always @(posedge clk or negedge rst_n) begin
        if (!rst_n) begin
            state <= IDLE;
            wait_cnt <= 0;
        end else begin
            state <= next_state;
            if (state != next_state) begin
                wait_cnt <= 0;
            end else begin
                wait_cnt <= wait_cnt + 1;
            end
        end
    end
    
    // ä¸‹ä¸€çŠ¶æ€é€»è¾‘
    always @(*) begin
        next_state = state;
        case (state)
            IDLE: next_state = RST_PLL;
            RST_PLL: if (wait_cnt >= 8'h10) next_state = RST_MEM;
            RST_MEM: if (wait_cnt >= 8'h20) next_state = RST_CORE;
            RST_CORE: if (wait_cnt >= 8'h10) next_state = RST_PERIPH;
            RST_PERIPH: if (wait_cnt >= 8'h08) next_state = DONE;
            DONE: next_state = DONE;
            default: next_state = IDLE;
        endcase
    end
    
    // å¤ä½è¾“å‡ºæ§åˆ¶
    always @(posedge clk or negedge rst_n) begin
        if (!rst_n) begin
            rst_pll_n <= 1'b0;
            rst_mem_n <= 1'b0;
            rst_core_n <= 1'b0;
            rst_periph_n <= 1'b0;
        end else begin
            case (state)
                RST_PLL: rst_pll_n <= 1'b1;
                RST_MEM: rst_mem_n <= 1'b1;
                RST_CORE: rst_core_n <= 1'b1;
                RST_PERIPH: rst_periph_n <= 1'b1;
                default: begin
                    // ä¿æŒå½“å‰çŠ¶æ€
                end
            endcase
        end
    end

endmodule
```

### 6.4.3 å¤ä½è®¾è®¡æœ€ä½³å®è·µ

> **å¤ä½è®¾è®¡å‡†åˆ™ï¼š**
- ä½¿ç”¨å¼‚æ­¥å¤ä½åŒæ­¥é‡Šæ”¾ä½œä¸ºé»˜è®¤æ–¹æ¡ˆ
- å¤ä½ä¿¡å·è¦ç»è¿‡æ—¶åºåˆ†æï¼Œæ»¡è¶³recoveryå’Œremovalæ—¶é—´
- å¤§è§„æ¨¡è®¾è®¡éœ€è¦å¤ä½æ ‘ï¼ˆReset Treeï¼‰è¿›è¡Œæ‰‡å‡ºæ§åˆ¶
- ä¸åŒåŠŸèƒ½æ¨¡å—å¯ä»¥æœ‰ç‹¬ç«‹çš„å¤ä½æ§åˆ¶
- è€ƒè™‘éƒ¨åˆ†å¤ä½ï¼ˆPartial Resetï¼‰ä»¥é™ä½åŠŸè€—
- å…³é”®å¯„å­˜å™¨éœ€è¦æ˜¾å¼å¤ä½ï¼Œéå…³é”®è·¯å¾„å¯ä»¥ä¸å¤ä½

### ç»ƒä¹  6.4

**é¢˜ç›®ï¼š**è®¾è®¡ä¸€ä¸ªæ”¯æŒå¤šç§å¤ä½æºçš„å¤ä½ç®¡ç†å™¨ï¼Œè¦æ±‚ï¼š
1) æ”¯æŒä¸Šç”µå¤ä½ã€è½¯ä»¶å¤ä½ã€çœ‹é—¨ç‹—å¤ä½
2) å®ç°å¤ä½ä¼˜å…ˆçº§ç®¡ç†
3) æä¾›å¤ä½çŠ¶æ€å¯„å­˜å™¨ä¾›è½¯ä»¶æŸ¥è¯¢

<details>
<summary>ğŸ’¡ æç¤º</summary>
<p>æ€è€ƒæ–¹å‘ï¼šä¸åŒå¤ä½æºæœ‰ä¸åŒä¼˜å…ˆçº§ï¼ˆä¸Šç”µå¤ä½>çœ‹é—¨ç‹—>è½¯ä»¶å¤ä½ï¼‰ã€‚ä½¿ç”¨çŠ¶æ€æœºç®¡ç†å¤ä½åºåˆ—ã€‚å¤ä½çŠ¶æ€éœ€è¦ä¿å­˜ä»¥ä¾›è°ƒè¯•ã€‚è€ƒè™‘å¼‚æ­¥å¤ä½åŒæ­¥é‡Šæ”¾çš„æœ€ä½³å®è·µã€‚</p>
</details>

<details>
<summary>æŸ¥çœ‹ç­”æ¡ˆ</summary>

```verilog
module ResetManager (
    input wire clk,
    input wire por_n,           // Power-on reset (highest priority)
    input wire soft_rst_req,    // Software reset request
    input wire wdt_rst_n,       // Watchdog reset
    
    // APBæ¥å£ç”¨äºçŠ¶æ€æŸ¥è¯¢
    input wire psel,
    input wire penable,
    input wire pwrite,
    input wire [7:0] paddr,
    input wire [31:0] pwdata,
    output reg [31:0] prdata,
    
    // å¤ä½è¾“å‡º
    output wire sys_rst_n
);

    // å¤ä½çŠ¶æ€å¯„å­˜å™¨
    reg [2:0] rst_source;  // è®°å½•å¤ä½æº
    reg soft_rst_pending;
    
    // å¤ä½æºç¼–ç 
    localparam RST_POR = 3'b001;
    localparam RST_SOFT = 3'b010;
    localparam RST_WDT = 3'b100;
    
    // è½¯ä»¶å¤ä½è„‰å†²ç”Ÿæˆ
    reg soft_rst_req_d1;
    wire soft_rst_pulse = soft_rst_req && !soft_rst_req_d1;
    
    always @(posedge clk or negedge por_n) begin
        if (!por_n) begin
            soft_rst_req_d1 <= 1'b0;
            soft_rst_pending <= 1'b0;
            rst_source <= RST_POR;
        end else begin
            soft_rst_req_d1 <= soft_rst_req;
            
            // è½¯ä»¶å¤ä½è¯·æ±‚é”å­˜
            if (soft_rst_pulse) begin
                soft_rst_pending <= 1'b1;
            end else if (!sys_rst_n) begin
                soft_rst_pending <= 1'b0;
            end
            
            // å¤ä½æºè®°å½•ï¼ˆä¼˜å…ˆçº§ï¼šPOR > WDT > SOFTï¼‰
            if (!por_n) begin
                rst_source <= RST_POR;
            end else if (!wdt_rst_n) begin
                rst_source <= RST_WDT;
            end else if (soft_rst_pending) begin
                rst_source <= RST_SOFT;
            end
        end
    end
    
    // å¤ä½è¾“å‡ºç”Ÿæˆ
    wire rst_combined = por_n & wdt_rst_n & !soft_rst_pending;
    
    // å¼‚æ­¥å¤ä½åŒæ­¥é‡Šæ”¾
    ResetSync u_rst_sync (
        .clk         (clk),
        .async_rst_n (rst_combined),
        .sync_rst_n  (sys_rst_n)
    );
    
    // APBè¯»æ“ä½œ
    always @(posedge clk or negedge por_n) begin
        if (!por_n) begin
            prdata <= 32'h0;
        end else if (psel && !pwrite && penable) begin
            case (paddr[7:0])
                8'h00: prdata <= {29'h0, rst_source};  // å¤ä½æºçŠ¶æ€
                8'h04: prdata <= {31'h0, sys_rst_n};   // å½“å‰å¤ä½çŠ¶æ€
                default: prdata <= 32'h0;
            endcase
        end
    end

endmodule
```

</details>

## 6.5 ä½åŠŸè€—è®¾è®¡

NPUçš„åŠŸè€—ä¼˜åŒ–æ˜¯å…³é”®è®¾è®¡ç›®æ ‡ï¼Œéœ€è¦ä»æ¶æ„åˆ°å®ç°å„ä¸ªå±‚é¢è¿›è¡Œä¼˜åŒ–ã€‚åŠŸè€—æ•ˆç‡æ˜¯NPUè®¾è®¡çš„æ ¸å¿ƒæŒ‡æ ‡ä¹‹ä¸€ï¼Œç‰¹åˆ«æ˜¯åœ¨ç§»åŠ¨å’Œè¾¹ç¼˜è®¡ç®—åœºæ™¯ä¸­ã€‚åœ¨æ™ºèƒ½æ‰‹æœºä¸­ï¼ŒNPUçš„åŠŸè€—é¢„ç®—å¯èƒ½åªæœ‰1-2ç“¦ï¼Œä½†å´è¦å®Œæˆæ¯ç§’æ•°åäº¿æ¬¡çš„è®¡ç®—ã€‚è¿™å°±åƒæ˜¯è¦æ±‚ä¸€è¾†å¾®å‹ç”µåŠ¨è½¦è·‘å‡ºèµ›è½¦çš„æ€§èƒ½â€”â€”æ¯ä¸€ç“¦ç‰¹çš„èƒ½é‡éƒ½å¿…é¡»è¢«æœ€å¤§é™åº¦åœ°åˆ©ç”¨ã€‚

åŠŸè€—çš„æ¥æºå¯ä»¥åˆ†ä¸ºä¸¤å¤§ç±»ï¼šåŠ¨æ€åŠŸè€—ï¼ˆç”µè·¯å¼€å…³æ—¶äº§ç”Ÿï¼‰å’Œé™æ€åŠŸè€—ï¼ˆæ¼ç”µæµï¼‰ã€‚åœ¨å…ˆè¿›å·¥è‰ºèŠ‚ç‚¹ä¸‹ï¼Œé™æ€åŠŸè€—çš„æ¯”ä¾‹è¶Šæ¥è¶Šé«˜ï¼Œè¿™ç»™ä½åŠŸè€—è®¾è®¡å¸¦æ¥äº†æ–°çš„æŒ‘æˆ˜ã€‚ä¸€ä¸ªæœ‰è¶£çš„æ•°æ®ï¼šåœ¨7nmå·¥è‰ºä¸‹ï¼Œä¸€ä¸ªé«˜æ€§èƒ½NPUåœ¨ç©ºé—²çŠ¶æ€çš„æ¼ç”µåŠŸè€—å¯èƒ½å æ€»åŠŸè€—çš„20-30%ï¼Œè¿™åœ¨è¿‡å»æ˜¯éš¾ä»¥æƒ³è±¡çš„ã€‚

ä¸šç•Œé¢†å…ˆçš„ä½åŠŸè€—è®¾è®¡æ¡ˆä¾‹æ˜¯Appleçš„Neural Engineã€‚å®ƒé‡‡ç”¨äº†å¤šå±‚æ¬¡çš„åŠŸè€—ä¼˜åŒ–ç­–ç•¥ï¼šç®—æ³•å±‚é¢çš„é‡åŒ–å’Œå‰ªæã€æ¶æ„å±‚é¢çš„æ•°æ®å¤ç”¨å’Œè®¿å­˜ä¼˜åŒ–ã€ç”µè·¯å±‚é¢çš„æ—¶é’Ÿé—¨æ§å’Œç”µæºé—¨æ§ã€ç‰©ç†å±‚é¢çš„å¤šé˜ˆå€¼ç”µå‹å™¨ä»¶ã€‚è¿™ç§å…¨æ–¹ä½çš„ä¼˜åŒ–ä½¿å¾—Neural Engineåœ¨åŒç±»äº§å“ä¸­æ‹¥æœ‰æœ€ä½³çš„èƒ½æ•ˆæ¯”ã€‚

### 6.5.1 æ—¶é’Ÿé—¨æ§ï¼ˆClock Gatingï¼‰

æ—¶é’Ÿé—¨æ§æ˜¯é™ä½åŠ¨æ€åŠŸè€—æœ€æœ‰æ•ˆçš„æŠ€æœ¯ä¹‹ä¸€ã€‚æ—¶é’Ÿä¿¡å·æ˜¯èŠ¯ç‰‡ä¸­æœ€æ´»è·ƒçš„ä¿¡å·ï¼Œæ¯ä¸ªæ—¶é’Ÿå‘¨æœŸéƒ½ä¼šç¿»è½¬ä¸¤æ¬¡ï¼Œå¸¦åŠ¨å¤§é‡çš„å¯„å­˜å™¨å’Œç»„åˆé€»è¾‘ã€‚åœ¨ä¸€ä¸ªå…¸å‹çš„NPUä¸­ï¼Œæ—¶é’Ÿæ ‘çš„åŠŸè€—å¯èƒ½å æ€»åŠŸè€—çš„30-40%ã€‚é€šè¿‡æ™ºèƒ½åœ°å…³é—­ä¸å¿…è¦çš„æ—¶é’Ÿï¼Œå¯ä»¥æ˜¾è‘—é™ä½åŠŸè€—ã€‚

æ—¶é’Ÿé—¨æ§çš„å®ç°çœ‹ä¼¼ç®€å•ï¼ˆåªæ˜¯ä¸€ä¸ªANDé—¨ï¼‰ï¼Œä½†å…¶ä¸­çš„ç»†èŠ‚å´è‡³å…³é‡è¦ã€‚ä¸€ä¸ªè®¾è®¡ä¸å½“çš„æ—¶é’Ÿé—¨æ§å¯èƒ½äº§ç”Ÿæ¯›åˆºï¼Œå¯¼è‡´å¯„å­˜å™¨çŠ¶æ€ç¿»è½¬ï¼Œé€ æˆåŠŸèƒ½é”™è¯¯ã€‚å› æ­¤ï¼Œå·¥ä¸šç•Œæ™®éé‡‡ç”¨åŸºäºé”å­˜å™¨çš„æ—¶é’Ÿé—¨æ§å•å…ƒï¼ˆLatch-based Clock Gating Cellï¼‰ï¼Œå®ƒèƒ½å¤Ÿæ»¤é™¤ä½¿èƒ½ä¿¡å·ä¸Šçš„æ¯›åˆºã€‚

```verilog
// ç»†ç²’åº¦æ—¶é’Ÿé—¨æ§å®ç°
module ClockGatingCell (
    input  wire clk,
    input  wire enable,
    input  wire test_en,  // DFTæµ‹è¯•ä½¿èƒ½
    output wire gclk      // é—¨æ§åçš„æ—¶é’Ÿ
);

    reg enable_latch;
    
    // ä½ç”µå¹³é”å­˜å™¨ï¼Œé˜²æ­¢æ¯›åˆº
    always @(clk or enable or test_en) begin
        if (!clk) begin
            enable_latch <= enable | test_en;
        end
    end
    
    // ANDé—¨ç”Ÿæˆé—¨æ§æ—¶é’Ÿ
    assign gclk = clk & enable_latch;

endmodule

// MACé˜µåˆ—çš„å±‚æ¬¡åŒ–æ—¶é’Ÿé—¨æ§
module MACArrayClockGated #(
    parameter ARRAY_SIZE = 16,
    parameter DATA_WIDTH = 8
)(
    input wire clk,
    input wire rst_n,
    input wire array_enable,
    input wire [ARRAY_SIZE-1:0] row_enable,
    input wire [ARRAY_SIZE-1:0] col_enable,
    
    // æ•°æ®æ¥å£
    input wire [DATA_WIDTH-1:0] act_in [ARRAY_SIZE-1:0],
    input wire [DATA_WIDTH-1:0] weight_in [ARRAY_SIZE-1:0][ARRAY_SIZE-1:0],
    output wire [31:0] acc_out [ARRAY_SIZE-1:0][ARRAY_SIZE-1:0]
);

    // å±‚æ¬¡åŒ–æ—¶é’Ÿé—¨æ§
    wire array_gclk;
    wire [ARRAY_SIZE-1:0] row_gclk;
    
    // é¡¶å±‚æ—¶é’Ÿé—¨æ§
    ClockGatingCell u_array_cg (
        .clk     (clk),
        .enable  (array_enable),
        .test_en (1'b0),
        .gclk    (array_gclk)
    );
    
    // è¡Œçº§æ—¶é’Ÿé—¨æ§
    genvar i, j;
    generate
        for (i = 0; i < ARRAY_SIZE; i = i + 1) begin : row_cg_gen
            ClockGatingCell u_row_cg (
                .clk     (array_gclk),
                .enable  (row_enable[i]),
                .test_en (1'b0),
                .gclk    (row_gclk[i])
            );
            
            // MACå•å…ƒå®ä¾‹åŒ–
            for (j = 0; j < ARRAY_SIZE; j = j + 1) begin : mac_gen
                wire mac_enable = row_enable[i] & col_enable[j];
                wire mac_gclk;
                
                // å•å…ƒçº§æ—¶é’Ÿé—¨æ§ï¼ˆå¯é€‰ï¼‰
                ClockGatingCell u_mac_cg (
                    .clk     (row_gclk[i]),
                    .enable  (col_enable[j]),
                    .test_en (1'b0),
                    .gclk    (mac_gclk)
                );
                
                // MACå•å…ƒ
                MACUnit #(.DATA_WIDTH(DATA_WIDTH)) u_mac (
                    .clk     (mac_gclk),
                    .rst_n   (rst_n),
                    .enable  (1'b1),  // æ—¶é’Ÿå·²é—¨æ§
                    .a_in    (act_in[i]),
                    .b_in    (weight_in[i][j]),
                    .acc_out (acc_out[i][j])
                );
            end
        end
    endgenerate

endmodule
```

> **æ—¶é’Ÿé—¨æ§çš„åŠŸè€—èŠ‚çœé‡åŒ–åˆ†æï¼š**
> 
> ä»¥ä¸€ä¸ª32ä½å¯„å­˜å™¨ä¸ºä¾‹ï¼Œå‡è®¾ï¼š
> - æ—¶é’Ÿé¢‘ç‡ï¼š1GHz
> - å¯„å­˜å™¨ç¿»è½¬åŠŸè€—ï¼š0.5pJ/bit/cycle
> - æ—¶é’Ÿæ ‘åŠŸè€—ï¼š0.2pJ/bit/cycle
> - æ•°æ®å˜åŒ–ç‡ï¼š10%ï¼ˆ90%æ—¶é—´æ•°æ®ä¸å˜ï¼‰
> 
> **ä¸ä½¿ç”¨æ—¶é’Ÿé—¨æ§ï¼š**
> - åŠ¨æ€åŠŸè€— = (0.5 + 0.2) Ã— 32 Ã— 1G = 22.4mW
> 
> **ä½¿ç”¨æ—¶é’Ÿé—¨æ§åï¼š**
> - æ—¶é’Ÿæ ‘åŠŸè€—é™ä¸º10%ï¼š0.2 Ã— 32 Ã— 1G Ã— 0.1 = 0.64mW
> - å¯„å­˜å™¨ç¿»è½¬åŠŸè€—ï¼š0.5 Ã— 32 Ã— 1G Ã— 0.1 = 1.6mW
> - æ€»åŠŸè€— = 0.64 + 1.6 = 2.24mW
> - **åŠŸè€—èŠ‚çœï¼š90%**
> 
> å¯¹äºåŒ…å«æ•°åƒä¸ªå¯„å­˜å™¨çš„NPUè®¾è®¡ï¼Œæ—¶é’Ÿé—¨æ§å¯ä»¥èŠ‚çœæ•°ç“¦çš„åŠŸè€—ã€‚

### 6.5.2 æ“ä½œæ•°éš”ç¦»ï¼ˆOperand Isolationï¼‰

```verilog
// æ“ä½œæ•°éš”ç¦»å‡å°‘æ— æ•ˆç¿»è½¬
module MACWithIsolation #(
    parameter DATA_WIDTH = 8,
    parameter ACC_WIDTH = 32
)(
    input wire clk,
    input wire rst_n,
    input wire enable,
    
    input wire signed [DATA_WIDTH-1:0] a_in,
    input wire signed [DATA_WIDTH-1:0] b_in,
    output reg signed [ACC_WIDTH-1:0] acc_out
);

    // æ“ä½œæ•°éš”ç¦»
    wire signed [DATA_WIDTH-1:0] a_isolated;
    wire signed [DATA_WIDTH-1:0] b_isolated;
    
    // å½“ä¸ä½¿èƒ½æ—¶ï¼Œå°†è¾“å…¥ç½®é›¶ï¼Œå‡å°‘ä¹˜æ³•å™¨å†…éƒ¨ç¿»è½¬
    assign a_isolated = enable ? a_in : {DATA_WIDTH{1'b0}};
    assign b_isolated = enable ? b_in : {DATA_WIDTH{1'b0}};
    
    // MACè¿ç®—
    wire signed [2*DATA_WIDTH-1:0] mult_result;
    assign mult_result = a_isolated * b_isolated;
    
    always @(posedge clk or negedge rst_n) begin
        if (!rst_n) begin
            acc_out <= {ACC_WIDTH{1'b0}};
        end else if (enable) begin
            acc_out <= acc_out + {{(ACC_WIDTH-2*DATA_WIDTH){mult_result[2*DATA_WIDTH-1]}}, mult_result};
        end
        // ä¸ä½¿èƒ½æ—¶ä¿æŒåŸå€¼ï¼Œæ— éœ€elseåˆ†æ”¯
    end

endmodule
```

### 6.5.3 åŠ¨æ€ç”µå‹é¢‘ç‡è°ƒèŠ‚ï¼ˆDVFSï¼‰

```verilog
// DVFSæ§åˆ¶å™¨
module DVFSController (
    input wire clk,
    input wire rst_n,
    
    // æ€§èƒ½ç›‘æ§è¾“å…¥
    input wire [31:0] workload,      // å½“å‰è´Ÿè½½
    input wire [31:0] deadline,      // æˆªæ­¢æ—¶é—´
    
    // ç”µå‹é¢‘ç‡æ§åˆ¶è¾“å‡º
    output reg [2:0] vdd_level,      // ç”µå‹ç­‰çº§
    output reg [2:0] freq_level,     // é¢‘ç‡ç­‰çº§
    output reg dvfs_change_req       // å˜æ›´è¯·æ±‚
);

    // DVFSçŠ¶æ€
    localparam DVFS_LOW = 3'b000;    // 0.8V, 200MHz
    localparam DVFS_MID = 3'b001;    // 0.9V, 400MHz
    localparam DVFS_HIGH = 3'b010;   // 1.0V, 600MHz
    localparam DVFS_TURBO = 3'b011;  // 1.1V, 800MHz
    
    reg [2:0] current_level;
    reg [2:0] target_level;
    reg [15:0] change_delay_cnt;
    
    // è´Ÿè½½è¯„ä¼°
    wire high_load = (workload > 32'h8000_0000);
    wire mid_load = (workload > 32'h4000_0000) && !high_load;
    wire low_load = (workload <= 32'h4000_0000);
    
    // ç›®æ ‡ç­‰çº§å†³ç­–
    always @(*) begin
        if (high_load && (deadline < 32'h0000_1000)) begin
            target_level = DVFS_TURBO;
        end else if (high_load) begin
            target_level = DVFS_HIGH;
        end else if (mid_load) begin
            target_level = DVFS_MID;
        end else begin
            target_level = DVFS_LOW;
        end
    end
    
    // DVFSçŠ¶æ€æœº
    always @(posedge clk or negedge rst_n) begin
        if (!rst_n) begin
            current_level <= DVFS_LOW;
            vdd_level <= DVFS_LOW;
            freq_level <= DVFS_LOW;
            dvfs_change_req <= 1'b0;
            change_delay_cnt <= 16'h0;
        end else begin
            if (current_level != target_level) begin
                if (change_delay_cnt == 16'h0) begin
                    // å‘èµ·DVFSå˜æ›´
                    dvfs_change_req <= 1'b1;
                    change_delay_cnt <= 16'hFFFF;
                    
                    // ç”µå‹ä¼˜å…ˆäºé¢‘ç‡è°ƒæ•´
                    if (target_level > current_level) begin
                        vdd_level <= target_level;  // å…ˆå‡å‹
                    end else begin
                        freq_level <= target_level; // å…ˆé™é¢‘
                    end
                end else if (change_delay_cnt == 16'h8000) begin
                    // å®Œæˆç¬¬äºŒæ­¥è°ƒæ•´
                    if (target_level > current_level) begin
                        freq_level <= target_level; // åå‡é¢‘
                    end else begin
                        vdd_level <= target_level;  // åé™å‹
                    end
                    current_level <= target_level;
                end else if (change_delay_cnt == 16'h0001) begin
                    dvfs_change_req <= 1'b0;
                end
                
                if (change_delay_cnt > 0) begin
                    change_delay_cnt <= change_delay_cnt - 1;
                end
            end
        end
    end

endmodule
```

### 6.5.4 åŠŸè€—ä¼˜åŒ–æŠ€æœ¯æ€»ç»“

| æŠ€æœ¯ | åŠŸè€—èŠ‚çœ | å®ç°å¤æ‚åº¦ | é€‚ç”¨åœºæ™¯ |
|------|----------|------------|----------|
| æ—¶é’Ÿé—¨æ§ | 20-40% | ä½ | æ‰€æœ‰æ¨¡å— |
| æ“ä½œæ•°éš”ç¦» | 5-15% | ä½ | ç®—æœ¯å•å…ƒ |
| å¤šé˜ˆå€¼ç”µå‹ | 10-20% | ä¸­ | å…³é”®/éå…³é”®è·¯å¾„ |
| ç”µæºé—¨æ§ | 50-90% | é«˜ | ç©ºé—²æ¨¡å— |
| DVFS | 30-60% | é«˜ | ç³»ç»Ÿçº§ |

### ç»ƒä¹  6.5

**é¢˜ç›®ï¼š**è®¾è®¡ä¸€ä¸ªæ”¯æŒå¤šçº§ç”µæºé—¨æ§çš„NPUè®¡ç®—æ ¸å¿ƒï¼Œè¦æ±‚ï¼š
1) æ”¯æŒæ ¸å¿ƒçº§ã€ç°‡çº§ã€å•å…ƒçº§ä¸‰çº§ç”µæºé—¨æ§
2) å®ç°ç”µæºå¼€å…³æ—¶åºæ§åˆ¶
3) å¤„ç†éš”ç¦»å’ŒçŠ¶æ€ä¿æŒ

<details>
<summary>ğŸ’¡ æç¤º</summary>
<p>æ€è€ƒæ–¹å‘ï¼šç”µæºé—¨æ§éœ€è¦åˆ†å±‚æ¬¡å…³é—­å’Œæ‰“å¼€ï¼ˆå…ˆå…³å°å•å…ƒå†å…³å¤§å•å…ƒï¼‰ã€‚ä½¿ç”¨éš”ç¦»å•å…ƒé˜²æ­¢æ¼ç”µæµã€‚çŠ¶æ€ä¿æŒéœ€è¦ç‰¹æ®Šçš„ä¿æŒå¯„å­˜å™¨ã€‚æ³¨æ„ç”µæºå¼€å…³çš„æ—¶åºæ§åˆ¶å’Œrush currentã€‚</p>
</details>

<details>
<summary>æŸ¥çœ‹ç­”æ¡ˆ</summary>

```verilog
module PowerGatedNPUCore #(
    parameter NUM_CLUSTERS = 4,
    parameter UNITS_PER_CLUSTER = 16
)(
    input wire clk,
    input wire rst_n,
    
    // ç”µæºæ§åˆ¶
    input wire core_power_req,
    input wire [NUM_CLUSTERS-1:0] cluster_power_req,
    input wire [NUM_CLUSTERS-1:0][UNITS_PER_CLUSTER-1:0] unit_power_req,
    
    // ç”µæºçŠ¶æ€
    output reg core_powered,
    output reg [NUM_CLUSTERS-1:0] cluster_powered,
    output reg [NUM_CLUSTERS-1:0][UNITS_PER_CLUSTER-1:0] unit_powered
);

    // ç”µæºå¼€å…³æ§åˆ¶ä¿¡å·
    reg core_sleep_n;
    reg core_iso_n;
    reg core_ret_n;
    
    reg [NUM_CLUSTERS-1:0] cluster_sleep_n;
    reg [NUM_CLUSTERS-1:0] cluster_iso_n;
    reg [NUM_CLUSTERS-1:0] cluster_ret_n;
    
    // ç”µæºæ—¶åºçŠ¶æ€æœº
    localparam PSM_OFF = 3'b000;
    localparam PSM_ISO_ON = 3'b001;
    localparam PSM_RET_ON = 3'b010;
    localparam PSM_PWR_ON = 3'b011;
    localparam PSM_ACTIVE = 3'b100;
    localparam PSM_PWR_OFF = 3'b101;
    localparam PSM_RET_OFF = 3'b110;
    localparam PSM_ISO_OFF = 3'b111;
    
    reg [2:0] core_psm_state;
    reg [7:0] core_psm_timer;
    
    // æ ¸å¿ƒçº§ç”µæºæ§åˆ¶çŠ¶æ€æœº
    always @(posedge clk or negedge rst_n) begin
        if (!rst_n) begin
            core_psm_state <= PSM_OFF;
            core_psm_timer <= 8'h0;
            core_sleep_n <= 1'b0;
            core_iso_n <= 1'b0;
            core_ret_n <= 1'b0;
            core_powered <= 1'b0;
        end else begin
            case (core_psm_state)
                PSM_OFF: begin
                    if (core_power_req) begin
                        core_psm_state <= PSM_ISO_ON;
                        core_iso_n <= 1'b1;  // å…ˆå¼€å¯éš”ç¦»
                        core_psm_timer <= 8'h10;
                    end
                end
                
                PSM_ISO_ON: begin
                    if (core_psm_timer == 0) begin
                        core_psm_state <= PSM_RET_ON;
                        core_ret_n <= 1'b1;  // å¼€å¯çŠ¶æ€ä¿æŒ
                        core_psm_timer <= 8'h10;
                    end else begin
                        core_psm_timer <= core_psm_timer - 1;
                    end
                end
                
                PSM_RET_ON: begin
                    if (core_psm_timer == 0) begin
                        core_psm_state <= PSM_PWR_ON;
                        core_sleep_n <= 1'b1;  // å¼€å¯ç”µæº
                        core_psm_timer <= 8'h40;  // æ›´é•¿çš„ç¨³å®šæ—¶é—´
                    end else begin
                        core_psm_timer <= core_psm_timer - 1;
                    end
                end
                
                PSM_PWR_ON: begin
                    if (core_psm_timer == 0) begin
                        core_psm_state <= PSM_ACTIVE;
                        core_powered <= 1'b1;
                    end else begin
                        core_psm_timer <= core_psm_timer - 1;
                    end
                end
                
                PSM_ACTIVE: begin
                    if (!core_power_req) begin
                        core_psm_state <= PSM_PWR_OFF;
                        core_sleep_n <= 1'b0;  // å…³é—­ç”µæº
                        core_powered <= 1'b0;
                        core_psm_timer <= 8'h10;
                    end
                end
                
                PSM_PWR_OFF: begin
                    if (core_psm_timer == 0) begin
                        core_psm_state <= PSM_RET_OFF;
                        core_ret_n <= 1'b0;  // å…³é—­çŠ¶æ€ä¿æŒ
                        core_psm_timer <= 8'h10;
                    end else begin
                        core_psm_timer <= core_psm_timer - 1;
                    end
                end
                
                PSM_RET_OFF: begin
                    if (core_psm_timer == 0) begin
                        core_psm_state <= PSM_ISO_OFF;
                        core_iso_n <= 1'b0;  // å…³é—­éš”ç¦»
                        core_psm_timer <= 8'h10;
                    end else begin
                        core_psm_timer <= core_psm_timer - 1;
                    end
                end
                
                PSM_ISO_OFF: begin
                    if (core_psm_timer == 0) begin
                        core_psm_state <= PSM_OFF;
                    end else begin
                        core_psm_timer <= core_psm_timer - 1;
                    end
                end
            endcase
        end
    end
    
    // ç°‡çº§ç”µæºæ§åˆ¶ï¼ˆç®€åŒ–ç¤ºä¾‹ï¼‰
    genvar i;
    generate
        for (i = 0; i < NUM_CLUSTERS; i = i + 1) begin : cluster_pg_gen
            always @(posedge clk or negedge rst_n) begin
                if (!rst_n) begin
                    cluster_powered[i] <= 1'b0;
                    cluster_sleep_n[i] <= 1'b0;
                    cluster_iso_n[i] <= 1'b0;
                    cluster_ret_n[i] <= 1'b0;
                end else begin
                    // åªæœ‰æ ¸å¿ƒä¸Šç”µæ—¶æ‰èƒ½æ§åˆ¶ç°‡
                    if (core_powered) begin
                        if (cluster_power_req[i] && !cluster_powered[i]) begin
                            // ç®€åŒ–çš„ä¸Šç”µåºåˆ—
                            cluster_iso_n[i] <= 1'b1;
                            #10 cluster_ret_n[i] <= 1'b1;
                            #10 cluster_sleep_n[i] <= 1'b1;
                            #40 cluster_powered[i] <= 1'b1;
                        end else if (!cluster_power_req[i] && cluster_powered[i]) begin
                            // ç®€åŒ–çš„ä¸‹ç”µåºåˆ—
                            cluster_powered[i] <= 1'b0;
                            cluster_sleep_n[i] <= 1'b0;
                            #10 cluster_ret_n[i] <= 1'b0;
                            #10 cluster_iso_n[i] <= 1'b0;
                        end
                    end else begin
                        cluster_powered[i] <= 1'b0;
                        cluster_sleep_n[i] <= 1'b0;
                        cluster_iso_n[i] <= 1'b0;
                        cluster_ret_n[i] <= 1'b0;
                    end
                end
            end
        end
    endgenerate

endmodule
```

</details>

## 6.6 é¢ç§¯ä¼˜åŒ–

é¢ç§¯ä¼˜åŒ–å¯¹é™ä½èŠ¯ç‰‡æˆæœ¬è‡³å…³é‡è¦ã€‚NPUè®¾è®¡éœ€è¦åœ¨æ€§èƒ½ã€åŠŸè€—å’Œé¢ç§¯ä¹‹é—´æ‰¾åˆ°æœ€ä½³å¹³è¡¡ç‚¹ã€‚èŠ¯ç‰‡é¢ç§¯ç›´æ¥å†³å®šäº†æˆæœ¬ï¼Œåœ¨åŠå¯¼ä½“è¡Œä¸šæœ‰ä¸€ä¸ªè‘—åçš„è¯´æ³•ï¼š"é¢ç§¯å°±æ˜¯é‡‘é’±"ã€‚æ¯å¹³æ–¹æ¯«ç±³çš„ç¡…ç‰‡æˆæœ¬å¯èƒ½é«˜è¾¾æ•°åç¾å…ƒï¼Œå¯¹äºä¸€ä¸ªé‡äº§çš„NPUäº§å“ï¼Œ1%çš„é¢ç§¯èŠ‚çœå¯èƒ½æ„å‘³ç€æ¯å¹´æ•°ç™¾ä¸‡ç¾å…ƒçš„æˆæœ¬èŠ‚çœã€‚

é¢ç§¯ä¼˜åŒ–æ˜¯ä¸€é—¨è‰ºæœ¯ï¼Œéœ€è¦åœ¨å¤šä¸ªå±‚æ¬¡è¿›è¡Œæƒè¡¡ã€‚ä¸€ä¸ªç»å…¸çš„ä¾‹å­æ˜¯ä¹˜æ³•å™¨çš„å®ç°ï¼šBoothç¼–ç ä¹˜æ³•å™¨æ¯”æ™®é€šä¹˜æ³•å™¨èŠ‚ç”Ÿçº¦40%çš„é¢ç§¯ï¼Œä½†ä¼šå¢åŠ æ§åˆ¶é€»è¾‘çš„å¤æ‚åº¦ã€‚åœ¨Google TPUä¸­ï¼Œè®¾è®¡å›¢é˜Ÿé€‰æ‹©äº†ä¸€ç§æŠ˜ä¸­æ–¹æ¡ˆï¼šåœ¨è®¡ç®—æ ¸å¿ƒä¸­ä½¿ç”¨ç®€å•çš„ä¹˜æ³•å™¨ä»¥è¿½æ±‚é«˜é¢‘ç‡ï¼Œä½†é€šè¿‡é‡åŒ–æŠ€æœ¯ï¼ˆ8-bitæ•´æ•°ï¼‰æ¥å‡å°‘æ¯ä¸ªä¹˜æ³•å™¨çš„é¢ç§¯ã€‚è¿™ç§"ä»¥é‡å–èƒœ"çš„ç­–ç•¥è¢«è¯æ˜éå¸¸æˆåŠŸã€‚

ç°ä»£EDAå·¥å…·æä¾›äº†å¼ºå¤§çš„é¢ç§¯ä¼˜åŒ–èƒ½åŠ›ï¼Œä½†å·¥å…·ä¸æ˜¯ä¸‡èƒ½çš„ã€‚RTLå·¥ç¨‹å¸ˆéœ€è¦ç†è§£å·¥å…·çš„ä¼˜åŒ–åŸç†ï¼Œå¹¶ç¼–å†™"å·¥å…·å‹å¥½"çš„ä»£ç ã€‚ä¸€ä¸ªå®é™…çš„æ•™è®­ï¼šæŸå…¬å¸çš„NPUé¡¹ç›®åœ¨ç»¼åˆåå‘ç°é¢ç§¯è¶…å‡ºé¢„æœŸ20%ï¼Œåˆ†æåå‘ç°æ˜¯å› ä¸ºå¤§é‡ä½¿ç”¨äº†"ä¸€çƒ­ç¼–ç "ï¼ˆone-hot encodingï¼‰è€ŒéäºŒè¿›åˆ¶ç¼–ç ï¼Œå¯¼è‡´æ§åˆ¶é€»è¾‘è†¨èƒ€ã€‚ç®€å•çš„ç¼–ç æ–¹å¼æ”¹å˜å°±èŠ‚çœäº†15%çš„é¢ç§¯ã€‚

### 6.6.1 èµ„æºå…±äº«æŠ€æœ¯

èµ„æºå…±äº«æ˜¯é¢ç§¯ä¼˜åŒ–çš„æ ¸å¿ƒæŠ€æœ¯ä¹‹ä¸€ã€‚å…¶åŸºæœ¬æ€æƒ³æ˜¯ï¼šå½“å¤šä¸ªæ¨¡å—ä¸ä¼šåŒæ—¶ä½¿ç”¨æŸä¸ªèµ„æºæ—¶ï¼Œå¯ä»¥è®©å®ƒä»¬å…±äº«è¿™ä¸ªèµ„æºã€‚è¿™å°±åƒæ˜¯å…¬å…±äº¤é€šç³»ç»Ÿâ€”â€”ä¸æ˜¯æ¯ä¸ªäººéƒ½éœ€è¦æ‹¥æœ‰ä¸€è¾†è½¦ï¼Œå¤§å®¶å¯ä»¥å…±äº«å…¬äº¤è½¦ã€‚åœ¨NPUè®¾è®¡ä¸­ï¼Œä¹˜æ³•å™¨ã€é™¤æ³•å™¨ã€ç‰¹æ®Šå‡½æ•°å•å…ƒç­‰é«˜æˆæœ¬èµ„æºæ˜¯å…±äº«çš„ä¸»è¦å€™é€‰ã€‚

ä½†èµ„æºå…±äº«ä¹Ÿæœ‰å…¶ä»£ä»·ï¼šéœ€è¦é¢å¤–çš„ä»²è£é€»è¾‘ã€å¤šè·¯é€‰æ‹©å™¨å’Œæ§åˆ¶é€»è¾‘ã€‚æ›´é‡è¦çš„æ˜¯ï¼Œå…±äº«å¯èƒ½ä¼šå½±å“æ€§èƒ½â€”â€”å½“å¤šä¸ªè¯·æ±‚åŒæ—¶åˆ°è¾¾æ—¶ï¼ŒæŸäº›è¯·æ±‚å¿…é¡»ç­‰å¾…ã€‚å› æ­¤ï¼Œè®¾è®¡å¸ˆéœ€è¦ä»”ç»†åˆ†æèµ„æºçš„ä½¿ç”¨æ¨¡å¼ï¼Œç¡®ä¿å…±äº«ä¸ä¼šæˆä¸ºæ€§èƒ½ç“¶é¢ˆã€‚

```verilog
// ä¼˜åŒ–çš„æµæ°´çº¿å…±äº«ä¹˜æ³•å™¨ - Verilogç‰ˆæœ¬
module SharedMultiplier #(
    parameter DATA_WIDTH = 16,
    parameter NUM_USERS = 4,
    parameter PIPE_STAGES = 3  // æµæ°´çº¿çº§æ•°
)(
    input wire clk,
    input wire rst_n,
    
    // è¯·æ±‚æ¥å£
    input wire [NUM_USERS-1:0] req,
    input wire [DATA_WIDTH-1:0] a_in [NUM_USERS-1:0],
    input wire [DATA_WIDTH-1:0] b_in [NUM_USERS-1:0],
    
    // å“åº”æ¥å£
    output reg [NUM_USERS-1:0] ack,
    output reg [2*DATA_WIDTH-1:0] result_out [NUM_USERS-1:0]
);

    // æµæ°´çº¿é˜¶æ®µå®šä¹‰
    // Stage 0: ä»²è£å’Œè¾“å…¥é€‰æ‹©
    // Stage 1: ä¹˜æ³•ç¬¬ä¸€çº§
    // Stage 2: ä¹˜æ³•ç¬¬äºŒçº§
    // Stage 3: è¾“å‡ºåˆ†å‘
    
    // ä»²è£å™¨çŠ¶æ€
    reg [$clog2(NUM_USERS)-1:0] grant_id;
    reg req_valid;
    
    // è½®è¯¢ä»²è£å™¨
    reg [$clog2(NUM_USERS)-1:0] rr_pointer;
    
    // æµæ°´çº¿å¯„å­˜å™¨
    reg [DATA_WIDTH-1:0] pipe_a [PIPE_STAGES:0];
    reg [DATA_WIDTH-1:0] pipe_b [PIPE_STAGES:0];
    reg [$clog2(NUM_USERS)-1:0] pipe_id [PIPE_STAGES:0];
    reg pipe_valid [PIPE_STAGES:0];
    
    // Stage 0: ä»²è£é€»è¾‘ï¼ˆæ”¹è¿›çš„è½®è¯¢ä»²è£ï¼‰
    integer i;
    always @(posedge clk or negedge rst_n) begin
        if (!rst_n) begin
            rr_pointer <= 0;
            req_valid <= 1'b0;
            grant_id <= 0;
        end else begin
            req_valid <= 1'b0;
            
            // è½®è¯¢æŸ¥æ‰¾ä¸‹ä¸€ä¸ªè¯·æ±‚
            for (i = 0; i < NUM_USERS; i = i + 1) begin
                integer idx = (rr_pointer + i) % NUM_USERS;
                if (req[idx] && !req_valid) begin
                    grant_id <= idx;
                    req_valid <= 1'b1;
                    rr_pointer <= (idx + 1) % NUM_USERS;
                end
            end
        end
    end
    
    // Stage 0->1: è¾“å…¥å¯„å­˜
    always @(posedge clk or negedge rst_n) begin
        if (!rst_n) begin
            pipe_a[0] <= 0;
            pipe_b[0] <= 0;
            pipe_id[0] <= 0;
            pipe_valid[0] <= 1'b0;
        end else begin
            if (req_valid) begin
                pipe_a[0] <= a_in[grant_id];
                pipe_b[0] <= b_in[grant_id];
                pipe_id[0] <= grant_id;
                pipe_valid[0] <= 1'b1;
            end else begin
                pipe_valid[0] <= 1'b0;
            end
        end
    end
    
    // æµæ°´çº¿ä¹˜æ³•å™¨ï¼ˆåˆ†ä¸ºä¸¤çº§ï¼‰
    reg [DATA_WIDTH-1:0] mult_a_reg, mult_b_reg;
    reg [DATA_WIDTH/2-1:0] partial_prod [3:0];
    reg [2*DATA_WIDTH-1:0] mult_result;
    
    // Stage 1: éƒ¨åˆ†ç§¯è®¡ç®—
    always @(posedge clk or negedge rst_n) begin
        if (!rst_n) begin
            mult_a_reg <= 0;
            mult_b_reg <= 0;
            pipe_id[1] <= 0;
            pipe_valid[1] <= 1'b0;
            for (i = 0; i < 4; i = i + 1) begin
                partial_prod[i] <= 0;
            end
        end else begin
            mult_a_reg <= pipe_a[0];
            mult_b_reg <= pipe_b[0];
            pipe_id[1] <= pipe_id[0];
            pipe_valid[1] <= pipe_valid[0];
            
            // è®¡ç®—éƒ¨åˆ†ç§¯ï¼ˆBoothç¼–ç ä¼˜åŒ–ï¼‰
            partial_prod[0] <= pipe_a[0][DATA_WIDTH/2-1:0] * pipe_b[0][DATA_WIDTH/2-1:0];
            partial_prod[1] <= pipe_a[0][DATA_WIDTH-1:DATA_WIDTH/2] * pipe_b[0][DATA_WIDTH/2-1:0];
            partial_prod[2] <= pipe_a[0][DATA_WIDTH/2-1:0] * pipe_b[0][DATA_WIDTH-1:DATA_WIDTH/2];
            partial_prod[3] <= pipe_a[0][DATA_WIDTH-1:DATA_WIDTH/2] * pipe_b[0][DATA_WIDTH-1:DATA_WIDTH/2];
        end
    end
    
    // Stage 2: æœ€ç»ˆç´¯åŠ 
    always @(posedge clk or negedge rst_n) begin
        if (!rst_n) begin
            mult_result <= 0;
            pipe_id[2] <= 0;
            pipe_valid[2] <= 1'b0;
        end else begin
            pipe_id[2] <= pipe_id[1];
            pipe_valid[2] <= pipe_valid[1];
            
            // Wallaceæ ‘ç´¯åŠ éƒ¨åˆ†ç§¯
            mult_result <= {partial_prod[3], {(DATA_WIDTH/2){1'b0}}} +
                          ({partial_prod[2], {(DATA_WIDTH/2){1'b0}}} >> (DATA_WIDTH/2)) +
                          ({partial_prod[1], {(DATA_WIDTH/2){1'b0}}} >> (DATA_WIDTH/2)) +
                          partial_prod[0];
        end
    end
    
    // Stage 3: è¾“å‡ºåˆ†å‘
    always @(posedge clk or negedge rst_n) begin
        if (!rst_n) begin
            ack <= 0;
            for (i = 0; i < NUM_USERS; i = i + 1) begin
                result_out[i] <= 0;
            end
        end else begin
            // æ¸…é™¤ä¹‹å‰çš„åº”ç­”
            ack <= 0;
            
            // è®¾ç½®æ–°çš„åº”ç­”
            if (pipe_valid[2]) begin
                ack[pipe_id[2]] <= 1'b1;
                result_out[pipe_id[2]] <= mult_result;
            end
        end
    end

endmodule
```

### 6.6.2 æ•°æ®è·¯å¾„ä¼˜åŒ–

```verilog
// ä¼˜åŒ–çš„æµæ°´çº¿èåˆæ“ä½œ - Verilogç‰ˆæœ¬
module FusedOperation #(
    parameter DATA_WIDTH = 16
)(
    input wire clk,
    input wire rst_n,
    input wire enable,
    input wire valid_in,
    
    // åŸå§‹æ“ä½œï¼šY = (A * B) + (C * D) + E
    input wire signed [DATA_WIDTH-1:0] a, b, c, d, e,
    output reg signed [DATA_WIDTH*2+1:0] y,
    output reg valid_out
);

    // ä¼˜åŒ–æ–¹æ¡ˆï¼š3çº§æµæ°´çº¿ï¼Œå…±äº«2ä¸ªä¹˜æ³•å™¨
    // Stage 1: è¾“å…¥å¯„å­˜å’Œä¹˜æ³•
    // Stage 2: éƒ¨åˆ†å’Œç´¯åŠ 
    // Stage 3: æœ€ç»ˆåŠ æ³•å’Œè¾“å‡º
    
    // æµæ°´çº¿å¯„å­˜å™¨
    reg signed [DATA_WIDTH-1:0] a_s1, b_s1, c_s1, d_s1, e_s1;
    reg signed [DATA_WIDTH-1:0] e_s2;
    reg valid_s1, valid_s2;
    
    // ä¹˜æ³•å™¨è¾“å‡º
    wire signed [DATA_WIDTH*2-1:0] mult1_out, mult2_out;
    
    // ç´¯åŠ å™¨
    reg signed [DATA_WIDTH*2:0] partial_sum;
    
    // Stage 1: è¾“å…¥å¯„å­˜
    always @(posedge clk or negedge rst_n) begin
        if (!rst_n) begin
            a_s1 <= 0;
            b_s1 <= 0;
            c_s1 <= 0;
            d_s1 <= 0;
            e_s1 <= 0;
            valid_s1 <= 1'b0;
        end else if (enable) begin
            if (valid_in) begin
                a_s1 <= a;
                b_s1 <= b;
                c_s1 <= c;
                d_s1 <= d;
                e_s1 <= e;
                valid_s1 <= 1'b1;
            end else begin
                valid_s1 <= 1'b0;
            end
        end
    end
    
    // å…±äº«ä¹˜æ³•å™¨ï¼ˆç»„åˆé€»è¾‘ï¼‰
    assign mult1_out = a_s1 * b_s1;
    assign mult2_out = c_s1 * d_s1;
    
    // Stage 2: éƒ¨åˆ†å’Œç´¯åŠ 
    always @(posedge clk or negedge rst_n) begin
        if (!rst_n) begin
            partial_sum <= 0;
            e_s2 <= 0;
            valid_s2 <= 1'b0;
        end else if (enable) begin
            if (valid_s1) begin
                // Wallaceæ ‘åŠ æ³•å™¨ç»“æ„
                partial_sum <= {{1{mult1_out[DATA_WIDTH*2-1]}}, mult1_out} + 
                              {{1{mult2_out[DATA_WIDTH*2-1]}}, mult2_out};
                e_s2 <= e_s1;
                valid_s2 <= 1'b1;
            end else begin
                valid_s2 <= 1'b0;
            end
        end
    end
    
    // Stage 3: æœ€ç»ˆåŠ æ³•
    always @(posedge clk or negedge rst_n) begin
        if (!rst_n) begin
            y <= 0;
            valid_out <= 1'b0;
        end else if (enable) begin
            if (valid_s2) begin
                y <= partial_sum + {{(DATA_WIDTH+2){e_s2[DATA_WIDTH-1]}}, e_s2};
                valid_out <= 1'b1;
            end else begin
                valid_out <= 1'b0;
            end
        end
    end

endmodule
```

### 6.6.3 é¢ç§¯ä¼˜åŒ–æ£€æŸ¥æ¸…å•

> **é¢ç§¯ä¼˜åŒ–ç­–ç•¥ï¼š**
- **èµ„æºå…±äº«ï¼š**
  - å…±äº«æ˜‚è´µçš„è¿ç®—å•å…ƒï¼ˆä¹˜æ³•å™¨ã€é™¤æ³•å™¨ï¼‰
  - æ—¶åˆ†å¤ç”¨å­˜å‚¨å™¨ç«¯å£
  - å…±äº«æ§åˆ¶é€»è¾‘
- **æ•°æ®è·¯å¾„ä¼˜åŒ–ï¼š**
  - æ“ä½œèåˆå‡å°‘ä¸­é—´å¯„å­˜å™¨
  - ä½å®½ä¼˜åŒ–ï¼Œç§»é™¤å†—ä½™ä½
  - ä½¿ç”¨ç§»ä½ä»£æ›¿ä¹˜ä»¥2çš„å¹‚
- **å­˜å‚¨ä¼˜åŒ–ï¼š**
  - ä½¿ç”¨å•ç«¯å£ä»£æ›¿åŒç«¯å£RAM
  - å¯„å­˜å™¨æ–‡ä»¶æ”¹ä¸ºåˆ†å¸ƒå¼RAM
  - å‹ç¼©å­˜å‚¨æ ¼å¼
- **é€»è¾‘ä¼˜åŒ–ï¼š**
  - å¸ƒå°”ä¼˜åŒ–å’Œé€»è¾‘ç®€åŒ–
  - å¸¸æ•°ä¼ æ’­å’Œæ­»ä»£ç æ¶ˆé™¤
  - FSMç¼–ç ä¼˜åŒ–

> **é¢ç§¯ä¼˜åŒ–å‰åå¯¹æ¯”ï¼š**
> 
> ä»¥ä¸€ä¸ª16Ã—16 MACé˜µåˆ—ä¸ºä¾‹ï¼š
> - **ä¼˜åŒ–å‰ï¼š**
>   - 256ä¸ªç‹¬ç«‹ä¹˜æ³•å™¨ï¼š256 Ã— 1000 gates = 256K gates
>   - 256ä¸ªç‹¬ç«‹ç´¯åŠ å™¨ï¼š256 Ã— 500 gates = 128K gates
>   - æ€»é¢ç§¯ï¼š384K gates
> - **ä¼˜åŒ–åï¼ˆ4:1èµ„æºå…±äº«ï¼‰ï¼š**
>   - 64ä¸ªå…±äº«ä¹˜æ³•å™¨ï¼š64 Ã— 1000 gates = 64K gates
>   - 256ä¸ªç´¯åŠ å™¨ï¼š256 Ã— 500 gates = 128K gates
>   - ä»²è£å’Œæ§åˆ¶é€»è¾‘ï¼š20K gates
>   - æ€»é¢ç§¯ï¼š212K gates
>   - **é¢ç§¯èŠ‚çœï¼š45%**
> 
> **æ€§èƒ½å½±å“ï¼š**ååé‡é™ä½åˆ°25%ï¼Œä½†é€šè¿‡æé«˜é¢‘ç‡å¯éƒ¨åˆ†è¡¥å¿ã€‚é€‚ç”¨äºå¯¹å»¶è¿Ÿä¸æ•æ„Ÿçš„åº”ç”¨ã€‚

## 6.7 æ—¶åºæ”¶æ•›

æ—¶åºæ”¶æ•›æ˜¯RTLè®¾è®¡åˆ°ç‰©ç†å®ç°çš„å…³é”®æŒ‘æˆ˜ï¼Œéœ€è¦åœ¨è®¾è®¡æ—©æœŸå°±è€ƒè™‘æ—¶åºé—®é¢˜ã€‚æ—¶åºæ”¶æ•›å°±åƒæ˜¯ä¸€åœºä¸æ—¶é—´èµ›è·‘çš„æ¸¸æˆâ€”â€”æ¯ä¸ªä¿¡å·éƒ½å¿…é¡»åœ¨è§„å®šçš„æ—¶é—´çª—å£å†…åˆ°è¾¾ç›®çš„åœ°ï¼Œæ—¢ä¸èƒ½å¤ªæ—©ï¼ˆä¿æŒæ—¶é—´è¿ä¾‹ï¼‰ï¼Œä¹Ÿä¸èƒ½å¤ªæ™šï¼ˆå»ºç«‹æ—¶é—´è¿ä¾‹ï¼‰ã€‚

åœ¨ç°ä»£NPUè®¾è®¡ä¸­ï¼Œæ—¶åºæ”¶æ•›çš„éš¾åº¦ä¸æ—¥ä¿±å¢ã€‚ä¸€æ–¹é¢ï¼Œä¸ºäº†è¿½æ±‚æ›´é«˜çš„æ€§èƒ½ï¼Œè®¾è®¡é¢‘ç‡ä¸æ–­æå‡ï¼ˆä»å‡ ç™¾MHzåˆ°è¶…è¿‡1GHzï¼‰ï¼›å¦ä¸€æ–¹é¢ï¼Œå…ˆè¿›å·¥è‰ºçš„çº¿å»¶è¿Ÿå’Œé—¨å»¶è¿Ÿå˜åŒ–è¶Šæ¥è¶Šå¤§ï¼Œè¿™ä½¿å¾—æ—¶åºé¢„æµ‹å˜å¾—æ›´åŠ å›°éš¾ã€‚ä¸€ä¸ªå…¸å‹çš„ä¾‹å­ï¼šåœ¨7nmå·¥è‰ºä¸‹ï¼ŒåŒä¸€æ¡çº¿çš„å»¶è¿Ÿåœ¨ä¸åŒçš„å·¥è‰ºè§’ï¼ˆprocess cornerï¼‰ä¸‹å¯èƒ½ç›¸å·®50%ä»¥ä¸Šã€‚

NVIDIAåœ¨å…¶GPUè®¾è®¡ä¸­åˆ›é€ äº†ä¸€ç§ç§°ä¸º"æ—¶åºé©±åŠ¨è®¾è®¡"ï¼ˆTiming-Driven Designï¼‰çš„æ–¹æ³•è®ºã€‚ä»RTLç¼–ç å¼€å§‹ï¼Œæ¯ä¸ªè®¾è®¡å†³ç­–éƒ½è¦è€ƒè™‘å…¶å¯¹æ—¶åºçš„å½±å“ã€‚ä¾‹å¦‚ï¼Œåœ¨è®¾è®¡ä¸€ä¸ª32ä½åŠ æ³•å™¨æ—¶ï¼Œä¸æ˜¯ç®€å•åœ°ä½¿ç”¨"+"ç¬¦å·ï¼Œè€Œæ˜¯æ˜ç¡®åœ°å®ä¾‹åŒ–ä¸€ä¸ªè¶…å‰è¿›ä½åŠ æ³•å™¨ï¼ˆCarry Look-ahead Adderï¼‰ï¼Œå¹¶æ ¹æ®æ—¶åºè¦æ±‚é€‰æ‹©åˆé€‚çš„å®ç°æ–¹å¼ã€‚è¿™ç§æ–¹æ³•è™½ç„¶å¢åŠ äº†RTLç¼–ç çš„å¤æ‚åº¦ï¼Œä½†å¤§å¤§æé«˜äº†æ—¶åºæ”¶æ•›çš„æˆåŠŸç‡ã€‚

### 6.7.1 æµæ°´çº¿è®¾è®¡

æµæ°´çº¿æ˜¯è§£å†³æ—¶åºé—®é¢˜çš„åˆ©å™¨ã€‚é€šè¿‡å°†å¤æ‚çš„ç»„åˆé€»è¾‘åˆ†å‰²æˆå¤šä¸ªç®€å•çš„é˜¶æ®µï¼Œæ¯ä¸ªé˜¶æ®µä¹‹é—´æ’å…¥å¯„å­˜å™¨ï¼Œå¯ä»¥æ˜¾è‘—å‡å°‘å…³é”®è·¯å¾„çš„å»¶è¿Ÿã€‚è¿™å°±åƒæ˜¯å·¥å‚æµæ°´çº¿â€”â€”è™½ç„¶ä¸€ä¸ªäº§å“ä»å¼€å§‹åˆ°å®Œæˆçš„æ€»æ—¶é—´å¢åŠ äº†ï¼ˆå»¶è¿Ÿå¢åŠ ï¼‰ï¼Œä½†æ˜¯å•ä½æ—¶é—´å†…çš„äº§é‡å´å¤§å¤§æé«˜äº†ï¼ˆååé‡å¢åŠ ï¼‰ã€‚

ä½†æµæ°´çº¿è®¾è®¡ä¹Ÿæœ‰å…¶æŒ‘æˆ˜ã€‚æ¯å¢åŠ ä¸€çº§æµæ°´çº¿ï¼Œå°±ä¼šå¢åŠ ä¸€ä¸ªæ—¶é’Ÿå‘¨æœŸçš„å»¶è¿Ÿï¼Œè¿™å¯¹äºå¯¹å»¶è¿Ÿæ•æ„Ÿçš„åº”ç”¨å¯èƒ½æ˜¯ä¸å¯æ¥å—çš„ã€‚æ­¤å¤–ï¼Œæµæ°´çº¿è¿˜ä¼šå¢åŠ é¢ç§¯ï¼ˆå¯„å­˜å™¨ï¼‰å’ŒåŠŸè€—ï¼ˆæ—¶é’Ÿæ ‘ï¼‰ã€‚å› æ­¤ï¼Œè®¾è®¡å¸ˆéœ€è¦æ‰¾åˆ°æµæ°´çº¿æ·±åº¦çš„æœ€ä½³å¹³è¡¡ç‚¹ã€‚Intelçš„ç»éªŒæ˜¯ï¼šåœ¨8-12çº§æµæ°´çº¿ä¹‹é—´é€šå¸¸å¯ä»¥è·å¾—æœ€ä½³çš„æ€§èƒ½åŠŸè€—æ¯”ã€‚

```verilog
// ä¼˜åŒ–çš„æ·±åº¦æµæ°´çº¿MACé˜µåˆ— - Verilogç‰ˆæœ¬
module PipelinedMACArray #(
    parameter DATA_WIDTH = 8,
    parameter ARRAY_DIM = 4,
    parameter PIPE_STAGES = 3,  // æµæ°´çº¿çº§æ•°
    parameter ACC_WIDTH = 32     // ç´¯åŠ å™¨ä½å®½
)(
    input wire clk,
    input wire rst_n,
    input wire enable,
    input wire clear_acc,        // æ¸…é™¤ç´¯åŠ å™¨
    
    input wire [DATA_WIDTH-1:0] a_in [ARRAY_DIM-1:0],
    input wire [DATA_WIDTH-1:0] b_in [ARRAY_DIM-1:0][ARRAY_DIM-1:0],
    output wire [ACC_WIDTH-1:0] c_out [ARRAY_DIM-1:0][ARRAY_DIM-1:0],
    output reg valid_out
);

    // æµæ°´çº¿å¯„å­˜å™¨
    reg [DATA_WIDTH-1:0] a_pipe [PIPE_STAGES:0][ARRAY_DIM-1:0];
    reg [DATA_WIDTH-1:0] b_pipe [PIPE_STAGES:0][ARRAY_DIM-1:0][ARRAY_DIM-1:0];
    reg valid_pipe [PIPE_STAGES:0];
    
    // è¾“å…¥æµæ°´çº¿ï¼ˆä¼˜åŒ–ï¼šä½¿ç”¨éé˜»å¡èµ‹å€¼å‡å°‘å»¶è¿Ÿï¼‰
    integer s, i, j;
    always @(posedge clk or negedge rst_n) begin
        if (!rst_n) begin
            for (s = 0; s <= PIPE_STAGES; s = s + 1) begin
                valid_pipe[s] <= 1'b0;
                for (i = 0; i < ARRAY_DIM; i = i + 1) begin
                    a_pipe[s][i] <= 0;
                    for (j = 0; j < ARRAY_DIM; j = j + 1) begin
                        b_pipe[s][i][j] <= 0;
                    end
                end
            end
        end else if (enable) begin
            // ç¬¬ä¸€çº§
            a_pipe[0] <= a_in;
            b_pipe[0] <= b_in;
            valid_pipe[0] <= 1'b1;
            
            // æµæ°´çº¿ä¼ æ’­
            for (s = 1; s <= PIPE_STAGES; s = s + 1) begin
                a_pipe[s] <= a_pipe[s-1];
                b_pipe[s] <= b_pipe[s-1];
                valid_pipe[s] <= valid_pipe[s-1];
            end
        end else begin
            // ä¸ä½¿èƒ½æ—¶æ¸…é™¤valid
            for (s = 0; s <= PIPE_STAGES; s = s + 1) begin
                valid_pipe[s] <= 1'b0;
            end
        end
    end
    
    // è¾“å‡ºvalidä¿¡å·
    always @(posedge clk or negedge rst_n) begin
        if (!rst_n) begin
            valid_out <= 1'b0;
        end else begin
            valid_out <= valid_pipe[PIPE_STAGES];
        end
    end
    
    // MACå•å…ƒå®ä¾‹åŒ–ï¼ˆä¼˜åŒ–åçš„æµæ°´çº¿ç»“æ„ï¼‰
    genvar gi, gj;
    generate
        for (gi = 0; gi < ARRAY_DIM; gi = gi + 1) begin : row_gen
            for (gj = 0; gj < ARRAY_DIM; gj = gj + 1) begin : col_gen
                OptimizedPipelinedMAC #(
                    .DATA_WIDTH(DATA_WIDTH),
                    .ACC_WIDTH(ACC_WIDTH),
                    .INTERNAL_PIPES(2)  // MACå†…éƒ¨æµæ°´çº¿
                ) u_mac (
                    .clk(clk),
                    .rst_n(rst_n),
                    .enable(valid_pipe[PIPE_STAGES]),
                    .clear(clear_acc),
                    .a(a_pipe[PIPE_STAGES][gi]),
                    .b(b_pipe[PIPE_STAGES][gi][gj]),
                    .acc_out(c_out[gi][gj])
                );
            end
        end
    endgenerate

endmodule

// ä¼˜åŒ–çš„æµæ°´çº¿MACå•å…ƒ
module OptimizedPipelinedMAC #(
    parameter DATA_WIDTH = 8,
    parameter ACC_WIDTH = 32,
    parameter INTERNAL_PIPES = 2
)(
    input wire clk,
    input wire rst_n,
    input wire enable,
    input wire clear,
    input wire signed [DATA_WIDTH-1:0] a,
    input wire signed [DATA_WIDTH-1:0] b,
    output wire signed [ACC_WIDTH-1:0] acc_out
);

    // ä¹˜æ³•å™¨æµæ°´çº¿å¯„å­˜å™¨
    reg signed [DATA_WIDTH-1:0] a_reg, b_reg;
    reg signed [2*DATA_WIDTH-1:0] mult_pipe [INTERNAL_PIPES:0];
    reg enable_pipe [INTERNAL_PIPES+1:0];
    
    // ç´¯åŠ å™¨
    reg signed [ACC_WIDTH-1:0] acc_reg;
    
    // æµæ°´çº¿ä¹˜æ³•
    integer k;
    always @(posedge clk or negedge rst_n) begin
        if (!rst_n) begin
            a_reg <= 0;
            b_reg <= 0;
            for (k = 0; k <= INTERNAL_PIPES; k = k + 1) begin
                mult_pipe[k] <= 0;
            end
            for (k = 0; k <= INTERNAL_PIPES+1; k = k + 1) begin
                enable_pipe[k] <= 1'b0;
            end
        end else begin
            // è¾“å…¥å¯„å­˜
            a_reg <= a;
            b_reg <= b;
            enable_pipe[0] <= enable;
            
            // ä¹˜æ³•ç¬¬ä¸€çº§
            mult_pipe[0] <= a_reg * b_reg;
            enable_pipe[1] <= enable_pipe[0];
            
            // ä¹˜æ³•æµæ°´çº¿
            for (k = 1; k <= INTERNAL_PIPES; k = k + 1) begin
                mult_pipe[k] <= mult_pipe[k-1];
                enable_pipe[k+1] <= enable_pipe[k];
            end
        end
    end
    
    // ç´¯åŠ ï¼ˆå¸¦æ¸…é›¶æ§åˆ¶ï¼‰
    always @(posedge clk or negedge rst_n) begin
        if (!rst_n) begin
            acc_reg <= 0;
        end else if (clear) begin
            acc_reg <= 0;
        end else if (enable_pipe[INTERNAL_PIPES+1]) begin
            acc_reg <= acc_reg + {{(ACC_WIDTH-2*DATA_WIDTH){mult_pipe[INTERNAL_PIPES][2*DATA_WIDTH-1]}}, 
                                  mult_pipe[INTERNAL_PIPES]};
        end
    end
    
    assign acc_out = acc_reg;

endmodule
```

### 6.7.2 æ—¶åºä¼˜åŒ–æŠ€æœ¯

> **æµæ°´çº¿æ·±åº¦ä¸æ€§èƒ½æƒè¡¡åˆ†æï¼š**

| æµæ°´çº¿æ·±åº¦ | æœ€å¤§é¢‘ç‡ | å»¶è¿Ÿ(cycles) | ååé‡ | é¢ç§¯å¼€é”€ | åŠŸè€— |
|------------|----------|--------------|--------|----------|------|
| æ— æµæ°´çº¿ | 200 MHz | 1 | 200 MOPS | åŸºå‡† | åŸºå‡† |
| 2çº§æµæ°´çº¿ | 400 MHz | 2 | 400 MOPS | +5% | +10% |
| 4çº§æµæ°´çº¿ | 667 MHz | 4 | 667 MOPS | +12% | +20% |
| 8çº§æµæ°´çº¿ | 800 MHz | 8 | 800 MOPS | +25% | +35% |

**ç»“è®ºï¼š**æµæ°´çº¿æ·±åº¦å¢åŠ å¸¦æ¥é€’å‡çš„æ€§èƒ½æ”¶ç›Šï¼ŒåŒæ—¶é¢ç§¯å’ŒåŠŸè€—å¼€é”€é€’å¢ã€‚æœ€ä¼˜æ·±åº¦éœ€è¦æ ¹æ®å…·ä½“åº”ç”¨åœºæ™¯æƒè¡¡ã€‚

```verilog
// ä¼˜åŒ–çš„é‡å®šæ—¶ï¼ˆRetimingï¼‰ç¤ºä¾‹ - Verilogç‰ˆæœ¬
module RetimingExample #(
    parameter WIDTH = 32
)(
    input wire clk,
    input wire rst_n,
    input wire [WIDTH-1:0] a, b, c, d,
    input wire valid_in,
    output reg [WIDTH-1:0] result,
    output reg valid_out
);

    // åŸå§‹è®¾è®¡ï¼šé•¿ç»„åˆè·¯å¾„
    // assign result = ((a + b) * c) + d;
    
    // ä¼˜åŒ–åï¼šå¹³è¡¡çš„æµæ°´çº¿ï¼Œå¸¦æœ‰æ•ˆä¿¡å·ä¼ æ’­
    reg [WIDTH-1:0] sum_ab;
    reg [WIDTH-1:0] c_reg1, c_reg2;
    reg [WIDTH-1:0] d_reg1, d_reg2, d_reg3;
    reg [WIDTH*2-1:0] product;
    reg valid_stage1, valid_stage2, valid_stage3;
    
    // ä¸ºäº†æ›´å¥½çš„æ—¶åºï¼Œå°†ä¹˜æ³•åˆ†è§£ä¸ºéƒ¨åˆ†ç§¯
    reg [WIDTH-1:0] partial_prod_low, partial_prod_high;
    
    always @(posedge clk or negedge rst_n) begin
        if (!rst_n) begin
            sum_ab <= 0;
            c_reg1 <= 0;
            c_reg2 <= 0;
            d_reg1 <= 0;
            d_reg2 <= 0;
            d_reg3 <= 0;
            partial_prod_low <= 0;
            partial_prod_high <= 0;
            product <= 0;
            result <= 0;
            valid_stage1 <= 0;
            valid_stage2 <= 0;
            valid_stage3 <= 0;
            valid_out <= 0;
        end else begin
            // Stage 1: åŠ æ³•å’Œå¯„å­˜å™¨
            sum_ab <= a + b;
            c_reg1 <= c;
            d_reg1 <= d;
            valid_stage1 <= valid_in;
            
            // Stage 2: éƒ¨åˆ†ç§¯è®¡ç®—
            partial_prod_low <= sum_ab[WIDTH/2-1:0] * c_reg1[WIDTH/2-1:0];
            partial_prod_high <= sum_ab[WIDTH-1:WIDTH/2] * c_reg1[WIDTH-1:WIDTH/2];
            c_reg2 <= c_reg1;
            d_reg2 <= d_reg1;
            valid_stage2 <= valid_stage1;
            
            // Stage 3: å®Œæ•´ä¹˜æ³•ç»“æœ
            product <= {partial_prod_high, partial_prod_low} + 
                      (sum_ab[WIDTH/2-1:0] * c_reg2[WIDTH-1:WIDTH/2]) << (WIDTH/2) +
                      (sum_ab[WIDTH-1:WIDTH/2] * c_reg2[WIDTH/2-1:0]) << (WIDTH/2);
            d_reg3 <= d_reg2;
            valid_stage3 <= valid_stage2;
            
            // Stage 4: æœ€ç»ˆåŠ æ³•å’Œé¥±å’Œ
            if (valid_stage3) begin
                if (product[WIDTH*2-1:WIDTH] != 0 && product[WIDTH*2-1]) begin
                    // è´Ÿæ•°æº¢å‡º
                    result <= {1'b1, {(WIDTH-1){1'b0}}};
                end else if (product[WIDTH*2-1:WIDTH] != 0 && !product[WIDTH*2-1]) begin
                    // æ­£æ•°æº¢å‡º
                    result <= {1'b0, {(WIDTH-1){1'b1}}};
                end else begin
                    result <= product[WIDTH-1:0] + d_reg3;
                end
            end
            valid_out <= valid_stage3;
        end
    end

endmodule
```

**æ‰‡å‡ºä¼˜åŒ–æŠ€æœ¯ï¼š**

```verilog
// ä¼˜åŒ–çš„é€»è¾‘å¤åˆ¶è§£å†³æ‰‡å‡ºé—®é¢˜ - Verilogç‰ˆæœ¬
module FanoutOptimization #(
    parameter WIDTH = 8,
    parameter FANOUT = 64
)(
    input wire clk,
    input wire rst_n,
    input wire [WIDTH-1:0] data_in,
    input wire valid_in,
    input wire enable,
    output reg [WIDTH-1:0] data_out [FANOUT-1:0],
    output reg valid_out
);

    // æ‰‡å‡ºæ ‘ï¼šä½¿ç”¨å¤šçº§ç¼“å†²å’Œæµæ°´çº¿
    localparam TREE_LEVELS = 3;  // log4(64) = 3
    localparam FANOUT_PER_LEVEL = 4;
    
    // ä¸­é—´ç¼“å†²çº§å’Œæœ‰æ•ˆä¿¡å·
    reg [WIDTH-1:0] buffer_l1 [3:0];
    reg [WIDTH-1:0] buffer_l2 [15:0];
    reg enable_l1, enable_l2, enable_l3;
    reg valid_l1, valid_l2, valid_l3;
    
    // è¾“å…¥å¯„å­˜å™¨ï¼Œå‡å°‘è¾“å…¥ç«¯å£çš„è´Ÿè½½
    reg [WIDTH-1:0] data_in_reg;
    reg enable_reg;
    
    always @(posedge clk or negedge rst_n) begin
        if (!rst_n) begin
            data_in_reg <= 0;
            enable_reg <= 0;
        end else begin
            data_in_reg <= data_in;
            enable_reg <= enable;
        end
    end
    
    // ç¬¬ä¸€çº§ï¼š1->4 å¸¦æœ‰æ•ˆä¿¡å·ä¼ æ’­
    always @(posedge clk or negedge rst_n) begin
        if (!rst_n) begin
            for (int i = 0; i < 4; i++) buffer_l1[i] <= 0;
            enable_l1 <= 0;
            valid_l1 <= 0;
        end else begin
            if (enable_reg) begin
                // ä½¿ç”¨å¾ªç¯å±•å¼€å‡å°‘é€»è¾‘å»¶è¿Ÿ
                buffer_l1[0] <= data_in_reg;
                buffer_l1[1] <= data_in_reg;
                buffer_l1[2] <= data_in_reg;
                buffer_l1[3] <= data_in_reg;
            end
            enable_l1 <= enable_reg;
            valid_l1 <= valid_in && enable_reg;
        end
    end
    
    // ç¬¬äºŒçº§ï¼š4->16 å¸¦ç¼“å†²å™¨é€‰æ‹©é€»è¾‘
    always @(posedge clk or negedge rst_n) begin
        if (!rst_n) begin
            for (int i = 0; i < 16; i++) buffer_l2[i] <= 0;
            enable_l2 <= 0;
            valid_l2 <= 0;
        end else begin
            if (enable_l1) begin
                // æ‰‹åŠ¨å±•å¼€ä»¥ä¼˜åŒ–æ—¶åº
                buffer_l2[0]  <= buffer_l1[0];
                buffer_l2[1]  <= buffer_l1[0];
                buffer_l2[2]  <= buffer_l1[0];
                buffer_l2[3]  <= buffer_l1[0];
                buffer_l2[4]  <= buffer_l1[1];
                buffer_l2[5]  <= buffer_l1[1];
                buffer_l2[6]  <= buffer_l1[1];
                buffer_l2[7]  <= buffer_l1[1];
                buffer_l2[8]  <= buffer_l1[2];
                buffer_l2[9]  <= buffer_l1[2];
                buffer_l2[10] <= buffer_l1[2];
                buffer_l2[11] <= buffer_l1[2];
                buffer_l2[12] <= buffer_l1[3];
                buffer_l2[13] <= buffer_l1[3];
                buffer_l2[14] <= buffer_l1[3];
                buffer_l2[15] <= buffer_l1[3];
            end
            enable_l2 <= enable_l1;
            valid_l2 <= valid_l1;
        end
    end
    
    // ç¬¬ä¸‰çº§ï¼š16->64 æœ€ç»ˆè¾“å‡º
    always @(posedge clk or negedge rst_n) begin
        if (!rst_n) begin
            for (int i = 0; i < FANOUT; i++) data_out[i] <= 0;
            enable_l3 <= 0;
            valid_out <= 0;
        end else begin
            if (enable_l2) begin
                // åˆ†ç»„å¤„ç†ä»¥å‡å°‘æ¯ä¸ªæ—¶é’Ÿå‘¨æœŸçš„è´Ÿè½½
                for (int j = 0; j < 16; j++) begin
                    data_out[j*4]   <= buffer_l2[j];
                    data_out[j*4+1] <= buffer_l2[j];
                    data_out[j*4+2] <= buffer_l2[j];
                    data_out[j*4+3] <= buffer_l2[j];
                end
            end
            enable_l3 <= enable_l2;
            valid_out <= valid_l2;
        end
    end

endmodule
```

```scala
// å®Œæ•´çš„è„‰åŠ¨é˜µåˆ—çŸ©é˜µä¹˜æ³•å™¨å®ç°ï¼ˆChiselä»£ç ï¼‰
class SystolicMatrixMultiplier(matrixSize: Int, dataWidth: Int) extends Module {
  val io = IO(new Bundle {
    val a_in = Input(Vec(matrixSize, UInt(dataWidth.W)))
    val b_in = Input(Vec(matrixSize, UInt(dataWidth.W)))
    val c_out = Output(Vec(matrixSize, Vec(matrixSize, UInt((dataWidth*2 + matrixSize).W))))
    val valid_in = Input(Bool())
    val valid_out = Output(Bool())
    val start = Input(Bool())
    val done = Output(Bool())
  })
  
  // PEå•å…ƒå®šä¹‰
  class PE extends Bundle {
    var aReg1, aReg2 = UInt(dataWidth.W)
    var bReg1, bReg2 = UInt(dataWidth.W)
    var mult = UInt((dataWidth * 2).W)
    var acc = UInt((dataWidth * 2 + matrixSize).W)
  }
  
  // PEé˜µåˆ—å®ä¾‹åŒ–
  val peArray = Array.fill(matrixSize, matrixSize)(Wire(new PE))
  
  // è¾“å…¥å»¶è¿Ÿé“¾ç”¨äºæ—¶åºå¯¹é½
  val aDelay = for (i <- 0 until matrixSize) yield {
    val delayChain = Module(new ShiftRegister(UInt(dataWidth.W), i))
    delayChain.io.in := io.a_in(i)
    delayChain.io.enable := (state === computing) || (state === draining)
    delayChain
  }
  
  val bDelay = for (j <- 0 until matrixSize) yield {
    val delayChain = Module(new ShiftRegister(UInt(dataWidth.W), j))
    delayChain.io.in := io.b_in(j)
    delayChain.io.enable := (state === computing) || (state === draining)
    delayChain
  }
  
  // çŠ¶æ€æœº
  val idle :: computing :: draining :: output :: Nil = Enum(4)
  val state = RegInit(idle)
  val cycleCount = RegInit(0.U(6.W))
  
  // PEé˜µåˆ—è¿æ¥å’Œè®¡ç®—
  for (i <- 0 until matrixSize) {
    for (j <- 0 until matrixSize) {
      val pe = peArray(i)(j)
      
      // è¾“å…¥è¿æ¥
      val aInput = if (j == 0) aDelay(i).io.out else peArray(i)(j-1).aReg2
      val bInput = if (i == 0) bDelay(j).io.out else peArray(i-1)(j).bReg2
      
      // æµæ°´çº¿å¯„å­˜å™¨
      pe.aReg1 := aInput
      pe.bReg1 := bInput
      pe.aReg2 := pe.aReg1
      pe.bReg2 := pe.bReg1
      
      // ä¹˜æ³•å™¨
      pe.mult := pe.aReg1 * pe.bReg1
      
      // ç´¯åŠ å™¨
      when(io.start) {
        pe.acc := 0.U
      }.elsewhen((state === computing || state === draining) && io.valid_in) {
        pe.acc := pe.acc + pe.mult
      }
      
      // è¾“å‡ºè¿æ¥
      io.c_out(i)(j) := pe.acc
    }
  }
  
  // æ§åˆ¶é€»è¾‘
  switch(state) {
    is(idle) {
      when(io.start) {
        state := computing
        cycleCount := 0.U
      }
    }
    is(computing) {
      cycleCount := cycleCount + 1.U
      when(cycleCount === (matrixSize - 1).U) {
        state := draining
        cycleCount := 0.U
      }
    }
    is(draining) {
      cycleCount := cycleCount + 1.U
      when(cycleCount === (2 * matrixSize + 2).U) {
        state := output
      }
    }
    is(output) {
      state := idle
    }
  }
  
  io.done := state === output
  io.valid_out := state === output
}

// è¾…åŠ©ç§»ä½å¯„å­˜å™¨æ¨¡å—
class ShiftRegister[T <: Data](gen: T, depth: Int) extends Module {
  val io = IO(new Bundle {
    val in = Input(gen.cloneType)
    val out = Output(gen.cloneType)
    val enable = Input(Bool())
  })
  
  val regs = Reg(Vec(depth, gen.cloneType))
  
  when(io.enable) {
    regs(0) := io.in
    for (i <- 1 until depth) {
      regs(i) := regs(i - 1)
    }
  }
  
  io.out := regs(depth - 1)
}
```

## 6.8 æœ¬ç« å°ç»“

æœ¬ç« æ·±å…¥æ¢è®¨äº†NPUè®¾è®¡çš„RTLå®ç°æŠ€æœ¯ï¼Œæ˜¯å°†ç³»ç»Ÿæ¶æ„è½¬åŒ–ä¸ºå¯ç»¼åˆç¡¬ä»¶çš„å…³é”®ç¯èŠ‚ã€‚

### 6.8.1 æ ¸å¿ƒè¦ç‚¹æ€»ç»“

- **RTLè®¾è®¡æ˜¯NPUå®ç°çš„å…³é”®ç¯èŠ‚**ï¼šå°†æŠ½è±¡æ¶æ„è½¬åŒ–ä¸ºå¯ç»¼åˆçš„ç¡¬ä»¶æè¿°ï¼Œç›´æ¥å†³å®šèŠ¯ç‰‡çš„æœ€ç»ˆæ€§èƒ½
- **è§„èŒƒçš„è®¾è®¡æµç¨‹ç¡®ä¿é¡¹ç›®æˆåŠŸ**ï¼šä»éœ€æ±‚åˆ†æåˆ°RTLç¼–ç ã€éªŒè¯ã€ç»¼åˆï¼Œæ¯ä¸ªé˜¶æ®µéƒ½æœ‰æ˜ç¡®çš„è¾“å…¥è¾“å‡ºå’Œæ£€æŸ¥ç‚¹
- **è‰¯å¥½çš„ç¼–ç è§„èŒƒæå‡è®¾è®¡è´¨é‡**ï¼šåŒ…æ‹¬å‘½åè§„åˆ™ã€åŒæ­¥è®¾è®¡ã€ç»„åˆé€»è¾‘ä¼˜åŒ–ç­‰ï¼Œå‡å°‘åæœŸè°ƒè¯•å’Œä¼˜åŒ–çš„å·¥ä½œé‡
- **æ—¶é’ŸåŸŸè®¾è®¡å½±å“ç³»ç»Ÿç¨³å®šæ€§**ï¼šé€šè¿‡åˆç†çš„æ—¶é’Ÿè§„åˆ’ã€åŒæ­¥å™¨è®¾è®¡ã€äºšç¨³æ€å¤„ç†ç¡®ä¿è·¨æ—¶é’ŸåŸŸæ•°æ®ä¼ è¾“çš„å¯é æ€§
- **å¤ä½ç­–ç•¥éœ€è¦å…¨å±€è€ƒè™‘**ï¼šåŒæ­¥å¤ä½ç®€åŒ–æ—¶åºåˆ†æï¼Œå¼‚æ­¥å¤ä½å“åº”å¿«é€Ÿï¼Œæ··åˆå¤ä½ç»“åˆä¸¤è€…ä¼˜ç‚¹
- **ä½åŠŸè€—è®¾è®¡è´¯ç©¿RTLå…¨æµç¨‹**ï¼šæ—¶é’Ÿé—¨æ§ã€ç”µæºé—¨æ§ã€å¤šé˜ˆå€¼è®¾è®¡ç­‰æŠ€æœ¯å¯å°†åŠŸè€—é™ä½50%ä»¥ä¸Š
- **é¢ç§¯ä¼˜åŒ–éœ€è¦ç®—æ³•çº§åˆ›æ–°**ï¼šèµ„æºå…±äº«ã€è¿ç®—å™¨å¤ç”¨ã€å­˜å‚¨å‹ç¼©ç­‰æŠ€æœ¯åœ¨ä¿æŒæ€§èƒ½çš„åŒæ—¶å‡å°èŠ¯ç‰‡é¢ç§¯
- **æ—¶åºæ”¶æ•›æ˜¯RTLè®¾è®¡çš„ç»ˆææŒ‘æˆ˜**ï¼šé€šè¿‡æµæ°´çº¿ä¼˜åŒ–ã€é€»è¾‘é‡æ„ã€ç‰©ç†æ„ŸçŸ¥è®¾è®¡ç­‰æŠ€æœ¯æ»¡è¶³ç›®æ ‡é¢‘ç‡è¦æ±‚