<stg><name>convex_hull_accel</name>


<trans_list>

<trans id="333" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="334" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="335" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="336" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="337" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="338" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="339" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="340" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="341" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="342" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="343" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="344" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="345" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="346" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="347" from="15" to="42">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="348" from="15" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="349" from="16" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="350" from="16" to="25">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="352" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="353" from="18" to="19">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_128" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="354" from="18" to="24">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_128" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="356" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="357" from="20" to="22">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="358" from="20" to="21">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
<literal name="icmp_ln90_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="359" from="20" to="24">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
<literal name="icmp_ln90_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="361" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="362" from="22" to="23">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90_2" val="1"/>
</and_exp><and_exp><literal name="icmp_ln90" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="363" from="22" to="24">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
<literal name="icmp_ln90_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="365" from="23" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="366" from="24" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="368" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="369" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="370" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="371" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="372" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="373" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="374" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="375" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="376" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="377" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="378" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="379" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="380" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="381" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="382" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="383" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="385" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="386" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="387" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="388" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="389" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="390" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="391" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="392" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="393" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="394" from="51" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="52" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:0 %cols_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %cols

]]></Node>
<StgValue><ssdm name="cols_read"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1 %rows_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %rows

]]></Node>
<StgValue><ssdm name="rows_read"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:2 %out_data_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %out_data

]]></Node>
<StgValue><ssdm name="out_data_read"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:3 %in_data_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %in_data

]]></Node>
<StgValue><ssdm name="in_data_read"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="64">
<![CDATA[
entry:4 %k_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="k_1_loc"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="64">
<![CDATA[
entry:5 %k_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="k_loc"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="64">
<![CDATA[
entry:6 %count_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="count_loc"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="8" op_0_bw="32">
<![CDATA[
entry:7 %empty = trunc i32 %cols_read

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="8" op_0_bw="32">
<![CDATA[
entry:8 %empty_32 = trunc i32 %rows_read

]]></Node>
<StgValue><ssdm name="empty_32"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="15" op_0_bw="32">
<![CDATA[
entry:9 %trunc_ln34 = trunc i32 %rows_read

]]></Node>
<StgValue><ssdm name="trunc_ln34"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="15" op_0_bw="32">
<![CDATA[
entry:10 %trunc_ln34_1 = trunc i32 %cols_read

]]></Node>
<StgValue><ssdm name="trunc_ln34_1"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="8" op_0_bw="64">
<![CDATA[
entry:30 %in_img_data = alloca i64 1

]]></Node>
<StgValue><ssdm name="in_img_data"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="8" op_0_bw="64">
<![CDATA[
entry:33 %out_img_data = alloca i64 1

]]></Node>
<StgValue><ssdm name="out_img_data"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="64">
<![CDATA[
entry:36 %pts_x = alloca i64 1

]]></Node>
<StgValue><ssdm name="pts_x"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="64">
<![CDATA[
entry:37 %pts_x_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pts_x_1"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="64">
<![CDATA[
entry:38 %pts_x_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pts_x_2"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="64">
<![CDATA[
entry:39 %pts_x_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pts_x_3"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="64">
<![CDATA[
entry:40 %pts_y = alloca i64 1

]]></Node>
<StgValue><ssdm name="pts_y"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="64">
<![CDATA[
entry:41 %pts_y_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pts_y_1"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="64">
<![CDATA[
entry:42 %pts_y_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pts_y_2"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="64">
<![CDATA[
entry:43 %pts_y_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pts_y_3"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="64">
<![CDATA[
entry:44 %hull_x = alloca i64 1

]]></Node>
<StgValue><ssdm name="hull_x"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="64">
<![CDATA[
entry:45 %hull_x_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="hull_x_1"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="64">
<![CDATA[
entry:46 %hull_x_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="hull_x_2"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="64">
<![CDATA[
entry:47 %hull_x_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="hull_x_3"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="64">
<![CDATA[
entry:48 %hull_y = alloca i64 1

]]></Node>
<StgValue><ssdm name="hull_y"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="64">
<![CDATA[
entry:49 %hull_y_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="hull_y_1"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="64">
<![CDATA[
entry:50 %hull_y_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="hull_y_2"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="64">
<![CDATA[
entry:51 %hull_y_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="hull_y_3"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry:52 %mul_ln34 = mul i15 %trunc_ln34_1, i15 %trunc_ln34

]]></Node>
<StgValue><ssdm name="mul_ln34"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
entry:53 %gmem0_addr = getelementptr i8 %gmem0, i64 %in_data_read

]]></Node>
<StgValue><ssdm name="gmem0_addr"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="15">
<![CDATA[
entry:54 %select_ln34_cast = zext i15 %mul_ln34

]]></Node>
<StgValue><ssdm name="select_ln34_cast"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:55 %empty_35 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem0_addr, i32 %select_ln34_cast

]]></Node>
<StgValue><ssdm name="empty_35"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="85" st_id="3" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:55 %empty_35 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem0_addr, i32 %select_ln34_cast

]]></Node>
<StgValue><ssdm name="empty_35"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="86" st_id="4" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:55 %empty_35 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem0_addr, i32 %select_ln34_cast

]]></Node>
<StgValue><ssdm name="empty_35"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="87" st_id="5" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:55 %empty_35 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem0_addr, i32 %select_ln34_cast

]]></Node>
<StgValue><ssdm name="empty_35"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="88" st_id="6" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:55 %empty_35 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem0_addr, i32 %select_ln34_cast

]]></Node>
<StgValue><ssdm name="empty_35"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="89" st_id="7" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:55 %empty_35 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem0_addr, i32 %select_ln34_cast

]]></Node>
<StgValue><ssdm name="empty_35"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="90" st_id="8" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:55 %empty_35 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem0_addr, i32 %select_ln34_cast

]]></Node>
<StgValue><ssdm name="empty_35"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="91" st_id="9" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:55 %empty_35 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem0_addr, i32 %select_ln34_cast

]]></Node>
<StgValue><ssdm name="empty_35"/></StgValue>
</operation>

<operation id="92" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="16" op_0_bw="8">
<![CDATA[
entry:56 %cast = zext i8 %empty_32

]]></Node>
<StgValue><ssdm name="cast"/></StgValue>
</operation>

<operation id="93" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="16" op_0_bw="8">
<![CDATA[
entry:57 %cast1 = zext i8 %empty

]]></Node>
<StgValue><ssdm name="cast1"/></StgValue>
</operation>

<operation id="94" st_id="9" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:58 %bound = mul i16 %cast, i16 %cast1

]]></Node>
<StgValue><ssdm name="bound"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="95" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
entry:59 %empty_36 = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty_36"/></StgValue>
</operation>

<operation id="96" st_id="10" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="16" op_3_bw="64" op_4_bw="8" op_5_bw="0" op_6_bw="0">
<![CDATA[
entry:60 %call_ln0 = call void @convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2, i8 %gmem0, i16 %bound, i64 %in_data_read, i8 %in_img_data

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="97" st_id="11" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="16" op_3_bw="64" op_4_bw="8" op_5_bw="0" op_6_bw="0">
<![CDATA[
entry:60 %call_ln0 = call void @convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2, i8 %gmem0, i16 %bound, i64 %in_data_read, i8 %in_img_data

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="98" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="0">
<![CDATA[
entry:61 %empty_37 = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty_37"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="99" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:62 %empty_38 = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty_38"/></StgValue>
</operation>

<operation id="100" st_id="13" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="8" op_12_bw="32" op_13_bw="0" op_14_bw="0" op_15_bw="0">
<![CDATA[
entry:63 %call_ln0 = call void @convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4, i16 %bound, i8 %empty, i32 %pts_y_3, i32 %pts_y_2, i32 %pts_y_1, i32 %pts_y, i32 %pts_x_3, i32 %pts_x_2, i32 %pts_x_1, i32 %pts_x, i8 %in_img_data, i32 %count_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="101" st_id="14" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="8" op_12_bw="32" op_13_bw="0" op_14_bw="0" op_15_bw="0">
<![CDATA[
entry:63 %call_ln0 = call void @convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4, i16 %bound, i8 %empty, i32 %pts_y_3, i32 %pts_y_2, i32 %pts_y_1, i32 %pts_y, i32 %pts_x_3, i32 %pts_x_2, i32 %pts_x_1, i32 %pts_x, i8 %in_img_data, i32 %count_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="102" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:11 %spectopmodule_ln12 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_9

]]></Node>
<StgValue><ssdm name="spectopmodule_ln12"/></StgValue>
</operation>

<operation id="103" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:12 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem0, void @empty_10, i32 0, i32 0, void @empty_16, i32 0, i32 16384, void @empty_17, void @empty_18, void @empty_16, i32 16, i32 16, i32 16, i32 16, void @empty_16, void @empty_16, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="104" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
entry:13 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %gmem0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="105" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:14 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem1, void @empty_10, i32 0, i32 0, void @empty_16, i32 0, i32 16384, void @empty_19, void @empty_18, void @empty_16, i32 16, i32 16, i32 16, i32 16, void @empty_16, void @empty_16, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="106" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
entry:15 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %gmem1

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="107" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:16 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %in_data, void @empty, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_0, void @empty_1, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_2, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="108" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:17 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %in_data, void @empty_3, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_2, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="109" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:18 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_data, void @empty, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_0, void @empty_4, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_2, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="110" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:19 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_data, void @empty_3, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_2, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="111" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:20 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %rows

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="112" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:21 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %rows, void @empty, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_5, void @empty_1, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="113" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:22 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %rows, void @empty_3, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="114" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:23 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %cols

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="115" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:24 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %cols, void @empty, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_5, void @empty_6, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="116" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:25 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %cols, void @empty_3, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="117" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:26 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %hull_size

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="118" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:27 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %hull_size, void @empty, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_5, void @empty_7, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="119" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:28 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %hull_size, void @empty_3, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="120" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:29 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_5, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="121" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8">
<![CDATA[
entry:31 %empty_33 = specchannel i32 @_ssdm_op_SpecChannel, void @in_img_OC_data_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i8 %in_img_data, i8 %in_img_data

]]></Node>
<StgValue><ssdm name="empty_33"/></StgValue>
</operation>

<operation id="122" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:32 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %in_img_data, void @empty_8, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="123" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8">
<![CDATA[
entry:34 %empty_34 = specchannel i32 @_ssdm_op_SpecChannel, void @out_img_OC_data_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i8 %out_img_data, i8 %out_img_data

]]></Node>
<StgValue><ssdm name="empty_34"/></StgValue>
</operation>

<operation id="124" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:35 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %out_img_data, void @empty_8, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="125" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:64 %count_loc_load = load i32 %count_loc

]]></Node>
<StgValue><ssdm name="count_loc_load"/></StgValue>
</operation>

<operation id="126" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="0">
<![CDATA[
entry:65 %empty_39 = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty_39"/></StgValue>
</operation>

<operation id="127" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="31" op_0_bw="32">
<![CDATA[
entry:66 %trunc_ln47 = trunc i32 %count_loc_load

]]></Node>
<StgValue><ssdm name="trunc_ln47"/></StgValue>
</operation>

<operation id="128" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:67 %icmp_ln60 = icmp_slt  i32 %count_loc_load, i32 3

]]></Node>
<StgValue><ssdm name="icmp_ln60"/></StgValue>
</operation>

<operation id="129" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
entry:68 %br_ln60 = br i1 %icmp_ln60, void %for.body80.lr.ph, void %if.then33

]]></Node>
<StgValue><ssdm name="br_ln60"/></StgValue>
</operation>

<operation id="130" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="31" op_0_bw="32">
<![CDATA[
for.body80.lr.ph:0 %indvars_iv189 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvars_iv189"/></StgValue>
</operation>

<operation id="131" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="31" op_0_bw="32">
<![CDATA[
for.body80.lr.ph:1 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="132" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.body80.lr.ph:2 %add_ln85 = add i31 %trunc_ln47, i31 2147483647

]]></Node>
<StgValue><ssdm name="add_ln85"/></StgValue>
</operation>

<operation id="133" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.body80.lr.ph:3 %icmp_ln85 = icmp_ne  i31 %add_ln85, i31 0

]]></Node>
<StgValue><ssdm name="icmp_ln85"/></StgValue>
</operation>

<operation id="134" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
for.body80.lr.ph:4 %select_ln85 = select i1 %icmp_ln85, i31 %add_ln85, i31 1

]]></Node>
<StgValue><ssdm name="select_ln85"/></StgValue>
</operation>

<operation id="135" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.body80.lr.ph:5 %store_ln85 = store i31 1, i31 %i

]]></Node>
<StgValue><ssdm name="store_ln85"/></StgValue>
</operation>

<operation id="136" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.body80.lr.ph:6 %store_ln0 = store i31 0, i31 %indvars_iv189

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="137" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0">
<![CDATA[
for.body80.lr.ph:7 %br_ln85 = br void %VITIS_LOOP_90_10

]]></Node>
<StgValue><ssdm name="br_ln85"/></StgValue>
</operation>

<operation id="138" st_id="15" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
if.then33:0 %write_ln61 = write void @_ssdm_op_Write.s_axilite.i32P0A, i32 %hull_size, i32 0

]]></Node>
<StgValue><ssdm name="write_ln61"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="139" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
VITIS_LOOP_90_10:0 %indvars_iv189_load = load i31 %indvars_iv189

]]></Node>
<StgValue><ssdm name="indvars_iv189_load"/></StgValue>
</operation>

<operation id="140" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_90_10:1 %icmp_ln85_1 = icmp_eq  i31 %indvars_iv189_load, i31 %select_ln85

]]></Node>
<StgValue><ssdm name="icmp_ln85_1"/></StgValue>
</operation>

<operation id="141" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_90_10:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 64, i64 32

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="142" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_90_10:3 %add_ln85_2 = add i31 %indvars_iv189_load, i31 1

]]></Node>
<StgValue><ssdm name="add_ln85_2"/></StgValue>
</operation>

<operation id="143" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_90_10:4 %br_ln85 = br i1 %icmp_ln85_1, void %VITIS_LOOP_90_10.split, void %VITIS_LOOP_107_12.preheader

]]></Node>
<StgValue><ssdm name="br_ln85"/></StgValue>
</operation>

<operation id="144" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
VITIS_LOOP_90_10.split:0 %i_load = load i31 %i

]]></Node>
<StgValue><ssdm name="i_load"/></StgValue>
</operation>

<operation id="145" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="2" op_0_bw="31">
<![CDATA[
VITIS_LOOP_90_10.split:2 %trunc_ln85 = trunc i31 %i_load

]]></Node>
<StgValue><ssdm name="trunc_ln85"/></StgValue>
</operation>

<operation id="146" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="4" op_0_bw="4" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_90_10.split:5 %lshr_ln1 = partselect i4 @_ssdm_op_PartSelect.i4.i31.i32.i32, i31 %i_load, i32 2, i32 5

]]></Node>
<StgValue><ssdm name="lshr_ln1"/></StgValue>
</operation>

<operation id="147" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="64" op_0_bw="4">
<![CDATA[
VITIS_LOOP_90_10.split:6 %zext_ln85_1 = zext i4 %lshr_ln1

]]></Node>
<StgValue><ssdm name="zext_ln85_1"/></StgValue>
</operation>

<operation id="148" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_90_10.split:7 %pts_x_addr = getelementptr i32 %pts_x, i64 0, i64 %zext_ln85_1

]]></Node>
<StgValue><ssdm name="pts_x_addr"/></StgValue>
</operation>

<operation id="149" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_90_10.split:8 %pts_x_1_addr = getelementptr i32 %pts_x_1, i64 0, i64 %zext_ln85_1

]]></Node>
<StgValue><ssdm name="pts_x_1_addr"/></StgValue>
</operation>

<operation id="150" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_90_10.split:9 %pts_x_2_addr = getelementptr i32 %pts_x_2, i64 0, i64 %zext_ln85_1

]]></Node>
<StgValue><ssdm name="pts_x_2_addr"/></StgValue>
</operation>

<operation id="151" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_90_10.split:10 %pts_x_3_addr = getelementptr i32 %pts_x_3, i64 0, i64 %zext_ln85_1

]]></Node>
<StgValue><ssdm name="pts_x_3_addr"/></StgValue>
</operation>

<operation id="152" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_90_10.split:11 %pts_y_addr = getelementptr i32 %pts_y, i64 0, i64 %zext_ln85_1

]]></Node>
<StgValue><ssdm name="pts_y_addr"/></StgValue>
</operation>

<operation id="153" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_90_10.split:12 %pts_y_1_addr = getelementptr i32 %pts_y_1, i64 0, i64 %zext_ln85_1

]]></Node>
<StgValue><ssdm name="pts_y_1_addr"/></StgValue>
</operation>

<operation id="154" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_90_10.split:13 %pts_y_2_addr = getelementptr i32 %pts_y_2, i64 0, i64 %zext_ln85_1

]]></Node>
<StgValue><ssdm name="pts_y_2_addr"/></StgValue>
</operation>

<operation id="155" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_90_10.split:14 %pts_y_3_addr = getelementptr i32 %pts_y_3, i64 0, i64 %zext_ln85_1

]]></Node>
<StgValue><ssdm name="pts_y_3_addr"/></StgValue>
</operation>

<operation id="156" st_id="16" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_90_10.split:15 %pts_x_load = load i4 %pts_x_addr

]]></Node>
<StgValue><ssdm name="pts_x_load"/></StgValue>
</operation>

<operation id="157" st_id="16" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_90_10.split:16 %pts_x_1_load = load i4 %pts_x_1_addr

]]></Node>
<StgValue><ssdm name="pts_x_1_load"/></StgValue>
</operation>

<operation id="158" st_id="16" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_90_10.split:17 %pts_x_2_load = load i4 %pts_x_2_addr

]]></Node>
<StgValue><ssdm name="pts_x_2_load"/></StgValue>
</operation>

<operation id="159" st_id="16" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_90_10.split:18 %pts_x_3_load = load i4 %pts_x_3_addr

]]></Node>
<StgValue><ssdm name="pts_x_3_load"/></StgValue>
</operation>

<operation id="160" st_id="16" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_90_10.split:20 %pts_y_load = load i4 %pts_y_addr

]]></Node>
<StgValue><ssdm name="pts_y_load"/></StgValue>
</operation>

<operation id="161" st_id="16" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_90_10.split:21 %pts_y_1_load = load i4 %pts_y_1_addr

]]></Node>
<StgValue><ssdm name="pts_y_1_load"/></StgValue>
</operation>

<operation id="162" st_id="16" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_90_10.split:22 %pts_y_2_load = load i4 %pts_y_2_addr

]]></Node>
<StgValue><ssdm name="pts_y_2_load"/></StgValue>
</operation>

<operation id="163" st_id="16" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_90_10.split:23 %pts_y_3_load = load i4 %pts_y_3_addr

]]></Node>
<StgValue><ssdm name="pts_y_3_load"/></StgValue>
</operation>

<operation id="164" st_id="16" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="0" op_1_bw="31" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="0" op_20_bw="0">
<![CDATA[
VITIS_LOOP_107_12.preheader:0 %call_ln47 = call void @convex_hull_accel_Pipeline_VITIS_LOOP_104_11, i31 %trunc_ln47, i32 %hull_x, i32 %hull_x_1, i32 %hull_x_2, i32 %hull_x_3, i32 %hull_y, i32 %hull_y_1, i32 %hull_y_2, i32 %hull_y_3, i32 %pts_x, i32 %pts_x_1, i32 %pts_x_2, i32 %pts_x_3, i32 %pts_y, i32 %pts_y_1, i32 %pts_y_2, i32 %pts_y_3, i32 %k_loc

]]></Node>
<StgValue><ssdm name="call_ln47"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="165" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="31">
<![CDATA[
VITIS_LOOP_90_10.split:1 %zext_ln85 = zext i31 %indvars_iv189_load

]]></Node>
<StgValue><ssdm name="zext_ln85"/></StgValue>
</operation>

<operation id="166" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
VITIS_LOOP_90_10.split:3 %specpipeline_ln86 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_16

]]></Node>
<StgValue><ssdm name="specpipeline_ln86"/></StgValue>
</operation>

<operation id="167" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_90_10.split:4 %specloopname_ln85 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15

]]></Node>
<StgValue><ssdm name="specloopname_ln85"/></StgValue>
</operation>

<operation id="168" st_id="17" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_90_10.split:15 %pts_x_load = load i4 %pts_x_addr

]]></Node>
<StgValue><ssdm name="pts_x_load"/></StgValue>
</operation>

<operation id="169" st_id="17" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_90_10.split:16 %pts_x_1_load = load i4 %pts_x_1_addr

]]></Node>
<StgValue><ssdm name="pts_x_1_load"/></StgValue>
</operation>

<operation id="170" st_id="17" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_90_10.split:17 %pts_x_2_load = load i4 %pts_x_2_addr

]]></Node>
<StgValue><ssdm name="pts_x_2_load"/></StgValue>
</operation>

<operation id="171" st_id="17" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_90_10.split:18 %pts_x_3_load = load i4 %pts_x_3_addr

]]></Node>
<StgValue><ssdm name="pts_x_3_load"/></StgValue>
</operation>

<operation id="172" st_id="17" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="32" op_3_bw="2" op_4_bw="32" op_5_bw="2" op_6_bw="32" op_7_bw="2" op_8_bw="32" op_9_bw="32" op_10_bw="2">
<![CDATA[
VITIS_LOOP_90_10.split:19 %key_x = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4i32.i32.i2, i2 0, i32 %pts_x_load, i2 1, i32 %pts_x_1_load, i2 2, i32 %pts_x_2_load, i2 3, i32 %pts_x_3_load, i32 0, i2 %trunc_ln85

]]></Node>
<StgValue><ssdm name="key_x"/></StgValue>
</operation>

<operation id="173" st_id="17" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_90_10.split:20 %pts_y_load = load i4 %pts_y_addr

]]></Node>
<StgValue><ssdm name="pts_y_load"/></StgValue>
</operation>

<operation id="174" st_id="17" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_90_10.split:21 %pts_y_1_load = load i4 %pts_y_1_addr

]]></Node>
<StgValue><ssdm name="pts_y_1_load"/></StgValue>
</operation>

<operation id="175" st_id="17" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_90_10.split:22 %pts_y_2_load = load i4 %pts_y_2_addr

]]></Node>
<StgValue><ssdm name="pts_y_2_load"/></StgValue>
</operation>

<operation id="176" st_id="17" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_90_10.split:23 %pts_y_3_load = load i4 %pts_y_3_addr

]]></Node>
<StgValue><ssdm name="pts_y_3_load"/></StgValue>
</operation>

<operation id="177" st_id="17" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="32" op_3_bw="2" op_4_bw="32" op_5_bw="2" op_6_bw="32" op_7_bw="2" op_8_bw="32" op_9_bw="32" op_10_bw="2">
<![CDATA[
VITIS_LOOP_90_10.split:24 %key_y = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4i32.i32.i2, i2 0, i32 %pts_y_load, i2 1, i32 %pts_y_1_load, i2 2, i32 %pts_y_2_load, i2 3, i32 %pts_y_3_load, i32 0, i2 %trunc_ln85

]]></Node>
<StgValue><ssdm name="key_y"/></StgValue>
</operation>

<operation id="178" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_90_10.split:25 %br_ln90 = br void %land.rhs

]]></Node>
<StgValue><ssdm name="br_ln90"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="179" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
land.rhs:0 %j = phi i32 %zext_ln85, void %VITIS_LOOP_90_10.split, i32 %add_ln93, void %arrayidx105.174.exit

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="180" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
land.rhs:1 %tmp_128 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %j, i32 31

]]></Node>
<StgValue><ssdm name="tmp_128"/></StgValue>
</operation>

<operation id="181" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.rhs:2 %br_ln90 = br i1 %tmp_128, void %land.rhs.split, void %for.inc109

]]></Node>
<StgValue><ssdm name="br_ln90"/></StgValue>
</operation>

<operation id="182" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="4" op_0_bw="4" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
land.rhs.split:4 %lshr_ln3 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %j, i32 2, i32 5

]]></Node>
<StgValue><ssdm name="lshr_ln3"/></StgValue>
</operation>

<operation id="183" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="64" op_0_bw="4">
<![CDATA[
land.rhs.split:5 %zext_ln89 = zext i4 %lshr_ln3

]]></Node>
<StgValue><ssdm name="zext_ln89"/></StgValue>
</operation>

<operation id="184" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
land.rhs.split:6 %pts_x_addr_1 = getelementptr i32 %pts_x, i64 0, i64 %zext_ln89

]]></Node>
<StgValue><ssdm name="pts_x_addr_1"/></StgValue>
</operation>

<operation id="185" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
land.rhs.split:7 %pts_x_1_addr_1 = getelementptr i32 %pts_x_1, i64 0, i64 %zext_ln89

]]></Node>
<StgValue><ssdm name="pts_x_1_addr_1"/></StgValue>
</operation>

<operation id="186" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
land.rhs.split:8 %pts_x_2_addr_1 = getelementptr i32 %pts_x_2, i64 0, i64 %zext_ln89

]]></Node>
<StgValue><ssdm name="pts_x_2_addr_1"/></StgValue>
</operation>

<operation id="187" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
land.rhs.split:9 %pts_x_3_addr_1 = getelementptr i32 %pts_x_3, i64 0, i64 %zext_ln89

]]></Node>
<StgValue><ssdm name="pts_x_3_addr_1"/></StgValue>
</operation>

<operation id="188" st_id="18" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="4">
<![CDATA[
land.rhs.split:10 %pts_x_load_1 = load i4 %pts_x_addr_1

]]></Node>
<StgValue><ssdm name="pts_x_load_1"/></StgValue>
</operation>

<operation id="189" st_id="18" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="4">
<![CDATA[
land.rhs.split:11 %pts_x_1_load_1 = load i4 %pts_x_1_addr_1

]]></Node>
<StgValue><ssdm name="pts_x_1_load_1"/></StgValue>
</operation>

<operation id="190" st_id="18" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="4">
<![CDATA[
land.rhs.split:12 %pts_x_2_load_1 = load i4 %pts_x_2_addr_1

]]></Node>
<StgValue><ssdm name="pts_x_2_load_1"/></StgValue>
</operation>

<operation id="191" st_id="18" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="4">
<![CDATA[
land.rhs.split:13 %pts_x_3_load_1 = load i4 %pts_x_3_addr_1

]]></Node>
<StgValue><ssdm name="pts_x_3_load_1"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="192" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="2" op_0_bw="32">
<![CDATA[
land.rhs.split:0 %trunc_ln90 = trunc i32 %j

]]></Node>
<StgValue><ssdm name="trunc_ln90"/></StgValue>
</operation>

<operation id="193" st_id="19" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="4">
<![CDATA[
land.rhs.split:10 %pts_x_load_1 = load i4 %pts_x_addr_1

]]></Node>
<StgValue><ssdm name="pts_x_load_1"/></StgValue>
</operation>

<operation id="194" st_id="19" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="4">
<![CDATA[
land.rhs.split:11 %pts_x_1_load_1 = load i4 %pts_x_1_addr_1

]]></Node>
<StgValue><ssdm name="pts_x_1_load_1"/></StgValue>
</operation>

<operation id="195" st_id="19" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="4">
<![CDATA[
land.rhs.split:12 %pts_x_2_load_1 = load i4 %pts_x_2_addr_1

]]></Node>
<StgValue><ssdm name="pts_x_2_load_1"/></StgValue>
</operation>

<operation id="196" st_id="19" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="4">
<![CDATA[
land.rhs.split:13 %pts_x_3_load_1 = load i4 %pts_x_3_addr_1

]]></Node>
<StgValue><ssdm name="pts_x_3_load_1"/></StgValue>
</operation>

<operation id="197" st_id="19" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="32" op_3_bw="2" op_4_bw="32" op_5_bw="2" op_6_bw="32" op_7_bw="2" op_8_bw="32" op_9_bw="32" op_10_bw="2">
<![CDATA[
land.rhs.split:14 %tmp = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4i32.i32.i2, i2 0, i32 %pts_x_load_1, i2 1, i32 %pts_x_1_load_1, i2 2, i32 %pts_x_2_load_1, i2 3, i32 %pts_x_3_load_1, i32 0, i2 %trunc_ln90

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="198" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="6" op_0_bw="32">
<![CDATA[
land.rhs.split:1 %trunc_ln90_1 = trunc i32 %j

]]></Node>
<StgValue><ssdm name="trunc_ln90_1"/></StgValue>
</operation>

<operation id="199" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
land.rhs.split:2 %specloopname_ln90 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14

]]></Node>
<StgValue><ssdm name="specloopname_ln90"/></StgValue>
</operation>

<operation id="200" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
land.rhs.split:3 %add_ln89 = add i6 %trunc_ln90_1, i6 1

]]></Node>
<StgValue><ssdm name="add_ln89"/></StgValue>
</operation>

<operation id="201" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
land.rhs.split:15 %icmp_ln90 = icmp_sgt  i32 %tmp, i32 %key_x

]]></Node>
<StgValue><ssdm name="icmp_ln90"/></StgValue>
</operation>

<operation id="202" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.rhs.split:16 %br_ln90 = br i1 %icmp_ln90, void %lor.rhs, void %while.body

]]></Node>
<StgValue><ssdm name="br_ln90"/></StgValue>
</operation>

<operation id="203" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
lor.rhs:0 %icmp_ln90_1 = icmp_eq  i32 %tmp, i32 %key_x

]]></Node>
<StgValue><ssdm name="icmp_ln90_1"/></StgValue>
</operation>

<operation id="204" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
lor.rhs:1 %br_ln90 = br i1 %icmp_ln90_1, void %for.inc109, void %land.rhs94

]]></Node>
<StgValue><ssdm name="br_ln90"/></StgValue>
</operation>

<operation id="205" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
<literal name="icmp_ln90_1" val="1"/>
<literal name="trunc_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
land.rhs94:0 %pts_y_addr_1 = getelementptr i32 %pts_y, i64 0, i64 %zext_ln89

]]></Node>
<StgValue><ssdm name="pts_y_addr_1"/></StgValue>
</operation>

<operation id="206" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
<literal name="icmp_ln90_1" val="1"/>
<literal name="trunc_ln90" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
land.rhs94:1 %pts_y_1_addr_1 = getelementptr i32 %pts_y_1, i64 0, i64 %zext_ln89

]]></Node>
<StgValue><ssdm name="pts_y_1_addr_1"/></StgValue>
</operation>

<operation id="207" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
<literal name="icmp_ln90_1" val="1"/>
<literal name="trunc_ln90" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
land.rhs94:2 %pts_y_2_addr_1 = getelementptr i32 %pts_y_2, i64 0, i64 %zext_ln89

]]></Node>
<StgValue><ssdm name="pts_y_2_addr_1"/></StgValue>
</operation>

<operation id="208" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
<literal name="icmp_ln90_1" val="1"/>
<literal name="trunc_ln90" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
land.rhs94:3 %pts_y_3_addr_1 = getelementptr i32 %pts_y_3, i64 0, i64 %zext_ln89

]]></Node>
<StgValue><ssdm name="pts_y_3_addr_1"/></StgValue>
</operation>

<operation id="209" st_id="20" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
<literal name="icmp_ln90_1" val="1"/>
<literal name="trunc_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="4">
<![CDATA[
land.rhs94:4 %pts_y_load_1 = load i4 %pts_y_addr_1

]]></Node>
<StgValue><ssdm name="pts_y_load_1"/></StgValue>
</operation>

<operation id="210" st_id="20" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
<literal name="icmp_ln90_1" val="1"/>
<literal name="trunc_ln90" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="4">
<![CDATA[
land.rhs94:5 %pts_y_1_load_1 = load i4 %pts_y_1_addr_1

]]></Node>
<StgValue><ssdm name="pts_y_1_load_1"/></StgValue>
</operation>

<operation id="211" st_id="20" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
<literal name="icmp_ln90_1" val="1"/>
<literal name="trunc_ln90" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="4">
<![CDATA[
land.rhs94:6 %pts_y_2_load_1 = load i4 %pts_y_2_addr_1

]]></Node>
<StgValue><ssdm name="pts_y_2_load_1"/></StgValue>
</operation>

<operation id="212" st_id="20" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
<literal name="icmp_ln90_1" val="1"/>
<literal name="trunc_ln90" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="4">
<![CDATA[
land.rhs94:7 %pts_y_3_load_1 = load i4 %pts_y_3_addr_1

]]></Node>
<StgValue><ssdm name="pts_y_3_load_1"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="213" st_id="21" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="4">
<![CDATA[
land.rhs94:4 %pts_y_load_1 = load i4 %pts_y_addr_1

]]></Node>
<StgValue><ssdm name="pts_y_load_1"/></StgValue>
</operation>

<operation id="214" st_id="21" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln90" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="4">
<![CDATA[
land.rhs94:5 %pts_y_1_load_1 = load i4 %pts_y_1_addr_1

]]></Node>
<StgValue><ssdm name="pts_y_1_load_1"/></StgValue>
</operation>

<operation id="215" st_id="21" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln90" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="4">
<![CDATA[
land.rhs94:6 %pts_y_2_load_1 = load i4 %pts_y_2_addr_1

]]></Node>
<StgValue><ssdm name="pts_y_2_load_1"/></StgValue>
</operation>

<operation id="216" st_id="21" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln90" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="4">
<![CDATA[
land.rhs94:7 %pts_y_3_load_1 = load i4 %pts_y_3_addr_1

]]></Node>
<StgValue><ssdm name="pts_y_3_load_1"/></StgValue>
</operation>

<operation id="217" st_id="21" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="32" op_3_bw="2" op_4_bw="32" op_5_bw="2" op_6_bw="32" op_7_bw="2" op_8_bw="32" op_9_bw="32" op_10_bw="2">
<![CDATA[
land.rhs94:8 %tmp_2 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4i32.i32.i2, i2 0, i32 %pts_y_load_1, i2 1, i32 %pts_y_1_load_1, i2 2, i32 %pts_y_2_load_1, i2 3, i32 %pts_y_3_load_1, i32 0, i2 %trunc_ln90

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="218" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
land.rhs94:9 %icmp_ln90_2 = icmp_sgt  i32 %tmp_2, i32 %key_y

]]></Node>
<StgValue><ssdm name="icmp_ln90_2"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="219" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.rhs94:10 %br_ln90 = br i1 %icmp_ln90_2, void %for.inc109, void %while.body

]]></Node>
<StgValue><ssdm name="br_ln90"/></StgValue>
</operation>

<operation id="220" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90_2" val="1"/>
<literal name="trunc_ln90" val="0"/>
</and_exp><and_exp><literal name="icmp_ln90" val="1"/>
<literal name="trunc_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body:0 %pts_y_addr_3 = getelementptr i32 %pts_y, i64 0, i64 %zext_ln89

]]></Node>
<StgValue><ssdm name="pts_y_addr_3"/></StgValue>
</operation>

<operation id="221" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90_2" val="1"/>
<literal name="trunc_ln90" val="1"/>
</and_exp><and_exp><literal name="icmp_ln90" val="1"/>
<literal name="trunc_ln90" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body:1 %pts_y_1_addr_3 = getelementptr i32 %pts_y_1, i64 0, i64 %zext_ln89

]]></Node>
<StgValue><ssdm name="pts_y_1_addr_3"/></StgValue>
</operation>

<operation id="222" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90_2" val="1"/>
<literal name="trunc_ln90" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln90" val="1"/>
<literal name="trunc_ln90" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body:2 %pts_y_2_addr_3 = getelementptr i32 %pts_y_2, i64 0, i64 %zext_ln89

]]></Node>
<StgValue><ssdm name="pts_y_2_addr_3"/></StgValue>
</operation>

<operation id="223" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90_2" val="1"/>
<literal name="trunc_ln90" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln90" val="1"/>
<literal name="trunc_ln90" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body:3 %pts_y_3_addr_3 = getelementptr i32 %pts_y_3, i64 0, i64 %zext_ln89

]]></Node>
<StgValue><ssdm name="pts_y_3_addr_3"/></StgValue>
</operation>

<operation id="224" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90_2" val="1"/>
</and_exp><and_exp><literal name="icmp_ln90" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="4" op_0_bw="4" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
while.body:4 %lshr_ln8 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %add_ln89, i32 2, i32 5

]]></Node>
<StgValue><ssdm name="lshr_ln8"/></StgValue>
</operation>

<operation id="225" st_id="22" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90_2" val="1"/>
<literal name="trunc_ln90" val="0"/>
</and_exp><and_exp><literal name="icmp_ln90" val="1"/>
<literal name="trunc_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="4">
<![CDATA[
while.body:14 %pts_y_load_6 = load i4 %pts_y_addr_3

]]></Node>
<StgValue><ssdm name="pts_y_load_6"/></StgValue>
</operation>

<operation id="226" st_id="22" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90_2" val="1"/>
<literal name="trunc_ln90" val="1"/>
</and_exp><and_exp><literal name="icmp_ln90" val="1"/>
<literal name="trunc_ln90" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="4">
<![CDATA[
while.body:15 %pts_y_1_load_6 = load i4 %pts_y_1_addr_3

]]></Node>
<StgValue><ssdm name="pts_y_1_load_6"/></StgValue>
</operation>

<operation id="227" st_id="22" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90_2" val="1"/>
<literal name="trunc_ln90" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln90" val="1"/>
<literal name="trunc_ln90" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="4">
<![CDATA[
while.body:16 %pts_y_2_load_6 = load i4 %pts_y_2_addr_3

]]></Node>
<StgValue><ssdm name="pts_y_2_load_6"/></StgValue>
</operation>

<operation id="228" st_id="22" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90_2" val="1"/>
<literal name="trunc_ln90" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln90" val="1"/>
<literal name="trunc_ln90" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="4">
<![CDATA[
while.body:17 %pts_y_3_load_6 = load i4 %pts_y_3_addr_3

]]></Node>
<StgValue><ssdm name="pts_y_3_load_6"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="229" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="64" op_0_bw="4">
<![CDATA[
while.body:5 %zext_ln92 = zext i4 %lshr_ln8

]]></Node>
<StgValue><ssdm name="zext_ln92"/></StgValue>
</operation>

<operation id="230" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body:6 %pts_x_addr_3 = getelementptr i32 %pts_x, i64 0, i64 %zext_ln92

]]></Node>
<StgValue><ssdm name="pts_x_addr_3"/></StgValue>
</operation>

<operation id="231" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body:7 %pts_x_1_addr_3 = getelementptr i32 %pts_x_1, i64 0, i64 %zext_ln92

]]></Node>
<StgValue><ssdm name="pts_x_1_addr_3"/></StgValue>
</operation>

<operation id="232" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body:8 %pts_x_2_addr_3 = getelementptr i32 %pts_x_2, i64 0, i64 %zext_ln92

]]></Node>
<StgValue><ssdm name="pts_x_2_addr_3"/></StgValue>
</operation>

<operation id="233" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body:9 %pts_x_3_addr_3 = getelementptr i32 %pts_x_3, i64 0, i64 %zext_ln92

]]></Node>
<StgValue><ssdm name="pts_x_3_addr_3"/></StgValue>
</operation>

<operation id="234" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body:10 %pts_y_addr_4 = getelementptr i32 %pts_y, i64 0, i64 %zext_ln92

]]></Node>
<StgValue><ssdm name="pts_y_addr_4"/></StgValue>
</operation>

<operation id="235" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body:11 %pts_y_1_addr_4 = getelementptr i32 %pts_y_1, i64 0, i64 %zext_ln92

]]></Node>
<StgValue><ssdm name="pts_y_1_addr_4"/></StgValue>
</operation>

<operation id="236" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body:12 %pts_y_2_addr_4 = getelementptr i32 %pts_y_2, i64 0, i64 %zext_ln92

]]></Node>
<StgValue><ssdm name="pts_y_2_addr_4"/></StgValue>
</operation>

<operation id="237" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body:13 %pts_y_3_addr_4 = getelementptr i32 %pts_y_3, i64 0, i64 %zext_ln92

]]></Node>
<StgValue><ssdm name="pts_y_3_addr_4"/></StgValue>
</operation>

<operation id="238" st_id="23" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="4">
<![CDATA[
while.body:14 %pts_y_load_6 = load i4 %pts_y_addr_3

]]></Node>
<StgValue><ssdm name="pts_y_load_6"/></StgValue>
</operation>

<operation id="239" st_id="23" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln90" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="4">
<![CDATA[
while.body:15 %pts_y_1_load_6 = load i4 %pts_y_1_addr_3

]]></Node>
<StgValue><ssdm name="pts_y_1_load_6"/></StgValue>
</operation>

<operation id="240" st_id="23" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln90" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="4">
<![CDATA[
while.body:16 %pts_y_2_load_6 = load i4 %pts_y_2_addr_3

]]></Node>
<StgValue><ssdm name="pts_y_2_load_6"/></StgValue>
</operation>

<operation id="241" st_id="23" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln90" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="4">
<![CDATA[
while.body:17 %pts_y_3_load_6 = load i4 %pts_y_3_addr_3

]]></Node>
<StgValue><ssdm name="pts_y_3_load_6"/></StgValue>
</operation>

<operation id="242" st_id="23" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="32" op_3_bw="2" op_4_bw="32" op_5_bw="2" op_6_bw="32" op_7_bw="2" op_8_bw="32" op_9_bw="32" op_10_bw="2">
<![CDATA[
while.body:18 %tmp_17 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4i32.i32.i2, i2 0, i32 %pts_y_load_6, i2 1, i32 %pts_y_1_load_6, i2 2, i32 %pts_y_2_load_6, i2 3, i32 %pts_y_3_load_6, i32 0, i2 %trunc_ln90

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="243" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
while.body:19 %switch_ln92 = switch i2 %trunc_ln90, void %arrayidx105.174.case.0, i2 2, void %arrayidx105.174.case.3, i2 0, void %arrayidx105.174.case.1, i2 1, void %arrayidx105.174.case.2

]]></Node>
<StgValue><ssdm name="switch_ln92"/></StgValue>
</operation>

<operation id="244" st_id="23" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln90" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
arrayidx105.174.case.2:0 %store_ln92 = store i32 %tmp, i4 %pts_x_2_addr_3

]]></Node>
<StgValue><ssdm name="store_ln92"/></StgValue>
</operation>

<operation id="245" st_id="23" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln90" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
arrayidx105.174.case.2:1 %store_ln92 = store i32 %tmp_17, i4 %pts_y_2_addr_4

]]></Node>
<StgValue><ssdm name="store_ln92"/></StgValue>
</operation>

<operation id="246" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln90" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="0">
<![CDATA[
arrayidx105.174.case.2:2 %br_ln92 = br void %arrayidx105.174.exit

]]></Node>
<StgValue><ssdm name="br_ln92"/></StgValue>
</operation>

<operation id="247" st_id="23" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
arrayidx105.174.case.1:0 %store_ln92 = store i32 %tmp, i4 %pts_x_1_addr_3

]]></Node>
<StgValue><ssdm name="store_ln92"/></StgValue>
</operation>

<operation id="248" st_id="23" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
arrayidx105.174.case.1:1 %store_ln92 = store i32 %tmp_17, i4 %pts_y_1_addr_4

]]></Node>
<StgValue><ssdm name="store_ln92"/></StgValue>
</operation>

<operation id="249" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="0">
<![CDATA[
arrayidx105.174.case.1:2 %br_ln92 = br void %arrayidx105.174.exit

]]></Node>
<StgValue><ssdm name="br_ln92"/></StgValue>
</operation>

<operation id="250" st_id="23" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln90" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
arrayidx105.174.case.3:0 %store_ln92 = store i32 %tmp, i4 %pts_x_3_addr_3

]]></Node>
<StgValue><ssdm name="store_ln92"/></StgValue>
</operation>

<operation id="251" st_id="23" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln90" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
arrayidx105.174.case.3:1 %store_ln92 = store i32 %tmp_17, i4 %pts_y_3_addr_4

]]></Node>
<StgValue><ssdm name="store_ln92"/></StgValue>
</operation>

<operation id="252" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln90" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="0">
<![CDATA[
arrayidx105.174.case.3:2 %br_ln92 = br void %arrayidx105.174.exit

]]></Node>
<StgValue><ssdm name="br_ln92"/></StgValue>
</operation>

<operation id="253" st_id="23" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln90" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
arrayidx105.174.case.0:0 %store_ln92 = store i32 %tmp, i4 %pts_x_addr_3

]]></Node>
<StgValue><ssdm name="store_ln92"/></StgValue>
</operation>

<operation id="254" st_id="23" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln90" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
arrayidx105.174.case.0:1 %store_ln92 = store i32 %tmp_17, i4 %pts_y_addr_4

]]></Node>
<StgValue><ssdm name="store_ln92"/></StgValue>
</operation>

<operation id="255" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln90" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="0">
<![CDATA[
arrayidx105.174.case.0:2 %br_ln92 = br void %arrayidx105.174.exit

]]></Node>
<StgValue><ssdm name="br_ln92"/></StgValue>
</operation>

<operation id="256" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx105.174.exit:0 %add_ln93 = add i32 %j, i32 4294967295

]]></Node>
<StgValue><ssdm name="add_ln93"/></StgValue>
</operation>

<operation id="257" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="0">
<![CDATA[
arrayidx105.174.exit:1 %br_ln90 = br void %land.rhs

]]></Node>
<StgValue><ssdm name="br_ln90"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="258" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0" op_4_bw="6" op_5_bw="0">
<![CDATA[
for.inc109:0 %j_0_lcssa_ph = phi i6 63, void %land.rhs, i6 %trunc_ln90_1, void %lor.rhs, i6 %trunc_ln90_1, void %land.rhs94

]]></Node>
<StgValue><ssdm name="j_0_lcssa_ph"/></StgValue>
</operation>

<operation id="259" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="2" op_0_bw="6">
<![CDATA[
for.inc109:1 %trunc_ln95 = trunc i6 %j_0_lcssa_ph

]]></Node>
<StgValue><ssdm name="trunc_ln95"/></StgValue>
</operation>

<operation id="260" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc109:2 %add_ln95 = add i6 %j_0_lcssa_ph, i6 1

]]></Node>
<StgValue><ssdm name="add_ln95"/></StgValue>
</operation>

<operation id="261" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="4" op_0_bw="4" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc109:3 %lshr_ln6 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %add_ln95, i32 2, i32 5

]]></Node>
<StgValue><ssdm name="lshr_ln6"/></StgValue>
</operation>

<operation id="262" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="64" op_0_bw="4">
<![CDATA[
for.inc109:4 %zext_ln95 = zext i4 %lshr_ln6

]]></Node>
<StgValue><ssdm name="zext_ln95"/></StgValue>
</operation>

<operation id="263" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc109:5 %pts_x_addr_2 = getelementptr i32 %pts_x, i64 0, i64 %zext_ln95

]]></Node>
<StgValue><ssdm name="pts_x_addr_2"/></StgValue>
</operation>

<operation id="264" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc109:6 %pts_x_1_addr_2 = getelementptr i32 %pts_x_1, i64 0, i64 %zext_ln95

]]></Node>
<StgValue><ssdm name="pts_x_1_addr_2"/></StgValue>
</operation>

<operation id="265" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc109:7 %pts_x_2_addr_2 = getelementptr i32 %pts_x_2, i64 0, i64 %zext_ln95

]]></Node>
<StgValue><ssdm name="pts_x_2_addr_2"/></StgValue>
</operation>

<operation id="266" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc109:8 %pts_x_3_addr_2 = getelementptr i32 %pts_x_3, i64 0, i64 %zext_ln95

]]></Node>
<StgValue><ssdm name="pts_x_3_addr_2"/></StgValue>
</operation>

<operation id="267" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc109:9 %pts_y_addr_2 = getelementptr i32 %pts_y, i64 0, i64 %zext_ln95

]]></Node>
<StgValue><ssdm name="pts_y_addr_2"/></StgValue>
</operation>

<operation id="268" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc109:10 %pts_y_1_addr_2 = getelementptr i32 %pts_y_1, i64 0, i64 %zext_ln95

]]></Node>
<StgValue><ssdm name="pts_y_1_addr_2"/></StgValue>
</operation>

<operation id="269" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc109:11 %pts_y_2_addr_2 = getelementptr i32 %pts_y_2, i64 0, i64 %zext_ln95

]]></Node>
<StgValue><ssdm name="pts_y_2_addr_2"/></StgValue>
</operation>

<operation id="270" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc109:12 %pts_y_3_addr_2 = getelementptr i32 %pts_y_3, i64 0, i64 %zext_ln95

]]></Node>
<StgValue><ssdm name="pts_y_3_addr_2"/></StgValue>
</operation>

<operation id="271" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
for.inc109:13 %switch_ln95 = switch i2 %trunc_ln95, void %arrayidx108.172.case.0, i2 2, void %arrayidx108.172.case.3, i2 0, void %arrayidx108.172.case.1, i2 1, void %arrayidx108.172.case.2

]]></Node>
<StgValue><ssdm name="switch_ln95"/></StgValue>
</operation>

<operation id="272" st_id="24" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln95" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx108.172.case.2:0 %store_ln95 = store i32 %key_x, i4 %pts_x_2_addr_2

]]></Node>
<StgValue><ssdm name="store_ln95"/></StgValue>
</operation>

<operation id="273" st_id="24" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln95" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx108.172.case.2:1 %store_ln95 = store i32 %key_y, i4 %pts_y_2_addr_2

]]></Node>
<StgValue><ssdm name="store_ln95"/></StgValue>
</operation>

<operation id="274" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln95" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="0">
<![CDATA[
arrayidx108.172.case.2:2 %br_ln95 = br void %arrayidx108.172.exit

]]></Node>
<StgValue><ssdm name="br_ln95"/></StgValue>
</operation>

<operation id="275" st_id="24" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx108.172.case.1:0 %store_ln95 = store i32 %key_x, i4 %pts_x_1_addr_2

]]></Node>
<StgValue><ssdm name="store_ln95"/></StgValue>
</operation>

<operation id="276" st_id="24" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx108.172.case.1:1 %store_ln95 = store i32 %key_y, i4 %pts_y_1_addr_2

]]></Node>
<StgValue><ssdm name="store_ln95"/></StgValue>
</operation>

<operation id="277" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="0">
<![CDATA[
arrayidx108.172.case.1:2 %br_ln95 = br void %arrayidx108.172.exit

]]></Node>
<StgValue><ssdm name="br_ln95"/></StgValue>
</operation>

<operation id="278" st_id="24" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln95" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx108.172.case.3:0 %store_ln95 = store i32 %key_x, i4 %pts_x_3_addr_2

]]></Node>
<StgValue><ssdm name="store_ln95"/></StgValue>
</operation>

<operation id="279" st_id="24" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln95" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx108.172.case.3:1 %store_ln95 = store i32 %key_y, i4 %pts_y_3_addr_2

]]></Node>
<StgValue><ssdm name="store_ln95"/></StgValue>
</operation>

<operation id="280" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln95" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="0">
<![CDATA[
arrayidx108.172.case.3:2 %br_ln95 = br void %arrayidx108.172.exit

]]></Node>
<StgValue><ssdm name="br_ln95"/></StgValue>
</operation>

<operation id="281" st_id="24" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln95" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx108.172.case.0:0 %store_ln95 = store i32 %key_x, i4 %pts_x_addr_2

]]></Node>
<StgValue><ssdm name="store_ln95"/></StgValue>
</operation>

<operation id="282" st_id="24" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln95" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx108.172.case.0:1 %store_ln95 = store i32 %key_y, i4 %pts_y_addr_2

]]></Node>
<StgValue><ssdm name="store_ln95"/></StgValue>
</operation>

<operation id="283" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln95" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="0">
<![CDATA[
arrayidx108.172.case.0:2 %br_ln95 = br void %arrayidx108.172.exit

]]></Node>
<StgValue><ssdm name="br_ln95"/></StgValue>
</operation>

<operation id="284" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
arrayidx108.172.exit:0 %i_load_1 = load i31 %i

]]></Node>
<StgValue><ssdm name="i_load_1"/></StgValue>
</operation>

<operation id="285" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
arrayidx108.172.exit:1 %add_ln85_1 = add i31 %i_load_1, i31 1

]]></Node>
<StgValue><ssdm name="add_ln85_1"/></StgValue>
</operation>

<operation id="286" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="31" op_1_bw="31" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
arrayidx108.172.exit:2 %store_ln85 = store i31 %add_ln85_1, i31 %i

]]></Node>
<StgValue><ssdm name="store_ln85"/></StgValue>
</operation>

<operation id="287" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="31" op_1_bw="31" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx108.172.exit:3 %store_ln85 = store i31 %add_ln85_2, i31 %indvars_iv189

]]></Node>
<StgValue><ssdm name="store_ln85"/></StgValue>
</operation>

<operation id="288" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="0">
<![CDATA[
arrayidx108.172.exit:4 %br_ln85 = br void %VITIS_LOOP_90_10

]]></Node>
<StgValue><ssdm name="br_ln85"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="289" st_id="25" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="0" op_1_bw="31" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="0" op_20_bw="0">
<![CDATA[
VITIS_LOOP_107_12.preheader:0 %call_ln47 = call void @convex_hull_accel_Pipeline_VITIS_LOOP_104_11, i31 %trunc_ln47, i32 %hull_x, i32 %hull_x_1, i32 %hull_x_2, i32 %hull_x_3, i32 %hull_y, i32 %hull_y_1, i32 %hull_y_2, i32 %hull_y_3, i32 %pts_x, i32 %pts_x_1, i32 %pts_x_2, i32 %pts_x_3, i32 %pts_y, i32 %pts_y_1, i32 %pts_y_2, i32 %pts_y_3, i32 %k_loc

]]></Node>
<StgValue><ssdm name="call_ln47"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="290" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_107_12.preheader:1 %k_loc_load = load i32 %k_loc

]]></Node>
<StgValue><ssdm name="k_loc_load"/></StgValue>
</operation>

<operation id="291" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_107_12.preheader:2 %t = add i32 %k_loc_load, i32 1

]]></Node>
<StgValue><ssdm name="t"/></StgValue>
</operation>

<operation id="292" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_107_12.preheader:3 %add_ln118 = add i31 %trunc_ln47, i31 2147483646

]]></Node>
<StgValue><ssdm name="add_ln118"/></StgValue>
</operation>

<operation id="293" st_id="26" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="0" op_1_bw="31" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0">
<![CDATA[
VITIS_LOOP_107_12.preheader:4 %call_ln118 = call void @convex_hull_accel_Pipeline_VITIS_LOOP_118_13, i31 %add_ln118, i32 %k_loc_load, i32 %hull_x, i32 %hull_x_1, i32 %hull_x_2, i32 %hull_x_3, i32 %hull_y, i32 %hull_y_1, i32 %hull_y_2, i32 %hull_y_3, i32 %pts_x, i32 %pts_x_1, i32 %pts_x_2, i32 %pts_x_3, i32 %pts_y, i32 %pts_y_1, i32 %pts_y_2, i32 %pts_y_3, i32 %t, i32 %k_1_loc

]]></Node>
<StgValue><ssdm name="call_ln118"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="294" st_id="27" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="0" op_1_bw="31" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0">
<![CDATA[
VITIS_LOOP_107_12.preheader:4 %call_ln118 = call void @convex_hull_accel_Pipeline_VITIS_LOOP_118_13, i31 %add_ln118, i32 %k_loc_load, i32 %hull_x, i32 %hull_x_1, i32 %hull_x_2, i32 %hull_x_3, i32 %hull_y, i32 %hull_y_1, i32 %hull_y_2, i32 %hull_y_3, i32 %pts_x, i32 %pts_x_1, i32 %pts_x_2, i32 %pts_x_3, i32 %pts_y, i32 %pts_y_1, i32 %pts_y_2, i32 %pts_y_3, i32 %t, i32 %k_1_loc

]]></Node>
<StgValue><ssdm name="call_ln118"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="295" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_107_12.preheader:5 %k_1_loc_load = load i32 %k_1_loc

]]></Node>
<StgValue><ssdm name="k_1_loc_load"/></StgValue>
</operation>

<operation id="296" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_107_12.preheader:6 %hs = add i32 %k_1_loc_load, i32 4294967295

]]></Node>
<StgValue><ssdm name="hs"/></StgValue>
</operation>

<operation id="297" st_id="28" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_107_12.preheader:7 %write_ln131 = write void @_ssdm_op_Write.s_axilite.i32P0A, i32 %hull_size, i32 %hs

]]></Node>
<StgValue><ssdm name="write_ln131"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="298" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
VITIS_LOOP_107_12.preheader:8 %empty_45 = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty_45"/></StgValue>
</operation>

<operation id="299" st_id="29" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="8" op_3_bw="0">
<![CDATA[
VITIS_LOOP_107_12.preheader:9 %call_ln0 = call void @convex_hull_accel_Pipeline_VITIS_LOOP_134_15_VITIS_LOOP_136_16, i16 %bound, i8 %out_img_data

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="300" st_id="30" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="8" op_3_bw="0">
<![CDATA[
VITIS_LOOP_107_12.preheader:9 %call_ln0 = call void @convex_hull_accel_Pipeline_VITIS_LOOP_134_15_VITIS_LOOP_136_16, i16 %bound, i8 %out_img_data

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="301" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_107_12.preheader:10 %empty_46 = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty_46"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="302" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_107_12.preheader:11 %empty_47 = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty_47"/></StgValue>
</operation>

<operation id="303" st_id="32" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="8" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
VITIS_LOOP_107_12.preheader:12 %call_ln130 = call void @convex_hull_accel_Pipeline_VITIS_LOOP_143_17, i32 %hs, i32 %hull_x, i32 %hull_x_1, i32 %hull_x_2, i32 %hull_x_3, i32 %hull_y, i32 %hull_y_1, i32 %hull_y_2, i32 %hull_y_3, i32 %cols_read, i32 %rows_read, i8 %out_img_data

]]></Node>
<StgValue><ssdm name="call_ln130"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="304" st_id="33" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="8" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
VITIS_LOOP_107_12.preheader:12 %call_ln130 = call void @convex_hull_accel_Pipeline_VITIS_LOOP_143_17, i32 %hs, i32 %hull_x, i32 %hull_x_1, i32 %hull_x_2, i32 %hull_x_3, i32 %hull_y, i32 %hull_y_1, i32 %hull_y_2, i32 %hull_y_3, i32 %cols_read, i32 %rows_read, i8 %out_img_data

]]></Node>
<StgValue><ssdm name="call_ln130"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="305" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_107_12.preheader:13 %empty_48 = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty_48"/></StgValue>
</operation>

<operation id="306" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
VITIS_LOOP_107_12.preheader:14 %gmem1_addr_1 = getelementptr i8 %gmem1, i64 %out_data_read

]]></Node>
<StgValue><ssdm name="gmem1_addr_1"/></StgValue>
</operation>

<operation id="307" st_id="34" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_107_12.preheader:15 %empty_49 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i8, i8 %gmem1_addr_1, i32 %select_ln34_cast

]]></Node>
<StgValue><ssdm name="empty_49"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="308" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_107_12.preheader:16 %empty_50 = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty_50"/></StgValue>
</operation>

<operation id="309" st_id="35" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="16" op_3_bw="64" op_4_bw="8" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
VITIS_LOOP_107_12.preheader:17 %call_ln0 = call void @convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19, i8 %gmem1, i16 %bound, i64 %out_data_read, i8 %out_img_data

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="310" st_id="36" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="16" op_3_bw="64" op_4_bw="8" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
VITIS_LOOP_107_12.preheader:17 %call_ln0 = call void @convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19, i8 %gmem1, i16 %bound, i64 %out_data_read, i8 %out_img_data

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="311" st_id="37" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_107_12.preheader:18 %empty_51 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i8 %gmem1_addr_1

]]></Node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="312" st_id="38" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_107_12.preheader:18 %empty_51 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i8 %gmem1_addr_1

]]></Node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="313" st_id="39" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_107_12.preheader:18 %empty_51 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i8 %gmem1_addr_1

]]></Node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="314" st_id="40" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_107_12.preheader:18 %empty_51 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i8 %gmem1_addr_1

]]></Node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="315" st_id="41" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_107_12.preheader:18 %empty_51 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i8 %gmem1_addr_1

]]></Node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>

<operation id="316" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_107_12.preheader:19 %br_ln162 = br void %cleanup266

]]></Node>
<StgValue><ssdm name="br_ln162"/></StgValue>
</operation>

<operation id="317" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="0">
<![CDATA[
cleanup266:0 %ret_ln162 = ret

]]></Node>
<StgValue><ssdm name="ret_ln162"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="318" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then33:1 %empty_40 = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty_40"/></StgValue>
</operation>

<operation id="319" st_id="42" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="8" op_3_bw="0">
<![CDATA[
if.then33:2 %call_ln0 = call void @convex_hull_accel_Pipeline_VITIS_LOOP_63_5_VITIS_LOOP_65_6, i16 %bound, i8 %out_img_data

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="320" st_id="43" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="8" op_3_bw="0">
<![CDATA[
if.then33:2 %call_ln0 = call void @convex_hull_accel_Pipeline_VITIS_LOOP_63_5_VITIS_LOOP_65_6, i16 %bound, i8 %out_img_data

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="321" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then33:3 %empty_41 = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty_41"/></StgValue>
</operation>

<operation id="322" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
if.then33:4 %gmem1_addr = getelementptr i8 %gmem1, i64 %out_data_read

]]></Node>
<StgValue><ssdm name="gmem1_addr"/></StgValue>
</operation>

<operation id="323" st_id="44" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="0">
<![CDATA[
if.then33:5 %empty_42 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i8, i8 %gmem1_addr, i32 %select_ln34_cast

]]></Node>
<StgValue><ssdm name="empty_42"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="324" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then33:6 %empty_43 = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty_43"/></StgValue>
</operation>

<operation id="325" st_id="45" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="16" op_3_bw="64" op_4_bw="8" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
if.then33:7 %call_ln0 = call void @convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8, i8 %gmem1, i16 %bound, i64 %out_data_read, i8 %out_img_data

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="326" st_id="46" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="16" op_3_bw="64" op_4_bw="8" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
if.then33:7 %call_ln0 = call void @convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8, i8 %gmem1, i16 %bound, i64 %out_data_read, i8 %out_img_data

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="327" st_id="47" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then33:8 %empty_44 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i8 %gmem1_addr

]]></Node>
<StgValue><ssdm name="empty_44"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="328" st_id="48" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then33:8 %empty_44 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i8 %gmem1_addr

]]></Node>
<StgValue><ssdm name="empty_44"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="329" st_id="49" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then33:8 %empty_44 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i8 %gmem1_addr

]]></Node>
<StgValue><ssdm name="empty_44"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="330" st_id="50" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then33:8 %empty_44 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i8 %gmem1_addr

]]></Node>
<StgValue><ssdm name="empty_44"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="331" st_id="51" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then33:8 %empty_44 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i8 %gmem1_addr

]]></Node>
<StgValue><ssdm name="empty_44"/></StgValue>
</operation>

<operation id="332" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="0" op_0_bw="0">
<![CDATA[
if.then33:9 %br_ln81 = br void %cleanup266

]]></Node>
<StgValue><ssdm name="br_ln81"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
