iXMIT_CRTL 95 23 5.26957 583 3
iXMIT_state_CTRL 199 22 3.72569 83 2
iXMIT_N_CTRL_1_ 200 22 4.8752 262 2
iXMIT_N_CTRL_2_ 201 22 4.43082 168 2
iXMIT_xmit_CTRL 202 22 3.54096 69 2
ena 23 0 0 1 1
iXMIT_bitCountH_1__FD3S_MUX1 313 11 2.2882 7 69
iXMIT_bitCountH_2__FD3S_MUX1 316 11 2.4108 7 78
iXMIT_bitCountH_3__FD3S_MUX1 319 11 2.52 7 87
iXMIT_N45 260 7 2.03688 12 92
iXMIT_N44 259 7 1.89256 11 73
iXMIT_N29 246 1 2.06897 12 95
iXMIT_N27 248 1 1.91692 10 68
iXMIT_N26 249 0 0.693147 17 34
iXMIT_N25 258 7 1.76099 11 64
iXMIT_xmit_ShiftRegH_4__FD3S_MUX1 340 11 0.76214 7 15
iCTRL 93 3 5.0073 598 4
iXMIT_CRTL 95 23 5.26957 583 3
n35_AO_AND1 492 1 1.70475 2 11
iXMIT_state_CTRL 199 22 3.72569 83 2
iXMIT_N_CTRL_1_ 200 22 4.8752 262 2
iXMIT_N_CTRL_2_ 201 22 4.43082 168 2
iXMIT_xmit_CTRL 202 22 3.54096 69 2
n33_AO_AND2 491 1 1.81916 6 37
ena 23 0 0 1 1
iXMIT_bitCountH_1__FD3S_MUX1 313 11 2.2882 7 69
iXMIT_bitCountH_2__FD3S_MUX1 316 11 2.4108 7 78
iXMIT_bitCountH_3__FD3S_MUX1 319 11 2.52 7 87
iXMIT_N45 260 7 2.03688 12 92
iXMIT_N44 259 7 1.89256 11 73
iXMIT_N29 246 1 2.06897 12 95
iXMIT_N27 248 1 1.91692 10 68
iXMIT_N_CTRL_1_ 200 22 4.8752 262 2
ena 23 0 0 1 1
iXMIT_N45 260 7 2.03688 12 92
iXMIT_N44 259 7 1.89256 11 73
iXMIT_N29 246 1 2.06897 12 95
n244_FD3S_MUX1 415 0 0.538997 7 12
n270 107 2 3.17805 144 6
iXMIT_bitCell_cntrH_2__FD3S_MUX1 304 11 1.79176 7 42
iXMIT_bitCell_cntrH_1__FD3S_MUX1 301 11 1.88707 5 33
iXMIT_N25 258 7 1.76099 11 64
n63_AO_AND1 526 1 1.90954 4 27
n243_FD3S_NOT1 414 5 1.56862 24 5
iXMIT_bitCell_cntrH_1__FD3S_BUF1 303 10 2.07944 5 40
iXMIT_bitCell_cntrH_0__FD3S_BUF1 300 10 2.33537 3 31
iXMIT_bitCell_cntrH_0__FD3S_MUX1 298 11 1.31219 7 26
n269 42 4 3.19458 5 122
iXMIT_N_CTRL_2_ 201 22 4.43082 168 2
ena 23 0 0 1 1
iXMIT_N27 248 1 1.91692 10 68
iXMIT_N26 249 0 0.693147 17 34
iXMIT_N25 258 7 1.76099 11 64
iXMIT_N23 256 7 1.41369 9 37
n63_AO_AND1 526 1 1.90954 4 27
n251_FD3S_MUX1 439 11 1.79176 7 42
iXMIT_bitCell_cntrH_0__FD3S_MUX1 298 11 1.31219 7 26
n269 42 4 3.19458 5 122
iRECEIVER_state_1__FD3S_MUX1 292 0 0.693147 16 8
iRECEIVER_state_0__FD3S_MUX1 289 11 0.826679 7 16
n60_AO_AND2 525 1 2.84781 4 69
n67_AO_AND1 528 1 2.58022 5 66
n250_FD3S_NOT1 438 5 2.12823 42 5
iRECEIVER_state_2__FD3S_BUF1 297 10 1.56862 5 24
n56 109 2 4.11087 244 4
iXMIT_bitCountH_3__FD3S_MUX1 319 11 2.52 7 87
iXMIT_bitCountH_1__FD3S_MUX1 313 11 2.2882 7 69
n57 53 4 3.80666 4 180
iXMIT_bitCountH_2__FD3S_BUF1 318 10 2.83321 5 85
iXMIT_bitCountH_0__FD3S_BUF1 312 10 2.59525 5 67
n251_FD3S_MUX1 439 11 1.79176 7 42
n75 112 2 3.20545 148 6
sys_clk 16 0 0 1 1
iRECEIVER_bitCell_cntrH_0__FD3S_MUX1 257 0 0 3 3
sys_rst_l 17 0 0 1 1
n250_FD3S_NOT1 438 5 2.12823 42 5
iRECEIVER_state_2__FD3S_MUX1 295 11 0.887303 7 17
iRECEIVER_state_1__FD3S_MUX1 292 0 0.693147 16 8
iXMIT_bitCell_cntrH_0__FD3S_MUX1 298 11 1.31219 7 26
iRECEIVER_state_1__FD3S_BUF1 294 10 1.09861 5 15
n57 53 4 3.80666 4 180
n251_FD3S_MUX1 439 11 1.79176 7 42
n75 112 2 3.20545 148 6
n250_FD3S_NOT1 438 5 2.12823 42 5
iRECEIVER_state_2__FD3S_MUX1 295 11 0.887303 7 17
iRECEIVER_state_1__FD3S_MUX1 292 0 0.693147 16 8
iXMIT_bitCell_cntrH_0__FD3S_MUX1 298 11 1.31219 7 26
sys_clk 16 0 0 1 1
iRECEIVER_bitCell_cntrH_0__FD3S_MUX1 257 0 0 3 3
sys_rst_l 17 0 0 1 1
iRECEIVER_state_1__FD3S_BUF1 294 10 1.09861 5 15
iRECEIVER_state_0__FD3S_BUF1 291 10 0.847298 14 6
iRECEIVER_state_2__FD3S_BUF1 297 10 1.56862 5 24
n266 227 0 0 3 3
n264 228 0 0 3 3
n265 226 0 0 3 3
n35_AO_AND2 494 1 1.81916 6 37
n35_AO__NOR_ 493 0 0.287682 12 9
n37_AO_AND1 495 1 1.70475 2 11
xmit_dataH[6] 6 0 0 1 1
n28 209 5 1.09861 3 9
n29 46 0 0.441833 9 14
iXMIT_xmit_ShiftRegH_4__FD3S_MUX1 340 11 0.76214 7 15
n64 111 2 1.38629 8 2
n39_AO__NOR_ 499 0 0.287682 12 9
iXMIT_xmit_ShiftRegH_3__FD3S_BUF1 339 10 1.4816 5 22
n243_FD3S_MUX1 412 11 0.887303 7 17
n239_FD3S_MUX1 400 11 1.5506 7 33
xmitH 18 0 0 1 1
n39_AO_AND1 498 1 1.70475 2 11
sys_clk 16 0 0 1 1
iRECEIVER_bitCell_cntrH_0__FD3S_MUX1 257 0 0 3 3
n400_FD3S_MUX1 501 11 0.916291 4 10
n39_AO_AND2 500 1 1.81916 6 37
n400_FD3S_FD1 502 14 0.955511 13 5
n46 47 0 0 11 11
iXMIT_bitCountH_0__FD3S_MUX1 310 11 2.14843 7 60
n47 48 4 3.59274 6 218
iXMIT_N46 261 7 2.13021 12 101
n51 218 5 0.916291 4 10
iXMIT_bitCell_cntrH_3__FD3S_BUF1 309 10 2.45101 5 58
n52 217 5 2.45101 58 5
n53 108 2 2.98946 159 8
n271 43 4 3.64632 6 230
n55 110 2 1.09861 9 3
sys_clk 16 0 0 1 1
iRECEIVER_bitCell_cntrH_0__FD3S_MUX1 257 0 0 3 3
n266 227 0 0 3 3
n37_AO_AND2 497 1 1.81916 6 37
n37_AO__NOR_ 496 0 0.287682 12 9
n29 46 0 0.441833 9 14
iXMIT_xmit_ShiftRegH_4__FD3S_MUX1 340 11 0.76214 7 15
n39_AO__NOR_ 499 0 0.287682 12 9
n28 209 5 1.09861 3 9
iXMIT_xmit_ShiftRegH_3__FD3S_BUF1 339 10 1.4816 5 22
n39_AO_AND1 498 1 1.70475 2 11
n64 111 2 1.38629 8 2
sys_clk 16 0 0 1 1
iRECEIVER_bitCell_cntrH_0__FD3S_MUX1 257 0 0 3 3
n266 227 0 0 3 3
n22_AO_AND1 391 1 3.08344 6 131
iXMIT_bitCountH_3__FD3S_MUX1 319 11 2.52 7 87
n243_FD3S_MUX1 412 11 0.887303 7 17
n239_FD3S_MUX1 400 11 1.5506 7 33
n44_AO_AND1 509 1 1.981 4 29
iXMIT_bitCell_cntrH_1__FD3S_MUX1 301 11 1.88707 5 33
n46 47 0 0 11 11
iXMIT_bitCell_cntrH_0__FD3S_BUF1 300 10 2.33537 3 31
n51 218 5 0.916291 4 10
n47 48 4 3.59274 6 218
sys_clk 16 0 0 1 1
iRECEIVER_bitCell_cntrH_0__FD3S_MUX1 257 0 0 3 3
n266 227 0 0 3 3
n55 110 2 1.09861 9 3
n52 217 5 2.45101 58 5
n53 108 2 2.98946 159 8
n267 230 0 0 2 2
n239_FD3S_MUX1 400 11 1.5506 7 33
n58 219 0 0 2 2
n243_FD3S_MUX1 412 11 0.887303 7 17
n74 222 5 3.58906 181 5
n57 53 4 3.80666 4 180
n251_FD3S_MUX1 439 11 1.79176 7 42
n75 112 2 3.20545 148 6
n250_FD3S_NOT1 438 5 2.12823 42 5
iRECEIVER_state_2__FD3S_MUX1 295 11 0.887303 7 17
iRECEIVER_state_1__FD3S_MUX1 292 0 0.693147 16 8
iXMIT_bitCell_cntrH_0__FD3S_MUX1 298 11 1.31219 7 26
sys_clk 16 0 0 1 1
iRECEIVER_bitCell_cntrH_0__FD3S_MUX1 257 0 0 3 3
sys_rst_l 17 0 0 1 1
iRECEIVER_state_1__FD3S_BUF1 294 10 1.09861 5 15
iRECEIVER_state_0__FD3S_BUF1 291 10 0.847298 14 6
iRECEIVER_state_2__FD3S_BUF1 297 10 1.56862 5 24
n266 227 0 0 3 3
n264 228 0 0 3 3
