Analysis & Synthesis report for temp
Sat Jan 13 00:45:45 2024
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |top|state1
  9. State Machine - |top|state
 10. State Machine - |top|FSM_KEY1:inst_FSM_KEY1|state_c
 11. State Machine - |top|ds18b20_driver:inst_ds18b20_driver|state_c
 12. User-Specified and Inferred Latches
 13. Registers Removed During Synthesis
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Parameter Settings for User Entity Instance: Top-level Entity: |top
 18. Parameter Settings for User Entity Instance: ds18b20_driver:inst_ds18b20_driver
 19. Parameter Settings for User Entity Instance: sel_driver:inst_sel_driver
 20. Parameter Settings for User Entity Instance: FSM_KEY1:inst_FSM_KEY1
 21. Parameter Settings for User Entity Instance: uart_tx:inst_uart_tx
 22. Parameter Settings for User Entity Instance: beep:inst_beep
 23. Parameter Settings for User Entity Instance: uart_rx:inst_uart_rx
 24. Parameter Settings for Inferred Entity Instance: ctrl:inst_ctrl|lpm_mult:Mult0
 25. Parameter Settings for Inferred Entity Instance: ctrl:inst_ctrl|lpm_divide:Div4
 26. Parameter Settings for Inferred Entity Instance: ctrl:inst_ctrl|lpm_divide:Mod4
 27. Parameter Settings for Inferred Entity Instance: ctrl:inst_ctrl|lpm_divide:Mod3
 28. Parameter Settings for Inferred Entity Instance: ctrl:inst_ctrl|lpm_divide:Div0
 29. Parameter Settings for Inferred Entity Instance: ctrl:inst_ctrl|lpm_divide:Mod0
 30. Parameter Settings for Inferred Entity Instance: ctrl:inst_ctrl|lpm_divide:Div1
 31. Parameter Settings for Inferred Entity Instance: ctrl:inst_ctrl|lpm_divide:Mod1
 32. Parameter Settings for Inferred Entity Instance: ctrl:inst_ctrl|lpm_divide:Div2
 33. Parameter Settings for Inferred Entity Instance: ctrl:inst_ctrl|lpm_divide:Mod2
 34. lpm_mult Parameter Settings by Entity Instance
 35. Port Connectivity Checks: "uart_rx:inst_uart_rx"
 36. Port Connectivity Checks: "uart_tx:inst_uart_tx"
 37. Post-Synthesis Netlist Statistics for Top Partition
 38. Elapsed Time Per Partition
 39. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat Jan 13 00:45:45 2024           ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Standard Edition ;
; Revision Name                      ; temp                                            ;
; Top-level Entity Name              ; top                                             ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; 2,163                                           ;
;     Total combinational functions  ; 2,157                                           ;
;     Dedicated logic registers      ; 242                                             ;
; Total registers                    ; 242                                             ;
; Total pins                         ; 23                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 0                                               ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE6F17C8        ;                    ;
; Top-level entity name                                            ; top                ; temp               ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                  ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                              ; Library ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------+---------+
; ../rtl/uart_rx.v                 ; yes             ; User Verilog HDL File        ; C:/intelFPGA/18.1/modelsim/code/temp/rtl/uart_rx.v                        ;         ;
; ../rtl/beep.v                    ; yes             ; User Verilog HDL File        ; C:/intelFPGA/18.1/modelsim/code/temp/rtl/beep.v                           ;         ;
; ../rtl/FSM_KEY1.v                ; yes             ; User Verilog HDL File        ; C:/intelFPGA/18.1/modelsim/code/temp/rtl/FSM_KEY1.v                       ;         ;
; ../rtl/uart_tx.v                 ; yes             ; User Verilog HDL File        ; C:/intelFPGA/18.1/modelsim/code/temp/rtl/uart_tx.v                        ;         ;
; ../rtl/top.v                     ; yes             ; User Verilog HDL File        ; C:/intelFPGA/18.1/modelsim/code/temp/rtl/top.v                            ;         ;
; ../rtl/sel_driver.v              ; yes             ; User Verilog HDL File        ; C:/intelFPGA/18.1/modelsim/code/temp/rtl/sel_driver.v                     ;         ;
; ../rtl/ds18b20_driver.v          ; yes             ; User Verilog HDL File        ; C:/intelFPGA/18.1/modelsim/code/temp/rtl/ds18b20_driver.v                 ;         ;
; ../rtl/ctrl.v                    ; yes             ; User Verilog HDL File        ; C:/intelFPGA/18.1/modelsim/code/temp/rtl/ctrl.v                           ;         ;
; lpm_mult.tdf                     ; yes             ; Megafunction                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mult.tdf            ;         ;
; aglobal181.inc                   ; yes             ; Megafunction                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/aglobal181.inc          ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_add_sub.inc         ;         ;
; multcore.inc                     ; yes             ; Megafunction                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/multcore.inc            ;         ;
; bypassff.inc                     ; yes             ; Megafunction                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/bypassff.inc            ;         ;
; altshift.inc                     ; yes             ; Megafunction                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/altshift.inc            ;         ;
; multcore.tdf                     ; yes             ; Megafunction                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/multcore.tdf            ;         ;
; csa_add.inc                      ; yes             ; Megafunction                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/csa_add.inc             ;         ;
; mpar_add.inc                     ; yes             ; Megafunction                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/mpar_add.inc            ;         ;
; muleabz.inc                      ; yes             ; Megafunction                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/muleabz.inc             ;         ;
; mul_lfrg.inc                     ; yes             ; Megafunction                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/mul_lfrg.inc            ;         ;
; mul_boothc.inc                   ; yes             ; Megafunction                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/mul_boothc.inc          ;         ;
; alt_ded_mult.inc                 ; yes             ; Megafunction                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/alt_ded_mult.inc        ;         ;
; alt_ded_mult_y.inc               ; yes             ; Megafunction                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/alt_ded_mult_y.inc      ;         ;
; dffpipe.inc                      ; yes             ; Megafunction                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/dffpipe.inc             ;         ;
; mpar_add.tdf                     ; yes             ; Megafunction                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/mpar_add.tdf            ;         ;
; lpm_add_sub.tdf                  ; yes             ; Megafunction                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf         ;         ;
; addcore.inc                      ; yes             ; Megafunction                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/addcore.inc             ;         ;
; look_add.inc                     ; yes             ; Megafunction                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/look_add.inc            ;         ;
; alt_stratix_add_sub.inc          ; yes             ; Megafunction                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc ;         ;
; db/add_sub_ngh.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/intelFPGA/18.1/modelsim/code/temp/prj/db/add_sub_ngh.tdf               ;         ;
; db/add_sub_rgh.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/intelFPGA/18.1/modelsim/code/temp/prj/db/add_sub_rgh.tdf               ;         ;
; altshift.tdf                     ; yes             ; Megafunction                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/altshift.tdf            ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_divide.tdf          ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/abs_divider.inc         ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/sign_div_unsign.inc     ;         ;
; db/lpm_divide_lkm.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/intelFPGA/18.1/modelsim/code/temp/prj/db/lpm_divide_lkm.tdf            ;         ;
; db/sign_div_unsign_dnh.tdf       ; yes             ; Auto-Generated Megafunction  ; C:/intelFPGA/18.1/modelsim/code/temp/prj/db/sign_div_unsign_dnh.tdf       ;         ;
; db/alt_u_div_eaf.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/intelFPGA/18.1/modelsim/code/temp/prj/db/alt_u_div_eaf.tdf             ;         ;
; db/add_sub_7pc.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/intelFPGA/18.1/modelsim/code/temp/prj/db/add_sub_7pc.tdf               ;         ;
; db/add_sub_8pc.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/intelFPGA/18.1/modelsim/code/temp/prj/db/add_sub_8pc.tdf               ;         ;
; db/lpm_divide_4bm.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/intelFPGA/18.1/modelsim/code/temp/prj/db/lpm_divide_4bm.tdf            ;         ;
; db/sign_div_unsign_plh.tdf       ; yes             ; Auto-Generated Megafunction  ; C:/intelFPGA/18.1/modelsim/code/temp/prj/db/sign_div_unsign_plh.tdf       ;         ;
; db/alt_u_div_67f.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/intelFPGA/18.1/modelsim/code/temp/prj/db/alt_u_div_67f.tdf             ;         ;
; db/lpm_divide_1jm.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/intelFPGA/18.1/modelsim/code/temp/prj/db/lpm_divide_1jm.tdf            ;         ;
; db/lpm_divide_4jm.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/intelFPGA/18.1/modelsim/code/temp/prj/db/lpm_divide_4jm.tdf            ;         ;
; db/sign_div_unsign_slh.tdf       ; yes             ; Auto-Generated Megafunction  ; C:/intelFPGA/18.1/modelsim/code/temp/prj/db/sign_div_unsign_slh.tdf       ;         ;
; db/alt_u_div_c7f.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/intelFPGA/18.1/modelsim/code/temp/prj/db/alt_u_div_c7f.tdf             ;         ;
; db/lpm_divide_ekm.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/intelFPGA/18.1/modelsim/code/temp/prj/db/lpm_divide_ekm.tdf            ;         ;
; db/sign_div_unsign_6nh.tdf       ; yes             ; Auto-Generated Megafunction  ; C:/intelFPGA/18.1/modelsim/code/temp/prj/db/sign_div_unsign_6nh.tdf       ;         ;
; db/alt_u_div_0af.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/intelFPGA/18.1/modelsim/code/temp/prj/db/alt_u_div_0af.tdf             ;         ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 2,163     ;
;                                             ;           ;
; Total combinational functions               ; 2157      ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 551       ;
;     -- 3 input functions                    ; 528       ;
;     -- <=2 input functions                  ; 1078      ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 1477      ;
;     -- arithmetic mode                      ; 680       ;
;                                             ;           ;
; Total registers                             ; 242       ;
;     -- Dedicated logic registers            ; 242       ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 23        ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 242       ;
; Total fan-out                               ; 6631      ;
; Average fan-out                             ; 2.70      ;
+---------------------------------------------+-----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                            ;
+---------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node                        ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                        ; Entity Name         ; Library Name ;
+---------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; |top                                              ; 2157 (60)           ; 242 (31)                  ; 0           ; 0            ; 0       ; 0         ; 23   ; 0            ; |top                                                                                                                                       ; top                 ; work         ;
;    |FSM_KEY1:inst_FSM_KEY1|                       ; 56 (56)             ; 27 (27)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|FSM_KEY1:inst_FSM_KEY1                                                                                                                ; FSM_KEY1            ; work         ;
;    |beep:inst_beep|                               ; 176 (176)           ; 49 (49)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|beep:inst_beep                                                                                                                        ; beep                ; work         ;
;    |ctrl:inst_ctrl|                               ; 1592 (3)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ctrl:inst_ctrl                                                                                                                        ; ctrl                ; work         ;
;       |lpm_divide:Div0|                           ; 213 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ctrl:inst_ctrl|lpm_divide:Div0                                                                                                        ; lpm_divide          ; work         ;
;          |lpm_divide_1jm:auto_generated|          ; 213 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ctrl:inst_ctrl|lpm_divide:Div0|lpm_divide_1jm:auto_generated                                                                          ; lpm_divide_1jm      ; work         ;
;             |sign_div_unsign_plh:divider|         ; 213 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ctrl:inst_ctrl|lpm_divide:Div0|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider                                              ; sign_div_unsign_plh ; work         ;
;                |alt_u_div_67f:divider|            ; 213 (213)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ctrl:inst_ctrl|lpm_divide:Div0|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider                        ; alt_u_div_67f       ; work         ;
;       |lpm_divide:Div1|                           ; 254 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ctrl:inst_ctrl|lpm_divide:Div1                                                                                                        ; lpm_divide          ; work         ;
;          |lpm_divide_4jm:auto_generated|          ; 254 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ctrl:inst_ctrl|lpm_divide:Div1|lpm_divide_4jm:auto_generated                                                                          ; lpm_divide_4jm      ; work         ;
;             |sign_div_unsign_slh:divider|         ; 254 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ctrl:inst_ctrl|lpm_divide:Div1|lpm_divide_4jm:auto_generated|sign_div_unsign_slh:divider                                              ; sign_div_unsign_slh ; work         ;
;                |alt_u_div_c7f:divider|            ; 254 (254)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ctrl:inst_ctrl|lpm_divide:Div1|lpm_divide_4jm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_c7f:divider                        ; alt_u_div_c7f       ; work         ;
;       |lpm_divide:Div2|                           ; 341 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ctrl:inst_ctrl|lpm_divide:Div2                                                                                                        ; lpm_divide          ; work         ;
;          |lpm_divide_ekm:auto_generated|          ; 341 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ctrl:inst_ctrl|lpm_divide:Div2|lpm_divide_ekm:auto_generated                                                                          ; lpm_divide_ekm      ; work         ;
;             |sign_div_unsign_6nh:divider|         ; 341 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ctrl:inst_ctrl|lpm_divide:Div2|lpm_divide_ekm:auto_generated|sign_div_unsign_6nh:divider                                              ; sign_div_unsign_6nh ; work         ;
;                |alt_u_div_0af:divider|            ; 341 (341)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ctrl:inst_ctrl|lpm_divide:Div2|lpm_divide_ekm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_0af:divider                        ; alt_u_div_0af       ; work         ;
;       |lpm_divide:Div4|                           ; 192 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ctrl:inst_ctrl|lpm_divide:Div4                                                                                                        ; lpm_divide          ; work         ;
;          |lpm_divide_lkm:auto_generated|          ; 192 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ctrl:inst_ctrl|lpm_divide:Div4|lpm_divide_lkm:auto_generated                                                                          ; lpm_divide_lkm      ; work         ;
;             |sign_div_unsign_dnh:divider|         ; 192 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ctrl:inst_ctrl|lpm_divide:Div4|lpm_divide_lkm:auto_generated|sign_div_unsign_dnh:divider                                              ; sign_div_unsign_dnh ; work         ;
;                |alt_u_div_eaf:divider|            ; 192 (192)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ctrl:inst_ctrl|lpm_divide:Div4|lpm_divide_lkm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_eaf:divider                        ; alt_u_div_eaf       ; work         ;
;       |lpm_divide:Mod0|                           ; 187 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ctrl:inst_ctrl|lpm_divide:Mod0                                                                                                        ; lpm_divide          ; work         ;
;          |lpm_divide_4bm:auto_generated|          ; 187 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ctrl:inst_ctrl|lpm_divide:Mod0|lpm_divide_4bm:auto_generated                                                                          ; lpm_divide_4bm      ; work         ;
;             |sign_div_unsign_plh:divider|         ; 187 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ctrl:inst_ctrl|lpm_divide:Mod0|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider                                              ; sign_div_unsign_plh ; work         ;
;                |alt_u_div_67f:divider|            ; 187 (187)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ctrl:inst_ctrl|lpm_divide:Mod0|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider                        ; alt_u_div_67f       ; work         ;
;       |lpm_divide:Mod1|                           ; 161 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ctrl:inst_ctrl|lpm_divide:Mod1                                                                                                        ; lpm_divide          ; work         ;
;          |lpm_divide_4bm:auto_generated|          ; 161 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ctrl:inst_ctrl|lpm_divide:Mod1|lpm_divide_4bm:auto_generated                                                                          ; lpm_divide_4bm      ; work         ;
;             |sign_div_unsign_plh:divider|         ; 161 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ctrl:inst_ctrl|lpm_divide:Mod1|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider                                              ; sign_div_unsign_plh ; work         ;
;                |alt_u_div_67f:divider|            ; 161 (161)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ctrl:inst_ctrl|lpm_divide:Mod1|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider                        ; alt_u_div_67f       ; work         ;
;       |lpm_divide:Mod2|                           ; 118 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ctrl:inst_ctrl|lpm_divide:Mod2                                                                                                        ; lpm_divide          ; work         ;
;          |lpm_divide_4bm:auto_generated|          ; 118 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ctrl:inst_ctrl|lpm_divide:Mod2|lpm_divide_4bm:auto_generated                                                                          ; lpm_divide_4bm      ; work         ;
;             |sign_div_unsign_plh:divider|         ; 118 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ctrl:inst_ctrl|lpm_divide:Mod2|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider                                              ; sign_div_unsign_plh ; work         ;
;                |alt_u_div_67f:divider|            ; 118 (118)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ctrl:inst_ctrl|lpm_divide:Mod2|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider                        ; alt_u_div_67f       ; work         ;
;       |lpm_divide:Mod3|                           ; 46 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ctrl:inst_ctrl|lpm_divide:Mod3                                                                                                        ; lpm_divide          ; work         ;
;          |lpm_divide_4bm:auto_generated|          ; 46 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ctrl:inst_ctrl|lpm_divide:Mod3|lpm_divide_4bm:auto_generated                                                                          ; lpm_divide_4bm      ; work         ;
;             |sign_div_unsign_plh:divider|         ; 46 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ctrl:inst_ctrl|lpm_divide:Mod3|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider                                              ; sign_div_unsign_plh ; work         ;
;                |alt_u_div_67f:divider|            ; 46 (46)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ctrl:inst_ctrl|lpm_divide:Mod3|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider                        ; alt_u_div_67f       ; work         ;
;       |lpm_divide:Mod4|                           ; 23 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ctrl:inst_ctrl|lpm_divide:Mod4                                                                                                        ; lpm_divide          ; work         ;
;          |lpm_divide_4bm:auto_generated|          ; 23 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ctrl:inst_ctrl|lpm_divide:Mod4|lpm_divide_4bm:auto_generated                                                                          ; lpm_divide_4bm      ; work         ;
;             |sign_div_unsign_plh:divider|         ; 23 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ctrl:inst_ctrl|lpm_divide:Mod4|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider                                              ; sign_div_unsign_plh ; work         ;
;                |alt_u_div_67f:divider|            ; 23 (23)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ctrl:inst_ctrl|lpm_divide:Mod4|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider                        ; alt_u_div_67f       ; work         ;
;       |lpm_mult:Mult0|                            ; 54 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ctrl:inst_ctrl|lpm_mult:Mult0                                                                                                         ; lpm_mult            ; work         ;
;          |multcore:mult_core|                     ; 54 (27)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ctrl:inst_ctrl|lpm_mult:Mult0|multcore:mult_core                                                                                      ; multcore            ; work         ;
;             |mpar_add:padder|                     ; 27 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ctrl:inst_ctrl|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                                      ; mpar_add            ; work         ;
;                |lpm_add_sub:adder[0]|             ; 14 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ctrl:inst_ctrl|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                 ; lpm_add_sub         ; work         ;
;                   |add_sub_ngh:auto_generated|    ; 14 (14)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ctrl:inst_ctrl|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_ngh:auto_generated                      ; add_sub_ngh         ; work         ;
;                |mpar_add:sub_par_add|             ; 13 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ctrl:inst_ctrl|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                 ; mpar_add            ; work         ;
;                   |lpm_add_sub:adder[0]|          ; 13 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ctrl:inst_ctrl|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                            ; lpm_add_sub         ; work         ;
;                      |add_sub_rgh:auto_generated| ; 13 (13)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ctrl:inst_ctrl|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_rgh:auto_generated ; add_sub_rgh         ; work         ;
;    |ds18b20_driver:inst_ds18b20_driver|           ; 164 (164)           ; 83 (83)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ds18b20_driver:inst_ds18b20_driver                                                                                                    ; ds18b20_driver      ; work         ;
;    |sel_driver:inst_sel_driver|                   ; 69 (69)             ; 29 (29)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sel_driver:inst_sel_driver                                                                                                            ; sel_driver          ; work         ;
;    |uart_tx:inst_uart_tx|                         ; 40 (40)             ; 23 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|uart_tx:inst_uart_tx                                                                                                                  ; uart_tx             ; work         ;
+---------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+-----------------------------------+
; State Machine - |top|state1       ;
+-----------------+-----------------+
; Name            ; state1.00000001 ;
+-----------------+-----------------+
; state1.00000000 ; 0               ;
; state1.00000001 ; 1               ;
+-----------------+-----------------+


Encoding Type:  One-Hot
+---------------------------------+
; State Machine - |top|state      ;
+----------------+----------------+
; Name           ; state.00000001 ;
+----------------+----------------+
; state.00000000 ; 0              ;
; state.00000001 ; 1              ;
+----------------+----------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------+
; State Machine - |top|FSM_KEY1:inst_FSM_KEY1|state_c                    ;
+--------------+------------+--------------+--------------+--------------+
; Name         ; state_c.UP ; state_c.HOLD ; state_c.DOWN ; state_c.IDLE ;
+--------------+------------+--------------+--------------+--------------+
; state_c.IDLE ; 0          ; 0            ; 0            ; 0            ;
; state_c.DOWN ; 0          ; 0            ; 1            ; 1            ;
; state_c.HOLD ; 0          ; 1            ; 0            ; 1            ;
; state_c.UP   ; 1          ; 0            ; 0            ; 1            ;
+--------------+------------+--------------+--------------+--------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------+
; State Machine - |top|ds18b20_driver:inst_ds18b20_driver|state_c                                    ;
+--------------+------------+--------------+--------------+------------+--------------+--------------+
; Name         ; state_c.RD ; state_c.RDCM ; state_c.WAIT ; state_c.CT ; state_c.SKIP ; state_c.INIT ;
+--------------+------------+--------------+--------------+------------+--------------+--------------+
; state_c.INIT ; 0          ; 0            ; 0            ; 0          ; 0            ; 0            ;
; state_c.SKIP ; 0          ; 0            ; 0            ; 0          ; 1            ; 1            ;
; state_c.CT   ; 0          ; 0            ; 0            ; 1          ; 0            ; 1            ;
; state_c.WAIT ; 0          ; 0            ; 1            ; 0          ; 0            ; 1            ;
; state_c.RDCM ; 0          ; 1            ; 0            ; 0          ; 0            ; 1            ;
; state_c.RD   ; 1          ; 0            ; 0            ; 0          ; 0            ; 1            ;
+--------------+------------+--------------+--------------+------------+--------------+--------------+


+---------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                               ;
+----------------------------------------------------+---------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal ; Free of Timing Hazards ;
+----------------------------------------------------+---------------------+------------------------+
; t_data_uart[1]                                     ; Equal0              ; yes                    ;
; t_data_uart[0]                                     ; Equal0              ; yes                    ;
; t_data_uart[2]                                     ; Equal0              ; yes                    ;
; t_data_uart[5]                                     ; Equal0              ; yes                    ;
; t_data_uart[4]                                     ; Equal0              ; yes                    ;
; t_data_uart[3]                                     ; Equal0              ; yes                    ;
; t_data_uart[6]                                     ; Equal0              ; yes                    ;
; Number of user-specified and inferred latches = 7  ;                     ;                        ;
+----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+----------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                           ;
+----------------------------------------------+-----------------------------------------------+
; Register name                                ; Reason for Removal                            ;
+----------------------------------------------+-----------------------------------------------+
; uart_tx:inst_uart_tx|data[8]                 ; Merged with uart_tx:inst_uart_tx|data[0]      ;
; state1~7                                     ; Lost fanout                                   ;
; state1~8                                     ; Lost fanout                                   ;
; state1~9                                     ; Lost fanout                                   ;
; state1~10                                    ; Lost fanout                                   ;
; state1~11                                    ; Lost fanout                                   ;
; state1~12                                    ; Lost fanout                                   ;
; state1~13                                    ; Lost fanout                                   ;
; state~7                                      ; Lost fanout                                   ;
; state~8                                      ; Lost fanout                                   ;
; state~9                                      ; Lost fanout                                   ;
; state~10                                     ; Lost fanout                                   ;
; state~11                                     ; Lost fanout                                   ;
; state~12                                     ; Lost fanout                                   ;
; state~13                                     ; Lost fanout                                   ;
; ds18b20_driver:inst_ds18b20_driver|state_c~4 ; Lost fanout                                   ;
; ds18b20_driver:inst_ds18b20_driver|state_c~5 ; Lost fanout                                   ;
; ds18b20_driver:inst_ds18b20_driver|state_c~6 ; Lost fanout                                   ;
; cnt[0]                                       ; Merged with sel_driver:inst_sel_driver|cnt[0] ;
; Total Number of Removed Registers = 19       ;                                               ;
+----------------------------------------------+-----------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 242   ;
; Number of registers using Synchronous Clear  ; 17    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 242   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 130   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------+
; Inverted Register Statistics                      ;
+-----------------------------------------+---------+
; Inverted Register                       ; Fan out ;
+-----------------------------------------+---------+
; beep:inst_beep|pwm                      ; 1       ;
; uart_tx:inst_uart_tx|dout               ; 2       ;
; sel_driver:inst_sel_driver|sel[0]       ; 10      ;
; sel_driver:inst_sel_driver|sel[1]       ; 12      ;
; sel_driver:inst_sel_driver|sel[2]       ; 8       ;
; sel_driver:inst_sel_driver|sel[3]       ; 8       ;
; sel_driver:inst_sel_driver|sel[4]       ; 8       ;
; sel_driver:inst_sel_driver|dig[0]       ; 1       ;
; sel_driver:inst_sel_driver|dig[1]       ; 1       ;
; sel_driver:inst_sel_driver|dig[2]       ; 1       ;
; sel_driver:inst_sel_driver|dig[3]       ; 1       ;
; sel_driver:inst_sel_driver|dig[4]       ; 1       ;
; sel_driver:inst_sel_driver|dig[5]       ; 1       ;
; sel_driver:inst_sel_driver|dig[6]       ; 1       ;
; sel_driver:inst_sel_driver|dig[7]       ; 1       ;
; uart_tx:inst_uart_tx|data[6]            ; 1       ;
; uart_tx:inst_uart_tx|data[5]            ; 1       ;
; uart_tx:inst_uart_tx|data[4]            ; 1       ;
; uart_tx:inst_uart_tx|data[7]            ; 1       ;
; uart_tx:inst_uart_tx|data[2]            ; 1       ;
; uart_tx:inst_uart_tx|data[1]            ; 1       ;
; uart_tx:inst_uart_tx|data[0]            ; 1       ;
; uart_tx:inst_uart_tx|data[3]            ; 1       ;
; sel_driver:inst_sel_driver|data[0]      ; 7       ;
; sel_driver:inst_sel_driver|data[1]      ; 7       ;
; sel_driver:inst_sel_driver|data[2]      ; 8       ;
; sel_driver:inst_sel_driver|data[3]      ; 8       ;
; sel_driver:inst_sel_driver|dot          ; 1       ;
; FSM_KEY1:inst_FSM_KEY1|key_r1[0]        ; 4       ;
; FSM_KEY1:inst_FSM_KEY1|key_r0[0]        ; 7       ;
; Total number of inverted registers = 30 ;         ;
+-----------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------+
; 4:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; Yes        ; |top|beep:inst_beep|cnt1[8]             ;
; 64:1               ; 3 bits    ; 126 LEs       ; 21 LEs               ; 105 LEs                ; Yes        ; |top|sel_driver:inst_sel_driver|data[2] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------+


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |top ;
+----------------+-----------+----------------------------------------+
; Parameter Name ; Value     ; Type                                   ;
+----------------+-----------+----------------------------------------+
; TIME_5S        ; 250000000 ; Signed Integer                         ;
+----------------+-----------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ds18b20_driver:inst_ds18b20_driver ;
+----------------+----------+-----------------------------------------------------+
; Parameter Name ; Value    ; Type                                                ;
+----------------+----------+-----------------------------------------------------+
; INIT           ; 001      ; Unsigned Binary                                     ;
; SKIP           ; 010      ; Unsigned Binary                                     ;
; CT             ; 011      ; Unsigned Binary                                     ;
; WAIT           ; 100      ; Unsigned Binary                                     ;
; RDCM           ; 101      ; Unsigned Binary                                     ;
; RD             ; 110      ; Unsigned Binary                                     ;
; TIME_1MS       ; 50000    ; Signed Integer                                      ;
; TIME_750MS     ; 37500000 ; Signed Integer                                      ;
; TIME_65US      ; 3250     ; Signed Integer                                      ;
+----------------+----------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sel_driver:inst_sel_driver ;
+----------------+---------+----------------------------------------------+
; Parameter Name ; Value   ; Type                                         ;
+----------------+---------+----------------------------------------------+
; ZER            ; 1000000 ; Unsigned Binary                              ;
; ONE            ; 1111001 ; Unsigned Binary                              ;
; TWO            ; 0100100 ; Unsigned Binary                              ;
; THR            ; 0110000 ; Unsigned Binary                              ;
; FOU            ; 0011001 ; Unsigned Binary                              ;
; FIV            ; 0010010 ; Unsigned Binary                              ;
; SIX            ; 0000010 ; Unsigned Binary                              ;
; SEV            ; 1111000 ; Unsigned Binary                              ;
; EIG            ; 0000000 ; Unsigned Binary                              ;
; NIN            ; 0010000 ; Unsigned Binary                              ;
; A              ; 0001111 ; Unsigned Binary                              ;
; B              ; 0111111 ; Unsigned Binary                              ;
; TIME_20US      ; 1000    ; Signed Integer                               ;
+----------------+---------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FSM_KEY1:inst_FSM_KEY1 ;
+----------------+---------+------------------------------------------+
; Parameter Name ; Value   ; Type                                     ;
+----------------+---------+------------------------------------------+
; TIME_20MS      ; 1000000 ; Signed Integer                           ;
; width          ; 1       ; Signed Integer                           ;
+----------------+---------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_tx:inst_uart_tx ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; BAUD           ; 434   ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: beep:inst_beep ;
+----------------+----------+---------------------------------+
; Parameter Name ; Value    ; Type                            ;
+----------------+----------+---------------------------------+
; CLK_PRE        ; 50000000 ; Signed Integer                  ;
; TIME_300MS     ; 15000000 ; Signed Integer                  ;
+----------------+----------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_rx:inst_uart_rx ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; BAUD           ; 434   ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ctrl:inst_ctrl|lpm_mult:Mult0      ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 11           ; Untyped             ;
; LPM_WIDTHB                                     ; 10           ; Untyped             ;
; LPM_WIDTHP                                     ; 21           ; Untyped             ;
; LPM_WIDTHR                                     ; 21           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ctrl:inst_ctrl|lpm_divide:Div4 ;
+------------------------+----------------+---------------------------------------+
; Parameter Name         ; Value          ; Type                                  ;
+------------------------+----------------+---------------------------------------+
; LPM_WIDTHN             ; 24             ; Untyped                               ;
; LPM_WIDTHD             ; 17             ; Untyped                               ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_PIPELINE           ; 0              ; Untyped                               ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                               ;
; CBXI_PARAMETER         ; lpm_divide_lkm ; Untyped                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                        ;
+------------------------+----------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ctrl:inst_ctrl|lpm_divide:Mod4 ;
+------------------------+----------------+---------------------------------------+
; Parameter Name         ; Value          ; Type                                  ;
+------------------------+----------------+---------------------------------------+
; LPM_WIDTHN             ; 24             ; Untyped                               ;
; LPM_WIDTHD             ; 4              ; Untyped                               ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_PIPELINE           ; 0              ; Untyped                               ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                               ;
; CBXI_PARAMETER         ; lpm_divide_4bm ; Untyped                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                        ;
+------------------------+----------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ctrl:inst_ctrl|lpm_divide:Mod3 ;
+------------------------+----------------+---------------------------------------+
; Parameter Name         ; Value          ; Type                                  ;
+------------------------+----------------+---------------------------------------+
; LPM_WIDTHN             ; 24             ; Untyped                               ;
; LPM_WIDTHD             ; 4              ; Untyped                               ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_PIPELINE           ; 0              ; Untyped                               ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                               ;
; CBXI_PARAMETER         ; lpm_divide_4bm ; Untyped                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                        ;
+------------------------+----------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ctrl:inst_ctrl|lpm_divide:Div0 ;
+------------------------+----------------+---------------------------------------+
; Parameter Name         ; Value          ; Type                                  ;
+------------------------+----------------+---------------------------------------+
; LPM_WIDTHN             ; 24             ; Untyped                               ;
; LPM_WIDTHD             ; 4              ; Untyped                               ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_PIPELINE           ; 0              ; Untyped                               ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                               ;
; CBXI_PARAMETER         ; lpm_divide_1jm ; Untyped                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                        ;
+------------------------+----------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ctrl:inst_ctrl|lpm_divide:Mod0 ;
+------------------------+----------------+---------------------------------------+
; Parameter Name         ; Value          ; Type                                  ;
+------------------------+----------------+---------------------------------------+
; LPM_WIDTHN             ; 24             ; Untyped                               ;
; LPM_WIDTHD             ; 4              ; Untyped                               ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_PIPELINE           ; 0              ; Untyped                               ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                               ;
; CBXI_PARAMETER         ; lpm_divide_4bm ; Untyped                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                        ;
+------------------------+----------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ctrl:inst_ctrl|lpm_divide:Div1 ;
+------------------------+----------------+---------------------------------------+
; Parameter Name         ; Value          ; Type                                  ;
+------------------------+----------------+---------------------------------------+
; LPM_WIDTHN             ; 24             ; Untyped                               ;
; LPM_WIDTHD             ; 7              ; Untyped                               ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_PIPELINE           ; 0              ; Untyped                               ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                               ;
; CBXI_PARAMETER         ; lpm_divide_4jm ; Untyped                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                        ;
+------------------------+----------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ctrl:inst_ctrl|lpm_divide:Mod1 ;
+------------------------+----------------+---------------------------------------+
; Parameter Name         ; Value          ; Type                                  ;
+------------------------+----------------+---------------------------------------+
; LPM_WIDTHN             ; 24             ; Untyped                               ;
; LPM_WIDTHD             ; 4              ; Untyped                               ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_PIPELINE           ; 0              ; Untyped                               ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                               ;
; CBXI_PARAMETER         ; lpm_divide_4bm ; Untyped                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                        ;
+------------------------+----------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ctrl:inst_ctrl|lpm_divide:Div2 ;
+------------------------+----------------+---------------------------------------+
; Parameter Name         ; Value          ; Type                                  ;
+------------------------+----------------+---------------------------------------+
; LPM_WIDTHN             ; 24             ; Untyped                               ;
; LPM_WIDTHD             ; 10             ; Untyped                               ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_PIPELINE           ; 0              ; Untyped                               ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                               ;
; CBXI_PARAMETER         ; lpm_divide_ekm ; Untyped                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                        ;
+------------------------+----------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ctrl:inst_ctrl|lpm_divide:Mod2 ;
+------------------------+----------------+---------------------------------------+
; Parameter Name         ; Value          ; Type                                  ;
+------------------------+----------------+---------------------------------------+
; LPM_WIDTHN             ; 24             ; Untyped                               ;
; LPM_WIDTHD             ; 4              ; Untyped                               ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_PIPELINE           ; 0              ; Untyped                               ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                               ;
; CBXI_PARAMETER         ; lpm_divide_4bm ; Untyped                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                        ;
+------------------------+----------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                        ;
+---------------------------------------+-------------------------------+
; Name                                  ; Value                         ;
+---------------------------------------+-------------------------------+
; Number of entity instances            ; 1                             ;
; Entity Instance                       ; ctrl:inst_ctrl|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 11                            ;
;     -- LPM_WIDTHB                     ; 10                            ;
;     -- LPM_WIDTHP                     ; 21                            ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                            ;
;     -- INPUT_B_IS_CONSTANT            ; YES                           ;
;     -- USE_EAB                        ; OFF                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                            ;
+---------------------------------------+-------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_rx:inst_uart_rx"                                                                                        ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                  ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dout     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; dout_vld ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------+
; Port Connectivity Checks: "uart_tx:inst_uart_tx" ;
+--------+-------+----------+----------------------+
; Port   ; Type  ; Severity ; Details              ;
+--------+-------+----------+----------------------+
; din[7] ; Input ; Info     ; Stuck at GND         ;
+--------+-------+----------+----------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 23                          ;
; cycloneiii_ff         ; 242                         ;
;     CLR               ; 112                         ;
;     ENA CLR           ; 113                         ;
;     ENA CLR SCLR      ; 17                          ;
; cycloneiii_io_obuf    ; 1                           ;
; cycloneiii_lcell_comb ; 2178                        ;
;     arith             ; 680                         ;
;         1 data inputs ; 9                           ;
;         2 data inputs ; 219                         ;
;         3 data inputs ; 452                         ;
;     normal            ; 1498                        ;
;         0 data inputs ; 91                          ;
;         1 data inputs ; 65                          ;
;         2 data inputs ; 715                         ;
;         3 data inputs ; 76                          ;
;         4 data inputs ; 551                         ;
;                       ;                             ;
; Max LUT depth         ; 48.50                       ;
; Average LUT depth     ; 29.69                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:04     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Processing started: Sat Jan 13 00:45:30 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off temp -c temp
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga/18.1/modelsim/code/temp/rtl/uart_rx.v
    Info (12023): Found entity 1: uart_rx File: C:/intelFPGA/18.1/modelsim/code/temp/rtl/uart_rx.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga/18.1/modelsim/code/temp/rtl/beep.v
    Info (12023): Found entity 1: beep File: C:/intelFPGA/18.1/modelsim/code/temp/rtl/beep.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga/18.1/modelsim/code/temp/rtl/fsm_key1.v
    Info (12023): Found entity 1: FSM_KEY1 File: C:/intelFPGA/18.1/modelsim/code/temp/rtl/FSM_KEY1.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga/18.1/modelsim/code/temp/rtl/uart_tx.v
    Info (12023): Found entity 1: uart_tx File: C:/intelFPGA/18.1/modelsim/code/temp/rtl/uart_tx.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga/18.1/modelsim/code/temp/rtl/top.v
    Info (12023): Found entity 1: top File: C:/intelFPGA/18.1/modelsim/code/temp/rtl/top.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga/18.1/modelsim/code/temp/rtl/sel_driver.v
    Info (12023): Found entity 1: sel_driver File: C:/intelFPGA/18.1/modelsim/code/temp/rtl/sel_driver.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga/18.1/modelsim/code/temp/rtl/ds18b20_driver.v
    Info (12023): Found entity 1: ds18b20_driver File: C:/intelFPGA/18.1/modelsim/code/temp/rtl/ds18b20_driver.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga/18.1/modelsim/code/temp/rtl/ctrl.v
    Info (12023): Found entity 1: ctrl File: C:/intelFPGA/18.1/modelsim/code/temp/rtl/ctrl.v Line: 1
Warning (10222): Verilog HDL Parameter Declaration warning at beep.v(15): Parameter Declaration in module "beep" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/intelFPGA/18.1/modelsim/code/temp/rtl/beep.v Line: 15
Warning (10222): Verilog HDL Parameter Declaration warning at FSM_KEY1.v(21): Parameter Declaration in module "FSM_KEY1" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/intelFPGA/18.1/modelsim/code/temp/rtl/FSM_KEY1.v Line: 21
Info (12127): Elaborating entity "top" for the top level hierarchy
Info (10041): Inferred latch for "t_data_uart[0]" at top.v(51) File: C:/intelFPGA/18.1/modelsim/code/temp/rtl/top.v Line: 51
Info (10041): Inferred latch for "t_data_uart[1]" at top.v(51) File: C:/intelFPGA/18.1/modelsim/code/temp/rtl/top.v Line: 51
Info (10041): Inferred latch for "t_data_uart[2]" at top.v(51) File: C:/intelFPGA/18.1/modelsim/code/temp/rtl/top.v Line: 51
Info (10041): Inferred latch for "t_data_uart[3]" at top.v(51) File: C:/intelFPGA/18.1/modelsim/code/temp/rtl/top.v Line: 51
Info (10041): Inferred latch for "t_data_uart[4]" at top.v(51) File: C:/intelFPGA/18.1/modelsim/code/temp/rtl/top.v Line: 51
Info (10041): Inferred latch for "t_data_uart[5]" at top.v(51) File: C:/intelFPGA/18.1/modelsim/code/temp/rtl/top.v Line: 51
Info (10041): Inferred latch for "t_data_uart[6]" at top.v(51) File: C:/intelFPGA/18.1/modelsim/code/temp/rtl/top.v Line: 51
Info (10041): Inferred latch for "t_data_uart[7]" at top.v(51) File: C:/intelFPGA/18.1/modelsim/code/temp/rtl/top.v Line: 51
Info (12128): Elaborating entity "ds18b20_driver" for hierarchy "ds18b20_driver:inst_ds18b20_driver" File: C:/intelFPGA/18.1/modelsim/code/temp/rtl/top.v Line: 105
Warning (10230): Verilog HDL assignment warning at ds18b20_driver.v(69): truncated value with size 32 to match size of target (16) File: C:/intelFPGA/18.1/modelsim/code/temp/rtl/ds18b20_driver.v Line: 69
Warning (10230): Verilog HDL assignment warning at ds18b20_driver.v(89): truncated value with size 32 to match size of target (26) File: C:/intelFPGA/18.1/modelsim/code/temp/rtl/ds18b20_driver.v Line: 89
Warning (10230): Verilog HDL assignment warning at ds18b20_driver.v(109): truncated value with size 32 to match size of target (12) File: C:/intelFPGA/18.1/modelsim/code/temp/rtl/ds18b20_driver.v Line: 109
Warning (10230): Verilog HDL assignment warning at ds18b20_driver.v(129): truncated value with size 32 to match size of target (3) File: C:/intelFPGA/18.1/modelsim/code/temp/rtl/ds18b20_driver.v Line: 129
Warning (10230): Verilog HDL assignment warning at ds18b20_driver.v(148): truncated value with size 32 to match size of target (4) File: C:/intelFPGA/18.1/modelsim/code/temp/rtl/ds18b20_driver.v Line: 148
Info (12128): Elaborating entity "ctrl" for hierarchy "ctrl:inst_ctrl" File: C:/intelFPGA/18.1/modelsim/code/temp/rtl/top.v Line: 111
Warning (10230): Verilog HDL assignment warning at ctrl.v(15): truncated value with size 32 to match size of target (24) File: C:/intelFPGA/18.1/modelsim/code/temp/rtl/ctrl.v Line: 15
Warning (10230): Verilog HDL assignment warning at ctrl.v(16): truncated value with size 32 to match size of target (4) File: C:/intelFPGA/18.1/modelsim/code/temp/rtl/ctrl.v Line: 16
Warning (10230): Verilog HDL assignment warning at ctrl.v(17): truncated value with size 32 to match size of target (4) File: C:/intelFPGA/18.1/modelsim/code/temp/rtl/ctrl.v Line: 17
Warning (10230): Verilog HDL assignment warning at ctrl.v(18): truncated value with size 32 to match size of target (4) File: C:/intelFPGA/18.1/modelsim/code/temp/rtl/ctrl.v Line: 18
Warning (10230): Verilog HDL assignment warning at ctrl.v(19): truncated value with size 32 to match size of target (4) File: C:/intelFPGA/18.1/modelsim/code/temp/rtl/ctrl.v Line: 19
Warning (10230): Verilog HDL assignment warning at ctrl.v(20): truncated value with size 32 to match size of target (4) File: C:/intelFPGA/18.1/modelsim/code/temp/rtl/ctrl.v Line: 20
Info (12128): Elaborating entity "sel_driver" for hierarchy "sel_driver:inst_sel_driver" File: C:/intelFPGA/18.1/modelsim/code/temp/rtl/top.v Line: 119
Warning (10230): Verilog HDL assignment warning at sel_driver.v(40): truncated value with size 32 to match size of target (10) File: C:/intelFPGA/18.1/modelsim/code/temp/rtl/sel_driver.v Line: 40
Info (12128): Elaborating entity "FSM_KEY1" for hierarchy "FSM_KEY1:inst_FSM_KEY1" File: C:/intelFPGA/18.1/modelsim/code/temp/rtl/top.v Line: 126
Info (12128): Elaborating entity "uart_tx" for hierarchy "uart_tx:inst_uart_tx" File: C:/intelFPGA/18.1/modelsim/code/temp/rtl/top.v Line: 134
Warning (10230): Verilog HDL assignment warning at uart_tx.v(32): truncated value with size 32 to match size of target (9) File: C:/intelFPGA/18.1/modelsim/code/temp/rtl/uart_tx.v Line: 32
Warning (10230): Verilog HDL assignment warning at uart_tx.v(51): truncated value with size 32 to match size of target (4) File: C:/intelFPGA/18.1/modelsim/code/temp/rtl/uart_tx.v Line: 51
Info (12128): Elaborating entity "beep" for hierarchy "beep:inst_beep" File: C:/intelFPGA/18.1/modelsim/code/temp/rtl/top.v Line: 141
Warning (10230): Verilog HDL assignment warning at beep.v(82): truncated value with size 24 to match size of target (6) File: C:/intelFPGA/18.1/modelsim/code/temp/rtl/beep.v Line: 82
Warning (10230): Verilog HDL assignment warning at beep.v(99): truncated value with size 32 to match size of target (17) File: C:/intelFPGA/18.1/modelsim/code/temp/rtl/beep.v Line: 99
Warning (10230): Verilog HDL assignment warning at beep.v(100): truncated value with size 32 to match size of target (17) File: C:/intelFPGA/18.1/modelsim/code/temp/rtl/beep.v Line: 100
Warning (10230): Verilog HDL assignment warning at beep.v(101): truncated value with size 32 to match size of target (17) File: C:/intelFPGA/18.1/modelsim/code/temp/rtl/beep.v Line: 101
Warning (10230): Verilog HDL assignment warning at beep.v(102): truncated value with size 32 to match size of target (17) File: C:/intelFPGA/18.1/modelsim/code/temp/rtl/beep.v Line: 102
Warning (10230): Verilog HDL assignment warning at beep.v(104): truncated value with size 32 to match size of target (17) File: C:/intelFPGA/18.1/modelsim/code/temp/rtl/beep.v Line: 104
Warning (10230): Verilog HDL assignment warning at beep.v(105): truncated value with size 32 to match size of target (17) File: C:/intelFPGA/18.1/modelsim/code/temp/rtl/beep.v Line: 105
Warning (10230): Verilog HDL assignment warning at beep.v(106): truncated value with size 32 to match size of target (17) File: C:/intelFPGA/18.1/modelsim/code/temp/rtl/beep.v Line: 106
Warning (10230): Verilog HDL assignment warning at beep.v(107): truncated value with size 32 to match size of target (17) File: C:/intelFPGA/18.1/modelsim/code/temp/rtl/beep.v Line: 107
Warning (10230): Verilog HDL assignment warning at beep.v(109): truncated value with size 32 to match size of target (17) File: C:/intelFPGA/18.1/modelsim/code/temp/rtl/beep.v Line: 109
Warning (10230): Verilog HDL assignment warning at beep.v(110): truncated value with size 32 to match size of target (17) File: C:/intelFPGA/18.1/modelsim/code/temp/rtl/beep.v Line: 110
Warning (10230): Verilog HDL assignment warning at beep.v(111): truncated value with size 32 to match size of target (17) File: C:/intelFPGA/18.1/modelsim/code/temp/rtl/beep.v Line: 111
Warning (10230): Verilog HDL assignment warning at beep.v(112): truncated value with size 32 to match size of target (17) File: C:/intelFPGA/18.1/modelsim/code/temp/rtl/beep.v Line: 112
Warning (10230): Verilog HDL assignment warning at beep.v(114): truncated value with size 32 to match size of target (17) File: C:/intelFPGA/18.1/modelsim/code/temp/rtl/beep.v Line: 114
Warning (10230): Verilog HDL assignment warning at beep.v(116): truncated value with size 32 to match size of target (17) File: C:/intelFPGA/18.1/modelsim/code/temp/rtl/beep.v Line: 116
Warning (10230): Verilog HDL assignment warning at beep.v(117): truncated value with size 32 to match size of target (17) File: C:/intelFPGA/18.1/modelsim/code/temp/rtl/beep.v Line: 117
Warning (10230): Verilog HDL assignment warning at beep.v(119): truncated value with size 32 to match size of target (17) File: C:/intelFPGA/18.1/modelsim/code/temp/rtl/beep.v Line: 119
Warning (10230): Verilog HDL assignment warning at beep.v(120): truncated value with size 32 to match size of target (17) File: C:/intelFPGA/18.1/modelsim/code/temp/rtl/beep.v Line: 120
Warning (10230): Verilog HDL assignment warning at beep.v(121): truncated value with size 32 to match size of target (17) File: C:/intelFPGA/18.1/modelsim/code/temp/rtl/beep.v Line: 121
Warning (10230): Verilog HDL assignment warning at beep.v(122): truncated value with size 32 to match size of target (17) File: C:/intelFPGA/18.1/modelsim/code/temp/rtl/beep.v Line: 122
Warning (10230): Verilog HDL assignment warning at beep.v(124): truncated value with size 32 to match size of target (17) File: C:/intelFPGA/18.1/modelsim/code/temp/rtl/beep.v Line: 124
Warning (10230): Verilog HDL assignment warning at beep.v(125): truncated value with size 32 to match size of target (17) File: C:/intelFPGA/18.1/modelsim/code/temp/rtl/beep.v Line: 125
Warning (10230): Verilog HDL assignment warning at beep.v(126): truncated value with size 32 to match size of target (17) File: C:/intelFPGA/18.1/modelsim/code/temp/rtl/beep.v Line: 126
Warning (10230): Verilog HDL assignment warning at beep.v(127): truncated value with size 32 to match size of target (17) File: C:/intelFPGA/18.1/modelsim/code/temp/rtl/beep.v Line: 127
Warning (10230): Verilog HDL assignment warning at beep.v(129): truncated value with size 32 to match size of target (17) File: C:/intelFPGA/18.1/modelsim/code/temp/rtl/beep.v Line: 129
Warning (10230): Verilog HDL assignment warning at beep.v(130): truncated value with size 32 to match size of target (17) File: C:/intelFPGA/18.1/modelsim/code/temp/rtl/beep.v Line: 130
Warning (10230): Verilog HDL assignment warning at beep.v(131): truncated value with size 32 to match size of target (17) File: C:/intelFPGA/18.1/modelsim/code/temp/rtl/beep.v Line: 131
Warning (10230): Verilog HDL assignment warning at beep.v(132): truncated value with size 32 to match size of target (17) File: C:/intelFPGA/18.1/modelsim/code/temp/rtl/beep.v Line: 132
Warning (10230): Verilog HDL assignment warning at beep.v(134): truncated value with size 32 to match size of target (17) File: C:/intelFPGA/18.1/modelsim/code/temp/rtl/beep.v Line: 134
Warning (10230): Verilog HDL assignment warning at beep.v(136): truncated value with size 32 to match size of target (17) File: C:/intelFPGA/18.1/modelsim/code/temp/rtl/beep.v Line: 136
Warning (10230): Verilog HDL assignment warning at beep.v(137): truncated value with size 32 to match size of target (17) File: C:/intelFPGA/18.1/modelsim/code/temp/rtl/beep.v Line: 137
Warning (10230): Verilog HDL assignment warning at beep.v(139): truncated value with size 32 to match size of target (17) File: C:/intelFPGA/18.1/modelsim/code/temp/rtl/beep.v Line: 139
Warning (10230): Verilog HDL assignment warning at beep.v(140): truncated value with size 32 to match size of target (17) File: C:/intelFPGA/18.1/modelsim/code/temp/rtl/beep.v Line: 140
Warning (10230): Verilog HDL assignment warning at beep.v(141): truncated value with size 32 to match size of target (17) File: C:/intelFPGA/18.1/modelsim/code/temp/rtl/beep.v Line: 141
Warning (10230): Verilog HDL assignment warning at beep.v(142): truncated value with size 32 to match size of target (17) File: C:/intelFPGA/18.1/modelsim/code/temp/rtl/beep.v Line: 142
Warning (10230): Verilog HDL assignment warning at beep.v(144): truncated value with size 32 to match size of target (17) File: C:/intelFPGA/18.1/modelsim/code/temp/rtl/beep.v Line: 144
Warning (10230): Verilog HDL assignment warning at beep.v(145): truncated value with size 32 to match size of target (17) File: C:/intelFPGA/18.1/modelsim/code/temp/rtl/beep.v Line: 145
Warning (10230): Verilog HDL assignment warning at beep.v(146): truncated value with size 32 to match size of target (17) File: C:/intelFPGA/18.1/modelsim/code/temp/rtl/beep.v Line: 146
Warning (10230): Verilog HDL assignment warning at beep.v(147): truncated value with size 32 to match size of target (17) File: C:/intelFPGA/18.1/modelsim/code/temp/rtl/beep.v Line: 147
Warning (10230): Verilog HDL assignment warning at beep.v(149): truncated value with size 32 to match size of target (17) File: C:/intelFPGA/18.1/modelsim/code/temp/rtl/beep.v Line: 149
Warning (10230): Verilog HDL assignment warning at beep.v(150): truncated value with size 32 to match size of target (17) File: C:/intelFPGA/18.1/modelsim/code/temp/rtl/beep.v Line: 150
Warning (10230): Verilog HDL assignment warning at beep.v(151): truncated value with size 32 to match size of target (17) File: C:/intelFPGA/18.1/modelsim/code/temp/rtl/beep.v Line: 151
Warning (10230): Verilog HDL assignment warning at beep.v(152): truncated value with size 32 to match size of target (17) File: C:/intelFPGA/18.1/modelsim/code/temp/rtl/beep.v Line: 152
Warning (10230): Verilog HDL assignment warning at beep.v(154): truncated value with size 32 to match size of target (17) File: C:/intelFPGA/18.1/modelsim/code/temp/rtl/beep.v Line: 154
Warning (10230): Verilog HDL assignment warning at beep.v(155): truncated value with size 32 to match size of target (17) File: C:/intelFPGA/18.1/modelsim/code/temp/rtl/beep.v Line: 155
Info (12128): Elaborating entity "uart_rx" for hierarchy "uart_rx:inst_uart_rx" File: C:/intelFPGA/18.1/modelsim/code/temp/rtl/top.v Line: 147
Info (278001): Inferred 10 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "ctrl:inst_ctrl|Mult0" File: C:/intelFPGA/18.1/modelsim/code/temp/rtl/ctrl.v Line: 15
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "ctrl:inst_ctrl|Div4" File: C:/intelFPGA/18.1/modelsim/code/temp/rtl/ctrl.v Line: 20
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "ctrl:inst_ctrl|Mod4" File: C:/intelFPGA/18.1/modelsim/code/temp/rtl/ctrl.v Line: 20
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "ctrl:inst_ctrl|Mod3" File: C:/intelFPGA/18.1/modelsim/code/temp/rtl/ctrl.v Line: 19
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "ctrl:inst_ctrl|Div0" File: C:/intelFPGA/18.1/modelsim/code/temp/rtl/ctrl.v Line: 16
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "ctrl:inst_ctrl|Mod0" File: C:/intelFPGA/18.1/modelsim/code/temp/rtl/ctrl.v Line: 16
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "ctrl:inst_ctrl|Div1" File: C:/intelFPGA/18.1/modelsim/code/temp/rtl/ctrl.v Line: 17
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "ctrl:inst_ctrl|Mod1" File: C:/intelFPGA/18.1/modelsim/code/temp/rtl/ctrl.v Line: 17
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "ctrl:inst_ctrl|Div2" File: C:/intelFPGA/18.1/modelsim/code/temp/rtl/ctrl.v Line: 18
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "ctrl:inst_ctrl|Mod2" File: C:/intelFPGA/18.1/modelsim/code/temp/rtl/ctrl.v Line: 18
Info (12130): Elaborated megafunction instantiation "ctrl:inst_ctrl|lpm_mult:Mult0" File: C:/intelFPGA/18.1/modelsim/code/temp/rtl/ctrl.v Line: 15
Info (12133): Instantiated megafunction "ctrl:inst_ctrl|lpm_mult:Mult0" with the following parameter: File: C:/intelFPGA/18.1/modelsim/code/temp/rtl/ctrl.v Line: 15
    Info (12134): Parameter "LPM_WIDTHA" = "11"
    Info (12134): Parameter "LPM_WIDTHB" = "10"
    Info (12134): Parameter "LPM_WIDTHP" = "21"
    Info (12134): Parameter "LPM_WIDTHR" = "21"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12131): Elaborated megafunction instantiation "ctrl:inst_ctrl|lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "ctrl:inst_ctrl|lpm_mult:Mult0" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 308
Info (12131): Elaborated megafunction instantiation "ctrl:inst_ctrl|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "ctrl:inst_ctrl|lpm_mult:Mult0" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/multcore.tdf Line: 228
Info (12131): Elaborated megafunction instantiation "ctrl:inst_ctrl|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "ctrl:inst_ctrl|lpm_mult:Mult0" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_ngh.tdf
    Info (12023): Found entity 1: add_sub_ngh File: C:/intelFPGA/18.1/modelsim/code/temp/prj/db/add_sub_ngh.tdf Line: 22
Info (12131): Elaborated megafunction instantiation "ctrl:inst_ctrl|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "ctrl:inst_ctrl|lpm_mult:Mult0" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 138
Info (12131): Elaborated megafunction instantiation "ctrl:inst_ctrl|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "ctrl:inst_ctrl|lpm_mult:Mult0" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_rgh.tdf
    Info (12023): Found entity 1: add_sub_rgh File: C:/intelFPGA/18.1/modelsim/code/temp/prj/db/add_sub_rgh.tdf Line: 22
Info (12131): Elaborated megafunction instantiation "ctrl:inst_ctrl|lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "ctrl:inst_ctrl|lpm_mult:Mult0" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 351
Info (12130): Elaborated megafunction instantiation "ctrl:inst_ctrl|lpm_divide:Div4" File: C:/intelFPGA/18.1/modelsim/code/temp/rtl/ctrl.v Line: 20
Info (12133): Instantiated megafunction "ctrl:inst_ctrl|lpm_divide:Div4" with the following parameter: File: C:/intelFPGA/18.1/modelsim/code/temp/rtl/ctrl.v Line: 20
    Info (12134): Parameter "LPM_WIDTHN" = "24"
    Info (12134): Parameter "LPM_WIDTHD" = "17"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_lkm.tdf
    Info (12023): Found entity 1: lpm_divide_lkm File: C:/intelFPGA/18.1/modelsim/code/temp/prj/db/lpm_divide_lkm.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dnh.tdf
    Info (12023): Found entity 1: sign_div_unsign_dnh File: C:/intelFPGA/18.1/modelsim/code/temp/prj/db/sign_div_unsign_dnh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_eaf.tdf
    Info (12023): Found entity 1: alt_u_div_eaf File: C:/intelFPGA/18.1/modelsim/code/temp/prj/db/alt_u_div_eaf.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc File: C:/intelFPGA/18.1/modelsim/code/temp/prj/db/add_sub_7pc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc File: C:/intelFPGA/18.1/modelsim/code/temp/prj/db/add_sub_8pc.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "ctrl:inst_ctrl|lpm_divide:Mod4" File: C:/intelFPGA/18.1/modelsim/code/temp/rtl/ctrl.v Line: 20
Info (12133): Instantiated megafunction "ctrl:inst_ctrl|lpm_divide:Mod4" with the following parameter: File: C:/intelFPGA/18.1/modelsim/code/temp/rtl/ctrl.v Line: 20
    Info (12134): Parameter "LPM_WIDTHN" = "24"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_4bm.tdf
    Info (12023): Found entity 1: lpm_divide_4bm File: C:/intelFPGA/18.1/modelsim/code/temp/prj/db/lpm_divide_4bm.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_plh.tdf
    Info (12023): Found entity 1: sign_div_unsign_plh File: C:/intelFPGA/18.1/modelsim/code/temp/prj/db/sign_div_unsign_plh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_67f.tdf
    Info (12023): Found entity 1: alt_u_div_67f File: C:/intelFPGA/18.1/modelsim/code/temp/prj/db/alt_u_div_67f.tdf Line: 26
Info (12130): Elaborated megafunction instantiation "ctrl:inst_ctrl|lpm_divide:Mod3" File: C:/intelFPGA/18.1/modelsim/code/temp/rtl/ctrl.v Line: 19
Info (12133): Instantiated megafunction "ctrl:inst_ctrl|lpm_divide:Mod3" with the following parameter: File: C:/intelFPGA/18.1/modelsim/code/temp/rtl/ctrl.v Line: 19
    Info (12134): Parameter "LPM_WIDTHN" = "24"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12130): Elaborated megafunction instantiation "ctrl:inst_ctrl|lpm_divide:Div0" File: C:/intelFPGA/18.1/modelsim/code/temp/rtl/ctrl.v Line: 16
Info (12133): Instantiated megafunction "ctrl:inst_ctrl|lpm_divide:Div0" with the following parameter: File: C:/intelFPGA/18.1/modelsim/code/temp/rtl/ctrl.v Line: 16
    Info (12134): Parameter "LPM_WIDTHN" = "24"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_1jm.tdf
    Info (12023): Found entity 1: lpm_divide_1jm File: C:/intelFPGA/18.1/modelsim/code/temp/prj/db/lpm_divide_1jm.tdf Line: 24
Info (12130): Elaborated megafunction instantiation "ctrl:inst_ctrl|lpm_divide:Div1" File: C:/intelFPGA/18.1/modelsim/code/temp/rtl/ctrl.v Line: 17
Info (12133): Instantiated megafunction "ctrl:inst_ctrl|lpm_divide:Div1" with the following parameter: File: C:/intelFPGA/18.1/modelsim/code/temp/rtl/ctrl.v Line: 17
    Info (12134): Parameter "LPM_WIDTHN" = "24"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_4jm.tdf
    Info (12023): Found entity 1: lpm_divide_4jm File: C:/intelFPGA/18.1/modelsim/code/temp/prj/db/lpm_divide_4jm.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_slh.tdf
    Info (12023): Found entity 1: sign_div_unsign_slh File: C:/intelFPGA/18.1/modelsim/code/temp/prj/db/sign_div_unsign_slh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_c7f.tdf
    Info (12023): Found entity 1: alt_u_div_c7f File: C:/intelFPGA/18.1/modelsim/code/temp/prj/db/alt_u_div_c7f.tdf Line: 26
Info (12130): Elaborated megafunction instantiation "ctrl:inst_ctrl|lpm_divide:Div2" File: C:/intelFPGA/18.1/modelsim/code/temp/rtl/ctrl.v Line: 18
Info (12133): Instantiated megafunction "ctrl:inst_ctrl|lpm_divide:Div2" with the following parameter: File: C:/intelFPGA/18.1/modelsim/code/temp/rtl/ctrl.v Line: 18
    Info (12134): Parameter "LPM_WIDTHN" = "24"
    Info (12134): Parameter "LPM_WIDTHD" = "10"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_ekm.tdf
    Info (12023): Found entity 1: lpm_divide_ekm File: C:/intelFPGA/18.1/modelsim/code/temp/prj/db/lpm_divide_ekm.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_6nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_6nh File: C:/intelFPGA/18.1/modelsim/code/temp/prj/db/sign_div_unsign_6nh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_0af.tdf
    Info (12023): Found entity 1: alt_u_div_0af File: C:/intelFPGA/18.1/modelsim/code/temp/prj/db/alt_u_div_0af.tdf Line: 26
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high File: C:/intelFPGA/18.1/modelsim/code/temp/rtl/beep.v Line: 6
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286030): Timing-Driven Synthesis is running
Info (17049): 17 registers lost all their fanouts during netlist optimizations.
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "ctrl:inst_ctrl|lpm_divide:Div4|lpm_divide_lkm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_eaf:divider|add_sub_19_result_int[4]~28" File: C:/intelFPGA/18.1/modelsim/code/temp/prj/db/alt_u_div_eaf.tdf Line: 81
    Info (17048): Logic cell "ctrl:inst_ctrl|lpm_divide:Div4|lpm_divide_lkm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_eaf:divider|add_sub_19_result_int[3]~30" File: C:/intelFPGA/18.1/modelsim/code/temp/prj/db/alt_u_div_eaf.tdf Line: 81
    Info (17048): Logic cell "ctrl:inst_ctrl|lpm_divide:Div4|lpm_divide_lkm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_eaf:divider|add_sub_19_result_int[2]~32" File: C:/intelFPGA/18.1/modelsim/code/temp/prj/db/alt_u_div_eaf.tdf Line: 81
    Info (17048): Logic cell "ctrl:inst_ctrl|lpm_divide:Mod4|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|add_sub_22_result_int[0]~10" File: C:/intelFPGA/18.1/modelsim/code/temp/prj/db/alt_u_div_67f.tdf Line: 101
    Info (17048): Logic cell "ctrl:inst_ctrl|lpm_divide:Div4|lpm_divide_lkm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_eaf:divider|add_sub_19_result_int[1]~34" File: C:/intelFPGA/18.1/modelsim/code/temp/prj/db/alt_u_div_eaf.tdf Line: 81
    Info (17048): Logic cell "ctrl:inst_ctrl|lpm_divide:Mod4|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|add_sub_23_result_int[0]~10" File: C:/intelFPGA/18.1/modelsim/code/temp/prj/db/alt_u_div_67f.tdf Line: 106
    Info (17048): Logic cell "ctrl:inst_ctrl|lpm_divide:Div2|lpm_divide_ekm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_0af:divider|add_sub_12_result_int[2]~18" File: C:/intelFPGA/18.1/modelsim/code/temp/prj/db/alt_u_div_0af.tdf Line: 46
    Info (17048): Logic cell "ctrl:inst_ctrl|lpm_divide:Div2|lpm_divide_ekm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_0af:divider|add_sub_12_result_int[1]~20" File: C:/intelFPGA/18.1/modelsim/code/temp/prj/db/alt_u_div_0af.tdf Line: 46
    Info (17048): Logic cell "ctrl:inst_ctrl|lpm_divide:Mod2|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|add_sub_23_result_int[0]~0" File: C:/intelFPGA/18.1/modelsim/code/temp/prj/db/alt_u_div_67f.tdf Line: 106
    Info (17048): Logic cell "ctrl:inst_ctrl|lpm_divide:Mod2|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|add_sub_15_result_int[0]~10" File: C:/intelFPGA/18.1/modelsim/code/temp/prj/db/alt_u_div_67f.tdf Line: 61
    Info (17048): Logic cell "ctrl:inst_ctrl|lpm_divide:Mod2|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|add_sub_16_result_int[0]~10" File: C:/intelFPGA/18.1/modelsim/code/temp/prj/db/alt_u_div_67f.tdf Line: 66
    Info (17048): Logic cell "ctrl:inst_ctrl|lpm_divide:Mod2|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|add_sub_17_result_int[0]~10" File: C:/intelFPGA/18.1/modelsim/code/temp/prj/db/alt_u_div_67f.tdf Line: 71
    Info (17048): Logic cell "ctrl:inst_ctrl|lpm_divide:Mod2|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|add_sub_18_result_int[0]~10" File: C:/intelFPGA/18.1/modelsim/code/temp/prj/db/alt_u_div_67f.tdf Line: 76
    Info (17048): Logic cell "ctrl:inst_ctrl|lpm_divide:Mod2|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|add_sub_19_result_int[0]~10" File: C:/intelFPGA/18.1/modelsim/code/temp/prj/db/alt_u_div_67f.tdf Line: 81
    Info (17048): Logic cell "ctrl:inst_ctrl|lpm_divide:Mod2|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|add_sub_20_result_int[0]~10" File: C:/intelFPGA/18.1/modelsim/code/temp/prj/db/alt_u_div_67f.tdf Line: 91
    Info (17048): Logic cell "ctrl:inst_ctrl|lpm_divide:Mod2|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|add_sub_21_result_int[0]~10" File: C:/intelFPGA/18.1/modelsim/code/temp/prj/db/alt_u_div_67f.tdf Line: 96
    Info (17048): Logic cell "ctrl:inst_ctrl|lpm_divide:Mod2|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|add_sub_22_result_int[0]~10" File: C:/intelFPGA/18.1/modelsim/code/temp/prj/db/alt_u_div_67f.tdf Line: 101
    Info (17048): Logic cell "ctrl:inst_ctrl|lpm_divide:Mod1|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|add_sub_12_result_int[0]~10" File: C:/intelFPGA/18.1/modelsim/code/temp/prj/db/alt_u_div_67f.tdf Line: 46
    Info (17048): Logic cell "ctrl:inst_ctrl|lpm_divide:Mod1|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|add_sub_13_result_int[0]~10" File: C:/intelFPGA/18.1/modelsim/code/temp/prj/db/alt_u_div_67f.tdf Line: 51
    Info (17048): Logic cell "ctrl:inst_ctrl|lpm_divide:Mod1|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|add_sub_14_result_int[0]~10" File: C:/intelFPGA/18.1/modelsim/code/temp/prj/db/alt_u_div_67f.tdf Line: 56
    Info (17048): Logic cell "ctrl:inst_ctrl|lpm_divide:Mod1|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|add_sub_15_result_int[0]~10" File: C:/intelFPGA/18.1/modelsim/code/temp/prj/db/alt_u_div_67f.tdf Line: 61
    Info (17048): Logic cell "ctrl:inst_ctrl|lpm_divide:Mod1|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|add_sub_16_result_int[0]~10" File: C:/intelFPGA/18.1/modelsim/code/temp/prj/db/alt_u_div_67f.tdf Line: 66
    Info (17048): Logic cell "ctrl:inst_ctrl|lpm_divide:Mod1|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|add_sub_17_result_int[0]~10" File: C:/intelFPGA/18.1/modelsim/code/temp/prj/db/alt_u_div_67f.tdf Line: 71
    Info (17048): Logic cell "ctrl:inst_ctrl|lpm_divide:Mod1|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|add_sub_18_result_int[0]~10" File: C:/intelFPGA/18.1/modelsim/code/temp/prj/db/alt_u_div_67f.tdf Line: 76
    Info (17048): Logic cell "ctrl:inst_ctrl|lpm_divide:Mod1|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|add_sub_19_result_int[0]~10" File: C:/intelFPGA/18.1/modelsim/code/temp/prj/db/alt_u_div_67f.tdf Line: 81
    Info (17048): Logic cell "ctrl:inst_ctrl|lpm_divide:Mod1|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|add_sub_20_result_int[0]~10" File: C:/intelFPGA/18.1/modelsim/code/temp/prj/db/alt_u_div_67f.tdf Line: 91
    Info (17048): Logic cell "ctrl:inst_ctrl|lpm_divide:Mod1|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|add_sub_21_result_int[0]~10" File: C:/intelFPGA/18.1/modelsim/code/temp/prj/db/alt_u_div_67f.tdf Line: 96
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 2193 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 4 input pins
    Info (21059): Implemented 18 output pins
    Info (21060): Implemented 1 bidirectional pins
    Info (21061): Implemented 2170 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 63 warnings
    Info: Peak virtual memory: 4812 megabytes
    Info: Processing ended: Sat Jan 13 00:45:45 2024
    Info: Elapsed time: 00:00:15
    Info: Total CPU time (on all processors): 00:00:24


