// -------------------------------------------------------------
// 
// File Name: D:\ljx\code\GUIDANCE-ljx3\slsf_randgen\slsf\reportsneo\2024-06-06-16-53-16\Verilog_hdlsrc\sampleModel2037\sampleModel2037_1_sub\Mysubsystem_29.v
// Created: 2024-08-16 20:18:49
// 
// Generated by MATLAB 9.14 and HDL Coder 4.1
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: Mysubsystem_29
// Source Path: sampleModel2037_1_sub/Subsystem/Mysubsystem_29
// Hierarchy Level: 1
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module Mysubsystem_29
          (In1,
           In2,
           Out1);


  input   [7:0] In1;  // uint8
  input   [7:0] In2;  // uint8
  output  [15:0] Out1;  // uint16


  wire [15:0] cfblk105_out1;  // uint16
  wire [15:0] cfblk104_out1;  // uint16
  wire [15:0] cfblk76_const_val_1;  // uint16
  wire [15:0] cfblk76_out1;  // uint16


  DotProduct u_cfblk105_inst (.in1(In1),  // uint8
                              .in2(In2),  // uint8
                              .out1(cfblk105_out1)  // uint16
                              );

  assign cfblk104_out1 = (cfblk105_out1 > 16'b0000000000000000 ? 16'b0000000000000001 :
              16'b0000000000000000);



  assign cfblk76_const_val_1 = 16'b0000000000000000;



  assign cfblk76_out1 = cfblk104_out1 + cfblk76_const_val_1;



  assign Out1 = cfblk76_out1;

endmodule  // Mysubsystem_29

