<dec f='llvm/llvm/lib/Target/AMDGPU/R600InstrInfo.h' l='266' type='llvm::MachineInstrBuilder llvm::R600InstrInfo::buildDefaultInstruction(llvm::MachineBasicBlock &amp; MBB, MachineBasicBlock::iterator I, unsigned int Opcode, unsigned int DstReg, unsigned int Src0Reg, unsigned int Src1Reg = 0) const'/>
<doc f='llvm/llvm/lib/Target/AMDGPU/R600InstrInfo.h' l='259'>/// buildDefaultInstruction - This function returns a MachineInstr with all
  /// the instruction modifiers initialized to their default values.  You can
  /// use this function to avoid manually specifying each instruction modifier
  /// operand when building a new instruction.
  ///
  /// \returns a MachineInstr with all the instruction modifiers initialized
  /// to their default values.</doc>
<use f='llvm/llvm/lib/Target/AMDGPU/R600ExpandSpecialInstrs.cpp' l='108' u='c' c='_ZN12_GLOBAL__N_127R600ExpandSpecialInstrsPass20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600ExpandSpecialInstrs.cpp' l='252' u='c' c='_ZN12_GLOBAL__N_127R600ExpandSpecialInstrsPass20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600ISelLowering.cpp' l='296' u='c' c='_ZNK4llvm18R600TargetLowering27EmitInstrWithCustomInserterERNS_12MachineInstrEPNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600ISelLowering.cpp' l='304' u='c' c='_ZNK4llvm18R600TargetLowering27EmitInstrWithCustomInserterERNS_12MachineInstrEPNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600ISelLowering.cpp' l='334' u='c' c='_ZNK4llvm18R600TargetLowering27EmitInstrWithCustomInserterERNS_12MachineInstrEPNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600ISelLowering.cpp' l='343' u='c' c='_ZNK4llvm18R600TargetLowering27EmitInstrWithCustomInserterERNS_12MachineInstrEPNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600InstrInfo.cpp' l='58' u='c' c='_ZNK4llvm13R600InstrInfo11copyPhysRegERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_10MCRegisterES9_b'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600InstrInfo.cpp' l='65' u='c' c='_ZNK4llvm13R600InstrInfo11copyPhysRegERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_10MCRegisterES9_b'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600InstrInfo.cpp' l='1111' u='c' c='_ZNK4llvm13R600InstrInfo18buildIndirectWriteEPNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjjjj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600InstrInfo.cpp' l='1115' u='c' c='_ZNK4llvm13R600InstrInfo18buildIndirectWriteEPNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjjjj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600InstrInfo.cpp' l='1143' u='c' c='_ZNK4llvm13R600InstrInfo17buildIndirectReadEPNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjjjj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600InstrInfo.cpp' l='1147' u='c' c='_ZNK4llvm13R600InstrInfo17buildIndirectReadEPNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjjjj'/>
<def f='llvm/llvm/lib/Target/AMDGPU/R600InstrInfo.cpp' l='1215' ll='1254' type='llvm::MachineInstrBuilder llvm::R600InstrInfo::buildDefaultInstruction(llvm::MachineBasicBlock &amp; MBB, MachineBasicBlock::iterator I, unsigned int Opcode, unsigned int DstReg, unsigned int Src0Reg, unsigned int Src1Reg = 0) const'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600InstrInfo.cpp' l='1308' u='c' c='_ZNK4llvm13R600InstrInfo28buildSlotOfVectorInstructionERNS_17MachineBasicBlockEPNS_12MachineInstrEjj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600InstrInfo.cpp' l='1346' u='c' c='_ZNK4llvm13R600InstrInfo11buildMovImmERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjm'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600InstrInfo.cpp' l='1355' u='c' c='_ZNK4llvm13R600InstrInfo13buildMovInstrEPNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjj'/>
