================================================================================ 
Commit: 2c0e256a251e2cfa863fbfa9cb902c9a156122b2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Oct 24 17:31:44 2022 +0800 
-------------------------------------------------------------------------------- 
Update BIOS version to 3361_11

[Issue Description]
Update BIOS version to 3361_11 for label bios version upgrade

[Resolution]
Update BIOS version to 3361_11

Package/Module:

[Impacted Platform]
Default ALL, Y, U, S, H, etc.

Hsd-es-id: N/A
Original commit date: Thu Oct 20 15:18:50 2022 +0800
Change-Id: I502c75b7997a747a3a6add301b8b4049c6548a4d
Original commit hash: bd072ff1949b7ddf566f87e24923040abfd52179

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: f239eca0d47a8e90c3e5065128a58fb793a84248 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Oct 24 17:31:42 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.102

Hsd-es-id: N/A
Original commit date: Wed Oct 19 13:18:06 2022 +0800
Original commit hash: 0e03c0b52f1d91dc36219fafa619b058c23d5759

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 15e3a8829d30bdad90587ce091fb7fdaa0de31c5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Oct 24 17:31:41 2022 +0800 
-------------------------------------------------------------------------------- 
Rerun WCK DCC and Diff Clk DCC after WCK PI changes

[Feature Description]
Rerun WCK DCC and Diff Clk DCC after WCK PI changes.

Package/Module: MRC

[Impacted Platform]
LPDDR5

Hsd-es-id: 22016039113
Original commit date: Sat Oct 1 01:59:57 2022 +0800
Change-Id: Ibe1ce012278d6100316af24a5ebe1bfac33fb101
Original commit hash: 6cf72dfeb918926f196a5fd805d3cd2c715724da

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcDramDca.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c

================================================================================ 
Commit: b065282d191e39339cb5807416845449e343a853 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Oct 24 17:31:39 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.101

Hsd-es-id: N/A
Original commit date: Tue Oct 18 15:04:08 2022 +0800
Original commit hash: 75f85544ae62fb984709c409361fc780e8e1f335

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: a0b1792c1f04a1bd637a9151ccbced3563c12c73 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Oct 24 17:31:37 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.100

Hsd-es-id: N/A
Original commit date: Mon Oct 10 12:31:02 2022 +0800
Original commit hash: bf8863e68200773ef6172790ba3be8d50c4b8d6c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: e236d71468e5976693ad19619b117845c5ee6705 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Oct 24 17:31:35 2022 +0800 
-------------------------------------------------------------------------------- 
Change the row hammer default value to PTRR for DDR5

[Feature Description]
Change the row hammer default value to PTRR for DDR5

Package/Module: MRC

[Impacted Platform]
DDR5

Hsd-es-id: 22015947680
Original commit date: Fri Oct 7 15:00:34 2022 +0800
Change-Id: If6ae03ebc86185fc682278aea6abaa8da17d5b82
Original commit hash: 0155792333556e3700195af4980411bc9f6e4211

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: b818f9dda85137346c23b03d92ae944b79726323 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Oct 24 17:31:34 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.99

Hsd-es-id: N/A
Original commit date: Thu Oct 6 16:38:09 2022 -0700
Original commit hash: af936b5e79744e2535e30ab5fc49bf61c092b5c8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 90119eb78a34e975f4970e4598c4b19f99e01e3f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Oct 24 17:31:33 2022 +0800 
-------------------------------------------------------------------------------- 
Correct the McChMask usage in function Cpgc20AddressSetupScrub

[Feature Description]
Correct the McChMask usage in function Cpgc20AddressSetupScrub

[Resolution]
Correct the McChMask usage in function Cpgc20AddressSetupScrub

Package/Module: MRC

[Impacted Platform]
DDR5 DDR4 LP5 LP4

Hsd-es-id: 22015932234
Original commit date: Wed Sep 28 06:26:53 2022 +0800
Change-Id: I31921679af27f619f8b3326705660fc72763f3c3
Original commit hash: 879b431dbb86ca030dd89862fa1e2c57c98e9cab

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcMemoryScrub.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20TestCtl.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20TestCtl.h

================================================================================ 
Commit: fb0e0c6532c0966811eda88939790d480af772e3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Oct 24 17:31:31 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.98

Hsd-es-id: N/A
Original commit date: Thu Oct 6 00:29:19 2022 -0700
Original commit hash: ca0f0307eccc83d39f0c157707f9d2942160571d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 699e6f47ded6785adf3c744b4c22c57a33521041 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Oct 24 17:31:30 2022 +0800 
-------------------------------------------------------------------------------- 
3tck write preamble and 1.5tck write postamble for DDR5 5200 and above

[Feature Description]
3tck write preamble and 1.5tck write postamble for DDR5 5200 and above

Package/Module: MRC

[Impacted Platform]
DDR5

Hsd-es-id: 22015874478
Original commit date: Wed Aug 31 16:02:21 2022 +0800
Change-Id: Ib5af6cb64be0e6d969caba4ce865b3d5f4302f72
Original commit hash: 2863fcadc9ec93ef27a17d0a55b897d4d4d8dcf8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/MrcChipApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcTimingConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c

================================================================================ 
Commit: c8cbfae66be19d66f3c944006e0c9e45cdc015a1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Oct 24 17:31:28 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.97

Hsd-es-id: N/A
Original commit date: Mon Oct 3 13:47:27 2022 -0700
Original commit hash: 1cc4e11b16207764aafb660a62b5f92d777ab0de

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 0f959e0e22a091aa0e80360a9de451ae39054337 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Oct 24 17:31:27 2022 +0800 
-------------------------------------------------------------------------------- 
BDAT for use with 4 SAGV points and metadata additions from BDAT v4.0.9 spec version for RMT+

[Feature Description]
Adding gSsaBiosResults Guids for 4 SAGV points, and allowing MRC to execute the BDAT training step at each SAGV point

[Resolution]

Package/Module:

[Impacted Platform]
ADL ALL

Hsd-es-id: 15011849324
Original commit date: Tue Aug 30 11:31:17 2022 -0700
Change-Id: I6db63053623c7a7fe936991b68ae343f9b6e7272
Original commit hash: c21c62a78510e868d3a2d8a97f56a7a9d008fc8f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcRmtData.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLib.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLibFsp.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcBdat.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c

================================================================================ 
Commit: 7269cba4798c818bd43473ef725c9e5e1a682b00 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Oct 24 17:31:25 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.96

Hsd-es-id: N/A
Original commit date: Fri Sep 30 00:51:15 2022 -0700
Original commit hash: 08ad9874905bfa0af8c84b8f9c4fb59ddc18398d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: cf0f78c7ff4a8e7a094d2e4b9a6099eeceabf615 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Oct 24 17:31:24 2022 +0800 
-------------------------------------------------------------------------------- 
DQ mask update for comparison and disable self-refresh during PPR

[Issue Description]
During PPR, when a new error is found on a row that previously had an error, the
algorithm sporadically produces a "new failure in previously masked
range" message. This behavior happens because the length being passed
into MaskMatch is too small and only the first few bytes are being
compared.

Additionally, self-refresh being enabled can occasionally cause
unexplained crashes or MRR failures when testing.

[Resolution]
- Disable self-refresh at PPR entry, and restore it when PPR exits.
- Disable refreshes in MrcPprActAndDqLow.

Package/Module: ClientOneSiliconPkg/

[Impacted Platform]
ALL when PPR enabled

Hsd-es-id: 15011252524
Original commit date: Fri Jul 15 16:50:16 2022 -0700
Change-Id: I430053488a6d94f791e7d434673804d823ec4771
Original commit hash: bcf277456f73f11d038045224f6ecc6282e961b0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcPpr.c

================================================================================ 
Commit: 9e9608183b22277960d8f658fbb30125b24eb9e1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Oct 24 17:31:22 2022 +0800 
-------------------------------------------------------------------------------- 
Update BIOS version to 3361_10

[Feature Description]
Update BIOS version to 3361_10

Package/Module:

[Impacted Platform]
Default ALL

Hsd-es-id: N/A
Original commit date: Wed Oct 19 17:47:07 2022 +0800
Change-Id: I11d453bcf5d7ff19c43e7c7fee1873bbc21b8e5d
Original commit hash: 66aaca010f548ecb4a2fe88d80031535457fe5bd

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 19e32a390acd6dbc19dc3255ca9800aae961037f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Oct 24 17:31:21 2022 +0800 
-------------------------------------------------------------------------------- 
[RPL-SBGA] Move TBT PERST GPIO init PreMem

[Issue Description]
TBT should boot earlier.

[Resolution]
Moving TBT PERST signal initialization from PostMem to PreMem,
in order to boot TBT earlier and achieve quicker boot time for the platform.
Note that TBT_RTD3_PWR_EN GPIO is already initialized in Early PreMem,
which ensures that we keep the minimal 10ms delays between both GPIO settings.

Package/Module:
AlderLakeBoardPkg/SBCVpdStructurePcd

[Impacted Platform]
RPL-SBGA

Hsd-es-id: 16017595507
Original commit date: Fri Jul 22 10:56:07 2022 +0800
Change-Id: Id8cff6861d3361b9458bcf610000569732f778d5
Original commit hash: 2bc1e79d3ce79617525a9d72f172b3ff5156fe44

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableRplSPostMem.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableRplSPreMem.dsc

================================================================================ 
Commit: e58f804c746c8a0d87cd5e3a4ca3ff28606182a2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Oct 24 17:31:19 2022 +0800 
-------------------------------------------------------------------------------- 
AMT : "System boot failure" can be seen in AMT Event Log - #2

[Issue Description]
There could be driver dependency issue and
cause query KVM status failed.

[Resolution]
Use EFI API to create protocol notify event,
which can remove driver dependency.

Package/Module:
ClientOneSiliconPkg/Amt

[Impacted Platform]
ADL, RPL

Hsd-es-id: 22015940919
Original commit date: Wed Oct 12 14:08:26 2022 +0800
Change-Id: I3a3cde815e62ac9151276a6b61dfed93db7d5939
Original commit hash: b04b31eb269c54aae5e33d5e84eb85fec2ae3dbe

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Amt/AmtInit/Dxe/AmtInitDxe.c
ClientOneSiliconPkg/IpBlock/Amt/AmtInit/Dxe/AmtInitDxe.h
ClientOneSiliconPkg/IpBlock/Amt/AmtInit/Dxe/Kvm.c
ClientOneSiliconPkg/IpBlock/Amt/AmtInit/Dxe/PetMessage.c

================================================================================ 
Commit: 9e49be86794ef044111f8cb46257c3f9ab0709ed 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Oct 24 17:31:18 2022 +0800 
-------------------------------------------------------------------------------- 
Revert "Skip power on and delay for KeemBay"

[Issue Description]
System cat error observed when run KeemBay stability test.

[Resolution]
This reverts commit 0eb0f32e15ae503d154ca7126776a76836a134de.

[Impacted Platfrom]
RPL-P, RPL-Px.

Package/Module:
AlderLakeBoardPkg/SsdtRtd3

Hsd-es-id: 15012119964
Original commit date: Wed Oct 12 09:51:18 2022 +0800
Change-Id: I3f77b5c1e3d44913438e892d3eed53a534e6a0c0
Original commit hash: 7478011f0b098bdc7ff0ab7fc2213f9428624292

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/PcieRpGenericPcieDeviceRtd3.asl

================================================================================ 
Commit: 63ef5e404cbf821fd8645745e24c4af10f89c385 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Oct 24 17:31:17 2022 +0800 
-------------------------------------------------------------------------------- 
Revert "KeemBay device specific power sequence for SX exit"

[Issue Description]
System cat error observed when run KeemBay stability test.

[Resolution]
This reverts commit fc2b657d9f073dcc627c780a6f3a39d819687cf2.

Package/Module:
AlderLakeBoardPkg/SsdtRtd3

[Impacted Platfrom]
RPL-P, RPL-Px.

Hsd-es-id: 15012119964
Original commit date: Wed Oct 12 09:49:54 2022 +0800
Change-Id: I5f45b3eebd7ace612b3e8179939981546e0da781
Original commit hash: f32360c19df6ad7bbd277f32caef21e2a4c483ec

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlPRvpRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/RplPxRvpRtd3.asl

================================================================================ 
Commit: 7cd669f4616b5f91c1b8976b437d3906bde569c6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Oct 24 17:31:16 2022 +0800 
-------------------------------------------------------------------------------- 
Update BIOS version to 3361_09

[Feature Description]
Update BIOS version to 3361_09

Package/Module:

[Impacted Platform]
Default ALL

Hsd-es-id: N/A
Original commit date: Tue Oct 11 17:08:03 2022 +0800
Change-Id: I189b433d471c4e4f156af6d79ca0450390351f33
Original commit hash: 9aa7ab33dd12e6dc59f43fc75078ba11918321be

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: c146357cba65e47a12aea53116e8bd26e95c8ac4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Oct 24 17:31:14 2022 +0800 
-------------------------------------------------------------------------------- 
AMT : "System boot failure" can be seen in AMT Event Log

[Issue Description]
System hits a watchdog timeout when stay in setup over 5 minutes.

[Resolution]
Send Asf Stop Watchdog if system uses corporate IFWI.

Package/Module:
ClientOneSiliconPkg/Amt

[Impacted Platform]
ADL, RPL

Hsd-es-id: 22015940919
Original commit date: Mon Oct 3 16:41:53 2022 +0800
Change-Id: I20225a70596c3871b1f99868f066e43607dcebbf
Original commit hash: 110ad8ea2bdcd8698745821b4565a32ba683a77b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Library/DxePolicyUpdateLib/DxeMePolicyUpdate.c
ClientOneSiliconPkg/IpBlock/Amt/AmtInit/Dxe/AmtInitDxe.c
ClientOneSiliconPkg/IpBlock/Amt/AmtInit/Dxe/AmtInitDxe.h
ClientOneSiliconPkg/IpBlock/Amt/AmtInit/Dxe/AmtInitDxe.inf
ClientOneSiliconPkg/IpBlock/Amt/AmtInit/Dxe/Kvm.c
ClientOneSiliconPkg/IpBlock/Amt/AmtInit/Dxe/PetMessage.c

================================================================================ 
Commit: ea76981ba2ac3af65e415bbf73c392c2872f042a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Oct 24 17:31:13 2022 +0800 
-------------------------------------------------------------------------------- 
Update BIOS version to 3361_08

[Feature Description]
Update BIOS version to 3361_08

Package/Module:

[Impacted Platform]
Default ALL

Hsd-es-id: N/A
Original commit date: Mon Oct 10 17:10:18 2022 +0800
Change-Id: Ic42c01818e92a76c8e0a3212c4137930ef7fc142
Original commit hash: aba64d1dd7eaab4b31620c3b90b0034ad0cc2ae9

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: f84baf75c76b470e15215d83b02e3d1bd7bdae25 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Oct 24 17:31:12 2022 +0800 
-------------------------------------------------------------------------------- 
DGPU BSoD 0x113 on system idle issue

[Feature Description]
link stuck in L2IDLEPG during RTD3 exit result in hitting BSOD

[Resolution]
set pgcbctl1.tdeisolate= 3 .
This is setting larger delay inside PCIE controller.

[Impacted Platform]
RPL P

Hsd-es-id: 15012110752
Original commit date: Mon Oct 3 12:15:32 2022 +0530
Change-Id: I1f31efa4fd20908fb79c7a4c6b6183f5721bb5e9
Original commit hash: 1c353847596cb310dc15172cb9c94698c1c1f340

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer3.c

================================================================================ 
Commit: 5cf8b32becb74473e362a8e7399859ab09bf37b5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Oct 24 17:31:11 2022 +0800 
-------------------------------------------------------------------------------- 
[RPL] Fix the DC load line value.

[Issue Description]
DC loadline value for RPL-S 65w 6+8/6+4 & 125w 6+4 is incorrect.

[Resolution]
Correct the DC loadline value for RPL-S 65w 6+8/6+4 & 125w 6+4

Package/Module:
ClientOneSiliconPkg/Fru

[Impacted Platform]
S

Hsd-es-id: 15012105956
Original commit date: Sat Oct 8 13:03:38 2022 +0800
Change-Id: Ifa7da7f02aab48fcdd0844698824aed7d0abd978
Original commit hash: 4eb468f46ef1324aa049cc2487e0af2aaafdb6b2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c

================================================================================ 
Commit: 84a9c4537ada91b8a29418484d1b0bebcba75ed4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Oct 24 17:31:09 2022 +0800 
-------------------------------------------------------------------------------- 
[RPL] Update BIOS menus text related to Psys feature

[Issue Description]
Update BIOS menus text related to Psys feature

[Resolution]
Update BIOS menus text related to Psys feature

Package/Module:

[Impacted Platform]
ALL

Hsd-es-id: 22015851681
Original commit date: Fri Sep 23 13:46:10 2022 +0800
Change-Id: I3f37b59e7afb1cd2ccdf66c5998be32c9857e2e7
Original commit hash: c837c768d94b8c1f112a45d459f4e7526b25ac26

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/CpuSetup.hfr
AlderLakePlatSamplePkg/Setup/CpuSetup.uni

================================================================================ 
Commit: e567f1428bdef571285be725df55890124c8c61d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Oct 24 17:31:08 2022 +0800 
-------------------------------------------------------------------------------- 
Add P-state reflect for PPPC Method

[Feature Description]
After using ACPI Method SPPC to set the max allowed p-state,
the Method PPPC should reflect the right p-state.

[Resolution]
Add variable PPPS to store the value set by SPPC,
then return the PPPS for PPPC Method.

Package/Module: AlderLakePlatSamplePkg\Features\Dptf\AcpiTables\ChrgParticipant.asl

[Impacted Platform]
ALL

Hsd-es-id: 22015866458
Original commit date: Mon Oct 3 10:50:38 2022 +0800
Change-Id: I17b497e8bf2ac57ab01ab3a972da7d94f8629445
Original commit hash: 6293bcd543c9d9f6140fdfa49aafd2435ec6ecb0

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Dptf/AcpiTables/ChrgParticipant.asl

================================================================================ 
Commit: 9026197146b43fa841b727206f362b3a95d2ed2f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Oct 24 17:31:06 2022 +0800 
-------------------------------------------------------------------------------- 
[RPL] Bwg2.8 changes

[Feature Description]
Bwg2.8 changes

Package/Module:
PCIe

[Impacted Platform]
ADL, RPL

Hsd-es-id: 15012074764
Original commit date: Wed Aug 17 11:09:58 2022 +0530
Change-Id: I31a191c0f66a73e2bfdb3b3582c0b4ae21969562
Original commit hash: 7a8efada37f22a392679a8dd4237994f0836ed4b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer3.c

================================================================================ 
Commit: a8b6ee84b507648ceed72de94db5c8c7c7170fd7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Oct 24 17:31:05 2022 +0800 
-------------------------------------------------------------------------------- 
[ADL][RPL] add I2S DSM function to allow configure I2S codec

[Feature Description]
Request to add I2S DSM function to allow configure I2S codec.
Customers using Everest I2S codec requires to utilize I2S SSP
configuration for 4CH TDM.

[Resolution]
1. Add I2S DSM function to allow configure I2S codec.
2. Add NHLT configuration binary for I2S codec 8336 and 8326.
3. Add knob that turns on this codec.
4. Configure gpio pins for this codec only when is enabled.

Package/Module:
AlderLakeBoardPkg/AlderLakePBoards

[Impacted Platform]
ADL, RPL

Hsd-es-id: 18022712393
Original commit date: Thu Aug 18 10:04:25 2022 +0200
Change-Id: I0e0e8736a918c8884fb8854de246510049533dd9
Original commit hash: d7f74223b79f2209dda8e35f4035766e72f8acec

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/HdaI2sCodec.asl
AlderLakeBoardPkg/AlderLakeMBoards/Library/BoardInitLib/Pei/GpioTableAdlMPostMem.h
AlderLakeBoardPkg/AlderLakeMBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakeMBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/GpioTableAdlPPostMem.h
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/GpioTableAdlSDdr4CrbPostMem.h
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
AlderLakeBoardPkg/BoardPkg.dec
AlderLakeBoardPkg/BoardPkg.fdf
AlderLakeBoardPkg/RaptorLakePBoards/Library/BoardInitLib/Pei/GpioTableRplPPostMem.h
AlderLakeBoardPkg/RaptorLakePBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/RaptorLakePBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/GpioTableRplSDdr5RvpPostMem.h
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.c
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.inf
AlderLakePlatSamplePkg/Setup/PchSetup.hfr
AlderLakePlatSamplePkg/Setup/PchSetup.uni

================================================================================ 
Commit: ee931931eeab500b5ad953c6ad20c913d5ba4579 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Oct 24 17:31:02 2022 +0800 
-------------------------------------------------------------------------------- 
[RPL HX Mini DT AEP]: 22015874629: RPL-HX mini DT AEP

[Feature Description]
Add Support for Fab2 RPL Hx Mini DT AEP

Package/Module: AlderLakeBoardPkg/

[Impacted Platform]
RPL HX Mini DT AEP

Hsd-es-id: 22015874629
Original commit date: Tue Oct 4 12:59:27 2022 +0530
Change-Id: I2ca6e371c70a94af06904283f2f12221e527ea7c
Original commit hash: d8d813a9163639c51bab7c2f2504aa81aeeaf38c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakeBoardPkg/Include/PlatformBoardId.h

================================================================================ 
Commit: 97ecb82a74bb42846465633cb59bbc72c1b830ce 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Oct 24 17:31:01 2022 +0800 
-------------------------------------------------------------------------------- 
[RPL] Update Rsvd items for all the UnusedUpdSpaceX on all UPD headers.

[Feature Description]
Update Rsvd items and it's available for multiple platforms.

Package/Module:
AlderLakeFspPkg

[Impacted Platform]
ALL

Hsd-es-id: 15011860970
Original commit date: Mon Oct 3 19:23:41 2022 +0800
Change-Id: I9d5c368d6a517401a21477ba745bb8efecf34030
Original commit hash: 4edc9b6aeb564a9c878e4babd1625afc164a4c3e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Upd/FspmUpd.dsc
AlderLakeFspPkg/Upd/FspsUpd.dsc
AlderLakeFspPkg/Upd/FsptUpd.dsc

================================================================================ 
Commit: 41ad57be127003935534787e76123054c42d1794 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Oct 24 17:30:59 2022 +0800 
-------------------------------------------------------------------------------- 
KW issue fix for for THC/QuickSPi drivers

[Issue Description]
Missing check if allocated buffer is NULL

[Resolution]
Add missing check for NULL.

Package/Module:
THC

[Impacted Platform]
ALL

Hsd-es-id: 15012080521
Original commit date: Wed Oct 5 10:55:34 2022 -0700
Change-Id: I6ff3e5cf90db047a461bad964303f4a09e113705
Original commit hash: 52ac5fb7b92d1b9533ae731bd1558de13098ecb6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Thc/QuickSpiDriver/QuickSpiHid.c
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/ThcHid.c

================================================================================ 
Commit: 060437e6db4c32dc4409799c3eec5b361d348a1b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Oct 24 17:30:58 2022 +0800 
-------------------------------------------------------------------------------- 
Skip power on and delay for KeemBay

[Feature Description]
KeemBay device require to resume from D3 state to
D0 within 250ms. During D3 and D0 state the full
card power off pin should be always high. So the
put full card power pin to high and the 100ms
delay between de-assert PERST can be removed to
support the short latency requirement.

Package/Module:
AlderLakeBoardPkg/SsdtRtd3

[Impacted Platform]
RPL-P.

Hsd-es-id: 15012086683
Original commit date: Wed Sep 28 10:50:50 2022 +0800
Change-Id: Idc2e73bdb506b4a81b912a88fe6ab372316a41fa
Original commit hash: 0eb0f32e15ae503d154ca7126776a76836a134de

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/PcieRpGenericPcieDeviceRtd3.asl

================================================================================ 
Commit: 1c15ebe69c83582b78cc1cf5db102a0e0672c802 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Oct 24 17:30:56 2022 +0800 
-------------------------------------------------------------------------------- 
KeemBay device specific power sequence for SX exit

[Feature Description]
KeemBay device need specific power sequence for SX
exit:
1. Trigger full card power off and assert PERST
2. Delay 200ms.
3. De-assert full card power off
4. Delay 120ms
5. De-assert PERST

Package/Module:
AlderLakeBoardPkg/AdlPRvpRtd3

[Impacted Platform]
RPL-P.

Hsd-es-id: 15012086686
Original commit date: Tue Oct 4 12:24:36 2022 +0800
Change-Id: Id7ef67bb5804eb17b9e33ab93eae8936a871fb56
Original commit hash: fc2b657d9f073dcc627c780a6f3a39d819687cf2

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlPRvpRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/RplPxRvpRtd3.asl

================================================================================ 
Commit: 831169dd86a3117deae30177330f0d81bf878002 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Oct 24 17:30:54 2022 +0800 
-------------------------------------------------------------------------------- 
[RPL-Refresh][HX] Add VBT setting for redesigned RVP

[Feature Description]
System BIOS shall add VBT setting for RPL Refresh redesign RVP

Package/Module: AlderLakeBoardPkg

[Impacted Platform]
RPL

Hsd-es-id: 15012064760
Original commit date: Fri Sep 30 09:24:19 2022 +0800
Change-Id: I5d21bb3703f6fa567e79051391e25430dbf83d6b
Original commit hash: 71ca757a5d3f19a994cafb75166ff11e7857e563

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/BoardSaConfigPreMem.h
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c

================================================================================ 
Commit: 6f2bfb6b3e5a29cc04400671924cc51e5ec5825a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Oct 24 17:30:53 2022 +0800 
-------------------------------------------------------------------------------- 
QuickSPI/Thc needs to support pre-OS use cases for TrackPad and TouchPanel

[Feature Description]
Quick SPI/Thc supports only Touch Panel devices and requires changes for other HID device like TouchPad
- Redefined HID parsing
- Distinguish between TouchPad/Panel/Mouse when processing Input Reports
- New Usage capblities for MOUSE/BUTTON OEMx TOUCHPAD
- Added relative Pointer support
- Skip Efi Touch Panel GUID usage when TouchPad device is detected
- Handling only reports with valid non 0 X and Y coordinates

Package/Module:
ClientOneSiliconPkg\IpBlock\Thc\QuickSpiDriver

[Impacted Platform]
RPL ADL

Hsd-es-id: 14017020972
Original commit date: Fri Jul 29 18:12:42 2022 -0700
Change-Id: Id1f2774e9ede55fb473f36b1179c0a009d3bc111
Original commit hash: f542c9deda1df329f1715e5b994e083404e39e7b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Thc/QuickSpiDriver/QuickSpiAbsPtr.c
ClientOneSiliconPkg/IpBlock/Thc/QuickSpiDriver/QuickSpiDriver.c
ClientOneSiliconPkg/IpBlock/Thc/QuickSpiDriver/QuickSpiHid.c
ClientOneSiliconPkg/IpBlock/Thc/QuickSpiDriver/QuickSpiLibPrivate.c
ClientOneSiliconPkg/IpBlock/Thc/QuickSpiDriver/QuickSpiLibPrivate.h
ClientOneSiliconPkg/IpBlock/Thc/QuickSpiDriver/QuickSpiPrivate.h
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/ThcAbsPtr.c
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/ThcDriver.c
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/ThcHid.c
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/ThcLibPrivate.c
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/ThcLibPrivate.h
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/ThcPrivate.h

================================================================================ 
Commit: 28475705ffc0386fc62d4cc5ca579ece195cb369 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Oct 24 17:30:52 2022 +0800 
-------------------------------------------------------------------------------- 
Based on Display MUX report the capability via function 0

[Issue Description]
Based on Display MUX report the capability via function 0.

[Resolution]
Based on Display MUX report the capability via function 0

Package/Module: Graphics

[Impacted Platform]
ALL

Hsd-es-id: 16018206493
Original commit date: Fri Sep 16 15:45:39 2022 +0530
Change-Id: Ib2a05dbedc732322099f2f10b6b0dda0d54c8517
Original commit hash: f6f99642ad95f3d2435d37f4b69cceb91b344b56

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Graphics/AcpiTables/IgfxDsm.asl
ClientOneSiliconPkg/SiPkg.dec
