#Build: Fabric Compiler 2022.2-SP6.4, Build 146967, Jan 31 01:39 2024
#Install: C:\pango\PDS_2022.2-SP6.4\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.22631
#Hostname: DESKTOP-FLDUJ87
Generated by Fabric Compiler (version 2022.2-SP6.4 build 146967) at Mon May 19 14:51:00 2025
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
pnr strategy configuration : 
strategy name : 0
Building architecture floorplan logic view.
Constraint check start.
Executing : def_port {led_display_seg[0]} LOC=W18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {led_display_seg[0]} LOC=W18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {led_display_seg[1]} LOC=AB24 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {led_display_seg[1]} LOC=AB24 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {led_display_seg[2]} LOC=Y21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {led_display_seg[2]} LOC=Y21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {led_display_seg[3]} LOC=V14 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {led_display_seg[3]} LOC=V14 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {led_display_seg[4]} LOC=AC24 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {led_display_seg[4]} LOC=AC24 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {led_display_seg[5]} LOC=Y22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {led_display_seg[5]} LOC=Y22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {led_display_seg[6]} LOC=T15 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {led_display_seg[6]} LOC=T15 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {led_display_seg[7]} LOC=Y26 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {led_display_seg[7]} LOC=Y26 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {led_display_sel[0]} LOC=U20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {led_display_sel[0]} LOC=U20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {led_display_sel[1]} LOC=W25 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {led_display_sel[1]} LOC=W25 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {led_display_sel[2]} LOC=T20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {led_display_sel[2]} LOC=T20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {led_display_sel[3]} LOC=Y23 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {led_display_sel[3]} LOC=Y23 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {led_display_sel[4]} LOC=W21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {led_display_sel[4]} LOC=W21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {led_display_sel[5]} LOC=U14 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {led_display_sel[5]} LOC=U14 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {led_display_sel[6]} LOC=T14 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {led_display_sel[6]} LOC=T14 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {led_display_sel[7]} LOC=V18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {led_display_sel[7]} LOC=V18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {external_clk} LOC=D18 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {external_clk} LOC=D18 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {external_rstn} LOC=C22 VCCIO=3.3 IOSTANDARD=LVCMOS33 UNUSED=TRUE
Executing : def_port {external_rstn} LOC=C22 VCCIO=3.3 IOSTANDARD=LVCMOS33 UNUSED=TRUE successfully
Constraint check end.
I: Column Clock Check open.
Read Column Clock Map.

Placement started.
Phase 1 Pre global placement started.
Mapping instance GRS_INST/grs_ccs to CCS_87_316.
Phase 1.1 1st GP placement started.
Design Utilization : 1%.
First map gop timing takes 0.38 sec
Worst slack after clock region global placement is 998131
Wirelength after clock region global placement is 1685 and checksum is B03E2734619E70F8.
1st GP placement takes 1.98 sec.

Phase 1.2 Clock placement started.
Mapping instance clkbufg_0/gopclkbufg to USCM_215_624.
Clock placement takes 0.05 sec.

Wirelength after Pre Global Placement is 1685 and checksum is B03E2734619E70F8.
Pre global placement takes 2.33 sec.

Phase 2 Global placement started.
Phase 2.1 Fixed placement started.
Placed fixed group with base inst external_clk_ibuf/opit_1 on IOLHR_16_1080.
Placed fixed group with base inst external_rstn_ibuf/opit_1 on IOLHR_16_990.
Placed fixed group with base inst led_display_seg_obuf[0]/opit_1 on IOLHR_16_66.
Placed fixed group with base inst led_display_seg_obuf[1]/opit_1 on IOLHR_16_198.
Placed fixed group with base inst led_display_seg_obuf[2]/opit_1 on IOLHR_16_126.
Placed fixed group with base inst led_display_seg_obuf[3]/opit_1 on IOLHR_16_18.
Placed fixed group with base inst led_display_seg_obuf[4]/opit_1 on IOLHR_16_192.
Placed fixed group with base inst led_display_seg_obuf[5]/opit_1 on IOLHR_16_174.
Placed fixed group with base inst led_display_seg_obuf[6]/opit_1 on IOLHR_16_54.
Placed fixed group with base inst led_display_seg_obuf[7]/opit_1 on IOLHR_16_252.
Placed fixed group with base inst led_display_sel_obuf[0]/opit_1 on IOLHR_16_114.
Placed fixed group with base inst led_display_sel_obuf[1]/opit_1 on IOLHR_16_258.
Placed fixed group with base inst led_display_sel_obuf[2]/opit_1 on IOLHR_16_120.
Placed fixed group with base inst led_display_sel_obuf[3]/opit_1 on IOLHR_16_168.
Placed fixed group with base inst led_display_sel_obuf[4]/opit_1 on IOLHR_16_132.
Placed fixed group with base inst led_display_sel_obuf[5]/opit_1 on IOLHR_16_24.
Placed fixed group with base inst led_display_sel_obuf[6]/opit_1 on IOLHR_16_60.
Placed fixed group with base inst led_display_sel_obuf[7]/opit_1 on IOLHR_16_72.
Placed fixed instance GRS_INST/grs_ccs on CCS_87_316.
Placed fixed instance clkbufg_0/gopclkbufg on USCM_215_624.
Placed fixed instance BKCL_auto_0 on BKCL_1_952.
Placed fixed instance BKCL_auto_1 on BKCL_1_34.
Fixed placement takes 0.05 sec.

Phase 2.2 Process placement started.
Process placement takes 0.00 sec.

Phase 2.3 IO placement started.
IO placement takes 0.00 sec.

Phase 2.4 2nd GP placement started.
Run super clustering :
	Initial slack 995601.
	1 iterations finished.
	Final slack 995601.
Super clustering done.
Design Utilization : 1%.
Worst slack after global placement is 998211
2nd GP placement takes 0.25 sec.

Wirelength after global placement is 1575 and checksum is 5CD024C4E07BD15A.
Global placement takes 0.30 sec.

Phase 3 Post global placement started.
Packing LUT6D started.
I: LUT6D pack result: There are 45 LUT6 in collection, pack success:0
Packing LUT6D takes 0.00 sec.
Phase 3.1 Macro cell placement started.
I: Process macros using "Greedy".
Wirelength after macro cell placement is 1575 and checksum is 5CD024C4E07BD15A.
Macro cell placement takes 0.00 sec.

Phase 3.2 3rd GP placement started.
Run super clustering :
	Initial slack 995601.
	1 iterations finished.
	Final slack 995601.
Super clustering done.
Design Utilization : 1%.
Worst slack after post global placement is 998211
3rd GP placement takes 0.22 sec.

Wirelength after post global placement is 1575 and checksum is 5CD024C4E07BD15A.
Packing LUT6D started.
I: LUT6D pack result: There are 45 LUT6 in collection, pack success:0
Packing LUT6D takes 0.00 sec.
Post global placement takes 0.22 sec.

Phase 4 Legalization started.
The average distance in LP is 0.247219.
Wirelength after legalization is 1891 and checksum is CCB68821FC994AC.
Legalization takes 0.03 sec.

Phase 5 Timing-driven detailed placement started.
Phase 5.1 Replication placement started.
Worst slack before Replication Place is 997922.
Replication placement takes 0.03 sec.

Wirelength after replication placement is 1891 and checksum is CCB68821FC994AC.
Phase 5.2 Swapping placement started.
Worst slack before detailed placement is 997922, TNS before detailed placement is 0. 
Worst slack after detailed placement is 997922, TNS after detailed placement is 0. 
Swapping placement takes 0.00 sec.

Wirelength after detailed placement is 1891 and checksum is CCB68821FC994AC.
Timing-driven detailed placement takes 0.03 sec.

Worst slack is 997922, TNS after placement is 0.
Placement done.
Total placement takes 3.00 sec.
Finished placement.

Routing started.
Building routing graph takes 2.73 sec.
Worst slack is 997922, TNS before global route is 0.
Processing design graph takes 0.69 sec.
Total memory for routing:
	216.167365 M.
Total nets for routing : 612.
Global Routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Global Routing step 1 processed 0 nets, it takes 0.00 sec.
Global Routing step 2 processed 0 nets, it takes 0.00 sec.
Global Routing step 3 processed 0 nets, it takes 0.00 sec.
Unrouted nets 0 at the end of iteration 0.
Global Routing step 4 processed 9 nets, it takes 0.03 sec.
Global routing takes 0.09 sec.
Total 625 subnets.
    forward max bucket size 103 , backward 18.
        Unrouted nets 316 at the end of iteration 0.
    route iteration 0, CPU time elapsed 0.046875 sec.
    forward max bucket size 48 , backward 16.
        Unrouted nets 234 at the end of iteration 1.
    route iteration 1, CPU time elapsed 0.046875 sec.
    forward max bucket size 35 , backward 27.
        Unrouted nets 195 at the end of iteration 2.
    route iteration 2, CPU time elapsed 0.062500 sec.
    forward max bucket size 36 , backward 25.
        Unrouted nets 188 at the end of iteration 3.
    route iteration 3, CPU time elapsed 0.031250 sec.
    forward max bucket size 26 , backward 26.
        Unrouted nets 162 at the end of iteration 4.
    route iteration 4, CPU time elapsed 0.046875 sec.
    forward max bucket size 35 , backward 23.
        Unrouted nets 133 at the end of iteration 5.
    route iteration 5, CPU time elapsed 0.000000 sec.
    forward max bucket size 45 , backward 69.
        Unrouted nets 102 at the end of iteration 6.
    route iteration 6, CPU time elapsed 0.000000 sec.
    forward max bucket size 26 , backward 47.
        Unrouted nets 70 at the end of iteration 7.
    route iteration 7, CPU time elapsed 0.000000 sec.
    forward max bucket size 25 , backward 42.
        Unrouted nets 54 at the end of iteration 8.
    route iteration 8, CPU time elapsed 0.031250 sec.
    forward max bucket size 24 , backward 28.
        Unrouted nets 28 at the end of iteration 9.
    route iteration 9, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 17.
        Unrouted nets 14 at the end of iteration 10.
    route iteration 10, CPU time elapsed 0.000000 sec.
    forward max bucket size 20 , backward 17.
        Unrouted nets 13 at the end of iteration 11.
    route iteration 11, CPU time elapsed 0.000000 sec.
    forward max bucket size 20 , backward 12.
        Unrouted nets 8 at the end of iteration 12.
    route iteration 12, CPU time elapsed 0.000000 sec.
    forward max bucket size 11 , backward 14.
        Unrouted nets 2 at the end of iteration 13.
    route iteration 13, CPU time elapsed 0.000000 sec.
    forward max bucket size 18 , backward 14.
        Unrouted nets 2 at the end of iteration 14.
    route iteration 14, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 14.
        Unrouted nets 0 at the end of iteration 15.
    route iteration 15, CPU time elapsed 0.000000 sec.
Detailed routing takes 15 iterations
I: Design net u_led_display_driver/u_led_display_selector/N105 is routed by general path.
C: Route-2036: The clock path from u_led_display_driver/u_led_display_selector/N105_inv/gateop:L6 to u_led_display_driver/u_led_display_selector/led_display_seg[3]/opit_0:CLK is routed by SRB.
Detailed routing takes 0.28 sec.
Start fix hold violation.
Build tmp routing results takes 0.00 sec.
Timing analysis takes 0.00 sec.
No hold violation.
Hold Violation Fix in router takes 0 iterations.
Fix hold violation Finished.
Hold Violation Fix in router takes 0.08 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 0.00 sec.
Used SRB routing arc is 3323.
Cleanup routing takes 0.00 sec.
Routing done.
Total routing takes 4.61 sec.


Device Utilization Summary :
+------------------------------------------------------------------------------+
| Logic Utilization           | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------------+
| Use of ADC                  | 0        | 1             | 0                  
| Use of ANALOG               | 0        | 1             | 0                  
| Use of APM                  | 0        | 240           | 0                  
| Use of BKCL                 | 2        | 6             | 34                 
| Use of CCS                  | 1        | 1             | 100                
| Use of CLMA                 | 70       | 11675         | 1                  
|   FF                        | 259      | 93400         | 1                  
|   LUT                       | 130      | 46700         | 1                  
|   LUT-FF pairs              | 27       | 46700         | 1                  
| Use of CLMS                 | 38       | 4975          | 1                  
|   FF                        | 147      | 39800         | 1                  
|   LUT                       | 61       | 19900         | 1                  
|   LUT-FF pairs              | 8        | 19900         | 1                  
|   Distributed RAM           | 0        | 19900         | 0                  
| Use of DDRPHY_CPD           | 0        | 12            | 0                  
| Use of DDRPHY_IOCLK_DIV     | 0        | 6             | 0                  
| Use of DDR_PHY              | 0        | 24            | 0                  
| Use of DRM                  | 0        | 155           | 0                  
| Use of GPLL                 | 0        | 6             | 0                  
| Use of GSEB                 | 0        | 218           | 0                  
| Use of HARD0                | 24       | 10550         | 1                  
| Use of HCKB                 | 1        | 96            | 2                  
|  HCKB dataused              | 0        | 96            | 0                  
| Use of HCKMUX_TEST          | 0        | 8             | 0                  
| Use of HSSTLP               | 0        | 2             | 0                  
| Use of IO                   | 18       | 300           | 6                  
|   IOBD                      | 10       | 144           | 7                  
|   IOBS                      | 8        | 156           | 6                  
| Use of IOCKB                | 0        | 24            | 0                  
| Use of IOCKMUX_TEST         | 0        | 6             | 0                  
| Use of IOLHR                | 18       | 300           | 6                  
| Use of KEYRAM               | 0        | 1             | 0                  
| Use of MFG_TEST             | 0        | 1             | 0                  
| Use of MRCKB                | 0        | 12            | 0                  
| Use of MRCKMUX_TEST         | 0        | 6             | 0                  
| Use of MRPOSTMUX_TEST       | 0        | 6             | 0                  
| Use of PCIE                 | 0        | 1             | 0                  
| Use of PCKMUX_TEST          | 0        | 12            | 0                  
| Use of PLLMRMUX_TEST        | 0        | 6             | 0                  
| Use of PLLREFMUX_TEST       | 0        | 6             | 0                  
| Use of PPLL                 | 0        | 6             | 0                  
| Use of PREGMUXC_TEST        | 0        | 4             | 0                  
| Use of PREGMUXLR_TEST       | 0        | 6             | 0                  
| Use of RCKB                 | 0        | 24            | 0                  
|  RCKB dataused              | 0        | 24            | 0                  
| Use of RCKMUX_TEST          | 0        | 6             | 0                  
| Use of SCANCHAIN            | 0        | 1             | 0                  
| Use of SCKMUX_TEST          | 0        | 12            | 0                  
| Use of SFB                  | 0        | 2225          | 0                  
| Use of SPAD                 | 0        | 8             | 0                  
| Use of TSERDES              | 0        | 48            | 0                  
| Use of USCM                 | 1        | 32            | 4                  
|  USCM dataused              | 0        | 32            | 0                  
| Use of USCMMUX_TEST         | 0        | 32            | 0                  
+------------------------------------------------------------------------------+

Finished routing.
Design 'led_diaplay_top' has been placed and routed successfully.
Saving design to DB.
Finished placement and routing.
Action pnr: Real time elapsed is 0h:0m:31s
Action pnr: CPU time elapsed is 0h:0m:19s
Action pnr: Process CPU time elapsed is 0h:0m:19s
Current time: Mon May 19 14:51:29 2025
Action pnr: Peak memory pool usage is 1,121 MB
