// Seed: 4076661175
module module_0 (
    input wire  id_0,
    input uwire id_1,
    input tri   id_2,
    input tri   id_3
);
  id_5 :
  assert property (@(posedge id_1) 1)
  else $display(1 + 1, 1);
  wand id_6, id_7, id_8;
  generate
    assign id_8 = 1;
  endgenerate
  wire id_9;
  wire id_10;
  wire id_11;
  wire id_12;
  wire id_13, id_14;
endmodule
module module_1 (
    input wire id_0,
    output supply1 id_1,
    output wand id_2,
    input wand id_3,
    input tri0 id_4,
    output tri0 id_5,
    output tri id_6,
    output supply1 id_7,
    output uwire id_8,
    output tri1 id_9,
    output tri1 id_10,
    output tri0 id_11,
    input supply1 id_12,
    output wor id_13,
    input tri id_14,
    input tri id_15,
    input wire id_16,
    output supply0 id_17,
    input supply1 id_18,
    output tri0 id_19,
    input wand id_20,
    input tri1 id_21,
    input wor id_22
    , id_25,
    output tri0 id_23
);
  wire id_26;
  module_0(
      id_22, id_18, id_4, id_21
  );
  assign id_17 = 1;
endmodule
