<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />
    <title>PAR_EL1</title>
    <link href="insn.css" rel="stylesheet" type="text/css" />
  </head>
  <body><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><hr /><h1 class="register-section">PAR_EL1, Physical Address Register</h1><p>The PAR_EL1 characteristics are:</p><h2>Purpose</h2>
          <p>Returns the output address (OA) from an Address translation instruction that executed successfully, or fault information if the instruction did not execute successfully.</p>
        <p>This 
        register
       is part of the Address translation instructions functional group.</p><h2>Configuration</h2><p>AArch64 System register PAR_EL1
                is architecturally mapped to
              AArch32 System register <a href="AArch32-par.html">PAR</a>.
          </p><p>
                RW fields in this register reset to architecturally <span class="arm-defined-word">UNKNOWN</span> values.
              </p><h2>Attributes</h2>
          <p>PAR_EL1 is a 64-bit register.</p>
        <h2>Field descriptions</h2><p>The PAR_EL1 bit assignments are:</p><h3>For all register layouts:</h3><h4 id="F">F, bit [0]
              </h4>
              <p>Indicates whether the instruction performed a successful address translation.</p>
            <table class="valuetable"><tr><th>F</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>Address translation completed successfully.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>Address translation aborted.</p>
                </td></tr></table><h3>When PAR_EL1.F==0:</h3><table class="regdiagram"><thead><tr><td>63</td><td>62</td><td>61</td><td>60</td><td>59</td><td>58</td><td>57</td><td>56</td><td>55</td><td>54</td><td>53</td><td>52</td><td>51</td><td>50</td><td>49</td><td>48</td><td>47</td><td>46</td><td>45</td><td>44</td><td>43</td><td>42</td><td>41</td><td>40</td><td>39</td><td>38</td><td>37</td><td>36</td><td>35</td><td>34</td><td>33</td><td>32</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="8"><a href="#PAR_EL1.F0_ATTR">ATTR</a></td><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="16"><a href="#PAR_EL1.F0_PA">PA</a></td></tr><tr class="firstrow"><td class="lr" colspan="20"><a href="#PAR_EL1.F0_PA">PA</a></td><td class="lr">1</td><td class="lr" colspan="1"><a href="#PAR_EL1.F0_IMP DEF">IMP DEF</a></td><td class="lr" colspan="1"><a href="#PAR_EL1.F0_NS">NS</a></td><td class="lr" colspan="2"><a href="#PAR_EL1.F0_SH">SH</a></td><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="1"><a href="#PAR_EL1.F0_F">F</a></td></tr></tbody><tfoot><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></tfoot></table><div class="text_before_fields">
            <p>This section describes the register value returned by the successful execution of an Address translation instruction. Software might subsequently write a different value to the register, and that write does not affect the operation of the PE.</p>
            <p>On a successful conversion, the PAR_EL1 can return a value that indicates the resulting attributes, rather than the values that appear in the translation table descriptors. More precisely:</p>
            <ul>
              <li>
                The ATTR and SH fields are permitted to report the resulting attributes, as determined by any permitted implementation choices and any applicable configuration bits, instead of reporting the values that appear in the translation table descriptors.
              </li>
              <li>
                See the NS bit description for constraints on the value it returns.
              </li>
            </ul>
          </div><h4 id="PAR_EL1.F0_ATTR">ATTR, bits [63:56]
                  </h4>
              <p>Memory attributes for the returned output address. This field uses the same encoding as the Attr&lt;n&gt; fields in <a href="AArch64-mair_el1.html">MAIR_EL1</a>, <a href="AArch64-mair_el2.html">MAIR_EL2</a>, and <a href="AArch64-mair_el3.html">MAIR_EL3</a>.</p>
            
              <p>The value returned in this field can be the resulting attribute, as determined by any permitted implementation choices and any applicable configuration bits, instead of the value that appears in the translation table descriptor.</p>
            <h4 id="PAR_EL1.F0_0">
                Bits [55:48]
              </h4>
              <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
            <h4 id="PAR_EL1.F0_PA">PA, bits [47:12]
                  </h4>
              <p>Output address. The output address (OA) corresponding to the supplied input address. This field returns address bits[47:12].</p>
            
              <p>For implementations that implement fewer than 48 bits of physical address, the upper bits of this field, corresponding to address bits that are not implemented, are <span class="arm-defined-word">RES0</span>.</p>
            <h4 id="PAR_EL1.F0_1">
                Bit [11]
              </h4>
              <p>Reserved, <span class="arm-defined-word">RES1</span>.</p>
            <h4 id="PAR_EL1.F0_IMP DEF">IMP DEF, bit [10]
              </h4>
              <p><span class="arm-defined-word">IMPLEMENTATION DEFINED</span>.</p>
            <h4 id="PAR_EL1.F0_NS">NS, bit [9]
              </h4>
              <p>Non-secure. The NS attribute for a translation table entry from a Secure translation regime.</p>
            
              <p>For a result from a Secure translation regime, this bit reflects the Security state of the physical address space of the translation. This means it reflects the effect of the NSTable bits of earlier levels of the translation table walk if those NSTable bits have an effect on the translation.</p>
            
              <p>For a result from a Non-secure translation regime, this bit is <span class="arm-defined-word">UNKNOWN</span>.</p>
            <h4 id="PAR_EL1.F0_SH">SH, bits [8:7]
                  </h4>
              <p>Shareability attribute, for the returned output address. Permitted values are:</p>
            <table class="valuetable"><tr><th>SH</th><th>Meaning</th></tr><tr><td class="bitfield">00</td><td>
                  <p>Non-shareable.</p>
                </td></tr><tr><td class="bitfield">10</td><td>
                  <p>Outer Shareable.</p>
                </td></tr><tr><td class="bitfield">11</td><td>
                  <p>Inner Shareable.</p>
                </td></tr></table>
              <p>The value <span class="binarynumber">01</span> is reserved.</p>
            
              <div class="note"><span class="note-header">Note</span>
                <p>This field returns the value <span class="binarynumber">10</span> for:</p>
                <ul>
                  <li>
                    Any type of Device memory.
                  </li>
                  <li>
                    Normal memory with both Inner Non-cacheable and Outer Non-cacheable attributes.
                  </li>
                </ul>
              </div>
            
              <p>The value returned in this field can be the resulting attribute, as determined by any permitted implementation choices and any applicable configuration bits, instead of the value that appears in the translation table descriptor.</p>
            <h4 id="PAR_EL1.F0_0">
                Bits [6:1]
              </h4>
              <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
            <h4 id="PAR_EL1.F0_F">F, bit [0]
              </h4>
              <p>Indicates whether the instruction performed a successful address translation.</p>
            <table class="valuetable"><tr><th>F</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>Address translation completed successfully.</p>
                </td></tr></table><h3>When PAR_EL1.F==1:</h3><table class="regdiagram"><thead><tr><td>63</td><td>62</td><td>61</td><td>60</td><td>59</td><td>58</td><td>57</td><td>56</td><td>55</td><td>54</td><td>53</td><td>52</td><td>51</td><td>50</td><td>49</td><td>48</td><td>47</td><td>46</td><td>45</td><td>44</td><td>43</td><td>42</td><td>41</td><td>40</td><td>39</td><td>38</td><td>37</td><td>36</td><td>35</td><td>34</td><td>33</td><td>32</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="8"><a href="#PAR_EL1.F1_IMP DEF">IMP DEF</a></td><td class="lr" colspan="4"><a href="#PAR_EL1.F1_IMP DEF">IMP DEF</a></td><td class="lr" colspan="4"><a href="#PAR_EL1.F1_IMP DEF">IMP DEF</a></td><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td></tr><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">1</td><td class="lr">0</td><td class="lr" colspan="1"><a href="#PAR_EL1.F1_S">S</a></td><td class="lr" colspan="1"><a href="#PAR_EL1.F1_PTW">PTW</a></td><td class="lr">0</td><td class="lr" colspan="6"><a href="#PAR_EL1.F1_FST">FST</a></td><td class="lr" colspan="1"><a href="#PAR_EL1.F1_F">F</a></td></tr></tbody><tfoot><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></tfoot></table><div class="text_before_fields">
            <p>This section describes the register value returned by a fault on the execution of an Address translation instruction. Software might subsequently write a different value to the register, and that write does not affect the operation of the PE.</p>
          </div><h4 id="PAR_EL1.F1_IMP DEF">IMP DEF, bits [63:56]
                  </h4>
              <p><span class="arm-defined-word">IMPLEMENTATION DEFINED</span>.</p>
            <h4 id="PAR_EL1.F1_IMP DEF">IMP DEF, bits [55:52]
                  </h4>
              <p><span class="arm-defined-word">IMPLEMENTATION DEFINED</span>.</p>
            <h4 id="PAR_EL1.F1_IMP DEF">IMP DEF, bits [51:48]
                  </h4>
              <p><span class="arm-defined-word">IMPLEMENTATION DEFINED</span>.</p>
            <h4 id="PAR_EL1.F1_0">
                Bits [47:12]
              </h4>
              <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
            <h4 id="PAR_EL1.F1_1">
                Bit [11]
              </h4>
              <p>Reserved, <span class="arm-defined-word">RES1</span>.</p>
            <h4 id="PAR_EL1.F1_0">
                Bit [10]
              </h4>
              <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
            <h4 id="PAR_EL1.F1_S">S, bit [9]
              </h4>
              <p>Indicates the translation stage at which the translation aborted:</p>
            <table class="valuetable"><tr><th>S</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>Translation aborted because of a fault in the stage 1 translation.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>Translation aborted because of a fault in the stage 2 translation.</p>
                </td></tr></table><h4 id="PAR_EL1.F1_PTW">PTW, bit [8]
              </h4>
              <p>If this bit is set to 1, it indicates the translation aborted because of a stage 2 fault during a stage 1 translation table walk.</p>
            <h4 id="PAR_EL1.F1_0">
                Bit [7]
              </h4>
              <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
            <h4 id="PAR_EL1.F1_FST">FST, bits [6:1]
                  </h4>
              <p>Fault status code, as shown in the Data Abort ESR encoding.</p>
            <h4 id="PAR_EL1.F1_F">F, bit [0]
              </h4>
              <p>Indicates whether the instruction performed a successful address translation.</p>
            <table class="valuetable"><tr><th>F</th><th>Meaning</th></tr><tr><td class="bitfield">1</td><td>
                  <p>Address translation aborted.</p>
                </td></tr></table><div class="access_mechanisms"><h2>Accessing the PAR_EL1</h2><div class="access_instructions"><div class="access_instruction"><p>This register can be read using MRS with the following syntax:</p><p class="asm-code">MRS  &lt;Xt&gt;, &lt;systemreg&gt;</p></div><div class="access_instruction"><p>This register can be written using MSR (register) with the following syntax:</p><p class="asm-code">MSR  &lt;systemreg&gt;, &lt;Xt&gt;</p></div><p>This syntax uses the following encoding in the System instruction encoding space:</p><table class="access_instructions"><tr><th rowspan="1">
        &lt;systemreg&gt;
      </th><th>op0</th><th>op1</th><th>CRn</th><th>CRm</th><th>op2</th></tr><tr><td>PAR_EL1</td><td>11</td><td>000</td><td>0111</td><td>0100</td><td>000</td></tr></table></div><h3>Accessibility</h3><p>The register is accessible as follows:</p><table class="accessibility"><tr><th class="accessibility_control" colspan="3">
            Control
          </th><th colspan="4">
          Accessibility
        </th></tr><tr><th class="accessibility_control">E2H</th><th class="accessibility_control">TGE</th><th class="accessibility_control">NS</th><th>EL0</th><th>EL1</th><th>EL2</th><th>EL3</th></tr><tr><td class="accessibility_control">x</td><td class="accessibility_control">x</td><td class="accessibility_control">0</td><td>
        -
      </td><td>RW</td><td>
        n/a
      </td><td>RW</td></tr><tr><td class="accessibility_control">x</td><td class="accessibility_control">0</td><td class="accessibility_control">1</td><td>
        -
      </td><td>RW</td><td>RW</td><td>RW</td></tr><tr><td class="accessibility_control">x</td><td class="accessibility_control">1</td><td class="accessibility_control">1</td><td>
        -
      </td><td>
        n/a
      </td><td>RW</td><td>RW</td></tr></table><p><p>This table applies to all instructions that can access this register.</p></p></div><br /><br /><hr /><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><p class="versions">24/03/2017 16:41</p><p class="copyconf">Copyright Â© 2010-2017 ARM Limited or its affiliates. All rights reserved. This document is Confidential.</p></body>
</html>
