Info: [VCS_SAVE_RESTORE_INFO] ASLR (Address Space Layout Randomization) is detected on the machine. To enable $save functionality, ASLR will be switched off and simv re-executed.
Please use '-no_save' simv switch to avoid this.

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version V-2023.12-SP5 for linux64 - Jul 16, 2024 

                    Copyright (c) 1988 - 2024 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
Initializing...
Current time:       Mon Nov 11 16:30:50 2024
Hostname:           caen-vnc-mi12.engin.umich.edu
CPU Model:          Intel(R) Xeon(R) Platinum 8358 CPU @ 2.60GHz
CPU Details:        Cores = 9 : Sockets = 17 : Cache Size = 49152 KB : Freq = 2.59 GHz
OS:                 Linux 4.18.0-553.16.1.el8_10.x86_64
RAM:                 17 GB (Free   1 GB)
Swap:                 8 GB (Free   7 GB)
Work Filesystem:    /home/ksnl mounted to //engin-labs.m.storage.umich.edu/engin-labs-linux/ksnl/dotfiles
Tmp Filesystem:     /tmp mounted to /dev/mapper/vg1-lv_tmp
Work Disk:          71250 GB (Free 12641 GB)
Tmp Disk:            29 GB (Free  29 GB)

CPU Load: 21%, Ram Free: 1 GB, Swap Free: 7 GB, Work Disk Free: 12641 GB, Tmp Disk Free: 29 GB
###############################
#                             #
# Create By Yufan Yue 2023.10 #
#                             #
###############################
set COURSE_NAME $::env(MK_COURSE_NAME)
EECS598-002
puts "\[$COURSE_NAME\] Running script [info script]\n"
[EECS598-002] Running script /home/ksnl/eecs598/final-project/mimo-ofdm/scripts/synth.tcl

set PDK_PATH $::env(SAED32_PATH)
Error: can't read "::env(SAED32_PATH)": no such variable
	Use error_info for more info. (CMD-013)
puts "PDK path at $PDK_PATH"
Error: can't read "PDK_PATH": no such variable
	Use error_info for more info. (CMD-013)
set DESIGN_NAME $::env(MK_DESIGN_NAME)
fp_mul
set RTL_SOURCE_FILES  [glob -nocomplain src/*.v	src/*.sv src/*.vh src/*.svh]
src/dc_top.sv src/fp_mul.sv src/delay.sv
set NETLIST_FILES ""
set DESIGN_DEFINES ""
set DESIGN_PATH          "[pwd]"
/home/ksnl/eecs598/final-project/mimo-ofdm
set REPORTS_DIR "${DESIGN_PATH}/reports"
/home/ksnl/eecs598/final-project/mimo-ofdm/reports
set RESULTS_DIR "${DESIGN_PATH}/syn"
/home/ksnl/eecs598/final-project/mimo-ofdm/syn
set CONSTRAINTS_FILE "${DESIGN_PATH}/scripts/constraints.tcl"
/home/ksnl/eecs598/final-project/mimo-ofdm/scripts/constraints.tcl
set USE_NUM_CORES $::env(MK_USE_NUM_CORES)
Error: can't read "::env(MK_USE_NUM_CORES)": no such variable
	Use error_info for more info. (CMD-013)
set ADDITIONAL_SEARCH_PATH ""
set MEM_SUFFIX $::env(MK_MEM_SUFFIX)
Error: can't read "::env(MK_MEM_SUFFIX)": no such variable
	Use error_info for more info. (CMD-013)
##########################################################################################
# Library Setup Variables
##########################################################################################
#  Target technology logical libraries
# set MAX_LIBRARY_SET               [glob -nocomplain "${PDK_PATH}/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95v125c.db"]
set TYP_LIBRARY_SET               [glob -nocomplain "${PDK_PATH}/lib/stdcell_rvt/db_ccs/saed32rvt_tt1p05v25c.db"]
Error: can't read "PDK_PATH": no such variable
	Use error_info for more info. (CMD-013)
# set MIN_LIBRARY_SET               [glob -nocomplain "${PDK_PATH}/lib/stdcell_rvt/db_ccs/saed32rvt_ff1p16vn40c.db"]
set corner_case "typ"
typ
set TARGET_LIBRARY_FILES        ${TYP_LIBRARY_SET}
Error: can't read "TYP_LIBRARY_SET": no such variable
	Use error_info for more info. (CMD-013)
set ADDITIONAL_LINK_LIB_FILES   "[glob -nocomplain ${DESIGN_PATH}/memory/db/*_${MEM_SUFFIX}_ccs.db]
                                   [glob -nocomplain ${DESIGN_PATH}/blocks/*/export/*.db]"
Error: can't read "MEM_SUFFIX": no such variable
	Use error_info for more info. (CMD-013)
set_app_var sh_new_variable_message false
false
#################################################################################
# Design Compiler Setup Variables
#################################################################################
set_host_options -max_cores [expr min(6, ${USE_NUM_CORES})]
Error: can't read "USE_NUM_CORES": no such variable
	Use error_info for more info. (CMD-013)
if { ! [file exists $REPORTS_DIR] } { file mkdir ${REPORTS_DIR} }
if { ! [file exists $RESULTS_DIR] } { file mkdir ${RESULTS_DIR} }
#################################################################################
# Search Path Setup
#
# Set up the search path to find the libraries and design files.
#################################################################################
set_app_var search_path ". ${ADDITIONAL_SEARCH_PATH} $search_path"
.  . /usr/caen/synopsys-synth-2023.12-SP5/libraries/syn /usr/caen/synopsys-synth-2023.12-SP5/dw/syn_ver /usr/caen/synopsys-synth-2023.12-SP5/dw/sim_ver
#################################################################################
# Library Setup
#
# This section is designed to work with the settings from common_setup.tcl
# without any additional modification.
#################################################################################
set_app_var target_library ${TARGET_LIBRARY_FILES}
Error: can't read "TARGET_LIBRARY_FILES": no such variable
	Use error_info for more info. (CMD-013)
set_app_var synthetic_library dw_foundation.sldb
dw_foundation.sldb
set_app_var link_library "* $target_library $ADDITIONAL_LINK_LIB_FILES $synthetic_library"
Error: can't read "ADDITIONAL_LINK_LIB_FILES": no such variable
	Use error_info for more info. (CMD-013)
check_library > ${REPORTS_DIR}/${DESIGN_NAME}.check_library.rpt
#################################################################################
# Read in the RTL Design
#
# Read in the RTL source files or read in the elaborated design (.ddc).
#################################################################################
if { ! [file exists ${DESIGN_NAME}_dclib] } { file mkdir ${DESIGN_NAME}_dclib }
define_design_lib WORK -path ${DESIGN_PATH}/${DESIGN_NAME}_dclib
1
if { [llength $NETLIST_FILES] > 0} { read_verilog -netlist $NETLIST_FILES }
if { ![analyze -define ${DESIGN_DEFINES} -f sverilog $RTL_SOURCE_FILES] } { exit 1 }
Running PRESTO HDLC
Compiling source file ./src/dc_top.sv
Compiling source file ./src/fp_mul.sv
Compiling source file ./src/delay.sv
Presto compilation completed successfully.
Warning: Can't read link_library file 'your_library.db'. (UID-3)
elaborate ${DESIGN_NAME}
Loading db file '/usr/caen/synopsys-synth-2023.12-SP5/libraries/syn/gtech.db'
Loading db file '/usr/caen/synopsys-synth-2023.12-SP5/libraries/syn/standard.sldb'
  Loading link library 'gtech'
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Running PRESTO HDLC

Inferred memory devices in process
	in routine fp_mul line 45 in file
		'./src/fp_mul.sv'.
=================================================================================
|     Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=================================================================================
| out_valid_stage_1_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   idataA_sig_ff_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   idataA_exp_ff_reg   | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|   idataA_mat_ff_reg   | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
|   idataB_sig_ff_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   idataB_exp_ff_reg   | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|   idataB_mat_ff_reg   | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
=================================================================================

Inferred memory devices in process
	in routine fp_mul line 71 in file
		'./src/fp_mul.sv'.
=================================================================================
|     Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=================================================================================
| out_valid_stage_2_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  product_sig_ff_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  product_exp_ff_reg   | Flip-flop |   9   |  Y  | N  | N  | N  | N  | N  | N  |
|  product_mat_ff_reg   | Flip-flop |  25   |  Y  | N  | N  | N  | N  | N  | N  |
=================================================================================

Inferred memory devices in process
	in routine fp_mul line 91 in file
		'./src/fp_mul.sv'.
=================================================================================
|     Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=================================================================================
| out_valid_stage_3_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   odata_sig_ff_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   odata_exp_ff_reg    | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|   odata_mat_ff_reg    | Flip-flop |  23   |  Y  | N  | N  | N  | N  | N  | N  |
=================================================================================
Presto compilation completed successfully. (fp_mul)
Loading db file '/usr/caen/synopsys-synth-2023.12-SP5/libraries/syn/dw_foundation.sldb'
Elaborated 1 design.
Current design is now 'fp_mul'.
Warning: Can't read link_library file 'your_library.db'. (UID-3)
1
check_design -multiple_designs
 
****************************************
check_design summary:
Version:     V-2023.12-SP5
Date:        Mon Nov 11 16:30:50 2024
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Cells                                                               2
    Cells do not drive (LINT-1)                                     2
--------------------------------------------------------------------------------

Warning: In design 'fp_mul', cell 'B_3' does not drive any nets. (LINT-1)
Warning: In design 'fp_mul', cell 'B_4' does not drive any nets. (LINT-1)
1
current_design ${DESIGN_NAME}
Current design is 'fp_mul'.
{fp_mul}
link
Warning: Can't read link_library file 'your_library.db'. (UID-3)

  Linking design 'fp_mul'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  fp_mul                      /home/ksnl/eecs598/final-project/mimo-ofdm/fp_mul.db

1
puts "\[$COURSE_NAME\] Sourcing script file [which ${CONSTRAINTS_FILE}]\n"
[EECS598-002] Sourcing script file /home/ksnl/eecs598/final-project/mimo-ofdm/scripts/constraints.tcl

source -echo -verbose ${CONSTRAINTS_FILE}
set_max_transition 0.150 ${DESIGN_NAME}
1
set_input_transition 0.080 [all_inputs]
1
set_max_transition 0.080 [all_outputs]
1
set clock_period 9.8
9.8
set clock_uncertainty [expr $clock_period * 0.10]
0.98
set clock_transition 0.080
0.080
set clock_latency 0.1
0.1
create_clock -name core_clk -period $clock_period [get_ports clk]
1
set_clock_uncertainty $clock_uncertainty [get_clocks core_clk]
1
set_clock_transition $clock_transition [get_clocks core_clk]
1
set_clock_latency $clock_latency [get_clocks core_clk]
1
set_load 0.3 [all_outputs]
1
set_driving_cell -no_design_rule -lib_cell NBUFFX4_RVT [all_inputs]
Error: Cannot find the specified driving cell in memory.   (UID-993)
0
set_input_delay -max [expr $clock_period * 0.2] [get_ports -filter "direction == in" a*] -clock core_clk
Error: Value for list 'port_pin_list' must have 1 elements. (CMD-036)
0
set_input_delay -min [expr $clock_period * 0.1] [get_ports -filter "direction == in" a*] -clock core_clk
Error: Value for list 'port_pin_list' must have 1 elements. (CMD-036)
0
set_input_delay -max [expr $clock_period * 0.2] [get_ports -filter "direction == in" b*] -clock core_clk
Error: Value for list 'port_pin_list' must have 1 elements. (CMD-036)
0
set_input_delay -min [expr $clock_period * 0.1] [get_ports -filter "direction == in" b*] -clock core_clk
Error: Value for list 'port_pin_list' must have 1 elements. (CMD-036)
0
set_output_delay -max [expr $clock_period * 0.5] [get_ports -filter "direction == out" c*] -clock core_clk
Error: Value for list 'port_pin_list' must have 1 elements. (CMD-036)
0
set_output_delay -min [expr $clock_period * 0.4] [get_ports -filter "direction == out" c*] -clock core_clk
Error: Value for list 'port_pin_list' must have 1 elements. (CMD-036)
0
set_output_delay -max [expr $clock_period * 0.3] [get_ports -filter "direction == out" mo*] -clock core_clk
Error: Value for list 'port_pin_list' must have 1 elements. (CMD-036)
0
set_output_delay -min [expr $clock_period * 0.2] [get_ports -filter "direction == out" mo*] -clock core_clk
Error: Value for list 'port_pin_list' must have 1 elements. (CMD-036)
0
set_false_path -from [get_ports -filter "direction == in" rst]
Error: Value for list '-from' must have 1 elements. (CMD-036)
0
0
redirect -tee ${REPORTS_DIR}/${DESIGN_NAME}.check_timing.rpt {check_timing}
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Warning: The following synthetic libraries should be added to 
	the list of link libraries: 
	'dw_foundation.sldb'. (UISN-26)
Error: Could not read the following target libraries:
your_library.db 
 (UIO-3)
Information: Checking out the license 'DesignWare'. (SEC-104)
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Information: Updating design information... (UID-85)
Warning: Design 'fp_mul' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)

Information: Checking generated_clocks...

Information: Checking loops...

Information: Checking no_input_delay...
Warning: The following input ports have no clock_relative delay specified, the command set_input_delay without -clock option will be ignored. (TIM-216)
--------------------
reset
enable
idataA[31]
idataA[30]
idataA[29]
idataA[28]
idataA[27]
idataA[26]
idataA[25]
idataA[24]
idataA[23]
idataA[22]
idataA[21]
idataA[20]
idataA[19]
idataA[18]
idataA[17]
idataA[16]
idataA[15]
idataA[14]
idataA[13]
idataA[12]
idataA[11]
idataA[10]
idataA[9]
idataA[8]
idataA[7]
idataA[6]
idataA[5]
idataA[4]
idataA[3]
idataA[2]
idataA[1]
idataA[0]
idataB[31]
idataB[30]
idataB[29]
idataB[28]
idataB[27]
idataB[26]
idataB[25]
idataB[24]
idataB[23]
idataB[22]
idataB[21]
idataB[20]
idataB[19]
idataB[18]
idataB[17]
idataB[16]
idataB[15]
idataB[14]
idataB[13]
idataB[12]
idataB[11]
idataB[10]
idataB[9]
idataB[8]
idataB[7]
idataB[6]
idataB[5]
idataB[4]
idataB[3]
idataB[2]
idataB[1]
idataB[0]

Information: Checking unconstrained_endpoints...

Warning: The following end-points are not constrained for maximum delay.

End point
---------------
idataA_exp_ff_reg[0]/next_state
idataA_exp_ff_reg[1]/next_state
idataA_exp_ff_reg[2]/next_state
idataA_exp_ff_reg[3]/next_state
idataA_exp_ff_reg[4]/next_state
idataA_exp_ff_reg[5]/next_state
idataA_exp_ff_reg[6]/next_state
idataA_exp_ff_reg[7]/next_state
idataA_mat_ff_reg[0]/next_state
idataA_mat_ff_reg[1]/next_state
idataA_mat_ff_reg[2]/next_state
idataA_mat_ff_reg[3]/next_state
idataA_mat_ff_reg[4]/next_state
idataA_mat_ff_reg[5]/next_state
idataA_mat_ff_reg[6]/next_state
idataA_mat_ff_reg[7]/next_state
idataA_mat_ff_reg[8]/next_state
idataA_mat_ff_reg[9]/next_state
idataA_mat_ff_reg[10]/next_state
idataA_mat_ff_reg[11]/next_state
idataA_mat_ff_reg[12]/next_state
idataA_mat_ff_reg[13]/next_state
idataA_mat_ff_reg[14]/next_state
idataA_mat_ff_reg[15]/next_state
idataA_mat_ff_reg[16]/next_state
idataA_mat_ff_reg[17]/next_state
idataA_mat_ff_reg[18]/next_state
idataA_mat_ff_reg[19]/next_state
idataA_mat_ff_reg[20]/next_state
idataA_mat_ff_reg[21]/next_state
idataA_mat_ff_reg[22]/next_state
idataA_mat_ff_reg[23]/next_state
idataA_sig_ff_reg/next_state
idataB_exp_ff_reg[0]/next_state
idataB_exp_ff_reg[1]/next_state
idataB_exp_ff_reg[2]/next_state
idataB_exp_ff_reg[3]/next_state
idataB_exp_ff_reg[4]/next_state
idataB_exp_ff_reg[5]/next_state
idataB_exp_ff_reg[6]/next_state
idataB_exp_ff_reg[7]/next_state
idataB_mat_ff_reg[0]/next_state
idataB_mat_ff_reg[1]/next_state
idataB_mat_ff_reg[2]/next_state
idataB_mat_ff_reg[3]/next_state
idataB_mat_ff_reg[4]/next_state
idataB_mat_ff_reg[5]/next_state
idataB_mat_ff_reg[6]/next_state
idataB_mat_ff_reg[7]/next_state
idataB_mat_ff_reg[8]/next_state
idataB_mat_ff_reg[9]/next_state
idataB_mat_ff_reg[10]/next_state
idataB_mat_ff_reg[11]/next_state
idataB_mat_ff_reg[12]/next_state
idataB_mat_ff_reg[13]/next_state
idataB_mat_ff_reg[14]/next_state
idataB_mat_ff_reg[15]/next_state
idataB_mat_ff_reg[16]/next_state
idataB_mat_ff_reg[17]/next_state
idataB_mat_ff_reg[18]/next_state
idataB_mat_ff_reg[19]/next_state
idataB_mat_ff_reg[20]/next_state
idataB_mat_ff_reg[21]/next_state
idataB_mat_ff_reg[22]/next_state
idataB_mat_ff_reg[23]/next_state
idataB_sig_ff_reg/next_state
odata[0]
odata[1]
odata[2]
odata[3]
odata[4]
odata[5]
odata[6]
odata[7]
odata[8]
odata[9]
odata[10]
odata[11]
odata[12]
odata[13]
odata[14]
odata[15]
odata[16]
odata[17]
odata[18]
odata[19]
odata[20]
odata[21]
odata[22]
odata[23]
odata[24]
odata[25]
odata[26]
odata[27]
odata[28]
odata[29]
odata[30]
odata[31]
out_valid
out_valid_stage_1_reg/next_state

Information: Checking pulse_clock_cell_type...

Information: Checking no_driving_cell...

Information: Checking partial_input_delay...
1
#################################################################################
# Create Default Path Groups
#
# Separating these paths can help improve optimization.
# Remove these path group settings if user path groups have already been defined.
#################################################################################
set ports_clock_root [filter_collection [get_attribute [get_clocks] sources] object_class==port]
{clk}
group_path -name REGOUT -to [all_outputs]
1
group_path -name REGIN -from [remove_from_collection [all_inputs] ${ports_clock_root}]
1
group_path -name FEEDTHROUGH -from [remove_from_collection [all_inputs] ${ports_clock_root}] -to [all_outputs]
1
#################################################################################
# Apply Additional Optimization Constraints
#################################################################################
# Replace special characters with non-special ones before writing out the synthesized netlist.
# For example \bus[5] -> bus_5_
set_app_var verilogout_no_tri true
true
# Prevent assignment statements in the Verilog netlist.
set_fix_multiple_port_nets -all -buffer_constants
1
#################################################################################
# Check for Design Problems
#################################################################################
check_design -summary
 
****************************************
check_design summary:
Version:     V-2023.12-SP5
Date:        Mon Nov 11 16:30:51 2024
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Cells                                                               2
    Cells do not drive (LINT-1)                                     2

Nets                                                               23
    Unloaded nets (LINT-2)                                         23
--------------------------------------------------------------------------------

Information: Use the 'check_design' command for 
	 more information about warnings. (LINT-98)

1
check_design > ${REPORTS_DIR}/${DESIGN_NAME}.check_design.rpt
set_app_var compile_ultra_ungroup_dw true
true
ungroup -all -flatten
Warning: Design has no hierarchy.  No cells can be ungrouped. (UID-228)
0
# append compile_ultra_options " -no_autoungroup"
# puts "Information: Starting compile_ultra with the following flags: $compile_ultra_options"
# compile_ultra $compile_ultra_options
compile_ultra
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Warning: The following synthetic libraries should be added to 
	the list of link libraries: 
	'dw_foundation.sldb'. (UISN-26)
Information: Performing leakage power optimization. (PWR-850)
CPU Load: 21%, Ram Free: 1 GB, Swap Free: 7 GB, Work Disk Free: 12641 GB, Tmp Disk Free: 29 GB
Error: Could not read the following target libraries:
your_library.db 
 (UIO-3)
Error: Could not read the following target libraries:
your_library.db 
 (UIO-3)
Error: No target library found. (OPT-1312)
0
optimize_netlist -area
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Warning: The following synthetic libraries should be added to 
	the list of link libraries: 
	'dw_foundation.sldb'. (UISN-26)
Information: Performing leakage power optimization. (PWR-850)
CPU Load: 21%, Ram Free: 1 GB, Swap Free: 7 GB, Work Disk Free: 12641 GB, Tmp Disk Free: 29 GB
Error: Could not read the following target libraries:
your_library.db 
 (UIO-3)
Error: Could not read the following target libraries:
your_library.db 
 (UIO-3)
Error: No target library found. (OPT-1312)
1
#################################################################################
# Write Out Final Design and Reports
#
#        .ddc:   Recommended binary format used for subsequent Design Compiler sessions
#        .v  :   Verilog netlist for ASCII flow (Formality, PrimeTime, VCS)
#       .spef:   Topographical mode parasitics for PrimeTime
#        .sdf:   SDF backannotated topographical mode timing for PrimeTime
#        .sdc:   SDC constraints for ASCII flow
#
#################################################################################
# If this will be a sub-block in a hierarchical design, uniquify the block
# unique names to avoid name collisions when integrating the design at the
# toplevel
set uniquify_naming_style "${DESIGN_NAME}_%s_%d"
fp_mul_%s_%d
uniquify -force
1
# Use naming rules to preserve structs
define_name_rules verilog -preserve_struct_ports -case_insensitive
1
report_names -rules verilog > ${REPORTS_DIR}/${DESIGN_NAME}.name_change.rpt
change_names -rules verilog -hierarchy
1
#################################################################################
# Write out Design
#################################################################################
write -format verilog -hierarchy -output ${RESULTS_DIR}/${DESIGN_NAME}.mapped.v
Writing verilog file '/home/ksnl/eecs598/final-project/mimo-ofdm/syn/fp_mul.mapped.v'.
Warning: Module fp_mul contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
1
write -format svsim              -output ${RESULTS_DIR}/${DESIGN_NAME}.mapped.svsim
Writing svsim file '/home/ksnl/eecs598/final-project/mimo-ofdm/syn/fp_mul.mapped.svsim'.
1
write -format ddc     -hierarchy -output ${RESULTS_DIR}/${DESIGN_NAME}.mapped.ddc
Writing ddc file '/home/ksnl/eecs598/final-project/mimo-ofdm/syn/fp_mul.mapped.ddc'.
1
#################################################################################
# Write out Design Data
#################################################################################
# Write SDF backannotation data from Design Compiler Topographical placement for static timing analysis
write_parasitics -output ${RESULTS_DIR}/${DESIGN_NAME}.mapped.spef
Information: Writing parasitics to file '/home/ksnl/eecs598/final-project/mimo-ofdm/syn/fp_mul.mapped.spef'. (WP-3)
1
write_sdf ${RESULTS_DIR}/${DESIGN_NAME}.mapped.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/ksnl/eecs598/final-project/mimo-ofdm/syn/fp_mul.mapped.sdf'. (WT-3)
Information: Updating design information... (UID-85)
Warning: Design 'fp_mul' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Warning: Design contains black-box components.  These cells will have no timing information. (WT-7)
1
# Do not write out net RC info into SDC
set_app_var write_sdc_output_lumped_net_capacitance false
false
set_app_var write_sdc_output_net_resistance false
false
write_sdc -nosplit ${RESULTS_DIR}/${DESIGN_NAME}.mapped.sdc
1
#################################################################################
# Generate Final Reports
#################################################################################
redirect -tee ${REPORTS_DIR}/${DESIGN_NAME}.units.rpt {report_units}
************************************
Report : units
Design : fp_mul
Version: V-2023.12-SP5
Date   : Mon Nov 11 16:30:51 2024

************************************
Units
------------------------------------
Time_unit            : N/A
Capacitive_load_unit : N/A
Resistance_unit      : N/A
Voltage_unit         : N/A
Power_unit           : N/A
Current_unit         : N/A
1
redirect -tee ${REPORTS_DIR}/${DESIGN_NAME}.fanout.rpt {report_net_fanout -high_fanout}
Information: Updating graph... (UID-83)
Warning: Design 'fp_mul' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
 
****************************************
Report : net fanout
        -high_fanout
Design : fp_mul
Version: V-2023.12-SP5
Date   : Mon Nov 11 16:30:51 2024
****************************************


Operating Conditions: nom_pvt   Library: gtech
Wire Load Model Mode: top


Attributes:
   dr - drc disabled
    c - annotated capacitance
    d - dont_touch
    i - ideal_net
    I - ideal_network
    p - includes pin load
    r - annotated resistance
    h - high fanout

Net                 Fanout   Attributes   Capacitance   Driver
--------------------------------------------------------------------------------
n_Logic0_             1181   dr, h        10010000.00   U2/**logic_0**
1
redirect -tee ${REPORTS_DIR}/${DESIGN_NAME}.qor.rpt {report_qor}
 
****************************************
Report : qor
Design : fp_mul
Version: V-2023.12-SP5
Date   : Mon Nov 11 16:30:51 2024
****************************************


  Timing Path Group 'core_clk'
  -----------------------------------
  Levels of Logic:               3.00
  Critical Path Length:          0.00
  Critical Path Slack:           8.82
  Critical Path Clk Period:      9.80
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:         -0.98
  Total Hold Violation:        -67.62
  No. of Hold Violations:       69.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         12
  Hierarchical Port Count:        417
  Leaf Cell Count:               1656
  Buf/Inv Cell Count:             185
  Buf Cell Count:                 105
  Inv Cell Count:                  80
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      1520
  Sequential Cell Count:          136
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:        0.000000
  Noncombinational Area:     0.000000
  Buf/Inv Area:              0.000000
  Total Buffer Area:             0.00
  Total Inverter Area:           0.00
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:                 0.000000
  Design Area:               0.000000


  Design Rules
  -----------------------------------
  Total Number of Nets:          2534
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: caen-vnc-mi12.engin.umich.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:                0.00
  -----------------------------------------
  Overall Compile Time:                0.00
  Overall Compile Wall Clock Time:     0.00

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.98  TNS: 67.62  Number of Violating Paths: 69

  --------------------------------------------------------------------


1
report_timing -transition_time -nets -attributes -nosplit > ${REPORTS_DIR}/${DESIGN_NAME}.timing.rpt
report_clock_timing -type summary > ${REPORTS_DIR}/${DESIGN_NAME}.clock_timing.rpt
report_timing -delay_type max -path_type full_clock -max_paths 30 -transition_time -nets -attributes -nosplit > ${REPORTS_DIR}/${DESIGN_NAME}.max_timing.rpt
report_timing -delay_type min -path_type full_clock -max_paths 30 -transition_time -nets -attributes -nosplit > ${REPORTS_DIR}/${DESIGN_NAME}.min_timing.rpt
report_area -nosplit > ${REPORTS_DIR}/${DESIGN_NAME}.area.rpt
report_power -nosplit > ${REPORTS_DIR}/${DESIGN_NAME}.power.rpt
puts "\[$COURSE_NAME\] Completed script [info script]\n"
[EECS598-002] Completed script /home/ksnl/eecs598/final-project/mimo-ofdm/scripts/synth.tcl

exit

Memory usage for this session 113 Mbytes.
Memory usage for this session including child processes 113 Mbytes.
CPU usage for this session 3 seconds ( 0.00 hours ).
Elapsed time for this session 7 seconds ( 0.00 hours ).

Thank you...
