<stg><name>dec_MIMD_Pipeline_VITIS_LOOP_45_2</name>


<trans_list>

<trans id="602" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="563" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="564" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="565" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="566" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="567" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="568" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="569" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="570" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="571" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="572" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="573" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="574" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="575" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="576" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="577" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="578" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="579" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="580" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="581" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="582" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="583" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="584" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="585" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="586" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="587" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="588" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="589" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="590" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="591" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="592" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="593" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="594" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="595" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="596" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="597" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="598" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="599" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:1 %store_ln45 = store i4 0, i4 %i

]]></Node>
<StgValue><ssdm name="store_ln45"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:2 %br_ln0 = br void %for.body20

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.body20:0 %i_2 = load i4 %i

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.body20:1 %icmp_ln45 = icmp_eq  i4 %i_2, i4 10

]]></Node>
<StgValue><ssdm name="icmp_ln45"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.body20:2 %add_ln45 = add i4 %i_2, i4 1

]]></Node>
<StgValue><ssdm name="add_ln45"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body20:3 %br_ln45 = br i1 %icmp_ln45, void %for.body20.split, void %VITIS_LOOP_106_4.loopexit2.exitStub

]]></Node>
<StgValue><ssdm name="br_ln45"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="4">
<![CDATA[
for.body20.split:0 %zext_ln45 = zext i4 %i_2

]]></Node>
<StgValue><ssdm name="zext_ln45"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body20.split:4 %ALU_operation_addr = getelementptr i32 %ALU_operation, i64 0, i64 %zext_ln45

]]></Node>
<StgValue><ssdm name="ALU_operation_addr"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="4">
<![CDATA[
for.body20.split:5 %ALU_operation_load = load i4 %ALU_operation_addr

]]></Node>
<StgValue><ssdm name="ALU_operation_load"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc90:0 %store_ln45 = store i4 %add_ln45, i4 %i

]]></Node>
<StgValue><ssdm name="store_ln45"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0">
<![CDATA[
for.inc90:1 %br_ln45 = br void %for.body20

]]></Node>
<StgValue><ssdm name="br_ln45"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body20.split:1 %specpipeline_ln45 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln45"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body20.split:2 %speclooptripcount_ln45 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln45"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body20.split:3 %specloopname_ln45 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17

]]></Node>
<StgValue><ssdm name="specloopname_ln45"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="4">
<![CDATA[
for.body20.split:5 %ALU_operation_load = load i4 %ALU_operation_addr

]]></Node>
<StgValue><ssdm name="ALU_operation_load"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body20.split:6 %data_result_addr = getelementptr i32 %data_result, i64 0, i64 %zext_ln45

]]></Node>
<StgValue><ssdm name="data_result_addr"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0">
<![CDATA[
for.body20.split:7 %switch_ln48 = switch i32 %ALU_operation_load, void %sw.default, i32 0, void %sw.bb, i32 1, void %sw.bb28, i32 2, void %sw.bb34, i32 3, void %sw.bb40, i32 4, void %sw.bb46, i32 5, void %sw.bb51, i32 6, void %sw.bb57, i32 7, void %sw.bb65, i32 8, void %sw.bb72, i32 9, void %sw.bb80

]]></Node>
<StgValue><ssdm name="switch_ln48"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_load" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb80:0 %data_a_addr_6 = getelementptr i32 %data_a, i64 0, i64 %zext_ln45

]]></Node>
<StgValue><ssdm name="data_a_addr_6"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_load" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="6">
<![CDATA[
sw.bb80:1 %data_a_load_6 = load i6 %data_a_addr_6

]]></Node>
<StgValue><ssdm name="data_a_load_6"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_load" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb80:2 %data_b_addr_6 = getelementptr i32 %data_b, i64 0, i64 %zext_ln45

]]></Node>
<StgValue><ssdm name="data_b_addr_6"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_load" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="6">
<![CDATA[
sw.bb80:3 %data_b_load_6 = load i6 %data_b_addr_6

]]></Node>
<StgValue><ssdm name="data_b_load_6"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_load" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb72:0 %data_a_addr_5 = getelementptr i32 %data_a, i64 0, i64 %zext_ln45

]]></Node>
<StgValue><ssdm name="data_a_addr_5"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_load" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="6">
<![CDATA[
sw.bb72:1 %data_a_load_5 = load i6 %data_a_addr_5

]]></Node>
<StgValue><ssdm name="data_a_load_5"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_load" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb72:2 %data_b_addr_5 = getelementptr i32 %data_b, i64 0, i64 %zext_ln45

]]></Node>
<StgValue><ssdm name="data_b_addr_5"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_load" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="6">
<![CDATA[
sw.bb72:3 %data_b_load_5 = load i6 %data_b_addr_5

]]></Node>
<StgValue><ssdm name="data_b_load_5"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_load" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb65:0 %data_a_addr_4 = getelementptr i32 %data_a, i64 0, i64 %zext_ln45

]]></Node>
<StgValue><ssdm name="data_a_addr_4"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_load" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="6">
<![CDATA[
sw.bb65:1 %data_a_load_4 = load i6 %data_a_addr_4

]]></Node>
<StgValue><ssdm name="data_a_load_4"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_load" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb65:2 %data_b_addr_4 = getelementptr i32 %data_b, i64 0, i64 %zext_ln45

]]></Node>
<StgValue><ssdm name="data_b_addr_4"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_load" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="6">
<![CDATA[
sw.bb65:3 %data_b_load_4 = load i6 %data_b_addr_4

]]></Node>
<StgValue><ssdm name="data_b_load_4"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_load" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb57:0 %data_a_addr_3 = getelementptr i32 %data_a, i64 0, i64 %zext_ln45

]]></Node>
<StgValue><ssdm name="data_a_addr_3"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_load" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="6">
<![CDATA[
sw.bb57:1 %data_a_load_3 = load i6 %data_a_addr_3

]]></Node>
<StgValue><ssdm name="data_a_load_3"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_load" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb57:2 %data_b_addr_3 = getelementptr i32 %data_b, i64 0, i64 %zext_ln45

]]></Node>
<StgValue><ssdm name="data_b_addr_3"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_load" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="6">
<![CDATA[
sw.bb57:3 %data_b_load_3 = load i6 %data_b_addr_3

]]></Node>
<StgValue><ssdm name="data_b_load_3"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_load" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb51:0 %data_b_addr_2 = getelementptr i32 %data_b, i64 0, i64 %zext_ln45

]]></Node>
<StgValue><ssdm name="data_b_addr_2"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_load" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="6">
<![CDATA[
sw.bb51:1 %data_b_load_2 = load i6 %data_b_addr_2

]]></Node>
<StgValue><ssdm name="data_b_load_2"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_load" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb46:0 %data_a_addr_2 = getelementptr i32 %data_a, i64 0, i64 %zext_ln45

]]></Node>
<StgValue><ssdm name="data_a_addr_2"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_load" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="6">
<![CDATA[
sw.bb46:1 %data_a_load_2 = load i6 %data_a_addr_2

]]></Node>
<StgValue><ssdm name="data_a_load_2"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb40:0 %data_b_addr_1 = getelementptr i32 %data_b, i64 0, i64 %zext_ln45

]]></Node>
<StgValue><ssdm name="data_b_addr_1"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="6">
<![CDATA[
sw.bb40:1 %data_b_load_1 = load i6 %data_b_addr_1

]]></Node>
<StgValue><ssdm name="data_b_load_1"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb34:0 %data_a_addr_1 = getelementptr i32 %data_a, i64 0, i64 %zext_ln45

]]></Node>
<StgValue><ssdm name="data_a_addr_1"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="6">
<![CDATA[
sw.bb34:1 %data_a_load_1 = load i6 %data_a_addr_1

]]></Node>
<StgValue><ssdm name="data_a_load_1"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb28:0 %data_b_addr = getelementptr i32 %data_b, i64 0, i64 %zext_ln45

]]></Node>
<StgValue><ssdm name="data_b_addr"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="6">
<![CDATA[
sw.bb28:1 %data_b_load = load i6 %data_b_addr

]]></Node>
<StgValue><ssdm name="data_b_load"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb:0 %data_a_addr = getelementptr i32 %data_a, i64 0, i64 %zext_ln45

]]></Node>
<StgValue><ssdm name="data_a_addr"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="6">
<![CDATA[
sw.bb:1 %data_a_load = load i6 %data_a_addr

]]></Node>
<StgValue><ssdm name="data_a_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="88" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_load" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="6">
<![CDATA[
sw.bb80:1 %data_a_load_6 = load i6 %data_a_addr_6

]]></Node>
<StgValue><ssdm name="data_a_load_6"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_load" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="6">
<![CDATA[
sw.bb80:3 %data_b_load_6 = load i6 %data_b_addr_6

]]></Node>
<StgValue><ssdm name="data_b_load_6"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_load" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="6">
<![CDATA[
sw.bb72:1 %data_a_load_5 = load i6 %data_a_addr_5

]]></Node>
<StgValue><ssdm name="data_a_load_5"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_load" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="6">
<![CDATA[
sw.bb72:3 %data_b_load_5 = load i6 %data_b_addr_5

]]></Node>
<StgValue><ssdm name="data_b_load_5"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_load" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="6">
<![CDATA[
sw.bb65:1 %data_a_load_4 = load i6 %data_a_addr_4

]]></Node>
<StgValue><ssdm name="data_a_load_4"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_load" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="6">
<![CDATA[
sw.bb65:3 %data_b_load_4 = load i6 %data_b_addr_4

]]></Node>
<StgValue><ssdm name="data_b_load_4"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_load" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb65:4 %sub_ln80 = sub i32 %data_a_load_4, i32 %data_b_load_4

]]></Node>
<StgValue><ssdm name="sub_ln80"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_load" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="6">
<![CDATA[
sw.bb57:1 %data_a_load_3 = load i6 %data_a_addr_3

]]></Node>
<StgValue><ssdm name="data_a_load_3"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_load" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="6">
<![CDATA[
sw.bb57:3 %data_b_load_3 = load i6 %data_b_addr_3

]]></Node>
<StgValue><ssdm name="data_b_load_3"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_load" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb57:4 %add_ln76 = add i32 %data_b_load_3, i32 %data_a_load_3

]]></Node>
<StgValue><ssdm name="add_ln76"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_load" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="6">
<![CDATA[
sw.bb51:1 %data_b_load_2 = load i6 %data_b_addr_2

]]></Node>
<StgValue><ssdm name="data_b_load_2"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_load" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
sw.bb51:2 %tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_b_load_2, i32 31

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_load" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb51:3 %sub_ln72 = sub i32 0, i32 %data_b_load_2

]]></Node>
<StgValue><ssdm name="sub_ln72"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_load" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb51:4 %lshr_ln72_1 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %sub_ln72, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln72_1"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_load" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb51:7 %lshr_ln72_2 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %data_b_load_2, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln72_2"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_load" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="6">
<![CDATA[
sw.bb46:1 %data_a_load_2 = load i6 %data_a_addr_2

]]></Node>
<StgValue><ssdm name="data_a_load_2"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_load" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
sw.bb46:2 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_a_load_2, i32 31

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_load" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb46:3 %sub_ln68 = sub i32 0, i32 %data_a_load_2

]]></Node>
<StgValue><ssdm name="sub_ln68"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_load" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb46:4 %lshr_ln68_1 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %sub_ln68, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln68_1"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_load" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb46:7 %lshr_ln68_2 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %data_a_load_2, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln68_2"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="6">
<![CDATA[
sw.bb40:1 %data_b_load_1 = load i6 %data_b_addr_1

]]></Node>
<StgValue><ssdm name="data_b_load_1"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="6">
<![CDATA[
sw.bb34:1 %data_a_load_1 = load i6 %data_a_addr_1

]]></Node>
<StgValue><ssdm name="data_a_load_1"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="6">
<![CDATA[
sw.bb28:1 %data_b_load = load i6 %data_b_addr

]]></Node>
<StgValue><ssdm name="data_b_load"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="6">
<![CDATA[
sw.bb:1 %data_a_load = load i6 %data_a_addr

]]></Node>
<StgValue><ssdm name="data_a_load"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="112" st_id="4" stage="36" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_load" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb80:4 %sdiv_ln88 = sdiv i32 %data_a_load_6, i32 %data_b_load_6

]]></Node>
<StgValue><ssdm name="sdiv_ln88"/></StgValue>
</operation>

<operation id="113" st_id="4" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_load" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb72:4 %mul_ln84 = mul i32 %data_b_load_5, i32 %data_a_load_5

]]></Node>
<StgValue><ssdm name="mul_ln84"/></StgValue>
</operation>

<operation id="114" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_load" val="5"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="31">
<![CDATA[
sw.bb51:5 %zext_ln72 = zext i31 %lshr_ln72_1

]]></Node>
<StgValue><ssdm name="zext_ln72"/></StgValue>
</operation>

<operation id="115" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_load" val="5"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb51:6 %sub_ln72_1 = sub i32 0, i32 %zext_ln72

]]></Node>
<StgValue><ssdm name="sub_ln72_1"/></StgValue>
</operation>

<operation id="116" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_load" val="5"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="31">
<![CDATA[
sw.bb51:8 %zext_ln72_1 = zext i31 %lshr_ln72_2

]]></Node>
<StgValue><ssdm name="zext_ln72_1"/></StgValue>
</operation>

<operation id="117" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_load" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
sw.bb51:9 %select_ln72 = select i1 %tmp_1, i32 %sub_ln72_1, i32 %zext_ln72_1

]]></Node>
<StgValue><ssdm name="select_ln72"/></StgValue>
</operation>

<operation id="118" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_load" val="4"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="31">
<![CDATA[
sw.bb46:5 %zext_ln68 = zext i31 %lshr_ln68_1

]]></Node>
<StgValue><ssdm name="zext_ln68"/></StgValue>
</operation>

<operation id="119" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_load" val="4"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb46:6 %sub_ln68_1 = sub i32 0, i32 %zext_ln68

]]></Node>
<StgValue><ssdm name="sub_ln68_1"/></StgValue>
</operation>

<operation id="120" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_load" val="4"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="31">
<![CDATA[
sw.bb46:8 %zext_ln68_1 = zext i31 %lshr_ln68_2

]]></Node>
<StgValue><ssdm name="zext_ln68_1"/></StgValue>
</operation>

<operation id="121" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_load" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
sw.bb46:9 %select_ln68 = select i1 %tmp, i32 %sub_ln68_1, i32 %zext_ln68_1

]]></Node>
<StgValue><ssdm name="select_ln68"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="122" st_id="5" stage="35" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_load" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb80:4 %sdiv_ln88 = sdiv i32 %data_a_load_6, i32 %data_b_load_6

]]></Node>
<StgValue><ssdm name="sdiv_ln88"/></StgValue>
</operation>

<operation id="123" st_id="5" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_load" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb72:4 %mul_ln84 = mul i32 %data_b_load_5, i32 %data_a_load_5

]]></Node>
<StgValue><ssdm name="mul_ln84"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="124" st_id="6" stage="34" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_load" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb80:4 %sdiv_ln88 = sdiv i32 %data_a_load_6, i32 %data_b_load_6

]]></Node>
<StgValue><ssdm name="sdiv_ln88"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="125" st_id="7" stage="33" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_load" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb80:4 %sdiv_ln88 = sdiv i32 %data_a_load_6, i32 %data_b_load_6

]]></Node>
<StgValue><ssdm name="sdiv_ln88"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="126" st_id="8" stage="32" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_load" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb80:4 %sdiv_ln88 = sdiv i32 %data_a_load_6, i32 %data_b_load_6

]]></Node>
<StgValue><ssdm name="sdiv_ln88"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="127" st_id="9" stage="31" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_load" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb80:4 %sdiv_ln88 = sdiv i32 %data_a_load_6, i32 %data_b_load_6

]]></Node>
<StgValue><ssdm name="sdiv_ln88"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="128" st_id="10" stage="30" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_load" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb80:4 %sdiv_ln88 = sdiv i32 %data_a_load_6, i32 %data_b_load_6

]]></Node>
<StgValue><ssdm name="sdiv_ln88"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="129" st_id="11" stage="29" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_load" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb80:4 %sdiv_ln88 = sdiv i32 %data_a_load_6, i32 %data_b_load_6

]]></Node>
<StgValue><ssdm name="sdiv_ln88"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="130" st_id="12" stage="28" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_load" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb80:4 %sdiv_ln88 = sdiv i32 %data_a_load_6, i32 %data_b_load_6

]]></Node>
<StgValue><ssdm name="sdiv_ln88"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="131" st_id="13" stage="27" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_load" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb80:4 %sdiv_ln88 = sdiv i32 %data_a_load_6, i32 %data_b_load_6

]]></Node>
<StgValue><ssdm name="sdiv_ln88"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="132" st_id="14" stage="26" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_load" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb80:4 %sdiv_ln88 = sdiv i32 %data_a_load_6, i32 %data_b_load_6

]]></Node>
<StgValue><ssdm name="sdiv_ln88"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="133" st_id="15" stage="25" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_load" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb80:4 %sdiv_ln88 = sdiv i32 %data_a_load_6, i32 %data_b_load_6

]]></Node>
<StgValue><ssdm name="sdiv_ln88"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="134" st_id="16" stage="24" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_load" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb80:4 %sdiv_ln88 = sdiv i32 %data_a_load_6, i32 %data_b_load_6

]]></Node>
<StgValue><ssdm name="sdiv_ln88"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="135" st_id="17" stage="23" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_load" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb80:4 %sdiv_ln88 = sdiv i32 %data_a_load_6, i32 %data_b_load_6

]]></Node>
<StgValue><ssdm name="sdiv_ln88"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="136" st_id="18" stage="22" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_load" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb80:4 %sdiv_ln88 = sdiv i32 %data_a_load_6, i32 %data_b_load_6

]]></Node>
<StgValue><ssdm name="sdiv_ln88"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="137" st_id="19" stage="21" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_load" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb80:4 %sdiv_ln88 = sdiv i32 %data_a_load_6, i32 %data_b_load_6

]]></Node>
<StgValue><ssdm name="sdiv_ln88"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="138" st_id="20" stage="20" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_load" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb80:4 %sdiv_ln88 = sdiv i32 %data_a_load_6, i32 %data_b_load_6

]]></Node>
<StgValue><ssdm name="sdiv_ln88"/></StgValue>
</operation>
</state>

<state id="21" st_id="22">

<operation id="139" st_id="21" stage="19" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_load" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb80:4 %sdiv_ln88 = sdiv i32 %data_a_load_6, i32 %data_b_load_6

]]></Node>
<StgValue><ssdm name="sdiv_ln88"/></StgValue>
</operation>
</state>

<state id="22" st_id="23">

<operation id="140" st_id="22" stage="18" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_load" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb80:4 %sdiv_ln88 = sdiv i32 %data_a_load_6, i32 %data_b_load_6

]]></Node>
<StgValue><ssdm name="sdiv_ln88"/></StgValue>
</operation>
</state>

<state id="23" st_id="24">

<operation id="141" st_id="23" stage="17" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_load" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb80:4 %sdiv_ln88 = sdiv i32 %data_a_load_6, i32 %data_b_load_6

]]></Node>
<StgValue><ssdm name="sdiv_ln88"/></StgValue>
</operation>
</state>

<state id="24" st_id="25">

<operation id="142" st_id="24" stage="16" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_load" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb80:4 %sdiv_ln88 = sdiv i32 %data_a_load_6, i32 %data_b_load_6

]]></Node>
<StgValue><ssdm name="sdiv_ln88"/></StgValue>
</operation>
</state>

<state id="25" st_id="26">

<operation id="143" st_id="25" stage="15" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_load" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb80:4 %sdiv_ln88 = sdiv i32 %data_a_load_6, i32 %data_b_load_6

]]></Node>
<StgValue><ssdm name="sdiv_ln88"/></StgValue>
</operation>
</state>

<state id="26" st_id="27">

<operation id="144" st_id="26" stage="14" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_load" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb80:4 %sdiv_ln88 = sdiv i32 %data_a_load_6, i32 %data_b_load_6

]]></Node>
<StgValue><ssdm name="sdiv_ln88"/></StgValue>
</operation>
</state>

<state id="27" st_id="28">

<operation id="145" st_id="27" stage="13" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_load" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb80:4 %sdiv_ln88 = sdiv i32 %data_a_load_6, i32 %data_b_load_6

]]></Node>
<StgValue><ssdm name="sdiv_ln88"/></StgValue>
</operation>
</state>

<state id="28" st_id="29">

<operation id="146" st_id="28" stage="12" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_load" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb80:4 %sdiv_ln88 = sdiv i32 %data_a_load_6, i32 %data_b_load_6

]]></Node>
<StgValue><ssdm name="sdiv_ln88"/></StgValue>
</operation>
</state>

<state id="29" st_id="30">

<operation id="147" st_id="29" stage="11" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_load" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb80:4 %sdiv_ln88 = sdiv i32 %data_a_load_6, i32 %data_b_load_6

]]></Node>
<StgValue><ssdm name="sdiv_ln88"/></StgValue>
</operation>
</state>

<state id="30" st_id="31">

<operation id="148" st_id="30" stage="10" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_load" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb80:4 %sdiv_ln88 = sdiv i32 %data_a_load_6, i32 %data_b_load_6

]]></Node>
<StgValue><ssdm name="sdiv_ln88"/></StgValue>
</operation>
</state>

<state id="31" st_id="32">

<operation id="149" st_id="31" stage="9" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_load" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb80:4 %sdiv_ln88 = sdiv i32 %data_a_load_6, i32 %data_b_load_6

]]></Node>
<StgValue><ssdm name="sdiv_ln88"/></StgValue>
</operation>
</state>

<state id="32" st_id="33">

<operation id="150" st_id="32" stage="8" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_load" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb80:4 %sdiv_ln88 = sdiv i32 %data_a_load_6, i32 %data_b_load_6

]]></Node>
<StgValue><ssdm name="sdiv_ln88"/></StgValue>
</operation>
</state>

<state id="33" st_id="34">

<operation id="151" st_id="33" stage="7" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_load" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb80:4 %sdiv_ln88 = sdiv i32 %data_a_load_6, i32 %data_b_load_6

]]></Node>
<StgValue><ssdm name="sdiv_ln88"/></StgValue>
</operation>
</state>

<state id="34" st_id="35">

<operation id="152" st_id="34" stage="6" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_load" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb80:4 %sdiv_ln88 = sdiv i32 %data_a_load_6, i32 %data_b_load_6

]]></Node>
<StgValue><ssdm name="sdiv_ln88"/></StgValue>
</operation>
</state>

<state id="35" st_id="36">

<operation id="153" st_id="35" stage="5" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_load" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb80:4 %sdiv_ln88 = sdiv i32 %data_a_load_6, i32 %data_b_load_6

]]></Node>
<StgValue><ssdm name="sdiv_ln88"/></StgValue>
</operation>
</state>

<state id="36" st_id="37">

<operation id="154" st_id="36" stage="4" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_load" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb80:4 %sdiv_ln88 = sdiv i32 %data_a_load_6, i32 %data_b_load_6

]]></Node>
<StgValue><ssdm name="sdiv_ln88"/></StgValue>
</operation>
</state>

<state id="37" st_id="38">

<operation id="155" st_id="37" stage="3" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_load" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb80:4 %sdiv_ln88 = sdiv i32 %data_a_load_6, i32 %data_b_load_6

]]></Node>
<StgValue><ssdm name="sdiv_ln88"/></StgValue>
</operation>
</state>

<state id="38" st_id="39">

<operation id="156" st_id="38" stage="2" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_load" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb80:4 %sdiv_ln88 = sdiv i32 %data_a_load_6, i32 %data_b_load_6

]]></Node>
<StgValue><ssdm name="sdiv_ln88"/></StgValue>
</operation>

<operation id="184" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="0">
<![CDATA[
VITIS_LOOP_106_4.loopexit2.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="39" st_id="40">

<operation id="157" st_id="39" stage="1" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_load" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb80:4 %sdiv_ln88 = sdiv i32 %data_a_load_6, i32 %data_b_load_6

]]></Node>
<StgValue><ssdm name="sdiv_ln88"/></StgValue>
</operation>

<operation id="158" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_load" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
sw.bb80:5 %store_ln88 = store i32 %sdiv_ln88, i4 %data_result_addr

]]></Node>
<StgValue><ssdm name="store_ln88"/></StgValue>
</operation>

<operation id="159" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_load" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0">
<![CDATA[
sw.bb80:6 %br_ln89 = br void %for.inc90

]]></Node>
<StgValue><ssdm name="br_ln89"/></StgValue>
</operation>

<operation id="160" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_load" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
sw.bb72:5 %store_ln84 = store i32 %mul_ln84, i4 %data_result_addr

]]></Node>
<StgValue><ssdm name="store_ln84"/></StgValue>
</operation>

<operation id="161" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_load" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0">
<![CDATA[
sw.bb72:6 %br_ln85 = br void %for.inc90

]]></Node>
<StgValue><ssdm name="br_ln85"/></StgValue>
</operation>

<operation id="162" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_load" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
sw.bb65:5 %store_ln80 = store i32 %sub_ln80, i4 %data_result_addr

]]></Node>
<StgValue><ssdm name="store_ln80"/></StgValue>
</operation>

<operation id="163" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_load" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0">
<![CDATA[
sw.bb65:6 %br_ln81 = br void %for.inc90

]]></Node>
<StgValue><ssdm name="br_ln81"/></StgValue>
</operation>

<operation id="164" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_load" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
sw.bb57:5 %store_ln76 = store i32 %add_ln76, i4 %data_result_addr

]]></Node>
<StgValue><ssdm name="store_ln76"/></StgValue>
</operation>

<operation id="165" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_load" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0">
<![CDATA[
sw.bb57:6 %br_ln77 = br void %for.inc90

]]></Node>
<StgValue><ssdm name="br_ln77"/></StgValue>
</operation>

<operation id="166" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_load" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
sw.bb51:10 %store_ln72 = store i32 %select_ln72, i4 %data_result_addr

]]></Node>
<StgValue><ssdm name="store_ln72"/></StgValue>
</operation>

<operation id="167" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_load" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0">
<![CDATA[
sw.bb51:11 %br_ln73 = br void %for.inc90

]]></Node>
<StgValue><ssdm name="br_ln73"/></StgValue>
</operation>

<operation id="168" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_load" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
sw.bb46:10 %store_ln68 = store i32 %select_ln68, i4 %data_result_addr

]]></Node>
<StgValue><ssdm name="store_ln68"/></StgValue>
</operation>

<operation id="169" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_load" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0">
<![CDATA[
sw.bb46:11 %br_ln69 = br void %for.inc90

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="170" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb40:2 %shl_ln64 = shl i32 %data_b_load_1, i32 1

]]></Node>
<StgValue><ssdm name="shl_ln64"/></StgValue>
</operation>

<operation id="171" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
sw.bb40:3 %store_ln64 = store i32 %shl_ln64, i4 %data_result_addr

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="172" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0">
<![CDATA[
sw.bb40:4 %br_ln65 = br void %for.inc90

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="173" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb34:2 %shl_ln60 = shl i32 %data_a_load_1, i32 1

]]></Node>
<StgValue><ssdm name="shl_ln60"/></StgValue>
</operation>

<operation id="174" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
sw.bb34:3 %store_ln60 = store i32 %shl_ln60, i4 %data_result_addr

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="175" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0">
<![CDATA[
sw.bb34:4 %br_ln61 = br void %for.inc90

]]></Node>
<StgValue><ssdm name="br_ln61"/></StgValue>
</operation>

<operation id="176" st_id="39" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb28:2 %add_ln56 = add i32 %data_b_load, i32 27

]]></Node>
<StgValue><ssdm name="add_ln56"/></StgValue>
</operation>

<operation id="177" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
sw.bb28:3 %store_ln56 = store i32 %add_ln56, i4 %data_result_addr

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="178" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0">
<![CDATA[
sw.bb28:4 %br_ln57 = br void %for.inc90

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="179" st_id="39" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb:2 %add_ln52 = add i32 %data_a_load, i32 27

]]></Node>
<StgValue><ssdm name="add_ln52"/></StgValue>
</operation>

<operation id="180" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
sw.bb:3 %store_ln52 = store i32 %add_ln52, i4 %data_result_addr

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>

<operation id="181" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0">
<![CDATA[
sw.bb:4 %br_ln53 = br void %for.inc90

]]></Node>
<StgValue><ssdm name="br_ln53"/></StgValue>
</operation>

<operation id="182" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_load" val="!0"/>
<literal name="ALU_operation_load" val="!1"/>
<literal name="ALU_operation_load" val="!2"/>
<literal name="ALU_operation_load" val="!3"/>
<literal name="ALU_operation_load" val="!4"/>
<literal name="ALU_operation_load" val="!5"/>
<literal name="ALU_operation_load" val="!6"/>
<literal name="ALU_operation_load" val="!7"/>
<literal name="ALU_operation_load" val="!8"/>
<literal name="ALU_operation_load" val="!9"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
sw.default:0 %store_ln93 = store i32 0, i4 %data_result_addr

]]></Node>
<StgValue><ssdm name="store_ln93"/></StgValue>
</operation>

<operation id="183" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_load" val="!0"/>
<literal name="ALU_operation_load" val="!1"/>
<literal name="ALU_operation_load" val="!2"/>
<literal name="ALU_operation_load" val="!3"/>
<literal name="ALU_operation_load" val="!4"/>
<literal name="ALU_operation_load" val="!5"/>
<literal name="ALU_operation_load" val="!6"/>
<literal name="ALU_operation_load" val="!7"/>
<literal name="ALU_operation_load" val="!8"/>
<literal name="ALU_operation_load" val="!9"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0">
<![CDATA[
sw.default:1 %br_ln94 = br void %for.inc90

]]></Node>
<StgValue><ssdm name="br_ln94"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
