if {![file exists "/home/bernd/dokumente_nextcloud/Projekte/fpga_lernen/testprojekte/memory_mapped_periphery/fpga_workspace/memory_mapped_periphery_test/test_toplevel/test_toplevel.mpf"]} { 
	project new "/home/bernd/dokumente_nextcloud/Projekte/fpga_lernen/testprojekte/memory_mapped_periphery/fpga_workspace/memory_mapped_periphery_test/test_toplevel" test_toplevel
	project addfile "/home/bernd/dokumente_nextcloud/Projekte/fpga_lernen/testprojekte/memory_mapped_periphery/fpga_workspace/memory_mapped_periphery_test/led_output.vhd"
	project addfile "/home/bernd/dokumente_nextcloud/Projekte/fpga_lernen/testprojekte/memory_mapped_periphery/fpga_workspace/memory_mapped_periphery_test/button_input.vhd"
	project addfile "/home/bernd/dokumente_nextcloud/Projekte/fpga_lernen/testprojekte/memory_mapped_periphery/fpga_workspace/memory_mapped_periphery_test/intercon.vhd"
	project addfile "/home/bernd/dokumente_nextcloud/Projekte/fpga_lernen/testprojekte/memory_mapped_periphery/fpga_workspace/memory_mapped_periphery_test/spi_interface.vhd"
	project addfile "/home/bernd/dokumente_nextcloud/Projekte/fpga_lernen/testprojekte/memory_mapped_periphery/fpga_workspace/memory_mapped_periphery_test/reset_and_clock_control.vhd"
	project addfile "/home/bernd/dokumente_nextcloud/Projekte/fpga_lernen/testprojekte/memory_mapped_periphery/fpga_workspace/memory_mapped_periphery_test/pll.vhd"
	project addfile "/home/bernd/dokumente_nextcloud/Projekte/fpga_lernen/testprojekte/memory_mapped_periphery/fpga_workspace/memory_mapped_periphery_test/asynchronous_input_synchronizer.vhd"
	project addfile "/home/bernd/dokumente_nextcloud/Projekte/fpga_lernen/testprojekte/memory_mapped_periphery/fpga_workspace/memory_mapped_periphery_test/toplevel.vhd"
	project addfile "/home/bernd/dokumente_nextcloud/Projekte/fpga_lernen/testprojekte/memory_mapped_periphery/fpga_workspace/memory_mapped_periphery_test/testbench_toplevel.vhd"
	vlib  work
	vdel -lib work -all 
	vlib work
	vcom -work work "/home/bernd/dokumente_nextcloud/Projekte/fpga_lernen/testprojekte/memory_mapped_periphery/fpga_workspace/memory_mapped_periphery_test/led_output.vhd"
	vcom -work work "/home/bernd/dokumente_nextcloud/Projekte/fpga_lernen/testprojekte/memory_mapped_periphery/fpga_workspace/memory_mapped_periphery_test/button_input.vhd"
	vcom -work work "/home/bernd/dokumente_nextcloud/Projekte/fpga_lernen/testprojekte/memory_mapped_periphery/fpga_workspace/memory_mapped_periphery_test/intercon.vhd"
	vcom -work work "/home/bernd/dokumente_nextcloud/Projekte/fpga_lernen/testprojekte/memory_mapped_periphery/fpga_workspace/memory_mapped_periphery_test/spi_interface.vhd"
	vcom -work work "/home/bernd/dokumente_nextcloud/Projekte/fpga_lernen/testprojekte/memory_mapped_periphery/fpga_workspace/memory_mapped_periphery_test/reset_and_clock_control.vhd"
	vcom -work work "/home/bernd/dokumente_nextcloud/Projekte/fpga_lernen/testprojekte/memory_mapped_periphery/fpga_workspace/memory_mapped_periphery_test/pll.vhd"
	vcom -work work "/home/bernd/dokumente_nextcloud/Projekte/fpga_lernen/testprojekte/memory_mapped_periphery/fpga_workspace/memory_mapped_periphery_test/asynchronous_input_synchronizer.vhd"
	vcom -work work "/home/bernd/dokumente_nextcloud/Projekte/fpga_lernen/testprojekte/memory_mapped_periphery/fpga_workspace/memory_mapped_periphery_test/toplevel.vhd"
	vcom -work work "/home/bernd/dokumente_nextcloud/Projekte/fpga_lernen/testprojekte/memory_mapped_periphery/fpga_workspace/memory_mapped_periphery_test/testbench_toplevel.vhd"
} else {
	project open "/home/bernd/dokumente_nextcloud/Projekte/fpga_lernen/testprojekte/memory_mapped_periphery/fpga_workspace/memory_mapped_periphery_test/test_toplevel/test_toplevel"
	project compileoutofdate
}
vsim -voptargs=+acc -L work -L pmi_work -L ovi_xp2  toplevel_tb
view wave
add wave /*
run 1000ns
