

================================================================
== Vitis HLS Report for 'copy_output'
================================================================
* Date:           Thu Jun  2 15:54:16 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu28dr-ffvg1517-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  16.00 ns|  1.237 ns|     4.32 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      131|      131|  2.096 us|  2.096 us|  131|  131|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_39_1  |      127|      127|         2|          1|          1|   127|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 3 
3 --> 2 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %OUT_I_V_last_V, i4 %OUT_I_V_strb_V, i4 %OUT_I_V_keep_V, i32 %OUT_I_V_data_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %OUT_R_V_last_V, i4 %OUT_R_V_strb_V, i4 %OUT_R_V_keep_V, i32 %OUT_R_V_data_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.42ns)   --->   "%br_ln39 = br void" [fft_shift.cpp:39]   --->   Operation 9 'br' 'br_ln39' <Predicate = true> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.23>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%i = phi i7 %add_ln39, void %.split, i7 0, void" [fft_shift.cpp:39]   --->   Operation 10 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.77ns)   --->   "%add_ln39 = add i7 %i, i7 1" [fft_shift.cpp:39]   --->   Operation 11 'add' 'add_ln39' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 12 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.81ns)   --->   "%icmp_ln39 = icmp_eq  i7 %i, i7 127" [fft_shift.cpp:39]   --->   Operation 13 'icmp' 'icmp_ln39' <Predicate = true> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 127, i64 127, i64 127"   --->   Operation 14 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln39 = br i1 %icmp_ln39, void %.split, void" [fft_shift.cpp:39]   --->   Operation 15 'br' 'br_ln39' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%i_cast = zext i7 %i" [fft_shift.cpp:39]   --->   Operation 16 'zext' 'i_cast' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%OUT_temp_R_addr_1 = getelementptr i32 %OUT_temp_R, i64 0, i64 %i_cast" [fft_shift.cpp:41]   --->   Operation 17 'getelementptr' 'OUT_temp_R_addr_1' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 18 [2/2] (1.23ns)   --->   "%t_r_data_1 = load i7 %OUT_temp_R_addr_1" [fft_shift.cpp:41]   --->   Operation 18 'load' 't_r_data_1' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%OUT_temp_I_addr_1 = getelementptr i32 %OUT_temp_I, i64 0, i64 %i_cast" [fft_shift.cpp:42]   --->   Operation 19 'getelementptr' 'OUT_temp_I_addr_1' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 20 [2/2] (1.23ns)   --->   "%t_i_data_1 = load i7 %OUT_temp_I_addr_1" [fft_shift.cpp:42]   --->   Operation 20 'load' 't_i_data_1' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 3 <SV = 2> <Delay = 1.23>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%specloopname_ln39 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [fft_shift.cpp:39]   --->   Operation 21 'specloopname' 'specloopname_ln39' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 22 [1/2] (1.23ns)   --->   "%t_r_data_1 = load i7 %OUT_temp_R_addr_1" [fft_shift.cpp:41]   --->   Operation 22 'load' 't_r_data_1' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_3 : Operation 23 [1/2] (1.23ns)   --->   "%t_i_data_1 = load i7 %OUT_temp_I_addr_1" [fft_shift.cpp:42]   --->   Operation 23 'load' 't_i_data_1' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%bitcast_ln303_2 = bitcast i32 %t_r_data_1"   --->   Operation 24 'bitcast' 'bitcast_ln303_2' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A, i32 %OUT_R_V_data_V, i4 %OUT_R_V_keep_V, i4 %OUT_R_V_strb_V, i1 %OUT_R_V_last_V, i32 %bitcast_ln303_2, i4 15, i4 1, i1 0"   --->   Operation 25 'write' 'write_ln304' <Predicate = (!icmp_ln39)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%bitcast_ln303_3 = bitcast i32 %t_i_data_1"   --->   Operation 26 'bitcast' 'bitcast_ln303_3' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A, i32 %OUT_I_V_data_V, i4 %OUT_I_V_keep_V, i4 %OUT_I_V_strb_V, i1 %OUT_I_V_last_V, i32 %bitcast_ln303_3, i4 15, i4 1, i1 0"   --->   Operation 27 'write' 'write_ln304' <Predicate = (!icmp_ln39)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 28 'br' 'br_ln0' <Predicate = (!icmp_ln39)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 1.23>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%OUT_temp_R_addr = getelementptr i32 %OUT_temp_R, i64 0, i64 127" [fft_shift.cpp:49]   --->   Operation 29 'getelementptr' 'OUT_temp_R_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [2/2] (1.23ns)   --->   "%t_r_data = load i7 %OUT_temp_R_addr" [fft_shift.cpp:49]   --->   Operation 30 'load' 't_r_data' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%OUT_temp_I_addr = getelementptr i32 %OUT_temp_I, i64 0, i64 127" [fft_shift.cpp:50]   --->   Operation 31 'getelementptr' 'OUT_temp_I_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [2/2] (1.23ns)   --->   "%t_i_data = load i7 %OUT_temp_I_addr" [fft_shift.cpp:50]   --->   Operation 32 'load' 't_i_data' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 5 <SV = 3> <Delay = 1.23>
ST_5 : Operation 33 [1/2] (1.23ns)   --->   "%t_r_data = load i7 %OUT_temp_R_addr" [fft_shift.cpp:49]   --->   Operation 33 'load' 't_r_data' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_5 : Operation 34 [1/2] (1.23ns)   --->   "%t_i_data = load i7 %OUT_temp_I_addr" [fft_shift.cpp:50]   --->   Operation 34 'load' 't_i_data' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_5 : Operation 35 [1/1] (0.00ns)   --->   "%bitcast_ln303 = bitcast i32 %t_r_data"   --->   Operation 35 'bitcast' 'bitcast_ln303' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 36 [1/1] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A, i32 %OUT_R_V_data_V, i4 %OUT_R_V_keep_V, i4 %OUT_R_V_strb_V, i1 %OUT_R_V_last_V, i32 %bitcast_ln303, i4 15, i4 1, i1 1"   --->   Operation 36 'write' 'write_ln304' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "%bitcast_ln303_1 = bitcast i32 %t_i_data"   --->   Operation 37 'bitcast' 'bitcast_ln303_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A, i32 %OUT_I_V_data_V, i4 %OUT_I_V_keep_V, i4 %OUT_I_V_strb_V, i1 %OUT_I_V_last_V, i32 %bitcast_ln303_1, i4 15, i4 1, i1 1"   --->   Operation 38 'write' 'write_ln304' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 6 <SV = 4> <Delay = 0.00>
ST_6 : Operation 39 [1/1] (0.00ns)   --->   "%ret_ln53 = ret" [fft_shift.cpp:53]   --->   Operation 39 'ret' 'ret_ln53' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ OUT_temp_R]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ OUT_temp_I]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ OUT_R_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ OUT_R_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ OUT_R_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ OUT_R_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ OUT_I_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ OUT_I_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ OUT_I_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ OUT_I_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0 (specinterface    ) [ 0000000]
specinterface_ln0 (specinterface    ) [ 0000000]
br_ln39           (br               ) [ 0111000]
i                 (phi              ) [ 0010000]
add_ln39          (add              ) [ 0111000]
specpipeline_ln0  (specpipeline     ) [ 0000000]
icmp_ln39         (icmp             ) [ 0011000]
empty             (speclooptripcount) [ 0000000]
br_ln39           (br               ) [ 0000000]
i_cast            (zext             ) [ 0000000]
OUT_temp_R_addr_1 (getelementptr    ) [ 0011000]
OUT_temp_I_addr_1 (getelementptr    ) [ 0011000]
specloopname_ln39 (specloopname     ) [ 0000000]
t_r_data_1        (load             ) [ 0000000]
t_i_data_1        (load             ) [ 0000000]
bitcast_ln303_2   (bitcast          ) [ 0000000]
write_ln304       (write            ) [ 0000000]
bitcast_ln303_3   (bitcast          ) [ 0000000]
write_ln304       (write            ) [ 0000000]
br_ln0            (br               ) [ 0111000]
OUT_temp_R_addr   (getelementptr    ) [ 0000010]
OUT_temp_I_addr   (getelementptr    ) [ 0000010]
t_r_data          (load             ) [ 0000000]
t_i_data          (load             ) [ 0000000]
bitcast_ln303     (bitcast          ) [ 0000000]
write_ln304       (write            ) [ 0000000]
bitcast_ln303_1   (bitcast          ) [ 0000000]
write_ln304       (write            ) [ 0000000]
ret_ln53          (ret              ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="OUT_temp_R">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUT_temp_R"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="OUT_temp_I">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUT_temp_I"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="OUT_R_V_data_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUT_R_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="OUT_R_V_keep_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUT_R_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="OUT_R_V_strb_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUT_R_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="OUT_R_V_last_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUT_R_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="OUT_I_V_data_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUT_I_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="OUT_I_V_keep_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUT_I_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="OUT_I_V_strb_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUT_I_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="OUT_I_V_last_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUT_I_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1004" name="grp_write_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="0" slack="0"/>
<pin id="66" dir="0" index="1" bw="32" slack="0"/>
<pin id="67" dir="0" index="2" bw="4" slack="0"/>
<pin id="68" dir="0" index="3" bw="4" slack="0"/>
<pin id="69" dir="0" index="4" bw="1" slack="0"/>
<pin id="70" dir="0" index="5" bw="32" slack="0"/>
<pin id="71" dir="0" index="6" bw="1" slack="0"/>
<pin id="72" dir="0" index="7" bw="1" slack="0"/>
<pin id="73" dir="0" index="8" bw="1" slack="0"/>
<pin id="74" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln304/3 write_ln304/5 "/>
</bind>
</comp>

<comp id="83" class="1004" name="grp_write_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="0" slack="0"/>
<pin id="85" dir="0" index="1" bw="32" slack="0"/>
<pin id="86" dir="0" index="2" bw="4" slack="0"/>
<pin id="87" dir="0" index="3" bw="4" slack="0"/>
<pin id="88" dir="0" index="4" bw="1" slack="0"/>
<pin id="89" dir="0" index="5" bw="32" slack="0"/>
<pin id="90" dir="0" index="6" bw="1" slack="0"/>
<pin id="91" dir="0" index="7" bw="1" slack="0"/>
<pin id="92" dir="0" index="8" bw="1" slack="0"/>
<pin id="93" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln304/3 write_ln304/5 "/>
</bind>
</comp>

<comp id="104" class="1004" name="OUT_temp_R_addr_1_gep_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="0"/>
<pin id="106" dir="0" index="1" bw="1" slack="0"/>
<pin id="107" dir="0" index="2" bw="7" slack="0"/>
<pin id="108" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="OUT_temp_R_addr_1/2 "/>
</bind>
</comp>

<comp id="111" class="1004" name="grp_access_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="7" slack="0"/>
<pin id="113" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="114" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="115" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t_r_data_1/2 t_r_data/4 "/>
</bind>
</comp>

<comp id="117" class="1004" name="OUT_temp_I_addr_1_gep_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="32" slack="0"/>
<pin id="119" dir="0" index="1" bw="1" slack="0"/>
<pin id="120" dir="0" index="2" bw="7" slack="0"/>
<pin id="121" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="OUT_temp_I_addr_1/2 "/>
</bind>
</comp>

<comp id="124" class="1004" name="grp_access_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="7" slack="0"/>
<pin id="126" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="127" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="128" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t_i_data_1/2 t_i_data/4 "/>
</bind>
</comp>

<comp id="130" class="1004" name="OUT_temp_R_addr_gep_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="0"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="0" index="2" bw="8" slack="0"/>
<pin id="134" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="OUT_temp_R_addr/4 "/>
</bind>
</comp>

<comp id="139" class="1004" name="OUT_temp_I_addr_gep_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="32" slack="0"/>
<pin id="141" dir="0" index="1" bw="1" slack="0"/>
<pin id="142" dir="0" index="2" bw="8" slack="0"/>
<pin id="143" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="OUT_temp_I_addr/4 "/>
</bind>
</comp>

<comp id="148" class="1005" name="i_reg_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="7" slack="1"/>
<pin id="150" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="152" class="1004" name="i_phi_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="7" slack="0"/>
<pin id="154" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="155" dir="0" index="2" bw="1" slack="1"/>
<pin id="156" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="157" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="159" class="1004" name="add_ln39_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="7" slack="0"/>
<pin id="161" dir="0" index="1" bw="1" slack="0"/>
<pin id="162" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln39/2 "/>
</bind>
</comp>

<comp id="165" class="1004" name="icmp_ln39_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="7" slack="0"/>
<pin id="167" dir="0" index="1" bw="1" slack="0"/>
<pin id="168" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln39/2 "/>
</bind>
</comp>

<comp id="171" class="1004" name="i_cast_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="7" slack="0"/>
<pin id="173" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast/2 "/>
</bind>
</comp>

<comp id="177" class="1004" name="bitcast_ln303_2_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="32" slack="0"/>
<pin id="179" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln303_2/3 "/>
</bind>
</comp>

<comp id="182" class="1004" name="bitcast_ln303_3_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="32" slack="0"/>
<pin id="184" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln303_3/3 "/>
</bind>
</comp>

<comp id="187" class="1004" name="bitcast_ln303_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="32" slack="0"/>
<pin id="189" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln303/5 "/>
</bind>
</comp>

<comp id="192" class="1004" name="bitcast_ln303_1_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="0"/>
<pin id="194" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln303_1/5 "/>
</bind>
</comp>

<comp id="197" class="1005" name="add_ln39_reg_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="7" slack="0"/>
<pin id="199" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="add_ln39 "/>
</bind>
</comp>

<comp id="202" class="1005" name="icmp_ln39_reg_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="1"/>
<pin id="204" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln39 "/>
</bind>
</comp>

<comp id="206" class="1005" name="OUT_temp_R_addr_1_reg_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="7" slack="1"/>
<pin id="208" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="OUT_temp_R_addr_1 "/>
</bind>
</comp>

<comp id="211" class="1005" name="OUT_temp_I_addr_1_reg_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="7" slack="1"/>
<pin id="213" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="OUT_temp_I_addr_1 "/>
</bind>
</comp>

<comp id="216" class="1005" name="OUT_temp_R_addr_reg_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="7" slack="1"/>
<pin id="218" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="OUT_temp_R_addr "/>
</bind>
</comp>

<comp id="221" class="1005" name="OUT_temp_I_addr_reg_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="7" slack="1"/>
<pin id="223" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="OUT_temp_I_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="75"><net_src comp="54" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="76"><net_src comp="4" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="77"><net_src comp="6" pin="0"/><net_sink comp="64" pin=2"/></net>

<net id="78"><net_src comp="8" pin="0"/><net_sink comp="64" pin=3"/></net>

<net id="79"><net_src comp="10" pin="0"/><net_sink comp="64" pin=4"/></net>

<net id="80"><net_src comp="56" pin="0"/><net_sink comp="64" pin=6"/></net>

<net id="81"><net_src comp="58" pin="0"/><net_sink comp="64" pin=7"/></net>

<net id="82"><net_src comp="60" pin="0"/><net_sink comp="64" pin=8"/></net>

<net id="94"><net_src comp="54" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="95"><net_src comp="12" pin="0"/><net_sink comp="83" pin=1"/></net>

<net id="96"><net_src comp="14" pin="0"/><net_sink comp="83" pin=2"/></net>

<net id="97"><net_src comp="16" pin="0"/><net_sink comp="83" pin=3"/></net>

<net id="98"><net_src comp="18" pin="0"/><net_sink comp="83" pin=4"/></net>

<net id="99"><net_src comp="56" pin="0"/><net_sink comp="83" pin=6"/></net>

<net id="100"><net_src comp="58" pin="0"/><net_sink comp="83" pin=7"/></net>

<net id="101"><net_src comp="60" pin="0"/><net_sink comp="83" pin=8"/></net>

<net id="102"><net_src comp="62" pin="0"/><net_sink comp="64" pin=8"/></net>

<net id="103"><net_src comp="62" pin="0"/><net_sink comp="83" pin=8"/></net>

<net id="109"><net_src comp="0" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="48" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="116"><net_src comp="104" pin="3"/><net_sink comp="111" pin=0"/></net>

<net id="122"><net_src comp="2" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="123"><net_src comp="48" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="129"><net_src comp="117" pin="3"/><net_sink comp="124" pin=0"/></net>

<net id="135"><net_src comp="0" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="48" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="137"><net_src comp="46" pin="0"/><net_sink comp="130" pin=2"/></net>

<net id="138"><net_src comp="130" pin="3"/><net_sink comp="111" pin=0"/></net>

<net id="144"><net_src comp="2" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="145"><net_src comp="48" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="146"><net_src comp="46" pin="0"/><net_sink comp="139" pin=2"/></net>

<net id="147"><net_src comp="139" pin="3"/><net_sink comp="124" pin=0"/></net>

<net id="151"><net_src comp="30" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="158"><net_src comp="148" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="163"><net_src comp="152" pin="4"/><net_sink comp="159" pin=0"/></net>

<net id="164"><net_src comp="32" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="169"><net_src comp="152" pin="4"/><net_sink comp="165" pin=0"/></net>

<net id="170"><net_src comp="42" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="174"><net_src comp="152" pin="4"/><net_sink comp="171" pin=0"/></net>

<net id="175"><net_src comp="171" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="176"><net_src comp="171" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="180"><net_src comp="111" pin="3"/><net_sink comp="177" pin=0"/></net>

<net id="181"><net_src comp="177" pin="1"/><net_sink comp="64" pin=5"/></net>

<net id="185"><net_src comp="124" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="186"><net_src comp="182" pin="1"/><net_sink comp="83" pin=5"/></net>

<net id="190"><net_src comp="111" pin="3"/><net_sink comp="187" pin=0"/></net>

<net id="191"><net_src comp="187" pin="1"/><net_sink comp="64" pin=5"/></net>

<net id="195"><net_src comp="124" pin="3"/><net_sink comp="192" pin=0"/></net>

<net id="196"><net_src comp="192" pin="1"/><net_sink comp="83" pin=5"/></net>

<net id="200"><net_src comp="159" pin="2"/><net_sink comp="197" pin=0"/></net>

<net id="201"><net_src comp="197" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="205"><net_src comp="165" pin="2"/><net_sink comp="202" pin=0"/></net>

<net id="209"><net_src comp="104" pin="3"/><net_sink comp="206" pin=0"/></net>

<net id="210"><net_src comp="206" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="214"><net_src comp="117" pin="3"/><net_sink comp="211" pin=0"/></net>

<net id="215"><net_src comp="211" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="219"><net_src comp="130" pin="3"/><net_sink comp="216" pin=0"/></net>

<net id="220"><net_src comp="216" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="224"><net_src comp="139" pin="3"/><net_sink comp="221" pin=0"/></net>

<net id="225"><net_src comp="221" pin="1"/><net_sink comp="124" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: OUT_R_V_data_V | {3 5 }
	Port: OUT_R_V_keep_V | {3 5 }
	Port: OUT_R_V_strb_V | {3 5 }
	Port: OUT_R_V_last_V | {3 5 }
	Port: OUT_I_V_data_V | {3 5 }
	Port: OUT_I_V_keep_V | {3 5 }
	Port: OUT_I_V_strb_V | {3 5 }
	Port: OUT_I_V_last_V | {3 5 }
 - Input state : 
	Port: copy_output : OUT_temp_R | {2 3 4 5 }
	Port: copy_output : OUT_temp_I | {2 3 4 5 }
  - Chain level:
	State 1
	State 2
		add_ln39 : 1
		icmp_ln39 : 1
		br_ln39 : 2
		i_cast : 1
		OUT_temp_R_addr_1 : 2
		t_r_data_1 : 3
		OUT_temp_I_addr_1 : 2
		t_i_data_1 : 3
	State 3
		bitcast_ln303_2 : 1
		write_ln304 : 2
		bitcast_ln303_3 : 1
		write_ln304 : 2
	State 4
		t_r_data : 1
		t_i_data : 1
	State 5
		bitcast_ln303 : 1
		write_ln304 : 2
		bitcast_ln303_1 : 1
		write_ln304 : 2
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------|---------|---------|
| Operation|  Functional Unit |    FF   |   LUT   |
|----------|------------------|---------|---------|
|    add   |  add_ln39_fu_159 |    0    |    14   |
|----------|------------------|---------|---------|
|   icmp   | icmp_ln39_fu_165 |    0    |    10   |
|----------|------------------|---------|---------|
|   write  |  grp_write_fu_64 |    0    |    0    |
|          |  grp_write_fu_83 |    0    |    0    |
|----------|------------------|---------|---------|
|   zext   |   i_cast_fu_171  |    0    |    0    |
|----------|------------------|---------|---------|
|   Total  |                  |    0    |    24   |
|----------|------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|OUT_temp_I_addr_1_reg_211|    7   |
| OUT_temp_I_addr_reg_221 |    7   |
|OUT_temp_R_addr_1_reg_206|    7   |
| OUT_temp_R_addr_reg_216 |    7   |
|     add_ln39_reg_197    |    7   |
|        i_reg_148        |    7   |
|    icmp_ln39_reg_202    |    1   |
+-------------------------+--------+
|          Total          |   43   |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_64  |  p5  |   2  |  32  |   64   ||    9    |
|  grp_write_fu_64  |  p8  |   2  |   1  |    2   |
|  grp_write_fu_83  |  p5  |   2  |  32  |   64   ||    9    |
|  grp_write_fu_83  |  p8  |   2  |   1  |    2   |
| grp_access_fu_111 |  p0  |   4  |   7  |   28   ||    20   |
| grp_access_fu_124 |  p0  |   4  |   7  |   28   ||    20   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   188  ||  2.758  ||    58   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   24   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    2   |    -   |   58   |
|  Register |    -   |   43   |    -   |
+-----------+--------+--------+--------+
|   Total   |    2   |   43   |   82   |
+-----------+--------+--------+--------+
