-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2019.1
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity qrf_top is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    A_M_real_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    A_M_real_ce0 : OUT STD_LOGIC;
    A_M_real_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    A_M_real_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    A_M_real_we0 : OUT STD_LOGIC;
    A_M_real_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
    A_M_real_ce1 : OUT STD_LOGIC;
    A_M_real_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    A_M_real_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    A_M_real_we1 : OUT STD_LOGIC;
    A_M_imag_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    A_M_imag_ce0 : OUT STD_LOGIC;
    A_M_imag_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    A_M_imag_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    A_M_imag_we0 : OUT STD_LOGIC;
    A_M_imag_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
    A_M_imag_ce1 : OUT STD_LOGIC;
    A_M_imag_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    A_M_imag_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    A_M_imag_we1 : OUT STD_LOGIC;
    Q_M_real_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    Q_M_real_ce0 : OUT STD_LOGIC;
    Q_M_real_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    Q_M_real_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    Q_M_real_we0 : OUT STD_LOGIC;
    Q_M_real_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
    Q_M_real_ce1 : OUT STD_LOGIC;
    Q_M_real_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    Q_M_real_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    Q_M_real_we1 : OUT STD_LOGIC;
    Q_M_imag_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    Q_M_imag_ce0 : OUT STD_LOGIC;
    Q_M_imag_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    Q_M_imag_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    Q_M_imag_we0 : OUT STD_LOGIC;
    Q_M_imag_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
    Q_M_imag_ce1 : OUT STD_LOGIC;
    Q_M_imag_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    Q_M_imag_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    Q_M_imag_we1 : OUT STD_LOGIC;
    R_M_real_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    R_M_real_ce0 : OUT STD_LOGIC;
    R_M_real_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    R_M_real_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    R_M_real_we0 : OUT STD_LOGIC;
    R_M_real_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
    R_M_real_ce1 : OUT STD_LOGIC;
    R_M_real_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    R_M_real_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    R_M_real_we1 : OUT STD_LOGIC;
    R_M_imag_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    R_M_imag_ce0 : OUT STD_LOGIC;
    R_M_imag_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    R_M_imag_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    R_M_imag_we0 : OUT STD_LOGIC;
    R_M_imag_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
    R_M_imag_ce1 : OUT STD_LOGIC;
    R_M_imag_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    R_M_imag_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    R_M_imag_we1 : OUT STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC );
end;


architecture behav of qrf_top is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_boolean_1 : BOOLEAN := true;

    signal Qi_M_real_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal Qi_M_real_i_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal Qi_M_real_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal Qi_M_real_t_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal Qi_M_imag_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal Qi_M_imag_i_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal Qi_M_imag_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal Qi_M_imag_t_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal Ri_M_real_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal Ri_M_real_i_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal Ri_M_real_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal Ri_M_real_t_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal Ri_M_imag_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal Ri_M_imag_i_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal Ri_M_imag_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal Ri_M_imag_t_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal qrf_top_Loop_1_proc3_U0_ap_start : STD_LOGIC;
    signal qrf_top_Loop_1_proc3_U0_ap_done : STD_LOGIC;
    signal qrf_top_Loop_1_proc3_U0_ap_continue : STD_LOGIC;
    signal qrf_top_Loop_1_proc3_U0_ap_idle : STD_LOGIC;
    signal qrf_top_Loop_1_proc3_U0_ap_ready : STD_LOGIC;
    signal qrf_top_Loop_1_proc3_U0_Qi_M_real_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal qrf_top_Loop_1_proc3_U0_Qi_M_real_ce0 : STD_LOGIC;
    signal qrf_top_Loop_1_proc3_U0_Qi_M_real_we0 : STD_LOGIC;
    signal qrf_top_Loop_1_proc3_U0_Qi_M_real_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal qrf_top_Loop_1_proc3_U0_Qi_M_real_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal qrf_top_Loop_1_proc3_U0_Qi_M_real_ce1 : STD_LOGIC;
    signal qrf_top_Loop_1_proc3_U0_Qi_M_real_we1 : STD_LOGIC;
    signal qrf_top_Loop_1_proc3_U0_Qi_M_real_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal qrf_top_Loop_1_proc3_U0_Qi_M_imag_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal qrf_top_Loop_1_proc3_U0_Qi_M_imag_ce0 : STD_LOGIC;
    signal qrf_top_Loop_1_proc3_U0_Qi_M_imag_we0 : STD_LOGIC;
    signal qrf_top_Loop_1_proc3_U0_Qi_M_imag_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal qrf_top_Loop_1_proc3_U0_Qi_M_imag_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal qrf_top_Loop_1_proc3_U0_Qi_M_imag_ce1 : STD_LOGIC;
    signal qrf_top_Loop_1_proc3_U0_Qi_M_imag_we1 : STD_LOGIC;
    signal qrf_top_Loop_1_proc3_U0_Qi_M_imag_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal qrf_top_Loop_1_proc3_U0_Ri_M_real_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal qrf_top_Loop_1_proc3_U0_Ri_M_real_ce0 : STD_LOGIC;
    signal qrf_top_Loop_1_proc3_U0_Ri_M_real_we0 : STD_LOGIC;
    signal qrf_top_Loop_1_proc3_U0_Ri_M_real_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal qrf_top_Loop_1_proc3_U0_Ri_M_real_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal qrf_top_Loop_1_proc3_U0_Ri_M_real_ce1 : STD_LOGIC;
    signal qrf_top_Loop_1_proc3_U0_Ri_M_real_we1 : STD_LOGIC;
    signal qrf_top_Loop_1_proc3_U0_Ri_M_real_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal qrf_top_Loop_1_proc3_U0_Ri_M_imag_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal qrf_top_Loop_1_proc3_U0_Ri_M_imag_ce0 : STD_LOGIC;
    signal qrf_top_Loop_1_proc3_U0_Ri_M_imag_we0 : STD_LOGIC;
    signal qrf_top_Loop_1_proc3_U0_Ri_M_imag_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal qrf_top_Loop_1_proc3_U0_Ri_M_imag_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal qrf_top_Loop_1_proc3_U0_Ri_M_imag_ce1 : STD_LOGIC;
    signal qrf_top_Loop_1_proc3_U0_Ri_M_imag_we1 : STD_LOGIC;
    signal qrf_top_Loop_1_proc3_U0_Ri_M_imag_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal qrf_top_Loop_1_proc3_U0_A_M_real_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal qrf_top_Loop_1_proc3_U0_A_M_real_ce0 : STD_LOGIC;
    signal qrf_top_Loop_1_proc3_U0_A_M_imag_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal qrf_top_Loop_1_proc3_U0_A_M_imag_ce0 : STD_LOGIC;
    signal ap_channel_done_Ri_M_imag : STD_LOGIC;
    signal qrf_top_Loop_1_proc3_U0_Ri_M_imag_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_Ri_M_imag : STD_LOGIC := '0';
    signal ap_sync_channel_write_Ri_M_imag : STD_LOGIC;
    signal ap_channel_done_Ri_M_real : STD_LOGIC;
    signal qrf_top_Loop_1_proc3_U0_Ri_M_real_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_Ri_M_real : STD_LOGIC := '0';
    signal ap_sync_channel_write_Ri_M_real : STD_LOGIC;
    signal ap_channel_done_Qi_M_imag : STD_LOGIC;
    signal qrf_top_Loop_1_proc3_U0_Qi_M_imag_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_Qi_M_imag : STD_LOGIC := '0';
    signal ap_sync_channel_write_Qi_M_imag : STD_LOGIC;
    signal ap_channel_done_Qi_M_real : STD_LOGIC;
    signal qrf_top_Loop_1_proc3_U0_Qi_M_real_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_Qi_M_real : STD_LOGIC := '0';
    signal ap_sync_channel_write_Qi_M_real : STD_LOGIC;
    signal qrf_top_Loop_qrf_out_U0_ap_start : STD_LOGIC;
    signal qrf_top_Loop_qrf_out_U0_ap_done : STD_LOGIC;
    signal qrf_top_Loop_qrf_out_U0_ap_continue : STD_LOGIC;
    signal qrf_top_Loop_qrf_out_U0_ap_idle : STD_LOGIC;
    signal qrf_top_Loop_qrf_out_U0_ap_ready : STD_LOGIC;
    signal qrf_top_Loop_qrf_out_U0_R_M_real_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal qrf_top_Loop_qrf_out_U0_R_M_real_ce0 : STD_LOGIC;
    signal qrf_top_Loop_qrf_out_U0_R_M_real_we0 : STD_LOGIC;
    signal qrf_top_Loop_qrf_out_U0_R_M_real_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal qrf_top_Loop_qrf_out_U0_Ri_M_real_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal qrf_top_Loop_qrf_out_U0_Ri_M_real_ce0 : STD_LOGIC;
    signal qrf_top_Loop_qrf_out_U0_R_M_imag_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal qrf_top_Loop_qrf_out_U0_R_M_imag_ce0 : STD_LOGIC;
    signal qrf_top_Loop_qrf_out_U0_R_M_imag_we0 : STD_LOGIC;
    signal qrf_top_Loop_qrf_out_U0_R_M_imag_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal qrf_top_Loop_qrf_out_U0_Ri_M_imag_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal qrf_top_Loop_qrf_out_U0_Ri_M_imag_ce0 : STD_LOGIC;
    signal qrf_top_Loop_qrf_out_U0_Qi_M_real_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal qrf_top_Loop_qrf_out_U0_Qi_M_real_ce0 : STD_LOGIC;
    signal qrf_top_Loop_qrf_out_U0_Qi_M_imag_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal qrf_top_Loop_qrf_out_U0_Qi_M_imag_ce0 : STD_LOGIC;
    signal qrf_top_Loop_qrf_out_U0_Q_M_real_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal qrf_top_Loop_qrf_out_U0_Q_M_real_ce0 : STD_LOGIC;
    signal qrf_top_Loop_qrf_out_U0_Q_M_real_we0 : STD_LOGIC;
    signal qrf_top_Loop_qrf_out_U0_Q_M_real_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal qrf_top_Loop_qrf_out_U0_Q_M_imag_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal qrf_top_Loop_qrf_out_U0_Q_M_imag_ce0 : STD_LOGIC;
    signal qrf_top_Loop_qrf_out_U0_Q_M_imag_we0 : STD_LOGIC;
    signal qrf_top_Loop_qrf_out_U0_Q_M_imag_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sync_continue : STD_LOGIC;
    signal Qi_M_real_i_full_n : STD_LOGIC;
    signal Qi_M_real_t_empty_n : STD_LOGIC;
    signal Qi_M_imag_i_full_n : STD_LOGIC;
    signal Qi_M_imag_t_empty_n : STD_LOGIC;
    signal Ri_M_real_i_full_n : STD_LOGIC;
    signal Ri_M_real_t_empty_n : STD_LOGIC;
    signal Ri_M_imag_i_full_n : STD_LOGIC;
    signal Ri_M_imag_t_empty_n : STD_LOGIC;
    signal ap_sync_done : STD_LOGIC;
    signal ap_sync_ready : STD_LOGIC;
    signal qrf_top_Loop_1_proc3_U0_start_full_n : STD_LOGIC;
    signal qrf_top_Loop_1_proc3_U0_start_write : STD_LOGIC;
    signal qrf_top_Loop_qrf_out_U0_start_full_n : STD_LOGIC;
    signal qrf_top_Loop_qrf_out_U0_start_write : STD_LOGIC;

    component qrf_top_Loop_1_proc3 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        Qi_M_real_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        Qi_M_real_ce0 : OUT STD_LOGIC;
        Qi_M_real_we0 : OUT STD_LOGIC;
        Qi_M_real_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        Qi_M_real_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        Qi_M_real_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        Qi_M_real_ce1 : OUT STD_LOGIC;
        Qi_M_real_we1 : OUT STD_LOGIC;
        Qi_M_real_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        Qi_M_real_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        Qi_M_imag_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        Qi_M_imag_ce0 : OUT STD_LOGIC;
        Qi_M_imag_we0 : OUT STD_LOGIC;
        Qi_M_imag_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        Qi_M_imag_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        Qi_M_imag_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        Qi_M_imag_ce1 : OUT STD_LOGIC;
        Qi_M_imag_we1 : OUT STD_LOGIC;
        Qi_M_imag_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        Qi_M_imag_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        Ri_M_real_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        Ri_M_real_ce0 : OUT STD_LOGIC;
        Ri_M_real_we0 : OUT STD_LOGIC;
        Ri_M_real_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        Ri_M_real_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        Ri_M_real_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        Ri_M_real_ce1 : OUT STD_LOGIC;
        Ri_M_real_we1 : OUT STD_LOGIC;
        Ri_M_real_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        Ri_M_real_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        Ri_M_imag_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        Ri_M_imag_ce0 : OUT STD_LOGIC;
        Ri_M_imag_we0 : OUT STD_LOGIC;
        Ri_M_imag_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        Ri_M_imag_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        Ri_M_imag_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        Ri_M_imag_ce1 : OUT STD_LOGIC;
        Ri_M_imag_we1 : OUT STD_LOGIC;
        Ri_M_imag_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        Ri_M_imag_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_M_real_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        A_M_real_ce0 : OUT STD_LOGIC;
        A_M_real_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_M_imag_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        A_M_imag_ce0 : OUT STD_LOGIC;
        A_M_imag_q0 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component qrf_top_Loop_qrf_out IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        R_M_real_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        R_M_real_ce0 : OUT STD_LOGIC;
        R_M_real_we0 : OUT STD_LOGIC;
        R_M_real_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        Ri_M_real_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        Ri_M_real_ce0 : OUT STD_LOGIC;
        Ri_M_real_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        R_M_imag_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        R_M_imag_ce0 : OUT STD_LOGIC;
        R_M_imag_we0 : OUT STD_LOGIC;
        R_M_imag_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        Ri_M_imag_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        Ri_M_imag_ce0 : OUT STD_LOGIC;
        Ri_M_imag_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        Qi_M_real_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        Qi_M_real_ce0 : OUT STD_LOGIC;
        Qi_M_real_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        Qi_M_imag_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        Qi_M_imag_ce0 : OUT STD_LOGIC;
        Qi_M_imag_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        Q_M_real_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        Q_M_real_ce0 : OUT STD_LOGIC;
        Q_M_real_we0 : OUT STD_LOGIC;
        Q_M_real_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        Q_M_imag_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        Q_M_imag_ce0 : OUT STD_LOGIC;
        Q_M_imag_we0 : OUT STD_LOGIC;
        Q_M_imag_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component qrf_top_Qi_M_real IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        i_address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        i_ce0 : IN STD_LOGIC;
        i_we0 : IN STD_LOGIC;
        i_d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        i_q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        i_address1 : IN STD_LOGIC_VECTOR (3 downto 0);
        i_ce1 : IN STD_LOGIC;
        i_we1 : IN STD_LOGIC;
        i_d1 : IN STD_LOGIC_VECTOR (31 downto 0);
        i_q1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        t_address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        t_ce0 : IN STD_LOGIC;
        t_we0 : IN STD_LOGIC;
        t_d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        t_q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        t_address1 : IN STD_LOGIC_VECTOR (3 downto 0);
        t_ce1 : IN STD_LOGIC;
        t_we1 : IN STD_LOGIC;
        t_d1 : IN STD_LOGIC_VECTOR (31 downto 0);
        t_q1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        i_ce : IN STD_LOGIC;
        t_ce : IN STD_LOGIC;
        i_full_n : OUT STD_LOGIC;
        i_write : IN STD_LOGIC;
        t_empty_n : OUT STD_LOGIC;
        t_read : IN STD_LOGIC );
    end component;



begin
    Qi_M_real_U : component qrf_top_Qi_M_real
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => qrf_top_Loop_1_proc3_U0_Qi_M_real_address0,
        i_ce0 => qrf_top_Loop_1_proc3_U0_Qi_M_real_ce0,
        i_we0 => qrf_top_Loop_1_proc3_U0_Qi_M_real_we0,
        i_d0 => qrf_top_Loop_1_proc3_U0_Qi_M_real_d0,
        i_q0 => Qi_M_real_i_q0,
        i_address1 => qrf_top_Loop_1_proc3_U0_Qi_M_real_address1,
        i_ce1 => qrf_top_Loop_1_proc3_U0_Qi_M_real_ce1,
        i_we1 => qrf_top_Loop_1_proc3_U0_Qi_M_real_we1,
        i_d1 => qrf_top_Loop_1_proc3_U0_Qi_M_real_d1,
        i_q1 => Qi_M_real_i_q1,
        t_address0 => qrf_top_Loop_qrf_out_U0_Qi_M_real_address0,
        t_ce0 => qrf_top_Loop_qrf_out_U0_Qi_M_real_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => Qi_M_real_t_q0,
        t_address1 => ap_const_lv4_0,
        t_ce1 => ap_const_logic_0,
        t_we1 => ap_const_logic_0,
        t_d1 => ap_const_lv32_0,
        t_q1 => Qi_M_real_t_q1,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => Qi_M_real_i_full_n,
        i_write => ap_channel_done_Qi_M_real,
        t_empty_n => Qi_M_real_t_empty_n,
        t_read => qrf_top_Loop_qrf_out_U0_ap_ready);

    Qi_M_imag_U : component qrf_top_Qi_M_real
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => qrf_top_Loop_1_proc3_U0_Qi_M_imag_address0,
        i_ce0 => qrf_top_Loop_1_proc3_U0_Qi_M_imag_ce0,
        i_we0 => qrf_top_Loop_1_proc3_U0_Qi_M_imag_we0,
        i_d0 => qrf_top_Loop_1_proc3_U0_Qi_M_imag_d0,
        i_q0 => Qi_M_imag_i_q0,
        i_address1 => qrf_top_Loop_1_proc3_U0_Qi_M_imag_address1,
        i_ce1 => qrf_top_Loop_1_proc3_U0_Qi_M_imag_ce1,
        i_we1 => qrf_top_Loop_1_proc3_U0_Qi_M_imag_we1,
        i_d1 => qrf_top_Loop_1_proc3_U0_Qi_M_imag_d1,
        i_q1 => Qi_M_imag_i_q1,
        t_address0 => qrf_top_Loop_qrf_out_U0_Qi_M_imag_address0,
        t_ce0 => qrf_top_Loop_qrf_out_U0_Qi_M_imag_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => Qi_M_imag_t_q0,
        t_address1 => ap_const_lv4_0,
        t_ce1 => ap_const_logic_0,
        t_we1 => ap_const_logic_0,
        t_d1 => ap_const_lv32_0,
        t_q1 => Qi_M_imag_t_q1,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => Qi_M_imag_i_full_n,
        i_write => ap_channel_done_Qi_M_imag,
        t_empty_n => Qi_M_imag_t_empty_n,
        t_read => qrf_top_Loop_qrf_out_U0_ap_ready);

    Ri_M_real_U : component qrf_top_Qi_M_real
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => qrf_top_Loop_1_proc3_U0_Ri_M_real_address0,
        i_ce0 => qrf_top_Loop_1_proc3_U0_Ri_M_real_ce0,
        i_we0 => qrf_top_Loop_1_proc3_U0_Ri_M_real_we0,
        i_d0 => qrf_top_Loop_1_proc3_U0_Ri_M_real_d0,
        i_q0 => Ri_M_real_i_q0,
        i_address1 => qrf_top_Loop_1_proc3_U0_Ri_M_real_address1,
        i_ce1 => qrf_top_Loop_1_proc3_U0_Ri_M_real_ce1,
        i_we1 => qrf_top_Loop_1_proc3_U0_Ri_M_real_we1,
        i_d1 => qrf_top_Loop_1_proc3_U0_Ri_M_real_d1,
        i_q1 => Ri_M_real_i_q1,
        t_address0 => qrf_top_Loop_qrf_out_U0_Ri_M_real_address0,
        t_ce0 => qrf_top_Loop_qrf_out_U0_Ri_M_real_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => Ri_M_real_t_q0,
        t_address1 => ap_const_lv4_0,
        t_ce1 => ap_const_logic_0,
        t_we1 => ap_const_logic_0,
        t_d1 => ap_const_lv32_0,
        t_q1 => Ri_M_real_t_q1,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => Ri_M_real_i_full_n,
        i_write => ap_channel_done_Ri_M_real,
        t_empty_n => Ri_M_real_t_empty_n,
        t_read => qrf_top_Loop_qrf_out_U0_ap_ready);

    Ri_M_imag_U : component qrf_top_Qi_M_real
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => qrf_top_Loop_1_proc3_U0_Ri_M_imag_address0,
        i_ce0 => qrf_top_Loop_1_proc3_U0_Ri_M_imag_ce0,
        i_we0 => qrf_top_Loop_1_proc3_U0_Ri_M_imag_we0,
        i_d0 => qrf_top_Loop_1_proc3_U0_Ri_M_imag_d0,
        i_q0 => Ri_M_imag_i_q0,
        i_address1 => qrf_top_Loop_1_proc3_U0_Ri_M_imag_address1,
        i_ce1 => qrf_top_Loop_1_proc3_U0_Ri_M_imag_ce1,
        i_we1 => qrf_top_Loop_1_proc3_U0_Ri_M_imag_we1,
        i_d1 => qrf_top_Loop_1_proc3_U0_Ri_M_imag_d1,
        i_q1 => Ri_M_imag_i_q1,
        t_address0 => qrf_top_Loop_qrf_out_U0_Ri_M_imag_address0,
        t_ce0 => qrf_top_Loop_qrf_out_U0_Ri_M_imag_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => Ri_M_imag_t_q0,
        t_address1 => ap_const_lv4_0,
        t_ce1 => ap_const_logic_0,
        t_we1 => ap_const_logic_0,
        t_d1 => ap_const_lv32_0,
        t_q1 => Ri_M_imag_t_q1,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => Ri_M_imag_i_full_n,
        i_write => ap_channel_done_Ri_M_imag,
        t_empty_n => Ri_M_imag_t_empty_n,
        t_read => qrf_top_Loop_qrf_out_U0_ap_ready);

    qrf_top_Loop_1_proc3_U0 : component qrf_top_Loop_1_proc3
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => qrf_top_Loop_1_proc3_U0_ap_start,
        ap_done => qrf_top_Loop_1_proc3_U0_ap_done,
        ap_continue => qrf_top_Loop_1_proc3_U0_ap_continue,
        ap_idle => qrf_top_Loop_1_proc3_U0_ap_idle,
        ap_ready => qrf_top_Loop_1_proc3_U0_ap_ready,
        Qi_M_real_address0 => qrf_top_Loop_1_proc3_U0_Qi_M_real_address0,
        Qi_M_real_ce0 => qrf_top_Loop_1_proc3_U0_Qi_M_real_ce0,
        Qi_M_real_we0 => qrf_top_Loop_1_proc3_U0_Qi_M_real_we0,
        Qi_M_real_d0 => qrf_top_Loop_1_proc3_U0_Qi_M_real_d0,
        Qi_M_real_q0 => Qi_M_real_i_q0,
        Qi_M_real_address1 => qrf_top_Loop_1_proc3_U0_Qi_M_real_address1,
        Qi_M_real_ce1 => qrf_top_Loop_1_proc3_U0_Qi_M_real_ce1,
        Qi_M_real_we1 => qrf_top_Loop_1_proc3_U0_Qi_M_real_we1,
        Qi_M_real_d1 => qrf_top_Loop_1_proc3_U0_Qi_M_real_d1,
        Qi_M_real_q1 => Qi_M_real_i_q1,
        Qi_M_imag_address0 => qrf_top_Loop_1_proc3_U0_Qi_M_imag_address0,
        Qi_M_imag_ce0 => qrf_top_Loop_1_proc3_U0_Qi_M_imag_ce0,
        Qi_M_imag_we0 => qrf_top_Loop_1_proc3_U0_Qi_M_imag_we0,
        Qi_M_imag_d0 => qrf_top_Loop_1_proc3_U0_Qi_M_imag_d0,
        Qi_M_imag_q0 => Qi_M_imag_i_q0,
        Qi_M_imag_address1 => qrf_top_Loop_1_proc3_U0_Qi_M_imag_address1,
        Qi_M_imag_ce1 => qrf_top_Loop_1_proc3_U0_Qi_M_imag_ce1,
        Qi_M_imag_we1 => qrf_top_Loop_1_proc3_U0_Qi_M_imag_we1,
        Qi_M_imag_d1 => qrf_top_Loop_1_proc3_U0_Qi_M_imag_d1,
        Qi_M_imag_q1 => Qi_M_imag_i_q1,
        Ri_M_real_address0 => qrf_top_Loop_1_proc3_U0_Ri_M_real_address0,
        Ri_M_real_ce0 => qrf_top_Loop_1_proc3_U0_Ri_M_real_ce0,
        Ri_M_real_we0 => qrf_top_Loop_1_proc3_U0_Ri_M_real_we0,
        Ri_M_real_d0 => qrf_top_Loop_1_proc3_U0_Ri_M_real_d0,
        Ri_M_real_q0 => Ri_M_real_i_q0,
        Ri_M_real_address1 => qrf_top_Loop_1_proc3_U0_Ri_M_real_address1,
        Ri_M_real_ce1 => qrf_top_Loop_1_proc3_U0_Ri_M_real_ce1,
        Ri_M_real_we1 => qrf_top_Loop_1_proc3_U0_Ri_M_real_we1,
        Ri_M_real_d1 => qrf_top_Loop_1_proc3_U0_Ri_M_real_d1,
        Ri_M_real_q1 => Ri_M_real_i_q1,
        Ri_M_imag_address0 => qrf_top_Loop_1_proc3_U0_Ri_M_imag_address0,
        Ri_M_imag_ce0 => qrf_top_Loop_1_proc3_U0_Ri_M_imag_ce0,
        Ri_M_imag_we0 => qrf_top_Loop_1_proc3_U0_Ri_M_imag_we0,
        Ri_M_imag_d0 => qrf_top_Loop_1_proc3_U0_Ri_M_imag_d0,
        Ri_M_imag_q0 => Ri_M_imag_i_q0,
        Ri_M_imag_address1 => qrf_top_Loop_1_proc3_U0_Ri_M_imag_address1,
        Ri_M_imag_ce1 => qrf_top_Loop_1_proc3_U0_Ri_M_imag_ce1,
        Ri_M_imag_we1 => qrf_top_Loop_1_proc3_U0_Ri_M_imag_we1,
        Ri_M_imag_d1 => qrf_top_Loop_1_proc3_U0_Ri_M_imag_d1,
        Ri_M_imag_q1 => Ri_M_imag_i_q1,
        A_M_real_address0 => qrf_top_Loop_1_proc3_U0_A_M_real_address0,
        A_M_real_ce0 => qrf_top_Loop_1_proc3_U0_A_M_real_ce0,
        A_M_real_q0 => A_M_real_q0,
        A_M_imag_address0 => qrf_top_Loop_1_proc3_U0_A_M_imag_address0,
        A_M_imag_ce0 => qrf_top_Loop_1_proc3_U0_A_M_imag_ce0,
        A_M_imag_q0 => A_M_imag_q0);

    qrf_top_Loop_qrf_out_U0 : component qrf_top_Loop_qrf_out
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => qrf_top_Loop_qrf_out_U0_ap_start,
        ap_done => qrf_top_Loop_qrf_out_U0_ap_done,
        ap_continue => qrf_top_Loop_qrf_out_U0_ap_continue,
        ap_idle => qrf_top_Loop_qrf_out_U0_ap_idle,
        ap_ready => qrf_top_Loop_qrf_out_U0_ap_ready,
        R_M_real_address0 => qrf_top_Loop_qrf_out_U0_R_M_real_address0,
        R_M_real_ce0 => qrf_top_Loop_qrf_out_U0_R_M_real_ce0,
        R_M_real_we0 => qrf_top_Loop_qrf_out_U0_R_M_real_we0,
        R_M_real_d0 => qrf_top_Loop_qrf_out_U0_R_M_real_d0,
        Ri_M_real_address0 => qrf_top_Loop_qrf_out_U0_Ri_M_real_address0,
        Ri_M_real_ce0 => qrf_top_Loop_qrf_out_U0_Ri_M_real_ce0,
        Ri_M_real_q0 => Ri_M_real_t_q0,
        R_M_imag_address0 => qrf_top_Loop_qrf_out_U0_R_M_imag_address0,
        R_M_imag_ce0 => qrf_top_Loop_qrf_out_U0_R_M_imag_ce0,
        R_M_imag_we0 => qrf_top_Loop_qrf_out_U0_R_M_imag_we0,
        R_M_imag_d0 => qrf_top_Loop_qrf_out_U0_R_M_imag_d0,
        Ri_M_imag_address0 => qrf_top_Loop_qrf_out_U0_Ri_M_imag_address0,
        Ri_M_imag_ce0 => qrf_top_Loop_qrf_out_U0_Ri_M_imag_ce0,
        Ri_M_imag_q0 => Ri_M_imag_t_q0,
        Qi_M_real_address0 => qrf_top_Loop_qrf_out_U0_Qi_M_real_address0,
        Qi_M_real_ce0 => qrf_top_Loop_qrf_out_U0_Qi_M_real_ce0,
        Qi_M_real_q0 => Qi_M_real_t_q0,
        Qi_M_imag_address0 => qrf_top_Loop_qrf_out_U0_Qi_M_imag_address0,
        Qi_M_imag_ce0 => qrf_top_Loop_qrf_out_U0_Qi_M_imag_ce0,
        Qi_M_imag_q0 => Qi_M_imag_t_q0,
        Q_M_real_address0 => qrf_top_Loop_qrf_out_U0_Q_M_real_address0,
        Q_M_real_ce0 => qrf_top_Loop_qrf_out_U0_Q_M_real_ce0,
        Q_M_real_we0 => qrf_top_Loop_qrf_out_U0_Q_M_real_we0,
        Q_M_real_d0 => qrf_top_Loop_qrf_out_U0_Q_M_real_d0,
        Q_M_imag_address0 => qrf_top_Loop_qrf_out_U0_Q_M_imag_address0,
        Q_M_imag_ce0 => qrf_top_Loop_qrf_out_U0_Q_M_imag_ce0,
        Q_M_imag_we0 => qrf_top_Loop_qrf_out_U0_Q_M_imag_we0,
        Q_M_imag_d0 => qrf_top_Loop_qrf_out_U0_Q_M_imag_d0);





    ap_sync_reg_channel_write_Qi_M_imag_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_Qi_M_imag <= ap_const_logic_0;
            else
                if (((qrf_top_Loop_1_proc3_U0_ap_done and qrf_top_Loop_1_proc3_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_Qi_M_imag <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_Qi_M_imag <= ap_sync_channel_write_Qi_M_imag;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_Qi_M_real_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_Qi_M_real <= ap_const_logic_0;
            else
                if (((qrf_top_Loop_1_proc3_U0_ap_done and qrf_top_Loop_1_proc3_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_Qi_M_real <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_Qi_M_real <= ap_sync_channel_write_Qi_M_real;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_Ri_M_imag_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_Ri_M_imag <= ap_const_logic_0;
            else
                if (((qrf_top_Loop_1_proc3_U0_ap_done and qrf_top_Loop_1_proc3_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_Ri_M_imag <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_Ri_M_imag <= ap_sync_channel_write_Ri_M_imag;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_Ri_M_real_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_Ri_M_real <= ap_const_logic_0;
            else
                if (((qrf_top_Loop_1_proc3_U0_ap_done and qrf_top_Loop_1_proc3_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_Ri_M_real <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_Ri_M_real <= ap_sync_channel_write_Ri_M_real;
                end if; 
            end if;
        end if;
    end process;

    A_M_imag_address0 <= qrf_top_Loop_1_proc3_U0_A_M_imag_address0;
    A_M_imag_address1 <= ap_const_lv4_0;
    A_M_imag_ce0 <= qrf_top_Loop_1_proc3_U0_A_M_imag_ce0;
    A_M_imag_ce1 <= ap_const_logic_0;
    A_M_imag_d0 <= ap_const_lv32_0;
    A_M_imag_d1 <= ap_const_lv32_0;
    A_M_imag_we0 <= ap_const_logic_0;
    A_M_imag_we1 <= ap_const_logic_0;
    A_M_real_address0 <= qrf_top_Loop_1_proc3_U0_A_M_real_address0;
    A_M_real_address1 <= ap_const_lv4_0;
    A_M_real_ce0 <= qrf_top_Loop_1_proc3_U0_A_M_real_ce0;
    A_M_real_ce1 <= ap_const_logic_0;
    A_M_real_d0 <= ap_const_lv32_0;
    A_M_real_d1 <= ap_const_lv32_0;
    A_M_real_we0 <= ap_const_logic_0;
    A_M_real_we1 <= ap_const_logic_0;
    Q_M_imag_address0 <= qrf_top_Loop_qrf_out_U0_Q_M_imag_address0;
    Q_M_imag_address1 <= ap_const_lv4_0;
    Q_M_imag_ce0 <= qrf_top_Loop_qrf_out_U0_Q_M_imag_ce0;
    Q_M_imag_ce1 <= ap_const_logic_0;
    Q_M_imag_d0 <= qrf_top_Loop_qrf_out_U0_Q_M_imag_d0;
    Q_M_imag_d1 <= ap_const_lv32_0;
    Q_M_imag_we0 <= qrf_top_Loop_qrf_out_U0_Q_M_imag_we0;
    Q_M_imag_we1 <= ap_const_logic_0;
    Q_M_real_address0 <= qrf_top_Loop_qrf_out_U0_Q_M_real_address0;
    Q_M_real_address1 <= ap_const_lv4_0;
    Q_M_real_ce0 <= qrf_top_Loop_qrf_out_U0_Q_M_real_ce0;
    Q_M_real_ce1 <= ap_const_logic_0;
    Q_M_real_d0 <= qrf_top_Loop_qrf_out_U0_Q_M_real_d0;
    Q_M_real_d1 <= ap_const_lv32_0;
    Q_M_real_we0 <= qrf_top_Loop_qrf_out_U0_Q_M_real_we0;
    Q_M_real_we1 <= ap_const_logic_0;
    R_M_imag_address0 <= qrf_top_Loop_qrf_out_U0_R_M_imag_address0;
    R_M_imag_address1 <= ap_const_lv4_0;
    R_M_imag_ce0 <= qrf_top_Loop_qrf_out_U0_R_M_imag_ce0;
    R_M_imag_ce1 <= ap_const_logic_0;
    R_M_imag_d0 <= qrf_top_Loop_qrf_out_U0_R_M_imag_d0;
    R_M_imag_d1 <= ap_const_lv32_0;
    R_M_imag_we0 <= qrf_top_Loop_qrf_out_U0_R_M_imag_we0;
    R_M_imag_we1 <= ap_const_logic_0;
    R_M_real_address0 <= qrf_top_Loop_qrf_out_U0_R_M_real_address0;
    R_M_real_address1 <= ap_const_lv4_0;
    R_M_real_ce0 <= qrf_top_Loop_qrf_out_U0_R_M_real_ce0;
    R_M_real_ce1 <= ap_const_logic_0;
    R_M_real_d0 <= qrf_top_Loop_qrf_out_U0_R_M_real_d0;
    R_M_real_d1 <= ap_const_lv32_0;
    R_M_real_we0 <= qrf_top_Loop_qrf_out_U0_R_M_real_we0;
    R_M_real_we1 <= ap_const_logic_0;
    ap_channel_done_Qi_M_imag <= (qrf_top_Loop_1_proc3_U0_ap_done and (ap_sync_reg_channel_write_Qi_M_imag xor ap_const_logic_1));
    ap_channel_done_Qi_M_real <= (qrf_top_Loop_1_proc3_U0_ap_done and (ap_sync_reg_channel_write_Qi_M_real xor ap_const_logic_1));
    ap_channel_done_Ri_M_imag <= (qrf_top_Loop_1_proc3_U0_ap_done and (ap_sync_reg_channel_write_Ri_M_imag xor ap_const_logic_1));
    ap_channel_done_Ri_M_real <= (qrf_top_Loop_1_proc3_U0_ap_done and (ap_sync_reg_channel_write_Ri_M_real xor ap_const_logic_1));
    ap_done <= qrf_top_Loop_qrf_out_U0_ap_done;
    ap_idle <= (qrf_top_Loop_qrf_out_U0_ap_idle and qrf_top_Loop_1_proc3_U0_ap_idle and (ap_const_logic_1 xor Ri_M_imag_t_empty_n) and (ap_const_logic_1 xor Ri_M_real_t_empty_n) and (ap_const_logic_1 xor Qi_M_imag_t_empty_n) and (ap_const_logic_1 xor Qi_M_real_t_empty_n));
    ap_ready <= qrf_top_Loop_1_proc3_U0_ap_ready;
    ap_sync_channel_write_Qi_M_imag <= ((qrf_top_Loop_1_proc3_U0_Qi_M_imag_full_n and ap_channel_done_Qi_M_imag) or ap_sync_reg_channel_write_Qi_M_imag);
    ap_sync_channel_write_Qi_M_real <= ((qrf_top_Loop_1_proc3_U0_Qi_M_real_full_n and ap_channel_done_Qi_M_real) or ap_sync_reg_channel_write_Qi_M_real);
    ap_sync_channel_write_Ri_M_imag <= ((qrf_top_Loop_1_proc3_U0_Ri_M_imag_full_n and ap_channel_done_Ri_M_imag) or ap_sync_reg_channel_write_Ri_M_imag);
    ap_sync_channel_write_Ri_M_real <= ((qrf_top_Loop_1_proc3_U0_Ri_M_real_full_n and ap_channel_done_Ri_M_real) or ap_sync_reg_channel_write_Ri_M_real);
    ap_sync_continue <= ap_continue;
    ap_sync_done <= qrf_top_Loop_qrf_out_U0_ap_done;
    ap_sync_ready <= qrf_top_Loop_1_proc3_U0_ap_ready;
    qrf_top_Loop_1_proc3_U0_Qi_M_imag_full_n <= Qi_M_imag_i_full_n;
    qrf_top_Loop_1_proc3_U0_Qi_M_real_full_n <= Qi_M_real_i_full_n;
    qrf_top_Loop_1_proc3_U0_Ri_M_imag_full_n <= Ri_M_imag_i_full_n;
    qrf_top_Loop_1_proc3_U0_Ri_M_real_full_n <= Ri_M_real_i_full_n;
    qrf_top_Loop_1_proc3_U0_ap_continue <= (ap_sync_channel_write_Ri_M_real and ap_sync_channel_write_Ri_M_imag and ap_sync_channel_write_Qi_M_real and ap_sync_channel_write_Qi_M_imag);
    qrf_top_Loop_1_proc3_U0_ap_start <= ap_start;
    qrf_top_Loop_1_proc3_U0_start_full_n <= ap_const_logic_1;
    qrf_top_Loop_1_proc3_U0_start_write <= ap_const_logic_0;
    qrf_top_Loop_qrf_out_U0_ap_continue <= ap_continue;
    qrf_top_Loop_qrf_out_U0_ap_start <= (Ri_M_real_t_empty_n and Ri_M_imag_t_empty_n and Qi_M_real_t_empty_n and Qi_M_imag_t_empty_n);
    qrf_top_Loop_qrf_out_U0_start_full_n <= ap_const_logic_1;
    qrf_top_Loop_qrf_out_U0_start_write <= ap_const_logic_0;
end behav;
