# Area-Optimization-in-Combinational-Circuit
Designed a program for delay analysis of combinational circuits with D flip-flops, focusing on area optimization. Developed algorithms to minimize circuit area while ensuring compliance with specified delay constraints, contributing to efficient circuit designs.
