-- Catapult Ultra Synthesis: Report                                              
-- ------------------------- ---------------------------------------------------
-- Version:                  10.4/828904 Production Release                      
-- Build Date:               Thu Jul 25 13:12:11 PDT 2019                        
                                                                                 
-- Generated by:             mdk@mdk-FX504                                       
-- Generated date:           Sun Oct 13 12:33:18 PDT 2019                        

Solution Settings: histogram_hls.v1
  Current state: extract
  Project: histogram_hls
  
  Design Input Files Specified
    $PROJECT_HOME/histogram_main.cpp
      $PROJECT_HOME/histogram.h
        $MGC_HOME/shared/include/ac_int.h
        $MGC_HOME/shared/include/ac_channel.h
        $PROJECT_HOME/params.h
    $PROJECT_HOME/histogram_hls.cpp
      $PROJECT_HOME/params.h
      $PROJECT_HOME/histogram.h
        $MGC_HOME/shared/include/ac_int.h
        $MGC_HOME/shared/include/ac_channel.h
    $PROJECT_HOME/histogram_tb.cpp
  
  Processes/Blocks in Design
    Process             Real Operation(s) count Latency Throughput Reset Length II Comments 
    ------------------- ----------------------- ------- ---------- ------------ -- --------
    /histogram_hls/core                      81   12031      12547            1  0          
    Design Total:                            81   12031      12547            1  0          
    
  Bill Of Materials (Datapath)
    Component Name                                            Area Score Area(DSP) Area(LUTs) Area(MUX_CARRYs) Delay Post Alloc Post Assign 
    --------------------------------------------------------- ---------- --------- ---------- ---------------- ----- ---------- -----------
    [Lib: Xilinx_RAMS]                                                                                                                      
    BLOCK_1R1W_RBW(32,8,256,10)                                    1.000     0.000      0.000            0.000 2.080          0           1 
    BLOCK_1R1W_RBW(32,8,256,11)                                    1.000     0.000      0.000            0.000 2.080          0           1 
    BLOCK_1R1W_RBW(32,8,256,12)                                    1.000     0.000      0.000            0.000 2.080          0           1 
    BLOCK_1R1W_RBW(32,8,256,5)                                     1.000     0.000      0.000            0.000 2.080          0           1 
    BLOCK_1R1W_RBW(32,8,256,6)                                     1.000     0.000      0.000            0.000 2.080          0           1 
    BLOCK_1R1W_RBW(32,8,256,7)                                     1.000     0.000      0.000            0.000 2.080          0           1 
    BLOCK_1R1W_RBW(32,8,256,8)                                     1.000     0.000      0.000            0.000 2.080          0           1 
    BLOCK_1R1W_RBW(32,8,256,9)                                     1.000     0.000      0.000            0.000 2.080          0           1 
    BLOCK_1R1W_RBW_rwport(32,8,256,10)                             1.000     0.000      0.000            0.000 2.080          1           0 
    BLOCK_1R1W_RBW_rwport(32,8,256,11)                             1.000     0.000      0.000            0.000 2.080          1           0 
    BLOCK_1R1W_RBW_rwport(32,8,256,12)                             1.000     0.000      0.000            0.000 2.080          1           0 
    BLOCK_1R1W_RBW_rwport(32,8,256,5)                              1.000     0.000      0.000            0.000 2.080          1           0 
    BLOCK_1R1W_RBW_rwport(32,8,256,6)                              1.000     0.000      0.000            0.000 2.080          1           0 
    BLOCK_1R1W_RBW_rwport(32,8,256,7)                              1.000     0.000      0.000            0.000 2.080          1           0 
    BLOCK_1R1W_RBW_rwport(32,8,256,8)                              1.000     0.000      0.000            0.000 2.080          1           0 
    BLOCK_1R1W_RBW_rwport(32,8,256,9)                              1.000     0.000      0.000            0.000 2.080          1           0 
    [Lib: amba]                                                                                                                             
    ccs_axi4_slave_mem(1,0,8192,16,16,13,0,0,13,16,1,1,1,0,0)   1234.000     0.000      0.000            0.000 1.300          1           1 
    ccs_axi4_slave_mem(2,0,256,8,8,8,0,0,12,8,1,1,1,0,0)        1234.000     0.000      0.000            0.000 1.300          1           1 
    [Lib: mgc_Xilinx-VIRTEX-7-1_beh]                                                                                                        
    mgc_add(10,0,2,1,11)                                          10.000     0.000     10.000            9.000 1.125          1           0 
    mgc_add(32,0,2,1,32)                                          32.000     0.000     32.000           31.000 1.455          8           0 
    mgc_add(32,0,8,1,32)                                          32.000     0.000     32.000           31.000 1.455          0           1 
    mgc_add(8,0,1,1,8)                                             8.000     0.000      8.000            7.000 1.095          8           3 
    mgc_add(8,0,2,1,9)                                             8.000     0.000      8.000            7.000 1.095          1           0 
    mgc_add(8,0,8,0,8)                                             8.000     0.000      8.000            7.000 1.095          8           4 
    mgc_add(8,0,8,1,8)                                             8.000     0.000      8.000            7.000 1.095          0           4 
    mgc_and(1,2)                                                   1.000     0.000      1.000            0.000 0.560          0          58 
    mgc_and(1,3)                                                   1.000     0.000      1.000            0.000 0.560          0           2 
    mgc_and(1,5)                                                   1.000     0.000      1.000            0.000 0.560          0           1 
    mgc_and(1,8)                                                   2.000     0.000      2.000            0.000 1.520          0           1 
    mgc_and(10,2)                                                 10.000     0.000     10.000            0.000 0.560          0           1 
    mgc_and(13,2)                                                 13.000     0.000     13.000            0.000 0.560          0           1 
    mgc_and(24,2)                                                 24.000     0.000     24.000            0.000 0.560          0           1 
    mgc_and(3,2)                                                   3.000     0.000      3.000            0.000 0.560          0           1 
    mgc_and(32,2)                                                 32.000     0.000     32.000            0.000 0.560          0          16 
    mgc_and(8,2)                                                   8.000     0.000      8.000            0.000 0.560          0          20 
    mgc_mux(10,1,2)                                               10.000     0.000     10.000            0.000 0.090          0           1 
    mgc_mux(32,1,2)                                               32.000     0.000     32.000            0.000 0.090          0           8 
    mgc_mux(8,1,2)                                                 8.000     0.000      8.000            0.000 0.090          0          22 
    mgc_mux1hot(24,9)                                             90.011     0.000     90.011            0.000 1.520          0           1 
    mgc_mux1hot(3,6)                                               7.795     0.000      7.795            0.000 1.520          0           1 
    mgc_mux1hot(8,3)                                              11.571     0.000     11.571            0.000 0.560          0           1 
    mgc_mux1hot(8,9)                                              30.004     0.000     30.004            0.000 1.520          0           1 
    mgc_nand(1,2)                                                  1.000     0.000      1.000            0.000 0.560          0           1 
    mgc_nor(1,2)                                                   1.000     0.000      1.000            0.000 0.560          0          28 
    mgc_nor(1,8)                                                   2.000     0.000      2.000            0.000 1.520          0           8 
    mgc_not(1)                                                     0.000     0.000      0.000            0.000 0.000          0          30 
    mgc_or(1,2)                                                    1.000     0.000      1.000            0.000 0.560          0          18 
    mgc_or(1,3)                                                    1.000     0.000      1.000            0.000 0.560          0           6 
    mgc_or(1,5)                                                    1.000     0.000      1.000            0.000 0.560          0           1 
    mgc_or(1,7)                                                    2.000     0.000      2.000            0.000 1.520          0           2 
    mgc_or(1,8)                                                    2.000     0.000      2.000            0.000 1.520          0           1 
    mgc_or(3,2)                                                    3.000     0.000      3.000            0.000 0.560          0           1 
    mgc_or(8,2)                                                    8.000     0.000      8.000            0.000 0.560          0          12 
    mgc_reg_pos(1,0,0,1,1,0,0)                                     0.000     0.000      0.000            0.000 0.390          0          14 
    mgc_reg_pos(1,0,0,1,1,1,1)                                     0.000     0.000      0.000            0.000 0.390          0          15 
    mgc_reg_pos(10,0,0,0,0,1,1)                                    0.000     0.000      0.000            0.000 0.390          0           2 
    mgc_reg_pos(11,0,0,1,1,1,1)                                    0.000     0.000      0.000            0.000 0.390          0           1 
    mgc_reg_pos(3,0,0,0,0,1,1)                                     0.000     0.000      0.000            0.000 0.390          0           1 
    mgc_reg_pos(32,0,0,0,0,0,0)                                    0.000     0.000      0.000            0.000 0.390          0           8 
    mgc_reg_pos(8,0,0,0,0,0,0)                                     0.000     0.000      0.000            0.000 0.390          0           1 
    mgc_reg_pos(8,0,0,0,0,1,1)                                     0.000     0.000      0.000            0.000 0.390          0          10 
    mgc_reg_pos(9,0,0,1,1,1,1)                                     0.000     0.000      0.000            0.000 0.390          0           1 
    [Lib: mgc_ioport]                                                                                                                       
    mgc_in_sync(1)                                                 0.000     0.000      0.000            0.000 0.000          2           2 
    mgc_io_sync(0)                                                 0.000     0.000      0.000            0.000 0.000          2           2 
                                                                                                                                            
    TOTAL AREA (After Assignment):                              4137.381     0.000   1661.000          108.000                              
    
  Area Scores
                      Post-Scheduling   Post-DP & FSM Post-Assignment 
    ----------------- --------------- --------------- ---------------
    Total Area Score:   2878.0          3712.9          4141.4        
    Total Reg:             0.0             0.0             0.0        
                                                                      
    DataPath:           2878.0 (100%)   3708.9 (100%)   4137.4 (100%) 
      MUX:                 0.0           454.9  (12%)    581.4  (14%) 
      FUNC:              402.0  (14%)    146.0   (4%)    120.0   (3%) 
      LOGIC:               0.0           632.0  (17%)    960.0  (23%) 
      BUFFER:              0.0             0.0             0.0        
      MEM:              2476.0  (86%)   2476.0  (67%)   2476.0  (60%) 
      ROM:                 0.0             0.0             0.0        
      REG:                 0.0             0.0             0.0        
                                                                      
    
    FSM:                   0.0             4.0   (0%)      4.0   (0%) 
      FSM-REG:             0.0             0.0             0.0        
      FSM-COMB:            0.0             4.0 (100%)      4.0 (100%) 
                                                                      
    
  Register-to-Variable Mappings
    Register                            Size(bits) Gated Register CG Opt Done Variables                                             
    ----------------------------------- ---------- -------------- ----------- -----------------------------------------------------
    hist1:rsci.q_d.bfwt                         32                            hist1:rsci.q_d.bfwt                                   
    hist2:rsci.q_d.bfwt                         32                            hist2:rsci.q_d.bfwt                                   
    hist3:rsci.q_d.bfwt                         32                            hist3:rsci.q_d.bfwt                                   
    hist4:rsci.q_d.bfwt                         32                            hist4:rsci.q_d.bfwt                                   
    hist5:rsci.q_d.bfwt                         32                            hist5:rsci.q_d.bfwt                                   
    hist6:rsci.q_d.bfwt                         32                            hist6:rsci.q_d.bfwt                                   
    hist7:rsci.q_d.bfwt                         32                            hist7:rsci.q_d.bfwt                                   
    hist8:rsci.q_d.bfwt                         32                            hist8:rsci.q_d.bfwt                                   
    count(13:3).sva#1                           11         Y           Y      count(13:3).sva#1                                     
    count(13:3).sva(9:0)                        10         Y           Y      count(13:3).sva(9:0)                                  
                                                                              INIT_LOOP_HLS:acc#2.itm                               
                                                                              hist2:vinit.ndx(7:0).sva                              
                                                                              accum_loop:i(8:0).sva(7:0)                            
    data_in:rsci.s_raddr.core(12:3)             10         Y                  data_in:rsci.s_raddr.core(12:3)                       
    accum_loop:i(8:0).sva#1                      9         Y           Y      accum_loop:i(8:0).sva#1                               
    INIT_LOOP_HLS:acc#3.itm                      8         Y                  INIT_LOOP_HLS:acc#3.itm                               
                                                                              hist3:vinit.ndx(7:0).sva                              
    INIT_LOOP_HLS:acc#4.itm                      8         Y                  INIT_LOOP_HLS:acc#4.itm                               
                                                                              hist4:vinit.ndx(7:0).sva                              
    INIT_LOOP_HLS:acc#5.itm                      8         Y                  INIT_LOOP_HLS:acc#5.itm                               
                                                                              hist5:vinit.ndx(7:0).sva                              
    INIT_LOOP_HLS:acc#6.itm                      8         Y                  INIT_LOOP_HLS:acc#6.itm                               
                                                                              hist6:vinit.ndx(7:0).sva                              
    INIT_LOOP_HLS:acc#7.itm                      8         Y                  INIT_LOOP_HLS:acc#7.itm                               
                                                                              hist7:vinit.ndx(7:0).sva                              
    INIT_LOOP_HLS:acc#8.itm                      8         Y                  INIT_LOOP_HLS:acc#8.itm                               
                                                                              hist8:vinit.ndx(7:0).sva                              
    INIT_LOOP_HLS:acc.itm                        8         Y                  INIT_LOOP_HLS:acc.itm                                 
                                                                              hist1:vinit.ndx(7:0).sva                              
    data_in:rsci.s_din.bfwt(7:0)                 8                            data_in:rsci.s_din.bfwt(7:0)                          
    hist1:rsci.radr_d.core                       8         Y                  hist1:rsci.radr_d.core                                
    hist_out:rsci.s_din.bfwt                     8         Y           Y      hist_out:rsci.s_din.bfwt                              
    hist_out:rsci.s_dout.core                    8         Y                  hist_out:rsci.s_dout.core                             
    data_in:rsci.s_raddr.core(2:0)               3         Y                  data_in:rsci.s_raddr.core(2:0)                        
    INIT_LOOP_HLS:and.itm                        1         Y                  INIT_LOOP_HLS:and.itm                                 
    core.wten.reg                                1                            core.wten.reg                                         
    data_in:rsc:req:obj.bcwt                     1                            data_in:rsc:req:obj.bcwt                              
    data_in:rsci.bcwt                            1                            data_in:rsci.bcwt                                     
    hist1:rsci.bcwt                              1                            hist1:rsci.bcwt                                       
    hist2:rsci.bcwt                              1                            hist2:rsci.bcwt                                       
    hist3:rsci.bcwt                              1                            hist3:rsci.bcwt                                       
    hist4:rsci.bcwt                              1                            hist4:rsci.bcwt                                       
    hist5:rsci.bcwt                              1                            hist5:rsci.bcwt                                       
    hist6:rsci.bcwt                              1                            hist6:rsci.bcwt                                       
    hist7:rsci.bcwt                              1                            hist7:rsci.bcwt                                       
    hist8:rsci.bcwt                              1                            hist8:rsci.bcwt                                       
    hist_out:rsc:req:obj.bcwt                    1                            hist_out:rsc:req:obj.bcwt                             
    hist_out:rsci.bcwt                           1                            hist_out:rsci.bcwt                                    
    hist_out:rsci.bcwt#1                         1                            hist_out:rsci.bcwt#1                                  
    reg(data_in:rsc:req:obj.oswt).cse            1         Y                  reg(data_in:rsc:req:obj.oswt).cse                     
    reg(data_in:rsc:rls:obj.iswt0).cse           1         Y                  reg(data_in:rsc:rls:obj.iswt0).cse                    
    reg(data_in:rsci.oswt).cse                   1         Y                  reg(data_in:rsci.oswt).cse                            
    reg(hist1:rsci.oswt).cse                     1         Y                  reg(hist1:rsci.oswt).cse                              
    reg(hist2:rsci.oswt).cse                     1         Y                  reg(hist2:rsci.oswt).cse                              
    reg(hist3:rsci.oswt).cse                     1         Y                  reg(hist3:rsci.oswt).cse                              
    reg(hist4:rsci.oswt).cse                     1         Y                  reg(hist4:rsci.oswt).cse                              
    reg(hist5:rsci.oswt).cse                     1         Y                  reg(hist5:rsci.oswt).cse                              
    reg(hist6:rsci.oswt).cse                     1         Y                  reg(hist6:rsci.oswt).cse                              
    reg(hist7:rsci.oswt).cse                     1         Y                  reg(hist7:rsci.oswt).cse                              
    reg(hist8:rsci.oswt).cse                     1         Y                  reg(hist8:rsci.oswt).cse                              
    reg(hist_out:rsc:rls:obj.iswt0).cse          1         Y                  reg(hist_out:rsc:rls:obj.iswt0).cse                   
    reg(hist_out:rsci.oswt#1).cse                1         Y                  reg(hist_out:rsci.oswt#1).cse                         
    reg(hist_out:rsci.oswt).cse                  1         Y                  reg(hist_out:rsci.oswt).cse                           
                                                                                                                                    
    Total:                                     416            138          38 (Total Gating Ratio: 0.33, CG Opt Gating Ratio: 0.09) 
    
  Timing Report
    Critical Path
      Max Delay:  8.035000000000002
      Slack:      1.964999999999998
      
      Path                                                                                   Startpoint                          Endpoint                                     Delay  Slack  
      -------------------------------------------------------------------------------------- ----------------------------------- -------------------------------------------- ------ ------
      1                                                                                      histogram_hls.struct/hist3:rsc.comp histogram_hls:core/reg(count(13:3).sva(9:0)) 8.0350 1.9650 
                                                                                                                                                                                            
        Instance                                                                             Component                                                                        Delta  Delay  
        --------                                                                             ---------                                                                        -----  -----  
        histogram_hls.struct/hist3:rsc.comp                                                  BLOCK_1R1W_RBW_32_8_256_7                                                        2.0800 2.0800 
        histogram_hls.struct/hist3:rsc.q                                                                                                                                      0.0000 2.0800 
        histogram_hls:Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(32,8,256,7)gen/q                                                                                                      0.0000 2.0800 
        histogram_hls:Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(32,8,256,7)gen/hist3:wrs(q_d)(31-0)                                                                                   0.0000 2.0800 
        histogram_hls:Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(32,8,256,7)gen/q_d                                                                                                    0.0000 2.0800 
        histogram_hls.struct/hist3:rsci.q_d                                                                                                                                   0.0000 2.0800 
        histogram_hls:core/hist3:rsci.q_d                                                                                                                                     0.0000 2.0800 
        histogram_hls:core:hist3:rsci#1/hist3:rsci.q_d                                                                                                                        0.0000 2.0800 
        histogram_hls:core:hist3:rsci#1:hist3:rsc.@:wait_dp/hist3:rsci.q_d                                                                                                    0.0000 2.0800 
        histogram_hls:core:hist3:rsci#1:hist3:rsc.@:wait_dp/INIT_LOOP_HLS:mux#2              mgc_mux_32_1_2                                                                   0.0900 2.1700 
        histogram_hls:core:hist3:rsci#1:hist3:rsc.@:wait_dp/hist3:rsci.q_d.mxwt                                                                                               0.0000 2.1700 
        histogram_hls:core:hist3:rsci#1/hist3:rsci.q_d.mxwt                                                                                                                   0.0000 2.1700 
        histogram_hls:core/hist3:rsci.q_d.mxwt                                                                                                                                0.0000 2.1700 
        histogram_hls:core/INIT_LOOP_HLS:slc(hist3:rsci.q_d.mxwt)(31-8)                                                                                                       0.0000 2.1700 
        histogram_hls:core/INIT_LOOP_HLS:slc(hist3:rsci.q_d.mxwt)(31-8).itm                                                                                                   0.0000 2.1700 
        histogram_hls:core/INIT_LOOP_HLS:mux1h#37                                            mgc_mux1hot_24_9                                                                 1.5200 3.6900 
        histogram_hls:core/INIT_LOOP_HLS:mux1h#37.itm                                                                                                                         0.0000 3.6900 
        histogram_hls:core/INIT_LOOP_HLS:and#2                                               mgc_and_24_2                                                                     0.5600 4.2500 
        histogram_hls:core/INIT_LOOP_HLS:and#2.itm                                                                                                                            0.0000 4.2500 
        histogram_hls:core/INIT_LOOP_HLS:conc                                                                                                                                 0.0000 4.2500 
        histogram_hls:core/INIT_LOOP_HLS:conc.itm                                                                                                                             0.0000 4.2500 
        histogram_hls:core/INIT_LOOP_HLS:acc#2:rg                                            mgc_addc_32_0_8_1_32                                                             1.4550 5.7050 
        histogram_hls:core/z.out#4                                                                                                                                            0.0000 5.7050 
        histogram_hls:core/INIT_LOOP_HLS:slc(z.out#4)(7-0)                                                                                                                    0.0000 5.7050 
        histogram_hls:core/INIT_LOOP_HLS:slc(z.out#4)(7-0).itm                                                                                                                0.0000 5.7050 
        histogram_hls:core/INIT_LOOP_HLS:mux1h                                               mgc_mux1hot_8_3                                                                  0.5600 6.2650 
        histogram_hls:core/INIT_LOOP_HLS:mux1h.itm                                                                                                                            0.0000 6.2650 
        histogram_hls:core/INIT_LOOP_HLS:and#1                                               mgc_and_8_2                                                                      0.5600 6.8250 
        histogram_hls:core/INIT_LOOP_HLS:and#1.itm                                                                                                                            0.0000 6.8250 
        histogram_hls:core/INIT_LOOP_HLS:or                                                  mgc_or_8_2                                                                       0.5600 7.3850 
        histogram_hls:core/INIT_LOOP_HLS:or.itm                                                                                                                               0.0000 7.3850 
        histogram_hls:core/count:conc#2                                                                                                                                       0.0000 7.3850 
        histogram_hls:core/count:conc#2.itm                                                                                                                                   0.0000 7.3850 
        histogram_hls:core/count:mux#1                                                       mgc_mux_10_1_2                                                                   0.0900 7.4750 
        histogram_hls:core/count:mux#1.itm                                                                                                                                    0.0000 7.4750 
        histogram_hls:core/count:count:and                                                   mgc_and_10_2                                                                     0.5600 8.0350 
        histogram_hls:core/count:count:and.itm                                                                                                                                0.0000 8.0350 
        histogram_hls:core/reg(count(13:3).sva(9:0))                                         mgc_reg_pos_10_0_0_0_0_1_1                                                       0.0000 8.0350 
                                                                                                                                                                                            
      2                                                                                      histogram_hls.struct/hist4:rsc.comp histogram_hls:core/reg(count(13:3).sva(9:0)) 8.0350 1.9650 
                                                                                                                                                                                            
        Instance                                                                             Component                                                                        Delta  Delay  
        --------                                                                             ---------                                                                        -----  -----  
        histogram_hls.struct/hist4:rsc.comp                                                  BLOCK_1R1W_RBW_32_8_256_8                                                        2.0800 2.0800 
        histogram_hls.struct/hist4:rsc.q                                                                                                                                      0.0000 2.0800 
        histogram_hls:Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(32,8,256,8)gen/q                                                                                                      0.0000 2.0800 
        histogram_hls:Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(32,8,256,8)gen/hist4:wrs(q_d)(31-0)                                                                                   0.0000 2.0800 
        histogram_hls:Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(32,8,256,8)gen/q_d                                                                                                    0.0000 2.0800 
        histogram_hls.struct/hist4:rsci.q_d                                                                                                                                   0.0000 2.0800 
        histogram_hls:core/hist4:rsci.q_d                                                                                                                                     0.0000 2.0800 
        histogram_hls:core:hist4:rsci#1/hist4:rsci.q_d                                                                                                                        0.0000 2.0800 
        histogram_hls:core:hist4:rsci#1:hist4:rsc.@:wait_dp/hist4:rsci.q_d                                                                                                    0.0000 2.0800 
        histogram_hls:core:hist4:rsci#1:hist4:rsc.@:wait_dp/INIT_LOOP_HLS:mux#3              mgc_mux_32_1_2                                                                   0.0900 2.1700 
        histogram_hls:core:hist4:rsci#1:hist4:rsc.@:wait_dp/hist4:rsci.q_d.mxwt                                                                                               0.0000 2.1700 
        histogram_hls:core:hist4:rsci#1/hist4:rsci.q_d.mxwt                                                                                                                   0.0000 2.1700 
        histogram_hls:core/hist4:rsci.q_d.mxwt                                                                                                                                0.0000 2.1700 
        histogram_hls:core/INIT_LOOP_HLS:slc(hist4:rsci.q_d.mxwt)(31-8)                                                                                                       0.0000 2.1700 
        histogram_hls:core/INIT_LOOP_HLS:slc(hist4:rsci.q_d.mxwt)(31-8).itm                                                                                                   0.0000 2.1700 
        histogram_hls:core/INIT_LOOP_HLS:mux1h#37                                            mgc_mux1hot_24_9                                                                 1.5200 3.6900 
        histogram_hls:core/INIT_LOOP_HLS:mux1h#37.itm                                                                                                                         0.0000 3.6900 
        histogram_hls:core/INIT_LOOP_HLS:and#2                                               mgc_and_24_2                                                                     0.5600 4.2500 
        histogram_hls:core/INIT_LOOP_HLS:and#2.itm                                                                                                                            0.0000 4.2500 
        histogram_hls:core/INIT_LOOP_HLS:conc                                                                                                                                 0.0000 4.2500 
        histogram_hls:core/INIT_LOOP_HLS:conc.itm                                                                                                                             0.0000 4.2500 
        histogram_hls:core/INIT_LOOP_HLS:acc#2:rg                                            mgc_addc_32_0_8_1_32                                                             1.4550 5.7050 
        histogram_hls:core/z.out#4                                                                                                                                            0.0000 5.7050 
        histogram_hls:core/INIT_LOOP_HLS:slc(z.out#4)(7-0)                                                                                                                    0.0000 5.7050 
        histogram_hls:core/INIT_LOOP_HLS:slc(z.out#4)(7-0).itm                                                                                                                0.0000 5.7050 
        histogram_hls:core/INIT_LOOP_HLS:mux1h                                               mgc_mux1hot_8_3                                                                  0.5600 6.2650 
        histogram_hls:core/INIT_LOOP_HLS:mux1h.itm                                                                                                                            0.0000 6.2650 
        histogram_hls:core/INIT_LOOP_HLS:and#1                                               mgc_and_8_2                                                                      0.5600 6.8250 
        histogram_hls:core/INIT_LOOP_HLS:and#1.itm                                                                                                                            0.0000 6.8250 
        histogram_hls:core/INIT_LOOP_HLS:or                                                  mgc_or_8_2                                                                       0.5600 7.3850 
        histogram_hls:core/INIT_LOOP_HLS:or.itm                                                                                                                               0.0000 7.3850 
        histogram_hls:core/count:conc#2                                                                                                                                       0.0000 7.3850 
        histogram_hls:core/count:conc#2.itm                                                                                                                                   0.0000 7.3850 
        histogram_hls:core/count:mux#1                                                       mgc_mux_10_1_2                                                                   0.0900 7.4750 
        histogram_hls:core/count:mux#1.itm                                                                                                                                    0.0000 7.4750 
        histogram_hls:core/count:count:and                                                   mgc_and_10_2                                                                     0.5600 8.0350 
        histogram_hls:core/count:count:and.itm                                                                                                                                0.0000 8.0350 
        histogram_hls:core/reg(count(13:3).sva(9:0))                                         mgc_reg_pos_10_0_0_0_0_1_1                                                       0.0000 8.0350 
                                                                                                                                                                                            
      3                                                                                      histogram_hls.struct/hist5:rsc.comp histogram_hls:core/reg(count(13:3).sva(9:0)) 8.0350 1.9650 
                                                                                                                                                                                            
        Instance                                                                             Component                                                                        Delta  Delay  
        --------                                                                             ---------                                                                        -----  -----  
        histogram_hls.struct/hist5:rsc.comp                                                  BLOCK_1R1W_RBW_32_8_256_9                                                        2.0800 2.0800 
        histogram_hls.struct/hist5:rsc.q                                                                                                                                      0.0000 2.0800 
        histogram_hls:Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(32,8,256,9)gen/q                                                                                                      0.0000 2.0800 
        histogram_hls:Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(32,8,256,9)gen/hist5:wrs(q_d)(31-0)                                                                                   0.0000 2.0800 
        histogram_hls:Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(32,8,256,9)gen/q_d                                                                                                    0.0000 2.0800 
        histogram_hls.struct/hist5:rsci.q_d                                                                                                                                   0.0000 2.0800 
        histogram_hls:core/hist5:rsci.q_d                                                                                                                                     0.0000 2.0800 
        histogram_hls:core:hist5:rsci#1/hist5:rsci.q_d                                                                                                                        0.0000 2.0800 
        histogram_hls:core:hist5:rsci#1:hist5:rsc.@:wait_dp/hist5:rsci.q_d                                                                                                    0.0000 2.0800 
        histogram_hls:core:hist5:rsci#1:hist5:rsc.@:wait_dp/INIT_LOOP_HLS:mux#4              mgc_mux_32_1_2                                                                   0.0900 2.1700 
        histogram_hls:core:hist5:rsci#1:hist5:rsc.@:wait_dp/hist5:rsci.q_d.mxwt                                                                                               0.0000 2.1700 
        histogram_hls:core:hist5:rsci#1/hist5:rsci.q_d.mxwt                                                                                                                   0.0000 2.1700 
        histogram_hls:core/hist5:rsci.q_d.mxwt                                                                                                                                0.0000 2.1700 
        histogram_hls:core/INIT_LOOP_HLS:slc(hist5:rsci.q_d.mxwt)(31-8)                                                                                                       0.0000 2.1700 
        histogram_hls:core/INIT_LOOP_HLS:slc(hist5:rsci.q_d.mxwt)(31-8).itm                                                                                                   0.0000 2.1700 
        histogram_hls:core/INIT_LOOP_HLS:mux1h#37                                            mgc_mux1hot_24_9                                                                 1.5200 3.6900 
        histogram_hls:core/INIT_LOOP_HLS:mux1h#37.itm                                                                                                                         0.0000 3.6900 
        histogram_hls:core/INIT_LOOP_HLS:and#2                                               mgc_and_24_2                                                                     0.5600 4.2500 
        histogram_hls:core/INIT_LOOP_HLS:and#2.itm                                                                                                                            0.0000 4.2500 
        histogram_hls:core/INIT_LOOP_HLS:conc                                                                                                                                 0.0000 4.2500 
        histogram_hls:core/INIT_LOOP_HLS:conc.itm                                                                                                                             0.0000 4.2500 
        histogram_hls:core/INIT_LOOP_HLS:acc#2:rg                                            mgc_addc_32_0_8_1_32                                                             1.4550 5.7050 
        histogram_hls:core/z.out#4                                                                                                                                            0.0000 5.7050 
        histogram_hls:core/INIT_LOOP_HLS:slc(z.out#4)(7-0)                                                                                                                    0.0000 5.7050 
        histogram_hls:core/INIT_LOOP_HLS:slc(z.out#4)(7-0).itm                                                                                                                0.0000 5.7050 
        histogram_hls:core/INIT_LOOP_HLS:mux1h                                               mgc_mux1hot_8_3                                                                  0.5600 6.2650 
        histogram_hls:core/INIT_LOOP_HLS:mux1h.itm                                                                                                                            0.0000 6.2650 
        histogram_hls:core/INIT_LOOP_HLS:and#1                                               mgc_and_8_2                                                                      0.5600 6.8250 
        histogram_hls:core/INIT_LOOP_HLS:and#1.itm                                                                                                                            0.0000 6.8250 
        histogram_hls:core/INIT_LOOP_HLS:or                                                  mgc_or_8_2                                                                       0.5600 7.3850 
        histogram_hls:core/INIT_LOOP_HLS:or.itm                                                                                                                               0.0000 7.3850 
        histogram_hls:core/count:conc#2                                                                                                                                       0.0000 7.3850 
        histogram_hls:core/count:conc#2.itm                                                                                                                                   0.0000 7.3850 
        histogram_hls:core/count:mux#1                                                       mgc_mux_10_1_2                                                                   0.0900 7.4750 
        histogram_hls:core/count:mux#1.itm                                                                                                                                    0.0000 7.4750 
        histogram_hls:core/count:count:and                                                   mgc_and_10_2                                                                     0.5600 8.0350 
        histogram_hls:core/count:count:and.itm                                                                                                                                0.0000 8.0350 
        histogram_hls:core/reg(count(13:3).sva(9:0))                                         mgc_reg_pos_10_0_0_0_0_1_1                                                       0.0000 8.0350 
                                                                                                                                                                                            
      4                                                                                      histogram_hls.struct/hist6:rsc.comp histogram_hls:core/reg(count(13:3).sva(9:0)) 8.0350 1.9650 
                                                                                                                                                                                            
        Instance                                                                             Component                                                                        Delta  Delay  
        --------                                                                             ---------                                                                        -----  -----  
        histogram_hls.struct/hist6:rsc.comp                                                  BLOCK_1R1W_RBW_32_8_256_10                                                       2.0800 2.0800 
        histogram_hls.struct/hist6:rsc.q                                                                                                                                      0.0000 2.0800 
        histogram_hls:Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(32,8,256,10)gen/q                                                                                                     0.0000 2.0800 
        histogram_hls:Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(32,8,256,10)gen/hist6:wrs(q_d)(31-0)                                                                                  0.0000 2.0800 
        histogram_hls:Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(32,8,256,10)gen/q_d                                                                                                   0.0000 2.0800 
        histogram_hls.struct/hist6:rsci.q_d                                                                                                                                   0.0000 2.0800 
        histogram_hls:core/hist6:rsci.q_d                                                                                                                                     0.0000 2.0800 
        histogram_hls:core:hist6:rsci#1/hist6:rsci.q_d                                                                                                                        0.0000 2.0800 
        histogram_hls:core:hist6:rsci#1:hist6:rsc.@:wait_dp/hist6:rsci.q_d                                                                                                    0.0000 2.0800 
        histogram_hls:core:hist6:rsci#1:hist6:rsc.@:wait_dp/INIT_LOOP_HLS:mux#5              mgc_mux_32_1_2                                                                   0.0900 2.1700 
        histogram_hls:core:hist6:rsci#1:hist6:rsc.@:wait_dp/hist6:rsci.q_d.mxwt                                                                                               0.0000 2.1700 
        histogram_hls:core:hist6:rsci#1/hist6:rsci.q_d.mxwt                                                                                                                   0.0000 2.1700 
        histogram_hls:core/hist6:rsci.q_d.mxwt                                                                                                                                0.0000 2.1700 
        histogram_hls:core/INIT_LOOP_HLS:slc(hist6:rsci.q_d.mxwt)(31-8)                                                                                                       0.0000 2.1700 
        histogram_hls:core/INIT_LOOP_HLS:slc(hist6:rsci.q_d.mxwt)(31-8).itm                                                                                                   0.0000 2.1700 
        histogram_hls:core/INIT_LOOP_HLS:mux1h#37                                            mgc_mux1hot_24_9                                                                 1.5200 3.6900 
        histogram_hls:core/INIT_LOOP_HLS:mux1h#37.itm                                                                                                                         0.0000 3.6900 
        histogram_hls:core/INIT_LOOP_HLS:and#2                                               mgc_and_24_2                                                                     0.5600 4.2500 
        histogram_hls:core/INIT_LOOP_HLS:and#2.itm                                                                                                                            0.0000 4.2500 
        histogram_hls:core/INIT_LOOP_HLS:conc                                                                                                                                 0.0000 4.2500 
        histogram_hls:core/INIT_LOOP_HLS:conc.itm                                                                                                                             0.0000 4.2500 
        histogram_hls:core/INIT_LOOP_HLS:acc#2:rg                                            mgc_addc_32_0_8_1_32                                                             1.4550 5.7050 
        histogram_hls:core/z.out#4                                                                                                                                            0.0000 5.7050 
        histogram_hls:core/INIT_LOOP_HLS:slc(z.out#4)(7-0)                                                                                                                    0.0000 5.7050 
        histogram_hls:core/INIT_LOOP_HLS:slc(z.out#4)(7-0).itm                                                                                                                0.0000 5.7050 
        histogram_hls:core/INIT_LOOP_HLS:mux1h                                               mgc_mux1hot_8_3                                                                  0.5600 6.2650 
        histogram_hls:core/INIT_LOOP_HLS:mux1h.itm                                                                                                                            0.0000 6.2650 
        histogram_hls:core/INIT_LOOP_HLS:and#1                                               mgc_and_8_2                                                                      0.5600 6.8250 
        histogram_hls:core/INIT_LOOP_HLS:and#1.itm                                                                                                                            0.0000 6.8250 
        histogram_hls:core/INIT_LOOP_HLS:or                                                  mgc_or_8_2                                                                       0.5600 7.3850 
        histogram_hls:core/INIT_LOOP_HLS:or.itm                                                                                                                               0.0000 7.3850 
        histogram_hls:core/count:conc#2                                                                                                                                       0.0000 7.3850 
        histogram_hls:core/count:conc#2.itm                                                                                                                                   0.0000 7.3850 
        histogram_hls:core/count:mux#1                                                       mgc_mux_10_1_2                                                                   0.0900 7.4750 
        histogram_hls:core/count:mux#1.itm                                                                                                                                    0.0000 7.4750 
        histogram_hls:core/count:count:and                                                   mgc_and_10_2                                                                     0.5600 8.0350 
        histogram_hls:core/count:count:and.itm                                                                                                                                0.0000 8.0350 
        histogram_hls:core/reg(count(13:3).sva(9:0))                                         mgc_reg_pos_10_0_0_0_0_1_1                                                       0.0000 8.0350 
                                                                                                                                                                                            
      5                                                                                      histogram_hls.struct/hist7:rsc.comp histogram_hls:core/reg(count(13:3).sva(9:0)) 8.0350 1.9650 
                                                                                                                                                                                            
        Instance                                                                             Component                                                                        Delta  Delay  
        --------                                                                             ---------                                                                        -----  -----  
        histogram_hls.struct/hist7:rsc.comp                                                  BLOCK_1R1W_RBW_32_8_256_11                                                       2.0800 2.0800 
        histogram_hls.struct/hist7:rsc.q                                                                                                                                      0.0000 2.0800 
        histogram_hls:Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(32,8,256,11)gen/q                                                                                                     0.0000 2.0800 
        histogram_hls:Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(32,8,256,11)gen/hist7:wrs(q_d)(31-0)                                                                                  0.0000 2.0800 
        histogram_hls:Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(32,8,256,11)gen/q_d                                                                                                   0.0000 2.0800 
        histogram_hls.struct/hist7:rsci.q_d                                                                                                                                   0.0000 2.0800 
        histogram_hls:core/hist7:rsci.q_d                                                                                                                                     0.0000 2.0800 
        histogram_hls:core:hist7:rsci#1/hist7:rsci.q_d                                                                                                                        0.0000 2.0800 
        histogram_hls:core:hist7:rsci#1:hist7:rsc.@:wait_dp/hist7:rsci.q_d                                                                                                    0.0000 2.0800 
        histogram_hls:core:hist7:rsci#1:hist7:rsc.@:wait_dp/INIT_LOOP_HLS:mux#6              mgc_mux_32_1_2                                                                   0.0900 2.1700 
        histogram_hls:core:hist7:rsci#1:hist7:rsc.@:wait_dp/hist7:rsci.q_d.mxwt                                                                                               0.0000 2.1700 
        histogram_hls:core:hist7:rsci#1/hist7:rsci.q_d.mxwt                                                                                                                   0.0000 2.1700 
        histogram_hls:core/hist7:rsci.q_d.mxwt                                                                                                                                0.0000 2.1700 
        histogram_hls:core/INIT_LOOP_HLS:slc(hist7:rsci.q_d.mxwt)(31-8)                                                                                                       0.0000 2.1700 
        histogram_hls:core/INIT_LOOP_HLS:slc(hist7:rsci.q_d.mxwt)(31-8).itm                                                                                                   0.0000 2.1700 
        histogram_hls:core/INIT_LOOP_HLS:mux1h#37                                            mgc_mux1hot_24_9                                                                 1.5200 3.6900 
        histogram_hls:core/INIT_LOOP_HLS:mux1h#37.itm                                                                                                                         0.0000 3.6900 
        histogram_hls:core/INIT_LOOP_HLS:and#2                                               mgc_and_24_2                                                                     0.5600 4.2500 
        histogram_hls:core/INIT_LOOP_HLS:and#2.itm                                                                                                                            0.0000 4.2500 
        histogram_hls:core/INIT_LOOP_HLS:conc                                                                                                                                 0.0000 4.2500 
        histogram_hls:core/INIT_LOOP_HLS:conc.itm                                                                                                                             0.0000 4.2500 
        histogram_hls:core/INIT_LOOP_HLS:acc#2:rg                                            mgc_addc_32_0_8_1_32                                                             1.4550 5.7050 
        histogram_hls:core/z.out#4                                                                                                                                            0.0000 5.7050 
        histogram_hls:core/INIT_LOOP_HLS:slc(z.out#4)(7-0)                                                                                                                    0.0000 5.7050 
        histogram_hls:core/INIT_LOOP_HLS:slc(z.out#4)(7-0).itm                                                                                                                0.0000 5.7050 
        histogram_hls:core/INIT_LOOP_HLS:mux1h                                               mgc_mux1hot_8_3                                                                  0.5600 6.2650 
        histogram_hls:core/INIT_LOOP_HLS:mux1h.itm                                                                                                                            0.0000 6.2650 
        histogram_hls:core/INIT_LOOP_HLS:and#1                                               mgc_and_8_2                                                                      0.5600 6.8250 
        histogram_hls:core/INIT_LOOP_HLS:and#1.itm                                                                                                                            0.0000 6.8250 
        histogram_hls:core/INIT_LOOP_HLS:or                                                  mgc_or_8_2                                                                       0.5600 7.3850 
        histogram_hls:core/INIT_LOOP_HLS:or.itm                                                                                                                               0.0000 7.3850 
        histogram_hls:core/count:conc#2                                                                                                                                       0.0000 7.3850 
        histogram_hls:core/count:conc#2.itm                                                                                                                                   0.0000 7.3850 
        histogram_hls:core/count:mux#1                                                       mgc_mux_10_1_2                                                                   0.0900 7.4750 
        histogram_hls:core/count:mux#1.itm                                                                                                                                    0.0000 7.4750 
        histogram_hls:core/count:count:and                                                   mgc_and_10_2                                                                     0.5600 8.0350 
        histogram_hls:core/count:count:and.itm                                                                                                                                0.0000 8.0350 
        histogram_hls:core/reg(count(13:3).sva(9:0))                                         mgc_reg_pos_10_0_0_0_0_1_1                                                       0.0000 8.0350 
                                                                                                                                                                                            
      6                                                                                      histogram_hls.struct/hist8:rsc.comp histogram_hls:core/reg(count(13:3).sva(9:0)) 8.0350 1.9650 
                                                                                                                                                                                            
        Instance                                                                             Component                                                                        Delta  Delay  
        --------                                                                             ---------                                                                        -----  -----  
        histogram_hls.struct/hist8:rsc.comp                                                  BLOCK_1R1W_RBW_32_8_256_12                                                       2.0800 2.0800 
        histogram_hls.struct/hist8:rsc.q                                                                                                                                      0.0000 2.0800 
        histogram_hls:Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(32,8,256,12)gen/q                                                                                                     0.0000 2.0800 
        histogram_hls:Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(32,8,256,12)gen/hist8:wrs(q_d)(31-0)                                                                                  0.0000 2.0800 
        histogram_hls:Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(32,8,256,12)gen/q_d                                                                                                   0.0000 2.0800 
        histogram_hls.struct/hist8:rsci.q_d                                                                                                                                   0.0000 2.0800 
        histogram_hls:core/hist8:rsci.q_d                                                                                                                                     0.0000 2.0800 
        histogram_hls:core:hist8:rsci#1/hist8:rsci.q_d                                                                                                                        0.0000 2.0800 
        histogram_hls:core:hist8:rsci#1:hist8:rsc.@:wait_dp/hist8:rsci.q_d                                                                                                    0.0000 2.0800 
        histogram_hls:core:hist8:rsci#1:hist8:rsc.@:wait_dp/INIT_LOOP_HLS:mux#7              mgc_mux_32_1_2                                                                   0.0900 2.1700 
        histogram_hls:core:hist8:rsci#1:hist8:rsc.@:wait_dp/hist8:rsci.q_d.mxwt                                                                                               0.0000 2.1700 
        histogram_hls:core:hist8:rsci#1/hist8:rsci.q_d.mxwt                                                                                                                   0.0000 2.1700 
        histogram_hls:core/hist8:rsci.q_d.mxwt                                                                                                                                0.0000 2.1700 
        histogram_hls:core/INIT_LOOP_HLS:slc(hist8:rsci.q_d.mxwt)(31-8)                                                                                                       0.0000 2.1700 
        histogram_hls:core/INIT_LOOP_HLS:slc(hist8:rsci.q_d.mxwt)(31-8).itm                                                                                                   0.0000 2.1700 
        histogram_hls:core/INIT_LOOP_HLS:mux1h#37                                            mgc_mux1hot_24_9                                                                 1.5200 3.6900 
        histogram_hls:core/INIT_LOOP_HLS:mux1h#37.itm                                                                                                                         0.0000 3.6900 
        histogram_hls:core/INIT_LOOP_HLS:and#2                                               mgc_and_24_2                                                                     0.5600 4.2500 
        histogram_hls:core/INIT_LOOP_HLS:and#2.itm                                                                                                                            0.0000 4.2500 
        histogram_hls:core/INIT_LOOP_HLS:conc                                                                                                                                 0.0000 4.2500 
        histogram_hls:core/INIT_LOOP_HLS:conc.itm                                                                                                                             0.0000 4.2500 
        histogram_hls:core/INIT_LOOP_HLS:acc#2:rg                                            mgc_addc_32_0_8_1_32                                                             1.4550 5.7050 
        histogram_hls:core/z.out#4                                                                                                                                            0.0000 5.7050 
        histogram_hls:core/INIT_LOOP_HLS:slc(z.out#4)(7-0)                                                                                                                    0.0000 5.7050 
        histogram_hls:core/INIT_LOOP_HLS:slc(z.out#4)(7-0).itm                                                                                                                0.0000 5.7050 
        histogram_hls:core/INIT_LOOP_HLS:mux1h                                               mgc_mux1hot_8_3                                                                  0.5600 6.2650 
        histogram_hls:core/INIT_LOOP_HLS:mux1h.itm                                                                                                                            0.0000 6.2650 
        histogram_hls:core/INIT_LOOP_HLS:and#1                                               mgc_and_8_2                                                                      0.5600 6.8250 
        histogram_hls:core/INIT_LOOP_HLS:and#1.itm                                                                                                                            0.0000 6.8250 
        histogram_hls:core/INIT_LOOP_HLS:or                                                  mgc_or_8_2                                                                       0.5600 7.3850 
        histogram_hls:core/INIT_LOOP_HLS:or.itm                                                                                                                               0.0000 7.3850 
        histogram_hls:core/count:conc#2                                                                                                                                       0.0000 7.3850 
        histogram_hls:core/count:conc#2.itm                                                                                                                                   0.0000 7.3850 
        histogram_hls:core/count:mux#1                                                       mgc_mux_10_1_2                                                                   0.0900 7.4750 
        histogram_hls:core/count:mux#1.itm                                                                                                                                    0.0000 7.4750 
        histogram_hls:core/count:count:and                                                   mgc_and_10_2                                                                     0.5600 8.0350 
        histogram_hls:core/count:count:and.itm                                                                                                                                0.0000 8.0350 
        histogram_hls:core/reg(count(13:3).sva(9:0))                                         mgc_reg_pos_10_0_0_0_0_1_1                                                       0.0000 8.0350 
                                                                                                                                                                                            
      7                                                                                      histogram_hls.struct/hist1:rsc.comp histogram_hls:core/reg(count(13:3).sva(9:0)) 8.0350 1.9650 
                                                                                                                                                                                            
        Instance                                                                             Component                                                                        Delta  Delay  
        --------                                                                             ---------                                                                        -----  -----  
        histogram_hls.struct/hist1:rsc.comp                                                  BLOCK_1R1W_RBW_32_8_256_5                                                        2.0800 2.0800 
        histogram_hls.struct/hist1:rsc.q                                                                                                                                      0.0000 2.0800 
        histogram_hls:Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(32,8,256,5)gen/q                                                                                                      0.0000 2.0800 
        histogram_hls:Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(32,8,256,5)gen/hist1:wrs(q_d)(31-0)                                                                                   0.0000 2.0800 
        histogram_hls:Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(32,8,256,5)gen/q_d                                                                                                    0.0000 2.0800 
        histogram_hls.struct/hist1:rsci.q_d                                                                                                                                   0.0000 2.0800 
        histogram_hls:core/hist1:rsci.q_d                                                                                                                                     0.0000 2.0800 
        histogram_hls:core:hist1:rsci#1/hist1:rsci.q_d                                                                                                                        0.0000 2.0800 
        histogram_hls:core:hist1:rsci#1:hist1:rsc.@:wait_dp/hist1:rsci.q_d                                                                                                    0.0000 2.0800 
        histogram_hls:core:hist1:rsci#1:hist1:rsc.@:wait_dp/INIT_LOOP_HLS:mux                mgc_mux_32_1_2                                                                   0.0900 2.1700 
        histogram_hls:core:hist1:rsci#1:hist1:rsc.@:wait_dp/hist1:rsci.q_d.mxwt                                                                                               0.0000 2.1700 
        histogram_hls:core:hist1:rsci#1/hist1:rsci.q_d.mxwt                                                                                                                   0.0000 2.1700 
        histogram_hls:core/hist1:rsci.q_d.mxwt                                                                                                                                0.0000 2.1700 
        histogram_hls:core/INIT_LOOP_HLS:slc(hist1:rsci.q_d.mxwt)(31-8)                                                                                                       0.0000 2.1700 
        histogram_hls:core/INIT_LOOP_HLS:slc(hist1:rsci.q_d.mxwt)(31-8).itm                                                                                                   0.0000 2.1700 
        histogram_hls:core/INIT_LOOP_HLS:mux1h#37                                            mgc_mux1hot_24_9                                                                 1.5200 3.6900 
        histogram_hls:core/INIT_LOOP_HLS:mux1h#37.itm                                                                                                                         0.0000 3.6900 
        histogram_hls:core/INIT_LOOP_HLS:and#2                                               mgc_and_24_2                                                                     0.5600 4.2500 
        histogram_hls:core/INIT_LOOP_HLS:and#2.itm                                                                                                                            0.0000 4.2500 
        histogram_hls:core/INIT_LOOP_HLS:conc                                                                                                                                 0.0000 4.2500 
        histogram_hls:core/INIT_LOOP_HLS:conc.itm                                                                                                                             0.0000 4.2500 
        histogram_hls:core/INIT_LOOP_HLS:acc#2:rg                                            mgc_addc_32_0_8_1_32                                                             1.4550 5.7050 
        histogram_hls:core/z.out#4                                                                                                                                            0.0000 5.7050 
        histogram_hls:core/INIT_LOOP_HLS:slc(z.out#4)(7-0)                                                                                                                    0.0000 5.7050 
        histogram_hls:core/INIT_LOOP_HLS:slc(z.out#4)(7-0).itm                                                                                                                0.0000 5.7050 
        histogram_hls:core/INIT_LOOP_HLS:mux1h                                               mgc_mux1hot_8_3                                                                  0.5600 6.2650 
        histogram_hls:core/INIT_LOOP_HLS:mux1h.itm                                                                                                                            0.0000 6.2650 
        histogram_hls:core/INIT_LOOP_HLS:and#1                                               mgc_and_8_2                                                                      0.5600 6.8250 
        histogram_hls:core/INIT_LOOP_HLS:and#1.itm                                                                                                                            0.0000 6.8250 
        histogram_hls:core/INIT_LOOP_HLS:or                                                  mgc_or_8_2                                                                       0.5600 7.3850 
        histogram_hls:core/INIT_LOOP_HLS:or.itm                                                                                                                               0.0000 7.3850 
        histogram_hls:core/count:conc#2                                                                                                                                       0.0000 7.3850 
        histogram_hls:core/count:conc#2.itm                                                                                                                                   0.0000 7.3850 
        histogram_hls:core/count:mux#1                                                       mgc_mux_10_1_2                                                                   0.0900 7.4750 
        histogram_hls:core/count:mux#1.itm                                                                                                                                    0.0000 7.4750 
        histogram_hls:core/count:count:and                                                   mgc_and_10_2                                                                     0.5600 8.0350 
        histogram_hls:core/count:count:and.itm                                                                                                                                0.0000 8.0350 
        histogram_hls:core/reg(count(13:3).sva(9:0))                                         mgc_reg_pos_10_0_0_0_0_1_1                                                       0.0000 8.0350 
                                                                                                                                                                                            
      8                                                                                      histogram_hls.struct/hist2:rsc.comp histogram_hls:core/reg(count(13:3).sva(9:0)) 8.0350 1.9650 
                                                                                                                                                                                            
        Instance                                                                             Component                                                                        Delta  Delay  
        --------                                                                             ---------                                                                        -----  -----  
        histogram_hls.struct/hist2:rsc.comp                                                  BLOCK_1R1W_RBW_32_8_256_6                                                        2.0800 2.0800 
        histogram_hls.struct/hist2:rsc.q                                                                                                                                      0.0000 2.0800 
        histogram_hls:Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(32,8,256,6)gen/q                                                                                                      0.0000 2.0800 
        histogram_hls:Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(32,8,256,6)gen/hist2:wrs(q_d)(31-0)                                                                                   0.0000 2.0800 
        histogram_hls:Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(32,8,256,6)gen/q_d                                                                                                    0.0000 2.0800 
        histogram_hls.struct/hist2:rsci.q_d                                                                                                                                   0.0000 2.0800 
        histogram_hls:core/hist2:rsci.q_d                                                                                                                                     0.0000 2.0800 
        histogram_hls:core:hist2:rsci#1/hist2:rsci.q_d                                                                                                                        0.0000 2.0800 
        histogram_hls:core:hist2:rsci#1:hist2:rsc.@:wait_dp/hist2:rsci.q_d                                                                                                    0.0000 2.0800 
        histogram_hls:core:hist2:rsci#1:hist2:rsc.@:wait_dp/INIT_LOOP_HLS:mux#1              mgc_mux_32_1_2                                                                   0.0900 2.1700 
        histogram_hls:core:hist2:rsci#1:hist2:rsc.@:wait_dp/hist2:rsci.q_d.mxwt                                                                                               0.0000 2.1700 
        histogram_hls:core:hist2:rsci#1/hist2:rsci.q_d.mxwt                                                                                                                   0.0000 2.1700 
        histogram_hls:core/hist2:rsci.q_d.mxwt                                                                                                                                0.0000 2.1700 
        histogram_hls:core/INIT_LOOP_HLS:slc(hist2:rsci.q_d.mxwt)(31-8)                                                                                                       0.0000 2.1700 
        histogram_hls:core/INIT_LOOP_HLS:slc(hist2:rsci.q_d.mxwt)(31-8).itm                                                                                                   0.0000 2.1700 
        histogram_hls:core/INIT_LOOP_HLS:mux1h#37                                            mgc_mux1hot_24_9                                                                 1.5200 3.6900 
        histogram_hls:core/INIT_LOOP_HLS:mux1h#37.itm                                                                                                                         0.0000 3.6900 
        histogram_hls:core/INIT_LOOP_HLS:and#2                                               mgc_and_24_2                                                                     0.5600 4.2500 
        histogram_hls:core/INIT_LOOP_HLS:and#2.itm                                                                                                                            0.0000 4.2500 
        histogram_hls:core/INIT_LOOP_HLS:conc                                                                                                                                 0.0000 4.2500 
        histogram_hls:core/INIT_LOOP_HLS:conc.itm                                                                                                                             0.0000 4.2500 
        histogram_hls:core/INIT_LOOP_HLS:acc#2:rg                                            mgc_addc_32_0_8_1_32                                                             1.4550 5.7050 
        histogram_hls:core/z.out#4                                                                                                                                            0.0000 5.7050 
        histogram_hls:core/INIT_LOOP_HLS:slc(z.out#4)(7-0)                                                                                                                    0.0000 5.7050 
        histogram_hls:core/INIT_LOOP_HLS:slc(z.out#4)(7-0).itm                                                                                                                0.0000 5.7050 
        histogram_hls:core/INIT_LOOP_HLS:mux1h                                               mgc_mux1hot_8_3                                                                  0.5600 6.2650 
        histogram_hls:core/INIT_LOOP_HLS:mux1h.itm                                                                                                                            0.0000 6.2650 
        histogram_hls:core/INIT_LOOP_HLS:and#1                                               mgc_and_8_2                                                                      0.5600 6.8250 
        histogram_hls:core/INIT_LOOP_HLS:and#1.itm                                                                                                                            0.0000 6.8250 
        histogram_hls:core/INIT_LOOP_HLS:or                                                  mgc_or_8_2                                                                       0.5600 7.3850 
        histogram_hls:core/INIT_LOOP_HLS:or.itm                                                                                                                               0.0000 7.3850 
        histogram_hls:core/count:conc#2                                                                                                                                       0.0000 7.3850 
        histogram_hls:core/count:conc#2.itm                                                                                                                                   0.0000 7.3850 
        histogram_hls:core/count:mux#1                                                       mgc_mux_10_1_2                                                                   0.0900 7.4750 
        histogram_hls:core/count:mux#1.itm                                                                                                                                    0.0000 7.4750 
        histogram_hls:core/count:count:and                                                   mgc_and_10_2                                                                     0.5600 8.0350 
        histogram_hls:core/count:count:and.itm                                                                                                                                0.0000 8.0350 
        histogram_hls:core/reg(count(13:3).sva(9:0))                                         mgc_reg_pos_10_0_0_0_0_1_1                                                       0.0000 8.0350 
                                                                                                                                                                                            
      9                                                                                      histogram_hls.struct/hist3:rsc.comp histogram_hls:core/reg(count(13:3).sva(9:0)) 7.4750 2.5250 
                                                                                                                                                                                            
        Instance                                                                             Component                                                                        Delta  Delay  
        --------                                                                             ---------                                                                        -----  -----  
        histogram_hls.struct/hist3:rsc.comp                                                  BLOCK_1R1W_RBW_32_8_256_7                                                        2.0800 2.0800 
        histogram_hls.struct/hist3:rsc.q                                                                                                                                      0.0000 2.0800 
        histogram_hls:Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(32,8,256,7)gen/q                                                                                                      0.0000 2.0800 
        histogram_hls:Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(32,8,256,7)gen/hist3:wrs(q_d)(31-0)                                                                                   0.0000 2.0800 
        histogram_hls:Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(32,8,256,7)gen/q_d                                                                                                    0.0000 2.0800 
        histogram_hls.struct/hist3:rsci.q_d                                                                                                                                   0.0000 2.0800 
        histogram_hls:core/hist3:rsci.q_d                                                                                                                                     0.0000 2.0800 
        histogram_hls:core:hist3:rsci#1/hist3:rsci.q_d                                                                                                                        0.0000 2.0800 
        histogram_hls:core:hist3:rsci#1:hist3:rsc.@:wait_dp/hist3:rsci.q_d                                                                                                    0.0000 2.0800 
        histogram_hls:core:hist3:rsci#1:hist3:rsc.@:wait_dp/INIT_LOOP_HLS:mux#2              mgc_mux_32_1_2                                                                   0.0900 2.1700 
        histogram_hls:core:hist3:rsci#1:hist3:rsc.@:wait_dp/hist3:rsci.q_d.mxwt                                                                                               0.0000 2.1700 
        histogram_hls:core:hist3:rsci#1/hist3:rsci.q_d.mxwt                                                                                                                   0.0000 2.1700 
        histogram_hls:core/hist3:rsci.q_d.mxwt                                                                                                                                0.0000 2.1700 
        histogram_hls:core/accum_loop:slc()(7-0)#9                                                                                                                            0.0000 2.1700 
        histogram_hls:core/accum_loop:slc()(7-0)#9.itm                                                                                                                        0.0000 2.1700 
        histogram_hls:core/mux1h#1                                                           mgc_mux1hot_8_9                                                                  1.5200 3.6900 
        histogram_hls:core/mux1h#1.itm                                                                                                                                        0.0000 3.6900 
        histogram_hls:core/INIT_LOOP_HLS:conc                                                                                                                                 0.0000 3.6900 
        histogram_hls:core/INIT_LOOP_HLS:conc.itm                                                                                                                             0.0000 3.6900 
        histogram_hls:core/INIT_LOOP_HLS:acc#2:rg                                            mgc_addc_32_0_8_1_32                                                             1.4550 5.1450 
        histogram_hls:core/z.out#4                                                                                                                                            0.0000 5.1450 
        histogram_hls:core/INIT_LOOP_HLS:slc(z.out#4)(7-0)                                                                                                                    0.0000 5.1450 
        histogram_hls:core/INIT_LOOP_HLS:slc(z.out#4)(7-0).itm                                                                                                                0.0000 5.1450 
        histogram_hls:core/INIT_LOOP_HLS:mux1h                                               mgc_mux1hot_8_3                                                                  0.5600 5.7050 
        histogram_hls:core/INIT_LOOP_HLS:mux1h.itm                                                                                                                            0.0000 5.7050 
        histogram_hls:core/INIT_LOOP_HLS:and#1                                               mgc_and_8_2                                                                      0.5600 6.2650 
        histogram_hls:core/INIT_LOOP_HLS:and#1.itm                                                                                                                            0.0000 6.2650 
        histogram_hls:core/INIT_LOOP_HLS:or                                                  mgc_or_8_2                                                                       0.5600 6.8250 
        histogram_hls:core/INIT_LOOP_HLS:or.itm                                                                                                                               0.0000 6.8250 
        histogram_hls:core/count:conc#2                                                                                                                                       0.0000 6.8250 
        histogram_hls:core/count:conc#2.itm                                                                                                                                   0.0000 6.8250 
        histogram_hls:core/count:mux#1                                                       mgc_mux_10_1_2                                                                   0.0900 6.9150 
        histogram_hls:core/count:mux#1.itm                                                                                                                                    0.0000 6.9150 
        histogram_hls:core/count:count:and                                                   mgc_and_10_2                                                                     0.5600 7.4750 
        histogram_hls:core/count:count:and.itm                                                                                                                                0.0000 7.4750 
        histogram_hls:core/reg(count(13:3).sva(9:0))                                         mgc_reg_pos_10_0_0_0_0_1_1                                                       0.0000 7.4750 
                                                                                                                                                                                            
      10                                                                                     histogram_hls.struct/hist4:rsc.comp histogram_hls:core/reg(count(13:3).sva(9:0)) 7.4750 2.5250 
                                                                                                                                                                                            
        Instance                                                                             Component                                                                        Delta  Delay  
        --------                                                                             ---------                                                                        -----  -----  
        histogram_hls.struct/hist4:rsc.comp                                                  BLOCK_1R1W_RBW_32_8_256_8                                                        2.0800 2.0800 
        histogram_hls.struct/hist4:rsc.q                                                                                                                                      0.0000 2.0800 
        histogram_hls:Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(32,8,256,8)gen/q                                                                                                      0.0000 2.0800 
        histogram_hls:Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(32,8,256,8)gen/hist4:wrs(q_d)(31-0)                                                                                   0.0000 2.0800 
        histogram_hls:Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(32,8,256,8)gen/q_d                                                                                                    0.0000 2.0800 
        histogram_hls.struct/hist4:rsci.q_d                                                                                                                                   0.0000 2.0800 
        histogram_hls:core/hist4:rsci.q_d                                                                                                                                     0.0000 2.0800 
        histogram_hls:core:hist4:rsci#1/hist4:rsci.q_d                                                                                                                        0.0000 2.0800 
        histogram_hls:core:hist4:rsci#1:hist4:rsc.@:wait_dp/hist4:rsci.q_d                                                                                                    0.0000 2.0800 
        histogram_hls:core:hist4:rsci#1:hist4:rsc.@:wait_dp/INIT_LOOP_HLS:mux#3              mgc_mux_32_1_2                                                                   0.0900 2.1700 
        histogram_hls:core:hist4:rsci#1:hist4:rsc.@:wait_dp/hist4:rsci.q_d.mxwt                                                                                               0.0000 2.1700 
        histogram_hls:core:hist4:rsci#1/hist4:rsci.q_d.mxwt                                                                                                                   0.0000 2.1700 
        histogram_hls:core/hist4:rsci.q_d.mxwt                                                                                                                                0.0000 2.1700 
        histogram_hls:core/accum_loop:slc()(7-0)#10                                                                                                                           0.0000 2.1700 
        histogram_hls:core/accum_loop:slc()(7-0)#10.itm                                                                                                                       0.0000 2.1700 
        histogram_hls:core/mux1h#1                                                           mgc_mux1hot_8_9                                                                  1.5200 3.6900 
        histogram_hls:core/mux1h#1.itm                                                                                                                                        0.0000 3.6900 
        histogram_hls:core/INIT_LOOP_HLS:conc                                                                                                                                 0.0000 3.6900 
        histogram_hls:core/INIT_LOOP_HLS:conc.itm                                                                                                                             0.0000 3.6900 
        histogram_hls:core/INIT_LOOP_HLS:acc#2:rg                                            mgc_addc_32_0_8_1_32                                                             1.4550 5.1450 
        histogram_hls:core/z.out#4                                                                                                                                            0.0000 5.1450 
        histogram_hls:core/INIT_LOOP_HLS:slc(z.out#4)(7-0)                                                                                                                    0.0000 5.1450 
        histogram_hls:core/INIT_LOOP_HLS:slc(z.out#4)(7-0).itm                                                                                                                0.0000 5.1450 
        histogram_hls:core/INIT_LOOP_HLS:mux1h                                               mgc_mux1hot_8_3                                                                  0.5600 5.7050 
        histogram_hls:core/INIT_LOOP_HLS:mux1h.itm                                                                                                                            0.0000 5.7050 
        histogram_hls:core/INIT_LOOP_HLS:and#1                                               mgc_and_8_2                                                                      0.5600 6.2650 
        histogram_hls:core/INIT_LOOP_HLS:and#1.itm                                                                                                                            0.0000 6.2650 
        histogram_hls:core/INIT_LOOP_HLS:or                                                  mgc_or_8_2                                                                       0.5600 6.8250 
        histogram_hls:core/INIT_LOOP_HLS:or.itm                                                                                                                               0.0000 6.8250 
        histogram_hls:core/count:conc#2                                                                                                                                       0.0000 6.8250 
        histogram_hls:core/count:conc#2.itm                                                                                                                                   0.0000 6.8250 
        histogram_hls:core/count:mux#1                                                       mgc_mux_10_1_2                                                                   0.0900 6.9150 
        histogram_hls:core/count:mux#1.itm                                                                                                                                    0.0000 6.9150 
        histogram_hls:core/count:count:and                                                   mgc_and_10_2                                                                     0.5600 7.4750 
        histogram_hls:core/count:count:and.itm                                                                                                                                0.0000 7.4750 
        histogram_hls:core/reg(count(13:3).sva(9:0))                                         mgc_reg_pos_10_0_0_0_0_1_1                                                       0.0000 7.4750 
                                                                                                                                                                                            
      
    Register Input and Register-to-Output Slack
      Clock period or pin-to-reg delay constraint (clk): 10.0
      Clock uncertainty constraint (clk)               : 0.0
      
      Instance                                                                                        Port                                                Slack (Delay) Messages 
      ----------------------------------------------------------------------------------------------- ------------------------------------------------- ------- ------- --------
      histogram_hls:core/reg(data_in:rsci.oswt)                                                       or#33.itm                                          8.4800  1.5200          
      histogram_hls:core/reg(data_in:rsci.s_raddr.core(2:0))                                          or.itm                                             7.3600  2.6400          
      histogram_hls:core/reg(data_in:rsci.s_raddr.core(12:3))                                         count(13:3).sva(9:0)                               3.7450  6.2550          
      histogram_hls:core/reg(hist_out:rsci.oswt)                                                      slc(fsm_output)(16)#6.itm                         10.0000  0.0000          
      histogram_hls:core/reg(hist_out:rsci.oswt#1)                                                    slc(fsm_output)(17).itm                           10.0000  0.0000          
      histogram_hls:core/reg(hist_out:rsci.s_dout.core)                                               operator+=<8,false>:operator+=<8,false>:acc#1.itm  2.8900  7.1100          
      histogram_hls:core/reg(hist1:rsci.oswt)                                                         or#44.rmff                                         8.3200  1.6800          
      histogram_hls:core/reg(hist1:rsci.radr_d.core)                                                  hist_loop:mux.rmff                                 7.9600  2.0400          
      histogram_hls:core/reg(hist2:rsci.oswt)                                                         or#49.rmff                                         8.3200  1.6800          
      histogram_hls:core/reg(hist3:rsci.oswt)                                                         or#54.rmff                                         8.3200  1.6800          
      histogram_hls:core/reg(hist4:rsci.oswt)                                                         or#59.rmff                                         8.3200  1.6800          
      histogram_hls:core/reg(hist5:rsci.oswt)                                                         or#64.rmff                                         8.3200  1.6800          
      histogram_hls:core/reg(hist6:rsci.oswt)                                                         or#69.rmff                                         8.3200  1.6800          
      histogram_hls:core/reg(hist7:rsci.oswt)                                                         or#74.rmff                                         8.3200  1.6800          
      histogram_hls:core/reg(hist8:rsci.oswt)                                                         or#79.rmff                                         8.3200  1.6800          
      histogram_hls:core/reg(hist_out:rsc:rls:obj.iswt0)                                              and#124.itm                                        9.0500  0.9500          
      histogram_hls:core/reg(data_in:rsc:rls:obj.iswt0)                                               and#126.itm                                        9.0500  0.9500          
      histogram_hls:core/reg(data_in:rsc:req:obj.oswt)                                                or#119.itm                                         9.4400  0.5600          
      histogram_hls:core/reg(INIT_LOOP_HLS:acc#3)                                                     INIT_LOOP_HLS:INIT_LOOP_HLS:or.itm                 5.5250  4.4750          
      histogram_hls:core/reg(INIT_LOOP_HLS:acc#4)                                                     INIT_LOOP_HLS:INIT_LOOP_HLS:or#1.itm               7.8650  2.1350          
      histogram_hls:core/reg(INIT_LOOP_HLS:acc#5)                                                     INIT_LOOP_HLS:INIT_LOOP_HLS:or#2.itm               5.5250  4.4750          
      histogram_hls:core/reg(INIT_LOOP_HLS:acc#6)                                                     INIT_LOOP_HLS:INIT_LOOP_HLS:or#3.itm               7.8650  2.1350          
      histogram_hls:core/reg(INIT_LOOP_HLS:acc#7)                                                     INIT_LOOP_HLS:INIT_LOOP_HLS:or#4.itm               5.5250  4.4750          
      histogram_hls:core/reg(INIT_LOOP_HLS:acc#8)                                                     INIT_LOOP_HLS:INIT_LOOP_HLS:or#5.itm               7.8650  2.1350          
      histogram_hls:core/reg(INIT_LOOP_HLS:acc)                                                       INIT_LOOP_HLS:INIT_LOOP_HLS:or#6.itm               5.5250  4.4750          
      histogram_hls:core/reg(count(13:3).sva(9:0))                                                    count:count:and.itm                                1.9650  8.0350          
      histogram_hls:core/reg(INIT_LOOP_HLS:and)                                                       INIT_LOOP_HLS:and.itm#2                            6.5700  3.4300          
      histogram_hls:core/reg(count(13:3))                                                             INIT_LOOP_HLS:slc(z.out#4)(10-0).itm               4.2950  5.7050          
      histogram_hls:core/reg(accum_loop:i(8:0))                                                       INIT_LOOP_HLS:slc(z.out#4)(8-0).itm                4.2950  5.7050          
      histogram_hls:core:data_in:rsci:data_in:rsc.@:wait_dp/reg(data_in:rsci.bcwt)                    hist_loop:nor.itm                                  5.9000  4.1000          
      histogram_hls:core:data_in:rsci:data_in:rsc.@:wait_dp/reg(data_in:rsci.s_din.bfwt)              data_in:rsci.s_din.mxwt:opt(7:0)                   8.6100  1.3900          
      histogram_hls:core:hist_out:rsci:hist_out:rsc.@:wait_dp/reg(hist_out:rsci.bcwt)                 operator+=<8,false>:nor.itm                        5.9000  4.1000          
      histogram_hls:core:hist_out:rsci:hist_out:rsc.@:wait_dp/reg(hist_out:rsci.bcwt#1)               operator+=<8,false>:nor#2.itm                      5.9000  4.1000          
      histogram_hls:core:hist_out:rsci:hist_out:rsc.@:wait_dp/reg(hist_out:rsci.s_din.bfwt)           hist_out:rsci.s_din.mxwt                           8.6100  1.3900          
      histogram_hls:core:hist1:rsci#1:hist1:rsc.@:wait_dp/reg(hist1:rsci.bcwt)                        INIT_LOOP_HLS:nor.itm                              5.9000  4.1000          
      histogram_hls:core:hist1:rsci#1:hist1:rsc.@:wait_dp/reg(hist1:rsci.q_d.bfwt)                    hist1:rsci.q_d.mxwt                                7.8300  2.1700          
      histogram_hls:core:hist2:rsci#1:hist2:rsc.@:wait_dp/reg(hist2:rsci.bcwt)                        INIT_LOOP_HLS:nor#4.itm                            5.9000  4.1000          
      histogram_hls:core:hist2:rsci#1:hist2:rsc.@:wait_dp/reg(hist2:rsci.q_d.bfwt)                    hist2:rsci.q_d.mxwt                                7.8300  2.1700          
      histogram_hls:core:hist3:rsci#1:hist3:rsc.@:wait_dp/reg(hist3:rsci.bcwt)                        INIT_LOOP_HLS:nor#8.itm                            5.9000  4.1000          
      histogram_hls:core:hist3:rsci#1:hist3:rsc.@:wait_dp/reg(hist3:rsci.q_d.bfwt)                    hist3:rsci.q_d.mxwt                                7.8300  2.1700          
      histogram_hls:core:hist4:rsci#1:hist4:rsc.@:wait_dp/reg(hist4:rsci.bcwt)                        INIT_LOOP_HLS:nor#12.itm                           5.9000  4.1000          
      histogram_hls:core:hist4:rsci#1:hist4:rsc.@:wait_dp/reg(hist4:rsci.q_d.bfwt)                    hist4:rsci.q_d.mxwt                                7.8300  2.1700          
      histogram_hls:core:hist5:rsci#1:hist5:rsc.@:wait_dp/reg(hist5:rsci.bcwt)                        INIT_LOOP_HLS:nor#16.itm                           5.9000  4.1000          
      histogram_hls:core:hist5:rsci#1:hist5:rsc.@:wait_dp/reg(hist5:rsci.q_d.bfwt)                    hist5:rsci.q_d.mxwt                                7.8300  2.1700          
      histogram_hls:core:hist6:rsci#1:hist6:rsc.@:wait_dp/reg(hist6:rsci.bcwt)                        INIT_LOOP_HLS:nor#20.itm                           5.9000  4.1000          
      histogram_hls:core:hist6:rsci#1:hist6:rsc.@:wait_dp/reg(hist6:rsci.q_d.bfwt)                    hist6:rsci.q_d.mxwt                                7.8300  2.1700          
      histogram_hls:core:hist7:rsci#1:hist7:rsc.@:wait_dp/reg(hist7:rsci.bcwt)                        INIT_LOOP_HLS:nor#24.itm                           5.9000  4.1000          
      histogram_hls:core:hist7:rsci#1:hist7:rsc.@:wait_dp/reg(hist7:rsci.q_d.bfwt)                    hist7:rsci.q_d.mxwt                                7.8300  2.1700          
      histogram_hls:core:hist8:rsci#1:hist8:rsc.@:wait_dp/reg(hist8:rsci.bcwt)                        INIT_LOOP_HLS:nor#28.itm                           5.9000  4.1000          
      histogram_hls:core:hist8:rsci#1:hist8:rsc.@:wait_dp/reg(hist8:rsci.q_d.bfwt)                    hist8:rsci.q_d.mxwt                                7.8300  2.1700          
      histogram_hls:core:data_in:rsc:req:obj:data_in:rsc:req:wait_dp/reg(data_in:rsc:req:obj.bcwt)    nor#4.itm                                          5.9000  4.1000          
      histogram_hls:core:hist_out:rsc:req:obj:hist_out:rsc:req:wait_dp/reg(hist_out:rsc:req:obj.bcwt) nor#6.itm                                          5.9000  4.1000          
      histogram_hls:core:staller/reg(core.wten)                                                       not#8.itm                                          7.0200  2.9800          
      histogram_hls                                                                                   data_in:rsc.RVALID                                 7.7000  2.3000          
      histogram_hls                                                                                   data_in:rsc.RUSER                                  7.7000  2.3000          
      histogram_hls                                                                                   data_in:rsc.RLAST                                  7.7000  2.3000          
      histogram_hls                                                                                   data_in:rsc.RRESP                                  7.7000  2.3000          
      histogram_hls                                                                                   data_in:rsc.RDATA                                  7.7000  2.3000          
      histogram_hls                                                                                   data_in:rsc.RID                                    7.7000  2.3000          
      histogram_hls                                                                                   data_in:rsc.ARREADY                                7.7000  2.3000          
      histogram_hls                                                                                   data_in:rsc.BVALID                                 7.7000  2.3000          
      histogram_hls                                                                                   data_in:rsc.BUSER                                  7.7000  2.3000          
      histogram_hls                                                                                   data_in:rsc.BRESP                                  7.7000  2.3000          
      histogram_hls                                                                                   data_in:rsc.BID                                    7.7000  2.3000          
      histogram_hls                                                                                   data_in:rsc.WREADY                                 7.7000  2.3000          
      histogram_hls                                                                                   data_in:rsc.AWREADY                                7.7000  2.3000          
      histogram_hls                                                                                   data_in:rsc:rls.lz                                 9.0500  0.9500          
      histogram_hls                                                                                   hist_out:rsc.RVALID                                7.7000  2.3000          
      histogram_hls                                                                                   hist_out:rsc.RUSER                                 7.7000  2.3000          
      histogram_hls                                                                                   hist_out:rsc.RLAST                                 7.7000  2.3000          
      histogram_hls                                                                                   hist_out:rsc.RRESP                                 7.7000  2.3000          
      histogram_hls                                                                                   hist_out:rsc.RDATA                                 7.7000  2.3000          
      histogram_hls                                                                                   hist_out:rsc.RID                                   7.7000  2.3000          
      histogram_hls                                                                                   hist_out:rsc.ARREADY                               7.7000  2.3000          
      histogram_hls                                                                                   hist_out:rsc.BVALID                                7.7000  2.3000          
      histogram_hls                                                                                   hist_out:rsc.BUSER                                 7.7000  2.3000          
      histogram_hls                                                                                   hist_out:rsc.BRESP                                 7.7000  2.3000          
      histogram_hls                                                                                   hist_out:rsc.BID                                   7.7000  2.3000          
      histogram_hls                                                                                   hist_out:rsc.WREADY                                7.7000  2.3000          
      histogram_hls                                                                                   hist_out:rsc.AWREADY                               7.7000  2.3000          
      histogram_hls                                                                                   hist_out:rsc:rls.lz                                9.0500  0.9500          
      
  Operator Bitwidth Summary
    Operation Size (bits) Count 
    --------- ----------- -----
    add                         
    -                   8    11 
    -                  32     1 
    and                         
    -                   8    20 
    -                  32    16 
    -                   3     1 
    -                  24     1 
    -                  13     1 
    -                  10     1 
    -                   1    62 
    mux                         
    -                   8    22 
    -                  32     8 
    -                  10     1 
    mux1h                       
    -                   8     2 
    -                   3     1 
    -                  24     1 
    nand                        
    -                   1     1 
    nor                         
    -                   1    36 
    not                         
    -                   1    30 
    or                          
    -                   8    12 
    -                   3     1 
    -                   1    28 
    read_ram                    
    -                   8     1 
    -                  32     8 
    -                  16     1 
    read_sync                   
    -                   0     4 
    reg                         
    -                   9     1 
    -                   8    11 
    -                  32     8 
    -                   3     1 
    -                  11     1 
    -                  10     2 
    -                   1    29 
    
  End of Report
