Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Reading design: lab8.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "lab8.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "lab8"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : lab8
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "E:\.Xilinx\Lab8\reg16.v" into library work
Parsing module <reg16>.
Analyzing Verilog file "E:\.Xilinx\Lab8\dec_3to8.v" into library work
Parsing module <dec_3to8>.
Analyzing Verilog file "E:\.Xilinx\Lab8\register_file.v" into library work
Parsing module <register_file>.
Analyzing Verilog file "E:\.Xilinx\Lab8\alu.v" into library work
Parsing module <alu>.
Analyzing Verilog file "E:\.Xilinx\Lab8\pc.v" into library work
Parsing module <pc>.
Analyzing Verilog file "E:\.Xilinx\Lab8\int_data_path.v" into library work
Parsing module <int_data_path>.
Analyzing Verilog file "E:\.Xilinx\Lab8\led_controller.v" into library work
Parsing module <led_controller>.
Analyzing Verilog file "E:\.Xilinx\Lab8\led_clk.v" into library work
Parsing module <led_clk>.
Analyzing Verilog file "E:\.Xilinx\Lab8\ipcore_dir\ram_256x16.v" into library work
Parsing module <ram_256x16>.
Analyzing Verilog file "E:\.Xilinx\Lab8\hex_to_7_seg.v" into library work
Parsing module <hex_to_7_seg>.
Analyzing Verilog file "E:\.Xilinx\Lab8\cu.v" into library work
Parsing module <cu>.
Analyzing Verilog file "E:\.Xilinx\Lab8\cpu_eu.v" into library work
Parsing module <cpu_eu>.
Analyzing Verilog file "E:\.Xilinx\Lab8\ad_mux.v" into library work
Parsing module <ad_mux>.
Analyzing Verilog file "E:\.Xilinx\Lab8\RISC.v" into library work
Parsing module <RISC>.
Analyzing Verilog file "E:\.Xilinx\Lab8\ram1.v" into library work
Parsing module <ram1>.
Analyzing Verilog file "E:\.Xilinx\Lab8\display_controller.v" into library work
Parsing module <display_controller>.
Analyzing Verilog file "E:\.Xilinx\Lab8\debounce.v" into library work
Parsing module <debounce>.
Analyzing Verilog file "E:\.Xilinx\Lab8\clk_div.v" into library work
Parsing module <clk_div>.
Analyzing Verilog file "E:\.Xilinx\Lab8\addr_seqr.v" into library work
Parsing module <addr_seqr>.
Analyzing Verilog file "E:\.Xilinx\Lab8\lab8.v" into library work
Parsing module <lab8>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <lab8>.

Elaborating module <clk_div>.

Elaborating module <debounce>.

Elaborating module <RISC>.

Elaborating module <cpu_eu>.

Elaborating module <int_data_path>.

Elaborating module <register_file>.

Elaborating module <dec_3to8>.

Elaborating module <reg16>.

Elaborating module <alu>.
WARNING:HDLCompiler:413 - "E:\.Xilinx\Lab8\alu.v" Line 31: Result of 32-bit expression is truncated to fit in 17-bit target.
WARNING:HDLCompiler:413 - "E:\.Xilinx\Lab8\alu.v" Line 46: Result of 32-bit expression is truncated to fit in 17-bit target.

Elaborating module <pc>.
WARNING:HDLCompiler:634 - "E:\.Xilinx\Lab8\cpu_eu.v" Line 57: Net <ir_inc> does not have a driver.

Elaborating module <cu>.
WARNING:HDLCompiler:91 - "E:\.Xilinx\Lab8\cu.v" Line 92: Signal <ps_N> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\.Xilinx\Lab8\cu.v" Line 102: Signal <ps_N> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\.Xilinx\Lab8\cu.v" Line 104: Signal <IR> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\.Xilinx\Lab8\cu.v" Line 127: Signal <IR> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\.Xilinx\Lab8\cu.v" Line 131: Signal <N> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\.Xilinx\Lab8\cu.v" Line 132: Signal <ps_N> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\.Xilinx\Lab8\cu.v" Line 138: Signal <IR> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\.Xilinx\Lab8\cu.v" Line 142: Signal <N> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\.Xilinx\Lab8\cu.v" Line 143: Signal <ps_N> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\.Xilinx\Lab8\cu.v" Line 149: Signal <IR> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\.Xilinx\Lab8\cu.v" Line 153: Signal <N> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\.Xilinx\Lab8\cu.v" Line 154: Signal <ps_N> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\.Xilinx\Lab8\cu.v" Line 164: Signal <ps_N> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\.Xilinx\Lab8\cu.v" Line 165: Signal <ps_N> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\.Xilinx\Lab8\cu.v" Line 171: Signal <IR> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\.Xilinx\Lab8\cu.v" Line 175: Signal <N> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\.Xilinx\Lab8\cu.v" Line 176: Signal <ps_N> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\.Xilinx\Lab8\cu.v" Line 182: Signal <IR> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\.Xilinx\Lab8\cu.v" Line 186: Signal <N> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\.Xilinx\Lab8\cu.v" Line 187: Signal <ps_N> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\.Xilinx\Lab8\cu.v" Line 193: Signal <IR> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\.Xilinx\Lab8\cu.v" Line 197: Signal <N> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\.Xilinx\Lab8\cu.v" Line 198: Signal <ps_N> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\.Xilinx\Lab8\cu.v" Line 204: Signal <IR> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\.Xilinx\Lab8\cu.v" Line 208: Signal <N> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\.Xilinx\Lab8\cu.v" Line 209: Signal <ps_N> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\.Xilinx\Lab8\cu.v" Line 215: Signal <IR> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\.Xilinx\Lab8\cu.v" Line 219: Signal <ps_N> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\.Xilinx\Lab8\cu.v" Line 220: Signal <ps_N> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\.Xilinx\Lab8\cu.v" Line 226: Signal <IR> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\.Xilinx\Lab8\cu.v" Line 230: Signal <ps_N> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\.Xilinx\Lab8\cu.v" Line 231: Signal <ps_N> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\.Xilinx\Lab8\cu.v" Line 237: Signal <IR> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\.Xilinx\Lab8\cu.v" Line 241: Signal <ps_N> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\.Xilinx\Lab8\cu.v" Line 242: Signal <ps_N> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\.Xilinx\Lab8\cu.v" Line 250: Signal <ps_Z> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\.Xilinx\Lab8\cu.v" Line 252: Signal <ps_N> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\.Xilinx\Lab8\cu.v" Line 253: Signal <ps_N> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\.Xilinx\Lab8\cu.v" Line 261: Signal <ps_Z> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\.Xilinx\Lab8\cu.v" Line 263: Signal <ps_N> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\.Xilinx\Lab8\cu.v" Line 264: Signal <ps_N> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\.Xilinx\Lab8\cu.v" Line 272: Signal <ps_C> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\.Xilinx\Lab8\cu.v" Line 274: Signal <ps_N> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\.Xilinx\Lab8\cu.v" Line 275: Signal <ps_N> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\.Xilinx\Lab8\cu.v" Line 281: Signal <IR> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\.Xilinx\Lab8\cu.v" Line 285: Signal <ps_N> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\.Xilinx\Lab8\cu.v" Line 286: Signal <ps_N> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\.Xilinx\Lab8\cu.v" Line 297: Signal <ps_N> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\.Xilinx\Lab8\cu.v" Line 307: Signal <ps_N> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.

Elaborating module <ram1>.

Elaborating module <ram_256x16>.
WARNING:HDLCompiler:1499 - "E:\.Xilinx\Lab8\ipcore_dir\ram_256x16.v" Line 39: Empty module <ram_256x16> remains a black box.
WARNING:HDLCompiler:189 - "E:\.Xilinx\Lab8\lab8.v" Line 47: Size mismatch in connection of port <addr>. Formal port size is 8-bit while actual signal size is 16-bit.

Elaborating module <addr_seqr>.
WARNING:HDLCompiler:413 - "E:\.Xilinx\Lab8\addr_seqr.v" Line 22: Result of 17-bit expression is truncated to fit in 16-bit target.

Elaborating module <display_controller>.

Elaborating module <led_clk>.

Elaborating module <led_controller>.

Elaborating module <ad_mux>.

Elaborating module <hex_to_7_seg>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <lab8>.
    Related source file is "E:\.Xilinx\Lab8\lab8.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <lab8> synthesized.

Synthesizing Unit <clk_div>.
    Related source file is "E:\.Xilinx\Lab8\clk_div.v".
    Found 32-bit register for signal <i>.
    Found 1-bit register for signal <clk_500>.
    Found 32-bit adder for signal <i[31]_GND_2_o_add_1_OUT> created at line 31.
    Found 32-bit comparator greater for signal <n0002> created at line 34
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  33 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <clk_div> synthesized.

Synthesizing Unit <debounce>.
    Related source file is "E:\.Xilinx\Lab8\debounce.v".
    Found 1-bit register for signal <q1>.
    Found 1-bit register for signal <q2>.
    Found 1-bit register for signal <q3>.
    Found 1-bit register for signal <q4>.
    Found 1-bit register for signal <q5>.
    Found 1-bit register for signal <q6>.
    Found 1-bit register for signal <q7>.
    Found 1-bit register for signal <q8>.
    Found 1-bit register for signal <q9>.
    Found 1-bit register for signal <q0>.
    Summary:
	inferred  10 D-type flip-flop(s).
Unit <debounce> synthesized.

Synthesizing Unit <RISC>.
    Related source file is "E:\.Xilinx\Lab8\RISC.v".
    Summary:
	no macro.
Unit <RISC> synthesized.

Synthesizing Unit <cpu_eu>.
    Related source file is "E:\.Xilinx\Lab8\cpu_eu.v".
WARNING:Xst:653 - Signal <ir_inc> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 16-bit adder for signal <pc_add> created at line 45.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   2 Multiplexer(s).
Unit <cpu_eu> synthesized.

Synthesizing Unit <int_data_path>.
    Related source file is "E:\.Xilinx\Lab8\int_data_path.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <int_data_path> synthesized.

Synthesizing Unit <register_file>.
    Related source file is "E:\.Xilinx\Lab8\register_file.v".
    Summary:
	no macro.
Unit <register_file> synthesized.

Synthesizing Unit <dec_3to8>.
    Related source file is "E:\.Xilinx\Lab8\dec_3to8.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <dec_3to8> synthesized.

Synthesizing Unit <reg16>.
    Related source file is "E:\.Xilinx\Lab8\reg16.v".
    Found 16-bit register for signal <Dout>.
    Found 1-bit tristate buffer for signal <DA<15>> created at line 34
    Found 1-bit tristate buffer for signal <DA<14>> created at line 34
    Found 1-bit tristate buffer for signal <DA<13>> created at line 34
    Found 1-bit tristate buffer for signal <DA<12>> created at line 34
    Found 1-bit tristate buffer for signal <DA<11>> created at line 34
    Found 1-bit tristate buffer for signal <DA<10>> created at line 34
    Found 1-bit tristate buffer for signal <DA<9>> created at line 34
    Found 1-bit tristate buffer for signal <DA<8>> created at line 34
    Found 1-bit tristate buffer for signal <DA<7>> created at line 34
    Found 1-bit tristate buffer for signal <DA<6>> created at line 34
    Found 1-bit tristate buffer for signal <DA<5>> created at line 34
    Found 1-bit tristate buffer for signal <DA<4>> created at line 34
    Found 1-bit tristate buffer for signal <DA<3>> created at line 34
    Found 1-bit tristate buffer for signal <DA<2>> created at line 34
    Found 1-bit tristate buffer for signal <DA<1>> created at line 34
    Found 1-bit tristate buffer for signal <DA<0>> created at line 34
    Found 1-bit tristate buffer for signal <DB<15>> created at line 35
    Found 1-bit tristate buffer for signal <DB<14>> created at line 35
    Found 1-bit tristate buffer for signal <DB<13>> created at line 35
    Found 1-bit tristate buffer for signal <DB<12>> created at line 35
    Found 1-bit tristate buffer for signal <DB<11>> created at line 35
    Found 1-bit tristate buffer for signal <DB<10>> created at line 35
    Found 1-bit tristate buffer for signal <DB<9>> created at line 35
    Found 1-bit tristate buffer for signal <DB<8>> created at line 35
    Found 1-bit tristate buffer for signal <DB<7>> created at line 35
    Found 1-bit tristate buffer for signal <DB<6>> created at line 35
    Found 1-bit tristate buffer for signal <DB<5>> created at line 35
    Found 1-bit tristate buffer for signal <DB<4>> created at line 35
    Found 1-bit tristate buffer for signal <DB<3>> created at line 35
    Found 1-bit tristate buffer for signal <DB<2>> created at line 35
    Found 1-bit tristate buffer for signal <DB<1>> created at line 35
    Found 1-bit tristate buffer for signal <DB<0>> created at line 35
    Summary:
	inferred  16 D-type flip-flop(s).
	inferred  32 Tristate(s).
Unit <reg16> synthesized.

Synthesizing Unit <alu>.
    Related source file is "E:\.Xilinx\Lab8\alu.v".
    Found 17-bit subtractor for signal <GND_42_o_GND_42_o_sub_2_OUT> created at line 31.
    Found 17-bit subtractor for signal <GND_42_o_GND_42_o_sub_4_OUT> created at line 33.
    Found 17-bit adder for signal <n0033> created at line 30.
    Found 17-bit adder for signal <n0036> created at line 32.
    Found 17-bit subtractor for signal <GND_42_o_GND_42_o_sub_9_OUT> created at line 46.
    Found 16-bit 15-to-1 multiplexer for signal <Y> created at line 27.
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred  11 Multiplexer(s).
Unit <alu> synthesized.

Synthesizing Unit <pc>.
    Related source file is "E:\.Xilinx\Lab8\pc.v".
    Found 16-bit register for signal <Q>.
    Found 16-bit adder for signal <Q[15]_GND_43_o_add_1_OUT> created at line 30.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  16 D-type flip-flop(s).
Unit <pc> synthesized.

Synthesizing Unit <cu>.
    Related source file is "E:\.Xilinx\Lab8\cu.v".
        RESET = 0
        FETCH = 1
        DECODE = 2
        ADD = 3
        SUB = 4
        CMP = 5
        MOV = 6
        INC = 7
        DEC = 8
        SHL = 9
        SHR = 10
        LD = 11
        STO = 12
        LDI = 13
        JE = 14
        JNE = 15
        JC = 16
        JMP = 17
        HALT = 18
        ILLEGAL_OP = 31
    Found 5-bit register for signal <state>.
    Found 1-bit register for signal <ps_C>.
    Found 1-bit register for signal <ps_Z>.
    Found 1-bit register for signal <ps_N>.
    Found 32x16-bit Read Only RAM for signal <_n0199>
WARNING:Xst:737 - Found 1-bit latch for signal <W_Adr<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <W_Adr<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <W_Adr<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <R_Adr<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <R_Adr<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <R_Adr<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <S_Adr<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <S_Adr<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <S_Adr<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <adr_sel>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <s_sel>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pc_ld>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pc_inc>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pc_sel>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ir_ld>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mw_en>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rw_en>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <alu_op<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <alu_op<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <alu_op<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <alu_op<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ns_C>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ns_Z>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ns_N>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <status<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <status<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <status<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <status<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <status<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <status<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <status<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <status<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nextstate<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nextstate<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nextstate<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nextstate<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nextstate<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   1 RAM(s).
	inferred   8 D-type flip-flop(s).
	inferred  37 Latch(s).
	inferred  36 Multiplexer(s).
Unit <cu> synthesized.

Synthesizing Unit <ram1>.
    Related source file is "E:\.Xilinx\Lab8\ram1.v".
    Summary:
	no macro.
Unit <ram1> synthesized.

Synthesizing Unit <addr_seqr>.
    Related source file is "E:\.Xilinx\Lab8\addr_seqr.v".
    Found 16-bit register for signal <addr>.
    Found 16-bit adder for signal <addr[15]_GND_84_o_add_1_OUT> created at line 22.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  16 D-type flip-flop(s).
Unit <addr_seqr> synthesized.

Synthesizing Unit <display_controller>.
    Related source file is "E:\.Xilinx\Lab8\display_controller.v".
    Summary:
	no macro.
Unit <display_controller> synthesized.

Synthesizing Unit <led_clk>.
    Related source file is "E:\.Xilinx\Lab8\led_clk.v".
    Found 32-bit register for signal <i>.
    Found 1-bit register for signal <clk_1k>.
    Found 32-bit adder for signal <i[31]_GND_86_o_add_1_OUT> created at line 31.
    Found 32-bit comparator greater for signal <n0002> created at line 33
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  33 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <led_clk> synthesized.

Synthesizing Unit <led_controller>.
    Related source file is "E:\.Xilinx\Lab8\led_controller.v".
    Found 3-bit register for signal <present>.
    Found finite state machine <FSM_0> for signal <present>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 16                                             |
    | Inputs             | 1                                              |
    | Outputs            | 11                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <led_controller> synthesized.

Synthesizing Unit <ad_mux>.
    Related source file is "E:\.Xilinx\Lab8\ad_mux.v".
    Found 4-bit 8-to-1 multiplexer for signal <ad_out> created at line 32.
    Summary:
	inferred   1 Multiplexer(s).
Unit <ad_mux> synthesized.

Synthesizing Unit <hex_to_7_seg>.
    Related source file is "E:\.Xilinx\Lab8\hex_to_7_seg.v".
    Found 16x7-bit Read Only RAM for signal <_n0024>
    Summary:
	inferred   1 RAM(s).
Unit <hex_to_7_seg> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x7-bit single-port Read Only RAM                    : 1
 32x16-bit single-port Read Only RAM                   : 1
# Adders/Subtractors                                   : 11
 16-bit adder                                          : 4
 17-bit adder                                          : 2
 17-bit subtractor                                     : 3
 32-bit adder                                          : 2
# Registers                                            : 39
 1-bit register                                        : 25
 16-bit register                                       : 11
 32-bit register                                       : 2
 5-bit register                                        : 1
# Latches                                              : 37
 1-bit latch                                           : 37
# Comparators                                          : 2
 32-bit comparator greater                             : 2
# Multiplexers                                         : 57
 1-bit 2-to-1 multiplexer                              : 45
 16-bit 15-to-1 multiplexer                            : 1
 16-bit 2-to-1 multiplexer                             : 4
 32-bit 2-to-1 multiplexer                             : 2
 4-bit 8-to-1 multiplexer                              : 1
 5-bit 2-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 3
# Tristates                                            : 256
 1-bit tristate buffer                                 : 256
# FSMs                                                 : 1
# Xors                                                 : 1
 16-bit xor2                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/ram_256x16.ngc>.
Loading core <ram_256x16> for timing and area information for instance <ram_256x16>.
WARNING:Xst:1710 - FF/Latch <alu_op_3> (without init value) has a constant value of 0 in block <CTRL_UNIT>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <addr_seqr>.
The following registers are absorbed into counter <addr>: 1 register on signal <addr>.
Unit <addr_seqr> synthesized (advanced).

Synthesizing (advanced) Unit <cu>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n0199> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 16-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <state>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <cu> synthesized (advanced).

Synthesizing (advanced) Unit <hex_to_7_seg>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n0024> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <hex>           |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <hex_to_7_seg> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x7-bit single-port distributed Read Only RAM        : 1
 32x16-bit single-port distributed Read Only RAM       : 1
# Adders/Subtractors                                   : 10
 16-bit adder                                          : 3
 17-bit adder                                          : 2
 17-bit subtractor                                     : 3
 32-bit adder                                          : 2
# Counters                                             : 1
 16-bit up counter                                     : 1
# Registers                                            : 254
 Flip-Flops                                            : 254
# Comparators                                          : 2
 32-bit comparator greater                             : 2
# Multiplexers                                         : 57
 1-bit 2-to-1 multiplexer                              : 45
 16-bit 15-to-1 multiplexer                            : 1
 16-bit 2-to-1 multiplexer                             : 4
 32-bit 2-to-1 multiplexer                             : 2
 4-bit 8-to-1 multiplexer                              : 1
 5-bit 2-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 3
# FSMs                                                 : 1
# Xors                                                 : 1
 16-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <alu_op_3> (without init value) has a constant value of 0 in block <cu>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <present[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 010
 011   | 011
 100   | 100
 101   | 101
 110   | 110
 111   | 111
-------------------
WARNING:Xst:2040 - Unit register_file: 32 multi-source signals are replaced by logic (pull-up yes): R<0>, R<10>, R<11>, R<12>, R<13>, R<14>, R<15>, R<1>, R<2>, R<3>, R<4>, R<5>, R<6>, R<7>, R<8>, R<9>, S<0>, S<10>, S<11>, S<12>, S<13>, S<14>, S<15>, S<1>, S<2>, S<3>, S<4>, S<5>, S<6>, S<7>, S<8>, S<9>.

Optimizing unit <lab8> ...

Optimizing unit <clk_div> ...

Optimizing unit <led_clk> ...

Optimizing unit <debounce> ...

Optimizing unit <register_file> ...

Optimizing unit <alu> ...

Optimizing unit <pc> ...

Optimizing unit <cu> ...
WARNING:Xst:1710 - FF/Latch <DISP_CONT/LED_CLK/i_17> (without init value) has a constant value of 0 in block <lab8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DISP_CONT/LED_CLK/i_18> (without init value) has a constant value of 0 in block <lab8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DISP_CONT/LED_CLK/i_19> (without init value) has a constant value of 0 in block <lab8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DISP_CONT/LED_CLK/i_20> (without init value) has a constant value of 0 in block <lab8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DISP_CONT/LED_CLK/i_21> (without init value) has a constant value of 0 in block <lab8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DISP_CONT/LED_CLK/i_22> (without init value) has a constant value of 0 in block <lab8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DISP_CONT/LED_CLK/i_23> (without init value) has a constant value of 0 in block <lab8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DISP_CONT/LED_CLK/i_24> (without init value) has a constant value of 0 in block <lab8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DISP_CONT/LED_CLK/i_25> (without init value) has a constant value of 0 in block <lab8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DISP_CONT/LED_CLK/i_26> (without init value) has a constant value of 0 in block <lab8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DISP_CONT/LED_CLK/i_27> (without init value) has a constant value of 0 in block <lab8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DISP_CONT/LED_CLK/i_28> (without init value) has a constant value of 0 in block <lab8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DISP_CONT/LED_CLK/i_29> (without init value) has a constant value of 0 in block <lab8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DISP_CONT/LED_CLK/i_30> (without init value) has a constant value of 0 in block <lab8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DISP_CONT/LED_CLK/i_31> (without init value) has a constant value of 0 in block <lab8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <CLK_500HZ/i_18> (without init value) has a constant value of 0 in block <lab8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <CLK_500HZ/i_19> (without init value) has a constant value of 0 in block <lab8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <CLK_500HZ/i_20> (without init value) has a constant value of 0 in block <lab8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <CLK_500HZ/i_21> (without init value) has a constant value of 0 in block <lab8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <CLK_500HZ/i_22> (without init value) has a constant value of 0 in block <lab8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <CLK_500HZ/i_23> (without init value) has a constant value of 0 in block <lab8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <CLK_500HZ/i_24> (without init value) has a constant value of 0 in block <lab8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <CLK_500HZ/i_25> (without init value) has a constant value of 0 in block <lab8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <CLK_500HZ/i_26> (without init value) has a constant value of 0 in block <lab8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <CLK_500HZ/i_27> (without init value) has a constant value of 0 in block <lab8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <CLK_500HZ/i_28> (without init value) has a constant value of 0 in block <lab8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <CLK_500HZ/i_29> (without init value) has a constant value of 0 in block <lab8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <CLK_500HZ/i_30> (without init value) has a constant value of 0 in block <lab8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <CLK_500HZ/i_31> (without init value) has a constant value of 0 in block <lab8>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <CLK_500HZ/i_0> in Unit <lab8> is equivalent to the following FF/Latch, which will be removed : <DISP_CONT/LED_CLK/i_0> 
INFO:Xst:2261 - The FF/Latch <CLK_500HZ/i_1> in Unit <lab8> is equivalent to the following FF/Latch, which will be removed : <DISP_CONT/LED_CLK/i_1> 
INFO:Xst:2261 - The FF/Latch <CLK_500HZ/i_2> in Unit <lab8> is equivalent to the following FF/Latch, which will be removed : <DISP_CONT/LED_CLK/i_2> 
INFO:Xst:2261 - The FF/Latch <CLK_500HZ/i_3> in Unit <lab8> is equivalent to the following FF/Latch, which will be removed : <DISP_CONT/LED_CLK/i_3> 
INFO:Xst:2261 - The FF/Latch <CLK_500HZ/i_4> in Unit <lab8> is equivalent to the following FF/Latch, which will be removed : <DISP_CONT/LED_CLK/i_4> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block lab8, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 239
 Flip-Flops                                            : 239

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : lab8.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 833
#      GND                         : 2
#      INV                         : 4
#      LUT1                        : 63
#      LUT2                        : 49
#      LUT3                        : 33
#      LUT4                        : 26
#      LUT5                        : 127
#      LUT6                        : 189
#      MUXCY                       : 156
#      MUXF7                       : 36
#      VCC                         : 2
#      XORCY                       : 146
# FlipFlops/Latches                : 275
#      FDC                         : 111
#      FDCE                        : 128
#      LD                          : 36
# RAMS                             : 1
#      RAMB18E1                    : 1
# Clock Buffers                    : 4
#      BUFG                        : 3
#      BUFGP                       : 1
# IO Buffers                       : 27
#      IBUF                        : 4
#      OBUF                        : 23

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             267  out of  126800     0%  
 Number of Slice LUTs:                  491  out of  63400     0%  
    Number used as Logic:               491  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    591
   Number with an unused Flip Flop:     324  out of    591    54%  
   Number with an unused LUT:           100  out of    591    16%  
   Number of fully used LUT-FF pairs:   167  out of    591    28%  
   Number of unique control sets:        14

IO Utilization: 
 Number of IOs:                          28
 Number of bonded IOBs:                  28  out of    210    13%  
    IOB Flip Flops/Latches:               8

Specific Feature Utilization:
 Number of Block RAM/FIFO:                1  out of    135     0%  
    Number using Block RAM only:          1
 Number of BUFG/BUFGCTRLs:                4  out of     32    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-------------------------------------------------------------+----------------------------------------------+-------+
Clock Signal                                                 | Clock buffer(FF name)                        | Load  |
-------------------------------------------------------------+----------------------------------------------+-------+
DISP_CONT/LED_CLK/clk_1k                                     | NONE(DISP_CONT/LED_CNT/present_FSM_FFd1)     | 3     |
mem_debounce(STEP_MEM/oneshot:O)                             | NONE(*)(MEM_COUNT/addr_0)                    | 16    |
clk                                                          | BUFGP                                        | 32    |
CLK_500HZ/clk_500                                            | BUFG                                         | 21    |
debounce(STEP_CLK/oneshot:O)                                 | BUFG(*)(RISC/CPU_EU/IDP/REG_FILE/REG0/Dout_0)| 168   |
RISC/CTRL_UNIT/Mram__n019915(RISC/CTRL_UNIT/Mram__n0199151:O)| BUFG(*)(RISC/CTRL_UNIT/pc_ld)                | 36    |
-------------------------------------------------------------+----------------------------------------------+-------+
(*) These 3 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 5.141ns (Maximum Frequency: 194.507MHz)
   Minimum input arrival time before clock: 1.581ns
   Maximum output required time after clock: 4.168ns
   Maximum combinational path delay: 2.743ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'DISP_CONT/LED_CLK/clk_1k'
  Clock period: 1.078ns (frequency: 927.386MHz)
  Total number of paths / destination ports: 6 / 3
-------------------------------------------------------------------------
Delay:               1.078ns (Levels of Logic = 1)
  Source:            DISP_CONT/LED_CNT/present_FSM_FFd1 (FF)
  Destination:       DISP_CONT/LED_CNT/present_FSM_FFd1 (FF)
  Source Clock:      DISP_CONT/LED_CLK/clk_1k rising
  Destination Clock: DISP_CONT/LED_CLK/clk_1k rising

  Data Path: DISP_CONT/LED_CNT/present_FSM_FFd1 to DISP_CONT/LED_CNT/present_FSM_FFd1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             13   0.361   0.612  DISP_CONT/LED_CNT/present_FSM_FFd1 (DISP_CONT/LED_CNT/present_FSM_FFd1)
     LUT4:I0->O            1   0.097   0.000  DISP_CONT/LED_CNT/present_FSM_FFd1-In1 (DISP_CONT/LED_CNT/present_FSM_FFd1-In)
     FDC:D                     0.008          DISP_CONT/LED_CNT/present_FSM_FFd1
    ----------------------------------------
    Total                      1.078ns (0.466ns logic, 0.612ns route)
                                       (43.2% logic, 56.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'mem_debounce'
  Clock period: 1.811ns (frequency: 552.334MHz)
  Total number of paths / destination ports: 136 / 16
-------------------------------------------------------------------------
Delay:               1.811ns (Levels of Logic = 17)
  Source:            MEM_COUNT/addr_0 (FF)
  Destination:       MEM_COUNT/addr_15 (FF)
  Source Clock:      mem_debounce rising
  Destination Clock: mem_debounce rising

  Data Path: MEM_COUNT/addr_0 to MEM_COUNT/addr_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.361   0.283  MEM_COUNT/addr_0 (MEM_COUNT/addr_0)
     INV:I->O              1   0.113   0.000  MEM_COUNT/Mcount_addr_lut<0>_INV_0 (MEM_COUNT/Mcount_addr_lut<0>)
     MUXCY:S->O            1   0.353   0.000  MEM_COUNT/Mcount_addr_cy<0> (MEM_COUNT/Mcount_addr_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  MEM_COUNT/Mcount_addr_cy<1> (MEM_COUNT/Mcount_addr_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  MEM_COUNT/Mcount_addr_cy<2> (MEM_COUNT/Mcount_addr_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  MEM_COUNT/Mcount_addr_cy<3> (MEM_COUNT/Mcount_addr_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  MEM_COUNT/Mcount_addr_cy<4> (MEM_COUNT/Mcount_addr_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  MEM_COUNT/Mcount_addr_cy<5> (MEM_COUNT/Mcount_addr_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  MEM_COUNT/Mcount_addr_cy<6> (MEM_COUNT/Mcount_addr_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  MEM_COUNT/Mcount_addr_cy<7> (MEM_COUNT/Mcount_addr_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  MEM_COUNT/Mcount_addr_cy<8> (MEM_COUNT/Mcount_addr_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  MEM_COUNT/Mcount_addr_cy<9> (MEM_COUNT/Mcount_addr_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  MEM_COUNT/Mcount_addr_cy<10> (MEM_COUNT/Mcount_addr_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  MEM_COUNT/Mcount_addr_cy<11> (MEM_COUNT/Mcount_addr_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  MEM_COUNT/Mcount_addr_cy<12> (MEM_COUNT/Mcount_addr_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  MEM_COUNT/Mcount_addr_cy<13> (MEM_COUNT/Mcount_addr_cy<13>)
     MUXCY:CI->O           0   0.023   0.000  MEM_COUNT/Mcount_addr_cy<14> (MEM_COUNT/Mcount_addr_cy<14>)
     XORCY:CI->O           1   0.370   0.000  MEM_COUNT/Mcount_addr_xor<15> (Result<15>)
     FDC:D                     0.008          MEM_COUNT/addr_15
    ----------------------------------------
    Total                      1.811ns (1.527ns logic, 0.283ns route)
                                       (84.3% logic, 15.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 3.766ns (frequency: 265.520MHz)
  Total number of paths / destination ports: 9049 / 32
-------------------------------------------------------------------------
Delay:               3.766ns (Levels of Logic = 21)
  Source:            CLK_500HZ/i_0 (FF)
  Destination:       CLK_500HZ/i_17 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: CLK_500HZ/i_0 to CLK_500HZ/i_17
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.361   0.283  CLK_500HZ/i_0 (CLK_500HZ/i_0)
     INV:I->O              1   0.113   0.000  CLK_500HZ/Madd_i[31]_GND_2_o_add_1_OUT_lut<0>_INV_0 (CLK_500HZ/Madd_i[31]_GND_2_o_add_1_OUT_lut<0>)
     MUXCY:S->O            1   0.353   0.000  CLK_500HZ/Madd_i[31]_GND_2_o_add_1_OUT_cy<0> (CLK_500HZ/Madd_i[31]_GND_2_o_add_1_OUT_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  CLK_500HZ/Madd_i[31]_GND_2_o_add_1_OUT_cy<1> (CLK_500HZ/Madd_i[31]_GND_2_o_add_1_OUT_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  CLK_500HZ/Madd_i[31]_GND_2_o_add_1_OUT_cy<2> (CLK_500HZ/Madd_i[31]_GND_2_o_add_1_OUT_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  CLK_500HZ/Madd_i[31]_GND_2_o_add_1_OUT_cy<3> (CLK_500HZ/Madd_i[31]_GND_2_o_add_1_OUT_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  CLK_500HZ/Madd_i[31]_GND_2_o_add_1_OUT_cy<4> (CLK_500HZ/Madd_i[31]_GND_2_o_add_1_OUT_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  CLK_500HZ/Madd_i[31]_GND_2_o_add_1_OUT_cy<5> (CLK_500HZ/Madd_i[31]_GND_2_o_add_1_OUT_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  CLK_500HZ/Madd_i[31]_GND_2_o_add_1_OUT_cy<6> (CLK_500HZ/Madd_i[31]_GND_2_o_add_1_OUT_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  CLK_500HZ/Madd_i[31]_GND_2_o_add_1_OUT_cy<7> (CLK_500HZ/Madd_i[31]_GND_2_o_add_1_OUT_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  CLK_500HZ/Madd_i[31]_GND_2_o_add_1_OUT_cy<8> (CLK_500HZ/Madd_i[31]_GND_2_o_add_1_OUT_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  CLK_500HZ/Madd_i[31]_GND_2_o_add_1_OUT_cy<9> (CLK_500HZ/Madd_i[31]_GND_2_o_add_1_OUT_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  CLK_500HZ/Madd_i[31]_GND_2_o_add_1_OUT_cy<10> (CLK_500HZ/Madd_i[31]_GND_2_o_add_1_OUT_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  CLK_500HZ/Madd_i[31]_GND_2_o_add_1_OUT_cy<11> (CLK_500HZ/Madd_i[31]_GND_2_o_add_1_OUT_cy<11>)
     XORCY:CI->O           3   0.370   0.693  CLK_500HZ/Madd_i[31]_GND_2_o_add_1_OUT_xor<12> (CLK_500HZ/i[31]_GND_2_o_add_1_OUT<12>)
     LUT5:I0->O            1   0.097   0.000  CLK_500HZ/Mcompar_n0002_lut<1> (CLK_500HZ/Mcompar_n0002_lut<1>)
     MUXCY:S->O            1   0.353   0.000  CLK_500HZ/Mcompar_n0002_cy<1> (CLK_500HZ/Mcompar_n0002_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  CLK_500HZ/Mcompar_n0002_cy<2> (CLK_500HZ/Mcompar_n0002_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  CLK_500HZ/Mcompar_n0002_cy<3> (CLK_500HZ/Mcompar_n0002_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  CLK_500HZ/Mcompar_n0002_cy<4> (CLK_500HZ/Mcompar_n0002_cy<4>)
     MUXCY:CI->O          19   0.253   0.463  CLK_500HZ/Mcompar_n0002_cy<5> (CLK_500HZ/Mcompar_n0002_cy<5>)
     LUT2:I0->O            1   0.097   0.000  CLK_500HZ/Mmux_i[31]_GND_2_o_mux_3_OUT11 (CLK_500HZ/i[31]_GND_2_o_mux_3_OUT<0>)
     FDC:D                     0.008          CLK_500HZ/i_0
    ----------------------------------------
    Total                      3.766ns (2.327ns logic, 1.439ns route)
                                       (61.8% logic, 38.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK_500HZ/clk_500'
  Clock period: 5.141ns (frequency: 194.507MHz)
  Total number of paths / destination ports: 608 / 34
-------------------------------------------------------------------------
Delay:               5.141ns (Levels of Logic = 20)
  Source:            RAM_256x16/ram_256x16/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram (RAM)
  Destination:       RAM_256x16/ram_256x16/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram (RAM)
  Source Clock:      CLK_500HZ/clk_500 rising
  Destination Clock: CLK_500HZ/clk_500 rising

  Data Path: RAM_256x16/ram_256x16/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram to RAM_256x16/ram_256x16/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB18E1:CLKARDCLK->DOADO0    7   1.846   0.323  U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram (douta<0>)
     end scope: 'RAM_256x16/ram_256x16:douta<0>'
     LUT6:I5->O            1   0.097   0.000  RISC/CPU_EU/IDP/ALU/Msub_GND_42_o_GND_42_o_sub_4_OUT_lut<0> (RISC/CPU_EU/IDP/ALU/Msub_GND_42_o_GND_42_o_sub_4_OUT_lut<0>)
     MUXCY:S->O            1   0.353   0.000  RISC/CPU_EU/IDP/ALU/Msub_GND_42_o_GND_42_o_sub_4_OUT_cy<0> (RISC/CPU_EU/IDP/ALU/Msub_GND_42_o_GND_42_o_sub_4_OUT_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  RISC/CPU_EU/IDP/ALU/Msub_GND_42_o_GND_42_o_sub_4_OUT_cy<1> (RISC/CPU_EU/IDP/ALU/Msub_GND_42_o_GND_42_o_sub_4_OUT_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  RISC/CPU_EU/IDP/ALU/Msub_GND_42_o_GND_42_o_sub_4_OUT_cy<2> (RISC/CPU_EU/IDP/ALU/Msub_GND_42_o_GND_42_o_sub_4_OUT_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  RISC/CPU_EU/IDP/ALU/Msub_GND_42_o_GND_42_o_sub_4_OUT_cy<3> (RISC/CPU_EU/IDP/ALU/Msub_GND_42_o_GND_42_o_sub_4_OUT_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  RISC/CPU_EU/IDP/ALU/Msub_GND_42_o_GND_42_o_sub_4_OUT_cy<4> (RISC/CPU_EU/IDP/ALU/Msub_GND_42_o_GND_42_o_sub_4_OUT_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  RISC/CPU_EU/IDP/ALU/Msub_GND_42_o_GND_42_o_sub_4_OUT_cy<5> (RISC/CPU_EU/IDP/ALU/Msub_GND_42_o_GND_42_o_sub_4_OUT_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  RISC/CPU_EU/IDP/ALU/Msub_GND_42_o_GND_42_o_sub_4_OUT_cy<6> (RISC/CPU_EU/IDP/ALU/Msub_GND_42_o_GND_42_o_sub_4_OUT_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  RISC/CPU_EU/IDP/ALU/Msub_GND_42_o_GND_42_o_sub_4_OUT_cy<7> (RISC/CPU_EU/IDP/ALU/Msub_GND_42_o_GND_42_o_sub_4_OUT_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  RISC/CPU_EU/IDP/ALU/Msub_GND_42_o_GND_42_o_sub_4_OUT_cy<8> (RISC/CPU_EU/IDP/ALU/Msub_GND_42_o_GND_42_o_sub_4_OUT_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  RISC/CPU_EU/IDP/ALU/Msub_GND_42_o_GND_42_o_sub_4_OUT_cy<9> (RISC/CPU_EU/IDP/ALU/Msub_GND_42_o_GND_42_o_sub_4_OUT_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  RISC/CPU_EU/IDP/ALU/Msub_GND_42_o_GND_42_o_sub_4_OUT_cy<10> (RISC/CPU_EU/IDP/ALU/Msub_GND_42_o_GND_42_o_sub_4_OUT_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  RISC/CPU_EU/IDP/ALU/Msub_GND_42_o_GND_42_o_sub_4_OUT_cy<11> (RISC/CPU_EU/IDP/ALU/Msub_GND_42_o_GND_42_o_sub_4_OUT_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  RISC/CPU_EU/IDP/ALU/Msub_GND_42_o_GND_42_o_sub_4_OUT_cy<12> (RISC/CPU_EU/IDP/ALU/Msub_GND_42_o_GND_42_o_sub_4_OUT_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  RISC/CPU_EU/IDP/ALU/Msub_GND_42_o_GND_42_o_sub_4_OUT_cy<13> (RISC/CPU_EU/IDP/ALU/Msub_GND_42_o_GND_42_o_sub_4_OUT_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  RISC/CPU_EU/IDP/ALU/Msub_GND_42_o_GND_42_o_sub_4_OUT_cy<14> (RISC/CPU_EU/IDP/ALU/Msub_GND_42_o_GND_42_o_sub_4_OUT_cy<14>)
     XORCY:CI->O           2   0.370   0.561  RISC/CPU_EU/IDP/ALU/Msub_GND_42_o_GND_42_o_sub_4_OUT_xor<15> (RISC/CPU_EU/IDP/ALU/GND_42_o_GND_42_o_sub_4_OUT<15>)
     LUT6:I2->O            1   0.097   0.000  RISC/CPU_EU/IDP/ALU/Alu_Op<3>61_G (N67)
     MUXF7:I1->O           9   0.279   0.316  RISC/CPU_EU/IDP/ALU/Alu_Op<3>61 (RISC/N)
     begin scope: 'RAM_256x16/ram_256x16:dina<15>'
     RAMB18E1:DIBDI11          0.577          U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
    ----------------------------------------
    Total                      5.141ns (3.941ns logic, 1.200ns route)
                                       (76.7% logic, 23.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'debounce'
  Clock period: 4.195ns (frequency: 238.402MHz)
  Total number of paths / destination ports: 81060 / 160
-------------------------------------------------------------------------
Delay:               4.195ns (Levels of Logic = 21)
  Source:            RISC/CPU_EU/IDP/REG_FILE/REG1/Dout_0 (FF)
  Destination:       RISC/CPU_EU/PRGM_CNT/Q_15 (FF)
  Source Clock:      debounce rising
  Destination Clock: debounce rising

  Data Path: RISC/CPU_EU/IDP/REG_FILE/REG1/Dout_0 to RISC/CPU_EU/PRGM_CNT/Q_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.361   0.697  RISC/CPU_EU/IDP/REG_FILE/REG1/Dout_0 (RISC/CPU_EU/IDP/REG_FILE/REG1/Dout_0)
     LUT6:I0->O            5   0.097   0.530  RISC/CPU_EU/IDP/Mmux_s_out11 (RISC/CPU_EU/IDP/Mmux_s_out1)
     LUT5:I2->O            1   0.097   0.000  RISC/CPU_EU/IDP/Mmux_s_out134 (RISC/CPU_EU/IDP/Mmux_s_out132)
     MUXCY:S->O            1   0.353   0.000  RISC/CPU_EU/IDP/ALU/Msub_GND_42_o_GND_42_o_sub_2_OUT_cy<0> (RISC/CPU_EU/IDP/ALU/Msub_GND_42_o_GND_42_o_sub_2_OUT_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  RISC/CPU_EU/IDP/ALU/Msub_GND_42_o_GND_42_o_sub_2_OUT_cy<1> (RISC/CPU_EU/IDP/ALU/Msub_GND_42_o_GND_42_o_sub_2_OUT_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  RISC/CPU_EU/IDP/ALU/Msub_GND_42_o_GND_42_o_sub_2_OUT_cy<2> (RISC/CPU_EU/IDP/ALU/Msub_GND_42_o_GND_42_o_sub_2_OUT_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  RISC/CPU_EU/IDP/ALU/Msub_GND_42_o_GND_42_o_sub_2_OUT_cy<3> (RISC/CPU_EU/IDP/ALU/Msub_GND_42_o_GND_42_o_sub_2_OUT_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  RISC/CPU_EU/IDP/ALU/Msub_GND_42_o_GND_42_o_sub_2_OUT_cy<4> (RISC/CPU_EU/IDP/ALU/Msub_GND_42_o_GND_42_o_sub_2_OUT_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  RISC/CPU_EU/IDP/ALU/Msub_GND_42_o_GND_42_o_sub_2_OUT_cy<5> (RISC/CPU_EU/IDP/ALU/Msub_GND_42_o_GND_42_o_sub_2_OUT_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  RISC/CPU_EU/IDP/ALU/Msub_GND_42_o_GND_42_o_sub_2_OUT_cy<6> (RISC/CPU_EU/IDP/ALU/Msub_GND_42_o_GND_42_o_sub_2_OUT_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  RISC/CPU_EU/IDP/ALU/Msub_GND_42_o_GND_42_o_sub_2_OUT_cy<7> (RISC/CPU_EU/IDP/ALU/Msub_GND_42_o_GND_42_o_sub_2_OUT_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  RISC/CPU_EU/IDP/ALU/Msub_GND_42_o_GND_42_o_sub_2_OUT_cy<8> (RISC/CPU_EU/IDP/ALU/Msub_GND_42_o_GND_42_o_sub_2_OUT_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  RISC/CPU_EU/IDP/ALU/Msub_GND_42_o_GND_42_o_sub_2_OUT_cy<9> (RISC/CPU_EU/IDP/ALU/Msub_GND_42_o_GND_42_o_sub_2_OUT_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  RISC/CPU_EU/IDP/ALU/Msub_GND_42_o_GND_42_o_sub_2_OUT_cy<10> (RISC/CPU_EU/IDP/ALU/Msub_GND_42_o_GND_42_o_sub_2_OUT_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  RISC/CPU_EU/IDP/ALU/Msub_GND_42_o_GND_42_o_sub_2_OUT_cy<11> (RISC/CPU_EU/IDP/ALU/Msub_GND_42_o_GND_42_o_sub_2_OUT_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  RISC/CPU_EU/IDP/ALU/Msub_GND_42_o_GND_42_o_sub_2_OUT_cy<12> (RISC/CPU_EU/IDP/ALU/Msub_GND_42_o_GND_42_o_sub_2_OUT_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  RISC/CPU_EU/IDP/ALU/Msub_GND_42_o_GND_42_o_sub_2_OUT_cy<13> (RISC/CPU_EU/IDP/ALU/Msub_GND_42_o_GND_42_o_sub_2_OUT_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  RISC/CPU_EU/IDP/ALU/Msub_GND_42_o_GND_42_o_sub_2_OUT_cy<14> (RISC/CPU_EU/IDP/ALU/Msub_GND_42_o_GND_42_o_sub_2_OUT_cy<14>)
     XORCY:CI->O           2   0.370   0.383  RISC/CPU_EU/IDP/ALU/Msub_GND_42_o_GND_42_o_sub_2_OUT_xor<15> (RISC/CPU_EU/IDP/ALU/GND_42_o_GND_42_o_sub_2_OUT<15>)
     LUT6:I4->O            3   0.097   0.389  RISC/CPU_EU/IDP/ALU/Alu_Op<3>_65 (RISC/CPU_EU/IDP/ALU/Alu_Op<3>_65)
     LUT5:I3->O            1   0.097   0.295  RISC/CPU_EU/PRGM_CNT/load_Q[15]_select_5_OUT<15>1 (RISC/CPU_EU/PRGM_CNT/load_Q[15]_select_5_OUT<15>1)
     LUT5:I4->O            1   0.097   0.000  RISC/CPU_EU/PRGM_CNT/load_Q[15]_select_5_OUT<15>2 (RISC/CPU_EU/PRGM_CNT/load_Q[15]_select_5_OUT<15>)
     FDC:D                     0.008          RISC/CPU_EU/PRGM_CNT/Q_15
    ----------------------------------------
    Total                      4.195ns (1.899ns logic, 2.296ns route)
                                       (45.3% logic, 54.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'RISC/CTRL_UNIT/Mram__n019915'
  Clock period: 4.881ns (frequency: 204.881MHz)
  Total number of paths / destination ports: 7684 / 3
-------------------------------------------------------------------------
Delay:               4.881ns (Levels of Logic = 13)
  Source:            RISC/CTRL_UNIT/R_Adr_1 (LATCH)
  Destination:       RISC/CTRL_UNIT/ns_Z (LATCH)
  Source Clock:      RISC/CTRL_UNIT/Mram__n019915 falling
  Destination Clock: RISC/CTRL_UNIT/Mram__n019915 falling

  Data Path: RISC/CTRL_UNIT/R_Adr_1 to RISC/CTRL_UNIT/ns_Z
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              32   0.472   0.800  RISC/CTRL_UNIT/R_Adr_1 (RISC/CTRL_UNIT/R_Adr_1)
     LUT6:I0->O            1   0.097   0.000  RISC/CPU_EU/IDP/REG_FILE/R<0>LogicTrst3_G (N9)
     MUXF7:I1->O           5   0.279   0.398  RISC/CPU_EU/IDP/REG_FILE/R<0>LogicTrst3 (RISC/CPU_EU/reg_out<0>)
     LUT6:I4->O            1   0.097   0.000  RISC/CPU_EU/IDP/ALU/Msub_GND_42_o_GND_42_o_sub_4_OUT_lut<0> (RISC/CPU_EU/IDP/ALU/Msub_GND_42_o_GND_42_o_sub_4_OUT_lut<0>)
     MUXCY:S->O            1   0.353   0.000  RISC/CPU_EU/IDP/ALU/Msub_GND_42_o_GND_42_o_sub_4_OUT_cy<0> (RISC/CPU_EU/IDP/ALU/Msub_GND_42_o_GND_42_o_sub_4_OUT_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  RISC/CPU_EU/IDP/ALU/Msub_GND_42_o_GND_42_o_sub_4_OUT_cy<1> (RISC/CPU_EU/IDP/ALU/Msub_GND_42_o_GND_42_o_sub_4_OUT_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  RISC/CPU_EU/IDP/ALU/Msub_GND_42_o_GND_42_o_sub_4_OUT_cy<2> (RISC/CPU_EU/IDP/ALU/Msub_GND_42_o_GND_42_o_sub_4_OUT_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  RISC/CPU_EU/IDP/ALU/Msub_GND_42_o_GND_42_o_sub_4_OUT_cy<3> (RISC/CPU_EU/IDP/ALU/Msub_GND_42_o_GND_42_o_sub_4_OUT_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  RISC/CPU_EU/IDP/ALU/Msub_GND_42_o_GND_42_o_sub_4_OUT_cy<4> (RISC/CPU_EU/IDP/ALU/Msub_GND_42_o_GND_42_o_sub_4_OUT_cy<4>)
     XORCY:CI->O           2   0.370   0.383  RISC/CPU_EU/IDP/ALU/Msub_GND_42_o_GND_42_o_sub_4_OUT_xor<5> (RISC/CPU_EU/IDP/ALU/GND_42_o_GND_42_o_sub_4_OUT<5>)
     LUT6:I4->O            2   0.097   0.561  RISC/CPU_EU/IDP/ALU/Alu_Op<3>_720 (RISC/CPU_EU/IDP/ALU/Alu_Op<3>_720)
     LUT4:I0->O            1   0.097   0.295  RISC/CTRL_UNIT/Mmux_state[4]_ps_Z_Mux_80_o14 (RISC/CTRL_UNIT/Mmux_state[4]_ps_Z_Mux_80_o13)
     LUT6:I5->O            1   0.097   0.295  RISC/CTRL_UNIT/Mmux_state[4]_ps_Z_Mux_80_o15 (RISC/CTRL_UNIT/Mmux_state[4]_ps_Z_Mux_80_o14)
     LUT6:I5->O            1   0.097   0.000  RISC/CTRL_UNIT/Mmux_state[4]_ps_Z_Mux_80_o110 (RISC/CTRL_UNIT/state[4]_ps_Z_Mux_80_o)
     LD:D                     -0.028          RISC/CTRL_UNIT/ns_Z
    ----------------------------------------
    Total                      4.881ns (2.148ns logic, 2.733ns route)
                                       (44.0% logic, 56.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DISP_CONT/LED_CLK/clk_1k'
  Total number of paths / destination ports: 6 / 6
-------------------------------------------------------------------------
Offset:              0.768ns (Levels of Logic = 1)
  Source:            reset (PAD)
  Destination:       DISP_CONT/LED_CNT/present_FSM_FFd1 (FF)
  Destination Clock: DISP_CONT/LED_CLK/clk_1k rising

  Data Path: reset to DISP_CONT/LED_CNT/present_FSM_FFd1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           242   0.001   0.418  reset_IBUF (reset_IBUF)
     FDC:CLR                   0.349          DISP_CONT/LED_CNT/present_FSM_FFd1
    ----------------------------------------
    Total                      0.768ns (0.350ns logic, 0.418ns route)
                                       (45.6% logic, 54.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'mem_debounce'
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Offset:              0.768ns (Levels of Logic = 1)
  Source:            reset (PAD)
  Destination:       MEM_COUNT/addr_0 (FF)
  Destination Clock: mem_debounce rising

  Data Path: reset to MEM_COUNT/addr_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           242   0.001   0.418  reset_IBUF (reset_IBUF)
     FDC:CLR                   0.349          MEM_COUNT/addr_0
    ----------------------------------------
    Total                      0.768ns (0.350ns logic, 0.418ns route)
                                       (45.6% logic, 54.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              0.768ns (Levels of Logic = 1)
  Source:            reset (PAD)
  Destination:       CLK_500HZ/i_17 (FF)
  Destination Clock: clk rising

  Data Path: reset to CLK_500HZ/i_17
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           242   0.001   0.418  reset_IBUF (reset_IBUF)
     FDC:CLR                   0.349          CLK_500HZ/i_0
    ----------------------------------------
    Total                      0.768ns (0.350ns logic, 0.418ns route)
                                       (45.6% logic, 54.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK_500HZ/clk_500'
  Total number of paths / destination ports: 38 / 38
-------------------------------------------------------------------------
Offset:              1.581ns (Levels of Logic = 3)
  Source:            dump_mem (PAD)
  Destination:       RAM_256x16/ram_256x16/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram (RAM)
  Destination Clock: CLK_500HZ/clk_500 rising

  Data Path: dump_mem to RAM_256x16/ram_256x16/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            16   0.001   0.752  dump_mem_IBUF (dump_mem_IBUF)
     LUT5:I0->O            3   0.097   0.289  Mmux_madr141 (madr<7>)
     begin scope: 'RAM_256x16/ram_256x16:addra<7>'
     RAMB18E1:ADDRARDADDR12        0.442          U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
    ----------------------------------------
    Total                      1.581ns (0.540ns logic, 1.041ns route)
                                       (34.2% logic, 65.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'debounce'
  Total number of paths / destination ports: 168 / 168
-------------------------------------------------------------------------
Offset:              0.768ns (Levels of Logic = 1)
  Source:            reset (PAD)
  Destination:       RISC/CPU_EU/IDP/REG_FILE/REG0/Dout_0 (FF)
  Destination Clock: debounce rising

  Data Path: reset to RISC/CPU_EU/IDP/REG_FILE/REG0/Dout_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           242   0.001   0.418  reset_IBUF (reset_IBUF)
     FDCE:CLR                  0.349          RISC/CPU_EU/IDP/REG_FILE/REG7/Dout_0
    ----------------------------------------
    Total                      0.768ns (0.350ns logic, 0.418ns route)
                                       (45.6% logic, 54.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'RISC/CTRL_UNIT/Mram__n019915'
  Total number of paths / destination ports: 680 / 15
-------------------------------------------------------------------------
Offset:              4.168ns (Levels of Logic = 7)
  Source:            RISC/CTRL_UNIT/R_Adr_1 (LATCH)
  Destination:       a (PAD)
  Source Clock:      RISC/CTRL_UNIT/Mram__n019915 falling

  Data Path: RISC/CTRL_UNIT/R_Adr_1 to a
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              32   0.472   0.800  RISC/CTRL_UNIT/R_Adr_1 (RISC/CTRL_UNIT/R_Adr_1)
     LUT6:I0->O            1   0.097   0.000  RISC/CPU_EU/IDP/REG_FILE/R<8>LogicTrst3_G (N25)
     MUXF7:I1->O           5   0.279   0.530  RISC/CPU_EU/IDP/REG_FILE/R<8>LogicTrst3 (RISC/CPU_EU/reg_out<8>)
     LUT5:I2->O            1   0.097   0.556  Mmux_madr151 (madr<8>)
     LUT6:I2->O            1   0.097   0.000  DISP_CONT/AD_MUX/Mmux_ad_out_3 (DISP_CONT/AD_MUX/Mmux_ad_out_3)
     MUXF7:I1->O           7   0.279   0.584  DISP_CONT/AD_MUX/Mmux_ad_out_2_f7 (DISP_CONT/hex<0>)
     LUT4:I0->O            1   0.097   0.279  DISP_CONT/SEV_SEG/Mram__n002441 (e_OBUF)
     OBUF:I->O                 0.000          e_OBUF (e)
    ----------------------------------------
    Total                      4.168ns (1.418ns logic, 2.750ns route)
                                       (34.0% logic, 66.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'DISP_CONT/LED_CLK/clk_1k'
  Total number of paths / destination ports: 164 / 15
-------------------------------------------------------------------------
Offset:              2.469ns (Levels of Logic = 4)
  Source:            DISP_CONT/LED_CNT/present_FSM_FFd2 (FF)
  Destination:       a (PAD)
  Source Clock:      DISP_CONT/LED_CLK/clk_1k rising

  Data Path: DISP_CONT/LED_CNT/present_FSM_FFd2 to a
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             18   0.361   0.772  DISP_CONT/LED_CNT/present_FSM_FFd2 (DISP_CONT/LED_CNT/present_FSM_FFd2)
     LUT6:I0->O            1   0.097   0.000  DISP_CONT/AD_MUX/Mmux_ad_out_3 (DISP_CONT/AD_MUX/Mmux_ad_out_3)
     MUXF7:I1->O           7   0.279   0.584  DISP_CONT/AD_MUX/Mmux_ad_out_2_f7 (DISP_CONT/hex<0>)
     LUT4:I0->O            1   0.097   0.279  DISP_CONT/SEV_SEG/Mram__n002441 (e_OBUF)
     OBUF:I->O                 0.000          e_OBUF (e)
    ----------------------------------------
    Total                      2.469ns (0.834ns logic, 1.635ns route)
                                       (33.8% logic, 66.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK_500HZ/clk_500'
  Total number of paths / destination ports: 112 / 7
-------------------------------------------------------------------------
Offset:              3.765ns (Levels of Logic = 5)
  Source:            RAM_256x16/ram_256x16/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram (RAM)
  Destination:       a (PAD)
  Source Clock:      CLK_500HZ/clk_500 rising

  Data Path: RAM_256x16/ram_256x16/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram to a
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB18E1:CLKARDCLK->DOBDO1    7   1.846   0.584  U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram (douta<9>)
     end scope: 'RAM_256x16/ram_256x16:douta<9>'
     LUT6:I2->O            1   0.097   0.000  DISP_CONT/AD_MUX/Mmux_ad_out_41 (DISP_CONT/AD_MUX/Mmux_ad_out_41)
     MUXF7:I0->O           7   0.277   0.584  DISP_CONT/AD_MUX/Mmux_ad_out_2_f7_0 (DISP_CONT/hex<1>)
     LUT4:I0->O            1   0.097   0.279  DISP_CONT/SEV_SEG/Mram__n002461 (g_OBUF)
     OBUF:I->O                 0.000          g_OBUF (g)
    ----------------------------------------
    Total                      3.765ns (2.317ns logic, 1.448ns route)
                                       (61.5% logic, 38.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'debounce'
  Total number of paths / destination ports: 1008 / 7
-------------------------------------------------------------------------
Offset:              3.818ns (Levels of Logic = 7)
  Source:            RISC/CPU_EU/IDP/REG_FILE/REG6/Dout_9 (FF)
  Destination:       a (PAD)
  Source Clock:      debounce rising

  Data Path: RISC/CPU_EU/IDP/REG_FILE/REG6/Dout_9 to a
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.361   0.561  RISC/CPU_EU/IDP/REG_FILE/REG6/Dout_9 (RISC/CPU_EU/IDP/REG_FILE/REG6/Dout_9)
     LUT6:I2->O            1   0.097   0.000  RISC/CPU_EU/IDP/REG_FILE/R<9>LogicTrst3_G (N27)
     MUXF7:I1->O           5   0.279   0.530  RISC/CPU_EU/IDP/REG_FILE/R<9>LogicTrst3 (RISC/CPU_EU/reg_out<9>)
     LUT5:I2->O            1   0.097   0.556  Mmux_madr161 (madr<9>)
     LUT6:I2->O            1   0.097   0.000  DISP_CONT/AD_MUX/Mmux_ad_out_31 (DISP_CONT/AD_MUX/Mmux_ad_out_31)
     MUXF7:I1->O           7   0.279   0.584  DISP_CONT/AD_MUX/Mmux_ad_out_2_f7_0 (DISP_CONT/hex<1>)
     LUT4:I0->O            1   0.097   0.279  DISP_CONT/SEV_SEG/Mram__n002461 (g_OBUF)
     OBUF:I->O                 0.000          g_OBUF (g)
    ----------------------------------------
    Total                      3.818ns (1.307ns logic, 2.511ns route)
                                       (34.2% logic, 65.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'mem_debounce'
  Total number of paths / destination ports: 112 / 7
-------------------------------------------------------------------------
Offset:              2.650ns (Levels of Logic = 5)
  Source:            MEM_COUNT/addr_9 (FF)
  Destination:       a (PAD)
  Source Clock:      mem_debounce rising

  Data Path: MEM_COUNT/addr_9 to a
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.361   0.300  MEM_COUNT/addr_9 (MEM_COUNT/addr_9)
     LUT5:I4->O            1   0.097   0.556  Mmux_madr161 (madr<9>)
     LUT6:I2->O            1   0.097   0.000  DISP_CONT/AD_MUX/Mmux_ad_out_31 (DISP_CONT/AD_MUX/Mmux_ad_out_31)
     MUXF7:I1->O           7   0.279   0.584  DISP_CONT/AD_MUX/Mmux_ad_out_2_f7_0 (DISP_CONT/hex<1>)
     LUT4:I0->O            1   0.097   0.279  DISP_CONT/SEV_SEG/Mram__n002461 (g_OBUF)
     OBUF:I->O                 0.000          g_OBUF (g)
    ----------------------------------------
    Total                      2.650ns (0.931ns logic, 1.719ns route)
                                       (35.1% logic, 64.9% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 112 / 7
-------------------------------------------------------------------------
Delay:               2.743ns (Levels of Logic = 6)
  Source:            dump_mem (PAD)
  Destination:       a (PAD)

  Data Path: dump_mem to a
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            16   0.001   0.752  dump_mem_IBUF (dump_mem_IBUF)
     LUT5:I0->O            1   0.097   0.556  Mmux_madr161 (madr<9>)
     LUT6:I2->O            1   0.097   0.000  DISP_CONT/AD_MUX/Mmux_ad_out_31 (DISP_CONT/AD_MUX/Mmux_ad_out_31)
     MUXF7:I1->O           7   0.279   0.584  DISP_CONT/AD_MUX/Mmux_ad_out_2_f7_0 (DISP_CONT/hex<1>)
     LUT4:I0->O            1   0.097   0.279  DISP_CONT/SEV_SEG/Mram__n002461 (g_OBUF)
     OBUF:I->O                 0.000          g_OBUF (g)
    ----------------------------------------
    Total                      2.743ns (0.571ns logic, 2.172ns route)
                                       (20.8% logic, 79.2% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLK_500HZ/clk_500
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
CLK_500HZ/clk_500           |    5.141|         |         |         |
RISC/CTRL_UNIT/Mram__n019915|         |    5.018|         |         |
debounce                    |    4.703|         |         |         |
mem_debounce                |    1.489|         |         |         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock DISP_CONT/LED_CLK/clk_1k
------------------------+---------+---------+---------+---------+
                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------+---------+---------+---------+---------+
DISP_CONT/LED_CLK/clk_1k|    1.078|         |         |         |
------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock RISC/CTRL_UNIT/Mram__n019915
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
CLK_500HZ/clk_500           |         |         |    5.220|         |
RISC/CTRL_UNIT/Mram__n019915|         |         |    4.881|         |
debounce                    |         |         |    4.736|         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.766|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock debounce
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
CLK_500HZ/clk_500           |    4.678|         |         |         |
RISC/CTRL_UNIT/Mram__n019915|         |    4.471|         |         |
debounce                    |    4.195|         |         |         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock mem_debounce
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
mem_debounce   |    1.811|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 12.00 secs
Total CPU time to Xst completion: 12.22 secs
 
--> 

Total memory usage is 414220 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  125 (   0 filtered)
Number of infos    :    8 (   0 filtered)

