# Logic_Synthesis
CAD Project


This repo is dedicated to the CAD project undertaken by Aniket Deshmukh and Sneha Goenka from IIT-Bombay for their VLSI CAD - EE677 project.
