{"vcs1":{"timestamp_begin":1730995624.411571652, "rt":3.07, "ut":1.61, "st":0.33}}
{"vcselab":{"timestamp_begin":1730995627.584884877, "rt":1.42, "ut":0.26, "st":0.25}}
{"link":{"timestamp_begin":1730995629.083733830, "rt":0.36, "ut":0.14, "st":0.22}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1730995623.648579379}
{"VCS_COMP_START_TIME": 1730995623.648579379}
{"VCS_COMP_END_TIME": 1730995630.704943759}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +notimingchecks"}
{"vcs1": {"peak_mem": 334928}}
{"stitch_vcselab": {"peak_mem": 231544}}
