// Seed: 1767593817
module module_0 (
    output tri0 id_0,
    input tri id_1,
    input tri1 id_2,
    output tri id_3,
    input supply1 id_4
);
  genvar id_6;
  wire id_7;
  assign module_1.type_4 = 0;
endmodule
module module_1 (
    input wor id_0,
    input supply0 id_1,
    input uwire id_2,
    output wor id_3,
    inout uwire id_4,
    input wire id_5,
    input uwire id_6,
    output tri id_7,
    input tri0 id_8,
    output supply0 id_9
);
  wire id_11;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_1,
      id_9,
      id_8
  );
  generate
    assign id_9 = 1;
  endgenerate
endmodule
