{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.79995,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.79998,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 5.26353e-05,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 6.22608e-05,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 1.33138e-05,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 6.22608e-05,
	"finish__design__instance__count__class:buffer": 1,
	"finish__design__instance__area__class:buffer": 5.0048,
	"finish__design__instance__count__class:clock_buffer": 4,
	"finish__design__instance__area__class:clock_buffer": 26.2752,
	"finish__design__instance__count__class:timing_repair_buffer": 8,
	"finish__design__instance__area__class:timing_repair_buffer": 38.7872,
	"finish__design__instance__count__class:inverter": 3,
	"finish__design__instance__area__class:inverter": 12.512,
	"finish__design__instance__count__class:sequential_cell": 5,
	"finish__design__instance__area__class:sequential_cell": 130.125,
	"finish__design__instance__count__class:multi_input_combinational_cell": 24,
	"finish__design__instance__area__class:multi_input_combinational_cell": 170.163,
	"finish__design__instance__count": 45,
	"finish__design__instance__area": 382.867,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 3.60924,
	"finish__clock__skew__setup": 0.00353684,
	"finish__clock__skew__hold": 0.00353684,
	"finish__timing__drv__max_slew_limit": 0.827804,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.862736,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.000133885,
	"finish__power__switching__total": 7.9491e-05,
	"finish__power__leakage__total": 1.69311e-10,
	"finish__power__total": 0.000213376,
	"finish__design__io": 9,
	"finish__design__die__area": 3472.16,
	"finish__design__core__area": 3052.93,
	"finish__design__instance__count": 89,
	"finish__design__instance__area": 437.92,
	"finish__design__instance__count__stdcell": 89,
	"finish__design__instance__area__stdcell": 437.92,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.143443,
	"finish__design__instance__utilization__stdcell": 0.143443,
	"finish__design__rows": 20,
	"finish__design__rows:unithd": 20,
	"finish__design__sites": 2440,
	"finish__design__sites:unithd": 2440,
	"finish__flow__warnings__count": 10,
	"finish__flow__errors__count": 0
}