<profile>

<section name = "Vivado HLS Report for 'dummy_proc_fe'" level="0">
<item name = "Date">Fri Feb  2 16:43:26 2018
</item>
<item name = "Version">2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)</item>
<item name = "Project">fft_filter_hlsprj</item>
<item name = "Solution">solution3</item>
<item name = "Product family">kintex7</item>
<item name = "Target device">xc7k410tffg900-2</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">3.30, 2.89, 0.41</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">10241, 10241, 10241, 10241, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">10240, 10240, 5, -, -, 2048, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 97</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, -, -</column>
<column name="Memory">2, -, 0, 0</column>
<column name="Multiplexer">-, -, -, 135</column>
<column name="Register">-, -, 250, -</column>
<specialColumn name="Available">1590, 1540, 508400, 254200</specialColumn>
<specialColumn name="Utilization (%)">~0, 0, ~0, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="detector_tail_M_rea_U">dummy_proc_fe_detbkb, 1, 0, 0, 512, 32, 1, 16384</column>
<column name="detector_tail_M_ima_U">dummy_proc_fe_detbkb, 1, 0, 0, 512, 32, 1, 16384</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="i_1_fu_235_p2">+, 0, 0, 19, 12, 1</column>
<column name="tmp_9_fu_282_p2">+, 0, 0, 19, 12, 12</column>
<column name="ap_block_state7">and, 0, 0, 8, 1, 1</column>
<column name="exitcond_fu_229_p2">icmp, 0, 0, 13, 12, 13</column>
<column name="icmp_fu_256_p2">icmp, 0, 0, 9, 3, 1</column>
<column name="tmp_8_fu_276_p2">icmp, 0, 0, 13, 12, 11</column>
<column name="ap_block_state1">or, 0, 0, 8, 1, 1</column>
<column name="ap_block_state4">or, 0, 0, 8, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">33, 8, 1, 8</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="config_fwd_data_V_blk_n">9, 2, 1, 2</column>
<column name="config_inv_data_V_blk_n">9, 2, 1, 2</column>
<column name="detector_tail_M_ima_address0">13, 3, 9, 27</column>
<column name="detector_tail_M_rea_address0">13, 3, 9, 27</column>
<column name="i_reg_217">9, 2, 12, 24</column>
<column name="in_r_blk_n">9, 2, 1, 2</column>
<column name="output_xn1_blk_n">9, 2, 1, 2</column>
<column name="output_xn1_din">13, 3, 64, 192</column>
<column name="output_xn2_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">7, 0, 7, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="detector_tail_M_ima_1_reg_362">32, 0, 32, 0</column>
<column name="detector_tail_M_rea_1_reg_357">32, 0, 32, 0</column>
<column name="i_1_reg_303">12, 0, 12, 0</column>
<column name="i_reg_217">12, 0, 12, 0</column>
<column name="icmp_reg_324">1, 0, 1, 0</column>
<column name="in_M_imag_V_load_ne_reg_333">32, 0, 32, 0</column>
<column name="input_xn2_load_reg_319">64, 0, 64, 0</column>
<column name="tmp_2_reg_328">32, 0, 32, 0</column>
<column name="tmp_8_reg_338">1, 0, 1, 0</column>
<column name="tmp_9_reg_342">12, 0, 12, 0</column>
<column name="tmp_reg_308">12, 0, 64, 52</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, dummy_proc_fe, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, dummy_proc_fe, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, dummy_proc_fe, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, dummy_proc_fe, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, dummy_proc_fe, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, dummy_proc_fe, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, dummy_proc_fe, return value</column>
<column name="config_fwd_data_V_din">out, 16, ap_fifo, config_fwd_data_V, pointer</column>
<column name="config_fwd_data_V_full_n">in, 1, ap_fifo, config_fwd_data_V, pointer</column>
<column name="config_fwd_data_V_write">out, 1, ap_fifo, config_fwd_data_V, pointer</column>
<column name="config_inv_data_V_din">out, 16, ap_fifo, config_inv_data_V, pointer</column>
<column name="config_inv_data_V_full_n">in, 1, ap_fifo, config_inv_data_V, pointer</column>
<column name="config_inv_data_V_write">out, 1, ap_fifo, config_inv_data_V, pointer</column>
<column name="in_r_dout">in, 64, ap_fifo, in_r, pointer</column>
<column name="in_r_empty_n">in, 1, ap_fifo, in_r, pointer</column>
<column name="in_r_read">out, 1, ap_fifo, in_r, pointer</column>
<column name="input_xn2_address0">out, 11, ap_memory, input_xn2, array</column>
<column name="input_xn2_ce0">out, 1, ap_memory, input_xn2, array</column>
<column name="input_xn2_q0">in, 64, ap_memory, input_xn2, array</column>
<column name="output_xn1_din">out, 64, ap_fifo, output_xn1, pointer</column>
<column name="output_xn1_full_n">in, 1, ap_fifo, output_xn1, pointer</column>
<column name="output_xn1_write">out, 1, ap_fifo, output_xn1, pointer</column>
<column name="output_xn2_din">out, 64, ap_fifo, output_xn2, pointer</column>
<column name="output_xn2_full_n">in, 1, ap_fifo, output_xn2, pointer</column>
<column name="output_xn2_write">out, 1, ap_fifo, output_xn2, pointer</column>
</table>
</item>
</section>
</profile>
