// This is a Verilog module that implements a 2x2 matrix multiplier

module matrix_multiplier(
  input signed [7:0] A [1:0], // Input matrix A
  input signed [7:0] B [1:0], // Input matrix B
  output signed [15:0] C [1:0] // Output matrix C
);

  reg signed [15:0] tmp [1:0]; // Temporary matrix to hold intermediate values
  reg [1:0] i, j, k; // Loop variables

  // Loop to multiply rows of A and columns of B
  // The result is stored in the corresponding index of C
  // Uses row-major ordering for both input and output matrices
  always @* begin
    for (i = 0; i < 2; i = i + 1) begin
      for (j = 0; j < 2; j = j + 1) begin
        tmp[i][j] = 0;
        for (k = 0; k < 2; k = k + 1) begin
          tmp[i][j] = tmp[i][j] + A[i][k] * B[k][j];
        end
      end
    end
  end

  // Assigning the values from the temporary matrix to the output matrix
  assign C = tmp;

endmodule