5|10000|Public
50|$|Many {{engineers}} {{turned their}} attention to transmitting power from a <b>static</b> <b>power</b> <b>source,</b> a stationary engine, to a moving train. Such an engine could be more robust and with more available space, potentially more powerful. The solution to transmitting the power, before the days of practical electricity, was the use of either a cable system or air pressure.|$|E
50|$|An {{atmospheric}} railway uses differential {{air pressure}} to provide power for propulsion of a railway vehicle. A <b>static</b> <b>power</b> <b>source</b> can transmit motive {{power to the}} vehicle in this way, avoiding the necessity of carrying mobile power generating equipment. The air pressure, or partial vacuum (i.e. negative relative pressure) can be conveyed to the vehicle in a continuous pipe, where the vehicle carries a piston running in the tube. Some form of re-sealable slot is required to enable the piston to {{be attached to the}} vehicle. Alternatively the entire vehicle may act as the piston in a large tube.|$|E
50|$|Following the {{dissolution}} of the Board in 1958 it was allocated to CIÉ and renumbered K801. Trials between Dublin and Kildare and on Dublin-Bray passenger trains followed before K801 was transferred to Cork, where it worked mainly on the Cobh and Youghal lines. K801 was stopped on 7 September 1967, but reinstated over seven years later on a date variously reported as 30 September or 1 October, 1974. After reinstatement, K801 worked in the Drogheda area but was stopped again shortly thereafter, on 1 November.It was withdrawn in 1976 and acquired by the Galway Metal Company as a <b>static</b> <b>power</b> <b>source,</b> being partially scrapped around 1995. The remains of this unique loco were cut up in February 1999.|$|E
40|$|This bachelor´s thesis {{deals with}} {{comprehensive}} proposal and reconstruction of switchgears for <b>source</b> <b>power</b> station on Department of Electrical Power Engineering with controlled rotating and <b>static</b> <b>power</b> <b>sources,</b> {{that can be}} managed remotely using a programmable logic controller via the communication link. Part work also description of the control system and all the necessary parts for reconstruction. At last this thesis deals with the problem, which {{is linked to the}} deployment of automation in general, including the negative aspects, describes the problem of industrial communication systems along with the most used fieldbus that is used in the implementation of automated solutions...|$|R
40|$|The {{energetic}} {{behavior of}} several samples of {{soft magnetic materials}} excited by inverter have been analyzed. The authors dealt with the iron loss increase due to the nonconventional voltage supply such as inverter-fed induction motors. Square-wave and PWM inverter voltages have been selected as the excitation waveforms for the samples under test, Extensive experimental results on good-quality nonoriented silicon steel, medium and high-quality grain-oriented silicon steel, and amorphous alloy would cores are presented. Furthermore., {{a detailed description of}} the testing procedure is reported. The results allow one to estimate the percentage of the iron loss increase with the nonsinusoidal supply. The comparison with the results obtained with the sinusoidal supply gives useful indications to the electromagnetic device designers about the "derating factor" to be used for devices fed by <b>static</b> <b>power</b> <b>sources...</b>|$|R
40|$|The {{energetic}} {{behavior of}} two samples of {{soft magnetic materials}} fed by inverters has been studied. The authors dealt {{with the increase of}} the iron losses due to a nonconventional voltage supply. Six-step and PWM (pulse width modulated) inverter output voltages have been selected as the excitation waveforms for the samples under test. Extensive experimental results of high-quality grain-oriented silicon steel and amorphous-alloy-wound core samples are presented. A detailed description of the testing procedure is shown. The results are quite informative and quantify the iron-loss increase with nonsinusoidal supply in comparison with the results obtained by the standard tests (sinusoidal supply and Epstein method). The comparison can give useful indications to electromagnetic-device designers about the derating factors for the different magnetic materials that have to be used in designing devices fed by <b>static</b> <b>power</b> <b>sources...</b>|$|R
5000|$|Beanse [...] expands Brennan’s {{observation}} of the driving belt powering the planing machine was taut and the non-driving side was slack. Brennan reasoned that if one dispensed with the non-driving side {{it would be possible}} to transfer energy to a vehicle and power it from a <b>static</b> <b>power</b> <b>source.</b> The concept was to place a drum of fine wire in the vehicle in place of the belt. The wire was attached to an engine to wind it in, rotating the drum that then propelled the vehicle away from its start point. He demonstrated this by means of a cotton reel, with a pencil thrust through the hole in the centre. By resting the ends of this pencil on two books and unwinding the cotton by pulling it from underneath he caused the reel to roll forward, the harder he pulled the faster the cotton unwound and the quicker the reel travelled in the opposite direction.|$|E
40|$|The {{suitability}} of the Advanced Photovoltaic Solar Array (APSA) for future space missions was examined {{by considering the}} impact on the spacecraft system in general. The lightweight flexible blanket array system was compared to rigid arrays and a radio-isotope thermoelectric generator (RTG) <b>static</b> <b>power</b> <b>source</b> {{for a wide range of}} assumed future earth orbiting and interplanetary mission applications. The study approach was to establish assessment criteria and a rating scheme, identify a reference mission set, perform the power system assessment for each mission, and develop conclusions and recommendations to guide future APSA technology development. The authors discuss the three selected power sources, the assessment criteria and rating definitions, and the reference missions. They present the assessment results in a convenient tabular format. It is concluded that the three power sources examined, APSA, conventional solar arrays, and RTGs, can be considered to complement each other. Each power technology has its own range of preferred applications...|$|E
30|$|The {{study of}} {{renewable}} integration requires a viable {{model of a}} renewable system for researchers, grid operators and manufacturers to investigate the grid behavior and impacts from PV installations. The models of distribution grid include two types, static and dynamic models. The static model is useful {{in the study of}} power or energy flows in the network, whereas the renewable generation plants are seen as <b>static</b> <b>power</b> or energy <b>sources.</b> Such a model may or may not include the grid constraints however dependent on applications. A dynamic model is required in control design and transient behavior studies, where the model includes the network, generating units and their controls, and protective relays for protection system studies. Discussion here is given on the dynamic models as to the focus of voltage control.|$|R
40|$|Reactive <b>power</b> <b>sources</b> in <b>power</b> system nodes: {{generators}} and <b>static</b> reactive <b>power</b> compensators, {{are controlled by}} control systems. Generators – by generator node group controllers, compensators – by voltage controllers. The paper presents issues of these control systems’ coordination and proposals for its implementation...|$|R
40|$|Abstract- In CMOS {{integrated}} circuit design {{there is a}} trade-off between <b>static</b> <b>power</b> consumption and technology scaling factors. Leakage power accounts for an increasingly larger portion of total power consumption in deep submicron technologies. Recently, in technology the power density has increased due to combination of higher clock speed, smaller process geometries and scaling factors, layout structure and greater functional integration. As results <b>static</b> <b>power</b> consumption is becoming more dominant state. This is a challenge for the CMOS {{integrated circuit}} designers. However the integrated CMOS designers do have a few methods which they can use to reduce this <b>static</b> <b>power</b> consumption. Since, these methods have some drawbacks. To attain lowest <b>static</b> <b>power</b> consumption one has to sacrifice design area and circuit performance. In this paper we proposed a new method to reduce <b>static</b> <b>power</b> in the CMOS VLSI circuit using dual stack approach without being penalized in area requirement and circuit performance. Index Terms- dual stack approach, <b>static</b> <b>power</b> saving technique, stack effect, <b>static</b> <b>power</b> reduction...|$|R
5000|$|<b>Static</b> <b>power</b> {{dissipation}} that {{is typically}} 10-100 {{times larger than}} the dynamic power required to perform logic operations was one of the drawbacks. However, the <b>static</b> <b>power</b> dissipation was completely eliminated in ERSFQ version of RSFQ by using superconducting inductors and Josephson junctions instead of bias resistors, the <b>source</b> of the <b>static</b> <b>power</b> dissipation.|$|R
40|$|Abstract- This paper {{proposes a}} method to reduce <b>static</b> <b>power</b> {{consumption}} in Adiabatic logic circuits based on Complementary Pass transistor Adiabatic Logic (CPAL) operated by two phase power clocks. We are applying power gating MTCMOS technique to reduce <b>static</b> <b>power</b> consumption in CPAL circuits. We tested MTCMOS power gating technique on 4 -bit ripple carry adder to observe effect of <b>static</b> <b>power</b> reduction on two phase CPAL combinational circuits. On an average we are saving 48 % of <b>static</b> <b>power</b> by using power gating MTCMOS technique to CPAL circuits and the <b>static</b> <b>power</b> is constant with frequency in power gating MTCMOS CPAL circuits. All the circuits are verified using Cadence 180 nm technology with Spectre simulator...|$|R
40|$|As CMOS System-on-Chips {{approach}} {{the limits of}} <b>power</b> dissipation, <b>static</b> <b>power</b> has become dominant in a circuit’s total <b>power</b> dissipation. The <b>static</b> <b>power</b> is increasing exponentially as technology nodes shrink and is projected to exceed the dynamic power within the near future. Techniques that use the multi-threshold CMOS (MTCMOS) technology {{have been developed to}} reduce <b>static</b> <b>power</b> effectively. In this thesis, a novel triple-threshold <b>static</b> <b>power</b> minimization technique in high-level synthesis has been developed using the 90 nm MTCMOS technology. Using static timing analysis, the optimal partitioning of gates with three different threshold voltages is determined via iterative analysis. The proposed triple-threshold technique has been applied to optimize several benchmark circuits, and the results show an average saving in <b>static</b> <b>power</b> close to 90 % compared to un-optimized LVT designs. For all designs tested, the triple-threshold technique has produced designs with lower <b>static</b> <b>power</b> compared to a dual-threshold technique...|$|R
40|$|In CMOS {{integrated}} circuit design {{there is a}} trade-off between <b>static</b> <b>power</b> consumption and technology scaling. Leakage power accounts for an increasingly larger portion of total power consumption in deep submicron technologies. Recently, the power density has increased due to combination of higher clock speeds, greater functional integration, and smaller process geometries. As a result <b>static</b> <b>power</b> consumption is becoming more dominant. This is a challenge for the circuit designers. However, the designers do have a few methods which they can use to reduce this <b>static</b> <b>power</b> consumption. But all of these methods have some drawbacks. In order to achieve lower <b>static</b> <b>power</b> consumption, one has to sacrifice design area and circuit performance. In this paper, we propose a new method to reduce <b>static</b> <b>power</b> in the CMOS VLSI circuit using dual stack approach without being penalized in area requirement and circuit performance. Keywords—dual stack approach, state saving technique, stack effect, dual V-th, <b>static</b> <b>power</b> reduction I...|$|R
40|$|The {{development}} of digital integrated circuits is challenged by higher power consumption. In CMOS integrated circuit design {{there is a}} trade-off between <b>static</b> <b>power</b> consumption and technology scaling. Recently, the power density has increased due to combination of higher clock speeds, greater functional integration, and smaller process geometries. As a result <b>static</b> <b>power</b> consumption is becoming more dominant. This is a challenge for the circuit designers. However, the designers do have a few methods which they can use to reduce this <b>static</b> <b>power</b> consumption. But all of these methods have some drawbacks. In order to achieve lower <b>static</b> <b>power</b> consumption, one has to sacrifice design area and circuit performance. In this paper, we propose a new method to reduce <b>static</b> <b>power</b> in the CMOS VLSI circuit using Variable Body Biasing technique without being penalized in area requirement and circuit performance...|$|R
40|$|As CMOS process {{technology}} advances into deep sub-micron era, <b>static</b> leakage <b>power</b> becomes an important design consideration for engineers. Static {{random access memory}} (SRAM) occupies over 50 % of total transistor counts in a SoC design, and therefore {{it is essential to}} minimize its stand-by current for low power applications. This thesis presents a single ended input/output 6 T SRAM cell with write-assist (WAcell) feature in 90 nm CMOS technology. Without the bit-lines being constantly precharged, the <b>static</b> <b>power</b> of a WAcell is reduced by 6. 3 X using leakage-biased bit-line technique. The minimized subthreshold currents can be collected to build charge pools and used as a <b>power</b> <b>source</b> to help charge bit lines. The proposed write-assist SRAM memory has reduced overall active power by 42 % and standby power by 75 % compared to traditional SRAM memory. A complete memory design using WAcell with decoders, write driver and sense amplifiers is also presented in this thesis...|$|R
40|$|Purpose. Efficiency {{of hybrid}} ships power plants (SPP) {{combined}} propulsion complexes (CPC) by various criteria for energy management systems strategies. Methodology. Based on the classification system topologies SPP CPC for mechanical, electrical and hybrid types of motors schematic diagrams of management {{strategies for the}} criterion of minimum power consumption are defined. Changing the technical component of the traditional approach to building hybrid ships electric power systems (SEPS) SPP CPC the principle of modifying the structure of SEPS is applied with the integration of additional <b>static</b> alternative <b>power</b> <b>source</b> as dynamic reserve, which allowed to meet modern requirements for energy efficiency, levels of vibration, noise and degradation effects produced to SPP CPC, {{in all areas of}} the energy for the transfer of power from energy to propellers. Modeling of power transmission of energy to propellers in MatLab/Simulink is conducted, using blocks of optimization library and definition of identity markers. Results. Major advantages and disadvantages SPP CPC depending on the topology of energy distribution systems are determined. According to the chosen structure system electricity characteristics were obtained in the process of power transmission SPP CPC and power systems and their control strategies in terms of increased efficiency and eliminate these drawbacks. And finally, mathematical apparatus for research in terms of the development of methods for designing and managing SPP hybrid CPC to reduced fuel consumption, emissions into the environment and improving maintainability, flexibility and comfort level are improved. Originality. The methodology for improving SPP CPC implementation by developing methods of identification markers mutually influencing processes in SPP CPC and the development of implementing these methods of settlement and information systems. Practical value. The method enables iterative optimization parameters SPP CPC, it {{can be used as a}} means of intelligent design, which is the result of the application of improved performance SPP CPC...|$|R
40|$|Power {{consumption}} {{is the major}} constraint for modern microprocessor designs. In particular, <b>static</b> <b>power</b> consumption becomes a serious problem as the transistor size shrinks via semiconductor technology improvement. This paper proposes a technique that reduces the <b>static</b> <b>power</b> consumed by functional units. It exploits the activity rate of functional units and utilizes the power heterogeneous functional units. From detailed simulations, we investigate {{the conditions in which}} the proposed technique works effectively for simultaneous dynamic and <b>static</b> <b>power</b> reduction and find that we can reduce the total power by 11. 2 % if two out of four leaky functional units are replaced by leakless ones in the situation where the <b>static</b> <b>power</b> occupies half of the total power...|$|R
40|$|In this paper, we {{show that}} BTI aging of MOS transistors, {{together}} with its detrimental effect for circuit performance and lifetime, presents considerable benefits for <b>static</b> <b>power</b> consumption due to sub-threshold leakage current reduction. Indeed, <b>static</b> <b>power</b> reduces considerably, making CMOS circuits more energy efficient over time. <b>Static</b> <b>power</b> reduction depends on transistor stress ratio and operating temperature. We propose a simulation flow allowing us to properly evaluate the BTI aging of complex circuits in order to estimate BTI-induced power reduction accurately. Through HSPICE simulations, we show 50 % <b>static</b> <b>power</b> reduction after only 1 month of operation, which exceeds 78 % in 10 years. BTI aging benefits for power consumption are also proven with experimental measurements...|$|R
40|$|In MTCMOS Integrated Circuit design {{there exists}} a {{significant}} trade-off between <b>static</b> <b>power</b> consumption and technology scaling. In Modern circuits increase in power dissipation is significant due to combination of higher clock speeds, greater functional integration and smaller process geometries resulting in dominant <b>static</b> <b>power</b> consumption component. This is a big challenge for the circuit designer. However, the designers do have few methods like sleep transistor approach, sleepy stack approach to reduce this <b>static</b> <b>power</b> consumption. However all of these methods do have their own drawbacks. In order to achieve lower <b>static</b> <b>power</b> consumptions one has to sacrifice area and circuit performance metrics. In this {{paper we propose a}} new enhancement to available <b>static</b> <b>power</b> reduction techniques by modulating the sleep signal slew rate. We have designed the basic CMOS circuits in MTCMOS to achieve significant reduction in <b>Static</b> <b>power</b> consumption. For Sleep signal slew rate modulation we have proposed a modulator called triple phase sleep signal slew rate modulator. By using this Triple Phase Sleep signal modulator(TPS) we can control the noise at ground distribution network (ground bounce noise) produced during sleep to active state transition. By using TPS we can decrease the reactivation time to a recognizable extent, along with reduced <b>power</b> (<b>static</b> and dynamic) dissipation...|$|R
40|$|Lower {{threshold}} voltages in deep sub-micron technologies {{cause more}} leakage current, increasing <b>static</b> <b>power</b> dissipation. This trend, {{combined with the}} trend of larger/more cache memories dominating die area, has prompted circuit designers to develop SRAM cells with low-leakage operating modes (e. g., sleep mode). Sleep mode reduces <b>static</b> <b>power</b> dissipation but data stored in a sleeping cell is unreliable or lost. So, at the architecture level, there is interest in exploiting sleep mode to reduce <b>static</b> <b>power</b> dissipation while maintaining high performance. Curren...|$|R
3000|$|... is {{the time}} during which the {{computation}} is carried out, λ is a hardware constant which represents {{the ratio of the}} <b>static</b> <b>power</b> consumption to the dynamic power consumption at the maximum processor speed. The first term in the formula corresponds to energy consumed for carrying out the computation (dynamic power), and the second term represents energy for the <b>static</b> <b>power</b> consumption during the entire period of execution. Processor temperature is not considered; therefore, energy for <b>static</b> <b>power</b> consumption is only related to λ and T.|$|R
40|$|Abstract. <b>Static</b> <b>power</b> {{consumption}} is nowadays a crucial design parameter in digital circuits due to emergent mobile products. Leakage currents, the main responsible for <b>static</b> <b>power</b> dissipation during idle mode, are increasing dramatically in sub- 100 nm processes. Subthershold leakage rises due to threshold voltage scaling while gate leakage current increases due to scaling of oxide thickness. It means the <b>static</b> <b>power</b> dissipation {{should be considered}} as soon as possible in the design flow. Leakage mechanisms and reduction techniques will be reviewed, providing a minimum background about this issue...|$|R
3000|$|... =λ×T. Because the {{computational}} overhead of using DREAM-MCP is 11.5 % {{for the case}} when computation can be evenly distributed, and 9.3 % for the case when it cannot be evenly distributed, extra energy for <b>static</b> <b>power</b> consumption is also 11.5 % and 9.3 % of the total static energy required by the computation respectively. Because different hardware chips have different λ values, given a λ, the total energy saving by using DREAM-MCP for a specific hardware chip, including both dynamic and <b>static</b> <b>power</b> consumption, can be calculated. Previous {{studies show that the}} <b>static</b> <b>power</b> for the current generation of CMOS technologies is in the order of magnitude 10 % of the total chip power [28]. Therefore, the extra <b>static</b> <b>power</b> of our approach is approximately 1 % of the total power, which is negligible.|$|R
30|$|The {{mechanisms}} of PC can be largely classified into <b>static</b> <b>power</b> control and dynamic <b>power</b> control. A <b>static</b> <b>power</b> control allocation assigns power levels to the nodes {{that do not}} change frequently over time, unless there are drastic changes in the network topology. On the other hand, with dynamic power control strategies, every node changes its power level for transmission frequently over the time. Such changes can be made on per link, per destination, per TDMA slot or per packet basis. The <b>Static</b> <b>power</b> control mechanisms are simpler and more robust but often result in suboptimal performance due to their inefficient adaptation of changing traffic demands and dynamic wireless conditions. <b>Static</b> <b>power</b> control mechanisms can be further classified into uniform range power control and variable range power control [23].|$|R
40|$|Received 28 - 05 - 2012, revised 11 - 06 - 2012, online 14 - 06 - 2012 This paper {{presents}} performance comparison {{analysis of}} a two input NAND gate using conventional CMOS, stack, sleep and sleepy keeper techniques. Performance characteristics of a two input NAND gate were analysed in 45 nm technology using BSIM 4 model. Sleepy Keeper technique dissipated lesser <b>static</b> <b>power</b> and lesser <b>static</b> <b>power</b> delay product (PDPstatic) {{in comparison with the}} other techniques. An improvement of 1. 4 X and 1. 3 X were observed in <b>static</b> <b>power</b> dissipation and <b>static</b> <b>power</b> delay product respectively by using the Sleepy keeper technique in comparison with the conventional CMOS technique. Sleepy keeper technique lowers the subthreshold leakage power dissipation while maintaining the logic state of the digital circuit...|$|R
40|$|In this work, the {{implementation}} of the PRESENT- 80 block cipher in a 40 nm CMOS technology, and its vulnerability to Side Channel Attacks Exploiting <b>Static</b> <b>Power</b> is investigated. In the last two decades, several countermeasures to thwart DPA/CPA attacks based on the exploitation of dynamic power consumption have been proposed. In particular, WDDL logic style is a gate-level countermeasure, to Power Analysis Attacks exploiting dynamic Power. It has been demonstrated that, in deep sub-micron technologies, the <b>static</b> <b>power</b> consumption is no more negligible as in the past and malicious attackers can benefit from the dependability of the <b>static</b> <b>power</b> consumption on the processed data: Leakage Power Analysis (LPA) has been proposed to recover sensible information. The possibility to recover the secret key from a protected secure implementation exploiting <b>static</b> <b>power</b> is not a minor threat, and we analyze this vulnerability with actual security metrics and with an information theoretic approach, showing that gate level countermeasures such as WDDL can be successfully attacked exploiting <b>static</b> <b>power</b> instead of dynamic power...|$|R
40|$|Abstract. By {{shrinking}} {{the technology}} <b>static</b> <b>power</b> consumption of CMOS circuits {{is becoming a}} major concern. In this paper, we present the first practical results of exploiting <b>static</b> <b>power</b> consumption of FPGA-based cryptographic devices in order to mount a key-recovery side-channel attack. The experiments represented here are based on three Xilinx FP-GAs built on 65 nm, 45 nm, and 28 nm process technologies. By means of a sophisticated measurement setup and methodology we demonstrate an exploitable information leakage through <b>static</b> <b>power</b> of the underlying FPGAs. The current work highlights the feasibility of side-channel anal-ysis attacks by <b>static</b> <b>power</b> that have been known for years but have not been performed and investigated in practice yet. This is {{a starting point for}} further research investigations, and may {{have a significant impact on}} the efficiency of DPA countermeasures in the near future. ...|$|R
40|$|Network-on-Chip (NoC) is a {{flexible}} and scalable solution to interconnect multi-cores, {{with a strong}} influence {{on the performance of}} the whole chip. On-chip network affects also the overall power consumption, thus requiring accurate early-stage estimation and optimization methodologies. In this scenario, the Dynamic Voltage Frequency Scaling (DVFS) technique have been proposed both for CPUs and NoCs. The promise is to be {{a flexible}} and scalable way to jointly optimize power-performance, addressing both <b>static</b> and dynamic <b>power</b> <b>sources.</b> Being simulation a de-facto prime solution to explore novel multi-core architectures, a reliable full system analysis requires to integrate in the toolchain accurate timing and power models for the DVFS block and for the resynchronization logic between different Voltage and Frequency Islands (VFIs). In such a way, a more accurate validation of novel optimization methodologies which exploit such actuator is possible, since both architectural and actuator overheads are considered at the same time. This work proposes a complete cycle accurate framework for multi-core design supporting Global Asynchronous Local Synchronous (GALS) NoC design and DVFS actuators for the NoC. Furthermore, static and dynamic frequency assignment is possible with or without the use of the voltage regulator. The proposed framework sits on accurate analytical timing model and SPICE-based power measures, providing accurate estimates of both timing and power overheads of the power control mechanisms...|$|R
40|$|In this paper, we {{show how}} {{beneficial}} effects of aging on <b>static</b> <b>power</b> consumption can be exploited to design reliable drowsy cache memories adopting dynamic voltage scaling (DVS) to reduce <b>static</b> <b>power.</b> First, we develop an analytical model allowing designers {{to evaluate the}} long-term threshold voltage degradation induced by bias temperature instability (BTI) in a drowsy cache memory. Through HSPICE simulations, we demonstrate that, as drowsy memories age, <b>static</b> <b>power</b> reduction techniques based on DVS become more effective because of reduction in sub-threshold current due to BTI aging. We develop a simulation framework to evaluate trade-offs between <b>static</b> <b>power</b> and reliability, and a methodology to properly select the “drowsy” data retention voltage. We then propose different architectures of a drowsy cache memory allowing designers to meet different power and reliability constraints. The performed HSPICE simulations show a soft error rate and static noise margin improvement up to 20. 8 % and 22. 7 %, respectively, compared to standard aging unaware drowsy technique. This is achieved with a limited <b>static</b> <b>power</b> increase during the very early lifetime, and with static energy saving of up to 37 % in 10 years of operation, at no or very limited hardware overhead...|$|R
40|$|In {{this work}} {{we focus on}} Power Analysis Attacks (PAAs) which exploit the {{dependence}} of the static current of sub- 50 nm CMOS integrated circuits on the internally processed data. Spice level simulations of static current {{as a function of}} the input state have been carried out to show that <b>static</b> <b>power</b> consumption of nanometer logic gates continues to exhibit a strong dependence on input vector even for sub- 50 nm circuits and that the coefficient of variation for a nand gate is strongly increasing with the scaling of CMOS technology. We demonstrate that it is possible to recover the secret key of a cryptographic core by exploiting this data dependence by means of different statistical distinguishers. For the first time in the literature we formulate the Attack Exploiting <b>Static</b> <b>Power</b> (AESP) as a univariate attack by using the mutual information approach to quantify the information that leaks through the <b>static</b> <b>power</b> side channel independently from the adopted leakage model. This analysis shows that countermeasures conceived to protect cryptographic hardware from attacks based on dynamic power consumption (e. g. WDDL, MDPL, SABL) still exhibit a leakage through the <b>static</b> <b>power</b> side channel. Finally, we show that the Time Enclosed Logic (TEL) concept does not leak information through the <b>static</b> <b>power</b> (even in the worst case scenario in which the attacker can stop the clock signal) and is suitable to be used as a countermeasure against both attacks explointig dynamic power and attacks exploiting <b>static</b> <b>power...</b>|$|R
50|$|Memory {{was cited}} {{as one of}} the major system {{components}} that has traditionally been very energy disproportional. Memory tends to have relatively high <b>static</b> <b>power</b> due to extremely high transistor counts and densities. Furthermore, because memory is often left idle either due to cache-friendly workloads or low CPU utilization, a large proportion of energy use is due to the <b>static</b> <b>power</b> component.|$|R
40|$|The use of dual {{threshold}} voltages {{can significantly}} reduce the <b>static</b> <b>power</b> dissipated in CMOS VLSI circuits. With the supply voltage at 1 V and threshold voltage as low as 0. 2 V the subthreshold leakage power of transistors starts dominating the dynamic power. Also, many times {{a large number of}} devices spend a long time in a standby mode where the leakage power is the only <b>source</b> of <b>power</b> consumption. We present a near-optimal approach to synthesize low <b>static</b> <b>power</b> CMOS VLSI circuits with two threshold voltages that reduces power consumption compared with a previous approach by upto 29. 45 %. Also, presented is a technique which finds <b>static</b> <b>power</b> optimal configurations for CMOS VLSI circuits when arbitrary number of threshold voltages are allowed. 1 Introduction Supply voltage reduction is the most effective technique to lower power consumption in CMOS VLSI circuits. Dynamic power depends quadratically on the supply voltage and <b>static</b> <b>power</b> is directly proportional to it. Ideally, port [...] ...|$|R
40|$|<b>Static</b> <b>power</b> {{dissipation}} due to {{transistor leakage}} constitutes an increasing {{fraction of the}} total power in modern semiconductor technologies. Current technology trends indicate that the contribution will increase rapidly, reaching one half of total power dissipation within three process generations. Developing power efficient products will require consideration of <b>static</b> <b>power</b> in the earliest phases of design, including architecture and microarchitecture definition. We propose a simple equation for estimating <b>static</b> <b>power</b> consumption at the architectural level: Pstatic = VCC ⋅ N ⋅ kdesign ⋅ Îleak, where VCC is the supply voltage, N is the number of transistors, kdesign is a design dependent parameter, and Îleak is a technology dependent parameter. This model enables high-level reasoning about the likely <b>static</b> <b>power</b> demands of alternative microarchitectures. Reasonably accurate values for the factors within the equation may be obtained directly from the high-level designs or by straightforward scaling arguments. The factors within the equation also suggest opportunities for <b>static</b> <b>power</b> optimization, including reducing the total number of devices, partitioning the design to allow for lower supply voltages or slower, less leaky transistors, turning off unused devices, favoring certain design styles, and favoring high bandwidth over low latency. Speculation is also examined as a means to employ slower transistors without a significant performance penalty. 1...|$|R
50|$|Reducing {{the bias}} voltage in {{traditional}} RSFQ circuits {{can reduce the}} <b>static</b> <b>power</b> dissipation and improve energy efficiency.|$|R
