// Seed: 1495491524
module module_0 #(
    parameter id_4 = 32'd43,
    parameter id_6 = 32'd91
) (
    id_1,
    id_2
);
  output wire id_2;
  input logic [7:0] id_1;
  wire id_3;
  wire _id_4;
  assign id_3 = -1;
  wire id_5, _id_6;
  wire [id_4 : id_6] id_7;
endmodule
module module_1 #(
    parameter id_4 = 32'd2,
    parameter id_9 = 32'd22
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    _id_9,
    id_10,
    id_11[-1 : ""],
    id_12[1!=id_9*id_4 : 1],
    id_13,
    id_14
);
  input wire id_14;
  inout wire id_13;
  inout logic [7:0] id_12;
  inout logic [7:0] id_11;
  output wire id_10;
  output wire _id_9;
  output wire id_8;
  input wire id_7;
  inout wire id_6;
  module_0 modCall_1 (
      id_11,
      id_2
  );
  output wire id_5;
  inout wire _id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
endmodule
