The purpose of this project is to design a five pipeline RISC-V CPU