#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed May 26 18:08:25 2021
# Process ID: 4188
# Current directory: C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab3/dig_clock/dig_clock.runs/synth_1
# Command line: vivado.exe -log dig_clock.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source dig_clock.tcl
# Log file: C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab3/dig_clock/dig_clock.runs/synth_1/dig_clock.vds
# Journal file: C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab3/dig_clock/dig_clock.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source dig_clock.tcl -notrace
Command: synth_design -top dig_clock -part xc7a35tftg256-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 17692 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 362.316 ; gain = 97.137
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'dig_clock' [C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab3/dig_clock/dig_clock.srcs/sources_1/new/dig_clock.sv:3]
INFO: [Synth 8-6157] synthesizing module 'clken' [C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab3/dig_clock/dig_clock.srcs/sources_1/new/clken.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'clken' (1#1) [C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab3/dig_clock/dig_clock.srcs/sources_1/new/clken.sv:23]
INFO: [Synth 8-6157] synthesizing module 'an_ctrl' [C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab3/dig_clock/dig_clock.srcs/sources_1/new/an_ctrl.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'an_ctrl' (2#1) [C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab3/dig_clock/dig_clock.srcs/sources_1/new/an_ctrl.sv:23]
INFO: [Synth 8-6157] synthesizing module 'edge_det' [C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab3/dig_clock/dig_clock.srcs/sources_1/new/edge_det.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'edge_det' (3#1) [C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab3/dig_clock/dig_clock.srcs/sources_1/new/edge_det.sv:23]
INFO: [Synth 8-6157] synthesizing module 'continue_stop' [C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab3/dig_clock/dig_clock.srcs/sources_1/new/continue_stop.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'continue_stop' (4#1) [C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab3/dig_clock/dig_clock.srcs/sources_1/new/continue_stop.sv:23]
INFO: [Synth 8-6157] synthesizing module 'min_sec_clk' [C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab3/dig_clock/dig_clock.srcs/sources_1/new/min_sec_clk.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'min_sec_clk' (5#1) [C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab3/dig_clock/dig_clock.srcs/sources_1/new/min_sec_clk.sv:23]
INFO: [Synth 8-6157] synthesizing module 'bin2bcd_0' [C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab3/dig_clock/dig_clock.runs/synth_1/.Xil/Vivado-4188-LAPTOP-6M4VV673/realtime/bin2bcd_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bin2bcd_0' (6#1) [C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab3/dig_clock/dig_clock.runs/synth_1/.Xil/Vivado-4188-LAPTOP-6M4VV673/realtime/bin2bcd_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'FourLights' [C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab3/dig_clock/dig_clock.srcs/sources_1/new/FourLights.sv:23]
INFO: [Synth 8-6157] synthesizing module 'x7seg_d' [C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab3/dig_clock/dig_clock.srcs/sources_1/new/x7seg_d.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'x7seg_d' (7#1) [C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab3/dig_clock/dig_clock.srcs/sources_1/new/x7seg_d.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'FourLights' (8#1) [C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab3/dig_clock/dig_clock.srcs/sources_1/new/FourLights.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'dig_clock' (9#1) [C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab3/dig_clock/dig_clock.srcs/sources_1/new/dig_clock.sv:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 416.516 ; gain = 151.336
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 416.516 ; gain = 151.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 416.516 ; gain = 151.336
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tftg256-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab3/dig_clock/dig_clock.srcs/sources_1/ip/bin2bcd_0/bin2bcd_0/bin2bcd_0_in_context.xdc] for cell 'transfer_time0'
Finished Parsing XDC File [c:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab3/dig_clock/dig_clock.srcs/sources_1/ip/bin2bcd_0/bin2bcd_0/bin2bcd_0_in_context.xdc] for cell 'transfer_time0'
Parsing XDC File [c:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab3/dig_clock/dig_clock.srcs/sources_1/ip/bin2bcd_0/bin2bcd_0/bin2bcd_0_in_context.xdc] for cell 'transfer_time1'
Finished Parsing XDC File [c:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab3/dig_clock/dig_clock.srcs/sources_1/ip/bin2bcd_0/bin2bcd_0/bin2bcd_0_in_context.xdc] for cell 'transfer_time1'
Parsing XDC File [C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab3/dig_clock/dig_clock.srcs/constrs_1/new/dig_clock.xdc]
Finished Parsing XDC File [C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab3/dig_clock/dig_clock.srcs/constrs_1/new/dig_clock.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab3/dig_clock/dig_clock.srcs/constrs_1/new/dig_clock.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/dig_clock_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/dig_clock_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 744.164 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 744.164 ; gain = 478.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tftg256-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 744.164 ; gain = 478.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for transfer_time0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for transfer_time1. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 744.164 ; gain = 478.984
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_flag" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "min" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "min" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 744.164 ; gain = 478.984
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 7     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module clken 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module an_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module edge_det 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module continue_stop 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module min_sec_clk 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "CLKEN/cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "CLKEN/clk_flag" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "Min_Sec/min" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3886] merging instance 'c_s_sinal/cnt_reg[1]' (FDR) to 'c_s_sinal/cnt_reg[31]'
INFO: [Synth 8-3886] merging instance 'c_s_sinal/cnt_reg[2]' (FDR) to 'c_s_sinal/cnt_reg[31]'
INFO: [Synth 8-3886] merging instance 'c_s_sinal/cnt_reg[3]' (FDR) to 'c_s_sinal/cnt_reg[31]'
INFO: [Synth 8-3886] merging instance 'c_s_sinal/cnt_reg[4]' (FDR) to 'c_s_sinal/cnt_reg[31]'
INFO: [Synth 8-3886] merging instance 'c_s_sinal/cnt_reg[5]' (FDR) to 'c_s_sinal/cnt_reg[31]'
INFO: [Synth 8-3886] merging instance 'c_s_sinal/cnt_reg[6]' (FDR) to 'c_s_sinal/cnt_reg[31]'
INFO: [Synth 8-3886] merging instance 'c_s_sinal/cnt_reg[7]' (FDR) to 'c_s_sinal/cnt_reg[31]'
INFO: [Synth 8-3886] merging instance 'c_s_sinal/cnt_reg[8]' (FDR) to 'c_s_sinal/cnt_reg[31]'
INFO: [Synth 8-3886] merging instance 'c_s_sinal/cnt_reg[9]' (FDR) to 'c_s_sinal/cnt_reg[31]'
INFO: [Synth 8-3886] merging instance 'c_s_sinal/cnt_reg[10]' (FDR) to 'c_s_sinal/cnt_reg[31]'
INFO: [Synth 8-3886] merging instance 'c_s_sinal/cnt_reg[11]' (FDR) to 'c_s_sinal/cnt_reg[31]'
INFO: [Synth 8-3886] merging instance 'c_s_sinal/cnt_reg[12]' (FDR) to 'c_s_sinal/cnt_reg[31]'
INFO: [Synth 8-3886] merging instance 'c_s_sinal/cnt_reg[13]' (FDR) to 'c_s_sinal/cnt_reg[31]'
INFO: [Synth 8-3886] merging instance 'c_s_sinal/cnt_reg[14]' (FDR) to 'c_s_sinal/cnt_reg[31]'
INFO: [Synth 8-3886] merging instance 'c_s_sinal/cnt_reg[15]' (FDR) to 'c_s_sinal/cnt_reg[31]'
INFO: [Synth 8-3886] merging instance 'c_s_sinal/cnt_reg[16]' (FDR) to 'c_s_sinal/cnt_reg[31]'
INFO: [Synth 8-3886] merging instance 'c_s_sinal/cnt_reg[17]' (FDR) to 'c_s_sinal/cnt_reg[31]'
INFO: [Synth 8-3886] merging instance 'c_s_sinal/cnt_reg[18]' (FDR) to 'c_s_sinal/cnt_reg[31]'
INFO: [Synth 8-3886] merging instance 'c_s_sinal/cnt_reg[19]' (FDR) to 'c_s_sinal/cnt_reg[31]'
INFO: [Synth 8-3886] merging instance 'c_s_sinal/cnt_reg[20]' (FDR) to 'c_s_sinal/cnt_reg[31]'
INFO: [Synth 8-3886] merging instance 'c_s_sinal/cnt_reg[21]' (FDR) to 'c_s_sinal/cnt_reg[31]'
INFO: [Synth 8-3886] merging instance 'c_s_sinal/cnt_reg[22]' (FDR) to 'c_s_sinal/cnt_reg[31]'
INFO: [Synth 8-3886] merging instance 'c_s_sinal/cnt_reg[23]' (FDR) to 'c_s_sinal/cnt_reg[31]'
INFO: [Synth 8-3886] merging instance 'c_s_sinal/cnt_reg[24]' (FDR) to 'c_s_sinal/cnt_reg[31]'
INFO: [Synth 8-3886] merging instance 'c_s_sinal/cnt_reg[25]' (FDR) to 'c_s_sinal/cnt_reg[31]'
INFO: [Synth 8-3886] merging instance 'c_s_sinal/cnt_reg[26]' (FDR) to 'c_s_sinal/cnt_reg[31]'
INFO: [Synth 8-3886] merging instance 'c_s_sinal/cnt_reg[27]' (FDR) to 'c_s_sinal/cnt_reg[31]'
INFO: [Synth 8-3886] merging instance 'c_s_sinal/cnt_reg[28]' (FDR) to 'c_s_sinal/cnt_reg[31]'
INFO: [Synth 8-3886] merging instance 'c_s_sinal/cnt_reg[29]' (FDR) to 'c_s_sinal/cnt_reg[31]'
INFO: [Synth 8-3886] merging instance 'c_s_sinal/cnt_reg[30]' (FDR) to 'c_s_sinal/cnt_reg[31]'
INFO: [Synth 8-3886] merging instance 'Min_Sec/min_reg[6]' (FDRE) to 'Min_Sec/min_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Min_Sec/min_reg[7] )
INFO: [Synth 8-3886] merging instance 'An/cnt_reg[2]' (FDC) to 'An/cnt_reg[3]'
INFO: [Synth 8-3886] merging instance 'An/cnt_reg[3]' (FDC) to 'An/cnt_reg[4]'
INFO: [Synth 8-3886] merging instance 'An/cnt_reg[4]' (FDC) to 'An/cnt_reg[5]'
INFO: [Synth 8-3886] merging instance 'An/cnt_reg[5]' (FDC) to 'An/cnt_reg[6]'
INFO: [Synth 8-3886] merging instance 'An/cnt_reg[6]' (FDC) to 'An/cnt_reg[7]'
INFO: [Synth 8-3886] merging instance 'An/cnt_reg[7]' (FDC) to 'An/cnt_reg[8]'
INFO: [Synth 8-3886] merging instance 'An/cnt_reg[8]' (FDC) to 'An/cnt_reg[9]'
INFO: [Synth 8-3886] merging instance 'An/cnt_reg[9]' (FDC) to 'An/cnt_reg[10]'
INFO: [Synth 8-3886] merging instance 'An/cnt_reg[10]' (FDC) to 'An/cnt_reg[11]'
INFO: [Synth 8-3886] merging instance 'An/cnt_reg[11]' (FDC) to 'An/cnt_reg[12]'
INFO: [Synth 8-3886] merging instance 'An/cnt_reg[12]' (FDC) to 'An/cnt_reg[13]'
INFO: [Synth 8-3886] merging instance 'An/cnt_reg[13]' (FDC) to 'An/cnt_reg[14]'
INFO: [Synth 8-3886] merging instance 'An/cnt_reg[14]' (FDC) to 'An/cnt_reg[15]'
INFO: [Synth 8-3886] merging instance 'An/cnt_reg[15]' (FDC) to 'An/cnt_reg[16]'
INFO: [Synth 8-3886] merging instance 'An/cnt_reg[16]' (FDC) to 'An/cnt_reg[17]'
INFO: [Synth 8-3886] merging instance 'An/cnt_reg[17]' (FDC) to 'An/cnt_reg[18]'
INFO: [Synth 8-3886] merging instance 'An/cnt_reg[18]' (FDC) to 'An/cnt_reg[19]'
INFO: [Synth 8-3886] merging instance 'An/cnt_reg[19]' (FDC) to 'An/cnt_reg[20]'
INFO: [Synth 8-3886] merging instance 'An/cnt_reg[20]' (FDC) to 'An/cnt_reg[21]'
INFO: [Synth 8-3886] merging instance 'An/cnt_reg[21]' (FDC) to 'An/cnt_reg[22]'
INFO: [Synth 8-3886] merging instance 'An/cnt_reg[22]' (FDC) to 'An/cnt_reg[23]'
INFO: [Synth 8-3886] merging instance 'An/cnt_reg[23]' (FDC) to 'An/cnt_reg[24]'
INFO: [Synth 8-3886] merging instance 'An/cnt_reg[24]' (FDC) to 'An/cnt_reg[25]'
INFO: [Synth 8-3886] merging instance 'An/cnt_reg[25]' (FDC) to 'An/cnt_reg[26]'
INFO: [Synth 8-3886] merging instance 'An/cnt_reg[26]' (FDC) to 'An/cnt_reg[27]'
INFO: [Synth 8-3886] merging instance 'An/cnt_reg[27]' (FDC) to 'An/cnt_reg[28]'
INFO: [Synth 8-3886] merging instance 'An/cnt_reg[28]' (FDC) to 'An/cnt_reg[29]'
INFO: [Synth 8-3886] merging instance 'An/cnt_reg[29]' (FDC) to 'An/cnt_reg[30]'
INFO: [Synth 8-3886] merging instance 'An/cnt_reg[30]' (FDC) to 'An/cnt_reg[31]'
WARNING: [Synth 8-3332] Sequential element (c_s_sinal/cnt_reg[31]) is unused and will be removed from module dig_clock.
WARNING: [Synth 8-3332] Sequential element (Min_Sec/min_reg[7]) is unused and will be removed from module dig_clock.
WARNING: [Synth 8-3332] Sequential element (An/cnt_reg[31]) is unused and will be removed from module dig_clock.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 744.164 ; gain = 478.984
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 744.164 ; gain = 478.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 750.836 ; gain = 485.656
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 752.691 ; gain = 487.512
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 752.691 ; gain = 487.512
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 752.691 ; gain = 487.512
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 752.691 ; gain = 487.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 752.691 ; gain = 487.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 752.691 ; gain = 487.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 752.691 ; gain = 487.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |bin2bcd_0     |         2|
+------+--------------+----------+

Report Cell Usage: 
+------+-------------+------+
|      |Cell         |Count |
+------+-------------+------+
|1     |bin2bcd_0    |     1|
|2     |bin2bcd_0__1 |     1|
|3     |BUFG         |     1|
|4     |CARRY4       |    21|
|5     |LUT1         |     5|
|6     |LUT2         |    11|
|7     |LUT3         |    15|
|8     |LUT4         |    17|
|9     |LUT5         |    66|
|10    |LUT6         |    15|
|11    |FDCE         |     2|
|12    |FDPE         |     4|
|13    |FDRE         |    83|
|14    |IBUF         |     3|
|15    |OBUF         |    12|
+------+-------------+------+

Report Instance Areas: 
+------+------------+--------------+------+
|      |Instance    |Module        |Cells |
+------+------------+--------------+------+
|1     |top         |              |   271|
|2     |  An        |an_ctrl       |    42|
|3     |  CLKEN     |clken         |    83|
|4     |  Min_Sec   |min_sec_clk   |    99|
|5     |  Start     |edge_det      |     3|
|6     |  c_s_sinal |continue_stop |     5|
+------+------------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 752.691 ; gain = 487.512
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:18 . Memory (MB): peak = 752.691 ; gain = 159.863
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 752.691 ; gain = 487.512
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 24 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
98 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 764.652 ; gain = 510.988
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab3/dig_clock/dig_clock.runs/synth_1/dig_clock.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file dig_clock_utilization_synth.rpt -pb dig_clock_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 764.652 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed May 26 18:09:03 2021...
