verilog work ../../clk_24_25.v
verilog work ../example_design/clk_24_25_exdes.v
