--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml Main.twx Main.ncd -o Main.twr Main.pcf -ucf
implementation.ucf

Design file:              Main.ncd
Physical constraint file: Main.pcf
Device,package,speed:     xc3s100e,tq144,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
Pin<0>      |   11.749(R)|clk_BUFGP         |   0.000|
Pin<1>      |   10.768(R)|clk_BUFGP         |   0.000|
Pin<2>      |   12.052(R)|clk_BUFGP         |   0.000|
Pin<3>      |   10.768(R)|clk_BUFGP         |   0.000|
Pin<4>      |   10.760(R)|clk_BUFGP         |   0.000|
Pin<5>      |   10.748(R)|clk_BUFGP         |   0.000|
Pin<6>      |   11.004(R)|clk_BUFGP         |   0.000|
Pin<7>      |   11.067(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.525|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
switch<0>      |LED<0>         |    6.543|
switch<0>      |Pin<0>         |   10.757|
switch<0>      |Pin<1>         |    9.776|
switch<0>      |Pin<2>         |   11.060|
switch<0>      |Pin<3>         |    9.776|
switch<0>      |Pin<4>         |    9.768|
switch<0>      |Pin<5>         |    9.756|
switch<0>      |Pin<6>         |   10.012|
switch<0>      |Pin<7>         |   10.075|
switch<1>      |LED<1>         |    5.955|
switch<1>      |Pin<0>         |   10.069|
switch<1>      |Pin<1>         |    9.088|
switch<1>      |Pin<2>         |   10.372|
switch<1>      |Pin<3>         |    9.088|
switch<1>      |Pin<4>         |    9.080|
switch<1>      |Pin<5>         |    9.068|
switch<1>      |Pin<6>         |    9.324|
switch<1>      |Pin<7>         |    9.387|
switch<2>      |LED<2>         |    6.057|
switch<2>      |Pin<0>         |    9.820|
switch<2>      |Pin<1>         |    8.839|
switch<2>      |Pin<2>         |   10.123|
switch<2>      |Pin<3>         |    8.839|
switch<2>      |Pin<4>         |    8.831|
switch<2>      |Pin<5>         |    8.819|
switch<2>      |Pin<6>         |    9.075|
switch<2>      |Pin<7>         |    9.138|
switch<3>      |LED<3>         |    5.818|
switch<3>      |Pin<0>         |   10.014|
switch<3>      |Pin<1>         |    9.033|
switch<3>      |Pin<2>         |   10.317|
switch<3>      |Pin<3>         |    9.033|
switch<3>      |Pin<4>         |    9.025|
switch<3>      |Pin<5>         |    9.013|
switch<3>      |Pin<6>         |    9.269|
switch<3>      |Pin<7>         |    9.332|
switch<4>      |LED<4>         |    5.557|
switch<4>      |Pin<0>         |    9.927|
switch<4>      |Pin<1>         |    8.946|
switch<4>      |Pin<2>         |   10.230|
switch<4>      |Pin<3>         |    8.946|
switch<4>      |Pin<4>         |    8.938|
switch<4>      |Pin<5>         |    8.926|
switch<4>      |Pin<6>         |    9.182|
switch<4>      |Pin<7>         |    9.245|
switch<5>      |LED<5>         |    5.434|
switch<5>      |Pin<0>         |   10.017|
switch<5>      |Pin<1>         |    9.036|
switch<5>      |Pin<2>         |   10.320|
switch<5>      |Pin<3>         |    9.036|
switch<5>      |Pin<4>         |    9.028|
switch<5>      |Pin<5>         |    9.016|
switch<5>      |Pin<6>         |    9.272|
switch<5>      |Pin<7>         |    9.335|
switch<6>      |LED<6>         |    5.321|
switch<6>      |Pin<0>         |   10.120|
switch<6>      |Pin<1>         |    9.139|
switch<6>      |Pin<2>         |   10.423|
switch<6>      |Pin<3>         |    9.139|
switch<6>      |Pin<4>         |    9.131|
switch<6>      |Pin<5>         |    9.119|
switch<6>      |Pin<6>         |    9.375|
switch<6>      |Pin<7>         |    9.438|
switch<7>      |LED<7>         |    5.047|
switch<7>      |Pin<0>         |   10.959|
switch<7>      |Pin<1>         |    9.978|
switch<7>      |Pin<2>         |   11.262|
switch<7>      |Pin<3>         |    9.978|
switch<7>      |Pin<4>         |    9.970|
switch<7>      |Pin<5>         |    9.958|
switch<7>      |Pin<6>         |   10.214|
switch<7>      |Pin<7>         |   10.277|
---------------+---------------+---------+


Analysis completed Tue Mar 18 10:23:14 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 154 MB



