#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Thu Mar 13 09:30:26 2025
# Process ID: 8412
# Current directory: P:/PLD_VHDL/STOPWATCH
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5152 P:\PLD_VHDL\STOPWATCH\Stopwatch.xpr
# Log file: P:/PLD_VHDL/STOPWATCH/vivado.log
# Journal file: P:/PLD_VHDL/STOPWATCH\vivado.jou
# Running On: PC-077, OS: Windows, CPU Frequency: 3293 MHz, CPU Physical cores: 4, Host memory: 4160 MB
#-----------------------------------------------------------
start_gui
open_project P:/PLD_VHDL/STOPWATCH/Stopwatch.xpr
update_compile_order -fileset sources_1
launch_simulation
source ce_gen_tb.tcl
close_sim
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top stopwatch_fsm_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
source stopwatch_fsm_tb.tcl
current_wave_config {Untitled 2}
add_wave {{/stopwatch_fsm_tb/stopwatch_fsm_i/current_state}} 
current_wave_config {Untitled 2}
add_wave {{/stopwatch_fsm_tb/stopwatch_fsm_i/next_state}} 
relaunch_sim
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top btn_in_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
close_sim
reset_simulation -simset sim_1 -mode behavioral
launch_simulation
launch_simulation
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {P:/PLD_VHDL/STOPWATCH/Stopwatch.runs/impl_1/rp_top.bit} [get_hw_devices xc7z010_1]
current_hw_device [get_hw_devices xc7z010_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z010_1] 0]
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {P:/PLD_VHDL/STOPWATCH/Stopwatch.runs/impl_1/rp_top.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
