[
  {
    "class":"firrtl.transforms.BlackBoxInlineAnno",
    "target":"PIPELINE.InstMem",
    "name":"PIPELINE.InstMem.imem.v",
    "text":"module BindsTo_0_InstMem(\n  input         clock,\n  input  [31:0] io_addr,\n  output [31:0] io_data\n);\n\n  \ninitial begin\n  $readmemh(\"/mnt/c/Linux/5-Stage-RV32I/src/main/scala/Pipeline/test.txt\", InstMem.imem);\nend\n                      endmodule\n\nbind InstMem BindsTo_0_InstMem BindsTo_0_InstMem_Inst(.*);"
  },
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~PIPELINE|ALU>io_in_A"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~PIPELINE|ALU>io_in_B"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~PIPELINE|ALU>io_alu_Op"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~PIPELINE|ALU>io_out"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~PIPELINE|AluControl>io_func3"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~PIPELINE|AluControl>io_func7"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~PIPELINE|AluControl>io_aluOp"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~PIPELINE|AluControl>io_out"
  },
  {
    "class":"firrtl.annotations.LoadMemoryAnnotation",
    "target":"PIPELINE.InstMem.imem",
    "fileName":"/mnt/c/Linux/5-Stage-RV32I/src/main/scala/Pipeline/test.txt",
    "hexOrBinary":"h",
    "originalMemoryNameOpt":"imem"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"generated/pipeline"
  }
]