
*** Running vivado
    with args -log Seven_segment_LED_Display_Controller.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source Seven_segment_LED_Display_Controller.tcl -notrace


****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source Seven_segment_LED_Display_Controller.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/gabriel/Desktop/Vitis_Vivado_workspace/final_project/hardware/ip_repo/bcd_ip_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/gabriel/Desktop/Xilinx/Vivado/2021.2/data/ip'.
Command: link_design -top Seven_segment_LED_Display_Controller -part xc7z010clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z010clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2685.566 ; gain = 0.000 ; free physical = 11962 ; free virtual = 83508
INFO: [Netlist 29-17] Analyzing 32 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/gabriel/Desktop/Vitis_Vivado_workspace/final_project/hardware/BCD_project/BCD_project.srcs/constrs_1/new/Seven_segment_LED_Display_Controller.xdc]
WARNING: [Vivado 12-584] No ports matched 'Anode_Activate[1]'. [/home/gabriel/Desktop/Vitis_Vivado_workspace/final_project/hardware/BCD_project/BCD_project.srcs/constrs_1/new/Seven_segment_LED_Display_Controller.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/gabriel/Desktop/Vitis_Vivado_workspace/final_project/hardware/BCD_project/BCD_project.srcs/constrs_1/new/Seven_segment_LED_Display_Controller.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Anode_Activate[0]'. [/home/gabriel/Desktop/Vitis_Vivado_workspace/final_project/hardware/BCD_project/BCD_project.srcs/constrs_1/new/Seven_segment_LED_Display_Controller.xdc:9]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/gabriel/Desktop/Vitis_Vivado_workspace/final_project/hardware/BCD_project/BCD_project.srcs/constrs_1/new/Seven_segment_LED_Display_Controller.xdc:9]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/gabriel/Desktop/Vitis_Vivado_workspace/final_project/hardware/BCD_project/BCD_project.srcs/constrs_1/new/Seven_segment_LED_Display_Controller.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2741.527 ; gain = 0.000 ; free physical = 11864 ; free virtual = 83410
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

10 Infos, 2 Warnings, 2 Critical Warnings and 0 Errors encountered.
link_design completed successfully
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.74 ; elapsed = 00:00:00.50 . Memory (MB): peak = 2805.559 ; gain = 64.031 ; free physical = 11855 ; free virtual = 83402

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 2308bff2d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2818.434 ; gain = 12.875 ; free physical = 11488 ; free virtual = 83035

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 2308bff2d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3056.543 ; gain = 0.000 ; free physical = 11251 ; free virtual = 82798
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1e9297413

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3056.543 ; gain = 0.000 ; free physical = 11251 ; free virtual = 82798
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 192814ac1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3056.543 ; gain = 0.000 ; free physical = 11251 ; free virtual = 82798
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 192814ac1

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3056.543 ; gain = 0.000 ; free physical = 11251 ; free virtual = 82798
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 192814ac1

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3056.543 ; gain = 0.000 ; free physical = 11251 ; free virtual = 82798
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 192814ac1

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3056.543 ; gain = 0.000 ; free physical = 11251 ; free virtual = 82798
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3056.543 ; gain = 0.000 ; free physical = 11251 ; free virtual = 82798
Ending Logic Optimization Task | Checksum: 14c1625c0

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3056.543 ; gain = 0.000 ; free physical = 11251 ; free virtual = 82798

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 14c1625c0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3056.543 ; gain = 0.000 ; free physical = 11251 ; free virtual = 82797

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 14c1625c0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3056.543 ; gain = 0.000 ; free physical = 11251 ; free virtual = 82797

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3056.543 ; gain = 0.000 ; free physical = 11251 ; free virtual = 82797
Ending Netlist Obfuscation Task | Checksum: 14c1625c0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3056.543 ; gain = 0.000 ; free physical = 11251 ; free virtual = 82797
INFO: [Common 17-83] Releasing license: Implementation
27 Infos, 2 Warnings, 2 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3056.543 ; gain = 315.016 ; free physical = 11251 ; free virtual = 82797
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3096.562 ; gain = 0.000 ; free physical = 11248 ; free virtual = 82795
INFO: [Common 17-1381] The checkpoint '/home/gabriel/Desktop/Vitis_Vivado_workspace/final_project/hardware/BCD_project/BCD_project.runs/impl_1/Seven_segment_LED_Display_Controller_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Seven_segment_LED_Display_Controller_drc_opted.rpt -pb Seven_segment_LED_Display_Controller_drc_opted.pb -rpx Seven_segment_LED_Display_Controller_drc_opted.rpx
Command: report_drc -file Seven_segment_LED_Display_Controller_drc_opted.rpt -pb Seven_segment_LED_Display_Controller_drc_opted.pb -rpx Seven_segment_LED_Display_Controller_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/gabriel/Desktop/Vitis_Vivado_workspace/final_project/hardware/BCD_project/BCD_project.runs/impl_1/Seven_segment_LED_Display_Controller_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3232.066 ; gain = 0.000 ; free physical = 11178 ; free virtual = 82725
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: e1983780

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3232.066 ; gain = 0.000 ; free physical = 11178 ; free virtual = 82725
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3232.066 ; gain = 0.000 ; free physical = 11178 ; free virtual = 82725

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: c310e5e1

Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3232.066 ; gain = 0.000 ; free physical = 11210 ; free virtual = 82756

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: e6a97458

Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3232.066 ; gain = 0.000 ; free physical = 11210 ; free virtual = 82756

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: e6a97458

Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3232.066 ; gain = 0.000 ; free physical = 11210 ; free virtual = 82756
Phase 1 Placer Initialization | Checksum: e6a97458

Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3232.066 ; gain = 0.000 ; free physical = 11210 ; free virtual = 82756

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: e6a97458

Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3232.066 ; gain = 0.000 ; free physical = 11210 ; free virtual = 82756

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: e6a97458

Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3232.066 ; gain = 0.000 ; free physical = 11210 ; free virtual = 82756

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: e6a97458

Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3232.066 ; gain = 0.000 ; free physical = 11210 ; free virtual = 82756

Phase 2.4 Global Placement Core
WARNING: [Place 46-29] place_design is not in timing mode. Skip physical synthesis in placer
Phase 2.4 Global Placement Core | Checksum: 10fd9b07e

Time (s): cpu = 00:00:05 ; elapsed = 00:00:00.64 . Memory (MB): peak = 3232.066 ; gain = 0.000 ; free physical = 11196 ; free virtual = 82742
Phase 2 Global Placement | Checksum: 10fd9b07e

Time (s): cpu = 00:00:05 ; elapsed = 00:00:00.64 . Memory (MB): peak = 3232.066 ; gain = 0.000 ; free physical = 11196 ; free virtual = 82742

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 10fd9b07e

Time (s): cpu = 00:00:05 ; elapsed = 00:00:00.64 . Memory (MB): peak = 3232.066 ; gain = 0.000 ; free physical = 11196 ; free virtual = 82742

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 16dab8f64

Time (s): cpu = 00:00:05 ; elapsed = 00:00:00.65 . Memory (MB): peak = 3232.066 ; gain = 0.000 ; free physical = 11197 ; free virtual = 82744

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 16b8258a1

Time (s): cpu = 00:00:05 ; elapsed = 00:00:00.66 . Memory (MB): peak = 3232.066 ; gain = 0.000 ; free physical = 11198 ; free virtual = 82745

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 16b8258a1

Time (s): cpu = 00:00:05 ; elapsed = 00:00:00.66 . Memory (MB): peak = 3232.066 ; gain = 0.000 ; free physical = 11198 ; free virtual = 82745

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1c5879140

Time (s): cpu = 00:00:05 ; elapsed = 00:00:00.70 . Memory (MB): peak = 3232.066 ; gain = 0.000 ; free physical = 11198 ; free virtual = 82744

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1c5879140

Time (s): cpu = 00:00:05 ; elapsed = 00:00:00.71 . Memory (MB): peak = 3232.066 ; gain = 0.000 ; free physical = 11198 ; free virtual = 82744

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1c5879140

Time (s): cpu = 00:00:05 ; elapsed = 00:00:00.71 . Memory (MB): peak = 3232.066 ; gain = 0.000 ; free physical = 11198 ; free virtual = 82745
Phase 3 Detail Placement | Checksum: 1c5879140

Time (s): cpu = 00:00:05 ; elapsed = 00:00:00.71 . Memory (MB): peak = 3232.066 ; gain = 0.000 ; free physical = 11198 ; free virtual = 82745

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 1c5879140

Time (s): cpu = 00:00:05 ; elapsed = 00:00:00.72 . Memory (MB): peak = 3232.066 ; gain = 0.000 ; free physical = 11198 ; free virtual = 82745

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1c5879140

Time (s): cpu = 00:00:05 ; elapsed = 00:00:00.73 . Memory (MB): peak = 3232.066 ; gain = 0.000 ; free physical = 11198 ; free virtual = 82745

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1c5879140

Time (s): cpu = 00:00:05 ; elapsed = 00:00:00.73 . Memory (MB): peak = 3232.066 ; gain = 0.000 ; free physical = 11198 ; free virtual = 82745
Phase 4.3 Placer Reporting | Checksum: 1c5879140

Time (s): cpu = 00:00:05 ; elapsed = 00:00:00.73 . Memory (MB): peak = 3232.066 ; gain = 0.000 ; free physical = 11198 ; free virtual = 82745

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3232.066 ; gain = 0.000 ; free physical = 11198 ; free virtual = 82745

Time (s): cpu = 00:00:05 ; elapsed = 00:00:00.73 . Memory (MB): peak = 3232.066 ; gain = 0.000 ; free physical = 11198 ; free virtual = 82745
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1c5879140

Time (s): cpu = 00:00:05 ; elapsed = 00:00:00.73 . Memory (MB): peak = 3232.066 ; gain = 0.000 ; free physical = 11198 ; free virtual = 82744
Ending Placer Task | Checksum: 15181ecad

Time (s): cpu = 00:00:05 ; elapsed = 00:00:00.73 . Memory (MB): peak = 3232.066 ; gain = 0.000 ; free physical = 11197 ; free virtual = 82744
INFO: [Common 17-83] Releasing license: Implementation
44 Infos, 3 Warnings, 2 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3232.066 ; gain = 0.000 ; free physical = 11198 ; free virtual = 82746
INFO: [Common 17-1381] The checkpoint '/home/gabriel/Desktop/Vitis_Vivado_workspace/final_project/hardware/BCD_project/BCD_project.runs/impl_1/Seven_segment_LED_Display_Controller_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file Seven_segment_LED_Display_Controller_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3232.066 ; gain = 0.000 ; free physical = 11188 ; free virtual = 82735
INFO: [runtcl-4] Executing : report_utilization -file Seven_segment_LED_Display_Controller_utilization_placed.rpt -pb Seven_segment_LED_Display_Controller_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file Seven_segment_LED_Display_Controller_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3232.066 ; gain = 0.000 ; free physical = 11200 ; free virtual = 82747
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Vivado_Tcl 4-235] No timing constraint found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
52 Infos, 3 Warnings, 2 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3232.066 ; gain = 0.000 ; free physical = 11165 ; free virtual = 82713
INFO: [Common 17-1381] The checkpoint '/home/gabriel/Desktop/Vitis_Vivado_workspace/final_project/hardware/BCD_project/BCD_project.runs/impl_1/Seven_segment_LED_Display_Controller_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: cafada03 ConstDB: 0 ShapeSum: 868712aa RouteDB: 0
Post Restoration Checksum: NetGraph: bb2df8e NumContArr: b2fab920 Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: bead98ae

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3232.066 ; gain = 0.000 ; free physical = 11105 ; free virtual = 82652

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: bead98ae

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3232.066 ; gain = 0.000 ; free physical = 11074 ; free virtual = 82621

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: bead98ae

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3232.066 ; gain = 0.000 ; free physical = 11074 ; free virtual = 82621
 Number of Nodes with overlaps = 0

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 171
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 171
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 11ae39a43

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3232.066 ; gain = 0.000 ; free physical = 11066 ; free virtual = 82613

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 11ae39a43

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3232.066 ; gain = 0.000 ; free physical = 11066 ; free virtual = 82613
Phase 3 Initial Routing | Checksum: 122f1eb8f

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3238.043 ; gain = 5.977 ; free physical = 11066 ; free virtual = 82613

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: 165b99c8a

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3238.043 ; gain = 5.977 ; free physical = 11066 ; free virtual = 82613
Phase 4 Rip-up And Reroute | Checksum: 165b99c8a

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3238.043 ; gain = 5.977 ; free physical = 11066 ; free virtual = 82613

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: 165b99c8a

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3238.043 ; gain = 5.977 ; free physical = 11066 ; free virtual = 82613

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: 165b99c8a

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3238.043 ; gain = 5.977 ; free physical = 11066 ; free virtual = 82613
Phase 6 Post Hold Fix | Checksum: 165b99c8a

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3238.043 ; gain = 5.977 ; free physical = 11066 ; free virtual = 82613

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0432151 %
  Global Horizontal Routing Utilization  = 0.0365349 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 11.7117%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 10.8108%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 22.0588%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 11.7647%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 165b99c8a

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3238.043 ; gain = 5.977 ; free physical = 11066 ; free virtual = 82613

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 165b99c8a

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3238.043 ; gain = 5.977 ; free physical = 11065 ; free virtual = 82612

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 16d4f213b

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3286.066 ; gain = 54.000 ; free physical = 11064 ; free virtual = 82611
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3286.066 ; gain = 54.000 ; free physical = 11097 ; free virtual = 82644

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
62 Infos, 3 Warnings, 2 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 3286.066 ; gain = 54.000 ; free physical = 11097 ; free virtual = 82644
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3286.066 ; gain = 0.000 ; free physical = 11096 ; free virtual = 82644
INFO: [Common 17-1381] The checkpoint '/home/gabriel/Desktop/Vitis_Vivado_workspace/final_project/hardware/BCD_project/BCD_project.runs/impl_1/Seven_segment_LED_Display_Controller_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Seven_segment_LED_Display_Controller_drc_routed.rpt -pb Seven_segment_LED_Display_Controller_drc_routed.pb -rpx Seven_segment_LED_Display_Controller_drc_routed.rpx
Command: report_drc -file Seven_segment_LED_Display_Controller_drc_routed.rpt -pb Seven_segment_LED_Display_Controller_drc_routed.pb -rpx Seven_segment_LED_Display_Controller_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/gabriel/Desktop/Vitis_Vivado_workspace/final_project/hardware/BCD_project/BCD_project.runs/impl_1/Seven_segment_LED_Display_Controller_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file Seven_segment_LED_Display_Controller_methodology_drc_routed.rpt -pb Seven_segment_LED_Display_Controller_methodology_drc_routed.pb -rpx Seven_segment_LED_Display_Controller_methodology_drc_routed.rpx
Command: report_methodology -file Seven_segment_LED_Display_Controller_methodology_drc_routed.rpt -pb Seven_segment_LED_Display_Controller_methodology_drc_routed.pb -rpx Seven_segment_LED_Display_Controller_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/gabriel/Desktop/Vitis_Vivado_workspace/final_project/hardware/BCD_project/BCD_project.runs/impl_1/Seven_segment_LED_Display_Controller_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file Seven_segment_LED_Display_Controller_power_routed.rpt -pb Seven_segment_LED_Display_Controller_power_summary_routed.pb -rpx Seven_segment_LED_Display_Controller_power_routed.rpx
Command: report_power -file Seven_segment_LED_Display_Controller_power_routed.rpt -pb Seven_segment_LED_Display_Controller_power_summary_routed.pb -rpx Seven_segment_LED_Display_Controller_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
74 Infos, 4 Warnings, 2 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file Seven_segment_LED_Display_Controller_route_status.rpt -pb Seven_segment_LED_Display_Controller_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file Seven_segment_LED_Display_Controller_timing_summary_routed.rpt -pb Seven_segment_LED_Display_Controller_timing_summary_routed.pb -rpx Seven_segment_LED_Display_Controller_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [runtcl-4] Executing : report_incremental_reuse -file Seven_segment_LED_Display_Controller_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file Seven_segment_LED_Display_Controller_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file Seven_segment_LED_Display_Controller_bus_skew_routed.rpt -pb Seven_segment_LED_Display_Controller_bus_skew_routed.pb -rpx Seven_segment_LED_Display_Controller_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force Seven_segment_LED_Display_Controller.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC ZPS7-1] PS7 block required: The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./Seven_segment_LED_Display_Controller.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
11 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 3561.023 ; gain = 226.309 ; free physical = 11076 ; free virtual = 82626
INFO: [Common 17-206] Exiting Vivado at Fri May 13 23:56:22 2022...
