# This is a complex Makefile used for building a project with multiple files
# and dependencies.

# Define variables
CC = gcc
CFLAGS = -Wall -O2

# Define source files
SRCS = main.c helper.c utility.c

# Define object files
OBJS = $(SRCS:.c=.o)

# Define dependencies
DEPS = helper.h utility.h

# Specify target file name
TARGET = my_app

# Define rules
default: all

# Rule for building all objects
all: $(OBJS)
	$(CC) $(CFLAGS) $(OBJS) -o $(TARGET)

# Rule for building object files
%.o: %.c $(DEPS)
	$(CC) $(CFLAGS) -c $< -o $@

# Clean rule to remove all objects and target
clean:
	rm -f $(OBJS) $(TARGET)

# Create a rule for executing the target
run:
	./$(TARGET)

# Specify which rules are not associated with a file
.PHONY: all clean run