<stg><name>accelerate</name>


<trans_list>

<trans id="219" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="220" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="221" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="222" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="223" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="224" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="225" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="226" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge:78 %init_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %init

]]></Node>
<StgValue><ssdm name="init_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:80 %accelerate_int_int_int_bool_int_int_bool_storage_load = load i32 %accelerate_int_int_int_bool_int_int_bool_storage

]]></Node>
<StgValue><ssdm name="accelerate_int_int_int_bool_int_int_bool_storage_load"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:81 %accelerate_int_int_int_bool_int_int_bool_storage_1_load = load i32 %accelerate_int_int_int_bool_int_int_bool_storage_1

]]></Node>
<StgValue><ssdm name="accelerate_int_int_int_bool_int_int_bool_storage_1_load"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:82 %accelerate_int_int_int_bool_int_int_bool_storage_2_load = load i32 %accelerate_int_int_int_bool_int_int_bool_storage_2

]]></Node>
<StgValue><ssdm name="accelerate_int_int_int_bool_int_int_bool_storage_2_load"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:83 %accelerate_int_int_int_bool_int_int_bool_storage_3_load = load i32 %accelerate_int_int_int_bool_int_int_bool_storage_3

]]></Node>
<StgValue><ssdm name="accelerate_int_int_int_bool_int_int_bool_storage_3_load"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:84 %accelerate_int_int_int_bool_int_int_bool_storage_4_load = load i32 %accelerate_int_int_int_bool_int_int_bool_storage_4

]]></Node>
<StgValue><ssdm name="accelerate_int_int_int_bool_int_int_bool_storage_4_load"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:85 %accelerate_int_int_int_bool_int_int_bool_storage_5_load = load i32 %accelerate_int_int_int_bool_int_int_bool_storage_5

]]></Node>
<StgValue><ssdm name="accelerate_int_int_int_bool_int_int_bool_storage_5_load"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:86 %accelerate_int_int_int_bool_int_int_bool_storage_6_load = load i32 %accelerate_int_int_int_bool_int_int_bool_storage_6

]]></Node>
<StgValue><ssdm name="accelerate_int_int_int_bool_int_int_bool_storage_6_load"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:87 %accelerate_int_int_int_bool_int_int_bool_storage_7_load = load i32 %accelerate_int_int_int_bool_int_int_bool_storage_7

]]></Node>
<StgValue><ssdm name="accelerate_int_int_int_bool_int_int_bool_storage_7_load"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:88 %accelerate_int_int_int_bool_int_int_bool_storage_8_load = load i32 %accelerate_int_int_int_bool_int_int_bool_storage_8

]]></Node>
<StgValue><ssdm name="accelerate_int_int_int_bool_int_int_bool_storage_8_load"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:89 %accelerate_int_int_int_bool_int_int_bool_storage_9_load = load i32 %accelerate_int_int_int_bool_int_int_bool_storage_9

]]></Node>
<StgValue><ssdm name="accelerate_int_int_int_bool_int_int_bool_storage_9_load"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:90 %p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_10_load = load i32 %p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_10

]]></Node>
<StgValue><ssdm name="p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_10_load"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:91 %accelerate_int_int_int_bool_int_int_bool_storage = load i32 %p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_11

]]></Node>
<StgValue><ssdm name="accelerate_int_int_int_bool_int_int_bool_storage"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:92 %accelerate_int_int_int_bool_int_int_bool_storage_6 = load i32 %p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_12

]]></Node>
<StgValue><ssdm name="accelerate_int_int_int_bool_int_int_bool_storage_6"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:93 %accelerate_int_int_int_bool_int_int_bool_storage_7 = load i32 %p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_13

]]></Node>
<StgValue><ssdm name="accelerate_int_int_int_bool_int_int_bool_storage_7"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:94 %accelerate_int_int_int_bool_int_int_bool_storage_8 = load i32 %p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_14

]]></Node>
<StgValue><ssdm name="accelerate_int_int_int_bool_int_int_bool_storage_8"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:95 %accelerate_int_int_int_bool_int_int_bool_storage_9 = load i32 %p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_15

]]></Node>
<StgValue><ssdm name="accelerate_int_int_int_bool_int_int_bool_storage_9"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:96 %p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_16_load = load i32 %p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_16

]]></Node>
<StgValue><ssdm name="p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_16_load"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:97 %p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_17_load = load i32 %p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_17

]]></Node>
<StgValue><ssdm name="p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_17_load"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:98 %p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_18_load = load i32 %p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_18

]]></Node>
<StgValue><ssdm name="p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_18_load"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:99 %p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_19_load = load i32 %p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_19

]]></Node>
<StgValue><ssdm name="p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_19_load"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:100 %p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_20_load = load i32 %p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_20

]]></Node>
<StgValue><ssdm name="p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_20_load"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:101 %accelerate_int_int_int_bool_int_int_bool_storage_10 = load i32 %p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_21

]]></Node>
<StgValue><ssdm name="accelerate_int_int_int_bool_int_int_bool_storage_10"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:102 %accelerate_int_int_int_bool_int_int_bool_storage_11 = load i32 %p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_22

]]></Node>
<StgValue><ssdm name="accelerate_int_int_int_bool_int_int_bool_storage_11"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge:103 %br_ln57 = br i1 %init_read, void %_ifconv, void

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:0 %mult_enables_0_read = read i1 @_ssdm_op_Read.ap_auto.i1P0A, i1 %mult_enables_0

]]></Node>
<StgValue><ssdm name="mult_enables_0_read"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:2 %subrow_col_indices_0_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %subrow_col_indices_0

]]></Node>
<StgValue><ssdm name="subrow_col_indices_0_read"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32">
<![CDATA[
_ifconv:3 %tmp = mux i32 @_ssdm_op_Mux.ap_auto.23i32.i32, i32 %accelerate_int_int_int_bool_int_int_bool_storage_load, i32 %accelerate_int_int_int_bool_int_int_bool_storage_1_load, i32 %accelerate_int_int_int_bool_int_int_bool_storage_2_load, i32 %accelerate_int_int_int_bool_int_int_bool_storage_3_load, i32 %accelerate_int_int_int_bool_int_int_bool_storage_4_load, i32 %accelerate_int_int_int_bool_int_int_bool_storage_5_load, i32 %accelerate_int_int_int_bool_int_int_bool_storage_6_load, i32 %accelerate_int_int_int_bool_int_int_bool_storage_7_load, i32 %accelerate_int_int_int_bool_int_int_bool_storage_8_load, i32 %accelerate_int_int_int_bool_int_int_bool_storage_9_load, i32 %p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_10_load, i32 %accelerate_int_int_int_bool_int_int_bool_storage, i32 %accelerate_int_int_int_bool_int_int_bool_storage_6, i32 %accelerate_int_int_int_bool_int_int_bool_storage_7, i32 %accelerate_int_int_int_bool_int_int_bool_storage_8, i32 %accelerate_int_int_int_bool_int_int_bool_storage_9, i32 %p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_16_load, i32 %p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_17_load, i32 %p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_18_load, i32 %p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_19_load, i32 %p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_20_load, i32 %accelerate_int_int_int_bool_int_int_bool_storage_10, i32 %accelerate_int_int_int_bool_int_int_bool_storage_11, i32 %subrow_col_indices_0_read

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:8 %subrow_col_indices_1_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %subrow_col_indices_1

]]></Node>
<StgValue><ssdm name="subrow_col_indices_1_read"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32">
<![CDATA[
_ifconv:9 %tmp_1 = mux i32 @_ssdm_op_Mux.ap_auto.23i32.i32, i32 %accelerate_int_int_int_bool_int_int_bool_storage_load, i32 %accelerate_int_int_int_bool_int_int_bool_storage_1_load, i32 %accelerate_int_int_int_bool_int_int_bool_storage_2_load, i32 %accelerate_int_int_int_bool_int_int_bool_storage_3_load, i32 %accelerate_int_int_int_bool_int_int_bool_storage_4_load, i32 %accelerate_int_int_int_bool_int_int_bool_storage_5_load, i32 %accelerate_int_int_int_bool_int_int_bool_storage_6_load, i32 %accelerate_int_int_int_bool_int_int_bool_storage_7_load, i32 %accelerate_int_int_int_bool_int_int_bool_storage_8_load, i32 %accelerate_int_int_int_bool_int_int_bool_storage_9_load, i32 %p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_10_load, i32 %accelerate_int_int_int_bool_int_int_bool_storage, i32 %accelerate_int_int_int_bool_int_int_bool_storage_6, i32 %accelerate_int_int_int_bool_int_int_bool_storage_7, i32 %accelerate_int_int_int_bool_int_int_bool_storage_8, i32 %accelerate_int_int_int_bool_int_int_bool_storage_9, i32 %p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_16_load, i32 %p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_17_load, i32 %p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_18_load, i32 %p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_19_load, i32 %p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_20_load, i32 %accelerate_int_int_int_bool_int_int_bool_storage_10, i32 %accelerate_int_int_int_bool_int_int_bool_storage_11, i32 %subrow_col_indices_1_read

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:12 %mult_enables_2_read = read i1 @_ssdm_op_Read.ap_auto.i1P0A, i1 %mult_enables_2

]]></Node>
<StgValue><ssdm name="mult_enables_2_read"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:14 %subrow_col_indices_2_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %subrow_col_indices_2

]]></Node>
<StgValue><ssdm name="subrow_col_indices_2_read"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32">
<![CDATA[
_ifconv:15 %tmp_2 = mux i32 @_ssdm_op_Mux.ap_auto.23i32.i32, i32 %accelerate_int_int_int_bool_int_int_bool_storage_load, i32 %accelerate_int_int_int_bool_int_int_bool_storage_1_load, i32 %accelerate_int_int_int_bool_int_int_bool_storage_2_load, i32 %accelerate_int_int_int_bool_int_int_bool_storage_3_load, i32 %accelerate_int_int_int_bool_int_int_bool_storage_4_load, i32 %accelerate_int_int_int_bool_int_int_bool_storage_5_load, i32 %accelerate_int_int_int_bool_int_int_bool_storage_6_load, i32 %accelerate_int_int_int_bool_int_int_bool_storage_7_load, i32 %accelerate_int_int_int_bool_int_int_bool_storage_8_load, i32 %accelerate_int_int_int_bool_int_int_bool_storage_9_load, i32 %p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_10_load, i32 %accelerate_int_int_int_bool_int_int_bool_storage, i32 %accelerate_int_int_int_bool_int_int_bool_storage_6, i32 %accelerate_int_int_int_bool_int_int_bool_storage_7, i32 %accelerate_int_int_int_bool_int_int_bool_storage_8, i32 %accelerate_int_int_int_bool_int_int_bool_storage_9, i32 %p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_16_load, i32 %p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_17_load, i32 %p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_18_load, i32 %p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_19_load, i32 %p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_20_load, i32 %accelerate_int_int_int_bool_int_int_bool_storage_10, i32 %accelerate_int_int_int_bool_int_int_bool_storage_11, i32 %subrow_col_indices_2_read

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:20 %subrow_col_indices_3_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %subrow_col_indices_3

]]></Node>
<StgValue><ssdm name="subrow_col_indices_3_read"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32">
<![CDATA[
_ifconv:21 %tmp_3 = mux i32 @_ssdm_op_Mux.ap_auto.23i32.i32, i32 %accelerate_int_int_int_bool_int_int_bool_storage_load, i32 %accelerate_int_int_int_bool_int_int_bool_storage_1_load, i32 %accelerate_int_int_int_bool_int_int_bool_storage_2_load, i32 %accelerate_int_int_int_bool_int_int_bool_storage_3_load, i32 %accelerate_int_int_int_bool_int_int_bool_storage_4_load, i32 %accelerate_int_int_int_bool_int_int_bool_storage_5_load, i32 %accelerate_int_int_int_bool_int_int_bool_storage_6_load, i32 %accelerate_int_int_int_bool_int_int_bool_storage_7_load, i32 %accelerate_int_int_int_bool_int_int_bool_storage_8_load, i32 %accelerate_int_int_int_bool_int_int_bool_storage_9_load, i32 %p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_10_load, i32 %accelerate_int_int_int_bool_int_int_bool_storage, i32 %accelerate_int_int_int_bool_int_int_bool_storage_6, i32 %accelerate_int_int_int_bool_int_int_bool_storage_7, i32 %accelerate_int_int_int_bool_int_int_bool_storage_8, i32 %accelerate_int_int_int_bool_int_int_bool_storage_9, i32 %p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_16_load, i32 %p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_17_load, i32 %p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_18_load, i32 %p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_19_load, i32 %p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_20_load, i32 %accelerate_int_int_int_bool_int_int_bool_storage_10, i32 %accelerate_int_int_int_bool_int_int_bool_storage_11, i32 %subrow_col_indices_3_read

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
._crit_edge:0 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge:1 %spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
._crit_edge:2 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %out_r

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %out_r, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
._crit_edge:4 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %subrow_vals_0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %subrow_vals_0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
._crit_edge:6 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %subrow_vals_1

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %subrow_vals_1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
._crit_edge:8 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %subrow_vals_2

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %subrow_vals_2, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
._crit_edge:10 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %subrow_vals_3

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:11 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %subrow_vals_3, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
._crit_edge:12 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %subrow_col_indices_0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:13 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %subrow_col_indices_0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
._crit_edge:14 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %subrow_col_indices_1

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:15 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %subrow_col_indices_1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
._crit_edge:16 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %subrow_col_indices_2

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:17 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %subrow_col_indices_2, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
._crit_edge:18 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %subrow_col_indices_3

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:19 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %subrow_col_indices_3, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
._crit_edge:20 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %mult_enables_0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:21 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %mult_enables_0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
._crit_edge:22 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %mult_enables_1

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:23 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %mult_enables_1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
._crit_edge:24 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %mult_enables_2

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:25 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %mult_enables_2, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
._crit_edge:26 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %mult_enables_3

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:27 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %mult_enables_3, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
._crit_edge:28 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %label_r

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:29 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %label_r, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
._crit_edge:30 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %init_vector_0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:31 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %init_vector_0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
._crit_edge:32 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %init_vector_1

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:33 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %init_vector_1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
._crit_edge:34 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %init_vector_2

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:35 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %init_vector_2, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
._crit_edge:36 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %init_vector_3

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:37 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %init_vector_3, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
._crit_edge:38 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %init_vector_4

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:39 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %init_vector_4, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
._crit_edge:40 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %init_vector_5

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:41 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %init_vector_5, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
._crit_edge:42 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %init_vector_6

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:43 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %init_vector_6, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
._crit_edge:44 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %init_vector_7

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:45 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %init_vector_7, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
._crit_edge:46 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %init_vector_8

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:47 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %init_vector_8, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
._crit_edge:48 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %init_vector_9

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:49 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %init_vector_9, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
._crit_edge:50 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %init_vector_10

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:51 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %init_vector_10, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
._crit_edge:52 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %init_vector_11

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:53 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %init_vector_11, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
._crit_edge:54 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %init_vector_12

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:55 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %init_vector_12, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
._crit_edge:56 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %init_vector_13

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:57 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %init_vector_13, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
._crit_edge:58 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %init_vector_14

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:59 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %init_vector_14, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
._crit_edge:60 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %init_vector_15

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:61 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %init_vector_15, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
._crit_edge:62 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %init_vector_16

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:63 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %init_vector_16, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
._crit_edge:64 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %init_vector_17

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:65 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %init_vector_17, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
._crit_edge:66 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %init_vector_18

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:67 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %init_vector_18, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
._crit_edge:68 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %init_vector_19

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:69 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %init_vector_19, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
._crit_edge:70 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %init_vector_20

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:71 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %init_vector_20, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
._crit_edge:72 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %init_vector_21

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:73 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %init_vector_21, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
._crit_edge:74 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %init_vector_22

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:75 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %init_vector_22, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
._crit_edge:76 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %init

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:77 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %init, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:79 %label_r_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %label_r

]]></Node>
<StgValue><ssdm name="label_r_read"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:1 %subrow_vals_0_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %subrow_vals_0

]]></Node>
<StgValue><ssdm name="subrow_vals_0_read"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="0"/>
<literal name="mult_enables_0_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:4 %mul_ln27 = mul i32 %subrow_vals_0_read, i32 %tmp

]]></Node>
<StgValue><ssdm name="mul_ln27"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:6 %mult_enables_1_read = read i1 @_ssdm_op_Read.ap_auto.i1P0A, i1 %mult_enables_1

]]></Node>
<StgValue><ssdm name="mult_enables_1_read"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:7 %subrow_vals_1_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %subrow_vals_1

]]></Node>
<StgValue><ssdm name="subrow_vals_1_read"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:13 %subrow_vals_2_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %subrow_vals_2

]]></Node>
<StgValue><ssdm name="subrow_vals_2_read"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="0"/>
<literal name="mult_enables_2_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:16 %mul_ln27_2 = mul i32 %subrow_vals_2_read, i32 %tmp_2

]]></Node>
<StgValue><ssdm name="mul_ln27_2"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:18 %mult_enables_3_read = read i1 @_ssdm_op_Read.ap_auto.i1P0A, i1 %mult_enables_3

]]></Node>
<StgValue><ssdm name="mult_enables_3_read"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:19 %subrow_vals_3_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %subrow_vals_3

]]></Node>
<StgValue><ssdm name="subrow_vals_3_read"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %init_vector_0_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %init_vector_0

]]></Node>
<StgValue><ssdm name="init_vector_0_read"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
:1 %store_ln12 = store i32 %init_vector_0_read, i32 %accelerate_int_int_int_bool_int_int_bool_storage

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2 %init_vector_1_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %init_vector_1

]]></Node>
<StgValue><ssdm name="init_vector_1_read"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
:3 %store_ln12 = store i32 %init_vector_1_read, i32 %accelerate_int_int_int_bool_int_int_bool_storage_1

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4 %init_vector_2_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %init_vector_2

]]></Node>
<StgValue><ssdm name="init_vector_2_read"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
:5 %store_ln12 = store i32 %init_vector_2_read, i32 %accelerate_int_int_int_bool_int_int_bool_storage_2

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="138" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6 %init_vector_3_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %init_vector_3

]]></Node>
<StgValue><ssdm name="init_vector_3_read"/></StgValue>
</operation>

<operation id="139" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
:7 %store_ln12 = store i32 %init_vector_3_read, i32 %accelerate_int_int_int_bool_int_int_bool_storage_3

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="140" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8 %init_vector_4_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %init_vector_4

]]></Node>
<StgValue><ssdm name="init_vector_4_read"/></StgValue>
</operation>

<operation id="141" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
:9 %store_ln12 = store i32 %init_vector_4_read, i32 %accelerate_int_int_int_bool_int_int_bool_storage_4

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="142" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10 %init_vector_5_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %init_vector_5

]]></Node>
<StgValue><ssdm name="init_vector_5_read"/></StgValue>
</operation>

<operation id="143" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
:11 %store_ln12 = store i32 %init_vector_5_read, i32 %accelerate_int_int_int_bool_int_int_bool_storage_5

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="144" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12 %init_vector_6_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %init_vector_6

]]></Node>
<StgValue><ssdm name="init_vector_6_read"/></StgValue>
</operation>

<operation id="145" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
:13 %store_ln12 = store i32 %init_vector_6_read, i32 %accelerate_int_int_int_bool_int_int_bool_storage_6

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="146" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14 %init_vector_7_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %init_vector_7

]]></Node>
<StgValue><ssdm name="init_vector_7_read"/></StgValue>
</operation>

<operation id="147" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
:15 %store_ln12 = store i32 %init_vector_7_read, i32 %accelerate_int_int_int_bool_int_int_bool_storage_7

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="148" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16 %init_vector_8_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %init_vector_8

]]></Node>
<StgValue><ssdm name="init_vector_8_read"/></StgValue>
</operation>

<operation id="149" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
:17 %store_ln12 = store i32 %init_vector_8_read, i32 %accelerate_int_int_int_bool_int_int_bool_storage_8

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="150" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18 %init_vector_9_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %init_vector_9

]]></Node>
<StgValue><ssdm name="init_vector_9_read"/></StgValue>
</operation>

<operation id="151" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
:19 %store_ln12 = store i32 %init_vector_9_read, i32 %accelerate_int_int_int_bool_int_int_bool_storage_9

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="152" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20 %init_vector_10_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %init_vector_10

]]></Node>
<StgValue><ssdm name="init_vector_10_read"/></StgValue>
</operation>

<operation id="153" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
:21 %store_ln12 = store i32 %init_vector_10_read, i32 %p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_10

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="154" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22 %init_vector_11_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %init_vector_11

]]></Node>
<StgValue><ssdm name="init_vector_11_read"/></StgValue>
</operation>

<operation id="155" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
:23 %store_ln12 = store i32 %init_vector_11_read, i32 %p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_11

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="156" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:24 %init_vector_12_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %init_vector_12

]]></Node>
<StgValue><ssdm name="init_vector_12_read"/></StgValue>
</operation>

<operation id="157" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
:25 %store_ln12 = store i32 %init_vector_12_read, i32 %p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_12

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="158" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26 %init_vector_13_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %init_vector_13

]]></Node>
<StgValue><ssdm name="init_vector_13_read"/></StgValue>
</operation>

<operation id="159" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
:27 %store_ln12 = store i32 %init_vector_13_read, i32 %p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_13

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="160" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:28 %init_vector_14_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %init_vector_14

]]></Node>
<StgValue><ssdm name="init_vector_14_read"/></StgValue>
</operation>

<operation id="161" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
:29 %store_ln12 = store i32 %init_vector_14_read, i32 %p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_14

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="162" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30 %init_vector_15_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %init_vector_15

]]></Node>
<StgValue><ssdm name="init_vector_15_read"/></StgValue>
</operation>

<operation id="163" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
:31 %store_ln12 = store i32 %init_vector_15_read, i32 %p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_15

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="164" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:32 %init_vector_16_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %init_vector_16

]]></Node>
<StgValue><ssdm name="init_vector_16_read"/></StgValue>
</operation>

<operation id="165" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
:33 %store_ln12 = store i32 %init_vector_16_read, i32 %p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_16

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="166" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:34 %init_vector_17_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %init_vector_17

]]></Node>
<StgValue><ssdm name="init_vector_17_read"/></StgValue>
</operation>

<operation id="167" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
:35 %store_ln12 = store i32 %init_vector_17_read, i32 %p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_17

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="168" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:36 %init_vector_18_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %init_vector_18

]]></Node>
<StgValue><ssdm name="init_vector_18_read"/></StgValue>
</operation>

<operation id="169" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
:37 %store_ln12 = store i32 %init_vector_18_read, i32 %p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_18

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="170" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:38 %init_vector_19_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %init_vector_19

]]></Node>
<StgValue><ssdm name="init_vector_19_read"/></StgValue>
</operation>

<operation id="171" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
:39 %store_ln12 = store i32 %init_vector_19_read, i32 %p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_19

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="172" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:40 %init_vector_20_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %init_vector_20

]]></Node>
<StgValue><ssdm name="init_vector_20_read"/></StgValue>
</operation>

<operation id="173" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
:41 %store_ln12 = store i32 %init_vector_20_read, i32 %p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_20

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="174" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:42 %init_vector_21_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %init_vector_21

]]></Node>
<StgValue><ssdm name="init_vector_21_read"/></StgValue>
</operation>

<operation id="175" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
:43 %store_ln12 = store i32 %init_vector_21_read, i32 %p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_21

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="176" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:44 %init_vector_22_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %init_vector_22

]]></Node>
<StgValue><ssdm name="init_vector_22_read"/></StgValue>
</operation>

<operation id="177" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
:45 %store_ln12 = store i32 %init_vector_22_read, i32 %p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_22

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="178" st_id="3" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="0"/>
<literal name="mult_enables_0_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:4 %mul_ln27 = mul i32 %subrow_vals_0_read, i32 %tmp

]]></Node>
<StgValue><ssdm name="mul_ln27"/></StgValue>
</operation>

<operation id="179" st_id="3" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="0"/>
<literal name="mult_enables_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:10 %mul_ln27_1 = mul i32 %subrow_vals_1_read, i32 %tmp_1

]]></Node>
<StgValue><ssdm name="mul_ln27_1"/></StgValue>
</operation>

<operation id="180" st_id="3" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="0"/>
<literal name="mult_enables_2_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:16 %mul_ln27_2 = mul i32 %subrow_vals_2_read, i32 %tmp_2

]]></Node>
<StgValue><ssdm name="mul_ln27_2"/></StgValue>
</operation>

<operation id="181" st_id="3" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="0"/>
<literal name="mult_enables_3_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:22 %mul_ln27_3 = mul i32 %subrow_vals_3_read, i32 %tmp_3

]]></Node>
<StgValue><ssdm name="mul_ln27_3"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="182" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:5 %select_ln26 = select i1 %mult_enables_0_read, i32 %mul_ln27, i32 0

]]></Node>
<StgValue><ssdm name="select_ln26"/></StgValue>
</operation>

<operation id="183" st_id="4" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="0"/>
<literal name="mult_enables_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:10 %mul_ln27_1 = mul i32 %subrow_vals_1_read, i32 %tmp_1

]]></Node>
<StgValue><ssdm name="mul_ln27_1"/></StgValue>
</operation>

<operation id="184" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:17 %select_ln26_2 = select i1 %mult_enables_2_read, i32 %mul_ln27_2, i32 0

]]></Node>
<StgValue><ssdm name="select_ln26_2"/></StgValue>
</operation>

<operation id="185" st_id="4" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="0"/>
<literal name="mult_enables_3_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:22 %mul_ln27_3 = mul i32 %subrow_vals_3_read, i32 %tmp_3

]]></Node>
<StgValue><ssdm name="mul_ln27_3"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="186" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:11 %select_ln26_1 = select i1 %mult_enables_1_read, i32 %mul_ln27_1, i32 0

]]></Node>
<StgValue><ssdm name="select_ln26_1"/></StgValue>
</operation>

<operation id="187" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:23 %select_ln26_3 = select i1 %mult_enables_3_read, i32 %mul_ln27_3, i32 0

]]></Node>
<StgValue><ssdm name="select_ln26_3"/></StgValue>
</operation>

<operation id="188" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:26 %add_ln41_1 = add i32 %select_ln26, i32 %select_ln26_3

]]></Node>
<StgValue><ssdm name="add_ln41_1"/></StgValue>
</operation>

<operation id="189" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:27 %add_ln41_2 = add i32 %add_ln41_1, i32 %select_ln26_2

]]></Node>
<StgValue><ssdm name="add_ln41_2"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="190" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:24 %sum_load = load i32 %sum

]]></Node>
<StgValue><ssdm name="sum_load"/></StgValue>
</operation>

<operation id="191" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:25 %add_ln41 = add i32 %sum_load, i32 %select_ln26_1

]]></Node>
<StgValue><ssdm name="add_ln41"/></StgValue>
</operation>

<operation id="192" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:28 %add_ln41_3 = add i32 %add_ln41_2, i32 %add_ln41

]]></Node>
<StgValue><ssdm name="add_ln41_3"/></StgValue>
</operation>

<operation id="193" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
_ifconv:29 %store_ln41 = store i32 %add_ln41_3, i32 %sum

]]></Node>
<StgValue><ssdm name="store_ln41"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="194" st_id="7" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="1" op_10_bw="32" op_11_bw="1" op_12_bw="32" op_13_bw="32" op_14_bw="1">
<![CDATA[
_ifconv:30 %call_ln72 = call void @reduce, i32 %out_r, i32 %add_ln41_3, i32 %label_r_read, i32 %reducer_circuit_adder_levels_num_items_0, i32 %reducer_circuit_adder_levels_buffer_value_0_0, i32 %reducer_circuit_adder_levels_buffer_label_0_0, i32 %reducer_circuit_adder_levels_num_items_1, i32 %reducer_circuit_adder_levels_buffer_value_1_0, i1 %reducer_circuit_adder_levels_valid_0, i32 %reducer_circuit_adder_levels_buffer_value_0_1, i1 %reducer_circuit_adder_levels_valid_1, i32 %reducer_circuit_adder_levels_buffer_value_1_1, i32 %reducer_circuit_adder_levels_buffer_label_1_0, i1 %reducer_circuit_adder_levels_curr_level_1

]]></Node>
<StgValue><ssdm name="call_ln72"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="195" st_id="8" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="1" op_10_bw="32" op_11_bw="1" op_12_bw="32" op_13_bw="32" op_14_bw="1">
<![CDATA[
_ifconv:30 %call_ln72 = call void @reduce, i32 %out_r, i32 %add_ln41_3, i32 %label_r_read, i32 %reducer_circuit_adder_levels_num_items_0, i32 %reducer_circuit_adder_levels_buffer_value_0_0, i32 %reducer_circuit_adder_levels_buffer_label_0_0, i32 %reducer_circuit_adder_levels_num_items_1, i32 %reducer_circuit_adder_levels_buffer_value_1_0, i1 %reducer_circuit_adder_levels_valid_0, i32 %reducer_circuit_adder_levels_buffer_value_0_1, i1 %reducer_circuit_adder_levels_valid_1, i32 %reducer_circuit_adder_levels_buffer_value_1_1, i32 %reducer_circuit_adder_levels_buffer_label_1_0, i1 %reducer_circuit_adder_levels_curr_level_1

]]></Node>
<StgValue><ssdm name="call_ln72"/></StgValue>
</operation>

<operation id="196" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:46 %store_ln41 = store i1 1, i1 %reducer_circuit_adder_levels_curr_level_1

]]></Node>
<StgValue><ssdm name="store_ln41"/></StgValue>
</operation>

<operation id="197" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="0" op_0_bw="0">
<![CDATA[
:47 %br_ln64 = br void

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="198" st_id="9" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="1" op_10_bw="32" op_11_bw="1" op_12_bw="32" op_13_bw="32" op_14_bw="1">
<![CDATA[
_ifconv:30 %call_ln72 = call void @reduce, i32 %out_r, i32 %add_ln41_3, i32 %label_r_read, i32 %reducer_circuit_adder_levels_num_items_0, i32 %reducer_circuit_adder_levels_buffer_value_0_0, i32 %reducer_circuit_adder_levels_buffer_label_0_0, i32 %reducer_circuit_adder_levels_num_items_1, i32 %reducer_circuit_adder_levels_buffer_value_1_0, i1 %reducer_circuit_adder_levels_valid_0, i32 %reducer_circuit_adder_levels_buffer_value_0_1, i1 %reducer_circuit_adder_levels_valid_1, i32 %reducer_circuit_adder_levels_buffer_value_1_1, i32 %reducer_circuit_adder_levels_buffer_label_1_0, i1 %reducer_circuit_adder_levels_curr_level_1

]]></Node>
<StgValue><ssdm name="call_ln72"/></StgValue>
</operation>

<operation id="199" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="0">
<![CDATA[
_ifconv:31 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="200" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="0">
<![CDATA[
:0 %ret_ln74 = ret

]]></Node>
<StgValue><ssdm name="ret_ln74"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
