{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 218 06/27/2010 SJ Full Version " "Info: Version 10.0 Build 218 06/27/2010 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 13 23:40:42 2015 " "Info: Processing started: Sun Sep 13 23:40:42 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ALU -c ALU --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ALU -c ALU --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_TAN_IS_DEPRECATED" "" "Warning: Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents." {  } {  } 0 0 "Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents." 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Info: Only one processor detected - disabling parallel compilation" {  } {  } 0 0 "Only one processor detected - disabling parallel compilation" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "a\[1\] q\[7\] 17.909 ns Longest " "Info: Longest tpd from source pin \"a\[1\]\" to destination pin \"q\[7\]\" is 17.909 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns a\[1\] 1 PIN PIN_96 3 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_96; Fanout = 3; PIN Node = 'a\[1\]'" {  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { a[1] } "NODE_NAME" } } { "alu.vhd" "" { Text "/home/il2206/Documents/workspace/VHDL/lab1/alu.vhd" 4 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.778 ns) + CELL(0.150 ns) 6.770 ns addSub:T1\|add_1:\\G0:1:U0\|cout~0 2 COMB LCCOMB_X5_Y4_N8 3 " "Info: 2: + IC(5.778 ns) + CELL(0.150 ns) = 6.770 ns; Loc. = LCCOMB_X5_Y4_N8; Fanout = 3; COMB Node = 'addSub:T1\|add_1:\\G0:1:U0\|cout~0'" {  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "5.928 ns" { a[1] addSub:T1|add_1:\G0:1:U0|cout~0 } "NODE_NAME" } } { "add_1.vhd" "" { Text "/home/il2206/Documents/workspace/VHDL/lab1/add_1.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.265 ns) + CELL(0.271 ns) 7.306 ns addSub:T1\|add_1:\\G0:3:U0\|cout~0 3 COMB LCCOMB_X5_Y4_N12 1 " "Info: 3: + IC(0.265 ns) + CELL(0.271 ns) = 7.306 ns; Loc. = LCCOMB_X5_Y4_N12; Fanout = 1; COMB Node = 'addSub:T1\|add_1:\\G0:3:U0\|cout~0'" {  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.536 ns" { addSub:T1|add_1:\G0:1:U0|cout~0 addSub:T1|add_1:\G0:3:U0|cout~0 } "NODE_NAME" } } { "add_1.vhd" "" { Text "/home/il2206/Documents/workspace/VHDL/lab1/add_1.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.446 ns) + CELL(0.271 ns) 8.023 ns addSub:T1\|add_1:\\G0:3:U0\|cout~1 4 COMB LCCOMB_X5_Y4_N14 4 " "Info: 4: + IC(0.446 ns) + CELL(0.271 ns) = 8.023 ns; Loc. = LCCOMB_X5_Y4_N14; Fanout = 4; COMB Node = 'addSub:T1\|add_1:\\G0:3:U0\|cout~1'" {  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.717 ns" { addSub:T1|add_1:\G0:3:U0|cout~0 addSub:T1|add_1:\G0:3:U0|cout~1 } "NODE_NAME" } } { "add_1.vhd" "" { Text "/home/il2206/Documents/workspace/VHDL/lab1/add_1.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.688 ns) + CELL(0.275 ns) 8.986 ns addSub:T1\|add_1:\\G0:4:U0\|cout~1 5 COMB LCCOMB_X8_Y4_N8 3 " "Info: 5: + IC(0.688 ns) + CELL(0.275 ns) = 8.986 ns; Loc. = LCCOMB_X8_Y4_N8; Fanout = 3; COMB Node = 'addSub:T1\|add_1:\\G0:4:U0\|cout~1'" {  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.963 ns" { addSub:T1|add_1:\G0:3:U0|cout~1 addSub:T1|add_1:\G0:4:U0|cout~1 } "NODE_NAME" } } { "add_1.vhd" "" { Text "/home/il2206/Documents/workspace/VHDL/lab1/add_1.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.970 ns) + CELL(0.438 ns) 10.394 ns addSub:T1\|add_1:\\G0:5:U0\|cout~0 6 COMB LCCOMB_X14_Y4_N18 1 " "Info: 6: + IC(0.970 ns) + CELL(0.438 ns) = 10.394 ns; Loc. = LCCOMB_X14_Y4_N18; Fanout = 1; COMB Node = 'addSub:T1\|add_1:\\G0:5:U0\|cout~0'" {  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.408 ns" { addSub:T1|add_1:\G0:4:U0|cout~1 addSub:T1|add_1:\G0:5:U0|cout~0 } "NODE_NAME" } } { "add_1.vhd" "" { Text "/home/il2206/Documents/workspace/VHDL/lab1/add_1.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.420 ns) 11.065 ns Mux0~0 7 COMB LCCOMB_X14_Y4_N4 1 " "Info: 7: + IC(0.251 ns) + CELL(0.420 ns) = 11.065 ns; Loc. = LCCOMB_X14_Y4_N4; Fanout = 1; COMB Node = 'Mux0~0'" {  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.671 ns" { addSub:T1|add_1:\G0:5:U0|cout~0 Mux0~0 } "NODE_NAME" } } { "alu.vhd" "" { Text "/home/il2206/Documents/workspace/VHDL/lab1/alu.vhd" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.494 ns) + CELL(0.438 ns) 11.997 ns Mux0~1 8 COMB LCCOMB_X14_Y4_N30 1 " "Info: 8: + IC(0.494 ns) + CELL(0.438 ns) = 11.997 ns; Loc. = LCCOMB_X14_Y4_N30; Fanout = 1; COMB Node = 'Mux0~1'" {  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.932 ns" { Mux0~0 Mux0~1 } "NODE_NAME" } } { "alu.vhd" "" { Text "/home/il2206/Documents/workspace/VHDL/lab1/alu.vhd" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.447 ns) + CELL(0.275 ns) 12.719 ns Mux0~2 9 COMB LCCOMB_X14_Y4_N8 1 " "Info: 9: + IC(0.447 ns) + CELL(0.275 ns) = 12.719 ns; Loc. = LCCOMB_X14_Y4_N8; Fanout = 1; COMB Node = 'Mux0~2'" {  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.722 ns" { Mux0~1 Mux0~2 } "NODE_NAME" } } { "alu.vhd" "" { Text "/home/il2206/Documents/workspace/VHDL/lab1/alu.vhd" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.275 ns) 13.245 ns Mux0~3 10 COMB LCCOMB_X14_Y4_N10 1 " "Info: 10: + IC(0.251 ns) + CELL(0.275 ns) = 13.245 ns; Loc. = LCCOMB_X14_Y4_N10; Fanout = 1; COMB Node = 'Mux0~3'" {  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.526 ns" { Mux0~2 Mux0~3 } "NODE_NAME" } } { "alu.vhd" "" { Text "/home/il2206/Documents/workspace/VHDL/lab1/alu.vhd" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.022 ns) + CELL(2.642 ns) 17.909 ns q\[7\] 11 PIN PIN_7 0 " "Info: 11: + IC(2.022 ns) + CELL(2.642 ns) = 17.909 ns; Loc. = PIN_7; Fanout = 0; PIN Node = 'q\[7\]'" {  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "4.664 ns" { Mux0~3 q[7] } "NODE_NAME" } } { "alu.vhd" "" { Text "/home/il2206/Documents/workspace/VHDL/lab1/alu.vhd" 7 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.297 ns ( 35.16 % ) " "Info: Total cell delay = 6.297 ns ( 35.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.612 ns ( 64.84 % ) " "Info: Total interconnect delay = 11.612 ns ( 64.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "17.909 ns" { a[1] addSub:T1|add_1:\G0:1:U0|cout~0 addSub:T1|add_1:\G0:3:U0|cout~0 addSub:T1|add_1:\G0:3:U0|cout~1 addSub:T1|add_1:\G0:4:U0|cout~1 addSub:T1|add_1:\G0:5:U0|cout~0 Mux0~0 Mux0~1 Mux0~2 Mux0~3 q[7] } "NODE_NAME" } } { "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "17.909 ns" { a[1] {} a[1]~combout {} addSub:T1|add_1:\G0:1:U0|cout~0 {} addSub:T1|add_1:\G0:3:U0|cout~0 {} addSub:T1|add_1:\G0:3:U0|cout~1 {} addSub:T1|add_1:\G0:4:U0|cout~1 {} addSub:T1|add_1:\G0:5:U0|cout~0 {} Mux0~0 {} Mux0~1 {} Mux0~2 {} Mux0~3 {} q[7] {} } { 0.000ns 0.000ns 5.778ns 0.265ns 0.446ns 0.688ns 0.970ns 0.251ns 0.494ns 0.447ns 0.251ns 2.022ns } { 0.000ns 0.842ns 0.150ns 0.271ns 0.271ns 0.275ns 0.438ns 0.420ns 0.438ns 0.275ns 0.275ns 2.642ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "189 " "Info: Peak virtual memory: 189 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 13 23:40:42 2015 " "Info: Processing ended: Sun Sep 13 23:40:42 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
