Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\Clown\Desktop\Folder\ECEN404FSM\ThresADC.qsys --block-symbol-file --output-directory=C:\Users\Clown\Desktop\Folder\ECEN404FSM\ThresADC --family="MAX 10" --part=10M04SAE144C8G
Progress: Loading ECEN404FSM/ThresADC.qsys
Progress: Reading input file
Progress: Adding altpll_0 [altpll 23.1]
Progress: Parameterizing module altpll_0
Progress: Adding clk_0 [clock_source 23.1]
Progress: Parameterizing module clk_0
Progress: Adding modular_adc_0 [altera_modular_adc 23.1]
Progress: Parameterizing module modular_adc_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: ThresADC.modular_adc_0.control_internal.response/st_splitter_internal.in: The sink has a empty signal of 1 bits, but the source does not. Avalon-ST Adapter will be inserted.
Info: ThresADC.modular_adc_0.st_splitter_internal.out0/sample_store_internal.response: The source has a empty signal of 1 bits, but the sink does not. Avalon-ST Adapter will be inserted.
Info: ThresADC.modular_adc_0.st_splitter_internal.out1/threshold_detect_internal.response: The source has a empty signal of 1 bits, but the sink does not. Avalon-ST Adapter will be inserted.
Warning: ThresADC.modular_adc_0: Interrupt sender modular_adc_0.sample_store_irq is not connected to an interrupt receiver
Warning: ThresADC.altpll_0: altpll_0.pll_slave must be connected to an Avalon-MM master
Warning: ThresADC.modular_adc_0: modular_adc_0.sequencer_csr must be connected to an Avalon-MM master
Warning: ThresADC.modular_adc_0: modular_adc_0.sample_store_csr must be connected to an Avalon-MM master
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\Clown\Desktop\Folder\ECEN404FSM\ThresADC.qsys --synthesis=VERILOG --output-directory=C:\Users\Clown\Desktop\Folder\ECEN404FSM\ThresADC\synthesis --family="MAX 10" --part=10M04SAE144C8G
Progress: Loading ECEN404FSM/ThresADC.qsys
Progress: Reading input file
Progress: Adding altpll_0 [altpll 23.1]
Progress: Parameterizing module altpll_0
Progress: Adding clk_0 [clock_source 23.1]
Progress: Parameterizing module clk_0
Progress: Adding modular_adc_0 [altera_modular_adc 23.1]
Progress: Parameterizing module modular_adc_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: ThresADC.modular_adc_0.control_internal.response/st_splitter_internal.in: The sink has a empty signal of 1 bits, but the source does not. Avalon-ST Adapter will be inserted.
Info: ThresADC.modular_adc_0.st_splitter_internal.out0/sample_store_internal.response: The source has a empty signal of 1 bits, but the sink does not. Avalon-ST Adapter will be inserted.
Info: ThresADC.modular_adc_0.st_splitter_internal.out1/threshold_detect_internal.response: The source has a empty signal of 1 bits, but the sink does not. Avalon-ST Adapter will be inserted.
Warning: ThresADC.modular_adc_0: Interrupt sender modular_adc_0.sample_store_irq is not connected to an interrupt receiver
Warning: ThresADC.altpll_0: altpll_0.pll_slave must be connected to an Avalon-MM master
Warning: ThresADC.modular_adc_0: modular_adc_0.sequencer_csr must be connected to an Avalon-MM master
Warning: ThresADC.modular_adc_0: modular_adc_0.sample_store_csr must be connected to an Avalon-MM master
Info: ThresADC: Generating ThresADC "ThresADC" for QUARTUS_SYNTH
Info: altpll_0: "ThresADC" instantiated altpll "altpll_0"
Info: avalon_st_adapter: Inserting data_format_adapter: data_format_adapter_0
Info: avalon_st_adapter: Inserting timing_adapter: timing_adapter_0
Info: avalon_st_adapter: Inserting timing_adapter: timing_adapter_1
Info: avalon_st_adapter_001: Inserting data_format_adapter: data_format_adapter_0
Info: avalon_st_adapter_001: Inserting timing_adapter: timing_adapter_0
Info: avalon_st_adapter_001: Inserting timing_adapter: timing_adapter_1
Info: avalon_st_adapter_002: Inserting data_format_adapter: data_format_adapter_0
Info: avalon_st_adapter_002: Inserting timing_adapter: timing_adapter_0
Info: avalon_st_adapter_002: Inserting timing_adapter: timing_adapter_1
Info: modular_adc_0: "ThresADC" instantiated altera_modular_adc "modular_adc_0"
Info: rst_controller: "ThresADC" instantiated altera_reset_controller "rst_controller"
Info: control_internal: "modular_adc_0" instantiated altera_modular_adc_control "control_internal"
Info: sequencer_internal: "modular_adc_0" instantiated altera_modular_adc_sequencer "sequencer_internal"
Info: sample_store_internal: "modular_adc_0" instantiated altera_modular_adc_sample_store "sample_store_internal"
Info: threshold_detect_internal: "modular_adc_0" instantiated altera_modular_adc_threshold_detect "threshold_detect_internal"
Info: st_splitter_internal: "modular_adc_0" instantiated altera_avalon_st_splitter "st_splitter_internal"
Info: avalon_st_adapter: "modular_adc_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_001: "modular_adc_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_001"
Info: data_format_adapter_0: "avalon_st_adapter" instantiated data_format_adapter "data_format_adapter_0"
Info: timing_adapter_0: "avalon_st_adapter" instantiated timing_adapter "timing_adapter_0"
Info: timing_adapter_1: "avalon_st_adapter" instantiated timing_adapter "timing_adapter_1"
Info: data_format_adapter_0: "avalon_st_adapter_001" instantiated data_format_adapter "data_format_adapter_0"
Info: timing_adapter_0: "avalon_st_adapter_001" instantiated timing_adapter "timing_adapter_0"
Info: timing_adapter_1: "avalon_st_adapter_001" instantiated timing_adapter "timing_adapter_1"
Info: ThresADC: Done "ThresADC" with 17 modules, 29 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
