Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Reading design: DISPLAY_INST.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "DISPLAY_INST.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "DISPLAY_INST"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : DISPLAY_INST
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:\workplace\verilog\E7-Get_and_Translate_Instruction\ipcore_dir\RAM_B.v" into library work
Parsing module <RAM_B>.
Analyzing Verilog file "D:\workplace\verilog\E7-Get_and_Translate_Instruction\Clk_100Hz.v" into library work
Parsing module <CLK_100Hz>.
Analyzing Verilog file "D:\workplace\verilog\E7-Get_and_Translate_Instruction\GET_INS.v" into library work
Parsing module <GET_INS>.
WARNING:HDLCompiler:370 - "D:\workplace\verilog\E7-Get_and_Translate_Instruction\GET_INS.v" Line 25: Empty port in module declaration
Analyzing Verilog file "D:\workplace\verilog\E7-Get_and_Translate_Instruction\DEBOUNCE.v" into library work
Parsing module <DEBOUNCE>.
Analyzing Verilog file "D:\workplace\verilog\E7-Get_and_Translate_Instruction\DISPLAY_INST.v" into library work
Parsing module <DISPLAY_INST>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <DISPLAY_INST>.

Elaborating module <DEBOUNCE>.

Elaborating module <CLK_100Hz>.
WARNING:HDLCompiler:1016 - "D:\workplace\verilog\E7-Get_and_Translate_Instruction\GET_INS.v" Line 46: Port dina is not connected to this instance

Elaborating module <GET_INS>.

Elaborating module <RAM_B>.
WARNING:HDLCompiler:1499 - "D:\workplace\verilog\E7-Get_and_Translate_Instruction\ipcore_dir\RAM_B.v" Line 39: Empty module <RAM_B> remains a black box.
WARNING:HDLCompiler:189 - "D:\workplace\verilog\E7-Get_and_Translate_Instruction\GET_INS.v" Line 48: Size mismatch in connection of port <wea>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:552 - "D:\workplace\verilog\E7-Get_and_Translate_Instruction\GET_INS.v" Line 46: Input port dina[31] is not connected on this instance

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <DISPLAY_INST>.
    Related source file is "D:\workplace\verilog\E7-Get_and_Translate_Instruction\DISPLAY_INST.v".
WARNING:Xst:2898 - Port 'p1', unconnected in block instance 'GI', is tied to GND.
    Found 8-bit 4-to-1 multiplexer for signal <LED> created at line 57.
    Summary:
	inferred   1 Multiplexer(s).
Unit <DISPLAY_INST> synthesized.

Synthesizing Unit <DEBOUNCE>.
    Related source file is "D:\workplace\verilog\E7-Get_and_Translate_Instruction\DEBOUNCE.v".
        S0 = 3'b000
        S1 = 3'b001
        S2 = 3'b010
        S3 = 3'b011
        S4 = 3'b100
        S5 = 3'b101
    Found 1-bit register for signal <Key_xo>.
    Found 3-bit register for signal <ST>.
    Found 3-bit 7-to-1 multiplexer for signal <ST[2]_GND_2_o_wide_mux_8_OUT> created at line 40.
    HDL ADVISOR - Describing an operational reset or an explicit power-up state for register <ST> would allow inference of a finite state machine and as consequence better performance and smaller area.
    Summary:
	inferred   4 D-type flip-flop(s).
	inferred   5 Multiplexer(s).
Unit <DEBOUNCE> synthesized.

Synthesizing Unit <CLK_100Hz>.
    Related source file is "D:\workplace\verilog\E7-Get_and_Translate_Instruction\Clk_100Hz.v".
        N = 500000
    Found 1-bit register for signal <Clk_xo>.
    Found 32-bit register for signal <Counter>.
    Found 32-bit adder for signal <Counter[31]_GND_3_o_add_2_OUT> created at line 36.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  33 D-type flip-flop(s).
Unit <CLK_100Hz> synthesized.

Synthesizing Unit <GET_INS>.
    Related source file is "D:\workplace\verilog\E7-Get_and_Translate_Instruction\GET_INS.v".
    Found 32-bit register for signal <PC>.
    Found 32-bit adder for signal <PC_New> created at line 34.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  32 D-type flip-flop(s).
Unit <GET_INS> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 32-bit adder                                          : 3
# Registers                                            : 9
 1-bit register                                        : 4
 3-bit register                                        : 2
 32-bit register                                       : 3
# Multiplexers                                         : 11
 1-bit 2-to-1 multiplexer                              : 8
 3-bit 7-to-1 multiplexer                              : 2
 8-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/RAM_B.ngc>.
Loading core <RAM_B> for timing and area information for instance <Inst_RAM>.

Synthesizing (advanced) Unit <CLK_100Hz>.
The following registers are absorbed into counter <Counter>: 1 register on signal <Counter>.
Unit <CLK_100Hz> synthesized (advanced).

Synthesizing (advanced) Unit <GET_INS>.
The following registers are absorbed into accumulator <PC>: 1 register on signal <PC>.
Unit <GET_INS> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 2
 32-bit up counter                                     : 2
# Accumulators                                         : 1
 32-bit up accumulator                                 : 1
# Registers                                            : 10
 Flip-Flops                                            : 10
# Multiplexers                                         : 11
 1-bit 2-to-1 multiplexer                              : 8
 3-bit 7-to-1 multiplexer                              : 2
 8-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2677 - Node <GI/PC_0> of sequential type is unconnected in block <DISPLAY_INST>.
WARNING:Xst:2677 - Node <GI/PC_1> of sequential type is unconnected in block <DISPLAY_INST>.
WARNING:Xst:2677 - Node <GI/PC_8> of sequential type is unconnected in block <DISPLAY_INST>.
WARNING:Xst:2677 - Node <GI/PC_9> of sequential type is unconnected in block <DISPLAY_INST>.
WARNING:Xst:2677 - Node <GI/PC_10> of sequential type is unconnected in block <DISPLAY_INST>.
WARNING:Xst:2677 - Node <GI/PC_11> of sequential type is unconnected in block <DISPLAY_INST>.
WARNING:Xst:2677 - Node <GI/PC_12> of sequential type is unconnected in block <DISPLAY_INST>.
WARNING:Xst:2677 - Node <GI/PC_13> of sequential type is unconnected in block <DISPLAY_INST>.
WARNING:Xst:2677 - Node <GI/PC_14> of sequential type is unconnected in block <DISPLAY_INST>.
WARNING:Xst:2677 - Node <GI/PC_15> of sequential type is unconnected in block <DISPLAY_INST>.
WARNING:Xst:2677 - Node <GI/PC_16> of sequential type is unconnected in block <DISPLAY_INST>.
WARNING:Xst:2677 - Node <GI/PC_17> of sequential type is unconnected in block <DISPLAY_INST>.
WARNING:Xst:2677 - Node <GI/PC_18> of sequential type is unconnected in block <DISPLAY_INST>.
WARNING:Xst:2677 - Node <GI/PC_19> of sequential type is unconnected in block <DISPLAY_INST>.
WARNING:Xst:2677 - Node <GI/PC_20> of sequential type is unconnected in block <DISPLAY_INST>.
WARNING:Xst:2677 - Node <GI/PC_21> of sequential type is unconnected in block <DISPLAY_INST>.
WARNING:Xst:2677 - Node <GI/PC_22> of sequential type is unconnected in block <DISPLAY_INST>.
WARNING:Xst:2677 - Node <GI/PC_23> of sequential type is unconnected in block <DISPLAY_INST>.
WARNING:Xst:2677 - Node <GI/PC_24> of sequential type is unconnected in block <DISPLAY_INST>.
WARNING:Xst:2677 - Node <GI/PC_25> of sequential type is unconnected in block <DISPLAY_INST>.
WARNING:Xst:2677 - Node <GI/PC_26> of sequential type is unconnected in block <DISPLAY_INST>.
WARNING:Xst:2677 - Node <GI/PC_27> of sequential type is unconnected in block <DISPLAY_INST>.
WARNING:Xst:2677 - Node <GI/PC_28> of sequential type is unconnected in block <DISPLAY_INST>.
WARNING:Xst:2677 - Node <GI/PC_29> of sequential type is unconnected in block <DISPLAY_INST>.
WARNING:Xst:2677 - Node <GI/PC_30> of sequential type is unconnected in block <DISPLAY_INST>.
WARNING:Xst:2677 - Node <GI/PC_31> of sequential type is unconnected in block <DISPLAY_INST>.

Optimizing unit <DISPLAY_INST> ...

Optimizing unit <DEBOUNCE> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block DISPLAY_INST, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 80
 Flip-Flops                                            : 80

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : DISPLAY_INST.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 308
#      GND                         : 2
#      INV                         : 3
#      LUT1                        : 66
#      LUT2                        : 62
#      LUT3                        : 2
#      LUT4                        : 8
#      LUT5                        : 4
#      LUT6                        : 22
#      MUXCY                       : 67
#      VCC                         : 2
#      XORCY                       : 70
# FlipFlops/Latches                : 80
#      FD                          : 74
#      FDC                         : 6
# RAMS                             : 1
#      RAMB8BWER                   : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 12
#      IBUF                        : 4
#      OBUF                        : 8

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              80  out of  18224     0%  
 Number of Slice LUTs:                  167  out of   9112     1%  
    Number used as Logic:               167  out of   9112     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    169
   Number with an unused Flip Flop:      89  out of    169    52%  
   Number with an unused LUT:             2  out of    169     1%  
   Number of fully used LUT-FF pairs:    78  out of    169    46%  
   Number of unique control sets:         4

IO Utilization: 
 Number of IOs:                          13
 Number of bonded IOBs:                  13  out of    232     5%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                1  out of     32     3%  
    Number using Block RAM only:          1
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CDB/Key_xo                         | NONE(GI/PC_2)          | 7     |
CDB/CK/Clk_xo                      | NONE(CDB/ST_2)         | 4     |
RDB/CK/Clk_xo                      | NONE(RDB/ST_2)         | 4     |
Clk_100M                           | BUFGP                  | 66    |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 4.121ns (Maximum Frequency: 242.639MHz)
   Minimum input arrival time before clock: 2.458ns
   Maximum output required time after clock: 6.013ns
   Maximum combinational path delay: 5.741ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CDB/Key_xo'
  Clock period: 1.833ns (frequency: 545.479MHz)
  Total number of paths / destination ports: 33 / 18
-------------------------------------------------------------------------
Delay:               1.833ns (Levels of Logic = 7)
  Source:            GI/PC_2 (FF)
  Destination:       GI/PC_7 (FF)
  Source Clock:      CDB/Key_xo rising
  Destination Clock: CDB/Key_xo rising

  Data Path: GI/PC_2 to GI/PC_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.447   0.650  GI/PC_2 (GI/PC_2)
     INV:I->O              1   0.206   0.000  GI/Maccum_PC_lut<2>_INV_0 (GI/Maccum_PC_lut<2>)
     MUXCY:S->O            1   0.172   0.000  GI/Maccum_PC_cy<2> (GI/Maccum_PC_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  GI/Maccum_PC_cy<3> (GI/Maccum_PC_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  GI/Maccum_PC_cy<4> (GI/Maccum_PC_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  GI/Maccum_PC_cy<5> (GI/Maccum_PC_cy<5>)
     MUXCY:CI->O           0   0.019   0.000  GI/Maccum_PC_cy<6> (GI/Maccum_PC_cy<6>)
     XORCY:CI->O           1   0.180   0.000  GI/Maccum_PC_xor<7> (Result<7>)
     FDC:D                     0.102          GI/PC_7
    ----------------------------------------
    Total                      1.833ns (1.183ns logic, 0.650ns route)
                                       (64.5% logic, 35.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'CDB/CK/Clk_xo'
  Clock period: 1.747ns (frequency: 572.328MHz)
  Total number of paths / destination ports: 10 / 3
-------------------------------------------------------------------------
Delay:               1.747ns (Levels of Logic = 1)
  Source:            CDB/ST_2 (FF)
  Destination:       CDB/Key_xo (FF)
  Source Clock:      CDB/CK/Clk_xo rising
  Destination Clock: CDB/CK/Clk_xo rising

  Data Path: CDB/ST_2 to CDB/Key_xo
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.447   0.995  CDB/ST_2 (CDB/ST_2)
     LUT5:I0->O            1   0.203   0.000  CDB/Key_xo_rstpot (CDB/Key_xo_rstpot)
     FD:D                      0.102          CDB/Key_xo
    ----------------------------------------
    Total                      1.747ns (0.752ns logic, 0.995ns route)
                                       (43.0% logic, 57.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'RDB/CK/Clk_xo'
  Clock period: 1.747ns (frequency: 572.328MHz)
  Total number of paths / destination ports: 10 / 3
-------------------------------------------------------------------------
Delay:               1.747ns (Levels of Logic = 1)
  Source:            RDB/ST_2 (FF)
  Destination:       RDB/Key_xo (FF)
  Source Clock:      RDB/CK/Clk_xo rising
  Destination Clock: RDB/CK/Clk_xo rising

  Data Path: RDB/ST_2 to RDB/Key_xo
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.447   0.995  RDB/ST_2 (RDB/ST_2)
     LUT5:I0->O            1   0.203   0.000  RDB/Key_xo_rstpot (RDB/Key_xo_rstpot)
     FD:D                      0.102          RDB/Key_xo
    ----------------------------------------
    Total                      1.747ns (0.752ns logic, 0.995ns route)
                                       (43.0% logic, 57.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clk_100M'
  Clock period: 4.121ns (frequency: 242.639MHz)
  Total number of paths / destination ports: 3170 / 66
-------------------------------------------------------------------------
Delay:               4.121ns (Levels of Logic = 3)
  Source:            CDB/CK/Counter_15 (FF)
  Destination:       CDB/CK/Counter_31 (FF)
  Source Clock:      Clk_100M rising
  Destination Clock: Clk_100M rising

  Data Path: CDB/CK/Counter_15 to CDB/CK/Counter_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.447   0.961  CDB/CK/Counter_15 (CDB/CK/Counter_15)
     LUT5:I0->O            3   0.203   0.995  CDB/CK/Counter[31]_GND_3_o_equal_2_o<31>2 (CDB/CK/Counter[31]_GND_3_o_equal_2_o<31>1)
     LUT6:I1->O           16   0.203   1.005  CDB/CK/Counter[31]_GND_3_o_equal_2_o<31>7 (CDB/CK/Counter[31]_GND_3_o_equal_2_o)
     LUT2:I1->O            1   0.205   0.000  CDB/CK/Counter_31_rstpot (CDB/CK/Counter_31_rstpot)
     FD:D                      0.102          CDB/CK/Counter_31
    ----------------------------------------
    Total                      4.121ns (1.160ns logic, 2.961ns route)
                                       (28.1% logic, 71.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CDB/CK/Clk_xo'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              2.458ns (Levels of Logic = 2)
  Source:            Clk (PAD)
  Destination:       CDB/ST_2 (FF)
  Destination Clock: CDB/CK/Clk_xo rising

  Data Path: Clk to CDB/ST_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.222   0.931  Clk_IBUF (Clk_IBUF)
     LUT4:I0->O            1   0.203   0.000  CDB/Mmux_ST[2]_GND_2_o_wide_mux_8_OUT31 (CDB/ST[2]_GND_2_o_wide_mux_8_OUT<2>)
     FD:D                      0.102          CDB/ST_2
    ----------------------------------------
    Total                      2.458ns (1.527ns logic, 0.931ns route)
                                       (62.1% logic, 37.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'RDB/CK/Clk_xo'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              2.458ns (Levels of Logic = 2)
  Source:            Rst (PAD)
  Destination:       RDB/ST_2 (FF)
  Destination Clock: RDB/CK/Clk_xo rising

  Data Path: Rst to RDB/ST_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.222   0.931  Rst_IBUF (Rst_IBUF)
     LUT4:I0->O            1   0.203   0.000  RDB/Mmux_ST[2]_GND_2_o_wide_mux_8_OUT31 (RDB/ST[2]_GND_2_o_wide_mux_8_OUT<2>)
     FD:D                      0.102          RDB/ST_2
    ----------------------------------------
    Total                      2.458ns (1.527ns logic, 0.931ns route)
                                       (62.1% logic, 37.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CDB/Key_xo'
  Total number of paths / destination ports: 32 / 8
-------------------------------------------------------------------------
Offset:              6.013ns (Levels of Logic = 3)
  Source:            GI/Inst_RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram (RAM)
  Destination:       LED<7> (PAD)
  Source Clock:      CDB/Key_xo rising

  Data Path: GI/Inst_RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram to LED<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB8BWER:CLKBRDCLK->DOBDO15    1   1.850   0.808  U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram (douta<31>)
     end scope: 'GI/Inst_RAM:douta<31>'
     LUT6:I3->O            1   0.205   0.579  Mmux_LED81 (LED_7_OBUF)
     OBUF:I->O                 2.571          LED_7_OBUF (LED<7>)
    ----------------------------------------
    Total                      6.013ns (4.626ns logic, 1.387ns route)
                                       (76.9% logic, 23.1% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 16 / 8
-------------------------------------------------------------------------
Delay:               5.741ns (Levels of Logic = 3)
  Source:            Sel<0> (PAD)
  Destination:       LED<7> (PAD)

  Data Path: Sel<0> to LED<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   1.222   1.167  Sel_0_IBUF (Sel_0_IBUF)
     LUT6:I0->O            1   0.203   0.579  Mmux_LED11 (LED_0_OBUF)
     OBUF:I->O                 2.571          LED_0_OBUF (LED<0>)
    ----------------------------------------
    Total                      5.741ns (3.996ns logic, 1.745ns route)
                                       (69.6% logic, 30.4% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CDB/CK/Clk_xo
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CDB/CK/Clk_xo  |    1.747|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock CDB/Key_xo
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CDB/Key_xo     |    1.833|         |         |         |
RDB/CK/Clk_xo  |    1.650|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Clk_100M
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk_100M       |    4.121|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock RDB/CK/Clk_xo
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
RDB/CK/Clk_xo  |    1.747|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 6.21 secs
 
--> 

Total memory usage is 4523160 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   32 (   0 filtered)
Number of infos    :    1 (   0 filtered)

