Analysis & Synthesis report for Single_Cycle
Tue May 28 00:23:53 2024
Quartus Prime Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. General Register Statistics
  9. Parameter Settings for User Entity Instance: Top-level Entity: |Single_Cycle
 10. Parameter Settings for User Entity Instance: PC_add4:pc_add4
 11. Parameter Settings for User Entity Instance: PC:program_counter
 12. Parameter Settings for User Entity Instance: IF:instruction_memory
 13. Parameter Settings for User Entity Instance: RegFile:regfile
 14. Parameter Settings for User Entity Instance: ALU:ALU
 15. Parameter Settings for User Entity Instance: ALU_Control:ALUcontrol
 16. Parameter Settings for User Entity Instance: Data_Memory:datameory
 17. Parameter Settings for User Entity Instance: Control_Unit:controlunit
 18. Port Connectivity Checks: "Control_Unit:controlunit"
 19. Port Connectivity Checks: "Data_Memory:datameory"
 20. Port Connectivity Checks: "ALU_Control:ALUcontrol"
 21. Port Connectivity Checks: "Mux1:mux1"
 22. Port Connectivity Checks: "ALU:ALU"
 23. Port Connectivity Checks: "RegFile:regfile"
 24. Port Connectivity Checks: "IF:instruction_memory"
 25. Post-Synthesis Netlist Statistics for Top Partition
 26. Elapsed Time Per Partition
 27. Analysis & Synthesis Messages
 28. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                        ;
+------------------------------------+------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue May 28 00:23:53 2024          ;
; Quartus Prime Version              ; 23.1std.0 Build 991 11/28/2023 SC Lite Edition ;
; Revision Name                      ; Single_Cycle                                   ;
; Top-level Entity Name              ; Single_Cycle                                   ;
; Family                             ; Cyclone IV GX                                  ;
; Total logic elements               ; 0                                              ;
;     Total combinational functions  ; 0                                              ;
;     Dedicated logic registers      ; 0                                              ;
; Total registers                    ; 0                                              ;
; Total pins                         ; 2                                              ;
; Total virtual pins                 ; 0                                              ;
; Total memory bits                  ; 0                                              ;
; Embedded Multiplier 9-bit elements ; 0                                              ;
; Total GXB Receiver Channel PCS     ; 0                                              ;
; Total GXB Receiver Channel PMA     ; 0                                              ;
; Total GXB Transmitter Channel PCS  ; 0                                              ;
; Total GXB Transmitter Channel PMA  ; 0                                              ;
; Total PLLs                         ; 0                                              ;
+------------------------------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CGX150DF27I7AF  ;                    ;
; Top-level entity name                                            ; Single_Cycle       ; Single_Cycle       ;
; Family name                                                      ; Cyclone IV GX      ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                          ;
+----------------------------------+-----------------+------------------------+-----------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type              ; File Name with Absolute Path            ; Library ;
+----------------------------------+-----------------+------------------------+-----------------------------------------+---------+
; PC_add4.v                        ; yes             ; User Verilog HDL File  ; D:/TKS/RISCV-SingleCycle/PC_add4.v      ;         ;
; PC.v                             ; yes             ; User Verilog HDL File  ; D:/TKS/RISCV-SingleCycle/PC.v           ;         ;
; IF.v                             ; yes             ; User Verilog HDL File  ; D:/TKS/RISCV-SingleCycle/IF.v           ;         ;
; RegFile.v                        ; yes             ; User Verilog HDL File  ; D:/TKS/RISCV-SingleCycle/RegFile.v      ;         ;
; Control_Unit.v                   ; yes             ; User Verilog HDL File  ; D:/TKS/RISCV-SingleCycle/Control_Unit.v ;         ;
; ALU.v                            ; yes             ; User Verilog HDL File  ; D:/TKS/RISCV-SingleCycle/ALU.v          ;         ;
; ALU_Cotrol.v                     ; yes             ; User Verilog HDL File  ; D:/TKS/RISCV-SingleCycle/ALU_Cotrol.v   ;         ;
; Data_Memory.v                    ; yes             ; User Verilog HDL File  ; D:/TKS/RISCV-SingleCycle/Data_Memory.v  ;         ;
; Mux1.v                           ; yes             ; User Verilog HDL File  ; D:/TKS/RISCV-SingleCycle/Mux1.v         ;         ;
; Mux2.v                           ; yes             ; User Verilog HDL File  ; D:/TKS/RISCV-SingleCycle/Mux2.v         ;         ;
; Single_Cycle.v                   ; yes             ; User Verilog HDL File  ; D:/TKS/RISCV-SingleCycle/Single_Cycle.v ;         ;
+----------------------------------+-----------------+------------------------+-----------------------------------------+---------+


+---------------------------------------------+
; Analysis & Synthesis Resource Usage Summary ;
+--------------------------+------------------+
; Resource                 ; Usage            ;
+--------------------------+------------------+
; I/O pins                 ; 2                ;
;                          ;                  ;
; DSP block 9-bit elements ; 0                ;
;                          ;                  ;
; Maximum fan-out node     ; clk              ;
; Maximum fan-out          ; 1                ;
; Total fan-out            ; 2                ;
; Average fan-out          ; 0.50             ;
+--------------------------+------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                   ;
+----------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+-----------+------+--------------+---------------------+--------------+--------------+
; Compilation Hierarchy Node ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; Full Hierarchy Name ; Entity Name  ; Library Name ;
+----------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+-----------+------+--------------+---------------------+--------------+--------------+
; |Single_Cycle              ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 2    ; 0            ; |Single_Cycle       ; Single_Cycle ; work         ;
+----------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+-----------+------+--------------+---------------------+--------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |Single_Cycle ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; PC_WIDTH       ; 32    ; Signed Integer                                      ;
; ALUOP_WIDTH    ; 2     ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PC_add4:pc_add4 ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; PC_WIDTH       ; 32    ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PC:program_counter ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; PC_WIDTH       ; 32    ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IF:instruction_memory ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; INS_WIDTH      ; 32    ; Signed Integer                            ;
; INS_DEPTH      ; 64    ; Signed Integer                            ;
; ADDR_DEPTH     ; 64    ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegFile:regfile ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                      ;
; ADD_REG        ; 5     ; Signed Integer                      ;
; REG_DEPTH      ; 32    ; Signed Integer                      ;
; REG_WIDTH      ; 32    ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:ALU ;
+------------------+-------+---------------------------+
; Parameter Name   ; Value ; Type                      ;
+------------------+-------+---------------------------+
; OP_WIDTH         ; 32    ; Signed Integer            ;
; ALUCONTROL_WIDTH ; 4     ; Signed Integer            ;
; ALURESULT_WIDTH  ; 32    ; Signed Integer            ;
; ADD_ALU          ; 0000  ; Unsigned Binary           ;
; SUB_ALU          ; 0001  ; Unsigned Binary           ;
; AND_ALU          ; 0010  ; Unsigned Binary           ;
; OR_ALU           ; 0011  ; Unsigned Binary           ;
; XOR_ALU          ; 0100  ; Unsigned Binary           ;
; SLT_ALU          ; 0101  ; Unsigned Binary           ;
; SHL_ALU          ; 0110  ; Unsigned Binary           ;
; SHR_ALU          ; 0111  ; Unsigned Binary           ;
; EQUAL_ALU        ; 1001  ; Unsigned Binary           ;
; NOT_EQUAL_ALU    ; 1010  ; Unsigned Binary           ;
+------------------+-------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_Control:ALUcontrol ;
+------------------+-------+------------------------------------------+
; Parameter Name   ; Value ; Type                                     ;
+------------------+-------+------------------------------------------+
; ALUOP_WIDTH      ; 2     ; Signed Integer                           ;
; FUNCT7_WIDTH     ; 7     ; Signed Integer                           ;
; FUNCT3_WIDTH     ; 3     ; Signed Integer                           ;
; ALUCONTROL_WIDTH ; 4     ; Signed Integer                           ;
; ADD_ALU          ; 0000  ; Unsigned Binary                          ;
; SUB_ALU          ; 0001  ; Unsigned Binary                          ;
; AND_ALU          ; 0010  ; Unsigned Binary                          ;
; OR_ALU           ; 0011  ; Unsigned Binary                          ;
; XOR_ALU          ; 0100  ; Unsigned Binary                          ;
; SLT_ALU          ; 0101  ; Unsigned Binary                          ;
; SHL_ALU          ; 0110  ; Unsigned Binary                          ;
; SHR_ALU          ; 0111  ; Unsigned Binary                          ;
; EQUAL_ALU        ; 1001  ; Unsigned Binary                          ;
; NOT_EQUAL_ALU    ; 1010  ; Unsigned Binary                          ;
+------------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Data_Memory:datameory ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; ADDR_WIDTH     ; 32    ; Signed Integer                            ;
; DATAMEM_WIDTH  ; 32    ; Signed Integer                            ;
; DATAOUT_WIDTH  ; 32    ; Signed Integer                            ;
; DATA_DEPTH     ; 32    ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Control_Unit:controlunit ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; OPCODE_WIDTH   ; 7     ; Signed Integer                               ;
; ALUOP_WIDTH    ; 2     ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Control_Unit:controlunit"                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Branch ; Output ; Info     ; Explicitly unconnected                                                              ;
; ALUOp  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------+
; Port Connectivity Checks: "Data_Memory:datameory"        ;
+--------------+-------+----------+------------------------+
; Port         ; Type  ; Severity ; Details                ;
+--------------+-------+----------+------------------------+
; WritedataMem ; Input ; Info     ; Explicitly unconnected ;
+--------------+-------+----------+------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU_Control:ALUcontrol"                                                                                                                                                       ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                 ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ALUOp      ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (2 bits) it drives.  Extra input bit(s) "ALUOp[1..1]" will be connected to GND.                           ;
; funct7     ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (7 bits) it drives.  Extra input bit(s) "funct7[6..1]" will be connected to GND.                          ;
; ALUControl ; Output ; Warning  ; Output or bidir port (4 bits) is smaller than the port expression (32 bits) it drives.  The 28 most-significant bit(s) in the port expression will be connected to GND. ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------+
; Port Connectivity Checks: "Mux1:mux1"            ;
+------+-------+----------+------------------------+
; Port ; Type  ; Severity ; Details                ;
+------+-------+----------+------------------------+
; B1   ; Input ; Info     ; Explicitly unconnected ;
+------+-------+----------+------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:ALU"                                                                                                                                                                                 ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                            ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ALUcontrol ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (4 bits) it drives.  The 28 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; zero       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RegFile:regfile"                                                                                                                                 ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                     ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Rs1       ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (5 bits) it drives.  Extra input bit(s) "Rs1[4..1]" will be connected to GND. ;
; Rs2       ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (5 bits) it drives.  Extra input bit(s) "Rs2[4..1]" will be connected to GND. ;
; ReadData2 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                         ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IF:instruction_memory"                                                                                                                                                      ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                                                  ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; read_address            ; Input  ; Warning  ; Input port expression (32 bits) is smaller than the input port (64 bits) it drives.  Extra input bit(s) "read_address[63..32]" will be connected to GND. ;
; instruction_out[29..15] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                      ;
; instruction_out[31]     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                      ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-------------------+---------------------------------+
; Type              ; Count                           ;
+-------------------+---------------------------------+
; boundary_port     ; 2                               ;
;                   ;                                 ;
; Max LUT depth     ; 0.00                            ;
; Average LUT depth ; 0.00                            ;
+-------------------+---------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition
    Info: Processing started: Tue May 28 00:23:33 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Single_Cycle -c Single_Cycle
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file pc_add4.v
    Info (12023): Found entity 1: PC_add4 File: D:/TKS/RISCV-SingleCycle/PC_add4.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file adder.v
    Info (12023): Found entity 1: Adder File: D:/TKS/RISCV-SingleCycle/Adder.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pc.v
    Info (12023): Found entity 1: PC File: D:/TKS/RISCV-SingleCycle/PC.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file if.v
    Info (12023): Found entity 1: IF File: D:/TKS/RISCV-SingleCycle/IF.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file regfile.v
    Info (12023): Found entity 1: RegFile File: D:/TKS/RISCV-SingleCycle/RegFile.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file immgen.v
    Info (12023): Found entity 1: ImmGen File: D:/TKS/RISCV-SingleCycle/ImmGen.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file control_unit.v
    Info (12023): Found entity 1: Control_Unit File: D:/TKS/RISCV-SingleCycle/Control_Unit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu.v
    Info (12023): Found entity 1: ALU File: D:/TKS/RISCV-SingleCycle/ALU.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu_cotrol.v
    Info (12023): Found entity 1: ALU_Control File: D:/TKS/RISCV-SingleCycle/ALU_Cotrol.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file data_memory.v
    Info (12023): Found entity 1: Data_Memory File: D:/TKS/RISCV-SingleCycle/Data_Memory.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux1.v
    Info (12023): Found entity 1: Mux1 File: D:/TKS/RISCV-SingleCycle/Mux1.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux2.v
    Info (12023): Found entity 1: Mux2 File: D:/TKS/RISCV-SingleCycle/Mux2.v Line: 1
Warning (10275): Verilog HDL Module Instantiation warning at Single_Cycle.v(48): ignored dangling comma in List of Port Connections File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 48
Warning (10275): Verilog HDL Module Instantiation warning at Single_Cycle.v(55): ignored dangling comma in List of Port Connections File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file single_cycle.v
    Info (12023): Found entity 1: Single_Cycle File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 1
Warning (10236): Verilog HDL Implicit Net warning at Single_Cycle.v(58): created implicit net for "ALUOptopl" File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 58
Info (12127): Elaborating entity "Single_Cycle" for the top level hierarchy
Info (12128): Elaborating entity "PC_add4" for hierarchy "PC_add4:pc_add4" File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 14
Info (12128): Elaborating entity "PC" for hierarchy "PC:program_counter" File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 21
Info (12128): Elaborating entity "IF" for hierarchy "IF:instruction_memory" File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 28
Info (12128): Elaborating entity "RegFile" for hierarchy "RegFile:regfile" File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 40
Info (12128): Elaborating entity "ALU" for hierarchy "ALU:ALU" File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 48
Warning (10270): Verilog HDL Case Statement warning at ALU.v(23): incomplete case statement has no default case item File: D:/TKS/RISCV-SingleCycle/ALU.v Line: 23
Warning (10240): Verilog HDL Always Construct warning at ALU.v(22): inferring latch(es) for variable "ALU_result", which holds its previous value in one or more paths through the always construct File: D:/TKS/RISCV-SingleCycle/ALU.v Line: 22
Warning (10240): Verilog HDL Always Construct warning at ALU.v(22): inferring latch(es) for variable "zero", which holds its previous value in one or more paths through the always construct File: D:/TKS/RISCV-SingleCycle/ALU.v Line: 22
Info (10041): Inferred latch for "zero" at ALU.v(22) File: D:/TKS/RISCV-SingleCycle/ALU.v Line: 22
Info (10041): Inferred latch for "ALU_result[0]" at ALU.v(22) File: D:/TKS/RISCV-SingleCycle/ALU.v Line: 22
Info (10041): Inferred latch for "ALU_result[1]" at ALU.v(22) File: D:/TKS/RISCV-SingleCycle/ALU.v Line: 22
Info (10041): Inferred latch for "ALU_result[2]" at ALU.v(22) File: D:/TKS/RISCV-SingleCycle/ALU.v Line: 22
Info (10041): Inferred latch for "ALU_result[3]" at ALU.v(22) File: D:/TKS/RISCV-SingleCycle/ALU.v Line: 22
Info (10041): Inferred latch for "ALU_result[4]" at ALU.v(22) File: D:/TKS/RISCV-SingleCycle/ALU.v Line: 22
Info (10041): Inferred latch for "ALU_result[5]" at ALU.v(22) File: D:/TKS/RISCV-SingleCycle/ALU.v Line: 22
Info (10041): Inferred latch for "ALU_result[6]" at ALU.v(22) File: D:/TKS/RISCV-SingleCycle/ALU.v Line: 22
Info (10041): Inferred latch for "ALU_result[7]" at ALU.v(22) File: D:/TKS/RISCV-SingleCycle/ALU.v Line: 22
Info (10041): Inferred latch for "ALU_result[8]" at ALU.v(22) File: D:/TKS/RISCV-SingleCycle/ALU.v Line: 22
Info (10041): Inferred latch for "ALU_result[9]" at ALU.v(22) File: D:/TKS/RISCV-SingleCycle/ALU.v Line: 22
Info (10041): Inferred latch for "ALU_result[10]" at ALU.v(22) File: D:/TKS/RISCV-SingleCycle/ALU.v Line: 22
Info (10041): Inferred latch for "ALU_result[11]" at ALU.v(22) File: D:/TKS/RISCV-SingleCycle/ALU.v Line: 22
Info (10041): Inferred latch for "ALU_result[12]" at ALU.v(22) File: D:/TKS/RISCV-SingleCycle/ALU.v Line: 22
Info (10041): Inferred latch for "ALU_result[13]" at ALU.v(22) File: D:/TKS/RISCV-SingleCycle/ALU.v Line: 22
Info (10041): Inferred latch for "ALU_result[14]" at ALU.v(22) File: D:/TKS/RISCV-SingleCycle/ALU.v Line: 22
Info (10041): Inferred latch for "ALU_result[15]" at ALU.v(22) File: D:/TKS/RISCV-SingleCycle/ALU.v Line: 22
Info (10041): Inferred latch for "ALU_result[16]" at ALU.v(22) File: D:/TKS/RISCV-SingleCycle/ALU.v Line: 22
Info (10041): Inferred latch for "ALU_result[17]" at ALU.v(22) File: D:/TKS/RISCV-SingleCycle/ALU.v Line: 22
Info (10041): Inferred latch for "ALU_result[18]" at ALU.v(22) File: D:/TKS/RISCV-SingleCycle/ALU.v Line: 22
Info (10041): Inferred latch for "ALU_result[19]" at ALU.v(22) File: D:/TKS/RISCV-SingleCycle/ALU.v Line: 22
Info (10041): Inferred latch for "ALU_result[20]" at ALU.v(22) File: D:/TKS/RISCV-SingleCycle/ALU.v Line: 22
Info (10041): Inferred latch for "ALU_result[21]" at ALU.v(22) File: D:/TKS/RISCV-SingleCycle/ALU.v Line: 22
Info (10041): Inferred latch for "ALU_result[22]" at ALU.v(22) File: D:/TKS/RISCV-SingleCycle/ALU.v Line: 22
Info (10041): Inferred latch for "ALU_result[23]" at ALU.v(22) File: D:/TKS/RISCV-SingleCycle/ALU.v Line: 22
Info (10041): Inferred latch for "ALU_result[24]" at ALU.v(22) File: D:/TKS/RISCV-SingleCycle/ALU.v Line: 22
Info (10041): Inferred latch for "ALU_result[25]" at ALU.v(22) File: D:/TKS/RISCV-SingleCycle/ALU.v Line: 22
Info (10041): Inferred latch for "ALU_result[26]" at ALU.v(22) File: D:/TKS/RISCV-SingleCycle/ALU.v Line: 22
Info (10041): Inferred latch for "ALU_result[27]" at ALU.v(22) File: D:/TKS/RISCV-SingleCycle/ALU.v Line: 22
Info (10041): Inferred latch for "ALU_result[28]" at ALU.v(22) File: D:/TKS/RISCV-SingleCycle/ALU.v Line: 22
Info (10041): Inferred latch for "ALU_result[29]" at ALU.v(22) File: D:/TKS/RISCV-SingleCycle/ALU.v Line: 22
Info (10041): Inferred latch for "ALU_result[30]" at ALU.v(22) File: D:/TKS/RISCV-SingleCycle/ALU.v Line: 22
Info (10041): Inferred latch for "ALU_result[31]" at ALU.v(22) File: D:/TKS/RISCV-SingleCycle/ALU.v Line: 22
Info (12128): Elaborating entity "Mux1" for hierarchy "Mux1:mux1" File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 55
Info (12128): Elaborating entity "ALU_Control" for hierarchy "ALU_Control:ALUcontrol" File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 62
Warning (10235): Verilog HDL Always Construct warning at ALU_Cotrol.v(26): variable "ALUOp" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/TKS/RISCV-SingleCycle/ALU_Cotrol.v Line: 26
Warning (10270): Verilog HDL Case Statement warning at ALU_Cotrol.v(27): incomplete case statement has no default case item File: D:/TKS/RISCV-SingleCycle/ALU_Cotrol.v Line: 27
Warning (10235): Verilog HDL Always Construct warning at ALU_Cotrol.v(64): variable "ALUOp" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/TKS/RISCV-SingleCycle/ALU_Cotrol.v Line: 64
Warning (10270): Verilog HDL Case Statement warning at ALU_Cotrol.v(65): incomplete case statement has no default case item File: D:/TKS/RISCV-SingleCycle/ALU_Cotrol.v Line: 65
Warning (10235): Verilog HDL Always Construct warning at ALU_Cotrol.v(99): variable "ALUOp" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/TKS/RISCV-SingleCycle/ALU_Cotrol.v Line: 99
Warning (10270): Verilog HDL Case Statement warning at ALU_Cotrol.v(106): incomplete case statement has no default case item File: D:/TKS/RISCV-SingleCycle/ALU_Cotrol.v Line: 106
Warning (10240): Verilog HDL Always Construct warning at ALU_Cotrol.v(24): inferring latch(es) for variable "ALUControl", which holds its previous value in one or more paths through the always construct File: D:/TKS/RISCV-SingleCycle/ALU_Cotrol.v Line: 24
Info (10041): Inferred latch for "ALUControl[0]" at ALU_Cotrol.v(64) File: D:/TKS/RISCV-SingleCycle/ALU_Cotrol.v Line: 64
Info (10041): Inferred latch for "ALUControl[1]" at ALU_Cotrol.v(64) File: D:/TKS/RISCV-SingleCycle/ALU_Cotrol.v Line: 64
Info (10041): Inferred latch for "ALUControl[2]" at ALU_Cotrol.v(64) File: D:/TKS/RISCV-SingleCycle/ALU_Cotrol.v Line: 64
Info (10041): Inferred latch for "ALUControl[3]" at ALU_Cotrol.v(64) File: D:/TKS/RISCV-SingleCycle/ALU_Cotrol.v Line: 64
Info (12128): Elaborating entity "Data_Memory" for hierarchy "Data_Memory:datameory" File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 72
Warning (10240): Verilog HDL Always Construct warning at Data_Memory.v(19): inferring latch(es) for variable "k", which holds its previous value in one or more paths through the always construct File: D:/TKS/RISCV-SingleCycle/Data_Memory.v Line: 19
Info (12128): Elaborating entity "Mux2" for hierarchy "Mux2:mux2" File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 79
Info (12128): Elaborating entity "Control_Unit" for hierarchy "Control_Unit:controlunit" File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 91
Warning (10235): Verilog HDL Always Construct warning at Control_Unit.v(11): variable "reset" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/TKS/RISCV-SingleCycle/Control_Unit.v Line: 11
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "ReadData2top[31]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ReadData2top[30]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ReadData2top[29]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ReadData2top[28]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ReadData2top[27]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ReadData2top[26]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ReadData2top[25]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ReadData2top[24]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ReadData2top[23]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ReadData2top[22]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ReadData2top[21]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ReadData2top[20]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ReadData2top[19]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ReadData2top[18]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ReadData2top[17]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ReadData2top[16]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ReadData2top[15]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ReadData2top[14]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ReadData2top[13]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ReadData2top[12]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ReadData2top[11]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ReadData2top[10]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ReadData2top[9]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ReadData2top[8]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ReadData2top[7]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ReadData2top[6]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ReadData2top[5]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ReadData2top[4]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ReadData2top[3]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ReadData2top[2]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ReadData2top[1]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ReadData2top[0]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ALUcontrolouttop[31]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ALUcontrolouttop[30]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ALUcontrolouttop[29]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ALUcontrolouttop[28]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ALUcontrolouttop[27]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ALUcontrolouttop[26]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ALUcontrolouttop[25]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ALUcontrolouttop[24]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ALUcontrolouttop[23]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ALUcontrolouttop[22]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ALUcontrolouttop[21]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ALUcontrolouttop[20]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ALUcontrolouttop[19]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ALUcontrolouttop[18]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ALUcontrolouttop[17]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ALUcontrolouttop[16]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ALUcontrolouttop[15]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ALUcontrolouttop[14]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ALUcontrolouttop[13]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ALUcontrolouttop[12]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ALUcontrolouttop[11]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ALUcontrolouttop[10]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ALUcontrolouttop[9]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ALUcontrolouttop[8]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ALUcontrolouttop[7]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ALUcontrolouttop[6]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ALUcontrolouttop[5]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ALUcontrolouttop[4]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "ReadData2top[31]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ReadData2top[30]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ReadData2top[29]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ReadData2top[28]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ReadData2top[27]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ReadData2top[26]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ReadData2top[25]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ReadData2top[24]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ReadData2top[23]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ReadData2top[22]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ReadData2top[21]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ReadData2top[20]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ReadData2top[19]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ReadData2top[18]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ReadData2top[17]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ReadData2top[16]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ReadData2top[15]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ReadData2top[14]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ReadData2top[13]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ReadData2top[12]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ReadData2top[11]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ReadData2top[10]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ReadData2top[9]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ReadData2top[8]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ReadData2top[7]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ReadData2top[6]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ReadData2top[5]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ReadData2top[4]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ReadData2top[3]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ReadData2top[2]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ReadData2top[1]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ReadData2top[0]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ALUcontrolouttop[31]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ALUcontrolouttop[30]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ALUcontrolouttop[29]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ALUcontrolouttop[28]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ALUcontrolouttop[27]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ALUcontrolouttop[26]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ALUcontrolouttop[25]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ALUcontrolouttop[24]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ALUcontrolouttop[23]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ALUcontrolouttop[22]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ALUcontrolouttop[21]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ALUcontrolouttop[20]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ALUcontrolouttop[19]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ALUcontrolouttop[18]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ALUcontrolouttop[17]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ALUcontrolouttop[16]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ALUcontrolouttop[15]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ALUcontrolouttop[14]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ALUcontrolouttop[13]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ALUcontrolouttop[12]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ALUcontrolouttop[11]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ALUcontrolouttop[10]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ALUcontrolouttop[9]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ALUcontrolouttop[8]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ALUcontrolouttop[7]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ALUcontrolouttop[6]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ALUcontrolouttop[5]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ALUcontrolouttop[4]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "ReadData2top[31]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ReadData2top[30]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ReadData2top[29]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ReadData2top[28]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ReadData2top[27]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ReadData2top[26]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ReadData2top[25]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ReadData2top[24]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ReadData2top[23]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ReadData2top[22]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ReadData2top[21]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ReadData2top[20]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ReadData2top[19]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ReadData2top[18]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ReadData2top[17]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ReadData2top[16]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ReadData2top[15]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ReadData2top[14]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ReadData2top[13]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ReadData2top[12]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ReadData2top[11]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ReadData2top[10]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ReadData2top[9]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ReadData2top[8]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ReadData2top[7]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ReadData2top[6]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ReadData2top[5]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ReadData2top[4]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ReadData2top[3]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ReadData2top[2]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ReadData2top[1]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ReadData2top[0]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ALUcontrolouttop[31]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ALUcontrolouttop[30]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ALUcontrolouttop[29]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ALUcontrolouttop[28]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ALUcontrolouttop[27]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ALUcontrolouttop[26]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ALUcontrolouttop[25]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ALUcontrolouttop[24]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ALUcontrolouttop[23]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ALUcontrolouttop[22]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ALUcontrolouttop[21]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ALUcontrolouttop[20]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ALUcontrolouttop[19]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ALUcontrolouttop[18]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ALUcontrolouttop[17]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ALUcontrolouttop[16]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ALUcontrolouttop[15]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ALUcontrolouttop[14]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ALUcontrolouttop[13]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ALUcontrolouttop[12]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ALUcontrolouttop[11]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ALUcontrolouttop[10]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ALUcontrolouttop[9]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ALUcontrolouttop[8]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ALUcontrolouttop[7]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ALUcontrolouttop[6]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ALUcontrolouttop[5]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ALUcontrolouttop[4]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "ReadData2top[31]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ReadData2top[30]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ReadData2top[29]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ReadData2top[28]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ReadData2top[27]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ReadData2top[26]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ReadData2top[25]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ReadData2top[24]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ReadData2top[23]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ReadData2top[22]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ReadData2top[21]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ReadData2top[20]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ReadData2top[19]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ReadData2top[18]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ReadData2top[17]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ReadData2top[16]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ReadData2top[15]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ReadData2top[14]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ReadData2top[13]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ReadData2top[12]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ReadData2top[11]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ReadData2top[10]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ReadData2top[9]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ReadData2top[8]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ReadData2top[7]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ReadData2top[6]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ReadData2top[5]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ReadData2top[4]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ReadData2top[3]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ReadData2top[2]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ReadData2top[1]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ReadData2top[0]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ALUcontrolouttop[31]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ALUcontrolouttop[30]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ALUcontrolouttop[29]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ALUcontrolouttop[28]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ALUcontrolouttop[27]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ALUcontrolouttop[26]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ALUcontrolouttop[25]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ALUcontrolouttop[24]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ALUcontrolouttop[23]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ALUcontrolouttop[22]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ALUcontrolouttop[21]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ALUcontrolouttop[20]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ALUcontrolouttop[19]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ALUcontrolouttop[18]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ALUcontrolouttop[17]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ALUcontrolouttop[16]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ALUcontrolouttop[15]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ALUcontrolouttop[14]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ALUcontrolouttop[13]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ALUcontrolouttop[12]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ALUcontrolouttop[11]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ALUcontrolouttop[10]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ALUcontrolouttop[9]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ALUcontrolouttop[8]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ALUcontrolouttop[7]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ALUcontrolouttop[6]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ALUcontrolouttop[5]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ALUcontrolouttop[4]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "ReadData2top[31]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ReadData2top[30]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ReadData2top[29]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ReadData2top[28]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ReadData2top[27]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ReadData2top[26]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ReadData2top[25]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ReadData2top[24]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ReadData2top[23]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ReadData2top[22]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ReadData2top[21]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ReadData2top[20]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ReadData2top[19]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ReadData2top[18]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ReadData2top[17]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ReadData2top[16]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ReadData2top[15]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ReadData2top[14]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ReadData2top[13]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ReadData2top[12]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ReadData2top[11]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ReadData2top[10]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ReadData2top[9]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ReadData2top[8]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ReadData2top[7]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ReadData2top[6]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ReadData2top[5]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ReadData2top[4]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ReadData2top[3]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ReadData2top[2]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ReadData2top[1]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ReadData2top[0]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ALUcontrolouttop[31]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ALUcontrolouttop[30]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ALUcontrolouttop[29]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ALUcontrolouttop[28]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ALUcontrolouttop[27]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ALUcontrolouttop[26]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ALUcontrolouttop[25]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ALUcontrolouttop[24]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ALUcontrolouttop[23]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ALUcontrolouttop[22]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ALUcontrolouttop[21]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ALUcontrolouttop[20]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ALUcontrolouttop[19]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ALUcontrolouttop[18]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ALUcontrolouttop[17]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ALUcontrolouttop[16]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ALUcontrolouttop[15]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ALUcontrolouttop[14]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ALUcontrolouttop[13]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ALUcontrolouttop[12]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ALUcontrolouttop[11]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ALUcontrolouttop[10]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ALUcontrolouttop[9]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ALUcontrolouttop[8]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ALUcontrolouttop[7]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ALUcontrolouttop[6]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ALUcontrolouttop[5]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
    Warning (12110): Net "ALUcontrolouttop[4]" is missing source, defaulting to GND File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 8
Warning (12241): 4 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (144001): Generated suppressed messages file D:/TKS/RISCV-SingleCycle/output_files/Single_Cycle.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "clk" File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 6
    Warning (15610): No output dependent on input pin "reset" File: D:/TKS/RISCV-SingleCycle/Single_Cycle.v Line: 7
Info (21057): Implemented 2 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 0 output pins
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 325 warnings
    Info: Peak virtual memory: 4811 megabytes
    Info: Processing ended: Tue May 28 00:23:53 2024
    Info: Elapsed time: 00:00:20
    Info: Total CPU time (on all processors): 00:00:47


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/TKS/RISCV-SingleCycle/output_files/Single_Cycle.map.smsg.


