<profile>
    <ReportVersion>
        <Version>2023.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>virtexuplusHBM</ProductFamily>
        <Part>xcu55c-fsvh2892-2L-e</Part>
        <TopModelName>kernel_nlp_slr0</TopModelName>
        <TargetClockPeriod>4.55</TargetClockPeriod>
        <ClockUncertainty>1.23</ClockUncertainty>
        <FlowTarget>vitis</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>dataflow</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>3.318</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>120217</Best-caseLatency>
            <Average-caseLatency>120217</Average-caseLatency>
            <Worst-caseLatency>127261</Worst-caseLatency>
            <Best-caseRealTimeLatency>0.546 ms</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>0.546 ms</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>0.578 ms</Worst-caseRealTimeLatency>
            <DataflowPipelineThroughput>
                <range>
                    <min>79048</min>
                    <max>127189</max>
                </range>
            </DataflowPipelineThroughput>
            <Interval-min>79048</Interval-min>
            <Interval-max>127189</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:1192</SourceLocation>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>786</BRAM_18K>
            <DSP>1545</DSP>
            <FF>316290</FF>
            <LUT>269627</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>4032</BRAM_18K>
            <DSP>9024</DSP>
            <FF>2607360</FF>
            <LUT>1303680</LUT>
            <URAM>960</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>7</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>7</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>kernel_nlp_slr0</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>kernel_nlp_slr0</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>kernel_nlp_slr0</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_AWVALID</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_AWREADY</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_AWADDR</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_AWID</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_AWLEN</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_AWSIZE</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_AWBURST</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_AWLOCK</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_AWCACHE</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_AWPROT</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_AWQOS</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_AWREGION</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_AWUSER</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_WVALID</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_WREADY</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_WDATA</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>256</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_WSTRB</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_WLAST</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_WID</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_WUSER</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_ARVALID</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_ARREADY</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_ARADDR</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_ARID</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_ARLEN</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_ARSIZE</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_ARBURST</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_ARLOCK</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_ARCACHE</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_ARPROT</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_ARQOS</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_ARREGION</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_ARUSER</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_RVALID</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_RREADY</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_RDATA</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>256</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_RLAST</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_RID</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_RUSER</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_RRESP</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_BVALID</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_BREADY</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_BRESP</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_BID</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_BUSER</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vB_for_task1_AWVALID</name>
            <Object>kernel_vB_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vB_for_task1_AWREADY</name>
            <Object>kernel_vB_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vB_for_task1_AWADDR</name>
            <Object>kernel_vB_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vB_for_task1_AWID</name>
            <Object>kernel_vB_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vB_for_task1_AWLEN</name>
            <Object>kernel_vB_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vB_for_task1_AWSIZE</name>
            <Object>kernel_vB_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vB_for_task1_AWBURST</name>
            <Object>kernel_vB_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vB_for_task1_AWLOCK</name>
            <Object>kernel_vB_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vB_for_task1_AWCACHE</name>
            <Object>kernel_vB_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vB_for_task1_AWPROT</name>
            <Object>kernel_vB_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vB_for_task1_AWQOS</name>
            <Object>kernel_vB_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vB_for_task1_AWREGION</name>
            <Object>kernel_vB_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vB_for_task1_AWUSER</name>
            <Object>kernel_vB_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vB_for_task1_WVALID</name>
            <Object>kernel_vB_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vB_for_task1_WREADY</name>
            <Object>kernel_vB_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vB_for_task1_WDATA</name>
            <Object>kernel_vB_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vB_for_task1_WSTRB</name>
            <Object>kernel_vB_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vB_for_task1_WLAST</name>
            <Object>kernel_vB_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vB_for_task1_WID</name>
            <Object>kernel_vB_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vB_for_task1_WUSER</name>
            <Object>kernel_vB_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vB_for_task1_ARVALID</name>
            <Object>kernel_vB_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vB_for_task1_ARREADY</name>
            <Object>kernel_vB_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vB_for_task1_ARADDR</name>
            <Object>kernel_vB_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vB_for_task1_ARID</name>
            <Object>kernel_vB_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vB_for_task1_ARLEN</name>
            <Object>kernel_vB_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vB_for_task1_ARSIZE</name>
            <Object>kernel_vB_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vB_for_task1_ARBURST</name>
            <Object>kernel_vB_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vB_for_task1_ARLOCK</name>
            <Object>kernel_vB_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vB_for_task1_ARCACHE</name>
            <Object>kernel_vB_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vB_for_task1_ARPROT</name>
            <Object>kernel_vB_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vB_for_task1_ARQOS</name>
            <Object>kernel_vB_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vB_for_task1_ARREGION</name>
            <Object>kernel_vB_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vB_for_task1_ARUSER</name>
            <Object>kernel_vB_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vB_for_task1_RVALID</name>
            <Object>kernel_vB_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vB_for_task1_RREADY</name>
            <Object>kernel_vB_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vB_for_task1_RDATA</name>
            <Object>kernel_vB_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vB_for_task1_RLAST</name>
            <Object>kernel_vB_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vB_for_task1_RID</name>
            <Object>kernel_vB_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vB_for_task1_RUSER</name>
            <Object>kernel_vB_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vB_for_task1_RRESP</name>
            <Object>kernel_vB_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vB_for_task1_BVALID</name>
            <Object>kernel_vB_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vB_for_task1_BREADY</name>
            <Object>kernel_vB_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vB_for_task1_BRESP</name>
            <Object>kernel_vB_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vB_for_task1_BID</name>
            <Object>kernel_vB_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vB_for_task1_BUSER</name>
            <Object>kernel_vB_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vC_for_task3_AWVALID</name>
            <Object>kernel_vC_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vC_for_task3_AWREADY</name>
            <Object>kernel_vC_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vC_for_task3_AWADDR</name>
            <Object>kernel_vC_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vC_for_task3_AWID</name>
            <Object>kernel_vC_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vC_for_task3_AWLEN</name>
            <Object>kernel_vC_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vC_for_task3_AWSIZE</name>
            <Object>kernel_vC_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vC_for_task3_AWBURST</name>
            <Object>kernel_vC_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vC_for_task3_AWLOCK</name>
            <Object>kernel_vC_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vC_for_task3_AWCACHE</name>
            <Object>kernel_vC_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vC_for_task3_AWPROT</name>
            <Object>kernel_vC_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vC_for_task3_AWQOS</name>
            <Object>kernel_vC_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vC_for_task3_AWREGION</name>
            <Object>kernel_vC_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vC_for_task3_AWUSER</name>
            <Object>kernel_vC_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vC_for_task3_WVALID</name>
            <Object>kernel_vC_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vC_for_task3_WREADY</name>
            <Object>kernel_vC_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vC_for_task3_WDATA</name>
            <Object>kernel_vC_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vC_for_task3_WSTRB</name>
            <Object>kernel_vC_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vC_for_task3_WLAST</name>
            <Object>kernel_vC_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vC_for_task3_WID</name>
            <Object>kernel_vC_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vC_for_task3_WUSER</name>
            <Object>kernel_vC_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vC_for_task3_ARVALID</name>
            <Object>kernel_vC_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vC_for_task3_ARREADY</name>
            <Object>kernel_vC_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vC_for_task3_ARADDR</name>
            <Object>kernel_vC_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vC_for_task3_ARID</name>
            <Object>kernel_vC_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vC_for_task3_ARLEN</name>
            <Object>kernel_vC_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vC_for_task3_ARSIZE</name>
            <Object>kernel_vC_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vC_for_task3_ARBURST</name>
            <Object>kernel_vC_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vC_for_task3_ARLOCK</name>
            <Object>kernel_vC_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vC_for_task3_ARCACHE</name>
            <Object>kernel_vC_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vC_for_task3_ARPROT</name>
            <Object>kernel_vC_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vC_for_task3_ARQOS</name>
            <Object>kernel_vC_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vC_for_task3_ARREGION</name>
            <Object>kernel_vC_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vC_for_task3_ARUSER</name>
            <Object>kernel_vC_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vC_for_task3_RVALID</name>
            <Object>kernel_vC_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vC_for_task3_RREADY</name>
            <Object>kernel_vC_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vC_for_task3_RDATA</name>
            <Object>kernel_vC_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vC_for_task3_RLAST</name>
            <Object>kernel_vC_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vC_for_task3_RID</name>
            <Object>kernel_vC_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vC_for_task3_RUSER</name>
            <Object>kernel_vC_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vC_for_task3_RRESP</name>
            <Object>kernel_vC_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vC_for_task3_BVALID</name>
            <Object>kernel_vC_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vC_for_task3_BREADY</name>
            <Object>kernel_vC_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vC_for_task3_BRESP</name>
            <Object>kernel_vC_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vC_for_task3_BID</name>
            <Object>kernel_vC_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vC_for_task3_BUSER</name>
            <Object>kernel_vC_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vD_for_task3_AWVALID</name>
            <Object>kernel_vD_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vD_for_task3_AWREADY</name>
            <Object>kernel_vD_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vD_for_task3_AWADDR</name>
            <Object>kernel_vD_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vD_for_task3_AWID</name>
            <Object>kernel_vD_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vD_for_task3_AWLEN</name>
            <Object>kernel_vD_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vD_for_task3_AWSIZE</name>
            <Object>kernel_vD_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vD_for_task3_AWBURST</name>
            <Object>kernel_vD_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vD_for_task3_AWLOCK</name>
            <Object>kernel_vD_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vD_for_task3_AWCACHE</name>
            <Object>kernel_vD_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vD_for_task3_AWPROT</name>
            <Object>kernel_vD_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vD_for_task3_AWQOS</name>
            <Object>kernel_vD_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vD_for_task3_AWREGION</name>
            <Object>kernel_vD_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vD_for_task3_AWUSER</name>
            <Object>kernel_vD_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vD_for_task3_WVALID</name>
            <Object>kernel_vD_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vD_for_task3_WREADY</name>
            <Object>kernel_vD_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vD_for_task3_WDATA</name>
            <Object>kernel_vD_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vD_for_task3_WSTRB</name>
            <Object>kernel_vD_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vD_for_task3_WLAST</name>
            <Object>kernel_vD_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vD_for_task3_WID</name>
            <Object>kernel_vD_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vD_for_task3_WUSER</name>
            <Object>kernel_vD_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vD_for_task3_ARVALID</name>
            <Object>kernel_vD_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vD_for_task3_ARREADY</name>
            <Object>kernel_vD_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vD_for_task3_ARADDR</name>
            <Object>kernel_vD_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vD_for_task3_ARID</name>
            <Object>kernel_vD_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vD_for_task3_ARLEN</name>
            <Object>kernel_vD_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vD_for_task3_ARSIZE</name>
            <Object>kernel_vD_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vD_for_task3_ARBURST</name>
            <Object>kernel_vD_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vD_for_task3_ARLOCK</name>
            <Object>kernel_vD_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vD_for_task3_ARCACHE</name>
            <Object>kernel_vD_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vD_for_task3_ARPROT</name>
            <Object>kernel_vD_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vD_for_task3_ARQOS</name>
            <Object>kernel_vD_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vD_for_task3_ARREGION</name>
            <Object>kernel_vD_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vD_for_task3_ARUSER</name>
            <Object>kernel_vD_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vD_for_task3_RVALID</name>
            <Object>kernel_vD_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vD_for_task3_RREADY</name>
            <Object>kernel_vD_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vD_for_task3_RDATA</name>
            <Object>kernel_vD_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vD_for_task3_RLAST</name>
            <Object>kernel_vD_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vD_for_task3_RID</name>
            <Object>kernel_vD_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vD_for_task3_RUSER</name>
            <Object>kernel_vD_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vD_for_task3_RRESP</name>
            <Object>kernel_vD_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vD_for_task3_BVALID</name>
            <Object>kernel_vD_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vD_for_task3_BREADY</name>
            <Object>kernel_vD_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vD_for_task3_BRESP</name>
            <Object>kernel_vD_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vD_for_task3_BID</name>
            <Object>kernel_vD_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vD_for_task3_BUSER</name>
            <Object>kernel_vD_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vE_for_task1_AWVALID</name>
            <Object>kernel_vE_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vE_for_task1_AWREADY</name>
            <Object>kernel_vE_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vE_for_task1_AWADDR</name>
            <Object>kernel_vE_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vE_for_task1_AWID</name>
            <Object>kernel_vE_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vE_for_task1_AWLEN</name>
            <Object>kernel_vE_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vE_for_task1_AWSIZE</name>
            <Object>kernel_vE_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vE_for_task1_AWBURST</name>
            <Object>kernel_vE_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vE_for_task1_AWLOCK</name>
            <Object>kernel_vE_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vE_for_task1_AWCACHE</name>
            <Object>kernel_vE_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vE_for_task1_AWPROT</name>
            <Object>kernel_vE_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vE_for_task1_AWQOS</name>
            <Object>kernel_vE_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vE_for_task1_AWREGION</name>
            <Object>kernel_vE_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vE_for_task1_AWUSER</name>
            <Object>kernel_vE_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vE_for_task1_WVALID</name>
            <Object>kernel_vE_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vE_for_task1_WREADY</name>
            <Object>kernel_vE_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vE_for_task1_WDATA</name>
            <Object>kernel_vE_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vE_for_task1_WSTRB</name>
            <Object>kernel_vE_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vE_for_task1_WLAST</name>
            <Object>kernel_vE_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vE_for_task1_WID</name>
            <Object>kernel_vE_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vE_for_task1_WUSER</name>
            <Object>kernel_vE_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vE_for_task1_ARVALID</name>
            <Object>kernel_vE_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vE_for_task1_ARREADY</name>
            <Object>kernel_vE_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vE_for_task1_ARADDR</name>
            <Object>kernel_vE_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vE_for_task1_ARID</name>
            <Object>kernel_vE_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vE_for_task1_ARLEN</name>
            <Object>kernel_vE_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vE_for_task1_ARSIZE</name>
            <Object>kernel_vE_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vE_for_task1_ARBURST</name>
            <Object>kernel_vE_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vE_for_task1_ARLOCK</name>
            <Object>kernel_vE_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vE_for_task1_ARCACHE</name>
            <Object>kernel_vE_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vE_for_task1_ARPROT</name>
            <Object>kernel_vE_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vE_for_task1_ARQOS</name>
            <Object>kernel_vE_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vE_for_task1_ARREGION</name>
            <Object>kernel_vE_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vE_for_task1_ARUSER</name>
            <Object>kernel_vE_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vE_for_task1_RVALID</name>
            <Object>kernel_vE_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vE_for_task1_RREADY</name>
            <Object>kernel_vE_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vE_for_task1_RDATA</name>
            <Object>kernel_vE_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vE_for_task1_RLAST</name>
            <Object>kernel_vE_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vE_for_task1_RID</name>
            <Object>kernel_vE_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vE_for_task1_RUSER</name>
            <Object>kernel_vE_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vE_for_task1_RRESP</name>
            <Object>kernel_vE_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vE_for_task1_BVALID</name>
            <Object>kernel_vE_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vE_for_task1_BREADY</name>
            <Object>kernel_vE_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vE_for_task1_BRESP</name>
            <Object>kernel_vE_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vE_for_task1_BID</name>
            <Object>kernel_vE_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vE_for_task1_BUSER</name>
            <Object>kernel_vE_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vF_for_task3_AWVALID</name>
            <Object>kernel_vF_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vF_for_task3_AWREADY</name>
            <Object>kernel_vF_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vF_for_task3_AWADDR</name>
            <Object>kernel_vF_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vF_for_task3_AWID</name>
            <Object>kernel_vF_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vF_for_task3_AWLEN</name>
            <Object>kernel_vF_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vF_for_task3_AWSIZE</name>
            <Object>kernel_vF_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vF_for_task3_AWBURST</name>
            <Object>kernel_vF_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vF_for_task3_AWLOCK</name>
            <Object>kernel_vF_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vF_for_task3_AWCACHE</name>
            <Object>kernel_vF_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vF_for_task3_AWPROT</name>
            <Object>kernel_vF_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vF_for_task3_AWQOS</name>
            <Object>kernel_vF_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vF_for_task3_AWREGION</name>
            <Object>kernel_vF_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vF_for_task3_AWUSER</name>
            <Object>kernel_vF_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vF_for_task3_WVALID</name>
            <Object>kernel_vF_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vF_for_task3_WREADY</name>
            <Object>kernel_vF_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vF_for_task3_WDATA</name>
            <Object>kernel_vF_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vF_for_task3_WSTRB</name>
            <Object>kernel_vF_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vF_for_task3_WLAST</name>
            <Object>kernel_vF_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vF_for_task3_WID</name>
            <Object>kernel_vF_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vF_for_task3_WUSER</name>
            <Object>kernel_vF_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vF_for_task3_ARVALID</name>
            <Object>kernel_vF_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vF_for_task3_ARREADY</name>
            <Object>kernel_vF_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vF_for_task3_ARADDR</name>
            <Object>kernel_vF_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vF_for_task3_ARID</name>
            <Object>kernel_vF_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vF_for_task3_ARLEN</name>
            <Object>kernel_vF_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vF_for_task3_ARSIZE</name>
            <Object>kernel_vF_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vF_for_task3_ARBURST</name>
            <Object>kernel_vF_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vF_for_task3_ARLOCK</name>
            <Object>kernel_vF_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vF_for_task3_ARCACHE</name>
            <Object>kernel_vF_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vF_for_task3_ARPROT</name>
            <Object>kernel_vF_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vF_for_task3_ARQOS</name>
            <Object>kernel_vF_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vF_for_task3_ARREGION</name>
            <Object>kernel_vF_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vF_for_task3_ARUSER</name>
            <Object>kernel_vF_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vF_for_task3_RVALID</name>
            <Object>kernel_vF_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vF_for_task3_RREADY</name>
            <Object>kernel_vF_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vF_for_task3_RDATA</name>
            <Object>kernel_vF_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vF_for_task3_RLAST</name>
            <Object>kernel_vF_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vF_for_task3_RID</name>
            <Object>kernel_vF_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vF_for_task3_RUSER</name>
            <Object>kernel_vF_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vF_for_task3_RRESP</name>
            <Object>kernel_vF_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vF_for_task3_BVALID</name>
            <Object>kernel_vF_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vF_for_task3_BREADY</name>
            <Object>kernel_vF_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vF_for_task3_BRESP</name>
            <Object>kernel_vF_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vF_for_task3_BID</name>
            <Object>kernel_vF_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vF_for_task3_BUSER</name>
            <Object>kernel_vF_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vG_for_task5_AWVALID</name>
            <Object>kernel_vG_for_task5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vG_for_task5_AWREADY</name>
            <Object>kernel_vG_for_task5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vG_for_task5_AWADDR</name>
            <Object>kernel_vG_for_task5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vG_for_task5_AWID</name>
            <Object>kernel_vG_for_task5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vG_for_task5_AWLEN</name>
            <Object>kernel_vG_for_task5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vG_for_task5_AWSIZE</name>
            <Object>kernel_vG_for_task5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vG_for_task5_AWBURST</name>
            <Object>kernel_vG_for_task5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vG_for_task5_AWLOCK</name>
            <Object>kernel_vG_for_task5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vG_for_task5_AWCACHE</name>
            <Object>kernel_vG_for_task5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vG_for_task5_AWPROT</name>
            <Object>kernel_vG_for_task5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vG_for_task5_AWQOS</name>
            <Object>kernel_vG_for_task5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vG_for_task5_AWREGION</name>
            <Object>kernel_vG_for_task5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vG_for_task5_AWUSER</name>
            <Object>kernel_vG_for_task5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vG_for_task5_WVALID</name>
            <Object>kernel_vG_for_task5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vG_for_task5_WREADY</name>
            <Object>kernel_vG_for_task5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vG_for_task5_WDATA</name>
            <Object>kernel_vG_for_task5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vG_for_task5_WSTRB</name>
            <Object>kernel_vG_for_task5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vG_for_task5_WLAST</name>
            <Object>kernel_vG_for_task5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vG_for_task5_WID</name>
            <Object>kernel_vG_for_task5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vG_for_task5_WUSER</name>
            <Object>kernel_vG_for_task5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vG_for_task5_ARVALID</name>
            <Object>kernel_vG_for_task5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vG_for_task5_ARREADY</name>
            <Object>kernel_vG_for_task5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vG_for_task5_ARADDR</name>
            <Object>kernel_vG_for_task5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vG_for_task5_ARID</name>
            <Object>kernel_vG_for_task5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vG_for_task5_ARLEN</name>
            <Object>kernel_vG_for_task5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vG_for_task5_ARSIZE</name>
            <Object>kernel_vG_for_task5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vG_for_task5_ARBURST</name>
            <Object>kernel_vG_for_task5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vG_for_task5_ARLOCK</name>
            <Object>kernel_vG_for_task5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vG_for_task5_ARCACHE</name>
            <Object>kernel_vG_for_task5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vG_for_task5_ARPROT</name>
            <Object>kernel_vG_for_task5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vG_for_task5_ARQOS</name>
            <Object>kernel_vG_for_task5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vG_for_task5_ARREGION</name>
            <Object>kernel_vG_for_task5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vG_for_task5_ARUSER</name>
            <Object>kernel_vG_for_task5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vG_for_task5_RVALID</name>
            <Object>kernel_vG_for_task5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vG_for_task5_RREADY</name>
            <Object>kernel_vG_for_task5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vG_for_task5_RDATA</name>
            <Object>kernel_vG_for_task5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vG_for_task5_RLAST</name>
            <Object>kernel_vG_for_task5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vG_for_task5_RID</name>
            <Object>kernel_vG_for_task5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vG_for_task5_RUSER</name>
            <Object>kernel_vG_for_task5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vG_for_task5_RRESP</name>
            <Object>kernel_vG_for_task5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vG_for_task5_BVALID</name>
            <Object>kernel_vG_for_task5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vG_for_task5_BREADY</name>
            <Object>kernel_vG_for_task5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vG_for_task5_BRESP</name>
            <Object>kernel_vG_for_task5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vG_for_task5_BID</name>
            <Object>kernel_vG_for_task5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vG_for_task5_BUSER</name>
            <Object>kernel_vG_for_task5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="7">
            <ModuleName>kernel_nlp_slr0</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>entry_proc15_U0</InstName>
                    <ModuleName>entry_proc15</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>248</ID>
                </Instance>
                <Instance>
                    <InstName>load_vD_for_task3_U0</InstName>
                    <ModuleName>load_vD_for_task3</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>261</ID>
                    <BindInstances>add_ln12_fu_119_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>load_vC_for_task3_U0</InstName>
                    <ModuleName>load_vC_for_task3</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>270</ID>
                    <BindInstances>add_ln33_fu_119_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>load_vA_for_task1_U0</InstName>
                    <ModuleName>load_vA_for_task1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>279</ID>
                    <BindInstances>add_ln68_fu_119_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>load_vB_for_task1_U0</InstName>
                    <ModuleName>load_vB_for_task1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>288</ID>
                    <BindInstances>add_ln95_fu_119_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>FT0_level0_U0</InstName>
                    <ModuleName>FT0_level0</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>297</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_read_B_FT0_fu_318</InstName>
                            <ModuleName>read_B_FT0</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>318</ID>
                            <BindInstances>add_ln596_1_fu_642_p2 add_ln596_fu_659_p2 add_ln597_fu_1033_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_read_A_FT0_fu_388</InstName>
                            <ModuleName>read_A_FT0</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>388</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_read_A_FT0_Pipeline_VITIS_LOOP_668_1_VITIS_LOOP_669_2_fu_64</InstName>
                                    <ModuleName>read_A_FT0_Pipeline_VITIS_LOOP_668_1_VITIS_LOOP_669_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>64</ID>
                                    <BindInstances>add_ln668_1_fu_910_p2 add_ln668_fu_922_p2 add_ln669_fu_1138_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                        </Instance>
                        <Instance>
                            <InstName>grp_FT0_level1_fu_432</InstName>
                            <ModuleName>FT0_level1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>432</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_compute_FT0_level1_fu_1292</InstName>
                                    <ModuleName>compute_FT0_level1</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>1292</ID>
                                    <InstancesList>
                                        <Instance>
                                            <InstName>entry_proc14_U0</InstName>
                                            <ModuleName>entry_proc14</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>3324</ID>
                                        </Instance>
                                        <Instance>
                                            <InstName>task1_intra_U0</InstName>
                                            <ModuleName>task1_intra</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>3904</ID>
                                            <BindInstances>add_ln500_fu_5284_p2 fmul_32ns_32ns_32_4_max_dsp_1_U619 fmul_32ns_32ns_32_4_max_dsp_1_U620 fadd_32ns_32ns_32_5_full_dsp_1_U523 fadd_32ns_32ns_32_4_no_dsp_1_U571 fmul_32ns_32ns_32_4_max_dsp_1_U621 fmul_32ns_32ns_32_4_max_dsp_1_U622 fadd_32ns_32ns_32_5_full_dsp_1_U524 fadd_32ns_32ns_32_4_no_dsp_1_U572 fmul_32ns_32ns_32_4_max_dsp_1_U623 fmul_32ns_32ns_32_4_max_dsp_1_U624 fadd_32ns_32ns_32_5_full_dsp_1_U525 fadd_32ns_32ns_32_4_no_dsp_1_U573 fmul_32ns_32ns_32_4_max_dsp_1_U625 fmul_32ns_32ns_32_4_max_dsp_1_U626 fadd_32ns_32ns_32_5_full_dsp_1_U526 fadd_32ns_32ns_32_4_no_dsp_1_U574 fmul_32ns_32ns_32_4_max_dsp_1_U627 fmul_32ns_32ns_32_4_max_dsp_1_U628 fadd_32ns_32ns_32_5_full_dsp_1_U527 fadd_32ns_32ns_32_4_no_dsp_1_U575 fmul_32ns_32ns_32_4_max_dsp_1_U629 fmul_32ns_32ns_32_4_max_dsp_1_U630 fadd_32ns_32ns_32_5_full_dsp_1_U528 fadd_32ns_32ns_32_4_no_dsp_1_U576 fmul_32ns_32ns_32_4_max_dsp_1_U631 fmul_32ns_32ns_32_4_max_dsp_1_U632 fadd_32ns_32ns_32_5_full_dsp_1_U529 fadd_32ns_32ns_32_4_no_dsp_1_U577 fmul_32ns_32ns_32_4_max_dsp_1_U633 fmul_32ns_32ns_32_4_max_dsp_1_U634 fadd_32ns_32ns_32_5_full_dsp_1_U530 fadd_32ns_32ns_32_4_no_dsp_1_U578 fmul_32ns_32ns_32_4_max_dsp_1_U635 fmul_32ns_32ns_32_4_max_dsp_1_U636 fadd_32ns_32ns_32_5_full_dsp_1_U531 fadd_32ns_32ns_32_4_no_dsp_1_U579 fmul_32ns_32ns_32_4_max_dsp_1_U637 fmul_32ns_32ns_32_4_max_dsp_1_U638 fadd_32ns_32ns_32_5_full_dsp_1_U532 fadd_32ns_32ns_32_4_no_dsp_1_U580 fmul_32ns_32ns_32_4_max_dsp_1_U639 fmul_32ns_32ns_32_4_max_dsp_1_U640 fadd_32ns_32ns_32_5_full_dsp_1_U533 fadd_32ns_32ns_32_4_no_dsp_1_U581 fmul_32ns_32ns_32_4_max_dsp_1_U641 fmul_32ns_32ns_32_4_max_dsp_1_U642 fadd_32ns_32ns_32_5_full_dsp_1_U534 fadd_32ns_32ns_32_4_no_dsp_1_U582 fmul_32ns_32ns_32_4_max_dsp_1_U643 fmul_32ns_32ns_32_4_max_dsp_1_U644 fadd_32ns_32ns_32_5_full_dsp_1_U535 fadd_32ns_32ns_32_4_no_dsp_1_U583 fmul_32ns_32ns_32_4_max_dsp_1_U645 fmul_32ns_32ns_32_4_max_dsp_1_U646 fadd_32ns_32ns_32_5_full_dsp_1_U536 fadd_32ns_32ns_32_4_no_dsp_1_U584 fmul_32ns_32ns_32_4_max_dsp_1_U647 fmul_32ns_32ns_32_4_max_dsp_1_U648 fadd_32ns_32ns_32_5_full_dsp_1_U537 fadd_32ns_32ns_32_4_no_dsp_1_U585 fmul_32ns_32ns_32_4_max_dsp_1_U649 fmul_32ns_32ns_32_4_max_dsp_1_U650 fadd_32ns_32ns_32_5_full_dsp_1_U538 fadd_32ns_32ns_32_4_no_dsp_1_U586 fmul_32ns_32ns_32_4_max_dsp_1_U651 fmul_32ns_32ns_32_4_max_dsp_1_U652 fadd_32ns_32ns_32_5_full_dsp_1_U539 fadd_32ns_32ns_32_4_no_dsp_1_U587 fmul_32ns_32ns_32_4_max_dsp_1_U653 fmul_32ns_32ns_32_4_max_dsp_1_U654 fadd_32ns_32ns_32_5_full_dsp_1_U540 fadd_32ns_32ns_32_4_no_dsp_1_U588 fmul_32ns_32ns_32_4_max_dsp_1_U655 fmul_32ns_32ns_32_4_max_dsp_1_U656 fadd_32ns_32ns_32_5_full_dsp_1_U541 fadd_32ns_32ns_32_4_no_dsp_1_U589 fmul_32ns_32ns_32_4_max_dsp_1_U657 fmul_32ns_32ns_32_4_max_dsp_1_U658 fadd_32ns_32ns_32_5_full_dsp_1_U542 fadd_32ns_32ns_32_4_no_dsp_1_U590 fmul_32ns_32ns_32_4_max_dsp_1_U659 fmul_32ns_32ns_32_4_max_dsp_1_U660 fadd_32ns_32ns_32_5_full_dsp_1_U543 fadd_32ns_32ns_32_4_no_dsp_1_U591 fmul_32ns_32ns_32_4_max_dsp_1_U661 fmul_32ns_32ns_32_4_max_dsp_1_U662 fadd_32ns_32ns_32_5_full_dsp_1_U544 fadd_32ns_32ns_32_4_no_dsp_1_U592 fmul_32ns_32ns_32_4_max_dsp_1_U663 fmul_32ns_32ns_32_4_max_dsp_1_U664 fadd_32ns_32ns_32_5_full_dsp_1_U545 fadd_32ns_32ns_32_4_no_dsp_1_U593 fmul_32ns_32ns_32_4_max_dsp_1_U665 fmul_32ns_32ns_32_4_max_dsp_1_U666 fadd_32ns_32ns_32_5_full_dsp_1_U546 fadd_32ns_32ns_32_4_no_dsp_1_U594 fmul_32ns_32ns_32_4_max_dsp_1_U667 fmul_32ns_32ns_32_4_max_dsp_1_U668 fadd_32ns_32ns_32_5_full_dsp_1_U547 fadd_32ns_32ns_32_4_no_dsp_1_U595 fmul_32ns_32ns_32_4_max_dsp_1_U669 fmul_32ns_32ns_32_4_max_dsp_1_U670 fadd_32ns_32ns_32_5_full_dsp_1_U548 fadd_32ns_32ns_32_4_no_dsp_1_U596 fmul_32ns_32ns_32_4_max_dsp_1_U671 fmul_32ns_32ns_32_4_max_dsp_1_U672 fadd_32ns_32ns_32_5_full_dsp_1_U549 fadd_32ns_32ns_32_4_no_dsp_1_U597 fmul_32ns_32ns_32_4_max_dsp_1_U673 fmul_32ns_32ns_32_4_max_dsp_1_U674 fadd_32ns_32ns_32_5_full_dsp_1_U550 fadd_32ns_32ns_32_4_no_dsp_1_U598 fmul_32ns_32ns_32_4_max_dsp_1_U675 fmul_32ns_32ns_32_4_max_dsp_1_U676 fadd_32ns_32ns_32_5_full_dsp_1_U551 fadd_32ns_32ns_32_4_no_dsp_1_U599 fmul_32ns_32ns_32_4_max_dsp_1_U677 fmul_32ns_32ns_32_4_max_dsp_1_U678 fadd_32ns_32ns_32_5_full_dsp_1_U552 fadd_32ns_32ns_32_4_no_dsp_1_U600 fmul_32ns_32ns_32_4_max_dsp_1_U679 fmul_32ns_32ns_32_4_max_dsp_1_U680 fadd_32ns_32ns_32_5_full_dsp_1_U553 fadd_32ns_32ns_32_4_no_dsp_1_U601 fmul_32ns_32ns_32_4_max_dsp_1_U681 fmul_32ns_32ns_32_4_max_dsp_1_U682 fadd_32ns_32ns_32_5_full_dsp_1_U554 fadd_32ns_32ns_32_4_no_dsp_1_U602 fmul_32ns_32ns_32_4_max_dsp_1_U683 fmul_32ns_32ns_32_4_max_dsp_1_U684 fadd_32ns_32ns_32_5_full_dsp_1_U555 fadd_32ns_32ns_32_4_no_dsp_1_U603 fmul_32ns_32ns_32_4_max_dsp_1_U685 fmul_32ns_32ns_32_4_max_dsp_1_U686 fadd_32ns_32ns_32_5_full_dsp_1_U556 fadd_32ns_32ns_32_4_no_dsp_1_U604 fmul_32ns_32ns_32_4_max_dsp_1_U687 fmul_32ns_32ns_32_4_max_dsp_1_U688 fadd_32ns_32ns_32_5_full_dsp_1_U557 fadd_32ns_32ns_32_4_no_dsp_1_U605 fmul_32ns_32ns_32_4_max_dsp_1_U689 fmul_32ns_32ns_32_4_max_dsp_1_U690 fadd_32ns_32ns_32_5_full_dsp_1_U558 fadd_32ns_32ns_32_4_no_dsp_1_U606 fmul_32ns_32ns_32_4_max_dsp_1_U691 fmul_32ns_32ns_32_4_max_dsp_1_U692 fadd_32ns_32ns_32_5_full_dsp_1_U559 fadd_32ns_32ns_32_4_no_dsp_1_U607 fmul_32ns_32ns_32_4_max_dsp_1_U693 fmul_32ns_32ns_32_4_max_dsp_1_U694 fadd_32ns_32ns_32_5_full_dsp_1_U560 fadd_32ns_32ns_32_4_no_dsp_1_U608 fmul_32ns_32ns_32_4_max_dsp_1_U695 fmul_32ns_32ns_32_4_max_dsp_1_U696 fadd_32ns_32ns_32_5_full_dsp_1_U561 fadd_32ns_32ns_32_4_no_dsp_1_U609 fmul_32ns_32ns_32_4_max_dsp_1_U697 fmul_32ns_32ns_32_4_max_dsp_1_U698 fadd_32ns_32ns_32_5_full_dsp_1_U562 fadd_32ns_32ns_32_4_no_dsp_1_U610 fmul_32ns_32ns_32_4_max_dsp_1_U699 fmul_32ns_32ns_32_4_max_dsp_1_U700 fadd_32ns_32ns_32_5_full_dsp_1_U563 fadd_32ns_32ns_32_4_no_dsp_1_U611 fmul_32ns_32ns_32_4_max_dsp_1_U701 fmul_32ns_32ns_32_4_max_dsp_1_U702 fadd_32ns_32ns_32_5_full_dsp_1_U564 fadd_32ns_32ns_32_4_no_dsp_1_U612 fmul_32ns_32ns_32_4_max_dsp_1_U703 fmul_32ns_32ns_32_4_max_dsp_1_U704 fadd_32ns_32ns_32_5_full_dsp_1_U565 fadd_32ns_32ns_32_4_no_dsp_1_U613 fmul_32ns_32ns_32_4_max_dsp_1_U705 fmul_32ns_32ns_32_4_max_dsp_1_U706 fadd_32ns_32ns_32_5_full_dsp_1_U566 fadd_32ns_32ns_32_4_no_dsp_1_U614 fmul_32ns_32ns_32_4_max_dsp_1_U707 fmul_32ns_32ns_32_4_max_dsp_1_U708 fadd_32ns_32ns_32_5_full_dsp_1_U567 fadd_32ns_32ns_32_4_no_dsp_1_U615 fmul_32ns_32ns_32_4_max_dsp_1_U709 fmul_32ns_32ns_32_4_max_dsp_1_U710 fadd_32ns_32ns_32_5_full_dsp_1_U568 fadd_32ns_32ns_32_4_no_dsp_1_U616 fmul_32ns_32ns_32_4_max_dsp_1_U711 fmul_32ns_32ns_32_4_max_dsp_1_U712 fadd_32ns_32ns_32_5_full_dsp_1_U569 fadd_32ns_32ns_32_4_no_dsp_1_U617 fmul_32ns_32ns_32_4_max_dsp_1_U713 fmul_32ns_32ns_32_4_max_dsp_1_U714 fadd_32ns_32ns_32_5_full_dsp_1_U570 fadd_32ns_32ns_32_4_no_dsp_1_U618 fmul_32ns_32ns_32_4_max_dsp_1_U619 fmul_32ns_32ns_32_4_max_dsp_1_U620 fadd_32ns_32ns_32_5_full_dsp_1_U523 fadd_32ns_32ns_32_4_no_dsp_1_U571 fmul_32ns_32ns_32_4_max_dsp_1_U621 fmul_32ns_32ns_32_4_max_dsp_1_U622 fadd_32ns_32ns_32_5_full_dsp_1_U524 fadd_32ns_32ns_32_4_no_dsp_1_U572 fmul_32ns_32ns_32_4_max_dsp_1_U623 fmul_32ns_32ns_32_4_max_dsp_1_U624 fadd_32ns_32ns_32_5_full_dsp_1_U525 fadd_32ns_32ns_32_4_no_dsp_1_U573 fmul_32ns_32ns_32_4_max_dsp_1_U625 fmul_32ns_32ns_32_4_max_dsp_1_U626 fadd_32ns_32ns_32_5_full_dsp_1_U526 fadd_32ns_32ns_32_4_no_dsp_1_U574 fmul_32ns_32ns_32_4_max_dsp_1_U627 fmul_32ns_32ns_32_4_max_dsp_1_U628 fadd_32ns_32ns_32_5_full_dsp_1_U527 fadd_32ns_32ns_32_4_no_dsp_1_U575 fmul_32ns_32ns_32_4_max_dsp_1_U629 fmul_32ns_32ns_32_4_max_dsp_1_U630 fadd_32ns_32ns_32_5_full_dsp_1_U528 fadd_32ns_32ns_32_4_no_dsp_1_U576 fmul_32ns_32ns_32_4_max_dsp_1_U631 fmul_32ns_32ns_32_4_max_dsp_1_U632 fadd_32ns_32ns_32_5_full_dsp_1_U529 fadd_32ns_32ns_32_4_no_dsp_1_U577 fmul_32ns_32ns_32_4_max_dsp_1_U633 fmul_32ns_32ns_32_4_max_dsp_1_U634 fadd_32ns_32ns_32_5_full_dsp_1_U530 fadd_32ns_32ns_32_4_no_dsp_1_U578 fmul_32ns_32ns_32_4_max_dsp_1_U635 fmul_32ns_32ns_32_4_max_dsp_1_U636 fadd_32ns_32ns_32_5_full_dsp_1_U531 fadd_32ns_32ns_32_4_no_dsp_1_U579 fmul_32ns_32ns_32_4_max_dsp_1_U637 fmul_32ns_32ns_32_4_max_dsp_1_U638 fadd_32ns_32ns_32_5_full_dsp_1_U532 fadd_32ns_32ns_32_4_no_dsp_1_U580 fmul_32ns_32ns_32_4_max_dsp_1_U639 fmul_32ns_32ns_32_4_max_dsp_1_U640 fadd_32ns_32ns_32_5_full_dsp_1_U533 fadd_32ns_32ns_32_4_no_dsp_1_U581 fmul_32ns_32ns_32_4_max_dsp_1_U641 fmul_32ns_32ns_32_4_max_dsp_1_U642 fadd_32ns_32ns_32_5_full_dsp_1_U534 fadd_32ns_32ns_32_4_no_dsp_1_U582 fmul_32ns_32ns_32_4_max_dsp_1_U643 fmul_32ns_32ns_32_4_max_dsp_1_U644 fadd_32ns_32ns_32_5_full_dsp_1_U535 fadd_32ns_32ns_32_4_no_dsp_1_U583 fmul_32ns_32ns_32_4_max_dsp_1_U645 fmul_32ns_32ns_32_4_max_dsp_1_U646 fadd_32ns_32ns_32_5_full_dsp_1_U536 fadd_32ns_32ns_32_4_no_dsp_1_U584 fmul_32ns_32ns_32_4_max_dsp_1_U647 fmul_32ns_32ns_32_4_max_dsp_1_U648 fadd_32ns_32ns_32_5_full_dsp_1_U537 fadd_32ns_32ns_32_4_no_dsp_1_U585 fmul_32ns_32ns_32_4_max_dsp_1_U649 fmul_32ns_32ns_32_4_max_dsp_1_U650 fadd_32ns_32ns_32_5_full_dsp_1_U538 fadd_32ns_32ns_32_4_no_dsp_1_U586 fmul_32ns_32ns_32_4_max_dsp_1_U651 fmul_32ns_32ns_32_4_max_dsp_1_U652 fadd_32ns_32ns_32_5_full_dsp_1_U539 fadd_32ns_32ns_32_4_no_dsp_1_U587 fmul_32ns_32ns_32_4_max_dsp_1_U653 fmul_32ns_32ns_32_4_max_dsp_1_U654 fadd_32ns_32ns_32_5_full_dsp_1_U540 fadd_32ns_32ns_32_4_no_dsp_1_U588 fmul_32ns_32ns_32_4_max_dsp_1_U655 fmul_32ns_32ns_32_4_max_dsp_1_U656 fadd_32ns_32ns_32_5_full_dsp_1_U541 fadd_32ns_32ns_32_4_no_dsp_1_U589 fmul_32ns_32ns_32_4_max_dsp_1_U657 fmul_32ns_32ns_32_4_max_dsp_1_U658 fadd_32ns_32ns_32_5_full_dsp_1_U542 fadd_32ns_32ns_32_4_no_dsp_1_U590 fmul_32ns_32ns_32_4_max_dsp_1_U659 fmul_32ns_32ns_32_4_max_dsp_1_U660 fadd_32ns_32ns_32_5_full_dsp_1_U543 fadd_32ns_32ns_32_4_no_dsp_1_U591 fmul_32ns_32ns_32_4_max_dsp_1_U661 fmul_32ns_32ns_32_4_max_dsp_1_U662 fadd_32ns_32ns_32_5_full_dsp_1_U544 fadd_32ns_32ns_32_4_no_dsp_1_U592 fmul_32ns_32ns_32_4_max_dsp_1_U663 fmul_32ns_32ns_32_4_max_dsp_1_U664 fadd_32ns_32ns_32_5_full_dsp_1_U545 fadd_32ns_32ns_32_4_no_dsp_1_U593 fmul_32ns_32ns_32_4_max_dsp_1_U665 fmul_32ns_32ns_32_4_max_dsp_1_U666 fadd_32ns_32ns_32_5_full_dsp_1_U546 fadd_32ns_32ns_32_4_no_dsp_1_U594 fmul_32ns_32ns_32_4_max_dsp_1_U667 fmul_32ns_32ns_32_4_max_dsp_1_U668 fadd_32ns_32ns_32_5_full_dsp_1_U547 fadd_32ns_32ns_32_4_no_dsp_1_U595 fmul_32ns_32ns_32_4_max_dsp_1_U669 fmul_32ns_32ns_32_4_max_dsp_1_U670 fadd_32ns_32ns_32_5_full_dsp_1_U548 fadd_32ns_32ns_32_4_no_dsp_1_U596 fmul_32ns_32ns_32_4_max_dsp_1_U671 fmul_32ns_32ns_32_4_max_dsp_1_U672 fadd_32ns_32ns_32_5_full_dsp_1_U549 fadd_32ns_32ns_32_4_no_dsp_1_U597 fmul_32ns_32ns_32_4_max_dsp_1_U673 fmul_32ns_32ns_32_4_max_dsp_1_U674 fadd_32ns_32ns_32_5_full_dsp_1_U550 fadd_32ns_32ns_32_4_no_dsp_1_U598 fmul_32ns_32ns_32_4_max_dsp_1_U675 fmul_32ns_32ns_32_4_max_dsp_1_U676 fadd_32ns_32ns_32_5_full_dsp_1_U551 fadd_32ns_32ns_32_4_no_dsp_1_U599 fmul_32ns_32ns_32_4_max_dsp_1_U677 fmul_32ns_32ns_32_4_max_dsp_1_U678 fadd_32ns_32ns_32_5_full_dsp_1_U552 fadd_32ns_32ns_32_4_no_dsp_1_U600 fmul_32ns_32ns_32_4_max_dsp_1_U679 fmul_32ns_32ns_32_4_max_dsp_1_U680 fadd_32ns_32ns_32_5_full_dsp_1_U553 fadd_32ns_32ns_32_4_no_dsp_1_U601 fmul_32ns_32ns_32_4_max_dsp_1_U681 fmul_32ns_32ns_32_4_max_dsp_1_U682 fadd_32ns_32ns_32_5_full_dsp_1_U554 fadd_32ns_32ns_32_4_no_dsp_1_U602 fmul_32ns_32ns_32_4_max_dsp_1_U683 fmul_32ns_32ns_32_4_max_dsp_1_U684 fadd_32ns_32ns_32_5_full_dsp_1_U555 fadd_32ns_32ns_32_4_no_dsp_1_U603 fmul_32ns_32ns_32_4_max_dsp_1_U685 fmul_32ns_32ns_32_4_max_dsp_1_U686 fadd_32ns_32ns_32_5_full_dsp_1_U556 fadd_32ns_32ns_32_4_no_dsp_1_U604 fmul_32ns_32ns_32_4_max_dsp_1_U687 fmul_32ns_32ns_32_4_max_dsp_1_U688 fadd_32ns_32ns_32_5_full_dsp_1_U557 fadd_32ns_32ns_32_4_no_dsp_1_U605 fmul_32ns_32ns_32_4_max_dsp_1_U689 fmul_32ns_32ns_32_4_max_dsp_1_U690 fadd_32ns_32ns_32_5_full_dsp_1_U558 fadd_32ns_32ns_32_4_no_dsp_1_U606 fmul_32ns_32ns_32_4_max_dsp_1_U691 fmul_32ns_32ns_32_4_max_dsp_1_U692 fadd_32ns_32ns_32_5_full_dsp_1_U559 fadd_32ns_32ns_32_4_no_dsp_1_U607 fmul_32ns_32ns_32_4_max_dsp_1_U693 fmul_32ns_32ns_32_4_max_dsp_1_U694 fadd_32ns_32ns_32_5_full_dsp_1_U560 fadd_32ns_32ns_32_4_no_dsp_1_U608 fmul_32ns_32ns_32_4_max_dsp_1_U695 fmul_32ns_32ns_32_4_max_dsp_1_U696 fadd_32ns_32ns_32_5_full_dsp_1_U561 fadd_32ns_32ns_32_4_no_dsp_1_U609 fmul_32ns_32ns_32_4_max_dsp_1_U697 fmul_32ns_32ns_32_4_max_dsp_1_U698 fadd_32ns_32ns_32_5_full_dsp_1_U562 fadd_32ns_32ns_32_4_no_dsp_1_U610 fmul_32ns_32ns_32_4_max_dsp_1_U699 fmul_32ns_32ns_32_4_max_dsp_1_U700 fadd_32ns_32ns_32_5_full_dsp_1_U563 fadd_32ns_32ns_32_4_no_dsp_1_U611 fmul_32ns_32ns_32_4_max_dsp_1_U701 fmul_32ns_32ns_32_4_max_dsp_1_U702 fadd_32ns_32ns_32_5_full_dsp_1_U564 fadd_32ns_32ns_32_4_no_dsp_1_U612 fmul_32ns_32ns_32_4_max_dsp_1_U703 fmul_32ns_32ns_32_4_max_dsp_1_U704 fadd_32ns_32ns_32_5_full_dsp_1_U565 fadd_32ns_32ns_32_4_no_dsp_1_U613 fmul_32ns_32ns_32_4_max_dsp_1_U705 fmul_32ns_32ns_32_4_max_dsp_1_U706 fadd_32ns_32ns_32_5_full_dsp_1_U566 fadd_32ns_32ns_32_4_no_dsp_1_U614 fmul_32ns_32ns_32_4_max_dsp_1_U707 fmul_32ns_32ns_32_4_max_dsp_1_U708 fadd_32ns_32ns_32_5_full_dsp_1_U567 fadd_32ns_32ns_32_4_no_dsp_1_U615 fmul_32ns_32ns_32_4_max_dsp_1_U709 fmul_32ns_32ns_32_4_max_dsp_1_U710 fadd_32ns_32ns_32_5_full_dsp_1_U568 fadd_32ns_32ns_32_4_no_dsp_1_U616 fmul_32ns_32ns_32_4_max_dsp_1_U711 fmul_32ns_32ns_32_4_max_dsp_1_U712 fadd_32ns_32ns_32_5_full_dsp_1_U569 fadd_32ns_32ns_32_4_no_dsp_1_U617 fmul_32ns_32ns_32_4_max_dsp_1_U713 fmul_32ns_32ns_32_4_max_dsp_1_U714 fadd_32ns_32ns_32_5_full_dsp_1_U570 fadd_32ns_32ns_32_4_no_dsp_1_U618 fmul_32ns_32ns_32_4_max_dsp_1_U619 fmul_32ns_32ns_32_4_max_dsp_1_U620 fadd_32ns_32ns_32_5_full_dsp_1_U523 fadd_32ns_32ns_32_4_no_dsp_1_U571 fmul_32ns_32ns_32_4_max_dsp_1_U621 fmul_32ns_32ns_32_4_max_dsp_1_U622 fadd_32ns_32ns_32_5_full_dsp_1_U524 fadd_32ns_32ns_32_4_no_dsp_1_U572 fmul_32ns_32ns_32_4_max_dsp_1_U623 fmul_32ns_32ns_32_4_max_dsp_1_U624 fadd_32ns_32ns_32_5_full_dsp_1_U525 fadd_32ns_32ns_32_4_no_dsp_1_U573 fmul_32ns_32ns_32_4_max_dsp_1_U625 fmul_32ns_32ns_32_4_max_dsp_1_U626 fadd_32ns_32ns_32_5_full_dsp_1_U526 fadd_32ns_32ns_32_4_no_dsp_1_U574 fmul_32ns_32ns_32_4_max_dsp_1_U627 fmul_32ns_32ns_32_4_max_dsp_1_U628 fadd_32ns_32ns_32_5_full_dsp_1_U527 fadd_32ns_32ns_32_4_no_dsp_1_U575 fmul_32ns_32ns_32_4_max_dsp_1_U629 fmul_32ns_32ns_32_4_max_dsp_1_U630 fadd_32ns_32ns_32_5_full_dsp_1_U528 fadd_32ns_32ns_32_4_no_dsp_1_U576 fmul_32ns_32ns_32_4_max_dsp_1_U631 fmul_32ns_32ns_32_4_max_dsp_1_U632 fadd_32ns_32ns_32_5_full_dsp_1_U529 fadd_32ns_32ns_32_4_no_dsp_1_U577 fmul_32ns_32ns_32_4_max_dsp_1_U633 fmul_32ns_32ns_32_4_max_dsp_1_U634 fadd_32ns_32ns_32_5_full_dsp_1_U530 fadd_32ns_32ns_32_4_no_dsp_1_U578 fmul_32ns_32ns_32_4_max_dsp_1_U635 fmul_32ns_32ns_32_4_max_dsp_1_U636 fadd_32ns_32ns_32_5_full_dsp_1_U531 fadd_32ns_32ns_32_4_no_dsp_1_U579 fmul_32ns_32ns_32_4_max_dsp_1_U637 fmul_32ns_32ns_32_4_max_dsp_1_U638 fadd_32ns_32ns_32_5_full_dsp_1_U532 fadd_32ns_32ns_32_4_no_dsp_1_U580 fmul_32ns_32ns_32_4_max_dsp_1_U639 fmul_32ns_32ns_32_4_max_dsp_1_U640 fadd_32ns_32ns_32_5_full_dsp_1_U533 fadd_32ns_32ns_32_4_no_dsp_1_U581 fmul_32ns_32ns_32_4_max_dsp_1_U641 fmul_32ns_32ns_32_4_max_dsp_1_U642 fadd_32ns_32ns_32_5_full_dsp_1_U534 fadd_32ns_32ns_32_4_no_dsp_1_U582 fmul_32ns_32ns_32_4_max_dsp_1_U643 fmul_32ns_32ns_32_4_max_dsp_1_U644 fadd_32ns_32ns_32_5_full_dsp_1_U535 fadd_32ns_32ns_32_4_no_dsp_1_U583 fmul_32ns_32ns_32_4_max_dsp_1_U645 fmul_32ns_32ns_32_4_max_dsp_1_U646 fadd_32ns_32ns_32_5_full_dsp_1_U536 fadd_32ns_32ns_32_4_no_dsp_1_U584 fmul_32ns_32ns_32_4_max_dsp_1_U647 fmul_32ns_32ns_32_4_max_dsp_1_U648 fadd_32ns_32ns_32_5_full_dsp_1_U537 fadd_32ns_32ns_32_4_no_dsp_1_U585 fmul_32ns_32ns_32_4_max_dsp_1_U649 fmul_32ns_32ns_32_4_max_dsp_1_U650 fadd_32ns_32ns_32_5_full_dsp_1_U538 fadd_32ns_32ns_32_4_no_dsp_1_U586 fmul_32ns_32ns_32_4_max_dsp_1_U651 fmul_32ns_32ns_32_4_max_dsp_1_U652 fadd_32ns_32ns_32_5_full_dsp_1_U539 fadd_32ns_32ns_32_4_no_dsp_1_U587 fmul_32ns_32ns_32_4_max_dsp_1_U653 fmul_32ns_32ns_32_4_max_dsp_1_U654 fadd_32ns_32ns_32_5_full_dsp_1_U540 fadd_32ns_32ns_32_4_no_dsp_1_U588 fmul_32ns_32ns_32_4_max_dsp_1_U655 fmul_32ns_32ns_32_4_max_dsp_1_U656 fadd_32ns_32ns_32_5_full_dsp_1_U541 fadd_32ns_32ns_32_4_no_dsp_1_U589 fmul_32ns_32ns_32_4_max_dsp_1_U657 fmul_32ns_32ns_32_4_max_dsp_1_U658 fadd_32ns_32ns_32_5_full_dsp_1_U542 fadd_32ns_32ns_32_4_no_dsp_1_U590 fmul_32ns_32ns_32_4_max_dsp_1_U659 fmul_32ns_32ns_32_4_max_dsp_1_U660 fadd_32ns_32ns_32_5_full_dsp_1_U543 fadd_32ns_32ns_32_4_no_dsp_1_U591 fmul_32ns_32ns_32_4_max_dsp_1_U661 fmul_32ns_32ns_32_4_max_dsp_1_U662 fadd_32ns_32ns_32_5_full_dsp_1_U544 fadd_32ns_32ns_32_4_no_dsp_1_U592 fmul_32ns_32ns_32_4_max_dsp_1_U663 fmul_32ns_32ns_32_4_max_dsp_1_U664 fadd_32ns_32ns_32_5_full_dsp_1_U545 fadd_32ns_32ns_32_4_no_dsp_1_U593 fmul_32ns_32ns_32_4_max_dsp_1_U665 fmul_32ns_32ns_32_4_max_dsp_1_U666 fadd_32ns_32ns_32_5_full_dsp_1_U546 fadd_32ns_32ns_32_4_no_dsp_1_U594 fmul_32ns_32ns_32_4_max_dsp_1_U667 fmul_32ns_32ns_32_4_max_dsp_1_U668 fadd_32ns_32ns_32_5_full_dsp_1_U547 fadd_32ns_32ns_32_4_no_dsp_1_U595 fmul_32ns_32ns_32_4_max_dsp_1_U669 fmul_32ns_32ns_32_4_max_dsp_1_U670 fadd_32ns_32ns_32_5_full_dsp_1_U548 fadd_32ns_32ns_32_4_no_dsp_1_U596 fmul_32ns_32ns_32_4_max_dsp_1_U671 fmul_32ns_32ns_32_4_max_dsp_1_U672 fadd_32ns_32ns_32_5_full_dsp_1_U549 fadd_32ns_32ns_32_4_no_dsp_1_U597 fmul_32ns_32ns_32_4_max_dsp_1_U673 fmul_32ns_32ns_32_4_max_dsp_1_U674 fadd_32ns_32ns_32_5_full_dsp_1_U550 fadd_32ns_32ns_32_4_no_dsp_1_U598 fmul_32ns_32ns_32_4_max_dsp_1_U675 fmul_32ns_32ns_32_4_max_dsp_1_U676 fadd_32ns_32ns_32_5_full_dsp_1_U551 fadd_32ns_32ns_32_4_no_dsp_1_U599 fmul_32ns_32ns_32_4_max_dsp_1_U677 fmul_32ns_32ns_32_4_max_dsp_1_U678 fadd_32ns_32ns_32_5_full_dsp_1_U552 fadd_32ns_32ns_32_4_no_dsp_1_U600 fmul_32ns_32ns_32_4_max_dsp_1_U679 fmul_32ns_32ns_32_4_max_dsp_1_U680 fadd_32ns_32ns_32_5_full_dsp_1_U553 fadd_32ns_32ns_32_4_no_dsp_1_U601 fmul_32ns_32ns_32_4_max_dsp_1_U681 fmul_32ns_32ns_32_4_max_dsp_1_U682 fadd_32ns_32ns_32_5_full_dsp_1_U554 fadd_32ns_32ns_32_4_no_dsp_1_U602 fmul_32ns_32ns_32_4_max_dsp_1_U683 fmul_32ns_32ns_32_4_max_dsp_1_U684 fadd_32ns_32ns_32_5_full_dsp_1_U555 fadd_32ns_32ns_32_4_no_dsp_1_U603 fmul_32ns_32ns_32_4_max_dsp_1_U685 fmul_32ns_32ns_32_4_max_dsp_1_U686 fadd_32ns_32ns_32_5_full_dsp_1_U556 fadd_32ns_32ns_32_4_no_dsp_1_U604 fmul_32ns_32ns_32_4_max_dsp_1_U687 fmul_32ns_32ns_32_4_max_dsp_1_U688 fadd_32ns_32ns_32_5_full_dsp_1_U557 fadd_32ns_32ns_32_4_no_dsp_1_U605 fmul_32ns_32ns_32_4_max_dsp_1_U689 fmul_32ns_32ns_32_4_max_dsp_1_U690 fadd_32ns_32ns_32_5_full_dsp_1_U558 fadd_32ns_32ns_32_4_no_dsp_1_U606 fmul_32ns_32ns_32_4_max_dsp_1_U691 fmul_32ns_32ns_32_4_max_dsp_1_U692 fadd_32ns_32ns_32_5_full_dsp_1_U559 fadd_32ns_32ns_32_4_no_dsp_1_U607 fmul_32ns_32ns_32_4_max_dsp_1_U693 fmul_32ns_32ns_32_4_max_dsp_1_U694 fadd_32ns_32ns_32_5_full_dsp_1_U560 fadd_32ns_32ns_32_4_no_dsp_1_U608 fmul_32ns_32ns_32_4_max_dsp_1_U695 fmul_32ns_32ns_32_4_max_dsp_1_U696 fadd_32ns_32ns_32_5_full_dsp_1_U561 fadd_32ns_32ns_32_4_no_dsp_1_U609 fmul_32ns_32ns_32_4_max_dsp_1_U697 fmul_32ns_32ns_32_4_max_dsp_1_U698 fadd_32ns_32ns_32_5_full_dsp_1_U562 fadd_32ns_32ns_32_4_no_dsp_1_U610 fmul_32ns_32ns_32_4_max_dsp_1_U699 fmul_32ns_32ns_32_4_max_dsp_1_U700 fadd_32ns_32ns_32_5_full_dsp_1_U563 fadd_32ns_32ns_32_4_no_dsp_1_U611 fmul_32ns_32ns_32_4_max_dsp_1_U701 fmul_32ns_32ns_32_4_max_dsp_1_U702 fadd_32ns_32ns_32_5_full_dsp_1_U564 fadd_32ns_32ns_32_4_no_dsp_1_U612 fmul_32ns_32ns_32_4_max_dsp_1_U703 fmul_32ns_32ns_32_4_max_dsp_1_U704 fadd_32ns_32ns_32_5_full_dsp_1_U565 fadd_32ns_32ns_32_4_no_dsp_1_U613 fmul_32ns_32ns_32_4_max_dsp_1_U705 fmul_32ns_32ns_32_4_max_dsp_1_U706 fadd_32ns_32ns_32_5_full_dsp_1_U566 fadd_32ns_32ns_32_4_no_dsp_1_U614 fmul_32ns_32ns_32_4_max_dsp_1_U707 fmul_32ns_32ns_32_4_max_dsp_1_U708 fadd_32ns_32ns_32_5_full_dsp_1_U567 fadd_32ns_32ns_32_4_no_dsp_1_U615 fmul_32ns_32ns_32_4_max_dsp_1_U709 fmul_32ns_32ns_32_4_max_dsp_1_U710 fadd_32ns_32ns_32_5_full_dsp_1_U568 fadd_32ns_32ns_32_4_no_dsp_1_U616 fmul_32ns_32ns_32_4_max_dsp_1_U711 fmul_32ns_32ns_32_4_max_dsp_1_U712 fadd_32ns_32ns_32_5_full_dsp_1_U569 fadd_32ns_32ns_32_4_no_dsp_1_U617 fmul_32ns_32ns_32_4_max_dsp_1_U713 fmul_32ns_32ns_32_4_max_dsp_1_U714 fadd_32ns_32ns_32_5_full_dsp_1_U570 fadd_32ns_32ns_32_4_no_dsp_1_U618</BindInstances>
                                        </Instance>
                                        <Instance>
                                            <InstName>compute_FT0_level1_Block_entry14_proc_U0</InstName>
                                            <ModuleName>compute_FT0_level1_Block_entry14_proc</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>4586</ID>
                                            <BindInstances>add_ln264_fu_18_p2</BindInstances>
                                        </Instance>
                                        <Instance>
                                            <InstName>write_E_FT0_2_U0</InstName>
                                            <ModuleName>write_E_FT0_2</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>4592</ID>
                                            <InstancesList>
                                                <Instance>
                                                    <InstName>grp_write_E_FT0_2_Pipeline_VITIS_LOOP_1016_1_fu_1194</InstName>
                                                    <ModuleName>write_E_FT0_2_Pipeline_VITIS_LOOP_1016_1</ModuleName>
                                                    <IsCompInst>true</IsCompInst>
                                                    <ID>1194</ID>
                                                    <BindInstances>add_ln1016_fu_1231_p2</BindInstances>
                                                </Instance>
                                            </InstancesList>
                                        </Instance>
                                        <Instance>
                                            <InstName>write_E_FT0_5_U0</InstName>
                                            <ModuleName>write_E_FT0_5</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>4743</ID>
                                            <InstancesList>
                                                <Instance>
                                                    <InstName>grp_write_E_FT0_5_Pipeline_VITIS_LOOP_1016_1_fu_1194</InstName>
                                                    <ModuleName>write_E_FT0_5_Pipeline_VITIS_LOOP_1016_1</ModuleName>
                                                    <IsCompInst>true</IsCompInst>
                                                    <ID>1194</ID>
                                                    <BindInstances>add_ln1016_fu_1231_p2</BindInstances>
                                                </Instance>
                                            </InstancesList>
                                        </Instance>
                                    </InstancesList>
                                    <BindInstances>E_1_0_0_val3_c_U E_1_0_0_val3_c12_U E_1_0_1_val5_c_U E_1_0_1_val5_c13_U E_1_0_2_val7_c_U E_1_0_2_val7_c14_U E_1_0_3_val9_c_U E_1_0_3_val9_c15_U E_1_0_4_val11_c_U E_1_0_4_val11_c16_U E_1_0_5_val13_c_U E_1_0_5_val13_c17_U E_1_0_6_val15_c_U E_1_0_6_val15_c18_U E_1_0_7_val17_c_U E_1_0_7_val17_c19_U E_1_0_8_val19_c_U E_1_0_8_val19_c20_U E_1_0_9_val21_c_U E_1_0_9_val21_c21_U E_1_0_10_val23_c_U E_1_0_10_val23_c22_U E_1_0_11_val25_c_U E_1_0_11_val25_c23_U E_1_0_12_val27_c_U E_1_0_12_val27_c24_U E_1_0_13_val29_c_U E_1_0_13_val29_c25_U E_1_0_14_val31_c_U E_1_0_14_val31_c26_U E_1_0_15_val33_c_U E_1_0_15_val33_c27_U E_1_1_0_val35_c_U E_1_1_0_val35_c28_U E_1_1_1_val37_c_U E_1_1_1_val37_c29_U E_1_1_2_val39_c_U E_1_1_2_val39_c30_U E_1_1_3_val41_c_U E_1_1_3_val41_c31_U E_1_1_4_val43_c_U E_1_1_4_val43_c32_U E_1_1_5_val45_c_U E_1_1_5_val45_c33_U E_1_1_6_val47_c_U E_1_1_6_val47_c34_U E_1_1_7_val49_c_U E_1_1_7_val49_c35_U E_1_1_8_val51_c_U E_1_1_8_val51_c36_U E_1_1_9_val53_c_U E_1_1_9_val53_c37_U E_1_1_10_val55_c_U E_1_1_10_val55_c38_U E_1_1_11_val57_c_U E_1_1_11_val57_c39_U E_1_1_12_val59_c_U E_1_1_12_val59_c40_U E_1_1_13_val61_c_U E_1_1_13_val61_c41_U E_1_1_14_val63_c_U E_1_1_14_val63_c42_U E_1_1_15_val65_c_U E_1_1_15_val65_c43_U E_1_2_0_val67_c_U E_1_2_0_val67_c44_U E_1_2_1_val69_c_U E_1_2_1_val69_c45_U E_1_2_2_val71_c_U E_1_2_2_val71_c46_U E_1_2_3_val73_c_U E_1_2_3_val73_c47_U E_1_2_4_val75_c_U E_1_2_4_val75_c48_U E_1_2_5_val77_c_U E_1_2_5_val77_c49_U E_1_2_6_val79_c_U E_1_2_6_val79_c50_U E_1_2_7_val81_c_U E_1_2_7_val81_c51_U E_1_2_8_val83_c_U E_1_2_8_val83_c52_U E_1_2_9_val85_c_U E_1_2_9_val85_c53_U E_1_2_10_val87_c_U E_1_2_10_val87_c54_U E_1_2_11_val89_c_U E_1_2_11_val89_c55_U E_1_2_12_val91_c_U E_1_2_12_val91_c56_U E_1_2_13_val93_c_U E_1_2_13_val93_c57_U E_1_2_14_val95_c_U E_1_2_14_val95_c58_U E_1_2_15_val97_c_U E_1_2_15_val97_c59_U E_1_3_0_val99_c_U E_1_3_0_val99_c60_U E_1_3_1_val101_c_U E_1_3_1_val101_c61_U E_1_3_2_val103_c_U E_1_3_2_val103_c62_U E_1_3_3_val105_c_U E_1_3_3_val105_c63_U E_1_3_4_val107_c_U E_1_3_4_val107_c64_U E_1_3_5_val109_c_U E_1_3_5_val109_c65_U E_1_3_6_val111_c_U E_1_3_6_val111_c66_U E_1_3_7_val113_c_U E_1_3_7_val113_c67_U E_1_3_8_val115_c_U E_1_3_8_val115_c68_U E_1_3_9_val117_c_U E_1_3_9_val117_c69_U E_1_3_10_val119_c_U E_1_3_10_val119_c70_U E_1_3_11_val121_c_U E_1_3_11_val121_c71_U E_1_3_12_val123_c_U E_1_3_12_val123_c72_U E_1_3_13_val125_c_U E_1_3_13_val125_c73_U E_1_3_14_val127_c_U E_1_3_14_val127_c74_U E_1_3_15_val129_c_U E_1_3_15_val129_c75_U E_1_4_0_val131_c_U E_1_4_0_val131_c76_U E_1_4_1_val133_c_U E_1_4_1_val133_c77_U E_1_4_2_val135_c_U E_1_4_2_val135_c78_U E_1_4_3_val137_c_U E_1_4_3_val137_c79_U E_1_4_4_val139_c_U E_1_4_4_val139_c80_U E_1_4_5_val141_c_U E_1_4_5_val141_c81_U E_1_4_6_val143_c_U E_1_4_6_val143_c82_U E_1_4_7_val145_c_U E_1_4_7_val145_c83_U E_1_4_8_val147_c_U E_1_4_8_val147_c84_U E_1_4_9_val149_c_U E_1_4_9_val149_c85_U E_1_4_10_val151_c_U E_1_4_10_val151_c86_U E_1_4_11_val153_c_U E_1_4_11_val153_c87_U E_1_4_12_val155_c_U E_1_4_12_val155_c88_U E_1_4_13_val157_c_U E_1_4_13_val157_c89_U E_1_4_14_val159_c_U E_1_4_14_val159_c90_U E_1_4_15_val161_c_U E_1_4_15_val161_c91_U E_1_5_0_val163_c_U E_1_5_0_val163_c92_U E_1_5_1_val165_c_U E_1_5_1_val165_c93_U E_1_5_2_val167_c_U E_1_5_2_val167_c94_U E_1_5_3_val169_c_U E_1_5_3_val169_c95_U E_1_5_4_val171_c_U E_1_5_4_val171_c96_U E_1_5_5_val173_c_U E_1_5_5_val173_c97_U E_1_5_6_val175_c_U E_1_5_6_val175_c98_U E_1_5_7_val177_c_U E_1_5_7_val177_c99_U E_1_5_8_val179_c_U E_1_5_8_val179_c100_U E_1_5_9_val181_c_U E_1_5_9_val181_c101_U E_1_5_10_val183_c_U E_1_5_10_val183_c102_U E_1_5_11_val185_c_U E_1_5_11_val185_c103_U E_1_5_12_val187_c_U E_1_5_12_val187_c104_U E_1_5_13_val189_c_U E_1_5_13_val189_c105_U E_1_5_14_val191_c_U E_1_5_14_val191_c106_U E_1_5_15_val193_c_U E_1_5_15_val193_c107_U E_1_6_0_val195_c_U E_1_6_0_val195_c108_U E_1_6_1_val197_c_U E_1_6_1_val197_c109_U E_1_6_2_val199_c_U E_1_6_2_val199_c110_U E_1_6_3_val201_c_U E_1_6_3_val201_c111_U E_1_6_4_val203_c_U E_1_6_4_val203_c112_U E_1_6_5_val205_c_U E_1_6_5_val205_c113_U E_1_6_6_val207_c_U E_1_6_6_val207_c114_U E_1_6_7_val209_c_U E_1_6_7_val209_c115_U E_1_6_8_val211_c_U E_1_6_8_val211_c116_U E_1_6_9_val213_c_U E_1_6_9_val213_c117_U E_1_6_10_val215_c_U E_1_6_10_val215_c118_U E_1_6_11_val217_c_U E_1_6_11_val217_c119_U E_1_6_12_val219_c_U E_1_6_12_val219_c120_U E_1_6_13_val221_c_U E_1_6_13_val221_c121_U E_1_6_14_val223_c_U E_1_6_14_val223_c122_U E_1_6_15_val225_c_U E_1_6_15_val225_c123_U E_1_7_0_val227_c_U E_1_7_0_val227_c124_U E_1_7_1_val229_c_U E_1_7_1_val229_c125_U E_1_7_2_val231_c_U E_1_7_2_val231_c126_U E_1_7_3_val233_c_U E_1_7_3_val233_c127_U E_1_7_4_val235_c_U E_1_7_4_val235_c128_U E_1_7_5_val237_c_U E_1_7_5_val237_c129_U E_1_7_6_val239_c_U E_1_7_6_val239_c130_U E_1_7_7_val241_c_U E_1_7_7_val241_c131_U E_1_7_8_val243_c_U E_1_7_8_val243_c132_U E_1_7_9_val245_c_U E_1_7_9_val245_c133_U E_1_7_10_val247_c_U E_1_7_10_val247_c134_U E_1_7_11_val249_c_U E_1_7_11_val249_c135_U E_1_7_12_val251_c_U E_1_7_12_val251_c136_U E_1_7_13_val253_c_U E_1_7_13_val253_c137_U E_1_7_14_val255_c_U E_1_7_14_val255_c138_U E_1_7_15_val257_c_U E_1_7_15_val257_c139_U E_1_8_0_val259_c_U E_1_8_0_val259_c140_U E_1_8_1_val261_c_U E_1_8_1_val261_c141_U E_1_8_2_val263_c_U E_1_8_2_val263_c142_U E_1_8_3_val265_c_U E_1_8_3_val265_c143_U E_1_8_4_val267_c_U E_1_8_4_val267_c144_U E_1_8_5_val269_c_U E_1_8_5_val269_c145_U E_1_8_6_val271_c_U E_1_8_6_val271_c146_U E_1_8_7_val273_c_U E_1_8_7_val273_c147_U E_1_8_8_val275_c_U E_1_8_8_val275_c148_U E_1_8_9_val277_c_U E_1_8_9_val277_c149_U E_1_8_10_val279_c_U E_1_8_10_val279_c150_U E_1_8_11_val281_c_U E_1_8_11_val281_c151_U E_1_8_12_val283_c_U E_1_8_12_val283_c152_U E_1_8_13_val285_c_U E_1_8_13_val285_c153_U E_1_8_14_val287_c_U E_1_8_14_val287_c154_U E_1_8_15_val289_c_U E_1_8_15_val289_c155_U add_ln264_loc_c_channel_U add_ln264_loc_c156_channel_U</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_write_E_FT0_fu_1689</InstName>
                                    <ModuleName>write_E_FT0</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>1689</ID>
                                    <BindInstances>add_ln1016_fu_1231_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_write_E_FT0_fu_1839</InstName>
                                    <ModuleName>write_E_FT0</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>1839</ID>
                                    <BindInstances>add_ln1016_fu_1231_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>j0_4_fu_3875_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>A_0_U A_0_1_U A_0_2_U A_0_3_U A_0_4_U A_0_5_U A_0_6_U A_0_7_U A_0_8_U A_0_9_U A_0_10_U A_0_11_U A_0_12_U A_0_13_U A_0_14_U A_0_15_U A_0_16_U A_0_17_U A_1_U A_1_1_U A_1_2_U A_1_3_U A_1_4_U A_1_5_U A_1_6_U A_1_7_U A_1_8_U A_1_9_U A_1_10_U A_1_11_U A_1_12_U A_1_13_U A_1_14_U A_1_15_U A_1_16_U A_1_17_U B_U B_1_U B_2_U B_3_U B_4_U B_5_U B_6_U B_7_U B_8_U B_9_U B_10_U B_11_U B_12_U B_13_U B_14_U B_15_U B_16_U B_17_U B_18_U B_19_U B_20_U B_21_U B_22_U B_23_U B_24_U B_25_U B_26_U B_27_U B_28_U B_29_U B_30_U B_31_U i0_4_fu_504_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>FT1_level0_U0</InstName>
                    <ModuleName>FT1_level0</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>305</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_read_D_FT1_fu_684</InstName>
                            <ModuleName>read_D_FT1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>684</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_read_D_FT1_Pipeline_VITIS_LOOP_719_1_VITIS_LOOP_720_2_fu_108</InstName>
                                    <ModuleName>read_D_FT1_Pipeline_VITIS_LOOP_719_1_VITIS_LOOP_720_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>108</ID>
                                    <BindInstances>add_ln719_1_fu_708_p2 add_ln719_fu_725_p2 add_ln720_fu_873_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                        </Instance>
                        <Instance>
                            <InstName>grp_FT1_level1_fu_772</InstName>
                            <ModuleName>FT1_level1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>772</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_read_C_FT1_7_fu_1094</InstName>
                                    <ModuleName>read_C_FT1_7</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>1094</ID>
                                    <InstancesList>
                                        <Instance>
                                            <InstName>grp_read_C_FT1_7_Pipeline_VITIS_LOOP_753_1_VITIS_LOOP_754_2_fu_108</InstName>
                                            <ModuleName>read_C_FT1_7_Pipeline_VITIS_LOOP_753_1_VITIS_LOOP_754_2</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>108</ID>
                                            <BindInstances>add_ln753_1_fu_1892_p2 add_ln753_fu_1904_p2 add_ln754_fu_2300_p2</BindInstances>
                                        </Instance>
                                    </InstancesList>
                                </Instance>
                                <Instance>
                                    <InstName>grp_compute_FT1_level1_fu_1182</InstName>
                                    <ModuleName>compute_FT1_level1</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>1182</ID>
                                    <InstancesList>
                                        <Instance>
                                            <InstName>entry_proc13_U0</InstName>
                                            <ModuleName>entry_proc13</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>2518</ID>
                                        </Instance>
                                        <Instance>
                                            <InstName>compute_FT1_level1_Block_entry4_proc_U0</InstName>
                                            <ModuleName>compute_FT1_level1_Block_entry4_proc</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>2925</ID>
                                            <BindInstances>add_ln350_fu_18_p2</BindInstances>
                                        </Instance>
                                        <Instance>
                                            <InstName>compute_FT1_level1_Block_entry48_proc_U0</InstName>
                                            <ModuleName>compute_FT1_level1_Block_entry48_proc</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>2931</ID>
                                            <BindInstances>add_ln353_fu_14_p2</BindInstances>
                                        </Instance>
                                        <Instance>
                                            <InstName>read_C_FT1_U0</InstName>
                                            <ModuleName>read_C_FT1</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>2936</ID>
                                            <InstancesList>
                                                <Instance>
                                                    <InstName>grp_read_C_FT1_Pipeline_VITIS_LOOP_753_1_VITIS_LOOP_754_2_fu_136</InstName>
                                                    <ModuleName>read_C_FT1_Pipeline_VITIS_LOOP_753_1_VITIS_LOOP_754_2</ModuleName>
                                                    <IsCompInst>true</IsCompInst>
                                                    <ID>136</ID>
                                                    <BindInstances>add_ln753_1_fu_1934_p2 add_ln753_fu_1946_p2 tmp_fu_2008_p2 empty_fu_2017_p2 mul_8ns_10ns_17_1_1_U2993 sub_ln757_fu_2066_p2 add_ln757_fu_2079_p2 add_ln761_fu_2408_p2 add_ln765_fu_2558_p2 add_ln769_fu_2616_p2 add_ln754_fu_1984_p2</BindInstances>
                                                </Instance>
                                            </InstancesList>
                                        </Instance>
                                        <Instance>
                                            <InstName>task3_intra_U0</InstName>
                                            <ModuleName>task3_intra</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>3024</ID>
                                            <InstancesList>
                                                <Instance>
                                                    <InstName>grp_task3_intra_Pipeline_VITIS_LOOP_538_1_fu_2322</InstName>
                                                    <ModuleName>task3_intra_Pipeline_VITIS_LOOP_538_1</ModuleName>
                                                    <IsCompInst>true</IsCompInst>
                                                    <ID>2322</ID>
                                                    <BindInstances>add_ln538_fu_5122_p2 add_ln549_fu_5164_p2 add_ln549_1_fu_5178_p2 add_ln549_2_fu_5192_p2 add_ln549_3_fu_5206_p2 add_ln549_4_fu_5220_p2 add_ln549_5_fu_5234_p2 add_ln549_6_fu_5248_p2 add_ln549_7_fu_5262_p2 add_ln549_8_fu_5276_p2 add_ln549_9_fu_5290_p2 fmul_32ns_32ns_32_4_max_dsp_1_U3217 fmul_32ns_32ns_32_4_max_dsp_1_U3218 fmul_32ns_32ns_32_4_max_dsp_1_U3219 fmul_32ns_32ns_32_4_max_dsp_1_U3220 fadd_32ns_32ns_32_5_full_dsp_1_U3083 fadd_32ns_32ns_32_5_full_dsp_1_U3084 fadd_32ns_32ns_32_5_full_dsp_1_U3149 fadd_32ns_32ns_32_4_no_dsp_1_U3183 fmul_32ns_32ns_32_4_max_dsp_1_U3221 fmul_32ns_32ns_32_4_max_dsp_1_U3222 fmul_32ns_32ns_32_4_max_dsp_1_U3223 fmul_32ns_32ns_32_4_max_dsp_1_U3224 fadd_32ns_32ns_32_5_full_dsp_1_U3085 fadd_32ns_32ns_32_5_full_dsp_1_U3086 fadd_32ns_32ns_32_5_full_dsp_1_U3150 fadd_32ns_32ns_32_4_no_dsp_1_U3184 fmul_32ns_32ns_32_4_max_dsp_1_U3225 fmul_32ns_32ns_32_4_max_dsp_1_U3226 fmul_32ns_32ns_32_4_max_dsp_1_U3227 fmul_32ns_32ns_32_4_max_dsp_1_U3228 fadd_32ns_32ns_32_5_full_dsp_1_U3087 fadd_32ns_32ns_32_5_full_dsp_1_U3088 fadd_32ns_32ns_32_5_full_dsp_1_U3151 fadd_32ns_32ns_32_4_no_dsp_1_U3185 fmul_32ns_32ns_32_4_max_dsp_1_U3229 fmul_32ns_32ns_32_4_max_dsp_1_U3230 fmul_32ns_32ns_32_4_max_dsp_1_U3231 fmul_32ns_32ns_32_4_max_dsp_1_U3232 fadd_32ns_32ns_32_5_full_dsp_1_U3089 fadd_32ns_32ns_32_5_full_dsp_1_U3090 fadd_32ns_32ns_32_5_full_dsp_1_U3152 fadd_32ns_32ns_32_4_no_dsp_1_U3186 fmul_32ns_32ns_32_4_max_dsp_1_U3233 fmul_32ns_32ns_32_4_max_dsp_1_U3234 fmul_32ns_32ns_32_4_max_dsp_1_U3235 fmul_32ns_32ns_32_4_max_dsp_1_U3236 fadd_32ns_32ns_32_5_full_dsp_1_U3091 fadd_32ns_32ns_32_5_full_dsp_1_U3092 fadd_32ns_32ns_32_5_full_dsp_1_U3153 fadd_32ns_32ns_32_4_no_dsp_1_U3187 fmul_32ns_32ns_32_4_max_dsp_1_U3237 fmul_32ns_32ns_32_4_max_dsp_1_U3238 fmul_32ns_32ns_32_4_max_dsp_1_U3239 fmul_32ns_32ns_32_4_max_dsp_1_U3240 fadd_32ns_32ns_32_5_full_dsp_1_U3093 fadd_32ns_32ns_32_5_full_dsp_1_U3094 fadd_32ns_32ns_32_5_full_dsp_1_U3154 fadd_32ns_32ns_32_4_no_dsp_1_U3188 fmul_32ns_32ns_32_4_max_dsp_1_U3241 fmul_32ns_32ns_32_4_max_dsp_1_U3242 fmul_32ns_32ns_32_4_max_dsp_1_U3243 fmul_32ns_32ns_32_4_max_dsp_1_U3244 fadd_32ns_32ns_32_5_full_dsp_1_U3095 fadd_32ns_32ns_32_5_full_dsp_1_U3096 fadd_32ns_32ns_32_5_full_dsp_1_U3155 fadd_32ns_32ns_32_4_no_dsp_1_U3189 fmul_32ns_32ns_32_4_max_dsp_1_U3245 fmul_32ns_32ns_32_4_max_dsp_1_U3246 fmul_32ns_32ns_32_4_max_dsp_1_U3247 fmul_32ns_32ns_32_4_max_dsp_1_U3248 fadd_32ns_32ns_32_5_full_dsp_1_U3097 fadd_32ns_32ns_32_5_full_dsp_1_U3098 fadd_32ns_32ns_32_5_full_dsp_1_U3156 fadd_32ns_32ns_32_4_no_dsp_1_U3190 fmul_32ns_32ns_32_4_max_dsp_1_U3249 fmul_32ns_32ns_32_4_max_dsp_1_U3250 fmul_32ns_32ns_32_4_max_dsp_1_U3251 fmul_32ns_32ns_32_4_max_dsp_1_U3252 fadd_32ns_32ns_32_5_full_dsp_1_U3099 fadd_32ns_32ns_32_5_full_dsp_1_U3100 fadd_32ns_32ns_32_5_full_dsp_1_U3157 fadd_32ns_32ns_32_4_no_dsp_1_U3191 fmul_32ns_32ns_32_4_max_dsp_1_U3253 fmul_32ns_32ns_32_4_max_dsp_1_U3254 fmul_32ns_32ns_32_4_max_dsp_1_U3255 fmul_32ns_32ns_32_4_max_dsp_1_U3256 fadd_32ns_32ns_32_5_full_dsp_1_U3101 fadd_32ns_32ns_32_5_full_dsp_1_U3102 fadd_32ns_32ns_32_5_full_dsp_1_U3158 fadd_32ns_32ns_32_4_no_dsp_1_U3192 fmul_32ns_32ns_32_4_max_dsp_1_U3257 fmul_32ns_32ns_32_4_max_dsp_1_U3258 fmul_32ns_32ns_32_4_max_dsp_1_U3259 fmul_32ns_32ns_32_4_max_dsp_1_U3260 fadd_32ns_32ns_32_5_full_dsp_1_U3103 fadd_32ns_32ns_32_5_full_dsp_1_U3104 fadd_32ns_32ns_32_5_full_dsp_1_U3159 fadd_32ns_32ns_32_4_no_dsp_1_U3193 fmul_32ns_32ns_32_4_max_dsp_1_U3261 fmul_32ns_32ns_32_4_max_dsp_1_U3262 fmul_32ns_32ns_32_4_max_dsp_1_U3263 fmul_32ns_32ns_32_4_max_dsp_1_U3264 fadd_32ns_32ns_32_5_full_dsp_1_U3105 fadd_32ns_32ns_32_5_full_dsp_1_U3106 fadd_32ns_32ns_32_5_full_dsp_1_U3160 fadd_32ns_32ns_32_4_no_dsp_1_U3194 fmul_32ns_32ns_32_4_max_dsp_1_U3265 fmul_32ns_32ns_32_4_max_dsp_1_U3266 fmul_32ns_32ns_32_4_max_dsp_1_U3267 fmul_32ns_32ns_32_4_max_dsp_1_U3268 fadd_32ns_32ns_32_5_full_dsp_1_U3107 fadd_32ns_32ns_32_5_full_dsp_1_U3108 fadd_32ns_32ns_32_5_full_dsp_1_U3161 fadd_32ns_32ns_32_4_no_dsp_1_U3195 fmul_32ns_32ns_32_4_max_dsp_1_U3269 fmul_32ns_32ns_32_4_max_dsp_1_U3270 fmul_32ns_32ns_32_4_max_dsp_1_U3271 fmul_32ns_32ns_32_4_max_dsp_1_U3272 fadd_32ns_32ns_32_5_full_dsp_1_U3109 fadd_32ns_32ns_32_5_full_dsp_1_U3110 fadd_32ns_32ns_32_5_full_dsp_1_U3162 fadd_32ns_32ns_32_4_no_dsp_1_U3196 fmul_32ns_32ns_32_4_max_dsp_1_U3273 fmul_32ns_32ns_32_4_max_dsp_1_U3274 fmul_32ns_32ns_32_4_max_dsp_1_U3275 fmul_32ns_32ns_32_4_max_dsp_1_U3276 fadd_32ns_32ns_32_5_full_dsp_1_U3111 fadd_32ns_32ns_32_5_full_dsp_1_U3112 fadd_32ns_32ns_32_5_full_dsp_1_U3163 fadd_32ns_32ns_32_4_no_dsp_1_U3197 fmul_32ns_32ns_32_4_max_dsp_1_U3277 fmul_32ns_32ns_32_4_max_dsp_1_U3278 fmul_32ns_32ns_32_4_max_dsp_1_U3279 fmul_32ns_32ns_32_4_max_dsp_1_U3280 fadd_32ns_32ns_32_5_full_dsp_1_U3113 fadd_32ns_32ns_32_5_full_dsp_1_U3114 fadd_32ns_32ns_32_5_full_dsp_1_U3164 fadd_32ns_32ns_32_4_no_dsp_1_U3198 fmul_32ns_32ns_32_4_max_dsp_1_U3281 fmul_32ns_32ns_32_4_max_dsp_1_U3282 fmul_32ns_32ns_32_4_max_dsp_1_U3283 fmul_32ns_32ns_32_4_max_dsp_1_U3284 fadd_32ns_32ns_32_5_full_dsp_1_U3115 fadd_32ns_32ns_32_5_full_dsp_1_U3116 fadd_32ns_32ns_32_5_full_dsp_1_U3165 fadd_32ns_32ns_32_4_no_dsp_1_U3199 fmul_32ns_32ns_32_4_max_dsp_1_U3285 fmul_32ns_32ns_32_4_max_dsp_1_U3286 fmul_32ns_32ns_32_4_max_dsp_1_U3287 fmul_32ns_32ns_32_4_max_dsp_1_U3288 fadd_32ns_32ns_32_5_full_dsp_1_U3117 fadd_32ns_32ns_32_5_full_dsp_1_U3118 fadd_32ns_32ns_32_5_full_dsp_1_U3166 fadd_32ns_32ns_32_4_no_dsp_1_U3200 fmul_32ns_32ns_32_4_max_dsp_1_U3289 fmul_32ns_32ns_32_4_max_dsp_1_U3290 fmul_32ns_32ns_32_4_max_dsp_1_U3291 fmul_32ns_32ns_32_4_max_dsp_1_U3292 fadd_32ns_32ns_32_5_full_dsp_1_U3119 fadd_32ns_32ns_32_5_full_dsp_1_U3120 fadd_32ns_32ns_32_5_full_dsp_1_U3167 fadd_32ns_32ns_32_4_no_dsp_1_U3201 fmul_32ns_32ns_32_4_max_dsp_1_U3293 fmul_32ns_32ns_32_4_max_dsp_1_U3294 fmul_32ns_32ns_32_4_max_dsp_1_U3295 fmul_32ns_32ns_32_4_max_dsp_1_U3296 fadd_32ns_32ns_32_5_full_dsp_1_U3121 fadd_32ns_32ns_32_5_full_dsp_1_U3122 fadd_32ns_32ns_32_5_full_dsp_1_U3168 fadd_32ns_32ns_32_4_no_dsp_1_U3202 fmul_32ns_32ns_32_4_max_dsp_1_U3297 fmul_32ns_32ns_32_4_max_dsp_1_U3298 fmul_32ns_32ns_32_4_max_dsp_1_U3299 fmul_32ns_32ns_32_4_max_dsp_1_U3300 fadd_32ns_32ns_32_5_full_dsp_1_U3123 fadd_32ns_32ns_32_5_full_dsp_1_U3124 fadd_32ns_32ns_32_5_full_dsp_1_U3169 fadd_32ns_32ns_32_4_no_dsp_1_U3203 fmul_32ns_32ns_32_4_max_dsp_1_U3301 fmul_32ns_32ns_32_4_max_dsp_1_U3302 fmul_32ns_32ns_32_4_max_dsp_1_U3303 fmul_32ns_32ns_32_4_max_dsp_1_U3304 fadd_32ns_32ns_32_5_full_dsp_1_U3125 fadd_32ns_32ns_32_5_full_dsp_1_U3126 fadd_32ns_32ns_32_5_full_dsp_1_U3170 fadd_32ns_32ns_32_4_no_dsp_1_U3204 fmul_32ns_32ns_32_4_max_dsp_1_U3305 fmul_32ns_32ns_32_4_max_dsp_1_U3306 fmul_32ns_32ns_32_4_max_dsp_1_U3307 fmul_32ns_32ns_32_4_max_dsp_1_U3308 fadd_32ns_32ns_32_5_full_dsp_1_U3127 fadd_32ns_32ns_32_5_full_dsp_1_U3128 fadd_32ns_32ns_32_5_full_dsp_1_U3171 fadd_32ns_32ns_32_4_no_dsp_1_U3205 fmul_32ns_32ns_32_4_max_dsp_1_U3309 fmul_32ns_32ns_32_4_max_dsp_1_U3310 fmul_32ns_32ns_32_4_max_dsp_1_U3311 fmul_32ns_32ns_32_4_max_dsp_1_U3312 fadd_32ns_32ns_32_5_full_dsp_1_U3129 fadd_32ns_32ns_32_5_full_dsp_1_U3130 fadd_32ns_32ns_32_5_full_dsp_1_U3172 fadd_32ns_32ns_32_4_no_dsp_1_U3206 fmul_32ns_32ns_32_4_max_dsp_1_U3313 fmul_32ns_32ns_32_4_max_dsp_1_U3314 fmul_32ns_32ns_32_4_max_dsp_1_U3315 fmul_32ns_32ns_32_4_max_dsp_1_U3316 fadd_32ns_32ns_32_5_full_dsp_1_U3131 fadd_32ns_32ns_32_5_full_dsp_1_U3132 fadd_32ns_32ns_32_5_full_dsp_1_U3173 fadd_32ns_32ns_32_4_no_dsp_1_U3207 fmul_32ns_32ns_32_4_max_dsp_1_U3317 fmul_32ns_32ns_32_4_max_dsp_1_U3318 fmul_32ns_32ns_32_4_max_dsp_1_U3319 fmul_32ns_32ns_32_4_max_dsp_1_U3320 fadd_32ns_32ns_32_5_full_dsp_1_U3133 fadd_32ns_32ns_32_5_full_dsp_1_U3134 fadd_32ns_32ns_32_5_full_dsp_1_U3174 fadd_32ns_32ns_32_4_no_dsp_1_U3208 fmul_32ns_32ns_32_4_max_dsp_1_U3321 fmul_32ns_32ns_32_4_max_dsp_1_U3322 fmul_32ns_32ns_32_4_max_dsp_1_U3323 fmul_32ns_32ns_32_4_max_dsp_1_U3324 fadd_32ns_32ns_32_5_full_dsp_1_U3135 fadd_32ns_32ns_32_5_full_dsp_1_U3136 fadd_32ns_32ns_32_5_full_dsp_1_U3175 fadd_32ns_32ns_32_4_no_dsp_1_U3209 fmul_32ns_32ns_32_4_max_dsp_1_U3325 fmul_32ns_32ns_32_4_max_dsp_1_U3326 fmul_32ns_32ns_32_4_max_dsp_1_U3327 fmul_32ns_32ns_32_4_max_dsp_1_U3328 fadd_32ns_32ns_32_5_full_dsp_1_U3137 fadd_32ns_32ns_32_5_full_dsp_1_U3138 fadd_32ns_32ns_32_5_full_dsp_1_U3176 fadd_32ns_32ns_32_4_no_dsp_1_U3210 fmul_32ns_32ns_32_4_max_dsp_1_U3329 fmul_32ns_32ns_32_4_max_dsp_1_U3330 fmul_32ns_32ns_32_4_max_dsp_1_U3331 fmul_32ns_32ns_32_4_max_dsp_1_U3332 fadd_32ns_32ns_32_5_full_dsp_1_U3139 fadd_32ns_32ns_32_5_full_dsp_1_U3140 fadd_32ns_32ns_32_5_full_dsp_1_U3177 fadd_32ns_32ns_32_4_no_dsp_1_U3211 fmul_32ns_32ns_32_4_max_dsp_1_U3333 fmul_32ns_32ns_32_4_max_dsp_1_U3334 fmul_32ns_32ns_32_4_max_dsp_1_U3335 fmul_32ns_32ns_32_4_max_dsp_1_U3336 fadd_32ns_32ns_32_5_full_dsp_1_U3141 fadd_32ns_32ns_32_5_full_dsp_1_U3142 fadd_32ns_32ns_32_5_full_dsp_1_U3178 fadd_32ns_32ns_32_4_no_dsp_1_U3212 fmul_32ns_32ns_32_4_max_dsp_1_U3337 fmul_32ns_32ns_32_4_max_dsp_1_U3338 fmul_32ns_32ns_32_4_max_dsp_1_U3339 fmul_32ns_32ns_32_4_max_dsp_1_U3340 fadd_32ns_32ns_32_5_full_dsp_1_U3143 fadd_32ns_32ns_32_5_full_dsp_1_U3144 fadd_32ns_32ns_32_5_full_dsp_1_U3179 fadd_32ns_32ns_32_4_no_dsp_1_U3213 fmul_32ns_32ns_32_4_max_dsp_1_U3341 fmul_32ns_32ns_32_4_max_dsp_1_U3342 fmul_32ns_32ns_32_4_max_dsp_1_U3343 fmul_32ns_32ns_32_4_max_dsp_1_U3344 fadd_32ns_32ns_32_5_full_dsp_1_U3145 fadd_32ns_32ns_32_5_full_dsp_1_U3146 fadd_32ns_32ns_32_5_full_dsp_1_U3180 fadd_32ns_32ns_32_4_no_dsp_1_U3214 fmul_32ns_32ns_32_4_max_dsp_1_U3345 fmul_32ns_32ns_32_4_max_dsp_1_U3346 fmul_32ns_32ns_32_4_max_dsp_1_U3347 fmul_32ns_32ns_32_4_max_dsp_1_U3348 fadd_32ns_32ns_32_5_full_dsp_1_U3147 fadd_32ns_32ns_32_5_full_dsp_1_U3148 fadd_32ns_32ns_32_5_full_dsp_1_U3181 fadd_32ns_32ns_32_4_no_dsp_1_U3215 fmul_32ns_32ns_32_4_max_dsp_1_U3349 fmul_32ns_32ns_32_4_max_dsp_1_U3350 fmul_32ns_32ns_32_4_max_dsp_1_U3217 fmul_32ns_32ns_32_4_max_dsp_1_U3218 fadd_32ns_32ns_32_5_full_dsp_1_U3149 fadd_32ns_32ns_32_5_full_dsp_1_U3083 fadd_32ns_32ns_32_5_full_dsp_1_U3150 fadd_32ns_32ns_32_4_no_dsp_1_U3183 fmul_32ns_32ns_32_4_max_dsp_1_U3219 fmul_32ns_32ns_32_4_max_dsp_1_U3220 fmul_32ns_32ns_32_4_max_dsp_1_U3221 fmul_32ns_32ns_32_4_max_dsp_1_U3222 fadd_32ns_32ns_32_5_full_dsp_1_U3084 fadd_32ns_32ns_32_5_full_dsp_1_U3085 fadd_32ns_32ns_32_5_full_dsp_1_U3151 fadd_32ns_32ns_32_4_no_dsp_1_U3184 fmul_32ns_32ns_32_4_max_dsp_1_U3223 fmul_32ns_32ns_32_4_max_dsp_1_U3224 fmul_32ns_32ns_32_4_max_dsp_1_U3225 fmul_32ns_32ns_32_4_max_dsp_1_U3226 fadd_32ns_32ns_32_5_full_dsp_1_U3086 fadd_32ns_32ns_32_5_full_dsp_1_U3087 fadd_32ns_32ns_32_5_full_dsp_1_U3152 fadd_32ns_32ns_32_4_no_dsp_1_U3185 fmul_32ns_32ns_32_4_max_dsp_1_U3227 fmul_32ns_32ns_32_4_max_dsp_1_U3228 fmul_32ns_32ns_32_4_max_dsp_1_U3229 fmul_32ns_32ns_32_4_max_dsp_1_U3230 fadd_32ns_32ns_32_5_full_dsp_1_U3088 fadd_32ns_32ns_32_5_full_dsp_1_U3089 fadd_32ns_32ns_32_5_full_dsp_1_U3153 fadd_32ns_32ns_32_4_no_dsp_1_U3186 fmul_32ns_32ns_32_4_max_dsp_1_U3231 fmul_32ns_32ns_32_4_max_dsp_1_U3232 fmul_32ns_32ns_32_4_max_dsp_1_U3233 fmul_32ns_32ns_32_4_max_dsp_1_U3234 fadd_32ns_32ns_32_5_full_dsp_1_U3090 fadd_32ns_32ns_32_5_full_dsp_1_U3091 fadd_32ns_32ns_32_5_full_dsp_1_U3154 fadd_32ns_32ns_32_4_no_dsp_1_U3187 fmul_32ns_32ns_32_4_max_dsp_1_U3235 fmul_32ns_32ns_32_4_max_dsp_1_U3236 fmul_32ns_32ns_32_4_max_dsp_1_U3237 fmul_32ns_32ns_32_4_max_dsp_1_U3238 fadd_32ns_32ns_32_5_full_dsp_1_U3092 fadd_32ns_32ns_32_5_full_dsp_1_U3093 fadd_32ns_32ns_32_5_full_dsp_1_U3155 fadd_32ns_32ns_32_4_no_dsp_1_U3188 fmul_32ns_32ns_32_4_max_dsp_1_U3239 fmul_32ns_32ns_32_4_max_dsp_1_U3240 fmul_32ns_32ns_32_4_max_dsp_1_U3241 fmul_32ns_32ns_32_4_max_dsp_1_U3242 fadd_32ns_32ns_32_5_full_dsp_1_U3094 fadd_32ns_32ns_32_5_full_dsp_1_U3095 fadd_32ns_32ns_32_5_full_dsp_1_U3156 fadd_32ns_32ns_32_4_no_dsp_1_U3189 fmul_32ns_32ns_32_4_max_dsp_1_U3243 fmul_32ns_32ns_32_4_max_dsp_1_U3244 fmul_32ns_32ns_32_4_max_dsp_1_U3245 fmul_32ns_32ns_32_4_max_dsp_1_U3246 fadd_32ns_32ns_32_5_full_dsp_1_U3096 fadd_32ns_32ns_32_5_full_dsp_1_U3097 fadd_32ns_32ns_32_5_full_dsp_1_U3157 fadd_32ns_32ns_32_4_no_dsp_1_U3190 fmul_32ns_32ns_32_4_max_dsp_1_U3247 fmul_32ns_32ns_32_4_max_dsp_1_U3248 fmul_32ns_32ns_32_4_max_dsp_1_U3249 fmul_32ns_32ns_32_4_max_dsp_1_U3250 fadd_32ns_32ns_32_5_full_dsp_1_U3098 fadd_32ns_32ns_32_5_full_dsp_1_U3099 fadd_32ns_32ns_32_5_full_dsp_1_U3158 fadd_32ns_32ns_32_4_no_dsp_1_U3191 fmul_32ns_32ns_32_4_max_dsp_1_U3251 fmul_32ns_32ns_32_4_max_dsp_1_U3252 fmul_32ns_32ns_32_4_max_dsp_1_U3253 fmul_32ns_32ns_32_4_max_dsp_1_U3254 fadd_32ns_32ns_32_5_full_dsp_1_U3100 fadd_32ns_32ns_32_5_full_dsp_1_U3101 fadd_32ns_32ns_32_5_full_dsp_1_U3159 fadd_32ns_32ns_32_4_no_dsp_1_U3192 fmul_32ns_32ns_32_4_max_dsp_1_U3255 fmul_32ns_32ns_32_4_max_dsp_1_U3256 fmul_32ns_32ns_32_4_max_dsp_1_U3257 fmul_32ns_32ns_32_4_max_dsp_1_U3258 fadd_32ns_32ns_32_5_full_dsp_1_U3102 fadd_32ns_32ns_32_5_full_dsp_1_U3103 fadd_32ns_32ns_32_5_full_dsp_1_U3160 fadd_32ns_32ns_32_4_no_dsp_1_U3193 fmul_32ns_32ns_32_4_max_dsp_1_U3259 fmul_32ns_32ns_32_4_max_dsp_1_U3260 fmul_32ns_32ns_32_4_max_dsp_1_U3261 fmul_32ns_32ns_32_4_max_dsp_1_U3262 fadd_32ns_32ns_32_5_full_dsp_1_U3104 fadd_32ns_32ns_32_5_full_dsp_1_U3105 fadd_32ns_32ns_32_5_full_dsp_1_U3161 fadd_32ns_32ns_32_4_no_dsp_1_U3194 fmul_32ns_32ns_32_4_max_dsp_1_U3263 fmul_32ns_32ns_32_4_max_dsp_1_U3264 fmul_32ns_32ns_32_4_max_dsp_1_U3265 fmul_32ns_32ns_32_4_max_dsp_1_U3266 fadd_32ns_32ns_32_5_full_dsp_1_U3106 fadd_32ns_32ns_32_5_full_dsp_1_U3107 fadd_32ns_32ns_32_5_full_dsp_1_U3162 fadd_32ns_32ns_32_4_no_dsp_1_U3195 fmul_32ns_32ns_32_4_max_dsp_1_U3267 fmul_32ns_32ns_32_4_max_dsp_1_U3268 fmul_32ns_32ns_32_4_max_dsp_1_U3269 fmul_32ns_32ns_32_4_max_dsp_1_U3270 fadd_32ns_32ns_32_5_full_dsp_1_U3108 fadd_32ns_32ns_32_5_full_dsp_1_U3109 fadd_32ns_32ns_32_5_full_dsp_1_U3163 fadd_32ns_32ns_32_4_no_dsp_1_U3196 fmul_32ns_32ns_32_4_max_dsp_1_U3271 fmul_32ns_32ns_32_4_max_dsp_1_U3272 fmul_32ns_32ns_32_4_max_dsp_1_U3273 fmul_32ns_32ns_32_4_max_dsp_1_U3274 fadd_32ns_32ns_32_5_full_dsp_1_U3110 fadd_32ns_32ns_32_5_full_dsp_1_U3111 fadd_32ns_32ns_32_5_full_dsp_1_U3164 fadd_32ns_32ns_32_4_no_dsp_1_U3197 fmul_32ns_32ns_32_4_max_dsp_1_U3275 fmul_32ns_32ns_32_4_max_dsp_1_U3276 fmul_32ns_32ns_32_4_max_dsp_1_U3277 fmul_32ns_32ns_32_4_max_dsp_1_U3278 fadd_32ns_32ns_32_5_full_dsp_1_U3112 fadd_32ns_32ns_32_5_full_dsp_1_U3113 fadd_32ns_32ns_32_5_full_dsp_1_U3165 fadd_32ns_32ns_32_4_no_dsp_1_U3198 fmul_32ns_32ns_32_4_max_dsp_1_U3279 fmul_32ns_32ns_32_4_max_dsp_1_U3280 fmul_32ns_32ns_32_4_max_dsp_1_U3281 fmul_32ns_32ns_32_4_max_dsp_1_U3282 fadd_32ns_32ns_32_5_full_dsp_1_U3114 fadd_32ns_32ns_32_5_full_dsp_1_U3115 fadd_32ns_32ns_32_5_full_dsp_1_U3166 fadd_32ns_32ns_32_4_no_dsp_1_U3199 fmul_32ns_32ns_32_4_max_dsp_1_U3283 fmul_32ns_32ns_32_4_max_dsp_1_U3284 fmul_32ns_32ns_32_4_max_dsp_1_U3285 fmul_32ns_32ns_32_4_max_dsp_1_U3286 fadd_32ns_32ns_32_5_full_dsp_1_U3116 fadd_32ns_32ns_32_5_full_dsp_1_U3117 fadd_32ns_32ns_32_5_full_dsp_1_U3167 fadd_32ns_32ns_32_4_no_dsp_1_U3200 fmul_32ns_32ns_32_4_max_dsp_1_U3287 fmul_32ns_32ns_32_4_max_dsp_1_U3288 fmul_32ns_32ns_32_4_max_dsp_1_U3289 fmul_32ns_32ns_32_4_max_dsp_1_U3290 fadd_32ns_32ns_32_5_full_dsp_1_U3118 fadd_32ns_32ns_32_5_full_dsp_1_U3119 fadd_32ns_32ns_32_5_full_dsp_1_U3168 fadd_32ns_32ns_32_4_no_dsp_1_U3201 fmul_32ns_32ns_32_4_max_dsp_1_U3291 fmul_32ns_32ns_32_4_max_dsp_1_U3292 fmul_32ns_32ns_32_4_max_dsp_1_U3293 fmul_32ns_32ns_32_4_max_dsp_1_U3294 fadd_32ns_32ns_32_5_full_dsp_1_U3120 fadd_32ns_32ns_32_5_full_dsp_1_U3121 fadd_32ns_32ns_32_5_full_dsp_1_U3169 fadd_32ns_32ns_32_4_no_dsp_1_U3202 fmul_32ns_32ns_32_4_max_dsp_1_U3295 fmul_32ns_32ns_32_4_max_dsp_1_U3296 fmul_32ns_32ns_32_4_max_dsp_1_U3297 fmul_32ns_32ns_32_4_max_dsp_1_U3298 fadd_32ns_32ns_32_5_full_dsp_1_U3122 fadd_32ns_32ns_32_5_full_dsp_1_U3123 fadd_32ns_32ns_32_5_full_dsp_1_U3170 fadd_32ns_32ns_32_4_no_dsp_1_U3203 fmul_32ns_32ns_32_4_max_dsp_1_U3299 fmul_32ns_32ns_32_4_max_dsp_1_U3300 fmul_32ns_32ns_32_4_max_dsp_1_U3301 fmul_32ns_32ns_32_4_max_dsp_1_U3302 fadd_32ns_32ns_32_5_full_dsp_1_U3124 fadd_32ns_32ns_32_5_full_dsp_1_U3125 fadd_32ns_32ns_32_5_full_dsp_1_U3171 fadd_32ns_32ns_32_4_no_dsp_1_U3204 fmul_32ns_32ns_32_4_max_dsp_1_U3303 fmul_32ns_32ns_32_4_max_dsp_1_U3304 fmul_32ns_32ns_32_4_max_dsp_1_U3305 fmul_32ns_32ns_32_4_max_dsp_1_U3306 fadd_32ns_32ns_32_5_full_dsp_1_U3126 fadd_32ns_32ns_32_5_full_dsp_1_U3127 fadd_32ns_32ns_32_5_full_dsp_1_U3172 fadd_32ns_32ns_32_4_no_dsp_1_U3205 fmul_32ns_32ns_32_4_max_dsp_1_U3307 fmul_32ns_32ns_32_4_max_dsp_1_U3308 fmul_32ns_32ns_32_4_max_dsp_1_U3309 fmul_32ns_32ns_32_4_max_dsp_1_U3310 fadd_32ns_32ns_32_5_full_dsp_1_U3128 fadd_32ns_32ns_32_5_full_dsp_1_U3129 fadd_32ns_32ns_32_5_full_dsp_1_U3173 fadd_32ns_32ns_32_4_no_dsp_1_U3206 fmul_32ns_32ns_32_4_max_dsp_1_U3311 fmul_32ns_32ns_32_4_max_dsp_1_U3312 fmul_32ns_32ns_32_4_max_dsp_1_U3313 fmul_32ns_32ns_32_4_max_dsp_1_U3314 fadd_32ns_32ns_32_5_full_dsp_1_U3130 fadd_32ns_32ns_32_5_full_dsp_1_U3131 fadd_32ns_32ns_32_5_full_dsp_1_U3174 fadd_32ns_32ns_32_4_no_dsp_1_U3207 fmul_32ns_32ns_32_4_max_dsp_1_U3315 fmul_32ns_32ns_32_4_max_dsp_1_U3316 fmul_32ns_32ns_32_4_max_dsp_1_U3317 fmul_32ns_32ns_32_4_max_dsp_1_U3318 fadd_32ns_32ns_32_5_full_dsp_1_U3132 fadd_32ns_32ns_32_5_full_dsp_1_U3133 fadd_32ns_32ns_32_5_full_dsp_1_U3175 fadd_32ns_32ns_32_4_no_dsp_1_U3208 fmul_32ns_32ns_32_4_max_dsp_1_U3319 fmul_32ns_32ns_32_4_max_dsp_1_U3320 fmul_32ns_32ns_32_4_max_dsp_1_U3321 fmul_32ns_32ns_32_4_max_dsp_1_U3322 fadd_32ns_32ns_32_5_full_dsp_1_U3134 fadd_32ns_32ns_32_5_full_dsp_1_U3135 fadd_32ns_32ns_32_5_full_dsp_1_U3176 fadd_32ns_32ns_32_4_no_dsp_1_U3209 fmul_32ns_32ns_32_4_max_dsp_1_U3323 fmul_32ns_32ns_32_4_max_dsp_1_U3324 fmul_32ns_32ns_32_4_max_dsp_1_U3325 fmul_32ns_32ns_32_4_max_dsp_1_U3326 fadd_32ns_32ns_32_5_full_dsp_1_U3136 fadd_32ns_32ns_32_5_full_dsp_1_U3137 fadd_32ns_32ns_32_5_full_dsp_1_U3177 fadd_32ns_32ns_32_4_no_dsp_1_U3210 fmul_32ns_32ns_32_4_max_dsp_1_U3327 fmul_32ns_32ns_32_4_max_dsp_1_U3328 fmul_32ns_32ns_32_4_max_dsp_1_U3329 fmul_32ns_32ns_32_4_max_dsp_1_U3330 fadd_32ns_32ns_32_5_full_dsp_1_U3138 fadd_32ns_32ns_32_5_full_dsp_1_U3139 fadd_32ns_32ns_32_5_full_dsp_1_U3178 fadd_32ns_32ns_32_4_no_dsp_1_U3211 fmul_32ns_32ns_32_4_max_dsp_1_U3331 fmul_32ns_32ns_32_4_max_dsp_1_U3332 fmul_32ns_32ns_32_4_max_dsp_1_U3333 fmul_32ns_32ns_32_4_max_dsp_1_U3334 fadd_32ns_32ns_32_5_full_dsp_1_U3140 fadd_32ns_32ns_32_5_full_dsp_1_U3141 fadd_32ns_32ns_32_5_full_dsp_1_U3179 fadd_32ns_32ns_32_4_no_dsp_1_U3212 fmul_32ns_32ns_32_4_max_dsp_1_U3335 fmul_32ns_32ns_32_4_max_dsp_1_U3336 fmul_32ns_32ns_32_4_max_dsp_1_U3337 fmul_32ns_32ns_32_4_max_dsp_1_U3338 fadd_32ns_32ns_32_5_full_dsp_1_U3142 fadd_32ns_32ns_32_5_full_dsp_1_U3143 fadd_32ns_32ns_32_5_full_dsp_1_U3180 fadd_32ns_32ns_32_4_no_dsp_1_U3213 fmul_32ns_32ns_32_4_max_dsp_1_U3339 fmul_32ns_32ns_32_4_max_dsp_1_U3340 fmul_32ns_32ns_32_4_max_dsp_1_U3341 fmul_32ns_32ns_32_4_max_dsp_1_U3342 fadd_32ns_32ns_32_5_full_dsp_1_U3144 fadd_32ns_32ns_32_5_full_dsp_1_U3145 fadd_32ns_32ns_32_5_full_dsp_1_U3181 fadd_32ns_32ns_32_4_no_dsp_1_U3214 fmul_32ns_32ns_32_4_max_dsp_1_U3343 fmul_32ns_32ns_32_4_max_dsp_1_U3344 fmul_32ns_32ns_32_4_max_dsp_1_U3345 fmul_32ns_32ns_32_4_max_dsp_1_U3346 fadd_32ns_32ns_32_5_full_dsp_1_U3146 fadd_32ns_32ns_32_5_full_dsp_1_U3147 fadd_32ns_32ns_32_5_full_dsp_1_U3182 fadd_32ns_32ns_32_4_no_dsp_1_U3215 fmul_32ns_32ns_32_4_max_dsp_1_U3347 fmul_32ns_32ns_32_4_max_dsp_1_U3348 fmul_32ns_32ns_32_4_max_dsp_1_U3349 fmul_32ns_32ns_32_4_max_dsp_1_U3350 fadd_32ns_32ns_32_5_full_dsp_1_U3148 fadd_32ns_32ns_32_5_full_dsp_1_U3149 fadd_32ns_32ns_32_5_full_dsp_1_U3150 fadd_32ns_32ns_32_4_no_dsp_1_U3183 fmul_32ns_32ns_32_4_max_dsp_1_U3217 fmul_32ns_32ns_32_4_max_dsp_1_U3218 fmul_32ns_32ns_32_4_max_dsp_1_U3219 fmul_32ns_32ns_32_4_max_dsp_1_U3220 fadd_32ns_32ns_32_5_full_dsp_1_U3083 fadd_32ns_32ns_32_5_full_dsp_1_U3084 fadd_32ns_32ns_32_5_full_dsp_1_U3151 fadd_32ns_32ns_32_4_no_dsp_1_U3184 fmul_32ns_32ns_32_4_max_dsp_1_U3221 fmul_32ns_32ns_32_4_max_dsp_1_U3222 fmul_32ns_32ns_32_4_max_dsp_1_U3223 fmul_32ns_32ns_32_4_max_dsp_1_U3224 fadd_32ns_32ns_32_5_full_dsp_1_U3085 fadd_32ns_32ns_32_5_full_dsp_1_U3086 fadd_32ns_32ns_32_5_full_dsp_1_U3152 fadd_32ns_32ns_32_4_no_dsp_1_U3185 fmul_32ns_32ns_32_4_max_dsp_1_U3225 fmul_32ns_32ns_32_4_max_dsp_1_U3226 fmul_32ns_32ns_32_4_max_dsp_1_U3227 fmul_32ns_32ns_32_4_max_dsp_1_U3228 fadd_32ns_32ns_32_5_full_dsp_1_U3087 fadd_32ns_32ns_32_5_full_dsp_1_U3088 fadd_32ns_32ns_32_5_full_dsp_1_U3153 fadd_32ns_32ns_32_4_no_dsp_1_U3186 fmul_32ns_32ns_32_4_max_dsp_1_U3229 fmul_32ns_32ns_32_4_max_dsp_1_U3230 fmul_32ns_32ns_32_4_max_dsp_1_U3231 fmul_32ns_32ns_32_4_max_dsp_1_U3232 fadd_32ns_32ns_32_5_full_dsp_1_U3089 fadd_32ns_32ns_32_5_full_dsp_1_U3090 fadd_32ns_32ns_32_5_full_dsp_1_U3154 fadd_32ns_32ns_32_4_no_dsp_1_U3187 fmul_32ns_32ns_32_4_max_dsp_1_U3233 fmul_32ns_32ns_32_4_max_dsp_1_U3234 fmul_32ns_32ns_32_4_max_dsp_1_U3235 fmul_32ns_32ns_32_4_max_dsp_1_U3236 fadd_32ns_32ns_32_5_full_dsp_1_U3091 fadd_32ns_32ns_32_5_full_dsp_1_U3092 fadd_32ns_32ns_32_5_full_dsp_1_U3155 fadd_32ns_32ns_32_4_no_dsp_1_U3188 fmul_32ns_32ns_32_4_max_dsp_1_U3237 fmul_32ns_32ns_32_4_max_dsp_1_U3238 fmul_32ns_32ns_32_4_max_dsp_1_U3239 fmul_32ns_32ns_32_4_max_dsp_1_U3240 fadd_32ns_32ns_32_5_full_dsp_1_U3093 fadd_32ns_32ns_32_5_full_dsp_1_U3094 fadd_32ns_32ns_32_5_full_dsp_1_U3156 fadd_32ns_32ns_32_4_no_dsp_1_U3189 fmul_32ns_32ns_32_4_max_dsp_1_U3241 fmul_32ns_32ns_32_4_max_dsp_1_U3242 fmul_32ns_32ns_32_4_max_dsp_1_U3243 fmul_32ns_32ns_32_4_max_dsp_1_U3244 fadd_32ns_32ns_32_5_full_dsp_1_U3095 fadd_32ns_32ns_32_5_full_dsp_1_U3096 fadd_32ns_32ns_32_5_full_dsp_1_U3157 fadd_32ns_32ns_32_4_no_dsp_1_U3190 fmul_32ns_32ns_32_4_max_dsp_1_U3245 fmul_32ns_32ns_32_4_max_dsp_1_U3246 fmul_32ns_32ns_32_4_max_dsp_1_U3247 fmul_32ns_32ns_32_4_max_dsp_1_U3248 fadd_32ns_32ns_32_5_full_dsp_1_U3097 fadd_32ns_32ns_32_5_full_dsp_1_U3098 fadd_32ns_32ns_32_5_full_dsp_1_U3158 fadd_32ns_32ns_32_4_no_dsp_1_U3191 fmul_32ns_32ns_32_4_max_dsp_1_U3249 fmul_32ns_32ns_32_4_max_dsp_1_U3250 fmul_32ns_32ns_32_4_max_dsp_1_U3251 fmul_32ns_32ns_32_4_max_dsp_1_U3252 fadd_32ns_32ns_32_5_full_dsp_1_U3099 fadd_32ns_32ns_32_5_full_dsp_1_U3100 fadd_32ns_32ns_32_5_full_dsp_1_U3159 fadd_32ns_32ns_32_4_no_dsp_1_U3192 fmul_32ns_32ns_32_4_max_dsp_1_U3253 fmul_32ns_32ns_32_4_max_dsp_1_U3254 fmul_32ns_32ns_32_4_max_dsp_1_U3255 fmul_32ns_32ns_32_4_max_dsp_1_U3256 fadd_32ns_32ns_32_5_full_dsp_1_U3101 fadd_32ns_32ns_32_5_full_dsp_1_U3102 fadd_32ns_32ns_32_5_full_dsp_1_U3160 fadd_32ns_32ns_32_4_no_dsp_1_U3193 fmul_32ns_32ns_32_4_max_dsp_1_U3257 fmul_32ns_32ns_32_4_max_dsp_1_U3258 fmul_32ns_32ns_32_4_max_dsp_1_U3259 fmul_32ns_32ns_32_4_max_dsp_1_U3260 fadd_32ns_32ns_32_5_full_dsp_1_U3103 fadd_32ns_32ns_32_5_full_dsp_1_U3104 fadd_32ns_32ns_32_5_full_dsp_1_U3161 fadd_32ns_32ns_32_4_no_dsp_1_U3194 fmul_32ns_32ns_32_4_max_dsp_1_U3261 fmul_32ns_32ns_32_4_max_dsp_1_U3262 fmul_32ns_32ns_32_4_max_dsp_1_U3263 fmul_32ns_32ns_32_4_max_dsp_1_U3264 fadd_32ns_32ns_32_5_full_dsp_1_U3105 fadd_32ns_32ns_32_5_full_dsp_1_U3106 fadd_32ns_32ns_32_5_full_dsp_1_U3162 fadd_32ns_32ns_32_4_no_dsp_1_U3195 fmul_32ns_32ns_32_4_max_dsp_1_U3265 fmul_32ns_32ns_32_4_max_dsp_1_U3266 fmul_32ns_32ns_32_4_max_dsp_1_U3267 fmul_32ns_32ns_32_4_max_dsp_1_U3268 fadd_32ns_32ns_32_5_full_dsp_1_U3107 fadd_32ns_32ns_32_5_full_dsp_1_U3108 fadd_32ns_32ns_32_5_full_dsp_1_U3163 fadd_32ns_32ns_32_4_no_dsp_1_U3196 fmul_32ns_32ns_32_4_max_dsp_1_U3269 fmul_32ns_32ns_32_4_max_dsp_1_U3270 fmul_32ns_32ns_32_4_max_dsp_1_U3271 fmul_32ns_32ns_32_4_max_dsp_1_U3272 fadd_32ns_32ns_32_5_full_dsp_1_U3109 fadd_32ns_32ns_32_5_full_dsp_1_U3110 fadd_32ns_32ns_32_5_full_dsp_1_U3164 fadd_32ns_32ns_32_4_no_dsp_1_U3197 fmul_32ns_32ns_32_4_max_dsp_1_U3273 fmul_32ns_32ns_32_4_max_dsp_1_U3274 fmul_32ns_32ns_32_4_max_dsp_1_U3275 fmul_32ns_32ns_32_4_max_dsp_1_U3276 fadd_32ns_32ns_32_5_full_dsp_1_U3111 fadd_32ns_32ns_32_5_full_dsp_1_U3112 fadd_32ns_32ns_32_5_full_dsp_1_U3165 fadd_32ns_32ns_32_4_no_dsp_1_U3198 fmul_32ns_32ns_32_4_max_dsp_1_U3277 fmul_32ns_32ns_32_4_max_dsp_1_U3278 fmul_32ns_32ns_32_4_max_dsp_1_U3279 fmul_32ns_32ns_32_4_max_dsp_1_U3280 fadd_32ns_32ns_32_5_full_dsp_1_U3113 fadd_32ns_32ns_32_5_full_dsp_1_U3114 fadd_32ns_32ns_32_5_full_dsp_1_U3166 fadd_32ns_32ns_32_4_no_dsp_1_U3199 fmul_32ns_32ns_32_4_max_dsp_1_U3281 fmul_32ns_32ns_32_4_max_dsp_1_U3282 fmul_32ns_32ns_32_4_max_dsp_1_U3283 fmul_32ns_32ns_32_4_max_dsp_1_U3284 fadd_32ns_32ns_32_5_full_dsp_1_U3115 fadd_32ns_32ns_32_5_full_dsp_1_U3116 fadd_32ns_32ns_32_5_full_dsp_1_U3167 fadd_32ns_32ns_32_4_no_dsp_1_U3200 fmul_32ns_32ns_32_4_max_dsp_1_U3285 fmul_32ns_32ns_32_4_max_dsp_1_U3286 fmul_32ns_32ns_32_4_max_dsp_1_U3287 fmul_32ns_32ns_32_4_max_dsp_1_U3288 fadd_32ns_32ns_32_5_full_dsp_1_U3117 fadd_32ns_32ns_32_5_full_dsp_1_U3118 fadd_32ns_32ns_32_5_full_dsp_1_U3168 fadd_32ns_32ns_32_4_no_dsp_1_U3201 fmul_32ns_32ns_32_4_max_dsp_1_U3289 fmul_32ns_32ns_32_4_max_dsp_1_U3290 fmul_32ns_32ns_32_4_max_dsp_1_U3291 fmul_32ns_32ns_32_4_max_dsp_1_U3292 fadd_32ns_32ns_32_5_full_dsp_1_U3119 fadd_32ns_32ns_32_5_full_dsp_1_U3120 fadd_32ns_32ns_32_5_full_dsp_1_U3169 fadd_32ns_32ns_32_4_no_dsp_1_U3202 fmul_32ns_32ns_32_4_max_dsp_1_U3293 fmul_32ns_32ns_32_4_max_dsp_1_U3294 fmul_32ns_32ns_32_4_max_dsp_1_U3295 fmul_32ns_32ns_32_4_max_dsp_1_U3296 fadd_32ns_32ns_32_5_full_dsp_1_U3121 fadd_32ns_32ns_32_5_full_dsp_1_U3122 fadd_32ns_32ns_32_5_full_dsp_1_U3170 fadd_32ns_32ns_32_4_no_dsp_1_U3203 fmul_32ns_32ns_32_4_max_dsp_1_U3297 fmul_32ns_32ns_32_4_max_dsp_1_U3298 fmul_32ns_32ns_32_4_max_dsp_1_U3299 fmul_32ns_32ns_32_4_max_dsp_1_U3300 fadd_32ns_32ns_32_5_full_dsp_1_U3123 fadd_32ns_32ns_32_5_full_dsp_1_U3124 fadd_32ns_32ns_32_5_full_dsp_1_U3171 fadd_32ns_32ns_32_4_no_dsp_1_U3204 fmul_32ns_32ns_32_4_max_dsp_1_U3301 fmul_32ns_32ns_32_4_max_dsp_1_U3302 fmul_32ns_32ns_32_4_max_dsp_1_U3303 fmul_32ns_32ns_32_4_max_dsp_1_U3304 fadd_32ns_32ns_32_5_full_dsp_1_U3125 fadd_32ns_32ns_32_5_full_dsp_1_U3126 fadd_32ns_32ns_32_5_full_dsp_1_U3172 fadd_32ns_32ns_32_4_no_dsp_1_U3205 fmul_32ns_32ns_32_4_max_dsp_1_U3305 fmul_32ns_32ns_32_4_max_dsp_1_U3306 fmul_32ns_32ns_32_4_max_dsp_1_U3307 fmul_32ns_32ns_32_4_max_dsp_1_U3308 fadd_32ns_32ns_32_5_full_dsp_1_U3127 fadd_32ns_32ns_32_5_full_dsp_1_U3128 fadd_32ns_32ns_32_5_full_dsp_1_U3173 fadd_32ns_32ns_32_4_no_dsp_1_U3206 fmul_32ns_32ns_32_4_max_dsp_1_U3309 fmul_32ns_32ns_32_4_max_dsp_1_U3310 fmul_32ns_32ns_32_4_max_dsp_1_U3311 fmul_32ns_32ns_32_4_max_dsp_1_U3312 fadd_32ns_32ns_32_5_full_dsp_1_U3129 fadd_32ns_32ns_32_5_full_dsp_1_U3130 fadd_32ns_32ns_32_5_full_dsp_1_U3174 fadd_32ns_32ns_32_4_no_dsp_1_U3207 fmul_32ns_32ns_32_4_max_dsp_1_U3313 fmul_32ns_32ns_32_4_max_dsp_1_U3314 fmul_32ns_32ns_32_4_max_dsp_1_U3315 fmul_32ns_32ns_32_4_max_dsp_1_U3316 fadd_32ns_32ns_32_5_full_dsp_1_U3131 fadd_32ns_32ns_32_5_full_dsp_1_U3132 fadd_32ns_32ns_32_5_full_dsp_1_U3175 fadd_32ns_32ns_32_4_no_dsp_1_U3208 fmul_32ns_32ns_32_4_max_dsp_1_U3317 fmul_32ns_32ns_32_4_max_dsp_1_U3318 fmul_32ns_32ns_32_4_max_dsp_1_U3319 fmul_32ns_32ns_32_4_max_dsp_1_U3320 fadd_32ns_32ns_32_5_full_dsp_1_U3133 fadd_32ns_32ns_32_5_full_dsp_1_U3134 fadd_32ns_32ns_32_5_full_dsp_1_U3176 fadd_32ns_32ns_32_4_no_dsp_1_U3209 fmul_32ns_32ns_32_4_max_dsp_1_U3321 fmul_32ns_32ns_32_4_max_dsp_1_U3322 fmul_32ns_32ns_32_4_max_dsp_1_U3323 fmul_32ns_32ns_32_4_max_dsp_1_U3324 fadd_32ns_32ns_32_5_full_dsp_1_U3135 fadd_32ns_32ns_32_5_full_dsp_1_U3136 fadd_32ns_32ns_32_5_full_dsp_1_U3177 fadd_32ns_32ns_32_4_no_dsp_1_U3210 fmul_32ns_32ns_32_4_max_dsp_1_U3325 fmul_32ns_32ns_32_4_max_dsp_1_U3326 fmul_32ns_32ns_32_4_max_dsp_1_U3327 fmul_32ns_32ns_32_4_max_dsp_1_U3328 fadd_32ns_32ns_32_5_full_dsp_1_U3137 fadd_32ns_32ns_32_5_full_dsp_1_U3138 fadd_32ns_32ns_32_5_full_dsp_1_U3178 fadd_32ns_32ns_32_4_no_dsp_1_U3211 fmul_32ns_32ns_32_4_max_dsp_1_U3329 fmul_32ns_32ns_32_4_max_dsp_1_U3330 fmul_32ns_32ns_32_4_max_dsp_1_U3331 fmul_32ns_32ns_32_4_max_dsp_1_U3332 fadd_32ns_32ns_32_5_full_dsp_1_U3139 fadd_32ns_32ns_32_5_full_dsp_1_U3140 fadd_32ns_32ns_32_5_full_dsp_1_U3179 fadd_32ns_32ns_32_4_no_dsp_1_U3212 fmul_32ns_32ns_32_4_max_dsp_1_U3333 fmul_32ns_32ns_32_4_max_dsp_1_U3334 fmul_32ns_32ns_32_4_max_dsp_1_U3335 fmul_32ns_32ns_32_4_max_dsp_1_U3336 fadd_32ns_32ns_32_5_full_dsp_1_U3141 fadd_32ns_32ns_32_5_full_dsp_1_U3142 fadd_32ns_32ns_32_5_full_dsp_1_U3180 fadd_32ns_32ns_32_4_no_dsp_1_U3213 fmul_32ns_32ns_32_4_max_dsp_1_U3337 fmul_32ns_32ns_32_4_max_dsp_1_U3338 fmul_32ns_32ns_32_4_max_dsp_1_U3339 fmul_32ns_32ns_32_4_max_dsp_1_U3340 fadd_32ns_32ns_32_5_full_dsp_1_U3143 fadd_32ns_32ns_32_5_full_dsp_1_U3144 fadd_32ns_32ns_32_5_full_dsp_1_U3181 fadd_32ns_32ns_32_4_no_dsp_1_U3214 fmul_32ns_32ns_32_4_max_dsp_1_U3341 fmul_32ns_32ns_32_4_max_dsp_1_U3342 fmul_32ns_32ns_32_4_max_dsp_1_U3343 fmul_32ns_32ns_32_4_max_dsp_1_U3344 fadd_32ns_32ns_32_5_full_dsp_1_U3145 fadd_32ns_32ns_32_5_full_dsp_1_U3146 fadd_32ns_32ns_32_5_full_dsp_1_U3182 fadd_32ns_32ns_32_4_no_dsp_1_U3215 fmul_32ns_32ns_32_4_max_dsp_1_U3345 fmul_32ns_32ns_32_4_max_dsp_1_U3346 fmul_32ns_32ns_32_4_max_dsp_1_U3347 fmul_32ns_32ns_32_4_max_dsp_1_U3348 fadd_32ns_32ns_32_5_full_dsp_1_U3147 fadd_32ns_32ns_32_5_full_dsp_1_U3148 fadd_32ns_32ns_32_5_full_dsp_1_U3182 fadd_32ns_32ns_32_4_no_dsp_1_U3216</BindInstances>
                                                </Instance>
                                            </InstancesList>
                                            <BindInstances>i_fu_2720_p2 i_17_fu_2726_p2 i_16_fu_2732_p2 i_15_fu_2738_p2 i_14_fu_2744_p2 i_13_fu_2750_p2 i_12_fu_2756_p2 i_11_fu_2762_p2 i_10_fu_2768_p2 mul_9ns_11ns_19_1_1_U3641 sub_ln549_fu_3088_p2 mul_9ns_11ns_19_1_1_U3642 sub_ln549_1_fu_3113_p2 mul_9ns_11ns_19_1_1_U3643 sub_ln549_2_fu_3138_p2 mul_9ns_11ns_19_1_1_U3644 sub_ln549_3_fu_3163_p2 mul_9ns_11ns_19_1_1_U3645 sub_ln549_4_fu_3188_p2 mul_9ns_11ns_19_1_1_U3646 sub_ln549_5_fu_3213_p2 mul_9ns_11ns_19_1_1_U3647 sub_ln549_6_fu_3238_p2 mul_9ns_11ns_19_1_1_U3648 sub_ln549_7_fu_3263_p2 mul_9ns_11ns_19_1_1_U3649 sub_ln549_8_fu_3288_p2 mul_9ns_11ns_19_1_1_U3650 sub_ln549_9_fu_3313_p2</BindInstances>
                                        </Instance>
                                        <Instance>
                                            <InstName>write_F_FT1_3_U0</InstName>
                                            <ModuleName>write_F_FT1_3</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>3589</ID>
                                            <InstancesList>
                                                <Instance>
                                                    <InstName>grp_write_F_FT1_3_Pipeline_VITIS_LOOP_1094_1_VITIS_LOOP_1095_2_fu_842</InstName>
                                                    <ModuleName>write_F_FT1_3_Pipeline_VITIS_LOOP_1094_1_VITIS_LOOP_1095_2</ModuleName>
                                                    <IsCompInst>true</IsCompInst>
                                                    <ID>842</ID>
                                                    <BindInstances>add_ln1094_2_fu_907_p2 add_ln1094_fu_919_p2 add_ln1095_fu_1603_p2</BindInstances>
                                                </Instance>
                                            </InstancesList>
                                        </Instance>
                                        <Instance>
                                            <InstName>write_F_FT1_6_U0</InstName>
                                            <ModuleName>write_F_FT1_6</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>3696</ID>
                                            <InstancesList>
                                                <Instance>
                                                    <InstName>grp_write_F_FT1_6_Pipeline_VITIS_LOOP_1094_1_VITIS_LOOP_1095_2_fu_842</InstName>
                                                    <ModuleName>write_F_FT1_6_Pipeline_VITIS_LOOP_1094_1_VITIS_LOOP_1095_2</ModuleName>
                                                    <IsCompInst>true</IsCompInst>
                                                    <ID>842</ID>
                                                    <BindInstances>add_ln1094_1_fu_907_p2 add_ln1094_fu_919_p2 add_ln1095_fu_1603_p2</BindInstances>
                                                </Instance>
                                            </InstancesList>
                                        </Instance>
                                    </InstancesList>
                                    <BindInstances>j0_c_U F_1_0_0_val3_c_U F_1_0_0_val3_c18_U F_1_0_1_val5_c_U F_1_0_1_val5_c19_U F_1_0_2_val7_c_U F_1_0_2_val7_c20_U F_1_0_3_val9_c_U F_1_0_3_val9_c21_U F_1_0_4_val11_c_U F_1_0_4_val11_c22_U F_1_0_5_val13_c_U F_1_0_5_val13_c23_U F_1_0_6_val15_c_U F_1_0_6_val15_c24_U F_1_0_7_val17_c_U F_1_0_7_val17_c25_U F_1_0_8_val19_c_U F_1_0_8_val19_c26_U F_1_0_9_val21_c_U F_1_0_9_val21_c27_U F_1_1_0_val23_c_U F_1_1_0_val23_c28_U F_1_1_1_val25_c_U F_1_1_1_val25_c29_U F_1_1_2_val27_c_U F_1_1_2_val27_c30_U F_1_1_3_val29_c_U F_1_1_3_val29_c31_U F_1_1_4_val31_c_U F_1_1_4_val31_c32_U F_1_1_5_val33_c_U F_1_1_5_val33_c33_U F_1_1_6_val35_c_U F_1_1_6_val35_c34_U F_1_1_7_val37_c_U F_1_1_7_val37_c35_U F_1_1_8_val39_c_U F_1_1_8_val39_c36_U F_1_1_9_val41_c_U F_1_1_9_val41_c37_U F_1_2_0_val43_c_U F_1_2_0_val43_c38_U F_1_2_1_val45_c_U F_1_2_1_val45_c39_U F_1_2_2_val47_c_U F_1_2_2_val47_c40_U F_1_2_3_val49_c_U F_1_2_3_val49_c41_U F_1_2_4_val51_c_U F_1_2_4_val51_c42_U F_1_2_5_val53_c_U F_1_2_5_val53_c43_U F_1_2_6_val55_c_U F_1_2_6_val55_c44_U F_1_2_7_val57_c_U F_1_2_7_val57_c45_U F_1_2_8_val59_c_U F_1_2_8_val59_c46_U F_1_2_9_val61_c_U F_1_2_9_val61_c47_U F_1_3_0_val63_c_U F_1_3_0_val63_c48_U F_1_3_1_val65_c_U F_1_3_1_val65_c49_U F_1_3_2_val67_c_U F_1_3_2_val67_c50_U F_1_3_3_val69_c_U F_1_3_3_val69_c51_U F_1_3_4_val71_c_U F_1_3_4_val71_c52_U F_1_3_5_val73_c_U F_1_3_5_val73_c53_U F_1_3_6_val75_c_U F_1_3_6_val75_c54_U F_1_3_7_val77_c_U F_1_3_7_val77_c55_U F_1_3_8_val79_c_U F_1_3_8_val79_c56_U F_1_3_9_val81_c_U F_1_3_9_val81_c57_U F_1_4_0_val83_c_U F_1_4_0_val83_c58_U F_1_4_1_val85_c_U F_1_4_1_val85_c59_U F_1_4_2_val87_c_U F_1_4_2_val87_c60_U F_1_4_3_val89_c_U F_1_4_3_val89_c61_U F_1_4_4_val91_c_U F_1_4_4_val91_c62_U F_1_4_5_val93_c_U F_1_4_5_val93_c63_U F_1_4_6_val95_c_U F_1_4_6_val95_c64_U F_1_4_7_val97_c_U F_1_4_7_val97_c65_U F_1_4_8_val99_c_U F_1_4_8_val99_c66_U F_1_4_9_val101_c_U F_1_4_9_val101_c67_U F_1_5_0_val103_c_U F_1_5_0_val103_c68_U F_1_5_1_val105_c_U F_1_5_1_val105_c69_U F_1_5_2_val107_c_U F_1_5_2_val107_c70_U F_1_5_3_val109_c_U F_1_5_3_val109_c71_U F_1_5_4_val111_c_U F_1_5_4_val111_c72_U F_1_5_5_val113_c_U F_1_5_5_val113_c73_U F_1_5_6_val115_c_U F_1_5_6_val115_c74_U F_1_5_7_val117_c_U F_1_5_7_val117_c75_U F_1_5_8_val119_c_U F_1_5_8_val119_c76_U F_1_5_9_val121_c_U F_1_5_9_val121_c77_U F_1_6_0_val123_c_U F_1_6_0_val123_c78_U F_1_6_1_val125_c_U F_1_6_1_val125_c79_U F_1_6_2_val127_c_U F_1_6_2_val127_c80_U F_1_6_3_val129_c_U F_1_6_3_val129_c81_U F_1_6_4_val131_c_U F_1_6_4_val131_c82_U F_1_6_5_val133_c_U F_1_6_5_val133_c83_U F_1_6_6_val135_c_U F_1_6_6_val135_c84_U F_1_6_7_val137_c_U F_1_6_7_val137_c85_U F_1_6_8_val139_c_U F_1_6_8_val139_c86_U F_1_6_9_val141_c_U F_1_6_9_val141_c87_U F_1_7_0_val143_c_U F_1_7_0_val143_c88_U F_1_7_1_val145_c_U F_1_7_1_val145_c89_U F_1_7_2_val147_c_U F_1_7_2_val147_c90_U F_1_7_3_val149_c_U F_1_7_3_val149_c91_U F_1_7_4_val151_c_U F_1_7_4_val151_c92_U F_1_7_5_val153_c_U F_1_7_5_val153_c93_U F_1_7_6_val155_c_U F_1_7_6_val155_c94_U F_1_7_7_val157_c_U F_1_7_7_val157_c95_U F_1_7_8_val159_c_U F_1_7_8_val159_c96_U F_1_7_9_val161_c_U F_1_7_9_val161_c97_U F_1_8_0_val163_c_U F_1_8_0_val163_c98_U F_1_8_1_val165_c_U F_1_8_1_val165_c99_U F_1_8_2_val167_c_U F_1_8_2_val167_c100_U F_1_8_3_val169_c_U F_1_8_3_val169_c101_U F_1_8_4_val171_c_U F_1_8_4_val171_c102_U F_1_8_5_val173_c_U F_1_8_5_val173_c103_U F_1_8_6_val175_c_U F_1_8_6_val175_c104_U F_1_8_7_val177_c_U F_1_8_7_val177_c105_U F_1_8_8_val179_c_U F_1_8_8_val179_c106_U F_1_8_9_val181_c_U F_1_8_9_val181_c107_U F_1_9_0_val183_c_U F_1_9_0_val183_c108_U F_1_9_1_val185_c_U F_1_9_1_val185_c109_U F_1_9_2_val187_c_U F_1_9_2_val187_c110_U F_1_9_3_val189_c_U F_1_9_3_val189_c111_U F_1_9_4_val191_c_U F_1_9_4_val191_c112_U F_1_9_5_val193_c_U F_1_9_5_val193_c113_U F_1_9_6_val195_c_U F_1_9_6_val195_c114_U F_1_9_7_val197_c_U F_1_9_7_val197_c115_U F_1_9_8_val199_c_U F_1_9_8_val199_c116_U F_1_9_9_val201_c_U F_1_9_9_val201_c117_U i0_cast2_loc_channel_U add_ln350_loc_channel_U add_ln353_loc_c_channel_U add_ln353_loc_c118_channel_U</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_write_F_FT1_fu_1714</InstName>
                                    <ModuleName>write_F_FT1</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>1714</ID>
                                    <BindInstances>add_ln1094_3_fu_907_p2 add_ln1094_fu_919_p2 add_ln1095_fu_1603_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_write_F_FT1_fu_1820</InstName>
                                    <ModuleName>write_F_FT1</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>1820</ID>
                                    <BindInstances>add_ln1094_3_fu_907_p2 add_ln1094_fu_919_p2 add_ln1095_fu_1603_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>i0_3_fu_3240_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>D_0_U D_0_1_U D_0_2_U D_0_3_U D_0_4_U D_0_5_U D_0_6_U D_0_7_U D_0_8_U D_0_9_U D_0_10_U D_0_11_U D_0_12_U D_0_13_U D_0_14_U D_0_15_U D_0_16_U D_0_17_U D_0_18_U D_0_19_U D_0_20_U D_0_21_U D_0_22_U D_0_23_U D_0_24_U D_0_25_U D_0_26_U D_0_27_U D_0_28_U D_0_29_U D_0_30_U D_0_31_U D_0_32_U D_0_33_U D_0_34_U D_0_35_U D_0_36_U D_0_37_U D_0_38_U D_0_39_U D_1_U D_1_1_U D_1_2_U D_1_3_U D_1_4_U D_1_5_U D_1_6_U D_1_7_U D_1_8_U D_1_9_U D_1_10_U D_1_11_U D_1_12_U D_1_13_U D_1_14_U D_1_15_U D_1_16_U D_1_17_U D_1_18_U D_1_19_U D_1_20_U D_1_21_U D_1_22_U D_1_23_U D_1_24_U D_1_25_U D_1_26_U D_1_27_U D_1_28_U D_1_29_U D_1_30_U D_1_31_U D_1_32_U D_1_33_U D_1_34_U D_1_35_U D_1_36_U D_1_37_U D_1_38_U D_1_39_U C_0_U C_0_1_U C_0_2_U C_0_3_U C_0_4_U C_0_5_U C_0_6_U C_0_7_U C_0_8_U C_0_9_U C_0_10_U C_0_11_U C_0_12_U C_0_13_U C_0_14_U C_0_15_U C_0_16_U C_0_17_U C_0_18_U C_0_19_U C_0_20_U C_0_21_U C_0_22_U C_0_23_U C_0_24_U C_0_25_U C_0_26_U C_0_27_U C_0_28_U C_0_29_U C_0_30_U C_0_31_U C_0_32_U C_0_33_U C_0_34_U C_0_35_U C_0_36_U C_0_37_U C_0_38_U C_0_39_U C_1_U C_1_1_U C_1_2_U C_1_3_U C_1_4_U C_1_5_U C_1_6_U C_1_7_U C_1_8_U C_1_9_U C_1_10_U C_1_11_U C_1_12_U C_1_13_U C_1_14_U C_1_15_U C_1_16_U C_1_17_U C_1_18_U C_1_19_U C_1_20_U C_1_21_U C_1_22_U C_1_23_U C_1_24_U C_1_25_U C_1_26_U C_1_27_U C_1_28_U C_1_29_U C_1_30_U C_1_31_U C_1_32_U C_1_33_U C_1_34_U C_1_35_U C_1_36_U C_1_37_U C_1_38_U C_1_39_U j0_3_fu_918_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>FT2_level0_U0</InstName>
                    <ModuleName>FT2_level0</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>313</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_read_F_FT2_fu_650</InstName>
                            <ModuleName>read_F_FT2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>650</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_read_F_FT2_Pipeline_VITIS_LOOP_828_1_VITIS_LOOP_830_2_VITIS_LOOP_832_3_fu_108</InstName>
                                    <ModuleName>read_F_FT2_Pipeline_VITIS_LOOP_828_1_VITIS_LOOP_830_2_VITIS_LOOP_832_3</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>108</ID>
                                    <BindInstances>add_ln828_1_fu_745_p2 add_ln828_fu_760_p2 add_ln830_fu_808_p2 tmp_fu_846_p2 empty_fu_907_p2 add_ln832_fu_852_p2 add_ln830_1_fu_858_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                        </Instance>
                        <Instance>
                            <InstName>grp_FT2_level1_fu_738</InstName>
                            <ModuleName>FT2_level1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>738</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_read_E_FT2_1_fu_996</InstName>
                                    <ModuleName>read_E_FT2_1</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>996</ID>
                                    <InstancesList>
                                        <Instance>
                                            <InstName>grp_read_E_FT2_1_Pipeline_VITIS_LOOP_880_1_VITIS_LOOP_882_2_fu_100</InstName>
                                            <ModuleName>read_E_FT2_1_Pipeline_VITIS_LOOP_880_1_VITIS_LOOP_882_2</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>100</ID>
                                            <BindInstances>add_ln880_1_fu_1714_p2 add_ln880_fu_1740_p2 add_ln882_fu_2105_p2</BindInstances>
                                        </Instance>
                                    </InstancesList>
                                </Instance>
                                <Instance>
                                    <InstName>grp_compute_FT2_level1_fu_1076</InstName>
                                    <ModuleName>compute_FT2_level1</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>1076</ID>
                                    <InstancesList>
                                        <Instance>
                                            <InstName>entry_proc_U0</InstName>
                                            <ModuleName>entry_proc</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>1738</ID>
                                        </Instance>
                                        <Instance>
                                            <InstName>compute_FT2_level1_Block_entry4_proc_U0</InstName>
                                            <ModuleName>compute_FT2_level1_Block_entry4_proc</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>2015</ID>
                                            <BindInstances>add_ln439_fu_18_p2</BindInstances>
                                        </Instance>
                                        <Instance>
                                            <InstName>compute_FT2_level1_Block_entry48_proc_U0</InstName>
                                            <ModuleName>compute_FT2_level1_Block_entry48_proc</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>2021</ID>
                                            <BindInstances>add_ln442_fu_12_p2</BindInstances>
                                        </Instance>
                                        <Instance>
                                            <InstName>read_E_FT2_U0</InstName>
                                            <ModuleName>read_E_FT2</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>2026</ID>
                                            <InstancesList>
                                                <Instance>
                                                    <InstName>grp_read_E_FT2_Pipeline_VITIS_LOOP_880_1_VITIS_LOOP_882_2_fu_126</InstName>
                                                    <ModuleName>read_E_FT2_Pipeline_VITIS_LOOP_880_1_VITIS_LOOP_882_2</ModuleName>
                                                    <IsCompInst>true</IsCompInst>
                                                    <ID>126</ID>
                                                    <BindInstances>add_ln880_1_fu_1754_p2 add_ln880_fu_1847_p2 tmp_fu_1780_p2 empty_71_fu_1789_p2 mul_8ns_10ns_17_1_1_U5510 sub_ln890_fu_1900_p2 add_ln890_fu_1906_p2 add_ln898_fu_1952_p2 add_ln906_fu_2283_p2 add_ln914_fu_2328_p2 add_ln882_fu_1830_p2</BindInstances>
                                                </Instance>
                                            </InstancesList>
                                        </Instance>
                                        <Instance>
                                            <InstName>task5_intra_U0</InstName>
                                            <ModuleName>task5_intra</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>2106</ID>
                                            <InstancesList>
                                                <Instance>
                                                    <InstName>grp_task5_intra_Pipeline_VITIS_LOOP_576_1_fu_2106</InstName>
                                                    <ModuleName>task5_intra_Pipeline_VITIS_LOOP_576_1</ModuleName>
                                                    <IsCompInst>true</IsCompInst>
                                                    <ID>2106</ID>
                                                    <BindInstances>add_ln576_fu_4670_p2 add_ln587_fu_4712_p2 add_ln587_1_fu_4726_p2 add_ln587_2_fu_4740_p2 add_ln587_3_fu_4754_p2 add_ln587_4_fu_4768_p2 add_ln587_5_fu_4782_p2 add_ln587_6_fu_4796_p2 add_ln587_7_fu_4810_p2 add_ln587_8_fu_4824_p2 fmul_32ns_32ns_32_4_max_dsp_1_U5710 fmul_32ns_32ns_32_4_max_dsp_1_U5711 fmul_32ns_32ns_32_4_max_dsp_1_U5712 fmul_32ns_32ns_32_4_max_dsp_1_U5713 fadd_32ns_32ns_32_5_full_dsp_1_U5590 fadd_32ns_32ns_32_5_full_dsp_1_U5591 fadd_32ns_32ns_32_5_full_dsp_1_U5650 fadd_32ns_32ns_32_4_no_dsp_1_U5680 fmul_32ns_32ns_32_4_max_dsp_1_U5714 fmul_32ns_32ns_32_4_max_dsp_1_U5715 fmul_32ns_32ns_32_4_max_dsp_1_U5716 fmul_32ns_32ns_32_4_max_dsp_1_U5717 fadd_32ns_32ns_32_5_full_dsp_1_U5592 fadd_32ns_32ns_32_5_full_dsp_1_U5593 fadd_32ns_32ns_32_5_full_dsp_1_U5651 fadd_32ns_32ns_32_4_no_dsp_1_U5681 fmul_32ns_32ns_32_4_max_dsp_1_U5718 fmul_32ns_32ns_32_4_max_dsp_1_U5719 fmul_32ns_32ns_32_4_max_dsp_1_U5720 fmul_32ns_32ns_32_4_max_dsp_1_U5721 fadd_32ns_32ns_32_5_full_dsp_1_U5594 fadd_32ns_32ns_32_5_full_dsp_1_U5595 fadd_32ns_32ns_32_5_full_dsp_1_U5652 fadd_32ns_32ns_32_4_no_dsp_1_U5682 fmul_32ns_32ns_32_4_max_dsp_1_U5722 fmul_32ns_32ns_32_4_max_dsp_1_U5723 fmul_32ns_32ns_32_4_max_dsp_1_U5724 fmul_32ns_32ns_32_4_max_dsp_1_U5725 fadd_32ns_32ns_32_5_full_dsp_1_U5596 fadd_32ns_32ns_32_5_full_dsp_1_U5597 fadd_32ns_32ns_32_5_full_dsp_1_U5653 fadd_32ns_32ns_32_4_no_dsp_1_U5683 fmul_32ns_32ns_32_4_max_dsp_1_U5726 fmul_32ns_32ns_32_4_max_dsp_1_U5727 fmul_32ns_32ns_32_4_max_dsp_1_U5728 fmul_32ns_32ns_32_4_max_dsp_1_U5729 fadd_32ns_32ns_32_5_full_dsp_1_U5598 fadd_32ns_32ns_32_5_full_dsp_1_U5599 fadd_32ns_32ns_32_5_full_dsp_1_U5654 fadd_32ns_32ns_32_4_no_dsp_1_U5684 fmul_32ns_32ns_32_4_max_dsp_1_U5730 fmul_32ns_32ns_32_4_max_dsp_1_U5731 fmul_32ns_32ns_32_4_max_dsp_1_U5732 fmul_32ns_32ns_32_4_max_dsp_1_U5733 fadd_32ns_32ns_32_5_full_dsp_1_U5600 fadd_32ns_32ns_32_5_full_dsp_1_U5601 fadd_32ns_32ns_32_5_full_dsp_1_U5655 fadd_32ns_32ns_32_4_no_dsp_1_U5685 fmul_32ns_32ns_32_4_max_dsp_1_U5734 fmul_32ns_32ns_32_4_max_dsp_1_U5735 fmul_32ns_32ns_32_4_max_dsp_1_U5736 fmul_32ns_32ns_32_4_max_dsp_1_U5737 fadd_32ns_32ns_32_5_full_dsp_1_U5602 fadd_32ns_32ns_32_5_full_dsp_1_U5603 fadd_32ns_32ns_32_5_full_dsp_1_U5656 fadd_32ns_32ns_32_4_no_dsp_1_U5686 fmul_32ns_32ns_32_4_max_dsp_1_U5738 fmul_32ns_32ns_32_4_max_dsp_1_U5739 fmul_32ns_32ns_32_4_max_dsp_1_U5740 fmul_32ns_32ns_32_4_max_dsp_1_U5741 fadd_32ns_32ns_32_5_full_dsp_1_U5604 fadd_32ns_32ns_32_5_full_dsp_1_U5605 fadd_32ns_32ns_32_5_full_dsp_1_U5657 fadd_32ns_32ns_32_4_no_dsp_1_U5687 fmul_32ns_32ns_32_4_max_dsp_1_U5742 fmul_32ns_32ns_32_4_max_dsp_1_U5743 fmul_32ns_32ns_32_4_max_dsp_1_U5744 fmul_32ns_32ns_32_4_max_dsp_1_U5745 fadd_32ns_32ns_32_5_full_dsp_1_U5606 fadd_32ns_32ns_32_5_full_dsp_1_U5607 fadd_32ns_32ns_32_5_full_dsp_1_U5658 fadd_32ns_32ns_32_4_no_dsp_1_U5688 fmul_32ns_32ns_32_4_max_dsp_1_U5746 fmul_32ns_32ns_32_4_max_dsp_1_U5747 fmul_32ns_32ns_32_4_max_dsp_1_U5748 fmul_32ns_32ns_32_4_max_dsp_1_U5749 fadd_32ns_32ns_32_5_full_dsp_1_U5608 fadd_32ns_32ns_32_5_full_dsp_1_U5609 fadd_32ns_32ns_32_5_full_dsp_1_U5659 fadd_32ns_32ns_32_4_no_dsp_1_U5689 fmul_32ns_32ns_32_4_max_dsp_1_U5750 fmul_32ns_32ns_32_4_max_dsp_1_U5751 fmul_32ns_32ns_32_4_max_dsp_1_U5752 fmul_32ns_32ns_32_4_max_dsp_1_U5753 fadd_32ns_32ns_32_5_full_dsp_1_U5610 fadd_32ns_32ns_32_5_full_dsp_1_U5611 fadd_32ns_32ns_32_5_full_dsp_1_U5660 fadd_32ns_32ns_32_4_no_dsp_1_U5690 fmul_32ns_32ns_32_4_max_dsp_1_U5754 fmul_32ns_32ns_32_4_max_dsp_1_U5755 fmul_32ns_32ns_32_4_max_dsp_1_U5756 fmul_32ns_32ns_32_4_max_dsp_1_U5757 fadd_32ns_32ns_32_5_full_dsp_1_U5612 fadd_32ns_32ns_32_5_full_dsp_1_U5613 fadd_32ns_32ns_32_5_full_dsp_1_U5661 fadd_32ns_32ns_32_4_no_dsp_1_U5691 fmul_32ns_32ns_32_4_max_dsp_1_U5758 fmul_32ns_32ns_32_4_max_dsp_1_U5759 fmul_32ns_32ns_32_4_max_dsp_1_U5760 fmul_32ns_32ns_32_4_max_dsp_1_U5761 fadd_32ns_32ns_32_5_full_dsp_1_U5614 fadd_32ns_32ns_32_5_full_dsp_1_U5615 fadd_32ns_32ns_32_5_full_dsp_1_U5662 fadd_32ns_32ns_32_4_no_dsp_1_U5692 fmul_32ns_32ns_32_4_max_dsp_1_U5762 fmul_32ns_32ns_32_4_max_dsp_1_U5763 fmul_32ns_32ns_32_4_max_dsp_1_U5764 fmul_32ns_32ns_32_4_max_dsp_1_U5765 fadd_32ns_32ns_32_5_full_dsp_1_U5616 fadd_32ns_32ns_32_5_full_dsp_1_U5617 fadd_32ns_32ns_32_5_full_dsp_1_U5663 fadd_32ns_32ns_32_4_no_dsp_1_U5693 fmul_32ns_32ns_32_4_max_dsp_1_U5766 fmul_32ns_32ns_32_4_max_dsp_1_U5767 fmul_32ns_32ns_32_4_max_dsp_1_U5768 fmul_32ns_32ns_32_4_max_dsp_1_U5769 fadd_32ns_32ns_32_5_full_dsp_1_U5618 fadd_32ns_32ns_32_5_full_dsp_1_U5619 fadd_32ns_32ns_32_5_full_dsp_1_U5664 fadd_32ns_32ns_32_4_no_dsp_1_U5694 fmul_32ns_32ns_32_4_max_dsp_1_U5770 fmul_32ns_32ns_32_4_max_dsp_1_U5771 fmul_32ns_32ns_32_4_max_dsp_1_U5772 fmul_32ns_32ns_32_4_max_dsp_1_U5773 fadd_32ns_32ns_32_5_full_dsp_1_U5620 fadd_32ns_32ns_32_5_full_dsp_1_U5621 fadd_32ns_32ns_32_5_full_dsp_1_U5665 fadd_32ns_32ns_32_4_no_dsp_1_U5695 fmul_32ns_32ns_32_4_max_dsp_1_U5774 fmul_32ns_32ns_32_4_max_dsp_1_U5775 fmul_32ns_32ns_32_4_max_dsp_1_U5776 fmul_32ns_32ns_32_4_max_dsp_1_U5777 fadd_32ns_32ns_32_5_full_dsp_1_U5622 fadd_32ns_32ns_32_5_full_dsp_1_U5623 fadd_32ns_32ns_32_5_full_dsp_1_U5666 fadd_32ns_32ns_32_4_no_dsp_1_U5696 fmul_32ns_32ns_32_4_max_dsp_1_U5778 fmul_32ns_32ns_32_4_max_dsp_1_U5779 fmul_32ns_32ns_32_4_max_dsp_1_U5780 fmul_32ns_32ns_32_4_max_dsp_1_U5781 fadd_32ns_32ns_32_5_full_dsp_1_U5624 fadd_32ns_32ns_32_5_full_dsp_1_U5625 fadd_32ns_32ns_32_5_full_dsp_1_U5667 fadd_32ns_32ns_32_4_no_dsp_1_U5697 fmul_32ns_32ns_32_4_max_dsp_1_U5782 fmul_32ns_32ns_32_4_max_dsp_1_U5783 fmul_32ns_32ns_32_4_max_dsp_1_U5784 fmul_32ns_32ns_32_4_max_dsp_1_U5785 fadd_32ns_32ns_32_5_full_dsp_1_U5626 fadd_32ns_32ns_32_5_full_dsp_1_U5627 fadd_32ns_32ns_32_5_full_dsp_1_U5668 fadd_32ns_32ns_32_4_no_dsp_1_U5698 fmul_32ns_32ns_32_4_max_dsp_1_U5786 fmul_32ns_32ns_32_4_max_dsp_1_U5787 fmul_32ns_32ns_32_4_max_dsp_1_U5788 fmul_32ns_32ns_32_4_max_dsp_1_U5789 fadd_32ns_32ns_32_5_full_dsp_1_U5628 fadd_32ns_32ns_32_5_full_dsp_1_U5629 fadd_32ns_32ns_32_5_full_dsp_1_U5669 fadd_32ns_32ns_32_4_no_dsp_1_U5699 fmul_32ns_32ns_32_4_max_dsp_1_U5790 fmul_32ns_32ns_32_4_max_dsp_1_U5791 fmul_32ns_32ns_32_4_max_dsp_1_U5792 fmul_32ns_32ns_32_4_max_dsp_1_U5793 fadd_32ns_32ns_32_5_full_dsp_1_U5630 fadd_32ns_32ns_32_5_full_dsp_1_U5631 fadd_32ns_32ns_32_5_full_dsp_1_U5670 fadd_32ns_32ns_32_4_no_dsp_1_U5700 fmul_32ns_32ns_32_4_max_dsp_1_U5794 fmul_32ns_32ns_32_4_max_dsp_1_U5795 fmul_32ns_32ns_32_4_max_dsp_1_U5796 fmul_32ns_32ns_32_4_max_dsp_1_U5797 fadd_32ns_32ns_32_5_full_dsp_1_U5632 fadd_32ns_32ns_32_5_full_dsp_1_U5633 fadd_32ns_32ns_32_5_full_dsp_1_U5671 fadd_32ns_32ns_32_4_no_dsp_1_U5701 fmul_32ns_32ns_32_4_max_dsp_1_U5798 fmul_32ns_32ns_32_4_max_dsp_1_U5799 fmul_32ns_32ns_32_4_max_dsp_1_U5800 fmul_32ns_32ns_32_4_max_dsp_1_U5801 fadd_32ns_32ns_32_5_full_dsp_1_U5634 fadd_32ns_32ns_32_5_full_dsp_1_U5635 fadd_32ns_32ns_32_5_full_dsp_1_U5672 fadd_32ns_32ns_32_4_no_dsp_1_U5702 fmul_32ns_32ns_32_4_max_dsp_1_U5802 fmul_32ns_32ns_32_4_max_dsp_1_U5803 fmul_32ns_32ns_32_4_max_dsp_1_U5804 fmul_32ns_32ns_32_4_max_dsp_1_U5805 fadd_32ns_32ns_32_5_full_dsp_1_U5636 fadd_32ns_32ns_32_5_full_dsp_1_U5637 fadd_32ns_32ns_32_5_full_dsp_1_U5673 fadd_32ns_32ns_32_4_no_dsp_1_U5703 fmul_32ns_32ns_32_4_max_dsp_1_U5806 fmul_32ns_32ns_32_4_max_dsp_1_U5807 fmul_32ns_32ns_32_4_max_dsp_1_U5808 fmul_32ns_32ns_32_4_max_dsp_1_U5809 fadd_32ns_32ns_32_5_full_dsp_1_U5638 fadd_32ns_32ns_32_5_full_dsp_1_U5639 fadd_32ns_32ns_32_5_full_dsp_1_U5674 fadd_32ns_32ns_32_4_no_dsp_1_U5704 fmul_32ns_32ns_32_4_max_dsp_1_U5810 fmul_32ns_32ns_32_4_max_dsp_1_U5811 fmul_32ns_32ns_32_4_max_dsp_1_U5812 fmul_32ns_32ns_32_4_max_dsp_1_U5813 fadd_32ns_32ns_32_5_full_dsp_1_U5640 fadd_32ns_32ns_32_5_full_dsp_1_U5641 fadd_32ns_32ns_32_5_full_dsp_1_U5675 fadd_32ns_32ns_32_4_no_dsp_1_U5705 fmul_32ns_32ns_32_4_max_dsp_1_U5814 fmul_32ns_32ns_32_4_max_dsp_1_U5815 fmul_32ns_32ns_32_4_max_dsp_1_U5816 fmul_32ns_32ns_32_4_max_dsp_1_U5817 fadd_32ns_32ns_32_5_full_dsp_1_U5642 fadd_32ns_32ns_32_5_full_dsp_1_U5643 fadd_32ns_32ns_32_5_full_dsp_1_U5676 fadd_32ns_32ns_32_4_no_dsp_1_U5706 fmul_32ns_32ns_32_4_max_dsp_1_U5818 fmul_32ns_32ns_32_4_max_dsp_1_U5819 fmul_32ns_32ns_32_4_max_dsp_1_U5820 fmul_32ns_32ns_32_4_max_dsp_1_U5821 fadd_32ns_32ns_32_5_full_dsp_1_U5644 fadd_32ns_32ns_32_5_full_dsp_1_U5645 fadd_32ns_32ns_32_5_full_dsp_1_U5677 fadd_32ns_32ns_32_4_no_dsp_1_U5707 fmul_32ns_32ns_32_4_max_dsp_1_U5822 fmul_32ns_32ns_32_4_max_dsp_1_U5823 fmul_32ns_32ns_32_4_max_dsp_1_U5824 fmul_32ns_32ns_32_4_max_dsp_1_U5825 fadd_32ns_32ns_32_5_full_dsp_1_U5646 fadd_32ns_32ns_32_5_full_dsp_1_U5647 fadd_32ns_32ns_32_5_full_dsp_1_U5678 fadd_32ns_32ns_32_4_no_dsp_1_U5708 fmul_32ns_32ns_32_4_max_dsp_1_U5826 fmul_32ns_32ns_32_4_max_dsp_1_U5827 fmul_32ns_32ns_32_4_max_dsp_1_U5828 fmul_32ns_32ns_32_4_max_dsp_1_U5829 fadd_32ns_32ns_32_5_full_dsp_1_U5648 fadd_32ns_32ns_32_5_full_dsp_1_U5649 fadd_32ns_32ns_32_5_full_dsp_1_U5679 fadd_32ns_32ns_32_4_no_dsp_1_U5709 fmul_32ns_32ns_32_4_max_dsp_1_U5710 fmul_32ns_32ns_32_4_max_dsp_1_U5711 fmul_32ns_32ns_32_4_max_dsp_1_U5712 fmul_32ns_32ns_32_4_max_dsp_1_U5713 fadd_32ns_32ns_32_5_full_dsp_1_U5590 fadd_32ns_32ns_32_5_full_dsp_1_U5591 fadd_32ns_32ns_32_5_full_dsp_1_U5650 fadd_32ns_32ns_32_4_no_dsp_1_U5680 fmul_32ns_32ns_32_4_max_dsp_1_U5714 fmul_32ns_32ns_32_4_max_dsp_1_U5715 fmul_32ns_32ns_32_4_max_dsp_1_U5716 fmul_32ns_32ns_32_4_max_dsp_1_U5717 fadd_32ns_32ns_32_5_full_dsp_1_U5592 fadd_32ns_32ns_32_5_full_dsp_1_U5593 fadd_32ns_32ns_32_5_full_dsp_1_U5651 fadd_32ns_32ns_32_4_no_dsp_1_U5681 fmul_32ns_32ns_32_4_max_dsp_1_U5718 fmul_32ns_32ns_32_4_max_dsp_1_U5719 fmul_32ns_32ns_32_4_max_dsp_1_U5720 fmul_32ns_32ns_32_4_max_dsp_1_U5721 fadd_32ns_32ns_32_5_full_dsp_1_U5594 fadd_32ns_32ns_32_5_full_dsp_1_U5595 fadd_32ns_32ns_32_5_full_dsp_1_U5652 fadd_32ns_32ns_32_4_no_dsp_1_U5682 fmul_32ns_32ns_32_4_max_dsp_1_U5722 fmul_32ns_32ns_32_4_max_dsp_1_U5723 fmul_32ns_32ns_32_4_max_dsp_1_U5724 fmul_32ns_32ns_32_4_max_dsp_1_U5725 fadd_32ns_32ns_32_5_full_dsp_1_U5596 fadd_32ns_32ns_32_5_full_dsp_1_U5597 fadd_32ns_32ns_32_5_full_dsp_1_U5653 fadd_32ns_32ns_32_4_no_dsp_1_U5683 fmul_32ns_32ns_32_4_max_dsp_1_U5726 fmul_32ns_32ns_32_4_max_dsp_1_U5727 fmul_32ns_32ns_32_4_max_dsp_1_U5728 fmul_32ns_32ns_32_4_max_dsp_1_U5729 fadd_32ns_32ns_32_5_full_dsp_1_U5598 fadd_32ns_32ns_32_5_full_dsp_1_U5599 fadd_32ns_32ns_32_5_full_dsp_1_U5654 fadd_32ns_32ns_32_4_no_dsp_1_U5684 fmul_32ns_32ns_32_4_max_dsp_1_U5730 fmul_32ns_32ns_32_4_max_dsp_1_U5731 fmul_32ns_32ns_32_4_max_dsp_1_U5732 fmul_32ns_32ns_32_4_max_dsp_1_U5733 fadd_32ns_32ns_32_5_full_dsp_1_U5600 fadd_32ns_32ns_32_5_full_dsp_1_U5601 fadd_32ns_32ns_32_5_full_dsp_1_U5655 fadd_32ns_32ns_32_4_no_dsp_1_U5685 fmul_32ns_32ns_32_4_max_dsp_1_U5734 fmul_32ns_32ns_32_4_max_dsp_1_U5735 fmul_32ns_32ns_32_4_max_dsp_1_U5736 fmul_32ns_32ns_32_4_max_dsp_1_U5737 fadd_32ns_32ns_32_5_full_dsp_1_U5602 fadd_32ns_32ns_32_5_full_dsp_1_U5603 fadd_32ns_32ns_32_5_full_dsp_1_U5656 fadd_32ns_32ns_32_4_no_dsp_1_U5686 fmul_32ns_32ns_32_4_max_dsp_1_U5738 fmul_32ns_32ns_32_4_max_dsp_1_U5739 fmul_32ns_32ns_32_4_max_dsp_1_U5740 fmul_32ns_32ns_32_4_max_dsp_1_U5741 fadd_32ns_32ns_32_5_full_dsp_1_U5604 fadd_32ns_32ns_32_5_full_dsp_1_U5605 fadd_32ns_32ns_32_5_full_dsp_1_U5657 fadd_32ns_32ns_32_4_no_dsp_1_U5687 fmul_32ns_32ns_32_4_max_dsp_1_U5742 fmul_32ns_32ns_32_4_max_dsp_1_U5743 fmul_32ns_32ns_32_4_max_dsp_1_U5744 fmul_32ns_32ns_32_4_max_dsp_1_U5745 fadd_32ns_32ns_32_5_full_dsp_1_U5606 fadd_32ns_32ns_32_5_full_dsp_1_U5607 fadd_32ns_32ns_32_5_full_dsp_1_U5658 fadd_32ns_32ns_32_4_no_dsp_1_U5688 fmul_32ns_32ns_32_4_max_dsp_1_U5746 fmul_32ns_32ns_32_4_max_dsp_1_U5747 fmul_32ns_32ns_32_4_max_dsp_1_U5748 fmul_32ns_32ns_32_4_max_dsp_1_U5749 fadd_32ns_32ns_32_5_full_dsp_1_U5608 fadd_32ns_32ns_32_5_full_dsp_1_U5609 fadd_32ns_32ns_32_5_full_dsp_1_U5659 fadd_32ns_32ns_32_4_no_dsp_1_U5689 fmul_32ns_32ns_32_4_max_dsp_1_U5750 fmul_32ns_32ns_32_4_max_dsp_1_U5751 fmul_32ns_32ns_32_4_max_dsp_1_U5752 fmul_32ns_32ns_32_4_max_dsp_1_U5753 fadd_32ns_32ns_32_5_full_dsp_1_U5610 fadd_32ns_32ns_32_5_full_dsp_1_U5611 fadd_32ns_32ns_32_5_full_dsp_1_U5660 fadd_32ns_32ns_32_4_no_dsp_1_U5690 fmul_32ns_32ns_32_4_max_dsp_1_U5754 fmul_32ns_32ns_32_4_max_dsp_1_U5755 fmul_32ns_32ns_32_4_max_dsp_1_U5756 fmul_32ns_32ns_32_4_max_dsp_1_U5757 fadd_32ns_32ns_32_5_full_dsp_1_U5612 fadd_32ns_32ns_32_5_full_dsp_1_U5613 fadd_32ns_32ns_32_5_full_dsp_1_U5661 fadd_32ns_32ns_32_4_no_dsp_1_U5691 fmul_32ns_32ns_32_4_max_dsp_1_U5758 fmul_32ns_32ns_32_4_max_dsp_1_U5759 fmul_32ns_32ns_32_4_max_dsp_1_U5760 fmul_32ns_32ns_32_4_max_dsp_1_U5761 fadd_32ns_32ns_32_5_full_dsp_1_U5614 fadd_32ns_32ns_32_5_full_dsp_1_U5615 fadd_32ns_32ns_32_5_full_dsp_1_U5662 fadd_32ns_32ns_32_4_no_dsp_1_U5692 fmul_32ns_32ns_32_4_max_dsp_1_U5762 fmul_32ns_32ns_32_4_max_dsp_1_U5763 fmul_32ns_32ns_32_4_max_dsp_1_U5764 fmul_32ns_32ns_32_4_max_dsp_1_U5765 fadd_32ns_32ns_32_5_full_dsp_1_U5616 fadd_32ns_32ns_32_5_full_dsp_1_U5617 fadd_32ns_32ns_32_5_full_dsp_1_U5663 fadd_32ns_32ns_32_4_no_dsp_1_U5693 fmul_32ns_32ns_32_4_max_dsp_1_U5766 fmul_32ns_32ns_32_4_max_dsp_1_U5767 fmul_32ns_32ns_32_4_max_dsp_1_U5768 fmul_32ns_32ns_32_4_max_dsp_1_U5769 fadd_32ns_32ns_32_5_full_dsp_1_U5618 fadd_32ns_32ns_32_5_full_dsp_1_U5619 fadd_32ns_32ns_32_5_full_dsp_1_U5664 fadd_32ns_32ns_32_4_no_dsp_1_U5694 fmul_32ns_32ns_32_4_max_dsp_1_U5770 fmul_32ns_32ns_32_4_max_dsp_1_U5771 fmul_32ns_32ns_32_4_max_dsp_1_U5772 fmul_32ns_32ns_32_4_max_dsp_1_U5773 fadd_32ns_32ns_32_5_full_dsp_1_U5620 fadd_32ns_32ns_32_5_full_dsp_1_U5621 fadd_32ns_32ns_32_5_full_dsp_1_U5665 fadd_32ns_32ns_32_4_no_dsp_1_U5695 fmul_32ns_32ns_32_4_max_dsp_1_U5774 fmul_32ns_32ns_32_4_max_dsp_1_U5775 fmul_32ns_32ns_32_4_max_dsp_1_U5776 fmul_32ns_32ns_32_4_max_dsp_1_U5777 fadd_32ns_32ns_32_5_full_dsp_1_U5622 fadd_32ns_32ns_32_5_full_dsp_1_U5623 fadd_32ns_32ns_32_5_full_dsp_1_U5666 fadd_32ns_32ns_32_4_no_dsp_1_U5696 fmul_32ns_32ns_32_4_max_dsp_1_U5778 fmul_32ns_32ns_32_4_max_dsp_1_U5779 fmul_32ns_32ns_32_4_max_dsp_1_U5780 fmul_32ns_32ns_32_4_max_dsp_1_U5781 fadd_32ns_32ns_32_5_full_dsp_1_U5624 fadd_32ns_32ns_32_5_full_dsp_1_U5625 fadd_32ns_32ns_32_5_full_dsp_1_U5667 fadd_32ns_32ns_32_4_no_dsp_1_U5697 fmul_32ns_32ns_32_4_max_dsp_1_U5782 fmul_32ns_32ns_32_4_max_dsp_1_U5783 fmul_32ns_32ns_32_4_max_dsp_1_U5784 fmul_32ns_32ns_32_4_max_dsp_1_U5785 fadd_32ns_32ns_32_5_full_dsp_1_U5626 fadd_32ns_32ns_32_5_full_dsp_1_U5627 fadd_32ns_32ns_32_5_full_dsp_1_U5668 fadd_32ns_32ns_32_4_no_dsp_1_U5698 fmul_32ns_32ns_32_4_max_dsp_1_U5786 fmul_32ns_32ns_32_4_max_dsp_1_U5787 fmul_32ns_32ns_32_4_max_dsp_1_U5788 fmul_32ns_32ns_32_4_max_dsp_1_U5789 fadd_32ns_32ns_32_5_full_dsp_1_U5628 fadd_32ns_32ns_32_5_full_dsp_1_U5629 fadd_32ns_32ns_32_5_full_dsp_1_U5669 fadd_32ns_32ns_32_4_no_dsp_1_U5699 fmul_32ns_32ns_32_4_max_dsp_1_U5790 fmul_32ns_32ns_32_4_max_dsp_1_U5791 fmul_32ns_32ns_32_4_max_dsp_1_U5792 fmul_32ns_32ns_32_4_max_dsp_1_U5793 fadd_32ns_32ns_32_5_full_dsp_1_U5630 fadd_32ns_32ns_32_5_full_dsp_1_U5631 fadd_32ns_32ns_32_5_full_dsp_1_U5670 fadd_32ns_32ns_32_4_no_dsp_1_U5700 fmul_32ns_32ns_32_4_max_dsp_1_U5794 fmul_32ns_32ns_32_4_max_dsp_1_U5795 fmul_32ns_32ns_32_4_max_dsp_1_U5796 fmul_32ns_32ns_32_4_max_dsp_1_U5797 fadd_32ns_32ns_32_5_full_dsp_1_U5632 fadd_32ns_32ns_32_5_full_dsp_1_U5633 fadd_32ns_32ns_32_5_full_dsp_1_U5671 fadd_32ns_32ns_32_4_no_dsp_1_U5701 fmul_32ns_32ns_32_4_max_dsp_1_U5798 fmul_32ns_32ns_32_4_max_dsp_1_U5799 fmul_32ns_32ns_32_4_max_dsp_1_U5800 fmul_32ns_32ns_32_4_max_dsp_1_U5801 fadd_32ns_32ns_32_5_full_dsp_1_U5634 fadd_32ns_32ns_32_5_full_dsp_1_U5635 fadd_32ns_32ns_32_5_full_dsp_1_U5672 fadd_32ns_32ns_32_4_no_dsp_1_U5702 fmul_32ns_32ns_32_4_max_dsp_1_U5802 fmul_32ns_32ns_32_4_max_dsp_1_U5803 fmul_32ns_32ns_32_4_max_dsp_1_U5804 fmul_32ns_32ns_32_4_max_dsp_1_U5805 fadd_32ns_32ns_32_5_full_dsp_1_U5636 fadd_32ns_32ns_32_5_full_dsp_1_U5637 fadd_32ns_32ns_32_5_full_dsp_1_U5673 fadd_32ns_32ns_32_4_no_dsp_1_U5703 fmul_32ns_32ns_32_4_max_dsp_1_U5806 fmul_32ns_32ns_32_4_max_dsp_1_U5807 fmul_32ns_32ns_32_4_max_dsp_1_U5808 fmul_32ns_32ns_32_4_max_dsp_1_U5809 fadd_32ns_32ns_32_5_full_dsp_1_U5638 fadd_32ns_32ns_32_5_full_dsp_1_U5639 fadd_32ns_32ns_32_5_full_dsp_1_U5674 fadd_32ns_32ns_32_4_no_dsp_1_U5704 fmul_32ns_32ns_32_4_max_dsp_1_U5810 fmul_32ns_32ns_32_4_max_dsp_1_U5811 fmul_32ns_32ns_32_4_max_dsp_1_U5812 fmul_32ns_32ns_32_4_max_dsp_1_U5813 fadd_32ns_32ns_32_5_full_dsp_1_U5640 fadd_32ns_32ns_32_5_full_dsp_1_U5641 fadd_32ns_32ns_32_5_full_dsp_1_U5675 fadd_32ns_32ns_32_4_no_dsp_1_U5705 fmul_32ns_32ns_32_4_max_dsp_1_U5814 fmul_32ns_32ns_32_4_max_dsp_1_U5815 fmul_32ns_32ns_32_4_max_dsp_1_U5816 fmul_32ns_32ns_32_4_max_dsp_1_U5817 fadd_32ns_32ns_32_5_full_dsp_1_U5642 fadd_32ns_32ns_32_5_full_dsp_1_U5643 fadd_32ns_32ns_32_5_full_dsp_1_U5676 fadd_32ns_32ns_32_4_no_dsp_1_U5706 fmul_32ns_32ns_32_4_max_dsp_1_U5818 fmul_32ns_32ns_32_4_max_dsp_1_U5819 fmul_32ns_32ns_32_4_max_dsp_1_U5820 fmul_32ns_32ns_32_4_max_dsp_1_U5821 fadd_32ns_32ns_32_5_full_dsp_1_U5644 fadd_32ns_32ns_32_5_full_dsp_1_U5645 fadd_32ns_32ns_32_5_full_dsp_1_U5677 fadd_32ns_32ns_32_4_no_dsp_1_U5707 fmul_32ns_32ns_32_4_max_dsp_1_U5822 fmul_32ns_32ns_32_4_max_dsp_1_U5823 fmul_32ns_32ns_32_4_max_dsp_1_U5824 fmul_32ns_32ns_32_4_max_dsp_1_U5825 fadd_32ns_32ns_32_5_full_dsp_1_U5646 fadd_32ns_32ns_32_5_full_dsp_1_U5647 fadd_32ns_32ns_32_5_full_dsp_1_U5678 fadd_32ns_32ns_32_4_no_dsp_1_U5708 fmul_32ns_32ns_32_4_max_dsp_1_U5826 fmul_32ns_32ns_32_4_max_dsp_1_U5827 fmul_32ns_32ns_32_4_max_dsp_1_U5828 fmul_32ns_32ns_32_4_max_dsp_1_U5829 fadd_32ns_32ns_32_5_full_dsp_1_U5648 fadd_32ns_32ns_32_5_full_dsp_1_U5649 fadd_32ns_32ns_32_5_full_dsp_1_U5679 fadd_32ns_32ns_32_4_no_dsp_1_U5709 fmul_32ns_32ns_32_4_max_dsp_1_U5710 fmul_32ns_32ns_32_4_max_dsp_1_U5711 fmul_32ns_32ns_32_4_max_dsp_1_U5712 fmul_32ns_32ns_32_4_max_dsp_1_U5713 fadd_32ns_32ns_32_5_full_dsp_1_U5590 fadd_32ns_32ns_32_5_full_dsp_1_U5591 fadd_32ns_32ns_32_5_full_dsp_1_U5650 fadd_32ns_32ns_32_4_no_dsp_1_U5680 fmul_32ns_32ns_32_4_max_dsp_1_U5714 fmul_32ns_32ns_32_4_max_dsp_1_U5715 fmul_32ns_32ns_32_4_max_dsp_1_U5716 fmul_32ns_32ns_32_4_max_dsp_1_U5717 fadd_32ns_32ns_32_5_full_dsp_1_U5592 fadd_32ns_32ns_32_5_full_dsp_1_U5593 fadd_32ns_32ns_32_5_full_dsp_1_U5651 fadd_32ns_32ns_32_4_no_dsp_1_U5681 fmul_32ns_32ns_32_4_max_dsp_1_U5718 fmul_32ns_32ns_32_4_max_dsp_1_U5719 fmul_32ns_32ns_32_4_max_dsp_1_U5720 fmul_32ns_32ns_32_4_max_dsp_1_U5721 fadd_32ns_32ns_32_5_full_dsp_1_U5594 fadd_32ns_32ns_32_5_full_dsp_1_U5595 fadd_32ns_32ns_32_5_full_dsp_1_U5652 fadd_32ns_32ns_32_4_no_dsp_1_U5682 fmul_32ns_32ns_32_4_max_dsp_1_U5722 fmul_32ns_32ns_32_4_max_dsp_1_U5723 fmul_32ns_32ns_32_4_max_dsp_1_U5724 fmul_32ns_32ns_32_4_max_dsp_1_U5725 fadd_32ns_32ns_32_5_full_dsp_1_U5596 fadd_32ns_32ns_32_5_full_dsp_1_U5597 fadd_32ns_32ns_32_5_full_dsp_1_U5653 fadd_32ns_32ns_32_4_no_dsp_1_U5683 fmul_32ns_32ns_32_4_max_dsp_1_U5726 fmul_32ns_32ns_32_4_max_dsp_1_U5727 fmul_32ns_32ns_32_4_max_dsp_1_U5728 fmul_32ns_32ns_32_4_max_dsp_1_U5729 fadd_32ns_32ns_32_5_full_dsp_1_U5598 fadd_32ns_32ns_32_5_full_dsp_1_U5599 fadd_32ns_32ns_32_5_full_dsp_1_U5654 fadd_32ns_32ns_32_4_no_dsp_1_U5684 fmul_32ns_32ns_32_4_max_dsp_1_U5730 fmul_32ns_32ns_32_4_max_dsp_1_U5731 fmul_32ns_32ns_32_4_max_dsp_1_U5732 fmul_32ns_32ns_32_4_max_dsp_1_U5733 fadd_32ns_32ns_32_5_full_dsp_1_U5600 fadd_32ns_32ns_32_5_full_dsp_1_U5601 fadd_32ns_32ns_32_5_full_dsp_1_U5655 fadd_32ns_32ns_32_4_no_dsp_1_U5685 fmul_32ns_32ns_32_4_max_dsp_1_U5734 fmul_32ns_32ns_32_4_max_dsp_1_U5735 fmul_32ns_32ns_32_4_max_dsp_1_U5736 fmul_32ns_32ns_32_4_max_dsp_1_U5737 fadd_32ns_32ns_32_5_full_dsp_1_U5602 fadd_32ns_32ns_32_5_full_dsp_1_U5603 fadd_32ns_32ns_32_5_full_dsp_1_U5656 fadd_32ns_32ns_32_4_no_dsp_1_U5686 fmul_32ns_32ns_32_4_max_dsp_1_U5738 fmul_32ns_32ns_32_4_max_dsp_1_U5739 fmul_32ns_32ns_32_4_max_dsp_1_U5740 fmul_32ns_32ns_32_4_max_dsp_1_U5741 fadd_32ns_32ns_32_5_full_dsp_1_U5604 fadd_32ns_32ns_32_5_full_dsp_1_U5605 fadd_32ns_32ns_32_5_full_dsp_1_U5657 fadd_32ns_32ns_32_4_no_dsp_1_U5687 fmul_32ns_32ns_32_4_max_dsp_1_U5742 fmul_32ns_32ns_32_4_max_dsp_1_U5743 fmul_32ns_32ns_32_4_max_dsp_1_U5744 fmul_32ns_32ns_32_4_max_dsp_1_U5745 fadd_32ns_32ns_32_5_full_dsp_1_U5606 fadd_32ns_32ns_32_5_full_dsp_1_U5607 fadd_32ns_32ns_32_5_full_dsp_1_U5658 fadd_32ns_32ns_32_4_no_dsp_1_U5688 fmul_32ns_32ns_32_4_max_dsp_1_U5746 fmul_32ns_32ns_32_4_max_dsp_1_U5747 fmul_32ns_32ns_32_4_max_dsp_1_U5748 fmul_32ns_32ns_32_4_max_dsp_1_U5749 fadd_32ns_32ns_32_5_full_dsp_1_U5608 fadd_32ns_32ns_32_5_full_dsp_1_U5609 fadd_32ns_32ns_32_5_full_dsp_1_U5659 fadd_32ns_32ns_32_4_no_dsp_1_U5689 fmul_32ns_32ns_32_4_max_dsp_1_U5750 fmul_32ns_32ns_32_4_max_dsp_1_U5751 fmul_32ns_32ns_32_4_max_dsp_1_U5752 fmul_32ns_32ns_32_4_max_dsp_1_U5753 fadd_32ns_32ns_32_5_full_dsp_1_U5610 fadd_32ns_32ns_32_5_full_dsp_1_U5611 fadd_32ns_32ns_32_5_full_dsp_1_U5660 fadd_32ns_32ns_32_4_no_dsp_1_U5690 fmul_32ns_32ns_32_4_max_dsp_1_U5754 fmul_32ns_32ns_32_4_max_dsp_1_U5755 fmul_32ns_32ns_32_4_max_dsp_1_U5756 fmul_32ns_32ns_32_4_max_dsp_1_U5757 fadd_32ns_32ns_32_5_full_dsp_1_U5612 fadd_32ns_32ns_32_5_full_dsp_1_U5613 fadd_32ns_32ns_32_5_full_dsp_1_U5661 fadd_32ns_32ns_32_4_no_dsp_1_U5691 fmul_32ns_32ns_32_4_max_dsp_1_U5758 fmul_32ns_32ns_32_4_max_dsp_1_U5759 fmul_32ns_32ns_32_4_max_dsp_1_U5760 fmul_32ns_32ns_32_4_max_dsp_1_U5761 fadd_32ns_32ns_32_5_full_dsp_1_U5614 fadd_32ns_32ns_32_5_full_dsp_1_U5615 fadd_32ns_32ns_32_5_full_dsp_1_U5662 fadd_32ns_32ns_32_4_no_dsp_1_U5692 fmul_32ns_32ns_32_4_max_dsp_1_U5762 fmul_32ns_32ns_32_4_max_dsp_1_U5763 fmul_32ns_32ns_32_4_max_dsp_1_U5764 fmul_32ns_32ns_32_4_max_dsp_1_U5765 fadd_32ns_32ns_32_5_full_dsp_1_U5616 fadd_32ns_32ns_32_5_full_dsp_1_U5617 fadd_32ns_32ns_32_5_full_dsp_1_U5663 fadd_32ns_32ns_32_4_no_dsp_1_U5693 fmul_32ns_32ns_32_4_max_dsp_1_U5766 fmul_32ns_32ns_32_4_max_dsp_1_U5767 fmul_32ns_32ns_32_4_max_dsp_1_U5768 fmul_32ns_32ns_32_4_max_dsp_1_U5769 fadd_32ns_32ns_32_5_full_dsp_1_U5618 fadd_32ns_32ns_32_5_full_dsp_1_U5619 fadd_32ns_32ns_32_5_full_dsp_1_U5664 fadd_32ns_32ns_32_4_no_dsp_1_U5694 fmul_32ns_32ns_32_4_max_dsp_1_U5770 fmul_32ns_32ns_32_4_max_dsp_1_U5771 fmul_32ns_32ns_32_4_max_dsp_1_U5772 fmul_32ns_32ns_32_4_max_dsp_1_U5773 fadd_32ns_32ns_32_5_full_dsp_1_U5620 fadd_32ns_32ns_32_5_full_dsp_1_U5621 fadd_32ns_32ns_32_5_full_dsp_1_U5665 fadd_32ns_32ns_32_4_no_dsp_1_U5695 fmul_32ns_32ns_32_4_max_dsp_1_U5774 fmul_32ns_32ns_32_4_max_dsp_1_U5775 fmul_32ns_32ns_32_4_max_dsp_1_U5776 fmul_32ns_32ns_32_4_max_dsp_1_U5777 fadd_32ns_32ns_32_5_full_dsp_1_U5622 fadd_32ns_32ns_32_5_full_dsp_1_U5623 fadd_32ns_32ns_32_5_full_dsp_1_U5666 fadd_32ns_32ns_32_4_no_dsp_1_U5696 fmul_32ns_32ns_32_4_max_dsp_1_U5778 fmul_32ns_32ns_32_4_max_dsp_1_U5779 fmul_32ns_32ns_32_4_max_dsp_1_U5780 fmul_32ns_32ns_32_4_max_dsp_1_U5781 fadd_32ns_32ns_32_5_full_dsp_1_U5624 fadd_32ns_32ns_32_5_full_dsp_1_U5625 fadd_32ns_32ns_32_5_full_dsp_1_U5667 fadd_32ns_32ns_32_4_no_dsp_1_U5697 fmul_32ns_32ns_32_4_max_dsp_1_U5782 fmul_32ns_32ns_32_4_max_dsp_1_U5783 fmul_32ns_32ns_32_4_max_dsp_1_U5784 fmul_32ns_32ns_32_4_max_dsp_1_U5785 fadd_32ns_32ns_32_5_full_dsp_1_U5626 fadd_32ns_32ns_32_5_full_dsp_1_U5627 fadd_32ns_32ns_32_5_full_dsp_1_U5668 fadd_32ns_32ns_32_4_no_dsp_1_U5698 fmul_32ns_32ns_32_4_max_dsp_1_U5786 fmul_32ns_32ns_32_4_max_dsp_1_U5787 fmul_32ns_32ns_32_4_max_dsp_1_U5788 fmul_32ns_32ns_32_4_max_dsp_1_U5789 fadd_32ns_32ns_32_5_full_dsp_1_U5628 fadd_32ns_32ns_32_5_full_dsp_1_U5629 fadd_32ns_32ns_32_5_full_dsp_1_U5669 fadd_32ns_32ns_32_4_no_dsp_1_U5699 fmul_32ns_32ns_32_4_max_dsp_1_U5790 fmul_32ns_32ns_32_4_max_dsp_1_U5791 fmul_32ns_32ns_32_4_max_dsp_1_U5792 fmul_32ns_32ns_32_4_max_dsp_1_U5793 fadd_32ns_32ns_32_5_full_dsp_1_U5630 fadd_32ns_32ns_32_5_full_dsp_1_U5631 fadd_32ns_32ns_32_5_full_dsp_1_U5670 fadd_32ns_32ns_32_4_no_dsp_1_U5700 fmul_32ns_32ns_32_4_max_dsp_1_U5794 fmul_32ns_32ns_32_4_max_dsp_1_U5795 fmul_32ns_32ns_32_4_max_dsp_1_U5796 fmul_32ns_32ns_32_4_max_dsp_1_U5797 fadd_32ns_32ns_32_5_full_dsp_1_U5632 fadd_32ns_32ns_32_5_full_dsp_1_U5633 fadd_32ns_32ns_32_5_full_dsp_1_U5671 fadd_32ns_32ns_32_4_no_dsp_1_U5701 fmul_32ns_32ns_32_4_max_dsp_1_U5798 fmul_32ns_32ns_32_4_max_dsp_1_U5799 fmul_32ns_32ns_32_4_max_dsp_1_U5800 fmul_32ns_32ns_32_4_max_dsp_1_U5801 fadd_32ns_32ns_32_5_full_dsp_1_U5634 fadd_32ns_32ns_32_5_full_dsp_1_U5635 fadd_32ns_32ns_32_5_full_dsp_1_U5672 fadd_32ns_32ns_32_4_no_dsp_1_U5702 fmul_32ns_32ns_32_4_max_dsp_1_U5802 fmul_32ns_32ns_32_4_max_dsp_1_U5803 fmul_32ns_32ns_32_4_max_dsp_1_U5804 fmul_32ns_32ns_32_4_max_dsp_1_U5805 fadd_32ns_32ns_32_5_full_dsp_1_U5636 fadd_32ns_32ns_32_5_full_dsp_1_U5637 fadd_32ns_32ns_32_5_full_dsp_1_U5673 fadd_32ns_32ns_32_4_no_dsp_1_U5703 fmul_32ns_32ns_32_4_max_dsp_1_U5806 fmul_32ns_32ns_32_4_max_dsp_1_U5807 fmul_32ns_32ns_32_4_max_dsp_1_U5808 fmul_32ns_32ns_32_4_max_dsp_1_U5809 fadd_32ns_32ns_32_5_full_dsp_1_U5638 fadd_32ns_32ns_32_5_full_dsp_1_U5639 fadd_32ns_32ns_32_5_full_dsp_1_U5674 fadd_32ns_32ns_32_4_no_dsp_1_U5704 fmul_32ns_32ns_32_4_max_dsp_1_U5810 fmul_32ns_32ns_32_4_max_dsp_1_U5811 fmul_32ns_32ns_32_4_max_dsp_1_U5812 fmul_32ns_32ns_32_4_max_dsp_1_U5813 fadd_32ns_32ns_32_5_full_dsp_1_U5640 fadd_32ns_32ns_32_5_full_dsp_1_U5641 fadd_32ns_32ns_32_5_full_dsp_1_U5675 fadd_32ns_32ns_32_4_no_dsp_1_U5705 fmul_32ns_32ns_32_4_max_dsp_1_U5814 fmul_32ns_32ns_32_4_max_dsp_1_U5815 fmul_32ns_32ns_32_4_max_dsp_1_U5816 fmul_32ns_32ns_32_4_max_dsp_1_U5817 fadd_32ns_32ns_32_5_full_dsp_1_U5642 fadd_32ns_32ns_32_5_full_dsp_1_U5643 fadd_32ns_32ns_32_5_full_dsp_1_U5676 fadd_32ns_32ns_32_4_no_dsp_1_U5706 fmul_32ns_32ns_32_4_max_dsp_1_U5818 fmul_32ns_32ns_32_4_max_dsp_1_U5819 fmul_32ns_32ns_32_4_max_dsp_1_U5820 fmul_32ns_32ns_32_4_max_dsp_1_U5821 fadd_32ns_32ns_32_5_full_dsp_1_U5644 fadd_32ns_32ns_32_5_full_dsp_1_U5645 fadd_32ns_32ns_32_5_full_dsp_1_U5677 fadd_32ns_32ns_32_4_no_dsp_1_U5707 fmul_32ns_32ns_32_4_max_dsp_1_U5822 fmul_32ns_32ns_32_4_max_dsp_1_U5823 fmul_32ns_32ns_32_4_max_dsp_1_U5824 fmul_32ns_32ns_32_4_max_dsp_1_U5825 fadd_32ns_32ns_32_5_full_dsp_1_U5646 fadd_32ns_32ns_32_5_full_dsp_1_U5647 fadd_32ns_32ns_32_5_full_dsp_1_U5678 fadd_32ns_32ns_32_4_no_dsp_1_U5708 fmul_32ns_32ns_32_4_max_dsp_1_U5826 fmul_32ns_32ns_32_4_max_dsp_1_U5827 fmul_32ns_32ns_32_4_max_dsp_1_U5828 fmul_32ns_32ns_32_4_max_dsp_1_U5829 fadd_32ns_32ns_32_5_full_dsp_1_U5648 fadd_32ns_32ns_32_5_full_dsp_1_U5649 fadd_32ns_32ns_32_5_full_dsp_1_U5679 fadd_32ns_32ns_32_4_no_dsp_1_U5709</BindInstances>
                                                </Instance>
                                            </InstancesList>
                                            <BindInstances>i_fu_2467_p2 i_8_fu_2473_p2 i_7_fu_2479_p2 i_6_fu_2485_p2 i_5_fu_2491_p2 i_4_fu_2497_p2 i_3_fu_2503_p2 i_2_fu_2509_p2 i_1_fu_2515_p2 mul_9ns_11ns_19_1_1_U6095 sub_ln587_fu_2809_p2 mul_9ns_11ns_19_1_1_U6096 sub_ln587_1_fu_2830_p2 mul_9ns_11ns_19_1_1_U6097 sub_ln587_2_fu_2851_p2 mul_9ns_11ns_19_1_1_U6098 sub_ln587_3_fu_2872_p2 mul_9ns_11ns_19_1_1_U6099 sub_ln587_4_fu_2893_p2 mul_9ns_11ns_19_1_1_U6100 sub_ln587_5_fu_2914_p2 mul_9ns_11ns_19_1_1_U6101 sub_ln587_6_fu_2935_p2 mul_9ns_11ns_19_1_1_U6102 sub_ln587_7_fu_2956_p2 mul_9ns_11ns_19_1_1_U6103 sub_ln587_8_fu_2977_p2</BindInstances>
                                        </Instance>
                                        <Instance>
                                            <InstName>write_G_FT2_4_U0</InstName>
                                            <ModuleName>write_G_FT2_4</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>2623</ID>
                                            <InstancesList>
                                                <Instance>
                                                    <InstName>grp_write_G_FT2_4_Pipeline_VITIS_LOOP_1129_1_VITIS_LOOP_1130_2_fu_762</InstName>
                                                    <ModuleName>write_G_FT2_4_Pipeline_VITIS_LOOP_1129_1_VITIS_LOOP_1130_2</ModuleName>
                                                    <IsCompInst>true</IsCompInst>
                                                    <ID>762</ID>
                                                    <BindInstances>add_ln1129_1_fu_825_p2 add_ln1129_fu_837_p2 add_ln1130_fu_1457_p2</BindInstances>
                                                </Instance>
                                            </InstancesList>
                                        </Instance>
                                    </InstancesList>
                                    <BindInstances>j0_c_U G_1_0_0_val1_c_U G_1_0_1_val2_c_U G_1_0_2_val3_c_U G_1_0_3_val4_c_U G_1_0_4_val5_c_U G_1_0_5_val6_c_U G_1_0_6_val7_c_U G_1_0_7_val8_c_U G_1_0_8_val9_c_U G_1_0_9_val10_c_U G_1_1_0_val11_c_U G_1_1_1_val12_c_U G_1_1_2_val13_c_U G_1_1_3_val14_c_U G_1_1_4_val15_c_U G_1_1_5_val16_c_U G_1_1_6_val17_c_U G_1_1_7_val18_c_U G_1_1_8_val19_c_U G_1_1_9_val20_c_U G_1_2_0_val21_c_U G_1_2_1_val22_c_U G_1_2_2_val23_c_U G_1_2_3_val24_c_U G_1_2_4_val25_c_U G_1_2_5_val26_c_U G_1_2_6_val27_c_U G_1_2_7_val28_c_U G_1_2_8_val29_c_U G_1_2_9_val30_c_U G_1_3_0_val31_c_U G_1_3_1_val32_c_U G_1_3_2_val33_c_U G_1_3_3_val34_c_U G_1_3_4_val35_c_U G_1_3_5_val36_c_U G_1_3_6_val37_c_U G_1_3_7_val38_c_U G_1_3_8_val39_c_U G_1_3_9_val40_c_U G_1_4_0_val41_c_U G_1_4_1_val42_c_U G_1_4_2_val43_c_U G_1_4_3_val44_c_U G_1_4_4_val45_c_U G_1_4_5_val46_c_U G_1_4_6_val47_c_U G_1_4_7_val48_c_U G_1_4_8_val49_c_U G_1_4_9_val50_c_U G_1_5_0_val51_c_U G_1_5_1_val52_c_U G_1_5_2_val53_c_U G_1_5_3_val54_c_U G_1_5_4_val55_c_U G_1_5_5_val56_c_U G_1_5_6_val57_c_U G_1_5_7_val58_c_U G_1_5_8_val59_c_U G_1_5_9_val60_c_U G_1_6_0_val61_c_U G_1_6_1_val62_c_U G_1_6_2_val63_c_U G_1_6_3_val64_c_U G_1_6_4_val65_c_U G_1_6_5_val66_c_U G_1_6_6_val67_c_U G_1_6_7_val68_c_U G_1_6_8_val69_c_U G_1_6_9_val70_c_U G_1_7_0_val71_c_U G_1_7_1_val72_c_U G_1_7_2_val73_c_U G_1_7_3_val74_c_U G_1_7_4_val75_c_U G_1_7_5_val76_c_U G_1_7_6_val77_c_U G_1_7_7_val78_c_U G_1_7_8_val79_c_U G_1_7_9_val80_c_U G_1_8_0_val81_c_U G_1_8_1_val82_c_U G_1_8_2_val83_c_U G_1_8_3_val84_c_U G_1_8_4_val85_c_U G_1_8_5_val86_c_U G_1_8_6_val87_c_U G_1_8_7_val88_c_U G_1_8_8_val89_c_U G_1_8_9_val90_c_U i0_cast2_loc_channel_U add_ln439_loc_channel_U add_ln442_loc_channel_U</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_write_G_FT2_fu_1562</InstName>
                                    <ModuleName>write_G_FT2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>1562</ID>
                                    <BindInstances>add_ln1129_2_fu_825_p2 add_ln1129_fu_837_p2 add_ln1130_fu_1457_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>i0_2_fu_2662_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>F_0_U F_0_1_U F_0_2_U F_0_3_U F_0_4_U F_0_5_U F_0_6_U F_0_7_U F_0_8_U F_0_9_U F_0_10_U F_0_11_U F_0_12_U F_0_13_U F_0_14_U F_0_15_U F_0_16_U F_0_17_U F_0_18_U F_0_19_U F_0_20_U F_0_21_U F_0_22_U F_0_23_U F_0_24_U F_0_25_U F_0_26_U F_0_27_U F_0_28_U F_0_29_U F_0_30_U F_0_31_U F_0_32_U F_0_33_U F_0_34_U F_0_35_U F_0_36_U F_0_37_U F_0_38_U F_0_39_U F_1_U F_1_1_U F_1_2_U F_1_3_U F_1_4_U F_1_5_U F_1_6_U F_1_7_U F_1_8_U F_1_9_U F_1_10_U F_1_11_U F_1_12_U F_1_13_U F_1_14_U F_1_15_U F_1_16_U F_1_17_U F_1_18_U F_1_19_U F_1_20_U F_1_21_U F_1_22_U F_1_23_U F_1_24_U F_1_25_U F_1_26_U F_1_27_U F_1_28_U F_1_29_U F_1_30_U F_1_31_U F_1_32_U F_1_33_U F_1_34_U F_1_35_U F_1_36_U F_1_37_U F_1_38_U F_1_39_U E_0_U E_0_1_U E_0_2_U E_0_3_U E_0_4_U E_0_5_U E_0_6_U E_0_7_U E_0_8_U E_0_9_U E_0_10_U E_0_11_U E_0_12_U E_0_13_U E_0_14_U E_0_15_U E_0_16_U E_0_17_U E_0_18_U E_0_19_U E_0_20_U E_0_21_U E_0_22_U E_0_23_U E_0_24_U E_0_25_U E_0_26_U E_0_27_U E_0_28_U E_0_29_U E_0_30_U E_0_31_U E_0_32_U E_0_33_U E_0_34_U E_0_35_U E_1_U E_1_1_U E_1_2_U E_1_3_U E_1_4_U E_1_5_U E_1_6_U E_1_7_U E_1_8_U E_1_9_U E_1_10_U E_1_11_U E_1_12_U E_1_13_U E_1_14_U E_1_15_U E_1_16_U E_1_17_U E_1_18_U E_1_19_U E_1_20_U E_1_21_U E_1_22_U E_1_23_U E_1_24_U E_1_25_U E_1_26_U E_1_27_U E_1_28_U E_1_29_U E_1_30_U E_1_31_U E_1_32_U E_1_33_U E_1_34_U E_1_35_U j0_2_fu_874_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>store_vF_for_task3_U0</InstName>
                    <ModuleName>store_vF_for_task3</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>320</ID>
                    <BindInstances>add_ln130_fu_142_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>store_vE_for_task1_U0</InstName>
                    <ModuleName>store_vE_for_task1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>328</ID>
                    <BindInstances>add_ln153_fu_142_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>store_vG_for_task5_U0</InstName>
                    <ModuleName>store_vG_for_task5</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>336</ID>
                    <BindInstances>add_ln204_fu_142_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>vE_for_task1_c_U vF_for_task3_c_U vG_for_task5_c_U fifo_D_from_off_chip_to_S3_U fifo_C_from_off_chip_to_S3_U fifo_A_from_off_chip_to_S1_U fifo_B_from_off_chip_to_S1_U fifo_E_from_task1_to_task5_U fifo_E_to_off_chip_U fifo_F_from_task3_to_task5_U fifo_F_to_off_chip_U fifo_G_to_off_chip_U control_s_axi_U kernel_vA_for_task1_m_axi_U kernel_vB_for_task1_m_axi_U kernel_vC_for_task3_m_axi_U kernel_vD_for_task3_m_axi_U kernel_vE_for_task1_m_axi_U kernel_vF_for_task3_m_axi_U kernel_vG_for_task5_m_axi_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>entry_proc15</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>1.410</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>-</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>3</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>47</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>load_vD_for_task3</Name>
            <Loops>
                <VITIS_LOOP_12_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>3.318</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>23594</Best-caseLatency>
                    <Average-caseLatency>23594</Average-caseLatency>
                    <Worst-caseLatency>23594</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.107 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.107 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.107 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>23594</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_12_1>
                        <Name>VITIS_LOOP_12_1</Name>
                        <Slack>3.32</Slack>
                        <TripCount>23520</TripCount>
                        <Latency>23592</Latency>
                        <AbsoluteTimeLatency>0.107 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>74</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_12_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:12</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_12_1>
                            <Name>VITIS_LOOP_12_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:12</SourceLocation>
                        </VITIS_LOOP_12_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>357</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>164</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_12_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_fu_119_p2" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:12" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln12"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>load_vC_for_task3</Name>
            <Loops>
                <VITIS_LOOP_33_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>3.318</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2734</Best-caseLatency>
                    <Average-caseLatency>2734</Average-caseLatency>
                    <Worst-caseLatency>2734</Worst-caseLatency>
                    <Best-caseRealTimeLatency>12.426 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>12.426 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>12.426 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2734</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_33_1>
                        <Name>VITIS_LOOP_33_1</Name>
                        <Slack>3.32</Slack>
                        <TripCount>2660</TripCount>
                        <Latency>2732</Latency>
                        <AbsoluteTimeLatency>12.417 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>74</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_33_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:33</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_33_1>
                            <Name>VITIS_LOOP_33_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:33</SourceLocation>
                        </VITIS_LOOP_33_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>801</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>149</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_33_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_fu_119_p2" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:33" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln33"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>load_vA_for_task1</Name>
            <Loops>
                <VITIS_LOOP_68_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>3.318</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4574</Best-caseLatency>
                    <Average-caseLatency>4574</Average-caseLatency>
                    <Worst-caseLatency>4574</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.789 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>20.789 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>20.789 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4574</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_68_1>
                        <Name>VITIS_LOOP_68_1</Name>
                        <Slack>3.32</Slack>
                        <TripCount>4500</TripCount>
                        <Latency>4572</Latency>
                        <AbsoluteTimeLatency>20.780 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>74</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_68_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:68</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_68_1>
                            <Name>VITIS_LOOP_68_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:68</SourceLocation>
                        </VITIS_LOOP_68_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>547</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>160</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_68_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln68_fu_119_p2" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln68"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>load_vB_for_task1</Name>
            <Loops>
                <VITIS_LOOP_95_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>3.318</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2474</Best-caseLatency>
                    <Average-caseLatency>2474</Average-caseLatency>
                    <Worst-caseLatency>2474</Worst-caseLatency>
                    <Best-caseRealTimeLatency>11.244 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>11.244 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>11.244 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2474</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_95_1>
                        <Name>VITIS_LOOP_95_1</Name>
                        <Slack>3.32</Slack>
                        <TripCount>2400</TripCount>
                        <Latency>2472</Latency>
                        <AbsoluteTimeLatency>11.235 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>74</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_95_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:95</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_95_1>
                            <Name>VITIS_LOOP_95_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:95</SourceLocation>
                        </VITIS_LOOP_95_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>801</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>149</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_95_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln95_fu_119_p2" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:95" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln95"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>read_B_FT0</Name>
            <Loops>
                <VITIS_LOOP_596_1_VITIS_LOOP_597_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>2.988</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2402</Best-caseLatency>
                    <Average-caseLatency>2402</Average-caseLatency>
                    <Worst-caseLatency>2402</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.917 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.917 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.917 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2402</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_596_1_VITIS_LOOP_597_2>
                        <Name>VITIS_LOOP_596_1_VITIS_LOOP_597_2</Name>
                        <Slack>3.32</Slack>
                        <TripCount>2400</TripCount>
                        <Latency>2400</Latency>
                        <AbsoluteTimeLatency>10.908 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_596_1_VITIS_LOOP_597_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:597</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_596_1_VITIS_LOOP_597_2>
                            <Name>VITIS_LOOP_596_1_VITIS_LOOP_597_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:596</SourceLocation>
                        </VITIS_LOOP_596_1_VITIS_LOOP_597_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>31</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>200</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_596_1_VITIS_LOOP_597_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln596_1_fu_642_p2" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:596" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln596_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_596_1_VITIS_LOOP_597_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln596_fu_659_p2" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:596" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln596"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_596_1_VITIS_LOOP_597_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln597_fu_1033_p2" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:597" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln597"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>read_A_FT0_Pipeline_VITIS_LOOP_668_1_VITIS_LOOP_669_2</Name>
            <Loops>
                <VITIS_LOOP_668_1_VITIS_LOOP_669_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>2.121</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>452</Best-caseLatency>
                    <Average-caseLatency>452</Average-caseLatency>
                    <Worst-caseLatency>452</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.054 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.054 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.054 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>452</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_668_1_VITIS_LOOP_669_2>
                        <Name>VITIS_LOOP_668_1_VITIS_LOOP_669_2</Name>
                        <Slack>3.32</Slack>
                        <TripCount>225</TripCount>
                        <Latency>450</Latency>
                        <AbsoluteTimeLatency>2.045 us</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_668_1_VITIS_LOOP_669_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:669</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_668_1_VITIS_LOOP_669_2>
                            <Name>VITIS_LOOP_668_1_VITIS_LOOP_669_2</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Resource Limitation</ViolationType>
                            <SourceLocation>/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:668</SourceLocation>
                        </VITIS_LOOP_668_1_VITIS_LOOP_669_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>182</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1232</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_668_1_VITIS_LOOP_669_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln668_1_fu_910_p2" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:668" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln668_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_668_1_VITIS_LOOP_669_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln668_fu_922_p2" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:668" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln668"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_668_1_VITIS_LOOP_669_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln669_fu_1138_p2" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:669" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln669"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>read_A_FT0</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>2.121</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1</Best-caseLatency>
                    <Average-caseLatency>227</Average-caseLatency>
                    <Worst-caseLatency>453</Worst-caseLatency>
                    <Best-caseRealTimeLatency>4.545 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.032 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.059 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1 ~ 453</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:665</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>186</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1269</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>entry_proc14</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>1.465</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>-</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>2</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2603</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>task1_intra</Name>
            <Loops>
                <VITIS_LOOP_500_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>3.165</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>315</Best-caseLatency>
                    <Average-caseLatency>315</Average-caseLatency>
                    <Worst-caseLatency>315</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.432 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.432 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.432 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>315</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_500_1>
                        <Name>VITIS_LOOP_500_1</Name>
                        <Slack>3.32</Slack>
                        <TripCount>100</TripCount>
                        <Latency>313</Latency>
                        <AbsoluteTimeLatency>1.423 us</AbsoluteTimeLatency>
                        <PipelineII>3</PipelineII>
                        <PipelineDepth>17</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_500_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:500</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_500_1>
                            <Name>VITIS_LOOP_500_1</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:500</SourceLocation>
                        </VITIS_LOOP_500_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>384</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>4</UTIL_DSP>
                    <FF>69997</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>50143</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>3</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_500_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln500_fu_5284_p2" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:500" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln500"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U619" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U620" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U523" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U571" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U621" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U622" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_173_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U524" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U572" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_174_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U623" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U624" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_284_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U525" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_233"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U573" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_285_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U625" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U626" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_395_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U526" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_234"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U574" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_396_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U627" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U628" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_4106_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U527" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_235"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U575" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_4107_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U629" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U630" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_5117_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U528" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_236"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U576" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_5118_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U631" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U632" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_6128_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U529" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_237"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U577" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_6129_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U633" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U634" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_7139_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U530" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_238"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U578" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_7140_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U635" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U636" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_8150_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U531" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_239"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U579" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_8151_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U637" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U638" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_9_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U532" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_240"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U580" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_9_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U639" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U640" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_10_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U533" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_241"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U581" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_10_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U641" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U642" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_11_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U534" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_242"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U582" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_11_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U643" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U644" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_12_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U535" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_243"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U583" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_12_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U645" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U646" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_13_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U536" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_244"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U584" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_13_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U647" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U648" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_14_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U537" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_245"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U585" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_14_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U649" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U650" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_15_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U538" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_246"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U586" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_15_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U651" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U652" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_1_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U539" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_247"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U587" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_1_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U653" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U654" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_1_1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U540" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_248"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U588" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_1_1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U655" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_1_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U656" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_1_2_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U541" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_249"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U589" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_1_2_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U657" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U658" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_1_3_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U542" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_250"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U590" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_1_3_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U659" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_1_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U660" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_1_4_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U543" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_251"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U591" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_1_4_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U661" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_1_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U662" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_1_5_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U544" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_252"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U592" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_1_5_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U663" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_1_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U664" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_1_6_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U545" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_253"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U593" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_1_6_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U665" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_1_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U666" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_1_7_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U546" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_254"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U594" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_1_7_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U667" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_1_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U668" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_1_8_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U547" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_255"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U595" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_1_8_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U669" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_1_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U670" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_1_9_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U548" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_256"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U596" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_1_9_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U671" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_1_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U672" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_1_10_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U549" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_257"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U597" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_1_10_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U673" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_1_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U674" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_1_11_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U550" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_258"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U598" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_1_11_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U675" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_1_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U676" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_1_12_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U551" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_259"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U599" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_1_12_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U677" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_1_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U678" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_1_13_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U552" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_260"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U600" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_1_13_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U679" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_1_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U680" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_1_14_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U553" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_261"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U601" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_1_14_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U681" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_1_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U682" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_1_15_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U554" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_262"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U602" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_1_15_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U683" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U684" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_2_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U555" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_263"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U603" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_2_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U685" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_2_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U686" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_2_1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U556" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_264"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U604" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_2_1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U687" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_2_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U688" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_2_2_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U557" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_265"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U605" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_2_2_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U689" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U690" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_2_3_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U558" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_266"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U606" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_2_3_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U691" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_2_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U692" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_2_4_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U559" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_267"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U607" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_2_4_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U693" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_2_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U694" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_2_5_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U560" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_268"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U608" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_2_5_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U695" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_2_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U696" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_2_6_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U561" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_269"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U609" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_2_6_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U697" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_2_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U698" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_2_7_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U562" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_270"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U610" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_2_7_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U699" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_2_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U700" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_2_8_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U563" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_271"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U611" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_2_8_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U701" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_2_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U702" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_2_9_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U564" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_272"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U612" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_2_9_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U703" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_2_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U704" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_2_10_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U565" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_273"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U613" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_2_10_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U705" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_2_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U706" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_2_11_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U566" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_274"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U614" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_2_11_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U707" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_2_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U708" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_2_12_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U567" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_275"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U615" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_2_12_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U709" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_2_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U710" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_2_13_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U568" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_276"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U616" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_2_13_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U711" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_2_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U712" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_2_14_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U569" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_277"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U617" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_2_14_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U713" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_2_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U714" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_2_15_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U570" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_278"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U618" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_2_15_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U619" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U620" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_3_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U523" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_279"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U571" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_3_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U621" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_3_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U622" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_3_1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U524" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_280"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U572" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_3_1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U623" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_3_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U624" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_3_2_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U525" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_281"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U573" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_3_2_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U625" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_3_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U626" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_3_3_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U526" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_282"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U574" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_3_3_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U627" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_3_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U628" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_3_4_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U527" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_283"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U575" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_3_4_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U629" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_3_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U630" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_3_5_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U528" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_284"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U576" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_3_5_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U631" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_3_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U632" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_3_6_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U529" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_285"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U577" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_3_6_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U633" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_3_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U634" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_3_7_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U530" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_286"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U578" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_3_7_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U635" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_3_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U636" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_3_8_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U531" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_287"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U579" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_3_8_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U637" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_3_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U638" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_3_9_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U532" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_288"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U580" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_3_9_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U639" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_3_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U640" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_3_10_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U533" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_289"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U581" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_3_10_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U641" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_3_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U642" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_3_11_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U534" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_290"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U582" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_3_11_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U643" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_3_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U644" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_3_12_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U535" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_291"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U583" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_3_12_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U645" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_3_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U646" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_3_13_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U536" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_292"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U584" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_3_13_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U647" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_3_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U648" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_3_14_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U537" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_293"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U585" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_3_14_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U649" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_3_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U650" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_3_15_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U538" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_294"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U586" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_3_15_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U651" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U652" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_4_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U539" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_295"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U587" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_4_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U653" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_4_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U654" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_4_1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U540" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_296"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U588" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_4_1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U655" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_4_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U656" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_4_2_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U541" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_297"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U589" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_4_2_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U657" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_4_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U658" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_4_3_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U542" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_298"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U590" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_4_3_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U659" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_4_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U660" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_4_4_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U543" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_299"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U591" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_4_4_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U661" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_4_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U662" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_4_5_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U544" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_300"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U592" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_4_5_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U663" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_4_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U664" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_4_6_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U545" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_301"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U593" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_4_6_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U665" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_4_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U666" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_4_7_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U546" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_302"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U594" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_4_7_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U667" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_4_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U668" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_4_8_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U547" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_303"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U595" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_4_8_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U669" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_4_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U670" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_4_9_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U548" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_304"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U596" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_4_9_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U671" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_4_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U672" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_4_10_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U549" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_305"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U597" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_4_10_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U673" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_4_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U674" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_4_11_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U550" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_306"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U598" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_4_11_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U675" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_4_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U676" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_4_12_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U551" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_307"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U599" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_4_12_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U677" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_4_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U678" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_4_13_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U552" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_308"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U600" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_4_13_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U679" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_4_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U680" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_4_14_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U553" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_309"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U601" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_4_14_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U681" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_4_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U682" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_4_15_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U554" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_310"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U602" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_4_15_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U683" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U684" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_5_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U555" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_311"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U603" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_5_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U685" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_5_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U686" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_5_1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U556" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_312"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U604" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_5_1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U687" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_5_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U688" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_5_2_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U557" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_313"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U605" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_5_2_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U689" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_5_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U690" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_5_3_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U558" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_314"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U606" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_5_3_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U691" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_5_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U692" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_5_4_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U559" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_315"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U607" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_5_4_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U693" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_5_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U694" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_5_5_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U560" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_316"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U608" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_5_5_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U695" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_5_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U696" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_5_6_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U561" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_317"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U609" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_5_6_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U697" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_5_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U698" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_5_7_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U562" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_318"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U610" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_5_7_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U699" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_5_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U700" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_5_8_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U563" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_319"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U611" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_5_8_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U701" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_5_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U702" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_5_9_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U564" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_320"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U612" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_5_9_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U703" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_5_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U704" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_5_10_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U565" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_321"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U613" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_5_10_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U705" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_5_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U706" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_5_11_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U566" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_322"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U614" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_5_11_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U707" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_5_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U708" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_5_12_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U567" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_323"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U615" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_5_12_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U709" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_5_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U710" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_5_13_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U568" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_324"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U616" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_5_13_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U711" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_5_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U712" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_5_14_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U569" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_325"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U617" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_5_14_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U713" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_5_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U714" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_5_15_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U570" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_326"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U618" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_5_15_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U619" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U620" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_6_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U523" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_327"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U571" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_6_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U621" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_6_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U622" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_6_1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U524" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_328"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U572" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_6_1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U623" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_6_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U624" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_6_2_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U525" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_329"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U573" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_6_2_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U625" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_6_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U626" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_6_3_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U526" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_330"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U574" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_6_3_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U627" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_6_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U628" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_6_4_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U527" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_331"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U575" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_6_4_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U629" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_6_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U630" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_6_5_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U528" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_332"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U576" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_6_5_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U631" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_6_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U632" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_6_6_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U529" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_333"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U577" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_6_6_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U633" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_6_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U634" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_6_7_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U530" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_334"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U578" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_6_7_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U635" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_6_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U636" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_6_8_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U531" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_335"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U579" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_6_8_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U637" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_6_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U638" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_6_9_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U532" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_336"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U580" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_6_9_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U639" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_6_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U640" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_6_10_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U533" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_337"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U581" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_6_10_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U641" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_6_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U642" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_6_11_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U534" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_338"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U582" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_6_11_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U643" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_6_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U644" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_6_12_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U535" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_339"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U583" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_6_12_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U645" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_6_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U646" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_6_13_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U536" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_340"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U584" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_6_13_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U647" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_6_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U648" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_6_14_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U537" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_341"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U585" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_6_14_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U649" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_6_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U650" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_6_15_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U538" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_342"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U586" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_6_15_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U651" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U652" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_7_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U539" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_343"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U587" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_7_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U653" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_7_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U654" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_7_1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U540" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_344"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U588" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_7_1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U655" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_7_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U656" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_7_2_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U541" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_345"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U589" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_7_2_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U657" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_7_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U658" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_7_3_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U542" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_346"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U590" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_7_3_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U659" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_7_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U660" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_7_4_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U543" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_347"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U591" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_7_4_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U661" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_7_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U662" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_7_5_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U544" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_348"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U592" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_7_5_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U663" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_7_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U664" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_7_6_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U545" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_349"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U593" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_7_6_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U665" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_7_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U666" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_7_7_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U546" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_350"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U594" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_7_7_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U667" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_7_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U668" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_7_8_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U547" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_351"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U595" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_7_8_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U669" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_7_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U670" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_7_9_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U548" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_352"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U596" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_7_9_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U671" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_7_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U672" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_7_10_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U549" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_353"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U597" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_7_10_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U673" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_7_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U674" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_7_11_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U550" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_354"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U598" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_7_11_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U675" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_7_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U676" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_7_12_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U551" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_355"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U599" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_7_12_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U677" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_7_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U678" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_7_13_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U552" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_356"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U600" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_7_13_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U679" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_7_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U680" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_7_14_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U553" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_357"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U601" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_7_14_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U681" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_7_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U682" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_7_15_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U554" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_358"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U602" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_7_15_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U683" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U684" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_8_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U555" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_359"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U603" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_8_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U685" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_8_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U686" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_8_1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U556" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_360"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U604" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_8_1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U687" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_8_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U688" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_8_2_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U557" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_361"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U605" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_8_2_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U689" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_8_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U690" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_8_3_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U558" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_362"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U606" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_8_3_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U691" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_8_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U692" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_8_4_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U559" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_363"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U607" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_8_4_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U693" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_8_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U694" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_8_5_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U560" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_364"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U608" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_8_5_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U695" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_8_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U696" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_8_6_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U561" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_365"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U609" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_8_6_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U697" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_8_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U698" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_8_7_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U562" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_366"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U610" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_8_7_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U699" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_8_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U700" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_8_8_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U563" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_367"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U611" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_8_8_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U701" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_8_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U702" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_8_9_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U564" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_368"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U612" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_8_9_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U703" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_8_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U704" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_8_10_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U565" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_369"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U613" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_8_10_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U705" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_8_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U706" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_8_11_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U566" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_370"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U614" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_8_11_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U707" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_8_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U708" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_8_12_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U567" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_371"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U615" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_8_12_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U709" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_8_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U710" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_8_13_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U568" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_372"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U616" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_8_13_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U711" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_8_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U712" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_8_14_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U569" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_373"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U617" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_8_14_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U713" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_8_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U714" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_8_15_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U570" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_374"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_500_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U618" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:511" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_8_15_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>compute_FT0_level1_Block_entry14_proc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>0.708</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:264</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>12</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>41</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln264_fu_18_p2" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:264" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln264"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>write_E_FT0_2_Pipeline_VITIS_LOOP_1016_1</Name>
            <Loops>
                <VITIS_LOOP_1016_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>1.482</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>11</Best-caseLatency>
                    <Average-caseLatency>11</Average-caseLatency>
                    <Worst-caseLatency>11</Worst-caseLatency>
                    <Best-caseRealTimeLatency>49.995 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>49.995 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>49.995 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>11</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_1016_1>
                        <Name>VITIS_LOOP_1016_1</Name>
                        <Slack>3.32</Slack>
                        <TripCount>9</TripCount>
                        <Latency>9</Latency>
                        <AbsoluteTimeLatency>40.905 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_1016_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:1016~/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:264</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_1016_1>
                            <Name>VITIS_LOOP_1016_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:1016~/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:264</SourceLocation>
                        </VITIS_LOOP_1016_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>519</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>857</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1016_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1016_fu_1231_p2" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:1016" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1016"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>write_E_FT0_2</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>2.082</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1</Best-caseLatency>
                    <Average-caseLatency>7</Average-caseLatency>
                    <Worst-caseLatency>12</Worst-caseLatency>
                    <Best-caseRealTimeLatency>4.545 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>31.815 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>54.540 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1 ~ 12</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:1013~/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:264</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>5132</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2189</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>write_E_FT0_5_Pipeline_VITIS_LOOP_1016_1</Name>
            <Loops>
                <VITIS_LOOP_1016_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>1.482</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>11</Best-caseLatency>
                    <Average-caseLatency>11</Average-caseLatency>
                    <Worst-caseLatency>11</Worst-caseLatency>
                    <Best-caseRealTimeLatency>49.995 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>49.995 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>49.995 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>11</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_1016_1>
                        <Name>VITIS_LOOP_1016_1</Name>
                        <Slack>3.32</Slack>
                        <TripCount>9</TripCount>
                        <Latency>9</Latency>
                        <AbsoluteTimeLatency>40.905 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_1016_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:1016~/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:265</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_1016_1>
                            <Name>VITIS_LOOP_1016_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:1016~/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:265</SourceLocation>
                        </VITIS_LOOP_1016_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>519</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>857</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1016_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1016_fu_1231_p2" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:1016" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1016"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>write_E_FT0_5</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>2.082</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1</Best-caseLatency>
                    <Average-caseLatency>7</Average-caseLatency>
                    <Worst-caseLatency>12</Worst-caseLatency>
                    <Best-caseRealTimeLatency>4.545 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>31.815 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>54.540 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1 ~ 12</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:1013~/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:265</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>5132</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2189</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>compute_FT0_level1</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>3.165</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>315</Best-caseLatency>
                    <Average-caseLatency>315</Average-caseLatency>
                    <Worst-caseLatency>315</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.432 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.432 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.432 us</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>316</DataflowPipelineThroughput>
                    <PipelineInitiationInterval>316</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>384</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>4</UTIL_DSP>
                    <FF>81760</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>3</UTIL_FF>
                    <LUT>64758</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>4</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_0_0_val3_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_0_0_val3_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_0_0_val3_c12_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_0_0_val3_c12"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_0_1_val5_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_0_1_val5_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_0_1_val5_c13_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_0_1_val5_c13"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_0_2_val7_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_0_2_val7_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_0_2_val7_c14_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_0_2_val7_c14"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_0_3_val9_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_0_3_val9_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_0_3_val9_c15_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_0_3_val9_c15"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_0_4_val11_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_0_4_val11_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_0_4_val11_c16_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_0_4_val11_c16"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_0_5_val13_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_0_5_val13_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_0_5_val13_c17_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_0_5_val13_c17"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_0_6_val15_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_0_6_val15_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_0_6_val15_c18_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_0_6_val15_c18"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_0_7_val17_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_0_7_val17_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_0_7_val17_c19_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_0_7_val17_c19"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_0_8_val19_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_0_8_val19_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_0_8_val19_c20_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_0_8_val19_c20"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_0_9_val21_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_0_9_val21_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_0_9_val21_c21_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_0_9_val21_c21"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_0_10_val23_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_0_10_val23_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_0_10_val23_c22_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_0_10_val23_c22"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_0_11_val25_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_0_11_val25_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_0_11_val25_c23_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_0_11_val25_c23"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_0_12_val27_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_0_12_val27_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_0_12_val27_c24_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_0_12_val27_c24"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_0_13_val29_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_0_13_val29_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_0_13_val29_c25_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_0_13_val29_c25"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_0_14_val31_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_0_14_val31_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_0_14_val31_c26_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_0_14_val31_c26"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_0_15_val33_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_0_15_val33_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_0_15_val33_c27_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_0_15_val33_c27"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_1_0_val35_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_1_0_val35_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_1_0_val35_c28_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_1_0_val35_c28"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_1_1_val37_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_1_1_val37_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_1_1_val37_c29_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_1_1_val37_c29"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_1_2_val39_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_1_2_val39_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_1_2_val39_c30_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_1_2_val39_c30"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_1_3_val41_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_1_3_val41_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_1_3_val41_c31_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_1_3_val41_c31"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_1_4_val43_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_1_4_val43_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_1_4_val43_c32_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_1_4_val43_c32"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_1_5_val45_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_1_5_val45_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_1_5_val45_c33_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_1_5_val45_c33"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_1_6_val47_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_1_6_val47_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_1_6_val47_c34_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_1_6_val47_c34"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_1_7_val49_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_1_7_val49_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_1_7_val49_c35_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_1_7_val49_c35"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_1_8_val51_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_1_8_val51_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_1_8_val51_c36_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_1_8_val51_c36"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_1_9_val53_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_1_9_val53_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_1_9_val53_c37_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_1_9_val53_c37"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_1_10_val55_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_1_10_val55_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_1_10_val55_c38_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_1_10_val55_c38"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_1_11_val57_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_1_11_val57_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_1_11_val57_c39_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_1_11_val57_c39"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_1_12_val59_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_1_12_val59_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_1_12_val59_c40_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_1_12_val59_c40"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_1_13_val61_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_1_13_val61_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_1_13_val61_c41_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_1_13_val61_c41"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_1_14_val63_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_1_14_val63_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_1_14_val63_c42_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_1_14_val63_c42"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_1_15_val65_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_1_15_val65_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_1_15_val65_c43_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_1_15_val65_c43"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_2_0_val67_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_2_0_val67_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_2_0_val67_c44_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_2_0_val67_c44"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_2_1_val69_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_2_1_val69_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_2_1_val69_c45_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_2_1_val69_c45"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_2_2_val71_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_2_2_val71_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_2_2_val71_c46_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_2_2_val71_c46"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_2_3_val73_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_2_3_val73_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_2_3_val73_c47_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_2_3_val73_c47"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_2_4_val75_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_2_4_val75_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_2_4_val75_c48_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_2_4_val75_c48"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_2_5_val77_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_2_5_val77_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_2_5_val77_c49_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_2_5_val77_c49"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_2_6_val79_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_2_6_val79_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_2_6_val79_c50_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_2_6_val79_c50"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_2_7_val81_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_2_7_val81_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_2_7_val81_c51_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_2_7_val81_c51"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_2_8_val83_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_2_8_val83_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_2_8_val83_c52_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_2_8_val83_c52"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_2_9_val85_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_2_9_val85_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_2_9_val85_c53_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_2_9_val85_c53"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_2_10_val87_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_2_10_val87_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_2_10_val87_c54_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_2_10_val87_c54"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_2_11_val89_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_2_11_val89_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_2_11_val89_c55_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_2_11_val89_c55"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_2_12_val91_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_2_12_val91_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_2_12_val91_c56_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_2_12_val91_c56"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_2_13_val93_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_2_13_val93_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_2_13_val93_c57_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_2_13_val93_c57"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_2_14_val95_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_2_14_val95_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_2_14_val95_c58_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_2_14_val95_c58"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_2_15_val97_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_2_15_val97_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_2_15_val97_c59_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_2_15_val97_c59"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_3_0_val99_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_3_0_val99_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_3_0_val99_c60_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_3_0_val99_c60"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_3_1_val101_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_3_1_val101_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_3_1_val101_c61_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_3_1_val101_c61"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_3_2_val103_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_3_2_val103_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_3_2_val103_c62_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_3_2_val103_c62"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_3_3_val105_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_3_3_val105_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_3_3_val105_c63_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_3_3_val105_c63"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_3_4_val107_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_3_4_val107_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_3_4_val107_c64_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_3_4_val107_c64"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_3_5_val109_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_3_5_val109_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_3_5_val109_c65_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_3_5_val109_c65"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_3_6_val111_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_3_6_val111_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_3_6_val111_c66_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_3_6_val111_c66"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_3_7_val113_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_3_7_val113_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_3_7_val113_c67_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_3_7_val113_c67"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_3_8_val115_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_3_8_val115_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_3_8_val115_c68_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_3_8_val115_c68"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_3_9_val117_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_3_9_val117_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_3_9_val117_c69_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_3_9_val117_c69"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_3_10_val119_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_3_10_val119_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_3_10_val119_c70_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_3_10_val119_c70"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_3_11_val121_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_3_11_val121_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_3_11_val121_c71_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_3_11_val121_c71"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_3_12_val123_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_3_12_val123_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_3_12_val123_c72_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_3_12_val123_c72"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_3_13_val125_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_3_13_val125_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_3_13_val125_c73_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_3_13_val125_c73"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_3_14_val127_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_3_14_val127_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_3_14_val127_c74_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_3_14_val127_c74"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_3_15_val129_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_3_15_val129_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_3_15_val129_c75_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_3_15_val129_c75"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_4_0_val131_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_4_0_val131_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_4_0_val131_c76_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_4_0_val131_c76"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_4_1_val133_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_4_1_val133_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_4_1_val133_c77_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_4_1_val133_c77"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_4_2_val135_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_4_2_val135_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_4_2_val135_c78_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_4_2_val135_c78"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_4_3_val137_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_4_3_val137_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_4_3_val137_c79_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_4_3_val137_c79"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_4_4_val139_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_4_4_val139_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_4_4_val139_c80_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_4_4_val139_c80"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_4_5_val141_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_4_5_val141_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_4_5_val141_c81_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_4_5_val141_c81"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_4_6_val143_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_4_6_val143_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_4_6_val143_c82_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_4_6_val143_c82"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_4_7_val145_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_4_7_val145_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_4_7_val145_c83_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_4_7_val145_c83"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_4_8_val147_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_4_8_val147_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_4_8_val147_c84_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_4_8_val147_c84"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_4_9_val149_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_4_9_val149_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_4_9_val149_c85_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_4_9_val149_c85"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_4_10_val151_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_4_10_val151_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_4_10_val151_c86_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_4_10_val151_c86"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_4_11_val153_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_4_11_val153_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_4_11_val153_c87_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_4_11_val153_c87"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_4_12_val155_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_4_12_val155_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_4_12_val155_c88_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_4_12_val155_c88"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_4_13_val157_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_4_13_val157_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_4_13_val157_c89_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_4_13_val157_c89"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_4_14_val159_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_4_14_val159_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_4_14_val159_c90_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_4_14_val159_c90"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_4_15_val161_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_4_15_val161_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_4_15_val161_c91_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_4_15_val161_c91"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_5_0_val163_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_5_0_val163_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_5_0_val163_c92_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_5_0_val163_c92"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_5_1_val165_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_5_1_val165_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_5_1_val165_c93_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_5_1_val165_c93"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_5_2_val167_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_5_2_val167_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_5_2_val167_c94_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_5_2_val167_c94"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_5_3_val169_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_5_3_val169_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_5_3_val169_c95_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_5_3_val169_c95"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_5_4_val171_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_5_4_val171_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_5_4_val171_c96_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_5_4_val171_c96"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_5_5_val173_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_5_5_val173_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_5_5_val173_c97_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_5_5_val173_c97"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_5_6_val175_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_5_6_val175_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_5_6_val175_c98_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_5_6_val175_c98"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_5_7_val177_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_5_7_val177_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_5_7_val177_c99_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_5_7_val177_c99"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_5_8_val179_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_5_8_val179_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_5_8_val179_c100_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_5_8_val179_c100"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_5_9_val181_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_5_9_val181_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_5_9_val181_c101_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_5_9_val181_c101"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_5_10_val183_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_5_10_val183_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_5_10_val183_c102_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_5_10_val183_c102"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_5_11_val185_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_5_11_val185_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_5_11_val185_c103_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_5_11_val185_c103"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_5_12_val187_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_5_12_val187_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_5_12_val187_c104_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_5_12_val187_c104"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_5_13_val189_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_5_13_val189_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_5_13_val189_c105_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_5_13_val189_c105"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_5_14_val191_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_5_14_val191_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_5_14_val191_c106_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_5_14_val191_c106"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_5_15_val193_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_5_15_val193_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_5_15_val193_c107_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_5_15_val193_c107"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_6_0_val195_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_6_0_val195_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_6_0_val195_c108_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_6_0_val195_c108"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_6_1_val197_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_6_1_val197_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_6_1_val197_c109_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_6_1_val197_c109"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_6_2_val199_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_6_2_val199_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_6_2_val199_c110_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_6_2_val199_c110"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_6_3_val201_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_6_3_val201_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_6_3_val201_c111_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_6_3_val201_c111"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_6_4_val203_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_6_4_val203_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_6_4_val203_c112_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_6_4_val203_c112"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_6_5_val205_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_6_5_val205_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_6_5_val205_c113_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_6_5_val205_c113"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_6_6_val207_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_6_6_val207_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_6_6_val207_c114_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_6_6_val207_c114"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_6_7_val209_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_6_7_val209_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_6_7_val209_c115_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_6_7_val209_c115"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_6_8_val211_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_6_8_val211_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_6_8_val211_c116_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_6_8_val211_c116"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_6_9_val213_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_6_9_val213_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_6_9_val213_c117_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_6_9_val213_c117"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_6_10_val215_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_6_10_val215_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_6_10_val215_c118_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_6_10_val215_c118"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_6_11_val217_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_6_11_val217_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_6_11_val217_c119_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_6_11_val217_c119"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_6_12_val219_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_6_12_val219_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_6_12_val219_c120_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_6_12_val219_c120"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_6_13_val221_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_6_13_val221_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_6_13_val221_c121_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_6_13_val221_c121"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_6_14_val223_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_6_14_val223_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_6_14_val223_c122_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_6_14_val223_c122"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_6_15_val225_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_6_15_val225_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_6_15_val225_c123_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_6_15_val225_c123"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_7_0_val227_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_7_0_val227_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_7_0_val227_c124_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_7_0_val227_c124"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_7_1_val229_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_7_1_val229_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_7_1_val229_c125_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_7_1_val229_c125"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_7_2_val231_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_7_2_val231_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_7_2_val231_c126_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_7_2_val231_c126"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_7_3_val233_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_7_3_val233_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_7_3_val233_c127_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_7_3_val233_c127"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_7_4_val235_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_7_4_val235_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_7_4_val235_c128_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_7_4_val235_c128"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_7_5_val237_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_7_5_val237_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_7_5_val237_c129_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_7_5_val237_c129"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_7_6_val239_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_7_6_val239_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_7_6_val239_c130_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_7_6_val239_c130"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_7_7_val241_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_7_7_val241_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_7_7_val241_c131_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_7_7_val241_c131"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_7_8_val243_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_7_8_val243_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_7_8_val243_c132_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_7_8_val243_c132"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_7_9_val245_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_7_9_val245_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_7_9_val245_c133_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_7_9_val245_c133"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_7_10_val247_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_7_10_val247_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_7_10_val247_c134_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_7_10_val247_c134"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_7_11_val249_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_7_11_val249_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_7_11_val249_c135_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_7_11_val249_c135"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_7_12_val251_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_7_12_val251_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_7_12_val251_c136_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_7_12_val251_c136"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_7_13_val253_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_7_13_val253_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_7_13_val253_c137_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_7_13_val253_c137"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_7_14_val255_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_7_14_val255_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_7_14_val255_c138_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_7_14_val255_c138"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_7_15_val257_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_7_15_val257_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_7_15_val257_c139_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_7_15_val257_c139"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_8_0_val259_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_8_0_val259_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_8_0_val259_c140_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_8_0_val259_c140"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_8_1_val261_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_8_1_val261_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_8_1_val261_c141_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_8_1_val261_c141"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_8_2_val263_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_8_2_val263_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_8_2_val263_c142_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_8_2_val263_c142"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_8_3_val265_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_8_3_val265_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_8_3_val265_c143_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_8_3_val265_c143"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_8_4_val267_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_8_4_val267_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_8_4_val267_c144_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_8_4_val267_c144"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_8_5_val269_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_8_5_val269_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_8_5_val269_c145_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_8_5_val269_c145"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_8_6_val271_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_8_6_val271_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_8_6_val271_c146_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_8_6_val271_c146"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_8_7_val273_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_8_7_val273_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_8_7_val273_c147_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_8_7_val273_c147"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_8_8_val275_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_8_8_val275_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_8_8_val275_c148_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_8_8_val275_c148"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_8_9_val277_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_8_9_val277_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_8_9_val277_c149_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_8_9_val277_c149"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_8_10_val279_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_8_10_val279_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_8_10_val279_c150_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_8_10_val279_c150"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_8_11_val281_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_8_11_val281_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_8_11_val281_c151_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_8_11_val281_c151"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_8_12_val283_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_8_12_val283_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_8_12_val283_c152_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_8_12_val283_c152"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_8_13_val285_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_8_13_val285_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_8_13_val285_c153_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_8_13_val285_c153"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_8_14_val287_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_8_14_val287_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_8_14_val287_c154_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_8_14_val287_c154"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_8_15_val289_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_8_15_val289_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="E_1_8_15_val289_c155_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="E_1_8_15_val289_c155"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="add_ln264_loc_c_channel_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="5 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="add_ln264_loc_c_channel"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="add_ln264_loc_c156_channel_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:262" STORAGESIZE="5 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="add_ln264_loc_c156_channel"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>write_E_FT0</Name>
            <Loops>
                <VITIS_LOOP_1016_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>1.482</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>11</Best-caseLatency>
                    <Average-caseLatency>11</Average-caseLatency>
                    <Worst-caseLatency>11</Worst-caseLatency>
                    <Best-caseRealTimeLatency>49.995 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>49.995 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>49.995 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>11</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_1016_1>
                        <Name>VITIS_LOOP_1016_1</Name>
                        <Slack>3.32</Slack>
                        <TripCount>9</TripCount>
                        <Latency>9</Latency>
                        <AbsoluteTimeLatency>40.905 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_1016_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:1016</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_1016_1>
                            <Name>VITIS_LOOP_1016_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:1016</SourceLocation>
                        </VITIS_LOOP_1016_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>519</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>857</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1016_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1016_fu_1231_p2" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:1016" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1016"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>FT0_level1</Name>
            <Loops>
                <VITIS_LOOP_281_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>3.165</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3830</Best-caseLatency>
                    <Average-caseLatency>3830</Average-caseLatency>
                    <Worst-caseLatency>3830</Worst-caseLatency>
                    <Best-caseRealTimeLatency>17.407 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>17.407 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>17.407 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3830</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_281_1>
                        <Name>VITIS_LOOP_281_1</Name>
                        <Slack>3.32</Slack>
                        <TripCount>12</TripCount>
                        <Latency>3817</Latency>
                        <AbsoluteTimeLatency>17.348 us</AbsoluteTimeLatency>
                        <IterationLatency>318</IterationLatency>
                        <PipelineDepth>318</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_compute_FT0_level1_fu_1292</Instance>
                        </InstanceList>
                    </VITIS_LOOP_281_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:281</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_281_1>
                            <Name>VITIS_LOOP_281_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:281</SourceLocation>
                        </VITIS_LOOP_281_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>384</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>4</UTIL_DSP>
                    <FF>101250</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>3</UTIL_FF>
                    <LUT>69056</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>5</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_281_1" OPTYPE="add" PRAGMA="" RTLNAME="j0_4_fu_3875_p2" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:281" STORAGESUBTYPE="" URAM="0" VARIABLE="j0_4"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>FT0_level0</Name>
            <Loops>
                <VITIS_LOOP_242_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>3.165</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>79044</Best-caseLatency>
                    <Average-caseLatency>79044</Average-caseLatency>
                    <Worst-caseLatency>79044</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.359 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.359 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.359 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>79044</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_242_1>
                        <Name>VITIS_LOOP_242_1</Name>
                        <Slack>3.32</Slack>
                        <TripCount>20</TripCount>
                        <Latency>76640</Latency>
                        <AbsoluteTimeLatency>0.348 ms</AbsoluteTimeLatency>
                        <IterationLatency>3832</IterationLatency>
                        <PipelineDepth>3832</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_FT0_level1_fu_432</Instance>
                        </InstanceList>
                    </VITIS_LOOP_242_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:242</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_242_1>
                            <Name>VITIS_LOOP_242_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:242</SourceLocation>
                        </VITIS_LOOP_242_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>128</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>3</UTIL_BRAM>
                    <DSP>384</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>4</UTIL_DSP>
                    <FF>102639</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>3</UTIL_FF>
                    <LUT>76414</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>5</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_0_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:229" STORAGESIZE="32 100 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_0_1_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:229" STORAGESIZE="32 100 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_0_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_0_2_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:229" STORAGESIZE="32 100 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_0_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_0_3_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:229" STORAGESIZE="32 100 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_0_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_0_4_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:229" STORAGESIZE="32 100 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_0_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_0_5_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:229" STORAGESIZE="32 100 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_0_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_0_6_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:229" STORAGESIZE="32 100 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_0_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_0_7_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:229" STORAGESIZE="32 100 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_0_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_0_8_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:229" STORAGESIZE="32 100 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_0_8"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_0_9_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:229" STORAGESIZE="32 100 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_0_9"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_0_10_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:229" STORAGESIZE="32 100 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_0_10"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_0_11_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:229" STORAGESIZE="32 100 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_0_11"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_0_12_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:229" STORAGESIZE="32 100 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_0_12"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_0_13_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:229" STORAGESIZE="32 100 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_0_13"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_0_14_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:229" STORAGESIZE="32 100 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_0_14"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_0_15_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:229" STORAGESIZE="32 100 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_0_15"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_0_16_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:229" STORAGESIZE="32 100 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_0_16"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_0_17_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:229" STORAGESIZE="32 100 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_0_17"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_1_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:233" STORAGESIZE="32 100 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_1_1_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:233" STORAGESIZE="32 100 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_1_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_1_2_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:233" STORAGESIZE="32 100 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_1_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_1_3_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:233" STORAGESIZE="32 100 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_1_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_1_4_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:233" STORAGESIZE="32 100 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_1_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_1_5_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:233" STORAGESIZE="32 100 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_1_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_1_6_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:233" STORAGESIZE="32 100 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_1_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_1_7_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:233" STORAGESIZE="32 100 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_1_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_1_8_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:233" STORAGESIZE="32 100 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_1_8"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_1_9_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:233" STORAGESIZE="32 100 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_1_9"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_1_10_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:233" STORAGESIZE="32 100 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_1_10"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_1_11_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:233" STORAGESIZE="32 100 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_1_11"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_1_12_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:233" STORAGESIZE="32 100 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_1_12"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_1_13_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:233" STORAGESIZE="32 100 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_1_13"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_1_14_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:233" STORAGESIZE="32 100 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_1_14"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_1_15_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:233" STORAGESIZE="32 100 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_1_15"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_1_16_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:233" STORAGESIZE="32 100 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_1_16"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_1_17_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:233" STORAGESIZE="32 100 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_1_17"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:237" STORAGESIZE="32 1200 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_1_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:237" STORAGESIZE="32 1200 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_1"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_2_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:237" STORAGESIZE="32 1200 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_2"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_3_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:237" STORAGESIZE="32 1200 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_3"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_4_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:237" STORAGESIZE="32 1200 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_4"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_5_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:237" STORAGESIZE="32 1200 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_5"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_6_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:237" STORAGESIZE="32 1200 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_6"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_7_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:237" STORAGESIZE="32 1200 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_7"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_8_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:237" STORAGESIZE="32 1200 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_8"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_9_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:237" STORAGESIZE="32 1200 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_9"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_10_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:237" STORAGESIZE="32 1200 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_10"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_11_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:237" STORAGESIZE="32 1200 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_11"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_12_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:237" STORAGESIZE="32 1200 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_12"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_13_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:237" STORAGESIZE="32 1200 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_13"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_14_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:237" STORAGESIZE="32 1200 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_14"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_15_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:237" STORAGESIZE="32 1200 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_15"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_16_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:237" STORAGESIZE="32 1200 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_16"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_17_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:237" STORAGESIZE="32 1200 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_17"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_18_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:237" STORAGESIZE="32 1200 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_18"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_19_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:237" STORAGESIZE="32 1200 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_19"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_20_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:237" STORAGESIZE="32 1200 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_20"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_21_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:237" STORAGESIZE="32 1200 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_21"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_22_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:237" STORAGESIZE="32 1200 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_22"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_23_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:237" STORAGESIZE="32 1200 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_23"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_24_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:237" STORAGESIZE="32 1200 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_24"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_25_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:237" STORAGESIZE="32 1200 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_25"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_26_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:237" STORAGESIZE="32 1200 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_26"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_27_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:237" STORAGESIZE="32 1200 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_27"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_28_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:237" STORAGESIZE="32 1200 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_28"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_29_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:237" STORAGESIZE="32 1200 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_29"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_30_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:237" STORAGESIZE="32 1200 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_30"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_31_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:237" STORAGESIZE="32 1200 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_242_1" OPTYPE="add" PRAGMA="" RTLNAME="i0_4_fu_504_p2" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:248" STORAGESUBTYPE="" URAM="0" VARIABLE="i0_4"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>read_D_FT1_Pipeline_VITIS_LOOP_719_1_VITIS_LOOP_720_2</Name>
            <Loops>
                <VITIS_LOOP_719_1_VITIS_LOOP_720_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>2.433</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1122</Best-caseLatency>
                    <Average-caseLatency>1122</Average-caseLatency>
                    <Worst-caseLatency>1122</Worst-caseLatency>
                    <Best-caseRealTimeLatency>5.099 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>5.099 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>5.099 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1122</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_719_1_VITIS_LOOP_720_2>
                        <Name>VITIS_LOOP_719_1_VITIS_LOOP_720_2</Name>
                        <Slack>3.32</Slack>
                        <TripCount>1120</TripCount>
                        <Latency>1120</Latency>
                        <AbsoluteTimeLatency>5.090 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_719_1_VITIS_LOOP_720_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:720</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_719_1_VITIS_LOOP_720_2>
                            <Name>VITIS_LOOP_719_1_VITIS_LOOP_720_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:719</SourceLocation>
                        </VITIS_LOOP_719_1_VITIS_LOOP_720_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>26</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>154</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_719_1_VITIS_LOOP_720_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln719_1_fu_708_p2" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:719" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln719_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_719_1_VITIS_LOOP_720_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln719_fu_725_p2" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:719" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln719"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_719_1_VITIS_LOOP_720_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln720_fu_873_p2" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:720" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln720"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>read_D_FT1</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>2.433</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1</Best-caseLatency>
                    <Average-caseLatency>562</Average-caseLatency>
                    <Worst-caseLatency>1123</Worst-caseLatency>
                    <Best-caseRealTimeLatency>4.545 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.554 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>5.104 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1 ~ 1123</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:716</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>30</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>191</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>read_C_FT1_7_Pipeline_VITIS_LOOP_753_1_VITIS_LOOP_754_2</Name>
            <Loops>
                <VITIS_LOOP_753_1_VITIS_LOOP_754_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>2.439</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>282</Best-caseLatency>
                    <Average-caseLatency>282</Average-caseLatency>
                    <Worst-caseLatency>282</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.282 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.282 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.282 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>282</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_753_1_VITIS_LOOP_754_2>
                        <Name>VITIS_LOOP_753_1_VITIS_LOOP_754_2</Name>
                        <Slack>3.32</Slack>
                        <TripCount>140</TripCount>
                        <Latency>280</Latency>
                        <AbsoluteTimeLatency>1.273 us</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_753_1_VITIS_LOOP_754_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:754</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_753_1_VITIS_LOOP_754_2>
                            <Name>VITIS_LOOP_753_1_VITIS_LOOP_754_2</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Resource Limitation</ViolationType>
                            <SourceLocation>/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:753</SourceLocation>
                        </VITIS_LOOP_753_1_VITIS_LOOP_754_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>309</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2461</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_753_1_VITIS_LOOP_754_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln753_1_fu_1892_p2" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:753" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln753_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_753_1_VITIS_LOOP_754_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln753_fu_1904_p2" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:753" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln753"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_753_1_VITIS_LOOP_754_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln754_fu_2300_p2" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:754" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln754"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>read_C_FT1_7</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>2.439</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1</Best-caseLatency>
                    <Average-caseLatency>142</Average-caseLatency>
                    <Worst-caseLatency>283</Worst-caseLatency>
                    <Best-caseRealTimeLatency>4.545 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.645 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.286 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1 ~ 283</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:750</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>313</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2498</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>entry_proc13</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>1.465</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>-</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>2</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1820</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>compute_FT1_level1_Block_entry4_proc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>0.707</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:350</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>13</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>42</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln350_fu_18_p2" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:350" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln350"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>read_C_FT1_Pipeline_VITIS_LOOP_753_1_VITIS_LOOP_754_2</Name>
            <Loops>
                <VITIS_LOOP_753_1_VITIS_LOOP_754_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>3.280</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>293</Best-caseLatency>
                    <Average-caseLatency>293</Average-caseLatency>
                    <Worst-caseLatency>293</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.332 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.332 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.332 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>293</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_753_1_VITIS_LOOP_754_2>
                        <Name>VITIS_LOOP_753_1_VITIS_LOOP_754_2</Name>
                        <Slack>3.32</Slack>
                        <TripCount>140</TripCount>
                        <Latency>291</Latency>
                        <AbsoluteTimeLatency>1.323 us</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>14</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_753_1_VITIS_LOOP_754_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:754~/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:350</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_753_1_VITIS_LOOP_754_2>
                            <Name>VITIS_LOOP_753_1_VITIS_LOOP_754_2</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Resource Limitation</ViolationType>
                            <SourceLocation>/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:753~/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:350</SourceLocation>
                        </VITIS_LOOP_753_1_VITIS_LOOP_754_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>642</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2801</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_753_1_VITIS_LOOP_754_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln753_1_fu_1934_p2" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:753" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln753_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_753_1_VITIS_LOOP_754_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln753_fu_1946_p2" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:753" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln753"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_753_1_VITIS_LOOP_754_2" OPTYPE="add" PRAGMA="" RTLNAME="tmp_fu_2008_p2" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:753" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_753_1_VITIS_LOOP_754_2" OPTYPE="add" PRAGMA="" RTLNAME="empty_fu_2017_p2" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:753" STORAGESUBTYPE="" URAM="0" VARIABLE="empty"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_753_1_VITIS_LOOP_754_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_10ns_17_1_1_U2993" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:754" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln754"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_753_1_VITIS_LOOP_754_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln757_fu_2066_p2" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:757" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln757"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_753_1_VITIS_LOOP_754_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln757_fu_2079_p2" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:757" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln757"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_753_1_VITIS_LOOP_754_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln761_fu_2408_p2" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:761" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln761"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_753_1_VITIS_LOOP_754_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln765_fu_2558_p2" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:765" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln765"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_753_1_VITIS_LOOP_754_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln769_fu_2616_p2" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:769" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln769"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_753_1_VITIS_LOOP_754_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln754_fu_1984_p2" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:754" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln754"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>read_C_FT1</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>3.280</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1</Best-caseLatency>
                    <Average-caseLatency>148</Average-caseLatency>
                    <Worst-caseLatency>294</Worst-caseLatency>
                    <Best-caseRealTimeLatency>4.545 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.673 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.336 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1 ~ 294</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:750~/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:350</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>657</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2873</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>task3_intra_Pipeline_VITIS_LOOP_538_1</Name>
            <Loops>
                <VITIS_LOOP_538_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>3.165</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>189</Best-caseLatency>
                    <Average-caseLatency>189</Average-caseLatency>
                    <Worst-caseLatency>189</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.859 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.859 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.859 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>189</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_538_1>
                        <Name>VITIS_LOOP_538_1</Name>
                        <Slack>3.32</Slack>
                        <TripCount>56</TripCount>
                        <Latency>187</Latency>
                        <AbsoluteTimeLatency>0.850 us</AbsoluteTimeLatency>
                        <PipelineII>3</PipelineII>
                        <PipelineDepth>23</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_538_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:538</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_538_1>
                            <Name>VITIS_LOOP_538_1</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:538</SourceLocation>
                        </VITIS_LOOP_538_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>602</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>6</UTIL_DSP>
                    <FF>73245</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>56768</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>4</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_538_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln538_fu_5122_p2" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:538" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln538"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_538_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln549_fu_5164_p2" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln549"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_538_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln549_1_fu_5178_p2" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln549_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_538_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln549_2_fu_5192_p2" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln549_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_538_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln549_3_fu_5206_p2" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln549_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_538_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln549_4_fu_5220_p2" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln549_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_538_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln549_5_fu_5234_p2" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln549_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_538_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln549_6_fu_5248_p2" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln549_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_538_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln549_7_fu_5262_p2" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln549_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_538_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln549_8_fu_5276_p2" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln549_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_538_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln549_9_fu_5290_p2" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln549_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3217" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3218" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3219" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3220" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3083" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3084" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp100"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3149" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U3183" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3221" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3222" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_1206_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3223" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_1206_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3224" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_1206_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3085" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp101"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3086" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp102"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3150" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_126"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U3184" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_1207_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3225" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3226" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_2217_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3227" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_2217_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3228" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_2217_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3087" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp103"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3088" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp104"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3151" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_127"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U3185" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_2218_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3229" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3230" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_3228_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3231" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_3228_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3232" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_3228_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3089" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp105"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3090" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp106"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3152" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_128"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U3186" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_3229_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3233" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3234" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_4239_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3235" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_4239_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3236" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_4239_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3091" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp107"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3092" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp108"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3153" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_129"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U3187" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_4240_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3237" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3238" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_5250_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3239" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_5250_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3240" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_5250_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3093" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp109"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3094" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp110"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3154" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_130"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U3188" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_5251_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3241" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3242" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_6261_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3243" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_6261_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3244" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_6261_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3095" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp111"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3096" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp112"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3155" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_131"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U3189" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_6262_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3245" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3246" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_7272_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3247" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_7272_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3248" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_7272_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3097" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp113"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3098" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp114"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3156" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_132"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U3190" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_7273_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3249" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3250" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_8283_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3251" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_8283_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3252" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_8283_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3099" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp115"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3100" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp116"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3157" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_133"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U3191" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_8284_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3253" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3254" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_9294_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3255" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_9294_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3256" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_9294_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3101" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp117"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3102" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp118"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3158" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_134"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U3192" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_9295_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3257" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3258" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_1_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3259" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_1_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3260" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_1_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3103" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp119"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3104" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp120"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3159" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_135"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U3193" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_1_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3261" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3262" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_1_1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3263" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_1_1_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3264" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_1_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3105" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp121"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3106" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp122"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3160" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_136"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U3194" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_1_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3265" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_1_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3266" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_1_2_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3267" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_1_2_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3268" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_1_2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3107" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp123"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3108" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp124"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3161" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_137"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U3195" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_1_2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3269" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3270" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_1_3_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3271" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_1_3_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3272" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_1_3_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3109" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp125"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3110" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp126"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3162" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_138"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U3196" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_1_3_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3273" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_1_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3274" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_1_4_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3275" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_1_4_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3276" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_1_4_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3111" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp127"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3112" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp128"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3163" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_139"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U3197" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_1_4_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3277" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_1_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3278" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_1_5_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3279" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_1_5_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3280" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_1_5_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3113" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp129"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3114" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp130"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3164" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_140"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U3198" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_1_5_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3281" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_1_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3282" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_1_6_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3283" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_1_6_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3284" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_1_6_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3115" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp131"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3116" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp132"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3165" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_141"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U3199" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_1_6_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3285" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_1_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3286" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_1_7_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3287" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_1_7_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3288" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_1_7_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3117" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp133"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3118" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp134"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3166" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_142"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U3200" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_1_7_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3289" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_1_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3290" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_1_8_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3291" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_1_8_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3292" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_1_8_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3119" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp135"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3120" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp136"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3167" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_143"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U3201" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_1_8_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3293" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_1_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3294" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_1_9_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3295" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_1_9_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3296" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_1_9_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3121" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp137"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3122" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp138"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3168" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_144"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U3202" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_1_9_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3297" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3298" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_2_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3299" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_2_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3300" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_2_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3123" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp139"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3124" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp140"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3169" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_145"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U3203" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_2_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3301" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_2_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3302" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_2_1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3303" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_2_1_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3304" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_2_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3125" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp141"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3126" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp142"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3170" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_146"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U3204" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_2_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3305" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_2_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3306" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_2_2_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3307" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_2_2_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3308" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_2_2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3127" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp143"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3128" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp144"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3171" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_147"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U3205" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_2_2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3309" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3310" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_2_3_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3311" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_2_3_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3312" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_2_3_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3129" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp145"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3130" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp146"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3172" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_148"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U3206" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_2_3_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3313" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_2_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3314" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_2_4_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3315" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_2_4_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3316" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_2_4_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3131" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp147"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3132" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp148"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3173" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_149"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U3207" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_2_4_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3317" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_2_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3318" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_2_5_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3319" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_2_5_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3320" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_2_5_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3133" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp149"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3134" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp150"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3174" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_150"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U3208" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_2_5_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3321" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_2_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3322" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_2_6_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3323" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_2_6_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3324" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_2_6_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3135" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp151"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3136" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp152"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3175" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_151"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U3209" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_2_6_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3325" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_2_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3326" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_2_7_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3327" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_2_7_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3328" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_2_7_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3137" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp153"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3138" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp154"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3176" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_152"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U3210" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_2_7_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3329" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_2_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3330" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_2_8_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3331" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_2_8_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3332" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_2_8_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3139" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp155"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3140" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp156"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3177" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_153"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U3211" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_2_8_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3333" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_2_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3334" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_2_9_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3335" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_2_9_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3336" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_2_9_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3141" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp157"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3142" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp158"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3178" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_154"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U3212" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_2_9_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3337" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3338" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_3_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3339" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_3_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3340" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_3_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3143" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp159"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3144" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp160"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3179" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_155"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U3213" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_3_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3341" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_3_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3342" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_3_1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3343" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_3_1_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3344" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_3_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3145" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp161"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3146" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp162"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3180" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_156"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U3214" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_3_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3345" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_3_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3346" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_3_2_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3347" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_3_2_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3348" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_3_2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3147" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp163"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3148" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp164"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3181" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_157"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U3215" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_3_2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3349" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_3_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3350" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_3_3_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3217" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_3_3_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3218" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_3_3_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3149" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp165"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3083" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp166"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3150" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_158"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U3183" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_3_3_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3219" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_3_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3220" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_3_4_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3221" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_3_4_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3222" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_3_4_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3084" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp167"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3085" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp168"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3151" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_159"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U3184" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_3_4_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3223" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_3_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3224" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_3_5_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3225" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_3_5_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3226" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_3_5_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3086" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp169"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3087" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp170"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3152" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_160"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U3185" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_3_5_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3227" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_3_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3228" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_3_6_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3229" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_3_6_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3230" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_3_6_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3088" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp171"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3089" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp172"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3153" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_161"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U3186" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_3_6_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3231" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_3_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3232" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_3_7_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3233" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_3_7_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3234" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_3_7_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3090" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp173"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3091" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp174"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3154" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_162"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U3187" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_3_7_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3235" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_3_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3236" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_3_8_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3237" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_3_8_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3238" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_3_8_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3092" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp175"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3093" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp176"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3155" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_163"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U3188" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_3_8_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3239" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_3_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3240" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_3_9_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3241" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_3_9_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3242" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_3_9_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3094" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp177"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3095" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp178"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3156" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_164"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U3189" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_3_9_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3243" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3244" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_4_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3245" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_4_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3246" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_4_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3096" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp179"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3097" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp180"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3157" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_165"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U3190" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_4_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3247" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_4_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3248" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_4_1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3249" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_4_1_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3250" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_4_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3098" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp181"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3099" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp182"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3158" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_166"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U3191" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_4_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3251" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_4_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3252" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_4_2_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3253" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_4_2_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3254" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_4_2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3100" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp183"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3101" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp184"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3159" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_167"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U3192" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_4_2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3255" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_4_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3256" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_4_3_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3257" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_4_3_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3258" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_4_3_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3102" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp185"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3103" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp186"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3160" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_168"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U3193" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_4_3_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3259" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_4_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3260" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_4_4_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3261" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_4_4_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3262" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_4_4_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3104" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp187"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3105" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp188"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3161" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_169"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U3194" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_4_4_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3263" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_4_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3264" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_4_5_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3265" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_4_5_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3266" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_4_5_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3106" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp189"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3107" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp190"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3162" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_170"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U3195" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_4_5_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3267" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_4_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3268" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_4_6_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3269" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_4_6_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3270" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_4_6_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3108" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp191"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3109" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp192"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3163" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_171"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U3196" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_4_6_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3271" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_4_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3272" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_4_7_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3273" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_4_7_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3274" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_4_7_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3110" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp193"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3111" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp194"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3164" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_172"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U3197" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_4_7_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3275" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_4_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3276" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_4_8_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3277" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_4_8_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3278" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_4_8_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3112" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp195"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3113" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp196"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3165" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_173"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U3198" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_4_8_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3279" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_4_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3280" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_4_9_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3281" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_4_9_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3282" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_4_9_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3114" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp197"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3115" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp198"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3166" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_174"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U3199" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_4_9_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3283" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3284" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_5_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3285" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_5_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3286" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_5_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3116" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp199"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3117" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp200"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3167" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_175"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U3200" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_5_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3287" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_5_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3288" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_5_1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3289" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_5_1_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3290" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_5_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3118" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp201"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3119" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp202"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3168" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_176"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U3201" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_5_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3291" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_5_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3292" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_5_2_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3293" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_5_2_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3294" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_5_2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3120" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp203"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3121" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp204"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3169" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_177"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U3202" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_5_2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3295" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_5_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3296" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_5_3_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3297" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_5_3_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3298" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_5_3_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3122" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp205"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3123" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp206"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3170" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_178"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U3203" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_5_3_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3299" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_5_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3300" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_5_4_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3301" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_5_4_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3302" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_5_4_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3124" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp207"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3125" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp208"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3171" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_179"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U3204" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_5_4_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3303" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_5_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3304" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_5_5_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3305" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_5_5_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3306" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_5_5_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3126" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp209"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3127" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp210"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3172" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_180"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U3205" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_5_5_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3307" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_5_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3308" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_5_6_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3309" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_5_6_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3310" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_5_6_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3128" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp211"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3129" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp212"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3173" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_181"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U3206" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_5_6_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3311" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_5_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3312" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_5_7_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3313" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_5_7_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3314" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_5_7_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3130" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp213"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3131" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp214"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3174" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_182"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U3207" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_5_7_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3315" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_5_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3316" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_5_8_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3317" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_5_8_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3318" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_5_8_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3132" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp215"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3133" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp216"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3175" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_183"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U3208" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_5_8_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3319" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_5_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3320" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_5_9_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3321" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_5_9_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3322" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_5_9_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3134" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp217"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3135" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp218"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3176" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_184"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U3209" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_5_9_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3323" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3324" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_6_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3325" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_6_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3326" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_6_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3136" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp219"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3137" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp220"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3177" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_185"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U3210" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_6_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3327" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_6_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3328" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_6_1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3329" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_6_1_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3330" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_6_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3138" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp221"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3139" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp222"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3178" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_186"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U3211" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_6_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3331" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_6_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3332" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_6_2_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3333" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_6_2_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3334" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_6_2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3140" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp223"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3141" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp224"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3179" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_187"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U3212" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_6_2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3335" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_6_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3336" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_6_3_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3337" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_6_3_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3338" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_6_3_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3142" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp225"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3143" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp226"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3180" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_188"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U3213" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_6_3_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3339" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_6_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3340" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_6_4_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3341" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_6_4_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3342" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_6_4_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3144" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp227"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3145" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp228"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3181" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_189"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U3214" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_6_4_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3343" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_6_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3344" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_6_5_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3345" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_6_5_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3346" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_6_5_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3146" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp229"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3147" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp230"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3182" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_190"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U3215" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_6_5_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3347" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_6_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3348" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_6_6_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3349" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_6_6_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3350" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_6_6_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3148" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp231"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3149" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp232"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3150" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_191"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U3183" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_6_6_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3217" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_6_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3218" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_6_7_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3219" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_6_7_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3220" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_6_7_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3083" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp233"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3084" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp234"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3151" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_192"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U3184" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_6_7_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3221" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_6_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3222" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_6_8_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3223" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_6_8_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3224" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_6_8_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3085" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp235"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3086" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp236"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3152" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_193"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U3185" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_6_8_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3225" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_6_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3226" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_6_9_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3227" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_6_9_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3228" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_6_9_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3087" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp237"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3088" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp238"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3153" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_194"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U3186" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_6_9_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3229" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3230" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_7_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3231" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_7_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3232" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_7_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3089" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp239"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3090" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp240"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3154" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_195"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U3187" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_7_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3233" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_7_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3234" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_7_1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3235" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_7_1_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3236" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_7_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3091" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp241"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3092" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp242"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3155" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_196"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U3188" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_7_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3237" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_7_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3238" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_7_2_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3239" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_7_2_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3240" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_7_2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3093" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp243"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3094" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp244"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3156" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_197"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U3189" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_7_2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3241" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_7_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3242" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_7_3_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3243" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_7_3_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3244" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_7_3_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3095" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp245"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3096" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp246"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3157" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_198"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U3190" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_7_3_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3245" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_7_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3246" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_7_4_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3247" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_7_4_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3248" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_7_4_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3097" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp247"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3098" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp248"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3158" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_199"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U3191" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_7_4_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3249" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_7_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3250" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_7_5_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3251" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_7_5_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3252" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_7_5_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3099" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp249"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3100" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp250"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3159" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_200"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U3192" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_7_5_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3253" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_7_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3254" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_7_6_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3255" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_7_6_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3256" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_7_6_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3101" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp251"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3102" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp252"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3160" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_201"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U3193" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_7_6_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3257" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_7_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3258" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_7_7_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3259" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_7_7_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3260" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_7_7_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3103" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp253"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3104" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp254"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3161" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_202"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U3194" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_7_7_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3261" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_7_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3262" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_7_8_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3263" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_7_8_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3264" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_7_8_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3105" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp255"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3106" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp256"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3162" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_203"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U3195" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_7_8_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3265" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_7_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3266" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_7_9_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3267" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_7_9_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3268" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_7_9_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3107" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp257"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3108" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp258"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3163" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_204"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U3196" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_7_9_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3269" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3270" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_8_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3271" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_8_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3272" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_8_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3109" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp259"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3110" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp260"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3164" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_205"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U3197" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_8_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3273" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_8_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3274" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_8_1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3275" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_8_1_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3276" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_8_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3111" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp261"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3112" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp262"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3165" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_206"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U3198" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_8_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3277" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_8_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3278" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_8_2_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3279" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_8_2_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3280" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_8_2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3113" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp263"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3114" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp264"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3166" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_207"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U3199" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_8_2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3281" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_8_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3282" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_8_3_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3283" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_8_3_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3284" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_8_3_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3115" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp265"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3116" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp266"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3167" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_208"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U3200" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_8_3_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3285" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_8_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3286" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_8_4_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3287" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_8_4_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3288" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_8_4_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3117" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp267"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3118" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp268"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3168" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_209"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U3201" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_8_4_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3289" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_8_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3290" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_8_5_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3291" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_8_5_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3292" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_8_5_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3119" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp269"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3120" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp270"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3169" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_210"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U3202" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_8_5_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3293" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_8_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3294" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_8_6_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3295" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_8_6_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3296" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_8_6_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3121" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp271"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3122" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp272"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3170" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_211"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U3203" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_8_6_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3297" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_8_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3298" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_8_7_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3299" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_8_7_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3300" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_8_7_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3123" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp273"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3124" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp274"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3171" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_212"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U3204" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_8_7_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3301" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_8_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3302" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_8_8_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3303" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_8_8_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3304" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_8_8_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3125" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp275"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3126" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp276"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3172" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_213"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U3205" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_8_8_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3305" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_8_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3306" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_8_9_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3307" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_8_9_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3308" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_8_9_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3127" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp277"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3128" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp278"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3173" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_214"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U3206" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_8_9_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3309" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3310" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_9_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3311" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_9_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3312" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_9_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3129" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp279"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3130" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp280"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3174" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_215"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U3207" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_9_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3313" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_9_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3314" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_9_1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3315" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_9_1_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3316" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_9_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3131" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp281"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3132" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp282"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3175" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_216"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U3208" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_9_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3317" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_9_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3318" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_9_2_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3319" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_9_2_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3320" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_9_2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3133" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp283"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3134" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp284"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3176" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_217"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U3209" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_9_2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3321" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_9_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3322" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_9_3_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3323" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_9_3_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3324" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_9_3_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3135" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp285"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3136" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp286"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3177" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_218"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U3210" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_9_3_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3325" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_9_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3326" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_9_4_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3327" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_9_4_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3328" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_9_4_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3137" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp287"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3138" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp288"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3178" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_219"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U3211" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_9_4_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3329" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_9_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3330" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_9_5_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3331" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_9_5_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3332" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_9_5_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3139" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp289"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3140" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp290"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3179" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_220"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U3212" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_9_5_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3333" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_9_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3334" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_9_6_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3335" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_9_6_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3336" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_9_6_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3141" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp291"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3142" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp292"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3180" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_221"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U3213" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_9_6_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3337" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_9_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3338" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_9_7_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3339" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_9_7_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3340" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_9_7_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3143" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp293"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3144" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp294"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3181" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_222"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U3214" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_9_7_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3341" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_9_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3342" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_9_8_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3343" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_9_8_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3344" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_9_8_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3145" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp295"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3146" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp296"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3182" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_223"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U3215" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_9_8_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3345" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_9_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3346" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_9_9_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3347" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_9_9_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3348" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_9_9_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3147" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp297"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3148" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp298"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3182" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_224"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_538_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U3216" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_9_9_3"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>task3_intra</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>3.280</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>192</Best-caseLatency>
                    <Average-caseLatency>192</Average-caseLatency>
                    <Worst-caseLatency>192</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.873 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.873 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.873 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>192</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>612</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>6</UTIL_DSP>
                    <FF>76635</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>58098</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>4</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="i_fu_2720_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="i_17_fu_2726_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="i_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="i_16_fu_2732_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="i_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="i_15_fu_2738_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="i_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="i_14_fu_2744_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="i_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="i_13_fu_2750_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="i_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="i_12_fu_2756_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="i_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="i_11_fu_2762_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="i_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="i_10_fu_2768_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="i_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9ns_11ns_19_1_1_U3641" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="mul48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln549_fu_3088_p2" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln549"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9ns_11ns_19_1_1_U3642" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="mul43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln549_1_fu_3113_p2" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln549_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9ns_11ns_19_1_1_U3643" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="mul38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln549_2_fu_3138_p2" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln549_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9ns_11ns_19_1_1_U3644" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="mul33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln549_3_fu_3163_p2" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln549_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9ns_11ns_19_1_1_U3645" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln549_4_fu_3188_p2" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln549_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9ns_11ns_19_1_1_U3646" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="mul23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln549_5_fu_3213_p2" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln549_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9ns_11ns_19_1_1_U3647" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="mul18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln549_6_fu_3238_p2" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln549_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9ns_11ns_19_1_1_U3648" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="mul13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln549_7_fu_3263_p2" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln549_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9ns_11ns_19_1_1_U3649" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="mul8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln549_8_fu_3288_p2" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln549_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9ns_11ns_19_1_1_U3650" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="mul4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln549_9_fu_3313_p2" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln549_9"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>compute_FT1_level1_Block_entry48_proc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>2.135</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:353</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>14</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>42</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln353_fu_14_p2" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:353" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln353"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>write_F_FT1_3_Pipeline_VITIS_LOOP_1094_1_VITIS_LOOP_1095_2</Name>
            <Loops>
                <VITIS_LOOP_1094_1_VITIS_LOOP_1095_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>2.549</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>52</Best-caseLatency>
                    <Average-caseLatency>52</Average-caseLatency>
                    <Worst-caseLatency>52</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.236 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.236 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.236 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>52</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_1094_1_VITIS_LOOP_1095_2>
                        <Name>VITIS_LOOP_1094_1_VITIS_LOOP_1095_2</Name>
                        <Slack>3.32</Slack>
                        <TripCount>50</TripCount>
                        <Latency>50</Latency>
                        <AbsoluteTimeLatency>0.227 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_1094_1_VITIS_LOOP_1095_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:1095~/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:353</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_1094_1_VITIS_LOOP_1095_2>
                            <Name>VITIS_LOOP_1094_1_VITIS_LOOP_1095_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:1094~/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:353</SourceLocation>
                        </VITIS_LOOP_1094_1_VITIS_LOOP_1095_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>81</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>783</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1094_1_VITIS_LOOP_1095_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1094_2_fu_907_p2" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:1094" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1094_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1094_1_VITIS_LOOP_1095_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1094_fu_919_p2" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:1094" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1094"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1094_1_VITIS_LOOP_1095_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1095_fu_1603_p2" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:1095" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1095"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>write_F_FT1_3</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>2.568</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1</Best-caseLatency>
                    <Average-caseLatency>27</Average-caseLatency>
                    <Worst-caseLatency>53</Worst-caseLatency>
                    <Best-caseRealTimeLatency>4.545 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.123 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.241 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1 ~ 53</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:1091~/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:353</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>3286</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1719</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>write_F_FT1_6_Pipeline_VITIS_LOOP_1094_1_VITIS_LOOP_1095_2</Name>
            <Loops>
                <VITIS_LOOP_1094_1_VITIS_LOOP_1095_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>2.549</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>52</Best-caseLatency>
                    <Average-caseLatency>52</Average-caseLatency>
                    <Worst-caseLatency>52</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.236 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.236 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.236 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>52</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_1094_1_VITIS_LOOP_1095_2>
                        <Name>VITIS_LOOP_1094_1_VITIS_LOOP_1095_2</Name>
                        <Slack>3.32</Slack>
                        <TripCount>50</TripCount>
                        <Latency>50</Latency>
                        <AbsoluteTimeLatency>0.227 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_1094_1_VITIS_LOOP_1095_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:1095~/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:354</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_1094_1_VITIS_LOOP_1095_2>
                            <Name>VITIS_LOOP_1094_1_VITIS_LOOP_1095_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:1094~/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:354</SourceLocation>
                        </VITIS_LOOP_1094_1_VITIS_LOOP_1095_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>81</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>783</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1094_1_VITIS_LOOP_1095_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1094_1_fu_907_p2" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:1094" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1094_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1094_1_VITIS_LOOP_1095_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1094_fu_919_p2" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:1094" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1094"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1094_1_VITIS_LOOP_1095_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1095_fu_1603_p2" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:1095" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1095"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>write_F_FT1_6</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>2.568</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1</Best-caseLatency>
                    <Average-caseLatency>27</Average-caseLatency>
                    <Worst-caseLatency>53</Worst-caseLatency>
                    <Best-caseRealTimeLatency>4.545 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.123 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.241 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1 ~ 53</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:1091~/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:354</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>3286</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1719</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>compute_FT1_level1</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>3.280</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>192</Best-caseLatency>
                    <Average-caseLatency>192</Average-caseLatency>
                    <Worst-caseLatency>295</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.873 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.873 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.341 us</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>
                        <range>
                            <min>193</min>
                            <max>295</max>
                        </range>
                    </DataflowPipelineThroughput>
                    <PipelineInitiationInterval>193 ~ 295</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:350</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>612</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>6</UTIL_DSP>
                    <FF>84985</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>3</UTIL_FF>
                    <LUT>71695</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>5</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j0_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:350" STORAGESIZE="5 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="j0_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_0_0_val3_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:350" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_0_0_val3_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_0_0_val3_c18_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:350" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_0_0_val3_c18"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_0_1_val5_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:350" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_0_1_val5_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_0_1_val5_c19_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:350" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_0_1_val5_c19"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_0_2_val7_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:350" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_0_2_val7_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_0_2_val7_c20_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:350" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_0_2_val7_c20"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_0_3_val9_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:350" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_0_3_val9_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_0_3_val9_c21_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:350" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_0_3_val9_c21"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_0_4_val11_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:350" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_0_4_val11_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_0_4_val11_c22_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:350" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_0_4_val11_c22"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_0_5_val13_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:350" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_0_5_val13_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_0_5_val13_c23_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:350" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_0_5_val13_c23"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_0_6_val15_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:350" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_0_6_val15_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_0_6_val15_c24_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:350" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_0_6_val15_c24"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_0_7_val17_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:350" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_0_7_val17_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_0_7_val17_c25_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:350" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_0_7_val17_c25"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_0_8_val19_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:350" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_0_8_val19_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_0_8_val19_c26_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:350" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_0_8_val19_c26"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_0_9_val21_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:350" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_0_9_val21_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_0_9_val21_c27_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:350" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_0_9_val21_c27"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_1_0_val23_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:350" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_1_0_val23_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_1_0_val23_c28_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:350" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_1_0_val23_c28"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_1_1_val25_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:350" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_1_1_val25_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_1_1_val25_c29_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:350" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_1_1_val25_c29"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_1_2_val27_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:350" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_1_2_val27_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_1_2_val27_c30_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:350" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_1_2_val27_c30"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_1_3_val29_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:350" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_1_3_val29_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_1_3_val29_c31_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:350" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_1_3_val29_c31"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_1_4_val31_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:350" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_1_4_val31_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_1_4_val31_c32_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:350" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_1_4_val31_c32"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_1_5_val33_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:350" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_1_5_val33_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_1_5_val33_c33_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:350" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_1_5_val33_c33"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_1_6_val35_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:350" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_1_6_val35_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_1_6_val35_c34_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:350" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_1_6_val35_c34"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_1_7_val37_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:350" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_1_7_val37_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_1_7_val37_c35_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:350" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_1_7_val37_c35"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_1_8_val39_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:350" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_1_8_val39_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_1_8_val39_c36_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:350" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_1_8_val39_c36"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_1_9_val41_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:350" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_1_9_val41_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_1_9_val41_c37_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:350" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_1_9_val41_c37"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_2_0_val43_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:350" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_2_0_val43_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_2_0_val43_c38_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:350" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_2_0_val43_c38"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_2_1_val45_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:350" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_2_1_val45_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_2_1_val45_c39_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:350" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_2_1_val45_c39"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_2_2_val47_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:350" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_2_2_val47_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_2_2_val47_c40_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:350" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_2_2_val47_c40"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_2_3_val49_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:350" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_2_3_val49_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_2_3_val49_c41_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:350" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_2_3_val49_c41"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_2_4_val51_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:350" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_2_4_val51_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_2_4_val51_c42_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:350" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_2_4_val51_c42"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_2_5_val53_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:350" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_2_5_val53_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_2_5_val53_c43_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:350" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_2_5_val53_c43"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_2_6_val55_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:350" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_2_6_val55_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_2_6_val55_c44_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:350" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_2_6_val55_c44"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_2_7_val57_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:350" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_2_7_val57_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_2_7_val57_c45_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:350" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_2_7_val57_c45"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_2_8_val59_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:350" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_2_8_val59_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_2_8_val59_c46_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:350" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_2_8_val59_c46"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_2_9_val61_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:350" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_2_9_val61_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_2_9_val61_c47_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:350" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_2_9_val61_c47"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_3_0_val63_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:350" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_3_0_val63_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_3_0_val63_c48_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:350" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_3_0_val63_c48"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_3_1_val65_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:350" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_3_1_val65_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_3_1_val65_c49_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:350" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_3_1_val65_c49"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_3_2_val67_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:350" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_3_2_val67_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_3_2_val67_c50_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:350" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_3_2_val67_c50"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_3_3_val69_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:350" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_3_3_val69_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_3_3_val69_c51_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:350" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_3_3_val69_c51"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_3_4_val71_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:350" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_3_4_val71_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_3_4_val71_c52_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:350" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_3_4_val71_c52"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_3_5_val73_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:350" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_3_5_val73_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_3_5_val73_c53_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:350" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_3_5_val73_c53"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_3_6_val75_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:350" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_3_6_val75_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_3_6_val75_c54_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:350" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_3_6_val75_c54"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_3_7_val77_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:350" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_3_7_val77_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_3_7_val77_c55_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:350" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_3_7_val77_c55"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_3_8_val79_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:350" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_3_8_val79_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_3_8_val79_c56_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:350" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_3_8_val79_c56"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_3_9_val81_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:350" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_3_9_val81_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_3_9_val81_c57_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:350" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_3_9_val81_c57"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_4_0_val83_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:350" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_4_0_val83_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_4_0_val83_c58_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:350" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_4_0_val83_c58"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_4_1_val85_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:350" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_4_1_val85_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_4_1_val85_c59_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:350" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_4_1_val85_c59"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_4_2_val87_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:350" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_4_2_val87_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_4_2_val87_c60_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:350" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_4_2_val87_c60"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_4_3_val89_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:350" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_4_3_val89_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_4_3_val89_c61_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:350" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_4_3_val89_c61"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_4_4_val91_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:350" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_4_4_val91_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_4_4_val91_c62_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:350" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_4_4_val91_c62"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_4_5_val93_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:350" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_4_5_val93_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_4_5_val93_c63_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:350" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_4_5_val93_c63"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_4_6_val95_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:350" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_4_6_val95_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_4_6_val95_c64_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:350" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_4_6_val95_c64"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_4_7_val97_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:350" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_4_7_val97_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_4_7_val97_c65_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:350" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_4_7_val97_c65"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_4_8_val99_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:350" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_4_8_val99_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_4_8_val99_c66_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:350" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_4_8_val99_c66"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_4_9_val101_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:350" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_4_9_val101_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_4_9_val101_c67_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:350" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_4_9_val101_c67"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_5_0_val103_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:350" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_5_0_val103_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_5_0_val103_c68_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:350" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_5_0_val103_c68"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_5_1_val105_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:350" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_5_1_val105_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_5_1_val105_c69_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:350" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_5_1_val105_c69"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_5_2_val107_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:350" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_5_2_val107_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_5_2_val107_c70_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:350" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_5_2_val107_c70"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_5_3_val109_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:350" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_5_3_val109_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_5_3_val109_c71_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:350" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_5_3_val109_c71"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_5_4_val111_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:350" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_5_4_val111_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_5_4_val111_c72_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:350" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_5_4_val111_c72"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_5_5_val113_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:350" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_5_5_val113_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_5_5_val113_c73_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:350" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_5_5_val113_c73"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_5_6_val115_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:350" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_5_6_val115_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_5_6_val115_c74_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:350" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_5_6_val115_c74"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_5_7_val117_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:350" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_5_7_val117_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_5_7_val117_c75_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:350" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_5_7_val117_c75"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_5_8_val119_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:350" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_5_8_val119_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_5_8_val119_c76_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:350" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_5_8_val119_c76"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_5_9_val121_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:350" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_5_9_val121_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_5_9_val121_c77_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:350" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_5_9_val121_c77"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_6_0_val123_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:350" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_6_0_val123_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_6_0_val123_c78_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:350" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_6_0_val123_c78"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_6_1_val125_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:350" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_6_1_val125_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_6_1_val125_c79_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:350" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_6_1_val125_c79"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_6_2_val127_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:350" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_6_2_val127_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_6_2_val127_c80_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:350" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_6_2_val127_c80"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_6_3_val129_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:350" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_6_3_val129_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_6_3_val129_c81_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:350" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_6_3_val129_c81"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_6_4_val131_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:350" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_6_4_val131_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_6_4_val131_c82_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:350" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_6_4_val131_c82"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_6_5_val133_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:350" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_6_5_val133_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_6_5_val133_c83_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:350" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_6_5_val133_c83"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_6_6_val135_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:350" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_6_6_val135_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_6_6_val135_c84_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:350" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_6_6_val135_c84"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_6_7_val137_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:350" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_6_7_val137_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_6_7_val137_c85_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:350" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_6_7_val137_c85"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_6_8_val139_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:350" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_6_8_val139_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_6_8_val139_c86_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:350" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_6_8_val139_c86"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_6_9_val141_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:350" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_6_9_val141_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_6_9_val141_c87_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:350" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_6_9_val141_c87"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_7_0_val143_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:350" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_7_0_val143_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_7_0_val143_c88_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:350" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_7_0_val143_c88"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_7_1_val145_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:350" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_7_1_val145_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_7_1_val145_c89_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:350" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_7_1_val145_c89"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_7_2_val147_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:350" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_7_2_val147_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_7_2_val147_c90_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:350" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_7_2_val147_c90"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_7_3_val149_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:350" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_7_3_val149_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_7_3_val149_c91_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:350" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_7_3_val149_c91"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_7_4_val151_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:350" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_7_4_val151_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_7_4_val151_c92_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:350" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_7_4_val151_c92"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_7_5_val153_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:350" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_7_5_val153_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_7_5_val153_c93_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:350" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_7_5_val153_c93"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_7_6_val155_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:350" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_7_6_val155_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_7_6_val155_c94_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:350" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_7_6_val155_c94"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_7_7_val157_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:350" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_7_7_val157_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_7_7_val157_c95_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:350" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_7_7_val157_c95"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_7_8_val159_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:350" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_7_8_val159_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_7_8_val159_c96_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:350" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_7_8_val159_c96"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_7_9_val161_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:350" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_7_9_val161_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_7_9_val161_c97_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:350" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_7_9_val161_c97"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_8_0_val163_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:350" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_8_0_val163_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_8_0_val163_c98_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:350" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_8_0_val163_c98"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_8_1_val165_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:350" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_8_1_val165_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_8_1_val165_c99_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:350" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_8_1_val165_c99"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_8_2_val167_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:350" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_8_2_val167_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_8_2_val167_c100_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:350" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_8_2_val167_c100"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_8_3_val169_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:350" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_8_3_val169_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_8_3_val169_c101_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:350" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_8_3_val169_c101"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_8_4_val171_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:350" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_8_4_val171_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_8_4_val171_c102_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:350" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_8_4_val171_c102"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_8_5_val173_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:350" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_8_5_val173_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_8_5_val173_c103_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:350" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_8_5_val173_c103"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_8_6_val175_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:350" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_8_6_val175_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_8_6_val175_c104_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:350" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_8_6_val175_c104"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_8_7_val177_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:350" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_8_7_val177_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_8_7_val177_c105_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:350" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_8_7_val177_c105"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_8_8_val179_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:350" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_8_8_val179_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_8_8_val179_c106_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:350" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_8_8_val179_c106"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_8_9_val181_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:350" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_8_9_val181_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_8_9_val181_c107_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:350" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_8_9_val181_c107"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_9_0_val183_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:350" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_9_0_val183_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_9_0_val183_c108_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:350" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_9_0_val183_c108"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_9_1_val185_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:350" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_9_1_val185_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_9_1_val185_c109_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:350" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_9_1_val185_c109"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_9_2_val187_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:350" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_9_2_val187_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_9_2_val187_c110_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:350" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_9_2_val187_c110"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_9_3_val189_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:350" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_9_3_val189_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_9_3_val189_c111_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:350" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_9_3_val189_c111"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_9_4_val191_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:350" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_9_4_val191_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_9_4_val191_c112_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:350" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_9_4_val191_c112"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_9_5_val193_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:350" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_9_5_val193_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_9_5_val193_c113_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:350" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_9_5_val193_c113"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_9_6_val195_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:350" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_9_6_val195_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_9_6_val195_c114_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:350" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_9_6_val195_c114"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_9_7_val197_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:350" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_9_7_val197_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_9_7_val197_c115_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:350" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_9_7_val197_c115"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_9_8_val199_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:350" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_9_8_val199_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_9_8_val199_c116_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:350" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_9_8_val199_c116"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_9_9_val201_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:350" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_9_9_val201_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_9_9_val201_c117_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:350" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_9_9_val201_c117"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="i0_cast2_loc_channel_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:350" STORAGESIZE="6 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="i0_cast2_loc_channel"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="add_ln350_loc_channel_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:350" STORAGESIZE="6 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="add_ln350_loc_channel"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="add_ln353_loc_c_channel_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:350" STORAGESIZE="6 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="add_ln353_loc_c_channel"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="add_ln353_loc_c118_channel_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:350" STORAGESIZE="6 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="add_ln353_loc_c118_channel"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>write_F_FT1</Name>
            <Loops>
                <VITIS_LOOP_1094_1_VITIS_LOOP_1095_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>2.549</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>52</Best-caseLatency>
                    <Average-caseLatency>52</Average-caseLatency>
                    <Worst-caseLatency>52</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.236 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.236 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.236 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>52</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_1094_1_VITIS_LOOP_1095_2>
                        <Name>VITIS_LOOP_1094_1_VITIS_LOOP_1095_2</Name>
                        <Slack>3.32</Slack>
                        <TripCount>50</TripCount>
                        <Latency>50</Latency>
                        <AbsoluteTimeLatency>0.227 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_1094_1_VITIS_LOOP_1095_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:1095</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_1094_1_VITIS_LOOP_1095_2>
                            <Name>VITIS_LOOP_1094_1_VITIS_LOOP_1095_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:1094</SourceLocation>
                        </VITIS_LOOP_1094_1_VITIS_LOOP_1095_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>81</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>783</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1094_1_VITIS_LOOP_1095_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1094_3_fu_907_p2" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:1094" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1094_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1094_1_VITIS_LOOP_1095_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1094_fu_919_p2" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:1094" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1094"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1094_1_VITIS_LOOP_1095_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1095_fu_1603_p2" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:1095" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1095"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>FT1_level1</Name>
            <Loops>
                <VITIS_LOOP_372_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>3.280</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3762</Best-caseLatency>
                    <Average-caseLatency>3903</Average-caseLatency>
                    <Worst-caseLatency>6001</Worst-caseLatency>
                    <Best-caseRealTimeLatency>17.098 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>17.739 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>27.275 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3762 ~ 6001</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_372_1>
                        <Name>VITIS_LOOP_372_1</Name>
                        <Slack>3.32</Slack>
                        <TripCount>19</TripCount>
                        <Latency>3706 ~ 5663</Latency>
                        <AbsoluteTimeLatency>16.844 us ~ 25.738 us</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>195</min>
                                <max>298</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>195 ~ 298</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_compute_FT1_level1_fu_1182</Instance>
                        </InstanceList>
                    </VITIS_LOOP_372_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:372</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_372_1>
                            <Name>VITIS_LOOP_372_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:372</SourceLocation>
                        </VITIS_LOOP_372_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>612</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>6</UTIL_DSP>
                    <FF>98284</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>3</UTIL_FF>
                    <LUT>85377</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>6</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_372_1" OPTYPE="add" PRAGMA="" RTLNAME="i0_3_fu_3240_p2" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:372" STORAGESUBTYPE="" URAM="0" VARIABLE="i0_3"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>FT1_level0</Name>
            <Loops>
                <VITIS_LOOP_327_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>3.280</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>79047</Best-caseLatency>
                    <Average-caseLatency>82569</Average-caseLatency>
                    <Worst-caseLatency>127188</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.359 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.375 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.578 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>79047 ~ 127188</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_327_1>
                        <Name>VITIS_LOOP_327_1</Name>
                        <Slack>3.32</Slack>
                        <TripCount>21</TripCount>
                        <Latency>79044 ~ 126063</Latency>
                        <AbsoluteTimeLatency>0.359 ms ~ 0.573 ms</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>3764</min>
                                <max>6003</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>3764 ~ 6003</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_FT1_level1_fu_772</Instance>
                        </InstanceList>
                    </VITIS_LOOP_327_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:327</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_327_1>
                            <Name>VITIS_LOOP_327_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:327</SourceLocation>
                        </VITIS_LOOP_327_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>320</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>7</UTIL_BRAM>
                    <DSP>612</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>6</UTIL_DSP>
                    <FF>100892</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>3</UTIL_FF>
                    <LUT>94730</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>7</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_0_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:309" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_0_1_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:309" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_0_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_0_2_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:309" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_0_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_0_3_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:309" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_0_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_0_4_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:309" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_0_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_0_5_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:309" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_0_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_0_6_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:309" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_0_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_0_7_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:309" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_0_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_0_8_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:309" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_0_8"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_0_9_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:309" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_0_9"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_0_10_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:309" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_0_10"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_0_11_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:309" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_0_11"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_0_12_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:309" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_0_12"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_0_13_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:309" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_0_13"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_0_14_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:309" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_0_14"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_0_15_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:309" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_0_15"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_0_16_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:309" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_0_16"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_0_17_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:309" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_0_17"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_0_18_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:309" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_0_18"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_0_19_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:309" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_0_19"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_0_20_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:309" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_0_20"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_0_21_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:309" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_0_21"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_0_22_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:309" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_0_22"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_0_23_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:309" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_0_23"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_0_24_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:309" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_0_24"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_0_25_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:309" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_0_25"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_0_26_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:309" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_0_26"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_0_27_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:309" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_0_27"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_0_28_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:309" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_0_28"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_0_29_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:309" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_0_29"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_0_30_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:309" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_0_30"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_0_31_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:309" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_0_31"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_0_32_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:309" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_0_32"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_0_33_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:309" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_0_33"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_0_34_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:309" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_0_34"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_0_35_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:309" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_0_35"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_0_36_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:309" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_0_36"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_0_37_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:309" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_0_37"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_0_38_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:309" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_0_38"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_0_39_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:309" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_0_39"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_1_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:313" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_1_1_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:313" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_1_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_1_2_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:313" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_1_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_1_3_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:313" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_1_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_1_4_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:313" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_1_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_1_5_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:313" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_1_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_1_6_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:313" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_1_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_1_7_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:313" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_1_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_1_8_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:313" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_1_8"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_1_9_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:313" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_1_9"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_1_10_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:313" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_1_10"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_1_11_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:313" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_1_11"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_1_12_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:313" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_1_12"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_1_13_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:313" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_1_13"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_1_14_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:313" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_1_14"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_1_15_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:313" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_1_15"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_1_16_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:313" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_1_16"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_1_17_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:313" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_1_17"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_1_18_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:313" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_1_18"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_1_19_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:313" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_1_19"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_1_20_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:313" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_1_20"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_1_21_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:313" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_1_21"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_1_22_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:313" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_1_22"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_1_23_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:313" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_1_23"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_1_24_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:313" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_1_24"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_1_25_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:313" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_1_25"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_1_26_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:313" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_1_26"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_1_27_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:313" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_1_27"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_1_28_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:313" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_1_28"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_1_29_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:313" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_1_29"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_1_30_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:313" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_1_30"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_1_31_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:313" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_1_31"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_1_32_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:313" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_1_32"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_1_33_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:313" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_1_33"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_1_34_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:313" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_1_34"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_1_35_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:313" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_1_35"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_1_36_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:313" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_1_36"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_1_37_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:313" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_1_37"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_1_38_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:313" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_1_38"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_1_39_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:313" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_1_39"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="C_0_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:317" STORAGESIZE="32 1064 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="C_0"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="C_0_1_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:317" STORAGESIZE="32 1064 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="C_0_1"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="C_0_2_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:317" STORAGESIZE="32 1064 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="C_0_2"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="C_0_3_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:317" STORAGESIZE="32 1064 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="C_0_3"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="C_0_4_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:317" STORAGESIZE="32 1064 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="C_0_4"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="C_0_5_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:317" STORAGESIZE="32 1064 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="C_0_5"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="C_0_6_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:317" STORAGESIZE="32 1064 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="C_0_6"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="C_0_7_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:317" STORAGESIZE="32 1064 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="C_0_7"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="C_0_8_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:317" STORAGESIZE="32 1064 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="C_0_8"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="C_0_9_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:317" STORAGESIZE="32 1064 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="C_0_9"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="C_0_10_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:317" STORAGESIZE="32 1064 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="C_0_10"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="C_0_11_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:317" STORAGESIZE="32 1064 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="C_0_11"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="C_0_12_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:317" STORAGESIZE="32 1064 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="C_0_12"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="C_0_13_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:317" STORAGESIZE="32 1064 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="C_0_13"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="C_0_14_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:317" STORAGESIZE="32 1064 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="C_0_14"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="C_0_15_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:317" STORAGESIZE="32 1064 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="C_0_15"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="C_0_16_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:317" STORAGESIZE="32 1064 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="C_0_16"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="C_0_17_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:317" STORAGESIZE="32 1064 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="C_0_17"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="C_0_18_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:317" STORAGESIZE="32 1064 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="C_0_18"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="C_0_19_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:317" STORAGESIZE="32 1064 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="C_0_19"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="C_0_20_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:317" STORAGESIZE="32 1064 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="C_0_20"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="C_0_21_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:317" STORAGESIZE="32 1064 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="C_0_21"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="C_0_22_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:317" STORAGESIZE="32 1064 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="C_0_22"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="C_0_23_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:317" STORAGESIZE="32 1064 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="C_0_23"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="C_0_24_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:317" STORAGESIZE="32 1064 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="C_0_24"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="C_0_25_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:317" STORAGESIZE="32 1064 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="C_0_25"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="C_0_26_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:317" STORAGESIZE="32 1064 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="C_0_26"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="C_0_27_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:317" STORAGESIZE="32 1064 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="C_0_27"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="C_0_28_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:317" STORAGESIZE="32 1064 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="C_0_28"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="C_0_29_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:317" STORAGESIZE="32 1064 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="C_0_29"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="C_0_30_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:317" STORAGESIZE="32 1064 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="C_0_30"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="C_0_31_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:317" STORAGESIZE="32 1064 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="C_0_31"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="C_0_32_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:317" STORAGESIZE="32 1064 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="C_0_32"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="C_0_33_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:317" STORAGESIZE="32 1064 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="C_0_33"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="C_0_34_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:317" STORAGESIZE="32 1064 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="C_0_34"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="C_0_35_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:317" STORAGESIZE="32 1064 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="C_0_35"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="C_0_36_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:317" STORAGESIZE="32 1064 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="C_0_36"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="C_0_37_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:317" STORAGESIZE="32 1064 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="C_0_37"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="C_0_38_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:317" STORAGESIZE="32 1064 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="C_0_38"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="C_0_39_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:317" STORAGESIZE="32 1064 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="C_0_39"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="C_1_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:320" STORAGESIZE="32 1064 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="C_1"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="C_1_1_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:320" STORAGESIZE="32 1064 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="C_1_1"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="C_1_2_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:320" STORAGESIZE="32 1064 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="C_1_2"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="C_1_3_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:320" STORAGESIZE="32 1064 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="C_1_3"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="C_1_4_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:320" STORAGESIZE="32 1064 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="C_1_4"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="C_1_5_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:320" STORAGESIZE="32 1064 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="C_1_5"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="C_1_6_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:320" STORAGESIZE="32 1064 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="C_1_6"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="C_1_7_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:320" STORAGESIZE="32 1064 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="C_1_7"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="C_1_8_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:320" STORAGESIZE="32 1064 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="C_1_8"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="C_1_9_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:320" STORAGESIZE="32 1064 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="C_1_9"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="C_1_10_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:320" STORAGESIZE="32 1064 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="C_1_10"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="C_1_11_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:320" STORAGESIZE="32 1064 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="C_1_11"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="C_1_12_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:320" STORAGESIZE="32 1064 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="C_1_12"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="C_1_13_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:320" STORAGESIZE="32 1064 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="C_1_13"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="C_1_14_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:320" STORAGESIZE="32 1064 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="C_1_14"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="C_1_15_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:320" STORAGESIZE="32 1064 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="C_1_15"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="C_1_16_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:320" STORAGESIZE="32 1064 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="C_1_16"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="C_1_17_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:320" STORAGESIZE="32 1064 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="C_1_17"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="C_1_18_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:320" STORAGESIZE="32 1064 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="C_1_18"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="C_1_19_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:320" STORAGESIZE="32 1064 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="C_1_19"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="C_1_20_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:320" STORAGESIZE="32 1064 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="C_1_20"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="C_1_21_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:320" STORAGESIZE="32 1064 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="C_1_21"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="C_1_22_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:320" STORAGESIZE="32 1064 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="C_1_22"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="C_1_23_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:320" STORAGESIZE="32 1064 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="C_1_23"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="C_1_24_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:320" STORAGESIZE="32 1064 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="C_1_24"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="C_1_25_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:320" STORAGESIZE="32 1064 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="C_1_25"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="C_1_26_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:320" STORAGESIZE="32 1064 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="C_1_26"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="C_1_27_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:320" STORAGESIZE="32 1064 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="C_1_27"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="C_1_28_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:320" STORAGESIZE="32 1064 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="C_1_28"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="C_1_29_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:320" STORAGESIZE="32 1064 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="C_1_29"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="C_1_30_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:320" STORAGESIZE="32 1064 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="C_1_30"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="C_1_31_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:320" STORAGESIZE="32 1064 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="C_1_31"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="C_1_32_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:320" STORAGESIZE="32 1064 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="C_1_32"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="C_1_33_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:320" STORAGESIZE="32 1064 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="C_1_33"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="C_1_34_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:320" STORAGESIZE="32 1064 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="C_1_34"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="C_1_35_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:320" STORAGESIZE="32 1064 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="C_1_35"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="C_1_36_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:320" STORAGESIZE="32 1064 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="C_1_36"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="C_1_37_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:320" STORAGESIZE="32 1064 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="C_1_37"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="C_1_38_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:320" STORAGESIZE="32 1064 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="C_1_38"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="C_1_39_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:320" STORAGESIZE="32 1064 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="C_1_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_327_1" OPTYPE="add" PRAGMA="" RTLNAME="j0_3_fu_918_p2" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:334" STORAGESUBTYPE="" URAM="0" VARIABLE="j0_3"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>read_F_FT2_Pipeline_VITIS_LOOP_828_1_VITIS_LOOP_830_2_VITIS_LOOP_832_3</Name>
            <Loops>
                <VITIS_LOOP_828_1_VITIS_LOOP_830_2_VITIS_LOOP_832_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>3.209</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>952</Best-caseLatency>
                    <Average-caseLatency>952</Average-caseLatency>
                    <Worst-caseLatency>952</Worst-caseLatency>
                    <Best-caseRealTimeLatency>4.327 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>4.327 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>4.327 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>952</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_828_1_VITIS_LOOP_830_2_VITIS_LOOP_832_3>
                        <Name>VITIS_LOOP_828_1_VITIS_LOOP_830_2_VITIS_LOOP_832_3</Name>
                        <Slack>3.32</Slack>
                        <TripCount>950</TripCount>
                        <Latency>950</Latency>
                        <AbsoluteTimeLatency>4.318 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_828_1_VITIS_LOOP_830_2_VITIS_LOOP_832_3>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:832</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_828_1_VITIS_LOOP_830_2_VITIS_LOOP_832_3>
                            <Name>VITIS_LOOP_828_1_VITIS_LOOP_830_2_VITIS_LOOP_832_3</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:830</SourceLocation>
                        </VITIS_LOOP_828_1_VITIS_LOOP_830_2_VITIS_LOOP_832_3>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>49</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>290</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_828_1_VITIS_LOOP_830_2_VITIS_LOOP_832_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln828_1_fu_745_p2" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:828" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln828_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_828_1_VITIS_LOOP_830_2_VITIS_LOOP_832_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln828_fu_760_p2" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:828" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln828"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_828_1_VITIS_LOOP_830_2_VITIS_LOOP_832_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln830_fu_808_p2" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:830" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln830"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_828_1_VITIS_LOOP_830_2_VITIS_LOOP_832_3" OPTYPE="add" PRAGMA="" RTLNAME="tmp_fu_846_p2" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:830" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_828_1_VITIS_LOOP_830_2_VITIS_LOOP_832_3" OPTYPE="add" PRAGMA="" RTLNAME="empty_fu_907_p2" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:830" STORAGESUBTYPE="" URAM="0" VARIABLE="empty"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_828_1_VITIS_LOOP_830_2_VITIS_LOOP_832_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln832_fu_852_p2" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:832" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln832"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_828_1_VITIS_LOOP_830_2_VITIS_LOOP_832_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln830_1_fu_858_p2" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:830" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln830_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>read_F_FT2</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>3.209</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1</Best-caseLatency>
                    <Average-caseLatency>477</Average-caseLatency>
                    <Worst-caseLatency>953</Worst-caseLatency>
                    <Best-caseRealTimeLatency>4.545 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.168 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>4.331 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1 ~ 953</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:825</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>53</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>327</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>read_E_FT2_1_Pipeline_VITIS_LOOP_880_1_VITIS_LOOP_882_2</Name>
            <Loops>
                <VITIS_LOOP_880_1_VITIS_LOOP_882_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>2.436</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>218</Best-caseLatency>
                    <Average-caseLatency>218</Average-caseLatency>
                    <Worst-caseLatency>218</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.991 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.991 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.991 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>218</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_880_1_VITIS_LOOP_882_2>
                        <Name>VITIS_LOOP_880_1_VITIS_LOOP_882_2</Name>
                        <Slack>3.32</Slack>
                        <TripCount>108</TripCount>
                        <Latency>216</Latency>
                        <AbsoluteTimeLatency>0.982 us</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_880_1_VITIS_LOOP_882_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:886</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_880_1_VITIS_LOOP_882_2>
                            <Name>VITIS_LOOP_880_1_VITIS_LOOP_882_2</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Resource Limitation</ViolationType>
                            <SourceLocation>/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:880</SourceLocation>
                        </VITIS_LOOP_880_1_VITIS_LOOP_882_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>293</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2216</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_880_1_VITIS_LOOP_882_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln880_1_fu_1714_p2" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:880" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln880_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_880_1_VITIS_LOOP_882_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln880_fu_1740_p2" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:880" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln880"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_880_1_VITIS_LOOP_882_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln882_fu_2105_p2" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:882" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln882"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>read_E_FT2_1</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>2.436</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1</Best-caseLatency>
                    <Average-caseLatency>110</Average-caseLatency>
                    <Worst-caseLatency>219</Worst-caseLatency>
                    <Best-caseRealTimeLatency>4.545 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.500 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.995 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1 ~ 219</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:877</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>297</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2253</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>entry_proc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>1.465</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>-</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>2</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>830</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>compute_FT2_level1_Block_entry4_proc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>0.707</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:439</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>13</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>42</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln439_fu_18_p2" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:439" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln439"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>read_E_FT2_Pipeline_VITIS_LOOP_880_1_VITIS_LOOP_882_2</Name>
            <Loops>
                <VITIS_LOOP_880_1_VITIS_LOOP_882_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>3.277</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>229</Best-caseLatency>
                    <Average-caseLatency>229</Average-caseLatency>
                    <Worst-caseLatency>229</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.041 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.041 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.041 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>229</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_880_1_VITIS_LOOP_882_2>
                        <Name>VITIS_LOOP_880_1_VITIS_LOOP_882_2</Name>
                        <Slack>3.32</Slack>
                        <TripCount>108</TripCount>
                        <Latency>227</Latency>
                        <AbsoluteTimeLatency>1.032 us</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>14</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_880_1_VITIS_LOOP_882_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:886~/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:439</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_880_1_VITIS_LOOP_882_2>
                            <Name>VITIS_LOOP_880_1_VITIS_LOOP_882_2</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Resource Limitation</ViolationType>
                            <SourceLocation>/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:880~/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:439</SourceLocation>
                        </VITIS_LOOP_880_1_VITIS_LOOP_882_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>703</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2581</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_880_1_VITIS_LOOP_882_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln880_1_fu_1754_p2" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:880" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln880_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_880_1_VITIS_LOOP_882_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln880_fu_1847_p2" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:880" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln880"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_880_1_VITIS_LOOP_882_2" OPTYPE="add" PRAGMA="" RTLNAME="tmp_fu_1780_p2" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:877" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_880_1_VITIS_LOOP_882_2" OPTYPE="add" PRAGMA="" RTLNAME="empty_71_fu_1789_p2" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:877" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_880_1_VITIS_LOOP_882_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_10ns_17_1_1_U5510" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:886" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln886"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_880_1_VITIS_LOOP_882_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln890_fu_1900_p2" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:890" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln890"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_880_1_VITIS_LOOP_882_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln890_fu_1906_p2" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:890" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln890"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_880_1_VITIS_LOOP_882_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln898_fu_1952_p2" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:898" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln898"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_880_1_VITIS_LOOP_882_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln906_fu_2283_p2" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:906" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln906"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_880_1_VITIS_LOOP_882_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln914_fu_2328_p2" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:914" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln914"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_880_1_VITIS_LOOP_882_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln882_fu_1830_p2" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:882" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln882"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>read_E_FT2</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>3.277</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1</Best-caseLatency>
                    <Average-caseLatency>116</Average-caseLatency>
                    <Worst-caseLatency>230</Worst-caseLatency>
                    <Best-caseRealTimeLatency>4.545 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.527 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.045 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1 ~ 230</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:877~/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:439</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>718</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2653</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>task5_intra_Pipeline_VITIS_LOOP_576_1</Name>
            <Loops>
                <VITIS_LOOP_576_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>3.165</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>164</Best-caseLatency>
                    <Average-caseLatency>164</Average-caseLatency>
                    <Worst-caseLatency>164</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.745 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.745 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.745 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>164</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_576_1>
                        <Name>VITIS_LOOP_576_1</Name>
                        <Slack>3.32</Slack>
                        <TripCount>48</TripCount>
                        <Latency>162</Latency>
                        <AbsoluteTimeLatency>0.736 us</AbsoluteTimeLatency>
                        <PipelineII>3</PipelineII>
                        <PipelineDepth>22</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_576_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:576</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_576_1>
                            <Name>VITIS_LOOP_576_1</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:576</SourceLocation>
                        </VITIS_LOOP_576_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>540</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>5</UTIL_DSP>
                    <FF>65833</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>50861</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>3</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_576_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln576_fu_4670_p2" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:576" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln576"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_576_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln587_fu_4712_p2" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln587"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_576_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln587_1_fu_4726_p2" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln587_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_576_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln587_2_fu_4740_p2" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln587_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_576_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln587_3_fu_4754_p2" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln587_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_576_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln587_4_fu_4768_p2" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln587_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_576_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln587_5_fu_4782_p2" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln587_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_576_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln587_6_fu_4796_p2" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln587_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_576_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln587_7_fu_4810_p2" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln587_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_576_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln587_8_fu_4824_p2" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln587_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5710" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5711" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5712" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5713" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5590" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5591" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5650" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U5680" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5714" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5715" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_1206_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5716" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_1206_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5717" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_1206_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5592" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5593" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5651" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U5681" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_1207_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5718" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5719" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_2217_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5720" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_2217_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5721" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_2217_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5594" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5595" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5652" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U5682" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_2218_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5722" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5723" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_3228_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5724" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_3228_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5725" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_3228_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5596" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5597" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5653" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U5683" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_3229_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5726" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5727" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_4239_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5728" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_4239_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5729" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_4239_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5598" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5599" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5654" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U5684" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_4240_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5730" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5731" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_5250_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5732" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_5250_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5733" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_5250_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5600" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5601" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5655" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U5685" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_5251_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5734" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5735" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_6261_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5736" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_6261_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5737" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_6261_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5602" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5603" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5656" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U5686" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_6262_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5738" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5739" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_7272_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5740" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_7272_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5741" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_7272_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5604" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5605" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5657" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U5687" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_7273_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5742" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5743" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_8283_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5744" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_8283_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5745" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_8283_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5606" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5607" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5658" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U5688" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_8284_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5746" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5747" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_1_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5748" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_1_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5749" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_1_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5608" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5609" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5659" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U5689" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_1_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5750" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5751" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_1_1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5752" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_1_1_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5753" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_1_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5610" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5611" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5660" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U5690" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_1_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5754" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_1_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5755" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_1_2_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5756" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_1_2_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5757" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_1_2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5612" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5613" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5661" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U5691" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_1_2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5758" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5759" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_1_3_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5760" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_1_3_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5761" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_1_3_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5614" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5615" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5662" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U5692" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_1_3_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5762" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_1_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5763" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_1_4_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5764" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_1_4_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5765" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_1_4_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5616" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5617" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5663" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U5693" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_1_4_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5766" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_1_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5767" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_1_5_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5768" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_1_5_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5769" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_1_5_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5618" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5619" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5664" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U5694" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_1_5_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5770" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_1_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5771" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_1_6_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5772" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_1_6_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5773" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_1_6_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5620" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5621" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5665" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U5695" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_1_6_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5774" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_1_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5775" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_1_7_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5776" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_1_7_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5777" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_1_7_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5622" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5623" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5666" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U5696" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_1_7_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5778" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_1_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5779" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_1_8_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5780" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_1_8_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5781" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_1_8_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5624" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5625" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5667" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U5697" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_1_8_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5782" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5783" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_2_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5784" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_2_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5785" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_2_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5626" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5627" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5668" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U5698" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_2_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5786" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_2_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5787" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_2_1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5788" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_2_1_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5789" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_2_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5628" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5629" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5669" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U5699" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_2_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5790" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_2_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5791" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_2_2_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5792" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_2_2_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5793" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_2_2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5630" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5631" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5670" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U5700" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_2_2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5794" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5795" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_2_3_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5796" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_2_3_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5797" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_2_3_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5632" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5633" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5671" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U5701" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_2_3_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5798" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_2_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5799" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_2_4_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5800" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_2_4_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5801" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_2_4_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5634" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5635" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5672" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U5702" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_2_4_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5802" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_2_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5803" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_2_5_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5804" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_2_5_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5805" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_2_5_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5636" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5637" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5673" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U5703" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_2_5_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5806" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_2_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5807" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_2_6_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5808" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_2_6_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5809" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_2_6_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5638" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5639" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5674" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U5704" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_2_6_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5810" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_2_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5811" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_2_7_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5812" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_2_7_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5813" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_2_7_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5640" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5641" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5675" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U5705" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_2_7_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5814" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_2_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5815" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_2_8_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5816" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_2_8_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5817" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_2_8_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5642" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5643" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5676" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U5706" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_2_8_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5818" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5819" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_3_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5820" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_3_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5821" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_3_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5644" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5645" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5677" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U5707" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_3_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5822" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_3_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5823" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_3_1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5824" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_3_1_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5825" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_3_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5646" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5647" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5678" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U5708" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_3_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5826" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_3_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5827" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_3_2_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5828" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_3_2_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5829" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_3_2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5648" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5649" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5679" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U5709" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_3_2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5710" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_3_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5711" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_3_3_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5712" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_3_3_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5713" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_3_3_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5590" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5591" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5650" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_66"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U5680" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_3_3_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5714" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_3_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5715" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_3_4_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5716" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_3_4_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5717" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_3_4_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5592" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5593" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5651" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_67"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U5681" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_3_4_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5718" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_3_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5719" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_3_5_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5720" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_3_5_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5721" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_3_5_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5594" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5595" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5652" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U5682" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_3_5_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5722" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_3_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5723" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_3_6_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5724" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_3_6_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5725" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_3_6_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5596" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp66"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5597" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp67"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5653" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_69"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U5683" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_3_6_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5726" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_3_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5727" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_3_7_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5728" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_3_7_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5729" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_3_7_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5598" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5599" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp69"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5654" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U5684" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_3_7_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5730" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_3_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5731" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_3_8_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5732" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_3_8_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5733" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_3_8_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5600" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5601" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5655" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U5685" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_3_8_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5734" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5735" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_4_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5736" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_4_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5737" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_4_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5602" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5603" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp73"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5656" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U5686" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_4_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5738" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_4_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5739" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_4_1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5740" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_4_1_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5741" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_4_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5604" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp74"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5605" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5657" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_73"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U5687" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_4_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5742" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_4_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5743" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_4_2_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5744" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_4_2_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5745" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_4_2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5606" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5607" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp77"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5658" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_74"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U5688" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_4_2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5746" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_4_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5747" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_4_3_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5748" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_4_3_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5749" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_4_3_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5608" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp78"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5609" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp79"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5659" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U5689" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_4_3_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5750" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_4_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5751" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_4_4_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5752" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_4_4_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5753" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_4_4_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5610" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp80"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5611" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp81"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5660" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U5690" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_4_4_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5754" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_4_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5755" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_4_5_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5756" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_4_5_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5757" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_4_5_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5612" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp82"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5613" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp83"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5661" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_77"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U5691" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_4_5_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5758" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_4_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5759" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_4_6_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5760" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_4_6_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5761" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_4_6_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5614" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp84"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5615" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp85"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5662" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_78"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U5692" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_4_6_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5762" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_4_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5763" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_4_7_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5764" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_4_7_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5765" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_4_7_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5616" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp86"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5617" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp87"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5663" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_79"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U5693" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_4_7_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5766" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_4_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5767" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_4_8_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5768" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_4_8_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5769" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_4_8_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5618" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp88"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5619" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp89"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5664" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_80"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U5694" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_4_8_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5770" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5771" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_5_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5772" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_5_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5773" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_5_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5620" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp90"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5621" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp91"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5665" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_81"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U5695" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_5_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5774" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_5_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5775" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_5_1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5776" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_5_1_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5777" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_5_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5622" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp92"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5623" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5666" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_82"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U5696" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_5_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5778" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_5_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5779" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_5_2_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5780" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_5_2_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5781" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_5_2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5624" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp94"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5625" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp95"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5667" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_83"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U5697" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_5_2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5782" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_5_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5783" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_5_3_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5784" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_5_3_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5785" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_5_3_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5626" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp96"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5627" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp97"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5668" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_84"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U5698" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_5_3_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5786" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_5_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5787" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_5_4_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5788" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_5_4_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5789" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_5_4_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5628" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp98"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5629" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp99"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5669" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_85"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U5699" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_5_4_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5790" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_5_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5791" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_5_5_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5792" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_5_5_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5793" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_5_5_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5630" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp100"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5631" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp101"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5670" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_86"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U5700" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_5_5_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5794" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_5_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5795" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_5_6_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5796" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_5_6_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5797" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_5_6_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5632" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp102"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5633" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp103"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5671" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_87"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U5701" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_5_6_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5798" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_5_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5799" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_5_7_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5800" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_5_7_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5801" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_5_7_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5634" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp104"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5635" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp105"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5672" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_88"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U5702" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_5_7_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5802" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_5_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5803" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_5_8_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5804" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_5_8_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5805" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_5_8_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5636" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp106"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5637" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp107"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5673" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_89"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U5703" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_5_8_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5806" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5807" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_6_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5808" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_6_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5809" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_6_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5638" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp108"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5639" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp109"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5674" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_90"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U5704" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_6_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5810" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_6_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5811" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_6_1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5812" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_6_1_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5813" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_6_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5640" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp110"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5641" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp111"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5675" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_91"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U5705" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_6_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5814" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_6_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5815" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_6_2_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5816" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_6_2_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5817" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_6_2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5642" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp112"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5643" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp113"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5676" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_92"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U5706" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_6_2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5818" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_6_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5819" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_6_3_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5820" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_6_3_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5821" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_6_3_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5644" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp114"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5645" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp115"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5677" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U5707" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_6_3_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5822" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_6_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5823" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_6_4_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5824" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_6_4_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5825" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_6_4_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5646" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp116"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5647" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp117"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5678" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_94"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U5708" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_6_4_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5826" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_6_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5827" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_6_5_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5828" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_6_5_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5829" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_6_5_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5648" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp118"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5649" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp119"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5679" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_95"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U5709" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_6_5_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5710" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_6_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5711" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_6_6_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5712" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_6_6_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5713" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_6_6_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5590" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp120"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5591" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp121"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5650" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_96"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U5680" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_6_6_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5714" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_6_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5715" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_6_7_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5716" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_6_7_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5717" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_6_7_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5592" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp122"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5593" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp123"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5651" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_97"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U5681" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_6_7_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5718" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_6_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5719" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_6_8_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5720" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_6_8_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5721" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_6_8_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5594" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp124"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5595" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp125"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5652" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_98"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U5682" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_6_8_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5722" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5723" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_7_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5724" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_7_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5725" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_7_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5596" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp126"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5597" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp127"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5653" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_99"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U5683" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_7_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5726" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_7_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5727" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_7_1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5728" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_7_1_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5729" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_7_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5598" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp128"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5599" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp129"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5654" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_100"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U5684" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_7_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5730" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_7_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5731" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_7_2_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5732" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_7_2_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5733" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_7_2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5600" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp130"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5601" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp131"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5655" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_101"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U5685" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_7_2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5734" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_7_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5735" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_7_3_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5736" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_7_3_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5737" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_7_3_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5602" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp132"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5603" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp133"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5656" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_102"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U5686" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_7_3_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5738" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_7_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5739" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_7_4_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5740" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_7_4_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5741" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_7_4_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5604" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp134"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5605" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp135"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5657" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_103"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U5687" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_7_4_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5742" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_7_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5743" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_7_5_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5744" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_7_5_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5745" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_7_5_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5606" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp136"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5607" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp137"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5658" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_104"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U5688" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_7_5_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5746" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_7_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5747" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_7_6_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5748" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_7_6_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5749" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_7_6_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5608" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp138"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5609" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp139"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5659" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_105"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U5689" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_7_6_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5750" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_7_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5751" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_7_7_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5752" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_7_7_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5753" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_7_7_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5610" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp140"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5611" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp141"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5660" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_106"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U5690" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_7_7_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5754" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_7_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5755" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_7_8_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5756" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_7_8_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5757" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_7_8_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5612" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp142"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5613" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp143"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5661" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_107"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U5691" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_7_8_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5758" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5759" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_8_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5760" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_8_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5761" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_8_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5614" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp144"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5615" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp145"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5662" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_108"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U5692" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_8_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5762" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_8_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5763" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_8_1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5764" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_8_1_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5765" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_8_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5616" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp146"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5617" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp147"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5663" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_109"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U5693" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_8_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5766" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_8_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5767" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_8_2_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5768" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_8_2_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5769" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_8_2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5618" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp148"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5619" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp149"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5664" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_110"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U5694" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_8_2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5770" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_8_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5771" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_8_3_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5772" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_8_3_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5773" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_8_3_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5620" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp150"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5621" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp151"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5665" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_111"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U5695" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_8_3_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5774" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_8_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5775" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_8_4_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5776" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_8_4_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5777" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_8_4_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5622" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp152"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5623" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp153"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5666" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_112"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U5696" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_8_4_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5778" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_8_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5779" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_8_5_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5780" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_8_5_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5781" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_8_5_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5624" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp154"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5625" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp155"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5667" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_113"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U5697" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_8_5_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5782" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_8_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5783" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_8_6_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5784" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_8_6_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5785" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_8_6_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5626" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp156"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5627" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp157"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5668" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_114"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U5698" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_8_6_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5786" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_8_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5787" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_8_7_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5788" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_8_7_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5789" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_8_7_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5628" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp158"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5629" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp159"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5669" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_115"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U5699" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_8_7_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5790" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_8_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5791" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_8_8_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5792" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_8_8_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5793" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_8_8_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5630" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp160"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5631" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp161"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5670" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_116"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U5700" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_8_8_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5794" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5795" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_9_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5796" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_9_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5797" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_9_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5632" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp162"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5633" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp163"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5671" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_117"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U5701" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_9_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5798" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_9_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5799" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_9_1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5800" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_9_1_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5801" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_9_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5634" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp164"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5635" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp165"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5672" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_118"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U5702" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_9_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5802" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_9_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5803" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_9_2_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5804" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_9_2_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5805" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_9_2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5636" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp166"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5637" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp167"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5673" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_119"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U5703" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_9_2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5806" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_9_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5807" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_9_3_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5808" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_9_3_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5809" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_9_3_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5638" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp168"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5639" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp169"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5674" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_120"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U5704" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_9_3_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5810" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_9_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5811" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_9_4_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5812" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_9_4_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5813" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_9_4_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5640" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp170"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5641" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp171"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5675" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_121"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U5705" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_9_4_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5814" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_9_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5815" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_9_5_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5816" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_9_5_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5817" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_9_5_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5642" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp172"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5643" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp173"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5676" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_122"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U5706" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_9_5_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5818" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_9_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5819" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_9_6_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5820" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_9_6_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5821" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_9_6_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5644" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp174"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5645" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp175"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5677" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_123"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U5707" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_9_6_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5822" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_9_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5823" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_9_7_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5824" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_9_7_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5825" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_9_7_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5646" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp176"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5647" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp177"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5678" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_124"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U5708" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_9_7_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5826" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_9_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5827" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_9_8_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5828" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_9_8_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5829" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_9_8_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5648" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp178"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5649" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp179"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U5679" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_125"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_576_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U5709" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_9_8_3"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>task5_intra</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>3.280</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>167</Best-caseLatency>
                    <Average-caseLatency>167</Average-caseLatency>
                    <Worst-caseLatency>167</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.759 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.759 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.759 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>167</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>549</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>6</UTIL_DSP>
                    <FF>68862</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>52059</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>3</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="i_fu_2467_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="i_8_fu_2473_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="i_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="i_7_fu_2479_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="i_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="i_6_fu_2485_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="i_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="i_5_fu_2491_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="i_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="i_4_fu_2497_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="i_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="i_3_fu_2503_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="i_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="i_2_fu_2509_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="i_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="i_1_fu_2515_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="i_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9ns_11ns_19_1_1_U6095" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="mul42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln587_fu_2809_p2" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln587"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9ns_11ns_19_1_1_U6096" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="mul37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln587_1_fu_2830_p2" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln587_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9ns_11ns_19_1_1_U6097" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="mul32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln587_2_fu_2851_p2" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln587_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9ns_11ns_19_1_1_U6098" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln587_3_fu_2872_p2" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln587_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9ns_11ns_19_1_1_U6099" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="mul22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln587_4_fu_2893_p2" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln587_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9ns_11ns_19_1_1_U6100" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln587_5_fu_2914_p2" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln587_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9ns_11ns_19_1_1_U6101" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="mul12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln587_6_fu_2935_p2" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln587_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9ns_11ns_19_1_1_U6102" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="mul7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln587_7_fu_2956_p2" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln587_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9ns_11ns_19_1_1_U6103" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="mul3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln587_8_fu_2977_p2" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:587" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln587_8"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>compute_FT2_level1_Block_entry48_proc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>2.135</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:442</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>8</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>33</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln442_fu_12_p2" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:442" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln442"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>write_G_FT2_4_Pipeline_VITIS_LOOP_1129_1_VITIS_LOOP_1130_2</Name>
            <Loops>
                <VITIS_LOOP_1129_1_VITIS_LOOP_1130_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>2.549</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>47</Best-caseLatency>
                    <Average-caseLatency>47</Average-caseLatency>
                    <Worst-caseLatency>47</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.214 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.214 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.214 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>47</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_1129_1_VITIS_LOOP_1130_2>
                        <Name>VITIS_LOOP_1129_1_VITIS_LOOP_1130_2</Name>
                        <Slack>3.32</Slack>
                        <TripCount>45</TripCount>
                        <Latency>45</Latency>
                        <AbsoluteTimeLatency>0.205 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_1129_1_VITIS_LOOP_1130_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:1130~/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:442</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_1129_1_VITIS_LOOP_1130_2>
                            <Name>VITIS_LOOP_1129_1_VITIS_LOOP_1130_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:1129~/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:442</SourceLocation>
                        </VITIS_LOOP_1129_1_VITIS_LOOP_1130_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>81</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>721</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1129_1_VITIS_LOOP_1130_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1129_1_fu_825_p2" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:1129" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1129_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1129_1_VITIS_LOOP_1130_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1129_fu_837_p2" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:1129" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1129"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1129_1_VITIS_LOOP_1130_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1130_fu_1457_p2" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:1130" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1130"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>write_G_FT2_4</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>2.568</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1</Best-caseLatency>
                    <Average-caseLatency>25</Average-caseLatency>
                    <Worst-caseLatency>48</Worst-caseLatency>
                    <Best-caseRealTimeLatency>4.545 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.114 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.218 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1 ~ 48</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:1126~/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:442</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>2966</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1567</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>compute_FT2_level1</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>3.280</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>167</Best-caseLatency>
                    <Average-caseLatency>167</Average-caseLatency>
                    <Worst-caseLatency>231</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.759 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.759 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.050 us</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>
                        <range>
                            <min>168</min>
                            <max>231</max>
                        </range>
                    </DataflowPipelineThroughput>
                    <PipelineInitiationInterval>168 ~ 231</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:439</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>549</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>6</UTIL_DSP>
                    <FF>73089</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>59663</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>4</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j0_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:439" STORAGESIZE="5 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="j0_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="G_1_0_0_val1_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:439" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="G_1_0_0_val1_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="G_1_0_1_val2_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:439" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="G_1_0_1_val2_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="G_1_0_2_val3_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:439" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="G_1_0_2_val3_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="G_1_0_3_val4_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:439" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="G_1_0_3_val4_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="G_1_0_4_val5_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:439" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="G_1_0_4_val5_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="G_1_0_5_val6_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:439" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="G_1_0_5_val6_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="G_1_0_6_val7_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:439" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="G_1_0_6_val7_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="G_1_0_7_val8_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:439" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="G_1_0_7_val8_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="G_1_0_8_val9_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:439" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="G_1_0_8_val9_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="G_1_0_9_val10_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:439" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="G_1_0_9_val10_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="G_1_1_0_val11_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:439" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="G_1_1_0_val11_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="G_1_1_1_val12_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:439" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="G_1_1_1_val12_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="G_1_1_2_val13_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:439" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="G_1_1_2_val13_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="G_1_1_3_val14_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:439" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="G_1_1_3_val14_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="G_1_1_4_val15_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:439" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="G_1_1_4_val15_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="G_1_1_5_val16_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:439" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="G_1_1_5_val16_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="G_1_1_6_val17_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:439" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="G_1_1_6_val17_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="G_1_1_7_val18_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:439" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="G_1_1_7_val18_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="G_1_1_8_val19_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:439" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="G_1_1_8_val19_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="G_1_1_9_val20_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:439" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="G_1_1_9_val20_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="G_1_2_0_val21_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:439" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="G_1_2_0_val21_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="G_1_2_1_val22_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:439" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="G_1_2_1_val22_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="G_1_2_2_val23_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:439" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="G_1_2_2_val23_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="G_1_2_3_val24_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:439" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="G_1_2_3_val24_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="G_1_2_4_val25_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:439" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="G_1_2_4_val25_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="G_1_2_5_val26_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:439" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="G_1_2_5_val26_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="G_1_2_6_val27_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:439" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="G_1_2_6_val27_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="G_1_2_7_val28_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:439" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="G_1_2_7_val28_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="G_1_2_8_val29_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:439" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="G_1_2_8_val29_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="G_1_2_9_val30_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:439" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="G_1_2_9_val30_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="G_1_3_0_val31_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:439" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="G_1_3_0_val31_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="G_1_3_1_val32_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:439" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="G_1_3_1_val32_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="G_1_3_2_val33_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:439" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="G_1_3_2_val33_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="G_1_3_3_val34_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:439" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="G_1_3_3_val34_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="G_1_3_4_val35_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:439" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="G_1_3_4_val35_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="G_1_3_5_val36_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:439" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="G_1_3_5_val36_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="G_1_3_6_val37_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:439" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="G_1_3_6_val37_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="G_1_3_7_val38_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:439" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="G_1_3_7_val38_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="G_1_3_8_val39_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:439" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="G_1_3_8_val39_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="G_1_3_9_val40_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:439" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="G_1_3_9_val40_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="G_1_4_0_val41_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:439" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="G_1_4_0_val41_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="G_1_4_1_val42_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:439" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="G_1_4_1_val42_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="G_1_4_2_val43_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:439" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="G_1_4_2_val43_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="G_1_4_3_val44_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:439" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="G_1_4_3_val44_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="G_1_4_4_val45_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:439" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="G_1_4_4_val45_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="G_1_4_5_val46_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:439" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="G_1_4_5_val46_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="G_1_4_6_val47_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:439" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="G_1_4_6_val47_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="G_1_4_7_val48_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:439" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="G_1_4_7_val48_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="G_1_4_8_val49_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:439" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="G_1_4_8_val49_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="G_1_4_9_val50_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:439" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="G_1_4_9_val50_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="G_1_5_0_val51_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:439" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="G_1_5_0_val51_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="G_1_5_1_val52_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:439" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="G_1_5_1_val52_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="G_1_5_2_val53_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:439" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="G_1_5_2_val53_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="G_1_5_3_val54_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:439" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="G_1_5_3_val54_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="G_1_5_4_val55_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:439" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="G_1_5_4_val55_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="G_1_5_5_val56_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:439" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="G_1_5_5_val56_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="G_1_5_6_val57_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:439" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="G_1_5_6_val57_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="G_1_5_7_val58_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:439" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="G_1_5_7_val58_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="G_1_5_8_val59_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:439" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="G_1_5_8_val59_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="G_1_5_9_val60_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:439" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="G_1_5_9_val60_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="G_1_6_0_val61_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:439" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="G_1_6_0_val61_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="G_1_6_1_val62_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:439" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="G_1_6_1_val62_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="G_1_6_2_val63_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:439" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="G_1_6_2_val63_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="G_1_6_3_val64_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:439" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="G_1_6_3_val64_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="G_1_6_4_val65_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:439" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="G_1_6_4_val65_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="G_1_6_5_val66_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:439" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="G_1_6_5_val66_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="G_1_6_6_val67_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:439" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="G_1_6_6_val67_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="G_1_6_7_val68_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:439" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="G_1_6_7_val68_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="G_1_6_8_val69_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:439" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="G_1_6_8_val69_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="G_1_6_9_val70_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:439" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="G_1_6_9_val70_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="G_1_7_0_val71_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:439" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="G_1_7_0_val71_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="G_1_7_1_val72_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:439" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="G_1_7_1_val72_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="G_1_7_2_val73_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:439" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="G_1_7_2_val73_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="G_1_7_3_val74_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:439" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="G_1_7_3_val74_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="G_1_7_4_val75_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:439" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="G_1_7_4_val75_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="G_1_7_5_val76_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:439" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="G_1_7_5_val76_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="G_1_7_6_val77_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:439" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="G_1_7_6_val77_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="G_1_7_7_val78_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:439" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="G_1_7_7_val78_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="G_1_7_8_val79_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:439" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="G_1_7_8_val79_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="G_1_7_9_val80_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:439" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="G_1_7_9_val80_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="G_1_8_0_val81_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:439" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="G_1_8_0_val81_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="G_1_8_1_val82_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:439" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="G_1_8_1_val82_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="G_1_8_2_val83_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:439" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="G_1_8_2_val83_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="G_1_8_3_val84_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:439" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="G_1_8_3_val84_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="G_1_8_4_val85_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:439" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="G_1_8_4_val85_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="G_1_8_5_val86_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:439" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="G_1_8_5_val86_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="G_1_8_6_val87_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:439" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="G_1_8_6_val87_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="G_1_8_7_val88_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:439" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="G_1_8_7_val88_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="G_1_8_8_val89_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:439" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="G_1_8_8_val89_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="G_1_8_9_val90_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:439" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="G_1_8_9_val90_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="i0_cast2_loc_channel_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:439" STORAGESIZE="6 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="i0_cast2_loc_channel"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="add_ln439_loc_channel_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:439" STORAGESIZE="6 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="add_ln439_loc_channel"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="add_ln442_loc_channel_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:439" STORAGESIZE="6 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="add_ln442_loc_channel"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>write_G_FT2</Name>
            <Loops>
                <VITIS_LOOP_1129_1_VITIS_LOOP_1130_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>2.549</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>47</Best-caseLatency>
                    <Average-caseLatency>47</Average-caseLatency>
                    <Worst-caseLatency>47</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.214 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.214 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.214 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>47</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_1129_1_VITIS_LOOP_1130_2>
                        <Name>VITIS_LOOP_1129_1_VITIS_LOOP_1130_2</Name>
                        <Slack>3.32</Slack>
                        <TripCount>45</TripCount>
                        <Latency>45</Latency>
                        <AbsoluteTimeLatency>0.205 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_1129_1_VITIS_LOOP_1130_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:1130</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_1129_1_VITIS_LOOP_1130_2>
                            <Name>VITIS_LOOP_1129_1_VITIS_LOOP_1130_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:1129</SourceLocation>
                        </VITIS_LOOP_1129_1_VITIS_LOOP_1130_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>81</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>721</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1129_1_VITIS_LOOP_1130_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1129_2_fu_825_p2" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:1129" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1129_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1129_1_VITIS_LOOP_1130_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1129_fu_837_p2" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:1129" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1129"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1129_1_VITIS_LOOP_1130_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1130_fu_1457_p2" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:1130" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1130"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>FT2_level1</Name>
            <Loops>
                <VITIS_LOOP_459_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>3.280</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3452</Best-caseLatency>
                    <Average-caseLatency>3561</Average-caseLatency>
                    <Worst-caseLatency>4950</Worst-caseLatency>
                    <Best-caseRealTimeLatency>15.689 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>16.185 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>22.498 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3452 ~ 4950</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_459_1>
                        <Name>VITIS_LOOP_459_1</Name>
                        <Slack>3.32</Slack>
                        <TripCount>20</TripCount>
                        <Latency>3401 ~ 4681</Latency>
                        <AbsoluteTimeLatency>15.458 us ~ 21.275 us</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>170</min>
                                <max>234</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>170 ~ 234</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_compute_FT2_level1_fu_1076</Instance>
                        </InstanceList>
                    </VITIS_LOOP_459_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:459</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_459_1>
                            <Name>VITIS_LOOP_459_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:459</SourceLocation>
                        </VITIS_LOOP_459_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>549</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>6</UTIL_DSP>
                    <FF>85010</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>3</UTIL_FF>
                    <LUT>71318</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>5</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_459_1" OPTYPE="add" PRAGMA="" RTLNAME="i0_2_fu_2662_p2" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:459" STORAGESUBTYPE="" URAM="0" VARIABLE="i0_2"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>FT2_level0</Name>
            <Loops>
                <VITIS_LOOP_419_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>3.280</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>72537</Best-caseLatency>
                    <Average-caseLatency>75302</Average-caseLatency>
                    <Worst-caseLatency>104947</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.330 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.342 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.477 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>72537 ~ 104947</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_419_1>
                        <Name>VITIS_LOOP_419_1</Name>
                        <Slack>3.32</Slack>
                        <TripCount>21</TripCount>
                        <Latency>72534 ~ 103992</Latency>
                        <AbsoluteTimeLatency>0.330 ms ~ 0.473 ms</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>3454</min>
                                <max>4952</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>3454 ~ 4952</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_FT2_level1_fu_738</Instance>
                        </InstanceList>
                    </VITIS_LOOP_419_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:419</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_419_1>
                            <Name>VITIS_LOOP_419_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:419</SourceLocation>
                        </VITIS_LOOP_419_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>144</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>3</UTIL_BRAM>
                    <DSP>549</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>6</UTIL_DSP>
                    <FF>87641</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>3</UTIL_FF>
                    <LUT>80510</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>6</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="F_0_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:401" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="F_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="F_0_1_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:401" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="F_0_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="F_0_2_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:401" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="F_0_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="F_0_3_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:401" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="F_0_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="F_0_4_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:401" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="F_0_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="F_0_5_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:401" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="F_0_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="F_0_6_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:401" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="F_0_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="F_0_7_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:401" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="F_0_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="F_0_8_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:401" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="F_0_8"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="F_0_9_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:401" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="F_0_9"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="F_0_10_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:401" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="F_0_10"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="F_0_11_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:401" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="F_0_11"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="F_0_12_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:401" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="F_0_12"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="F_0_13_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:401" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="F_0_13"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="F_0_14_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:401" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="F_0_14"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="F_0_15_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:401" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="F_0_15"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="F_0_16_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:401" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="F_0_16"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="F_0_17_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:401" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="F_0_17"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="F_0_18_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:401" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="F_0_18"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="F_0_19_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:401" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="F_0_19"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="F_0_20_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:401" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="F_0_20"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="F_0_21_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:401" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="F_0_21"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="F_0_22_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:401" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="F_0_22"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="F_0_23_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:401" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="F_0_23"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="F_0_24_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:401" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="F_0_24"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="F_0_25_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:401" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="F_0_25"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="F_0_26_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:401" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="F_0_26"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="F_0_27_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:401" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="F_0_27"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="F_0_28_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:401" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="F_0_28"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="F_0_29_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:401" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="F_0_29"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="F_0_30_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:401" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="F_0_30"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="F_0_31_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:401" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="F_0_31"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="F_0_32_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:401" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="F_0_32"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="F_0_33_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:401" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="F_0_33"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="F_0_34_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:401" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="F_0_34"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="F_0_35_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:401" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="F_0_35"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="F_0_36_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:401" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="F_0_36"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="F_0_37_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:401" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="F_0_37"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="F_0_38_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:401" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="F_0_38"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="F_0_39_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:401" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="F_0_39"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="F_1_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:405" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="F_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="F_1_1_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:405" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="F_1_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="F_1_2_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:405" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="F_1_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="F_1_3_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:405" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="F_1_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="F_1_4_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:405" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="F_1_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="F_1_5_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:405" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="F_1_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="F_1_6_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:405" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="F_1_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="F_1_7_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:405" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="F_1_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="F_1_8_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:405" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="F_1_8"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="F_1_9_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:405" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="F_1_9"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="F_1_10_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:405" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="F_1_10"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="F_1_11_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:405" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="F_1_11"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="F_1_12_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:405" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="F_1_12"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="F_1_13_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:405" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="F_1_13"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="F_1_14_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:405" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="F_1_14"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="F_1_15_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:405" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="F_1_15"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="F_1_16_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:405" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="F_1_16"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="F_1_17_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:405" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="F_1_17"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="F_1_18_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:405" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="F_1_18"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="F_1_19_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:405" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="F_1_19"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="F_1_20_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:405" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="F_1_20"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="F_1_21_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:405" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="F_1_21"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="F_1_22_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:405" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="F_1_22"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="F_1_23_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:405" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="F_1_23"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="F_1_24_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:405" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="F_1_24"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="F_1_25_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:405" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="F_1_25"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="F_1_26_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:405" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="F_1_26"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="F_1_27_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:405" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="F_1_27"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="F_1_28_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:405" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="F_1_28"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="F_1_29_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:405" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="F_1_29"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="F_1_30_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:405" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="F_1_30"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="F_1_31_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:405" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="F_1_31"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="F_1_32_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:405" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="F_1_32"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="F_1_33_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:405" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="F_1_33"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="F_1_34_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:405" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="F_1_34"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="F_1_35_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:405" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="F_1_35"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="F_1_36_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:405" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="F_1_36"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="F_1_37_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:405" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="F_1_37"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="F_1_38_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:405" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="F_1_38"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="F_1_39_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:405" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="F_1_39"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="E_0_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:409" STORAGESIZE="32 960 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="E_0"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="E_0_1_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:409" STORAGESIZE="32 960 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="E_0_1"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="E_0_2_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:409" STORAGESIZE="32 960 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="E_0_2"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="E_0_3_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:409" STORAGESIZE="32 960 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="E_0_3"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="E_0_4_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:409" STORAGESIZE="32 960 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="E_0_4"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="E_0_5_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:409" STORAGESIZE="32 960 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="E_0_5"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="E_0_6_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:409" STORAGESIZE="32 960 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="E_0_6"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="E_0_7_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:409" STORAGESIZE="32 960 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="E_0_7"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="E_0_8_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:409" STORAGESIZE="32 960 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="E_0_8"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="E_0_9_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:409" STORAGESIZE="32 960 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="E_0_9"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="E_0_10_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:409" STORAGESIZE="32 960 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="E_0_10"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="E_0_11_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:409" STORAGESIZE="32 960 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="E_0_11"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="E_0_12_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:409" STORAGESIZE="32 960 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="E_0_12"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="E_0_13_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:409" STORAGESIZE="32 960 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="E_0_13"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="E_0_14_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:409" STORAGESIZE="32 960 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="E_0_14"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="E_0_15_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:409" STORAGESIZE="32 960 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="E_0_15"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="E_0_16_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:409" STORAGESIZE="32 960 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="E_0_16"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="E_0_17_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:409" STORAGESIZE="32 960 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="E_0_17"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="E_0_18_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:409" STORAGESIZE="32 960 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="E_0_18"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="E_0_19_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:409" STORAGESIZE="32 960 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="E_0_19"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="E_0_20_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:409" STORAGESIZE="32 960 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="E_0_20"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="E_0_21_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:409" STORAGESIZE="32 960 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="E_0_21"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="E_0_22_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:409" STORAGESIZE="32 960 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="E_0_22"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="E_0_23_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:409" STORAGESIZE="32 960 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="E_0_23"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="E_0_24_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:409" STORAGESIZE="32 960 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="E_0_24"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="E_0_25_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:409" STORAGESIZE="32 960 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="E_0_25"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="E_0_26_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:409" STORAGESIZE="32 960 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="E_0_26"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="E_0_27_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:409" STORAGESIZE="32 960 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="E_0_27"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="E_0_28_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:409" STORAGESIZE="32 960 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="E_0_28"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="E_0_29_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:409" STORAGESIZE="32 960 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="E_0_29"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="E_0_30_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:409" STORAGESIZE="32 960 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="E_0_30"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="E_0_31_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:409" STORAGESIZE="32 960 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="E_0_31"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="E_0_32_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:409" STORAGESIZE="32 960 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="E_0_32"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="E_0_33_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:409" STORAGESIZE="32 960 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="E_0_33"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="E_0_34_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:409" STORAGESIZE="32 960 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="E_0_34"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="E_0_35_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:409" STORAGESIZE="32 960 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="E_0_35"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="E_1_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:412" STORAGESIZE="32 960 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="E_1"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="E_1_1_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:412" STORAGESIZE="32 960 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="E_1_1"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="E_1_2_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:412" STORAGESIZE="32 960 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="E_1_2"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="E_1_3_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:412" STORAGESIZE="32 960 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="E_1_3"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="E_1_4_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:412" STORAGESIZE="32 960 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="E_1_4"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="E_1_5_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:412" STORAGESIZE="32 960 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="E_1_5"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="E_1_6_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:412" STORAGESIZE="32 960 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="E_1_6"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="E_1_7_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:412" STORAGESIZE="32 960 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="E_1_7"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="E_1_8_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:412" STORAGESIZE="32 960 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="E_1_8"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="E_1_9_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:412" STORAGESIZE="32 960 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="E_1_9"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="E_1_10_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:412" STORAGESIZE="32 960 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="E_1_10"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="E_1_11_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:412" STORAGESIZE="32 960 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="E_1_11"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="E_1_12_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:412" STORAGESIZE="32 960 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="E_1_12"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="E_1_13_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:412" STORAGESIZE="32 960 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="E_1_13"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="E_1_14_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:412" STORAGESIZE="32 960 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="E_1_14"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="E_1_15_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:412" STORAGESIZE="32 960 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="E_1_15"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="E_1_16_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:412" STORAGESIZE="32 960 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="E_1_16"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="E_1_17_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:412" STORAGESIZE="32 960 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="E_1_17"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="E_1_18_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:412" STORAGESIZE="32 960 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="E_1_18"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="E_1_19_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:412" STORAGESIZE="32 960 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="E_1_19"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="E_1_20_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:412" STORAGESIZE="32 960 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="E_1_20"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="E_1_21_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:412" STORAGESIZE="32 960 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="E_1_21"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="E_1_22_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:412" STORAGESIZE="32 960 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="E_1_22"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="E_1_23_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:412" STORAGESIZE="32 960 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="E_1_23"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="E_1_24_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:412" STORAGESIZE="32 960 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="E_1_24"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="E_1_25_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:412" STORAGESIZE="32 960 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="E_1_25"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="E_1_26_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:412" STORAGESIZE="32 960 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="E_1_26"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="E_1_27_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:412" STORAGESIZE="32 960 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="E_1_27"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="E_1_28_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:412" STORAGESIZE="32 960 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="E_1_28"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="E_1_29_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:412" STORAGESIZE="32 960 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="E_1_29"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="E_1_30_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:412" STORAGESIZE="32 960 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="E_1_30"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="E_1_31_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:412" STORAGESIZE="32 960 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="E_1_31"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="E_1_32_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:412" STORAGESIZE="32 960 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="E_1_32"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="E_1_33_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:412" STORAGESIZE="32 960 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="E_1_33"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="E_1_34_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:412" STORAGESIZE="32 960 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="E_1_34"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="E_1_35_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:412" STORAGESIZE="32 960 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="E_1_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_419_1" OPTYPE="add" PRAGMA="" RTLNAME="j0_2_fu_874_p2" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:425" STORAGESUBTYPE="" URAM="0" VARIABLE="j0_2"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>store_vF_for_task3</Name>
            <Loops>
                <VITIS_LOOP_130_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>3.318</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>20022</Best-caseLatency>
                    <Average-caseLatency>20022</Average-caseLatency>
                    <Worst-caseLatency>20022</Worst-caseLatency>
                    <Best-caseRealTimeLatency>91.000 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>91.000 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>91.000 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>20022</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_130_1>
                        <Name>VITIS_LOOP_130_1</Name>
                        <Slack>3.32</Slack>
                        <TripCount>19950</TripCount>
                        <Latency>20020</Latency>
                        <AbsoluteTimeLatency>90.991 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>72</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_130_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:130</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_130_1>
                            <Name>VITIS_LOOP_130_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:130</SourceLocation>
                        </VITIS_LOOP_130_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>351</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>195</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_130_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln130_fu_142_p2" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:130" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln130"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>store_vE_for_task1</Name>
            <Loops>
                <VITIS_LOOP_153_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>3.318</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2232</Best-caseLatency>
                    <Average-caseLatency>2232</Average-caseLatency>
                    <Worst-caseLatency>2232</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.144 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.144 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.144 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2232</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_153_1>
                        <Name>VITIS_LOOP_153_1</Name>
                        <Slack>3.32</Slack>
                        <TripCount>2160</TripCount>
                        <Latency>2230</Latency>
                        <AbsoluteTimeLatency>10.135 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>72</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_153_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:153</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_153_1>
                            <Name>VITIS_LOOP_153_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:153</SourceLocation>
                        </VITIS_LOOP_153_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>793</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>186</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_153_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln153_fu_142_p2" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:153" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln153"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>store_vG_for_task5</Name>
            <Loops>
                <VITIS_LOOP_204_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>3.318</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18972</Best-caseLatency>
                    <Average-caseLatency>18972</Average-caseLatency>
                    <Worst-caseLatency>18972</Worst-caseLatency>
                    <Best-caseRealTimeLatency>86.228 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>86.228 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>86.228 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18972</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_204_1>
                        <Name>VITIS_LOOP_204_1</Name>
                        <Slack>3.32</Slack>
                        <TripCount>18900</TripCount>
                        <Latency>18970</Latency>
                        <AbsoluteTimeLatency>86.219 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>72</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_204_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:204</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_204_1>
                            <Name>VITIS_LOOP_204_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:204</SourceLocation>
                        </VITIS_LOOP_204_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>351</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>195</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_204_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln204_fu_142_p2" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln204"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_nlp_slr0</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>3.318</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>120217</Best-caseLatency>
                    <Average-caseLatency>120217</Average-caseLatency>
                    <Worst-caseLatency>127261</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.546 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.546 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.578 ms</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>
                        <range>
                            <min>79048</min>
                            <max>127189</max>
                        </range>
                    </DataflowPipelineThroughput>
                    <PipelineInitiationInterval>79048 ~ 127189</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:1192</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>786</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>19</UTIL_BRAM>
                    <DSP>1545</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>17</UTIL_DSP>
                    <FF>316290</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>12</UTIL_FF>
                    <LUT>269627</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>20</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="vE_for_task1_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:1192" STORAGESIZE="64 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="vE_for_task1_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="vF_for_task3_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:1192" STORAGESIZE="64 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="vF_for_task3_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="vG_for_task5_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:1192" STORAGESIZE="64 5 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="vG_for_task5_c"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_D_from_off_chip_to_S3_U" SOURCE=":0" STORAGESIZE="64 1024 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="fifo_D_from_off_chip_to_S3"/>
                <BindNode BINDTYPE="storage" BRAM="15" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_from_off_chip_to_S3_U" SOURCE=":0" STORAGESIZE="512 1024 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="fifo_C_from_off_chip_to_S3"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_A_from_off_chip_to_S1_U" SOURCE=":0" STORAGESIZE="256 1024 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="fifo_A_from_off_chip_to_S1"/>
                <BindNode BINDTYPE="storage" BRAM="15" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_B_from_off_chip_to_S1_U" SOURCE=":0" STORAGESIZE="512 1024 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="fifo_B_from_off_chip_to_S1"/>
                <BindNode BINDTYPE="storage" BRAM="15" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_E_from_task1_to_task5_U" SOURCE=":0" STORAGESIZE="512 1024 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="fifo_E_from_task1_to_task5"/>
                <BindNode BINDTYPE="storage" BRAM="15" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_E_to_off_chip_U" SOURCE=":0" STORAGESIZE="512 1024 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="fifo_E_to_off_chip"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_F_from_task3_to_task5_U" SOURCE=":0" STORAGESIZE="64 1024 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="fifo_F_from_task3_to_task5"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_F_to_off_chip_U" SOURCE=":0" STORAGESIZE="64 1024 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="fifo_F_to_off_chip"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_G_to_off_chip_U" SOURCE=":0" STORAGESIZE="64 1024 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="fifo_G_to_off_chip"/>
                <BindNode BINDTYPE="adapter" BRAM="0" BUNDLEDNAME="control" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="control_s_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="s_axilite" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="16" BUNDLEDNAME="kernel_vA_for_task1" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="kernel_vA_for_task1_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="30" BUNDLEDNAME="kernel_vB_for_task1" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="kernel_vB_for_task1_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="30" BUNDLEDNAME="kernel_vC_for_task3" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="kernel_vC_for_task3_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="4" BUNDLEDNAME="kernel_vD_for_task3" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="kernel_vD_for_task3_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="30" BUNDLEDNAME="kernel_vE_for_task1" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="kernel_vE_for_task1_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="4" BUNDLEDNAME="kernel_vF_for_task3" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="kernel_vF_for_task3_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="4" BUNDLEDNAME="kernel_vG_for_task5" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="kernel_vG_for_task5_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation>
        <FIFOInst>
            <Name>fifo_D_from_off_chip_to_S3_U</Name>
            <ParentInst/>
            <StaticDepth>1024</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_from_off_chip_to_S3_U</Name>
            <ParentInst/>
            <StaticDepth>1024</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_from_off_chip_to_S1_U</Name>
            <ParentInst/>
            <StaticDepth>1024</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_from_off_chip_to_S1_U</Name>
            <ParentInst/>
            <StaticDepth>1024</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_E_from_task1_to_task5_U</Name>
            <ParentInst/>
            <StaticDepth>1024</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_E_to_off_chip_U</Name>
            <ParentInst/>
            <StaticDepth>1024</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_F_from_task3_to_task5_U</Name>
            <ParentInst/>
            <StaticDepth>1024</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_F_to_off_chip_U</Name>
            <ParentInst/>
            <StaticDepth>1024</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_G_to_off_chip_U</Name>
            <ParentInst/>
            <StaticDepth>1024</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
    </FIFOInformation>
    <UserConfigCommands>
        <config_compile unsafe_math_optimizations="1"/>
        <config_export format="xo" ipname="kernel_nlp_slr0"/>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="vE_for_task1" index="0" direction="out" srcType="vector&lt;float, 16&gt;*" srcSize="512">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_kernel_vE_for_task1" name="" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_control" name="vE_for_task1_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="vE_for_task1_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="vA_for_task1" index="1" direction="in" srcType="vector&lt;float, 8&gt;*" srcSize="256">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_kernel_vA_for_task1" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="vA_for_task1_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="vA_for_task1_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="vB_for_task1" index="2" direction="in" srcType="vector&lt;float, 16&gt;*" srcSize="512">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_kernel_vB_for_task1" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="vB_for_task1_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="vB_for_task1_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="vF_for_task3" index="3" direction="out" srcType="vector&lt;float, 2&gt;*" srcSize="64">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_kernel_vF_for_task3" name="" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_control" name="vF_for_task3_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="vF_for_task3_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="vC_for_task3" index="4" direction="in" srcType="vector&lt;float, 16&gt;*" srcSize="512">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_kernel_vC_for_task3" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="vC_for_task3_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="vC_for_task3_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="vD_for_task3" index="5" direction="in" srcType="vector&lt;float, 2&gt;*" srcSize="64">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_kernel_vD_for_task3" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="vD_for_task3_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="vD_for_task3_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="vG_for_task5" index="6" direction="out" srcType="vector&lt;float, 2&gt;*" srcSize="64">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_kernel_vG_for_task5" name="" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_control" name="vG_for_task5_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="vG_for_task5_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="7" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="1" name="AP_CONTINUE" access="R" description="Control signal Register for 'ap_continue'."/>
                        <field offset="5" width="2" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="INTERRUPT" access="R" description="Control signal Register for 'interrupt'."/>
                        <field offset="10" width="22" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="RTOW" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="RTOW" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x10" name="vE_for_task1_1" access="W" description="Data signal of vE_for_task1" range="32">
                    <fields>
                        <field offset="0" width="32" name="vE_for_task1" access="W" description="Bit 31 to 0 of vE_for_task1"/>
                    </fields>
                </register>
                <register offset="0x14" name="vE_for_task1_2" access="W" description="Data signal of vE_for_task1" range="32">
                    <fields>
                        <field offset="0" width="32" name="vE_for_task1" access="W" description="Bit 63 to 32 of vE_for_task1"/>
                    </fields>
                </register>
                <register offset="0x1c" name="vA_for_task1_1" access="W" description="Data signal of vA_for_task1" range="32">
                    <fields>
                        <field offset="0" width="32" name="vA_for_task1" access="W" description="Bit 31 to 0 of vA_for_task1"/>
                    </fields>
                </register>
                <register offset="0x20" name="vA_for_task1_2" access="W" description="Data signal of vA_for_task1" range="32">
                    <fields>
                        <field offset="0" width="32" name="vA_for_task1" access="W" description="Bit 63 to 32 of vA_for_task1"/>
                    </fields>
                </register>
                <register offset="0x28" name="vB_for_task1_1" access="W" description="Data signal of vB_for_task1" range="32">
                    <fields>
                        <field offset="0" width="32" name="vB_for_task1" access="W" description="Bit 31 to 0 of vB_for_task1"/>
                    </fields>
                </register>
                <register offset="0x2c" name="vB_for_task1_2" access="W" description="Data signal of vB_for_task1" range="32">
                    <fields>
                        <field offset="0" width="32" name="vB_for_task1" access="W" description="Bit 63 to 32 of vB_for_task1"/>
                    </fields>
                </register>
                <register offset="0x34" name="vF_for_task3_1" access="W" description="Data signal of vF_for_task3" range="32">
                    <fields>
                        <field offset="0" width="32" name="vF_for_task3" access="W" description="Bit 31 to 0 of vF_for_task3"/>
                    </fields>
                </register>
                <register offset="0x38" name="vF_for_task3_2" access="W" description="Data signal of vF_for_task3" range="32">
                    <fields>
                        <field offset="0" width="32" name="vF_for_task3" access="W" description="Bit 63 to 32 of vF_for_task3"/>
                    </fields>
                </register>
                <register offset="0x40" name="vC_for_task3_1" access="W" description="Data signal of vC_for_task3" range="32">
                    <fields>
                        <field offset="0" width="32" name="vC_for_task3" access="W" description="Bit 31 to 0 of vC_for_task3"/>
                    </fields>
                </register>
                <register offset="0x44" name="vC_for_task3_2" access="W" description="Data signal of vC_for_task3" range="32">
                    <fields>
                        <field offset="0" width="32" name="vC_for_task3" access="W" description="Bit 63 to 32 of vC_for_task3"/>
                    </fields>
                </register>
                <register offset="0x4c" name="vD_for_task3_1" access="W" description="Data signal of vD_for_task3" range="32">
                    <fields>
                        <field offset="0" width="32" name="vD_for_task3" access="W" description="Bit 31 to 0 of vD_for_task3"/>
                    </fields>
                </register>
                <register offset="0x50" name="vD_for_task3_2" access="W" description="Data signal of vD_for_task3" range="32">
                    <fields>
                        <field offset="0" width="32" name="vD_for_task3" access="W" description="Bit 63 to 32 of vD_for_task3"/>
                    </fields>
                </register>
                <register offset="0x58" name="vG_for_task5_1" access="W" description="Data signal of vG_for_task5" range="32">
                    <fields>
                        <field offset="0" width="32" name="vG_for_task5" access="W" description="Bit 31 to 0 of vG_for_task5"/>
                    </fields>
                </register>
                <register offset="0x5c" name="vG_for_task5_2" access="W" description="Data signal of vG_for_task5" range="32">
                    <fields>
                        <field offset="0" width="32" name="vG_for_task5" access="W" description="Bit 63 to 32 of vG_for_task5"/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="vE_for_task1"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="28" argName="vA_for_task1"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="40" argName="vB_for_task1"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="52" argName="vF_for_task3"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="64" argName="vC_for_task3"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="76" argName="vD_for_task3"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="88" argName="vG_for_task5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_control:m_axi_kernel_vA_for_task1:m_axi_kernel_vB_for_task1:m_axi_kernel_vC_for_task3:m_axi_kernel_vD_for_task3:m_axi_kernel_vE_for_task1:m_axi_kernel_vF_for_task3:m_axi_kernel_vG_for_task5</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="m_axi_kernel_vA_for_task1" type="axi4full" busTypeName="aximm" mode="master" dataWidth="256" addrWidth="64" portPrefix="m_axi_kernel_vA_for_task1_" paramPrefix="C_M_AXI_KERNEL_VA_FOR_TASK1_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_kernel_vA_for_task1_ARADDR</port>
                <port>m_axi_kernel_vA_for_task1_ARBURST</port>
                <port>m_axi_kernel_vA_for_task1_ARCACHE</port>
                <port>m_axi_kernel_vA_for_task1_ARID</port>
                <port>m_axi_kernel_vA_for_task1_ARLEN</port>
                <port>m_axi_kernel_vA_for_task1_ARLOCK</port>
                <port>m_axi_kernel_vA_for_task1_ARPROT</port>
                <port>m_axi_kernel_vA_for_task1_ARQOS</port>
                <port>m_axi_kernel_vA_for_task1_ARREADY</port>
                <port>m_axi_kernel_vA_for_task1_ARREGION</port>
                <port>m_axi_kernel_vA_for_task1_ARSIZE</port>
                <port>m_axi_kernel_vA_for_task1_ARUSER</port>
                <port>m_axi_kernel_vA_for_task1_ARVALID</port>
                <port>m_axi_kernel_vA_for_task1_AWADDR</port>
                <port>m_axi_kernel_vA_for_task1_AWBURST</port>
                <port>m_axi_kernel_vA_for_task1_AWCACHE</port>
                <port>m_axi_kernel_vA_for_task1_AWID</port>
                <port>m_axi_kernel_vA_for_task1_AWLEN</port>
                <port>m_axi_kernel_vA_for_task1_AWLOCK</port>
                <port>m_axi_kernel_vA_for_task1_AWPROT</port>
                <port>m_axi_kernel_vA_for_task1_AWQOS</port>
                <port>m_axi_kernel_vA_for_task1_AWREADY</port>
                <port>m_axi_kernel_vA_for_task1_AWREGION</port>
                <port>m_axi_kernel_vA_for_task1_AWSIZE</port>
                <port>m_axi_kernel_vA_for_task1_AWUSER</port>
                <port>m_axi_kernel_vA_for_task1_AWVALID</port>
                <port>m_axi_kernel_vA_for_task1_BID</port>
                <port>m_axi_kernel_vA_for_task1_BREADY</port>
                <port>m_axi_kernel_vA_for_task1_BRESP</port>
                <port>m_axi_kernel_vA_for_task1_BUSER</port>
                <port>m_axi_kernel_vA_for_task1_BVALID</port>
                <port>m_axi_kernel_vA_for_task1_RDATA</port>
                <port>m_axi_kernel_vA_for_task1_RID</port>
                <port>m_axi_kernel_vA_for_task1_RLAST</port>
                <port>m_axi_kernel_vA_for_task1_RREADY</port>
                <port>m_axi_kernel_vA_for_task1_RRESP</port>
                <port>m_axi_kernel_vA_for_task1_RUSER</port>
                <port>m_axi_kernel_vA_for_task1_RVALID</port>
                <port>m_axi_kernel_vA_for_task1_WDATA</port>
                <port>m_axi_kernel_vA_for_task1_WID</port>
                <port>m_axi_kernel_vA_for_task1_WLAST</port>
                <port>m_axi_kernel_vA_for_task1_WREADY</port>
                <port>m_axi_kernel_vA_for_task1_WSTRB</port>
                <port>m_axi_kernel_vA_for_task1_WUSER</port>
                <port>m_axi_kernel_vA_for_task1_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" argName="vA_for_task1"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="256" final_bitwidth="256" argName="vA_for_task1"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_kernel_vB_for_task1" type="axi4full" busTypeName="aximm" mode="master" dataWidth="512" addrWidth="64" portPrefix="m_axi_kernel_vB_for_task1_" paramPrefix="C_M_AXI_KERNEL_VB_FOR_TASK1_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_kernel_vB_for_task1_ARADDR</port>
                <port>m_axi_kernel_vB_for_task1_ARBURST</port>
                <port>m_axi_kernel_vB_for_task1_ARCACHE</port>
                <port>m_axi_kernel_vB_for_task1_ARID</port>
                <port>m_axi_kernel_vB_for_task1_ARLEN</port>
                <port>m_axi_kernel_vB_for_task1_ARLOCK</port>
                <port>m_axi_kernel_vB_for_task1_ARPROT</port>
                <port>m_axi_kernel_vB_for_task1_ARQOS</port>
                <port>m_axi_kernel_vB_for_task1_ARREADY</port>
                <port>m_axi_kernel_vB_for_task1_ARREGION</port>
                <port>m_axi_kernel_vB_for_task1_ARSIZE</port>
                <port>m_axi_kernel_vB_for_task1_ARUSER</port>
                <port>m_axi_kernel_vB_for_task1_ARVALID</port>
                <port>m_axi_kernel_vB_for_task1_AWADDR</port>
                <port>m_axi_kernel_vB_for_task1_AWBURST</port>
                <port>m_axi_kernel_vB_for_task1_AWCACHE</port>
                <port>m_axi_kernel_vB_for_task1_AWID</port>
                <port>m_axi_kernel_vB_for_task1_AWLEN</port>
                <port>m_axi_kernel_vB_for_task1_AWLOCK</port>
                <port>m_axi_kernel_vB_for_task1_AWPROT</port>
                <port>m_axi_kernel_vB_for_task1_AWQOS</port>
                <port>m_axi_kernel_vB_for_task1_AWREADY</port>
                <port>m_axi_kernel_vB_for_task1_AWREGION</port>
                <port>m_axi_kernel_vB_for_task1_AWSIZE</port>
                <port>m_axi_kernel_vB_for_task1_AWUSER</port>
                <port>m_axi_kernel_vB_for_task1_AWVALID</port>
                <port>m_axi_kernel_vB_for_task1_BID</port>
                <port>m_axi_kernel_vB_for_task1_BREADY</port>
                <port>m_axi_kernel_vB_for_task1_BRESP</port>
                <port>m_axi_kernel_vB_for_task1_BUSER</port>
                <port>m_axi_kernel_vB_for_task1_BVALID</port>
                <port>m_axi_kernel_vB_for_task1_RDATA</port>
                <port>m_axi_kernel_vB_for_task1_RID</port>
                <port>m_axi_kernel_vB_for_task1_RLAST</port>
                <port>m_axi_kernel_vB_for_task1_RREADY</port>
                <port>m_axi_kernel_vB_for_task1_RRESP</port>
                <port>m_axi_kernel_vB_for_task1_RUSER</port>
                <port>m_axi_kernel_vB_for_task1_RVALID</port>
                <port>m_axi_kernel_vB_for_task1_WDATA</port>
                <port>m_axi_kernel_vB_for_task1_WID</port>
                <port>m_axi_kernel_vB_for_task1_WLAST</port>
                <port>m_axi_kernel_vB_for_task1_WREADY</port>
                <port>m_axi_kernel_vB_for_task1_WSTRB</port>
                <port>m_axi_kernel_vB_for_task1_WUSER</port>
                <port>m_axi_kernel_vB_for_task1_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" argName="vB_for_task1"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="512" final_bitwidth="512" argName="vB_for_task1"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_kernel_vC_for_task3" type="axi4full" busTypeName="aximm" mode="master" dataWidth="512" addrWidth="64" portPrefix="m_axi_kernel_vC_for_task3_" paramPrefix="C_M_AXI_KERNEL_VC_FOR_TASK3_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_kernel_vC_for_task3_ARADDR</port>
                <port>m_axi_kernel_vC_for_task3_ARBURST</port>
                <port>m_axi_kernel_vC_for_task3_ARCACHE</port>
                <port>m_axi_kernel_vC_for_task3_ARID</port>
                <port>m_axi_kernel_vC_for_task3_ARLEN</port>
                <port>m_axi_kernel_vC_for_task3_ARLOCK</port>
                <port>m_axi_kernel_vC_for_task3_ARPROT</port>
                <port>m_axi_kernel_vC_for_task3_ARQOS</port>
                <port>m_axi_kernel_vC_for_task3_ARREADY</port>
                <port>m_axi_kernel_vC_for_task3_ARREGION</port>
                <port>m_axi_kernel_vC_for_task3_ARSIZE</port>
                <port>m_axi_kernel_vC_for_task3_ARUSER</port>
                <port>m_axi_kernel_vC_for_task3_ARVALID</port>
                <port>m_axi_kernel_vC_for_task3_AWADDR</port>
                <port>m_axi_kernel_vC_for_task3_AWBURST</port>
                <port>m_axi_kernel_vC_for_task3_AWCACHE</port>
                <port>m_axi_kernel_vC_for_task3_AWID</port>
                <port>m_axi_kernel_vC_for_task3_AWLEN</port>
                <port>m_axi_kernel_vC_for_task3_AWLOCK</port>
                <port>m_axi_kernel_vC_for_task3_AWPROT</port>
                <port>m_axi_kernel_vC_for_task3_AWQOS</port>
                <port>m_axi_kernel_vC_for_task3_AWREADY</port>
                <port>m_axi_kernel_vC_for_task3_AWREGION</port>
                <port>m_axi_kernel_vC_for_task3_AWSIZE</port>
                <port>m_axi_kernel_vC_for_task3_AWUSER</port>
                <port>m_axi_kernel_vC_for_task3_AWVALID</port>
                <port>m_axi_kernel_vC_for_task3_BID</port>
                <port>m_axi_kernel_vC_for_task3_BREADY</port>
                <port>m_axi_kernel_vC_for_task3_BRESP</port>
                <port>m_axi_kernel_vC_for_task3_BUSER</port>
                <port>m_axi_kernel_vC_for_task3_BVALID</port>
                <port>m_axi_kernel_vC_for_task3_RDATA</port>
                <port>m_axi_kernel_vC_for_task3_RID</port>
                <port>m_axi_kernel_vC_for_task3_RLAST</port>
                <port>m_axi_kernel_vC_for_task3_RREADY</port>
                <port>m_axi_kernel_vC_for_task3_RRESP</port>
                <port>m_axi_kernel_vC_for_task3_RUSER</port>
                <port>m_axi_kernel_vC_for_task3_RVALID</port>
                <port>m_axi_kernel_vC_for_task3_WDATA</port>
                <port>m_axi_kernel_vC_for_task3_WID</port>
                <port>m_axi_kernel_vC_for_task3_WLAST</port>
                <port>m_axi_kernel_vC_for_task3_WREADY</port>
                <port>m_axi_kernel_vC_for_task3_WSTRB</port>
                <port>m_axi_kernel_vC_for_task3_WUSER</port>
                <port>m_axi_kernel_vC_for_task3_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" argName="vC_for_task3"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="512" final_bitwidth="512" argName="vC_for_task3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_kernel_vD_for_task3" type="axi4full" busTypeName="aximm" mode="master" dataWidth="64" addrWidth="64" portPrefix="m_axi_kernel_vD_for_task3_" paramPrefix="C_M_AXI_KERNEL_VD_FOR_TASK3_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_kernel_vD_for_task3_ARADDR</port>
                <port>m_axi_kernel_vD_for_task3_ARBURST</port>
                <port>m_axi_kernel_vD_for_task3_ARCACHE</port>
                <port>m_axi_kernel_vD_for_task3_ARID</port>
                <port>m_axi_kernel_vD_for_task3_ARLEN</port>
                <port>m_axi_kernel_vD_for_task3_ARLOCK</port>
                <port>m_axi_kernel_vD_for_task3_ARPROT</port>
                <port>m_axi_kernel_vD_for_task3_ARQOS</port>
                <port>m_axi_kernel_vD_for_task3_ARREADY</port>
                <port>m_axi_kernel_vD_for_task3_ARREGION</port>
                <port>m_axi_kernel_vD_for_task3_ARSIZE</port>
                <port>m_axi_kernel_vD_for_task3_ARUSER</port>
                <port>m_axi_kernel_vD_for_task3_ARVALID</port>
                <port>m_axi_kernel_vD_for_task3_AWADDR</port>
                <port>m_axi_kernel_vD_for_task3_AWBURST</port>
                <port>m_axi_kernel_vD_for_task3_AWCACHE</port>
                <port>m_axi_kernel_vD_for_task3_AWID</port>
                <port>m_axi_kernel_vD_for_task3_AWLEN</port>
                <port>m_axi_kernel_vD_for_task3_AWLOCK</port>
                <port>m_axi_kernel_vD_for_task3_AWPROT</port>
                <port>m_axi_kernel_vD_for_task3_AWQOS</port>
                <port>m_axi_kernel_vD_for_task3_AWREADY</port>
                <port>m_axi_kernel_vD_for_task3_AWREGION</port>
                <port>m_axi_kernel_vD_for_task3_AWSIZE</port>
                <port>m_axi_kernel_vD_for_task3_AWUSER</port>
                <port>m_axi_kernel_vD_for_task3_AWVALID</port>
                <port>m_axi_kernel_vD_for_task3_BID</port>
                <port>m_axi_kernel_vD_for_task3_BREADY</port>
                <port>m_axi_kernel_vD_for_task3_BRESP</port>
                <port>m_axi_kernel_vD_for_task3_BUSER</port>
                <port>m_axi_kernel_vD_for_task3_BVALID</port>
                <port>m_axi_kernel_vD_for_task3_RDATA</port>
                <port>m_axi_kernel_vD_for_task3_RID</port>
                <port>m_axi_kernel_vD_for_task3_RLAST</port>
                <port>m_axi_kernel_vD_for_task3_RREADY</port>
                <port>m_axi_kernel_vD_for_task3_RRESP</port>
                <port>m_axi_kernel_vD_for_task3_RUSER</port>
                <port>m_axi_kernel_vD_for_task3_RVALID</port>
                <port>m_axi_kernel_vD_for_task3_WDATA</port>
                <port>m_axi_kernel_vD_for_task3_WID</port>
                <port>m_axi_kernel_vD_for_task3_WLAST</port>
                <port>m_axi_kernel_vD_for_task3_WREADY</port>
                <port>m_axi_kernel_vD_for_task3_WSTRB</port>
                <port>m_axi_kernel_vD_for_task3_WUSER</port>
                <port>m_axi_kernel_vD_for_task3_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" argName="vD_for_task3"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="64" final_bitwidth="64" argName="vD_for_task3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_kernel_vE_for_task1" type="axi4full" busTypeName="aximm" mode="master" dataWidth="512" addrWidth="64" portPrefix="m_axi_kernel_vE_for_task1_" paramPrefix="C_M_AXI_KERNEL_VE_FOR_TASK1_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">WRITE_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_kernel_vE_for_task1_ARADDR</port>
                <port>m_axi_kernel_vE_for_task1_ARBURST</port>
                <port>m_axi_kernel_vE_for_task1_ARCACHE</port>
                <port>m_axi_kernel_vE_for_task1_ARID</port>
                <port>m_axi_kernel_vE_for_task1_ARLEN</port>
                <port>m_axi_kernel_vE_for_task1_ARLOCK</port>
                <port>m_axi_kernel_vE_for_task1_ARPROT</port>
                <port>m_axi_kernel_vE_for_task1_ARQOS</port>
                <port>m_axi_kernel_vE_for_task1_ARREADY</port>
                <port>m_axi_kernel_vE_for_task1_ARREGION</port>
                <port>m_axi_kernel_vE_for_task1_ARSIZE</port>
                <port>m_axi_kernel_vE_for_task1_ARUSER</port>
                <port>m_axi_kernel_vE_for_task1_ARVALID</port>
                <port>m_axi_kernel_vE_for_task1_AWADDR</port>
                <port>m_axi_kernel_vE_for_task1_AWBURST</port>
                <port>m_axi_kernel_vE_for_task1_AWCACHE</port>
                <port>m_axi_kernel_vE_for_task1_AWID</port>
                <port>m_axi_kernel_vE_for_task1_AWLEN</port>
                <port>m_axi_kernel_vE_for_task1_AWLOCK</port>
                <port>m_axi_kernel_vE_for_task1_AWPROT</port>
                <port>m_axi_kernel_vE_for_task1_AWQOS</port>
                <port>m_axi_kernel_vE_for_task1_AWREADY</port>
                <port>m_axi_kernel_vE_for_task1_AWREGION</port>
                <port>m_axi_kernel_vE_for_task1_AWSIZE</port>
                <port>m_axi_kernel_vE_for_task1_AWUSER</port>
                <port>m_axi_kernel_vE_for_task1_AWVALID</port>
                <port>m_axi_kernel_vE_for_task1_BID</port>
                <port>m_axi_kernel_vE_for_task1_BREADY</port>
                <port>m_axi_kernel_vE_for_task1_BRESP</port>
                <port>m_axi_kernel_vE_for_task1_BUSER</port>
                <port>m_axi_kernel_vE_for_task1_BVALID</port>
                <port>m_axi_kernel_vE_for_task1_RDATA</port>
                <port>m_axi_kernel_vE_for_task1_RID</port>
                <port>m_axi_kernel_vE_for_task1_RLAST</port>
                <port>m_axi_kernel_vE_for_task1_RREADY</port>
                <port>m_axi_kernel_vE_for_task1_RRESP</port>
                <port>m_axi_kernel_vE_for_task1_RUSER</port>
                <port>m_axi_kernel_vE_for_task1_RVALID</port>
                <port>m_axi_kernel_vE_for_task1_WDATA</port>
                <port>m_axi_kernel_vE_for_task1_WID</port>
                <port>m_axi_kernel_vE_for_task1_WLAST</port>
                <port>m_axi_kernel_vE_for_task1_WREADY</port>
                <port>m_axi_kernel_vE_for_task1_WSTRB</port>
                <port>m_axi_kernel_vE_for_task1_WUSER</port>
                <port>m_axi_kernel_vE_for_task1_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" argName="vE_for_task1"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="512" final_bitwidth="512" argName="vE_for_task1"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_kernel_vF_for_task3" type="axi4full" busTypeName="aximm" mode="master" dataWidth="64" addrWidth="64" portPrefix="m_axi_kernel_vF_for_task3_" paramPrefix="C_M_AXI_KERNEL_VF_FOR_TASK3_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">WRITE_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_kernel_vF_for_task3_ARADDR</port>
                <port>m_axi_kernel_vF_for_task3_ARBURST</port>
                <port>m_axi_kernel_vF_for_task3_ARCACHE</port>
                <port>m_axi_kernel_vF_for_task3_ARID</port>
                <port>m_axi_kernel_vF_for_task3_ARLEN</port>
                <port>m_axi_kernel_vF_for_task3_ARLOCK</port>
                <port>m_axi_kernel_vF_for_task3_ARPROT</port>
                <port>m_axi_kernel_vF_for_task3_ARQOS</port>
                <port>m_axi_kernel_vF_for_task3_ARREADY</port>
                <port>m_axi_kernel_vF_for_task3_ARREGION</port>
                <port>m_axi_kernel_vF_for_task3_ARSIZE</port>
                <port>m_axi_kernel_vF_for_task3_ARUSER</port>
                <port>m_axi_kernel_vF_for_task3_ARVALID</port>
                <port>m_axi_kernel_vF_for_task3_AWADDR</port>
                <port>m_axi_kernel_vF_for_task3_AWBURST</port>
                <port>m_axi_kernel_vF_for_task3_AWCACHE</port>
                <port>m_axi_kernel_vF_for_task3_AWID</port>
                <port>m_axi_kernel_vF_for_task3_AWLEN</port>
                <port>m_axi_kernel_vF_for_task3_AWLOCK</port>
                <port>m_axi_kernel_vF_for_task3_AWPROT</port>
                <port>m_axi_kernel_vF_for_task3_AWQOS</port>
                <port>m_axi_kernel_vF_for_task3_AWREADY</port>
                <port>m_axi_kernel_vF_for_task3_AWREGION</port>
                <port>m_axi_kernel_vF_for_task3_AWSIZE</port>
                <port>m_axi_kernel_vF_for_task3_AWUSER</port>
                <port>m_axi_kernel_vF_for_task3_AWVALID</port>
                <port>m_axi_kernel_vF_for_task3_BID</port>
                <port>m_axi_kernel_vF_for_task3_BREADY</port>
                <port>m_axi_kernel_vF_for_task3_BRESP</port>
                <port>m_axi_kernel_vF_for_task3_BUSER</port>
                <port>m_axi_kernel_vF_for_task3_BVALID</port>
                <port>m_axi_kernel_vF_for_task3_RDATA</port>
                <port>m_axi_kernel_vF_for_task3_RID</port>
                <port>m_axi_kernel_vF_for_task3_RLAST</port>
                <port>m_axi_kernel_vF_for_task3_RREADY</port>
                <port>m_axi_kernel_vF_for_task3_RRESP</port>
                <port>m_axi_kernel_vF_for_task3_RUSER</port>
                <port>m_axi_kernel_vF_for_task3_RVALID</port>
                <port>m_axi_kernel_vF_for_task3_WDATA</port>
                <port>m_axi_kernel_vF_for_task3_WID</port>
                <port>m_axi_kernel_vF_for_task3_WLAST</port>
                <port>m_axi_kernel_vF_for_task3_WREADY</port>
                <port>m_axi_kernel_vF_for_task3_WSTRB</port>
                <port>m_axi_kernel_vF_for_task3_WUSER</port>
                <port>m_axi_kernel_vF_for_task3_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" argName="vF_for_task3"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="64" final_bitwidth="64" argName="vF_for_task3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_kernel_vG_for_task5" type="axi4full" busTypeName="aximm" mode="master" dataWidth="64" addrWidth="64" portPrefix="m_axi_kernel_vG_for_task5_" paramPrefix="C_M_AXI_KERNEL_VG_FOR_TASK5_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">WRITE_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_kernel_vG_for_task5_ARADDR</port>
                <port>m_axi_kernel_vG_for_task5_ARBURST</port>
                <port>m_axi_kernel_vG_for_task5_ARCACHE</port>
                <port>m_axi_kernel_vG_for_task5_ARID</port>
                <port>m_axi_kernel_vG_for_task5_ARLEN</port>
                <port>m_axi_kernel_vG_for_task5_ARLOCK</port>
                <port>m_axi_kernel_vG_for_task5_ARPROT</port>
                <port>m_axi_kernel_vG_for_task5_ARQOS</port>
                <port>m_axi_kernel_vG_for_task5_ARREADY</port>
                <port>m_axi_kernel_vG_for_task5_ARREGION</port>
                <port>m_axi_kernel_vG_for_task5_ARSIZE</port>
                <port>m_axi_kernel_vG_for_task5_ARUSER</port>
                <port>m_axi_kernel_vG_for_task5_ARVALID</port>
                <port>m_axi_kernel_vG_for_task5_AWADDR</port>
                <port>m_axi_kernel_vG_for_task5_AWBURST</port>
                <port>m_axi_kernel_vG_for_task5_AWCACHE</port>
                <port>m_axi_kernel_vG_for_task5_AWID</port>
                <port>m_axi_kernel_vG_for_task5_AWLEN</port>
                <port>m_axi_kernel_vG_for_task5_AWLOCK</port>
                <port>m_axi_kernel_vG_for_task5_AWPROT</port>
                <port>m_axi_kernel_vG_for_task5_AWQOS</port>
                <port>m_axi_kernel_vG_for_task5_AWREADY</port>
                <port>m_axi_kernel_vG_for_task5_AWREGION</port>
                <port>m_axi_kernel_vG_for_task5_AWSIZE</port>
                <port>m_axi_kernel_vG_for_task5_AWUSER</port>
                <port>m_axi_kernel_vG_for_task5_AWVALID</port>
                <port>m_axi_kernel_vG_for_task5_BID</port>
                <port>m_axi_kernel_vG_for_task5_BREADY</port>
                <port>m_axi_kernel_vG_for_task5_BRESP</port>
                <port>m_axi_kernel_vG_for_task5_BUSER</port>
                <port>m_axi_kernel_vG_for_task5_BVALID</port>
                <port>m_axi_kernel_vG_for_task5_RDATA</port>
                <port>m_axi_kernel_vG_for_task5_RID</port>
                <port>m_axi_kernel_vG_for_task5_RLAST</port>
                <port>m_axi_kernel_vG_for_task5_RREADY</port>
                <port>m_axi_kernel_vG_for_task5_RRESP</port>
                <port>m_axi_kernel_vG_for_task5_RUSER</port>
                <port>m_axi_kernel_vG_for_task5_RVALID</port>
                <port>m_axi_kernel_vG_for_task5_WDATA</port>
                <port>m_axi_kernel_vG_for_task5_WID</port>
                <port>m_axi_kernel_vG_for_task5_WLAST</port>
                <port>m_axi_kernel_vG_for_task5_WREADY</port>
                <port>m_axi_kernel_vG_for_task5_WSTRB</port>
                <port>m_axi_kernel_vG_for_task5_WUSER</port>
                <port>m_axi_kernel_vG_for_task5_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" argName="vG_for_task5"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="64" final_bitwidth="64" argName="vG_for_task5"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="M_AXI">
                <table>
                    <keys size="12">Interface, Data Width (SW-&gt;HW), Address Width, Latency, Offset, Register, Max Widen Bitwidth, Max Read Burst Length, Max Write Burst Length, Num Read Outstanding, Num Write Outstanding, Resource Estimate</keys>
                    <column name="m_axi_kernel_vA_for_task1">256 -&gt; 256, 64, 64, slave, 0, 512, 16, 16, 16, 16, BRAM=16</column>
                    <column name="m_axi_kernel_vB_for_task1">512 -&gt; 512, 64, 64, slave, 0, 512, 16, 16, 16, 16, BRAM=30</column>
                    <column name="m_axi_kernel_vC_for_task3">512 -&gt; 512, 64, 64, slave, 0, 512, 16, 16, 16, 16, BRAM=30</column>
                    <column name="m_axi_kernel_vD_for_task3">64 -&gt; 64, 64, 64, slave, 0, 512, 16, 16, 16, 16, BRAM=4</column>
                    <column name="m_axi_kernel_vE_for_task1">512 -&gt; 512, 64, 64, slave, 0, 512, 16, 16, 16, 16, BRAM=30</column>
                    <column name="m_axi_kernel_vF_for_task3">64 -&gt; 64, 64, 64, slave, 0, 512, 16, 16, 16, 16, BRAM=4</column>
                    <column name="m_axi_kernel_vG_for_task5">64 -&gt; 64, 64, 64, slave, 0, 512, 16, 16, 16, 16, BRAM=4</column>
                </table>
            </item>
            <item name="S_AXILITE Interfaces">
                <table>
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_control">32, 7, 16, 0</column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table>
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_control">CTRL, 0x00, 32, RW, Control signals, 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 4=AP_CONTINUE 7=AUTO_RESTART 9=INTERRUPT</column>
                    <column name="s_axi_control">GIER, 0x04, 32, RW, Global Interrupt Enable Register, 0=Enable</column>
                    <column name="s_axi_control">IP_IER, 0x08, 32, RW, IP Interrupt Enable Register, 0=CHAN0_INT_EN 1=CHAN1_INT_EN</column>
                    <column name="s_axi_control">IP_ISR, 0x0c, 32, RW, IP Interrupt Status Register, 0=CHAN0_INT_ST 1=CHAN1_INT_ST</column>
                    <column name="s_axi_control">vE_for_task1_1, 0x10, 32, W, Data signal of vE_for_task1, </column>
                    <column name="s_axi_control">vE_for_task1_2, 0x14, 32, W, Data signal of vE_for_task1, </column>
                    <column name="s_axi_control">vA_for_task1_1, 0x1c, 32, W, Data signal of vA_for_task1, </column>
                    <column name="s_axi_control">vA_for_task1_2, 0x20, 32, W, Data signal of vA_for_task1, </column>
                    <column name="s_axi_control">vB_for_task1_1, 0x28, 32, W, Data signal of vB_for_task1, </column>
                    <column name="s_axi_control">vB_for_task1_2, 0x2c, 32, W, Data signal of vB_for_task1, </column>
                    <column name="s_axi_control">vF_for_task3_1, 0x34, 32, W, Data signal of vF_for_task3, </column>
                    <column name="s_axi_control">vF_for_task3_2, 0x38, 32, W, Data signal of vF_for_task3, </column>
                    <column name="s_axi_control">vC_for_task3_1, 0x40, 32, W, Data signal of vC_for_task3, </column>
                    <column name="s_axi_control">vC_for_task3_2, 0x44, 32, W, Data signal of vC_for_task3, </column>
                    <column name="s_axi_control">vD_for_task3_1, 0x4c, 32, W, Data signal of vD_for_task3, </column>
                    <column name="s_axi_control">vD_for_task3_2, 0x50, 32, W, Data signal of vD_for_task3, </column>
                    <column name="s_axi_control">vG_for_task5_1, 0x58, 32, W, Data signal of vG_for_task5, </column>
                    <column name="s_axi_control">vG_for_task5_2, 0x5c, 32, W, Data signal of vG_for_task5, </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="interrupt">interrupt, interrupt</column>
                    <column name="ap_ctrl">ap_ctrl_chain, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="vE_for_task1">out, vector&lt;float 16&gt;*</column>
                    <column name="vA_for_task1">in, vector&lt;float 8&gt;*</column>
                    <column name="vB_for_task1">in, vector&lt;float 16&gt;*</column>
                    <column name="vF_for_task3">out, vector&lt;float 2&gt;*</column>
                    <column name="vC_for_task3">in, vector&lt;float 16&gt;*</column>
                    <column name="vD_for_task3">in, vector&lt;float 2&gt;*</column>
                    <column name="vG_for_task5">out, vector&lt;float 2&gt;*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="5">Argument, HW Interface, HW Type, HW Usage, HW Info</keys>
                    <column name="vE_for_task1">m_axi_kernel_vE_for_task1, interface, , </column>
                    <column name="vE_for_task1">s_axi_control, register, offset, name=vE_for_task1_1 offset=0x10 range=32</column>
                    <column name="vE_for_task1">s_axi_control, register, offset, name=vE_for_task1_2 offset=0x14 range=32</column>
                    <column name="vA_for_task1">m_axi_kernel_vA_for_task1, interface, , </column>
                    <column name="vA_for_task1">s_axi_control, register, offset, name=vA_for_task1_1 offset=0x1c range=32</column>
                    <column name="vA_for_task1">s_axi_control, register, offset, name=vA_for_task1_2 offset=0x20 range=32</column>
                    <column name="vB_for_task1">m_axi_kernel_vB_for_task1, interface, , </column>
                    <column name="vB_for_task1">s_axi_control, register, offset, name=vB_for_task1_1 offset=0x28 range=32</column>
                    <column name="vB_for_task1">s_axi_control, register, offset, name=vB_for_task1_2 offset=0x2c range=32</column>
                    <column name="vF_for_task3">m_axi_kernel_vF_for_task3, interface, , </column>
                    <column name="vF_for_task3">s_axi_control, register, offset, name=vF_for_task3_1 offset=0x34 range=32</column>
                    <column name="vF_for_task3">s_axi_control, register, offset, name=vF_for_task3_2 offset=0x38 range=32</column>
                    <column name="vC_for_task3">m_axi_kernel_vC_for_task3, interface, , </column>
                    <column name="vC_for_task3">s_axi_control, register, offset, name=vC_for_task3_1 offset=0x40 range=32</column>
                    <column name="vC_for_task3">s_axi_control, register, offset, name=vC_for_task3_2 offset=0x44 range=32</column>
                    <column name="vD_for_task3">m_axi_kernel_vD_for_task3, interface, , </column>
                    <column name="vD_for_task3">s_axi_control, register, offset, name=vD_for_task3_1 offset=0x4c range=32</column>
                    <column name="vD_for_task3">s_axi_control, register, offset, name=vD_for_task3_2 offset=0x50 range=32</column>
                    <column name="vG_for_task5">m_axi_kernel_vG_for_task5, interface, , </column>
                    <column name="vG_for_task5">s_axi_control, register, offset, name=vG_for_task5_1 offset=0x58 range=32</column>
                    <column name="vG_for_task5">s_axi_control, register, offset, name=vG_for_task5_2 offset=0x5c range=32</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.">
            <item name="Inferred Burst Summary">
                <table>
                    <keys size="6">HW Interface, Direction, Length, Width, Loop, Loop Location</keys>
                    <column name="m_axi_kernel_vA_for_task1">read, 4500, 256, VITIS_LOOP_68_1, /scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:68:19</column>
                    <column name="m_axi_kernel_vB_for_task1">read, 2400, 512, VITIS_LOOP_95_1, /scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:95:19</column>
                    <column name="m_axi_kernel_vC_for_task3">read, 2660, 512, VITIS_LOOP_33_1, /scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:33:19</column>
                    <column name="m_axi_kernel_vD_for_task3">read, 23520, 64, VITIS_LOOP_12_1, /scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:12:19</column>
                    <column name="m_axi_kernel_vE_for_task1">write, 2160, 512, VITIS_LOOP_153_1, /scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:153:20</column>
                    <column name="m_axi_kernel_vF_for_task3">write, 19950, 64, VITIS_LOOP_130_1, /scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:130:20</column>
                    <column name="m_axi_kernel_vG_for_task5">write, 18900, 64, VITIS_LOOP_204_1, /scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:204:20</column>
                </table>
            </item>
            <item name="All M_AXI Variable Accesses">
                <table>
                    <keys size="10">HW Interface, Variable, Access Location, Direction, Burst Status, Length, Loop, Loop Location, Resolution, Problem</keys>
                    <column name="m_axi_kernel_vA_for_task1">vA, /scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:14:29, read, Inferred, 4500, VITIS_LOOP_68_1, /scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:68:19, , </column>
                    <column name="m_axi_kernel_vA_for_task1">vA, /scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:70:29, read, Widen Fail, , VITIS_LOOP_68_1, /scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:68:19, 214-307, Could not widen since type i256 size is greater than or equal to alignment 32(bytes)</column>
                    <column name="m_axi_kernel_vB_for_task1">vB, /scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:14:29, read, Inferred, 2400, VITIS_LOOP_95_1, /scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:95:19, , </column>
                    <column name="m_axi_kernel_vB_for_task1">vB, /scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:97:29, read, Widen Fail, , VITIS_LOOP_95_1, /scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:95:19, 214-353, Could not widen since type i512 size is greater than or equal to the max_widen_bitwidth threshold of 512</column>
                    <column name="m_axi_kernel_vC_for_task3">vC, /scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:14:29, read, Inferred, 2660, VITIS_LOOP_33_1, /scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:33:19, , </column>
                    <column name="m_axi_kernel_vC_for_task3">vC, /scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:35:29, read, Widen Fail, , VITIS_LOOP_33_1, /scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:33:19, 214-353, Could not widen since type i512 size is greater than or equal to the max_widen_bitwidth threshold of 512</column>
                    <column name="m_axi_kernel_vD_for_task3">vD, /scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:14:29, read, Widen Fail, , VITIS_LOOP_12_1, /scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:12:19, 214-307, Could not widen since type i64 size is greater than or equal to alignment 1(bytes)</column>
                    <column name="m_axi_kernel_vD_for_task3">vD, /scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:14:29, read, Inferred, 23520, VITIS_LOOP_12_1, /scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:12:19, , </column>
                    <column name="m_axi_kernel_vE_for_task1">vE, /scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:132:8, write, Inferred, 2160, VITIS_LOOP_153_1, /scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:153:20, , </column>
                    <column name="m_axi_kernel_vE_for_task1">vE, /scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:155:8, write, Widen Fail, , VITIS_LOOP_153_1, /scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:153:20, 214-353, Could not widen since type i512 size is greater than or equal to the max_widen_bitwidth threshold of 512</column>
                    <column name="m_axi_kernel_vF_for_task3">vF, /scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:132:8, write, Widen Fail, , VITIS_LOOP_130_1, /scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:130:20, 214-307, Could not widen since type i64 size is greater than or equal to alignment 1(bytes)</column>
                    <column name="m_axi_kernel_vF_for_task3">vF, /scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:132:8, write, Inferred, 19950, VITIS_LOOP_130_1, /scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:130:20, , </column>
                    <column name="m_axi_kernel_vG_for_task5">vG, /scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:132:8, write, Inferred, 18900, VITIS_LOOP_204_1, /scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:204:20, , </column>
                    <column name="m_axi_kernel_vG_for_task5">vG, /scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:206:8, write, Widen Fail, , VITIS_LOOP_204_1, /scratch/spouget/3mm_MEDIUM_eval_bit_11_ntm/src/slr0.cpp:204:20, 214-307, Could not widen since type i64 size is greater than or equal to alignment 1(bytes)</column>
                </table>
            </item>
        </section>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="inline" location="../../../src/slr0.cpp:11" status="valid" parentFunction="load_vd_for_task3" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../../src/slr0.cpp:13" status="valid" parentFunction="load_vd_for_task3" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="inline" location="../../../src/slr0.cpp:20" status="valid" parentFunction="load_vd_for_task3" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../../src/slr0.cpp:22" status="valid" parentFunction="load_vd_for_task3" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="inline" location="../../../src/slr0.cpp:32" status="valid" parentFunction="load_vc_for_task3" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../../src/slr0.cpp:34" status="valid" parentFunction="load_vc_for_task3" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="inline" location="../../../src/slr0.cpp:41" status="valid" parentFunction="load_vc_for_task3" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../../src/slr0.cpp:43" status="valid" parentFunction="load_vc_for_task3" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="inline" location="../../../src/slr0.cpp:67" status="valid" parentFunction="load_va_for_task1" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../../src/slr0.cpp:69" status="valid" parentFunction="load_va_for_task1" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="inline" location="../../../src/slr0.cpp:76" status="valid" parentFunction="load_va_for_task1" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../../src/slr0.cpp:78" status="valid" parentFunction="load_va_for_task1" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="inline" location="../../../src/slr0.cpp:94" status="valid" parentFunction="load_vb_for_task1" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../../src/slr0.cpp:96" status="valid" parentFunction="load_vb_for_task1" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="inline" location="../../../src/slr0.cpp:103" status="valid" parentFunction="load_vb_for_task1" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../../src/slr0.cpp:105" status="valid" parentFunction="load_vb_for_task1" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="inline" location="../../../src/slr0.cpp:129" status="valid" parentFunction="store_vf_for_task3" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../../src/slr0.cpp:131" status="valid" parentFunction="store_vf_for_task3" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="inline" location="../../../src/slr0.cpp:137" status="valid" parentFunction="store_vf_for_task3" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../../src/slr0.cpp:139" status="valid" parentFunction="store_vf_for_task3" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="inline" location="../../../src/slr0.cpp:152" status="valid" parentFunction="store_ve_for_task1" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../../src/slr0.cpp:154" status="valid" parentFunction="store_ve_for_task1" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="inline" location="../../../src/slr0.cpp:160" status="valid" parentFunction="store_ve_for_task1" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../../src/slr0.cpp:162" status="valid" parentFunction="store_ve_for_task1" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="inline" location="../../../src/slr0.cpp:203" status="valid" parentFunction="store_vg_for_task5" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../../src/slr0.cpp:205" status="valid" parentFunction="store_vg_for_task5" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="inline" location="../../../src/slr0.cpp:211" status="valid" parentFunction="store_vg_for_task5" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../../src/slr0.cpp:213" status="valid" parentFunction="store_vg_for_task5" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="inline" location="../../../src/slr0.cpp:228" status="valid" parentFunction="ft0_level0" variable="" isDirective="0" options="off"/>
        <Pragma type="array_partition" location="../../../src/slr0.cpp:231" status="valid" parentFunction="ft0_level0" variable="" isDirective="0" options="variable = A_0 cyclic factor = 9 dim = 1"/>
        <Pragma type="array_partition" location="../../../src/slr0.cpp:232" status="valid" parentFunction="ft0_level0" variable="" isDirective="0" options="variable = A_0 cyclic factor = 2 dim = 2"/>
        <Pragma type="array_partition" location="../../../src/slr0.cpp:235" status="valid" parentFunction="ft0_level0" variable="" isDirective="0" options="variable = A_1 cyclic factor = 9 dim = 1"/>
        <Pragma type="array_partition" location="../../../src/slr0.cpp:236" status="valid" parentFunction="ft0_level0" variable="" isDirective="0" options="variable = A_1 cyclic factor = 2 dim = 2"/>
        <Pragma type="array_partition" location="../../../src/slr0.cpp:238" status="valid" parentFunction="ft0_level0" variable="" isDirective="0" options="variable = B cyclic factor = 2 dim = 1"/>
        <Pragma type="array_partition" location="../../../src/slr0.cpp:239" status="valid" parentFunction="ft0_level0" variable="" isDirective="0" options="variable = B cyclic factor = 16 dim = 2"/>
        <Pragma type="inline" location="../../../src/slr0.cpp:260" status="valid" parentFunction="compute_ft0_level1" variable="" isDirective="0" options="off"/>
        <Pragma type="dataflow" location="../../../src/slr0.cpp:261" status="valid" parentFunction="compute_ft0_level1" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../src/slr0.cpp:272" status="valid" parentFunction="ft0_level1" variable="" isDirective="0" options="off"/>
        <Pragma type="array_partition" location="../../../src/slr0.cpp:275" status="valid" parentFunction="ft0_level1" variable="" isDirective="0" options="variable = E_0 cyclic factor = 9 dim = 1"/>
        <Pragma type="array_partition" location="../../../src/slr0.cpp:276" status="valid" parentFunction="ft0_level1" variable="" isDirective="0" options="variable = E_0 cyclic factor = 16 dim = 2"/>
        <Pragma type="array_partition" location="../../../src/slr0.cpp:279" status="valid" parentFunction="ft0_level1" variable="" isDirective="0" options="variable = E_1 cyclic factor = 9 dim = 1"/>
        <Pragma type="array_partition" location="../../../src/slr0.cpp:280" status="valid" parentFunction="ft0_level1" variable="" isDirective="0" options="variable = E_1 cyclic factor = 16 dim = 2"/>
        <Pragma type="inline" location="../../../src/slr0.cpp:308" status="valid" parentFunction="ft1_level0" variable="" isDirective="0" options="off"/>
        <Pragma type="array_partition" location="../../../src/slr0.cpp:311" status="valid" parentFunction="ft1_level0" variable="" isDirective="0" options="variable = D_0 cyclic factor = 4 dim = 1"/>
        <Pragma type="array_partition" location="../../../src/slr0.cpp:312" status="valid" parentFunction="ft1_level0" variable="" isDirective="0" options="variable = D_0 cyclic factor = 10 dim = 2"/>
        <Pragma type="array_partition" location="../../../src/slr0.cpp:315" status="valid" parentFunction="ft1_level0" variable="" isDirective="0" options="variable = D_1 cyclic factor = 4 dim = 1"/>
        <Pragma type="array_partition" location="../../../src/slr0.cpp:316" status="valid" parentFunction="ft1_level0" variable="" isDirective="0" options="variable = D_1 cyclic factor = 10 dim = 2"/>
        <Pragma type="array_partition" location="../../../src/slr0.cpp:318" status="valid" parentFunction="ft1_level0" variable="" isDirective="0" options="variable = C_0 cyclic factor = 10 dim = 1"/>
        <Pragma type="array_partition" location="../../../src/slr0.cpp:319" status="valid" parentFunction="ft1_level0" variable="" isDirective="0" options="variable = C_0 cyclic factor = 4 dim = 2"/>
        <Pragma type="array_partition" location="../../../src/slr0.cpp:321" status="valid" parentFunction="ft1_level0" variable="" isDirective="0" options="variable = C_1 cyclic factor = 10 dim = 1"/>
        <Pragma type="array_partition" location="../../../src/slr0.cpp:322" status="valid" parentFunction="ft1_level0" variable="" isDirective="0" options="variable = C_1 cyclic factor = 4 dim = 2"/>
        <Pragma type="array_partition" location="../../../src/slr0.cpp:324" status="valid" parentFunction="ft1_level0" variable="" isDirective="0" options="variable = C_2 cyclic factor = 10 dim = 1"/>
        <Pragma type="array_partition" location="../../../src/slr0.cpp:325" status="valid" parentFunction="ft1_level0" variable="" isDirective="0" options="variable = C_2 cyclic factor = 4 dim = 2"/>
        <Pragma type="inline" location="../../../src/slr0.cpp:348" status="valid" parentFunction="compute_ft1_level1" variable="" isDirective="0" options="off"/>
        <Pragma type="dataflow" location="../../../src/slr0.cpp:349" status="valid" parentFunction="compute_ft1_level1" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../src/slr0.cpp:362" status="valid" parentFunction="ft1_level1" variable="" isDirective="0" options="off"/>
        <Pragma type="array_partition" location="../../../src/slr0.cpp:365" status="valid" parentFunction="ft1_level1" variable="" isDirective="0" options="variable = F_0 cyclic factor = 10 dim = 1"/>
        <Pragma type="array_partition" location="../../../src/slr0.cpp:366" status="valid" parentFunction="ft1_level1" variable="" isDirective="0" options="variable = F_0 cyclic factor = 10 dim = 2"/>
        <Pragma type="array_partition" location="../../../src/slr0.cpp:369" status="valid" parentFunction="ft1_level1" variable="" isDirective="0" options="variable = F_1 cyclic factor = 10 dim = 1"/>
        <Pragma type="array_partition" location="../../../src/slr0.cpp:370" status="valid" parentFunction="ft1_level1" variable="" isDirective="0" options="variable = F_1 cyclic factor = 10 dim = 2"/>
        <Pragma type="inline" location="../../../src/slr0.cpp:400" status="valid" parentFunction="ft2_level0" variable="" isDirective="0" options="off"/>
        <Pragma type="array_partition" location="../../../src/slr0.cpp:403" status="valid" parentFunction="ft2_level0" variable="" isDirective="0" options="variable = F_0 cyclic factor = 4 dim = 1"/>
        <Pragma type="array_partition" location="../../../src/slr0.cpp:404" status="valid" parentFunction="ft2_level0" variable="" isDirective="0" options="variable = F_0 cyclic factor = 10 dim = 2"/>
        <Pragma type="array_partition" location="../../../src/slr0.cpp:407" status="valid" parentFunction="ft2_level0" variable="" isDirective="0" options="variable = F_1 cyclic factor = 4 dim = 1"/>
        <Pragma type="array_partition" location="../../../src/slr0.cpp:408" status="valid" parentFunction="ft2_level0" variable="" isDirective="0" options="variable = F_1 cyclic factor = 10 dim = 2"/>
        <Pragma type="array_partition" location="../../../src/slr0.cpp:410" status="valid" parentFunction="ft2_level0" variable="" isDirective="0" options="variable = E_0 cyclic factor = 9 dim = 1"/>
        <Pragma type="array_partition" location="../../../src/slr0.cpp:411" status="valid" parentFunction="ft2_level0" variable="" isDirective="0" options="variable = E_0 cyclic factor = 4 dim = 2"/>
        <Pragma type="array_partition" location="../../../src/slr0.cpp:413" status="valid" parentFunction="ft2_level0" variable="" isDirective="0" options="variable = E_1 cyclic factor = 9 dim = 1"/>
        <Pragma type="array_partition" location="../../../src/slr0.cpp:414" status="valid" parentFunction="ft2_level0" variable="" isDirective="0" options="variable = E_1 cyclic factor = 4 dim = 2"/>
        <Pragma type="array_partition" location="../../../src/slr0.cpp:416" status="valid" parentFunction="ft2_level0" variable="" isDirective="0" options="variable = E_2 cyclic factor = 9 dim = 1"/>
        <Pragma type="array_partition" location="../../../src/slr0.cpp:417" status="valid" parentFunction="ft2_level0" variable="" isDirective="0" options="variable = E_2 cyclic factor = 4 dim = 2"/>
        <Pragma type="inline" location="../../../src/slr0.cpp:437" status="valid" parentFunction="compute_ft2_level1" variable="" isDirective="0" options="off"/>
        <Pragma type="dataflow" location="../../../src/slr0.cpp:438" status="valid" parentFunction="compute_ft2_level1" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../src/slr0.cpp:449" status="valid" parentFunction="ft2_level1" variable="" isDirective="0" options="off"/>
        <Pragma type="array_partition" location="../../../src/slr0.cpp:452" status="valid" parentFunction="ft2_level1" variable="" isDirective="0" options="variable = G_0 cyclic factor = 9 dim = 1"/>
        <Pragma type="array_partition" location="../../../src/slr0.cpp:453" status="valid" parentFunction="ft2_level1" variable="" isDirective="0" options="variable = G_0 cyclic factor = 10 dim = 2"/>
        <Pragma type="array_partition" location="../../../src/slr0.cpp:456" status="valid" parentFunction="ft2_level1" variable="" isDirective="0" options="variable = G_1 cyclic factor = 9 dim = 1"/>
        <Pragma type="array_partition" location="../../../src/slr0.cpp:457" status="valid" parentFunction="ft2_level1" variable="" isDirective="0" options="variable = G_1 cyclic factor = 10 dim = 2"/>
        <Pragma type="inline" location="../../../src/slr0.cpp:481" status="valid" parentFunction="task0_intra" variable="" isDirective="0" options="off"/>
        <Pragma type="unroll" location="../../../src/slr0.cpp:485" status="valid" parentFunction="task0_intra" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../src/slr0.cpp:487" status="valid" parentFunction="task0_intra" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../src/slr0.cpp:496" status="valid" parentFunction="task1_intra" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../../src/slr0.cpp:501" status="valid" parentFunction="task1_intra" variable="" isDirective="0" options="II = 2"/>
        <Pragma type="unroll" location="../../../src/slr0.cpp:503" status="valid" parentFunction="task1_intra" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../src/slr0.cpp:505" status="valid" parentFunction="task1_intra" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../src/slr0.cpp:507" status="valid" parentFunction="task1_intra" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../src/slr0.cpp:519" status="valid" parentFunction="task2_intra" variable="" isDirective="0" options="off"/>
        <Pragma type="unroll" location="../../../src/slr0.cpp:523" status="valid" parentFunction="task2_intra" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../src/slr0.cpp:525" status="valid" parentFunction="task2_intra" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../src/slr0.cpp:534" status="valid" parentFunction="task3_intra" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../../src/slr0.cpp:539" status="valid" parentFunction="task3_intra" variable="" isDirective="0" options="II = 2"/>
        <Pragma type="unroll" location="../../../src/slr0.cpp:541" status="valid" parentFunction="task3_intra" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../src/slr0.cpp:543" status="valid" parentFunction="task3_intra" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../src/slr0.cpp:545" status="valid" parentFunction="task3_intra" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../src/slr0.cpp:557" status="valid" parentFunction="task4_intra" variable="" isDirective="0" options="off"/>
        <Pragma type="unroll" location="../../../src/slr0.cpp:561" status="valid" parentFunction="task4_intra" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../src/slr0.cpp:563" status="valid" parentFunction="task4_intra" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../src/slr0.cpp:572" status="valid" parentFunction="task5_intra" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../../src/slr0.cpp:577" status="valid" parentFunction="task5_intra" variable="" isDirective="0" options="II = 2"/>
        <Pragma type="unroll" location="../../../src/slr0.cpp:579" status="valid" parentFunction="task5_intra" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../src/slr0.cpp:581" status="valid" parentFunction="task5_intra" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../src/slr0.cpp:583" status="valid" parentFunction="task5_intra" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../src/slr0.cpp:595" status="valid" parentFunction="read_b_ft0" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../../src/slr0.cpp:598" status="valid" parentFunction="read_b_ft0" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="inline" location="../../../src/slr0.cpp:622" status="valid" parentFunction="read_b_ft0" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../../src/slr0.cpp:625" status="valid" parentFunction="read_b_ft0" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="inline" location="../../../src/slr0.cpp:664" status="valid" parentFunction="read_a_ft0" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../../src/slr0.cpp:670" status="valid" parentFunction="read_a_ft0" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="inline" location="../../../src/slr0.cpp:686" status="valid" parentFunction="read_a_ft0" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../../src/slr0.cpp:692" status="valid" parentFunction="read_a_ft0" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="inline" location="../../../src/slr0.cpp:715" status="valid" parentFunction="read_d_ft1" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../../src/slr0.cpp:721" status="valid" parentFunction="read_d_ft1" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="inline" location="../../../src/slr0.cpp:731" status="valid" parentFunction="read_d_ft1" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../../src/slr0.cpp:737" status="valid" parentFunction="read_d_ft1" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="inline" location="../../../src/slr0.cpp:749" status="valid" parentFunction="read_c_ft1" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../../src/slr0.cpp:755" status="valid" parentFunction="read_c_ft1" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="inline" location="../../../src/slr0.cpp:779" status="valid" parentFunction="read_c_ft1" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../../src/slr0.cpp:785" status="valid" parentFunction="read_c_ft1" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="inline" location="../../../src/slr0.cpp:824" status="valid" parentFunction="read_f_ft2" variable="" isDirective="0" options="off"/>
        <Pragma type="inline" location="../../../src/slr0.cpp:848" status="valid" parentFunction="read_f_ft2" variable="" isDirective="0" options="off"/>
        <Pragma type="inline" location="../../../src/slr0.cpp:876" status="valid" parentFunction="read_e_ft2" variable="" isDirective="0" options="off"/>
        <Pragma type="inline" location="../../../src/slr0.cpp:928" status="valid" parentFunction="read_e_ft2" variable="" isDirective="0" options="off"/>
        <Pragma type="inline" location="../../../src/slr0.cpp:1012" status="valid" parentFunction="write_e_ft0" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../../src/slr0.cpp:1018" status="valid" parentFunction="write_e_ft0" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="inline" location="../../../src/slr0.cpp:1043" status="valid" parentFunction="write_e_ft0" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../../src/slr0.cpp:1049" status="valid" parentFunction="write_e_ft0" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="inline" location="../../../src/slr0.cpp:1090" status="valid" parentFunction="write_f_ft1" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../../src/slr0.cpp:1096" status="valid" parentFunction="write_f_ft1" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="inline" location="../../../src/slr0.cpp:1107" status="valid" parentFunction="write_f_ft1" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../../src/slr0.cpp:1113" status="valid" parentFunction="write_f_ft1" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="inline" location="../../../src/slr0.cpp:1125" status="valid" parentFunction="write_g_ft2" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../../src/slr0.cpp:1131" status="valid" parentFunction="write_g_ft2" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="inline" location="../../../src/slr0.cpp:1142" status="valid" parentFunction="write_g_ft2" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../../src/slr0.cpp:1148" status="valid" parentFunction="write_g_ft2" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="interface" location="../../../src/slr0.cpp:1163" status="valid" parentFunction="kernel_nlp_slr0" variable="" isDirective="0" options="m_axi port = vE_for_task1 offset = slave bundle = kernel_vE_for_task1"/>
        <Pragma type="interface" location="../../../src/slr0.cpp:1165" status="valid" parentFunction="kernel_nlp_slr0" variable="" isDirective="0" options="m_axi port = vA_for_task1 offset = slave bundle = kernel_vA_for_task1"/>
        <Pragma type="interface" location="../../../src/slr0.cpp:1167" status="valid" parentFunction="kernel_nlp_slr0" variable="" isDirective="0" options="m_axi port = vB_for_task1 offset = slave bundle = kernel_vB_for_task1"/>
        <Pragma type="interface" location="../../../src/slr0.cpp:1169" status="valid" parentFunction="kernel_nlp_slr0" variable="" isDirective="0" options="m_axi port = vF_for_task3 offset = slave bundle = kernel_vF_for_task3"/>
        <Pragma type="interface" location="../../../src/slr0.cpp:1171" status="valid" parentFunction="kernel_nlp_slr0" variable="" isDirective="0" options="m_axi port = vC_for_task3 offset = slave bundle = kernel_vC_for_task3"/>
        <Pragma type="interface" location="../../../src/slr0.cpp:1173" status="valid" parentFunction="kernel_nlp_slr0" variable="" isDirective="0" options="m_axi port = vD_for_task3 offset = slave bundle = kernel_vD_for_task3"/>
        <Pragma type="interface" location="../../../src/slr0.cpp:1175" status="valid" parentFunction="kernel_nlp_slr0" variable="" isDirective="0" options="m_axi port = vG_for_task5 offset = slave bundle = kernel_vG_for_task5"/>
        <Pragma type="interface" location="../../../src/slr0.cpp:1177" status="valid" parentFunction="kernel_nlp_slr0" variable="" isDirective="0" options="s_axilite port = vE_for_task1 bundle = control"/>
        <Pragma type="interface" location="../../../src/slr0.cpp:1178" status="valid" parentFunction="kernel_nlp_slr0" variable="" isDirective="0" options="s_axilite port = vA_for_task1 bundle = control"/>
        <Pragma type="interface" location="../../../src/slr0.cpp:1179" status="valid" parentFunction="kernel_nlp_slr0" variable="" isDirective="0" options="s_axilite port = vB_for_task1 bundle = control"/>
        <Pragma type="interface" location="../../../src/slr0.cpp:1180" status="valid" parentFunction="kernel_nlp_slr0" variable="" isDirective="0" options="s_axilite port = vF_for_task3 bundle = control"/>
        <Pragma type="interface" location="../../../src/slr0.cpp:1181" status="valid" parentFunction="kernel_nlp_slr0" variable="" isDirective="0" options="s_axilite port = vC_for_task3 bundle = control"/>
        <Pragma type="interface" location="../../../src/slr0.cpp:1182" status="valid" parentFunction="kernel_nlp_slr0" variable="" isDirective="0" options="s_axilite port = vD_for_task3 bundle = control"/>
        <Pragma type="interface" location="../../../src/slr0.cpp:1183" status="valid" parentFunction="kernel_nlp_slr0" variable="" isDirective="0" options="s_axilite port = vG_for_task5 bundle = control"/>
        <Pragma type="data_pack" location="../../../src/slr0.cpp:1184" status="invalid" parentFunction="kernel_nlp_slr0" variable="" isDirective="0" options="VARIABLE">
            <Msg msg_id="207-5514" msg_severity="WARNING" msg_body="the pragma is not supported and will be ignored"/>
        </Pragma>
        <Pragma type="data_pack" location="../../../src/slr0.cpp:1185" status="invalid" parentFunction="kernel_nlp_slr0" variable="" isDirective="0" options="VARIABLE">
            <Msg msg_id="207-5514" msg_severity="WARNING" msg_body="the pragma is not supported and will be ignored"/>
        </Pragma>
        <Pragma type="data_pack" location="../../../src/slr0.cpp:1186" status="invalid" parentFunction="kernel_nlp_slr0" variable="" isDirective="0" options="VARIABLE">
            <Msg msg_id="207-5514" msg_severity="WARNING" msg_body="the pragma is not supported and will be ignored"/>
        </Pragma>
        <Pragma type="data_pack" location="../../../src/slr0.cpp:1187" status="invalid" parentFunction="kernel_nlp_slr0" variable="" isDirective="0" options="VARIABLE">
            <Msg msg_id="207-5514" msg_severity="WARNING" msg_body="the pragma is not supported and will be ignored"/>
        </Pragma>
        <Pragma type="data_pack" location="../../../src/slr0.cpp:1188" status="invalid" parentFunction="kernel_nlp_slr0" variable="" isDirective="0" options="VARIABLE">
            <Msg msg_id="207-5514" msg_severity="WARNING" msg_body="the pragma is not supported and will be ignored"/>
        </Pragma>
        <Pragma type="data_pack" location="../../../src/slr0.cpp:1189" status="invalid" parentFunction="kernel_nlp_slr0" variable="" isDirective="0" options="VARIABLE">
            <Msg msg_id="207-5514" msg_severity="WARNING" msg_body="the pragma is not supported and will be ignored"/>
        </Pragma>
        <Pragma type="data_pack" location="../../../src/slr0.cpp:1190" status="invalid" parentFunction="kernel_nlp_slr0" variable="" isDirective="0" options="VARIABLE">
            <Msg msg_id="207-5514" msg_severity="WARNING" msg_body="the pragma is not supported and will be ignored"/>
        </Pragma>
        <Pragma type="interface" location="../../../src/slr0.cpp:1191" status="valid" parentFunction="kernel_nlp_slr0" variable="" isDirective="0" options="s_axilite port = return bundle = control"/>
        <Pragma type="dataflow" location="../../../src/slr0.cpp:1192" status="valid" parentFunction="kernel_nlp_slr0" variable="" isDirective="0" options=""/>
        <Pragma type="stream" location="../../../src/slr0.cpp:1194" status="valid" parentFunction="kernel_nlp_slr0" variable="" isDirective="0" options="variable = fifo_E_from_task1_to_task5 depth = 1024"/>
        <Pragma type="stream" location="../../../src/slr0.cpp:1196" status="valid" parentFunction="kernel_nlp_slr0" variable="" isDirective="0" options="variable = fifo_F_from_task3_to_task5 depth = 1024"/>
        <Pragma type="stream" location="../../../src/slr0.cpp:1198" status="valid" parentFunction="kernel_nlp_slr0" variable="" isDirective="0" options="variable = fifo_G_to_off_chip depth = 1024"/>
        <Pragma type="stream" location="../../../src/slr0.cpp:1200" status="valid" parentFunction="kernel_nlp_slr0" variable="" isDirective="0" options="variable = fifo_E_to_off_chip depth = 1024"/>
        <Pragma type="stream" location="../../../src/slr0.cpp:1202" status="valid" parentFunction="kernel_nlp_slr0" variable="" isDirective="0" options="variable = fifo_F_to_off_chip depth = 1024"/>
        <Pragma type="stream" location="../../../src/slr0.cpp:1204" status="valid" parentFunction="kernel_nlp_slr0" variable="" isDirective="0" options="variable = fifo_B_from_off_chip_to_S1 depth = 1024"/>
        <Pragma type="stream" location="../../../src/slr0.cpp:1206" status="valid" parentFunction="kernel_nlp_slr0" variable="" isDirective="0" options="variable = fifo_A_from_off_chip_to_S1 depth = 1024"/>
        <Pragma type="stream" location="../../../src/slr0.cpp:1208" status="valid" parentFunction="kernel_nlp_slr0" variable="" isDirective="0" options="variable = fifo_C_from_off_chip_to_S3 depth = 1024"/>
        <Pragma type="stream" location="../../../src/slr0.cpp:1210" status="valid" parentFunction="kernel_nlp_slr0" variable="" isDirective="0" options="variable = fifo_D_from_off_chip_to_S3 depth = 1024"/>
    </PragmaReport>
</profile>

