#! /opt/homebrew/Cellar/icarus-verilog/HEAD-d22bb3d/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-321-gd22bb3d25)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/HEAD-d22bb3d/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/HEAD-d22bb3d/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/HEAD-d22bb3d/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/HEAD-d22bb3d/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/HEAD-d22bb3d/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/HEAD-d22bb3d/lib/ivl/v2009.vpi";
S_0x15b636e50 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x15b639510 .scope function.vec4.u32, "rtoi" "rtoi" 3 21, 3 21 0, S_0x15b636e50;
 .timescale 0 0;
; Variable rtoi is vec4 return value of scope S_0x15b639510
v0x600000a55050_0 .var/i "x", 31 0;
TD_$unit.rtoi ;
    %load/vec4 v0x600000a55050_0;
    %ret/vec4 0, 0, 32;  Assign to rtoi (store_vec4_to_lval)
    %disable/flow S_0x15b639510;
    %end;
S_0x15b636ab0 .scope module, "sdram_tb" "sdram_tb" 4 3;
 .timescale -9 -9;
v0x600000a5e2e0_0 .net "addr", 10 0, v0x600000a56490_0;  1 drivers
v0x600000a5e370_0 .net "ba", 1 0, v0x600000a56520_0;  1 drivers
v0x600000a5e400_0 .net "cas_n", 0 0, L_0x600000952620;  1 drivers
v0x600000a5e490_0 .net "chip_clk", 0 0, L_0x6000013447e0;  1 drivers
v0x600000a5e520_0 .net "cke", 0 0, v0x600000a565b0_0;  1 drivers
v0x600000a5e5b0_0 .var "clk", 0 0;
v0x600000a5e640_0 .net "cs_n", 0 0, L_0x6000009524e0;  1 drivers
v0x600000a5e6d0_0 .net "dq", 31 0, L_0x600001344690;  1 drivers
v0x600000a5e760_0 .net "dq_o", 31 0, L_0x600001344460;  1 drivers
v0x600000a5e7f0_0 .net "dqm", 3 0, v0x600000a56760_0;  1 drivers
v0x600000a5e880_0 .net "init_complete", 0 0, L_0x600000952800;  1 drivers
v0x600000a5e910_0 .var "p0_addr", 20 0;
v0x600000a5e9a0_0 .var "p0_byte_en", 3 0;
v0x600000a5ea30_0 .var "p0_data", 31 0;
v0x600000a5eac0_0 .net "p0_q", 31 0, v0x600000a57720_0;  1 drivers
v0x600000a5eb50_0 .var "p0_rd_req", 0 0;
v0x600000a5ebe0_0 .net "p0_ready", 0 0, v0x600000a578d0_0;  1 drivers
v0x600000a5ec70_0 .var "p0_wr_req", 0 0;
v0x600000a5ed00_0 .net "ras_n", 0 0, L_0x600000952580;  1 drivers
v0x600000a5ed90_0 .var "reset", 0 0;
v0x600000a5ee20_0 .net "sdram_cmd", 2 0, L_0x600000951400;  1 drivers
v0x600000a5eeb0_0 .net "we_n", 0 0, L_0x6000009526c0;  1 drivers
E_0x600002d119c0 .event anyedge, v0x600000a578d0_0;
E_0x600002d11a40 .event anyedge, v0x600000a57210_0;
E_0x600002d11a80/0 .event anyedge, v0x600000a565b0_0, v0x600000a56880_0, v0x600000a569a0_0, v0x600000a56a30_0;
E_0x600002d11a80/1 .event anyedge, v0x600000a56910_0, v0x600000a56520_0, v0x600000a56760_0, v0x600000a56490_0;
E_0x600002d11a80/2 .event anyedge, v0x600000a567f0_0, v0x600000a566d0_0, v0x600000a5ee20_0;
E_0x600002d11a80 .event/or E_0x600002d11a80/0, E_0x600002d11a80/1, E_0x600002d11a80/2;
E_0x600002d11ac0/0 .event anyedge, v0x600000a578d0_0, v0x600000a57720_0, v0x600000a57600_0, v0x600000a572a0_0;
E_0x600002d11ac0/1 .event anyedge, v0x600000a57b10_0, v0x600000a57840_0;
E_0x600002d11ac0 .event/or E_0x600002d11ac0/0, E_0x600002d11ac0/1;
L_0x600000951400 .concat [ 1 1 1 0], L_0x6000009526c0, L_0x600000952620, L_0x600000952580;
L_0x600000952940 .reduce/nor v0x600000a5e5b0_0;
S_0x15b61f270 .scope module, "sdram" "sdram" 4 56, 3 27 0, S_0x15b636ab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "sdram_clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 1 "init_complete";
    .port_info 4 /INPUT 21 "p0_addr";
    .port_info 5 /INPUT 32 "p0_data";
    .port_info 6 /INPUT 4 "p0_byte_en";
    .port_info 7 /OUTPUT 32 "p0_q";
    .port_info 8 /INPUT 1 "p0_wr_req";
    .port_info 9 /INPUT 1 "p0_rd_req";
    .port_info 10 /OUTPUT 1 "p0_available";
    .port_info 11 /OUTPUT 1 "p0_ready";
    .port_info 12 /INPUT 32 "SDRAM_DQ";
    .port_info 13 /OUTPUT 32 "SDRAM_DQ_o";
    .port_info 14 /OUTPUT 11 "SDRAM_A";
    .port_info 15 /OUTPUT 4 "SDRAM_DQM";
    .port_info 16 /OUTPUT 2 "SDRAM_BA";
    .port_info 17 /OUTPUT 1 "SDRAM_nCS";
    .port_info 18 /OUTPUT 1 "SDRAM_nWE";
    .port_info 19 /OUTPUT 1 "SDRAM_nRAS";
    .port_info 20 /OUTPUT 1 "SDRAM_nCAS";
    .port_info 21 /OUTPUT 1 "SDRAM_CKE";
    .port_info 22 /OUTPUT 1 "SDRAM_CLK";
P_0x15b834a00 .param/l "BANK_WIDTH" 0 3 36, +C4<00000000000000000000000000000010>;
P_0x15b834a40 .param/l "BURST_LENGTH" 0 3 29, +C4<00000000000000000000000000000001>;
P_0x15b834a80 .param/l "BURST_TYPE" 0 3 30, +C4<00000000000000000000000000000000>;
P_0x15b834ac0 .param/l "CAS_LATENCY" 0 3 31, +C4<00000000000000000000000000000011>;
P_0x15b834b00 .param/real "CLOCK_PERIOD_NANO_SEC" 1 3 113, Cr<m5000000000000000gfc5>; value=10.0000
P_0x15b834b40 .param/l "CLOCK_SPEED_MHZ" 0 3 28, +C4<00000000000000000000000001100100>;
P_0x15b834b80 .param/l "COL_WIDTH" 0 3 35, +C4<00000000000000000000000000001000>;
P_0x15b834bc0 .param/l "CYCLES_AFTER_WRITE_FOR_NEXT_COMMAND" 1 3 141, +C4<000000000000000000000000000000100>;
P_0x15b834c00 .param/l "CYCLES_BETWEEN_ACTIVE_COMMAND" 1 3 133, +C4<000000000000000000000000000000111>;
P_0x15b834c40 .param/l "CYCLES_FOR_ACTIVE_ROW" 1 3 137, +C4<000000000000000000000000000000010>;
P_0x15b834c80 .param/l "CYCLES_FOR_AUTOREFRESH" 1 3 128, +C4<000000000000000000000000000001001>;
P_0x15b834cc0 .param/l "CYCLES_PER_REFRESH" 1 3 146, +C4<000000000000000000000001011101111>;
P_0x15b834d00 .param/l "CYCLES_UNTIL_CLEAR_INHIBIT" 1 3 120, +C4<0000000000000000000010011101110101>;
P_0x15b834d40 .param/l "CYCLES_UNTIL_INIT_PRECHARGE_END" 1 3 153, +C4<000000000000000000000010011110000001>;
P_0x15b834d80 .param/l "CYCLES_UNTIL_REFRESH1_END" 1 3 156, +C4<0000000000000000000000010011110001010>;
P_0x15b834dc0 .param/l "CYCLES_UNTIL_REFRESH2_END" 1 3 157, +C4<00000000000000000000000010011110010011>;
P_0x15b834e00 .param/l "CYCLES_UNTIL_START_INHIBIT" 1 3 116, +C4<000000000000000000001001110001001>;
P_0x15b834e40 .param/l "DATA_WIDTH" 0 3 33, +C4<00000000000000000000000000100000>;
P_0x15b834e80 .param/l "DQM_WIDTH" 0 3 37, +C4<00000000000000000000000000000100>;
P_0x15b834ec0 .param/l "P0_BURST_LENGTH" 0 3 40, +C4<00000000000000000000000000000001>;
P_0x15b834f00 .param/l "P0_OUTPUT_WIDTH" 1 3 165, +C4<00000000000000000000000000000000000000000000000000000000000011111>;
P_0x15b834f40 .param/l "ROW_WIDTH" 0 3 34, +C4<00000000000000000000000000001011>;
P_0x15b834f80 .param/l "SETTING_INHIBIT_DELAY_MICRO_SEC" 1 3 73, +C4<00000000000000000000000001100100>;
P_0x15b834fc0 .param/l "SETTING_REFRESH_TIMER_NANO_SEC" 1 3 103, +C4<00000000000000000001110101001100>;
P_0x15b835000 .param/l "SETTING_T_CK_MIN_CLOCK_CYCLE_TIME_NANO_SEC" 1 3 76, +C4<00000000000000000000000000000110>;
P_0x15b835040 .param/l "SETTING_T_MRD_MIN_LOAD_MODE_CLOCK_CYCLES" 1 3 100, +C4<00000000000000000000000000000010>;
P_0x15b835080 .param/l "SETTING_T_RAS_MIN_ROW_ACTIVE_TIME_NANO_SEC" 1 3 79, +C4<00000000000000000000000000110000>;
P_0x15b8350c0 .param/l "SETTING_T_RCD_MIN_READ_WRITE_DELAY_NANO_SEC" 1 3 94, +C4<00000000000000000000000000010010>;
P_0x15b835100 .param/l "SETTING_T_RC_MIN_ACTIVE_TO_ACTIVE_PERIOD_NANO_SEC" 1 3 91, +C4<00000000000000000000000000111100>;
P_0x15b835140 .param/l "SETTING_T_RC_MIN_ROW_CYCLE_TIME_NANO_SEC" 1 3 82, +C4<00000000000000000000000000111100>;
P_0x15b835180 .param/l "SETTING_T_RFC_MIN_AUTOREFRESH_PERIOD_NANO_SEC" 1 3 88, +C4<00000000000000000000000001010000>;
P_0x15b8351c0 .param/l "SETTING_T_RP_MIN_PRECHARGE_CMD_PERIOD_NANO_SEC" 1 3 85, +C4<00000000000000000000000000010010>;
P_0x15b835200 .param/l "SETTING_T_WR_MIN_WRITE_AUTO_PRECHARGE_RECOVERY_NANO_SEC" 1 3 97, +C4<00000000000000000000000000001111>;
P_0x15b835240 .param/l "SETTING_USE_FAST_INPUT_REGISTER" 1 3 108, +C4<00000000000000000000000000000001>;
P_0x15b835280 .param/l "WRITE_BURST" 0 3 32, +C4<00000000000000000000000000000000>;
enum0x600001656900 .enum2 (4)
   "COMMAND_NOP" 7,
   "COMMAND_ACTIVE" 3,
   "COMMAND_READ" 5,
   "COMMAND_WRITE" 4,
   "COMMAND_PRECHARGE" 2,
   "COMMAND_AUTO_REFRESH" 1,
   "COMMAND_LOAD_MODE_REG" 0
 ;
enum0x600001656980 .enum2 (3)
   "INIT" 0,
   "IDLE" 1,
   "DELAY" 2,
   "WRITE" 3,
   "READ" 4,
   "READ_OUTPUT" 5
 ;
enum0x600001656a00 .enum2 (2)
   "IO_NONE" 0,
   "IO_WRITE" 1,
   "IO_READ" 2
 ;
L_0x600001344540 .functor OR 1, v0x600000a5ec70_0, v0x600000a5eb50_0, C4<0>, C4<0>;
L_0x6000013445b0 .functor OR 1, v0x600000a57a80_0, v0x600000a577b0_0, C4<0>, C4<0>;
L_0x600001344620 .functor OR 1, L_0x600001344540, L_0x6000013445b0, C4<0>, C4<0>;
L_0x600001344690 .functor BUFZ 32, v0x600000a57f00_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x600001344700 .functor NOT 1, L_0x600001344620, C4<0>, C4<0>, C4<0>;
L_0x600001344770 .functor AND 1, L_0x6000009528a0, L_0x600001344700, C4<1>, C4<1>;
L_0x6000013447e0 .functor BUFZ 1, L_0x600000952940, C4<0>, C4<0>, C4<0>;
v0x600000a56490_0 .var "SDRAM_A", 10 0;
v0x600000a56520_0 .var "SDRAM_BA", 1 0;
v0x600000a565b0_0 .var "SDRAM_CKE", 0 0;
v0x600000a56640_0 .net "SDRAM_CLK", 0 0, L_0x6000013447e0;  alias, 1 drivers
v0x600000a566d0_0 .net "SDRAM_DQ", 31 0, L_0x600001344460;  alias, 1 drivers
v0x600000a56760_0 .var "SDRAM_DQM", 3 0;
v0x600000a567f0_0 .net "SDRAM_DQ_o", 31 0, L_0x600001344690;  alias, 1 drivers
v0x600000a56880_0 .net "SDRAM_nCAS", 0 0, L_0x600000952620;  alias, 1 drivers
v0x600000a56910_0 .net "SDRAM_nCS", 0 0, L_0x6000009524e0;  alias, 1 drivers
v0x600000a569a0_0 .net "SDRAM_nRAS", 0 0, L_0x600000952580;  alias, 1 drivers
v0x600000a56a30_0 .net "SDRAM_nWE", 0 0, L_0x6000009526c0;  alias, 1 drivers
v0x600000a56ac0_0 .net/2u *"_ivl_20", 3 0, v0x600000a57e70_0;  1 drivers
L_0x1600980a0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600000a56b50_0 .net/2u *"_ivl_31", 2 0, L_0x1600980a0;  1 drivers
L_0x1600980e8 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x600000a56be0_0 .net/2u *"_ivl_35", 2 0, L_0x1600980e8;  1 drivers
v0x600000a56c70_0 .net *"_ivl_37", 0 0, L_0x6000009528a0;  1 drivers
v0x600000a56d00_0 .net *"_ivl_39", 0 0, L_0x600001344700;  1 drivers
v0x600000a56d90_0 .var "active_port", 1 0;
v0x600000a56e20_0 .net "clk", 0 0, v0x600000a5e5b0_0;  1 drivers
L_0x160098058 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600000a56eb0_0 .net "concrete_burst_length", 2 0, L_0x160098058;  1 drivers
L_0x160098130 .functor BUFT 1, C4<0001000110000>, C4<0>, C4<0>, C4<0>;
v0x600000a56f40_0 .net "configured_mode", 12 0, L_0x160098130;  1 drivers
v0x600000a56fd0_0 .var/2u "current_io_operation", 1 0;
v0x600000a57060_0 .var "delay_counter", 31 0;
v0x600000a570f0_0 .var/2u "delay_state", 2 0;
v0x600000a57180_0 .var "dq_output", 0 0;
v0x600000a57210_0 .net "init_complete", 0 0, L_0x600000952800;  alias, 1 drivers
v0x600000a572a0_0 .net "p0_addr", 20 0, v0x600000a5e910_0;  1 drivers
v0x600000a57330_0 .net "p0_addr_current", 20 0, L_0x600000952760;  1 drivers
v0x600000a573c0_0 .var "p0_addr_queue", 20 0;
v0x600000a57450_0 .net "p0_available", 0 0, L_0x600001344770;  1 drivers
v0x600000a574e0_0 .net "p0_byte_en", 3 0, v0x600000a5e9a0_0;  1 drivers
v0x600000a57570_0 .var "p0_byte_en_queue", 3 0;
v0x600000a57600_0 .net "p0_data", 31 0, v0x600000a5ea30_0;  1 drivers
v0x600000a57690_0 .var "p0_data_queue", 31 0;
v0x600000a57720_0 .var "p0_q", 31 0;
v0x600000a577b0_0 .var "p0_rd_queue", 0 0;
v0x600000a57840_0 .net "p0_rd_req", 0 0, v0x600000a5eb50_0;  1 drivers
v0x600000a578d0_0 .var "p0_ready", 0 0;
v0x600000a57960_0 .net "p0_req", 0 0, L_0x600001344540;  1 drivers
v0x600000a579f0_0 .net "p0_req_queue", 0 0, L_0x6000013445b0;  1 drivers
v0x600000a57a80_0 .var "p0_wr_queue", 0 0;
v0x600000a57b10_0 .net "p0_wr_req", 0 0, v0x600000a5ec70_0;  1 drivers
v0x600000a57ba0_0 .net "port_req", 0 0, L_0x600001344620;  1 drivers
v0x600000a57c30_0 .var "read_counter", 3 0;
v0x600000a57cc0_0 .var "refresh_counter", 15 0;
v0x600000a57d50_0 .net "reset", 0 0, v0x600000a5ed90_0;  1 drivers
v0x600000a57de0_0 .net "sdram_clk", 0 0, L_0x600000952940;  1 drivers
v0x600000a57e70_0 .var/2u "sdram_command", 3 0;
v0x600000a57f00_0 .var "sdram_data", 31 0;
v0x600000a58000_0 .var/2u "state", 2 0;
E_0x600002d123c0 .event posedge, v0x600000a56e20_0;
L_0x6000009524e0 .part v0x600000a57e70_0, 3, 1;
L_0x600000952580 .part v0x600000a57e70_0, 2, 1;
L_0x600000952620 .part v0x600000a57e70_0, 1, 1;
L_0x6000009526c0 .part v0x600000a57e70_0, 0, 1;
L_0x600000952760 .functor MUXZ 21, v0x600000a5e910_0, v0x600000a573c0_0, L_0x6000013445b0, C4<>;
L_0x600000952800 .cmp/ne 3, v0x600000a58000_0, L_0x1600980a0;
L_0x6000009528a0 .cmp/eq 3, v0x600000a58000_0, L_0x1600980e8;
S_0x15b61f3e0 .scope begin, "$unm_blk_22" "$unm_blk_22" 3 417, 3 417 0, S_0x15b61f270;
 .timescale 0 0;
v0x600000a54fc0_0 .var "active_port_entries", 45 0;
S_0x15b609d80 .scope begin, "$unm_blk_23" "$unm_blk_23" 3 440, 3 440 0, S_0x15b61f270;
 .timescale 0 0;
v0x600000a54f30_0 .var "active_port_entries", 45 0;
S_0x15b609ef0 .scope function.vec4.s46, "get_active_port" "get_active_port" 3 257, 3 257 0, S_0x15b61f270;
 .timescale 0 0;
; Variable get_active_port is vec4 return value of scope S_0x15b609ef0
v0x600000a550e0_0 .var "selection", 45 0;
TD_sdram_tb.sdram.get_active_port ;
    %pushi/vec4 0, 0, 10;
    %ix/load 4, 36, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600000a550e0_0, 4, 10;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600000a550e0_0, 4, 32;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600000a550e0_0, 4, 4;
    %load/vec4 v0x600000a56d90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x600000a573c0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/load 4, 36, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600000a550e0_0, 4, 10;
    %load/vec4 v0x600000a57690_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600000a550e0_0, 4, 32;
    %load/vec4 v0x600000a57570_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600000a550e0_0, 4, 4;
    %jmp T_1.1;
T_1.1 ;
    %pop/vec4 1;
    %load/vec4 v0x600000a550e0_0;
    %ret/vec4 0, 0, 46;  Assign to get_active_port (store_vec4_to_lval)
    %disable/flow S_0x15b609ef0;
    %end;
S_0x15b634930 .scope task, "set_active_command" "set_active_command" 3 243, 3 243 0, S_0x15b61f270;
 .timescale 0 0;
v0x600000a56370_0 .var "addr", 20 0;
v0x600000a56400_0 .var "port", 1 0;
TD_sdram_tb.sdram.set_active_command ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x600000a57e70_0, 0;
    %load/vec4 v0x600000a56370_0;
    %parti/s 2, 19, 6;
    %assign/vec4 v0x600000a56520_0, 0;
    %load/vec4 v0x600000a56370_0;
    %parti/s 11, 8, 5;
    %assign/vec4 v0x600000a56490_0, 0;
    %load/vec4 v0x600000a56400_0;
    %assign/vec4 v0x600000a56d90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600000a57060_0, 0;
    %end;
S_0x15b634ca0 .scope module, "sdram0" "mt48lc2m32b2" 4 38, 5 45 0, S_0x15b636ab0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "Dq";
    .port_info 1 /OUTPUT 32 "Dq_o";
    .port_info 2 /INPUT 11 "Addr";
    .port_info 3 /INPUT 2 "Ba";
    .port_info 4 /INPUT 1 "Clk";
    .port_info 5 /INPUT 1 "Cke";
    .port_info 6 /INPUT 1 "Cs_n";
    .port_info 7 /INPUT 1 "Ras_n";
    .port_info 8 /INPUT 1 "Cas_n";
    .port_info 9 /INPUT 1 "We_n";
    .port_info 10 /INPUT 4 "Dqm";
P_0x15b833a00 .param/l "addr_bits" 0 5 47, +C4<00000000000000000000000000001011>;
P_0x15b833a40 .param/l "col_bits" 0 5 49, +C4<00000000000000000000000000001000>;
P_0x15b833a80 .param/l "data_bits" 0 5 48, +C4<00000000000000000000000000100000>;
P_0x15b833ac0 .param/l "mem_sizes" 0 5 50, +C4<00000000000001111111111111111111>;
P_0x15b833b00 .param/real "tAC" 0 5 143, Cr<m5666666666666800gfc4>; value=5.40000
P_0x15b833b40 .param/real "tAH" 0 5 1075, Cr<m4000000000000000gfc2>; value=1.00000
P_0x15b833b80 .param/real "tAS" 0 5 1076, Cr<m6000000000000000gfc2>; value=1.50000
P_0x15b833bc0 .param/real "tCH" 0 5 1077, Cr<m5000000000000000gfc3>; value=2.50000
P_0x15b833c00 .param/real "tCK" 0 5 1079, Cr<m6000000000000000gfc4>; value=6.00000
P_0x15b833c40 .param/real "tCKH" 0 5 1082, Cr<m4000000000000000gfc2>; value=1.00000
P_0x15b833c80 .param/real "tCKS" 0 5 1083, Cr<m6000000000000000gfc2>; value=1.50000
P_0x15b833cc0 .param/real "tCL" 0 5 1078, Cr<m5000000000000000gfc3>; value=2.50000
P_0x15b833d00 .param/real "tCMH" 0 5 1084, Cr<m4000000000000000gfc2>; value=1.00000
P_0x15b833d40 .param/real "tCMS" 0 5 1085, Cr<m6000000000000000gfc2>; value=1.50000
P_0x15b833d80 .param/real "tDH" 0 5 1080, Cr<m4000000000000000gfc2>; value=1.00000
P_0x15b833dc0 .param/real "tDS" 0 5 1081, Cr<m6000000000000000gfc2>; value=1.50000
P_0x15b833e00 .param/real "tHZ" 0 5 144, Cr<m5666666666666800gfc4>; value=5.40000
P_0x15b833e40 .param/real "tMRD" 0 5 146, Cr<m4000000000000000gfc3>; value=2.00000
P_0x15b833e80 .param/l "tOH" 0 5 145, +C4<00000000000000000000000000000011>;
P_0x15b833ec0 .param/real "tRAS" 0 5 147, Cr<m5400000000000000gfc7>; value=42.0000
P_0x15b833f00 .param/real "tRC" 0 5 148, Cr<m7800000000000000gfc7>; value=60.0000
P_0x15b833f40 .param/real "tRCD" 0 5 149, Cr<m4800000000000000gfc6>; value=18.0000
P_0x15b833f80 .param/real "tRFC" 0 5 150, Cr<m7800000000000000gfc7>; value=60.0000
P_0x15b833fc0 .param/real "tRP" 0 5 151, Cr<m4800000000000000gfc6>; value=18.0000
P_0x15b834000 .param/real "tRRD" 0 5 152, Cr<m6000000000000000gfc5>; value=12.0000
P_0x15b834040 .param/real "tWRa" 0 5 153, Cr<m6000000000000000gfc4>; value=6.00000
P_0x15b834080 .param/real "tWRm" 0 5 154, Cr<m6000000000000000gfc5>; value=12.0000
L_0x600001342530 .functor NOT 1, L_0x6000009524e0, C4<0>, C4<0>, C4<0>;
L_0x6000013425a0 .functor NOT 1, L_0x600000952580, C4<0>, C4<0>, C4<0>;
L_0x600001342610 .functor AND 1, L_0x600001342530, L_0x6000013425a0, C4<1>, C4<1>;
L_0x600001342680 .functor AND 1, L_0x600001342610, L_0x600000952620, C4<1>, C4<1>;
L_0x6000013426f0 .functor AND 1, L_0x600001342680, L_0x6000009526c0, C4<1>, C4<1>;
L_0x600001342760 .functor NOT 1, L_0x6000009524e0, C4<0>, C4<0>, C4<0>;
L_0x6000013427d0 .functor NOT 1, L_0x600000952580, C4<0>, C4<0>, C4<0>;
L_0x6000013428b0 .functor AND 1, L_0x600001342760, L_0x6000013427d0, C4<1>, C4<1>;
L_0x600001342920 .functor NOT 1, L_0x600000952620, C4<0>, C4<0>, C4<0>;
L_0x600001342990 .functor AND 1, L_0x6000013428b0, L_0x600001342920, C4<1>, C4<1>;
L_0x600001342a00 .functor AND 1, L_0x600001342990, L_0x6000009526c0, C4<1>, C4<1>;
L_0x600001342a70 .functor NOT 1, L_0x6000009524e0, C4<0>, C4<0>, C4<0>;
L_0x600001342ae0 .functor AND 1, L_0x600001342a70, L_0x600000952580, C4<1>, C4<1>;
L_0x600001342bc0 .functor AND 1, L_0x600001342ae0, L_0x600000952620, C4<1>, C4<1>;
L_0x600001342c30 .functor NOT 1, L_0x6000009526c0, C4<0>, C4<0>, C4<0>;
L_0x600001342b50 .functor AND 1, L_0x600001342bc0, L_0x600001342c30, C4<1>, C4<1>;
L_0x600001342ca0 .functor NOT 1, L_0x6000009524e0, C4<0>, C4<0>, C4<0>;
L_0x600001342d10 .functor NOT 1, L_0x600000952580, C4<0>, C4<0>, C4<0>;
L_0x600001342d80 .functor AND 1, L_0x600001342ca0, L_0x600001342d10, C4<1>, C4<1>;
L_0x600001342df0 .functor NOT 1, L_0x600000952620, C4<0>, C4<0>, C4<0>;
L_0x600001342e60 .functor AND 1, L_0x600001342d80, L_0x600001342df0, C4<1>, C4<1>;
L_0x600001342ed0 .functor NOT 1, L_0x6000009526c0, C4<0>, C4<0>, C4<0>;
L_0x600001342f40 .functor AND 1, L_0x600001342e60, L_0x600001342ed0, C4<1>, C4<1>;
L_0x600001342fb0 .functor NOT 1, L_0x6000009524e0, C4<0>, C4<0>, C4<0>;
L_0x600001343020 .functor NOT 1, L_0x600000952580, C4<0>, C4<0>, C4<0>;
L_0x600001343090 .functor AND 1, L_0x600001342fb0, L_0x600001343020, C4<1>, C4<1>;
L_0x600001343100 .functor AND 1, L_0x600001343090, L_0x600000952620, C4<1>, C4<1>;
L_0x600001343170 .functor NOT 1, L_0x6000009526c0, C4<0>, C4<0>, C4<0>;
L_0x6000013431e0 .functor AND 1, L_0x600001343100, L_0x600001343170, C4<1>, C4<1>;
L_0x600001343250 .functor NOT 1, L_0x6000009524e0, C4<0>, C4<0>, C4<0>;
L_0x6000013432c0 .functor AND 1, L_0x600001343250, L_0x600000952580, C4<1>, C4<1>;
L_0x600001343330 .functor NOT 1, L_0x600000952620, C4<0>, C4<0>, C4<0>;
L_0x6000013433a0 .functor AND 1, L_0x6000013432c0, L_0x600001343330, C4<1>, C4<1>;
L_0x600001343410 .functor AND 1, L_0x6000013433a0, L_0x6000009526c0, C4<1>, C4<1>;
L_0x600001343480 .functor NOT 1, L_0x6000009524e0, C4<0>, C4<0>, C4<0>;
L_0x6000013434f0 .functor AND 1, L_0x600001343480, L_0x600000952580, C4<1>, C4<1>;
L_0x600001343560 .functor NOT 1, L_0x600000952620, C4<0>, C4<0>, C4<0>;
L_0x6000013435d0 .functor AND 1, L_0x6000013434f0, L_0x600001343560, C4<1>, C4<1>;
L_0x600001343640 .functor NOT 1, L_0x6000009526c0, C4<0>, C4<0>, C4<0>;
L_0x6000013436b0 .functor AND 1, L_0x6000013435d0, L_0x600001343640, C4<1>, C4<1>;
L_0x600001343720 .functor NOT 1, L_0x6000009514a0, C4<0>, C4<0>, C4<0>;
L_0x600001343790 .functor NOT 1, L_0x600000951540, C4<0>, C4<0>, C4<0>;
L_0x600001343800 .functor AND 1, L_0x600001343720, L_0x600001343790, C4<1>, C4<1>;
L_0x600001343870 .functor NOT 1, L_0x6000009515e0, C4<0>, C4<0>, C4<0>;
L_0x6000013438e0 .functor AND 1, L_0x600001343800, L_0x600001343870, C4<1>, C4<1>;
L_0x600001343950 .functor NOT 1, L_0x600000951680, C4<0>, C4<0>, C4<0>;
L_0x6000013439c0 .functor NOT 1, L_0x600000951720, C4<0>, C4<0>, C4<0>;
L_0x600001343a30 .functor AND 1, L_0x600001343950, L_0x6000013439c0, C4<1>, C4<1>;
L_0x600001343aa0 .functor AND 1, L_0x600001343a30, L_0x6000009517c0, C4<1>, C4<1>;
L_0x600001343b10 .functor NOT 1, L_0x600000951860, C4<0>, C4<0>, C4<0>;
L_0x600001343b80 .functor AND 1, L_0x600001343b10, L_0x6000009519a0, C4<1>, C4<1>;
L_0x600001343bf0 .functor NOT 1, L_0x600000951a40, C4<0>, C4<0>, C4<0>;
L_0x600001343c60 .functor AND 1, L_0x600001343b80, L_0x600001343bf0, C4<1>, C4<1>;
L_0x600001343cd0 .functor NOT 1, L_0x600000951ae0, C4<0>, C4<0>, C4<0>;
L_0x600001343d40 .functor AND 1, L_0x600001343cd0, L_0x600000951b80, C4<1>, C4<1>;
L_0x600001343db0 .functor AND 1, L_0x600001343d40, L_0x600000951c20, C4<1>, C4<1>;
L_0x600001343e90 .functor AND 1, L_0x600000951cc0, L_0x600000951d60, C4<1>, C4<1>;
L_0x600001343e20 .functor AND 1, L_0x600001343e90, L_0x600000951e00, C4<1>, C4<1>;
L_0x600001343f00 .functor NOT 1, L_0x600000951ea0, C4<0>, C4<0>, C4<0>;
L_0x600001343f70 .functor NOT 1, L_0x600000951f40, C4<0>, C4<0>, C4<0>;
L_0x600001344000 .functor AND 1, L_0x600001343f00, L_0x600001343f70, C4<1>, C4<1>;
L_0x600001344070 .functor AND 1, L_0x600001344000, L_0x600000951fe0, C4<1>, C4<1>;
L_0x6000013440e0 .functor NOT 1, L_0x600000952080, C4<0>, C4<0>, C4<0>;
L_0x600001344150 .functor AND 1, L_0x6000013440e0, L_0x6000009521c0, C4<1>, C4<1>;
L_0x6000013441c0 .functor NOT 1, L_0x600000952260, C4<0>, C4<0>, C4<0>;
L_0x600001344230 .functor AND 1, L_0x600001344150, L_0x6000013441c0, C4<1>, C4<1>;
L_0x6000013442a0 .functor NOT 1, L_0x600000952120, C4<0>, C4<0>, C4<0>;
L_0x600001344310 .functor AND 1, L_0x6000013442a0, L_0x600000952300, C4<1>, C4<1>;
L_0x600001344380 .functor AND 1, L_0x600001344310, L_0x6000009523a0, C4<1>, C4<1>;
L_0x6000013443f0 .functor AND 1, v0x600000a5b210_0, v0x600000a59830_0, C4<1>, C4<1>;
L_0x600001344460 .functor BUFZ 32, v0x600000a59c20_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600000a58090 .array "A10_precharge", 3 0, 0 0;
v0x600000a58120_0 .var "Act_b0", 0 0;
v0x600000a581b0_0 .var "Act_b1", 0 0;
v0x600000a58240_0 .var "Act_b2", 0 0;
v0x600000a582d0_0 .var "Act_b3", 0 0;
v0x600000a58360_0 .net "Active_enable", 0 0, L_0x6000013426f0;  1 drivers
v0x600000a583f0_0 .net "Addr", 10 0, v0x600000a56490_0;  alias, 1 drivers
v0x600000a58480_0 .net "Aref_enable", 0 0, L_0x600001342a00;  1 drivers
v0x600000a58510 .array "Auto_precharge", 3 0, 0 0;
v0x600000a585a0_0 .var "B0_row_addr", 10 0;
v0x600000a58630_0 .var "B1_row_addr", 10 0;
v0x600000a586c0_0 .var "B2_row_addr", 10 0;
v0x600000a58750_0 .var "B3_row_addr", 10 0;
v0x600000a587e0_0 .net "Ba", 1 0, v0x600000a56520_0;  alias, 1 drivers
v0x600000a58870_0 .var "Bank", 1 0;
v0x600000a58900 .array "Bank0", 524287 0, 31 0;
v0x600000a58990 .array "Bank1", 524287 0, 31 0;
v0x600000a58a20 .array "Bank2", 524287 0, 31 0;
v0x600000a58ab0 .array "Bank3", 524287 0, 31 0;
v0x600000a58b40 .array "Bank_addr", 3 0, 1 0;
v0x600000a58bd0 .array "Bank_precharge", 3 0, 1 0;
v0x600000a58c60_0 .var "Burst_counter", 7 0;
v0x600000a58cf0_0 .net "Burst_length_1", 0 0, L_0x6000013438e0;  1 drivers
v0x600000a58d80_0 .net "Burst_length_2", 0 0, L_0x600001343aa0;  1 drivers
v0x600000a58e10_0 .net "Burst_length_4", 0 0, L_0x600001343c60;  1 drivers
v0x600000a58ea0_0 .net "Burst_length_8", 0 0, L_0x600001343db0;  1 drivers
v0x600000a58f30_0 .net "Burst_length_f", 0 0, L_0x600001343e20;  1 drivers
v0x600000a58fc0_0 .net "Burst_term", 0 0, L_0x600001342b50;  1 drivers
v0x600000a59050_0 .net "Cas_latency_1", 0 0, L_0x600001344070;  1 drivers
v0x600000a590e0_0 .net "Cas_latency_2", 0 0, L_0x600001344230;  1 drivers
v0x600000a59170_0 .net "Cas_latency_3", 0 0, L_0x600001344380;  1 drivers
v0x600000a59200_0 .net "Cas_n", 0 0, L_0x600000952620;  alias, 1 drivers
v0x600000a59290_0 .net "Cke", 0 0, v0x600000a565b0_0;  alias, 1 drivers
v0x600000a59320_0 .var "CkeZ", 0 0;
v0x600000a593b0_0 .net "Clk", 0 0, L_0x6000013447e0;  alias, 1 drivers
v0x600000a59440_0 .var "Col", 7 0;
v0x600000a594d0 .array "Col_addr", 3 0, 7 0;
v0x600000a59560_0 .var "Col_brst", 7 0;
v0x600000a595f0_0 .var "Col_temp", 7 0;
v0x600000a59680 .array "Command", 3 0, 3 0;
v0x600000a59710 .array/i "Count_precharge", 3 0, 31 0;
v0x600000a597a0_0 .net "Cs_n", 0 0, L_0x6000009524e0;  alias, 1 drivers
v0x600000a59830_0 .var "Data_in_enable", 0 0;
v0x600000a598c0_0 .var "Data_out_enable", 0 0;
L_0x160098010 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600000a59950_0 .net "Debug", 0 0, L_0x160098010;  1 drivers
v0x600000a599e0_0 .net "Dq", 31 0, L_0x600001344690;  alias, 1 drivers
v0x600000a59a70_0 .net "Dq_chk", 0 0, L_0x6000013443f0;  1 drivers
v0x600000a59b00_0 .var "Dq_dqm", 31 0;
v0x600000a59b90_0 .net "Dq_o", 31 0, L_0x600001344460;  alias, 1 drivers
v0x600000a59c20_0 .var "Dq_reg", 31 0;
v0x600000a59cb0_0 .net "Dqm", 3 0, v0x600000a56760_0;  alias, 1 drivers
v0x600000a59d40_0 .var "Dqm_reg0", 3 0;
v0x600000a59dd0_0 .var "Dqm_reg1", 3 0;
v0x600000a59e60_0 .var "MRD_chk", 63 0;
v0x600000a59ef0_0 .var "Mode_reg", 10 0;
v0x600000a59f80_0 .net "Mode_reg_enable", 0 0, L_0x600001342f40;  1 drivers
v0x600000a5a010_0 .var "Pc_b0", 0 0;
v0x600000a5a0a0_0 .var "Pc_b1", 0 0;
v0x600000a5a130_0 .var "Pc_b2", 0 0;
v0x600000a5a1c0_0 .var "Pc_b3", 0 0;
v0x600000a5a250_0 .net "Prech_enable", 0 0, L_0x6000013431e0;  1 drivers
v0x600000a5a2e0_0 .var "Prev_bank", 1 0;
v0x600000a5a370_0 .var "RAS_chk0", 63 0;
v0x600000a5a400_0 .var "RAS_chk1", 63 0;
v0x600000a5a490_0 .var "RAS_chk2", 63 0;
v0x600000a5a520_0 .var "RAS_chk3", 63 0;
v0x600000a5a5b0_0 .var "RCD_chk0", 63 0;
v0x600000a5a640_0 .var "RCD_chk1", 63 0;
v0x600000a5a6d0_0 .var "RCD_chk2", 63 0;
v0x600000a5a760_0 .var "RCD_chk3", 63 0;
v0x600000a5a7f0_0 .var "RC_chk0", 63 0;
v0x600000a5a880_0 .var "RC_chk1", 63 0;
v0x600000a5a910_0 .var "RC_chk2", 63 0;
v0x600000a5a9a0_0 .var "RC_chk3", 63 0;
v0x600000a5aa30_0 .var "RFC_chk", 63 0;
v0x600000a5aac0_0 .var "RP_chk0", 63 0;
v0x600000a5ab50_0 .var "RP_chk1", 63 0;
v0x600000a5abe0_0 .var "RP_chk2", 63 0;
v0x600000a5ac70_0 .var "RP_chk3", 63 0;
v0x600000a5ad00_0 .var "RRD_chk", 63 0;
v0x600000a5ad90_0 .var "RW_interrupt_bank", 1 0;
v0x600000a5ae20 .array/i "RW_interrupt_counter", 3 0, 31 0;
v0x600000a5aeb0 .array "RW_interrupt_read", 3 0, 0 0;
v0x600000a5af40 .array "RW_interrupt_write", 3 0, 0 0;
v0x600000a5afd0_0 .net "Ras_n", 0 0, L_0x600000952580;  alias, 1 drivers
v0x600000a5b060_0 .net "Read_enable", 0 0, L_0x600001343410;  1 drivers
v0x600000a5b0f0 .array "Read_precharge", 3 0, 0 0;
v0x600000a5b180_0 .var "Row", 10 0;
v0x600000a5b210_0 .var "Sys_clk", 0 0;
v0x600000a5b2a0 .array "WR_chkm", 3 0, 63 0;
v0x600000a5b330_0 .net "We_n", 0 0, L_0x6000009526c0;  alias, 1 drivers
v0x600000a5b3c0_0 .net "Write_burst_mode", 0 0, L_0x600000952440;  1 drivers
v0x600000a5b450_0 .net "Write_enable", 0 0, L_0x6000013436b0;  1 drivers
v0x600000a5b4e0 .array "Write_precharge", 3 0, 0 0;
v0x600000a5b570_0 .net *"_ivl_0", 0 0, L_0x600001342530;  1 drivers
v0x600000a5b600_0 .net *"_ivl_10", 0 0, L_0x600001342760;  1 drivers
v0x600000a5b690_0 .net *"_ivl_101", 0 0, L_0x600000951720;  1 drivers
v0x600000a5b720_0 .net *"_ivl_102", 0 0, L_0x6000013439c0;  1 drivers
v0x600000a5b7b0_0 .net *"_ivl_104", 0 0, L_0x600001343a30;  1 drivers
v0x600000a5b840_0 .net *"_ivl_107", 0 0, L_0x6000009517c0;  1 drivers
v0x600000a5b8d0_0 .net *"_ivl_111", 0 0, L_0x600000951860;  1 drivers
v0x600000a5b960_0 .net *"_ivl_112", 0 0, L_0x600001343b10;  1 drivers
v0x600000a5b9f0_0 .net *"_ivl_115", 0 0, L_0x6000009519a0;  1 drivers
v0x600000a5ba80_0 .net *"_ivl_116", 0 0, L_0x600001343b80;  1 drivers
v0x600000a5bb10_0 .net *"_ivl_119", 0 0, L_0x600000951a40;  1 drivers
v0x600000a5bba0_0 .net *"_ivl_12", 0 0, L_0x6000013427d0;  1 drivers
v0x600000a5bc30_0 .net *"_ivl_120", 0 0, L_0x600001343bf0;  1 drivers
v0x600000a5bcc0_0 .net *"_ivl_125", 0 0, L_0x600000951ae0;  1 drivers
v0x600000a5bd50_0 .net *"_ivl_126", 0 0, L_0x600001343cd0;  1 drivers
v0x600000a5bde0_0 .net *"_ivl_129", 0 0, L_0x600000951b80;  1 drivers
v0x600000a5be70_0 .net *"_ivl_130", 0 0, L_0x600001343d40;  1 drivers
v0x600000a5bf00_0 .net *"_ivl_133", 0 0, L_0x600000951c20;  1 drivers
v0x600000a5c000_0 .net *"_ivl_137", 0 0, L_0x600000951cc0;  1 drivers
v0x600000a5c090_0 .net *"_ivl_139", 0 0, L_0x600000951d60;  1 drivers
v0x600000a5c120_0 .net *"_ivl_14", 0 0, L_0x6000013428b0;  1 drivers
v0x600000a5c1b0_0 .net *"_ivl_140", 0 0, L_0x600001343e90;  1 drivers
v0x600000a5c240_0 .net *"_ivl_143", 0 0, L_0x600000951e00;  1 drivers
v0x600000a5c2d0_0 .net *"_ivl_147", 0 0, L_0x600000951ea0;  1 drivers
v0x600000a5c360_0 .net *"_ivl_148", 0 0, L_0x600001343f00;  1 drivers
v0x600000a5c3f0_0 .net *"_ivl_151", 0 0, L_0x600000951f40;  1 drivers
v0x600000a5c480_0 .net *"_ivl_152", 0 0, L_0x600001343f70;  1 drivers
v0x600000a5c510_0 .net *"_ivl_154", 0 0, L_0x600001344000;  1 drivers
v0x600000a5c5a0_0 .net *"_ivl_157", 0 0, L_0x600000951fe0;  1 drivers
v0x600000a5c630_0 .net *"_ivl_16", 0 0, L_0x600001342920;  1 drivers
v0x600000a5c6c0_0 .net *"_ivl_161", 0 0, L_0x600000952080;  1 drivers
v0x600000a5c750_0 .net *"_ivl_162", 0 0, L_0x6000013440e0;  1 drivers
v0x600000a5c7e0_0 .net *"_ivl_165", 0 0, L_0x6000009521c0;  1 drivers
v0x600000a5c870_0 .net *"_ivl_166", 0 0, L_0x600001344150;  1 drivers
v0x600000a5c900_0 .net *"_ivl_169", 0 0, L_0x600000952260;  1 drivers
v0x600000a5c990_0 .net *"_ivl_170", 0 0, L_0x6000013441c0;  1 drivers
v0x600000a5ca20_0 .net *"_ivl_175", 0 0, L_0x600000952120;  1 drivers
v0x600000a5cab0_0 .net *"_ivl_176", 0 0, L_0x6000013442a0;  1 drivers
v0x600000a5cb40_0 .net *"_ivl_179", 0 0, L_0x600000952300;  1 drivers
v0x600000a5cbd0_0 .net *"_ivl_18", 0 0, L_0x600001342990;  1 drivers
v0x600000a5cc60_0 .net *"_ivl_180", 0 0, L_0x600001344310;  1 drivers
v0x600000a5ccf0_0 .net *"_ivl_183", 0 0, L_0x6000009523a0;  1 drivers
v0x600000a5cd80_0 .var *"_ivl_198", 31 0; Local signal
v0x600000a5ce10_0 .var *"_ivl_199", 31 0; Local signal
v0x600000a5cea0_0 .net *"_ivl_2", 0 0, L_0x6000013425a0;  1 drivers
v0x600000a5cf30_0 .net *"_ivl_22", 0 0, L_0x600001342a70;  1 drivers
v0x600000a5cfc0_0 .net *"_ivl_24", 0 0, L_0x600001342ae0;  1 drivers
v0x600000a5d050_0 .net *"_ivl_26", 0 0, L_0x600001342bc0;  1 drivers
v0x600000a5d0e0_0 .net *"_ivl_28", 0 0, L_0x600001342c30;  1 drivers
v0x600000a5d170_0 .net *"_ivl_32", 0 0, L_0x600001342ca0;  1 drivers
v0x600000a5d200_0 .net *"_ivl_34", 0 0, L_0x600001342d10;  1 drivers
v0x600000a5d290_0 .net *"_ivl_36", 0 0, L_0x600001342d80;  1 drivers
v0x600000a5d320_0 .net *"_ivl_38", 0 0, L_0x600001342df0;  1 drivers
v0x600000a5d3b0_0 .net *"_ivl_4", 0 0, L_0x600001342610;  1 drivers
v0x600000a5d440_0 .net *"_ivl_40", 0 0, L_0x600001342e60;  1 drivers
v0x600000a5d4d0_0 .net *"_ivl_42", 0 0, L_0x600001342ed0;  1 drivers
v0x600000a5d560_0 .net *"_ivl_46", 0 0, L_0x600001342fb0;  1 drivers
v0x600000a5d5f0_0 .net *"_ivl_48", 0 0, L_0x600001343020;  1 drivers
v0x600000a5d680_0 .net *"_ivl_50", 0 0, L_0x600001343090;  1 drivers
v0x600000a5d710_0 .net *"_ivl_52", 0 0, L_0x600001343100;  1 drivers
v0x600000a5d7a0_0 .net *"_ivl_54", 0 0, L_0x600001343170;  1 drivers
v0x600000a5d830_0 .net *"_ivl_58", 0 0, L_0x600001343250;  1 drivers
v0x600000a5d8c0_0 .net *"_ivl_6", 0 0, L_0x600001342680;  1 drivers
v0x600000a5d950_0 .net *"_ivl_60", 0 0, L_0x6000013432c0;  1 drivers
v0x600000a5d9e0_0 .net *"_ivl_62", 0 0, L_0x600001343330;  1 drivers
v0x600000a5da70_0 .net *"_ivl_64", 0 0, L_0x6000013433a0;  1 drivers
v0x600000a5db00_0 .net *"_ivl_68", 0 0, L_0x600001343480;  1 drivers
v0x600000a5db90_0 .net *"_ivl_70", 0 0, L_0x6000013434f0;  1 drivers
v0x600000a5dc20_0 .net *"_ivl_72", 0 0, L_0x600001343560;  1 drivers
v0x600000a5dcb0_0 .net *"_ivl_74", 0 0, L_0x6000013435d0;  1 drivers
v0x600000a5dd40_0 .net *"_ivl_76", 0 0, L_0x600001343640;  1 drivers
v0x600000a5ddd0_0 .net *"_ivl_81", 0 0, L_0x6000009514a0;  1 drivers
v0x600000a5de60_0 .net *"_ivl_82", 0 0, L_0x600001343720;  1 drivers
v0x600000a5def0_0 .net *"_ivl_85", 0 0, L_0x600000951540;  1 drivers
v0x600000a5df80_0 .net *"_ivl_86", 0 0, L_0x600001343790;  1 drivers
v0x600000a5e010_0 .net *"_ivl_88", 0 0, L_0x600001343800;  1 drivers
v0x600000a5e0a0_0 .net *"_ivl_91", 0 0, L_0x6000009515e0;  1 drivers
v0x600000a5e130_0 .net *"_ivl_92", 0 0, L_0x600001343870;  1 drivers
v0x600000a5e1c0_0 .net *"_ivl_97", 0 0, L_0x600000951680;  1 drivers
v0x600000a5e250_0 .net *"_ivl_98", 0 0, L_0x600001343950;  1 drivers
E_0x600002d12ac0 .event posedge, v0x600000a5b210_0;
E_0x600002d12b00 .event negedge, v0x600000a56640_0;
E_0x600002d12b40 .event posedge, v0x600000a56640_0;
L_0x6000009514a0 .part v0x600000a59ef0_0, 2, 1;
L_0x600000951540 .part v0x600000a59ef0_0, 1, 1;
L_0x6000009515e0 .part v0x600000a59ef0_0, 0, 1;
L_0x600000951680 .part v0x600000a59ef0_0, 2, 1;
L_0x600000951720 .part v0x600000a59ef0_0, 1, 1;
L_0x6000009517c0 .part v0x600000a59ef0_0, 0, 1;
L_0x600000951860 .part v0x600000a59ef0_0, 2, 1;
L_0x6000009519a0 .part v0x600000a59ef0_0, 1, 1;
L_0x600000951a40 .part v0x600000a59ef0_0, 0, 1;
L_0x600000951ae0 .part v0x600000a59ef0_0, 2, 1;
L_0x600000951b80 .part v0x600000a59ef0_0, 1, 1;
L_0x600000951c20 .part v0x600000a59ef0_0, 0, 1;
L_0x600000951cc0 .part v0x600000a59ef0_0, 2, 1;
L_0x600000951d60 .part v0x600000a59ef0_0, 1, 1;
L_0x600000951e00 .part v0x600000a59ef0_0, 0, 1;
L_0x600000951ea0 .part v0x600000a59ef0_0, 6, 1;
L_0x600000951f40 .part v0x600000a59ef0_0, 5, 1;
L_0x600000951fe0 .part v0x600000a59ef0_0, 4, 1;
L_0x600000952080 .part v0x600000a59ef0_0, 6, 1;
L_0x6000009521c0 .part v0x600000a59ef0_0, 5, 1;
L_0x600000952260 .part v0x600000a59ef0_0, 4, 1;
L_0x600000952120 .part v0x600000a59ef0_0, 6, 1;
L_0x600000952300 .part v0x600000a59ef0_0, 5, 1;
L_0x6000009523a0 .part v0x600000a59ef0_0, 4, 1;
L_0x600000952440 .part v0x600000a59ef0_0, 9, 1;
S_0x15b6355b0 .scope task, "Burst_decode" "Burst_decode" 5 1017, 5 1017 0, S_0x15b634ca0;
 .timescale -9 -12;
TD_sdram_tb.sdram0.Burst_decode ;
    %load/vec4 v0x600000a58c60_0;
    %addi 1, 0, 8;
    %store/vec4 v0x600000a58c60_0, 0, 8;
    %load/vec4 v0x600000a59ef0_0;
    %parti/s 1, 3, 3;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_3.2, 4;
    %load/vec4 v0x600000a59440_0;
    %addi 1, 0, 8;
    %store/vec4 v0x600000a595f0_0, 0, 8;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x600000a59ef0_0;
    %parti/s 1, 3, 3;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_3.4, 4;
    %load/vec4 v0x600000a58c60_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x600000a59560_0;
    %parti/s 1, 2, 3;
    %xor;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600000a595f0_0, 4, 1;
    %load/vec4 v0x600000a58c60_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x600000a59560_0;
    %parti/s 1, 1, 2;
    %xor;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600000a595f0_0, 4, 1;
    %load/vec4 v0x600000a58c60_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x600000a59560_0;
    %parti/s 1, 0, 2;
    %xor;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600000a595f0_0, 4, 1;
T_3.4 ;
T_3.3 ;
    %load/vec4 v0x600000a58d80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.6, 8;
    %load/vec4 v0x600000a595f0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600000a59440_0, 4, 1;
    %jmp T_3.7;
T_3.6 ;
    %load/vec4 v0x600000a58e10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.8, 8;
    %load/vec4 v0x600000a595f0_0;
    %parti/s 2, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600000a59440_0, 4, 2;
    %jmp T_3.9;
T_3.8 ;
    %load/vec4 v0x600000a58ea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.10, 8;
    %load/vec4 v0x600000a595f0_0;
    %parti/s 3, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600000a59440_0, 4, 3;
    %jmp T_3.11;
T_3.10 ;
    %load/vec4 v0x600000a595f0_0;
    %store/vec4 v0x600000a59440_0, 0, 8;
T_3.11 ;
T_3.9 ;
T_3.7 ;
    %load/vec4 v0x600000a5b3c0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_3.12, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000a59830_0, 0, 1;
T_3.12 ;
    %load/vec4 v0x600000a58cf0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_3.14, 4;
    %load/vec4 v0x600000a58c60_0;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_3.16, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000a59830_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000a598c0_0, 0, 1;
T_3.16 ;
    %jmp T_3.15;
T_3.14 ;
    %load/vec4 v0x600000a58d80_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_3.18, 4;
    %load/vec4 v0x600000a58c60_0;
    %pad/u 32;
    %cmpi/u 2, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_3.20, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000a59830_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000a598c0_0, 0, 1;
T_3.20 ;
    %jmp T_3.19;
T_3.18 ;
    %load/vec4 v0x600000a58e10_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_3.22, 4;
    %load/vec4 v0x600000a58c60_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_3.24, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000a59830_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000a598c0_0, 0, 1;
T_3.24 ;
    %jmp T_3.23;
T_3.22 ;
    %load/vec4 v0x600000a58ea0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_3.26, 4;
    %load/vec4 v0x600000a58c60_0;
    %pad/u 32;
    %cmpi/u 8, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_3.28, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000a59830_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000a598c0_0, 0, 1;
T_3.28 ;
T_3.26 ;
T_3.23 ;
T_3.19 ;
T_3.15 ;
    %end;
    .scope S_0x15b634ca0;
T_4 ;
    %pushi/vec4 0, 4294967295, 32;
    %store/vec4 v0x600000a59c20_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000a59830_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000a598c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000a58120_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000a581b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000a58240_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000a582d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000a5a010_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000a5a0a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000a5a130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000a5a1c0_0, 0, 1;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000a5b2a0, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000a5b2a0, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000a5b2a0, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000a5b2a0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000a5aeb0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000a5aeb0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000a5aeb0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000a5aeb0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000a5af40, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000a5af40, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000a5af40, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000a5af40, 4, 0;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x600000a59e60_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x600000a5aa30_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x600000a5ad00_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x600000a5a370_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x600000a5a400_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x600000a5a490_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x600000a5a520_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x600000a5a5b0_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x600000a5a640_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x600000a5a6d0_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x600000a5a760_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x600000a5a7f0_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x600000a5a880_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x600000a5a910_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x600000a5a9a0_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x600000a5aac0_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x600000a5ab50_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x600000a5abe0_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x600000a5ac70_0, 0, 64;
    %vpi_call/w 5 178 "$timeformat", 32'sb11111111111111111111111111110111, 32'sb00000000000000000000000000000001, " ns", 32'sb00000000000000000000000000001100 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x15b634ca0;
T_5 ;
    %wait E_0x600002d12b40;
    %load/vec4 v0x600000a59320_0;
    %store/vec4 v0x600000a5b210_0, 0, 1;
    %load/vec4 v0x600000a59290_0;
    %store/vec4 v0x600000a59320_0, 0, 1;
    %wait E_0x600002d12b00;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000a5b210_0, 0, 1;
    %jmp T_5;
    .thread T_5;
    .scope S_0x15b634ca0;
T_6 ;
    %wait E_0x600002d12ac0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000a59680, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000a59680, 4, 0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000a59680, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000a59680, 4, 0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000a59680, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000a59680, 4, 0;
    %pushi/vec4 1, 0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000a59680, 4, 0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000a594d0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000a594d0, 4, 0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000a594d0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000a594d0, 4, 0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000a594d0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000a594d0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000a594d0, 4, 0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000a58b40, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000a58b40, 4, 0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000a58b40, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000a58b40, 4, 0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000a58b40, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000a58b40, 4, 0;
    %pushi/vec4 0, 0, 2;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000a58b40, 4, 0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000a58bd0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000a58bd0, 4, 0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000a58bd0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000a58bd0, 4, 0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000a58bd0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000a58bd0, 4, 0;
    %pushi/vec4 0, 0, 2;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000a58bd0, 4, 0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000a58090, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000a58090, 4, 0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000a58090, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000a58090, 4, 0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000a58090, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000a58090, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000a58090, 4, 0;
    %load/vec4 v0x600000a59dd0_0;
    %store/vec4 v0x600000a59d40_0, 0, 4;
    %load/vec4 v0x600000a59cb0_0;
    %store/vec4 v0x600000a59dd0_0, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000a58510, 4;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_6.0, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000a59710, 4;
    %addi 1, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000a59710, 4, 0;
T_6.0 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000a58510, 4;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_6.2, 6;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000a59710, 4;
    %addi 1, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000a59710, 4, 0;
T_6.2 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000a58510, 4;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_6.4, 6;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000a59710, 4;
    %addi 1, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000a59710, 4, 0;
T_6.4 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000a58510, 4;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_6.6, 6;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000a59710, 4;
    %addi 1, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000a59710, 4, 0;
T_6.6 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000a5af40, 4;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_6.8, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000a5ae20, 4;
    %addi 1, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000a5ae20, 4, 0;
T_6.8 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000a5af40, 4;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_6.10, 6;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000a5ae20, 4;
    %addi 1, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000a5ae20, 4, 0;
T_6.10 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000a5af40, 4;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_6.12, 6;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000a5ae20, 4;
    %addi 1, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000a5ae20, 4, 0;
T_6.12 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000a5af40, 4;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_6.14, 6;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000a5ae20, 4;
    %addi 1, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000a5ae20, 4, 0;
T_6.14 ;
    %load/vec4 v0x600000a59e60_0;
    %addi 1, 0, 64;
    %store/vec4 v0x600000a59e60_0, 0, 64;
    %load/vec4 v0x600000a58480_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_6.16, 6;
    %load/vec4 v0x600000a59950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.18, 8;
    %vpi_call/w 5 257 "$display", "%m : at time %t AREF : Auto Refresh", $time {0 0 0};
T_6.18 ;
    %vpi_func 5 261 "$time" 64 {0 0 0};
    %load/vec4 v0x600000a5aa30_0;
    %sub;
    %cvt/rv;
    %pushi/real 2013265920, 4071; load=60.0000
    %cmp/wr;
    %jmp/0xz  T_6.20, 5;
    %vpi_call/w 5 262 "$display", "%m : at time %t ERROR: tRFC violation during Auto Refresh", $time {0 0 0};
T_6.20 ;
    %vpi_func 5 266 "$time" 64 {0 0 0};
    %load/vec4 v0x600000a5aac0_0;
    %sub;
    %cvt/rv;
    %pushi/real 1207959552, 4070; load=18.0000
    %cmp/wr;
    %jmp/1 T_6.26, 5;
    %flag_mov 8, 5;
    %vpi_func 5 266 "$time" 64 {0 0 0};
    %load/vec4 v0x600000a5ab50_0;
    %sub;
    %cvt/rv;
    %pushi/real 1207959552, 4070; load=18.0000
    %cmp/wr;
    %flag_or 5, 8;
T_6.26;
    %jmp/1 T_6.25, 5;
    %flag_mov 8, 5;
    %vpi_func 5 267 "$time" 64 {0 0 0};
    %load/vec4 v0x600000a5abe0_0;
    %sub;
    %cvt/rv;
    %pushi/real 1207959552, 4070; load=18.0000
    %cmp/wr;
    %flag_or 5, 8;
T_6.25;
    %jmp/1 T_6.24, 5;
    %flag_mov 8, 5;
    %vpi_func 5 267 "$time" 64 {0 0 0};
    %load/vec4 v0x600000a5ac70_0;
    %sub;
    %cvt/rv;
    %pushi/real 1207959552, 4070; load=18.0000
    %cmp/wr;
    %flag_or 5, 8;
T_6.24;
    %jmp/0xz  T_6.22, 5;
    %vpi_call/w 5 268 "$display", "%m : at time %t ERROR: tRP violation during Auto Refresh", $time {0 0 0};
T_6.22 ;
    %load/vec4 v0x600000a5a010_0;
    %cmpi/e 0, 0, 1;
    %jmp/1 T_6.31, 6;
    %flag_mov 8, 6;
    %load/vec4 v0x600000a5a0a0_0;
    %cmpi/e 0, 0, 1;
    %flag_or 6, 8;
T_6.31;
    %jmp/1 T_6.30, 6;
    %flag_mov 8, 6;
    %load/vec4 v0x600000a5a130_0;
    %cmpi/e 0, 0, 1;
    %flag_or 6, 8;
T_6.30;
    %jmp/1 T_6.29, 6;
    %flag_mov 8, 6;
    %load/vec4 v0x600000a5a1c0_0;
    %cmpi/e 0, 0, 1;
    %flag_or 6, 8;
T_6.29;
    %jmp/0xz  T_6.27, 6;
    %vpi_call/w 5 273 "$display", "%m : at time %t ERROR: All banks must be Precharge before Auto Refresh", $time {0 0 0};
T_6.27 ;
    %load/vec4 v0x600000a59e60_0;
    %cvt/rv;
    %pushi/real 1073741824, 4067; load=2.00000
    %cmp/wr;
    %jmp/0xz  T_6.32, 5;
    %vpi_call/w 5 278 "$display", "%m : at time %t ERROR: tMRD violation during Auto Refresh", $time {0 0 0};
T_6.32 ;
    %vpi_func 5 282 "$time" 64 {0 0 0};
    %store/vec4 v0x600000a5aa30_0, 0, 64;
T_6.16 ;
    %load/vec4 v0x600000a59f80_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_6.34, 6;
    %load/vec4 v0x600000a583f0_0;
    %store/vec4 v0x600000a59ef0_0, 0, 11;
    %load/vec4 v0x600000a59950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.36, 8;
    %vpi_call/w 5 292 "$display", "%m : at time %t LMR  : Load Mode Register", $time {0 0 0};
    %load/vec4 v0x600000a583f0_0;
    %parti/s 3, 4, 4;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.38, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.39, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.40, 6;
    %vpi_call/w 5 298 "$display", "%m :                             CAS Latency      = Reserved" {0 0 0};
    %jmp T_6.42;
T_6.38 ;
    %vpi_call/w 5 295 "$display", "%m :                             CAS Latency      = 1" {0 0 0};
    %jmp T_6.42;
T_6.39 ;
    %vpi_call/w 5 296 "$display", "%m :                             CAS Latency      = 2" {0 0 0};
    %jmp T_6.42;
T_6.40 ;
    %vpi_call/w 5 297 "$display", "%m :                             CAS Latency      = 3" {0 0 0};
    %jmp T_6.42;
T_6.42 ;
    %pop/vec4 1;
    %load/vec4 v0x600000a583f0_0;
    %parti/s 3, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.43, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.44, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.45, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.46, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_6.47, 6;
    %vpi_call/w 5 308 "$display", "%m :                             Burst Length     = Reserved" {0 0 0};
    %jmp T_6.49;
T_6.43 ;
    %vpi_call/w 5 303 "$display", "%m :                             Burst Length     = 1" {0 0 0};
    %jmp T_6.49;
T_6.44 ;
    %vpi_call/w 5 304 "$display", "%m :                             Burst Length     = 2" {0 0 0};
    %jmp T_6.49;
T_6.45 ;
    %vpi_call/w 5 305 "$display", "%m :                             Burst Length     = 4" {0 0 0};
    %jmp T_6.49;
T_6.46 ;
    %vpi_call/w 5 306 "$display", "%m :                             Burst Length     = 8" {0 0 0};
    %jmp T_6.49;
T_6.47 ;
    %vpi_call/w 5 307 "$display", "%m :                             Burst Length     = Full" {0 0 0};
    %jmp T_6.49;
T_6.49 ;
    %pop/vec4 1;
    %load/vec4 v0x600000a583f0_0;
    %parti/s 1, 3, 3;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_6.50, 6;
    %vpi_call/w 5 313 "$display", "%m :                             Burst Type       = Sequential" {0 0 0};
    %jmp T_6.51;
T_6.50 ;
    %load/vec4 v0x600000a583f0_0;
    %parti/s 1, 3, 3;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_6.52, 6;
    %vpi_call/w 5 315 "$display", "%m :                             Burst Type       = Interleaved" {0 0 0};
    %jmp T_6.53;
T_6.52 ;
    %vpi_call/w 5 317 "$display", "%m :                             Burst Type       = Reserved" {0 0 0};
T_6.53 ;
T_6.51 ;
    %load/vec4 v0x600000a583f0_0;
    %parti/s 1, 9, 5;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_6.54, 6;
    %vpi_call/w 5 322 "$display", "%m :                             Write Burst Mode = Programmed Burst Length" {0 0 0};
    %jmp T_6.55;
T_6.54 ;
    %load/vec4 v0x600000a583f0_0;
    %parti/s 1, 9, 5;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_6.56, 6;
    %vpi_call/w 5 324 "$display", "%m :                             Write Burst Mode = Single Location Access" {0 0 0};
    %jmp T_6.57;
T_6.56 ;
    %vpi_call/w 5 326 "$display", "%m :                             Write Burst Mode = Reserved" {0 0 0};
T_6.57 ;
T_6.55 ;
T_6.36 ;
    %load/vec4 v0x600000a5a010_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_6.62, 6;
    %load/vec4 v0x600000a5a0a0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_6.62;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_6.61, 10;
    %load/vec4 v0x600000a5a130_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_6.61;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.60, 9;
    %load/vec4 v0x600000a5a1c0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_6.60;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.58, 8;
    %vpi_call/w 5 332 "$display", "%m : at time %t ERROR: all banks must be Precharge before Load Mode Register", $time {0 0 0};
T_6.58 ;
    %vpi_func 5 336 "$time" 64 {0 0 0};
    %load/vec4 v0x600000a5aac0_0;
    %sub;
    %cvt/rv;
    %pushi/real 1207959552, 4070; load=18.0000
    %cmp/wr;
    %jmp/1 T_6.67, 5;
    %flag_mov 8, 5;
    %vpi_func 5 336 "$time" 64 {0 0 0};
    %load/vec4 v0x600000a5ab50_0;
    %sub;
    %cvt/rv;
    %pushi/real 1207959552, 4070; load=18.0000
    %cmp/wr;
    %flag_or 5, 8;
T_6.67;
    %jmp/1 T_6.66, 5;
    %flag_mov 8, 5;
    %vpi_func 5 337 "$time" 64 {0 0 0};
    %load/vec4 v0x600000a5abe0_0;
    %sub;
    %cvt/rv;
    %pushi/real 1207959552, 4070; load=18.0000
    %cmp/wr;
    %flag_or 5, 8;
T_6.66;
    %jmp/1 T_6.65, 5;
    %flag_mov 8, 5;
    %vpi_func 5 337 "$time" 64 {0 0 0};
    %load/vec4 v0x600000a5ac70_0;
    %sub;
    %cvt/rv;
    %pushi/real 1207959552, 4070; load=18.0000
    %cmp/wr;
    %flag_or 5, 8;
T_6.65;
    %jmp/0xz  T_6.63, 5;
    %vpi_call/w 5 338 "$display", "%m : at time %t ERROR: tRP violation during Load Mode Register", $time {0 0 0};
T_6.63 ;
    %vpi_func 5 342 "$time" 64 {0 0 0};
    %load/vec4 v0x600000a5aa30_0;
    %sub;
    %cvt/rv;
    %pushi/real 2013265920, 4071; load=60.0000
    %cmp/wr;
    %jmp/0xz  T_6.68, 5;
    %vpi_call/w 5 343 "$display", "%m : at time %t ERROR: tRFC violation during Load Mode Register", $time {0 0 0};
T_6.68 ;
    %load/vec4 v0x600000a59e60_0;
    %cvt/rv;
    %pushi/real 1073741824, 4067; load=2.00000
    %cmp/wr;
    %jmp/0xz  T_6.70, 5;
    %vpi_call/w 5 348 "$display", "%m : at time %t ERROR: tMRD violation during Load Mode Register", $time {0 0 0};
T_6.70 ;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x600000a59e60_0, 0, 64;
T_6.34 ;
    %load/vec4 v0x600000a58360_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_6.72, 6;
    %load/vec4 v0x600000a587e0_0;
    %cmpi/e 0, 0, 2;
    %flag_get/vec4 6;
    %jmp/0 T_6.79, 6;
    %load/vec4 v0x600000a58120_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_6.79;
    %flag_set/vec4 8;
    %jmp/1 T_6.78, 8;
    %load/vec4 v0x600000a587e0_0;
    %cmpi/e 1, 0, 2;
    %flag_get/vec4 6;
    %jmp/0 T_6.80, 6;
    %load/vec4 v0x600000a581b0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_6.80;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_6.78;
    %jmp/1 T_6.77, 8;
    %load/vec4 v0x600000a587e0_0;
    %cmpi/e 2, 0, 2;
    %flag_get/vec4 6;
    %jmp/0 T_6.81, 6;
    %load/vec4 v0x600000a58240_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_6.81;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_6.77;
    %jmp/1 T_6.76, 8;
    %load/vec4 v0x600000a587e0_0;
    %cmpi/e 3, 0, 2;
    %flag_get/vec4 6;
    %jmp/0 T_6.82, 6;
    %load/vec4 v0x600000a582d0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_6.82;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_6.76;
    %jmp/0xz  T_6.74, 8;
    %vpi_call/w 5 360 "$display", "%m : at time %t ERROR: Bank already activated -- data can be corrupted", $time {0 0 0};
T_6.74 ;
    %load/vec4 v0x600000a587e0_0;
    %cmpi/e 0, 0, 2;
    %flag_get/vec4 6;
    %jmp/0 T_6.85, 6;
    %load/vec4 v0x600000a5a010_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_6.85;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.83, 8;
    %load/vec4 v0x600000a59950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.86, 8;
    %vpi_call/w 5 367 "$display", "%m : at time %t ACT  : Bank = 0 Row = %d", $time, v0x600000a583f0_0 {0 0 0};
T_6.86 ;
    %vpi_func 5 371 "$time" 64 {0 0 0};
    %load/vec4 v0x600000a5a7f0_0;
    %sub;
    %cvt/rv;
    %pushi/real 2013265920, 4071; load=60.0000
    %cmp/wr;
    %jmp/0xz  T_6.88, 5;
    %vpi_call/w 5 372 "$display", "%m : at time %t ERROR: tRC violation during Activate bank 0", $time {0 0 0};
T_6.88 ;
    %vpi_func 5 376 "$time" 64 {0 0 0};
    %load/vec4 v0x600000a5aac0_0;
    %sub;
    %cvt/rv;
    %pushi/real 1207959552, 4070; load=18.0000
    %cmp/wr;
    %jmp/0xz  T_6.90, 5;
    %vpi_func 5 377 "$time" 64 {0 0 0};
    %load/vec4 v0x600000a5aac0_0;
    %sub;
    %vpi_call/w 5 377 "$display", "%m : at time %t ERROR: tRP violation during Activate bank 0 expected = %d actual = %d", $time, P_0x15b833fc0, S<0,vec4,u64> {1 0 0};
T_6.90 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000a58120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000a5a010_0, 0, 1;
    %load/vec4 v0x600000a583f0_0;
    %store/vec4 v0x600000a585a0_0, 0, 11;
    %vpi_func 5 384 "$time" 64 {0 0 0};
    %store/vec4 v0x600000a5a370_0, 0, 64;
    %vpi_func 5 385 "$time" 64 {0 0 0};
    %store/vec4 v0x600000a5a7f0_0, 0, 64;
    %vpi_func 5 386 "$time" 64 {0 0 0};
    %store/vec4 v0x600000a5a5b0_0, 0, 64;
T_6.83 ;
    %load/vec4 v0x600000a587e0_0;
    %cmpi/e 1, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_6.94, 4;
    %load/vec4 v0x600000a5a0a0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.94;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.92, 8;
    %load/vec4 v0x600000a59950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.95, 8;
    %vpi_call/w 5 392 "$display", "%m : at time %t ACT  : Bank = 1 Row = %d", $time, v0x600000a583f0_0 {0 0 0};
T_6.95 ;
    %vpi_func 5 396 "$time" 64 {0 0 0};
    %load/vec4 v0x600000a5a880_0;
    %sub;
    %cvt/rv;
    %pushi/real 2013265920, 4071; load=60.0000
    %cmp/wr;
    %jmp/0xz  T_6.97, 5;
    %vpi_call/w 5 397 "$display", "%m : at time %t ERROR: tRC violation during Activate bank 1", $time {0 0 0};
T_6.97 ;
    %vpi_func 5 401 "$time" 64 {0 0 0};
    %load/vec4 v0x600000a5ab50_0;
    %sub;
    %cvt/rv;
    %pushi/real 1207959552, 4070; load=18.0000
    %cmp/wr;
    %jmp/0xz  T_6.99, 5;
    %vpi_call/w 5 402 "$display", "%m : at time %t ERROR: tRP violation during Activate bank 1", $time {0 0 0};
T_6.99 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000a581b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000a5a0a0_0, 0, 1;
    %load/vec4 v0x600000a583f0_0;
    %store/vec4 v0x600000a58630_0, 0, 11;
    %vpi_func 5 409 "$time" 64 {0 0 0};
    %store/vec4 v0x600000a5a400_0, 0, 64;
    %vpi_func 5 410 "$time" 64 {0 0 0};
    %store/vec4 v0x600000a5a880_0, 0, 64;
    %vpi_func 5 411 "$time" 64 {0 0 0};
    %store/vec4 v0x600000a5a640_0, 0, 64;
T_6.92 ;
    %load/vec4 v0x600000a587e0_0;
    %cmpi/e 2, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_6.103, 4;
    %load/vec4 v0x600000a5a130_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.103;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.101, 8;
    %load/vec4 v0x600000a59950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.104, 8;
    %vpi_call/w 5 417 "$display", "%m : at time %t ACT  : Bank = 2 Row = %d", $time, v0x600000a583f0_0 {0 0 0};
T_6.104 ;
    %vpi_func 5 421 "$time" 64 {0 0 0};
    %load/vec4 v0x600000a5a910_0;
    %sub;
    %cvt/rv;
    %pushi/real 2013265920, 4071; load=60.0000
    %cmp/wr;
    %jmp/0xz  T_6.106, 5;
    %vpi_call/w 5 422 "$display", "%m : at time %t ERROR: tRC violation during Activate bank 2", $time {0 0 0};
T_6.106 ;
    %vpi_func 5 426 "$time" 64 {0 0 0};
    %load/vec4 v0x600000a5abe0_0;
    %sub;
    %cvt/rv;
    %pushi/real 1207959552, 4070; load=18.0000
    %cmp/wr;
    %jmp/0xz  T_6.108, 5;
    %vpi_call/w 5 427 "$display", "%m : at time %t ERROR: tRP violation during Activate bank 2", $time {0 0 0};
T_6.108 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000a58240_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000a5a130_0, 0, 1;
    %load/vec4 v0x600000a583f0_0;
    %store/vec4 v0x600000a586c0_0, 0, 11;
    %vpi_func 5 434 "$time" 64 {0 0 0};
    %store/vec4 v0x600000a5a490_0, 0, 64;
    %vpi_func 5 435 "$time" 64 {0 0 0};
    %store/vec4 v0x600000a5a910_0, 0, 64;
    %vpi_func 5 436 "$time" 64 {0 0 0};
    %store/vec4 v0x600000a5a6d0_0, 0, 64;
T_6.101 ;
    %load/vec4 v0x600000a587e0_0;
    %cmpi/e 3, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_6.112, 4;
    %load/vec4 v0x600000a5a1c0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.112;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.110, 8;
    %load/vec4 v0x600000a59950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.113, 8;
    %vpi_call/w 5 442 "$display", "%m : at time %t ACT  : Bank = 3 Row = %d", $time, v0x600000a583f0_0 {0 0 0};
T_6.113 ;
    %vpi_func 5 446 "$time" 64 {0 0 0};
    %load/vec4 v0x600000a5a9a0_0;
    %sub;
    %cvt/rv;
    %pushi/real 2013265920, 4071; load=60.0000
    %cmp/wr;
    %jmp/0xz  T_6.115, 5;
    %vpi_call/w 5 447 "$display", "%m : at time %t ERROR: tRC violation during Activate bank 3", $time {0 0 0};
T_6.115 ;
    %vpi_func 5 451 "$time" 64 {0 0 0};
    %load/vec4 v0x600000a5ac70_0;
    %sub;
    %cvt/rv;
    %pushi/real 1207959552, 4070; load=18.0000
    %cmp/wr;
    %jmp/0xz  T_6.117, 5;
    %vpi_call/w 5 452 "$display", "%m : at time %t ERROR: tRP violation during Activate bank 3", $time {0 0 0};
T_6.117 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000a582d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000a5a1c0_0, 0, 1;
    %load/vec4 v0x600000a583f0_0;
    %store/vec4 v0x600000a58750_0, 0, 11;
    %vpi_func 5 459 "$time" 64 {0 0 0};
    %store/vec4 v0x600000a5a520_0, 0, 64;
    %vpi_func 5 460 "$time" 64 {0 0 0};
    %store/vec4 v0x600000a5a9a0_0, 0, 64;
    %vpi_func 5 461 "$time" 64 {0 0 0};
    %store/vec4 v0x600000a5a760_0, 0, 64;
T_6.110 ;
    %load/vec4 v0x600000a5a2e0_0;
    %load/vec4 v0x600000a587e0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %jmp/0 T_6.121, 4;
    %vpi_func 5 465 "$time" 64 {0 0 0};
    %load/vec4 v0x600000a5ad00_0;
    %sub;
    %cvt/rv;
    %pushi/real 1610612736, 4069; load=12.0000
    %cmp/wr;
    %flag_get/vec4 5;
    %and;
T_6.121;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.119, 8;
    %vpi_call/w 5 466 "$display", "%m : at time %t ERROR: tRRD violation during Activate bank = %d", $time, v0x600000a587e0_0 {0 0 0};
T_6.119 ;
    %vpi_func 5 470 "$time" 64 {0 0 0};
    %load/vec4 v0x600000a5aa30_0;
    %sub;
    %cvt/rv;
    %pushi/real 2013265920, 4071; load=60.0000
    %cmp/wr;
    %jmp/0xz  T_6.122, 5;
    %vpi_call/w 5 471 "$display", "%m : at time %t ERROR: tRFC violation during Activate bank = %d", $time, v0x600000a587e0_0 {0 0 0};
T_6.122 ;
    %load/vec4 v0x600000a59e60_0;
    %cvt/rv;
    %pushi/real 1073741824, 4067; load=2.00000
    %cmp/wr;
    %jmp/0xz  T_6.124, 5;
    %vpi_call/w 5 476 "$display", "%m : at time %t ERROR: tMRD violation during Activate bank = %d", $time, v0x600000a587e0_0 {0 0 0};
T_6.124 ;
    %vpi_func 5 480 "$time" 64 {0 0 0};
    %store/vec4 v0x600000a5ad00_0, 0, 64;
    %load/vec4 v0x600000a587e0_0;
    %store/vec4 v0x600000a5a2e0_0, 0, 2;
T_6.72 ;
    %load/vec4 v0x600000a5a250_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_6.126, 4;
    %vpi_func 5 487 "$time" 64 {0 0 0};
    %load/vec4 v0x600000a59e60_0;
    %sub;
    %cvt/rv;
    %pushi/real 1073741824, 4067; load=2.00000
    %cmp/wr;
    %jmp/0xz  T_6.128, 5;
    %vpi_call/w 5 488 "$display", "%m : at time %t ERROR: tMRD violaiton during Precharge", $time {0 0 0};
T_6.128 ;
    %load/vec4 v0x600000a583f0_0;
    %parti/s 1, 10, 5;
    %cmpi/e 1, 0, 1;
    %jmp/1 T_6.133, 6;
    %flag_mov 9, 6;
    %load/vec4 v0x600000a583f0_0;
    %parti/s 1, 10, 5;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_6.134, 6;
    %load/vec4 v0x600000a587e0_0;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_6.134;
    %flag_set/vec4 10;
    %flag_or 10, 9;
    %flag_mov 6, 10;
T_6.133;
    %flag_get/vec4 6;
    %jmp/0 T_6.132, 6;
    %load/vec4 v0x600000a58120_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_6.132;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.130, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000a58120_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000a5a010_0, 0, 1;
    %vpi_func 5 495 "$time" 64 {0 0 0};
    %store/vec4 v0x600000a5aac0_0, 0, 64;
    %vpi_func 5 498 "$time" 64 {0 0 0};
    %load/vec4 v0x600000a5a370_0;
    %sub;
    %cvt/rv;
    %pushi/real 1409286144, 4071; load=42.0000
    %cmp/wr;
    %jmp/0xz  T_6.135, 5;
    %vpi_call/w 5 499 "$display", "%m : at time %t ERROR: tRAS violation during Precharge", $time {0 0 0};
T_6.135 ;
    %vpi_func 5 503 "$time" 64 {0 0 0};
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000a5b2a0, 4;
    %sub;
    %cvt/rv;
    %pushi/real 1610612736, 4069; load=12.0000
    %cmp/wr;
    %jmp/0xz  T_6.137, 5;
    %vpi_call/w 5 504 "$display", "%m : at time %t ERROR: tWR violation during Precharge", $time {0 0 0};
T_6.137 ;
T_6.130 ;
    %load/vec4 v0x600000a583f0_0;
    %parti/s 1, 10, 5;
    %cmpi/e 1, 0, 1;
    %jmp/1 T_6.142, 6;
    %flag_mov 9, 6;
    %load/vec4 v0x600000a583f0_0;
    %parti/s 1, 10, 5;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_6.143, 6;
    %load/vec4 v0x600000a587e0_0;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_6.143;
    %flag_set/vec4 10;
    %flag_or 10, 9;
    %flag_mov 6, 10;
T_6.142;
    %flag_get/vec4 6;
    %jmp/0 T_6.141, 6;
    %load/vec4 v0x600000a581b0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_6.141;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.139, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000a581b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000a5a0a0_0, 0, 1;
    %vpi_func 5 512 "$time" 64 {0 0 0};
    %store/vec4 v0x600000a5ab50_0, 0, 64;
    %vpi_func 5 515 "$time" 64 {0 0 0};
    %load/vec4 v0x600000a5a400_0;
    %sub;
    %cvt/rv;
    %pushi/real 1409286144, 4071; load=42.0000
    %cmp/wr;
    %jmp/0xz  T_6.144, 5;
    %vpi_call/w 5 516 "$display", "%m : at time %t ERROR: tRAS violation during Precharge", $time {0 0 0};
T_6.144 ;
    %vpi_func 5 520 "$time" 64 {0 0 0};
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000a5b2a0, 4;
    %sub;
    %cvt/rv;
    %pushi/real 1610612736, 4069; load=12.0000
    %cmp/wr;
    %jmp/0xz  T_6.146, 5;
    %vpi_call/w 5 521 "$display", "%m : at time %t ERROR: tWR violation during Precharge", $time {0 0 0};
T_6.146 ;
T_6.139 ;
    %load/vec4 v0x600000a583f0_0;
    %parti/s 1, 10, 5;
    %cmpi/e 1, 0, 1;
    %jmp/1 T_6.151, 6;
    %flag_mov 9, 6;
    %load/vec4 v0x600000a583f0_0;
    %parti/s 1, 10, 5;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_6.152, 6;
    %load/vec4 v0x600000a587e0_0;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_6.152;
    %flag_set/vec4 10;
    %flag_or 10, 9;
    %flag_mov 6, 10;
T_6.151;
    %flag_get/vec4 6;
    %jmp/0 T_6.150, 6;
    %load/vec4 v0x600000a58240_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_6.150;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.148, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000a58240_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000a5a130_0, 0, 1;
    %vpi_func 5 529 "$time" 64 {0 0 0};
    %store/vec4 v0x600000a5abe0_0, 0, 64;
    %vpi_func 5 532 "$time" 64 {0 0 0};
    %load/vec4 v0x600000a5a490_0;
    %sub;
    %cvt/rv;
    %pushi/real 1409286144, 4071; load=42.0000
    %cmp/wr;
    %jmp/0xz  T_6.153, 5;
    %vpi_call/w 5 533 "$display", "%m : at time %t ERROR: tRAS violation during Precharge", $time {0 0 0};
T_6.153 ;
    %vpi_func 5 537 "$time" 64 {0 0 0};
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000a5b2a0, 4;
    %sub;
    %cvt/rv;
    %pushi/real 1610612736, 4069; load=12.0000
    %cmp/wr;
    %jmp/0xz  T_6.155, 5;
    %vpi_call/w 5 538 "$display", "%m : at time %t ERROR: tWR violation during Precharge", $time {0 0 0};
T_6.155 ;
T_6.148 ;
    %load/vec4 v0x600000a583f0_0;
    %parti/s 1, 10, 5;
    %cmpi/e 1, 0, 1;
    %jmp/1 T_6.160, 6;
    %flag_mov 9, 6;
    %load/vec4 v0x600000a583f0_0;
    %parti/s 1, 10, 5;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_6.161, 6;
    %load/vec4 v0x600000a587e0_0;
    %pushi/vec4 3, 0, 2;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_6.161;
    %flag_set/vec4 10;
    %flag_or 10, 9;
    %flag_mov 6, 10;
T_6.160;
    %flag_get/vec4 6;
    %jmp/0 T_6.159, 6;
    %load/vec4 v0x600000a582d0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_6.159;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.157, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000a582d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000a5a1c0_0, 0, 1;
    %vpi_func 5 546 "$time" 64 {0 0 0};
    %store/vec4 v0x600000a5ac70_0, 0, 64;
    %vpi_func 5 549 "$time" 64 {0 0 0};
    %load/vec4 v0x600000a5a520_0;
    %sub;
    %cvt/rv;
    %pushi/real 1409286144, 4071; load=42.0000
    %cmp/wr;
    %jmp/0xz  T_6.162, 5;
    %vpi_call/w 5 550 "$display", "%m : at time %t ERROR: tRAS violation during Precharge", $time {0 0 0};
T_6.162 ;
    %vpi_func 5 554 "$time" 64 {0 0 0};
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000a5b2a0, 4;
    %sub;
    %cvt/rv;
    %pushi/real 1610612736, 4069; load=12.0000
    %cmp/wr;
    %jmp/0xz  T_6.164, 5;
    %vpi_call/w 5 555 "$display", "%m : at time %t ERROR: tWR violation during Precharge", $time {0 0 0};
T_6.164 ;
T_6.157 ;
    %load/vec4 v0x600000a59830_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_6.168, 6;
    %load/vec4 v0x600000a58870_0;
    %load/vec4 v0x600000a587e0_0;
    %cmp/e;
    %flag_get/vec4 6;
    %jmp/1 T_6.169, 6;
    %load/vec4 v0x600000a583f0_0;
    %parti/s 1, 10, 5;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %or;
T_6.169;
    %and;
T_6.168;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.166, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000a59830_0, 0, 1;
T_6.166 ;
    %load/vec4 v0x600000a59170_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_6.170, 6;
    %pushi/vec4 4, 0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000a59680, 4, 0;
    %load/vec4 v0x600000a587e0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000a58bd0, 4, 0;
    %load/vec4 v0x600000a583f0_0;
    %parti/s 1, 10, 5;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000a58090, 4, 0;
    %jmp T_6.171;
T_6.170 ;
    %load/vec4 v0x600000a590e0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_6.172, 6;
    %pushi/vec4 4, 0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000a59680, 4, 0;
    %load/vec4 v0x600000a587e0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000a58bd0, 4, 0;
    %load/vec4 v0x600000a583f0_0;
    %parti/s 1, 10, 5;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000a58090, 4, 0;
    %jmp T_6.173;
T_6.172 ;
    %load/vec4 v0x600000a59050_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_6.174, 6;
    %pushi/vec4 4, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000a59680, 4, 0;
    %load/vec4 v0x600000a587e0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000a58bd0, 4, 0;
    %load/vec4 v0x600000a583f0_0;
    %parti/s 1, 10, 5;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000a58090, 4, 0;
T_6.174 ;
T_6.173 ;
T_6.171 ;
T_6.126 ;
    %load/vec4 v0x600000a58fc0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_6.176, 6;
    %load/vec4 v0x600000a59830_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_6.178, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000a59830_0, 0, 1;
T_6.178 ;
    %load/vec4 v0x600000a59170_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_6.180, 6;
    %pushi/vec4 6, 0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000a59680, 4, 0;
    %jmp T_6.181;
T_6.180 ;
    %load/vec4 v0x600000a590e0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_6.182, 4;
    %pushi/vec4 6, 0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000a59680, 4, 0;
    %jmp T_6.183;
T_6.182 ;
    %load/vec4 v0x600000a59050_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_6.184, 4;
    %pushi/vec4 6, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000a59680, 4, 0;
T_6.184 ;
T_6.183 ;
T_6.181 ;
    %load/vec4 v0x600000a59950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.186, 8;
    %vpi_call/w 5 598 "$display", "%m : at time %t BST  : Burst Terminate", $time {0 0 0};
T_6.186 ;
T_6.176 ;
    %load/vec4 v0x600000a5b060_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_6.188, 6;
    %load/vec4 v0x600000a587e0_0;
    %cmpi/e 0, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_6.195, 4;
    %load/vec4 v0x600000a5a010_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.195;
    %flag_set/vec4 8;
    %jmp/1 T_6.194, 8;
    %load/vec4 v0x600000a587e0_0;
    %cmpi/e 1, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_6.196, 4;
    %load/vec4 v0x600000a5a0a0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.196;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_6.194;
    %jmp/1 T_6.193, 8;
    %load/vec4 v0x600000a587e0_0;
    %cmpi/e 2, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_6.197, 4;
    %load/vec4 v0x600000a5a130_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.197;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_6.193;
    %jmp/1 T_6.192, 8;
    %load/vec4 v0x600000a587e0_0;
    %cmpi/e 3, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_6.198, 4;
    %load/vec4 v0x600000a5a1c0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.198;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_6.192;
    %jmp/0xz  T_6.190, 8;
    %vpi_call/w 5 607 "$display", "%m : at time %t ERROR: Bank is not Activated for Read", $time {0 0 0};
T_6.190 ;
    %load/vec4 v0x600000a587e0_0;
    %cmpi/e 0, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_6.204, 4;
    %vpi_func 5 611 "$time" 64 {0 0 0};
    %load/vec4 v0x600000a5a5b0_0;
    %sub;
    %cvt/rv;
    %pushi/real 1207959552, 4070; load=18.0000
    %cmp/wr;
    %flag_get/vec4 5;
    %and;
T_6.204;
    %flag_set/vec4 8;
    %jmp/1 T_6.203, 8;
    %load/vec4 v0x600000a587e0_0;
    %cmpi/e 1, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_6.205, 4;
    %vpi_func 5 612 "$time" 64 {0 0 0};
    %load/vec4 v0x600000a5a640_0;
    %sub;
    %cvt/rv;
    %pushi/real 1207959552, 4070; load=18.0000
    %cmp/wr;
    %flag_get/vec4 5;
    %and;
T_6.205;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_6.203;
    %jmp/1 T_6.202, 8;
    %load/vec4 v0x600000a587e0_0;
    %cmpi/e 2, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_6.206, 4;
    %vpi_func 5 613 "$time" 64 {0 0 0};
    %load/vec4 v0x600000a5a6d0_0;
    %sub;
    %cvt/rv;
    %pushi/real 1207959552, 4070; load=18.0000
    %cmp/wr;
    %flag_get/vec4 5;
    %and;
T_6.206;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_6.202;
    %jmp/1 T_6.201, 8;
    %load/vec4 v0x600000a587e0_0;
    %cmpi/e 3, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_6.207, 4;
    %vpi_func 5 614 "$time" 64 {0 0 0};
    %load/vec4 v0x600000a5a760_0;
    %sub;
    %cvt/rv;
    %pushi/real 1207959552, 4070; load=18.0000
    %cmp/wr;
    %flag_get/vec4 5;
    %and;
T_6.207;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_6.201;
    %jmp/0xz  T_6.199, 8;
    %vpi_call/w 5 615 "$display", "%m : at time %t ERROR: tRCD violation during Read", $time {0 0 0};
T_6.199 ;
    %load/vec4 v0x600000a59170_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_6.208, 4;
    %pushi/vec4 2, 0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000a59680, 4, 0;
    %load/vec4 v0x600000a583f0_0;
    %pad/u 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000a594d0, 4, 0;
    %load/vec4 v0x600000a587e0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000a58b40, 4, 0;
    %jmp T_6.209;
T_6.208 ;
    %load/vec4 v0x600000a590e0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_6.210, 4;
    %pushi/vec4 2, 0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000a59680, 4, 0;
    %load/vec4 v0x600000a583f0_0;
    %pad/u 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000a594d0, 4, 0;
    %load/vec4 v0x600000a587e0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000a58b40, 4, 0;
    %jmp T_6.211;
T_6.210 ;
    %load/vec4 v0x600000a59050_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_6.212, 4;
    %pushi/vec4 2, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000a59680, 4, 0;
    %load/vec4 v0x600000a583f0_0;
    %pad/u 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000a594d0, 4, 0;
    %load/vec4 v0x600000a587e0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000a58b40, 4, 0;
T_6.212 ;
T_6.211 ;
T_6.209 ;
    %load/vec4 v0x600000a59830_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_6.214, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000a59830_0, 0, 1;
    %load/vec4 v0x600000a5ad90_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x600000a58510, 4;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_6.218, 4;
    %load/vec4 v0x600000a5ad90_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x600000a5b4e0, 4;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.218;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.216, 8;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x600000a5ad90_0;
    %pad/u 4;
    %ix/vec4 4;
    %store/vec4a v0x600000a5af40, 4, 0;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x600000a5ad90_0;
    %pad/u 4;
    %ix/vec4 4;
    %store/vec4a v0x600000a5ae20, 4, 0;
    %load/vec4 v0x600000a59950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.219, 8;
    %vpi_call/w 5 644 "$display", "%m : at time %t NOTE : Read interrupt Write with Autoprecharge", $time {0 0 0};
T_6.219 ;
T_6.216 ;
T_6.214 ;
    %load/vec4 v0x600000a583f0_0;
    %parti/s 1, 10, 5;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_6.221, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x600000a587e0_0;
    %pad/u 4;
    %ix/vec4 4;
    %store/vec4a v0x600000a58510, 4, 0;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x600000a587e0_0;
    %pad/u 4;
    %ix/vec4 4;
    %store/vec4a v0x600000a59710, 4, 0;
    %load/vec4 v0x600000a587e0_0;
    %store/vec4 v0x600000a5ad90_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x600000a587e0_0;
    %pad/u 4;
    %ix/vec4 4;
    %store/vec4a v0x600000a5b0f0, 4, 0;
T_6.221 ;
T_6.188 ;
    %load/vec4 v0x600000a5b450_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_6.223, 4;
    %load/vec4 v0x600000a587e0_0;
    %cmpi/e 0, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_6.230, 4;
    %load/vec4 v0x600000a5a010_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.230;
    %flag_set/vec4 8;
    %jmp/1 T_6.229, 8;
    %load/vec4 v0x600000a587e0_0;
    %cmpi/e 1, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_6.231, 4;
    %load/vec4 v0x600000a5a0a0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.231;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_6.229;
    %jmp/1 T_6.228, 8;
    %load/vec4 v0x600000a587e0_0;
    %cmpi/e 2, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_6.232, 4;
    %load/vec4 v0x600000a5a130_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.232;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_6.228;
    %jmp/1 T_6.227, 8;
    %load/vec4 v0x600000a587e0_0;
    %cmpi/e 3, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_6.233, 4;
    %load/vec4 v0x600000a5a1c0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.233;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_6.227;
    %jmp/0xz  T_6.225, 8;
    %vpi_call/w 5 663 "$display", "%m : at time %t ERROR: Bank is not Activated for Write", $time {0 0 0};
T_6.225 ;
    %load/vec4 v0x600000a587e0_0;
    %cmpi/e 0, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_6.239, 4;
    %vpi_func 5 667 "$time" 64 {0 0 0};
    %load/vec4 v0x600000a5a5b0_0;
    %sub;
    %cvt/rv;
    %pushi/real 1207959552, 4070; load=18.0000
    %cmp/wr;
    %flag_get/vec4 5;
    %and;
T_6.239;
    %flag_set/vec4 8;
    %jmp/1 T_6.238, 8;
    %load/vec4 v0x600000a587e0_0;
    %cmpi/e 1, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_6.240, 4;
    %vpi_func 5 668 "$time" 64 {0 0 0};
    %load/vec4 v0x600000a5a640_0;
    %sub;
    %cvt/rv;
    %pushi/real 1207959552, 4070; load=18.0000
    %cmp/wr;
    %flag_get/vec4 5;
    %and;
T_6.240;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_6.238;
    %jmp/1 T_6.237, 8;
    %load/vec4 v0x600000a587e0_0;
    %cmpi/e 2, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_6.241, 4;
    %vpi_func 5 669 "$time" 64 {0 0 0};
    %load/vec4 v0x600000a5a6d0_0;
    %sub;
    %cvt/rv;
    %pushi/real 1207959552, 4070; load=18.0000
    %cmp/wr;
    %flag_get/vec4 5;
    %and;
T_6.241;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_6.237;
    %jmp/1 T_6.236, 8;
    %load/vec4 v0x600000a587e0_0;
    %cmpi/e 3, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_6.242, 4;
    %vpi_func 5 670 "$time" 64 {0 0 0};
    %load/vec4 v0x600000a5a760_0;
    %sub;
    %cvt/rv;
    %pushi/real 1207959552, 4070; load=18.0000
    %cmp/wr;
    %flag_get/vec4 5;
    %and;
T_6.242;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_6.236;
    %jmp/0xz  T_6.234, 8;
    %vpi_call/w 5 671 "$display", "%m : at time %t ERROR: tRCD violation during Read", $time {0 0 0};
T_6.234 ;
    %pushi/vec4 3, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000a59680, 4, 0;
    %load/vec4 v0x600000a583f0_0;
    %pad/u 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000a594d0, 4, 0;
    %load/vec4 v0x600000a587e0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000a58b40, 4, 0;
    %load/vec4 v0x600000a59830_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_6.243, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000a59830_0, 0, 1;
    %load/vec4 v0x600000a5ad90_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x600000a58510, 4;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_6.247, 4;
    %load/vec4 v0x600000a5ad90_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x600000a5b4e0, 4;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.247;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.245, 8;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x600000a5ad90_0;
    %pad/u 4;
    %ix/vec4 4;
    %store/vec4a v0x600000a5af40, 4, 0;
    %load/vec4 v0x600000a59950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.248, 8;
    %vpi_call/w 5 689 "$display", "%m : at time %t NOTE : Read Bank %d interrupt Write Bank %d with Autoprecharge", $time, v0x600000a587e0_0, v0x600000a5ad90_0 {0 0 0};
T_6.248 ;
T_6.245 ;
T_6.243 ;
    %load/vec4 v0x600000a598c0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_6.250, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000a598c0_0, 0, 1;
    %load/vec4 v0x600000a5ad90_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x600000a58510, 4;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_6.254, 4;
    %load/vec4 v0x600000a5ad90_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x600000a5b0f0, 4;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.254;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.252, 8;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x600000a5ad90_0;
    %pad/u 4;
    %ix/vec4 4;
    %store/vec4a v0x600000a5aeb0, 4, 0;
    %load/vec4 v0x600000a59950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.255, 8;
    %vpi_call/w 5 704 "$display", "%m : at time %t NOTE : Write Bank %d interrupt Read Bank %d with Autoprecharge", $time, v0x600000a587e0_0, v0x600000a5ad90_0 {0 0 0};
T_6.255 ;
T_6.252 ;
T_6.250 ;
    %load/vec4 v0x600000a583f0_0;
    %parti/s 1, 10, 5;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_6.257, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x600000a587e0_0;
    %pad/u 4;
    %ix/vec4 4;
    %store/vec4a v0x600000a58510, 4, 0;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x600000a587e0_0;
    %pad/u 4;
    %ix/vec4 4;
    %store/vec4a v0x600000a59710, 4, 0;
    %load/vec4 v0x600000a587e0_0;
    %store/vec4 v0x600000a5ad90_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x600000a587e0_0;
    %pad/u 4;
    %ix/vec4 4;
    %store/vec4a v0x600000a5b4e0, 4, 0;
T_6.257 ;
T_6.223 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000a58510, 4;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_6.261, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000a5b4e0, 4;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.261;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.259, 8;
    %pushi/real 1409286144, 4071; load=42.0000
    %vpi_func 5 729 "$time" 64 {0 0 0};
    %load/vec4 v0x600000a5a370_0;
    %sub;
    %cvt/rv;
    %cmp/wr;
    %flag_or 5, 4;
    %flag_get/vec4 5;
    %jmp/0 T_6.265, 5;
    %load/vec4 v0x600000a58cf0_0;
    %cmpi/e 1, 0, 1;
    %jmp/1 T_6.270, 4;
    %flag_mov 10, 4;
    %load/vec4 v0x600000a5b3c0_0;
    %cmpi/e 1, 0, 1;
    %flag_or 4, 10;
T_6.270;
    %flag_get/vec4 4;
    %jmp/0 T_6.269, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000a59710, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_6.269;
    %flag_set/vec4 9;
    %jmp/1 T_6.268, 9;
    %load/vec4 v0x600000a58d80_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_6.271, 4;
    %pushi/vec4 2, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000a59710, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_6.271;
    %flag_set/vec4 10;
    %flag_or 9, 10;
T_6.268;
    %jmp/1 T_6.267, 9;
    %load/vec4 v0x600000a58e10_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_6.272, 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000a59710, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_6.272;
    %flag_set/vec4 10;
    %flag_or 9, 10;
T_6.267;
    %flag_get/vec4 9;
    %jmp/1 T_6.266, 9;
    %load/vec4 v0x600000a58ea0_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_6.273, 4;
    %pushi/vec4 8, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000a59710, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_6.273;
    %or;
T_6.266;
    %and;
T_6.265;
    %flag_set/vec4 8;
    %jmp/1 T_6.264, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000a5af40, 4;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_6.274, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000a5ae20, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_6.274;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_6.264;
    %jmp/0xz  T_6.262, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000a58510, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000a5b4e0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000a5af40, 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000a5a010_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000a58120_0, 0, 1;
    %vpi_func 5 740 "$time" 64 {0 0 0};
    %cvt/rv;
    %pushi/real 1610612736, 4068; load=6.00000
    %add/wr;
    %cvt/vr 64;
    %store/vec4 v0x600000a5aac0_0, 0, 64;
    %load/vec4 v0x600000a59950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.275, 8;
    %vpi_call/w 5 742 "$display", "%m : at time %t NOTE : Start Internal Auto Precharge for Bank 0", $time {0 0 0};
    %vpi_call/w 5 743 "$display", "%m : tWRa=%d", P_0x15b834040 {0 0 0};
T_6.275 ;
T_6.262 ;
T_6.259 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000a58510, 4;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_6.279, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000a5b4e0, 4;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.279;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.277, 8;
    %pushi/real 1409286144, 4071; load=42.0000
    %vpi_func 5 748 "$time" 64 {0 0 0};
    %load/vec4 v0x600000a5a400_0;
    %sub;
    %cvt/rv;
    %cmp/wr;
    %flag_or 5, 4;
    %flag_get/vec4 5;
    %jmp/0 T_6.283, 5;
    %load/vec4 v0x600000a58cf0_0;
    %cmpi/e 1, 0, 1;
    %jmp/1 T_6.288, 4;
    %flag_mov 10, 4;
    %load/vec4 v0x600000a5b3c0_0;
    %cmpi/e 1, 0, 1;
    %flag_or 4, 10;
T_6.288;
    %flag_get/vec4 4;
    %jmp/0 T_6.287, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000a59710, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_6.287;
    %flag_set/vec4 9;
    %jmp/1 T_6.286, 9;
    %load/vec4 v0x600000a58d80_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_6.289, 4;
    %pushi/vec4 2, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000a59710, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_6.289;
    %flag_set/vec4 10;
    %flag_or 9, 10;
T_6.286;
    %jmp/1 T_6.285, 9;
    %load/vec4 v0x600000a58e10_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_6.290, 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000a59710, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_6.290;
    %flag_set/vec4 10;
    %flag_or 9, 10;
T_6.285;
    %flag_get/vec4 9;
    %jmp/1 T_6.284, 9;
    %load/vec4 v0x600000a58ea0_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_6.291, 4;
    %pushi/vec4 8, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000a59710, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_6.291;
    %or;
T_6.284;
    %and;
T_6.283;
    %flag_set/vec4 8;
    %jmp/1 T_6.282, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000a5af40, 4;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_6.292, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000a5ae20, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_6.292;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_6.282;
    %jmp/0xz  T_6.280, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000a58510, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000a5b4e0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000a5af40, 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000a5a0a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000a581b0_0, 0, 1;
    %vpi_func 5 759 "$time" 64 {0 0 0};
    %cvt/rv;
    %pushi/real 1610612736, 4068; load=6.00000
    %add/wr;
    %cvt/vr 64;
    %store/vec4 v0x600000a5ab50_0, 0, 64;
    %load/vec4 v0x600000a59950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.293, 8;
    %vpi_call/w 5 761 "$display", "%m : at time %t NOTE : Start Internal Auto Precharge for Bank 1", $time {0 0 0};
T_6.293 ;
T_6.280 ;
T_6.277 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000a58510, 4;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_6.297, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000a5b4e0, 4;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.297;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.295, 8;
    %pushi/real 1409286144, 4071; load=42.0000
    %vpi_func 5 766 "$time" 64 {0 0 0};
    %load/vec4 v0x600000a5a490_0;
    %sub;
    %cvt/rv;
    %cmp/wr;
    %flag_or 5, 4;
    %flag_get/vec4 5;
    %jmp/0 T_6.301, 5;
    %load/vec4 v0x600000a58cf0_0;
    %cmpi/e 1, 0, 1;
    %jmp/1 T_6.306, 4;
    %flag_mov 10, 4;
    %load/vec4 v0x600000a5b3c0_0;
    %cmpi/e 1, 0, 1;
    %flag_or 4, 10;
T_6.306;
    %flag_get/vec4 4;
    %jmp/0 T_6.305, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000a59710, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_6.305;
    %flag_set/vec4 9;
    %jmp/1 T_6.304, 9;
    %load/vec4 v0x600000a58d80_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_6.307, 4;
    %pushi/vec4 2, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000a59710, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_6.307;
    %flag_set/vec4 10;
    %flag_or 9, 10;
T_6.304;
    %jmp/1 T_6.303, 9;
    %load/vec4 v0x600000a58e10_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_6.308, 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000a59710, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_6.308;
    %flag_set/vec4 10;
    %flag_or 9, 10;
T_6.303;
    %flag_get/vec4 9;
    %jmp/1 T_6.302, 9;
    %load/vec4 v0x600000a58ea0_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_6.309, 4;
    %pushi/vec4 8, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000a59710, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_6.309;
    %or;
T_6.302;
    %and;
T_6.301;
    %flag_set/vec4 8;
    %jmp/1 T_6.300, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000a5af40, 4;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_6.310, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000a5ae20, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_6.310;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_6.300;
    %jmp/0xz  T_6.298, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000a58510, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000a5b4e0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000a5af40, 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000a5a130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000a58240_0, 0, 1;
    %vpi_func 5 777 "$time" 64 {0 0 0};
    %cvt/rv;
    %pushi/real 1610612736, 4068; load=6.00000
    %add/wr;
    %cvt/vr 64;
    %store/vec4 v0x600000a5abe0_0, 0, 64;
    %load/vec4 v0x600000a59950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.311, 8;
    %vpi_call/w 5 779 "$display", "%m : at time %t NOTE : Start Internal Auto Precharge for Bank 2", $time {0 0 0};
T_6.311 ;
T_6.298 ;
T_6.295 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000a58510, 4;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_6.315, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000a5b4e0, 4;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.315;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.313, 8;
    %pushi/real 1409286144, 4071; load=42.0000
    %vpi_func 5 784 "$time" 64 {0 0 0};
    %load/vec4 v0x600000a5a520_0;
    %sub;
    %cvt/rv;
    %cmp/wr;
    %flag_or 5, 4;
    %flag_get/vec4 5;
    %jmp/0 T_6.319, 5;
    %load/vec4 v0x600000a58cf0_0;
    %cmpi/e 1, 0, 1;
    %jmp/1 T_6.324, 4;
    %flag_mov 10, 4;
    %load/vec4 v0x600000a5b3c0_0;
    %cmpi/e 1, 0, 1;
    %flag_or 4, 10;
T_6.324;
    %flag_get/vec4 4;
    %jmp/0 T_6.323, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000a59710, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_6.323;
    %flag_set/vec4 9;
    %jmp/1 T_6.322, 9;
    %load/vec4 v0x600000a58d80_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_6.325, 4;
    %pushi/vec4 2, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000a59710, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_6.325;
    %flag_set/vec4 10;
    %flag_or 9, 10;
T_6.322;
    %jmp/1 T_6.321, 9;
    %load/vec4 v0x600000a58e10_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_6.326, 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000a59710, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_6.326;
    %flag_set/vec4 10;
    %flag_or 9, 10;
T_6.321;
    %flag_get/vec4 9;
    %jmp/1 T_6.320, 9;
    %load/vec4 v0x600000a58ea0_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_6.327, 4;
    %pushi/vec4 8, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000a59710, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_6.327;
    %or;
T_6.320;
    %and;
T_6.319;
    %flag_set/vec4 8;
    %jmp/1 T_6.318, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000a5af40, 4;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_6.328, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000a5ae20, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_6.328;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_6.318;
    %jmp/0xz  T_6.316, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000a58510, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000a5b4e0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000a5af40, 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000a5a1c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000a582d0_0, 0, 1;
    %vpi_func 5 795 "$time" 64 {0 0 0};
    %cvt/rv;
    %pushi/real 1610612736, 4068; load=6.00000
    %add/wr;
    %cvt/vr 64;
    %store/vec4 v0x600000a5ac70_0, 0, 64;
    %load/vec4 v0x600000a59950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.329, 8;
    %vpi_call/w 5 797 "$display", "%m : at time %t NOTE : Start Internal Auto Precharge for Bank 3", $time {0 0 0};
T_6.329 ;
T_6.316 ;
T_6.313 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000a58510, 4;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_6.333, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000a5b0f0, 4;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.333;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.331, 8;
    %pushi/real 1409286144, 4071; load=42.0000
    %vpi_func 5 808 "$time" 64 {0 0 0};
    %load/vec4 v0x600000a5a370_0;
    %sub;
    %cvt/rv;
    %cmp/wr;
    %flag_or 5, 4;
    %flag_get/vec4 5;
    %jmp/0 T_6.337, 5;
    %load/vec4 v0x600000a58cf0_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_6.341, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000a59710, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_6.341;
    %flag_set/vec4 9;
    %jmp/1 T_6.340, 9;
    %load/vec4 v0x600000a58d80_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_6.342, 4;
    %pushi/vec4 2, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000a59710, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_6.342;
    %flag_set/vec4 10;
    %flag_or 9, 10;
T_6.340;
    %jmp/1 T_6.339, 9;
    %load/vec4 v0x600000a58e10_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_6.343, 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000a59710, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_6.343;
    %flag_set/vec4 10;
    %flag_or 9, 10;
T_6.339;
    %flag_get/vec4 9;
    %jmp/1 T_6.338, 9;
    %load/vec4 v0x600000a58ea0_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_6.344, 4;
    %pushi/vec4 8, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000a59710, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_6.344;
    %or;
T_6.338;
    %and;
T_6.337;
    %flag_set/vec4 8;
    %jmp/1 T_6.336, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000a5aeb0, 4;
    %cmpi/e 1, 0, 1;
    %flag_or 8, 4;
T_6.336;
    %jmp/0xz  T_6.334, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000a5a010_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000a58120_0, 0, 1;
    %vpi_func 5 816 "$time" 64 {0 0 0};
    %store/vec4 v0x600000a5aac0_0, 0, 64;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000a58510, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000a5b0f0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000a5aeb0, 4, 0;
    %load/vec4 v0x600000a59950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.345, 8;
    %vpi_call/w 5 821 "$display", "%m : at time %t NOTE : Start Internal Auto Precharge for Bank 0", $time {0 0 0};
T_6.345 ;
T_6.334 ;
T_6.331 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000a58510, 4;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_6.349, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000a5b0f0, 4;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.349;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.347, 8;
    %pushi/real 1409286144, 4071; load=42.0000
    %vpi_func 5 826 "$time" 64 {0 0 0};
    %load/vec4 v0x600000a5a400_0;
    %sub;
    %cvt/rv;
    %cmp/wr;
    %flag_or 5, 4;
    %flag_get/vec4 5;
    %jmp/0 T_6.353, 5;
    %load/vec4 v0x600000a58cf0_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_6.357, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000a59710, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_6.357;
    %flag_set/vec4 9;
    %jmp/1 T_6.356, 9;
    %load/vec4 v0x600000a58d80_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_6.358, 4;
    %pushi/vec4 2, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000a59710, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_6.358;
    %flag_set/vec4 10;
    %flag_or 9, 10;
T_6.356;
    %jmp/1 T_6.355, 9;
    %load/vec4 v0x600000a58e10_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_6.359, 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000a59710, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_6.359;
    %flag_set/vec4 10;
    %flag_or 9, 10;
T_6.355;
    %flag_get/vec4 9;
    %jmp/1 T_6.354, 9;
    %load/vec4 v0x600000a58ea0_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_6.360, 4;
    %pushi/vec4 8, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000a59710, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_6.360;
    %or;
T_6.354;
    %and;
T_6.353;
    %flag_set/vec4 8;
    %jmp/1 T_6.352, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000a5aeb0, 4;
    %cmpi/e 1, 0, 1;
    %flag_or 8, 4;
T_6.352;
    %jmp/0xz  T_6.350, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000a5a0a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000a581b0_0, 0, 1;
    %vpi_func 5 834 "$time" 64 {0 0 0};
    %store/vec4 v0x600000a5ab50_0, 0, 64;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000a58510, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000a5b0f0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000a5aeb0, 4, 0;
    %load/vec4 v0x600000a59950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.361, 8;
    %vpi_call/w 5 839 "$display", "%m : at time %t NOTE : Start Internal Auto Precharge for Bank 1", $time {0 0 0};
T_6.361 ;
T_6.350 ;
T_6.347 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000a58510, 4;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_6.365, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000a5b0f0, 4;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.365;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.363, 8;
    %pushi/real 1409286144, 4071; load=42.0000
    %vpi_func 5 844 "$time" 64 {0 0 0};
    %load/vec4 v0x600000a5a490_0;
    %sub;
    %cvt/rv;
    %cmp/wr;
    %flag_or 5, 4;
    %flag_get/vec4 5;
    %jmp/0 T_6.369, 5;
    %load/vec4 v0x600000a58cf0_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_6.373, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000a59710, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_6.373;
    %flag_set/vec4 9;
    %jmp/1 T_6.372, 9;
    %load/vec4 v0x600000a58d80_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_6.374, 4;
    %pushi/vec4 2, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000a59710, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_6.374;
    %flag_set/vec4 10;
    %flag_or 9, 10;
T_6.372;
    %jmp/1 T_6.371, 9;
    %load/vec4 v0x600000a58e10_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_6.375, 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000a59710, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_6.375;
    %flag_set/vec4 10;
    %flag_or 9, 10;
T_6.371;
    %flag_get/vec4 9;
    %jmp/1 T_6.370, 9;
    %load/vec4 v0x600000a58ea0_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_6.376, 4;
    %pushi/vec4 8, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000a59710, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_6.376;
    %or;
T_6.370;
    %and;
T_6.369;
    %flag_set/vec4 8;
    %jmp/1 T_6.368, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000a5aeb0, 4;
    %cmpi/e 1, 0, 1;
    %flag_or 8, 4;
T_6.368;
    %jmp/0xz  T_6.366, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000a5a130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000a58240_0, 0, 1;
    %vpi_func 5 852 "$time" 64 {0 0 0};
    %store/vec4 v0x600000a5abe0_0, 0, 64;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000a58510, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000a5b0f0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000a5aeb0, 4, 0;
    %load/vec4 v0x600000a59950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.377, 8;
    %vpi_call/w 5 857 "$display", "%m : at time %t NOTE : Start Internal Auto Precharge for Bank 2", $time {0 0 0};
T_6.377 ;
T_6.366 ;
T_6.363 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000a58510, 4;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_6.381, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000a5b0f0, 4;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.381;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.379, 8;
    %pushi/real 1409286144, 4071; load=42.0000
    %vpi_func 5 862 "$time" 64 {0 0 0};
    %load/vec4 v0x600000a5a520_0;
    %sub;
    %cvt/rv;
    %cmp/wr;
    %flag_or 5, 4;
    %flag_get/vec4 5;
    %jmp/0 T_6.385, 5;
    %load/vec4 v0x600000a58cf0_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_6.389, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000a59710, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_6.389;
    %flag_set/vec4 9;
    %jmp/1 T_6.388, 9;
    %load/vec4 v0x600000a58d80_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_6.390, 4;
    %pushi/vec4 2, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000a59710, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_6.390;
    %flag_set/vec4 10;
    %flag_or 9, 10;
T_6.388;
    %jmp/1 T_6.387, 9;
    %load/vec4 v0x600000a58e10_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_6.391, 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000a59710, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_6.391;
    %flag_set/vec4 10;
    %flag_or 9, 10;
T_6.387;
    %flag_get/vec4 9;
    %jmp/1 T_6.386, 9;
    %load/vec4 v0x600000a58ea0_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_6.392, 4;
    %pushi/vec4 8, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000a59710, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_6.392;
    %or;
T_6.386;
    %and;
T_6.385;
    %flag_set/vec4 8;
    %jmp/1 T_6.384, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000a5aeb0, 4;
    %cmpi/e 1, 0, 1;
    %flag_or 8, 4;
T_6.384;
    %jmp/0xz  T_6.382, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000a5a1c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000a582d0_0, 0, 1;
    %vpi_func 5 870 "$time" 64 {0 0 0};
    %store/vec4 v0x600000a5ac70_0, 0, 64;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000a58510, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000a5b0f0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000a5aeb0, 4, 0;
    %load/vec4 v0x600000a59950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.393, 8;
    %vpi_call/w 5 875 "$display", "%m : at time %t NOTE : Start Internal Auto Precharge for Bank 3", $time {0 0 0};
T_6.393 ;
T_6.382 ;
T_6.379 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000a59680, 4;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_6.395, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000a58bd0, 4;
    %load/vec4 v0x600000a58870_0;
    %cmp/e;
    %jmp/1 T_6.399, 4;
    %flag_mov 8, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000a58090, 4;
    %cmpi/e 1, 0, 1;
    %flag_or 4, 8;
T_6.399;
    %jmp/0xz  T_6.397, 4;
    %load/vec4 v0x600000a598c0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_6.400, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000a598c0_0, 0, 1;
T_6.400 ;
T_6.397 ;
    %jmp T_6.396;
T_6.395 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000a59680, 4;
    %pad/u 32;
    %cmpi/e 6, 0, 32;
    %jmp/0xz  T_6.402, 4;
    %load/vec4 v0x600000a598c0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_6.404, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000a598c0_0, 0, 1;
T_6.404 ;
T_6.402 ;
T_6.396 ;
    %load/vec4 v0x600000a598c0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_6.406, 4;
    %pushi/vec4 0, 4294967295, 32;
    %assign/vec4 v0x600000a59c20_0, 3000;
T_6.406 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000a59680, 4;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_6.408, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000a58b40, 4;
    %store/vec4 v0x600000a58870_0, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000a594d0, 4;
    %store/vec4 v0x600000a59440_0, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000a594d0, 4;
    %store/vec4 v0x600000a59560_0, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000a58b40, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.410, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.411, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.412, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_6.413, 6;
    %jmp T_6.414;
T_6.410 ;
    %load/vec4 v0x600000a585a0_0;
    %store/vec4 v0x600000a5b180_0, 0, 11;
    %jmp T_6.414;
T_6.411 ;
    %load/vec4 v0x600000a58630_0;
    %store/vec4 v0x600000a5b180_0, 0, 11;
    %jmp T_6.414;
T_6.412 ;
    %load/vec4 v0x600000a586c0_0;
    %store/vec4 v0x600000a5b180_0, 0, 11;
    %jmp T_6.414;
T_6.413 ;
    %load/vec4 v0x600000a58750_0;
    %store/vec4 v0x600000a5b180_0, 0, 11;
    %jmp T_6.414;
T_6.414 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600000a58c60_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000a59830_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000a598c0_0, 0, 1;
    %jmp T_6.409;
T_6.408 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000a59680, 4;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_6.415, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000a58b40, 4;
    %store/vec4 v0x600000a58870_0, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000a594d0, 4;
    %store/vec4 v0x600000a59440_0, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000a594d0, 4;
    %store/vec4 v0x600000a59560_0, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000a58b40, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.417, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.418, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.419, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_6.420, 6;
    %jmp T_6.421;
T_6.417 ;
    %load/vec4 v0x600000a585a0_0;
    %store/vec4 v0x600000a5b180_0, 0, 11;
    %jmp T_6.421;
T_6.418 ;
    %load/vec4 v0x600000a58630_0;
    %store/vec4 v0x600000a5b180_0, 0, 11;
    %jmp T_6.421;
T_6.419 ;
    %load/vec4 v0x600000a586c0_0;
    %store/vec4 v0x600000a5b180_0, 0, 11;
    %jmp T_6.421;
T_6.420 ;
    %load/vec4 v0x600000a58750_0;
    %store/vec4 v0x600000a5b180_0, 0, 11;
    %jmp T_6.421;
T_6.421 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600000a58c60_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000a59830_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000a598c0_0, 0, 1;
T_6.415 ;
T_6.409 ;
    %load/vec4 v0x600000a59830_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_6.422, 4;
    %load/vec4 v0x600000a58870_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.424, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.425, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.426, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_6.427, 6;
    %jmp T_6.428;
T_6.424 ;
    %load/vec4 v0x600000a5b180_0;
    %load/vec4 v0x600000a59440_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 21;
    %ix/vec4 4;
    %load/vec4a v0x600000a58900, 4;
    %store/vec4 v0x600000a59b00_0, 0, 32;
    %jmp T_6.428;
T_6.425 ;
    %load/vec4 v0x600000a5b180_0;
    %load/vec4 v0x600000a59440_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 21;
    %ix/vec4 4;
    %load/vec4a v0x600000a58990, 4;
    %store/vec4 v0x600000a59b00_0, 0, 32;
    %jmp T_6.428;
T_6.426 ;
    %load/vec4 v0x600000a5b180_0;
    %load/vec4 v0x600000a59440_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 21;
    %ix/vec4 4;
    %load/vec4a v0x600000a58a20, 4;
    %store/vec4 v0x600000a59b00_0, 0, 32;
    %jmp T_6.428;
T_6.427 ;
    %load/vec4 v0x600000a5b180_0;
    %load/vec4 v0x600000a59440_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 21;
    %ix/vec4 4;
    %load/vec4a v0x600000a58ab0, 4;
    %store/vec4 v0x600000a59b00_0, 0, 32;
    %jmp T_6.428;
T_6.428 ;
    %pop/vec4 1;
    %load/vec4 v0x600000a59cb0_0;
    %parti/s 1, 0, 2;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_6.429, 4;
    %load/vec4 v0x600000a599e0_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600000a59b00_0, 4, 8;
T_6.429 ;
    %load/vec4 v0x600000a59cb0_0;
    %parti/s 1, 1, 2;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_6.431, 4;
    %load/vec4 v0x600000a599e0_0;
    %parti/s 8, 8, 5;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600000a59b00_0, 4, 8;
T_6.431 ;
    %load/vec4 v0x600000a59cb0_0;
    %parti/s 1, 2, 3;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_6.433, 4;
    %load/vec4 v0x600000a599e0_0;
    %parti/s 8, 16, 6;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600000a59b00_0, 4, 8;
T_6.433 ;
    %load/vec4 v0x600000a59cb0_0;
    %parti/s 1, 3, 3;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_6.435, 4;
    %load/vec4 v0x600000a599e0_0;
    %parti/s 8, 24, 6;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600000a59b00_0, 4, 8;
T_6.435 ;
    %load/vec4 v0x600000a58870_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.437, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.438, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.439, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_6.440, 6;
    %jmp T_6.441;
T_6.437 ;
    %load/vec4 v0x600000a59b00_0;
    %load/vec4 v0x600000a5b180_0;
    %load/vec4 v0x600000a59440_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 21;
    %ix/vec4 4;
    %store/vec4a v0x600000a58900, 4, 0;
    %jmp T_6.441;
T_6.438 ;
    %load/vec4 v0x600000a59b00_0;
    %load/vec4 v0x600000a5b180_0;
    %load/vec4 v0x600000a59440_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 21;
    %ix/vec4 4;
    %store/vec4a v0x600000a58990, 4, 0;
    %jmp T_6.441;
T_6.439 ;
    %load/vec4 v0x600000a59b00_0;
    %load/vec4 v0x600000a5b180_0;
    %load/vec4 v0x600000a59440_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 21;
    %ix/vec4 4;
    %store/vec4a v0x600000a58a20, 4, 0;
    %jmp T_6.441;
T_6.440 ;
    %load/vec4 v0x600000a59b00_0;
    %load/vec4 v0x600000a5b180_0;
    %load/vec4 v0x600000a59440_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 21;
    %ix/vec4 4;
    %store/vec4a v0x600000a58ab0, 4, 0;
    %jmp T_6.441;
T_6.441 ;
    %pop/vec4 1;
    %load/vec4 v0x600000a59cb0_0;
    %cmpi/ne 15, 0, 4;
    %jmp/0xz  T_6.442, 6;
    %vpi_func 5 961 "$time" 64 {0 0 0};
    %load/vec4 v0x600000a58870_0;
    %pad/u 4;
    %ix/vec4 4;
    %store/vec4a v0x600000a5b2a0, 4, 0;
    %load/vec4 v0x600000a59950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.444, 8;
    %vpi_call/w 5 964 "$display", "%m : at time %t WRITE: Bank = %d Row = %d, Col = %d, Data = %d", $time, v0x600000a58870_0, v0x600000a5b180_0, v0x600000a59440_0, v0x600000a59b00_0 {0 0 0};
T_6.444 ;
    %jmp T_6.443;
T_6.442 ;
    %load/vec4 v0x600000a59950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.446, 8;
    %vpi_call/w 5 968 "$display", "%m : at time %t WRITE: Bank = %d Row = %d, Col = %d, Data = Hi-Z due to DQM", $time, v0x600000a58870_0, v0x600000a5b180_0, v0x600000a59440_0 {0 0 0};
T_6.446 ;
T_6.443 ;
    %delay 5400, 0;
    %fork TD_sdram_tb.sdram0.Burst_decode, S_0x15b6355b0;
    %join;
    %jmp T_6.423;
T_6.422 ;
    %load/vec4 v0x600000a598c0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_6.448, 4;
    %load/vec4 v0x600000a58870_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.450, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.451, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.452, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_6.453, 6;
    %jmp T_6.454;
T_6.450 ;
    %load/vec4 v0x600000a5b180_0;
    %load/vec4 v0x600000a59440_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 21;
    %ix/vec4 4;
    %load/vec4a v0x600000a58900, 4;
    %store/vec4 v0x600000a59b00_0, 0, 32;
    %jmp T_6.454;
T_6.451 ;
    %load/vec4 v0x600000a5b180_0;
    %load/vec4 v0x600000a59440_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 21;
    %ix/vec4 4;
    %load/vec4a v0x600000a58990, 4;
    %store/vec4 v0x600000a59b00_0, 0, 32;
    %jmp T_6.454;
T_6.452 ;
    %load/vec4 v0x600000a5b180_0;
    %load/vec4 v0x600000a59440_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 21;
    %ix/vec4 4;
    %load/vec4a v0x600000a58a20, 4;
    %store/vec4 v0x600000a59b00_0, 0, 32;
    %jmp T_6.454;
T_6.453 ;
    %load/vec4 v0x600000a5b180_0;
    %load/vec4 v0x600000a59440_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 21;
    %ix/vec4 4;
    %load/vec4a v0x600000a58ab0, 4;
    %store/vec4 v0x600000a59b00_0, 0, 32;
    %jmp T_6.454;
T_6.454 ;
    %pop/vec4 1;
    %load/vec4 v0x600000a59d40_0;
    %parti/s 1, 0, 2;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_6.455, 4;
    %pushi/vec4 0, 255, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600000a59b00_0, 4, 8;
T_6.455 ;
    %load/vec4 v0x600000a59d40_0;
    %parti/s 1, 1, 2;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_6.457, 4;
    %pushi/vec4 0, 255, 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600000a59b00_0, 4, 8;
T_6.457 ;
    %load/vec4 v0x600000a59d40_0;
    %parti/s 1, 2, 3;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_6.459, 4;
    %pushi/vec4 0, 255, 8;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600000a59b00_0, 4, 8;
T_6.459 ;
    %load/vec4 v0x600000a59d40_0;
    %parti/s 1, 3, 3;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_6.461, 4;
    %pushi/vec4 0, 255, 8;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600000a59b00_0, 4, 8;
T_6.461 ;
    %load/vec4 v0x600000a59d40_0;
    %cmpi/ne 15, 0, 4;
    %jmp/0xz  T_6.463, 6;
    %load/vec4 v0x600000a59b00_0;
    %store/vec4 v0x600000a5cd80_0, 0, 32;
    %pushi/vec4 5400, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x600000a5cd80_0;
    %store/vec4 v0x600000a59c20_0, 0, 32;
    %load/vec4 v0x600000a59950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.465, 8;
    %vpi_call/w 5 1002 "$display", "%m : at time %t READ : Bank = %d Row = %d, Col = %d, Data = %d", $time, v0x600000a58870_0, v0x600000a5b180_0, v0x600000a59440_0, v0x600000a59c20_0 {0 0 0};
T_6.465 ;
    %jmp T_6.464;
T_6.463 ;
    %pushi/vec4 0, 4294967295, 32;
    %store/vec4 v0x600000a5ce10_0, 0, 32;
    %pushi/vec4 5400, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x600000a5ce10_0;
    %store/vec4 v0x600000a59c20_0, 0, 32;
    %load/vec4 v0x600000a59950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.467, 8;
    %vpi_call/w 5 1007 "$display", "%m : at time %t READ : Bank = %d Row = %d, Col = %d, Data = Hi-Z due to DQM", $time, v0x600000a58870_0, v0x600000a5b180_0, v0x600000a59440_0 {0 0 0};
T_6.467 ;
T_6.464 ;
    %fork TD_sdram_tb.sdram0.Burst_decode, S_0x15b6355b0;
    %join;
T_6.448 ;
T_6.423 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x15b61f270;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000a578d0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000a57060_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x600000a57c30_0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x600000a57cc0_0, 0, 16;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x600000a56d90_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000a57a80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000a577b0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x600000a57570_0, 0, 4;
    %pushi/vec4 0, 0, 21;
    %store/vec4 v0x600000a573c0_0, 0, 21;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000a57690_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000a57180_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000a57f00_0, 0, 32;
    %end;
    .thread T_7, $init;
    .scope S_0x15b61f270;
T_8 ;
    %wait E_0x600002d123c0;
    %load/vec4 v0x600000a57d50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000a565b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600000a57060_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x600000a570f0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600000a56fd0_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x600000a57e70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000a578d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000a57a80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000a577b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000a57180_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600000a57720_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x600000a57b10_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_8.4, 9;
    %load/vec4 v0x600000a56fd0_0;
    %pushi/vec4 1, 0, 2;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_8.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000a57a80_0, 0;
    %load/vec4 v0x600000a574e0_0;
    %assign/vec4 v0x600000a57570_0, 0;
    %load/vec4 v0x600000a572a0_0;
    %assign/vec4 v0x600000a573c0_0, 0;
    %load/vec4 v0x600000a57600_0;
    %assign/vec4 v0x600000a57690_0, 0;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x600000a57840_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_8.7, 9;
    %load/vec4 v0x600000a56fd0_0;
    %pushi/vec4 2, 0, 2;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_8.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.5, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000a577b0_0, 0;
    %load/vec4 v0x600000a572a0_0;
    %assign/vec4 v0x600000a573c0_0, 0;
T_8.5 ;
T_8.3 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x600000a57e70_0, 0;
    %load/vec4 v0x600000a58000_0;
    %cmpi/ne 0, 0, 3;
    %jmp/0xz  T_8.8, 4;
    %load/vec4 v0x600000a57cc0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x600000a57cc0_0, 0;
T_8.8 ;
    %load/vec4 v0x600000a58000_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.13, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.14, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.15, 6;
    %jmp T_8.16;
T_8.10 ;
    %load/vec4 v0x600000a57060_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x600000a57060_0, 0;
    %load/vec4 v0x600000a57060_0;
    %pad/u 33;
    %cmpi/e 5001, 0, 33;
    %jmp/0xz  T_8.17, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000a565b0_0, 0;
    %jmp T_8.18;
T_8.17 ;
    %load/vec4 v0x600000a57060_0;
    %pad/u 34;
    %cmpi/e 10101, 0, 34;
    %jmp/0xz  T_8.19, 4;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x600000a57e70_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 10, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x600000a56490_0, 4, 5;
    %jmp T_8.20;
T_8.19 ;
    %load/vec4 v0x600000a57060_0;
    %pad/u 36;
    %cmpi/e 10113, 0, 36;
    %jmp/1 T_8.23, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x600000a57060_0;
    %pad/u 37;
    %cmpi/e 10122, 0, 37;
    %flag_or 4, 8;
T_8.23;
    %jmp/0xz  T_8.21, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000a565b0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600000a57e70_0, 0;
    %jmp T_8.22;
T_8.21 ;
    %load/vec4 v0x600000a57060_0;
    %pad/u 38;
    %cmpi/e 10131, 0, 38;
    %jmp/0xz  T_8.24, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600000a57e70_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600000a56520_0, 0;
    %load/vec4 v0x600000a56f40_0;
    %pad/u 11;
    %assign/vec4 v0x600000a56490_0, 0;
    %jmp T_8.25;
T_8.24 ;
    %load/vec4 v0x600000a57060_0;
    %pad/u 38;
    %cmpi/e 10133, 0, 38;
    %jmp/0xz  T_8.26, 4;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x600000a58000_0, 0;
T_8.26 ;
T_8.25 ;
T_8.22 ;
T_8.20 ;
T_8.18 ;
    %jmp T_8.16;
T_8.11 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000a57180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000a578d0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600000a56fd0_0, 0;
    %load/vec4 v0x600000a57cc0_0;
    %cmpi/u 751, 0, 16;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_8.28, 5;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x600000a58000_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x600000a570f0_0, 0;
    %pushi/vec4 7, 0, 32;
    %assign/vec4 v0x600000a57060_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600000a57cc0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600000a57e70_0, 0;
    %jmp T_8.29;
T_8.28 ;
    %load/vec4 v0x600000a57b10_0;
    %flag_set/vec4 8;
    %jmp/1 T_8.32, 8;
    %load/vec4 v0x600000a57a80_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_8.32;
    %jmp/0xz  T_8.30, 8;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x600000a58000_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x600000a570f0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x600000a56fd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000a57a80_0, 0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x600000a56400_0, 0, 2;
    %load/vec4 v0x600000a57330_0;
    %store/vec4 v0x600000a56370_0, 0, 21;
    %fork TD_sdram_tb.sdram.set_active_command, S_0x15b634930;
    %join;
    %jmp T_8.31;
T_8.30 ;
    %load/vec4 v0x600000a57840_0;
    %flag_set/vec4 8;
    %jmp/1 T_8.35, 8;
    %load/vec4 v0x600000a577b0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_8.35;
    %jmp/0xz  T_8.33, 8;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x600000a58000_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x600000a570f0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x600000a56fd0_0, 0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x600000a56400_0, 0, 2;
    %load/vec4 v0x600000a57330_0;
    %store/vec4 v0x600000a56370_0, 0, 21;
    %fork TD_sdram_tb.sdram.set_active_command, S_0x15b634930;
    %join;
T_8.33 ;
T_8.31 ;
T_8.29 ;
    %jmp T_8.16;
T_8.12 ;
    %load/vec4 v0x600000a57060_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_8.36, 5;
    %load/vec4 v0x600000a57060_0;
    %subi 1, 0, 32;
    %assign/vec4 v0x600000a57060_0, 0;
    %jmp T_8.37;
T_8.36 ;
    %load/vec4 v0x600000a570f0_0;
    %assign/vec4 v0x600000a58000_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x600000a570f0_0, 0;
    %load/vec4 v0x600000a570f0_0;
    %cmpi/e 1, 0, 3;
    %flag_get/vec4 4;
    %jmp/0 T_8.40, 4;
    %load/vec4 v0x600000a56fd0_0;
    %pushi/vec4 0, 0, 2;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_8.40;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.38, 8;
    %load/vec4 v0x600000a56d90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.41, 6;
    %jmp T_8.42;
T_8.41 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000a578d0_0, 0;
    %jmp T_8.42;
T_8.42 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600000a56fd0_0, 0;
T_8.38 ;
T_8.37 ;
    %jmp T_8.16;
T_8.13 ;
    %fork t_1, S_0x15b61f3e0;
    %jmp t_0;
    .scope S_0x15b61f3e0;
t_1 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x600000a58000_0, 0;
    %pushi/vec4 4, 0, 32;
    %assign/vec4 v0x600000a57060_0, 0;
    %callf/vec4 TD_sdram_tb.sdram.get_active_port, S_0x15b609ef0;
    %store/vec4 v0x600000a54fc0_0, 0, 46;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x600000a57e70_0, 0;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x600000a54fc0_0;
    %parti/u 10, 36, 32;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x600000a56490_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000a57180_0, 0;
    %load/vec4 v0x600000a54fc0_0;
    %parti/u 32, 4, 32;
    %assign/vec4 v0x600000a57f00_0, 0;
    %load/vec4 v0x600000a54fc0_0;
    %parti/u 4, 0, 32;
    %inv;
    %assign/vec4 v0x600000a56760_0, 0;
    %end;
    .scope S_0x15b61f270;
t_0 %join;
    %jmp T_8.16;
T_8.14 ;
    %fork t_3, S_0x15b609d80;
    %jmp t_2;
    .scope S_0x15b609d80;
t_3 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x600000a58000_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x600000a570f0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600000a57c30_0, 0;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v0x600000a57060_0, 0;
    %callf/vec4 TD_sdram_tb.sdram.get_active_port, S_0x15b609ef0;
    %store/vec4 v0x600000a54f30_0, 0, 46;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000a577b0_0, 0;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x600000a57e70_0, 0;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x600000a54f30_0;
    %parti/u 10, 36, 32;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x600000a56490_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600000a56760_0, 0;
    %end;
    .scope S_0x15b61f270;
t_2 %join;
    %jmp T_8.16;
T_8.15 ;
    %load/vec4 v0x600000a566d0_0;
    %assign/vec4 v0x600000a57720_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000a578d0_0, 0;
    %jmp T_8.16;
T_8.16 ;
    %pop/vec4 1;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x15b61f270;
T_9 ;
    %vpi_call/w 3 551 "$info", "Instantiated SDRAM with the following settings" {0 0 0};
    %vpi_call/w 3 552 "$info", "  Clock speed %f, period %f", P_0x15b834b40, P_0x15b834b00 {0 0 0};
    %vpi_call/w 3 558 "$info", "--------------------" {0 0 0};
    %vpi_call/w 3 559 "$info", "Configured values:" {0 0 0};
    %vpi_call/w 3 560 "$info", "  CAS Latency %h", P_0x15b834ac0 {0 0 0};
    %vpi_call/w 3 566 "$info", "  Burst length %h", P_0x15b834a40 {0 0 0};
    %vpi_call/w 3 572 "$info", "  Burst type %s", "\000Sequential" {0 0 0};
    %vpi_call/w 3 579 "$info", "  Write burst %s", "Single word write" {0 0 0};
    %vpi_call/w 3 586 "$info", "--------------------" {0 0 0};
    %vpi_call/w 3 587 "$info", "Port values:" {0 0 0};
    %vpi_call/w 3 588 "$info", "  Port 0 burst length %d, port width %d", P_0x15b834ec0, 65'sb00000000000000000000000000000000000000000000000000000000000100000 {0 0 0};
    %vpi_call/w 3 594 "$info", "--------------------" {0 0 0};
    %vpi_call/w 3 595 "$info", "Delays:" {0 0 0};
    %vpi_call/w 3 596 "$info", "  Cycles until start inhibit %f, clear inhibit %f", P_0x15b834e00, P_0x15b834d00 {0 0 0};
    %vpi_call/w 3 599 "$info", "  Cycles between autorefresh instances %f", P_0x15b834cc0 {0 0 0};
    %vpi_call/w 3 601 "$info", "  CYCLES_FOR_AUTOREFRESH %f", P_0x15b834c80 {0 0 0};
    %vpi_call/w 3 602 "$info", "  CYCLES_AFTER_WRITE_FOR_NEXT_COMMAND %f", P_0x15b834bc0 {0 0 0};
    %vpi_call/w 3 604 "$info", "  Cycles until between active commands %f, command duration %f", P_0x15b834c00, P_0x15b834c40 {0 0 0};
    %end;
    .thread T_9;
    .scope S_0x15b636ab0;
T_10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000a5e5b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000a5ed90_0, 0, 1;
    %pushi/vec4 0, 0, 21;
    %store/vec4 v0x600000a5e910_0, 0, 21;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000a5ea30_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000a5ec70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000a5eb50_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x600000a5e9a0_0, 0, 4;
    %end;
    .thread T_10, $init;
    .scope S_0x15b636ab0;
T_11 ;
    %delay 5000, 0;
    %load/vec4 v0x600000a5e5b0_0;
    %inv;
    %assign/vec4 v0x600000a5e5b0_0, 0;
    %jmp T_11;
    .thread T_11;
    .scope S_0x15b636ab0;
T_12 ;
    %vpi_call/w 4 88 "$dumpfile", "sdram_tb.vcd" {0 0 0};
    %vpi_call/w 4 89 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x15b636ab0 {0 0 0};
    %end;
    .thread T_12;
    .scope S_0x15b636ab0;
T_13 ;
    %wait E_0x600002d11ac0;
    %vpi_call/w 4 93 "$display", "Time: %0t | Port 0 | RD: %b WR: %b ADDR: %h DIN: %h DOUT: %h BUSY: %b", $time, v0x600000a5eb50_0, v0x600000a5ec70_0, v0x600000a5e910_0, v0x600000a5ea30_0, v0x600000a5eac0_0, v0x600000a5ebe0_0 {0 0 0};
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x15b636ab0;
T_14 ;
    %wait E_0x600002d11a80;
    %vpi_call/w 4 97 "$display", "Time: %0t | CMD: %h SDRAM_DQ: %h SDRAM_DQ_o: %h SDRAM_A: %h SDRAM_DQM: %b SDRAM_BA: %b SDRAM_nCS: %b SDRAM_nWE: %b SDRAM_nRAS: %b SDRAM_nCAS: %b SDRAM_CKE: %b", $time, v0x600000a5ee20_0, v0x600000a5e760_0, v0x600000a5e6d0_0, v0x600000a5e2e0_0, v0x600000a5e7f0_0, v0x600000a5e370_0, v0x600000a5e640_0, v0x600000a5eeb0_0, v0x600000a5ed00_0, v0x600000a5e400_0, v0x600000a5e520_0 {0 0 0};
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x15b636ab0;
T_15 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000a5ed90_0, 0, 1;
    %delay 40000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000a5ed90_0, 0, 1;
T_15.0 ;
    %load/vec4 v0x600000a5e880_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_15.1, 6;
    %wait E_0x600002d11a40;
    %jmp T_15.0;
T_15.1 ;
    %vpi_call/w 4 110 "$display", "Init complete at %t", $time {0 0 0};
    %delay 20000, 0;
    %vpi_call/w 4 114 "$display", "Write 1 at %t", $time {0 0 0};
    %pushi/vec4 8224, 0, 21;
    %store/vec4 v0x600000a5e910_0, 0, 21;
    %pushi/vec4 4660, 0, 32;
    %store/vec4 v0x600000a5ea30_0, 0, 32;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x600000a5e9a0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000a5ec70_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 21;
    %store/vec4 v0x600000a5e910_0, 0, 21;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000a5ea30_0, 0, 32;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000a5ec70_0, 0, 1;
T_15.2 ;
    %load/vec4 v0x600000a5ebe0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_15.3, 6;
    %wait E_0x600002d119c0;
    %jmp T_15.2;
T_15.3 ;
    %delay 10000, 0;
    %vpi_call/w 4 132 "$display", "Write 2 at %t", $time {0 0 0};
    %pushi/vec4 8225, 0, 21;
    %store/vec4 v0x600000a5e910_0, 0, 21;
    %pushi/vec4 22136, 0, 32;
    %store/vec4 v0x600000a5ea30_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000a5ec70_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 21;
    %store/vec4 v0x600000a5e910_0, 0, 21;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000a5ea30_0, 0, 32;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000a5ec70_0, 0, 1;
T_15.4 ;
    %load/vec4 v0x600000a5ebe0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_15.5, 6;
    %wait E_0x600002d119c0;
    %jmp T_15.4;
T_15.5 ;
    %delay 10000, 0;
    %vpi_call/w 4 149 "$display", "Write 3 at %t", $time {0 0 0};
    %pushi/vec4 8226, 0, 21;
    %store/vec4 v0x600000a5e910_0, 0, 21;
    %pushi/vec4 39612, 0, 32;
    %store/vec4 v0x600000a5ea30_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000a5ec70_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 21;
    %store/vec4 v0x600000a5e910_0, 0, 21;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000a5ea30_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000a5ec70_0, 0, 1;
T_15.6 ;
    %load/vec4 v0x600000a5ebe0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_15.7, 6;
    %wait E_0x600002d119c0;
    %jmp T_15.6;
T_15.7 ;
    %delay 20000, 0;
    %vpi_call/w 4 165 "$display", "Write 4 at %t", $time {0 0 0};
    %pushi/vec4 8227, 0, 21;
    %store/vec4 v0x600000a5e910_0, 0, 21;
    %pushi/vec4 57072, 0, 32;
    %store/vec4 v0x600000a5ea30_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000a5ec70_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 21;
    %store/vec4 v0x600000a5e910_0, 0, 21;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000a5ea30_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000a5ec70_0, 0, 1;
T_15.8 ;
    %load/vec4 v0x600000a5ebe0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_15.9, 6;
    %wait E_0x600002d119c0;
    %jmp T_15.8;
T_15.9 ;
    %delay 20000, 0;
    %vpi_call/w 4 181 "$display", "Write 5 at %t", $time {0 0 0};
    %pushi/vec4 8228, 0, 21;
    %store/vec4 v0x600000a5e910_0, 0, 21;
    %pushi/vec4 65244, 0, 32;
    %store/vec4 v0x600000a5ea30_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000a5ec70_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 21;
    %store/vec4 v0x600000a5e910_0, 0, 21;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000a5ea30_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000a5ec70_0, 0, 1;
T_15.10 ;
    %load/vec4 v0x600000a5ebe0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_15.11, 6;
    %wait E_0x600002d119c0;
    %jmp T_15.10;
T_15.11 ;
    %delay 20000, 0;
    %vpi_call/w 4 197 "$display", "Write 6 at %t", $time {0 0 0};
    %pushi/vec4 8229, 0, 21;
    %store/vec4 v0x600000a5e910_0, 0, 21;
    %pushi/vec4 47768, 0, 32;
    %store/vec4 v0x600000a5ea30_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000a5ec70_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 21;
    %store/vec4 v0x600000a5e910_0, 0, 21;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000a5ea30_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000a5ec70_0, 0, 1;
T_15.12 ;
    %load/vec4 v0x600000a5ebe0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_15.13, 6;
    %wait E_0x600002d119c0;
    %jmp T_15.12;
T_15.13 ;
    %delay 20000, 0;
    %vpi_call/w 4 213 "$display", "Write 7 at %t", $time {0 0 0};
    %pushi/vec4 8230, 0, 21;
    %store/vec4 v0x600000a5e910_0, 0, 21;
    %pushi/vec4 30292, 0, 32;
    %store/vec4 v0x600000a5ea30_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000a5ec70_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 21;
    %store/vec4 v0x600000a5e910_0, 0, 21;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000a5ea30_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000a5ec70_0, 0, 1;
T_15.14 ;
    %load/vec4 v0x600000a5ebe0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_15.15, 6;
    %wait E_0x600002d119c0;
    %jmp T_15.14;
T_15.15 ;
    %delay 20000, 0;
    %vpi_call/w 4 229 "$display", "Write 8 at %t", $time {0 0 0};
    %pushi/vec4 8231, 0, 21;
    %store/vec4 v0x600000a5e910_0, 0, 21;
    %pushi/vec4 12816, 0, 32;
    %store/vec4 v0x600000a5ea30_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000a5ec70_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 21;
    %store/vec4 v0x600000a5e910_0, 0, 21;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000a5ea30_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000a5ec70_0, 0, 1;
T_15.16 ;
    %load/vec4 v0x600000a5ebe0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_15.17, 6;
    %wait E_0x600002d119c0;
    %jmp T_15.16;
T_15.17 ;
    %delay 20000, 0;
    %vpi_call/w 4 246 "$display", "Read 1 at %t", $time {0 0 0};
    %pushi/vec4 8224, 0, 21;
    %store/vec4 v0x600000a5e910_0, 0, 21;
    %pushi/vec4 65535, 0, 32;
    %store/vec4 v0x600000a5ea30_0, 0, 32;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x600000a5e9a0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000a5eb50_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 21;
    %store/vec4 v0x600000a5e910_0, 0, 21;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000a5eb50_0, 0, 1;
T_15.18 ;
    %load/vec4 v0x600000a5ebe0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_15.19, 6;
    %wait E_0x600002d119c0;
    %jmp T_15.18;
T_15.19 ;
    %delay 1000000, 0;
    %vpi_call/w 4 262 "$finish" {0 0 0};
    %end;
    .thread T_15;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "../sdram.sv";
    "sdram_tb.sv";
    "mt48lc2m32b2.v";
