0.7
2020.2
Oct 14 2022
05:20:55
C:/Users/happa2222/316Labs/lab5-1/lab5-1.sim/sim_1/behav/xsim/glbl.v,1665704903,verilog,,,,glbl,,,,,,,,
C:/Users/happa2222/316Labs/lab5-1/lab5-1.srcs/sim_1/new/RCA_4bits_tb.v,1679531074,verilog,,,,RCA_4bits_tb,,,,,,,,
C:/Users/happa2222/316Labs/lab5-1/lab5-1.srcs/sources_1/new/RCA_4bits.v,1679530014,verilog,,C:/Users/happa2222/316Labs/lab5-1/lab5-1.srcs/sources_1/new/full_adder.v,,RCA_4bits,,,,,,,,
C:/Users/happa2222/316Labs/lab5-1/lab5-1.srcs/sources_1/new/full_adder.v,1679529940,verilog,,C:/Users/happa2222/316Labs/lab5-1/lab5-1.srcs/sources_1/new/register_logic.v,,full_adder,,,,,,,,
C:/Users/happa2222/316Labs/lab5-1/lab5-1.srcs/sources_1/new/register_logic.v,1679529901,verilog,,C:/Users/happa2222/316Labs/lab5-1/lab5-1.srcs/sim_1/new/RCA_4bits_tb.v,,register_logic,,,,,,,,
