--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 18152 paths analyzed, 671 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.919ns.
--------------------------------------------------------------------------------
Slack:                  10.081ns (requirement - (data path - clock path skew + uncertainty))
  Source:               center_cond/M_ctr_q_12 (FF)
  Destination:          tester/testCounter/M_ctr_q_30_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.791ns (Levels of Logic = 4)
  Clock Path Skew:      -0.093ns (0.713 - 0.806)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: center_cond/M_ctr_q_12 to tester/testCounter/M_ctr_q_30_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y60.AQ       Tcko                  0.525   center_cond/M_ctr_q[15]
                                                       center_cond/M_ctr_q_12
    SLICE_X9Y58.B1       net (fanout=2)        1.042   center_cond/M_ctr_q[12]
    SLICE_X9Y58.B        Tilo                  0.259   M_last_q_2
                                                       center_cond/out3
    SLICE_X9Y58.A1       net (fanout=3)        0.942   out2_2
    SLICE_X9Y58.A        Tilo                  0.259   M_last_q_2
                                                       center_cond/out4
    SLICE_X3Y46.A3       net (fanout=5)        1.724   M_center_cond_out
    SLICE_X3Y46.A        Tilo                  0.259   N32
                                                       M_state_q_FSM_FFd2-In111
    SLICE_X6Y13.A6       net (fanout=4)        2.676   M_center_detect_out[0]_M_right_detect_out[0]_OR_52_o
    SLICE_X6Y13.A        Tilo                  0.235   tester/testCounter/M_ctr_q[30]_PWR_7_o_equal_2_o_0
                                                       tester/testCounter/M_ctr_q[30]_PWR_7_o_equal_2_o_06
    SLICE_X4Y24.SR       net (fanout=10)       1.400   tester/testCounter/M_ctr_q[30]_PWR_7_o_equal_2_o_0
    SLICE_X4Y24.CLK      Tsrck                 0.470   tester/M_testCounter_value[4]
                                                       tester/testCounter/M_ctr_q_30_1
    -------------------------------------------------  ---------------------------
    Total                                      9.791ns (2.007ns logic, 7.784ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------
Slack:                  10.090ns (requirement - (data path - clock path skew + uncertainty))
  Source:               center_cond/M_ctr_q_12 (FF)
  Destination:          tester/testCounter/M_ctr_q_30_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.782ns (Levels of Logic = 4)
  Clock Path Skew:      -0.093ns (0.713 - 0.806)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: center_cond/M_ctr_q_12 to tester/testCounter/M_ctr_q_30_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y60.AQ       Tcko                  0.525   center_cond/M_ctr_q[15]
                                                       center_cond/M_ctr_q_12
    SLICE_X9Y58.B1       net (fanout=2)        1.042   center_cond/M_ctr_q[12]
    SLICE_X9Y58.B        Tilo                  0.259   M_last_q_2
                                                       center_cond/out3
    SLICE_X9Y58.A1       net (fanout=3)        0.942   out2_2
    SLICE_X9Y58.A        Tilo                  0.259   M_last_q_2
                                                       center_cond/out4
    SLICE_X3Y46.A3       net (fanout=5)        1.724   M_center_cond_out
    SLICE_X3Y46.A        Tilo                  0.259   N32
                                                       M_state_q_FSM_FFd2-In111
    SLICE_X6Y13.A6       net (fanout=4)        2.676   M_center_detect_out[0]_M_right_detect_out[0]_OR_52_o
    SLICE_X6Y13.A        Tilo                  0.235   tester/testCounter/M_ctr_q[30]_PWR_7_o_equal_2_o_0
                                                       tester/testCounter/M_ctr_q[30]_PWR_7_o_equal_2_o_06
    SLICE_X4Y24.SR       net (fanout=10)       1.400   tester/testCounter/M_ctr_q[30]_PWR_7_o_equal_2_o_0
    SLICE_X4Y24.CLK      Tsrck                 0.461   tester/M_testCounter_value[4]
                                                       tester/testCounter/M_ctr_q_30_2
    -------------------------------------------------  ---------------------------
    Total                                      9.782ns (1.998ns logic, 7.784ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Slack:                  10.183ns (requirement - (data path - clock path skew + uncertainty))
  Source:               center_cond/M_ctr_q_9 (FF)
  Destination:          tester/testCounter/M_ctr_q_30_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.691ns (Levels of Logic = 4)
  Clock Path Skew:      -0.091ns (0.713 - 0.804)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: center_cond/M_ctr_q_9 to tester/testCounter/M_ctr_q_30_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y59.BQ       Tcko                  0.525   center_cond/M_ctr_q[11]
                                                       center_cond/M_ctr_q_9
    SLICE_X9Y58.B2       net (fanout=2)        0.942   center_cond/M_ctr_q[9]
    SLICE_X9Y58.B        Tilo                  0.259   M_last_q_2
                                                       center_cond/out3
    SLICE_X9Y58.A1       net (fanout=3)        0.942   out2_2
    SLICE_X9Y58.A        Tilo                  0.259   M_last_q_2
                                                       center_cond/out4
    SLICE_X3Y46.A3       net (fanout=5)        1.724   M_center_cond_out
    SLICE_X3Y46.A        Tilo                  0.259   N32
                                                       M_state_q_FSM_FFd2-In111
    SLICE_X6Y13.A6       net (fanout=4)        2.676   M_center_detect_out[0]_M_right_detect_out[0]_OR_52_o
    SLICE_X6Y13.A        Tilo                  0.235   tester/testCounter/M_ctr_q[30]_PWR_7_o_equal_2_o_0
                                                       tester/testCounter/M_ctr_q[30]_PWR_7_o_equal_2_o_06
    SLICE_X4Y24.SR       net (fanout=10)       1.400   tester/testCounter/M_ctr_q[30]_PWR_7_o_equal_2_o_0
    SLICE_X4Y24.CLK      Tsrck                 0.470   tester/M_testCounter_value[4]
                                                       tester/testCounter/M_ctr_q_30_1
    -------------------------------------------------  ---------------------------
    Total                                      9.691ns (2.007ns logic, 7.684ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Slack:                  10.192ns (requirement - (data path - clock path skew + uncertainty))
  Source:               center_cond/M_ctr_q_9 (FF)
  Destination:          tester/testCounter/M_ctr_q_30_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.682ns (Levels of Logic = 4)
  Clock Path Skew:      -0.091ns (0.713 - 0.804)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: center_cond/M_ctr_q_9 to tester/testCounter/M_ctr_q_30_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y59.BQ       Tcko                  0.525   center_cond/M_ctr_q[11]
                                                       center_cond/M_ctr_q_9
    SLICE_X9Y58.B2       net (fanout=2)        0.942   center_cond/M_ctr_q[9]
    SLICE_X9Y58.B        Tilo                  0.259   M_last_q_2
                                                       center_cond/out3
    SLICE_X9Y58.A1       net (fanout=3)        0.942   out2_2
    SLICE_X9Y58.A        Tilo                  0.259   M_last_q_2
                                                       center_cond/out4
    SLICE_X3Y46.A3       net (fanout=5)        1.724   M_center_cond_out
    SLICE_X3Y46.A        Tilo                  0.259   N32
                                                       M_state_q_FSM_FFd2-In111
    SLICE_X6Y13.A6       net (fanout=4)        2.676   M_center_detect_out[0]_M_right_detect_out[0]_OR_52_o
    SLICE_X6Y13.A        Tilo                  0.235   tester/testCounter/M_ctr_q[30]_PWR_7_o_equal_2_o_0
                                                       tester/testCounter/M_ctr_q[30]_PWR_7_o_equal_2_o_06
    SLICE_X4Y24.SR       net (fanout=10)       1.400   tester/testCounter/M_ctr_q[30]_PWR_7_o_equal_2_o_0
    SLICE_X4Y24.CLK      Tsrck                 0.461   tester/M_testCounter_value[4]
                                                       tester/testCounter/M_ctr_q_30_2
    -------------------------------------------------  ---------------------------
    Total                                      9.682ns (1.998ns logic, 7.684ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Slack:                  10.301ns (requirement - (data path - clock path skew + uncertainty))
  Source:               center_cond/M_ctr_q_12 (FF)
  Destination:          tester/testCounter/M_ctr_q_30 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.575ns (Levels of Logic = 4)
  Clock Path Skew:      -0.089ns (0.717 - 0.806)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: center_cond/M_ctr_q_12 to tester/testCounter/M_ctr_q_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y60.AQ       Tcko                  0.525   center_cond/M_ctr_q[15]
                                                       center_cond/M_ctr_q_12
    SLICE_X9Y58.B1       net (fanout=2)        1.042   center_cond/M_ctr_q[12]
    SLICE_X9Y58.B        Tilo                  0.259   M_last_q_2
                                                       center_cond/out3
    SLICE_X9Y58.A1       net (fanout=3)        0.942   out2_2
    SLICE_X9Y58.A        Tilo                  0.259   M_last_q_2
                                                       center_cond/out4
    SLICE_X3Y46.A3       net (fanout=5)        1.724   M_center_cond_out
    SLICE_X3Y46.A        Tilo                  0.259   N32
                                                       M_state_q_FSM_FFd2-In111
    SLICE_X6Y13.A6       net (fanout=4)        2.676   M_center_detect_out[0]_M_right_detect_out[0]_OR_52_o
    SLICE_X6Y13.A        Tilo                  0.235   tester/testCounter/M_ctr_q[30]_PWR_7_o_equal_2_o_0
                                                       tester/testCounter/M_ctr_q[30]_PWR_7_o_equal_2_o_06
    SLICE_X8Y16.SR       net (fanout=10)       1.193   tester/testCounter/M_ctr_q[30]_PWR_7_o_equal_2_o_0
    SLICE_X8Y16.CLK      Tsrck                 0.461   M_tester_caseNum[4]
                                                       tester/testCounter/M_ctr_q_30
    -------------------------------------------------  ---------------------------
    Total                                      9.575ns (1.998ns logic, 7.577ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack:                  10.312ns (requirement - (data path - clock path skew + uncertainty))
  Source:               center_cond/M_ctr_q_12 (FF)
  Destination:          tester/testCounter/M_ctr_q_29 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.564ns (Levels of Logic = 4)
  Clock Path Skew:      -0.089ns (0.717 - 0.806)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: center_cond/M_ctr_q_12 to tester/testCounter/M_ctr_q_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y60.AQ       Tcko                  0.525   center_cond/M_ctr_q[15]
                                                       center_cond/M_ctr_q_12
    SLICE_X9Y58.B1       net (fanout=2)        1.042   center_cond/M_ctr_q[12]
    SLICE_X9Y58.B        Tilo                  0.259   M_last_q_2
                                                       center_cond/out3
    SLICE_X9Y58.A1       net (fanout=3)        0.942   out2_2
    SLICE_X9Y58.A        Tilo                  0.259   M_last_q_2
                                                       center_cond/out4
    SLICE_X3Y46.A3       net (fanout=5)        1.724   M_center_cond_out
    SLICE_X3Y46.A        Tilo                  0.259   N32
                                                       M_state_q_FSM_FFd2-In111
    SLICE_X6Y13.A6       net (fanout=4)        2.676   M_center_detect_out[0]_M_right_detect_out[0]_OR_52_o
    SLICE_X6Y13.A        Tilo                  0.235   tester/testCounter/M_ctr_q[30]_PWR_7_o_equal_2_o_0
                                                       tester/testCounter/M_ctr_q[30]_PWR_7_o_equal_2_o_06
    SLICE_X8Y16.SR       net (fanout=10)       1.193   tester/testCounter/M_ctr_q[30]_PWR_7_o_equal_2_o_0
    SLICE_X8Y16.CLK      Tsrck                 0.450   M_tester_caseNum[4]
                                                       tester/testCounter/M_ctr_q_29
    -------------------------------------------------  ---------------------------
    Total                                      9.564ns (1.987ns logic, 7.577ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack:                  10.321ns (requirement - (data path - clock path skew + uncertainty))
  Source:               center_cond/M_ctr_q_12 (FF)
  Destination:          tester/testCounter/M_ctr_q_29_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.553ns (Levels of Logic = 4)
  Clock Path Skew:      -0.091ns (0.715 - 0.806)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: center_cond/M_ctr_q_12 to tester/testCounter/M_ctr_q_29_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y60.AQ       Tcko                  0.525   center_cond/M_ctr_q[15]
                                                       center_cond/M_ctr_q_12
    SLICE_X9Y58.B1       net (fanout=2)        1.042   center_cond/M_ctr_q[12]
    SLICE_X9Y58.B        Tilo                  0.259   M_last_q_2
                                                       center_cond/out3
    SLICE_X9Y58.A1       net (fanout=3)        0.942   out2_2
    SLICE_X9Y58.A        Tilo                  0.259   M_last_q_2
                                                       center_cond/out4
    SLICE_X3Y46.A3       net (fanout=5)        1.724   M_center_cond_out
    SLICE_X3Y46.A        Tilo                  0.259   N32
                                                       M_state_q_FSM_FFd2-In111
    SLICE_X6Y13.A6       net (fanout=4)        2.676   M_center_detect_out[0]_M_right_detect_out[0]_OR_52_o
    SLICE_X6Y13.A        Tilo                  0.235   tester/testCounter/M_ctr_q[30]_PWR_7_o_equal_2_o_0
                                                       tester/testCounter/M_ctr_q[30]_PWR_7_o_equal_2_o_06
    SLICE_X4Y22.SR       net (fanout=10)       1.162   tester/testCounter/M_ctr_q[30]_PWR_7_o_equal_2_o_0
    SLICE_X4Y22.CLK      Tsrck                 0.470   tester/M_testCounter_value[3]
                                                       tester/testCounter/M_ctr_q_29_1
    -------------------------------------------------  ---------------------------
    Total                                      9.553ns (2.007ns logic, 7.546ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack:                  10.330ns (requirement - (data path - clock path skew + uncertainty))
  Source:               center_cond/M_ctr_q_12 (FF)
  Destination:          tester/testCounter/M_ctr_q_28_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.544ns (Levels of Logic = 4)
  Clock Path Skew:      -0.091ns (0.715 - 0.806)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: center_cond/M_ctr_q_12 to tester/testCounter/M_ctr_q_28_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y60.AQ       Tcko                  0.525   center_cond/M_ctr_q[15]
                                                       center_cond/M_ctr_q_12
    SLICE_X9Y58.B1       net (fanout=2)        1.042   center_cond/M_ctr_q[12]
    SLICE_X9Y58.B        Tilo                  0.259   M_last_q_2
                                                       center_cond/out3
    SLICE_X9Y58.A1       net (fanout=3)        0.942   out2_2
    SLICE_X9Y58.A        Tilo                  0.259   M_last_q_2
                                                       center_cond/out4
    SLICE_X3Y46.A3       net (fanout=5)        1.724   M_center_cond_out
    SLICE_X3Y46.A        Tilo                  0.259   N32
                                                       M_state_q_FSM_FFd2-In111
    SLICE_X6Y13.A6       net (fanout=4)        2.676   M_center_detect_out[0]_M_right_detect_out[0]_OR_52_o
    SLICE_X6Y13.A        Tilo                  0.235   tester/testCounter/M_ctr_q[30]_PWR_7_o_equal_2_o_0
                                                       tester/testCounter/M_ctr_q[30]_PWR_7_o_equal_2_o_06
    SLICE_X4Y22.SR       net (fanout=10)       1.162   tester/testCounter/M_ctr_q[30]_PWR_7_o_equal_2_o_0
    SLICE_X4Y22.CLK      Tsrck                 0.461   tester/M_testCounter_value[3]
                                                       tester/testCounter/M_ctr_q_28_1
    -------------------------------------------------  ---------------------------
    Total                                      9.544ns (1.998ns logic, 7.546ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack:                  10.334ns (requirement - (data path - clock path skew + uncertainty))
  Source:               center_cond/M_ctr_q_12 (FF)
  Destination:          tester/testCounter/M_ctr_q_28 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.542ns (Levels of Logic = 4)
  Clock Path Skew:      -0.089ns (0.717 - 0.806)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: center_cond/M_ctr_q_12 to tester/testCounter/M_ctr_q_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y60.AQ       Tcko                  0.525   center_cond/M_ctr_q[15]
                                                       center_cond/M_ctr_q_12
    SLICE_X9Y58.B1       net (fanout=2)        1.042   center_cond/M_ctr_q[12]
    SLICE_X9Y58.B        Tilo                  0.259   M_last_q_2
                                                       center_cond/out3
    SLICE_X9Y58.A1       net (fanout=3)        0.942   out2_2
    SLICE_X9Y58.A        Tilo                  0.259   M_last_q_2
                                                       center_cond/out4
    SLICE_X3Y46.A3       net (fanout=5)        1.724   M_center_cond_out
    SLICE_X3Y46.A        Tilo                  0.259   N32
                                                       M_state_q_FSM_FFd2-In111
    SLICE_X6Y13.A6       net (fanout=4)        2.676   M_center_detect_out[0]_M_right_detect_out[0]_OR_52_o
    SLICE_X6Y13.A        Tilo                  0.235   tester/testCounter/M_ctr_q[30]_PWR_7_o_equal_2_o_0
                                                       tester/testCounter/M_ctr_q[30]_PWR_7_o_equal_2_o_06
    SLICE_X8Y16.SR       net (fanout=10)       1.193   tester/testCounter/M_ctr_q[30]_PWR_7_o_equal_2_o_0
    SLICE_X8Y16.CLK      Tsrck                 0.428   M_tester_caseNum[4]
                                                       tester/testCounter/M_ctr_q_28
    -------------------------------------------------  ---------------------------
    Total                                      9.542ns (1.965ns logic, 7.577ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Slack:                  10.341ns (requirement - (data path - clock path skew + uncertainty))
  Source:               center_cond/M_ctr_q_12 (FF)
  Destination:          tester/testCounter/M_ctr_q_27_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.533ns (Levels of Logic = 4)
  Clock Path Skew:      -0.091ns (0.715 - 0.806)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: center_cond/M_ctr_q_12 to tester/testCounter/M_ctr_q_27_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y60.AQ       Tcko                  0.525   center_cond/M_ctr_q[15]
                                                       center_cond/M_ctr_q_12
    SLICE_X9Y58.B1       net (fanout=2)        1.042   center_cond/M_ctr_q[12]
    SLICE_X9Y58.B        Tilo                  0.259   M_last_q_2
                                                       center_cond/out3
    SLICE_X9Y58.A1       net (fanout=3)        0.942   out2_2
    SLICE_X9Y58.A        Tilo                  0.259   M_last_q_2
                                                       center_cond/out4
    SLICE_X3Y46.A3       net (fanout=5)        1.724   M_center_cond_out
    SLICE_X3Y46.A        Tilo                  0.259   N32
                                                       M_state_q_FSM_FFd2-In111
    SLICE_X6Y13.A6       net (fanout=4)        2.676   M_center_detect_out[0]_M_right_detect_out[0]_OR_52_o
    SLICE_X6Y13.A        Tilo                  0.235   tester/testCounter/M_ctr_q[30]_PWR_7_o_equal_2_o_0
                                                       tester/testCounter/M_ctr_q[30]_PWR_7_o_equal_2_o_06
    SLICE_X4Y22.SR       net (fanout=10)       1.162   tester/testCounter/M_ctr_q[30]_PWR_7_o_equal_2_o_0
    SLICE_X4Y22.CLK      Tsrck                 0.450   tester/M_testCounter_value[3]
                                                       tester/testCounter/M_ctr_q_27_1
    -------------------------------------------------  ---------------------------
    Total                                      9.533ns (1.987ns logic, 7.546ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack:                  10.363ns (requirement - (data path - clock path skew + uncertainty))
  Source:               center_cond/M_ctr_q_12 (FF)
  Destination:          tester/testCounter/M_ctr_q_26_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.511ns (Levels of Logic = 4)
  Clock Path Skew:      -0.091ns (0.715 - 0.806)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: center_cond/M_ctr_q_12 to tester/testCounter/M_ctr_q_26_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y60.AQ       Tcko                  0.525   center_cond/M_ctr_q[15]
                                                       center_cond/M_ctr_q_12
    SLICE_X9Y58.B1       net (fanout=2)        1.042   center_cond/M_ctr_q[12]
    SLICE_X9Y58.B        Tilo                  0.259   M_last_q_2
                                                       center_cond/out3
    SLICE_X9Y58.A1       net (fanout=3)        0.942   out2_2
    SLICE_X9Y58.A        Tilo                  0.259   M_last_q_2
                                                       center_cond/out4
    SLICE_X3Y46.A3       net (fanout=5)        1.724   M_center_cond_out
    SLICE_X3Y46.A        Tilo                  0.259   N32
                                                       M_state_q_FSM_FFd2-In111
    SLICE_X6Y13.A6       net (fanout=4)        2.676   M_center_detect_out[0]_M_right_detect_out[0]_OR_52_o
    SLICE_X6Y13.A        Tilo                  0.235   tester/testCounter/M_ctr_q[30]_PWR_7_o_equal_2_o_0
                                                       tester/testCounter/M_ctr_q[30]_PWR_7_o_equal_2_o_06
    SLICE_X4Y22.SR       net (fanout=10)       1.162   tester/testCounter/M_ctr_q[30]_PWR_7_o_equal_2_o_0
    SLICE_X4Y22.CLK      Tsrck                 0.428   tester/M_testCounter_value[3]
                                                       tester/testCounter/M_ctr_q_26_1
    -------------------------------------------------  ---------------------------
    Total                                      9.511ns (1.965ns logic, 7.546ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Slack:                  10.403ns (requirement - (data path - clock path skew + uncertainty))
  Source:               center_cond/M_ctr_q_9 (FF)
  Destination:          tester/testCounter/M_ctr_q_30 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.475ns (Levels of Logic = 4)
  Clock Path Skew:      -0.087ns (0.717 - 0.804)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: center_cond/M_ctr_q_9 to tester/testCounter/M_ctr_q_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y59.BQ       Tcko                  0.525   center_cond/M_ctr_q[11]
                                                       center_cond/M_ctr_q_9
    SLICE_X9Y58.B2       net (fanout=2)        0.942   center_cond/M_ctr_q[9]
    SLICE_X9Y58.B        Tilo                  0.259   M_last_q_2
                                                       center_cond/out3
    SLICE_X9Y58.A1       net (fanout=3)        0.942   out2_2
    SLICE_X9Y58.A        Tilo                  0.259   M_last_q_2
                                                       center_cond/out4
    SLICE_X3Y46.A3       net (fanout=5)        1.724   M_center_cond_out
    SLICE_X3Y46.A        Tilo                  0.259   N32
                                                       M_state_q_FSM_FFd2-In111
    SLICE_X6Y13.A6       net (fanout=4)        2.676   M_center_detect_out[0]_M_right_detect_out[0]_OR_52_o
    SLICE_X6Y13.A        Tilo                  0.235   tester/testCounter/M_ctr_q[30]_PWR_7_o_equal_2_o_0
                                                       tester/testCounter/M_ctr_q[30]_PWR_7_o_equal_2_o_06
    SLICE_X8Y16.SR       net (fanout=10)       1.193   tester/testCounter/M_ctr_q[30]_PWR_7_o_equal_2_o_0
    SLICE_X8Y16.CLK      Tsrck                 0.461   M_tester_caseNum[4]
                                                       tester/testCounter/M_ctr_q_30
    -------------------------------------------------  ---------------------------
    Total                                      9.475ns (1.998ns logic, 7.477ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Slack:                  10.414ns (requirement - (data path - clock path skew + uncertainty))
  Source:               center_cond/M_ctr_q_9 (FF)
  Destination:          tester/testCounter/M_ctr_q_29 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.464ns (Levels of Logic = 4)
  Clock Path Skew:      -0.087ns (0.717 - 0.804)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: center_cond/M_ctr_q_9 to tester/testCounter/M_ctr_q_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y59.BQ       Tcko                  0.525   center_cond/M_ctr_q[11]
                                                       center_cond/M_ctr_q_9
    SLICE_X9Y58.B2       net (fanout=2)        0.942   center_cond/M_ctr_q[9]
    SLICE_X9Y58.B        Tilo                  0.259   M_last_q_2
                                                       center_cond/out3
    SLICE_X9Y58.A1       net (fanout=3)        0.942   out2_2
    SLICE_X9Y58.A        Tilo                  0.259   M_last_q_2
                                                       center_cond/out4
    SLICE_X3Y46.A3       net (fanout=5)        1.724   M_center_cond_out
    SLICE_X3Y46.A        Tilo                  0.259   N32
                                                       M_state_q_FSM_FFd2-In111
    SLICE_X6Y13.A6       net (fanout=4)        2.676   M_center_detect_out[0]_M_right_detect_out[0]_OR_52_o
    SLICE_X6Y13.A        Tilo                  0.235   tester/testCounter/M_ctr_q[30]_PWR_7_o_equal_2_o_0
                                                       tester/testCounter/M_ctr_q[30]_PWR_7_o_equal_2_o_06
    SLICE_X8Y16.SR       net (fanout=10)       1.193   tester/testCounter/M_ctr_q[30]_PWR_7_o_equal_2_o_0
    SLICE_X8Y16.CLK      Tsrck                 0.450   M_tester_caseNum[4]
                                                       tester/testCounter/M_ctr_q_29
    -------------------------------------------------  ---------------------------
    Total                                      9.464ns (1.987ns logic, 7.477ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack:                  10.423ns (requirement - (data path - clock path skew + uncertainty))
  Source:               center_cond/M_ctr_q_9 (FF)
  Destination:          tester/testCounter/M_ctr_q_29_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.453ns (Levels of Logic = 4)
  Clock Path Skew:      -0.089ns (0.715 - 0.804)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: center_cond/M_ctr_q_9 to tester/testCounter/M_ctr_q_29_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y59.BQ       Tcko                  0.525   center_cond/M_ctr_q[11]
                                                       center_cond/M_ctr_q_9
    SLICE_X9Y58.B2       net (fanout=2)        0.942   center_cond/M_ctr_q[9]
    SLICE_X9Y58.B        Tilo                  0.259   M_last_q_2
                                                       center_cond/out3
    SLICE_X9Y58.A1       net (fanout=3)        0.942   out2_2
    SLICE_X9Y58.A        Tilo                  0.259   M_last_q_2
                                                       center_cond/out4
    SLICE_X3Y46.A3       net (fanout=5)        1.724   M_center_cond_out
    SLICE_X3Y46.A        Tilo                  0.259   N32
                                                       M_state_q_FSM_FFd2-In111
    SLICE_X6Y13.A6       net (fanout=4)        2.676   M_center_detect_out[0]_M_right_detect_out[0]_OR_52_o
    SLICE_X6Y13.A        Tilo                  0.235   tester/testCounter/M_ctr_q[30]_PWR_7_o_equal_2_o_0
                                                       tester/testCounter/M_ctr_q[30]_PWR_7_o_equal_2_o_06
    SLICE_X4Y22.SR       net (fanout=10)       1.162   tester/testCounter/M_ctr_q[30]_PWR_7_o_equal_2_o_0
    SLICE_X4Y22.CLK      Tsrck                 0.470   tester/M_testCounter_value[3]
                                                       tester/testCounter/M_ctr_q_29_1
    -------------------------------------------------  ---------------------------
    Total                                      9.453ns (2.007ns logic, 7.446ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Slack:                  10.432ns (requirement - (data path - clock path skew + uncertainty))
  Source:               center_cond/M_ctr_q_9 (FF)
  Destination:          tester/testCounter/M_ctr_q_28_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.444ns (Levels of Logic = 4)
  Clock Path Skew:      -0.089ns (0.715 - 0.804)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: center_cond/M_ctr_q_9 to tester/testCounter/M_ctr_q_28_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y59.BQ       Tcko                  0.525   center_cond/M_ctr_q[11]
                                                       center_cond/M_ctr_q_9
    SLICE_X9Y58.B2       net (fanout=2)        0.942   center_cond/M_ctr_q[9]
    SLICE_X9Y58.B        Tilo                  0.259   M_last_q_2
                                                       center_cond/out3
    SLICE_X9Y58.A1       net (fanout=3)        0.942   out2_2
    SLICE_X9Y58.A        Tilo                  0.259   M_last_q_2
                                                       center_cond/out4
    SLICE_X3Y46.A3       net (fanout=5)        1.724   M_center_cond_out
    SLICE_X3Y46.A        Tilo                  0.259   N32
                                                       M_state_q_FSM_FFd2-In111
    SLICE_X6Y13.A6       net (fanout=4)        2.676   M_center_detect_out[0]_M_right_detect_out[0]_OR_52_o
    SLICE_X6Y13.A        Tilo                  0.235   tester/testCounter/M_ctr_q[30]_PWR_7_o_equal_2_o_0
                                                       tester/testCounter/M_ctr_q[30]_PWR_7_o_equal_2_o_06
    SLICE_X4Y22.SR       net (fanout=10)       1.162   tester/testCounter/M_ctr_q[30]_PWR_7_o_equal_2_o_0
    SLICE_X4Y22.CLK      Tsrck                 0.461   tester/M_testCounter_value[3]
                                                       tester/testCounter/M_ctr_q_28_1
    -------------------------------------------------  ---------------------------
    Total                                      9.444ns (1.998ns logic, 7.446ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Slack:                  10.436ns (requirement - (data path - clock path skew + uncertainty))
  Source:               center_cond/M_ctr_q_9 (FF)
  Destination:          tester/testCounter/M_ctr_q_28 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.442ns (Levels of Logic = 4)
  Clock Path Skew:      -0.087ns (0.717 - 0.804)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: center_cond/M_ctr_q_9 to tester/testCounter/M_ctr_q_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y59.BQ       Tcko                  0.525   center_cond/M_ctr_q[11]
                                                       center_cond/M_ctr_q_9
    SLICE_X9Y58.B2       net (fanout=2)        0.942   center_cond/M_ctr_q[9]
    SLICE_X9Y58.B        Tilo                  0.259   M_last_q_2
                                                       center_cond/out3
    SLICE_X9Y58.A1       net (fanout=3)        0.942   out2_2
    SLICE_X9Y58.A        Tilo                  0.259   M_last_q_2
                                                       center_cond/out4
    SLICE_X3Y46.A3       net (fanout=5)        1.724   M_center_cond_out
    SLICE_X3Y46.A        Tilo                  0.259   N32
                                                       M_state_q_FSM_FFd2-In111
    SLICE_X6Y13.A6       net (fanout=4)        2.676   M_center_detect_out[0]_M_right_detect_out[0]_OR_52_o
    SLICE_X6Y13.A        Tilo                  0.235   tester/testCounter/M_ctr_q[30]_PWR_7_o_equal_2_o_0
                                                       tester/testCounter/M_ctr_q[30]_PWR_7_o_equal_2_o_06
    SLICE_X8Y16.SR       net (fanout=10)       1.193   tester/testCounter/M_ctr_q[30]_PWR_7_o_equal_2_o_0
    SLICE_X8Y16.CLK      Tsrck                 0.428   M_tester_caseNum[4]
                                                       tester/testCounter/M_ctr_q_28
    -------------------------------------------------  ---------------------------
    Total                                      9.442ns (1.965ns logic, 7.477ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack:                  10.443ns (requirement - (data path - clock path skew + uncertainty))
  Source:               center_cond/M_ctr_q_9 (FF)
  Destination:          tester/testCounter/M_ctr_q_27_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.433ns (Levels of Logic = 4)
  Clock Path Skew:      -0.089ns (0.715 - 0.804)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: center_cond/M_ctr_q_9 to tester/testCounter/M_ctr_q_27_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y59.BQ       Tcko                  0.525   center_cond/M_ctr_q[11]
                                                       center_cond/M_ctr_q_9
    SLICE_X9Y58.B2       net (fanout=2)        0.942   center_cond/M_ctr_q[9]
    SLICE_X9Y58.B        Tilo                  0.259   M_last_q_2
                                                       center_cond/out3
    SLICE_X9Y58.A1       net (fanout=3)        0.942   out2_2
    SLICE_X9Y58.A        Tilo                  0.259   M_last_q_2
                                                       center_cond/out4
    SLICE_X3Y46.A3       net (fanout=5)        1.724   M_center_cond_out
    SLICE_X3Y46.A        Tilo                  0.259   N32
                                                       M_state_q_FSM_FFd2-In111
    SLICE_X6Y13.A6       net (fanout=4)        2.676   M_center_detect_out[0]_M_right_detect_out[0]_OR_52_o
    SLICE_X6Y13.A        Tilo                  0.235   tester/testCounter/M_ctr_q[30]_PWR_7_o_equal_2_o_0
                                                       tester/testCounter/M_ctr_q[30]_PWR_7_o_equal_2_o_06
    SLICE_X4Y22.SR       net (fanout=10)       1.162   tester/testCounter/M_ctr_q[30]_PWR_7_o_equal_2_o_0
    SLICE_X4Y22.CLK      Tsrck                 0.450   tester/M_testCounter_value[3]
                                                       tester/testCounter/M_ctr_q_27_1
    -------------------------------------------------  ---------------------------
    Total                                      9.433ns (1.987ns logic, 7.446ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Slack:                  10.465ns (requirement - (data path - clock path skew + uncertainty))
  Source:               center_cond/M_ctr_q_9 (FF)
  Destination:          tester/testCounter/M_ctr_q_26_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.411ns (Levels of Logic = 4)
  Clock Path Skew:      -0.089ns (0.715 - 0.804)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: center_cond/M_ctr_q_9 to tester/testCounter/M_ctr_q_26_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y59.BQ       Tcko                  0.525   center_cond/M_ctr_q[11]
                                                       center_cond/M_ctr_q_9
    SLICE_X9Y58.B2       net (fanout=2)        0.942   center_cond/M_ctr_q[9]
    SLICE_X9Y58.B        Tilo                  0.259   M_last_q_2
                                                       center_cond/out3
    SLICE_X9Y58.A1       net (fanout=3)        0.942   out2_2
    SLICE_X9Y58.A        Tilo                  0.259   M_last_q_2
                                                       center_cond/out4
    SLICE_X3Y46.A3       net (fanout=5)        1.724   M_center_cond_out
    SLICE_X3Y46.A        Tilo                  0.259   N32
                                                       M_state_q_FSM_FFd2-In111
    SLICE_X6Y13.A6       net (fanout=4)        2.676   M_center_detect_out[0]_M_right_detect_out[0]_OR_52_o
    SLICE_X6Y13.A        Tilo                  0.235   tester/testCounter/M_ctr_q[30]_PWR_7_o_equal_2_o_0
                                                       tester/testCounter/M_ctr_q[30]_PWR_7_o_equal_2_o_06
    SLICE_X4Y22.SR       net (fanout=10)       1.162   tester/testCounter/M_ctr_q[30]_PWR_7_o_equal_2_o_0
    SLICE_X4Y22.CLK      Tsrck                 0.428   tester/M_testCounter_value[3]
                                                       tester/testCounter/M_ctr_q_26_1
    -------------------------------------------------  ---------------------------
    Total                                      9.411ns (1.965ns logic, 7.446ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack:                  10.485ns (requirement - (data path - clock path skew + uncertainty))
  Source:               center_cond/M_ctr_q_12 (FF)
  Destination:          tester/testCounter/M_ctr_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.444ns (Levels of Logic = 4)
  Clock Path Skew:      -0.036ns (0.770 - 0.806)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: center_cond/M_ctr_q_12 to tester/testCounter/M_ctr_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y60.AQ       Tcko                  0.525   center_cond/M_ctr_q[15]
                                                       center_cond/M_ctr_q_12
    SLICE_X9Y58.B1       net (fanout=2)        1.042   center_cond/M_ctr_q[12]
    SLICE_X9Y58.B        Tilo                  0.259   M_last_q_2
                                                       center_cond/out3
    SLICE_X9Y58.A1       net (fanout=3)        0.942   out2_2
    SLICE_X9Y58.A        Tilo                  0.259   M_last_q_2
                                                       center_cond/out4
    SLICE_X3Y46.A3       net (fanout=5)        1.724   M_center_cond_out
    SLICE_X3Y46.A        Tilo                  0.259   N32
                                                       M_state_q_FSM_FFd2-In111
    SLICE_X6Y13.A6       net (fanout=4)        2.676   M_center_detect_out[0]_M_right_detect_out[0]_OR_52_o
    SLICE_X6Y13.A        Tilo                  0.235   tester/testCounter/M_ctr_q[30]_PWR_7_o_equal_2_o_0
                                                       tester/testCounter/M_ctr_q[30]_PWR_7_o_equal_2_o_06
    SLICE_X8Y9.SR        net (fanout=10)       1.053   tester/testCounter/M_ctr_q[30]_PWR_7_o_equal_2_o_0
    SLICE_X8Y9.CLK       Tsrck                 0.470   tester/testCounter/M_ctr_q[3]
                                                       tester/testCounter/M_ctr_q_3
    -------------------------------------------------  ---------------------------
    Total                                      9.444ns (2.007ns logic, 7.437ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------
Slack:                  10.494ns (requirement - (data path - clock path skew + uncertainty))
  Source:               center_cond/M_ctr_q_12 (FF)
  Destination:          tester/testCounter/M_ctr_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.435ns (Levels of Logic = 4)
  Clock Path Skew:      -0.036ns (0.770 - 0.806)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: center_cond/M_ctr_q_12 to tester/testCounter/M_ctr_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y60.AQ       Tcko                  0.525   center_cond/M_ctr_q[15]
                                                       center_cond/M_ctr_q_12
    SLICE_X9Y58.B1       net (fanout=2)        1.042   center_cond/M_ctr_q[12]
    SLICE_X9Y58.B        Tilo                  0.259   M_last_q_2
                                                       center_cond/out3
    SLICE_X9Y58.A1       net (fanout=3)        0.942   out2_2
    SLICE_X9Y58.A        Tilo                  0.259   M_last_q_2
                                                       center_cond/out4
    SLICE_X3Y46.A3       net (fanout=5)        1.724   M_center_cond_out
    SLICE_X3Y46.A        Tilo                  0.259   N32
                                                       M_state_q_FSM_FFd2-In111
    SLICE_X6Y13.A6       net (fanout=4)        2.676   M_center_detect_out[0]_M_right_detect_out[0]_OR_52_o
    SLICE_X6Y13.A        Tilo                  0.235   tester/testCounter/M_ctr_q[30]_PWR_7_o_equal_2_o_0
                                                       tester/testCounter/M_ctr_q[30]_PWR_7_o_equal_2_o_06
    SLICE_X8Y9.SR        net (fanout=10)       1.053   tester/testCounter/M_ctr_q[30]_PWR_7_o_equal_2_o_0
    SLICE_X8Y9.CLK       Tsrck                 0.461   tester/testCounter/M_ctr_q[3]
                                                       tester/testCounter/M_ctr_q_2
    -------------------------------------------------  ---------------------------
    Total                                      9.435ns (1.998ns logic, 7.437ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Slack:                  10.505ns (requirement - (data path - clock path skew + uncertainty))
  Source:               center_cond/M_ctr_q_12 (FF)
  Destination:          tester/testCounter/M_ctr_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.424ns (Levels of Logic = 4)
  Clock Path Skew:      -0.036ns (0.770 - 0.806)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: center_cond/M_ctr_q_12 to tester/testCounter/M_ctr_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y60.AQ       Tcko                  0.525   center_cond/M_ctr_q[15]
                                                       center_cond/M_ctr_q_12
    SLICE_X9Y58.B1       net (fanout=2)        1.042   center_cond/M_ctr_q[12]
    SLICE_X9Y58.B        Tilo                  0.259   M_last_q_2
                                                       center_cond/out3
    SLICE_X9Y58.A1       net (fanout=3)        0.942   out2_2
    SLICE_X9Y58.A        Tilo                  0.259   M_last_q_2
                                                       center_cond/out4
    SLICE_X3Y46.A3       net (fanout=5)        1.724   M_center_cond_out
    SLICE_X3Y46.A        Tilo                  0.259   N32
                                                       M_state_q_FSM_FFd2-In111
    SLICE_X6Y13.A6       net (fanout=4)        2.676   M_center_detect_out[0]_M_right_detect_out[0]_OR_52_o
    SLICE_X6Y13.A        Tilo                  0.235   tester/testCounter/M_ctr_q[30]_PWR_7_o_equal_2_o_0
                                                       tester/testCounter/M_ctr_q[30]_PWR_7_o_equal_2_o_06
    SLICE_X8Y9.SR        net (fanout=10)       1.053   tester/testCounter/M_ctr_q[30]_PWR_7_o_equal_2_o_0
    SLICE_X8Y9.CLK       Tsrck                 0.450   tester/testCounter/M_ctr_q[3]
                                                       tester/testCounter/M_ctr_q_1
    -------------------------------------------------  ---------------------------
    Total                                      9.424ns (1.987ns logic, 7.437ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Slack:                  10.516ns (requirement - (data path - clock path skew + uncertainty))
  Source:               center_cond/M_ctr_q_12 (FF)
  Destination:          tester/testCounter/M_ctr_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.415ns (Levels of Logic = 4)
  Clock Path Skew:      -0.034ns (0.772 - 0.806)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: center_cond/M_ctr_q_12 to tester/testCounter/M_ctr_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y60.AQ       Tcko                  0.525   center_cond/M_ctr_q[15]
                                                       center_cond/M_ctr_q_12
    SLICE_X9Y58.B1       net (fanout=2)        1.042   center_cond/M_ctr_q[12]
    SLICE_X9Y58.B        Tilo                  0.259   M_last_q_2
                                                       center_cond/out3
    SLICE_X9Y58.A1       net (fanout=3)        0.942   out2_2
    SLICE_X9Y58.A        Tilo                  0.259   M_last_q_2
                                                       center_cond/out4
    SLICE_X3Y46.A3       net (fanout=5)        1.724   M_center_cond_out
    SLICE_X3Y46.A        Tilo                  0.259   N32
                                                       M_state_q_FSM_FFd2-In111
    SLICE_X6Y13.A6       net (fanout=4)        2.676   M_center_detect_out[0]_M_right_detect_out[0]_OR_52_o
    SLICE_X6Y13.A        Tilo                  0.235   tester/testCounter/M_ctr_q[30]_PWR_7_o_equal_2_o_0
                                                       tester/testCounter/M_ctr_q[30]_PWR_7_o_equal_2_o_06
    SLICE_X8Y10.SR       net (fanout=10)       1.024   tester/testCounter/M_ctr_q[30]_PWR_7_o_equal_2_o_0
    SLICE_X8Y10.CLK      Tsrck                 0.470   tester/testCounter/M_ctr_q[7]
                                                       tester/testCounter/M_ctr_q_7
    -------------------------------------------------  ---------------------------
    Total                                      9.415ns (2.007ns logic, 7.408ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------
Slack:                  10.525ns (requirement - (data path - clock path skew + uncertainty))
  Source:               center_cond/M_ctr_q_12 (FF)
  Destination:          tester/testCounter/M_ctr_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.406ns (Levels of Logic = 4)
  Clock Path Skew:      -0.034ns (0.772 - 0.806)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: center_cond/M_ctr_q_12 to tester/testCounter/M_ctr_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y60.AQ       Tcko                  0.525   center_cond/M_ctr_q[15]
                                                       center_cond/M_ctr_q_12
    SLICE_X9Y58.B1       net (fanout=2)        1.042   center_cond/M_ctr_q[12]
    SLICE_X9Y58.B        Tilo                  0.259   M_last_q_2
                                                       center_cond/out3
    SLICE_X9Y58.A1       net (fanout=3)        0.942   out2_2
    SLICE_X9Y58.A        Tilo                  0.259   M_last_q_2
                                                       center_cond/out4
    SLICE_X3Y46.A3       net (fanout=5)        1.724   M_center_cond_out
    SLICE_X3Y46.A        Tilo                  0.259   N32
                                                       M_state_q_FSM_FFd2-In111
    SLICE_X6Y13.A6       net (fanout=4)        2.676   M_center_detect_out[0]_M_right_detect_out[0]_OR_52_o
    SLICE_X6Y13.A        Tilo                  0.235   tester/testCounter/M_ctr_q[30]_PWR_7_o_equal_2_o_0
                                                       tester/testCounter/M_ctr_q[30]_PWR_7_o_equal_2_o_06
    SLICE_X8Y10.SR       net (fanout=10)       1.024   tester/testCounter/M_ctr_q[30]_PWR_7_o_equal_2_o_0
    SLICE_X8Y10.CLK      Tsrck                 0.461   tester/testCounter/M_ctr_q[7]
                                                       tester/testCounter/M_ctr_q_6
    -------------------------------------------------  ---------------------------
    Total                                      9.406ns (1.998ns logic, 7.408ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Slack:                  10.527ns (requirement - (data path - clock path skew + uncertainty))
  Source:               center_cond/M_ctr_q_12 (FF)
  Destination:          tester/testCounter/M_ctr_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.402ns (Levels of Logic = 4)
  Clock Path Skew:      -0.036ns (0.770 - 0.806)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: center_cond/M_ctr_q_12 to tester/testCounter/M_ctr_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y60.AQ       Tcko                  0.525   center_cond/M_ctr_q[15]
                                                       center_cond/M_ctr_q_12
    SLICE_X9Y58.B1       net (fanout=2)        1.042   center_cond/M_ctr_q[12]
    SLICE_X9Y58.B        Tilo                  0.259   M_last_q_2
                                                       center_cond/out3
    SLICE_X9Y58.A1       net (fanout=3)        0.942   out2_2
    SLICE_X9Y58.A        Tilo                  0.259   M_last_q_2
                                                       center_cond/out4
    SLICE_X3Y46.A3       net (fanout=5)        1.724   M_center_cond_out
    SLICE_X3Y46.A        Tilo                  0.259   N32
                                                       M_state_q_FSM_FFd2-In111
    SLICE_X6Y13.A6       net (fanout=4)        2.676   M_center_detect_out[0]_M_right_detect_out[0]_OR_52_o
    SLICE_X6Y13.A        Tilo                  0.235   tester/testCounter/M_ctr_q[30]_PWR_7_o_equal_2_o_0
                                                       tester/testCounter/M_ctr_q[30]_PWR_7_o_equal_2_o_06
    SLICE_X8Y9.SR        net (fanout=10)       1.053   tester/testCounter/M_ctr_q[30]_PWR_7_o_equal_2_o_0
    SLICE_X8Y9.CLK       Tsrck                 0.428   tester/testCounter/M_ctr_q[3]
                                                       tester/testCounter/M_ctr_q_0
    -------------------------------------------------  ---------------------------
    Total                                      9.402ns (1.965ns logic, 7.437ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack:                  10.531ns (requirement - (data path - clock path skew + uncertainty))
  Source:               center_cond/M_ctr_q_15 (FF)
  Destination:          tester/testCounter/M_ctr_q_30_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.341ns (Levels of Logic = 4)
  Clock Path Skew:      -0.093ns (0.713 - 0.806)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: center_cond/M_ctr_q_15 to tester/testCounter/M_ctr_q_30_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y60.DQ       Tcko                  0.525   center_cond/M_ctr_q[15]
                                                       center_cond/M_ctr_q_15
    SLICE_X9Y58.D2       net (fanout=2)        1.161   center_cond/M_ctr_q[15]
    SLICE_X9Y58.D        Tilo                  0.259   M_last_q_2
                                                       center_cond/out2
    SLICE_X9Y58.A3       net (fanout=3)        0.373   out1_2
    SLICE_X9Y58.A        Tilo                  0.259   M_last_q_2
                                                       center_cond/out4
    SLICE_X3Y46.A3       net (fanout=5)        1.724   M_center_cond_out
    SLICE_X3Y46.A        Tilo                  0.259   N32
                                                       M_state_q_FSM_FFd2-In111
    SLICE_X6Y13.A6       net (fanout=4)        2.676   M_center_detect_out[0]_M_right_detect_out[0]_OR_52_o
    SLICE_X6Y13.A        Tilo                  0.235   tester/testCounter/M_ctr_q[30]_PWR_7_o_equal_2_o_0
                                                       tester/testCounter/M_ctr_q[30]_PWR_7_o_equal_2_o_06
    SLICE_X4Y24.SR       net (fanout=10)       1.400   tester/testCounter/M_ctr_q[30]_PWR_7_o_equal_2_o_0
    SLICE_X4Y24.CLK      Tsrck                 0.470   tester/M_testCounter_value[4]
                                                       tester/testCounter/M_ctr_q_30_1
    -------------------------------------------------  ---------------------------
    Total                                      9.341ns (2.007ns logic, 7.334ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Slack:                  10.536ns (requirement - (data path - clock path skew + uncertainty))
  Source:               center_cond/M_ctr_q_12 (FF)
  Destination:          tester/testCounter/M_ctr_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.395ns (Levels of Logic = 4)
  Clock Path Skew:      -0.034ns (0.772 - 0.806)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: center_cond/M_ctr_q_12 to tester/testCounter/M_ctr_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y60.AQ       Tcko                  0.525   center_cond/M_ctr_q[15]
                                                       center_cond/M_ctr_q_12
    SLICE_X9Y58.B1       net (fanout=2)        1.042   center_cond/M_ctr_q[12]
    SLICE_X9Y58.B        Tilo                  0.259   M_last_q_2
                                                       center_cond/out3
    SLICE_X9Y58.A1       net (fanout=3)        0.942   out2_2
    SLICE_X9Y58.A        Tilo                  0.259   M_last_q_2
                                                       center_cond/out4
    SLICE_X3Y46.A3       net (fanout=5)        1.724   M_center_cond_out
    SLICE_X3Y46.A        Tilo                  0.259   N32
                                                       M_state_q_FSM_FFd2-In111
    SLICE_X6Y13.A6       net (fanout=4)        2.676   M_center_detect_out[0]_M_right_detect_out[0]_OR_52_o
    SLICE_X6Y13.A        Tilo                  0.235   tester/testCounter/M_ctr_q[30]_PWR_7_o_equal_2_o_0
                                                       tester/testCounter/M_ctr_q[30]_PWR_7_o_equal_2_o_06
    SLICE_X8Y10.SR       net (fanout=10)       1.024   tester/testCounter/M_ctr_q[30]_PWR_7_o_equal_2_o_0
    SLICE_X8Y10.CLK      Tsrck                 0.450   tester/testCounter/M_ctr_q[7]
                                                       tester/testCounter/M_ctr_q_5
    -------------------------------------------------  ---------------------------
    Total                                      9.395ns (1.987ns logic, 7.408ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Slack:                  10.540ns (requirement - (data path - clock path skew + uncertainty))
  Source:               center_cond/M_ctr_q_15 (FF)
  Destination:          tester/testCounter/M_ctr_q_30_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.332ns (Levels of Logic = 4)
  Clock Path Skew:      -0.093ns (0.713 - 0.806)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: center_cond/M_ctr_q_15 to tester/testCounter/M_ctr_q_30_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y60.DQ       Tcko                  0.525   center_cond/M_ctr_q[15]
                                                       center_cond/M_ctr_q_15
    SLICE_X9Y58.D2       net (fanout=2)        1.161   center_cond/M_ctr_q[15]
    SLICE_X9Y58.D        Tilo                  0.259   M_last_q_2
                                                       center_cond/out2
    SLICE_X9Y58.A3       net (fanout=3)        0.373   out1_2
    SLICE_X9Y58.A        Tilo                  0.259   M_last_q_2
                                                       center_cond/out4
    SLICE_X3Y46.A3       net (fanout=5)        1.724   M_center_cond_out
    SLICE_X3Y46.A        Tilo                  0.259   N32
                                                       M_state_q_FSM_FFd2-In111
    SLICE_X6Y13.A6       net (fanout=4)        2.676   M_center_detect_out[0]_M_right_detect_out[0]_OR_52_o
    SLICE_X6Y13.A        Tilo                  0.235   tester/testCounter/M_ctr_q[30]_PWR_7_o_equal_2_o_0
                                                       tester/testCounter/M_ctr_q[30]_PWR_7_o_equal_2_o_06
    SLICE_X4Y24.SR       net (fanout=10)       1.400   tester/testCounter/M_ctr_q[30]_PWR_7_o_equal_2_o_0
    SLICE_X4Y24.CLK      Tsrck                 0.461   tester/M_testCounter_value[4]
                                                       tester/testCounter/M_ctr_q_30_2
    -------------------------------------------------  ---------------------------
    Total                                      9.332ns (1.998ns logic, 7.334ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Slack:                  10.543ns (requirement - (data path - clock path skew + uncertainty))
  Source:               center_cond/M_ctr_q_12 (FF)
  Destination:          tester/testCounter/M_ctr_q_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.397ns (Levels of Logic = 4)
  Clock Path Skew:      -0.025ns (0.781 - 0.806)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: center_cond/M_ctr_q_12 to tester/testCounter/M_ctr_q_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y60.AQ       Tcko                  0.525   center_cond/M_ctr_q[15]
                                                       center_cond/M_ctr_q_12
    SLICE_X9Y58.B1       net (fanout=2)        1.042   center_cond/M_ctr_q[12]
    SLICE_X9Y58.B        Tilo                  0.259   M_last_q_2
                                                       center_cond/out3
    SLICE_X9Y58.A1       net (fanout=3)        0.942   out2_2
    SLICE_X9Y58.A        Tilo                  0.259   M_last_q_2
                                                       center_cond/out4
    SLICE_X3Y46.A3       net (fanout=5)        1.724   M_center_cond_out
    SLICE_X3Y46.A        Tilo                  0.259   N32
                                                       M_state_q_FSM_FFd2-In111
    SLICE_X6Y13.A6       net (fanout=4)        2.676   M_center_detect_out[0]_M_right_detect_out[0]_OR_52_o
    SLICE_X6Y13.A        Tilo                  0.235   tester/testCounter/M_ctr_q[30]_PWR_7_o_equal_2_o_0
                                                       tester/testCounter/M_ctr_q[30]_PWR_7_o_equal_2_o_06
    SLICE_X8Y15.SR       net (fanout=10)       1.006   tester/testCounter/M_ctr_q[30]_PWR_7_o_equal_2_o_0
    SLICE_X8Y15.CLK      Tsrck                 0.470   M_tester_caseNum[1]
                                                       tester/testCounter/M_ctr_q_27
    -------------------------------------------------  ---------------------------
    Total                                      9.397ns (2.007ns logic, 7.390ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Slack:                  10.552ns (requirement - (data path - clock path skew + uncertainty))
  Source:               center_cond/M_ctr_q_12 (FF)
  Destination:          tester/testCounter/M_ctr_q_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.388ns (Levels of Logic = 4)
  Clock Path Skew:      -0.025ns (0.781 - 0.806)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: center_cond/M_ctr_q_12 to tester/testCounter/M_ctr_q_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y60.AQ       Tcko                  0.525   center_cond/M_ctr_q[15]
                                                       center_cond/M_ctr_q_12
    SLICE_X9Y58.B1       net (fanout=2)        1.042   center_cond/M_ctr_q[12]
    SLICE_X9Y58.B        Tilo                  0.259   M_last_q_2
                                                       center_cond/out3
    SLICE_X9Y58.A1       net (fanout=3)        0.942   out2_2
    SLICE_X9Y58.A        Tilo                  0.259   M_last_q_2
                                                       center_cond/out4
    SLICE_X3Y46.A3       net (fanout=5)        1.724   M_center_cond_out
    SLICE_X3Y46.A        Tilo                  0.259   N32
                                                       M_state_q_FSM_FFd2-In111
    SLICE_X6Y13.A6       net (fanout=4)        2.676   M_center_detect_out[0]_M_right_detect_out[0]_OR_52_o
    SLICE_X6Y13.A        Tilo                  0.235   tester/testCounter/M_ctr_q[30]_PWR_7_o_equal_2_o_0
                                                       tester/testCounter/M_ctr_q[30]_PWR_7_o_equal_2_o_06
    SLICE_X8Y15.SR       net (fanout=10)       1.006   tester/testCounter/M_ctr_q[30]_PWR_7_o_equal_2_o_0
    SLICE_X8Y15.CLK      Tsrck                 0.461   M_tester_caseNum[1]
                                                       tester/testCounter/M_ctr_q_26
    -------------------------------------------------  ---------------------------
    Total                                      9.388ns (1.998ns logic, 7.390ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------
Slack:                  10.558ns (requirement - (data path - clock path skew + uncertainty))
  Source:               center_cond/M_ctr_q_12 (FF)
  Destination:          tester/testCounter/M_ctr_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.373ns (Levels of Logic = 4)
  Clock Path Skew:      -0.034ns (0.772 - 0.806)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: center_cond/M_ctr_q_12 to tester/testCounter/M_ctr_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y60.AQ       Tcko                  0.525   center_cond/M_ctr_q[15]
                                                       center_cond/M_ctr_q_12
    SLICE_X9Y58.B1       net (fanout=2)        1.042   center_cond/M_ctr_q[12]
    SLICE_X9Y58.B        Tilo                  0.259   M_last_q_2
                                                       center_cond/out3
    SLICE_X9Y58.A1       net (fanout=3)        0.942   out2_2
    SLICE_X9Y58.A        Tilo                  0.259   M_last_q_2
                                                       center_cond/out4
    SLICE_X3Y46.A3       net (fanout=5)        1.724   M_center_cond_out
    SLICE_X3Y46.A        Tilo                  0.259   N32
                                                       M_state_q_FSM_FFd2-In111
    SLICE_X6Y13.A6       net (fanout=4)        2.676   M_center_detect_out[0]_M_right_detect_out[0]_OR_52_o
    SLICE_X6Y13.A        Tilo                  0.235   tester/testCounter/M_ctr_q[30]_PWR_7_o_equal_2_o_0
                                                       tester/testCounter/M_ctr_q[30]_PWR_7_o_equal_2_o_06
    SLICE_X8Y10.SR       net (fanout=10)       1.024   tester/testCounter/M_ctr_q[30]_PWR_7_o_equal_2_o_0
    SLICE_X8Y10.CLK      Tsrck                 0.428   tester/testCounter/M_ctr_q[7]
                                                       tester/testCounter/M_ctr_q_4
    -------------------------------------------------  ---------------------------
    Total                                      9.373ns (1.965ns logic, 7.408ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_0_IBUF/CLK0
  Logical resource: M_manualA_q_0/CLK0
  Location pin: ILOGIC_X9Y60.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_1_IBUF/CLK0
  Logical resource: M_manualA_q_1/CLK0
  Location pin: ILOGIC_X9Y61.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_2_IBUF/CLK0
  Logical resource: M_manualA_q_2/CLK0
  Location pin: ILOGIC_X10Y62.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_3_IBUF/CLK0
  Logical resource: M_manualA_q_3/CLK0
  Location pin: ILOGIC_X10Y63.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_4_IBUF/CLK0
  Logical resource: M_manualA_q_4/CLK0
  Location pin: ILOGIC_X10Y60.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_5_IBUF/CLK0
  Logical resource: M_manualA_q_5/CLK0
  Location pin: ILOGIC_X10Y61.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_6_IBUF/CLK0
  Logical resource: M_manualA_q_6/CLK0
  Location pin: ILOGIC_X11Y62.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_7_IBUF/CLK0
  Logical resource: M_manualA_q_7/CLK0
  Location pin: ILOGIC_X11Y63.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_8_IBUF/CLK0
  Logical resource: M_manualA_q_8/CLK0
  Location pin: ILOGIC_X11Y61.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_9_IBUF/CLK0
  Logical resource: M_manualB_q_9/CLK0
  Location pin: ILOGIC_X11Y60.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_10_IBUF/CLK0
  Logical resource: M_manualA_q_10/CLK0
  Location pin: ILOGIC_X12Y59.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_11_IBUF/CLK0
  Logical resource: M_manualA_q_11/CLK0
  Location pin: ILOGIC_X12Y58.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_20_IBUF/CLK0
  Logical resource: M_manualAlufn_q_4/CLK0
  Location pin: ILOGIC_X11Y3.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_12_IBUF/CLK0
  Logical resource: M_manualA_q_12/CLK0
  Location pin: ILOGIC_X12Y51.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_21_IBUF/CLK0
  Logical resource: M_manualAlufn_q_5/CLK0
  Location pin: ILOGIC_X11Y2.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_13_IBUF/CLK0
  Logical resource: M_manualA_q_13/CLK0
  Location pin: ILOGIC_X12Y50.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_14_IBUF/CLK0
  Logical resource: M_manualA_q_14/CLK0
  Location pin: ILOGIC_X12Y49.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_15_IBUF/CLK0
  Logical resource: M_manualA_q_15/CLK0
  Location pin: ILOGIC_X12Y48.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_16_IBUF/CLK0
  Logical resource: M_manualAlufn_q_0/CLK0
  Location pin: ILOGIC_X12Y21.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_17_IBUF/CLK0
  Logical resource: M_manualAlufn_q_1/CLK0
  Location pin: ILOGIC_X12Y20.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_18_IBUF/CLK0
  Logical resource: M_manualAlufn_q_2/CLK0
  Location pin: ILOGIC_X12Y5.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_19_IBUF/CLK0
  Logical resource: M_manualAlufn_q_3/CLK0
  Location pin: ILOGIC_X12Y4.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: up_cond/M_sync_out/CLK
  Logical resource: center_cond/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X4Y61.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: up_cond/M_sync_out/CLK
  Logical resource: left_cond/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X4Y61.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: up_cond/M_sync_out/CLK
  Logical resource: right_cond/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X4Y61.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: up_cond/M_sync_out/CLK
  Logical resource: up_cond/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X4Y61.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: center_cond/M_ctr_q[3]/CLK
  Logical resource: center_cond/M_ctr_q_0/CK
  Location pin: SLICE_X8Y57.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: center_cond/M_ctr_q[3]/CLK
  Logical resource: center_cond/M_ctr_q_1/CK
  Location pin: SLICE_X8Y57.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: center_cond/M_ctr_q[3]/CLK
  Logical resource: center_cond/M_ctr_q_2/CK
  Location pin: SLICE_X8Y57.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    9.919|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 18152 paths, 0 nets, and 891 connections

Design statistics:
   Minimum period:   9.919ns{1}   (Maximum frequency: 100.817MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Nov  5 20:15:32 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 401 MB



