// Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
// Date        : Thu Jul 14 22:34:44 2022
// Host        : Desktop-0-Alienware-R7 running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim
//               d:/NTT_Xilinx/Vivado/inplace_DIF_prototype/inplace_DIF_prototype.gen/sources_1/bd/Board/ip/Board_inPlaceNTT_DIF_preco_0_0/Board_inPlaceNTT_DIF_preco_0_0_sim_netlist.v
// Design      : Board_inPlaceNTT_DIF_preco_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xcku115-flvb2104-2-e
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "Board_inPlaceNTT_DIF_preco_0_0,inPlaceNTT_DIF_precomp,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "module_ref" *) 
(* X_CORE_INFO = "inPlaceNTT_DIF_precomp,Vivado 2021.1" *) 
(* NotValidForBitStream *)
module Board_inPlaceNTT_DIF_preco_0_0
   (clk,
    rst,
    run_rsc_lzin,
    run_rsc_vzin,
    vec_rsc_0_0_adr,
    vec_rsc_0_0_d,
    vec_rsc_0_0_we,
    vec_rsc_0_0_q,
    vec_rsc_triosy_0_0_lz,
    vec_rsc_0_1_adr,
    vec_rsc_0_1_d,
    vec_rsc_0_1_we,
    vec_rsc_0_1_q,
    vec_rsc_triosy_0_1_lz,
    vec_rsc_0_2_adr,
    vec_rsc_0_2_d,
    vec_rsc_0_2_we,
    vec_rsc_0_2_q,
    vec_rsc_triosy_0_2_lz,
    vec_rsc_0_3_adr,
    vec_rsc_0_3_d,
    vec_rsc_0_3_we,
    vec_rsc_0_3_q,
    vec_rsc_triosy_0_3_lz,
    vec_rsc_0_4_adr,
    vec_rsc_0_4_d,
    vec_rsc_0_4_we,
    vec_rsc_0_4_q,
    vec_rsc_triosy_0_4_lz,
    vec_rsc_0_5_adr,
    vec_rsc_0_5_d,
    vec_rsc_0_5_we,
    vec_rsc_0_5_q,
    vec_rsc_triosy_0_5_lz,
    vec_rsc_0_6_adr,
    vec_rsc_0_6_d,
    vec_rsc_0_6_we,
    vec_rsc_0_6_q,
    vec_rsc_triosy_0_6_lz,
    vec_rsc_0_7_adr,
    vec_rsc_0_7_d,
    vec_rsc_0_7_we,
    vec_rsc_0_7_q,
    vec_rsc_triosy_0_7_lz,
    p_rsc_dat,
    p_rsc_triosy_lz,
    r_rsc_dat,
    r_rsc_triosy_lz,
    twiddle_rsc_0_0_adra,
    twiddle_rsc_0_0_da,
    twiddle_rsc_0_0_wea,
    twiddle_rsc_0_0_qa,
    twiddle_rsc_0_0_adrb,
    twiddle_rsc_0_0_db,
    twiddle_rsc_0_0_web,
    twiddle_rsc_0_0_qb,
    twiddle_rsc_triosy_0_0_lz,
    twiddle_rsc_0_1_adra,
    twiddle_rsc_0_1_da,
    twiddle_rsc_0_1_wea,
    twiddle_rsc_0_1_qa,
    twiddle_rsc_0_1_adrb,
    twiddle_rsc_0_1_db,
    twiddle_rsc_0_1_web,
    twiddle_rsc_0_1_qb,
    twiddle_rsc_triosy_0_1_lz,
    twiddle_rsc_0_2_adra,
    twiddle_rsc_0_2_da,
    twiddle_rsc_0_2_wea,
    twiddle_rsc_0_2_qa,
    twiddle_rsc_0_2_adrb,
    twiddle_rsc_0_2_db,
    twiddle_rsc_0_2_web,
    twiddle_rsc_0_2_qb,
    twiddle_rsc_triosy_0_2_lz,
    twiddle_rsc_0_3_adra,
    twiddle_rsc_0_3_da,
    twiddle_rsc_0_3_wea,
    twiddle_rsc_0_3_qa,
    twiddle_rsc_0_3_adrb,
    twiddle_rsc_0_3_db,
    twiddle_rsc_0_3_web,
    twiddle_rsc_0_3_qb,
    twiddle_rsc_triosy_0_3_lz,
    twiddle_h_rsc_0_0_adra,
    twiddle_h_rsc_0_0_da,
    twiddle_h_rsc_0_0_wea,
    twiddle_h_rsc_0_0_qa,
    twiddle_h_rsc_0_0_adrb,
    twiddle_h_rsc_0_0_db,
    twiddle_h_rsc_0_0_web,
    twiddle_h_rsc_0_0_qb,
    twiddle_h_rsc_triosy_0_0_lz,
    twiddle_h_rsc_0_1_adra,
    twiddle_h_rsc_0_1_da,
    twiddle_h_rsc_0_1_wea,
    twiddle_h_rsc_0_1_qa,
    twiddle_h_rsc_0_1_adrb,
    twiddle_h_rsc_0_1_db,
    twiddle_h_rsc_0_1_web,
    twiddle_h_rsc_0_1_qb,
    twiddle_h_rsc_triosy_0_1_lz,
    twiddle_h_rsc_0_2_adra,
    twiddle_h_rsc_0_2_da,
    twiddle_h_rsc_0_2_wea,
    twiddle_h_rsc_0_2_qa,
    twiddle_h_rsc_0_2_adrb,
    twiddle_h_rsc_0_2_db,
    twiddle_h_rsc_0_2_web,
    twiddle_h_rsc_0_2_qb,
    twiddle_h_rsc_triosy_0_2_lz,
    twiddle_h_rsc_0_3_adra,
    twiddle_h_rsc_0_3_da,
    twiddle_h_rsc_0_3_wea,
    twiddle_h_rsc_0_3_qa,
    twiddle_h_rsc_0_3_adrb,
    twiddle_h_rsc_0_3_db,
    twiddle_h_rsc_0_3_web,
    twiddle_h_rsc_0_3_qb,
    twiddle_h_rsc_triosy_0_3_lz,
    complete_rsc_lzout,
    complete_rsc_vzout);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk, ASSOCIATED_RESET rst, FREQ_HZ 62500000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN Board_axi_pcie3_0_0_axi_aclk, INSERT_VIP 0" *) input clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 rst RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME rst, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input rst;
  output run_rsc_lzin;
  input run_rsc_vzin;
  output [6:0]vec_rsc_0_0_adr;
  output [31:0]vec_rsc_0_0_d;
  output vec_rsc_0_0_we;
  input [31:0]vec_rsc_0_0_q;
  output vec_rsc_triosy_0_0_lz;
  output [6:0]vec_rsc_0_1_adr;
  output [31:0]vec_rsc_0_1_d;
  output vec_rsc_0_1_we;
  input [31:0]vec_rsc_0_1_q;
  output vec_rsc_triosy_0_1_lz;
  output [6:0]vec_rsc_0_2_adr;
  output [31:0]vec_rsc_0_2_d;
  output vec_rsc_0_2_we;
  input [31:0]vec_rsc_0_2_q;
  output vec_rsc_triosy_0_2_lz;
  output [6:0]vec_rsc_0_3_adr;
  output [31:0]vec_rsc_0_3_d;
  output vec_rsc_0_3_we;
  input [31:0]vec_rsc_0_3_q;
  output vec_rsc_triosy_0_3_lz;
  output [6:0]vec_rsc_0_4_adr;
  output [31:0]vec_rsc_0_4_d;
  output vec_rsc_0_4_we;
  input [31:0]vec_rsc_0_4_q;
  output vec_rsc_triosy_0_4_lz;
  output [6:0]vec_rsc_0_5_adr;
  output [31:0]vec_rsc_0_5_d;
  output vec_rsc_0_5_we;
  input [31:0]vec_rsc_0_5_q;
  output vec_rsc_triosy_0_5_lz;
  output [6:0]vec_rsc_0_6_adr;
  output [31:0]vec_rsc_0_6_d;
  output vec_rsc_0_6_we;
  input [31:0]vec_rsc_0_6_q;
  output vec_rsc_triosy_0_6_lz;
  output [6:0]vec_rsc_0_7_adr;
  output [31:0]vec_rsc_0_7_d;
  output vec_rsc_0_7_we;
  input [31:0]vec_rsc_0_7_q;
  output vec_rsc_triosy_0_7_lz;
  input [31:0]p_rsc_dat;
  output p_rsc_triosy_lz;
  input [31:0]r_rsc_dat;
  output r_rsc_triosy_lz;
  output [7:0]twiddle_rsc_0_0_adra;
  output [31:0]twiddle_rsc_0_0_da;
  output twiddle_rsc_0_0_wea;
  input [31:0]twiddle_rsc_0_0_qa;
  output [7:0]twiddle_rsc_0_0_adrb;
  output [31:0]twiddle_rsc_0_0_db;
  output twiddle_rsc_0_0_web;
  input [31:0]twiddle_rsc_0_0_qb;
  output twiddle_rsc_triosy_0_0_lz;
  output [7:0]twiddle_rsc_0_1_adra;
  output [31:0]twiddle_rsc_0_1_da;
  output twiddle_rsc_0_1_wea;
  input [31:0]twiddle_rsc_0_1_qa;
  output [7:0]twiddle_rsc_0_1_adrb;
  output [31:0]twiddle_rsc_0_1_db;
  output twiddle_rsc_0_1_web;
  input [31:0]twiddle_rsc_0_1_qb;
  output twiddle_rsc_triosy_0_1_lz;
  output [7:0]twiddle_rsc_0_2_adra;
  output [31:0]twiddle_rsc_0_2_da;
  output twiddle_rsc_0_2_wea;
  input [31:0]twiddle_rsc_0_2_qa;
  output [7:0]twiddle_rsc_0_2_adrb;
  output [31:0]twiddle_rsc_0_2_db;
  output twiddle_rsc_0_2_web;
  input [31:0]twiddle_rsc_0_2_qb;
  output twiddle_rsc_triosy_0_2_lz;
  output [7:0]twiddle_rsc_0_3_adra;
  output [31:0]twiddle_rsc_0_3_da;
  output twiddle_rsc_0_3_wea;
  input [31:0]twiddle_rsc_0_3_qa;
  output [7:0]twiddle_rsc_0_3_adrb;
  output [31:0]twiddle_rsc_0_3_db;
  output twiddle_rsc_0_3_web;
  input [31:0]twiddle_rsc_0_3_qb;
  output twiddle_rsc_triosy_0_3_lz;
  output [7:0]twiddle_h_rsc_0_0_adra;
  output [31:0]twiddle_h_rsc_0_0_da;
  output twiddle_h_rsc_0_0_wea;
  input [31:0]twiddle_h_rsc_0_0_qa;
  output [7:0]twiddle_h_rsc_0_0_adrb;
  output [31:0]twiddle_h_rsc_0_0_db;
  output twiddle_h_rsc_0_0_web;
  input [31:0]twiddle_h_rsc_0_0_qb;
  output twiddle_h_rsc_triosy_0_0_lz;
  output [7:0]twiddle_h_rsc_0_1_adra;
  output [31:0]twiddle_h_rsc_0_1_da;
  output twiddle_h_rsc_0_1_wea;
  input [31:0]twiddle_h_rsc_0_1_qa;
  output [7:0]twiddle_h_rsc_0_1_adrb;
  output [31:0]twiddle_h_rsc_0_1_db;
  output twiddle_h_rsc_0_1_web;
  input [31:0]twiddle_h_rsc_0_1_qb;
  output twiddle_h_rsc_triosy_0_1_lz;
  output [7:0]twiddle_h_rsc_0_2_adra;
  output [31:0]twiddle_h_rsc_0_2_da;
  output twiddle_h_rsc_0_2_wea;
  input [31:0]twiddle_h_rsc_0_2_qa;
  output [7:0]twiddle_h_rsc_0_2_adrb;
  output [31:0]twiddle_h_rsc_0_2_db;
  output twiddle_h_rsc_0_2_web;
  input [31:0]twiddle_h_rsc_0_2_qb;
  output twiddle_h_rsc_triosy_0_2_lz;
  output [7:0]twiddle_h_rsc_0_3_adra;
  output [31:0]twiddle_h_rsc_0_3_da;
  output twiddle_h_rsc_0_3_wea;
  input [31:0]twiddle_h_rsc_0_3_qa;
  output [7:0]twiddle_h_rsc_0_3_adrb;
  output [31:0]twiddle_h_rsc_0_3_db;
  output twiddle_h_rsc_0_3_web;
  input [31:0]twiddle_h_rsc_0_3_qb;
  output twiddle_h_rsc_triosy_0_3_lz;
  output complete_rsc_lzout;
  input complete_rsc_vzout;

  wire \<const0> ;
  wire clk;
  wire complete_rsc_lzout;
  wire complete_rsc_vzout;
  wire [31:0]p_rsc_dat;
  wire rst;
  wire run_rsc_lzin;
  wire run_rsc_vzin;
  wire [31:0]twiddle_h_rsc_0_0_qa;
  wire [31:0]twiddle_h_rsc_0_1_qa;
  wire [31:0]twiddle_h_rsc_0_2_qa;
  wire [7:0]twiddle_h_rsc_0_3_adra;
  wire [31:0]twiddle_h_rsc_0_3_qa;
  wire [31:0]twiddle_rsc_0_0_qa;
  wire [31:0]twiddle_rsc_0_1_qa;
  wire [31:0]twiddle_rsc_0_2_qa;
  wire [31:0]twiddle_rsc_0_3_qa;
  wire [31:0]vec_rsc_0_0_q;
  wire vec_rsc_0_0_we;
  wire [31:0]vec_rsc_0_1_q;
  wire vec_rsc_0_1_we;
  wire [31:0]vec_rsc_0_2_q;
  wire vec_rsc_0_2_we;
  wire [31:0]vec_rsc_0_3_q;
  wire vec_rsc_0_3_we;
  wire [31:0]vec_rsc_0_4_q;
  wire vec_rsc_0_4_we;
  wire [31:0]vec_rsc_0_5_q;
  wire vec_rsc_0_5_we;
  wire [31:0]vec_rsc_0_6_q;
  wire vec_rsc_0_6_we;
  wire [6:0]vec_rsc_0_7_adr;
  wire [31:0]vec_rsc_0_7_d;
  wire [31:0]vec_rsc_0_7_q;
  wire vec_rsc_0_7_we;
  wire vec_rsc_triosy_0_0_lz;

  assign p_rsc_triosy_lz = vec_rsc_triosy_0_0_lz;
  assign r_rsc_triosy_lz = vec_rsc_triosy_0_0_lz;
  assign twiddle_h_rsc_0_0_adra[7:0] = twiddle_h_rsc_0_3_adra;
  assign twiddle_h_rsc_0_0_adrb[7] = \<const0> ;
  assign twiddle_h_rsc_0_0_adrb[6] = \<const0> ;
  assign twiddle_h_rsc_0_0_adrb[5] = \<const0> ;
  assign twiddle_h_rsc_0_0_adrb[4] = \<const0> ;
  assign twiddle_h_rsc_0_0_adrb[3] = \<const0> ;
  assign twiddle_h_rsc_0_0_adrb[2] = \<const0> ;
  assign twiddle_h_rsc_0_0_adrb[1] = \<const0> ;
  assign twiddle_h_rsc_0_0_adrb[0] = \<const0> ;
  assign twiddle_h_rsc_0_0_da[31] = \<const0> ;
  assign twiddle_h_rsc_0_0_da[30] = \<const0> ;
  assign twiddle_h_rsc_0_0_da[29] = \<const0> ;
  assign twiddle_h_rsc_0_0_da[28] = \<const0> ;
  assign twiddle_h_rsc_0_0_da[27] = \<const0> ;
  assign twiddle_h_rsc_0_0_da[26] = \<const0> ;
  assign twiddle_h_rsc_0_0_da[25] = \<const0> ;
  assign twiddle_h_rsc_0_0_da[24] = \<const0> ;
  assign twiddle_h_rsc_0_0_da[23] = \<const0> ;
  assign twiddle_h_rsc_0_0_da[22] = \<const0> ;
  assign twiddle_h_rsc_0_0_da[21] = \<const0> ;
  assign twiddle_h_rsc_0_0_da[20] = \<const0> ;
  assign twiddle_h_rsc_0_0_da[19] = \<const0> ;
  assign twiddle_h_rsc_0_0_da[18] = \<const0> ;
  assign twiddle_h_rsc_0_0_da[17] = \<const0> ;
  assign twiddle_h_rsc_0_0_da[16] = \<const0> ;
  assign twiddle_h_rsc_0_0_da[15] = \<const0> ;
  assign twiddle_h_rsc_0_0_da[14] = \<const0> ;
  assign twiddle_h_rsc_0_0_da[13] = \<const0> ;
  assign twiddle_h_rsc_0_0_da[12] = \<const0> ;
  assign twiddle_h_rsc_0_0_da[11] = \<const0> ;
  assign twiddle_h_rsc_0_0_da[10] = \<const0> ;
  assign twiddle_h_rsc_0_0_da[9] = \<const0> ;
  assign twiddle_h_rsc_0_0_da[8] = \<const0> ;
  assign twiddle_h_rsc_0_0_da[7] = \<const0> ;
  assign twiddle_h_rsc_0_0_da[6] = \<const0> ;
  assign twiddle_h_rsc_0_0_da[5] = \<const0> ;
  assign twiddle_h_rsc_0_0_da[4] = \<const0> ;
  assign twiddle_h_rsc_0_0_da[3] = \<const0> ;
  assign twiddle_h_rsc_0_0_da[2] = \<const0> ;
  assign twiddle_h_rsc_0_0_da[1] = \<const0> ;
  assign twiddle_h_rsc_0_0_da[0] = \<const0> ;
  assign twiddle_h_rsc_0_0_db[31] = \<const0> ;
  assign twiddle_h_rsc_0_0_db[30] = \<const0> ;
  assign twiddle_h_rsc_0_0_db[29] = \<const0> ;
  assign twiddle_h_rsc_0_0_db[28] = \<const0> ;
  assign twiddle_h_rsc_0_0_db[27] = \<const0> ;
  assign twiddle_h_rsc_0_0_db[26] = \<const0> ;
  assign twiddle_h_rsc_0_0_db[25] = \<const0> ;
  assign twiddle_h_rsc_0_0_db[24] = \<const0> ;
  assign twiddle_h_rsc_0_0_db[23] = \<const0> ;
  assign twiddle_h_rsc_0_0_db[22] = \<const0> ;
  assign twiddle_h_rsc_0_0_db[21] = \<const0> ;
  assign twiddle_h_rsc_0_0_db[20] = \<const0> ;
  assign twiddle_h_rsc_0_0_db[19] = \<const0> ;
  assign twiddle_h_rsc_0_0_db[18] = \<const0> ;
  assign twiddle_h_rsc_0_0_db[17] = \<const0> ;
  assign twiddle_h_rsc_0_0_db[16] = \<const0> ;
  assign twiddle_h_rsc_0_0_db[15] = \<const0> ;
  assign twiddle_h_rsc_0_0_db[14] = \<const0> ;
  assign twiddle_h_rsc_0_0_db[13] = \<const0> ;
  assign twiddle_h_rsc_0_0_db[12] = \<const0> ;
  assign twiddle_h_rsc_0_0_db[11] = \<const0> ;
  assign twiddle_h_rsc_0_0_db[10] = \<const0> ;
  assign twiddle_h_rsc_0_0_db[9] = \<const0> ;
  assign twiddle_h_rsc_0_0_db[8] = \<const0> ;
  assign twiddle_h_rsc_0_0_db[7] = \<const0> ;
  assign twiddle_h_rsc_0_0_db[6] = \<const0> ;
  assign twiddle_h_rsc_0_0_db[5] = \<const0> ;
  assign twiddle_h_rsc_0_0_db[4] = \<const0> ;
  assign twiddle_h_rsc_0_0_db[3] = \<const0> ;
  assign twiddle_h_rsc_0_0_db[2] = \<const0> ;
  assign twiddle_h_rsc_0_0_db[1] = \<const0> ;
  assign twiddle_h_rsc_0_0_db[0] = \<const0> ;
  assign twiddle_h_rsc_0_0_wea = \<const0> ;
  assign twiddle_h_rsc_0_0_web = \<const0> ;
  assign twiddle_h_rsc_0_1_adra[7:0] = twiddle_h_rsc_0_3_adra;
  assign twiddle_h_rsc_0_1_adrb[7] = \<const0> ;
  assign twiddle_h_rsc_0_1_adrb[6] = \<const0> ;
  assign twiddle_h_rsc_0_1_adrb[5] = \<const0> ;
  assign twiddle_h_rsc_0_1_adrb[4] = \<const0> ;
  assign twiddle_h_rsc_0_1_adrb[3] = \<const0> ;
  assign twiddle_h_rsc_0_1_adrb[2] = \<const0> ;
  assign twiddle_h_rsc_0_1_adrb[1] = \<const0> ;
  assign twiddle_h_rsc_0_1_adrb[0] = \<const0> ;
  assign twiddle_h_rsc_0_1_da[31] = \<const0> ;
  assign twiddle_h_rsc_0_1_da[30] = \<const0> ;
  assign twiddle_h_rsc_0_1_da[29] = \<const0> ;
  assign twiddle_h_rsc_0_1_da[28] = \<const0> ;
  assign twiddle_h_rsc_0_1_da[27] = \<const0> ;
  assign twiddle_h_rsc_0_1_da[26] = \<const0> ;
  assign twiddle_h_rsc_0_1_da[25] = \<const0> ;
  assign twiddle_h_rsc_0_1_da[24] = \<const0> ;
  assign twiddle_h_rsc_0_1_da[23] = \<const0> ;
  assign twiddle_h_rsc_0_1_da[22] = \<const0> ;
  assign twiddle_h_rsc_0_1_da[21] = \<const0> ;
  assign twiddle_h_rsc_0_1_da[20] = \<const0> ;
  assign twiddle_h_rsc_0_1_da[19] = \<const0> ;
  assign twiddle_h_rsc_0_1_da[18] = \<const0> ;
  assign twiddle_h_rsc_0_1_da[17] = \<const0> ;
  assign twiddle_h_rsc_0_1_da[16] = \<const0> ;
  assign twiddle_h_rsc_0_1_da[15] = \<const0> ;
  assign twiddle_h_rsc_0_1_da[14] = \<const0> ;
  assign twiddle_h_rsc_0_1_da[13] = \<const0> ;
  assign twiddle_h_rsc_0_1_da[12] = \<const0> ;
  assign twiddle_h_rsc_0_1_da[11] = \<const0> ;
  assign twiddle_h_rsc_0_1_da[10] = \<const0> ;
  assign twiddle_h_rsc_0_1_da[9] = \<const0> ;
  assign twiddle_h_rsc_0_1_da[8] = \<const0> ;
  assign twiddle_h_rsc_0_1_da[7] = \<const0> ;
  assign twiddle_h_rsc_0_1_da[6] = \<const0> ;
  assign twiddle_h_rsc_0_1_da[5] = \<const0> ;
  assign twiddle_h_rsc_0_1_da[4] = \<const0> ;
  assign twiddle_h_rsc_0_1_da[3] = \<const0> ;
  assign twiddle_h_rsc_0_1_da[2] = \<const0> ;
  assign twiddle_h_rsc_0_1_da[1] = \<const0> ;
  assign twiddle_h_rsc_0_1_da[0] = \<const0> ;
  assign twiddle_h_rsc_0_1_db[31] = \<const0> ;
  assign twiddle_h_rsc_0_1_db[30] = \<const0> ;
  assign twiddle_h_rsc_0_1_db[29] = \<const0> ;
  assign twiddle_h_rsc_0_1_db[28] = \<const0> ;
  assign twiddle_h_rsc_0_1_db[27] = \<const0> ;
  assign twiddle_h_rsc_0_1_db[26] = \<const0> ;
  assign twiddle_h_rsc_0_1_db[25] = \<const0> ;
  assign twiddle_h_rsc_0_1_db[24] = \<const0> ;
  assign twiddle_h_rsc_0_1_db[23] = \<const0> ;
  assign twiddle_h_rsc_0_1_db[22] = \<const0> ;
  assign twiddle_h_rsc_0_1_db[21] = \<const0> ;
  assign twiddle_h_rsc_0_1_db[20] = \<const0> ;
  assign twiddle_h_rsc_0_1_db[19] = \<const0> ;
  assign twiddle_h_rsc_0_1_db[18] = \<const0> ;
  assign twiddle_h_rsc_0_1_db[17] = \<const0> ;
  assign twiddle_h_rsc_0_1_db[16] = \<const0> ;
  assign twiddle_h_rsc_0_1_db[15] = \<const0> ;
  assign twiddle_h_rsc_0_1_db[14] = \<const0> ;
  assign twiddle_h_rsc_0_1_db[13] = \<const0> ;
  assign twiddle_h_rsc_0_1_db[12] = \<const0> ;
  assign twiddle_h_rsc_0_1_db[11] = \<const0> ;
  assign twiddle_h_rsc_0_1_db[10] = \<const0> ;
  assign twiddle_h_rsc_0_1_db[9] = \<const0> ;
  assign twiddle_h_rsc_0_1_db[8] = \<const0> ;
  assign twiddle_h_rsc_0_1_db[7] = \<const0> ;
  assign twiddle_h_rsc_0_1_db[6] = \<const0> ;
  assign twiddle_h_rsc_0_1_db[5] = \<const0> ;
  assign twiddle_h_rsc_0_1_db[4] = \<const0> ;
  assign twiddle_h_rsc_0_1_db[3] = \<const0> ;
  assign twiddle_h_rsc_0_1_db[2] = \<const0> ;
  assign twiddle_h_rsc_0_1_db[1] = \<const0> ;
  assign twiddle_h_rsc_0_1_db[0] = \<const0> ;
  assign twiddle_h_rsc_0_1_wea = \<const0> ;
  assign twiddle_h_rsc_0_1_web = \<const0> ;
  assign twiddle_h_rsc_0_2_adra[7:0] = twiddle_h_rsc_0_3_adra;
  assign twiddle_h_rsc_0_2_adrb[7] = \<const0> ;
  assign twiddle_h_rsc_0_2_adrb[6] = \<const0> ;
  assign twiddle_h_rsc_0_2_adrb[5] = \<const0> ;
  assign twiddle_h_rsc_0_2_adrb[4] = \<const0> ;
  assign twiddle_h_rsc_0_2_adrb[3] = \<const0> ;
  assign twiddle_h_rsc_0_2_adrb[2] = \<const0> ;
  assign twiddle_h_rsc_0_2_adrb[1] = \<const0> ;
  assign twiddle_h_rsc_0_2_adrb[0] = \<const0> ;
  assign twiddle_h_rsc_0_2_da[31] = \<const0> ;
  assign twiddle_h_rsc_0_2_da[30] = \<const0> ;
  assign twiddle_h_rsc_0_2_da[29] = \<const0> ;
  assign twiddle_h_rsc_0_2_da[28] = \<const0> ;
  assign twiddle_h_rsc_0_2_da[27] = \<const0> ;
  assign twiddle_h_rsc_0_2_da[26] = \<const0> ;
  assign twiddle_h_rsc_0_2_da[25] = \<const0> ;
  assign twiddle_h_rsc_0_2_da[24] = \<const0> ;
  assign twiddle_h_rsc_0_2_da[23] = \<const0> ;
  assign twiddle_h_rsc_0_2_da[22] = \<const0> ;
  assign twiddle_h_rsc_0_2_da[21] = \<const0> ;
  assign twiddle_h_rsc_0_2_da[20] = \<const0> ;
  assign twiddle_h_rsc_0_2_da[19] = \<const0> ;
  assign twiddle_h_rsc_0_2_da[18] = \<const0> ;
  assign twiddle_h_rsc_0_2_da[17] = \<const0> ;
  assign twiddle_h_rsc_0_2_da[16] = \<const0> ;
  assign twiddle_h_rsc_0_2_da[15] = \<const0> ;
  assign twiddle_h_rsc_0_2_da[14] = \<const0> ;
  assign twiddle_h_rsc_0_2_da[13] = \<const0> ;
  assign twiddle_h_rsc_0_2_da[12] = \<const0> ;
  assign twiddle_h_rsc_0_2_da[11] = \<const0> ;
  assign twiddle_h_rsc_0_2_da[10] = \<const0> ;
  assign twiddle_h_rsc_0_2_da[9] = \<const0> ;
  assign twiddle_h_rsc_0_2_da[8] = \<const0> ;
  assign twiddle_h_rsc_0_2_da[7] = \<const0> ;
  assign twiddle_h_rsc_0_2_da[6] = \<const0> ;
  assign twiddle_h_rsc_0_2_da[5] = \<const0> ;
  assign twiddle_h_rsc_0_2_da[4] = \<const0> ;
  assign twiddle_h_rsc_0_2_da[3] = \<const0> ;
  assign twiddle_h_rsc_0_2_da[2] = \<const0> ;
  assign twiddle_h_rsc_0_2_da[1] = \<const0> ;
  assign twiddle_h_rsc_0_2_da[0] = \<const0> ;
  assign twiddle_h_rsc_0_2_db[31] = \<const0> ;
  assign twiddle_h_rsc_0_2_db[30] = \<const0> ;
  assign twiddle_h_rsc_0_2_db[29] = \<const0> ;
  assign twiddle_h_rsc_0_2_db[28] = \<const0> ;
  assign twiddle_h_rsc_0_2_db[27] = \<const0> ;
  assign twiddle_h_rsc_0_2_db[26] = \<const0> ;
  assign twiddle_h_rsc_0_2_db[25] = \<const0> ;
  assign twiddle_h_rsc_0_2_db[24] = \<const0> ;
  assign twiddle_h_rsc_0_2_db[23] = \<const0> ;
  assign twiddle_h_rsc_0_2_db[22] = \<const0> ;
  assign twiddle_h_rsc_0_2_db[21] = \<const0> ;
  assign twiddle_h_rsc_0_2_db[20] = \<const0> ;
  assign twiddle_h_rsc_0_2_db[19] = \<const0> ;
  assign twiddle_h_rsc_0_2_db[18] = \<const0> ;
  assign twiddle_h_rsc_0_2_db[17] = \<const0> ;
  assign twiddle_h_rsc_0_2_db[16] = \<const0> ;
  assign twiddle_h_rsc_0_2_db[15] = \<const0> ;
  assign twiddle_h_rsc_0_2_db[14] = \<const0> ;
  assign twiddle_h_rsc_0_2_db[13] = \<const0> ;
  assign twiddle_h_rsc_0_2_db[12] = \<const0> ;
  assign twiddle_h_rsc_0_2_db[11] = \<const0> ;
  assign twiddle_h_rsc_0_2_db[10] = \<const0> ;
  assign twiddle_h_rsc_0_2_db[9] = \<const0> ;
  assign twiddle_h_rsc_0_2_db[8] = \<const0> ;
  assign twiddle_h_rsc_0_2_db[7] = \<const0> ;
  assign twiddle_h_rsc_0_2_db[6] = \<const0> ;
  assign twiddle_h_rsc_0_2_db[5] = \<const0> ;
  assign twiddle_h_rsc_0_2_db[4] = \<const0> ;
  assign twiddle_h_rsc_0_2_db[3] = \<const0> ;
  assign twiddle_h_rsc_0_2_db[2] = \<const0> ;
  assign twiddle_h_rsc_0_2_db[1] = \<const0> ;
  assign twiddle_h_rsc_0_2_db[0] = \<const0> ;
  assign twiddle_h_rsc_0_2_wea = \<const0> ;
  assign twiddle_h_rsc_0_2_web = \<const0> ;
  assign twiddle_h_rsc_0_3_adrb[7] = \<const0> ;
  assign twiddle_h_rsc_0_3_adrb[6] = \<const0> ;
  assign twiddle_h_rsc_0_3_adrb[5] = \<const0> ;
  assign twiddle_h_rsc_0_3_adrb[4] = \<const0> ;
  assign twiddle_h_rsc_0_3_adrb[3] = \<const0> ;
  assign twiddle_h_rsc_0_3_adrb[2] = \<const0> ;
  assign twiddle_h_rsc_0_3_adrb[1] = \<const0> ;
  assign twiddle_h_rsc_0_3_adrb[0] = \<const0> ;
  assign twiddle_h_rsc_0_3_da[31] = \<const0> ;
  assign twiddle_h_rsc_0_3_da[30] = \<const0> ;
  assign twiddle_h_rsc_0_3_da[29] = \<const0> ;
  assign twiddle_h_rsc_0_3_da[28] = \<const0> ;
  assign twiddle_h_rsc_0_3_da[27] = \<const0> ;
  assign twiddle_h_rsc_0_3_da[26] = \<const0> ;
  assign twiddle_h_rsc_0_3_da[25] = \<const0> ;
  assign twiddle_h_rsc_0_3_da[24] = \<const0> ;
  assign twiddle_h_rsc_0_3_da[23] = \<const0> ;
  assign twiddle_h_rsc_0_3_da[22] = \<const0> ;
  assign twiddle_h_rsc_0_3_da[21] = \<const0> ;
  assign twiddle_h_rsc_0_3_da[20] = \<const0> ;
  assign twiddle_h_rsc_0_3_da[19] = \<const0> ;
  assign twiddle_h_rsc_0_3_da[18] = \<const0> ;
  assign twiddle_h_rsc_0_3_da[17] = \<const0> ;
  assign twiddle_h_rsc_0_3_da[16] = \<const0> ;
  assign twiddle_h_rsc_0_3_da[15] = \<const0> ;
  assign twiddle_h_rsc_0_3_da[14] = \<const0> ;
  assign twiddle_h_rsc_0_3_da[13] = \<const0> ;
  assign twiddle_h_rsc_0_3_da[12] = \<const0> ;
  assign twiddle_h_rsc_0_3_da[11] = \<const0> ;
  assign twiddle_h_rsc_0_3_da[10] = \<const0> ;
  assign twiddle_h_rsc_0_3_da[9] = \<const0> ;
  assign twiddle_h_rsc_0_3_da[8] = \<const0> ;
  assign twiddle_h_rsc_0_3_da[7] = \<const0> ;
  assign twiddle_h_rsc_0_3_da[6] = \<const0> ;
  assign twiddle_h_rsc_0_3_da[5] = \<const0> ;
  assign twiddle_h_rsc_0_3_da[4] = \<const0> ;
  assign twiddle_h_rsc_0_3_da[3] = \<const0> ;
  assign twiddle_h_rsc_0_3_da[2] = \<const0> ;
  assign twiddle_h_rsc_0_3_da[1] = \<const0> ;
  assign twiddle_h_rsc_0_3_da[0] = \<const0> ;
  assign twiddle_h_rsc_0_3_db[31] = \<const0> ;
  assign twiddle_h_rsc_0_3_db[30] = \<const0> ;
  assign twiddle_h_rsc_0_3_db[29] = \<const0> ;
  assign twiddle_h_rsc_0_3_db[28] = \<const0> ;
  assign twiddle_h_rsc_0_3_db[27] = \<const0> ;
  assign twiddle_h_rsc_0_3_db[26] = \<const0> ;
  assign twiddle_h_rsc_0_3_db[25] = \<const0> ;
  assign twiddle_h_rsc_0_3_db[24] = \<const0> ;
  assign twiddle_h_rsc_0_3_db[23] = \<const0> ;
  assign twiddle_h_rsc_0_3_db[22] = \<const0> ;
  assign twiddle_h_rsc_0_3_db[21] = \<const0> ;
  assign twiddle_h_rsc_0_3_db[20] = \<const0> ;
  assign twiddle_h_rsc_0_3_db[19] = \<const0> ;
  assign twiddle_h_rsc_0_3_db[18] = \<const0> ;
  assign twiddle_h_rsc_0_3_db[17] = \<const0> ;
  assign twiddle_h_rsc_0_3_db[16] = \<const0> ;
  assign twiddle_h_rsc_0_3_db[15] = \<const0> ;
  assign twiddle_h_rsc_0_3_db[14] = \<const0> ;
  assign twiddle_h_rsc_0_3_db[13] = \<const0> ;
  assign twiddle_h_rsc_0_3_db[12] = \<const0> ;
  assign twiddle_h_rsc_0_3_db[11] = \<const0> ;
  assign twiddle_h_rsc_0_3_db[10] = \<const0> ;
  assign twiddle_h_rsc_0_3_db[9] = \<const0> ;
  assign twiddle_h_rsc_0_3_db[8] = \<const0> ;
  assign twiddle_h_rsc_0_3_db[7] = \<const0> ;
  assign twiddle_h_rsc_0_3_db[6] = \<const0> ;
  assign twiddle_h_rsc_0_3_db[5] = \<const0> ;
  assign twiddle_h_rsc_0_3_db[4] = \<const0> ;
  assign twiddle_h_rsc_0_3_db[3] = \<const0> ;
  assign twiddle_h_rsc_0_3_db[2] = \<const0> ;
  assign twiddle_h_rsc_0_3_db[1] = \<const0> ;
  assign twiddle_h_rsc_0_3_db[0] = \<const0> ;
  assign twiddle_h_rsc_0_3_wea = \<const0> ;
  assign twiddle_h_rsc_0_3_web = \<const0> ;
  assign twiddle_h_rsc_triosy_0_0_lz = vec_rsc_triosy_0_0_lz;
  assign twiddle_h_rsc_triosy_0_1_lz = vec_rsc_triosy_0_0_lz;
  assign twiddle_h_rsc_triosy_0_2_lz = vec_rsc_triosy_0_0_lz;
  assign twiddle_h_rsc_triosy_0_3_lz = vec_rsc_triosy_0_0_lz;
  assign twiddle_rsc_0_0_adra[7:0] = twiddle_h_rsc_0_3_adra;
  assign twiddle_rsc_0_0_adrb[7] = \<const0> ;
  assign twiddle_rsc_0_0_adrb[6] = \<const0> ;
  assign twiddle_rsc_0_0_adrb[5] = \<const0> ;
  assign twiddle_rsc_0_0_adrb[4] = \<const0> ;
  assign twiddle_rsc_0_0_adrb[3] = \<const0> ;
  assign twiddle_rsc_0_0_adrb[2] = \<const0> ;
  assign twiddle_rsc_0_0_adrb[1] = \<const0> ;
  assign twiddle_rsc_0_0_adrb[0] = \<const0> ;
  assign twiddle_rsc_0_0_da[31] = \<const0> ;
  assign twiddle_rsc_0_0_da[30] = \<const0> ;
  assign twiddle_rsc_0_0_da[29] = \<const0> ;
  assign twiddle_rsc_0_0_da[28] = \<const0> ;
  assign twiddle_rsc_0_0_da[27] = \<const0> ;
  assign twiddle_rsc_0_0_da[26] = \<const0> ;
  assign twiddle_rsc_0_0_da[25] = \<const0> ;
  assign twiddle_rsc_0_0_da[24] = \<const0> ;
  assign twiddle_rsc_0_0_da[23] = \<const0> ;
  assign twiddle_rsc_0_0_da[22] = \<const0> ;
  assign twiddle_rsc_0_0_da[21] = \<const0> ;
  assign twiddle_rsc_0_0_da[20] = \<const0> ;
  assign twiddle_rsc_0_0_da[19] = \<const0> ;
  assign twiddle_rsc_0_0_da[18] = \<const0> ;
  assign twiddle_rsc_0_0_da[17] = \<const0> ;
  assign twiddle_rsc_0_0_da[16] = \<const0> ;
  assign twiddle_rsc_0_0_da[15] = \<const0> ;
  assign twiddle_rsc_0_0_da[14] = \<const0> ;
  assign twiddle_rsc_0_0_da[13] = \<const0> ;
  assign twiddle_rsc_0_0_da[12] = \<const0> ;
  assign twiddle_rsc_0_0_da[11] = \<const0> ;
  assign twiddle_rsc_0_0_da[10] = \<const0> ;
  assign twiddle_rsc_0_0_da[9] = \<const0> ;
  assign twiddle_rsc_0_0_da[8] = \<const0> ;
  assign twiddle_rsc_0_0_da[7] = \<const0> ;
  assign twiddle_rsc_0_0_da[6] = \<const0> ;
  assign twiddle_rsc_0_0_da[5] = \<const0> ;
  assign twiddle_rsc_0_0_da[4] = \<const0> ;
  assign twiddle_rsc_0_0_da[3] = \<const0> ;
  assign twiddle_rsc_0_0_da[2] = \<const0> ;
  assign twiddle_rsc_0_0_da[1] = \<const0> ;
  assign twiddle_rsc_0_0_da[0] = \<const0> ;
  assign twiddle_rsc_0_0_db[31] = \<const0> ;
  assign twiddle_rsc_0_0_db[30] = \<const0> ;
  assign twiddle_rsc_0_0_db[29] = \<const0> ;
  assign twiddle_rsc_0_0_db[28] = \<const0> ;
  assign twiddle_rsc_0_0_db[27] = \<const0> ;
  assign twiddle_rsc_0_0_db[26] = \<const0> ;
  assign twiddle_rsc_0_0_db[25] = \<const0> ;
  assign twiddle_rsc_0_0_db[24] = \<const0> ;
  assign twiddle_rsc_0_0_db[23] = \<const0> ;
  assign twiddle_rsc_0_0_db[22] = \<const0> ;
  assign twiddle_rsc_0_0_db[21] = \<const0> ;
  assign twiddle_rsc_0_0_db[20] = \<const0> ;
  assign twiddle_rsc_0_0_db[19] = \<const0> ;
  assign twiddle_rsc_0_0_db[18] = \<const0> ;
  assign twiddle_rsc_0_0_db[17] = \<const0> ;
  assign twiddle_rsc_0_0_db[16] = \<const0> ;
  assign twiddle_rsc_0_0_db[15] = \<const0> ;
  assign twiddle_rsc_0_0_db[14] = \<const0> ;
  assign twiddle_rsc_0_0_db[13] = \<const0> ;
  assign twiddle_rsc_0_0_db[12] = \<const0> ;
  assign twiddle_rsc_0_0_db[11] = \<const0> ;
  assign twiddle_rsc_0_0_db[10] = \<const0> ;
  assign twiddle_rsc_0_0_db[9] = \<const0> ;
  assign twiddle_rsc_0_0_db[8] = \<const0> ;
  assign twiddle_rsc_0_0_db[7] = \<const0> ;
  assign twiddle_rsc_0_0_db[6] = \<const0> ;
  assign twiddle_rsc_0_0_db[5] = \<const0> ;
  assign twiddle_rsc_0_0_db[4] = \<const0> ;
  assign twiddle_rsc_0_0_db[3] = \<const0> ;
  assign twiddle_rsc_0_0_db[2] = \<const0> ;
  assign twiddle_rsc_0_0_db[1] = \<const0> ;
  assign twiddle_rsc_0_0_db[0] = \<const0> ;
  assign twiddle_rsc_0_0_wea = \<const0> ;
  assign twiddle_rsc_0_0_web = \<const0> ;
  assign twiddle_rsc_0_1_adra[7:0] = twiddle_h_rsc_0_3_adra;
  assign twiddle_rsc_0_1_adrb[7] = \<const0> ;
  assign twiddle_rsc_0_1_adrb[6] = \<const0> ;
  assign twiddle_rsc_0_1_adrb[5] = \<const0> ;
  assign twiddle_rsc_0_1_adrb[4] = \<const0> ;
  assign twiddle_rsc_0_1_adrb[3] = \<const0> ;
  assign twiddle_rsc_0_1_adrb[2] = \<const0> ;
  assign twiddle_rsc_0_1_adrb[1] = \<const0> ;
  assign twiddle_rsc_0_1_adrb[0] = \<const0> ;
  assign twiddle_rsc_0_1_da[31] = \<const0> ;
  assign twiddle_rsc_0_1_da[30] = \<const0> ;
  assign twiddle_rsc_0_1_da[29] = \<const0> ;
  assign twiddle_rsc_0_1_da[28] = \<const0> ;
  assign twiddle_rsc_0_1_da[27] = \<const0> ;
  assign twiddle_rsc_0_1_da[26] = \<const0> ;
  assign twiddle_rsc_0_1_da[25] = \<const0> ;
  assign twiddle_rsc_0_1_da[24] = \<const0> ;
  assign twiddle_rsc_0_1_da[23] = \<const0> ;
  assign twiddle_rsc_0_1_da[22] = \<const0> ;
  assign twiddle_rsc_0_1_da[21] = \<const0> ;
  assign twiddle_rsc_0_1_da[20] = \<const0> ;
  assign twiddle_rsc_0_1_da[19] = \<const0> ;
  assign twiddle_rsc_0_1_da[18] = \<const0> ;
  assign twiddle_rsc_0_1_da[17] = \<const0> ;
  assign twiddle_rsc_0_1_da[16] = \<const0> ;
  assign twiddle_rsc_0_1_da[15] = \<const0> ;
  assign twiddle_rsc_0_1_da[14] = \<const0> ;
  assign twiddle_rsc_0_1_da[13] = \<const0> ;
  assign twiddle_rsc_0_1_da[12] = \<const0> ;
  assign twiddle_rsc_0_1_da[11] = \<const0> ;
  assign twiddle_rsc_0_1_da[10] = \<const0> ;
  assign twiddle_rsc_0_1_da[9] = \<const0> ;
  assign twiddle_rsc_0_1_da[8] = \<const0> ;
  assign twiddle_rsc_0_1_da[7] = \<const0> ;
  assign twiddle_rsc_0_1_da[6] = \<const0> ;
  assign twiddle_rsc_0_1_da[5] = \<const0> ;
  assign twiddle_rsc_0_1_da[4] = \<const0> ;
  assign twiddle_rsc_0_1_da[3] = \<const0> ;
  assign twiddle_rsc_0_1_da[2] = \<const0> ;
  assign twiddle_rsc_0_1_da[1] = \<const0> ;
  assign twiddle_rsc_0_1_da[0] = \<const0> ;
  assign twiddle_rsc_0_1_db[31] = \<const0> ;
  assign twiddle_rsc_0_1_db[30] = \<const0> ;
  assign twiddle_rsc_0_1_db[29] = \<const0> ;
  assign twiddle_rsc_0_1_db[28] = \<const0> ;
  assign twiddle_rsc_0_1_db[27] = \<const0> ;
  assign twiddle_rsc_0_1_db[26] = \<const0> ;
  assign twiddle_rsc_0_1_db[25] = \<const0> ;
  assign twiddle_rsc_0_1_db[24] = \<const0> ;
  assign twiddle_rsc_0_1_db[23] = \<const0> ;
  assign twiddle_rsc_0_1_db[22] = \<const0> ;
  assign twiddle_rsc_0_1_db[21] = \<const0> ;
  assign twiddle_rsc_0_1_db[20] = \<const0> ;
  assign twiddle_rsc_0_1_db[19] = \<const0> ;
  assign twiddle_rsc_0_1_db[18] = \<const0> ;
  assign twiddle_rsc_0_1_db[17] = \<const0> ;
  assign twiddle_rsc_0_1_db[16] = \<const0> ;
  assign twiddle_rsc_0_1_db[15] = \<const0> ;
  assign twiddle_rsc_0_1_db[14] = \<const0> ;
  assign twiddle_rsc_0_1_db[13] = \<const0> ;
  assign twiddle_rsc_0_1_db[12] = \<const0> ;
  assign twiddle_rsc_0_1_db[11] = \<const0> ;
  assign twiddle_rsc_0_1_db[10] = \<const0> ;
  assign twiddle_rsc_0_1_db[9] = \<const0> ;
  assign twiddle_rsc_0_1_db[8] = \<const0> ;
  assign twiddle_rsc_0_1_db[7] = \<const0> ;
  assign twiddle_rsc_0_1_db[6] = \<const0> ;
  assign twiddle_rsc_0_1_db[5] = \<const0> ;
  assign twiddle_rsc_0_1_db[4] = \<const0> ;
  assign twiddle_rsc_0_1_db[3] = \<const0> ;
  assign twiddle_rsc_0_1_db[2] = \<const0> ;
  assign twiddle_rsc_0_1_db[1] = \<const0> ;
  assign twiddle_rsc_0_1_db[0] = \<const0> ;
  assign twiddle_rsc_0_1_wea = \<const0> ;
  assign twiddle_rsc_0_1_web = \<const0> ;
  assign twiddle_rsc_0_2_adra[7:0] = twiddle_h_rsc_0_3_adra;
  assign twiddle_rsc_0_2_adrb[7] = \<const0> ;
  assign twiddle_rsc_0_2_adrb[6] = \<const0> ;
  assign twiddle_rsc_0_2_adrb[5] = \<const0> ;
  assign twiddle_rsc_0_2_adrb[4] = \<const0> ;
  assign twiddle_rsc_0_2_adrb[3] = \<const0> ;
  assign twiddle_rsc_0_2_adrb[2] = \<const0> ;
  assign twiddle_rsc_0_2_adrb[1] = \<const0> ;
  assign twiddle_rsc_0_2_adrb[0] = \<const0> ;
  assign twiddle_rsc_0_2_da[31] = \<const0> ;
  assign twiddle_rsc_0_2_da[30] = \<const0> ;
  assign twiddle_rsc_0_2_da[29] = \<const0> ;
  assign twiddle_rsc_0_2_da[28] = \<const0> ;
  assign twiddle_rsc_0_2_da[27] = \<const0> ;
  assign twiddle_rsc_0_2_da[26] = \<const0> ;
  assign twiddle_rsc_0_2_da[25] = \<const0> ;
  assign twiddle_rsc_0_2_da[24] = \<const0> ;
  assign twiddle_rsc_0_2_da[23] = \<const0> ;
  assign twiddle_rsc_0_2_da[22] = \<const0> ;
  assign twiddle_rsc_0_2_da[21] = \<const0> ;
  assign twiddle_rsc_0_2_da[20] = \<const0> ;
  assign twiddle_rsc_0_2_da[19] = \<const0> ;
  assign twiddle_rsc_0_2_da[18] = \<const0> ;
  assign twiddle_rsc_0_2_da[17] = \<const0> ;
  assign twiddle_rsc_0_2_da[16] = \<const0> ;
  assign twiddle_rsc_0_2_da[15] = \<const0> ;
  assign twiddle_rsc_0_2_da[14] = \<const0> ;
  assign twiddle_rsc_0_2_da[13] = \<const0> ;
  assign twiddle_rsc_0_2_da[12] = \<const0> ;
  assign twiddle_rsc_0_2_da[11] = \<const0> ;
  assign twiddle_rsc_0_2_da[10] = \<const0> ;
  assign twiddle_rsc_0_2_da[9] = \<const0> ;
  assign twiddle_rsc_0_2_da[8] = \<const0> ;
  assign twiddle_rsc_0_2_da[7] = \<const0> ;
  assign twiddle_rsc_0_2_da[6] = \<const0> ;
  assign twiddle_rsc_0_2_da[5] = \<const0> ;
  assign twiddle_rsc_0_2_da[4] = \<const0> ;
  assign twiddle_rsc_0_2_da[3] = \<const0> ;
  assign twiddle_rsc_0_2_da[2] = \<const0> ;
  assign twiddle_rsc_0_2_da[1] = \<const0> ;
  assign twiddle_rsc_0_2_da[0] = \<const0> ;
  assign twiddle_rsc_0_2_db[31] = \<const0> ;
  assign twiddle_rsc_0_2_db[30] = \<const0> ;
  assign twiddle_rsc_0_2_db[29] = \<const0> ;
  assign twiddle_rsc_0_2_db[28] = \<const0> ;
  assign twiddle_rsc_0_2_db[27] = \<const0> ;
  assign twiddle_rsc_0_2_db[26] = \<const0> ;
  assign twiddle_rsc_0_2_db[25] = \<const0> ;
  assign twiddle_rsc_0_2_db[24] = \<const0> ;
  assign twiddle_rsc_0_2_db[23] = \<const0> ;
  assign twiddle_rsc_0_2_db[22] = \<const0> ;
  assign twiddle_rsc_0_2_db[21] = \<const0> ;
  assign twiddle_rsc_0_2_db[20] = \<const0> ;
  assign twiddle_rsc_0_2_db[19] = \<const0> ;
  assign twiddle_rsc_0_2_db[18] = \<const0> ;
  assign twiddle_rsc_0_2_db[17] = \<const0> ;
  assign twiddle_rsc_0_2_db[16] = \<const0> ;
  assign twiddle_rsc_0_2_db[15] = \<const0> ;
  assign twiddle_rsc_0_2_db[14] = \<const0> ;
  assign twiddle_rsc_0_2_db[13] = \<const0> ;
  assign twiddle_rsc_0_2_db[12] = \<const0> ;
  assign twiddle_rsc_0_2_db[11] = \<const0> ;
  assign twiddle_rsc_0_2_db[10] = \<const0> ;
  assign twiddle_rsc_0_2_db[9] = \<const0> ;
  assign twiddle_rsc_0_2_db[8] = \<const0> ;
  assign twiddle_rsc_0_2_db[7] = \<const0> ;
  assign twiddle_rsc_0_2_db[6] = \<const0> ;
  assign twiddle_rsc_0_2_db[5] = \<const0> ;
  assign twiddle_rsc_0_2_db[4] = \<const0> ;
  assign twiddle_rsc_0_2_db[3] = \<const0> ;
  assign twiddle_rsc_0_2_db[2] = \<const0> ;
  assign twiddle_rsc_0_2_db[1] = \<const0> ;
  assign twiddle_rsc_0_2_db[0] = \<const0> ;
  assign twiddle_rsc_0_2_wea = \<const0> ;
  assign twiddle_rsc_0_2_web = \<const0> ;
  assign twiddle_rsc_0_3_adra[7:0] = twiddle_h_rsc_0_3_adra;
  assign twiddle_rsc_0_3_adrb[7] = \<const0> ;
  assign twiddle_rsc_0_3_adrb[6] = \<const0> ;
  assign twiddle_rsc_0_3_adrb[5] = \<const0> ;
  assign twiddle_rsc_0_3_adrb[4] = \<const0> ;
  assign twiddle_rsc_0_3_adrb[3] = \<const0> ;
  assign twiddle_rsc_0_3_adrb[2] = \<const0> ;
  assign twiddle_rsc_0_3_adrb[1] = \<const0> ;
  assign twiddle_rsc_0_3_adrb[0] = \<const0> ;
  assign twiddle_rsc_0_3_da[31] = \<const0> ;
  assign twiddle_rsc_0_3_da[30] = \<const0> ;
  assign twiddle_rsc_0_3_da[29] = \<const0> ;
  assign twiddle_rsc_0_3_da[28] = \<const0> ;
  assign twiddle_rsc_0_3_da[27] = \<const0> ;
  assign twiddle_rsc_0_3_da[26] = \<const0> ;
  assign twiddle_rsc_0_3_da[25] = \<const0> ;
  assign twiddle_rsc_0_3_da[24] = \<const0> ;
  assign twiddle_rsc_0_3_da[23] = \<const0> ;
  assign twiddle_rsc_0_3_da[22] = \<const0> ;
  assign twiddle_rsc_0_3_da[21] = \<const0> ;
  assign twiddle_rsc_0_3_da[20] = \<const0> ;
  assign twiddle_rsc_0_3_da[19] = \<const0> ;
  assign twiddle_rsc_0_3_da[18] = \<const0> ;
  assign twiddle_rsc_0_3_da[17] = \<const0> ;
  assign twiddle_rsc_0_3_da[16] = \<const0> ;
  assign twiddle_rsc_0_3_da[15] = \<const0> ;
  assign twiddle_rsc_0_3_da[14] = \<const0> ;
  assign twiddle_rsc_0_3_da[13] = \<const0> ;
  assign twiddle_rsc_0_3_da[12] = \<const0> ;
  assign twiddle_rsc_0_3_da[11] = \<const0> ;
  assign twiddle_rsc_0_3_da[10] = \<const0> ;
  assign twiddle_rsc_0_3_da[9] = \<const0> ;
  assign twiddle_rsc_0_3_da[8] = \<const0> ;
  assign twiddle_rsc_0_3_da[7] = \<const0> ;
  assign twiddle_rsc_0_3_da[6] = \<const0> ;
  assign twiddle_rsc_0_3_da[5] = \<const0> ;
  assign twiddle_rsc_0_3_da[4] = \<const0> ;
  assign twiddle_rsc_0_3_da[3] = \<const0> ;
  assign twiddle_rsc_0_3_da[2] = \<const0> ;
  assign twiddle_rsc_0_3_da[1] = \<const0> ;
  assign twiddle_rsc_0_3_da[0] = \<const0> ;
  assign twiddle_rsc_0_3_db[31] = \<const0> ;
  assign twiddle_rsc_0_3_db[30] = \<const0> ;
  assign twiddle_rsc_0_3_db[29] = \<const0> ;
  assign twiddle_rsc_0_3_db[28] = \<const0> ;
  assign twiddle_rsc_0_3_db[27] = \<const0> ;
  assign twiddle_rsc_0_3_db[26] = \<const0> ;
  assign twiddle_rsc_0_3_db[25] = \<const0> ;
  assign twiddle_rsc_0_3_db[24] = \<const0> ;
  assign twiddle_rsc_0_3_db[23] = \<const0> ;
  assign twiddle_rsc_0_3_db[22] = \<const0> ;
  assign twiddle_rsc_0_3_db[21] = \<const0> ;
  assign twiddle_rsc_0_3_db[20] = \<const0> ;
  assign twiddle_rsc_0_3_db[19] = \<const0> ;
  assign twiddle_rsc_0_3_db[18] = \<const0> ;
  assign twiddle_rsc_0_3_db[17] = \<const0> ;
  assign twiddle_rsc_0_3_db[16] = \<const0> ;
  assign twiddle_rsc_0_3_db[15] = \<const0> ;
  assign twiddle_rsc_0_3_db[14] = \<const0> ;
  assign twiddle_rsc_0_3_db[13] = \<const0> ;
  assign twiddle_rsc_0_3_db[12] = \<const0> ;
  assign twiddle_rsc_0_3_db[11] = \<const0> ;
  assign twiddle_rsc_0_3_db[10] = \<const0> ;
  assign twiddle_rsc_0_3_db[9] = \<const0> ;
  assign twiddle_rsc_0_3_db[8] = \<const0> ;
  assign twiddle_rsc_0_3_db[7] = \<const0> ;
  assign twiddle_rsc_0_3_db[6] = \<const0> ;
  assign twiddle_rsc_0_3_db[5] = \<const0> ;
  assign twiddle_rsc_0_3_db[4] = \<const0> ;
  assign twiddle_rsc_0_3_db[3] = \<const0> ;
  assign twiddle_rsc_0_3_db[2] = \<const0> ;
  assign twiddle_rsc_0_3_db[1] = \<const0> ;
  assign twiddle_rsc_0_3_db[0] = \<const0> ;
  assign twiddle_rsc_0_3_wea = \<const0> ;
  assign twiddle_rsc_0_3_web = \<const0> ;
  assign twiddle_rsc_triosy_0_0_lz = vec_rsc_triosy_0_0_lz;
  assign twiddle_rsc_triosy_0_1_lz = vec_rsc_triosy_0_0_lz;
  assign twiddle_rsc_triosy_0_2_lz = vec_rsc_triosy_0_0_lz;
  assign twiddle_rsc_triosy_0_3_lz = vec_rsc_triosy_0_0_lz;
  assign vec_rsc_0_0_adr[6:0] = vec_rsc_0_7_adr;
  assign vec_rsc_0_0_d[31:0] = vec_rsc_0_7_d;
  assign vec_rsc_0_1_adr[6:0] = vec_rsc_0_7_adr;
  assign vec_rsc_0_1_d[31:0] = vec_rsc_0_7_d;
  assign vec_rsc_0_2_adr[6:0] = vec_rsc_0_7_adr;
  assign vec_rsc_0_2_d[31:0] = vec_rsc_0_7_d;
  assign vec_rsc_0_3_adr[6:0] = vec_rsc_0_7_adr;
  assign vec_rsc_0_3_d[31:0] = vec_rsc_0_7_d;
  assign vec_rsc_0_4_adr[6:0] = vec_rsc_0_7_adr;
  assign vec_rsc_0_4_d[31:0] = vec_rsc_0_7_d;
  assign vec_rsc_0_5_adr[6:0] = vec_rsc_0_7_adr;
  assign vec_rsc_0_5_d[31:0] = vec_rsc_0_7_d;
  assign vec_rsc_0_6_adr[6:0] = vec_rsc_0_7_adr;
  assign vec_rsc_0_6_d[31:0] = vec_rsc_0_7_d;
  assign vec_rsc_triosy_0_1_lz = vec_rsc_triosy_0_0_lz;
  assign vec_rsc_triosy_0_2_lz = vec_rsc_triosy_0_0_lz;
  assign vec_rsc_triosy_0_3_lz = vec_rsc_triosy_0_0_lz;
  assign vec_rsc_triosy_0_4_lz = vec_rsc_triosy_0_0_lz;
  assign vec_rsc_triosy_0_5_lz = vec_rsc_triosy_0_0_lz;
  assign vec_rsc_triosy_0_6_lz = vec_rsc_triosy_0_0_lz;
  assign vec_rsc_triosy_0_7_lz = vec_rsc_triosy_0_0_lz;
  GND GND
       (.G(\<const0> ));
  Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp inst
       (.clk(clk),
        .complete_rsc_vzout(complete_rsc_vzout),
        .p_rsc_dat(p_rsc_dat),
        .reg_complete_rsci_oswt_cse_reg(complete_rsc_lzout),
        .rst(rst),
        .run_rsc_lzin(run_rsc_lzin),
        .run_rsc_vzin(run_rsc_vzin),
        .twiddle_h_rsc_0_0_qa(twiddle_h_rsc_0_0_qa),
        .twiddle_h_rsc_0_1_qa(twiddle_h_rsc_0_1_qa),
        .twiddle_h_rsc_0_2_qa(twiddle_h_rsc_0_2_qa),
        .twiddle_h_rsc_0_3_adra(twiddle_h_rsc_0_3_adra),
        .twiddle_h_rsc_0_3_qa(twiddle_h_rsc_0_3_qa),
        .twiddle_rsc_0_0_qa(twiddle_rsc_0_0_qa),
        .twiddle_rsc_0_1_qa(twiddle_rsc_0_1_qa),
        .twiddle_rsc_0_2_qa(twiddle_rsc_0_2_qa),
        .twiddle_rsc_0_3_qa(twiddle_rsc_0_3_qa),
        .vec_rsc_0_0_q(vec_rsc_0_0_q),
        .vec_rsc_0_0_we(vec_rsc_0_0_we),
        .vec_rsc_0_1_q(vec_rsc_0_1_q),
        .vec_rsc_0_1_we(vec_rsc_0_1_we),
        .vec_rsc_0_2_q(vec_rsc_0_2_q),
        .vec_rsc_0_2_we(vec_rsc_0_2_we),
        .vec_rsc_0_3_q(vec_rsc_0_3_q),
        .vec_rsc_0_3_we(vec_rsc_0_3_we),
        .vec_rsc_0_4_q(vec_rsc_0_4_q),
        .vec_rsc_0_4_we(vec_rsc_0_4_we),
        .vec_rsc_0_5_q(vec_rsc_0_5_q),
        .vec_rsc_0_5_we(vec_rsc_0_5_we),
        .vec_rsc_0_6_q(vec_rsc_0_6_q),
        .vec_rsc_0_6_we(vec_rsc_0_6_we),
        .vec_rsc_0_7_adr(vec_rsc_0_7_adr),
        .vec_rsc_0_7_d(vec_rsc_0_7_d),
        .vec_rsc_0_7_q(vec_rsc_0_7_q),
        .vec_rsc_0_7_we(vec_rsc_0_7_we),
        .vec_rsc_triosy_0_0_lz(vec_rsc_triosy_0_0_lz));
endmodule

(* ORIG_REF_NAME = "inPlaceNTT_DIF_precomp" *) 
module Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp
   (reg_complete_rsci_oswt_cse_reg,
    vec_rsc_0_7_we,
    vec_rsc_0_6_we,
    vec_rsc_0_5_we,
    vec_rsc_0_4_we,
    vec_rsc_0_3_we,
    vec_rsc_0_2_we,
    vec_rsc_0_1_we,
    vec_rsc_0_0_we,
    twiddle_h_rsc_0_3_adra,
    vec_rsc_triosy_0_0_lz,
    run_rsc_lzin,
    vec_rsc_0_7_adr,
    vec_rsc_0_7_d,
    complete_rsc_vzout,
    rst,
    clk,
    vec_rsc_0_0_q,
    vec_rsc_0_1_q,
    vec_rsc_0_2_q,
    vec_rsc_0_3_q,
    vec_rsc_0_4_q,
    vec_rsc_0_5_q,
    vec_rsc_0_6_q,
    vec_rsc_0_7_q,
    twiddle_rsc_0_0_qa,
    twiddle_rsc_0_1_qa,
    twiddle_rsc_0_2_qa,
    twiddle_rsc_0_3_qa,
    twiddle_h_rsc_0_0_qa,
    twiddle_h_rsc_0_1_qa,
    twiddle_h_rsc_0_2_qa,
    twiddle_h_rsc_0_3_qa,
    p_rsc_dat,
    run_rsc_vzin);
  output reg_complete_rsci_oswt_cse_reg;
  output vec_rsc_0_7_we;
  output vec_rsc_0_6_we;
  output vec_rsc_0_5_we;
  output vec_rsc_0_4_we;
  output vec_rsc_0_3_we;
  output vec_rsc_0_2_we;
  output vec_rsc_0_1_we;
  output vec_rsc_0_0_we;
  output [7:0]twiddle_h_rsc_0_3_adra;
  output vec_rsc_triosy_0_0_lz;
  output run_rsc_lzin;
  output [6:0]vec_rsc_0_7_adr;
  output [31:0]vec_rsc_0_7_d;
  input complete_rsc_vzout;
  input rst;
  input clk;
  input [31:0]vec_rsc_0_0_q;
  input [31:0]vec_rsc_0_1_q;
  input [31:0]vec_rsc_0_2_q;
  input [31:0]vec_rsc_0_3_q;
  input [31:0]vec_rsc_0_4_q;
  input [31:0]vec_rsc_0_5_q;
  input [31:0]vec_rsc_0_6_q;
  input [31:0]vec_rsc_0_7_q;
  input [31:0]twiddle_rsc_0_0_qa;
  input [31:0]twiddle_rsc_0_1_qa;
  input [31:0]twiddle_rsc_0_2_qa;
  input [31:0]twiddle_rsc_0_3_qa;
  input [31:0]twiddle_h_rsc_0_0_qa;
  input [31:0]twiddle_h_rsc_0_1_qa;
  input [31:0]twiddle_h_rsc_0_2_qa;
  input [31:0]twiddle_h_rsc_0_3_qa;
  input [31:0]p_rsc_dat;
  input run_rsc_vzin;

  wire VEC_LOOP_VEC_LOOP_and_11_itm;
  wire VEC_LOOP_VEC_LOOP_and_11_itm_i_1_n_0;
  wire clk;
  wire complete_rsc_vzout;
  wire core_wten;
  wire core_wten_iff;
  wire inPlaceNTT_DIF_precomp_core_inst_n_24;
  wire inPlaceNTT_DIF_precomp_core_inst_n_26;
  wire inPlaceNTT_DIF_precomp_core_inst_n_9;
  wire \inPlaceNTT_DIF_precomp_core_run_rsci_inst/inPlaceNTT_DIF_precomp_core_run_rsci_run_wait_dp_inst/run_rsci_vdin_bfwt ;
  wire p_0_in;
  wire [31:0]p_rsc_dat;
  wire reg_complete_rsci_oswt_cse_reg;
  wire reg_run_rsci_oswt_cse;
  wire rst;
  wire run_rsc_lzin;
  wire run_rsc_vzin;
  wire run_rsci_vdin_bfwt_i_1_n_0;
  wire [31:0]twiddle_h_rsc_0_0_qa;
  wire [31:0]twiddle_h_rsc_0_1_qa;
  wire [31:0]twiddle_h_rsc_0_2_qa;
  wire [7:0]twiddle_h_rsc_0_3_adra;
  wire [31:0]twiddle_h_rsc_0_3_qa;
  wire [31:0]twiddle_rsc_0_0_qa;
  wire [31:0]twiddle_rsc_0_1_qa;
  wire [31:0]twiddle_rsc_0_2_qa;
  wire [31:0]twiddle_rsc_0_3_qa;
  wire [31:0]vec_rsc_0_0_q;
  wire vec_rsc_0_0_we;
  wire [31:0]vec_rsc_0_1_q;
  wire vec_rsc_0_1_we;
  wire [31:0]vec_rsc_0_2_q;
  wire vec_rsc_0_2_we;
  wire [31:0]vec_rsc_0_3_q;
  wire vec_rsc_0_3_we;
  wire [31:0]vec_rsc_0_4_q;
  wire vec_rsc_0_4_we;
  wire [31:0]vec_rsc_0_5_q;
  wire vec_rsc_0_5_we;
  wire [31:0]vec_rsc_0_6_q;
  wire vec_rsc_0_6_we;
  wire [6:0]vec_rsc_0_7_adr;
  wire [31:0]vec_rsc_0_7_d;
  wire [31:0]vec_rsc_0_7_q;
  wire vec_rsc_0_7_we;
  wire vec_rsc_triosy_0_0_lz;

  LUT6 #(
    .INIT(64'hFFFFACAF0000ACA0)) 
    VEC_LOOP_VEC_LOOP_and_11_itm_i_1
       (.I0(inPlaceNTT_DIF_precomp_core_inst_n_26),
        .I1(inPlaceNTT_DIF_precomp_core_inst_n_24),
        .I2(inPlaceNTT_DIF_precomp_core_inst_n_9),
        .I3(p_0_in),
        .I4(core_wten_iff),
        .I5(VEC_LOOP_VEC_LOOP_and_11_itm),
        .O(VEC_LOOP_VEC_LOOP_and_11_itm_i_1_n_0));
  Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core inPlaceNTT_DIF_precomp_core_inst
       (.Q({inPlaceNTT_DIF_precomp_core_inst_n_9,p_0_in}),
        .VEC_LOOP_VEC_LOOP_and_11_itm(VEC_LOOP_VEC_LOOP_and_11_itm),
        .VEC_LOOP_VEC_LOOP_and_11_itm_reg_0(VEC_LOOP_VEC_LOOP_and_11_itm_i_1_n_0),
        .clk(clk),
        .complete_rsc_vzout(complete_rsc_vzout),
        .core_wten(core_wten),
        .core_wten_iff(core_wten_iff),
        .nl_VEC_LOOP_acc_10_tmp_carry_0(inPlaceNTT_DIF_precomp_core_inst_n_24),
        .p_rsc_dat(p_rsc_dat),
        .reg_complete_rsci_oswt_cse_reg_0(reg_complete_rsci_oswt_cse_reg),
        .reg_run_rsci_oswt_cse(reg_run_rsci_oswt_cse),
        .rst(rst),
        .run_rsc_lzin(run_rsc_lzin),
        .run_rsc_vzin(run_rsc_vzin),
        .run_rsci_vdin_bfwt(\inPlaceNTT_DIF_precomp_core_run_rsci_inst/inPlaceNTT_DIF_precomp_core_run_rsci_run_wait_dp_inst/run_rsci_vdin_bfwt ),
        .run_rsci_vdin_bfwt_reg(inPlaceNTT_DIF_precomp_core_inst_n_26),
        .run_rsci_vdin_bfwt_reg_0(run_rsci_vdin_bfwt_i_1_n_0),
        .twiddle_h_rsc_0_0_qa(twiddle_h_rsc_0_0_qa),
        .twiddle_h_rsc_0_1_qa(twiddle_h_rsc_0_1_qa),
        .twiddle_h_rsc_0_2_qa(twiddle_h_rsc_0_2_qa),
        .twiddle_h_rsc_0_3_adra(twiddle_h_rsc_0_3_adra),
        .twiddle_h_rsc_0_3_qa(twiddle_h_rsc_0_3_qa),
        .twiddle_rsc_0_0_qa(twiddle_rsc_0_0_qa),
        .twiddle_rsc_0_1_qa(twiddle_rsc_0_1_qa),
        .twiddle_rsc_0_2_qa(twiddle_rsc_0_2_qa),
        .twiddle_rsc_0_3_qa(twiddle_rsc_0_3_qa),
        .vec_rsc_0_0_q(vec_rsc_0_0_q),
        .vec_rsc_0_0_we(vec_rsc_0_0_we),
        .vec_rsc_0_1_q(vec_rsc_0_1_q),
        .vec_rsc_0_1_we(vec_rsc_0_1_we),
        .vec_rsc_0_2_q(vec_rsc_0_2_q),
        .vec_rsc_0_2_we(vec_rsc_0_2_we),
        .vec_rsc_0_3_q(vec_rsc_0_3_q),
        .vec_rsc_0_3_we(vec_rsc_0_3_we),
        .vec_rsc_0_4_q(vec_rsc_0_4_q),
        .vec_rsc_0_4_we(vec_rsc_0_4_we),
        .vec_rsc_0_5_q(vec_rsc_0_5_q),
        .vec_rsc_0_5_we(vec_rsc_0_5_we),
        .vec_rsc_0_6_q(vec_rsc_0_6_q),
        .vec_rsc_0_6_we(vec_rsc_0_6_we),
        .vec_rsc_0_7_adr(vec_rsc_0_7_adr),
        .vec_rsc_0_7_d(vec_rsc_0_7_d),
        .vec_rsc_0_7_q(vec_rsc_0_7_q),
        .vec_rsc_0_7_we(vec_rsc_0_7_we),
        .vec_rsc_triosy_0_0_lz(vec_rsc_triosy_0_0_lz));
  LUT4 #(
    .INIT(16'hFB08)) 
    run_rsci_vdin_bfwt_i_1
       (.I0(run_rsc_vzin),
        .I1(reg_run_rsci_oswt_cse),
        .I2(core_wten),
        .I3(\inPlaceNTT_DIF_precomp_core_run_rsci_inst/inPlaceNTT_DIF_precomp_core_run_rsci_run_wait_dp_inst/run_rsci_vdin_bfwt ),
        .O(run_rsci_vdin_bfwt_i_1_n_0));
endmodule

(* ORIG_REF_NAME = "inPlaceNTT_DIF_precomp_core" *) 
module Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core
   (twiddle_h_rsc_0_3_adra,
    reg_run_rsci_oswt_cse,
    Q,
    reg_complete_rsci_oswt_cse_reg_0,
    core_wten,
    core_wten_iff,
    run_rsci_vdin_bfwt,
    VEC_LOOP_VEC_LOOP_and_11_itm,
    vec_rsc_0_7_we,
    vec_rsc_0_6_we,
    vec_rsc_0_5_we,
    vec_rsc_0_4_we,
    vec_rsc_0_3_we,
    vec_rsc_0_2_we,
    vec_rsc_0_1_we,
    vec_rsc_0_0_we,
    nl_VEC_LOOP_acc_10_tmp_carry_0,
    vec_rsc_triosy_0_0_lz,
    run_rsci_vdin_bfwt_reg,
    run_rsc_lzin,
    vec_rsc_0_7_adr,
    vec_rsc_0_7_d,
    rst,
    clk,
    run_rsci_vdin_bfwt_reg_0,
    VEC_LOOP_VEC_LOOP_and_11_itm_reg_0,
    complete_rsc_vzout,
    vec_rsc_0_0_q,
    vec_rsc_0_1_q,
    vec_rsc_0_2_q,
    vec_rsc_0_3_q,
    vec_rsc_0_4_q,
    vec_rsc_0_5_q,
    vec_rsc_0_6_q,
    vec_rsc_0_7_q,
    twiddle_rsc_0_0_qa,
    twiddle_rsc_0_1_qa,
    twiddle_rsc_0_2_qa,
    twiddle_rsc_0_3_qa,
    twiddle_h_rsc_0_0_qa,
    twiddle_h_rsc_0_1_qa,
    twiddle_h_rsc_0_2_qa,
    twiddle_h_rsc_0_3_qa,
    p_rsc_dat,
    run_rsc_vzin);
  output [7:0]twiddle_h_rsc_0_3_adra;
  output reg_run_rsci_oswt_cse;
  output [1:0]Q;
  output reg_complete_rsci_oswt_cse_reg_0;
  output core_wten;
  output core_wten_iff;
  output run_rsci_vdin_bfwt;
  output VEC_LOOP_VEC_LOOP_and_11_itm;
  output vec_rsc_0_7_we;
  output vec_rsc_0_6_we;
  output vec_rsc_0_5_we;
  output vec_rsc_0_4_we;
  output vec_rsc_0_3_we;
  output vec_rsc_0_2_we;
  output vec_rsc_0_1_we;
  output vec_rsc_0_0_we;
  output nl_VEC_LOOP_acc_10_tmp_carry_0;
  output vec_rsc_triosy_0_0_lz;
  output run_rsci_vdin_bfwt_reg;
  output run_rsc_lzin;
  output [6:0]vec_rsc_0_7_adr;
  output [31:0]vec_rsc_0_7_d;
  input rst;
  input clk;
  input run_rsci_vdin_bfwt_reg_0;
  input VEC_LOOP_VEC_LOOP_and_11_itm_reg_0;
  input complete_rsc_vzout;
  input [31:0]vec_rsc_0_0_q;
  input [31:0]vec_rsc_0_1_q;
  input [31:0]vec_rsc_0_2_q;
  input [31:0]vec_rsc_0_3_q;
  input [31:0]vec_rsc_0_4_q;
  input [31:0]vec_rsc_0_5_q;
  input [31:0]vec_rsc_0_6_q;
  input [31:0]vec_rsc_0_7_q;
  input [31:0]twiddle_rsc_0_0_qa;
  input [31:0]twiddle_rsc_0_1_qa;
  input [31:0]twiddle_rsc_0_2_qa;
  input [31:0]twiddle_rsc_0_3_qa;
  input [31:0]twiddle_h_rsc_0_0_qa;
  input [31:0]twiddle_h_rsc_0_1_qa;
  input [31:0]twiddle_h_rsc_0_2_qa;
  input [31:0]twiddle_h_rsc_0_3_qa;
  input [31:0]p_rsc_dat;
  input run_rsc_vzin;

  wire COMP_LOOP_k_12_0_sva_11_0;
  wire COMP_LOOP_k_12_0_sva_11_00;
  wire \COMP_LOOP_k_12_0_sva_11_0[10]_i_1_n_0 ;
  wire \COMP_LOOP_k_12_0_sva_11_0[11]_i_1_n_0 ;
  wire \COMP_LOOP_k_12_0_sva_11_0[11]_i_2_n_0 ;
  wire \COMP_LOOP_k_12_0_sva_11_0_reg_n_0_[0] ;
  wire \COMP_LOOP_k_12_0_sva_11_0_reg_n_0_[10] ;
  wire \COMP_LOOP_k_12_0_sva_11_0_reg_n_0_[11] ;
  wire \COMP_LOOP_k_12_0_sva_11_0_reg_n_0_[1] ;
  wire \COMP_LOOP_k_12_0_sva_11_0_reg_n_0_[2] ;
  wire \COMP_LOOP_k_12_0_sva_11_0_reg_n_0_[3] ;
  wire \COMP_LOOP_k_12_0_sva_11_0_reg_n_0_[4] ;
  wire \COMP_LOOP_k_12_0_sva_11_0_reg_n_0_[5] ;
  wire \COMP_LOOP_k_12_0_sva_11_0_reg_n_0_[6] ;
  wire \COMP_LOOP_k_12_0_sva_11_0_reg_n_0_[7] ;
  wire \COMP_LOOP_k_12_0_sva_11_0_reg_n_0_[8] ;
  wire \COMP_LOOP_k_12_0_sva_11_0_reg_n_0_[9] ;
  wire COMP_LOOP_twiddle_f_mul_cse_sva0;
  wire \COMP_LOOP_twiddle_f_mul_cse_sva_reg_n_0_[0] ;
  wire \COMP_LOOP_twiddle_f_mul_cse_sva_reg_n_0_[1] ;
  wire \COMP_LOOP_twiddle_f_mul_cse_sva_reg_n_0_[2] ;
  wire \COMP_LOOP_twiddle_f_mul_cse_sva_reg_n_0_[3] ;
  wire \COMP_LOOP_twiddle_f_mul_cse_sva_reg_n_0_[4] ;
  wire \COMP_LOOP_twiddle_f_mul_cse_sva_reg_n_0_[5] ;
  wire \COMP_LOOP_twiddle_f_mul_cse_sva_reg_n_0_[6] ;
  wire \COMP_LOOP_twiddle_f_mul_cse_sva_reg_n_0_[7] ;
  wire \COMP_LOOP_twiddle_f_mul_cse_sva_reg_n_0_[8] ;
  wire \COMP_LOOP_twiddle_f_mul_cse_sva_reg_n_0_[9] ;
  wire [31:0]MUX1HOT_v_32_4_2_return;
  wire [31:0]MUX1HOT_v_32_4_2_return5_out;
  wire [31:0]MUX1HOT_v_32_8_2_return;
  wire [1:0]Q;
  wire STAGE_LOOP_i_3_0_sva;
  wire [3:0]STAGE_LOOP_i_3_0_sva_reg;
  wire \STAGE_LOOP_lshift_psp_sva[2]_i_1_n_0 ;
  wire \STAGE_LOOP_lshift_psp_sva_reg_n_0_[0] ;
  wire \STAGE_LOOP_lshift_psp_sva_reg_n_0_[11] ;
  wire \STAGE_LOOP_lshift_psp_sva_reg_n_0_[12] ;
  wire VEC_LOOP_VEC_LOOP_and_11_itm;
  wire VEC_LOOP_VEC_LOOP_and_11_itm_reg_0;
  wire VEC_LOOP_VEC_LOOP_and_12_itm;
  wire VEC_LOOP_VEC_LOOP_and_12_itm_i_1_n_0;
  wire VEC_LOOP_VEC_LOOP_and_13_itm;
  wire VEC_LOOP_VEC_LOOP_and_13_itm_i_1_n_0;
  wire VEC_LOOP_VEC_LOOP_and_2_itm;
  wire VEC_LOOP_VEC_LOOP_and_2_itm_i_1_n_0;
  wire VEC_LOOP_VEC_LOOP_and_4_itm;
  wire VEC_LOOP_VEC_LOOP_and_4_itm_i_1_n_0;
  wire VEC_LOOP_VEC_LOOP_and_5_itm;
  wire VEC_LOOP_VEC_LOOP_and_5_itm_i_1_n_0;
  wire VEC_LOOP_VEC_LOOP_and_6_itm;
  wire VEC_LOOP_VEC_LOOP_and_6_itm_i_1_n_0;
  wire VEC_LOOP_VEC_LOOP_and_9_itm;
  wire VEC_LOOP_VEC_LOOP_and_9_itm_i_1_n_0;
  wire VEC_LOOP_VEC_LOOP_nor_1_itm;
  wire VEC_LOOP_VEC_LOOP_nor_1_itm_i_1_n_0;
  wire VEC_LOOP_VEC_LOOP_nor_itm;
  wire VEC_LOOP_VEC_LOOP_nor_itm_i_1_n_0;
  wire \VEC_LOOP_acc_10_cse_sva_reg_n_0_[0] ;
  wire \VEC_LOOP_acc_10_cse_sva_reg_n_0_[1] ;
  wire \VEC_LOOP_acc_10_cse_sva_reg_n_0_[3] ;
  wire \VEC_LOOP_acc_10_cse_sva_reg_n_0_[4] ;
  wire \VEC_LOOP_acc_10_cse_sva_reg_n_0_[5] ;
  wire \VEC_LOOP_acc_10_cse_sva_reg_n_0_[6] ;
  wire \VEC_LOOP_acc_10_cse_sva_reg_n_0_[7] ;
  wire \VEC_LOOP_acc_10_cse_sva_reg_n_0_[8] ;
  wire \VEC_LOOP_acc_10_cse_sva_reg_n_0_[9] ;
  wire VEC_LOOP_and_cse;
  wire VEC_LOOP_slc_VEC_LOOP_acc_2_itm;
  wire clk;
  wire complete_rsc_vzout;
  wire complete_rsci_wen_comp;
  wire core_wten;
  wire core_wten_iff;
  wire inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_0;
  wire inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_11;
  wire inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_112;
  wire inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_113;
  wire inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_114;
  wire inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_115;
  wire inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_118;
  wire inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_119;
  wire inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_120;
  wire inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_121;
  wire inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_122;
  wire inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_123;
  wire inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_124;
  wire inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_125;
  wire inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_126;
  wire inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_127;
  wire inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_128;
  wire inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_129;
  wire inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_130;
  wire inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_152;
  wire inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_153;
  wire inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_154;
  wire inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_155;
  wire inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_156;
  wire inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_157;
  wire inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_158;
  wire inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_159;
  wire inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_160;
  wire inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_161;
  wire inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_162;
  wire inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_163;
  wire inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_164;
  wire inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_165;
  wire inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_166;
  wire inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_167;
  wire inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_168;
  wire inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_169;
  wire inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_170;
  wire inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_171;
  wire inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_172;
  wire inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_173;
  wire inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_174;
  wire inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_175;
  wire inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_176;
  wire inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_177;
  wire inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_178;
  wire inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_179;
  wire inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_180;
  wire inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_181;
  wire inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_182;
  wire inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_183;
  wire inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_184;
  wire inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_185;
  wire inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_186;
  wire inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_187;
  wire inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_192;
  wire inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_193;
  wire inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_194;
  wire inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_195;
  wire inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_197;
  wire inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_198;
  wire inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_199;
  wire inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_2;
  wire inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_20;
  wire inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_200;
  wire inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_201;
  wire inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_202;
  wire inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_203;
  wire inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_204;
  wire inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_205;
  wire inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_206;
  wire inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_207;
  wire inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_21;
  wire inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_22;
  wire inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_221;
  wire inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_222;
  wire inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_223;
  wire inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_224;
  wire inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_225;
  wire inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_226;
  wire inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_227;
  wire inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_228;
  wire inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_229;
  wire inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_23;
  wire inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_230;
  wire inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_231;
  wire inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_232;
  wire inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_233;
  wire inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_234;
  wire inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_235;
  wire inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_236;
  wire inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_237;
  wire inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_238;
  wire inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_239;
  wire inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_240;
  wire inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_241;
  wire inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_242;
  wire inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_243;
  wire inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_244;
  wire inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_245;
  wire inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_246;
  wire inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_247;
  wire inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_248;
  wire inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_249;
  wire inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_250;
  wire inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_251;
  wire inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_252;
  wire inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_253;
  wire inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_254;
  wire inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_255;
  wire inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_256;
  wire inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_257;
  wire inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_258;
  wire inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_259;
  wire inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_26;
  wire inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_260;
  wire inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_261;
  wire inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_262;
  wire inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_263;
  wire inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_264;
  wire inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_265;
  wire inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_266;
  wire inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_267;
  wire inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_268;
  wire inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_269;
  wire inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_270;
  wire inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_271;
  wire inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_29;
  wire inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_4;
  wire inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_5;
  wire inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_98;
  wire \inPlaceNTT_DIF_precomp_core_run_rsci_run_wait_dp_inst/run_rsci_bcwt ;
  wire inPlaceNTT_DIF_precomp_core_staller_inst_n_10;
  wire inPlaceNTT_DIF_precomp_core_staller_inst_n_11;
  wire inPlaceNTT_DIF_precomp_core_staller_inst_n_12;
  wire inPlaceNTT_DIF_precomp_core_staller_inst_n_13;
  wire inPlaceNTT_DIF_precomp_core_staller_inst_n_14;
  wire inPlaceNTT_DIF_precomp_core_staller_inst_n_15;
  wire inPlaceNTT_DIF_precomp_core_staller_inst_n_16;
  wire inPlaceNTT_DIF_precomp_core_staller_inst_n_17;
  wire inPlaceNTT_DIF_precomp_core_staller_inst_n_18;
  wire inPlaceNTT_DIF_precomp_core_staller_inst_n_2;
  wire inPlaceNTT_DIF_precomp_core_staller_inst_n_3;
  wire inPlaceNTT_DIF_precomp_core_staller_inst_n_4;
  wire inPlaceNTT_DIF_precomp_core_staller_inst_n_5;
  wire inPlaceNTT_DIF_precomp_core_staller_inst_n_6;
  wire inPlaceNTT_DIF_precomp_core_staller_inst_n_7;
  wire inPlaceNTT_DIF_precomp_core_staller_inst_n_8;
  wire inPlaceNTT_DIF_precomp_core_staller_inst_n_9;
  wire inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1_inst_n_1;
  wire inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1_inst_n_10;
  wire inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1_inst_n_11;
  wire inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1_inst_n_12;
  wire inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1_inst_n_13;
  wire inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1_inst_n_14;
  wire inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1_inst_n_15;
  wire inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1_inst_n_16;
  wire inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1_inst_n_17;
  wire inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1_inst_n_18;
  wire inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1_inst_n_19;
  wire inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1_inst_n_2;
  wire inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1_inst_n_20;
  wire inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1_inst_n_21;
  wire inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1_inst_n_22;
  wire inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1_inst_n_23;
  wire inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1_inst_n_24;
  wire inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1_inst_n_25;
  wire inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1_inst_n_26;
  wire inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1_inst_n_27;
  wire inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1_inst_n_28;
  wire inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1_inst_n_29;
  wire inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1_inst_n_3;
  wire inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1_inst_n_30;
  wire inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1_inst_n_31;
  wire inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1_inst_n_32;
  wire inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1_inst_n_4;
  wire inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1_inst_n_5;
  wire inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1_inst_n_6;
  wire inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1_inst_n_7;
  wire inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1_inst_n_8;
  wire inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1_inst_n_9;
  wire \inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1_twiddle_h_rsc_0_0_wait_dp_inst/twiddle_h_rsc_0_0_i_bcwt ;
  wire inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1_inst_n_1;
  wire inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1_inst_n_10;
  wire inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1_inst_n_11;
  wire inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1_inst_n_12;
  wire inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1_inst_n_13;
  wire inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1_inst_n_14;
  wire inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1_inst_n_15;
  wire inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1_inst_n_16;
  wire inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1_inst_n_17;
  wire inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1_inst_n_18;
  wire inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1_inst_n_19;
  wire inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1_inst_n_2;
  wire inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1_inst_n_20;
  wire inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1_inst_n_21;
  wire inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1_inst_n_22;
  wire inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1_inst_n_23;
  wire inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1_inst_n_24;
  wire inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1_inst_n_25;
  wire inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1_inst_n_26;
  wire inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1_inst_n_27;
  wire inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1_inst_n_28;
  wire inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1_inst_n_29;
  wire inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1_inst_n_3;
  wire inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1_inst_n_30;
  wire inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1_inst_n_31;
  wire inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1_inst_n_32;
  wire inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1_inst_n_4;
  wire inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1_inst_n_5;
  wire inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1_inst_n_6;
  wire inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1_inst_n_7;
  wire inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1_inst_n_8;
  wire inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1_inst_n_9;
  wire \inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1_twiddle_h_rsc_0_1_wait_dp_inst/twiddle_h_rsc_0_1_i_bcwt ;
  wire inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1_inst_n_1;
  wire inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1_inst_n_10;
  wire inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1_inst_n_11;
  wire inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1_inst_n_12;
  wire inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1_inst_n_13;
  wire inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1_inst_n_14;
  wire inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1_inst_n_15;
  wire inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1_inst_n_16;
  wire inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1_inst_n_17;
  wire inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1_inst_n_18;
  wire inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1_inst_n_19;
  wire inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1_inst_n_2;
  wire inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1_inst_n_20;
  wire inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1_inst_n_21;
  wire inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1_inst_n_22;
  wire inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1_inst_n_23;
  wire inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1_inst_n_24;
  wire inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1_inst_n_25;
  wire inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1_inst_n_26;
  wire inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1_inst_n_27;
  wire inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1_inst_n_28;
  wire inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1_inst_n_29;
  wire inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1_inst_n_3;
  wire inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1_inst_n_30;
  wire inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1_inst_n_31;
  wire inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1_inst_n_32;
  wire inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1_inst_n_4;
  wire inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1_inst_n_5;
  wire inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1_inst_n_6;
  wire inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1_inst_n_7;
  wire inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1_inst_n_8;
  wire inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1_inst_n_9;
  wire \inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1_twiddle_h_rsc_0_2_wait_dp_inst/twiddle_h_rsc_0_2_i_bcwt ;
  wire inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1_inst_n_1;
  wire inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1_inst_n_10;
  wire inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1_inst_n_11;
  wire inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1_inst_n_12;
  wire inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1_inst_n_13;
  wire inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1_inst_n_14;
  wire inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1_inst_n_15;
  wire inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1_inst_n_16;
  wire inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1_inst_n_17;
  wire inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1_inst_n_18;
  wire inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1_inst_n_19;
  wire inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1_inst_n_2;
  wire inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1_inst_n_20;
  wire inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1_inst_n_21;
  wire inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1_inst_n_22;
  wire inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1_inst_n_23;
  wire inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1_inst_n_24;
  wire inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1_inst_n_25;
  wire inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1_inst_n_26;
  wire inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1_inst_n_27;
  wire inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1_inst_n_28;
  wire inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1_inst_n_29;
  wire inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1_inst_n_3;
  wire inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1_inst_n_30;
  wire inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1_inst_n_31;
  wire inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1_inst_n_32;
  wire inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1_inst_n_4;
  wire inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1_inst_n_5;
  wire inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1_inst_n_6;
  wire inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1_inst_n_7;
  wire inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1_inst_n_8;
  wire inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1_inst_n_9;
  wire \inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1_twiddle_h_rsc_0_3_wait_dp_inst/twiddle_h_rsc_0_3_i_bcwt ;
  wire inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_inst_n_1;
  wire inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_inst_n_10;
  wire inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_inst_n_11;
  wire inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_inst_n_12;
  wire inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_inst_n_13;
  wire inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_inst_n_14;
  wire inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_inst_n_15;
  wire inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_inst_n_16;
  wire inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_inst_n_17;
  wire inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_inst_n_18;
  wire inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_inst_n_19;
  wire inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_inst_n_2;
  wire inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_inst_n_20;
  wire inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_inst_n_21;
  wire inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_inst_n_22;
  wire inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_inst_n_23;
  wire inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_inst_n_24;
  wire inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_inst_n_25;
  wire inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_inst_n_26;
  wire inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_inst_n_27;
  wire inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_inst_n_28;
  wire inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_inst_n_29;
  wire inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_inst_n_3;
  wire inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_inst_n_30;
  wire inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_inst_n_31;
  wire inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_inst_n_32;
  wire inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_inst_n_4;
  wire inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_inst_n_5;
  wire inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_inst_n_6;
  wire inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_inst_n_7;
  wire inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_inst_n_8;
  wire inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_inst_n_9;
  wire \inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_twiddle_rsc_0_0_wait_dp_inst/twiddle_rsc_0_0_i_bcwt ;
  wire inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_inst_n_1;
  wire inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_inst_n_10;
  wire inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_inst_n_11;
  wire inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_inst_n_12;
  wire inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_inst_n_13;
  wire inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_inst_n_14;
  wire inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_inst_n_15;
  wire inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_inst_n_16;
  wire inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_inst_n_17;
  wire inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_inst_n_18;
  wire inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_inst_n_19;
  wire inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_inst_n_2;
  wire inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_inst_n_20;
  wire inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_inst_n_21;
  wire inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_inst_n_22;
  wire inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_inst_n_23;
  wire inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_inst_n_24;
  wire inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_inst_n_25;
  wire inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_inst_n_26;
  wire inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_inst_n_27;
  wire inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_inst_n_28;
  wire inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_inst_n_29;
  wire inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_inst_n_3;
  wire inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_inst_n_30;
  wire inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_inst_n_31;
  wire inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_inst_n_32;
  wire inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_inst_n_4;
  wire inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_inst_n_5;
  wire inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_inst_n_6;
  wire inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_inst_n_7;
  wire inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_inst_n_8;
  wire inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_inst_n_9;
  wire \inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_twiddle_rsc_0_1_wait_dp_inst/twiddle_rsc_0_1_i_bcwt ;
  wire inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_inst_n_1;
  wire inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_inst_n_10;
  wire inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_inst_n_11;
  wire inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_inst_n_12;
  wire inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_inst_n_13;
  wire inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_inst_n_14;
  wire inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_inst_n_15;
  wire inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_inst_n_16;
  wire inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_inst_n_17;
  wire inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_inst_n_18;
  wire inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_inst_n_19;
  wire inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_inst_n_2;
  wire inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_inst_n_20;
  wire inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_inst_n_21;
  wire inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_inst_n_22;
  wire inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_inst_n_23;
  wire inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_inst_n_24;
  wire inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_inst_n_25;
  wire inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_inst_n_26;
  wire inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_inst_n_27;
  wire inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_inst_n_28;
  wire inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_inst_n_29;
  wire inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_inst_n_3;
  wire inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_inst_n_30;
  wire inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_inst_n_31;
  wire inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_inst_n_32;
  wire inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_inst_n_4;
  wire inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_inst_n_5;
  wire inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_inst_n_6;
  wire inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_inst_n_7;
  wire inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_inst_n_8;
  wire inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_inst_n_9;
  wire \inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_twiddle_rsc_0_2_wait_dp_inst/twiddle_rsc_0_2_i_bcwt ;
  wire inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_inst_n_1;
  wire inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_inst_n_10;
  wire inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_inst_n_11;
  wire inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_inst_n_12;
  wire inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_inst_n_13;
  wire inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_inst_n_14;
  wire inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_inst_n_15;
  wire inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_inst_n_16;
  wire inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_inst_n_17;
  wire inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_inst_n_18;
  wire inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_inst_n_19;
  wire inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_inst_n_2;
  wire inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_inst_n_20;
  wire inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_inst_n_21;
  wire inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_inst_n_22;
  wire inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_inst_n_23;
  wire inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_inst_n_24;
  wire inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_inst_n_25;
  wire inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_inst_n_26;
  wire inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_inst_n_27;
  wire inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_inst_n_28;
  wire inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_inst_n_29;
  wire inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_inst_n_3;
  wire inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_inst_n_30;
  wire inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_inst_n_31;
  wire inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_inst_n_32;
  wire inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_inst_n_4;
  wire inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_inst_n_5;
  wire inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_inst_n_6;
  wire inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_inst_n_7;
  wire inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_inst_n_8;
  wire inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_inst_n_9;
  wire \inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_twiddle_rsc_0_3_wait_dp_inst/twiddle_rsc_0_3_i_bcwt ;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_inst_n_1;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_inst_n_10;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_inst_n_11;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_inst_n_12;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_inst_n_13;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_inst_n_14;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_inst_n_15;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_inst_n_16;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_inst_n_17;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_inst_n_18;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_inst_n_19;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_inst_n_2;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_inst_n_20;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_inst_n_21;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_inst_n_22;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_inst_n_23;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_inst_n_24;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_inst_n_25;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_inst_n_26;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_inst_n_27;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_inst_n_28;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_inst_n_29;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_inst_n_3;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_inst_n_30;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_inst_n_31;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_inst_n_32;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_inst_n_4;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_inst_n_5;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_inst_n_6;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_inst_n_7;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_inst_n_8;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_inst_n_9;
  wire \inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_vec_rsc_0_0_wait_dp_inst/vec_rsc_0_0_i_bcwt ;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_n_13;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_n_14;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_n_15;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_n_16;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_n_17;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_n_18;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_n_19;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_n_20;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_n_21;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_n_22;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_n_23;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_n_24;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_n_25;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_n_26;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_n_27;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_n_28;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_n_29;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_n_30;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_n_31;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_n_32;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_n_33;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_n_34;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_n_35;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_n_36;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_n_37;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_n_38;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_n_39;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_n_40;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_n_41;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_n_42;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_n_43;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_n_44;
  wire \inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_vec_rsc_0_1_wait_dp_inst/vec_rsc_0_1_i_bcwt ;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_1;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_2;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_3;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_37;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_38;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_39;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_4;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_40;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_41;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_42;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_43;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_44;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_45;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_46;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_47;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_48;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_49;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_5;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_50;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_51;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_52;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_53;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_54;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_55;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_56;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_57;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_58;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_59;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_6;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_60;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_61;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_62;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_63;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_64;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_65;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_66;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_67;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_68;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_69;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_7;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_70;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_71;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_72;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_73;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_74;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_75;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_76;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_77;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_78;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_8;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_9;
  wire \inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_vec_rsc_0_2_wait_dp_inst/vec_rsc_0_2_i_bcwt ;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_1;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_10;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_11;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_12;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_13;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_14;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_15;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_16;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_17;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_18;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_19;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_2;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_20;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_21;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_22;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_23;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_24;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_25;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_26;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_27;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_28;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_29;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_3;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_30;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_31;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_32;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_33;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_34;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_35;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_36;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_37;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_38;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_39;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_4;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_40;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_41;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_42;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_43;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_44;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_45;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_46;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_47;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_48;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_5;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_6;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_7;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_8;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_9;
  wire \inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_vec_rsc_0_3_wait_dp_inst/vec_rsc_0_3_i_bcwt ;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_4_i_1_inst_n_1;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_4_i_1_inst_n_27;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_4_i_1_inst_n_28;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_4_i_1_inst_n_29;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_4_i_1_inst_n_30;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_4_i_1_inst_n_31;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_4_i_1_inst_n_32;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_4_i_1_inst_n_33;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_4_i_1_inst_n_34;
  wire \inPlaceNTT_DIF_precomp_core_vec_rsc_0_4_i_1_vec_rsc_0_4_wait_dp_inst/vec_rsc_0_4_i_bcwt ;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_1;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_10;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_11;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_12;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_13;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_14;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_15;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_16;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_17;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_18;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_19;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_2;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_20;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_21;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_22;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_23;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_24;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_25;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_26;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_27;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_28;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_29;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_3;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_30;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_31;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_32;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_33;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_34;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_35;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_36;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_37;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_38;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_39;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_4;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_40;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_41;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_42;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_43;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_44;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_45;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_5;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_6;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_7;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_8;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_9;
  wire \inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_vec_rsc_0_5_wait_dp_inst/vec_rsc_0_5_i_bcwt ;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_1;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_10;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_11;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_12;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_13;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_14;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_15;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_16;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_17;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_18;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_19;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_2;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_20;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_21;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_22;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_23;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_24;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_25;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_26;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_27;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_28;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_29;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_3;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_30;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_31;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_32;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_33;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_34;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_35;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_36;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_37;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_38;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_39;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_4;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_40;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_41;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_42;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_43;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_44;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_45;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_46;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_47;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_48;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_49;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_5;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_50;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_51;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_6;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_7;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_8;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_9;
  wire \inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_vec_rsc_0_6_wait_dp_inst/vec_rsc_0_6_i_bcwt ;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_1;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_10;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_11;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_12;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_13;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_14;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_15;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_16;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_17;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_18;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_19;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_2;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_20;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_21;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_22;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_23;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_24;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_25;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_26;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_27;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_28;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_29;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_3;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_30;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_31;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_32;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_33;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_34;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_35;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_36;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_37;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_38;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_39;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_4;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_40;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_41;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_42;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_43;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_44;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_45;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_46;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_47;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_48;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_5;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_6;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_7;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_8;
  wire inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_9;
  wire \inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_vec_rsc_0_7_wait_dp_inst/vec_rsc_0_7_i_bcwt ;
  wire [6:0]input_2;
  wire modulo_add_cmp_n_0;
  wire modulo_add_cmp_n_1;
  wire [31:0]modulo_add_cmp_return_rsc_z;
  wire modulo_sub_cmp_ccs_ccore_en;
  wire mult_cmp_n_0;
  wire mult_cmp_n_1;
  wire mult_cmp_n_2;
  wire mult_cmp_n_3;
  wire \mult_core_inst/p_buf_sva_10 ;
  wire nl_COMP_LOOP_twiddle_f_mul_tmp_i_10_n_0;
  wire nl_COMP_LOOP_twiddle_f_mul_tmp_i_11_n_0;
  wire nl_COMP_LOOP_twiddle_f_mul_tmp_i_12_n_0;
  wire nl_COMP_LOOP_twiddle_f_mul_tmp_i_23_n_0;
  wire nl_COMP_LOOP_twiddle_f_mul_tmp_i_3_n_0;
  wire nl_COMP_LOOP_twiddle_f_mul_tmp_i_4_n_0;
  wire nl_COMP_LOOP_twiddle_f_mul_tmp_i_5_n_0;
  wire nl_COMP_LOOP_twiddle_f_mul_tmp_i_6_n_0;
  wire nl_COMP_LOOP_twiddle_f_mul_tmp_i_7_n_0;
  wire nl_COMP_LOOP_twiddle_f_mul_tmp_i_8_n_0;
  wire nl_COMP_LOOP_twiddle_f_mul_tmp_i_9_n_0;
  wire nl_COMP_LOOP_twiddle_f_mul_tmp_n_104;
  wire nl_COMP_LOOP_twiddle_f_mul_tmp_n_105;
  wire nl_COMP_LOOP_twiddle_f_mul_tmp_n_86;
  wire nl_COMP_LOOP_twiddle_f_mul_tmp_n_87;
  wire nl_COMP_LOOP_twiddle_f_mul_tmp_n_88;
  wire nl_COMP_LOOP_twiddle_f_mul_tmp_n_89;
  wire nl_COMP_LOOP_twiddle_f_mul_tmp_n_90;
  wire nl_COMP_LOOP_twiddle_f_mul_tmp_n_91;
  wire nl_COMP_LOOP_twiddle_f_mul_tmp_n_92;
  wire nl_COMP_LOOP_twiddle_f_mul_tmp_n_93;
  wire nl_COMP_LOOP_twiddle_f_mul_tmp_n_94;
  wire nl_COMP_LOOP_twiddle_f_mul_tmp_n_95;
  wire nl_VEC_LOOP_acc_10_tmp_carry_0;
  wire nl_VEC_LOOP_acc_10_tmp_carry__0_i_1_n_0;
  wire nl_VEC_LOOP_acc_10_tmp_carry__0_i_2_n_0;
  wire nl_VEC_LOOP_acc_10_tmp_carry__0_n_7;
  wire nl_VEC_LOOP_acc_10_tmp_carry_i_1_n_0;
  wire nl_VEC_LOOP_acc_10_tmp_carry_i_2_n_0;
  wire nl_VEC_LOOP_acc_10_tmp_carry_i_3_n_0;
  wire nl_VEC_LOOP_acc_10_tmp_carry_i_4_n_0;
  wire nl_VEC_LOOP_acc_10_tmp_carry_i_5_n_0;
  wire nl_VEC_LOOP_acc_10_tmp_carry_i_6_n_0;
  wire nl_VEC_LOOP_acc_10_tmp_carry_i_7_n_0;
  wire nl_VEC_LOOP_acc_10_tmp_carry_i_8_n_0;
  wire nl_VEC_LOOP_acc_10_tmp_carry_n_0;
  wire nl_VEC_LOOP_acc_10_tmp_carry_n_1;
  wire nl_VEC_LOOP_acc_10_tmp_carry_n_14;
  wire nl_VEC_LOOP_acc_10_tmp_carry_n_15;
  wire nl_VEC_LOOP_acc_10_tmp_carry_n_2;
  wire nl_VEC_LOOP_acc_10_tmp_carry_n_3;
  wire nl_VEC_LOOP_acc_10_tmp_carry_n_4;
  wire nl_VEC_LOOP_acc_10_tmp_carry_n_5;
  wire nl_VEC_LOOP_acc_10_tmp_carry_n_6;
  wire nl_VEC_LOOP_acc_10_tmp_carry_n_7;
  wire nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry__0_i_1_n_0;
  wire nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry__0_i_2_n_0;
  wire nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry__0_n_14;
  wire nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry__0_n_15;
  wire nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry__0_n_7;
  wire nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry_i_1_n_0;
  wire nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry_i_2_n_0;
  wire nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry_i_3_n_0;
  wire nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry_i_4_n_0;
  wire nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry_i_5_n_0;
  wire nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry_i_6_n_0;
  wire nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry_i_7_n_0;
  wire nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry_i_8_n_0;
  wire nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry_n_0;
  wire nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry_n_1;
  wire nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry_n_10;
  wire nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry_n_11;
  wire nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry_n_12;
  wire nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry_n_13;
  wire nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry_n_14;
  wire nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry_n_15;
  wire nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry_n_2;
  wire nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry_n_3;
  wire nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry_n_4;
  wire nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry_n_5;
  wire nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry_n_6;
  wire nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry_n_7;
  wire nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry_n_8;
  wire nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry_n_9;
  wire nl_acc_nl_carry__0_i_10_n_0;
  wire nl_acc_nl_carry__0_n_4;
  wire nl_acc_nl_carry__0_n_5;
  wire nl_acc_nl_carry__0_n_6;
  wire nl_acc_nl_carry__0_n_7;
  wire nl_acc_nl_carry_n_0;
  wire nl_acc_nl_carry_n_1;
  wire nl_acc_nl_carry_n_2;
  wire nl_acc_nl_carry_n_3;
  wire nl_acc_nl_carry_n_4;
  wire nl_acc_nl_carry_n_5;
  wire nl_acc_nl_carry_n_6;
  wire nl_acc_nl_carry_n_7;
  wire nl_inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_inst_twiddle_rsc_0_0_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct;
  wire nl_inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_inst_twiddle_rsc_0_1_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct;
  wire nl_inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_inst_twiddle_rsc_0_2_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct;
  wire nl_inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_inst_twiddle_rsc_0_3_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct;
  wire [31:0]nl_modulo_add_cmp_base_rsc_dat;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__0_n_0;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__0_n_1;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__0_n_2;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__0_n_3;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__0_n_4;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__0_n_5;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__0_n_6;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__0_n_7;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__1_n_0;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__1_n_1;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__1_n_2;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__1_n_3;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__1_n_4;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__1_n_5;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__1_n_6;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__1_n_7;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__2_n_1;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__2_n_2;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__2_n_3;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__2_n_4;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__2_n_5;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__2_n_6;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__2_n_7;
  wire nl_modulo_add_cmp_base_rsc_dat_carry_n_0;
  wire nl_modulo_add_cmp_base_rsc_dat_carry_n_1;
  wire nl_modulo_add_cmp_base_rsc_dat_carry_n_2;
  wire nl_modulo_add_cmp_base_rsc_dat_carry_n_3;
  wire nl_modulo_add_cmp_base_rsc_dat_carry_n_4;
  wire nl_modulo_add_cmp_base_rsc_dat_carry_n_5;
  wire nl_modulo_add_cmp_base_rsc_dat_carry_n_6;
  wire nl_modulo_add_cmp_base_rsc_dat_carry_n_7;
  wire [31:31]nl_modulo_sub_cmp_base_rsc_dat0_out;
  wire [30:0]nl_modulo_sub_cmp_base_rsc_dat0_out__0;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry__0_n_0;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry__0_n_1;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry__0_n_2;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry__0_n_3;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry__0_n_4;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry__0_n_5;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry__0_n_6;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry__0_n_7;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry__1_n_0;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry__1_n_1;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry__1_n_2;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry__1_n_3;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry__1_n_4;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry__1_n_5;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry__1_n_6;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry__1_n_7;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry__2_n_1;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry__2_n_2;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry__2_n_3;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry__2_n_4;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry__2_n_5;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry__2_n_6;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry__2_n_7;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry_n_0;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry_n_1;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry_n_2;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry_n_3;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry_n_4;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry_n_5;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry_n_6;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry_n_7;
  wire nl_mult_cmp_ccs_ccore_start_rsc_dat;
  wire or_20_rmff;
  wire or_27_rmff;
  wire or_30_rmff;
  wire or_33_rmff;
  wire or_36_rmff;
  wire or_39_rmff;
  wire or_42_rmff;
  wire or_45_rmff;
  wire or_61_rmff;
  wire or_63_rmff;
  wire [9:0]p_0_in0_in;
  wire p_0_in10_in;
  wire p_0_in6_in;
  wire p_0_in7_in;
  wire [2:0]p_0_in__0;
  wire [31:0]p_rsc_dat;
  wire [31:0]p_sva;
  wire p_sva0;
  wire [9:0]readslicef_14_13_1_return;
  wire readslicef_3_1_2_return;
  wire [9:0]reg_VEC_LOOP_j_12_0_ftd;
  wire reg_complete_rsci_oswt_cse0;
  wire reg_complete_rsci_oswt_cse_reg_0;
  wire reg_ensig_cgo_1_cse;
  wire reg_ensig_cgo_cse;
  wire reg_run_rsci_oswt_cse;
  wire reg_twiddle_rsc_0_0_i_oswt_cse;
  wire reg_twiddle_rsc_0_1_i_oswt_cse;
  wire reg_twiddle_rsc_0_2_i_oswt_cse;
  wire reg_twiddle_rsc_0_3_i_oswt_cse;
  wire reg_vec_rsc_0_0_i_oswt_cse;
  wire reg_vec_rsc_0_0_i_oswt_cse_i_3_n_0;
  wire reg_vec_rsc_0_1_i_oswt_cse;
  wire reg_vec_rsc_0_2_i_oswt_cse;
  wire reg_vec_rsc_0_2_i_oswt_cse_i_3_n_0;
  wire reg_vec_rsc_0_3_i_oswt_cse;
  wire reg_vec_rsc_0_3_i_oswt_cse_i_2_n_0;
  wire reg_vec_rsc_0_4_i_oswt_cse;
  wire reg_vec_rsc_0_5_i_oswt_cse;
  wire reg_vec_rsc_0_5_i_oswt_cse_i_2_n_0;
  wire reg_vec_rsc_0_6_i_oswt_cse;
  wire reg_vec_rsc_0_6_i_oswt_cse_i_2_n_0;
  wire reg_vec_rsc_0_7_i_oswt_cse;
  wire reg_vec_rsc_0_7_i_oswt_cse_i_2_n_0;
  wire reg_vec_rsc_0_7_i_oswt_cse_i_3_n_0;
  wire reg_vec_rsc_triosy_0_7_obj_iswt0_cse;
  wire rst;
  wire run_rsc_lzin;
  wire run_rsc_vzin;
  wire run_rsci_vdin_bfwt;
  wire run_rsci_vdin_bfwt_reg;
  wire run_rsci_vdin_bfwt_reg_0;
  wire sel;
  wire sel8_in;
  wire [31:0]tmp_1_lpi_4_dfm;
  wire twiddle_h_rsc_0_0_i_biwt;
  wire [31:0]twiddle_h_rsc_0_0_qa;
  wire twiddle_h_rsc_0_1_i_biwt;
  wire [31:0]twiddle_h_rsc_0_1_qa;
  wire twiddle_h_rsc_0_2_i_biwt;
  wire [31:0]twiddle_h_rsc_0_2_qa;
  wire [7:0]twiddle_h_rsc_0_3_adra;
  wire twiddle_h_rsc_0_3_i_biwt;
  wire [31:0]twiddle_h_rsc_0_3_qa;
  wire [31:0]twiddle_rsc_0_0_qa;
  wire [31:0]twiddle_rsc_0_1_qa;
  wire [31:0]twiddle_rsc_0_2_qa;
  wire [31:0]twiddle_rsc_0_3_qa;
  wire vec_rsc_0_0_i_biwt;
  wire [31:0]vec_rsc_0_0_q;
  wire vec_rsc_0_0_we;
  wire vec_rsc_0_1_i_biwt;
  wire [31:31]vec_rsc_0_1_i_q_d_bfwt;
  wire [31:0]vec_rsc_0_1_q;
  wire vec_rsc_0_1_we;
  wire vec_rsc_0_2_i_biwt;
  wire [31:0]vec_rsc_0_2_i_q_d_bfwt;
  wire [31:0]vec_rsc_0_2_q;
  wire vec_rsc_0_2_we;
  wire vec_rsc_0_3_i_biwt;
  wire [31:0]vec_rsc_0_3_q;
  wire vec_rsc_0_3_we;
  wire vec_rsc_0_4_i_biwt;
  wire [30:1]vec_rsc_0_4_i_q_d_bfwt;
  wire [31:0]vec_rsc_0_4_q;
  wire vec_rsc_0_4_we;
  wire vec_rsc_0_5_i_biwt;
  wire [31:0]vec_rsc_0_5_q;
  wire vec_rsc_0_5_we;
  wire vec_rsc_0_6_i_biwt;
  wire [31:0]vec_rsc_0_6_q;
  wire vec_rsc_0_6_we;
  wire [6:0]vec_rsc_0_7_adr;
  wire [31:0]vec_rsc_0_7_d;
  wire vec_rsc_0_7_i_biwt;
  wire [31:0]vec_rsc_0_7_q;
  wire vec_rsc_0_7_we;
  wire vec_rsc_triosy_0_0_lz;
  wire [9:0]z_out;
  wire [3:1]z_out_2;
  wire NLW_nl_COMP_LOOP_twiddle_f_mul_tmp_CARRYCASCOUT_UNCONNECTED;
  wire NLW_nl_COMP_LOOP_twiddle_f_mul_tmp_MULTSIGNOUT_UNCONNECTED;
  wire NLW_nl_COMP_LOOP_twiddle_f_mul_tmp_OVERFLOW_UNCONNECTED;
  wire NLW_nl_COMP_LOOP_twiddle_f_mul_tmp_PATTERNBDETECT_UNCONNECTED;
  wire NLW_nl_COMP_LOOP_twiddle_f_mul_tmp_PATTERNDETECT_UNCONNECTED;
  wire NLW_nl_COMP_LOOP_twiddle_f_mul_tmp_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_nl_COMP_LOOP_twiddle_f_mul_tmp_ACOUT_UNCONNECTED;
  wire [17:0]NLW_nl_COMP_LOOP_twiddle_f_mul_tmp_BCOUT_UNCONNECTED;
  wire [3:0]NLW_nl_COMP_LOOP_twiddle_f_mul_tmp_CARRYOUT_UNCONNECTED;
  wire [47:20]NLW_nl_COMP_LOOP_twiddle_f_mul_tmp_P_UNCONNECTED;
  wire [47:0]NLW_nl_COMP_LOOP_twiddle_f_mul_tmp_PCOUT_UNCONNECTED;
  wire [7:0]NLW_nl_COMP_LOOP_twiddle_f_mul_tmp_XOROUT_UNCONNECTED;
  wire [7:1]NLW_nl_VEC_LOOP_acc_10_tmp_carry__0_CO_UNCONNECTED;
  wire [7:2]NLW_nl_VEC_LOOP_acc_10_tmp_carry__0_O_UNCONNECTED;
  wire [7:1]NLW_nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry__0_CO_UNCONNECTED;
  wire [7:2]NLW_nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry__0_O_UNCONNECTED;
  wire [7:4]NLW_nl_acc_nl_carry__0_CO_UNCONNECTED;
  wire [7:5]NLW_nl_acc_nl_carry__0_O_UNCONNECTED;
  wire [7:7]NLW_nl_modulo_add_cmp_base_rsc_dat_carry__2_CO_UNCONNECTED;
  wire [7:7]NLW_nl_modulo_sub_cmp_base_rsc_dat_carry__2_CO_UNCONNECTED;

  LUT6 #(
    .INIT(64'hF7FFFFFF08000000)) 
    \COMP_LOOP_k_12_0_sva_11_0[10]_i_1 
       (.I0(\COMP_LOOP_k_12_0_sva_11_0_reg_n_0_[9] ),
        .I1(\COMP_LOOP_k_12_0_sva_11_0_reg_n_0_[7] ),
        .I2(nl_COMP_LOOP_twiddle_f_mul_tmp_i_23_n_0),
        .I3(\COMP_LOOP_k_12_0_sva_11_0_reg_n_0_[6] ),
        .I4(\COMP_LOOP_k_12_0_sva_11_0_reg_n_0_[8] ),
        .I5(\COMP_LOOP_k_12_0_sva_11_0_reg_n_0_[10] ),
        .O(\COMP_LOOP_k_12_0_sva_11_0[10]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \COMP_LOOP_k_12_0_sva_11_0[11]_i_1 
       (.I0(\COMP_LOOP_k_12_0_sva_11_0_reg_n_0_[11] ),
        .I1(\COMP_LOOP_k_12_0_sva_11_0[11]_i_2_n_0 ),
        .O(\COMP_LOOP_k_12_0_sva_11_0[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    \COMP_LOOP_k_12_0_sva_11_0[11]_i_2 
       (.I0(\COMP_LOOP_k_12_0_sva_11_0_reg_n_0_[10] ),
        .I1(\COMP_LOOP_k_12_0_sva_11_0_reg_n_0_[8] ),
        .I2(\COMP_LOOP_k_12_0_sva_11_0_reg_n_0_[6] ),
        .I3(nl_COMP_LOOP_twiddle_f_mul_tmp_i_23_n_0),
        .I4(\COMP_LOOP_k_12_0_sva_11_0_reg_n_0_[7] ),
        .I5(\COMP_LOOP_k_12_0_sva_11_0_reg_n_0_[9] ),
        .O(\COMP_LOOP_k_12_0_sva_11_0[11]_i_2_n_0 ));
  FDRE \COMP_LOOP_k_12_0_sva_11_0_reg[0] 
       (.C(clk),
        .CE(COMP_LOOP_k_12_0_sva_11_00),
        .D(nl_COMP_LOOP_twiddle_f_mul_tmp_i_12_n_0),
        .Q(\COMP_LOOP_k_12_0_sva_11_0_reg_n_0_[0] ),
        .R(COMP_LOOP_k_12_0_sva_11_0));
  FDRE \COMP_LOOP_k_12_0_sva_11_0_reg[10] 
       (.C(clk),
        .CE(COMP_LOOP_k_12_0_sva_11_00),
        .D(\COMP_LOOP_k_12_0_sva_11_0[10]_i_1_n_0 ),
        .Q(\COMP_LOOP_k_12_0_sva_11_0_reg_n_0_[10] ),
        .R(COMP_LOOP_k_12_0_sva_11_0));
  FDRE \COMP_LOOP_k_12_0_sva_11_0_reg[11] 
       (.C(clk),
        .CE(COMP_LOOP_k_12_0_sva_11_00),
        .D(\COMP_LOOP_k_12_0_sva_11_0[11]_i_1_n_0 ),
        .Q(\COMP_LOOP_k_12_0_sva_11_0_reg_n_0_[11] ),
        .R(COMP_LOOP_k_12_0_sva_11_0));
  FDRE \COMP_LOOP_k_12_0_sva_11_0_reg[1] 
       (.C(clk),
        .CE(COMP_LOOP_k_12_0_sva_11_00),
        .D(nl_COMP_LOOP_twiddle_f_mul_tmp_i_11_n_0),
        .Q(\COMP_LOOP_k_12_0_sva_11_0_reg_n_0_[1] ),
        .R(COMP_LOOP_k_12_0_sva_11_0));
  FDRE \COMP_LOOP_k_12_0_sva_11_0_reg[2] 
       (.C(clk),
        .CE(COMP_LOOP_k_12_0_sva_11_00),
        .D(nl_COMP_LOOP_twiddle_f_mul_tmp_i_10_n_0),
        .Q(\COMP_LOOP_k_12_0_sva_11_0_reg_n_0_[2] ),
        .R(COMP_LOOP_k_12_0_sva_11_0));
  FDRE \COMP_LOOP_k_12_0_sva_11_0_reg[3] 
       (.C(clk),
        .CE(COMP_LOOP_k_12_0_sva_11_00),
        .D(nl_COMP_LOOP_twiddle_f_mul_tmp_i_9_n_0),
        .Q(\COMP_LOOP_k_12_0_sva_11_0_reg_n_0_[3] ),
        .R(COMP_LOOP_k_12_0_sva_11_0));
  FDRE \COMP_LOOP_k_12_0_sva_11_0_reg[4] 
       (.C(clk),
        .CE(COMP_LOOP_k_12_0_sva_11_00),
        .D(nl_COMP_LOOP_twiddle_f_mul_tmp_i_8_n_0),
        .Q(\COMP_LOOP_k_12_0_sva_11_0_reg_n_0_[4] ),
        .R(COMP_LOOP_k_12_0_sva_11_0));
  FDRE \COMP_LOOP_k_12_0_sva_11_0_reg[5] 
       (.C(clk),
        .CE(COMP_LOOP_k_12_0_sva_11_00),
        .D(nl_COMP_LOOP_twiddle_f_mul_tmp_i_7_n_0),
        .Q(\COMP_LOOP_k_12_0_sva_11_0_reg_n_0_[5] ),
        .R(COMP_LOOP_k_12_0_sva_11_0));
  FDRE \COMP_LOOP_k_12_0_sva_11_0_reg[6] 
       (.C(clk),
        .CE(COMP_LOOP_k_12_0_sva_11_00),
        .D(nl_COMP_LOOP_twiddle_f_mul_tmp_i_6_n_0),
        .Q(\COMP_LOOP_k_12_0_sva_11_0_reg_n_0_[6] ),
        .R(COMP_LOOP_k_12_0_sva_11_0));
  FDRE \COMP_LOOP_k_12_0_sva_11_0_reg[7] 
       (.C(clk),
        .CE(COMP_LOOP_k_12_0_sva_11_00),
        .D(nl_COMP_LOOP_twiddle_f_mul_tmp_i_5_n_0),
        .Q(\COMP_LOOP_k_12_0_sva_11_0_reg_n_0_[7] ),
        .R(COMP_LOOP_k_12_0_sva_11_0));
  FDRE \COMP_LOOP_k_12_0_sva_11_0_reg[8] 
       (.C(clk),
        .CE(COMP_LOOP_k_12_0_sva_11_00),
        .D(nl_COMP_LOOP_twiddle_f_mul_tmp_i_4_n_0),
        .Q(\COMP_LOOP_k_12_0_sva_11_0_reg_n_0_[8] ),
        .R(COMP_LOOP_k_12_0_sva_11_0));
  FDRE \COMP_LOOP_k_12_0_sva_11_0_reg[9] 
       (.C(clk),
        .CE(COMP_LOOP_k_12_0_sva_11_00),
        .D(nl_COMP_LOOP_twiddle_f_mul_tmp_i_3_n_0),
        .Q(\COMP_LOOP_k_12_0_sva_11_0_reg_n_0_[9] ),
        .R(COMP_LOOP_k_12_0_sva_11_0));
  FDRE \COMP_LOOP_twiddle_f_mul_cse_sva_reg[0] 
       (.C(clk),
        .CE(COMP_LOOP_twiddle_f_mul_cse_sva0),
        .D(inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_207),
        .Q(\COMP_LOOP_twiddle_f_mul_cse_sva_reg_n_0_[0] ),
        .R(inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_98));
  FDRE \COMP_LOOP_twiddle_f_mul_cse_sva_reg[1] 
       (.C(clk),
        .CE(COMP_LOOP_twiddle_f_mul_cse_sva0),
        .D(inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_206),
        .Q(\COMP_LOOP_twiddle_f_mul_cse_sva_reg_n_0_[1] ),
        .R(inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_98));
  FDRE \COMP_LOOP_twiddle_f_mul_cse_sva_reg[2] 
       (.C(clk),
        .CE(COMP_LOOP_twiddle_f_mul_cse_sva0),
        .D(inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_205),
        .Q(\COMP_LOOP_twiddle_f_mul_cse_sva_reg_n_0_[2] ),
        .R(inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_98));
  FDRE \COMP_LOOP_twiddle_f_mul_cse_sva_reg[3] 
       (.C(clk),
        .CE(COMP_LOOP_twiddle_f_mul_cse_sva0),
        .D(inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_204),
        .Q(\COMP_LOOP_twiddle_f_mul_cse_sva_reg_n_0_[3] ),
        .R(inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_98));
  FDRE \COMP_LOOP_twiddle_f_mul_cse_sva_reg[4] 
       (.C(clk),
        .CE(COMP_LOOP_twiddle_f_mul_cse_sva0),
        .D(inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_203),
        .Q(\COMP_LOOP_twiddle_f_mul_cse_sva_reg_n_0_[4] ),
        .R(inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_98));
  FDRE \COMP_LOOP_twiddle_f_mul_cse_sva_reg[5] 
       (.C(clk),
        .CE(COMP_LOOP_twiddle_f_mul_cse_sva0),
        .D(inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_202),
        .Q(\COMP_LOOP_twiddle_f_mul_cse_sva_reg_n_0_[5] ),
        .R(inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_98));
  FDRE \COMP_LOOP_twiddle_f_mul_cse_sva_reg[6] 
       (.C(clk),
        .CE(COMP_LOOP_twiddle_f_mul_cse_sva0),
        .D(inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_201),
        .Q(\COMP_LOOP_twiddle_f_mul_cse_sva_reg_n_0_[6] ),
        .R(inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_98));
  FDRE \COMP_LOOP_twiddle_f_mul_cse_sva_reg[7] 
       (.C(clk),
        .CE(COMP_LOOP_twiddle_f_mul_cse_sva0),
        .D(inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_200),
        .Q(\COMP_LOOP_twiddle_f_mul_cse_sva_reg_n_0_[7] ),
        .R(inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_98));
  FDRE \COMP_LOOP_twiddle_f_mul_cse_sva_reg[8] 
       (.C(clk),
        .CE(COMP_LOOP_twiddle_f_mul_cse_sva0),
        .D(inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_199),
        .Q(\COMP_LOOP_twiddle_f_mul_cse_sva_reg_n_0_[8] ),
        .R(inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_98));
  FDRE \COMP_LOOP_twiddle_f_mul_cse_sva_reg[9] 
       (.C(clk),
        .CE(COMP_LOOP_twiddle_f_mul_cse_sva0),
        .D(inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_198),
        .Q(\COMP_LOOP_twiddle_f_mul_cse_sva_reg_n_0_[9] ),
        .R(inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_98));
  LUT3 #(
    .INIT(8'hE1)) 
    \STAGE_LOOP_i_3_0_sva[2]_i_1 
       (.I0(STAGE_LOOP_i_3_0_sva_reg[0]),
        .I1(STAGE_LOOP_i_3_0_sva_reg[1]),
        .I2(STAGE_LOOP_i_3_0_sva_reg[2]),
        .O(z_out_2[2]));
  FDRE \STAGE_LOOP_i_3_0_sva_reg[0] 
       (.C(clk),
        .CE(inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_2),
        .D(inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_26),
        .Q(STAGE_LOOP_i_3_0_sva_reg[0]),
        .R(STAGE_LOOP_i_3_0_sva));
  FDRE \STAGE_LOOP_i_3_0_sva_reg[1] 
       (.C(clk),
        .CE(inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_2),
        .D(z_out_2[1]),
        .Q(STAGE_LOOP_i_3_0_sva_reg[1]),
        .R(STAGE_LOOP_i_3_0_sva));
  FDSE \STAGE_LOOP_i_3_0_sva_reg[2] 
       (.C(clk),
        .CE(inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_2),
        .D(z_out_2[2]),
        .Q(STAGE_LOOP_i_3_0_sva_reg[2]),
        .S(STAGE_LOOP_i_3_0_sva));
  FDSE \STAGE_LOOP_i_3_0_sva_reg[3] 
       (.C(clk),
        .CE(inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_2),
        .D(z_out_2[3]),
        .Q(STAGE_LOOP_i_3_0_sva_reg[3]),
        .S(STAGE_LOOP_i_3_0_sva));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \STAGE_LOOP_lshift_psp_sva[2]_i_1 
       (.I0(STAGE_LOOP_i_3_0_sva_reg[1]),
        .I1(STAGE_LOOP_i_3_0_sva_reg[0]),
        .I2(STAGE_LOOP_i_3_0_sva_reg[2]),
        .O(\STAGE_LOOP_lshift_psp_sva[2]_i_1_n_0 ));
  FDRE \STAGE_LOOP_lshift_psp_sva_reg[0] 
       (.C(clk),
        .CE(inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_5),
        .D(inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_112),
        .Q(\STAGE_LOOP_lshift_psp_sva_reg_n_0_[0] ),
        .R(inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_29));
  FDRE \STAGE_LOOP_lshift_psp_sva_reg[10] 
       (.C(clk),
        .CE(inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_5),
        .D(\STAGE_LOOP_lshift_psp_sva[2]_i_1_n_0 ),
        .Q(p_0_in0_in[9]),
        .R(inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_4));
  FDRE \STAGE_LOOP_lshift_psp_sva_reg[11] 
       (.C(clk),
        .CE(inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_5),
        .D(inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_114),
        .Q(\STAGE_LOOP_lshift_psp_sva_reg_n_0_[11] ),
        .R(inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_4));
  FDRE \STAGE_LOOP_lshift_psp_sva_reg[12] 
       (.C(clk),
        .CE(inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_5),
        .D(inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_115),
        .Q(\STAGE_LOOP_lshift_psp_sva_reg_n_0_[12] ),
        .R(inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_4));
  FDRE \STAGE_LOOP_lshift_psp_sva_reg[1] 
       (.C(clk),
        .CE(inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_5),
        .D(inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_113),
        .Q(p_0_in0_in[0]),
        .R(inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_29));
  FDRE \STAGE_LOOP_lshift_psp_sva_reg[2] 
       (.C(clk),
        .CE(inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_5),
        .D(\STAGE_LOOP_lshift_psp_sva[2]_i_1_n_0 ),
        .Q(p_0_in0_in[1]),
        .R(inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_29));
  FDRE \STAGE_LOOP_lshift_psp_sva_reg[3] 
       (.C(clk),
        .CE(inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_5),
        .D(inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_114),
        .Q(p_0_in0_in[2]),
        .R(inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_29));
  FDRE \STAGE_LOOP_lshift_psp_sva_reg[4] 
       (.C(clk),
        .CE(inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_5),
        .D(inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_115),
        .Q(p_0_in0_in[3]),
        .R(inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_29));
  FDRE \STAGE_LOOP_lshift_psp_sva_reg[5] 
       (.C(clk),
        .CE(inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_5),
        .D(z_out[5]),
        .Q(p_0_in0_in[4]),
        .R(1'b0));
  FDRE \STAGE_LOOP_lshift_psp_sva_reg[6] 
       (.C(clk),
        .CE(inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_5),
        .D(z_out[6]),
        .Q(p_0_in0_in[5]),
        .R(1'b0));
  FDRE \STAGE_LOOP_lshift_psp_sva_reg[7] 
       (.C(clk),
        .CE(inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_5),
        .D(z_out[7]),
        .Q(p_0_in0_in[6]),
        .R(1'b0));
  FDRE \STAGE_LOOP_lshift_psp_sva_reg[8] 
       (.C(clk),
        .CE(inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_5),
        .D(inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_112),
        .Q(p_0_in0_in[7]),
        .R(inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_4));
  FDRE \STAGE_LOOP_lshift_psp_sva_reg[9] 
       (.C(clk),
        .CE(inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_5),
        .D(inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_113),
        .Q(p_0_in0_in[8]),
        .R(inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_4));
  FDRE VEC_LOOP_VEC_LOOP_and_11_itm_reg
       (.C(clk),
        .CE(1'b1),
        .D(VEC_LOOP_VEC_LOOP_and_11_itm_reg_0),
        .Q(VEC_LOOP_VEC_LOOP_and_11_itm),
        .R(rst));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'h08)) 
    VEC_LOOP_VEC_LOOP_and_12_itm_i_1
       (.I0(p_0_in10_in),
        .I1(nl_VEC_LOOP_acc_10_tmp_carry_n_14),
        .I2(nl_VEC_LOOP_acc_10_tmp_carry_n_15),
        .O(VEC_LOOP_VEC_LOOP_and_12_itm_i_1_n_0));
  FDRE VEC_LOOP_VEC_LOOP_and_12_itm_reg
       (.C(clk),
        .CE(complete_rsci_wen_comp),
        .D(VEC_LOOP_VEC_LOOP_and_12_itm_i_1_n_0),
        .Q(VEC_LOOP_VEC_LOOP_and_12_itm),
        .R(rst));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'h80)) 
    VEC_LOOP_VEC_LOOP_and_13_itm_i_1
       (.I0(p_0_in10_in),
        .I1(nl_VEC_LOOP_acc_10_tmp_carry_n_14),
        .I2(nl_VEC_LOOP_acc_10_tmp_carry_n_15),
        .O(VEC_LOOP_VEC_LOOP_and_13_itm_i_1_n_0));
  FDRE VEC_LOOP_VEC_LOOP_and_13_itm_reg
       (.C(clk),
        .CE(complete_rsci_wen_comp),
        .D(VEC_LOOP_VEC_LOOP_and_13_itm_i_1_n_0),
        .Q(VEC_LOOP_VEC_LOOP_and_13_itm),
        .R(rst));
  LUT3 #(
    .INIT(8'h08)) 
    VEC_LOOP_VEC_LOOP_and_2_itm_i_1
       (.I0(nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry_n_14),
        .I1(nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry_n_15),
        .I2(nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry_n_13),
        .O(VEC_LOOP_VEC_LOOP_and_2_itm_i_1_n_0));
  FDRE VEC_LOOP_VEC_LOOP_and_2_itm_reg
       (.C(clk),
        .CE(VEC_LOOP_and_cse),
        .D(VEC_LOOP_VEC_LOOP_and_2_itm_i_1_n_0),
        .Q(VEC_LOOP_VEC_LOOP_and_2_itm),
        .R(rst));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'h40)) 
    VEC_LOOP_VEC_LOOP_and_4_itm_i_1
       (.I0(nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry_n_14),
        .I1(nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry_n_15),
        .I2(nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry_n_13),
        .O(VEC_LOOP_VEC_LOOP_and_4_itm_i_1_n_0));
  FDRE VEC_LOOP_VEC_LOOP_and_4_itm_reg
       (.C(clk),
        .CE(VEC_LOOP_and_cse),
        .D(VEC_LOOP_VEC_LOOP_and_4_itm_i_1_n_0),
        .Q(VEC_LOOP_VEC_LOOP_and_4_itm),
        .R(rst));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'h40)) 
    VEC_LOOP_VEC_LOOP_and_5_itm_i_1
       (.I0(nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry_n_15),
        .I1(nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry_n_14),
        .I2(nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry_n_13),
        .O(VEC_LOOP_VEC_LOOP_and_5_itm_i_1_n_0));
  FDRE VEC_LOOP_VEC_LOOP_and_5_itm_reg
       (.C(clk),
        .CE(VEC_LOOP_and_cse),
        .D(VEC_LOOP_VEC_LOOP_and_5_itm_i_1_n_0),
        .Q(VEC_LOOP_VEC_LOOP_and_5_itm),
        .R(rst));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'h80)) 
    VEC_LOOP_VEC_LOOP_and_6_itm_i_1
       (.I0(nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry_n_15),
        .I1(nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry_n_14),
        .I2(nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry_n_13),
        .O(VEC_LOOP_VEC_LOOP_and_6_itm_i_1_n_0));
  FDRE VEC_LOOP_VEC_LOOP_and_6_itm_reg
       (.C(clk),
        .CE(VEC_LOOP_and_cse),
        .D(VEC_LOOP_VEC_LOOP_and_6_itm_i_1_n_0),
        .Q(VEC_LOOP_VEC_LOOP_and_6_itm),
        .R(rst));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'h40)) 
    VEC_LOOP_VEC_LOOP_and_9_itm_i_1
       (.I0(p_0_in10_in),
        .I1(nl_VEC_LOOP_acc_10_tmp_carry_n_14),
        .I2(nl_VEC_LOOP_acc_10_tmp_carry_n_15),
        .O(VEC_LOOP_VEC_LOOP_and_9_itm_i_1_n_0));
  FDRE VEC_LOOP_VEC_LOOP_and_9_itm_reg
       (.C(clk),
        .CE(complete_rsci_wen_comp),
        .D(VEC_LOOP_VEC_LOOP_and_9_itm_i_1_n_0),
        .Q(VEC_LOOP_VEC_LOOP_and_9_itm),
        .R(rst));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'h01)) 
    VEC_LOOP_VEC_LOOP_nor_1_itm_i_1
       (.I0(p_0_in10_in),
        .I1(nl_VEC_LOOP_acc_10_tmp_carry_n_14),
        .I2(nl_VEC_LOOP_acc_10_tmp_carry_n_15),
        .O(VEC_LOOP_VEC_LOOP_nor_1_itm_i_1_n_0));
  FDRE VEC_LOOP_VEC_LOOP_nor_1_itm_reg
       (.C(clk),
        .CE(complete_rsci_wen_comp),
        .D(VEC_LOOP_VEC_LOOP_nor_1_itm_i_1_n_0),
        .Q(VEC_LOOP_VEC_LOOP_nor_1_itm),
        .R(rst));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'h01)) 
    VEC_LOOP_VEC_LOOP_nor_itm_i_1
       (.I0(nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry_n_14),
        .I1(nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry_n_15),
        .I2(nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry_n_13),
        .O(VEC_LOOP_VEC_LOOP_nor_itm_i_1_n_0));
  FDRE VEC_LOOP_VEC_LOOP_nor_itm_reg
       (.C(clk),
        .CE(VEC_LOOP_and_cse),
        .D(VEC_LOOP_VEC_LOOP_nor_itm_i_1_n_0),
        .Q(VEC_LOOP_VEC_LOOP_nor_itm),
        .R(rst));
  FDRE \VEC_LOOP_acc_10_cse_sva_reg[0] 
       (.C(clk),
        .CE(VEC_LOOP_and_cse),
        .D(nl_VEC_LOOP_acc_10_tmp_carry_n_15),
        .Q(\VEC_LOOP_acc_10_cse_sva_reg_n_0_[0] ),
        .R(rst));
  FDRE \VEC_LOOP_acc_10_cse_sva_reg[1] 
       (.C(clk),
        .CE(VEC_LOOP_and_cse),
        .D(nl_VEC_LOOP_acc_10_tmp_carry_n_14),
        .Q(\VEC_LOOP_acc_10_cse_sva_reg_n_0_[1] ),
        .R(rst));
  FDRE \VEC_LOOP_acc_10_cse_sva_reg[2] 
       (.C(clk),
        .CE(VEC_LOOP_and_cse),
        .D(p_0_in10_in),
        .Q(p_0_in7_in),
        .R(rst));
  FDRE \VEC_LOOP_acc_10_cse_sva_reg[3] 
       (.C(clk),
        .CE(VEC_LOOP_and_cse),
        .D(input_2[0]),
        .Q(\VEC_LOOP_acc_10_cse_sva_reg_n_0_[3] ),
        .R(rst));
  FDRE \VEC_LOOP_acc_10_cse_sva_reg[4] 
       (.C(clk),
        .CE(VEC_LOOP_and_cse),
        .D(input_2[1]),
        .Q(\VEC_LOOP_acc_10_cse_sva_reg_n_0_[4] ),
        .R(rst));
  FDRE \VEC_LOOP_acc_10_cse_sva_reg[5] 
       (.C(clk),
        .CE(VEC_LOOP_and_cse),
        .D(input_2[2]),
        .Q(\VEC_LOOP_acc_10_cse_sva_reg_n_0_[5] ),
        .R(rst));
  FDRE \VEC_LOOP_acc_10_cse_sva_reg[6] 
       (.C(clk),
        .CE(VEC_LOOP_and_cse),
        .D(input_2[3]),
        .Q(\VEC_LOOP_acc_10_cse_sva_reg_n_0_[6] ),
        .R(rst));
  FDRE \VEC_LOOP_acc_10_cse_sva_reg[7] 
       (.C(clk),
        .CE(VEC_LOOP_and_cse),
        .D(input_2[4]),
        .Q(\VEC_LOOP_acc_10_cse_sva_reg_n_0_[7] ),
        .R(rst));
  FDRE \VEC_LOOP_acc_10_cse_sva_reg[8] 
       (.C(clk),
        .CE(VEC_LOOP_and_cse),
        .D(input_2[5]),
        .Q(\VEC_LOOP_acc_10_cse_sva_reg_n_0_[8] ),
        .R(rst));
  FDRE \VEC_LOOP_acc_10_cse_sva_reg[9] 
       (.C(clk),
        .CE(VEC_LOOP_and_cse),
        .D(input_2[6]),
        .Q(\VEC_LOOP_acc_10_cse_sva_reg_n_0_[9] ),
        .R(rst));
  LUT3 #(
    .INIT(8'hA9)) 
    VEC_LOOP_slc_VEC_LOOP_acc_2_itm_i_1
       (.I0(p_0_in__0[2]),
        .I1(p_0_in__0[0]),
        .I2(p_0_in__0[1]),
        .O(readslicef_3_1_2_return));
  FDRE VEC_LOOP_slc_VEC_LOOP_acc_2_itm_reg
       (.C(clk),
        .CE(VEC_LOOP_and_cse),
        .D(readslicef_3_1_2_return),
        .Q(VEC_LOOP_slc_VEC_LOOP_acc_2_itm),
        .R(1'b0));
  Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_core_fsm inPlaceNTT_DIF_precomp_core_core_fsm_inst
       (.A({z_out[9:7],z_out[5:0]}),
        .B({nl_COMP_LOOP_twiddle_f_mul_tmp_i_3_n_0,nl_COMP_LOOP_twiddle_f_mul_tmp_i_4_n_0,nl_COMP_LOOP_twiddle_f_mul_tmp_i_5_n_0,nl_COMP_LOOP_twiddle_f_mul_tmp_i_7_n_0,nl_COMP_LOOP_twiddle_f_mul_tmp_i_8_n_0,nl_COMP_LOOP_twiddle_f_mul_tmp_i_9_n_0,nl_COMP_LOOP_twiddle_f_mul_tmp_i_10_n_0}),
        .C(nl_modulo_sub_cmp_base_rsc_dat0_out__0),
        .CEA1(modulo_sub_cmp_ccs_ccore_en),
        .CEB1(inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_11),
        .\COMP_LOOP_k_12_0_sva_11_0_reg[7] ({inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_118,inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_119,inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_120,inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_121,inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_122,inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_123,inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_124,inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_125}),
        .\COMP_LOOP_twiddle_f_mul_cse_sva_reg[7] ({inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_221,inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_222,inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_223,inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_224,inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_225,inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_226,inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_227,inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_228}),
        .\COMP_LOOP_twiddle_f_mul_cse_sva_reg[7]_0 ({nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry_n_8,nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry_n_9,nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry_n_10,nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry_n_11,nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry_n_12,nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry_n_13,nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry_n_14,nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry_n_15}),
        .\COMP_LOOP_twiddle_f_mul_cse_sva_reg[9] ({nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry__0_n_14,nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry__0_n_15}),
        .\COMP_LOOP_twiddle_f_mul_cse_sva_reg[9]_0 (reg_VEC_LOOP_j_12_0_ftd),
        .D({z_out_2[3],z_out_2[1],inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_26}),
        .DI({inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_20,inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_21,inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_22,inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_23}),
        .DSP_A_B_DATA_INST(inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1_inst_n_32),
        .DSP_A_B_DATA_INST_0(inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1_inst_n_32),
        .DSP_A_B_DATA_INST_1(inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1_inst_n_31),
        .DSP_A_B_DATA_INST_10(inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1_inst_n_27),
        .DSP_A_B_DATA_INST_100(inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_inst_n_14),
        .DSP_A_B_DATA_INST_101(inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_inst_n_13),
        .DSP_A_B_DATA_INST_102(inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_inst_n_13),
        .DSP_A_B_DATA_INST_103(inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_inst_n_12),
        .DSP_A_B_DATA_INST_104(inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_inst_n_12),
        .DSP_A_B_DATA_INST_105(inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_inst_n_11),
        .DSP_A_B_DATA_INST_106(inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_inst_n_11),
        .DSP_A_B_DATA_INST_107(inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_inst_n_10),
        .DSP_A_B_DATA_INST_108(inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_inst_n_10),
        .DSP_A_B_DATA_INST_109(inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_inst_n_9),
        .DSP_A_B_DATA_INST_11(inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1_inst_n_26),
        .DSP_A_B_DATA_INST_110(inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_inst_n_9),
        .DSP_A_B_DATA_INST_111(inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_inst_n_8),
        .DSP_A_B_DATA_INST_112(inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_inst_n_8),
        .DSP_A_B_DATA_INST_113(inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_inst_n_7),
        .DSP_A_B_DATA_INST_114(inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_inst_n_7),
        .DSP_A_B_DATA_INST_115(inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_inst_n_6),
        .DSP_A_B_DATA_INST_116(inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_inst_n_6),
        .DSP_A_B_DATA_INST_117(inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_inst_n_5),
        .DSP_A_B_DATA_INST_118(inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_inst_n_5),
        .DSP_A_B_DATA_INST_119(inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_inst_n_4),
        .DSP_A_B_DATA_INST_12(inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1_inst_n_26),
        .DSP_A_B_DATA_INST_120(inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_inst_n_4),
        .DSP_A_B_DATA_INST_121(inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_inst_n_3),
        .DSP_A_B_DATA_INST_122(inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_inst_n_3),
        .DSP_A_B_DATA_INST_123(inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_inst_n_2),
        .DSP_A_B_DATA_INST_124(inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_inst_n_2),
        .DSP_A_B_DATA_INST_125(inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_inst_n_1),
        .DSP_A_B_DATA_INST_126(inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_inst_n_1),
        .DSP_A_B_DATA_INST_127(mult_cmp_n_2),
        .DSP_A_B_DATA_INST_13(inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1_inst_n_25),
        .DSP_A_B_DATA_INST_14(inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1_inst_n_25),
        .DSP_A_B_DATA_INST_15(inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1_inst_n_24),
        .DSP_A_B_DATA_INST_16(inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1_inst_n_24),
        .DSP_A_B_DATA_INST_17(inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1_inst_n_23),
        .DSP_A_B_DATA_INST_18(inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1_inst_n_23),
        .DSP_A_B_DATA_INST_19(inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1_inst_n_22),
        .DSP_A_B_DATA_INST_2(inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1_inst_n_31),
        .DSP_A_B_DATA_INST_20(inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1_inst_n_22),
        .DSP_A_B_DATA_INST_21(inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1_inst_n_21),
        .DSP_A_B_DATA_INST_22(inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1_inst_n_21),
        .DSP_A_B_DATA_INST_23(inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1_inst_n_20),
        .DSP_A_B_DATA_INST_24(inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1_inst_n_20),
        .DSP_A_B_DATA_INST_25(inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1_inst_n_19),
        .DSP_A_B_DATA_INST_26(inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1_inst_n_19),
        .DSP_A_B_DATA_INST_27(inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1_inst_n_18),
        .DSP_A_B_DATA_INST_28(inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1_inst_n_18),
        .DSP_A_B_DATA_INST_29(inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1_inst_n_17),
        .DSP_A_B_DATA_INST_3(inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1_inst_n_30),
        .DSP_A_B_DATA_INST_30(inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1_inst_n_17),
        .DSP_A_B_DATA_INST_31(inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1_inst_n_16),
        .DSP_A_B_DATA_INST_32(inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1_inst_n_16),
        .DSP_A_B_DATA_INST_33(inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1_inst_n_15),
        .DSP_A_B_DATA_INST_34(inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1_inst_n_15),
        .DSP_A_B_DATA_INST_35(inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1_inst_n_14),
        .DSP_A_B_DATA_INST_36(inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1_inst_n_14),
        .DSP_A_B_DATA_INST_37(inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1_inst_n_13),
        .DSP_A_B_DATA_INST_38(inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1_inst_n_13),
        .DSP_A_B_DATA_INST_39(inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1_inst_n_12),
        .DSP_A_B_DATA_INST_4(inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1_inst_n_30),
        .DSP_A_B_DATA_INST_40(inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1_inst_n_12),
        .DSP_A_B_DATA_INST_41(inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1_inst_n_11),
        .DSP_A_B_DATA_INST_42(inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1_inst_n_11),
        .DSP_A_B_DATA_INST_43(inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1_inst_n_10),
        .DSP_A_B_DATA_INST_44(inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1_inst_n_10),
        .DSP_A_B_DATA_INST_45(inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1_inst_n_9),
        .DSP_A_B_DATA_INST_46(inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1_inst_n_9),
        .DSP_A_B_DATA_INST_47(inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1_inst_n_8),
        .DSP_A_B_DATA_INST_48(inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1_inst_n_8),
        .DSP_A_B_DATA_INST_49(inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1_inst_n_7),
        .DSP_A_B_DATA_INST_5(inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1_inst_n_29),
        .DSP_A_B_DATA_INST_50(inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1_inst_n_7),
        .DSP_A_B_DATA_INST_51(inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1_inst_n_6),
        .DSP_A_B_DATA_INST_52(inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1_inst_n_6),
        .DSP_A_B_DATA_INST_53(inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1_inst_n_5),
        .DSP_A_B_DATA_INST_54(inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1_inst_n_5),
        .DSP_A_B_DATA_INST_55(inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1_inst_n_4),
        .DSP_A_B_DATA_INST_56(inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1_inst_n_4),
        .DSP_A_B_DATA_INST_57(inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1_inst_n_3),
        .DSP_A_B_DATA_INST_58(inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1_inst_n_3),
        .DSP_A_B_DATA_INST_59(inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1_inst_n_2),
        .DSP_A_B_DATA_INST_6(inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1_inst_n_29),
        .DSP_A_B_DATA_INST_60(inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1_inst_n_2),
        .DSP_A_B_DATA_INST_61(inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1_inst_n_1),
        .DSP_A_B_DATA_INST_62(inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1_inst_n_1),
        .DSP_A_B_DATA_INST_63(inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_inst_n_32),
        .DSP_A_B_DATA_INST_64(inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_inst_n_32),
        .DSP_A_B_DATA_INST_65(inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_inst_n_31),
        .DSP_A_B_DATA_INST_66(inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_inst_n_31),
        .DSP_A_B_DATA_INST_67(inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_inst_n_30),
        .DSP_A_B_DATA_INST_68(inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_inst_n_30),
        .DSP_A_B_DATA_INST_69(inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_inst_n_29),
        .DSP_A_B_DATA_INST_7(inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1_inst_n_28),
        .DSP_A_B_DATA_INST_70(inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_inst_n_29),
        .DSP_A_B_DATA_INST_71(inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_inst_n_28),
        .DSP_A_B_DATA_INST_72(inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_inst_n_28),
        .DSP_A_B_DATA_INST_73(inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_inst_n_27),
        .DSP_A_B_DATA_INST_74(inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_inst_n_27),
        .DSP_A_B_DATA_INST_75(inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_inst_n_26),
        .DSP_A_B_DATA_INST_76(inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_inst_n_26),
        .DSP_A_B_DATA_INST_77(inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_inst_n_25),
        .DSP_A_B_DATA_INST_78(inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_inst_n_25),
        .DSP_A_B_DATA_INST_79(inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_inst_n_24),
        .DSP_A_B_DATA_INST_8(inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1_inst_n_28),
        .DSP_A_B_DATA_INST_80(inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_inst_n_24),
        .DSP_A_B_DATA_INST_81(inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_inst_n_23),
        .DSP_A_B_DATA_INST_82(inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_inst_n_23),
        .DSP_A_B_DATA_INST_83(inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_inst_n_22),
        .DSP_A_B_DATA_INST_84(inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_inst_n_22),
        .DSP_A_B_DATA_INST_85(inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_inst_n_21),
        .DSP_A_B_DATA_INST_86(inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_inst_n_21),
        .DSP_A_B_DATA_INST_87(inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_inst_n_20),
        .DSP_A_B_DATA_INST_88(inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_inst_n_20),
        .DSP_A_B_DATA_INST_89(inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_inst_n_19),
        .DSP_A_B_DATA_INST_9(inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1_inst_n_27),
        .DSP_A_B_DATA_INST_90(inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_inst_n_19),
        .DSP_A_B_DATA_INST_91(inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_inst_n_18),
        .DSP_A_B_DATA_INST_92(inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_inst_n_18),
        .DSP_A_B_DATA_INST_93(inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_inst_n_17),
        .DSP_A_B_DATA_INST_94(inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_inst_n_17),
        .DSP_A_B_DATA_INST_95(inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_inst_n_16),
        .DSP_A_B_DATA_INST_96(inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_inst_n_16),
        .DSP_A_B_DATA_INST_97(inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_inst_n_15),
        .DSP_A_B_DATA_INST_98(inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_inst_n_15),
        .DSP_A_B_DATA_INST_99(inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_inst_n_14),
        .E(inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_2),
        .\FSM_onehot_state_var_reg[14]_0 (COMP_LOOP_k_12_0_sva_11_00),
        .\FSM_onehot_state_var_reg[14]_1 (inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_197),
        .\FSM_onehot_state_var_reg[15]_0 (p_0_in__0[2]),
        .\FSM_onehot_state_var_reg[16]_0 ({Q[1],sel8_in,nl_mult_cmp_ccs_ccore_start_rsc_dat,sel,Q[0]}),
        .\FSM_onehot_state_var_reg[16]_1 (p_sva0),
        .\FSM_onehot_state_var_reg[16]_2 (VEC_LOOP_VEC_LOOP_and_11_itm),
        .\FSM_onehot_state_var_reg[17]_0 (inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_5),
        .\FSM_onehot_state_var_reg[1]_0 (COMP_LOOP_k_12_0_sva_11_0),
        .\FSM_onehot_state_var_reg[4]_0 (COMP_LOOP_twiddle_f_mul_cse_sva0),
        .\FSM_onehot_state_var_reg[4]_1 ({inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_198,inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_199,inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_200,inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_201,inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_202,inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_203,inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_204,inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_205,inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_206,inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_207}),
        .\FSM_onehot_state_var_reg[6]_0 (inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_153),
        .\FSM_onehot_state_var_reg[6]_1 (inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_154),
        .MUX1HOT_v_32_4_2_return(MUX1HOT_v_32_4_2_return),
        .MUX1HOT_v_32_4_2_return5_out(MUX1HOT_v_32_4_2_return5_out),
        .O({input_2[4:0],p_0_in10_in,nl_VEC_LOOP_acc_10_tmp_carry_n_14,nl_VEC_LOOP_acc_10_tmp_carry_n_15}),
        .P({twiddle_h_rsc_0_3_adra,nl_COMP_LOOP_twiddle_f_mul_tmp_n_104,nl_COMP_LOOP_twiddle_f_mul_tmp_n_105}),
        .Q(STAGE_LOOP_i_3_0_sva_reg),
        .S({inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_126,inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_127,inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_128,inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_129,inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_130}),
        .SR(STAGE_LOOP_i_3_0_sva),
        .\STAGE_LOOP_i_3_0_sva_reg[1] (inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_112),
        .\STAGE_LOOP_i_3_0_sva_reg[1]_0 (inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_113),
        .\STAGE_LOOP_i_3_0_sva_reg[1]_1 (inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_114),
        .\STAGE_LOOP_i_3_0_sva_reg[1]_2 (inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_115),
        .\STAGE_LOOP_i_3_0_sva_reg[3] (inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_4),
        .\STAGE_LOOP_i_3_0_sva_reg[3]_0 (inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_29),
        .VEC_LOOP_VEC_LOOP_and_12_itm(VEC_LOOP_VEC_LOOP_and_12_itm),
        .VEC_LOOP_VEC_LOOP_and_13_itm(VEC_LOOP_VEC_LOOP_and_13_itm),
        .VEC_LOOP_VEC_LOOP_and_2_itm(VEC_LOOP_VEC_LOOP_and_2_itm),
        .VEC_LOOP_VEC_LOOP_and_2_itm_reg(inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_193),
        .VEC_LOOP_VEC_LOOP_and_4_itm(VEC_LOOP_VEC_LOOP_and_4_itm),
        .VEC_LOOP_VEC_LOOP_and_4_itm_reg(inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_194),
        .VEC_LOOP_VEC_LOOP_and_5_itm(VEC_LOOP_VEC_LOOP_and_5_itm),
        .VEC_LOOP_VEC_LOOP_and_5_itm_reg(inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_195),
        .VEC_LOOP_VEC_LOOP_and_6_itm(VEC_LOOP_VEC_LOOP_and_6_itm),
        .VEC_LOOP_VEC_LOOP_and_6_itm_reg(inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_192),
        .VEC_LOOP_VEC_LOOP_and_9_itm(VEC_LOOP_VEC_LOOP_and_9_itm),
        .\VEC_LOOP_acc_10_cse_sva_reg[1] (inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_155),
        .VEC_LOOP_and_cse(VEC_LOOP_and_cse),
        .VEC_LOOP_slc_VEC_LOOP_acc_2_itm(VEC_LOOP_slc_VEC_LOOP_acc_2_itm),
        .clk(clk),
        .complete_rsc_vzout(complete_rsc_vzout),
        .complete_rsc_vzout_0(inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_0),
        .complete_rsc_vzout_1(\mult_core_inst/p_buf_sva_10 ),
        .complete_rsc_vzout_2(complete_rsci_wen_comp),
        .nl_inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_inst_twiddle_rsc_0_0_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct(nl_inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_inst_twiddle_rsc_0_0_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct),
        .nl_inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_inst_twiddle_rsc_0_1_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct(nl_inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_inst_twiddle_rsc_0_1_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct),
        .nl_inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_inst_twiddle_rsc_0_2_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct(nl_inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_inst_twiddle_rsc_0_2_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct),
        .nl_inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_inst_twiddle_rsc_0_3_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct(nl_inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_inst_twiddle_rsc_0_3_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct),
        .nl_modulo_add_cmp_base_rsc_dat_carry(inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_n_13),
        .nl_modulo_add_cmp_base_rsc_dat_carry_0(inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_22),
        .nl_modulo_add_cmp_base_rsc_dat_carry_1(inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_15),
        .nl_modulo_add_cmp_base_rsc_dat_carry_10(inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_5),
        .nl_modulo_add_cmp_base_rsc_dat_carry_2(inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_4),
        .nl_modulo_add_cmp_base_rsc_dat_carry_3(inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_n_14),
        .nl_modulo_add_cmp_base_rsc_dat_carry_4(inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_17),
        .nl_modulo_add_cmp_base_rsc_dat_carry_5(inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_24),
        .nl_modulo_add_cmp_base_rsc_dat_carry_6(inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_7),
        .nl_modulo_add_cmp_base_rsc_dat_carry_7(inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_n_15),
        .nl_modulo_add_cmp_base_rsc_dat_carry_8(inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_26),
        .nl_modulo_add_cmp_base_rsc_dat_carry_9(inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_19),
        .nl_modulo_add_cmp_base_rsc_dat_carry__0(inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_n_16),
        .nl_modulo_add_cmp_base_rsc_dat_carry__0_0(inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_23),
        .nl_modulo_add_cmp_base_rsc_dat_carry__0_1(inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_30),
        .nl_modulo_add_cmp_base_rsc_dat_carry__0_10(inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_14),
        .nl_modulo_add_cmp_base_rsc_dat_carry__0_2(inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_14),
        .nl_modulo_add_cmp_base_rsc_dat_carry__0_3(inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_n_17),
        .nl_modulo_add_cmp_base_rsc_dat_carry__0_4(inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_33),
        .nl_modulo_add_cmp_base_rsc_dat_carry__0_5(inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_27),
        .nl_modulo_add_cmp_base_rsc_dat_carry__0_6(inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_13),
        .nl_modulo_add_cmp_base_rsc_dat_carry__0_7(inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_n_18),
        .nl_modulo_add_cmp_base_rsc_dat_carry__0_8(inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_30),
        .nl_modulo_add_cmp_base_rsc_dat_carry__0_9(inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_36),
        .nl_modulo_add_cmp_base_rsc_dat_carry__1(inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_n_19),
        .nl_modulo_add_cmp_base_rsc_dat_carry__1_0(inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_31),
        .nl_modulo_add_cmp_base_rsc_dat_carry__1_1(inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_37),
        .nl_modulo_add_cmp_base_rsc_dat_carry__1_10(inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_21),
        .nl_modulo_add_cmp_base_rsc_dat_carry__1_2(inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_21),
        .nl_modulo_add_cmp_base_rsc_dat_carry__1_3(inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_n_20),
        .nl_modulo_add_cmp_base_rsc_dat_carry__1_4(inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_33),
        .nl_modulo_add_cmp_base_rsc_dat_carry__1_5(inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_39),
        .nl_modulo_add_cmp_base_rsc_dat_carry__1_6(inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_22),
        .nl_modulo_add_cmp_base_rsc_dat_carry__1_7(inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_n_21),
        .nl_modulo_add_cmp_base_rsc_dat_carry__1_8(inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_41),
        .nl_modulo_add_cmp_base_rsc_dat_carry__1_9(inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_35),
        .nl_modulo_add_cmp_base_rsc_dat_carry__2(inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_n_22),
        .nl_modulo_add_cmp_base_rsc_dat_carry__2_0(inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_45),
        .nl_modulo_add_cmp_base_rsc_dat_carry__2_1(inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_39),
        .nl_modulo_add_cmp_base_rsc_dat_carry__2_2(inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_27),
        .nl_modulo_add_cmp_base_rsc_dat_carry__2_3(inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_n_23),
        .nl_modulo_add_cmp_base_rsc_dat_carry__2_4(inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_43),
        .nl_modulo_add_cmp_base_rsc_dat_carry__2_5(inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_49),
        .nl_modulo_add_cmp_base_rsc_dat_carry__2_6(inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_29),
        .nl_modulo_sub_cmp_base_rsc_dat_carry__2({tmp_1_lpi_4_dfm[31],tmp_1_lpi_4_dfm[28],tmp_1_lpi_4_dfm[24],tmp_1_lpi_4_dfm[20],tmp_1_lpi_4_dfm[18],tmp_1_lpi_4_dfm[16:15],tmp_1_lpi_4_dfm[12],tmp_1_lpi_4_dfm[8],tmp_1_lpi_4_dfm[4],tmp_1_lpi_4_dfm[2],tmp_1_lpi_4_dfm[0]}),
        .nl_modulo_sub_cmp_base_rsc_dat_carry__2_0(inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_n_24),
        .nl_modulo_sub_cmp_base_rsc_dat_carry__2_1(inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_14),
        .nl_modulo_sub_cmp_base_rsc_dat_carry__2_2(inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_21),
        .nl_modulo_sub_cmp_base_rsc_dat_carry__2_3(inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_32),
        .or_20_rmff(or_20_rmff),
        .or_27_rmff(or_27_rmff),
        .or_30_rmff(or_30_rmff),
        .or_33_rmff(or_33_rmff),
        .or_36_rmff(or_36_rmff),
        .or_39_rmff(or_39_rmff),
        .or_42_rmff(or_42_rmff),
        .or_45_rmff(or_45_rmff),
        .or_61_rmff(or_61_rmff),
        .or_63_rmff(or_63_rmff),
        .out({inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_240,inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_241,inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_242,inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_243,inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_244,inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_245,inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_246,inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_247,inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_248,inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_249,inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_250,inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_251,inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_252,inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_253,inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_254,inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_255,inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_256,inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_257,inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_258,inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_259,inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_260,inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_261,inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_262,inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_263,inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_264,inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_265,inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_266,inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_267,inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_268,inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_269,inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_270,inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_271}),
        .p_0_in0_in(p_0_in0_in),
        .p_0_in6_in(p_0_in6_in),
        .\reg_VEC_LOOP_j_12_0_ftd_reg[7] (nl_COMP_LOOP_twiddle_f_mul_tmp_i_23_n_0),
        .\reg_VEC_LOOP_j_12_0_ftd_reg[7]_0 (\STAGE_LOOP_lshift_psp_sva_reg_n_0_[0] ),
        .\reg_VEC_LOOP_j_12_0_ftd_reg[9] ({\COMP_LOOP_k_12_0_sva_11_0_reg_n_0_[11] ,\COMP_LOOP_k_12_0_sva_11_0_reg_n_0_[10] ,\COMP_LOOP_k_12_0_sva_11_0_reg_n_0_[9] ,\COMP_LOOP_k_12_0_sva_11_0_reg_n_0_[8] ,\COMP_LOOP_k_12_0_sva_11_0_reg_n_0_[7] ,\COMP_LOOP_k_12_0_sva_11_0_reg_n_0_[6] ,\COMP_LOOP_k_12_0_sva_11_0_reg_n_0_[3] ,\COMP_LOOP_k_12_0_sva_11_0_reg_n_0_[2] ,\COMP_LOOP_k_12_0_sva_11_0_reg_n_0_[1] ,\COMP_LOOP_k_12_0_sva_11_0_reg_n_0_[0] }),
        .\reg_VEC_LOOP_j_12_0_ftd_reg[9]_0 (nl_acc_nl_carry__0_i_10_n_0),
        .\reg_VEC_LOOP_j_12_0_ftd_reg[9]_1 (\COMP_LOOP_k_12_0_sva_11_0[11]_i_2_n_0 ),
        .\reg_VEC_LOOP_j_12_0_ftd_reg[9]_2 (\STAGE_LOOP_lshift_psp_sva_reg_n_0_[12] ),
        .\reg_VEC_LOOP_j_12_0_ftd_reg[9]_3 (\COMP_LOOP_k_12_0_sva_11_0[10]_i_1_n_0 ),
        .\reg_VEC_LOOP_j_12_0_ftd_reg[9]_4 (\STAGE_LOOP_lshift_psp_sva_reg_n_0_[11] ),
        .reg_complete_rsci_oswt_cse0(reg_complete_rsci_oswt_cse0),
        .reg_ensig_cgo_1_cse(reg_ensig_cgo_1_cse),
        .reg_ensig_cgo_cse(reg_ensig_cgo_cse),
        .reg_vec_rsc_0_0_i_oswt_cse_reg(reg_vec_rsc_0_0_i_oswt_cse_i_3_n_0),
        .reg_vec_rsc_0_1_i_oswt_cse_reg(mult_cmp_n_0),
        .reg_vec_rsc_0_2_i_oswt_cse_reg(mult_cmp_n_3),
        .reg_vec_rsc_0_2_i_oswt_cse_reg_0(reg_vec_rsc_0_2_i_oswt_cse_i_3_n_0),
        .reg_vec_rsc_0_3_i_oswt_cse_reg(reg_vec_rsc_0_3_i_oswt_cse_i_2_n_0),
        .reg_vec_rsc_0_4_i_oswt_cse_reg(mult_cmp_n_1),
        .reg_vec_rsc_0_5_i_oswt_cse_reg(reg_vec_rsc_0_5_i_oswt_cse_i_2_n_0),
        .reg_vec_rsc_0_5_i_oswt_cse_reg_0(nl_VEC_LOOP_acc_10_tmp_carry_0),
        .reg_vec_rsc_0_6_i_oswt_cse_reg(reg_vec_rsc_0_6_i_oswt_cse_i_2_n_0),
        .reg_vec_rsc_0_6_i_oswt_cse_reg_0(VEC_LOOP_VEC_LOOP_and_12_itm_i_1_n_0),
        .reg_vec_rsc_0_7_i_oswt_cse_reg(reg_vec_rsc_0_7_i_oswt_cse_i_2_n_0),
        .reg_vec_rsc_0_7_i_oswt_cse_reg_0(reg_vec_rsc_0_7_i_oswt_cse_i_3_n_0),
        .rst(rst),
        .rst_0(inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_98),
        .t_mul_cmp_z_oreg_pconst_63_32_reg_i_10_0(inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1_inst_n_10),
        .t_mul_cmp_z_oreg_pconst_63_32_reg_i_10_1(inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1_inst_n_10),
        .t_mul_cmp_z_oreg_pconst_63_32_reg_i_11_0(inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1_inst_n_11),
        .t_mul_cmp_z_oreg_pconst_63_32_reg_i_11_1(inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1_inst_n_11),
        .t_mul_cmp_z_oreg_pconst_63_32_reg_i_12_0(inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1_inst_n_12),
        .t_mul_cmp_z_oreg_pconst_63_32_reg_i_12_1(inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1_inst_n_12),
        .t_mul_cmp_z_oreg_pconst_63_32_reg_i_13_0(inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1_inst_n_13),
        .t_mul_cmp_z_oreg_pconst_63_32_reg_i_13_1(inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1_inst_n_13),
        .t_mul_cmp_z_oreg_pconst_63_32_reg_i_14_0(inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1_inst_n_14),
        .t_mul_cmp_z_oreg_pconst_63_32_reg_i_14_1(inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1_inst_n_14),
        .t_mul_cmp_z_oreg_pconst_63_32_reg_i_15_0(inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1_inst_n_15),
        .t_mul_cmp_z_oreg_pconst_63_32_reg_i_15_1(inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1_inst_n_15),
        .t_mul_cmp_z_oreg_pconst_63_32_reg_i_1_0(inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1_inst_n_1),
        .t_mul_cmp_z_oreg_pconst_63_32_reg_i_1_1(inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1_inst_n_1),
        .t_mul_cmp_z_oreg_pconst_63_32_reg_i_2_0(inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1_inst_n_2),
        .t_mul_cmp_z_oreg_pconst_63_32_reg_i_2_1(inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1_inst_n_2),
        .t_mul_cmp_z_oreg_pconst_63_32_reg_i_3_0(inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1_inst_n_3),
        .t_mul_cmp_z_oreg_pconst_63_32_reg_i_3_1(inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1_inst_n_3),
        .t_mul_cmp_z_oreg_pconst_63_32_reg_i_4_0(inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1_inst_n_4),
        .t_mul_cmp_z_oreg_pconst_63_32_reg_i_4_1(inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1_inst_n_4),
        .t_mul_cmp_z_oreg_pconst_63_32_reg_i_5_0(inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1_inst_n_5),
        .t_mul_cmp_z_oreg_pconst_63_32_reg_i_5_1(inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1_inst_n_5),
        .t_mul_cmp_z_oreg_pconst_63_32_reg_i_6_0(inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1_inst_n_6),
        .t_mul_cmp_z_oreg_pconst_63_32_reg_i_6_1(inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1_inst_n_6),
        .t_mul_cmp_z_oreg_pconst_63_32_reg_i_7_0(inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1_inst_n_7),
        .t_mul_cmp_z_oreg_pconst_63_32_reg_i_7_1(inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1_inst_n_7),
        .t_mul_cmp_z_oreg_pconst_63_32_reg_i_8_0(inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1_inst_n_8),
        .t_mul_cmp_z_oreg_pconst_63_32_reg_i_8_1(inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1_inst_n_8),
        .t_mul_cmp_z_oreg_pconst_63_32_reg_i_9_0(inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1_inst_n_9),
        .t_mul_cmp_z_oreg_pconst_63_32_reg_i_9_1(inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1_inst_n_9),
        .\tmp_1_lpi_4_dfm_reg[0] (inPlaceNTT_DIF_precomp_core_vec_rsc_0_4_i_1_inst_n_33),
        .\tmp_1_lpi_4_dfm_reg[10] (inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_5),
        .\tmp_1_lpi_4_dfm_reg[10]_0 (inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_n_38),
        .\tmp_1_lpi_4_dfm_reg[11] (inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_37),
        .\tmp_1_lpi_4_dfm_reg[11]_0 (inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_n_37),
        .\tmp_1_lpi_4_dfm_reg[12] (inPlaceNTT_DIF_precomp_core_vec_rsc_0_4_i_1_inst_n_31),
        .\tmp_1_lpi_4_dfm_reg[13] (inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_10),
        .\tmp_1_lpi_4_dfm_reg[13]_0 (inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_n_36),
        .\tmp_1_lpi_4_dfm_reg[14] (inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_11),
        .\tmp_1_lpi_4_dfm_reg[14]_0 (inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_n_35),
        .\tmp_1_lpi_4_dfm_reg[15] ({inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_232,inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_233,inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_234}),
        .\tmp_1_lpi_4_dfm_reg[15]_0 (inPlaceNTT_DIF_precomp_core_vec_rsc_0_4_i_1_inst_n_30),
        .\tmp_1_lpi_4_dfm_reg[16] (inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_57),
        .\tmp_1_lpi_4_dfm_reg[17] (inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_7),
        .\tmp_1_lpi_4_dfm_reg[17]_0 (inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_n_34),
        .\tmp_1_lpi_4_dfm_reg[18] (inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_56),
        .\tmp_1_lpi_4_dfm_reg[19] (inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_15),
        .\tmp_1_lpi_4_dfm_reg[19]_0 (inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_n_33),
        .\tmp_1_lpi_4_dfm_reg[1] (inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_4),
        .\tmp_1_lpi_4_dfm_reg[1]_0 (inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_n_44),
        .\tmp_1_lpi_4_dfm_reg[20] ({inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_235,inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_236,inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_237}),
        .\tmp_1_lpi_4_dfm_reg[20]_0 (inPlaceNTT_DIF_precomp_core_vec_rsc_0_4_i_1_inst_n_29),
        .\tmp_1_lpi_4_dfm_reg[21] (inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_16),
        .\tmp_1_lpi_4_dfm_reg[21]_0 (inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_n_32),
        .\tmp_1_lpi_4_dfm_reg[22] (inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_9),
        .\tmp_1_lpi_4_dfm_reg[22]_0 (inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_n_31),
        .\tmp_1_lpi_4_dfm_reg[23] (inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_17),
        .\tmp_1_lpi_4_dfm_reg[23]_0 (inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_n_30),
        .\tmp_1_lpi_4_dfm_reg[24] (inPlaceNTT_DIF_precomp_core_vec_rsc_0_4_i_1_inst_n_28),
        .\tmp_1_lpi_4_dfm_reg[25] (inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_11),
        .\tmp_1_lpi_4_dfm_reg[25]_0 (inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_n_29),
        .\tmp_1_lpi_4_dfm_reg[26] (inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_12),
        .\tmp_1_lpi_4_dfm_reg[26]_0 (inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_n_28),
        .\tmp_1_lpi_4_dfm_reg[27] (inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_18),
        .\tmp_1_lpi_4_dfm_reg[27]_0 (inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_n_27),
        .\tmp_1_lpi_4_dfm_reg[28] ({inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_238,inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_239}),
        .\tmp_1_lpi_4_dfm_reg[28]_0 (inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_55),
        .\tmp_1_lpi_4_dfm_reg[29] (inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_13),
        .\tmp_1_lpi_4_dfm_reg[29]_0 (inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_n_26),
        .\tmp_1_lpi_4_dfm_reg[2] (inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_59),
        .\tmp_1_lpi_4_dfm_reg[30] ({vec_rsc_0_4_i_q_d_bfwt[30:25],vec_rsc_0_4_i_q_d_bfwt[23:21],vec_rsc_0_4_i_q_d_bfwt[19:16],vec_rsc_0_4_i_q_d_bfwt[14:13],vec_rsc_0_4_i_q_d_bfwt[11:5],vec_rsc_0_4_i_q_d_bfwt[3:1]}),
        .\tmp_1_lpi_4_dfm_reg[30]_0 (inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_20),
        .\tmp_1_lpi_4_dfm_reg[30]_1 (inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_n_25),
        .\tmp_1_lpi_4_dfm_reg[31] (inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_176),
        .\tmp_1_lpi_4_dfm_reg[31]_0 ({vec_rsc_0_2_i_q_d_bfwt[31:29],vec_rsc_0_2_i_q_d_bfwt[27:19],vec_rsc_0_2_i_q_d_bfwt[17],vec_rsc_0_2_i_q_d_bfwt[15:9],vec_rsc_0_2_i_q_d_bfwt[7:3],vec_rsc_0_2_i_q_d_bfwt[1:0]}),
        .\tmp_1_lpi_4_dfm_reg[31]_1 (vec_rsc_0_1_i_q_d_bfwt),
        .\tmp_1_lpi_4_dfm_reg[31]_2 (inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_3),
        .\tmp_1_lpi_4_dfm_reg[31]_3 (inPlaceNTT_DIF_precomp_core_vec_rsc_0_4_i_1_inst_n_27),
        .\tmp_1_lpi_4_dfm_reg[3] (inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_6),
        .\tmp_1_lpi_4_dfm_reg[3]_0 (inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_n_43),
        .\tmp_1_lpi_4_dfm_reg[4] ({inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_229,inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_230,inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_231}),
        .\tmp_1_lpi_4_dfm_reg[4]_0 (inPlaceNTT_DIF_precomp_core_vec_rsc_0_4_i_1_inst_n_32),
        .\tmp_1_lpi_4_dfm_reg[5] (inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_3),
        .\tmp_1_lpi_4_dfm_reg[5]_0 (inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_n_42),
        .\tmp_1_lpi_4_dfm_reg[6] (inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_7),
        .\tmp_1_lpi_4_dfm_reg[6]_0 (inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_n_41),
        .\tmp_1_lpi_4_dfm_reg[7] (inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_8),
        .\tmp_1_lpi_4_dfm_reg[7]_0 (inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_n_40),
        .\tmp_1_lpi_4_dfm_reg[8] (inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_58),
        .\tmp_1_lpi_4_dfm_reg[9] (inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_4),
        .\tmp_1_lpi_4_dfm_reg[9]_0 (inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_n_39),
        .vec_rsc_0_0_we(vec_rsc_0_0_we),
        .vec_rsc_0_0_we_0(core_wten_iff),
        .vec_rsc_0_1_i_bcwt(\inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_vec_rsc_0_1_wait_dp_inst/vec_rsc_0_1_i_bcwt ),
        .\vec_rsc_0_1_i_q_d_bfwt_reg[31] ({MUX1HOT_v_32_8_2_return[31:29],MUX1HOT_v_32_8_2_return[27:25],MUX1HOT_v_32_8_2_return[23:21],MUX1HOT_v_32_8_2_return[19],MUX1HOT_v_32_8_2_return[17],MUX1HOT_v_32_8_2_return[14:13],MUX1HOT_v_32_8_2_return[11:9],MUX1HOT_v_32_8_2_return[7:5],MUX1HOT_v_32_8_2_return[3],MUX1HOT_v_32_8_2_return[1]}),
        .vec_rsc_0_1_q(vec_rsc_0_1_q[31]),
        .vec_rsc_0_1_we(vec_rsc_0_1_we),
        .vec_rsc_0_2_i_bcwt(\inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_vec_rsc_0_2_wait_dp_inst/vec_rsc_0_2_i_bcwt ),
        .\vec_rsc_0_2_i_q_d_bfwt_reg[0] (inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_177),
        .\vec_rsc_0_2_i_q_d_bfwt_reg[11] (inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_162),
        .\vec_rsc_0_2_i_q_d_bfwt_reg[12] (inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_181),
        .\vec_rsc_0_2_i_q_d_bfwt_reg[15] (inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_182),
        .\vec_rsc_0_2_i_q_d_bfwt_reg[20] (inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_185),
        .\vec_rsc_0_2_i_q_d_bfwt_reg[24] (inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_186),
        .\vec_rsc_0_2_i_q_d_bfwt_reg[31] (inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_175),
        .\vec_rsc_0_2_i_q_d_bfwt_reg[4] (inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_179),
        .vec_rsc_0_2_q({vec_rsc_0_2_q[31:29],vec_rsc_0_2_q[27:19],vec_rsc_0_2_q[17],vec_rsc_0_2_q[15:9],vec_rsc_0_2_q[7:3],vec_rsc_0_2_q[1:0]}),
        .vec_rsc_0_2_we(vec_rsc_0_2_we),
        .vec_rsc_0_3_we(vec_rsc_0_3_we),
        .vec_rsc_0_4_i_bcwt(\inPlaceNTT_DIF_precomp_core_vec_rsc_0_4_i_1_vec_rsc_0_4_wait_dp_inst/vec_rsc_0_4_i_bcwt ),
        .\vec_rsc_0_4_i_q_d_bfwt_reg[10] (inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_161),
        .\vec_rsc_0_4_i_q_d_bfwt_reg[13] (inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_163),
        .\vec_rsc_0_4_i_q_d_bfwt_reg[14] (inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_164),
        .\vec_rsc_0_4_i_q_d_bfwt_reg[16] (inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_183),
        .\vec_rsc_0_4_i_q_d_bfwt_reg[17] (inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_165),
        .\vec_rsc_0_4_i_q_d_bfwt_reg[18] (inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_184),
        .\vec_rsc_0_4_i_q_d_bfwt_reg[19] (inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_166),
        .\vec_rsc_0_4_i_q_d_bfwt_reg[1] (inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_152),
        .\vec_rsc_0_4_i_q_d_bfwt_reg[21] (inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_167),
        .\vec_rsc_0_4_i_q_d_bfwt_reg[22] (inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_168),
        .\vec_rsc_0_4_i_q_d_bfwt_reg[23] (inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_169),
        .\vec_rsc_0_4_i_q_d_bfwt_reg[25] (inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_170),
        .\vec_rsc_0_4_i_q_d_bfwt_reg[26] (inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_171),
        .\vec_rsc_0_4_i_q_d_bfwt_reg[27] (inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_172),
        .\vec_rsc_0_4_i_q_d_bfwt_reg[28] (inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_187),
        .\vec_rsc_0_4_i_q_d_bfwt_reg[29] (inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_173),
        .\vec_rsc_0_4_i_q_d_bfwt_reg[2] (inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_178),
        .\vec_rsc_0_4_i_q_d_bfwt_reg[30] (inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_174),
        .\vec_rsc_0_4_i_q_d_bfwt_reg[3] (inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_156),
        .\vec_rsc_0_4_i_q_d_bfwt_reg[5] (inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_157),
        .\vec_rsc_0_4_i_q_d_bfwt_reg[6] (inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_158),
        .\vec_rsc_0_4_i_q_d_bfwt_reg[7] (inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_159),
        .\vec_rsc_0_4_i_q_d_bfwt_reg[8] (inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_180),
        .\vec_rsc_0_4_i_q_d_bfwt_reg[9] (inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_160),
        .vec_rsc_0_4_q({vec_rsc_0_4_q[30:25],vec_rsc_0_4_q[23:21],vec_rsc_0_4_q[19:16],vec_rsc_0_4_q[14:13],vec_rsc_0_4_q[11:5],vec_rsc_0_4_q[3:1]}),
        .vec_rsc_0_4_we(vec_rsc_0_4_we),
        .vec_rsc_0_5_we(vec_rsc_0_5_we),
        .vec_rsc_0_6_we(vec_rsc_0_6_we),
        .vec_rsc_0_7_adr(vec_rsc_0_7_adr),
        .\vec_rsc_0_7_adr[6] ({\COMP_LOOP_twiddle_f_mul_cse_sva_reg_n_0_[9] ,\COMP_LOOP_twiddle_f_mul_cse_sva_reg_n_0_[8] ,\COMP_LOOP_twiddle_f_mul_cse_sva_reg_n_0_[7] ,\COMP_LOOP_twiddle_f_mul_cse_sva_reg_n_0_[6] ,\COMP_LOOP_twiddle_f_mul_cse_sva_reg_n_0_[5] ,\COMP_LOOP_twiddle_f_mul_cse_sva_reg_n_0_[4] ,\COMP_LOOP_twiddle_f_mul_cse_sva_reg_n_0_[3] ,\COMP_LOOP_twiddle_f_mul_cse_sva_reg_n_0_[2] ,\COMP_LOOP_twiddle_f_mul_cse_sva_reg_n_0_[1] ,\COMP_LOOP_twiddle_f_mul_cse_sva_reg_n_0_[0] }),
        .\vec_rsc_0_7_adr[6]_0 ({\VEC_LOOP_acc_10_cse_sva_reg_n_0_[9] ,\VEC_LOOP_acc_10_cse_sva_reg_n_0_[8] ,\VEC_LOOP_acc_10_cse_sva_reg_n_0_[7] ,\VEC_LOOP_acc_10_cse_sva_reg_n_0_[6] ,\VEC_LOOP_acc_10_cse_sva_reg_n_0_[5] ,\VEC_LOOP_acc_10_cse_sva_reg_n_0_[4] ,\VEC_LOOP_acc_10_cse_sva_reg_n_0_[3] ,p_0_in7_in,\VEC_LOOP_acc_10_cse_sva_reg_n_0_[1] ,\VEC_LOOP_acc_10_cse_sva_reg_n_0_[0] }),
        .\vec_rsc_0_7_adr[6]_1 (input_2[6:5]),
        .vec_rsc_0_7_we(vec_rsc_0_7_we),
        .vector__3_i_10_0(inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_inst_n_25),
        .vector__3_i_10_1(inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_inst_n_25),
        .vector__3_i_11_0(inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_inst_n_26),
        .vector__3_i_11_1(inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_inst_n_26),
        .vector__3_i_12_0(inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_inst_n_27),
        .vector__3_i_12_1(inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_inst_n_27),
        .vector__3_i_13_0(inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_inst_n_28),
        .vector__3_i_13_1(inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_inst_n_28),
        .vector__3_i_14_0(inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_inst_n_29),
        .vector__3_i_14_1(inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_inst_n_29),
        .vector__3_i_15_0(inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_inst_n_30),
        .vector__3_i_15_1(inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_inst_n_30),
        .vector__3_i_16_0(inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_inst_n_31),
        .vector__3_i_16_1(inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_inst_n_31),
        .vector__3_i_17_0(inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_inst_n_32),
        .vector__3_i_17_1(inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_inst_n_32),
        .vector__3_i_1_0(inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_inst_n_16),
        .vector__3_i_1_1(inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_inst_n_16),
        .vector__3_i_2_0(inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_inst_n_17),
        .vector__3_i_2_1(inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_inst_n_17),
        .vector__3_i_3_0(inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_inst_n_18),
        .vector__3_i_3_1(inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_inst_n_18),
        .vector__3_i_4_0(inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_inst_n_19),
        .vector__3_i_4_1(inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_inst_n_19),
        .vector__3_i_5_0(inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_inst_n_20),
        .vector__3_i_5_1(inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_inst_n_20),
        .vector__3_i_6_0(inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_inst_n_21),
        .vector__3_i_6_1(inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_inst_n_21),
        .vector__3_i_7_0(inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_inst_n_22),
        .vector__3_i_7_1(inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_inst_n_22),
        .vector__3_i_8_0(inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_inst_n_23),
        .vector__3_i_8_1(inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_inst_n_23),
        .vector__3_i_9_0(inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_inst_n_24),
        .vector__3_i_9_1(inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_inst_n_24),
        .vector_i_10_0(inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1_inst_n_21),
        .vector_i_10_1(inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1_inst_n_21),
        .vector_i_11_0(inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1_inst_n_22),
        .vector_i_11_1(inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1_inst_n_22),
        .vector_i_12_0(inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1_inst_n_23),
        .vector_i_12_1(inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1_inst_n_23),
        .vector_i_13_0(inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1_inst_n_24),
        .vector_i_13_1(inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1_inst_n_24),
        .vector_i_14_0(inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1_inst_n_25),
        .vector_i_14_1(inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1_inst_n_25),
        .vector_i_15_0(inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1_inst_n_26),
        .vector_i_15_1(inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1_inst_n_26),
        .vector_i_16_0(inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1_inst_n_27),
        .vector_i_16_1(inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1_inst_n_27),
        .vector_i_17_0(inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1_inst_n_28),
        .vector_i_17_1(inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1_inst_n_28),
        .vector_i_18_0(inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1_inst_n_29),
        .vector_i_18_1(inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1_inst_n_29),
        .vector_i_19_0(inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1_inst_n_30),
        .vector_i_19_1(inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1_inst_n_30),
        .vector_i_20_0(inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1_inst_n_31),
        .vector_i_20_1(inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1_inst_n_31),
        .vector_i_21_0(inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1_inst_n_32),
        .vector_i_21_1(inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1_inst_n_32),
        .vector_i_3_0(nl_modulo_sub_cmp_base_rsc_dat0_out),
        .vector_i_3_1(p_sva[30:0]),
        .vector_i_5_0(inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1_inst_n_16),
        .vector_i_5_1(inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1_inst_n_16),
        .vector_i_6_0(inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1_inst_n_17),
        .vector_i_6_1(inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1_inst_n_17),
        .vector_i_7_0(inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1_inst_n_18),
        .vector_i_7_1(inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1_inst_n_18),
        .vector_i_8_0(inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1_inst_n_19),
        .vector_i_8_1(inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1_inst_n_19),
        .vector_i_9_0(inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1_inst_n_20),
        .vector_i_9_1(inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1_inst_n_20),
        .\z_mul_cmp_z_oreg_reg[0]__0 (reg_complete_rsci_oswt_cse_reg_0),
        .z_mul_cmp_z_oreg_reg_i_10_0(inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_inst_n_10),
        .z_mul_cmp_z_oreg_reg_i_10_1(inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_inst_n_10),
        .z_mul_cmp_z_oreg_reg_i_11_0(inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_inst_n_11),
        .z_mul_cmp_z_oreg_reg_i_11_1(inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_inst_n_11),
        .z_mul_cmp_z_oreg_reg_i_12_0(inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_inst_n_12),
        .z_mul_cmp_z_oreg_reg_i_12_1(inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_inst_n_12),
        .z_mul_cmp_z_oreg_reg_i_13_0(inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_inst_n_13),
        .z_mul_cmp_z_oreg_reg_i_13_1(inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_inst_n_13),
        .z_mul_cmp_z_oreg_reg_i_14_0(inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_inst_n_14),
        .z_mul_cmp_z_oreg_reg_i_14_1(inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_inst_n_14),
        .z_mul_cmp_z_oreg_reg_i_15_0(inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_inst_n_15),
        .z_mul_cmp_z_oreg_reg_i_15_1(inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_inst_n_15),
        .z_mul_cmp_z_oreg_reg_i_1_0(inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_inst_n_1),
        .z_mul_cmp_z_oreg_reg_i_1_1(inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_inst_n_1),
        .z_mul_cmp_z_oreg_reg_i_2_0(inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_inst_n_2),
        .z_mul_cmp_z_oreg_reg_i_2_1(inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_inst_n_2),
        .z_mul_cmp_z_oreg_reg_i_3_0(inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_inst_n_3),
        .z_mul_cmp_z_oreg_reg_i_3_1(inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_inst_n_3),
        .z_mul_cmp_z_oreg_reg_i_4_0(inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_inst_n_4),
        .z_mul_cmp_z_oreg_reg_i_4_1(inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_inst_n_4),
        .z_mul_cmp_z_oreg_reg_i_5_0(inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_inst_n_5),
        .z_mul_cmp_z_oreg_reg_i_5_1(inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_inst_n_5),
        .z_mul_cmp_z_oreg_reg_i_6_0(inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_inst_n_6),
        .z_mul_cmp_z_oreg_reg_i_6_1(inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_inst_n_6),
        .z_mul_cmp_z_oreg_reg_i_7_0(inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_inst_n_7),
        .z_mul_cmp_z_oreg_reg_i_7_1(inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_inst_n_7),
        .z_mul_cmp_z_oreg_reg_i_8_0(inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_inst_n_8),
        .z_mul_cmp_z_oreg_reg_i_8_1(inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_inst_n_8),
        .z_mul_cmp_z_oreg_reg_i_9_0(inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_inst_n_9),
        .z_mul_cmp_z_oreg_reg_i_9_1(inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_inst_n_9));
  Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_run_rsci inPlaceNTT_DIF_precomp_core_run_rsci_inst
       (.clk(clk),
        .rst(rst),
        .run_rsc_vzin(run_rsc_vzin),
        .run_rsci_bcwt(\inPlaceNTT_DIF_precomp_core_run_rsci_run_wait_dp_inst/run_rsci_bcwt ),
        .run_rsci_bcwt_reg(inPlaceNTT_DIF_precomp_core_staller_inst_n_2),
        .run_rsci_vdin_bfwt(run_rsci_vdin_bfwt),
        .run_rsci_vdin_bfwt_reg(run_rsci_vdin_bfwt_reg),
        .run_rsci_vdin_bfwt_reg_0(run_rsci_vdin_bfwt_reg_0));
  Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_staller inPlaceNTT_DIF_precomp_core_staller_inst
       (.E(twiddle_h_rsc_0_2_i_biwt),
        .clk(clk),
        .complete_rsc_vzout(complete_rsc_vzout),
        .core_wten_iff(core_wten_iff),
        .core_wten_reg_reg_0(core_wten),
        .reg_complete_rsci_oswt_cse_reg(inPlaceNTT_DIF_precomp_core_staller_inst_n_2),
        .reg_complete_rsci_oswt_cse_reg_0(inPlaceNTT_DIF_precomp_core_staller_inst_n_3),
        .reg_complete_rsci_oswt_cse_reg_1(inPlaceNTT_DIF_precomp_core_staller_inst_n_4),
        .reg_complete_rsci_oswt_cse_reg_10(inPlaceNTT_DIF_precomp_core_staller_inst_n_13),
        .reg_complete_rsci_oswt_cse_reg_11(inPlaceNTT_DIF_precomp_core_staller_inst_n_14),
        .reg_complete_rsci_oswt_cse_reg_12(inPlaceNTT_DIF_precomp_core_staller_inst_n_15),
        .reg_complete_rsci_oswt_cse_reg_13(inPlaceNTT_DIF_precomp_core_staller_inst_n_16),
        .reg_complete_rsci_oswt_cse_reg_14(inPlaceNTT_DIF_precomp_core_staller_inst_n_17),
        .reg_complete_rsci_oswt_cse_reg_15(inPlaceNTT_DIF_precomp_core_staller_inst_n_18),
        .reg_complete_rsci_oswt_cse_reg_2(inPlaceNTT_DIF_precomp_core_staller_inst_n_5),
        .reg_complete_rsci_oswt_cse_reg_3(inPlaceNTT_DIF_precomp_core_staller_inst_n_6),
        .reg_complete_rsci_oswt_cse_reg_4(inPlaceNTT_DIF_precomp_core_staller_inst_n_7),
        .reg_complete_rsci_oswt_cse_reg_5(inPlaceNTT_DIF_precomp_core_staller_inst_n_8),
        .reg_complete_rsci_oswt_cse_reg_6(inPlaceNTT_DIF_precomp_core_staller_inst_n_9),
        .reg_complete_rsci_oswt_cse_reg_7(inPlaceNTT_DIF_precomp_core_staller_inst_n_10),
        .reg_complete_rsci_oswt_cse_reg_8(inPlaceNTT_DIF_precomp_core_staller_inst_n_11),
        .reg_complete_rsci_oswt_cse_reg_9(inPlaceNTT_DIF_precomp_core_staller_inst_n_12),
        .reg_run_rsci_oswt_cse(reg_run_rsci_oswt_cse),
        .reg_twiddle_rsc_0_0_i_oswt_cse(reg_twiddle_rsc_0_0_i_oswt_cse),
        .reg_twiddle_rsc_0_0_i_oswt_cse_reg(twiddle_h_rsc_0_0_i_biwt),
        .reg_twiddle_rsc_0_1_i_oswt_cse(reg_twiddle_rsc_0_1_i_oswt_cse),
        .reg_twiddle_rsc_0_1_i_oswt_cse_reg(twiddle_h_rsc_0_1_i_biwt),
        .reg_twiddle_rsc_0_2_i_oswt_cse(reg_twiddle_rsc_0_2_i_oswt_cse),
        .reg_twiddle_rsc_0_3_i_oswt_cse(reg_twiddle_rsc_0_3_i_oswt_cse),
        .reg_twiddle_rsc_0_3_i_oswt_cse_reg(twiddle_h_rsc_0_3_i_biwt),
        .reg_vec_rsc_0_0_i_oswt_cse(reg_vec_rsc_0_0_i_oswt_cse),
        .reg_vec_rsc_0_0_i_oswt_cse_reg(vec_rsc_0_0_i_biwt),
        .reg_vec_rsc_0_1_i_oswt_cse(reg_vec_rsc_0_1_i_oswt_cse),
        .reg_vec_rsc_0_1_i_oswt_cse_reg(vec_rsc_0_1_i_biwt),
        .reg_vec_rsc_0_2_i_oswt_cse(reg_vec_rsc_0_2_i_oswt_cse),
        .reg_vec_rsc_0_2_i_oswt_cse_reg(vec_rsc_0_2_i_biwt),
        .reg_vec_rsc_0_3_i_oswt_cse(reg_vec_rsc_0_3_i_oswt_cse),
        .reg_vec_rsc_0_3_i_oswt_cse_reg(vec_rsc_0_3_i_biwt),
        .reg_vec_rsc_0_4_i_oswt_cse(reg_vec_rsc_0_4_i_oswt_cse),
        .reg_vec_rsc_0_4_i_oswt_cse_reg(vec_rsc_0_4_i_biwt),
        .reg_vec_rsc_0_5_i_oswt_cse(reg_vec_rsc_0_5_i_oswt_cse),
        .reg_vec_rsc_0_5_i_oswt_cse_reg(vec_rsc_0_5_i_biwt),
        .reg_vec_rsc_0_6_i_oswt_cse(reg_vec_rsc_0_6_i_oswt_cse),
        .reg_vec_rsc_0_6_i_oswt_cse_reg(vec_rsc_0_6_i_biwt),
        .reg_vec_rsc_0_7_i_oswt_cse(reg_vec_rsc_0_7_i_oswt_cse),
        .reg_vec_rsc_0_7_i_oswt_cse_reg(vec_rsc_0_7_i_biwt),
        .reg_vec_rsc_triosy_0_7_obj_iswt0_cse(reg_vec_rsc_triosy_0_7_obj_iswt0_cse),
        .rst(rst),
        .run_rsc_lzin(run_rsc_lzin),
        .run_rsci_bcwt(\inPlaceNTT_DIF_precomp_core_run_rsci_run_wait_dp_inst/run_rsci_bcwt ),
        .run_rsci_bcwt_reg(reg_complete_rsci_oswt_cse_reg_0),
        .twiddle_h_rsc_0_0_i_bcwt(\inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1_twiddle_h_rsc_0_0_wait_dp_inst/twiddle_h_rsc_0_0_i_bcwt ),
        .twiddle_h_rsc_0_1_i_bcwt(\inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1_twiddle_h_rsc_0_1_wait_dp_inst/twiddle_h_rsc_0_1_i_bcwt ),
        .twiddle_h_rsc_0_2_i_bcwt(\inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1_twiddle_h_rsc_0_2_wait_dp_inst/twiddle_h_rsc_0_2_i_bcwt ),
        .twiddle_h_rsc_0_3_i_bcwt(\inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1_twiddle_h_rsc_0_3_wait_dp_inst/twiddle_h_rsc_0_3_i_bcwt ),
        .twiddle_rsc_0_0_i_bcwt(\inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_twiddle_rsc_0_0_wait_dp_inst/twiddle_rsc_0_0_i_bcwt ),
        .twiddle_rsc_0_1_i_bcwt(\inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_twiddle_rsc_0_1_wait_dp_inst/twiddle_rsc_0_1_i_bcwt ),
        .twiddle_rsc_0_2_i_bcwt(\inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_twiddle_rsc_0_2_wait_dp_inst/twiddle_rsc_0_2_i_bcwt ),
        .twiddle_rsc_0_3_i_bcwt(\inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_twiddle_rsc_0_3_wait_dp_inst/twiddle_rsc_0_3_i_bcwt ),
        .vec_rsc_0_0_i_bcwt(\inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_vec_rsc_0_0_wait_dp_inst/vec_rsc_0_0_i_bcwt ),
        .vec_rsc_0_1_i_bcwt(\inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_vec_rsc_0_1_wait_dp_inst/vec_rsc_0_1_i_bcwt ),
        .vec_rsc_0_2_i_bcwt(\inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_vec_rsc_0_2_wait_dp_inst/vec_rsc_0_2_i_bcwt ),
        .vec_rsc_0_3_i_bcwt(\inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_vec_rsc_0_3_wait_dp_inst/vec_rsc_0_3_i_bcwt ),
        .vec_rsc_0_4_i_bcwt(\inPlaceNTT_DIF_precomp_core_vec_rsc_0_4_i_1_vec_rsc_0_4_wait_dp_inst/vec_rsc_0_4_i_bcwt ),
        .vec_rsc_0_5_i_bcwt(\inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_vec_rsc_0_5_wait_dp_inst/vec_rsc_0_5_i_bcwt ),
        .vec_rsc_0_6_i_bcwt(\inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_vec_rsc_0_6_wait_dp_inst/vec_rsc_0_6_i_bcwt ),
        .vec_rsc_0_7_i_bcwt(\inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_vec_rsc_0_7_wait_dp_inst/vec_rsc_0_7_i_bcwt ),
        .vec_rsc_triosy_0_0_lz(vec_rsc_triosy_0_0_lz));
  Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1 inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1_inst
       (.E(twiddle_h_rsc_0_0_i_biwt),
        .clk(clk),
        .rst(rst),
        .twiddle_h_rsc_0_0_i_bcwt(\inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1_twiddle_h_rsc_0_0_wait_dp_inst/twiddle_h_rsc_0_0_i_bcwt ),
        .twiddle_h_rsc_0_0_i_bcwt_reg(inPlaceNTT_DIF_precomp_core_staller_inst_n_11),
        .\twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[0] (inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1_inst_n_32),
        .\twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[10] (inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1_inst_n_22),
        .\twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[11] (inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1_inst_n_21),
        .\twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[12] (inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1_inst_n_20),
        .\twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[13] (inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1_inst_n_19),
        .\twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[14] (inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1_inst_n_18),
        .\twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[15] (inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1_inst_n_17),
        .\twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[16] (inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1_inst_n_16),
        .\twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[17] (inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1_inst_n_15),
        .\twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[18] (inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1_inst_n_14),
        .\twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[19] (inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1_inst_n_13),
        .\twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[1] (inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1_inst_n_31),
        .\twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[20] (inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1_inst_n_12),
        .\twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[21] (inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1_inst_n_11),
        .\twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[22] (inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1_inst_n_10),
        .\twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[23] (inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1_inst_n_9),
        .\twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[24] (inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1_inst_n_8),
        .\twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[25] (inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1_inst_n_7),
        .\twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[26] (inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1_inst_n_6),
        .\twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[27] (inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1_inst_n_5),
        .\twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[28] (inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1_inst_n_4),
        .\twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[29] (inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1_inst_n_3),
        .\twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[2] (inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1_inst_n_30),
        .\twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[30] (inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1_inst_n_2),
        .\twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[31] (inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1_inst_n_1),
        .\twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[3] (inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1_inst_n_29),
        .\twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[4] (inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1_inst_n_28),
        .\twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[5] (inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1_inst_n_27),
        .\twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[6] (inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1_inst_n_26),
        .\twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[7] (inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1_inst_n_25),
        .\twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[8] (inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1_inst_n_24),
        .\twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[9] (inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1_inst_n_23),
        .twiddle_h_rsc_0_0_qa(twiddle_h_rsc_0_0_qa));
  Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1 inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1_inst
       (.E(twiddle_h_rsc_0_1_i_biwt),
        .clk(clk),
        .rst(rst),
        .twiddle_h_rsc_0_1_i_bcwt(\inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1_twiddle_h_rsc_0_1_wait_dp_inst/twiddle_h_rsc_0_1_i_bcwt ),
        .twiddle_h_rsc_0_1_i_bcwt_reg(inPlaceNTT_DIF_precomp_core_staller_inst_n_13),
        .\twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[0] (inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1_inst_n_32),
        .\twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[10] (inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1_inst_n_22),
        .\twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[11] (inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1_inst_n_21),
        .\twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[12] (inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1_inst_n_20),
        .\twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[13] (inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1_inst_n_19),
        .\twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[14] (inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1_inst_n_18),
        .\twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[15] (inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1_inst_n_17),
        .\twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[16] (inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1_inst_n_16),
        .\twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[17] (inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1_inst_n_15),
        .\twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[18] (inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1_inst_n_14),
        .\twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[19] (inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1_inst_n_13),
        .\twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[1] (inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1_inst_n_31),
        .\twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[20] (inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1_inst_n_12),
        .\twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[21] (inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1_inst_n_11),
        .\twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[22] (inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1_inst_n_10),
        .\twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[23] (inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1_inst_n_9),
        .\twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[24] (inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1_inst_n_8),
        .\twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[25] (inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1_inst_n_7),
        .\twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[26] (inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1_inst_n_6),
        .\twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[27] (inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1_inst_n_5),
        .\twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[28] (inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1_inst_n_4),
        .\twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[29] (inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1_inst_n_3),
        .\twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[2] (inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1_inst_n_30),
        .\twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[30] (inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1_inst_n_2),
        .\twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[31] (inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1_inst_n_1),
        .\twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[3] (inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1_inst_n_29),
        .\twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[4] (inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1_inst_n_28),
        .\twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[5] (inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1_inst_n_27),
        .\twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[6] (inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1_inst_n_26),
        .\twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[7] (inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1_inst_n_25),
        .\twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[8] (inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1_inst_n_24),
        .\twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[9] (inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1_inst_n_23),
        .twiddle_h_rsc_0_1_qa(twiddle_h_rsc_0_1_qa));
  Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1 inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1_inst
       (.E(twiddle_h_rsc_0_2_i_biwt),
        .clk(clk),
        .rst(rst),
        .twiddle_h_rsc_0_2_i_bcwt(\inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1_twiddle_h_rsc_0_2_wait_dp_inst/twiddle_h_rsc_0_2_i_bcwt ),
        .twiddle_h_rsc_0_2_i_bcwt_reg(inPlaceNTT_DIF_precomp_core_staller_inst_n_15),
        .\twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[0] (inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1_inst_n_32),
        .\twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[10] (inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1_inst_n_22),
        .\twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[11] (inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1_inst_n_21),
        .\twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[12] (inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1_inst_n_20),
        .\twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[13] (inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1_inst_n_19),
        .\twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[14] (inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1_inst_n_18),
        .\twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[15] (inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1_inst_n_17),
        .\twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[16] (inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1_inst_n_16),
        .\twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[17] (inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1_inst_n_15),
        .\twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[18] (inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1_inst_n_14),
        .\twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[19] (inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1_inst_n_13),
        .\twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[1] (inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1_inst_n_31),
        .\twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[20] (inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1_inst_n_12),
        .\twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[21] (inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1_inst_n_11),
        .\twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[22] (inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1_inst_n_10),
        .\twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[23] (inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1_inst_n_9),
        .\twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[24] (inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1_inst_n_8),
        .\twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[25] (inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1_inst_n_7),
        .\twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[26] (inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1_inst_n_6),
        .\twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[27] (inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1_inst_n_5),
        .\twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[28] (inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1_inst_n_4),
        .\twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[29] (inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1_inst_n_3),
        .\twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[2] (inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1_inst_n_30),
        .\twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[30] (inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1_inst_n_2),
        .\twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[31] (inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1_inst_n_1),
        .\twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[3] (inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1_inst_n_29),
        .\twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[4] (inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1_inst_n_28),
        .\twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[5] (inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1_inst_n_27),
        .\twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[6] (inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1_inst_n_26),
        .\twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[7] (inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1_inst_n_25),
        .\twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[8] (inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1_inst_n_24),
        .\twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[9] (inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1_inst_n_23),
        .twiddle_h_rsc_0_2_qa(twiddle_h_rsc_0_2_qa));
  Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1 inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1_inst
       (.E(twiddle_h_rsc_0_3_i_biwt),
        .clk(clk),
        .rst(rst),
        .twiddle_h_rsc_0_3_i_bcwt(\inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1_twiddle_h_rsc_0_3_wait_dp_inst/twiddle_h_rsc_0_3_i_bcwt ),
        .twiddle_h_rsc_0_3_i_bcwt_reg(inPlaceNTT_DIF_precomp_core_staller_inst_n_17),
        .\twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[0] (inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1_inst_n_32),
        .\twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[10] (inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1_inst_n_22),
        .\twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[11] (inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1_inst_n_21),
        .\twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[12] (inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1_inst_n_20),
        .\twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[13] (inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1_inst_n_19),
        .\twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[14] (inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1_inst_n_18),
        .\twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[15] (inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1_inst_n_17),
        .\twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[16] (inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1_inst_n_16),
        .\twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[17] (inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1_inst_n_15),
        .\twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[18] (inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1_inst_n_14),
        .\twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[19] (inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1_inst_n_13),
        .\twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[1] (inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1_inst_n_31),
        .\twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[20] (inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1_inst_n_12),
        .\twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[21] (inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1_inst_n_11),
        .\twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[22] (inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1_inst_n_10),
        .\twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[23] (inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1_inst_n_9),
        .\twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[24] (inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1_inst_n_8),
        .\twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[25] (inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1_inst_n_7),
        .\twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[26] (inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1_inst_n_6),
        .\twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[27] (inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1_inst_n_5),
        .\twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[28] (inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1_inst_n_4),
        .\twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[29] (inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1_inst_n_3),
        .\twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[2] (inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1_inst_n_30),
        .\twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[30] (inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1_inst_n_2),
        .\twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[31] (inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1_inst_n_1),
        .\twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[3] (inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1_inst_n_29),
        .\twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[4] (inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1_inst_n_28),
        .\twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[5] (inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1_inst_n_27),
        .\twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[6] (inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1_inst_n_26),
        .\twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[7] (inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1_inst_n_25),
        .\twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[8] (inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1_inst_n_24),
        .\twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[9] (inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1_inst_n_23),
        .twiddle_h_rsc_0_3_qa(twiddle_h_rsc_0_3_qa));
  Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1 inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_inst
       (.E(twiddle_h_rsc_0_0_i_biwt),
        .clk(clk),
        .rst(rst),
        .twiddle_rsc_0_0_i_bcwt(\inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_twiddle_rsc_0_0_wait_dp_inst/twiddle_rsc_0_0_i_bcwt ),
        .twiddle_rsc_0_0_i_bcwt_reg(inPlaceNTT_DIF_precomp_core_staller_inst_n_12),
        .\twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[0] (inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_inst_n_32),
        .\twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[10] (inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_inst_n_22),
        .\twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[11] (inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_inst_n_21),
        .\twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[12] (inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_inst_n_20),
        .\twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[13] (inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_inst_n_19),
        .\twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[14] (inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_inst_n_18),
        .\twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[15] (inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_inst_n_17),
        .\twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[16] (inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_inst_n_16),
        .\twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[17] (inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_inst_n_15),
        .\twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[18] (inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_inst_n_14),
        .\twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[19] (inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_inst_n_13),
        .\twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[1] (inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_inst_n_31),
        .\twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[20] (inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_inst_n_12),
        .\twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[21] (inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_inst_n_11),
        .\twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[22] (inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_inst_n_10),
        .\twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[23] (inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_inst_n_9),
        .\twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[24] (inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_inst_n_8),
        .\twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[25] (inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_inst_n_7),
        .\twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[26] (inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_inst_n_6),
        .\twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[27] (inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_inst_n_5),
        .\twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[28] (inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_inst_n_4),
        .\twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[29] (inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_inst_n_3),
        .\twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[2] (inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_inst_n_30),
        .\twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[30] (inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_inst_n_2),
        .\twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[31] (inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_inst_n_1),
        .\twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[3] (inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_inst_n_29),
        .\twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[4] (inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_inst_n_28),
        .\twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[5] (inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_inst_n_27),
        .\twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[6] (inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_inst_n_26),
        .\twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[7] (inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_inst_n_25),
        .\twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[8] (inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_inst_n_24),
        .\twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[9] (inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_inst_n_23),
        .twiddle_rsc_0_0_qa(twiddle_rsc_0_0_qa));
  Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1 inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_inst
       (.E(twiddle_h_rsc_0_1_i_biwt),
        .clk(clk),
        .rst(rst),
        .twiddle_rsc_0_1_i_bcwt(\inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_twiddle_rsc_0_1_wait_dp_inst/twiddle_rsc_0_1_i_bcwt ),
        .twiddle_rsc_0_1_i_bcwt_reg(inPlaceNTT_DIF_precomp_core_staller_inst_n_14),
        .\twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[0] (inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_inst_n_32),
        .\twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[10] (inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_inst_n_22),
        .\twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[11] (inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_inst_n_21),
        .\twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[12] (inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_inst_n_20),
        .\twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[13] (inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_inst_n_19),
        .\twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[14] (inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_inst_n_18),
        .\twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[15] (inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_inst_n_17),
        .\twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[16] (inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_inst_n_16),
        .\twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[17] (inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_inst_n_15),
        .\twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[18] (inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_inst_n_14),
        .\twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[19] (inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_inst_n_13),
        .\twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[1] (inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_inst_n_31),
        .\twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[20] (inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_inst_n_12),
        .\twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[21] (inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_inst_n_11),
        .\twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[22] (inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_inst_n_10),
        .\twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[23] (inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_inst_n_9),
        .\twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[24] (inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_inst_n_8),
        .\twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[25] (inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_inst_n_7),
        .\twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[26] (inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_inst_n_6),
        .\twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[27] (inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_inst_n_5),
        .\twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[28] (inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_inst_n_4),
        .\twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[29] (inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_inst_n_3),
        .\twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[2] (inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_inst_n_30),
        .\twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[30] (inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_inst_n_2),
        .\twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[31] (inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_inst_n_1),
        .\twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[3] (inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_inst_n_29),
        .\twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[4] (inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_inst_n_28),
        .\twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[5] (inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_inst_n_27),
        .\twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[6] (inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_inst_n_26),
        .\twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[7] (inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_inst_n_25),
        .\twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[8] (inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_inst_n_24),
        .\twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[9] (inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_inst_n_23),
        .twiddle_rsc_0_1_qa(twiddle_rsc_0_1_qa));
  Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1 inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_inst
       (.E(twiddle_h_rsc_0_2_i_biwt),
        .clk(clk),
        .rst(rst),
        .twiddle_rsc_0_2_i_bcwt(\inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_twiddle_rsc_0_2_wait_dp_inst/twiddle_rsc_0_2_i_bcwt ),
        .twiddle_rsc_0_2_i_bcwt_reg(inPlaceNTT_DIF_precomp_core_staller_inst_n_16),
        .\twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[0] (inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_inst_n_32),
        .\twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[10] (inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_inst_n_22),
        .\twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[11] (inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_inst_n_21),
        .\twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[12] (inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_inst_n_20),
        .\twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[13] (inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_inst_n_19),
        .\twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[14] (inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_inst_n_18),
        .\twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[15] (inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_inst_n_17),
        .\twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[16] (inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_inst_n_16),
        .\twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[17] (inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_inst_n_15),
        .\twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[18] (inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_inst_n_14),
        .\twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[19] (inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_inst_n_13),
        .\twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[1] (inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_inst_n_31),
        .\twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[20] (inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_inst_n_12),
        .\twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[21] (inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_inst_n_11),
        .\twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[22] (inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_inst_n_10),
        .\twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[23] (inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_inst_n_9),
        .\twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[24] (inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_inst_n_8),
        .\twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[25] (inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_inst_n_7),
        .\twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[26] (inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_inst_n_6),
        .\twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[27] (inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_inst_n_5),
        .\twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[28] (inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_inst_n_4),
        .\twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[29] (inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_inst_n_3),
        .\twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[2] (inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_inst_n_30),
        .\twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[30] (inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_inst_n_2),
        .\twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[31] (inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_inst_n_1),
        .\twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[3] (inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_inst_n_29),
        .\twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[4] (inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_inst_n_28),
        .\twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[5] (inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_inst_n_27),
        .\twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[6] (inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_inst_n_26),
        .\twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[7] (inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_inst_n_25),
        .\twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[8] (inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_inst_n_24),
        .\twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[9] (inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_inst_n_23),
        .twiddle_rsc_0_2_qa(twiddle_rsc_0_2_qa));
  Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1 inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_inst
       (.E(twiddle_h_rsc_0_3_i_biwt),
        .clk(clk),
        .rst(rst),
        .twiddle_rsc_0_3_i_bcwt(\inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_twiddle_rsc_0_3_wait_dp_inst/twiddle_rsc_0_3_i_bcwt ),
        .twiddle_rsc_0_3_i_bcwt_reg(inPlaceNTT_DIF_precomp_core_staller_inst_n_18),
        .\twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[0] (inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_inst_n_32),
        .\twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[10] (inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_inst_n_22),
        .\twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[11] (inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_inst_n_21),
        .\twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[12] (inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_inst_n_20),
        .\twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[13] (inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_inst_n_19),
        .\twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[14] (inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_inst_n_18),
        .\twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[15] (inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_inst_n_17),
        .\twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[16] (inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_inst_n_16),
        .\twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[17] (inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_inst_n_15),
        .\twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[18] (inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_inst_n_14),
        .\twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[19] (inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_inst_n_13),
        .\twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[1] (inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_inst_n_31),
        .\twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[20] (inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_inst_n_12),
        .\twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[21] (inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_inst_n_11),
        .\twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[22] (inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_inst_n_10),
        .\twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[23] (inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_inst_n_9),
        .\twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[24] (inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_inst_n_8),
        .\twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[25] (inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_inst_n_7),
        .\twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[26] (inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_inst_n_6),
        .\twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[27] (inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_inst_n_5),
        .\twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[28] (inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_inst_n_4),
        .\twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[29] (inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_inst_n_3),
        .\twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[2] (inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_inst_n_30),
        .\twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[30] (inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_inst_n_2),
        .\twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[31] (inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_inst_n_1),
        .\twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[3] (inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_inst_n_29),
        .\twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[4] (inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_inst_n_28),
        .\twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[5] (inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_inst_n_27),
        .\twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[6] (inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_inst_n_26),
        .\twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[7] (inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_inst_n_25),
        .\twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[8] (inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_inst_n_24),
        .\twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[9] (inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_inst_n_23),
        .twiddle_rsc_0_3_qa(twiddle_rsc_0_3_qa));
  Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1 inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_inst
       (.E(vec_rsc_0_0_i_biwt),
        .VEC_LOOP_VEC_LOOP_nor_1_itm(VEC_LOOP_VEC_LOOP_nor_1_itm),
        .VEC_LOOP_VEC_LOOP_nor_1_itm_reg(inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_inst_n_1),
        .VEC_LOOP_VEC_LOOP_nor_1_itm_reg_0(inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_inst_n_2),
        .VEC_LOOP_VEC_LOOP_nor_1_itm_reg_1(inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_inst_n_3),
        .VEC_LOOP_VEC_LOOP_nor_1_itm_reg_10(inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_inst_n_12),
        .VEC_LOOP_VEC_LOOP_nor_1_itm_reg_11(inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_inst_n_13),
        .VEC_LOOP_VEC_LOOP_nor_1_itm_reg_12(inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_inst_n_14),
        .VEC_LOOP_VEC_LOOP_nor_1_itm_reg_13(inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_inst_n_15),
        .VEC_LOOP_VEC_LOOP_nor_1_itm_reg_14(inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_inst_n_16),
        .VEC_LOOP_VEC_LOOP_nor_1_itm_reg_15(inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_inst_n_17),
        .VEC_LOOP_VEC_LOOP_nor_1_itm_reg_16(inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_inst_n_18),
        .VEC_LOOP_VEC_LOOP_nor_1_itm_reg_17(inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_inst_n_19),
        .VEC_LOOP_VEC_LOOP_nor_1_itm_reg_18(inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_inst_n_20),
        .VEC_LOOP_VEC_LOOP_nor_1_itm_reg_19(inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_inst_n_21),
        .VEC_LOOP_VEC_LOOP_nor_1_itm_reg_2(inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_inst_n_4),
        .VEC_LOOP_VEC_LOOP_nor_1_itm_reg_20(inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_inst_n_22),
        .VEC_LOOP_VEC_LOOP_nor_1_itm_reg_21(inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_inst_n_23),
        .VEC_LOOP_VEC_LOOP_nor_1_itm_reg_22(inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_inst_n_24),
        .VEC_LOOP_VEC_LOOP_nor_1_itm_reg_23(inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_inst_n_25),
        .VEC_LOOP_VEC_LOOP_nor_1_itm_reg_24(inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_inst_n_26),
        .VEC_LOOP_VEC_LOOP_nor_1_itm_reg_25(inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_inst_n_27),
        .VEC_LOOP_VEC_LOOP_nor_1_itm_reg_26(inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_inst_n_28),
        .VEC_LOOP_VEC_LOOP_nor_1_itm_reg_27(inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_inst_n_29),
        .VEC_LOOP_VEC_LOOP_nor_1_itm_reg_28(inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_inst_n_30),
        .VEC_LOOP_VEC_LOOP_nor_1_itm_reg_29(inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_inst_n_31),
        .VEC_LOOP_VEC_LOOP_nor_1_itm_reg_3(inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_inst_n_5),
        .VEC_LOOP_VEC_LOOP_nor_1_itm_reg_30(inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_inst_n_32),
        .VEC_LOOP_VEC_LOOP_nor_1_itm_reg_4(inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_inst_n_6),
        .VEC_LOOP_VEC_LOOP_nor_1_itm_reg_5(inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_inst_n_7),
        .VEC_LOOP_VEC_LOOP_nor_1_itm_reg_6(inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_inst_n_8),
        .VEC_LOOP_VEC_LOOP_nor_1_itm_reg_7(inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_inst_n_9),
        .VEC_LOOP_VEC_LOOP_nor_1_itm_reg_8(inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_inst_n_10),
        .VEC_LOOP_VEC_LOOP_nor_1_itm_reg_9(inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_inst_n_11),
        .VEC_LOOP_VEC_LOOP_nor_itm(VEC_LOOP_VEC_LOOP_nor_itm),
        .clk(clk),
        .nl_modulo_add_cmp_base_rsc_dat_carry__2_i_9(sel),
        .rst(rst),
        .vec_rsc_0_0_i_bcwt(\inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_vec_rsc_0_0_wait_dp_inst/vec_rsc_0_0_i_bcwt ),
        .vec_rsc_0_0_i_bcwt_reg(inPlaceNTT_DIF_precomp_core_staller_inst_n_3),
        .vec_rsc_0_0_q(vec_rsc_0_0_q));
  Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1 inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst
       (.D({MUX1HOT_v_32_8_2_return[28],MUX1HOT_v_32_8_2_return[24],MUX1HOT_v_32_8_2_return[20],MUX1HOT_v_32_8_2_return[18],MUX1HOT_v_32_8_2_return[16:15],MUX1HOT_v_32_8_2_return[12],MUX1HOT_v_32_8_2_return[8],MUX1HOT_v_32_8_2_return[4],MUX1HOT_v_32_8_2_return[2],MUX1HOT_v_32_8_2_return[0]}),
        .E(vec_rsc_0_1_i_biwt),
        .Q(vec_rsc_0_1_i_q_d_bfwt),
        .clk(clk),
        .rst(rst),
        .\tmp_1_lpi_4_dfm_reg[0] (inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_1),
        .\tmp_1_lpi_4_dfm_reg[0]_0 (inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_177),
        .\tmp_1_lpi_4_dfm_reg[12] (inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_6),
        .\tmp_1_lpi_4_dfm_reg[12]_0 (inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_181),
        .\tmp_1_lpi_4_dfm_reg[15] (inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_12),
        .\tmp_1_lpi_4_dfm_reg[15]_0 (inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_182),
        .\tmp_1_lpi_4_dfm_reg[16] (inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_13),
        .\tmp_1_lpi_4_dfm_reg[16]_0 (inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_183),
        .\tmp_1_lpi_4_dfm_reg[18] (inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_14),
        .\tmp_1_lpi_4_dfm_reg[18]_0 (inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_184),
        .\tmp_1_lpi_4_dfm_reg[20] (inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_8),
        .\tmp_1_lpi_4_dfm_reg[20]_0 (inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_185),
        .\tmp_1_lpi_4_dfm_reg[24] (inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_10),
        .\tmp_1_lpi_4_dfm_reg[24]_0 (inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_186),
        .\tmp_1_lpi_4_dfm_reg[28] (inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_155),
        .\tmp_1_lpi_4_dfm_reg[28]_0 (inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_19),
        .\tmp_1_lpi_4_dfm_reg[28]_1 (inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_187),
        .\tmp_1_lpi_4_dfm_reg[2] (inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_5),
        .\tmp_1_lpi_4_dfm_reg[2]_0 (inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_178),
        .\tmp_1_lpi_4_dfm_reg[4] (inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_2),
        .\tmp_1_lpi_4_dfm_reg[4]_0 (inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_179),
        .\tmp_1_lpi_4_dfm_reg[8] (inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_9),
        .\tmp_1_lpi_4_dfm_reg[8]_0 (inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_180),
        .vec_rsc_0_1_i_bcwt(\inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_vec_rsc_0_1_wait_dp_inst/vec_rsc_0_1_i_bcwt ),
        .vec_rsc_0_1_i_bcwt_reg(inPlaceNTT_DIF_precomp_core_staller_inst_n_4),
        .\vec_rsc_0_1_i_q_d_bfwt_reg[10] (inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_n_38),
        .\vec_rsc_0_1_i_q_d_bfwt_reg[11] (inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_n_37),
        .\vec_rsc_0_1_i_q_d_bfwt_reg[13] (inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_n_36),
        .\vec_rsc_0_1_i_q_d_bfwt_reg[14] (inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_n_35),
        .\vec_rsc_0_1_i_q_d_bfwt_reg[17] (inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_n_34),
        .\vec_rsc_0_1_i_q_d_bfwt_reg[19] (inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_n_33),
        .\vec_rsc_0_1_i_q_d_bfwt_reg[1] (inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_n_44),
        .\vec_rsc_0_1_i_q_d_bfwt_reg[21] (inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_n_32),
        .\vec_rsc_0_1_i_q_d_bfwt_reg[22] (inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_n_31),
        .\vec_rsc_0_1_i_q_d_bfwt_reg[23] (inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_n_30),
        .\vec_rsc_0_1_i_q_d_bfwt_reg[25] (inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_n_29),
        .\vec_rsc_0_1_i_q_d_bfwt_reg[26] (inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_n_28),
        .\vec_rsc_0_1_i_q_d_bfwt_reg[27] (inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_n_27),
        .\vec_rsc_0_1_i_q_d_bfwt_reg[29] (inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_n_26),
        .\vec_rsc_0_1_i_q_d_bfwt_reg[30] (inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_n_25),
        .\vec_rsc_0_1_i_q_d_bfwt_reg[3] (inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_n_43),
        .\vec_rsc_0_1_i_q_d_bfwt_reg[5] (inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_n_42),
        .\vec_rsc_0_1_i_q_d_bfwt_reg[6] (inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_n_41),
        .\vec_rsc_0_1_i_q_d_bfwt_reg[7] (inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_n_40),
        .\vec_rsc_0_1_i_q_d_bfwt_reg[9] (inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_n_39),
        .vec_rsc_0_1_q(vec_rsc_0_1_q),
        .vec_rsc_0_1_q_0_sp_1(inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_n_13),
        .vec_rsc_0_1_q_12_sp_1(inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_n_17),
        .vec_rsc_0_1_q_15_sp_1(inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_n_18),
        .vec_rsc_0_1_q_16_sp_1(inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_n_19),
        .vec_rsc_0_1_q_18_sp_1(inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_n_20),
        .vec_rsc_0_1_q_20_sp_1(inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_n_21),
        .vec_rsc_0_1_q_24_sp_1(inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_n_22),
        .vec_rsc_0_1_q_28_sp_1(inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_n_23),
        .vec_rsc_0_1_q_2_sp_1(inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_n_14),
        .vec_rsc_0_1_q_31_sp_1(inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_n_24),
        .vec_rsc_0_1_q_4_sp_1(inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_n_15),
        .vec_rsc_0_1_q_8_sp_1(inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_n_16));
  Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1 inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst
       (.CO(modulo_add_cmp_n_0),
        .D({inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_1,inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_2,inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_3,inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_4,inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_5,inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_6,inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_7,inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_8}),
        .E(vec_rsc_0_2_i_biwt),
        .O(nl_modulo_add_cmp_base_rsc_dat[31:24]),
        .Q(p_sva[31:24]),
        .S({inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_60,inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_61,inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_62,inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_63,inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_64}),
        .clk(clk),
        .nl_modulo_add_cmp_base_rsc_dat_carry(inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_152),
        .nl_modulo_add_cmp_base_rsc_dat_carry_0(inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_16),
        .nl_modulo_add_cmp_base_rsc_dat_carry_1(inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_23),
        .nl_modulo_add_cmp_base_rsc_dat_carry_10(inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_6),
        .nl_modulo_add_cmp_base_rsc_dat_carry_11(inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_158),
        .nl_modulo_add_cmp_base_rsc_dat_carry_12(inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_21),
        .nl_modulo_add_cmp_base_rsc_dat_carry_13(inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_28),
        .nl_modulo_add_cmp_base_rsc_dat_carry_14(inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_9),
        .nl_modulo_add_cmp_base_rsc_dat_carry_15(inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_159),
        .nl_modulo_add_cmp_base_rsc_dat_carry_16(inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_22),
        .nl_modulo_add_cmp_base_rsc_dat_carry_17(inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_29),
        .nl_modulo_add_cmp_base_rsc_dat_carry_18(inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_10),
        .nl_modulo_add_cmp_base_rsc_dat_carry_2(inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_6),
        .nl_modulo_add_cmp_base_rsc_dat_carry_3(inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_156),
        .nl_modulo_add_cmp_base_rsc_dat_carry_4(inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_18),
        .nl_modulo_add_cmp_base_rsc_dat_carry_5(inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_25),
        .nl_modulo_add_cmp_base_rsc_dat_carry_6(inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_8),
        .nl_modulo_add_cmp_base_rsc_dat_carry_7(inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_157),
        .nl_modulo_add_cmp_base_rsc_dat_carry_8(inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_27),
        .nl_modulo_add_cmp_base_rsc_dat_carry_9(inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_20),
        .nl_modulo_add_cmp_base_rsc_dat_carry__0(inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_160),
        .nl_modulo_add_cmp_base_rsc_dat_carry__0_0(inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_31),
        .nl_modulo_add_cmp_base_rsc_dat_carry__0_1(inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_24),
        .nl_modulo_add_cmp_base_rsc_dat_carry__0_10(inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_15),
        .nl_modulo_add_cmp_base_rsc_dat_carry__0_11(inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_164),
        .nl_modulo_add_cmp_base_rsc_dat_carry__0_12(inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_29),
        .nl_modulo_add_cmp_base_rsc_dat_carry__0_13(inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_35),
        .nl_modulo_add_cmp_base_rsc_dat_carry__0_14(inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_16),
        .nl_modulo_add_cmp_base_rsc_dat_carry__0_2(inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_11),
        .nl_modulo_add_cmp_base_rsc_dat_carry__0_3(inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_161),
        .nl_modulo_add_cmp_base_rsc_dat_carry__0_4(inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_32),
        .nl_modulo_add_cmp_base_rsc_dat_carry__0_5(inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_25),
        .nl_modulo_add_cmp_base_rsc_dat_carry__0_6(inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_12),
        .nl_modulo_add_cmp_base_rsc_dat_carry__0_7(inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_163),
        .nl_modulo_add_cmp_base_rsc_dat_carry__0_8(inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_28),
        .nl_modulo_add_cmp_base_rsc_dat_carry__0_9(inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_34),
        .nl_modulo_add_cmp_base_rsc_dat_carry__1(inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_165),
        .nl_modulo_add_cmp_base_rsc_dat_carry__1_0(inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_38),
        .nl_modulo_add_cmp_base_rsc_dat_carry__1_1(inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_32),
        .nl_modulo_add_cmp_base_rsc_dat_carry__1_10(inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_23),
        .nl_modulo_add_cmp_base_rsc_dat_carry__1_11(inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_168),
        .nl_modulo_add_cmp_base_rsc_dat_carry__1_12(inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_43),
        .nl_modulo_add_cmp_base_rsc_dat_carry__1_13(inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_37),
        .nl_modulo_add_cmp_base_rsc_dat_carry__1_14(inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_22),
        .nl_modulo_add_cmp_base_rsc_dat_carry__1_15(inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_169),
        .nl_modulo_add_cmp_base_rsc_dat_carry__1_16(inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_38),
        .nl_modulo_add_cmp_base_rsc_dat_carry__1_17(inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_44),
        .nl_modulo_add_cmp_base_rsc_dat_carry__1_18(inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_24),
        .nl_modulo_add_cmp_base_rsc_dat_carry__1_2(inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_19),
        .nl_modulo_add_cmp_base_rsc_dat_carry__1_3(inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_166),
        .nl_modulo_add_cmp_base_rsc_dat_carry__1_4(inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_34),
        .nl_modulo_add_cmp_base_rsc_dat_carry__1_5(inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_40),
        .nl_modulo_add_cmp_base_rsc_dat_carry__1_6(inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_20),
        .nl_modulo_add_cmp_base_rsc_dat_carry__1_7(inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_167),
        .nl_modulo_add_cmp_base_rsc_dat_carry__1_8(inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_36),
        .nl_modulo_add_cmp_base_rsc_dat_carry__1_9(inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_42),
        .nl_modulo_add_cmp_base_rsc_dat_carry__2({tmp_1_lpi_4_dfm[30:29],tmp_1_lpi_4_dfm[27:25],tmp_1_lpi_4_dfm[23:21],tmp_1_lpi_4_dfm[19],tmp_1_lpi_4_dfm[17],tmp_1_lpi_4_dfm[14:13],tmp_1_lpi_4_dfm[10:9],tmp_1_lpi_4_dfm[7:5],tmp_1_lpi_4_dfm[3],tmp_1_lpi_4_dfm[1]}),
        .nl_modulo_add_cmp_base_rsc_dat_carry__2_0(inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_170),
        .nl_modulo_add_cmp_base_rsc_dat_carry__2_1(inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_46),
        .nl_modulo_add_cmp_base_rsc_dat_carry__2_10(inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_48),
        .nl_modulo_add_cmp_base_rsc_dat_carry__2_11(inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_28),
        .nl_modulo_add_cmp_base_rsc_dat_carry__2_12(inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_173),
        .nl_modulo_add_cmp_base_rsc_dat_carry__2_13(inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_50),
        .nl_modulo_add_cmp_base_rsc_dat_carry__2_14(inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_44),
        .nl_modulo_add_cmp_base_rsc_dat_carry__2_15(inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_30),
        .nl_modulo_add_cmp_base_rsc_dat_carry__2_16(inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_174),
        .nl_modulo_add_cmp_base_rsc_dat_carry__2_17(inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_45),
        .nl_modulo_add_cmp_base_rsc_dat_carry__2_18(inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_51),
        .nl_modulo_add_cmp_base_rsc_dat_carry__2_19(inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_30),
        .nl_modulo_add_cmp_base_rsc_dat_carry__2_2(inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_40),
        .nl_modulo_add_cmp_base_rsc_dat_carry__2_3(inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_28),
        .nl_modulo_add_cmp_base_rsc_dat_carry__2_4(inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_171),
        .nl_modulo_add_cmp_base_rsc_dat_carry__2_5(inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_47),
        .nl_modulo_add_cmp_base_rsc_dat_carry__2_6(inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_41),
        .nl_modulo_add_cmp_base_rsc_dat_carry__2_7(inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_29),
        .nl_modulo_add_cmp_base_rsc_dat_carry__2_8(inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_172),
        .nl_modulo_add_cmp_base_rsc_dat_carry__2_9(inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_42),
        .nl_modulo_sub_cmp_base_rsc_dat_carry_i_7(inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_153),
        .\return_rsci_d_reg[31] (modulo_add_cmp_n_1),
        .rst(rst),
        .\tmp_1_lpi_4_dfm_reg[14] ({inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_65,inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_66,inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_67,inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_68}),
        .\tmp_1_lpi_4_dfm_reg[23] ({inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_69,inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_70,inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_71,inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_72,inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_73}),
        .\tmp_1_lpi_4_dfm_reg[30] ({inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_74,inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_75,inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_76,inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_77,inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_78}),
        .vec_rsc_0_2_i_bcwt(\inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_vec_rsc_0_2_wait_dp_inst/vec_rsc_0_2_i_bcwt ),
        .vec_rsc_0_2_i_bcwt_reg(inPlaceNTT_DIF_precomp_core_staller_inst_n_5),
        .\vec_rsc_0_2_i_q_d_bfwt_reg[16] (inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_57),
        .\vec_rsc_0_2_i_q_d_bfwt_reg[18] (inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_56),
        .\vec_rsc_0_2_i_q_d_bfwt_reg[28] (inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_55),
        .\vec_rsc_0_2_i_q_d_bfwt_reg[2] (inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_59),
        .\vec_rsc_0_2_i_q_d_bfwt_reg[31] ({vec_rsc_0_2_i_q_d_bfwt[31:29],vec_rsc_0_2_i_q_d_bfwt[27:19],vec_rsc_0_2_i_q_d_bfwt[17],vec_rsc_0_2_i_q_d_bfwt[15:9],vec_rsc_0_2_i_q_d_bfwt[7:3],vec_rsc_0_2_i_q_d_bfwt[1:0]}),
        .\vec_rsc_0_2_i_q_d_bfwt_reg[8] (inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_58),
        .vec_rsc_0_2_q(vec_rsc_0_2_q),
        .vec_rsc_0_2_q_10_sp_1(inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_42),
        .vec_rsc_0_2_q_13_sp_1(inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_43),
        .vec_rsc_0_2_q_14_sp_1(inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_44),
        .vec_rsc_0_2_q_17_sp_1(inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_45),
        .vec_rsc_0_2_q_19_sp_1(inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_46),
        .vec_rsc_0_2_q_1_sp_1(inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_9),
        .vec_rsc_0_2_q_21_sp_1(inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_47),
        .vec_rsc_0_2_q_22_sp_1(inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_48),
        .vec_rsc_0_2_q_23_sp_1(inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_49),
        .vec_rsc_0_2_q_25_sp_1(inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_50),
        .vec_rsc_0_2_q_26_sp_1(inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_51),
        .vec_rsc_0_2_q_27_sp_1(inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_52),
        .vec_rsc_0_2_q_29_sp_1(inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_53),
        .vec_rsc_0_2_q_30_sp_1(inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_54),
        .vec_rsc_0_2_q_3_sp_1(inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_37),
        .vec_rsc_0_2_q_5_sp_1(inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_38),
        .vec_rsc_0_2_q_6_sp_1(inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_39),
        .vec_rsc_0_2_q_7_sp_1(inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_40),
        .vec_rsc_0_2_q_9_sp_1(inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_41));
  Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1 inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst
       (.E(vec_rsc_0_3_i_biwt),
        .Q({tmp_1_lpi_4_dfm[31],tmp_1_lpi_4_dfm[29],tmp_1_lpi_4_dfm[26:24],tmp_1_lpi_4_dfm[22],tmp_1_lpi_4_dfm[20:19],tmp_1_lpi_4_dfm[17],tmp_1_lpi_4_dfm[15],tmp_1_lpi_4_dfm[12],tmp_1_lpi_4_dfm[10:9],tmp_1_lpi_4_dfm[5:4],tmp_1_lpi_4_dfm[0]}),
        .S({inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_1,inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_2,inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_3}),
        .VEC_LOOP_VEC_LOOP_and_2_itm(VEC_LOOP_VEC_LOOP_and_2_itm),
        .VEC_LOOP_VEC_LOOP_and_9_itm(VEC_LOOP_VEC_LOOP_and_9_itm),
        .VEC_LOOP_VEC_LOOP_and_9_itm_reg(inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_33),
        .VEC_LOOP_VEC_LOOP_and_9_itm_reg_0(inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_34),
        .VEC_LOOP_VEC_LOOP_and_9_itm_reg_1(inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_35),
        .VEC_LOOP_VEC_LOOP_and_9_itm_reg_10(inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_44),
        .VEC_LOOP_VEC_LOOP_and_9_itm_reg_11(inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_45),
        .VEC_LOOP_VEC_LOOP_and_9_itm_reg_12(inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_46),
        .VEC_LOOP_VEC_LOOP_and_9_itm_reg_13(inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_47),
        .VEC_LOOP_VEC_LOOP_and_9_itm_reg_14(inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_48),
        .VEC_LOOP_VEC_LOOP_and_9_itm_reg_2(inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_36),
        .VEC_LOOP_VEC_LOOP_and_9_itm_reg_3(inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_37),
        .VEC_LOOP_VEC_LOOP_and_9_itm_reg_4(inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_38),
        .VEC_LOOP_VEC_LOOP_and_9_itm_reg_5(inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_39),
        .VEC_LOOP_VEC_LOOP_and_9_itm_reg_6(inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_40),
        .VEC_LOOP_VEC_LOOP_and_9_itm_reg_7(inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_41),
        .VEC_LOOP_VEC_LOOP_and_9_itm_reg_8(inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_42),
        .VEC_LOOP_VEC_LOOP_and_9_itm_reg_9(inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_43),
        .clk(clk),
        .nl_modulo_add_cmp_base_rsc_dat_carry__0_i_1(inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_40),
        .nl_modulo_add_cmp_base_rsc_dat_carry__0_i_1_0(inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_inst_n_17),
        .nl_modulo_add_cmp_base_rsc_dat_carry__0_i_4(inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_39),
        .nl_modulo_add_cmp_base_rsc_dat_carry__0_i_4_0(inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_inst_n_14),
        .nl_modulo_add_cmp_base_rsc_dat_carry__0_i_6(inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_36),
        .nl_modulo_add_cmp_base_rsc_dat_carry__0_i_6_0(inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_inst_n_12),
        .nl_modulo_add_cmp_base_rsc_dat_carry__0_i_7(inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_35),
        .nl_modulo_add_cmp_base_rsc_dat_carry__0_i_7_0(inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_inst_n_11),
        .nl_modulo_add_cmp_base_rsc_dat_carry__1_i_2(inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_44),
        .nl_modulo_add_cmp_base_rsc_dat_carry__1_i_2_0(inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_inst_n_24),
        .nl_modulo_add_cmp_base_rsc_dat_carry__1_i_4(inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_43),
        .nl_modulo_add_cmp_base_rsc_dat_carry__1_i_4_0(inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_inst_n_22),
        .nl_modulo_add_cmp_base_rsc_dat_carry__1_i_5(inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_42),
        .nl_modulo_add_cmp_base_rsc_dat_carry__1_i_5_0(inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_inst_n_21),
        .nl_modulo_add_cmp_base_rsc_dat_carry__1_i_7(inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_41),
        .nl_modulo_add_cmp_base_rsc_dat_carry__1_i_7_0(inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_inst_n_19),
        .nl_modulo_add_cmp_base_rsc_dat_carry__2(inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_21),
        .nl_modulo_add_cmp_base_rsc_dat_carry__2_0(inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_14),
        .nl_modulo_add_cmp_base_rsc_dat_carry__2_1(inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_n_24),
        .nl_modulo_add_cmp_base_rsc_dat_carry__2_2(inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_175),
        .nl_modulo_add_cmp_base_rsc_dat_carry__2_i_3(inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_48),
        .nl_modulo_add_cmp_base_rsc_dat_carry__2_i_3_0(inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_inst_n_31),
        .nl_modulo_add_cmp_base_rsc_dat_carry__2_i_6(inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_47),
        .nl_modulo_add_cmp_base_rsc_dat_carry__2_i_6_0(inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_inst_n_28),
        .nl_modulo_add_cmp_base_rsc_dat_carry__2_i_7(inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_46),
        .nl_modulo_add_cmp_base_rsc_dat_carry__2_i_7_0(inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_inst_n_27),
        .nl_modulo_add_cmp_base_rsc_dat_carry__2_i_8(inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_45),
        .nl_modulo_add_cmp_base_rsc_dat_carry__2_i_8_0(inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_inst_n_26),
        .nl_modulo_add_cmp_base_rsc_dat_carry_i_3(inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_34),
        .nl_modulo_add_cmp_base_rsc_dat_carry_i_36(sel),
        .nl_modulo_add_cmp_base_rsc_dat_carry_i_3_0(inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_inst_n_7),
        .nl_modulo_add_cmp_base_rsc_dat_carry_i_4(inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_33),
        .nl_modulo_add_cmp_base_rsc_dat_carry_i_4_0(inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_inst_n_6),
        .nl_modulo_add_cmp_base_rsc_dat_carry_i_8(inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_32),
        .nl_modulo_add_cmp_base_rsc_dat_carry_i_8_0(inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_inst_n_2),
        .nl_modulo_sub_cmp_base_rsc_dat_carry(inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_15),
        .nl_modulo_sub_cmp_base_rsc_dat_carry_0(inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_22),
        .nl_modulo_sub_cmp_base_rsc_dat_carry_1(inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_n_13),
        .nl_modulo_sub_cmp_base_rsc_dat_carry_10(inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_38),
        .nl_modulo_sub_cmp_base_rsc_dat_carry_2(inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_177),
        .nl_modulo_sub_cmp_base_rsc_dat_carry_3(inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_19),
        .nl_modulo_sub_cmp_base_rsc_dat_carry_4(inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_26),
        .nl_modulo_sub_cmp_base_rsc_dat_carry_5(inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_n_15),
        .nl_modulo_sub_cmp_base_rsc_dat_carry_6(inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_179),
        .nl_modulo_sub_cmp_base_rsc_dat_carry_7(inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_20),
        .nl_modulo_sub_cmp_base_rsc_dat_carry_8(inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_27),
        .nl_modulo_sub_cmp_base_rsc_dat_carry_9(inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_157),
        .nl_modulo_sub_cmp_base_rsc_dat_carry__0(inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_24),
        .nl_modulo_sub_cmp_base_rsc_dat_carry__0_0(inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_31),
        .nl_modulo_sub_cmp_base_rsc_dat_carry__0_1(inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_160),
        .nl_modulo_sub_cmp_base_rsc_dat_carry__0_10(inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_181),
        .nl_modulo_sub_cmp_base_rsc_dat_carry__0_11(inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_36),
        .nl_modulo_sub_cmp_base_rsc_dat_carry__0_12(inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_30),
        .nl_modulo_sub_cmp_base_rsc_dat_carry__0_13(inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_n_18),
        .nl_modulo_sub_cmp_base_rsc_dat_carry__0_14(inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_182),
        .nl_modulo_sub_cmp_base_rsc_dat_carry__0_2(inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_41),
        .nl_modulo_sub_cmp_base_rsc_dat_carry__0_3(inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_25),
        .nl_modulo_sub_cmp_base_rsc_dat_carry__0_4(inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_32),
        .nl_modulo_sub_cmp_base_rsc_dat_carry__0_5(inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_161),
        .nl_modulo_sub_cmp_base_rsc_dat_carry__0_6(inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_42),
        .nl_modulo_sub_cmp_base_rsc_dat_carry__0_7(inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_27),
        .nl_modulo_sub_cmp_base_rsc_dat_carry__0_8(inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_33),
        .nl_modulo_sub_cmp_base_rsc_dat_carry__0_9(inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_n_17),
        .nl_modulo_sub_cmp_base_rsc_dat_carry__1(inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_32),
        .nl_modulo_sub_cmp_base_rsc_dat_carry__1_0(inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_38),
        .nl_modulo_sub_cmp_base_rsc_dat_carry__1_1(inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_165),
        .nl_modulo_sub_cmp_base_rsc_dat_carry__1_10(inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_185),
        .nl_modulo_sub_cmp_base_rsc_dat_carry__1_11(inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_37),
        .nl_modulo_sub_cmp_base_rsc_dat_carry__1_12(inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_43),
        .nl_modulo_sub_cmp_base_rsc_dat_carry__1_13(inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_168),
        .nl_modulo_sub_cmp_base_rsc_dat_carry__1_14(inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_48),
        .nl_modulo_sub_cmp_base_rsc_dat_carry__1_2(inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_45),
        .nl_modulo_sub_cmp_base_rsc_dat_carry__1_3(inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_40),
        .nl_modulo_sub_cmp_base_rsc_dat_carry__1_4(inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_34),
        .nl_modulo_sub_cmp_base_rsc_dat_carry__1_5(inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_166),
        .nl_modulo_sub_cmp_base_rsc_dat_carry__1_6(inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_46),
        .nl_modulo_sub_cmp_base_rsc_dat_carry__1_7(inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_35),
        .nl_modulo_sub_cmp_base_rsc_dat_carry__1_8(inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_41),
        .nl_modulo_sub_cmp_base_rsc_dat_carry__1_9(inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_n_21),
        .nl_modulo_sub_cmp_base_rsc_dat_carry__2(inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_39),
        .nl_modulo_sub_cmp_base_rsc_dat_carry__2_0(inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_45),
        .nl_modulo_sub_cmp_base_rsc_dat_carry__2_1(inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_n_22),
        .nl_modulo_sub_cmp_base_rsc_dat_carry__2_10(inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_51),
        .nl_modulo_sub_cmp_base_rsc_dat_carry__2_11(inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_44),
        .nl_modulo_sub_cmp_base_rsc_dat_carry__2_12(inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_50),
        .nl_modulo_sub_cmp_base_rsc_dat_carry__2_13(inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_173),
        .nl_modulo_sub_cmp_base_rsc_dat_carry__2_14(inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_53),
        .nl_modulo_sub_cmp_base_rsc_dat_carry__2_2(inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_186),
        .nl_modulo_sub_cmp_base_rsc_dat_carry__2_3(inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_40),
        .nl_modulo_sub_cmp_base_rsc_dat_carry__2_4(inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_46),
        .nl_modulo_sub_cmp_base_rsc_dat_carry__2_5(inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_170),
        .nl_modulo_sub_cmp_base_rsc_dat_carry__2_6(inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_50),
        .nl_modulo_sub_cmp_base_rsc_dat_carry__2_7(inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_41),
        .nl_modulo_sub_cmp_base_rsc_dat_carry__2_8(inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_47),
        .nl_modulo_sub_cmp_base_rsc_dat_carry__2_9(inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_171),
        .nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_1(inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_193),
        .nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_1_0(inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_31),
        .nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_1_1(inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_inst_n_1),
        .rst(rst),
        .\tmp_1_lpi_4_dfm_reg[15] ({inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_7,inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_8,inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_9,inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_10}),
        .\tmp_1_lpi_4_dfm_reg[22] ({inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_15,inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_16,inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_17,inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_18}),
        .\tmp_1_lpi_4_dfm_reg[29] ({inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_23,inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_24,inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_25,inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_26}),
        .\tmp_1_lpi_4_dfm_reg[31] (inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_31),
        .vec_rsc_0_3_i_bcwt(\inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_vec_rsc_0_3_wait_dp_inst/vec_rsc_0_3_i_bcwt ),
        .vec_rsc_0_3_i_bcwt_reg(inPlaceNTT_DIF_precomp_core_staller_inst_n_6),
        .\vec_rsc_0_3_i_q_d_bfwt_reg[0] (inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_4),
        .\vec_rsc_0_3_i_q_d_bfwt_reg[10] (inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_12),
        .\vec_rsc_0_3_i_q_d_bfwt_reg[12] (inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_13),
        .\vec_rsc_0_3_i_q_d_bfwt_reg[15] (inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_14),
        .\vec_rsc_0_3_i_q_d_bfwt_reg[17] (inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_19),
        .\vec_rsc_0_3_i_q_d_bfwt_reg[19] (inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_20),
        .\vec_rsc_0_3_i_q_d_bfwt_reg[20] (inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_21),
        .\vec_rsc_0_3_i_q_d_bfwt_reg[22] (inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_22),
        .\vec_rsc_0_3_i_q_d_bfwt_reg[24] (inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_27),
        .\vec_rsc_0_3_i_q_d_bfwt_reg[25] (inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_28),
        .\vec_rsc_0_3_i_q_d_bfwt_reg[26] (inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_29),
        .\vec_rsc_0_3_i_q_d_bfwt_reg[29] (inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_30),
        .\vec_rsc_0_3_i_q_d_bfwt_reg[31] (inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_32),
        .\vec_rsc_0_3_i_q_d_bfwt_reg[4] (inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_5),
        .\vec_rsc_0_3_i_q_d_bfwt_reg[5] (inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_6),
        .\vec_rsc_0_3_i_q_d_bfwt_reg[9] (inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_11),
        .vec_rsc_0_3_q(vec_rsc_0_3_q));
  Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_vec_rsc_0_4_i_1 inPlaceNTT_DIF_precomp_core_vec_rsc_0_4_i_1_inst
       (.E(vec_rsc_0_4_i_biwt),
        .Q({vec_rsc_0_4_i_q_d_bfwt[30:25],vec_rsc_0_4_i_q_d_bfwt[23:21],vec_rsc_0_4_i_q_d_bfwt[19:16],vec_rsc_0_4_i_q_d_bfwt[14:13],vec_rsc_0_4_i_q_d_bfwt[11:5],vec_rsc_0_4_i_q_d_bfwt[3:1]}),
        .S(inPlaceNTT_DIF_precomp_core_vec_rsc_0_4_i_1_inst_n_34),
        .clk(clk),
        .nl_modulo_add_cmp_base_rsc_dat_carry__0(inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_162),
        .nl_modulo_add_cmp_base_rsc_dat_carry__0_0(inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_inst_n_13),
        .nl_modulo_add_cmp_base_rsc_dat_carry__0_1(inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_38),
        .nl_modulo_add_cmp_base_rsc_dat_carry__0_2(inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_2),
        .nl_modulo_add_cmp_base_rsc_dat_carry__0_3(tmp_1_lpi_4_dfm[11]),
        .nl_modulo_sub_cmp_base_rsc_dat_carry__0_i_5(inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_154),
        .rst(rst),
        .vec_rsc_0_4_i_bcwt(\inPlaceNTT_DIF_precomp_core_vec_rsc_0_4_i_1_vec_rsc_0_4_wait_dp_inst/vec_rsc_0_4_i_bcwt ),
        .vec_rsc_0_4_i_bcwt_reg(inPlaceNTT_DIF_precomp_core_staller_inst_n_7),
        .\vec_rsc_0_4_i_q_d_bfwt_reg[0] (inPlaceNTT_DIF_precomp_core_vec_rsc_0_4_i_1_inst_n_33),
        .\vec_rsc_0_4_i_q_d_bfwt_reg[12] (inPlaceNTT_DIF_precomp_core_vec_rsc_0_4_i_1_inst_n_31),
        .\vec_rsc_0_4_i_q_d_bfwt_reg[15] (inPlaceNTT_DIF_precomp_core_vec_rsc_0_4_i_1_inst_n_30),
        .\vec_rsc_0_4_i_q_d_bfwt_reg[20] (inPlaceNTT_DIF_precomp_core_vec_rsc_0_4_i_1_inst_n_29),
        .\vec_rsc_0_4_i_q_d_bfwt_reg[24] (inPlaceNTT_DIF_precomp_core_vec_rsc_0_4_i_1_inst_n_28),
        .\vec_rsc_0_4_i_q_d_bfwt_reg[31] (inPlaceNTT_DIF_precomp_core_vec_rsc_0_4_i_1_inst_n_27),
        .\vec_rsc_0_4_i_q_d_bfwt_reg[4] (inPlaceNTT_DIF_precomp_core_vec_rsc_0_4_i_1_inst_n_32),
        .vec_rsc_0_4_q(vec_rsc_0_4_q),
        .vec_rsc_0_4_q_11_sp_1(inPlaceNTT_DIF_precomp_core_vec_rsc_0_4_i_1_inst_n_1));
  Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1 inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst
       (.E(vec_rsc_0_5_i_biwt),
        .VEC_LOOP_VEC_LOOP_and_11_itm_reg(inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_14),
        .VEC_LOOP_VEC_LOOP_and_11_itm_reg_0(inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_15),
        .VEC_LOOP_VEC_LOOP_and_11_itm_reg_1(inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_16),
        .VEC_LOOP_VEC_LOOP_and_11_itm_reg_10(inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_25),
        .VEC_LOOP_VEC_LOOP_and_11_itm_reg_11(inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_26),
        .VEC_LOOP_VEC_LOOP_and_11_itm_reg_12(inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_27),
        .VEC_LOOP_VEC_LOOP_and_11_itm_reg_13(inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_28),
        .VEC_LOOP_VEC_LOOP_and_11_itm_reg_14(inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_29),
        .VEC_LOOP_VEC_LOOP_and_11_itm_reg_15(inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_30),
        .VEC_LOOP_VEC_LOOP_and_11_itm_reg_16(inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_31),
        .VEC_LOOP_VEC_LOOP_and_11_itm_reg_17(inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_32),
        .VEC_LOOP_VEC_LOOP_and_11_itm_reg_18(inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_33),
        .VEC_LOOP_VEC_LOOP_and_11_itm_reg_19(inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_34),
        .VEC_LOOP_VEC_LOOP_and_11_itm_reg_2(inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_17),
        .VEC_LOOP_VEC_LOOP_and_11_itm_reg_20(inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_35),
        .VEC_LOOP_VEC_LOOP_and_11_itm_reg_21(inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_36),
        .VEC_LOOP_VEC_LOOP_and_11_itm_reg_22(inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_37),
        .VEC_LOOP_VEC_LOOP_and_11_itm_reg_23(inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_38),
        .VEC_LOOP_VEC_LOOP_and_11_itm_reg_24(inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_39),
        .VEC_LOOP_VEC_LOOP_and_11_itm_reg_25(inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_40),
        .VEC_LOOP_VEC_LOOP_and_11_itm_reg_26(inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_41),
        .VEC_LOOP_VEC_LOOP_and_11_itm_reg_27(inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_42),
        .VEC_LOOP_VEC_LOOP_and_11_itm_reg_28(inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_43),
        .VEC_LOOP_VEC_LOOP_and_11_itm_reg_29(inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_44),
        .VEC_LOOP_VEC_LOOP_and_11_itm_reg_3(inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_18),
        .VEC_LOOP_VEC_LOOP_and_11_itm_reg_30(inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_45),
        .VEC_LOOP_VEC_LOOP_and_11_itm_reg_4(inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_19),
        .VEC_LOOP_VEC_LOOP_and_11_itm_reg_5(inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_20),
        .VEC_LOOP_VEC_LOOP_and_11_itm_reg_6(inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_21),
        .VEC_LOOP_VEC_LOOP_and_11_itm_reg_7(inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_22),
        .VEC_LOOP_VEC_LOOP_and_11_itm_reg_8(inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_23),
        .VEC_LOOP_VEC_LOOP_and_11_itm_reg_9(inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_24),
        .VEC_LOOP_VEC_LOOP_and_4_itm(VEC_LOOP_VEC_LOOP_and_4_itm),
        .clk(clk),
        .nl_modulo_add_cmp_base_rsc_dat_carry__2_i_2(VEC_LOOP_VEC_LOOP_and_11_itm),
        .nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_1(sel),
        .rst(rst),
        .\tmp_1_lpi_4_dfm_reg[0] (inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_22),
        .\tmp_1_lpi_4_dfm_reg[0]_0 (inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_4),
        .\tmp_1_lpi_4_dfm_reg[10] (inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_32),
        .\tmp_1_lpi_4_dfm_reg[10]_0 (inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_12),
        .\tmp_1_lpi_4_dfm_reg[12] (inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_33),
        .\tmp_1_lpi_4_dfm_reg[12]_0 (inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_13),
        .\tmp_1_lpi_4_dfm_reg[17] (inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_38),
        .\tmp_1_lpi_4_dfm_reg[17]_0 (inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_19),
        .\tmp_1_lpi_4_dfm_reg[20] (inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_41),
        .\tmp_1_lpi_4_dfm_reg[20]_0 (inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_21),
        .\tmp_1_lpi_4_dfm_reg[22] (inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_43),
        .\tmp_1_lpi_4_dfm_reg[22]_0 (inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_22),
        .\tmp_1_lpi_4_dfm_reg[24] (inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_45),
        .\tmp_1_lpi_4_dfm_reg[24]_0 (inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_27),
        .\tmp_1_lpi_4_dfm_reg[25] (inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_46),
        .\tmp_1_lpi_4_dfm_reg[25]_0 (inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_28),
        .\tmp_1_lpi_4_dfm_reg[26] (inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_47),
        .\tmp_1_lpi_4_dfm_reg[26]_0 (inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_29),
        .\tmp_1_lpi_4_dfm_reg[29] (inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_194),
        .\tmp_1_lpi_4_dfm_reg[29]_0 (inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_50),
        .\tmp_1_lpi_4_dfm_reg[29]_1 (inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_30),
        .\tmp_1_lpi_4_dfm_reg[4] (inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_26),
        .\tmp_1_lpi_4_dfm_reg[4]_0 (inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_5),
        .\tmp_1_lpi_4_dfm_reg[5] (inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_27),
        .\tmp_1_lpi_4_dfm_reg[5]_0 (inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_6),
        .\tmp_1_lpi_4_dfm_reg[9] (inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_31),
        .\tmp_1_lpi_4_dfm_reg[9]_0 (inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_11),
        .vec_rsc_0_5_i_bcwt(\inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_vec_rsc_0_5_wait_dp_inst/vec_rsc_0_5_i_bcwt ),
        .vec_rsc_0_5_i_bcwt_reg(inPlaceNTT_DIF_precomp_core_staller_inst_n_8),
        .vec_rsc_0_5_q(vec_rsc_0_5_q),
        .vec_rsc_0_5_q_0_sp_1(inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_1),
        .vec_rsc_0_5_q_10_sp_1(inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_5),
        .vec_rsc_0_5_q_12_sp_1(inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_6),
        .vec_rsc_0_5_q_17_sp_1(inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_7),
        .vec_rsc_0_5_q_20_sp_1(inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_8),
        .vec_rsc_0_5_q_22_sp_1(inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_9),
        .vec_rsc_0_5_q_24_sp_1(inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_10),
        .vec_rsc_0_5_q_25_sp_1(inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_11),
        .vec_rsc_0_5_q_26_sp_1(inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_12),
        .vec_rsc_0_5_q_29_sp_1(inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_13),
        .vec_rsc_0_5_q_4_sp_1(inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_2),
        .vec_rsc_0_5_q_5_sp_1(inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_3),
        .vec_rsc_0_5_q_9_sp_1(inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_4));
  Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1 inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst
       (.E(vec_rsc_0_6_i_biwt),
        .Q(tmp_1_lpi_4_dfm[11]),
        .S(inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_1),
        .VEC_LOOP_VEC_LOOP_and_12_itm(VEC_LOOP_VEC_LOOP_and_12_itm),
        .VEC_LOOP_VEC_LOOP_and_12_itm_reg(inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_21),
        .VEC_LOOP_VEC_LOOP_and_12_itm_reg_0(inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_22),
        .VEC_LOOP_VEC_LOOP_and_12_itm_reg_1(inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_23),
        .VEC_LOOP_VEC_LOOP_and_12_itm_reg_10(inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_32),
        .VEC_LOOP_VEC_LOOP_and_12_itm_reg_11(inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_33),
        .VEC_LOOP_VEC_LOOP_and_12_itm_reg_12(inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_34),
        .VEC_LOOP_VEC_LOOP_and_12_itm_reg_13(inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_35),
        .VEC_LOOP_VEC_LOOP_and_12_itm_reg_14(inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_36),
        .VEC_LOOP_VEC_LOOP_and_12_itm_reg_15(inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_37),
        .VEC_LOOP_VEC_LOOP_and_12_itm_reg_16(inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_38),
        .VEC_LOOP_VEC_LOOP_and_12_itm_reg_17(inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_39),
        .VEC_LOOP_VEC_LOOP_and_12_itm_reg_18(inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_40),
        .VEC_LOOP_VEC_LOOP_and_12_itm_reg_19(inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_41),
        .VEC_LOOP_VEC_LOOP_and_12_itm_reg_2(inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_24),
        .VEC_LOOP_VEC_LOOP_and_12_itm_reg_20(inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_42),
        .VEC_LOOP_VEC_LOOP_and_12_itm_reg_21(inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_43),
        .VEC_LOOP_VEC_LOOP_and_12_itm_reg_22(inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_44),
        .VEC_LOOP_VEC_LOOP_and_12_itm_reg_23(inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_45),
        .VEC_LOOP_VEC_LOOP_and_12_itm_reg_24(inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_46),
        .VEC_LOOP_VEC_LOOP_and_12_itm_reg_25(inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_47),
        .VEC_LOOP_VEC_LOOP_and_12_itm_reg_26(inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_48),
        .VEC_LOOP_VEC_LOOP_and_12_itm_reg_27(inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_49),
        .VEC_LOOP_VEC_LOOP_and_12_itm_reg_28(inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_50),
        .VEC_LOOP_VEC_LOOP_and_12_itm_reg_29(inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_51),
        .VEC_LOOP_VEC_LOOP_and_12_itm_reg_3(inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_25),
        .VEC_LOOP_VEC_LOOP_and_12_itm_reg_4(inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_26),
        .VEC_LOOP_VEC_LOOP_and_12_itm_reg_5(inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_27),
        .VEC_LOOP_VEC_LOOP_and_12_itm_reg_6(inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_28),
        .VEC_LOOP_VEC_LOOP_and_12_itm_reg_7(inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_29),
        .VEC_LOOP_VEC_LOOP_and_12_itm_reg_8(inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_30),
        .VEC_LOOP_VEC_LOOP_and_12_itm_reg_9(inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_31),
        .VEC_LOOP_VEC_LOOP_and_5_itm(VEC_LOOP_VEC_LOOP_and_5_itm),
        .clk(clk),
        .nl_modulo_add_cmp_base_rsc_dat_carry__0_i_5(inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_26),
        .nl_modulo_add_cmp_base_rsc_dat_carry__0_i_5_0(inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_39),
        .nl_modulo_sub_cmp_base_rsc_dat_carry__0(inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_38),
        .nl_modulo_sub_cmp_base_rsc_dat_carry__0_0(inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_inst_n_13),
        .nl_modulo_sub_cmp_base_rsc_dat_carry__0_1(inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_162),
        .nl_modulo_sub_cmp_base_rsc_dat_carry__0_2(inPlaceNTT_DIF_precomp_core_vec_rsc_0_4_i_1_inst_n_1),
        .nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_1(sel),
        .rst(rst),
        .\tmp_1_lpi_4_dfm_reg[13] (inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_28),
        .\tmp_1_lpi_4_dfm_reg[13]_0 (inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_15),
        .\tmp_1_lpi_4_dfm_reg[14] (inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_29),
        .\tmp_1_lpi_4_dfm_reg[14]_0 (inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_16),
        .\tmp_1_lpi_4_dfm_reg[15] (inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_30),
        .\tmp_1_lpi_4_dfm_reg[15]_0 (inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_14),
        .\tmp_1_lpi_4_dfm_reg[16] (inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_31),
        .\tmp_1_lpi_4_dfm_reg[16]_0 (inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_21),
        .\tmp_1_lpi_4_dfm_reg[18] (inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_33),
        .\tmp_1_lpi_4_dfm_reg[18]_0 (inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_22),
        .\tmp_1_lpi_4_dfm_reg[19] (inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_34),
        .\tmp_1_lpi_4_dfm_reg[19]_0 (inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_20),
        .\tmp_1_lpi_4_dfm_reg[1] (inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_16),
        .\tmp_1_lpi_4_dfm_reg[1]_0 (inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_6),
        .\tmp_1_lpi_4_dfm_reg[21] (inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_36),
        .\tmp_1_lpi_4_dfm_reg[21]_0 (inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_23),
        .\tmp_1_lpi_4_dfm_reg[23] (inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_38),
        .\tmp_1_lpi_4_dfm_reg[23]_0 (inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_24),
        .\tmp_1_lpi_4_dfm_reg[27] (inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_42),
        .\tmp_1_lpi_4_dfm_reg[27]_0 (inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_28),
        .\tmp_1_lpi_4_dfm_reg[28] (inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_43),
        .\tmp_1_lpi_4_dfm_reg[28]_0 (inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_29),
        .\tmp_1_lpi_4_dfm_reg[2] (inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_17),
        .\tmp_1_lpi_4_dfm_reg[2]_0 (inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_7),
        .\tmp_1_lpi_4_dfm_reg[30] (inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_195),
        .\tmp_1_lpi_4_dfm_reg[30]_0 (inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_45),
        .\tmp_1_lpi_4_dfm_reg[30]_1 (inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_30),
        .\tmp_1_lpi_4_dfm_reg[31] (inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_14),
        .\tmp_1_lpi_4_dfm_reg[31]_0 (inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_32),
        .\tmp_1_lpi_4_dfm_reg[3] (inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_18),
        .\tmp_1_lpi_4_dfm_reg[3]_0 (inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_8),
        .\tmp_1_lpi_4_dfm_reg[6] (inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_21),
        .\tmp_1_lpi_4_dfm_reg[6]_0 (inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_9),
        .\tmp_1_lpi_4_dfm_reg[7] (inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_22),
        .\tmp_1_lpi_4_dfm_reg[7]_0 (inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_10),
        .\tmp_1_lpi_4_dfm_reg[8] (inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_23),
        .\tmp_1_lpi_4_dfm_reg[8]_0 (inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_14),
        .vec_rsc_0_6_i_bcwt(\inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_vec_rsc_0_6_wait_dp_inst/vec_rsc_0_6_i_bcwt ),
        .vec_rsc_0_6_i_bcwt_reg(inPlaceNTT_DIF_precomp_core_staller_inst_n_9),
        .vec_rsc_0_6_q(vec_rsc_0_6_q),
        .vec_rsc_0_6_q_11_sp_1(inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_2),
        .vec_rsc_0_6_q_13_sp_1(inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_10),
        .vec_rsc_0_6_q_14_sp_1(inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_11),
        .vec_rsc_0_6_q_15_sp_1(inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_12),
        .vec_rsc_0_6_q_16_sp_1(inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_13),
        .vec_rsc_0_6_q_18_sp_1(inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_14),
        .vec_rsc_0_6_q_19_sp_1(inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_15),
        .vec_rsc_0_6_q_1_sp_1(inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_4),
        .vec_rsc_0_6_q_21_sp_1(inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_16),
        .vec_rsc_0_6_q_23_sp_1(inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_17),
        .vec_rsc_0_6_q_27_sp_1(inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_18),
        .vec_rsc_0_6_q_28_sp_1(inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_19),
        .vec_rsc_0_6_q_2_sp_1(inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_5),
        .vec_rsc_0_6_q_30_sp_1(inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_20),
        .vec_rsc_0_6_q_31_sp_1(inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_3),
        .vec_rsc_0_6_q_3_sp_1(inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_6),
        .vec_rsc_0_6_q_6_sp_1(inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_7),
        .vec_rsc_0_6_q_7_sp_1(inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_8),
        .vec_rsc_0_6_q_8_sp_1(inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_9));
  Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1 inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst
       (.E(vec_rsc_0_7_i_biwt),
        .Q({tmp_1_lpi_4_dfm[30],tmp_1_lpi_4_dfm[28:27],tmp_1_lpi_4_dfm[23],tmp_1_lpi_4_dfm[21],tmp_1_lpi_4_dfm[18],tmp_1_lpi_4_dfm[16],tmp_1_lpi_4_dfm[14:13],tmp_1_lpi_4_dfm[8:6],tmp_1_lpi_4_dfm[3:1]}),
        .S({inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_1,inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_2,inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_3,inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_4,inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_5}),
        .VEC_LOOP_VEC_LOOP_and_13_itm(VEC_LOOP_VEC_LOOP_and_13_itm),
        .VEC_LOOP_VEC_LOOP_and_13_itm_reg(inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_31),
        .VEC_LOOP_VEC_LOOP_and_13_itm_reg_0(inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_32),
        .VEC_LOOP_VEC_LOOP_and_13_itm_reg_1(inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_33),
        .VEC_LOOP_VEC_LOOP_and_13_itm_reg_10(inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_43),
        .VEC_LOOP_VEC_LOOP_and_13_itm_reg_11(inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_44),
        .VEC_LOOP_VEC_LOOP_and_13_itm_reg_12(inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_45),
        .VEC_LOOP_VEC_LOOP_and_13_itm_reg_13(inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_46),
        .VEC_LOOP_VEC_LOOP_and_13_itm_reg_14(inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_47),
        .VEC_LOOP_VEC_LOOP_and_13_itm_reg_15(inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_48),
        .VEC_LOOP_VEC_LOOP_and_13_itm_reg_2(inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_34),
        .VEC_LOOP_VEC_LOOP_and_13_itm_reg_3(inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_35),
        .VEC_LOOP_VEC_LOOP_and_13_itm_reg_4(inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_36),
        .VEC_LOOP_VEC_LOOP_and_13_itm_reg_5(inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_38),
        .VEC_LOOP_VEC_LOOP_and_13_itm_reg_6(inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_39),
        .VEC_LOOP_VEC_LOOP_and_13_itm_reg_7(inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_40),
        .VEC_LOOP_VEC_LOOP_and_13_itm_reg_8(inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_41),
        .VEC_LOOP_VEC_LOOP_and_13_itm_reg_9(inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_42),
        .VEC_LOOP_VEC_LOOP_and_6_itm(VEC_LOOP_VEC_LOOP_and_6_itm),
        .clk(clk),
        .nl_modulo_add_cmp_base_rsc_dat_carry__0_i_2(inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_inst_n_16),
        .nl_modulo_add_cmp_base_rsc_dat_carry__0_i_2_0(inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_41),
        .nl_modulo_add_cmp_base_rsc_dat_carry__0_i_3(inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_inst_n_15),
        .nl_modulo_add_cmp_base_rsc_dat_carry__0_i_3_0(inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_40),
        .nl_modulo_add_cmp_base_rsc_dat_carry__0_i_8(inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_inst_n_10),
        .nl_modulo_add_cmp_base_rsc_dat_carry__0_i_8_0(inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_38),
        .nl_modulo_add_cmp_base_rsc_dat_carry__1_i_1(inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_inst_n_25),
        .nl_modulo_add_cmp_base_rsc_dat_carry__1_i_1_0(inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_45),
        .nl_modulo_add_cmp_base_rsc_dat_carry__1_i_3(inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_inst_n_23),
        .nl_modulo_add_cmp_base_rsc_dat_carry__1_i_3_0(inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_44),
        .nl_modulo_add_cmp_base_rsc_dat_carry__1_i_6(inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_inst_n_20),
        .nl_modulo_add_cmp_base_rsc_dat_carry__1_i_6_0(inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_43),
        .nl_modulo_add_cmp_base_rsc_dat_carry__1_i_8(inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_inst_n_18),
        .nl_modulo_add_cmp_base_rsc_dat_carry__1_i_8_0(inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_42),
        .nl_modulo_add_cmp_base_rsc_dat_carry__2_i_2(inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_inst_n_32),
        .nl_modulo_add_cmp_base_rsc_dat_carry__2_i_2_0(inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_48),
        .nl_modulo_add_cmp_base_rsc_dat_carry__2_i_4(inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_inst_n_30),
        .nl_modulo_add_cmp_base_rsc_dat_carry__2_i_4_0(inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_47),
        .nl_modulo_add_cmp_base_rsc_dat_carry__2_i_5(inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_inst_n_29),
        .nl_modulo_add_cmp_base_rsc_dat_carry__2_i_5_0(inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_46),
        .nl_modulo_add_cmp_base_rsc_dat_carry__2_i_9(sel),
        .nl_modulo_add_cmp_base_rsc_dat_carry_i_1(inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_inst_n_9),
        .nl_modulo_add_cmp_base_rsc_dat_carry_i_1_0(inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_37),
        .nl_modulo_add_cmp_base_rsc_dat_carry_i_2(inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_inst_n_8),
        .nl_modulo_add_cmp_base_rsc_dat_carry_i_2_0(inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_36),
        .nl_modulo_add_cmp_base_rsc_dat_carry_i_5(inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_inst_n_5),
        .nl_modulo_add_cmp_base_rsc_dat_carry_i_5_0(inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_35),
        .nl_modulo_add_cmp_base_rsc_dat_carry_i_6(inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_inst_n_4),
        .nl_modulo_add_cmp_base_rsc_dat_carry_i_6_0(inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_34),
        .nl_modulo_add_cmp_base_rsc_dat_carry_i_7(inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_inst_n_3),
        .nl_modulo_add_cmp_base_rsc_dat_carry_i_7_0(inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_33),
        .nl_modulo_sub_cmp_base_rsc_dat_carry(inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_23),
        .nl_modulo_sub_cmp_base_rsc_dat_carry_0(inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_16),
        .nl_modulo_sub_cmp_base_rsc_dat_carry_1(inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_152),
        .nl_modulo_sub_cmp_base_rsc_dat_carry_10(inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_37),
        .nl_modulo_sub_cmp_base_rsc_dat_carry_11(inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_28),
        .nl_modulo_sub_cmp_base_rsc_dat_carry_12(inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_21),
        .nl_modulo_sub_cmp_base_rsc_dat_carry_13(inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_158),
        .nl_modulo_sub_cmp_base_rsc_dat_carry_14(inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_39),
        .nl_modulo_sub_cmp_base_rsc_dat_carry_15(inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_29),
        .nl_modulo_sub_cmp_base_rsc_dat_carry_16(inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_22),
        .nl_modulo_sub_cmp_base_rsc_dat_carry_17(inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_159),
        .nl_modulo_sub_cmp_base_rsc_dat_carry_18(inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_40),
        .nl_modulo_sub_cmp_base_rsc_dat_carry_2(inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_9),
        .nl_modulo_sub_cmp_base_rsc_dat_carry_3(inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_24),
        .nl_modulo_sub_cmp_base_rsc_dat_carry_4(inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_17),
        .nl_modulo_sub_cmp_base_rsc_dat_carry_5(inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_n_14),
        .nl_modulo_sub_cmp_base_rsc_dat_carry_6(inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_178),
        .nl_modulo_sub_cmp_base_rsc_dat_carry_7(inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_25),
        .nl_modulo_sub_cmp_base_rsc_dat_carry_8(inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_18),
        .nl_modulo_sub_cmp_base_rsc_dat_carry_9(inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_156),
        .nl_modulo_sub_cmp_base_rsc_dat_carry__0(inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_30),
        .nl_modulo_sub_cmp_base_rsc_dat_carry__0_0(inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_23),
        .nl_modulo_sub_cmp_base_rsc_dat_carry__0_1(inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_n_16),
        .nl_modulo_sub_cmp_base_rsc_dat_carry__0_10(inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_44),
        .nl_modulo_sub_cmp_base_rsc_dat_carry__0_2(inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_180),
        .nl_modulo_sub_cmp_base_rsc_dat_carry__0_3(inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_34),
        .nl_modulo_sub_cmp_base_rsc_dat_carry__0_4(inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_28),
        .nl_modulo_sub_cmp_base_rsc_dat_carry__0_5(inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_163),
        .nl_modulo_sub_cmp_base_rsc_dat_carry__0_6(inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_43),
        .nl_modulo_sub_cmp_base_rsc_dat_carry__0_7(inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_35),
        .nl_modulo_sub_cmp_base_rsc_dat_carry__0_8(inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_29),
        .nl_modulo_sub_cmp_base_rsc_dat_carry__0_9(inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_164),
        .nl_modulo_sub_cmp_base_rsc_dat_carry__1(inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_37),
        .nl_modulo_sub_cmp_base_rsc_dat_carry__1_0(inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_31),
        .nl_modulo_sub_cmp_base_rsc_dat_carry__1_1(inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_n_19),
        .nl_modulo_sub_cmp_base_rsc_dat_carry__1_10(inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_47),
        .nl_modulo_sub_cmp_base_rsc_dat_carry__1_11(inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_44),
        .nl_modulo_sub_cmp_base_rsc_dat_carry__1_12(inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_38),
        .nl_modulo_sub_cmp_base_rsc_dat_carry__1_13(inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_169),
        .nl_modulo_sub_cmp_base_rsc_dat_carry__1_14(inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_49),
        .nl_modulo_sub_cmp_base_rsc_dat_carry__1_2(inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_183),
        .nl_modulo_sub_cmp_base_rsc_dat_carry__1_3(inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_39),
        .nl_modulo_sub_cmp_base_rsc_dat_carry__1_4(inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_33),
        .nl_modulo_sub_cmp_base_rsc_dat_carry__1_5(inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_n_20),
        .nl_modulo_sub_cmp_base_rsc_dat_carry__1_6(inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_184),
        .nl_modulo_sub_cmp_base_rsc_dat_carry__1_7(inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_42),
        .nl_modulo_sub_cmp_base_rsc_dat_carry__1_8(inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_36),
        .nl_modulo_sub_cmp_base_rsc_dat_carry__1_9(inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_167),
        .nl_modulo_sub_cmp_base_rsc_dat_carry__2(inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_48),
        .nl_modulo_sub_cmp_base_rsc_dat_carry__2_0(inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_42),
        .nl_modulo_sub_cmp_base_rsc_dat_carry__2_1(inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_172),
        .nl_modulo_sub_cmp_base_rsc_dat_carry__2_10(inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_54),
        .nl_modulo_sub_cmp_base_rsc_dat_carry__2_2(inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_52),
        .nl_modulo_sub_cmp_base_rsc_dat_carry__2_3(inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_49),
        .nl_modulo_sub_cmp_base_rsc_dat_carry__2_4(inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_43),
        .nl_modulo_sub_cmp_base_rsc_dat_carry__2_5(inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_n_23),
        .nl_modulo_sub_cmp_base_rsc_dat_carry__2_6(inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_187),
        .nl_modulo_sub_cmp_base_rsc_dat_carry__2_7(inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_51),
        .nl_modulo_sub_cmp_base_rsc_dat_carry__2_8(inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_n_45),
        .nl_modulo_sub_cmp_base_rsc_dat_carry__2_9(inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_174),
        .rst(rst),
        .\tmp_1_lpi_4_dfm_reg[11] (inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_192),
        .\tmp_1_lpi_4_dfm_reg[11]_0 (inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_inst_n_13),
        .\tmp_1_lpi_4_dfm_reg[11]_1 (inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_2),
        .\tmp_1_lpi_4_dfm_reg[14] ({inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_11,inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_12,inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_13}),
        .\tmp_1_lpi_4_dfm_reg[23] ({inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_17,inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_18,inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_19,inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_20}),
        .\tmp_1_lpi_4_dfm_reg[30] ({inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_25,inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_26,inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_27}),
        .vec_rsc_0_7_i_bcwt(\inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_vec_rsc_0_7_wait_dp_inst/vec_rsc_0_7_i_bcwt ),
        .vec_rsc_0_7_i_bcwt_reg(inPlaceNTT_DIF_precomp_core_staller_inst_n_10),
        .vec_rsc_0_7_q(vec_rsc_0_7_q),
        .vec_rsc_0_7_q_11_sp_1(inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_37),
        .vec_rsc_0_7_q_13_sp_1(inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_15),
        .vec_rsc_0_7_q_14_sp_1(inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_16),
        .vec_rsc_0_7_q_16_sp_1(inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_21),
        .vec_rsc_0_7_q_18_sp_1(inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_22),
        .vec_rsc_0_7_q_1_sp_1(inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_6),
        .vec_rsc_0_7_q_21_sp_1(inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_23),
        .vec_rsc_0_7_q_23_sp_1(inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_24),
        .vec_rsc_0_7_q_27_sp_1(inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_28),
        .vec_rsc_0_7_q_28_sp_1(inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_29),
        .vec_rsc_0_7_q_2_sp_1(inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_7),
        .vec_rsc_0_7_q_30_sp_1(inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_30),
        .vec_rsc_0_7_q_3_sp_1(inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_8),
        .vec_rsc_0_7_q_6_sp_1(inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_9),
        .vec_rsc_0_7_q_7_sp_1(inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_10),
        .vec_rsc_0_7_q_8_sp_1(inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_14));
  Board_inPlaceNTT_DIF_preco_0_0_modulo_add modulo_add_cmp
       (.CEA1(modulo_sub_cmp_ccs_ccore_en),
        .CO(modulo_add_cmp_n_0),
        .D({inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_1,inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_2,inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_3,inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_4,inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_5,inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_6,inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_7,inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_8}),
        .Q(p_sva),
        .clk(clk),
        .nl_modulo_add_cmp_base_rsc_dat(nl_modulo_add_cmp_base_rsc_dat),
        .\p_sva_reg[31] (modulo_add_cmp_n_1),
        .\return_rsci_d_reg[31] (modulo_add_cmp_return_rsc_z));
  Board_inPlaceNTT_DIF_preco_0_0_mult mult_cmp
       (.CEA1(modulo_sub_cmp_ccs_ccore_en),
        .CEB1(inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_11),
        .\COMP_LOOP_twiddle_f_mul_cse_sva_reg[1] (mult_cmp_n_1),
        .\COMP_LOOP_twiddle_f_mul_cse_sva_reg[2] (mult_cmp_n_0),
        .\COMP_LOOP_twiddle_f_mul_cse_sva_reg[2]_0 (mult_cmp_n_3),
        .E(\mult_core_inst/p_buf_sva_10 ),
        .MUX1HOT_v_32_4_2_return(MUX1HOT_v_32_4_2_return),
        .MUX1HOT_v_32_4_2_return5_out(MUX1HOT_v_32_4_2_return5_out),
        .Q({\COMP_LOOP_twiddle_f_mul_cse_sva_reg_n_0_[2] ,\COMP_LOOP_twiddle_f_mul_cse_sva_reg_n_0_[1] ,\COMP_LOOP_twiddle_f_mul_cse_sva_reg_n_0_[0] }),
        .clk(clk),
        .complete_rsc_vzout(complete_rsc_vzout),
        .or_61_rmff(or_61_rmff),
        .out({inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_240,inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_241,inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_242,inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_243,inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_244,inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_245,inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_246,inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_247,inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_248,inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_249,inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_250,inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_251,inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_252,inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_253,inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_254,inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_255,inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_256,inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_257,inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_258,inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_259,inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_260,inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_261,inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_262,inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_263,inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_264,inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_265,inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_266,inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_267,inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_268,inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_269,inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_270,inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_271}),
        .\p_buf_sva_1_reg[31] (p_sva),
        .\p_buf_sva_2_reg[31] (reg_complete_rsci_oswt_cse_reg_0),
        .\p_sva_reg[31] (mult_cmp_n_2),
        .reg_ensig_cgo_cse(reg_ensig_cgo_cse),
        .rst(rst),
        .vec_rsc_0_7_d(vec_rsc_0_7_d),
        .\vec_rsc_0_7_d[0] ({sel8_in,nl_mult_cmp_ccs_ccore_start_rsc_dat}),
        .\vec_rsc_0_7_d[31] (modulo_add_cmp_return_rsc_z),
        .vector_i_3(nl_modulo_sub_cmp_base_rsc_dat0_out),
        .\z_mul_cmp_z_oreg_reg[0]__0 (inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_0));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    nl_COMP_LOOP_twiddle_f_mul_tmp
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,z_out}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_nl_COMP_LOOP_twiddle_f_mul_tmp_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,nl_COMP_LOOP_twiddle_f_mul_tmp_i_3_n_0,nl_COMP_LOOP_twiddle_f_mul_tmp_i_4_n_0,nl_COMP_LOOP_twiddle_f_mul_tmp_i_5_n_0,nl_COMP_LOOP_twiddle_f_mul_tmp_i_6_n_0,nl_COMP_LOOP_twiddle_f_mul_tmp_i_7_n_0,nl_COMP_LOOP_twiddle_f_mul_tmp_i_8_n_0,nl_COMP_LOOP_twiddle_f_mul_tmp_i_9_n_0,nl_COMP_LOOP_twiddle_f_mul_tmp_i_10_n_0,nl_COMP_LOOP_twiddle_f_mul_tmp_i_11_n_0,nl_COMP_LOOP_twiddle_f_mul_tmp_i_12_n_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_nl_COMP_LOOP_twiddle_f_mul_tmp_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_nl_COMP_LOOP_twiddle_f_mul_tmp_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_nl_COMP_LOOP_twiddle_f_mul_tmp_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(COMP_LOOP_k_12_0_sva_11_00),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_nl_COMP_LOOP_twiddle_f_mul_tmp_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_nl_COMP_LOOP_twiddle_f_mul_tmp_OVERFLOW_UNCONNECTED),
        .P({NLW_nl_COMP_LOOP_twiddle_f_mul_tmp_P_UNCONNECTED[47:20],nl_COMP_LOOP_twiddle_f_mul_tmp_n_86,nl_COMP_LOOP_twiddle_f_mul_tmp_n_87,nl_COMP_LOOP_twiddle_f_mul_tmp_n_88,nl_COMP_LOOP_twiddle_f_mul_tmp_n_89,nl_COMP_LOOP_twiddle_f_mul_tmp_n_90,nl_COMP_LOOP_twiddle_f_mul_tmp_n_91,nl_COMP_LOOP_twiddle_f_mul_tmp_n_92,nl_COMP_LOOP_twiddle_f_mul_tmp_n_93,nl_COMP_LOOP_twiddle_f_mul_tmp_n_94,nl_COMP_LOOP_twiddle_f_mul_tmp_n_95,twiddle_h_rsc_0_3_adra,nl_COMP_LOOP_twiddle_f_mul_tmp_n_104,nl_COMP_LOOP_twiddle_f_mul_tmp_n_105}),
        .PATTERNBDETECT(NLW_nl_COMP_LOOP_twiddle_f_mul_tmp_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_nl_COMP_LOOP_twiddle_f_mul_tmp_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_nl_COMP_LOOP_twiddle_f_mul_tmp_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(COMP_LOOP_k_12_0_sva_11_0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_nl_COMP_LOOP_twiddle_f_mul_tmp_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_nl_COMP_LOOP_twiddle_f_mul_tmp_XOROUT_UNCONNECTED[7:0]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    nl_COMP_LOOP_twiddle_f_mul_tmp_i_10
       (.I0(\COMP_LOOP_k_12_0_sva_11_0_reg_n_0_[2] ),
        .I1(\COMP_LOOP_k_12_0_sva_11_0_reg_n_0_[0] ),
        .I2(\COMP_LOOP_k_12_0_sva_11_0_reg_n_0_[1] ),
        .O(nl_COMP_LOOP_twiddle_f_mul_tmp_i_10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT2 #(
    .INIT(4'h6)) 
    nl_COMP_LOOP_twiddle_f_mul_tmp_i_11
       (.I0(\COMP_LOOP_k_12_0_sva_11_0_reg_n_0_[0] ),
        .I1(\COMP_LOOP_k_12_0_sva_11_0_reg_n_0_[1] ),
        .O(nl_COMP_LOOP_twiddle_f_mul_tmp_i_11_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nl_COMP_LOOP_twiddle_f_mul_tmp_i_12
       (.I0(\COMP_LOOP_k_12_0_sva_11_0_reg_n_0_[0] ),
        .O(nl_COMP_LOOP_twiddle_f_mul_tmp_i_12_n_0));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    nl_COMP_LOOP_twiddle_f_mul_tmp_i_16
       (.I0(STAGE_LOOP_i_3_0_sva_reg[0]),
        .I1(STAGE_LOOP_i_3_0_sva_reg[1]),
        .I2(STAGE_LOOP_i_3_0_sva_reg[2]),
        .I3(STAGE_LOOP_i_3_0_sva_reg[3]),
        .O(z_out[6]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    nl_COMP_LOOP_twiddle_f_mul_tmp_i_23
       (.I0(\COMP_LOOP_k_12_0_sva_11_0_reg_n_0_[4] ),
        .I1(\COMP_LOOP_k_12_0_sva_11_0_reg_n_0_[2] ),
        .I2(\COMP_LOOP_k_12_0_sva_11_0_reg_n_0_[0] ),
        .I3(\COMP_LOOP_k_12_0_sva_11_0_reg_n_0_[1] ),
        .I4(\COMP_LOOP_k_12_0_sva_11_0_reg_n_0_[3] ),
        .I5(\COMP_LOOP_k_12_0_sva_11_0_reg_n_0_[5] ),
        .O(nl_COMP_LOOP_twiddle_f_mul_tmp_i_23_n_0));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT5 #(
    .INIT(32'hA6AAAAAA)) 
    nl_COMP_LOOP_twiddle_f_mul_tmp_i_3
       (.I0(\COMP_LOOP_k_12_0_sva_11_0_reg_n_0_[9] ),
        .I1(\COMP_LOOP_k_12_0_sva_11_0_reg_n_0_[7] ),
        .I2(nl_COMP_LOOP_twiddle_f_mul_tmp_i_23_n_0),
        .I3(\COMP_LOOP_k_12_0_sva_11_0_reg_n_0_[6] ),
        .I4(\COMP_LOOP_k_12_0_sva_11_0_reg_n_0_[8] ),
        .O(nl_COMP_LOOP_twiddle_f_mul_tmp_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT4 #(
    .INIT(16'hA6AA)) 
    nl_COMP_LOOP_twiddle_f_mul_tmp_i_4
       (.I0(\COMP_LOOP_k_12_0_sva_11_0_reg_n_0_[8] ),
        .I1(\COMP_LOOP_k_12_0_sva_11_0_reg_n_0_[6] ),
        .I2(nl_COMP_LOOP_twiddle_f_mul_tmp_i_23_n_0),
        .I3(\COMP_LOOP_k_12_0_sva_11_0_reg_n_0_[7] ),
        .O(nl_COMP_LOOP_twiddle_f_mul_tmp_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    nl_COMP_LOOP_twiddle_f_mul_tmp_i_5
       (.I0(\COMP_LOOP_k_12_0_sva_11_0_reg_n_0_[7] ),
        .I1(nl_COMP_LOOP_twiddle_f_mul_tmp_i_23_n_0),
        .I2(\COMP_LOOP_k_12_0_sva_11_0_reg_n_0_[6] ),
        .O(nl_COMP_LOOP_twiddle_f_mul_tmp_i_5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT2 #(
    .INIT(4'h9)) 
    nl_COMP_LOOP_twiddle_f_mul_tmp_i_6
       (.I0(nl_COMP_LOOP_twiddle_f_mul_tmp_i_23_n_0),
        .I1(\COMP_LOOP_k_12_0_sva_11_0_reg_n_0_[6] ),
        .O(nl_COMP_LOOP_twiddle_f_mul_tmp_i_6_n_0));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    nl_COMP_LOOP_twiddle_f_mul_tmp_i_7
       (.I0(\COMP_LOOP_k_12_0_sva_11_0_reg_n_0_[5] ),
        .I1(\COMP_LOOP_k_12_0_sva_11_0_reg_n_0_[3] ),
        .I2(\COMP_LOOP_k_12_0_sva_11_0_reg_n_0_[1] ),
        .I3(\COMP_LOOP_k_12_0_sva_11_0_reg_n_0_[0] ),
        .I4(\COMP_LOOP_k_12_0_sva_11_0_reg_n_0_[2] ),
        .I5(\COMP_LOOP_k_12_0_sva_11_0_reg_n_0_[4] ),
        .O(nl_COMP_LOOP_twiddle_f_mul_tmp_i_7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    nl_COMP_LOOP_twiddle_f_mul_tmp_i_8
       (.I0(\COMP_LOOP_k_12_0_sva_11_0_reg_n_0_[4] ),
        .I1(\COMP_LOOP_k_12_0_sva_11_0_reg_n_0_[2] ),
        .I2(\COMP_LOOP_k_12_0_sva_11_0_reg_n_0_[0] ),
        .I3(\COMP_LOOP_k_12_0_sva_11_0_reg_n_0_[1] ),
        .I4(\COMP_LOOP_k_12_0_sva_11_0_reg_n_0_[3] ),
        .O(nl_COMP_LOOP_twiddle_f_mul_tmp_i_8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    nl_COMP_LOOP_twiddle_f_mul_tmp_i_9
       (.I0(\COMP_LOOP_k_12_0_sva_11_0_reg_n_0_[3] ),
        .I1(\COMP_LOOP_k_12_0_sva_11_0_reg_n_0_[1] ),
        .I2(\COMP_LOOP_k_12_0_sva_11_0_reg_n_0_[0] ),
        .I3(\COMP_LOOP_k_12_0_sva_11_0_reg_n_0_[2] ),
        .O(nl_COMP_LOOP_twiddle_f_mul_tmp_i_9_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 nl_VEC_LOOP_acc_10_tmp_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({nl_VEC_LOOP_acc_10_tmp_carry_n_0,nl_VEC_LOOP_acc_10_tmp_carry_n_1,nl_VEC_LOOP_acc_10_tmp_carry_n_2,nl_VEC_LOOP_acc_10_tmp_carry_n_3,nl_VEC_LOOP_acc_10_tmp_carry_n_4,nl_VEC_LOOP_acc_10_tmp_carry_n_5,nl_VEC_LOOP_acc_10_tmp_carry_n_6,nl_VEC_LOOP_acc_10_tmp_carry_n_7}),
        .DI({nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry_n_8,nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry_n_9,nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry_n_10,nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry_n_11,nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry_n_12,nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry_n_13,nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry_n_14,nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry_n_15}),
        .O({input_2[4:0],p_0_in10_in,nl_VEC_LOOP_acc_10_tmp_carry_n_14,nl_VEC_LOOP_acc_10_tmp_carry_n_15}),
        .S({nl_VEC_LOOP_acc_10_tmp_carry_i_1_n_0,nl_VEC_LOOP_acc_10_tmp_carry_i_2_n_0,nl_VEC_LOOP_acc_10_tmp_carry_i_3_n_0,nl_VEC_LOOP_acc_10_tmp_carry_i_4_n_0,nl_VEC_LOOP_acc_10_tmp_carry_i_5_n_0,nl_VEC_LOOP_acc_10_tmp_carry_i_6_n_0,nl_VEC_LOOP_acc_10_tmp_carry_i_7_n_0,nl_VEC_LOOP_acc_10_tmp_carry_i_8_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 nl_VEC_LOOP_acc_10_tmp_carry__0
       (.CI(nl_VEC_LOOP_acc_10_tmp_carry_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_nl_VEC_LOOP_acc_10_tmp_carry__0_CO_UNCONNECTED[7:1],nl_VEC_LOOP_acc_10_tmp_carry__0_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry__0_n_15}),
        .O({NLW_nl_VEC_LOOP_acc_10_tmp_carry__0_O_UNCONNECTED[7:2],input_2[6:5]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,nl_VEC_LOOP_acc_10_tmp_carry__0_i_1_n_0,nl_VEC_LOOP_acc_10_tmp_carry__0_i_2_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    nl_VEC_LOOP_acc_10_tmp_carry__0_i_1
       (.I0(p_0_in0_in[9]),
        .I1(nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry__0_n_14),
        .O(nl_VEC_LOOP_acc_10_tmp_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    nl_VEC_LOOP_acc_10_tmp_carry__0_i_2
       (.I0(nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry__0_n_15),
        .I1(p_0_in0_in[8]),
        .O(nl_VEC_LOOP_acc_10_tmp_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    nl_VEC_LOOP_acc_10_tmp_carry_i_1
       (.I0(nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry_n_8),
        .I1(p_0_in0_in[7]),
        .O(nl_VEC_LOOP_acc_10_tmp_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    nl_VEC_LOOP_acc_10_tmp_carry_i_2
       (.I0(nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry_n_9),
        .I1(p_0_in0_in[6]),
        .O(nl_VEC_LOOP_acc_10_tmp_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    nl_VEC_LOOP_acc_10_tmp_carry_i_3
       (.I0(nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry_n_10),
        .I1(p_0_in0_in[5]),
        .O(nl_VEC_LOOP_acc_10_tmp_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    nl_VEC_LOOP_acc_10_tmp_carry_i_4
       (.I0(nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry_n_11),
        .I1(p_0_in0_in[4]),
        .O(nl_VEC_LOOP_acc_10_tmp_carry_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    nl_VEC_LOOP_acc_10_tmp_carry_i_5
       (.I0(nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry_n_12),
        .I1(p_0_in0_in[3]),
        .O(nl_VEC_LOOP_acc_10_tmp_carry_i_5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    nl_VEC_LOOP_acc_10_tmp_carry_i_6
       (.I0(nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry_n_13),
        .I1(p_0_in0_in[2]),
        .O(nl_VEC_LOOP_acc_10_tmp_carry_i_6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    nl_VEC_LOOP_acc_10_tmp_carry_i_7
       (.I0(nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry_n_14),
        .I1(p_0_in0_in[1]),
        .O(nl_VEC_LOOP_acc_10_tmp_carry_i_7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    nl_VEC_LOOP_acc_10_tmp_carry_i_8
       (.I0(nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry_n_15),
        .I1(p_0_in0_in[0]),
        .O(nl_VEC_LOOP_acc_10_tmp_carry_i_8_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry_n_0,nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry_n_1,nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry_n_2,nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry_n_3,nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry_n_4,nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry_n_5,nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry_n_6,nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry_n_7}),
        .DI({\COMP_LOOP_twiddle_f_mul_cse_sva_reg_n_0_[7] ,\COMP_LOOP_twiddle_f_mul_cse_sva_reg_n_0_[6] ,\COMP_LOOP_twiddle_f_mul_cse_sva_reg_n_0_[5] ,\COMP_LOOP_twiddle_f_mul_cse_sva_reg_n_0_[4] ,\COMP_LOOP_twiddle_f_mul_cse_sva_reg_n_0_[3] ,\COMP_LOOP_twiddle_f_mul_cse_sva_reg_n_0_[2] ,\COMP_LOOP_twiddle_f_mul_cse_sva_reg_n_0_[1] ,\COMP_LOOP_twiddle_f_mul_cse_sva_reg_n_0_[0] }),
        .O({nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry_n_8,nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry_n_9,nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry_n_10,nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry_n_11,nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry_n_12,nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry_n_13,nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry_n_14,nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry_n_15}),
        .S({nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry_i_1_n_0,nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry_i_2_n_0,nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry_i_3_n_0,nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry_i_4_n_0,nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry_i_5_n_0,nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry_i_6_n_0,nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry_i_7_n_0,nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry_i_8_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry__0
       (.CI(nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry__0_CO_UNCONNECTED[7:1],nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry__0_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\COMP_LOOP_twiddle_f_mul_cse_sva_reg_n_0_[8] }),
        .O({NLW_nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry__0_O_UNCONNECTED[7:2],nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry__0_n_14,nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry__0_n_15}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry__0_i_1_n_0,nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry__0_i_2_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry__0_i_1
       (.I0(\COMP_LOOP_k_12_0_sva_11_0_reg_n_0_[9] ),
        .I1(\COMP_LOOP_twiddle_f_mul_cse_sva_reg_n_0_[9] ),
        .O(nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry__0_i_2
       (.I0(\COMP_LOOP_twiddle_f_mul_cse_sva_reg_n_0_[8] ),
        .I1(\COMP_LOOP_k_12_0_sva_11_0_reg_n_0_[8] ),
        .O(nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry_i_1
       (.I0(\COMP_LOOP_twiddle_f_mul_cse_sva_reg_n_0_[7] ),
        .I1(\COMP_LOOP_k_12_0_sva_11_0_reg_n_0_[7] ),
        .O(nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry_i_2
       (.I0(\COMP_LOOP_twiddle_f_mul_cse_sva_reg_n_0_[6] ),
        .I1(\COMP_LOOP_k_12_0_sva_11_0_reg_n_0_[6] ),
        .O(nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry_i_3
       (.I0(\COMP_LOOP_twiddle_f_mul_cse_sva_reg_n_0_[5] ),
        .I1(\COMP_LOOP_k_12_0_sva_11_0_reg_n_0_[5] ),
        .O(nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry_i_4
       (.I0(\COMP_LOOP_twiddle_f_mul_cse_sva_reg_n_0_[4] ),
        .I1(\COMP_LOOP_k_12_0_sva_11_0_reg_n_0_[4] ),
        .O(nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry_i_5
       (.I0(\COMP_LOOP_twiddle_f_mul_cse_sva_reg_n_0_[3] ),
        .I1(\COMP_LOOP_k_12_0_sva_11_0_reg_n_0_[3] ),
        .O(nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry_i_5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry_i_6
       (.I0(\COMP_LOOP_twiddle_f_mul_cse_sva_reg_n_0_[2] ),
        .I1(\COMP_LOOP_k_12_0_sva_11_0_reg_n_0_[2] ),
        .O(nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry_i_6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry_i_7
       (.I0(\COMP_LOOP_twiddle_f_mul_cse_sva_reg_n_0_[1] ),
        .I1(\COMP_LOOP_k_12_0_sva_11_0_reg_n_0_[1] ),
        .O(nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry_i_7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry_i_8
       (.I0(\COMP_LOOP_twiddle_f_mul_cse_sva_reg_n_0_[0] ),
        .I1(\COMP_LOOP_k_12_0_sva_11_0_reg_n_0_[0] ),
        .O(nl_VEC_LOOP_acc_1_cse_sva_mx0w2_carry_i_8_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 nl_acc_nl_carry
       (.CI(inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_197),
        .CI_TOP(1'b0),
        .CO({nl_acc_nl_carry_n_0,nl_acc_nl_carry_n_1,nl_acc_nl_carry_n_2,nl_acc_nl_carry_n_3,nl_acc_nl_carry_n_4,nl_acc_nl_carry_n_5,nl_acc_nl_carry_n_6,nl_acc_nl_carry_n_7}),
        .DI({inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_118,inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_119,inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_120,inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_121,inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_122,inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_123,inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_124,inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_125}),
        .O(readslicef_14_13_1_return[7:0]),
        .S({inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_221,inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_222,inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_223,inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_224,inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_225,inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_226,inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_227,inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_228}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 nl_acc_nl_carry__0
       (.CI(nl_acc_nl_carry_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_nl_acc_nl_carry__0_CO_UNCONNECTED[7:4],nl_acc_nl_carry__0_n_4,nl_acc_nl_carry__0_n_5,nl_acc_nl_carry__0_n_6,nl_acc_nl_carry__0_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_20,inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_21,inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_22,inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_23}),
        .O({NLW_nl_acc_nl_carry__0_O_UNCONNECTED[7:5],p_0_in__0,readslicef_14_13_1_return[9:8]}),
        .S({1'b0,1'b0,1'b0,inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_126,inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_127,inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_128,inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_129,inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_130}));
  LUT2 #(
    .INIT(4'h2)) 
    nl_acc_nl_carry__0_i_10
       (.I0(\COMP_LOOP_k_12_0_sva_11_0_reg_n_0_[6] ),
        .I1(nl_COMP_LOOP_twiddle_f_mul_tmp_i_23_n_0),
        .O(nl_acc_nl_carry__0_i_10_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 nl_modulo_add_cmp_base_rsc_dat_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({nl_modulo_add_cmp_base_rsc_dat_carry_n_0,nl_modulo_add_cmp_base_rsc_dat_carry_n_1,nl_modulo_add_cmp_base_rsc_dat_carry_n_2,nl_modulo_add_cmp_base_rsc_dat_carry_n_3,nl_modulo_add_cmp_base_rsc_dat_carry_n_4,nl_modulo_add_cmp_base_rsc_dat_carry_n_5,nl_modulo_add_cmp_base_rsc_dat_carry_n_6,nl_modulo_add_cmp_base_rsc_dat_carry_n_7}),
        .DI(tmp_1_lpi_4_dfm[7:0]),
        .O(nl_modulo_add_cmp_base_rsc_dat[7:0]),
        .S({inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_60,inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_61,inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_62,inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_229,inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_63,inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_230,inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_64,inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_231}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 nl_modulo_add_cmp_base_rsc_dat_carry__0
       (.CI(nl_modulo_add_cmp_base_rsc_dat_carry_n_0),
        .CI_TOP(1'b0),
        .CO({nl_modulo_add_cmp_base_rsc_dat_carry__0_n_0,nl_modulo_add_cmp_base_rsc_dat_carry__0_n_1,nl_modulo_add_cmp_base_rsc_dat_carry__0_n_2,nl_modulo_add_cmp_base_rsc_dat_carry__0_n_3,nl_modulo_add_cmp_base_rsc_dat_carry__0_n_4,nl_modulo_add_cmp_base_rsc_dat_carry__0_n_5,nl_modulo_add_cmp_base_rsc_dat_carry__0_n_6,nl_modulo_add_cmp_base_rsc_dat_carry__0_n_7}),
        .DI(tmp_1_lpi_4_dfm[15:8]),
        .O(nl_modulo_add_cmp_base_rsc_dat[15:8]),
        .S({inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_232,inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_65,inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_66,inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_233,inPlaceNTT_DIF_precomp_core_vec_rsc_0_4_i_1_inst_n_34,inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_67,inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_68,inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_234}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 nl_modulo_add_cmp_base_rsc_dat_carry__1
       (.CI(nl_modulo_add_cmp_base_rsc_dat_carry__0_n_0),
        .CI_TOP(1'b0),
        .CO({nl_modulo_add_cmp_base_rsc_dat_carry__1_n_0,nl_modulo_add_cmp_base_rsc_dat_carry__1_n_1,nl_modulo_add_cmp_base_rsc_dat_carry__1_n_2,nl_modulo_add_cmp_base_rsc_dat_carry__1_n_3,nl_modulo_add_cmp_base_rsc_dat_carry__1_n_4,nl_modulo_add_cmp_base_rsc_dat_carry__1_n_5,nl_modulo_add_cmp_base_rsc_dat_carry__1_n_6,nl_modulo_add_cmp_base_rsc_dat_carry__1_n_7}),
        .DI(tmp_1_lpi_4_dfm[23:16]),
        .O(nl_modulo_add_cmp_base_rsc_dat[23:16]),
        .S({inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_69,inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_70,inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_71,inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_235,inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_72,inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_236,inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_73,inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_237}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 nl_modulo_add_cmp_base_rsc_dat_carry__2
       (.CI(nl_modulo_add_cmp_base_rsc_dat_carry__1_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_nl_modulo_add_cmp_base_rsc_dat_carry__2_CO_UNCONNECTED[7],nl_modulo_add_cmp_base_rsc_dat_carry__2_n_1,nl_modulo_add_cmp_base_rsc_dat_carry__2_n_2,nl_modulo_add_cmp_base_rsc_dat_carry__2_n_3,nl_modulo_add_cmp_base_rsc_dat_carry__2_n_4,nl_modulo_add_cmp_base_rsc_dat_carry__2_n_5,nl_modulo_add_cmp_base_rsc_dat_carry__2_n_6,nl_modulo_add_cmp_base_rsc_dat_carry__2_n_7}),
        .DI({1'b0,tmp_1_lpi_4_dfm[30:24]}),
        .O(nl_modulo_add_cmp_base_rsc_dat[31:24]),
        .S({inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_31,inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_74,inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_75,inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_238,inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_76,inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_77,inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_n_78,inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_239}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 nl_modulo_sub_cmp_base_rsc_dat_carry
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({nl_modulo_sub_cmp_base_rsc_dat_carry_n_0,nl_modulo_sub_cmp_base_rsc_dat_carry_n_1,nl_modulo_sub_cmp_base_rsc_dat_carry_n_2,nl_modulo_sub_cmp_base_rsc_dat_carry_n_3,nl_modulo_sub_cmp_base_rsc_dat_carry_n_4,nl_modulo_sub_cmp_base_rsc_dat_carry_n_5,nl_modulo_sub_cmp_base_rsc_dat_carry_n_6,nl_modulo_sub_cmp_base_rsc_dat_carry_n_7}),
        .DI(MUX1HOT_v_32_8_2_return[7:0]),
        .O(nl_modulo_sub_cmp_base_rsc_dat0_out__0[7:0]),
        .S({inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_1,inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_2,inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_1,inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_2,inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_3,inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_4,inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_5,inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_3}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 nl_modulo_sub_cmp_base_rsc_dat_carry__0
       (.CI(nl_modulo_sub_cmp_base_rsc_dat_carry_n_0),
        .CI_TOP(1'b0),
        .CO({nl_modulo_sub_cmp_base_rsc_dat_carry__0_n_0,nl_modulo_sub_cmp_base_rsc_dat_carry__0_n_1,nl_modulo_sub_cmp_base_rsc_dat_carry__0_n_2,nl_modulo_sub_cmp_base_rsc_dat_carry__0_n_3,nl_modulo_sub_cmp_base_rsc_dat_carry__0_n_4,nl_modulo_sub_cmp_base_rsc_dat_carry__0_n_5,nl_modulo_sub_cmp_base_rsc_dat_carry__0_n_6,nl_modulo_sub_cmp_base_rsc_dat_carry__0_n_7}),
        .DI(MUX1HOT_v_32_8_2_return[15:8]),
        .O(nl_modulo_sub_cmp_base_rsc_dat0_out__0[15:8]),
        .S({inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_7,inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_11,inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_12,inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_8,inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_n_1,inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_9,inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_10,inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_13}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 nl_modulo_sub_cmp_base_rsc_dat_carry__1
       (.CI(nl_modulo_sub_cmp_base_rsc_dat_carry__0_n_0),
        .CI_TOP(1'b0),
        .CO({nl_modulo_sub_cmp_base_rsc_dat_carry__1_n_0,nl_modulo_sub_cmp_base_rsc_dat_carry__1_n_1,nl_modulo_sub_cmp_base_rsc_dat_carry__1_n_2,nl_modulo_sub_cmp_base_rsc_dat_carry__1_n_3,nl_modulo_sub_cmp_base_rsc_dat_carry__1_n_4,nl_modulo_sub_cmp_base_rsc_dat_carry__1_n_5,nl_modulo_sub_cmp_base_rsc_dat_carry__1_n_6,nl_modulo_sub_cmp_base_rsc_dat_carry__1_n_7}),
        .DI(MUX1HOT_v_32_8_2_return[23:16]),
        .O(nl_modulo_sub_cmp_base_rsc_dat0_out__0[23:16]),
        .S({inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_17,inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_15,inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_18,inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_16,inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_17,inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_19,inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_18,inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_20}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 nl_modulo_sub_cmp_base_rsc_dat_carry__2
       (.CI(nl_modulo_sub_cmp_base_rsc_dat_carry__1_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_nl_modulo_sub_cmp_base_rsc_dat_carry__2_CO_UNCONNECTED[7],nl_modulo_sub_cmp_base_rsc_dat_carry__2_n_1,nl_modulo_sub_cmp_base_rsc_dat_carry__2_n_2,nl_modulo_sub_cmp_base_rsc_dat_carry__2_n_3,nl_modulo_sub_cmp_base_rsc_dat_carry__2_n_4,nl_modulo_sub_cmp_base_rsc_dat_carry__2_n_5,nl_modulo_sub_cmp_base_rsc_dat_carry__2_n_6,nl_modulo_sub_cmp_base_rsc_dat_carry__2_n_7}),
        .DI({1'b0,MUX1HOT_v_32_8_2_return[30:24]}),
        .O({nl_modulo_sub_cmp_base_rsc_dat0_out,nl_modulo_sub_cmp_base_rsc_dat0_out__0[30:24]}),
        .S({inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_176,inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_25,inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_23,inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_26,inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_n_27,inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_24,inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_25,inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_n_26}));
  FDRE \p_sva_reg[0] 
       (.C(clk),
        .CE(p_sva0),
        .D(p_rsc_dat[0]),
        .Q(p_sva[0]),
        .R(1'b0));
  FDRE \p_sva_reg[10] 
       (.C(clk),
        .CE(p_sva0),
        .D(p_rsc_dat[10]),
        .Q(p_sva[10]),
        .R(1'b0));
  FDRE \p_sva_reg[11] 
       (.C(clk),
        .CE(p_sva0),
        .D(p_rsc_dat[11]),
        .Q(p_sva[11]),
        .R(1'b0));
  FDRE \p_sva_reg[12] 
       (.C(clk),
        .CE(p_sva0),
        .D(p_rsc_dat[12]),
        .Q(p_sva[12]),
        .R(1'b0));
  FDRE \p_sva_reg[13] 
       (.C(clk),
        .CE(p_sva0),
        .D(p_rsc_dat[13]),
        .Q(p_sva[13]),
        .R(1'b0));
  FDRE \p_sva_reg[14] 
       (.C(clk),
        .CE(p_sva0),
        .D(p_rsc_dat[14]),
        .Q(p_sva[14]),
        .R(1'b0));
  FDRE \p_sva_reg[15] 
       (.C(clk),
        .CE(p_sva0),
        .D(p_rsc_dat[15]),
        .Q(p_sva[15]),
        .R(1'b0));
  FDRE \p_sva_reg[16] 
       (.C(clk),
        .CE(p_sva0),
        .D(p_rsc_dat[16]),
        .Q(p_sva[16]),
        .R(1'b0));
  FDRE \p_sva_reg[17] 
       (.C(clk),
        .CE(p_sva0),
        .D(p_rsc_dat[17]),
        .Q(p_sva[17]),
        .R(1'b0));
  FDRE \p_sva_reg[18] 
       (.C(clk),
        .CE(p_sva0),
        .D(p_rsc_dat[18]),
        .Q(p_sva[18]),
        .R(1'b0));
  FDRE \p_sva_reg[19] 
       (.C(clk),
        .CE(p_sva0),
        .D(p_rsc_dat[19]),
        .Q(p_sva[19]),
        .R(1'b0));
  FDRE \p_sva_reg[1] 
       (.C(clk),
        .CE(p_sva0),
        .D(p_rsc_dat[1]),
        .Q(p_sva[1]),
        .R(1'b0));
  FDRE \p_sva_reg[20] 
       (.C(clk),
        .CE(p_sva0),
        .D(p_rsc_dat[20]),
        .Q(p_sva[20]),
        .R(1'b0));
  FDRE \p_sva_reg[21] 
       (.C(clk),
        .CE(p_sva0),
        .D(p_rsc_dat[21]),
        .Q(p_sva[21]),
        .R(1'b0));
  FDRE \p_sva_reg[22] 
       (.C(clk),
        .CE(p_sva0),
        .D(p_rsc_dat[22]),
        .Q(p_sva[22]),
        .R(1'b0));
  FDRE \p_sva_reg[23] 
       (.C(clk),
        .CE(p_sva0),
        .D(p_rsc_dat[23]),
        .Q(p_sva[23]),
        .R(1'b0));
  FDRE \p_sva_reg[24] 
       (.C(clk),
        .CE(p_sva0),
        .D(p_rsc_dat[24]),
        .Q(p_sva[24]),
        .R(1'b0));
  FDRE \p_sva_reg[25] 
       (.C(clk),
        .CE(p_sva0),
        .D(p_rsc_dat[25]),
        .Q(p_sva[25]),
        .R(1'b0));
  FDRE \p_sva_reg[26] 
       (.C(clk),
        .CE(p_sva0),
        .D(p_rsc_dat[26]),
        .Q(p_sva[26]),
        .R(1'b0));
  FDRE \p_sva_reg[27] 
       (.C(clk),
        .CE(p_sva0),
        .D(p_rsc_dat[27]),
        .Q(p_sva[27]),
        .R(1'b0));
  FDRE \p_sva_reg[28] 
       (.C(clk),
        .CE(p_sva0),
        .D(p_rsc_dat[28]),
        .Q(p_sva[28]),
        .R(1'b0));
  FDRE \p_sva_reg[29] 
       (.C(clk),
        .CE(p_sva0),
        .D(p_rsc_dat[29]),
        .Q(p_sva[29]),
        .R(1'b0));
  FDRE \p_sva_reg[2] 
       (.C(clk),
        .CE(p_sva0),
        .D(p_rsc_dat[2]),
        .Q(p_sva[2]),
        .R(1'b0));
  FDRE \p_sva_reg[30] 
       (.C(clk),
        .CE(p_sva0),
        .D(p_rsc_dat[30]),
        .Q(p_sva[30]),
        .R(1'b0));
  FDRE \p_sva_reg[31] 
       (.C(clk),
        .CE(p_sva0),
        .D(p_rsc_dat[31]),
        .Q(p_sva[31]),
        .R(1'b0));
  FDRE \p_sva_reg[3] 
       (.C(clk),
        .CE(p_sva0),
        .D(p_rsc_dat[3]),
        .Q(p_sva[3]),
        .R(1'b0));
  FDRE \p_sva_reg[4] 
       (.C(clk),
        .CE(p_sva0),
        .D(p_rsc_dat[4]),
        .Q(p_sva[4]),
        .R(1'b0));
  FDRE \p_sva_reg[5] 
       (.C(clk),
        .CE(p_sva0),
        .D(p_rsc_dat[5]),
        .Q(p_sva[5]),
        .R(1'b0));
  FDRE \p_sva_reg[6] 
       (.C(clk),
        .CE(p_sva0),
        .D(p_rsc_dat[6]),
        .Q(p_sva[6]),
        .R(1'b0));
  FDRE \p_sva_reg[7] 
       (.C(clk),
        .CE(p_sva0),
        .D(p_rsc_dat[7]),
        .Q(p_sva[7]),
        .R(1'b0));
  FDRE \p_sva_reg[8] 
       (.C(clk),
        .CE(p_sva0),
        .D(p_rsc_dat[8]),
        .Q(p_sva[8]),
        .R(1'b0));
  FDRE \p_sva_reg[9] 
       (.C(clk),
        .CE(p_sva0),
        .D(p_rsc_dat[9]),
        .Q(p_sva[9]),
        .R(1'b0));
  FDRE \reg_VEC_LOOP_j_12_0_ftd_reg[0] 
       (.C(clk),
        .CE(VEC_LOOP_and_cse),
        .D(readslicef_14_13_1_return[0]),
        .Q(reg_VEC_LOOP_j_12_0_ftd[0]),
        .R(1'b0));
  FDRE \reg_VEC_LOOP_j_12_0_ftd_reg[1] 
       (.C(clk),
        .CE(VEC_LOOP_and_cse),
        .D(readslicef_14_13_1_return[1]),
        .Q(reg_VEC_LOOP_j_12_0_ftd[1]),
        .R(1'b0));
  FDRE \reg_VEC_LOOP_j_12_0_ftd_reg[2] 
       (.C(clk),
        .CE(VEC_LOOP_and_cse),
        .D(readslicef_14_13_1_return[2]),
        .Q(reg_VEC_LOOP_j_12_0_ftd[2]),
        .R(1'b0));
  FDRE \reg_VEC_LOOP_j_12_0_ftd_reg[3] 
       (.C(clk),
        .CE(VEC_LOOP_and_cse),
        .D(readslicef_14_13_1_return[3]),
        .Q(reg_VEC_LOOP_j_12_0_ftd[3]),
        .R(1'b0));
  FDRE \reg_VEC_LOOP_j_12_0_ftd_reg[4] 
       (.C(clk),
        .CE(VEC_LOOP_and_cse),
        .D(readslicef_14_13_1_return[4]),
        .Q(reg_VEC_LOOP_j_12_0_ftd[4]),
        .R(1'b0));
  FDRE \reg_VEC_LOOP_j_12_0_ftd_reg[5] 
       (.C(clk),
        .CE(VEC_LOOP_and_cse),
        .D(readslicef_14_13_1_return[5]),
        .Q(reg_VEC_LOOP_j_12_0_ftd[5]),
        .R(1'b0));
  FDRE \reg_VEC_LOOP_j_12_0_ftd_reg[6] 
       (.C(clk),
        .CE(VEC_LOOP_and_cse),
        .D(readslicef_14_13_1_return[6]),
        .Q(reg_VEC_LOOP_j_12_0_ftd[6]),
        .R(1'b0));
  FDRE \reg_VEC_LOOP_j_12_0_ftd_reg[7] 
       (.C(clk),
        .CE(VEC_LOOP_and_cse),
        .D(readslicef_14_13_1_return[7]),
        .Q(reg_VEC_LOOP_j_12_0_ftd[7]),
        .R(1'b0));
  FDRE \reg_VEC_LOOP_j_12_0_ftd_reg[8] 
       (.C(clk),
        .CE(VEC_LOOP_and_cse),
        .D(readslicef_14_13_1_return[8]),
        .Q(reg_VEC_LOOP_j_12_0_ftd[8]),
        .R(1'b0));
  FDRE \reg_VEC_LOOP_j_12_0_ftd_reg[9] 
       (.C(clk),
        .CE(VEC_LOOP_and_cse),
        .D(readslicef_14_13_1_return[9]),
        .Q(reg_VEC_LOOP_j_12_0_ftd[9]),
        .R(1'b0));
  FDRE reg_complete_rsci_oswt_cse_reg
       (.C(clk),
        .CE(complete_rsci_wen_comp),
        .D(reg_complete_rsci_oswt_cse0),
        .Q(reg_complete_rsci_oswt_cse_reg_0),
        .R(rst));
  FDRE reg_ensig_cgo_1_cse_reg
       (.C(clk),
        .CE(complete_rsci_wen_comp),
        .D(or_63_rmff),
        .Q(reg_ensig_cgo_1_cse),
        .R(rst));
  FDRE reg_ensig_cgo_cse_reg
       (.C(clk),
        .CE(complete_rsci_wen_comp),
        .D(or_61_rmff),
        .Q(reg_ensig_cgo_cse),
        .R(rst));
  FDRE reg_run_rsci_oswt_cse_reg
       (.C(clk),
        .CE(complete_rsci_wen_comp),
        .D(p_0_in6_in),
        .Q(reg_run_rsci_oswt_cse),
        .R(rst));
  FDRE reg_twiddle_rsc_0_0_i_oswt_cse_reg
       (.C(clk),
        .CE(complete_rsci_wen_comp),
        .D(nl_inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_inst_twiddle_rsc_0_0_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct),
        .Q(reg_twiddle_rsc_0_0_i_oswt_cse),
        .R(rst));
  FDRE reg_twiddle_rsc_0_1_i_oswt_cse_reg
       (.C(clk),
        .CE(complete_rsci_wen_comp),
        .D(nl_inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_inst_twiddle_rsc_0_1_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct),
        .Q(reg_twiddle_rsc_0_1_i_oswt_cse),
        .R(rst));
  FDRE reg_twiddle_rsc_0_2_i_oswt_cse_reg
       (.C(clk),
        .CE(complete_rsci_wen_comp),
        .D(nl_inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_inst_twiddle_rsc_0_2_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct),
        .Q(reg_twiddle_rsc_0_2_i_oswt_cse),
        .R(rst));
  FDRE reg_twiddle_rsc_0_3_i_oswt_cse_reg
       (.C(clk),
        .CE(complete_rsci_wen_comp),
        .D(nl_inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_inst_twiddle_rsc_0_3_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct),
        .Q(reg_twiddle_rsc_0_3_i_oswt_cse),
        .R(rst));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT2 #(
    .INIT(4'hE)) 
    reg_vec_rsc_0_0_i_oswt_cse_i_3
       (.I0(\COMP_LOOP_twiddle_f_mul_cse_sva_reg_n_0_[0] ),
        .I1(\COMP_LOOP_twiddle_f_mul_cse_sva_reg_n_0_[1] ),
        .O(reg_vec_rsc_0_0_i_oswt_cse_i_3_n_0));
  FDRE reg_vec_rsc_0_0_i_oswt_cse_reg
       (.C(clk),
        .CE(complete_rsci_wen_comp),
        .D(or_20_rmff),
        .Q(reg_vec_rsc_0_0_i_oswt_cse),
        .R(rst));
  FDRE reg_vec_rsc_0_1_i_oswt_cse_reg
       (.C(clk),
        .CE(complete_rsci_wen_comp),
        .D(or_27_rmff),
        .Q(reg_vec_rsc_0_1_i_oswt_cse),
        .R(rst));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT2 #(
    .INIT(4'hB)) 
    reg_vec_rsc_0_2_i_oswt_cse_i_3
       (.I0(nl_VEC_LOOP_acc_10_tmp_carry_n_15),
        .I1(nl_VEC_LOOP_acc_10_tmp_carry_n_14),
        .O(reg_vec_rsc_0_2_i_oswt_cse_i_3_n_0));
  FDRE reg_vec_rsc_0_2_i_oswt_cse_reg
       (.C(clk),
        .CE(complete_rsci_wen_comp),
        .D(or_30_rmff),
        .Q(reg_vec_rsc_0_2_i_oswt_cse),
        .R(rst));
  LUT2 #(
    .INIT(4'h7)) 
    reg_vec_rsc_0_3_i_oswt_cse_i_2
       (.I0(\COMP_LOOP_twiddle_f_mul_cse_sva_reg_n_0_[0] ),
        .I1(\COMP_LOOP_twiddle_f_mul_cse_sva_reg_n_0_[1] ),
        .O(reg_vec_rsc_0_3_i_oswt_cse_i_2_n_0));
  FDRE reg_vec_rsc_0_3_i_oswt_cse_reg
       (.C(clk),
        .CE(complete_rsci_wen_comp),
        .D(or_33_rmff),
        .Q(reg_vec_rsc_0_3_i_oswt_cse),
        .R(rst));
  FDRE reg_vec_rsc_0_4_i_oswt_cse_reg
       (.C(clk),
        .CE(complete_rsci_wen_comp),
        .D(or_36_rmff),
        .Q(reg_vec_rsc_0_4_i_oswt_cse),
        .R(rst));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT2 #(
    .INIT(4'hB)) 
    reg_vec_rsc_0_5_i_oswt_cse_i_2
       (.I0(\COMP_LOOP_twiddle_f_mul_cse_sva_reg_n_0_[1] ),
        .I1(\COMP_LOOP_twiddle_f_mul_cse_sva_reg_n_0_[0] ),
        .O(reg_vec_rsc_0_5_i_oswt_cse_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'h40)) 
    reg_vec_rsc_0_5_i_oswt_cse_i_3
       (.I0(nl_VEC_LOOP_acc_10_tmp_carry_n_14),
        .I1(nl_VEC_LOOP_acc_10_tmp_carry_n_15),
        .I2(p_0_in10_in),
        .O(nl_VEC_LOOP_acc_10_tmp_carry_0));
  FDRE reg_vec_rsc_0_5_i_oswt_cse_reg
       (.C(clk),
        .CE(complete_rsci_wen_comp),
        .D(or_39_rmff),
        .Q(reg_vec_rsc_0_5_i_oswt_cse),
        .R(rst));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT2 #(
    .INIT(4'hB)) 
    reg_vec_rsc_0_6_i_oswt_cse_i_2
       (.I0(\COMP_LOOP_twiddle_f_mul_cse_sva_reg_n_0_[0] ),
        .I1(\COMP_LOOP_twiddle_f_mul_cse_sva_reg_n_0_[1] ),
        .O(reg_vec_rsc_0_6_i_oswt_cse_i_2_n_0));
  FDRE reg_vec_rsc_0_6_i_oswt_cse_reg
       (.C(clk),
        .CE(complete_rsci_wen_comp),
        .D(or_42_rmff),
        .Q(reg_vec_rsc_0_6_i_oswt_cse),
        .R(rst));
  LUT2 #(
    .INIT(4'h7)) 
    reg_vec_rsc_0_7_i_oswt_cse_i_2
       (.I0(nl_VEC_LOOP_acc_10_tmp_carry_n_15),
        .I1(nl_VEC_LOOP_acc_10_tmp_carry_n_14),
        .O(reg_vec_rsc_0_7_i_oswt_cse_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    reg_vec_rsc_0_7_i_oswt_cse_i_3
       (.I0(\COMP_LOOP_twiddle_f_mul_cse_sva_reg_n_0_[1] ),
        .I1(\COMP_LOOP_twiddle_f_mul_cse_sva_reg_n_0_[0] ),
        .I2(\COMP_LOOP_twiddle_f_mul_cse_sva_reg_n_0_[2] ),
        .O(reg_vec_rsc_0_7_i_oswt_cse_i_3_n_0));
  FDRE reg_vec_rsc_0_7_i_oswt_cse_reg
       (.C(clk),
        .CE(complete_rsci_wen_comp),
        .D(or_45_rmff),
        .Q(reg_vec_rsc_0_7_i_oswt_cse),
        .R(rst));
  FDRE reg_vec_rsc_triosy_0_7_obj_iswt0_cse_reg
       (.C(clk),
        .CE(complete_rsci_wen_comp),
        .D(Q[1]),
        .Q(reg_vec_rsc_triosy_0_7_obj_iswt0_cse),
        .R(rst));
  FDRE \tmp_1_lpi_4_dfm_reg[0] 
       (.C(clk),
        .CE(complete_rsci_wen_comp),
        .D(MUX1HOT_v_32_8_2_return[0]),
        .Q(tmp_1_lpi_4_dfm[0]),
        .R(1'b0));
  FDRE \tmp_1_lpi_4_dfm_reg[10] 
       (.C(clk),
        .CE(complete_rsci_wen_comp),
        .D(MUX1HOT_v_32_8_2_return[10]),
        .Q(tmp_1_lpi_4_dfm[10]),
        .R(1'b0));
  FDRE \tmp_1_lpi_4_dfm_reg[11] 
       (.C(clk),
        .CE(complete_rsci_wen_comp),
        .D(MUX1HOT_v_32_8_2_return[11]),
        .Q(tmp_1_lpi_4_dfm[11]),
        .R(1'b0));
  FDRE \tmp_1_lpi_4_dfm_reg[12] 
       (.C(clk),
        .CE(complete_rsci_wen_comp),
        .D(MUX1HOT_v_32_8_2_return[12]),
        .Q(tmp_1_lpi_4_dfm[12]),
        .R(1'b0));
  FDRE \tmp_1_lpi_4_dfm_reg[13] 
       (.C(clk),
        .CE(complete_rsci_wen_comp),
        .D(MUX1HOT_v_32_8_2_return[13]),
        .Q(tmp_1_lpi_4_dfm[13]),
        .R(1'b0));
  FDRE \tmp_1_lpi_4_dfm_reg[14] 
       (.C(clk),
        .CE(complete_rsci_wen_comp),
        .D(MUX1HOT_v_32_8_2_return[14]),
        .Q(tmp_1_lpi_4_dfm[14]),
        .R(1'b0));
  FDRE \tmp_1_lpi_4_dfm_reg[15] 
       (.C(clk),
        .CE(complete_rsci_wen_comp),
        .D(MUX1HOT_v_32_8_2_return[15]),
        .Q(tmp_1_lpi_4_dfm[15]),
        .R(1'b0));
  FDRE \tmp_1_lpi_4_dfm_reg[16] 
       (.C(clk),
        .CE(complete_rsci_wen_comp),
        .D(MUX1HOT_v_32_8_2_return[16]),
        .Q(tmp_1_lpi_4_dfm[16]),
        .R(1'b0));
  FDRE \tmp_1_lpi_4_dfm_reg[17] 
       (.C(clk),
        .CE(complete_rsci_wen_comp),
        .D(MUX1HOT_v_32_8_2_return[17]),
        .Q(tmp_1_lpi_4_dfm[17]),
        .R(1'b0));
  FDRE \tmp_1_lpi_4_dfm_reg[18] 
       (.C(clk),
        .CE(complete_rsci_wen_comp),
        .D(MUX1HOT_v_32_8_2_return[18]),
        .Q(tmp_1_lpi_4_dfm[18]),
        .R(1'b0));
  FDRE \tmp_1_lpi_4_dfm_reg[19] 
       (.C(clk),
        .CE(complete_rsci_wen_comp),
        .D(MUX1HOT_v_32_8_2_return[19]),
        .Q(tmp_1_lpi_4_dfm[19]),
        .R(1'b0));
  FDRE \tmp_1_lpi_4_dfm_reg[1] 
       (.C(clk),
        .CE(complete_rsci_wen_comp),
        .D(MUX1HOT_v_32_8_2_return[1]),
        .Q(tmp_1_lpi_4_dfm[1]),
        .R(1'b0));
  FDRE \tmp_1_lpi_4_dfm_reg[20] 
       (.C(clk),
        .CE(complete_rsci_wen_comp),
        .D(MUX1HOT_v_32_8_2_return[20]),
        .Q(tmp_1_lpi_4_dfm[20]),
        .R(1'b0));
  FDRE \tmp_1_lpi_4_dfm_reg[21] 
       (.C(clk),
        .CE(complete_rsci_wen_comp),
        .D(MUX1HOT_v_32_8_2_return[21]),
        .Q(tmp_1_lpi_4_dfm[21]),
        .R(1'b0));
  FDRE \tmp_1_lpi_4_dfm_reg[22] 
       (.C(clk),
        .CE(complete_rsci_wen_comp),
        .D(MUX1HOT_v_32_8_2_return[22]),
        .Q(tmp_1_lpi_4_dfm[22]),
        .R(1'b0));
  FDRE \tmp_1_lpi_4_dfm_reg[23] 
       (.C(clk),
        .CE(complete_rsci_wen_comp),
        .D(MUX1HOT_v_32_8_2_return[23]),
        .Q(tmp_1_lpi_4_dfm[23]),
        .R(1'b0));
  FDRE \tmp_1_lpi_4_dfm_reg[24] 
       (.C(clk),
        .CE(complete_rsci_wen_comp),
        .D(MUX1HOT_v_32_8_2_return[24]),
        .Q(tmp_1_lpi_4_dfm[24]),
        .R(1'b0));
  FDRE \tmp_1_lpi_4_dfm_reg[25] 
       (.C(clk),
        .CE(complete_rsci_wen_comp),
        .D(MUX1HOT_v_32_8_2_return[25]),
        .Q(tmp_1_lpi_4_dfm[25]),
        .R(1'b0));
  FDRE \tmp_1_lpi_4_dfm_reg[26] 
       (.C(clk),
        .CE(complete_rsci_wen_comp),
        .D(MUX1HOT_v_32_8_2_return[26]),
        .Q(tmp_1_lpi_4_dfm[26]),
        .R(1'b0));
  FDRE \tmp_1_lpi_4_dfm_reg[27] 
       (.C(clk),
        .CE(complete_rsci_wen_comp),
        .D(MUX1HOT_v_32_8_2_return[27]),
        .Q(tmp_1_lpi_4_dfm[27]),
        .R(1'b0));
  FDRE \tmp_1_lpi_4_dfm_reg[28] 
       (.C(clk),
        .CE(complete_rsci_wen_comp),
        .D(MUX1HOT_v_32_8_2_return[28]),
        .Q(tmp_1_lpi_4_dfm[28]),
        .R(1'b0));
  FDRE \tmp_1_lpi_4_dfm_reg[29] 
       (.C(clk),
        .CE(complete_rsci_wen_comp),
        .D(MUX1HOT_v_32_8_2_return[29]),
        .Q(tmp_1_lpi_4_dfm[29]),
        .R(1'b0));
  FDRE \tmp_1_lpi_4_dfm_reg[2] 
       (.C(clk),
        .CE(complete_rsci_wen_comp),
        .D(MUX1HOT_v_32_8_2_return[2]),
        .Q(tmp_1_lpi_4_dfm[2]),
        .R(1'b0));
  FDRE \tmp_1_lpi_4_dfm_reg[30] 
       (.C(clk),
        .CE(complete_rsci_wen_comp),
        .D(MUX1HOT_v_32_8_2_return[30]),
        .Q(tmp_1_lpi_4_dfm[30]),
        .R(1'b0));
  FDRE \tmp_1_lpi_4_dfm_reg[31] 
       (.C(clk),
        .CE(complete_rsci_wen_comp),
        .D(MUX1HOT_v_32_8_2_return[31]),
        .Q(tmp_1_lpi_4_dfm[31]),
        .R(1'b0));
  FDRE \tmp_1_lpi_4_dfm_reg[3] 
       (.C(clk),
        .CE(complete_rsci_wen_comp),
        .D(MUX1HOT_v_32_8_2_return[3]),
        .Q(tmp_1_lpi_4_dfm[3]),
        .R(1'b0));
  FDRE \tmp_1_lpi_4_dfm_reg[4] 
       (.C(clk),
        .CE(complete_rsci_wen_comp),
        .D(MUX1HOT_v_32_8_2_return[4]),
        .Q(tmp_1_lpi_4_dfm[4]),
        .R(1'b0));
  FDRE \tmp_1_lpi_4_dfm_reg[5] 
       (.C(clk),
        .CE(complete_rsci_wen_comp),
        .D(MUX1HOT_v_32_8_2_return[5]),
        .Q(tmp_1_lpi_4_dfm[5]),
        .R(1'b0));
  FDRE \tmp_1_lpi_4_dfm_reg[6] 
       (.C(clk),
        .CE(complete_rsci_wen_comp),
        .D(MUX1HOT_v_32_8_2_return[6]),
        .Q(tmp_1_lpi_4_dfm[6]),
        .R(1'b0));
  FDRE \tmp_1_lpi_4_dfm_reg[7] 
       (.C(clk),
        .CE(complete_rsci_wen_comp),
        .D(MUX1HOT_v_32_8_2_return[7]),
        .Q(tmp_1_lpi_4_dfm[7]),
        .R(1'b0));
  FDRE \tmp_1_lpi_4_dfm_reg[8] 
       (.C(clk),
        .CE(complete_rsci_wen_comp),
        .D(MUX1HOT_v_32_8_2_return[8]),
        .Q(tmp_1_lpi_4_dfm[8]),
        .R(1'b0));
  FDRE \tmp_1_lpi_4_dfm_reg[9] 
       (.C(clk),
        .CE(complete_rsci_wen_comp),
        .D(MUX1HOT_v_32_8_2_return[9]),
        .Q(tmp_1_lpi_4_dfm[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "inPlaceNTT_DIF_precomp_core_core_fsm" *) 
module Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_core_fsm
   (complete_rsc_vzout_0,
    or_61_rmff,
    E,
    p_0_in6_in,
    \STAGE_LOOP_i_3_0_sva_reg[3] ,
    \FSM_onehot_state_var_reg[17]_0 ,
    \FSM_onehot_state_var_reg[16]_0 ,
    CEB1,
    vec_rsc_0_7_we,
    vec_rsc_0_6_we,
    vec_rsc_0_5_we,
    vec_rsc_0_4_we,
    vec_rsc_0_3_we,
    vec_rsc_0_2_we,
    vec_rsc_0_1_we,
    vec_rsc_0_0_we,
    DI,
    D,
    complete_rsc_vzout_1,
    SR,
    \STAGE_LOOP_i_3_0_sva_reg[3]_0 ,
    reg_complete_rsci_oswt_cse0,
    MUX1HOT_v_32_4_2_return5_out,
    MUX1HOT_v_32_4_2_return,
    \FSM_onehot_state_var_reg[16]_1 ,
    complete_rsc_vzout_2,
    \FSM_onehot_state_var_reg[4]_0 ,
    rst_0,
    \FSM_onehot_state_var_reg[1]_0 ,
    \FSM_onehot_state_var_reg[14]_0 ,
    VEC_LOOP_and_cse,
    CEA1,
    A,
    \STAGE_LOOP_i_3_0_sva_reg[1] ,
    \STAGE_LOOP_i_3_0_sva_reg[1]_0 ,
    \STAGE_LOOP_i_3_0_sva_reg[1]_1 ,
    \STAGE_LOOP_i_3_0_sva_reg[1]_2 ,
    or_39_rmff,
    or_27_rmff,
    \COMP_LOOP_k_12_0_sva_11_0_reg[7] ,
    S,
    \vec_rsc_0_1_i_q_d_bfwt_reg[31] ,
    \vec_rsc_0_4_i_q_d_bfwt_reg[1] ,
    \FSM_onehot_state_var_reg[6]_0 ,
    \FSM_onehot_state_var_reg[6]_1 ,
    \VEC_LOOP_acc_10_cse_sva_reg[1] ,
    \vec_rsc_0_4_i_q_d_bfwt_reg[3] ,
    \vec_rsc_0_4_i_q_d_bfwt_reg[5] ,
    \vec_rsc_0_4_i_q_d_bfwt_reg[6] ,
    \vec_rsc_0_4_i_q_d_bfwt_reg[7] ,
    \vec_rsc_0_4_i_q_d_bfwt_reg[9] ,
    \vec_rsc_0_4_i_q_d_bfwt_reg[10] ,
    \vec_rsc_0_2_i_q_d_bfwt_reg[11] ,
    \vec_rsc_0_4_i_q_d_bfwt_reg[13] ,
    \vec_rsc_0_4_i_q_d_bfwt_reg[14] ,
    \vec_rsc_0_4_i_q_d_bfwt_reg[17] ,
    \vec_rsc_0_4_i_q_d_bfwt_reg[19] ,
    \vec_rsc_0_4_i_q_d_bfwt_reg[21] ,
    \vec_rsc_0_4_i_q_d_bfwt_reg[22] ,
    \vec_rsc_0_4_i_q_d_bfwt_reg[23] ,
    \vec_rsc_0_4_i_q_d_bfwt_reg[25] ,
    \vec_rsc_0_4_i_q_d_bfwt_reg[26] ,
    \vec_rsc_0_4_i_q_d_bfwt_reg[27] ,
    \vec_rsc_0_4_i_q_d_bfwt_reg[29] ,
    \vec_rsc_0_4_i_q_d_bfwt_reg[30] ,
    \vec_rsc_0_2_i_q_d_bfwt_reg[31] ,
    \tmp_1_lpi_4_dfm_reg[31] ,
    \vec_rsc_0_2_i_q_d_bfwt_reg[0] ,
    \vec_rsc_0_4_i_q_d_bfwt_reg[2] ,
    \vec_rsc_0_2_i_q_d_bfwt_reg[4] ,
    \vec_rsc_0_4_i_q_d_bfwt_reg[8] ,
    \vec_rsc_0_2_i_q_d_bfwt_reg[12] ,
    \vec_rsc_0_2_i_q_d_bfwt_reg[15] ,
    \vec_rsc_0_4_i_q_d_bfwt_reg[16] ,
    \vec_rsc_0_4_i_q_d_bfwt_reg[18] ,
    \vec_rsc_0_2_i_q_d_bfwt_reg[20] ,
    \vec_rsc_0_2_i_q_d_bfwt_reg[24] ,
    \vec_rsc_0_4_i_q_d_bfwt_reg[28] ,
    or_36_rmff,
    or_20_rmff,
    or_42_rmff,
    or_30_rmff,
    VEC_LOOP_VEC_LOOP_and_6_itm_reg,
    VEC_LOOP_VEC_LOOP_and_2_itm_reg,
    VEC_LOOP_VEC_LOOP_and_4_itm_reg,
    VEC_LOOP_VEC_LOOP_and_5_itm_reg,
    or_63_rmff,
    \FSM_onehot_state_var_reg[14]_1 ,
    \FSM_onehot_state_var_reg[4]_1 ,
    nl_inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_inst_twiddle_rsc_0_2_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct,
    nl_inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_inst_twiddle_rsc_0_3_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct,
    vec_rsc_0_7_adr,
    or_33_rmff,
    or_45_rmff,
    nl_inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_inst_twiddle_rsc_0_1_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct,
    nl_inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_inst_twiddle_rsc_0_0_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct,
    \COMP_LOOP_twiddle_f_mul_cse_sva_reg[7] ,
    \tmp_1_lpi_4_dfm_reg[4] ,
    \tmp_1_lpi_4_dfm_reg[15] ,
    \tmp_1_lpi_4_dfm_reg[20] ,
    \tmp_1_lpi_4_dfm_reg[28] ,
    out,
    complete_rsc_vzout,
    \z_mul_cmp_z_oreg_reg[0]__0 ,
    reg_ensig_cgo_cse,
    Q,
    vec_rsc_0_0_we_0,
    \vec_rsc_0_7_adr[6] ,
    \reg_VEC_LOOP_j_12_0_ftd_reg[9] ,
    \reg_VEC_LOOP_j_12_0_ftd_reg[9]_0 ,
    \reg_VEC_LOOP_j_12_0_ftd_reg[9]_1 ,
    O,
    \vec_rsc_0_7_adr[6]_0 ,
    \FSM_onehot_state_var_reg[16]_2 ,
    DSP_A_B_DATA_INST,
    DSP_A_B_DATA_INST_0,
    DSP_A_B_DATA_INST_1,
    DSP_A_B_DATA_INST_2,
    DSP_A_B_DATA_INST_3,
    DSP_A_B_DATA_INST_4,
    DSP_A_B_DATA_INST_5,
    DSP_A_B_DATA_INST_6,
    DSP_A_B_DATA_INST_7,
    DSP_A_B_DATA_INST_8,
    DSP_A_B_DATA_INST_9,
    DSP_A_B_DATA_INST_10,
    DSP_A_B_DATA_INST_11,
    DSP_A_B_DATA_INST_12,
    DSP_A_B_DATA_INST_13,
    DSP_A_B_DATA_INST_14,
    DSP_A_B_DATA_INST_15,
    DSP_A_B_DATA_INST_16,
    DSP_A_B_DATA_INST_17,
    DSP_A_B_DATA_INST_18,
    DSP_A_B_DATA_INST_19,
    DSP_A_B_DATA_INST_20,
    DSP_A_B_DATA_INST_21,
    DSP_A_B_DATA_INST_22,
    DSP_A_B_DATA_INST_23,
    DSP_A_B_DATA_INST_24,
    DSP_A_B_DATA_INST_25,
    DSP_A_B_DATA_INST_26,
    DSP_A_B_DATA_INST_27,
    DSP_A_B_DATA_INST_28,
    DSP_A_B_DATA_INST_29,
    DSP_A_B_DATA_INST_30,
    DSP_A_B_DATA_INST_31,
    DSP_A_B_DATA_INST_32,
    DSP_A_B_DATA_INST_33,
    DSP_A_B_DATA_INST_34,
    DSP_A_B_DATA_INST_35,
    DSP_A_B_DATA_INST_36,
    DSP_A_B_DATA_INST_37,
    DSP_A_B_DATA_INST_38,
    DSP_A_B_DATA_INST_39,
    DSP_A_B_DATA_INST_40,
    DSP_A_B_DATA_INST_41,
    DSP_A_B_DATA_INST_42,
    DSP_A_B_DATA_INST_43,
    DSP_A_B_DATA_INST_44,
    DSP_A_B_DATA_INST_45,
    DSP_A_B_DATA_INST_46,
    DSP_A_B_DATA_INST_47,
    DSP_A_B_DATA_INST_48,
    DSP_A_B_DATA_INST_49,
    DSP_A_B_DATA_INST_50,
    DSP_A_B_DATA_INST_51,
    DSP_A_B_DATA_INST_52,
    DSP_A_B_DATA_INST_53,
    DSP_A_B_DATA_INST_54,
    DSP_A_B_DATA_INST_55,
    DSP_A_B_DATA_INST_56,
    DSP_A_B_DATA_INST_57,
    DSP_A_B_DATA_INST_58,
    DSP_A_B_DATA_INST_59,
    DSP_A_B_DATA_INST_60,
    DSP_A_B_DATA_INST_61,
    DSP_A_B_DATA_INST_62,
    DSP_A_B_DATA_INST_63,
    DSP_A_B_DATA_INST_64,
    DSP_A_B_DATA_INST_65,
    DSP_A_B_DATA_INST_66,
    DSP_A_B_DATA_INST_67,
    DSP_A_B_DATA_INST_68,
    DSP_A_B_DATA_INST_69,
    DSP_A_B_DATA_INST_70,
    DSP_A_B_DATA_INST_71,
    DSP_A_B_DATA_INST_72,
    DSP_A_B_DATA_INST_73,
    DSP_A_B_DATA_INST_74,
    DSP_A_B_DATA_INST_75,
    DSP_A_B_DATA_INST_76,
    DSP_A_B_DATA_INST_77,
    DSP_A_B_DATA_INST_78,
    DSP_A_B_DATA_INST_79,
    DSP_A_B_DATA_INST_80,
    DSP_A_B_DATA_INST_81,
    DSP_A_B_DATA_INST_82,
    DSP_A_B_DATA_INST_83,
    DSP_A_B_DATA_INST_84,
    DSP_A_B_DATA_INST_85,
    DSP_A_B_DATA_INST_86,
    DSP_A_B_DATA_INST_87,
    DSP_A_B_DATA_INST_88,
    DSP_A_B_DATA_INST_89,
    DSP_A_B_DATA_INST_90,
    DSP_A_B_DATA_INST_91,
    DSP_A_B_DATA_INST_92,
    DSP_A_B_DATA_INST_93,
    DSP_A_B_DATA_INST_94,
    DSP_A_B_DATA_INST_95,
    DSP_A_B_DATA_INST_96,
    DSP_A_B_DATA_INST_97,
    DSP_A_B_DATA_INST_98,
    DSP_A_B_DATA_INST_99,
    DSP_A_B_DATA_INST_100,
    DSP_A_B_DATA_INST_101,
    DSP_A_B_DATA_INST_102,
    DSP_A_B_DATA_INST_103,
    DSP_A_B_DATA_INST_104,
    DSP_A_B_DATA_INST_105,
    DSP_A_B_DATA_INST_106,
    DSP_A_B_DATA_INST_107,
    DSP_A_B_DATA_INST_108,
    DSP_A_B_DATA_INST_109,
    DSP_A_B_DATA_INST_110,
    DSP_A_B_DATA_INST_111,
    DSP_A_B_DATA_INST_112,
    DSP_A_B_DATA_INST_113,
    DSP_A_B_DATA_INST_114,
    DSP_A_B_DATA_INST_115,
    DSP_A_B_DATA_INST_116,
    DSP_A_B_DATA_INST_117,
    DSP_A_B_DATA_INST_118,
    DSP_A_B_DATA_INST_119,
    DSP_A_B_DATA_INST_120,
    DSP_A_B_DATA_INST_121,
    DSP_A_B_DATA_INST_122,
    DSP_A_B_DATA_INST_123,
    DSP_A_B_DATA_INST_124,
    DSP_A_B_DATA_INST_125,
    DSP_A_B_DATA_INST_126,
    vector_i_21_0,
    vector_i_21_1,
    vector_i_20_0,
    vector_i_20_1,
    vector_i_19_0,
    vector_i_19_1,
    vector_i_18_0,
    vector_i_18_1,
    vector_i_17_0,
    vector_i_17_1,
    vector_i_16_0,
    vector_i_16_1,
    vector_i_15_0,
    vector_i_15_1,
    vector_i_14_0,
    vector_i_14_1,
    vector_i_13_0,
    vector_i_13_1,
    vector_i_12_0,
    vector_i_12_1,
    vector_i_11_0,
    vector_i_11_1,
    vector_i_10_0,
    vector_i_10_1,
    vector_i_9_0,
    vector_i_9_1,
    vector_i_8_0,
    vector_i_8_1,
    vector_i_7_0,
    vector_i_7_1,
    vector_i_6_0,
    vector_i_6_1,
    vector_i_5_0,
    vector_i_5_1,
    t_mul_cmp_z_oreg_pconst_63_32_reg_i_15_0,
    t_mul_cmp_z_oreg_pconst_63_32_reg_i_15_1,
    t_mul_cmp_z_oreg_pconst_63_32_reg_i_14_0,
    t_mul_cmp_z_oreg_pconst_63_32_reg_i_14_1,
    t_mul_cmp_z_oreg_pconst_63_32_reg_i_13_0,
    t_mul_cmp_z_oreg_pconst_63_32_reg_i_13_1,
    t_mul_cmp_z_oreg_pconst_63_32_reg_i_12_0,
    t_mul_cmp_z_oreg_pconst_63_32_reg_i_12_1,
    t_mul_cmp_z_oreg_pconst_63_32_reg_i_11_0,
    t_mul_cmp_z_oreg_pconst_63_32_reg_i_11_1,
    t_mul_cmp_z_oreg_pconst_63_32_reg_i_10_0,
    t_mul_cmp_z_oreg_pconst_63_32_reg_i_10_1,
    t_mul_cmp_z_oreg_pconst_63_32_reg_i_9_0,
    t_mul_cmp_z_oreg_pconst_63_32_reg_i_9_1,
    t_mul_cmp_z_oreg_pconst_63_32_reg_i_8_0,
    t_mul_cmp_z_oreg_pconst_63_32_reg_i_8_1,
    t_mul_cmp_z_oreg_pconst_63_32_reg_i_7_0,
    t_mul_cmp_z_oreg_pconst_63_32_reg_i_7_1,
    t_mul_cmp_z_oreg_pconst_63_32_reg_i_6_0,
    t_mul_cmp_z_oreg_pconst_63_32_reg_i_6_1,
    t_mul_cmp_z_oreg_pconst_63_32_reg_i_5_0,
    t_mul_cmp_z_oreg_pconst_63_32_reg_i_5_1,
    t_mul_cmp_z_oreg_pconst_63_32_reg_i_4_0,
    t_mul_cmp_z_oreg_pconst_63_32_reg_i_4_1,
    t_mul_cmp_z_oreg_pconst_63_32_reg_i_3_0,
    t_mul_cmp_z_oreg_pconst_63_32_reg_i_3_1,
    t_mul_cmp_z_oreg_pconst_63_32_reg_i_2_0,
    t_mul_cmp_z_oreg_pconst_63_32_reg_i_2_1,
    t_mul_cmp_z_oreg_pconst_63_32_reg_i_1_0,
    t_mul_cmp_z_oreg_pconst_63_32_reg_i_1_1,
    vector__3_i_17_0,
    vector__3_i_17_1,
    vector__3_i_16_0,
    vector__3_i_16_1,
    vector__3_i_15_0,
    vector__3_i_15_1,
    vector__3_i_14_0,
    vector__3_i_14_1,
    vector__3_i_13_0,
    vector__3_i_13_1,
    vector__3_i_12_0,
    vector__3_i_12_1,
    vector__3_i_11_0,
    vector__3_i_11_1,
    vector__3_i_10_0,
    vector__3_i_10_1,
    vector__3_i_9_0,
    vector__3_i_9_1,
    vector__3_i_8_0,
    vector__3_i_8_1,
    vector__3_i_7_0,
    vector__3_i_7_1,
    vector__3_i_6_0,
    vector__3_i_6_1,
    vector__3_i_5_0,
    vector__3_i_5_1,
    vector__3_i_4_0,
    vector__3_i_4_1,
    vector__3_i_3_0,
    vector__3_i_3_1,
    vector__3_i_2_0,
    vector__3_i_2_1,
    vector__3_i_1_0,
    vector__3_i_1_1,
    z_mul_cmp_z_oreg_reg_i_15_0,
    z_mul_cmp_z_oreg_reg_i_15_1,
    z_mul_cmp_z_oreg_reg_i_14_0,
    z_mul_cmp_z_oreg_reg_i_14_1,
    z_mul_cmp_z_oreg_reg_i_13_0,
    z_mul_cmp_z_oreg_reg_i_13_1,
    z_mul_cmp_z_oreg_reg_i_12_0,
    z_mul_cmp_z_oreg_reg_i_12_1,
    z_mul_cmp_z_oreg_reg_i_11_0,
    z_mul_cmp_z_oreg_reg_i_11_1,
    z_mul_cmp_z_oreg_reg_i_10_0,
    z_mul_cmp_z_oreg_reg_i_10_1,
    z_mul_cmp_z_oreg_reg_i_9_0,
    z_mul_cmp_z_oreg_reg_i_9_1,
    z_mul_cmp_z_oreg_reg_i_8_0,
    z_mul_cmp_z_oreg_reg_i_8_1,
    z_mul_cmp_z_oreg_reg_i_7_0,
    z_mul_cmp_z_oreg_reg_i_7_1,
    z_mul_cmp_z_oreg_reg_i_6_0,
    z_mul_cmp_z_oreg_reg_i_6_1,
    z_mul_cmp_z_oreg_reg_i_5_0,
    z_mul_cmp_z_oreg_reg_i_5_1,
    z_mul_cmp_z_oreg_reg_i_4_0,
    z_mul_cmp_z_oreg_reg_i_4_1,
    z_mul_cmp_z_oreg_reg_i_3_0,
    z_mul_cmp_z_oreg_reg_i_3_1,
    z_mul_cmp_z_oreg_reg_i_2_0,
    z_mul_cmp_z_oreg_reg_i_2_1,
    z_mul_cmp_z_oreg_reg_i_1_0,
    z_mul_cmp_z_oreg_reg_i_1_1,
    rst,
    reg_ensig_cgo_1_cse,
    reg_vec_rsc_0_5_i_oswt_cse_reg,
    reg_vec_rsc_0_5_i_oswt_cse_reg_0,
    reg_vec_rsc_0_1_i_oswt_cse_reg,
    B,
    \reg_VEC_LOOP_j_12_0_ftd_reg[7] ,
    \reg_VEC_LOOP_j_12_0_ftd_reg[9]_2 ,
    \tmp_1_lpi_4_dfm_reg[1] ,
    vec_rsc_0_2_q,
    vec_rsc_0_2_i_bcwt,
    \tmp_1_lpi_4_dfm_reg[31]_0 ,
    \tmp_1_lpi_4_dfm_reg[30] ,
    vec_rsc_0_4_i_bcwt,
    vec_rsc_0_4_q,
    \tmp_1_lpi_4_dfm_reg[1]_0 ,
    \tmp_1_lpi_4_dfm_reg[3] ,
    \tmp_1_lpi_4_dfm_reg[3]_0 ,
    \tmp_1_lpi_4_dfm_reg[5] ,
    \tmp_1_lpi_4_dfm_reg[5]_0 ,
    \tmp_1_lpi_4_dfm_reg[6] ,
    \tmp_1_lpi_4_dfm_reg[6]_0 ,
    \tmp_1_lpi_4_dfm_reg[7] ,
    \tmp_1_lpi_4_dfm_reg[7]_0 ,
    \tmp_1_lpi_4_dfm_reg[9] ,
    \tmp_1_lpi_4_dfm_reg[9]_0 ,
    \tmp_1_lpi_4_dfm_reg[10] ,
    \tmp_1_lpi_4_dfm_reg[10]_0 ,
    \tmp_1_lpi_4_dfm_reg[11] ,
    \tmp_1_lpi_4_dfm_reg[11]_0 ,
    \tmp_1_lpi_4_dfm_reg[13] ,
    \tmp_1_lpi_4_dfm_reg[13]_0 ,
    \tmp_1_lpi_4_dfm_reg[14] ,
    \tmp_1_lpi_4_dfm_reg[14]_0 ,
    \tmp_1_lpi_4_dfm_reg[17] ,
    \tmp_1_lpi_4_dfm_reg[17]_0 ,
    \tmp_1_lpi_4_dfm_reg[19] ,
    \tmp_1_lpi_4_dfm_reg[19]_0 ,
    \tmp_1_lpi_4_dfm_reg[21] ,
    \tmp_1_lpi_4_dfm_reg[21]_0 ,
    \tmp_1_lpi_4_dfm_reg[22] ,
    \tmp_1_lpi_4_dfm_reg[22]_0 ,
    \tmp_1_lpi_4_dfm_reg[23] ,
    \tmp_1_lpi_4_dfm_reg[23]_0 ,
    \tmp_1_lpi_4_dfm_reg[25] ,
    \tmp_1_lpi_4_dfm_reg[25]_0 ,
    \tmp_1_lpi_4_dfm_reg[26] ,
    \tmp_1_lpi_4_dfm_reg[26]_0 ,
    \tmp_1_lpi_4_dfm_reg[27] ,
    \tmp_1_lpi_4_dfm_reg[27]_0 ,
    \tmp_1_lpi_4_dfm_reg[29] ,
    \tmp_1_lpi_4_dfm_reg[29]_0 ,
    \tmp_1_lpi_4_dfm_reg[30]_0 ,
    \tmp_1_lpi_4_dfm_reg[30]_1 ,
    \tmp_1_lpi_4_dfm_reg[31]_1 ,
    vec_rsc_0_1_i_bcwt,
    vec_rsc_0_1_q,
    \tmp_1_lpi_4_dfm_reg[31]_2 ,
    nl_modulo_sub_cmp_base_rsc_dat_carry__2,
    nl_modulo_sub_cmp_base_rsc_dat_carry__2_0,
    nl_modulo_sub_cmp_base_rsc_dat_carry__2_1,
    nl_modulo_sub_cmp_base_rsc_dat_carry__2_2,
    nl_modulo_sub_cmp_base_rsc_dat_carry__2_3,
    \tmp_1_lpi_4_dfm_reg[0] ,
    \tmp_1_lpi_4_dfm_reg[2] ,
    \tmp_1_lpi_4_dfm_reg[4]_0 ,
    \tmp_1_lpi_4_dfm_reg[8] ,
    \tmp_1_lpi_4_dfm_reg[12] ,
    \tmp_1_lpi_4_dfm_reg[15]_0 ,
    \tmp_1_lpi_4_dfm_reg[16] ,
    \tmp_1_lpi_4_dfm_reg[18] ,
    \tmp_1_lpi_4_dfm_reg[20]_0 ,
    \tmp_1_lpi_4_dfm_reg[24] ,
    \tmp_1_lpi_4_dfm_reg[28]_0 ,
    \tmp_1_lpi_4_dfm_reg[31]_3 ,
    reg_vec_rsc_0_4_i_oswt_cse_reg,
    reg_vec_rsc_0_0_i_oswt_cse_reg,
    reg_vec_rsc_0_6_i_oswt_cse_reg,
    reg_vec_rsc_0_6_i_oswt_cse_reg_0,
    reg_vec_rsc_0_2_i_oswt_cse_reg,
    reg_vec_rsc_0_2_i_oswt_cse_reg_0,
    VEC_LOOP_VEC_LOOP_and_6_itm,
    VEC_LOOP_VEC_LOOP_and_13_itm,
    VEC_LOOP_VEC_LOOP_and_2_itm,
    VEC_LOOP_VEC_LOOP_and_9_itm,
    VEC_LOOP_VEC_LOOP_and_4_itm,
    VEC_LOOP_VEC_LOOP_and_5_itm,
    VEC_LOOP_VEC_LOOP_and_12_itm,
    \COMP_LOOP_twiddle_f_mul_cse_sva_reg[9] ,
    \COMP_LOOP_twiddle_f_mul_cse_sva_reg[9]_0 ,
    P,
    \COMP_LOOP_twiddle_f_mul_cse_sva_reg[7]_0 ,
    \vec_rsc_0_7_adr[6]_1 ,
    reg_vec_rsc_0_3_i_oswt_cse_reg,
    reg_vec_rsc_0_7_i_oswt_cse_reg,
    reg_vec_rsc_0_7_i_oswt_cse_reg_0,
    \FSM_onehot_state_var_reg[15]_0 ,
    VEC_LOOP_slc_VEC_LOOP_acc_2_itm,
    p_0_in0_in,
    \reg_VEC_LOOP_j_12_0_ftd_reg[7]_0 ,
    \reg_VEC_LOOP_j_12_0_ftd_reg[9]_3 ,
    \reg_VEC_LOOP_j_12_0_ftd_reg[9]_4 ,
    nl_modulo_add_cmp_base_rsc_dat_carry,
    nl_modulo_add_cmp_base_rsc_dat_carry_0,
    nl_modulo_add_cmp_base_rsc_dat_carry_1,
    nl_modulo_add_cmp_base_rsc_dat_carry_2,
    nl_modulo_add_cmp_base_rsc_dat_carry_3,
    nl_modulo_add_cmp_base_rsc_dat_carry_4,
    nl_modulo_add_cmp_base_rsc_dat_carry_5,
    nl_modulo_add_cmp_base_rsc_dat_carry_6,
    nl_modulo_add_cmp_base_rsc_dat_carry_7,
    nl_modulo_add_cmp_base_rsc_dat_carry_8,
    nl_modulo_add_cmp_base_rsc_dat_carry_9,
    nl_modulo_add_cmp_base_rsc_dat_carry_10,
    nl_modulo_add_cmp_base_rsc_dat_carry__0,
    nl_modulo_add_cmp_base_rsc_dat_carry__0_0,
    nl_modulo_add_cmp_base_rsc_dat_carry__0_1,
    nl_modulo_add_cmp_base_rsc_dat_carry__0_2,
    nl_modulo_add_cmp_base_rsc_dat_carry__0_3,
    nl_modulo_add_cmp_base_rsc_dat_carry__0_4,
    nl_modulo_add_cmp_base_rsc_dat_carry__0_5,
    nl_modulo_add_cmp_base_rsc_dat_carry__0_6,
    nl_modulo_add_cmp_base_rsc_dat_carry__0_7,
    nl_modulo_add_cmp_base_rsc_dat_carry__0_8,
    nl_modulo_add_cmp_base_rsc_dat_carry__0_9,
    nl_modulo_add_cmp_base_rsc_dat_carry__0_10,
    nl_modulo_add_cmp_base_rsc_dat_carry__1,
    nl_modulo_add_cmp_base_rsc_dat_carry__1_0,
    nl_modulo_add_cmp_base_rsc_dat_carry__1_1,
    nl_modulo_add_cmp_base_rsc_dat_carry__1_2,
    nl_modulo_add_cmp_base_rsc_dat_carry__1_3,
    nl_modulo_add_cmp_base_rsc_dat_carry__1_4,
    nl_modulo_add_cmp_base_rsc_dat_carry__1_5,
    nl_modulo_add_cmp_base_rsc_dat_carry__1_6,
    nl_modulo_add_cmp_base_rsc_dat_carry__1_7,
    nl_modulo_add_cmp_base_rsc_dat_carry__1_8,
    nl_modulo_add_cmp_base_rsc_dat_carry__1_9,
    nl_modulo_add_cmp_base_rsc_dat_carry__1_10,
    nl_modulo_add_cmp_base_rsc_dat_carry__2,
    nl_modulo_add_cmp_base_rsc_dat_carry__2_0,
    nl_modulo_add_cmp_base_rsc_dat_carry__2_1,
    nl_modulo_add_cmp_base_rsc_dat_carry__2_2,
    nl_modulo_add_cmp_base_rsc_dat_carry__2_3,
    nl_modulo_add_cmp_base_rsc_dat_carry__2_4,
    nl_modulo_add_cmp_base_rsc_dat_carry__2_5,
    nl_modulo_add_cmp_base_rsc_dat_carry__2_6,
    clk,
    C,
    DSP_A_B_DATA_INST_127,
    vector_i_3_0,
    vector_i_3_1);
  output complete_rsc_vzout_0;
  output or_61_rmff;
  output [0:0]E;
  output p_0_in6_in;
  output \STAGE_LOOP_i_3_0_sva_reg[3] ;
  output \FSM_onehot_state_var_reg[17]_0 ;
  output [4:0]\FSM_onehot_state_var_reg[16]_0 ;
  output CEB1;
  output vec_rsc_0_7_we;
  output vec_rsc_0_6_we;
  output vec_rsc_0_5_we;
  output vec_rsc_0_4_we;
  output vec_rsc_0_3_we;
  output vec_rsc_0_2_we;
  output vec_rsc_0_1_we;
  output vec_rsc_0_0_we;
  output [3:0]DI;
  output [2:0]D;
  output [0:0]complete_rsc_vzout_1;
  output [0:0]SR;
  output \STAGE_LOOP_i_3_0_sva_reg[3]_0 ;
  output reg_complete_rsci_oswt_cse0;
  output [31:0]MUX1HOT_v_32_4_2_return5_out;
  output [31:0]MUX1HOT_v_32_4_2_return;
  output [0:0]\FSM_onehot_state_var_reg[16]_1 ;
  output [0:0]complete_rsc_vzout_2;
  output [0:0]\FSM_onehot_state_var_reg[4]_0 ;
  output [0:0]rst_0;
  output [0:0]\FSM_onehot_state_var_reg[1]_0 ;
  output [0:0]\FSM_onehot_state_var_reg[14]_0 ;
  output VEC_LOOP_and_cse;
  output CEA1;
  output [8:0]A;
  output \STAGE_LOOP_i_3_0_sva_reg[1] ;
  output \STAGE_LOOP_i_3_0_sva_reg[1]_0 ;
  output \STAGE_LOOP_i_3_0_sva_reg[1]_1 ;
  output \STAGE_LOOP_i_3_0_sva_reg[1]_2 ;
  output or_39_rmff;
  output or_27_rmff;
  output [7:0]\COMP_LOOP_k_12_0_sva_11_0_reg[7] ;
  output [4:0]S;
  output [20:0]\vec_rsc_0_1_i_q_d_bfwt_reg[31] ;
  output \vec_rsc_0_4_i_q_d_bfwt_reg[1] ;
  output \FSM_onehot_state_var_reg[6]_0 ;
  output \FSM_onehot_state_var_reg[6]_1 ;
  output \VEC_LOOP_acc_10_cse_sva_reg[1] ;
  output \vec_rsc_0_4_i_q_d_bfwt_reg[3] ;
  output \vec_rsc_0_4_i_q_d_bfwt_reg[5] ;
  output \vec_rsc_0_4_i_q_d_bfwt_reg[6] ;
  output \vec_rsc_0_4_i_q_d_bfwt_reg[7] ;
  output \vec_rsc_0_4_i_q_d_bfwt_reg[9] ;
  output \vec_rsc_0_4_i_q_d_bfwt_reg[10] ;
  output \vec_rsc_0_2_i_q_d_bfwt_reg[11] ;
  output \vec_rsc_0_4_i_q_d_bfwt_reg[13] ;
  output \vec_rsc_0_4_i_q_d_bfwt_reg[14] ;
  output \vec_rsc_0_4_i_q_d_bfwt_reg[17] ;
  output \vec_rsc_0_4_i_q_d_bfwt_reg[19] ;
  output \vec_rsc_0_4_i_q_d_bfwt_reg[21] ;
  output \vec_rsc_0_4_i_q_d_bfwt_reg[22] ;
  output \vec_rsc_0_4_i_q_d_bfwt_reg[23] ;
  output \vec_rsc_0_4_i_q_d_bfwt_reg[25] ;
  output \vec_rsc_0_4_i_q_d_bfwt_reg[26] ;
  output \vec_rsc_0_4_i_q_d_bfwt_reg[27] ;
  output \vec_rsc_0_4_i_q_d_bfwt_reg[29] ;
  output \vec_rsc_0_4_i_q_d_bfwt_reg[30] ;
  output \vec_rsc_0_2_i_q_d_bfwt_reg[31] ;
  output [0:0]\tmp_1_lpi_4_dfm_reg[31] ;
  output \vec_rsc_0_2_i_q_d_bfwt_reg[0] ;
  output \vec_rsc_0_4_i_q_d_bfwt_reg[2] ;
  output \vec_rsc_0_2_i_q_d_bfwt_reg[4] ;
  output \vec_rsc_0_4_i_q_d_bfwt_reg[8] ;
  output \vec_rsc_0_2_i_q_d_bfwt_reg[12] ;
  output \vec_rsc_0_2_i_q_d_bfwt_reg[15] ;
  output \vec_rsc_0_4_i_q_d_bfwt_reg[16] ;
  output \vec_rsc_0_4_i_q_d_bfwt_reg[18] ;
  output \vec_rsc_0_2_i_q_d_bfwt_reg[20] ;
  output \vec_rsc_0_2_i_q_d_bfwt_reg[24] ;
  output \vec_rsc_0_4_i_q_d_bfwt_reg[28] ;
  output or_36_rmff;
  output or_20_rmff;
  output or_42_rmff;
  output or_30_rmff;
  output VEC_LOOP_VEC_LOOP_and_6_itm_reg;
  output VEC_LOOP_VEC_LOOP_and_2_itm_reg;
  output VEC_LOOP_VEC_LOOP_and_4_itm_reg;
  output VEC_LOOP_VEC_LOOP_and_5_itm_reg;
  output or_63_rmff;
  output \FSM_onehot_state_var_reg[14]_1 ;
  output [9:0]\FSM_onehot_state_var_reg[4]_1 ;
  output nl_inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_inst_twiddle_rsc_0_2_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct;
  output nl_inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_inst_twiddle_rsc_0_3_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct;
  output [6:0]vec_rsc_0_7_adr;
  output or_33_rmff;
  output or_45_rmff;
  output nl_inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_inst_twiddle_rsc_0_1_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct;
  output nl_inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_inst_twiddle_rsc_0_0_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct;
  output [7:0]\COMP_LOOP_twiddle_f_mul_cse_sva_reg[7] ;
  output [2:0]\tmp_1_lpi_4_dfm_reg[4] ;
  output [2:0]\tmp_1_lpi_4_dfm_reg[15] ;
  output [2:0]\tmp_1_lpi_4_dfm_reg[20] ;
  output [1:0]\tmp_1_lpi_4_dfm_reg[28] ;
  output [31:0]out;
  input complete_rsc_vzout;
  input \z_mul_cmp_z_oreg_reg[0]__0 ;
  input reg_ensig_cgo_cse;
  input [3:0]Q;
  input vec_rsc_0_0_we_0;
  input [9:0]\vec_rsc_0_7_adr[6] ;
  input [9:0]\reg_VEC_LOOP_j_12_0_ftd_reg[9] ;
  input \reg_VEC_LOOP_j_12_0_ftd_reg[9]_0 ;
  input \reg_VEC_LOOP_j_12_0_ftd_reg[9]_1 ;
  input [7:0]O;
  input [9:0]\vec_rsc_0_7_adr[6]_0 ;
  input \FSM_onehot_state_var_reg[16]_2 ;
  input DSP_A_B_DATA_INST;
  input DSP_A_B_DATA_INST_0;
  input DSP_A_B_DATA_INST_1;
  input DSP_A_B_DATA_INST_2;
  input DSP_A_B_DATA_INST_3;
  input DSP_A_B_DATA_INST_4;
  input DSP_A_B_DATA_INST_5;
  input DSP_A_B_DATA_INST_6;
  input DSP_A_B_DATA_INST_7;
  input DSP_A_B_DATA_INST_8;
  input DSP_A_B_DATA_INST_9;
  input DSP_A_B_DATA_INST_10;
  input DSP_A_B_DATA_INST_11;
  input DSP_A_B_DATA_INST_12;
  input DSP_A_B_DATA_INST_13;
  input DSP_A_B_DATA_INST_14;
  input DSP_A_B_DATA_INST_15;
  input DSP_A_B_DATA_INST_16;
  input DSP_A_B_DATA_INST_17;
  input DSP_A_B_DATA_INST_18;
  input DSP_A_B_DATA_INST_19;
  input DSP_A_B_DATA_INST_20;
  input DSP_A_B_DATA_INST_21;
  input DSP_A_B_DATA_INST_22;
  input DSP_A_B_DATA_INST_23;
  input DSP_A_B_DATA_INST_24;
  input DSP_A_B_DATA_INST_25;
  input DSP_A_B_DATA_INST_26;
  input DSP_A_B_DATA_INST_27;
  input DSP_A_B_DATA_INST_28;
  input DSP_A_B_DATA_INST_29;
  input DSP_A_B_DATA_INST_30;
  input DSP_A_B_DATA_INST_31;
  input DSP_A_B_DATA_INST_32;
  input DSP_A_B_DATA_INST_33;
  input DSP_A_B_DATA_INST_34;
  input DSP_A_B_DATA_INST_35;
  input DSP_A_B_DATA_INST_36;
  input DSP_A_B_DATA_INST_37;
  input DSP_A_B_DATA_INST_38;
  input DSP_A_B_DATA_INST_39;
  input DSP_A_B_DATA_INST_40;
  input DSP_A_B_DATA_INST_41;
  input DSP_A_B_DATA_INST_42;
  input DSP_A_B_DATA_INST_43;
  input DSP_A_B_DATA_INST_44;
  input DSP_A_B_DATA_INST_45;
  input DSP_A_B_DATA_INST_46;
  input DSP_A_B_DATA_INST_47;
  input DSP_A_B_DATA_INST_48;
  input DSP_A_B_DATA_INST_49;
  input DSP_A_B_DATA_INST_50;
  input DSP_A_B_DATA_INST_51;
  input DSP_A_B_DATA_INST_52;
  input DSP_A_B_DATA_INST_53;
  input DSP_A_B_DATA_INST_54;
  input DSP_A_B_DATA_INST_55;
  input DSP_A_B_DATA_INST_56;
  input DSP_A_B_DATA_INST_57;
  input DSP_A_B_DATA_INST_58;
  input DSP_A_B_DATA_INST_59;
  input DSP_A_B_DATA_INST_60;
  input DSP_A_B_DATA_INST_61;
  input DSP_A_B_DATA_INST_62;
  input DSP_A_B_DATA_INST_63;
  input DSP_A_B_DATA_INST_64;
  input DSP_A_B_DATA_INST_65;
  input DSP_A_B_DATA_INST_66;
  input DSP_A_B_DATA_INST_67;
  input DSP_A_B_DATA_INST_68;
  input DSP_A_B_DATA_INST_69;
  input DSP_A_B_DATA_INST_70;
  input DSP_A_B_DATA_INST_71;
  input DSP_A_B_DATA_INST_72;
  input DSP_A_B_DATA_INST_73;
  input DSP_A_B_DATA_INST_74;
  input DSP_A_B_DATA_INST_75;
  input DSP_A_B_DATA_INST_76;
  input DSP_A_B_DATA_INST_77;
  input DSP_A_B_DATA_INST_78;
  input DSP_A_B_DATA_INST_79;
  input DSP_A_B_DATA_INST_80;
  input DSP_A_B_DATA_INST_81;
  input DSP_A_B_DATA_INST_82;
  input DSP_A_B_DATA_INST_83;
  input DSP_A_B_DATA_INST_84;
  input DSP_A_B_DATA_INST_85;
  input DSP_A_B_DATA_INST_86;
  input DSP_A_B_DATA_INST_87;
  input DSP_A_B_DATA_INST_88;
  input DSP_A_B_DATA_INST_89;
  input DSP_A_B_DATA_INST_90;
  input DSP_A_B_DATA_INST_91;
  input DSP_A_B_DATA_INST_92;
  input DSP_A_B_DATA_INST_93;
  input DSP_A_B_DATA_INST_94;
  input DSP_A_B_DATA_INST_95;
  input DSP_A_B_DATA_INST_96;
  input DSP_A_B_DATA_INST_97;
  input DSP_A_B_DATA_INST_98;
  input DSP_A_B_DATA_INST_99;
  input DSP_A_B_DATA_INST_100;
  input DSP_A_B_DATA_INST_101;
  input DSP_A_B_DATA_INST_102;
  input DSP_A_B_DATA_INST_103;
  input DSP_A_B_DATA_INST_104;
  input DSP_A_B_DATA_INST_105;
  input DSP_A_B_DATA_INST_106;
  input DSP_A_B_DATA_INST_107;
  input DSP_A_B_DATA_INST_108;
  input DSP_A_B_DATA_INST_109;
  input DSP_A_B_DATA_INST_110;
  input DSP_A_B_DATA_INST_111;
  input DSP_A_B_DATA_INST_112;
  input DSP_A_B_DATA_INST_113;
  input DSP_A_B_DATA_INST_114;
  input DSP_A_B_DATA_INST_115;
  input DSP_A_B_DATA_INST_116;
  input DSP_A_B_DATA_INST_117;
  input DSP_A_B_DATA_INST_118;
  input DSP_A_B_DATA_INST_119;
  input DSP_A_B_DATA_INST_120;
  input DSP_A_B_DATA_INST_121;
  input DSP_A_B_DATA_INST_122;
  input DSP_A_B_DATA_INST_123;
  input DSP_A_B_DATA_INST_124;
  input DSP_A_B_DATA_INST_125;
  input DSP_A_B_DATA_INST_126;
  input vector_i_21_0;
  input vector_i_21_1;
  input vector_i_20_0;
  input vector_i_20_1;
  input vector_i_19_0;
  input vector_i_19_1;
  input vector_i_18_0;
  input vector_i_18_1;
  input vector_i_17_0;
  input vector_i_17_1;
  input vector_i_16_0;
  input vector_i_16_1;
  input vector_i_15_0;
  input vector_i_15_1;
  input vector_i_14_0;
  input vector_i_14_1;
  input vector_i_13_0;
  input vector_i_13_1;
  input vector_i_12_0;
  input vector_i_12_1;
  input vector_i_11_0;
  input vector_i_11_1;
  input vector_i_10_0;
  input vector_i_10_1;
  input vector_i_9_0;
  input vector_i_9_1;
  input vector_i_8_0;
  input vector_i_8_1;
  input vector_i_7_0;
  input vector_i_7_1;
  input vector_i_6_0;
  input vector_i_6_1;
  input vector_i_5_0;
  input vector_i_5_1;
  input t_mul_cmp_z_oreg_pconst_63_32_reg_i_15_0;
  input t_mul_cmp_z_oreg_pconst_63_32_reg_i_15_1;
  input t_mul_cmp_z_oreg_pconst_63_32_reg_i_14_0;
  input t_mul_cmp_z_oreg_pconst_63_32_reg_i_14_1;
  input t_mul_cmp_z_oreg_pconst_63_32_reg_i_13_0;
  input t_mul_cmp_z_oreg_pconst_63_32_reg_i_13_1;
  input t_mul_cmp_z_oreg_pconst_63_32_reg_i_12_0;
  input t_mul_cmp_z_oreg_pconst_63_32_reg_i_12_1;
  input t_mul_cmp_z_oreg_pconst_63_32_reg_i_11_0;
  input t_mul_cmp_z_oreg_pconst_63_32_reg_i_11_1;
  input t_mul_cmp_z_oreg_pconst_63_32_reg_i_10_0;
  input t_mul_cmp_z_oreg_pconst_63_32_reg_i_10_1;
  input t_mul_cmp_z_oreg_pconst_63_32_reg_i_9_0;
  input t_mul_cmp_z_oreg_pconst_63_32_reg_i_9_1;
  input t_mul_cmp_z_oreg_pconst_63_32_reg_i_8_0;
  input t_mul_cmp_z_oreg_pconst_63_32_reg_i_8_1;
  input t_mul_cmp_z_oreg_pconst_63_32_reg_i_7_0;
  input t_mul_cmp_z_oreg_pconst_63_32_reg_i_7_1;
  input t_mul_cmp_z_oreg_pconst_63_32_reg_i_6_0;
  input t_mul_cmp_z_oreg_pconst_63_32_reg_i_6_1;
  input t_mul_cmp_z_oreg_pconst_63_32_reg_i_5_0;
  input t_mul_cmp_z_oreg_pconst_63_32_reg_i_5_1;
  input t_mul_cmp_z_oreg_pconst_63_32_reg_i_4_0;
  input t_mul_cmp_z_oreg_pconst_63_32_reg_i_4_1;
  input t_mul_cmp_z_oreg_pconst_63_32_reg_i_3_0;
  input t_mul_cmp_z_oreg_pconst_63_32_reg_i_3_1;
  input t_mul_cmp_z_oreg_pconst_63_32_reg_i_2_0;
  input t_mul_cmp_z_oreg_pconst_63_32_reg_i_2_1;
  input t_mul_cmp_z_oreg_pconst_63_32_reg_i_1_0;
  input t_mul_cmp_z_oreg_pconst_63_32_reg_i_1_1;
  input vector__3_i_17_0;
  input vector__3_i_17_1;
  input vector__3_i_16_0;
  input vector__3_i_16_1;
  input vector__3_i_15_0;
  input vector__3_i_15_1;
  input vector__3_i_14_0;
  input vector__3_i_14_1;
  input vector__3_i_13_0;
  input vector__3_i_13_1;
  input vector__3_i_12_0;
  input vector__3_i_12_1;
  input vector__3_i_11_0;
  input vector__3_i_11_1;
  input vector__3_i_10_0;
  input vector__3_i_10_1;
  input vector__3_i_9_0;
  input vector__3_i_9_1;
  input vector__3_i_8_0;
  input vector__3_i_8_1;
  input vector__3_i_7_0;
  input vector__3_i_7_1;
  input vector__3_i_6_0;
  input vector__3_i_6_1;
  input vector__3_i_5_0;
  input vector__3_i_5_1;
  input vector__3_i_4_0;
  input vector__3_i_4_1;
  input vector__3_i_3_0;
  input vector__3_i_3_1;
  input vector__3_i_2_0;
  input vector__3_i_2_1;
  input vector__3_i_1_0;
  input vector__3_i_1_1;
  input z_mul_cmp_z_oreg_reg_i_15_0;
  input z_mul_cmp_z_oreg_reg_i_15_1;
  input z_mul_cmp_z_oreg_reg_i_14_0;
  input z_mul_cmp_z_oreg_reg_i_14_1;
  input z_mul_cmp_z_oreg_reg_i_13_0;
  input z_mul_cmp_z_oreg_reg_i_13_1;
  input z_mul_cmp_z_oreg_reg_i_12_0;
  input z_mul_cmp_z_oreg_reg_i_12_1;
  input z_mul_cmp_z_oreg_reg_i_11_0;
  input z_mul_cmp_z_oreg_reg_i_11_1;
  input z_mul_cmp_z_oreg_reg_i_10_0;
  input z_mul_cmp_z_oreg_reg_i_10_1;
  input z_mul_cmp_z_oreg_reg_i_9_0;
  input z_mul_cmp_z_oreg_reg_i_9_1;
  input z_mul_cmp_z_oreg_reg_i_8_0;
  input z_mul_cmp_z_oreg_reg_i_8_1;
  input z_mul_cmp_z_oreg_reg_i_7_0;
  input z_mul_cmp_z_oreg_reg_i_7_1;
  input z_mul_cmp_z_oreg_reg_i_6_0;
  input z_mul_cmp_z_oreg_reg_i_6_1;
  input z_mul_cmp_z_oreg_reg_i_5_0;
  input z_mul_cmp_z_oreg_reg_i_5_1;
  input z_mul_cmp_z_oreg_reg_i_4_0;
  input z_mul_cmp_z_oreg_reg_i_4_1;
  input z_mul_cmp_z_oreg_reg_i_3_0;
  input z_mul_cmp_z_oreg_reg_i_3_1;
  input z_mul_cmp_z_oreg_reg_i_2_0;
  input z_mul_cmp_z_oreg_reg_i_2_1;
  input z_mul_cmp_z_oreg_reg_i_1_0;
  input z_mul_cmp_z_oreg_reg_i_1_1;
  input rst;
  input reg_ensig_cgo_1_cse;
  input reg_vec_rsc_0_5_i_oswt_cse_reg;
  input reg_vec_rsc_0_5_i_oswt_cse_reg_0;
  input reg_vec_rsc_0_1_i_oswt_cse_reg;
  input [6:0]B;
  input \reg_VEC_LOOP_j_12_0_ftd_reg[7] ;
  input \reg_VEC_LOOP_j_12_0_ftd_reg[9]_2 ;
  input \tmp_1_lpi_4_dfm_reg[1] ;
  input [26:0]vec_rsc_0_2_q;
  input vec_rsc_0_2_i_bcwt;
  input [26:0]\tmp_1_lpi_4_dfm_reg[31]_0 ;
  input [24:0]\tmp_1_lpi_4_dfm_reg[30] ;
  input vec_rsc_0_4_i_bcwt;
  input [24:0]vec_rsc_0_4_q;
  input \tmp_1_lpi_4_dfm_reg[1]_0 ;
  input \tmp_1_lpi_4_dfm_reg[3] ;
  input \tmp_1_lpi_4_dfm_reg[3]_0 ;
  input \tmp_1_lpi_4_dfm_reg[5] ;
  input \tmp_1_lpi_4_dfm_reg[5]_0 ;
  input \tmp_1_lpi_4_dfm_reg[6] ;
  input \tmp_1_lpi_4_dfm_reg[6]_0 ;
  input \tmp_1_lpi_4_dfm_reg[7] ;
  input \tmp_1_lpi_4_dfm_reg[7]_0 ;
  input \tmp_1_lpi_4_dfm_reg[9] ;
  input \tmp_1_lpi_4_dfm_reg[9]_0 ;
  input \tmp_1_lpi_4_dfm_reg[10] ;
  input \tmp_1_lpi_4_dfm_reg[10]_0 ;
  input \tmp_1_lpi_4_dfm_reg[11] ;
  input \tmp_1_lpi_4_dfm_reg[11]_0 ;
  input \tmp_1_lpi_4_dfm_reg[13] ;
  input \tmp_1_lpi_4_dfm_reg[13]_0 ;
  input \tmp_1_lpi_4_dfm_reg[14] ;
  input \tmp_1_lpi_4_dfm_reg[14]_0 ;
  input \tmp_1_lpi_4_dfm_reg[17] ;
  input \tmp_1_lpi_4_dfm_reg[17]_0 ;
  input \tmp_1_lpi_4_dfm_reg[19] ;
  input \tmp_1_lpi_4_dfm_reg[19]_0 ;
  input \tmp_1_lpi_4_dfm_reg[21] ;
  input \tmp_1_lpi_4_dfm_reg[21]_0 ;
  input \tmp_1_lpi_4_dfm_reg[22] ;
  input \tmp_1_lpi_4_dfm_reg[22]_0 ;
  input \tmp_1_lpi_4_dfm_reg[23] ;
  input \tmp_1_lpi_4_dfm_reg[23]_0 ;
  input \tmp_1_lpi_4_dfm_reg[25] ;
  input \tmp_1_lpi_4_dfm_reg[25]_0 ;
  input \tmp_1_lpi_4_dfm_reg[26] ;
  input \tmp_1_lpi_4_dfm_reg[26]_0 ;
  input \tmp_1_lpi_4_dfm_reg[27] ;
  input \tmp_1_lpi_4_dfm_reg[27]_0 ;
  input \tmp_1_lpi_4_dfm_reg[29] ;
  input \tmp_1_lpi_4_dfm_reg[29]_0 ;
  input \tmp_1_lpi_4_dfm_reg[30]_0 ;
  input \tmp_1_lpi_4_dfm_reg[30]_1 ;
  input [0:0]\tmp_1_lpi_4_dfm_reg[31]_1 ;
  input vec_rsc_0_1_i_bcwt;
  input [0:0]vec_rsc_0_1_q;
  input \tmp_1_lpi_4_dfm_reg[31]_2 ;
  input [11:0]nl_modulo_sub_cmp_base_rsc_dat_carry__2;
  input nl_modulo_sub_cmp_base_rsc_dat_carry__2_0;
  input nl_modulo_sub_cmp_base_rsc_dat_carry__2_1;
  input nl_modulo_sub_cmp_base_rsc_dat_carry__2_2;
  input nl_modulo_sub_cmp_base_rsc_dat_carry__2_3;
  input \tmp_1_lpi_4_dfm_reg[0] ;
  input \tmp_1_lpi_4_dfm_reg[2] ;
  input \tmp_1_lpi_4_dfm_reg[4]_0 ;
  input \tmp_1_lpi_4_dfm_reg[8] ;
  input \tmp_1_lpi_4_dfm_reg[12] ;
  input \tmp_1_lpi_4_dfm_reg[15]_0 ;
  input \tmp_1_lpi_4_dfm_reg[16] ;
  input \tmp_1_lpi_4_dfm_reg[18] ;
  input \tmp_1_lpi_4_dfm_reg[20]_0 ;
  input \tmp_1_lpi_4_dfm_reg[24] ;
  input \tmp_1_lpi_4_dfm_reg[28]_0 ;
  input \tmp_1_lpi_4_dfm_reg[31]_3 ;
  input reg_vec_rsc_0_4_i_oswt_cse_reg;
  input reg_vec_rsc_0_0_i_oswt_cse_reg;
  input reg_vec_rsc_0_6_i_oswt_cse_reg;
  input reg_vec_rsc_0_6_i_oswt_cse_reg_0;
  input reg_vec_rsc_0_2_i_oswt_cse_reg;
  input reg_vec_rsc_0_2_i_oswt_cse_reg_0;
  input VEC_LOOP_VEC_LOOP_and_6_itm;
  input VEC_LOOP_VEC_LOOP_and_13_itm;
  input VEC_LOOP_VEC_LOOP_and_2_itm;
  input VEC_LOOP_VEC_LOOP_and_9_itm;
  input VEC_LOOP_VEC_LOOP_and_4_itm;
  input VEC_LOOP_VEC_LOOP_and_5_itm;
  input VEC_LOOP_VEC_LOOP_and_12_itm;
  input [1:0]\COMP_LOOP_twiddle_f_mul_cse_sva_reg[9] ;
  input [9:0]\COMP_LOOP_twiddle_f_mul_cse_sva_reg[9]_0 ;
  input [9:0]P;
  input [7:0]\COMP_LOOP_twiddle_f_mul_cse_sva_reg[7]_0 ;
  input [1:0]\vec_rsc_0_7_adr[6]_1 ;
  input reg_vec_rsc_0_3_i_oswt_cse_reg;
  input reg_vec_rsc_0_7_i_oswt_cse_reg;
  input reg_vec_rsc_0_7_i_oswt_cse_reg_0;
  input [0:0]\FSM_onehot_state_var_reg[15]_0 ;
  input VEC_LOOP_slc_VEC_LOOP_acc_2_itm;
  input [9:0]p_0_in0_in;
  input \reg_VEC_LOOP_j_12_0_ftd_reg[7]_0 ;
  input [0:0]\reg_VEC_LOOP_j_12_0_ftd_reg[9]_3 ;
  input \reg_VEC_LOOP_j_12_0_ftd_reg[9]_4 ;
  input nl_modulo_add_cmp_base_rsc_dat_carry;
  input nl_modulo_add_cmp_base_rsc_dat_carry_0;
  input nl_modulo_add_cmp_base_rsc_dat_carry_1;
  input nl_modulo_add_cmp_base_rsc_dat_carry_2;
  input nl_modulo_add_cmp_base_rsc_dat_carry_3;
  input nl_modulo_add_cmp_base_rsc_dat_carry_4;
  input nl_modulo_add_cmp_base_rsc_dat_carry_5;
  input nl_modulo_add_cmp_base_rsc_dat_carry_6;
  input nl_modulo_add_cmp_base_rsc_dat_carry_7;
  input nl_modulo_add_cmp_base_rsc_dat_carry_8;
  input nl_modulo_add_cmp_base_rsc_dat_carry_9;
  input nl_modulo_add_cmp_base_rsc_dat_carry_10;
  input nl_modulo_add_cmp_base_rsc_dat_carry__0;
  input nl_modulo_add_cmp_base_rsc_dat_carry__0_0;
  input nl_modulo_add_cmp_base_rsc_dat_carry__0_1;
  input nl_modulo_add_cmp_base_rsc_dat_carry__0_2;
  input nl_modulo_add_cmp_base_rsc_dat_carry__0_3;
  input nl_modulo_add_cmp_base_rsc_dat_carry__0_4;
  input nl_modulo_add_cmp_base_rsc_dat_carry__0_5;
  input nl_modulo_add_cmp_base_rsc_dat_carry__0_6;
  input nl_modulo_add_cmp_base_rsc_dat_carry__0_7;
  input nl_modulo_add_cmp_base_rsc_dat_carry__0_8;
  input nl_modulo_add_cmp_base_rsc_dat_carry__0_9;
  input nl_modulo_add_cmp_base_rsc_dat_carry__0_10;
  input nl_modulo_add_cmp_base_rsc_dat_carry__1;
  input nl_modulo_add_cmp_base_rsc_dat_carry__1_0;
  input nl_modulo_add_cmp_base_rsc_dat_carry__1_1;
  input nl_modulo_add_cmp_base_rsc_dat_carry__1_2;
  input nl_modulo_add_cmp_base_rsc_dat_carry__1_3;
  input nl_modulo_add_cmp_base_rsc_dat_carry__1_4;
  input nl_modulo_add_cmp_base_rsc_dat_carry__1_5;
  input nl_modulo_add_cmp_base_rsc_dat_carry__1_6;
  input nl_modulo_add_cmp_base_rsc_dat_carry__1_7;
  input nl_modulo_add_cmp_base_rsc_dat_carry__1_8;
  input nl_modulo_add_cmp_base_rsc_dat_carry__1_9;
  input nl_modulo_add_cmp_base_rsc_dat_carry__1_10;
  input nl_modulo_add_cmp_base_rsc_dat_carry__2;
  input nl_modulo_add_cmp_base_rsc_dat_carry__2_0;
  input nl_modulo_add_cmp_base_rsc_dat_carry__2_1;
  input nl_modulo_add_cmp_base_rsc_dat_carry__2_2;
  input nl_modulo_add_cmp_base_rsc_dat_carry__2_3;
  input nl_modulo_add_cmp_base_rsc_dat_carry__2_4;
  input nl_modulo_add_cmp_base_rsc_dat_carry__2_5;
  input nl_modulo_add_cmp_base_rsc_dat_carry__2_6;
  input clk;
  input [30:0]C;
  input [0:0]DSP_A_B_DATA_INST_127;
  input [0:0]vector_i_3_0;
  input [30:0]vector_i_3_1;

  wire [8:0]A;
  wire [6:0]B;
  wire [30:0]C;
  wire CEA1;
  wire CEB1;
  wire [7:0]\COMP_LOOP_k_12_0_sva_11_0_reg[7] ;
  wire [7:0]\COMP_LOOP_twiddle_f_mul_cse_sva_reg[7] ;
  wire [7:0]\COMP_LOOP_twiddle_f_mul_cse_sva_reg[7]_0 ;
  wire [1:0]\COMP_LOOP_twiddle_f_mul_cse_sva_reg[9] ;
  wire [9:0]\COMP_LOOP_twiddle_f_mul_cse_sva_reg[9]_0 ;
  wire [2:0]D;
  wire [3:0]DI;
  wire DSP_A_B_DATA_INST;
  wire DSP_A_B_DATA_INST_0;
  wire DSP_A_B_DATA_INST_1;
  wire DSP_A_B_DATA_INST_10;
  wire DSP_A_B_DATA_INST_100;
  wire DSP_A_B_DATA_INST_101;
  wire DSP_A_B_DATA_INST_102;
  wire DSP_A_B_DATA_INST_103;
  wire DSP_A_B_DATA_INST_104;
  wire DSP_A_B_DATA_INST_105;
  wire DSP_A_B_DATA_INST_106;
  wire DSP_A_B_DATA_INST_107;
  wire DSP_A_B_DATA_INST_108;
  wire DSP_A_B_DATA_INST_109;
  wire DSP_A_B_DATA_INST_11;
  wire DSP_A_B_DATA_INST_110;
  wire DSP_A_B_DATA_INST_111;
  wire DSP_A_B_DATA_INST_112;
  wire DSP_A_B_DATA_INST_113;
  wire DSP_A_B_DATA_INST_114;
  wire DSP_A_B_DATA_INST_115;
  wire DSP_A_B_DATA_INST_116;
  wire DSP_A_B_DATA_INST_117;
  wire DSP_A_B_DATA_INST_118;
  wire DSP_A_B_DATA_INST_119;
  wire DSP_A_B_DATA_INST_12;
  wire DSP_A_B_DATA_INST_120;
  wire DSP_A_B_DATA_INST_121;
  wire DSP_A_B_DATA_INST_122;
  wire DSP_A_B_DATA_INST_123;
  wire DSP_A_B_DATA_INST_124;
  wire DSP_A_B_DATA_INST_125;
  wire DSP_A_B_DATA_INST_126;
  wire [0:0]DSP_A_B_DATA_INST_127;
  wire DSP_A_B_DATA_INST_13;
  wire DSP_A_B_DATA_INST_14;
  wire DSP_A_B_DATA_INST_15;
  wire DSP_A_B_DATA_INST_16;
  wire DSP_A_B_DATA_INST_17;
  wire DSP_A_B_DATA_INST_18;
  wire DSP_A_B_DATA_INST_19;
  wire DSP_A_B_DATA_INST_2;
  wire DSP_A_B_DATA_INST_20;
  wire DSP_A_B_DATA_INST_21;
  wire DSP_A_B_DATA_INST_22;
  wire DSP_A_B_DATA_INST_23;
  wire DSP_A_B_DATA_INST_24;
  wire DSP_A_B_DATA_INST_25;
  wire DSP_A_B_DATA_INST_26;
  wire DSP_A_B_DATA_INST_27;
  wire DSP_A_B_DATA_INST_28;
  wire DSP_A_B_DATA_INST_29;
  wire DSP_A_B_DATA_INST_3;
  wire DSP_A_B_DATA_INST_30;
  wire DSP_A_B_DATA_INST_31;
  wire DSP_A_B_DATA_INST_32;
  wire DSP_A_B_DATA_INST_33;
  wire DSP_A_B_DATA_INST_34;
  wire DSP_A_B_DATA_INST_35;
  wire DSP_A_B_DATA_INST_36;
  wire DSP_A_B_DATA_INST_37;
  wire DSP_A_B_DATA_INST_38;
  wire DSP_A_B_DATA_INST_39;
  wire DSP_A_B_DATA_INST_4;
  wire DSP_A_B_DATA_INST_40;
  wire DSP_A_B_DATA_INST_41;
  wire DSP_A_B_DATA_INST_42;
  wire DSP_A_B_DATA_INST_43;
  wire DSP_A_B_DATA_INST_44;
  wire DSP_A_B_DATA_INST_45;
  wire DSP_A_B_DATA_INST_46;
  wire DSP_A_B_DATA_INST_47;
  wire DSP_A_B_DATA_INST_48;
  wire DSP_A_B_DATA_INST_49;
  wire DSP_A_B_DATA_INST_5;
  wire DSP_A_B_DATA_INST_50;
  wire DSP_A_B_DATA_INST_51;
  wire DSP_A_B_DATA_INST_52;
  wire DSP_A_B_DATA_INST_53;
  wire DSP_A_B_DATA_INST_54;
  wire DSP_A_B_DATA_INST_55;
  wire DSP_A_B_DATA_INST_56;
  wire DSP_A_B_DATA_INST_57;
  wire DSP_A_B_DATA_INST_58;
  wire DSP_A_B_DATA_INST_59;
  wire DSP_A_B_DATA_INST_6;
  wire DSP_A_B_DATA_INST_60;
  wire DSP_A_B_DATA_INST_61;
  wire DSP_A_B_DATA_INST_62;
  wire DSP_A_B_DATA_INST_63;
  wire DSP_A_B_DATA_INST_64;
  wire DSP_A_B_DATA_INST_65;
  wire DSP_A_B_DATA_INST_66;
  wire DSP_A_B_DATA_INST_67;
  wire DSP_A_B_DATA_INST_68;
  wire DSP_A_B_DATA_INST_69;
  wire DSP_A_B_DATA_INST_7;
  wire DSP_A_B_DATA_INST_70;
  wire DSP_A_B_DATA_INST_71;
  wire DSP_A_B_DATA_INST_72;
  wire DSP_A_B_DATA_INST_73;
  wire DSP_A_B_DATA_INST_74;
  wire DSP_A_B_DATA_INST_75;
  wire DSP_A_B_DATA_INST_76;
  wire DSP_A_B_DATA_INST_77;
  wire DSP_A_B_DATA_INST_78;
  wire DSP_A_B_DATA_INST_79;
  wire DSP_A_B_DATA_INST_8;
  wire DSP_A_B_DATA_INST_80;
  wire DSP_A_B_DATA_INST_81;
  wire DSP_A_B_DATA_INST_82;
  wire DSP_A_B_DATA_INST_83;
  wire DSP_A_B_DATA_INST_84;
  wire DSP_A_B_DATA_INST_85;
  wire DSP_A_B_DATA_INST_86;
  wire DSP_A_B_DATA_INST_87;
  wire DSP_A_B_DATA_INST_88;
  wire DSP_A_B_DATA_INST_89;
  wire DSP_A_B_DATA_INST_9;
  wire DSP_A_B_DATA_INST_90;
  wire DSP_A_B_DATA_INST_91;
  wire DSP_A_B_DATA_INST_92;
  wire DSP_A_B_DATA_INST_93;
  wire DSP_A_B_DATA_INST_94;
  wire DSP_A_B_DATA_INST_95;
  wire DSP_A_B_DATA_INST_96;
  wire DSP_A_B_DATA_INST_97;
  wire DSP_A_B_DATA_INST_98;
  wire DSP_A_B_DATA_INST_99;
  wire [0:0]E;
  wire \FSM_onehot_state_var[14]_i_1_n_0 ;
  wire \FSM_onehot_state_var[15]_i_1_n_0 ;
  wire \FSM_onehot_state_var[16]_i_1_n_0 ;
  wire \FSM_onehot_state_var[1]_i_1_n_0 ;
  wire \FSM_onehot_state_var[2]_i_1_n_0 ;
  wire \FSM_onehot_state_var[4]_i_1_n_0 ;
  wire [0:0]\FSM_onehot_state_var_reg[14]_0 ;
  wire \FSM_onehot_state_var_reg[14]_1 ;
  wire [0:0]\FSM_onehot_state_var_reg[15]_0 ;
  wire [4:0]\FSM_onehot_state_var_reg[16]_0 ;
  wire [0:0]\FSM_onehot_state_var_reg[16]_1 ;
  wire \FSM_onehot_state_var_reg[16]_2 ;
  wire \FSM_onehot_state_var_reg[17]_0 ;
  wire [0:0]\FSM_onehot_state_var_reg[1]_0 ;
  wire [0:0]\FSM_onehot_state_var_reg[4]_0 ;
  wire [9:0]\FSM_onehot_state_var_reg[4]_1 ;
  wire \FSM_onehot_state_var_reg[6]_0 ;
  wire \FSM_onehot_state_var_reg[6]_1 ;
  wire \FSM_onehot_state_var_reg_n_0_[10] ;
  wire \FSM_onehot_state_var_reg_n_0_[11] ;
  wire \FSM_onehot_state_var_reg_n_0_[14] ;
  wire \FSM_onehot_state_var_reg_n_0_[17] ;
  wire \FSM_onehot_state_var_reg_n_0_[8] ;
  wire \FSM_onehot_state_var_reg_n_0_[9] ;
  wire [31:0]MUX1HOT_v_32_4_2_return;
  wire [31:0]MUX1HOT_v_32_4_2_return5_out;
  wire [7:0]O;
  wire [9:0]P;
  wire [3:0]Q;
  wire [4:0]S;
  wire [0:0]SR;
  wire \STAGE_LOOP_i_3_0_sva_reg[1] ;
  wire \STAGE_LOOP_i_3_0_sva_reg[1]_0 ;
  wire \STAGE_LOOP_i_3_0_sva_reg[1]_1 ;
  wire \STAGE_LOOP_i_3_0_sva_reg[1]_2 ;
  wire \STAGE_LOOP_i_3_0_sva_reg[3] ;
  wire \STAGE_LOOP_i_3_0_sva_reg[3]_0 ;
  wire VEC_LOOP_VEC_LOOP_and_12_itm;
  wire VEC_LOOP_VEC_LOOP_and_13_itm;
  wire VEC_LOOP_VEC_LOOP_and_2_itm;
  wire VEC_LOOP_VEC_LOOP_and_2_itm_reg;
  wire VEC_LOOP_VEC_LOOP_and_4_itm;
  wire VEC_LOOP_VEC_LOOP_and_4_itm_reg;
  wire VEC_LOOP_VEC_LOOP_and_5_itm;
  wire VEC_LOOP_VEC_LOOP_and_5_itm_reg;
  wire VEC_LOOP_VEC_LOOP_and_6_itm;
  wire VEC_LOOP_VEC_LOOP_and_6_itm_reg;
  wire VEC_LOOP_VEC_LOOP_and_9_itm;
  wire \VEC_LOOP_acc_10_cse_sva_reg[1] ;
  wire VEC_LOOP_and_cse;
  wire VEC_LOOP_slc_VEC_LOOP_acc_2_itm;
  wire clk;
  wire complete_rsc_vzout;
  wire complete_rsc_vzout_0;
  wire [0:0]complete_rsc_vzout_1;
  wire [0:0]complete_rsc_vzout_2;
  wire nl_inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_inst_twiddle_rsc_0_0_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct;
  wire nl_inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_inst_twiddle_rsc_0_1_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct;
  wire nl_inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_inst_twiddle_rsc_0_2_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct;
  wire nl_inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_inst_twiddle_rsc_0_3_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct;
  wire nl_modulo_add_cmp_base_rsc_dat_carry;
  wire nl_modulo_add_cmp_base_rsc_dat_carry_0;
  wire nl_modulo_add_cmp_base_rsc_dat_carry_1;
  wire nl_modulo_add_cmp_base_rsc_dat_carry_10;
  wire nl_modulo_add_cmp_base_rsc_dat_carry_2;
  wire nl_modulo_add_cmp_base_rsc_dat_carry_3;
  wire nl_modulo_add_cmp_base_rsc_dat_carry_4;
  wire nl_modulo_add_cmp_base_rsc_dat_carry_5;
  wire nl_modulo_add_cmp_base_rsc_dat_carry_6;
  wire nl_modulo_add_cmp_base_rsc_dat_carry_7;
  wire nl_modulo_add_cmp_base_rsc_dat_carry_8;
  wire nl_modulo_add_cmp_base_rsc_dat_carry_9;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__0;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__0_0;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__0_1;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__0_10;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__0_2;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__0_3;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__0_4;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__0_5;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__0_6;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__0_7;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__0_8;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__0_9;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__1;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__1_0;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__1_1;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__1_10;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__1_2;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__1_3;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__1_4;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__1_5;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__1_6;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__1_7;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__1_8;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__1_9;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__2;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__2_0;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__2_1;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__2_2;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__2_3;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__2_4;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__2_5;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__2_6;
  wire [11:0]nl_modulo_sub_cmp_base_rsc_dat_carry__2;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry__2_0;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry__2_1;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry__2_2;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry__2_3;
  wire or_20_rmff;
  wire or_27_rmff;
  wire or_30_rmff;
  wire or_33_rmff;
  wire or_36_rmff;
  wire or_39_rmff;
  wire or_42_rmff;
  wire or_45_rmff;
  wire or_61_rmff;
  wire or_63_rmff;
  wire [31:0]out;
  wire [9:0]p_0_in0_in;
  wire p_0_in11_in;
  wire p_0_in1_in;
  wire p_0_in2_in;
  wire p_0_in4_in;
  wire p_0_in6_in;
  wire \reg_VEC_LOOP_j_12_0_ftd_reg[7] ;
  wire \reg_VEC_LOOP_j_12_0_ftd_reg[7]_0 ;
  wire [9:0]\reg_VEC_LOOP_j_12_0_ftd_reg[9] ;
  wire \reg_VEC_LOOP_j_12_0_ftd_reg[9]_0 ;
  wire \reg_VEC_LOOP_j_12_0_ftd_reg[9]_1 ;
  wire \reg_VEC_LOOP_j_12_0_ftd_reg[9]_2 ;
  wire [0:0]\reg_VEC_LOOP_j_12_0_ftd_reg[9]_3 ;
  wire \reg_VEC_LOOP_j_12_0_ftd_reg[9]_4 ;
  wire reg_complete_rsci_oswt_cse0;
  wire reg_ensig_cgo_1_cse;
  wire reg_ensig_cgo_cse;
  wire reg_run_rsci_oswt_cse_i_2_n_0;
  wire reg_run_rsci_oswt_cse_i_3_n_0;
  wire reg_run_rsci_oswt_cse_i_4_n_0;
  wire reg_vec_rsc_0_0_i_oswt_cse_i_2_n_0;
  wire reg_vec_rsc_0_0_i_oswt_cse_reg;
  wire reg_vec_rsc_0_1_i_oswt_cse_i_3_n_0;
  wire reg_vec_rsc_0_1_i_oswt_cse_reg;
  wire reg_vec_rsc_0_2_i_oswt_cse_reg;
  wire reg_vec_rsc_0_2_i_oswt_cse_reg_0;
  wire reg_vec_rsc_0_3_i_oswt_cse_i_3_n_0;
  wire reg_vec_rsc_0_3_i_oswt_cse_reg;
  wire reg_vec_rsc_0_4_i_oswt_cse_reg;
  wire reg_vec_rsc_0_5_i_oswt_cse_reg;
  wire reg_vec_rsc_0_5_i_oswt_cse_reg_0;
  wire reg_vec_rsc_0_6_i_oswt_cse_reg;
  wire reg_vec_rsc_0_6_i_oswt_cse_reg_0;
  wire reg_vec_rsc_0_7_i_oswt_cse_reg;
  wire reg_vec_rsc_0_7_i_oswt_cse_reg_0;
  wire rst;
  wire [0:0]rst_0;
  wire sel3_in;
  wire sel5_in;
  wire t_mul_cmp_z_oreg_pconst_63_32_reg_i_10_0;
  wire t_mul_cmp_z_oreg_pconst_63_32_reg_i_10_1;
  wire t_mul_cmp_z_oreg_pconst_63_32_reg_i_11_0;
  wire t_mul_cmp_z_oreg_pconst_63_32_reg_i_11_1;
  wire t_mul_cmp_z_oreg_pconst_63_32_reg_i_12_0;
  wire t_mul_cmp_z_oreg_pconst_63_32_reg_i_12_1;
  wire t_mul_cmp_z_oreg_pconst_63_32_reg_i_13_0;
  wire t_mul_cmp_z_oreg_pconst_63_32_reg_i_13_1;
  wire t_mul_cmp_z_oreg_pconst_63_32_reg_i_14_0;
  wire t_mul_cmp_z_oreg_pconst_63_32_reg_i_14_1;
  wire t_mul_cmp_z_oreg_pconst_63_32_reg_i_15_0;
  wire t_mul_cmp_z_oreg_pconst_63_32_reg_i_15_1;
  wire t_mul_cmp_z_oreg_pconst_63_32_reg_i_18_n_0;
  wire t_mul_cmp_z_oreg_pconst_63_32_reg_i_1_0;
  wire t_mul_cmp_z_oreg_pconst_63_32_reg_i_1_1;
  wire t_mul_cmp_z_oreg_pconst_63_32_reg_i_21_n_0;
  wire t_mul_cmp_z_oreg_pconst_63_32_reg_i_24_n_0;
  wire t_mul_cmp_z_oreg_pconst_63_32_reg_i_27_n_0;
  wire t_mul_cmp_z_oreg_pconst_63_32_reg_i_2_0;
  wire t_mul_cmp_z_oreg_pconst_63_32_reg_i_2_1;
  wire t_mul_cmp_z_oreg_pconst_63_32_reg_i_30_n_0;
  wire t_mul_cmp_z_oreg_pconst_63_32_reg_i_33_n_0;
  wire t_mul_cmp_z_oreg_pconst_63_32_reg_i_36_n_0;
  wire t_mul_cmp_z_oreg_pconst_63_32_reg_i_39_n_0;
  wire t_mul_cmp_z_oreg_pconst_63_32_reg_i_3_0;
  wire t_mul_cmp_z_oreg_pconst_63_32_reg_i_3_1;
  wire t_mul_cmp_z_oreg_pconst_63_32_reg_i_42_n_0;
  wire t_mul_cmp_z_oreg_pconst_63_32_reg_i_45_n_0;
  wire t_mul_cmp_z_oreg_pconst_63_32_reg_i_48_n_0;
  wire t_mul_cmp_z_oreg_pconst_63_32_reg_i_4_0;
  wire t_mul_cmp_z_oreg_pconst_63_32_reg_i_4_1;
  wire t_mul_cmp_z_oreg_pconst_63_32_reg_i_51_n_0;
  wire t_mul_cmp_z_oreg_pconst_63_32_reg_i_54_n_0;
  wire t_mul_cmp_z_oreg_pconst_63_32_reg_i_57_n_0;
  wire t_mul_cmp_z_oreg_pconst_63_32_reg_i_5_0;
  wire t_mul_cmp_z_oreg_pconst_63_32_reg_i_5_1;
  wire t_mul_cmp_z_oreg_pconst_63_32_reg_i_60_n_0;
  wire t_mul_cmp_z_oreg_pconst_63_32_reg_i_6_0;
  wire t_mul_cmp_z_oreg_pconst_63_32_reg_i_6_1;
  wire t_mul_cmp_z_oreg_pconst_63_32_reg_i_7_0;
  wire t_mul_cmp_z_oreg_pconst_63_32_reg_i_7_1;
  wire t_mul_cmp_z_oreg_pconst_63_32_reg_i_8_0;
  wire t_mul_cmp_z_oreg_pconst_63_32_reg_i_8_1;
  wire t_mul_cmp_z_oreg_pconst_63_32_reg_i_9_0;
  wire t_mul_cmp_z_oreg_pconst_63_32_reg_i_9_1;
  wire \tmp_1_lpi_4_dfm_reg[0] ;
  wire \tmp_1_lpi_4_dfm_reg[10] ;
  wire \tmp_1_lpi_4_dfm_reg[10]_0 ;
  wire \tmp_1_lpi_4_dfm_reg[11] ;
  wire \tmp_1_lpi_4_dfm_reg[11]_0 ;
  wire \tmp_1_lpi_4_dfm_reg[12] ;
  wire \tmp_1_lpi_4_dfm_reg[13] ;
  wire \tmp_1_lpi_4_dfm_reg[13]_0 ;
  wire \tmp_1_lpi_4_dfm_reg[14] ;
  wire \tmp_1_lpi_4_dfm_reg[14]_0 ;
  wire [2:0]\tmp_1_lpi_4_dfm_reg[15] ;
  wire \tmp_1_lpi_4_dfm_reg[15]_0 ;
  wire \tmp_1_lpi_4_dfm_reg[16] ;
  wire \tmp_1_lpi_4_dfm_reg[17] ;
  wire \tmp_1_lpi_4_dfm_reg[17]_0 ;
  wire \tmp_1_lpi_4_dfm_reg[18] ;
  wire \tmp_1_lpi_4_dfm_reg[19] ;
  wire \tmp_1_lpi_4_dfm_reg[19]_0 ;
  wire \tmp_1_lpi_4_dfm_reg[1] ;
  wire \tmp_1_lpi_4_dfm_reg[1]_0 ;
  wire [2:0]\tmp_1_lpi_4_dfm_reg[20] ;
  wire \tmp_1_lpi_4_dfm_reg[20]_0 ;
  wire \tmp_1_lpi_4_dfm_reg[21] ;
  wire \tmp_1_lpi_4_dfm_reg[21]_0 ;
  wire \tmp_1_lpi_4_dfm_reg[22] ;
  wire \tmp_1_lpi_4_dfm_reg[22]_0 ;
  wire \tmp_1_lpi_4_dfm_reg[23] ;
  wire \tmp_1_lpi_4_dfm_reg[23]_0 ;
  wire \tmp_1_lpi_4_dfm_reg[24] ;
  wire \tmp_1_lpi_4_dfm_reg[25] ;
  wire \tmp_1_lpi_4_dfm_reg[25]_0 ;
  wire \tmp_1_lpi_4_dfm_reg[26] ;
  wire \tmp_1_lpi_4_dfm_reg[26]_0 ;
  wire \tmp_1_lpi_4_dfm_reg[27] ;
  wire \tmp_1_lpi_4_dfm_reg[27]_0 ;
  wire [1:0]\tmp_1_lpi_4_dfm_reg[28] ;
  wire \tmp_1_lpi_4_dfm_reg[28]_0 ;
  wire \tmp_1_lpi_4_dfm_reg[29] ;
  wire \tmp_1_lpi_4_dfm_reg[29]_0 ;
  wire \tmp_1_lpi_4_dfm_reg[2] ;
  wire [24:0]\tmp_1_lpi_4_dfm_reg[30] ;
  wire \tmp_1_lpi_4_dfm_reg[30]_0 ;
  wire \tmp_1_lpi_4_dfm_reg[30]_1 ;
  wire [0:0]\tmp_1_lpi_4_dfm_reg[31] ;
  wire [26:0]\tmp_1_lpi_4_dfm_reg[31]_0 ;
  wire [0:0]\tmp_1_lpi_4_dfm_reg[31]_1 ;
  wire \tmp_1_lpi_4_dfm_reg[31]_2 ;
  wire \tmp_1_lpi_4_dfm_reg[31]_3 ;
  wire \tmp_1_lpi_4_dfm_reg[3] ;
  wire \tmp_1_lpi_4_dfm_reg[3]_0 ;
  wire [2:0]\tmp_1_lpi_4_dfm_reg[4] ;
  wire \tmp_1_lpi_4_dfm_reg[4]_0 ;
  wire \tmp_1_lpi_4_dfm_reg[5] ;
  wire \tmp_1_lpi_4_dfm_reg[5]_0 ;
  wire \tmp_1_lpi_4_dfm_reg[6] ;
  wire \tmp_1_lpi_4_dfm_reg[6]_0 ;
  wire \tmp_1_lpi_4_dfm_reg[7] ;
  wire \tmp_1_lpi_4_dfm_reg[7]_0 ;
  wire \tmp_1_lpi_4_dfm_reg[8] ;
  wire \tmp_1_lpi_4_dfm_reg[9] ;
  wire \tmp_1_lpi_4_dfm_reg[9]_0 ;
  wire vec_rsc_0_0_we;
  wire vec_rsc_0_0_we_0;
  wire vec_rsc_0_0_we_INST_0_i_2_n_0;
  wire vec_rsc_0_1_i_bcwt;
  wire [20:0]\vec_rsc_0_1_i_q_d_bfwt_reg[31] ;
  wire [0:0]vec_rsc_0_1_q;
  wire vec_rsc_0_1_we;
  wire vec_rsc_0_1_we_INST_0_i_1_n_0;
  wire vec_rsc_0_2_i_bcwt;
  wire \vec_rsc_0_2_i_q_d_bfwt_reg[0] ;
  wire \vec_rsc_0_2_i_q_d_bfwt_reg[11] ;
  wire \vec_rsc_0_2_i_q_d_bfwt_reg[12] ;
  wire \vec_rsc_0_2_i_q_d_bfwt_reg[15] ;
  wire \vec_rsc_0_2_i_q_d_bfwt_reg[20] ;
  wire \vec_rsc_0_2_i_q_d_bfwt_reg[24] ;
  wire \vec_rsc_0_2_i_q_d_bfwt_reg[31] ;
  wire \vec_rsc_0_2_i_q_d_bfwt_reg[4] ;
  wire [26:0]vec_rsc_0_2_q;
  wire vec_rsc_0_2_we;
  wire vec_rsc_0_2_we_INST_0_i_1_n_0;
  wire vec_rsc_0_3_we;
  wire vec_rsc_0_3_we_INST_0_i_1_n_0;
  wire vec_rsc_0_4_i_bcwt;
  wire \vec_rsc_0_4_i_q_d_bfwt_reg[10] ;
  wire \vec_rsc_0_4_i_q_d_bfwt_reg[13] ;
  wire \vec_rsc_0_4_i_q_d_bfwt_reg[14] ;
  wire \vec_rsc_0_4_i_q_d_bfwt_reg[16] ;
  wire \vec_rsc_0_4_i_q_d_bfwt_reg[17] ;
  wire \vec_rsc_0_4_i_q_d_bfwt_reg[18] ;
  wire \vec_rsc_0_4_i_q_d_bfwt_reg[19] ;
  wire \vec_rsc_0_4_i_q_d_bfwt_reg[1] ;
  wire \vec_rsc_0_4_i_q_d_bfwt_reg[21] ;
  wire \vec_rsc_0_4_i_q_d_bfwt_reg[22] ;
  wire \vec_rsc_0_4_i_q_d_bfwt_reg[23] ;
  wire \vec_rsc_0_4_i_q_d_bfwt_reg[25] ;
  wire \vec_rsc_0_4_i_q_d_bfwt_reg[26] ;
  wire \vec_rsc_0_4_i_q_d_bfwt_reg[27] ;
  wire \vec_rsc_0_4_i_q_d_bfwt_reg[28] ;
  wire \vec_rsc_0_4_i_q_d_bfwt_reg[29] ;
  wire \vec_rsc_0_4_i_q_d_bfwt_reg[2] ;
  wire \vec_rsc_0_4_i_q_d_bfwt_reg[30] ;
  wire \vec_rsc_0_4_i_q_d_bfwt_reg[3] ;
  wire \vec_rsc_0_4_i_q_d_bfwt_reg[5] ;
  wire \vec_rsc_0_4_i_q_d_bfwt_reg[6] ;
  wire \vec_rsc_0_4_i_q_d_bfwt_reg[7] ;
  wire \vec_rsc_0_4_i_q_d_bfwt_reg[8] ;
  wire \vec_rsc_0_4_i_q_d_bfwt_reg[9] ;
  wire [24:0]vec_rsc_0_4_q;
  wire vec_rsc_0_4_we;
  wire vec_rsc_0_4_we_INST_0_i_1_n_0;
  wire vec_rsc_0_5_we;
  wire vec_rsc_0_5_we_INST_0_i_1_n_0;
  wire vec_rsc_0_6_we;
  wire vec_rsc_0_6_we_INST_0_i_1_n_0;
  wire [6:0]vec_rsc_0_7_adr;
  wire [9:0]\vec_rsc_0_7_adr[6] ;
  wire [9:0]\vec_rsc_0_7_adr[6]_0 ;
  wire [1:0]\vec_rsc_0_7_adr[6]_1 ;
  wire \vec_rsc_0_7_adr[6]_INST_0_i_1_n_0 ;
  wire vec_rsc_0_7_we;
  wire vec_rsc_0_7_we_INST_0_i_1_n_0;
  wire vector__0_i_10_n_0;
  wire vector__0_i_11_n_0;
  wire vector__0_i_12_n_0;
  wire vector__0_i_13_n_0;
  wire vector__0_i_14_n_0;
  wire vector__0_i_15_n_0;
  wire vector__0_i_16_n_0;
  wire vector__0_i_17_n_0;
  wire vector__0_i_18_n_0;
  wire vector__0_i_1_n_0;
  wire vector__0_i_1_n_1;
  wire vector__0_i_1_n_2;
  wire vector__0_i_1_n_3;
  wire vector__0_i_1_n_4;
  wire vector__0_i_1_n_5;
  wire vector__0_i_1_n_6;
  wire vector__0_i_1_n_7;
  wire vector__0_i_2_n_0;
  wire vector__0_i_2_n_1;
  wire vector__0_i_2_n_2;
  wire vector__0_i_2_n_3;
  wire vector__0_i_2_n_4;
  wire vector__0_i_2_n_5;
  wire vector__0_i_2_n_6;
  wire vector__0_i_2_n_7;
  wire vector__0_i_3_n_0;
  wire vector__0_i_4_n_0;
  wire vector__0_i_5_n_0;
  wire vector__0_i_6_n_0;
  wire vector__0_i_7_n_0;
  wire vector__0_i_8_n_0;
  wire vector__0_i_9_n_0;
  wire vector__3_i_10_0;
  wire vector__3_i_10_1;
  wire vector__3_i_11_0;
  wire vector__3_i_11_1;
  wire vector__3_i_12_0;
  wire vector__3_i_12_1;
  wire vector__3_i_13_0;
  wire vector__3_i_13_1;
  wire vector__3_i_14_0;
  wire vector__3_i_14_1;
  wire vector__3_i_15_0;
  wire vector__3_i_15_1;
  wire vector__3_i_16_0;
  wire vector__3_i_16_1;
  wire vector__3_i_17_0;
  wire vector__3_i_17_1;
  wire vector__3_i_1_0;
  wire vector__3_i_1_1;
  wire vector__3_i_20_n_0;
  wire vector__3_i_23_n_0;
  wire vector__3_i_26_n_0;
  wire vector__3_i_29_n_0;
  wire vector__3_i_2_0;
  wire vector__3_i_2_1;
  wire vector__3_i_32_n_0;
  wire vector__3_i_35_n_0;
  wire vector__3_i_38_n_0;
  wire vector__3_i_3_0;
  wire vector__3_i_3_1;
  wire vector__3_i_41_n_0;
  wire vector__3_i_44_n_0;
  wire vector__3_i_47_n_0;
  wire vector__3_i_4_0;
  wire vector__3_i_4_1;
  wire vector__3_i_50_n_0;
  wire vector__3_i_53_n_0;
  wire vector__3_i_56_n_0;
  wire vector__3_i_59_n_0;
  wire vector__3_i_5_0;
  wire vector__3_i_5_1;
  wire vector__3_i_62_n_0;
  wire vector__3_i_65_n_0;
  wire vector__3_i_68_n_0;
  wire vector__3_i_6_0;
  wire vector__3_i_6_1;
  wire vector__3_i_7_0;
  wire vector__3_i_7_1;
  wire vector__3_i_8_0;
  wire vector__3_i_8_1;
  wire vector__3_i_9_0;
  wire vector__3_i_9_1;
  wire vector_i_10_0;
  wire vector_i_10_1;
  wire vector_i_11_0;
  wire vector_i_11_1;
  wire vector_i_128_n_0;
  wire vector_i_129_n_0;
  wire vector_i_12_0;
  wire vector_i_12_1;
  wire vector_i_13_0;
  wire vector_i_13_1;
  wire vector_i_14_0;
  wire vector_i_14_1;
  wire vector_i_15_0;
  wire vector_i_15_1;
  wire vector_i_16_0;
  wire vector_i_16_1;
  wire vector_i_17_0;
  wire vector_i_17_1;
  wire vector_i_18_0;
  wire vector_i_18_1;
  wire vector_i_19_0;
  wire vector_i_19_1;
  wire vector_i_20_0;
  wire vector_i_20_1;
  wire vector_i_21_0;
  wire vector_i_21_1;
  wire vector_i_22_n_0;
  wire vector_i_24_n_0;
  wire vector_i_25_n_0;
  wire vector_i_26_n_0;
  wire vector_i_27_n_0;
  wire vector_i_28_n_0;
  wire vector_i_29_n_0;
  wire vector_i_30_n_0;
  wire vector_i_31_n_0;
  wire vector_i_32_n_0;
  wire vector_i_33_n_0;
  wire vector_i_34_n_0;
  wire vector_i_35_n_0;
  wire vector_i_36_n_0;
  wire vector_i_37_n_0;
  wire vector_i_38_n_0;
  wire [0:0]vector_i_3_0;
  wire [30:0]vector_i_3_1;
  wire vector_i_3_n_1;
  wire vector_i_3_n_2;
  wire vector_i_3_n_3;
  wire vector_i_3_n_4;
  wire vector_i_3_n_5;
  wire vector_i_3_n_6;
  wire vector_i_3_n_7;
  wire vector_i_40_n_0;
  wire vector_i_42_n_0;
  wire vector_i_43_n_0;
  wire vector_i_46_n_0;
  wire vector_i_49_n_0;
  wire vector_i_4_n_0;
  wire vector_i_4_n_1;
  wire vector_i_4_n_2;
  wire vector_i_4_n_3;
  wire vector_i_4_n_4;
  wire vector_i_4_n_5;
  wire vector_i_4_n_6;
  wire vector_i_4_n_7;
  wire vector_i_52_n_0;
  wire vector_i_55_n_0;
  wire vector_i_58_n_0;
  wire vector_i_5_0;
  wire vector_i_5_1;
  wire vector_i_61_n_0;
  wire vector_i_64_n_0;
  wire vector_i_67_n_0;
  wire vector_i_6_0;
  wire vector_i_6_1;
  wire vector_i_70_n_0;
  wire vector_i_73_n_0;
  wire vector_i_76_n_0;
  wire vector_i_79_n_0;
  wire vector_i_7_0;
  wire vector_i_7_1;
  wire vector_i_82_n_0;
  wire vector_i_85_n_0;
  wire vector_i_88_n_0;
  wire vector_i_8_0;
  wire vector_i_8_1;
  wire vector_i_91_n_0;
  wire vector_i_92_n_0;
  wire vector_i_93_n_0;
  wire vector_i_9_0;
  wire vector_i_9_1;
  wire \z_mul_cmp_z_oreg_reg[0]__0 ;
  wire z_mul_cmp_z_oreg_reg_i_10_0;
  wire z_mul_cmp_z_oreg_reg_i_10_1;
  wire z_mul_cmp_z_oreg_reg_i_11_0;
  wire z_mul_cmp_z_oreg_reg_i_11_1;
  wire z_mul_cmp_z_oreg_reg_i_12_0;
  wire z_mul_cmp_z_oreg_reg_i_12_1;
  wire z_mul_cmp_z_oreg_reg_i_13_0;
  wire z_mul_cmp_z_oreg_reg_i_13_1;
  wire z_mul_cmp_z_oreg_reg_i_14_0;
  wire z_mul_cmp_z_oreg_reg_i_14_1;
  wire z_mul_cmp_z_oreg_reg_i_15_0;
  wire z_mul_cmp_z_oreg_reg_i_15_1;
  wire z_mul_cmp_z_oreg_reg_i_18_n_0;
  wire z_mul_cmp_z_oreg_reg_i_1_0;
  wire z_mul_cmp_z_oreg_reg_i_1_1;
  wire z_mul_cmp_z_oreg_reg_i_21_n_0;
  wire z_mul_cmp_z_oreg_reg_i_24_n_0;
  wire z_mul_cmp_z_oreg_reg_i_27_n_0;
  wire z_mul_cmp_z_oreg_reg_i_2_0;
  wire z_mul_cmp_z_oreg_reg_i_2_1;
  wire z_mul_cmp_z_oreg_reg_i_30_n_0;
  wire z_mul_cmp_z_oreg_reg_i_33_n_0;
  wire z_mul_cmp_z_oreg_reg_i_36_n_0;
  wire z_mul_cmp_z_oreg_reg_i_39_n_0;
  wire z_mul_cmp_z_oreg_reg_i_3_0;
  wire z_mul_cmp_z_oreg_reg_i_3_1;
  wire z_mul_cmp_z_oreg_reg_i_42_n_0;
  wire z_mul_cmp_z_oreg_reg_i_45_n_0;
  wire z_mul_cmp_z_oreg_reg_i_48_n_0;
  wire z_mul_cmp_z_oreg_reg_i_4_0;
  wire z_mul_cmp_z_oreg_reg_i_4_1;
  wire z_mul_cmp_z_oreg_reg_i_51_n_0;
  wire z_mul_cmp_z_oreg_reg_i_54_n_0;
  wire z_mul_cmp_z_oreg_reg_i_57_n_0;
  wire z_mul_cmp_z_oreg_reg_i_5_0;
  wire z_mul_cmp_z_oreg_reg_i_5_1;
  wire z_mul_cmp_z_oreg_reg_i_60_n_0;
  wire z_mul_cmp_z_oreg_reg_i_6_0;
  wire z_mul_cmp_z_oreg_reg_i_6_1;
  wire z_mul_cmp_z_oreg_reg_i_7_0;
  wire z_mul_cmp_z_oreg_reg_i_7_1;
  wire z_mul_cmp_z_oreg_reg_i_8_0;
  wire z_mul_cmp_z_oreg_reg_i_8_1;
  wire z_mul_cmp_z_oreg_reg_i_9_0;
  wire z_mul_cmp_z_oreg_reg_i_9_1;
  wire [7:7]NLW_vector_i_3_CO_UNCONNECTED;

  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \COMP_LOOP_twiddle_f_mul_cse_sva[0]_i_1 
       (.I0(\COMP_LOOP_twiddle_f_mul_cse_sva_reg[7]_0 [0]),
        .I1(\FSM_onehot_state_var_reg[16]_0 [0]),
        .I2(p_0_in2_in),
        .I3(\COMP_LOOP_twiddle_f_mul_cse_sva_reg[9]_0 [0]),
        .I4(sel5_in),
        .I5(P[0]),
        .O(\FSM_onehot_state_var_reg[4]_1 [0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \COMP_LOOP_twiddle_f_mul_cse_sva[1]_i_1 
       (.I0(\COMP_LOOP_twiddle_f_mul_cse_sva_reg[7]_0 [1]),
        .I1(\FSM_onehot_state_var_reg[16]_0 [0]),
        .I2(p_0_in2_in),
        .I3(\COMP_LOOP_twiddle_f_mul_cse_sva_reg[9]_0 [1]),
        .I4(sel5_in),
        .I5(P[1]),
        .O(\FSM_onehot_state_var_reg[4]_1 [1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \COMP_LOOP_twiddle_f_mul_cse_sva[2]_i_1 
       (.I0(\COMP_LOOP_twiddle_f_mul_cse_sva_reg[7]_0 [2]),
        .I1(\FSM_onehot_state_var_reg[16]_0 [0]),
        .I2(p_0_in2_in),
        .I3(\COMP_LOOP_twiddle_f_mul_cse_sva_reg[9]_0 [2]),
        .I4(sel5_in),
        .I5(P[2]),
        .O(\FSM_onehot_state_var_reg[4]_1 [2]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \COMP_LOOP_twiddle_f_mul_cse_sva[3]_i_1 
       (.I0(\COMP_LOOP_twiddle_f_mul_cse_sva_reg[7]_0 [3]),
        .I1(\FSM_onehot_state_var_reg[16]_0 [0]),
        .I2(p_0_in2_in),
        .I3(\COMP_LOOP_twiddle_f_mul_cse_sva_reg[9]_0 [3]),
        .I4(sel5_in),
        .I5(P[3]),
        .O(\FSM_onehot_state_var_reg[4]_1 [3]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \COMP_LOOP_twiddle_f_mul_cse_sva[4]_i_1 
       (.I0(\COMP_LOOP_twiddle_f_mul_cse_sva_reg[7]_0 [4]),
        .I1(\FSM_onehot_state_var_reg[16]_0 [0]),
        .I2(p_0_in2_in),
        .I3(\COMP_LOOP_twiddle_f_mul_cse_sva_reg[9]_0 [4]),
        .I4(sel5_in),
        .I5(P[4]),
        .O(\FSM_onehot_state_var_reg[4]_1 [4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \COMP_LOOP_twiddle_f_mul_cse_sva[5]_i_1 
       (.I0(\COMP_LOOP_twiddle_f_mul_cse_sva_reg[7]_0 [5]),
        .I1(\FSM_onehot_state_var_reg[16]_0 [0]),
        .I2(p_0_in2_in),
        .I3(\COMP_LOOP_twiddle_f_mul_cse_sva_reg[9]_0 [5]),
        .I4(sel5_in),
        .I5(P[5]),
        .O(\FSM_onehot_state_var_reg[4]_1 [5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \COMP_LOOP_twiddle_f_mul_cse_sva[6]_i_1 
       (.I0(\COMP_LOOP_twiddle_f_mul_cse_sva_reg[7]_0 [6]),
        .I1(\FSM_onehot_state_var_reg[16]_0 [0]),
        .I2(p_0_in2_in),
        .I3(\COMP_LOOP_twiddle_f_mul_cse_sva_reg[9]_0 [6]),
        .I4(sel5_in),
        .I5(P[6]),
        .O(\FSM_onehot_state_var_reg[4]_1 [6]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \COMP_LOOP_twiddle_f_mul_cse_sva[7]_i_1 
       (.I0(\COMP_LOOP_twiddle_f_mul_cse_sva_reg[7]_0 [7]),
        .I1(\FSM_onehot_state_var_reg[16]_0 [0]),
        .I2(p_0_in2_in),
        .I3(\COMP_LOOP_twiddle_f_mul_cse_sva_reg[9]_0 [7]),
        .I4(sel5_in),
        .I5(P[7]),
        .O(\FSM_onehot_state_var_reg[4]_1 [7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \COMP_LOOP_twiddle_f_mul_cse_sva[8]_i_1 
       (.I0(\COMP_LOOP_twiddle_f_mul_cse_sva_reg[9] [0]),
        .I1(\FSM_onehot_state_var_reg[16]_0 [0]),
        .I2(p_0_in2_in),
        .I3(\COMP_LOOP_twiddle_f_mul_cse_sva_reg[9]_0 [8]),
        .I4(sel5_in),
        .I5(P[8]),
        .O(\FSM_onehot_state_var_reg[4]_1 [8]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT4 #(
    .INIT(16'hFBAA)) 
    \COMP_LOOP_twiddle_f_mul_cse_sva[9]_i_1 
       (.I0(rst),
        .I1(\z_mul_cmp_z_oreg_reg[0]__0 ),
        .I2(complete_rsc_vzout),
        .I3(p_0_in1_in),
        .O(rst_0));
  LUT6 #(
    .INIT(64'hFFFE0000FFFEFFFE)) 
    \COMP_LOOP_twiddle_f_mul_cse_sva[9]_i_2 
       (.I0(\FSM_onehot_state_var_reg[16]_0 [0]),
        .I1(p_0_in2_in),
        .I2(p_0_in1_in),
        .I3(sel5_in),
        .I4(complete_rsc_vzout),
        .I5(\z_mul_cmp_z_oreg_reg[0]__0 ),
        .O(\FSM_onehot_state_var_reg[4]_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \COMP_LOOP_twiddle_f_mul_cse_sva[9]_i_3 
       (.I0(\COMP_LOOP_twiddle_f_mul_cse_sva_reg[9] [1]),
        .I1(\FSM_onehot_state_var_reg[16]_0 [0]),
        .I2(p_0_in2_in),
        .I3(\COMP_LOOP_twiddle_f_mul_cse_sva_reg[9]_0 [9]),
        .I4(sel5_in),
        .I5(P[9]),
        .O(\FSM_onehot_state_var_reg[4]_1 [9]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \FSM_onehot_state_var[14]_i_1 
       (.I0(p_0_in2_in),
        .I1(VEC_LOOP_slc_VEC_LOOP_acc_2_itm),
        .O(\FSM_onehot_state_var[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \FSM_onehot_state_var[15]_i_1 
       (.I0(\FSM_onehot_state_var_reg_n_0_[14] ),
        .I1(\FSM_onehot_state_var_reg[15]_0 ),
        .O(\FSM_onehot_state_var[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \FSM_onehot_state_var[16]_i_1 
       (.I0(reg_complete_rsci_oswt_cse0),
        .I1(\FSM_onehot_state_var_reg[16]_2 ),
        .I2(p_0_in6_in),
        .O(\FSM_onehot_state_var[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT4 #(
    .INIT(16'h5540)) 
    \FSM_onehot_state_var[1]_i_1 
       (.I0(reg_complete_rsci_oswt_cse0),
        .I1(\FSM_onehot_state_var_reg[16]_2 ),
        .I2(p_0_in6_in),
        .I3(sel3_in),
        .O(\FSM_onehot_state_var[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \FSM_onehot_state_var[2]_i_1 
       (.I0(p_0_in4_in),
        .I1(\FSM_onehot_state_var_reg_n_0_[14] ),
        .I2(\FSM_onehot_state_var_reg[15]_0 ),
        .O(\FSM_onehot_state_var[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \FSM_onehot_state_var[4]_i_1 
       (.I0(p_0_in1_in),
        .I1(p_0_in2_in),
        .I2(VEC_LOOP_slc_VEC_LOOP_acc_2_itm),
        .O(\FSM_onehot_state_var[4]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "COMP_LOOP_C_2:000100000000000000,VEC_LOOP_C_9:000010000000000000,VEC_LOOP_C_8:000001000000000000,COMP_LOOP_C_1:000000000000001000,main_C_2:100000000000000000,COMP_LOOP_C_0:000000000000000100,main_C_1:010000000000000000,STAGE_LOOP_C_0:000000000000000010,iSTATE:000000000000000001,VEC_LOOP_C_7:000000100000000000,VEC_LOOP_C_6:000000010000000000,VEC_LOOP_C_3:000000000010000000,VEC_LOOP_C_2:000000000001000000,VEC_LOOP_C_5:000000001000000000,VEC_LOOP_C_4:000000000100000000,VEC_LOOP_C_1:000000000000100000,VEC_LOOP_C_0:000000000000010000,STAGE_LOOP_C_1:001000000000000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_var_reg[10] 
       (.C(clk),
        .CE(complete_rsc_vzout_2),
        .D(\FSM_onehot_state_var_reg_n_0_[9] ),
        .Q(\FSM_onehot_state_var_reg_n_0_[10] ),
        .R(rst));
  (* FSM_ENCODED_STATES = "COMP_LOOP_C_2:000100000000000000,VEC_LOOP_C_9:000010000000000000,VEC_LOOP_C_8:000001000000000000,COMP_LOOP_C_1:000000000000001000,main_C_2:100000000000000000,COMP_LOOP_C_0:000000000000000100,main_C_1:010000000000000000,STAGE_LOOP_C_0:000000000000000010,iSTATE:000000000000000001,VEC_LOOP_C_7:000000100000000000,VEC_LOOP_C_6:000000010000000000,VEC_LOOP_C_3:000000000010000000,VEC_LOOP_C_2:000000000001000000,VEC_LOOP_C_5:000000001000000000,VEC_LOOP_C_4:000000000100000000,VEC_LOOP_C_1:000000000000100000,VEC_LOOP_C_0:000000000000010000,STAGE_LOOP_C_1:001000000000000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_var_reg[11] 
       (.C(clk),
        .CE(complete_rsc_vzout_2),
        .D(\FSM_onehot_state_var_reg_n_0_[10] ),
        .Q(\FSM_onehot_state_var_reg_n_0_[11] ),
        .R(rst));
  (* FSM_ENCODED_STATES = "COMP_LOOP_C_2:000100000000000000,VEC_LOOP_C_9:000010000000000000,VEC_LOOP_C_8:000001000000000000,COMP_LOOP_C_1:000000000000001000,main_C_2:100000000000000000,COMP_LOOP_C_0:000000000000000100,main_C_1:010000000000000000,STAGE_LOOP_C_0:000000000000000010,iSTATE:000000000000000001,VEC_LOOP_C_7:000000100000000000,VEC_LOOP_C_6:000000010000000000,VEC_LOOP_C_3:000000000010000000,VEC_LOOP_C_2:000000000001000000,VEC_LOOP_C_5:000000001000000000,VEC_LOOP_C_4:000000000100000000,VEC_LOOP_C_1:000000000000100000,VEC_LOOP_C_0:000000000000010000,STAGE_LOOP_C_1:001000000000000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_var_reg[12] 
       (.C(clk),
        .CE(complete_rsc_vzout_2),
        .D(\FSM_onehot_state_var_reg_n_0_[11] ),
        .Q(\FSM_onehot_state_var_reg[16]_0 [3]),
        .R(rst));
  (* FSM_ENCODED_STATES = "COMP_LOOP_C_2:000100000000000000,VEC_LOOP_C_9:000010000000000000,VEC_LOOP_C_8:000001000000000000,COMP_LOOP_C_1:000000000000001000,main_C_2:100000000000000000,COMP_LOOP_C_0:000000000000000100,main_C_1:010000000000000000,STAGE_LOOP_C_0:000000000000000010,iSTATE:000000000000000001,VEC_LOOP_C_7:000000100000000000,VEC_LOOP_C_6:000000010000000000,VEC_LOOP_C_3:000000000010000000,VEC_LOOP_C_2:000000000001000000,VEC_LOOP_C_5:000000001000000000,VEC_LOOP_C_4:000000000100000000,VEC_LOOP_C_1:000000000000100000,VEC_LOOP_C_0:000000000000010000,STAGE_LOOP_C_1:001000000000000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_var_reg[13] 
       (.C(clk),
        .CE(complete_rsc_vzout_2),
        .D(\FSM_onehot_state_var_reg[16]_0 [3]),
        .Q(p_0_in2_in),
        .R(rst));
  (* FSM_ENCODED_STATES = "COMP_LOOP_C_2:000100000000000000,VEC_LOOP_C_9:000010000000000000,VEC_LOOP_C_8:000001000000000000,COMP_LOOP_C_1:000000000000001000,main_C_2:100000000000000000,COMP_LOOP_C_0:000000000000000100,main_C_1:010000000000000000,STAGE_LOOP_C_0:000000000000000010,iSTATE:000000000000000001,VEC_LOOP_C_7:000000100000000000,VEC_LOOP_C_6:000000010000000000,VEC_LOOP_C_3:000000000010000000,VEC_LOOP_C_2:000000000001000000,VEC_LOOP_C_5:000000001000000000,VEC_LOOP_C_4:000000000100000000,VEC_LOOP_C_1:000000000000100000,VEC_LOOP_C_0:000000000000010000,STAGE_LOOP_C_1:001000000000000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_var_reg[14] 
       (.C(clk),
        .CE(complete_rsc_vzout_2),
        .D(\FSM_onehot_state_var[14]_i_1_n_0 ),
        .Q(\FSM_onehot_state_var_reg_n_0_[14] ),
        .R(rst));
  (* FSM_ENCODED_STATES = "COMP_LOOP_C_2:000100000000000000,VEC_LOOP_C_9:000010000000000000,VEC_LOOP_C_8:000001000000000000,COMP_LOOP_C_1:000000000000001000,main_C_2:100000000000000000,COMP_LOOP_C_0:000000000000000100,main_C_1:010000000000000000,STAGE_LOOP_C_0:000000000000000010,iSTATE:000000000000000001,VEC_LOOP_C_7:000000100000000000,VEC_LOOP_C_6:000000010000000000,VEC_LOOP_C_3:000000000010000000,VEC_LOOP_C_2:000000000001000000,VEC_LOOP_C_5:000000001000000000,VEC_LOOP_C_4:000000000100000000,VEC_LOOP_C_1:000000000000100000,VEC_LOOP_C_0:000000000000010000,STAGE_LOOP_C_1:001000000000000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_var_reg[15] 
       (.C(clk),
        .CE(complete_rsc_vzout_2),
        .D(\FSM_onehot_state_var[15]_i_1_n_0 ),
        .Q(sel3_in),
        .R(rst));
  (* FSM_ENCODED_STATES = "COMP_LOOP_C_2:000100000000000000,VEC_LOOP_C_9:000010000000000000,VEC_LOOP_C_8:000001000000000000,COMP_LOOP_C_1:000000000000001000,main_C_2:100000000000000000,COMP_LOOP_C_0:000000000000000100,main_C_1:010000000000000000,STAGE_LOOP_C_0:000000000000000010,iSTATE:000000000000000001,VEC_LOOP_C_7:000000100000000000,VEC_LOOP_C_6:000000010000000000,VEC_LOOP_C_3:000000000010000000,VEC_LOOP_C_2:000000000001000000,VEC_LOOP_C_5:000000001000000000,VEC_LOOP_C_4:000000000100000000,VEC_LOOP_C_1:000000000000100000,VEC_LOOP_C_0:000000000000010000,STAGE_LOOP_C_1:001000000000000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_var_reg[16] 
       (.C(clk),
        .CE(complete_rsc_vzout_2),
        .D(\FSM_onehot_state_var[16]_i_1_n_0 ),
        .Q(\FSM_onehot_state_var_reg[16]_0 [4]),
        .R(rst));
  (* FSM_ENCODED_STATES = "COMP_LOOP_C_2:000100000000000000,VEC_LOOP_C_9:000010000000000000,VEC_LOOP_C_8:000001000000000000,COMP_LOOP_C_1:000000000000001000,main_C_2:100000000000000000,COMP_LOOP_C_0:000000000000000100,main_C_1:010000000000000000,STAGE_LOOP_C_0:000000000000000010,iSTATE:000000000000000001,VEC_LOOP_C_7:000000100000000000,VEC_LOOP_C_6:000000010000000000,VEC_LOOP_C_3:000000000010000000,VEC_LOOP_C_2:000000000001000000,VEC_LOOP_C_5:000000001000000000,VEC_LOOP_C_4:000000000100000000,VEC_LOOP_C_1:000000000000100000,VEC_LOOP_C_0:000000000000010000,STAGE_LOOP_C_1:001000000000000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_var_reg[17] 
       (.C(clk),
        .CE(complete_rsc_vzout_2),
        .D(\FSM_onehot_state_var_reg[16]_0 [4]),
        .Q(\FSM_onehot_state_var_reg_n_0_[17] ),
        .R(rst));
  (* FSM_ENCODED_STATES = "COMP_LOOP_C_2:000100000000000000,VEC_LOOP_C_9:000010000000000000,VEC_LOOP_C_8:000001000000000000,COMP_LOOP_C_1:000000000000001000,main_C_2:100000000000000000,COMP_LOOP_C_0:000000000000000100,main_C_1:010000000000000000,STAGE_LOOP_C_0:000000000000000010,iSTATE:000000000000000001,VEC_LOOP_C_7:000000100000000000,VEC_LOOP_C_6:000000010000000000,VEC_LOOP_C_3:000000000010000000,VEC_LOOP_C_2:000000000001000000,VEC_LOOP_C_5:000000001000000000,VEC_LOOP_C_4:000000000100000000,VEC_LOOP_C_1:000000000000100000,VEC_LOOP_C_0:000000000000010000,STAGE_LOOP_C_1:001000000000000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_var_reg[1] 
       (.C(clk),
        .CE(complete_rsc_vzout_2),
        .D(\FSM_onehot_state_var[1]_i_1_n_0 ),
        .Q(p_0_in4_in),
        .R(rst));
  (* FSM_ENCODED_STATES = "COMP_LOOP_C_2:000100000000000000,VEC_LOOP_C_9:000010000000000000,VEC_LOOP_C_8:000001000000000000,COMP_LOOP_C_1:000000000000001000,main_C_2:100000000000000000,COMP_LOOP_C_0:000000000000000100,main_C_1:010000000000000000,STAGE_LOOP_C_0:000000000000000010,iSTATE:000000000000000001,VEC_LOOP_C_7:000000100000000000,VEC_LOOP_C_6:000000010000000000,VEC_LOOP_C_3:000000000010000000,VEC_LOOP_C_2:000000000001000000,VEC_LOOP_C_5:000000001000000000,VEC_LOOP_C_4:000000000100000000,VEC_LOOP_C_1:000000000000100000,VEC_LOOP_C_0:000000000000010000,STAGE_LOOP_C_1:001000000000000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_var_reg[2] 
       (.C(clk),
        .CE(complete_rsc_vzout_2),
        .D(\FSM_onehot_state_var[2]_i_1_n_0 ),
        .Q(sel5_in),
        .R(rst));
  (* FSM_ENCODED_STATES = "COMP_LOOP_C_2:000100000000000000,VEC_LOOP_C_9:000010000000000000,VEC_LOOP_C_8:000001000000000000,COMP_LOOP_C_1:000000000000001000,main_C_2:100000000000000000,COMP_LOOP_C_0:000000000000000100,main_C_1:010000000000000000,STAGE_LOOP_C_0:000000000000000010,iSTATE:000000000000000001,VEC_LOOP_C_7:000000100000000000,VEC_LOOP_C_6:000000010000000000,VEC_LOOP_C_3:000000000010000000,VEC_LOOP_C_2:000000000001000000,VEC_LOOP_C_5:000000001000000000,VEC_LOOP_C_4:000000000100000000,VEC_LOOP_C_1:000000000000100000,VEC_LOOP_C_0:000000000000010000,STAGE_LOOP_C_1:001000000000000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_var_reg[3] 
       (.C(clk),
        .CE(complete_rsc_vzout_2),
        .D(sel5_in),
        .Q(p_0_in1_in),
        .R(rst));
  (* FSM_ENCODED_STATES = "COMP_LOOP_C_2:000100000000000000,VEC_LOOP_C_9:000010000000000000,VEC_LOOP_C_8:000001000000000000,COMP_LOOP_C_1:000000000000001000,main_C_2:100000000000000000,COMP_LOOP_C_0:000000000000000100,main_C_1:010000000000000000,STAGE_LOOP_C_0:000000000000000010,iSTATE:000000000000000001,VEC_LOOP_C_7:000000100000000000,VEC_LOOP_C_6:000000010000000000,VEC_LOOP_C_3:000000000010000000,VEC_LOOP_C_2:000000000001000000,VEC_LOOP_C_5:000000001000000000,VEC_LOOP_C_4:000000000100000000,VEC_LOOP_C_1:000000000000100000,VEC_LOOP_C_0:000000000000010000,STAGE_LOOP_C_1:001000000000000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_var_reg[4] 
       (.C(clk),
        .CE(complete_rsc_vzout_2),
        .D(\FSM_onehot_state_var[4]_i_1_n_0 ),
        .Q(\FSM_onehot_state_var_reg[16]_0 [0]),
        .R(rst));
  (* FSM_ENCODED_STATES = "COMP_LOOP_C_2:000100000000000000,VEC_LOOP_C_9:000010000000000000,VEC_LOOP_C_8:000001000000000000,COMP_LOOP_C_1:000000000000001000,main_C_2:100000000000000000,COMP_LOOP_C_0:000000000000000100,main_C_1:010000000000000000,STAGE_LOOP_C_0:000000000000000010,iSTATE:000000000000000001,VEC_LOOP_C_7:000000100000000000,VEC_LOOP_C_6:000000010000000000,VEC_LOOP_C_3:000000000010000000,VEC_LOOP_C_2:000000000001000000,VEC_LOOP_C_5:000000001000000000,VEC_LOOP_C_4:000000000100000000,VEC_LOOP_C_1:000000000000100000,VEC_LOOP_C_0:000000000000010000,STAGE_LOOP_C_1:001000000000000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_var_reg[5] 
       (.C(clk),
        .CE(complete_rsc_vzout_2),
        .D(\FSM_onehot_state_var_reg[16]_0 [0]),
        .Q(p_0_in11_in),
        .R(rst));
  (* FSM_ENCODED_STATES = "COMP_LOOP_C_2:000100000000000000,VEC_LOOP_C_9:000010000000000000,VEC_LOOP_C_8:000001000000000000,COMP_LOOP_C_1:000000000000001000,main_C_2:100000000000000000,COMP_LOOP_C_0:000000000000000100,main_C_1:010000000000000000,STAGE_LOOP_C_0:000000000000000010,iSTATE:000000000000000001,VEC_LOOP_C_7:000000100000000000,VEC_LOOP_C_6:000000010000000000,VEC_LOOP_C_3:000000000010000000,VEC_LOOP_C_2:000000000001000000,VEC_LOOP_C_5:000000001000000000,VEC_LOOP_C_4:000000000100000000,VEC_LOOP_C_1:000000000000100000,VEC_LOOP_C_0:000000000000010000,STAGE_LOOP_C_1:001000000000000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_var_reg[6] 
       (.C(clk),
        .CE(complete_rsc_vzout_2),
        .D(p_0_in11_in),
        .Q(\FSM_onehot_state_var_reg[16]_0 [1]),
        .R(rst));
  (* FSM_ENCODED_STATES = "COMP_LOOP_C_2:000100000000000000,VEC_LOOP_C_9:000010000000000000,VEC_LOOP_C_8:000001000000000000,COMP_LOOP_C_1:000000000000001000,main_C_2:100000000000000000,COMP_LOOP_C_0:000000000000000100,main_C_1:010000000000000000,STAGE_LOOP_C_0:000000000000000010,iSTATE:000000000000000001,VEC_LOOP_C_7:000000100000000000,VEC_LOOP_C_6:000000010000000000,VEC_LOOP_C_3:000000000010000000,VEC_LOOP_C_2:000000000001000000,VEC_LOOP_C_5:000000001000000000,VEC_LOOP_C_4:000000000100000000,VEC_LOOP_C_1:000000000000100000,VEC_LOOP_C_0:000000000000010000,STAGE_LOOP_C_1:001000000000000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_var_reg[7] 
       (.C(clk),
        .CE(complete_rsc_vzout_2),
        .D(\FSM_onehot_state_var_reg[16]_0 [1]),
        .Q(\FSM_onehot_state_var_reg[16]_0 [2]),
        .R(rst));
  (* FSM_ENCODED_STATES = "COMP_LOOP_C_2:000100000000000000,VEC_LOOP_C_9:000010000000000000,VEC_LOOP_C_8:000001000000000000,COMP_LOOP_C_1:000000000000001000,main_C_2:100000000000000000,COMP_LOOP_C_0:000000000000000100,main_C_1:010000000000000000,STAGE_LOOP_C_0:000000000000000010,iSTATE:000000000000000001,VEC_LOOP_C_7:000000100000000000,VEC_LOOP_C_6:000000010000000000,VEC_LOOP_C_3:000000000010000000,VEC_LOOP_C_2:000000000001000000,VEC_LOOP_C_5:000000001000000000,VEC_LOOP_C_4:000000000100000000,VEC_LOOP_C_1:000000000000100000,VEC_LOOP_C_0:000000000000010000,STAGE_LOOP_C_1:001000000000000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_var_reg[8] 
       (.C(clk),
        .CE(complete_rsc_vzout_2),
        .D(\FSM_onehot_state_var_reg[16]_0 [2]),
        .Q(\FSM_onehot_state_var_reg_n_0_[8] ),
        .R(rst));
  (* FSM_ENCODED_STATES = "COMP_LOOP_C_2:000100000000000000,VEC_LOOP_C_9:000010000000000000,VEC_LOOP_C_8:000001000000000000,COMP_LOOP_C_1:000000000000001000,main_C_2:100000000000000000,COMP_LOOP_C_0:000000000000000100,main_C_1:010000000000000000,STAGE_LOOP_C_0:000000000000000010,iSTATE:000000000000000001,VEC_LOOP_C_7:000000100000000000,VEC_LOOP_C_6:000000010000000000,VEC_LOOP_C_3:000000000010000000,VEC_LOOP_C_2:000000000001000000,VEC_LOOP_C_5:000000001000000000,VEC_LOOP_C_4:000000000100000000,VEC_LOOP_C_1:000000000000100000,VEC_LOOP_C_0:000000000000010000,STAGE_LOOP_C_1:001000000000000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_var_reg[9] 
       (.C(clk),
        .CE(complete_rsc_vzout_2),
        .D(\FSM_onehot_state_var_reg_n_0_[8] ),
        .Q(\FSM_onehot_state_var_reg_n_0_[9] ),
        .R(rst));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \STAGE_LOOP_i_3_0_sva[0]_i_1 
       (.I0(sel5_in),
        .I1(Q[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \STAGE_LOOP_i_3_0_sva[1]_i_1 
       (.I0(sel5_in),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'h00B0)) 
    \STAGE_LOOP_i_3_0_sva[3]_i_1 
       (.I0(complete_rsc_vzout),
        .I1(\z_mul_cmp_z_oreg_reg[0]__0 ),
        .I2(p_0_in6_in),
        .I3(sel3_in),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'hBBB0)) 
    \STAGE_LOOP_i_3_0_sva[3]_i_2 
       (.I0(complete_rsc_vzout),
        .I1(\z_mul_cmp_z_oreg_reg[0]__0 ),
        .I2(p_0_in6_in),
        .I3(sel3_in),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT5 #(
    .INIT(32'hE01FFE01)) 
    \STAGE_LOOP_i_3_0_sva[3]_i_3 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(sel5_in),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT4 #(
    .INIT(16'h0401)) 
    \STAGE_LOOP_lshift_psp_sva[0]_i_1 
       (.I0(Q[1]),
        .I1(sel5_in),
        .I2(Q[0]),
        .I3(Q[2]),
        .O(\STAGE_LOOP_i_3_0_sva_reg[1] ));
  LUT6 #(
    .INIT(64'h2282228222828282)) 
    \STAGE_LOOP_lshift_psp_sva[12]_i_1 
       (.I0(\FSM_onehot_state_var_reg[17]_0 ),
        .I1(Q[3]),
        .I2(sel5_in),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(\STAGE_LOOP_i_3_0_sva_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT4 #(
    .INIT(16'h0090)) 
    \STAGE_LOOP_lshift_psp_sva[1]_i_1 
       (.I0(Q[1]),
        .I1(sel5_in),
        .I2(Q[0]),
        .I3(Q[2]),
        .O(\STAGE_LOOP_i_3_0_sva_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT4 #(
    .INIT(16'h0060)) 
    \STAGE_LOOP_lshift_psp_sva[3]_i_1 
       (.I0(Q[1]),
        .I1(sel5_in),
        .I2(Q[0]),
        .I3(Q[2]),
        .O(\STAGE_LOOP_i_3_0_sva_reg[1]_1 ));
  LUT6 #(
    .INIT(64'hA6A6A66600000000)) 
    \STAGE_LOOP_lshift_psp_sva[4]_i_1 
       (.I0(Q[3]),
        .I1(sel5_in),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\FSM_onehot_state_var_reg[17]_0 ),
        .O(\STAGE_LOOP_i_3_0_sva_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT4 #(
    .INIT(16'h0104)) 
    \STAGE_LOOP_lshift_psp_sva[4]_i_2 
       (.I0(Q[1]),
        .I1(sel5_in),
        .I2(Q[0]),
        .I3(Q[2]),
        .O(\STAGE_LOOP_i_3_0_sva_reg[1]_2 ));
  LUT6 #(
    .INIT(64'h5555555555555554)) 
    \STAGE_LOOP_lshift_psp_sva[7]_i_1 
       (.I0(vec_rsc_0_0_we_0),
        .I1(p_0_in6_in),
        .I2(\FSM_onehot_state_var_reg_n_0_[17] ),
        .I3(\FSM_onehot_state_var_reg[16]_0 [4]),
        .I4(p_0_in4_in),
        .I5(sel3_in),
        .O(\FSM_onehot_state_var_reg[17]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'hBBB0)) 
    main_stage_0_2_i_1
       (.I0(complete_rsc_vzout),
        .I1(\z_mul_cmp_z_oreg_reg[0]__0 ),
        .I2(or_61_rmff),
        .I3(reg_ensig_cgo_cse),
        .O(complete_rsc_vzout_0));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT4 #(
    .INIT(16'hE0EE)) 
    nl_COMP_LOOP_twiddle_f_mul_tmp_i_1
       (.I0(\FSM_onehot_state_var_reg_n_0_[14] ),
        .I1(p_0_in4_in),
        .I2(complete_rsc_vzout),
        .I3(\z_mul_cmp_z_oreg_reg[0]__0 ),
        .O(\FSM_onehot_state_var_reg[14]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'h00004200)) 
    nl_COMP_LOOP_twiddle_f_mul_tmp_i_13
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(sel5_in),
        .I3(Q[0]),
        .I4(Q[2]),
        .O(A[8]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'h00100002)) 
    nl_COMP_LOOP_twiddle_f_mul_tmp_i_14
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(sel5_in),
        .I3(Q[0]),
        .I4(Q[2]),
        .O(A[7]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'h00002800)) 
    nl_COMP_LOOP_twiddle_f_mul_tmp_i_15
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(sel5_in),
        .I3(Q[2]),
        .I4(Q[3]),
        .O(A[6]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'h00008200)) 
    nl_COMP_LOOP_twiddle_f_mul_tmp_i_17
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(sel5_in),
        .I3(Q[2]),
        .I4(Q[3]),
        .O(A[5]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT5 #(
    .INIT(32'h00010020)) 
    nl_COMP_LOOP_twiddle_f_mul_tmp_i_18
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(sel5_in),
        .I3(Q[0]),
        .I4(Q[2]),
        .O(A[4]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'h00002400)) 
    nl_COMP_LOOP_twiddle_f_mul_tmp_i_19
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(sel5_in),
        .I3(Q[0]),
        .I4(Q[2]),
        .O(A[3]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    nl_COMP_LOOP_twiddle_f_mul_tmp_i_2
       (.I0(p_0_in4_in),
        .I1(complete_rsc_vzout),
        .I2(\z_mul_cmp_z_oreg_reg[0]__0 ),
        .O(\FSM_onehot_state_var_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'h00000084)) 
    nl_COMP_LOOP_twiddle_f_mul_tmp_i_20
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(sel5_in),
        .I3(Q[0]),
        .I4(Q[2]),
        .O(A[2]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'h00008100)) 
    nl_COMP_LOOP_twiddle_f_mul_tmp_i_21
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(sel5_in),
        .I3(Q[0]),
        .I4(Q[2]),
        .O(A[1]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'h00200001)) 
    nl_COMP_LOOP_twiddle_f_mul_tmp_i_22
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(sel5_in),
        .I3(Q[0]),
        .I4(Q[2]),
        .O(A[0]));
  LUT3 #(
    .INIT(8'h60)) 
    nl_acc_nl_carry__0_i_1
       (.I0(\reg_VEC_LOOP_j_12_0_ftd_reg[9]_1 ),
        .I1(\reg_VEC_LOOP_j_12_0_ftd_reg[9] [9]),
        .I2(\FSM_onehot_state_var_reg_n_0_[14] ),
        .O(DI[3]));
  LUT6 #(
    .INIT(64'h6AAAAAAA00000000)) 
    nl_acc_nl_carry__0_i_2
       (.I0(\reg_VEC_LOOP_j_12_0_ftd_reg[9] [8]),
        .I1(\reg_VEC_LOOP_j_12_0_ftd_reg[9] [6]),
        .I2(\reg_VEC_LOOP_j_12_0_ftd_reg[9]_0 ),
        .I3(\reg_VEC_LOOP_j_12_0_ftd_reg[9] [5]),
        .I4(\reg_VEC_LOOP_j_12_0_ftd_reg[9] [7]),
        .I5(\FSM_onehot_state_var_reg_n_0_[14] ),
        .O(DI[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    nl_acc_nl_carry__0_i_3
       (.I0(B[6]),
        .I1(\FSM_onehot_state_var_reg_n_0_[14] ),
        .I2(\vec_rsc_0_7_adr[6] [9]),
        .O(DI[1]));
  LUT6 #(
    .INIT(64'hA6AAFFFFA6AA0000)) 
    nl_acc_nl_carry__0_i_4
       (.I0(\reg_VEC_LOOP_j_12_0_ftd_reg[9] [6]),
        .I1(\reg_VEC_LOOP_j_12_0_ftd_reg[9] [4]),
        .I2(\reg_VEC_LOOP_j_12_0_ftd_reg[7] ),
        .I3(\reg_VEC_LOOP_j_12_0_ftd_reg[9] [5]),
        .I4(\FSM_onehot_state_var_reg_n_0_[14] ),
        .I5(\vec_rsc_0_7_adr[6] [8]),
        .O(DI[0]));
  LUT4 #(
    .INIT(16'h7F70)) 
    nl_acc_nl_carry__0_i_5
       (.I0(\reg_VEC_LOOP_j_12_0_ftd_reg[9] [9]),
        .I1(\reg_VEC_LOOP_j_12_0_ftd_reg[9]_1 ),
        .I2(\FSM_onehot_state_var_reg_n_0_[14] ),
        .I3(\reg_VEC_LOOP_j_12_0_ftd_reg[9]_2 ),
        .O(S[4]));
  LUT5 #(
    .INIT(32'h6F9F6090)) 
    nl_acc_nl_carry__0_i_6
       (.I0(\reg_VEC_LOOP_j_12_0_ftd_reg[9] [9]),
        .I1(\reg_VEC_LOOP_j_12_0_ftd_reg[9]_1 ),
        .I2(\FSM_onehot_state_var_reg_n_0_[14] ),
        .I3(\reg_VEC_LOOP_j_12_0_ftd_reg[9]_2 ),
        .I4(\reg_VEC_LOOP_j_12_0_ftd_reg[9]_4 ),
        .O(S[3]));
  LUT4 #(
    .INIT(16'hB784)) 
    nl_acc_nl_carry__0_i_7
       (.I0(\reg_VEC_LOOP_j_12_0_ftd_reg[9]_3 ),
        .I1(\FSM_onehot_state_var_reg_n_0_[14] ),
        .I2(\reg_VEC_LOOP_j_12_0_ftd_reg[9]_4 ),
        .I3(p_0_in0_in[9]),
        .O(S[2]));
  LUT5 #(
    .INIT(32'hC535CA3A)) 
    nl_acc_nl_carry__0_i_8
       (.I0(\vec_rsc_0_7_adr[6] [9]),
        .I1(B[6]),
        .I2(\FSM_onehot_state_var_reg_n_0_[14] ),
        .I3(p_0_in0_in[9]),
        .I4(p_0_in0_in[8]),
        .O(S[1]));
  LUT5 #(
    .INIT(32'hC535CA3A)) 
    nl_acc_nl_carry__0_i_9
       (.I0(\vec_rsc_0_7_adr[6] [8]),
        .I1(B[5]),
        .I2(\FSM_onehot_state_var_reg_n_0_[14] ),
        .I3(p_0_in0_in[8]),
        .I4(p_0_in0_in[7]),
        .O(S[0]));
  LUT2 #(
    .INIT(4'hB)) 
    nl_acc_nl_carry_i_1
       (.I0(\FSM_onehot_state_var_reg_n_0_[14] ),
        .I1(\FSM_onehot_state_var_reg[16]_0 [0]),
        .O(\FSM_onehot_state_var_reg[14]_1 ));
  LUT5 #(
    .INIT(32'hC535CA3A)) 
    nl_acc_nl_carry_i_10
       (.I0(\vec_rsc_0_7_adr[6] [7]),
        .I1(B[4]),
        .I2(\FSM_onehot_state_var_reg_n_0_[14] ),
        .I3(p_0_in0_in[7]),
        .I4(p_0_in0_in[6]),
        .O(\COMP_LOOP_twiddle_f_mul_cse_sva_reg[7] [7]));
  LUT6 #(
    .INIT(64'hC3553C55C3AA3CAA)) 
    nl_acc_nl_carry_i_11
       (.I0(\vec_rsc_0_7_adr[6] [6]),
        .I1(\reg_VEC_LOOP_j_12_0_ftd_reg[9] [4]),
        .I2(\reg_VEC_LOOP_j_12_0_ftd_reg[7] ),
        .I3(\FSM_onehot_state_var_reg_n_0_[14] ),
        .I4(p_0_in0_in[6]),
        .I5(p_0_in0_in[5]),
        .O(\COMP_LOOP_twiddle_f_mul_cse_sva_reg[7] [6]));
  LUT5 #(
    .INIT(32'hC535CA3A)) 
    nl_acc_nl_carry_i_12
       (.I0(\vec_rsc_0_7_adr[6] [5]),
        .I1(B[3]),
        .I2(\FSM_onehot_state_var_reg_n_0_[14] ),
        .I3(p_0_in0_in[5]),
        .I4(p_0_in0_in[4]),
        .O(\COMP_LOOP_twiddle_f_mul_cse_sva_reg[7] [5]));
  LUT5 #(
    .INIT(32'hC535CA3A)) 
    nl_acc_nl_carry_i_13
       (.I0(\vec_rsc_0_7_adr[6] [4]),
        .I1(B[2]),
        .I2(\FSM_onehot_state_var_reg_n_0_[14] ),
        .I3(p_0_in0_in[4]),
        .I4(p_0_in0_in[3]),
        .O(\COMP_LOOP_twiddle_f_mul_cse_sva_reg[7] [4]));
  LUT5 #(
    .INIT(32'hC535CA3A)) 
    nl_acc_nl_carry_i_14
       (.I0(\vec_rsc_0_7_adr[6] [3]),
        .I1(B[1]),
        .I2(\FSM_onehot_state_var_reg_n_0_[14] ),
        .I3(p_0_in0_in[3]),
        .I4(p_0_in0_in[2]),
        .O(\COMP_LOOP_twiddle_f_mul_cse_sva_reg[7] [3]));
  LUT5 #(
    .INIT(32'hC535CA3A)) 
    nl_acc_nl_carry_i_15
       (.I0(\vec_rsc_0_7_adr[6] [2]),
        .I1(B[0]),
        .I2(\FSM_onehot_state_var_reg_n_0_[14] ),
        .I3(p_0_in0_in[2]),
        .I4(p_0_in0_in[1]),
        .O(\COMP_LOOP_twiddle_f_mul_cse_sva_reg[7] [2]));
  LUT6 #(
    .INIT(64'h3C55C3553CAAC3AA)) 
    nl_acc_nl_carry_i_16
       (.I0(\vec_rsc_0_7_adr[6] [1]),
        .I1(\reg_VEC_LOOP_j_12_0_ftd_reg[9] [1]),
        .I2(\reg_VEC_LOOP_j_12_0_ftd_reg[9] [0]),
        .I3(\FSM_onehot_state_var_reg_n_0_[14] ),
        .I4(p_0_in0_in[1]),
        .I5(p_0_in0_in[0]),
        .O(\COMP_LOOP_twiddle_f_mul_cse_sva_reg[7] [1]));
  LUT5 #(
    .INIT(32'h35C53ACA)) 
    nl_acc_nl_carry_i_17
       (.I0(\vec_rsc_0_7_adr[6] [0]),
        .I1(\reg_VEC_LOOP_j_12_0_ftd_reg[9] [0]),
        .I2(\FSM_onehot_state_var_reg_n_0_[14] ),
        .I3(p_0_in0_in[0]),
        .I4(\reg_VEC_LOOP_j_12_0_ftd_reg[7]_0 ),
        .O(\COMP_LOOP_twiddle_f_mul_cse_sva_reg[7] [0]));
  LUT5 #(
    .INIT(32'h9AFF9A00)) 
    nl_acc_nl_carry_i_2
       (.I0(\reg_VEC_LOOP_j_12_0_ftd_reg[9] [5]),
        .I1(\reg_VEC_LOOP_j_12_0_ftd_reg[7] ),
        .I2(\reg_VEC_LOOP_j_12_0_ftd_reg[9] [4]),
        .I3(\FSM_onehot_state_var_reg_n_0_[14] ),
        .I4(\vec_rsc_0_7_adr[6] [7]),
        .O(\COMP_LOOP_k_12_0_sva_11_0_reg[7] [7]));
  LUT4 #(
    .INIT(16'h9F90)) 
    nl_acc_nl_carry_i_3
       (.I0(\reg_VEC_LOOP_j_12_0_ftd_reg[7] ),
        .I1(\reg_VEC_LOOP_j_12_0_ftd_reg[9] [4]),
        .I2(\FSM_onehot_state_var_reg_n_0_[14] ),
        .I3(\vec_rsc_0_7_adr[6] [6]),
        .O(\COMP_LOOP_k_12_0_sva_11_0_reg[7] [6]));
  LUT3 #(
    .INIT(8'hB8)) 
    nl_acc_nl_carry_i_4
       (.I0(B[3]),
        .I1(\FSM_onehot_state_var_reg_n_0_[14] ),
        .I2(\vec_rsc_0_7_adr[6] [5]),
        .O(\COMP_LOOP_k_12_0_sva_11_0_reg[7] [5]));
  LUT3 #(
    .INIT(8'hB8)) 
    nl_acc_nl_carry_i_5
       (.I0(B[2]),
        .I1(\FSM_onehot_state_var_reg_n_0_[14] ),
        .I2(\vec_rsc_0_7_adr[6] [4]),
        .O(\COMP_LOOP_k_12_0_sva_11_0_reg[7] [4]));
  LUT6 #(
    .INIT(64'h6AAAFFFF6AAA0000)) 
    nl_acc_nl_carry_i_6
       (.I0(\reg_VEC_LOOP_j_12_0_ftd_reg[9] [3]),
        .I1(\reg_VEC_LOOP_j_12_0_ftd_reg[9] [1]),
        .I2(\reg_VEC_LOOP_j_12_0_ftd_reg[9] [0]),
        .I3(\reg_VEC_LOOP_j_12_0_ftd_reg[9] [2]),
        .I4(\FSM_onehot_state_var_reg_n_0_[14] ),
        .I5(\vec_rsc_0_7_adr[6] [3]),
        .O(\COMP_LOOP_k_12_0_sva_11_0_reg[7] [3]));
  LUT5 #(
    .INIT(32'h6AFF6A00)) 
    nl_acc_nl_carry_i_7
       (.I0(\reg_VEC_LOOP_j_12_0_ftd_reg[9] [2]),
        .I1(\reg_VEC_LOOP_j_12_0_ftd_reg[9] [0]),
        .I2(\reg_VEC_LOOP_j_12_0_ftd_reg[9] [1]),
        .I3(\FSM_onehot_state_var_reg_n_0_[14] ),
        .I4(\vec_rsc_0_7_adr[6] [2]),
        .O(\COMP_LOOP_k_12_0_sva_11_0_reg[7] [2]));
  LUT4 #(
    .INIT(16'h6F60)) 
    nl_acc_nl_carry_i_8
       (.I0(\reg_VEC_LOOP_j_12_0_ftd_reg[9] [0]),
        .I1(\reg_VEC_LOOP_j_12_0_ftd_reg[9] [1]),
        .I2(\FSM_onehot_state_var_reg_n_0_[14] ),
        .I3(\vec_rsc_0_7_adr[6] [1]),
        .O(\COMP_LOOP_k_12_0_sva_11_0_reg[7] [1]));
  LUT3 #(
    .INIT(8'h74)) 
    nl_acc_nl_carry_i_9
       (.I0(\reg_VEC_LOOP_j_12_0_ftd_reg[9] [0]),
        .I1(\FSM_onehot_state_var_reg_n_0_[14] ),
        .I2(\vec_rsc_0_7_adr[6] [0]),
        .O(\COMP_LOOP_k_12_0_sva_11_0_reg[7] [0]));
  LUT6 #(
    .INIT(64'h00000001FFFFFFFE)) 
    nl_modulo_add_cmp_base_rsc_dat_carry__0_i_1
       (.I0(\vec_rsc_0_2_i_q_d_bfwt_reg[15] ),
        .I1(nl_modulo_add_cmp_base_rsc_dat_carry__0_7),
        .I2(nl_modulo_add_cmp_base_rsc_dat_carry__0_8),
        .I3(nl_modulo_add_cmp_base_rsc_dat_carry__0_9),
        .I4(nl_modulo_add_cmp_base_rsc_dat_carry__0_10),
        .I5(nl_modulo_sub_cmp_base_rsc_dat_carry__2[5]),
        .O(\tmp_1_lpi_4_dfm_reg[15] [2]));
  LUT6 #(
    .INIT(64'h00000001FFFFFFFE)) 
    nl_modulo_add_cmp_base_rsc_dat_carry__0_i_4
       (.I0(\vec_rsc_0_2_i_q_d_bfwt_reg[12] ),
        .I1(nl_modulo_add_cmp_base_rsc_dat_carry__0_3),
        .I2(nl_modulo_add_cmp_base_rsc_dat_carry__0_4),
        .I3(nl_modulo_add_cmp_base_rsc_dat_carry__0_5),
        .I4(nl_modulo_add_cmp_base_rsc_dat_carry__0_6),
        .I5(nl_modulo_sub_cmp_base_rsc_dat_carry__2[4]),
        .O(\tmp_1_lpi_4_dfm_reg[15] [1]));
  LUT6 #(
    .INIT(64'h00000001FFFFFFFE)) 
    nl_modulo_add_cmp_base_rsc_dat_carry__0_i_8
       (.I0(\vec_rsc_0_4_i_q_d_bfwt_reg[8] ),
        .I1(nl_modulo_add_cmp_base_rsc_dat_carry__0),
        .I2(nl_modulo_add_cmp_base_rsc_dat_carry__0_0),
        .I3(nl_modulo_add_cmp_base_rsc_dat_carry__0_1),
        .I4(nl_modulo_add_cmp_base_rsc_dat_carry__0_2),
        .I5(nl_modulo_sub_cmp_base_rsc_dat_carry__2[3]),
        .O(\tmp_1_lpi_4_dfm_reg[15] [0]));
  LUT6 #(
    .INIT(64'h00000001FFFFFFFE)) 
    nl_modulo_add_cmp_base_rsc_dat_carry__1_i_4
       (.I0(\vec_rsc_0_2_i_q_d_bfwt_reg[20] ),
        .I1(nl_modulo_add_cmp_base_rsc_dat_carry__1_7),
        .I2(nl_modulo_add_cmp_base_rsc_dat_carry__1_8),
        .I3(nl_modulo_add_cmp_base_rsc_dat_carry__1_9),
        .I4(nl_modulo_add_cmp_base_rsc_dat_carry__1_10),
        .I5(nl_modulo_sub_cmp_base_rsc_dat_carry__2[8]),
        .O(\tmp_1_lpi_4_dfm_reg[20] [2]));
  LUT6 #(
    .INIT(64'h00000001FFFFFFFE)) 
    nl_modulo_add_cmp_base_rsc_dat_carry__1_i_6
       (.I0(\vec_rsc_0_4_i_q_d_bfwt_reg[18] ),
        .I1(nl_modulo_add_cmp_base_rsc_dat_carry__1_3),
        .I2(nl_modulo_add_cmp_base_rsc_dat_carry__1_4),
        .I3(nl_modulo_add_cmp_base_rsc_dat_carry__1_5),
        .I4(nl_modulo_add_cmp_base_rsc_dat_carry__1_6),
        .I5(nl_modulo_sub_cmp_base_rsc_dat_carry__2[7]),
        .O(\tmp_1_lpi_4_dfm_reg[20] [1]));
  LUT6 #(
    .INIT(64'h00000001FFFFFFFE)) 
    nl_modulo_add_cmp_base_rsc_dat_carry__1_i_8
       (.I0(\vec_rsc_0_4_i_q_d_bfwt_reg[16] ),
        .I1(nl_modulo_add_cmp_base_rsc_dat_carry__1),
        .I2(nl_modulo_add_cmp_base_rsc_dat_carry__1_0),
        .I3(nl_modulo_add_cmp_base_rsc_dat_carry__1_1),
        .I4(nl_modulo_add_cmp_base_rsc_dat_carry__1_2),
        .I5(nl_modulo_sub_cmp_base_rsc_dat_carry__2[6]),
        .O(\tmp_1_lpi_4_dfm_reg[20] [0]));
  LUT6 #(
    .INIT(64'h00000001FFFFFFFE)) 
    nl_modulo_add_cmp_base_rsc_dat_carry__2_i_4
       (.I0(\vec_rsc_0_4_i_q_d_bfwt_reg[28] ),
        .I1(nl_modulo_add_cmp_base_rsc_dat_carry__2_3),
        .I2(nl_modulo_add_cmp_base_rsc_dat_carry__2_4),
        .I3(nl_modulo_add_cmp_base_rsc_dat_carry__2_5),
        .I4(nl_modulo_add_cmp_base_rsc_dat_carry__2_6),
        .I5(nl_modulo_sub_cmp_base_rsc_dat_carry__2[10]),
        .O(\tmp_1_lpi_4_dfm_reg[28] [1]));
  LUT6 #(
    .INIT(64'h00000001FFFFFFFE)) 
    nl_modulo_add_cmp_base_rsc_dat_carry__2_i_8
       (.I0(\vec_rsc_0_2_i_q_d_bfwt_reg[24] ),
        .I1(nl_modulo_add_cmp_base_rsc_dat_carry__2),
        .I2(nl_modulo_add_cmp_base_rsc_dat_carry__2_0),
        .I3(nl_modulo_add_cmp_base_rsc_dat_carry__2_1),
        .I4(nl_modulo_add_cmp_base_rsc_dat_carry__2_2),
        .I5(nl_modulo_sub_cmp_base_rsc_dat_carry__2[9]),
        .O(\tmp_1_lpi_4_dfm_reg[28] [0]));
  LUT6 #(
    .INIT(64'h00000001FFFFFFFE)) 
    nl_modulo_add_cmp_base_rsc_dat_carry_i_4
       (.I0(\vec_rsc_0_2_i_q_d_bfwt_reg[4] ),
        .I1(nl_modulo_add_cmp_base_rsc_dat_carry_7),
        .I2(nl_modulo_add_cmp_base_rsc_dat_carry_8),
        .I3(nl_modulo_add_cmp_base_rsc_dat_carry_9),
        .I4(nl_modulo_add_cmp_base_rsc_dat_carry_10),
        .I5(nl_modulo_sub_cmp_base_rsc_dat_carry__2[2]),
        .O(\tmp_1_lpi_4_dfm_reg[4] [2]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    nl_modulo_add_cmp_base_rsc_dat_carry_i_45
       (.I0(VEC_LOOP_VEC_LOOP_and_2_itm),
        .I1(\FSM_onehot_state_var_reg[16]_0 [1]),
        .I2(VEC_LOOP_VEC_LOOP_and_9_itm),
        .O(VEC_LOOP_VEC_LOOP_and_2_itm_reg));
  LUT6 #(
    .INIT(64'h00000001FFFFFFFE)) 
    nl_modulo_add_cmp_base_rsc_dat_carry_i_6
       (.I0(\vec_rsc_0_4_i_q_d_bfwt_reg[2] ),
        .I1(nl_modulo_add_cmp_base_rsc_dat_carry_3),
        .I2(nl_modulo_add_cmp_base_rsc_dat_carry_4),
        .I3(nl_modulo_add_cmp_base_rsc_dat_carry_5),
        .I4(nl_modulo_add_cmp_base_rsc_dat_carry_6),
        .I5(nl_modulo_sub_cmp_base_rsc_dat_carry__2[1]),
        .O(\tmp_1_lpi_4_dfm_reg[4] [1]));
  LUT6 #(
    .INIT(64'h00000001FFFFFFFE)) 
    nl_modulo_add_cmp_base_rsc_dat_carry_i_8
       (.I0(\vec_rsc_0_2_i_q_d_bfwt_reg[0] ),
        .I1(nl_modulo_add_cmp_base_rsc_dat_carry),
        .I2(nl_modulo_add_cmp_base_rsc_dat_carry_0),
        .I3(nl_modulo_add_cmp_base_rsc_dat_carry_1),
        .I4(nl_modulo_add_cmp_base_rsc_dat_carry_2),
        .I5(nl_modulo_sub_cmp_base_rsc_dat_carry__2[0]),
        .O(\tmp_1_lpi_4_dfm_reg[4] [0]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
    nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_1
       (.I0(nl_modulo_sub_cmp_base_rsc_dat_carry__2[11]),
        .I1(\vec_rsc_0_2_i_q_d_bfwt_reg[31] ),
        .I2(nl_modulo_sub_cmp_base_rsc_dat_carry__2_0),
        .I3(nl_modulo_sub_cmp_base_rsc_dat_carry__2_1),
        .I4(nl_modulo_sub_cmp_base_rsc_dat_carry__2_2),
        .I5(nl_modulo_sub_cmp_base_rsc_dat_carry__2_3),
        .O(\tmp_1_lpi_4_dfm_reg[31] ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'hBBB00000)) 
    \p_buf_sva_1[31]_i_1 
       (.I0(complete_rsc_vzout),
        .I1(\z_mul_cmp_z_oreg_reg[0]__0 ),
        .I2(or_61_rmff),
        .I3(reg_ensig_cgo_cse),
        .I4(\FSM_onehot_state_var_reg[16]_0 [2]),
        .O(complete_rsc_vzout_1));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'hFE00FEFE)) 
    \p_sva[31]_i_1 
       (.I0(\FSM_onehot_state_var_reg[16]_0 [4]),
        .I1(\FSM_onehot_state_var_reg_n_0_[17] ),
        .I2(p_0_in6_in),
        .I3(complete_rsc_vzout),
        .I4(\z_mul_cmp_z_oreg_reg[0]__0 ),
        .O(\FSM_onehot_state_var_reg[16]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \reg_VEC_LOOP_j_12_0_ftd[9]_i_1 
       (.I0(\FSM_onehot_state_var_reg[16]_0 [0]),
        .I1(complete_rsc_vzout),
        .I2(\z_mul_cmp_z_oreg_reg[0]__0 ),
        .O(VEC_LOOP_and_cse));
  LUT2 #(
    .INIT(4'hB)) 
    reg_complete_rsci_oswt_cse_i_1
       (.I0(complete_rsc_vzout),
        .I1(\z_mul_cmp_z_oreg_reg[0]__0 ),
        .O(complete_rsc_vzout_2));
  LUT6 #(
    .INIT(64'h0000000200008000)) 
    reg_complete_rsci_oswt_cse_i_2
       (.I0(sel3_in),
        .I1(sel5_in),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(reg_complete_rsci_oswt_cse0));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT2 #(
    .INIT(4'hE)) 
    reg_ensig_cgo_1_cse_i_1
       (.I0(\FSM_onehot_state_var_reg[16]_0 [2]),
        .I1(\FSM_onehot_state_var_reg[16]_0 [1]),
        .O(or_63_rmff));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    reg_ensig_cgo_cse_i_1
       (.I0(\FSM_onehot_state_var_reg_n_0_[11] ),
        .I1(\FSM_onehot_state_var_reg_n_0_[10] ),
        .I2(\FSM_onehot_state_var_reg[16]_0 [2]),
        .I3(\FSM_onehot_state_var_reg_n_0_[8] ),
        .I4(\FSM_onehot_state_var_reg_n_0_[9] ),
        .O(or_61_rmff));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    reg_run_rsci_oswt_cse_i_1
       (.I0(or_61_rmff),
        .I1(p_0_in11_in),
        .I2(reg_run_rsci_oswt_cse_i_2_n_0),
        .I3(\FSM_onehot_state_var_reg_n_0_[14] ),
        .I4(reg_run_rsci_oswt_cse_i_3_n_0),
        .I5(reg_run_rsci_oswt_cse_i_4_n_0),
        .O(p_0_in6_in));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    reg_run_rsci_oswt_cse_i_2
       (.I0(sel5_in),
        .I1(p_0_in1_in),
        .I2(p_0_in2_in),
        .I3(\FSM_onehot_state_var_reg[16]_0 [0]),
        .O(reg_run_rsci_oswt_cse_i_2_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    reg_run_rsci_oswt_cse_i_3
       (.I0(p_0_in4_in),
        .I1(sel3_in),
        .O(reg_run_rsci_oswt_cse_i_3_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    reg_run_rsci_oswt_cse_i_4
       (.I0(\FSM_onehot_state_var_reg_n_0_[17] ),
        .I1(\FSM_onehot_state_var_reg[16]_0 [4]),
        .I2(\FSM_onehot_state_var_reg[16]_0 [1]),
        .I3(\FSM_onehot_state_var_reg[16]_0 [3]),
        .O(reg_run_rsci_oswt_cse_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'h04)) 
    reg_twiddle_rsc_0_0_i_oswt_cse_i_1
       (.I0(P[0]),
        .I1(sel5_in),
        .I2(P[1]),
        .O(nl_inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_inst_twiddle_rsc_0_0_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'h08)) 
    reg_twiddle_rsc_0_1_i_oswt_cse_i_1
       (.I0(P[0]),
        .I1(sel5_in),
        .I2(P[1]),
        .O(nl_inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_inst_twiddle_rsc_0_1_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'h08)) 
    reg_twiddle_rsc_0_2_i_oswt_cse_i_1
       (.I0(P[1]),
        .I1(sel5_in),
        .I2(P[0]),
        .O(nl_inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_inst_twiddle_rsc_0_2_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'h80)) 
    reg_twiddle_rsc_0_3_i_oswt_cse_i_1
       (.I0(P[1]),
        .I1(P[0]),
        .I2(sel5_in),
        .O(nl_inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_inst_twiddle_rsc_0_3_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct));
  LUT6 #(
    .INIT(64'hF1F1F1F1F1F1F1FF)) 
    reg_vec_rsc_0_0_i_oswt_cse_i_1
       (.I0(reg_vec_rsc_0_0_i_oswt_cse_i_2_n_0),
        .I1(O[2]),
        .I2(vec_rsc_0_0_we_INST_0_i_2_n_0),
        .I3(\vec_rsc_0_7_adr[6]_INST_0_i_1_n_0 ),
        .I4(reg_vec_rsc_0_0_i_oswt_cse_reg),
        .I5(\vec_rsc_0_7_adr[6] [2]),
        .O(or_20_rmff));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    reg_vec_rsc_0_0_i_oswt_cse_i_2
       (.I0(O[1]),
        .I1(O[0]),
        .I2(\FSM_onehot_state_var_reg[16]_0 [0]),
        .O(reg_vec_rsc_0_0_i_oswt_cse_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF44444F44)) 
    reg_vec_rsc_0_1_i_oswt_cse_i_1
       (.I0(\vec_rsc_0_7_adr[6]_INST_0_i_1_n_0 ),
        .I1(reg_vec_rsc_0_1_i_oswt_cse_reg),
        .I2(O[1]),
        .I3(O[0]),
        .I4(reg_vec_rsc_0_1_i_oswt_cse_i_3_n_0),
        .I5(vec_rsc_0_1_we_INST_0_i_1_n_0),
        .O(or_27_rmff));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT2 #(
    .INIT(4'hB)) 
    reg_vec_rsc_0_1_i_oswt_cse_i_3
       (.I0(O[2]),
        .I1(\FSM_onehot_state_var_reg[16]_0 [0]),
        .O(reg_vec_rsc_0_1_i_oswt_cse_i_3_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF111111F1)) 
    reg_vec_rsc_0_2_i_oswt_cse_i_1
       (.I0(reg_vec_rsc_0_2_i_oswt_cse_reg),
        .I1(\vec_rsc_0_7_adr[6]_INST_0_i_1_n_0 ),
        .I2(\FSM_onehot_state_var_reg[16]_0 [0]),
        .I3(O[2]),
        .I4(reg_vec_rsc_0_2_i_oswt_cse_reg_0),
        .I5(vec_rsc_0_2_we_INST_0_i_1_n_0),
        .O(or_30_rmff));
  LUT6 #(
    .INIT(64'hFFFFFFFF010101FF)) 
    reg_vec_rsc_0_3_i_oswt_cse_i_1
       (.I0(\vec_rsc_0_7_adr[6] [2]),
        .I1(reg_vec_rsc_0_3_i_oswt_cse_reg),
        .I2(\vec_rsc_0_7_adr[6]_INST_0_i_1_n_0 ),
        .I3(O[2]),
        .I4(reg_vec_rsc_0_3_i_oswt_cse_i_3_n_0),
        .I5(vec_rsc_0_3_we_INST_0_i_1_n_0),
        .O(or_33_rmff));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    reg_vec_rsc_0_3_i_oswt_cse_i_3
       (.I0(O[1]),
        .I1(O[0]),
        .I2(\FSM_onehot_state_var_reg[16]_0 [0]),
        .O(reg_vec_rsc_0_3_i_oswt_cse_i_3_n_0));
  LUT6 #(
    .INIT(64'hF4F4F4F4FFFFFFF4)) 
    reg_vec_rsc_0_4_i_oswt_cse_i_1
       (.I0(reg_vec_rsc_0_0_i_oswt_cse_i_2_n_0),
        .I1(O[2]),
        .I2(vec_rsc_0_4_we_INST_0_i_1_n_0),
        .I3(p_0_in11_in),
        .I4(\FSM_onehot_state_var_reg[16]_0 [2]),
        .I5(reg_vec_rsc_0_4_i_oswt_cse_reg),
        .O(or_36_rmff));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF040404)) 
    reg_vec_rsc_0_5_i_oswt_cse_i_1
       (.I0(reg_vec_rsc_0_5_i_oswt_cse_reg),
        .I1(\vec_rsc_0_7_adr[6] [2]),
        .I2(\vec_rsc_0_7_adr[6]_INST_0_i_1_n_0 ),
        .I3(reg_vec_rsc_0_5_i_oswt_cse_reg_0),
        .I4(\FSM_onehot_state_var_reg[16]_0 [0]),
        .I5(vec_rsc_0_5_we_INST_0_i_1_n_0),
        .O(or_39_rmff));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF040404)) 
    reg_vec_rsc_0_6_i_oswt_cse_i_1
       (.I0(reg_vec_rsc_0_6_i_oswt_cse_reg),
        .I1(\vec_rsc_0_7_adr[6] [2]),
        .I2(\vec_rsc_0_7_adr[6]_INST_0_i_1_n_0 ),
        .I3(reg_vec_rsc_0_6_i_oswt_cse_reg_0),
        .I4(\FSM_onehot_state_var_reg[16]_0 [0]),
        .I5(vec_rsc_0_6_we_INST_0_i_1_n_0),
        .O(or_42_rmff));
  LUT6 #(
    .INIT(64'hFF40FF40FF40FFFF)) 
    reg_vec_rsc_0_7_i_oswt_cse_i_1
       (.I0(reg_vec_rsc_0_7_i_oswt_cse_reg),
        .I1(\FSM_onehot_state_var_reg[16]_0 [0]),
        .I2(O[2]),
        .I3(vec_rsc_0_7_we_INST_0_i_1_n_0),
        .I4(\vec_rsc_0_7_adr[6]_INST_0_i_1_n_0 ),
        .I5(reg_vec_rsc_0_7_i_oswt_cse_reg_0),
        .O(or_45_rmff));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    t_mul_cmp_z_oreg_pconst_63_32_reg_i_1
       (.I0(DSP_A_B_DATA_INST_61),
        .I1(vector_i_40_n_0),
        .I2(DSP_A_B_DATA_INST_62),
        .I3(vector_i_42_n_0),
        .I4(t_mul_cmp_z_oreg_pconst_63_32_reg_i_18_n_0),
        .O(MUX1HOT_v_32_4_2_return5_out[31]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    t_mul_cmp_z_oreg_pconst_63_32_reg_i_10
       (.I0(DSP_A_B_DATA_INST_43),
        .I1(vector_i_40_n_0),
        .I2(DSP_A_B_DATA_INST_44),
        .I3(vector_i_42_n_0),
        .I4(t_mul_cmp_z_oreg_pconst_63_32_reg_i_45_n_0),
        .O(MUX1HOT_v_32_4_2_return5_out[22]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    t_mul_cmp_z_oreg_pconst_63_32_reg_i_11
       (.I0(DSP_A_B_DATA_INST_41),
        .I1(vector_i_40_n_0),
        .I2(DSP_A_B_DATA_INST_42),
        .I3(vector_i_42_n_0),
        .I4(t_mul_cmp_z_oreg_pconst_63_32_reg_i_48_n_0),
        .O(MUX1HOT_v_32_4_2_return5_out[21]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    t_mul_cmp_z_oreg_pconst_63_32_reg_i_12
       (.I0(DSP_A_B_DATA_INST_39),
        .I1(vector_i_40_n_0),
        .I2(DSP_A_B_DATA_INST_40),
        .I3(vector_i_42_n_0),
        .I4(t_mul_cmp_z_oreg_pconst_63_32_reg_i_51_n_0),
        .O(MUX1HOT_v_32_4_2_return5_out[20]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    t_mul_cmp_z_oreg_pconst_63_32_reg_i_13
       (.I0(DSP_A_B_DATA_INST_37),
        .I1(vector_i_40_n_0),
        .I2(DSP_A_B_DATA_INST_38),
        .I3(vector_i_42_n_0),
        .I4(t_mul_cmp_z_oreg_pconst_63_32_reg_i_54_n_0),
        .O(MUX1HOT_v_32_4_2_return5_out[19]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    t_mul_cmp_z_oreg_pconst_63_32_reg_i_14
       (.I0(DSP_A_B_DATA_INST_35),
        .I1(vector_i_40_n_0),
        .I2(DSP_A_B_DATA_INST_36),
        .I3(vector_i_42_n_0),
        .I4(t_mul_cmp_z_oreg_pconst_63_32_reg_i_57_n_0),
        .O(MUX1HOT_v_32_4_2_return5_out[18]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    t_mul_cmp_z_oreg_pconst_63_32_reg_i_15
       (.I0(DSP_A_B_DATA_INST_33),
        .I1(vector_i_40_n_0),
        .I2(DSP_A_B_DATA_INST_34),
        .I3(vector_i_42_n_0),
        .I4(t_mul_cmp_z_oreg_pconst_63_32_reg_i_60_n_0),
        .O(MUX1HOT_v_32_4_2_return5_out[17]));
  LUT6 #(
    .INIT(64'hC200C2C202000202)) 
    t_mul_cmp_z_oreg_pconst_63_32_reg_i_18
       (.I0(t_mul_cmp_z_oreg_pconst_63_32_reg_i_1_0),
        .I1(\vec_rsc_0_7_adr[6] [1]),
        .I2(\vec_rsc_0_7_adr[6] [0]),
        .I3(vector_i_92_n_0),
        .I4(vector_i_93_n_0),
        .I5(t_mul_cmp_z_oreg_pconst_63_32_reg_i_1_1),
        .O(t_mul_cmp_z_oreg_pconst_63_32_reg_i_18_n_0));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    t_mul_cmp_z_oreg_pconst_63_32_reg_i_2
       (.I0(DSP_A_B_DATA_INST_59),
        .I1(vector_i_40_n_0),
        .I2(DSP_A_B_DATA_INST_60),
        .I3(vector_i_42_n_0),
        .I4(t_mul_cmp_z_oreg_pconst_63_32_reg_i_21_n_0),
        .O(MUX1HOT_v_32_4_2_return5_out[30]));
  LUT6 #(
    .INIT(64'hC200C2C202000202)) 
    t_mul_cmp_z_oreg_pconst_63_32_reg_i_21
       (.I0(t_mul_cmp_z_oreg_pconst_63_32_reg_i_2_0),
        .I1(\vec_rsc_0_7_adr[6] [1]),
        .I2(\vec_rsc_0_7_adr[6] [0]),
        .I3(vector_i_92_n_0),
        .I4(vector_i_93_n_0),
        .I5(t_mul_cmp_z_oreg_pconst_63_32_reg_i_2_1),
        .O(t_mul_cmp_z_oreg_pconst_63_32_reg_i_21_n_0));
  LUT6 #(
    .INIT(64'hC200C2C202000202)) 
    t_mul_cmp_z_oreg_pconst_63_32_reg_i_24
       (.I0(t_mul_cmp_z_oreg_pconst_63_32_reg_i_3_0),
        .I1(\vec_rsc_0_7_adr[6] [1]),
        .I2(\vec_rsc_0_7_adr[6] [0]),
        .I3(vector_i_92_n_0),
        .I4(vector_i_93_n_0),
        .I5(t_mul_cmp_z_oreg_pconst_63_32_reg_i_3_1),
        .O(t_mul_cmp_z_oreg_pconst_63_32_reg_i_24_n_0));
  LUT6 #(
    .INIT(64'hC200C2C202000202)) 
    t_mul_cmp_z_oreg_pconst_63_32_reg_i_27
       (.I0(t_mul_cmp_z_oreg_pconst_63_32_reg_i_4_0),
        .I1(\vec_rsc_0_7_adr[6] [1]),
        .I2(\vec_rsc_0_7_adr[6] [0]),
        .I3(vector_i_92_n_0),
        .I4(vector_i_93_n_0),
        .I5(t_mul_cmp_z_oreg_pconst_63_32_reg_i_4_1),
        .O(t_mul_cmp_z_oreg_pconst_63_32_reg_i_27_n_0));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    t_mul_cmp_z_oreg_pconst_63_32_reg_i_3
       (.I0(DSP_A_B_DATA_INST_57),
        .I1(vector_i_40_n_0),
        .I2(DSP_A_B_DATA_INST_58),
        .I3(vector_i_42_n_0),
        .I4(t_mul_cmp_z_oreg_pconst_63_32_reg_i_24_n_0),
        .O(MUX1HOT_v_32_4_2_return5_out[29]));
  LUT6 #(
    .INIT(64'hC200C2C202000202)) 
    t_mul_cmp_z_oreg_pconst_63_32_reg_i_30
       (.I0(t_mul_cmp_z_oreg_pconst_63_32_reg_i_5_0),
        .I1(\vec_rsc_0_7_adr[6] [1]),
        .I2(\vec_rsc_0_7_adr[6] [0]),
        .I3(vector_i_92_n_0),
        .I4(vector_i_93_n_0),
        .I5(t_mul_cmp_z_oreg_pconst_63_32_reg_i_5_1),
        .O(t_mul_cmp_z_oreg_pconst_63_32_reg_i_30_n_0));
  LUT6 #(
    .INIT(64'hC200C2C202000202)) 
    t_mul_cmp_z_oreg_pconst_63_32_reg_i_33
       (.I0(t_mul_cmp_z_oreg_pconst_63_32_reg_i_6_0),
        .I1(\vec_rsc_0_7_adr[6] [1]),
        .I2(\vec_rsc_0_7_adr[6] [0]),
        .I3(vector_i_92_n_0),
        .I4(vector_i_93_n_0),
        .I5(t_mul_cmp_z_oreg_pconst_63_32_reg_i_6_1),
        .O(t_mul_cmp_z_oreg_pconst_63_32_reg_i_33_n_0));
  LUT6 #(
    .INIT(64'hC200C2C202000202)) 
    t_mul_cmp_z_oreg_pconst_63_32_reg_i_36
       (.I0(t_mul_cmp_z_oreg_pconst_63_32_reg_i_7_0),
        .I1(\vec_rsc_0_7_adr[6] [1]),
        .I2(\vec_rsc_0_7_adr[6] [0]),
        .I3(vector_i_92_n_0),
        .I4(vector_i_93_n_0),
        .I5(t_mul_cmp_z_oreg_pconst_63_32_reg_i_7_1),
        .O(t_mul_cmp_z_oreg_pconst_63_32_reg_i_36_n_0));
  LUT6 #(
    .INIT(64'hC200C2C202000202)) 
    t_mul_cmp_z_oreg_pconst_63_32_reg_i_39
       (.I0(t_mul_cmp_z_oreg_pconst_63_32_reg_i_8_0),
        .I1(\vec_rsc_0_7_adr[6] [1]),
        .I2(\vec_rsc_0_7_adr[6] [0]),
        .I3(vector_i_92_n_0),
        .I4(vector_i_93_n_0),
        .I5(t_mul_cmp_z_oreg_pconst_63_32_reg_i_8_1),
        .O(t_mul_cmp_z_oreg_pconst_63_32_reg_i_39_n_0));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    t_mul_cmp_z_oreg_pconst_63_32_reg_i_4
       (.I0(DSP_A_B_DATA_INST_55),
        .I1(vector_i_40_n_0),
        .I2(DSP_A_B_DATA_INST_56),
        .I3(vector_i_42_n_0),
        .I4(t_mul_cmp_z_oreg_pconst_63_32_reg_i_27_n_0),
        .O(MUX1HOT_v_32_4_2_return5_out[28]));
  LUT6 #(
    .INIT(64'hC200C2C202000202)) 
    t_mul_cmp_z_oreg_pconst_63_32_reg_i_42
       (.I0(t_mul_cmp_z_oreg_pconst_63_32_reg_i_9_0),
        .I1(\vec_rsc_0_7_adr[6] [1]),
        .I2(\vec_rsc_0_7_adr[6] [0]),
        .I3(vector_i_92_n_0),
        .I4(vector_i_93_n_0),
        .I5(t_mul_cmp_z_oreg_pconst_63_32_reg_i_9_1),
        .O(t_mul_cmp_z_oreg_pconst_63_32_reg_i_42_n_0));
  LUT6 #(
    .INIT(64'hC200C2C202000202)) 
    t_mul_cmp_z_oreg_pconst_63_32_reg_i_45
       (.I0(t_mul_cmp_z_oreg_pconst_63_32_reg_i_10_0),
        .I1(\vec_rsc_0_7_adr[6] [1]),
        .I2(\vec_rsc_0_7_adr[6] [0]),
        .I3(vector_i_92_n_0),
        .I4(vector_i_93_n_0),
        .I5(t_mul_cmp_z_oreg_pconst_63_32_reg_i_10_1),
        .O(t_mul_cmp_z_oreg_pconst_63_32_reg_i_45_n_0));
  LUT6 #(
    .INIT(64'hC200C2C202000202)) 
    t_mul_cmp_z_oreg_pconst_63_32_reg_i_48
       (.I0(t_mul_cmp_z_oreg_pconst_63_32_reg_i_11_0),
        .I1(\vec_rsc_0_7_adr[6] [1]),
        .I2(\vec_rsc_0_7_adr[6] [0]),
        .I3(vector_i_92_n_0),
        .I4(vector_i_93_n_0),
        .I5(t_mul_cmp_z_oreg_pconst_63_32_reg_i_11_1),
        .O(t_mul_cmp_z_oreg_pconst_63_32_reg_i_48_n_0));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    t_mul_cmp_z_oreg_pconst_63_32_reg_i_5
       (.I0(DSP_A_B_DATA_INST_53),
        .I1(vector_i_40_n_0),
        .I2(DSP_A_B_DATA_INST_54),
        .I3(vector_i_42_n_0),
        .I4(t_mul_cmp_z_oreg_pconst_63_32_reg_i_30_n_0),
        .O(MUX1HOT_v_32_4_2_return5_out[27]));
  LUT6 #(
    .INIT(64'hC200C2C202000202)) 
    t_mul_cmp_z_oreg_pconst_63_32_reg_i_51
       (.I0(t_mul_cmp_z_oreg_pconst_63_32_reg_i_12_0),
        .I1(\vec_rsc_0_7_adr[6] [1]),
        .I2(\vec_rsc_0_7_adr[6] [0]),
        .I3(vector_i_92_n_0),
        .I4(vector_i_93_n_0),
        .I5(t_mul_cmp_z_oreg_pconst_63_32_reg_i_12_1),
        .O(t_mul_cmp_z_oreg_pconst_63_32_reg_i_51_n_0));
  LUT6 #(
    .INIT(64'hC200C2C202000202)) 
    t_mul_cmp_z_oreg_pconst_63_32_reg_i_54
       (.I0(t_mul_cmp_z_oreg_pconst_63_32_reg_i_13_0),
        .I1(\vec_rsc_0_7_adr[6] [1]),
        .I2(\vec_rsc_0_7_adr[6] [0]),
        .I3(vector_i_92_n_0),
        .I4(vector_i_93_n_0),
        .I5(t_mul_cmp_z_oreg_pconst_63_32_reg_i_13_1),
        .O(t_mul_cmp_z_oreg_pconst_63_32_reg_i_54_n_0));
  LUT6 #(
    .INIT(64'hC200C2C202000202)) 
    t_mul_cmp_z_oreg_pconst_63_32_reg_i_57
       (.I0(t_mul_cmp_z_oreg_pconst_63_32_reg_i_14_0),
        .I1(\vec_rsc_0_7_adr[6] [1]),
        .I2(\vec_rsc_0_7_adr[6] [0]),
        .I3(vector_i_92_n_0),
        .I4(vector_i_93_n_0),
        .I5(t_mul_cmp_z_oreg_pconst_63_32_reg_i_14_1),
        .O(t_mul_cmp_z_oreg_pconst_63_32_reg_i_57_n_0));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    t_mul_cmp_z_oreg_pconst_63_32_reg_i_6
       (.I0(DSP_A_B_DATA_INST_51),
        .I1(vector_i_40_n_0),
        .I2(DSP_A_B_DATA_INST_52),
        .I3(vector_i_42_n_0),
        .I4(t_mul_cmp_z_oreg_pconst_63_32_reg_i_33_n_0),
        .O(MUX1HOT_v_32_4_2_return5_out[26]));
  LUT6 #(
    .INIT(64'hC200C2C202000202)) 
    t_mul_cmp_z_oreg_pconst_63_32_reg_i_60
       (.I0(t_mul_cmp_z_oreg_pconst_63_32_reg_i_15_0),
        .I1(\vec_rsc_0_7_adr[6] [1]),
        .I2(\vec_rsc_0_7_adr[6] [0]),
        .I3(vector_i_92_n_0),
        .I4(vector_i_93_n_0),
        .I5(t_mul_cmp_z_oreg_pconst_63_32_reg_i_15_1),
        .O(t_mul_cmp_z_oreg_pconst_63_32_reg_i_60_n_0));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    t_mul_cmp_z_oreg_pconst_63_32_reg_i_7
       (.I0(DSP_A_B_DATA_INST_49),
        .I1(vector_i_40_n_0),
        .I2(DSP_A_B_DATA_INST_50),
        .I3(vector_i_42_n_0),
        .I4(t_mul_cmp_z_oreg_pconst_63_32_reg_i_36_n_0),
        .O(MUX1HOT_v_32_4_2_return5_out[25]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    t_mul_cmp_z_oreg_pconst_63_32_reg_i_8
       (.I0(DSP_A_B_DATA_INST_47),
        .I1(vector_i_40_n_0),
        .I2(DSP_A_B_DATA_INST_48),
        .I3(vector_i_42_n_0),
        .I4(t_mul_cmp_z_oreg_pconst_63_32_reg_i_39_n_0),
        .O(MUX1HOT_v_32_4_2_return5_out[24]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    t_mul_cmp_z_oreg_pconst_63_32_reg_i_9
       (.I0(DSP_A_B_DATA_INST_45),
        .I1(vector_i_40_n_0),
        .I2(DSP_A_B_DATA_INST_46),
        .I3(vector_i_42_n_0),
        .I4(t_mul_cmp_z_oreg_pconst_63_32_reg_i_42_n_0),
        .O(MUX1HOT_v_32_4_2_return5_out[23]));
  LUT6 #(
    .INIT(64'h4540FFFF45404540)) 
    \tmp_1_lpi_4_dfm[0]_i_3 
       (.I0(\FSM_onehot_state_var_reg[6]_0 ),
        .I1(\tmp_1_lpi_4_dfm_reg[31]_0 [0]),
        .I2(vec_rsc_0_2_i_bcwt),
        .I3(vec_rsc_0_2_q[0]),
        .I4(\FSM_onehot_state_var_reg[6]_1 ),
        .I5(\tmp_1_lpi_4_dfm_reg[0] ),
        .O(\vec_rsc_0_2_i_q_d_bfwt_reg[0] ));
  LUT6 #(
    .INIT(64'hEEEEEEEEFFFEEEFE)) 
    \tmp_1_lpi_4_dfm[10]_i_1 
       (.I0(\tmp_1_lpi_4_dfm_reg[10] ),
        .I1(\vec_rsc_0_4_i_q_d_bfwt_reg[10] ),
        .I2(vec_rsc_0_2_q[8]),
        .I3(vec_rsc_0_2_i_bcwt),
        .I4(\tmp_1_lpi_4_dfm_reg[31]_0 [8]),
        .I5(\FSM_onehot_state_var_reg[6]_0 ),
        .O(\vec_rsc_0_1_i_q_d_bfwt_reg[31] [6]));
  LUT6 #(
    .INIT(64'h4540FFFF45404540)) 
    \tmp_1_lpi_4_dfm[10]_i_3 
       (.I0(\FSM_onehot_state_var_reg[6]_1 ),
        .I1(\tmp_1_lpi_4_dfm_reg[30] [8]),
        .I2(vec_rsc_0_4_i_bcwt),
        .I3(vec_rsc_0_4_q[8]),
        .I4(\VEC_LOOP_acc_10_cse_sva_reg[1] ),
        .I5(\tmp_1_lpi_4_dfm_reg[10]_0 ),
        .O(\vec_rsc_0_4_i_q_d_bfwt_reg[10] ));
  LUT6 #(
    .INIT(64'hEEEEEEEEFFFEEEFE)) 
    \tmp_1_lpi_4_dfm[11]_i_1 
       (.I0(\tmp_1_lpi_4_dfm_reg[11] ),
        .I1(\vec_rsc_0_2_i_q_d_bfwt_reg[11] ),
        .I2(vec_rsc_0_4_q[9]),
        .I3(vec_rsc_0_4_i_bcwt),
        .I4(\tmp_1_lpi_4_dfm_reg[30] [9]),
        .I5(\FSM_onehot_state_var_reg[6]_1 ),
        .O(\vec_rsc_0_1_i_q_d_bfwt_reg[31] [7]));
  LUT6 #(
    .INIT(64'h4540FFFF45404540)) 
    \tmp_1_lpi_4_dfm[11]_i_3 
       (.I0(\FSM_onehot_state_var_reg[6]_0 ),
        .I1(\tmp_1_lpi_4_dfm_reg[31]_0 [9]),
        .I2(vec_rsc_0_2_i_bcwt),
        .I3(vec_rsc_0_2_q[9]),
        .I4(\VEC_LOOP_acc_10_cse_sva_reg[1] ),
        .I5(\tmp_1_lpi_4_dfm_reg[11]_0 ),
        .O(\vec_rsc_0_2_i_q_d_bfwt_reg[11] ));
  LUT5 #(
    .INIT(32'hBBB8BBBB)) 
    \tmp_1_lpi_4_dfm[11]_i_4 
       (.I0(reg_vec_rsc_0_4_i_oswt_cse_reg),
        .I1(\FSM_onehot_state_var_reg[16]_0 [1]),
        .I2(\vec_rsc_0_7_adr[6]_0 [1]),
        .I3(\vec_rsc_0_7_adr[6]_0 [0]),
        .I4(\vec_rsc_0_7_adr[6]_0 [2]),
        .O(\FSM_onehot_state_var_reg[6]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_1_lpi_4_dfm[11]_i_5 
       (.I0(VEC_LOOP_VEC_LOOP_and_6_itm),
        .I1(\FSM_onehot_state_var_reg[16]_0 [1]),
        .I2(VEC_LOOP_VEC_LOOP_and_13_itm),
        .O(VEC_LOOP_VEC_LOOP_and_6_itm_reg));
  LUT6 #(
    .INIT(64'h4540FFFF45404540)) 
    \tmp_1_lpi_4_dfm[12]_i_3 
       (.I0(\FSM_onehot_state_var_reg[6]_0 ),
        .I1(\tmp_1_lpi_4_dfm_reg[31]_0 [10]),
        .I2(vec_rsc_0_2_i_bcwt),
        .I3(vec_rsc_0_2_q[10]),
        .I4(\FSM_onehot_state_var_reg[6]_1 ),
        .I5(\tmp_1_lpi_4_dfm_reg[12] ),
        .O(\vec_rsc_0_2_i_q_d_bfwt_reg[12] ));
  LUT6 #(
    .INIT(64'hEEEEEEEEFFFEEEFE)) 
    \tmp_1_lpi_4_dfm[13]_i_1 
       (.I0(\tmp_1_lpi_4_dfm_reg[13] ),
        .I1(\vec_rsc_0_4_i_q_d_bfwt_reg[13] ),
        .I2(vec_rsc_0_2_q[11]),
        .I3(vec_rsc_0_2_i_bcwt),
        .I4(\tmp_1_lpi_4_dfm_reg[31]_0 [11]),
        .I5(\FSM_onehot_state_var_reg[6]_0 ),
        .O(\vec_rsc_0_1_i_q_d_bfwt_reg[31] [8]));
  LUT6 #(
    .INIT(64'h4540FFFF45404540)) 
    \tmp_1_lpi_4_dfm[13]_i_3 
       (.I0(\FSM_onehot_state_var_reg[6]_1 ),
        .I1(\tmp_1_lpi_4_dfm_reg[30] [10]),
        .I2(vec_rsc_0_4_i_bcwt),
        .I3(vec_rsc_0_4_q[10]),
        .I4(\VEC_LOOP_acc_10_cse_sva_reg[1] ),
        .I5(\tmp_1_lpi_4_dfm_reg[13]_0 ),
        .O(\vec_rsc_0_4_i_q_d_bfwt_reg[13] ));
  LUT6 #(
    .INIT(64'hEEEEEEEEFFFEEEFE)) 
    \tmp_1_lpi_4_dfm[14]_i_1 
       (.I0(\tmp_1_lpi_4_dfm_reg[14] ),
        .I1(\vec_rsc_0_4_i_q_d_bfwt_reg[14] ),
        .I2(vec_rsc_0_2_q[12]),
        .I3(vec_rsc_0_2_i_bcwt),
        .I4(\tmp_1_lpi_4_dfm_reg[31]_0 [12]),
        .I5(\FSM_onehot_state_var_reg[6]_0 ),
        .O(\vec_rsc_0_1_i_q_d_bfwt_reg[31] [9]));
  LUT6 #(
    .INIT(64'h4540FFFF45404540)) 
    \tmp_1_lpi_4_dfm[14]_i_3 
       (.I0(\FSM_onehot_state_var_reg[6]_1 ),
        .I1(\tmp_1_lpi_4_dfm_reg[30] [11]),
        .I2(vec_rsc_0_4_i_bcwt),
        .I3(vec_rsc_0_4_q[11]),
        .I4(\VEC_LOOP_acc_10_cse_sva_reg[1] ),
        .I5(\tmp_1_lpi_4_dfm_reg[14]_0 ),
        .O(\vec_rsc_0_4_i_q_d_bfwt_reg[14] ));
  LUT6 #(
    .INIT(64'h4540FFFF45404540)) 
    \tmp_1_lpi_4_dfm[15]_i_3 
       (.I0(\FSM_onehot_state_var_reg[6]_0 ),
        .I1(\tmp_1_lpi_4_dfm_reg[31]_0 [13]),
        .I2(vec_rsc_0_2_i_bcwt),
        .I3(vec_rsc_0_2_q[13]),
        .I4(\FSM_onehot_state_var_reg[6]_1 ),
        .I5(\tmp_1_lpi_4_dfm_reg[15]_0 ),
        .O(\vec_rsc_0_2_i_q_d_bfwt_reg[15] ));
  LUT6 #(
    .INIT(64'h4540FFFF45404540)) 
    \tmp_1_lpi_4_dfm[16]_i_3 
       (.I0(\FSM_onehot_state_var_reg[6]_1 ),
        .I1(\tmp_1_lpi_4_dfm_reg[30] [12]),
        .I2(vec_rsc_0_4_i_bcwt),
        .I3(vec_rsc_0_4_q[12]),
        .I4(\FSM_onehot_state_var_reg[6]_0 ),
        .I5(\tmp_1_lpi_4_dfm_reg[16] ),
        .O(\vec_rsc_0_4_i_q_d_bfwt_reg[16] ));
  LUT6 #(
    .INIT(64'hEEEEEEEEFFFEEEFE)) 
    \tmp_1_lpi_4_dfm[17]_i_1 
       (.I0(\tmp_1_lpi_4_dfm_reg[17] ),
        .I1(\vec_rsc_0_4_i_q_d_bfwt_reg[17] ),
        .I2(vec_rsc_0_2_q[14]),
        .I3(vec_rsc_0_2_i_bcwt),
        .I4(\tmp_1_lpi_4_dfm_reg[31]_0 [14]),
        .I5(\FSM_onehot_state_var_reg[6]_0 ),
        .O(\vec_rsc_0_1_i_q_d_bfwt_reg[31] [10]));
  LUT6 #(
    .INIT(64'h4540FFFF45404540)) 
    \tmp_1_lpi_4_dfm[17]_i_3 
       (.I0(\FSM_onehot_state_var_reg[6]_1 ),
        .I1(\tmp_1_lpi_4_dfm_reg[30] [13]),
        .I2(vec_rsc_0_4_i_bcwt),
        .I3(vec_rsc_0_4_q[13]),
        .I4(\VEC_LOOP_acc_10_cse_sva_reg[1] ),
        .I5(\tmp_1_lpi_4_dfm_reg[17]_0 ),
        .O(\vec_rsc_0_4_i_q_d_bfwt_reg[17] ));
  LUT6 #(
    .INIT(64'h4540FFFF45404540)) 
    \tmp_1_lpi_4_dfm[18]_i_3 
       (.I0(\FSM_onehot_state_var_reg[6]_1 ),
        .I1(\tmp_1_lpi_4_dfm_reg[30] [14]),
        .I2(vec_rsc_0_4_i_bcwt),
        .I3(vec_rsc_0_4_q[14]),
        .I4(\FSM_onehot_state_var_reg[6]_0 ),
        .I5(\tmp_1_lpi_4_dfm_reg[18] ),
        .O(\vec_rsc_0_4_i_q_d_bfwt_reg[18] ));
  LUT6 #(
    .INIT(64'hEEEEEEEEFFFEEEFE)) 
    \tmp_1_lpi_4_dfm[19]_i_1 
       (.I0(\tmp_1_lpi_4_dfm_reg[19] ),
        .I1(\vec_rsc_0_4_i_q_d_bfwt_reg[19] ),
        .I2(vec_rsc_0_2_q[15]),
        .I3(vec_rsc_0_2_i_bcwt),
        .I4(\tmp_1_lpi_4_dfm_reg[31]_0 [15]),
        .I5(\FSM_onehot_state_var_reg[6]_0 ),
        .O(\vec_rsc_0_1_i_q_d_bfwt_reg[31] [11]));
  LUT6 #(
    .INIT(64'h4540FFFF45404540)) 
    \tmp_1_lpi_4_dfm[19]_i_3 
       (.I0(\FSM_onehot_state_var_reg[6]_1 ),
        .I1(\tmp_1_lpi_4_dfm_reg[30] [15]),
        .I2(vec_rsc_0_4_i_bcwt),
        .I3(vec_rsc_0_4_q[15]),
        .I4(\VEC_LOOP_acc_10_cse_sva_reg[1] ),
        .I5(\tmp_1_lpi_4_dfm_reg[19]_0 ),
        .O(\vec_rsc_0_4_i_q_d_bfwt_reg[19] ));
  LUT6 #(
    .INIT(64'hEEEEEEEEFFFEEEFE)) 
    \tmp_1_lpi_4_dfm[1]_i_1 
       (.I0(\tmp_1_lpi_4_dfm_reg[1] ),
        .I1(\vec_rsc_0_4_i_q_d_bfwt_reg[1] ),
        .I2(vec_rsc_0_2_q[1]),
        .I3(vec_rsc_0_2_i_bcwt),
        .I4(\tmp_1_lpi_4_dfm_reg[31]_0 [1]),
        .I5(\FSM_onehot_state_var_reg[6]_0 ),
        .O(\vec_rsc_0_1_i_q_d_bfwt_reg[31] [0]));
  LUT6 #(
    .INIT(64'h4540FFFF45404540)) 
    \tmp_1_lpi_4_dfm[1]_i_3 
       (.I0(\FSM_onehot_state_var_reg[6]_1 ),
        .I1(\tmp_1_lpi_4_dfm_reg[30] [0]),
        .I2(vec_rsc_0_4_i_bcwt),
        .I3(vec_rsc_0_4_q[0]),
        .I4(\VEC_LOOP_acc_10_cse_sva_reg[1] ),
        .I5(\tmp_1_lpi_4_dfm_reg[1]_0 ),
        .O(\vec_rsc_0_4_i_q_d_bfwt_reg[1] ));
  LUT6 #(
    .INIT(64'h4540FFFF45404540)) 
    \tmp_1_lpi_4_dfm[20]_i_3 
       (.I0(\FSM_onehot_state_var_reg[6]_0 ),
        .I1(\tmp_1_lpi_4_dfm_reg[31]_0 [16]),
        .I2(vec_rsc_0_2_i_bcwt),
        .I3(vec_rsc_0_2_q[16]),
        .I4(\FSM_onehot_state_var_reg[6]_1 ),
        .I5(\tmp_1_lpi_4_dfm_reg[20]_0 ),
        .O(\vec_rsc_0_2_i_q_d_bfwt_reg[20] ));
  LUT6 #(
    .INIT(64'hEEEEEEEEFFFEEEFE)) 
    \tmp_1_lpi_4_dfm[21]_i_1 
       (.I0(\tmp_1_lpi_4_dfm_reg[21] ),
        .I1(\vec_rsc_0_4_i_q_d_bfwt_reg[21] ),
        .I2(vec_rsc_0_2_q[17]),
        .I3(vec_rsc_0_2_i_bcwt),
        .I4(\tmp_1_lpi_4_dfm_reg[31]_0 [17]),
        .I5(\FSM_onehot_state_var_reg[6]_0 ),
        .O(\vec_rsc_0_1_i_q_d_bfwt_reg[31] [12]));
  LUT6 #(
    .INIT(64'h4540FFFF45404540)) 
    \tmp_1_lpi_4_dfm[21]_i_3 
       (.I0(\FSM_onehot_state_var_reg[6]_1 ),
        .I1(\tmp_1_lpi_4_dfm_reg[30] [16]),
        .I2(vec_rsc_0_4_i_bcwt),
        .I3(vec_rsc_0_4_q[16]),
        .I4(\VEC_LOOP_acc_10_cse_sva_reg[1] ),
        .I5(\tmp_1_lpi_4_dfm_reg[21]_0 ),
        .O(\vec_rsc_0_4_i_q_d_bfwt_reg[21] ));
  LUT6 #(
    .INIT(64'hEEEEEEEEFFFEEEFE)) 
    \tmp_1_lpi_4_dfm[22]_i_1 
       (.I0(\tmp_1_lpi_4_dfm_reg[22] ),
        .I1(\vec_rsc_0_4_i_q_d_bfwt_reg[22] ),
        .I2(vec_rsc_0_2_q[18]),
        .I3(vec_rsc_0_2_i_bcwt),
        .I4(\tmp_1_lpi_4_dfm_reg[31]_0 [18]),
        .I5(\FSM_onehot_state_var_reg[6]_0 ),
        .O(\vec_rsc_0_1_i_q_d_bfwt_reg[31] [13]));
  LUT6 #(
    .INIT(64'h4540FFFF45404540)) 
    \tmp_1_lpi_4_dfm[22]_i_3 
       (.I0(\FSM_onehot_state_var_reg[6]_1 ),
        .I1(\tmp_1_lpi_4_dfm_reg[30] [17]),
        .I2(vec_rsc_0_4_i_bcwt),
        .I3(vec_rsc_0_4_q[17]),
        .I4(\VEC_LOOP_acc_10_cse_sva_reg[1] ),
        .I5(\tmp_1_lpi_4_dfm_reg[22]_0 ),
        .O(\vec_rsc_0_4_i_q_d_bfwt_reg[22] ));
  LUT6 #(
    .INIT(64'hEEEEEEEEFFFEEEFE)) 
    \tmp_1_lpi_4_dfm[23]_i_1 
       (.I0(\tmp_1_lpi_4_dfm_reg[23] ),
        .I1(\vec_rsc_0_4_i_q_d_bfwt_reg[23] ),
        .I2(vec_rsc_0_2_q[19]),
        .I3(vec_rsc_0_2_i_bcwt),
        .I4(\tmp_1_lpi_4_dfm_reg[31]_0 [19]),
        .I5(\FSM_onehot_state_var_reg[6]_0 ),
        .O(\vec_rsc_0_1_i_q_d_bfwt_reg[31] [14]));
  LUT6 #(
    .INIT(64'h4540FFFF45404540)) 
    \tmp_1_lpi_4_dfm[23]_i_3 
       (.I0(\FSM_onehot_state_var_reg[6]_1 ),
        .I1(\tmp_1_lpi_4_dfm_reg[30] [18]),
        .I2(vec_rsc_0_4_i_bcwt),
        .I3(vec_rsc_0_4_q[18]),
        .I4(\VEC_LOOP_acc_10_cse_sva_reg[1] ),
        .I5(\tmp_1_lpi_4_dfm_reg[23]_0 ),
        .O(\vec_rsc_0_4_i_q_d_bfwt_reg[23] ));
  LUT6 #(
    .INIT(64'h4540FFFF45404540)) 
    \tmp_1_lpi_4_dfm[24]_i_3 
       (.I0(\FSM_onehot_state_var_reg[6]_0 ),
        .I1(\tmp_1_lpi_4_dfm_reg[31]_0 [20]),
        .I2(vec_rsc_0_2_i_bcwt),
        .I3(vec_rsc_0_2_q[20]),
        .I4(\FSM_onehot_state_var_reg[6]_1 ),
        .I5(\tmp_1_lpi_4_dfm_reg[24] ),
        .O(\vec_rsc_0_2_i_q_d_bfwt_reg[24] ));
  LUT6 #(
    .INIT(64'hEEEEEEEEFFFEEEFE)) 
    \tmp_1_lpi_4_dfm[25]_i_1 
       (.I0(\tmp_1_lpi_4_dfm_reg[25] ),
        .I1(\vec_rsc_0_4_i_q_d_bfwt_reg[25] ),
        .I2(vec_rsc_0_2_q[21]),
        .I3(vec_rsc_0_2_i_bcwt),
        .I4(\tmp_1_lpi_4_dfm_reg[31]_0 [21]),
        .I5(\FSM_onehot_state_var_reg[6]_0 ),
        .O(\vec_rsc_0_1_i_q_d_bfwt_reg[31] [15]));
  LUT6 #(
    .INIT(64'h4540FFFF45404540)) 
    \tmp_1_lpi_4_dfm[25]_i_3 
       (.I0(\FSM_onehot_state_var_reg[6]_1 ),
        .I1(\tmp_1_lpi_4_dfm_reg[30] [19]),
        .I2(vec_rsc_0_4_i_bcwt),
        .I3(vec_rsc_0_4_q[19]),
        .I4(\VEC_LOOP_acc_10_cse_sva_reg[1] ),
        .I5(\tmp_1_lpi_4_dfm_reg[25]_0 ),
        .O(\vec_rsc_0_4_i_q_d_bfwt_reg[25] ));
  LUT6 #(
    .INIT(64'hEEEEEEEEFFFEEEFE)) 
    \tmp_1_lpi_4_dfm[26]_i_1 
       (.I0(\tmp_1_lpi_4_dfm_reg[26] ),
        .I1(\vec_rsc_0_4_i_q_d_bfwt_reg[26] ),
        .I2(vec_rsc_0_2_q[22]),
        .I3(vec_rsc_0_2_i_bcwt),
        .I4(\tmp_1_lpi_4_dfm_reg[31]_0 [22]),
        .I5(\FSM_onehot_state_var_reg[6]_0 ),
        .O(\vec_rsc_0_1_i_q_d_bfwt_reg[31] [16]));
  LUT6 #(
    .INIT(64'h4540FFFF45404540)) 
    \tmp_1_lpi_4_dfm[26]_i_3 
       (.I0(\FSM_onehot_state_var_reg[6]_1 ),
        .I1(\tmp_1_lpi_4_dfm_reg[30] [20]),
        .I2(vec_rsc_0_4_i_bcwt),
        .I3(vec_rsc_0_4_q[20]),
        .I4(\VEC_LOOP_acc_10_cse_sva_reg[1] ),
        .I5(\tmp_1_lpi_4_dfm_reg[26]_0 ),
        .O(\vec_rsc_0_4_i_q_d_bfwt_reg[26] ));
  LUT6 #(
    .INIT(64'hEEEEEEEEFFFEEEFE)) 
    \tmp_1_lpi_4_dfm[27]_i_1 
       (.I0(\tmp_1_lpi_4_dfm_reg[27] ),
        .I1(\vec_rsc_0_4_i_q_d_bfwt_reg[27] ),
        .I2(vec_rsc_0_2_q[23]),
        .I3(vec_rsc_0_2_i_bcwt),
        .I4(\tmp_1_lpi_4_dfm_reg[31]_0 [23]),
        .I5(\FSM_onehot_state_var_reg[6]_0 ),
        .O(\vec_rsc_0_1_i_q_d_bfwt_reg[31] [17]));
  LUT6 #(
    .INIT(64'h4540FFFF45404540)) 
    \tmp_1_lpi_4_dfm[27]_i_3 
       (.I0(\FSM_onehot_state_var_reg[6]_1 ),
        .I1(\tmp_1_lpi_4_dfm_reg[30] [21]),
        .I2(vec_rsc_0_4_i_bcwt),
        .I3(vec_rsc_0_4_q[21]),
        .I4(\VEC_LOOP_acc_10_cse_sva_reg[1] ),
        .I5(\tmp_1_lpi_4_dfm_reg[27]_0 ),
        .O(\vec_rsc_0_4_i_q_d_bfwt_reg[27] ));
  LUT6 #(
    .INIT(64'h4540FFFF45404540)) 
    \tmp_1_lpi_4_dfm[28]_i_3 
       (.I0(\FSM_onehot_state_var_reg[6]_1 ),
        .I1(\tmp_1_lpi_4_dfm_reg[30] [22]),
        .I2(vec_rsc_0_4_i_bcwt),
        .I3(vec_rsc_0_4_q[22]),
        .I4(\FSM_onehot_state_var_reg[6]_0 ),
        .I5(\tmp_1_lpi_4_dfm_reg[28]_0 ),
        .O(\vec_rsc_0_4_i_q_d_bfwt_reg[28] ));
  LUT6 #(
    .INIT(64'hEEEEEEEEFFFEEEFE)) 
    \tmp_1_lpi_4_dfm[29]_i_1 
       (.I0(\tmp_1_lpi_4_dfm_reg[29] ),
        .I1(\vec_rsc_0_4_i_q_d_bfwt_reg[29] ),
        .I2(vec_rsc_0_2_q[24]),
        .I3(vec_rsc_0_2_i_bcwt),
        .I4(\tmp_1_lpi_4_dfm_reg[31]_0 [24]),
        .I5(\FSM_onehot_state_var_reg[6]_0 ),
        .O(\vec_rsc_0_1_i_q_d_bfwt_reg[31] [18]));
  LUT6 #(
    .INIT(64'h4540FFFF45404540)) 
    \tmp_1_lpi_4_dfm[29]_i_3 
       (.I0(\FSM_onehot_state_var_reg[6]_1 ),
        .I1(\tmp_1_lpi_4_dfm_reg[30] [23]),
        .I2(vec_rsc_0_4_i_bcwt),
        .I3(vec_rsc_0_4_q[23]),
        .I4(\VEC_LOOP_acc_10_cse_sva_reg[1] ),
        .I5(\tmp_1_lpi_4_dfm_reg[29]_0 ),
        .O(\vec_rsc_0_4_i_q_d_bfwt_reg[29] ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_1_lpi_4_dfm[29]_i_4 
       (.I0(VEC_LOOP_VEC_LOOP_and_4_itm),
        .I1(\FSM_onehot_state_var_reg[16]_0 [1]),
        .I2(\FSM_onehot_state_var_reg[16]_2 ),
        .O(VEC_LOOP_VEC_LOOP_and_4_itm_reg));
  LUT6 #(
    .INIT(64'h4540FFFF45404540)) 
    \tmp_1_lpi_4_dfm[2]_i_3 
       (.I0(\FSM_onehot_state_var_reg[6]_1 ),
        .I1(\tmp_1_lpi_4_dfm_reg[30] [1]),
        .I2(vec_rsc_0_4_i_bcwt),
        .I3(vec_rsc_0_4_q[1]),
        .I4(\FSM_onehot_state_var_reg[6]_0 ),
        .I5(\tmp_1_lpi_4_dfm_reg[2] ),
        .O(\vec_rsc_0_4_i_q_d_bfwt_reg[2] ));
  LUT6 #(
    .INIT(64'hEEEEEEEEFFFEEEFE)) 
    \tmp_1_lpi_4_dfm[30]_i_1 
       (.I0(\tmp_1_lpi_4_dfm_reg[30]_0 ),
        .I1(\vec_rsc_0_4_i_q_d_bfwt_reg[30] ),
        .I2(vec_rsc_0_2_q[25]),
        .I3(vec_rsc_0_2_i_bcwt),
        .I4(\tmp_1_lpi_4_dfm_reg[31]_0 [25]),
        .I5(\FSM_onehot_state_var_reg[6]_0 ),
        .O(\vec_rsc_0_1_i_q_d_bfwt_reg[31] [19]));
  LUT6 #(
    .INIT(64'h4540FFFF45404540)) 
    \tmp_1_lpi_4_dfm[30]_i_3 
       (.I0(\FSM_onehot_state_var_reg[6]_1 ),
        .I1(\tmp_1_lpi_4_dfm_reg[30] [24]),
        .I2(vec_rsc_0_4_i_bcwt),
        .I3(vec_rsc_0_4_q[24]),
        .I4(\VEC_LOOP_acc_10_cse_sva_reg[1] ),
        .I5(\tmp_1_lpi_4_dfm_reg[30]_1 ),
        .O(\vec_rsc_0_4_i_q_d_bfwt_reg[30] ));
  LUT5 #(
    .INIT(32'hBBBBB8BB)) 
    \tmp_1_lpi_4_dfm[30]_i_4 
       (.I0(reg_vec_rsc_0_2_i_oswt_cse_reg),
        .I1(\FSM_onehot_state_var_reg[16]_0 [1]),
        .I2(\vec_rsc_0_7_adr[6]_0 [2]),
        .I3(\vec_rsc_0_7_adr[6]_0 [1]),
        .I4(\vec_rsc_0_7_adr[6]_0 [0]),
        .O(\FSM_onehot_state_var_reg[6]_0 ));
  LUT6 #(
    .INIT(64'hBABBBAAAFFFFFFFF)) 
    \tmp_1_lpi_4_dfm[31]_i_1 
       (.I0(\vec_rsc_0_2_i_q_d_bfwt_reg[31] ),
        .I1(\VEC_LOOP_acc_10_cse_sva_reg[1] ),
        .I2(\tmp_1_lpi_4_dfm_reg[31]_1 ),
        .I3(vec_rsc_0_1_i_bcwt),
        .I4(vec_rsc_0_1_q),
        .I5(\tmp_1_lpi_4_dfm_reg[31]_2 ),
        .O(\vec_rsc_0_1_i_q_d_bfwt_reg[31] [20]));
  LUT6 #(
    .INIT(64'h4540FFFF45404540)) 
    \tmp_1_lpi_4_dfm[31]_i_2 
       (.I0(\FSM_onehot_state_var_reg[6]_0 ),
        .I1(\tmp_1_lpi_4_dfm_reg[31]_0 [26]),
        .I2(vec_rsc_0_2_i_bcwt),
        .I3(vec_rsc_0_2_q[26]),
        .I4(\FSM_onehot_state_var_reg[6]_1 ),
        .I5(\tmp_1_lpi_4_dfm_reg[31]_3 ),
        .O(\vec_rsc_0_2_i_q_d_bfwt_reg[31] ));
  LUT5 #(
    .INIT(32'h5555FFCF)) 
    \tmp_1_lpi_4_dfm[31]_i_3 
       (.I0(reg_vec_rsc_0_1_i_oswt_cse_reg),
        .I1(\vec_rsc_0_7_adr[6]_0 [1]),
        .I2(\vec_rsc_0_7_adr[6]_0 [0]),
        .I3(\vec_rsc_0_7_adr[6]_0 [2]),
        .I4(\FSM_onehot_state_var_reg[16]_0 [1]),
        .O(\VEC_LOOP_acc_10_cse_sva_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_1_lpi_4_dfm[31]_i_6 
       (.I0(VEC_LOOP_VEC_LOOP_and_5_itm),
        .I1(\FSM_onehot_state_var_reg[16]_0 [1]),
        .I2(VEC_LOOP_VEC_LOOP_and_12_itm),
        .O(VEC_LOOP_VEC_LOOP_and_5_itm_reg));
  LUT6 #(
    .INIT(64'hEEEEEEEEFFFEEEFE)) 
    \tmp_1_lpi_4_dfm[3]_i_1 
       (.I0(\tmp_1_lpi_4_dfm_reg[3] ),
        .I1(\vec_rsc_0_4_i_q_d_bfwt_reg[3] ),
        .I2(vec_rsc_0_2_q[2]),
        .I3(vec_rsc_0_2_i_bcwt),
        .I4(\tmp_1_lpi_4_dfm_reg[31]_0 [2]),
        .I5(\FSM_onehot_state_var_reg[6]_0 ),
        .O(\vec_rsc_0_1_i_q_d_bfwt_reg[31] [1]));
  LUT6 #(
    .INIT(64'h4540FFFF45404540)) 
    \tmp_1_lpi_4_dfm[3]_i_3 
       (.I0(\FSM_onehot_state_var_reg[6]_1 ),
        .I1(\tmp_1_lpi_4_dfm_reg[30] [2]),
        .I2(vec_rsc_0_4_i_bcwt),
        .I3(vec_rsc_0_4_q[2]),
        .I4(\VEC_LOOP_acc_10_cse_sva_reg[1] ),
        .I5(\tmp_1_lpi_4_dfm_reg[3]_0 ),
        .O(\vec_rsc_0_4_i_q_d_bfwt_reg[3] ));
  LUT6 #(
    .INIT(64'h4540FFFF45404540)) 
    \tmp_1_lpi_4_dfm[4]_i_3 
       (.I0(\FSM_onehot_state_var_reg[6]_0 ),
        .I1(\tmp_1_lpi_4_dfm_reg[31]_0 [3]),
        .I2(vec_rsc_0_2_i_bcwt),
        .I3(vec_rsc_0_2_q[3]),
        .I4(\FSM_onehot_state_var_reg[6]_1 ),
        .I5(\tmp_1_lpi_4_dfm_reg[4]_0 ),
        .O(\vec_rsc_0_2_i_q_d_bfwt_reg[4] ));
  LUT6 #(
    .INIT(64'hEEEEEEEEFFFEEEFE)) 
    \tmp_1_lpi_4_dfm[5]_i_1 
       (.I0(\tmp_1_lpi_4_dfm_reg[5] ),
        .I1(\vec_rsc_0_4_i_q_d_bfwt_reg[5] ),
        .I2(vec_rsc_0_2_q[4]),
        .I3(vec_rsc_0_2_i_bcwt),
        .I4(\tmp_1_lpi_4_dfm_reg[31]_0 [4]),
        .I5(\FSM_onehot_state_var_reg[6]_0 ),
        .O(\vec_rsc_0_1_i_q_d_bfwt_reg[31] [2]));
  LUT6 #(
    .INIT(64'h4540FFFF45404540)) 
    \tmp_1_lpi_4_dfm[5]_i_3 
       (.I0(\FSM_onehot_state_var_reg[6]_1 ),
        .I1(\tmp_1_lpi_4_dfm_reg[30] [3]),
        .I2(vec_rsc_0_4_i_bcwt),
        .I3(vec_rsc_0_4_q[3]),
        .I4(\VEC_LOOP_acc_10_cse_sva_reg[1] ),
        .I5(\tmp_1_lpi_4_dfm_reg[5]_0 ),
        .O(\vec_rsc_0_4_i_q_d_bfwt_reg[5] ));
  LUT6 #(
    .INIT(64'hEEEEEEEEFFFEEEFE)) 
    \tmp_1_lpi_4_dfm[6]_i_1 
       (.I0(\tmp_1_lpi_4_dfm_reg[6] ),
        .I1(\vec_rsc_0_4_i_q_d_bfwt_reg[6] ),
        .I2(vec_rsc_0_2_q[5]),
        .I3(vec_rsc_0_2_i_bcwt),
        .I4(\tmp_1_lpi_4_dfm_reg[31]_0 [5]),
        .I5(\FSM_onehot_state_var_reg[6]_0 ),
        .O(\vec_rsc_0_1_i_q_d_bfwt_reg[31] [3]));
  LUT6 #(
    .INIT(64'h4540FFFF45404540)) 
    \tmp_1_lpi_4_dfm[6]_i_3 
       (.I0(\FSM_onehot_state_var_reg[6]_1 ),
        .I1(\tmp_1_lpi_4_dfm_reg[30] [4]),
        .I2(vec_rsc_0_4_i_bcwt),
        .I3(vec_rsc_0_4_q[4]),
        .I4(\VEC_LOOP_acc_10_cse_sva_reg[1] ),
        .I5(\tmp_1_lpi_4_dfm_reg[6]_0 ),
        .O(\vec_rsc_0_4_i_q_d_bfwt_reg[6] ));
  LUT6 #(
    .INIT(64'hEEEEEEEEFFFEEEFE)) 
    \tmp_1_lpi_4_dfm[7]_i_1 
       (.I0(\tmp_1_lpi_4_dfm_reg[7] ),
        .I1(\vec_rsc_0_4_i_q_d_bfwt_reg[7] ),
        .I2(vec_rsc_0_2_q[6]),
        .I3(vec_rsc_0_2_i_bcwt),
        .I4(\tmp_1_lpi_4_dfm_reg[31]_0 [6]),
        .I5(\FSM_onehot_state_var_reg[6]_0 ),
        .O(\vec_rsc_0_1_i_q_d_bfwt_reg[31] [4]));
  LUT6 #(
    .INIT(64'h4540FFFF45404540)) 
    \tmp_1_lpi_4_dfm[7]_i_3 
       (.I0(\FSM_onehot_state_var_reg[6]_1 ),
        .I1(\tmp_1_lpi_4_dfm_reg[30] [5]),
        .I2(vec_rsc_0_4_i_bcwt),
        .I3(vec_rsc_0_4_q[5]),
        .I4(\VEC_LOOP_acc_10_cse_sva_reg[1] ),
        .I5(\tmp_1_lpi_4_dfm_reg[7]_0 ),
        .O(\vec_rsc_0_4_i_q_d_bfwt_reg[7] ));
  LUT6 #(
    .INIT(64'h4540FFFF45404540)) 
    \tmp_1_lpi_4_dfm[8]_i_3 
       (.I0(\FSM_onehot_state_var_reg[6]_1 ),
        .I1(\tmp_1_lpi_4_dfm_reg[30] [6]),
        .I2(vec_rsc_0_4_i_bcwt),
        .I3(vec_rsc_0_4_q[6]),
        .I4(\FSM_onehot_state_var_reg[6]_0 ),
        .I5(\tmp_1_lpi_4_dfm_reg[8] ),
        .O(\vec_rsc_0_4_i_q_d_bfwt_reg[8] ));
  LUT6 #(
    .INIT(64'hEEEEEEEEFFFEEEFE)) 
    \tmp_1_lpi_4_dfm[9]_i_1 
       (.I0(\tmp_1_lpi_4_dfm_reg[9] ),
        .I1(\vec_rsc_0_4_i_q_d_bfwt_reg[9] ),
        .I2(vec_rsc_0_2_q[7]),
        .I3(vec_rsc_0_2_i_bcwt),
        .I4(\tmp_1_lpi_4_dfm_reg[31]_0 [7]),
        .I5(\FSM_onehot_state_var_reg[6]_0 ),
        .O(\vec_rsc_0_1_i_q_d_bfwt_reg[31] [5]));
  LUT6 #(
    .INIT(64'h4540FFFF45404540)) 
    \tmp_1_lpi_4_dfm[9]_i_3 
       (.I0(\FSM_onehot_state_var_reg[6]_1 ),
        .I1(\tmp_1_lpi_4_dfm_reg[30] [7]),
        .I2(vec_rsc_0_4_i_bcwt),
        .I3(vec_rsc_0_4_q[7]),
        .I4(\VEC_LOOP_acc_10_cse_sva_reg[1] ),
        .I5(\tmp_1_lpi_4_dfm_reg[9]_0 ),
        .O(\vec_rsc_0_4_i_q_d_bfwt_reg[9] ));
  LUT6 #(
    .INIT(64'h4444444544444444)) 
    vec_rsc_0_0_we_INST_0
       (.I0(vec_rsc_0_0_we_0),
        .I1(vec_rsc_0_0_we_INST_0_i_2_n_0),
        .I2(\vec_rsc_0_7_adr[6] [0]),
        .I3(\vec_rsc_0_7_adr[6] [1]),
        .I4(\vec_rsc_0_7_adr[6] [2]),
        .I5(\FSM_onehot_state_var_reg[16]_0 [2]),
        .O(vec_rsc_0_0_we));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    vec_rsc_0_0_we_INST_0_i_2
       (.I0(\vec_rsc_0_7_adr[6]_0 [1]),
        .I1(\vec_rsc_0_7_adr[6]_0 [0]),
        .I2(\FSM_onehot_state_var_reg[16]_0 [3]),
        .I3(\vec_rsc_0_7_adr[6]_0 [2]),
        .O(vec_rsc_0_0_we_INST_0_i_2_n_0));
  LUT6 #(
    .INIT(64'h4444444444544444)) 
    vec_rsc_0_1_we_INST_0
       (.I0(vec_rsc_0_0_we_0),
        .I1(vec_rsc_0_1_we_INST_0_i_1_n_0),
        .I2(\FSM_onehot_state_var_reg[16]_0 [2]),
        .I3(\vec_rsc_0_7_adr[6] [1]),
        .I4(\vec_rsc_0_7_adr[6] [0]),
        .I5(\vec_rsc_0_7_adr[6] [2]),
        .O(vec_rsc_0_1_we));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    vec_rsc_0_1_we_INST_0_i_1
       (.I0(\vec_rsc_0_7_adr[6]_0 [1]),
        .I1(\vec_rsc_0_7_adr[6]_0 [0]),
        .I2(\FSM_onehot_state_var_reg[16]_0 [3]),
        .I3(\vec_rsc_0_7_adr[6]_0 [2]),
        .O(vec_rsc_0_1_we_INST_0_i_1_n_0));
  LUT6 #(
    .INIT(64'h4444454444444444)) 
    vec_rsc_0_2_we_INST_0
       (.I0(vec_rsc_0_0_we_0),
        .I1(vec_rsc_0_2_we_INST_0_i_1_n_0),
        .I2(\vec_rsc_0_7_adr[6] [0]),
        .I3(\vec_rsc_0_7_adr[6] [1]),
        .I4(\vec_rsc_0_7_adr[6] [2]),
        .I5(\FSM_onehot_state_var_reg[16]_0 [2]),
        .O(vec_rsc_0_2_we));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    vec_rsc_0_2_we_INST_0_i_1
       (.I0(\vec_rsc_0_7_adr[6]_0 [1]),
        .I1(\vec_rsc_0_7_adr[6]_0 [0]),
        .I2(\FSM_onehot_state_var_reg[16]_0 [3]),
        .I3(\vec_rsc_0_7_adr[6]_0 [2]),
        .O(vec_rsc_0_2_we_INST_0_i_1_n_0));
  LUT6 #(
    .INIT(64'h4444544444444444)) 
    vec_rsc_0_3_we_INST_0
       (.I0(vec_rsc_0_0_we_0),
        .I1(vec_rsc_0_3_we_INST_0_i_1_n_0),
        .I2(\vec_rsc_0_7_adr[6] [0]),
        .I3(\vec_rsc_0_7_adr[6] [1]),
        .I4(\vec_rsc_0_7_adr[6] [2]),
        .I5(\FSM_onehot_state_var_reg[16]_0 [2]),
        .O(vec_rsc_0_3_we));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    vec_rsc_0_3_we_INST_0_i_1
       (.I0(\vec_rsc_0_7_adr[6]_0 [2]),
        .I1(\FSM_onehot_state_var_reg[16]_0 [3]),
        .I2(\vec_rsc_0_7_adr[6]_0 [0]),
        .I3(\vec_rsc_0_7_adr[6]_0 [1]),
        .O(vec_rsc_0_3_we_INST_0_i_1_n_0));
  LUT6 #(
    .INIT(64'h4444445444444444)) 
    vec_rsc_0_4_we_INST_0
       (.I0(vec_rsc_0_0_we_0),
        .I1(vec_rsc_0_4_we_INST_0_i_1_n_0),
        .I2(\vec_rsc_0_7_adr[6] [2]),
        .I3(\vec_rsc_0_7_adr[6] [0]),
        .I4(\vec_rsc_0_7_adr[6] [1]),
        .I5(\FSM_onehot_state_var_reg[16]_0 [2]),
        .O(vec_rsc_0_4_we));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    vec_rsc_0_4_we_INST_0_i_1
       (.I0(\vec_rsc_0_7_adr[6]_0 [1]),
        .I1(\vec_rsc_0_7_adr[6]_0 [0]),
        .I2(\vec_rsc_0_7_adr[6]_0 [2]),
        .I3(\FSM_onehot_state_var_reg[16]_0 [3]),
        .O(vec_rsc_0_4_we_INST_0_i_1_n_0));
  LUT6 #(
    .INIT(64'h4454444444444444)) 
    vec_rsc_0_5_we_INST_0
       (.I0(vec_rsc_0_0_we_0),
        .I1(vec_rsc_0_5_we_INST_0_i_1_n_0),
        .I2(\vec_rsc_0_7_adr[6] [2]),
        .I3(\vec_rsc_0_7_adr[6] [1]),
        .I4(\vec_rsc_0_7_adr[6] [0]),
        .I5(\FSM_onehot_state_var_reg[16]_0 [2]),
        .O(vec_rsc_0_5_we));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    vec_rsc_0_5_we_INST_0_i_1
       (.I0(\vec_rsc_0_7_adr[6]_0 [1]),
        .I1(\vec_rsc_0_7_adr[6]_0 [0]),
        .I2(\vec_rsc_0_7_adr[6]_0 [2]),
        .I3(\FSM_onehot_state_var_reg[16]_0 [3]),
        .O(vec_rsc_0_5_we_INST_0_i_1_n_0));
  LUT6 #(
    .INIT(64'h4454444444444444)) 
    vec_rsc_0_6_we_INST_0
       (.I0(vec_rsc_0_0_we_0),
        .I1(vec_rsc_0_6_we_INST_0_i_1_n_0),
        .I2(\vec_rsc_0_7_adr[6] [2]),
        .I3(\vec_rsc_0_7_adr[6] [0]),
        .I4(\vec_rsc_0_7_adr[6] [1]),
        .I5(\FSM_onehot_state_var_reg[16]_0 [2]),
        .O(vec_rsc_0_6_we));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    vec_rsc_0_6_we_INST_0_i_1
       (.I0(\vec_rsc_0_7_adr[6]_0 [1]),
        .I1(\vec_rsc_0_7_adr[6]_0 [0]),
        .I2(\vec_rsc_0_7_adr[6]_0 [2]),
        .I3(\FSM_onehot_state_var_reg[16]_0 [3]),
        .O(vec_rsc_0_6_we_INST_0_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFFF444F444F444)) 
    \vec_rsc_0_7_adr[0]_INST_0 
       (.I0(\vec_rsc_0_7_adr[6]_INST_0_i_1_n_0 ),
        .I1(\vec_rsc_0_7_adr[6] [3]),
        .I2(\FSM_onehot_state_var_reg[16]_0 [3]),
        .I3(\vec_rsc_0_7_adr[6]_0 [3]),
        .I4(\FSM_onehot_state_var_reg[16]_0 [0]),
        .I5(O[3]),
        .O(vec_rsc_0_7_adr[0]));
  LUT6 #(
    .INIT(64'hFFFFF444F444F444)) 
    \vec_rsc_0_7_adr[1]_INST_0 
       (.I0(\vec_rsc_0_7_adr[6]_INST_0_i_1_n_0 ),
        .I1(\vec_rsc_0_7_adr[6] [4]),
        .I2(\FSM_onehot_state_var_reg[16]_0 [0]),
        .I3(O[4]),
        .I4(\FSM_onehot_state_var_reg[16]_0 [3]),
        .I5(\vec_rsc_0_7_adr[6]_0 [4]),
        .O(vec_rsc_0_7_adr[1]));
  LUT6 #(
    .INIT(64'hFFFFF444F444F444)) 
    \vec_rsc_0_7_adr[2]_INST_0 
       (.I0(\vec_rsc_0_7_adr[6]_INST_0_i_1_n_0 ),
        .I1(\vec_rsc_0_7_adr[6] [5]),
        .I2(\FSM_onehot_state_var_reg[16]_0 [3]),
        .I3(\vec_rsc_0_7_adr[6]_0 [5]),
        .I4(\FSM_onehot_state_var_reg[16]_0 [0]),
        .I5(O[5]),
        .O(vec_rsc_0_7_adr[2]));
  LUT6 #(
    .INIT(64'hFFFFF444F444F444)) 
    \vec_rsc_0_7_adr[3]_INST_0 
       (.I0(\vec_rsc_0_7_adr[6]_INST_0_i_1_n_0 ),
        .I1(\vec_rsc_0_7_adr[6] [6]),
        .I2(\FSM_onehot_state_var_reg[16]_0 [3]),
        .I3(\vec_rsc_0_7_adr[6]_0 [6]),
        .I4(\FSM_onehot_state_var_reg[16]_0 [0]),
        .I5(O[6]),
        .O(vec_rsc_0_7_adr[3]));
  LUT6 #(
    .INIT(64'hFFFFF444F444F444)) 
    \vec_rsc_0_7_adr[4]_INST_0 
       (.I0(\vec_rsc_0_7_adr[6]_INST_0_i_1_n_0 ),
        .I1(\vec_rsc_0_7_adr[6] [7]),
        .I2(\FSM_onehot_state_var_reg[16]_0 [3]),
        .I3(\vec_rsc_0_7_adr[6]_0 [7]),
        .I4(\FSM_onehot_state_var_reg[16]_0 [0]),
        .I5(O[7]),
        .O(vec_rsc_0_7_adr[4]));
  LUT6 #(
    .INIT(64'hFFFFF444F444F444)) 
    \vec_rsc_0_7_adr[5]_INST_0 
       (.I0(\vec_rsc_0_7_adr[6]_INST_0_i_1_n_0 ),
        .I1(\vec_rsc_0_7_adr[6] [8]),
        .I2(\FSM_onehot_state_var_reg[16]_0 [3]),
        .I3(\vec_rsc_0_7_adr[6]_0 [8]),
        .I4(\FSM_onehot_state_var_reg[16]_0 [0]),
        .I5(\vec_rsc_0_7_adr[6]_1 [0]),
        .O(vec_rsc_0_7_adr[5]));
  LUT6 #(
    .INIT(64'hFFFFF444F444F444)) 
    \vec_rsc_0_7_adr[6]_INST_0 
       (.I0(\vec_rsc_0_7_adr[6]_INST_0_i_1_n_0 ),
        .I1(\vec_rsc_0_7_adr[6] [9]),
        .I2(\FSM_onehot_state_var_reg[16]_0 [3]),
        .I3(\vec_rsc_0_7_adr[6]_0 [9]),
        .I4(\FSM_onehot_state_var_reg[16]_0 [0]),
        .I5(\vec_rsc_0_7_adr[6]_1 [1]),
        .O(vec_rsc_0_7_adr[6]));
  LUT2 #(
    .INIT(4'h1)) 
    \vec_rsc_0_7_adr[6]_INST_0_i_1 
       (.I0(\FSM_onehot_state_var_reg[16]_0 [2]),
        .I1(p_0_in11_in),
        .O(\vec_rsc_0_7_adr[6]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5444444444444444)) 
    vec_rsc_0_7_we_INST_0
       (.I0(vec_rsc_0_0_we_0),
        .I1(vec_rsc_0_7_we_INST_0_i_1_n_0),
        .I2(\vec_rsc_0_7_adr[6] [2]),
        .I3(\vec_rsc_0_7_adr[6] [0]),
        .I4(\vec_rsc_0_7_adr[6] [1]),
        .I5(\FSM_onehot_state_var_reg[16]_0 [2]),
        .O(vec_rsc_0_7_we));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    vec_rsc_0_7_we_INST_0_i_1
       (.I0(\vec_rsc_0_7_adr[6]_0 [2]),
        .I1(\FSM_onehot_state_var_reg[16]_0 [3]),
        .I2(\vec_rsc_0_7_adr[6]_0 [0]),
        .I3(\vec_rsc_0_7_adr[6]_0 [1]),
        .O(vec_rsc_0_7_we_INST_0_i_1_n_0));
  CARRY8 vector__0_i_1
       (.CI(vector__0_i_2_n_0),
        .CI_TOP(1'b0),
        .CO({vector__0_i_1_n_0,vector__0_i_1_n_1,vector__0_i_1_n_2,vector__0_i_1_n_3,vector__0_i_1_n_4,vector__0_i_1_n_5,vector__0_i_1_n_6,vector__0_i_1_n_7}),
        .DI(C[15:8]),
        .O(out[15:8]),
        .S({vector__0_i_3_n_0,vector__0_i_4_n_0,vector__0_i_5_n_0,vector__0_i_6_n_0,vector__0_i_7_n_0,vector__0_i_8_n_0,vector__0_i_9_n_0,vector__0_i_10_n_0}));
  LUT3 #(
    .INIT(8'h78)) 
    vector__0_i_10
       (.I0(vector_i_3_0),
        .I1(vector_i_3_1[8]),
        .I2(C[8]),
        .O(vector__0_i_10_n_0));
  LUT3 #(
    .INIT(8'h78)) 
    vector__0_i_11
       (.I0(vector_i_3_0),
        .I1(vector_i_3_1[7]),
        .I2(C[7]),
        .O(vector__0_i_11_n_0));
  LUT3 #(
    .INIT(8'h78)) 
    vector__0_i_12
       (.I0(vector_i_3_0),
        .I1(vector_i_3_1[6]),
        .I2(C[6]),
        .O(vector__0_i_12_n_0));
  LUT3 #(
    .INIT(8'h78)) 
    vector__0_i_13
       (.I0(vector_i_3_0),
        .I1(vector_i_3_1[5]),
        .I2(C[5]),
        .O(vector__0_i_13_n_0));
  LUT3 #(
    .INIT(8'h78)) 
    vector__0_i_14
       (.I0(vector_i_3_0),
        .I1(vector_i_3_1[4]),
        .I2(C[4]),
        .O(vector__0_i_14_n_0));
  LUT3 #(
    .INIT(8'h78)) 
    vector__0_i_15
       (.I0(vector_i_3_0),
        .I1(vector_i_3_1[3]),
        .I2(C[3]),
        .O(vector__0_i_15_n_0));
  LUT3 #(
    .INIT(8'h78)) 
    vector__0_i_16
       (.I0(vector_i_3_0),
        .I1(vector_i_3_1[2]),
        .I2(C[2]),
        .O(vector__0_i_16_n_0));
  LUT3 #(
    .INIT(8'h78)) 
    vector__0_i_17
       (.I0(vector_i_3_0),
        .I1(vector_i_3_1[1]),
        .I2(C[1]),
        .O(vector__0_i_17_n_0));
  LUT3 #(
    .INIT(8'h78)) 
    vector__0_i_18
       (.I0(vector_i_3_0),
        .I1(vector_i_3_1[0]),
        .I2(C[0]),
        .O(vector__0_i_18_n_0));
  CARRY8 vector__0_i_2
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({vector__0_i_2_n_0,vector__0_i_2_n_1,vector__0_i_2_n_2,vector__0_i_2_n_3,vector__0_i_2_n_4,vector__0_i_2_n_5,vector__0_i_2_n_6,vector__0_i_2_n_7}),
        .DI(C[7:0]),
        .O(out[7:0]),
        .S({vector__0_i_11_n_0,vector__0_i_12_n_0,vector__0_i_13_n_0,vector__0_i_14_n_0,vector__0_i_15_n_0,vector__0_i_16_n_0,vector__0_i_17_n_0,vector__0_i_18_n_0}));
  LUT3 #(
    .INIT(8'h78)) 
    vector__0_i_3
       (.I0(vector_i_3_0),
        .I1(vector_i_3_1[15]),
        .I2(C[15]),
        .O(vector__0_i_3_n_0));
  LUT3 #(
    .INIT(8'h78)) 
    vector__0_i_4
       (.I0(vector_i_3_0),
        .I1(vector_i_3_1[14]),
        .I2(C[14]),
        .O(vector__0_i_4_n_0));
  LUT3 #(
    .INIT(8'h78)) 
    vector__0_i_5
       (.I0(vector_i_3_0),
        .I1(vector_i_3_1[13]),
        .I2(C[13]),
        .O(vector__0_i_5_n_0));
  LUT3 #(
    .INIT(8'h78)) 
    vector__0_i_6
       (.I0(vector_i_3_0),
        .I1(vector_i_3_1[12]),
        .I2(C[12]),
        .O(vector__0_i_6_n_0));
  LUT3 #(
    .INIT(8'h78)) 
    vector__0_i_7
       (.I0(vector_i_3_0),
        .I1(vector_i_3_1[11]),
        .I2(C[11]),
        .O(vector__0_i_7_n_0));
  LUT3 #(
    .INIT(8'h78)) 
    vector__0_i_8
       (.I0(vector_i_3_0),
        .I1(vector_i_3_1[10]),
        .I2(C[10]),
        .O(vector__0_i_8_n_0));
  LUT3 #(
    .INIT(8'h78)) 
    vector__0_i_9
       (.I0(vector_i_3_0),
        .I1(vector_i_3_1[9]),
        .I2(C[9]),
        .O(vector__0_i_9_n_0));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    vector__3_i_1
       (.I0(DSP_A_B_DATA_INST_95),
        .I1(vector_i_40_n_0),
        .I2(DSP_A_B_DATA_INST_96),
        .I3(vector_i_42_n_0),
        .I4(vector__3_i_20_n_0),
        .O(MUX1HOT_v_32_4_2_return[16]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    vector__3_i_10
       (.I0(DSP_A_B_DATA_INST_77),
        .I1(vector_i_40_n_0),
        .I2(DSP_A_B_DATA_INST_78),
        .I3(vector_i_42_n_0),
        .I4(vector__3_i_47_n_0),
        .O(MUX1HOT_v_32_4_2_return[7]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    vector__3_i_11
       (.I0(DSP_A_B_DATA_INST_75),
        .I1(vector_i_40_n_0),
        .I2(DSP_A_B_DATA_INST_76),
        .I3(vector_i_42_n_0),
        .I4(vector__3_i_50_n_0),
        .O(MUX1HOT_v_32_4_2_return[6]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    vector__3_i_12
       (.I0(DSP_A_B_DATA_INST_73),
        .I1(vector_i_40_n_0),
        .I2(DSP_A_B_DATA_INST_74),
        .I3(vector_i_42_n_0),
        .I4(vector__3_i_53_n_0),
        .O(MUX1HOT_v_32_4_2_return[5]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    vector__3_i_13
       (.I0(DSP_A_B_DATA_INST_71),
        .I1(vector_i_40_n_0),
        .I2(DSP_A_B_DATA_INST_72),
        .I3(vector_i_42_n_0),
        .I4(vector__3_i_56_n_0),
        .O(MUX1HOT_v_32_4_2_return[4]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    vector__3_i_14
       (.I0(DSP_A_B_DATA_INST_69),
        .I1(vector_i_40_n_0),
        .I2(DSP_A_B_DATA_INST_70),
        .I3(vector_i_42_n_0),
        .I4(vector__3_i_59_n_0),
        .O(MUX1HOT_v_32_4_2_return[3]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    vector__3_i_15
       (.I0(DSP_A_B_DATA_INST_67),
        .I1(vector_i_40_n_0),
        .I2(DSP_A_B_DATA_INST_68),
        .I3(vector_i_42_n_0),
        .I4(vector__3_i_62_n_0),
        .O(MUX1HOT_v_32_4_2_return[2]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    vector__3_i_16
       (.I0(DSP_A_B_DATA_INST_65),
        .I1(vector_i_40_n_0),
        .I2(DSP_A_B_DATA_INST_66),
        .I3(vector_i_42_n_0),
        .I4(vector__3_i_65_n_0),
        .O(MUX1HOT_v_32_4_2_return[1]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    vector__3_i_17
       (.I0(DSP_A_B_DATA_INST_63),
        .I1(vector_i_40_n_0),
        .I2(DSP_A_B_DATA_INST_64),
        .I3(vector_i_42_n_0),
        .I4(vector__3_i_68_n_0),
        .O(MUX1HOT_v_32_4_2_return[0]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    vector__3_i_2
       (.I0(DSP_A_B_DATA_INST_93),
        .I1(vector_i_40_n_0),
        .I2(DSP_A_B_DATA_INST_94),
        .I3(vector_i_42_n_0),
        .I4(vector__3_i_23_n_0),
        .O(MUX1HOT_v_32_4_2_return[15]));
  LUT6 #(
    .INIT(64'hC200C2C202000202)) 
    vector__3_i_20
       (.I0(vector__3_i_1_0),
        .I1(\vec_rsc_0_7_adr[6] [1]),
        .I2(\vec_rsc_0_7_adr[6] [0]),
        .I3(vector_i_92_n_0),
        .I4(vector_i_93_n_0),
        .I5(vector__3_i_1_1),
        .O(vector__3_i_20_n_0));
  LUT6 #(
    .INIT(64'hC200C2C202000202)) 
    vector__3_i_23
       (.I0(vector__3_i_2_0),
        .I1(\vec_rsc_0_7_adr[6] [1]),
        .I2(\vec_rsc_0_7_adr[6] [0]),
        .I3(vector_i_92_n_0),
        .I4(vector_i_93_n_0),
        .I5(vector__3_i_2_1),
        .O(vector__3_i_23_n_0));
  LUT6 #(
    .INIT(64'hC200C2C202000202)) 
    vector__3_i_26
       (.I0(vector__3_i_3_0),
        .I1(\vec_rsc_0_7_adr[6] [1]),
        .I2(\vec_rsc_0_7_adr[6] [0]),
        .I3(vector_i_92_n_0),
        .I4(vector_i_93_n_0),
        .I5(vector__3_i_3_1),
        .O(vector__3_i_26_n_0));
  LUT6 #(
    .INIT(64'hC200C2C202000202)) 
    vector__3_i_29
       (.I0(vector__3_i_4_0),
        .I1(\vec_rsc_0_7_adr[6] [1]),
        .I2(\vec_rsc_0_7_adr[6] [0]),
        .I3(vector_i_92_n_0),
        .I4(vector_i_93_n_0),
        .I5(vector__3_i_4_1),
        .O(vector__3_i_29_n_0));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    vector__3_i_3
       (.I0(DSP_A_B_DATA_INST_91),
        .I1(vector_i_40_n_0),
        .I2(DSP_A_B_DATA_INST_92),
        .I3(vector_i_42_n_0),
        .I4(vector__3_i_26_n_0),
        .O(MUX1HOT_v_32_4_2_return[14]));
  LUT6 #(
    .INIT(64'hC200C2C202000202)) 
    vector__3_i_32
       (.I0(vector__3_i_5_0),
        .I1(\vec_rsc_0_7_adr[6] [1]),
        .I2(\vec_rsc_0_7_adr[6] [0]),
        .I3(vector_i_92_n_0),
        .I4(vector_i_93_n_0),
        .I5(vector__3_i_5_1),
        .O(vector__3_i_32_n_0));
  LUT6 #(
    .INIT(64'hC200C2C202000202)) 
    vector__3_i_35
       (.I0(vector__3_i_6_0),
        .I1(\vec_rsc_0_7_adr[6] [1]),
        .I2(\vec_rsc_0_7_adr[6] [0]),
        .I3(vector_i_92_n_0),
        .I4(vector_i_93_n_0),
        .I5(vector__3_i_6_1),
        .O(vector__3_i_35_n_0));
  LUT6 #(
    .INIT(64'hC200C2C202000202)) 
    vector__3_i_38
       (.I0(vector__3_i_7_0),
        .I1(\vec_rsc_0_7_adr[6] [1]),
        .I2(\vec_rsc_0_7_adr[6] [0]),
        .I3(vector_i_92_n_0),
        .I4(vector_i_93_n_0),
        .I5(vector__3_i_7_1),
        .O(vector__3_i_38_n_0));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    vector__3_i_4
       (.I0(DSP_A_B_DATA_INST_89),
        .I1(vector_i_40_n_0),
        .I2(DSP_A_B_DATA_INST_90),
        .I3(vector_i_42_n_0),
        .I4(vector__3_i_29_n_0),
        .O(MUX1HOT_v_32_4_2_return[13]));
  LUT6 #(
    .INIT(64'hC200C2C202000202)) 
    vector__3_i_41
       (.I0(vector__3_i_8_0),
        .I1(\vec_rsc_0_7_adr[6] [1]),
        .I2(\vec_rsc_0_7_adr[6] [0]),
        .I3(vector_i_92_n_0),
        .I4(vector_i_93_n_0),
        .I5(vector__3_i_8_1),
        .O(vector__3_i_41_n_0));
  LUT6 #(
    .INIT(64'hC200C2C202000202)) 
    vector__3_i_44
       (.I0(vector__3_i_9_0),
        .I1(\vec_rsc_0_7_adr[6] [1]),
        .I2(\vec_rsc_0_7_adr[6] [0]),
        .I3(vector_i_92_n_0),
        .I4(vector_i_93_n_0),
        .I5(vector__3_i_9_1),
        .O(vector__3_i_44_n_0));
  LUT6 #(
    .INIT(64'hC200C2C202000202)) 
    vector__3_i_47
       (.I0(vector__3_i_10_0),
        .I1(\vec_rsc_0_7_adr[6] [1]),
        .I2(\vec_rsc_0_7_adr[6] [0]),
        .I3(vector_i_92_n_0),
        .I4(vector_i_93_n_0),
        .I5(vector__3_i_10_1),
        .O(vector__3_i_47_n_0));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    vector__3_i_5
       (.I0(DSP_A_B_DATA_INST_87),
        .I1(vector_i_40_n_0),
        .I2(DSP_A_B_DATA_INST_88),
        .I3(vector_i_42_n_0),
        .I4(vector__3_i_32_n_0),
        .O(MUX1HOT_v_32_4_2_return[12]));
  LUT6 #(
    .INIT(64'hC200C2C202000202)) 
    vector__3_i_50
       (.I0(vector__3_i_11_0),
        .I1(\vec_rsc_0_7_adr[6] [1]),
        .I2(\vec_rsc_0_7_adr[6] [0]),
        .I3(vector_i_92_n_0),
        .I4(vector_i_93_n_0),
        .I5(vector__3_i_11_1),
        .O(vector__3_i_50_n_0));
  LUT6 #(
    .INIT(64'hC200C2C202000202)) 
    vector__3_i_53
       (.I0(vector__3_i_12_0),
        .I1(\vec_rsc_0_7_adr[6] [1]),
        .I2(\vec_rsc_0_7_adr[6] [0]),
        .I3(vector_i_92_n_0),
        .I4(vector_i_93_n_0),
        .I5(vector__3_i_12_1),
        .O(vector__3_i_53_n_0));
  LUT6 #(
    .INIT(64'hC200C2C202000202)) 
    vector__3_i_56
       (.I0(vector__3_i_13_0),
        .I1(\vec_rsc_0_7_adr[6] [1]),
        .I2(\vec_rsc_0_7_adr[6] [0]),
        .I3(vector_i_92_n_0),
        .I4(vector_i_93_n_0),
        .I5(vector__3_i_13_1),
        .O(vector__3_i_56_n_0));
  LUT6 #(
    .INIT(64'hC200C2C202000202)) 
    vector__3_i_59
       (.I0(vector__3_i_14_0),
        .I1(\vec_rsc_0_7_adr[6] [1]),
        .I2(\vec_rsc_0_7_adr[6] [0]),
        .I3(vector_i_92_n_0),
        .I4(vector_i_93_n_0),
        .I5(vector__3_i_14_1),
        .O(vector__3_i_59_n_0));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    vector__3_i_6
       (.I0(DSP_A_B_DATA_INST_85),
        .I1(vector_i_40_n_0),
        .I2(DSP_A_B_DATA_INST_86),
        .I3(vector_i_42_n_0),
        .I4(vector__3_i_35_n_0),
        .O(MUX1HOT_v_32_4_2_return[11]));
  LUT6 #(
    .INIT(64'hC200C2C202000202)) 
    vector__3_i_62
       (.I0(vector__3_i_15_0),
        .I1(\vec_rsc_0_7_adr[6] [1]),
        .I2(\vec_rsc_0_7_adr[6] [0]),
        .I3(vector_i_92_n_0),
        .I4(vector_i_93_n_0),
        .I5(vector__3_i_15_1),
        .O(vector__3_i_62_n_0));
  LUT6 #(
    .INIT(64'hC200C2C202000202)) 
    vector__3_i_65
       (.I0(vector__3_i_16_0),
        .I1(\vec_rsc_0_7_adr[6] [1]),
        .I2(\vec_rsc_0_7_adr[6] [0]),
        .I3(vector_i_92_n_0),
        .I4(vector_i_93_n_0),
        .I5(vector__3_i_16_1),
        .O(vector__3_i_65_n_0));
  LUT6 #(
    .INIT(64'hC200C2C202000202)) 
    vector__3_i_68
       (.I0(vector__3_i_17_0),
        .I1(\vec_rsc_0_7_adr[6] [1]),
        .I2(\vec_rsc_0_7_adr[6] [0]),
        .I3(vector_i_92_n_0),
        .I4(vector_i_93_n_0),
        .I5(vector__3_i_17_1),
        .O(vector__3_i_68_n_0));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    vector__3_i_7
       (.I0(DSP_A_B_DATA_INST_83),
        .I1(vector_i_40_n_0),
        .I2(DSP_A_B_DATA_INST_84),
        .I3(vector_i_42_n_0),
        .I4(vector__3_i_38_n_0),
        .O(MUX1HOT_v_32_4_2_return[10]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    vector__3_i_8
       (.I0(DSP_A_B_DATA_INST_81),
        .I1(vector_i_40_n_0),
        .I2(DSP_A_B_DATA_INST_82),
        .I3(vector_i_42_n_0),
        .I4(vector__3_i_41_n_0),
        .O(MUX1HOT_v_32_4_2_return[9]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    vector__3_i_9
       (.I0(DSP_A_B_DATA_INST_79),
        .I1(vector_i_40_n_0),
        .I2(DSP_A_B_DATA_INST_80),
        .I3(vector_i_42_n_0),
        .I4(vector__3_i_44_n_0),
        .O(MUX1HOT_v_32_4_2_return[8]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'h0B)) 
    vector_i_1
       (.I0(complete_rsc_vzout),
        .I1(\z_mul_cmp_z_oreg_reg[0]__0 ),
        .I2(vector_i_22_n_0),
        .O(CEB1));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    vector_i_10
       (.I0(DSP_A_B_DATA_INST_21),
        .I1(vector_i_40_n_0),
        .I2(DSP_A_B_DATA_INST_22),
        .I3(vector_i_42_n_0),
        .I4(vector_i_58_n_0),
        .O(MUX1HOT_v_32_4_2_return5_out[11]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    vector_i_11
       (.I0(DSP_A_B_DATA_INST_19),
        .I1(vector_i_40_n_0),
        .I2(DSP_A_B_DATA_INST_20),
        .I3(vector_i_42_n_0),
        .I4(vector_i_61_n_0),
        .O(MUX1HOT_v_32_4_2_return5_out[10]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    vector_i_12
       (.I0(DSP_A_B_DATA_INST_17),
        .I1(vector_i_40_n_0),
        .I2(DSP_A_B_DATA_INST_18),
        .I3(vector_i_42_n_0),
        .I4(vector_i_64_n_0),
        .O(MUX1HOT_v_32_4_2_return5_out[9]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT2 #(
    .INIT(4'h1)) 
    vector_i_128
       (.I0(\FSM_onehot_state_var_reg[16]_0 [4]),
        .I1(\FSM_onehot_state_var_reg_n_0_[17] ),
        .O(vector_i_128_n_0));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    vector_i_129
       (.I0(p_0_in11_in),
        .I1(\FSM_onehot_state_var_reg[16]_0 [0]),
        .I2(p_0_in2_in),
        .I3(p_0_in1_in),
        .I4(sel5_in),
        .O(vector_i_129_n_0));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    vector_i_13
       (.I0(DSP_A_B_DATA_INST_15),
        .I1(vector_i_40_n_0),
        .I2(DSP_A_B_DATA_INST_16),
        .I3(vector_i_42_n_0),
        .I4(vector_i_67_n_0),
        .O(MUX1HOT_v_32_4_2_return5_out[8]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    vector_i_14
       (.I0(DSP_A_B_DATA_INST_13),
        .I1(vector_i_40_n_0),
        .I2(DSP_A_B_DATA_INST_14),
        .I3(vector_i_42_n_0),
        .I4(vector_i_70_n_0),
        .O(MUX1HOT_v_32_4_2_return5_out[7]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    vector_i_15
       (.I0(DSP_A_B_DATA_INST_11),
        .I1(vector_i_40_n_0),
        .I2(DSP_A_B_DATA_INST_12),
        .I3(vector_i_42_n_0),
        .I4(vector_i_73_n_0),
        .O(MUX1HOT_v_32_4_2_return5_out[6]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    vector_i_16
       (.I0(DSP_A_B_DATA_INST_9),
        .I1(vector_i_40_n_0),
        .I2(DSP_A_B_DATA_INST_10),
        .I3(vector_i_42_n_0),
        .I4(vector_i_76_n_0),
        .O(MUX1HOT_v_32_4_2_return5_out[5]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    vector_i_17
       (.I0(DSP_A_B_DATA_INST_7),
        .I1(vector_i_40_n_0),
        .I2(DSP_A_B_DATA_INST_8),
        .I3(vector_i_42_n_0),
        .I4(vector_i_79_n_0),
        .O(MUX1HOT_v_32_4_2_return5_out[4]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    vector_i_18
       (.I0(DSP_A_B_DATA_INST_5),
        .I1(vector_i_40_n_0),
        .I2(DSP_A_B_DATA_INST_6),
        .I3(vector_i_42_n_0),
        .I4(vector_i_82_n_0),
        .O(MUX1HOT_v_32_4_2_return5_out[3]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    vector_i_19
       (.I0(DSP_A_B_DATA_INST_3),
        .I1(vector_i_40_n_0),
        .I2(DSP_A_B_DATA_INST_4),
        .I3(vector_i_42_n_0),
        .I4(vector_i_85_n_0),
        .O(MUX1HOT_v_32_4_2_return5_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'hFE00FEFE)) 
    vector_i_2
       (.I0(\FSM_onehot_state_var_reg[16]_0 [2]),
        .I1(\FSM_onehot_state_var_reg[16]_0 [1]),
        .I2(reg_ensig_cgo_1_cse),
        .I3(complete_rsc_vzout),
        .I4(\z_mul_cmp_z_oreg_reg[0]__0 ),
        .O(CEA1));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    vector_i_20
       (.I0(DSP_A_B_DATA_INST_1),
        .I1(vector_i_40_n_0),
        .I2(DSP_A_B_DATA_INST_2),
        .I3(vector_i_42_n_0),
        .I4(vector_i_88_n_0),
        .O(MUX1HOT_v_32_4_2_return5_out[1]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    vector_i_21
       (.I0(DSP_A_B_DATA_INST),
        .I1(vector_i_40_n_0),
        .I2(DSP_A_B_DATA_INST_0),
        .I3(vector_i_42_n_0),
        .I4(vector_i_91_n_0),
        .O(MUX1HOT_v_32_4_2_return5_out[0]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    vector_i_22
       (.I0(p_0_in6_in),
        .I1(\FSM_onehot_state_var_reg_n_0_[17] ),
        .I2(\FSM_onehot_state_var_reg[16]_0 [4]),
        .I3(p_0_in4_in),
        .I4(sel3_in),
        .I5(vector_i_92_n_0),
        .O(vector_i_22_n_0));
  LUT3 #(
    .INIT(8'h78)) 
    vector_i_24
       (.I0(vector_i_3_0),
        .I1(vector_i_3_1[30]),
        .I2(C[30]),
        .O(vector_i_24_n_0));
  LUT3 #(
    .INIT(8'h78)) 
    vector_i_25
       (.I0(vector_i_3_0),
        .I1(vector_i_3_1[29]),
        .I2(C[29]),
        .O(vector_i_25_n_0));
  LUT3 #(
    .INIT(8'h78)) 
    vector_i_26
       (.I0(vector_i_3_0),
        .I1(vector_i_3_1[28]),
        .I2(C[28]),
        .O(vector_i_26_n_0));
  LUT3 #(
    .INIT(8'h78)) 
    vector_i_27
       (.I0(vector_i_3_0),
        .I1(vector_i_3_1[27]),
        .I2(C[27]),
        .O(vector_i_27_n_0));
  LUT3 #(
    .INIT(8'h78)) 
    vector_i_28
       (.I0(vector_i_3_0),
        .I1(vector_i_3_1[26]),
        .I2(C[26]),
        .O(vector_i_28_n_0));
  LUT3 #(
    .INIT(8'h78)) 
    vector_i_29
       (.I0(vector_i_3_0),
        .I1(vector_i_3_1[25]),
        .I2(C[25]),
        .O(vector_i_29_n_0));
  CARRY8 vector_i_3
       (.CI(vector_i_4_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_vector_i_3_CO_UNCONNECTED[7],vector_i_3_n_1,vector_i_3_n_2,vector_i_3_n_3,vector_i_3_n_4,vector_i_3_n_5,vector_i_3_n_6,vector_i_3_n_7}),
        .DI({1'b0,C[30:24]}),
        .O(out[31:24]),
        .S({DSP_A_B_DATA_INST_127,vector_i_24_n_0,vector_i_25_n_0,vector_i_26_n_0,vector_i_27_n_0,vector_i_28_n_0,vector_i_29_n_0,vector_i_30_n_0}));
  LUT3 #(
    .INIT(8'h78)) 
    vector_i_30
       (.I0(vector_i_3_0),
        .I1(vector_i_3_1[24]),
        .I2(C[24]),
        .O(vector_i_30_n_0));
  LUT3 #(
    .INIT(8'h78)) 
    vector_i_31
       (.I0(vector_i_3_0),
        .I1(vector_i_3_1[23]),
        .I2(C[23]),
        .O(vector_i_31_n_0));
  LUT3 #(
    .INIT(8'h78)) 
    vector_i_32
       (.I0(vector_i_3_0),
        .I1(vector_i_3_1[22]),
        .I2(C[22]),
        .O(vector_i_32_n_0));
  LUT3 #(
    .INIT(8'h78)) 
    vector_i_33
       (.I0(vector_i_3_0),
        .I1(vector_i_3_1[21]),
        .I2(C[21]),
        .O(vector_i_33_n_0));
  LUT3 #(
    .INIT(8'h78)) 
    vector_i_34
       (.I0(vector_i_3_0),
        .I1(vector_i_3_1[20]),
        .I2(C[20]),
        .O(vector_i_34_n_0));
  LUT3 #(
    .INIT(8'h78)) 
    vector_i_35
       (.I0(vector_i_3_0),
        .I1(vector_i_3_1[19]),
        .I2(C[19]),
        .O(vector_i_35_n_0));
  LUT3 #(
    .INIT(8'h78)) 
    vector_i_36
       (.I0(vector_i_3_0),
        .I1(vector_i_3_1[18]),
        .I2(C[18]),
        .O(vector_i_36_n_0));
  LUT3 #(
    .INIT(8'h78)) 
    vector_i_37
       (.I0(vector_i_3_0),
        .I1(vector_i_3_1[17]),
        .I2(C[17]),
        .O(vector_i_37_n_0));
  LUT3 #(
    .INIT(8'h78)) 
    vector_i_38
       (.I0(vector_i_3_0),
        .I1(vector_i_3_1[16]),
        .I2(C[16]),
        .O(vector_i_38_n_0));
  CARRY8 vector_i_4
       (.CI(vector__0_i_1_n_0),
        .CI_TOP(1'b0),
        .CO({vector_i_4_n_0,vector_i_4_n_1,vector_i_4_n_2,vector_i_4_n_3,vector_i_4_n_4,vector_i_4_n_5,vector_i_4_n_6,vector_i_4_n_7}),
        .DI(C[23:16]),
        .O(out[23:16]),
        .S({vector_i_31_n_0,vector_i_32_n_0,vector_i_33_n_0,vector_i_34_n_0,vector_i_35_n_0,vector_i_36_n_0,vector_i_37_n_0,vector_i_38_n_0}));
  LUT6 #(
    .INIT(64'hDDDDDDDFDDDDDDDD)) 
    vector_i_40
       (.I0(\vec_rsc_0_7_adr[6] [0]),
        .I1(\vec_rsc_0_7_adr[6] [1]),
        .I2(\FSM_onehot_state_var_reg_n_0_[14] ),
        .I3(sel5_in),
        .I4(p_0_in1_in),
        .I5(vector_i_93_n_0),
        .O(vector_i_40_n_0));
  LUT6 #(
    .INIT(64'hDDDDDDDFDDDDDDDD)) 
    vector_i_42
       (.I0(\vec_rsc_0_7_adr[6] [1]),
        .I1(\vec_rsc_0_7_adr[6] [0]),
        .I2(\FSM_onehot_state_var_reg_n_0_[14] ),
        .I3(sel5_in),
        .I4(p_0_in1_in),
        .I5(vector_i_93_n_0),
        .O(vector_i_42_n_0));
  LUT6 #(
    .INIT(64'hC200C2C202000202)) 
    vector_i_43
       (.I0(vector_i_5_0),
        .I1(\vec_rsc_0_7_adr[6] [1]),
        .I2(\vec_rsc_0_7_adr[6] [0]),
        .I3(vector_i_92_n_0),
        .I4(vector_i_93_n_0),
        .I5(vector_i_5_1),
        .O(vector_i_43_n_0));
  LUT6 #(
    .INIT(64'hC200C2C202000202)) 
    vector_i_46
       (.I0(vector_i_6_0),
        .I1(\vec_rsc_0_7_adr[6] [1]),
        .I2(\vec_rsc_0_7_adr[6] [0]),
        .I3(vector_i_92_n_0),
        .I4(vector_i_93_n_0),
        .I5(vector_i_6_1),
        .O(vector_i_46_n_0));
  LUT6 #(
    .INIT(64'hC200C2C202000202)) 
    vector_i_49
       (.I0(vector_i_7_0),
        .I1(\vec_rsc_0_7_adr[6] [1]),
        .I2(\vec_rsc_0_7_adr[6] [0]),
        .I3(vector_i_92_n_0),
        .I4(vector_i_93_n_0),
        .I5(vector_i_7_1),
        .O(vector_i_49_n_0));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    vector_i_5
       (.I0(DSP_A_B_DATA_INST_31),
        .I1(vector_i_40_n_0),
        .I2(DSP_A_B_DATA_INST_32),
        .I3(vector_i_42_n_0),
        .I4(vector_i_43_n_0),
        .O(MUX1HOT_v_32_4_2_return5_out[16]));
  LUT6 #(
    .INIT(64'hC200C2C202000202)) 
    vector_i_52
       (.I0(vector_i_8_0),
        .I1(\vec_rsc_0_7_adr[6] [1]),
        .I2(\vec_rsc_0_7_adr[6] [0]),
        .I3(vector_i_92_n_0),
        .I4(vector_i_93_n_0),
        .I5(vector_i_8_1),
        .O(vector_i_52_n_0));
  LUT6 #(
    .INIT(64'hC200C2C202000202)) 
    vector_i_55
       (.I0(vector_i_9_0),
        .I1(\vec_rsc_0_7_adr[6] [1]),
        .I2(\vec_rsc_0_7_adr[6] [0]),
        .I3(vector_i_92_n_0),
        .I4(vector_i_93_n_0),
        .I5(vector_i_9_1),
        .O(vector_i_55_n_0));
  LUT6 #(
    .INIT(64'hC200C2C202000202)) 
    vector_i_58
       (.I0(vector_i_10_0),
        .I1(\vec_rsc_0_7_adr[6] [1]),
        .I2(\vec_rsc_0_7_adr[6] [0]),
        .I3(vector_i_92_n_0),
        .I4(vector_i_93_n_0),
        .I5(vector_i_10_1),
        .O(vector_i_58_n_0));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    vector_i_6
       (.I0(DSP_A_B_DATA_INST_29),
        .I1(vector_i_40_n_0),
        .I2(DSP_A_B_DATA_INST_30),
        .I3(vector_i_42_n_0),
        .I4(vector_i_46_n_0),
        .O(MUX1HOT_v_32_4_2_return5_out[15]));
  LUT6 #(
    .INIT(64'hC200C2C202000202)) 
    vector_i_61
       (.I0(vector_i_11_0),
        .I1(\vec_rsc_0_7_adr[6] [1]),
        .I2(\vec_rsc_0_7_adr[6] [0]),
        .I3(vector_i_92_n_0),
        .I4(vector_i_93_n_0),
        .I5(vector_i_11_1),
        .O(vector_i_61_n_0));
  LUT6 #(
    .INIT(64'hC200C2C202000202)) 
    vector_i_64
       (.I0(vector_i_12_0),
        .I1(\vec_rsc_0_7_adr[6] [1]),
        .I2(\vec_rsc_0_7_adr[6] [0]),
        .I3(vector_i_92_n_0),
        .I4(vector_i_93_n_0),
        .I5(vector_i_12_1),
        .O(vector_i_64_n_0));
  LUT6 #(
    .INIT(64'hC200C2C202000202)) 
    vector_i_67
       (.I0(vector_i_13_0),
        .I1(\vec_rsc_0_7_adr[6] [1]),
        .I2(\vec_rsc_0_7_adr[6] [0]),
        .I3(vector_i_92_n_0),
        .I4(vector_i_93_n_0),
        .I5(vector_i_13_1),
        .O(vector_i_67_n_0));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    vector_i_7
       (.I0(DSP_A_B_DATA_INST_27),
        .I1(vector_i_40_n_0),
        .I2(DSP_A_B_DATA_INST_28),
        .I3(vector_i_42_n_0),
        .I4(vector_i_49_n_0),
        .O(MUX1HOT_v_32_4_2_return5_out[14]));
  LUT6 #(
    .INIT(64'hC200C2C202000202)) 
    vector_i_70
       (.I0(vector_i_14_0),
        .I1(\vec_rsc_0_7_adr[6] [1]),
        .I2(\vec_rsc_0_7_adr[6] [0]),
        .I3(vector_i_92_n_0),
        .I4(vector_i_93_n_0),
        .I5(vector_i_14_1),
        .O(vector_i_70_n_0));
  LUT6 #(
    .INIT(64'hC200C2C202000202)) 
    vector_i_73
       (.I0(vector_i_15_0),
        .I1(\vec_rsc_0_7_adr[6] [1]),
        .I2(\vec_rsc_0_7_adr[6] [0]),
        .I3(vector_i_92_n_0),
        .I4(vector_i_93_n_0),
        .I5(vector_i_15_1),
        .O(vector_i_73_n_0));
  LUT6 #(
    .INIT(64'hC200C2C202000202)) 
    vector_i_76
       (.I0(vector_i_16_0),
        .I1(\vec_rsc_0_7_adr[6] [1]),
        .I2(\vec_rsc_0_7_adr[6] [0]),
        .I3(vector_i_92_n_0),
        .I4(vector_i_93_n_0),
        .I5(vector_i_16_1),
        .O(vector_i_76_n_0));
  LUT6 #(
    .INIT(64'hC200C2C202000202)) 
    vector_i_79
       (.I0(vector_i_17_0),
        .I1(\vec_rsc_0_7_adr[6] [1]),
        .I2(\vec_rsc_0_7_adr[6] [0]),
        .I3(vector_i_92_n_0),
        .I4(vector_i_93_n_0),
        .I5(vector_i_17_1),
        .O(vector_i_79_n_0));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    vector_i_8
       (.I0(DSP_A_B_DATA_INST_25),
        .I1(vector_i_40_n_0),
        .I2(DSP_A_B_DATA_INST_26),
        .I3(vector_i_42_n_0),
        .I4(vector_i_52_n_0),
        .O(MUX1HOT_v_32_4_2_return5_out[13]));
  LUT6 #(
    .INIT(64'hC200C2C202000202)) 
    vector_i_82
       (.I0(vector_i_18_0),
        .I1(\vec_rsc_0_7_adr[6] [1]),
        .I2(\vec_rsc_0_7_adr[6] [0]),
        .I3(vector_i_92_n_0),
        .I4(vector_i_93_n_0),
        .I5(vector_i_18_1),
        .O(vector_i_82_n_0));
  LUT6 #(
    .INIT(64'hC200C2C202000202)) 
    vector_i_85
       (.I0(vector_i_19_0),
        .I1(\vec_rsc_0_7_adr[6] [1]),
        .I2(\vec_rsc_0_7_adr[6] [0]),
        .I3(vector_i_92_n_0),
        .I4(vector_i_93_n_0),
        .I5(vector_i_19_1),
        .O(vector_i_85_n_0));
  LUT6 #(
    .INIT(64'hC200C2C202000202)) 
    vector_i_88
       (.I0(vector_i_20_0),
        .I1(\vec_rsc_0_7_adr[6] [1]),
        .I2(\vec_rsc_0_7_adr[6] [0]),
        .I3(vector_i_92_n_0),
        .I4(vector_i_93_n_0),
        .I5(vector_i_20_1),
        .O(vector_i_88_n_0));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    vector_i_9
       (.I0(DSP_A_B_DATA_INST_23),
        .I1(vector_i_40_n_0),
        .I2(DSP_A_B_DATA_INST_24),
        .I3(vector_i_42_n_0),
        .I4(vector_i_55_n_0),
        .O(MUX1HOT_v_32_4_2_return5_out[12]));
  LUT6 #(
    .INIT(64'hC200C2C202000202)) 
    vector_i_91
       (.I0(vector_i_21_0),
        .I1(\vec_rsc_0_7_adr[6] [1]),
        .I2(\vec_rsc_0_7_adr[6] [0]),
        .I3(vector_i_92_n_0),
        .I4(vector_i_93_n_0),
        .I5(vector_i_21_1),
        .O(vector_i_91_n_0));
  LUT3 #(
    .INIT(8'hFE)) 
    vector_i_92
       (.I0(\FSM_onehot_state_var_reg_n_0_[14] ),
        .I1(sel5_in),
        .I2(p_0_in1_in),
        .O(vector_i_92_n_0));
  LUT6 #(
    .INIT(64'hAAAA0000AA8A0000)) 
    vector_i_93
       (.I0(vector_i_128_n_0),
        .I1(or_61_rmff),
        .I2(vector_i_129_n_0),
        .I3(\FSM_onehot_state_var_reg_n_0_[14] ),
        .I4(reg_run_rsci_oswt_cse_i_3_n_0),
        .I5(reg_run_rsci_oswt_cse_i_4_n_0),
        .O(vector_i_93_n_0));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    z_mul_cmp_z_oreg_reg_i_1
       (.I0(DSP_A_B_DATA_INST_125),
        .I1(vector_i_40_n_0),
        .I2(DSP_A_B_DATA_INST_126),
        .I3(vector_i_42_n_0),
        .I4(z_mul_cmp_z_oreg_reg_i_18_n_0),
        .O(MUX1HOT_v_32_4_2_return[31]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    z_mul_cmp_z_oreg_reg_i_10
       (.I0(DSP_A_B_DATA_INST_107),
        .I1(vector_i_40_n_0),
        .I2(DSP_A_B_DATA_INST_108),
        .I3(vector_i_42_n_0),
        .I4(z_mul_cmp_z_oreg_reg_i_45_n_0),
        .O(MUX1HOT_v_32_4_2_return[22]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    z_mul_cmp_z_oreg_reg_i_11
       (.I0(DSP_A_B_DATA_INST_105),
        .I1(vector_i_40_n_0),
        .I2(DSP_A_B_DATA_INST_106),
        .I3(vector_i_42_n_0),
        .I4(z_mul_cmp_z_oreg_reg_i_48_n_0),
        .O(MUX1HOT_v_32_4_2_return[21]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    z_mul_cmp_z_oreg_reg_i_12
       (.I0(DSP_A_B_DATA_INST_103),
        .I1(vector_i_40_n_0),
        .I2(DSP_A_B_DATA_INST_104),
        .I3(vector_i_42_n_0),
        .I4(z_mul_cmp_z_oreg_reg_i_51_n_0),
        .O(MUX1HOT_v_32_4_2_return[20]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    z_mul_cmp_z_oreg_reg_i_13
       (.I0(DSP_A_B_DATA_INST_101),
        .I1(vector_i_40_n_0),
        .I2(DSP_A_B_DATA_INST_102),
        .I3(vector_i_42_n_0),
        .I4(z_mul_cmp_z_oreg_reg_i_54_n_0),
        .O(MUX1HOT_v_32_4_2_return[19]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    z_mul_cmp_z_oreg_reg_i_14
       (.I0(DSP_A_B_DATA_INST_99),
        .I1(vector_i_40_n_0),
        .I2(DSP_A_B_DATA_INST_100),
        .I3(vector_i_42_n_0),
        .I4(z_mul_cmp_z_oreg_reg_i_57_n_0),
        .O(MUX1HOT_v_32_4_2_return[18]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    z_mul_cmp_z_oreg_reg_i_15
       (.I0(DSP_A_B_DATA_INST_97),
        .I1(vector_i_40_n_0),
        .I2(DSP_A_B_DATA_INST_98),
        .I3(vector_i_42_n_0),
        .I4(z_mul_cmp_z_oreg_reg_i_60_n_0),
        .O(MUX1HOT_v_32_4_2_return[17]));
  LUT6 #(
    .INIT(64'hC200C2C202000202)) 
    z_mul_cmp_z_oreg_reg_i_18
       (.I0(z_mul_cmp_z_oreg_reg_i_1_0),
        .I1(\vec_rsc_0_7_adr[6] [1]),
        .I2(\vec_rsc_0_7_adr[6] [0]),
        .I3(vector_i_92_n_0),
        .I4(vector_i_93_n_0),
        .I5(z_mul_cmp_z_oreg_reg_i_1_1),
        .O(z_mul_cmp_z_oreg_reg_i_18_n_0));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    z_mul_cmp_z_oreg_reg_i_2
       (.I0(DSP_A_B_DATA_INST_123),
        .I1(vector_i_40_n_0),
        .I2(DSP_A_B_DATA_INST_124),
        .I3(vector_i_42_n_0),
        .I4(z_mul_cmp_z_oreg_reg_i_21_n_0),
        .O(MUX1HOT_v_32_4_2_return[30]));
  LUT6 #(
    .INIT(64'hC200C2C202000202)) 
    z_mul_cmp_z_oreg_reg_i_21
       (.I0(z_mul_cmp_z_oreg_reg_i_2_0),
        .I1(\vec_rsc_0_7_adr[6] [1]),
        .I2(\vec_rsc_0_7_adr[6] [0]),
        .I3(vector_i_92_n_0),
        .I4(vector_i_93_n_0),
        .I5(z_mul_cmp_z_oreg_reg_i_2_1),
        .O(z_mul_cmp_z_oreg_reg_i_21_n_0));
  LUT6 #(
    .INIT(64'hC200C2C202000202)) 
    z_mul_cmp_z_oreg_reg_i_24
       (.I0(z_mul_cmp_z_oreg_reg_i_3_0),
        .I1(\vec_rsc_0_7_adr[6] [1]),
        .I2(\vec_rsc_0_7_adr[6] [0]),
        .I3(vector_i_92_n_0),
        .I4(vector_i_93_n_0),
        .I5(z_mul_cmp_z_oreg_reg_i_3_1),
        .O(z_mul_cmp_z_oreg_reg_i_24_n_0));
  LUT6 #(
    .INIT(64'hC200C2C202000202)) 
    z_mul_cmp_z_oreg_reg_i_27
       (.I0(z_mul_cmp_z_oreg_reg_i_4_0),
        .I1(\vec_rsc_0_7_adr[6] [1]),
        .I2(\vec_rsc_0_7_adr[6] [0]),
        .I3(vector_i_92_n_0),
        .I4(vector_i_93_n_0),
        .I5(z_mul_cmp_z_oreg_reg_i_4_1),
        .O(z_mul_cmp_z_oreg_reg_i_27_n_0));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    z_mul_cmp_z_oreg_reg_i_3
       (.I0(DSP_A_B_DATA_INST_121),
        .I1(vector_i_40_n_0),
        .I2(DSP_A_B_DATA_INST_122),
        .I3(vector_i_42_n_0),
        .I4(z_mul_cmp_z_oreg_reg_i_24_n_0),
        .O(MUX1HOT_v_32_4_2_return[29]));
  LUT6 #(
    .INIT(64'hC200C2C202000202)) 
    z_mul_cmp_z_oreg_reg_i_30
       (.I0(z_mul_cmp_z_oreg_reg_i_5_0),
        .I1(\vec_rsc_0_7_adr[6] [1]),
        .I2(\vec_rsc_0_7_adr[6] [0]),
        .I3(vector_i_92_n_0),
        .I4(vector_i_93_n_0),
        .I5(z_mul_cmp_z_oreg_reg_i_5_1),
        .O(z_mul_cmp_z_oreg_reg_i_30_n_0));
  LUT6 #(
    .INIT(64'hC200C2C202000202)) 
    z_mul_cmp_z_oreg_reg_i_33
       (.I0(z_mul_cmp_z_oreg_reg_i_6_0),
        .I1(\vec_rsc_0_7_adr[6] [1]),
        .I2(\vec_rsc_0_7_adr[6] [0]),
        .I3(vector_i_92_n_0),
        .I4(vector_i_93_n_0),
        .I5(z_mul_cmp_z_oreg_reg_i_6_1),
        .O(z_mul_cmp_z_oreg_reg_i_33_n_0));
  LUT6 #(
    .INIT(64'hC200C2C202000202)) 
    z_mul_cmp_z_oreg_reg_i_36
       (.I0(z_mul_cmp_z_oreg_reg_i_7_0),
        .I1(\vec_rsc_0_7_adr[6] [1]),
        .I2(\vec_rsc_0_7_adr[6] [0]),
        .I3(vector_i_92_n_0),
        .I4(vector_i_93_n_0),
        .I5(z_mul_cmp_z_oreg_reg_i_7_1),
        .O(z_mul_cmp_z_oreg_reg_i_36_n_0));
  LUT6 #(
    .INIT(64'hC200C2C202000202)) 
    z_mul_cmp_z_oreg_reg_i_39
       (.I0(z_mul_cmp_z_oreg_reg_i_8_0),
        .I1(\vec_rsc_0_7_adr[6] [1]),
        .I2(\vec_rsc_0_7_adr[6] [0]),
        .I3(vector_i_92_n_0),
        .I4(vector_i_93_n_0),
        .I5(z_mul_cmp_z_oreg_reg_i_8_1),
        .O(z_mul_cmp_z_oreg_reg_i_39_n_0));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    z_mul_cmp_z_oreg_reg_i_4
       (.I0(DSP_A_B_DATA_INST_119),
        .I1(vector_i_40_n_0),
        .I2(DSP_A_B_DATA_INST_120),
        .I3(vector_i_42_n_0),
        .I4(z_mul_cmp_z_oreg_reg_i_27_n_0),
        .O(MUX1HOT_v_32_4_2_return[28]));
  LUT6 #(
    .INIT(64'hC200C2C202000202)) 
    z_mul_cmp_z_oreg_reg_i_42
       (.I0(z_mul_cmp_z_oreg_reg_i_9_0),
        .I1(\vec_rsc_0_7_adr[6] [1]),
        .I2(\vec_rsc_0_7_adr[6] [0]),
        .I3(vector_i_92_n_0),
        .I4(vector_i_93_n_0),
        .I5(z_mul_cmp_z_oreg_reg_i_9_1),
        .O(z_mul_cmp_z_oreg_reg_i_42_n_0));
  LUT6 #(
    .INIT(64'hC200C2C202000202)) 
    z_mul_cmp_z_oreg_reg_i_45
       (.I0(z_mul_cmp_z_oreg_reg_i_10_0),
        .I1(\vec_rsc_0_7_adr[6] [1]),
        .I2(\vec_rsc_0_7_adr[6] [0]),
        .I3(vector_i_92_n_0),
        .I4(vector_i_93_n_0),
        .I5(z_mul_cmp_z_oreg_reg_i_10_1),
        .O(z_mul_cmp_z_oreg_reg_i_45_n_0));
  LUT6 #(
    .INIT(64'hC200C2C202000202)) 
    z_mul_cmp_z_oreg_reg_i_48
       (.I0(z_mul_cmp_z_oreg_reg_i_11_0),
        .I1(\vec_rsc_0_7_adr[6] [1]),
        .I2(\vec_rsc_0_7_adr[6] [0]),
        .I3(vector_i_92_n_0),
        .I4(vector_i_93_n_0),
        .I5(z_mul_cmp_z_oreg_reg_i_11_1),
        .O(z_mul_cmp_z_oreg_reg_i_48_n_0));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    z_mul_cmp_z_oreg_reg_i_5
       (.I0(DSP_A_B_DATA_INST_117),
        .I1(vector_i_40_n_0),
        .I2(DSP_A_B_DATA_INST_118),
        .I3(vector_i_42_n_0),
        .I4(z_mul_cmp_z_oreg_reg_i_30_n_0),
        .O(MUX1HOT_v_32_4_2_return[27]));
  LUT6 #(
    .INIT(64'hC200C2C202000202)) 
    z_mul_cmp_z_oreg_reg_i_51
       (.I0(z_mul_cmp_z_oreg_reg_i_12_0),
        .I1(\vec_rsc_0_7_adr[6] [1]),
        .I2(\vec_rsc_0_7_adr[6] [0]),
        .I3(vector_i_92_n_0),
        .I4(vector_i_93_n_0),
        .I5(z_mul_cmp_z_oreg_reg_i_12_1),
        .O(z_mul_cmp_z_oreg_reg_i_51_n_0));
  LUT6 #(
    .INIT(64'hC200C2C202000202)) 
    z_mul_cmp_z_oreg_reg_i_54
       (.I0(z_mul_cmp_z_oreg_reg_i_13_0),
        .I1(\vec_rsc_0_7_adr[6] [1]),
        .I2(\vec_rsc_0_7_adr[6] [0]),
        .I3(vector_i_92_n_0),
        .I4(vector_i_93_n_0),
        .I5(z_mul_cmp_z_oreg_reg_i_13_1),
        .O(z_mul_cmp_z_oreg_reg_i_54_n_0));
  LUT6 #(
    .INIT(64'hC200C2C202000202)) 
    z_mul_cmp_z_oreg_reg_i_57
       (.I0(z_mul_cmp_z_oreg_reg_i_14_0),
        .I1(\vec_rsc_0_7_adr[6] [1]),
        .I2(\vec_rsc_0_7_adr[6] [0]),
        .I3(vector_i_92_n_0),
        .I4(vector_i_93_n_0),
        .I5(z_mul_cmp_z_oreg_reg_i_14_1),
        .O(z_mul_cmp_z_oreg_reg_i_57_n_0));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    z_mul_cmp_z_oreg_reg_i_6
       (.I0(DSP_A_B_DATA_INST_115),
        .I1(vector_i_40_n_0),
        .I2(DSP_A_B_DATA_INST_116),
        .I3(vector_i_42_n_0),
        .I4(z_mul_cmp_z_oreg_reg_i_33_n_0),
        .O(MUX1HOT_v_32_4_2_return[26]));
  LUT6 #(
    .INIT(64'hC200C2C202000202)) 
    z_mul_cmp_z_oreg_reg_i_60
       (.I0(z_mul_cmp_z_oreg_reg_i_15_0),
        .I1(\vec_rsc_0_7_adr[6] [1]),
        .I2(\vec_rsc_0_7_adr[6] [0]),
        .I3(vector_i_92_n_0),
        .I4(vector_i_93_n_0),
        .I5(z_mul_cmp_z_oreg_reg_i_15_1),
        .O(z_mul_cmp_z_oreg_reg_i_60_n_0));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    z_mul_cmp_z_oreg_reg_i_7
       (.I0(DSP_A_B_DATA_INST_113),
        .I1(vector_i_40_n_0),
        .I2(DSP_A_B_DATA_INST_114),
        .I3(vector_i_42_n_0),
        .I4(z_mul_cmp_z_oreg_reg_i_36_n_0),
        .O(MUX1HOT_v_32_4_2_return[25]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    z_mul_cmp_z_oreg_reg_i_8
       (.I0(DSP_A_B_DATA_INST_111),
        .I1(vector_i_40_n_0),
        .I2(DSP_A_B_DATA_INST_112),
        .I3(vector_i_42_n_0),
        .I4(z_mul_cmp_z_oreg_reg_i_39_n_0),
        .O(MUX1HOT_v_32_4_2_return[24]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    z_mul_cmp_z_oreg_reg_i_9
       (.I0(DSP_A_B_DATA_INST_109),
        .I1(vector_i_40_n_0),
        .I2(DSP_A_B_DATA_INST_110),
        .I3(vector_i_42_n_0),
        .I4(z_mul_cmp_z_oreg_reg_i_42_n_0),
        .O(MUX1HOT_v_32_4_2_return[23]));
endmodule

(* ORIG_REF_NAME = "inPlaceNTT_DIF_precomp_core_run_rsci" *) 
module Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_run_rsci
   (run_rsci_bcwt,
    run_rsci_vdin_bfwt,
    run_rsci_vdin_bfwt_reg,
    rst,
    run_rsci_bcwt_reg,
    clk,
    run_rsci_vdin_bfwt_reg_0,
    run_rsc_vzin);
  output run_rsci_bcwt;
  output run_rsci_vdin_bfwt;
  output run_rsci_vdin_bfwt_reg;
  input rst;
  input run_rsci_bcwt_reg;
  input clk;
  input run_rsci_vdin_bfwt_reg_0;
  input run_rsc_vzin;

  wire clk;
  wire rst;
  wire run_rsc_vzin;
  wire run_rsci_bcwt;
  wire run_rsci_bcwt_reg;
  wire run_rsci_vdin_bfwt;
  wire run_rsci_vdin_bfwt_reg;
  wire run_rsci_vdin_bfwt_reg_0;

  Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_run_rsci_run_wait_dp inPlaceNTT_DIF_precomp_core_run_rsci_run_wait_dp_inst
       (.clk(clk),
        .rst(rst),
        .run_rsc_vzin(run_rsc_vzin),
        .run_rsci_bcwt(run_rsci_bcwt),
        .run_rsci_bcwt_reg_0(run_rsci_bcwt_reg),
        .run_rsci_vdin_bfwt(run_rsci_vdin_bfwt),
        .run_rsci_vdin_bfwt_reg_0(run_rsci_vdin_bfwt_reg),
        .run_rsci_vdin_bfwt_reg_1(run_rsci_vdin_bfwt_reg_0));
endmodule

(* ORIG_REF_NAME = "inPlaceNTT_DIF_precomp_core_run_rsci_run_wait_dp" *) 
module Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_run_rsci_run_wait_dp
   (run_rsci_bcwt,
    run_rsci_vdin_bfwt,
    run_rsci_vdin_bfwt_reg_0,
    rst,
    run_rsci_bcwt_reg_0,
    clk,
    run_rsci_vdin_bfwt_reg_1,
    run_rsc_vzin);
  output run_rsci_bcwt;
  output run_rsci_vdin_bfwt;
  output run_rsci_vdin_bfwt_reg_0;
  input rst;
  input run_rsci_bcwt_reg_0;
  input clk;
  input run_rsci_vdin_bfwt_reg_1;
  input run_rsc_vzin;

  wire clk;
  wire rst;
  wire run_rsc_vzin;
  wire run_rsci_bcwt;
  wire run_rsci_bcwt_reg_0;
  wire run_rsci_vdin_bfwt;
  wire run_rsci_vdin_bfwt_reg_0;
  wire run_rsci_vdin_bfwt_reg_1;

  LUT3 #(
    .INIT(8'hB8)) 
    VEC_LOOP_VEC_LOOP_and_11_itm_i_2
       (.I0(run_rsci_vdin_bfwt),
        .I1(run_rsci_bcwt),
        .I2(run_rsc_vzin),
        .O(run_rsci_vdin_bfwt_reg_0));
  FDRE run_rsci_bcwt_reg
       (.C(clk),
        .CE(1'b1),
        .D(run_rsci_bcwt_reg_0),
        .Q(run_rsci_bcwt),
        .R(rst));
  FDRE run_rsci_vdin_bfwt_reg
       (.C(clk),
        .CE(1'b1),
        .D(run_rsci_vdin_bfwt_reg_1),
        .Q(run_rsci_vdin_bfwt),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "inPlaceNTT_DIF_precomp_core_staller" *) 
module Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_staller
   (core_wten_reg_reg_0,
    core_wten_iff,
    reg_complete_rsci_oswt_cse_reg,
    reg_complete_rsci_oswt_cse_reg_0,
    reg_complete_rsci_oswt_cse_reg_1,
    reg_complete_rsci_oswt_cse_reg_2,
    reg_complete_rsci_oswt_cse_reg_3,
    reg_complete_rsci_oswt_cse_reg_4,
    reg_complete_rsci_oswt_cse_reg_5,
    reg_complete_rsci_oswt_cse_reg_6,
    reg_complete_rsci_oswt_cse_reg_7,
    reg_complete_rsci_oswt_cse_reg_8,
    reg_complete_rsci_oswt_cse_reg_9,
    reg_complete_rsci_oswt_cse_reg_10,
    reg_complete_rsci_oswt_cse_reg_11,
    reg_complete_rsci_oswt_cse_reg_12,
    reg_complete_rsci_oswt_cse_reg_13,
    reg_complete_rsci_oswt_cse_reg_14,
    reg_complete_rsci_oswt_cse_reg_15,
    vec_rsc_triosy_0_0_lz,
    E,
    reg_twiddle_rsc_0_1_i_oswt_cse_reg,
    reg_twiddle_rsc_0_0_i_oswt_cse_reg,
    reg_twiddle_rsc_0_3_i_oswt_cse_reg,
    run_rsc_lzin,
    reg_vec_rsc_0_0_i_oswt_cse_reg,
    reg_vec_rsc_0_1_i_oswt_cse_reg,
    reg_vec_rsc_0_2_i_oswt_cse_reg,
    reg_vec_rsc_0_3_i_oswt_cse_reg,
    reg_vec_rsc_0_4_i_oswt_cse_reg,
    reg_vec_rsc_0_5_i_oswt_cse_reg,
    reg_vec_rsc_0_6_i_oswt_cse_reg,
    reg_vec_rsc_0_7_i_oswt_cse_reg,
    rst,
    clk,
    run_rsci_bcwt_reg,
    complete_rsc_vzout,
    reg_run_rsci_oswt_cse,
    run_rsci_bcwt,
    reg_vec_rsc_0_0_i_oswt_cse,
    vec_rsc_0_0_i_bcwt,
    reg_vec_rsc_0_1_i_oswt_cse,
    vec_rsc_0_1_i_bcwt,
    reg_vec_rsc_0_2_i_oswt_cse,
    vec_rsc_0_2_i_bcwt,
    reg_vec_rsc_0_3_i_oswt_cse,
    vec_rsc_0_3_i_bcwt,
    reg_vec_rsc_0_4_i_oswt_cse,
    vec_rsc_0_4_i_bcwt,
    reg_vec_rsc_0_5_i_oswt_cse,
    vec_rsc_0_5_i_bcwt,
    reg_vec_rsc_0_6_i_oswt_cse,
    vec_rsc_0_6_i_bcwt,
    reg_vec_rsc_0_7_i_oswt_cse,
    vec_rsc_0_7_i_bcwt,
    reg_twiddle_rsc_0_0_i_oswt_cse,
    twiddle_h_rsc_0_0_i_bcwt,
    twiddle_rsc_0_0_i_bcwt,
    reg_twiddle_rsc_0_1_i_oswt_cse,
    twiddle_h_rsc_0_1_i_bcwt,
    twiddle_rsc_0_1_i_bcwt,
    reg_twiddle_rsc_0_2_i_oswt_cse,
    twiddle_h_rsc_0_2_i_bcwt,
    twiddle_rsc_0_2_i_bcwt,
    reg_twiddle_rsc_0_3_i_oswt_cse,
    twiddle_h_rsc_0_3_i_bcwt,
    twiddle_rsc_0_3_i_bcwt,
    reg_vec_rsc_triosy_0_7_obj_iswt0_cse);
  output core_wten_reg_reg_0;
  output core_wten_iff;
  output reg_complete_rsci_oswt_cse_reg;
  output reg_complete_rsci_oswt_cse_reg_0;
  output reg_complete_rsci_oswt_cse_reg_1;
  output reg_complete_rsci_oswt_cse_reg_2;
  output reg_complete_rsci_oswt_cse_reg_3;
  output reg_complete_rsci_oswt_cse_reg_4;
  output reg_complete_rsci_oswt_cse_reg_5;
  output reg_complete_rsci_oswt_cse_reg_6;
  output reg_complete_rsci_oswt_cse_reg_7;
  output reg_complete_rsci_oswt_cse_reg_8;
  output reg_complete_rsci_oswt_cse_reg_9;
  output reg_complete_rsci_oswt_cse_reg_10;
  output reg_complete_rsci_oswt_cse_reg_11;
  output reg_complete_rsci_oswt_cse_reg_12;
  output reg_complete_rsci_oswt_cse_reg_13;
  output reg_complete_rsci_oswt_cse_reg_14;
  output reg_complete_rsci_oswt_cse_reg_15;
  output vec_rsc_triosy_0_0_lz;
  output [0:0]E;
  output [0:0]reg_twiddle_rsc_0_1_i_oswt_cse_reg;
  output [0:0]reg_twiddle_rsc_0_0_i_oswt_cse_reg;
  output [0:0]reg_twiddle_rsc_0_3_i_oswt_cse_reg;
  output run_rsc_lzin;
  output [0:0]reg_vec_rsc_0_0_i_oswt_cse_reg;
  output [0:0]reg_vec_rsc_0_1_i_oswt_cse_reg;
  output [0:0]reg_vec_rsc_0_2_i_oswt_cse_reg;
  output [0:0]reg_vec_rsc_0_3_i_oswt_cse_reg;
  output [0:0]reg_vec_rsc_0_4_i_oswt_cse_reg;
  output [0:0]reg_vec_rsc_0_5_i_oswt_cse_reg;
  output [0:0]reg_vec_rsc_0_6_i_oswt_cse_reg;
  output [0:0]reg_vec_rsc_0_7_i_oswt_cse_reg;
  input rst;
  input clk;
  input run_rsci_bcwt_reg;
  input complete_rsc_vzout;
  input reg_run_rsci_oswt_cse;
  input run_rsci_bcwt;
  input reg_vec_rsc_0_0_i_oswt_cse;
  input vec_rsc_0_0_i_bcwt;
  input reg_vec_rsc_0_1_i_oswt_cse;
  input vec_rsc_0_1_i_bcwt;
  input reg_vec_rsc_0_2_i_oswt_cse;
  input vec_rsc_0_2_i_bcwt;
  input reg_vec_rsc_0_3_i_oswt_cse;
  input vec_rsc_0_3_i_bcwt;
  input reg_vec_rsc_0_4_i_oswt_cse;
  input vec_rsc_0_4_i_bcwt;
  input reg_vec_rsc_0_5_i_oswt_cse;
  input vec_rsc_0_5_i_bcwt;
  input reg_vec_rsc_0_6_i_oswt_cse;
  input vec_rsc_0_6_i_bcwt;
  input reg_vec_rsc_0_7_i_oswt_cse;
  input vec_rsc_0_7_i_bcwt;
  input reg_twiddle_rsc_0_0_i_oswt_cse;
  input twiddle_h_rsc_0_0_i_bcwt;
  input twiddle_rsc_0_0_i_bcwt;
  input reg_twiddle_rsc_0_1_i_oswt_cse;
  input twiddle_h_rsc_0_1_i_bcwt;
  input twiddle_rsc_0_1_i_bcwt;
  input reg_twiddle_rsc_0_2_i_oswt_cse;
  input twiddle_h_rsc_0_2_i_bcwt;
  input twiddle_rsc_0_2_i_bcwt;
  input reg_twiddle_rsc_0_3_i_oswt_cse;
  input twiddle_h_rsc_0_3_i_bcwt;
  input twiddle_rsc_0_3_i_bcwt;
  input reg_vec_rsc_triosy_0_7_obj_iswt0_cse;

  wire [0:0]E;
  wire clk;
  wire complete_rsc_vzout;
  wire core_wten_iff;
  wire core_wten_reg_reg_0;
  wire reg_complete_rsci_oswt_cse_reg;
  wire reg_complete_rsci_oswt_cse_reg_0;
  wire reg_complete_rsci_oswt_cse_reg_1;
  wire reg_complete_rsci_oswt_cse_reg_10;
  wire reg_complete_rsci_oswt_cse_reg_11;
  wire reg_complete_rsci_oswt_cse_reg_12;
  wire reg_complete_rsci_oswt_cse_reg_13;
  wire reg_complete_rsci_oswt_cse_reg_14;
  wire reg_complete_rsci_oswt_cse_reg_15;
  wire reg_complete_rsci_oswt_cse_reg_2;
  wire reg_complete_rsci_oswt_cse_reg_3;
  wire reg_complete_rsci_oswt_cse_reg_4;
  wire reg_complete_rsci_oswt_cse_reg_5;
  wire reg_complete_rsci_oswt_cse_reg_6;
  wire reg_complete_rsci_oswt_cse_reg_7;
  wire reg_complete_rsci_oswt_cse_reg_8;
  wire reg_complete_rsci_oswt_cse_reg_9;
  wire reg_run_rsci_oswt_cse;
  wire reg_twiddle_rsc_0_0_i_oswt_cse;
  wire [0:0]reg_twiddle_rsc_0_0_i_oswt_cse_reg;
  wire reg_twiddle_rsc_0_1_i_oswt_cse;
  wire [0:0]reg_twiddle_rsc_0_1_i_oswt_cse_reg;
  wire reg_twiddle_rsc_0_2_i_oswt_cse;
  wire reg_twiddle_rsc_0_3_i_oswt_cse;
  wire [0:0]reg_twiddle_rsc_0_3_i_oswt_cse_reg;
  wire reg_vec_rsc_0_0_i_oswt_cse;
  wire [0:0]reg_vec_rsc_0_0_i_oswt_cse_reg;
  wire reg_vec_rsc_0_1_i_oswt_cse;
  wire [0:0]reg_vec_rsc_0_1_i_oswt_cse_reg;
  wire reg_vec_rsc_0_2_i_oswt_cse;
  wire [0:0]reg_vec_rsc_0_2_i_oswt_cse_reg;
  wire reg_vec_rsc_0_3_i_oswt_cse;
  wire [0:0]reg_vec_rsc_0_3_i_oswt_cse_reg;
  wire reg_vec_rsc_0_4_i_oswt_cse;
  wire [0:0]reg_vec_rsc_0_4_i_oswt_cse_reg;
  wire reg_vec_rsc_0_5_i_oswt_cse;
  wire [0:0]reg_vec_rsc_0_5_i_oswt_cse_reg;
  wire reg_vec_rsc_0_6_i_oswt_cse;
  wire [0:0]reg_vec_rsc_0_6_i_oswt_cse_reg;
  wire reg_vec_rsc_0_7_i_oswt_cse;
  wire [0:0]reg_vec_rsc_0_7_i_oswt_cse_reg;
  wire reg_vec_rsc_triosy_0_7_obj_iswt0_cse;
  wire rst;
  wire run_rsc_lzin;
  wire run_rsci_bcwt;
  wire run_rsci_bcwt_reg;
  wire twiddle_h_rsc_0_0_i_bcwt;
  wire twiddle_h_rsc_0_1_i_bcwt;
  wire twiddle_h_rsc_0_2_i_bcwt;
  wire twiddle_h_rsc_0_3_i_bcwt;
  wire twiddle_rsc_0_0_i_bcwt;
  wire twiddle_rsc_0_1_i_bcwt;
  wire twiddle_rsc_0_2_i_bcwt;
  wire twiddle_rsc_0_3_i_bcwt;
  wire vec_rsc_0_0_i_bcwt;
  wire vec_rsc_0_1_i_bcwt;
  wire vec_rsc_0_2_i_bcwt;
  wire vec_rsc_0_3_i_bcwt;
  wire vec_rsc_0_4_i_bcwt;
  wire vec_rsc_0_5_i_bcwt;
  wire vec_rsc_0_6_i_bcwt;
  wire vec_rsc_0_7_i_bcwt;
  wire vec_rsc_triosy_0_0_lz;

  FDRE core_wten_reg_reg
       (.C(clk),
        .CE(1'b1),
        .D(core_wten_iff),
        .Q(core_wten_reg_reg_0),
        .R(rst));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT2 #(
    .INIT(4'h2)) 
    run_rsc_lzin_INST_0
       (.I0(reg_run_rsci_oswt_cse),
        .I1(core_wten_reg_reg_0),
        .O(run_rsc_lzin));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT5 #(
    .INIT(32'h2F2F0020)) 
    run_rsci_bcwt_i_1
       (.I0(run_rsci_bcwt_reg),
        .I1(complete_rsc_vzout),
        .I2(reg_run_rsci_oswt_cse),
        .I3(core_wten_reg_reg_0),
        .I4(run_rsci_bcwt),
        .O(reg_complete_rsci_oswt_cse_reg));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT5 #(
    .INIT(32'h2F2F0020)) 
    twiddle_h_rsc_0_0_i_bcwt_i_1
       (.I0(run_rsci_bcwt_reg),
        .I1(complete_rsc_vzout),
        .I2(reg_twiddle_rsc_0_0_i_oswt_cse),
        .I3(core_wten_reg_reg_0),
        .I4(twiddle_h_rsc_0_0_i_bcwt),
        .O(reg_complete_rsci_oswt_cse_reg_8));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT5 #(
    .INIT(32'h2F2F0020)) 
    twiddle_h_rsc_0_1_i_bcwt_i_1
       (.I0(run_rsci_bcwt_reg),
        .I1(complete_rsc_vzout),
        .I2(reg_twiddle_rsc_0_1_i_oswt_cse),
        .I3(core_wten_reg_reg_0),
        .I4(twiddle_h_rsc_0_1_i_bcwt),
        .O(reg_complete_rsci_oswt_cse_reg_10));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT5 #(
    .INIT(32'h2F2F0020)) 
    twiddle_h_rsc_0_2_i_bcwt_i_1
       (.I0(run_rsci_bcwt_reg),
        .I1(complete_rsc_vzout),
        .I2(reg_twiddle_rsc_0_2_i_oswt_cse),
        .I3(core_wten_reg_reg_0),
        .I4(twiddle_h_rsc_0_2_i_bcwt),
        .O(reg_complete_rsci_oswt_cse_reg_12));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT5 #(
    .INIT(32'h2F2F0020)) 
    twiddle_h_rsc_0_3_i_bcwt_i_1
       (.I0(run_rsci_bcwt_reg),
        .I1(complete_rsc_vzout),
        .I2(reg_twiddle_rsc_0_3_i_oswt_cse),
        .I3(core_wten_reg_reg_0),
        .I4(twiddle_h_rsc_0_3_i_bcwt),
        .O(reg_complete_rsci_oswt_cse_reg_14));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT2 #(
    .INIT(4'h2)) 
    twiddle_h_rsc_triosy_0_3_lz_INST_0
       (.I0(reg_vec_rsc_triosy_0_7_obj_iswt0_cse),
        .I1(core_wten_reg_reg_0),
        .O(vec_rsc_triosy_0_0_lz));
  LUT5 #(
    .INIT(32'h2F2F0020)) 
    twiddle_rsc_0_0_i_bcwt_i_1
       (.I0(run_rsci_bcwt_reg),
        .I1(complete_rsc_vzout),
        .I2(reg_twiddle_rsc_0_0_i_oswt_cse),
        .I3(core_wten_reg_reg_0),
        .I4(twiddle_rsc_0_0_i_bcwt),
        .O(reg_complete_rsci_oswt_cse_reg_9));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \twiddle_rsc_0_0_i_qa_d_bfwt_31_0[31]_i_1 
       (.I0(reg_twiddle_rsc_0_0_i_oswt_cse),
        .I1(core_wten_reg_reg_0),
        .O(reg_twiddle_rsc_0_0_i_oswt_cse_reg));
  LUT5 #(
    .INIT(32'h2F2F0020)) 
    twiddle_rsc_0_1_i_bcwt_i_1
       (.I0(run_rsci_bcwt_reg),
        .I1(complete_rsc_vzout),
        .I2(reg_twiddle_rsc_0_1_i_oswt_cse),
        .I3(core_wten_reg_reg_0),
        .I4(twiddle_rsc_0_1_i_bcwt),
        .O(reg_complete_rsci_oswt_cse_reg_11));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \twiddle_rsc_0_1_i_qa_d_bfwt_31_0[31]_i_1 
       (.I0(reg_twiddle_rsc_0_1_i_oswt_cse),
        .I1(core_wten_reg_reg_0),
        .O(reg_twiddle_rsc_0_1_i_oswt_cse_reg));
  LUT5 #(
    .INIT(32'h2F2F0020)) 
    twiddle_rsc_0_2_i_bcwt_i_1
       (.I0(run_rsci_bcwt_reg),
        .I1(complete_rsc_vzout),
        .I2(reg_twiddle_rsc_0_2_i_oswt_cse),
        .I3(core_wten_reg_reg_0),
        .I4(twiddle_rsc_0_2_i_bcwt),
        .O(reg_complete_rsci_oswt_cse_reg_13));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \twiddle_rsc_0_2_i_qa_d_bfwt_31_0[31]_i_1 
       (.I0(reg_twiddle_rsc_0_2_i_oswt_cse),
        .I1(core_wten_reg_reg_0),
        .O(E));
  LUT5 #(
    .INIT(32'h2F2F0020)) 
    twiddle_rsc_0_3_i_bcwt_i_1
       (.I0(run_rsci_bcwt_reg),
        .I1(complete_rsc_vzout),
        .I2(reg_twiddle_rsc_0_3_i_oswt_cse),
        .I3(core_wten_reg_reg_0),
        .I4(twiddle_rsc_0_3_i_bcwt),
        .O(reg_complete_rsci_oswt_cse_reg_15));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \twiddle_rsc_0_3_i_qa_d_bfwt_31_0[31]_i_1 
       (.I0(reg_twiddle_rsc_0_3_i_oswt_cse),
        .I1(core_wten_reg_reg_0),
        .O(reg_twiddle_rsc_0_3_i_oswt_cse_reg));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT5 #(
    .INIT(32'h2F2F0020)) 
    vec_rsc_0_0_i_bcwt_i_1
       (.I0(run_rsci_bcwt_reg),
        .I1(complete_rsc_vzout),
        .I2(reg_vec_rsc_0_0_i_oswt_cse),
        .I3(core_wten_reg_reg_0),
        .I4(vec_rsc_0_0_i_bcwt),
        .O(reg_complete_rsci_oswt_cse_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \vec_rsc_0_0_i_q_d_bfwt[31]_i_1 
       (.I0(reg_vec_rsc_0_0_i_oswt_cse),
        .I1(core_wten_reg_reg_0),
        .O(reg_vec_rsc_0_0_i_oswt_cse_reg));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT2 #(
    .INIT(4'h2)) 
    vec_rsc_0_0_we_INST_0_i_1
       (.I0(run_rsci_bcwt_reg),
        .I1(complete_rsc_vzout),
        .O(core_wten_iff));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT5 #(
    .INIT(32'h2F2F0020)) 
    vec_rsc_0_1_i_bcwt_i_1
       (.I0(run_rsci_bcwt_reg),
        .I1(complete_rsc_vzout),
        .I2(reg_vec_rsc_0_1_i_oswt_cse),
        .I3(core_wten_reg_reg_0),
        .I4(vec_rsc_0_1_i_bcwt),
        .O(reg_complete_rsci_oswt_cse_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \vec_rsc_0_1_i_q_d_bfwt[31]_i_1 
       (.I0(reg_vec_rsc_0_1_i_oswt_cse),
        .I1(core_wten_reg_reg_0),
        .O(reg_vec_rsc_0_1_i_oswt_cse_reg));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT5 #(
    .INIT(32'h2F2F0020)) 
    vec_rsc_0_2_i_bcwt_i_1
       (.I0(run_rsci_bcwt_reg),
        .I1(complete_rsc_vzout),
        .I2(reg_vec_rsc_0_2_i_oswt_cse),
        .I3(core_wten_reg_reg_0),
        .I4(vec_rsc_0_2_i_bcwt),
        .O(reg_complete_rsci_oswt_cse_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \vec_rsc_0_2_i_q_d_bfwt[31]_i_1 
       (.I0(reg_vec_rsc_0_2_i_oswt_cse),
        .I1(core_wten_reg_reg_0),
        .O(reg_vec_rsc_0_2_i_oswt_cse_reg));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT5 #(
    .INIT(32'h2F2F0020)) 
    vec_rsc_0_3_i_bcwt_i_1
       (.I0(run_rsci_bcwt_reg),
        .I1(complete_rsc_vzout),
        .I2(reg_vec_rsc_0_3_i_oswt_cse),
        .I3(core_wten_reg_reg_0),
        .I4(vec_rsc_0_3_i_bcwt),
        .O(reg_complete_rsci_oswt_cse_reg_3));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \vec_rsc_0_3_i_q_d_bfwt[31]_i_1 
       (.I0(reg_vec_rsc_0_3_i_oswt_cse),
        .I1(core_wten_reg_reg_0),
        .O(reg_vec_rsc_0_3_i_oswt_cse_reg));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT5 #(
    .INIT(32'h2F2F0020)) 
    vec_rsc_0_4_i_bcwt_i_1
       (.I0(run_rsci_bcwt_reg),
        .I1(complete_rsc_vzout),
        .I2(reg_vec_rsc_0_4_i_oswt_cse),
        .I3(core_wten_reg_reg_0),
        .I4(vec_rsc_0_4_i_bcwt),
        .O(reg_complete_rsci_oswt_cse_reg_4));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \vec_rsc_0_4_i_q_d_bfwt[31]_i_1 
       (.I0(reg_vec_rsc_0_4_i_oswt_cse),
        .I1(core_wten_reg_reg_0),
        .O(reg_vec_rsc_0_4_i_oswt_cse_reg));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT5 #(
    .INIT(32'h2F2F0020)) 
    vec_rsc_0_5_i_bcwt_i_1
       (.I0(run_rsci_bcwt_reg),
        .I1(complete_rsc_vzout),
        .I2(reg_vec_rsc_0_5_i_oswt_cse),
        .I3(core_wten_reg_reg_0),
        .I4(vec_rsc_0_5_i_bcwt),
        .O(reg_complete_rsci_oswt_cse_reg_5));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \vec_rsc_0_5_i_q_d_bfwt[31]_i_1 
       (.I0(reg_vec_rsc_0_5_i_oswt_cse),
        .I1(core_wten_reg_reg_0),
        .O(reg_vec_rsc_0_5_i_oswt_cse_reg));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT5 #(
    .INIT(32'h2F2F0020)) 
    vec_rsc_0_6_i_bcwt_i_1
       (.I0(run_rsci_bcwt_reg),
        .I1(complete_rsc_vzout),
        .I2(reg_vec_rsc_0_6_i_oswt_cse),
        .I3(core_wten_reg_reg_0),
        .I4(vec_rsc_0_6_i_bcwt),
        .O(reg_complete_rsci_oswt_cse_reg_6));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \vec_rsc_0_6_i_q_d_bfwt[31]_i_1 
       (.I0(reg_vec_rsc_0_6_i_oswt_cse),
        .I1(core_wten_reg_reg_0),
        .O(reg_vec_rsc_0_6_i_oswt_cse_reg));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT5 #(
    .INIT(32'h2F2F0020)) 
    vec_rsc_0_7_i_bcwt_i_1
       (.I0(run_rsci_bcwt_reg),
        .I1(complete_rsc_vzout),
        .I2(reg_vec_rsc_0_7_i_oswt_cse),
        .I3(core_wten_reg_reg_0),
        .I4(vec_rsc_0_7_i_bcwt),
        .O(reg_complete_rsci_oswt_cse_reg_7));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \vec_rsc_0_7_i_q_d_bfwt[31]_i_1 
       (.I0(reg_vec_rsc_0_7_i_oswt_cse),
        .I1(core_wten_reg_reg_0),
        .O(reg_vec_rsc_0_7_i_oswt_cse_reg));
endmodule

(* ORIG_REF_NAME = "inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1" *) 
module Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1
   (twiddle_h_rsc_0_0_i_bcwt,
    \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[31] ,
    \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[30] ,
    \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[29] ,
    \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[28] ,
    \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[27] ,
    \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[26] ,
    \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[25] ,
    \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[24] ,
    \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[23] ,
    \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[22] ,
    \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[21] ,
    \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[20] ,
    \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[19] ,
    \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[18] ,
    \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[17] ,
    \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[16] ,
    \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[15] ,
    \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[14] ,
    \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[13] ,
    \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[12] ,
    \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[11] ,
    \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[10] ,
    \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[9] ,
    \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[8] ,
    \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[7] ,
    \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[6] ,
    \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[5] ,
    \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[4] ,
    \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[3] ,
    \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[2] ,
    \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[1] ,
    \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[0] ,
    rst,
    twiddle_h_rsc_0_0_i_bcwt_reg,
    clk,
    twiddle_h_rsc_0_0_qa,
    E);
  output twiddle_h_rsc_0_0_i_bcwt;
  output \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[31] ;
  output \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[30] ;
  output \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[29] ;
  output \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[28] ;
  output \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[27] ;
  output \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[26] ;
  output \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[25] ;
  output \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[24] ;
  output \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[23] ;
  output \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[22] ;
  output \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[21] ;
  output \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[20] ;
  output \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[19] ;
  output \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[18] ;
  output \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[17] ;
  output \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[16] ;
  output \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[15] ;
  output \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[14] ;
  output \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[13] ;
  output \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[12] ;
  output \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[11] ;
  output \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[10] ;
  output \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[9] ;
  output \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[8] ;
  output \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[7] ;
  output \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[6] ;
  output \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[5] ;
  output \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[4] ;
  output \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[3] ;
  output \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[2] ;
  output \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[1] ;
  output \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[0] ;
  input rst;
  input twiddle_h_rsc_0_0_i_bcwt_reg;
  input clk;
  input [31:0]twiddle_h_rsc_0_0_qa;
  input [0:0]E;

  wire [0:0]E;
  wire clk;
  wire rst;
  wire twiddle_h_rsc_0_0_i_bcwt;
  wire twiddle_h_rsc_0_0_i_bcwt_reg;
  wire \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[0] ;
  wire \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[10] ;
  wire \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[11] ;
  wire \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[12] ;
  wire \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[13] ;
  wire \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[14] ;
  wire \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[15] ;
  wire \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[16] ;
  wire \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[17] ;
  wire \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[18] ;
  wire \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[19] ;
  wire \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[1] ;
  wire \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[20] ;
  wire \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[21] ;
  wire \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[22] ;
  wire \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[23] ;
  wire \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[24] ;
  wire \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[25] ;
  wire \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[26] ;
  wire \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[27] ;
  wire \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[28] ;
  wire \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[29] ;
  wire \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[2] ;
  wire \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[30] ;
  wire \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[31] ;
  wire \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[3] ;
  wire \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[4] ;
  wire \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[5] ;
  wire \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[6] ;
  wire \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[7] ;
  wire \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[8] ;
  wire \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[9] ;
  wire [31:0]twiddle_h_rsc_0_0_qa;

  Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1_twiddle_h_rsc_0_0_wait_dp inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1_twiddle_h_rsc_0_0_wait_dp_inst
       (.E(E),
        .clk(clk),
        .rst(rst),
        .twiddle_h_rsc_0_0_i_bcwt_reg_0(twiddle_h_rsc_0_0_i_bcwt),
        .twiddle_h_rsc_0_0_i_bcwt_reg_1(twiddle_h_rsc_0_0_i_bcwt_reg),
        .\twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[0]_0 (\twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[0] ),
        .\twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[10]_0 (\twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[10] ),
        .\twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[11]_0 (\twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[11] ),
        .\twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[12]_0 (\twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[12] ),
        .\twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[13]_0 (\twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[13] ),
        .\twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[14]_0 (\twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[14] ),
        .\twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[15]_0 (\twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[15] ),
        .\twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[16]_0 (\twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[16] ),
        .\twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[17]_0 (\twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[17] ),
        .\twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[18]_0 (\twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[18] ),
        .\twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[19]_0 (\twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[19] ),
        .\twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[1]_0 (\twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[1] ),
        .\twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[20]_0 (\twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[20] ),
        .\twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[21]_0 (\twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[21] ),
        .\twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[22]_0 (\twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[22] ),
        .\twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[23]_0 (\twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[23] ),
        .\twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[24]_0 (\twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[24] ),
        .\twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[25]_0 (\twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[25] ),
        .\twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[26]_0 (\twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[26] ),
        .\twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[27]_0 (\twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[27] ),
        .\twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[28]_0 (\twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[28] ),
        .\twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[29]_0 (\twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[29] ),
        .\twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[2]_0 (\twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[2] ),
        .\twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[30]_0 (\twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[30] ),
        .\twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[31]_0 (\twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[31] ),
        .\twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[3]_0 (\twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[3] ),
        .\twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[4]_0 (\twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[4] ),
        .\twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[5]_0 (\twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[5] ),
        .\twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[6]_0 (\twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[6] ),
        .\twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[7]_0 (\twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[7] ),
        .\twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[8]_0 (\twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[8] ),
        .\twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[9]_0 (\twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[9] ),
        .twiddle_h_rsc_0_0_qa(twiddle_h_rsc_0_0_qa));
endmodule

(* ORIG_REF_NAME = "inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1_twiddle_h_rsc_0_0_wait_dp" *) 
module Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1_twiddle_h_rsc_0_0_wait_dp
   (twiddle_h_rsc_0_0_i_bcwt_reg_0,
    \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[31]_0 ,
    \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[30]_0 ,
    \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[29]_0 ,
    \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[28]_0 ,
    \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[27]_0 ,
    \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[26]_0 ,
    \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[25]_0 ,
    \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[24]_0 ,
    \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[23]_0 ,
    \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[22]_0 ,
    \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[21]_0 ,
    \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[20]_0 ,
    \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[19]_0 ,
    \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[18]_0 ,
    \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[17]_0 ,
    \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[16]_0 ,
    \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[15]_0 ,
    \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[14]_0 ,
    \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[13]_0 ,
    \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[12]_0 ,
    \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[11]_0 ,
    \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[10]_0 ,
    \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[9]_0 ,
    \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[8]_0 ,
    \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[7]_0 ,
    \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[6]_0 ,
    \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[5]_0 ,
    \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[4]_0 ,
    \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[3]_0 ,
    \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[2]_0 ,
    \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[1]_0 ,
    \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[0]_0 ,
    rst,
    twiddle_h_rsc_0_0_i_bcwt_reg_1,
    clk,
    twiddle_h_rsc_0_0_qa,
    E);
  output twiddle_h_rsc_0_0_i_bcwt_reg_0;
  output \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[31]_0 ;
  output \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[30]_0 ;
  output \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[29]_0 ;
  output \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[28]_0 ;
  output \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[27]_0 ;
  output \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[26]_0 ;
  output \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[25]_0 ;
  output \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[24]_0 ;
  output \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[23]_0 ;
  output \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[22]_0 ;
  output \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[21]_0 ;
  output \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[20]_0 ;
  output \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[19]_0 ;
  output \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[18]_0 ;
  output \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[17]_0 ;
  output \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[16]_0 ;
  output \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[15]_0 ;
  output \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[14]_0 ;
  output \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[13]_0 ;
  output \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[12]_0 ;
  output \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[11]_0 ;
  output \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[10]_0 ;
  output \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[9]_0 ;
  output \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[8]_0 ;
  output \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[7]_0 ;
  output \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[6]_0 ;
  output \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[5]_0 ;
  output \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[4]_0 ;
  output \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[3]_0 ;
  output \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[2]_0 ;
  output \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[1]_0 ;
  output \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[0]_0 ;
  input rst;
  input twiddle_h_rsc_0_0_i_bcwt_reg_1;
  input clk;
  input [31:0]twiddle_h_rsc_0_0_qa;
  input [0:0]E;

  wire [0:0]E;
  wire clk;
  wire rst;
  wire twiddle_h_rsc_0_0_i_bcwt_reg_0;
  wire twiddle_h_rsc_0_0_i_bcwt_reg_1;
  wire [31:0]twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0;
  wire \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[0]_0 ;
  wire \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[10]_0 ;
  wire \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[11]_0 ;
  wire \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[12]_0 ;
  wire \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[13]_0 ;
  wire \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[14]_0 ;
  wire \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[15]_0 ;
  wire \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[16]_0 ;
  wire \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[17]_0 ;
  wire \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[18]_0 ;
  wire \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[19]_0 ;
  wire \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[1]_0 ;
  wire \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[20]_0 ;
  wire \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[21]_0 ;
  wire \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[22]_0 ;
  wire \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[23]_0 ;
  wire \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[24]_0 ;
  wire \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[25]_0 ;
  wire \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[26]_0 ;
  wire \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[27]_0 ;
  wire \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[28]_0 ;
  wire \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[29]_0 ;
  wire \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[2]_0 ;
  wire \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[30]_0 ;
  wire \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[31]_0 ;
  wire \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[3]_0 ;
  wire \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[4]_0 ;
  wire \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[5]_0 ;
  wire \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[6]_0 ;
  wire \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[7]_0 ;
  wire \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[8]_0 ;
  wire \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[9]_0 ;
  wire [31:0]twiddle_h_rsc_0_0_qa;

  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    t_mul_cmp_z_oreg_pconst_63_32_reg_i_61
       (.I0(twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0[31]),
        .I1(twiddle_h_rsc_0_0_i_bcwt_reg_0),
        .I2(twiddle_h_rsc_0_0_qa[31]),
        .O(\twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[31]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    t_mul_cmp_z_oreg_pconst_63_32_reg_i_63
       (.I0(twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0[30]),
        .I1(twiddle_h_rsc_0_0_i_bcwt_reg_0),
        .I2(twiddle_h_rsc_0_0_qa[30]),
        .O(\twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[30]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    t_mul_cmp_z_oreg_pconst_63_32_reg_i_65
       (.I0(twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0[29]),
        .I1(twiddle_h_rsc_0_0_i_bcwt_reg_0),
        .I2(twiddle_h_rsc_0_0_qa[29]),
        .O(\twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[29]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    t_mul_cmp_z_oreg_pconst_63_32_reg_i_67
       (.I0(twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0[28]),
        .I1(twiddle_h_rsc_0_0_i_bcwt_reg_0),
        .I2(twiddle_h_rsc_0_0_qa[28]),
        .O(\twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[28]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    t_mul_cmp_z_oreg_pconst_63_32_reg_i_69
       (.I0(twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0[27]),
        .I1(twiddle_h_rsc_0_0_i_bcwt_reg_0),
        .I2(twiddle_h_rsc_0_0_qa[27]),
        .O(\twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[27]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    t_mul_cmp_z_oreg_pconst_63_32_reg_i_71
       (.I0(twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0[26]),
        .I1(twiddle_h_rsc_0_0_i_bcwt_reg_0),
        .I2(twiddle_h_rsc_0_0_qa[26]),
        .O(\twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[26]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    t_mul_cmp_z_oreg_pconst_63_32_reg_i_73
       (.I0(twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0[25]),
        .I1(twiddle_h_rsc_0_0_i_bcwt_reg_0),
        .I2(twiddle_h_rsc_0_0_qa[25]),
        .O(\twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[25]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    t_mul_cmp_z_oreg_pconst_63_32_reg_i_75
       (.I0(twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0[24]),
        .I1(twiddle_h_rsc_0_0_i_bcwt_reg_0),
        .I2(twiddle_h_rsc_0_0_qa[24]),
        .O(\twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[24]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    t_mul_cmp_z_oreg_pconst_63_32_reg_i_77
       (.I0(twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0[23]),
        .I1(twiddle_h_rsc_0_0_i_bcwt_reg_0),
        .I2(twiddle_h_rsc_0_0_qa[23]),
        .O(\twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[23]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    t_mul_cmp_z_oreg_pconst_63_32_reg_i_79
       (.I0(twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0[22]),
        .I1(twiddle_h_rsc_0_0_i_bcwt_reg_0),
        .I2(twiddle_h_rsc_0_0_qa[22]),
        .O(\twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[22]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    t_mul_cmp_z_oreg_pconst_63_32_reg_i_81
       (.I0(twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0[21]),
        .I1(twiddle_h_rsc_0_0_i_bcwt_reg_0),
        .I2(twiddle_h_rsc_0_0_qa[21]),
        .O(\twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[21]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    t_mul_cmp_z_oreg_pconst_63_32_reg_i_83
       (.I0(twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0[20]),
        .I1(twiddle_h_rsc_0_0_i_bcwt_reg_0),
        .I2(twiddle_h_rsc_0_0_qa[20]),
        .O(\twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[20]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    t_mul_cmp_z_oreg_pconst_63_32_reg_i_85
       (.I0(twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0[19]),
        .I1(twiddle_h_rsc_0_0_i_bcwt_reg_0),
        .I2(twiddle_h_rsc_0_0_qa[19]),
        .O(\twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[19]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    t_mul_cmp_z_oreg_pconst_63_32_reg_i_87
       (.I0(twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0[18]),
        .I1(twiddle_h_rsc_0_0_i_bcwt_reg_0),
        .I2(twiddle_h_rsc_0_0_qa[18]),
        .O(\twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[18]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    t_mul_cmp_z_oreg_pconst_63_32_reg_i_89
       (.I0(twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0[17]),
        .I1(twiddle_h_rsc_0_0_i_bcwt_reg_0),
        .I2(twiddle_h_rsc_0_0_qa[17]),
        .O(\twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[17]_0 ));
  FDRE twiddle_h_rsc_0_0_i_bcwt_reg
       (.C(clk),
        .CE(1'b1),
        .D(twiddle_h_rsc_0_0_i_bcwt_reg_1),
        .Q(twiddle_h_rsc_0_0_i_bcwt_reg_0),
        .R(rst));
  FDRE \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[0] 
       (.C(clk),
        .CE(E),
        .D(twiddle_h_rsc_0_0_qa[0]),
        .Q(twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0[0]),
        .R(1'b0));
  FDRE \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[10] 
       (.C(clk),
        .CE(E),
        .D(twiddle_h_rsc_0_0_qa[10]),
        .Q(twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0[10]),
        .R(1'b0));
  FDRE \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[11] 
       (.C(clk),
        .CE(E),
        .D(twiddle_h_rsc_0_0_qa[11]),
        .Q(twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0[11]),
        .R(1'b0));
  FDRE \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[12] 
       (.C(clk),
        .CE(E),
        .D(twiddle_h_rsc_0_0_qa[12]),
        .Q(twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0[12]),
        .R(1'b0));
  FDRE \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[13] 
       (.C(clk),
        .CE(E),
        .D(twiddle_h_rsc_0_0_qa[13]),
        .Q(twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0[13]),
        .R(1'b0));
  FDRE \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[14] 
       (.C(clk),
        .CE(E),
        .D(twiddle_h_rsc_0_0_qa[14]),
        .Q(twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0[14]),
        .R(1'b0));
  FDRE \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[15] 
       (.C(clk),
        .CE(E),
        .D(twiddle_h_rsc_0_0_qa[15]),
        .Q(twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0[15]),
        .R(1'b0));
  FDRE \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[16] 
       (.C(clk),
        .CE(E),
        .D(twiddle_h_rsc_0_0_qa[16]),
        .Q(twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0[16]),
        .R(1'b0));
  FDRE \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[17] 
       (.C(clk),
        .CE(E),
        .D(twiddle_h_rsc_0_0_qa[17]),
        .Q(twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0[17]),
        .R(1'b0));
  FDRE \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[18] 
       (.C(clk),
        .CE(E),
        .D(twiddle_h_rsc_0_0_qa[18]),
        .Q(twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0[18]),
        .R(1'b0));
  FDRE \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[19] 
       (.C(clk),
        .CE(E),
        .D(twiddle_h_rsc_0_0_qa[19]),
        .Q(twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0[19]),
        .R(1'b0));
  FDRE \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[1] 
       (.C(clk),
        .CE(E),
        .D(twiddle_h_rsc_0_0_qa[1]),
        .Q(twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0[1]),
        .R(1'b0));
  FDRE \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[20] 
       (.C(clk),
        .CE(E),
        .D(twiddle_h_rsc_0_0_qa[20]),
        .Q(twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0[20]),
        .R(1'b0));
  FDRE \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[21] 
       (.C(clk),
        .CE(E),
        .D(twiddle_h_rsc_0_0_qa[21]),
        .Q(twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0[21]),
        .R(1'b0));
  FDRE \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[22] 
       (.C(clk),
        .CE(E),
        .D(twiddle_h_rsc_0_0_qa[22]),
        .Q(twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0[22]),
        .R(1'b0));
  FDRE \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[23] 
       (.C(clk),
        .CE(E),
        .D(twiddle_h_rsc_0_0_qa[23]),
        .Q(twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0[23]),
        .R(1'b0));
  FDRE \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[24] 
       (.C(clk),
        .CE(E),
        .D(twiddle_h_rsc_0_0_qa[24]),
        .Q(twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0[24]),
        .R(1'b0));
  FDRE \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[25] 
       (.C(clk),
        .CE(E),
        .D(twiddle_h_rsc_0_0_qa[25]),
        .Q(twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0[25]),
        .R(1'b0));
  FDRE \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[26] 
       (.C(clk),
        .CE(E),
        .D(twiddle_h_rsc_0_0_qa[26]),
        .Q(twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0[26]),
        .R(1'b0));
  FDRE \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[27] 
       (.C(clk),
        .CE(E),
        .D(twiddle_h_rsc_0_0_qa[27]),
        .Q(twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0[27]),
        .R(1'b0));
  FDRE \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[28] 
       (.C(clk),
        .CE(E),
        .D(twiddle_h_rsc_0_0_qa[28]),
        .Q(twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0[28]),
        .R(1'b0));
  FDRE \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[29] 
       (.C(clk),
        .CE(E),
        .D(twiddle_h_rsc_0_0_qa[29]),
        .Q(twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0[29]),
        .R(1'b0));
  FDRE \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[2] 
       (.C(clk),
        .CE(E),
        .D(twiddle_h_rsc_0_0_qa[2]),
        .Q(twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0[2]),
        .R(1'b0));
  FDRE \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[30] 
       (.C(clk),
        .CE(E),
        .D(twiddle_h_rsc_0_0_qa[30]),
        .Q(twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0[30]),
        .R(1'b0));
  FDRE \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[31] 
       (.C(clk),
        .CE(E),
        .D(twiddle_h_rsc_0_0_qa[31]),
        .Q(twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0[31]),
        .R(1'b0));
  FDRE \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[3] 
       (.C(clk),
        .CE(E),
        .D(twiddle_h_rsc_0_0_qa[3]),
        .Q(twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0[3]),
        .R(1'b0));
  FDRE \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[4] 
       (.C(clk),
        .CE(E),
        .D(twiddle_h_rsc_0_0_qa[4]),
        .Q(twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0[4]),
        .R(1'b0));
  FDRE \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[5] 
       (.C(clk),
        .CE(E),
        .D(twiddle_h_rsc_0_0_qa[5]),
        .Q(twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0[5]),
        .R(1'b0));
  FDRE \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[6] 
       (.C(clk),
        .CE(E),
        .D(twiddle_h_rsc_0_0_qa[6]),
        .Q(twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0[6]),
        .R(1'b0));
  FDRE \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[7] 
       (.C(clk),
        .CE(E),
        .D(twiddle_h_rsc_0_0_qa[7]),
        .Q(twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0[7]),
        .R(1'b0));
  FDRE \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[8] 
       (.C(clk),
        .CE(E),
        .D(twiddle_h_rsc_0_0_qa[8]),
        .Q(twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0[8]),
        .R(1'b0));
  FDRE \twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[9] 
       (.C(clk),
        .CE(E),
        .D(twiddle_h_rsc_0_0_qa[9]),
        .Q(twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    vector_i_100
       (.I0(twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0[13]),
        .I1(twiddle_h_rsc_0_0_i_bcwt_reg_0),
        .I2(twiddle_h_rsc_0_0_qa[13]),
        .O(\twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[13]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    vector_i_102
       (.I0(twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0[12]),
        .I1(twiddle_h_rsc_0_0_i_bcwt_reg_0),
        .I2(twiddle_h_rsc_0_0_qa[12]),
        .O(\twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[12]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    vector_i_104
       (.I0(twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0[11]),
        .I1(twiddle_h_rsc_0_0_i_bcwt_reg_0),
        .I2(twiddle_h_rsc_0_0_qa[11]),
        .O(\twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[11]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    vector_i_106
       (.I0(twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0[10]),
        .I1(twiddle_h_rsc_0_0_i_bcwt_reg_0),
        .I2(twiddle_h_rsc_0_0_qa[10]),
        .O(\twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[10]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    vector_i_108
       (.I0(twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0[9]),
        .I1(twiddle_h_rsc_0_0_i_bcwt_reg_0),
        .I2(twiddle_h_rsc_0_0_qa[9]),
        .O(\twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[9]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    vector_i_110
       (.I0(twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0[8]),
        .I1(twiddle_h_rsc_0_0_i_bcwt_reg_0),
        .I2(twiddle_h_rsc_0_0_qa[8]),
        .O(\twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[8]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    vector_i_112
       (.I0(twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0[7]),
        .I1(twiddle_h_rsc_0_0_i_bcwt_reg_0),
        .I2(twiddle_h_rsc_0_0_qa[7]),
        .O(\twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[7]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    vector_i_114
       (.I0(twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0[6]),
        .I1(twiddle_h_rsc_0_0_i_bcwt_reg_0),
        .I2(twiddle_h_rsc_0_0_qa[6]),
        .O(\twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[6]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    vector_i_116
       (.I0(twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0[5]),
        .I1(twiddle_h_rsc_0_0_i_bcwt_reg_0),
        .I2(twiddle_h_rsc_0_0_qa[5]),
        .O(\twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[5]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    vector_i_118
       (.I0(twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0[4]),
        .I1(twiddle_h_rsc_0_0_i_bcwt_reg_0),
        .I2(twiddle_h_rsc_0_0_qa[4]),
        .O(\twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[4]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    vector_i_120
       (.I0(twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0[3]),
        .I1(twiddle_h_rsc_0_0_i_bcwt_reg_0),
        .I2(twiddle_h_rsc_0_0_qa[3]),
        .O(\twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    vector_i_122
       (.I0(twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0[2]),
        .I1(twiddle_h_rsc_0_0_i_bcwt_reg_0),
        .I2(twiddle_h_rsc_0_0_qa[2]),
        .O(\twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    vector_i_124
       (.I0(twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0[1]),
        .I1(twiddle_h_rsc_0_0_i_bcwt_reg_0),
        .I2(twiddle_h_rsc_0_0_qa[1]),
        .O(\twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    vector_i_126
       (.I0(twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0[0]),
        .I1(twiddle_h_rsc_0_0_i_bcwt_reg_0),
        .I2(twiddle_h_rsc_0_0_qa[0]),
        .O(\twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    vector_i_94
       (.I0(twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0[16]),
        .I1(twiddle_h_rsc_0_0_i_bcwt_reg_0),
        .I2(twiddle_h_rsc_0_0_qa[16]),
        .O(\twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[16]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    vector_i_96
       (.I0(twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0[15]),
        .I1(twiddle_h_rsc_0_0_i_bcwt_reg_0),
        .I2(twiddle_h_rsc_0_0_qa[15]),
        .O(\twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[15]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    vector_i_98
       (.I0(twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0[14]),
        .I1(twiddle_h_rsc_0_0_i_bcwt_reg_0),
        .I2(twiddle_h_rsc_0_0_qa[14]),
        .O(\twiddle_h_rsc_0_0_i_qa_d_bfwt_31_0_reg[14]_0 ));
endmodule

(* ORIG_REF_NAME = "inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1" *) 
module Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1
   (twiddle_h_rsc_0_1_i_bcwt,
    \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[31] ,
    \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[30] ,
    \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[29] ,
    \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[28] ,
    \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[27] ,
    \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[26] ,
    \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[25] ,
    \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[24] ,
    \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[23] ,
    \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[22] ,
    \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[21] ,
    \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[20] ,
    \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[19] ,
    \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[18] ,
    \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[17] ,
    \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[16] ,
    \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[15] ,
    \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[14] ,
    \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[13] ,
    \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[12] ,
    \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[11] ,
    \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[10] ,
    \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[9] ,
    \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[8] ,
    \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[7] ,
    \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[6] ,
    \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[5] ,
    \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[4] ,
    \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[3] ,
    \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[2] ,
    \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[1] ,
    \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[0] ,
    rst,
    twiddle_h_rsc_0_1_i_bcwt_reg,
    clk,
    twiddle_h_rsc_0_1_qa,
    E);
  output twiddle_h_rsc_0_1_i_bcwt;
  output \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[31] ;
  output \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[30] ;
  output \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[29] ;
  output \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[28] ;
  output \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[27] ;
  output \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[26] ;
  output \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[25] ;
  output \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[24] ;
  output \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[23] ;
  output \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[22] ;
  output \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[21] ;
  output \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[20] ;
  output \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[19] ;
  output \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[18] ;
  output \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[17] ;
  output \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[16] ;
  output \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[15] ;
  output \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[14] ;
  output \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[13] ;
  output \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[12] ;
  output \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[11] ;
  output \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[10] ;
  output \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[9] ;
  output \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[8] ;
  output \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[7] ;
  output \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[6] ;
  output \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[5] ;
  output \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[4] ;
  output \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[3] ;
  output \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[2] ;
  output \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[1] ;
  output \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[0] ;
  input rst;
  input twiddle_h_rsc_0_1_i_bcwt_reg;
  input clk;
  input [31:0]twiddle_h_rsc_0_1_qa;
  input [0:0]E;

  wire [0:0]E;
  wire clk;
  wire rst;
  wire twiddle_h_rsc_0_1_i_bcwt;
  wire twiddle_h_rsc_0_1_i_bcwt_reg;
  wire \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[0] ;
  wire \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[10] ;
  wire \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[11] ;
  wire \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[12] ;
  wire \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[13] ;
  wire \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[14] ;
  wire \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[15] ;
  wire \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[16] ;
  wire \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[17] ;
  wire \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[18] ;
  wire \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[19] ;
  wire \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[1] ;
  wire \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[20] ;
  wire \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[21] ;
  wire \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[22] ;
  wire \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[23] ;
  wire \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[24] ;
  wire \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[25] ;
  wire \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[26] ;
  wire \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[27] ;
  wire \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[28] ;
  wire \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[29] ;
  wire \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[2] ;
  wire \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[30] ;
  wire \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[31] ;
  wire \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[3] ;
  wire \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[4] ;
  wire \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[5] ;
  wire \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[6] ;
  wire \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[7] ;
  wire \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[8] ;
  wire \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[9] ;
  wire [31:0]twiddle_h_rsc_0_1_qa;

  Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1_twiddle_h_rsc_0_1_wait_dp inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1_twiddle_h_rsc_0_1_wait_dp_inst
       (.E(E),
        .clk(clk),
        .rst(rst),
        .twiddle_h_rsc_0_1_i_bcwt_reg_0(twiddle_h_rsc_0_1_i_bcwt),
        .twiddle_h_rsc_0_1_i_bcwt_reg_1(twiddle_h_rsc_0_1_i_bcwt_reg),
        .\twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[0]_0 (\twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[0] ),
        .\twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[10]_0 (\twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[10] ),
        .\twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[11]_0 (\twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[11] ),
        .\twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[12]_0 (\twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[12] ),
        .\twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[13]_0 (\twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[13] ),
        .\twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[14]_0 (\twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[14] ),
        .\twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[15]_0 (\twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[15] ),
        .\twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[16]_0 (\twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[16] ),
        .\twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[17]_0 (\twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[17] ),
        .\twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[18]_0 (\twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[18] ),
        .\twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[19]_0 (\twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[19] ),
        .\twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[1]_0 (\twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[1] ),
        .\twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[20]_0 (\twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[20] ),
        .\twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[21]_0 (\twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[21] ),
        .\twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[22]_0 (\twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[22] ),
        .\twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[23]_0 (\twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[23] ),
        .\twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[24]_0 (\twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[24] ),
        .\twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[25]_0 (\twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[25] ),
        .\twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[26]_0 (\twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[26] ),
        .\twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[27]_0 (\twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[27] ),
        .\twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[28]_0 (\twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[28] ),
        .\twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[29]_0 (\twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[29] ),
        .\twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[2]_0 (\twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[2] ),
        .\twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[30]_0 (\twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[30] ),
        .\twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[31]_0 (\twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[31] ),
        .\twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[3]_0 (\twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[3] ),
        .\twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[4]_0 (\twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[4] ),
        .\twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[5]_0 (\twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[5] ),
        .\twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[6]_0 (\twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[6] ),
        .\twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[7]_0 (\twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[7] ),
        .\twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[8]_0 (\twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[8] ),
        .\twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[9]_0 (\twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[9] ),
        .twiddle_h_rsc_0_1_qa(twiddle_h_rsc_0_1_qa));
endmodule

(* ORIG_REF_NAME = "inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1_twiddle_h_rsc_0_1_wait_dp" *) 
module Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1_twiddle_h_rsc_0_1_wait_dp
   (twiddle_h_rsc_0_1_i_bcwt_reg_0,
    \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[31]_0 ,
    \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[30]_0 ,
    \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[29]_0 ,
    \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[28]_0 ,
    \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[27]_0 ,
    \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[26]_0 ,
    \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[25]_0 ,
    \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[24]_0 ,
    \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[23]_0 ,
    \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[22]_0 ,
    \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[21]_0 ,
    \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[20]_0 ,
    \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[19]_0 ,
    \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[18]_0 ,
    \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[17]_0 ,
    \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[16]_0 ,
    \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[15]_0 ,
    \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[14]_0 ,
    \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[13]_0 ,
    \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[12]_0 ,
    \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[11]_0 ,
    \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[10]_0 ,
    \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[9]_0 ,
    \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[8]_0 ,
    \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[7]_0 ,
    \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[6]_0 ,
    \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[5]_0 ,
    \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[4]_0 ,
    \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[3]_0 ,
    \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[2]_0 ,
    \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[1]_0 ,
    \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[0]_0 ,
    rst,
    twiddle_h_rsc_0_1_i_bcwt_reg_1,
    clk,
    twiddle_h_rsc_0_1_qa,
    E);
  output twiddle_h_rsc_0_1_i_bcwt_reg_0;
  output \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[31]_0 ;
  output \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[30]_0 ;
  output \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[29]_0 ;
  output \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[28]_0 ;
  output \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[27]_0 ;
  output \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[26]_0 ;
  output \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[25]_0 ;
  output \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[24]_0 ;
  output \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[23]_0 ;
  output \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[22]_0 ;
  output \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[21]_0 ;
  output \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[20]_0 ;
  output \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[19]_0 ;
  output \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[18]_0 ;
  output \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[17]_0 ;
  output \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[16]_0 ;
  output \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[15]_0 ;
  output \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[14]_0 ;
  output \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[13]_0 ;
  output \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[12]_0 ;
  output \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[11]_0 ;
  output \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[10]_0 ;
  output \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[9]_0 ;
  output \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[8]_0 ;
  output \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[7]_0 ;
  output \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[6]_0 ;
  output \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[5]_0 ;
  output \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[4]_0 ;
  output \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[3]_0 ;
  output \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[2]_0 ;
  output \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[1]_0 ;
  output \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[0]_0 ;
  input rst;
  input twiddle_h_rsc_0_1_i_bcwt_reg_1;
  input clk;
  input [31:0]twiddle_h_rsc_0_1_qa;
  input [0:0]E;

  wire [0:0]E;
  wire clk;
  wire rst;
  wire twiddle_h_rsc_0_1_i_bcwt_reg_0;
  wire twiddle_h_rsc_0_1_i_bcwt_reg_1;
  wire [31:0]twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0;
  wire \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[0]_0 ;
  wire \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[10]_0 ;
  wire \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[11]_0 ;
  wire \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[12]_0 ;
  wire \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[13]_0 ;
  wire \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[14]_0 ;
  wire \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[15]_0 ;
  wire \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[16]_0 ;
  wire \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[17]_0 ;
  wire \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[18]_0 ;
  wire \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[19]_0 ;
  wire \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[1]_0 ;
  wire \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[20]_0 ;
  wire \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[21]_0 ;
  wire \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[22]_0 ;
  wire \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[23]_0 ;
  wire \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[24]_0 ;
  wire \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[25]_0 ;
  wire \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[26]_0 ;
  wire \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[27]_0 ;
  wire \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[28]_0 ;
  wire \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[29]_0 ;
  wire \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[2]_0 ;
  wire \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[30]_0 ;
  wire \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[31]_0 ;
  wire \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[3]_0 ;
  wire \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[4]_0 ;
  wire \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[5]_0 ;
  wire \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[6]_0 ;
  wire \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[7]_0 ;
  wire \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[8]_0 ;
  wire \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[9]_0 ;
  wire [31:0]twiddle_h_rsc_0_1_qa;

  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    t_mul_cmp_z_oreg_pconst_63_32_reg_i_16
       (.I0(twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0[31]),
        .I1(twiddle_h_rsc_0_1_i_bcwt_reg_0),
        .I2(twiddle_h_rsc_0_1_qa[31]),
        .O(\twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[31]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    t_mul_cmp_z_oreg_pconst_63_32_reg_i_19
       (.I0(twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0[30]),
        .I1(twiddle_h_rsc_0_1_i_bcwt_reg_0),
        .I2(twiddle_h_rsc_0_1_qa[30]),
        .O(\twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[30]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    t_mul_cmp_z_oreg_pconst_63_32_reg_i_22
       (.I0(twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0[29]),
        .I1(twiddle_h_rsc_0_1_i_bcwt_reg_0),
        .I2(twiddle_h_rsc_0_1_qa[29]),
        .O(\twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[29]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    t_mul_cmp_z_oreg_pconst_63_32_reg_i_25
       (.I0(twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0[28]),
        .I1(twiddle_h_rsc_0_1_i_bcwt_reg_0),
        .I2(twiddle_h_rsc_0_1_qa[28]),
        .O(\twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[28]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    t_mul_cmp_z_oreg_pconst_63_32_reg_i_28
       (.I0(twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0[27]),
        .I1(twiddle_h_rsc_0_1_i_bcwt_reg_0),
        .I2(twiddle_h_rsc_0_1_qa[27]),
        .O(\twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[27]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    t_mul_cmp_z_oreg_pconst_63_32_reg_i_31
       (.I0(twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0[26]),
        .I1(twiddle_h_rsc_0_1_i_bcwt_reg_0),
        .I2(twiddle_h_rsc_0_1_qa[26]),
        .O(\twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[26]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    t_mul_cmp_z_oreg_pconst_63_32_reg_i_34
       (.I0(twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0[25]),
        .I1(twiddle_h_rsc_0_1_i_bcwt_reg_0),
        .I2(twiddle_h_rsc_0_1_qa[25]),
        .O(\twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[25]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    t_mul_cmp_z_oreg_pconst_63_32_reg_i_37
       (.I0(twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0[24]),
        .I1(twiddle_h_rsc_0_1_i_bcwt_reg_0),
        .I2(twiddle_h_rsc_0_1_qa[24]),
        .O(\twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[24]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    t_mul_cmp_z_oreg_pconst_63_32_reg_i_40
       (.I0(twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0[23]),
        .I1(twiddle_h_rsc_0_1_i_bcwt_reg_0),
        .I2(twiddle_h_rsc_0_1_qa[23]),
        .O(\twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[23]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    t_mul_cmp_z_oreg_pconst_63_32_reg_i_43
       (.I0(twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0[22]),
        .I1(twiddle_h_rsc_0_1_i_bcwt_reg_0),
        .I2(twiddle_h_rsc_0_1_qa[22]),
        .O(\twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[22]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    t_mul_cmp_z_oreg_pconst_63_32_reg_i_46
       (.I0(twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0[21]),
        .I1(twiddle_h_rsc_0_1_i_bcwt_reg_0),
        .I2(twiddle_h_rsc_0_1_qa[21]),
        .O(\twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[21]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    t_mul_cmp_z_oreg_pconst_63_32_reg_i_49
       (.I0(twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0[20]),
        .I1(twiddle_h_rsc_0_1_i_bcwt_reg_0),
        .I2(twiddle_h_rsc_0_1_qa[20]),
        .O(\twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[20]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    t_mul_cmp_z_oreg_pconst_63_32_reg_i_52
       (.I0(twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0[19]),
        .I1(twiddle_h_rsc_0_1_i_bcwt_reg_0),
        .I2(twiddle_h_rsc_0_1_qa[19]),
        .O(\twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[19]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    t_mul_cmp_z_oreg_pconst_63_32_reg_i_55
       (.I0(twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0[18]),
        .I1(twiddle_h_rsc_0_1_i_bcwt_reg_0),
        .I2(twiddle_h_rsc_0_1_qa[18]),
        .O(\twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[18]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    t_mul_cmp_z_oreg_pconst_63_32_reg_i_58
       (.I0(twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0[17]),
        .I1(twiddle_h_rsc_0_1_i_bcwt_reg_0),
        .I2(twiddle_h_rsc_0_1_qa[17]),
        .O(\twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[17]_0 ));
  FDRE twiddle_h_rsc_0_1_i_bcwt_reg
       (.C(clk),
        .CE(1'b1),
        .D(twiddle_h_rsc_0_1_i_bcwt_reg_1),
        .Q(twiddle_h_rsc_0_1_i_bcwt_reg_0),
        .R(rst));
  FDRE \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[0] 
       (.C(clk),
        .CE(E),
        .D(twiddle_h_rsc_0_1_qa[0]),
        .Q(twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0[0]),
        .R(1'b0));
  FDRE \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[10] 
       (.C(clk),
        .CE(E),
        .D(twiddle_h_rsc_0_1_qa[10]),
        .Q(twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0[10]),
        .R(1'b0));
  FDRE \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[11] 
       (.C(clk),
        .CE(E),
        .D(twiddle_h_rsc_0_1_qa[11]),
        .Q(twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0[11]),
        .R(1'b0));
  FDRE \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[12] 
       (.C(clk),
        .CE(E),
        .D(twiddle_h_rsc_0_1_qa[12]),
        .Q(twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0[12]),
        .R(1'b0));
  FDRE \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[13] 
       (.C(clk),
        .CE(E),
        .D(twiddle_h_rsc_0_1_qa[13]),
        .Q(twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0[13]),
        .R(1'b0));
  FDRE \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[14] 
       (.C(clk),
        .CE(E),
        .D(twiddle_h_rsc_0_1_qa[14]),
        .Q(twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0[14]),
        .R(1'b0));
  FDRE \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[15] 
       (.C(clk),
        .CE(E),
        .D(twiddle_h_rsc_0_1_qa[15]),
        .Q(twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0[15]),
        .R(1'b0));
  FDRE \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[16] 
       (.C(clk),
        .CE(E),
        .D(twiddle_h_rsc_0_1_qa[16]),
        .Q(twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0[16]),
        .R(1'b0));
  FDRE \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[17] 
       (.C(clk),
        .CE(E),
        .D(twiddle_h_rsc_0_1_qa[17]),
        .Q(twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0[17]),
        .R(1'b0));
  FDRE \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[18] 
       (.C(clk),
        .CE(E),
        .D(twiddle_h_rsc_0_1_qa[18]),
        .Q(twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0[18]),
        .R(1'b0));
  FDRE \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[19] 
       (.C(clk),
        .CE(E),
        .D(twiddle_h_rsc_0_1_qa[19]),
        .Q(twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0[19]),
        .R(1'b0));
  FDRE \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[1] 
       (.C(clk),
        .CE(E),
        .D(twiddle_h_rsc_0_1_qa[1]),
        .Q(twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0[1]),
        .R(1'b0));
  FDRE \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[20] 
       (.C(clk),
        .CE(E),
        .D(twiddle_h_rsc_0_1_qa[20]),
        .Q(twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0[20]),
        .R(1'b0));
  FDRE \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[21] 
       (.C(clk),
        .CE(E),
        .D(twiddle_h_rsc_0_1_qa[21]),
        .Q(twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0[21]),
        .R(1'b0));
  FDRE \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[22] 
       (.C(clk),
        .CE(E),
        .D(twiddle_h_rsc_0_1_qa[22]),
        .Q(twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0[22]),
        .R(1'b0));
  FDRE \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[23] 
       (.C(clk),
        .CE(E),
        .D(twiddle_h_rsc_0_1_qa[23]),
        .Q(twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0[23]),
        .R(1'b0));
  FDRE \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[24] 
       (.C(clk),
        .CE(E),
        .D(twiddle_h_rsc_0_1_qa[24]),
        .Q(twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0[24]),
        .R(1'b0));
  FDRE \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[25] 
       (.C(clk),
        .CE(E),
        .D(twiddle_h_rsc_0_1_qa[25]),
        .Q(twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0[25]),
        .R(1'b0));
  FDRE \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[26] 
       (.C(clk),
        .CE(E),
        .D(twiddle_h_rsc_0_1_qa[26]),
        .Q(twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0[26]),
        .R(1'b0));
  FDRE \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[27] 
       (.C(clk),
        .CE(E),
        .D(twiddle_h_rsc_0_1_qa[27]),
        .Q(twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0[27]),
        .R(1'b0));
  FDRE \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[28] 
       (.C(clk),
        .CE(E),
        .D(twiddle_h_rsc_0_1_qa[28]),
        .Q(twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0[28]),
        .R(1'b0));
  FDRE \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[29] 
       (.C(clk),
        .CE(E),
        .D(twiddle_h_rsc_0_1_qa[29]),
        .Q(twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0[29]),
        .R(1'b0));
  FDRE \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[2] 
       (.C(clk),
        .CE(E),
        .D(twiddle_h_rsc_0_1_qa[2]),
        .Q(twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0[2]),
        .R(1'b0));
  FDRE \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[30] 
       (.C(clk),
        .CE(E),
        .D(twiddle_h_rsc_0_1_qa[30]),
        .Q(twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0[30]),
        .R(1'b0));
  FDRE \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[31] 
       (.C(clk),
        .CE(E),
        .D(twiddle_h_rsc_0_1_qa[31]),
        .Q(twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0[31]),
        .R(1'b0));
  FDRE \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[3] 
       (.C(clk),
        .CE(E),
        .D(twiddle_h_rsc_0_1_qa[3]),
        .Q(twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0[3]),
        .R(1'b0));
  FDRE \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[4] 
       (.C(clk),
        .CE(E),
        .D(twiddle_h_rsc_0_1_qa[4]),
        .Q(twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0[4]),
        .R(1'b0));
  FDRE \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[5] 
       (.C(clk),
        .CE(E),
        .D(twiddle_h_rsc_0_1_qa[5]),
        .Q(twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0[5]),
        .R(1'b0));
  FDRE \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[6] 
       (.C(clk),
        .CE(E),
        .D(twiddle_h_rsc_0_1_qa[6]),
        .Q(twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0[6]),
        .R(1'b0));
  FDRE \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[7] 
       (.C(clk),
        .CE(E),
        .D(twiddle_h_rsc_0_1_qa[7]),
        .Q(twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0[7]),
        .R(1'b0));
  FDRE \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[8] 
       (.C(clk),
        .CE(E),
        .D(twiddle_h_rsc_0_1_qa[8]),
        .Q(twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0[8]),
        .R(1'b0));
  FDRE \twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[9] 
       (.C(clk),
        .CE(E),
        .D(twiddle_h_rsc_0_1_qa[9]),
        .Q(twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    vector_i_39
       (.I0(twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0[16]),
        .I1(twiddle_h_rsc_0_1_i_bcwt_reg_0),
        .I2(twiddle_h_rsc_0_1_qa[16]),
        .O(\twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[16]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    vector_i_44
       (.I0(twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0[15]),
        .I1(twiddle_h_rsc_0_1_i_bcwt_reg_0),
        .I2(twiddle_h_rsc_0_1_qa[15]),
        .O(\twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[15]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    vector_i_47
       (.I0(twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0[14]),
        .I1(twiddle_h_rsc_0_1_i_bcwt_reg_0),
        .I2(twiddle_h_rsc_0_1_qa[14]),
        .O(\twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[14]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    vector_i_50
       (.I0(twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0[13]),
        .I1(twiddle_h_rsc_0_1_i_bcwt_reg_0),
        .I2(twiddle_h_rsc_0_1_qa[13]),
        .O(\twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[13]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    vector_i_53
       (.I0(twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0[12]),
        .I1(twiddle_h_rsc_0_1_i_bcwt_reg_0),
        .I2(twiddle_h_rsc_0_1_qa[12]),
        .O(\twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[12]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    vector_i_56
       (.I0(twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0[11]),
        .I1(twiddle_h_rsc_0_1_i_bcwt_reg_0),
        .I2(twiddle_h_rsc_0_1_qa[11]),
        .O(\twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[11]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    vector_i_59
       (.I0(twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0[10]),
        .I1(twiddle_h_rsc_0_1_i_bcwt_reg_0),
        .I2(twiddle_h_rsc_0_1_qa[10]),
        .O(\twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[10]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    vector_i_62
       (.I0(twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0[9]),
        .I1(twiddle_h_rsc_0_1_i_bcwt_reg_0),
        .I2(twiddle_h_rsc_0_1_qa[9]),
        .O(\twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[9]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    vector_i_65
       (.I0(twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0[8]),
        .I1(twiddle_h_rsc_0_1_i_bcwt_reg_0),
        .I2(twiddle_h_rsc_0_1_qa[8]),
        .O(\twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[8]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    vector_i_68
       (.I0(twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0[7]),
        .I1(twiddle_h_rsc_0_1_i_bcwt_reg_0),
        .I2(twiddle_h_rsc_0_1_qa[7]),
        .O(\twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[7]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    vector_i_71
       (.I0(twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0[6]),
        .I1(twiddle_h_rsc_0_1_i_bcwt_reg_0),
        .I2(twiddle_h_rsc_0_1_qa[6]),
        .O(\twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[6]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    vector_i_74
       (.I0(twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0[5]),
        .I1(twiddle_h_rsc_0_1_i_bcwt_reg_0),
        .I2(twiddle_h_rsc_0_1_qa[5]),
        .O(\twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[5]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    vector_i_77
       (.I0(twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0[4]),
        .I1(twiddle_h_rsc_0_1_i_bcwt_reg_0),
        .I2(twiddle_h_rsc_0_1_qa[4]),
        .O(\twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[4]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    vector_i_80
       (.I0(twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0[3]),
        .I1(twiddle_h_rsc_0_1_i_bcwt_reg_0),
        .I2(twiddle_h_rsc_0_1_qa[3]),
        .O(\twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    vector_i_83
       (.I0(twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0[2]),
        .I1(twiddle_h_rsc_0_1_i_bcwt_reg_0),
        .I2(twiddle_h_rsc_0_1_qa[2]),
        .O(\twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    vector_i_86
       (.I0(twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0[1]),
        .I1(twiddle_h_rsc_0_1_i_bcwt_reg_0),
        .I2(twiddle_h_rsc_0_1_qa[1]),
        .O(\twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    vector_i_89
       (.I0(twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0[0]),
        .I1(twiddle_h_rsc_0_1_i_bcwt_reg_0),
        .I2(twiddle_h_rsc_0_1_qa[0]),
        .O(\twiddle_h_rsc_0_1_i_qa_d_bfwt_31_0_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1" *) 
module Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1
   (twiddle_h_rsc_0_2_i_bcwt,
    \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[31] ,
    \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[30] ,
    \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[29] ,
    \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[28] ,
    \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[27] ,
    \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[26] ,
    \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[25] ,
    \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[24] ,
    \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[23] ,
    \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[22] ,
    \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[21] ,
    \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[20] ,
    \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[19] ,
    \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[18] ,
    \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[17] ,
    \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[16] ,
    \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[15] ,
    \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[14] ,
    \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[13] ,
    \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[12] ,
    \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[11] ,
    \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[10] ,
    \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[9] ,
    \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[8] ,
    \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[7] ,
    \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[6] ,
    \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[5] ,
    \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[4] ,
    \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[3] ,
    \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[2] ,
    \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[1] ,
    \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[0] ,
    rst,
    twiddle_h_rsc_0_2_i_bcwt_reg,
    clk,
    twiddle_h_rsc_0_2_qa,
    E);
  output twiddle_h_rsc_0_2_i_bcwt;
  output \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[31] ;
  output \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[30] ;
  output \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[29] ;
  output \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[28] ;
  output \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[27] ;
  output \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[26] ;
  output \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[25] ;
  output \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[24] ;
  output \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[23] ;
  output \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[22] ;
  output \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[21] ;
  output \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[20] ;
  output \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[19] ;
  output \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[18] ;
  output \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[17] ;
  output \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[16] ;
  output \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[15] ;
  output \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[14] ;
  output \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[13] ;
  output \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[12] ;
  output \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[11] ;
  output \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[10] ;
  output \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[9] ;
  output \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[8] ;
  output \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[7] ;
  output \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[6] ;
  output \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[5] ;
  output \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[4] ;
  output \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[3] ;
  output \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[2] ;
  output \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[1] ;
  output \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[0] ;
  input rst;
  input twiddle_h_rsc_0_2_i_bcwt_reg;
  input clk;
  input [31:0]twiddle_h_rsc_0_2_qa;
  input [0:0]E;

  wire [0:0]E;
  wire clk;
  wire rst;
  wire twiddle_h_rsc_0_2_i_bcwt;
  wire twiddle_h_rsc_0_2_i_bcwt_reg;
  wire \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[0] ;
  wire \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[10] ;
  wire \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[11] ;
  wire \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[12] ;
  wire \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[13] ;
  wire \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[14] ;
  wire \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[15] ;
  wire \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[16] ;
  wire \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[17] ;
  wire \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[18] ;
  wire \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[19] ;
  wire \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[1] ;
  wire \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[20] ;
  wire \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[21] ;
  wire \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[22] ;
  wire \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[23] ;
  wire \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[24] ;
  wire \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[25] ;
  wire \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[26] ;
  wire \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[27] ;
  wire \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[28] ;
  wire \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[29] ;
  wire \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[2] ;
  wire \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[30] ;
  wire \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[31] ;
  wire \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[3] ;
  wire \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[4] ;
  wire \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[5] ;
  wire \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[6] ;
  wire \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[7] ;
  wire \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[8] ;
  wire \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[9] ;
  wire [31:0]twiddle_h_rsc_0_2_qa;

  Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1_twiddle_h_rsc_0_2_wait_dp inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1_twiddle_h_rsc_0_2_wait_dp_inst
       (.E(E),
        .clk(clk),
        .rst(rst),
        .twiddle_h_rsc_0_2_i_bcwt_reg_0(twiddle_h_rsc_0_2_i_bcwt),
        .twiddle_h_rsc_0_2_i_bcwt_reg_1(twiddle_h_rsc_0_2_i_bcwt_reg),
        .\twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[0]_0 (\twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[0] ),
        .\twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[10]_0 (\twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[10] ),
        .\twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[11]_0 (\twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[11] ),
        .\twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[12]_0 (\twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[12] ),
        .\twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[13]_0 (\twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[13] ),
        .\twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[14]_0 (\twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[14] ),
        .\twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[15]_0 (\twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[15] ),
        .\twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[16]_0 (\twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[16] ),
        .\twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[17]_0 (\twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[17] ),
        .\twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[18]_0 (\twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[18] ),
        .\twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[19]_0 (\twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[19] ),
        .\twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[1]_0 (\twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[1] ),
        .\twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[20]_0 (\twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[20] ),
        .\twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[21]_0 (\twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[21] ),
        .\twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[22]_0 (\twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[22] ),
        .\twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[23]_0 (\twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[23] ),
        .\twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[24]_0 (\twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[24] ),
        .\twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[25]_0 (\twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[25] ),
        .\twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[26]_0 (\twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[26] ),
        .\twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[27]_0 (\twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[27] ),
        .\twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[28]_0 (\twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[28] ),
        .\twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[29]_0 (\twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[29] ),
        .\twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[2]_0 (\twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[2] ),
        .\twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[30]_0 (\twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[30] ),
        .\twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[31]_0 (\twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[31] ),
        .\twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[3]_0 (\twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[3] ),
        .\twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[4]_0 (\twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[4] ),
        .\twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[5]_0 (\twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[5] ),
        .\twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[6]_0 (\twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[6] ),
        .\twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[7]_0 (\twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[7] ),
        .\twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[8]_0 (\twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[8] ),
        .\twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[9]_0 (\twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[9] ),
        .twiddle_h_rsc_0_2_qa(twiddle_h_rsc_0_2_qa));
endmodule

(* ORIG_REF_NAME = "inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1_twiddle_h_rsc_0_2_wait_dp" *) 
module Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1_twiddle_h_rsc_0_2_wait_dp
   (twiddle_h_rsc_0_2_i_bcwt_reg_0,
    \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[31]_0 ,
    \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[30]_0 ,
    \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[29]_0 ,
    \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[28]_0 ,
    \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[27]_0 ,
    \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[26]_0 ,
    \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[25]_0 ,
    \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[24]_0 ,
    \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[23]_0 ,
    \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[22]_0 ,
    \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[21]_0 ,
    \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[20]_0 ,
    \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[19]_0 ,
    \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[18]_0 ,
    \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[17]_0 ,
    \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[16]_0 ,
    \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[15]_0 ,
    \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[14]_0 ,
    \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[13]_0 ,
    \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[12]_0 ,
    \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[11]_0 ,
    \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[10]_0 ,
    \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[9]_0 ,
    \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[8]_0 ,
    \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[7]_0 ,
    \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[6]_0 ,
    \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[5]_0 ,
    \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[4]_0 ,
    \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[3]_0 ,
    \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[2]_0 ,
    \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[1]_0 ,
    \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[0]_0 ,
    rst,
    twiddle_h_rsc_0_2_i_bcwt_reg_1,
    clk,
    twiddle_h_rsc_0_2_qa,
    E);
  output twiddle_h_rsc_0_2_i_bcwt_reg_0;
  output \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[31]_0 ;
  output \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[30]_0 ;
  output \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[29]_0 ;
  output \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[28]_0 ;
  output \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[27]_0 ;
  output \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[26]_0 ;
  output \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[25]_0 ;
  output \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[24]_0 ;
  output \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[23]_0 ;
  output \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[22]_0 ;
  output \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[21]_0 ;
  output \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[20]_0 ;
  output \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[19]_0 ;
  output \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[18]_0 ;
  output \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[17]_0 ;
  output \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[16]_0 ;
  output \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[15]_0 ;
  output \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[14]_0 ;
  output \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[13]_0 ;
  output \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[12]_0 ;
  output \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[11]_0 ;
  output \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[10]_0 ;
  output \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[9]_0 ;
  output \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[8]_0 ;
  output \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[7]_0 ;
  output \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[6]_0 ;
  output \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[5]_0 ;
  output \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[4]_0 ;
  output \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[3]_0 ;
  output \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[2]_0 ;
  output \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[1]_0 ;
  output \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[0]_0 ;
  input rst;
  input twiddle_h_rsc_0_2_i_bcwt_reg_1;
  input clk;
  input [31:0]twiddle_h_rsc_0_2_qa;
  input [0:0]E;

  wire [0:0]E;
  wire clk;
  wire rst;
  wire twiddle_h_rsc_0_2_i_bcwt_reg_0;
  wire twiddle_h_rsc_0_2_i_bcwt_reg_1;
  wire [31:0]twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0;
  wire \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[0]_0 ;
  wire \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[10]_0 ;
  wire \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[11]_0 ;
  wire \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[12]_0 ;
  wire \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[13]_0 ;
  wire \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[14]_0 ;
  wire \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[15]_0 ;
  wire \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[16]_0 ;
  wire \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[17]_0 ;
  wire \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[18]_0 ;
  wire \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[19]_0 ;
  wire \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[1]_0 ;
  wire \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[20]_0 ;
  wire \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[21]_0 ;
  wire \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[22]_0 ;
  wire \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[23]_0 ;
  wire \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[24]_0 ;
  wire \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[25]_0 ;
  wire \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[26]_0 ;
  wire \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[27]_0 ;
  wire \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[28]_0 ;
  wire \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[29]_0 ;
  wire \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[2]_0 ;
  wire \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[30]_0 ;
  wire \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[31]_0 ;
  wire \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[3]_0 ;
  wire \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[4]_0 ;
  wire \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[5]_0 ;
  wire \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[6]_0 ;
  wire \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[7]_0 ;
  wire \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[8]_0 ;
  wire \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[9]_0 ;
  wire [31:0]twiddle_h_rsc_0_2_qa;

  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    t_mul_cmp_z_oreg_pconst_63_32_reg_i_17
       (.I0(twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0[31]),
        .I1(twiddle_h_rsc_0_2_i_bcwt_reg_0),
        .I2(twiddle_h_rsc_0_2_qa[31]),
        .O(\twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[31]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    t_mul_cmp_z_oreg_pconst_63_32_reg_i_20
       (.I0(twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0[30]),
        .I1(twiddle_h_rsc_0_2_i_bcwt_reg_0),
        .I2(twiddle_h_rsc_0_2_qa[30]),
        .O(\twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[30]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    t_mul_cmp_z_oreg_pconst_63_32_reg_i_23
       (.I0(twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0[29]),
        .I1(twiddle_h_rsc_0_2_i_bcwt_reg_0),
        .I2(twiddle_h_rsc_0_2_qa[29]),
        .O(\twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[29]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    t_mul_cmp_z_oreg_pconst_63_32_reg_i_26
       (.I0(twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0[28]),
        .I1(twiddle_h_rsc_0_2_i_bcwt_reg_0),
        .I2(twiddle_h_rsc_0_2_qa[28]),
        .O(\twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[28]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    t_mul_cmp_z_oreg_pconst_63_32_reg_i_29
       (.I0(twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0[27]),
        .I1(twiddle_h_rsc_0_2_i_bcwt_reg_0),
        .I2(twiddle_h_rsc_0_2_qa[27]),
        .O(\twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[27]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    t_mul_cmp_z_oreg_pconst_63_32_reg_i_32
       (.I0(twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0[26]),
        .I1(twiddle_h_rsc_0_2_i_bcwt_reg_0),
        .I2(twiddle_h_rsc_0_2_qa[26]),
        .O(\twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[26]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    t_mul_cmp_z_oreg_pconst_63_32_reg_i_35
       (.I0(twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0[25]),
        .I1(twiddle_h_rsc_0_2_i_bcwt_reg_0),
        .I2(twiddle_h_rsc_0_2_qa[25]),
        .O(\twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[25]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    t_mul_cmp_z_oreg_pconst_63_32_reg_i_38
       (.I0(twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0[24]),
        .I1(twiddle_h_rsc_0_2_i_bcwt_reg_0),
        .I2(twiddle_h_rsc_0_2_qa[24]),
        .O(\twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[24]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    t_mul_cmp_z_oreg_pconst_63_32_reg_i_41
       (.I0(twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0[23]),
        .I1(twiddle_h_rsc_0_2_i_bcwt_reg_0),
        .I2(twiddle_h_rsc_0_2_qa[23]),
        .O(\twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[23]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    t_mul_cmp_z_oreg_pconst_63_32_reg_i_44
       (.I0(twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0[22]),
        .I1(twiddle_h_rsc_0_2_i_bcwt_reg_0),
        .I2(twiddle_h_rsc_0_2_qa[22]),
        .O(\twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[22]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    t_mul_cmp_z_oreg_pconst_63_32_reg_i_47
       (.I0(twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0[21]),
        .I1(twiddle_h_rsc_0_2_i_bcwt_reg_0),
        .I2(twiddle_h_rsc_0_2_qa[21]),
        .O(\twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[21]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    t_mul_cmp_z_oreg_pconst_63_32_reg_i_50
       (.I0(twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0[20]),
        .I1(twiddle_h_rsc_0_2_i_bcwt_reg_0),
        .I2(twiddle_h_rsc_0_2_qa[20]),
        .O(\twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[20]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    t_mul_cmp_z_oreg_pconst_63_32_reg_i_53
       (.I0(twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0[19]),
        .I1(twiddle_h_rsc_0_2_i_bcwt_reg_0),
        .I2(twiddle_h_rsc_0_2_qa[19]),
        .O(\twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[19]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    t_mul_cmp_z_oreg_pconst_63_32_reg_i_56
       (.I0(twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0[18]),
        .I1(twiddle_h_rsc_0_2_i_bcwt_reg_0),
        .I2(twiddle_h_rsc_0_2_qa[18]),
        .O(\twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[18]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    t_mul_cmp_z_oreg_pconst_63_32_reg_i_59
       (.I0(twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0[17]),
        .I1(twiddle_h_rsc_0_2_i_bcwt_reg_0),
        .I2(twiddle_h_rsc_0_2_qa[17]),
        .O(\twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[17]_0 ));
  FDRE twiddle_h_rsc_0_2_i_bcwt_reg
       (.C(clk),
        .CE(1'b1),
        .D(twiddle_h_rsc_0_2_i_bcwt_reg_1),
        .Q(twiddle_h_rsc_0_2_i_bcwt_reg_0),
        .R(rst));
  FDRE \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[0] 
       (.C(clk),
        .CE(E),
        .D(twiddle_h_rsc_0_2_qa[0]),
        .Q(twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0[0]),
        .R(1'b0));
  FDRE \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[10] 
       (.C(clk),
        .CE(E),
        .D(twiddle_h_rsc_0_2_qa[10]),
        .Q(twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0[10]),
        .R(1'b0));
  FDRE \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[11] 
       (.C(clk),
        .CE(E),
        .D(twiddle_h_rsc_0_2_qa[11]),
        .Q(twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0[11]),
        .R(1'b0));
  FDRE \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[12] 
       (.C(clk),
        .CE(E),
        .D(twiddle_h_rsc_0_2_qa[12]),
        .Q(twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0[12]),
        .R(1'b0));
  FDRE \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[13] 
       (.C(clk),
        .CE(E),
        .D(twiddle_h_rsc_0_2_qa[13]),
        .Q(twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0[13]),
        .R(1'b0));
  FDRE \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[14] 
       (.C(clk),
        .CE(E),
        .D(twiddle_h_rsc_0_2_qa[14]),
        .Q(twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0[14]),
        .R(1'b0));
  FDRE \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[15] 
       (.C(clk),
        .CE(E),
        .D(twiddle_h_rsc_0_2_qa[15]),
        .Q(twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0[15]),
        .R(1'b0));
  FDRE \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[16] 
       (.C(clk),
        .CE(E),
        .D(twiddle_h_rsc_0_2_qa[16]),
        .Q(twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0[16]),
        .R(1'b0));
  FDRE \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[17] 
       (.C(clk),
        .CE(E),
        .D(twiddle_h_rsc_0_2_qa[17]),
        .Q(twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0[17]),
        .R(1'b0));
  FDRE \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[18] 
       (.C(clk),
        .CE(E),
        .D(twiddle_h_rsc_0_2_qa[18]),
        .Q(twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0[18]),
        .R(1'b0));
  FDRE \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[19] 
       (.C(clk),
        .CE(E),
        .D(twiddle_h_rsc_0_2_qa[19]),
        .Q(twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0[19]),
        .R(1'b0));
  FDRE \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[1] 
       (.C(clk),
        .CE(E),
        .D(twiddle_h_rsc_0_2_qa[1]),
        .Q(twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0[1]),
        .R(1'b0));
  FDRE \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[20] 
       (.C(clk),
        .CE(E),
        .D(twiddle_h_rsc_0_2_qa[20]),
        .Q(twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0[20]),
        .R(1'b0));
  FDRE \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[21] 
       (.C(clk),
        .CE(E),
        .D(twiddle_h_rsc_0_2_qa[21]),
        .Q(twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0[21]),
        .R(1'b0));
  FDRE \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[22] 
       (.C(clk),
        .CE(E),
        .D(twiddle_h_rsc_0_2_qa[22]),
        .Q(twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0[22]),
        .R(1'b0));
  FDRE \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[23] 
       (.C(clk),
        .CE(E),
        .D(twiddle_h_rsc_0_2_qa[23]),
        .Q(twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0[23]),
        .R(1'b0));
  FDRE \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[24] 
       (.C(clk),
        .CE(E),
        .D(twiddle_h_rsc_0_2_qa[24]),
        .Q(twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0[24]),
        .R(1'b0));
  FDRE \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[25] 
       (.C(clk),
        .CE(E),
        .D(twiddle_h_rsc_0_2_qa[25]),
        .Q(twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0[25]),
        .R(1'b0));
  FDRE \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[26] 
       (.C(clk),
        .CE(E),
        .D(twiddle_h_rsc_0_2_qa[26]),
        .Q(twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0[26]),
        .R(1'b0));
  FDRE \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[27] 
       (.C(clk),
        .CE(E),
        .D(twiddle_h_rsc_0_2_qa[27]),
        .Q(twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0[27]),
        .R(1'b0));
  FDRE \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[28] 
       (.C(clk),
        .CE(E),
        .D(twiddle_h_rsc_0_2_qa[28]),
        .Q(twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0[28]),
        .R(1'b0));
  FDRE \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[29] 
       (.C(clk),
        .CE(E),
        .D(twiddle_h_rsc_0_2_qa[29]),
        .Q(twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0[29]),
        .R(1'b0));
  FDRE \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[2] 
       (.C(clk),
        .CE(E),
        .D(twiddle_h_rsc_0_2_qa[2]),
        .Q(twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0[2]),
        .R(1'b0));
  FDRE \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[30] 
       (.C(clk),
        .CE(E),
        .D(twiddle_h_rsc_0_2_qa[30]),
        .Q(twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0[30]),
        .R(1'b0));
  FDRE \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[31] 
       (.C(clk),
        .CE(E),
        .D(twiddle_h_rsc_0_2_qa[31]),
        .Q(twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0[31]),
        .R(1'b0));
  FDRE \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[3] 
       (.C(clk),
        .CE(E),
        .D(twiddle_h_rsc_0_2_qa[3]),
        .Q(twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0[3]),
        .R(1'b0));
  FDRE \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[4] 
       (.C(clk),
        .CE(E),
        .D(twiddle_h_rsc_0_2_qa[4]),
        .Q(twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0[4]),
        .R(1'b0));
  FDRE \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[5] 
       (.C(clk),
        .CE(E),
        .D(twiddle_h_rsc_0_2_qa[5]),
        .Q(twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0[5]),
        .R(1'b0));
  FDRE \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[6] 
       (.C(clk),
        .CE(E),
        .D(twiddle_h_rsc_0_2_qa[6]),
        .Q(twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0[6]),
        .R(1'b0));
  FDRE \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[7] 
       (.C(clk),
        .CE(E),
        .D(twiddle_h_rsc_0_2_qa[7]),
        .Q(twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0[7]),
        .R(1'b0));
  FDRE \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[8] 
       (.C(clk),
        .CE(E),
        .D(twiddle_h_rsc_0_2_qa[8]),
        .Q(twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0[8]),
        .R(1'b0));
  FDRE \twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[9] 
       (.C(clk),
        .CE(E),
        .D(twiddle_h_rsc_0_2_qa[9]),
        .Q(twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    vector_i_41
       (.I0(twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0[16]),
        .I1(twiddle_h_rsc_0_2_i_bcwt_reg_0),
        .I2(twiddle_h_rsc_0_2_qa[16]),
        .O(\twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[16]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    vector_i_45
       (.I0(twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0[15]),
        .I1(twiddle_h_rsc_0_2_i_bcwt_reg_0),
        .I2(twiddle_h_rsc_0_2_qa[15]),
        .O(\twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[15]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    vector_i_48
       (.I0(twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0[14]),
        .I1(twiddle_h_rsc_0_2_i_bcwt_reg_0),
        .I2(twiddle_h_rsc_0_2_qa[14]),
        .O(\twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[14]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    vector_i_51
       (.I0(twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0[13]),
        .I1(twiddle_h_rsc_0_2_i_bcwt_reg_0),
        .I2(twiddle_h_rsc_0_2_qa[13]),
        .O(\twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[13]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    vector_i_54
       (.I0(twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0[12]),
        .I1(twiddle_h_rsc_0_2_i_bcwt_reg_0),
        .I2(twiddle_h_rsc_0_2_qa[12]),
        .O(\twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[12]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    vector_i_57
       (.I0(twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0[11]),
        .I1(twiddle_h_rsc_0_2_i_bcwt_reg_0),
        .I2(twiddle_h_rsc_0_2_qa[11]),
        .O(\twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[11]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    vector_i_60
       (.I0(twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0[10]),
        .I1(twiddle_h_rsc_0_2_i_bcwt_reg_0),
        .I2(twiddle_h_rsc_0_2_qa[10]),
        .O(\twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[10]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    vector_i_63
       (.I0(twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0[9]),
        .I1(twiddle_h_rsc_0_2_i_bcwt_reg_0),
        .I2(twiddle_h_rsc_0_2_qa[9]),
        .O(\twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[9]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    vector_i_66
       (.I0(twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0[8]),
        .I1(twiddle_h_rsc_0_2_i_bcwt_reg_0),
        .I2(twiddle_h_rsc_0_2_qa[8]),
        .O(\twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[8]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    vector_i_69
       (.I0(twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0[7]),
        .I1(twiddle_h_rsc_0_2_i_bcwt_reg_0),
        .I2(twiddle_h_rsc_0_2_qa[7]),
        .O(\twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[7]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    vector_i_72
       (.I0(twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0[6]),
        .I1(twiddle_h_rsc_0_2_i_bcwt_reg_0),
        .I2(twiddle_h_rsc_0_2_qa[6]),
        .O(\twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[6]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    vector_i_75
       (.I0(twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0[5]),
        .I1(twiddle_h_rsc_0_2_i_bcwt_reg_0),
        .I2(twiddle_h_rsc_0_2_qa[5]),
        .O(\twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[5]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    vector_i_78
       (.I0(twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0[4]),
        .I1(twiddle_h_rsc_0_2_i_bcwt_reg_0),
        .I2(twiddle_h_rsc_0_2_qa[4]),
        .O(\twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[4]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    vector_i_81
       (.I0(twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0[3]),
        .I1(twiddle_h_rsc_0_2_i_bcwt_reg_0),
        .I2(twiddle_h_rsc_0_2_qa[3]),
        .O(\twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    vector_i_84
       (.I0(twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0[2]),
        .I1(twiddle_h_rsc_0_2_i_bcwt_reg_0),
        .I2(twiddle_h_rsc_0_2_qa[2]),
        .O(\twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    vector_i_87
       (.I0(twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0[1]),
        .I1(twiddle_h_rsc_0_2_i_bcwt_reg_0),
        .I2(twiddle_h_rsc_0_2_qa[1]),
        .O(\twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    vector_i_90
       (.I0(twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0[0]),
        .I1(twiddle_h_rsc_0_2_i_bcwt_reg_0),
        .I2(twiddle_h_rsc_0_2_qa[0]),
        .O(\twiddle_h_rsc_0_2_i_qa_d_bfwt_31_0_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1" *) 
module Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1
   (twiddle_h_rsc_0_3_i_bcwt,
    \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[31] ,
    \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[30] ,
    \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[29] ,
    \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[28] ,
    \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[27] ,
    \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[26] ,
    \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[25] ,
    \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[24] ,
    \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[23] ,
    \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[22] ,
    \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[21] ,
    \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[20] ,
    \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[19] ,
    \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[18] ,
    \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[17] ,
    \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[16] ,
    \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[15] ,
    \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[14] ,
    \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[13] ,
    \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[12] ,
    \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[11] ,
    \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[10] ,
    \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[9] ,
    \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[8] ,
    \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[7] ,
    \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[6] ,
    \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[5] ,
    \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[4] ,
    \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[3] ,
    \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[2] ,
    \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[1] ,
    \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[0] ,
    rst,
    twiddle_h_rsc_0_3_i_bcwt_reg,
    clk,
    twiddle_h_rsc_0_3_qa,
    E);
  output twiddle_h_rsc_0_3_i_bcwt;
  output \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[31] ;
  output \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[30] ;
  output \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[29] ;
  output \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[28] ;
  output \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[27] ;
  output \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[26] ;
  output \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[25] ;
  output \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[24] ;
  output \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[23] ;
  output \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[22] ;
  output \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[21] ;
  output \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[20] ;
  output \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[19] ;
  output \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[18] ;
  output \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[17] ;
  output \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[16] ;
  output \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[15] ;
  output \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[14] ;
  output \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[13] ;
  output \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[12] ;
  output \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[11] ;
  output \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[10] ;
  output \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[9] ;
  output \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[8] ;
  output \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[7] ;
  output \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[6] ;
  output \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[5] ;
  output \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[4] ;
  output \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[3] ;
  output \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[2] ;
  output \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[1] ;
  output \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[0] ;
  input rst;
  input twiddle_h_rsc_0_3_i_bcwt_reg;
  input clk;
  input [31:0]twiddle_h_rsc_0_3_qa;
  input [0:0]E;

  wire [0:0]E;
  wire clk;
  wire rst;
  wire twiddle_h_rsc_0_3_i_bcwt;
  wire twiddle_h_rsc_0_3_i_bcwt_reg;
  wire \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[0] ;
  wire \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[10] ;
  wire \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[11] ;
  wire \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[12] ;
  wire \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[13] ;
  wire \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[14] ;
  wire \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[15] ;
  wire \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[16] ;
  wire \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[17] ;
  wire \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[18] ;
  wire \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[19] ;
  wire \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[1] ;
  wire \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[20] ;
  wire \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[21] ;
  wire \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[22] ;
  wire \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[23] ;
  wire \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[24] ;
  wire \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[25] ;
  wire \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[26] ;
  wire \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[27] ;
  wire \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[28] ;
  wire \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[29] ;
  wire \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[2] ;
  wire \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[30] ;
  wire \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[31] ;
  wire \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[3] ;
  wire \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[4] ;
  wire \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[5] ;
  wire \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[6] ;
  wire \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[7] ;
  wire \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[8] ;
  wire \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[9] ;
  wire [31:0]twiddle_h_rsc_0_3_qa;

  Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1_twiddle_h_rsc_0_3_wait_dp inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1_twiddle_h_rsc_0_3_wait_dp_inst
       (.E(E),
        .clk(clk),
        .rst(rst),
        .twiddle_h_rsc_0_3_i_bcwt_reg_0(twiddle_h_rsc_0_3_i_bcwt),
        .twiddle_h_rsc_0_3_i_bcwt_reg_1(twiddle_h_rsc_0_3_i_bcwt_reg),
        .\twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[0]_0 (\twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[0] ),
        .\twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[10]_0 (\twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[10] ),
        .\twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[11]_0 (\twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[11] ),
        .\twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[12]_0 (\twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[12] ),
        .\twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[13]_0 (\twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[13] ),
        .\twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[14]_0 (\twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[14] ),
        .\twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[15]_0 (\twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[15] ),
        .\twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[16]_0 (\twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[16] ),
        .\twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[17]_0 (\twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[17] ),
        .\twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[18]_0 (\twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[18] ),
        .\twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[19]_0 (\twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[19] ),
        .\twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[1]_0 (\twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[1] ),
        .\twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[20]_0 (\twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[20] ),
        .\twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[21]_0 (\twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[21] ),
        .\twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[22]_0 (\twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[22] ),
        .\twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[23]_0 (\twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[23] ),
        .\twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[24]_0 (\twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[24] ),
        .\twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[25]_0 (\twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[25] ),
        .\twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[26]_0 (\twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[26] ),
        .\twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[27]_0 (\twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[27] ),
        .\twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[28]_0 (\twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[28] ),
        .\twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[29]_0 (\twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[29] ),
        .\twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[2]_0 (\twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[2] ),
        .\twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[30]_0 (\twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[30] ),
        .\twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[31]_0 (\twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[31] ),
        .\twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[3]_0 (\twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[3] ),
        .\twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[4]_0 (\twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[4] ),
        .\twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[5]_0 (\twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[5] ),
        .\twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[6]_0 (\twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[6] ),
        .\twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[7]_0 (\twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[7] ),
        .\twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[8]_0 (\twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[8] ),
        .\twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[9]_0 (\twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[9] ),
        .twiddle_h_rsc_0_3_qa(twiddle_h_rsc_0_3_qa));
endmodule

(* ORIG_REF_NAME = "inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1_twiddle_h_rsc_0_3_wait_dp" *) 
module Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1_twiddle_h_rsc_0_3_wait_dp
   (twiddle_h_rsc_0_3_i_bcwt_reg_0,
    \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[31]_0 ,
    \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[30]_0 ,
    \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[29]_0 ,
    \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[28]_0 ,
    \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[27]_0 ,
    \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[26]_0 ,
    \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[25]_0 ,
    \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[24]_0 ,
    \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[23]_0 ,
    \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[22]_0 ,
    \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[21]_0 ,
    \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[20]_0 ,
    \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[19]_0 ,
    \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[18]_0 ,
    \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[17]_0 ,
    \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[16]_0 ,
    \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[15]_0 ,
    \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[14]_0 ,
    \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[13]_0 ,
    \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[12]_0 ,
    \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[11]_0 ,
    \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[10]_0 ,
    \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[9]_0 ,
    \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[8]_0 ,
    \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[7]_0 ,
    \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[6]_0 ,
    \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[5]_0 ,
    \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[4]_0 ,
    \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[3]_0 ,
    \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[2]_0 ,
    \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[1]_0 ,
    \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[0]_0 ,
    rst,
    twiddle_h_rsc_0_3_i_bcwt_reg_1,
    clk,
    twiddle_h_rsc_0_3_qa,
    E);
  output twiddle_h_rsc_0_3_i_bcwt_reg_0;
  output \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[31]_0 ;
  output \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[30]_0 ;
  output \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[29]_0 ;
  output \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[28]_0 ;
  output \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[27]_0 ;
  output \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[26]_0 ;
  output \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[25]_0 ;
  output \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[24]_0 ;
  output \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[23]_0 ;
  output \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[22]_0 ;
  output \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[21]_0 ;
  output \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[20]_0 ;
  output \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[19]_0 ;
  output \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[18]_0 ;
  output \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[17]_0 ;
  output \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[16]_0 ;
  output \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[15]_0 ;
  output \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[14]_0 ;
  output \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[13]_0 ;
  output \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[12]_0 ;
  output \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[11]_0 ;
  output \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[10]_0 ;
  output \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[9]_0 ;
  output \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[8]_0 ;
  output \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[7]_0 ;
  output \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[6]_0 ;
  output \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[5]_0 ;
  output \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[4]_0 ;
  output \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[3]_0 ;
  output \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[2]_0 ;
  output \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[1]_0 ;
  output \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[0]_0 ;
  input rst;
  input twiddle_h_rsc_0_3_i_bcwt_reg_1;
  input clk;
  input [31:0]twiddle_h_rsc_0_3_qa;
  input [0:0]E;

  wire [0:0]E;
  wire clk;
  wire rst;
  wire twiddle_h_rsc_0_3_i_bcwt_reg_0;
  wire twiddle_h_rsc_0_3_i_bcwt_reg_1;
  wire [31:0]twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0;
  wire \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[0]_0 ;
  wire \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[10]_0 ;
  wire \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[11]_0 ;
  wire \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[12]_0 ;
  wire \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[13]_0 ;
  wire \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[14]_0 ;
  wire \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[15]_0 ;
  wire \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[16]_0 ;
  wire \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[17]_0 ;
  wire \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[18]_0 ;
  wire \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[19]_0 ;
  wire \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[1]_0 ;
  wire \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[20]_0 ;
  wire \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[21]_0 ;
  wire \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[22]_0 ;
  wire \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[23]_0 ;
  wire \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[24]_0 ;
  wire \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[25]_0 ;
  wire \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[26]_0 ;
  wire \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[27]_0 ;
  wire \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[28]_0 ;
  wire \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[29]_0 ;
  wire \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[2]_0 ;
  wire \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[30]_0 ;
  wire \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[31]_0 ;
  wire \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[3]_0 ;
  wire \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[4]_0 ;
  wire \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[5]_0 ;
  wire \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[6]_0 ;
  wire \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[7]_0 ;
  wire \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[8]_0 ;
  wire \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[9]_0 ;
  wire [31:0]twiddle_h_rsc_0_3_qa;

  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    t_mul_cmp_z_oreg_pconst_63_32_reg_i_62
       (.I0(twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0[31]),
        .I1(twiddle_h_rsc_0_3_i_bcwt_reg_0),
        .I2(twiddle_h_rsc_0_3_qa[31]),
        .O(\twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[31]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    t_mul_cmp_z_oreg_pconst_63_32_reg_i_64
       (.I0(twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0[30]),
        .I1(twiddle_h_rsc_0_3_i_bcwt_reg_0),
        .I2(twiddle_h_rsc_0_3_qa[30]),
        .O(\twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[30]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    t_mul_cmp_z_oreg_pconst_63_32_reg_i_66
       (.I0(twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0[29]),
        .I1(twiddle_h_rsc_0_3_i_bcwt_reg_0),
        .I2(twiddle_h_rsc_0_3_qa[29]),
        .O(\twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[29]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    t_mul_cmp_z_oreg_pconst_63_32_reg_i_68
       (.I0(twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0[28]),
        .I1(twiddle_h_rsc_0_3_i_bcwt_reg_0),
        .I2(twiddle_h_rsc_0_3_qa[28]),
        .O(\twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[28]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    t_mul_cmp_z_oreg_pconst_63_32_reg_i_70
       (.I0(twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0[27]),
        .I1(twiddle_h_rsc_0_3_i_bcwt_reg_0),
        .I2(twiddle_h_rsc_0_3_qa[27]),
        .O(\twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[27]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    t_mul_cmp_z_oreg_pconst_63_32_reg_i_72
       (.I0(twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0[26]),
        .I1(twiddle_h_rsc_0_3_i_bcwt_reg_0),
        .I2(twiddle_h_rsc_0_3_qa[26]),
        .O(\twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[26]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    t_mul_cmp_z_oreg_pconst_63_32_reg_i_74
       (.I0(twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0[25]),
        .I1(twiddle_h_rsc_0_3_i_bcwt_reg_0),
        .I2(twiddle_h_rsc_0_3_qa[25]),
        .O(\twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[25]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    t_mul_cmp_z_oreg_pconst_63_32_reg_i_76
       (.I0(twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0[24]),
        .I1(twiddle_h_rsc_0_3_i_bcwt_reg_0),
        .I2(twiddle_h_rsc_0_3_qa[24]),
        .O(\twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[24]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    t_mul_cmp_z_oreg_pconst_63_32_reg_i_78
       (.I0(twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0[23]),
        .I1(twiddle_h_rsc_0_3_i_bcwt_reg_0),
        .I2(twiddle_h_rsc_0_3_qa[23]),
        .O(\twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[23]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    t_mul_cmp_z_oreg_pconst_63_32_reg_i_80
       (.I0(twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0[22]),
        .I1(twiddle_h_rsc_0_3_i_bcwt_reg_0),
        .I2(twiddle_h_rsc_0_3_qa[22]),
        .O(\twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[22]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    t_mul_cmp_z_oreg_pconst_63_32_reg_i_82
       (.I0(twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0[21]),
        .I1(twiddle_h_rsc_0_3_i_bcwt_reg_0),
        .I2(twiddle_h_rsc_0_3_qa[21]),
        .O(\twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[21]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    t_mul_cmp_z_oreg_pconst_63_32_reg_i_84
       (.I0(twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0[20]),
        .I1(twiddle_h_rsc_0_3_i_bcwt_reg_0),
        .I2(twiddle_h_rsc_0_3_qa[20]),
        .O(\twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[20]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    t_mul_cmp_z_oreg_pconst_63_32_reg_i_86
       (.I0(twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0[19]),
        .I1(twiddle_h_rsc_0_3_i_bcwt_reg_0),
        .I2(twiddle_h_rsc_0_3_qa[19]),
        .O(\twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[19]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    t_mul_cmp_z_oreg_pconst_63_32_reg_i_88
       (.I0(twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0[18]),
        .I1(twiddle_h_rsc_0_3_i_bcwt_reg_0),
        .I2(twiddle_h_rsc_0_3_qa[18]),
        .O(\twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[18]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    t_mul_cmp_z_oreg_pconst_63_32_reg_i_90
       (.I0(twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0[17]),
        .I1(twiddle_h_rsc_0_3_i_bcwt_reg_0),
        .I2(twiddle_h_rsc_0_3_qa[17]),
        .O(\twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[17]_0 ));
  FDRE twiddle_h_rsc_0_3_i_bcwt_reg
       (.C(clk),
        .CE(1'b1),
        .D(twiddle_h_rsc_0_3_i_bcwt_reg_1),
        .Q(twiddle_h_rsc_0_3_i_bcwt_reg_0),
        .R(rst));
  FDRE \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[0] 
       (.C(clk),
        .CE(E),
        .D(twiddle_h_rsc_0_3_qa[0]),
        .Q(twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0[0]),
        .R(1'b0));
  FDRE \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[10] 
       (.C(clk),
        .CE(E),
        .D(twiddle_h_rsc_0_3_qa[10]),
        .Q(twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0[10]),
        .R(1'b0));
  FDRE \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[11] 
       (.C(clk),
        .CE(E),
        .D(twiddle_h_rsc_0_3_qa[11]),
        .Q(twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0[11]),
        .R(1'b0));
  FDRE \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[12] 
       (.C(clk),
        .CE(E),
        .D(twiddle_h_rsc_0_3_qa[12]),
        .Q(twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0[12]),
        .R(1'b0));
  FDRE \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[13] 
       (.C(clk),
        .CE(E),
        .D(twiddle_h_rsc_0_3_qa[13]),
        .Q(twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0[13]),
        .R(1'b0));
  FDRE \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[14] 
       (.C(clk),
        .CE(E),
        .D(twiddle_h_rsc_0_3_qa[14]),
        .Q(twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0[14]),
        .R(1'b0));
  FDRE \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[15] 
       (.C(clk),
        .CE(E),
        .D(twiddle_h_rsc_0_3_qa[15]),
        .Q(twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0[15]),
        .R(1'b0));
  FDRE \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[16] 
       (.C(clk),
        .CE(E),
        .D(twiddle_h_rsc_0_3_qa[16]),
        .Q(twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0[16]),
        .R(1'b0));
  FDRE \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[17] 
       (.C(clk),
        .CE(E),
        .D(twiddle_h_rsc_0_3_qa[17]),
        .Q(twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0[17]),
        .R(1'b0));
  FDRE \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[18] 
       (.C(clk),
        .CE(E),
        .D(twiddle_h_rsc_0_3_qa[18]),
        .Q(twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0[18]),
        .R(1'b0));
  FDRE \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[19] 
       (.C(clk),
        .CE(E),
        .D(twiddle_h_rsc_0_3_qa[19]),
        .Q(twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0[19]),
        .R(1'b0));
  FDRE \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[1] 
       (.C(clk),
        .CE(E),
        .D(twiddle_h_rsc_0_3_qa[1]),
        .Q(twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0[1]),
        .R(1'b0));
  FDRE \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[20] 
       (.C(clk),
        .CE(E),
        .D(twiddle_h_rsc_0_3_qa[20]),
        .Q(twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0[20]),
        .R(1'b0));
  FDRE \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[21] 
       (.C(clk),
        .CE(E),
        .D(twiddle_h_rsc_0_3_qa[21]),
        .Q(twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0[21]),
        .R(1'b0));
  FDRE \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[22] 
       (.C(clk),
        .CE(E),
        .D(twiddle_h_rsc_0_3_qa[22]),
        .Q(twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0[22]),
        .R(1'b0));
  FDRE \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[23] 
       (.C(clk),
        .CE(E),
        .D(twiddle_h_rsc_0_3_qa[23]),
        .Q(twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0[23]),
        .R(1'b0));
  FDRE \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[24] 
       (.C(clk),
        .CE(E),
        .D(twiddle_h_rsc_0_3_qa[24]),
        .Q(twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0[24]),
        .R(1'b0));
  FDRE \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[25] 
       (.C(clk),
        .CE(E),
        .D(twiddle_h_rsc_0_3_qa[25]),
        .Q(twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0[25]),
        .R(1'b0));
  FDRE \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[26] 
       (.C(clk),
        .CE(E),
        .D(twiddle_h_rsc_0_3_qa[26]),
        .Q(twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0[26]),
        .R(1'b0));
  FDRE \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[27] 
       (.C(clk),
        .CE(E),
        .D(twiddle_h_rsc_0_3_qa[27]),
        .Q(twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0[27]),
        .R(1'b0));
  FDRE \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[28] 
       (.C(clk),
        .CE(E),
        .D(twiddle_h_rsc_0_3_qa[28]),
        .Q(twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0[28]),
        .R(1'b0));
  FDRE \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[29] 
       (.C(clk),
        .CE(E),
        .D(twiddle_h_rsc_0_3_qa[29]),
        .Q(twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0[29]),
        .R(1'b0));
  FDRE \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[2] 
       (.C(clk),
        .CE(E),
        .D(twiddle_h_rsc_0_3_qa[2]),
        .Q(twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0[2]),
        .R(1'b0));
  FDRE \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[30] 
       (.C(clk),
        .CE(E),
        .D(twiddle_h_rsc_0_3_qa[30]),
        .Q(twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0[30]),
        .R(1'b0));
  FDRE \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[31] 
       (.C(clk),
        .CE(E),
        .D(twiddle_h_rsc_0_3_qa[31]),
        .Q(twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0[31]),
        .R(1'b0));
  FDRE \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[3] 
       (.C(clk),
        .CE(E),
        .D(twiddle_h_rsc_0_3_qa[3]),
        .Q(twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0[3]),
        .R(1'b0));
  FDRE \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[4] 
       (.C(clk),
        .CE(E),
        .D(twiddle_h_rsc_0_3_qa[4]),
        .Q(twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0[4]),
        .R(1'b0));
  FDRE \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[5] 
       (.C(clk),
        .CE(E),
        .D(twiddle_h_rsc_0_3_qa[5]),
        .Q(twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0[5]),
        .R(1'b0));
  FDRE \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[6] 
       (.C(clk),
        .CE(E),
        .D(twiddle_h_rsc_0_3_qa[6]),
        .Q(twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0[6]),
        .R(1'b0));
  FDRE \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[7] 
       (.C(clk),
        .CE(E),
        .D(twiddle_h_rsc_0_3_qa[7]),
        .Q(twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0[7]),
        .R(1'b0));
  FDRE \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[8] 
       (.C(clk),
        .CE(E),
        .D(twiddle_h_rsc_0_3_qa[8]),
        .Q(twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0[8]),
        .R(1'b0));
  FDRE \twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[9] 
       (.C(clk),
        .CE(E),
        .D(twiddle_h_rsc_0_3_qa[9]),
        .Q(twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    vector_i_101
       (.I0(twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0[13]),
        .I1(twiddle_h_rsc_0_3_i_bcwt_reg_0),
        .I2(twiddle_h_rsc_0_3_qa[13]),
        .O(\twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[13]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    vector_i_103
       (.I0(twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0[12]),
        .I1(twiddle_h_rsc_0_3_i_bcwt_reg_0),
        .I2(twiddle_h_rsc_0_3_qa[12]),
        .O(\twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[12]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    vector_i_105
       (.I0(twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0[11]),
        .I1(twiddle_h_rsc_0_3_i_bcwt_reg_0),
        .I2(twiddle_h_rsc_0_3_qa[11]),
        .O(\twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[11]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    vector_i_107
       (.I0(twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0[10]),
        .I1(twiddle_h_rsc_0_3_i_bcwt_reg_0),
        .I2(twiddle_h_rsc_0_3_qa[10]),
        .O(\twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[10]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    vector_i_109
       (.I0(twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0[9]),
        .I1(twiddle_h_rsc_0_3_i_bcwt_reg_0),
        .I2(twiddle_h_rsc_0_3_qa[9]),
        .O(\twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[9]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    vector_i_111
       (.I0(twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0[8]),
        .I1(twiddle_h_rsc_0_3_i_bcwt_reg_0),
        .I2(twiddle_h_rsc_0_3_qa[8]),
        .O(\twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[8]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    vector_i_113
       (.I0(twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0[7]),
        .I1(twiddle_h_rsc_0_3_i_bcwt_reg_0),
        .I2(twiddle_h_rsc_0_3_qa[7]),
        .O(\twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[7]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    vector_i_115
       (.I0(twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0[6]),
        .I1(twiddle_h_rsc_0_3_i_bcwt_reg_0),
        .I2(twiddle_h_rsc_0_3_qa[6]),
        .O(\twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[6]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    vector_i_117
       (.I0(twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0[5]),
        .I1(twiddle_h_rsc_0_3_i_bcwt_reg_0),
        .I2(twiddle_h_rsc_0_3_qa[5]),
        .O(\twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[5]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    vector_i_119
       (.I0(twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0[4]),
        .I1(twiddle_h_rsc_0_3_i_bcwt_reg_0),
        .I2(twiddle_h_rsc_0_3_qa[4]),
        .O(\twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[4]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    vector_i_121
       (.I0(twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0[3]),
        .I1(twiddle_h_rsc_0_3_i_bcwt_reg_0),
        .I2(twiddle_h_rsc_0_3_qa[3]),
        .O(\twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    vector_i_123
       (.I0(twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0[2]),
        .I1(twiddle_h_rsc_0_3_i_bcwt_reg_0),
        .I2(twiddle_h_rsc_0_3_qa[2]),
        .O(\twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    vector_i_125
       (.I0(twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0[1]),
        .I1(twiddle_h_rsc_0_3_i_bcwt_reg_0),
        .I2(twiddle_h_rsc_0_3_qa[1]),
        .O(\twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    vector_i_127
       (.I0(twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0[0]),
        .I1(twiddle_h_rsc_0_3_i_bcwt_reg_0),
        .I2(twiddle_h_rsc_0_3_qa[0]),
        .O(\twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    vector_i_95
       (.I0(twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0[16]),
        .I1(twiddle_h_rsc_0_3_i_bcwt_reg_0),
        .I2(twiddle_h_rsc_0_3_qa[16]),
        .O(\twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[16]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    vector_i_97
       (.I0(twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0[15]),
        .I1(twiddle_h_rsc_0_3_i_bcwt_reg_0),
        .I2(twiddle_h_rsc_0_3_qa[15]),
        .O(\twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[15]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    vector_i_99
       (.I0(twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0[14]),
        .I1(twiddle_h_rsc_0_3_i_bcwt_reg_0),
        .I2(twiddle_h_rsc_0_3_qa[14]),
        .O(\twiddle_h_rsc_0_3_i_qa_d_bfwt_31_0_reg[14]_0 ));
endmodule

(* ORIG_REF_NAME = "inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1" *) 
module Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1
   (twiddle_rsc_0_0_i_bcwt,
    \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[31] ,
    \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[30] ,
    \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[29] ,
    \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[28] ,
    \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[27] ,
    \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[26] ,
    \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[25] ,
    \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[24] ,
    \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[23] ,
    \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[22] ,
    \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[21] ,
    \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[20] ,
    \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[19] ,
    \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[18] ,
    \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[17] ,
    \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[16] ,
    \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[15] ,
    \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[14] ,
    \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[13] ,
    \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[12] ,
    \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[11] ,
    \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[10] ,
    \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[9] ,
    \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[8] ,
    \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[7] ,
    \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[6] ,
    \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[5] ,
    \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[4] ,
    \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[3] ,
    \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[2] ,
    \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[1] ,
    \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[0] ,
    rst,
    twiddle_rsc_0_0_i_bcwt_reg,
    clk,
    twiddle_rsc_0_0_qa,
    E);
  output twiddle_rsc_0_0_i_bcwt;
  output \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[31] ;
  output \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[30] ;
  output \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[29] ;
  output \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[28] ;
  output \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[27] ;
  output \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[26] ;
  output \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[25] ;
  output \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[24] ;
  output \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[23] ;
  output \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[22] ;
  output \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[21] ;
  output \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[20] ;
  output \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[19] ;
  output \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[18] ;
  output \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[17] ;
  output \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[16] ;
  output \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[15] ;
  output \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[14] ;
  output \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[13] ;
  output \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[12] ;
  output \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[11] ;
  output \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[10] ;
  output \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[9] ;
  output \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[8] ;
  output \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[7] ;
  output \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[6] ;
  output \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[5] ;
  output \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[4] ;
  output \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[3] ;
  output \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[2] ;
  output \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[1] ;
  output \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[0] ;
  input rst;
  input twiddle_rsc_0_0_i_bcwt_reg;
  input clk;
  input [31:0]twiddle_rsc_0_0_qa;
  input [0:0]E;

  wire [0:0]E;
  wire clk;
  wire rst;
  wire twiddle_rsc_0_0_i_bcwt;
  wire twiddle_rsc_0_0_i_bcwt_reg;
  wire \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[0] ;
  wire \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[10] ;
  wire \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[11] ;
  wire \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[12] ;
  wire \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[13] ;
  wire \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[14] ;
  wire \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[15] ;
  wire \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[16] ;
  wire \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[17] ;
  wire \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[18] ;
  wire \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[19] ;
  wire \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[1] ;
  wire \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[20] ;
  wire \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[21] ;
  wire \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[22] ;
  wire \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[23] ;
  wire \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[24] ;
  wire \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[25] ;
  wire \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[26] ;
  wire \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[27] ;
  wire \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[28] ;
  wire \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[29] ;
  wire \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[2] ;
  wire \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[30] ;
  wire \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[31] ;
  wire \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[3] ;
  wire \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[4] ;
  wire \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[5] ;
  wire \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[6] ;
  wire \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[7] ;
  wire \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[8] ;
  wire \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[9] ;
  wire [31:0]twiddle_rsc_0_0_qa;

  Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_twiddle_rsc_0_0_wait_dp inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_twiddle_rsc_0_0_wait_dp_inst
       (.E(E),
        .clk(clk),
        .rst(rst),
        .twiddle_rsc_0_0_i_bcwt_reg_0(twiddle_rsc_0_0_i_bcwt),
        .twiddle_rsc_0_0_i_bcwt_reg_1(twiddle_rsc_0_0_i_bcwt_reg),
        .\twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[0]_0 (\twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[0] ),
        .\twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[10]_0 (\twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[10] ),
        .\twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[11]_0 (\twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[11] ),
        .\twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[12]_0 (\twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[12] ),
        .\twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[13]_0 (\twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[13] ),
        .\twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[14]_0 (\twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[14] ),
        .\twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[15]_0 (\twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[15] ),
        .\twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[16]_0 (\twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[16] ),
        .\twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[17]_0 (\twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[17] ),
        .\twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[18]_0 (\twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[18] ),
        .\twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[19]_0 (\twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[19] ),
        .\twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[1]_0 (\twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[1] ),
        .\twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[20]_0 (\twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[20] ),
        .\twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[21]_0 (\twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[21] ),
        .\twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[22]_0 (\twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[22] ),
        .\twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[23]_0 (\twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[23] ),
        .\twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[24]_0 (\twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[24] ),
        .\twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[25]_0 (\twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[25] ),
        .\twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[26]_0 (\twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[26] ),
        .\twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[27]_0 (\twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[27] ),
        .\twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[28]_0 (\twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[28] ),
        .\twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[29]_0 (\twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[29] ),
        .\twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[2]_0 (\twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[2] ),
        .\twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[30]_0 (\twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[30] ),
        .\twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[31]_0 (\twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[31] ),
        .\twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[3]_0 (\twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[3] ),
        .\twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[4]_0 (\twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[4] ),
        .\twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[5]_0 (\twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[5] ),
        .\twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[6]_0 (\twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[6] ),
        .\twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[7]_0 (\twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[7] ),
        .\twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[8]_0 (\twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[8] ),
        .\twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[9]_0 (\twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[9] ),
        .twiddle_rsc_0_0_qa(twiddle_rsc_0_0_qa));
endmodule

(* ORIG_REF_NAME = "inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_twiddle_rsc_0_0_wait_dp" *) 
module Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_twiddle_rsc_0_0_wait_dp
   (twiddle_rsc_0_0_i_bcwt_reg_0,
    \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[31]_0 ,
    \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[30]_0 ,
    \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[29]_0 ,
    \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[28]_0 ,
    \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[27]_0 ,
    \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[26]_0 ,
    \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[25]_0 ,
    \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[24]_0 ,
    \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[23]_0 ,
    \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[22]_0 ,
    \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[21]_0 ,
    \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[20]_0 ,
    \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[19]_0 ,
    \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[18]_0 ,
    \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[17]_0 ,
    \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[16]_0 ,
    \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[15]_0 ,
    \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[14]_0 ,
    \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[13]_0 ,
    \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[12]_0 ,
    \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[11]_0 ,
    \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[10]_0 ,
    \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[9]_0 ,
    \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[8]_0 ,
    \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[7]_0 ,
    \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[6]_0 ,
    \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[5]_0 ,
    \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[4]_0 ,
    \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[3]_0 ,
    \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[2]_0 ,
    \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[1]_0 ,
    \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[0]_0 ,
    rst,
    twiddle_rsc_0_0_i_bcwt_reg_1,
    clk,
    twiddle_rsc_0_0_qa,
    E);
  output twiddle_rsc_0_0_i_bcwt_reg_0;
  output \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[31]_0 ;
  output \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[30]_0 ;
  output \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[29]_0 ;
  output \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[28]_0 ;
  output \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[27]_0 ;
  output \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[26]_0 ;
  output \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[25]_0 ;
  output \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[24]_0 ;
  output \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[23]_0 ;
  output \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[22]_0 ;
  output \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[21]_0 ;
  output \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[20]_0 ;
  output \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[19]_0 ;
  output \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[18]_0 ;
  output \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[17]_0 ;
  output \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[16]_0 ;
  output \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[15]_0 ;
  output \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[14]_0 ;
  output \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[13]_0 ;
  output \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[12]_0 ;
  output \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[11]_0 ;
  output \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[10]_0 ;
  output \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[9]_0 ;
  output \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[8]_0 ;
  output \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[7]_0 ;
  output \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[6]_0 ;
  output \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[5]_0 ;
  output \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[4]_0 ;
  output \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[3]_0 ;
  output \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[2]_0 ;
  output \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[1]_0 ;
  output \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[0]_0 ;
  input rst;
  input twiddle_rsc_0_0_i_bcwt_reg_1;
  input clk;
  input [31:0]twiddle_rsc_0_0_qa;
  input [0:0]E;

  wire [0:0]E;
  wire clk;
  wire rst;
  wire twiddle_rsc_0_0_i_bcwt_reg_0;
  wire twiddle_rsc_0_0_i_bcwt_reg_1;
  wire [31:0]twiddle_rsc_0_0_i_qa_d_bfwt_31_0;
  wire \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[0]_0 ;
  wire \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[10]_0 ;
  wire \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[11]_0 ;
  wire \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[12]_0 ;
  wire \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[13]_0 ;
  wire \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[14]_0 ;
  wire \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[15]_0 ;
  wire \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[16]_0 ;
  wire \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[17]_0 ;
  wire \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[18]_0 ;
  wire \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[19]_0 ;
  wire \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[1]_0 ;
  wire \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[20]_0 ;
  wire \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[21]_0 ;
  wire \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[22]_0 ;
  wire \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[23]_0 ;
  wire \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[24]_0 ;
  wire \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[25]_0 ;
  wire \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[26]_0 ;
  wire \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[27]_0 ;
  wire \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[28]_0 ;
  wire \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[29]_0 ;
  wire \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[2]_0 ;
  wire \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[30]_0 ;
  wire \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[31]_0 ;
  wire \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[3]_0 ;
  wire \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[4]_0 ;
  wire \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[5]_0 ;
  wire \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[6]_0 ;
  wire \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[7]_0 ;
  wire \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[8]_0 ;
  wire \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[9]_0 ;
  wire [31:0]twiddle_rsc_0_0_qa;

  FDRE twiddle_rsc_0_0_i_bcwt_reg
       (.C(clk),
        .CE(1'b1),
        .D(twiddle_rsc_0_0_i_bcwt_reg_1),
        .Q(twiddle_rsc_0_0_i_bcwt_reg_0),
        .R(rst));
  FDRE \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[0] 
       (.C(clk),
        .CE(E),
        .D(twiddle_rsc_0_0_qa[0]),
        .Q(twiddle_rsc_0_0_i_qa_d_bfwt_31_0[0]),
        .R(1'b0));
  FDRE \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[10] 
       (.C(clk),
        .CE(E),
        .D(twiddle_rsc_0_0_qa[10]),
        .Q(twiddle_rsc_0_0_i_qa_d_bfwt_31_0[10]),
        .R(1'b0));
  FDRE \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[11] 
       (.C(clk),
        .CE(E),
        .D(twiddle_rsc_0_0_qa[11]),
        .Q(twiddle_rsc_0_0_i_qa_d_bfwt_31_0[11]),
        .R(1'b0));
  FDRE \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[12] 
       (.C(clk),
        .CE(E),
        .D(twiddle_rsc_0_0_qa[12]),
        .Q(twiddle_rsc_0_0_i_qa_d_bfwt_31_0[12]),
        .R(1'b0));
  FDRE \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[13] 
       (.C(clk),
        .CE(E),
        .D(twiddle_rsc_0_0_qa[13]),
        .Q(twiddle_rsc_0_0_i_qa_d_bfwt_31_0[13]),
        .R(1'b0));
  FDRE \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[14] 
       (.C(clk),
        .CE(E),
        .D(twiddle_rsc_0_0_qa[14]),
        .Q(twiddle_rsc_0_0_i_qa_d_bfwt_31_0[14]),
        .R(1'b0));
  FDRE \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[15] 
       (.C(clk),
        .CE(E),
        .D(twiddle_rsc_0_0_qa[15]),
        .Q(twiddle_rsc_0_0_i_qa_d_bfwt_31_0[15]),
        .R(1'b0));
  FDRE \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[16] 
       (.C(clk),
        .CE(E),
        .D(twiddle_rsc_0_0_qa[16]),
        .Q(twiddle_rsc_0_0_i_qa_d_bfwt_31_0[16]),
        .R(1'b0));
  FDRE \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[17] 
       (.C(clk),
        .CE(E),
        .D(twiddle_rsc_0_0_qa[17]),
        .Q(twiddle_rsc_0_0_i_qa_d_bfwt_31_0[17]),
        .R(1'b0));
  FDRE \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[18] 
       (.C(clk),
        .CE(E),
        .D(twiddle_rsc_0_0_qa[18]),
        .Q(twiddle_rsc_0_0_i_qa_d_bfwt_31_0[18]),
        .R(1'b0));
  FDRE \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[19] 
       (.C(clk),
        .CE(E),
        .D(twiddle_rsc_0_0_qa[19]),
        .Q(twiddle_rsc_0_0_i_qa_d_bfwt_31_0[19]),
        .R(1'b0));
  FDRE \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[1] 
       (.C(clk),
        .CE(E),
        .D(twiddle_rsc_0_0_qa[1]),
        .Q(twiddle_rsc_0_0_i_qa_d_bfwt_31_0[1]),
        .R(1'b0));
  FDRE \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[20] 
       (.C(clk),
        .CE(E),
        .D(twiddle_rsc_0_0_qa[20]),
        .Q(twiddle_rsc_0_0_i_qa_d_bfwt_31_0[20]),
        .R(1'b0));
  FDRE \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[21] 
       (.C(clk),
        .CE(E),
        .D(twiddle_rsc_0_0_qa[21]),
        .Q(twiddle_rsc_0_0_i_qa_d_bfwt_31_0[21]),
        .R(1'b0));
  FDRE \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[22] 
       (.C(clk),
        .CE(E),
        .D(twiddle_rsc_0_0_qa[22]),
        .Q(twiddle_rsc_0_0_i_qa_d_bfwt_31_0[22]),
        .R(1'b0));
  FDRE \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[23] 
       (.C(clk),
        .CE(E),
        .D(twiddle_rsc_0_0_qa[23]),
        .Q(twiddle_rsc_0_0_i_qa_d_bfwt_31_0[23]),
        .R(1'b0));
  FDRE \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[24] 
       (.C(clk),
        .CE(E),
        .D(twiddle_rsc_0_0_qa[24]),
        .Q(twiddle_rsc_0_0_i_qa_d_bfwt_31_0[24]),
        .R(1'b0));
  FDRE \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[25] 
       (.C(clk),
        .CE(E),
        .D(twiddle_rsc_0_0_qa[25]),
        .Q(twiddle_rsc_0_0_i_qa_d_bfwt_31_0[25]),
        .R(1'b0));
  FDRE \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[26] 
       (.C(clk),
        .CE(E),
        .D(twiddle_rsc_0_0_qa[26]),
        .Q(twiddle_rsc_0_0_i_qa_d_bfwt_31_0[26]),
        .R(1'b0));
  FDRE \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[27] 
       (.C(clk),
        .CE(E),
        .D(twiddle_rsc_0_0_qa[27]),
        .Q(twiddle_rsc_0_0_i_qa_d_bfwt_31_0[27]),
        .R(1'b0));
  FDRE \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[28] 
       (.C(clk),
        .CE(E),
        .D(twiddle_rsc_0_0_qa[28]),
        .Q(twiddle_rsc_0_0_i_qa_d_bfwt_31_0[28]),
        .R(1'b0));
  FDRE \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[29] 
       (.C(clk),
        .CE(E),
        .D(twiddle_rsc_0_0_qa[29]),
        .Q(twiddle_rsc_0_0_i_qa_d_bfwt_31_0[29]),
        .R(1'b0));
  FDRE \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[2] 
       (.C(clk),
        .CE(E),
        .D(twiddle_rsc_0_0_qa[2]),
        .Q(twiddle_rsc_0_0_i_qa_d_bfwt_31_0[2]),
        .R(1'b0));
  FDRE \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[30] 
       (.C(clk),
        .CE(E),
        .D(twiddle_rsc_0_0_qa[30]),
        .Q(twiddle_rsc_0_0_i_qa_d_bfwt_31_0[30]),
        .R(1'b0));
  FDRE \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[31] 
       (.C(clk),
        .CE(E),
        .D(twiddle_rsc_0_0_qa[31]),
        .Q(twiddle_rsc_0_0_i_qa_d_bfwt_31_0[31]),
        .R(1'b0));
  FDRE \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[3] 
       (.C(clk),
        .CE(E),
        .D(twiddle_rsc_0_0_qa[3]),
        .Q(twiddle_rsc_0_0_i_qa_d_bfwt_31_0[3]),
        .R(1'b0));
  FDRE \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[4] 
       (.C(clk),
        .CE(E),
        .D(twiddle_rsc_0_0_qa[4]),
        .Q(twiddle_rsc_0_0_i_qa_d_bfwt_31_0[4]),
        .R(1'b0));
  FDRE \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[5] 
       (.C(clk),
        .CE(E),
        .D(twiddle_rsc_0_0_qa[5]),
        .Q(twiddle_rsc_0_0_i_qa_d_bfwt_31_0[5]),
        .R(1'b0));
  FDRE \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[6] 
       (.C(clk),
        .CE(E),
        .D(twiddle_rsc_0_0_qa[6]),
        .Q(twiddle_rsc_0_0_i_qa_d_bfwt_31_0[6]),
        .R(1'b0));
  FDRE \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[7] 
       (.C(clk),
        .CE(E),
        .D(twiddle_rsc_0_0_qa[7]),
        .Q(twiddle_rsc_0_0_i_qa_d_bfwt_31_0[7]),
        .R(1'b0));
  FDRE \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[8] 
       (.C(clk),
        .CE(E),
        .D(twiddle_rsc_0_0_qa[8]),
        .Q(twiddle_rsc_0_0_i_qa_d_bfwt_31_0[8]),
        .R(1'b0));
  FDRE \twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[9] 
       (.C(clk),
        .CE(E),
        .D(twiddle_rsc_0_0_qa[9]),
        .Q(twiddle_rsc_0_0_i_qa_d_bfwt_31_0[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    vector__3_i_101
       (.I0(twiddle_rsc_0_0_i_qa_d_bfwt_31_0[0]),
        .I1(twiddle_rsc_0_0_i_bcwt_reg_0),
        .I2(twiddle_rsc_0_0_qa[0]),
        .O(\twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    vector__3_i_69
       (.I0(twiddle_rsc_0_0_i_qa_d_bfwt_31_0[16]),
        .I1(twiddle_rsc_0_0_i_bcwt_reg_0),
        .I2(twiddle_rsc_0_0_qa[16]),
        .O(\twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[16]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    vector__3_i_71
       (.I0(twiddle_rsc_0_0_i_qa_d_bfwt_31_0[15]),
        .I1(twiddle_rsc_0_0_i_bcwt_reg_0),
        .I2(twiddle_rsc_0_0_qa[15]),
        .O(\twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[15]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    vector__3_i_73
       (.I0(twiddle_rsc_0_0_i_qa_d_bfwt_31_0[14]),
        .I1(twiddle_rsc_0_0_i_bcwt_reg_0),
        .I2(twiddle_rsc_0_0_qa[14]),
        .O(\twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[14]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    vector__3_i_75
       (.I0(twiddle_rsc_0_0_i_qa_d_bfwt_31_0[13]),
        .I1(twiddle_rsc_0_0_i_bcwt_reg_0),
        .I2(twiddle_rsc_0_0_qa[13]),
        .O(\twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[13]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    vector__3_i_77
       (.I0(twiddle_rsc_0_0_i_qa_d_bfwt_31_0[12]),
        .I1(twiddle_rsc_0_0_i_bcwt_reg_0),
        .I2(twiddle_rsc_0_0_qa[12]),
        .O(\twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[12]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    vector__3_i_79
       (.I0(twiddle_rsc_0_0_i_qa_d_bfwt_31_0[11]),
        .I1(twiddle_rsc_0_0_i_bcwt_reg_0),
        .I2(twiddle_rsc_0_0_qa[11]),
        .O(\twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[11]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    vector__3_i_81
       (.I0(twiddle_rsc_0_0_i_qa_d_bfwt_31_0[10]),
        .I1(twiddle_rsc_0_0_i_bcwt_reg_0),
        .I2(twiddle_rsc_0_0_qa[10]),
        .O(\twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[10]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    vector__3_i_83
       (.I0(twiddle_rsc_0_0_i_qa_d_bfwt_31_0[9]),
        .I1(twiddle_rsc_0_0_i_bcwt_reg_0),
        .I2(twiddle_rsc_0_0_qa[9]),
        .O(\twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[9]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    vector__3_i_85
       (.I0(twiddle_rsc_0_0_i_qa_d_bfwt_31_0[8]),
        .I1(twiddle_rsc_0_0_i_bcwt_reg_0),
        .I2(twiddle_rsc_0_0_qa[8]),
        .O(\twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[8]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    vector__3_i_87
       (.I0(twiddle_rsc_0_0_i_qa_d_bfwt_31_0[7]),
        .I1(twiddle_rsc_0_0_i_bcwt_reg_0),
        .I2(twiddle_rsc_0_0_qa[7]),
        .O(\twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[7]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    vector__3_i_89
       (.I0(twiddle_rsc_0_0_i_qa_d_bfwt_31_0[6]),
        .I1(twiddle_rsc_0_0_i_bcwt_reg_0),
        .I2(twiddle_rsc_0_0_qa[6]),
        .O(\twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[6]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    vector__3_i_91
       (.I0(twiddle_rsc_0_0_i_qa_d_bfwt_31_0[5]),
        .I1(twiddle_rsc_0_0_i_bcwt_reg_0),
        .I2(twiddle_rsc_0_0_qa[5]),
        .O(\twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[5]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    vector__3_i_93
       (.I0(twiddle_rsc_0_0_i_qa_d_bfwt_31_0[4]),
        .I1(twiddle_rsc_0_0_i_bcwt_reg_0),
        .I2(twiddle_rsc_0_0_qa[4]),
        .O(\twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[4]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    vector__3_i_95
       (.I0(twiddle_rsc_0_0_i_qa_d_bfwt_31_0[3]),
        .I1(twiddle_rsc_0_0_i_bcwt_reg_0),
        .I2(twiddle_rsc_0_0_qa[3]),
        .O(\twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    vector__3_i_97
       (.I0(twiddle_rsc_0_0_i_qa_d_bfwt_31_0[2]),
        .I1(twiddle_rsc_0_0_i_bcwt_reg_0),
        .I2(twiddle_rsc_0_0_qa[2]),
        .O(\twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    vector__3_i_99
       (.I0(twiddle_rsc_0_0_i_qa_d_bfwt_31_0[1]),
        .I1(twiddle_rsc_0_0_i_bcwt_reg_0),
        .I2(twiddle_rsc_0_0_qa[1]),
        .O(\twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    z_mul_cmp_z_oreg_reg_i_61
       (.I0(twiddle_rsc_0_0_i_qa_d_bfwt_31_0[31]),
        .I1(twiddle_rsc_0_0_i_bcwt_reg_0),
        .I2(twiddle_rsc_0_0_qa[31]),
        .O(\twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[31]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    z_mul_cmp_z_oreg_reg_i_63
       (.I0(twiddle_rsc_0_0_i_qa_d_bfwt_31_0[30]),
        .I1(twiddle_rsc_0_0_i_bcwt_reg_0),
        .I2(twiddle_rsc_0_0_qa[30]),
        .O(\twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[30]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    z_mul_cmp_z_oreg_reg_i_65
       (.I0(twiddle_rsc_0_0_i_qa_d_bfwt_31_0[29]),
        .I1(twiddle_rsc_0_0_i_bcwt_reg_0),
        .I2(twiddle_rsc_0_0_qa[29]),
        .O(\twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[29]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    z_mul_cmp_z_oreg_reg_i_67
       (.I0(twiddle_rsc_0_0_i_qa_d_bfwt_31_0[28]),
        .I1(twiddle_rsc_0_0_i_bcwt_reg_0),
        .I2(twiddle_rsc_0_0_qa[28]),
        .O(\twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[28]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    z_mul_cmp_z_oreg_reg_i_69
       (.I0(twiddle_rsc_0_0_i_qa_d_bfwt_31_0[27]),
        .I1(twiddle_rsc_0_0_i_bcwt_reg_0),
        .I2(twiddle_rsc_0_0_qa[27]),
        .O(\twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[27]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    z_mul_cmp_z_oreg_reg_i_71
       (.I0(twiddle_rsc_0_0_i_qa_d_bfwt_31_0[26]),
        .I1(twiddle_rsc_0_0_i_bcwt_reg_0),
        .I2(twiddle_rsc_0_0_qa[26]),
        .O(\twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[26]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    z_mul_cmp_z_oreg_reg_i_73
       (.I0(twiddle_rsc_0_0_i_qa_d_bfwt_31_0[25]),
        .I1(twiddle_rsc_0_0_i_bcwt_reg_0),
        .I2(twiddle_rsc_0_0_qa[25]),
        .O(\twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[25]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    z_mul_cmp_z_oreg_reg_i_75
       (.I0(twiddle_rsc_0_0_i_qa_d_bfwt_31_0[24]),
        .I1(twiddle_rsc_0_0_i_bcwt_reg_0),
        .I2(twiddle_rsc_0_0_qa[24]),
        .O(\twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[24]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    z_mul_cmp_z_oreg_reg_i_77
       (.I0(twiddle_rsc_0_0_i_qa_d_bfwt_31_0[23]),
        .I1(twiddle_rsc_0_0_i_bcwt_reg_0),
        .I2(twiddle_rsc_0_0_qa[23]),
        .O(\twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[23]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    z_mul_cmp_z_oreg_reg_i_79
       (.I0(twiddle_rsc_0_0_i_qa_d_bfwt_31_0[22]),
        .I1(twiddle_rsc_0_0_i_bcwt_reg_0),
        .I2(twiddle_rsc_0_0_qa[22]),
        .O(\twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[22]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    z_mul_cmp_z_oreg_reg_i_81
       (.I0(twiddle_rsc_0_0_i_qa_d_bfwt_31_0[21]),
        .I1(twiddle_rsc_0_0_i_bcwt_reg_0),
        .I2(twiddle_rsc_0_0_qa[21]),
        .O(\twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[21]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    z_mul_cmp_z_oreg_reg_i_83
       (.I0(twiddle_rsc_0_0_i_qa_d_bfwt_31_0[20]),
        .I1(twiddle_rsc_0_0_i_bcwt_reg_0),
        .I2(twiddle_rsc_0_0_qa[20]),
        .O(\twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[20]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    z_mul_cmp_z_oreg_reg_i_85
       (.I0(twiddle_rsc_0_0_i_qa_d_bfwt_31_0[19]),
        .I1(twiddle_rsc_0_0_i_bcwt_reg_0),
        .I2(twiddle_rsc_0_0_qa[19]),
        .O(\twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[19]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    z_mul_cmp_z_oreg_reg_i_87
       (.I0(twiddle_rsc_0_0_i_qa_d_bfwt_31_0[18]),
        .I1(twiddle_rsc_0_0_i_bcwt_reg_0),
        .I2(twiddle_rsc_0_0_qa[18]),
        .O(\twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[18]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    z_mul_cmp_z_oreg_reg_i_89
       (.I0(twiddle_rsc_0_0_i_qa_d_bfwt_31_0[17]),
        .I1(twiddle_rsc_0_0_i_bcwt_reg_0),
        .I2(twiddle_rsc_0_0_qa[17]),
        .O(\twiddle_rsc_0_0_i_qa_d_bfwt_31_0_reg[17]_0 ));
endmodule

(* ORIG_REF_NAME = "inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1" *) 
module Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1
   (twiddle_rsc_0_1_i_bcwt,
    \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[31] ,
    \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[30] ,
    \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[29] ,
    \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[28] ,
    \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[27] ,
    \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[26] ,
    \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[25] ,
    \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[24] ,
    \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[23] ,
    \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[22] ,
    \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[21] ,
    \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[20] ,
    \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[19] ,
    \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[18] ,
    \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[17] ,
    \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[16] ,
    \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[15] ,
    \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[14] ,
    \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[13] ,
    \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[12] ,
    \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[11] ,
    \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[10] ,
    \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[9] ,
    \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[8] ,
    \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[7] ,
    \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[6] ,
    \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[5] ,
    \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[4] ,
    \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[3] ,
    \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[2] ,
    \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[1] ,
    \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[0] ,
    rst,
    twiddle_rsc_0_1_i_bcwt_reg,
    clk,
    twiddle_rsc_0_1_qa,
    E);
  output twiddle_rsc_0_1_i_bcwt;
  output \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[31] ;
  output \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[30] ;
  output \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[29] ;
  output \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[28] ;
  output \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[27] ;
  output \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[26] ;
  output \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[25] ;
  output \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[24] ;
  output \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[23] ;
  output \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[22] ;
  output \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[21] ;
  output \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[20] ;
  output \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[19] ;
  output \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[18] ;
  output \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[17] ;
  output \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[16] ;
  output \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[15] ;
  output \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[14] ;
  output \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[13] ;
  output \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[12] ;
  output \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[11] ;
  output \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[10] ;
  output \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[9] ;
  output \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[8] ;
  output \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[7] ;
  output \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[6] ;
  output \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[5] ;
  output \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[4] ;
  output \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[3] ;
  output \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[2] ;
  output \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[1] ;
  output \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[0] ;
  input rst;
  input twiddle_rsc_0_1_i_bcwt_reg;
  input clk;
  input [31:0]twiddle_rsc_0_1_qa;
  input [0:0]E;

  wire [0:0]E;
  wire clk;
  wire rst;
  wire twiddle_rsc_0_1_i_bcwt;
  wire twiddle_rsc_0_1_i_bcwt_reg;
  wire \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[0] ;
  wire \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[10] ;
  wire \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[11] ;
  wire \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[12] ;
  wire \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[13] ;
  wire \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[14] ;
  wire \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[15] ;
  wire \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[16] ;
  wire \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[17] ;
  wire \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[18] ;
  wire \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[19] ;
  wire \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[1] ;
  wire \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[20] ;
  wire \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[21] ;
  wire \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[22] ;
  wire \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[23] ;
  wire \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[24] ;
  wire \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[25] ;
  wire \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[26] ;
  wire \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[27] ;
  wire \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[28] ;
  wire \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[29] ;
  wire \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[2] ;
  wire \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[30] ;
  wire \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[31] ;
  wire \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[3] ;
  wire \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[4] ;
  wire \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[5] ;
  wire \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[6] ;
  wire \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[7] ;
  wire \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[8] ;
  wire \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[9] ;
  wire [31:0]twiddle_rsc_0_1_qa;

  Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_twiddle_rsc_0_1_wait_dp inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_twiddle_rsc_0_1_wait_dp_inst
       (.E(E),
        .clk(clk),
        .rst(rst),
        .twiddle_rsc_0_1_i_bcwt_reg_0(twiddle_rsc_0_1_i_bcwt),
        .twiddle_rsc_0_1_i_bcwt_reg_1(twiddle_rsc_0_1_i_bcwt_reg),
        .\twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[0]_0 (\twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[0] ),
        .\twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[10]_0 (\twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[10] ),
        .\twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[11]_0 (\twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[11] ),
        .\twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[12]_0 (\twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[12] ),
        .\twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[13]_0 (\twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[13] ),
        .\twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[14]_0 (\twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[14] ),
        .\twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[15]_0 (\twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[15] ),
        .\twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[16]_0 (\twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[16] ),
        .\twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[17]_0 (\twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[17] ),
        .\twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[18]_0 (\twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[18] ),
        .\twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[19]_0 (\twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[19] ),
        .\twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[1]_0 (\twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[1] ),
        .\twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[20]_0 (\twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[20] ),
        .\twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[21]_0 (\twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[21] ),
        .\twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[22]_0 (\twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[22] ),
        .\twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[23]_0 (\twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[23] ),
        .\twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[24]_0 (\twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[24] ),
        .\twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[25]_0 (\twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[25] ),
        .\twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[26]_0 (\twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[26] ),
        .\twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[27]_0 (\twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[27] ),
        .\twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[28]_0 (\twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[28] ),
        .\twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[29]_0 (\twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[29] ),
        .\twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[2]_0 (\twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[2] ),
        .\twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[30]_0 (\twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[30] ),
        .\twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[31]_0 (\twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[31] ),
        .\twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[3]_0 (\twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[3] ),
        .\twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[4]_0 (\twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[4] ),
        .\twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[5]_0 (\twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[5] ),
        .\twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[6]_0 (\twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[6] ),
        .\twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[7]_0 (\twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[7] ),
        .\twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[8]_0 (\twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[8] ),
        .\twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[9]_0 (\twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[9] ),
        .twiddle_rsc_0_1_qa(twiddle_rsc_0_1_qa));
endmodule

(* ORIG_REF_NAME = "inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_twiddle_rsc_0_1_wait_dp" *) 
module Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_twiddle_rsc_0_1_wait_dp
   (twiddle_rsc_0_1_i_bcwt_reg_0,
    \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[31]_0 ,
    \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[30]_0 ,
    \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[29]_0 ,
    \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[28]_0 ,
    \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[27]_0 ,
    \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[26]_0 ,
    \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[25]_0 ,
    \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[24]_0 ,
    \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[23]_0 ,
    \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[22]_0 ,
    \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[21]_0 ,
    \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[20]_0 ,
    \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[19]_0 ,
    \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[18]_0 ,
    \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[17]_0 ,
    \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[16]_0 ,
    \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[15]_0 ,
    \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[14]_0 ,
    \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[13]_0 ,
    \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[12]_0 ,
    \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[11]_0 ,
    \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[10]_0 ,
    \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[9]_0 ,
    \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[8]_0 ,
    \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[7]_0 ,
    \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[6]_0 ,
    \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[5]_0 ,
    \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[4]_0 ,
    \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[3]_0 ,
    \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[2]_0 ,
    \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[1]_0 ,
    \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[0]_0 ,
    rst,
    twiddle_rsc_0_1_i_bcwt_reg_1,
    clk,
    twiddle_rsc_0_1_qa,
    E);
  output twiddle_rsc_0_1_i_bcwt_reg_0;
  output \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[31]_0 ;
  output \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[30]_0 ;
  output \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[29]_0 ;
  output \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[28]_0 ;
  output \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[27]_0 ;
  output \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[26]_0 ;
  output \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[25]_0 ;
  output \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[24]_0 ;
  output \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[23]_0 ;
  output \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[22]_0 ;
  output \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[21]_0 ;
  output \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[20]_0 ;
  output \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[19]_0 ;
  output \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[18]_0 ;
  output \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[17]_0 ;
  output \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[16]_0 ;
  output \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[15]_0 ;
  output \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[14]_0 ;
  output \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[13]_0 ;
  output \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[12]_0 ;
  output \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[11]_0 ;
  output \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[10]_0 ;
  output \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[9]_0 ;
  output \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[8]_0 ;
  output \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[7]_0 ;
  output \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[6]_0 ;
  output \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[5]_0 ;
  output \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[4]_0 ;
  output \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[3]_0 ;
  output \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[2]_0 ;
  output \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[1]_0 ;
  output \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[0]_0 ;
  input rst;
  input twiddle_rsc_0_1_i_bcwt_reg_1;
  input clk;
  input [31:0]twiddle_rsc_0_1_qa;
  input [0:0]E;

  wire [0:0]E;
  wire clk;
  wire rst;
  wire twiddle_rsc_0_1_i_bcwt_reg_0;
  wire twiddle_rsc_0_1_i_bcwt_reg_1;
  wire [31:0]twiddle_rsc_0_1_i_qa_d_bfwt_31_0;
  wire \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[0]_0 ;
  wire \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[10]_0 ;
  wire \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[11]_0 ;
  wire \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[12]_0 ;
  wire \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[13]_0 ;
  wire \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[14]_0 ;
  wire \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[15]_0 ;
  wire \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[16]_0 ;
  wire \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[17]_0 ;
  wire \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[18]_0 ;
  wire \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[19]_0 ;
  wire \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[1]_0 ;
  wire \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[20]_0 ;
  wire \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[21]_0 ;
  wire \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[22]_0 ;
  wire \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[23]_0 ;
  wire \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[24]_0 ;
  wire \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[25]_0 ;
  wire \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[26]_0 ;
  wire \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[27]_0 ;
  wire \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[28]_0 ;
  wire \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[29]_0 ;
  wire \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[2]_0 ;
  wire \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[30]_0 ;
  wire \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[31]_0 ;
  wire \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[3]_0 ;
  wire \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[4]_0 ;
  wire \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[5]_0 ;
  wire \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[6]_0 ;
  wire \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[7]_0 ;
  wire \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[8]_0 ;
  wire \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[9]_0 ;
  wire [31:0]twiddle_rsc_0_1_qa;

  FDRE twiddle_rsc_0_1_i_bcwt_reg
       (.C(clk),
        .CE(1'b1),
        .D(twiddle_rsc_0_1_i_bcwt_reg_1),
        .Q(twiddle_rsc_0_1_i_bcwt_reg_0),
        .R(rst));
  FDRE \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[0] 
       (.C(clk),
        .CE(E),
        .D(twiddle_rsc_0_1_qa[0]),
        .Q(twiddle_rsc_0_1_i_qa_d_bfwt_31_0[0]),
        .R(1'b0));
  FDRE \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[10] 
       (.C(clk),
        .CE(E),
        .D(twiddle_rsc_0_1_qa[10]),
        .Q(twiddle_rsc_0_1_i_qa_d_bfwt_31_0[10]),
        .R(1'b0));
  FDRE \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[11] 
       (.C(clk),
        .CE(E),
        .D(twiddle_rsc_0_1_qa[11]),
        .Q(twiddle_rsc_0_1_i_qa_d_bfwt_31_0[11]),
        .R(1'b0));
  FDRE \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[12] 
       (.C(clk),
        .CE(E),
        .D(twiddle_rsc_0_1_qa[12]),
        .Q(twiddle_rsc_0_1_i_qa_d_bfwt_31_0[12]),
        .R(1'b0));
  FDRE \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[13] 
       (.C(clk),
        .CE(E),
        .D(twiddle_rsc_0_1_qa[13]),
        .Q(twiddle_rsc_0_1_i_qa_d_bfwt_31_0[13]),
        .R(1'b0));
  FDRE \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[14] 
       (.C(clk),
        .CE(E),
        .D(twiddle_rsc_0_1_qa[14]),
        .Q(twiddle_rsc_0_1_i_qa_d_bfwt_31_0[14]),
        .R(1'b0));
  FDRE \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[15] 
       (.C(clk),
        .CE(E),
        .D(twiddle_rsc_0_1_qa[15]),
        .Q(twiddle_rsc_0_1_i_qa_d_bfwt_31_0[15]),
        .R(1'b0));
  FDRE \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[16] 
       (.C(clk),
        .CE(E),
        .D(twiddle_rsc_0_1_qa[16]),
        .Q(twiddle_rsc_0_1_i_qa_d_bfwt_31_0[16]),
        .R(1'b0));
  FDRE \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[17] 
       (.C(clk),
        .CE(E),
        .D(twiddle_rsc_0_1_qa[17]),
        .Q(twiddle_rsc_0_1_i_qa_d_bfwt_31_0[17]),
        .R(1'b0));
  FDRE \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[18] 
       (.C(clk),
        .CE(E),
        .D(twiddle_rsc_0_1_qa[18]),
        .Q(twiddle_rsc_0_1_i_qa_d_bfwt_31_0[18]),
        .R(1'b0));
  FDRE \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[19] 
       (.C(clk),
        .CE(E),
        .D(twiddle_rsc_0_1_qa[19]),
        .Q(twiddle_rsc_0_1_i_qa_d_bfwt_31_0[19]),
        .R(1'b0));
  FDRE \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[1] 
       (.C(clk),
        .CE(E),
        .D(twiddle_rsc_0_1_qa[1]),
        .Q(twiddle_rsc_0_1_i_qa_d_bfwt_31_0[1]),
        .R(1'b0));
  FDRE \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[20] 
       (.C(clk),
        .CE(E),
        .D(twiddle_rsc_0_1_qa[20]),
        .Q(twiddle_rsc_0_1_i_qa_d_bfwt_31_0[20]),
        .R(1'b0));
  FDRE \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[21] 
       (.C(clk),
        .CE(E),
        .D(twiddle_rsc_0_1_qa[21]),
        .Q(twiddle_rsc_0_1_i_qa_d_bfwt_31_0[21]),
        .R(1'b0));
  FDRE \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[22] 
       (.C(clk),
        .CE(E),
        .D(twiddle_rsc_0_1_qa[22]),
        .Q(twiddle_rsc_0_1_i_qa_d_bfwt_31_0[22]),
        .R(1'b0));
  FDRE \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[23] 
       (.C(clk),
        .CE(E),
        .D(twiddle_rsc_0_1_qa[23]),
        .Q(twiddle_rsc_0_1_i_qa_d_bfwt_31_0[23]),
        .R(1'b0));
  FDRE \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[24] 
       (.C(clk),
        .CE(E),
        .D(twiddle_rsc_0_1_qa[24]),
        .Q(twiddle_rsc_0_1_i_qa_d_bfwt_31_0[24]),
        .R(1'b0));
  FDRE \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[25] 
       (.C(clk),
        .CE(E),
        .D(twiddle_rsc_0_1_qa[25]),
        .Q(twiddle_rsc_0_1_i_qa_d_bfwt_31_0[25]),
        .R(1'b0));
  FDRE \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[26] 
       (.C(clk),
        .CE(E),
        .D(twiddle_rsc_0_1_qa[26]),
        .Q(twiddle_rsc_0_1_i_qa_d_bfwt_31_0[26]),
        .R(1'b0));
  FDRE \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[27] 
       (.C(clk),
        .CE(E),
        .D(twiddle_rsc_0_1_qa[27]),
        .Q(twiddle_rsc_0_1_i_qa_d_bfwt_31_0[27]),
        .R(1'b0));
  FDRE \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[28] 
       (.C(clk),
        .CE(E),
        .D(twiddle_rsc_0_1_qa[28]),
        .Q(twiddle_rsc_0_1_i_qa_d_bfwt_31_0[28]),
        .R(1'b0));
  FDRE \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[29] 
       (.C(clk),
        .CE(E),
        .D(twiddle_rsc_0_1_qa[29]),
        .Q(twiddle_rsc_0_1_i_qa_d_bfwt_31_0[29]),
        .R(1'b0));
  FDRE \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[2] 
       (.C(clk),
        .CE(E),
        .D(twiddle_rsc_0_1_qa[2]),
        .Q(twiddle_rsc_0_1_i_qa_d_bfwt_31_0[2]),
        .R(1'b0));
  FDRE \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[30] 
       (.C(clk),
        .CE(E),
        .D(twiddle_rsc_0_1_qa[30]),
        .Q(twiddle_rsc_0_1_i_qa_d_bfwt_31_0[30]),
        .R(1'b0));
  FDRE \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[31] 
       (.C(clk),
        .CE(E),
        .D(twiddle_rsc_0_1_qa[31]),
        .Q(twiddle_rsc_0_1_i_qa_d_bfwt_31_0[31]),
        .R(1'b0));
  FDRE \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[3] 
       (.C(clk),
        .CE(E),
        .D(twiddle_rsc_0_1_qa[3]),
        .Q(twiddle_rsc_0_1_i_qa_d_bfwt_31_0[3]),
        .R(1'b0));
  FDRE \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[4] 
       (.C(clk),
        .CE(E),
        .D(twiddle_rsc_0_1_qa[4]),
        .Q(twiddle_rsc_0_1_i_qa_d_bfwt_31_0[4]),
        .R(1'b0));
  FDRE \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[5] 
       (.C(clk),
        .CE(E),
        .D(twiddle_rsc_0_1_qa[5]),
        .Q(twiddle_rsc_0_1_i_qa_d_bfwt_31_0[5]),
        .R(1'b0));
  FDRE \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[6] 
       (.C(clk),
        .CE(E),
        .D(twiddle_rsc_0_1_qa[6]),
        .Q(twiddle_rsc_0_1_i_qa_d_bfwt_31_0[6]),
        .R(1'b0));
  FDRE \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[7] 
       (.C(clk),
        .CE(E),
        .D(twiddle_rsc_0_1_qa[7]),
        .Q(twiddle_rsc_0_1_i_qa_d_bfwt_31_0[7]),
        .R(1'b0));
  FDRE \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[8] 
       (.C(clk),
        .CE(E),
        .D(twiddle_rsc_0_1_qa[8]),
        .Q(twiddle_rsc_0_1_i_qa_d_bfwt_31_0[8]),
        .R(1'b0));
  FDRE \twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[9] 
       (.C(clk),
        .CE(E),
        .D(twiddle_rsc_0_1_qa[9]),
        .Q(twiddle_rsc_0_1_i_qa_d_bfwt_31_0[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    vector__3_i_18
       (.I0(twiddle_rsc_0_1_i_qa_d_bfwt_31_0[16]),
        .I1(twiddle_rsc_0_1_i_bcwt_reg_0),
        .I2(twiddle_rsc_0_1_qa[16]),
        .O(\twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[16]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    vector__3_i_21
       (.I0(twiddle_rsc_0_1_i_qa_d_bfwt_31_0[15]),
        .I1(twiddle_rsc_0_1_i_bcwt_reg_0),
        .I2(twiddle_rsc_0_1_qa[15]),
        .O(\twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[15]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    vector__3_i_24
       (.I0(twiddle_rsc_0_1_i_qa_d_bfwt_31_0[14]),
        .I1(twiddle_rsc_0_1_i_bcwt_reg_0),
        .I2(twiddle_rsc_0_1_qa[14]),
        .O(\twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[14]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    vector__3_i_27
       (.I0(twiddle_rsc_0_1_i_qa_d_bfwt_31_0[13]),
        .I1(twiddle_rsc_0_1_i_bcwt_reg_0),
        .I2(twiddle_rsc_0_1_qa[13]),
        .O(\twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[13]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    vector__3_i_30
       (.I0(twiddle_rsc_0_1_i_qa_d_bfwt_31_0[12]),
        .I1(twiddle_rsc_0_1_i_bcwt_reg_0),
        .I2(twiddle_rsc_0_1_qa[12]),
        .O(\twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[12]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    vector__3_i_33
       (.I0(twiddle_rsc_0_1_i_qa_d_bfwt_31_0[11]),
        .I1(twiddle_rsc_0_1_i_bcwt_reg_0),
        .I2(twiddle_rsc_0_1_qa[11]),
        .O(\twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[11]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    vector__3_i_36
       (.I0(twiddle_rsc_0_1_i_qa_d_bfwt_31_0[10]),
        .I1(twiddle_rsc_0_1_i_bcwt_reg_0),
        .I2(twiddle_rsc_0_1_qa[10]),
        .O(\twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[10]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    vector__3_i_39
       (.I0(twiddle_rsc_0_1_i_qa_d_bfwt_31_0[9]),
        .I1(twiddle_rsc_0_1_i_bcwt_reg_0),
        .I2(twiddle_rsc_0_1_qa[9]),
        .O(\twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[9]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    vector__3_i_42
       (.I0(twiddle_rsc_0_1_i_qa_d_bfwt_31_0[8]),
        .I1(twiddle_rsc_0_1_i_bcwt_reg_0),
        .I2(twiddle_rsc_0_1_qa[8]),
        .O(\twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[8]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    vector__3_i_45
       (.I0(twiddle_rsc_0_1_i_qa_d_bfwt_31_0[7]),
        .I1(twiddle_rsc_0_1_i_bcwt_reg_0),
        .I2(twiddle_rsc_0_1_qa[7]),
        .O(\twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[7]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    vector__3_i_48
       (.I0(twiddle_rsc_0_1_i_qa_d_bfwt_31_0[6]),
        .I1(twiddle_rsc_0_1_i_bcwt_reg_0),
        .I2(twiddle_rsc_0_1_qa[6]),
        .O(\twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[6]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    vector__3_i_51
       (.I0(twiddle_rsc_0_1_i_qa_d_bfwt_31_0[5]),
        .I1(twiddle_rsc_0_1_i_bcwt_reg_0),
        .I2(twiddle_rsc_0_1_qa[5]),
        .O(\twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[5]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    vector__3_i_54
       (.I0(twiddle_rsc_0_1_i_qa_d_bfwt_31_0[4]),
        .I1(twiddle_rsc_0_1_i_bcwt_reg_0),
        .I2(twiddle_rsc_0_1_qa[4]),
        .O(\twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[4]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    vector__3_i_57
       (.I0(twiddle_rsc_0_1_i_qa_d_bfwt_31_0[3]),
        .I1(twiddle_rsc_0_1_i_bcwt_reg_0),
        .I2(twiddle_rsc_0_1_qa[3]),
        .O(\twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    vector__3_i_60
       (.I0(twiddle_rsc_0_1_i_qa_d_bfwt_31_0[2]),
        .I1(twiddle_rsc_0_1_i_bcwt_reg_0),
        .I2(twiddle_rsc_0_1_qa[2]),
        .O(\twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    vector__3_i_63
       (.I0(twiddle_rsc_0_1_i_qa_d_bfwt_31_0[1]),
        .I1(twiddle_rsc_0_1_i_bcwt_reg_0),
        .I2(twiddle_rsc_0_1_qa[1]),
        .O(\twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    vector__3_i_66
       (.I0(twiddle_rsc_0_1_i_qa_d_bfwt_31_0[0]),
        .I1(twiddle_rsc_0_1_i_bcwt_reg_0),
        .I2(twiddle_rsc_0_1_qa[0]),
        .O(\twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    z_mul_cmp_z_oreg_reg_i_16
       (.I0(twiddle_rsc_0_1_i_qa_d_bfwt_31_0[31]),
        .I1(twiddle_rsc_0_1_i_bcwt_reg_0),
        .I2(twiddle_rsc_0_1_qa[31]),
        .O(\twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[31]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    z_mul_cmp_z_oreg_reg_i_19
       (.I0(twiddle_rsc_0_1_i_qa_d_bfwt_31_0[30]),
        .I1(twiddle_rsc_0_1_i_bcwt_reg_0),
        .I2(twiddle_rsc_0_1_qa[30]),
        .O(\twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[30]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    z_mul_cmp_z_oreg_reg_i_22
       (.I0(twiddle_rsc_0_1_i_qa_d_bfwt_31_0[29]),
        .I1(twiddle_rsc_0_1_i_bcwt_reg_0),
        .I2(twiddle_rsc_0_1_qa[29]),
        .O(\twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[29]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    z_mul_cmp_z_oreg_reg_i_25
       (.I0(twiddle_rsc_0_1_i_qa_d_bfwt_31_0[28]),
        .I1(twiddle_rsc_0_1_i_bcwt_reg_0),
        .I2(twiddle_rsc_0_1_qa[28]),
        .O(\twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[28]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    z_mul_cmp_z_oreg_reg_i_28
       (.I0(twiddle_rsc_0_1_i_qa_d_bfwt_31_0[27]),
        .I1(twiddle_rsc_0_1_i_bcwt_reg_0),
        .I2(twiddle_rsc_0_1_qa[27]),
        .O(\twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[27]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    z_mul_cmp_z_oreg_reg_i_31
       (.I0(twiddle_rsc_0_1_i_qa_d_bfwt_31_0[26]),
        .I1(twiddle_rsc_0_1_i_bcwt_reg_0),
        .I2(twiddle_rsc_0_1_qa[26]),
        .O(\twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[26]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    z_mul_cmp_z_oreg_reg_i_34
       (.I0(twiddle_rsc_0_1_i_qa_d_bfwt_31_0[25]),
        .I1(twiddle_rsc_0_1_i_bcwt_reg_0),
        .I2(twiddle_rsc_0_1_qa[25]),
        .O(\twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[25]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    z_mul_cmp_z_oreg_reg_i_37
       (.I0(twiddle_rsc_0_1_i_qa_d_bfwt_31_0[24]),
        .I1(twiddle_rsc_0_1_i_bcwt_reg_0),
        .I2(twiddle_rsc_0_1_qa[24]),
        .O(\twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[24]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    z_mul_cmp_z_oreg_reg_i_40
       (.I0(twiddle_rsc_0_1_i_qa_d_bfwt_31_0[23]),
        .I1(twiddle_rsc_0_1_i_bcwt_reg_0),
        .I2(twiddle_rsc_0_1_qa[23]),
        .O(\twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[23]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    z_mul_cmp_z_oreg_reg_i_43
       (.I0(twiddle_rsc_0_1_i_qa_d_bfwt_31_0[22]),
        .I1(twiddle_rsc_0_1_i_bcwt_reg_0),
        .I2(twiddle_rsc_0_1_qa[22]),
        .O(\twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[22]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    z_mul_cmp_z_oreg_reg_i_46
       (.I0(twiddle_rsc_0_1_i_qa_d_bfwt_31_0[21]),
        .I1(twiddle_rsc_0_1_i_bcwt_reg_0),
        .I2(twiddle_rsc_0_1_qa[21]),
        .O(\twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[21]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    z_mul_cmp_z_oreg_reg_i_49
       (.I0(twiddle_rsc_0_1_i_qa_d_bfwt_31_0[20]),
        .I1(twiddle_rsc_0_1_i_bcwt_reg_0),
        .I2(twiddle_rsc_0_1_qa[20]),
        .O(\twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[20]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    z_mul_cmp_z_oreg_reg_i_52
       (.I0(twiddle_rsc_0_1_i_qa_d_bfwt_31_0[19]),
        .I1(twiddle_rsc_0_1_i_bcwt_reg_0),
        .I2(twiddle_rsc_0_1_qa[19]),
        .O(\twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[19]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    z_mul_cmp_z_oreg_reg_i_55
       (.I0(twiddle_rsc_0_1_i_qa_d_bfwt_31_0[18]),
        .I1(twiddle_rsc_0_1_i_bcwt_reg_0),
        .I2(twiddle_rsc_0_1_qa[18]),
        .O(\twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[18]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    z_mul_cmp_z_oreg_reg_i_58
       (.I0(twiddle_rsc_0_1_i_qa_d_bfwt_31_0[17]),
        .I1(twiddle_rsc_0_1_i_bcwt_reg_0),
        .I2(twiddle_rsc_0_1_qa[17]),
        .O(\twiddle_rsc_0_1_i_qa_d_bfwt_31_0_reg[17]_0 ));
endmodule

(* ORIG_REF_NAME = "inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1" *) 
module Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1
   (twiddle_rsc_0_2_i_bcwt,
    \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[31] ,
    \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[30] ,
    \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[29] ,
    \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[28] ,
    \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[27] ,
    \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[26] ,
    \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[25] ,
    \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[24] ,
    \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[23] ,
    \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[22] ,
    \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[21] ,
    \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[20] ,
    \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[19] ,
    \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[18] ,
    \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[17] ,
    \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[16] ,
    \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[15] ,
    \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[14] ,
    \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[13] ,
    \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[12] ,
    \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[11] ,
    \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[10] ,
    \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[9] ,
    \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[8] ,
    \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[7] ,
    \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[6] ,
    \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[5] ,
    \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[4] ,
    \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[3] ,
    \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[2] ,
    \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[1] ,
    \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[0] ,
    rst,
    twiddle_rsc_0_2_i_bcwt_reg,
    clk,
    twiddle_rsc_0_2_qa,
    E);
  output twiddle_rsc_0_2_i_bcwt;
  output \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[31] ;
  output \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[30] ;
  output \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[29] ;
  output \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[28] ;
  output \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[27] ;
  output \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[26] ;
  output \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[25] ;
  output \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[24] ;
  output \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[23] ;
  output \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[22] ;
  output \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[21] ;
  output \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[20] ;
  output \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[19] ;
  output \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[18] ;
  output \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[17] ;
  output \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[16] ;
  output \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[15] ;
  output \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[14] ;
  output \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[13] ;
  output \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[12] ;
  output \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[11] ;
  output \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[10] ;
  output \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[9] ;
  output \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[8] ;
  output \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[7] ;
  output \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[6] ;
  output \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[5] ;
  output \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[4] ;
  output \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[3] ;
  output \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[2] ;
  output \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[1] ;
  output \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[0] ;
  input rst;
  input twiddle_rsc_0_2_i_bcwt_reg;
  input clk;
  input [31:0]twiddle_rsc_0_2_qa;
  input [0:0]E;

  wire [0:0]E;
  wire clk;
  wire rst;
  wire twiddle_rsc_0_2_i_bcwt;
  wire twiddle_rsc_0_2_i_bcwt_reg;
  wire \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[0] ;
  wire \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[10] ;
  wire \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[11] ;
  wire \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[12] ;
  wire \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[13] ;
  wire \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[14] ;
  wire \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[15] ;
  wire \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[16] ;
  wire \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[17] ;
  wire \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[18] ;
  wire \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[19] ;
  wire \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[1] ;
  wire \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[20] ;
  wire \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[21] ;
  wire \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[22] ;
  wire \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[23] ;
  wire \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[24] ;
  wire \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[25] ;
  wire \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[26] ;
  wire \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[27] ;
  wire \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[28] ;
  wire \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[29] ;
  wire \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[2] ;
  wire \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[30] ;
  wire \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[31] ;
  wire \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[3] ;
  wire \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[4] ;
  wire \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[5] ;
  wire \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[6] ;
  wire \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[7] ;
  wire \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[8] ;
  wire \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[9] ;
  wire [31:0]twiddle_rsc_0_2_qa;

  Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_twiddle_rsc_0_2_wait_dp inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_twiddle_rsc_0_2_wait_dp_inst
       (.E(E),
        .clk(clk),
        .rst(rst),
        .twiddle_rsc_0_2_i_bcwt_reg_0(twiddle_rsc_0_2_i_bcwt),
        .twiddle_rsc_0_2_i_bcwt_reg_1(twiddle_rsc_0_2_i_bcwt_reg),
        .\twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[0]_0 (\twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[0] ),
        .\twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[10]_0 (\twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[10] ),
        .\twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[11]_0 (\twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[11] ),
        .\twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[12]_0 (\twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[12] ),
        .\twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[13]_0 (\twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[13] ),
        .\twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[14]_0 (\twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[14] ),
        .\twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[15]_0 (\twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[15] ),
        .\twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[16]_0 (\twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[16] ),
        .\twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[17]_0 (\twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[17] ),
        .\twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[18]_0 (\twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[18] ),
        .\twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[19]_0 (\twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[19] ),
        .\twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[1]_0 (\twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[1] ),
        .\twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[20]_0 (\twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[20] ),
        .\twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[21]_0 (\twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[21] ),
        .\twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[22]_0 (\twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[22] ),
        .\twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[23]_0 (\twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[23] ),
        .\twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[24]_0 (\twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[24] ),
        .\twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[25]_0 (\twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[25] ),
        .\twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[26]_0 (\twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[26] ),
        .\twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[27]_0 (\twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[27] ),
        .\twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[28]_0 (\twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[28] ),
        .\twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[29]_0 (\twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[29] ),
        .\twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[2]_0 (\twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[2] ),
        .\twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[30]_0 (\twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[30] ),
        .\twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[31]_0 (\twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[31] ),
        .\twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[3]_0 (\twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[3] ),
        .\twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[4]_0 (\twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[4] ),
        .\twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[5]_0 (\twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[5] ),
        .\twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[6]_0 (\twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[6] ),
        .\twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[7]_0 (\twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[7] ),
        .\twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[8]_0 (\twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[8] ),
        .\twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[9]_0 (\twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[9] ),
        .twiddle_rsc_0_2_qa(twiddle_rsc_0_2_qa));
endmodule

(* ORIG_REF_NAME = "inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_twiddle_rsc_0_2_wait_dp" *) 
module Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_twiddle_rsc_0_2_wait_dp
   (twiddle_rsc_0_2_i_bcwt_reg_0,
    \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[31]_0 ,
    \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[30]_0 ,
    \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[29]_0 ,
    \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[28]_0 ,
    \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[27]_0 ,
    \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[26]_0 ,
    \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[25]_0 ,
    \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[24]_0 ,
    \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[23]_0 ,
    \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[22]_0 ,
    \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[21]_0 ,
    \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[20]_0 ,
    \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[19]_0 ,
    \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[18]_0 ,
    \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[17]_0 ,
    \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[16]_0 ,
    \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[15]_0 ,
    \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[14]_0 ,
    \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[13]_0 ,
    \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[12]_0 ,
    \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[11]_0 ,
    \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[10]_0 ,
    \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[9]_0 ,
    \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[8]_0 ,
    \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[7]_0 ,
    \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[6]_0 ,
    \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[5]_0 ,
    \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[4]_0 ,
    \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[3]_0 ,
    \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[2]_0 ,
    \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[1]_0 ,
    \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[0]_0 ,
    rst,
    twiddle_rsc_0_2_i_bcwt_reg_1,
    clk,
    twiddle_rsc_0_2_qa,
    E);
  output twiddle_rsc_0_2_i_bcwt_reg_0;
  output \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[31]_0 ;
  output \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[30]_0 ;
  output \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[29]_0 ;
  output \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[28]_0 ;
  output \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[27]_0 ;
  output \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[26]_0 ;
  output \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[25]_0 ;
  output \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[24]_0 ;
  output \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[23]_0 ;
  output \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[22]_0 ;
  output \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[21]_0 ;
  output \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[20]_0 ;
  output \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[19]_0 ;
  output \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[18]_0 ;
  output \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[17]_0 ;
  output \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[16]_0 ;
  output \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[15]_0 ;
  output \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[14]_0 ;
  output \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[13]_0 ;
  output \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[12]_0 ;
  output \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[11]_0 ;
  output \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[10]_0 ;
  output \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[9]_0 ;
  output \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[8]_0 ;
  output \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[7]_0 ;
  output \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[6]_0 ;
  output \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[5]_0 ;
  output \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[4]_0 ;
  output \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[3]_0 ;
  output \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[2]_0 ;
  output \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[1]_0 ;
  output \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[0]_0 ;
  input rst;
  input twiddle_rsc_0_2_i_bcwt_reg_1;
  input clk;
  input [31:0]twiddle_rsc_0_2_qa;
  input [0:0]E;

  wire [0:0]E;
  wire clk;
  wire rst;
  wire twiddle_rsc_0_2_i_bcwt_reg_0;
  wire twiddle_rsc_0_2_i_bcwt_reg_1;
  wire [31:0]twiddle_rsc_0_2_i_qa_d_bfwt_31_0;
  wire \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[0]_0 ;
  wire \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[10]_0 ;
  wire \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[11]_0 ;
  wire \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[12]_0 ;
  wire \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[13]_0 ;
  wire \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[14]_0 ;
  wire \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[15]_0 ;
  wire \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[16]_0 ;
  wire \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[17]_0 ;
  wire \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[18]_0 ;
  wire \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[19]_0 ;
  wire \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[1]_0 ;
  wire \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[20]_0 ;
  wire \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[21]_0 ;
  wire \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[22]_0 ;
  wire \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[23]_0 ;
  wire \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[24]_0 ;
  wire \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[25]_0 ;
  wire \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[26]_0 ;
  wire \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[27]_0 ;
  wire \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[28]_0 ;
  wire \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[29]_0 ;
  wire \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[2]_0 ;
  wire \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[30]_0 ;
  wire \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[31]_0 ;
  wire \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[3]_0 ;
  wire \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[4]_0 ;
  wire \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[5]_0 ;
  wire \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[6]_0 ;
  wire \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[7]_0 ;
  wire \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[8]_0 ;
  wire \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[9]_0 ;
  wire [31:0]twiddle_rsc_0_2_qa;

  FDRE twiddle_rsc_0_2_i_bcwt_reg
       (.C(clk),
        .CE(1'b1),
        .D(twiddle_rsc_0_2_i_bcwt_reg_1),
        .Q(twiddle_rsc_0_2_i_bcwt_reg_0),
        .R(rst));
  FDRE \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[0] 
       (.C(clk),
        .CE(E),
        .D(twiddle_rsc_0_2_qa[0]),
        .Q(twiddle_rsc_0_2_i_qa_d_bfwt_31_0[0]),
        .R(1'b0));
  FDRE \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[10] 
       (.C(clk),
        .CE(E),
        .D(twiddle_rsc_0_2_qa[10]),
        .Q(twiddle_rsc_0_2_i_qa_d_bfwt_31_0[10]),
        .R(1'b0));
  FDRE \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[11] 
       (.C(clk),
        .CE(E),
        .D(twiddle_rsc_0_2_qa[11]),
        .Q(twiddle_rsc_0_2_i_qa_d_bfwt_31_0[11]),
        .R(1'b0));
  FDRE \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[12] 
       (.C(clk),
        .CE(E),
        .D(twiddle_rsc_0_2_qa[12]),
        .Q(twiddle_rsc_0_2_i_qa_d_bfwt_31_0[12]),
        .R(1'b0));
  FDRE \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[13] 
       (.C(clk),
        .CE(E),
        .D(twiddle_rsc_0_2_qa[13]),
        .Q(twiddle_rsc_0_2_i_qa_d_bfwt_31_0[13]),
        .R(1'b0));
  FDRE \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[14] 
       (.C(clk),
        .CE(E),
        .D(twiddle_rsc_0_2_qa[14]),
        .Q(twiddle_rsc_0_2_i_qa_d_bfwt_31_0[14]),
        .R(1'b0));
  FDRE \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[15] 
       (.C(clk),
        .CE(E),
        .D(twiddle_rsc_0_2_qa[15]),
        .Q(twiddle_rsc_0_2_i_qa_d_bfwt_31_0[15]),
        .R(1'b0));
  FDRE \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[16] 
       (.C(clk),
        .CE(E),
        .D(twiddle_rsc_0_2_qa[16]),
        .Q(twiddle_rsc_0_2_i_qa_d_bfwt_31_0[16]),
        .R(1'b0));
  FDRE \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[17] 
       (.C(clk),
        .CE(E),
        .D(twiddle_rsc_0_2_qa[17]),
        .Q(twiddle_rsc_0_2_i_qa_d_bfwt_31_0[17]),
        .R(1'b0));
  FDRE \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[18] 
       (.C(clk),
        .CE(E),
        .D(twiddle_rsc_0_2_qa[18]),
        .Q(twiddle_rsc_0_2_i_qa_d_bfwt_31_0[18]),
        .R(1'b0));
  FDRE \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[19] 
       (.C(clk),
        .CE(E),
        .D(twiddle_rsc_0_2_qa[19]),
        .Q(twiddle_rsc_0_2_i_qa_d_bfwt_31_0[19]),
        .R(1'b0));
  FDRE \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[1] 
       (.C(clk),
        .CE(E),
        .D(twiddle_rsc_0_2_qa[1]),
        .Q(twiddle_rsc_0_2_i_qa_d_bfwt_31_0[1]),
        .R(1'b0));
  FDRE \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[20] 
       (.C(clk),
        .CE(E),
        .D(twiddle_rsc_0_2_qa[20]),
        .Q(twiddle_rsc_0_2_i_qa_d_bfwt_31_0[20]),
        .R(1'b0));
  FDRE \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[21] 
       (.C(clk),
        .CE(E),
        .D(twiddle_rsc_0_2_qa[21]),
        .Q(twiddle_rsc_0_2_i_qa_d_bfwt_31_0[21]),
        .R(1'b0));
  FDRE \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[22] 
       (.C(clk),
        .CE(E),
        .D(twiddle_rsc_0_2_qa[22]),
        .Q(twiddle_rsc_0_2_i_qa_d_bfwt_31_0[22]),
        .R(1'b0));
  FDRE \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[23] 
       (.C(clk),
        .CE(E),
        .D(twiddle_rsc_0_2_qa[23]),
        .Q(twiddle_rsc_0_2_i_qa_d_bfwt_31_0[23]),
        .R(1'b0));
  FDRE \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[24] 
       (.C(clk),
        .CE(E),
        .D(twiddle_rsc_0_2_qa[24]),
        .Q(twiddle_rsc_0_2_i_qa_d_bfwt_31_0[24]),
        .R(1'b0));
  FDRE \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[25] 
       (.C(clk),
        .CE(E),
        .D(twiddle_rsc_0_2_qa[25]),
        .Q(twiddle_rsc_0_2_i_qa_d_bfwt_31_0[25]),
        .R(1'b0));
  FDRE \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[26] 
       (.C(clk),
        .CE(E),
        .D(twiddle_rsc_0_2_qa[26]),
        .Q(twiddle_rsc_0_2_i_qa_d_bfwt_31_0[26]),
        .R(1'b0));
  FDRE \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[27] 
       (.C(clk),
        .CE(E),
        .D(twiddle_rsc_0_2_qa[27]),
        .Q(twiddle_rsc_0_2_i_qa_d_bfwt_31_0[27]),
        .R(1'b0));
  FDRE \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[28] 
       (.C(clk),
        .CE(E),
        .D(twiddle_rsc_0_2_qa[28]),
        .Q(twiddle_rsc_0_2_i_qa_d_bfwt_31_0[28]),
        .R(1'b0));
  FDRE \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[29] 
       (.C(clk),
        .CE(E),
        .D(twiddle_rsc_0_2_qa[29]),
        .Q(twiddle_rsc_0_2_i_qa_d_bfwt_31_0[29]),
        .R(1'b0));
  FDRE \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[2] 
       (.C(clk),
        .CE(E),
        .D(twiddle_rsc_0_2_qa[2]),
        .Q(twiddle_rsc_0_2_i_qa_d_bfwt_31_0[2]),
        .R(1'b0));
  FDRE \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[30] 
       (.C(clk),
        .CE(E),
        .D(twiddle_rsc_0_2_qa[30]),
        .Q(twiddle_rsc_0_2_i_qa_d_bfwt_31_0[30]),
        .R(1'b0));
  FDRE \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[31] 
       (.C(clk),
        .CE(E),
        .D(twiddle_rsc_0_2_qa[31]),
        .Q(twiddle_rsc_0_2_i_qa_d_bfwt_31_0[31]),
        .R(1'b0));
  FDRE \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[3] 
       (.C(clk),
        .CE(E),
        .D(twiddle_rsc_0_2_qa[3]),
        .Q(twiddle_rsc_0_2_i_qa_d_bfwt_31_0[3]),
        .R(1'b0));
  FDRE \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[4] 
       (.C(clk),
        .CE(E),
        .D(twiddle_rsc_0_2_qa[4]),
        .Q(twiddle_rsc_0_2_i_qa_d_bfwt_31_0[4]),
        .R(1'b0));
  FDRE \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[5] 
       (.C(clk),
        .CE(E),
        .D(twiddle_rsc_0_2_qa[5]),
        .Q(twiddle_rsc_0_2_i_qa_d_bfwt_31_0[5]),
        .R(1'b0));
  FDRE \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[6] 
       (.C(clk),
        .CE(E),
        .D(twiddle_rsc_0_2_qa[6]),
        .Q(twiddle_rsc_0_2_i_qa_d_bfwt_31_0[6]),
        .R(1'b0));
  FDRE \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[7] 
       (.C(clk),
        .CE(E),
        .D(twiddle_rsc_0_2_qa[7]),
        .Q(twiddle_rsc_0_2_i_qa_d_bfwt_31_0[7]),
        .R(1'b0));
  FDRE \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[8] 
       (.C(clk),
        .CE(E),
        .D(twiddle_rsc_0_2_qa[8]),
        .Q(twiddle_rsc_0_2_i_qa_d_bfwt_31_0[8]),
        .R(1'b0));
  FDRE \twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[9] 
       (.C(clk),
        .CE(E),
        .D(twiddle_rsc_0_2_qa[9]),
        .Q(twiddle_rsc_0_2_i_qa_d_bfwt_31_0[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    vector__3_i_19
       (.I0(twiddle_rsc_0_2_i_qa_d_bfwt_31_0[16]),
        .I1(twiddle_rsc_0_2_i_bcwt_reg_0),
        .I2(twiddle_rsc_0_2_qa[16]),
        .O(\twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[16]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    vector__3_i_22
       (.I0(twiddle_rsc_0_2_i_qa_d_bfwt_31_0[15]),
        .I1(twiddle_rsc_0_2_i_bcwt_reg_0),
        .I2(twiddle_rsc_0_2_qa[15]),
        .O(\twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[15]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    vector__3_i_25
       (.I0(twiddle_rsc_0_2_i_qa_d_bfwt_31_0[14]),
        .I1(twiddle_rsc_0_2_i_bcwt_reg_0),
        .I2(twiddle_rsc_0_2_qa[14]),
        .O(\twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[14]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    vector__3_i_28
       (.I0(twiddle_rsc_0_2_i_qa_d_bfwt_31_0[13]),
        .I1(twiddle_rsc_0_2_i_bcwt_reg_0),
        .I2(twiddle_rsc_0_2_qa[13]),
        .O(\twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[13]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    vector__3_i_31
       (.I0(twiddle_rsc_0_2_i_qa_d_bfwt_31_0[12]),
        .I1(twiddle_rsc_0_2_i_bcwt_reg_0),
        .I2(twiddle_rsc_0_2_qa[12]),
        .O(\twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[12]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    vector__3_i_34
       (.I0(twiddle_rsc_0_2_i_qa_d_bfwt_31_0[11]),
        .I1(twiddle_rsc_0_2_i_bcwt_reg_0),
        .I2(twiddle_rsc_0_2_qa[11]),
        .O(\twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[11]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    vector__3_i_37
       (.I0(twiddle_rsc_0_2_i_qa_d_bfwt_31_0[10]),
        .I1(twiddle_rsc_0_2_i_bcwt_reg_0),
        .I2(twiddle_rsc_0_2_qa[10]),
        .O(\twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[10]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    vector__3_i_40
       (.I0(twiddle_rsc_0_2_i_qa_d_bfwt_31_0[9]),
        .I1(twiddle_rsc_0_2_i_bcwt_reg_0),
        .I2(twiddle_rsc_0_2_qa[9]),
        .O(\twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[9]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    vector__3_i_43
       (.I0(twiddle_rsc_0_2_i_qa_d_bfwt_31_0[8]),
        .I1(twiddle_rsc_0_2_i_bcwt_reg_0),
        .I2(twiddle_rsc_0_2_qa[8]),
        .O(\twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[8]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    vector__3_i_46
       (.I0(twiddle_rsc_0_2_i_qa_d_bfwt_31_0[7]),
        .I1(twiddle_rsc_0_2_i_bcwt_reg_0),
        .I2(twiddle_rsc_0_2_qa[7]),
        .O(\twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[7]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    vector__3_i_49
       (.I0(twiddle_rsc_0_2_i_qa_d_bfwt_31_0[6]),
        .I1(twiddle_rsc_0_2_i_bcwt_reg_0),
        .I2(twiddle_rsc_0_2_qa[6]),
        .O(\twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[6]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    vector__3_i_52
       (.I0(twiddle_rsc_0_2_i_qa_d_bfwt_31_0[5]),
        .I1(twiddle_rsc_0_2_i_bcwt_reg_0),
        .I2(twiddle_rsc_0_2_qa[5]),
        .O(\twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[5]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    vector__3_i_55
       (.I0(twiddle_rsc_0_2_i_qa_d_bfwt_31_0[4]),
        .I1(twiddle_rsc_0_2_i_bcwt_reg_0),
        .I2(twiddle_rsc_0_2_qa[4]),
        .O(\twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[4]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    vector__3_i_58
       (.I0(twiddle_rsc_0_2_i_qa_d_bfwt_31_0[3]),
        .I1(twiddle_rsc_0_2_i_bcwt_reg_0),
        .I2(twiddle_rsc_0_2_qa[3]),
        .O(\twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    vector__3_i_61
       (.I0(twiddle_rsc_0_2_i_qa_d_bfwt_31_0[2]),
        .I1(twiddle_rsc_0_2_i_bcwt_reg_0),
        .I2(twiddle_rsc_0_2_qa[2]),
        .O(\twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    vector__3_i_64
       (.I0(twiddle_rsc_0_2_i_qa_d_bfwt_31_0[1]),
        .I1(twiddle_rsc_0_2_i_bcwt_reg_0),
        .I2(twiddle_rsc_0_2_qa[1]),
        .O(\twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    vector__3_i_67
       (.I0(twiddle_rsc_0_2_i_qa_d_bfwt_31_0[0]),
        .I1(twiddle_rsc_0_2_i_bcwt_reg_0),
        .I2(twiddle_rsc_0_2_qa[0]),
        .O(\twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    z_mul_cmp_z_oreg_reg_i_17
       (.I0(twiddle_rsc_0_2_i_qa_d_bfwt_31_0[31]),
        .I1(twiddle_rsc_0_2_i_bcwt_reg_0),
        .I2(twiddle_rsc_0_2_qa[31]),
        .O(\twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[31]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    z_mul_cmp_z_oreg_reg_i_20
       (.I0(twiddle_rsc_0_2_i_qa_d_bfwt_31_0[30]),
        .I1(twiddle_rsc_0_2_i_bcwt_reg_0),
        .I2(twiddle_rsc_0_2_qa[30]),
        .O(\twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[30]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    z_mul_cmp_z_oreg_reg_i_23
       (.I0(twiddle_rsc_0_2_i_qa_d_bfwt_31_0[29]),
        .I1(twiddle_rsc_0_2_i_bcwt_reg_0),
        .I2(twiddle_rsc_0_2_qa[29]),
        .O(\twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[29]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    z_mul_cmp_z_oreg_reg_i_26
       (.I0(twiddle_rsc_0_2_i_qa_d_bfwt_31_0[28]),
        .I1(twiddle_rsc_0_2_i_bcwt_reg_0),
        .I2(twiddle_rsc_0_2_qa[28]),
        .O(\twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[28]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    z_mul_cmp_z_oreg_reg_i_29
       (.I0(twiddle_rsc_0_2_i_qa_d_bfwt_31_0[27]),
        .I1(twiddle_rsc_0_2_i_bcwt_reg_0),
        .I2(twiddle_rsc_0_2_qa[27]),
        .O(\twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[27]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    z_mul_cmp_z_oreg_reg_i_32
       (.I0(twiddle_rsc_0_2_i_qa_d_bfwt_31_0[26]),
        .I1(twiddle_rsc_0_2_i_bcwt_reg_0),
        .I2(twiddle_rsc_0_2_qa[26]),
        .O(\twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[26]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    z_mul_cmp_z_oreg_reg_i_35
       (.I0(twiddle_rsc_0_2_i_qa_d_bfwt_31_0[25]),
        .I1(twiddle_rsc_0_2_i_bcwt_reg_0),
        .I2(twiddle_rsc_0_2_qa[25]),
        .O(\twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[25]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    z_mul_cmp_z_oreg_reg_i_38
       (.I0(twiddle_rsc_0_2_i_qa_d_bfwt_31_0[24]),
        .I1(twiddle_rsc_0_2_i_bcwt_reg_0),
        .I2(twiddle_rsc_0_2_qa[24]),
        .O(\twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[24]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    z_mul_cmp_z_oreg_reg_i_41
       (.I0(twiddle_rsc_0_2_i_qa_d_bfwt_31_0[23]),
        .I1(twiddle_rsc_0_2_i_bcwt_reg_0),
        .I2(twiddle_rsc_0_2_qa[23]),
        .O(\twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[23]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    z_mul_cmp_z_oreg_reg_i_44
       (.I0(twiddle_rsc_0_2_i_qa_d_bfwt_31_0[22]),
        .I1(twiddle_rsc_0_2_i_bcwt_reg_0),
        .I2(twiddle_rsc_0_2_qa[22]),
        .O(\twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[22]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    z_mul_cmp_z_oreg_reg_i_47
       (.I0(twiddle_rsc_0_2_i_qa_d_bfwt_31_0[21]),
        .I1(twiddle_rsc_0_2_i_bcwt_reg_0),
        .I2(twiddle_rsc_0_2_qa[21]),
        .O(\twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[21]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    z_mul_cmp_z_oreg_reg_i_50
       (.I0(twiddle_rsc_0_2_i_qa_d_bfwt_31_0[20]),
        .I1(twiddle_rsc_0_2_i_bcwt_reg_0),
        .I2(twiddle_rsc_0_2_qa[20]),
        .O(\twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[20]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    z_mul_cmp_z_oreg_reg_i_53
       (.I0(twiddle_rsc_0_2_i_qa_d_bfwt_31_0[19]),
        .I1(twiddle_rsc_0_2_i_bcwt_reg_0),
        .I2(twiddle_rsc_0_2_qa[19]),
        .O(\twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[19]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    z_mul_cmp_z_oreg_reg_i_56
       (.I0(twiddle_rsc_0_2_i_qa_d_bfwt_31_0[18]),
        .I1(twiddle_rsc_0_2_i_bcwt_reg_0),
        .I2(twiddle_rsc_0_2_qa[18]),
        .O(\twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[18]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    z_mul_cmp_z_oreg_reg_i_59
       (.I0(twiddle_rsc_0_2_i_qa_d_bfwt_31_0[17]),
        .I1(twiddle_rsc_0_2_i_bcwt_reg_0),
        .I2(twiddle_rsc_0_2_qa[17]),
        .O(\twiddle_rsc_0_2_i_qa_d_bfwt_31_0_reg[17]_0 ));
endmodule

(* ORIG_REF_NAME = "inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1" *) 
module Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1
   (twiddle_rsc_0_3_i_bcwt,
    \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[31] ,
    \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[30] ,
    \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[29] ,
    \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[28] ,
    \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[27] ,
    \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[26] ,
    \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[25] ,
    \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[24] ,
    \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[23] ,
    \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[22] ,
    \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[21] ,
    \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[20] ,
    \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[19] ,
    \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[18] ,
    \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[17] ,
    \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[16] ,
    \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[15] ,
    \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[14] ,
    \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[13] ,
    \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[12] ,
    \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[11] ,
    \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[10] ,
    \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[9] ,
    \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[8] ,
    \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[7] ,
    \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[6] ,
    \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[5] ,
    \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[4] ,
    \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[3] ,
    \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[2] ,
    \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[1] ,
    \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[0] ,
    rst,
    twiddle_rsc_0_3_i_bcwt_reg,
    clk,
    twiddle_rsc_0_3_qa,
    E);
  output twiddle_rsc_0_3_i_bcwt;
  output \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[31] ;
  output \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[30] ;
  output \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[29] ;
  output \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[28] ;
  output \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[27] ;
  output \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[26] ;
  output \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[25] ;
  output \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[24] ;
  output \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[23] ;
  output \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[22] ;
  output \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[21] ;
  output \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[20] ;
  output \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[19] ;
  output \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[18] ;
  output \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[17] ;
  output \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[16] ;
  output \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[15] ;
  output \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[14] ;
  output \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[13] ;
  output \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[12] ;
  output \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[11] ;
  output \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[10] ;
  output \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[9] ;
  output \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[8] ;
  output \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[7] ;
  output \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[6] ;
  output \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[5] ;
  output \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[4] ;
  output \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[3] ;
  output \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[2] ;
  output \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[1] ;
  output \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[0] ;
  input rst;
  input twiddle_rsc_0_3_i_bcwt_reg;
  input clk;
  input [31:0]twiddle_rsc_0_3_qa;
  input [0:0]E;

  wire [0:0]E;
  wire clk;
  wire rst;
  wire twiddle_rsc_0_3_i_bcwt;
  wire twiddle_rsc_0_3_i_bcwt_reg;
  wire \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[0] ;
  wire \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[10] ;
  wire \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[11] ;
  wire \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[12] ;
  wire \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[13] ;
  wire \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[14] ;
  wire \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[15] ;
  wire \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[16] ;
  wire \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[17] ;
  wire \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[18] ;
  wire \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[19] ;
  wire \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[1] ;
  wire \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[20] ;
  wire \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[21] ;
  wire \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[22] ;
  wire \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[23] ;
  wire \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[24] ;
  wire \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[25] ;
  wire \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[26] ;
  wire \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[27] ;
  wire \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[28] ;
  wire \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[29] ;
  wire \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[2] ;
  wire \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[30] ;
  wire \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[31] ;
  wire \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[3] ;
  wire \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[4] ;
  wire \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[5] ;
  wire \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[6] ;
  wire \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[7] ;
  wire \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[8] ;
  wire \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[9] ;
  wire [31:0]twiddle_rsc_0_3_qa;

  Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_twiddle_rsc_0_3_wait_dp inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_twiddle_rsc_0_3_wait_dp_inst
       (.E(E),
        .clk(clk),
        .rst(rst),
        .twiddle_rsc_0_3_i_bcwt_reg_0(twiddle_rsc_0_3_i_bcwt),
        .twiddle_rsc_0_3_i_bcwt_reg_1(twiddle_rsc_0_3_i_bcwt_reg),
        .\twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[0]_0 (\twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[0] ),
        .\twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[10]_0 (\twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[10] ),
        .\twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[11]_0 (\twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[11] ),
        .\twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[12]_0 (\twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[12] ),
        .\twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[13]_0 (\twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[13] ),
        .\twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[14]_0 (\twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[14] ),
        .\twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[15]_0 (\twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[15] ),
        .\twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[16]_0 (\twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[16] ),
        .\twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[17]_0 (\twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[17] ),
        .\twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[18]_0 (\twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[18] ),
        .\twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[19]_0 (\twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[19] ),
        .\twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[1]_0 (\twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[1] ),
        .\twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[20]_0 (\twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[20] ),
        .\twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[21]_0 (\twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[21] ),
        .\twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[22]_0 (\twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[22] ),
        .\twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[23]_0 (\twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[23] ),
        .\twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[24]_0 (\twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[24] ),
        .\twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[25]_0 (\twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[25] ),
        .\twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[26]_0 (\twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[26] ),
        .\twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[27]_0 (\twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[27] ),
        .\twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[28]_0 (\twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[28] ),
        .\twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[29]_0 (\twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[29] ),
        .\twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[2]_0 (\twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[2] ),
        .\twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[30]_0 (\twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[30] ),
        .\twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[31]_0 (\twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[31] ),
        .\twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[3]_0 (\twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[3] ),
        .\twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[4]_0 (\twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[4] ),
        .\twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[5]_0 (\twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[5] ),
        .\twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[6]_0 (\twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[6] ),
        .\twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[7]_0 (\twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[7] ),
        .\twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[8]_0 (\twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[8] ),
        .\twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[9]_0 (\twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[9] ),
        .twiddle_rsc_0_3_qa(twiddle_rsc_0_3_qa));
endmodule

(* ORIG_REF_NAME = "inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_twiddle_rsc_0_3_wait_dp" *) 
module Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_twiddle_rsc_0_3_wait_dp
   (twiddle_rsc_0_3_i_bcwt_reg_0,
    \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[31]_0 ,
    \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[30]_0 ,
    \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[29]_0 ,
    \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[28]_0 ,
    \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[27]_0 ,
    \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[26]_0 ,
    \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[25]_0 ,
    \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[24]_0 ,
    \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[23]_0 ,
    \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[22]_0 ,
    \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[21]_0 ,
    \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[20]_0 ,
    \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[19]_0 ,
    \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[18]_0 ,
    \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[17]_0 ,
    \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[16]_0 ,
    \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[15]_0 ,
    \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[14]_0 ,
    \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[13]_0 ,
    \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[12]_0 ,
    \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[11]_0 ,
    \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[10]_0 ,
    \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[9]_0 ,
    \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[8]_0 ,
    \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[7]_0 ,
    \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[6]_0 ,
    \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[5]_0 ,
    \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[4]_0 ,
    \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[3]_0 ,
    \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[2]_0 ,
    \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[1]_0 ,
    \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[0]_0 ,
    rst,
    twiddle_rsc_0_3_i_bcwt_reg_1,
    clk,
    twiddle_rsc_0_3_qa,
    E);
  output twiddle_rsc_0_3_i_bcwt_reg_0;
  output \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[31]_0 ;
  output \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[30]_0 ;
  output \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[29]_0 ;
  output \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[28]_0 ;
  output \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[27]_0 ;
  output \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[26]_0 ;
  output \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[25]_0 ;
  output \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[24]_0 ;
  output \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[23]_0 ;
  output \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[22]_0 ;
  output \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[21]_0 ;
  output \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[20]_0 ;
  output \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[19]_0 ;
  output \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[18]_0 ;
  output \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[17]_0 ;
  output \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[16]_0 ;
  output \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[15]_0 ;
  output \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[14]_0 ;
  output \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[13]_0 ;
  output \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[12]_0 ;
  output \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[11]_0 ;
  output \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[10]_0 ;
  output \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[9]_0 ;
  output \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[8]_0 ;
  output \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[7]_0 ;
  output \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[6]_0 ;
  output \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[5]_0 ;
  output \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[4]_0 ;
  output \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[3]_0 ;
  output \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[2]_0 ;
  output \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[1]_0 ;
  output \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[0]_0 ;
  input rst;
  input twiddle_rsc_0_3_i_bcwt_reg_1;
  input clk;
  input [31:0]twiddle_rsc_0_3_qa;
  input [0:0]E;

  wire [0:0]E;
  wire clk;
  wire rst;
  wire twiddle_rsc_0_3_i_bcwt_reg_0;
  wire twiddle_rsc_0_3_i_bcwt_reg_1;
  wire [31:0]twiddle_rsc_0_3_i_qa_d_bfwt_31_0;
  wire \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[0]_0 ;
  wire \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[10]_0 ;
  wire \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[11]_0 ;
  wire \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[12]_0 ;
  wire \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[13]_0 ;
  wire \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[14]_0 ;
  wire \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[15]_0 ;
  wire \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[16]_0 ;
  wire \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[17]_0 ;
  wire \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[18]_0 ;
  wire \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[19]_0 ;
  wire \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[1]_0 ;
  wire \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[20]_0 ;
  wire \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[21]_0 ;
  wire \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[22]_0 ;
  wire \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[23]_0 ;
  wire \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[24]_0 ;
  wire \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[25]_0 ;
  wire \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[26]_0 ;
  wire \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[27]_0 ;
  wire \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[28]_0 ;
  wire \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[29]_0 ;
  wire \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[2]_0 ;
  wire \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[30]_0 ;
  wire \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[31]_0 ;
  wire \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[3]_0 ;
  wire \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[4]_0 ;
  wire \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[5]_0 ;
  wire \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[6]_0 ;
  wire \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[7]_0 ;
  wire \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[8]_0 ;
  wire \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[9]_0 ;
  wire [31:0]twiddle_rsc_0_3_qa;

  FDRE twiddle_rsc_0_3_i_bcwt_reg
       (.C(clk),
        .CE(1'b1),
        .D(twiddle_rsc_0_3_i_bcwt_reg_1),
        .Q(twiddle_rsc_0_3_i_bcwt_reg_0),
        .R(rst));
  FDRE \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[0] 
       (.C(clk),
        .CE(E),
        .D(twiddle_rsc_0_3_qa[0]),
        .Q(twiddle_rsc_0_3_i_qa_d_bfwt_31_0[0]),
        .R(1'b0));
  FDRE \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[10] 
       (.C(clk),
        .CE(E),
        .D(twiddle_rsc_0_3_qa[10]),
        .Q(twiddle_rsc_0_3_i_qa_d_bfwt_31_0[10]),
        .R(1'b0));
  FDRE \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[11] 
       (.C(clk),
        .CE(E),
        .D(twiddle_rsc_0_3_qa[11]),
        .Q(twiddle_rsc_0_3_i_qa_d_bfwt_31_0[11]),
        .R(1'b0));
  FDRE \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[12] 
       (.C(clk),
        .CE(E),
        .D(twiddle_rsc_0_3_qa[12]),
        .Q(twiddle_rsc_0_3_i_qa_d_bfwt_31_0[12]),
        .R(1'b0));
  FDRE \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[13] 
       (.C(clk),
        .CE(E),
        .D(twiddle_rsc_0_3_qa[13]),
        .Q(twiddle_rsc_0_3_i_qa_d_bfwt_31_0[13]),
        .R(1'b0));
  FDRE \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[14] 
       (.C(clk),
        .CE(E),
        .D(twiddle_rsc_0_3_qa[14]),
        .Q(twiddle_rsc_0_3_i_qa_d_bfwt_31_0[14]),
        .R(1'b0));
  FDRE \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[15] 
       (.C(clk),
        .CE(E),
        .D(twiddle_rsc_0_3_qa[15]),
        .Q(twiddle_rsc_0_3_i_qa_d_bfwt_31_0[15]),
        .R(1'b0));
  FDRE \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[16] 
       (.C(clk),
        .CE(E),
        .D(twiddle_rsc_0_3_qa[16]),
        .Q(twiddle_rsc_0_3_i_qa_d_bfwt_31_0[16]),
        .R(1'b0));
  FDRE \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[17] 
       (.C(clk),
        .CE(E),
        .D(twiddle_rsc_0_3_qa[17]),
        .Q(twiddle_rsc_0_3_i_qa_d_bfwt_31_0[17]),
        .R(1'b0));
  FDRE \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[18] 
       (.C(clk),
        .CE(E),
        .D(twiddle_rsc_0_3_qa[18]),
        .Q(twiddle_rsc_0_3_i_qa_d_bfwt_31_0[18]),
        .R(1'b0));
  FDRE \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[19] 
       (.C(clk),
        .CE(E),
        .D(twiddle_rsc_0_3_qa[19]),
        .Q(twiddle_rsc_0_3_i_qa_d_bfwt_31_0[19]),
        .R(1'b0));
  FDRE \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[1] 
       (.C(clk),
        .CE(E),
        .D(twiddle_rsc_0_3_qa[1]),
        .Q(twiddle_rsc_0_3_i_qa_d_bfwt_31_0[1]),
        .R(1'b0));
  FDRE \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[20] 
       (.C(clk),
        .CE(E),
        .D(twiddle_rsc_0_3_qa[20]),
        .Q(twiddle_rsc_0_3_i_qa_d_bfwt_31_0[20]),
        .R(1'b0));
  FDRE \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[21] 
       (.C(clk),
        .CE(E),
        .D(twiddle_rsc_0_3_qa[21]),
        .Q(twiddle_rsc_0_3_i_qa_d_bfwt_31_0[21]),
        .R(1'b0));
  FDRE \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[22] 
       (.C(clk),
        .CE(E),
        .D(twiddle_rsc_0_3_qa[22]),
        .Q(twiddle_rsc_0_3_i_qa_d_bfwt_31_0[22]),
        .R(1'b0));
  FDRE \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[23] 
       (.C(clk),
        .CE(E),
        .D(twiddle_rsc_0_3_qa[23]),
        .Q(twiddle_rsc_0_3_i_qa_d_bfwt_31_0[23]),
        .R(1'b0));
  FDRE \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[24] 
       (.C(clk),
        .CE(E),
        .D(twiddle_rsc_0_3_qa[24]),
        .Q(twiddle_rsc_0_3_i_qa_d_bfwt_31_0[24]),
        .R(1'b0));
  FDRE \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[25] 
       (.C(clk),
        .CE(E),
        .D(twiddle_rsc_0_3_qa[25]),
        .Q(twiddle_rsc_0_3_i_qa_d_bfwt_31_0[25]),
        .R(1'b0));
  FDRE \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[26] 
       (.C(clk),
        .CE(E),
        .D(twiddle_rsc_0_3_qa[26]),
        .Q(twiddle_rsc_0_3_i_qa_d_bfwt_31_0[26]),
        .R(1'b0));
  FDRE \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[27] 
       (.C(clk),
        .CE(E),
        .D(twiddle_rsc_0_3_qa[27]),
        .Q(twiddle_rsc_0_3_i_qa_d_bfwt_31_0[27]),
        .R(1'b0));
  FDRE \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[28] 
       (.C(clk),
        .CE(E),
        .D(twiddle_rsc_0_3_qa[28]),
        .Q(twiddle_rsc_0_3_i_qa_d_bfwt_31_0[28]),
        .R(1'b0));
  FDRE \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[29] 
       (.C(clk),
        .CE(E),
        .D(twiddle_rsc_0_3_qa[29]),
        .Q(twiddle_rsc_0_3_i_qa_d_bfwt_31_0[29]),
        .R(1'b0));
  FDRE \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[2] 
       (.C(clk),
        .CE(E),
        .D(twiddle_rsc_0_3_qa[2]),
        .Q(twiddle_rsc_0_3_i_qa_d_bfwt_31_0[2]),
        .R(1'b0));
  FDRE \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[30] 
       (.C(clk),
        .CE(E),
        .D(twiddle_rsc_0_3_qa[30]),
        .Q(twiddle_rsc_0_3_i_qa_d_bfwt_31_0[30]),
        .R(1'b0));
  FDRE \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[31] 
       (.C(clk),
        .CE(E),
        .D(twiddle_rsc_0_3_qa[31]),
        .Q(twiddle_rsc_0_3_i_qa_d_bfwt_31_0[31]),
        .R(1'b0));
  FDRE \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[3] 
       (.C(clk),
        .CE(E),
        .D(twiddle_rsc_0_3_qa[3]),
        .Q(twiddle_rsc_0_3_i_qa_d_bfwt_31_0[3]),
        .R(1'b0));
  FDRE \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[4] 
       (.C(clk),
        .CE(E),
        .D(twiddle_rsc_0_3_qa[4]),
        .Q(twiddle_rsc_0_3_i_qa_d_bfwt_31_0[4]),
        .R(1'b0));
  FDRE \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[5] 
       (.C(clk),
        .CE(E),
        .D(twiddle_rsc_0_3_qa[5]),
        .Q(twiddle_rsc_0_3_i_qa_d_bfwt_31_0[5]),
        .R(1'b0));
  FDRE \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[6] 
       (.C(clk),
        .CE(E),
        .D(twiddle_rsc_0_3_qa[6]),
        .Q(twiddle_rsc_0_3_i_qa_d_bfwt_31_0[6]),
        .R(1'b0));
  FDRE \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[7] 
       (.C(clk),
        .CE(E),
        .D(twiddle_rsc_0_3_qa[7]),
        .Q(twiddle_rsc_0_3_i_qa_d_bfwt_31_0[7]),
        .R(1'b0));
  FDRE \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[8] 
       (.C(clk),
        .CE(E),
        .D(twiddle_rsc_0_3_qa[8]),
        .Q(twiddle_rsc_0_3_i_qa_d_bfwt_31_0[8]),
        .R(1'b0));
  FDRE \twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[9] 
       (.C(clk),
        .CE(E),
        .D(twiddle_rsc_0_3_qa[9]),
        .Q(twiddle_rsc_0_3_i_qa_d_bfwt_31_0[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    vector__3_i_100
       (.I0(twiddle_rsc_0_3_i_qa_d_bfwt_31_0[1]),
        .I1(twiddle_rsc_0_3_i_bcwt_reg_0),
        .I2(twiddle_rsc_0_3_qa[1]),
        .O(\twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    vector__3_i_102
       (.I0(twiddle_rsc_0_3_i_qa_d_bfwt_31_0[0]),
        .I1(twiddle_rsc_0_3_i_bcwt_reg_0),
        .I2(twiddle_rsc_0_3_qa[0]),
        .O(\twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    vector__3_i_70
       (.I0(twiddle_rsc_0_3_i_qa_d_bfwt_31_0[16]),
        .I1(twiddle_rsc_0_3_i_bcwt_reg_0),
        .I2(twiddle_rsc_0_3_qa[16]),
        .O(\twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[16]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    vector__3_i_72
       (.I0(twiddle_rsc_0_3_i_qa_d_bfwt_31_0[15]),
        .I1(twiddle_rsc_0_3_i_bcwt_reg_0),
        .I2(twiddle_rsc_0_3_qa[15]),
        .O(\twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[15]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    vector__3_i_74
       (.I0(twiddle_rsc_0_3_i_qa_d_bfwt_31_0[14]),
        .I1(twiddle_rsc_0_3_i_bcwt_reg_0),
        .I2(twiddle_rsc_0_3_qa[14]),
        .O(\twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[14]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    vector__3_i_76
       (.I0(twiddle_rsc_0_3_i_qa_d_bfwt_31_0[13]),
        .I1(twiddle_rsc_0_3_i_bcwt_reg_0),
        .I2(twiddle_rsc_0_3_qa[13]),
        .O(\twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[13]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    vector__3_i_78
       (.I0(twiddle_rsc_0_3_i_qa_d_bfwt_31_0[12]),
        .I1(twiddle_rsc_0_3_i_bcwt_reg_0),
        .I2(twiddle_rsc_0_3_qa[12]),
        .O(\twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[12]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    vector__3_i_80
       (.I0(twiddle_rsc_0_3_i_qa_d_bfwt_31_0[11]),
        .I1(twiddle_rsc_0_3_i_bcwt_reg_0),
        .I2(twiddle_rsc_0_3_qa[11]),
        .O(\twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[11]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    vector__3_i_82
       (.I0(twiddle_rsc_0_3_i_qa_d_bfwt_31_0[10]),
        .I1(twiddle_rsc_0_3_i_bcwt_reg_0),
        .I2(twiddle_rsc_0_3_qa[10]),
        .O(\twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[10]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    vector__3_i_84
       (.I0(twiddle_rsc_0_3_i_qa_d_bfwt_31_0[9]),
        .I1(twiddle_rsc_0_3_i_bcwt_reg_0),
        .I2(twiddle_rsc_0_3_qa[9]),
        .O(\twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[9]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    vector__3_i_86
       (.I0(twiddle_rsc_0_3_i_qa_d_bfwt_31_0[8]),
        .I1(twiddle_rsc_0_3_i_bcwt_reg_0),
        .I2(twiddle_rsc_0_3_qa[8]),
        .O(\twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[8]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    vector__3_i_88
       (.I0(twiddle_rsc_0_3_i_qa_d_bfwt_31_0[7]),
        .I1(twiddle_rsc_0_3_i_bcwt_reg_0),
        .I2(twiddle_rsc_0_3_qa[7]),
        .O(\twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[7]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    vector__3_i_90
       (.I0(twiddle_rsc_0_3_i_qa_d_bfwt_31_0[6]),
        .I1(twiddle_rsc_0_3_i_bcwt_reg_0),
        .I2(twiddle_rsc_0_3_qa[6]),
        .O(\twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[6]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    vector__3_i_92
       (.I0(twiddle_rsc_0_3_i_qa_d_bfwt_31_0[5]),
        .I1(twiddle_rsc_0_3_i_bcwt_reg_0),
        .I2(twiddle_rsc_0_3_qa[5]),
        .O(\twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[5]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    vector__3_i_94
       (.I0(twiddle_rsc_0_3_i_qa_d_bfwt_31_0[4]),
        .I1(twiddle_rsc_0_3_i_bcwt_reg_0),
        .I2(twiddle_rsc_0_3_qa[4]),
        .O(\twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[4]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    vector__3_i_96
       (.I0(twiddle_rsc_0_3_i_qa_d_bfwt_31_0[3]),
        .I1(twiddle_rsc_0_3_i_bcwt_reg_0),
        .I2(twiddle_rsc_0_3_qa[3]),
        .O(\twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    vector__3_i_98
       (.I0(twiddle_rsc_0_3_i_qa_d_bfwt_31_0[2]),
        .I1(twiddle_rsc_0_3_i_bcwt_reg_0),
        .I2(twiddle_rsc_0_3_qa[2]),
        .O(\twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    z_mul_cmp_z_oreg_reg_i_62
       (.I0(twiddle_rsc_0_3_i_qa_d_bfwt_31_0[31]),
        .I1(twiddle_rsc_0_3_i_bcwt_reg_0),
        .I2(twiddle_rsc_0_3_qa[31]),
        .O(\twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[31]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    z_mul_cmp_z_oreg_reg_i_64
       (.I0(twiddle_rsc_0_3_i_qa_d_bfwt_31_0[30]),
        .I1(twiddle_rsc_0_3_i_bcwt_reg_0),
        .I2(twiddle_rsc_0_3_qa[30]),
        .O(\twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[30]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    z_mul_cmp_z_oreg_reg_i_66
       (.I0(twiddle_rsc_0_3_i_qa_d_bfwt_31_0[29]),
        .I1(twiddle_rsc_0_3_i_bcwt_reg_0),
        .I2(twiddle_rsc_0_3_qa[29]),
        .O(\twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[29]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    z_mul_cmp_z_oreg_reg_i_68
       (.I0(twiddle_rsc_0_3_i_qa_d_bfwt_31_0[28]),
        .I1(twiddle_rsc_0_3_i_bcwt_reg_0),
        .I2(twiddle_rsc_0_3_qa[28]),
        .O(\twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[28]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    z_mul_cmp_z_oreg_reg_i_70
       (.I0(twiddle_rsc_0_3_i_qa_d_bfwt_31_0[27]),
        .I1(twiddle_rsc_0_3_i_bcwt_reg_0),
        .I2(twiddle_rsc_0_3_qa[27]),
        .O(\twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[27]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    z_mul_cmp_z_oreg_reg_i_72
       (.I0(twiddle_rsc_0_3_i_qa_d_bfwt_31_0[26]),
        .I1(twiddle_rsc_0_3_i_bcwt_reg_0),
        .I2(twiddle_rsc_0_3_qa[26]),
        .O(\twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[26]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    z_mul_cmp_z_oreg_reg_i_74
       (.I0(twiddle_rsc_0_3_i_qa_d_bfwt_31_0[25]),
        .I1(twiddle_rsc_0_3_i_bcwt_reg_0),
        .I2(twiddle_rsc_0_3_qa[25]),
        .O(\twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[25]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    z_mul_cmp_z_oreg_reg_i_76
       (.I0(twiddle_rsc_0_3_i_qa_d_bfwt_31_0[24]),
        .I1(twiddle_rsc_0_3_i_bcwt_reg_0),
        .I2(twiddle_rsc_0_3_qa[24]),
        .O(\twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[24]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    z_mul_cmp_z_oreg_reg_i_78
       (.I0(twiddle_rsc_0_3_i_qa_d_bfwt_31_0[23]),
        .I1(twiddle_rsc_0_3_i_bcwt_reg_0),
        .I2(twiddle_rsc_0_3_qa[23]),
        .O(\twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[23]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    z_mul_cmp_z_oreg_reg_i_80
       (.I0(twiddle_rsc_0_3_i_qa_d_bfwt_31_0[22]),
        .I1(twiddle_rsc_0_3_i_bcwt_reg_0),
        .I2(twiddle_rsc_0_3_qa[22]),
        .O(\twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[22]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    z_mul_cmp_z_oreg_reg_i_82
       (.I0(twiddle_rsc_0_3_i_qa_d_bfwt_31_0[21]),
        .I1(twiddle_rsc_0_3_i_bcwt_reg_0),
        .I2(twiddle_rsc_0_3_qa[21]),
        .O(\twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[21]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    z_mul_cmp_z_oreg_reg_i_84
       (.I0(twiddle_rsc_0_3_i_qa_d_bfwt_31_0[20]),
        .I1(twiddle_rsc_0_3_i_bcwt_reg_0),
        .I2(twiddle_rsc_0_3_qa[20]),
        .O(\twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[20]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    z_mul_cmp_z_oreg_reg_i_86
       (.I0(twiddle_rsc_0_3_i_qa_d_bfwt_31_0[19]),
        .I1(twiddle_rsc_0_3_i_bcwt_reg_0),
        .I2(twiddle_rsc_0_3_qa[19]),
        .O(\twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[19]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    z_mul_cmp_z_oreg_reg_i_88
       (.I0(twiddle_rsc_0_3_i_qa_d_bfwt_31_0[18]),
        .I1(twiddle_rsc_0_3_i_bcwt_reg_0),
        .I2(twiddle_rsc_0_3_qa[18]),
        .O(\twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[18]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    z_mul_cmp_z_oreg_reg_i_90
       (.I0(twiddle_rsc_0_3_i_qa_d_bfwt_31_0[17]),
        .I1(twiddle_rsc_0_3_i_bcwt_reg_0),
        .I2(twiddle_rsc_0_3_qa[17]),
        .O(\twiddle_rsc_0_3_i_qa_d_bfwt_31_0_reg[17]_0 ));
endmodule

(* ORIG_REF_NAME = "inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1" *) 
module Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1
   (vec_rsc_0_0_i_bcwt,
    VEC_LOOP_VEC_LOOP_nor_1_itm_reg,
    VEC_LOOP_VEC_LOOP_nor_1_itm_reg_0,
    VEC_LOOP_VEC_LOOP_nor_1_itm_reg_1,
    VEC_LOOP_VEC_LOOP_nor_1_itm_reg_2,
    VEC_LOOP_VEC_LOOP_nor_1_itm_reg_3,
    VEC_LOOP_VEC_LOOP_nor_1_itm_reg_4,
    VEC_LOOP_VEC_LOOP_nor_1_itm_reg_5,
    VEC_LOOP_VEC_LOOP_nor_1_itm_reg_6,
    VEC_LOOP_VEC_LOOP_nor_1_itm_reg_7,
    VEC_LOOP_VEC_LOOP_nor_1_itm_reg_8,
    VEC_LOOP_VEC_LOOP_nor_1_itm_reg_9,
    VEC_LOOP_VEC_LOOP_nor_1_itm_reg_10,
    VEC_LOOP_VEC_LOOP_nor_1_itm_reg_11,
    VEC_LOOP_VEC_LOOP_nor_1_itm_reg_12,
    VEC_LOOP_VEC_LOOP_nor_1_itm_reg_13,
    VEC_LOOP_VEC_LOOP_nor_1_itm_reg_14,
    VEC_LOOP_VEC_LOOP_nor_1_itm_reg_15,
    VEC_LOOP_VEC_LOOP_nor_1_itm_reg_16,
    VEC_LOOP_VEC_LOOP_nor_1_itm_reg_17,
    VEC_LOOP_VEC_LOOP_nor_1_itm_reg_18,
    VEC_LOOP_VEC_LOOP_nor_1_itm_reg_19,
    VEC_LOOP_VEC_LOOP_nor_1_itm_reg_20,
    VEC_LOOP_VEC_LOOP_nor_1_itm_reg_21,
    VEC_LOOP_VEC_LOOP_nor_1_itm_reg_22,
    VEC_LOOP_VEC_LOOP_nor_1_itm_reg_23,
    VEC_LOOP_VEC_LOOP_nor_1_itm_reg_24,
    VEC_LOOP_VEC_LOOP_nor_1_itm_reg_25,
    VEC_LOOP_VEC_LOOP_nor_1_itm_reg_26,
    VEC_LOOP_VEC_LOOP_nor_1_itm_reg_27,
    VEC_LOOP_VEC_LOOP_nor_1_itm_reg_28,
    VEC_LOOP_VEC_LOOP_nor_1_itm_reg_29,
    VEC_LOOP_VEC_LOOP_nor_1_itm_reg_30,
    rst,
    vec_rsc_0_0_i_bcwt_reg,
    clk,
    VEC_LOOP_VEC_LOOP_nor_1_itm,
    nl_modulo_add_cmp_base_rsc_dat_carry__2_i_9,
    VEC_LOOP_VEC_LOOP_nor_itm,
    vec_rsc_0_0_q,
    E);
  output vec_rsc_0_0_i_bcwt;
  output VEC_LOOP_VEC_LOOP_nor_1_itm_reg;
  output VEC_LOOP_VEC_LOOP_nor_1_itm_reg_0;
  output VEC_LOOP_VEC_LOOP_nor_1_itm_reg_1;
  output VEC_LOOP_VEC_LOOP_nor_1_itm_reg_2;
  output VEC_LOOP_VEC_LOOP_nor_1_itm_reg_3;
  output VEC_LOOP_VEC_LOOP_nor_1_itm_reg_4;
  output VEC_LOOP_VEC_LOOP_nor_1_itm_reg_5;
  output VEC_LOOP_VEC_LOOP_nor_1_itm_reg_6;
  output VEC_LOOP_VEC_LOOP_nor_1_itm_reg_7;
  output VEC_LOOP_VEC_LOOP_nor_1_itm_reg_8;
  output VEC_LOOP_VEC_LOOP_nor_1_itm_reg_9;
  output VEC_LOOP_VEC_LOOP_nor_1_itm_reg_10;
  output VEC_LOOP_VEC_LOOP_nor_1_itm_reg_11;
  output VEC_LOOP_VEC_LOOP_nor_1_itm_reg_12;
  output VEC_LOOP_VEC_LOOP_nor_1_itm_reg_13;
  output VEC_LOOP_VEC_LOOP_nor_1_itm_reg_14;
  output VEC_LOOP_VEC_LOOP_nor_1_itm_reg_15;
  output VEC_LOOP_VEC_LOOP_nor_1_itm_reg_16;
  output VEC_LOOP_VEC_LOOP_nor_1_itm_reg_17;
  output VEC_LOOP_VEC_LOOP_nor_1_itm_reg_18;
  output VEC_LOOP_VEC_LOOP_nor_1_itm_reg_19;
  output VEC_LOOP_VEC_LOOP_nor_1_itm_reg_20;
  output VEC_LOOP_VEC_LOOP_nor_1_itm_reg_21;
  output VEC_LOOP_VEC_LOOP_nor_1_itm_reg_22;
  output VEC_LOOP_VEC_LOOP_nor_1_itm_reg_23;
  output VEC_LOOP_VEC_LOOP_nor_1_itm_reg_24;
  output VEC_LOOP_VEC_LOOP_nor_1_itm_reg_25;
  output VEC_LOOP_VEC_LOOP_nor_1_itm_reg_26;
  output VEC_LOOP_VEC_LOOP_nor_1_itm_reg_27;
  output VEC_LOOP_VEC_LOOP_nor_1_itm_reg_28;
  output VEC_LOOP_VEC_LOOP_nor_1_itm_reg_29;
  output VEC_LOOP_VEC_LOOP_nor_1_itm_reg_30;
  input rst;
  input vec_rsc_0_0_i_bcwt_reg;
  input clk;
  input VEC_LOOP_VEC_LOOP_nor_1_itm;
  input [0:0]nl_modulo_add_cmp_base_rsc_dat_carry__2_i_9;
  input VEC_LOOP_VEC_LOOP_nor_itm;
  input [31:0]vec_rsc_0_0_q;
  input [0:0]E;

  wire [0:0]E;
  wire VEC_LOOP_VEC_LOOP_nor_1_itm;
  wire VEC_LOOP_VEC_LOOP_nor_1_itm_reg;
  wire VEC_LOOP_VEC_LOOP_nor_1_itm_reg_0;
  wire VEC_LOOP_VEC_LOOP_nor_1_itm_reg_1;
  wire VEC_LOOP_VEC_LOOP_nor_1_itm_reg_10;
  wire VEC_LOOP_VEC_LOOP_nor_1_itm_reg_11;
  wire VEC_LOOP_VEC_LOOP_nor_1_itm_reg_12;
  wire VEC_LOOP_VEC_LOOP_nor_1_itm_reg_13;
  wire VEC_LOOP_VEC_LOOP_nor_1_itm_reg_14;
  wire VEC_LOOP_VEC_LOOP_nor_1_itm_reg_15;
  wire VEC_LOOP_VEC_LOOP_nor_1_itm_reg_16;
  wire VEC_LOOP_VEC_LOOP_nor_1_itm_reg_17;
  wire VEC_LOOP_VEC_LOOP_nor_1_itm_reg_18;
  wire VEC_LOOP_VEC_LOOP_nor_1_itm_reg_19;
  wire VEC_LOOP_VEC_LOOP_nor_1_itm_reg_2;
  wire VEC_LOOP_VEC_LOOP_nor_1_itm_reg_20;
  wire VEC_LOOP_VEC_LOOP_nor_1_itm_reg_21;
  wire VEC_LOOP_VEC_LOOP_nor_1_itm_reg_22;
  wire VEC_LOOP_VEC_LOOP_nor_1_itm_reg_23;
  wire VEC_LOOP_VEC_LOOP_nor_1_itm_reg_24;
  wire VEC_LOOP_VEC_LOOP_nor_1_itm_reg_25;
  wire VEC_LOOP_VEC_LOOP_nor_1_itm_reg_26;
  wire VEC_LOOP_VEC_LOOP_nor_1_itm_reg_27;
  wire VEC_LOOP_VEC_LOOP_nor_1_itm_reg_28;
  wire VEC_LOOP_VEC_LOOP_nor_1_itm_reg_29;
  wire VEC_LOOP_VEC_LOOP_nor_1_itm_reg_3;
  wire VEC_LOOP_VEC_LOOP_nor_1_itm_reg_30;
  wire VEC_LOOP_VEC_LOOP_nor_1_itm_reg_4;
  wire VEC_LOOP_VEC_LOOP_nor_1_itm_reg_5;
  wire VEC_LOOP_VEC_LOOP_nor_1_itm_reg_6;
  wire VEC_LOOP_VEC_LOOP_nor_1_itm_reg_7;
  wire VEC_LOOP_VEC_LOOP_nor_1_itm_reg_8;
  wire VEC_LOOP_VEC_LOOP_nor_1_itm_reg_9;
  wire VEC_LOOP_VEC_LOOP_nor_itm;
  wire clk;
  wire [0:0]nl_modulo_add_cmp_base_rsc_dat_carry__2_i_9;
  wire rst;
  wire vec_rsc_0_0_i_bcwt;
  wire vec_rsc_0_0_i_bcwt_reg;
  wire [31:0]vec_rsc_0_0_q;

  Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_vec_rsc_0_0_wait_dp inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_vec_rsc_0_0_wait_dp_inst
       (.E(E),
        .VEC_LOOP_VEC_LOOP_nor_1_itm(VEC_LOOP_VEC_LOOP_nor_1_itm),
        .VEC_LOOP_VEC_LOOP_nor_1_itm_reg(VEC_LOOP_VEC_LOOP_nor_1_itm_reg),
        .VEC_LOOP_VEC_LOOP_nor_1_itm_reg_0(VEC_LOOP_VEC_LOOP_nor_1_itm_reg_0),
        .VEC_LOOP_VEC_LOOP_nor_1_itm_reg_1(VEC_LOOP_VEC_LOOP_nor_1_itm_reg_1),
        .VEC_LOOP_VEC_LOOP_nor_1_itm_reg_10(VEC_LOOP_VEC_LOOP_nor_1_itm_reg_10),
        .VEC_LOOP_VEC_LOOP_nor_1_itm_reg_11(VEC_LOOP_VEC_LOOP_nor_1_itm_reg_11),
        .VEC_LOOP_VEC_LOOP_nor_1_itm_reg_12(VEC_LOOP_VEC_LOOP_nor_1_itm_reg_12),
        .VEC_LOOP_VEC_LOOP_nor_1_itm_reg_13(VEC_LOOP_VEC_LOOP_nor_1_itm_reg_13),
        .VEC_LOOP_VEC_LOOP_nor_1_itm_reg_14(VEC_LOOP_VEC_LOOP_nor_1_itm_reg_14),
        .VEC_LOOP_VEC_LOOP_nor_1_itm_reg_15(VEC_LOOP_VEC_LOOP_nor_1_itm_reg_15),
        .VEC_LOOP_VEC_LOOP_nor_1_itm_reg_16(VEC_LOOP_VEC_LOOP_nor_1_itm_reg_16),
        .VEC_LOOP_VEC_LOOP_nor_1_itm_reg_17(VEC_LOOP_VEC_LOOP_nor_1_itm_reg_17),
        .VEC_LOOP_VEC_LOOP_nor_1_itm_reg_18(VEC_LOOP_VEC_LOOP_nor_1_itm_reg_18),
        .VEC_LOOP_VEC_LOOP_nor_1_itm_reg_19(VEC_LOOP_VEC_LOOP_nor_1_itm_reg_19),
        .VEC_LOOP_VEC_LOOP_nor_1_itm_reg_2(VEC_LOOP_VEC_LOOP_nor_1_itm_reg_2),
        .VEC_LOOP_VEC_LOOP_nor_1_itm_reg_20(VEC_LOOP_VEC_LOOP_nor_1_itm_reg_20),
        .VEC_LOOP_VEC_LOOP_nor_1_itm_reg_21(VEC_LOOP_VEC_LOOP_nor_1_itm_reg_21),
        .VEC_LOOP_VEC_LOOP_nor_1_itm_reg_22(VEC_LOOP_VEC_LOOP_nor_1_itm_reg_22),
        .VEC_LOOP_VEC_LOOP_nor_1_itm_reg_23(VEC_LOOP_VEC_LOOP_nor_1_itm_reg_23),
        .VEC_LOOP_VEC_LOOP_nor_1_itm_reg_24(VEC_LOOP_VEC_LOOP_nor_1_itm_reg_24),
        .VEC_LOOP_VEC_LOOP_nor_1_itm_reg_25(VEC_LOOP_VEC_LOOP_nor_1_itm_reg_25),
        .VEC_LOOP_VEC_LOOP_nor_1_itm_reg_26(VEC_LOOP_VEC_LOOP_nor_1_itm_reg_26),
        .VEC_LOOP_VEC_LOOP_nor_1_itm_reg_27(VEC_LOOP_VEC_LOOP_nor_1_itm_reg_27),
        .VEC_LOOP_VEC_LOOP_nor_1_itm_reg_28(VEC_LOOP_VEC_LOOP_nor_1_itm_reg_28),
        .VEC_LOOP_VEC_LOOP_nor_1_itm_reg_29(VEC_LOOP_VEC_LOOP_nor_1_itm_reg_29),
        .VEC_LOOP_VEC_LOOP_nor_1_itm_reg_3(VEC_LOOP_VEC_LOOP_nor_1_itm_reg_3),
        .VEC_LOOP_VEC_LOOP_nor_1_itm_reg_30(VEC_LOOP_VEC_LOOP_nor_1_itm_reg_30),
        .VEC_LOOP_VEC_LOOP_nor_1_itm_reg_4(VEC_LOOP_VEC_LOOP_nor_1_itm_reg_4),
        .VEC_LOOP_VEC_LOOP_nor_1_itm_reg_5(VEC_LOOP_VEC_LOOP_nor_1_itm_reg_5),
        .VEC_LOOP_VEC_LOOP_nor_1_itm_reg_6(VEC_LOOP_VEC_LOOP_nor_1_itm_reg_6),
        .VEC_LOOP_VEC_LOOP_nor_1_itm_reg_7(VEC_LOOP_VEC_LOOP_nor_1_itm_reg_7),
        .VEC_LOOP_VEC_LOOP_nor_1_itm_reg_8(VEC_LOOP_VEC_LOOP_nor_1_itm_reg_8),
        .VEC_LOOP_VEC_LOOP_nor_1_itm_reg_9(VEC_LOOP_VEC_LOOP_nor_1_itm_reg_9),
        .VEC_LOOP_VEC_LOOP_nor_itm(VEC_LOOP_VEC_LOOP_nor_itm),
        .clk(clk),
        .nl_modulo_add_cmp_base_rsc_dat_carry__2_i_9(nl_modulo_add_cmp_base_rsc_dat_carry__2_i_9),
        .rst(rst),
        .vec_rsc_0_0_i_bcwt_reg_0(vec_rsc_0_0_i_bcwt),
        .vec_rsc_0_0_i_bcwt_reg_1(vec_rsc_0_0_i_bcwt_reg),
        .vec_rsc_0_0_q(vec_rsc_0_0_q));
endmodule

(* ORIG_REF_NAME = "inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_vec_rsc_0_0_wait_dp" *) 
module Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_vec_rsc_0_0_wait_dp
   (vec_rsc_0_0_i_bcwt_reg_0,
    VEC_LOOP_VEC_LOOP_nor_1_itm_reg,
    VEC_LOOP_VEC_LOOP_nor_1_itm_reg_0,
    VEC_LOOP_VEC_LOOP_nor_1_itm_reg_1,
    VEC_LOOP_VEC_LOOP_nor_1_itm_reg_2,
    VEC_LOOP_VEC_LOOP_nor_1_itm_reg_3,
    VEC_LOOP_VEC_LOOP_nor_1_itm_reg_4,
    VEC_LOOP_VEC_LOOP_nor_1_itm_reg_5,
    VEC_LOOP_VEC_LOOP_nor_1_itm_reg_6,
    VEC_LOOP_VEC_LOOP_nor_1_itm_reg_7,
    VEC_LOOP_VEC_LOOP_nor_1_itm_reg_8,
    VEC_LOOP_VEC_LOOP_nor_1_itm_reg_9,
    VEC_LOOP_VEC_LOOP_nor_1_itm_reg_10,
    VEC_LOOP_VEC_LOOP_nor_1_itm_reg_11,
    VEC_LOOP_VEC_LOOP_nor_1_itm_reg_12,
    VEC_LOOP_VEC_LOOP_nor_1_itm_reg_13,
    VEC_LOOP_VEC_LOOP_nor_1_itm_reg_14,
    VEC_LOOP_VEC_LOOP_nor_1_itm_reg_15,
    VEC_LOOP_VEC_LOOP_nor_1_itm_reg_16,
    VEC_LOOP_VEC_LOOP_nor_1_itm_reg_17,
    VEC_LOOP_VEC_LOOP_nor_1_itm_reg_18,
    VEC_LOOP_VEC_LOOP_nor_1_itm_reg_19,
    VEC_LOOP_VEC_LOOP_nor_1_itm_reg_20,
    VEC_LOOP_VEC_LOOP_nor_1_itm_reg_21,
    VEC_LOOP_VEC_LOOP_nor_1_itm_reg_22,
    VEC_LOOP_VEC_LOOP_nor_1_itm_reg_23,
    VEC_LOOP_VEC_LOOP_nor_1_itm_reg_24,
    VEC_LOOP_VEC_LOOP_nor_1_itm_reg_25,
    VEC_LOOP_VEC_LOOP_nor_1_itm_reg_26,
    VEC_LOOP_VEC_LOOP_nor_1_itm_reg_27,
    VEC_LOOP_VEC_LOOP_nor_1_itm_reg_28,
    VEC_LOOP_VEC_LOOP_nor_1_itm_reg_29,
    VEC_LOOP_VEC_LOOP_nor_1_itm_reg_30,
    rst,
    vec_rsc_0_0_i_bcwt_reg_1,
    clk,
    VEC_LOOP_VEC_LOOP_nor_1_itm,
    nl_modulo_add_cmp_base_rsc_dat_carry__2_i_9,
    VEC_LOOP_VEC_LOOP_nor_itm,
    vec_rsc_0_0_q,
    E);
  output vec_rsc_0_0_i_bcwt_reg_0;
  output VEC_LOOP_VEC_LOOP_nor_1_itm_reg;
  output VEC_LOOP_VEC_LOOP_nor_1_itm_reg_0;
  output VEC_LOOP_VEC_LOOP_nor_1_itm_reg_1;
  output VEC_LOOP_VEC_LOOP_nor_1_itm_reg_2;
  output VEC_LOOP_VEC_LOOP_nor_1_itm_reg_3;
  output VEC_LOOP_VEC_LOOP_nor_1_itm_reg_4;
  output VEC_LOOP_VEC_LOOP_nor_1_itm_reg_5;
  output VEC_LOOP_VEC_LOOP_nor_1_itm_reg_6;
  output VEC_LOOP_VEC_LOOP_nor_1_itm_reg_7;
  output VEC_LOOP_VEC_LOOP_nor_1_itm_reg_8;
  output VEC_LOOP_VEC_LOOP_nor_1_itm_reg_9;
  output VEC_LOOP_VEC_LOOP_nor_1_itm_reg_10;
  output VEC_LOOP_VEC_LOOP_nor_1_itm_reg_11;
  output VEC_LOOP_VEC_LOOP_nor_1_itm_reg_12;
  output VEC_LOOP_VEC_LOOP_nor_1_itm_reg_13;
  output VEC_LOOP_VEC_LOOP_nor_1_itm_reg_14;
  output VEC_LOOP_VEC_LOOP_nor_1_itm_reg_15;
  output VEC_LOOP_VEC_LOOP_nor_1_itm_reg_16;
  output VEC_LOOP_VEC_LOOP_nor_1_itm_reg_17;
  output VEC_LOOP_VEC_LOOP_nor_1_itm_reg_18;
  output VEC_LOOP_VEC_LOOP_nor_1_itm_reg_19;
  output VEC_LOOP_VEC_LOOP_nor_1_itm_reg_20;
  output VEC_LOOP_VEC_LOOP_nor_1_itm_reg_21;
  output VEC_LOOP_VEC_LOOP_nor_1_itm_reg_22;
  output VEC_LOOP_VEC_LOOP_nor_1_itm_reg_23;
  output VEC_LOOP_VEC_LOOP_nor_1_itm_reg_24;
  output VEC_LOOP_VEC_LOOP_nor_1_itm_reg_25;
  output VEC_LOOP_VEC_LOOP_nor_1_itm_reg_26;
  output VEC_LOOP_VEC_LOOP_nor_1_itm_reg_27;
  output VEC_LOOP_VEC_LOOP_nor_1_itm_reg_28;
  output VEC_LOOP_VEC_LOOP_nor_1_itm_reg_29;
  output VEC_LOOP_VEC_LOOP_nor_1_itm_reg_30;
  input rst;
  input vec_rsc_0_0_i_bcwt_reg_1;
  input clk;
  input VEC_LOOP_VEC_LOOP_nor_1_itm;
  input [0:0]nl_modulo_add_cmp_base_rsc_dat_carry__2_i_9;
  input VEC_LOOP_VEC_LOOP_nor_itm;
  input [31:0]vec_rsc_0_0_q;
  input [0:0]E;

  wire [0:0]E;
  wire VEC_LOOP_VEC_LOOP_nor_1_itm;
  wire VEC_LOOP_VEC_LOOP_nor_1_itm_reg;
  wire VEC_LOOP_VEC_LOOP_nor_1_itm_reg_0;
  wire VEC_LOOP_VEC_LOOP_nor_1_itm_reg_1;
  wire VEC_LOOP_VEC_LOOP_nor_1_itm_reg_10;
  wire VEC_LOOP_VEC_LOOP_nor_1_itm_reg_11;
  wire VEC_LOOP_VEC_LOOP_nor_1_itm_reg_12;
  wire VEC_LOOP_VEC_LOOP_nor_1_itm_reg_13;
  wire VEC_LOOP_VEC_LOOP_nor_1_itm_reg_14;
  wire VEC_LOOP_VEC_LOOP_nor_1_itm_reg_15;
  wire VEC_LOOP_VEC_LOOP_nor_1_itm_reg_16;
  wire VEC_LOOP_VEC_LOOP_nor_1_itm_reg_17;
  wire VEC_LOOP_VEC_LOOP_nor_1_itm_reg_18;
  wire VEC_LOOP_VEC_LOOP_nor_1_itm_reg_19;
  wire VEC_LOOP_VEC_LOOP_nor_1_itm_reg_2;
  wire VEC_LOOP_VEC_LOOP_nor_1_itm_reg_20;
  wire VEC_LOOP_VEC_LOOP_nor_1_itm_reg_21;
  wire VEC_LOOP_VEC_LOOP_nor_1_itm_reg_22;
  wire VEC_LOOP_VEC_LOOP_nor_1_itm_reg_23;
  wire VEC_LOOP_VEC_LOOP_nor_1_itm_reg_24;
  wire VEC_LOOP_VEC_LOOP_nor_1_itm_reg_25;
  wire VEC_LOOP_VEC_LOOP_nor_1_itm_reg_26;
  wire VEC_LOOP_VEC_LOOP_nor_1_itm_reg_27;
  wire VEC_LOOP_VEC_LOOP_nor_1_itm_reg_28;
  wire VEC_LOOP_VEC_LOOP_nor_1_itm_reg_29;
  wire VEC_LOOP_VEC_LOOP_nor_1_itm_reg_3;
  wire VEC_LOOP_VEC_LOOP_nor_1_itm_reg_30;
  wire VEC_LOOP_VEC_LOOP_nor_1_itm_reg_4;
  wire VEC_LOOP_VEC_LOOP_nor_1_itm_reg_5;
  wire VEC_LOOP_VEC_LOOP_nor_1_itm_reg_6;
  wire VEC_LOOP_VEC_LOOP_nor_1_itm_reg_7;
  wire VEC_LOOP_VEC_LOOP_nor_1_itm_reg_8;
  wire VEC_LOOP_VEC_LOOP_nor_1_itm_reg_9;
  wire VEC_LOOP_VEC_LOOP_nor_itm;
  wire clk;
  wire [0:0]nl_modulo_add_cmp_base_rsc_dat_carry__2_i_9;
  wire rst;
  wire vec_rsc_0_0_i_bcwt_reg_0;
  wire vec_rsc_0_0_i_bcwt_reg_1;
  wire [31:0]vec_rsc_0_0_i_q_d_bfwt;
  wire [31:0]vec_rsc_0_0_q;

  LUT6 #(
    .INIT(64'hE2E2E2000000E200)) 
    nl_modulo_add_cmp_base_rsc_dat_carry__0_i_26
       (.I0(VEC_LOOP_VEC_LOOP_nor_1_itm),
        .I1(nl_modulo_add_cmp_base_rsc_dat_carry__2_i_9),
        .I2(VEC_LOOP_VEC_LOOP_nor_itm),
        .I3(vec_rsc_0_0_q[11]),
        .I4(vec_rsc_0_0_i_bcwt_reg_0),
        .I5(vec_rsc_0_0_i_q_d_bfwt[11]),
        .O(VEC_LOOP_VEC_LOOP_nor_1_itm_reg_11));
  LUT6 #(
    .INIT(64'hE2E2E2000000E200)) 
    nl_modulo_add_cmp_base_rsc_dat_carry__0_i_42
       (.I0(VEC_LOOP_VEC_LOOP_nor_1_itm),
        .I1(nl_modulo_add_cmp_base_rsc_dat_carry__2_i_9),
        .I2(VEC_LOOP_VEC_LOOP_nor_itm),
        .I3(vec_rsc_0_0_q[15]),
        .I4(vec_rsc_0_0_i_bcwt_reg_0),
        .I5(vec_rsc_0_0_i_q_d_bfwt[15]),
        .O(VEC_LOOP_VEC_LOOP_nor_1_itm_reg_15));
  LUT6 #(
    .INIT(64'hE2E2E2000000E200)) 
    nl_modulo_add_cmp_base_rsc_dat_carry__0_i_43
       (.I0(VEC_LOOP_VEC_LOOP_nor_1_itm),
        .I1(nl_modulo_add_cmp_base_rsc_dat_carry__2_i_9),
        .I2(VEC_LOOP_VEC_LOOP_nor_itm),
        .I3(vec_rsc_0_0_q[14]),
        .I4(vec_rsc_0_0_i_bcwt_reg_0),
        .I5(vec_rsc_0_0_i_q_d_bfwt[14]),
        .O(VEC_LOOP_VEC_LOOP_nor_1_itm_reg_14));
  LUT6 #(
    .INIT(64'hE2E2E2000000E200)) 
    nl_modulo_add_cmp_base_rsc_dat_carry__0_i_45
       (.I0(VEC_LOOP_VEC_LOOP_nor_1_itm),
        .I1(nl_modulo_add_cmp_base_rsc_dat_carry__2_i_9),
        .I2(VEC_LOOP_VEC_LOOP_nor_itm),
        .I3(vec_rsc_0_0_q[13]),
        .I4(vec_rsc_0_0_i_bcwt_reg_0),
        .I5(vec_rsc_0_0_i_q_d_bfwt[13]),
        .O(VEC_LOOP_VEC_LOOP_nor_1_itm_reg_13));
  LUT6 #(
    .INIT(64'hE2E2E2000000E200)) 
    nl_modulo_add_cmp_base_rsc_dat_carry__0_i_48
       (.I0(VEC_LOOP_VEC_LOOP_nor_1_itm),
        .I1(nl_modulo_add_cmp_base_rsc_dat_carry__2_i_9),
        .I2(VEC_LOOP_VEC_LOOP_nor_itm),
        .I3(vec_rsc_0_0_q[12]),
        .I4(vec_rsc_0_0_i_bcwt_reg_0),
        .I5(vec_rsc_0_0_i_q_d_bfwt[12]),
        .O(VEC_LOOP_VEC_LOOP_nor_1_itm_reg_12));
  LUT6 #(
    .INIT(64'hE2E2E2000000E200)) 
    nl_modulo_add_cmp_base_rsc_dat_carry__0_i_52
       (.I0(VEC_LOOP_VEC_LOOP_nor_1_itm),
        .I1(nl_modulo_add_cmp_base_rsc_dat_carry__2_i_9),
        .I2(VEC_LOOP_VEC_LOOP_nor_itm),
        .I3(vec_rsc_0_0_q[10]),
        .I4(vec_rsc_0_0_i_bcwt_reg_0),
        .I5(vec_rsc_0_0_i_q_d_bfwt[10]),
        .O(VEC_LOOP_VEC_LOOP_nor_1_itm_reg_10));
  LUT6 #(
    .INIT(64'hE2E2E2000000E200)) 
    nl_modulo_add_cmp_base_rsc_dat_carry__0_i_54
       (.I0(VEC_LOOP_VEC_LOOP_nor_1_itm),
        .I1(nl_modulo_add_cmp_base_rsc_dat_carry__2_i_9),
        .I2(VEC_LOOP_VEC_LOOP_nor_itm),
        .I3(vec_rsc_0_0_q[9]),
        .I4(vec_rsc_0_0_i_bcwt_reg_0),
        .I5(vec_rsc_0_0_i_q_d_bfwt[9]),
        .O(VEC_LOOP_VEC_LOOP_nor_1_itm_reg_9));
  LUT6 #(
    .INIT(64'hE2E2E2000000E200)) 
    nl_modulo_add_cmp_base_rsc_dat_carry__0_i_55
       (.I0(VEC_LOOP_VEC_LOOP_nor_1_itm),
        .I1(nl_modulo_add_cmp_base_rsc_dat_carry__2_i_9),
        .I2(VEC_LOOP_VEC_LOOP_nor_itm),
        .I3(vec_rsc_0_0_q[8]),
        .I4(vec_rsc_0_0_i_bcwt_reg_0),
        .I5(vec_rsc_0_0_i_q_d_bfwt[8]),
        .O(VEC_LOOP_VEC_LOOP_nor_1_itm_reg_8));
  LUT6 #(
    .INIT(64'hE2E2E2000000E200)) 
    nl_modulo_add_cmp_base_rsc_dat_carry__1_i_41
       (.I0(VEC_LOOP_VEC_LOOP_nor_1_itm),
        .I1(nl_modulo_add_cmp_base_rsc_dat_carry__2_i_9),
        .I2(VEC_LOOP_VEC_LOOP_nor_itm),
        .I3(vec_rsc_0_0_q[23]),
        .I4(vec_rsc_0_0_i_bcwt_reg_0),
        .I5(vec_rsc_0_0_i_q_d_bfwt[23]),
        .O(VEC_LOOP_VEC_LOOP_nor_1_itm_reg_23));
  LUT6 #(
    .INIT(64'hE2E2E2000000E200)) 
    nl_modulo_add_cmp_base_rsc_dat_carry__1_i_44
       (.I0(VEC_LOOP_VEC_LOOP_nor_1_itm),
        .I1(nl_modulo_add_cmp_base_rsc_dat_carry__2_i_9),
        .I2(VEC_LOOP_VEC_LOOP_nor_itm),
        .I3(vec_rsc_0_0_q[22]),
        .I4(vec_rsc_0_0_i_bcwt_reg_0),
        .I5(vec_rsc_0_0_i_q_d_bfwt[22]),
        .O(VEC_LOOP_VEC_LOOP_nor_1_itm_reg_22));
  LUT6 #(
    .INIT(64'hE2E2E2000000E200)) 
    nl_modulo_add_cmp_base_rsc_dat_carry__1_i_45
       (.I0(VEC_LOOP_VEC_LOOP_nor_1_itm),
        .I1(nl_modulo_add_cmp_base_rsc_dat_carry__2_i_9),
        .I2(VEC_LOOP_VEC_LOOP_nor_itm),
        .I3(vec_rsc_0_0_q[21]),
        .I4(vec_rsc_0_0_i_bcwt_reg_0),
        .I5(vec_rsc_0_0_i_q_d_bfwt[21]),
        .O(VEC_LOOP_VEC_LOOP_nor_1_itm_reg_21));
  LUT6 #(
    .INIT(64'hE2E2E2000000E200)) 
    nl_modulo_add_cmp_base_rsc_dat_carry__1_i_48
       (.I0(VEC_LOOP_VEC_LOOP_nor_1_itm),
        .I1(nl_modulo_add_cmp_base_rsc_dat_carry__2_i_9),
        .I2(VEC_LOOP_VEC_LOOP_nor_itm),
        .I3(vec_rsc_0_0_q[20]),
        .I4(vec_rsc_0_0_i_bcwt_reg_0),
        .I5(vec_rsc_0_0_i_q_d_bfwt[20]),
        .O(VEC_LOOP_VEC_LOOP_nor_1_itm_reg_20));
  LUT6 #(
    .INIT(64'hE2E2E2000000E200)) 
    nl_modulo_add_cmp_base_rsc_dat_carry__1_i_50
       (.I0(VEC_LOOP_VEC_LOOP_nor_1_itm),
        .I1(nl_modulo_add_cmp_base_rsc_dat_carry__2_i_9),
        .I2(VEC_LOOP_VEC_LOOP_nor_itm),
        .I3(vec_rsc_0_0_q[19]),
        .I4(vec_rsc_0_0_i_bcwt_reg_0),
        .I5(vec_rsc_0_0_i_q_d_bfwt[19]),
        .O(VEC_LOOP_VEC_LOOP_nor_1_itm_reg_19));
  LUT6 #(
    .INIT(64'hE2E2E2000000E200)) 
    nl_modulo_add_cmp_base_rsc_dat_carry__1_i_51
       (.I0(VEC_LOOP_VEC_LOOP_nor_1_itm),
        .I1(nl_modulo_add_cmp_base_rsc_dat_carry__2_i_9),
        .I2(VEC_LOOP_VEC_LOOP_nor_itm),
        .I3(vec_rsc_0_0_q[18]),
        .I4(vec_rsc_0_0_i_bcwt_reg_0),
        .I5(vec_rsc_0_0_i_q_d_bfwt[18]),
        .O(VEC_LOOP_VEC_LOOP_nor_1_itm_reg_18));
  LUT6 #(
    .INIT(64'hE2E2E2000000E200)) 
    nl_modulo_add_cmp_base_rsc_dat_carry__1_i_54
       (.I0(VEC_LOOP_VEC_LOOP_nor_1_itm),
        .I1(nl_modulo_add_cmp_base_rsc_dat_carry__2_i_9),
        .I2(VEC_LOOP_VEC_LOOP_nor_itm),
        .I3(vec_rsc_0_0_q[17]),
        .I4(vec_rsc_0_0_i_bcwt_reg_0),
        .I5(vec_rsc_0_0_i_q_d_bfwt[17]),
        .O(VEC_LOOP_VEC_LOOP_nor_1_itm_reg_17));
  LUT6 #(
    .INIT(64'hE2E2E2000000E200)) 
    nl_modulo_add_cmp_base_rsc_dat_carry__1_i_55
       (.I0(VEC_LOOP_VEC_LOOP_nor_1_itm),
        .I1(nl_modulo_add_cmp_base_rsc_dat_carry__2_i_9),
        .I2(VEC_LOOP_VEC_LOOP_nor_itm),
        .I3(vec_rsc_0_0_q[16]),
        .I4(vec_rsc_0_0_i_bcwt_reg_0),
        .I5(vec_rsc_0_0_i_q_d_bfwt[16]),
        .O(VEC_LOOP_VEC_LOOP_nor_1_itm_reg_16));
  LUT6 #(
    .INIT(64'hE2E2E2000000E200)) 
    nl_modulo_add_cmp_base_rsc_dat_carry__2_i_42
       (.I0(VEC_LOOP_VEC_LOOP_nor_1_itm),
        .I1(nl_modulo_add_cmp_base_rsc_dat_carry__2_i_9),
        .I2(VEC_LOOP_VEC_LOOP_nor_itm),
        .I3(vec_rsc_0_0_q[31]),
        .I4(vec_rsc_0_0_i_bcwt_reg_0),
        .I5(vec_rsc_0_0_i_q_d_bfwt[31]),
        .O(VEC_LOOP_VEC_LOOP_nor_1_itm_reg));
  LUT6 #(
    .INIT(64'hE2E2E2000000E200)) 
    nl_modulo_add_cmp_base_rsc_dat_carry__2_i_43
       (.I0(VEC_LOOP_VEC_LOOP_nor_1_itm),
        .I1(nl_modulo_add_cmp_base_rsc_dat_carry__2_i_9),
        .I2(VEC_LOOP_VEC_LOOP_nor_itm),
        .I3(vec_rsc_0_0_q[30]),
        .I4(vec_rsc_0_0_i_bcwt_reg_0),
        .I5(vec_rsc_0_0_i_q_d_bfwt[30]),
        .O(VEC_LOOP_VEC_LOOP_nor_1_itm_reg_30));
  LUT6 #(
    .INIT(64'hE2E2E2000000E200)) 
    nl_modulo_add_cmp_base_rsc_dat_carry__2_i_46
       (.I0(VEC_LOOP_VEC_LOOP_nor_1_itm),
        .I1(nl_modulo_add_cmp_base_rsc_dat_carry__2_i_9),
        .I2(VEC_LOOP_VEC_LOOP_nor_itm),
        .I3(vec_rsc_0_0_q[29]),
        .I4(vec_rsc_0_0_i_bcwt_reg_0),
        .I5(vec_rsc_0_0_i_q_d_bfwt[29]),
        .O(VEC_LOOP_VEC_LOOP_nor_1_itm_reg_29));
  LUT6 #(
    .INIT(64'hE2E2E2000000E200)) 
    nl_modulo_add_cmp_base_rsc_dat_carry__2_i_47
       (.I0(VEC_LOOP_VEC_LOOP_nor_1_itm),
        .I1(nl_modulo_add_cmp_base_rsc_dat_carry__2_i_9),
        .I2(VEC_LOOP_VEC_LOOP_nor_itm),
        .I3(vec_rsc_0_0_q[28]),
        .I4(vec_rsc_0_0_i_bcwt_reg_0),
        .I5(vec_rsc_0_0_i_q_d_bfwt[28]),
        .O(VEC_LOOP_VEC_LOOP_nor_1_itm_reg_28));
  LUT6 #(
    .INIT(64'hE2E2E2000000E200)) 
    nl_modulo_add_cmp_base_rsc_dat_carry__2_i_49
       (.I0(VEC_LOOP_VEC_LOOP_nor_1_itm),
        .I1(nl_modulo_add_cmp_base_rsc_dat_carry__2_i_9),
        .I2(VEC_LOOP_VEC_LOOP_nor_itm),
        .I3(vec_rsc_0_0_q[27]),
        .I4(vec_rsc_0_0_i_bcwt_reg_0),
        .I5(vec_rsc_0_0_i_q_d_bfwt[27]),
        .O(VEC_LOOP_VEC_LOOP_nor_1_itm_reg_27));
  LUT6 #(
    .INIT(64'hE2E2E2000000E200)) 
    nl_modulo_add_cmp_base_rsc_dat_carry__2_i_52
       (.I0(VEC_LOOP_VEC_LOOP_nor_1_itm),
        .I1(nl_modulo_add_cmp_base_rsc_dat_carry__2_i_9),
        .I2(VEC_LOOP_VEC_LOOP_nor_itm),
        .I3(vec_rsc_0_0_q[26]),
        .I4(vec_rsc_0_0_i_bcwt_reg_0),
        .I5(vec_rsc_0_0_i_q_d_bfwt[26]),
        .O(VEC_LOOP_VEC_LOOP_nor_1_itm_reg_26));
  LUT6 #(
    .INIT(64'hE2E2E2000000E200)) 
    nl_modulo_add_cmp_base_rsc_dat_carry__2_i_54
       (.I0(VEC_LOOP_VEC_LOOP_nor_1_itm),
        .I1(nl_modulo_add_cmp_base_rsc_dat_carry__2_i_9),
        .I2(VEC_LOOP_VEC_LOOP_nor_itm),
        .I3(vec_rsc_0_0_q[25]),
        .I4(vec_rsc_0_0_i_bcwt_reg_0),
        .I5(vec_rsc_0_0_i_q_d_bfwt[25]),
        .O(VEC_LOOP_VEC_LOOP_nor_1_itm_reg_25));
  LUT6 #(
    .INIT(64'hE2E2E2000000E200)) 
    nl_modulo_add_cmp_base_rsc_dat_carry__2_i_56
       (.I0(VEC_LOOP_VEC_LOOP_nor_1_itm),
        .I1(nl_modulo_add_cmp_base_rsc_dat_carry__2_i_9),
        .I2(VEC_LOOP_VEC_LOOP_nor_itm),
        .I3(vec_rsc_0_0_q[24]),
        .I4(vec_rsc_0_0_i_bcwt_reg_0),
        .I5(vec_rsc_0_0_i_q_d_bfwt[24]),
        .O(VEC_LOOP_VEC_LOOP_nor_1_itm_reg_24));
  LUT6 #(
    .INIT(64'hE2E2E2000000E200)) 
    nl_modulo_add_cmp_base_rsc_dat_carry_i_41
       (.I0(VEC_LOOP_VEC_LOOP_nor_1_itm),
        .I1(nl_modulo_add_cmp_base_rsc_dat_carry__2_i_9),
        .I2(VEC_LOOP_VEC_LOOP_nor_itm),
        .I3(vec_rsc_0_0_q[7]),
        .I4(vec_rsc_0_0_i_bcwt_reg_0),
        .I5(vec_rsc_0_0_i_q_d_bfwt[7]),
        .O(VEC_LOOP_VEC_LOOP_nor_1_itm_reg_7));
  LUT6 #(
    .INIT(64'hE2E2E2000000E200)) 
    nl_modulo_add_cmp_base_rsc_dat_carry_i_43
       (.I0(VEC_LOOP_VEC_LOOP_nor_1_itm),
        .I1(nl_modulo_add_cmp_base_rsc_dat_carry__2_i_9),
        .I2(VEC_LOOP_VEC_LOOP_nor_itm),
        .I3(vec_rsc_0_0_q[6]),
        .I4(vec_rsc_0_0_i_bcwt_reg_0),
        .I5(vec_rsc_0_0_i_q_d_bfwt[6]),
        .O(VEC_LOOP_VEC_LOOP_nor_1_itm_reg_6));
  LUT6 #(
    .INIT(64'hE2E2E2000000E200)) 
    nl_modulo_add_cmp_base_rsc_dat_carry_i_47
       (.I0(VEC_LOOP_VEC_LOOP_nor_1_itm),
        .I1(nl_modulo_add_cmp_base_rsc_dat_carry__2_i_9),
        .I2(VEC_LOOP_VEC_LOOP_nor_itm),
        .I3(vec_rsc_0_0_q[5]),
        .I4(vec_rsc_0_0_i_bcwt_reg_0),
        .I5(vec_rsc_0_0_i_q_d_bfwt[5]),
        .O(VEC_LOOP_VEC_LOOP_nor_1_itm_reg_5));
  LUT6 #(
    .INIT(64'hE2E2E2000000E200)) 
    nl_modulo_add_cmp_base_rsc_dat_carry_i_49
       (.I0(VEC_LOOP_VEC_LOOP_nor_1_itm),
        .I1(nl_modulo_add_cmp_base_rsc_dat_carry__2_i_9),
        .I2(VEC_LOOP_VEC_LOOP_nor_itm),
        .I3(vec_rsc_0_0_q[4]),
        .I4(vec_rsc_0_0_i_bcwt_reg_0),
        .I5(vec_rsc_0_0_i_q_d_bfwt[4]),
        .O(VEC_LOOP_VEC_LOOP_nor_1_itm_reg_4));
  LUT6 #(
    .INIT(64'hE2E2E2000000E200)) 
    nl_modulo_add_cmp_base_rsc_dat_carry_i_50
       (.I0(VEC_LOOP_VEC_LOOP_nor_1_itm),
        .I1(nl_modulo_add_cmp_base_rsc_dat_carry__2_i_9),
        .I2(VEC_LOOP_VEC_LOOP_nor_itm),
        .I3(vec_rsc_0_0_q[3]),
        .I4(vec_rsc_0_0_i_bcwt_reg_0),
        .I5(vec_rsc_0_0_i_q_d_bfwt[3]),
        .O(VEC_LOOP_VEC_LOOP_nor_1_itm_reg_3));
  LUT6 #(
    .INIT(64'hE2E2E2000000E200)) 
    nl_modulo_add_cmp_base_rsc_dat_carry_i_52
       (.I0(VEC_LOOP_VEC_LOOP_nor_1_itm),
        .I1(nl_modulo_add_cmp_base_rsc_dat_carry__2_i_9),
        .I2(VEC_LOOP_VEC_LOOP_nor_itm),
        .I3(vec_rsc_0_0_q[2]),
        .I4(vec_rsc_0_0_i_bcwt_reg_0),
        .I5(vec_rsc_0_0_i_q_d_bfwt[2]),
        .O(VEC_LOOP_VEC_LOOP_nor_1_itm_reg_2));
  LUT6 #(
    .INIT(64'hE2E2E2000000E200)) 
    nl_modulo_add_cmp_base_rsc_dat_carry_i_54
       (.I0(VEC_LOOP_VEC_LOOP_nor_1_itm),
        .I1(nl_modulo_add_cmp_base_rsc_dat_carry__2_i_9),
        .I2(VEC_LOOP_VEC_LOOP_nor_itm),
        .I3(vec_rsc_0_0_q[1]),
        .I4(vec_rsc_0_0_i_bcwt_reg_0),
        .I5(vec_rsc_0_0_i_q_d_bfwt[1]),
        .O(VEC_LOOP_VEC_LOOP_nor_1_itm_reg_1));
  LUT6 #(
    .INIT(64'hE2E2E2000000E200)) 
    nl_modulo_add_cmp_base_rsc_dat_carry_i_57
       (.I0(VEC_LOOP_VEC_LOOP_nor_1_itm),
        .I1(nl_modulo_add_cmp_base_rsc_dat_carry__2_i_9),
        .I2(VEC_LOOP_VEC_LOOP_nor_itm),
        .I3(vec_rsc_0_0_q[0]),
        .I4(vec_rsc_0_0_i_bcwt_reg_0),
        .I5(vec_rsc_0_0_i_q_d_bfwt[0]),
        .O(VEC_LOOP_VEC_LOOP_nor_1_itm_reg_0));
  FDRE vec_rsc_0_0_i_bcwt_reg
       (.C(clk),
        .CE(1'b1),
        .D(vec_rsc_0_0_i_bcwt_reg_1),
        .Q(vec_rsc_0_0_i_bcwt_reg_0),
        .R(rst));
  FDRE \vec_rsc_0_0_i_q_d_bfwt_reg[0] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_0_q[0]),
        .Q(vec_rsc_0_0_i_q_d_bfwt[0]),
        .R(1'b0));
  FDRE \vec_rsc_0_0_i_q_d_bfwt_reg[10] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_0_q[10]),
        .Q(vec_rsc_0_0_i_q_d_bfwt[10]),
        .R(1'b0));
  FDRE \vec_rsc_0_0_i_q_d_bfwt_reg[11] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_0_q[11]),
        .Q(vec_rsc_0_0_i_q_d_bfwt[11]),
        .R(1'b0));
  FDRE \vec_rsc_0_0_i_q_d_bfwt_reg[12] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_0_q[12]),
        .Q(vec_rsc_0_0_i_q_d_bfwt[12]),
        .R(1'b0));
  FDRE \vec_rsc_0_0_i_q_d_bfwt_reg[13] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_0_q[13]),
        .Q(vec_rsc_0_0_i_q_d_bfwt[13]),
        .R(1'b0));
  FDRE \vec_rsc_0_0_i_q_d_bfwt_reg[14] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_0_q[14]),
        .Q(vec_rsc_0_0_i_q_d_bfwt[14]),
        .R(1'b0));
  FDRE \vec_rsc_0_0_i_q_d_bfwt_reg[15] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_0_q[15]),
        .Q(vec_rsc_0_0_i_q_d_bfwt[15]),
        .R(1'b0));
  FDRE \vec_rsc_0_0_i_q_d_bfwt_reg[16] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_0_q[16]),
        .Q(vec_rsc_0_0_i_q_d_bfwt[16]),
        .R(1'b0));
  FDRE \vec_rsc_0_0_i_q_d_bfwt_reg[17] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_0_q[17]),
        .Q(vec_rsc_0_0_i_q_d_bfwt[17]),
        .R(1'b0));
  FDRE \vec_rsc_0_0_i_q_d_bfwt_reg[18] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_0_q[18]),
        .Q(vec_rsc_0_0_i_q_d_bfwt[18]),
        .R(1'b0));
  FDRE \vec_rsc_0_0_i_q_d_bfwt_reg[19] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_0_q[19]),
        .Q(vec_rsc_0_0_i_q_d_bfwt[19]),
        .R(1'b0));
  FDRE \vec_rsc_0_0_i_q_d_bfwt_reg[1] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_0_q[1]),
        .Q(vec_rsc_0_0_i_q_d_bfwt[1]),
        .R(1'b0));
  FDRE \vec_rsc_0_0_i_q_d_bfwt_reg[20] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_0_q[20]),
        .Q(vec_rsc_0_0_i_q_d_bfwt[20]),
        .R(1'b0));
  FDRE \vec_rsc_0_0_i_q_d_bfwt_reg[21] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_0_q[21]),
        .Q(vec_rsc_0_0_i_q_d_bfwt[21]),
        .R(1'b0));
  FDRE \vec_rsc_0_0_i_q_d_bfwt_reg[22] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_0_q[22]),
        .Q(vec_rsc_0_0_i_q_d_bfwt[22]),
        .R(1'b0));
  FDRE \vec_rsc_0_0_i_q_d_bfwt_reg[23] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_0_q[23]),
        .Q(vec_rsc_0_0_i_q_d_bfwt[23]),
        .R(1'b0));
  FDRE \vec_rsc_0_0_i_q_d_bfwt_reg[24] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_0_q[24]),
        .Q(vec_rsc_0_0_i_q_d_bfwt[24]),
        .R(1'b0));
  FDRE \vec_rsc_0_0_i_q_d_bfwt_reg[25] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_0_q[25]),
        .Q(vec_rsc_0_0_i_q_d_bfwt[25]),
        .R(1'b0));
  FDRE \vec_rsc_0_0_i_q_d_bfwt_reg[26] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_0_q[26]),
        .Q(vec_rsc_0_0_i_q_d_bfwt[26]),
        .R(1'b0));
  FDRE \vec_rsc_0_0_i_q_d_bfwt_reg[27] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_0_q[27]),
        .Q(vec_rsc_0_0_i_q_d_bfwt[27]),
        .R(1'b0));
  FDRE \vec_rsc_0_0_i_q_d_bfwt_reg[28] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_0_q[28]),
        .Q(vec_rsc_0_0_i_q_d_bfwt[28]),
        .R(1'b0));
  FDRE \vec_rsc_0_0_i_q_d_bfwt_reg[29] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_0_q[29]),
        .Q(vec_rsc_0_0_i_q_d_bfwt[29]),
        .R(1'b0));
  FDRE \vec_rsc_0_0_i_q_d_bfwt_reg[2] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_0_q[2]),
        .Q(vec_rsc_0_0_i_q_d_bfwt[2]),
        .R(1'b0));
  FDRE \vec_rsc_0_0_i_q_d_bfwt_reg[30] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_0_q[30]),
        .Q(vec_rsc_0_0_i_q_d_bfwt[30]),
        .R(1'b0));
  FDRE \vec_rsc_0_0_i_q_d_bfwt_reg[31] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_0_q[31]),
        .Q(vec_rsc_0_0_i_q_d_bfwt[31]),
        .R(1'b0));
  FDRE \vec_rsc_0_0_i_q_d_bfwt_reg[3] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_0_q[3]),
        .Q(vec_rsc_0_0_i_q_d_bfwt[3]),
        .R(1'b0));
  FDRE \vec_rsc_0_0_i_q_d_bfwt_reg[4] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_0_q[4]),
        .Q(vec_rsc_0_0_i_q_d_bfwt[4]),
        .R(1'b0));
  FDRE \vec_rsc_0_0_i_q_d_bfwt_reg[5] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_0_q[5]),
        .Q(vec_rsc_0_0_i_q_d_bfwt[5]),
        .R(1'b0));
  FDRE \vec_rsc_0_0_i_q_d_bfwt_reg[6] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_0_q[6]),
        .Q(vec_rsc_0_0_i_q_d_bfwt[6]),
        .R(1'b0));
  FDRE \vec_rsc_0_0_i_q_d_bfwt_reg[7] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_0_q[7]),
        .Q(vec_rsc_0_0_i_q_d_bfwt[7]),
        .R(1'b0));
  FDRE \vec_rsc_0_0_i_q_d_bfwt_reg[8] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_0_q[8]),
        .Q(vec_rsc_0_0_i_q_d_bfwt[8]),
        .R(1'b0));
  FDRE \vec_rsc_0_0_i_q_d_bfwt_reg[9] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_0_q[9]),
        .Q(vec_rsc_0_0_i_q_d_bfwt[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1" *) 
module Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1
   (vec_rsc_0_1_i_bcwt,
    D,
    Q,
    vec_rsc_0_1_q_0_sp_1,
    vec_rsc_0_1_q_2_sp_1,
    vec_rsc_0_1_q_4_sp_1,
    vec_rsc_0_1_q_8_sp_1,
    vec_rsc_0_1_q_12_sp_1,
    vec_rsc_0_1_q_15_sp_1,
    vec_rsc_0_1_q_16_sp_1,
    vec_rsc_0_1_q_18_sp_1,
    vec_rsc_0_1_q_20_sp_1,
    vec_rsc_0_1_q_24_sp_1,
    vec_rsc_0_1_q_28_sp_1,
    vec_rsc_0_1_q_31_sp_1,
    \vec_rsc_0_1_i_q_d_bfwt_reg[30] ,
    \vec_rsc_0_1_i_q_d_bfwt_reg[29] ,
    \vec_rsc_0_1_i_q_d_bfwt_reg[27] ,
    \vec_rsc_0_1_i_q_d_bfwt_reg[26] ,
    \vec_rsc_0_1_i_q_d_bfwt_reg[25] ,
    \vec_rsc_0_1_i_q_d_bfwt_reg[23] ,
    \vec_rsc_0_1_i_q_d_bfwt_reg[22] ,
    \vec_rsc_0_1_i_q_d_bfwt_reg[21] ,
    \vec_rsc_0_1_i_q_d_bfwt_reg[19] ,
    \vec_rsc_0_1_i_q_d_bfwt_reg[17] ,
    \vec_rsc_0_1_i_q_d_bfwt_reg[14] ,
    \vec_rsc_0_1_i_q_d_bfwt_reg[13] ,
    \vec_rsc_0_1_i_q_d_bfwt_reg[11] ,
    \vec_rsc_0_1_i_q_d_bfwt_reg[10] ,
    \vec_rsc_0_1_i_q_d_bfwt_reg[9] ,
    \vec_rsc_0_1_i_q_d_bfwt_reg[7] ,
    \vec_rsc_0_1_i_q_d_bfwt_reg[6] ,
    \vec_rsc_0_1_i_q_d_bfwt_reg[5] ,
    \vec_rsc_0_1_i_q_d_bfwt_reg[3] ,
    \vec_rsc_0_1_i_q_d_bfwt_reg[1] ,
    rst,
    vec_rsc_0_1_i_bcwt_reg,
    clk,
    \tmp_1_lpi_4_dfm_reg[0] ,
    vec_rsc_0_1_q,
    \tmp_1_lpi_4_dfm_reg[28] ,
    \tmp_1_lpi_4_dfm_reg[0]_0 ,
    \tmp_1_lpi_4_dfm_reg[2] ,
    \tmp_1_lpi_4_dfm_reg[2]_0 ,
    \tmp_1_lpi_4_dfm_reg[4] ,
    \tmp_1_lpi_4_dfm_reg[4]_0 ,
    \tmp_1_lpi_4_dfm_reg[8] ,
    \tmp_1_lpi_4_dfm_reg[8]_0 ,
    \tmp_1_lpi_4_dfm_reg[12] ,
    \tmp_1_lpi_4_dfm_reg[12]_0 ,
    \tmp_1_lpi_4_dfm_reg[15] ,
    \tmp_1_lpi_4_dfm_reg[15]_0 ,
    \tmp_1_lpi_4_dfm_reg[16] ,
    \tmp_1_lpi_4_dfm_reg[16]_0 ,
    \tmp_1_lpi_4_dfm_reg[18] ,
    \tmp_1_lpi_4_dfm_reg[18]_0 ,
    \tmp_1_lpi_4_dfm_reg[20] ,
    \tmp_1_lpi_4_dfm_reg[20]_0 ,
    \tmp_1_lpi_4_dfm_reg[24] ,
    \tmp_1_lpi_4_dfm_reg[24]_0 ,
    \tmp_1_lpi_4_dfm_reg[28]_0 ,
    \tmp_1_lpi_4_dfm_reg[28]_1 ,
    E);
  output vec_rsc_0_1_i_bcwt;
  output [10:0]D;
  output [0:0]Q;
  output vec_rsc_0_1_q_0_sp_1;
  output vec_rsc_0_1_q_2_sp_1;
  output vec_rsc_0_1_q_4_sp_1;
  output vec_rsc_0_1_q_8_sp_1;
  output vec_rsc_0_1_q_12_sp_1;
  output vec_rsc_0_1_q_15_sp_1;
  output vec_rsc_0_1_q_16_sp_1;
  output vec_rsc_0_1_q_18_sp_1;
  output vec_rsc_0_1_q_20_sp_1;
  output vec_rsc_0_1_q_24_sp_1;
  output vec_rsc_0_1_q_28_sp_1;
  output vec_rsc_0_1_q_31_sp_1;
  output \vec_rsc_0_1_i_q_d_bfwt_reg[30] ;
  output \vec_rsc_0_1_i_q_d_bfwt_reg[29] ;
  output \vec_rsc_0_1_i_q_d_bfwt_reg[27] ;
  output \vec_rsc_0_1_i_q_d_bfwt_reg[26] ;
  output \vec_rsc_0_1_i_q_d_bfwt_reg[25] ;
  output \vec_rsc_0_1_i_q_d_bfwt_reg[23] ;
  output \vec_rsc_0_1_i_q_d_bfwt_reg[22] ;
  output \vec_rsc_0_1_i_q_d_bfwt_reg[21] ;
  output \vec_rsc_0_1_i_q_d_bfwt_reg[19] ;
  output \vec_rsc_0_1_i_q_d_bfwt_reg[17] ;
  output \vec_rsc_0_1_i_q_d_bfwt_reg[14] ;
  output \vec_rsc_0_1_i_q_d_bfwt_reg[13] ;
  output \vec_rsc_0_1_i_q_d_bfwt_reg[11] ;
  output \vec_rsc_0_1_i_q_d_bfwt_reg[10] ;
  output \vec_rsc_0_1_i_q_d_bfwt_reg[9] ;
  output \vec_rsc_0_1_i_q_d_bfwt_reg[7] ;
  output \vec_rsc_0_1_i_q_d_bfwt_reg[6] ;
  output \vec_rsc_0_1_i_q_d_bfwt_reg[5] ;
  output \vec_rsc_0_1_i_q_d_bfwt_reg[3] ;
  output \vec_rsc_0_1_i_q_d_bfwt_reg[1] ;
  input rst;
  input vec_rsc_0_1_i_bcwt_reg;
  input clk;
  input \tmp_1_lpi_4_dfm_reg[0] ;
  input [31:0]vec_rsc_0_1_q;
  input \tmp_1_lpi_4_dfm_reg[28] ;
  input \tmp_1_lpi_4_dfm_reg[0]_0 ;
  input \tmp_1_lpi_4_dfm_reg[2] ;
  input \tmp_1_lpi_4_dfm_reg[2]_0 ;
  input \tmp_1_lpi_4_dfm_reg[4] ;
  input \tmp_1_lpi_4_dfm_reg[4]_0 ;
  input \tmp_1_lpi_4_dfm_reg[8] ;
  input \tmp_1_lpi_4_dfm_reg[8]_0 ;
  input \tmp_1_lpi_4_dfm_reg[12] ;
  input \tmp_1_lpi_4_dfm_reg[12]_0 ;
  input \tmp_1_lpi_4_dfm_reg[15] ;
  input \tmp_1_lpi_4_dfm_reg[15]_0 ;
  input \tmp_1_lpi_4_dfm_reg[16] ;
  input \tmp_1_lpi_4_dfm_reg[16]_0 ;
  input \tmp_1_lpi_4_dfm_reg[18] ;
  input \tmp_1_lpi_4_dfm_reg[18]_0 ;
  input \tmp_1_lpi_4_dfm_reg[20] ;
  input \tmp_1_lpi_4_dfm_reg[20]_0 ;
  input \tmp_1_lpi_4_dfm_reg[24] ;
  input \tmp_1_lpi_4_dfm_reg[24]_0 ;
  input \tmp_1_lpi_4_dfm_reg[28]_0 ;
  input \tmp_1_lpi_4_dfm_reg[28]_1 ;
  input [0:0]E;

  wire [10:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire clk;
  wire rst;
  wire \tmp_1_lpi_4_dfm_reg[0] ;
  wire \tmp_1_lpi_4_dfm_reg[0]_0 ;
  wire \tmp_1_lpi_4_dfm_reg[12] ;
  wire \tmp_1_lpi_4_dfm_reg[12]_0 ;
  wire \tmp_1_lpi_4_dfm_reg[15] ;
  wire \tmp_1_lpi_4_dfm_reg[15]_0 ;
  wire \tmp_1_lpi_4_dfm_reg[16] ;
  wire \tmp_1_lpi_4_dfm_reg[16]_0 ;
  wire \tmp_1_lpi_4_dfm_reg[18] ;
  wire \tmp_1_lpi_4_dfm_reg[18]_0 ;
  wire \tmp_1_lpi_4_dfm_reg[20] ;
  wire \tmp_1_lpi_4_dfm_reg[20]_0 ;
  wire \tmp_1_lpi_4_dfm_reg[24] ;
  wire \tmp_1_lpi_4_dfm_reg[24]_0 ;
  wire \tmp_1_lpi_4_dfm_reg[28] ;
  wire \tmp_1_lpi_4_dfm_reg[28]_0 ;
  wire \tmp_1_lpi_4_dfm_reg[28]_1 ;
  wire \tmp_1_lpi_4_dfm_reg[2] ;
  wire \tmp_1_lpi_4_dfm_reg[2]_0 ;
  wire \tmp_1_lpi_4_dfm_reg[4] ;
  wire \tmp_1_lpi_4_dfm_reg[4]_0 ;
  wire \tmp_1_lpi_4_dfm_reg[8] ;
  wire \tmp_1_lpi_4_dfm_reg[8]_0 ;
  wire vec_rsc_0_1_i_bcwt;
  wire vec_rsc_0_1_i_bcwt_reg;
  wire \vec_rsc_0_1_i_q_d_bfwt_reg[10] ;
  wire \vec_rsc_0_1_i_q_d_bfwt_reg[11] ;
  wire \vec_rsc_0_1_i_q_d_bfwt_reg[13] ;
  wire \vec_rsc_0_1_i_q_d_bfwt_reg[14] ;
  wire \vec_rsc_0_1_i_q_d_bfwt_reg[17] ;
  wire \vec_rsc_0_1_i_q_d_bfwt_reg[19] ;
  wire \vec_rsc_0_1_i_q_d_bfwt_reg[1] ;
  wire \vec_rsc_0_1_i_q_d_bfwt_reg[21] ;
  wire \vec_rsc_0_1_i_q_d_bfwt_reg[22] ;
  wire \vec_rsc_0_1_i_q_d_bfwt_reg[23] ;
  wire \vec_rsc_0_1_i_q_d_bfwt_reg[25] ;
  wire \vec_rsc_0_1_i_q_d_bfwt_reg[26] ;
  wire \vec_rsc_0_1_i_q_d_bfwt_reg[27] ;
  wire \vec_rsc_0_1_i_q_d_bfwt_reg[29] ;
  wire \vec_rsc_0_1_i_q_d_bfwt_reg[30] ;
  wire \vec_rsc_0_1_i_q_d_bfwt_reg[3] ;
  wire \vec_rsc_0_1_i_q_d_bfwt_reg[5] ;
  wire \vec_rsc_0_1_i_q_d_bfwt_reg[6] ;
  wire \vec_rsc_0_1_i_q_d_bfwt_reg[7] ;
  wire \vec_rsc_0_1_i_q_d_bfwt_reg[9] ;
  wire [31:0]vec_rsc_0_1_q;
  wire vec_rsc_0_1_q_0_sn_1;
  wire vec_rsc_0_1_q_12_sn_1;
  wire vec_rsc_0_1_q_15_sn_1;
  wire vec_rsc_0_1_q_16_sn_1;
  wire vec_rsc_0_1_q_18_sn_1;
  wire vec_rsc_0_1_q_20_sn_1;
  wire vec_rsc_0_1_q_24_sn_1;
  wire vec_rsc_0_1_q_28_sn_1;
  wire vec_rsc_0_1_q_2_sn_1;
  wire vec_rsc_0_1_q_31_sn_1;
  wire vec_rsc_0_1_q_4_sn_1;
  wire vec_rsc_0_1_q_8_sn_1;

  assign vec_rsc_0_1_q_0_sp_1 = vec_rsc_0_1_q_0_sn_1;
  assign vec_rsc_0_1_q_12_sp_1 = vec_rsc_0_1_q_12_sn_1;
  assign vec_rsc_0_1_q_15_sp_1 = vec_rsc_0_1_q_15_sn_1;
  assign vec_rsc_0_1_q_16_sp_1 = vec_rsc_0_1_q_16_sn_1;
  assign vec_rsc_0_1_q_18_sp_1 = vec_rsc_0_1_q_18_sn_1;
  assign vec_rsc_0_1_q_20_sp_1 = vec_rsc_0_1_q_20_sn_1;
  assign vec_rsc_0_1_q_24_sp_1 = vec_rsc_0_1_q_24_sn_1;
  assign vec_rsc_0_1_q_28_sp_1 = vec_rsc_0_1_q_28_sn_1;
  assign vec_rsc_0_1_q_2_sp_1 = vec_rsc_0_1_q_2_sn_1;
  assign vec_rsc_0_1_q_31_sp_1 = vec_rsc_0_1_q_31_sn_1;
  assign vec_rsc_0_1_q_4_sp_1 = vec_rsc_0_1_q_4_sn_1;
  assign vec_rsc_0_1_q_8_sp_1 = vec_rsc_0_1_q_8_sn_1;
  Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_vec_rsc_0_1_wait_dp inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_vec_rsc_0_1_wait_dp_inst
       (.D(D),
        .E(E),
        .Q(Q),
        .clk(clk),
        .rst(rst),
        .\tmp_1_lpi_4_dfm_reg[0] (\tmp_1_lpi_4_dfm_reg[0] ),
        .\tmp_1_lpi_4_dfm_reg[0]_0 (\tmp_1_lpi_4_dfm_reg[0]_0 ),
        .\tmp_1_lpi_4_dfm_reg[12] (\tmp_1_lpi_4_dfm_reg[12] ),
        .\tmp_1_lpi_4_dfm_reg[12]_0 (\tmp_1_lpi_4_dfm_reg[12]_0 ),
        .\tmp_1_lpi_4_dfm_reg[15] (\tmp_1_lpi_4_dfm_reg[15] ),
        .\tmp_1_lpi_4_dfm_reg[15]_0 (\tmp_1_lpi_4_dfm_reg[15]_0 ),
        .\tmp_1_lpi_4_dfm_reg[16] (\tmp_1_lpi_4_dfm_reg[16] ),
        .\tmp_1_lpi_4_dfm_reg[16]_0 (\tmp_1_lpi_4_dfm_reg[16]_0 ),
        .\tmp_1_lpi_4_dfm_reg[18] (\tmp_1_lpi_4_dfm_reg[18] ),
        .\tmp_1_lpi_4_dfm_reg[18]_0 (\tmp_1_lpi_4_dfm_reg[18]_0 ),
        .\tmp_1_lpi_4_dfm_reg[20] (\tmp_1_lpi_4_dfm_reg[20] ),
        .\tmp_1_lpi_4_dfm_reg[20]_0 (\tmp_1_lpi_4_dfm_reg[20]_0 ),
        .\tmp_1_lpi_4_dfm_reg[24] (\tmp_1_lpi_4_dfm_reg[24] ),
        .\tmp_1_lpi_4_dfm_reg[24]_0 (\tmp_1_lpi_4_dfm_reg[24]_0 ),
        .\tmp_1_lpi_4_dfm_reg[28] (\tmp_1_lpi_4_dfm_reg[28] ),
        .\tmp_1_lpi_4_dfm_reg[28]_0 (\tmp_1_lpi_4_dfm_reg[28]_0 ),
        .\tmp_1_lpi_4_dfm_reg[28]_1 (\tmp_1_lpi_4_dfm_reg[28]_1 ),
        .\tmp_1_lpi_4_dfm_reg[2] (\tmp_1_lpi_4_dfm_reg[2] ),
        .\tmp_1_lpi_4_dfm_reg[2]_0 (\tmp_1_lpi_4_dfm_reg[2]_0 ),
        .\tmp_1_lpi_4_dfm_reg[4] (\tmp_1_lpi_4_dfm_reg[4] ),
        .\tmp_1_lpi_4_dfm_reg[4]_0 (\tmp_1_lpi_4_dfm_reg[4]_0 ),
        .\tmp_1_lpi_4_dfm_reg[8] (\tmp_1_lpi_4_dfm_reg[8] ),
        .\tmp_1_lpi_4_dfm_reg[8]_0 (\tmp_1_lpi_4_dfm_reg[8]_0 ),
        .vec_rsc_0_1_i_bcwt_reg_0(vec_rsc_0_1_i_bcwt),
        .vec_rsc_0_1_i_bcwt_reg_1(vec_rsc_0_1_i_bcwt_reg),
        .\vec_rsc_0_1_i_q_d_bfwt_reg[10]_0 (\vec_rsc_0_1_i_q_d_bfwt_reg[10] ),
        .\vec_rsc_0_1_i_q_d_bfwt_reg[11]_0 (\vec_rsc_0_1_i_q_d_bfwt_reg[11] ),
        .\vec_rsc_0_1_i_q_d_bfwt_reg[13]_0 (\vec_rsc_0_1_i_q_d_bfwt_reg[13] ),
        .\vec_rsc_0_1_i_q_d_bfwt_reg[14]_0 (\vec_rsc_0_1_i_q_d_bfwt_reg[14] ),
        .\vec_rsc_0_1_i_q_d_bfwt_reg[17]_0 (\vec_rsc_0_1_i_q_d_bfwt_reg[17] ),
        .\vec_rsc_0_1_i_q_d_bfwt_reg[19]_0 (\vec_rsc_0_1_i_q_d_bfwt_reg[19] ),
        .\vec_rsc_0_1_i_q_d_bfwt_reg[1]_0 (\vec_rsc_0_1_i_q_d_bfwt_reg[1] ),
        .\vec_rsc_0_1_i_q_d_bfwt_reg[21]_0 (\vec_rsc_0_1_i_q_d_bfwt_reg[21] ),
        .\vec_rsc_0_1_i_q_d_bfwt_reg[22]_0 (\vec_rsc_0_1_i_q_d_bfwt_reg[22] ),
        .\vec_rsc_0_1_i_q_d_bfwt_reg[23]_0 (\vec_rsc_0_1_i_q_d_bfwt_reg[23] ),
        .\vec_rsc_0_1_i_q_d_bfwt_reg[25]_0 (\vec_rsc_0_1_i_q_d_bfwt_reg[25] ),
        .\vec_rsc_0_1_i_q_d_bfwt_reg[26]_0 (\vec_rsc_0_1_i_q_d_bfwt_reg[26] ),
        .\vec_rsc_0_1_i_q_d_bfwt_reg[27]_0 (\vec_rsc_0_1_i_q_d_bfwt_reg[27] ),
        .\vec_rsc_0_1_i_q_d_bfwt_reg[29]_0 (\vec_rsc_0_1_i_q_d_bfwt_reg[29] ),
        .\vec_rsc_0_1_i_q_d_bfwt_reg[30]_0 (\vec_rsc_0_1_i_q_d_bfwt_reg[30] ),
        .\vec_rsc_0_1_i_q_d_bfwt_reg[3]_0 (\vec_rsc_0_1_i_q_d_bfwt_reg[3] ),
        .\vec_rsc_0_1_i_q_d_bfwt_reg[5]_0 (\vec_rsc_0_1_i_q_d_bfwt_reg[5] ),
        .\vec_rsc_0_1_i_q_d_bfwt_reg[6]_0 (\vec_rsc_0_1_i_q_d_bfwt_reg[6] ),
        .\vec_rsc_0_1_i_q_d_bfwt_reg[7]_0 (\vec_rsc_0_1_i_q_d_bfwt_reg[7] ),
        .\vec_rsc_0_1_i_q_d_bfwt_reg[9]_0 (\vec_rsc_0_1_i_q_d_bfwt_reg[9] ),
        .vec_rsc_0_1_q(vec_rsc_0_1_q),
        .vec_rsc_0_1_q_0_sp_1(vec_rsc_0_1_q_0_sn_1),
        .vec_rsc_0_1_q_12_sp_1(vec_rsc_0_1_q_12_sn_1),
        .vec_rsc_0_1_q_15_sp_1(vec_rsc_0_1_q_15_sn_1),
        .vec_rsc_0_1_q_16_sp_1(vec_rsc_0_1_q_16_sn_1),
        .vec_rsc_0_1_q_18_sp_1(vec_rsc_0_1_q_18_sn_1),
        .vec_rsc_0_1_q_20_sp_1(vec_rsc_0_1_q_20_sn_1),
        .vec_rsc_0_1_q_24_sp_1(vec_rsc_0_1_q_24_sn_1),
        .vec_rsc_0_1_q_28_sp_1(vec_rsc_0_1_q_28_sn_1),
        .vec_rsc_0_1_q_2_sp_1(vec_rsc_0_1_q_2_sn_1),
        .vec_rsc_0_1_q_31_sp_1(vec_rsc_0_1_q_31_sn_1),
        .vec_rsc_0_1_q_4_sp_1(vec_rsc_0_1_q_4_sn_1),
        .vec_rsc_0_1_q_8_sp_1(vec_rsc_0_1_q_8_sn_1));
endmodule

(* ORIG_REF_NAME = "inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_vec_rsc_0_1_wait_dp" *) 
module Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_vec_rsc_0_1_wait_dp
   (vec_rsc_0_1_i_bcwt_reg_0,
    D,
    vec_rsc_0_1_q_0_sp_1,
    vec_rsc_0_1_q_2_sp_1,
    vec_rsc_0_1_q_4_sp_1,
    vec_rsc_0_1_q_8_sp_1,
    vec_rsc_0_1_q_12_sp_1,
    vec_rsc_0_1_q_15_sp_1,
    vec_rsc_0_1_q_16_sp_1,
    vec_rsc_0_1_q_18_sp_1,
    vec_rsc_0_1_q_20_sp_1,
    vec_rsc_0_1_q_24_sp_1,
    vec_rsc_0_1_q_28_sp_1,
    vec_rsc_0_1_q_31_sp_1,
    Q,
    \vec_rsc_0_1_i_q_d_bfwt_reg[30]_0 ,
    \vec_rsc_0_1_i_q_d_bfwt_reg[29]_0 ,
    \vec_rsc_0_1_i_q_d_bfwt_reg[27]_0 ,
    \vec_rsc_0_1_i_q_d_bfwt_reg[26]_0 ,
    \vec_rsc_0_1_i_q_d_bfwt_reg[25]_0 ,
    \vec_rsc_0_1_i_q_d_bfwt_reg[23]_0 ,
    \vec_rsc_0_1_i_q_d_bfwt_reg[22]_0 ,
    \vec_rsc_0_1_i_q_d_bfwt_reg[21]_0 ,
    \vec_rsc_0_1_i_q_d_bfwt_reg[19]_0 ,
    \vec_rsc_0_1_i_q_d_bfwt_reg[17]_0 ,
    \vec_rsc_0_1_i_q_d_bfwt_reg[14]_0 ,
    \vec_rsc_0_1_i_q_d_bfwt_reg[13]_0 ,
    \vec_rsc_0_1_i_q_d_bfwt_reg[11]_0 ,
    \vec_rsc_0_1_i_q_d_bfwt_reg[10]_0 ,
    \vec_rsc_0_1_i_q_d_bfwt_reg[9]_0 ,
    \vec_rsc_0_1_i_q_d_bfwt_reg[7]_0 ,
    \vec_rsc_0_1_i_q_d_bfwt_reg[6]_0 ,
    \vec_rsc_0_1_i_q_d_bfwt_reg[5]_0 ,
    \vec_rsc_0_1_i_q_d_bfwt_reg[3]_0 ,
    \vec_rsc_0_1_i_q_d_bfwt_reg[1]_0 ,
    rst,
    vec_rsc_0_1_i_bcwt_reg_1,
    clk,
    \tmp_1_lpi_4_dfm_reg[0] ,
    vec_rsc_0_1_q,
    \tmp_1_lpi_4_dfm_reg[28] ,
    \tmp_1_lpi_4_dfm_reg[0]_0 ,
    \tmp_1_lpi_4_dfm_reg[2] ,
    \tmp_1_lpi_4_dfm_reg[2]_0 ,
    \tmp_1_lpi_4_dfm_reg[4] ,
    \tmp_1_lpi_4_dfm_reg[4]_0 ,
    \tmp_1_lpi_4_dfm_reg[8] ,
    \tmp_1_lpi_4_dfm_reg[8]_0 ,
    \tmp_1_lpi_4_dfm_reg[12] ,
    \tmp_1_lpi_4_dfm_reg[12]_0 ,
    \tmp_1_lpi_4_dfm_reg[15] ,
    \tmp_1_lpi_4_dfm_reg[15]_0 ,
    \tmp_1_lpi_4_dfm_reg[16] ,
    \tmp_1_lpi_4_dfm_reg[16]_0 ,
    \tmp_1_lpi_4_dfm_reg[18] ,
    \tmp_1_lpi_4_dfm_reg[18]_0 ,
    \tmp_1_lpi_4_dfm_reg[20] ,
    \tmp_1_lpi_4_dfm_reg[20]_0 ,
    \tmp_1_lpi_4_dfm_reg[24] ,
    \tmp_1_lpi_4_dfm_reg[24]_0 ,
    \tmp_1_lpi_4_dfm_reg[28]_0 ,
    \tmp_1_lpi_4_dfm_reg[28]_1 ,
    E);
  output vec_rsc_0_1_i_bcwt_reg_0;
  output [10:0]D;
  output vec_rsc_0_1_q_0_sp_1;
  output vec_rsc_0_1_q_2_sp_1;
  output vec_rsc_0_1_q_4_sp_1;
  output vec_rsc_0_1_q_8_sp_1;
  output vec_rsc_0_1_q_12_sp_1;
  output vec_rsc_0_1_q_15_sp_1;
  output vec_rsc_0_1_q_16_sp_1;
  output vec_rsc_0_1_q_18_sp_1;
  output vec_rsc_0_1_q_20_sp_1;
  output vec_rsc_0_1_q_24_sp_1;
  output vec_rsc_0_1_q_28_sp_1;
  output vec_rsc_0_1_q_31_sp_1;
  output [0:0]Q;
  output \vec_rsc_0_1_i_q_d_bfwt_reg[30]_0 ;
  output \vec_rsc_0_1_i_q_d_bfwt_reg[29]_0 ;
  output \vec_rsc_0_1_i_q_d_bfwt_reg[27]_0 ;
  output \vec_rsc_0_1_i_q_d_bfwt_reg[26]_0 ;
  output \vec_rsc_0_1_i_q_d_bfwt_reg[25]_0 ;
  output \vec_rsc_0_1_i_q_d_bfwt_reg[23]_0 ;
  output \vec_rsc_0_1_i_q_d_bfwt_reg[22]_0 ;
  output \vec_rsc_0_1_i_q_d_bfwt_reg[21]_0 ;
  output \vec_rsc_0_1_i_q_d_bfwt_reg[19]_0 ;
  output \vec_rsc_0_1_i_q_d_bfwt_reg[17]_0 ;
  output \vec_rsc_0_1_i_q_d_bfwt_reg[14]_0 ;
  output \vec_rsc_0_1_i_q_d_bfwt_reg[13]_0 ;
  output \vec_rsc_0_1_i_q_d_bfwt_reg[11]_0 ;
  output \vec_rsc_0_1_i_q_d_bfwt_reg[10]_0 ;
  output \vec_rsc_0_1_i_q_d_bfwt_reg[9]_0 ;
  output \vec_rsc_0_1_i_q_d_bfwt_reg[7]_0 ;
  output \vec_rsc_0_1_i_q_d_bfwt_reg[6]_0 ;
  output \vec_rsc_0_1_i_q_d_bfwt_reg[5]_0 ;
  output \vec_rsc_0_1_i_q_d_bfwt_reg[3]_0 ;
  output \vec_rsc_0_1_i_q_d_bfwt_reg[1]_0 ;
  input rst;
  input vec_rsc_0_1_i_bcwt_reg_1;
  input clk;
  input \tmp_1_lpi_4_dfm_reg[0] ;
  input [31:0]vec_rsc_0_1_q;
  input \tmp_1_lpi_4_dfm_reg[28] ;
  input \tmp_1_lpi_4_dfm_reg[0]_0 ;
  input \tmp_1_lpi_4_dfm_reg[2] ;
  input \tmp_1_lpi_4_dfm_reg[2]_0 ;
  input \tmp_1_lpi_4_dfm_reg[4] ;
  input \tmp_1_lpi_4_dfm_reg[4]_0 ;
  input \tmp_1_lpi_4_dfm_reg[8] ;
  input \tmp_1_lpi_4_dfm_reg[8]_0 ;
  input \tmp_1_lpi_4_dfm_reg[12] ;
  input \tmp_1_lpi_4_dfm_reg[12]_0 ;
  input \tmp_1_lpi_4_dfm_reg[15] ;
  input \tmp_1_lpi_4_dfm_reg[15]_0 ;
  input \tmp_1_lpi_4_dfm_reg[16] ;
  input \tmp_1_lpi_4_dfm_reg[16]_0 ;
  input \tmp_1_lpi_4_dfm_reg[18] ;
  input \tmp_1_lpi_4_dfm_reg[18]_0 ;
  input \tmp_1_lpi_4_dfm_reg[20] ;
  input \tmp_1_lpi_4_dfm_reg[20]_0 ;
  input \tmp_1_lpi_4_dfm_reg[24] ;
  input \tmp_1_lpi_4_dfm_reg[24]_0 ;
  input \tmp_1_lpi_4_dfm_reg[28]_0 ;
  input \tmp_1_lpi_4_dfm_reg[28]_1 ;
  input [0:0]E;

  wire [10:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire clk;
  wire rst;
  wire \tmp_1_lpi_4_dfm_reg[0] ;
  wire \tmp_1_lpi_4_dfm_reg[0]_0 ;
  wire \tmp_1_lpi_4_dfm_reg[12] ;
  wire \tmp_1_lpi_4_dfm_reg[12]_0 ;
  wire \tmp_1_lpi_4_dfm_reg[15] ;
  wire \tmp_1_lpi_4_dfm_reg[15]_0 ;
  wire \tmp_1_lpi_4_dfm_reg[16] ;
  wire \tmp_1_lpi_4_dfm_reg[16]_0 ;
  wire \tmp_1_lpi_4_dfm_reg[18] ;
  wire \tmp_1_lpi_4_dfm_reg[18]_0 ;
  wire \tmp_1_lpi_4_dfm_reg[20] ;
  wire \tmp_1_lpi_4_dfm_reg[20]_0 ;
  wire \tmp_1_lpi_4_dfm_reg[24] ;
  wire \tmp_1_lpi_4_dfm_reg[24]_0 ;
  wire \tmp_1_lpi_4_dfm_reg[28] ;
  wire \tmp_1_lpi_4_dfm_reg[28]_0 ;
  wire \tmp_1_lpi_4_dfm_reg[28]_1 ;
  wire \tmp_1_lpi_4_dfm_reg[2] ;
  wire \tmp_1_lpi_4_dfm_reg[2]_0 ;
  wire \tmp_1_lpi_4_dfm_reg[4] ;
  wire \tmp_1_lpi_4_dfm_reg[4]_0 ;
  wire \tmp_1_lpi_4_dfm_reg[8] ;
  wire \tmp_1_lpi_4_dfm_reg[8]_0 ;
  wire vec_rsc_0_1_i_bcwt_reg_0;
  wire vec_rsc_0_1_i_bcwt_reg_1;
  wire [30:0]vec_rsc_0_1_i_q_d_bfwt;
  wire \vec_rsc_0_1_i_q_d_bfwt_reg[10]_0 ;
  wire \vec_rsc_0_1_i_q_d_bfwt_reg[11]_0 ;
  wire \vec_rsc_0_1_i_q_d_bfwt_reg[13]_0 ;
  wire \vec_rsc_0_1_i_q_d_bfwt_reg[14]_0 ;
  wire \vec_rsc_0_1_i_q_d_bfwt_reg[17]_0 ;
  wire \vec_rsc_0_1_i_q_d_bfwt_reg[19]_0 ;
  wire \vec_rsc_0_1_i_q_d_bfwt_reg[1]_0 ;
  wire \vec_rsc_0_1_i_q_d_bfwt_reg[21]_0 ;
  wire \vec_rsc_0_1_i_q_d_bfwt_reg[22]_0 ;
  wire \vec_rsc_0_1_i_q_d_bfwt_reg[23]_0 ;
  wire \vec_rsc_0_1_i_q_d_bfwt_reg[25]_0 ;
  wire \vec_rsc_0_1_i_q_d_bfwt_reg[26]_0 ;
  wire \vec_rsc_0_1_i_q_d_bfwt_reg[27]_0 ;
  wire \vec_rsc_0_1_i_q_d_bfwt_reg[29]_0 ;
  wire \vec_rsc_0_1_i_q_d_bfwt_reg[30]_0 ;
  wire \vec_rsc_0_1_i_q_d_bfwt_reg[3]_0 ;
  wire \vec_rsc_0_1_i_q_d_bfwt_reg[5]_0 ;
  wire \vec_rsc_0_1_i_q_d_bfwt_reg[6]_0 ;
  wire \vec_rsc_0_1_i_q_d_bfwt_reg[7]_0 ;
  wire \vec_rsc_0_1_i_q_d_bfwt_reg[9]_0 ;
  wire [31:0]vec_rsc_0_1_q;
  wire vec_rsc_0_1_q_0_sn_1;
  wire vec_rsc_0_1_q_12_sn_1;
  wire vec_rsc_0_1_q_15_sn_1;
  wire vec_rsc_0_1_q_16_sn_1;
  wire vec_rsc_0_1_q_18_sn_1;
  wire vec_rsc_0_1_q_20_sn_1;
  wire vec_rsc_0_1_q_24_sn_1;
  wire vec_rsc_0_1_q_28_sn_1;
  wire vec_rsc_0_1_q_2_sn_1;
  wire vec_rsc_0_1_q_31_sn_1;
  wire vec_rsc_0_1_q_4_sn_1;
  wire vec_rsc_0_1_q_8_sn_1;

  assign vec_rsc_0_1_q_0_sp_1 = vec_rsc_0_1_q_0_sn_1;
  assign vec_rsc_0_1_q_12_sp_1 = vec_rsc_0_1_q_12_sn_1;
  assign vec_rsc_0_1_q_15_sp_1 = vec_rsc_0_1_q_15_sn_1;
  assign vec_rsc_0_1_q_16_sp_1 = vec_rsc_0_1_q_16_sn_1;
  assign vec_rsc_0_1_q_18_sp_1 = vec_rsc_0_1_q_18_sn_1;
  assign vec_rsc_0_1_q_20_sp_1 = vec_rsc_0_1_q_20_sn_1;
  assign vec_rsc_0_1_q_24_sp_1 = vec_rsc_0_1_q_24_sn_1;
  assign vec_rsc_0_1_q_28_sp_1 = vec_rsc_0_1_q_28_sn_1;
  assign vec_rsc_0_1_q_2_sp_1 = vec_rsc_0_1_q_2_sn_1;
  assign vec_rsc_0_1_q_31_sp_1 = vec_rsc_0_1_q_31_sn_1;
  assign vec_rsc_0_1_q_4_sp_1 = vec_rsc_0_1_q_4_sn_1;
  assign vec_rsc_0_1_q_8_sp_1 = vec_rsc_0_1_q_8_sn_1;
  LUT4 #(
    .INIT(16'h00E2)) 
    nl_modulo_add_cmp_base_rsc_dat_carry__0_i_21
       (.I0(vec_rsc_0_1_q[12]),
        .I1(vec_rsc_0_1_i_bcwt_reg_0),
        .I2(vec_rsc_0_1_i_q_d_bfwt[12]),
        .I3(\tmp_1_lpi_4_dfm_reg[28] ),
        .O(vec_rsc_0_1_q_12_sn_1));
  LUT4 #(
    .INIT(16'h00E2)) 
    nl_modulo_add_cmp_base_rsc_dat_carry__0_i_37
       (.I0(vec_rsc_0_1_q[8]),
        .I1(vec_rsc_0_1_i_bcwt_reg_0),
        .I2(vec_rsc_0_1_i_q_d_bfwt[8]),
        .I3(\tmp_1_lpi_4_dfm_reg[28] ),
        .O(vec_rsc_0_1_q_8_sn_1));
  LUT4 #(
    .INIT(16'h00E2)) 
    nl_modulo_add_cmp_base_rsc_dat_carry__0_i_9
       (.I0(vec_rsc_0_1_q[15]),
        .I1(vec_rsc_0_1_i_bcwt_reg_0),
        .I2(vec_rsc_0_1_i_q_d_bfwt[15]),
        .I3(\tmp_1_lpi_4_dfm_reg[28] ),
        .O(vec_rsc_0_1_q_15_sn_1));
  LUT4 #(
    .INIT(16'h00E2)) 
    nl_modulo_add_cmp_base_rsc_dat_carry__1_i_21
       (.I0(vec_rsc_0_1_q[20]),
        .I1(vec_rsc_0_1_i_bcwt_reg_0),
        .I2(vec_rsc_0_1_i_q_d_bfwt[20]),
        .I3(\tmp_1_lpi_4_dfm_reg[28] ),
        .O(vec_rsc_0_1_q_20_sn_1));
  LUT4 #(
    .INIT(16'h00E2)) 
    nl_modulo_add_cmp_base_rsc_dat_carry__1_i_29
       (.I0(vec_rsc_0_1_q[18]),
        .I1(vec_rsc_0_1_i_bcwt_reg_0),
        .I2(vec_rsc_0_1_i_q_d_bfwt[18]),
        .I3(\tmp_1_lpi_4_dfm_reg[28] ),
        .O(vec_rsc_0_1_q_18_sn_1));
  LUT4 #(
    .INIT(16'h00E2)) 
    nl_modulo_add_cmp_base_rsc_dat_carry__1_i_37
       (.I0(vec_rsc_0_1_q[16]),
        .I1(vec_rsc_0_1_i_bcwt_reg_0),
        .I2(vec_rsc_0_1_i_q_d_bfwt[16]),
        .I3(\tmp_1_lpi_4_dfm_reg[28] ),
        .O(vec_rsc_0_1_q_16_sn_1));
  LUT4 #(
    .INIT(16'h00E2)) 
    nl_modulo_add_cmp_base_rsc_dat_carry__2_i_12
       (.I0(vec_rsc_0_1_q[31]),
        .I1(vec_rsc_0_1_i_bcwt_reg_0),
        .I2(Q),
        .I3(\tmp_1_lpi_4_dfm_reg[28] ),
        .O(vec_rsc_0_1_q_31_sn_1));
  LUT4 #(
    .INIT(16'h00E2)) 
    nl_modulo_add_cmp_base_rsc_dat_carry__2_i_21
       (.I0(vec_rsc_0_1_q[28]),
        .I1(vec_rsc_0_1_i_bcwt_reg_0),
        .I2(vec_rsc_0_1_i_q_d_bfwt[28]),
        .I3(\tmp_1_lpi_4_dfm_reg[28] ),
        .O(vec_rsc_0_1_q_28_sn_1));
  LUT4 #(
    .INIT(16'h00E2)) 
    nl_modulo_add_cmp_base_rsc_dat_carry__2_i_37
       (.I0(vec_rsc_0_1_q[24]),
        .I1(vec_rsc_0_1_i_bcwt_reg_0),
        .I2(vec_rsc_0_1_i_q_d_bfwt[24]),
        .I3(\tmp_1_lpi_4_dfm_reg[28] ),
        .O(vec_rsc_0_1_q_24_sn_1));
  LUT4 #(
    .INIT(16'h00E2)) 
    nl_modulo_add_cmp_base_rsc_dat_carry_i_21
       (.I0(vec_rsc_0_1_q[4]),
        .I1(vec_rsc_0_1_i_bcwt_reg_0),
        .I2(vec_rsc_0_1_i_q_d_bfwt[4]),
        .I3(\tmp_1_lpi_4_dfm_reg[28] ),
        .O(vec_rsc_0_1_q_4_sn_1));
  LUT4 #(
    .INIT(16'h00E2)) 
    nl_modulo_add_cmp_base_rsc_dat_carry_i_29
       (.I0(vec_rsc_0_1_q[2]),
        .I1(vec_rsc_0_1_i_bcwt_reg_0),
        .I2(vec_rsc_0_1_i_q_d_bfwt[2]),
        .I3(\tmp_1_lpi_4_dfm_reg[28] ),
        .O(vec_rsc_0_1_q_2_sn_1));
  LUT4 #(
    .INIT(16'h00E2)) 
    nl_modulo_add_cmp_base_rsc_dat_carry_i_37
       (.I0(vec_rsc_0_1_q[0]),
        .I1(vec_rsc_0_1_i_bcwt_reg_0),
        .I2(vec_rsc_0_1_i_q_d_bfwt[0]),
        .I3(\tmp_1_lpi_4_dfm_reg[28] ),
        .O(vec_rsc_0_1_q_0_sn_1));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAAFEAE)) 
    \tmp_1_lpi_4_dfm[0]_i_1 
       (.I0(\tmp_1_lpi_4_dfm_reg[0] ),
        .I1(vec_rsc_0_1_q[0]),
        .I2(vec_rsc_0_1_i_bcwt_reg_0),
        .I3(vec_rsc_0_1_i_q_d_bfwt[0]),
        .I4(\tmp_1_lpi_4_dfm_reg[28] ),
        .I5(\tmp_1_lpi_4_dfm_reg[0]_0 ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_1_lpi_4_dfm[10]_i_4 
       (.I0(vec_rsc_0_1_i_q_d_bfwt[10]),
        .I1(vec_rsc_0_1_i_bcwt_reg_0),
        .I2(vec_rsc_0_1_q[10]),
        .O(\vec_rsc_0_1_i_q_d_bfwt_reg[10]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_1_lpi_4_dfm[11]_i_6 
       (.I0(vec_rsc_0_1_i_q_d_bfwt[11]),
        .I1(vec_rsc_0_1_i_bcwt_reg_0),
        .I2(vec_rsc_0_1_q[11]),
        .O(\vec_rsc_0_1_i_q_d_bfwt_reg[11]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAAFEAE)) 
    \tmp_1_lpi_4_dfm[12]_i_1 
       (.I0(\tmp_1_lpi_4_dfm_reg[12] ),
        .I1(vec_rsc_0_1_q[12]),
        .I2(vec_rsc_0_1_i_bcwt_reg_0),
        .I3(vec_rsc_0_1_i_q_d_bfwt[12]),
        .I4(\tmp_1_lpi_4_dfm_reg[28] ),
        .I5(\tmp_1_lpi_4_dfm_reg[12]_0 ),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_1_lpi_4_dfm[13]_i_4 
       (.I0(vec_rsc_0_1_i_q_d_bfwt[13]),
        .I1(vec_rsc_0_1_i_bcwt_reg_0),
        .I2(vec_rsc_0_1_q[13]),
        .O(\vec_rsc_0_1_i_q_d_bfwt_reg[13]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_1_lpi_4_dfm[14]_i_4 
       (.I0(vec_rsc_0_1_i_q_d_bfwt[14]),
        .I1(vec_rsc_0_1_i_bcwt_reg_0),
        .I2(vec_rsc_0_1_q[14]),
        .O(\vec_rsc_0_1_i_q_d_bfwt_reg[14]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAAFEAE)) 
    \tmp_1_lpi_4_dfm[15]_i_1 
       (.I0(\tmp_1_lpi_4_dfm_reg[15] ),
        .I1(vec_rsc_0_1_q[15]),
        .I2(vec_rsc_0_1_i_bcwt_reg_0),
        .I3(vec_rsc_0_1_i_q_d_bfwt[15]),
        .I4(\tmp_1_lpi_4_dfm_reg[28] ),
        .I5(\tmp_1_lpi_4_dfm_reg[15]_0 ),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAAFEAE)) 
    \tmp_1_lpi_4_dfm[16]_i_1 
       (.I0(\tmp_1_lpi_4_dfm_reg[16] ),
        .I1(vec_rsc_0_1_q[16]),
        .I2(vec_rsc_0_1_i_bcwt_reg_0),
        .I3(vec_rsc_0_1_i_q_d_bfwt[16]),
        .I4(\tmp_1_lpi_4_dfm_reg[28] ),
        .I5(\tmp_1_lpi_4_dfm_reg[16]_0 ),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_1_lpi_4_dfm[17]_i_4 
       (.I0(vec_rsc_0_1_i_q_d_bfwt[17]),
        .I1(vec_rsc_0_1_i_bcwt_reg_0),
        .I2(vec_rsc_0_1_q[17]),
        .O(\vec_rsc_0_1_i_q_d_bfwt_reg[17]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAAFEAE)) 
    \tmp_1_lpi_4_dfm[18]_i_1 
       (.I0(\tmp_1_lpi_4_dfm_reg[18] ),
        .I1(vec_rsc_0_1_q[18]),
        .I2(vec_rsc_0_1_i_bcwt_reg_0),
        .I3(vec_rsc_0_1_i_q_d_bfwt[18]),
        .I4(\tmp_1_lpi_4_dfm_reg[28] ),
        .I5(\tmp_1_lpi_4_dfm_reg[18]_0 ),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_1_lpi_4_dfm[19]_i_4 
       (.I0(vec_rsc_0_1_i_q_d_bfwt[19]),
        .I1(vec_rsc_0_1_i_bcwt_reg_0),
        .I2(vec_rsc_0_1_q[19]),
        .O(\vec_rsc_0_1_i_q_d_bfwt_reg[19]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_1_lpi_4_dfm[1]_i_4 
       (.I0(vec_rsc_0_1_i_q_d_bfwt[1]),
        .I1(vec_rsc_0_1_i_bcwt_reg_0),
        .I2(vec_rsc_0_1_q[1]),
        .O(\vec_rsc_0_1_i_q_d_bfwt_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAAFEAE)) 
    \tmp_1_lpi_4_dfm[20]_i_1 
       (.I0(\tmp_1_lpi_4_dfm_reg[20] ),
        .I1(vec_rsc_0_1_q[20]),
        .I2(vec_rsc_0_1_i_bcwt_reg_0),
        .I3(vec_rsc_0_1_i_q_d_bfwt[20]),
        .I4(\tmp_1_lpi_4_dfm_reg[28] ),
        .I5(\tmp_1_lpi_4_dfm_reg[20]_0 ),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_1_lpi_4_dfm[21]_i_4 
       (.I0(vec_rsc_0_1_i_q_d_bfwt[21]),
        .I1(vec_rsc_0_1_i_bcwt_reg_0),
        .I2(vec_rsc_0_1_q[21]),
        .O(\vec_rsc_0_1_i_q_d_bfwt_reg[21]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_1_lpi_4_dfm[22]_i_4 
       (.I0(vec_rsc_0_1_i_q_d_bfwt[22]),
        .I1(vec_rsc_0_1_i_bcwt_reg_0),
        .I2(vec_rsc_0_1_q[22]),
        .O(\vec_rsc_0_1_i_q_d_bfwt_reg[22]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_1_lpi_4_dfm[23]_i_4 
       (.I0(vec_rsc_0_1_i_q_d_bfwt[23]),
        .I1(vec_rsc_0_1_i_bcwt_reg_0),
        .I2(vec_rsc_0_1_q[23]),
        .O(\vec_rsc_0_1_i_q_d_bfwt_reg[23]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAAFEAE)) 
    \tmp_1_lpi_4_dfm[24]_i_1 
       (.I0(\tmp_1_lpi_4_dfm_reg[24] ),
        .I1(vec_rsc_0_1_q[24]),
        .I2(vec_rsc_0_1_i_bcwt_reg_0),
        .I3(vec_rsc_0_1_i_q_d_bfwt[24]),
        .I4(\tmp_1_lpi_4_dfm_reg[28] ),
        .I5(\tmp_1_lpi_4_dfm_reg[24]_0 ),
        .O(D[9]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_1_lpi_4_dfm[25]_i_4 
       (.I0(vec_rsc_0_1_i_q_d_bfwt[25]),
        .I1(vec_rsc_0_1_i_bcwt_reg_0),
        .I2(vec_rsc_0_1_q[25]),
        .O(\vec_rsc_0_1_i_q_d_bfwt_reg[25]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_1_lpi_4_dfm[26]_i_4 
       (.I0(vec_rsc_0_1_i_q_d_bfwt[26]),
        .I1(vec_rsc_0_1_i_bcwt_reg_0),
        .I2(vec_rsc_0_1_q[26]),
        .O(\vec_rsc_0_1_i_q_d_bfwt_reg[26]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_1_lpi_4_dfm[27]_i_4 
       (.I0(vec_rsc_0_1_i_q_d_bfwt[27]),
        .I1(vec_rsc_0_1_i_bcwt_reg_0),
        .I2(vec_rsc_0_1_q[27]),
        .O(\vec_rsc_0_1_i_q_d_bfwt_reg[27]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAAFEAE)) 
    \tmp_1_lpi_4_dfm[28]_i_1 
       (.I0(\tmp_1_lpi_4_dfm_reg[28]_0 ),
        .I1(vec_rsc_0_1_q[28]),
        .I2(vec_rsc_0_1_i_bcwt_reg_0),
        .I3(vec_rsc_0_1_i_q_d_bfwt[28]),
        .I4(\tmp_1_lpi_4_dfm_reg[28] ),
        .I5(\tmp_1_lpi_4_dfm_reg[28]_1 ),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_1_lpi_4_dfm[29]_i_5 
       (.I0(vec_rsc_0_1_i_q_d_bfwt[29]),
        .I1(vec_rsc_0_1_i_bcwt_reg_0),
        .I2(vec_rsc_0_1_q[29]),
        .O(\vec_rsc_0_1_i_q_d_bfwt_reg[29]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAAFEAE)) 
    \tmp_1_lpi_4_dfm[2]_i_1 
       (.I0(\tmp_1_lpi_4_dfm_reg[2] ),
        .I1(vec_rsc_0_1_q[2]),
        .I2(vec_rsc_0_1_i_bcwt_reg_0),
        .I3(vec_rsc_0_1_i_q_d_bfwt[2]),
        .I4(\tmp_1_lpi_4_dfm_reg[28] ),
        .I5(\tmp_1_lpi_4_dfm_reg[2]_0 ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_1_lpi_4_dfm[30]_i_5 
       (.I0(vec_rsc_0_1_i_q_d_bfwt[30]),
        .I1(vec_rsc_0_1_i_bcwt_reg_0),
        .I2(vec_rsc_0_1_q[30]),
        .O(\vec_rsc_0_1_i_q_d_bfwt_reg[30]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_1_lpi_4_dfm[3]_i_4 
       (.I0(vec_rsc_0_1_i_q_d_bfwt[3]),
        .I1(vec_rsc_0_1_i_bcwt_reg_0),
        .I2(vec_rsc_0_1_q[3]),
        .O(\vec_rsc_0_1_i_q_d_bfwt_reg[3]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAAFEAE)) 
    \tmp_1_lpi_4_dfm[4]_i_1 
       (.I0(\tmp_1_lpi_4_dfm_reg[4] ),
        .I1(vec_rsc_0_1_q[4]),
        .I2(vec_rsc_0_1_i_bcwt_reg_0),
        .I3(vec_rsc_0_1_i_q_d_bfwt[4]),
        .I4(\tmp_1_lpi_4_dfm_reg[28] ),
        .I5(\tmp_1_lpi_4_dfm_reg[4]_0 ),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_1_lpi_4_dfm[5]_i_4 
       (.I0(vec_rsc_0_1_i_q_d_bfwt[5]),
        .I1(vec_rsc_0_1_i_bcwt_reg_0),
        .I2(vec_rsc_0_1_q[5]),
        .O(\vec_rsc_0_1_i_q_d_bfwt_reg[5]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_1_lpi_4_dfm[6]_i_4 
       (.I0(vec_rsc_0_1_i_q_d_bfwt[6]),
        .I1(vec_rsc_0_1_i_bcwt_reg_0),
        .I2(vec_rsc_0_1_q[6]),
        .O(\vec_rsc_0_1_i_q_d_bfwt_reg[6]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_1_lpi_4_dfm[7]_i_4 
       (.I0(vec_rsc_0_1_i_q_d_bfwt[7]),
        .I1(vec_rsc_0_1_i_bcwt_reg_0),
        .I2(vec_rsc_0_1_q[7]),
        .O(\vec_rsc_0_1_i_q_d_bfwt_reg[7]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAAFEAE)) 
    \tmp_1_lpi_4_dfm[8]_i_1 
       (.I0(\tmp_1_lpi_4_dfm_reg[8] ),
        .I1(vec_rsc_0_1_q[8]),
        .I2(vec_rsc_0_1_i_bcwt_reg_0),
        .I3(vec_rsc_0_1_i_q_d_bfwt[8]),
        .I4(\tmp_1_lpi_4_dfm_reg[28] ),
        .I5(\tmp_1_lpi_4_dfm_reg[8]_0 ),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_1_lpi_4_dfm[9]_i_4 
       (.I0(vec_rsc_0_1_i_q_d_bfwt[9]),
        .I1(vec_rsc_0_1_i_bcwt_reg_0),
        .I2(vec_rsc_0_1_q[9]),
        .O(\vec_rsc_0_1_i_q_d_bfwt_reg[9]_0 ));
  FDRE vec_rsc_0_1_i_bcwt_reg
       (.C(clk),
        .CE(1'b1),
        .D(vec_rsc_0_1_i_bcwt_reg_1),
        .Q(vec_rsc_0_1_i_bcwt_reg_0),
        .R(rst));
  FDRE \vec_rsc_0_1_i_q_d_bfwt_reg[0] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_1_q[0]),
        .Q(vec_rsc_0_1_i_q_d_bfwt[0]),
        .R(1'b0));
  FDRE \vec_rsc_0_1_i_q_d_bfwt_reg[10] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_1_q[10]),
        .Q(vec_rsc_0_1_i_q_d_bfwt[10]),
        .R(1'b0));
  FDRE \vec_rsc_0_1_i_q_d_bfwt_reg[11] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_1_q[11]),
        .Q(vec_rsc_0_1_i_q_d_bfwt[11]),
        .R(1'b0));
  FDRE \vec_rsc_0_1_i_q_d_bfwt_reg[12] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_1_q[12]),
        .Q(vec_rsc_0_1_i_q_d_bfwt[12]),
        .R(1'b0));
  FDRE \vec_rsc_0_1_i_q_d_bfwt_reg[13] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_1_q[13]),
        .Q(vec_rsc_0_1_i_q_d_bfwt[13]),
        .R(1'b0));
  FDRE \vec_rsc_0_1_i_q_d_bfwt_reg[14] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_1_q[14]),
        .Q(vec_rsc_0_1_i_q_d_bfwt[14]),
        .R(1'b0));
  FDRE \vec_rsc_0_1_i_q_d_bfwt_reg[15] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_1_q[15]),
        .Q(vec_rsc_0_1_i_q_d_bfwt[15]),
        .R(1'b0));
  FDRE \vec_rsc_0_1_i_q_d_bfwt_reg[16] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_1_q[16]),
        .Q(vec_rsc_0_1_i_q_d_bfwt[16]),
        .R(1'b0));
  FDRE \vec_rsc_0_1_i_q_d_bfwt_reg[17] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_1_q[17]),
        .Q(vec_rsc_0_1_i_q_d_bfwt[17]),
        .R(1'b0));
  FDRE \vec_rsc_0_1_i_q_d_bfwt_reg[18] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_1_q[18]),
        .Q(vec_rsc_0_1_i_q_d_bfwt[18]),
        .R(1'b0));
  FDRE \vec_rsc_0_1_i_q_d_bfwt_reg[19] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_1_q[19]),
        .Q(vec_rsc_0_1_i_q_d_bfwt[19]),
        .R(1'b0));
  FDRE \vec_rsc_0_1_i_q_d_bfwt_reg[1] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_1_q[1]),
        .Q(vec_rsc_0_1_i_q_d_bfwt[1]),
        .R(1'b0));
  FDRE \vec_rsc_0_1_i_q_d_bfwt_reg[20] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_1_q[20]),
        .Q(vec_rsc_0_1_i_q_d_bfwt[20]),
        .R(1'b0));
  FDRE \vec_rsc_0_1_i_q_d_bfwt_reg[21] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_1_q[21]),
        .Q(vec_rsc_0_1_i_q_d_bfwt[21]),
        .R(1'b0));
  FDRE \vec_rsc_0_1_i_q_d_bfwt_reg[22] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_1_q[22]),
        .Q(vec_rsc_0_1_i_q_d_bfwt[22]),
        .R(1'b0));
  FDRE \vec_rsc_0_1_i_q_d_bfwt_reg[23] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_1_q[23]),
        .Q(vec_rsc_0_1_i_q_d_bfwt[23]),
        .R(1'b0));
  FDRE \vec_rsc_0_1_i_q_d_bfwt_reg[24] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_1_q[24]),
        .Q(vec_rsc_0_1_i_q_d_bfwt[24]),
        .R(1'b0));
  FDRE \vec_rsc_0_1_i_q_d_bfwt_reg[25] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_1_q[25]),
        .Q(vec_rsc_0_1_i_q_d_bfwt[25]),
        .R(1'b0));
  FDRE \vec_rsc_0_1_i_q_d_bfwt_reg[26] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_1_q[26]),
        .Q(vec_rsc_0_1_i_q_d_bfwt[26]),
        .R(1'b0));
  FDRE \vec_rsc_0_1_i_q_d_bfwt_reg[27] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_1_q[27]),
        .Q(vec_rsc_0_1_i_q_d_bfwt[27]),
        .R(1'b0));
  FDRE \vec_rsc_0_1_i_q_d_bfwt_reg[28] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_1_q[28]),
        .Q(vec_rsc_0_1_i_q_d_bfwt[28]),
        .R(1'b0));
  FDRE \vec_rsc_0_1_i_q_d_bfwt_reg[29] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_1_q[29]),
        .Q(vec_rsc_0_1_i_q_d_bfwt[29]),
        .R(1'b0));
  FDRE \vec_rsc_0_1_i_q_d_bfwt_reg[2] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_1_q[2]),
        .Q(vec_rsc_0_1_i_q_d_bfwt[2]),
        .R(1'b0));
  FDRE \vec_rsc_0_1_i_q_d_bfwt_reg[30] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_1_q[30]),
        .Q(vec_rsc_0_1_i_q_d_bfwt[30]),
        .R(1'b0));
  FDRE \vec_rsc_0_1_i_q_d_bfwt_reg[31] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_1_q[31]),
        .Q(Q),
        .R(1'b0));
  FDRE \vec_rsc_0_1_i_q_d_bfwt_reg[3] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_1_q[3]),
        .Q(vec_rsc_0_1_i_q_d_bfwt[3]),
        .R(1'b0));
  FDRE \vec_rsc_0_1_i_q_d_bfwt_reg[4] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_1_q[4]),
        .Q(vec_rsc_0_1_i_q_d_bfwt[4]),
        .R(1'b0));
  FDRE \vec_rsc_0_1_i_q_d_bfwt_reg[5] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_1_q[5]),
        .Q(vec_rsc_0_1_i_q_d_bfwt[5]),
        .R(1'b0));
  FDRE \vec_rsc_0_1_i_q_d_bfwt_reg[6] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_1_q[6]),
        .Q(vec_rsc_0_1_i_q_d_bfwt[6]),
        .R(1'b0));
  FDRE \vec_rsc_0_1_i_q_d_bfwt_reg[7] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_1_q[7]),
        .Q(vec_rsc_0_1_i_q_d_bfwt[7]),
        .R(1'b0));
  FDRE \vec_rsc_0_1_i_q_d_bfwt_reg[8] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_1_q[8]),
        .Q(vec_rsc_0_1_i_q_d_bfwt[8]),
        .R(1'b0));
  FDRE \vec_rsc_0_1_i_q_d_bfwt_reg[9] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_1_q[9]),
        .Q(vec_rsc_0_1_i_q_d_bfwt[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1" *) 
module Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1
   (vec_rsc_0_2_i_bcwt,
    D,
    vec_rsc_0_2_q_1_sp_1,
    \vec_rsc_0_2_i_q_d_bfwt_reg[31] ,
    vec_rsc_0_2_q_3_sp_1,
    vec_rsc_0_2_q_5_sp_1,
    vec_rsc_0_2_q_6_sp_1,
    vec_rsc_0_2_q_7_sp_1,
    vec_rsc_0_2_q_9_sp_1,
    vec_rsc_0_2_q_10_sp_1,
    vec_rsc_0_2_q_13_sp_1,
    vec_rsc_0_2_q_14_sp_1,
    vec_rsc_0_2_q_17_sp_1,
    vec_rsc_0_2_q_19_sp_1,
    vec_rsc_0_2_q_21_sp_1,
    vec_rsc_0_2_q_22_sp_1,
    vec_rsc_0_2_q_23_sp_1,
    vec_rsc_0_2_q_25_sp_1,
    vec_rsc_0_2_q_26_sp_1,
    vec_rsc_0_2_q_27_sp_1,
    vec_rsc_0_2_q_29_sp_1,
    vec_rsc_0_2_q_30_sp_1,
    \vec_rsc_0_2_i_q_d_bfwt_reg[28] ,
    \vec_rsc_0_2_i_q_d_bfwt_reg[18] ,
    \vec_rsc_0_2_i_q_d_bfwt_reg[16] ,
    \vec_rsc_0_2_i_q_d_bfwt_reg[8] ,
    \vec_rsc_0_2_i_q_d_bfwt_reg[2] ,
    S,
    \tmp_1_lpi_4_dfm_reg[14] ,
    \tmp_1_lpi_4_dfm_reg[23] ,
    \tmp_1_lpi_4_dfm_reg[30] ,
    rst,
    vec_rsc_0_2_i_bcwt_reg,
    clk,
    CO,
    O,
    \return_rsci_d_reg[31] ,
    Q,
    vec_rsc_0_2_q,
    nl_modulo_sub_cmp_base_rsc_dat_carry_i_7,
    nl_modulo_add_cmp_base_rsc_dat_carry,
    nl_modulo_add_cmp_base_rsc_dat_carry_0,
    nl_modulo_add_cmp_base_rsc_dat_carry_1,
    nl_modulo_add_cmp_base_rsc_dat_carry_2,
    nl_modulo_add_cmp_base_rsc_dat_carry__2,
    nl_modulo_add_cmp_base_rsc_dat_carry_3,
    nl_modulo_add_cmp_base_rsc_dat_carry_4,
    nl_modulo_add_cmp_base_rsc_dat_carry_5,
    nl_modulo_add_cmp_base_rsc_dat_carry_6,
    nl_modulo_add_cmp_base_rsc_dat_carry_7,
    nl_modulo_add_cmp_base_rsc_dat_carry_8,
    nl_modulo_add_cmp_base_rsc_dat_carry_9,
    nl_modulo_add_cmp_base_rsc_dat_carry_10,
    nl_modulo_add_cmp_base_rsc_dat_carry_11,
    nl_modulo_add_cmp_base_rsc_dat_carry_12,
    nl_modulo_add_cmp_base_rsc_dat_carry_13,
    nl_modulo_add_cmp_base_rsc_dat_carry_14,
    nl_modulo_add_cmp_base_rsc_dat_carry_15,
    nl_modulo_add_cmp_base_rsc_dat_carry_16,
    nl_modulo_add_cmp_base_rsc_dat_carry_17,
    nl_modulo_add_cmp_base_rsc_dat_carry_18,
    nl_modulo_add_cmp_base_rsc_dat_carry__0,
    nl_modulo_add_cmp_base_rsc_dat_carry__0_0,
    nl_modulo_add_cmp_base_rsc_dat_carry__0_1,
    nl_modulo_add_cmp_base_rsc_dat_carry__0_2,
    nl_modulo_add_cmp_base_rsc_dat_carry__0_3,
    nl_modulo_add_cmp_base_rsc_dat_carry__0_4,
    nl_modulo_add_cmp_base_rsc_dat_carry__0_5,
    nl_modulo_add_cmp_base_rsc_dat_carry__0_6,
    nl_modulo_add_cmp_base_rsc_dat_carry__0_7,
    nl_modulo_add_cmp_base_rsc_dat_carry__0_8,
    nl_modulo_add_cmp_base_rsc_dat_carry__0_9,
    nl_modulo_add_cmp_base_rsc_dat_carry__0_10,
    nl_modulo_add_cmp_base_rsc_dat_carry__0_11,
    nl_modulo_add_cmp_base_rsc_dat_carry__0_12,
    nl_modulo_add_cmp_base_rsc_dat_carry__0_13,
    nl_modulo_add_cmp_base_rsc_dat_carry__0_14,
    nl_modulo_add_cmp_base_rsc_dat_carry__1,
    nl_modulo_add_cmp_base_rsc_dat_carry__1_0,
    nl_modulo_add_cmp_base_rsc_dat_carry__1_1,
    nl_modulo_add_cmp_base_rsc_dat_carry__1_2,
    nl_modulo_add_cmp_base_rsc_dat_carry__1_3,
    nl_modulo_add_cmp_base_rsc_dat_carry__1_4,
    nl_modulo_add_cmp_base_rsc_dat_carry__1_5,
    nl_modulo_add_cmp_base_rsc_dat_carry__1_6,
    nl_modulo_add_cmp_base_rsc_dat_carry__1_7,
    nl_modulo_add_cmp_base_rsc_dat_carry__1_8,
    nl_modulo_add_cmp_base_rsc_dat_carry__1_9,
    nl_modulo_add_cmp_base_rsc_dat_carry__1_10,
    nl_modulo_add_cmp_base_rsc_dat_carry__1_11,
    nl_modulo_add_cmp_base_rsc_dat_carry__1_12,
    nl_modulo_add_cmp_base_rsc_dat_carry__1_13,
    nl_modulo_add_cmp_base_rsc_dat_carry__1_14,
    nl_modulo_add_cmp_base_rsc_dat_carry__1_15,
    nl_modulo_add_cmp_base_rsc_dat_carry__1_16,
    nl_modulo_add_cmp_base_rsc_dat_carry__1_17,
    nl_modulo_add_cmp_base_rsc_dat_carry__1_18,
    nl_modulo_add_cmp_base_rsc_dat_carry__2_0,
    nl_modulo_add_cmp_base_rsc_dat_carry__2_1,
    nl_modulo_add_cmp_base_rsc_dat_carry__2_2,
    nl_modulo_add_cmp_base_rsc_dat_carry__2_3,
    nl_modulo_add_cmp_base_rsc_dat_carry__2_4,
    nl_modulo_add_cmp_base_rsc_dat_carry__2_5,
    nl_modulo_add_cmp_base_rsc_dat_carry__2_6,
    nl_modulo_add_cmp_base_rsc_dat_carry__2_7,
    nl_modulo_add_cmp_base_rsc_dat_carry__2_8,
    nl_modulo_add_cmp_base_rsc_dat_carry__2_9,
    nl_modulo_add_cmp_base_rsc_dat_carry__2_10,
    nl_modulo_add_cmp_base_rsc_dat_carry__2_11,
    nl_modulo_add_cmp_base_rsc_dat_carry__2_12,
    nl_modulo_add_cmp_base_rsc_dat_carry__2_13,
    nl_modulo_add_cmp_base_rsc_dat_carry__2_14,
    nl_modulo_add_cmp_base_rsc_dat_carry__2_15,
    nl_modulo_add_cmp_base_rsc_dat_carry__2_16,
    nl_modulo_add_cmp_base_rsc_dat_carry__2_17,
    nl_modulo_add_cmp_base_rsc_dat_carry__2_18,
    nl_modulo_add_cmp_base_rsc_dat_carry__2_19,
    E);
  output vec_rsc_0_2_i_bcwt;
  output [7:0]D;
  output vec_rsc_0_2_q_1_sp_1;
  output [26:0]\vec_rsc_0_2_i_q_d_bfwt_reg[31] ;
  output vec_rsc_0_2_q_3_sp_1;
  output vec_rsc_0_2_q_5_sp_1;
  output vec_rsc_0_2_q_6_sp_1;
  output vec_rsc_0_2_q_7_sp_1;
  output vec_rsc_0_2_q_9_sp_1;
  output vec_rsc_0_2_q_10_sp_1;
  output vec_rsc_0_2_q_13_sp_1;
  output vec_rsc_0_2_q_14_sp_1;
  output vec_rsc_0_2_q_17_sp_1;
  output vec_rsc_0_2_q_19_sp_1;
  output vec_rsc_0_2_q_21_sp_1;
  output vec_rsc_0_2_q_22_sp_1;
  output vec_rsc_0_2_q_23_sp_1;
  output vec_rsc_0_2_q_25_sp_1;
  output vec_rsc_0_2_q_26_sp_1;
  output vec_rsc_0_2_q_27_sp_1;
  output vec_rsc_0_2_q_29_sp_1;
  output vec_rsc_0_2_q_30_sp_1;
  output \vec_rsc_0_2_i_q_d_bfwt_reg[28] ;
  output \vec_rsc_0_2_i_q_d_bfwt_reg[18] ;
  output \vec_rsc_0_2_i_q_d_bfwt_reg[16] ;
  output \vec_rsc_0_2_i_q_d_bfwt_reg[8] ;
  output \vec_rsc_0_2_i_q_d_bfwt_reg[2] ;
  output [4:0]S;
  output [3:0]\tmp_1_lpi_4_dfm_reg[14] ;
  output [4:0]\tmp_1_lpi_4_dfm_reg[23] ;
  output [4:0]\tmp_1_lpi_4_dfm_reg[30] ;
  input rst;
  input vec_rsc_0_2_i_bcwt_reg;
  input clk;
  input [0:0]CO;
  input [7:0]O;
  input [0:0]\return_rsci_d_reg[31] ;
  input [7:0]Q;
  input [31:0]vec_rsc_0_2_q;
  input nl_modulo_sub_cmp_base_rsc_dat_carry_i_7;
  input nl_modulo_add_cmp_base_rsc_dat_carry;
  input nl_modulo_add_cmp_base_rsc_dat_carry_0;
  input nl_modulo_add_cmp_base_rsc_dat_carry_1;
  input nl_modulo_add_cmp_base_rsc_dat_carry_2;
  input [18:0]nl_modulo_add_cmp_base_rsc_dat_carry__2;
  input nl_modulo_add_cmp_base_rsc_dat_carry_3;
  input nl_modulo_add_cmp_base_rsc_dat_carry_4;
  input nl_modulo_add_cmp_base_rsc_dat_carry_5;
  input nl_modulo_add_cmp_base_rsc_dat_carry_6;
  input nl_modulo_add_cmp_base_rsc_dat_carry_7;
  input nl_modulo_add_cmp_base_rsc_dat_carry_8;
  input nl_modulo_add_cmp_base_rsc_dat_carry_9;
  input nl_modulo_add_cmp_base_rsc_dat_carry_10;
  input nl_modulo_add_cmp_base_rsc_dat_carry_11;
  input nl_modulo_add_cmp_base_rsc_dat_carry_12;
  input nl_modulo_add_cmp_base_rsc_dat_carry_13;
  input nl_modulo_add_cmp_base_rsc_dat_carry_14;
  input nl_modulo_add_cmp_base_rsc_dat_carry_15;
  input nl_modulo_add_cmp_base_rsc_dat_carry_16;
  input nl_modulo_add_cmp_base_rsc_dat_carry_17;
  input nl_modulo_add_cmp_base_rsc_dat_carry_18;
  input nl_modulo_add_cmp_base_rsc_dat_carry__0;
  input nl_modulo_add_cmp_base_rsc_dat_carry__0_0;
  input nl_modulo_add_cmp_base_rsc_dat_carry__0_1;
  input nl_modulo_add_cmp_base_rsc_dat_carry__0_2;
  input nl_modulo_add_cmp_base_rsc_dat_carry__0_3;
  input nl_modulo_add_cmp_base_rsc_dat_carry__0_4;
  input nl_modulo_add_cmp_base_rsc_dat_carry__0_5;
  input nl_modulo_add_cmp_base_rsc_dat_carry__0_6;
  input nl_modulo_add_cmp_base_rsc_dat_carry__0_7;
  input nl_modulo_add_cmp_base_rsc_dat_carry__0_8;
  input nl_modulo_add_cmp_base_rsc_dat_carry__0_9;
  input nl_modulo_add_cmp_base_rsc_dat_carry__0_10;
  input nl_modulo_add_cmp_base_rsc_dat_carry__0_11;
  input nl_modulo_add_cmp_base_rsc_dat_carry__0_12;
  input nl_modulo_add_cmp_base_rsc_dat_carry__0_13;
  input nl_modulo_add_cmp_base_rsc_dat_carry__0_14;
  input nl_modulo_add_cmp_base_rsc_dat_carry__1;
  input nl_modulo_add_cmp_base_rsc_dat_carry__1_0;
  input nl_modulo_add_cmp_base_rsc_dat_carry__1_1;
  input nl_modulo_add_cmp_base_rsc_dat_carry__1_2;
  input nl_modulo_add_cmp_base_rsc_dat_carry__1_3;
  input nl_modulo_add_cmp_base_rsc_dat_carry__1_4;
  input nl_modulo_add_cmp_base_rsc_dat_carry__1_5;
  input nl_modulo_add_cmp_base_rsc_dat_carry__1_6;
  input nl_modulo_add_cmp_base_rsc_dat_carry__1_7;
  input nl_modulo_add_cmp_base_rsc_dat_carry__1_8;
  input nl_modulo_add_cmp_base_rsc_dat_carry__1_9;
  input nl_modulo_add_cmp_base_rsc_dat_carry__1_10;
  input nl_modulo_add_cmp_base_rsc_dat_carry__1_11;
  input nl_modulo_add_cmp_base_rsc_dat_carry__1_12;
  input nl_modulo_add_cmp_base_rsc_dat_carry__1_13;
  input nl_modulo_add_cmp_base_rsc_dat_carry__1_14;
  input nl_modulo_add_cmp_base_rsc_dat_carry__1_15;
  input nl_modulo_add_cmp_base_rsc_dat_carry__1_16;
  input nl_modulo_add_cmp_base_rsc_dat_carry__1_17;
  input nl_modulo_add_cmp_base_rsc_dat_carry__1_18;
  input nl_modulo_add_cmp_base_rsc_dat_carry__2_0;
  input nl_modulo_add_cmp_base_rsc_dat_carry__2_1;
  input nl_modulo_add_cmp_base_rsc_dat_carry__2_2;
  input nl_modulo_add_cmp_base_rsc_dat_carry__2_3;
  input nl_modulo_add_cmp_base_rsc_dat_carry__2_4;
  input nl_modulo_add_cmp_base_rsc_dat_carry__2_5;
  input nl_modulo_add_cmp_base_rsc_dat_carry__2_6;
  input nl_modulo_add_cmp_base_rsc_dat_carry__2_7;
  input nl_modulo_add_cmp_base_rsc_dat_carry__2_8;
  input nl_modulo_add_cmp_base_rsc_dat_carry__2_9;
  input nl_modulo_add_cmp_base_rsc_dat_carry__2_10;
  input nl_modulo_add_cmp_base_rsc_dat_carry__2_11;
  input nl_modulo_add_cmp_base_rsc_dat_carry__2_12;
  input nl_modulo_add_cmp_base_rsc_dat_carry__2_13;
  input nl_modulo_add_cmp_base_rsc_dat_carry__2_14;
  input nl_modulo_add_cmp_base_rsc_dat_carry__2_15;
  input nl_modulo_add_cmp_base_rsc_dat_carry__2_16;
  input nl_modulo_add_cmp_base_rsc_dat_carry__2_17;
  input nl_modulo_add_cmp_base_rsc_dat_carry__2_18;
  input nl_modulo_add_cmp_base_rsc_dat_carry__2_19;
  input [0:0]E;

  wire [0:0]CO;
  wire [7:0]D;
  wire [0:0]E;
  wire [7:0]O;
  wire [7:0]Q;
  wire [4:0]S;
  wire clk;
  wire nl_modulo_add_cmp_base_rsc_dat_carry;
  wire nl_modulo_add_cmp_base_rsc_dat_carry_0;
  wire nl_modulo_add_cmp_base_rsc_dat_carry_1;
  wire nl_modulo_add_cmp_base_rsc_dat_carry_10;
  wire nl_modulo_add_cmp_base_rsc_dat_carry_11;
  wire nl_modulo_add_cmp_base_rsc_dat_carry_12;
  wire nl_modulo_add_cmp_base_rsc_dat_carry_13;
  wire nl_modulo_add_cmp_base_rsc_dat_carry_14;
  wire nl_modulo_add_cmp_base_rsc_dat_carry_15;
  wire nl_modulo_add_cmp_base_rsc_dat_carry_16;
  wire nl_modulo_add_cmp_base_rsc_dat_carry_17;
  wire nl_modulo_add_cmp_base_rsc_dat_carry_18;
  wire nl_modulo_add_cmp_base_rsc_dat_carry_2;
  wire nl_modulo_add_cmp_base_rsc_dat_carry_3;
  wire nl_modulo_add_cmp_base_rsc_dat_carry_4;
  wire nl_modulo_add_cmp_base_rsc_dat_carry_5;
  wire nl_modulo_add_cmp_base_rsc_dat_carry_6;
  wire nl_modulo_add_cmp_base_rsc_dat_carry_7;
  wire nl_modulo_add_cmp_base_rsc_dat_carry_8;
  wire nl_modulo_add_cmp_base_rsc_dat_carry_9;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__0;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__0_0;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__0_1;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__0_10;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__0_11;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__0_12;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__0_13;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__0_14;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__0_2;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__0_3;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__0_4;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__0_5;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__0_6;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__0_7;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__0_8;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__0_9;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__1;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__1_0;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__1_1;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__1_10;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__1_11;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__1_12;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__1_13;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__1_14;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__1_15;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__1_16;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__1_17;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__1_18;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__1_2;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__1_3;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__1_4;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__1_5;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__1_6;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__1_7;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__1_8;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__1_9;
  wire [18:0]nl_modulo_add_cmp_base_rsc_dat_carry__2;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__2_0;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__2_1;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__2_10;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__2_11;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__2_12;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__2_13;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__2_14;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__2_15;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__2_16;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__2_17;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__2_18;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__2_19;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__2_2;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__2_3;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__2_4;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__2_5;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__2_6;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__2_7;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__2_8;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__2_9;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry_i_7;
  wire [0:0]\return_rsci_d_reg[31] ;
  wire rst;
  wire [3:0]\tmp_1_lpi_4_dfm_reg[14] ;
  wire [4:0]\tmp_1_lpi_4_dfm_reg[23] ;
  wire [4:0]\tmp_1_lpi_4_dfm_reg[30] ;
  wire vec_rsc_0_2_i_bcwt;
  wire vec_rsc_0_2_i_bcwt_reg;
  wire \vec_rsc_0_2_i_q_d_bfwt_reg[16] ;
  wire \vec_rsc_0_2_i_q_d_bfwt_reg[18] ;
  wire \vec_rsc_0_2_i_q_d_bfwt_reg[28] ;
  wire \vec_rsc_0_2_i_q_d_bfwt_reg[2] ;
  wire [26:0]\vec_rsc_0_2_i_q_d_bfwt_reg[31] ;
  wire \vec_rsc_0_2_i_q_d_bfwt_reg[8] ;
  wire [31:0]vec_rsc_0_2_q;
  wire vec_rsc_0_2_q_10_sn_1;
  wire vec_rsc_0_2_q_13_sn_1;
  wire vec_rsc_0_2_q_14_sn_1;
  wire vec_rsc_0_2_q_17_sn_1;
  wire vec_rsc_0_2_q_19_sn_1;
  wire vec_rsc_0_2_q_1_sn_1;
  wire vec_rsc_0_2_q_21_sn_1;
  wire vec_rsc_0_2_q_22_sn_1;
  wire vec_rsc_0_2_q_23_sn_1;
  wire vec_rsc_0_2_q_25_sn_1;
  wire vec_rsc_0_2_q_26_sn_1;
  wire vec_rsc_0_2_q_27_sn_1;
  wire vec_rsc_0_2_q_29_sn_1;
  wire vec_rsc_0_2_q_30_sn_1;
  wire vec_rsc_0_2_q_3_sn_1;
  wire vec_rsc_0_2_q_5_sn_1;
  wire vec_rsc_0_2_q_6_sn_1;
  wire vec_rsc_0_2_q_7_sn_1;
  wire vec_rsc_0_2_q_9_sn_1;

  assign vec_rsc_0_2_q_10_sp_1 = vec_rsc_0_2_q_10_sn_1;
  assign vec_rsc_0_2_q_13_sp_1 = vec_rsc_0_2_q_13_sn_1;
  assign vec_rsc_0_2_q_14_sp_1 = vec_rsc_0_2_q_14_sn_1;
  assign vec_rsc_0_2_q_17_sp_1 = vec_rsc_0_2_q_17_sn_1;
  assign vec_rsc_0_2_q_19_sp_1 = vec_rsc_0_2_q_19_sn_1;
  assign vec_rsc_0_2_q_1_sp_1 = vec_rsc_0_2_q_1_sn_1;
  assign vec_rsc_0_2_q_21_sp_1 = vec_rsc_0_2_q_21_sn_1;
  assign vec_rsc_0_2_q_22_sp_1 = vec_rsc_0_2_q_22_sn_1;
  assign vec_rsc_0_2_q_23_sp_1 = vec_rsc_0_2_q_23_sn_1;
  assign vec_rsc_0_2_q_25_sp_1 = vec_rsc_0_2_q_25_sn_1;
  assign vec_rsc_0_2_q_26_sp_1 = vec_rsc_0_2_q_26_sn_1;
  assign vec_rsc_0_2_q_27_sp_1 = vec_rsc_0_2_q_27_sn_1;
  assign vec_rsc_0_2_q_29_sp_1 = vec_rsc_0_2_q_29_sn_1;
  assign vec_rsc_0_2_q_30_sp_1 = vec_rsc_0_2_q_30_sn_1;
  assign vec_rsc_0_2_q_3_sp_1 = vec_rsc_0_2_q_3_sn_1;
  assign vec_rsc_0_2_q_5_sp_1 = vec_rsc_0_2_q_5_sn_1;
  assign vec_rsc_0_2_q_6_sp_1 = vec_rsc_0_2_q_6_sn_1;
  assign vec_rsc_0_2_q_7_sp_1 = vec_rsc_0_2_q_7_sn_1;
  assign vec_rsc_0_2_q_9_sp_1 = vec_rsc_0_2_q_9_sn_1;
  Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_vec_rsc_0_2_wait_dp inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_vec_rsc_0_2_wait_dp_inst
       (.CO(CO),
        .D(D),
        .E(E),
        .O(O),
        .Q(Q),
        .S(S),
        .clk(clk),
        .nl_modulo_add_cmp_base_rsc_dat_carry(nl_modulo_add_cmp_base_rsc_dat_carry),
        .nl_modulo_add_cmp_base_rsc_dat_carry_0(nl_modulo_add_cmp_base_rsc_dat_carry_0),
        .nl_modulo_add_cmp_base_rsc_dat_carry_1(nl_modulo_add_cmp_base_rsc_dat_carry_1),
        .nl_modulo_add_cmp_base_rsc_dat_carry_10(nl_modulo_add_cmp_base_rsc_dat_carry_10),
        .nl_modulo_add_cmp_base_rsc_dat_carry_11(nl_modulo_add_cmp_base_rsc_dat_carry_11),
        .nl_modulo_add_cmp_base_rsc_dat_carry_12(nl_modulo_add_cmp_base_rsc_dat_carry_12),
        .nl_modulo_add_cmp_base_rsc_dat_carry_13(nl_modulo_add_cmp_base_rsc_dat_carry_13),
        .nl_modulo_add_cmp_base_rsc_dat_carry_14(nl_modulo_add_cmp_base_rsc_dat_carry_14),
        .nl_modulo_add_cmp_base_rsc_dat_carry_15(nl_modulo_add_cmp_base_rsc_dat_carry_15),
        .nl_modulo_add_cmp_base_rsc_dat_carry_16(nl_modulo_add_cmp_base_rsc_dat_carry_16),
        .nl_modulo_add_cmp_base_rsc_dat_carry_17(nl_modulo_add_cmp_base_rsc_dat_carry_17),
        .nl_modulo_add_cmp_base_rsc_dat_carry_18(nl_modulo_add_cmp_base_rsc_dat_carry_18),
        .nl_modulo_add_cmp_base_rsc_dat_carry_2(nl_modulo_add_cmp_base_rsc_dat_carry_2),
        .nl_modulo_add_cmp_base_rsc_dat_carry_3(nl_modulo_add_cmp_base_rsc_dat_carry_3),
        .nl_modulo_add_cmp_base_rsc_dat_carry_4(nl_modulo_add_cmp_base_rsc_dat_carry_4),
        .nl_modulo_add_cmp_base_rsc_dat_carry_5(nl_modulo_add_cmp_base_rsc_dat_carry_5),
        .nl_modulo_add_cmp_base_rsc_dat_carry_6(nl_modulo_add_cmp_base_rsc_dat_carry_6),
        .nl_modulo_add_cmp_base_rsc_dat_carry_7(nl_modulo_add_cmp_base_rsc_dat_carry_7),
        .nl_modulo_add_cmp_base_rsc_dat_carry_8(nl_modulo_add_cmp_base_rsc_dat_carry_8),
        .nl_modulo_add_cmp_base_rsc_dat_carry_9(nl_modulo_add_cmp_base_rsc_dat_carry_9),
        .nl_modulo_add_cmp_base_rsc_dat_carry__0(nl_modulo_add_cmp_base_rsc_dat_carry__0),
        .nl_modulo_add_cmp_base_rsc_dat_carry__0_0(nl_modulo_add_cmp_base_rsc_dat_carry__0_0),
        .nl_modulo_add_cmp_base_rsc_dat_carry__0_1(nl_modulo_add_cmp_base_rsc_dat_carry__0_1),
        .nl_modulo_add_cmp_base_rsc_dat_carry__0_10(nl_modulo_add_cmp_base_rsc_dat_carry__0_10),
        .nl_modulo_add_cmp_base_rsc_dat_carry__0_11(nl_modulo_add_cmp_base_rsc_dat_carry__0_11),
        .nl_modulo_add_cmp_base_rsc_dat_carry__0_12(nl_modulo_add_cmp_base_rsc_dat_carry__0_12),
        .nl_modulo_add_cmp_base_rsc_dat_carry__0_13(nl_modulo_add_cmp_base_rsc_dat_carry__0_13),
        .nl_modulo_add_cmp_base_rsc_dat_carry__0_14(nl_modulo_add_cmp_base_rsc_dat_carry__0_14),
        .nl_modulo_add_cmp_base_rsc_dat_carry__0_2(nl_modulo_add_cmp_base_rsc_dat_carry__0_2),
        .nl_modulo_add_cmp_base_rsc_dat_carry__0_3(nl_modulo_add_cmp_base_rsc_dat_carry__0_3),
        .nl_modulo_add_cmp_base_rsc_dat_carry__0_4(nl_modulo_add_cmp_base_rsc_dat_carry__0_4),
        .nl_modulo_add_cmp_base_rsc_dat_carry__0_5(nl_modulo_add_cmp_base_rsc_dat_carry__0_5),
        .nl_modulo_add_cmp_base_rsc_dat_carry__0_6(nl_modulo_add_cmp_base_rsc_dat_carry__0_6),
        .nl_modulo_add_cmp_base_rsc_dat_carry__0_7(nl_modulo_add_cmp_base_rsc_dat_carry__0_7),
        .nl_modulo_add_cmp_base_rsc_dat_carry__0_8(nl_modulo_add_cmp_base_rsc_dat_carry__0_8),
        .nl_modulo_add_cmp_base_rsc_dat_carry__0_9(nl_modulo_add_cmp_base_rsc_dat_carry__0_9),
        .nl_modulo_add_cmp_base_rsc_dat_carry__1(nl_modulo_add_cmp_base_rsc_dat_carry__1),
        .nl_modulo_add_cmp_base_rsc_dat_carry__1_0(nl_modulo_add_cmp_base_rsc_dat_carry__1_0),
        .nl_modulo_add_cmp_base_rsc_dat_carry__1_1(nl_modulo_add_cmp_base_rsc_dat_carry__1_1),
        .nl_modulo_add_cmp_base_rsc_dat_carry__1_10(nl_modulo_add_cmp_base_rsc_dat_carry__1_10),
        .nl_modulo_add_cmp_base_rsc_dat_carry__1_11(nl_modulo_add_cmp_base_rsc_dat_carry__1_11),
        .nl_modulo_add_cmp_base_rsc_dat_carry__1_12(nl_modulo_add_cmp_base_rsc_dat_carry__1_12),
        .nl_modulo_add_cmp_base_rsc_dat_carry__1_13(nl_modulo_add_cmp_base_rsc_dat_carry__1_13),
        .nl_modulo_add_cmp_base_rsc_dat_carry__1_14(nl_modulo_add_cmp_base_rsc_dat_carry__1_14),
        .nl_modulo_add_cmp_base_rsc_dat_carry__1_15(nl_modulo_add_cmp_base_rsc_dat_carry__1_15),
        .nl_modulo_add_cmp_base_rsc_dat_carry__1_16(nl_modulo_add_cmp_base_rsc_dat_carry__1_16),
        .nl_modulo_add_cmp_base_rsc_dat_carry__1_17(nl_modulo_add_cmp_base_rsc_dat_carry__1_17),
        .nl_modulo_add_cmp_base_rsc_dat_carry__1_18(nl_modulo_add_cmp_base_rsc_dat_carry__1_18),
        .nl_modulo_add_cmp_base_rsc_dat_carry__1_2(nl_modulo_add_cmp_base_rsc_dat_carry__1_2),
        .nl_modulo_add_cmp_base_rsc_dat_carry__1_3(nl_modulo_add_cmp_base_rsc_dat_carry__1_3),
        .nl_modulo_add_cmp_base_rsc_dat_carry__1_4(nl_modulo_add_cmp_base_rsc_dat_carry__1_4),
        .nl_modulo_add_cmp_base_rsc_dat_carry__1_5(nl_modulo_add_cmp_base_rsc_dat_carry__1_5),
        .nl_modulo_add_cmp_base_rsc_dat_carry__1_6(nl_modulo_add_cmp_base_rsc_dat_carry__1_6),
        .nl_modulo_add_cmp_base_rsc_dat_carry__1_7(nl_modulo_add_cmp_base_rsc_dat_carry__1_7),
        .nl_modulo_add_cmp_base_rsc_dat_carry__1_8(nl_modulo_add_cmp_base_rsc_dat_carry__1_8),
        .nl_modulo_add_cmp_base_rsc_dat_carry__1_9(nl_modulo_add_cmp_base_rsc_dat_carry__1_9),
        .nl_modulo_add_cmp_base_rsc_dat_carry__2(nl_modulo_add_cmp_base_rsc_dat_carry__2),
        .nl_modulo_add_cmp_base_rsc_dat_carry__2_0(nl_modulo_add_cmp_base_rsc_dat_carry__2_0),
        .nl_modulo_add_cmp_base_rsc_dat_carry__2_1(nl_modulo_add_cmp_base_rsc_dat_carry__2_1),
        .nl_modulo_add_cmp_base_rsc_dat_carry__2_10(nl_modulo_add_cmp_base_rsc_dat_carry__2_10),
        .nl_modulo_add_cmp_base_rsc_dat_carry__2_11(nl_modulo_add_cmp_base_rsc_dat_carry__2_11),
        .nl_modulo_add_cmp_base_rsc_dat_carry__2_12(nl_modulo_add_cmp_base_rsc_dat_carry__2_12),
        .nl_modulo_add_cmp_base_rsc_dat_carry__2_13(nl_modulo_add_cmp_base_rsc_dat_carry__2_13),
        .nl_modulo_add_cmp_base_rsc_dat_carry__2_14(nl_modulo_add_cmp_base_rsc_dat_carry__2_14),
        .nl_modulo_add_cmp_base_rsc_dat_carry__2_15(nl_modulo_add_cmp_base_rsc_dat_carry__2_15),
        .nl_modulo_add_cmp_base_rsc_dat_carry__2_16(nl_modulo_add_cmp_base_rsc_dat_carry__2_16),
        .nl_modulo_add_cmp_base_rsc_dat_carry__2_17(nl_modulo_add_cmp_base_rsc_dat_carry__2_17),
        .nl_modulo_add_cmp_base_rsc_dat_carry__2_18(nl_modulo_add_cmp_base_rsc_dat_carry__2_18),
        .nl_modulo_add_cmp_base_rsc_dat_carry__2_19(nl_modulo_add_cmp_base_rsc_dat_carry__2_19),
        .nl_modulo_add_cmp_base_rsc_dat_carry__2_2(nl_modulo_add_cmp_base_rsc_dat_carry__2_2),
        .nl_modulo_add_cmp_base_rsc_dat_carry__2_3(nl_modulo_add_cmp_base_rsc_dat_carry__2_3),
        .nl_modulo_add_cmp_base_rsc_dat_carry__2_4(nl_modulo_add_cmp_base_rsc_dat_carry__2_4),
        .nl_modulo_add_cmp_base_rsc_dat_carry__2_5(nl_modulo_add_cmp_base_rsc_dat_carry__2_5),
        .nl_modulo_add_cmp_base_rsc_dat_carry__2_6(nl_modulo_add_cmp_base_rsc_dat_carry__2_6),
        .nl_modulo_add_cmp_base_rsc_dat_carry__2_7(nl_modulo_add_cmp_base_rsc_dat_carry__2_7),
        .nl_modulo_add_cmp_base_rsc_dat_carry__2_8(nl_modulo_add_cmp_base_rsc_dat_carry__2_8),
        .nl_modulo_add_cmp_base_rsc_dat_carry__2_9(nl_modulo_add_cmp_base_rsc_dat_carry__2_9),
        .nl_modulo_sub_cmp_base_rsc_dat_carry_i_7(nl_modulo_sub_cmp_base_rsc_dat_carry_i_7),
        .\return_rsci_d_reg[31] (\return_rsci_d_reg[31] ),
        .rst(rst),
        .\tmp_1_lpi_4_dfm_reg[14] (\tmp_1_lpi_4_dfm_reg[14] ),
        .\tmp_1_lpi_4_dfm_reg[23] (\tmp_1_lpi_4_dfm_reg[23] ),
        .\tmp_1_lpi_4_dfm_reg[30] (\tmp_1_lpi_4_dfm_reg[30] ),
        .vec_rsc_0_2_i_bcwt_reg_0(vec_rsc_0_2_i_bcwt),
        .vec_rsc_0_2_i_bcwt_reg_1(vec_rsc_0_2_i_bcwt_reg),
        .\vec_rsc_0_2_i_q_d_bfwt_reg[16]_0 (\vec_rsc_0_2_i_q_d_bfwt_reg[16] ),
        .\vec_rsc_0_2_i_q_d_bfwt_reg[18]_0 (\vec_rsc_0_2_i_q_d_bfwt_reg[18] ),
        .\vec_rsc_0_2_i_q_d_bfwt_reg[28]_0 (\vec_rsc_0_2_i_q_d_bfwt_reg[28] ),
        .\vec_rsc_0_2_i_q_d_bfwt_reg[2]_0 (\vec_rsc_0_2_i_q_d_bfwt_reg[2] ),
        .\vec_rsc_0_2_i_q_d_bfwt_reg[31]_0 (\vec_rsc_0_2_i_q_d_bfwt_reg[31] ),
        .\vec_rsc_0_2_i_q_d_bfwt_reg[8]_0 (\vec_rsc_0_2_i_q_d_bfwt_reg[8] ),
        .vec_rsc_0_2_q(vec_rsc_0_2_q),
        .vec_rsc_0_2_q_10_sp_1(vec_rsc_0_2_q_10_sn_1),
        .vec_rsc_0_2_q_13_sp_1(vec_rsc_0_2_q_13_sn_1),
        .vec_rsc_0_2_q_14_sp_1(vec_rsc_0_2_q_14_sn_1),
        .vec_rsc_0_2_q_17_sp_1(vec_rsc_0_2_q_17_sn_1),
        .vec_rsc_0_2_q_19_sp_1(vec_rsc_0_2_q_19_sn_1),
        .vec_rsc_0_2_q_1_sp_1(vec_rsc_0_2_q_1_sn_1),
        .vec_rsc_0_2_q_21_sp_1(vec_rsc_0_2_q_21_sn_1),
        .vec_rsc_0_2_q_22_sp_1(vec_rsc_0_2_q_22_sn_1),
        .vec_rsc_0_2_q_23_sp_1(vec_rsc_0_2_q_23_sn_1),
        .vec_rsc_0_2_q_25_sp_1(vec_rsc_0_2_q_25_sn_1),
        .vec_rsc_0_2_q_26_sp_1(vec_rsc_0_2_q_26_sn_1),
        .vec_rsc_0_2_q_27_sp_1(vec_rsc_0_2_q_27_sn_1),
        .vec_rsc_0_2_q_29_sp_1(vec_rsc_0_2_q_29_sn_1),
        .vec_rsc_0_2_q_30_sp_1(vec_rsc_0_2_q_30_sn_1),
        .vec_rsc_0_2_q_3_sp_1(vec_rsc_0_2_q_3_sn_1),
        .vec_rsc_0_2_q_5_sp_1(vec_rsc_0_2_q_5_sn_1),
        .vec_rsc_0_2_q_6_sp_1(vec_rsc_0_2_q_6_sn_1),
        .vec_rsc_0_2_q_7_sp_1(vec_rsc_0_2_q_7_sn_1),
        .vec_rsc_0_2_q_9_sp_1(vec_rsc_0_2_q_9_sn_1));
endmodule

(* ORIG_REF_NAME = "inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_vec_rsc_0_2_wait_dp" *) 
module Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_vec_rsc_0_2_wait_dp
   (vec_rsc_0_2_i_bcwt_reg_0,
    D,
    vec_rsc_0_2_q_1_sp_1,
    \vec_rsc_0_2_i_q_d_bfwt_reg[31]_0 ,
    vec_rsc_0_2_q_3_sp_1,
    vec_rsc_0_2_q_5_sp_1,
    vec_rsc_0_2_q_6_sp_1,
    vec_rsc_0_2_q_7_sp_1,
    vec_rsc_0_2_q_9_sp_1,
    vec_rsc_0_2_q_10_sp_1,
    vec_rsc_0_2_q_13_sp_1,
    vec_rsc_0_2_q_14_sp_1,
    vec_rsc_0_2_q_17_sp_1,
    vec_rsc_0_2_q_19_sp_1,
    vec_rsc_0_2_q_21_sp_1,
    vec_rsc_0_2_q_22_sp_1,
    vec_rsc_0_2_q_23_sp_1,
    vec_rsc_0_2_q_25_sp_1,
    vec_rsc_0_2_q_26_sp_1,
    vec_rsc_0_2_q_27_sp_1,
    vec_rsc_0_2_q_29_sp_1,
    vec_rsc_0_2_q_30_sp_1,
    \vec_rsc_0_2_i_q_d_bfwt_reg[28]_0 ,
    \vec_rsc_0_2_i_q_d_bfwt_reg[18]_0 ,
    \vec_rsc_0_2_i_q_d_bfwt_reg[16]_0 ,
    \vec_rsc_0_2_i_q_d_bfwt_reg[8]_0 ,
    \vec_rsc_0_2_i_q_d_bfwt_reg[2]_0 ,
    S,
    \tmp_1_lpi_4_dfm_reg[14] ,
    \tmp_1_lpi_4_dfm_reg[23] ,
    \tmp_1_lpi_4_dfm_reg[30] ,
    rst,
    vec_rsc_0_2_i_bcwt_reg_1,
    clk,
    CO,
    O,
    \return_rsci_d_reg[31] ,
    Q,
    vec_rsc_0_2_q,
    nl_modulo_sub_cmp_base_rsc_dat_carry_i_7,
    nl_modulo_add_cmp_base_rsc_dat_carry,
    nl_modulo_add_cmp_base_rsc_dat_carry_0,
    nl_modulo_add_cmp_base_rsc_dat_carry_1,
    nl_modulo_add_cmp_base_rsc_dat_carry_2,
    nl_modulo_add_cmp_base_rsc_dat_carry__2,
    nl_modulo_add_cmp_base_rsc_dat_carry_3,
    nl_modulo_add_cmp_base_rsc_dat_carry_4,
    nl_modulo_add_cmp_base_rsc_dat_carry_5,
    nl_modulo_add_cmp_base_rsc_dat_carry_6,
    nl_modulo_add_cmp_base_rsc_dat_carry_7,
    nl_modulo_add_cmp_base_rsc_dat_carry_8,
    nl_modulo_add_cmp_base_rsc_dat_carry_9,
    nl_modulo_add_cmp_base_rsc_dat_carry_10,
    nl_modulo_add_cmp_base_rsc_dat_carry_11,
    nl_modulo_add_cmp_base_rsc_dat_carry_12,
    nl_modulo_add_cmp_base_rsc_dat_carry_13,
    nl_modulo_add_cmp_base_rsc_dat_carry_14,
    nl_modulo_add_cmp_base_rsc_dat_carry_15,
    nl_modulo_add_cmp_base_rsc_dat_carry_16,
    nl_modulo_add_cmp_base_rsc_dat_carry_17,
    nl_modulo_add_cmp_base_rsc_dat_carry_18,
    nl_modulo_add_cmp_base_rsc_dat_carry__0,
    nl_modulo_add_cmp_base_rsc_dat_carry__0_0,
    nl_modulo_add_cmp_base_rsc_dat_carry__0_1,
    nl_modulo_add_cmp_base_rsc_dat_carry__0_2,
    nl_modulo_add_cmp_base_rsc_dat_carry__0_3,
    nl_modulo_add_cmp_base_rsc_dat_carry__0_4,
    nl_modulo_add_cmp_base_rsc_dat_carry__0_5,
    nl_modulo_add_cmp_base_rsc_dat_carry__0_6,
    nl_modulo_add_cmp_base_rsc_dat_carry__0_7,
    nl_modulo_add_cmp_base_rsc_dat_carry__0_8,
    nl_modulo_add_cmp_base_rsc_dat_carry__0_9,
    nl_modulo_add_cmp_base_rsc_dat_carry__0_10,
    nl_modulo_add_cmp_base_rsc_dat_carry__0_11,
    nl_modulo_add_cmp_base_rsc_dat_carry__0_12,
    nl_modulo_add_cmp_base_rsc_dat_carry__0_13,
    nl_modulo_add_cmp_base_rsc_dat_carry__0_14,
    nl_modulo_add_cmp_base_rsc_dat_carry__1,
    nl_modulo_add_cmp_base_rsc_dat_carry__1_0,
    nl_modulo_add_cmp_base_rsc_dat_carry__1_1,
    nl_modulo_add_cmp_base_rsc_dat_carry__1_2,
    nl_modulo_add_cmp_base_rsc_dat_carry__1_3,
    nl_modulo_add_cmp_base_rsc_dat_carry__1_4,
    nl_modulo_add_cmp_base_rsc_dat_carry__1_5,
    nl_modulo_add_cmp_base_rsc_dat_carry__1_6,
    nl_modulo_add_cmp_base_rsc_dat_carry__1_7,
    nl_modulo_add_cmp_base_rsc_dat_carry__1_8,
    nl_modulo_add_cmp_base_rsc_dat_carry__1_9,
    nl_modulo_add_cmp_base_rsc_dat_carry__1_10,
    nl_modulo_add_cmp_base_rsc_dat_carry__1_11,
    nl_modulo_add_cmp_base_rsc_dat_carry__1_12,
    nl_modulo_add_cmp_base_rsc_dat_carry__1_13,
    nl_modulo_add_cmp_base_rsc_dat_carry__1_14,
    nl_modulo_add_cmp_base_rsc_dat_carry__1_15,
    nl_modulo_add_cmp_base_rsc_dat_carry__1_16,
    nl_modulo_add_cmp_base_rsc_dat_carry__1_17,
    nl_modulo_add_cmp_base_rsc_dat_carry__1_18,
    nl_modulo_add_cmp_base_rsc_dat_carry__2_0,
    nl_modulo_add_cmp_base_rsc_dat_carry__2_1,
    nl_modulo_add_cmp_base_rsc_dat_carry__2_2,
    nl_modulo_add_cmp_base_rsc_dat_carry__2_3,
    nl_modulo_add_cmp_base_rsc_dat_carry__2_4,
    nl_modulo_add_cmp_base_rsc_dat_carry__2_5,
    nl_modulo_add_cmp_base_rsc_dat_carry__2_6,
    nl_modulo_add_cmp_base_rsc_dat_carry__2_7,
    nl_modulo_add_cmp_base_rsc_dat_carry__2_8,
    nl_modulo_add_cmp_base_rsc_dat_carry__2_9,
    nl_modulo_add_cmp_base_rsc_dat_carry__2_10,
    nl_modulo_add_cmp_base_rsc_dat_carry__2_11,
    nl_modulo_add_cmp_base_rsc_dat_carry__2_12,
    nl_modulo_add_cmp_base_rsc_dat_carry__2_13,
    nl_modulo_add_cmp_base_rsc_dat_carry__2_14,
    nl_modulo_add_cmp_base_rsc_dat_carry__2_15,
    nl_modulo_add_cmp_base_rsc_dat_carry__2_16,
    nl_modulo_add_cmp_base_rsc_dat_carry__2_17,
    nl_modulo_add_cmp_base_rsc_dat_carry__2_18,
    nl_modulo_add_cmp_base_rsc_dat_carry__2_19,
    E);
  output vec_rsc_0_2_i_bcwt_reg_0;
  output [7:0]D;
  output vec_rsc_0_2_q_1_sp_1;
  output [26:0]\vec_rsc_0_2_i_q_d_bfwt_reg[31]_0 ;
  output vec_rsc_0_2_q_3_sp_1;
  output vec_rsc_0_2_q_5_sp_1;
  output vec_rsc_0_2_q_6_sp_1;
  output vec_rsc_0_2_q_7_sp_1;
  output vec_rsc_0_2_q_9_sp_1;
  output vec_rsc_0_2_q_10_sp_1;
  output vec_rsc_0_2_q_13_sp_1;
  output vec_rsc_0_2_q_14_sp_1;
  output vec_rsc_0_2_q_17_sp_1;
  output vec_rsc_0_2_q_19_sp_1;
  output vec_rsc_0_2_q_21_sp_1;
  output vec_rsc_0_2_q_22_sp_1;
  output vec_rsc_0_2_q_23_sp_1;
  output vec_rsc_0_2_q_25_sp_1;
  output vec_rsc_0_2_q_26_sp_1;
  output vec_rsc_0_2_q_27_sp_1;
  output vec_rsc_0_2_q_29_sp_1;
  output vec_rsc_0_2_q_30_sp_1;
  output \vec_rsc_0_2_i_q_d_bfwt_reg[28]_0 ;
  output \vec_rsc_0_2_i_q_d_bfwt_reg[18]_0 ;
  output \vec_rsc_0_2_i_q_d_bfwt_reg[16]_0 ;
  output \vec_rsc_0_2_i_q_d_bfwt_reg[8]_0 ;
  output \vec_rsc_0_2_i_q_d_bfwt_reg[2]_0 ;
  output [4:0]S;
  output [3:0]\tmp_1_lpi_4_dfm_reg[14] ;
  output [4:0]\tmp_1_lpi_4_dfm_reg[23] ;
  output [4:0]\tmp_1_lpi_4_dfm_reg[30] ;
  input rst;
  input vec_rsc_0_2_i_bcwt_reg_1;
  input clk;
  input [0:0]CO;
  input [7:0]O;
  input [0:0]\return_rsci_d_reg[31] ;
  input [7:0]Q;
  input [31:0]vec_rsc_0_2_q;
  input nl_modulo_sub_cmp_base_rsc_dat_carry_i_7;
  input nl_modulo_add_cmp_base_rsc_dat_carry;
  input nl_modulo_add_cmp_base_rsc_dat_carry_0;
  input nl_modulo_add_cmp_base_rsc_dat_carry_1;
  input nl_modulo_add_cmp_base_rsc_dat_carry_2;
  input [18:0]nl_modulo_add_cmp_base_rsc_dat_carry__2;
  input nl_modulo_add_cmp_base_rsc_dat_carry_3;
  input nl_modulo_add_cmp_base_rsc_dat_carry_4;
  input nl_modulo_add_cmp_base_rsc_dat_carry_5;
  input nl_modulo_add_cmp_base_rsc_dat_carry_6;
  input nl_modulo_add_cmp_base_rsc_dat_carry_7;
  input nl_modulo_add_cmp_base_rsc_dat_carry_8;
  input nl_modulo_add_cmp_base_rsc_dat_carry_9;
  input nl_modulo_add_cmp_base_rsc_dat_carry_10;
  input nl_modulo_add_cmp_base_rsc_dat_carry_11;
  input nl_modulo_add_cmp_base_rsc_dat_carry_12;
  input nl_modulo_add_cmp_base_rsc_dat_carry_13;
  input nl_modulo_add_cmp_base_rsc_dat_carry_14;
  input nl_modulo_add_cmp_base_rsc_dat_carry_15;
  input nl_modulo_add_cmp_base_rsc_dat_carry_16;
  input nl_modulo_add_cmp_base_rsc_dat_carry_17;
  input nl_modulo_add_cmp_base_rsc_dat_carry_18;
  input nl_modulo_add_cmp_base_rsc_dat_carry__0;
  input nl_modulo_add_cmp_base_rsc_dat_carry__0_0;
  input nl_modulo_add_cmp_base_rsc_dat_carry__0_1;
  input nl_modulo_add_cmp_base_rsc_dat_carry__0_2;
  input nl_modulo_add_cmp_base_rsc_dat_carry__0_3;
  input nl_modulo_add_cmp_base_rsc_dat_carry__0_4;
  input nl_modulo_add_cmp_base_rsc_dat_carry__0_5;
  input nl_modulo_add_cmp_base_rsc_dat_carry__0_6;
  input nl_modulo_add_cmp_base_rsc_dat_carry__0_7;
  input nl_modulo_add_cmp_base_rsc_dat_carry__0_8;
  input nl_modulo_add_cmp_base_rsc_dat_carry__0_9;
  input nl_modulo_add_cmp_base_rsc_dat_carry__0_10;
  input nl_modulo_add_cmp_base_rsc_dat_carry__0_11;
  input nl_modulo_add_cmp_base_rsc_dat_carry__0_12;
  input nl_modulo_add_cmp_base_rsc_dat_carry__0_13;
  input nl_modulo_add_cmp_base_rsc_dat_carry__0_14;
  input nl_modulo_add_cmp_base_rsc_dat_carry__1;
  input nl_modulo_add_cmp_base_rsc_dat_carry__1_0;
  input nl_modulo_add_cmp_base_rsc_dat_carry__1_1;
  input nl_modulo_add_cmp_base_rsc_dat_carry__1_2;
  input nl_modulo_add_cmp_base_rsc_dat_carry__1_3;
  input nl_modulo_add_cmp_base_rsc_dat_carry__1_4;
  input nl_modulo_add_cmp_base_rsc_dat_carry__1_5;
  input nl_modulo_add_cmp_base_rsc_dat_carry__1_6;
  input nl_modulo_add_cmp_base_rsc_dat_carry__1_7;
  input nl_modulo_add_cmp_base_rsc_dat_carry__1_8;
  input nl_modulo_add_cmp_base_rsc_dat_carry__1_9;
  input nl_modulo_add_cmp_base_rsc_dat_carry__1_10;
  input nl_modulo_add_cmp_base_rsc_dat_carry__1_11;
  input nl_modulo_add_cmp_base_rsc_dat_carry__1_12;
  input nl_modulo_add_cmp_base_rsc_dat_carry__1_13;
  input nl_modulo_add_cmp_base_rsc_dat_carry__1_14;
  input nl_modulo_add_cmp_base_rsc_dat_carry__1_15;
  input nl_modulo_add_cmp_base_rsc_dat_carry__1_16;
  input nl_modulo_add_cmp_base_rsc_dat_carry__1_17;
  input nl_modulo_add_cmp_base_rsc_dat_carry__1_18;
  input nl_modulo_add_cmp_base_rsc_dat_carry__2_0;
  input nl_modulo_add_cmp_base_rsc_dat_carry__2_1;
  input nl_modulo_add_cmp_base_rsc_dat_carry__2_2;
  input nl_modulo_add_cmp_base_rsc_dat_carry__2_3;
  input nl_modulo_add_cmp_base_rsc_dat_carry__2_4;
  input nl_modulo_add_cmp_base_rsc_dat_carry__2_5;
  input nl_modulo_add_cmp_base_rsc_dat_carry__2_6;
  input nl_modulo_add_cmp_base_rsc_dat_carry__2_7;
  input nl_modulo_add_cmp_base_rsc_dat_carry__2_8;
  input nl_modulo_add_cmp_base_rsc_dat_carry__2_9;
  input nl_modulo_add_cmp_base_rsc_dat_carry__2_10;
  input nl_modulo_add_cmp_base_rsc_dat_carry__2_11;
  input nl_modulo_add_cmp_base_rsc_dat_carry__2_12;
  input nl_modulo_add_cmp_base_rsc_dat_carry__2_13;
  input nl_modulo_add_cmp_base_rsc_dat_carry__2_14;
  input nl_modulo_add_cmp_base_rsc_dat_carry__2_15;
  input nl_modulo_add_cmp_base_rsc_dat_carry__2_16;
  input nl_modulo_add_cmp_base_rsc_dat_carry__2_17;
  input nl_modulo_add_cmp_base_rsc_dat_carry__2_18;
  input nl_modulo_add_cmp_base_rsc_dat_carry__2_19;
  input [0:0]E;

  wire [0:0]CO;
  wire [7:0]D;
  wire [0:0]E;
  wire [7:0]O;
  wire [7:0]Q;
  wire [4:0]S;
  wire clk;
  wire nl_modulo_add_cmp_base_rsc_dat_carry;
  wire nl_modulo_add_cmp_base_rsc_dat_carry_0;
  wire nl_modulo_add_cmp_base_rsc_dat_carry_1;
  wire nl_modulo_add_cmp_base_rsc_dat_carry_10;
  wire nl_modulo_add_cmp_base_rsc_dat_carry_11;
  wire nl_modulo_add_cmp_base_rsc_dat_carry_12;
  wire nl_modulo_add_cmp_base_rsc_dat_carry_13;
  wire nl_modulo_add_cmp_base_rsc_dat_carry_14;
  wire nl_modulo_add_cmp_base_rsc_dat_carry_15;
  wire nl_modulo_add_cmp_base_rsc_dat_carry_16;
  wire nl_modulo_add_cmp_base_rsc_dat_carry_17;
  wire nl_modulo_add_cmp_base_rsc_dat_carry_18;
  wire nl_modulo_add_cmp_base_rsc_dat_carry_2;
  wire nl_modulo_add_cmp_base_rsc_dat_carry_3;
  wire nl_modulo_add_cmp_base_rsc_dat_carry_4;
  wire nl_modulo_add_cmp_base_rsc_dat_carry_5;
  wire nl_modulo_add_cmp_base_rsc_dat_carry_6;
  wire nl_modulo_add_cmp_base_rsc_dat_carry_7;
  wire nl_modulo_add_cmp_base_rsc_dat_carry_8;
  wire nl_modulo_add_cmp_base_rsc_dat_carry_9;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__0;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__0_0;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__0_1;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__0_10;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__0_11;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__0_12;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__0_13;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__0_14;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__0_2;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__0_3;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__0_4;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__0_5;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__0_6;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__0_7;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__0_8;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__0_9;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__1;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__1_0;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__1_1;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__1_10;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__1_11;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__1_12;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__1_13;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__1_14;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__1_15;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__1_16;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__1_17;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__1_18;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__1_2;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__1_3;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__1_4;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__1_5;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__1_6;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__1_7;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__1_8;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__1_9;
  wire [18:0]nl_modulo_add_cmp_base_rsc_dat_carry__2;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__2_0;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__2_1;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__2_10;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__2_11;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__2_12;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__2_13;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__2_14;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__2_15;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__2_16;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__2_17;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__2_18;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__2_19;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__2_2;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__2_3;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__2_4;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__2_5;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__2_6;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__2_7;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__2_8;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__2_9;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry_i_7;
  wire \return_rsci_d[31]_i_2_n_0 ;
  wire \return_rsci_d[31]_i_3_n_0 ;
  wire \return_rsci_d[31]_i_4_n_0 ;
  wire \return_rsci_d[31]_i_5_n_0 ;
  wire \return_rsci_d[31]_i_6_n_0 ;
  wire \return_rsci_d[31]_i_7_n_0 ;
  wire \return_rsci_d[31]_i_8_n_0 ;
  wire \return_rsci_d[31]_i_9_n_0 ;
  wire [0:0]\return_rsci_d_reg[31] ;
  wire \return_rsci_d_reg[31]_i_1_n_1 ;
  wire \return_rsci_d_reg[31]_i_1_n_2 ;
  wire \return_rsci_d_reg[31]_i_1_n_3 ;
  wire \return_rsci_d_reg[31]_i_1_n_4 ;
  wire \return_rsci_d_reg[31]_i_1_n_5 ;
  wire \return_rsci_d_reg[31]_i_1_n_6 ;
  wire \return_rsci_d_reg[31]_i_1_n_7 ;
  wire rst;
  wire [3:0]\tmp_1_lpi_4_dfm_reg[14] ;
  wire [4:0]\tmp_1_lpi_4_dfm_reg[23] ;
  wire [4:0]\tmp_1_lpi_4_dfm_reg[30] ;
  wire vec_rsc_0_2_i_bcwt_reg_0;
  wire vec_rsc_0_2_i_bcwt_reg_1;
  wire [28:2]vec_rsc_0_2_i_q_d_bfwt;
  wire \vec_rsc_0_2_i_q_d_bfwt_reg[16]_0 ;
  wire \vec_rsc_0_2_i_q_d_bfwt_reg[18]_0 ;
  wire \vec_rsc_0_2_i_q_d_bfwt_reg[28]_0 ;
  wire \vec_rsc_0_2_i_q_d_bfwt_reg[2]_0 ;
  wire [26:0]\vec_rsc_0_2_i_q_d_bfwt_reg[31]_0 ;
  wire \vec_rsc_0_2_i_q_d_bfwt_reg[8]_0 ;
  wire [31:0]vec_rsc_0_2_q;
  wire vec_rsc_0_2_q_10_sn_1;
  wire vec_rsc_0_2_q_13_sn_1;
  wire vec_rsc_0_2_q_14_sn_1;
  wire vec_rsc_0_2_q_17_sn_1;
  wire vec_rsc_0_2_q_19_sn_1;
  wire vec_rsc_0_2_q_1_sn_1;
  wire vec_rsc_0_2_q_21_sn_1;
  wire vec_rsc_0_2_q_22_sn_1;
  wire vec_rsc_0_2_q_23_sn_1;
  wire vec_rsc_0_2_q_25_sn_1;
  wire vec_rsc_0_2_q_26_sn_1;
  wire vec_rsc_0_2_q_27_sn_1;
  wire vec_rsc_0_2_q_29_sn_1;
  wire vec_rsc_0_2_q_30_sn_1;
  wire vec_rsc_0_2_q_3_sn_1;
  wire vec_rsc_0_2_q_5_sn_1;
  wire vec_rsc_0_2_q_6_sn_1;
  wire vec_rsc_0_2_q_7_sn_1;
  wire vec_rsc_0_2_q_9_sn_1;
  wire [7:7]\NLW_return_rsci_d_reg[31]_i_1_CO_UNCONNECTED ;

  assign vec_rsc_0_2_q_10_sp_1 = vec_rsc_0_2_q_10_sn_1;
  assign vec_rsc_0_2_q_13_sp_1 = vec_rsc_0_2_q_13_sn_1;
  assign vec_rsc_0_2_q_14_sp_1 = vec_rsc_0_2_q_14_sn_1;
  assign vec_rsc_0_2_q_17_sp_1 = vec_rsc_0_2_q_17_sn_1;
  assign vec_rsc_0_2_q_19_sp_1 = vec_rsc_0_2_q_19_sn_1;
  assign vec_rsc_0_2_q_1_sp_1 = vec_rsc_0_2_q_1_sn_1;
  assign vec_rsc_0_2_q_21_sp_1 = vec_rsc_0_2_q_21_sn_1;
  assign vec_rsc_0_2_q_22_sp_1 = vec_rsc_0_2_q_22_sn_1;
  assign vec_rsc_0_2_q_23_sp_1 = vec_rsc_0_2_q_23_sn_1;
  assign vec_rsc_0_2_q_25_sp_1 = vec_rsc_0_2_q_25_sn_1;
  assign vec_rsc_0_2_q_26_sp_1 = vec_rsc_0_2_q_26_sn_1;
  assign vec_rsc_0_2_q_27_sp_1 = vec_rsc_0_2_q_27_sn_1;
  assign vec_rsc_0_2_q_29_sp_1 = vec_rsc_0_2_q_29_sn_1;
  assign vec_rsc_0_2_q_30_sp_1 = vec_rsc_0_2_q_30_sn_1;
  assign vec_rsc_0_2_q_3_sp_1 = vec_rsc_0_2_q_3_sn_1;
  assign vec_rsc_0_2_q_5_sp_1 = vec_rsc_0_2_q_5_sn_1;
  assign vec_rsc_0_2_q_6_sp_1 = vec_rsc_0_2_q_6_sn_1;
  assign vec_rsc_0_2_q_7_sp_1 = vec_rsc_0_2_q_7_sn_1;
  assign vec_rsc_0_2_q_9_sp_1 = vec_rsc_0_2_q_9_sn_1;
  LUT4 #(
    .INIT(16'h00E2)) 
    nl_modulo_add_cmp_base_rsc_dat_carry__0_i_13
       (.I0(vec_rsc_0_2_q[14]),
        .I1(vec_rsc_0_2_i_bcwt_reg_0),
        .I2(\vec_rsc_0_2_i_q_d_bfwt_reg[31]_0 [12]),
        .I3(nl_modulo_sub_cmp_base_rsc_dat_carry_i_7),
        .O(vec_rsc_0_2_q_14_sn_1));
  LUT4 #(
    .INIT(16'h00E2)) 
    nl_modulo_add_cmp_base_rsc_dat_carry__0_i_17
       (.I0(vec_rsc_0_2_q[13]),
        .I1(vec_rsc_0_2_i_bcwt_reg_0),
        .I2(\vec_rsc_0_2_i_q_d_bfwt_reg[31]_0 [11]),
        .I3(nl_modulo_sub_cmp_base_rsc_dat_carry_i_7),
        .O(vec_rsc_0_2_q_13_sn_1));
  LUT6 #(
    .INIT(64'h00000001FFFFFFFE)) 
    nl_modulo_add_cmp_base_rsc_dat_carry__0_i_2
       (.I0(vec_rsc_0_2_q_14_sn_1),
        .I1(nl_modulo_add_cmp_base_rsc_dat_carry__0_11),
        .I2(nl_modulo_add_cmp_base_rsc_dat_carry__0_12),
        .I3(nl_modulo_add_cmp_base_rsc_dat_carry__0_13),
        .I4(nl_modulo_add_cmp_base_rsc_dat_carry__0_14),
        .I5(nl_modulo_add_cmp_base_rsc_dat_carry__2[8]),
        .O(\tmp_1_lpi_4_dfm_reg[14] [3]));
  LUT4 #(
    .INIT(16'h00E2)) 
    nl_modulo_add_cmp_base_rsc_dat_carry__0_i_29
       (.I0(vec_rsc_0_2_q[10]),
        .I1(vec_rsc_0_2_i_bcwt_reg_0),
        .I2(\vec_rsc_0_2_i_q_d_bfwt_reg[31]_0 [8]),
        .I3(nl_modulo_sub_cmp_base_rsc_dat_carry_i_7),
        .O(vec_rsc_0_2_q_10_sn_1));
  LUT6 #(
    .INIT(64'h00000001FFFFFFFE)) 
    nl_modulo_add_cmp_base_rsc_dat_carry__0_i_3
       (.I0(vec_rsc_0_2_q_13_sn_1),
        .I1(nl_modulo_add_cmp_base_rsc_dat_carry__0_7),
        .I2(nl_modulo_add_cmp_base_rsc_dat_carry__0_8),
        .I3(nl_modulo_add_cmp_base_rsc_dat_carry__0_9),
        .I4(nl_modulo_add_cmp_base_rsc_dat_carry__0_10),
        .I5(nl_modulo_add_cmp_base_rsc_dat_carry__2[7]),
        .O(\tmp_1_lpi_4_dfm_reg[14] [2]));
  LUT4 #(
    .INIT(16'h00E2)) 
    nl_modulo_add_cmp_base_rsc_dat_carry__0_i_33
       (.I0(vec_rsc_0_2_q[9]),
        .I1(vec_rsc_0_2_i_bcwt_reg_0),
        .I2(\vec_rsc_0_2_i_q_d_bfwt_reg[31]_0 [7]),
        .I3(nl_modulo_sub_cmp_base_rsc_dat_carry_i_7),
        .O(vec_rsc_0_2_q_9_sn_1));
  LUT6 #(
    .INIT(64'h00000001FFFFFFFE)) 
    nl_modulo_add_cmp_base_rsc_dat_carry__0_i_6
       (.I0(vec_rsc_0_2_q_10_sn_1),
        .I1(nl_modulo_add_cmp_base_rsc_dat_carry__0_3),
        .I2(nl_modulo_add_cmp_base_rsc_dat_carry__0_4),
        .I3(nl_modulo_add_cmp_base_rsc_dat_carry__0_5),
        .I4(nl_modulo_add_cmp_base_rsc_dat_carry__0_6),
        .I5(nl_modulo_add_cmp_base_rsc_dat_carry__2[6]),
        .O(\tmp_1_lpi_4_dfm_reg[14] [1]));
  LUT6 #(
    .INIT(64'h00000001FFFFFFFE)) 
    nl_modulo_add_cmp_base_rsc_dat_carry__0_i_7
       (.I0(vec_rsc_0_2_q_9_sn_1),
        .I1(nl_modulo_add_cmp_base_rsc_dat_carry__0),
        .I2(nl_modulo_add_cmp_base_rsc_dat_carry__0_0),
        .I3(nl_modulo_add_cmp_base_rsc_dat_carry__0_1),
        .I4(nl_modulo_add_cmp_base_rsc_dat_carry__0_2),
        .I5(nl_modulo_add_cmp_base_rsc_dat_carry__2[5]),
        .O(\tmp_1_lpi_4_dfm_reg[14] [0]));
  LUT6 #(
    .INIT(64'h00000001FFFFFFFE)) 
    nl_modulo_add_cmp_base_rsc_dat_carry__1_i_1
       (.I0(vec_rsc_0_2_q_23_sn_1),
        .I1(nl_modulo_add_cmp_base_rsc_dat_carry__1_15),
        .I2(nl_modulo_add_cmp_base_rsc_dat_carry__1_16),
        .I3(nl_modulo_add_cmp_base_rsc_dat_carry__1_17),
        .I4(nl_modulo_add_cmp_base_rsc_dat_carry__1_18),
        .I5(nl_modulo_add_cmp_base_rsc_dat_carry__2[13]),
        .O(\tmp_1_lpi_4_dfm_reg[23] [4]));
  LUT4 #(
    .INIT(16'h00E2)) 
    nl_modulo_add_cmp_base_rsc_dat_carry__1_i_13
       (.I0(vec_rsc_0_2_q[22]),
        .I1(vec_rsc_0_2_i_bcwt_reg_0),
        .I2(\vec_rsc_0_2_i_q_d_bfwt_reg[31]_0 [18]),
        .I3(nl_modulo_sub_cmp_base_rsc_dat_carry_i_7),
        .O(vec_rsc_0_2_q_22_sn_1));
  LUT4 #(
    .INIT(16'h00E2)) 
    nl_modulo_add_cmp_base_rsc_dat_carry__1_i_17
       (.I0(vec_rsc_0_2_q[21]),
        .I1(vec_rsc_0_2_i_bcwt_reg_0),
        .I2(\vec_rsc_0_2_i_q_d_bfwt_reg[31]_0 [17]),
        .I3(nl_modulo_sub_cmp_base_rsc_dat_carry_i_7),
        .O(vec_rsc_0_2_q_21_sn_1));
  LUT6 #(
    .INIT(64'h00000001FFFFFFFE)) 
    nl_modulo_add_cmp_base_rsc_dat_carry__1_i_2
       (.I0(vec_rsc_0_2_q_22_sn_1),
        .I1(nl_modulo_add_cmp_base_rsc_dat_carry__1_11),
        .I2(nl_modulo_add_cmp_base_rsc_dat_carry__1_12),
        .I3(nl_modulo_add_cmp_base_rsc_dat_carry__1_13),
        .I4(nl_modulo_add_cmp_base_rsc_dat_carry__1_14),
        .I5(nl_modulo_add_cmp_base_rsc_dat_carry__2[12]),
        .O(\tmp_1_lpi_4_dfm_reg[23] [3]));
  LUT4 #(
    .INIT(16'h00E2)) 
    nl_modulo_add_cmp_base_rsc_dat_carry__1_i_25
       (.I0(vec_rsc_0_2_q[19]),
        .I1(vec_rsc_0_2_i_bcwt_reg_0),
        .I2(\vec_rsc_0_2_i_q_d_bfwt_reg[31]_0 [15]),
        .I3(nl_modulo_sub_cmp_base_rsc_dat_carry_i_7),
        .O(vec_rsc_0_2_q_19_sn_1));
  LUT6 #(
    .INIT(64'h00000001FFFFFFFE)) 
    nl_modulo_add_cmp_base_rsc_dat_carry__1_i_3
       (.I0(vec_rsc_0_2_q_21_sn_1),
        .I1(nl_modulo_add_cmp_base_rsc_dat_carry__1_7),
        .I2(nl_modulo_add_cmp_base_rsc_dat_carry__1_8),
        .I3(nl_modulo_add_cmp_base_rsc_dat_carry__1_9),
        .I4(nl_modulo_add_cmp_base_rsc_dat_carry__1_10),
        .I5(nl_modulo_add_cmp_base_rsc_dat_carry__2[11]),
        .O(\tmp_1_lpi_4_dfm_reg[23] [2]));
  LUT4 #(
    .INIT(16'h00E2)) 
    nl_modulo_add_cmp_base_rsc_dat_carry__1_i_33
       (.I0(vec_rsc_0_2_q[17]),
        .I1(vec_rsc_0_2_i_bcwt_reg_0),
        .I2(\vec_rsc_0_2_i_q_d_bfwt_reg[31]_0 [14]),
        .I3(nl_modulo_sub_cmp_base_rsc_dat_carry_i_7),
        .O(vec_rsc_0_2_q_17_sn_1));
  LUT6 #(
    .INIT(64'h00000001FFFFFFFE)) 
    nl_modulo_add_cmp_base_rsc_dat_carry__1_i_5
       (.I0(vec_rsc_0_2_q_19_sn_1),
        .I1(nl_modulo_add_cmp_base_rsc_dat_carry__1_3),
        .I2(nl_modulo_add_cmp_base_rsc_dat_carry__1_4),
        .I3(nl_modulo_add_cmp_base_rsc_dat_carry__1_5),
        .I4(nl_modulo_add_cmp_base_rsc_dat_carry__1_6),
        .I5(nl_modulo_add_cmp_base_rsc_dat_carry__2[10]),
        .O(\tmp_1_lpi_4_dfm_reg[23] [1]));
  LUT6 #(
    .INIT(64'h00000001FFFFFFFE)) 
    nl_modulo_add_cmp_base_rsc_dat_carry__1_i_7
       (.I0(vec_rsc_0_2_q_17_sn_1),
        .I1(nl_modulo_add_cmp_base_rsc_dat_carry__1),
        .I2(nl_modulo_add_cmp_base_rsc_dat_carry__1_0),
        .I3(nl_modulo_add_cmp_base_rsc_dat_carry__1_1),
        .I4(nl_modulo_add_cmp_base_rsc_dat_carry__1_2),
        .I5(nl_modulo_add_cmp_base_rsc_dat_carry__2[9]),
        .O(\tmp_1_lpi_4_dfm_reg[23] [0]));
  LUT4 #(
    .INIT(16'h00E2)) 
    nl_modulo_add_cmp_base_rsc_dat_carry__1_i_9
       (.I0(vec_rsc_0_2_q[23]),
        .I1(vec_rsc_0_2_i_bcwt_reg_0),
        .I2(\vec_rsc_0_2_i_q_d_bfwt_reg[31]_0 [19]),
        .I3(nl_modulo_sub_cmp_base_rsc_dat_carry_i_7),
        .O(vec_rsc_0_2_q_23_sn_1));
  LUT4 #(
    .INIT(16'h00E2)) 
    nl_modulo_add_cmp_base_rsc_dat_carry__2_i_13
       (.I0(vec_rsc_0_2_q[30]),
        .I1(vec_rsc_0_2_i_bcwt_reg_0),
        .I2(\vec_rsc_0_2_i_q_d_bfwt_reg[31]_0 [25]),
        .I3(nl_modulo_sub_cmp_base_rsc_dat_carry_i_7),
        .O(vec_rsc_0_2_q_30_sn_1));
  LUT4 #(
    .INIT(16'h00E2)) 
    nl_modulo_add_cmp_base_rsc_dat_carry__2_i_17
       (.I0(vec_rsc_0_2_q[29]),
        .I1(vec_rsc_0_2_i_bcwt_reg_0),
        .I2(\vec_rsc_0_2_i_q_d_bfwt_reg[31]_0 [24]),
        .I3(nl_modulo_sub_cmp_base_rsc_dat_carry_i_7),
        .O(vec_rsc_0_2_q_29_sn_1));
  LUT6 #(
    .INIT(64'h00000001FFFFFFFE)) 
    nl_modulo_add_cmp_base_rsc_dat_carry__2_i_2
       (.I0(vec_rsc_0_2_q_30_sn_1),
        .I1(nl_modulo_add_cmp_base_rsc_dat_carry__2_16),
        .I2(nl_modulo_add_cmp_base_rsc_dat_carry__2_17),
        .I3(nl_modulo_add_cmp_base_rsc_dat_carry__2_18),
        .I4(nl_modulo_add_cmp_base_rsc_dat_carry__2_19),
        .I5(nl_modulo_add_cmp_base_rsc_dat_carry__2[18]),
        .O(\tmp_1_lpi_4_dfm_reg[30] [4]));
  LUT4 #(
    .INIT(16'h00E2)) 
    nl_modulo_add_cmp_base_rsc_dat_carry__2_i_25
       (.I0(vec_rsc_0_2_q[27]),
        .I1(vec_rsc_0_2_i_bcwt_reg_0),
        .I2(\vec_rsc_0_2_i_q_d_bfwt_reg[31]_0 [23]),
        .I3(nl_modulo_sub_cmp_base_rsc_dat_carry_i_7),
        .O(vec_rsc_0_2_q_27_sn_1));
  LUT4 #(
    .INIT(16'h00E2)) 
    nl_modulo_add_cmp_base_rsc_dat_carry__2_i_29
       (.I0(vec_rsc_0_2_q[26]),
        .I1(vec_rsc_0_2_i_bcwt_reg_0),
        .I2(\vec_rsc_0_2_i_q_d_bfwt_reg[31]_0 [22]),
        .I3(nl_modulo_sub_cmp_base_rsc_dat_carry_i_7),
        .O(vec_rsc_0_2_q_26_sn_1));
  LUT6 #(
    .INIT(64'h00000001FFFFFFFE)) 
    nl_modulo_add_cmp_base_rsc_dat_carry__2_i_3
       (.I0(vec_rsc_0_2_q_29_sn_1),
        .I1(nl_modulo_add_cmp_base_rsc_dat_carry__2_12),
        .I2(nl_modulo_add_cmp_base_rsc_dat_carry__2_13),
        .I3(nl_modulo_add_cmp_base_rsc_dat_carry__2_14),
        .I4(nl_modulo_add_cmp_base_rsc_dat_carry__2_15),
        .I5(nl_modulo_add_cmp_base_rsc_dat_carry__2[17]),
        .O(\tmp_1_lpi_4_dfm_reg[30] [3]));
  LUT4 #(
    .INIT(16'h00E2)) 
    nl_modulo_add_cmp_base_rsc_dat_carry__2_i_33
       (.I0(vec_rsc_0_2_q[25]),
        .I1(vec_rsc_0_2_i_bcwt_reg_0),
        .I2(\vec_rsc_0_2_i_q_d_bfwt_reg[31]_0 [21]),
        .I3(nl_modulo_sub_cmp_base_rsc_dat_carry_i_7),
        .O(vec_rsc_0_2_q_25_sn_1));
  LUT6 #(
    .INIT(64'h00000001FFFFFFFE)) 
    nl_modulo_add_cmp_base_rsc_dat_carry__2_i_5
       (.I0(vec_rsc_0_2_q_27_sn_1),
        .I1(nl_modulo_add_cmp_base_rsc_dat_carry__2_8),
        .I2(nl_modulo_add_cmp_base_rsc_dat_carry__2_9),
        .I3(nl_modulo_add_cmp_base_rsc_dat_carry__2_10),
        .I4(nl_modulo_add_cmp_base_rsc_dat_carry__2_11),
        .I5(nl_modulo_add_cmp_base_rsc_dat_carry__2[16]),
        .O(\tmp_1_lpi_4_dfm_reg[30] [2]));
  LUT6 #(
    .INIT(64'h00000001FFFFFFFE)) 
    nl_modulo_add_cmp_base_rsc_dat_carry__2_i_6
       (.I0(vec_rsc_0_2_q_26_sn_1),
        .I1(nl_modulo_add_cmp_base_rsc_dat_carry__2_4),
        .I2(nl_modulo_add_cmp_base_rsc_dat_carry__2_5),
        .I3(nl_modulo_add_cmp_base_rsc_dat_carry__2_6),
        .I4(nl_modulo_add_cmp_base_rsc_dat_carry__2_7),
        .I5(nl_modulo_add_cmp_base_rsc_dat_carry__2[15]),
        .O(\tmp_1_lpi_4_dfm_reg[30] [1]));
  LUT6 #(
    .INIT(64'h00000001FFFFFFFE)) 
    nl_modulo_add_cmp_base_rsc_dat_carry__2_i_7
       (.I0(vec_rsc_0_2_q_25_sn_1),
        .I1(nl_modulo_add_cmp_base_rsc_dat_carry__2_0),
        .I2(nl_modulo_add_cmp_base_rsc_dat_carry__2_1),
        .I3(nl_modulo_add_cmp_base_rsc_dat_carry__2_2),
        .I4(nl_modulo_add_cmp_base_rsc_dat_carry__2_3),
        .I5(nl_modulo_add_cmp_base_rsc_dat_carry__2[14]),
        .O(\tmp_1_lpi_4_dfm_reg[30] [0]));
  LUT6 #(
    .INIT(64'h00000001FFFFFFFE)) 
    nl_modulo_add_cmp_base_rsc_dat_carry_i_1
       (.I0(vec_rsc_0_2_q_7_sn_1),
        .I1(nl_modulo_add_cmp_base_rsc_dat_carry_15),
        .I2(nl_modulo_add_cmp_base_rsc_dat_carry_16),
        .I3(nl_modulo_add_cmp_base_rsc_dat_carry_17),
        .I4(nl_modulo_add_cmp_base_rsc_dat_carry_18),
        .I5(nl_modulo_add_cmp_base_rsc_dat_carry__2[4]),
        .O(S[4]));
  LUT4 #(
    .INIT(16'h00E2)) 
    nl_modulo_add_cmp_base_rsc_dat_carry_i_13
       (.I0(vec_rsc_0_2_q[6]),
        .I1(vec_rsc_0_2_i_bcwt_reg_0),
        .I2(\vec_rsc_0_2_i_q_d_bfwt_reg[31]_0 [5]),
        .I3(nl_modulo_sub_cmp_base_rsc_dat_carry_i_7),
        .O(vec_rsc_0_2_q_6_sn_1));
  LUT4 #(
    .INIT(16'h00E2)) 
    nl_modulo_add_cmp_base_rsc_dat_carry_i_17
       (.I0(vec_rsc_0_2_q[5]),
        .I1(vec_rsc_0_2_i_bcwt_reg_0),
        .I2(\vec_rsc_0_2_i_q_d_bfwt_reg[31]_0 [4]),
        .I3(nl_modulo_sub_cmp_base_rsc_dat_carry_i_7),
        .O(vec_rsc_0_2_q_5_sn_1));
  LUT6 #(
    .INIT(64'h00000001FFFFFFFE)) 
    nl_modulo_add_cmp_base_rsc_dat_carry_i_2
       (.I0(vec_rsc_0_2_q_6_sn_1),
        .I1(nl_modulo_add_cmp_base_rsc_dat_carry_11),
        .I2(nl_modulo_add_cmp_base_rsc_dat_carry_12),
        .I3(nl_modulo_add_cmp_base_rsc_dat_carry_13),
        .I4(nl_modulo_add_cmp_base_rsc_dat_carry_14),
        .I5(nl_modulo_add_cmp_base_rsc_dat_carry__2[3]),
        .O(S[3]));
  LUT4 #(
    .INIT(16'h00E2)) 
    nl_modulo_add_cmp_base_rsc_dat_carry_i_25
       (.I0(vec_rsc_0_2_q[3]),
        .I1(vec_rsc_0_2_i_bcwt_reg_0),
        .I2(\vec_rsc_0_2_i_q_d_bfwt_reg[31]_0 [2]),
        .I3(nl_modulo_sub_cmp_base_rsc_dat_carry_i_7),
        .O(vec_rsc_0_2_q_3_sn_1));
  LUT6 #(
    .INIT(64'h00000001FFFFFFFE)) 
    nl_modulo_add_cmp_base_rsc_dat_carry_i_3
       (.I0(vec_rsc_0_2_q_5_sn_1),
        .I1(nl_modulo_add_cmp_base_rsc_dat_carry_7),
        .I2(nl_modulo_add_cmp_base_rsc_dat_carry_8),
        .I3(nl_modulo_add_cmp_base_rsc_dat_carry_9),
        .I4(nl_modulo_add_cmp_base_rsc_dat_carry_10),
        .I5(nl_modulo_add_cmp_base_rsc_dat_carry__2[2]),
        .O(S[2]));
  LUT4 #(
    .INIT(16'h00E2)) 
    nl_modulo_add_cmp_base_rsc_dat_carry_i_33
       (.I0(vec_rsc_0_2_q[1]),
        .I1(vec_rsc_0_2_i_bcwt_reg_0),
        .I2(\vec_rsc_0_2_i_q_d_bfwt_reg[31]_0 [1]),
        .I3(nl_modulo_sub_cmp_base_rsc_dat_carry_i_7),
        .O(vec_rsc_0_2_q_1_sn_1));
  LUT6 #(
    .INIT(64'h00000001FFFFFFFE)) 
    nl_modulo_add_cmp_base_rsc_dat_carry_i_5
       (.I0(vec_rsc_0_2_q_3_sn_1),
        .I1(nl_modulo_add_cmp_base_rsc_dat_carry_3),
        .I2(nl_modulo_add_cmp_base_rsc_dat_carry_4),
        .I3(nl_modulo_add_cmp_base_rsc_dat_carry_5),
        .I4(nl_modulo_add_cmp_base_rsc_dat_carry_6),
        .I5(nl_modulo_add_cmp_base_rsc_dat_carry__2[1]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h00000001FFFFFFFE)) 
    nl_modulo_add_cmp_base_rsc_dat_carry_i_7
       (.I0(vec_rsc_0_2_q_1_sn_1),
        .I1(nl_modulo_add_cmp_base_rsc_dat_carry),
        .I2(nl_modulo_add_cmp_base_rsc_dat_carry_0),
        .I3(nl_modulo_add_cmp_base_rsc_dat_carry_1),
        .I4(nl_modulo_add_cmp_base_rsc_dat_carry_2),
        .I5(nl_modulo_add_cmp_base_rsc_dat_carry__2[0]),
        .O(S[0]));
  LUT4 #(
    .INIT(16'h00E2)) 
    nl_modulo_add_cmp_base_rsc_dat_carry_i_9
       (.I0(vec_rsc_0_2_q[7]),
        .I1(vec_rsc_0_2_i_bcwt_reg_0),
        .I2(\vec_rsc_0_2_i_q_d_bfwt_reg[31]_0 [6]),
        .I3(nl_modulo_sub_cmp_base_rsc_dat_carry_i_7),
        .O(vec_rsc_0_2_q_7_sn_1));
  LUT3 #(
    .INIT(8'hE1)) 
    \return_rsci_d[31]_i_2 
       (.I0(\return_rsci_d_reg[31] ),
        .I1(Q[7]),
        .I2(O[7]),
        .O(\return_rsci_d[31]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hE1)) 
    \return_rsci_d[31]_i_3 
       (.I0(\return_rsci_d_reg[31] ),
        .I1(Q[6]),
        .I2(O[6]),
        .O(\return_rsci_d[31]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hE1)) 
    \return_rsci_d[31]_i_4 
       (.I0(\return_rsci_d_reg[31] ),
        .I1(Q[5]),
        .I2(O[5]),
        .O(\return_rsci_d[31]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hE1)) 
    \return_rsci_d[31]_i_5 
       (.I0(\return_rsci_d_reg[31] ),
        .I1(Q[4]),
        .I2(O[4]),
        .O(\return_rsci_d[31]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hE1)) 
    \return_rsci_d[31]_i_6 
       (.I0(\return_rsci_d_reg[31] ),
        .I1(Q[3]),
        .I2(O[3]),
        .O(\return_rsci_d[31]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hE1)) 
    \return_rsci_d[31]_i_7 
       (.I0(\return_rsci_d_reg[31] ),
        .I1(Q[2]),
        .I2(O[2]),
        .O(\return_rsci_d[31]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hE1)) 
    \return_rsci_d[31]_i_8 
       (.I0(\return_rsci_d_reg[31] ),
        .I1(Q[1]),
        .I2(O[1]),
        .O(\return_rsci_d[31]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'hE1)) 
    \return_rsci_d[31]_i_9 
       (.I0(\return_rsci_d_reg[31] ),
        .I1(Q[0]),
        .I2(O[0]),
        .O(\return_rsci_d[31]_i_9_n_0 ));
  CARRY8 \return_rsci_d_reg[31]_i_1 
       (.CI(CO),
        .CI_TOP(1'b0),
        .CO({\NLW_return_rsci_d_reg[31]_i_1_CO_UNCONNECTED [7],\return_rsci_d_reg[31]_i_1_n_1 ,\return_rsci_d_reg[31]_i_1_n_2 ,\return_rsci_d_reg[31]_i_1_n_3 ,\return_rsci_d_reg[31]_i_1_n_4 ,\return_rsci_d_reg[31]_i_1_n_5 ,\return_rsci_d_reg[31]_i_1_n_6 ,\return_rsci_d_reg[31]_i_1_n_7 }),
        .DI({1'b0,O[6:0]}),
        .O(D),
        .S({\return_rsci_d[31]_i_2_n_0 ,\return_rsci_d[31]_i_3_n_0 ,\return_rsci_d[31]_i_4_n_0 ,\return_rsci_d[31]_i_5_n_0 ,\return_rsci_d[31]_i_6_n_0 ,\return_rsci_d[31]_i_7_n_0 ,\return_rsci_d[31]_i_8_n_0 ,\return_rsci_d[31]_i_9_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_1_lpi_4_dfm[16]_i_4 
       (.I0(vec_rsc_0_2_i_q_d_bfwt[16]),
        .I1(vec_rsc_0_2_i_bcwt_reg_0),
        .I2(vec_rsc_0_2_q[16]),
        .O(\vec_rsc_0_2_i_q_d_bfwt_reg[16]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_1_lpi_4_dfm[18]_i_4 
       (.I0(vec_rsc_0_2_i_q_d_bfwt[18]),
        .I1(vec_rsc_0_2_i_bcwt_reg_0),
        .I2(vec_rsc_0_2_q[18]),
        .O(\vec_rsc_0_2_i_q_d_bfwt_reg[18]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_1_lpi_4_dfm[28]_i_4 
       (.I0(vec_rsc_0_2_i_q_d_bfwt[28]),
        .I1(vec_rsc_0_2_i_bcwt_reg_0),
        .I2(vec_rsc_0_2_q[28]),
        .O(\vec_rsc_0_2_i_q_d_bfwt_reg[28]_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_1_lpi_4_dfm[2]_i_4 
       (.I0(vec_rsc_0_2_i_q_d_bfwt[2]),
        .I1(vec_rsc_0_2_i_bcwt_reg_0),
        .I2(vec_rsc_0_2_q[2]),
        .O(\vec_rsc_0_2_i_q_d_bfwt_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_1_lpi_4_dfm[8]_i_4 
       (.I0(vec_rsc_0_2_i_q_d_bfwt[8]),
        .I1(vec_rsc_0_2_i_bcwt_reg_0),
        .I2(vec_rsc_0_2_q[8]),
        .O(\vec_rsc_0_2_i_q_d_bfwt_reg[8]_0 ));
  FDRE vec_rsc_0_2_i_bcwt_reg
       (.C(clk),
        .CE(1'b1),
        .D(vec_rsc_0_2_i_bcwt_reg_1),
        .Q(vec_rsc_0_2_i_bcwt_reg_0),
        .R(rst));
  FDRE \vec_rsc_0_2_i_q_d_bfwt_reg[0] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_2_q[0]),
        .Q(\vec_rsc_0_2_i_q_d_bfwt_reg[31]_0 [0]),
        .R(1'b0));
  FDRE \vec_rsc_0_2_i_q_d_bfwt_reg[10] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_2_q[10]),
        .Q(\vec_rsc_0_2_i_q_d_bfwt_reg[31]_0 [8]),
        .R(1'b0));
  FDRE \vec_rsc_0_2_i_q_d_bfwt_reg[11] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_2_q[11]),
        .Q(\vec_rsc_0_2_i_q_d_bfwt_reg[31]_0 [9]),
        .R(1'b0));
  FDRE \vec_rsc_0_2_i_q_d_bfwt_reg[12] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_2_q[12]),
        .Q(\vec_rsc_0_2_i_q_d_bfwt_reg[31]_0 [10]),
        .R(1'b0));
  FDRE \vec_rsc_0_2_i_q_d_bfwt_reg[13] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_2_q[13]),
        .Q(\vec_rsc_0_2_i_q_d_bfwt_reg[31]_0 [11]),
        .R(1'b0));
  FDRE \vec_rsc_0_2_i_q_d_bfwt_reg[14] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_2_q[14]),
        .Q(\vec_rsc_0_2_i_q_d_bfwt_reg[31]_0 [12]),
        .R(1'b0));
  FDRE \vec_rsc_0_2_i_q_d_bfwt_reg[15] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_2_q[15]),
        .Q(\vec_rsc_0_2_i_q_d_bfwt_reg[31]_0 [13]),
        .R(1'b0));
  FDRE \vec_rsc_0_2_i_q_d_bfwt_reg[16] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_2_q[16]),
        .Q(vec_rsc_0_2_i_q_d_bfwt[16]),
        .R(1'b0));
  FDRE \vec_rsc_0_2_i_q_d_bfwt_reg[17] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_2_q[17]),
        .Q(\vec_rsc_0_2_i_q_d_bfwt_reg[31]_0 [14]),
        .R(1'b0));
  FDRE \vec_rsc_0_2_i_q_d_bfwt_reg[18] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_2_q[18]),
        .Q(vec_rsc_0_2_i_q_d_bfwt[18]),
        .R(1'b0));
  FDRE \vec_rsc_0_2_i_q_d_bfwt_reg[19] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_2_q[19]),
        .Q(\vec_rsc_0_2_i_q_d_bfwt_reg[31]_0 [15]),
        .R(1'b0));
  FDRE \vec_rsc_0_2_i_q_d_bfwt_reg[1] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_2_q[1]),
        .Q(\vec_rsc_0_2_i_q_d_bfwt_reg[31]_0 [1]),
        .R(1'b0));
  FDRE \vec_rsc_0_2_i_q_d_bfwt_reg[20] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_2_q[20]),
        .Q(\vec_rsc_0_2_i_q_d_bfwt_reg[31]_0 [16]),
        .R(1'b0));
  FDRE \vec_rsc_0_2_i_q_d_bfwt_reg[21] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_2_q[21]),
        .Q(\vec_rsc_0_2_i_q_d_bfwt_reg[31]_0 [17]),
        .R(1'b0));
  FDRE \vec_rsc_0_2_i_q_d_bfwt_reg[22] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_2_q[22]),
        .Q(\vec_rsc_0_2_i_q_d_bfwt_reg[31]_0 [18]),
        .R(1'b0));
  FDRE \vec_rsc_0_2_i_q_d_bfwt_reg[23] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_2_q[23]),
        .Q(\vec_rsc_0_2_i_q_d_bfwt_reg[31]_0 [19]),
        .R(1'b0));
  FDRE \vec_rsc_0_2_i_q_d_bfwt_reg[24] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_2_q[24]),
        .Q(\vec_rsc_0_2_i_q_d_bfwt_reg[31]_0 [20]),
        .R(1'b0));
  FDRE \vec_rsc_0_2_i_q_d_bfwt_reg[25] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_2_q[25]),
        .Q(\vec_rsc_0_2_i_q_d_bfwt_reg[31]_0 [21]),
        .R(1'b0));
  FDRE \vec_rsc_0_2_i_q_d_bfwt_reg[26] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_2_q[26]),
        .Q(\vec_rsc_0_2_i_q_d_bfwt_reg[31]_0 [22]),
        .R(1'b0));
  FDRE \vec_rsc_0_2_i_q_d_bfwt_reg[27] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_2_q[27]),
        .Q(\vec_rsc_0_2_i_q_d_bfwt_reg[31]_0 [23]),
        .R(1'b0));
  FDRE \vec_rsc_0_2_i_q_d_bfwt_reg[28] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_2_q[28]),
        .Q(vec_rsc_0_2_i_q_d_bfwt[28]),
        .R(1'b0));
  FDRE \vec_rsc_0_2_i_q_d_bfwt_reg[29] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_2_q[29]),
        .Q(\vec_rsc_0_2_i_q_d_bfwt_reg[31]_0 [24]),
        .R(1'b0));
  FDRE \vec_rsc_0_2_i_q_d_bfwt_reg[2] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_2_q[2]),
        .Q(vec_rsc_0_2_i_q_d_bfwt[2]),
        .R(1'b0));
  FDRE \vec_rsc_0_2_i_q_d_bfwt_reg[30] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_2_q[30]),
        .Q(\vec_rsc_0_2_i_q_d_bfwt_reg[31]_0 [25]),
        .R(1'b0));
  FDRE \vec_rsc_0_2_i_q_d_bfwt_reg[31] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_2_q[31]),
        .Q(\vec_rsc_0_2_i_q_d_bfwt_reg[31]_0 [26]),
        .R(1'b0));
  FDRE \vec_rsc_0_2_i_q_d_bfwt_reg[3] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_2_q[3]),
        .Q(\vec_rsc_0_2_i_q_d_bfwt_reg[31]_0 [2]),
        .R(1'b0));
  FDRE \vec_rsc_0_2_i_q_d_bfwt_reg[4] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_2_q[4]),
        .Q(\vec_rsc_0_2_i_q_d_bfwt_reg[31]_0 [3]),
        .R(1'b0));
  FDRE \vec_rsc_0_2_i_q_d_bfwt_reg[5] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_2_q[5]),
        .Q(\vec_rsc_0_2_i_q_d_bfwt_reg[31]_0 [4]),
        .R(1'b0));
  FDRE \vec_rsc_0_2_i_q_d_bfwt_reg[6] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_2_q[6]),
        .Q(\vec_rsc_0_2_i_q_d_bfwt_reg[31]_0 [5]),
        .R(1'b0));
  FDRE \vec_rsc_0_2_i_q_d_bfwt_reg[7] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_2_q[7]),
        .Q(\vec_rsc_0_2_i_q_d_bfwt_reg[31]_0 [6]),
        .R(1'b0));
  FDRE \vec_rsc_0_2_i_q_d_bfwt_reg[8] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_2_q[8]),
        .Q(vec_rsc_0_2_i_q_d_bfwt[8]),
        .R(1'b0));
  FDRE \vec_rsc_0_2_i_q_d_bfwt_reg[9] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_2_q[9]),
        .Q(\vec_rsc_0_2_i_q_d_bfwt_reg[31]_0 [7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1" *) 
module Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1
   (vec_rsc_0_3_i_bcwt,
    S,
    \vec_rsc_0_3_i_q_d_bfwt_reg[0] ,
    \vec_rsc_0_3_i_q_d_bfwt_reg[4] ,
    \vec_rsc_0_3_i_q_d_bfwt_reg[5] ,
    \tmp_1_lpi_4_dfm_reg[15] ,
    \vec_rsc_0_3_i_q_d_bfwt_reg[9] ,
    \vec_rsc_0_3_i_q_d_bfwt_reg[10] ,
    \vec_rsc_0_3_i_q_d_bfwt_reg[12] ,
    \vec_rsc_0_3_i_q_d_bfwt_reg[15] ,
    \tmp_1_lpi_4_dfm_reg[22] ,
    \vec_rsc_0_3_i_q_d_bfwt_reg[17] ,
    \vec_rsc_0_3_i_q_d_bfwt_reg[19] ,
    \vec_rsc_0_3_i_q_d_bfwt_reg[20] ,
    \vec_rsc_0_3_i_q_d_bfwt_reg[22] ,
    \tmp_1_lpi_4_dfm_reg[29] ,
    \vec_rsc_0_3_i_q_d_bfwt_reg[24] ,
    \vec_rsc_0_3_i_q_d_bfwt_reg[25] ,
    \vec_rsc_0_3_i_q_d_bfwt_reg[26] ,
    \vec_rsc_0_3_i_q_d_bfwt_reg[29] ,
    \tmp_1_lpi_4_dfm_reg[31] ,
    \vec_rsc_0_3_i_q_d_bfwt_reg[31] ,
    VEC_LOOP_VEC_LOOP_and_9_itm_reg,
    VEC_LOOP_VEC_LOOP_and_9_itm_reg_0,
    VEC_LOOP_VEC_LOOP_and_9_itm_reg_1,
    VEC_LOOP_VEC_LOOP_and_9_itm_reg_2,
    VEC_LOOP_VEC_LOOP_and_9_itm_reg_3,
    VEC_LOOP_VEC_LOOP_and_9_itm_reg_4,
    VEC_LOOP_VEC_LOOP_and_9_itm_reg_5,
    VEC_LOOP_VEC_LOOP_and_9_itm_reg_6,
    VEC_LOOP_VEC_LOOP_and_9_itm_reg_7,
    VEC_LOOP_VEC_LOOP_and_9_itm_reg_8,
    VEC_LOOP_VEC_LOOP_and_9_itm_reg_9,
    VEC_LOOP_VEC_LOOP_and_9_itm_reg_10,
    VEC_LOOP_VEC_LOOP_and_9_itm_reg_11,
    VEC_LOOP_VEC_LOOP_and_9_itm_reg_12,
    VEC_LOOP_VEC_LOOP_and_9_itm_reg_13,
    VEC_LOOP_VEC_LOOP_and_9_itm_reg_14,
    rst,
    vec_rsc_0_3_i_bcwt_reg,
    clk,
    Q,
    nl_modulo_sub_cmp_base_rsc_dat_carry,
    nl_modulo_sub_cmp_base_rsc_dat_carry_0,
    nl_modulo_sub_cmp_base_rsc_dat_carry_1,
    nl_modulo_sub_cmp_base_rsc_dat_carry_2,
    nl_modulo_sub_cmp_base_rsc_dat_carry_3,
    nl_modulo_sub_cmp_base_rsc_dat_carry_4,
    nl_modulo_sub_cmp_base_rsc_dat_carry_5,
    nl_modulo_sub_cmp_base_rsc_dat_carry_6,
    nl_modulo_sub_cmp_base_rsc_dat_carry_7,
    nl_modulo_sub_cmp_base_rsc_dat_carry_8,
    nl_modulo_sub_cmp_base_rsc_dat_carry_9,
    nl_modulo_sub_cmp_base_rsc_dat_carry_10,
    nl_modulo_sub_cmp_base_rsc_dat_carry__0,
    nl_modulo_sub_cmp_base_rsc_dat_carry__0_0,
    nl_modulo_sub_cmp_base_rsc_dat_carry__0_1,
    nl_modulo_sub_cmp_base_rsc_dat_carry__0_2,
    nl_modulo_sub_cmp_base_rsc_dat_carry__0_3,
    nl_modulo_sub_cmp_base_rsc_dat_carry__0_4,
    nl_modulo_sub_cmp_base_rsc_dat_carry__0_5,
    nl_modulo_sub_cmp_base_rsc_dat_carry__0_6,
    nl_modulo_sub_cmp_base_rsc_dat_carry__0_7,
    nl_modulo_sub_cmp_base_rsc_dat_carry__0_8,
    nl_modulo_sub_cmp_base_rsc_dat_carry__0_9,
    nl_modulo_sub_cmp_base_rsc_dat_carry__0_10,
    nl_modulo_sub_cmp_base_rsc_dat_carry__0_11,
    nl_modulo_sub_cmp_base_rsc_dat_carry__0_12,
    nl_modulo_sub_cmp_base_rsc_dat_carry__0_13,
    nl_modulo_sub_cmp_base_rsc_dat_carry__0_14,
    nl_modulo_sub_cmp_base_rsc_dat_carry__1,
    nl_modulo_sub_cmp_base_rsc_dat_carry__1_0,
    nl_modulo_sub_cmp_base_rsc_dat_carry__1_1,
    nl_modulo_sub_cmp_base_rsc_dat_carry__1_2,
    nl_modulo_sub_cmp_base_rsc_dat_carry__1_3,
    nl_modulo_sub_cmp_base_rsc_dat_carry__1_4,
    nl_modulo_sub_cmp_base_rsc_dat_carry__1_5,
    nl_modulo_sub_cmp_base_rsc_dat_carry__1_6,
    nl_modulo_sub_cmp_base_rsc_dat_carry__1_7,
    nl_modulo_sub_cmp_base_rsc_dat_carry__1_8,
    nl_modulo_sub_cmp_base_rsc_dat_carry__1_9,
    nl_modulo_sub_cmp_base_rsc_dat_carry__1_10,
    nl_modulo_sub_cmp_base_rsc_dat_carry__1_11,
    nl_modulo_sub_cmp_base_rsc_dat_carry__1_12,
    nl_modulo_sub_cmp_base_rsc_dat_carry__1_13,
    nl_modulo_sub_cmp_base_rsc_dat_carry__1_14,
    nl_modulo_sub_cmp_base_rsc_dat_carry__2,
    nl_modulo_sub_cmp_base_rsc_dat_carry__2_0,
    nl_modulo_sub_cmp_base_rsc_dat_carry__2_1,
    nl_modulo_sub_cmp_base_rsc_dat_carry__2_2,
    nl_modulo_sub_cmp_base_rsc_dat_carry__2_3,
    nl_modulo_sub_cmp_base_rsc_dat_carry__2_4,
    nl_modulo_sub_cmp_base_rsc_dat_carry__2_5,
    nl_modulo_sub_cmp_base_rsc_dat_carry__2_6,
    nl_modulo_sub_cmp_base_rsc_dat_carry__2_7,
    nl_modulo_sub_cmp_base_rsc_dat_carry__2_8,
    nl_modulo_sub_cmp_base_rsc_dat_carry__2_9,
    nl_modulo_sub_cmp_base_rsc_dat_carry__2_10,
    nl_modulo_sub_cmp_base_rsc_dat_carry__2_11,
    nl_modulo_sub_cmp_base_rsc_dat_carry__2_12,
    nl_modulo_sub_cmp_base_rsc_dat_carry__2_13,
    nl_modulo_sub_cmp_base_rsc_dat_carry__2_14,
    nl_modulo_add_cmp_base_rsc_dat_carry__2,
    nl_modulo_add_cmp_base_rsc_dat_carry__2_0,
    nl_modulo_add_cmp_base_rsc_dat_carry__2_1,
    nl_modulo_add_cmp_base_rsc_dat_carry__2_2,
    vec_rsc_0_3_q,
    nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_1,
    nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_1_0,
    nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_1_1,
    nl_modulo_add_cmp_base_rsc_dat_carry_i_8,
    nl_modulo_add_cmp_base_rsc_dat_carry_i_8_0,
    nl_modulo_add_cmp_base_rsc_dat_carry_i_4,
    nl_modulo_add_cmp_base_rsc_dat_carry_i_4_0,
    nl_modulo_add_cmp_base_rsc_dat_carry_i_3,
    nl_modulo_add_cmp_base_rsc_dat_carry_i_3_0,
    nl_modulo_add_cmp_base_rsc_dat_carry__0_i_7,
    nl_modulo_add_cmp_base_rsc_dat_carry__0_i_7_0,
    nl_modulo_add_cmp_base_rsc_dat_carry__0_i_6,
    nl_modulo_add_cmp_base_rsc_dat_carry__0_i_6_0,
    nl_modulo_add_cmp_base_rsc_dat_carry__0_i_4,
    nl_modulo_add_cmp_base_rsc_dat_carry__0_i_4_0,
    nl_modulo_add_cmp_base_rsc_dat_carry__0_i_1,
    nl_modulo_add_cmp_base_rsc_dat_carry__0_i_1_0,
    nl_modulo_add_cmp_base_rsc_dat_carry__1_i_7,
    nl_modulo_add_cmp_base_rsc_dat_carry__1_i_7_0,
    nl_modulo_add_cmp_base_rsc_dat_carry__1_i_5,
    nl_modulo_add_cmp_base_rsc_dat_carry__1_i_5_0,
    nl_modulo_add_cmp_base_rsc_dat_carry__1_i_4,
    nl_modulo_add_cmp_base_rsc_dat_carry__1_i_4_0,
    nl_modulo_add_cmp_base_rsc_dat_carry__1_i_2,
    nl_modulo_add_cmp_base_rsc_dat_carry__1_i_2_0,
    nl_modulo_add_cmp_base_rsc_dat_carry__2_i_8,
    nl_modulo_add_cmp_base_rsc_dat_carry__2_i_8_0,
    nl_modulo_add_cmp_base_rsc_dat_carry__2_i_7,
    nl_modulo_add_cmp_base_rsc_dat_carry__2_i_7_0,
    nl_modulo_add_cmp_base_rsc_dat_carry__2_i_6,
    nl_modulo_add_cmp_base_rsc_dat_carry__2_i_6_0,
    nl_modulo_add_cmp_base_rsc_dat_carry__2_i_3,
    nl_modulo_add_cmp_base_rsc_dat_carry__2_i_3_0,
    VEC_LOOP_VEC_LOOP_and_9_itm,
    nl_modulo_add_cmp_base_rsc_dat_carry_i_36,
    VEC_LOOP_VEC_LOOP_and_2_itm,
    E);
  output vec_rsc_0_3_i_bcwt;
  output [2:0]S;
  output \vec_rsc_0_3_i_q_d_bfwt_reg[0] ;
  output \vec_rsc_0_3_i_q_d_bfwt_reg[4] ;
  output \vec_rsc_0_3_i_q_d_bfwt_reg[5] ;
  output [3:0]\tmp_1_lpi_4_dfm_reg[15] ;
  output \vec_rsc_0_3_i_q_d_bfwt_reg[9] ;
  output \vec_rsc_0_3_i_q_d_bfwt_reg[10] ;
  output \vec_rsc_0_3_i_q_d_bfwt_reg[12] ;
  output \vec_rsc_0_3_i_q_d_bfwt_reg[15] ;
  output [3:0]\tmp_1_lpi_4_dfm_reg[22] ;
  output \vec_rsc_0_3_i_q_d_bfwt_reg[17] ;
  output \vec_rsc_0_3_i_q_d_bfwt_reg[19] ;
  output \vec_rsc_0_3_i_q_d_bfwt_reg[20] ;
  output \vec_rsc_0_3_i_q_d_bfwt_reg[22] ;
  output [3:0]\tmp_1_lpi_4_dfm_reg[29] ;
  output \vec_rsc_0_3_i_q_d_bfwt_reg[24] ;
  output \vec_rsc_0_3_i_q_d_bfwt_reg[25] ;
  output \vec_rsc_0_3_i_q_d_bfwt_reg[26] ;
  output \vec_rsc_0_3_i_q_d_bfwt_reg[29] ;
  output [0:0]\tmp_1_lpi_4_dfm_reg[31] ;
  output \vec_rsc_0_3_i_q_d_bfwt_reg[31] ;
  output VEC_LOOP_VEC_LOOP_and_9_itm_reg;
  output VEC_LOOP_VEC_LOOP_and_9_itm_reg_0;
  output VEC_LOOP_VEC_LOOP_and_9_itm_reg_1;
  output VEC_LOOP_VEC_LOOP_and_9_itm_reg_2;
  output VEC_LOOP_VEC_LOOP_and_9_itm_reg_3;
  output VEC_LOOP_VEC_LOOP_and_9_itm_reg_4;
  output VEC_LOOP_VEC_LOOP_and_9_itm_reg_5;
  output VEC_LOOP_VEC_LOOP_and_9_itm_reg_6;
  output VEC_LOOP_VEC_LOOP_and_9_itm_reg_7;
  output VEC_LOOP_VEC_LOOP_and_9_itm_reg_8;
  output VEC_LOOP_VEC_LOOP_and_9_itm_reg_9;
  output VEC_LOOP_VEC_LOOP_and_9_itm_reg_10;
  output VEC_LOOP_VEC_LOOP_and_9_itm_reg_11;
  output VEC_LOOP_VEC_LOOP_and_9_itm_reg_12;
  output VEC_LOOP_VEC_LOOP_and_9_itm_reg_13;
  output VEC_LOOP_VEC_LOOP_and_9_itm_reg_14;
  input rst;
  input vec_rsc_0_3_i_bcwt_reg;
  input clk;
  input [15:0]Q;
  input nl_modulo_sub_cmp_base_rsc_dat_carry;
  input nl_modulo_sub_cmp_base_rsc_dat_carry_0;
  input nl_modulo_sub_cmp_base_rsc_dat_carry_1;
  input nl_modulo_sub_cmp_base_rsc_dat_carry_2;
  input nl_modulo_sub_cmp_base_rsc_dat_carry_3;
  input nl_modulo_sub_cmp_base_rsc_dat_carry_4;
  input nl_modulo_sub_cmp_base_rsc_dat_carry_5;
  input nl_modulo_sub_cmp_base_rsc_dat_carry_6;
  input nl_modulo_sub_cmp_base_rsc_dat_carry_7;
  input nl_modulo_sub_cmp_base_rsc_dat_carry_8;
  input nl_modulo_sub_cmp_base_rsc_dat_carry_9;
  input nl_modulo_sub_cmp_base_rsc_dat_carry_10;
  input nl_modulo_sub_cmp_base_rsc_dat_carry__0;
  input nl_modulo_sub_cmp_base_rsc_dat_carry__0_0;
  input nl_modulo_sub_cmp_base_rsc_dat_carry__0_1;
  input nl_modulo_sub_cmp_base_rsc_dat_carry__0_2;
  input nl_modulo_sub_cmp_base_rsc_dat_carry__0_3;
  input nl_modulo_sub_cmp_base_rsc_dat_carry__0_4;
  input nl_modulo_sub_cmp_base_rsc_dat_carry__0_5;
  input nl_modulo_sub_cmp_base_rsc_dat_carry__0_6;
  input nl_modulo_sub_cmp_base_rsc_dat_carry__0_7;
  input nl_modulo_sub_cmp_base_rsc_dat_carry__0_8;
  input nl_modulo_sub_cmp_base_rsc_dat_carry__0_9;
  input nl_modulo_sub_cmp_base_rsc_dat_carry__0_10;
  input nl_modulo_sub_cmp_base_rsc_dat_carry__0_11;
  input nl_modulo_sub_cmp_base_rsc_dat_carry__0_12;
  input nl_modulo_sub_cmp_base_rsc_dat_carry__0_13;
  input nl_modulo_sub_cmp_base_rsc_dat_carry__0_14;
  input nl_modulo_sub_cmp_base_rsc_dat_carry__1;
  input nl_modulo_sub_cmp_base_rsc_dat_carry__1_0;
  input nl_modulo_sub_cmp_base_rsc_dat_carry__1_1;
  input nl_modulo_sub_cmp_base_rsc_dat_carry__1_2;
  input nl_modulo_sub_cmp_base_rsc_dat_carry__1_3;
  input nl_modulo_sub_cmp_base_rsc_dat_carry__1_4;
  input nl_modulo_sub_cmp_base_rsc_dat_carry__1_5;
  input nl_modulo_sub_cmp_base_rsc_dat_carry__1_6;
  input nl_modulo_sub_cmp_base_rsc_dat_carry__1_7;
  input nl_modulo_sub_cmp_base_rsc_dat_carry__1_8;
  input nl_modulo_sub_cmp_base_rsc_dat_carry__1_9;
  input nl_modulo_sub_cmp_base_rsc_dat_carry__1_10;
  input nl_modulo_sub_cmp_base_rsc_dat_carry__1_11;
  input nl_modulo_sub_cmp_base_rsc_dat_carry__1_12;
  input nl_modulo_sub_cmp_base_rsc_dat_carry__1_13;
  input nl_modulo_sub_cmp_base_rsc_dat_carry__1_14;
  input nl_modulo_sub_cmp_base_rsc_dat_carry__2;
  input nl_modulo_sub_cmp_base_rsc_dat_carry__2_0;
  input nl_modulo_sub_cmp_base_rsc_dat_carry__2_1;
  input nl_modulo_sub_cmp_base_rsc_dat_carry__2_2;
  input nl_modulo_sub_cmp_base_rsc_dat_carry__2_3;
  input nl_modulo_sub_cmp_base_rsc_dat_carry__2_4;
  input nl_modulo_sub_cmp_base_rsc_dat_carry__2_5;
  input nl_modulo_sub_cmp_base_rsc_dat_carry__2_6;
  input nl_modulo_sub_cmp_base_rsc_dat_carry__2_7;
  input nl_modulo_sub_cmp_base_rsc_dat_carry__2_8;
  input nl_modulo_sub_cmp_base_rsc_dat_carry__2_9;
  input nl_modulo_sub_cmp_base_rsc_dat_carry__2_10;
  input nl_modulo_sub_cmp_base_rsc_dat_carry__2_11;
  input nl_modulo_sub_cmp_base_rsc_dat_carry__2_12;
  input nl_modulo_sub_cmp_base_rsc_dat_carry__2_13;
  input nl_modulo_sub_cmp_base_rsc_dat_carry__2_14;
  input nl_modulo_add_cmp_base_rsc_dat_carry__2;
  input nl_modulo_add_cmp_base_rsc_dat_carry__2_0;
  input nl_modulo_add_cmp_base_rsc_dat_carry__2_1;
  input nl_modulo_add_cmp_base_rsc_dat_carry__2_2;
  input [31:0]vec_rsc_0_3_q;
  input nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_1;
  input nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_1_0;
  input nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_1_1;
  input nl_modulo_add_cmp_base_rsc_dat_carry_i_8;
  input nl_modulo_add_cmp_base_rsc_dat_carry_i_8_0;
  input nl_modulo_add_cmp_base_rsc_dat_carry_i_4;
  input nl_modulo_add_cmp_base_rsc_dat_carry_i_4_0;
  input nl_modulo_add_cmp_base_rsc_dat_carry_i_3;
  input nl_modulo_add_cmp_base_rsc_dat_carry_i_3_0;
  input nl_modulo_add_cmp_base_rsc_dat_carry__0_i_7;
  input nl_modulo_add_cmp_base_rsc_dat_carry__0_i_7_0;
  input nl_modulo_add_cmp_base_rsc_dat_carry__0_i_6;
  input nl_modulo_add_cmp_base_rsc_dat_carry__0_i_6_0;
  input nl_modulo_add_cmp_base_rsc_dat_carry__0_i_4;
  input nl_modulo_add_cmp_base_rsc_dat_carry__0_i_4_0;
  input nl_modulo_add_cmp_base_rsc_dat_carry__0_i_1;
  input nl_modulo_add_cmp_base_rsc_dat_carry__0_i_1_0;
  input nl_modulo_add_cmp_base_rsc_dat_carry__1_i_7;
  input nl_modulo_add_cmp_base_rsc_dat_carry__1_i_7_0;
  input nl_modulo_add_cmp_base_rsc_dat_carry__1_i_5;
  input nl_modulo_add_cmp_base_rsc_dat_carry__1_i_5_0;
  input nl_modulo_add_cmp_base_rsc_dat_carry__1_i_4;
  input nl_modulo_add_cmp_base_rsc_dat_carry__1_i_4_0;
  input nl_modulo_add_cmp_base_rsc_dat_carry__1_i_2;
  input nl_modulo_add_cmp_base_rsc_dat_carry__1_i_2_0;
  input nl_modulo_add_cmp_base_rsc_dat_carry__2_i_8;
  input nl_modulo_add_cmp_base_rsc_dat_carry__2_i_8_0;
  input nl_modulo_add_cmp_base_rsc_dat_carry__2_i_7;
  input nl_modulo_add_cmp_base_rsc_dat_carry__2_i_7_0;
  input nl_modulo_add_cmp_base_rsc_dat_carry__2_i_6;
  input nl_modulo_add_cmp_base_rsc_dat_carry__2_i_6_0;
  input nl_modulo_add_cmp_base_rsc_dat_carry__2_i_3;
  input nl_modulo_add_cmp_base_rsc_dat_carry__2_i_3_0;
  input VEC_LOOP_VEC_LOOP_and_9_itm;
  input [0:0]nl_modulo_add_cmp_base_rsc_dat_carry_i_36;
  input VEC_LOOP_VEC_LOOP_and_2_itm;
  input [0:0]E;

  wire [0:0]E;
  wire [15:0]Q;
  wire [2:0]S;
  wire VEC_LOOP_VEC_LOOP_and_2_itm;
  wire VEC_LOOP_VEC_LOOP_and_9_itm;
  wire VEC_LOOP_VEC_LOOP_and_9_itm_reg;
  wire VEC_LOOP_VEC_LOOP_and_9_itm_reg_0;
  wire VEC_LOOP_VEC_LOOP_and_9_itm_reg_1;
  wire VEC_LOOP_VEC_LOOP_and_9_itm_reg_10;
  wire VEC_LOOP_VEC_LOOP_and_9_itm_reg_11;
  wire VEC_LOOP_VEC_LOOP_and_9_itm_reg_12;
  wire VEC_LOOP_VEC_LOOP_and_9_itm_reg_13;
  wire VEC_LOOP_VEC_LOOP_and_9_itm_reg_14;
  wire VEC_LOOP_VEC_LOOP_and_9_itm_reg_2;
  wire VEC_LOOP_VEC_LOOP_and_9_itm_reg_3;
  wire VEC_LOOP_VEC_LOOP_and_9_itm_reg_4;
  wire VEC_LOOP_VEC_LOOP_and_9_itm_reg_5;
  wire VEC_LOOP_VEC_LOOP_and_9_itm_reg_6;
  wire VEC_LOOP_VEC_LOOP_and_9_itm_reg_7;
  wire VEC_LOOP_VEC_LOOP_and_9_itm_reg_8;
  wire VEC_LOOP_VEC_LOOP_and_9_itm_reg_9;
  wire clk;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__0_i_1;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__0_i_1_0;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__0_i_4;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__0_i_4_0;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__0_i_6;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__0_i_6_0;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__0_i_7;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__0_i_7_0;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__1_i_2;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__1_i_2_0;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__1_i_4;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__1_i_4_0;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__1_i_5;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__1_i_5_0;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__1_i_7;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__1_i_7_0;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__2;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__2_0;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__2_1;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__2_2;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__2_i_3;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__2_i_3_0;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__2_i_6;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__2_i_6_0;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__2_i_7;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__2_i_7_0;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__2_i_8;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__2_i_8_0;
  wire nl_modulo_add_cmp_base_rsc_dat_carry_i_3;
  wire [0:0]nl_modulo_add_cmp_base_rsc_dat_carry_i_36;
  wire nl_modulo_add_cmp_base_rsc_dat_carry_i_3_0;
  wire nl_modulo_add_cmp_base_rsc_dat_carry_i_4;
  wire nl_modulo_add_cmp_base_rsc_dat_carry_i_4_0;
  wire nl_modulo_add_cmp_base_rsc_dat_carry_i_8;
  wire nl_modulo_add_cmp_base_rsc_dat_carry_i_8_0;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry_0;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry_1;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry_10;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry_2;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry_3;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry_4;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry_5;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry_6;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry_7;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry_8;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry_9;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry__0;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry__0_0;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry__0_1;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry__0_10;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry__0_11;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry__0_12;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry__0_13;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry__0_14;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry__0_2;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry__0_3;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry__0_4;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry__0_5;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry__0_6;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry__0_7;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry__0_8;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry__0_9;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry__1;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry__1_0;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry__1_1;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry__1_10;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry__1_11;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry__1_12;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry__1_13;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry__1_14;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry__1_2;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry__1_3;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry__1_4;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry__1_5;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry__1_6;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry__1_7;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry__1_8;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry__1_9;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry__2;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry__2_0;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry__2_1;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry__2_10;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry__2_11;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry__2_12;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry__2_13;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry__2_14;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry__2_2;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry__2_3;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry__2_4;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry__2_5;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry__2_6;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry__2_7;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry__2_8;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry__2_9;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_1;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_1_0;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_1_1;
  wire rst;
  wire [3:0]\tmp_1_lpi_4_dfm_reg[15] ;
  wire [3:0]\tmp_1_lpi_4_dfm_reg[22] ;
  wire [3:0]\tmp_1_lpi_4_dfm_reg[29] ;
  wire [0:0]\tmp_1_lpi_4_dfm_reg[31] ;
  wire vec_rsc_0_3_i_bcwt;
  wire vec_rsc_0_3_i_bcwt_reg;
  wire \vec_rsc_0_3_i_q_d_bfwt_reg[0] ;
  wire \vec_rsc_0_3_i_q_d_bfwt_reg[10] ;
  wire \vec_rsc_0_3_i_q_d_bfwt_reg[12] ;
  wire \vec_rsc_0_3_i_q_d_bfwt_reg[15] ;
  wire \vec_rsc_0_3_i_q_d_bfwt_reg[17] ;
  wire \vec_rsc_0_3_i_q_d_bfwt_reg[19] ;
  wire \vec_rsc_0_3_i_q_d_bfwt_reg[20] ;
  wire \vec_rsc_0_3_i_q_d_bfwt_reg[22] ;
  wire \vec_rsc_0_3_i_q_d_bfwt_reg[24] ;
  wire \vec_rsc_0_3_i_q_d_bfwt_reg[25] ;
  wire \vec_rsc_0_3_i_q_d_bfwt_reg[26] ;
  wire \vec_rsc_0_3_i_q_d_bfwt_reg[29] ;
  wire \vec_rsc_0_3_i_q_d_bfwt_reg[31] ;
  wire \vec_rsc_0_3_i_q_d_bfwt_reg[4] ;
  wire \vec_rsc_0_3_i_q_d_bfwt_reg[5] ;
  wire \vec_rsc_0_3_i_q_d_bfwt_reg[9] ;
  wire [31:0]vec_rsc_0_3_q;

  Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_vec_rsc_0_3_wait_dp inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_vec_rsc_0_3_wait_dp_inst
       (.E(E),
        .Q(Q),
        .S(S),
        .VEC_LOOP_VEC_LOOP_and_2_itm(VEC_LOOP_VEC_LOOP_and_2_itm),
        .VEC_LOOP_VEC_LOOP_and_9_itm(VEC_LOOP_VEC_LOOP_and_9_itm),
        .VEC_LOOP_VEC_LOOP_and_9_itm_reg(VEC_LOOP_VEC_LOOP_and_9_itm_reg),
        .VEC_LOOP_VEC_LOOP_and_9_itm_reg_0(VEC_LOOP_VEC_LOOP_and_9_itm_reg_0),
        .VEC_LOOP_VEC_LOOP_and_9_itm_reg_1(VEC_LOOP_VEC_LOOP_and_9_itm_reg_1),
        .VEC_LOOP_VEC_LOOP_and_9_itm_reg_10(VEC_LOOP_VEC_LOOP_and_9_itm_reg_10),
        .VEC_LOOP_VEC_LOOP_and_9_itm_reg_11(VEC_LOOP_VEC_LOOP_and_9_itm_reg_11),
        .VEC_LOOP_VEC_LOOP_and_9_itm_reg_12(VEC_LOOP_VEC_LOOP_and_9_itm_reg_12),
        .VEC_LOOP_VEC_LOOP_and_9_itm_reg_13(VEC_LOOP_VEC_LOOP_and_9_itm_reg_13),
        .VEC_LOOP_VEC_LOOP_and_9_itm_reg_14(VEC_LOOP_VEC_LOOP_and_9_itm_reg_14),
        .VEC_LOOP_VEC_LOOP_and_9_itm_reg_2(VEC_LOOP_VEC_LOOP_and_9_itm_reg_2),
        .VEC_LOOP_VEC_LOOP_and_9_itm_reg_3(VEC_LOOP_VEC_LOOP_and_9_itm_reg_3),
        .VEC_LOOP_VEC_LOOP_and_9_itm_reg_4(VEC_LOOP_VEC_LOOP_and_9_itm_reg_4),
        .VEC_LOOP_VEC_LOOP_and_9_itm_reg_5(VEC_LOOP_VEC_LOOP_and_9_itm_reg_5),
        .VEC_LOOP_VEC_LOOP_and_9_itm_reg_6(VEC_LOOP_VEC_LOOP_and_9_itm_reg_6),
        .VEC_LOOP_VEC_LOOP_and_9_itm_reg_7(VEC_LOOP_VEC_LOOP_and_9_itm_reg_7),
        .VEC_LOOP_VEC_LOOP_and_9_itm_reg_8(VEC_LOOP_VEC_LOOP_and_9_itm_reg_8),
        .VEC_LOOP_VEC_LOOP_and_9_itm_reg_9(VEC_LOOP_VEC_LOOP_and_9_itm_reg_9),
        .clk(clk),
        .nl_modulo_add_cmp_base_rsc_dat_carry__0_i_1(nl_modulo_add_cmp_base_rsc_dat_carry__0_i_1),
        .nl_modulo_add_cmp_base_rsc_dat_carry__0_i_1_0(nl_modulo_add_cmp_base_rsc_dat_carry__0_i_1_0),
        .nl_modulo_add_cmp_base_rsc_dat_carry__0_i_4(nl_modulo_add_cmp_base_rsc_dat_carry__0_i_4),
        .nl_modulo_add_cmp_base_rsc_dat_carry__0_i_4_0(nl_modulo_add_cmp_base_rsc_dat_carry__0_i_4_0),
        .nl_modulo_add_cmp_base_rsc_dat_carry__0_i_6(nl_modulo_add_cmp_base_rsc_dat_carry__0_i_6),
        .nl_modulo_add_cmp_base_rsc_dat_carry__0_i_6_0(nl_modulo_add_cmp_base_rsc_dat_carry__0_i_6_0),
        .nl_modulo_add_cmp_base_rsc_dat_carry__0_i_7(nl_modulo_add_cmp_base_rsc_dat_carry__0_i_7),
        .nl_modulo_add_cmp_base_rsc_dat_carry__0_i_7_0(nl_modulo_add_cmp_base_rsc_dat_carry__0_i_7_0),
        .nl_modulo_add_cmp_base_rsc_dat_carry__1_i_2(nl_modulo_add_cmp_base_rsc_dat_carry__1_i_2),
        .nl_modulo_add_cmp_base_rsc_dat_carry__1_i_2_0(nl_modulo_add_cmp_base_rsc_dat_carry__1_i_2_0),
        .nl_modulo_add_cmp_base_rsc_dat_carry__1_i_4(nl_modulo_add_cmp_base_rsc_dat_carry__1_i_4),
        .nl_modulo_add_cmp_base_rsc_dat_carry__1_i_4_0(nl_modulo_add_cmp_base_rsc_dat_carry__1_i_4_0),
        .nl_modulo_add_cmp_base_rsc_dat_carry__1_i_5(nl_modulo_add_cmp_base_rsc_dat_carry__1_i_5),
        .nl_modulo_add_cmp_base_rsc_dat_carry__1_i_5_0(nl_modulo_add_cmp_base_rsc_dat_carry__1_i_5_0),
        .nl_modulo_add_cmp_base_rsc_dat_carry__1_i_7(nl_modulo_add_cmp_base_rsc_dat_carry__1_i_7),
        .nl_modulo_add_cmp_base_rsc_dat_carry__1_i_7_0(nl_modulo_add_cmp_base_rsc_dat_carry__1_i_7_0),
        .nl_modulo_add_cmp_base_rsc_dat_carry__2(nl_modulo_add_cmp_base_rsc_dat_carry__2),
        .nl_modulo_add_cmp_base_rsc_dat_carry__2_0(nl_modulo_add_cmp_base_rsc_dat_carry__2_0),
        .nl_modulo_add_cmp_base_rsc_dat_carry__2_1(nl_modulo_add_cmp_base_rsc_dat_carry__2_1),
        .nl_modulo_add_cmp_base_rsc_dat_carry__2_2(nl_modulo_add_cmp_base_rsc_dat_carry__2_2),
        .nl_modulo_add_cmp_base_rsc_dat_carry__2_i_3(nl_modulo_add_cmp_base_rsc_dat_carry__2_i_3),
        .nl_modulo_add_cmp_base_rsc_dat_carry__2_i_3_0(nl_modulo_add_cmp_base_rsc_dat_carry__2_i_3_0),
        .nl_modulo_add_cmp_base_rsc_dat_carry__2_i_6(nl_modulo_add_cmp_base_rsc_dat_carry__2_i_6),
        .nl_modulo_add_cmp_base_rsc_dat_carry__2_i_6_0(nl_modulo_add_cmp_base_rsc_dat_carry__2_i_6_0),
        .nl_modulo_add_cmp_base_rsc_dat_carry__2_i_7(nl_modulo_add_cmp_base_rsc_dat_carry__2_i_7),
        .nl_modulo_add_cmp_base_rsc_dat_carry__2_i_7_0(nl_modulo_add_cmp_base_rsc_dat_carry__2_i_7_0),
        .nl_modulo_add_cmp_base_rsc_dat_carry__2_i_8(nl_modulo_add_cmp_base_rsc_dat_carry__2_i_8),
        .nl_modulo_add_cmp_base_rsc_dat_carry__2_i_8_0(nl_modulo_add_cmp_base_rsc_dat_carry__2_i_8_0),
        .nl_modulo_add_cmp_base_rsc_dat_carry_i_3(nl_modulo_add_cmp_base_rsc_dat_carry_i_3),
        .nl_modulo_add_cmp_base_rsc_dat_carry_i_36(nl_modulo_add_cmp_base_rsc_dat_carry_i_36),
        .nl_modulo_add_cmp_base_rsc_dat_carry_i_3_0(nl_modulo_add_cmp_base_rsc_dat_carry_i_3_0),
        .nl_modulo_add_cmp_base_rsc_dat_carry_i_4(nl_modulo_add_cmp_base_rsc_dat_carry_i_4),
        .nl_modulo_add_cmp_base_rsc_dat_carry_i_4_0(nl_modulo_add_cmp_base_rsc_dat_carry_i_4_0),
        .nl_modulo_add_cmp_base_rsc_dat_carry_i_8(nl_modulo_add_cmp_base_rsc_dat_carry_i_8),
        .nl_modulo_add_cmp_base_rsc_dat_carry_i_8_0(nl_modulo_add_cmp_base_rsc_dat_carry_i_8_0),
        .nl_modulo_sub_cmp_base_rsc_dat_carry(nl_modulo_sub_cmp_base_rsc_dat_carry),
        .nl_modulo_sub_cmp_base_rsc_dat_carry_0(nl_modulo_sub_cmp_base_rsc_dat_carry_0),
        .nl_modulo_sub_cmp_base_rsc_dat_carry_1(nl_modulo_sub_cmp_base_rsc_dat_carry_1),
        .nl_modulo_sub_cmp_base_rsc_dat_carry_10(nl_modulo_sub_cmp_base_rsc_dat_carry_10),
        .nl_modulo_sub_cmp_base_rsc_dat_carry_2(nl_modulo_sub_cmp_base_rsc_dat_carry_2),
        .nl_modulo_sub_cmp_base_rsc_dat_carry_3(nl_modulo_sub_cmp_base_rsc_dat_carry_3),
        .nl_modulo_sub_cmp_base_rsc_dat_carry_4(nl_modulo_sub_cmp_base_rsc_dat_carry_4),
        .nl_modulo_sub_cmp_base_rsc_dat_carry_5(nl_modulo_sub_cmp_base_rsc_dat_carry_5),
        .nl_modulo_sub_cmp_base_rsc_dat_carry_6(nl_modulo_sub_cmp_base_rsc_dat_carry_6),
        .nl_modulo_sub_cmp_base_rsc_dat_carry_7(nl_modulo_sub_cmp_base_rsc_dat_carry_7),
        .nl_modulo_sub_cmp_base_rsc_dat_carry_8(nl_modulo_sub_cmp_base_rsc_dat_carry_8),
        .nl_modulo_sub_cmp_base_rsc_dat_carry_9(nl_modulo_sub_cmp_base_rsc_dat_carry_9),
        .nl_modulo_sub_cmp_base_rsc_dat_carry__0(nl_modulo_sub_cmp_base_rsc_dat_carry__0),
        .nl_modulo_sub_cmp_base_rsc_dat_carry__0_0(nl_modulo_sub_cmp_base_rsc_dat_carry__0_0),
        .nl_modulo_sub_cmp_base_rsc_dat_carry__0_1(nl_modulo_sub_cmp_base_rsc_dat_carry__0_1),
        .nl_modulo_sub_cmp_base_rsc_dat_carry__0_10(nl_modulo_sub_cmp_base_rsc_dat_carry__0_10),
        .nl_modulo_sub_cmp_base_rsc_dat_carry__0_11(nl_modulo_sub_cmp_base_rsc_dat_carry__0_11),
        .nl_modulo_sub_cmp_base_rsc_dat_carry__0_12(nl_modulo_sub_cmp_base_rsc_dat_carry__0_12),
        .nl_modulo_sub_cmp_base_rsc_dat_carry__0_13(nl_modulo_sub_cmp_base_rsc_dat_carry__0_13),
        .nl_modulo_sub_cmp_base_rsc_dat_carry__0_14(nl_modulo_sub_cmp_base_rsc_dat_carry__0_14),
        .nl_modulo_sub_cmp_base_rsc_dat_carry__0_2(nl_modulo_sub_cmp_base_rsc_dat_carry__0_2),
        .nl_modulo_sub_cmp_base_rsc_dat_carry__0_3(nl_modulo_sub_cmp_base_rsc_dat_carry__0_3),
        .nl_modulo_sub_cmp_base_rsc_dat_carry__0_4(nl_modulo_sub_cmp_base_rsc_dat_carry__0_4),
        .nl_modulo_sub_cmp_base_rsc_dat_carry__0_5(nl_modulo_sub_cmp_base_rsc_dat_carry__0_5),
        .nl_modulo_sub_cmp_base_rsc_dat_carry__0_6(nl_modulo_sub_cmp_base_rsc_dat_carry__0_6),
        .nl_modulo_sub_cmp_base_rsc_dat_carry__0_7(nl_modulo_sub_cmp_base_rsc_dat_carry__0_7),
        .nl_modulo_sub_cmp_base_rsc_dat_carry__0_8(nl_modulo_sub_cmp_base_rsc_dat_carry__0_8),
        .nl_modulo_sub_cmp_base_rsc_dat_carry__0_9(nl_modulo_sub_cmp_base_rsc_dat_carry__0_9),
        .nl_modulo_sub_cmp_base_rsc_dat_carry__1(nl_modulo_sub_cmp_base_rsc_dat_carry__1),
        .nl_modulo_sub_cmp_base_rsc_dat_carry__1_0(nl_modulo_sub_cmp_base_rsc_dat_carry__1_0),
        .nl_modulo_sub_cmp_base_rsc_dat_carry__1_1(nl_modulo_sub_cmp_base_rsc_dat_carry__1_1),
        .nl_modulo_sub_cmp_base_rsc_dat_carry__1_10(nl_modulo_sub_cmp_base_rsc_dat_carry__1_10),
        .nl_modulo_sub_cmp_base_rsc_dat_carry__1_11(nl_modulo_sub_cmp_base_rsc_dat_carry__1_11),
        .nl_modulo_sub_cmp_base_rsc_dat_carry__1_12(nl_modulo_sub_cmp_base_rsc_dat_carry__1_12),
        .nl_modulo_sub_cmp_base_rsc_dat_carry__1_13(nl_modulo_sub_cmp_base_rsc_dat_carry__1_13),
        .nl_modulo_sub_cmp_base_rsc_dat_carry__1_14(nl_modulo_sub_cmp_base_rsc_dat_carry__1_14),
        .nl_modulo_sub_cmp_base_rsc_dat_carry__1_2(nl_modulo_sub_cmp_base_rsc_dat_carry__1_2),
        .nl_modulo_sub_cmp_base_rsc_dat_carry__1_3(nl_modulo_sub_cmp_base_rsc_dat_carry__1_3),
        .nl_modulo_sub_cmp_base_rsc_dat_carry__1_4(nl_modulo_sub_cmp_base_rsc_dat_carry__1_4),
        .nl_modulo_sub_cmp_base_rsc_dat_carry__1_5(nl_modulo_sub_cmp_base_rsc_dat_carry__1_5),
        .nl_modulo_sub_cmp_base_rsc_dat_carry__1_6(nl_modulo_sub_cmp_base_rsc_dat_carry__1_6),
        .nl_modulo_sub_cmp_base_rsc_dat_carry__1_7(nl_modulo_sub_cmp_base_rsc_dat_carry__1_7),
        .nl_modulo_sub_cmp_base_rsc_dat_carry__1_8(nl_modulo_sub_cmp_base_rsc_dat_carry__1_8),
        .nl_modulo_sub_cmp_base_rsc_dat_carry__1_9(nl_modulo_sub_cmp_base_rsc_dat_carry__1_9),
        .nl_modulo_sub_cmp_base_rsc_dat_carry__2(nl_modulo_sub_cmp_base_rsc_dat_carry__2),
        .nl_modulo_sub_cmp_base_rsc_dat_carry__2_0(nl_modulo_sub_cmp_base_rsc_dat_carry__2_0),
        .nl_modulo_sub_cmp_base_rsc_dat_carry__2_1(nl_modulo_sub_cmp_base_rsc_dat_carry__2_1),
        .nl_modulo_sub_cmp_base_rsc_dat_carry__2_10(nl_modulo_sub_cmp_base_rsc_dat_carry__2_10),
        .nl_modulo_sub_cmp_base_rsc_dat_carry__2_11(nl_modulo_sub_cmp_base_rsc_dat_carry__2_11),
        .nl_modulo_sub_cmp_base_rsc_dat_carry__2_12(nl_modulo_sub_cmp_base_rsc_dat_carry__2_12),
        .nl_modulo_sub_cmp_base_rsc_dat_carry__2_13(nl_modulo_sub_cmp_base_rsc_dat_carry__2_13),
        .nl_modulo_sub_cmp_base_rsc_dat_carry__2_14(nl_modulo_sub_cmp_base_rsc_dat_carry__2_14),
        .nl_modulo_sub_cmp_base_rsc_dat_carry__2_2(nl_modulo_sub_cmp_base_rsc_dat_carry__2_2),
        .nl_modulo_sub_cmp_base_rsc_dat_carry__2_3(nl_modulo_sub_cmp_base_rsc_dat_carry__2_3),
        .nl_modulo_sub_cmp_base_rsc_dat_carry__2_4(nl_modulo_sub_cmp_base_rsc_dat_carry__2_4),
        .nl_modulo_sub_cmp_base_rsc_dat_carry__2_5(nl_modulo_sub_cmp_base_rsc_dat_carry__2_5),
        .nl_modulo_sub_cmp_base_rsc_dat_carry__2_6(nl_modulo_sub_cmp_base_rsc_dat_carry__2_6),
        .nl_modulo_sub_cmp_base_rsc_dat_carry__2_7(nl_modulo_sub_cmp_base_rsc_dat_carry__2_7),
        .nl_modulo_sub_cmp_base_rsc_dat_carry__2_8(nl_modulo_sub_cmp_base_rsc_dat_carry__2_8),
        .nl_modulo_sub_cmp_base_rsc_dat_carry__2_9(nl_modulo_sub_cmp_base_rsc_dat_carry__2_9),
        .nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_1(nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_1),
        .nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_1_0(nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_1_0),
        .nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_1_1(nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_1_1),
        .rst(rst),
        .\tmp_1_lpi_4_dfm_reg[15] (\tmp_1_lpi_4_dfm_reg[15] ),
        .\tmp_1_lpi_4_dfm_reg[22] (\tmp_1_lpi_4_dfm_reg[22] ),
        .\tmp_1_lpi_4_dfm_reg[29] (\tmp_1_lpi_4_dfm_reg[29] ),
        .\tmp_1_lpi_4_dfm_reg[31] (\tmp_1_lpi_4_dfm_reg[31] ),
        .vec_rsc_0_3_i_bcwt_reg_0(vec_rsc_0_3_i_bcwt),
        .vec_rsc_0_3_i_bcwt_reg_1(vec_rsc_0_3_i_bcwt_reg),
        .\vec_rsc_0_3_i_q_d_bfwt_reg[0]_0 (\vec_rsc_0_3_i_q_d_bfwt_reg[0] ),
        .\vec_rsc_0_3_i_q_d_bfwt_reg[10]_0 (\vec_rsc_0_3_i_q_d_bfwt_reg[10] ),
        .\vec_rsc_0_3_i_q_d_bfwt_reg[12]_0 (\vec_rsc_0_3_i_q_d_bfwt_reg[12] ),
        .\vec_rsc_0_3_i_q_d_bfwt_reg[15]_0 (\vec_rsc_0_3_i_q_d_bfwt_reg[15] ),
        .\vec_rsc_0_3_i_q_d_bfwt_reg[17]_0 (\vec_rsc_0_3_i_q_d_bfwt_reg[17] ),
        .\vec_rsc_0_3_i_q_d_bfwt_reg[19]_0 (\vec_rsc_0_3_i_q_d_bfwt_reg[19] ),
        .\vec_rsc_0_3_i_q_d_bfwt_reg[20]_0 (\vec_rsc_0_3_i_q_d_bfwt_reg[20] ),
        .\vec_rsc_0_3_i_q_d_bfwt_reg[22]_0 (\vec_rsc_0_3_i_q_d_bfwt_reg[22] ),
        .\vec_rsc_0_3_i_q_d_bfwt_reg[24]_0 (\vec_rsc_0_3_i_q_d_bfwt_reg[24] ),
        .\vec_rsc_0_3_i_q_d_bfwt_reg[25]_0 (\vec_rsc_0_3_i_q_d_bfwt_reg[25] ),
        .\vec_rsc_0_3_i_q_d_bfwt_reg[26]_0 (\vec_rsc_0_3_i_q_d_bfwt_reg[26] ),
        .\vec_rsc_0_3_i_q_d_bfwt_reg[29]_0 (\vec_rsc_0_3_i_q_d_bfwt_reg[29] ),
        .\vec_rsc_0_3_i_q_d_bfwt_reg[31]_0 (\vec_rsc_0_3_i_q_d_bfwt_reg[31] ),
        .\vec_rsc_0_3_i_q_d_bfwt_reg[4]_0 (\vec_rsc_0_3_i_q_d_bfwt_reg[4] ),
        .\vec_rsc_0_3_i_q_d_bfwt_reg[5]_0 (\vec_rsc_0_3_i_q_d_bfwt_reg[5] ),
        .\vec_rsc_0_3_i_q_d_bfwt_reg[9]_0 (\vec_rsc_0_3_i_q_d_bfwt_reg[9] ),
        .vec_rsc_0_3_q(vec_rsc_0_3_q));
endmodule

(* ORIG_REF_NAME = "inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_vec_rsc_0_3_wait_dp" *) 
module Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_vec_rsc_0_3_wait_dp
   (vec_rsc_0_3_i_bcwt_reg_0,
    S,
    \vec_rsc_0_3_i_q_d_bfwt_reg[0]_0 ,
    \vec_rsc_0_3_i_q_d_bfwt_reg[4]_0 ,
    \vec_rsc_0_3_i_q_d_bfwt_reg[5]_0 ,
    \tmp_1_lpi_4_dfm_reg[15] ,
    \vec_rsc_0_3_i_q_d_bfwt_reg[9]_0 ,
    \vec_rsc_0_3_i_q_d_bfwt_reg[10]_0 ,
    \vec_rsc_0_3_i_q_d_bfwt_reg[12]_0 ,
    \vec_rsc_0_3_i_q_d_bfwt_reg[15]_0 ,
    \tmp_1_lpi_4_dfm_reg[22] ,
    \vec_rsc_0_3_i_q_d_bfwt_reg[17]_0 ,
    \vec_rsc_0_3_i_q_d_bfwt_reg[19]_0 ,
    \vec_rsc_0_3_i_q_d_bfwt_reg[20]_0 ,
    \vec_rsc_0_3_i_q_d_bfwt_reg[22]_0 ,
    \tmp_1_lpi_4_dfm_reg[29] ,
    \vec_rsc_0_3_i_q_d_bfwt_reg[24]_0 ,
    \vec_rsc_0_3_i_q_d_bfwt_reg[25]_0 ,
    \vec_rsc_0_3_i_q_d_bfwt_reg[26]_0 ,
    \vec_rsc_0_3_i_q_d_bfwt_reg[29]_0 ,
    \tmp_1_lpi_4_dfm_reg[31] ,
    \vec_rsc_0_3_i_q_d_bfwt_reg[31]_0 ,
    VEC_LOOP_VEC_LOOP_and_9_itm_reg,
    VEC_LOOP_VEC_LOOP_and_9_itm_reg_0,
    VEC_LOOP_VEC_LOOP_and_9_itm_reg_1,
    VEC_LOOP_VEC_LOOP_and_9_itm_reg_2,
    VEC_LOOP_VEC_LOOP_and_9_itm_reg_3,
    VEC_LOOP_VEC_LOOP_and_9_itm_reg_4,
    VEC_LOOP_VEC_LOOP_and_9_itm_reg_5,
    VEC_LOOP_VEC_LOOP_and_9_itm_reg_6,
    VEC_LOOP_VEC_LOOP_and_9_itm_reg_7,
    VEC_LOOP_VEC_LOOP_and_9_itm_reg_8,
    VEC_LOOP_VEC_LOOP_and_9_itm_reg_9,
    VEC_LOOP_VEC_LOOP_and_9_itm_reg_10,
    VEC_LOOP_VEC_LOOP_and_9_itm_reg_11,
    VEC_LOOP_VEC_LOOP_and_9_itm_reg_12,
    VEC_LOOP_VEC_LOOP_and_9_itm_reg_13,
    VEC_LOOP_VEC_LOOP_and_9_itm_reg_14,
    rst,
    vec_rsc_0_3_i_bcwt_reg_1,
    clk,
    Q,
    nl_modulo_sub_cmp_base_rsc_dat_carry,
    nl_modulo_sub_cmp_base_rsc_dat_carry_0,
    nl_modulo_sub_cmp_base_rsc_dat_carry_1,
    nl_modulo_sub_cmp_base_rsc_dat_carry_2,
    nl_modulo_sub_cmp_base_rsc_dat_carry_3,
    nl_modulo_sub_cmp_base_rsc_dat_carry_4,
    nl_modulo_sub_cmp_base_rsc_dat_carry_5,
    nl_modulo_sub_cmp_base_rsc_dat_carry_6,
    nl_modulo_sub_cmp_base_rsc_dat_carry_7,
    nl_modulo_sub_cmp_base_rsc_dat_carry_8,
    nl_modulo_sub_cmp_base_rsc_dat_carry_9,
    nl_modulo_sub_cmp_base_rsc_dat_carry_10,
    nl_modulo_sub_cmp_base_rsc_dat_carry__0,
    nl_modulo_sub_cmp_base_rsc_dat_carry__0_0,
    nl_modulo_sub_cmp_base_rsc_dat_carry__0_1,
    nl_modulo_sub_cmp_base_rsc_dat_carry__0_2,
    nl_modulo_sub_cmp_base_rsc_dat_carry__0_3,
    nl_modulo_sub_cmp_base_rsc_dat_carry__0_4,
    nl_modulo_sub_cmp_base_rsc_dat_carry__0_5,
    nl_modulo_sub_cmp_base_rsc_dat_carry__0_6,
    nl_modulo_sub_cmp_base_rsc_dat_carry__0_7,
    nl_modulo_sub_cmp_base_rsc_dat_carry__0_8,
    nl_modulo_sub_cmp_base_rsc_dat_carry__0_9,
    nl_modulo_sub_cmp_base_rsc_dat_carry__0_10,
    nl_modulo_sub_cmp_base_rsc_dat_carry__0_11,
    nl_modulo_sub_cmp_base_rsc_dat_carry__0_12,
    nl_modulo_sub_cmp_base_rsc_dat_carry__0_13,
    nl_modulo_sub_cmp_base_rsc_dat_carry__0_14,
    nl_modulo_sub_cmp_base_rsc_dat_carry__1,
    nl_modulo_sub_cmp_base_rsc_dat_carry__1_0,
    nl_modulo_sub_cmp_base_rsc_dat_carry__1_1,
    nl_modulo_sub_cmp_base_rsc_dat_carry__1_2,
    nl_modulo_sub_cmp_base_rsc_dat_carry__1_3,
    nl_modulo_sub_cmp_base_rsc_dat_carry__1_4,
    nl_modulo_sub_cmp_base_rsc_dat_carry__1_5,
    nl_modulo_sub_cmp_base_rsc_dat_carry__1_6,
    nl_modulo_sub_cmp_base_rsc_dat_carry__1_7,
    nl_modulo_sub_cmp_base_rsc_dat_carry__1_8,
    nl_modulo_sub_cmp_base_rsc_dat_carry__1_9,
    nl_modulo_sub_cmp_base_rsc_dat_carry__1_10,
    nl_modulo_sub_cmp_base_rsc_dat_carry__1_11,
    nl_modulo_sub_cmp_base_rsc_dat_carry__1_12,
    nl_modulo_sub_cmp_base_rsc_dat_carry__1_13,
    nl_modulo_sub_cmp_base_rsc_dat_carry__1_14,
    nl_modulo_sub_cmp_base_rsc_dat_carry__2,
    nl_modulo_sub_cmp_base_rsc_dat_carry__2_0,
    nl_modulo_sub_cmp_base_rsc_dat_carry__2_1,
    nl_modulo_sub_cmp_base_rsc_dat_carry__2_2,
    nl_modulo_sub_cmp_base_rsc_dat_carry__2_3,
    nl_modulo_sub_cmp_base_rsc_dat_carry__2_4,
    nl_modulo_sub_cmp_base_rsc_dat_carry__2_5,
    nl_modulo_sub_cmp_base_rsc_dat_carry__2_6,
    nl_modulo_sub_cmp_base_rsc_dat_carry__2_7,
    nl_modulo_sub_cmp_base_rsc_dat_carry__2_8,
    nl_modulo_sub_cmp_base_rsc_dat_carry__2_9,
    nl_modulo_sub_cmp_base_rsc_dat_carry__2_10,
    nl_modulo_sub_cmp_base_rsc_dat_carry__2_11,
    nl_modulo_sub_cmp_base_rsc_dat_carry__2_12,
    nl_modulo_sub_cmp_base_rsc_dat_carry__2_13,
    nl_modulo_sub_cmp_base_rsc_dat_carry__2_14,
    nl_modulo_add_cmp_base_rsc_dat_carry__2,
    nl_modulo_add_cmp_base_rsc_dat_carry__2_0,
    nl_modulo_add_cmp_base_rsc_dat_carry__2_1,
    nl_modulo_add_cmp_base_rsc_dat_carry__2_2,
    vec_rsc_0_3_q,
    nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_1,
    nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_1_0,
    nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_1_1,
    nl_modulo_add_cmp_base_rsc_dat_carry_i_8,
    nl_modulo_add_cmp_base_rsc_dat_carry_i_8_0,
    nl_modulo_add_cmp_base_rsc_dat_carry_i_4,
    nl_modulo_add_cmp_base_rsc_dat_carry_i_4_0,
    nl_modulo_add_cmp_base_rsc_dat_carry_i_3,
    nl_modulo_add_cmp_base_rsc_dat_carry_i_3_0,
    nl_modulo_add_cmp_base_rsc_dat_carry__0_i_7,
    nl_modulo_add_cmp_base_rsc_dat_carry__0_i_7_0,
    nl_modulo_add_cmp_base_rsc_dat_carry__0_i_6,
    nl_modulo_add_cmp_base_rsc_dat_carry__0_i_6_0,
    nl_modulo_add_cmp_base_rsc_dat_carry__0_i_4,
    nl_modulo_add_cmp_base_rsc_dat_carry__0_i_4_0,
    nl_modulo_add_cmp_base_rsc_dat_carry__0_i_1,
    nl_modulo_add_cmp_base_rsc_dat_carry__0_i_1_0,
    nl_modulo_add_cmp_base_rsc_dat_carry__1_i_7,
    nl_modulo_add_cmp_base_rsc_dat_carry__1_i_7_0,
    nl_modulo_add_cmp_base_rsc_dat_carry__1_i_5,
    nl_modulo_add_cmp_base_rsc_dat_carry__1_i_5_0,
    nl_modulo_add_cmp_base_rsc_dat_carry__1_i_4,
    nl_modulo_add_cmp_base_rsc_dat_carry__1_i_4_0,
    nl_modulo_add_cmp_base_rsc_dat_carry__1_i_2,
    nl_modulo_add_cmp_base_rsc_dat_carry__1_i_2_0,
    nl_modulo_add_cmp_base_rsc_dat_carry__2_i_8,
    nl_modulo_add_cmp_base_rsc_dat_carry__2_i_8_0,
    nl_modulo_add_cmp_base_rsc_dat_carry__2_i_7,
    nl_modulo_add_cmp_base_rsc_dat_carry__2_i_7_0,
    nl_modulo_add_cmp_base_rsc_dat_carry__2_i_6,
    nl_modulo_add_cmp_base_rsc_dat_carry__2_i_6_0,
    nl_modulo_add_cmp_base_rsc_dat_carry__2_i_3,
    nl_modulo_add_cmp_base_rsc_dat_carry__2_i_3_0,
    VEC_LOOP_VEC_LOOP_and_9_itm,
    nl_modulo_add_cmp_base_rsc_dat_carry_i_36,
    VEC_LOOP_VEC_LOOP_and_2_itm,
    E);
  output vec_rsc_0_3_i_bcwt_reg_0;
  output [2:0]S;
  output \vec_rsc_0_3_i_q_d_bfwt_reg[0]_0 ;
  output \vec_rsc_0_3_i_q_d_bfwt_reg[4]_0 ;
  output \vec_rsc_0_3_i_q_d_bfwt_reg[5]_0 ;
  output [3:0]\tmp_1_lpi_4_dfm_reg[15] ;
  output \vec_rsc_0_3_i_q_d_bfwt_reg[9]_0 ;
  output \vec_rsc_0_3_i_q_d_bfwt_reg[10]_0 ;
  output \vec_rsc_0_3_i_q_d_bfwt_reg[12]_0 ;
  output \vec_rsc_0_3_i_q_d_bfwt_reg[15]_0 ;
  output [3:0]\tmp_1_lpi_4_dfm_reg[22] ;
  output \vec_rsc_0_3_i_q_d_bfwt_reg[17]_0 ;
  output \vec_rsc_0_3_i_q_d_bfwt_reg[19]_0 ;
  output \vec_rsc_0_3_i_q_d_bfwt_reg[20]_0 ;
  output \vec_rsc_0_3_i_q_d_bfwt_reg[22]_0 ;
  output [3:0]\tmp_1_lpi_4_dfm_reg[29] ;
  output \vec_rsc_0_3_i_q_d_bfwt_reg[24]_0 ;
  output \vec_rsc_0_3_i_q_d_bfwt_reg[25]_0 ;
  output \vec_rsc_0_3_i_q_d_bfwt_reg[26]_0 ;
  output \vec_rsc_0_3_i_q_d_bfwt_reg[29]_0 ;
  output [0:0]\tmp_1_lpi_4_dfm_reg[31] ;
  output \vec_rsc_0_3_i_q_d_bfwt_reg[31]_0 ;
  output VEC_LOOP_VEC_LOOP_and_9_itm_reg;
  output VEC_LOOP_VEC_LOOP_and_9_itm_reg_0;
  output VEC_LOOP_VEC_LOOP_and_9_itm_reg_1;
  output VEC_LOOP_VEC_LOOP_and_9_itm_reg_2;
  output VEC_LOOP_VEC_LOOP_and_9_itm_reg_3;
  output VEC_LOOP_VEC_LOOP_and_9_itm_reg_4;
  output VEC_LOOP_VEC_LOOP_and_9_itm_reg_5;
  output VEC_LOOP_VEC_LOOP_and_9_itm_reg_6;
  output VEC_LOOP_VEC_LOOP_and_9_itm_reg_7;
  output VEC_LOOP_VEC_LOOP_and_9_itm_reg_8;
  output VEC_LOOP_VEC_LOOP_and_9_itm_reg_9;
  output VEC_LOOP_VEC_LOOP_and_9_itm_reg_10;
  output VEC_LOOP_VEC_LOOP_and_9_itm_reg_11;
  output VEC_LOOP_VEC_LOOP_and_9_itm_reg_12;
  output VEC_LOOP_VEC_LOOP_and_9_itm_reg_13;
  output VEC_LOOP_VEC_LOOP_and_9_itm_reg_14;
  input rst;
  input vec_rsc_0_3_i_bcwt_reg_1;
  input clk;
  input [15:0]Q;
  input nl_modulo_sub_cmp_base_rsc_dat_carry;
  input nl_modulo_sub_cmp_base_rsc_dat_carry_0;
  input nl_modulo_sub_cmp_base_rsc_dat_carry_1;
  input nl_modulo_sub_cmp_base_rsc_dat_carry_2;
  input nl_modulo_sub_cmp_base_rsc_dat_carry_3;
  input nl_modulo_sub_cmp_base_rsc_dat_carry_4;
  input nl_modulo_sub_cmp_base_rsc_dat_carry_5;
  input nl_modulo_sub_cmp_base_rsc_dat_carry_6;
  input nl_modulo_sub_cmp_base_rsc_dat_carry_7;
  input nl_modulo_sub_cmp_base_rsc_dat_carry_8;
  input nl_modulo_sub_cmp_base_rsc_dat_carry_9;
  input nl_modulo_sub_cmp_base_rsc_dat_carry_10;
  input nl_modulo_sub_cmp_base_rsc_dat_carry__0;
  input nl_modulo_sub_cmp_base_rsc_dat_carry__0_0;
  input nl_modulo_sub_cmp_base_rsc_dat_carry__0_1;
  input nl_modulo_sub_cmp_base_rsc_dat_carry__0_2;
  input nl_modulo_sub_cmp_base_rsc_dat_carry__0_3;
  input nl_modulo_sub_cmp_base_rsc_dat_carry__0_4;
  input nl_modulo_sub_cmp_base_rsc_dat_carry__0_5;
  input nl_modulo_sub_cmp_base_rsc_dat_carry__0_6;
  input nl_modulo_sub_cmp_base_rsc_dat_carry__0_7;
  input nl_modulo_sub_cmp_base_rsc_dat_carry__0_8;
  input nl_modulo_sub_cmp_base_rsc_dat_carry__0_9;
  input nl_modulo_sub_cmp_base_rsc_dat_carry__0_10;
  input nl_modulo_sub_cmp_base_rsc_dat_carry__0_11;
  input nl_modulo_sub_cmp_base_rsc_dat_carry__0_12;
  input nl_modulo_sub_cmp_base_rsc_dat_carry__0_13;
  input nl_modulo_sub_cmp_base_rsc_dat_carry__0_14;
  input nl_modulo_sub_cmp_base_rsc_dat_carry__1;
  input nl_modulo_sub_cmp_base_rsc_dat_carry__1_0;
  input nl_modulo_sub_cmp_base_rsc_dat_carry__1_1;
  input nl_modulo_sub_cmp_base_rsc_dat_carry__1_2;
  input nl_modulo_sub_cmp_base_rsc_dat_carry__1_3;
  input nl_modulo_sub_cmp_base_rsc_dat_carry__1_4;
  input nl_modulo_sub_cmp_base_rsc_dat_carry__1_5;
  input nl_modulo_sub_cmp_base_rsc_dat_carry__1_6;
  input nl_modulo_sub_cmp_base_rsc_dat_carry__1_7;
  input nl_modulo_sub_cmp_base_rsc_dat_carry__1_8;
  input nl_modulo_sub_cmp_base_rsc_dat_carry__1_9;
  input nl_modulo_sub_cmp_base_rsc_dat_carry__1_10;
  input nl_modulo_sub_cmp_base_rsc_dat_carry__1_11;
  input nl_modulo_sub_cmp_base_rsc_dat_carry__1_12;
  input nl_modulo_sub_cmp_base_rsc_dat_carry__1_13;
  input nl_modulo_sub_cmp_base_rsc_dat_carry__1_14;
  input nl_modulo_sub_cmp_base_rsc_dat_carry__2;
  input nl_modulo_sub_cmp_base_rsc_dat_carry__2_0;
  input nl_modulo_sub_cmp_base_rsc_dat_carry__2_1;
  input nl_modulo_sub_cmp_base_rsc_dat_carry__2_2;
  input nl_modulo_sub_cmp_base_rsc_dat_carry__2_3;
  input nl_modulo_sub_cmp_base_rsc_dat_carry__2_4;
  input nl_modulo_sub_cmp_base_rsc_dat_carry__2_5;
  input nl_modulo_sub_cmp_base_rsc_dat_carry__2_6;
  input nl_modulo_sub_cmp_base_rsc_dat_carry__2_7;
  input nl_modulo_sub_cmp_base_rsc_dat_carry__2_8;
  input nl_modulo_sub_cmp_base_rsc_dat_carry__2_9;
  input nl_modulo_sub_cmp_base_rsc_dat_carry__2_10;
  input nl_modulo_sub_cmp_base_rsc_dat_carry__2_11;
  input nl_modulo_sub_cmp_base_rsc_dat_carry__2_12;
  input nl_modulo_sub_cmp_base_rsc_dat_carry__2_13;
  input nl_modulo_sub_cmp_base_rsc_dat_carry__2_14;
  input nl_modulo_add_cmp_base_rsc_dat_carry__2;
  input nl_modulo_add_cmp_base_rsc_dat_carry__2_0;
  input nl_modulo_add_cmp_base_rsc_dat_carry__2_1;
  input nl_modulo_add_cmp_base_rsc_dat_carry__2_2;
  input [31:0]vec_rsc_0_3_q;
  input nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_1;
  input nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_1_0;
  input nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_1_1;
  input nl_modulo_add_cmp_base_rsc_dat_carry_i_8;
  input nl_modulo_add_cmp_base_rsc_dat_carry_i_8_0;
  input nl_modulo_add_cmp_base_rsc_dat_carry_i_4;
  input nl_modulo_add_cmp_base_rsc_dat_carry_i_4_0;
  input nl_modulo_add_cmp_base_rsc_dat_carry_i_3;
  input nl_modulo_add_cmp_base_rsc_dat_carry_i_3_0;
  input nl_modulo_add_cmp_base_rsc_dat_carry__0_i_7;
  input nl_modulo_add_cmp_base_rsc_dat_carry__0_i_7_0;
  input nl_modulo_add_cmp_base_rsc_dat_carry__0_i_6;
  input nl_modulo_add_cmp_base_rsc_dat_carry__0_i_6_0;
  input nl_modulo_add_cmp_base_rsc_dat_carry__0_i_4;
  input nl_modulo_add_cmp_base_rsc_dat_carry__0_i_4_0;
  input nl_modulo_add_cmp_base_rsc_dat_carry__0_i_1;
  input nl_modulo_add_cmp_base_rsc_dat_carry__0_i_1_0;
  input nl_modulo_add_cmp_base_rsc_dat_carry__1_i_7;
  input nl_modulo_add_cmp_base_rsc_dat_carry__1_i_7_0;
  input nl_modulo_add_cmp_base_rsc_dat_carry__1_i_5;
  input nl_modulo_add_cmp_base_rsc_dat_carry__1_i_5_0;
  input nl_modulo_add_cmp_base_rsc_dat_carry__1_i_4;
  input nl_modulo_add_cmp_base_rsc_dat_carry__1_i_4_0;
  input nl_modulo_add_cmp_base_rsc_dat_carry__1_i_2;
  input nl_modulo_add_cmp_base_rsc_dat_carry__1_i_2_0;
  input nl_modulo_add_cmp_base_rsc_dat_carry__2_i_8;
  input nl_modulo_add_cmp_base_rsc_dat_carry__2_i_8_0;
  input nl_modulo_add_cmp_base_rsc_dat_carry__2_i_7;
  input nl_modulo_add_cmp_base_rsc_dat_carry__2_i_7_0;
  input nl_modulo_add_cmp_base_rsc_dat_carry__2_i_6;
  input nl_modulo_add_cmp_base_rsc_dat_carry__2_i_6_0;
  input nl_modulo_add_cmp_base_rsc_dat_carry__2_i_3;
  input nl_modulo_add_cmp_base_rsc_dat_carry__2_i_3_0;
  input VEC_LOOP_VEC_LOOP_and_9_itm;
  input [0:0]nl_modulo_add_cmp_base_rsc_dat_carry_i_36;
  input VEC_LOOP_VEC_LOOP_and_2_itm;
  input [0:0]E;

  wire [0:0]E;
  wire [15:0]Q;
  wire [2:0]S;
  wire VEC_LOOP_VEC_LOOP_and_2_itm;
  wire VEC_LOOP_VEC_LOOP_and_9_itm;
  wire VEC_LOOP_VEC_LOOP_and_9_itm_reg;
  wire VEC_LOOP_VEC_LOOP_and_9_itm_reg_0;
  wire VEC_LOOP_VEC_LOOP_and_9_itm_reg_1;
  wire VEC_LOOP_VEC_LOOP_and_9_itm_reg_10;
  wire VEC_LOOP_VEC_LOOP_and_9_itm_reg_11;
  wire VEC_LOOP_VEC_LOOP_and_9_itm_reg_12;
  wire VEC_LOOP_VEC_LOOP_and_9_itm_reg_13;
  wire VEC_LOOP_VEC_LOOP_and_9_itm_reg_14;
  wire VEC_LOOP_VEC_LOOP_and_9_itm_reg_2;
  wire VEC_LOOP_VEC_LOOP_and_9_itm_reg_3;
  wire VEC_LOOP_VEC_LOOP_and_9_itm_reg_4;
  wire VEC_LOOP_VEC_LOOP_and_9_itm_reg_5;
  wire VEC_LOOP_VEC_LOOP_and_9_itm_reg_6;
  wire VEC_LOOP_VEC_LOOP_and_9_itm_reg_7;
  wire VEC_LOOP_VEC_LOOP_and_9_itm_reg_8;
  wire VEC_LOOP_VEC_LOOP_and_9_itm_reg_9;
  wire clk;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__0_i_1;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__0_i_1_0;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__0_i_4;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__0_i_4_0;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__0_i_6;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__0_i_6_0;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__0_i_7;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__0_i_7_0;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__1_i_2;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__1_i_2_0;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__1_i_4;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__1_i_4_0;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__1_i_5;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__1_i_5_0;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__1_i_7;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__1_i_7_0;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__2;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__2_0;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__2_1;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__2_2;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__2_i_3;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__2_i_3_0;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__2_i_6;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__2_i_6_0;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__2_i_7;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__2_i_7_0;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__2_i_8;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__2_i_8_0;
  wire nl_modulo_add_cmp_base_rsc_dat_carry_i_3;
  wire [0:0]nl_modulo_add_cmp_base_rsc_dat_carry_i_36;
  wire nl_modulo_add_cmp_base_rsc_dat_carry_i_3_0;
  wire nl_modulo_add_cmp_base_rsc_dat_carry_i_4;
  wire nl_modulo_add_cmp_base_rsc_dat_carry_i_4_0;
  wire nl_modulo_add_cmp_base_rsc_dat_carry_i_8;
  wire nl_modulo_add_cmp_base_rsc_dat_carry_i_8_0;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry_0;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry_1;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry_10;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry_2;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry_3;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry_4;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry_5;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry_6;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry_7;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry_8;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry_9;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry__0;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry__0_0;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry__0_1;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry__0_10;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry__0_11;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry__0_12;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry__0_13;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry__0_14;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry__0_2;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry__0_3;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry__0_4;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry__0_5;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry__0_6;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry__0_7;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry__0_8;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry__0_9;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry__1;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry__1_0;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry__1_1;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry__1_10;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry__1_11;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry__1_12;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry__1_13;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry__1_14;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry__1_2;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry__1_3;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry__1_4;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry__1_5;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry__1_6;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry__1_7;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry__1_8;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry__1_9;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry__2;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry__2_0;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry__2_1;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry__2_10;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry__2_11;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry__2_12;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry__2_13;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry__2_14;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry__2_2;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry__2_3;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry__2_4;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry__2_5;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry__2_6;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry__2_7;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry__2_8;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry__2_9;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_1;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_1_0;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_1_1;
  wire rst;
  wire [3:0]\tmp_1_lpi_4_dfm_reg[15] ;
  wire [3:0]\tmp_1_lpi_4_dfm_reg[22] ;
  wire [3:0]\tmp_1_lpi_4_dfm_reg[29] ;
  wire [0:0]\tmp_1_lpi_4_dfm_reg[31] ;
  wire vec_rsc_0_3_i_bcwt_reg_0;
  wire vec_rsc_0_3_i_bcwt_reg_1;
  wire [31:0]vec_rsc_0_3_i_q_d_bfwt;
  wire \vec_rsc_0_3_i_q_d_bfwt_reg[0]_0 ;
  wire \vec_rsc_0_3_i_q_d_bfwt_reg[10]_0 ;
  wire \vec_rsc_0_3_i_q_d_bfwt_reg[12]_0 ;
  wire \vec_rsc_0_3_i_q_d_bfwt_reg[15]_0 ;
  wire \vec_rsc_0_3_i_q_d_bfwt_reg[17]_0 ;
  wire \vec_rsc_0_3_i_q_d_bfwt_reg[19]_0 ;
  wire \vec_rsc_0_3_i_q_d_bfwt_reg[20]_0 ;
  wire \vec_rsc_0_3_i_q_d_bfwt_reg[22]_0 ;
  wire \vec_rsc_0_3_i_q_d_bfwt_reg[24]_0 ;
  wire \vec_rsc_0_3_i_q_d_bfwt_reg[25]_0 ;
  wire \vec_rsc_0_3_i_q_d_bfwt_reg[26]_0 ;
  wire \vec_rsc_0_3_i_q_d_bfwt_reg[29]_0 ;
  wire \vec_rsc_0_3_i_q_d_bfwt_reg[31]_0 ;
  wire \vec_rsc_0_3_i_q_d_bfwt_reg[4]_0 ;
  wire \vec_rsc_0_3_i_q_d_bfwt_reg[5]_0 ;
  wire \vec_rsc_0_3_i_q_d_bfwt_reg[9]_0 ;
  wire [31:0]vec_rsc_0_3_q;

  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFB800)) 
    nl_modulo_add_cmp_base_rsc_dat_carry__0_i_12
       (.I0(vec_rsc_0_3_i_q_d_bfwt[15]),
        .I1(vec_rsc_0_3_i_bcwt_reg_0),
        .I2(vec_rsc_0_3_q[15]),
        .I3(nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_1),
        .I4(nl_modulo_add_cmp_base_rsc_dat_carry__0_i_1),
        .I5(nl_modulo_add_cmp_base_rsc_dat_carry__0_i_1_0),
        .O(\vec_rsc_0_3_i_q_d_bfwt_reg[15]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFB800)) 
    nl_modulo_add_cmp_base_rsc_dat_carry__0_i_24
       (.I0(vec_rsc_0_3_i_q_d_bfwt[12]),
        .I1(vec_rsc_0_3_i_bcwt_reg_0),
        .I2(vec_rsc_0_3_q[12]),
        .I3(nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_1),
        .I4(nl_modulo_add_cmp_base_rsc_dat_carry__0_i_4),
        .I5(nl_modulo_add_cmp_base_rsc_dat_carry__0_i_4_0),
        .O(\vec_rsc_0_3_i_q_d_bfwt_reg[12]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFB800)) 
    nl_modulo_add_cmp_base_rsc_dat_carry__0_i_32
       (.I0(vec_rsc_0_3_i_q_d_bfwt[10]),
        .I1(vec_rsc_0_3_i_bcwt_reg_0),
        .I2(vec_rsc_0_3_q[10]),
        .I3(nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_1),
        .I4(nl_modulo_add_cmp_base_rsc_dat_carry__0_i_6),
        .I5(nl_modulo_add_cmp_base_rsc_dat_carry__0_i_6_0),
        .O(\vec_rsc_0_3_i_q_d_bfwt_reg[10]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFB800)) 
    nl_modulo_add_cmp_base_rsc_dat_carry__0_i_36
       (.I0(vec_rsc_0_3_i_q_d_bfwt[9]),
        .I1(vec_rsc_0_3_i_bcwt_reg_0),
        .I2(vec_rsc_0_3_q[9]),
        .I3(nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_1),
        .I4(nl_modulo_add_cmp_base_rsc_dat_carry__0_i_7),
        .I5(nl_modulo_add_cmp_base_rsc_dat_carry__0_i_7_0),
        .O(\vec_rsc_0_3_i_q_d_bfwt_reg[9]_0 ));
  LUT6 #(
    .INIT(64'hE2E2E2000000E200)) 
    nl_modulo_add_cmp_base_rsc_dat_carry__0_i_44
       (.I0(VEC_LOOP_VEC_LOOP_and_9_itm),
        .I1(nl_modulo_add_cmp_base_rsc_dat_carry_i_36),
        .I2(VEC_LOOP_VEC_LOOP_and_2_itm),
        .I3(vec_rsc_0_3_q[14]),
        .I4(vec_rsc_0_3_i_bcwt_reg_0),
        .I5(vec_rsc_0_3_i_q_d_bfwt[14]),
        .O(VEC_LOOP_VEC_LOOP_and_9_itm_reg_7));
  LUT6 #(
    .INIT(64'hE2E2E2000000E200)) 
    nl_modulo_add_cmp_base_rsc_dat_carry__0_i_46
       (.I0(VEC_LOOP_VEC_LOOP_and_9_itm),
        .I1(nl_modulo_add_cmp_base_rsc_dat_carry_i_36),
        .I2(VEC_LOOP_VEC_LOOP_and_2_itm),
        .I3(vec_rsc_0_3_q[13]),
        .I4(vec_rsc_0_3_i_bcwt_reg_0),
        .I5(vec_rsc_0_3_i_q_d_bfwt[13]),
        .O(VEC_LOOP_VEC_LOOP_and_9_itm_reg_6));
  LUT6 #(
    .INIT(64'hE2E2E2000000E200)) 
    nl_modulo_add_cmp_base_rsc_dat_carry__0_i_50
       (.I0(VEC_LOOP_VEC_LOOP_and_9_itm),
        .I1(nl_modulo_add_cmp_base_rsc_dat_carry_i_36),
        .I2(VEC_LOOP_VEC_LOOP_and_2_itm),
        .I3(vec_rsc_0_3_q[11]),
        .I4(vec_rsc_0_3_i_bcwt_reg_0),
        .I5(vec_rsc_0_3_i_q_d_bfwt[11]),
        .O(VEC_LOOP_VEC_LOOP_and_9_itm_reg_5));
  LUT6 #(
    .INIT(64'hE2E2E2000000E200)) 
    nl_modulo_add_cmp_base_rsc_dat_carry__0_i_56
       (.I0(VEC_LOOP_VEC_LOOP_and_9_itm),
        .I1(nl_modulo_add_cmp_base_rsc_dat_carry_i_36),
        .I2(VEC_LOOP_VEC_LOOP_and_2_itm),
        .I3(vec_rsc_0_3_q[8]),
        .I4(vec_rsc_0_3_i_bcwt_reg_0),
        .I5(vec_rsc_0_3_i_q_d_bfwt[8]),
        .O(VEC_LOOP_VEC_LOOP_and_9_itm_reg_4));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFB800)) 
    nl_modulo_add_cmp_base_rsc_dat_carry__1_i_16
       (.I0(vec_rsc_0_3_i_q_d_bfwt[22]),
        .I1(vec_rsc_0_3_i_bcwt_reg_0),
        .I2(vec_rsc_0_3_q[22]),
        .I3(nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_1),
        .I4(nl_modulo_add_cmp_base_rsc_dat_carry__1_i_2),
        .I5(nl_modulo_add_cmp_base_rsc_dat_carry__1_i_2_0),
        .O(\vec_rsc_0_3_i_q_d_bfwt_reg[22]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFB800)) 
    nl_modulo_add_cmp_base_rsc_dat_carry__1_i_24
       (.I0(vec_rsc_0_3_i_q_d_bfwt[20]),
        .I1(vec_rsc_0_3_i_bcwt_reg_0),
        .I2(vec_rsc_0_3_q[20]),
        .I3(nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_1),
        .I4(nl_modulo_add_cmp_base_rsc_dat_carry__1_i_4),
        .I5(nl_modulo_add_cmp_base_rsc_dat_carry__1_i_4_0),
        .O(\vec_rsc_0_3_i_q_d_bfwt_reg[20]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFB800)) 
    nl_modulo_add_cmp_base_rsc_dat_carry__1_i_28
       (.I0(vec_rsc_0_3_i_q_d_bfwt[19]),
        .I1(vec_rsc_0_3_i_bcwt_reg_0),
        .I2(vec_rsc_0_3_q[19]),
        .I3(nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_1),
        .I4(nl_modulo_add_cmp_base_rsc_dat_carry__1_i_5),
        .I5(nl_modulo_add_cmp_base_rsc_dat_carry__1_i_5_0),
        .O(\vec_rsc_0_3_i_q_d_bfwt_reg[19]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFB800)) 
    nl_modulo_add_cmp_base_rsc_dat_carry__1_i_36
       (.I0(vec_rsc_0_3_i_q_d_bfwt[17]),
        .I1(vec_rsc_0_3_i_bcwt_reg_0),
        .I2(vec_rsc_0_3_q[17]),
        .I3(nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_1),
        .I4(nl_modulo_add_cmp_base_rsc_dat_carry__1_i_7),
        .I5(nl_modulo_add_cmp_base_rsc_dat_carry__1_i_7_0),
        .O(\vec_rsc_0_3_i_q_d_bfwt_reg[17]_0 ));
  LUT6 #(
    .INIT(64'hE2E2E2000000E200)) 
    nl_modulo_add_cmp_base_rsc_dat_carry__1_i_42
       (.I0(VEC_LOOP_VEC_LOOP_and_9_itm),
        .I1(nl_modulo_add_cmp_base_rsc_dat_carry_i_36),
        .I2(VEC_LOOP_VEC_LOOP_and_2_itm),
        .I3(vec_rsc_0_3_q[23]),
        .I4(vec_rsc_0_3_i_bcwt_reg_0),
        .I5(vec_rsc_0_3_i_q_d_bfwt[23]),
        .O(VEC_LOOP_VEC_LOOP_and_9_itm_reg_11));
  LUT6 #(
    .INIT(64'hE2E2E2000000E200)) 
    nl_modulo_add_cmp_base_rsc_dat_carry__1_i_46
       (.I0(VEC_LOOP_VEC_LOOP_and_9_itm),
        .I1(nl_modulo_add_cmp_base_rsc_dat_carry_i_36),
        .I2(VEC_LOOP_VEC_LOOP_and_2_itm),
        .I3(vec_rsc_0_3_q[21]),
        .I4(vec_rsc_0_3_i_bcwt_reg_0),
        .I5(vec_rsc_0_3_i_q_d_bfwt[21]),
        .O(VEC_LOOP_VEC_LOOP_and_9_itm_reg_10));
  LUT6 #(
    .INIT(64'hE2E2E2000000E200)) 
    nl_modulo_add_cmp_base_rsc_dat_carry__1_i_52
       (.I0(VEC_LOOP_VEC_LOOP_and_9_itm),
        .I1(nl_modulo_add_cmp_base_rsc_dat_carry_i_36),
        .I2(VEC_LOOP_VEC_LOOP_and_2_itm),
        .I3(vec_rsc_0_3_q[18]),
        .I4(vec_rsc_0_3_i_bcwt_reg_0),
        .I5(vec_rsc_0_3_i_q_d_bfwt[18]),
        .O(VEC_LOOP_VEC_LOOP_and_9_itm_reg_9));
  LUT6 #(
    .INIT(64'hE2E2E2000000E200)) 
    nl_modulo_add_cmp_base_rsc_dat_carry__1_i_56
       (.I0(VEC_LOOP_VEC_LOOP_and_9_itm),
        .I1(nl_modulo_add_cmp_base_rsc_dat_carry_i_36),
        .I2(VEC_LOOP_VEC_LOOP_and_2_itm),
        .I3(vec_rsc_0_3_q[16]),
        .I4(vec_rsc_0_3_i_bcwt_reg_0),
        .I5(vec_rsc_0_3_i_q_d_bfwt[16]),
        .O(VEC_LOOP_VEC_LOOP_and_9_itm_reg_8));
  LUT6 #(
    .INIT(64'h00000001FFFFFFFE)) 
    nl_modulo_add_cmp_base_rsc_dat_carry__2_i_1
       (.I0(\vec_rsc_0_3_i_q_d_bfwt_reg[31]_0 ),
        .I1(nl_modulo_add_cmp_base_rsc_dat_carry__2),
        .I2(nl_modulo_add_cmp_base_rsc_dat_carry__2_0),
        .I3(nl_modulo_add_cmp_base_rsc_dat_carry__2_1),
        .I4(nl_modulo_add_cmp_base_rsc_dat_carry__2_2),
        .I5(Q[15]),
        .O(\tmp_1_lpi_4_dfm_reg[31] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFB800)) 
    nl_modulo_add_cmp_base_rsc_dat_carry__2_i_20
       (.I0(vec_rsc_0_3_i_q_d_bfwt[29]),
        .I1(vec_rsc_0_3_i_bcwt_reg_0),
        .I2(vec_rsc_0_3_q[29]),
        .I3(nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_1),
        .I4(nl_modulo_add_cmp_base_rsc_dat_carry__2_i_3),
        .I5(nl_modulo_add_cmp_base_rsc_dat_carry__2_i_3_0),
        .O(\vec_rsc_0_3_i_q_d_bfwt_reg[29]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFB800)) 
    nl_modulo_add_cmp_base_rsc_dat_carry__2_i_32
       (.I0(vec_rsc_0_3_i_q_d_bfwt[26]),
        .I1(vec_rsc_0_3_i_bcwt_reg_0),
        .I2(vec_rsc_0_3_q[26]),
        .I3(nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_1),
        .I4(nl_modulo_add_cmp_base_rsc_dat_carry__2_i_6),
        .I5(nl_modulo_add_cmp_base_rsc_dat_carry__2_i_6_0),
        .O(\vec_rsc_0_3_i_q_d_bfwt_reg[26]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFB800)) 
    nl_modulo_add_cmp_base_rsc_dat_carry__2_i_36
       (.I0(vec_rsc_0_3_i_q_d_bfwt[25]),
        .I1(vec_rsc_0_3_i_bcwt_reg_0),
        .I2(vec_rsc_0_3_q[25]),
        .I3(nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_1),
        .I4(nl_modulo_add_cmp_base_rsc_dat_carry__2_i_7),
        .I5(nl_modulo_add_cmp_base_rsc_dat_carry__2_i_7_0),
        .O(\vec_rsc_0_3_i_q_d_bfwt_reg[25]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFB800)) 
    nl_modulo_add_cmp_base_rsc_dat_carry__2_i_40
       (.I0(vec_rsc_0_3_i_q_d_bfwt[24]),
        .I1(vec_rsc_0_3_i_bcwt_reg_0),
        .I2(vec_rsc_0_3_q[24]),
        .I3(nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_1),
        .I4(nl_modulo_add_cmp_base_rsc_dat_carry__2_i_8),
        .I5(nl_modulo_add_cmp_base_rsc_dat_carry__2_i_8_0),
        .O(\vec_rsc_0_3_i_q_d_bfwt_reg[24]_0 ));
  LUT6 #(
    .INIT(64'hE2E2E2000000E200)) 
    nl_modulo_add_cmp_base_rsc_dat_carry__2_i_44
       (.I0(VEC_LOOP_VEC_LOOP_and_9_itm),
        .I1(nl_modulo_add_cmp_base_rsc_dat_carry_i_36),
        .I2(VEC_LOOP_VEC_LOOP_and_2_itm),
        .I3(vec_rsc_0_3_q[30]),
        .I4(vec_rsc_0_3_i_bcwt_reg_0),
        .I5(vec_rsc_0_3_i_q_d_bfwt[30]),
        .O(VEC_LOOP_VEC_LOOP_and_9_itm_reg_14));
  LUT6 #(
    .INIT(64'hE2E2E2000000E200)) 
    nl_modulo_add_cmp_base_rsc_dat_carry__2_i_48
       (.I0(VEC_LOOP_VEC_LOOP_and_9_itm),
        .I1(nl_modulo_add_cmp_base_rsc_dat_carry_i_36),
        .I2(VEC_LOOP_VEC_LOOP_and_2_itm),
        .I3(vec_rsc_0_3_q[28]),
        .I4(vec_rsc_0_3_i_bcwt_reg_0),
        .I5(vec_rsc_0_3_i_q_d_bfwt[28]),
        .O(VEC_LOOP_VEC_LOOP_and_9_itm_reg_13));
  LUT6 #(
    .INIT(64'hE2E2E2000000E200)) 
    nl_modulo_add_cmp_base_rsc_dat_carry__2_i_50
       (.I0(VEC_LOOP_VEC_LOOP_and_9_itm),
        .I1(nl_modulo_add_cmp_base_rsc_dat_carry_i_36),
        .I2(VEC_LOOP_VEC_LOOP_and_2_itm),
        .I3(vec_rsc_0_3_q[27]),
        .I4(vec_rsc_0_3_i_bcwt_reg_0),
        .I5(vec_rsc_0_3_i_q_d_bfwt[27]),
        .O(VEC_LOOP_VEC_LOOP_and_9_itm_reg_12));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFB800)) 
    nl_modulo_add_cmp_base_rsc_dat_carry__2_i_9
       (.I0(vec_rsc_0_3_i_q_d_bfwt[31]),
        .I1(vec_rsc_0_3_i_bcwt_reg_0),
        .I2(vec_rsc_0_3_q[31]),
        .I3(nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_1),
        .I4(nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_1_0),
        .I5(nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_1_1),
        .O(\vec_rsc_0_3_i_q_d_bfwt_reg[31]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFB800)) 
    nl_modulo_add_cmp_base_rsc_dat_carry_i_20
       (.I0(vec_rsc_0_3_i_q_d_bfwt[5]),
        .I1(vec_rsc_0_3_i_bcwt_reg_0),
        .I2(vec_rsc_0_3_q[5]),
        .I3(nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_1),
        .I4(nl_modulo_add_cmp_base_rsc_dat_carry_i_3),
        .I5(nl_modulo_add_cmp_base_rsc_dat_carry_i_3_0),
        .O(\vec_rsc_0_3_i_q_d_bfwt_reg[5]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFB800)) 
    nl_modulo_add_cmp_base_rsc_dat_carry_i_24
       (.I0(vec_rsc_0_3_i_q_d_bfwt[4]),
        .I1(vec_rsc_0_3_i_bcwt_reg_0),
        .I2(vec_rsc_0_3_q[4]),
        .I3(nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_1),
        .I4(nl_modulo_add_cmp_base_rsc_dat_carry_i_4),
        .I5(nl_modulo_add_cmp_base_rsc_dat_carry_i_4_0),
        .O(\vec_rsc_0_3_i_q_d_bfwt_reg[4]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFB800)) 
    nl_modulo_add_cmp_base_rsc_dat_carry_i_40
       (.I0(vec_rsc_0_3_i_q_d_bfwt[0]),
        .I1(vec_rsc_0_3_i_bcwt_reg_0),
        .I2(vec_rsc_0_3_q[0]),
        .I3(nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_1),
        .I4(nl_modulo_add_cmp_base_rsc_dat_carry_i_8),
        .I5(nl_modulo_add_cmp_base_rsc_dat_carry_i_8_0),
        .O(\vec_rsc_0_3_i_q_d_bfwt_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hE2E2E2000000E200)) 
    nl_modulo_add_cmp_base_rsc_dat_carry_i_42
       (.I0(VEC_LOOP_VEC_LOOP_and_9_itm),
        .I1(nl_modulo_add_cmp_base_rsc_dat_carry_i_36),
        .I2(VEC_LOOP_VEC_LOOP_and_2_itm),
        .I3(vec_rsc_0_3_q[7]),
        .I4(vec_rsc_0_3_i_bcwt_reg_0),
        .I5(vec_rsc_0_3_i_q_d_bfwt[7]),
        .O(VEC_LOOP_VEC_LOOP_and_9_itm_reg_3));
  LUT6 #(
    .INIT(64'hE2E2E2000000E200)) 
    nl_modulo_add_cmp_base_rsc_dat_carry_i_44
       (.I0(VEC_LOOP_VEC_LOOP_and_9_itm),
        .I1(nl_modulo_add_cmp_base_rsc_dat_carry_i_36),
        .I2(VEC_LOOP_VEC_LOOP_and_2_itm),
        .I3(vec_rsc_0_3_q[6]),
        .I4(vec_rsc_0_3_i_bcwt_reg_0),
        .I5(vec_rsc_0_3_i_q_d_bfwt[6]),
        .O(VEC_LOOP_VEC_LOOP_and_9_itm_reg_2));
  LUT6 #(
    .INIT(64'hE2E2E2000000E200)) 
    nl_modulo_add_cmp_base_rsc_dat_carry_i_51
       (.I0(VEC_LOOP_VEC_LOOP_and_9_itm),
        .I1(nl_modulo_add_cmp_base_rsc_dat_carry_i_36),
        .I2(VEC_LOOP_VEC_LOOP_and_2_itm),
        .I3(vec_rsc_0_3_q[3]),
        .I4(vec_rsc_0_3_i_bcwt_reg_0),
        .I5(vec_rsc_0_3_i_q_d_bfwt[3]),
        .O(VEC_LOOP_VEC_LOOP_and_9_itm_reg_1));
  LUT6 #(
    .INIT(64'hE2E2E2000000E200)) 
    nl_modulo_add_cmp_base_rsc_dat_carry_i_53
       (.I0(VEC_LOOP_VEC_LOOP_and_9_itm),
        .I1(nl_modulo_add_cmp_base_rsc_dat_carry_i_36),
        .I2(VEC_LOOP_VEC_LOOP_and_2_itm),
        .I3(vec_rsc_0_3_q[2]),
        .I4(vec_rsc_0_3_i_bcwt_reg_0),
        .I5(vec_rsc_0_3_i_q_d_bfwt[2]),
        .O(VEC_LOOP_VEC_LOOP_and_9_itm_reg_0));
  LUT6 #(
    .INIT(64'hE2E2E2000000E200)) 
    nl_modulo_add_cmp_base_rsc_dat_carry_i_55
       (.I0(VEC_LOOP_VEC_LOOP_and_9_itm),
        .I1(nl_modulo_add_cmp_base_rsc_dat_carry_i_36),
        .I2(VEC_LOOP_VEC_LOOP_and_2_itm),
        .I3(vec_rsc_0_3_q[1]),
        .I4(vec_rsc_0_3_i_bcwt_reg_0),
        .I5(vec_rsc_0_3_i_q_d_bfwt[1]),
        .O(VEC_LOOP_VEC_LOOP_and_9_itm_reg));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
    nl_modulo_sub_cmp_base_rsc_dat_carry__0_i_1
       (.I0(Q[6]),
        .I1(\vec_rsc_0_3_i_q_d_bfwt_reg[15]_0 ),
        .I2(nl_modulo_sub_cmp_base_rsc_dat_carry__0_11),
        .I3(nl_modulo_sub_cmp_base_rsc_dat_carry__0_12),
        .I4(nl_modulo_sub_cmp_base_rsc_dat_carry__0_13),
        .I5(nl_modulo_sub_cmp_base_rsc_dat_carry__0_14),
        .O(\tmp_1_lpi_4_dfm_reg[15] [3]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
    nl_modulo_sub_cmp_base_rsc_dat_carry__0_i_4
       (.I0(Q[5]),
        .I1(\vec_rsc_0_3_i_q_d_bfwt_reg[12]_0 ),
        .I2(nl_modulo_sub_cmp_base_rsc_dat_carry__0_7),
        .I3(nl_modulo_sub_cmp_base_rsc_dat_carry__0_8),
        .I4(nl_modulo_sub_cmp_base_rsc_dat_carry__0_9),
        .I5(nl_modulo_sub_cmp_base_rsc_dat_carry__0_10),
        .O(\tmp_1_lpi_4_dfm_reg[15] [2]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
    nl_modulo_sub_cmp_base_rsc_dat_carry__0_i_6
       (.I0(Q[4]),
        .I1(\vec_rsc_0_3_i_q_d_bfwt_reg[10]_0 ),
        .I2(nl_modulo_sub_cmp_base_rsc_dat_carry__0_3),
        .I3(nl_modulo_sub_cmp_base_rsc_dat_carry__0_4),
        .I4(nl_modulo_sub_cmp_base_rsc_dat_carry__0_5),
        .I5(nl_modulo_sub_cmp_base_rsc_dat_carry__0_6),
        .O(\tmp_1_lpi_4_dfm_reg[15] [1]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
    nl_modulo_sub_cmp_base_rsc_dat_carry__0_i_7
       (.I0(Q[3]),
        .I1(\vec_rsc_0_3_i_q_d_bfwt_reg[9]_0 ),
        .I2(nl_modulo_sub_cmp_base_rsc_dat_carry__0),
        .I3(nl_modulo_sub_cmp_base_rsc_dat_carry__0_0),
        .I4(nl_modulo_sub_cmp_base_rsc_dat_carry__0_1),
        .I5(nl_modulo_sub_cmp_base_rsc_dat_carry__0_2),
        .O(\tmp_1_lpi_4_dfm_reg[15] [0]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
    nl_modulo_sub_cmp_base_rsc_dat_carry__1_i_2
       (.I0(Q[10]),
        .I1(\vec_rsc_0_3_i_q_d_bfwt_reg[22]_0 ),
        .I2(nl_modulo_sub_cmp_base_rsc_dat_carry__1_11),
        .I3(nl_modulo_sub_cmp_base_rsc_dat_carry__1_12),
        .I4(nl_modulo_sub_cmp_base_rsc_dat_carry__1_13),
        .I5(nl_modulo_sub_cmp_base_rsc_dat_carry__1_14),
        .O(\tmp_1_lpi_4_dfm_reg[22] [3]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
    nl_modulo_sub_cmp_base_rsc_dat_carry__1_i_4
       (.I0(Q[9]),
        .I1(\vec_rsc_0_3_i_q_d_bfwt_reg[20]_0 ),
        .I2(nl_modulo_sub_cmp_base_rsc_dat_carry__1_7),
        .I3(nl_modulo_sub_cmp_base_rsc_dat_carry__1_8),
        .I4(nl_modulo_sub_cmp_base_rsc_dat_carry__1_9),
        .I5(nl_modulo_sub_cmp_base_rsc_dat_carry__1_10),
        .O(\tmp_1_lpi_4_dfm_reg[22] [2]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
    nl_modulo_sub_cmp_base_rsc_dat_carry__1_i_5
       (.I0(Q[8]),
        .I1(\vec_rsc_0_3_i_q_d_bfwt_reg[19]_0 ),
        .I2(nl_modulo_sub_cmp_base_rsc_dat_carry__1_3),
        .I3(nl_modulo_sub_cmp_base_rsc_dat_carry__1_4),
        .I4(nl_modulo_sub_cmp_base_rsc_dat_carry__1_5),
        .I5(nl_modulo_sub_cmp_base_rsc_dat_carry__1_6),
        .O(\tmp_1_lpi_4_dfm_reg[22] [1]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
    nl_modulo_sub_cmp_base_rsc_dat_carry__1_i_7
       (.I0(Q[7]),
        .I1(\vec_rsc_0_3_i_q_d_bfwt_reg[17]_0 ),
        .I2(nl_modulo_sub_cmp_base_rsc_dat_carry__1),
        .I3(nl_modulo_sub_cmp_base_rsc_dat_carry__1_0),
        .I4(nl_modulo_sub_cmp_base_rsc_dat_carry__1_1),
        .I5(nl_modulo_sub_cmp_base_rsc_dat_carry__1_2),
        .O(\tmp_1_lpi_4_dfm_reg[22] [0]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
    nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_3
       (.I0(Q[14]),
        .I1(\vec_rsc_0_3_i_q_d_bfwt_reg[29]_0 ),
        .I2(nl_modulo_sub_cmp_base_rsc_dat_carry__2_11),
        .I3(nl_modulo_sub_cmp_base_rsc_dat_carry__2_12),
        .I4(nl_modulo_sub_cmp_base_rsc_dat_carry__2_13),
        .I5(nl_modulo_sub_cmp_base_rsc_dat_carry__2_14),
        .O(\tmp_1_lpi_4_dfm_reg[29] [3]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
    nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_6
       (.I0(Q[13]),
        .I1(\vec_rsc_0_3_i_q_d_bfwt_reg[26]_0 ),
        .I2(nl_modulo_sub_cmp_base_rsc_dat_carry__2_7),
        .I3(nl_modulo_sub_cmp_base_rsc_dat_carry__2_8),
        .I4(nl_modulo_sub_cmp_base_rsc_dat_carry__2_9),
        .I5(nl_modulo_sub_cmp_base_rsc_dat_carry__2_10),
        .O(\tmp_1_lpi_4_dfm_reg[29] [2]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
    nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_7
       (.I0(Q[12]),
        .I1(\vec_rsc_0_3_i_q_d_bfwt_reg[25]_0 ),
        .I2(nl_modulo_sub_cmp_base_rsc_dat_carry__2_3),
        .I3(nl_modulo_sub_cmp_base_rsc_dat_carry__2_4),
        .I4(nl_modulo_sub_cmp_base_rsc_dat_carry__2_5),
        .I5(nl_modulo_sub_cmp_base_rsc_dat_carry__2_6),
        .O(\tmp_1_lpi_4_dfm_reg[29] [1]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
    nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_8
       (.I0(Q[11]),
        .I1(\vec_rsc_0_3_i_q_d_bfwt_reg[24]_0 ),
        .I2(nl_modulo_sub_cmp_base_rsc_dat_carry__2),
        .I3(nl_modulo_sub_cmp_base_rsc_dat_carry__2_0),
        .I4(nl_modulo_sub_cmp_base_rsc_dat_carry__2_1),
        .I5(nl_modulo_sub_cmp_base_rsc_dat_carry__2_2),
        .O(\tmp_1_lpi_4_dfm_reg[29] [0]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
    nl_modulo_sub_cmp_base_rsc_dat_carry_i_3
       (.I0(Q[2]),
        .I1(\vec_rsc_0_3_i_q_d_bfwt_reg[5]_0 ),
        .I2(nl_modulo_sub_cmp_base_rsc_dat_carry_7),
        .I3(nl_modulo_sub_cmp_base_rsc_dat_carry_8),
        .I4(nl_modulo_sub_cmp_base_rsc_dat_carry_9),
        .I5(nl_modulo_sub_cmp_base_rsc_dat_carry_10),
        .O(S[2]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
    nl_modulo_sub_cmp_base_rsc_dat_carry_i_4
       (.I0(Q[1]),
        .I1(\vec_rsc_0_3_i_q_d_bfwt_reg[4]_0 ),
        .I2(nl_modulo_sub_cmp_base_rsc_dat_carry_3),
        .I3(nl_modulo_sub_cmp_base_rsc_dat_carry_4),
        .I4(nl_modulo_sub_cmp_base_rsc_dat_carry_5),
        .I5(nl_modulo_sub_cmp_base_rsc_dat_carry_6),
        .O(S[1]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
    nl_modulo_sub_cmp_base_rsc_dat_carry_i_8
       (.I0(Q[0]),
        .I1(\vec_rsc_0_3_i_q_d_bfwt_reg[0]_0 ),
        .I2(nl_modulo_sub_cmp_base_rsc_dat_carry),
        .I3(nl_modulo_sub_cmp_base_rsc_dat_carry_0),
        .I4(nl_modulo_sub_cmp_base_rsc_dat_carry_1),
        .I5(nl_modulo_sub_cmp_base_rsc_dat_carry_2),
        .O(S[0]));
  FDRE vec_rsc_0_3_i_bcwt_reg
       (.C(clk),
        .CE(1'b1),
        .D(vec_rsc_0_3_i_bcwt_reg_1),
        .Q(vec_rsc_0_3_i_bcwt_reg_0),
        .R(rst));
  FDRE \vec_rsc_0_3_i_q_d_bfwt_reg[0] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_3_q[0]),
        .Q(vec_rsc_0_3_i_q_d_bfwt[0]),
        .R(1'b0));
  FDRE \vec_rsc_0_3_i_q_d_bfwt_reg[10] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_3_q[10]),
        .Q(vec_rsc_0_3_i_q_d_bfwt[10]),
        .R(1'b0));
  FDRE \vec_rsc_0_3_i_q_d_bfwt_reg[11] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_3_q[11]),
        .Q(vec_rsc_0_3_i_q_d_bfwt[11]),
        .R(1'b0));
  FDRE \vec_rsc_0_3_i_q_d_bfwt_reg[12] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_3_q[12]),
        .Q(vec_rsc_0_3_i_q_d_bfwt[12]),
        .R(1'b0));
  FDRE \vec_rsc_0_3_i_q_d_bfwt_reg[13] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_3_q[13]),
        .Q(vec_rsc_0_3_i_q_d_bfwt[13]),
        .R(1'b0));
  FDRE \vec_rsc_0_3_i_q_d_bfwt_reg[14] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_3_q[14]),
        .Q(vec_rsc_0_3_i_q_d_bfwt[14]),
        .R(1'b0));
  FDRE \vec_rsc_0_3_i_q_d_bfwt_reg[15] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_3_q[15]),
        .Q(vec_rsc_0_3_i_q_d_bfwt[15]),
        .R(1'b0));
  FDRE \vec_rsc_0_3_i_q_d_bfwt_reg[16] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_3_q[16]),
        .Q(vec_rsc_0_3_i_q_d_bfwt[16]),
        .R(1'b0));
  FDRE \vec_rsc_0_3_i_q_d_bfwt_reg[17] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_3_q[17]),
        .Q(vec_rsc_0_3_i_q_d_bfwt[17]),
        .R(1'b0));
  FDRE \vec_rsc_0_3_i_q_d_bfwt_reg[18] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_3_q[18]),
        .Q(vec_rsc_0_3_i_q_d_bfwt[18]),
        .R(1'b0));
  FDRE \vec_rsc_0_3_i_q_d_bfwt_reg[19] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_3_q[19]),
        .Q(vec_rsc_0_3_i_q_d_bfwt[19]),
        .R(1'b0));
  FDRE \vec_rsc_0_3_i_q_d_bfwt_reg[1] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_3_q[1]),
        .Q(vec_rsc_0_3_i_q_d_bfwt[1]),
        .R(1'b0));
  FDRE \vec_rsc_0_3_i_q_d_bfwt_reg[20] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_3_q[20]),
        .Q(vec_rsc_0_3_i_q_d_bfwt[20]),
        .R(1'b0));
  FDRE \vec_rsc_0_3_i_q_d_bfwt_reg[21] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_3_q[21]),
        .Q(vec_rsc_0_3_i_q_d_bfwt[21]),
        .R(1'b0));
  FDRE \vec_rsc_0_3_i_q_d_bfwt_reg[22] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_3_q[22]),
        .Q(vec_rsc_0_3_i_q_d_bfwt[22]),
        .R(1'b0));
  FDRE \vec_rsc_0_3_i_q_d_bfwt_reg[23] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_3_q[23]),
        .Q(vec_rsc_0_3_i_q_d_bfwt[23]),
        .R(1'b0));
  FDRE \vec_rsc_0_3_i_q_d_bfwt_reg[24] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_3_q[24]),
        .Q(vec_rsc_0_3_i_q_d_bfwt[24]),
        .R(1'b0));
  FDRE \vec_rsc_0_3_i_q_d_bfwt_reg[25] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_3_q[25]),
        .Q(vec_rsc_0_3_i_q_d_bfwt[25]),
        .R(1'b0));
  FDRE \vec_rsc_0_3_i_q_d_bfwt_reg[26] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_3_q[26]),
        .Q(vec_rsc_0_3_i_q_d_bfwt[26]),
        .R(1'b0));
  FDRE \vec_rsc_0_3_i_q_d_bfwt_reg[27] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_3_q[27]),
        .Q(vec_rsc_0_3_i_q_d_bfwt[27]),
        .R(1'b0));
  FDRE \vec_rsc_0_3_i_q_d_bfwt_reg[28] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_3_q[28]),
        .Q(vec_rsc_0_3_i_q_d_bfwt[28]),
        .R(1'b0));
  FDRE \vec_rsc_0_3_i_q_d_bfwt_reg[29] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_3_q[29]),
        .Q(vec_rsc_0_3_i_q_d_bfwt[29]),
        .R(1'b0));
  FDRE \vec_rsc_0_3_i_q_d_bfwt_reg[2] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_3_q[2]),
        .Q(vec_rsc_0_3_i_q_d_bfwt[2]),
        .R(1'b0));
  FDRE \vec_rsc_0_3_i_q_d_bfwt_reg[30] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_3_q[30]),
        .Q(vec_rsc_0_3_i_q_d_bfwt[30]),
        .R(1'b0));
  FDRE \vec_rsc_0_3_i_q_d_bfwt_reg[31] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_3_q[31]),
        .Q(vec_rsc_0_3_i_q_d_bfwt[31]),
        .R(1'b0));
  FDRE \vec_rsc_0_3_i_q_d_bfwt_reg[3] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_3_q[3]),
        .Q(vec_rsc_0_3_i_q_d_bfwt[3]),
        .R(1'b0));
  FDRE \vec_rsc_0_3_i_q_d_bfwt_reg[4] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_3_q[4]),
        .Q(vec_rsc_0_3_i_q_d_bfwt[4]),
        .R(1'b0));
  FDRE \vec_rsc_0_3_i_q_d_bfwt_reg[5] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_3_q[5]),
        .Q(vec_rsc_0_3_i_q_d_bfwt[5]),
        .R(1'b0));
  FDRE \vec_rsc_0_3_i_q_d_bfwt_reg[6] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_3_q[6]),
        .Q(vec_rsc_0_3_i_q_d_bfwt[6]),
        .R(1'b0));
  FDRE \vec_rsc_0_3_i_q_d_bfwt_reg[7] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_3_q[7]),
        .Q(vec_rsc_0_3_i_q_d_bfwt[7]),
        .R(1'b0));
  FDRE \vec_rsc_0_3_i_q_d_bfwt_reg[8] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_3_q[8]),
        .Q(vec_rsc_0_3_i_q_d_bfwt[8]),
        .R(1'b0));
  FDRE \vec_rsc_0_3_i_q_d_bfwt_reg[9] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_3_q[9]),
        .Q(vec_rsc_0_3_i_q_d_bfwt[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "inPlaceNTT_DIF_precomp_core_vec_rsc_0_4_i_1" *) 
module Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_vec_rsc_0_4_i_1
   (vec_rsc_0_4_i_bcwt,
    vec_rsc_0_4_q_11_sp_1,
    Q,
    \vec_rsc_0_4_i_q_d_bfwt_reg[31] ,
    \vec_rsc_0_4_i_q_d_bfwt_reg[24] ,
    \vec_rsc_0_4_i_q_d_bfwt_reg[20] ,
    \vec_rsc_0_4_i_q_d_bfwt_reg[15] ,
    \vec_rsc_0_4_i_q_d_bfwt_reg[12] ,
    \vec_rsc_0_4_i_q_d_bfwt_reg[4] ,
    \vec_rsc_0_4_i_q_d_bfwt_reg[0] ,
    S,
    rst,
    vec_rsc_0_4_i_bcwt_reg,
    clk,
    vec_rsc_0_4_q,
    nl_modulo_sub_cmp_base_rsc_dat_carry__0_i_5,
    nl_modulo_add_cmp_base_rsc_dat_carry__0,
    nl_modulo_add_cmp_base_rsc_dat_carry__0_0,
    nl_modulo_add_cmp_base_rsc_dat_carry__0_1,
    nl_modulo_add_cmp_base_rsc_dat_carry__0_2,
    nl_modulo_add_cmp_base_rsc_dat_carry__0_3,
    E);
  output vec_rsc_0_4_i_bcwt;
  output vec_rsc_0_4_q_11_sp_1;
  output [24:0]Q;
  output \vec_rsc_0_4_i_q_d_bfwt_reg[31] ;
  output \vec_rsc_0_4_i_q_d_bfwt_reg[24] ;
  output \vec_rsc_0_4_i_q_d_bfwt_reg[20] ;
  output \vec_rsc_0_4_i_q_d_bfwt_reg[15] ;
  output \vec_rsc_0_4_i_q_d_bfwt_reg[12] ;
  output \vec_rsc_0_4_i_q_d_bfwt_reg[4] ;
  output \vec_rsc_0_4_i_q_d_bfwt_reg[0] ;
  output [0:0]S;
  input rst;
  input vec_rsc_0_4_i_bcwt_reg;
  input clk;
  input [31:0]vec_rsc_0_4_q;
  input nl_modulo_sub_cmp_base_rsc_dat_carry__0_i_5;
  input nl_modulo_add_cmp_base_rsc_dat_carry__0;
  input nl_modulo_add_cmp_base_rsc_dat_carry__0_0;
  input nl_modulo_add_cmp_base_rsc_dat_carry__0_1;
  input nl_modulo_add_cmp_base_rsc_dat_carry__0_2;
  input [0:0]nl_modulo_add_cmp_base_rsc_dat_carry__0_3;
  input [0:0]E;

  wire [0:0]E;
  wire [24:0]Q;
  wire [0:0]S;
  wire clk;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__0;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__0_0;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__0_1;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__0_2;
  wire [0:0]nl_modulo_add_cmp_base_rsc_dat_carry__0_3;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry__0_i_5;
  wire rst;
  wire vec_rsc_0_4_i_bcwt;
  wire vec_rsc_0_4_i_bcwt_reg;
  wire \vec_rsc_0_4_i_q_d_bfwt_reg[0] ;
  wire \vec_rsc_0_4_i_q_d_bfwt_reg[12] ;
  wire \vec_rsc_0_4_i_q_d_bfwt_reg[15] ;
  wire \vec_rsc_0_4_i_q_d_bfwt_reg[20] ;
  wire \vec_rsc_0_4_i_q_d_bfwt_reg[24] ;
  wire \vec_rsc_0_4_i_q_d_bfwt_reg[31] ;
  wire \vec_rsc_0_4_i_q_d_bfwt_reg[4] ;
  wire [31:0]vec_rsc_0_4_q;
  wire vec_rsc_0_4_q_11_sn_1;

  assign vec_rsc_0_4_q_11_sp_1 = vec_rsc_0_4_q_11_sn_1;
  Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_vec_rsc_0_4_i_1_vec_rsc_0_4_wait_dp inPlaceNTT_DIF_precomp_core_vec_rsc_0_4_i_1_vec_rsc_0_4_wait_dp_inst
       (.E(E),
        .Q(Q),
        .S(S),
        .clk(clk),
        .nl_modulo_add_cmp_base_rsc_dat_carry__0(nl_modulo_add_cmp_base_rsc_dat_carry__0),
        .nl_modulo_add_cmp_base_rsc_dat_carry__0_0(nl_modulo_add_cmp_base_rsc_dat_carry__0_0),
        .nl_modulo_add_cmp_base_rsc_dat_carry__0_1(nl_modulo_add_cmp_base_rsc_dat_carry__0_1),
        .nl_modulo_add_cmp_base_rsc_dat_carry__0_2(nl_modulo_add_cmp_base_rsc_dat_carry__0_2),
        .nl_modulo_add_cmp_base_rsc_dat_carry__0_3(nl_modulo_add_cmp_base_rsc_dat_carry__0_3),
        .nl_modulo_sub_cmp_base_rsc_dat_carry__0_i_5(nl_modulo_sub_cmp_base_rsc_dat_carry__0_i_5),
        .rst(rst),
        .vec_rsc_0_4_i_bcwt_reg_0(vec_rsc_0_4_i_bcwt),
        .vec_rsc_0_4_i_bcwt_reg_1(vec_rsc_0_4_i_bcwt_reg),
        .\vec_rsc_0_4_i_q_d_bfwt_reg[0]_0 (\vec_rsc_0_4_i_q_d_bfwt_reg[0] ),
        .\vec_rsc_0_4_i_q_d_bfwt_reg[12]_0 (\vec_rsc_0_4_i_q_d_bfwt_reg[12] ),
        .\vec_rsc_0_4_i_q_d_bfwt_reg[15]_0 (\vec_rsc_0_4_i_q_d_bfwt_reg[15] ),
        .\vec_rsc_0_4_i_q_d_bfwt_reg[20]_0 (\vec_rsc_0_4_i_q_d_bfwt_reg[20] ),
        .\vec_rsc_0_4_i_q_d_bfwt_reg[24]_0 (\vec_rsc_0_4_i_q_d_bfwt_reg[24] ),
        .\vec_rsc_0_4_i_q_d_bfwt_reg[31]_0 (\vec_rsc_0_4_i_q_d_bfwt_reg[31] ),
        .\vec_rsc_0_4_i_q_d_bfwt_reg[4]_0 (\vec_rsc_0_4_i_q_d_bfwt_reg[4] ),
        .vec_rsc_0_4_q(vec_rsc_0_4_q),
        .vec_rsc_0_4_q_11_sp_1(vec_rsc_0_4_q_11_sn_1));
endmodule

(* ORIG_REF_NAME = "inPlaceNTT_DIF_precomp_core_vec_rsc_0_4_i_1_vec_rsc_0_4_wait_dp" *) 
module Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_vec_rsc_0_4_i_1_vec_rsc_0_4_wait_dp
   (vec_rsc_0_4_i_bcwt_reg_0,
    vec_rsc_0_4_q_11_sp_1,
    Q,
    \vec_rsc_0_4_i_q_d_bfwt_reg[31]_0 ,
    \vec_rsc_0_4_i_q_d_bfwt_reg[24]_0 ,
    \vec_rsc_0_4_i_q_d_bfwt_reg[20]_0 ,
    \vec_rsc_0_4_i_q_d_bfwt_reg[15]_0 ,
    \vec_rsc_0_4_i_q_d_bfwt_reg[12]_0 ,
    \vec_rsc_0_4_i_q_d_bfwt_reg[4]_0 ,
    \vec_rsc_0_4_i_q_d_bfwt_reg[0]_0 ,
    S,
    rst,
    vec_rsc_0_4_i_bcwt_reg_1,
    clk,
    vec_rsc_0_4_q,
    nl_modulo_sub_cmp_base_rsc_dat_carry__0_i_5,
    nl_modulo_add_cmp_base_rsc_dat_carry__0,
    nl_modulo_add_cmp_base_rsc_dat_carry__0_0,
    nl_modulo_add_cmp_base_rsc_dat_carry__0_1,
    nl_modulo_add_cmp_base_rsc_dat_carry__0_2,
    nl_modulo_add_cmp_base_rsc_dat_carry__0_3,
    E);
  output vec_rsc_0_4_i_bcwt_reg_0;
  output vec_rsc_0_4_q_11_sp_1;
  output [24:0]Q;
  output \vec_rsc_0_4_i_q_d_bfwt_reg[31]_0 ;
  output \vec_rsc_0_4_i_q_d_bfwt_reg[24]_0 ;
  output \vec_rsc_0_4_i_q_d_bfwt_reg[20]_0 ;
  output \vec_rsc_0_4_i_q_d_bfwt_reg[15]_0 ;
  output \vec_rsc_0_4_i_q_d_bfwt_reg[12]_0 ;
  output \vec_rsc_0_4_i_q_d_bfwt_reg[4]_0 ;
  output \vec_rsc_0_4_i_q_d_bfwt_reg[0]_0 ;
  output [0:0]S;
  input rst;
  input vec_rsc_0_4_i_bcwt_reg_1;
  input clk;
  input [31:0]vec_rsc_0_4_q;
  input nl_modulo_sub_cmp_base_rsc_dat_carry__0_i_5;
  input nl_modulo_add_cmp_base_rsc_dat_carry__0;
  input nl_modulo_add_cmp_base_rsc_dat_carry__0_0;
  input nl_modulo_add_cmp_base_rsc_dat_carry__0_1;
  input nl_modulo_add_cmp_base_rsc_dat_carry__0_2;
  input [0:0]nl_modulo_add_cmp_base_rsc_dat_carry__0_3;
  input [0:0]E;

  wire [0:0]E;
  wire [24:0]Q;
  wire [0:0]S;
  wire clk;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__0;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__0_0;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__0_1;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__0_2;
  wire [0:0]nl_modulo_add_cmp_base_rsc_dat_carry__0_3;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry__0_i_5;
  wire rst;
  wire vec_rsc_0_4_i_bcwt_reg_0;
  wire vec_rsc_0_4_i_bcwt_reg_1;
  wire [31:0]vec_rsc_0_4_i_q_d_bfwt;
  wire \vec_rsc_0_4_i_q_d_bfwt_reg[0]_0 ;
  wire \vec_rsc_0_4_i_q_d_bfwt_reg[12]_0 ;
  wire \vec_rsc_0_4_i_q_d_bfwt_reg[15]_0 ;
  wire \vec_rsc_0_4_i_q_d_bfwt_reg[20]_0 ;
  wire \vec_rsc_0_4_i_q_d_bfwt_reg[24]_0 ;
  wire \vec_rsc_0_4_i_q_d_bfwt_reg[31]_0 ;
  wire \vec_rsc_0_4_i_q_d_bfwt_reg[4]_0 ;
  wire [31:0]vec_rsc_0_4_q;
  wire vec_rsc_0_4_q_11_sn_1;

  assign vec_rsc_0_4_q_11_sp_1 = vec_rsc_0_4_q_11_sn_1;
  LUT4 #(
    .INIT(16'h00E2)) 
    nl_modulo_add_cmp_base_rsc_dat_carry__0_i_25
       (.I0(vec_rsc_0_4_q[11]),
        .I1(vec_rsc_0_4_i_bcwt_reg_0),
        .I2(Q[9]),
        .I3(nl_modulo_sub_cmp_base_rsc_dat_carry__0_i_5),
        .O(vec_rsc_0_4_q_11_sn_1));
  LUT6 #(
    .INIT(64'h00000001FFFFFFFE)) 
    nl_modulo_add_cmp_base_rsc_dat_carry__0_i_5
       (.I0(vec_rsc_0_4_q_11_sn_1),
        .I1(nl_modulo_add_cmp_base_rsc_dat_carry__0),
        .I2(nl_modulo_add_cmp_base_rsc_dat_carry__0_0),
        .I3(nl_modulo_add_cmp_base_rsc_dat_carry__0_1),
        .I4(nl_modulo_add_cmp_base_rsc_dat_carry__0_2),
        .I5(nl_modulo_add_cmp_base_rsc_dat_carry__0_3),
        .O(S));
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_1_lpi_4_dfm[0]_i_4 
       (.I0(vec_rsc_0_4_i_q_d_bfwt[0]),
        .I1(vec_rsc_0_4_i_bcwt_reg_0),
        .I2(vec_rsc_0_4_q[0]),
        .O(\vec_rsc_0_4_i_q_d_bfwt_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_1_lpi_4_dfm[12]_i_4 
       (.I0(vec_rsc_0_4_i_q_d_bfwt[12]),
        .I1(vec_rsc_0_4_i_bcwt_reg_0),
        .I2(vec_rsc_0_4_q[12]),
        .O(\vec_rsc_0_4_i_q_d_bfwt_reg[12]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_1_lpi_4_dfm[15]_i_4 
       (.I0(vec_rsc_0_4_i_q_d_bfwt[15]),
        .I1(vec_rsc_0_4_i_bcwt_reg_0),
        .I2(vec_rsc_0_4_q[15]),
        .O(\vec_rsc_0_4_i_q_d_bfwt_reg[15]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_1_lpi_4_dfm[20]_i_4 
       (.I0(vec_rsc_0_4_i_q_d_bfwt[20]),
        .I1(vec_rsc_0_4_i_bcwt_reg_0),
        .I2(vec_rsc_0_4_q[20]),
        .O(\vec_rsc_0_4_i_q_d_bfwt_reg[20]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_1_lpi_4_dfm[24]_i_4 
       (.I0(vec_rsc_0_4_i_q_d_bfwt[24]),
        .I1(vec_rsc_0_4_i_bcwt_reg_0),
        .I2(vec_rsc_0_4_q[24]),
        .O(\vec_rsc_0_4_i_q_d_bfwt_reg[24]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_1_lpi_4_dfm[31]_i_5 
       (.I0(vec_rsc_0_4_i_q_d_bfwt[31]),
        .I1(vec_rsc_0_4_i_bcwt_reg_0),
        .I2(vec_rsc_0_4_q[31]),
        .O(\vec_rsc_0_4_i_q_d_bfwt_reg[31]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_1_lpi_4_dfm[4]_i_4 
       (.I0(vec_rsc_0_4_i_q_d_bfwt[4]),
        .I1(vec_rsc_0_4_i_bcwt_reg_0),
        .I2(vec_rsc_0_4_q[4]),
        .O(\vec_rsc_0_4_i_q_d_bfwt_reg[4]_0 ));
  FDRE vec_rsc_0_4_i_bcwt_reg
       (.C(clk),
        .CE(1'b1),
        .D(vec_rsc_0_4_i_bcwt_reg_1),
        .Q(vec_rsc_0_4_i_bcwt_reg_0),
        .R(rst));
  FDRE \vec_rsc_0_4_i_q_d_bfwt_reg[0] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_4_q[0]),
        .Q(vec_rsc_0_4_i_q_d_bfwt[0]),
        .R(1'b0));
  FDRE \vec_rsc_0_4_i_q_d_bfwt_reg[10] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_4_q[10]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \vec_rsc_0_4_i_q_d_bfwt_reg[11] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_4_q[11]),
        .Q(Q[9]),
        .R(1'b0));
  FDRE \vec_rsc_0_4_i_q_d_bfwt_reg[12] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_4_q[12]),
        .Q(vec_rsc_0_4_i_q_d_bfwt[12]),
        .R(1'b0));
  FDRE \vec_rsc_0_4_i_q_d_bfwt_reg[13] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_4_q[13]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \vec_rsc_0_4_i_q_d_bfwt_reg[14] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_4_q[14]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \vec_rsc_0_4_i_q_d_bfwt_reg[15] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_4_q[15]),
        .Q(vec_rsc_0_4_i_q_d_bfwt[15]),
        .R(1'b0));
  FDRE \vec_rsc_0_4_i_q_d_bfwt_reg[16] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_4_q[16]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \vec_rsc_0_4_i_q_d_bfwt_reg[17] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_4_q[17]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \vec_rsc_0_4_i_q_d_bfwt_reg[18] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_4_q[18]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \vec_rsc_0_4_i_q_d_bfwt_reg[19] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_4_q[19]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \vec_rsc_0_4_i_q_d_bfwt_reg[1] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_4_q[1]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \vec_rsc_0_4_i_q_d_bfwt_reg[20] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_4_q[20]),
        .Q(vec_rsc_0_4_i_q_d_bfwt[20]),
        .R(1'b0));
  FDRE \vec_rsc_0_4_i_q_d_bfwt_reg[21] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_4_q[21]),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \vec_rsc_0_4_i_q_d_bfwt_reg[22] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_4_q[22]),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \vec_rsc_0_4_i_q_d_bfwt_reg[23] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_4_q[23]),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \vec_rsc_0_4_i_q_d_bfwt_reg[24] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_4_q[24]),
        .Q(vec_rsc_0_4_i_q_d_bfwt[24]),
        .R(1'b0));
  FDRE \vec_rsc_0_4_i_q_d_bfwt_reg[25] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_4_q[25]),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \vec_rsc_0_4_i_q_d_bfwt_reg[26] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_4_q[26]),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \vec_rsc_0_4_i_q_d_bfwt_reg[27] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_4_q[27]),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \vec_rsc_0_4_i_q_d_bfwt_reg[28] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_4_q[28]),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \vec_rsc_0_4_i_q_d_bfwt_reg[29] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_4_q[29]),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \vec_rsc_0_4_i_q_d_bfwt_reg[2] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_4_q[2]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \vec_rsc_0_4_i_q_d_bfwt_reg[30] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_4_q[30]),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \vec_rsc_0_4_i_q_d_bfwt_reg[31] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_4_q[31]),
        .Q(vec_rsc_0_4_i_q_d_bfwt[31]),
        .R(1'b0));
  FDRE \vec_rsc_0_4_i_q_d_bfwt_reg[3] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_4_q[3]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \vec_rsc_0_4_i_q_d_bfwt_reg[4] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_4_q[4]),
        .Q(vec_rsc_0_4_i_q_d_bfwt[4]),
        .R(1'b0));
  FDRE \vec_rsc_0_4_i_q_d_bfwt_reg[5] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_4_q[5]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \vec_rsc_0_4_i_q_d_bfwt_reg[6] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_4_q[6]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \vec_rsc_0_4_i_q_d_bfwt_reg[7] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_4_q[7]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \vec_rsc_0_4_i_q_d_bfwt_reg[8] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_4_q[8]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \vec_rsc_0_4_i_q_d_bfwt_reg[9] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_4_q[9]),
        .Q(Q[7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1" *) 
module Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1
   (vec_rsc_0_5_i_bcwt,
    vec_rsc_0_5_q_0_sp_1,
    vec_rsc_0_5_q_4_sp_1,
    vec_rsc_0_5_q_5_sp_1,
    vec_rsc_0_5_q_9_sp_1,
    vec_rsc_0_5_q_10_sp_1,
    vec_rsc_0_5_q_12_sp_1,
    vec_rsc_0_5_q_17_sp_1,
    vec_rsc_0_5_q_20_sp_1,
    vec_rsc_0_5_q_22_sp_1,
    vec_rsc_0_5_q_24_sp_1,
    vec_rsc_0_5_q_25_sp_1,
    vec_rsc_0_5_q_26_sp_1,
    vec_rsc_0_5_q_29_sp_1,
    VEC_LOOP_VEC_LOOP_and_11_itm_reg,
    VEC_LOOP_VEC_LOOP_and_11_itm_reg_0,
    VEC_LOOP_VEC_LOOP_and_11_itm_reg_1,
    VEC_LOOP_VEC_LOOP_and_11_itm_reg_2,
    VEC_LOOP_VEC_LOOP_and_11_itm_reg_3,
    VEC_LOOP_VEC_LOOP_and_11_itm_reg_4,
    VEC_LOOP_VEC_LOOP_and_11_itm_reg_5,
    VEC_LOOP_VEC_LOOP_and_11_itm_reg_6,
    VEC_LOOP_VEC_LOOP_and_11_itm_reg_7,
    VEC_LOOP_VEC_LOOP_and_11_itm_reg_8,
    VEC_LOOP_VEC_LOOP_and_11_itm_reg_9,
    VEC_LOOP_VEC_LOOP_and_11_itm_reg_10,
    VEC_LOOP_VEC_LOOP_and_11_itm_reg_11,
    VEC_LOOP_VEC_LOOP_and_11_itm_reg_12,
    VEC_LOOP_VEC_LOOP_and_11_itm_reg_13,
    VEC_LOOP_VEC_LOOP_and_11_itm_reg_14,
    VEC_LOOP_VEC_LOOP_and_11_itm_reg_15,
    VEC_LOOP_VEC_LOOP_and_11_itm_reg_16,
    VEC_LOOP_VEC_LOOP_and_11_itm_reg_17,
    VEC_LOOP_VEC_LOOP_and_11_itm_reg_18,
    VEC_LOOP_VEC_LOOP_and_11_itm_reg_19,
    VEC_LOOP_VEC_LOOP_and_11_itm_reg_20,
    VEC_LOOP_VEC_LOOP_and_11_itm_reg_21,
    VEC_LOOP_VEC_LOOP_and_11_itm_reg_22,
    VEC_LOOP_VEC_LOOP_and_11_itm_reg_23,
    VEC_LOOP_VEC_LOOP_and_11_itm_reg_24,
    VEC_LOOP_VEC_LOOP_and_11_itm_reg_25,
    VEC_LOOP_VEC_LOOP_and_11_itm_reg_26,
    VEC_LOOP_VEC_LOOP_and_11_itm_reg_27,
    VEC_LOOP_VEC_LOOP_and_11_itm_reg_28,
    VEC_LOOP_VEC_LOOP_and_11_itm_reg_29,
    VEC_LOOP_VEC_LOOP_and_11_itm_reg_30,
    rst,
    vec_rsc_0_5_i_bcwt_reg,
    clk,
    \tmp_1_lpi_4_dfm_reg[0] ,
    \tmp_1_lpi_4_dfm_reg[29] ,
    vec_rsc_0_5_q,
    \tmp_1_lpi_4_dfm_reg[0]_0 ,
    \tmp_1_lpi_4_dfm_reg[4] ,
    \tmp_1_lpi_4_dfm_reg[4]_0 ,
    \tmp_1_lpi_4_dfm_reg[5] ,
    \tmp_1_lpi_4_dfm_reg[5]_0 ,
    \tmp_1_lpi_4_dfm_reg[9] ,
    \tmp_1_lpi_4_dfm_reg[9]_0 ,
    \tmp_1_lpi_4_dfm_reg[10] ,
    \tmp_1_lpi_4_dfm_reg[10]_0 ,
    \tmp_1_lpi_4_dfm_reg[12] ,
    \tmp_1_lpi_4_dfm_reg[12]_0 ,
    \tmp_1_lpi_4_dfm_reg[17] ,
    \tmp_1_lpi_4_dfm_reg[17]_0 ,
    \tmp_1_lpi_4_dfm_reg[20] ,
    \tmp_1_lpi_4_dfm_reg[20]_0 ,
    \tmp_1_lpi_4_dfm_reg[22] ,
    \tmp_1_lpi_4_dfm_reg[22]_0 ,
    \tmp_1_lpi_4_dfm_reg[24] ,
    \tmp_1_lpi_4_dfm_reg[24]_0 ,
    \tmp_1_lpi_4_dfm_reg[25] ,
    \tmp_1_lpi_4_dfm_reg[25]_0 ,
    \tmp_1_lpi_4_dfm_reg[26] ,
    \tmp_1_lpi_4_dfm_reg[26]_0 ,
    \tmp_1_lpi_4_dfm_reg[29]_0 ,
    \tmp_1_lpi_4_dfm_reg[29]_1 ,
    nl_modulo_add_cmp_base_rsc_dat_carry__2_i_2,
    nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_1,
    VEC_LOOP_VEC_LOOP_and_4_itm,
    E);
  output vec_rsc_0_5_i_bcwt;
  output vec_rsc_0_5_q_0_sp_1;
  output vec_rsc_0_5_q_4_sp_1;
  output vec_rsc_0_5_q_5_sp_1;
  output vec_rsc_0_5_q_9_sp_1;
  output vec_rsc_0_5_q_10_sp_1;
  output vec_rsc_0_5_q_12_sp_1;
  output vec_rsc_0_5_q_17_sp_1;
  output vec_rsc_0_5_q_20_sp_1;
  output vec_rsc_0_5_q_22_sp_1;
  output vec_rsc_0_5_q_24_sp_1;
  output vec_rsc_0_5_q_25_sp_1;
  output vec_rsc_0_5_q_26_sp_1;
  output vec_rsc_0_5_q_29_sp_1;
  output VEC_LOOP_VEC_LOOP_and_11_itm_reg;
  output VEC_LOOP_VEC_LOOP_and_11_itm_reg_0;
  output VEC_LOOP_VEC_LOOP_and_11_itm_reg_1;
  output VEC_LOOP_VEC_LOOP_and_11_itm_reg_2;
  output VEC_LOOP_VEC_LOOP_and_11_itm_reg_3;
  output VEC_LOOP_VEC_LOOP_and_11_itm_reg_4;
  output VEC_LOOP_VEC_LOOP_and_11_itm_reg_5;
  output VEC_LOOP_VEC_LOOP_and_11_itm_reg_6;
  output VEC_LOOP_VEC_LOOP_and_11_itm_reg_7;
  output VEC_LOOP_VEC_LOOP_and_11_itm_reg_8;
  output VEC_LOOP_VEC_LOOP_and_11_itm_reg_9;
  output VEC_LOOP_VEC_LOOP_and_11_itm_reg_10;
  output VEC_LOOP_VEC_LOOP_and_11_itm_reg_11;
  output VEC_LOOP_VEC_LOOP_and_11_itm_reg_12;
  output VEC_LOOP_VEC_LOOP_and_11_itm_reg_13;
  output VEC_LOOP_VEC_LOOP_and_11_itm_reg_14;
  output VEC_LOOP_VEC_LOOP_and_11_itm_reg_15;
  output VEC_LOOP_VEC_LOOP_and_11_itm_reg_16;
  output VEC_LOOP_VEC_LOOP_and_11_itm_reg_17;
  output VEC_LOOP_VEC_LOOP_and_11_itm_reg_18;
  output VEC_LOOP_VEC_LOOP_and_11_itm_reg_19;
  output VEC_LOOP_VEC_LOOP_and_11_itm_reg_20;
  output VEC_LOOP_VEC_LOOP_and_11_itm_reg_21;
  output VEC_LOOP_VEC_LOOP_and_11_itm_reg_22;
  output VEC_LOOP_VEC_LOOP_and_11_itm_reg_23;
  output VEC_LOOP_VEC_LOOP_and_11_itm_reg_24;
  output VEC_LOOP_VEC_LOOP_and_11_itm_reg_25;
  output VEC_LOOP_VEC_LOOP_and_11_itm_reg_26;
  output VEC_LOOP_VEC_LOOP_and_11_itm_reg_27;
  output VEC_LOOP_VEC_LOOP_and_11_itm_reg_28;
  output VEC_LOOP_VEC_LOOP_and_11_itm_reg_29;
  output VEC_LOOP_VEC_LOOP_and_11_itm_reg_30;
  input rst;
  input vec_rsc_0_5_i_bcwt_reg;
  input clk;
  input \tmp_1_lpi_4_dfm_reg[0] ;
  input \tmp_1_lpi_4_dfm_reg[29] ;
  input [31:0]vec_rsc_0_5_q;
  input \tmp_1_lpi_4_dfm_reg[0]_0 ;
  input \tmp_1_lpi_4_dfm_reg[4] ;
  input \tmp_1_lpi_4_dfm_reg[4]_0 ;
  input \tmp_1_lpi_4_dfm_reg[5] ;
  input \tmp_1_lpi_4_dfm_reg[5]_0 ;
  input \tmp_1_lpi_4_dfm_reg[9] ;
  input \tmp_1_lpi_4_dfm_reg[9]_0 ;
  input \tmp_1_lpi_4_dfm_reg[10] ;
  input \tmp_1_lpi_4_dfm_reg[10]_0 ;
  input \tmp_1_lpi_4_dfm_reg[12] ;
  input \tmp_1_lpi_4_dfm_reg[12]_0 ;
  input \tmp_1_lpi_4_dfm_reg[17] ;
  input \tmp_1_lpi_4_dfm_reg[17]_0 ;
  input \tmp_1_lpi_4_dfm_reg[20] ;
  input \tmp_1_lpi_4_dfm_reg[20]_0 ;
  input \tmp_1_lpi_4_dfm_reg[22] ;
  input \tmp_1_lpi_4_dfm_reg[22]_0 ;
  input \tmp_1_lpi_4_dfm_reg[24] ;
  input \tmp_1_lpi_4_dfm_reg[24]_0 ;
  input \tmp_1_lpi_4_dfm_reg[25] ;
  input \tmp_1_lpi_4_dfm_reg[25]_0 ;
  input \tmp_1_lpi_4_dfm_reg[26] ;
  input \tmp_1_lpi_4_dfm_reg[26]_0 ;
  input \tmp_1_lpi_4_dfm_reg[29]_0 ;
  input \tmp_1_lpi_4_dfm_reg[29]_1 ;
  input nl_modulo_add_cmp_base_rsc_dat_carry__2_i_2;
  input [0:0]nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_1;
  input VEC_LOOP_VEC_LOOP_and_4_itm;
  input [0:0]E;

  wire [0:0]E;
  wire VEC_LOOP_VEC_LOOP_and_11_itm_reg;
  wire VEC_LOOP_VEC_LOOP_and_11_itm_reg_0;
  wire VEC_LOOP_VEC_LOOP_and_11_itm_reg_1;
  wire VEC_LOOP_VEC_LOOP_and_11_itm_reg_10;
  wire VEC_LOOP_VEC_LOOP_and_11_itm_reg_11;
  wire VEC_LOOP_VEC_LOOP_and_11_itm_reg_12;
  wire VEC_LOOP_VEC_LOOP_and_11_itm_reg_13;
  wire VEC_LOOP_VEC_LOOP_and_11_itm_reg_14;
  wire VEC_LOOP_VEC_LOOP_and_11_itm_reg_15;
  wire VEC_LOOP_VEC_LOOP_and_11_itm_reg_16;
  wire VEC_LOOP_VEC_LOOP_and_11_itm_reg_17;
  wire VEC_LOOP_VEC_LOOP_and_11_itm_reg_18;
  wire VEC_LOOP_VEC_LOOP_and_11_itm_reg_19;
  wire VEC_LOOP_VEC_LOOP_and_11_itm_reg_2;
  wire VEC_LOOP_VEC_LOOP_and_11_itm_reg_20;
  wire VEC_LOOP_VEC_LOOP_and_11_itm_reg_21;
  wire VEC_LOOP_VEC_LOOP_and_11_itm_reg_22;
  wire VEC_LOOP_VEC_LOOP_and_11_itm_reg_23;
  wire VEC_LOOP_VEC_LOOP_and_11_itm_reg_24;
  wire VEC_LOOP_VEC_LOOP_and_11_itm_reg_25;
  wire VEC_LOOP_VEC_LOOP_and_11_itm_reg_26;
  wire VEC_LOOP_VEC_LOOP_and_11_itm_reg_27;
  wire VEC_LOOP_VEC_LOOP_and_11_itm_reg_28;
  wire VEC_LOOP_VEC_LOOP_and_11_itm_reg_29;
  wire VEC_LOOP_VEC_LOOP_and_11_itm_reg_3;
  wire VEC_LOOP_VEC_LOOP_and_11_itm_reg_30;
  wire VEC_LOOP_VEC_LOOP_and_11_itm_reg_4;
  wire VEC_LOOP_VEC_LOOP_and_11_itm_reg_5;
  wire VEC_LOOP_VEC_LOOP_and_11_itm_reg_6;
  wire VEC_LOOP_VEC_LOOP_and_11_itm_reg_7;
  wire VEC_LOOP_VEC_LOOP_and_11_itm_reg_8;
  wire VEC_LOOP_VEC_LOOP_and_11_itm_reg_9;
  wire VEC_LOOP_VEC_LOOP_and_4_itm;
  wire clk;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__2_i_2;
  wire [0:0]nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_1;
  wire rst;
  wire \tmp_1_lpi_4_dfm_reg[0] ;
  wire \tmp_1_lpi_4_dfm_reg[0]_0 ;
  wire \tmp_1_lpi_4_dfm_reg[10] ;
  wire \tmp_1_lpi_4_dfm_reg[10]_0 ;
  wire \tmp_1_lpi_4_dfm_reg[12] ;
  wire \tmp_1_lpi_4_dfm_reg[12]_0 ;
  wire \tmp_1_lpi_4_dfm_reg[17] ;
  wire \tmp_1_lpi_4_dfm_reg[17]_0 ;
  wire \tmp_1_lpi_4_dfm_reg[20] ;
  wire \tmp_1_lpi_4_dfm_reg[20]_0 ;
  wire \tmp_1_lpi_4_dfm_reg[22] ;
  wire \tmp_1_lpi_4_dfm_reg[22]_0 ;
  wire \tmp_1_lpi_4_dfm_reg[24] ;
  wire \tmp_1_lpi_4_dfm_reg[24]_0 ;
  wire \tmp_1_lpi_4_dfm_reg[25] ;
  wire \tmp_1_lpi_4_dfm_reg[25]_0 ;
  wire \tmp_1_lpi_4_dfm_reg[26] ;
  wire \tmp_1_lpi_4_dfm_reg[26]_0 ;
  wire \tmp_1_lpi_4_dfm_reg[29] ;
  wire \tmp_1_lpi_4_dfm_reg[29]_0 ;
  wire \tmp_1_lpi_4_dfm_reg[29]_1 ;
  wire \tmp_1_lpi_4_dfm_reg[4] ;
  wire \tmp_1_lpi_4_dfm_reg[4]_0 ;
  wire \tmp_1_lpi_4_dfm_reg[5] ;
  wire \tmp_1_lpi_4_dfm_reg[5]_0 ;
  wire \tmp_1_lpi_4_dfm_reg[9] ;
  wire \tmp_1_lpi_4_dfm_reg[9]_0 ;
  wire vec_rsc_0_5_i_bcwt;
  wire vec_rsc_0_5_i_bcwt_reg;
  wire [31:0]vec_rsc_0_5_q;
  wire vec_rsc_0_5_q_0_sn_1;
  wire vec_rsc_0_5_q_10_sn_1;
  wire vec_rsc_0_5_q_12_sn_1;
  wire vec_rsc_0_5_q_17_sn_1;
  wire vec_rsc_0_5_q_20_sn_1;
  wire vec_rsc_0_5_q_22_sn_1;
  wire vec_rsc_0_5_q_24_sn_1;
  wire vec_rsc_0_5_q_25_sn_1;
  wire vec_rsc_0_5_q_26_sn_1;
  wire vec_rsc_0_5_q_29_sn_1;
  wire vec_rsc_0_5_q_4_sn_1;
  wire vec_rsc_0_5_q_5_sn_1;
  wire vec_rsc_0_5_q_9_sn_1;

  assign vec_rsc_0_5_q_0_sp_1 = vec_rsc_0_5_q_0_sn_1;
  assign vec_rsc_0_5_q_10_sp_1 = vec_rsc_0_5_q_10_sn_1;
  assign vec_rsc_0_5_q_12_sp_1 = vec_rsc_0_5_q_12_sn_1;
  assign vec_rsc_0_5_q_17_sp_1 = vec_rsc_0_5_q_17_sn_1;
  assign vec_rsc_0_5_q_20_sp_1 = vec_rsc_0_5_q_20_sn_1;
  assign vec_rsc_0_5_q_22_sp_1 = vec_rsc_0_5_q_22_sn_1;
  assign vec_rsc_0_5_q_24_sp_1 = vec_rsc_0_5_q_24_sn_1;
  assign vec_rsc_0_5_q_25_sp_1 = vec_rsc_0_5_q_25_sn_1;
  assign vec_rsc_0_5_q_26_sp_1 = vec_rsc_0_5_q_26_sn_1;
  assign vec_rsc_0_5_q_29_sp_1 = vec_rsc_0_5_q_29_sn_1;
  assign vec_rsc_0_5_q_4_sp_1 = vec_rsc_0_5_q_4_sn_1;
  assign vec_rsc_0_5_q_5_sp_1 = vec_rsc_0_5_q_5_sn_1;
  assign vec_rsc_0_5_q_9_sp_1 = vec_rsc_0_5_q_9_sn_1;
  Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_vec_rsc_0_5_wait_dp inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_vec_rsc_0_5_wait_dp_inst
       (.E(E),
        .VEC_LOOP_VEC_LOOP_and_11_itm_reg(VEC_LOOP_VEC_LOOP_and_11_itm_reg),
        .VEC_LOOP_VEC_LOOP_and_11_itm_reg_0(VEC_LOOP_VEC_LOOP_and_11_itm_reg_0),
        .VEC_LOOP_VEC_LOOP_and_11_itm_reg_1(VEC_LOOP_VEC_LOOP_and_11_itm_reg_1),
        .VEC_LOOP_VEC_LOOP_and_11_itm_reg_10(VEC_LOOP_VEC_LOOP_and_11_itm_reg_10),
        .VEC_LOOP_VEC_LOOP_and_11_itm_reg_11(VEC_LOOP_VEC_LOOP_and_11_itm_reg_11),
        .VEC_LOOP_VEC_LOOP_and_11_itm_reg_12(VEC_LOOP_VEC_LOOP_and_11_itm_reg_12),
        .VEC_LOOP_VEC_LOOP_and_11_itm_reg_13(VEC_LOOP_VEC_LOOP_and_11_itm_reg_13),
        .VEC_LOOP_VEC_LOOP_and_11_itm_reg_14(VEC_LOOP_VEC_LOOP_and_11_itm_reg_14),
        .VEC_LOOP_VEC_LOOP_and_11_itm_reg_15(VEC_LOOP_VEC_LOOP_and_11_itm_reg_15),
        .VEC_LOOP_VEC_LOOP_and_11_itm_reg_16(VEC_LOOP_VEC_LOOP_and_11_itm_reg_16),
        .VEC_LOOP_VEC_LOOP_and_11_itm_reg_17(VEC_LOOP_VEC_LOOP_and_11_itm_reg_17),
        .VEC_LOOP_VEC_LOOP_and_11_itm_reg_18(VEC_LOOP_VEC_LOOP_and_11_itm_reg_18),
        .VEC_LOOP_VEC_LOOP_and_11_itm_reg_19(VEC_LOOP_VEC_LOOP_and_11_itm_reg_19),
        .VEC_LOOP_VEC_LOOP_and_11_itm_reg_2(VEC_LOOP_VEC_LOOP_and_11_itm_reg_2),
        .VEC_LOOP_VEC_LOOP_and_11_itm_reg_20(VEC_LOOP_VEC_LOOP_and_11_itm_reg_20),
        .VEC_LOOP_VEC_LOOP_and_11_itm_reg_21(VEC_LOOP_VEC_LOOP_and_11_itm_reg_21),
        .VEC_LOOP_VEC_LOOP_and_11_itm_reg_22(VEC_LOOP_VEC_LOOP_and_11_itm_reg_22),
        .VEC_LOOP_VEC_LOOP_and_11_itm_reg_23(VEC_LOOP_VEC_LOOP_and_11_itm_reg_23),
        .VEC_LOOP_VEC_LOOP_and_11_itm_reg_24(VEC_LOOP_VEC_LOOP_and_11_itm_reg_24),
        .VEC_LOOP_VEC_LOOP_and_11_itm_reg_25(VEC_LOOP_VEC_LOOP_and_11_itm_reg_25),
        .VEC_LOOP_VEC_LOOP_and_11_itm_reg_26(VEC_LOOP_VEC_LOOP_and_11_itm_reg_26),
        .VEC_LOOP_VEC_LOOP_and_11_itm_reg_27(VEC_LOOP_VEC_LOOP_and_11_itm_reg_27),
        .VEC_LOOP_VEC_LOOP_and_11_itm_reg_28(VEC_LOOP_VEC_LOOP_and_11_itm_reg_28),
        .VEC_LOOP_VEC_LOOP_and_11_itm_reg_29(VEC_LOOP_VEC_LOOP_and_11_itm_reg_29),
        .VEC_LOOP_VEC_LOOP_and_11_itm_reg_3(VEC_LOOP_VEC_LOOP_and_11_itm_reg_3),
        .VEC_LOOP_VEC_LOOP_and_11_itm_reg_30(VEC_LOOP_VEC_LOOP_and_11_itm_reg_30),
        .VEC_LOOP_VEC_LOOP_and_11_itm_reg_4(VEC_LOOP_VEC_LOOP_and_11_itm_reg_4),
        .VEC_LOOP_VEC_LOOP_and_11_itm_reg_5(VEC_LOOP_VEC_LOOP_and_11_itm_reg_5),
        .VEC_LOOP_VEC_LOOP_and_11_itm_reg_6(VEC_LOOP_VEC_LOOP_and_11_itm_reg_6),
        .VEC_LOOP_VEC_LOOP_and_11_itm_reg_7(VEC_LOOP_VEC_LOOP_and_11_itm_reg_7),
        .VEC_LOOP_VEC_LOOP_and_11_itm_reg_8(VEC_LOOP_VEC_LOOP_and_11_itm_reg_8),
        .VEC_LOOP_VEC_LOOP_and_11_itm_reg_9(VEC_LOOP_VEC_LOOP_and_11_itm_reg_9),
        .VEC_LOOP_VEC_LOOP_and_4_itm(VEC_LOOP_VEC_LOOP_and_4_itm),
        .clk(clk),
        .nl_modulo_add_cmp_base_rsc_dat_carry__2_i_2(nl_modulo_add_cmp_base_rsc_dat_carry__2_i_2),
        .nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_1(nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_1),
        .rst(rst),
        .\tmp_1_lpi_4_dfm_reg[0] (\tmp_1_lpi_4_dfm_reg[0] ),
        .\tmp_1_lpi_4_dfm_reg[0]_0 (\tmp_1_lpi_4_dfm_reg[0]_0 ),
        .\tmp_1_lpi_4_dfm_reg[10] (\tmp_1_lpi_4_dfm_reg[10] ),
        .\tmp_1_lpi_4_dfm_reg[10]_0 (\tmp_1_lpi_4_dfm_reg[10]_0 ),
        .\tmp_1_lpi_4_dfm_reg[12] (\tmp_1_lpi_4_dfm_reg[12] ),
        .\tmp_1_lpi_4_dfm_reg[12]_0 (\tmp_1_lpi_4_dfm_reg[12]_0 ),
        .\tmp_1_lpi_4_dfm_reg[17] (\tmp_1_lpi_4_dfm_reg[17] ),
        .\tmp_1_lpi_4_dfm_reg[17]_0 (\tmp_1_lpi_4_dfm_reg[17]_0 ),
        .\tmp_1_lpi_4_dfm_reg[20] (\tmp_1_lpi_4_dfm_reg[20] ),
        .\tmp_1_lpi_4_dfm_reg[20]_0 (\tmp_1_lpi_4_dfm_reg[20]_0 ),
        .\tmp_1_lpi_4_dfm_reg[22] (\tmp_1_lpi_4_dfm_reg[22] ),
        .\tmp_1_lpi_4_dfm_reg[22]_0 (\tmp_1_lpi_4_dfm_reg[22]_0 ),
        .\tmp_1_lpi_4_dfm_reg[24] (\tmp_1_lpi_4_dfm_reg[24] ),
        .\tmp_1_lpi_4_dfm_reg[24]_0 (\tmp_1_lpi_4_dfm_reg[24]_0 ),
        .\tmp_1_lpi_4_dfm_reg[25] (\tmp_1_lpi_4_dfm_reg[25] ),
        .\tmp_1_lpi_4_dfm_reg[25]_0 (\tmp_1_lpi_4_dfm_reg[25]_0 ),
        .\tmp_1_lpi_4_dfm_reg[26] (\tmp_1_lpi_4_dfm_reg[26] ),
        .\tmp_1_lpi_4_dfm_reg[26]_0 (\tmp_1_lpi_4_dfm_reg[26]_0 ),
        .\tmp_1_lpi_4_dfm_reg[29] (\tmp_1_lpi_4_dfm_reg[29] ),
        .\tmp_1_lpi_4_dfm_reg[29]_0 (\tmp_1_lpi_4_dfm_reg[29]_0 ),
        .\tmp_1_lpi_4_dfm_reg[29]_1 (\tmp_1_lpi_4_dfm_reg[29]_1 ),
        .\tmp_1_lpi_4_dfm_reg[4] (\tmp_1_lpi_4_dfm_reg[4] ),
        .\tmp_1_lpi_4_dfm_reg[4]_0 (\tmp_1_lpi_4_dfm_reg[4]_0 ),
        .\tmp_1_lpi_4_dfm_reg[5] (\tmp_1_lpi_4_dfm_reg[5] ),
        .\tmp_1_lpi_4_dfm_reg[5]_0 (\tmp_1_lpi_4_dfm_reg[5]_0 ),
        .\tmp_1_lpi_4_dfm_reg[9] (\tmp_1_lpi_4_dfm_reg[9] ),
        .\tmp_1_lpi_4_dfm_reg[9]_0 (\tmp_1_lpi_4_dfm_reg[9]_0 ),
        .vec_rsc_0_5_i_bcwt_reg_0(vec_rsc_0_5_i_bcwt),
        .vec_rsc_0_5_i_bcwt_reg_1(vec_rsc_0_5_i_bcwt_reg),
        .vec_rsc_0_5_q(vec_rsc_0_5_q),
        .vec_rsc_0_5_q_0_sp_1(vec_rsc_0_5_q_0_sn_1),
        .vec_rsc_0_5_q_10_sp_1(vec_rsc_0_5_q_10_sn_1),
        .vec_rsc_0_5_q_12_sp_1(vec_rsc_0_5_q_12_sn_1),
        .vec_rsc_0_5_q_17_sp_1(vec_rsc_0_5_q_17_sn_1),
        .vec_rsc_0_5_q_20_sp_1(vec_rsc_0_5_q_20_sn_1),
        .vec_rsc_0_5_q_22_sp_1(vec_rsc_0_5_q_22_sn_1),
        .vec_rsc_0_5_q_24_sp_1(vec_rsc_0_5_q_24_sn_1),
        .vec_rsc_0_5_q_25_sp_1(vec_rsc_0_5_q_25_sn_1),
        .vec_rsc_0_5_q_26_sp_1(vec_rsc_0_5_q_26_sn_1),
        .vec_rsc_0_5_q_29_sp_1(vec_rsc_0_5_q_29_sn_1),
        .vec_rsc_0_5_q_4_sp_1(vec_rsc_0_5_q_4_sn_1),
        .vec_rsc_0_5_q_5_sp_1(vec_rsc_0_5_q_5_sn_1),
        .vec_rsc_0_5_q_9_sp_1(vec_rsc_0_5_q_9_sn_1));
endmodule

(* ORIG_REF_NAME = "inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_vec_rsc_0_5_wait_dp" *) 
module Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_vec_rsc_0_5_wait_dp
   (vec_rsc_0_5_i_bcwt_reg_0,
    vec_rsc_0_5_q_0_sp_1,
    vec_rsc_0_5_q_4_sp_1,
    vec_rsc_0_5_q_5_sp_1,
    vec_rsc_0_5_q_9_sp_1,
    vec_rsc_0_5_q_10_sp_1,
    vec_rsc_0_5_q_12_sp_1,
    vec_rsc_0_5_q_17_sp_1,
    vec_rsc_0_5_q_20_sp_1,
    vec_rsc_0_5_q_22_sp_1,
    vec_rsc_0_5_q_24_sp_1,
    vec_rsc_0_5_q_25_sp_1,
    vec_rsc_0_5_q_26_sp_1,
    vec_rsc_0_5_q_29_sp_1,
    VEC_LOOP_VEC_LOOP_and_11_itm_reg,
    VEC_LOOP_VEC_LOOP_and_11_itm_reg_0,
    VEC_LOOP_VEC_LOOP_and_11_itm_reg_1,
    VEC_LOOP_VEC_LOOP_and_11_itm_reg_2,
    VEC_LOOP_VEC_LOOP_and_11_itm_reg_3,
    VEC_LOOP_VEC_LOOP_and_11_itm_reg_4,
    VEC_LOOP_VEC_LOOP_and_11_itm_reg_5,
    VEC_LOOP_VEC_LOOP_and_11_itm_reg_6,
    VEC_LOOP_VEC_LOOP_and_11_itm_reg_7,
    VEC_LOOP_VEC_LOOP_and_11_itm_reg_8,
    VEC_LOOP_VEC_LOOP_and_11_itm_reg_9,
    VEC_LOOP_VEC_LOOP_and_11_itm_reg_10,
    VEC_LOOP_VEC_LOOP_and_11_itm_reg_11,
    VEC_LOOP_VEC_LOOP_and_11_itm_reg_12,
    VEC_LOOP_VEC_LOOP_and_11_itm_reg_13,
    VEC_LOOP_VEC_LOOP_and_11_itm_reg_14,
    VEC_LOOP_VEC_LOOP_and_11_itm_reg_15,
    VEC_LOOP_VEC_LOOP_and_11_itm_reg_16,
    VEC_LOOP_VEC_LOOP_and_11_itm_reg_17,
    VEC_LOOP_VEC_LOOP_and_11_itm_reg_18,
    VEC_LOOP_VEC_LOOP_and_11_itm_reg_19,
    VEC_LOOP_VEC_LOOP_and_11_itm_reg_20,
    VEC_LOOP_VEC_LOOP_and_11_itm_reg_21,
    VEC_LOOP_VEC_LOOP_and_11_itm_reg_22,
    VEC_LOOP_VEC_LOOP_and_11_itm_reg_23,
    VEC_LOOP_VEC_LOOP_and_11_itm_reg_24,
    VEC_LOOP_VEC_LOOP_and_11_itm_reg_25,
    VEC_LOOP_VEC_LOOP_and_11_itm_reg_26,
    VEC_LOOP_VEC_LOOP_and_11_itm_reg_27,
    VEC_LOOP_VEC_LOOP_and_11_itm_reg_28,
    VEC_LOOP_VEC_LOOP_and_11_itm_reg_29,
    VEC_LOOP_VEC_LOOP_and_11_itm_reg_30,
    rst,
    vec_rsc_0_5_i_bcwt_reg_1,
    clk,
    \tmp_1_lpi_4_dfm_reg[0] ,
    \tmp_1_lpi_4_dfm_reg[29] ,
    vec_rsc_0_5_q,
    \tmp_1_lpi_4_dfm_reg[0]_0 ,
    \tmp_1_lpi_4_dfm_reg[4] ,
    \tmp_1_lpi_4_dfm_reg[4]_0 ,
    \tmp_1_lpi_4_dfm_reg[5] ,
    \tmp_1_lpi_4_dfm_reg[5]_0 ,
    \tmp_1_lpi_4_dfm_reg[9] ,
    \tmp_1_lpi_4_dfm_reg[9]_0 ,
    \tmp_1_lpi_4_dfm_reg[10] ,
    \tmp_1_lpi_4_dfm_reg[10]_0 ,
    \tmp_1_lpi_4_dfm_reg[12] ,
    \tmp_1_lpi_4_dfm_reg[12]_0 ,
    \tmp_1_lpi_4_dfm_reg[17] ,
    \tmp_1_lpi_4_dfm_reg[17]_0 ,
    \tmp_1_lpi_4_dfm_reg[20] ,
    \tmp_1_lpi_4_dfm_reg[20]_0 ,
    \tmp_1_lpi_4_dfm_reg[22] ,
    \tmp_1_lpi_4_dfm_reg[22]_0 ,
    \tmp_1_lpi_4_dfm_reg[24] ,
    \tmp_1_lpi_4_dfm_reg[24]_0 ,
    \tmp_1_lpi_4_dfm_reg[25] ,
    \tmp_1_lpi_4_dfm_reg[25]_0 ,
    \tmp_1_lpi_4_dfm_reg[26] ,
    \tmp_1_lpi_4_dfm_reg[26]_0 ,
    \tmp_1_lpi_4_dfm_reg[29]_0 ,
    \tmp_1_lpi_4_dfm_reg[29]_1 ,
    nl_modulo_add_cmp_base_rsc_dat_carry__2_i_2,
    nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_1,
    VEC_LOOP_VEC_LOOP_and_4_itm,
    E);
  output vec_rsc_0_5_i_bcwt_reg_0;
  output vec_rsc_0_5_q_0_sp_1;
  output vec_rsc_0_5_q_4_sp_1;
  output vec_rsc_0_5_q_5_sp_1;
  output vec_rsc_0_5_q_9_sp_1;
  output vec_rsc_0_5_q_10_sp_1;
  output vec_rsc_0_5_q_12_sp_1;
  output vec_rsc_0_5_q_17_sp_1;
  output vec_rsc_0_5_q_20_sp_1;
  output vec_rsc_0_5_q_22_sp_1;
  output vec_rsc_0_5_q_24_sp_1;
  output vec_rsc_0_5_q_25_sp_1;
  output vec_rsc_0_5_q_26_sp_1;
  output vec_rsc_0_5_q_29_sp_1;
  output VEC_LOOP_VEC_LOOP_and_11_itm_reg;
  output VEC_LOOP_VEC_LOOP_and_11_itm_reg_0;
  output VEC_LOOP_VEC_LOOP_and_11_itm_reg_1;
  output VEC_LOOP_VEC_LOOP_and_11_itm_reg_2;
  output VEC_LOOP_VEC_LOOP_and_11_itm_reg_3;
  output VEC_LOOP_VEC_LOOP_and_11_itm_reg_4;
  output VEC_LOOP_VEC_LOOP_and_11_itm_reg_5;
  output VEC_LOOP_VEC_LOOP_and_11_itm_reg_6;
  output VEC_LOOP_VEC_LOOP_and_11_itm_reg_7;
  output VEC_LOOP_VEC_LOOP_and_11_itm_reg_8;
  output VEC_LOOP_VEC_LOOP_and_11_itm_reg_9;
  output VEC_LOOP_VEC_LOOP_and_11_itm_reg_10;
  output VEC_LOOP_VEC_LOOP_and_11_itm_reg_11;
  output VEC_LOOP_VEC_LOOP_and_11_itm_reg_12;
  output VEC_LOOP_VEC_LOOP_and_11_itm_reg_13;
  output VEC_LOOP_VEC_LOOP_and_11_itm_reg_14;
  output VEC_LOOP_VEC_LOOP_and_11_itm_reg_15;
  output VEC_LOOP_VEC_LOOP_and_11_itm_reg_16;
  output VEC_LOOP_VEC_LOOP_and_11_itm_reg_17;
  output VEC_LOOP_VEC_LOOP_and_11_itm_reg_18;
  output VEC_LOOP_VEC_LOOP_and_11_itm_reg_19;
  output VEC_LOOP_VEC_LOOP_and_11_itm_reg_20;
  output VEC_LOOP_VEC_LOOP_and_11_itm_reg_21;
  output VEC_LOOP_VEC_LOOP_and_11_itm_reg_22;
  output VEC_LOOP_VEC_LOOP_and_11_itm_reg_23;
  output VEC_LOOP_VEC_LOOP_and_11_itm_reg_24;
  output VEC_LOOP_VEC_LOOP_and_11_itm_reg_25;
  output VEC_LOOP_VEC_LOOP_and_11_itm_reg_26;
  output VEC_LOOP_VEC_LOOP_and_11_itm_reg_27;
  output VEC_LOOP_VEC_LOOP_and_11_itm_reg_28;
  output VEC_LOOP_VEC_LOOP_and_11_itm_reg_29;
  output VEC_LOOP_VEC_LOOP_and_11_itm_reg_30;
  input rst;
  input vec_rsc_0_5_i_bcwt_reg_1;
  input clk;
  input \tmp_1_lpi_4_dfm_reg[0] ;
  input \tmp_1_lpi_4_dfm_reg[29] ;
  input [31:0]vec_rsc_0_5_q;
  input \tmp_1_lpi_4_dfm_reg[0]_0 ;
  input \tmp_1_lpi_4_dfm_reg[4] ;
  input \tmp_1_lpi_4_dfm_reg[4]_0 ;
  input \tmp_1_lpi_4_dfm_reg[5] ;
  input \tmp_1_lpi_4_dfm_reg[5]_0 ;
  input \tmp_1_lpi_4_dfm_reg[9] ;
  input \tmp_1_lpi_4_dfm_reg[9]_0 ;
  input \tmp_1_lpi_4_dfm_reg[10] ;
  input \tmp_1_lpi_4_dfm_reg[10]_0 ;
  input \tmp_1_lpi_4_dfm_reg[12] ;
  input \tmp_1_lpi_4_dfm_reg[12]_0 ;
  input \tmp_1_lpi_4_dfm_reg[17] ;
  input \tmp_1_lpi_4_dfm_reg[17]_0 ;
  input \tmp_1_lpi_4_dfm_reg[20] ;
  input \tmp_1_lpi_4_dfm_reg[20]_0 ;
  input \tmp_1_lpi_4_dfm_reg[22] ;
  input \tmp_1_lpi_4_dfm_reg[22]_0 ;
  input \tmp_1_lpi_4_dfm_reg[24] ;
  input \tmp_1_lpi_4_dfm_reg[24]_0 ;
  input \tmp_1_lpi_4_dfm_reg[25] ;
  input \tmp_1_lpi_4_dfm_reg[25]_0 ;
  input \tmp_1_lpi_4_dfm_reg[26] ;
  input \tmp_1_lpi_4_dfm_reg[26]_0 ;
  input \tmp_1_lpi_4_dfm_reg[29]_0 ;
  input \tmp_1_lpi_4_dfm_reg[29]_1 ;
  input nl_modulo_add_cmp_base_rsc_dat_carry__2_i_2;
  input [0:0]nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_1;
  input VEC_LOOP_VEC_LOOP_and_4_itm;
  input [0:0]E;

  wire [0:0]E;
  wire VEC_LOOP_VEC_LOOP_and_11_itm_reg;
  wire VEC_LOOP_VEC_LOOP_and_11_itm_reg_0;
  wire VEC_LOOP_VEC_LOOP_and_11_itm_reg_1;
  wire VEC_LOOP_VEC_LOOP_and_11_itm_reg_10;
  wire VEC_LOOP_VEC_LOOP_and_11_itm_reg_11;
  wire VEC_LOOP_VEC_LOOP_and_11_itm_reg_12;
  wire VEC_LOOP_VEC_LOOP_and_11_itm_reg_13;
  wire VEC_LOOP_VEC_LOOP_and_11_itm_reg_14;
  wire VEC_LOOP_VEC_LOOP_and_11_itm_reg_15;
  wire VEC_LOOP_VEC_LOOP_and_11_itm_reg_16;
  wire VEC_LOOP_VEC_LOOP_and_11_itm_reg_17;
  wire VEC_LOOP_VEC_LOOP_and_11_itm_reg_18;
  wire VEC_LOOP_VEC_LOOP_and_11_itm_reg_19;
  wire VEC_LOOP_VEC_LOOP_and_11_itm_reg_2;
  wire VEC_LOOP_VEC_LOOP_and_11_itm_reg_20;
  wire VEC_LOOP_VEC_LOOP_and_11_itm_reg_21;
  wire VEC_LOOP_VEC_LOOP_and_11_itm_reg_22;
  wire VEC_LOOP_VEC_LOOP_and_11_itm_reg_23;
  wire VEC_LOOP_VEC_LOOP_and_11_itm_reg_24;
  wire VEC_LOOP_VEC_LOOP_and_11_itm_reg_25;
  wire VEC_LOOP_VEC_LOOP_and_11_itm_reg_26;
  wire VEC_LOOP_VEC_LOOP_and_11_itm_reg_27;
  wire VEC_LOOP_VEC_LOOP_and_11_itm_reg_28;
  wire VEC_LOOP_VEC_LOOP_and_11_itm_reg_29;
  wire VEC_LOOP_VEC_LOOP_and_11_itm_reg_3;
  wire VEC_LOOP_VEC_LOOP_and_11_itm_reg_30;
  wire VEC_LOOP_VEC_LOOP_and_11_itm_reg_4;
  wire VEC_LOOP_VEC_LOOP_and_11_itm_reg_5;
  wire VEC_LOOP_VEC_LOOP_and_11_itm_reg_6;
  wire VEC_LOOP_VEC_LOOP_and_11_itm_reg_7;
  wire VEC_LOOP_VEC_LOOP_and_11_itm_reg_8;
  wire VEC_LOOP_VEC_LOOP_and_11_itm_reg_9;
  wire VEC_LOOP_VEC_LOOP_and_4_itm;
  wire clk;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__2_i_2;
  wire [0:0]nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_1;
  wire rst;
  wire \tmp_1_lpi_4_dfm_reg[0] ;
  wire \tmp_1_lpi_4_dfm_reg[0]_0 ;
  wire \tmp_1_lpi_4_dfm_reg[10] ;
  wire \tmp_1_lpi_4_dfm_reg[10]_0 ;
  wire \tmp_1_lpi_4_dfm_reg[12] ;
  wire \tmp_1_lpi_4_dfm_reg[12]_0 ;
  wire \tmp_1_lpi_4_dfm_reg[17] ;
  wire \tmp_1_lpi_4_dfm_reg[17]_0 ;
  wire \tmp_1_lpi_4_dfm_reg[20] ;
  wire \tmp_1_lpi_4_dfm_reg[20]_0 ;
  wire \tmp_1_lpi_4_dfm_reg[22] ;
  wire \tmp_1_lpi_4_dfm_reg[22]_0 ;
  wire \tmp_1_lpi_4_dfm_reg[24] ;
  wire \tmp_1_lpi_4_dfm_reg[24]_0 ;
  wire \tmp_1_lpi_4_dfm_reg[25] ;
  wire \tmp_1_lpi_4_dfm_reg[25]_0 ;
  wire \tmp_1_lpi_4_dfm_reg[26] ;
  wire \tmp_1_lpi_4_dfm_reg[26]_0 ;
  wire \tmp_1_lpi_4_dfm_reg[29] ;
  wire \tmp_1_lpi_4_dfm_reg[29]_0 ;
  wire \tmp_1_lpi_4_dfm_reg[29]_1 ;
  wire \tmp_1_lpi_4_dfm_reg[4] ;
  wire \tmp_1_lpi_4_dfm_reg[4]_0 ;
  wire \tmp_1_lpi_4_dfm_reg[5] ;
  wire \tmp_1_lpi_4_dfm_reg[5]_0 ;
  wire \tmp_1_lpi_4_dfm_reg[9] ;
  wire \tmp_1_lpi_4_dfm_reg[9]_0 ;
  wire vec_rsc_0_5_i_bcwt_reg_0;
  wire vec_rsc_0_5_i_bcwt_reg_1;
  wire [31:0]vec_rsc_0_5_i_q_d_bfwt;
  wire [31:0]vec_rsc_0_5_q;
  wire vec_rsc_0_5_q_0_sn_1;
  wire vec_rsc_0_5_q_10_sn_1;
  wire vec_rsc_0_5_q_12_sn_1;
  wire vec_rsc_0_5_q_17_sn_1;
  wire vec_rsc_0_5_q_20_sn_1;
  wire vec_rsc_0_5_q_22_sn_1;
  wire vec_rsc_0_5_q_24_sn_1;
  wire vec_rsc_0_5_q_25_sn_1;
  wire vec_rsc_0_5_q_26_sn_1;
  wire vec_rsc_0_5_q_29_sn_1;
  wire vec_rsc_0_5_q_4_sn_1;
  wire vec_rsc_0_5_q_5_sn_1;
  wire vec_rsc_0_5_q_9_sn_1;

  assign vec_rsc_0_5_q_0_sp_1 = vec_rsc_0_5_q_0_sn_1;
  assign vec_rsc_0_5_q_10_sp_1 = vec_rsc_0_5_q_10_sn_1;
  assign vec_rsc_0_5_q_12_sp_1 = vec_rsc_0_5_q_12_sn_1;
  assign vec_rsc_0_5_q_17_sp_1 = vec_rsc_0_5_q_17_sn_1;
  assign vec_rsc_0_5_q_20_sp_1 = vec_rsc_0_5_q_20_sn_1;
  assign vec_rsc_0_5_q_22_sp_1 = vec_rsc_0_5_q_22_sn_1;
  assign vec_rsc_0_5_q_24_sp_1 = vec_rsc_0_5_q_24_sn_1;
  assign vec_rsc_0_5_q_25_sp_1 = vec_rsc_0_5_q_25_sn_1;
  assign vec_rsc_0_5_q_26_sp_1 = vec_rsc_0_5_q_26_sn_1;
  assign vec_rsc_0_5_q_29_sp_1 = vec_rsc_0_5_q_29_sn_1;
  assign vec_rsc_0_5_q_4_sp_1 = vec_rsc_0_5_q_4_sn_1;
  assign vec_rsc_0_5_q_5_sp_1 = vec_rsc_0_5_q_5_sn_1;
  assign vec_rsc_0_5_q_9_sp_1 = vec_rsc_0_5_q_9_sn_1;
  LUT6 #(
    .INIT(64'hE2E2E2000000E200)) 
    nl_modulo_add_cmp_base_rsc_dat_carry__0_i_10
       (.I0(nl_modulo_add_cmp_base_rsc_dat_carry__2_i_2),
        .I1(nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_1),
        .I2(VEC_LOOP_VEC_LOOP_and_4_itm),
        .I3(vec_rsc_0_5_q[15]),
        .I4(vec_rsc_0_5_i_bcwt_reg_0),
        .I5(vec_rsc_0_5_i_q_d_bfwt[15]),
        .O(VEC_LOOP_VEC_LOOP_and_11_itm_reg_15));
  LUT6 #(
    .INIT(64'hE2E2E2000000E200)) 
    nl_modulo_add_cmp_base_rsc_dat_carry__0_i_14
       (.I0(nl_modulo_add_cmp_base_rsc_dat_carry__2_i_2),
        .I1(nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_1),
        .I2(VEC_LOOP_VEC_LOOP_and_4_itm),
        .I3(vec_rsc_0_5_q[14]),
        .I4(vec_rsc_0_5_i_bcwt_reg_0),
        .I5(vec_rsc_0_5_i_q_d_bfwt[14]),
        .O(VEC_LOOP_VEC_LOOP_and_11_itm_reg_14));
  LUT6 #(
    .INIT(64'hE2E2E2000000E200)) 
    nl_modulo_add_cmp_base_rsc_dat_carry__0_i_18
       (.I0(nl_modulo_add_cmp_base_rsc_dat_carry__2_i_2),
        .I1(nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_1),
        .I2(VEC_LOOP_VEC_LOOP_and_4_itm),
        .I3(vec_rsc_0_5_q[13]),
        .I4(vec_rsc_0_5_i_bcwt_reg_0),
        .I5(vec_rsc_0_5_i_q_d_bfwt[13]),
        .O(VEC_LOOP_VEC_LOOP_and_11_itm_reg_13));
  LUT6 #(
    .INIT(64'hE2E2E2000000E200)) 
    nl_modulo_add_cmp_base_rsc_dat_carry__0_i_23
       (.I0(nl_modulo_add_cmp_base_rsc_dat_carry__2_i_2),
        .I1(nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_1),
        .I2(VEC_LOOP_VEC_LOOP_and_4_itm),
        .I3(vec_rsc_0_5_q[12]),
        .I4(vec_rsc_0_5_i_bcwt_reg_0),
        .I5(vec_rsc_0_5_i_q_d_bfwt[12]),
        .O(VEC_LOOP_VEC_LOOP_and_11_itm_reg_12));
  LUT6 #(
    .INIT(64'hE2E2E2000000E200)) 
    nl_modulo_add_cmp_base_rsc_dat_carry__0_i_31
       (.I0(nl_modulo_add_cmp_base_rsc_dat_carry__2_i_2),
        .I1(nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_1),
        .I2(VEC_LOOP_VEC_LOOP_and_4_itm),
        .I3(vec_rsc_0_5_q[10]),
        .I4(vec_rsc_0_5_i_bcwt_reg_0),
        .I5(vec_rsc_0_5_i_q_d_bfwt[10]),
        .O(VEC_LOOP_VEC_LOOP_and_11_itm_reg_10));
  LUT6 #(
    .INIT(64'hE2E2E2000000E200)) 
    nl_modulo_add_cmp_base_rsc_dat_carry__0_i_35
       (.I0(nl_modulo_add_cmp_base_rsc_dat_carry__2_i_2),
        .I1(nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_1),
        .I2(VEC_LOOP_VEC_LOOP_and_4_itm),
        .I3(vec_rsc_0_5_q[9]),
        .I4(vec_rsc_0_5_i_bcwt_reg_0),
        .I5(vec_rsc_0_5_i_q_d_bfwt[9]),
        .O(VEC_LOOP_VEC_LOOP_and_11_itm_reg_9));
  LUT6 #(
    .INIT(64'hE2E2E2000000E200)) 
    nl_modulo_add_cmp_base_rsc_dat_carry__0_i_38
       (.I0(nl_modulo_add_cmp_base_rsc_dat_carry__2_i_2),
        .I1(nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_1),
        .I2(VEC_LOOP_VEC_LOOP_and_4_itm),
        .I3(vec_rsc_0_5_q[8]),
        .I4(vec_rsc_0_5_i_bcwt_reg_0),
        .I5(vec_rsc_0_5_i_q_d_bfwt[8]),
        .O(VEC_LOOP_VEC_LOOP_and_11_itm_reg_8));
  LUT6 #(
    .INIT(64'hE2E2E2000000E200)) 
    nl_modulo_add_cmp_base_rsc_dat_carry__0_i_49
       (.I0(nl_modulo_add_cmp_base_rsc_dat_carry__2_i_2),
        .I1(nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_1),
        .I2(VEC_LOOP_VEC_LOOP_and_4_itm),
        .I3(vec_rsc_0_5_q[11]),
        .I4(vec_rsc_0_5_i_bcwt_reg_0),
        .I5(vec_rsc_0_5_i_q_d_bfwt[11]),
        .O(VEC_LOOP_VEC_LOOP_and_11_itm_reg_11));
  LUT6 #(
    .INIT(64'hE2E2E2000000E200)) 
    nl_modulo_add_cmp_base_rsc_dat_carry__1_i_10
       (.I0(nl_modulo_add_cmp_base_rsc_dat_carry__2_i_2),
        .I1(nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_1),
        .I2(VEC_LOOP_VEC_LOOP_and_4_itm),
        .I3(vec_rsc_0_5_q[23]),
        .I4(vec_rsc_0_5_i_bcwt_reg_0),
        .I5(vec_rsc_0_5_i_q_d_bfwt[23]),
        .O(VEC_LOOP_VEC_LOOP_and_11_itm_reg_23));
  LUT6 #(
    .INIT(64'hE2E2E2000000E200)) 
    nl_modulo_add_cmp_base_rsc_dat_carry__1_i_15
       (.I0(nl_modulo_add_cmp_base_rsc_dat_carry__2_i_2),
        .I1(nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_1),
        .I2(VEC_LOOP_VEC_LOOP_and_4_itm),
        .I3(vec_rsc_0_5_q[22]),
        .I4(vec_rsc_0_5_i_bcwt_reg_0),
        .I5(vec_rsc_0_5_i_q_d_bfwt[22]),
        .O(VEC_LOOP_VEC_LOOP_and_11_itm_reg_22));
  LUT6 #(
    .INIT(64'hE2E2E2000000E200)) 
    nl_modulo_add_cmp_base_rsc_dat_carry__1_i_18
       (.I0(nl_modulo_add_cmp_base_rsc_dat_carry__2_i_2),
        .I1(nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_1),
        .I2(VEC_LOOP_VEC_LOOP_and_4_itm),
        .I3(vec_rsc_0_5_q[21]),
        .I4(vec_rsc_0_5_i_bcwt_reg_0),
        .I5(vec_rsc_0_5_i_q_d_bfwt[21]),
        .O(VEC_LOOP_VEC_LOOP_and_11_itm_reg_21));
  LUT6 #(
    .INIT(64'hE2E2E2000000E200)) 
    nl_modulo_add_cmp_base_rsc_dat_carry__1_i_23
       (.I0(nl_modulo_add_cmp_base_rsc_dat_carry__2_i_2),
        .I1(nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_1),
        .I2(VEC_LOOP_VEC_LOOP_and_4_itm),
        .I3(vec_rsc_0_5_q[20]),
        .I4(vec_rsc_0_5_i_bcwt_reg_0),
        .I5(vec_rsc_0_5_i_q_d_bfwt[20]),
        .O(VEC_LOOP_VEC_LOOP_and_11_itm_reg_20));
  LUT6 #(
    .INIT(64'hE2E2E2000000E200)) 
    nl_modulo_add_cmp_base_rsc_dat_carry__1_i_26
       (.I0(nl_modulo_add_cmp_base_rsc_dat_carry__2_i_2),
        .I1(nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_1),
        .I2(VEC_LOOP_VEC_LOOP_and_4_itm),
        .I3(vec_rsc_0_5_q[19]),
        .I4(vec_rsc_0_5_i_bcwt_reg_0),
        .I5(vec_rsc_0_5_i_q_d_bfwt[19]),
        .O(VEC_LOOP_VEC_LOOP_and_11_itm_reg_19));
  LUT6 #(
    .INIT(64'hE2E2E2000000E200)) 
    nl_modulo_add_cmp_base_rsc_dat_carry__1_i_30
       (.I0(nl_modulo_add_cmp_base_rsc_dat_carry__2_i_2),
        .I1(nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_1),
        .I2(VEC_LOOP_VEC_LOOP_and_4_itm),
        .I3(vec_rsc_0_5_q[18]),
        .I4(vec_rsc_0_5_i_bcwt_reg_0),
        .I5(vec_rsc_0_5_i_q_d_bfwt[18]),
        .O(VEC_LOOP_VEC_LOOP_and_11_itm_reg_18));
  LUT6 #(
    .INIT(64'hE2E2E2000000E200)) 
    nl_modulo_add_cmp_base_rsc_dat_carry__1_i_35
       (.I0(nl_modulo_add_cmp_base_rsc_dat_carry__2_i_2),
        .I1(nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_1),
        .I2(VEC_LOOP_VEC_LOOP_and_4_itm),
        .I3(vec_rsc_0_5_q[17]),
        .I4(vec_rsc_0_5_i_bcwt_reg_0),
        .I5(vec_rsc_0_5_i_q_d_bfwt[17]),
        .O(VEC_LOOP_VEC_LOOP_and_11_itm_reg_17));
  LUT6 #(
    .INIT(64'hE2E2E2000000E200)) 
    nl_modulo_add_cmp_base_rsc_dat_carry__1_i_38
       (.I0(nl_modulo_add_cmp_base_rsc_dat_carry__2_i_2),
        .I1(nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_1),
        .I2(VEC_LOOP_VEC_LOOP_and_4_itm),
        .I3(vec_rsc_0_5_q[16]),
        .I4(vec_rsc_0_5_i_bcwt_reg_0),
        .I5(vec_rsc_0_5_i_q_d_bfwt[16]),
        .O(VEC_LOOP_VEC_LOOP_and_11_itm_reg_16));
  LUT6 #(
    .INIT(64'hE2E2E2000000E200)) 
    nl_modulo_add_cmp_base_rsc_dat_carry__2_i_11
       (.I0(nl_modulo_add_cmp_base_rsc_dat_carry__2_i_2),
        .I1(nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_1),
        .I2(VEC_LOOP_VEC_LOOP_and_4_itm),
        .I3(vec_rsc_0_5_q[31]),
        .I4(vec_rsc_0_5_i_bcwt_reg_0),
        .I5(vec_rsc_0_5_i_q_d_bfwt[31]),
        .O(VEC_LOOP_VEC_LOOP_and_11_itm_reg));
  LUT6 #(
    .INIT(64'hE2E2E2000000E200)) 
    nl_modulo_add_cmp_base_rsc_dat_carry__2_i_14
       (.I0(nl_modulo_add_cmp_base_rsc_dat_carry__2_i_2),
        .I1(nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_1),
        .I2(VEC_LOOP_VEC_LOOP_and_4_itm),
        .I3(vec_rsc_0_5_q[30]),
        .I4(vec_rsc_0_5_i_bcwt_reg_0),
        .I5(vec_rsc_0_5_i_q_d_bfwt[30]),
        .O(VEC_LOOP_VEC_LOOP_and_11_itm_reg_30));
  LUT6 #(
    .INIT(64'hE2E2E2000000E200)) 
    nl_modulo_add_cmp_base_rsc_dat_carry__2_i_19
       (.I0(nl_modulo_add_cmp_base_rsc_dat_carry__2_i_2),
        .I1(nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_1),
        .I2(VEC_LOOP_VEC_LOOP_and_4_itm),
        .I3(vec_rsc_0_5_q[29]),
        .I4(vec_rsc_0_5_i_bcwt_reg_0),
        .I5(vec_rsc_0_5_i_q_d_bfwt[29]),
        .O(VEC_LOOP_VEC_LOOP_and_11_itm_reg_29));
  LUT6 #(
    .INIT(64'hE2E2E2000000E200)) 
    nl_modulo_add_cmp_base_rsc_dat_carry__2_i_22
       (.I0(nl_modulo_add_cmp_base_rsc_dat_carry__2_i_2),
        .I1(nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_1),
        .I2(VEC_LOOP_VEC_LOOP_and_4_itm),
        .I3(vec_rsc_0_5_q[28]),
        .I4(vec_rsc_0_5_i_bcwt_reg_0),
        .I5(vec_rsc_0_5_i_q_d_bfwt[28]),
        .O(VEC_LOOP_VEC_LOOP_and_11_itm_reg_28));
  LUT6 #(
    .INIT(64'hE2E2E2000000E200)) 
    nl_modulo_add_cmp_base_rsc_dat_carry__2_i_26
       (.I0(nl_modulo_add_cmp_base_rsc_dat_carry__2_i_2),
        .I1(nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_1),
        .I2(VEC_LOOP_VEC_LOOP_and_4_itm),
        .I3(vec_rsc_0_5_q[27]),
        .I4(vec_rsc_0_5_i_bcwt_reg_0),
        .I5(vec_rsc_0_5_i_q_d_bfwt[27]),
        .O(VEC_LOOP_VEC_LOOP_and_11_itm_reg_27));
  LUT6 #(
    .INIT(64'hE2E2E2000000E200)) 
    nl_modulo_add_cmp_base_rsc_dat_carry__2_i_31
       (.I0(nl_modulo_add_cmp_base_rsc_dat_carry__2_i_2),
        .I1(nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_1),
        .I2(VEC_LOOP_VEC_LOOP_and_4_itm),
        .I3(vec_rsc_0_5_q[26]),
        .I4(vec_rsc_0_5_i_bcwt_reg_0),
        .I5(vec_rsc_0_5_i_q_d_bfwt[26]),
        .O(VEC_LOOP_VEC_LOOP_and_11_itm_reg_26));
  LUT6 #(
    .INIT(64'hE2E2E2000000E200)) 
    nl_modulo_add_cmp_base_rsc_dat_carry__2_i_35
       (.I0(nl_modulo_add_cmp_base_rsc_dat_carry__2_i_2),
        .I1(nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_1),
        .I2(VEC_LOOP_VEC_LOOP_and_4_itm),
        .I3(vec_rsc_0_5_q[25]),
        .I4(vec_rsc_0_5_i_bcwt_reg_0),
        .I5(vec_rsc_0_5_i_q_d_bfwt[25]),
        .O(VEC_LOOP_VEC_LOOP_and_11_itm_reg_25));
  LUT6 #(
    .INIT(64'hE2E2E2000000E200)) 
    nl_modulo_add_cmp_base_rsc_dat_carry__2_i_39
       (.I0(nl_modulo_add_cmp_base_rsc_dat_carry__2_i_2),
        .I1(nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_1),
        .I2(VEC_LOOP_VEC_LOOP_and_4_itm),
        .I3(vec_rsc_0_5_q[24]),
        .I4(vec_rsc_0_5_i_bcwt_reg_0),
        .I5(vec_rsc_0_5_i_q_d_bfwt[24]),
        .O(VEC_LOOP_VEC_LOOP_and_11_itm_reg_24));
  LUT6 #(
    .INIT(64'hE2E2E2000000E200)) 
    nl_modulo_add_cmp_base_rsc_dat_carry_i_10
       (.I0(nl_modulo_add_cmp_base_rsc_dat_carry__2_i_2),
        .I1(nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_1),
        .I2(VEC_LOOP_VEC_LOOP_and_4_itm),
        .I3(vec_rsc_0_5_q[7]),
        .I4(vec_rsc_0_5_i_bcwt_reg_0),
        .I5(vec_rsc_0_5_i_q_d_bfwt[7]),
        .O(VEC_LOOP_VEC_LOOP_and_11_itm_reg_7));
  LUT6 #(
    .INIT(64'hE2E2E2000000E200)) 
    nl_modulo_add_cmp_base_rsc_dat_carry_i_14
       (.I0(nl_modulo_add_cmp_base_rsc_dat_carry__2_i_2),
        .I1(nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_1),
        .I2(VEC_LOOP_VEC_LOOP_and_4_itm),
        .I3(vec_rsc_0_5_q[6]),
        .I4(vec_rsc_0_5_i_bcwt_reg_0),
        .I5(vec_rsc_0_5_i_q_d_bfwt[6]),
        .O(VEC_LOOP_VEC_LOOP_and_11_itm_reg_6));
  LUT6 #(
    .INIT(64'hE2E2E2000000E200)) 
    nl_modulo_add_cmp_base_rsc_dat_carry_i_19
       (.I0(nl_modulo_add_cmp_base_rsc_dat_carry__2_i_2),
        .I1(nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_1),
        .I2(VEC_LOOP_VEC_LOOP_and_4_itm),
        .I3(vec_rsc_0_5_q[5]),
        .I4(vec_rsc_0_5_i_bcwt_reg_0),
        .I5(vec_rsc_0_5_i_q_d_bfwt[5]),
        .O(VEC_LOOP_VEC_LOOP_and_11_itm_reg_5));
  LUT6 #(
    .INIT(64'hE2E2E2000000E200)) 
    nl_modulo_add_cmp_base_rsc_dat_carry_i_23
       (.I0(nl_modulo_add_cmp_base_rsc_dat_carry__2_i_2),
        .I1(nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_1),
        .I2(VEC_LOOP_VEC_LOOP_and_4_itm),
        .I3(vec_rsc_0_5_q[4]),
        .I4(vec_rsc_0_5_i_bcwt_reg_0),
        .I5(vec_rsc_0_5_i_q_d_bfwt[4]),
        .O(VEC_LOOP_VEC_LOOP_and_11_itm_reg_4));
  LUT6 #(
    .INIT(64'hE2E2E2000000E200)) 
    nl_modulo_add_cmp_base_rsc_dat_carry_i_26
       (.I0(nl_modulo_add_cmp_base_rsc_dat_carry__2_i_2),
        .I1(nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_1),
        .I2(VEC_LOOP_VEC_LOOP_and_4_itm),
        .I3(vec_rsc_0_5_q[3]),
        .I4(vec_rsc_0_5_i_bcwt_reg_0),
        .I5(vec_rsc_0_5_i_q_d_bfwt[3]),
        .O(VEC_LOOP_VEC_LOOP_and_11_itm_reg_3));
  LUT6 #(
    .INIT(64'hE2E2E2000000E200)) 
    nl_modulo_add_cmp_base_rsc_dat_carry_i_30
       (.I0(nl_modulo_add_cmp_base_rsc_dat_carry__2_i_2),
        .I1(nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_1),
        .I2(VEC_LOOP_VEC_LOOP_and_4_itm),
        .I3(vec_rsc_0_5_q[2]),
        .I4(vec_rsc_0_5_i_bcwt_reg_0),
        .I5(vec_rsc_0_5_i_q_d_bfwt[2]),
        .O(VEC_LOOP_VEC_LOOP_and_11_itm_reg_2));
  LUT6 #(
    .INIT(64'hE2E2E2000000E200)) 
    nl_modulo_add_cmp_base_rsc_dat_carry_i_34
       (.I0(nl_modulo_add_cmp_base_rsc_dat_carry__2_i_2),
        .I1(nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_1),
        .I2(VEC_LOOP_VEC_LOOP_and_4_itm),
        .I3(vec_rsc_0_5_q[1]),
        .I4(vec_rsc_0_5_i_bcwt_reg_0),
        .I5(vec_rsc_0_5_i_q_d_bfwt[1]),
        .O(VEC_LOOP_VEC_LOOP_and_11_itm_reg_1));
  LUT6 #(
    .INIT(64'hE2E2E2000000E200)) 
    nl_modulo_add_cmp_base_rsc_dat_carry_i_39
       (.I0(nl_modulo_add_cmp_base_rsc_dat_carry__2_i_2),
        .I1(nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_1),
        .I2(VEC_LOOP_VEC_LOOP_and_4_itm),
        .I3(vec_rsc_0_5_q[0]),
        .I4(vec_rsc_0_5_i_bcwt_reg_0),
        .I5(vec_rsc_0_5_i_q_d_bfwt[0]),
        .O(VEC_LOOP_VEC_LOOP_and_11_itm_reg_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEAAAEA)) 
    \tmp_1_lpi_4_dfm[0]_i_2 
       (.I0(\tmp_1_lpi_4_dfm_reg[0] ),
        .I1(\tmp_1_lpi_4_dfm_reg[29] ),
        .I2(vec_rsc_0_5_q[0]),
        .I3(vec_rsc_0_5_i_bcwt_reg_0),
        .I4(vec_rsc_0_5_i_q_d_bfwt[0]),
        .I5(\tmp_1_lpi_4_dfm_reg[0]_0 ),
        .O(vec_rsc_0_5_q_0_sn_1));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEAAAEA)) 
    \tmp_1_lpi_4_dfm[10]_i_2 
       (.I0(\tmp_1_lpi_4_dfm_reg[10] ),
        .I1(\tmp_1_lpi_4_dfm_reg[29] ),
        .I2(vec_rsc_0_5_q[10]),
        .I3(vec_rsc_0_5_i_bcwt_reg_0),
        .I4(vec_rsc_0_5_i_q_d_bfwt[10]),
        .I5(\tmp_1_lpi_4_dfm_reg[10]_0 ),
        .O(vec_rsc_0_5_q_10_sn_1));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEAAAEA)) 
    \tmp_1_lpi_4_dfm[12]_i_2 
       (.I0(\tmp_1_lpi_4_dfm_reg[12] ),
        .I1(\tmp_1_lpi_4_dfm_reg[29] ),
        .I2(vec_rsc_0_5_q[12]),
        .I3(vec_rsc_0_5_i_bcwt_reg_0),
        .I4(vec_rsc_0_5_i_q_d_bfwt[12]),
        .I5(\tmp_1_lpi_4_dfm_reg[12]_0 ),
        .O(vec_rsc_0_5_q_12_sn_1));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEAAAEA)) 
    \tmp_1_lpi_4_dfm[17]_i_2 
       (.I0(\tmp_1_lpi_4_dfm_reg[17] ),
        .I1(\tmp_1_lpi_4_dfm_reg[29] ),
        .I2(vec_rsc_0_5_q[17]),
        .I3(vec_rsc_0_5_i_bcwt_reg_0),
        .I4(vec_rsc_0_5_i_q_d_bfwt[17]),
        .I5(\tmp_1_lpi_4_dfm_reg[17]_0 ),
        .O(vec_rsc_0_5_q_17_sn_1));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEAAAEA)) 
    \tmp_1_lpi_4_dfm[20]_i_2 
       (.I0(\tmp_1_lpi_4_dfm_reg[20] ),
        .I1(\tmp_1_lpi_4_dfm_reg[29] ),
        .I2(vec_rsc_0_5_q[20]),
        .I3(vec_rsc_0_5_i_bcwt_reg_0),
        .I4(vec_rsc_0_5_i_q_d_bfwt[20]),
        .I5(\tmp_1_lpi_4_dfm_reg[20]_0 ),
        .O(vec_rsc_0_5_q_20_sn_1));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEAAAEA)) 
    \tmp_1_lpi_4_dfm[22]_i_2 
       (.I0(\tmp_1_lpi_4_dfm_reg[22] ),
        .I1(\tmp_1_lpi_4_dfm_reg[29] ),
        .I2(vec_rsc_0_5_q[22]),
        .I3(vec_rsc_0_5_i_bcwt_reg_0),
        .I4(vec_rsc_0_5_i_q_d_bfwt[22]),
        .I5(\tmp_1_lpi_4_dfm_reg[22]_0 ),
        .O(vec_rsc_0_5_q_22_sn_1));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEAAAEA)) 
    \tmp_1_lpi_4_dfm[24]_i_2 
       (.I0(\tmp_1_lpi_4_dfm_reg[24] ),
        .I1(\tmp_1_lpi_4_dfm_reg[29] ),
        .I2(vec_rsc_0_5_q[24]),
        .I3(vec_rsc_0_5_i_bcwt_reg_0),
        .I4(vec_rsc_0_5_i_q_d_bfwt[24]),
        .I5(\tmp_1_lpi_4_dfm_reg[24]_0 ),
        .O(vec_rsc_0_5_q_24_sn_1));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEAAAEA)) 
    \tmp_1_lpi_4_dfm[25]_i_2 
       (.I0(\tmp_1_lpi_4_dfm_reg[25] ),
        .I1(\tmp_1_lpi_4_dfm_reg[29] ),
        .I2(vec_rsc_0_5_q[25]),
        .I3(vec_rsc_0_5_i_bcwt_reg_0),
        .I4(vec_rsc_0_5_i_q_d_bfwt[25]),
        .I5(\tmp_1_lpi_4_dfm_reg[25]_0 ),
        .O(vec_rsc_0_5_q_25_sn_1));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEAAAEA)) 
    \tmp_1_lpi_4_dfm[26]_i_2 
       (.I0(\tmp_1_lpi_4_dfm_reg[26] ),
        .I1(\tmp_1_lpi_4_dfm_reg[29] ),
        .I2(vec_rsc_0_5_q[26]),
        .I3(vec_rsc_0_5_i_bcwt_reg_0),
        .I4(vec_rsc_0_5_i_q_d_bfwt[26]),
        .I5(\tmp_1_lpi_4_dfm_reg[26]_0 ),
        .O(vec_rsc_0_5_q_26_sn_1));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEAAAEA)) 
    \tmp_1_lpi_4_dfm[29]_i_2 
       (.I0(\tmp_1_lpi_4_dfm_reg[29]_0 ),
        .I1(\tmp_1_lpi_4_dfm_reg[29] ),
        .I2(vec_rsc_0_5_q[29]),
        .I3(vec_rsc_0_5_i_bcwt_reg_0),
        .I4(vec_rsc_0_5_i_q_d_bfwt[29]),
        .I5(\tmp_1_lpi_4_dfm_reg[29]_1 ),
        .O(vec_rsc_0_5_q_29_sn_1));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEAAAEA)) 
    \tmp_1_lpi_4_dfm[4]_i_2 
       (.I0(\tmp_1_lpi_4_dfm_reg[4] ),
        .I1(\tmp_1_lpi_4_dfm_reg[29] ),
        .I2(vec_rsc_0_5_q[4]),
        .I3(vec_rsc_0_5_i_bcwt_reg_0),
        .I4(vec_rsc_0_5_i_q_d_bfwt[4]),
        .I5(\tmp_1_lpi_4_dfm_reg[4]_0 ),
        .O(vec_rsc_0_5_q_4_sn_1));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEAAAEA)) 
    \tmp_1_lpi_4_dfm[5]_i_2 
       (.I0(\tmp_1_lpi_4_dfm_reg[5] ),
        .I1(\tmp_1_lpi_4_dfm_reg[29] ),
        .I2(vec_rsc_0_5_q[5]),
        .I3(vec_rsc_0_5_i_bcwt_reg_0),
        .I4(vec_rsc_0_5_i_q_d_bfwt[5]),
        .I5(\tmp_1_lpi_4_dfm_reg[5]_0 ),
        .O(vec_rsc_0_5_q_5_sn_1));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEAAAEA)) 
    \tmp_1_lpi_4_dfm[9]_i_2 
       (.I0(\tmp_1_lpi_4_dfm_reg[9] ),
        .I1(\tmp_1_lpi_4_dfm_reg[29] ),
        .I2(vec_rsc_0_5_q[9]),
        .I3(vec_rsc_0_5_i_bcwt_reg_0),
        .I4(vec_rsc_0_5_i_q_d_bfwt[9]),
        .I5(\tmp_1_lpi_4_dfm_reg[9]_0 ),
        .O(vec_rsc_0_5_q_9_sn_1));
  FDRE vec_rsc_0_5_i_bcwt_reg
       (.C(clk),
        .CE(1'b1),
        .D(vec_rsc_0_5_i_bcwt_reg_1),
        .Q(vec_rsc_0_5_i_bcwt_reg_0),
        .R(rst));
  FDRE \vec_rsc_0_5_i_q_d_bfwt_reg[0] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_5_q[0]),
        .Q(vec_rsc_0_5_i_q_d_bfwt[0]),
        .R(1'b0));
  FDRE \vec_rsc_0_5_i_q_d_bfwt_reg[10] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_5_q[10]),
        .Q(vec_rsc_0_5_i_q_d_bfwt[10]),
        .R(1'b0));
  FDRE \vec_rsc_0_5_i_q_d_bfwt_reg[11] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_5_q[11]),
        .Q(vec_rsc_0_5_i_q_d_bfwt[11]),
        .R(1'b0));
  FDRE \vec_rsc_0_5_i_q_d_bfwt_reg[12] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_5_q[12]),
        .Q(vec_rsc_0_5_i_q_d_bfwt[12]),
        .R(1'b0));
  FDRE \vec_rsc_0_5_i_q_d_bfwt_reg[13] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_5_q[13]),
        .Q(vec_rsc_0_5_i_q_d_bfwt[13]),
        .R(1'b0));
  FDRE \vec_rsc_0_5_i_q_d_bfwt_reg[14] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_5_q[14]),
        .Q(vec_rsc_0_5_i_q_d_bfwt[14]),
        .R(1'b0));
  FDRE \vec_rsc_0_5_i_q_d_bfwt_reg[15] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_5_q[15]),
        .Q(vec_rsc_0_5_i_q_d_bfwt[15]),
        .R(1'b0));
  FDRE \vec_rsc_0_5_i_q_d_bfwt_reg[16] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_5_q[16]),
        .Q(vec_rsc_0_5_i_q_d_bfwt[16]),
        .R(1'b0));
  FDRE \vec_rsc_0_5_i_q_d_bfwt_reg[17] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_5_q[17]),
        .Q(vec_rsc_0_5_i_q_d_bfwt[17]),
        .R(1'b0));
  FDRE \vec_rsc_0_5_i_q_d_bfwt_reg[18] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_5_q[18]),
        .Q(vec_rsc_0_5_i_q_d_bfwt[18]),
        .R(1'b0));
  FDRE \vec_rsc_0_5_i_q_d_bfwt_reg[19] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_5_q[19]),
        .Q(vec_rsc_0_5_i_q_d_bfwt[19]),
        .R(1'b0));
  FDRE \vec_rsc_0_5_i_q_d_bfwt_reg[1] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_5_q[1]),
        .Q(vec_rsc_0_5_i_q_d_bfwt[1]),
        .R(1'b0));
  FDRE \vec_rsc_0_5_i_q_d_bfwt_reg[20] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_5_q[20]),
        .Q(vec_rsc_0_5_i_q_d_bfwt[20]),
        .R(1'b0));
  FDRE \vec_rsc_0_5_i_q_d_bfwt_reg[21] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_5_q[21]),
        .Q(vec_rsc_0_5_i_q_d_bfwt[21]),
        .R(1'b0));
  FDRE \vec_rsc_0_5_i_q_d_bfwt_reg[22] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_5_q[22]),
        .Q(vec_rsc_0_5_i_q_d_bfwt[22]),
        .R(1'b0));
  FDRE \vec_rsc_0_5_i_q_d_bfwt_reg[23] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_5_q[23]),
        .Q(vec_rsc_0_5_i_q_d_bfwt[23]),
        .R(1'b0));
  FDRE \vec_rsc_0_5_i_q_d_bfwt_reg[24] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_5_q[24]),
        .Q(vec_rsc_0_5_i_q_d_bfwt[24]),
        .R(1'b0));
  FDRE \vec_rsc_0_5_i_q_d_bfwt_reg[25] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_5_q[25]),
        .Q(vec_rsc_0_5_i_q_d_bfwt[25]),
        .R(1'b0));
  FDRE \vec_rsc_0_5_i_q_d_bfwt_reg[26] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_5_q[26]),
        .Q(vec_rsc_0_5_i_q_d_bfwt[26]),
        .R(1'b0));
  FDRE \vec_rsc_0_5_i_q_d_bfwt_reg[27] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_5_q[27]),
        .Q(vec_rsc_0_5_i_q_d_bfwt[27]),
        .R(1'b0));
  FDRE \vec_rsc_0_5_i_q_d_bfwt_reg[28] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_5_q[28]),
        .Q(vec_rsc_0_5_i_q_d_bfwt[28]),
        .R(1'b0));
  FDRE \vec_rsc_0_5_i_q_d_bfwt_reg[29] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_5_q[29]),
        .Q(vec_rsc_0_5_i_q_d_bfwt[29]),
        .R(1'b0));
  FDRE \vec_rsc_0_5_i_q_d_bfwt_reg[2] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_5_q[2]),
        .Q(vec_rsc_0_5_i_q_d_bfwt[2]),
        .R(1'b0));
  FDRE \vec_rsc_0_5_i_q_d_bfwt_reg[30] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_5_q[30]),
        .Q(vec_rsc_0_5_i_q_d_bfwt[30]),
        .R(1'b0));
  FDRE \vec_rsc_0_5_i_q_d_bfwt_reg[31] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_5_q[31]),
        .Q(vec_rsc_0_5_i_q_d_bfwt[31]),
        .R(1'b0));
  FDRE \vec_rsc_0_5_i_q_d_bfwt_reg[3] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_5_q[3]),
        .Q(vec_rsc_0_5_i_q_d_bfwt[3]),
        .R(1'b0));
  FDRE \vec_rsc_0_5_i_q_d_bfwt_reg[4] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_5_q[4]),
        .Q(vec_rsc_0_5_i_q_d_bfwt[4]),
        .R(1'b0));
  FDRE \vec_rsc_0_5_i_q_d_bfwt_reg[5] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_5_q[5]),
        .Q(vec_rsc_0_5_i_q_d_bfwt[5]),
        .R(1'b0));
  FDRE \vec_rsc_0_5_i_q_d_bfwt_reg[6] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_5_q[6]),
        .Q(vec_rsc_0_5_i_q_d_bfwt[6]),
        .R(1'b0));
  FDRE \vec_rsc_0_5_i_q_d_bfwt_reg[7] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_5_q[7]),
        .Q(vec_rsc_0_5_i_q_d_bfwt[7]),
        .R(1'b0));
  FDRE \vec_rsc_0_5_i_q_d_bfwt_reg[8] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_5_q[8]),
        .Q(vec_rsc_0_5_i_q_d_bfwt[8]),
        .R(1'b0));
  FDRE \vec_rsc_0_5_i_q_d_bfwt_reg[9] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_5_q[9]),
        .Q(vec_rsc_0_5_i_q_d_bfwt[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1" *) 
module Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1
   (vec_rsc_0_6_i_bcwt,
    S,
    vec_rsc_0_6_q_11_sp_1,
    vec_rsc_0_6_q_31_sp_1,
    vec_rsc_0_6_q_1_sp_1,
    vec_rsc_0_6_q_2_sp_1,
    vec_rsc_0_6_q_3_sp_1,
    vec_rsc_0_6_q_6_sp_1,
    vec_rsc_0_6_q_7_sp_1,
    vec_rsc_0_6_q_8_sp_1,
    vec_rsc_0_6_q_13_sp_1,
    vec_rsc_0_6_q_14_sp_1,
    vec_rsc_0_6_q_15_sp_1,
    vec_rsc_0_6_q_16_sp_1,
    vec_rsc_0_6_q_18_sp_1,
    vec_rsc_0_6_q_19_sp_1,
    vec_rsc_0_6_q_21_sp_1,
    vec_rsc_0_6_q_23_sp_1,
    vec_rsc_0_6_q_27_sp_1,
    vec_rsc_0_6_q_28_sp_1,
    vec_rsc_0_6_q_30_sp_1,
    VEC_LOOP_VEC_LOOP_and_12_itm_reg,
    VEC_LOOP_VEC_LOOP_and_12_itm_reg_0,
    VEC_LOOP_VEC_LOOP_and_12_itm_reg_1,
    VEC_LOOP_VEC_LOOP_and_12_itm_reg_2,
    VEC_LOOP_VEC_LOOP_and_12_itm_reg_3,
    VEC_LOOP_VEC_LOOP_and_12_itm_reg_4,
    VEC_LOOP_VEC_LOOP_and_12_itm_reg_5,
    VEC_LOOP_VEC_LOOP_and_12_itm_reg_6,
    VEC_LOOP_VEC_LOOP_and_12_itm_reg_7,
    VEC_LOOP_VEC_LOOP_and_12_itm_reg_8,
    VEC_LOOP_VEC_LOOP_and_12_itm_reg_9,
    VEC_LOOP_VEC_LOOP_and_12_itm_reg_10,
    VEC_LOOP_VEC_LOOP_and_12_itm_reg_11,
    VEC_LOOP_VEC_LOOP_and_12_itm_reg_12,
    VEC_LOOP_VEC_LOOP_and_12_itm_reg_13,
    VEC_LOOP_VEC_LOOP_and_12_itm_reg_14,
    VEC_LOOP_VEC_LOOP_and_12_itm_reg_15,
    VEC_LOOP_VEC_LOOP_and_12_itm_reg_16,
    VEC_LOOP_VEC_LOOP_and_12_itm_reg_17,
    VEC_LOOP_VEC_LOOP_and_12_itm_reg_18,
    VEC_LOOP_VEC_LOOP_and_12_itm_reg_19,
    VEC_LOOP_VEC_LOOP_and_12_itm_reg_20,
    VEC_LOOP_VEC_LOOP_and_12_itm_reg_21,
    VEC_LOOP_VEC_LOOP_and_12_itm_reg_22,
    VEC_LOOP_VEC_LOOP_and_12_itm_reg_23,
    VEC_LOOP_VEC_LOOP_and_12_itm_reg_24,
    VEC_LOOP_VEC_LOOP_and_12_itm_reg_25,
    VEC_LOOP_VEC_LOOP_and_12_itm_reg_26,
    VEC_LOOP_VEC_LOOP_and_12_itm_reg_27,
    VEC_LOOP_VEC_LOOP_and_12_itm_reg_28,
    VEC_LOOP_VEC_LOOP_and_12_itm_reg_29,
    rst,
    vec_rsc_0_6_i_bcwt_reg,
    clk,
    Q,
    nl_modulo_sub_cmp_base_rsc_dat_carry__0,
    nl_modulo_sub_cmp_base_rsc_dat_carry__0_0,
    nl_modulo_sub_cmp_base_rsc_dat_carry__0_1,
    nl_modulo_sub_cmp_base_rsc_dat_carry__0_2,
    \tmp_1_lpi_4_dfm_reg[31] ,
    \tmp_1_lpi_4_dfm_reg[30] ,
    vec_rsc_0_6_q,
    \tmp_1_lpi_4_dfm_reg[31]_0 ,
    \tmp_1_lpi_4_dfm_reg[1] ,
    \tmp_1_lpi_4_dfm_reg[1]_0 ,
    \tmp_1_lpi_4_dfm_reg[2] ,
    \tmp_1_lpi_4_dfm_reg[2]_0 ,
    \tmp_1_lpi_4_dfm_reg[3] ,
    \tmp_1_lpi_4_dfm_reg[3]_0 ,
    \tmp_1_lpi_4_dfm_reg[6] ,
    \tmp_1_lpi_4_dfm_reg[6]_0 ,
    \tmp_1_lpi_4_dfm_reg[7] ,
    \tmp_1_lpi_4_dfm_reg[7]_0 ,
    \tmp_1_lpi_4_dfm_reg[8] ,
    \tmp_1_lpi_4_dfm_reg[8]_0 ,
    \tmp_1_lpi_4_dfm_reg[13] ,
    \tmp_1_lpi_4_dfm_reg[13]_0 ,
    \tmp_1_lpi_4_dfm_reg[14] ,
    \tmp_1_lpi_4_dfm_reg[14]_0 ,
    \tmp_1_lpi_4_dfm_reg[15] ,
    \tmp_1_lpi_4_dfm_reg[15]_0 ,
    \tmp_1_lpi_4_dfm_reg[16] ,
    \tmp_1_lpi_4_dfm_reg[16]_0 ,
    \tmp_1_lpi_4_dfm_reg[18] ,
    \tmp_1_lpi_4_dfm_reg[18]_0 ,
    \tmp_1_lpi_4_dfm_reg[19] ,
    \tmp_1_lpi_4_dfm_reg[19]_0 ,
    \tmp_1_lpi_4_dfm_reg[21] ,
    \tmp_1_lpi_4_dfm_reg[21]_0 ,
    \tmp_1_lpi_4_dfm_reg[23] ,
    \tmp_1_lpi_4_dfm_reg[23]_0 ,
    \tmp_1_lpi_4_dfm_reg[27] ,
    \tmp_1_lpi_4_dfm_reg[27]_0 ,
    \tmp_1_lpi_4_dfm_reg[28] ,
    \tmp_1_lpi_4_dfm_reg[28]_0 ,
    \tmp_1_lpi_4_dfm_reg[30]_0 ,
    \tmp_1_lpi_4_dfm_reg[30]_1 ,
    nl_modulo_add_cmp_base_rsc_dat_carry__0_i_5,
    nl_modulo_add_cmp_base_rsc_dat_carry__0_i_5_0,
    VEC_LOOP_VEC_LOOP_and_12_itm,
    nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_1,
    VEC_LOOP_VEC_LOOP_and_5_itm,
    E);
  output vec_rsc_0_6_i_bcwt;
  output [0:0]S;
  output vec_rsc_0_6_q_11_sp_1;
  output vec_rsc_0_6_q_31_sp_1;
  output vec_rsc_0_6_q_1_sp_1;
  output vec_rsc_0_6_q_2_sp_1;
  output vec_rsc_0_6_q_3_sp_1;
  output vec_rsc_0_6_q_6_sp_1;
  output vec_rsc_0_6_q_7_sp_1;
  output vec_rsc_0_6_q_8_sp_1;
  output vec_rsc_0_6_q_13_sp_1;
  output vec_rsc_0_6_q_14_sp_1;
  output vec_rsc_0_6_q_15_sp_1;
  output vec_rsc_0_6_q_16_sp_1;
  output vec_rsc_0_6_q_18_sp_1;
  output vec_rsc_0_6_q_19_sp_1;
  output vec_rsc_0_6_q_21_sp_1;
  output vec_rsc_0_6_q_23_sp_1;
  output vec_rsc_0_6_q_27_sp_1;
  output vec_rsc_0_6_q_28_sp_1;
  output vec_rsc_0_6_q_30_sp_1;
  output VEC_LOOP_VEC_LOOP_and_12_itm_reg;
  output VEC_LOOP_VEC_LOOP_and_12_itm_reg_0;
  output VEC_LOOP_VEC_LOOP_and_12_itm_reg_1;
  output VEC_LOOP_VEC_LOOP_and_12_itm_reg_2;
  output VEC_LOOP_VEC_LOOP_and_12_itm_reg_3;
  output VEC_LOOP_VEC_LOOP_and_12_itm_reg_4;
  output VEC_LOOP_VEC_LOOP_and_12_itm_reg_5;
  output VEC_LOOP_VEC_LOOP_and_12_itm_reg_6;
  output VEC_LOOP_VEC_LOOP_and_12_itm_reg_7;
  output VEC_LOOP_VEC_LOOP_and_12_itm_reg_8;
  output VEC_LOOP_VEC_LOOP_and_12_itm_reg_9;
  output VEC_LOOP_VEC_LOOP_and_12_itm_reg_10;
  output VEC_LOOP_VEC_LOOP_and_12_itm_reg_11;
  output VEC_LOOP_VEC_LOOP_and_12_itm_reg_12;
  output VEC_LOOP_VEC_LOOP_and_12_itm_reg_13;
  output VEC_LOOP_VEC_LOOP_and_12_itm_reg_14;
  output VEC_LOOP_VEC_LOOP_and_12_itm_reg_15;
  output VEC_LOOP_VEC_LOOP_and_12_itm_reg_16;
  output VEC_LOOP_VEC_LOOP_and_12_itm_reg_17;
  output VEC_LOOP_VEC_LOOP_and_12_itm_reg_18;
  output VEC_LOOP_VEC_LOOP_and_12_itm_reg_19;
  output VEC_LOOP_VEC_LOOP_and_12_itm_reg_20;
  output VEC_LOOP_VEC_LOOP_and_12_itm_reg_21;
  output VEC_LOOP_VEC_LOOP_and_12_itm_reg_22;
  output VEC_LOOP_VEC_LOOP_and_12_itm_reg_23;
  output VEC_LOOP_VEC_LOOP_and_12_itm_reg_24;
  output VEC_LOOP_VEC_LOOP_and_12_itm_reg_25;
  output VEC_LOOP_VEC_LOOP_and_12_itm_reg_26;
  output VEC_LOOP_VEC_LOOP_and_12_itm_reg_27;
  output VEC_LOOP_VEC_LOOP_and_12_itm_reg_28;
  output VEC_LOOP_VEC_LOOP_and_12_itm_reg_29;
  input rst;
  input vec_rsc_0_6_i_bcwt_reg;
  input clk;
  input [0:0]Q;
  input nl_modulo_sub_cmp_base_rsc_dat_carry__0;
  input nl_modulo_sub_cmp_base_rsc_dat_carry__0_0;
  input nl_modulo_sub_cmp_base_rsc_dat_carry__0_1;
  input nl_modulo_sub_cmp_base_rsc_dat_carry__0_2;
  input \tmp_1_lpi_4_dfm_reg[31] ;
  input \tmp_1_lpi_4_dfm_reg[30] ;
  input [31:0]vec_rsc_0_6_q;
  input \tmp_1_lpi_4_dfm_reg[31]_0 ;
  input \tmp_1_lpi_4_dfm_reg[1] ;
  input \tmp_1_lpi_4_dfm_reg[1]_0 ;
  input \tmp_1_lpi_4_dfm_reg[2] ;
  input \tmp_1_lpi_4_dfm_reg[2]_0 ;
  input \tmp_1_lpi_4_dfm_reg[3] ;
  input \tmp_1_lpi_4_dfm_reg[3]_0 ;
  input \tmp_1_lpi_4_dfm_reg[6] ;
  input \tmp_1_lpi_4_dfm_reg[6]_0 ;
  input \tmp_1_lpi_4_dfm_reg[7] ;
  input \tmp_1_lpi_4_dfm_reg[7]_0 ;
  input \tmp_1_lpi_4_dfm_reg[8] ;
  input \tmp_1_lpi_4_dfm_reg[8]_0 ;
  input \tmp_1_lpi_4_dfm_reg[13] ;
  input \tmp_1_lpi_4_dfm_reg[13]_0 ;
  input \tmp_1_lpi_4_dfm_reg[14] ;
  input \tmp_1_lpi_4_dfm_reg[14]_0 ;
  input \tmp_1_lpi_4_dfm_reg[15] ;
  input \tmp_1_lpi_4_dfm_reg[15]_0 ;
  input \tmp_1_lpi_4_dfm_reg[16] ;
  input \tmp_1_lpi_4_dfm_reg[16]_0 ;
  input \tmp_1_lpi_4_dfm_reg[18] ;
  input \tmp_1_lpi_4_dfm_reg[18]_0 ;
  input \tmp_1_lpi_4_dfm_reg[19] ;
  input \tmp_1_lpi_4_dfm_reg[19]_0 ;
  input \tmp_1_lpi_4_dfm_reg[21] ;
  input \tmp_1_lpi_4_dfm_reg[21]_0 ;
  input \tmp_1_lpi_4_dfm_reg[23] ;
  input \tmp_1_lpi_4_dfm_reg[23]_0 ;
  input \tmp_1_lpi_4_dfm_reg[27] ;
  input \tmp_1_lpi_4_dfm_reg[27]_0 ;
  input \tmp_1_lpi_4_dfm_reg[28] ;
  input \tmp_1_lpi_4_dfm_reg[28]_0 ;
  input \tmp_1_lpi_4_dfm_reg[30]_0 ;
  input \tmp_1_lpi_4_dfm_reg[30]_1 ;
  input nl_modulo_add_cmp_base_rsc_dat_carry__0_i_5;
  input nl_modulo_add_cmp_base_rsc_dat_carry__0_i_5_0;
  input VEC_LOOP_VEC_LOOP_and_12_itm;
  input [0:0]nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_1;
  input VEC_LOOP_VEC_LOOP_and_5_itm;
  input [0:0]E;

  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]S;
  wire VEC_LOOP_VEC_LOOP_and_12_itm;
  wire VEC_LOOP_VEC_LOOP_and_12_itm_reg;
  wire VEC_LOOP_VEC_LOOP_and_12_itm_reg_0;
  wire VEC_LOOP_VEC_LOOP_and_12_itm_reg_1;
  wire VEC_LOOP_VEC_LOOP_and_12_itm_reg_10;
  wire VEC_LOOP_VEC_LOOP_and_12_itm_reg_11;
  wire VEC_LOOP_VEC_LOOP_and_12_itm_reg_12;
  wire VEC_LOOP_VEC_LOOP_and_12_itm_reg_13;
  wire VEC_LOOP_VEC_LOOP_and_12_itm_reg_14;
  wire VEC_LOOP_VEC_LOOP_and_12_itm_reg_15;
  wire VEC_LOOP_VEC_LOOP_and_12_itm_reg_16;
  wire VEC_LOOP_VEC_LOOP_and_12_itm_reg_17;
  wire VEC_LOOP_VEC_LOOP_and_12_itm_reg_18;
  wire VEC_LOOP_VEC_LOOP_and_12_itm_reg_19;
  wire VEC_LOOP_VEC_LOOP_and_12_itm_reg_2;
  wire VEC_LOOP_VEC_LOOP_and_12_itm_reg_20;
  wire VEC_LOOP_VEC_LOOP_and_12_itm_reg_21;
  wire VEC_LOOP_VEC_LOOP_and_12_itm_reg_22;
  wire VEC_LOOP_VEC_LOOP_and_12_itm_reg_23;
  wire VEC_LOOP_VEC_LOOP_and_12_itm_reg_24;
  wire VEC_LOOP_VEC_LOOP_and_12_itm_reg_25;
  wire VEC_LOOP_VEC_LOOP_and_12_itm_reg_26;
  wire VEC_LOOP_VEC_LOOP_and_12_itm_reg_27;
  wire VEC_LOOP_VEC_LOOP_and_12_itm_reg_28;
  wire VEC_LOOP_VEC_LOOP_and_12_itm_reg_29;
  wire VEC_LOOP_VEC_LOOP_and_12_itm_reg_3;
  wire VEC_LOOP_VEC_LOOP_and_12_itm_reg_4;
  wire VEC_LOOP_VEC_LOOP_and_12_itm_reg_5;
  wire VEC_LOOP_VEC_LOOP_and_12_itm_reg_6;
  wire VEC_LOOP_VEC_LOOP_and_12_itm_reg_7;
  wire VEC_LOOP_VEC_LOOP_and_12_itm_reg_8;
  wire VEC_LOOP_VEC_LOOP_and_12_itm_reg_9;
  wire VEC_LOOP_VEC_LOOP_and_5_itm;
  wire clk;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__0_i_5;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__0_i_5_0;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry__0;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry__0_0;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry__0_1;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry__0_2;
  wire [0:0]nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_1;
  wire rst;
  wire \tmp_1_lpi_4_dfm_reg[13] ;
  wire \tmp_1_lpi_4_dfm_reg[13]_0 ;
  wire \tmp_1_lpi_4_dfm_reg[14] ;
  wire \tmp_1_lpi_4_dfm_reg[14]_0 ;
  wire \tmp_1_lpi_4_dfm_reg[15] ;
  wire \tmp_1_lpi_4_dfm_reg[15]_0 ;
  wire \tmp_1_lpi_4_dfm_reg[16] ;
  wire \tmp_1_lpi_4_dfm_reg[16]_0 ;
  wire \tmp_1_lpi_4_dfm_reg[18] ;
  wire \tmp_1_lpi_4_dfm_reg[18]_0 ;
  wire \tmp_1_lpi_4_dfm_reg[19] ;
  wire \tmp_1_lpi_4_dfm_reg[19]_0 ;
  wire \tmp_1_lpi_4_dfm_reg[1] ;
  wire \tmp_1_lpi_4_dfm_reg[1]_0 ;
  wire \tmp_1_lpi_4_dfm_reg[21] ;
  wire \tmp_1_lpi_4_dfm_reg[21]_0 ;
  wire \tmp_1_lpi_4_dfm_reg[23] ;
  wire \tmp_1_lpi_4_dfm_reg[23]_0 ;
  wire \tmp_1_lpi_4_dfm_reg[27] ;
  wire \tmp_1_lpi_4_dfm_reg[27]_0 ;
  wire \tmp_1_lpi_4_dfm_reg[28] ;
  wire \tmp_1_lpi_4_dfm_reg[28]_0 ;
  wire \tmp_1_lpi_4_dfm_reg[2] ;
  wire \tmp_1_lpi_4_dfm_reg[2]_0 ;
  wire \tmp_1_lpi_4_dfm_reg[30] ;
  wire \tmp_1_lpi_4_dfm_reg[30]_0 ;
  wire \tmp_1_lpi_4_dfm_reg[30]_1 ;
  wire \tmp_1_lpi_4_dfm_reg[31] ;
  wire \tmp_1_lpi_4_dfm_reg[31]_0 ;
  wire \tmp_1_lpi_4_dfm_reg[3] ;
  wire \tmp_1_lpi_4_dfm_reg[3]_0 ;
  wire \tmp_1_lpi_4_dfm_reg[6] ;
  wire \tmp_1_lpi_4_dfm_reg[6]_0 ;
  wire \tmp_1_lpi_4_dfm_reg[7] ;
  wire \tmp_1_lpi_4_dfm_reg[7]_0 ;
  wire \tmp_1_lpi_4_dfm_reg[8] ;
  wire \tmp_1_lpi_4_dfm_reg[8]_0 ;
  wire vec_rsc_0_6_i_bcwt;
  wire vec_rsc_0_6_i_bcwt_reg;
  wire [31:0]vec_rsc_0_6_q;
  wire vec_rsc_0_6_q_11_sn_1;
  wire vec_rsc_0_6_q_13_sn_1;
  wire vec_rsc_0_6_q_14_sn_1;
  wire vec_rsc_0_6_q_15_sn_1;
  wire vec_rsc_0_6_q_16_sn_1;
  wire vec_rsc_0_6_q_18_sn_1;
  wire vec_rsc_0_6_q_19_sn_1;
  wire vec_rsc_0_6_q_1_sn_1;
  wire vec_rsc_0_6_q_21_sn_1;
  wire vec_rsc_0_6_q_23_sn_1;
  wire vec_rsc_0_6_q_27_sn_1;
  wire vec_rsc_0_6_q_28_sn_1;
  wire vec_rsc_0_6_q_2_sn_1;
  wire vec_rsc_0_6_q_30_sn_1;
  wire vec_rsc_0_6_q_31_sn_1;
  wire vec_rsc_0_6_q_3_sn_1;
  wire vec_rsc_0_6_q_6_sn_1;
  wire vec_rsc_0_6_q_7_sn_1;
  wire vec_rsc_0_6_q_8_sn_1;

  assign vec_rsc_0_6_q_11_sp_1 = vec_rsc_0_6_q_11_sn_1;
  assign vec_rsc_0_6_q_13_sp_1 = vec_rsc_0_6_q_13_sn_1;
  assign vec_rsc_0_6_q_14_sp_1 = vec_rsc_0_6_q_14_sn_1;
  assign vec_rsc_0_6_q_15_sp_1 = vec_rsc_0_6_q_15_sn_1;
  assign vec_rsc_0_6_q_16_sp_1 = vec_rsc_0_6_q_16_sn_1;
  assign vec_rsc_0_6_q_18_sp_1 = vec_rsc_0_6_q_18_sn_1;
  assign vec_rsc_0_6_q_19_sp_1 = vec_rsc_0_6_q_19_sn_1;
  assign vec_rsc_0_6_q_1_sp_1 = vec_rsc_0_6_q_1_sn_1;
  assign vec_rsc_0_6_q_21_sp_1 = vec_rsc_0_6_q_21_sn_1;
  assign vec_rsc_0_6_q_23_sp_1 = vec_rsc_0_6_q_23_sn_1;
  assign vec_rsc_0_6_q_27_sp_1 = vec_rsc_0_6_q_27_sn_1;
  assign vec_rsc_0_6_q_28_sp_1 = vec_rsc_0_6_q_28_sn_1;
  assign vec_rsc_0_6_q_2_sp_1 = vec_rsc_0_6_q_2_sn_1;
  assign vec_rsc_0_6_q_30_sp_1 = vec_rsc_0_6_q_30_sn_1;
  assign vec_rsc_0_6_q_31_sp_1 = vec_rsc_0_6_q_31_sn_1;
  assign vec_rsc_0_6_q_3_sp_1 = vec_rsc_0_6_q_3_sn_1;
  assign vec_rsc_0_6_q_6_sp_1 = vec_rsc_0_6_q_6_sn_1;
  assign vec_rsc_0_6_q_7_sp_1 = vec_rsc_0_6_q_7_sn_1;
  assign vec_rsc_0_6_q_8_sp_1 = vec_rsc_0_6_q_8_sn_1;
  Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_vec_rsc_0_6_wait_dp inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_vec_rsc_0_6_wait_dp_inst
       (.E(E),
        .Q(Q),
        .S(S),
        .VEC_LOOP_VEC_LOOP_and_12_itm(VEC_LOOP_VEC_LOOP_and_12_itm),
        .VEC_LOOP_VEC_LOOP_and_12_itm_reg(VEC_LOOP_VEC_LOOP_and_12_itm_reg),
        .VEC_LOOP_VEC_LOOP_and_12_itm_reg_0(VEC_LOOP_VEC_LOOP_and_12_itm_reg_0),
        .VEC_LOOP_VEC_LOOP_and_12_itm_reg_1(VEC_LOOP_VEC_LOOP_and_12_itm_reg_1),
        .VEC_LOOP_VEC_LOOP_and_12_itm_reg_10(VEC_LOOP_VEC_LOOP_and_12_itm_reg_10),
        .VEC_LOOP_VEC_LOOP_and_12_itm_reg_11(VEC_LOOP_VEC_LOOP_and_12_itm_reg_11),
        .VEC_LOOP_VEC_LOOP_and_12_itm_reg_12(VEC_LOOP_VEC_LOOP_and_12_itm_reg_12),
        .VEC_LOOP_VEC_LOOP_and_12_itm_reg_13(VEC_LOOP_VEC_LOOP_and_12_itm_reg_13),
        .VEC_LOOP_VEC_LOOP_and_12_itm_reg_14(VEC_LOOP_VEC_LOOP_and_12_itm_reg_14),
        .VEC_LOOP_VEC_LOOP_and_12_itm_reg_15(VEC_LOOP_VEC_LOOP_and_12_itm_reg_15),
        .VEC_LOOP_VEC_LOOP_and_12_itm_reg_16(VEC_LOOP_VEC_LOOP_and_12_itm_reg_16),
        .VEC_LOOP_VEC_LOOP_and_12_itm_reg_17(VEC_LOOP_VEC_LOOP_and_12_itm_reg_17),
        .VEC_LOOP_VEC_LOOP_and_12_itm_reg_18(VEC_LOOP_VEC_LOOP_and_12_itm_reg_18),
        .VEC_LOOP_VEC_LOOP_and_12_itm_reg_19(VEC_LOOP_VEC_LOOP_and_12_itm_reg_19),
        .VEC_LOOP_VEC_LOOP_and_12_itm_reg_2(VEC_LOOP_VEC_LOOP_and_12_itm_reg_2),
        .VEC_LOOP_VEC_LOOP_and_12_itm_reg_20(VEC_LOOP_VEC_LOOP_and_12_itm_reg_20),
        .VEC_LOOP_VEC_LOOP_and_12_itm_reg_21(VEC_LOOP_VEC_LOOP_and_12_itm_reg_21),
        .VEC_LOOP_VEC_LOOP_and_12_itm_reg_22(VEC_LOOP_VEC_LOOP_and_12_itm_reg_22),
        .VEC_LOOP_VEC_LOOP_and_12_itm_reg_23(VEC_LOOP_VEC_LOOP_and_12_itm_reg_23),
        .VEC_LOOP_VEC_LOOP_and_12_itm_reg_24(VEC_LOOP_VEC_LOOP_and_12_itm_reg_24),
        .VEC_LOOP_VEC_LOOP_and_12_itm_reg_25(VEC_LOOP_VEC_LOOP_and_12_itm_reg_25),
        .VEC_LOOP_VEC_LOOP_and_12_itm_reg_26(VEC_LOOP_VEC_LOOP_and_12_itm_reg_26),
        .VEC_LOOP_VEC_LOOP_and_12_itm_reg_27(VEC_LOOP_VEC_LOOP_and_12_itm_reg_27),
        .VEC_LOOP_VEC_LOOP_and_12_itm_reg_28(VEC_LOOP_VEC_LOOP_and_12_itm_reg_28),
        .VEC_LOOP_VEC_LOOP_and_12_itm_reg_29(VEC_LOOP_VEC_LOOP_and_12_itm_reg_29),
        .VEC_LOOP_VEC_LOOP_and_12_itm_reg_3(VEC_LOOP_VEC_LOOP_and_12_itm_reg_3),
        .VEC_LOOP_VEC_LOOP_and_12_itm_reg_4(VEC_LOOP_VEC_LOOP_and_12_itm_reg_4),
        .VEC_LOOP_VEC_LOOP_and_12_itm_reg_5(VEC_LOOP_VEC_LOOP_and_12_itm_reg_5),
        .VEC_LOOP_VEC_LOOP_and_12_itm_reg_6(VEC_LOOP_VEC_LOOP_and_12_itm_reg_6),
        .VEC_LOOP_VEC_LOOP_and_12_itm_reg_7(VEC_LOOP_VEC_LOOP_and_12_itm_reg_7),
        .VEC_LOOP_VEC_LOOP_and_12_itm_reg_8(VEC_LOOP_VEC_LOOP_and_12_itm_reg_8),
        .VEC_LOOP_VEC_LOOP_and_12_itm_reg_9(VEC_LOOP_VEC_LOOP_and_12_itm_reg_9),
        .VEC_LOOP_VEC_LOOP_and_5_itm(VEC_LOOP_VEC_LOOP_and_5_itm),
        .clk(clk),
        .nl_modulo_add_cmp_base_rsc_dat_carry__0_i_5(nl_modulo_add_cmp_base_rsc_dat_carry__0_i_5),
        .nl_modulo_add_cmp_base_rsc_dat_carry__0_i_5_0(nl_modulo_add_cmp_base_rsc_dat_carry__0_i_5_0),
        .nl_modulo_sub_cmp_base_rsc_dat_carry__0(nl_modulo_sub_cmp_base_rsc_dat_carry__0),
        .nl_modulo_sub_cmp_base_rsc_dat_carry__0_0(nl_modulo_sub_cmp_base_rsc_dat_carry__0_0),
        .nl_modulo_sub_cmp_base_rsc_dat_carry__0_1(nl_modulo_sub_cmp_base_rsc_dat_carry__0_1),
        .nl_modulo_sub_cmp_base_rsc_dat_carry__0_2(nl_modulo_sub_cmp_base_rsc_dat_carry__0_2),
        .nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_1(nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_1),
        .rst(rst),
        .\tmp_1_lpi_4_dfm_reg[13] (\tmp_1_lpi_4_dfm_reg[13] ),
        .\tmp_1_lpi_4_dfm_reg[13]_0 (\tmp_1_lpi_4_dfm_reg[13]_0 ),
        .\tmp_1_lpi_4_dfm_reg[14] (\tmp_1_lpi_4_dfm_reg[14] ),
        .\tmp_1_lpi_4_dfm_reg[14]_0 (\tmp_1_lpi_4_dfm_reg[14]_0 ),
        .\tmp_1_lpi_4_dfm_reg[15] (\tmp_1_lpi_4_dfm_reg[15] ),
        .\tmp_1_lpi_4_dfm_reg[15]_0 (\tmp_1_lpi_4_dfm_reg[15]_0 ),
        .\tmp_1_lpi_4_dfm_reg[16] (\tmp_1_lpi_4_dfm_reg[16] ),
        .\tmp_1_lpi_4_dfm_reg[16]_0 (\tmp_1_lpi_4_dfm_reg[16]_0 ),
        .\tmp_1_lpi_4_dfm_reg[18] (\tmp_1_lpi_4_dfm_reg[18] ),
        .\tmp_1_lpi_4_dfm_reg[18]_0 (\tmp_1_lpi_4_dfm_reg[18]_0 ),
        .\tmp_1_lpi_4_dfm_reg[19] (\tmp_1_lpi_4_dfm_reg[19] ),
        .\tmp_1_lpi_4_dfm_reg[19]_0 (\tmp_1_lpi_4_dfm_reg[19]_0 ),
        .\tmp_1_lpi_4_dfm_reg[1] (\tmp_1_lpi_4_dfm_reg[1] ),
        .\tmp_1_lpi_4_dfm_reg[1]_0 (\tmp_1_lpi_4_dfm_reg[1]_0 ),
        .\tmp_1_lpi_4_dfm_reg[21] (\tmp_1_lpi_4_dfm_reg[21] ),
        .\tmp_1_lpi_4_dfm_reg[21]_0 (\tmp_1_lpi_4_dfm_reg[21]_0 ),
        .\tmp_1_lpi_4_dfm_reg[23] (\tmp_1_lpi_4_dfm_reg[23] ),
        .\tmp_1_lpi_4_dfm_reg[23]_0 (\tmp_1_lpi_4_dfm_reg[23]_0 ),
        .\tmp_1_lpi_4_dfm_reg[27] (\tmp_1_lpi_4_dfm_reg[27] ),
        .\tmp_1_lpi_4_dfm_reg[27]_0 (\tmp_1_lpi_4_dfm_reg[27]_0 ),
        .\tmp_1_lpi_4_dfm_reg[28] (\tmp_1_lpi_4_dfm_reg[28] ),
        .\tmp_1_lpi_4_dfm_reg[28]_0 (\tmp_1_lpi_4_dfm_reg[28]_0 ),
        .\tmp_1_lpi_4_dfm_reg[2] (\tmp_1_lpi_4_dfm_reg[2] ),
        .\tmp_1_lpi_4_dfm_reg[2]_0 (\tmp_1_lpi_4_dfm_reg[2]_0 ),
        .\tmp_1_lpi_4_dfm_reg[30] (\tmp_1_lpi_4_dfm_reg[30] ),
        .\tmp_1_lpi_4_dfm_reg[30]_0 (\tmp_1_lpi_4_dfm_reg[30]_0 ),
        .\tmp_1_lpi_4_dfm_reg[30]_1 (\tmp_1_lpi_4_dfm_reg[30]_1 ),
        .\tmp_1_lpi_4_dfm_reg[31] (\tmp_1_lpi_4_dfm_reg[31] ),
        .\tmp_1_lpi_4_dfm_reg[31]_0 (\tmp_1_lpi_4_dfm_reg[31]_0 ),
        .\tmp_1_lpi_4_dfm_reg[3] (\tmp_1_lpi_4_dfm_reg[3] ),
        .\tmp_1_lpi_4_dfm_reg[3]_0 (\tmp_1_lpi_4_dfm_reg[3]_0 ),
        .\tmp_1_lpi_4_dfm_reg[6] (\tmp_1_lpi_4_dfm_reg[6] ),
        .\tmp_1_lpi_4_dfm_reg[6]_0 (\tmp_1_lpi_4_dfm_reg[6]_0 ),
        .\tmp_1_lpi_4_dfm_reg[7] (\tmp_1_lpi_4_dfm_reg[7] ),
        .\tmp_1_lpi_4_dfm_reg[7]_0 (\tmp_1_lpi_4_dfm_reg[7]_0 ),
        .\tmp_1_lpi_4_dfm_reg[8] (\tmp_1_lpi_4_dfm_reg[8] ),
        .\tmp_1_lpi_4_dfm_reg[8]_0 (\tmp_1_lpi_4_dfm_reg[8]_0 ),
        .vec_rsc_0_6_i_bcwt_reg_0(vec_rsc_0_6_i_bcwt),
        .vec_rsc_0_6_i_bcwt_reg_1(vec_rsc_0_6_i_bcwt_reg),
        .vec_rsc_0_6_q(vec_rsc_0_6_q),
        .vec_rsc_0_6_q_11_sp_1(vec_rsc_0_6_q_11_sn_1),
        .vec_rsc_0_6_q_13_sp_1(vec_rsc_0_6_q_13_sn_1),
        .vec_rsc_0_6_q_14_sp_1(vec_rsc_0_6_q_14_sn_1),
        .vec_rsc_0_6_q_15_sp_1(vec_rsc_0_6_q_15_sn_1),
        .vec_rsc_0_6_q_16_sp_1(vec_rsc_0_6_q_16_sn_1),
        .vec_rsc_0_6_q_18_sp_1(vec_rsc_0_6_q_18_sn_1),
        .vec_rsc_0_6_q_19_sp_1(vec_rsc_0_6_q_19_sn_1),
        .vec_rsc_0_6_q_1_sp_1(vec_rsc_0_6_q_1_sn_1),
        .vec_rsc_0_6_q_21_sp_1(vec_rsc_0_6_q_21_sn_1),
        .vec_rsc_0_6_q_23_sp_1(vec_rsc_0_6_q_23_sn_1),
        .vec_rsc_0_6_q_27_sp_1(vec_rsc_0_6_q_27_sn_1),
        .vec_rsc_0_6_q_28_sp_1(vec_rsc_0_6_q_28_sn_1),
        .vec_rsc_0_6_q_2_sp_1(vec_rsc_0_6_q_2_sn_1),
        .vec_rsc_0_6_q_30_sp_1(vec_rsc_0_6_q_30_sn_1),
        .vec_rsc_0_6_q_31_sp_1(vec_rsc_0_6_q_31_sn_1),
        .vec_rsc_0_6_q_3_sp_1(vec_rsc_0_6_q_3_sn_1),
        .vec_rsc_0_6_q_6_sp_1(vec_rsc_0_6_q_6_sn_1),
        .vec_rsc_0_6_q_7_sp_1(vec_rsc_0_6_q_7_sn_1),
        .vec_rsc_0_6_q_8_sp_1(vec_rsc_0_6_q_8_sn_1));
endmodule

(* ORIG_REF_NAME = "inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_vec_rsc_0_6_wait_dp" *) 
module Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_vec_rsc_0_6_wait_dp
   (vec_rsc_0_6_i_bcwt_reg_0,
    S,
    vec_rsc_0_6_q_11_sp_1,
    vec_rsc_0_6_q_31_sp_1,
    vec_rsc_0_6_q_1_sp_1,
    vec_rsc_0_6_q_2_sp_1,
    vec_rsc_0_6_q_3_sp_1,
    vec_rsc_0_6_q_6_sp_1,
    vec_rsc_0_6_q_7_sp_1,
    vec_rsc_0_6_q_8_sp_1,
    vec_rsc_0_6_q_13_sp_1,
    vec_rsc_0_6_q_14_sp_1,
    vec_rsc_0_6_q_15_sp_1,
    vec_rsc_0_6_q_16_sp_1,
    vec_rsc_0_6_q_18_sp_1,
    vec_rsc_0_6_q_19_sp_1,
    vec_rsc_0_6_q_21_sp_1,
    vec_rsc_0_6_q_23_sp_1,
    vec_rsc_0_6_q_27_sp_1,
    vec_rsc_0_6_q_28_sp_1,
    vec_rsc_0_6_q_30_sp_1,
    VEC_LOOP_VEC_LOOP_and_12_itm_reg,
    VEC_LOOP_VEC_LOOP_and_12_itm_reg_0,
    VEC_LOOP_VEC_LOOP_and_12_itm_reg_1,
    VEC_LOOP_VEC_LOOP_and_12_itm_reg_2,
    VEC_LOOP_VEC_LOOP_and_12_itm_reg_3,
    VEC_LOOP_VEC_LOOP_and_12_itm_reg_4,
    VEC_LOOP_VEC_LOOP_and_12_itm_reg_5,
    VEC_LOOP_VEC_LOOP_and_12_itm_reg_6,
    VEC_LOOP_VEC_LOOP_and_12_itm_reg_7,
    VEC_LOOP_VEC_LOOP_and_12_itm_reg_8,
    VEC_LOOP_VEC_LOOP_and_12_itm_reg_9,
    VEC_LOOP_VEC_LOOP_and_12_itm_reg_10,
    VEC_LOOP_VEC_LOOP_and_12_itm_reg_11,
    VEC_LOOP_VEC_LOOP_and_12_itm_reg_12,
    VEC_LOOP_VEC_LOOP_and_12_itm_reg_13,
    VEC_LOOP_VEC_LOOP_and_12_itm_reg_14,
    VEC_LOOP_VEC_LOOP_and_12_itm_reg_15,
    VEC_LOOP_VEC_LOOP_and_12_itm_reg_16,
    VEC_LOOP_VEC_LOOP_and_12_itm_reg_17,
    VEC_LOOP_VEC_LOOP_and_12_itm_reg_18,
    VEC_LOOP_VEC_LOOP_and_12_itm_reg_19,
    VEC_LOOP_VEC_LOOP_and_12_itm_reg_20,
    VEC_LOOP_VEC_LOOP_and_12_itm_reg_21,
    VEC_LOOP_VEC_LOOP_and_12_itm_reg_22,
    VEC_LOOP_VEC_LOOP_and_12_itm_reg_23,
    VEC_LOOP_VEC_LOOP_and_12_itm_reg_24,
    VEC_LOOP_VEC_LOOP_and_12_itm_reg_25,
    VEC_LOOP_VEC_LOOP_and_12_itm_reg_26,
    VEC_LOOP_VEC_LOOP_and_12_itm_reg_27,
    VEC_LOOP_VEC_LOOP_and_12_itm_reg_28,
    VEC_LOOP_VEC_LOOP_and_12_itm_reg_29,
    rst,
    vec_rsc_0_6_i_bcwt_reg_1,
    clk,
    Q,
    nl_modulo_sub_cmp_base_rsc_dat_carry__0,
    nl_modulo_sub_cmp_base_rsc_dat_carry__0_0,
    nl_modulo_sub_cmp_base_rsc_dat_carry__0_1,
    nl_modulo_sub_cmp_base_rsc_dat_carry__0_2,
    \tmp_1_lpi_4_dfm_reg[31] ,
    \tmp_1_lpi_4_dfm_reg[30] ,
    vec_rsc_0_6_q,
    \tmp_1_lpi_4_dfm_reg[31]_0 ,
    \tmp_1_lpi_4_dfm_reg[1] ,
    \tmp_1_lpi_4_dfm_reg[1]_0 ,
    \tmp_1_lpi_4_dfm_reg[2] ,
    \tmp_1_lpi_4_dfm_reg[2]_0 ,
    \tmp_1_lpi_4_dfm_reg[3] ,
    \tmp_1_lpi_4_dfm_reg[3]_0 ,
    \tmp_1_lpi_4_dfm_reg[6] ,
    \tmp_1_lpi_4_dfm_reg[6]_0 ,
    \tmp_1_lpi_4_dfm_reg[7] ,
    \tmp_1_lpi_4_dfm_reg[7]_0 ,
    \tmp_1_lpi_4_dfm_reg[8] ,
    \tmp_1_lpi_4_dfm_reg[8]_0 ,
    \tmp_1_lpi_4_dfm_reg[13] ,
    \tmp_1_lpi_4_dfm_reg[13]_0 ,
    \tmp_1_lpi_4_dfm_reg[14] ,
    \tmp_1_lpi_4_dfm_reg[14]_0 ,
    \tmp_1_lpi_4_dfm_reg[15] ,
    \tmp_1_lpi_4_dfm_reg[15]_0 ,
    \tmp_1_lpi_4_dfm_reg[16] ,
    \tmp_1_lpi_4_dfm_reg[16]_0 ,
    \tmp_1_lpi_4_dfm_reg[18] ,
    \tmp_1_lpi_4_dfm_reg[18]_0 ,
    \tmp_1_lpi_4_dfm_reg[19] ,
    \tmp_1_lpi_4_dfm_reg[19]_0 ,
    \tmp_1_lpi_4_dfm_reg[21] ,
    \tmp_1_lpi_4_dfm_reg[21]_0 ,
    \tmp_1_lpi_4_dfm_reg[23] ,
    \tmp_1_lpi_4_dfm_reg[23]_0 ,
    \tmp_1_lpi_4_dfm_reg[27] ,
    \tmp_1_lpi_4_dfm_reg[27]_0 ,
    \tmp_1_lpi_4_dfm_reg[28] ,
    \tmp_1_lpi_4_dfm_reg[28]_0 ,
    \tmp_1_lpi_4_dfm_reg[30]_0 ,
    \tmp_1_lpi_4_dfm_reg[30]_1 ,
    nl_modulo_add_cmp_base_rsc_dat_carry__0_i_5,
    nl_modulo_add_cmp_base_rsc_dat_carry__0_i_5_0,
    VEC_LOOP_VEC_LOOP_and_12_itm,
    nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_1,
    VEC_LOOP_VEC_LOOP_and_5_itm,
    E);
  output vec_rsc_0_6_i_bcwt_reg_0;
  output [0:0]S;
  output vec_rsc_0_6_q_11_sp_1;
  output vec_rsc_0_6_q_31_sp_1;
  output vec_rsc_0_6_q_1_sp_1;
  output vec_rsc_0_6_q_2_sp_1;
  output vec_rsc_0_6_q_3_sp_1;
  output vec_rsc_0_6_q_6_sp_1;
  output vec_rsc_0_6_q_7_sp_1;
  output vec_rsc_0_6_q_8_sp_1;
  output vec_rsc_0_6_q_13_sp_1;
  output vec_rsc_0_6_q_14_sp_1;
  output vec_rsc_0_6_q_15_sp_1;
  output vec_rsc_0_6_q_16_sp_1;
  output vec_rsc_0_6_q_18_sp_1;
  output vec_rsc_0_6_q_19_sp_1;
  output vec_rsc_0_6_q_21_sp_1;
  output vec_rsc_0_6_q_23_sp_1;
  output vec_rsc_0_6_q_27_sp_1;
  output vec_rsc_0_6_q_28_sp_1;
  output vec_rsc_0_6_q_30_sp_1;
  output VEC_LOOP_VEC_LOOP_and_12_itm_reg;
  output VEC_LOOP_VEC_LOOP_and_12_itm_reg_0;
  output VEC_LOOP_VEC_LOOP_and_12_itm_reg_1;
  output VEC_LOOP_VEC_LOOP_and_12_itm_reg_2;
  output VEC_LOOP_VEC_LOOP_and_12_itm_reg_3;
  output VEC_LOOP_VEC_LOOP_and_12_itm_reg_4;
  output VEC_LOOP_VEC_LOOP_and_12_itm_reg_5;
  output VEC_LOOP_VEC_LOOP_and_12_itm_reg_6;
  output VEC_LOOP_VEC_LOOP_and_12_itm_reg_7;
  output VEC_LOOP_VEC_LOOP_and_12_itm_reg_8;
  output VEC_LOOP_VEC_LOOP_and_12_itm_reg_9;
  output VEC_LOOP_VEC_LOOP_and_12_itm_reg_10;
  output VEC_LOOP_VEC_LOOP_and_12_itm_reg_11;
  output VEC_LOOP_VEC_LOOP_and_12_itm_reg_12;
  output VEC_LOOP_VEC_LOOP_and_12_itm_reg_13;
  output VEC_LOOP_VEC_LOOP_and_12_itm_reg_14;
  output VEC_LOOP_VEC_LOOP_and_12_itm_reg_15;
  output VEC_LOOP_VEC_LOOP_and_12_itm_reg_16;
  output VEC_LOOP_VEC_LOOP_and_12_itm_reg_17;
  output VEC_LOOP_VEC_LOOP_and_12_itm_reg_18;
  output VEC_LOOP_VEC_LOOP_and_12_itm_reg_19;
  output VEC_LOOP_VEC_LOOP_and_12_itm_reg_20;
  output VEC_LOOP_VEC_LOOP_and_12_itm_reg_21;
  output VEC_LOOP_VEC_LOOP_and_12_itm_reg_22;
  output VEC_LOOP_VEC_LOOP_and_12_itm_reg_23;
  output VEC_LOOP_VEC_LOOP_and_12_itm_reg_24;
  output VEC_LOOP_VEC_LOOP_and_12_itm_reg_25;
  output VEC_LOOP_VEC_LOOP_and_12_itm_reg_26;
  output VEC_LOOP_VEC_LOOP_and_12_itm_reg_27;
  output VEC_LOOP_VEC_LOOP_and_12_itm_reg_28;
  output VEC_LOOP_VEC_LOOP_and_12_itm_reg_29;
  input rst;
  input vec_rsc_0_6_i_bcwt_reg_1;
  input clk;
  input [0:0]Q;
  input nl_modulo_sub_cmp_base_rsc_dat_carry__0;
  input nl_modulo_sub_cmp_base_rsc_dat_carry__0_0;
  input nl_modulo_sub_cmp_base_rsc_dat_carry__0_1;
  input nl_modulo_sub_cmp_base_rsc_dat_carry__0_2;
  input \tmp_1_lpi_4_dfm_reg[31] ;
  input \tmp_1_lpi_4_dfm_reg[30] ;
  input [31:0]vec_rsc_0_6_q;
  input \tmp_1_lpi_4_dfm_reg[31]_0 ;
  input \tmp_1_lpi_4_dfm_reg[1] ;
  input \tmp_1_lpi_4_dfm_reg[1]_0 ;
  input \tmp_1_lpi_4_dfm_reg[2] ;
  input \tmp_1_lpi_4_dfm_reg[2]_0 ;
  input \tmp_1_lpi_4_dfm_reg[3] ;
  input \tmp_1_lpi_4_dfm_reg[3]_0 ;
  input \tmp_1_lpi_4_dfm_reg[6] ;
  input \tmp_1_lpi_4_dfm_reg[6]_0 ;
  input \tmp_1_lpi_4_dfm_reg[7] ;
  input \tmp_1_lpi_4_dfm_reg[7]_0 ;
  input \tmp_1_lpi_4_dfm_reg[8] ;
  input \tmp_1_lpi_4_dfm_reg[8]_0 ;
  input \tmp_1_lpi_4_dfm_reg[13] ;
  input \tmp_1_lpi_4_dfm_reg[13]_0 ;
  input \tmp_1_lpi_4_dfm_reg[14] ;
  input \tmp_1_lpi_4_dfm_reg[14]_0 ;
  input \tmp_1_lpi_4_dfm_reg[15] ;
  input \tmp_1_lpi_4_dfm_reg[15]_0 ;
  input \tmp_1_lpi_4_dfm_reg[16] ;
  input \tmp_1_lpi_4_dfm_reg[16]_0 ;
  input \tmp_1_lpi_4_dfm_reg[18] ;
  input \tmp_1_lpi_4_dfm_reg[18]_0 ;
  input \tmp_1_lpi_4_dfm_reg[19] ;
  input \tmp_1_lpi_4_dfm_reg[19]_0 ;
  input \tmp_1_lpi_4_dfm_reg[21] ;
  input \tmp_1_lpi_4_dfm_reg[21]_0 ;
  input \tmp_1_lpi_4_dfm_reg[23] ;
  input \tmp_1_lpi_4_dfm_reg[23]_0 ;
  input \tmp_1_lpi_4_dfm_reg[27] ;
  input \tmp_1_lpi_4_dfm_reg[27]_0 ;
  input \tmp_1_lpi_4_dfm_reg[28] ;
  input \tmp_1_lpi_4_dfm_reg[28]_0 ;
  input \tmp_1_lpi_4_dfm_reg[30]_0 ;
  input \tmp_1_lpi_4_dfm_reg[30]_1 ;
  input nl_modulo_add_cmp_base_rsc_dat_carry__0_i_5;
  input nl_modulo_add_cmp_base_rsc_dat_carry__0_i_5_0;
  input VEC_LOOP_VEC_LOOP_and_12_itm;
  input [0:0]nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_1;
  input VEC_LOOP_VEC_LOOP_and_5_itm;
  input [0:0]E;

  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]S;
  wire VEC_LOOP_VEC_LOOP_and_12_itm;
  wire VEC_LOOP_VEC_LOOP_and_12_itm_reg;
  wire VEC_LOOP_VEC_LOOP_and_12_itm_reg_0;
  wire VEC_LOOP_VEC_LOOP_and_12_itm_reg_1;
  wire VEC_LOOP_VEC_LOOP_and_12_itm_reg_10;
  wire VEC_LOOP_VEC_LOOP_and_12_itm_reg_11;
  wire VEC_LOOP_VEC_LOOP_and_12_itm_reg_12;
  wire VEC_LOOP_VEC_LOOP_and_12_itm_reg_13;
  wire VEC_LOOP_VEC_LOOP_and_12_itm_reg_14;
  wire VEC_LOOP_VEC_LOOP_and_12_itm_reg_15;
  wire VEC_LOOP_VEC_LOOP_and_12_itm_reg_16;
  wire VEC_LOOP_VEC_LOOP_and_12_itm_reg_17;
  wire VEC_LOOP_VEC_LOOP_and_12_itm_reg_18;
  wire VEC_LOOP_VEC_LOOP_and_12_itm_reg_19;
  wire VEC_LOOP_VEC_LOOP_and_12_itm_reg_2;
  wire VEC_LOOP_VEC_LOOP_and_12_itm_reg_20;
  wire VEC_LOOP_VEC_LOOP_and_12_itm_reg_21;
  wire VEC_LOOP_VEC_LOOP_and_12_itm_reg_22;
  wire VEC_LOOP_VEC_LOOP_and_12_itm_reg_23;
  wire VEC_LOOP_VEC_LOOP_and_12_itm_reg_24;
  wire VEC_LOOP_VEC_LOOP_and_12_itm_reg_25;
  wire VEC_LOOP_VEC_LOOP_and_12_itm_reg_26;
  wire VEC_LOOP_VEC_LOOP_and_12_itm_reg_27;
  wire VEC_LOOP_VEC_LOOP_and_12_itm_reg_28;
  wire VEC_LOOP_VEC_LOOP_and_12_itm_reg_29;
  wire VEC_LOOP_VEC_LOOP_and_12_itm_reg_3;
  wire VEC_LOOP_VEC_LOOP_and_12_itm_reg_4;
  wire VEC_LOOP_VEC_LOOP_and_12_itm_reg_5;
  wire VEC_LOOP_VEC_LOOP_and_12_itm_reg_6;
  wire VEC_LOOP_VEC_LOOP_and_12_itm_reg_7;
  wire VEC_LOOP_VEC_LOOP_and_12_itm_reg_8;
  wire VEC_LOOP_VEC_LOOP_and_12_itm_reg_9;
  wire VEC_LOOP_VEC_LOOP_and_5_itm;
  wire clk;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__0_i_5;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__0_i_5_0;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry__0;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry__0_0;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry__0_1;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry__0_2;
  wire [0:0]nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_1;
  wire rst;
  wire \tmp_1_lpi_4_dfm_reg[13] ;
  wire \tmp_1_lpi_4_dfm_reg[13]_0 ;
  wire \tmp_1_lpi_4_dfm_reg[14] ;
  wire \tmp_1_lpi_4_dfm_reg[14]_0 ;
  wire \tmp_1_lpi_4_dfm_reg[15] ;
  wire \tmp_1_lpi_4_dfm_reg[15]_0 ;
  wire \tmp_1_lpi_4_dfm_reg[16] ;
  wire \tmp_1_lpi_4_dfm_reg[16]_0 ;
  wire \tmp_1_lpi_4_dfm_reg[18] ;
  wire \tmp_1_lpi_4_dfm_reg[18]_0 ;
  wire \tmp_1_lpi_4_dfm_reg[19] ;
  wire \tmp_1_lpi_4_dfm_reg[19]_0 ;
  wire \tmp_1_lpi_4_dfm_reg[1] ;
  wire \tmp_1_lpi_4_dfm_reg[1]_0 ;
  wire \tmp_1_lpi_4_dfm_reg[21] ;
  wire \tmp_1_lpi_4_dfm_reg[21]_0 ;
  wire \tmp_1_lpi_4_dfm_reg[23] ;
  wire \tmp_1_lpi_4_dfm_reg[23]_0 ;
  wire \tmp_1_lpi_4_dfm_reg[27] ;
  wire \tmp_1_lpi_4_dfm_reg[27]_0 ;
  wire \tmp_1_lpi_4_dfm_reg[28] ;
  wire \tmp_1_lpi_4_dfm_reg[28]_0 ;
  wire \tmp_1_lpi_4_dfm_reg[2] ;
  wire \tmp_1_lpi_4_dfm_reg[2]_0 ;
  wire \tmp_1_lpi_4_dfm_reg[30] ;
  wire \tmp_1_lpi_4_dfm_reg[30]_0 ;
  wire \tmp_1_lpi_4_dfm_reg[30]_1 ;
  wire \tmp_1_lpi_4_dfm_reg[31] ;
  wire \tmp_1_lpi_4_dfm_reg[31]_0 ;
  wire \tmp_1_lpi_4_dfm_reg[3] ;
  wire \tmp_1_lpi_4_dfm_reg[3]_0 ;
  wire \tmp_1_lpi_4_dfm_reg[6] ;
  wire \tmp_1_lpi_4_dfm_reg[6]_0 ;
  wire \tmp_1_lpi_4_dfm_reg[7] ;
  wire \tmp_1_lpi_4_dfm_reg[7]_0 ;
  wire \tmp_1_lpi_4_dfm_reg[8] ;
  wire \tmp_1_lpi_4_dfm_reg[8]_0 ;
  wire vec_rsc_0_6_i_bcwt_reg_0;
  wire vec_rsc_0_6_i_bcwt_reg_1;
  wire [31:0]vec_rsc_0_6_i_q_d_bfwt;
  wire [31:0]vec_rsc_0_6_q;
  wire vec_rsc_0_6_q_11_sn_1;
  wire vec_rsc_0_6_q_13_sn_1;
  wire vec_rsc_0_6_q_14_sn_1;
  wire vec_rsc_0_6_q_15_sn_1;
  wire vec_rsc_0_6_q_16_sn_1;
  wire vec_rsc_0_6_q_18_sn_1;
  wire vec_rsc_0_6_q_19_sn_1;
  wire vec_rsc_0_6_q_1_sn_1;
  wire vec_rsc_0_6_q_21_sn_1;
  wire vec_rsc_0_6_q_23_sn_1;
  wire vec_rsc_0_6_q_27_sn_1;
  wire vec_rsc_0_6_q_28_sn_1;
  wire vec_rsc_0_6_q_2_sn_1;
  wire vec_rsc_0_6_q_30_sn_1;
  wire vec_rsc_0_6_q_31_sn_1;
  wire vec_rsc_0_6_q_3_sn_1;
  wire vec_rsc_0_6_q_6_sn_1;
  wire vec_rsc_0_6_q_7_sn_1;
  wire vec_rsc_0_6_q_8_sn_1;

  assign vec_rsc_0_6_q_11_sp_1 = vec_rsc_0_6_q_11_sn_1;
  assign vec_rsc_0_6_q_13_sp_1 = vec_rsc_0_6_q_13_sn_1;
  assign vec_rsc_0_6_q_14_sp_1 = vec_rsc_0_6_q_14_sn_1;
  assign vec_rsc_0_6_q_15_sp_1 = vec_rsc_0_6_q_15_sn_1;
  assign vec_rsc_0_6_q_16_sp_1 = vec_rsc_0_6_q_16_sn_1;
  assign vec_rsc_0_6_q_18_sp_1 = vec_rsc_0_6_q_18_sn_1;
  assign vec_rsc_0_6_q_19_sp_1 = vec_rsc_0_6_q_19_sn_1;
  assign vec_rsc_0_6_q_1_sp_1 = vec_rsc_0_6_q_1_sn_1;
  assign vec_rsc_0_6_q_21_sp_1 = vec_rsc_0_6_q_21_sn_1;
  assign vec_rsc_0_6_q_23_sp_1 = vec_rsc_0_6_q_23_sn_1;
  assign vec_rsc_0_6_q_27_sp_1 = vec_rsc_0_6_q_27_sn_1;
  assign vec_rsc_0_6_q_28_sp_1 = vec_rsc_0_6_q_28_sn_1;
  assign vec_rsc_0_6_q_2_sp_1 = vec_rsc_0_6_q_2_sn_1;
  assign vec_rsc_0_6_q_30_sp_1 = vec_rsc_0_6_q_30_sn_1;
  assign vec_rsc_0_6_q_31_sp_1 = vec_rsc_0_6_q_31_sn_1;
  assign vec_rsc_0_6_q_3_sp_1 = vec_rsc_0_6_q_3_sn_1;
  assign vec_rsc_0_6_q_6_sp_1 = vec_rsc_0_6_q_6_sn_1;
  assign vec_rsc_0_6_q_7_sp_1 = vec_rsc_0_6_q_7_sn_1;
  assign vec_rsc_0_6_q_8_sp_1 = vec_rsc_0_6_q_8_sn_1;
  LUT6 #(
    .INIT(64'hE2E2E2000000E200)) 
    nl_modulo_add_cmp_base_rsc_dat_carry__0_i_11
       (.I0(VEC_LOOP_VEC_LOOP_and_12_itm),
        .I1(nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_1),
        .I2(VEC_LOOP_VEC_LOOP_and_5_itm),
        .I3(vec_rsc_0_6_q[15]),
        .I4(vec_rsc_0_6_i_bcwt_reg_0),
        .I5(vec_rsc_0_6_i_q_d_bfwt[15]),
        .O(VEC_LOOP_VEC_LOOP_and_12_itm_reg_14));
  LUT6 #(
    .INIT(64'hE2E2E2000000E200)) 
    nl_modulo_add_cmp_base_rsc_dat_carry__0_i_15
       (.I0(VEC_LOOP_VEC_LOOP_and_12_itm),
        .I1(nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_1),
        .I2(VEC_LOOP_VEC_LOOP_and_5_itm),
        .I3(vec_rsc_0_6_q[14]),
        .I4(vec_rsc_0_6_i_bcwt_reg_0),
        .I5(vec_rsc_0_6_i_q_d_bfwt[14]),
        .O(VEC_LOOP_VEC_LOOP_and_12_itm_reg_13));
  LUT6 #(
    .INIT(64'hE2E2E2000000E200)) 
    nl_modulo_add_cmp_base_rsc_dat_carry__0_i_19
       (.I0(VEC_LOOP_VEC_LOOP_and_12_itm),
        .I1(nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_1),
        .I2(VEC_LOOP_VEC_LOOP_and_5_itm),
        .I3(vec_rsc_0_6_q[13]),
        .I4(vec_rsc_0_6_i_bcwt_reg_0),
        .I5(vec_rsc_0_6_i_q_d_bfwt[13]),
        .O(VEC_LOOP_VEC_LOOP_and_12_itm_reg_12));
  LUT6 #(
    .INIT(64'hE2E2E2000000E200)) 
    nl_modulo_add_cmp_base_rsc_dat_carry__0_i_22
       (.I0(VEC_LOOP_VEC_LOOP_and_12_itm),
        .I1(nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_1),
        .I2(VEC_LOOP_VEC_LOOP_and_5_itm),
        .I3(vec_rsc_0_6_q[12]),
        .I4(vec_rsc_0_6_i_bcwt_reg_0),
        .I5(vec_rsc_0_6_i_q_d_bfwt[12]),
        .O(VEC_LOOP_VEC_LOOP_and_12_itm_reg_11));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEAAAEA)) 
    nl_modulo_add_cmp_base_rsc_dat_carry__0_i_28
       (.I0(nl_modulo_add_cmp_base_rsc_dat_carry__0_i_5),
        .I1(\tmp_1_lpi_4_dfm_reg[30] ),
        .I2(vec_rsc_0_6_q[11]),
        .I3(vec_rsc_0_6_i_bcwt_reg_0),
        .I4(vec_rsc_0_6_i_q_d_bfwt[11]),
        .I5(nl_modulo_add_cmp_base_rsc_dat_carry__0_i_5_0),
        .O(vec_rsc_0_6_q_11_sn_1));
  LUT6 #(
    .INIT(64'hE2E2E2000000E200)) 
    nl_modulo_add_cmp_base_rsc_dat_carry__0_i_30
       (.I0(VEC_LOOP_VEC_LOOP_and_12_itm),
        .I1(nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_1),
        .I2(VEC_LOOP_VEC_LOOP_and_5_itm),
        .I3(vec_rsc_0_6_q[10]),
        .I4(vec_rsc_0_6_i_bcwt_reg_0),
        .I5(vec_rsc_0_6_i_q_d_bfwt[10]),
        .O(VEC_LOOP_VEC_LOOP_and_12_itm_reg_10));
  LUT6 #(
    .INIT(64'hE2E2E2000000E200)) 
    nl_modulo_add_cmp_base_rsc_dat_carry__0_i_34
       (.I0(VEC_LOOP_VEC_LOOP_and_12_itm),
        .I1(nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_1),
        .I2(VEC_LOOP_VEC_LOOP_and_5_itm),
        .I3(vec_rsc_0_6_q[9]),
        .I4(vec_rsc_0_6_i_bcwt_reg_0),
        .I5(vec_rsc_0_6_i_q_d_bfwt[9]),
        .O(VEC_LOOP_VEC_LOOP_and_12_itm_reg_9));
  LUT6 #(
    .INIT(64'hE2E2E2000000E200)) 
    nl_modulo_add_cmp_base_rsc_dat_carry__0_i_39
       (.I0(VEC_LOOP_VEC_LOOP_and_12_itm),
        .I1(nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_1),
        .I2(VEC_LOOP_VEC_LOOP_and_5_itm),
        .I3(vec_rsc_0_6_q[8]),
        .I4(vec_rsc_0_6_i_bcwt_reg_0),
        .I5(vec_rsc_0_6_i_q_d_bfwt[8]),
        .O(VEC_LOOP_VEC_LOOP_and_12_itm_reg_8));
  LUT6 #(
    .INIT(64'hE2E2E2000000E200)) 
    nl_modulo_add_cmp_base_rsc_dat_carry__1_i_11
       (.I0(VEC_LOOP_VEC_LOOP_and_12_itm),
        .I1(nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_1),
        .I2(VEC_LOOP_VEC_LOOP_and_5_itm),
        .I3(vec_rsc_0_6_q[23]),
        .I4(vec_rsc_0_6_i_bcwt_reg_0),
        .I5(vec_rsc_0_6_i_q_d_bfwt[23]),
        .O(VEC_LOOP_VEC_LOOP_and_12_itm_reg_22));
  LUT6 #(
    .INIT(64'hE2E2E2000000E200)) 
    nl_modulo_add_cmp_base_rsc_dat_carry__1_i_14
       (.I0(VEC_LOOP_VEC_LOOP_and_12_itm),
        .I1(nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_1),
        .I2(VEC_LOOP_VEC_LOOP_and_5_itm),
        .I3(vec_rsc_0_6_q[22]),
        .I4(vec_rsc_0_6_i_bcwt_reg_0),
        .I5(vec_rsc_0_6_i_q_d_bfwt[22]),
        .O(VEC_LOOP_VEC_LOOP_and_12_itm_reg_21));
  LUT6 #(
    .INIT(64'hE2E2E2000000E200)) 
    nl_modulo_add_cmp_base_rsc_dat_carry__1_i_19
       (.I0(VEC_LOOP_VEC_LOOP_and_12_itm),
        .I1(nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_1),
        .I2(VEC_LOOP_VEC_LOOP_and_5_itm),
        .I3(vec_rsc_0_6_q[21]),
        .I4(vec_rsc_0_6_i_bcwt_reg_0),
        .I5(vec_rsc_0_6_i_q_d_bfwt[21]),
        .O(VEC_LOOP_VEC_LOOP_and_12_itm_reg_20));
  LUT6 #(
    .INIT(64'hE2E2E2000000E200)) 
    nl_modulo_add_cmp_base_rsc_dat_carry__1_i_22
       (.I0(VEC_LOOP_VEC_LOOP_and_12_itm),
        .I1(nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_1),
        .I2(VEC_LOOP_VEC_LOOP_and_5_itm),
        .I3(vec_rsc_0_6_q[20]),
        .I4(vec_rsc_0_6_i_bcwt_reg_0),
        .I5(vec_rsc_0_6_i_q_d_bfwt[20]),
        .O(VEC_LOOP_VEC_LOOP_and_12_itm_reg_19));
  LUT6 #(
    .INIT(64'hE2E2E2000000E200)) 
    nl_modulo_add_cmp_base_rsc_dat_carry__1_i_27
       (.I0(VEC_LOOP_VEC_LOOP_and_12_itm),
        .I1(nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_1),
        .I2(VEC_LOOP_VEC_LOOP_and_5_itm),
        .I3(vec_rsc_0_6_q[19]),
        .I4(vec_rsc_0_6_i_bcwt_reg_0),
        .I5(vec_rsc_0_6_i_q_d_bfwt[19]),
        .O(VEC_LOOP_VEC_LOOP_and_12_itm_reg_18));
  LUT6 #(
    .INIT(64'hE2E2E2000000E200)) 
    nl_modulo_add_cmp_base_rsc_dat_carry__1_i_31
       (.I0(VEC_LOOP_VEC_LOOP_and_12_itm),
        .I1(nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_1),
        .I2(VEC_LOOP_VEC_LOOP_and_5_itm),
        .I3(vec_rsc_0_6_q[18]),
        .I4(vec_rsc_0_6_i_bcwt_reg_0),
        .I5(vec_rsc_0_6_i_q_d_bfwt[18]),
        .O(VEC_LOOP_VEC_LOOP_and_12_itm_reg_17));
  LUT6 #(
    .INIT(64'hE2E2E2000000E200)) 
    nl_modulo_add_cmp_base_rsc_dat_carry__1_i_34
       (.I0(VEC_LOOP_VEC_LOOP_and_12_itm),
        .I1(nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_1),
        .I2(VEC_LOOP_VEC_LOOP_and_5_itm),
        .I3(vec_rsc_0_6_q[17]),
        .I4(vec_rsc_0_6_i_bcwt_reg_0),
        .I5(vec_rsc_0_6_i_q_d_bfwt[17]),
        .O(VEC_LOOP_VEC_LOOP_and_12_itm_reg_16));
  LUT6 #(
    .INIT(64'hE2E2E2000000E200)) 
    nl_modulo_add_cmp_base_rsc_dat_carry__1_i_39
       (.I0(VEC_LOOP_VEC_LOOP_and_12_itm),
        .I1(nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_1),
        .I2(VEC_LOOP_VEC_LOOP_and_5_itm),
        .I3(vec_rsc_0_6_q[16]),
        .I4(vec_rsc_0_6_i_bcwt_reg_0),
        .I5(vec_rsc_0_6_i_q_d_bfwt[16]),
        .O(VEC_LOOP_VEC_LOOP_and_12_itm_reg_15));
  LUT6 #(
    .INIT(64'hE2E2E2000000E200)) 
    nl_modulo_add_cmp_base_rsc_dat_carry__2_i_10
       (.I0(VEC_LOOP_VEC_LOOP_and_12_itm),
        .I1(nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_1),
        .I2(VEC_LOOP_VEC_LOOP_and_5_itm),
        .I3(vec_rsc_0_6_q[31]),
        .I4(vec_rsc_0_6_i_bcwt_reg_0),
        .I5(vec_rsc_0_6_i_q_d_bfwt[31]),
        .O(VEC_LOOP_VEC_LOOP_and_12_itm_reg));
  LUT6 #(
    .INIT(64'hE2E2E2000000E200)) 
    nl_modulo_add_cmp_base_rsc_dat_carry__2_i_15
       (.I0(VEC_LOOP_VEC_LOOP_and_12_itm),
        .I1(nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_1),
        .I2(VEC_LOOP_VEC_LOOP_and_5_itm),
        .I3(vec_rsc_0_6_q[30]),
        .I4(vec_rsc_0_6_i_bcwt_reg_0),
        .I5(vec_rsc_0_6_i_q_d_bfwt[30]),
        .O(VEC_LOOP_VEC_LOOP_and_12_itm_reg_29));
  LUT6 #(
    .INIT(64'hE2E2E2000000E200)) 
    nl_modulo_add_cmp_base_rsc_dat_carry__2_i_18
       (.I0(VEC_LOOP_VEC_LOOP_and_12_itm),
        .I1(nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_1),
        .I2(VEC_LOOP_VEC_LOOP_and_5_itm),
        .I3(vec_rsc_0_6_q[29]),
        .I4(vec_rsc_0_6_i_bcwt_reg_0),
        .I5(vec_rsc_0_6_i_q_d_bfwt[29]),
        .O(VEC_LOOP_VEC_LOOP_and_12_itm_reg_28));
  LUT6 #(
    .INIT(64'hE2E2E2000000E200)) 
    nl_modulo_add_cmp_base_rsc_dat_carry__2_i_23
       (.I0(VEC_LOOP_VEC_LOOP_and_12_itm),
        .I1(nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_1),
        .I2(VEC_LOOP_VEC_LOOP_and_5_itm),
        .I3(vec_rsc_0_6_q[28]),
        .I4(vec_rsc_0_6_i_bcwt_reg_0),
        .I5(vec_rsc_0_6_i_q_d_bfwt[28]),
        .O(VEC_LOOP_VEC_LOOP_and_12_itm_reg_27));
  LUT6 #(
    .INIT(64'hE2E2E2000000E200)) 
    nl_modulo_add_cmp_base_rsc_dat_carry__2_i_27
       (.I0(VEC_LOOP_VEC_LOOP_and_12_itm),
        .I1(nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_1),
        .I2(VEC_LOOP_VEC_LOOP_and_5_itm),
        .I3(vec_rsc_0_6_q[27]),
        .I4(vec_rsc_0_6_i_bcwt_reg_0),
        .I5(vec_rsc_0_6_i_q_d_bfwt[27]),
        .O(VEC_LOOP_VEC_LOOP_and_12_itm_reg_26));
  LUT6 #(
    .INIT(64'hE2E2E2000000E200)) 
    nl_modulo_add_cmp_base_rsc_dat_carry__2_i_30
       (.I0(VEC_LOOP_VEC_LOOP_and_12_itm),
        .I1(nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_1),
        .I2(VEC_LOOP_VEC_LOOP_and_5_itm),
        .I3(vec_rsc_0_6_q[26]),
        .I4(vec_rsc_0_6_i_bcwt_reg_0),
        .I5(vec_rsc_0_6_i_q_d_bfwt[26]),
        .O(VEC_LOOP_VEC_LOOP_and_12_itm_reg_25));
  LUT6 #(
    .INIT(64'hE2E2E2000000E200)) 
    nl_modulo_add_cmp_base_rsc_dat_carry__2_i_34
       (.I0(VEC_LOOP_VEC_LOOP_and_12_itm),
        .I1(nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_1),
        .I2(VEC_LOOP_VEC_LOOP_and_5_itm),
        .I3(vec_rsc_0_6_q[25]),
        .I4(vec_rsc_0_6_i_bcwt_reg_0),
        .I5(vec_rsc_0_6_i_q_d_bfwt[25]),
        .O(VEC_LOOP_VEC_LOOP_and_12_itm_reg_24));
  LUT6 #(
    .INIT(64'hE2E2E2000000E200)) 
    nl_modulo_add_cmp_base_rsc_dat_carry__2_i_38
       (.I0(VEC_LOOP_VEC_LOOP_and_12_itm),
        .I1(nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_1),
        .I2(VEC_LOOP_VEC_LOOP_and_5_itm),
        .I3(vec_rsc_0_6_q[24]),
        .I4(vec_rsc_0_6_i_bcwt_reg_0),
        .I5(vec_rsc_0_6_i_q_d_bfwt[24]),
        .O(VEC_LOOP_VEC_LOOP_and_12_itm_reg_23));
  LUT6 #(
    .INIT(64'hE2E2E2000000E200)) 
    nl_modulo_add_cmp_base_rsc_dat_carry_i_11
       (.I0(VEC_LOOP_VEC_LOOP_and_12_itm),
        .I1(nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_1),
        .I2(VEC_LOOP_VEC_LOOP_and_5_itm),
        .I3(vec_rsc_0_6_q[7]),
        .I4(vec_rsc_0_6_i_bcwt_reg_0),
        .I5(vec_rsc_0_6_i_q_d_bfwt[7]),
        .O(VEC_LOOP_VEC_LOOP_and_12_itm_reg_7));
  LUT6 #(
    .INIT(64'hE2E2E2000000E200)) 
    nl_modulo_add_cmp_base_rsc_dat_carry_i_15
       (.I0(VEC_LOOP_VEC_LOOP_and_12_itm),
        .I1(nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_1),
        .I2(VEC_LOOP_VEC_LOOP_and_5_itm),
        .I3(vec_rsc_0_6_q[6]),
        .I4(vec_rsc_0_6_i_bcwt_reg_0),
        .I5(vec_rsc_0_6_i_q_d_bfwt[6]),
        .O(VEC_LOOP_VEC_LOOP_and_12_itm_reg_6));
  LUT6 #(
    .INIT(64'hE2E2E2000000E200)) 
    nl_modulo_add_cmp_base_rsc_dat_carry_i_18
       (.I0(VEC_LOOP_VEC_LOOP_and_12_itm),
        .I1(nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_1),
        .I2(VEC_LOOP_VEC_LOOP_and_5_itm),
        .I3(vec_rsc_0_6_q[5]),
        .I4(vec_rsc_0_6_i_bcwt_reg_0),
        .I5(vec_rsc_0_6_i_q_d_bfwt[5]),
        .O(VEC_LOOP_VEC_LOOP_and_12_itm_reg_5));
  LUT6 #(
    .INIT(64'hE2E2E2000000E200)) 
    nl_modulo_add_cmp_base_rsc_dat_carry_i_22
       (.I0(VEC_LOOP_VEC_LOOP_and_12_itm),
        .I1(nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_1),
        .I2(VEC_LOOP_VEC_LOOP_and_5_itm),
        .I3(vec_rsc_0_6_q[4]),
        .I4(vec_rsc_0_6_i_bcwt_reg_0),
        .I5(vec_rsc_0_6_i_q_d_bfwt[4]),
        .O(VEC_LOOP_VEC_LOOP_and_12_itm_reg_4));
  LUT6 #(
    .INIT(64'hE2E2E2000000E200)) 
    nl_modulo_add_cmp_base_rsc_dat_carry_i_27
       (.I0(VEC_LOOP_VEC_LOOP_and_12_itm),
        .I1(nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_1),
        .I2(VEC_LOOP_VEC_LOOP_and_5_itm),
        .I3(vec_rsc_0_6_q[3]),
        .I4(vec_rsc_0_6_i_bcwt_reg_0),
        .I5(vec_rsc_0_6_i_q_d_bfwt[3]),
        .O(VEC_LOOP_VEC_LOOP_and_12_itm_reg_3));
  LUT6 #(
    .INIT(64'hE2E2E2000000E200)) 
    nl_modulo_add_cmp_base_rsc_dat_carry_i_31
       (.I0(VEC_LOOP_VEC_LOOP_and_12_itm),
        .I1(nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_1),
        .I2(VEC_LOOP_VEC_LOOP_and_5_itm),
        .I3(vec_rsc_0_6_q[2]),
        .I4(vec_rsc_0_6_i_bcwt_reg_0),
        .I5(vec_rsc_0_6_i_q_d_bfwt[2]),
        .O(VEC_LOOP_VEC_LOOP_and_12_itm_reg_2));
  LUT6 #(
    .INIT(64'hE2E2E2000000E200)) 
    nl_modulo_add_cmp_base_rsc_dat_carry_i_35
       (.I0(VEC_LOOP_VEC_LOOP_and_12_itm),
        .I1(nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_1),
        .I2(VEC_LOOP_VEC_LOOP_and_5_itm),
        .I3(vec_rsc_0_6_q[1]),
        .I4(vec_rsc_0_6_i_bcwt_reg_0),
        .I5(vec_rsc_0_6_i_q_d_bfwt[1]),
        .O(VEC_LOOP_VEC_LOOP_and_12_itm_reg_1));
  LUT6 #(
    .INIT(64'hE2E2E2000000E200)) 
    nl_modulo_add_cmp_base_rsc_dat_carry_i_38
       (.I0(VEC_LOOP_VEC_LOOP_and_12_itm),
        .I1(nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_1),
        .I2(VEC_LOOP_VEC_LOOP_and_5_itm),
        .I3(vec_rsc_0_6_q[0]),
        .I4(vec_rsc_0_6_i_bcwt_reg_0),
        .I5(vec_rsc_0_6_i_q_d_bfwt[0]),
        .O(VEC_LOOP_VEC_LOOP_and_12_itm_reg_0));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
    nl_modulo_sub_cmp_base_rsc_dat_carry__0_i_5
       (.I0(Q),
        .I1(vec_rsc_0_6_q_11_sn_1),
        .I2(nl_modulo_sub_cmp_base_rsc_dat_carry__0),
        .I3(nl_modulo_sub_cmp_base_rsc_dat_carry__0_0),
        .I4(nl_modulo_sub_cmp_base_rsc_dat_carry__0_1),
        .I5(nl_modulo_sub_cmp_base_rsc_dat_carry__0_2),
        .O(S));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEAAAEA)) 
    \tmp_1_lpi_4_dfm[13]_i_2 
       (.I0(\tmp_1_lpi_4_dfm_reg[13] ),
        .I1(\tmp_1_lpi_4_dfm_reg[30] ),
        .I2(vec_rsc_0_6_q[13]),
        .I3(vec_rsc_0_6_i_bcwt_reg_0),
        .I4(vec_rsc_0_6_i_q_d_bfwt[13]),
        .I5(\tmp_1_lpi_4_dfm_reg[13]_0 ),
        .O(vec_rsc_0_6_q_13_sn_1));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEAAAEA)) 
    \tmp_1_lpi_4_dfm[14]_i_2 
       (.I0(\tmp_1_lpi_4_dfm_reg[14] ),
        .I1(\tmp_1_lpi_4_dfm_reg[30] ),
        .I2(vec_rsc_0_6_q[14]),
        .I3(vec_rsc_0_6_i_bcwt_reg_0),
        .I4(vec_rsc_0_6_i_q_d_bfwt[14]),
        .I5(\tmp_1_lpi_4_dfm_reg[14]_0 ),
        .O(vec_rsc_0_6_q_14_sn_1));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEAAAEA)) 
    \tmp_1_lpi_4_dfm[15]_i_2 
       (.I0(\tmp_1_lpi_4_dfm_reg[15] ),
        .I1(\tmp_1_lpi_4_dfm_reg[30] ),
        .I2(vec_rsc_0_6_q[15]),
        .I3(vec_rsc_0_6_i_bcwt_reg_0),
        .I4(vec_rsc_0_6_i_q_d_bfwt[15]),
        .I5(\tmp_1_lpi_4_dfm_reg[15]_0 ),
        .O(vec_rsc_0_6_q_15_sn_1));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEAAAEA)) 
    \tmp_1_lpi_4_dfm[16]_i_2 
       (.I0(\tmp_1_lpi_4_dfm_reg[16] ),
        .I1(\tmp_1_lpi_4_dfm_reg[30] ),
        .I2(vec_rsc_0_6_q[16]),
        .I3(vec_rsc_0_6_i_bcwt_reg_0),
        .I4(vec_rsc_0_6_i_q_d_bfwt[16]),
        .I5(\tmp_1_lpi_4_dfm_reg[16]_0 ),
        .O(vec_rsc_0_6_q_16_sn_1));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEAAAEA)) 
    \tmp_1_lpi_4_dfm[18]_i_2 
       (.I0(\tmp_1_lpi_4_dfm_reg[18] ),
        .I1(\tmp_1_lpi_4_dfm_reg[30] ),
        .I2(vec_rsc_0_6_q[18]),
        .I3(vec_rsc_0_6_i_bcwt_reg_0),
        .I4(vec_rsc_0_6_i_q_d_bfwt[18]),
        .I5(\tmp_1_lpi_4_dfm_reg[18]_0 ),
        .O(vec_rsc_0_6_q_18_sn_1));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEAAAEA)) 
    \tmp_1_lpi_4_dfm[19]_i_2 
       (.I0(\tmp_1_lpi_4_dfm_reg[19] ),
        .I1(\tmp_1_lpi_4_dfm_reg[30] ),
        .I2(vec_rsc_0_6_q[19]),
        .I3(vec_rsc_0_6_i_bcwt_reg_0),
        .I4(vec_rsc_0_6_i_q_d_bfwt[19]),
        .I5(\tmp_1_lpi_4_dfm_reg[19]_0 ),
        .O(vec_rsc_0_6_q_19_sn_1));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEAAAEA)) 
    \tmp_1_lpi_4_dfm[1]_i_2 
       (.I0(\tmp_1_lpi_4_dfm_reg[1] ),
        .I1(\tmp_1_lpi_4_dfm_reg[30] ),
        .I2(vec_rsc_0_6_q[1]),
        .I3(vec_rsc_0_6_i_bcwt_reg_0),
        .I4(vec_rsc_0_6_i_q_d_bfwt[1]),
        .I5(\tmp_1_lpi_4_dfm_reg[1]_0 ),
        .O(vec_rsc_0_6_q_1_sn_1));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEAAAEA)) 
    \tmp_1_lpi_4_dfm[21]_i_2 
       (.I0(\tmp_1_lpi_4_dfm_reg[21] ),
        .I1(\tmp_1_lpi_4_dfm_reg[30] ),
        .I2(vec_rsc_0_6_q[21]),
        .I3(vec_rsc_0_6_i_bcwt_reg_0),
        .I4(vec_rsc_0_6_i_q_d_bfwt[21]),
        .I5(\tmp_1_lpi_4_dfm_reg[21]_0 ),
        .O(vec_rsc_0_6_q_21_sn_1));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEAAAEA)) 
    \tmp_1_lpi_4_dfm[23]_i_2 
       (.I0(\tmp_1_lpi_4_dfm_reg[23] ),
        .I1(\tmp_1_lpi_4_dfm_reg[30] ),
        .I2(vec_rsc_0_6_q[23]),
        .I3(vec_rsc_0_6_i_bcwt_reg_0),
        .I4(vec_rsc_0_6_i_q_d_bfwt[23]),
        .I5(\tmp_1_lpi_4_dfm_reg[23]_0 ),
        .O(vec_rsc_0_6_q_23_sn_1));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEAAAEA)) 
    \tmp_1_lpi_4_dfm[27]_i_2 
       (.I0(\tmp_1_lpi_4_dfm_reg[27] ),
        .I1(\tmp_1_lpi_4_dfm_reg[30] ),
        .I2(vec_rsc_0_6_q[27]),
        .I3(vec_rsc_0_6_i_bcwt_reg_0),
        .I4(vec_rsc_0_6_i_q_d_bfwt[27]),
        .I5(\tmp_1_lpi_4_dfm_reg[27]_0 ),
        .O(vec_rsc_0_6_q_27_sn_1));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEAAAEA)) 
    \tmp_1_lpi_4_dfm[28]_i_2 
       (.I0(\tmp_1_lpi_4_dfm_reg[28] ),
        .I1(\tmp_1_lpi_4_dfm_reg[30] ),
        .I2(vec_rsc_0_6_q[28]),
        .I3(vec_rsc_0_6_i_bcwt_reg_0),
        .I4(vec_rsc_0_6_i_q_d_bfwt[28]),
        .I5(\tmp_1_lpi_4_dfm_reg[28]_0 ),
        .O(vec_rsc_0_6_q_28_sn_1));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEAAAEA)) 
    \tmp_1_lpi_4_dfm[2]_i_2 
       (.I0(\tmp_1_lpi_4_dfm_reg[2] ),
        .I1(\tmp_1_lpi_4_dfm_reg[30] ),
        .I2(vec_rsc_0_6_q[2]),
        .I3(vec_rsc_0_6_i_bcwt_reg_0),
        .I4(vec_rsc_0_6_i_q_d_bfwt[2]),
        .I5(\tmp_1_lpi_4_dfm_reg[2]_0 ),
        .O(vec_rsc_0_6_q_2_sn_1));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEAAAEA)) 
    \tmp_1_lpi_4_dfm[30]_i_2 
       (.I0(\tmp_1_lpi_4_dfm_reg[30]_0 ),
        .I1(\tmp_1_lpi_4_dfm_reg[30] ),
        .I2(vec_rsc_0_6_q[30]),
        .I3(vec_rsc_0_6_i_bcwt_reg_0),
        .I4(vec_rsc_0_6_i_q_d_bfwt[30]),
        .I5(\tmp_1_lpi_4_dfm_reg[30]_1 ),
        .O(vec_rsc_0_6_q_30_sn_1));
  LUT6 #(
    .INIT(64'h0000000011155515)) 
    \tmp_1_lpi_4_dfm[31]_i_4 
       (.I0(\tmp_1_lpi_4_dfm_reg[31] ),
        .I1(\tmp_1_lpi_4_dfm_reg[30] ),
        .I2(vec_rsc_0_6_q[31]),
        .I3(vec_rsc_0_6_i_bcwt_reg_0),
        .I4(vec_rsc_0_6_i_q_d_bfwt[31]),
        .I5(\tmp_1_lpi_4_dfm_reg[31]_0 ),
        .O(vec_rsc_0_6_q_31_sn_1));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEAAAEA)) 
    \tmp_1_lpi_4_dfm[3]_i_2 
       (.I0(\tmp_1_lpi_4_dfm_reg[3] ),
        .I1(\tmp_1_lpi_4_dfm_reg[30] ),
        .I2(vec_rsc_0_6_q[3]),
        .I3(vec_rsc_0_6_i_bcwt_reg_0),
        .I4(vec_rsc_0_6_i_q_d_bfwt[3]),
        .I5(\tmp_1_lpi_4_dfm_reg[3]_0 ),
        .O(vec_rsc_0_6_q_3_sn_1));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEAAAEA)) 
    \tmp_1_lpi_4_dfm[6]_i_2 
       (.I0(\tmp_1_lpi_4_dfm_reg[6] ),
        .I1(\tmp_1_lpi_4_dfm_reg[30] ),
        .I2(vec_rsc_0_6_q[6]),
        .I3(vec_rsc_0_6_i_bcwt_reg_0),
        .I4(vec_rsc_0_6_i_q_d_bfwt[6]),
        .I5(\tmp_1_lpi_4_dfm_reg[6]_0 ),
        .O(vec_rsc_0_6_q_6_sn_1));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEAAAEA)) 
    \tmp_1_lpi_4_dfm[7]_i_2 
       (.I0(\tmp_1_lpi_4_dfm_reg[7] ),
        .I1(\tmp_1_lpi_4_dfm_reg[30] ),
        .I2(vec_rsc_0_6_q[7]),
        .I3(vec_rsc_0_6_i_bcwt_reg_0),
        .I4(vec_rsc_0_6_i_q_d_bfwt[7]),
        .I5(\tmp_1_lpi_4_dfm_reg[7]_0 ),
        .O(vec_rsc_0_6_q_7_sn_1));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEAAAEA)) 
    \tmp_1_lpi_4_dfm[8]_i_2 
       (.I0(\tmp_1_lpi_4_dfm_reg[8] ),
        .I1(\tmp_1_lpi_4_dfm_reg[30] ),
        .I2(vec_rsc_0_6_q[8]),
        .I3(vec_rsc_0_6_i_bcwt_reg_0),
        .I4(vec_rsc_0_6_i_q_d_bfwt[8]),
        .I5(\tmp_1_lpi_4_dfm_reg[8]_0 ),
        .O(vec_rsc_0_6_q_8_sn_1));
  FDRE vec_rsc_0_6_i_bcwt_reg
       (.C(clk),
        .CE(1'b1),
        .D(vec_rsc_0_6_i_bcwt_reg_1),
        .Q(vec_rsc_0_6_i_bcwt_reg_0),
        .R(rst));
  FDRE \vec_rsc_0_6_i_q_d_bfwt_reg[0] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_6_q[0]),
        .Q(vec_rsc_0_6_i_q_d_bfwt[0]),
        .R(1'b0));
  FDRE \vec_rsc_0_6_i_q_d_bfwt_reg[10] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_6_q[10]),
        .Q(vec_rsc_0_6_i_q_d_bfwt[10]),
        .R(1'b0));
  FDRE \vec_rsc_0_6_i_q_d_bfwt_reg[11] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_6_q[11]),
        .Q(vec_rsc_0_6_i_q_d_bfwt[11]),
        .R(1'b0));
  FDRE \vec_rsc_0_6_i_q_d_bfwt_reg[12] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_6_q[12]),
        .Q(vec_rsc_0_6_i_q_d_bfwt[12]),
        .R(1'b0));
  FDRE \vec_rsc_0_6_i_q_d_bfwt_reg[13] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_6_q[13]),
        .Q(vec_rsc_0_6_i_q_d_bfwt[13]),
        .R(1'b0));
  FDRE \vec_rsc_0_6_i_q_d_bfwt_reg[14] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_6_q[14]),
        .Q(vec_rsc_0_6_i_q_d_bfwt[14]),
        .R(1'b0));
  FDRE \vec_rsc_0_6_i_q_d_bfwt_reg[15] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_6_q[15]),
        .Q(vec_rsc_0_6_i_q_d_bfwt[15]),
        .R(1'b0));
  FDRE \vec_rsc_0_6_i_q_d_bfwt_reg[16] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_6_q[16]),
        .Q(vec_rsc_0_6_i_q_d_bfwt[16]),
        .R(1'b0));
  FDRE \vec_rsc_0_6_i_q_d_bfwt_reg[17] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_6_q[17]),
        .Q(vec_rsc_0_6_i_q_d_bfwt[17]),
        .R(1'b0));
  FDRE \vec_rsc_0_6_i_q_d_bfwt_reg[18] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_6_q[18]),
        .Q(vec_rsc_0_6_i_q_d_bfwt[18]),
        .R(1'b0));
  FDRE \vec_rsc_0_6_i_q_d_bfwt_reg[19] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_6_q[19]),
        .Q(vec_rsc_0_6_i_q_d_bfwt[19]),
        .R(1'b0));
  FDRE \vec_rsc_0_6_i_q_d_bfwt_reg[1] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_6_q[1]),
        .Q(vec_rsc_0_6_i_q_d_bfwt[1]),
        .R(1'b0));
  FDRE \vec_rsc_0_6_i_q_d_bfwt_reg[20] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_6_q[20]),
        .Q(vec_rsc_0_6_i_q_d_bfwt[20]),
        .R(1'b0));
  FDRE \vec_rsc_0_6_i_q_d_bfwt_reg[21] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_6_q[21]),
        .Q(vec_rsc_0_6_i_q_d_bfwt[21]),
        .R(1'b0));
  FDRE \vec_rsc_0_6_i_q_d_bfwt_reg[22] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_6_q[22]),
        .Q(vec_rsc_0_6_i_q_d_bfwt[22]),
        .R(1'b0));
  FDRE \vec_rsc_0_6_i_q_d_bfwt_reg[23] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_6_q[23]),
        .Q(vec_rsc_0_6_i_q_d_bfwt[23]),
        .R(1'b0));
  FDRE \vec_rsc_0_6_i_q_d_bfwt_reg[24] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_6_q[24]),
        .Q(vec_rsc_0_6_i_q_d_bfwt[24]),
        .R(1'b0));
  FDRE \vec_rsc_0_6_i_q_d_bfwt_reg[25] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_6_q[25]),
        .Q(vec_rsc_0_6_i_q_d_bfwt[25]),
        .R(1'b0));
  FDRE \vec_rsc_0_6_i_q_d_bfwt_reg[26] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_6_q[26]),
        .Q(vec_rsc_0_6_i_q_d_bfwt[26]),
        .R(1'b0));
  FDRE \vec_rsc_0_6_i_q_d_bfwt_reg[27] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_6_q[27]),
        .Q(vec_rsc_0_6_i_q_d_bfwt[27]),
        .R(1'b0));
  FDRE \vec_rsc_0_6_i_q_d_bfwt_reg[28] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_6_q[28]),
        .Q(vec_rsc_0_6_i_q_d_bfwt[28]),
        .R(1'b0));
  FDRE \vec_rsc_0_6_i_q_d_bfwt_reg[29] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_6_q[29]),
        .Q(vec_rsc_0_6_i_q_d_bfwt[29]),
        .R(1'b0));
  FDRE \vec_rsc_0_6_i_q_d_bfwt_reg[2] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_6_q[2]),
        .Q(vec_rsc_0_6_i_q_d_bfwt[2]),
        .R(1'b0));
  FDRE \vec_rsc_0_6_i_q_d_bfwt_reg[30] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_6_q[30]),
        .Q(vec_rsc_0_6_i_q_d_bfwt[30]),
        .R(1'b0));
  FDRE \vec_rsc_0_6_i_q_d_bfwt_reg[31] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_6_q[31]),
        .Q(vec_rsc_0_6_i_q_d_bfwt[31]),
        .R(1'b0));
  FDRE \vec_rsc_0_6_i_q_d_bfwt_reg[3] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_6_q[3]),
        .Q(vec_rsc_0_6_i_q_d_bfwt[3]),
        .R(1'b0));
  FDRE \vec_rsc_0_6_i_q_d_bfwt_reg[4] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_6_q[4]),
        .Q(vec_rsc_0_6_i_q_d_bfwt[4]),
        .R(1'b0));
  FDRE \vec_rsc_0_6_i_q_d_bfwt_reg[5] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_6_q[5]),
        .Q(vec_rsc_0_6_i_q_d_bfwt[5]),
        .R(1'b0));
  FDRE \vec_rsc_0_6_i_q_d_bfwt_reg[6] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_6_q[6]),
        .Q(vec_rsc_0_6_i_q_d_bfwt[6]),
        .R(1'b0));
  FDRE \vec_rsc_0_6_i_q_d_bfwt_reg[7] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_6_q[7]),
        .Q(vec_rsc_0_6_i_q_d_bfwt[7]),
        .R(1'b0));
  FDRE \vec_rsc_0_6_i_q_d_bfwt_reg[8] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_6_q[8]),
        .Q(vec_rsc_0_6_i_q_d_bfwt[8]),
        .R(1'b0));
  FDRE \vec_rsc_0_6_i_q_d_bfwt_reg[9] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_6_q[9]),
        .Q(vec_rsc_0_6_i_q_d_bfwt[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1" *) 
module Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1
   (vec_rsc_0_7_i_bcwt,
    S,
    vec_rsc_0_7_q_1_sp_1,
    vec_rsc_0_7_q_2_sp_1,
    vec_rsc_0_7_q_3_sp_1,
    vec_rsc_0_7_q_6_sp_1,
    vec_rsc_0_7_q_7_sp_1,
    \tmp_1_lpi_4_dfm_reg[14] ,
    vec_rsc_0_7_q_8_sp_1,
    vec_rsc_0_7_q_13_sp_1,
    vec_rsc_0_7_q_14_sp_1,
    \tmp_1_lpi_4_dfm_reg[23] ,
    vec_rsc_0_7_q_16_sp_1,
    vec_rsc_0_7_q_18_sp_1,
    vec_rsc_0_7_q_21_sp_1,
    vec_rsc_0_7_q_23_sp_1,
    \tmp_1_lpi_4_dfm_reg[30] ,
    vec_rsc_0_7_q_27_sp_1,
    vec_rsc_0_7_q_28_sp_1,
    vec_rsc_0_7_q_30_sp_1,
    VEC_LOOP_VEC_LOOP_and_13_itm_reg,
    VEC_LOOP_VEC_LOOP_and_13_itm_reg_0,
    VEC_LOOP_VEC_LOOP_and_13_itm_reg_1,
    VEC_LOOP_VEC_LOOP_and_13_itm_reg_2,
    VEC_LOOP_VEC_LOOP_and_13_itm_reg_3,
    VEC_LOOP_VEC_LOOP_and_13_itm_reg_4,
    vec_rsc_0_7_q_11_sp_1,
    VEC_LOOP_VEC_LOOP_and_13_itm_reg_5,
    VEC_LOOP_VEC_LOOP_and_13_itm_reg_6,
    VEC_LOOP_VEC_LOOP_and_13_itm_reg_7,
    VEC_LOOP_VEC_LOOP_and_13_itm_reg_8,
    VEC_LOOP_VEC_LOOP_and_13_itm_reg_9,
    VEC_LOOP_VEC_LOOP_and_13_itm_reg_10,
    VEC_LOOP_VEC_LOOP_and_13_itm_reg_11,
    VEC_LOOP_VEC_LOOP_and_13_itm_reg_12,
    VEC_LOOP_VEC_LOOP_and_13_itm_reg_13,
    VEC_LOOP_VEC_LOOP_and_13_itm_reg_14,
    VEC_LOOP_VEC_LOOP_and_13_itm_reg_15,
    rst,
    vec_rsc_0_7_i_bcwt_reg,
    clk,
    Q,
    nl_modulo_sub_cmp_base_rsc_dat_carry,
    nl_modulo_sub_cmp_base_rsc_dat_carry_0,
    nl_modulo_sub_cmp_base_rsc_dat_carry_1,
    nl_modulo_sub_cmp_base_rsc_dat_carry_2,
    nl_modulo_sub_cmp_base_rsc_dat_carry_3,
    nl_modulo_sub_cmp_base_rsc_dat_carry_4,
    nl_modulo_sub_cmp_base_rsc_dat_carry_5,
    nl_modulo_sub_cmp_base_rsc_dat_carry_6,
    nl_modulo_sub_cmp_base_rsc_dat_carry_7,
    nl_modulo_sub_cmp_base_rsc_dat_carry_8,
    nl_modulo_sub_cmp_base_rsc_dat_carry_9,
    nl_modulo_sub_cmp_base_rsc_dat_carry_10,
    nl_modulo_sub_cmp_base_rsc_dat_carry_11,
    nl_modulo_sub_cmp_base_rsc_dat_carry_12,
    nl_modulo_sub_cmp_base_rsc_dat_carry_13,
    nl_modulo_sub_cmp_base_rsc_dat_carry_14,
    nl_modulo_sub_cmp_base_rsc_dat_carry_15,
    nl_modulo_sub_cmp_base_rsc_dat_carry_16,
    nl_modulo_sub_cmp_base_rsc_dat_carry_17,
    nl_modulo_sub_cmp_base_rsc_dat_carry_18,
    nl_modulo_sub_cmp_base_rsc_dat_carry__0,
    nl_modulo_sub_cmp_base_rsc_dat_carry__0_0,
    nl_modulo_sub_cmp_base_rsc_dat_carry__0_1,
    nl_modulo_sub_cmp_base_rsc_dat_carry__0_2,
    nl_modulo_sub_cmp_base_rsc_dat_carry__0_3,
    nl_modulo_sub_cmp_base_rsc_dat_carry__0_4,
    nl_modulo_sub_cmp_base_rsc_dat_carry__0_5,
    nl_modulo_sub_cmp_base_rsc_dat_carry__0_6,
    nl_modulo_sub_cmp_base_rsc_dat_carry__0_7,
    nl_modulo_sub_cmp_base_rsc_dat_carry__0_8,
    nl_modulo_sub_cmp_base_rsc_dat_carry__0_9,
    nl_modulo_sub_cmp_base_rsc_dat_carry__0_10,
    nl_modulo_sub_cmp_base_rsc_dat_carry__1,
    nl_modulo_sub_cmp_base_rsc_dat_carry__1_0,
    nl_modulo_sub_cmp_base_rsc_dat_carry__1_1,
    nl_modulo_sub_cmp_base_rsc_dat_carry__1_2,
    nl_modulo_sub_cmp_base_rsc_dat_carry__1_3,
    nl_modulo_sub_cmp_base_rsc_dat_carry__1_4,
    nl_modulo_sub_cmp_base_rsc_dat_carry__1_5,
    nl_modulo_sub_cmp_base_rsc_dat_carry__1_6,
    nl_modulo_sub_cmp_base_rsc_dat_carry__1_7,
    nl_modulo_sub_cmp_base_rsc_dat_carry__1_8,
    nl_modulo_sub_cmp_base_rsc_dat_carry__1_9,
    nl_modulo_sub_cmp_base_rsc_dat_carry__1_10,
    nl_modulo_sub_cmp_base_rsc_dat_carry__1_11,
    nl_modulo_sub_cmp_base_rsc_dat_carry__1_12,
    nl_modulo_sub_cmp_base_rsc_dat_carry__1_13,
    nl_modulo_sub_cmp_base_rsc_dat_carry__1_14,
    nl_modulo_sub_cmp_base_rsc_dat_carry__2,
    nl_modulo_sub_cmp_base_rsc_dat_carry__2_0,
    nl_modulo_sub_cmp_base_rsc_dat_carry__2_1,
    nl_modulo_sub_cmp_base_rsc_dat_carry__2_2,
    nl_modulo_sub_cmp_base_rsc_dat_carry__2_3,
    nl_modulo_sub_cmp_base_rsc_dat_carry__2_4,
    nl_modulo_sub_cmp_base_rsc_dat_carry__2_5,
    nl_modulo_sub_cmp_base_rsc_dat_carry__2_6,
    nl_modulo_sub_cmp_base_rsc_dat_carry__2_7,
    nl_modulo_sub_cmp_base_rsc_dat_carry__2_8,
    nl_modulo_sub_cmp_base_rsc_dat_carry__2_9,
    nl_modulo_sub_cmp_base_rsc_dat_carry__2_10,
    VEC_LOOP_VEC_LOOP_and_13_itm,
    nl_modulo_add_cmp_base_rsc_dat_carry__2_i_9,
    VEC_LOOP_VEC_LOOP_and_6_itm,
    vec_rsc_0_7_q,
    nl_modulo_add_cmp_base_rsc_dat_carry_i_7,
    \tmp_1_lpi_4_dfm_reg[11] ,
    nl_modulo_add_cmp_base_rsc_dat_carry_i_7_0,
    nl_modulo_add_cmp_base_rsc_dat_carry_i_6,
    nl_modulo_add_cmp_base_rsc_dat_carry_i_6_0,
    nl_modulo_add_cmp_base_rsc_dat_carry_i_5,
    nl_modulo_add_cmp_base_rsc_dat_carry_i_5_0,
    nl_modulo_add_cmp_base_rsc_dat_carry_i_2,
    nl_modulo_add_cmp_base_rsc_dat_carry_i_2_0,
    nl_modulo_add_cmp_base_rsc_dat_carry_i_1,
    nl_modulo_add_cmp_base_rsc_dat_carry_i_1_0,
    nl_modulo_add_cmp_base_rsc_dat_carry__0_i_8,
    nl_modulo_add_cmp_base_rsc_dat_carry__0_i_8_0,
    \tmp_1_lpi_4_dfm_reg[11]_0 ,
    \tmp_1_lpi_4_dfm_reg[11]_1 ,
    nl_modulo_add_cmp_base_rsc_dat_carry__0_i_3,
    nl_modulo_add_cmp_base_rsc_dat_carry__0_i_3_0,
    nl_modulo_add_cmp_base_rsc_dat_carry__0_i_2,
    nl_modulo_add_cmp_base_rsc_dat_carry__0_i_2_0,
    nl_modulo_add_cmp_base_rsc_dat_carry__1_i_8,
    nl_modulo_add_cmp_base_rsc_dat_carry__1_i_8_0,
    nl_modulo_add_cmp_base_rsc_dat_carry__1_i_6,
    nl_modulo_add_cmp_base_rsc_dat_carry__1_i_6_0,
    nl_modulo_add_cmp_base_rsc_dat_carry__1_i_3,
    nl_modulo_add_cmp_base_rsc_dat_carry__1_i_3_0,
    nl_modulo_add_cmp_base_rsc_dat_carry__1_i_1,
    nl_modulo_add_cmp_base_rsc_dat_carry__1_i_1_0,
    nl_modulo_add_cmp_base_rsc_dat_carry__2_i_5,
    nl_modulo_add_cmp_base_rsc_dat_carry__2_i_5_0,
    nl_modulo_add_cmp_base_rsc_dat_carry__2_i_4,
    nl_modulo_add_cmp_base_rsc_dat_carry__2_i_4_0,
    nl_modulo_add_cmp_base_rsc_dat_carry__2_i_2,
    nl_modulo_add_cmp_base_rsc_dat_carry__2_i_2_0,
    E);
  output vec_rsc_0_7_i_bcwt;
  output [4:0]S;
  output vec_rsc_0_7_q_1_sp_1;
  output vec_rsc_0_7_q_2_sp_1;
  output vec_rsc_0_7_q_3_sp_1;
  output vec_rsc_0_7_q_6_sp_1;
  output vec_rsc_0_7_q_7_sp_1;
  output [2:0]\tmp_1_lpi_4_dfm_reg[14] ;
  output vec_rsc_0_7_q_8_sp_1;
  output vec_rsc_0_7_q_13_sp_1;
  output vec_rsc_0_7_q_14_sp_1;
  output [3:0]\tmp_1_lpi_4_dfm_reg[23] ;
  output vec_rsc_0_7_q_16_sp_1;
  output vec_rsc_0_7_q_18_sp_1;
  output vec_rsc_0_7_q_21_sp_1;
  output vec_rsc_0_7_q_23_sp_1;
  output [2:0]\tmp_1_lpi_4_dfm_reg[30] ;
  output vec_rsc_0_7_q_27_sp_1;
  output vec_rsc_0_7_q_28_sp_1;
  output vec_rsc_0_7_q_30_sp_1;
  output VEC_LOOP_VEC_LOOP_and_13_itm_reg;
  output VEC_LOOP_VEC_LOOP_and_13_itm_reg_0;
  output VEC_LOOP_VEC_LOOP_and_13_itm_reg_1;
  output VEC_LOOP_VEC_LOOP_and_13_itm_reg_2;
  output VEC_LOOP_VEC_LOOP_and_13_itm_reg_3;
  output VEC_LOOP_VEC_LOOP_and_13_itm_reg_4;
  output vec_rsc_0_7_q_11_sp_1;
  output VEC_LOOP_VEC_LOOP_and_13_itm_reg_5;
  output VEC_LOOP_VEC_LOOP_and_13_itm_reg_6;
  output VEC_LOOP_VEC_LOOP_and_13_itm_reg_7;
  output VEC_LOOP_VEC_LOOP_and_13_itm_reg_8;
  output VEC_LOOP_VEC_LOOP_and_13_itm_reg_9;
  output VEC_LOOP_VEC_LOOP_and_13_itm_reg_10;
  output VEC_LOOP_VEC_LOOP_and_13_itm_reg_11;
  output VEC_LOOP_VEC_LOOP_and_13_itm_reg_12;
  output VEC_LOOP_VEC_LOOP_and_13_itm_reg_13;
  output VEC_LOOP_VEC_LOOP_and_13_itm_reg_14;
  output VEC_LOOP_VEC_LOOP_and_13_itm_reg_15;
  input rst;
  input vec_rsc_0_7_i_bcwt_reg;
  input clk;
  input [14:0]Q;
  input nl_modulo_sub_cmp_base_rsc_dat_carry;
  input nl_modulo_sub_cmp_base_rsc_dat_carry_0;
  input nl_modulo_sub_cmp_base_rsc_dat_carry_1;
  input nl_modulo_sub_cmp_base_rsc_dat_carry_2;
  input nl_modulo_sub_cmp_base_rsc_dat_carry_3;
  input nl_modulo_sub_cmp_base_rsc_dat_carry_4;
  input nl_modulo_sub_cmp_base_rsc_dat_carry_5;
  input nl_modulo_sub_cmp_base_rsc_dat_carry_6;
  input nl_modulo_sub_cmp_base_rsc_dat_carry_7;
  input nl_modulo_sub_cmp_base_rsc_dat_carry_8;
  input nl_modulo_sub_cmp_base_rsc_dat_carry_9;
  input nl_modulo_sub_cmp_base_rsc_dat_carry_10;
  input nl_modulo_sub_cmp_base_rsc_dat_carry_11;
  input nl_modulo_sub_cmp_base_rsc_dat_carry_12;
  input nl_modulo_sub_cmp_base_rsc_dat_carry_13;
  input nl_modulo_sub_cmp_base_rsc_dat_carry_14;
  input nl_modulo_sub_cmp_base_rsc_dat_carry_15;
  input nl_modulo_sub_cmp_base_rsc_dat_carry_16;
  input nl_modulo_sub_cmp_base_rsc_dat_carry_17;
  input nl_modulo_sub_cmp_base_rsc_dat_carry_18;
  input nl_modulo_sub_cmp_base_rsc_dat_carry__0;
  input nl_modulo_sub_cmp_base_rsc_dat_carry__0_0;
  input nl_modulo_sub_cmp_base_rsc_dat_carry__0_1;
  input nl_modulo_sub_cmp_base_rsc_dat_carry__0_2;
  input nl_modulo_sub_cmp_base_rsc_dat_carry__0_3;
  input nl_modulo_sub_cmp_base_rsc_dat_carry__0_4;
  input nl_modulo_sub_cmp_base_rsc_dat_carry__0_5;
  input nl_modulo_sub_cmp_base_rsc_dat_carry__0_6;
  input nl_modulo_sub_cmp_base_rsc_dat_carry__0_7;
  input nl_modulo_sub_cmp_base_rsc_dat_carry__0_8;
  input nl_modulo_sub_cmp_base_rsc_dat_carry__0_9;
  input nl_modulo_sub_cmp_base_rsc_dat_carry__0_10;
  input nl_modulo_sub_cmp_base_rsc_dat_carry__1;
  input nl_modulo_sub_cmp_base_rsc_dat_carry__1_0;
  input nl_modulo_sub_cmp_base_rsc_dat_carry__1_1;
  input nl_modulo_sub_cmp_base_rsc_dat_carry__1_2;
  input nl_modulo_sub_cmp_base_rsc_dat_carry__1_3;
  input nl_modulo_sub_cmp_base_rsc_dat_carry__1_4;
  input nl_modulo_sub_cmp_base_rsc_dat_carry__1_5;
  input nl_modulo_sub_cmp_base_rsc_dat_carry__1_6;
  input nl_modulo_sub_cmp_base_rsc_dat_carry__1_7;
  input nl_modulo_sub_cmp_base_rsc_dat_carry__1_8;
  input nl_modulo_sub_cmp_base_rsc_dat_carry__1_9;
  input nl_modulo_sub_cmp_base_rsc_dat_carry__1_10;
  input nl_modulo_sub_cmp_base_rsc_dat_carry__1_11;
  input nl_modulo_sub_cmp_base_rsc_dat_carry__1_12;
  input nl_modulo_sub_cmp_base_rsc_dat_carry__1_13;
  input nl_modulo_sub_cmp_base_rsc_dat_carry__1_14;
  input nl_modulo_sub_cmp_base_rsc_dat_carry__2;
  input nl_modulo_sub_cmp_base_rsc_dat_carry__2_0;
  input nl_modulo_sub_cmp_base_rsc_dat_carry__2_1;
  input nl_modulo_sub_cmp_base_rsc_dat_carry__2_2;
  input nl_modulo_sub_cmp_base_rsc_dat_carry__2_3;
  input nl_modulo_sub_cmp_base_rsc_dat_carry__2_4;
  input nl_modulo_sub_cmp_base_rsc_dat_carry__2_5;
  input nl_modulo_sub_cmp_base_rsc_dat_carry__2_6;
  input nl_modulo_sub_cmp_base_rsc_dat_carry__2_7;
  input nl_modulo_sub_cmp_base_rsc_dat_carry__2_8;
  input nl_modulo_sub_cmp_base_rsc_dat_carry__2_9;
  input nl_modulo_sub_cmp_base_rsc_dat_carry__2_10;
  input VEC_LOOP_VEC_LOOP_and_13_itm;
  input [0:0]nl_modulo_add_cmp_base_rsc_dat_carry__2_i_9;
  input VEC_LOOP_VEC_LOOP_and_6_itm;
  input [31:0]vec_rsc_0_7_q;
  input nl_modulo_add_cmp_base_rsc_dat_carry_i_7;
  input \tmp_1_lpi_4_dfm_reg[11] ;
  input nl_modulo_add_cmp_base_rsc_dat_carry_i_7_0;
  input nl_modulo_add_cmp_base_rsc_dat_carry_i_6;
  input nl_modulo_add_cmp_base_rsc_dat_carry_i_6_0;
  input nl_modulo_add_cmp_base_rsc_dat_carry_i_5;
  input nl_modulo_add_cmp_base_rsc_dat_carry_i_5_0;
  input nl_modulo_add_cmp_base_rsc_dat_carry_i_2;
  input nl_modulo_add_cmp_base_rsc_dat_carry_i_2_0;
  input nl_modulo_add_cmp_base_rsc_dat_carry_i_1;
  input nl_modulo_add_cmp_base_rsc_dat_carry_i_1_0;
  input nl_modulo_add_cmp_base_rsc_dat_carry__0_i_8;
  input nl_modulo_add_cmp_base_rsc_dat_carry__0_i_8_0;
  input \tmp_1_lpi_4_dfm_reg[11]_0 ;
  input \tmp_1_lpi_4_dfm_reg[11]_1 ;
  input nl_modulo_add_cmp_base_rsc_dat_carry__0_i_3;
  input nl_modulo_add_cmp_base_rsc_dat_carry__0_i_3_0;
  input nl_modulo_add_cmp_base_rsc_dat_carry__0_i_2;
  input nl_modulo_add_cmp_base_rsc_dat_carry__0_i_2_0;
  input nl_modulo_add_cmp_base_rsc_dat_carry__1_i_8;
  input nl_modulo_add_cmp_base_rsc_dat_carry__1_i_8_0;
  input nl_modulo_add_cmp_base_rsc_dat_carry__1_i_6;
  input nl_modulo_add_cmp_base_rsc_dat_carry__1_i_6_0;
  input nl_modulo_add_cmp_base_rsc_dat_carry__1_i_3;
  input nl_modulo_add_cmp_base_rsc_dat_carry__1_i_3_0;
  input nl_modulo_add_cmp_base_rsc_dat_carry__1_i_1;
  input nl_modulo_add_cmp_base_rsc_dat_carry__1_i_1_0;
  input nl_modulo_add_cmp_base_rsc_dat_carry__2_i_5;
  input nl_modulo_add_cmp_base_rsc_dat_carry__2_i_5_0;
  input nl_modulo_add_cmp_base_rsc_dat_carry__2_i_4;
  input nl_modulo_add_cmp_base_rsc_dat_carry__2_i_4_0;
  input nl_modulo_add_cmp_base_rsc_dat_carry__2_i_2;
  input nl_modulo_add_cmp_base_rsc_dat_carry__2_i_2_0;
  input [0:0]E;

  wire [0:0]E;
  wire [14:0]Q;
  wire [4:0]S;
  wire VEC_LOOP_VEC_LOOP_and_13_itm;
  wire VEC_LOOP_VEC_LOOP_and_13_itm_reg;
  wire VEC_LOOP_VEC_LOOP_and_13_itm_reg_0;
  wire VEC_LOOP_VEC_LOOP_and_13_itm_reg_1;
  wire VEC_LOOP_VEC_LOOP_and_13_itm_reg_10;
  wire VEC_LOOP_VEC_LOOP_and_13_itm_reg_11;
  wire VEC_LOOP_VEC_LOOP_and_13_itm_reg_12;
  wire VEC_LOOP_VEC_LOOP_and_13_itm_reg_13;
  wire VEC_LOOP_VEC_LOOP_and_13_itm_reg_14;
  wire VEC_LOOP_VEC_LOOP_and_13_itm_reg_15;
  wire VEC_LOOP_VEC_LOOP_and_13_itm_reg_2;
  wire VEC_LOOP_VEC_LOOP_and_13_itm_reg_3;
  wire VEC_LOOP_VEC_LOOP_and_13_itm_reg_4;
  wire VEC_LOOP_VEC_LOOP_and_13_itm_reg_5;
  wire VEC_LOOP_VEC_LOOP_and_13_itm_reg_6;
  wire VEC_LOOP_VEC_LOOP_and_13_itm_reg_7;
  wire VEC_LOOP_VEC_LOOP_and_13_itm_reg_8;
  wire VEC_LOOP_VEC_LOOP_and_13_itm_reg_9;
  wire VEC_LOOP_VEC_LOOP_and_6_itm;
  wire clk;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__0_i_2;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__0_i_2_0;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__0_i_3;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__0_i_3_0;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__0_i_8;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__0_i_8_0;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__1_i_1;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__1_i_1_0;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__1_i_3;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__1_i_3_0;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__1_i_6;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__1_i_6_0;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__1_i_8;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__1_i_8_0;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__2_i_2;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__2_i_2_0;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__2_i_4;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__2_i_4_0;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__2_i_5;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__2_i_5_0;
  wire [0:0]nl_modulo_add_cmp_base_rsc_dat_carry__2_i_9;
  wire nl_modulo_add_cmp_base_rsc_dat_carry_i_1;
  wire nl_modulo_add_cmp_base_rsc_dat_carry_i_1_0;
  wire nl_modulo_add_cmp_base_rsc_dat_carry_i_2;
  wire nl_modulo_add_cmp_base_rsc_dat_carry_i_2_0;
  wire nl_modulo_add_cmp_base_rsc_dat_carry_i_5;
  wire nl_modulo_add_cmp_base_rsc_dat_carry_i_5_0;
  wire nl_modulo_add_cmp_base_rsc_dat_carry_i_6;
  wire nl_modulo_add_cmp_base_rsc_dat_carry_i_6_0;
  wire nl_modulo_add_cmp_base_rsc_dat_carry_i_7;
  wire nl_modulo_add_cmp_base_rsc_dat_carry_i_7_0;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry_0;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry_1;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry_10;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry_11;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry_12;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry_13;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry_14;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry_15;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry_16;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry_17;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry_18;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry_2;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry_3;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry_4;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry_5;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry_6;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry_7;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry_8;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry_9;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry__0;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry__0_0;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry__0_1;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry__0_10;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry__0_2;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry__0_3;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry__0_4;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry__0_5;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry__0_6;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry__0_7;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry__0_8;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry__0_9;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry__1;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry__1_0;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry__1_1;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry__1_10;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry__1_11;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry__1_12;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry__1_13;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry__1_14;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry__1_2;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry__1_3;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry__1_4;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry__1_5;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry__1_6;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry__1_7;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry__1_8;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry__1_9;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry__2;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry__2_0;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry__2_1;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry__2_10;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry__2_2;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry__2_3;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry__2_4;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry__2_5;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry__2_6;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry__2_7;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry__2_8;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry__2_9;
  wire rst;
  wire \tmp_1_lpi_4_dfm_reg[11] ;
  wire \tmp_1_lpi_4_dfm_reg[11]_0 ;
  wire \tmp_1_lpi_4_dfm_reg[11]_1 ;
  wire [2:0]\tmp_1_lpi_4_dfm_reg[14] ;
  wire [3:0]\tmp_1_lpi_4_dfm_reg[23] ;
  wire [2:0]\tmp_1_lpi_4_dfm_reg[30] ;
  wire vec_rsc_0_7_i_bcwt;
  wire vec_rsc_0_7_i_bcwt_reg;
  wire [31:0]vec_rsc_0_7_q;
  wire vec_rsc_0_7_q_11_sn_1;
  wire vec_rsc_0_7_q_13_sn_1;
  wire vec_rsc_0_7_q_14_sn_1;
  wire vec_rsc_0_7_q_16_sn_1;
  wire vec_rsc_0_7_q_18_sn_1;
  wire vec_rsc_0_7_q_1_sn_1;
  wire vec_rsc_0_7_q_21_sn_1;
  wire vec_rsc_0_7_q_23_sn_1;
  wire vec_rsc_0_7_q_27_sn_1;
  wire vec_rsc_0_7_q_28_sn_1;
  wire vec_rsc_0_7_q_2_sn_1;
  wire vec_rsc_0_7_q_30_sn_1;
  wire vec_rsc_0_7_q_3_sn_1;
  wire vec_rsc_0_7_q_6_sn_1;
  wire vec_rsc_0_7_q_7_sn_1;
  wire vec_rsc_0_7_q_8_sn_1;

  assign vec_rsc_0_7_q_11_sp_1 = vec_rsc_0_7_q_11_sn_1;
  assign vec_rsc_0_7_q_13_sp_1 = vec_rsc_0_7_q_13_sn_1;
  assign vec_rsc_0_7_q_14_sp_1 = vec_rsc_0_7_q_14_sn_1;
  assign vec_rsc_0_7_q_16_sp_1 = vec_rsc_0_7_q_16_sn_1;
  assign vec_rsc_0_7_q_18_sp_1 = vec_rsc_0_7_q_18_sn_1;
  assign vec_rsc_0_7_q_1_sp_1 = vec_rsc_0_7_q_1_sn_1;
  assign vec_rsc_0_7_q_21_sp_1 = vec_rsc_0_7_q_21_sn_1;
  assign vec_rsc_0_7_q_23_sp_1 = vec_rsc_0_7_q_23_sn_1;
  assign vec_rsc_0_7_q_27_sp_1 = vec_rsc_0_7_q_27_sn_1;
  assign vec_rsc_0_7_q_28_sp_1 = vec_rsc_0_7_q_28_sn_1;
  assign vec_rsc_0_7_q_2_sp_1 = vec_rsc_0_7_q_2_sn_1;
  assign vec_rsc_0_7_q_30_sp_1 = vec_rsc_0_7_q_30_sn_1;
  assign vec_rsc_0_7_q_3_sp_1 = vec_rsc_0_7_q_3_sn_1;
  assign vec_rsc_0_7_q_6_sp_1 = vec_rsc_0_7_q_6_sn_1;
  assign vec_rsc_0_7_q_7_sp_1 = vec_rsc_0_7_q_7_sn_1;
  assign vec_rsc_0_7_q_8_sp_1 = vec_rsc_0_7_q_8_sn_1;
  Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_vec_rsc_0_7_wait_dp inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_vec_rsc_0_7_wait_dp_inst
       (.E(E),
        .Q(Q),
        .S(S),
        .VEC_LOOP_VEC_LOOP_and_13_itm(VEC_LOOP_VEC_LOOP_and_13_itm),
        .VEC_LOOP_VEC_LOOP_and_13_itm_reg(VEC_LOOP_VEC_LOOP_and_13_itm_reg),
        .VEC_LOOP_VEC_LOOP_and_13_itm_reg_0(VEC_LOOP_VEC_LOOP_and_13_itm_reg_0),
        .VEC_LOOP_VEC_LOOP_and_13_itm_reg_1(VEC_LOOP_VEC_LOOP_and_13_itm_reg_1),
        .VEC_LOOP_VEC_LOOP_and_13_itm_reg_10(VEC_LOOP_VEC_LOOP_and_13_itm_reg_10),
        .VEC_LOOP_VEC_LOOP_and_13_itm_reg_11(VEC_LOOP_VEC_LOOP_and_13_itm_reg_11),
        .VEC_LOOP_VEC_LOOP_and_13_itm_reg_12(VEC_LOOP_VEC_LOOP_and_13_itm_reg_12),
        .VEC_LOOP_VEC_LOOP_and_13_itm_reg_13(VEC_LOOP_VEC_LOOP_and_13_itm_reg_13),
        .VEC_LOOP_VEC_LOOP_and_13_itm_reg_14(VEC_LOOP_VEC_LOOP_and_13_itm_reg_14),
        .VEC_LOOP_VEC_LOOP_and_13_itm_reg_15(VEC_LOOP_VEC_LOOP_and_13_itm_reg_15),
        .VEC_LOOP_VEC_LOOP_and_13_itm_reg_2(VEC_LOOP_VEC_LOOP_and_13_itm_reg_2),
        .VEC_LOOP_VEC_LOOP_and_13_itm_reg_3(VEC_LOOP_VEC_LOOP_and_13_itm_reg_3),
        .VEC_LOOP_VEC_LOOP_and_13_itm_reg_4(VEC_LOOP_VEC_LOOP_and_13_itm_reg_4),
        .VEC_LOOP_VEC_LOOP_and_13_itm_reg_5(VEC_LOOP_VEC_LOOP_and_13_itm_reg_5),
        .VEC_LOOP_VEC_LOOP_and_13_itm_reg_6(VEC_LOOP_VEC_LOOP_and_13_itm_reg_6),
        .VEC_LOOP_VEC_LOOP_and_13_itm_reg_7(VEC_LOOP_VEC_LOOP_and_13_itm_reg_7),
        .VEC_LOOP_VEC_LOOP_and_13_itm_reg_8(VEC_LOOP_VEC_LOOP_and_13_itm_reg_8),
        .VEC_LOOP_VEC_LOOP_and_13_itm_reg_9(VEC_LOOP_VEC_LOOP_and_13_itm_reg_9),
        .VEC_LOOP_VEC_LOOP_and_6_itm(VEC_LOOP_VEC_LOOP_and_6_itm),
        .clk(clk),
        .nl_modulo_add_cmp_base_rsc_dat_carry__0_i_2(nl_modulo_add_cmp_base_rsc_dat_carry__0_i_2),
        .nl_modulo_add_cmp_base_rsc_dat_carry__0_i_2_0(nl_modulo_add_cmp_base_rsc_dat_carry__0_i_2_0),
        .nl_modulo_add_cmp_base_rsc_dat_carry__0_i_3(nl_modulo_add_cmp_base_rsc_dat_carry__0_i_3),
        .nl_modulo_add_cmp_base_rsc_dat_carry__0_i_3_0(nl_modulo_add_cmp_base_rsc_dat_carry__0_i_3_0),
        .nl_modulo_add_cmp_base_rsc_dat_carry__0_i_8(nl_modulo_add_cmp_base_rsc_dat_carry__0_i_8),
        .nl_modulo_add_cmp_base_rsc_dat_carry__0_i_8_0(nl_modulo_add_cmp_base_rsc_dat_carry__0_i_8_0),
        .nl_modulo_add_cmp_base_rsc_dat_carry__1_i_1(nl_modulo_add_cmp_base_rsc_dat_carry__1_i_1),
        .nl_modulo_add_cmp_base_rsc_dat_carry__1_i_1_0(nl_modulo_add_cmp_base_rsc_dat_carry__1_i_1_0),
        .nl_modulo_add_cmp_base_rsc_dat_carry__1_i_3(nl_modulo_add_cmp_base_rsc_dat_carry__1_i_3),
        .nl_modulo_add_cmp_base_rsc_dat_carry__1_i_3_0(nl_modulo_add_cmp_base_rsc_dat_carry__1_i_3_0),
        .nl_modulo_add_cmp_base_rsc_dat_carry__1_i_6(nl_modulo_add_cmp_base_rsc_dat_carry__1_i_6),
        .nl_modulo_add_cmp_base_rsc_dat_carry__1_i_6_0(nl_modulo_add_cmp_base_rsc_dat_carry__1_i_6_0),
        .nl_modulo_add_cmp_base_rsc_dat_carry__1_i_8(nl_modulo_add_cmp_base_rsc_dat_carry__1_i_8),
        .nl_modulo_add_cmp_base_rsc_dat_carry__1_i_8_0(nl_modulo_add_cmp_base_rsc_dat_carry__1_i_8_0),
        .nl_modulo_add_cmp_base_rsc_dat_carry__2_i_2(nl_modulo_add_cmp_base_rsc_dat_carry__2_i_2),
        .nl_modulo_add_cmp_base_rsc_dat_carry__2_i_2_0(nl_modulo_add_cmp_base_rsc_dat_carry__2_i_2_0),
        .nl_modulo_add_cmp_base_rsc_dat_carry__2_i_4(nl_modulo_add_cmp_base_rsc_dat_carry__2_i_4),
        .nl_modulo_add_cmp_base_rsc_dat_carry__2_i_4_0(nl_modulo_add_cmp_base_rsc_dat_carry__2_i_4_0),
        .nl_modulo_add_cmp_base_rsc_dat_carry__2_i_5(nl_modulo_add_cmp_base_rsc_dat_carry__2_i_5),
        .nl_modulo_add_cmp_base_rsc_dat_carry__2_i_5_0(nl_modulo_add_cmp_base_rsc_dat_carry__2_i_5_0),
        .nl_modulo_add_cmp_base_rsc_dat_carry__2_i_9(nl_modulo_add_cmp_base_rsc_dat_carry__2_i_9),
        .nl_modulo_add_cmp_base_rsc_dat_carry_i_1(nl_modulo_add_cmp_base_rsc_dat_carry_i_1),
        .nl_modulo_add_cmp_base_rsc_dat_carry_i_1_0(nl_modulo_add_cmp_base_rsc_dat_carry_i_1_0),
        .nl_modulo_add_cmp_base_rsc_dat_carry_i_2(nl_modulo_add_cmp_base_rsc_dat_carry_i_2),
        .nl_modulo_add_cmp_base_rsc_dat_carry_i_2_0(nl_modulo_add_cmp_base_rsc_dat_carry_i_2_0),
        .nl_modulo_add_cmp_base_rsc_dat_carry_i_5(nl_modulo_add_cmp_base_rsc_dat_carry_i_5),
        .nl_modulo_add_cmp_base_rsc_dat_carry_i_5_0(nl_modulo_add_cmp_base_rsc_dat_carry_i_5_0),
        .nl_modulo_add_cmp_base_rsc_dat_carry_i_6(nl_modulo_add_cmp_base_rsc_dat_carry_i_6),
        .nl_modulo_add_cmp_base_rsc_dat_carry_i_6_0(nl_modulo_add_cmp_base_rsc_dat_carry_i_6_0),
        .nl_modulo_add_cmp_base_rsc_dat_carry_i_7(nl_modulo_add_cmp_base_rsc_dat_carry_i_7),
        .nl_modulo_add_cmp_base_rsc_dat_carry_i_7_0(nl_modulo_add_cmp_base_rsc_dat_carry_i_7_0),
        .nl_modulo_sub_cmp_base_rsc_dat_carry(nl_modulo_sub_cmp_base_rsc_dat_carry),
        .nl_modulo_sub_cmp_base_rsc_dat_carry_0(nl_modulo_sub_cmp_base_rsc_dat_carry_0),
        .nl_modulo_sub_cmp_base_rsc_dat_carry_1(nl_modulo_sub_cmp_base_rsc_dat_carry_1),
        .nl_modulo_sub_cmp_base_rsc_dat_carry_10(nl_modulo_sub_cmp_base_rsc_dat_carry_10),
        .nl_modulo_sub_cmp_base_rsc_dat_carry_11(nl_modulo_sub_cmp_base_rsc_dat_carry_11),
        .nl_modulo_sub_cmp_base_rsc_dat_carry_12(nl_modulo_sub_cmp_base_rsc_dat_carry_12),
        .nl_modulo_sub_cmp_base_rsc_dat_carry_13(nl_modulo_sub_cmp_base_rsc_dat_carry_13),
        .nl_modulo_sub_cmp_base_rsc_dat_carry_14(nl_modulo_sub_cmp_base_rsc_dat_carry_14),
        .nl_modulo_sub_cmp_base_rsc_dat_carry_15(nl_modulo_sub_cmp_base_rsc_dat_carry_15),
        .nl_modulo_sub_cmp_base_rsc_dat_carry_16(nl_modulo_sub_cmp_base_rsc_dat_carry_16),
        .nl_modulo_sub_cmp_base_rsc_dat_carry_17(nl_modulo_sub_cmp_base_rsc_dat_carry_17),
        .nl_modulo_sub_cmp_base_rsc_dat_carry_18(nl_modulo_sub_cmp_base_rsc_dat_carry_18),
        .nl_modulo_sub_cmp_base_rsc_dat_carry_2(nl_modulo_sub_cmp_base_rsc_dat_carry_2),
        .nl_modulo_sub_cmp_base_rsc_dat_carry_3(nl_modulo_sub_cmp_base_rsc_dat_carry_3),
        .nl_modulo_sub_cmp_base_rsc_dat_carry_4(nl_modulo_sub_cmp_base_rsc_dat_carry_4),
        .nl_modulo_sub_cmp_base_rsc_dat_carry_5(nl_modulo_sub_cmp_base_rsc_dat_carry_5),
        .nl_modulo_sub_cmp_base_rsc_dat_carry_6(nl_modulo_sub_cmp_base_rsc_dat_carry_6),
        .nl_modulo_sub_cmp_base_rsc_dat_carry_7(nl_modulo_sub_cmp_base_rsc_dat_carry_7),
        .nl_modulo_sub_cmp_base_rsc_dat_carry_8(nl_modulo_sub_cmp_base_rsc_dat_carry_8),
        .nl_modulo_sub_cmp_base_rsc_dat_carry_9(nl_modulo_sub_cmp_base_rsc_dat_carry_9),
        .nl_modulo_sub_cmp_base_rsc_dat_carry__0(nl_modulo_sub_cmp_base_rsc_dat_carry__0),
        .nl_modulo_sub_cmp_base_rsc_dat_carry__0_0(nl_modulo_sub_cmp_base_rsc_dat_carry__0_0),
        .nl_modulo_sub_cmp_base_rsc_dat_carry__0_1(nl_modulo_sub_cmp_base_rsc_dat_carry__0_1),
        .nl_modulo_sub_cmp_base_rsc_dat_carry__0_10(nl_modulo_sub_cmp_base_rsc_dat_carry__0_10),
        .nl_modulo_sub_cmp_base_rsc_dat_carry__0_2(nl_modulo_sub_cmp_base_rsc_dat_carry__0_2),
        .nl_modulo_sub_cmp_base_rsc_dat_carry__0_3(nl_modulo_sub_cmp_base_rsc_dat_carry__0_3),
        .nl_modulo_sub_cmp_base_rsc_dat_carry__0_4(nl_modulo_sub_cmp_base_rsc_dat_carry__0_4),
        .nl_modulo_sub_cmp_base_rsc_dat_carry__0_5(nl_modulo_sub_cmp_base_rsc_dat_carry__0_5),
        .nl_modulo_sub_cmp_base_rsc_dat_carry__0_6(nl_modulo_sub_cmp_base_rsc_dat_carry__0_6),
        .nl_modulo_sub_cmp_base_rsc_dat_carry__0_7(nl_modulo_sub_cmp_base_rsc_dat_carry__0_7),
        .nl_modulo_sub_cmp_base_rsc_dat_carry__0_8(nl_modulo_sub_cmp_base_rsc_dat_carry__0_8),
        .nl_modulo_sub_cmp_base_rsc_dat_carry__0_9(nl_modulo_sub_cmp_base_rsc_dat_carry__0_9),
        .nl_modulo_sub_cmp_base_rsc_dat_carry__1(nl_modulo_sub_cmp_base_rsc_dat_carry__1),
        .nl_modulo_sub_cmp_base_rsc_dat_carry__1_0(nl_modulo_sub_cmp_base_rsc_dat_carry__1_0),
        .nl_modulo_sub_cmp_base_rsc_dat_carry__1_1(nl_modulo_sub_cmp_base_rsc_dat_carry__1_1),
        .nl_modulo_sub_cmp_base_rsc_dat_carry__1_10(nl_modulo_sub_cmp_base_rsc_dat_carry__1_10),
        .nl_modulo_sub_cmp_base_rsc_dat_carry__1_11(nl_modulo_sub_cmp_base_rsc_dat_carry__1_11),
        .nl_modulo_sub_cmp_base_rsc_dat_carry__1_12(nl_modulo_sub_cmp_base_rsc_dat_carry__1_12),
        .nl_modulo_sub_cmp_base_rsc_dat_carry__1_13(nl_modulo_sub_cmp_base_rsc_dat_carry__1_13),
        .nl_modulo_sub_cmp_base_rsc_dat_carry__1_14(nl_modulo_sub_cmp_base_rsc_dat_carry__1_14),
        .nl_modulo_sub_cmp_base_rsc_dat_carry__1_2(nl_modulo_sub_cmp_base_rsc_dat_carry__1_2),
        .nl_modulo_sub_cmp_base_rsc_dat_carry__1_3(nl_modulo_sub_cmp_base_rsc_dat_carry__1_3),
        .nl_modulo_sub_cmp_base_rsc_dat_carry__1_4(nl_modulo_sub_cmp_base_rsc_dat_carry__1_4),
        .nl_modulo_sub_cmp_base_rsc_dat_carry__1_5(nl_modulo_sub_cmp_base_rsc_dat_carry__1_5),
        .nl_modulo_sub_cmp_base_rsc_dat_carry__1_6(nl_modulo_sub_cmp_base_rsc_dat_carry__1_6),
        .nl_modulo_sub_cmp_base_rsc_dat_carry__1_7(nl_modulo_sub_cmp_base_rsc_dat_carry__1_7),
        .nl_modulo_sub_cmp_base_rsc_dat_carry__1_8(nl_modulo_sub_cmp_base_rsc_dat_carry__1_8),
        .nl_modulo_sub_cmp_base_rsc_dat_carry__1_9(nl_modulo_sub_cmp_base_rsc_dat_carry__1_9),
        .nl_modulo_sub_cmp_base_rsc_dat_carry__2(nl_modulo_sub_cmp_base_rsc_dat_carry__2),
        .nl_modulo_sub_cmp_base_rsc_dat_carry__2_0(nl_modulo_sub_cmp_base_rsc_dat_carry__2_0),
        .nl_modulo_sub_cmp_base_rsc_dat_carry__2_1(nl_modulo_sub_cmp_base_rsc_dat_carry__2_1),
        .nl_modulo_sub_cmp_base_rsc_dat_carry__2_10(nl_modulo_sub_cmp_base_rsc_dat_carry__2_10),
        .nl_modulo_sub_cmp_base_rsc_dat_carry__2_2(nl_modulo_sub_cmp_base_rsc_dat_carry__2_2),
        .nl_modulo_sub_cmp_base_rsc_dat_carry__2_3(nl_modulo_sub_cmp_base_rsc_dat_carry__2_3),
        .nl_modulo_sub_cmp_base_rsc_dat_carry__2_4(nl_modulo_sub_cmp_base_rsc_dat_carry__2_4),
        .nl_modulo_sub_cmp_base_rsc_dat_carry__2_5(nl_modulo_sub_cmp_base_rsc_dat_carry__2_5),
        .nl_modulo_sub_cmp_base_rsc_dat_carry__2_6(nl_modulo_sub_cmp_base_rsc_dat_carry__2_6),
        .nl_modulo_sub_cmp_base_rsc_dat_carry__2_7(nl_modulo_sub_cmp_base_rsc_dat_carry__2_7),
        .nl_modulo_sub_cmp_base_rsc_dat_carry__2_8(nl_modulo_sub_cmp_base_rsc_dat_carry__2_8),
        .nl_modulo_sub_cmp_base_rsc_dat_carry__2_9(nl_modulo_sub_cmp_base_rsc_dat_carry__2_9),
        .rst(rst),
        .\tmp_1_lpi_4_dfm_reg[11] (\tmp_1_lpi_4_dfm_reg[11] ),
        .\tmp_1_lpi_4_dfm_reg[11]_0 (\tmp_1_lpi_4_dfm_reg[11]_0 ),
        .\tmp_1_lpi_4_dfm_reg[11]_1 (\tmp_1_lpi_4_dfm_reg[11]_1 ),
        .\tmp_1_lpi_4_dfm_reg[14] (\tmp_1_lpi_4_dfm_reg[14] ),
        .\tmp_1_lpi_4_dfm_reg[23] (\tmp_1_lpi_4_dfm_reg[23] ),
        .\tmp_1_lpi_4_dfm_reg[30] (\tmp_1_lpi_4_dfm_reg[30] ),
        .vec_rsc_0_7_i_bcwt_reg_0(vec_rsc_0_7_i_bcwt),
        .vec_rsc_0_7_i_bcwt_reg_1(vec_rsc_0_7_i_bcwt_reg),
        .vec_rsc_0_7_q(vec_rsc_0_7_q),
        .vec_rsc_0_7_q_11_sp_1(vec_rsc_0_7_q_11_sn_1),
        .vec_rsc_0_7_q_13_sp_1(vec_rsc_0_7_q_13_sn_1),
        .vec_rsc_0_7_q_14_sp_1(vec_rsc_0_7_q_14_sn_1),
        .vec_rsc_0_7_q_16_sp_1(vec_rsc_0_7_q_16_sn_1),
        .vec_rsc_0_7_q_18_sp_1(vec_rsc_0_7_q_18_sn_1),
        .vec_rsc_0_7_q_1_sp_1(vec_rsc_0_7_q_1_sn_1),
        .vec_rsc_0_7_q_21_sp_1(vec_rsc_0_7_q_21_sn_1),
        .vec_rsc_0_7_q_23_sp_1(vec_rsc_0_7_q_23_sn_1),
        .vec_rsc_0_7_q_27_sp_1(vec_rsc_0_7_q_27_sn_1),
        .vec_rsc_0_7_q_28_sp_1(vec_rsc_0_7_q_28_sn_1),
        .vec_rsc_0_7_q_2_sp_1(vec_rsc_0_7_q_2_sn_1),
        .vec_rsc_0_7_q_30_sp_1(vec_rsc_0_7_q_30_sn_1),
        .vec_rsc_0_7_q_3_sp_1(vec_rsc_0_7_q_3_sn_1),
        .vec_rsc_0_7_q_6_sp_1(vec_rsc_0_7_q_6_sn_1),
        .vec_rsc_0_7_q_7_sp_1(vec_rsc_0_7_q_7_sn_1),
        .vec_rsc_0_7_q_8_sp_1(vec_rsc_0_7_q_8_sn_1));
endmodule

(* ORIG_REF_NAME = "inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_vec_rsc_0_7_wait_dp" *) 
module Board_inPlaceNTT_DIF_preco_0_0_inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_vec_rsc_0_7_wait_dp
   (vec_rsc_0_7_i_bcwt_reg_0,
    S,
    vec_rsc_0_7_q_1_sp_1,
    vec_rsc_0_7_q_2_sp_1,
    vec_rsc_0_7_q_3_sp_1,
    vec_rsc_0_7_q_6_sp_1,
    vec_rsc_0_7_q_7_sp_1,
    \tmp_1_lpi_4_dfm_reg[14] ,
    vec_rsc_0_7_q_8_sp_1,
    vec_rsc_0_7_q_13_sp_1,
    vec_rsc_0_7_q_14_sp_1,
    \tmp_1_lpi_4_dfm_reg[23] ,
    vec_rsc_0_7_q_16_sp_1,
    vec_rsc_0_7_q_18_sp_1,
    vec_rsc_0_7_q_21_sp_1,
    vec_rsc_0_7_q_23_sp_1,
    \tmp_1_lpi_4_dfm_reg[30] ,
    vec_rsc_0_7_q_27_sp_1,
    vec_rsc_0_7_q_28_sp_1,
    vec_rsc_0_7_q_30_sp_1,
    VEC_LOOP_VEC_LOOP_and_13_itm_reg,
    VEC_LOOP_VEC_LOOP_and_13_itm_reg_0,
    VEC_LOOP_VEC_LOOP_and_13_itm_reg_1,
    VEC_LOOP_VEC_LOOP_and_13_itm_reg_2,
    VEC_LOOP_VEC_LOOP_and_13_itm_reg_3,
    VEC_LOOP_VEC_LOOP_and_13_itm_reg_4,
    vec_rsc_0_7_q_11_sp_1,
    VEC_LOOP_VEC_LOOP_and_13_itm_reg_5,
    VEC_LOOP_VEC_LOOP_and_13_itm_reg_6,
    VEC_LOOP_VEC_LOOP_and_13_itm_reg_7,
    VEC_LOOP_VEC_LOOP_and_13_itm_reg_8,
    VEC_LOOP_VEC_LOOP_and_13_itm_reg_9,
    VEC_LOOP_VEC_LOOP_and_13_itm_reg_10,
    VEC_LOOP_VEC_LOOP_and_13_itm_reg_11,
    VEC_LOOP_VEC_LOOP_and_13_itm_reg_12,
    VEC_LOOP_VEC_LOOP_and_13_itm_reg_13,
    VEC_LOOP_VEC_LOOP_and_13_itm_reg_14,
    VEC_LOOP_VEC_LOOP_and_13_itm_reg_15,
    rst,
    vec_rsc_0_7_i_bcwt_reg_1,
    clk,
    Q,
    nl_modulo_sub_cmp_base_rsc_dat_carry,
    nl_modulo_sub_cmp_base_rsc_dat_carry_0,
    nl_modulo_sub_cmp_base_rsc_dat_carry_1,
    nl_modulo_sub_cmp_base_rsc_dat_carry_2,
    nl_modulo_sub_cmp_base_rsc_dat_carry_3,
    nl_modulo_sub_cmp_base_rsc_dat_carry_4,
    nl_modulo_sub_cmp_base_rsc_dat_carry_5,
    nl_modulo_sub_cmp_base_rsc_dat_carry_6,
    nl_modulo_sub_cmp_base_rsc_dat_carry_7,
    nl_modulo_sub_cmp_base_rsc_dat_carry_8,
    nl_modulo_sub_cmp_base_rsc_dat_carry_9,
    nl_modulo_sub_cmp_base_rsc_dat_carry_10,
    nl_modulo_sub_cmp_base_rsc_dat_carry_11,
    nl_modulo_sub_cmp_base_rsc_dat_carry_12,
    nl_modulo_sub_cmp_base_rsc_dat_carry_13,
    nl_modulo_sub_cmp_base_rsc_dat_carry_14,
    nl_modulo_sub_cmp_base_rsc_dat_carry_15,
    nl_modulo_sub_cmp_base_rsc_dat_carry_16,
    nl_modulo_sub_cmp_base_rsc_dat_carry_17,
    nl_modulo_sub_cmp_base_rsc_dat_carry_18,
    nl_modulo_sub_cmp_base_rsc_dat_carry__0,
    nl_modulo_sub_cmp_base_rsc_dat_carry__0_0,
    nl_modulo_sub_cmp_base_rsc_dat_carry__0_1,
    nl_modulo_sub_cmp_base_rsc_dat_carry__0_2,
    nl_modulo_sub_cmp_base_rsc_dat_carry__0_3,
    nl_modulo_sub_cmp_base_rsc_dat_carry__0_4,
    nl_modulo_sub_cmp_base_rsc_dat_carry__0_5,
    nl_modulo_sub_cmp_base_rsc_dat_carry__0_6,
    nl_modulo_sub_cmp_base_rsc_dat_carry__0_7,
    nl_modulo_sub_cmp_base_rsc_dat_carry__0_8,
    nl_modulo_sub_cmp_base_rsc_dat_carry__0_9,
    nl_modulo_sub_cmp_base_rsc_dat_carry__0_10,
    nl_modulo_sub_cmp_base_rsc_dat_carry__1,
    nl_modulo_sub_cmp_base_rsc_dat_carry__1_0,
    nl_modulo_sub_cmp_base_rsc_dat_carry__1_1,
    nl_modulo_sub_cmp_base_rsc_dat_carry__1_2,
    nl_modulo_sub_cmp_base_rsc_dat_carry__1_3,
    nl_modulo_sub_cmp_base_rsc_dat_carry__1_4,
    nl_modulo_sub_cmp_base_rsc_dat_carry__1_5,
    nl_modulo_sub_cmp_base_rsc_dat_carry__1_6,
    nl_modulo_sub_cmp_base_rsc_dat_carry__1_7,
    nl_modulo_sub_cmp_base_rsc_dat_carry__1_8,
    nl_modulo_sub_cmp_base_rsc_dat_carry__1_9,
    nl_modulo_sub_cmp_base_rsc_dat_carry__1_10,
    nl_modulo_sub_cmp_base_rsc_dat_carry__1_11,
    nl_modulo_sub_cmp_base_rsc_dat_carry__1_12,
    nl_modulo_sub_cmp_base_rsc_dat_carry__1_13,
    nl_modulo_sub_cmp_base_rsc_dat_carry__1_14,
    nl_modulo_sub_cmp_base_rsc_dat_carry__2,
    nl_modulo_sub_cmp_base_rsc_dat_carry__2_0,
    nl_modulo_sub_cmp_base_rsc_dat_carry__2_1,
    nl_modulo_sub_cmp_base_rsc_dat_carry__2_2,
    nl_modulo_sub_cmp_base_rsc_dat_carry__2_3,
    nl_modulo_sub_cmp_base_rsc_dat_carry__2_4,
    nl_modulo_sub_cmp_base_rsc_dat_carry__2_5,
    nl_modulo_sub_cmp_base_rsc_dat_carry__2_6,
    nl_modulo_sub_cmp_base_rsc_dat_carry__2_7,
    nl_modulo_sub_cmp_base_rsc_dat_carry__2_8,
    nl_modulo_sub_cmp_base_rsc_dat_carry__2_9,
    nl_modulo_sub_cmp_base_rsc_dat_carry__2_10,
    VEC_LOOP_VEC_LOOP_and_13_itm,
    nl_modulo_add_cmp_base_rsc_dat_carry__2_i_9,
    VEC_LOOP_VEC_LOOP_and_6_itm,
    vec_rsc_0_7_q,
    nl_modulo_add_cmp_base_rsc_dat_carry_i_7,
    \tmp_1_lpi_4_dfm_reg[11] ,
    nl_modulo_add_cmp_base_rsc_dat_carry_i_7_0,
    nl_modulo_add_cmp_base_rsc_dat_carry_i_6,
    nl_modulo_add_cmp_base_rsc_dat_carry_i_6_0,
    nl_modulo_add_cmp_base_rsc_dat_carry_i_5,
    nl_modulo_add_cmp_base_rsc_dat_carry_i_5_0,
    nl_modulo_add_cmp_base_rsc_dat_carry_i_2,
    nl_modulo_add_cmp_base_rsc_dat_carry_i_2_0,
    nl_modulo_add_cmp_base_rsc_dat_carry_i_1,
    nl_modulo_add_cmp_base_rsc_dat_carry_i_1_0,
    nl_modulo_add_cmp_base_rsc_dat_carry__0_i_8,
    nl_modulo_add_cmp_base_rsc_dat_carry__0_i_8_0,
    \tmp_1_lpi_4_dfm_reg[11]_0 ,
    \tmp_1_lpi_4_dfm_reg[11]_1 ,
    nl_modulo_add_cmp_base_rsc_dat_carry__0_i_3,
    nl_modulo_add_cmp_base_rsc_dat_carry__0_i_3_0,
    nl_modulo_add_cmp_base_rsc_dat_carry__0_i_2,
    nl_modulo_add_cmp_base_rsc_dat_carry__0_i_2_0,
    nl_modulo_add_cmp_base_rsc_dat_carry__1_i_8,
    nl_modulo_add_cmp_base_rsc_dat_carry__1_i_8_0,
    nl_modulo_add_cmp_base_rsc_dat_carry__1_i_6,
    nl_modulo_add_cmp_base_rsc_dat_carry__1_i_6_0,
    nl_modulo_add_cmp_base_rsc_dat_carry__1_i_3,
    nl_modulo_add_cmp_base_rsc_dat_carry__1_i_3_0,
    nl_modulo_add_cmp_base_rsc_dat_carry__1_i_1,
    nl_modulo_add_cmp_base_rsc_dat_carry__1_i_1_0,
    nl_modulo_add_cmp_base_rsc_dat_carry__2_i_5,
    nl_modulo_add_cmp_base_rsc_dat_carry__2_i_5_0,
    nl_modulo_add_cmp_base_rsc_dat_carry__2_i_4,
    nl_modulo_add_cmp_base_rsc_dat_carry__2_i_4_0,
    nl_modulo_add_cmp_base_rsc_dat_carry__2_i_2,
    nl_modulo_add_cmp_base_rsc_dat_carry__2_i_2_0,
    E);
  output vec_rsc_0_7_i_bcwt_reg_0;
  output [4:0]S;
  output vec_rsc_0_7_q_1_sp_1;
  output vec_rsc_0_7_q_2_sp_1;
  output vec_rsc_0_7_q_3_sp_1;
  output vec_rsc_0_7_q_6_sp_1;
  output vec_rsc_0_7_q_7_sp_1;
  output [2:0]\tmp_1_lpi_4_dfm_reg[14] ;
  output vec_rsc_0_7_q_8_sp_1;
  output vec_rsc_0_7_q_13_sp_1;
  output vec_rsc_0_7_q_14_sp_1;
  output [3:0]\tmp_1_lpi_4_dfm_reg[23] ;
  output vec_rsc_0_7_q_16_sp_1;
  output vec_rsc_0_7_q_18_sp_1;
  output vec_rsc_0_7_q_21_sp_1;
  output vec_rsc_0_7_q_23_sp_1;
  output [2:0]\tmp_1_lpi_4_dfm_reg[30] ;
  output vec_rsc_0_7_q_27_sp_1;
  output vec_rsc_0_7_q_28_sp_1;
  output vec_rsc_0_7_q_30_sp_1;
  output VEC_LOOP_VEC_LOOP_and_13_itm_reg;
  output VEC_LOOP_VEC_LOOP_and_13_itm_reg_0;
  output VEC_LOOP_VEC_LOOP_and_13_itm_reg_1;
  output VEC_LOOP_VEC_LOOP_and_13_itm_reg_2;
  output VEC_LOOP_VEC_LOOP_and_13_itm_reg_3;
  output VEC_LOOP_VEC_LOOP_and_13_itm_reg_4;
  output vec_rsc_0_7_q_11_sp_1;
  output VEC_LOOP_VEC_LOOP_and_13_itm_reg_5;
  output VEC_LOOP_VEC_LOOP_and_13_itm_reg_6;
  output VEC_LOOP_VEC_LOOP_and_13_itm_reg_7;
  output VEC_LOOP_VEC_LOOP_and_13_itm_reg_8;
  output VEC_LOOP_VEC_LOOP_and_13_itm_reg_9;
  output VEC_LOOP_VEC_LOOP_and_13_itm_reg_10;
  output VEC_LOOP_VEC_LOOP_and_13_itm_reg_11;
  output VEC_LOOP_VEC_LOOP_and_13_itm_reg_12;
  output VEC_LOOP_VEC_LOOP_and_13_itm_reg_13;
  output VEC_LOOP_VEC_LOOP_and_13_itm_reg_14;
  output VEC_LOOP_VEC_LOOP_and_13_itm_reg_15;
  input rst;
  input vec_rsc_0_7_i_bcwt_reg_1;
  input clk;
  input [14:0]Q;
  input nl_modulo_sub_cmp_base_rsc_dat_carry;
  input nl_modulo_sub_cmp_base_rsc_dat_carry_0;
  input nl_modulo_sub_cmp_base_rsc_dat_carry_1;
  input nl_modulo_sub_cmp_base_rsc_dat_carry_2;
  input nl_modulo_sub_cmp_base_rsc_dat_carry_3;
  input nl_modulo_sub_cmp_base_rsc_dat_carry_4;
  input nl_modulo_sub_cmp_base_rsc_dat_carry_5;
  input nl_modulo_sub_cmp_base_rsc_dat_carry_6;
  input nl_modulo_sub_cmp_base_rsc_dat_carry_7;
  input nl_modulo_sub_cmp_base_rsc_dat_carry_8;
  input nl_modulo_sub_cmp_base_rsc_dat_carry_9;
  input nl_modulo_sub_cmp_base_rsc_dat_carry_10;
  input nl_modulo_sub_cmp_base_rsc_dat_carry_11;
  input nl_modulo_sub_cmp_base_rsc_dat_carry_12;
  input nl_modulo_sub_cmp_base_rsc_dat_carry_13;
  input nl_modulo_sub_cmp_base_rsc_dat_carry_14;
  input nl_modulo_sub_cmp_base_rsc_dat_carry_15;
  input nl_modulo_sub_cmp_base_rsc_dat_carry_16;
  input nl_modulo_sub_cmp_base_rsc_dat_carry_17;
  input nl_modulo_sub_cmp_base_rsc_dat_carry_18;
  input nl_modulo_sub_cmp_base_rsc_dat_carry__0;
  input nl_modulo_sub_cmp_base_rsc_dat_carry__0_0;
  input nl_modulo_sub_cmp_base_rsc_dat_carry__0_1;
  input nl_modulo_sub_cmp_base_rsc_dat_carry__0_2;
  input nl_modulo_sub_cmp_base_rsc_dat_carry__0_3;
  input nl_modulo_sub_cmp_base_rsc_dat_carry__0_4;
  input nl_modulo_sub_cmp_base_rsc_dat_carry__0_5;
  input nl_modulo_sub_cmp_base_rsc_dat_carry__0_6;
  input nl_modulo_sub_cmp_base_rsc_dat_carry__0_7;
  input nl_modulo_sub_cmp_base_rsc_dat_carry__0_8;
  input nl_modulo_sub_cmp_base_rsc_dat_carry__0_9;
  input nl_modulo_sub_cmp_base_rsc_dat_carry__0_10;
  input nl_modulo_sub_cmp_base_rsc_dat_carry__1;
  input nl_modulo_sub_cmp_base_rsc_dat_carry__1_0;
  input nl_modulo_sub_cmp_base_rsc_dat_carry__1_1;
  input nl_modulo_sub_cmp_base_rsc_dat_carry__1_2;
  input nl_modulo_sub_cmp_base_rsc_dat_carry__1_3;
  input nl_modulo_sub_cmp_base_rsc_dat_carry__1_4;
  input nl_modulo_sub_cmp_base_rsc_dat_carry__1_5;
  input nl_modulo_sub_cmp_base_rsc_dat_carry__1_6;
  input nl_modulo_sub_cmp_base_rsc_dat_carry__1_7;
  input nl_modulo_sub_cmp_base_rsc_dat_carry__1_8;
  input nl_modulo_sub_cmp_base_rsc_dat_carry__1_9;
  input nl_modulo_sub_cmp_base_rsc_dat_carry__1_10;
  input nl_modulo_sub_cmp_base_rsc_dat_carry__1_11;
  input nl_modulo_sub_cmp_base_rsc_dat_carry__1_12;
  input nl_modulo_sub_cmp_base_rsc_dat_carry__1_13;
  input nl_modulo_sub_cmp_base_rsc_dat_carry__1_14;
  input nl_modulo_sub_cmp_base_rsc_dat_carry__2;
  input nl_modulo_sub_cmp_base_rsc_dat_carry__2_0;
  input nl_modulo_sub_cmp_base_rsc_dat_carry__2_1;
  input nl_modulo_sub_cmp_base_rsc_dat_carry__2_2;
  input nl_modulo_sub_cmp_base_rsc_dat_carry__2_3;
  input nl_modulo_sub_cmp_base_rsc_dat_carry__2_4;
  input nl_modulo_sub_cmp_base_rsc_dat_carry__2_5;
  input nl_modulo_sub_cmp_base_rsc_dat_carry__2_6;
  input nl_modulo_sub_cmp_base_rsc_dat_carry__2_7;
  input nl_modulo_sub_cmp_base_rsc_dat_carry__2_8;
  input nl_modulo_sub_cmp_base_rsc_dat_carry__2_9;
  input nl_modulo_sub_cmp_base_rsc_dat_carry__2_10;
  input VEC_LOOP_VEC_LOOP_and_13_itm;
  input [0:0]nl_modulo_add_cmp_base_rsc_dat_carry__2_i_9;
  input VEC_LOOP_VEC_LOOP_and_6_itm;
  input [31:0]vec_rsc_0_7_q;
  input nl_modulo_add_cmp_base_rsc_dat_carry_i_7;
  input \tmp_1_lpi_4_dfm_reg[11] ;
  input nl_modulo_add_cmp_base_rsc_dat_carry_i_7_0;
  input nl_modulo_add_cmp_base_rsc_dat_carry_i_6;
  input nl_modulo_add_cmp_base_rsc_dat_carry_i_6_0;
  input nl_modulo_add_cmp_base_rsc_dat_carry_i_5;
  input nl_modulo_add_cmp_base_rsc_dat_carry_i_5_0;
  input nl_modulo_add_cmp_base_rsc_dat_carry_i_2;
  input nl_modulo_add_cmp_base_rsc_dat_carry_i_2_0;
  input nl_modulo_add_cmp_base_rsc_dat_carry_i_1;
  input nl_modulo_add_cmp_base_rsc_dat_carry_i_1_0;
  input nl_modulo_add_cmp_base_rsc_dat_carry__0_i_8;
  input nl_modulo_add_cmp_base_rsc_dat_carry__0_i_8_0;
  input \tmp_1_lpi_4_dfm_reg[11]_0 ;
  input \tmp_1_lpi_4_dfm_reg[11]_1 ;
  input nl_modulo_add_cmp_base_rsc_dat_carry__0_i_3;
  input nl_modulo_add_cmp_base_rsc_dat_carry__0_i_3_0;
  input nl_modulo_add_cmp_base_rsc_dat_carry__0_i_2;
  input nl_modulo_add_cmp_base_rsc_dat_carry__0_i_2_0;
  input nl_modulo_add_cmp_base_rsc_dat_carry__1_i_8;
  input nl_modulo_add_cmp_base_rsc_dat_carry__1_i_8_0;
  input nl_modulo_add_cmp_base_rsc_dat_carry__1_i_6;
  input nl_modulo_add_cmp_base_rsc_dat_carry__1_i_6_0;
  input nl_modulo_add_cmp_base_rsc_dat_carry__1_i_3;
  input nl_modulo_add_cmp_base_rsc_dat_carry__1_i_3_0;
  input nl_modulo_add_cmp_base_rsc_dat_carry__1_i_1;
  input nl_modulo_add_cmp_base_rsc_dat_carry__1_i_1_0;
  input nl_modulo_add_cmp_base_rsc_dat_carry__2_i_5;
  input nl_modulo_add_cmp_base_rsc_dat_carry__2_i_5_0;
  input nl_modulo_add_cmp_base_rsc_dat_carry__2_i_4;
  input nl_modulo_add_cmp_base_rsc_dat_carry__2_i_4_0;
  input nl_modulo_add_cmp_base_rsc_dat_carry__2_i_2;
  input nl_modulo_add_cmp_base_rsc_dat_carry__2_i_2_0;
  input [0:0]E;

  wire [0:0]E;
  wire [14:0]Q;
  wire [4:0]S;
  wire VEC_LOOP_VEC_LOOP_and_13_itm;
  wire VEC_LOOP_VEC_LOOP_and_13_itm_reg;
  wire VEC_LOOP_VEC_LOOP_and_13_itm_reg_0;
  wire VEC_LOOP_VEC_LOOP_and_13_itm_reg_1;
  wire VEC_LOOP_VEC_LOOP_and_13_itm_reg_10;
  wire VEC_LOOP_VEC_LOOP_and_13_itm_reg_11;
  wire VEC_LOOP_VEC_LOOP_and_13_itm_reg_12;
  wire VEC_LOOP_VEC_LOOP_and_13_itm_reg_13;
  wire VEC_LOOP_VEC_LOOP_and_13_itm_reg_14;
  wire VEC_LOOP_VEC_LOOP_and_13_itm_reg_15;
  wire VEC_LOOP_VEC_LOOP_and_13_itm_reg_2;
  wire VEC_LOOP_VEC_LOOP_and_13_itm_reg_3;
  wire VEC_LOOP_VEC_LOOP_and_13_itm_reg_4;
  wire VEC_LOOP_VEC_LOOP_and_13_itm_reg_5;
  wire VEC_LOOP_VEC_LOOP_and_13_itm_reg_6;
  wire VEC_LOOP_VEC_LOOP_and_13_itm_reg_7;
  wire VEC_LOOP_VEC_LOOP_and_13_itm_reg_8;
  wire VEC_LOOP_VEC_LOOP_and_13_itm_reg_9;
  wire VEC_LOOP_VEC_LOOP_and_6_itm;
  wire clk;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__0_i_2;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__0_i_2_0;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__0_i_3;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__0_i_3_0;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__0_i_8;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__0_i_8_0;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__1_i_1;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__1_i_1_0;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__1_i_3;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__1_i_3_0;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__1_i_6;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__1_i_6_0;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__1_i_8;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__1_i_8_0;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__2_i_2;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__2_i_2_0;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__2_i_4;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__2_i_4_0;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__2_i_5;
  wire nl_modulo_add_cmp_base_rsc_dat_carry__2_i_5_0;
  wire [0:0]nl_modulo_add_cmp_base_rsc_dat_carry__2_i_9;
  wire nl_modulo_add_cmp_base_rsc_dat_carry_i_1;
  wire nl_modulo_add_cmp_base_rsc_dat_carry_i_1_0;
  wire nl_modulo_add_cmp_base_rsc_dat_carry_i_2;
  wire nl_modulo_add_cmp_base_rsc_dat_carry_i_2_0;
  wire nl_modulo_add_cmp_base_rsc_dat_carry_i_5;
  wire nl_modulo_add_cmp_base_rsc_dat_carry_i_5_0;
  wire nl_modulo_add_cmp_base_rsc_dat_carry_i_6;
  wire nl_modulo_add_cmp_base_rsc_dat_carry_i_6_0;
  wire nl_modulo_add_cmp_base_rsc_dat_carry_i_7;
  wire nl_modulo_add_cmp_base_rsc_dat_carry_i_7_0;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry_0;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry_1;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry_10;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry_11;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry_12;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry_13;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry_14;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry_15;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry_16;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry_17;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry_18;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry_2;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry_3;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry_4;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry_5;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry_6;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry_7;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry_8;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry_9;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry__0;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry__0_0;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry__0_1;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry__0_10;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry__0_2;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry__0_3;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry__0_4;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry__0_5;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry__0_6;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry__0_7;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry__0_8;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry__0_9;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry__1;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry__1_0;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry__1_1;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry__1_10;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry__1_11;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry__1_12;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry__1_13;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry__1_14;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry__1_2;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry__1_3;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry__1_4;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry__1_5;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry__1_6;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry__1_7;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry__1_8;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry__1_9;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry__2;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry__2_0;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry__2_1;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry__2_10;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry__2_2;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry__2_3;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry__2_4;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry__2_5;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry__2_6;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry__2_7;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry__2_8;
  wire nl_modulo_sub_cmp_base_rsc_dat_carry__2_9;
  wire rst;
  wire \tmp_1_lpi_4_dfm_reg[11] ;
  wire \tmp_1_lpi_4_dfm_reg[11]_0 ;
  wire \tmp_1_lpi_4_dfm_reg[11]_1 ;
  wire [2:0]\tmp_1_lpi_4_dfm_reg[14] ;
  wire [3:0]\tmp_1_lpi_4_dfm_reg[23] ;
  wire [2:0]\tmp_1_lpi_4_dfm_reg[30] ;
  wire vec_rsc_0_7_i_bcwt_reg_0;
  wire vec_rsc_0_7_i_bcwt_reg_1;
  wire [31:0]vec_rsc_0_7_i_q_d_bfwt;
  wire [31:0]vec_rsc_0_7_q;
  wire vec_rsc_0_7_q_11_sn_1;
  wire vec_rsc_0_7_q_13_sn_1;
  wire vec_rsc_0_7_q_14_sn_1;
  wire vec_rsc_0_7_q_16_sn_1;
  wire vec_rsc_0_7_q_18_sn_1;
  wire vec_rsc_0_7_q_1_sn_1;
  wire vec_rsc_0_7_q_21_sn_1;
  wire vec_rsc_0_7_q_23_sn_1;
  wire vec_rsc_0_7_q_27_sn_1;
  wire vec_rsc_0_7_q_28_sn_1;
  wire vec_rsc_0_7_q_2_sn_1;
  wire vec_rsc_0_7_q_30_sn_1;
  wire vec_rsc_0_7_q_3_sn_1;
  wire vec_rsc_0_7_q_6_sn_1;
  wire vec_rsc_0_7_q_7_sn_1;
  wire vec_rsc_0_7_q_8_sn_1;

  assign vec_rsc_0_7_q_11_sp_1 = vec_rsc_0_7_q_11_sn_1;
  assign vec_rsc_0_7_q_13_sp_1 = vec_rsc_0_7_q_13_sn_1;
  assign vec_rsc_0_7_q_14_sp_1 = vec_rsc_0_7_q_14_sn_1;
  assign vec_rsc_0_7_q_16_sp_1 = vec_rsc_0_7_q_16_sn_1;
  assign vec_rsc_0_7_q_18_sp_1 = vec_rsc_0_7_q_18_sn_1;
  assign vec_rsc_0_7_q_1_sp_1 = vec_rsc_0_7_q_1_sn_1;
  assign vec_rsc_0_7_q_21_sp_1 = vec_rsc_0_7_q_21_sn_1;
  assign vec_rsc_0_7_q_23_sp_1 = vec_rsc_0_7_q_23_sn_1;
  assign vec_rsc_0_7_q_27_sp_1 = vec_rsc_0_7_q_27_sn_1;
  assign vec_rsc_0_7_q_28_sp_1 = vec_rsc_0_7_q_28_sn_1;
  assign vec_rsc_0_7_q_2_sp_1 = vec_rsc_0_7_q_2_sn_1;
  assign vec_rsc_0_7_q_30_sp_1 = vec_rsc_0_7_q_30_sn_1;
  assign vec_rsc_0_7_q_3_sp_1 = vec_rsc_0_7_q_3_sn_1;
  assign vec_rsc_0_7_q_6_sp_1 = vec_rsc_0_7_q_6_sn_1;
  assign vec_rsc_0_7_q_7_sp_1 = vec_rsc_0_7_q_7_sn_1;
  assign vec_rsc_0_7_q_8_sp_1 = vec_rsc_0_7_q_8_sn_1;
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEAAAEA)) 
    nl_modulo_add_cmp_base_rsc_dat_carry__0_i_16
       (.I0(nl_modulo_add_cmp_base_rsc_dat_carry__0_i_2),
        .I1(\tmp_1_lpi_4_dfm_reg[11] ),
        .I2(vec_rsc_0_7_q[14]),
        .I3(vec_rsc_0_7_i_bcwt_reg_0),
        .I4(vec_rsc_0_7_i_q_d_bfwt[14]),
        .I5(nl_modulo_add_cmp_base_rsc_dat_carry__0_i_2_0),
        .O(vec_rsc_0_7_q_14_sn_1));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEAAAEA)) 
    nl_modulo_add_cmp_base_rsc_dat_carry__0_i_20
       (.I0(nl_modulo_add_cmp_base_rsc_dat_carry__0_i_3),
        .I1(\tmp_1_lpi_4_dfm_reg[11] ),
        .I2(vec_rsc_0_7_q[13]),
        .I3(vec_rsc_0_7_i_bcwt_reg_0),
        .I4(vec_rsc_0_7_i_q_d_bfwt[13]),
        .I5(nl_modulo_add_cmp_base_rsc_dat_carry__0_i_3_0),
        .O(vec_rsc_0_7_q_13_sn_1));
  LUT6 #(
    .INIT(64'hE2E2E2000000E200)) 
    nl_modulo_add_cmp_base_rsc_dat_carry__0_i_27
       (.I0(VEC_LOOP_VEC_LOOP_and_13_itm),
        .I1(nl_modulo_add_cmp_base_rsc_dat_carry__2_i_9),
        .I2(VEC_LOOP_VEC_LOOP_and_6_itm),
        .I3(vec_rsc_0_7_q[11]),
        .I4(vec_rsc_0_7_i_bcwt_reg_0),
        .I5(vec_rsc_0_7_i_q_d_bfwt[11]),
        .O(VEC_LOOP_VEC_LOOP_and_13_itm_reg_5));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEAAAEA)) 
    nl_modulo_add_cmp_base_rsc_dat_carry__0_i_40
       (.I0(nl_modulo_add_cmp_base_rsc_dat_carry__0_i_8),
        .I1(\tmp_1_lpi_4_dfm_reg[11] ),
        .I2(vec_rsc_0_7_q[8]),
        .I3(vec_rsc_0_7_i_bcwt_reg_0),
        .I4(vec_rsc_0_7_i_q_d_bfwt[8]),
        .I5(nl_modulo_add_cmp_base_rsc_dat_carry__0_i_8_0),
        .O(vec_rsc_0_7_q_8_sn_1));
  LUT6 #(
    .INIT(64'hE2E2E2000000E200)) 
    nl_modulo_add_cmp_base_rsc_dat_carry__0_i_41
       (.I0(VEC_LOOP_VEC_LOOP_and_13_itm),
        .I1(nl_modulo_add_cmp_base_rsc_dat_carry__2_i_9),
        .I2(VEC_LOOP_VEC_LOOP_and_6_itm),
        .I3(vec_rsc_0_7_q[15]),
        .I4(vec_rsc_0_7_i_bcwt_reg_0),
        .I5(vec_rsc_0_7_i_q_d_bfwt[15]),
        .O(VEC_LOOP_VEC_LOOP_and_13_itm_reg_7));
  LUT6 #(
    .INIT(64'hE2E2E2000000E200)) 
    nl_modulo_add_cmp_base_rsc_dat_carry__0_i_47
       (.I0(VEC_LOOP_VEC_LOOP_and_13_itm),
        .I1(nl_modulo_add_cmp_base_rsc_dat_carry__2_i_9),
        .I2(VEC_LOOP_VEC_LOOP_and_6_itm),
        .I3(vec_rsc_0_7_q[12]),
        .I4(vec_rsc_0_7_i_bcwt_reg_0),
        .I5(vec_rsc_0_7_i_q_d_bfwt[12]),
        .O(VEC_LOOP_VEC_LOOP_and_13_itm_reg_6));
  LUT6 #(
    .INIT(64'hE2E2E2000000E200)) 
    nl_modulo_add_cmp_base_rsc_dat_carry__0_i_51
       (.I0(VEC_LOOP_VEC_LOOP_and_13_itm),
        .I1(nl_modulo_add_cmp_base_rsc_dat_carry__2_i_9),
        .I2(VEC_LOOP_VEC_LOOP_and_6_itm),
        .I3(vec_rsc_0_7_q[10]),
        .I4(vec_rsc_0_7_i_bcwt_reg_0),
        .I5(vec_rsc_0_7_i_q_d_bfwt[10]),
        .O(VEC_LOOP_VEC_LOOP_and_13_itm_reg_4));
  LUT6 #(
    .INIT(64'hE2E2E2000000E200)) 
    nl_modulo_add_cmp_base_rsc_dat_carry__0_i_53
       (.I0(VEC_LOOP_VEC_LOOP_and_13_itm),
        .I1(nl_modulo_add_cmp_base_rsc_dat_carry__2_i_9),
        .I2(VEC_LOOP_VEC_LOOP_and_6_itm),
        .I3(vec_rsc_0_7_q[9]),
        .I4(vec_rsc_0_7_i_bcwt_reg_0),
        .I5(vec_rsc_0_7_i_q_d_bfwt[9]),
        .O(VEC_LOOP_VEC_LOOP_and_13_itm_reg_3));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEAAAEA)) 
    nl_modulo_add_cmp_base_rsc_dat_carry__1_i_12
       (.I0(nl_modulo_add_cmp_base_rsc_dat_carry__1_i_1),
        .I1(\tmp_1_lpi_4_dfm_reg[11] ),
        .I2(vec_rsc_0_7_q[23]),
        .I3(vec_rsc_0_7_i_bcwt_reg_0),
        .I4(vec_rsc_0_7_i_q_d_bfwt[23]),
        .I5(nl_modulo_add_cmp_base_rsc_dat_carry__1_i_1_0),
        .O(vec_rsc_0_7_q_23_sn_1));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEAAAEA)) 
    nl_modulo_add_cmp_base_rsc_dat_carry__1_i_20
       (.I0(nl_modulo_add_cmp_base_rsc_dat_carry__1_i_3),
        .I1(\tmp_1_lpi_4_dfm_reg[11] ),
        .I2(vec_rsc_0_7_q[21]),
        .I3(vec_rsc_0_7_i_bcwt_reg_0),
        .I4(vec_rsc_0_7_i_q_d_bfwt[21]),
        .I5(nl_modulo_add_cmp_base_rsc_dat_carry__1_i_3_0),
        .O(vec_rsc_0_7_q_21_sn_1));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEAAAEA)) 
    nl_modulo_add_cmp_base_rsc_dat_carry__1_i_32
       (.I0(nl_modulo_add_cmp_base_rsc_dat_carry__1_i_6),
        .I1(\tmp_1_lpi_4_dfm_reg[11] ),
        .I2(vec_rsc_0_7_q[18]),
        .I3(vec_rsc_0_7_i_bcwt_reg_0),
        .I4(vec_rsc_0_7_i_q_d_bfwt[18]),
        .I5(nl_modulo_add_cmp_base_rsc_dat_carry__1_i_6_0),
        .O(vec_rsc_0_7_q_18_sn_1));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEAAAEA)) 
    nl_modulo_add_cmp_base_rsc_dat_carry__1_i_40
       (.I0(nl_modulo_add_cmp_base_rsc_dat_carry__1_i_8),
        .I1(\tmp_1_lpi_4_dfm_reg[11] ),
        .I2(vec_rsc_0_7_q[16]),
        .I3(vec_rsc_0_7_i_bcwt_reg_0),
        .I4(vec_rsc_0_7_i_q_d_bfwt[16]),
        .I5(nl_modulo_add_cmp_base_rsc_dat_carry__1_i_8_0),
        .O(vec_rsc_0_7_q_16_sn_1));
  LUT6 #(
    .INIT(64'hE2E2E2000000E200)) 
    nl_modulo_add_cmp_base_rsc_dat_carry__1_i_43
       (.I0(VEC_LOOP_VEC_LOOP_and_13_itm),
        .I1(nl_modulo_add_cmp_base_rsc_dat_carry__2_i_9),
        .I2(VEC_LOOP_VEC_LOOP_and_6_itm),
        .I3(vec_rsc_0_7_q[22]),
        .I4(vec_rsc_0_7_i_bcwt_reg_0),
        .I5(vec_rsc_0_7_i_q_d_bfwt[22]),
        .O(VEC_LOOP_VEC_LOOP_and_13_itm_reg_11));
  LUT6 #(
    .INIT(64'hE2E2E2000000E200)) 
    nl_modulo_add_cmp_base_rsc_dat_carry__1_i_47
       (.I0(VEC_LOOP_VEC_LOOP_and_13_itm),
        .I1(nl_modulo_add_cmp_base_rsc_dat_carry__2_i_9),
        .I2(VEC_LOOP_VEC_LOOP_and_6_itm),
        .I3(vec_rsc_0_7_q[20]),
        .I4(vec_rsc_0_7_i_bcwt_reg_0),
        .I5(vec_rsc_0_7_i_q_d_bfwt[20]),
        .O(VEC_LOOP_VEC_LOOP_and_13_itm_reg_10));
  LUT6 #(
    .INIT(64'hE2E2E2000000E200)) 
    nl_modulo_add_cmp_base_rsc_dat_carry__1_i_49
       (.I0(VEC_LOOP_VEC_LOOP_and_13_itm),
        .I1(nl_modulo_add_cmp_base_rsc_dat_carry__2_i_9),
        .I2(VEC_LOOP_VEC_LOOP_and_6_itm),
        .I3(vec_rsc_0_7_q[19]),
        .I4(vec_rsc_0_7_i_bcwt_reg_0),
        .I5(vec_rsc_0_7_i_q_d_bfwt[19]),
        .O(VEC_LOOP_VEC_LOOP_and_13_itm_reg_9));
  LUT6 #(
    .INIT(64'hE2E2E2000000E200)) 
    nl_modulo_add_cmp_base_rsc_dat_carry__1_i_53
       (.I0(VEC_LOOP_VEC_LOOP_and_13_itm),
        .I1(nl_modulo_add_cmp_base_rsc_dat_carry__2_i_9),
        .I2(VEC_LOOP_VEC_LOOP_and_6_itm),
        .I3(vec_rsc_0_7_q[17]),
        .I4(vec_rsc_0_7_i_bcwt_reg_0),
        .I5(vec_rsc_0_7_i_q_d_bfwt[17]),
        .O(VEC_LOOP_VEC_LOOP_and_13_itm_reg_8));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEAAAEA)) 
    nl_modulo_add_cmp_base_rsc_dat_carry__2_i_16
       (.I0(nl_modulo_add_cmp_base_rsc_dat_carry__2_i_2),
        .I1(\tmp_1_lpi_4_dfm_reg[11] ),
        .I2(vec_rsc_0_7_q[30]),
        .I3(vec_rsc_0_7_i_bcwt_reg_0),
        .I4(vec_rsc_0_7_i_q_d_bfwt[30]),
        .I5(nl_modulo_add_cmp_base_rsc_dat_carry__2_i_2_0),
        .O(vec_rsc_0_7_q_30_sn_1));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEAAAEA)) 
    nl_modulo_add_cmp_base_rsc_dat_carry__2_i_24
       (.I0(nl_modulo_add_cmp_base_rsc_dat_carry__2_i_4),
        .I1(\tmp_1_lpi_4_dfm_reg[11] ),
        .I2(vec_rsc_0_7_q[28]),
        .I3(vec_rsc_0_7_i_bcwt_reg_0),
        .I4(vec_rsc_0_7_i_q_d_bfwt[28]),
        .I5(nl_modulo_add_cmp_base_rsc_dat_carry__2_i_4_0),
        .O(vec_rsc_0_7_q_28_sn_1));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEAAAEA)) 
    nl_modulo_add_cmp_base_rsc_dat_carry__2_i_28
       (.I0(nl_modulo_add_cmp_base_rsc_dat_carry__2_i_5),
        .I1(\tmp_1_lpi_4_dfm_reg[11] ),
        .I2(vec_rsc_0_7_q[27]),
        .I3(vec_rsc_0_7_i_bcwt_reg_0),
        .I4(vec_rsc_0_7_i_q_d_bfwt[27]),
        .I5(nl_modulo_add_cmp_base_rsc_dat_carry__2_i_5_0),
        .O(vec_rsc_0_7_q_27_sn_1));
  LUT6 #(
    .INIT(64'hE2E2E2000000E200)) 
    nl_modulo_add_cmp_base_rsc_dat_carry__2_i_41
       (.I0(VEC_LOOP_VEC_LOOP_and_13_itm),
        .I1(nl_modulo_add_cmp_base_rsc_dat_carry__2_i_9),
        .I2(VEC_LOOP_VEC_LOOP_and_6_itm),
        .I3(vec_rsc_0_7_q[31]),
        .I4(vec_rsc_0_7_i_bcwt_reg_0),
        .I5(vec_rsc_0_7_i_q_d_bfwt[31]),
        .O(VEC_LOOP_VEC_LOOP_and_13_itm_reg));
  LUT6 #(
    .INIT(64'hE2E2E2000000E200)) 
    nl_modulo_add_cmp_base_rsc_dat_carry__2_i_45
       (.I0(VEC_LOOP_VEC_LOOP_and_13_itm),
        .I1(nl_modulo_add_cmp_base_rsc_dat_carry__2_i_9),
        .I2(VEC_LOOP_VEC_LOOP_and_6_itm),
        .I3(vec_rsc_0_7_q[29]),
        .I4(vec_rsc_0_7_i_bcwt_reg_0),
        .I5(vec_rsc_0_7_i_q_d_bfwt[29]),
        .O(VEC_LOOP_VEC_LOOP_and_13_itm_reg_15));
  LUT6 #(
    .INIT(64'hE2E2E2000000E200)) 
    nl_modulo_add_cmp_base_rsc_dat_carry__2_i_51
       (.I0(VEC_LOOP_VEC_LOOP_and_13_itm),
        .I1(nl_modulo_add_cmp_base_rsc_dat_carry__2_i_9),
        .I2(VEC_LOOP_VEC_LOOP_and_6_itm),
        .I3(vec_rsc_0_7_q[26]),
        .I4(vec_rsc_0_7_i_bcwt_reg_0),
        .I5(vec_rsc_0_7_i_q_d_bfwt[26]),
        .O(VEC_LOOP_VEC_LOOP_and_13_itm_reg_14));
  LUT6 #(
    .INIT(64'hE2E2E2000000E200)) 
    nl_modulo_add_cmp_base_rsc_dat_carry__2_i_53
       (.I0(VEC_LOOP_VEC_LOOP_and_13_itm),
        .I1(nl_modulo_add_cmp_base_rsc_dat_carry__2_i_9),
        .I2(VEC_LOOP_VEC_LOOP_and_6_itm),
        .I3(vec_rsc_0_7_q[25]),
        .I4(vec_rsc_0_7_i_bcwt_reg_0),
        .I5(vec_rsc_0_7_i_q_d_bfwt[25]),
        .O(VEC_LOOP_VEC_LOOP_and_13_itm_reg_13));
  LUT6 #(
    .INIT(64'hE2E2E2000000E200)) 
    nl_modulo_add_cmp_base_rsc_dat_carry__2_i_55
       (.I0(VEC_LOOP_VEC_LOOP_and_13_itm),
        .I1(nl_modulo_add_cmp_base_rsc_dat_carry__2_i_9),
        .I2(VEC_LOOP_VEC_LOOP_and_6_itm),
        .I3(vec_rsc_0_7_q[24]),
        .I4(vec_rsc_0_7_i_bcwt_reg_0),
        .I5(vec_rsc_0_7_i_q_d_bfwt[24]),
        .O(VEC_LOOP_VEC_LOOP_and_13_itm_reg_12));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEAAAEA)) 
    nl_modulo_add_cmp_base_rsc_dat_carry_i_12
       (.I0(nl_modulo_add_cmp_base_rsc_dat_carry_i_1),
        .I1(\tmp_1_lpi_4_dfm_reg[11] ),
        .I2(vec_rsc_0_7_q[7]),
        .I3(vec_rsc_0_7_i_bcwt_reg_0),
        .I4(vec_rsc_0_7_i_q_d_bfwt[7]),
        .I5(nl_modulo_add_cmp_base_rsc_dat_carry_i_1_0),
        .O(vec_rsc_0_7_q_7_sn_1));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEAAAEA)) 
    nl_modulo_add_cmp_base_rsc_dat_carry_i_16
       (.I0(nl_modulo_add_cmp_base_rsc_dat_carry_i_2),
        .I1(\tmp_1_lpi_4_dfm_reg[11] ),
        .I2(vec_rsc_0_7_q[6]),
        .I3(vec_rsc_0_7_i_bcwt_reg_0),
        .I4(vec_rsc_0_7_i_q_d_bfwt[6]),
        .I5(nl_modulo_add_cmp_base_rsc_dat_carry_i_2_0),
        .O(vec_rsc_0_7_q_6_sn_1));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEAAAEA)) 
    nl_modulo_add_cmp_base_rsc_dat_carry_i_28
       (.I0(nl_modulo_add_cmp_base_rsc_dat_carry_i_5),
        .I1(\tmp_1_lpi_4_dfm_reg[11] ),
        .I2(vec_rsc_0_7_q[3]),
        .I3(vec_rsc_0_7_i_bcwt_reg_0),
        .I4(vec_rsc_0_7_i_q_d_bfwt[3]),
        .I5(nl_modulo_add_cmp_base_rsc_dat_carry_i_5_0),
        .O(vec_rsc_0_7_q_3_sn_1));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEAAAEA)) 
    nl_modulo_add_cmp_base_rsc_dat_carry_i_32
       (.I0(nl_modulo_add_cmp_base_rsc_dat_carry_i_6),
        .I1(\tmp_1_lpi_4_dfm_reg[11] ),
        .I2(vec_rsc_0_7_q[2]),
        .I3(vec_rsc_0_7_i_bcwt_reg_0),
        .I4(vec_rsc_0_7_i_q_d_bfwt[2]),
        .I5(nl_modulo_add_cmp_base_rsc_dat_carry_i_6_0),
        .O(vec_rsc_0_7_q_2_sn_1));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEAAAEA)) 
    nl_modulo_add_cmp_base_rsc_dat_carry_i_36
       (.I0(nl_modulo_add_cmp_base_rsc_dat_carry_i_7),
        .I1(\tmp_1_lpi_4_dfm_reg[11] ),
        .I2(vec_rsc_0_7_q[1]),
        .I3(vec_rsc_0_7_i_bcwt_reg_0),
        .I4(vec_rsc_0_7_i_q_d_bfwt[1]),
        .I5(nl_modulo_add_cmp_base_rsc_dat_carry_i_7_0),
        .O(vec_rsc_0_7_q_1_sn_1));
  LUT6 #(
    .INIT(64'hE2E2E2000000E200)) 
    nl_modulo_add_cmp_base_rsc_dat_carry_i_46
       (.I0(VEC_LOOP_VEC_LOOP_and_13_itm),
        .I1(nl_modulo_add_cmp_base_rsc_dat_carry__2_i_9),
        .I2(VEC_LOOP_VEC_LOOP_and_6_itm),
        .I3(vec_rsc_0_7_q[5]),
        .I4(vec_rsc_0_7_i_bcwt_reg_0),
        .I5(vec_rsc_0_7_i_q_d_bfwt[5]),
        .O(VEC_LOOP_VEC_LOOP_and_13_itm_reg_2));
  LUT6 #(
    .INIT(64'hE2E2E2000000E200)) 
    nl_modulo_add_cmp_base_rsc_dat_carry_i_48
       (.I0(VEC_LOOP_VEC_LOOP_and_13_itm),
        .I1(nl_modulo_add_cmp_base_rsc_dat_carry__2_i_9),
        .I2(VEC_LOOP_VEC_LOOP_and_6_itm),
        .I3(vec_rsc_0_7_q[4]),
        .I4(vec_rsc_0_7_i_bcwt_reg_0),
        .I5(vec_rsc_0_7_i_q_d_bfwt[4]),
        .O(VEC_LOOP_VEC_LOOP_and_13_itm_reg_1));
  LUT6 #(
    .INIT(64'hE2E2E2000000E200)) 
    nl_modulo_add_cmp_base_rsc_dat_carry_i_56
       (.I0(VEC_LOOP_VEC_LOOP_and_13_itm),
        .I1(nl_modulo_add_cmp_base_rsc_dat_carry__2_i_9),
        .I2(VEC_LOOP_VEC_LOOP_and_6_itm),
        .I3(vec_rsc_0_7_q[0]),
        .I4(vec_rsc_0_7_i_bcwt_reg_0),
        .I5(vec_rsc_0_7_i_q_d_bfwt[0]),
        .O(VEC_LOOP_VEC_LOOP_and_13_itm_reg_0));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
    nl_modulo_sub_cmp_base_rsc_dat_carry__0_i_2
       (.I0(Q[7]),
        .I1(vec_rsc_0_7_q_14_sn_1),
        .I2(nl_modulo_sub_cmp_base_rsc_dat_carry__0_7),
        .I3(nl_modulo_sub_cmp_base_rsc_dat_carry__0_8),
        .I4(nl_modulo_sub_cmp_base_rsc_dat_carry__0_9),
        .I5(nl_modulo_sub_cmp_base_rsc_dat_carry__0_10),
        .O(\tmp_1_lpi_4_dfm_reg[14] [2]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
    nl_modulo_sub_cmp_base_rsc_dat_carry__0_i_3
       (.I0(Q[6]),
        .I1(vec_rsc_0_7_q_13_sn_1),
        .I2(nl_modulo_sub_cmp_base_rsc_dat_carry__0_3),
        .I3(nl_modulo_sub_cmp_base_rsc_dat_carry__0_4),
        .I4(nl_modulo_sub_cmp_base_rsc_dat_carry__0_5),
        .I5(nl_modulo_sub_cmp_base_rsc_dat_carry__0_6),
        .O(\tmp_1_lpi_4_dfm_reg[14] [1]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
    nl_modulo_sub_cmp_base_rsc_dat_carry__0_i_8
       (.I0(Q[5]),
        .I1(vec_rsc_0_7_q_8_sn_1),
        .I2(nl_modulo_sub_cmp_base_rsc_dat_carry__0),
        .I3(nl_modulo_sub_cmp_base_rsc_dat_carry__0_0),
        .I4(nl_modulo_sub_cmp_base_rsc_dat_carry__0_1),
        .I5(nl_modulo_sub_cmp_base_rsc_dat_carry__0_2),
        .O(\tmp_1_lpi_4_dfm_reg[14] [0]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
    nl_modulo_sub_cmp_base_rsc_dat_carry__1_i_1
       (.I0(Q[11]),
        .I1(vec_rsc_0_7_q_23_sn_1),
        .I2(nl_modulo_sub_cmp_base_rsc_dat_carry__1_11),
        .I3(nl_modulo_sub_cmp_base_rsc_dat_carry__1_12),
        .I4(nl_modulo_sub_cmp_base_rsc_dat_carry__1_13),
        .I5(nl_modulo_sub_cmp_base_rsc_dat_carry__1_14),
        .O(\tmp_1_lpi_4_dfm_reg[23] [3]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
    nl_modulo_sub_cmp_base_rsc_dat_carry__1_i_3
       (.I0(Q[10]),
        .I1(vec_rsc_0_7_q_21_sn_1),
        .I2(nl_modulo_sub_cmp_base_rsc_dat_carry__1_7),
        .I3(nl_modulo_sub_cmp_base_rsc_dat_carry__1_8),
        .I4(nl_modulo_sub_cmp_base_rsc_dat_carry__1_9),
        .I5(nl_modulo_sub_cmp_base_rsc_dat_carry__1_10),
        .O(\tmp_1_lpi_4_dfm_reg[23] [2]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
    nl_modulo_sub_cmp_base_rsc_dat_carry__1_i_6
       (.I0(Q[9]),
        .I1(vec_rsc_0_7_q_18_sn_1),
        .I2(nl_modulo_sub_cmp_base_rsc_dat_carry__1_3),
        .I3(nl_modulo_sub_cmp_base_rsc_dat_carry__1_4),
        .I4(nl_modulo_sub_cmp_base_rsc_dat_carry__1_5),
        .I5(nl_modulo_sub_cmp_base_rsc_dat_carry__1_6),
        .O(\tmp_1_lpi_4_dfm_reg[23] [1]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
    nl_modulo_sub_cmp_base_rsc_dat_carry__1_i_8
       (.I0(Q[8]),
        .I1(vec_rsc_0_7_q_16_sn_1),
        .I2(nl_modulo_sub_cmp_base_rsc_dat_carry__1),
        .I3(nl_modulo_sub_cmp_base_rsc_dat_carry__1_0),
        .I4(nl_modulo_sub_cmp_base_rsc_dat_carry__1_1),
        .I5(nl_modulo_sub_cmp_base_rsc_dat_carry__1_2),
        .O(\tmp_1_lpi_4_dfm_reg[23] [0]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
    nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_2
       (.I0(Q[14]),
        .I1(vec_rsc_0_7_q_30_sn_1),
        .I2(nl_modulo_sub_cmp_base_rsc_dat_carry__2_7),
        .I3(nl_modulo_sub_cmp_base_rsc_dat_carry__2_8),
        .I4(nl_modulo_sub_cmp_base_rsc_dat_carry__2_9),
        .I5(nl_modulo_sub_cmp_base_rsc_dat_carry__2_10),
        .O(\tmp_1_lpi_4_dfm_reg[30] [2]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
    nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_4
       (.I0(Q[13]),
        .I1(vec_rsc_0_7_q_28_sn_1),
        .I2(nl_modulo_sub_cmp_base_rsc_dat_carry__2_3),
        .I3(nl_modulo_sub_cmp_base_rsc_dat_carry__2_4),
        .I4(nl_modulo_sub_cmp_base_rsc_dat_carry__2_5),
        .I5(nl_modulo_sub_cmp_base_rsc_dat_carry__2_6),
        .O(\tmp_1_lpi_4_dfm_reg[30] [1]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
    nl_modulo_sub_cmp_base_rsc_dat_carry__2_i_5
       (.I0(Q[12]),
        .I1(vec_rsc_0_7_q_27_sn_1),
        .I2(nl_modulo_sub_cmp_base_rsc_dat_carry__2),
        .I3(nl_modulo_sub_cmp_base_rsc_dat_carry__2_0),
        .I4(nl_modulo_sub_cmp_base_rsc_dat_carry__2_1),
        .I5(nl_modulo_sub_cmp_base_rsc_dat_carry__2_2),
        .O(\tmp_1_lpi_4_dfm_reg[30] [0]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
    nl_modulo_sub_cmp_base_rsc_dat_carry_i_1
       (.I0(Q[4]),
        .I1(vec_rsc_0_7_q_7_sn_1),
        .I2(nl_modulo_sub_cmp_base_rsc_dat_carry_15),
        .I3(nl_modulo_sub_cmp_base_rsc_dat_carry_16),
        .I4(nl_modulo_sub_cmp_base_rsc_dat_carry_17),
        .I5(nl_modulo_sub_cmp_base_rsc_dat_carry_18),
        .O(S[4]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
    nl_modulo_sub_cmp_base_rsc_dat_carry_i_2
       (.I0(Q[3]),
        .I1(vec_rsc_0_7_q_6_sn_1),
        .I2(nl_modulo_sub_cmp_base_rsc_dat_carry_11),
        .I3(nl_modulo_sub_cmp_base_rsc_dat_carry_12),
        .I4(nl_modulo_sub_cmp_base_rsc_dat_carry_13),
        .I5(nl_modulo_sub_cmp_base_rsc_dat_carry_14),
        .O(S[3]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
    nl_modulo_sub_cmp_base_rsc_dat_carry_i_5
       (.I0(Q[2]),
        .I1(vec_rsc_0_7_q_3_sn_1),
        .I2(nl_modulo_sub_cmp_base_rsc_dat_carry_7),
        .I3(nl_modulo_sub_cmp_base_rsc_dat_carry_8),
        .I4(nl_modulo_sub_cmp_base_rsc_dat_carry_9),
        .I5(nl_modulo_sub_cmp_base_rsc_dat_carry_10),
        .O(S[2]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
    nl_modulo_sub_cmp_base_rsc_dat_carry_i_6
       (.I0(Q[1]),
        .I1(vec_rsc_0_7_q_2_sn_1),
        .I2(nl_modulo_sub_cmp_base_rsc_dat_carry_3),
        .I3(nl_modulo_sub_cmp_base_rsc_dat_carry_4),
        .I4(nl_modulo_sub_cmp_base_rsc_dat_carry_5),
        .I5(nl_modulo_sub_cmp_base_rsc_dat_carry_6),
        .O(S[1]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
    nl_modulo_sub_cmp_base_rsc_dat_carry_i_7
       (.I0(Q[0]),
        .I1(vec_rsc_0_7_q_1_sn_1),
        .I2(nl_modulo_sub_cmp_base_rsc_dat_carry),
        .I3(nl_modulo_sub_cmp_base_rsc_dat_carry_0),
        .I4(nl_modulo_sub_cmp_base_rsc_dat_carry_1),
        .I5(nl_modulo_sub_cmp_base_rsc_dat_carry_2),
        .O(S[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEAAAEA)) 
    \tmp_1_lpi_4_dfm[11]_i_2 
       (.I0(\tmp_1_lpi_4_dfm_reg[11]_0 ),
        .I1(\tmp_1_lpi_4_dfm_reg[11] ),
        .I2(vec_rsc_0_7_q[11]),
        .I3(vec_rsc_0_7_i_bcwt_reg_0),
        .I4(vec_rsc_0_7_i_q_d_bfwt[11]),
        .I5(\tmp_1_lpi_4_dfm_reg[11]_1 ),
        .O(vec_rsc_0_7_q_11_sn_1));
  FDRE vec_rsc_0_7_i_bcwt_reg
       (.C(clk),
        .CE(1'b1),
        .D(vec_rsc_0_7_i_bcwt_reg_1),
        .Q(vec_rsc_0_7_i_bcwt_reg_0),
        .R(rst));
  FDRE \vec_rsc_0_7_i_q_d_bfwt_reg[0] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_7_q[0]),
        .Q(vec_rsc_0_7_i_q_d_bfwt[0]),
        .R(1'b0));
  FDRE \vec_rsc_0_7_i_q_d_bfwt_reg[10] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_7_q[10]),
        .Q(vec_rsc_0_7_i_q_d_bfwt[10]),
        .R(1'b0));
  FDRE \vec_rsc_0_7_i_q_d_bfwt_reg[11] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_7_q[11]),
        .Q(vec_rsc_0_7_i_q_d_bfwt[11]),
        .R(1'b0));
  FDRE \vec_rsc_0_7_i_q_d_bfwt_reg[12] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_7_q[12]),
        .Q(vec_rsc_0_7_i_q_d_bfwt[12]),
        .R(1'b0));
  FDRE \vec_rsc_0_7_i_q_d_bfwt_reg[13] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_7_q[13]),
        .Q(vec_rsc_0_7_i_q_d_bfwt[13]),
        .R(1'b0));
  FDRE \vec_rsc_0_7_i_q_d_bfwt_reg[14] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_7_q[14]),
        .Q(vec_rsc_0_7_i_q_d_bfwt[14]),
        .R(1'b0));
  FDRE \vec_rsc_0_7_i_q_d_bfwt_reg[15] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_7_q[15]),
        .Q(vec_rsc_0_7_i_q_d_bfwt[15]),
        .R(1'b0));
  FDRE \vec_rsc_0_7_i_q_d_bfwt_reg[16] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_7_q[16]),
        .Q(vec_rsc_0_7_i_q_d_bfwt[16]),
        .R(1'b0));
  FDRE \vec_rsc_0_7_i_q_d_bfwt_reg[17] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_7_q[17]),
        .Q(vec_rsc_0_7_i_q_d_bfwt[17]),
        .R(1'b0));
  FDRE \vec_rsc_0_7_i_q_d_bfwt_reg[18] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_7_q[18]),
        .Q(vec_rsc_0_7_i_q_d_bfwt[18]),
        .R(1'b0));
  FDRE \vec_rsc_0_7_i_q_d_bfwt_reg[19] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_7_q[19]),
        .Q(vec_rsc_0_7_i_q_d_bfwt[19]),
        .R(1'b0));
  FDRE \vec_rsc_0_7_i_q_d_bfwt_reg[1] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_7_q[1]),
        .Q(vec_rsc_0_7_i_q_d_bfwt[1]),
        .R(1'b0));
  FDRE \vec_rsc_0_7_i_q_d_bfwt_reg[20] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_7_q[20]),
        .Q(vec_rsc_0_7_i_q_d_bfwt[20]),
        .R(1'b0));
  FDRE \vec_rsc_0_7_i_q_d_bfwt_reg[21] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_7_q[21]),
        .Q(vec_rsc_0_7_i_q_d_bfwt[21]),
        .R(1'b0));
  FDRE \vec_rsc_0_7_i_q_d_bfwt_reg[22] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_7_q[22]),
        .Q(vec_rsc_0_7_i_q_d_bfwt[22]),
        .R(1'b0));
  FDRE \vec_rsc_0_7_i_q_d_bfwt_reg[23] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_7_q[23]),
        .Q(vec_rsc_0_7_i_q_d_bfwt[23]),
        .R(1'b0));
  FDRE \vec_rsc_0_7_i_q_d_bfwt_reg[24] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_7_q[24]),
        .Q(vec_rsc_0_7_i_q_d_bfwt[24]),
        .R(1'b0));
  FDRE \vec_rsc_0_7_i_q_d_bfwt_reg[25] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_7_q[25]),
        .Q(vec_rsc_0_7_i_q_d_bfwt[25]),
        .R(1'b0));
  FDRE \vec_rsc_0_7_i_q_d_bfwt_reg[26] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_7_q[26]),
        .Q(vec_rsc_0_7_i_q_d_bfwt[26]),
        .R(1'b0));
  FDRE \vec_rsc_0_7_i_q_d_bfwt_reg[27] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_7_q[27]),
        .Q(vec_rsc_0_7_i_q_d_bfwt[27]),
        .R(1'b0));
  FDRE \vec_rsc_0_7_i_q_d_bfwt_reg[28] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_7_q[28]),
        .Q(vec_rsc_0_7_i_q_d_bfwt[28]),
        .R(1'b0));
  FDRE \vec_rsc_0_7_i_q_d_bfwt_reg[29] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_7_q[29]),
        .Q(vec_rsc_0_7_i_q_d_bfwt[29]),
        .R(1'b0));
  FDRE \vec_rsc_0_7_i_q_d_bfwt_reg[2] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_7_q[2]),
        .Q(vec_rsc_0_7_i_q_d_bfwt[2]),
        .R(1'b0));
  FDRE \vec_rsc_0_7_i_q_d_bfwt_reg[30] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_7_q[30]),
        .Q(vec_rsc_0_7_i_q_d_bfwt[30]),
        .R(1'b0));
  FDRE \vec_rsc_0_7_i_q_d_bfwt_reg[31] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_7_q[31]),
        .Q(vec_rsc_0_7_i_q_d_bfwt[31]),
        .R(1'b0));
  FDRE \vec_rsc_0_7_i_q_d_bfwt_reg[3] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_7_q[3]),
        .Q(vec_rsc_0_7_i_q_d_bfwt[3]),
        .R(1'b0));
  FDRE \vec_rsc_0_7_i_q_d_bfwt_reg[4] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_7_q[4]),
        .Q(vec_rsc_0_7_i_q_d_bfwt[4]),
        .R(1'b0));
  FDRE \vec_rsc_0_7_i_q_d_bfwt_reg[5] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_7_q[5]),
        .Q(vec_rsc_0_7_i_q_d_bfwt[5]),
        .R(1'b0));
  FDRE \vec_rsc_0_7_i_q_d_bfwt_reg[6] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_7_q[6]),
        .Q(vec_rsc_0_7_i_q_d_bfwt[6]),
        .R(1'b0));
  FDRE \vec_rsc_0_7_i_q_d_bfwt_reg[7] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_7_q[7]),
        .Q(vec_rsc_0_7_i_q_d_bfwt[7]),
        .R(1'b0));
  FDRE \vec_rsc_0_7_i_q_d_bfwt_reg[8] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_7_q[8]),
        .Q(vec_rsc_0_7_i_q_d_bfwt[8]),
        .R(1'b0));
  FDRE \vec_rsc_0_7_i_q_d_bfwt_reg[9] 
       (.C(clk),
        .CE(E),
        .D(vec_rsc_0_7_q[9]),
        .Q(vec_rsc_0_7_i_q_d_bfwt[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "modulo_add" *) 
module Board_inPlaceNTT_DIF_preco_0_0_modulo_add
   (CO,
    \p_sva_reg[31] ,
    \return_rsci_d_reg[31] ,
    nl_modulo_add_cmp_base_rsc_dat,
    Q,
    CEA1,
    D,
    clk);
  output [0:0]CO;
  output [0:0]\p_sva_reg[31] ;
  output [31:0]\return_rsci_d_reg[31] ;
  input [31:0]nl_modulo_add_cmp_base_rsc_dat;
  input [31:0]Q;
  input CEA1;
  input [7:0]D;
  input clk;

  wire CEA1;
  wire [0:0]CO;
  wire [7:0]D;
  wire [31:0]Q;
  wire clk;
  wire [31:0]nl_modulo_add_cmp_base_rsc_dat;
  wire [0:0]\p_sva_reg[31] ;
  wire [31:0]\return_rsci_d_reg[31] ;

  Board_inPlaceNTT_DIF_preco_0_0_modulo_add_core modulo_add_core_inst
       (.CEA1(CEA1),
        .CO(CO),
        .D(D),
        .Q(Q),
        .clk(clk),
        .nl_modulo_add_cmp_base_rsc_dat(nl_modulo_add_cmp_base_rsc_dat),
        .\p_sva_reg[31] (\p_sva_reg[31] ),
        .\return_rsci_d_reg[31]_0 (\return_rsci_d_reg[31] ));
endmodule

(* ORIG_REF_NAME = "modulo_add_core" *) 
module Board_inPlaceNTT_DIF_preco_0_0_modulo_add_core
   (CO,
    \p_sva_reg[31] ,
    \return_rsci_d_reg[31]_0 ,
    nl_modulo_add_cmp_base_rsc_dat,
    Q,
    CEA1,
    D,
    clk);
  output [0:0]CO;
  output [0:0]\p_sva_reg[31] ;
  output [31:0]\return_rsci_d_reg[31]_0 ;
  input [31:0]nl_modulo_add_cmp_base_rsc_dat;
  input [31:0]Q;
  input CEA1;
  input [7:0]D;
  input clk;

  wire CEA1;
  wire [0:0]CO;
  wire [7:0]D;
  wire [31:0]Q;
  wire clk;
  wire [31:0]nl_modulo_add_cmp_base_rsc_dat;
  wire [0:0]\p_sva_reg[31] ;
  wire \return_rsci_d[15]_i_2_n_0 ;
  wire \return_rsci_d[15]_i_3_n_0 ;
  wire \return_rsci_d[15]_i_4_n_0 ;
  wire \return_rsci_d[15]_i_5_n_0 ;
  wire \return_rsci_d[15]_i_6_n_0 ;
  wire \return_rsci_d[15]_i_7_n_0 ;
  wire \return_rsci_d[15]_i_8_n_0 ;
  wire \return_rsci_d[15]_i_9_n_0 ;
  wire \return_rsci_d[23]_i_2_n_0 ;
  wire \return_rsci_d[23]_i_3_n_0 ;
  wire \return_rsci_d[23]_i_4_n_0 ;
  wire \return_rsci_d[23]_i_5_n_0 ;
  wire \return_rsci_d[23]_i_6_n_0 ;
  wire \return_rsci_d[23]_i_7_n_0 ;
  wire \return_rsci_d[23]_i_8_n_0 ;
  wire \return_rsci_d[23]_i_9_n_0 ;
  wire \return_rsci_d[31]_i_12_n_0 ;
  wire \return_rsci_d[31]_i_14_n_0 ;
  wire \return_rsci_d[31]_i_15_n_0 ;
  wire \return_rsci_d[31]_i_16_n_0 ;
  wire \return_rsci_d[31]_i_17_n_0 ;
  wire \return_rsci_d[31]_i_18_n_0 ;
  wire \return_rsci_d[31]_i_19_n_0 ;
  wire \return_rsci_d[31]_i_20_n_0 ;
  wire \return_rsci_d[31]_i_21_n_0 ;
  wire \return_rsci_d[31]_i_23_n_0 ;
  wire \return_rsci_d[31]_i_24_n_0 ;
  wire \return_rsci_d[31]_i_25_n_0 ;
  wire \return_rsci_d[31]_i_26_n_0 ;
  wire \return_rsci_d[31]_i_27_n_0 ;
  wire \return_rsci_d[31]_i_28_n_0 ;
  wire \return_rsci_d[31]_i_29_n_0 ;
  wire \return_rsci_d[31]_i_30_n_0 ;
  wire \return_rsci_d[31]_i_32_n_0 ;
  wire \return_rsci_d[31]_i_33_n_0 ;
  wire \return_rsci_d[31]_i_34_n_0 ;
  wire \return_rsci_d[31]_i_35_n_0 ;
  wire \return_rsci_d[31]_i_36_n_0 ;
  wire \return_rsci_d[31]_i_37_n_0 ;
  wire \return_rsci_d[31]_i_38_n_0 ;
  wire \return_rsci_d[31]_i_39_n_0 ;
  wire \return_rsci_d[31]_i_40_n_0 ;
  wire \return_rsci_d[31]_i_41_n_0 ;
  wire \return_rsci_d[31]_i_42_n_0 ;
  wire \return_rsci_d[31]_i_43_n_0 ;
  wire \return_rsci_d[31]_i_44_n_0 ;
  wire \return_rsci_d[31]_i_45_n_0 ;
  wire \return_rsci_d[31]_i_46_n_0 ;
  wire \return_rsci_d[31]_i_47_n_0 ;
  wire \return_rsci_d[7]_i_10_n_0 ;
  wire \return_rsci_d[7]_i_2_n_0 ;
  wire \return_rsci_d[7]_i_3_n_0 ;
  wire \return_rsci_d[7]_i_4_n_0 ;
  wire \return_rsci_d[7]_i_5_n_0 ;
  wire \return_rsci_d[7]_i_6_n_0 ;
  wire \return_rsci_d[7]_i_7_n_0 ;
  wire \return_rsci_d[7]_i_8_n_0 ;
  wire \return_rsci_d[7]_i_9_n_0 ;
  wire \return_rsci_d_reg[15]_i_1_n_0 ;
  wire \return_rsci_d_reg[15]_i_1_n_1 ;
  wire \return_rsci_d_reg[15]_i_1_n_10 ;
  wire \return_rsci_d_reg[15]_i_1_n_11 ;
  wire \return_rsci_d_reg[15]_i_1_n_12 ;
  wire \return_rsci_d_reg[15]_i_1_n_13 ;
  wire \return_rsci_d_reg[15]_i_1_n_14 ;
  wire \return_rsci_d_reg[15]_i_1_n_15 ;
  wire \return_rsci_d_reg[15]_i_1_n_2 ;
  wire \return_rsci_d_reg[15]_i_1_n_3 ;
  wire \return_rsci_d_reg[15]_i_1_n_4 ;
  wire \return_rsci_d_reg[15]_i_1_n_5 ;
  wire \return_rsci_d_reg[15]_i_1_n_6 ;
  wire \return_rsci_d_reg[15]_i_1_n_7 ;
  wire \return_rsci_d_reg[15]_i_1_n_8 ;
  wire \return_rsci_d_reg[15]_i_1_n_9 ;
  wire \return_rsci_d_reg[23]_i_1_n_1 ;
  wire \return_rsci_d_reg[23]_i_1_n_10 ;
  wire \return_rsci_d_reg[23]_i_1_n_11 ;
  wire \return_rsci_d_reg[23]_i_1_n_12 ;
  wire \return_rsci_d_reg[23]_i_1_n_13 ;
  wire \return_rsci_d_reg[23]_i_1_n_14 ;
  wire \return_rsci_d_reg[23]_i_1_n_15 ;
  wire \return_rsci_d_reg[23]_i_1_n_2 ;
  wire \return_rsci_d_reg[23]_i_1_n_3 ;
  wire \return_rsci_d_reg[23]_i_1_n_4 ;
  wire \return_rsci_d_reg[23]_i_1_n_5 ;
  wire \return_rsci_d_reg[23]_i_1_n_6 ;
  wire \return_rsci_d_reg[23]_i_1_n_7 ;
  wire \return_rsci_d_reg[23]_i_1_n_8 ;
  wire \return_rsci_d_reg[23]_i_1_n_9 ;
  wire [31:0]\return_rsci_d_reg[31]_0 ;
  wire \return_rsci_d_reg[31]_i_11_n_0 ;
  wire \return_rsci_d_reg[31]_i_11_n_1 ;
  wire \return_rsci_d_reg[31]_i_11_n_2 ;
  wire \return_rsci_d_reg[31]_i_11_n_3 ;
  wire \return_rsci_d_reg[31]_i_11_n_4 ;
  wire \return_rsci_d_reg[31]_i_11_n_5 ;
  wire \return_rsci_d_reg[31]_i_11_n_6 ;
  wire \return_rsci_d_reg[31]_i_11_n_7 ;
  wire \return_rsci_d_reg[31]_i_13_n_0 ;
  wire \return_rsci_d_reg[31]_i_13_n_1 ;
  wire \return_rsci_d_reg[31]_i_13_n_2 ;
  wire \return_rsci_d_reg[31]_i_13_n_3 ;
  wire \return_rsci_d_reg[31]_i_13_n_4 ;
  wire \return_rsci_d_reg[31]_i_13_n_5 ;
  wire \return_rsci_d_reg[31]_i_13_n_6 ;
  wire \return_rsci_d_reg[31]_i_13_n_7 ;
  wire \return_rsci_d_reg[31]_i_22_n_0 ;
  wire \return_rsci_d_reg[31]_i_22_n_1 ;
  wire \return_rsci_d_reg[31]_i_22_n_2 ;
  wire \return_rsci_d_reg[31]_i_22_n_3 ;
  wire \return_rsci_d_reg[31]_i_22_n_4 ;
  wire \return_rsci_d_reg[31]_i_22_n_5 ;
  wire \return_rsci_d_reg[31]_i_22_n_6 ;
  wire \return_rsci_d_reg[31]_i_22_n_7 ;
  wire \return_rsci_d_reg[31]_i_31_n_0 ;
  wire \return_rsci_d_reg[31]_i_31_n_1 ;
  wire \return_rsci_d_reg[31]_i_31_n_2 ;
  wire \return_rsci_d_reg[31]_i_31_n_3 ;
  wire \return_rsci_d_reg[31]_i_31_n_4 ;
  wire \return_rsci_d_reg[31]_i_31_n_5 ;
  wire \return_rsci_d_reg[31]_i_31_n_6 ;
  wire \return_rsci_d_reg[31]_i_31_n_7 ;
  wire \return_rsci_d_reg[7]_i_1_n_0 ;
  wire \return_rsci_d_reg[7]_i_1_n_1 ;
  wire \return_rsci_d_reg[7]_i_1_n_10 ;
  wire \return_rsci_d_reg[7]_i_1_n_11 ;
  wire \return_rsci_d_reg[7]_i_1_n_12 ;
  wire \return_rsci_d_reg[7]_i_1_n_13 ;
  wire \return_rsci_d_reg[7]_i_1_n_14 ;
  wire \return_rsci_d_reg[7]_i_1_n_15 ;
  wire \return_rsci_d_reg[7]_i_1_n_2 ;
  wire \return_rsci_d_reg[7]_i_1_n_3 ;
  wire \return_rsci_d_reg[7]_i_1_n_4 ;
  wire \return_rsci_d_reg[7]_i_1_n_5 ;
  wire \return_rsci_d_reg[7]_i_1_n_6 ;
  wire \return_rsci_d_reg[7]_i_1_n_7 ;
  wire \return_rsci_d_reg[7]_i_1_n_8 ;
  wire \return_rsci_d_reg[7]_i_1_n_9 ;
  wire [7:1]\NLW_return_rsci_d_reg[31]_i_10_CO_UNCONNECTED ;
  wire [7:0]\NLW_return_rsci_d_reg[31]_i_10_O_UNCONNECTED ;
  wire [7:0]\NLW_return_rsci_d_reg[31]_i_11_O_UNCONNECTED ;
  wire [7:0]\NLW_return_rsci_d_reg[31]_i_13_O_UNCONNECTED ;
  wire [7:0]\NLW_return_rsci_d_reg[31]_i_22_O_UNCONNECTED ;
  wire [7:0]\NLW_return_rsci_d_reg[31]_i_31_O_UNCONNECTED ;

  LUT3 #(
    .INIT(8'hE1)) 
    \return_rsci_d[15]_i_2 
       (.I0(\p_sva_reg[31] ),
        .I1(Q[15]),
        .I2(nl_modulo_add_cmp_base_rsc_dat[15]),
        .O(\return_rsci_d[15]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hE1)) 
    \return_rsci_d[15]_i_3 
       (.I0(\p_sva_reg[31] ),
        .I1(Q[14]),
        .I2(nl_modulo_add_cmp_base_rsc_dat[14]),
        .O(\return_rsci_d[15]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hE1)) 
    \return_rsci_d[15]_i_4 
       (.I0(\p_sva_reg[31] ),
        .I1(Q[13]),
        .I2(nl_modulo_add_cmp_base_rsc_dat[13]),
        .O(\return_rsci_d[15]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hE1)) 
    \return_rsci_d[15]_i_5 
       (.I0(\p_sva_reg[31] ),
        .I1(Q[12]),
        .I2(nl_modulo_add_cmp_base_rsc_dat[12]),
        .O(\return_rsci_d[15]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hE1)) 
    \return_rsci_d[15]_i_6 
       (.I0(\p_sva_reg[31] ),
        .I1(Q[11]),
        .I2(nl_modulo_add_cmp_base_rsc_dat[11]),
        .O(\return_rsci_d[15]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hE1)) 
    \return_rsci_d[15]_i_7 
       (.I0(\p_sva_reg[31] ),
        .I1(Q[10]),
        .I2(nl_modulo_add_cmp_base_rsc_dat[10]),
        .O(\return_rsci_d[15]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hE1)) 
    \return_rsci_d[15]_i_8 
       (.I0(\p_sva_reg[31] ),
        .I1(Q[9]),
        .I2(nl_modulo_add_cmp_base_rsc_dat[9]),
        .O(\return_rsci_d[15]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'hE1)) 
    \return_rsci_d[15]_i_9 
       (.I0(\p_sva_reg[31] ),
        .I1(Q[8]),
        .I2(nl_modulo_add_cmp_base_rsc_dat[8]),
        .O(\return_rsci_d[15]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'hE1)) 
    \return_rsci_d[23]_i_2 
       (.I0(\p_sva_reg[31] ),
        .I1(Q[23]),
        .I2(nl_modulo_add_cmp_base_rsc_dat[23]),
        .O(\return_rsci_d[23]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hE1)) 
    \return_rsci_d[23]_i_3 
       (.I0(\p_sva_reg[31] ),
        .I1(Q[22]),
        .I2(nl_modulo_add_cmp_base_rsc_dat[22]),
        .O(\return_rsci_d[23]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hE1)) 
    \return_rsci_d[23]_i_4 
       (.I0(\p_sva_reg[31] ),
        .I1(Q[21]),
        .I2(nl_modulo_add_cmp_base_rsc_dat[21]),
        .O(\return_rsci_d[23]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hE1)) 
    \return_rsci_d[23]_i_5 
       (.I0(\p_sva_reg[31] ),
        .I1(Q[20]),
        .I2(nl_modulo_add_cmp_base_rsc_dat[20]),
        .O(\return_rsci_d[23]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hE1)) 
    \return_rsci_d[23]_i_6 
       (.I0(\p_sva_reg[31] ),
        .I1(Q[19]),
        .I2(nl_modulo_add_cmp_base_rsc_dat[19]),
        .O(\return_rsci_d[23]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hE1)) 
    \return_rsci_d[23]_i_7 
       (.I0(\p_sva_reg[31] ),
        .I1(Q[18]),
        .I2(nl_modulo_add_cmp_base_rsc_dat[18]),
        .O(\return_rsci_d[23]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hE1)) 
    \return_rsci_d[23]_i_8 
       (.I0(\p_sva_reg[31] ),
        .I1(Q[17]),
        .I2(nl_modulo_add_cmp_base_rsc_dat[17]),
        .O(\return_rsci_d[23]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'hE1)) 
    \return_rsci_d[23]_i_9 
       (.I0(\p_sva_reg[31] ),
        .I1(Q[16]),
        .I2(nl_modulo_add_cmp_base_rsc_dat[16]),
        .O(\return_rsci_d[23]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \return_rsci_d[31]_i_12 
       (.I0(nl_modulo_add_cmp_base_rsc_dat[31]),
        .O(\return_rsci_d[31]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \return_rsci_d[31]_i_14 
       (.I0(nl_modulo_add_cmp_base_rsc_dat[31]),
        .I1(Q[31]),
        .O(\return_rsci_d[31]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \return_rsci_d[31]_i_15 
       (.I0(Q[30]),
        .I1(nl_modulo_add_cmp_base_rsc_dat[30]),
        .O(\return_rsci_d[31]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \return_rsci_d[31]_i_16 
       (.I0(Q[29]),
        .I1(nl_modulo_add_cmp_base_rsc_dat[29]),
        .O(\return_rsci_d[31]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \return_rsci_d[31]_i_17 
       (.I0(Q[28]),
        .I1(nl_modulo_add_cmp_base_rsc_dat[28]),
        .O(\return_rsci_d[31]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \return_rsci_d[31]_i_18 
       (.I0(Q[27]),
        .I1(nl_modulo_add_cmp_base_rsc_dat[27]),
        .O(\return_rsci_d[31]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \return_rsci_d[31]_i_19 
       (.I0(Q[26]),
        .I1(nl_modulo_add_cmp_base_rsc_dat[26]),
        .O(\return_rsci_d[31]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \return_rsci_d[31]_i_20 
       (.I0(Q[25]),
        .I1(nl_modulo_add_cmp_base_rsc_dat[25]),
        .O(\return_rsci_d[31]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \return_rsci_d[31]_i_21 
       (.I0(Q[24]),
        .I1(nl_modulo_add_cmp_base_rsc_dat[24]),
        .O(\return_rsci_d[31]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \return_rsci_d[31]_i_23 
       (.I0(Q[23]),
        .I1(nl_modulo_add_cmp_base_rsc_dat[23]),
        .O(\return_rsci_d[31]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \return_rsci_d[31]_i_24 
       (.I0(Q[22]),
        .I1(nl_modulo_add_cmp_base_rsc_dat[22]),
        .O(\return_rsci_d[31]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \return_rsci_d[31]_i_25 
       (.I0(Q[21]),
        .I1(nl_modulo_add_cmp_base_rsc_dat[21]),
        .O(\return_rsci_d[31]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \return_rsci_d[31]_i_26 
       (.I0(Q[20]),
        .I1(nl_modulo_add_cmp_base_rsc_dat[20]),
        .O(\return_rsci_d[31]_i_26_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \return_rsci_d[31]_i_27 
       (.I0(Q[19]),
        .I1(nl_modulo_add_cmp_base_rsc_dat[19]),
        .O(\return_rsci_d[31]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \return_rsci_d[31]_i_28 
       (.I0(Q[18]),
        .I1(nl_modulo_add_cmp_base_rsc_dat[18]),
        .O(\return_rsci_d[31]_i_28_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \return_rsci_d[31]_i_29 
       (.I0(Q[17]),
        .I1(nl_modulo_add_cmp_base_rsc_dat[17]),
        .O(\return_rsci_d[31]_i_29_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \return_rsci_d[31]_i_30 
       (.I0(Q[16]),
        .I1(nl_modulo_add_cmp_base_rsc_dat[16]),
        .O(\return_rsci_d[31]_i_30_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \return_rsci_d[31]_i_32 
       (.I0(Q[15]),
        .I1(nl_modulo_add_cmp_base_rsc_dat[15]),
        .O(\return_rsci_d[31]_i_32_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \return_rsci_d[31]_i_33 
       (.I0(Q[14]),
        .I1(nl_modulo_add_cmp_base_rsc_dat[14]),
        .O(\return_rsci_d[31]_i_33_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \return_rsci_d[31]_i_34 
       (.I0(Q[13]),
        .I1(nl_modulo_add_cmp_base_rsc_dat[13]),
        .O(\return_rsci_d[31]_i_34_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \return_rsci_d[31]_i_35 
       (.I0(Q[12]),
        .I1(nl_modulo_add_cmp_base_rsc_dat[12]),
        .O(\return_rsci_d[31]_i_35_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \return_rsci_d[31]_i_36 
       (.I0(Q[11]),
        .I1(nl_modulo_add_cmp_base_rsc_dat[11]),
        .O(\return_rsci_d[31]_i_36_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \return_rsci_d[31]_i_37 
       (.I0(Q[10]),
        .I1(nl_modulo_add_cmp_base_rsc_dat[10]),
        .O(\return_rsci_d[31]_i_37_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \return_rsci_d[31]_i_38 
       (.I0(Q[9]),
        .I1(nl_modulo_add_cmp_base_rsc_dat[9]),
        .O(\return_rsci_d[31]_i_38_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \return_rsci_d[31]_i_39 
       (.I0(Q[8]),
        .I1(nl_modulo_add_cmp_base_rsc_dat[8]),
        .O(\return_rsci_d[31]_i_39_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \return_rsci_d[31]_i_40 
       (.I0(Q[7]),
        .I1(nl_modulo_add_cmp_base_rsc_dat[7]),
        .O(\return_rsci_d[31]_i_40_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \return_rsci_d[31]_i_41 
       (.I0(Q[6]),
        .I1(nl_modulo_add_cmp_base_rsc_dat[6]),
        .O(\return_rsci_d[31]_i_41_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \return_rsci_d[31]_i_42 
       (.I0(Q[5]),
        .I1(nl_modulo_add_cmp_base_rsc_dat[5]),
        .O(\return_rsci_d[31]_i_42_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \return_rsci_d[31]_i_43 
       (.I0(Q[4]),
        .I1(nl_modulo_add_cmp_base_rsc_dat[4]),
        .O(\return_rsci_d[31]_i_43_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \return_rsci_d[31]_i_44 
       (.I0(Q[3]),
        .I1(nl_modulo_add_cmp_base_rsc_dat[3]),
        .O(\return_rsci_d[31]_i_44_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \return_rsci_d[31]_i_45 
       (.I0(Q[2]),
        .I1(nl_modulo_add_cmp_base_rsc_dat[2]),
        .O(\return_rsci_d[31]_i_45_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \return_rsci_d[31]_i_46 
       (.I0(Q[1]),
        .I1(nl_modulo_add_cmp_base_rsc_dat[1]),
        .O(\return_rsci_d[31]_i_46_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \return_rsci_d[31]_i_47 
       (.I0(Q[0]),
        .I1(nl_modulo_add_cmp_base_rsc_dat[0]),
        .O(\return_rsci_d[31]_i_47_n_0 ));
  LUT3 #(
    .INIT(8'hE1)) 
    \return_rsci_d[7]_i_10 
       (.I0(\p_sva_reg[31] ),
        .I1(Q[0]),
        .I2(nl_modulo_add_cmp_base_rsc_dat[0]),
        .O(\return_rsci_d[7]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \return_rsci_d[7]_i_2 
       (.I0(\p_sva_reg[31] ),
        .O(\return_rsci_d[7]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hE1)) 
    \return_rsci_d[7]_i_3 
       (.I0(\p_sva_reg[31] ),
        .I1(Q[7]),
        .I2(nl_modulo_add_cmp_base_rsc_dat[7]),
        .O(\return_rsci_d[7]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hE1)) 
    \return_rsci_d[7]_i_4 
       (.I0(\p_sva_reg[31] ),
        .I1(Q[6]),
        .I2(nl_modulo_add_cmp_base_rsc_dat[6]),
        .O(\return_rsci_d[7]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hE1)) 
    \return_rsci_d[7]_i_5 
       (.I0(\p_sva_reg[31] ),
        .I1(Q[5]),
        .I2(nl_modulo_add_cmp_base_rsc_dat[5]),
        .O(\return_rsci_d[7]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hE1)) 
    \return_rsci_d[7]_i_6 
       (.I0(\p_sva_reg[31] ),
        .I1(Q[4]),
        .I2(nl_modulo_add_cmp_base_rsc_dat[4]),
        .O(\return_rsci_d[7]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hE1)) 
    \return_rsci_d[7]_i_7 
       (.I0(\p_sva_reg[31] ),
        .I1(Q[3]),
        .I2(nl_modulo_add_cmp_base_rsc_dat[3]),
        .O(\return_rsci_d[7]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hE1)) 
    \return_rsci_d[7]_i_8 
       (.I0(\p_sva_reg[31] ),
        .I1(Q[2]),
        .I2(nl_modulo_add_cmp_base_rsc_dat[2]),
        .O(\return_rsci_d[7]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'hE1)) 
    \return_rsci_d[7]_i_9 
       (.I0(\p_sva_reg[31] ),
        .I1(Q[1]),
        .I2(nl_modulo_add_cmp_base_rsc_dat[1]),
        .O(\return_rsci_d[7]_i_9_n_0 ));
  FDRE \return_rsci_d_reg[0] 
       (.C(clk),
        .CE(CEA1),
        .D(\return_rsci_d_reg[7]_i_1_n_15 ),
        .Q(\return_rsci_d_reg[31]_0 [0]),
        .R(1'b0));
  FDRE \return_rsci_d_reg[10] 
       (.C(clk),
        .CE(CEA1),
        .D(\return_rsci_d_reg[15]_i_1_n_13 ),
        .Q(\return_rsci_d_reg[31]_0 [10]),
        .R(1'b0));
  FDRE \return_rsci_d_reg[11] 
       (.C(clk),
        .CE(CEA1),
        .D(\return_rsci_d_reg[15]_i_1_n_12 ),
        .Q(\return_rsci_d_reg[31]_0 [11]),
        .R(1'b0));
  FDRE \return_rsci_d_reg[12] 
       (.C(clk),
        .CE(CEA1),
        .D(\return_rsci_d_reg[15]_i_1_n_11 ),
        .Q(\return_rsci_d_reg[31]_0 [12]),
        .R(1'b0));
  FDRE \return_rsci_d_reg[13] 
       (.C(clk),
        .CE(CEA1),
        .D(\return_rsci_d_reg[15]_i_1_n_10 ),
        .Q(\return_rsci_d_reg[31]_0 [13]),
        .R(1'b0));
  FDRE \return_rsci_d_reg[14] 
       (.C(clk),
        .CE(CEA1),
        .D(\return_rsci_d_reg[15]_i_1_n_9 ),
        .Q(\return_rsci_d_reg[31]_0 [14]),
        .R(1'b0));
  FDRE \return_rsci_d_reg[15] 
       (.C(clk),
        .CE(CEA1),
        .D(\return_rsci_d_reg[15]_i_1_n_8 ),
        .Q(\return_rsci_d_reg[31]_0 [15]),
        .R(1'b0));
  CARRY8 \return_rsci_d_reg[15]_i_1 
       (.CI(\return_rsci_d_reg[7]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\return_rsci_d_reg[15]_i_1_n_0 ,\return_rsci_d_reg[15]_i_1_n_1 ,\return_rsci_d_reg[15]_i_1_n_2 ,\return_rsci_d_reg[15]_i_1_n_3 ,\return_rsci_d_reg[15]_i_1_n_4 ,\return_rsci_d_reg[15]_i_1_n_5 ,\return_rsci_d_reg[15]_i_1_n_6 ,\return_rsci_d_reg[15]_i_1_n_7 }),
        .DI(nl_modulo_add_cmp_base_rsc_dat[15:8]),
        .O({\return_rsci_d_reg[15]_i_1_n_8 ,\return_rsci_d_reg[15]_i_1_n_9 ,\return_rsci_d_reg[15]_i_1_n_10 ,\return_rsci_d_reg[15]_i_1_n_11 ,\return_rsci_d_reg[15]_i_1_n_12 ,\return_rsci_d_reg[15]_i_1_n_13 ,\return_rsci_d_reg[15]_i_1_n_14 ,\return_rsci_d_reg[15]_i_1_n_15 }),
        .S({\return_rsci_d[15]_i_2_n_0 ,\return_rsci_d[15]_i_3_n_0 ,\return_rsci_d[15]_i_4_n_0 ,\return_rsci_d[15]_i_5_n_0 ,\return_rsci_d[15]_i_6_n_0 ,\return_rsci_d[15]_i_7_n_0 ,\return_rsci_d[15]_i_8_n_0 ,\return_rsci_d[15]_i_9_n_0 }));
  FDRE \return_rsci_d_reg[16] 
       (.C(clk),
        .CE(CEA1),
        .D(\return_rsci_d_reg[23]_i_1_n_15 ),
        .Q(\return_rsci_d_reg[31]_0 [16]),
        .R(1'b0));
  FDRE \return_rsci_d_reg[17] 
       (.C(clk),
        .CE(CEA1),
        .D(\return_rsci_d_reg[23]_i_1_n_14 ),
        .Q(\return_rsci_d_reg[31]_0 [17]),
        .R(1'b0));
  FDRE \return_rsci_d_reg[18] 
       (.C(clk),
        .CE(CEA1),
        .D(\return_rsci_d_reg[23]_i_1_n_13 ),
        .Q(\return_rsci_d_reg[31]_0 [18]),
        .R(1'b0));
  FDRE \return_rsci_d_reg[19] 
       (.C(clk),
        .CE(CEA1),
        .D(\return_rsci_d_reg[23]_i_1_n_12 ),
        .Q(\return_rsci_d_reg[31]_0 [19]),
        .R(1'b0));
  FDRE \return_rsci_d_reg[1] 
       (.C(clk),
        .CE(CEA1),
        .D(\return_rsci_d_reg[7]_i_1_n_14 ),
        .Q(\return_rsci_d_reg[31]_0 [1]),
        .R(1'b0));
  FDRE \return_rsci_d_reg[20] 
       (.C(clk),
        .CE(CEA1),
        .D(\return_rsci_d_reg[23]_i_1_n_11 ),
        .Q(\return_rsci_d_reg[31]_0 [20]),
        .R(1'b0));
  FDRE \return_rsci_d_reg[21] 
       (.C(clk),
        .CE(CEA1),
        .D(\return_rsci_d_reg[23]_i_1_n_10 ),
        .Q(\return_rsci_d_reg[31]_0 [21]),
        .R(1'b0));
  FDRE \return_rsci_d_reg[22] 
       (.C(clk),
        .CE(CEA1),
        .D(\return_rsci_d_reg[23]_i_1_n_9 ),
        .Q(\return_rsci_d_reg[31]_0 [22]),
        .R(1'b0));
  FDRE \return_rsci_d_reg[23] 
       (.C(clk),
        .CE(CEA1),
        .D(\return_rsci_d_reg[23]_i_1_n_8 ),
        .Q(\return_rsci_d_reg[31]_0 [23]),
        .R(1'b0));
  CARRY8 \return_rsci_d_reg[23]_i_1 
       (.CI(\return_rsci_d_reg[15]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({CO,\return_rsci_d_reg[23]_i_1_n_1 ,\return_rsci_d_reg[23]_i_1_n_2 ,\return_rsci_d_reg[23]_i_1_n_3 ,\return_rsci_d_reg[23]_i_1_n_4 ,\return_rsci_d_reg[23]_i_1_n_5 ,\return_rsci_d_reg[23]_i_1_n_6 ,\return_rsci_d_reg[23]_i_1_n_7 }),
        .DI(nl_modulo_add_cmp_base_rsc_dat[23:16]),
        .O({\return_rsci_d_reg[23]_i_1_n_8 ,\return_rsci_d_reg[23]_i_1_n_9 ,\return_rsci_d_reg[23]_i_1_n_10 ,\return_rsci_d_reg[23]_i_1_n_11 ,\return_rsci_d_reg[23]_i_1_n_12 ,\return_rsci_d_reg[23]_i_1_n_13 ,\return_rsci_d_reg[23]_i_1_n_14 ,\return_rsci_d_reg[23]_i_1_n_15 }),
        .S({\return_rsci_d[23]_i_2_n_0 ,\return_rsci_d[23]_i_3_n_0 ,\return_rsci_d[23]_i_4_n_0 ,\return_rsci_d[23]_i_5_n_0 ,\return_rsci_d[23]_i_6_n_0 ,\return_rsci_d[23]_i_7_n_0 ,\return_rsci_d[23]_i_8_n_0 ,\return_rsci_d[23]_i_9_n_0 }));
  FDRE \return_rsci_d_reg[24] 
       (.C(clk),
        .CE(CEA1),
        .D(D[0]),
        .Q(\return_rsci_d_reg[31]_0 [24]),
        .R(1'b0));
  FDRE \return_rsci_d_reg[25] 
       (.C(clk),
        .CE(CEA1),
        .D(D[1]),
        .Q(\return_rsci_d_reg[31]_0 [25]),
        .R(1'b0));
  FDRE \return_rsci_d_reg[26] 
       (.C(clk),
        .CE(CEA1),
        .D(D[2]),
        .Q(\return_rsci_d_reg[31]_0 [26]),
        .R(1'b0));
  FDRE \return_rsci_d_reg[27] 
       (.C(clk),
        .CE(CEA1),
        .D(D[3]),
        .Q(\return_rsci_d_reg[31]_0 [27]),
        .R(1'b0));
  FDRE \return_rsci_d_reg[28] 
       (.C(clk),
        .CE(CEA1),
        .D(D[4]),
        .Q(\return_rsci_d_reg[31]_0 [28]),
        .R(1'b0));
  FDRE \return_rsci_d_reg[29] 
       (.C(clk),
        .CE(CEA1),
        .D(D[5]),
        .Q(\return_rsci_d_reg[31]_0 [29]),
        .R(1'b0));
  FDRE \return_rsci_d_reg[2] 
       (.C(clk),
        .CE(CEA1),
        .D(\return_rsci_d_reg[7]_i_1_n_13 ),
        .Q(\return_rsci_d_reg[31]_0 [2]),
        .R(1'b0));
  FDRE \return_rsci_d_reg[30] 
       (.C(clk),
        .CE(CEA1),
        .D(D[6]),
        .Q(\return_rsci_d_reg[31]_0 [30]),
        .R(1'b0));
  FDRE \return_rsci_d_reg[31] 
       (.C(clk),
        .CE(CEA1),
        .D(D[7]),
        .Q(\return_rsci_d_reg[31]_0 [31]),
        .R(1'b0));
  CARRY8 \return_rsci_d_reg[31]_i_10 
       (.CI(\return_rsci_d_reg[31]_i_11_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_return_rsci_d_reg[31]_i_10_CO_UNCONNECTED [7:1],\p_sva_reg[31] }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,nl_modulo_add_cmp_base_rsc_dat[31]}),
        .O(\NLW_return_rsci_d_reg[31]_i_10_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\return_rsci_d[31]_i_12_n_0 }));
  CARRY8 \return_rsci_d_reg[31]_i_11 
       (.CI(\return_rsci_d_reg[31]_i_13_n_0 ),
        .CI_TOP(1'b0),
        .CO({\return_rsci_d_reg[31]_i_11_n_0 ,\return_rsci_d_reg[31]_i_11_n_1 ,\return_rsci_d_reg[31]_i_11_n_2 ,\return_rsci_d_reg[31]_i_11_n_3 ,\return_rsci_d_reg[31]_i_11_n_4 ,\return_rsci_d_reg[31]_i_11_n_5 ,\return_rsci_d_reg[31]_i_11_n_6 ,\return_rsci_d_reg[31]_i_11_n_7 }),
        .DI(Q[31:24]),
        .O(\NLW_return_rsci_d_reg[31]_i_11_O_UNCONNECTED [7:0]),
        .S({\return_rsci_d[31]_i_14_n_0 ,\return_rsci_d[31]_i_15_n_0 ,\return_rsci_d[31]_i_16_n_0 ,\return_rsci_d[31]_i_17_n_0 ,\return_rsci_d[31]_i_18_n_0 ,\return_rsci_d[31]_i_19_n_0 ,\return_rsci_d[31]_i_20_n_0 ,\return_rsci_d[31]_i_21_n_0 }));
  CARRY8 \return_rsci_d_reg[31]_i_13 
       (.CI(\return_rsci_d_reg[31]_i_22_n_0 ),
        .CI_TOP(1'b0),
        .CO({\return_rsci_d_reg[31]_i_13_n_0 ,\return_rsci_d_reg[31]_i_13_n_1 ,\return_rsci_d_reg[31]_i_13_n_2 ,\return_rsci_d_reg[31]_i_13_n_3 ,\return_rsci_d_reg[31]_i_13_n_4 ,\return_rsci_d_reg[31]_i_13_n_5 ,\return_rsci_d_reg[31]_i_13_n_6 ,\return_rsci_d_reg[31]_i_13_n_7 }),
        .DI(Q[23:16]),
        .O(\NLW_return_rsci_d_reg[31]_i_13_O_UNCONNECTED [7:0]),
        .S({\return_rsci_d[31]_i_23_n_0 ,\return_rsci_d[31]_i_24_n_0 ,\return_rsci_d[31]_i_25_n_0 ,\return_rsci_d[31]_i_26_n_0 ,\return_rsci_d[31]_i_27_n_0 ,\return_rsci_d[31]_i_28_n_0 ,\return_rsci_d[31]_i_29_n_0 ,\return_rsci_d[31]_i_30_n_0 }));
  CARRY8 \return_rsci_d_reg[31]_i_22 
       (.CI(\return_rsci_d_reg[31]_i_31_n_0 ),
        .CI_TOP(1'b0),
        .CO({\return_rsci_d_reg[31]_i_22_n_0 ,\return_rsci_d_reg[31]_i_22_n_1 ,\return_rsci_d_reg[31]_i_22_n_2 ,\return_rsci_d_reg[31]_i_22_n_3 ,\return_rsci_d_reg[31]_i_22_n_4 ,\return_rsci_d_reg[31]_i_22_n_5 ,\return_rsci_d_reg[31]_i_22_n_6 ,\return_rsci_d_reg[31]_i_22_n_7 }),
        .DI(Q[15:8]),
        .O(\NLW_return_rsci_d_reg[31]_i_22_O_UNCONNECTED [7:0]),
        .S({\return_rsci_d[31]_i_32_n_0 ,\return_rsci_d[31]_i_33_n_0 ,\return_rsci_d[31]_i_34_n_0 ,\return_rsci_d[31]_i_35_n_0 ,\return_rsci_d[31]_i_36_n_0 ,\return_rsci_d[31]_i_37_n_0 ,\return_rsci_d[31]_i_38_n_0 ,\return_rsci_d[31]_i_39_n_0 }));
  CARRY8 \return_rsci_d_reg[31]_i_31 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\return_rsci_d_reg[31]_i_31_n_0 ,\return_rsci_d_reg[31]_i_31_n_1 ,\return_rsci_d_reg[31]_i_31_n_2 ,\return_rsci_d_reg[31]_i_31_n_3 ,\return_rsci_d_reg[31]_i_31_n_4 ,\return_rsci_d_reg[31]_i_31_n_5 ,\return_rsci_d_reg[31]_i_31_n_6 ,\return_rsci_d_reg[31]_i_31_n_7 }),
        .DI(Q[7:0]),
        .O(\NLW_return_rsci_d_reg[31]_i_31_O_UNCONNECTED [7:0]),
        .S({\return_rsci_d[31]_i_40_n_0 ,\return_rsci_d[31]_i_41_n_0 ,\return_rsci_d[31]_i_42_n_0 ,\return_rsci_d[31]_i_43_n_0 ,\return_rsci_d[31]_i_44_n_0 ,\return_rsci_d[31]_i_45_n_0 ,\return_rsci_d[31]_i_46_n_0 ,\return_rsci_d[31]_i_47_n_0 }));
  FDRE \return_rsci_d_reg[3] 
       (.C(clk),
        .CE(CEA1),
        .D(\return_rsci_d_reg[7]_i_1_n_12 ),
        .Q(\return_rsci_d_reg[31]_0 [3]),
        .R(1'b0));
  FDRE \return_rsci_d_reg[4] 
       (.C(clk),
        .CE(CEA1),
        .D(\return_rsci_d_reg[7]_i_1_n_11 ),
        .Q(\return_rsci_d_reg[31]_0 [4]),
        .R(1'b0));
  FDRE \return_rsci_d_reg[5] 
       (.C(clk),
        .CE(CEA1),
        .D(\return_rsci_d_reg[7]_i_1_n_10 ),
        .Q(\return_rsci_d_reg[31]_0 [5]),
        .R(1'b0));
  FDRE \return_rsci_d_reg[6] 
       (.C(clk),
        .CE(CEA1),
        .D(\return_rsci_d_reg[7]_i_1_n_9 ),
        .Q(\return_rsci_d_reg[31]_0 [6]),
        .R(1'b0));
  FDRE \return_rsci_d_reg[7] 
       (.C(clk),
        .CE(CEA1),
        .D(\return_rsci_d_reg[7]_i_1_n_8 ),
        .Q(\return_rsci_d_reg[31]_0 [7]),
        .R(1'b0));
  CARRY8 \return_rsci_d_reg[7]_i_1 
       (.CI(\return_rsci_d[7]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\return_rsci_d_reg[7]_i_1_n_0 ,\return_rsci_d_reg[7]_i_1_n_1 ,\return_rsci_d_reg[7]_i_1_n_2 ,\return_rsci_d_reg[7]_i_1_n_3 ,\return_rsci_d_reg[7]_i_1_n_4 ,\return_rsci_d_reg[7]_i_1_n_5 ,\return_rsci_d_reg[7]_i_1_n_6 ,\return_rsci_d_reg[7]_i_1_n_7 }),
        .DI(nl_modulo_add_cmp_base_rsc_dat[7:0]),
        .O({\return_rsci_d_reg[7]_i_1_n_8 ,\return_rsci_d_reg[7]_i_1_n_9 ,\return_rsci_d_reg[7]_i_1_n_10 ,\return_rsci_d_reg[7]_i_1_n_11 ,\return_rsci_d_reg[7]_i_1_n_12 ,\return_rsci_d_reg[7]_i_1_n_13 ,\return_rsci_d_reg[7]_i_1_n_14 ,\return_rsci_d_reg[7]_i_1_n_15 }),
        .S({\return_rsci_d[7]_i_3_n_0 ,\return_rsci_d[7]_i_4_n_0 ,\return_rsci_d[7]_i_5_n_0 ,\return_rsci_d[7]_i_6_n_0 ,\return_rsci_d[7]_i_7_n_0 ,\return_rsci_d[7]_i_8_n_0 ,\return_rsci_d[7]_i_9_n_0 ,\return_rsci_d[7]_i_10_n_0 }));
  FDRE \return_rsci_d_reg[8] 
       (.C(clk),
        .CE(CEA1),
        .D(\return_rsci_d_reg[15]_i_1_n_15 ),
        .Q(\return_rsci_d_reg[31]_0 [8]),
        .R(1'b0));
  FDRE \return_rsci_d_reg[9] 
       (.C(clk),
        .CE(CEA1),
        .D(\return_rsci_d_reg[15]_i_1_n_14 ),
        .Q(\return_rsci_d_reg[31]_0 [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "mult" *) 
module Board_inPlaceNTT_DIF_preco_0_0_mult
   (\COMP_LOOP_twiddle_f_mul_cse_sva_reg[2] ,
    \COMP_LOOP_twiddle_f_mul_cse_sva_reg[1] ,
    \p_sva_reg[31] ,
    \COMP_LOOP_twiddle_f_mul_cse_sva_reg[2]_0 ,
    vec_rsc_0_7_d,
    Q,
    \p_buf_sva_1_reg[31] ,
    vector_i_3,
    complete_rsc_vzout,
    \p_buf_sva_2_reg[31] ,
    or_61_rmff,
    reg_ensig_cgo_cse,
    \vec_rsc_0_7_d[0] ,
    \vec_rsc_0_7_d[31] ,
    rst,
    \z_mul_cmp_z_oreg_reg[0]__0 ,
    clk,
    E,
    CEB1,
    CEA1,
    out,
    MUX1HOT_v_32_4_2_return5_out,
    MUX1HOT_v_32_4_2_return);
  output \COMP_LOOP_twiddle_f_mul_cse_sva_reg[2] ;
  output \COMP_LOOP_twiddle_f_mul_cse_sva_reg[1] ;
  output [0:0]\p_sva_reg[31] ;
  output \COMP_LOOP_twiddle_f_mul_cse_sva_reg[2]_0 ;
  output [31:0]vec_rsc_0_7_d;
  input [2:0]Q;
  input [31:0]\p_buf_sva_1_reg[31] ;
  input [0:0]vector_i_3;
  input complete_rsc_vzout;
  input \p_buf_sva_2_reg[31] ;
  input or_61_rmff;
  input reg_ensig_cgo_cse;
  input [1:0]\vec_rsc_0_7_d[0] ;
  input [31:0]\vec_rsc_0_7_d[31] ;
  input rst;
  input \z_mul_cmp_z_oreg_reg[0]__0 ;
  input clk;
  input [0:0]E;
  input CEB1;
  input CEA1;
  input [31:0]out;
  input [31:0]MUX1HOT_v_32_4_2_return5_out;
  input [31:0]MUX1HOT_v_32_4_2_return;

  wire CEA1;
  wire CEB1;
  wire \COMP_LOOP_twiddle_f_mul_cse_sva_reg[1] ;
  wire \COMP_LOOP_twiddle_f_mul_cse_sva_reg[2] ;
  wire \COMP_LOOP_twiddle_f_mul_cse_sva_reg[2]_0 ;
  wire [0:0]E;
  wire [31:0]MUX1HOT_v_32_4_2_return;
  wire [31:0]MUX1HOT_v_32_4_2_return5_out;
  wire [2:0]Q;
  wire clk;
  wire complete_rsc_vzout;
  wire mult_core_inst_n_0;
  wire mult_core_inst_n_1;
  wire mult_core_inst_n_10;
  wire mult_core_inst_n_11;
  wire mult_core_inst_n_110;
  wire mult_core_inst_n_111;
  wire mult_core_inst_n_112;
  wire mult_core_inst_n_113;
  wire mult_core_inst_n_114;
  wire mult_core_inst_n_115;
  wire mult_core_inst_n_116;
  wire mult_core_inst_n_117;
  wire mult_core_inst_n_118;
  wire mult_core_inst_n_119;
  wire mult_core_inst_n_12;
  wire mult_core_inst_n_120;
  wire mult_core_inst_n_121;
  wire mult_core_inst_n_122;
  wire mult_core_inst_n_123;
  wire mult_core_inst_n_124;
  wire mult_core_inst_n_13;
  wire mult_core_inst_n_14;
  wire mult_core_inst_n_15;
  wire mult_core_inst_n_16;
  wire mult_core_inst_n_161;
  wire mult_core_inst_n_162;
  wire mult_core_inst_n_163;
  wire mult_core_inst_n_164;
  wire mult_core_inst_n_165;
  wire mult_core_inst_n_166;
  wire mult_core_inst_n_167;
  wire mult_core_inst_n_168;
  wire mult_core_inst_n_169;
  wire mult_core_inst_n_17;
  wire mult_core_inst_n_170;
  wire mult_core_inst_n_171;
  wire mult_core_inst_n_172;
  wire mult_core_inst_n_173;
  wire mult_core_inst_n_174;
  wire mult_core_inst_n_175;
  wire mult_core_inst_n_176;
  wire mult_core_inst_n_177;
  wire mult_core_inst_n_178;
  wire mult_core_inst_n_179;
  wire mult_core_inst_n_18;
  wire mult_core_inst_n_180;
  wire mult_core_inst_n_181;
  wire mult_core_inst_n_182;
  wire mult_core_inst_n_183;
  wire mult_core_inst_n_184;
  wire mult_core_inst_n_185;
  wire mult_core_inst_n_186;
  wire mult_core_inst_n_187;
  wire mult_core_inst_n_188;
  wire mult_core_inst_n_189;
  wire mult_core_inst_n_19;
  wire mult_core_inst_n_190;
  wire mult_core_inst_n_191;
  wire mult_core_inst_n_192;
  wire mult_core_inst_n_193;
  wire mult_core_inst_n_194;
  wire mult_core_inst_n_2;
  wire mult_core_inst_n_20;
  wire mult_core_inst_n_21;
  wire mult_core_inst_n_22;
  wire mult_core_inst_n_23;
  wire mult_core_inst_n_24;
  wire mult_core_inst_n_25;
  wire mult_core_inst_n_26;
  wire mult_core_inst_n_27;
  wire mult_core_inst_n_28;
  wire mult_core_inst_n_29;
  wire mult_core_inst_n_3;
  wire mult_core_inst_n_30;
  wire mult_core_inst_n_31;
  wire mult_core_inst_n_32;
  wire mult_core_inst_n_33;
  wire mult_core_inst_n_34;
  wire mult_core_inst_n_35;
  wire mult_core_inst_n_36;
  wire mult_core_inst_n_37;
  wire mult_core_inst_n_38;
  wire mult_core_inst_n_39;
  wire mult_core_inst_n_4;
  wire mult_core_inst_n_40;
  wire mult_core_inst_n_41;
  wire mult_core_inst_n_42;
  wire mult_core_inst_n_43;
  wire mult_core_inst_n_44;
  wire mult_core_inst_n_45;
  wire mult_core_inst_n_46;
  wire mult_core_inst_n_47;
  wire mult_core_inst_n_48;
  wire mult_core_inst_n_49;
  wire mult_core_inst_n_5;
  wire mult_core_inst_n_50;
  wire mult_core_inst_n_51;
  wire mult_core_inst_n_52;
  wire mult_core_inst_n_53;
  wire mult_core_inst_n_54;
  wire mult_core_inst_n_55;
  wire mult_core_inst_n_56;
  wire mult_core_inst_n_57;
  wire mult_core_inst_n_58;
  wire mult_core_inst_n_59;
  wire mult_core_inst_n_6;
  wire mult_core_inst_n_60;
  wire mult_core_inst_n_61;
  wire mult_core_inst_n_62;
  wire mult_core_inst_n_63;
  wire mult_core_inst_n_64;
  wire mult_core_inst_n_65;
  wire mult_core_inst_n_66;
  wire mult_core_inst_n_67;
  wire mult_core_inst_n_68;
  wire mult_core_inst_n_69;
  wire mult_core_inst_n_7;
  wire mult_core_inst_n_70;
  wire mult_core_inst_n_71;
  wire mult_core_inst_n_72;
  wire mult_core_inst_n_73;
  wire mult_core_inst_n_74;
  wire mult_core_inst_n_75;
  wire mult_core_inst_n_76;
  wire mult_core_inst_n_77;
  wire mult_core_inst_n_78;
  wire mult_core_inst_n_79;
  wire mult_core_inst_n_8;
  wire mult_core_inst_n_80;
  wire mult_core_inst_n_81;
  wire mult_core_inst_n_82;
  wire mult_core_inst_n_83;
  wire mult_core_inst_n_84;
  wire mult_core_inst_n_85;
  wire mult_core_inst_n_86;
  wire mult_core_inst_n_87;
  wire mult_core_inst_n_88;
  wire mult_core_inst_n_89;
  wire mult_core_inst_n_9;
  wire mult_core_inst_n_90;
  wire mult_core_inst_n_91;
  wire [31:0]\mult_core_wait_dp_inst/t_mul_cmp_z_oreg_pconst_63_32_reg__1 ;
  wire [31:16]\mult_core_wait_dp_inst/z_mul_cmp_1_z_oreg_reg__1 ;
  wire [31:16]\mult_core_wait_dp_inst/z_mul_cmp_z_oreg_reg__1 ;
  wire or_61_rmff;
  wire [31:0]out;
  wire [16:0]p_buf_sva_1;
  wire [31:0]\p_buf_sva_1_reg[31] ;
  wire p_buf_sva_20;
  wire \p_buf_sva_2_reg[31] ;
  wire [0:0]\p_sva_reg[31] ;
  wire reg_ensig_cgo_cse;
  wire rst;
  wire [31:0]vec_rsc_0_7_d;
  wire [1:0]\vec_rsc_0_7_d[0] ;
  wire [31:0]\vec_rsc_0_7_d[31] ;
  wire vector__0_n_100;
  wire vector__0_n_101;
  wire vector__0_n_102;
  wire vector__0_n_103;
  wire vector__0_n_104;
  wire vector__0_n_105;
  wire vector__0_n_106;
  wire vector__0_n_107;
  wire vector__0_n_108;
  wire vector__0_n_109;
  wire vector__0_n_110;
  wire vector__0_n_111;
  wire vector__0_n_112;
  wire vector__0_n_113;
  wire vector__0_n_114;
  wire vector__0_n_115;
  wire vector__0_n_116;
  wire vector__0_n_117;
  wire vector__0_n_118;
  wire vector__0_n_119;
  wire vector__0_n_120;
  wire vector__0_n_121;
  wire vector__0_n_122;
  wire vector__0_n_123;
  wire vector__0_n_124;
  wire vector__0_n_125;
  wire vector__0_n_126;
  wire vector__0_n_127;
  wire vector__0_n_128;
  wire vector__0_n_129;
  wire vector__0_n_130;
  wire vector__0_n_131;
  wire vector__0_n_132;
  wire vector__0_n_133;
  wire vector__0_n_134;
  wire vector__0_n_135;
  wire vector__0_n_136;
  wire vector__0_n_137;
  wire vector__0_n_138;
  wire vector__0_n_139;
  wire vector__0_n_140;
  wire vector__0_n_141;
  wire vector__0_n_142;
  wire vector__0_n_143;
  wire vector__0_n_144;
  wire vector__0_n_145;
  wire vector__0_n_146;
  wire vector__0_n_147;
  wire vector__0_n_148;
  wire vector__0_n_149;
  wire vector__0_n_150;
  wire vector__0_n_151;
  wire vector__0_n_152;
  wire vector__0_n_153;
  wire vector__0_n_58;
  wire vector__0_n_59;
  wire vector__0_n_60;
  wire vector__0_n_61;
  wire vector__0_n_62;
  wire vector__0_n_63;
  wire vector__0_n_64;
  wire vector__0_n_65;
  wire vector__0_n_66;
  wire vector__0_n_67;
  wire vector__0_n_68;
  wire vector__0_n_69;
  wire vector__0_n_70;
  wire vector__0_n_71;
  wire vector__0_n_72;
  wire vector__0_n_73;
  wire vector__0_n_74;
  wire vector__0_n_75;
  wire vector__0_n_76;
  wire vector__0_n_77;
  wire vector__0_n_78;
  wire vector__0_n_79;
  wire vector__0_n_80;
  wire vector__0_n_81;
  wire vector__0_n_82;
  wire vector__0_n_83;
  wire vector__0_n_84;
  wire vector__0_n_85;
  wire vector__0_n_86;
  wire vector__0_n_87;
  wire vector__0_n_88;
  wire vector__0_n_89;
  wire vector__0_n_90;
  wire vector__0_n_91;
  wire vector__0_n_92;
  wire vector__0_n_93;
  wire vector__0_n_94;
  wire vector__0_n_95;
  wire vector__0_n_96;
  wire vector__0_n_97;
  wire vector__0_n_98;
  wire vector__0_n_99;
  wire vector__1_i_10_n_0;
  wire vector__1_i_11_n_0;
  wire vector__1_i_12_n_0;
  wire vector__1_i_13_n_0;
  wire vector__1_i_14_n_0;
  wire vector__1_i_15_n_0;
  wire vector__1_i_16_n_0;
  wire vector__1_i_17_n_0;
  wire vector__1_i_18_n_0;
  wire vector__1_i_1_n_1;
  wire vector__1_i_1_n_2;
  wire vector__1_i_1_n_3;
  wire vector__1_i_1_n_4;
  wire vector__1_i_1_n_5;
  wire vector__1_i_1_n_6;
  wire vector__1_i_1_n_7;
  wire vector__1_i_2_n_0;
  wire vector__1_i_2_n_1;
  wire vector__1_i_2_n_2;
  wire vector__1_i_2_n_3;
  wire vector__1_i_2_n_4;
  wire vector__1_i_2_n_5;
  wire vector__1_i_2_n_6;
  wire vector__1_i_2_n_7;
  wire vector__1_i_3_n_0;
  wire vector__1_i_4_n_0;
  wire vector__1_i_5_n_0;
  wire vector__1_i_6_n_0;
  wire vector__1_i_7_n_0;
  wire vector__1_i_8_n_0;
  wire vector__1_i_9_n_0;
  wire vector__1_n_100;
  wire vector__1_n_101;
  wire vector__1_n_102;
  wire vector__1_n_103;
  wire vector__1_n_104;
  wire vector__1_n_105;
  wire vector__1_n_106;
  wire vector__1_n_107;
  wire vector__1_n_108;
  wire vector__1_n_109;
  wire vector__1_n_110;
  wire vector__1_n_111;
  wire vector__1_n_112;
  wire vector__1_n_113;
  wire vector__1_n_114;
  wire vector__1_n_115;
  wire vector__1_n_116;
  wire vector__1_n_117;
  wire vector__1_n_118;
  wire vector__1_n_119;
  wire vector__1_n_120;
  wire vector__1_n_121;
  wire vector__1_n_122;
  wire vector__1_n_123;
  wire vector__1_n_124;
  wire vector__1_n_125;
  wire vector__1_n_126;
  wire vector__1_n_127;
  wire vector__1_n_128;
  wire vector__1_n_129;
  wire vector__1_n_130;
  wire vector__1_n_131;
  wire vector__1_n_132;
  wire vector__1_n_133;
  wire vector__1_n_134;
  wire vector__1_n_135;
  wire vector__1_n_136;
  wire vector__1_n_137;
  wire vector__1_n_138;
  wire vector__1_n_139;
  wire vector__1_n_140;
  wire vector__1_n_141;
  wire vector__1_n_142;
  wire vector__1_n_143;
  wire vector__1_n_144;
  wire vector__1_n_145;
  wire vector__1_n_146;
  wire vector__1_n_147;
  wire vector__1_n_148;
  wire vector__1_n_149;
  wire vector__1_n_150;
  wire vector__1_n_151;
  wire vector__1_n_152;
  wire vector__1_n_153;
  wire vector__1_n_58;
  wire vector__1_n_59;
  wire vector__1_n_60;
  wire vector__1_n_61;
  wire vector__1_n_62;
  wire vector__1_n_63;
  wire vector__1_n_64;
  wire vector__1_n_65;
  wire vector__1_n_66;
  wire vector__1_n_67;
  wire vector__1_n_68;
  wire vector__1_n_69;
  wire vector__1_n_70;
  wire vector__1_n_71;
  wire vector__1_n_72;
  wire vector__1_n_73;
  wire vector__1_n_74;
  wire vector__1_n_75;
  wire vector__1_n_76;
  wire vector__1_n_77;
  wire vector__1_n_78;
  wire vector__1_n_79;
  wire vector__1_n_80;
  wire vector__1_n_81;
  wire vector__1_n_82;
  wire vector__1_n_83;
  wire vector__1_n_84;
  wire vector__1_n_85;
  wire vector__1_n_86;
  wire vector__1_n_87;
  wire vector__1_n_88;
  wire vector__1_n_89;
  wire vector__1_n_90;
  wire vector__1_n_91;
  wire vector__1_n_92;
  wire vector__1_n_93;
  wire vector__1_n_94;
  wire vector__1_n_95;
  wire vector__1_n_96;
  wire vector__1_n_97;
  wire vector__1_n_98;
  wire vector__1_n_99;
  wire vector__2_i_10_n_0;
  wire vector__2_i_11_n_0;
  wire vector__2_i_11_n_1;
  wire vector__2_i_11_n_2;
  wire vector__2_i_11_n_3;
  wire vector__2_i_11_n_4;
  wire vector__2_i_11_n_5;
  wire vector__2_i_11_n_6;
  wire vector__2_i_11_n_7;
  wire vector__2_i_12_n_0;
  wire vector__2_i_13_n_0;
  wire vector__2_i_14_n_0;
  wire vector__2_i_15_n_0;
  wire vector__2_i_16_n_0;
  wire vector__2_i_17_n_0;
  wire vector__2_i_18_n_0;
  wire vector__2_i_19_n_0;
  wire vector__2_i_1_n_0;
  wire vector__2_i_1_n_1;
  wire vector__2_i_1_n_2;
  wire vector__2_i_1_n_3;
  wire vector__2_i_1_n_4;
  wire vector__2_i_1_n_5;
  wire vector__2_i_1_n_6;
  wire vector__2_i_1_n_7;
  wire vector__2_i_20_n_0;
  wire vector__2_i_20_n_1;
  wire vector__2_i_20_n_2;
  wire vector__2_i_20_n_3;
  wire vector__2_i_20_n_4;
  wire vector__2_i_20_n_5;
  wire vector__2_i_20_n_6;
  wire vector__2_i_20_n_7;
  wire vector__2_i_21_n_0;
  wire vector__2_i_22_n_0;
  wire vector__2_i_23_n_0;
  wire vector__2_i_24_n_0;
  wire vector__2_i_25_n_0;
  wire vector__2_i_26_n_0;
  wire vector__2_i_27_n_0;
  wire vector__2_i_28_n_0;
  wire vector__2_i_29_n_0;
  wire vector__2_i_2_n_0;
  wire vector__2_i_2_n_1;
  wire vector__2_i_2_n_2;
  wire vector__2_i_2_n_3;
  wire vector__2_i_2_n_4;
  wire vector__2_i_2_n_5;
  wire vector__2_i_2_n_6;
  wire vector__2_i_2_n_7;
  wire vector__2_i_30_n_0;
  wire vector__2_i_31_n_0;
  wire vector__2_i_32_n_0;
  wire vector__2_i_33_n_0;
  wire vector__2_i_34_n_0;
  wire vector__2_i_35_n_0;
  wire vector__2_i_3_n_0;
  wire vector__2_i_4_n_0;
  wire vector__2_i_5_n_0;
  wire vector__2_i_6_n_0;
  wire vector__2_i_7_n_0;
  wire vector__2_i_8_n_0;
  wire vector__2_i_9_n_0;
  wire vector__2_n_100;
  wire vector__2_n_101;
  wire vector__2_n_102;
  wire vector__2_n_103;
  wire vector__2_n_104;
  wire vector__2_n_105;
  wire vector__2_n_106;
  wire vector__2_n_107;
  wire vector__2_n_108;
  wire vector__2_n_109;
  wire vector__2_n_110;
  wire vector__2_n_111;
  wire vector__2_n_112;
  wire vector__2_n_113;
  wire vector__2_n_114;
  wire vector__2_n_115;
  wire vector__2_n_116;
  wire vector__2_n_117;
  wire vector__2_n_118;
  wire vector__2_n_119;
  wire vector__2_n_120;
  wire vector__2_n_121;
  wire vector__2_n_122;
  wire vector__2_n_123;
  wire vector__2_n_124;
  wire vector__2_n_125;
  wire vector__2_n_126;
  wire vector__2_n_127;
  wire vector__2_n_128;
  wire vector__2_n_129;
  wire vector__2_n_130;
  wire vector__2_n_131;
  wire vector__2_n_132;
  wire vector__2_n_133;
  wire vector__2_n_134;
  wire vector__2_n_135;
  wire vector__2_n_136;
  wire vector__2_n_137;
  wire vector__2_n_138;
  wire vector__2_n_139;
  wire vector__2_n_140;
  wire vector__2_n_141;
  wire vector__2_n_142;
  wire vector__2_n_143;
  wire vector__2_n_144;
  wire vector__2_n_145;
  wire vector__2_n_146;
  wire vector__2_n_147;
  wire vector__2_n_148;
  wire vector__2_n_149;
  wire vector__2_n_150;
  wire vector__2_n_151;
  wire vector__2_n_152;
  wire vector__2_n_153;
  wire vector__2_n_24;
  wire vector__2_n_25;
  wire vector__2_n_26;
  wire vector__2_n_27;
  wire vector__2_n_28;
  wire vector__2_n_29;
  wire vector__2_n_30;
  wire vector__2_n_31;
  wire vector__2_n_32;
  wire vector__2_n_33;
  wire vector__2_n_34;
  wire vector__2_n_35;
  wire vector__2_n_36;
  wire vector__2_n_37;
  wire vector__2_n_38;
  wire vector__2_n_39;
  wire vector__2_n_40;
  wire vector__2_n_41;
  wire vector__2_n_42;
  wire vector__2_n_43;
  wire vector__2_n_44;
  wire vector__2_n_45;
  wire vector__2_n_46;
  wire vector__2_n_47;
  wire vector__2_n_48;
  wire vector__2_n_49;
  wire vector__2_n_50;
  wire vector__2_n_51;
  wire vector__2_n_52;
  wire vector__2_n_53;
  wire vector__2_n_58;
  wire vector__2_n_59;
  wire vector__2_n_60;
  wire vector__2_n_61;
  wire vector__2_n_62;
  wire vector__2_n_63;
  wire vector__2_n_64;
  wire vector__2_n_65;
  wire vector__2_n_66;
  wire vector__2_n_67;
  wire vector__2_n_68;
  wire vector__2_n_69;
  wire vector__2_n_70;
  wire vector__2_n_71;
  wire vector__2_n_72;
  wire vector__2_n_73;
  wire vector__2_n_74;
  wire vector__2_n_75;
  wire vector__2_n_76;
  wire vector__2_n_77;
  wire vector__2_n_78;
  wire vector__2_n_79;
  wire vector__2_n_80;
  wire vector__2_n_81;
  wire vector__2_n_82;
  wire vector__2_n_83;
  wire vector__2_n_84;
  wire vector__2_n_85;
  wire vector__2_n_86;
  wire vector__2_n_87;
  wire vector__2_n_88;
  wire vector__2_n_89;
  wire vector__2_n_90;
  wire vector__2_n_91;
  wire vector__2_n_92;
  wire vector__2_n_93;
  wire vector__2_n_94;
  wire vector__2_n_95;
  wire vector__2_n_96;
  wire vector__2_n_97;
  wire vector__2_n_98;
  wire vector__2_n_99;
  wire vector__3_n_100;
  wire vector__3_n_101;
  wire vector__3_n_102;
  wire vector__3_n_103;
  wire vector__3_n_104;
  wire vector__3_n_105;
  wire vector__3_n_106;
  wire vector__3_n_107;
  wire vector__3_n_108;
  wire vector__3_n_109;
  wire vector__3_n_110;
  wire vector__3_n_111;
  wire vector__3_n_112;
  wire vector__3_n_113;
  wire vector__3_n_114;
  wire vector__3_n_115;
  wire vector__3_n_116;
  wire vector__3_n_117;
  wire vector__3_n_118;
  wire vector__3_n_119;
  wire vector__3_n_120;
  wire vector__3_n_121;
  wire vector__3_n_122;
  wire vector__3_n_123;
  wire vector__3_n_124;
  wire vector__3_n_125;
  wire vector__3_n_126;
  wire vector__3_n_127;
  wire vector__3_n_128;
  wire vector__3_n_129;
  wire vector__3_n_130;
  wire vector__3_n_131;
  wire vector__3_n_132;
  wire vector__3_n_133;
  wire vector__3_n_134;
  wire vector__3_n_135;
  wire vector__3_n_136;
  wire vector__3_n_137;
  wire vector__3_n_138;
  wire vector__3_n_139;
  wire vector__3_n_140;
  wire vector__3_n_141;
  wire vector__3_n_142;
  wire vector__3_n_143;
  wire vector__3_n_144;
  wire vector__3_n_145;
  wire vector__3_n_146;
  wire vector__3_n_147;
  wire vector__3_n_148;
  wire vector__3_n_149;
  wire vector__3_n_150;
  wire vector__3_n_151;
  wire vector__3_n_152;
  wire vector__3_n_153;
  wire vector__3_n_58;
  wire vector__3_n_59;
  wire vector__3_n_60;
  wire vector__3_n_61;
  wire vector__3_n_62;
  wire vector__3_n_63;
  wire vector__3_n_64;
  wire vector__3_n_65;
  wire vector__3_n_66;
  wire vector__3_n_67;
  wire vector__3_n_68;
  wire vector__3_n_69;
  wire vector__3_n_70;
  wire vector__3_n_71;
  wire vector__3_n_72;
  wire vector__3_n_73;
  wire vector__3_n_74;
  wire vector__3_n_75;
  wire vector__3_n_76;
  wire vector__3_n_77;
  wire vector__3_n_78;
  wire vector__3_n_79;
  wire vector__3_n_80;
  wire vector__3_n_81;
  wire vector__3_n_82;
  wire vector__3_n_83;
  wire vector__3_n_84;
  wire vector__3_n_85;
  wire vector__3_n_86;
  wire vector__3_n_87;
  wire vector__3_n_88;
  wire vector__3_n_89;
  wire vector__3_n_90;
  wire vector__3_n_91;
  wire vector__3_n_92;
  wire vector__3_n_93;
  wire vector__3_n_94;
  wire vector__3_n_95;
  wire vector__3_n_96;
  wire vector__3_n_97;
  wire vector__3_n_98;
  wire vector__3_n_99;
  wire vector__4_n_100;
  wire vector__4_n_101;
  wire vector__4_n_102;
  wire vector__4_n_103;
  wire vector__4_n_104;
  wire vector__4_n_105;
  wire vector__4_n_106;
  wire vector__4_n_107;
  wire vector__4_n_108;
  wire vector__4_n_109;
  wire vector__4_n_110;
  wire vector__4_n_111;
  wire vector__4_n_112;
  wire vector__4_n_113;
  wire vector__4_n_114;
  wire vector__4_n_115;
  wire vector__4_n_116;
  wire vector__4_n_117;
  wire vector__4_n_118;
  wire vector__4_n_119;
  wire vector__4_n_120;
  wire vector__4_n_121;
  wire vector__4_n_122;
  wire vector__4_n_123;
  wire vector__4_n_124;
  wire vector__4_n_125;
  wire vector__4_n_126;
  wire vector__4_n_127;
  wire vector__4_n_128;
  wire vector__4_n_129;
  wire vector__4_n_130;
  wire vector__4_n_131;
  wire vector__4_n_132;
  wire vector__4_n_133;
  wire vector__4_n_134;
  wire vector__4_n_135;
  wire vector__4_n_136;
  wire vector__4_n_137;
  wire vector__4_n_138;
  wire vector__4_n_139;
  wire vector__4_n_140;
  wire vector__4_n_141;
  wire vector__4_n_142;
  wire vector__4_n_143;
  wire vector__4_n_144;
  wire vector__4_n_145;
  wire vector__4_n_146;
  wire vector__4_n_147;
  wire vector__4_n_148;
  wire vector__4_n_149;
  wire vector__4_n_150;
  wire vector__4_n_151;
  wire vector__4_n_152;
  wire vector__4_n_153;
  wire vector__4_n_58;
  wire vector__4_n_59;
  wire vector__4_n_60;
  wire vector__4_n_61;
  wire vector__4_n_62;
  wire vector__4_n_63;
  wire vector__4_n_64;
  wire vector__4_n_65;
  wire vector__4_n_66;
  wire vector__4_n_67;
  wire vector__4_n_68;
  wire vector__4_n_69;
  wire vector__4_n_70;
  wire vector__4_n_71;
  wire vector__4_n_72;
  wire vector__4_n_73;
  wire vector__4_n_74;
  wire vector__4_n_75;
  wire vector__4_n_76;
  wire vector__4_n_77;
  wire vector__4_n_78;
  wire vector__4_n_79;
  wire vector__4_n_80;
  wire vector__4_n_81;
  wire vector__4_n_82;
  wire vector__4_n_83;
  wire vector__4_n_84;
  wire vector__4_n_85;
  wire vector__4_n_86;
  wire vector__4_n_87;
  wire vector__4_n_88;
  wire vector__4_n_89;
  wire vector__4_n_90;
  wire vector__4_n_91;
  wire vector__4_n_92;
  wire vector__4_n_93;
  wire vector__4_n_94;
  wire vector__4_n_95;
  wire vector__4_n_96;
  wire vector__4_n_97;
  wire vector__4_n_98;
  wire vector__4_n_99;
  wire [0:0]vector_i_3;
  wire \vector_inferred__0/i__carry__0_n_1 ;
  wire \vector_inferred__0/i__carry__0_n_2 ;
  wire \vector_inferred__0/i__carry__0_n_3 ;
  wire \vector_inferred__0/i__carry__0_n_4 ;
  wire \vector_inferred__0/i__carry__0_n_5 ;
  wire \vector_inferred__0/i__carry__0_n_6 ;
  wire \vector_inferred__0/i__carry__0_n_7 ;
  wire \vector_inferred__0/i__carry_n_0 ;
  wire \vector_inferred__0/i__carry_n_1 ;
  wire \vector_inferred__0/i__carry_n_2 ;
  wire \vector_inferred__0/i__carry_n_3 ;
  wire \vector_inferred__0/i__carry_n_4 ;
  wire \vector_inferred__0/i__carry_n_5 ;
  wire \vector_inferred__0/i__carry_n_6 ;
  wire \vector_inferred__0/i__carry_n_7 ;
  wire vector_n_100;
  wire vector_n_101;
  wire vector_n_102;
  wire vector_n_103;
  wire vector_n_104;
  wire vector_n_105;
  wire vector_n_106;
  wire vector_n_107;
  wire vector_n_108;
  wire vector_n_109;
  wire vector_n_110;
  wire vector_n_111;
  wire vector_n_112;
  wire vector_n_113;
  wire vector_n_114;
  wire vector_n_115;
  wire vector_n_116;
  wire vector_n_117;
  wire vector_n_118;
  wire vector_n_119;
  wire vector_n_120;
  wire vector_n_121;
  wire vector_n_122;
  wire vector_n_123;
  wire vector_n_124;
  wire vector_n_125;
  wire vector_n_126;
  wire vector_n_127;
  wire vector_n_128;
  wire vector_n_129;
  wire vector_n_130;
  wire vector_n_131;
  wire vector_n_132;
  wire vector_n_133;
  wire vector_n_134;
  wire vector_n_135;
  wire vector_n_136;
  wire vector_n_137;
  wire vector_n_138;
  wire vector_n_139;
  wire vector_n_140;
  wire vector_n_141;
  wire vector_n_142;
  wire vector_n_143;
  wire vector_n_144;
  wire vector_n_145;
  wire vector_n_146;
  wire vector_n_147;
  wire vector_n_148;
  wire vector_n_149;
  wire vector_n_150;
  wire vector_n_151;
  wire vector_n_152;
  wire vector_n_153;
  wire vector_n_58;
  wire vector_n_59;
  wire vector_n_60;
  wire vector_n_61;
  wire vector_n_62;
  wire vector_n_63;
  wire vector_n_64;
  wire vector_n_65;
  wire vector_n_66;
  wire vector_n_67;
  wire vector_n_68;
  wire vector_n_69;
  wire vector_n_70;
  wire vector_n_71;
  wire vector_n_72;
  wire vector_n_73;
  wire vector_n_74;
  wire vector_n_75;
  wire vector_n_76;
  wire vector_n_77;
  wire vector_n_78;
  wire vector_n_79;
  wire vector_n_80;
  wire vector_n_81;
  wire vector_n_82;
  wire vector_n_83;
  wire vector_n_84;
  wire vector_n_85;
  wire vector_n_86;
  wire vector_n_87;
  wire vector_n_88;
  wire vector_n_89;
  wire vector_n_90;
  wire vector_n_91;
  wire vector_n_92;
  wire vector_n_93;
  wire vector_n_94;
  wire vector_n_95;
  wire vector_n_96;
  wire vector_n_97;
  wire vector_n_98;
  wire vector_n_99;
  wire \z_asn_itm_1[23]_i_2_n_0 ;
  wire \z_asn_itm_1[23]_i_3_n_0 ;
  wire \z_asn_itm_1[23]_i_4_n_0 ;
  wire \z_asn_itm_1[23]_i_5_n_0 ;
  wire \z_asn_itm_1[23]_i_6_n_0 ;
  wire \z_asn_itm_1[23]_i_7_n_0 ;
  wire \z_asn_itm_1[23]_i_8_n_0 ;
  wire \z_asn_itm_1[31]_i_10_n_0 ;
  wire \z_asn_itm_1[31]_i_3_n_0 ;
  wire \z_asn_itm_1[31]_i_4_n_0 ;
  wire \z_asn_itm_1[31]_i_5_n_0 ;
  wire \z_asn_itm_1[31]_i_6_n_0 ;
  wire \z_asn_itm_1[31]_i_7_n_0 ;
  wire \z_asn_itm_1[31]_i_8_n_0 ;
  wire \z_asn_itm_1[31]_i_9_n_0 ;
  wire \z_asn_itm_1_reg[23]_i_1_n_0 ;
  wire \z_asn_itm_1_reg[23]_i_1_n_1 ;
  wire \z_asn_itm_1_reg[23]_i_1_n_2 ;
  wire \z_asn_itm_1_reg[23]_i_1_n_3 ;
  wire \z_asn_itm_1_reg[23]_i_1_n_4 ;
  wire \z_asn_itm_1_reg[23]_i_1_n_5 ;
  wire \z_asn_itm_1_reg[23]_i_1_n_6 ;
  wire \z_asn_itm_1_reg[23]_i_1_n_7 ;
  wire \z_asn_itm_1_reg[31]_i_2_n_1 ;
  wire \z_asn_itm_1_reg[31]_i_2_n_2 ;
  wire \z_asn_itm_1_reg[31]_i_2_n_3 ;
  wire \z_asn_itm_1_reg[31]_i_2_n_4 ;
  wire \z_asn_itm_1_reg[31]_i_2_n_5 ;
  wire \z_asn_itm_1_reg[31]_i_2_n_6 ;
  wire \z_asn_itm_1_reg[31]_i_2_n_7 ;
  wire \z_mul_cmp_z_oreg_reg[0]__0 ;
  wire NLW_vector_CARRYCASCOUT_UNCONNECTED;
  wire NLW_vector_MULTSIGNOUT_UNCONNECTED;
  wire NLW_vector_OVERFLOW_UNCONNECTED;
  wire NLW_vector_PATTERNBDETECT_UNCONNECTED;
  wire NLW_vector_PATTERNDETECT_UNCONNECTED;
  wire NLW_vector_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_vector_ACOUT_UNCONNECTED;
  wire [17:0]NLW_vector_BCOUT_UNCONNECTED;
  wire [3:0]NLW_vector_CARRYOUT_UNCONNECTED;
  wire [7:0]NLW_vector_XOROUT_UNCONNECTED;
  wire NLW_vector__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_vector__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_vector__0_OVERFLOW_UNCONNECTED;
  wire NLW_vector__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_vector__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_vector__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_vector__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_vector__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_vector__0_CARRYOUT_UNCONNECTED;
  wire [7:0]NLW_vector__0_XOROUT_UNCONNECTED;
  wire NLW_vector__1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_vector__1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_vector__1_OVERFLOW_UNCONNECTED;
  wire NLW_vector__1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_vector__1_PATTERNDETECT_UNCONNECTED;
  wire NLW_vector__1_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_vector__1_ACOUT_UNCONNECTED;
  wire [17:0]NLW_vector__1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_vector__1_CARRYOUT_UNCONNECTED;
  wire [7:0]NLW_vector__1_XOROUT_UNCONNECTED;
  wire [7:7]NLW_vector__1_i_1_CO_UNCONNECTED;
  wire NLW_vector__2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_vector__2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_vector__2_OVERFLOW_UNCONNECTED;
  wire NLW_vector__2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_vector__2_PATTERNDETECT_UNCONNECTED;
  wire NLW_vector__2_UNDERFLOW_UNCONNECTED;
  wire [17:0]NLW_vector__2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_vector__2_CARRYOUT_UNCONNECTED;
  wire [7:0]NLW_vector__2_XOROUT_UNCONNECTED;
  wire [7:0]NLW_vector__2_i_11_O_UNCONNECTED;
  wire [7:0]NLW_vector__2_i_20_O_UNCONNECTED;
  wire NLW_vector__3_CARRYCASCOUT_UNCONNECTED;
  wire NLW_vector__3_MULTSIGNOUT_UNCONNECTED;
  wire NLW_vector__3_OVERFLOW_UNCONNECTED;
  wire NLW_vector__3_PATTERNBDETECT_UNCONNECTED;
  wire NLW_vector__3_PATTERNDETECT_UNCONNECTED;
  wire NLW_vector__3_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_vector__3_ACOUT_UNCONNECTED;
  wire [17:0]NLW_vector__3_BCOUT_UNCONNECTED;
  wire [3:0]NLW_vector__3_CARRYOUT_UNCONNECTED;
  wire [7:0]NLW_vector__3_XOROUT_UNCONNECTED;
  wire NLW_vector__4_CARRYCASCOUT_UNCONNECTED;
  wire NLW_vector__4_MULTSIGNOUT_UNCONNECTED;
  wire NLW_vector__4_OVERFLOW_UNCONNECTED;
  wire NLW_vector__4_PATTERNBDETECT_UNCONNECTED;
  wire NLW_vector__4_PATTERNDETECT_UNCONNECTED;
  wire NLW_vector__4_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_vector__4_ACOUT_UNCONNECTED;
  wire [17:0]NLW_vector__4_BCOUT_UNCONNECTED;
  wire [3:0]NLW_vector__4_CARRYOUT_UNCONNECTED;
  wire [7:0]NLW_vector__4_XOROUT_UNCONNECTED;
  wire [7:7]\NLW_vector_inferred__0/i__carry__0_CO_UNCONNECTED ;
  wire [7:7]\NLW_z_asn_itm_1_reg[31]_i_2_CO_UNCONNECTED ;

  Board_inPlaceNTT_DIF_preco_0_0_mult_core mult_core_inst
       (.ACOUT({vector__2_n_24,vector__2_n_25,vector__2_n_26,vector__2_n_27,vector__2_n_28,vector__2_n_29,vector__2_n_30,vector__2_n_31,vector__2_n_32,vector__2_n_33,vector__2_n_34,vector__2_n_35,vector__2_n_36,vector__2_n_37,vector__2_n_38,vector__2_n_39,vector__2_n_40,vector__2_n_41,vector__2_n_42,vector__2_n_43,vector__2_n_44,vector__2_n_45,vector__2_n_46,vector__2_n_47,vector__2_n_48,vector__2_n_49,vector__2_n_50,vector__2_n_51,vector__2_n_52,vector__2_n_53}),
        .CEA1(CEA1),
        .CEB1(CEB1),
        .\COMP_LOOP_twiddle_f_mul_cse_sva_reg[1] (\COMP_LOOP_twiddle_f_mul_cse_sva_reg[1] ),
        .\COMP_LOOP_twiddle_f_mul_cse_sva_reg[2] (\COMP_LOOP_twiddle_f_mul_cse_sva_reg[2] ),
        .\COMP_LOOP_twiddle_f_mul_cse_sva_reg[2]_0 (\COMP_LOOP_twiddle_f_mul_cse_sva_reg[2]_0 ),
        .D({vector_n_89,vector_n_90,vector_n_91,vector_n_92,vector_n_93,vector_n_94,vector_n_95,vector_n_96,vector_n_97,vector_n_98,vector_n_99,vector_n_100,vector_n_101,vector_n_102,vector_n_103,vector_n_104,vector_n_105}),
        .DSP_OUTPUT_INST({vector__0_n_106,vector__0_n_107,vector__0_n_108,vector__0_n_109,vector__0_n_110,vector__0_n_111,vector__0_n_112,vector__0_n_113,vector__0_n_114,vector__0_n_115,vector__0_n_116,vector__0_n_117,vector__0_n_118,vector__0_n_119,vector__0_n_120,vector__0_n_121,vector__0_n_122,vector__0_n_123,vector__0_n_124,vector__0_n_125,vector__0_n_126,vector__0_n_127,vector__0_n_128,vector__0_n_129,vector__0_n_130,vector__0_n_131,vector__0_n_132,vector__0_n_133,vector__0_n_134,vector__0_n_135,vector__0_n_136,vector__0_n_137,vector__0_n_138,vector__0_n_139,vector__0_n_140,vector__0_n_141,vector__0_n_142,vector__0_n_143,vector__0_n_144,vector__0_n_145,vector__0_n_146,vector__0_n_147,vector__0_n_148,vector__0_n_149,vector__0_n_150,vector__0_n_151,vector__0_n_152,vector__0_n_153}),
        .DSP_OUTPUT_INST_0({vector__2_n_106,vector__2_n_107,vector__2_n_108,vector__2_n_109,vector__2_n_110,vector__2_n_111,vector__2_n_112,vector__2_n_113,vector__2_n_114,vector__2_n_115,vector__2_n_116,vector__2_n_117,vector__2_n_118,vector__2_n_119,vector__2_n_120,vector__2_n_121,vector__2_n_122,vector__2_n_123,vector__2_n_124,vector__2_n_125,vector__2_n_126,vector__2_n_127,vector__2_n_128,vector__2_n_129,vector__2_n_130,vector__2_n_131,vector__2_n_132,vector__2_n_133,vector__2_n_134,vector__2_n_135,vector__2_n_136,vector__2_n_137,vector__2_n_138,vector__2_n_139,vector__2_n_140,vector__2_n_141,vector__2_n_142,vector__2_n_143,vector__2_n_144,vector__2_n_145,vector__2_n_146,vector__2_n_147,vector__2_n_148,vector__2_n_149,vector__2_n_150,vector__2_n_151,vector__2_n_152,vector__2_n_153}),
        .DSP_OUTPUT_INST_1({vector__4_n_106,vector__4_n_107,vector__4_n_108,vector__4_n_109,vector__4_n_110,vector__4_n_111,vector__4_n_112,vector__4_n_113,vector__4_n_114,vector__4_n_115,vector__4_n_116,vector__4_n_117,vector__4_n_118,vector__4_n_119,vector__4_n_120,vector__4_n_121,vector__4_n_122,vector__4_n_123,vector__4_n_124,vector__4_n_125,vector__4_n_126,vector__4_n_127,vector__4_n_128,vector__4_n_129,vector__4_n_130,vector__4_n_131,vector__4_n_132,vector__4_n_133,vector__4_n_134,vector__4_n_135,vector__4_n_136,vector__4_n_137,vector__4_n_138,vector__4_n_139,vector__4_n_140,vector__4_n_141,vector__4_n_142,vector__4_n_143,vector__4_n_144,vector__4_n_145,vector__4_n_146,vector__4_n_147,vector__4_n_148,vector__4_n_149,vector__4_n_150,vector__4_n_151,vector__4_n_152,vector__4_n_153}),
        .E(E),
        .MUX1HOT_v_32_4_2_return(MUX1HOT_v_32_4_2_return[31:17]),
        .MUX1HOT_v_32_4_2_return5_out(MUX1HOT_v_32_4_2_return5_out[31:17]),
        .P({mult_core_inst_n_0,mult_core_inst_n_1,mult_core_inst_n_2,mult_core_inst_n_3,mult_core_inst_n_4,mult_core_inst_n_5,mult_core_inst_n_6,mult_core_inst_n_7,mult_core_inst_n_8,mult_core_inst_n_9,mult_core_inst_n_10,mult_core_inst_n_11,mult_core_inst_n_12,mult_core_inst_n_13,mult_core_inst_n_14,mult_core_inst_n_15,mult_core_inst_n_16,mult_core_inst_n_17,mult_core_inst_n_18,mult_core_inst_n_19,mult_core_inst_n_20,mult_core_inst_n_21,mult_core_inst_n_22,mult_core_inst_n_23,mult_core_inst_n_24,mult_core_inst_n_25,mult_core_inst_n_26,mult_core_inst_n_27,mult_core_inst_n_28,mult_core_inst_n_29}),
        .PCOUT({vector_n_106,vector_n_107,vector_n_108,vector_n_109,vector_n_110,vector_n_111,vector_n_112,vector_n_113,vector_n_114,vector_n_115,vector_n_116,vector_n_117,vector_n_118,vector_n_119,vector_n_120,vector_n_121,vector_n_122,vector_n_123,vector_n_124,vector_n_125,vector_n_126,vector_n_127,vector_n_128,vector_n_129,vector_n_130,vector_n_131,vector_n_132,vector_n_133,vector_n_134,vector_n_135,vector_n_136,vector_n_137,vector_n_138,vector_n_139,vector_n_140,vector_n_141,vector_n_142,vector_n_143,vector_n_144,vector_n_145,vector_n_146,vector_n_147,vector_n_148,vector_n_149,vector_n_150,vector_n_151,vector_n_152,vector_n_153}),
        .Q(p_buf_sva_1),
        .S({mult_core_inst_n_161,mult_core_inst_n_162,mult_core_inst_n_163,mult_core_inst_n_164,mult_core_inst_n_165,mult_core_inst_n_166,mult_core_inst_n_167,mult_core_inst_n_168}),
        .clk(clk),
        .clk_0(mult_core_inst_n_77),
        .clk_1({mult_core_inst_n_78,mult_core_inst_n_79,mult_core_inst_n_80,mult_core_inst_n_81,mult_core_inst_n_82,mult_core_inst_n_83,mult_core_inst_n_84,mult_core_inst_n_85,mult_core_inst_n_86,mult_core_inst_n_87,mult_core_inst_n_88,mult_core_inst_n_89,mult_core_inst_n_90,mult_core_inst_n_91}),
        .clk_2({mult_core_inst_n_110,mult_core_inst_n_111,mult_core_inst_n_112,mult_core_inst_n_113,mult_core_inst_n_114,mult_core_inst_n_115,mult_core_inst_n_116,mult_core_inst_n_117,mult_core_inst_n_118,mult_core_inst_n_119,mult_core_inst_n_120,mult_core_inst_n_121,mult_core_inst_n_122,mult_core_inst_n_123,mult_core_inst_n_124}),
        .clk_3({mult_core_inst_n_169,mult_core_inst_n_170,mult_core_inst_n_171,mult_core_inst_n_172,mult_core_inst_n_173,mult_core_inst_n_174,mult_core_inst_n_175,mult_core_inst_n_176}),
        .complete_rsc_vzout(complete_rsc_vzout),
        .complete_rsc_vzout_0(p_buf_sva_20),
        .or_61_rmff(or_61_rmff),
        .out(out),
        .p_1_in({mult_core_inst_n_30,mult_core_inst_n_31,mult_core_inst_n_32,mult_core_inst_n_33,mult_core_inst_n_34,mult_core_inst_n_35,mult_core_inst_n_36,mult_core_inst_n_37,mult_core_inst_n_38,mult_core_inst_n_39,mult_core_inst_n_40,mult_core_inst_n_41,mult_core_inst_n_42,mult_core_inst_n_43,mult_core_inst_n_44,mult_core_inst_n_45,mult_core_inst_n_46,mult_core_inst_n_47,mult_core_inst_n_48,mult_core_inst_n_49,mult_core_inst_n_50,mult_core_inst_n_51,mult_core_inst_n_52,mult_core_inst_n_53,mult_core_inst_n_54,mult_core_inst_n_55,mult_core_inst_n_56,mult_core_inst_n_57,mult_core_inst_n_58,mult_core_inst_n_59,mult_core_inst_n_60,mult_core_inst_n_61,mult_core_inst_n_62,mult_core_inst_n_63,mult_core_inst_n_64,mult_core_inst_n_65,mult_core_inst_n_66,mult_core_inst_n_67,mult_core_inst_n_68,mult_core_inst_n_69,mult_core_inst_n_70,mult_core_inst_n_71,mult_core_inst_n_72,mult_core_inst_n_73,mult_core_inst_n_74,mult_core_inst_n_75,mult_core_inst_n_76}),
        .\p_buf_sva_1_reg[31]_0 (\p_buf_sva_1_reg[31] ),
        .\p_buf_sva_2_reg[31]_0 (\p_buf_sva_2_reg[31] ),
        .\p_sva_reg[31] (\p_sva_reg[31] ),
        .reg_ensig_cgo_cse(reg_ensig_cgo_cse),
        .reg_vec_rsc_0_1_i_oswt_cse_reg(Q),
        .rst(rst),
        .\t_mul_cmp_z_oreg_pconst_63_32_reg[16] ({mult_core_inst_n_177,mult_core_inst_n_178,mult_core_inst_n_179,mult_core_inst_n_180,mult_core_inst_n_181,mult_core_inst_n_182,mult_core_inst_n_183,mult_core_inst_n_184,mult_core_inst_n_185,mult_core_inst_n_186,mult_core_inst_n_187,mult_core_inst_n_188,mult_core_inst_n_189,mult_core_inst_n_190,mult_core_inst_n_191,mult_core_inst_n_192,mult_core_inst_n_193}),
        .\t_mul_cmp_z_oreg_pconst_63_32_reg[16]__0 (vector__0_n_89),
        .vec_rsc_0_7_d(vec_rsc_0_7_d),
        .\vec_rsc_0_7_d[0] (\vec_rsc_0_7_d[0] ),
        .\vec_rsc_0_7_d[31] (\vec_rsc_0_7_d[31] ),
        .vector_i_3(vector_i_3),
        .\vector_inferred__0/i__carry__0 ({vector__1_n_91,vector__1_n_92,vector__1_n_93,vector__1_n_94,vector__1_n_95,vector__1_n_96,vector__1_n_97,vector__1_n_98,vector__1_n_99,vector__1_n_100,vector__1_n_101,vector__1_n_102,vector__1_n_103,vector__1_n_104,vector__1_n_105}),
        .\z_asn_itm_1_reg[31]_0 (\mult_core_wait_dp_inst/z_mul_cmp_z_oreg_reg__1 ),
        .\z_mul_cmp_1_z_oreg_reg[16]__0 ({vector__2_n_89,vector__2_n_90,vector__2_n_91,vector__2_n_92,vector__2_n_93,vector__2_n_94,vector__2_n_95,vector__2_n_96,vector__2_n_97,vector__2_n_98,vector__2_n_99,vector__2_n_100,vector__2_n_101,vector__2_n_102,vector__2_n_103,vector__2_n_104,vector__2_n_105}),
        .z_mul_cmp_1_z_oreg_reg__1(\mult_core_wait_dp_inst/z_mul_cmp_1_z_oreg_reg__1 ),
        .\z_mul_cmp_z_oreg_reg[0]__0 (\z_mul_cmp_z_oreg_reg[0]__0 ),
        .\z_mul_cmp_z_oreg_reg[16]__0 (mult_core_inst_n_194),
        .\z_mul_cmp_z_oreg_reg[16]__0_0 ({vector__4_n_89,vector__4_n_90,vector__4_n_91,vector__4_n_92,vector__4_n_93,vector__4_n_94,vector__4_n_95,vector__4_n_96,vector__4_n_97,vector__4_n_98,vector__4_n_99,vector__4_n_100,vector__4_n_101,vector__4_n_102,vector__4_n_103,vector__4_n_104,vector__4_n_105}));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 16x18 4}}" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    vector
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,MUX1HOT_v_32_4_2_return5_out[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_vector_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,out[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_vector_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_vector_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_vector_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(CEB1),
        .CEA2(\z_mul_cmp_z_oreg_reg[0]__0 ),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(CEA1),
        .CEB2(\z_mul_cmp_z_oreg_reg[0]__0 ),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_vector_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_vector_OVERFLOW_UNCONNECTED),
        .P({vector_n_58,vector_n_59,vector_n_60,vector_n_61,vector_n_62,vector_n_63,vector_n_64,vector_n_65,vector_n_66,vector_n_67,vector_n_68,vector_n_69,vector_n_70,vector_n_71,vector_n_72,vector_n_73,vector_n_74,vector_n_75,vector_n_76,vector_n_77,vector_n_78,vector_n_79,vector_n_80,vector_n_81,vector_n_82,vector_n_83,vector_n_84,vector_n_85,vector_n_86,vector_n_87,vector_n_88,vector_n_89,vector_n_90,vector_n_91,vector_n_92,vector_n_93,vector_n_94,vector_n_95,vector_n_96,vector_n_97,vector_n_98,vector_n_99,vector_n_100,vector_n_101,vector_n_102,vector_n_103,vector_n_104,vector_n_105}),
        .PATTERNBDETECT(NLW_vector_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_vector_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({vector_n_106,vector_n_107,vector_n_108,vector_n_109,vector_n_110,vector_n_111,vector_n_112,vector_n_113,vector_n_114,vector_n_115,vector_n_116,vector_n_117,vector_n_118,vector_n_119,vector_n_120,vector_n_121,vector_n_122,vector_n_123,vector_n_124,vector_n_125,vector_n_126,vector_n_127,vector_n_128,vector_n_129,vector_n_130,vector_n_131,vector_n_132,vector_n_133,vector_n_134,vector_n_135,vector_n_136,vector_n_137,vector_n_138,vector_n_139,vector_n_140,vector_n_141,vector_n_142,vector_n_143,vector_n_144,vector_n_145,vector_n_146,vector_n_147,vector_n_148,vector_n_149,vector_n_150,vector_n_151,vector_n_152,vector_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_vector_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_vector_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    vector__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,out[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_vector__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,MUX1HOT_v_32_4_2_return5_out[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_vector__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_vector__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_vector__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(CEA1),
        .CEA2(\z_mul_cmp_z_oreg_reg[0]__0 ),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(CEB1),
        .CEB2(\z_mul_cmp_z_oreg_reg[0]__0 ),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_vector__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_vector__0_OVERFLOW_UNCONNECTED),
        .P({vector__0_n_58,vector__0_n_59,vector__0_n_60,vector__0_n_61,vector__0_n_62,vector__0_n_63,vector__0_n_64,vector__0_n_65,vector__0_n_66,vector__0_n_67,vector__0_n_68,vector__0_n_69,vector__0_n_70,vector__0_n_71,vector__0_n_72,vector__0_n_73,vector__0_n_74,vector__0_n_75,vector__0_n_76,vector__0_n_77,vector__0_n_78,vector__0_n_79,vector__0_n_80,vector__0_n_81,vector__0_n_82,vector__0_n_83,vector__0_n_84,vector__0_n_85,vector__0_n_86,vector__0_n_87,vector__0_n_88,vector__0_n_89,vector__0_n_90,vector__0_n_91,vector__0_n_92,vector__0_n_93,vector__0_n_94,vector__0_n_95,vector__0_n_96,vector__0_n_97,vector__0_n_98,vector__0_n_99,vector__0_n_100,vector__0_n_101,vector__0_n_102,vector__0_n_103,vector__0_n_104,vector__0_n_105}),
        .PATTERNBDETECT(NLW_vector__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_vector__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({vector__0_n_106,vector__0_n_107,vector__0_n_108,vector__0_n_109,vector__0_n_110,vector__0_n_111,vector__0_n_112,vector__0_n_113,vector__0_n_114,vector__0_n_115,vector__0_n_116,vector__0_n_117,vector__0_n_118,vector__0_n_119,vector__0_n_120,vector__0_n_121,vector__0_n_122,vector__0_n_123,vector__0_n_124,vector__0_n_125,vector__0_n_126,vector__0_n_127,vector__0_n_128,vector__0_n_129,vector__0_n_130,vector__0_n_131,vector__0_n_132,vector__0_n_133,vector__0_n_134,vector__0_n_135,vector__0_n_136,vector__0_n_137,vector__0_n_138,vector__0_n_139,vector__0_n_140,vector__0_n_141,vector__0_n_142,vector__0_n_143,vector__0_n_144,vector__0_n_145,vector__0_n_146,vector__0_n_147,vector__0_n_148,vector__0_n_149,vector__0_n_150,vector__0_n_151,vector__0_n_152,vector__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_vector__0_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_vector__0_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 16x18 4}}" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    vector__1
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_buf_sva_1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_vector__1_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,\mult_core_wait_dp_inst/t_mul_cmp_z_oreg_pconst_63_32_reg__1 [31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_vector__1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_vector__1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_vector__1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(p_buf_sva_20),
        .CEA2(\z_mul_cmp_z_oreg_reg[0]__0 ),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(\z_mul_cmp_z_oreg_reg[0]__0 ),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(\z_mul_cmp_z_oreg_reg[0]__0 ),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_vector__1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_vector__1_OVERFLOW_UNCONNECTED),
        .P({vector__1_n_58,vector__1_n_59,vector__1_n_60,vector__1_n_61,vector__1_n_62,vector__1_n_63,vector__1_n_64,vector__1_n_65,vector__1_n_66,vector__1_n_67,vector__1_n_68,vector__1_n_69,vector__1_n_70,vector__1_n_71,vector__1_n_72,vector__1_n_73,vector__1_n_74,vector__1_n_75,vector__1_n_76,vector__1_n_77,vector__1_n_78,vector__1_n_79,vector__1_n_80,vector__1_n_81,vector__1_n_82,vector__1_n_83,vector__1_n_84,vector__1_n_85,vector__1_n_86,vector__1_n_87,vector__1_n_88,vector__1_n_89,vector__1_n_90,vector__1_n_91,vector__1_n_92,vector__1_n_93,vector__1_n_94,vector__1_n_95,vector__1_n_96,vector__1_n_97,vector__1_n_98,vector__1_n_99,vector__1_n_100,vector__1_n_101,vector__1_n_102,vector__1_n_103,vector__1_n_104,vector__1_n_105}),
        .PATTERNBDETECT(NLW_vector__1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_vector__1_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({vector__1_n_106,vector__1_n_107,vector__1_n_108,vector__1_n_109,vector__1_n_110,vector__1_n_111,vector__1_n_112,vector__1_n_113,vector__1_n_114,vector__1_n_115,vector__1_n_116,vector__1_n_117,vector__1_n_118,vector__1_n_119,vector__1_n_120,vector__1_n_121,vector__1_n_122,vector__1_n_123,vector__1_n_124,vector__1_n_125,vector__1_n_126,vector__1_n_127,vector__1_n_128,vector__1_n_129,vector__1_n_130,vector__1_n_131,vector__1_n_132,vector__1_n_133,vector__1_n_134,vector__1_n_135,vector__1_n_136,vector__1_n_137,vector__1_n_138,vector__1_n_139,vector__1_n_140,vector__1_n_141,vector__1_n_142,vector__1_n_143,vector__1_n_144,vector__1_n_145,vector__1_n_146,vector__1_n_147,vector__1_n_148,vector__1_n_149,vector__1_n_150,vector__1_n_151,vector__1_n_152,vector__1_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_vector__1_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_vector__1_XOROUT_UNCONNECTED[7:0]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 vector__1_i_1
       (.CI(vector__1_i_2_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_vector__1_i_1_CO_UNCONNECTED[7],vector__1_i_1_n_1,vector__1_i_1_n_2,vector__1_i_1_n_3,vector__1_i_1_n_4,vector__1_i_1_n_5,vector__1_i_1_n_6,vector__1_i_1_n_7}),
        .DI({1'b0,mult_core_inst_n_30,mult_core_inst_n_31,mult_core_inst_n_32,mult_core_inst_n_33,mult_core_inst_n_34,mult_core_inst_n_35,mult_core_inst_n_36}),
        .O(\mult_core_wait_dp_inst/t_mul_cmp_z_oreg_pconst_63_32_reg__1 [31:24]),
        .S({vector__1_i_3_n_0,vector__1_i_4_n_0,vector__1_i_5_n_0,vector__1_i_6_n_0,vector__1_i_7_n_0,vector__1_i_8_n_0,vector__1_i_9_n_0,vector__1_i_10_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    vector__1_i_10
       (.I0(mult_core_inst_n_36),
        .I1(mult_core_inst_n_7),
        .O(vector__1_i_10_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    vector__1_i_11
       (.I0(mult_core_inst_n_37),
        .I1(mult_core_inst_n_8),
        .O(vector__1_i_11_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    vector__1_i_12
       (.I0(mult_core_inst_n_38),
        .I1(mult_core_inst_n_9),
        .O(vector__1_i_12_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    vector__1_i_13
       (.I0(mult_core_inst_n_39),
        .I1(mult_core_inst_n_10),
        .O(vector__1_i_13_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    vector__1_i_14
       (.I0(mult_core_inst_n_40),
        .I1(mult_core_inst_n_11),
        .O(vector__1_i_14_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    vector__1_i_15
       (.I0(mult_core_inst_n_41),
        .I1(mult_core_inst_n_12),
        .O(vector__1_i_15_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    vector__1_i_16
       (.I0(mult_core_inst_n_42),
        .I1(mult_core_inst_n_13),
        .O(vector__1_i_16_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    vector__1_i_17
       (.I0(mult_core_inst_n_43),
        .I1(mult_core_inst_n_14),
        .O(vector__1_i_17_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    vector__1_i_18
       (.I0(mult_core_inst_n_44),
        .I1(mult_core_inst_n_15),
        .O(vector__1_i_18_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 vector__1_i_2
       (.CI(vector__2_i_1_n_0),
        .CI_TOP(1'b0),
        .CO({vector__1_i_2_n_0,vector__1_i_2_n_1,vector__1_i_2_n_2,vector__1_i_2_n_3,vector__1_i_2_n_4,vector__1_i_2_n_5,vector__1_i_2_n_6,vector__1_i_2_n_7}),
        .DI({mult_core_inst_n_37,mult_core_inst_n_38,mult_core_inst_n_39,mult_core_inst_n_40,mult_core_inst_n_41,mult_core_inst_n_42,mult_core_inst_n_43,mult_core_inst_n_44}),
        .O(\mult_core_wait_dp_inst/t_mul_cmp_z_oreg_pconst_63_32_reg__1 [23:16]),
        .S({vector__1_i_11_n_0,vector__1_i_12_n_0,vector__1_i_13_n_0,vector__1_i_14_n_0,vector__1_i_15_n_0,vector__1_i_16_n_0,vector__1_i_17_n_0,vector__1_i_18_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    vector__1_i_3
       (.I0(mult_core_inst_n_77),
        .I1(mult_core_inst_n_0),
        .O(vector__1_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    vector__1_i_4
       (.I0(mult_core_inst_n_30),
        .I1(mult_core_inst_n_1),
        .O(vector__1_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    vector__1_i_5
       (.I0(mult_core_inst_n_31),
        .I1(mult_core_inst_n_2),
        .O(vector__1_i_5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    vector__1_i_6
       (.I0(mult_core_inst_n_32),
        .I1(mult_core_inst_n_3),
        .O(vector__1_i_6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    vector__1_i_7
       (.I0(mult_core_inst_n_33),
        .I1(mult_core_inst_n_4),
        .O(vector__1_i_7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    vector__1_i_8
       (.I0(mult_core_inst_n_34),
        .I1(mult_core_inst_n_5),
        .O(vector__1_i_8_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    vector__1_i_9
       (.I0(mult_core_inst_n_35),
        .I1(mult_core_inst_n_6),
        .O(vector__1_i_9_n_0));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    vector__2
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\mult_core_wait_dp_inst/t_mul_cmp_z_oreg_pconst_63_32_reg__1 [16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT({vector__2_n_24,vector__2_n_25,vector__2_n_26,vector__2_n_27,vector__2_n_28,vector__2_n_29,vector__2_n_30,vector__2_n_31,vector__2_n_32,vector__2_n_33,vector__2_n_34,vector__2_n_35,vector__2_n_36,vector__2_n_37,vector__2_n_38,vector__2_n_39,vector__2_n_40,vector__2_n_41,vector__2_n_42,vector__2_n_43,vector__2_n_44,vector__2_n_45,vector__2_n_46,vector__2_n_47,vector__2_n_48,vector__2_n_49,vector__2_n_50,vector__2_n_51,vector__2_n_52,vector__2_n_53}),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,p_buf_sva_1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_vector__2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_vector__2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_vector__2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(\z_mul_cmp_z_oreg_reg[0]__0 ),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(p_buf_sva_20),
        .CEB2(\z_mul_cmp_z_oreg_reg[0]__0 ),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_vector__2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_vector__2_OVERFLOW_UNCONNECTED),
        .P({vector__2_n_58,vector__2_n_59,vector__2_n_60,vector__2_n_61,vector__2_n_62,vector__2_n_63,vector__2_n_64,vector__2_n_65,vector__2_n_66,vector__2_n_67,vector__2_n_68,vector__2_n_69,vector__2_n_70,vector__2_n_71,vector__2_n_72,vector__2_n_73,vector__2_n_74,vector__2_n_75,vector__2_n_76,vector__2_n_77,vector__2_n_78,vector__2_n_79,vector__2_n_80,vector__2_n_81,vector__2_n_82,vector__2_n_83,vector__2_n_84,vector__2_n_85,vector__2_n_86,vector__2_n_87,vector__2_n_88,vector__2_n_89,vector__2_n_90,vector__2_n_91,vector__2_n_92,vector__2_n_93,vector__2_n_94,vector__2_n_95,vector__2_n_96,vector__2_n_97,vector__2_n_98,vector__2_n_99,vector__2_n_100,vector__2_n_101,vector__2_n_102,vector__2_n_103,vector__2_n_104,vector__2_n_105}),
        .PATTERNBDETECT(NLW_vector__2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_vector__2_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({vector__2_n_106,vector__2_n_107,vector__2_n_108,vector__2_n_109,vector__2_n_110,vector__2_n_111,vector__2_n_112,vector__2_n_113,vector__2_n_114,vector__2_n_115,vector__2_n_116,vector__2_n_117,vector__2_n_118,vector__2_n_119,vector__2_n_120,vector__2_n_121,vector__2_n_122,vector__2_n_123,vector__2_n_124,vector__2_n_125,vector__2_n_126,vector__2_n_127,vector__2_n_128,vector__2_n_129,vector__2_n_130,vector__2_n_131,vector__2_n_132,vector__2_n_133,vector__2_n_134,vector__2_n_135,vector__2_n_136,vector__2_n_137,vector__2_n_138,vector__2_n_139,vector__2_n_140,vector__2_n_141,vector__2_n_142,vector__2_n_143,vector__2_n_144,vector__2_n_145,vector__2_n_146,vector__2_n_147,vector__2_n_148,vector__2_n_149,vector__2_n_150,vector__2_n_151,vector__2_n_152,vector__2_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_vector__2_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_vector__2_XOROUT_UNCONNECTED[7:0]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 vector__2_i_1
       (.CI(vector__2_i_2_n_0),
        .CI_TOP(1'b0),
        .CO({vector__2_i_1_n_0,vector__2_i_1_n_1,vector__2_i_1_n_2,vector__2_i_1_n_3,vector__2_i_1_n_4,vector__2_i_1_n_5,vector__2_i_1_n_6,vector__2_i_1_n_7}),
        .DI({mult_core_inst_n_45,mult_core_inst_n_46,mult_core_inst_n_47,mult_core_inst_n_48,mult_core_inst_n_49,mult_core_inst_n_50,mult_core_inst_n_51,mult_core_inst_n_52}),
        .O(\mult_core_wait_dp_inst/t_mul_cmp_z_oreg_pconst_63_32_reg__1 [15:8]),
        .S({vector__2_i_3_n_0,vector__2_i_4_n_0,vector__2_i_5_n_0,vector__2_i_6_n_0,vector__2_i_7_n_0,vector__2_i_8_n_0,vector__2_i_9_n_0,vector__2_i_10_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    vector__2_i_10
       (.I0(mult_core_inst_n_52),
        .I1(mult_core_inst_n_23),
        .O(vector__2_i_10_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 vector__2_i_11
       (.CI(vector__2_i_20_n_0),
        .CI_TOP(1'b0),
        .CO({vector__2_i_11_n_0,vector__2_i_11_n_1,vector__2_i_11_n_2,vector__2_i_11_n_3,vector__2_i_11_n_4,vector__2_i_11_n_5,vector__2_i_11_n_6,vector__2_i_11_n_7}),
        .DI({mult_core_inst_n_61,mult_core_inst_n_62,mult_core_inst_n_63,mult_core_inst_n_64,mult_core_inst_n_65,mult_core_inst_n_66,mult_core_inst_n_67,mult_core_inst_n_68}),
        .O(NLW_vector__2_i_11_O_UNCONNECTED[7:0]),
        .S({vector__2_i_21_n_0,vector__2_i_22_n_0,vector__2_i_23_n_0,vector__2_i_24_n_0,vector__2_i_25_n_0,vector__2_i_26_n_0,vector__2_i_27_n_0,vector__2_i_28_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    vector__2_i_12
       (.I0(mult_core_inst_n_53),
        .I1(mult_core_inst_n_24),
        .O(vector__2_i_12_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    vector__2_i_13
       (.I0(mult_core_inst_n_54),
        .I1(mult_core_inst_n_25),
        .O(vector__2_i_13_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    vector__2_i_14
       (.I0(mult_core_inst_n_55),
        .I1(mult_core_inst_n_26),
        .O(vector__2_i_14_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    vector__2_i_15
       (.I0(mult_core_inst_n_56),
        .I1(mult_core_inst_n_27),
        .O(vector__2_i_15_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    vector__2_i_16
       (.I0(mult_core_inst_n_57),
        .I1(mult_core_inst_n_28),
        .O(vector__2_i_16_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    vector__2_i_17
       (.I0(mult_core_inst_n_58),
        .I1(mult_core_inst_n_29),
        .O(vector__2_i_17_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    vector__2_i_18
       (.I0(mult_core_inst_n_59),
        .I1(mult_core_inst_n_177),
        .O(vector__2_i_18_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    vector__2_i_19
       (.I0(mult_core_inst_n_60),
        .I1(mult_core_inst_n_178),
        .O(vector__2_i_19_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 vector__2_i_2
       (.CI(vector__2_i_11_n_0),
        .CI_TOP(1'b0),
        .CO({vector__2_i_2_n_0,vector__2_i_2_n_1,vector__2_i_2_n_2,vector__2_i_2_n_3,vector__2_i_2_n_4,vector__2_i_2_n_5,vector__2_i_2_n_6,vector__2_i_2_n_7}),
        .DI({mult_core_inst_n_53,mult_core_inst_n_54,mult_core_inst_n_55,mult_core_inst_n_56,mult_core_inst_n_57,mult_core_inst_n_58,mult_core_inst_n_59,mult_core_inst_n_60}),
        .O(\mult_core_wait_dp_inst/t_mul_cmp_z_oreg_pconst_63_32_reg__1 [7:0]),
        .S({vector__2_i_12_n_0,vector__2_i_13_n_0,vector__2_i_14_n_0,vector__2_i_15_n_0,vector__2_i_16_n_0,vector__2_i_17_n_0,vector__2_i_18_n_0,vector__2_i_19_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 vector__2_i_20
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({vector__2_i_20_n_0,vector__2_i_20_n_1,vector__2_i_20_n_2,vector__2_i_20_n_3,vector__2_i_20_n_4,vector__2_i_20_n_5,vector__2_i_20_n_6,vector__2_i_20_n_7}),
        .DI({mult_core_inst_n_69,mult_core_inst_n_70,mult_core_inst_n_71,mult_core_inst_n_72,mult_core_inst_n_73,mult_core_inst_n_74,mult_core_inst_n_75,1'b0}),
        .O(NLW_vector__2_i_20_O_UNCONNECTED[7:0]),
        .S({vector__2_i_29_n_0,vector__2_i_30_n_0,vector__2_i_31_n_0,vector__2_i_32_n_0,vector__2_i_33_n_0,vector__2_i_34_n_0,vector__2_i_35_n_0,mult_core_inst_n_76}));
  LUT2 #(
    .INIT(4'h6)) 
    vector__2_i_21
       (.I0(mult_core_inst_n_61),
        .I1(mult_core_inst_n_179),
        .O(vector__2_i_21_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    vector__2_i_22
       (.I0(mult_core_inst_n_62),
        .I1(mult_core_inst_n_180),
        .O(vector__2_i_22_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    vector__2_i_23
       (.I0(mult_core_inst_n_63),
        .I1(mult_core_inst_n_181),
        .O(vector__2_i_23_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    vector__2_i_24
       (.I0(mult_core_inst_n_64),
        .I1(mult_core_inst_n_182),
        .O(vector__2_i_24_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    vector__2_i_25
       (.I0(mult_core_inst_n_65),
        .I1(mult_core_inst_n_183),
        .O(vector__2_i_25_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    vector__2_i_26
       (.I0(mult_core_inst_n_66),
        .I1(mult_core_inst_n_184),
        .O(vector__2_i_26_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    vector__2_i_27
       (.I0(mult_core_inst_n_67),
        .I1(mult_core_inst_n_185),
        .O(vector__2_i_27_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    vector__2_i_28
       (.I0(mult_core_inst_n_68),
        .I1(mult_core_inst_n_186),
        .O(vector__2_i_28_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    vector__2_i_29
       (.I0(mult_core_inst_n_69),
        .I1(mult_core_inst_n_187),
        .O(vector__2_i_29_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    vector__2_i_3
       (.I0(mult_core_inst_n_45),
        .I1(mult_core_inst_n_16),
        .O(vector__2_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    vector__2_i_30
       (.I0(mult_core_inst_n_70),
        .I1(mult_core_inst_n_188),
        .O(vector__2_i_30_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    vector__2_i_31
       (.I0(mult_core_inst_n_71),
        .I1(mult_core_inst_n_189),
        .O(vector__2_i_31_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    vector__2_i_32
       (.I0(mult_core_inst_n_72),
        .I1(mult_core_inst_n_190),
        .O(vector__2_i_32_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    vector__2_i_33
       (.I0(mult_core_inst_n_73),
        .I1(mult_core_inst_n_191),
        .O(vector__2_i_33_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    vector__2_i_34
       (.I0(mult_core_inst_n_74),
        .I1(mult_core_inst_n_192),
        .O(vector__2_i_34_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    vector__2_i_35
       (.I0(mult_core_inst_n_75),
        .I1(mult_core_inst_n_193),
        .O(vector__2_i_35_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    vector__2_i_4
       (.I0(mult_core_inst_n_46),
        .I1(mult_core_inst_n_17),
        .O(vector__2_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    vector__2_i_5
       (.I0(mult_core_inst_n_47),
        .I1(mult_core_inst_n_18),
        .O(vector__2_i_5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    vector__2_i_6
       (.I0(mult_core_inst_n_48),
        .I1(mult_core_inst_n_19),
        .O(vector__2_i_6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    vector__2_i_7
       (.I0(mult_core_inst_n_49),
        .I1(mult_core_inst_n_20),
        .O(vector__2_i_7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    vector__2_i_8
       (.I0(mult_core_inst_n_50),
        .I1(mult_core_inst_n_21),
        .O(vector__2_i_8_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    vector__2_i_9
       (.I0(mult_core_inst_n_51),
        .I1(mult_core_inst_n_22),
        .O(vector__2_i_9_n_0));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 16x18 4}}" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    vector__3
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,MUX1HOT_v_32_4_2_return[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_vector__3_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,out[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_vector__3_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_vector__3_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_vector__3_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(CEB1),
        .CEA2(\z_mul_cmp_z_oreg_reg[0]__0 ),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(CEA1),
        .CEB2(\z_mul_cmp_z_oreg_reg[0]__0 ),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(\z_mul_cmp_z_oreg_reg[0]__0 ),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_vector__3_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_vector__3_OVERFLOW_UNCONNECTED),
        .P({vector__3_n_58,vector__3_n_59,vector__3_n_60,vector__3_n_61,vector__3_n_62,vector__3_n_63,vector__3_n_64,vector__3_n_65,vector__3_n_66,vector__3_n_67,vector__3_n_68,vector__3_n_69,vector__3_n_70,vector__3_n_71,vector__3_n_72,vector__3_n_73,vector__3_n_74,vector__3_n_75,vector__3_n_76,vector__3_n_77,vector__3_n_78,vector__3_n_79,vector__3_n_80,vector__3_n_81,vector__3_n_82,vector__3_n_83,vector__3_n_84,vector__3_n_85,vector__3_n_86,vector__3_n_87,vector__3_n_88,vector__3_n_89,vector__3_n_90,vector__3_n_91,vector__3_n_92,vector__3_n_93,vector__3_n_94,vector__3_n_95,vector__3_n_96,vector__3_n_97,vector__3_n_98,vector__3_n_99,vector__3_n_100,vector__3_n_101,vector__3_n_102,vector__3_n_103,vector__3_n_104,vector__3_n_105}),
        .PATTERNBDETECT(NLW_vector__3_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_vector__3_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({vector__3_n_106,vector__3_n_107,vector__3_n_108,vector__3_n_109,vector__3_n_110,vector__3_n_111,vector__3_n_112,vector__3_n_113,vector__3_n_114,vector__3_n_115,vector__3_n_116,vector__3_n_117,vector__3_n_118,vector__3_n_119,vector__3_n_120,vector__3_n_121,vector__3_n_122,vector__3_n_123,vector__3_n_124,vector__3_n_125,vector__3_n_126,vector__3_n_127,vector__3_n_128,vector__3_n_129,vector__3_n_130,vector__3_n_131,vector__3_n_132,vector__3_n_133,vector__3_n_134,vector__3_n_135,vector__3_n_136,vector__3_n_137,vector__3_n_138,vector__3_n_139,vector__3_n_140,vector__3_n_141,vector__3_n_142,vector__3_n_143,vector__3_n_144,vector__3_n_145,vector__3_n_146,vector__3_n_147,vector__3_n_148,vector__3_n_149,vector__3_n_150,vector__3_n_151,vector__3_n_152,vector__3_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_vector__3_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_vector__3_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    vector__4
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,out[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_vector__4_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,MUX1HOT_v_32_4_2_return[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_vector__4_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_vector__4_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_vector__4_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(CEA1),
        .CEA2(\z_mul_cmp_z_oreg_reg[0]__0 ),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(CEB1),
        .CEB2(\z_mul_cmp_z_oreg_reg[0]__0 ),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_vector__4_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_vector__4_OVERFLOW_UNCONNECTED),
        .P({vector__4_n_58,vector__4_n_59,vector__4_n_60,vector__4_n_61,vector__4_n_62,vector__4_n_63,vector__4_n_64,vector__4_n_65,vector__4_n_66,vector__4_n_67,vector__4_n_68,vector__4_n_69,vector__4_n_70,vector__4_n_71,vector__4_n_72,vector__4_n_73,vector__4_n_74,vector__4_n_75,vector__4_n_76,vector__4_n_77,vector__4_n_78,vector__4_n_79,vector__4_n_80,vector__4_n_81,vector__4_n_82,vector__4_n_83,vector__4_n_84,vector__4_n_85,vector__4_n_86,vector__4_n_87,vector__4_n_88,vector__4_n_89,vector__4_n_90,vector__4_n_91,vector__4_n_92,vector__4_n_93,vector__4_n_94,vector__4_n_95,vector__4_n_96,vector__4_n_97,vector__4_n_98,vector__4_n_99,vector__4_n_100,vector__4_n_101,vector__4_n_102,vector__4_n_103,vector__4_n_104,vector__4_n_105}),
        .PATTERNBDETECT(NLW_vector__4_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_vector__4_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({vector__4_n_106,vector__4_n_107,vector__4_n_108,vector__4_n_109,vector__4_n_110,vector__4_n_111,vector__4_n_112,vector__4_n_113,vector__4_n_114,vector__4_n_115,vector__4_n_116,vector__4_n_117,vector__4_n_118,vector__4_n_119,vector__4_n_120,vector__4_n_121,vector__4_n_122,vector__4_n_123,vector__4_n_124,vector__4_n_125,vector__4_n_126,vector__4_n_127,vector__4_n_128,vector__4_n_129,vector__4_n_130,vector__4_n_131,vector__4_n_132,vector__4_n_133,vector__4_n_134,vector__4_n_135,vector__4_n_136,vector__4_n_137,vector__4_n_138,vector__4_n_139,vector__4_n_140,vector__4_n_141,vector__4_n_142,vector__4_n_143,vector__4_n_144,vector__4_n_145,vector__4_n_146,vector__4_n_147,vector__4_n_148,vector__4_n_149,vector__4_n_150,vector__4_n_151,vector__4_n_152,vector__4_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_vector__4_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_vector__4_XOROUT_UNCONNECTED[7:0]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \vector_inferred__0/i__carry 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\vector_inferred__0/i__carry_n_0 ,\vector_inferred__0/i__carry_n_1 ,\vector_inferred__0/i__carry_n_2 ,\vector_inferred__0/i__carry_n_3 ,\vector_inferred__0/i__carry_n_4 ,\vector_inferred__0/i__carry_n_5 ,\vector_inferred__0/i__carry_n_6 ,\vector_inferred__0/i__carry_n_7 }),
        .DI({mult_core_inst_n_85,mult_core_inst_n_86,mult_core_inst_n_87,mult_core_inst_n_88,mult_core_inst_n_89,mult_core_inst_n_90,mult_core_inst_n_91,1'b0}),
        .O(\mult_core_wait_dp_inst/z_mul_cmp_1_z_oreg_reg__1 [23:16]),
        .S({mult_core_inst_n_161,mult_core_inst_n_162,mult_core_inst_n_163,mult_core_inst_n_164,mult_core_inst_n_165,mult_core_inst_n_166,mult_core_inst_n_167,mult_core_inst_n_168}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \vector_inferred__0/i__carry__0 
       (.CI(\vector_inferred__0/i__carry_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_vector_inferred__0/i__carry__0_CO_UNCONNECTED [7],\vector_inferred__0/i__carry__0_n_1 ,\vector_inferred__0/i__carry__0_n_2 ,\vector_inferred__0/i__carry__0_n_3 ,\vector_inferred__0/i__carry__0_n_4 ,\vector_inferred__0/i__carry__0_n_5 ,\vector_inferred__0/i__carry__0_n_6 ,\vector_inferred__0/i__carry__0_n_7 }),
        .DI({1'b0,mult_core_inst_n_78,mult_core_inst_n_79,mult_core_inst_n_80,mult_core_inst_n_81,mult_core_inst_n_82,mult_core_inst_n_83,mult_core_inst_n_84}),
        .O(\mult_core_wait_dp_inst/z_mul_cmp_1_z_oreg_reg__1 [31:24]),
        .S({mult_core_inst_n_169,mult_core_inst_n_170,mult_core_inst_n_171,mult_core_inst_n_172,mult_core_inst_n_173,mult_core_inst_n_174,mult_core_inst_n_175,mult_core_inst_n_176}));
  LUT2 #(
    .INIT(4'h6)) 
    \z_asn_itm_1[23]_i_2 
       (.I0(mult_core_inst_n_118),
        .I1(vector__3_n_99),
        .O(\z_asn_itm_1[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z_asn_itm_1[23]_i_3 
       (.I0(mult_core_inst_n_119),
        .I1(vector__3_n_100),
        .O(\z_asn_itm_1[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z_asn_itm_1[23]_i_4 
       (.I0(mult_core_inst_n_120),
        .I1(vector__3_n_101),
        .O(\z_asn_itm_1[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z_asn_itm_1[23]_i_5 
       (.I0(mult_core_inst_n_121),
        .I1(vector__3_n_102),
        .O(\z_asn_itm_1[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z_asn_itm_1[23]_i_6 
       (.I0(mult_core_inst_n_122),
        .I1(vector__3_n_103),
        .O(\z_asn_itm_1[23]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z_asn_itm_1[23]_i_7 
       (.I0(mult_core_inst_n_123),
        .I1(vector__3_n_104),
        .O(\z_asn_itm_1[23]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z_asn_itm_1[23]_i_8 
       (.I0(mult_core_inst_n_124),
        .I1(vector__3_n_105),
        .O(\z_asn_itm_1[23]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z_asn_itm_1[31]_i_10 
       (.I0(mult_core_inst_n_117),
        .I1(vector__3_n_98),
        .O(\z_asn_itm_1[31]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z_asn_itm_1[31]_i_3 
       (.I0(mult_core_inst_n_110),
        .I1(vector__3_n_91),
        .O(\z_asn_itm_1[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z_asn_itm_1[31]_i_4 
       (.I0(mult_core_inst_n_111),
        .I1(vector__3_n_92),
        .O(\z_asn_itm_1[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z_asn_itm_1[31]_i_5 
       (.I0(mult_core_inst_n_112),
        .I1(vector__3_n_93),
        .O(\z_asn_itm_1[31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z_asn_itm_1[31]_i_6 
       (.I0(mult_core_inst_n_113),
        .I1(vector__3_n_94),
        .O(\z_asn_itm_1[31]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z_asn_itm_1[31]_i_7 
       (.I0(mult_core_inst_n_114),
        .I1(vector__3_n_95),
        .O(\z_asn_itm_1[31]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z_asn_itm_1[31]_i_8 
       (.I0(mult_core_inst_n_115),
        .I1(vector__3_n_96),
        .O(\z_asn_itm_1[31]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \z_asn_itm_1[31]_i_9 
       (.I0(mult_core_inst_n_116),
        .I1(vector__3_n_97),
        .O(\z_asn_itm_1[31]_i_9_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \z_asn_itm_1_reg[23]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\z_asn_itm_1_reg[23]_i_1_n_0 ,\z_asn_itm_1_reg[23]_i_1_n_1 ,\z_asn_itm_1_reg[23]_i_1_n_2 ,\z_asn_itm_1_reg[23]_i_1_n_3 ,\z_asn_itm_1_reg[23]_i_1_n_4 ,\z_asn_itm_1_reg[23]_i_1_n_5 ,\z_asn_itm_1_reg[23]_i_1_n_6 ,\z_asn_itm_1_reg[23]_i_1_n_7 }),
        .DI({mult_core_inst_n_118,mult_core_inst_n_119,mult_core_inst_n_120,mult_core_inst_n_121,mult_core_inst_n_122,mult_core_inst_n_123,mult_core_inst_n_124,1'b0}),
        .O(\mult_core_wait_dp_inst/z_mul_cmp_z_oreg_reg__1 [23:16]),
        .S({\z_asn_itm_1[23]_i_2_n_0 ,\z_asn_itm_1[23]_i_3_n_0 ,\z_asn_itm_1[23]_i_4_n_0 ,\z_asn_itm_1[23]_i_5_n_0 ,\z_asn_itm_1[23]_i_6_n_0 ,\z_asn_itm_1[23]_i_7_n_0 ,\z_asn_itm_1[23]_i_8_n_0 ,mult_core_inst_n_194}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \z_asn_itm_1_reg[31]_i_2 
       (.CI(\z_asn_itm_1_reg[23]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_z_asn_itm_1_reg[31]_i_2_CO_UNCONNECTED [7],\z_asn_itm_1_reg[31]_i_2_n_1 ,\z_asn_itm_1_reg[31]_i_2_n_2 ,\z_asn_itm_1_reg[31]_i_2_n_3 ,\z_asn_itm_1_reg[31]_i_2_n_4 ,\z_asn_itm_1_reg[31]_i_2_n_5 ,\z_asn_itm_1_reg[31]_i_2_n_6 ,\z_asn_itm_1_reg[31]_i_2_n_7 }),
        .DI({1'b0,mult_core_inst_n_111,mult_core_inst_n_112,mult_core_inst_n_113,mult_core_inst_n_114,mult_core_inst_n_115,mult_core_inst_n_116,mult_core_inst_n_117}),
        .O(\mult_core_wait_dp_inst/z_mul_cmp_z_oreg_reg__1 [31:24]),
        .S({\z_asn_itm_1[31]_i_3_n_0 ,\z_asn_itm_1[31]_i_4_n_0 ,\z_asn_itm_1[31]_i_5_n_0 ,\z_asn_itm_1[31]_i_6_n_0 ,\z_asn_itm_1[31]_i_7_n_0 ,\z_asn_itm_1[31]_i_8_n_0 ,\z_asn_itm_1[31]_i_9_n_0 ,\z_asn_itm_1[31]_i_10_n_0 }));
endmodule

(* ORIG_REF_NAME = "mult_core" *) 
module Board_inPlaceNTT_DIF_preco_0_0_mult_core
   (P,
    p_1_in,
    clk_0,
    clk_1,
    complete_rsc_vzout_0,
    Q,
    clk_2,
    \COMP_LOOP_twiddle_f_mul_cse_sva_reg[2] ,
    \COMP_LOOP_twiddle_f_mul_cse_sva_reg[1] ,
    \p_sva_reg[31] ,
    \COMP_LOOP_twiddle_f_mul_cse_sva_reg[2]_0 ,
    vec_rsc_0_7_d,
    S,
    clk_3,
    \t_mul_cmp_z_oreg_pconst_63_32_reg[16] ,
    \z_mul_cmp_z_oreg_reg[16]__0 ,
    rst,
    \z_mul_cmp_z_oreg_reg[0]__0 ,
    clk,
    \vec_rsc_0_7_d[0] ,
    CEA1,
    CEB1,
    MUX1HOT_v_32_4_2_return5_out,
    out,
    PCOUT,
    \t_mul_cmp_z_oreg_pconst_63_32_reg[16]__0 ,
    DSP_OUTPUT_INST,
    ACOUT,
    DSP_OUTPUT_INST_0,
    MUX1HOT_v_32_4_2_return,
    DSP_OUTPUT_INST_1,
    reg_vec_rsc_0_1_i_oswt_cse_reg,
    z_mul_cmp_1_z_oreg_reg__1,
    \p_buf_sva_1_reg[31]_0 ,
    vector_i_3,
    complete_rsc_vzout,
    \p_buf_sva_2_reg[31]_0 ,
    or_61_rmff,
    reg_ensig_cgo_cse,
    \vec_rsc_0_7_d[31] ,
    \vector_inferred__0/i__carry__0 ,
    E,
    D,
    \z_mul_cmp_1_z_oreg_reg[16]__0 ,
    \z_mul_cmp_z_oreg_reg[16]__0_0 ,
    \z_asn_itm_1_reg[31]_0 );
  output [29:0]P;
  output [46:0]p_1_in;
  output [0:0]clk_0;
  output [13:0]clk_1;
  output complete_rsc_vzout_0;
  output [16:0]Q;
  output [14:0]clk_2;
  output \COMP_LOOP_twiddle_f_mul_cse_sva_reg[2] ;
  output \COMP_LOOP_twiddle_f_mul_cse_sva_reg[1] ;
  output [0:0]\p_sva_reg[31] ;
  output \COMP_LOOP_twiddle_f_mul_cse_sva_reg[2]_0 ;
  output [31:0]vec_rsc_0_7_d;
  output [7:0]S;
  output [7:0]clk_3;
  output [16:0]\t_mul_cmp_z_oreg_pconst_63_32_reg[16] ;
  output [0:0]\z_mul_cmp_z_oreg_reg[16]__0 ;
  input rst;
  input \z_mul_cmp_z_oreg_reg[0]__0 ;
  input clk;
  input [1:0]\vec_rsc_0_7_d[0] ;
  input CEA1;
  input CEB1;
  input [14:0]MUX1HOT_v_32_4_2_return5_out;
  input [31:0]out;
  input [47:0]PCOUT;
  input [0:0]\t_mul_cmp_z_oreg_pconst_63_32_reg[16]__0 ;
  input [47:0]DSP_OUTPUT_INST;
  input [29:0]ACOUT;
  input [47:0]DSP_OUTPUT_INST_0;
  input [14:0]MUX1HOT_v_32_4_2_return;
  input [47:0]DSP_OUTPUT_INST_1;
  input [2:0]reg_vec_rsc_0_1_i_oswt_cse_reg;
  input [15:0]z_mul_cmp_1_z_oreg_reg__1;
  input [31:0]\p_buf_sva_1_reg[31]_0 ;
  input [0:0]vector_i_3;
  input complete_rsc_vzout;
  input \p_buf_sva_2_reg[31]_0 ;
  input or_61_rmff;
  input reg_ensig_cgo_cse;
  input [31:0]\vec_rsc_0_7_d[31] ;
  input [14:0]\vector_inferred__0/i__carry__0 ;
  input [0:0]E;
  input [16:0]D;
  input [16:0]\z_mul_cmp_1_z_oreg_reg[16]__0 ;
  input [16:0]\z_mul_cmp_z_oreg_reg[16]__0_0 ;
  input [15:0]\z_asn_itm_1_reg[31]_0 ;

  wire [29:0]ACOUT;
  wire CEA1;
  wire CEB1;
  wire \COMP_LOOP_twiddle_f_mul_cse_sva_reg[1] ;
  wire \COMP_LOOP_twiddle_f_mul_cse_sva_reg[2] ;
  wire \COMP_LOOP_twiddle_f_mul_cse_sva_reg[2]_0 ;
  wire [16:0]D;
  wire [47:0]DSP_OUTPUT_INST;
  wire [47:0]DSP_OUTPUT_INST_0;
  wire [47:0]DSP_OUTPUT_INST_1;
  wire [0:0]E;
  wire [14:0]MUX1HOT_v_32_4_2_return;
  wire [14:0]MUX1HOT_v_32_4_2_return5_out;
  wire [31:0]MUX_v_32_2_2_return;
  wire [29:0]P;
  wire [47:0]PCOUT;
  wire [16:0]Q;
  wire [7:0]S;
  wire [32:32]acc_nl;
  wire asn_itm_1;
  wire asn_itm_2;
  wire asn_itm_3;
  wire clk;
  wire [0:0]clk_0;
  wire [13:0]clk_1;
  wire [14:0]clk_2;
  wire [7:0]clk_3;
  wire complete_rsc_vzout;
  wire complete_rsc_vzout_0;
  wire main_stage_0_2;
  wire main_stage_0_3;
  wire main_stage_0_4;
  wire [31:0]mult_cmp_return_rsc_z;
  wire mult_core_wait_dp_inst_n_110;
  wire mult_core_wait_dp_inst_n_111;
  wire mult_core_wait_dp_inst_n_112;
  wire mult_core_wait_dp_inst_n_113;
  wire mult_core_wait_dp_inst_n_114;
  wire mult_core_wait_dp_inst_n_115;
  wire mult_core_wait_dp_inst_n_116;
  wire mult_core_wait_dp_inst_n_117;
  wire mult_core_wait_dp_inst_n_118;
  wire mult_core_wait_dp_inst_n_119;
  wire mult_core_wait_dp_inst_n_120;
  wire mult_core_wait_dp_inst_n_121;
  wire mult_core_wait_dp_inst_n_122;
  wire mult_core_wait_dp_inst_n_123;
  wire mult_core_wait_dp_inst_n_124;
  wire mult_core_wait_dp_inst_n_125;
  wire mult_core_wait_dp_inst_n_127;
  wire mult_core_wait_dp_inst_n_128;
  wire mult_core_wait_dp_inst_n_129;
  wire mult_core_wait_dp_inst_n_130;
  wire mult_core_wait_dp_inst_n_131;
  wire mult_core_wait_dp_inst_n_132;
  wire mult_core_wait_dp_inst_n_133;
  wire mult_core_wait_dp_inst_n_134;
  wire mult_core_wait_dp_inst_n_135;
  wire mult_core_wait_dp_inst_n_136;
  wire mult_core_wait_dp_inst_n_137;
  wire mult_core_wait_dp_inst_n_138;
  wire mult_core_wait_dp_inst_n_139;
  wire mult_core_wait_dp_inst_n_140;
  wire mult_core_wait_dp_inst_n_141;
  wire mult_core_wait_dp_inst_n_159;
  wire mult_core_wait_dp_inst_n_160;
  wire mult_core_wait_dp_inst_n_161;
  wire mult_core_wait_dp_inst_n_162;
  wire mult_core_wait_dp_inst_n_163;
  wire mult_core_wait_dp_inst_n_164;
  wire mult_core_wait_dp_inst_n_165;
  wire mult_core_wait_dp_inst_n_166;
  wire mult_core_wait_dp_inst_n_167;
  wire mult_core_wait_dp_inst_n_168;
  wire mult_core_wait_dp_inst_n_169;
  wire mult_core_wait_dp_inst_n_170;
  wire mult_core_wait_dp_inst_n_171;
  wire mult_core_wait_dp_inst_n_172;
  wire mult_core_wait_dp_inst_n_173;
  wire mult_core_wait_dp_inst_n_174;
  wire mult_core_wait_dp_inst_n_175;
  wire mult_core_wait_dp_inst_n_176;
  wire mult_core_wait_dp_inst_n_195;
  wire mult_core_wait_dp_inst_n_196;
  wire mult_core_wait_dp_inst_n_197;
  wire mult_core_wait_dp_inst_n_198;
  wire mult_core_wait_dp_inst_n_199;
  wire mult_core_wait_dp_inst_n_200;
  wire mult_core_wait_dp_inst_n_201;
  wire mult_core_wait_dp_inst_n_202;
  wire mult_core_wait_dp_inst_n_203;
  wire mult_core_wait_dp_inst_n_204;
  wire mult_core_wait_dp_inst_n_205;
  wire mult_core_wait_dp_inst_n_206;
  wire mult_core_wait_dp_inst_n_207;
  wire mult_core_wait_dp_inst_n_208;
  wire mult_core_wait_dp_inst_n_209;
  wire mult_core_wait_dp_inst_n_210;
  wire nl_acc_nl_carry__0_i_1__0_n_0;
  wire nl_acc_nl_carry__0_i_2__0_n_0;
  wire nl_acc_nl_carry__0_i_3__0_n_0;
  wire nl_acc_nl_carry__0_i_4__0_n_0;
  wire nl_acc_nl_carry__0_i_5__0_n_0;
  wire nl_acc_nl_carry__0_i_6__0_n_0;
  wire nl_acc_nl_carry__0_i_7__0_n_0;
  wire nl_acc_nl_carry__0_i_8__0_n_0;
  wire nl_acc_nl_carry__0_n_0;
  wire nl_acc_nl_carry__0_n_1;
  wire nl_acc_nl_carry__0_n_2;
  wire nl_acc_nl_carry__0_n_3;
  wire nl_acc_nl_carry__0_n_4;
  wire nl_acc_nl_carry__0_n_5;
  wire nl_acc_nl_carry__0_n_6;
  wire nl_acc_nl_carry__0_n_7;
  wire nl_acc_nl_carry__1_i_1_n_0;
  wire nl_acc_nl_carry__1_i_2_n_0;
  wire nl_acc_nl_carry__1_i_3_n_0;
  wire nl_acc_nl_carry__1_i_4_n_0;
  wire nl_acc_nl_carry__1_i_5_n_0;
  wire nl_acc_nl_carry__1_i_6_n_0;
  wire nl_acc_nl_carry__1_i_7_n_0;
  wire nl_acc_nl_carry__1_i_8_n_0;
  wire nl_acc_nl_carry__1_n_0;
  wire nl_acc_nl_carry__1_n_1;
  wire nl_acc_nl_carry__1_n_2;
  wire nl_acc_nl_carry__1_n_3;
  wire nl_acc_nl_carry__1_n_4;
  wire nl_acc_nl_carry__1_n_5;
  wire nl_acc_nl_carry__1_n_6;
  wire nl_acc_nl_carry__1_n_7;
  wire nl_acc_nl_carry__2_i_1_n_0;
  wire nl_acc_nl_carry__2_i_2_n_0;
  wire nl_acc_nl_carry__2_i_3_n_0;
  wire nl_acc_nl_carry__2_i_4_n_0;
  wire nl_acc_nl_carry__2_i_5_n_0;
  wire nl_acc_nl_carry__2_i_6_n_0;
  wire nl_acc_nl_carry__2_i_7_n_0;
  wire nl_acc_nl_carry__2_i_8_n_0;
  wire nl_acc_nl_carry__2_n_0;
  wire nl_acc_nl_carry__2_n_1;
  wire nl_acc_nl_carry__2_n_2;
  wire nl_acc_nl_carry__2_n_3;
  wire nl_acc_nl_carry__2_n_4;
  wire nl_acc_nl_carry__2_n_5;
  wire nl_acc_nl_carry__2_n_6;
  wire nl_acc_nl_carry__2_n_7;
  wire nl_acc_nl_carry_i_1__0_n_0;
  wire nl_acc_nl_carry_i_2__0_n_0;
  wire nl_acc_nl_carry_i_3__0_n_0;
  wire nl_acc_nl_carry_i_4__0_n_0;
  wire nl_acc_nl_carry_i_5__0_n_0;
  wire nl_acc_nl_carry_i_6__0_n_0;
  wire nl_acc_nl_carry_i_7__0_n_0;
  wire nl_acc_nl_carry_i_8__0_n_0;
  wire nl_acc_nl_carry_n_0;
  wire nl_acc_nl_carry_n_1;
  wire nl_acc_nl_carry_n_2;
  wire nl_acc_nl_carry_n_3;
  wire nl_acc_nl_carry_n_4;
  wire nl_acc_nl_carry_n_5;
  wire nl_acc_nl_carry_n_6;
  wire nl_acc_nl_carry_n_7;
  wire [31:0]nl_if_acc_nl;
  wire nl_if_acc_nl__0_carry__0_n_0;
  wire nl_if_acc_nl__0_carry__0_n_1;
  wire nl_if_acc_nl__0_carry__0_n_2;
  wire nl_if_acc_nl__0_carry__0_n_3;
  wire nl_if_acc_nl__0_carry__0_n_4;
  wire nl_if_acc_nl__0_carry__0_n_5;
  wire nl_if_acc_nl__0_carry__0_n_6;
  wire nl_if_acc_nl__0_carry__0_n_7;
  wire nl_if_acc_nl__0_carry__1_i_10_n_0;
  wire nl_if_acc_nl__0_carry__1_i_11_n_0;
  wire nl_if_acc_nl__0_carry__1_i_12_n_0;
  wire nl_if_acc_nl__0_carry__1_i_13_n_0;
  wire nl_if_acc_nl__0_carry__1_i_14_n_0;
  wire nl_if_acc_nl__0_carry__1_i_15_n_0;
  wire nl_if_acc_nl__0_carry__1_i_1_n_0;
  wire nl_if_acc_nl__0_carry__1_i_2_n_0;
  wire nl_if_acc_nl__0_carry__1_i_3_n_0;
  wire nl_if_acc_nl__0_carry__1_i_4_n_0;
  wire nl_if_acc_nl__0_carry__1_i_5_n_0;
  wire nl_if_acc_nl__0_carry__1_i_6_n_0;
  wire nl_if_acc_nl__0_carry__1_i_7_n_0;
  wire nl_if_acc_nl__0_carry__1_i_9_n_0;
  wire nl_if_acc_nl__0_carry__1_n_0;
  wire nl_if_acc_nl__0_carry__1_n_1;
  wire nl_if_acc_nl__0_carry__1_n_2;
  wire nl_if_acc_nl__0_carry__1_n_3;
  wire nl_if_acc_nl__0_carry__1_n_4;
  wire nl_if_acc_nl__0_carry__1_n_5;
  wire nl_if_acc_nl__0_carry__1_n_6;
  wire nl_if_acc_nl__0_carry__1_n_7;
  wire nl_if_acc_nl__0_carry__2_i_10_n_0;
  wire nl_if_acc_nl__0_carry__2_i_11_n_0;
  wire nl_if_acc_nl__0_carry__2_i_12_n_0;
  wire nl_if_acc_nl__0_carry__2_i_13_n_0;
  wire nl_if_acc_nl__0_carry__2_i_14_n_0;
  wire nl_if_acc_nl__0_carry__2_i_15_n_0;
  wire nl_if_acc_nl__0_carry__2_i_1_n_0;
  wire nl_if_acc_nl__0_carry__2_i_2_n_0;
  wire nl_if_acc_nl__0_carry__2_i_3_n_0;
  wire nl_if_acc_nl__0_carry__2_i_4_n_0;
  wire nl_if_acc_nl__0_carry__2_i_5_n_0;
  wire nl_if_acc_nl__0_carry__2_i_6_n_0;
  wire nl_if_acc_nl__0_carry__2_i_7_n_0;
  wire nl_if_acc_nl__0_carry__2_i_8_n_0;
  wire nl_if_acc_nl__0_carry__2_i_9_n_0;
  wire nl_if_acc_nl__0_carry__2_n_1;
  wire nl_if_acc_nl__0_carry__2_n_2;
  wire nl_if_acc_nl__0_carry__2_n_3;
  wire nl_if_acc_nl__0_carry__2_n_4;
  wire nl_if_acc_nl__0_carry__2_n_5;
  wire nl_if_acc_nl__0_carry__2_n_6;
  wire nl_if_acc_nl__0_carry__2_n_7;
  wire nl_if_acc_nl__0_carry_n_0;
  wire nl_if_acc_nl__0_carry_n_1;
  wire nl_if_acc_nl__0_carry_n_2;
  wire nl_if_acc_nl__0_carry_n_3;
  wire nl_if_acc_nl__0_carry_n_4;
  wire nl_if_acc_nl__0_carry_n_5;
  wire nl_if_acc_nl__0_carry_n_6;
  wire nl_if_acc_nl__0_carry_n_7;
  wire [31:0]nl_res_sva_1;
  wire nl_res_sva_1_carry__0_n_0;
  wire nl_res_sva_1_carry__0_n_1;
  wire nl_res_sva_1_carry__0_n_2;
  wire nl_res_sva_1_carry__0_n_3;
  wire nl_res_sva_1_carry__0_n_4;
  wire nl_res_sva_1_carry__0_n_5;
  wire nl_res_sva_1_carry__0_n_6;
  wire nl_res_sva_1_carry__0_n_7;
  wire nl_res_sva_1_carry__1_i_1_n_0;
  wire nl_res_sva_1_carry__1_i_2_n_0;
  wire nl_res_sva_1_carry__1_i_3_n_0;
  wire nl_res_sva_1_carry__1_i_4_n_0;
  wire nl_res_sva_1_carry__1_i_5_n_0;
  wire nl_res_sva_1_carry__1_i_6_n_0;
  wire nl_res_sva_1_carry__1_i_7_n_0;
  wire nl_res_sva_1_carry__1_i_8_n_0;
  wire nl_res_sva_1_carry__1_n_0;
  wire nl_res_sva_1_carry__1_n_1;
  wire nl_res_sva_1_carry__1_n_2;
  wire nl_res_sva_1_carry__1_n_3;
  wire nl_res_sva_1_carry__1_n_4;
  wire nl_res_sva_1_carry__1_n_5;
  wire nl_res_sva_1_carry__1_n_6;
  wire nl_res_sva_1_carry__1_n_7;
  wire nl_res_sva_1_carry__2_i_1_n_0;
  wire nl_res_sva_1_carry__2_i_2_n_0;
  wire nl_res_sva_1_carry__2_i_3_n_0;
  wire nl_res_sva_1_carry__2_i_4_n_0;
  wire nl_res_sva_1_carry__2_i_5_n_0;
  wire nl_res_sva_1_carry__2_i_6_n_0;
  wire nl_res_sva_1_carry__2_i_7_n_0;
  wire nl_res_sva_1_carry__2_i_8_n_0;
  wire nl_res_sva_1_carry__2_n_1;
  wire nl_res_sva_1_carry__2_n_2;
  wire nl_res_sva_1_carry__2_n_3;
  wire nl_res_sva_1_carry__2_n_4;
  wire nl_res_sva_1_carry__2_n_5;
  wire nl_res_sva_1_carry__2_n_6;
  wire nl_res_sva_1_carry__2_n_7;
  wire nl_res_sva_1_carry_n_0;
  wire nl_res_sva_1_carry_n_1;
  wire nl_res_sva_1_carry_n_2;
  wire nl_res_sva_1_carry_n_3;
  wire nl_res_sva_1_carry_n_4;
  wire nl_res_sva_1_carry_n_5;
  wire nl_res_sva_1_carry_n_6;
  wire nl_res_sva_1_carry_n_7;
  wire or_61_rmff;
  wire [31:0]out;
  wire [46:0]p_1_in;
  wire p_and_cse;
  wire [31:17]p_buf_sva_1;
  wire [31:0]\p_buf_sva_1_reg[31]_0 ;
  wire [31:0]p_buf_sva_2;
  wire \p_buf_sva_2_reg[31]_0 ;
  wire [31:0]p_buf_sva_4;
  wire [0:0]\p_sva_reg[31] ;
  wire reg_ensig_cgo_cse;
  wire [2:0]reg_vec_rsc_0_1_i_oswt_cse_reg;
  wire rst;
  wire [16:0]\t_mul_cmp_z_oreg_pconst_63_32_reg[16] ;
  wire [0:0]\t_mul_cmp_z_oreg_pconst_63_32_reg[16]__0 ;
  wire [31:0]vec_rsc_0_7_d;
  wire [1:0]\vec_rsc_0_7_d[0] ;
  wire [31:0]\vec_rsc_0_7_d[31] ;
  wire [0:0]vector_i_3;
  wire [14:0]\vector_inferred__0/i__carry__0 ;
  wire [31:0]z_asn_itm_1;
  wire z_asn_itm_10;
  wire [15:0]\z_asn_itm_1_reg[31]_0 ;
  wire [31:0]z_asn_itm_2;
  wire [31:0]z_mul_cmp_1_b;
  wire [16:0]\z_mul_cmp_1_z_oreg_reg[16]__0 ;
  wire [15:0]z_mul_cmp_1_z_oreg_reg__1;
  wire \z_mul_cmp_z_oreg_reg[0]__0 ;
  wire [0:0]\z_mul_cmp_z_oreg_reg[16]__0 ;
  wire [16:0]\z_mul_cmp_z_oreg_reg[16]__0_0 ;
  wire [7:0]NLW_nl_acc_nl_carry_O_UNCONNECTED;
  wire [7:0]NLW_nl_acc_nl_carry__0_O_UNCONNECTED;
  wire [7:0]NLW_nl_acc_nl_carry__1_O_UNCONNECTED;
  wire [7:0]NLW_nl_acc_nl_carry__2_O_UNCONNECTED;
  wire [7:0]NLW_nl_acc_nl_carry__3_CO_UNCONNECTED;
  wire [7:1]NLW_nl_acc_nl_carry__3_O_UNCONNECTED;
  wire [7:7]NLW_nl_if_acc_nl__0_carry__2_CO_UNCONNECTED;
  wire [7:7]NLW_nl_res_sva_1_carry__2_CO_UNCONNECTED;

  FDRE asn_itm_1_reg
       (.C(clk),
        .CE(\z_mul_cmp_z_oreg_reg[0]__0 ),
        .D(\vec_rsc_0_7_d[0] [0]),
        .Q(asn_itm_1),
        .R(rst));
  FDRE asn_itm_2_reg
       (.C(clk),
        .CE(\z_mul_cmp_z_oreg_reg[0]__0 ),
        .D(asn_itm_1),
        .Q(asn_itm_2),
        .R(rst));
  FDRE asn_itm_3_reg
       (.C(clk),
        .CE(\z_mul_cmp_z_oreg_reg[0]__0 ),
        .D(asn_itm_2),
        .Q(asn_itm_3),
        .R(rst));
  FDRE main_stage_0_2_reg
       (.C(clk),
        .CE(\z_mul_cmp_z_oreg_reg[0]__0 ),
        .D(\z_mul_cmp_z_oreg_reg[0]__0 ),
        .Q(main_stage_0_2),
        .R(rst));
  FDRE main_stage_0_3_reg
       (.C(clk),
        .CE(\z_mul_cmp_z_oreg_reg[0]__0 ),
        .D(main_stage_0_2),
        .Q(main_stage_0_3),
        .R(rst));
  FDRE main_stage_0_4_reg
       (.C(clk),
        .CE(\z_mul_cmp_z_oreg_reg[0]__0 ),
        .D(main_stage_0_3),
        .Q(main_stage_0_4),
        .R(rst));
  Board_inPlaceNTT_DIF_preco_0_0_mult_core_wait_dp mult_core_wait_dp_inst
       (.ACOUT(ACOUT),
        .CEA1(CEA1),
        .CEB1(CEB1),
        .\COMP_LOOP_twiddle_f_mul_cse_sva_reg[1] (\COMP_LOOP_twiddle_f_mul_cse_sva_reg[1] ),
        .\COMP_LOOP_twiddle_f_mul_cse_sva_reg[2] (\COMP_LOOP_twiddle_f_mul_cse_sva_reg[2] ),
        .\COMP_LOOP_twiddle_f_mul_cse_sva_reg[2]_0 (\COMP_LOOP_twiddle_f_mul_cse_sva_reg[2]_0 ),
        .D(D),
        .DI({mult_core_wait_dp_inst_n_127,mult_core_wait_dp_inst_n_128,mult_core_wait_dp_inst_n_129,mult_core_wait_dp_inst_n_130,mult_core_wait_dp_inst_n_131,mult_core_wait_dp_inst_n_132,mult_core_wait_dp_inst_n_133}),
        .DSP_OUTPUT_INST(DSP_OUTPUT_INST),
        .DSP_OUTPUT_INST_0(DSP_OUTPUT_INST_0),
        .DSP_OUTPUT_INST_1(DSP_OUTPUT_INST_1),
        .E(complete_rsc_vzout_0),
        .MUX1HOT_v_32_4_2_return(MUX1HOT_v_32_4_2_return),
        .MUX1HOT_v_32_4_2_return5_out(MUX1HOT_v_32_4_2_return5_out),
        .P(P),
        .PCOUT(PCOUT),
        .Q(p_buf_sva_1),
        .S({mult_core_wait_dp_inst_n_110,mult_core_wait_dp_inst_n_111,mult_core_wait_dp_inst_n_112,mult_core_wait_dp_inst_n_113,mult_core_wait_dp_inst_n_114,mult_core_wait_dp_inst_n_115,mult_core_wait_dp_inst_n_116,mult_core_wait_dp_inst_n_117}),
        .asn_itm_1(asn_itm_1),
        .clk(clk),
        .clk_0(clk_0),
        .clk_1(clk_1),
        .clk_2(clk_2),
        .clk_3(S),
        .clk_4(clk_3),
        .complete_rsc_vzout(complete_rsc_vzout),
        .main_stage_0_2(main_stage_0_2),
        .nl_if_acc_nl__0_carry__1(z_asn_itm_2[16:0]),
        .nl_if_acc_nl__0_carry__1_0(p_buf_sva_4[16:0]),
        .or_61_rmff(or_61_rmff),
        .out(out),
        .p_1_in(p_1_in),
        .\p_buf_sva_2_reg[31] (\p_buf_sva_2_reg[31]_0 ),
        .\p_buf_sva_4_reg[16] (mult_core_wait_dp_inst_n_176),
        .\p_sva_reg[31] (\p_sva_reg[31] ),
        .reg_ensig_cgo_cse(reg_ensig_cgo_cse),
        .reg_vec_rsc_0_1_i_oswt_cse_reg(reg_vec_rsc_0_1_i_oswt_cse_reg),
        .\t_mul_cmp_z_oreg_pconst_63_32_reg[16]_0 (\t_mul_cmp_z_oreg_pconst_63_32_reg[16] ),
        .\t_mul_cmp_z_oreg_pconst_63_32_reg[16]__0_0 (\t_mul_cmp_z_oreg_pconst_63_32_reg[16]__0 ),
        .vector_i_3(\p_buf_sva_1_reg[31]_0 [31]),
        .vector_i_3_0(vector_i_3),
        .\vector_inferred__0/i__carry__0 (\vector_inferred__0/i__carry__0 ),
        .\z_asn_itm_2_reg[15] ({mult_core_wait_dp_inst_n_118,mult_core_wait_dp_inst_n_119,mult_core_wait_dp_inst_n_120,mult_core_wait_dp_inst_n_121,mult_core_wait_dp_inst_n_122,mult_core_wait_dp_inst_n_123,mult_core_wait_dp_inst_n_124,mult_core_wait_dp_inst_n_125}),
        .\z_mul_cmp_1_z_oreg_reg[14]__0_0 ({mult_core_wait_dp_inst_n_159,mult_core_wait_dp_inst_n_160,mult_core_wait_dp_inst_n_161,mult_core_wait_dp_inst_n_162,mult_core_wait_dp_inst_n_163,mult_core_wait_dp_inst_n_164,mult_core_wait_dp_inst_n_165,mult_core_wait_dp_inst_n_166}),
        .\z_mul_cmp_1_z_oreg_reg[15]__0_0 ({mult_core_wait_dp_inst_n_167,mult_core_wait_dp_inst_n_168,mult_core_wait_dp_inst_n_169,mult_core_wait_dp_inst_n_170,mult_core_wait_dp_inst_n_171,mult_core_wait_dp_inst_n_172,mult_core_wait_dp_inst_n_173,mult_core_wait_dp_inst_n_174}),
        .\z_mul_cmp_1_z_oreg_reg[15]__0_1 (mult_core_wait_dp_inst_n_175),
        .\z_mul_cmp_1_z_oreg_reg[16]__0_0 (\z_mul_cmp_1_z_oreg_reg[16]__0 ),
        .\z_mul_cmp_1_z_oreg_reg[7]__0_0 ({mult_core_wait_dp_inst_n_134,mult_core_wait_dp_inst_n_135,mult_core_wait_dp_inst_n_136,mult_core_wait_dp_inst_n_137,mult_core_wait_dp_inst_n_138,mult_core_wait_dp_inst_n_139,mult_core_wait_dp_inst_n_140,mult_core_wait_dp_inst_n_141}),
        .z_mul_cmp_1_z_oreg_reg__1(z_mul_cmp_1_z_oreg_reg__1[0]),
        .\z_mul_cmp_z_oreg_reg[0]__0_0 (\z_mul_cmp_z_oreg_reg[0]__0 ),
        .\z_mul_cmp_z_oreg_reg[16]__0_0 ({\z_mul_cmp_z_oreg_reg[16]__0 ,mult_core_wait_dp_inst_n_195,mult_core_wait_dp_inst_n_196,mult_core_wait_dp_inst_n_197,mult_core_wait_dp_inst_n_198,mult_core_wait_dp_inst_n_199,mult_core_wait_dp_inst_n_200,mult_core_wait_dp_inst_n_201,mult_core_wait_dp_inst_n_202,mult_core_wait_dp_inst_n_203,mult_core_wait_dp_inst_n_204,mult_core_wait_dp_inst_n_205,mult_core_wait_dp_inst_n_206,mult_core_wait_dp_inst_n_207,mult_core_wait_dp_inst_n_208,mult_core_wait_dp_inst_n_209,mult_core_wait_dp_inst_n_210}),
        .\z_mul_cmp_z_oreg_reg[16]__0_1 (\z_mul_cmp_z_oreg_reg[16]__0_0 ));
  CARRY8 nl_acc_nl_carry
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({nl_acc_nl_carry_n_0,nl_acc_nl_carry_n_1,nl_acc_nl_carry_n_2,nl_acc_nl_carry_n_3,nl_acc_nl_carry_n_4,nl_acc_nl_carry_n_5,nl_acc_nl_carry_n_6,nl_acc_nl_carry_n_7}),
        .DI(nl_res_sva_1[7:0]),
        .O(NLW_nl_acc_nl_carry_O_UNCONNECTED[7:0]),
        .S({nl_acc_nl_carry_i_1__0_n_0,nl_acc_nl_carry_i_2__0_n_0,nl_acc_nl_carry_i_3__0_n_0,nl_acc_nl_carry_i_4__0_n_0,nl_acc_nl_carry_i_5__0_n_0,nl_acc_nl_carry_i_6__0_n_0,nl_acc_nl_carry_i_7__0_n_0,nl_acc_nl_carry_i_8__0_n_0}));
  CARRY8 nl_acc_nl_carry__0
       (.CI(nl_acc_nl_carry_n_0),
        .CI_TOP(1'b0),
        .CO({nl_acc_nl_carry__0_n_0,nl_acc_nl_carry__0_n_1,nl_acc_nl_carry__0_n_2,nl_acc_nl_carry__0_n_3,nl_acc_nl_carry__0_n_4,nl_acc_nl_carry__0_n_5,nl_acc_nl_carry__0_n_6,nl_acc_nl_carry__0_n_7}),
        .DI(nl_res_sva_1[15:8]),
        .O(NLW_nl_acc_nl_carry__0_O_UNCONNECTED[7:0]),
        .S({nl_acc_nl_carry__0_i_1__0_n_0,nl_acc_nl_carry__0_i_2__0_n_0,nl_acc_nl_carry__0_i_3__0_n_0,nl_acc_nl_carry__0_i_4__0_n_0,nl_acc_nl_carry__0_i_5__0_n_0,nl_acc_nl_carry__0_i_6__0_n_0,nl_acc_nl_carry__0_i_7__0_n_0,nl_acc_nl_carry__0_i_8__0_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    nl_acc_nl_carry__0_i_1__0
       (.I0(nl_res_sva_1[15]),
        .I1(p_buf_sva_4[15]),
        .O(nl_acc_nl_carry__0_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    nl_acc_nl_carry__0_i_2__0
       (.I0(nl_res_sva_1[14]),
        .I1(p_buf_sva_4[14]),
        .O(nl_acc_nl_carry__0_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    nl_acc_nl_carry__0_i_3__0
       (.I0(nl_res_sva_1[13]),
        .I1(p_buf_sva_4[13]),
        .O(nl_acc_nl_carry__0_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    nl_acc_nl_carry__0_i_4__0
       (.I0(nl_res_sva_1[12]),
        .I1(p_buf_sva_4[12]),
        .O(nl_acc_nl_carry__0_i_4__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    nl_acc_nl_carry__0_i_5__0
       (.I0(nl_res_sva_1[11]),
        .I1(p_buf_sva_4[11]),
        .O(nl_acc_nl_carry__0_i_5__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    nl_acc_nl_carry__0_i_6__0
       (.I0(nl_res_sva_1[10]),
        .I1(p_buf_sva_4[10]),
        .O(nl_acc_nl_carry__0_i_6__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    nl_acc_nl_carry__0_i_7__0
       (.I0(nl_res_sva_1[9]),
        .I1(p_buf_sva_4[9]),
        .O(nl_acc_nl_carry__0_i_7__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    nl_acc_nl_carry__0_i_8__0
       (.I0(nl_res_sva_1[8]),
        .I1(p_buf_sva_4[8]),
        .O(nl_acc_nl_carry__0_i_8__0_n_0));
  CARRY8 nl_acc_nl_carry__1
       (.CI(nl_acc_nl_carry__0_n_0),
        .CI_TOP(1'b0),
        .CO({nl_acc_nl_carry__1_n_0,nl_acc_nl_carry__1_n_1,nl_acc_nl_carry__1_n_2,nl_acc_nl_carry__1_n_3,nl_acc_nl_carry__1_n_4,nl_acc_nl_carry__1_n_5,nl_acc_nl_carry__1_n_6,nl_acc_nl_carry__1_n_7}),
        .DI(nl_res_sva_1[23:16]),
        .O(NLW_nl_acc_nl_carry__1_O_UNCONNECTED[7:0]),
        .S({nl_acc_nl_carry__1_i_1_n_0,nl_acc_nl_carry__1_i_2_n_0,nl_acc_nl_carry__1_i_3_n_0,nl_acc_nl_carry__1_i_4_n_0,nl_acc_nl_carry__1_i_5_n_0,nl_acc_nl_carry__1_i_6_n_0,nl_acc_nl_carry__1_i_7_n_0,nl_acc_nl_carry__1_i_8_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    nl_acc_nl_carry__1_i_1
       (.I0(nl_res_sva_1[23]),
        .I1(p_buf_sva_4[23]),
        .O(nl_acc_nl_carry__1_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    nl_acc_nl_carry__1_i_2
       (.I0(nl_res_sva_1[22]),
        .I1(p_buf_sva_4[22]),
        .O(nl_acc_nl_carry__1_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    nl_acc_nl_carry__1_i_3
       (.I0(nl_res_sva_1[21]),
        .I1(p_buf_sva_4[21]),
        .O(nl_acc_nl_carry__1_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    nl_acc_nl_carry__1_i_4
       (.I0(nl_res_sva_1[20]),
        .I1(p_buf_sva_4[20]),
        .O(nl_acc_nl_carry__1_i_4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    nl_acc_nl_carry__1_i_5
       (.I0(nl_res_sva_1[19]),
        .I1(p_buf_sva_4[19]),
        .O(nl_acc_nl_carry__1_i_5_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    nl_acc_nl_carry__1_i_6
       (.I0(nl_res_sva_1[18]),
        .I1(p_buf_sva_4[18]),
        .O(nl_acc_nl_carry__1_i_6_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    nl_acc_nl_carry__1_i_7
       (.I0(nl_res_sva_1[17]),
        .I1(p_buf_sva_4[17]),
        .O(nl_acc_nl_carry__1_i_7_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    nl_acc_nl_carry__1_i_8
       (.I0(nl_res_sva_1[16]),
        .I1(p_buf_sva_4[16]),
        .O(nl_acc_nl_carry__1_i_8_n_0));
  CARRY8 nl_acc_nl_carry__2
       (.CI(nl_acc_nl_carry__1_n_0),
        .CI_TOP(1'b0),
        .CO({nl_acc_nl_carry__2_n_0,nl_acc_nl_carry__2_n_1,nl_acc_nl_carry__2_n_2,nl_acc_nl_carry__2_n_3,nl_acc_nl_carry__2_n_4,nl_acc_nl_carry__2_n_5,nl_acc_nl_carry__2_n_6,nl_acc_nl_carry__2_n_7}),
        .DI(nl_res_sva_1[31:24]),
        .O(NLW_nl_acc_nl_carry__2_O_UNCONNECTED[7:0]),
        .S({nl_acc_nl_carry__2_i_1_n_0,nl_acc_nl_carry__2_i_2_n_0,nl_acc_nl_carry__2_i_3_n_0,nl_acc_nl_carry__2_i_4_n_0,nl_acc_nl_carry__2_i_5_n_0,nl_acc_nl_carry__2_i_6_n_0,nl_acc_nl_carry__2_i_7_n_0,nl_acc_nl_carry__2_i_8_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    nl_acc_nl_carry__2_i_1
       (.I0(nl_res_sva_1[31]),
        .I1(p_buf_sva_4[31]),
        .O(nl_acc_nl_carry__2_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    nl_acc_nl_carry__2_i_2
       (.I0(nl_res_sva_1[30]),
        .I1(p_buf_sva_4[30]),
        .O(nl_acc_nl_carry__2_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    nl_acc_nl_carry__2_i_3
       (.I0(nl_res_sva_1[29]),
        .I1(p_buf_sva_4[29]),
        .O(nl_acc_nl_carry__2_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    nl_acc_nl_carry__2_i_4
       (.I0(nl_res_sva_1[28]),
        .I1(p_buf_sva_4[28]),
        .O(nl_acc_nl_carry__2_i_4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    nl_acc_nl_carry__2_i_5
       (.I0(nl_res_sva_1[27]),
        .I1(p_buf_sva_4[27]),
        .O(nl_acc_nl_carry__2_i_5_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    nl_acc_nl_carry__2_i_6
       (.I0(nl_res_sva_1[26]),
        .I1(p_buf_sva_4[26]),
        .O(nl_acc_nl_carry__2_i_6_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    nl_acc_nl_carry__2_i_7
       (.I0(nl_res_sva_1[25]),
        .I1(p_buf_sva_4[25]),
        .O(nl_acc_nl_carry__2_i_7_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    nl_acc_nl_carry__2_i_8
       (.I0(nl_res_sva_1[24]),
        .I1(p_buf_sva_4[24]),
        .O(nl_acc_nl_carry__2_i_8_n_0));
  CARRY8 nl_acc_nl_carry__3
       (.CI(nl_acc_nl_carry__2_n_0),
        .CI_TOP(1'b0),
        .CO(NLW_nl_acc_nl_carry__3_CO_UNCONNECTED[7:0]),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_nl_acc_nl_carry__3_O_UNCONNECTED[7:1],acc_nl}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}));
  LUT2 #(
    .INIT(4'h9)) 
    nl_acc_nl_carry_i_1__0
       (.I0(nl_res_sva_1[7]),
        .I1(p_buf_sva_4[7]),
        .O(nl_acc_nl_carry_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    nl_acc_nl_carry_i_2__0
       (.I0(nl_res_sva_1[6]),
        .I1(p_buf_sva_4[6]),
        .O(nl_acc_nl_carry_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    nl_acc_nl_carry_i_3__0
       (.I0(nl_res_sva_1[5]),
        .I1(p_buf_sva_4[5]),
        .O(nl_acc_nl_carry_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    nl_acc_nl_carry_i_4__0
       (.I0(nl_res_sva_1[4]),
        .I1(p_buf_sva_4[4]),
        .O(nl_acc_nl_carry_i_4__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    nl_acc_nl_carry_i_5__0
       (.I0(nl_res_sva_1[3]),
        .I1(p_buf_sva_4[3]),
        .O(nl_acc_nl_carry_i_5__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    nl_acc_nl_carry_i_6__0
       (.I0(nl_res_sva_1[2]),
        .I1(p_buf_sva_4[2]),
        .O(nl_acc_nl_carry_i_6__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    nl_acc_nl_carry_i_7__0
       (.I0(nl_res_sva_1[1]),
        .I1(p_buf_sva_4[1]),
        .O(nl_acc_nl_carry_i_7__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    nl_acc_nl_carry_i_8__0
       (.I0(nl_res_sva_1[0]),
        .I1(p_buf_sva_4[0]),
        .O(nl_acc_nl_carry_i_8__0_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 nl_if_acc_nl__0_carry
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({nl_if_acc_nl__0_carry_n_0,nl_if_acc_nl__0_carry_n_1,nl_if_acc_nl__0_carry_n_2,nl_if_acc_nl__0_carry_n_3,nl_if_acc_nl__0_carry_n_4,nl_if_acc_nl__0_carry_n_5,nl_if_acc_nl__0_carry_n_6,nl_if_acc_nl__0_carry_n_7}),
        .DI({mult_core_wait_dp_inst_n_127,mult_core_wait_dp_inst_n_128,mult_core_wait_dp_inst_n_129,mult_core_wait_dp_inst_n_130,mult_core_wait_dp_inst_n_131,mult_core_wait_dp_inst_n_132,mult_core_wait_dp_inst_n_133,1'b1}),
        .O(nl_if_acc_nl[7:0]),
        .S({mult_core_wait_dp_inst_n_134,mult_core_wait_dp_inst_n_135,mult_core_wait_dp_inst_n_136,mult_core_wait_dp_inst_n_137,mult_core_wait_dp_inst_n_138,mult_core_wait_dp_inst_n_139,mult_core_wait_dp_inst_n_140,mult_core_wait_dp_inst_n_141}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 nl_if_acc_nl__0_carry__0
       (.CI(nl_if_acc_nl__0_carry_n_0),
        .CI_TOP(1'b0),
        .CO({nl_if_acc_nl__0_carry__0_n_0,nl_if_acc_nl__0_carry__0_n_1,nl_if_acc_nl__0_carry__0_n_2,nl_if_acc_nl__0_carry__0_n_3,nl_if_acc_nl__0_carry__0_n_4,nl_if_acc_nl__0_carry__0_n_5,nl_if_acc_nl__0_carry__0_n_6,nl_if_acc_nl__0_carry__0_n_7}),
        .DI({mult_core_wait_dp_inst_n_159,mult_core_wait_dp_inst_n_160,mult_core_wait_dp_inst_n_161,mult_core_wait_dp_inst_n_162,mult_core_wait_dp_inst_n_163,mult_core_wait_dp_inst_n_164,mult_core_wait_dp_inst_n_165,mult_core_wait_dp_inst_n_166}),
        .O(nl_if_acc_nl[15:8]),
        .S({mult_core_wait_dp_inst_n_167,mult_core_wait_dp_inst_n_168,mult_core_wait_dp_inst_n_169,mult_core_wait_dp_inst_n_170,mult_core_wait_dp_inst_n_171,mult_core_wait_dp_inst_n_172,mult_core_wait_dp_inst_n_173,mult_core_wait_dp_inst_n_174}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 nl_if_acc_nl__0_carry__1
       (.CI(nl_if_acc_nl__0_carry__0_n_0),
        .CI_TOP(1'b0),
        .CO({nl_if_acc_nl__0_carry__1_n_0,nl_if_acc_nl__0_carry__1_n_1,nl_if_acc_nl__0_carry__1_n_2,nl_if_acc_nl__0_carry__1_n_3,nl_if_acc_nl__0_carry__1_n_4,nl_if_acc_nl__0_carry__1_n_5,nl_if_acc_nl__0_carry__1_n_6,nl_if_acc_nl__0_carry__1_n_7}),
        .DI({nl_if_acc_nl__0_carry__1_i_1_n_0,nl_if_acc_nl__0_carry__1_i_2_n_0,nl_if_acc_nl__0_carry__1_i_3_n_0,nl_if_acc_nl__0_carry__1_i_4_n_0,nl_if_acc_nl__0_carry__1_i_5_n_0,nl_if_acc_nl__0_carry__1_i_6_n_0,nl_if_acc_nl__0_carry__1_i_7_n_0,mult_core_wait_dp_inst_n_175}),
        .O(nl_if_acc_nl[23:16]),
        .S({nl_if_acc_nl__0_carry__1_i_9_n_0,nl_if_acc_nl__0_carry__1_i_10_n_0,nl_if_acc_nl__0_carry__1_i_11_n_0,nl_if_acc_nl__0_carry__1_i_12_n_0,nl_if_acc_nl__0_carry__1_i_13_n_0,nl_if_acc_nl__0_carry__1_i_14_n_0,nl_if_acc_nl__0_carry__1_i_15_n_0,mult_core_wait_dp_inst_n_176}));
  (* HLUTNM = "lutpair21" *) 
  LUT3 #(
    .INIT(8'h71)) 
    nl_if_acc_nl__0_carry__1_i_1
       (.I0(z_mul_cmp_1_z_oreg_reg__1[6]),
        .I1(p_buf_sva_4[22]),
        .I2(z_asn_itm_2[22]),
        .O(nl_if_acc_nl__0_carry__1_i_1_n_0));
  (* HLUTNM = "lutpair21" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    nl_if_acc_nl__0_carry__1_i_10
       (.I0(z_mul_cmp_1_z_oreg_reg__1[6]),
        .I1(p_buf_sva_4[22]),
        .I2(z_asn_itm_2[22]),
        .I3(nl_if_acc_nl__0_carry__1_i_2_n_0),
        .O(nl_if_acc_nl__0_carry__1_i_10_n_0));
  (* HLUTNM = "lutpair20" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    nl_if_acc_nl__0_carry__1_i_11
       (.I0(z_mul_cmp_1_z_oreg_reg__1[5]),
        .I1(p_buf_sva_4[21]),
        .I2(z_asn_itm_2[21]),
        .I3(nl_if_acc_nl__0_carry__1_i_3_n_0),
        .O(nl_if_acc_nl__0_carry__1_i_11_n_0));
  (* HLUTNM = "lutpair19" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    nl_if_acc_nl__0_carry__1_i_12
       (.I0(z_mul_cmp_1_z_oreg_reg__1[4]),
        .I1(p_buf_sva_4[20]),
        .I2(z_asn_itm_2[20]),
        .I3(nl_if_acc_nl__0_carry__1_i_4_n_0),
        .O(nl_if_acc_nl__0_carry__1_i_12_n_0));
  (* HLUTNM = "lutpair18" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    nl_if_acc_nl__0_carry__1_i_13
       (.I0(z_mul_cmp_1_z_oreg_reg__1[3]),
        .I1(p_buf_sva_4[19]),
        .I2(z_asn_itm_2[19]),
        .I3(nl_if_acc_nl__0_carry__1_i_5_n_0),
        .O(nl_if_acc_nl__0_carry__1_i_13_n_0));
  (* HLUTNM = "lutpair17" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    nl_if_acc_nl__0_carry__1_i_14
       (.I0(z_mul_cmp_1_z_oreg_reg__1[2]),
        .I1(p_buf_sva_4[18]),
        .I2(z_asn_itm_2[18]),
        .I3(nl_if_acc_nl__0_carry__1_i_6_n_0),
        .O(nl_if_acc_nl__0_carry__1_i_14_n_0));
  (* HLUTNM = "lutpair16" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    nl_if_acc_nl__0_carry__1_i_15
       (.I0(z_mul_cmp_1_z_oreg_reg__1[1]),
        .I1(p_buf_sva_4[17]),
        .I2(z_asn_itm_2[17]),
        .I3(nl_if_acc_nl__0_carry__1_i_7_n_0),
        .O(nl_if_acc_nl__0_carry__1_i_15_n_0));
  (* HLUTNM = "lutpair20" *) 
  LUT3 #(
    .INIT(8'h71)) 
    nl_if_acc_nl__0_carry__1_i_2
       (.I0(z_mul_cmp_1_z_oreg_reg__1[5]),
        .I1(p_buf_sva_4[21]),
        .I2(z_asn_itm_2[21]),
        .O(nl_if_acc_nl__0_carry__1_i_2_n_0));
  (* HLUTNM = "lutpair19" *) 
  LUT3 #(
    .INIT(8'h71)) 
    nl_if_acc_nl__0_carry__1_i_3
       (.I0(z_mul_cmp_1_z_oreg_reg__1[4]),
        .I1(p_buf_sva_4[20]),
        .I2(z_asn_itm_2[20]),
        .O(nl_if_acc_nl__0_carry__1_i_3_n_0));
  (* HLUTNM = "lutpair18" *) 
  LUT3 #(
    .INIT(8'h71)) 
    nl_if_acc_nl__0_carry__1_i_4
       (.I0(z_mul_cmp_1_z_oreg_reg__1[3]),
        .I1(p_buf_sva_4[19]),
        .I2(z_asn_itm_2[19]),
        .O(nl_if_acc_nl__0_carry__1_i_4_n_0));
  (* HLUTNM = "lutpair17" *) 
  LUT3 #(
    .INIT(8'h71)) 
    nl_if_acc_nl__0_carry__1_i_5
       (.I0(z_mul_cmp_1_z_oreg_reg__1[2]),
        .I1(p_buf_sva_4[18]),
        .I2(z_asn_itm_2[18]),
        .O(nl_if_acc_nl__0_carry__1_i_5_n_0));
  (* HLUTNM = "lutpair16" *) 
  LUT3 #(
    .INIT(8'h71)) 
    nl_if_acc_nl__0_carry__1_i_6
       (.I0(z_mul_cmp_1_z_oreg_reg__1[1]),
        .I1(p_buf_sva_4[17]),
        .I2(z_asn_itm_2[17]),
        .O(nl_if_acc_nl__0_carry__1_i_6_n_0));
  (* HLUTNM = "lutpair15" *) 
  LUT3 #(
    .INIT(8'h71)) 
    nl_if_acc_nl__0_carry__1_i_7
       (.I0(z_mul_cmp_1_z_oreg_reg__1[0]),
        .I1(p_buf_sva_4[16]),
        .I2(z_asn_itm_2[16]),
        .O(nl_if_acc_nl__0_carry__1_i_7_n_0));
  (* HLUTNM = "lutpair22" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    nl_if_acc_nl__0_carry__1_i_9
       (.I0(z_mul_cmp_1_z_oreg_reg__1[7]),
        .I1(p_buf_sva_4[23]),
        .I2(z_asn_itm_2[23]),
        .I3(nl_if_acc_nl__0_carry__1_i_1_n_0),
        .O(nl_if_acc_nl__0_carry__1_i_9_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 nl_if_acc_nl__0_carry__2
       (.CI(nl_if_acc_nl__0_carry__1_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_nl_if_acc_nl__0_carry__2_CO_UNCONNECTED[7],nl_if_acc_nl__0_carry__2_n_1,nl_if_acc_nl__0_carry__2_n_2,nl_if_acc_nl__0_carry__2_n_3,nl_if_acc_nl__0_carry__2_n_4,nl_if_acc_nl__0_carry__2_n_5,nl_if_acc_nl__0_carry__2_n_6,nl_if_acc_nl__0_carry__2_n_7}),
        .DI({1'b0,nl_if_acc_nl__0_carry__2_i_1_n_0,nl_if_acc_nl__0_carry__2_i_2_n_0,nl_if_acc_nl__0_carry__2_i_3_n_0,nl_if_acc_nl__0_carry__2_i_4_n_0,nl_if_acc_nl__0_carry__2_i_5_n_0,nl_if_acc_nl__0_carry__2_i_6_n_0,nl_if_acc_nl__0_carry__2_i_7_n_0}),
        .O(nl_if_acc_nl[31:24]),
        .S({nl_if_acc_nl__0_carry__2_i_8_n_0,nl_if_acc_nl__0_carry__2_i_9_n_0,nl_if_acc_nl__0_carry__2_i_10_n_0,nl_if_acc_nl__0_carry__2_i_11_n_0,nl_if_acc_nl__0_carry__2_i_12_n_0,nl_if_acc_nl__0_carry__2_i_13_n_0,nl_if_acc_nl__0_carry__2_i_14_n_0,nl_if_acc_nl__0_carry__2_i_15_n_0}));
  (* HLUTNM = "lutpair28" *) 
  LUT3 #(
    .INIT(8'h71)) 
    nl_if_acc_nl__0_carry__2_i_1
       (.I0(z_mul_cmp_1_z_oreg_reg__1[13]),
        .I1(p_buf_sva_4[29]),
        .I2(z_asn_itm_2[29]),
        .O(nl_if_acc_nl__0_carry__2_i_1_n_0));
  (* HLUTNM = "lutpair28" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    nl_if_acc_nl__0_carry__2_i_10
       (.I0(z_mul_cmp_1_z_oreg_reg__1[13]),
        .I1(p_buf_sva_4[29]),
        .I2(z_asn_itm_2[29]),
        .I3(nl_if_acc_nl__0_carry__2_i_2_n_0),
        .O(nl_if_acc_nl__0_carry__2_i_10_n_0));
  (* HLUTNM = "lutpair27" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    nl_if_acc_nl__0_carry__2_i_11
       (.I0(z_mul_cmp_1_z_oreg_reg__1[12]),
        .I1(p_buf_sva_4[28]),
        .I2(z_asn_itm_2[28]),
        .I3(nl_if_acc_nl__0_carry__2_i_3_n_0),
        .O(nl_if_acc_nl__0_carry__2_i_11_n_0));
  (* HLUTNM = "lutpair26" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    nl_if_acc_nl__0_carry__2_i_12
       (.I0(z_mul_cmp_1_z_oreg_reg__1[11]),
        .I1(p_buf_sva_4[27]),
        .I2(z_asn_itm_2[27]),
        .I3(nl_if_acc_nl__0_carry__2_i_4_n_0),
        .O(nl_if_acc_nl__0_carry__2_i_12_n_0));
  (* HLUTNM = "lutpair25" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    nl_if_acc_nl__0_carry__2_i_13
       (.I0(z_mul_cmp_1_z_oreg_reg__1[10]),
        .I1(p_buf_sva_4[26]),
        .I2(z_asn_itm_2[26]),
        .I3(nl_if_acc_nl__0_carry__2_i_5_n_0),
        .O(nl_if_acc_nl__0_carry__2_i_13_n_0));
  (* HLUTNM = "lutpair24" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    nl_if_acc_nl__0_carry__2_i_14
       (.I0(z_mul_cmp_1_z_oreg_reg__1[9]),
        .I1(p_buf_sva_4[25]),
        .I2(z_asn_itm_2[25]),
        .I3(nl_if_acc_nl__0_carry__2_i_6_n_0),
        .O(nl_if_acc_nl__0_carry__2_i_14_n_0));
  (* HLUTNM = "lutpair23" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    nl_if_acc_nl__0_carry__2_i_15
       (.I0(z_mul_cmp_1_z_oreg_reg__1[8]),
        .I1(p_buf_sva_4[24]),
        .I2(z_asn_itm_2[24]),
        .I3(nl_if_acc_nl__0_carry__2_i_7_n_0),
        .O(nl_if_acc_nl__0_carry__2_i_15_n_0));
  (* HLUTNM = "lutpair27" *) 
  LUT3 #(
    .INIT(8'h71)) 
    nl_if_acc_nl__0_carry__2_i_2
       (.I0(z_mul_cmp_1_z_oreg_reg__1[12]),
        .I1(p_buf_sva_4[28]),
        .I2(z_asn_itm_2[28]),
        .O(nl_if_acc_nl__0_carry__2_i_2_n_0));
  (* HLUTNM = "lutpair26" *) 
  LUT3 #(
    .INIT(8'h71)) 
    nl_if_acc_nl__0_carry__2_i_3
       (.I0(z_mul_cmp_1_z_oreg_reg__1[11]),
        .I1(p_buf_sva_4[27]),
        .I2(z_asn_itm_2[27]),
        .O(nl_if_acc_nl__0_carry__2_i_3_n_0));
  (* HLUTNM = "lutpair25" *) 
  LUT3 #(
    .INIT(8'h71)) 
    nl_if_acc_nl__0_carry__2_i_4
       (.I0(z_mul_cmp_1_z_oreg_reg__1[10]),
        .I1(p_buf_sva_4[26]),
        .I2(z_asn_itm_2[26]),
        .O(nl_if_acc_nl__0_carry__2_i_4_n_0));
  (* HLUTNM = "lutpair24" *) 
  LUT3 #(
    .INIT(8'h71)) 
    nl_if_acc_nl__0_carry__2_i_5
       (.I0(z_mul_cmp_1_z_oreg_reg__1[9]),
        .I1(p_buf_sva_4[25]),
        .I2(z_asn_itm_2[25]),
        .O(nl_if_acc_nl__0_carry__2_i_5_n_0));
  (* HLUTNM = "lutpair23" *) 
  LUT3 #(
    .INIT(8'h71)) 
    nl_if_acc_nl__0_carry__2_i_6
       (.I0(z_mul_cmp_1_z_oreg_reg__1[8]),
        .I1(p_buf_sva_4[24]),
        .I2(z_asn_itm_2[24]),
        .O(nl_if_acc_nl__0_carry__2_i_6_n_0));
  (* HLUTNM = "lutpair22" *) 
  LUT3 #(
    .INIT(8'h71)) 
    nl_if_acc_nl__0_carry__2_i_7
       (.I0(z_mul_cmp_1_z_oreg_reg__1[7]),
        .I1(p_buf_sva_4[23]),
        .I2(z_asn_itm_2[23]),
        .O(nl_if_acc_nl__0_carry__2_i_7_n_0));
  LUT6 #(
    .INIT(64'hD42B2BD42BD4D42B)) 
    nl_if_acc_nl__0_carry__2_i_8
       (.I0(z_asn_itm_2[30]),
        .I1(p_buf_sva_4[30]),
        .I2(z_mul_cmp_1_z_oreg_reg__1[14]),
        .I3(p_buf_sva_4[31]),
        .I4(z_mul_cmp_1_z_oreg_reg__1[15]),
        .I5(z_asn_itm_2[31]),
        .O(nl_if_acc_nl__0_carry__2_i_8_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    nl_if_acc_nl__0_carry__2_i_9
       (.I0(nl_if_acc_nl__0_carry__2_i_1_n_0),
        .I1(p_buf_sva_4[30]),
        .I2(z_mul_cmp_1_z_oreg_reg__1[14]),
        .I3(z_asn_itm_2[30]),
        .O(nl_if_acc_nl__0_carry__2_i_9_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 nl_res_sva_1_carry
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({nl_res_sva_1_carry_n_0,nl_res_sva_1_carry_n_1,nl_res_sva_1_carry_n_2,nl_res_sva_1_carry_n_3,nl_res_sva_1_carry_n_4,nl_res_sva_1_carry_n_5,nl_res_sva_1_carry_n_6,nl_res_sva_1_carry_n_7}),
        .DI(z_asn_itm_2[7:0]),
        .O(nl_res_sva_1[7:0]),
        .S({mult_core_wait_dp_inst_n_110,mult_core_wait_dp_inst_n_111,mult_core_wait_dp_inst_n_112,mult_core_wait_dp_inst_n_113,mult_core_wait_dp_inst_n_114,mult_core_wait_dp_inst_n_115,mult_core_wait_dp_inst_n_116,mult_core_wait_dp_inst_n_117}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 nl_res_sva_1_carry__0
       (.CI(nl_res_sva_1_carry_n_0),
        .CI_TOP(1'b0),
        .CO({nl_res_sva_1_carry__0_n_0,nl_res_sva_1_carry__0_n_1,nl_res_sva_1_carry__0_n_2,nl_res_sva_1_carry__0_n_3,nl_res_sva_1_carry__0_n_4,nl_res_sva_1_carry__0_n_5,nl_res_sva_1_carry__0_n_6,nl_res_sva_1_carry__0_n_7}),
        .DI(z_asn_itm_2[15:8]),
        .O(nl_res_sva_1[15:8]),
        .S({mult_core_wait_dp_inst_n_118,mult_core_wait_dp_inst_n_119,mult_core_wait_dp_inst_n_120,mult_core_wait_dp_inst_n_121,mult_core_wait_dp_inst_n_122,mult_core_wait_dp_inst_n_123,mult_core_wait_dp_inst_n_124,mult_core_wait_dp_inst_n_125}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 nl_res_sva_1_carry__1
       (.CI(nl_res_sva_1_carry__0_n_0),
        .CI_TOP(1'b0),
        .CO({nl_res_sva_1_carry__1_n_0,nl_res_sva_1_carry__1_n_1,nl_res_sva_1_carry__1_n_2,nl_res_sva_1_carry__1_n_3,nl_res_sva_1_carry__1_n_4,nl_res_sva_1_carry__1_n_5,nl_res_sva_1_carry__1_n_6,nl_res_sva_1_carry__1_n_7}),
        .DI(z_asn_itm_2[23:16]),
        .O(nl_res_sva_1[23:16]),
        .S({nl_res_sva_1_carry__1_i_1_n_0,nl_res_sva_1_carry__1_i_2_n_0,nl_res_sva_1_carry__1_i_3_n_0,nl_res_sva_1_carry__1_i_4_n_0,nl_res_sva_1_carry__1_i_5_n_0,nl_res_sva_1_carry__1_i_6_n_0,nl_res_sva_1_carry__1_i_7_n_0,nl_res_sva_1_carry__1_i_8_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    nl_res_sva_1_carry__1_i_1
       (.I0(z_asn_itm_2[23]),
        .I1(z_mul_cmp_1_z_oreg_reg__1[7]),
        .O(nl_res_sva_1_carry__1_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    nl_res_sva_1_carry__1_i_2
       (.I0(z_asn_itm_2[22]),
        .I1(z_mul_cmp_1_z_oreg_reg__1[6]),
        .O(nl_res_sva_1_carry__1_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    nl_res_sva_1_carry__1_i_3
       (.I0(z_asn_itm_2[21]),
        .I1(z_mul_cmp_1_z_oreg_reg__1[5]),
        .O(nl_res_sva_1_carry__1_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    nl_res_sva_1_carry__1_i_4
       (.I0(z_asn_itm_2[20]),
        .I1(z_mul_cmp_1_z_oreg_reg__1[4]),
        .O(nl_res_sva_1_carry__1_i_4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    nl_res_sva_1_carry__1_i_5
       (.I0(z_asn_itm_2[19]),
        .I1(z_mul_cmp_1_z_oreg_reg__1[3]),
        .O(nl_res_sva_1_carry__1_i_5_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    nl_res_sva_1_carry__1_i_6
       (.I0(z_asn_itm_2[18]),
        .I1(z_mul_cmp_1_z_oreg_reg__1[2]),
        .O(nl_res_sva_1_carry__1_i_6_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    nl_res_sva_1_carry__1_i_7
       (.I0(z_asn_itm_2[17]),
        .I1(z_mul_cmp_1_z_oreg_reg__1[1]),
        .O(nl_res_sva_1_carry__1_i_7_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    nl_res_sva_1_carry__1_i_8
       (.I0(z_asn_itm_2[16]),
        .I1(z_mul_cmp_1_z_oreg_reg__1[0]),
        .O(nl_res_sva_1_carry__1_i_8_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 nl_res_sva_1_carry__2
       (.CI(nl_res_sva_1_carry__1_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_nl_res_sva_1_carry__2_CO_UNCONNECTED[7],nl_res_sva_1_carry__2_n_1,nl_res_sva_1_carry__2_n_2,nl_res_sva_1_carry__2_n_3,nl_res_sva_1_carry__2_n_4,nl_res_sva_1_carry__2_n_5,nl_res_sva_1_carry__2_n_6,nl_res_sva_1_carry__2_n_7}),
        .DI({1'b0,z_asn_itm_2[30:24]}),
        .O(nl_res_sva_1[31:24]),
        .S({nl_res_sva_1_carry__2_i_1_n_0,nl_res_sva_1_carry__2_i_2_n_0,nl_res_sva_1_carry__2_i_3_n_0,nl_res_sva_1_carry__2_i_4_n_0,nl_res_sva_1_carry__2_i_5_n_0,nl_res_sva_1_carry__2_i_6_n_0,nl_res_sva_1_carry__2_i_7_n_0,nl_res_sva_1_carry__2_i_8_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    nl_res_sva_1_carry__2_i_1
       (.I0(z_asn_itm_2[31]),
        .I1(z_mul_cmp_1_z_oreg_reg__1[15]),
        .O(nl_res_sva_1_carry__2_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    nl_res_sva_1_carry__2_i_2
       (.I0(z_asn_itm_2[30]),
        .I1(z_mul_cmp_1_z_oreg_reg__1[14]),
        .O(nl_res_sva_1_carry__2_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    nl_res_sva_1_carry__2_i_3
       (.I0(z_asn_itm_2[29]),
        .I1(z_mul_cmp_1_z_oreg_reg__1[13]),
        .O(nl_res_sva_1_carry__2_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    nl_res_sva_1_carry__2_i_4
       (.I0(z_asn_itm_2[28]),
        .I1(z_mul_cmp_1_z_oreg_reg__1[12]),
        .O(nl_res_sva_1_carry__2_i_4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    nl_res_sva_1_carry__2_i_5
       (.I0(z_asn_itm_2[27]),
        .I1(z_mul_cmp_1_z_oreg_reg__1[11]),
        .O(nl_res_sva_1_carry__2_i_5_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    nl_res_sva_1_carry__2_i_6
       (.I0(z_asn_itm_2[26]),
        .I1(z_mul_cmp_1_z_oreg_reg__1[10]),
        .O(nl_res_sva_1_carry__2_i_6_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    nl_res_sva_1_carry__2_i_7
       (.I0(z_asn_itm_2[25]),
        .I1(z_mul_cmp_1_z_oreg_reg__1[9]),
        .O(nl_res_sva_1_carry__2_i_7_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    nl_res_sva_1_carry__2_i_8
       (.I0(z_asn_itm_2[24]),
        .I1(z_mul_cmp_1_z_oreg_reg__1[8]),
        .O(nl_res_sva_1_carry__2_i_8_n_0));
  FDRE \p_buf_sva_1_reg[0] 
       (.C(clk),
        .CE(E),
        .D(\p_buf_sva_1_reg[31]_0 [0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \p_buf_sva_1_reg[10] 
       (.C(clk),
        .CE(E),
        .D(\p_buf_sva_1_reg[31]_0 [10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \p_buf_sva_1_reg[11] 
       (.C(clk),
        .CE(E),
        .D(\p_buf_sva_1_reg[31]_0 [11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \p_buf_sva_1_reg[12] 
       (.C(clk),
        .CE(E),
        .D(\p_buf_sva_1_reg[31]_0 [12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \p_buf_sva_1_reg[13] 
       (.C(clk),
        .CE(E),
        .D(\p_buf_sva_1_reg[31]_0 [13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \p_buf_sva_1_reg[14] 
       (.C(clk),
        .CE(E),
        .D(\p_buf_sva_1_reg[31]_0 [14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \p_buf_sva_1_reg[15] 
       (.C(clk),
        .CE(E),
        .D(\p_buf_sva_1_reg[31]_0 [15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \p_buf_sva_1_reg[16] 
       (.C(clk),
        .CE(E),
        .D(\p_buf_sva_1_reg[31]_0 [16]),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \p_buf_sva_1_reg[17] 
       (.C(clk),
        .CE(E),
        .D(\p_buf_sva_1_reg[31]_0 [17]),
        .Q(p_buf_sva_1[17]),
        .R(1'b0));
  FDRE \p_buf_sva_1_reg[18] 
       (.C(clk),
        .CE(E),
        .D(\p_buf_sva_1_reg[31]_0 [18]),
        .Q(p_buf_sva_1[18]),
        .R(1'b0));
  FDRE \p_buf_sva_1_reg[19] 
       (.C(clk),
        .CE(E),
        .D(\p_buf_sva_1_reg[31]_0 [19]),
        .Q(p_buf_sva_1[19]),
        .R(1'b0));
  FDRE \p_buf_sva_1_reg[1] 
       (.C(clk),
        .CE(E),
        .D(\p_buf_sva_1_reg[31]_0 [1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \p_buf_sva_1_reg[20] 
       (.C(clk),
        .CE(E),
        .D(\p_buf_sva_1_reg[31]_0 [20]),
        .Q(p_buf_sva_1[20]),
        .R(1'b0));
  FDRE \p_buf_sva_1_reg[21] 
       (.C(clk),
        .CE(E),
        .D(\p_buf_sva_1_reg[31]_0 [21]),
        .Q(p_buf_sva_1[21]),
        .R(1'b0));
  FDRE \p_buf_sva_1_reg[22] 
       (.C(clk),
        .CE(E),
        .D(\p_buf_sva_1_reg[31]_0 [22]),
        .Q(p_buf_sva_1[22]),
        .R(1'b0));
  FDRE \p_buf_sva_1_reg[23] 
       (.C(clk),
        .CE(E),
        .D(\p_buf_sva_1_reg[31]_0 [23]),
        .Q(p_buf_sva_1[23]),
        .R(1'b0));
  FDRE \p_buf_sva_1_reg[24] 
       (.C(clk),
        .CE(E),
        .D(\p_buf_sva_1_reg[31]_0 [24]),
        .Q(p_buf_sva_1[24]),
        .R(1'b0));
  FDRE \p_buf_sva_1_reg[25] 
       (.C(clk),
        .CE(E),
        .D(\p_buf_sva_1_reg[31]_0 [25]),
        .Q(p_buf_sva_1[25]),
        .R(1'b0));
  FDRE \p_buf_sva_1_reg[26] 
       (.C(clk),
        .CE(E),
        .D(\p_buf_sva_1_reg[31]_0 [26]),
        .Q(p_buf_sva_1[26]),
        .R(1'b0));
  FDRE \p_buf_sva_1_reg[27] 
       (.C(clk),
        .CE(E),
        .D(\p_buf_sva_1_reg[31]_0 [27]),
        .Q(p_buf_sva_1[27]),
        .R(1'b0));
  FDRE \p_buf_sva_1_reg[28] 
       (.C(clk),
        .CE(E),
        .D(\p_buf_sva_1_reg[31]_0 [28]),
        .Q(p_buf_sva_1[28]),
        .R(1'b0));
  FDRE \p_buf_sva_1_reg[29] 
       (.C(clk),
        .CE(E),
        .D(\p_buf_sva_1_reg[31]_0 [29]),
        .Q(p_buf_sva_1[29]),
        .R(1'b0));
  FDRE \p_buf_sva_1_reg[2] 
       (.C(clk),
        .CE(E),
        .D(\p_buf_sva_1_reg[31]_0 [2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \p_buf_sva_1_reg[30] 
       (.C(clk),
        .CE(E),
        .D(\p_buf_sva_1_reg[31]_0 [30]),
        .Q(p_buf_sva_1[30]),
        .R(1'b0));
  FDRE \p_buf_sva_1_reg[31] 
       (.C(clk),
        .CE(E),
        .D(\p_buf_sva_1_reg[31]_0 [31]),
        .Q(p_buf_sva_1[31]),
        .R(1'b0));
  FDRE \p_buf_sva_1_reg[3] 
       (.C(clk),
        .CE(E),
        .D(\p_buf_sva_1_reg[31]_0 [3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \p_buf_sva_1_reg[4] 
       (.C(clk),
        .CE(E),
        .D(\p_buf_sva_1_reg[31]_0 [4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \p_buf_sva_1_reg[5] 
       (.C(clk),
        .CE(E),
        .D(\p_buf_sva_1_reg[31]_0 [5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \p_buf_sva_1_reg[6] 
       (.C(clk),
        .CE(E),
        .D(\p_buf_sva_1_reg[31]_0 [6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \p_buf_sva_1_reg[7] 
       (.C(clk),
        .CE(E),
        .D(\p_buf_sva_1_reg[31]_0 [7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \p_buf_sva_1_reg[8] 
       (.C(clk),
        .CE(E),
        .D(\p_buf_sva_1_reg[31]_0 [8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \p_buf_sva_1_reg[9] 
       (.C(clk),
        .CE(E),
        .D(\p_buf_sva_1_reg[31]_0 [9]),
        .Q(Q[9]),
        .R(1'b0));
  FDRE \p_buf_sva_2_reg[0] 
       (.C(clk),
        .CE(complete_rsc_vzout_0),
        .D(Q[0]),
        .Q(p_buf_sva_2[0]),
        .R(1'b0));
  FDRE \p_buf_sva_2_reg[10] 
       (.C(clk),
        .CE(complete_rsc_vzout_0),
        .D(Q[10]),
        .Q(p_buf_sva_2[10]),
        .R(1'b0));
  FDRE \p_buf_sva_2_reg[11] 
       (.C(clk),
        .CE(complete_rsc_vzout_0),
        .D(Q[11]),
        .Q(p_buf_sva_2[11]),
        .R(1'b0));
  FDRE \p_buf_sva_2_reg[12] 
       (.C(clk),
        .CE(complete_rsc_vzout_0),
        .D(Q[12]),
        .Q(p_buf_sva_2[12]),
        .R(1'b0));
  FDRE \p_buf_sva_2_reg[13] 
       (.C(clk),
        .CE(complete_rsc_vzout_0),
        .D(Q[13]),
        .Q(p_buf_sva_2[13]),
        .R(1'b0));
  FDRE \p_buf_sva_2_reg[14] 
       (.C(clk),
        .CE(complete_rsc_vzout_0),
        .D(Q[14]),
        .Q(p_buf_sva_2[14]),
        .R(1'b0));
  FDRE \p_buf_sva_2_reg[15] 
       (.C(clk),
        .CE(complete_rsc_vzout_0),
        .D(Q[15]),
        .Q(p_buf_sva_2[15]),
        .R(1'b0));
  FDRE \p_buf_sva_2_reg[16] 
       (.C(clk),
        .CE(complete_rsc_vzout_0),
        .D(Q[16]),
        .Q(p_buf_sva_2[16]),
        .R(1'b0));
  FDRE \p_buf_sva_2_reg[17] 
       (.C(clk),
        .CE(complete_rsc_vzout_0),
        .D(p_buf_sva_1[17]),
        .Q(p_buf_sva_2[17]),
        .R(1'b0));
  FDRE \p_buf_sva_2_reg[18] 
       (.C(clk),
        .CE(complete_rsc_vzout_0),
        .D(p_buf_sva_1[18]),
        .Q(p_buf_sva_2[18]),
        .R(1'b0));
  FDRE \p_buf_sva_2_reg[19] 
       (.C(clk),
        .CE(complete_rsc_vzout_0),
        .D(p_buf_sva_1[19]),
        .Q(p_buf_sva_2[19]),
        .R(1'b0));
  FDRE \p_buf_sva_2_reg[1] 
       (.C(clk),
        .CE(complete_rsc_vzout_0),
        .D(Q[1]),
        .Q(p_buf_sva_2[1]),
        .R(1'b0));
  FDRE \p_buf_sva_2_reg[20] 
       (.C(clk),
        .CE(complete_rsc_vzout_0),
        .D(p_buf_sva_1[20]),
        .Q(p_buf_sva_2[20]),
        .R(1'b0));
  FDRE \p_buf_sva_2_reg[21] 
       (.C(clk),
        .CE(complete_rsc_vzout_0),
        .D(p_buf_sva_1[21]),
        .Q(p_buf_sva_2[21]),
        .R(1'b0));
  FDRE \p_buf_sva_2_reg[22] 
       (.C(clk),
        .CE(complete_rsc_vzout_0),
        .D(p_buf_sva_1[22]),
        .Q(p_buf_sva_2[22]),
        .R(1'b0));
  FDRE \p_buf_sva_2_reg[23] 
       (.C(clk),
        .CE(complete_rsc_vzout_0),
        .D(p_buf_sva_1[23]),
        .Q(p_buf_sva_2[23]),
        .R(1'b0));
  FDRE \p_buf_sva_2_reg[24] 
       (.C(clk),
        .CE(complete_rsc_vzout_0),
        .D(p_buf_sva_1[24]),
        .Q(p_buf_sva_2[24]),
        .R(1'b0));
  FDRE \p_buf_sva_2_reg[25] 
       (.C(clk),
        .CE(complete_rsc_vzout_0),
        .D(p_buf_sva_1[25]),
        .Q(p_buf_sva_2[25]),
        .R(1'b0));
  FDRE \p_buf_sva_2_reg[26] 
       (.C(clk),
        .CE(complete_rsc_vzout_0),
        .D(p_buf_sva_1[26]),
        .Q(p_buf_sva_2[26]),
        .R(1'b0));
  FDRE \p_buf_sva_2_reg[27] 
       (.C(clk),
        .CE(complete_rsc_vzout_0),
        .D(p_buf_sva_1[27]),
        .Q(p_buf_sva_2[27]),
        .R(1'b0));
  FDRE \p_buf_sva_2_reg[28] 
       (.C(clk),
        .CE(complete_rsc_vzout_0),
        .D(p_buf_sva_1[28]),
        .Q(p_buf_sva_2[28]),
        .R(1'b0));
  FDRE \p_buf_sva_2_reg[29] 
       (.C(clk),
        .CE(complete_rsc_vzout_0),
        .D(p_buf_sva_1[29]),
        .Q(p_buf_sva_2[29]),
        .R(1'b0));
  FDRE \p_buf_sva_2_reg[2] 
       (.C(clk),
        .CE(complete_rsc_vzout_0),
        .D(Q[2]),
        .Q(p_buf_sva_2[2]),
        .R(1'b0));
  FDRE \p_buf_sva_2_reg[30] 
       (.C(clk),
        .CE(complete_rsc_vzout_0),
        .D(p_buf_sva_1[30]),
        .Q(p_buf_sva_2[30]),
        .R(1'b0));
  FDRE \p_buf_sva_2_reg[31] 
       (.C(clk),
        .CE(complete_rsc_vzout_0),
        .D(p_buf_sva_1[31]),
        .Q(p_buf_sva_2[31]),
        .R(1'b0));
  FDRE \p_buf_sva_2_reg[3] 
       (.C(clk),
        .CE(complete_rsc_vzout_0),
        .D(Q[3]),
        .Q(p_buf_sva_2[3]),
        .R(1'b0));
  FDRE \p_buf_sva_2_reg[4] 
       (.C(clk),
        .CE(complete_rsc_vzout_0),
        .D(Q[4]),
        .Q(p_buf_sva_2[4]),
        .R(1'b0));
  FDRE \p_buf_sva_2_reg[5] 
       (.C(clk),
        .CE(complete_rsc_vzout_0),
        .D(Q[5]),
        .Q(p_buf_sva_2[5]),
        .R(1'b0));
  FDRE \p_buf_sva_2_reg[6] 
       (.C(clk),
        .CE(complete_rsc_vzout_0),
        .D(Q[6]),
        .Q(p_buf_sva_2[6]),
        .R(1'b0));
  FDRE \p_buf_sva_2_reg[7] 
       (.C(clk),
        .CE(complete_rsc_vzout_0),
        .D(Q[7]),
        .Q(p_buf_sva_2[7]),
        .R(1'b0));
  FDRE \p_buf_sva_2_reg[8] 
       (.C(clk),
        .CE(complete_rsc_vzout_0),
        .D(Q[8]),
        .Q(p_buf_sva_2[8]),
        .R(1'b0));
  FDRE \p_buf_sva_2_reg[9] 
       (.C(clk),
        .CE(complete_rsc_vzout_0),
        .D(Q[9]),
        .Q(p_buf_sva_2[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hBBB0000000000000)) 
    \p_buf_sva_4[31]_i_1 
       (.I0(complete_rsc_vzout),
        .I1(\p_buf_sva_2_reg[31]_0 ),
        .I2(or_61_rmff),
        .I3(reg_ensig_cgo_cse),
        .I4(asn_itm_3),
        .I5(main_stage_0_4),
        .O(p_and_cse));
  FDRE \p_buf_sva_4_reg[0] 
       (.C(clk),
        .CE(p_and_cse),
        .D(z_mul_cmp_1_b[0]),
        .Q(p_buf_sva_4[0]),
        .R(1'b0));
  FDRE \p_buf_sva_4_reg[10] 
       (.C(clk),
        .CE(p_and_cse),
        .D(z_mul_cmp_1_b[10]),
        .Q(p_buf_sva_4[10]),
        .R(1'b0));
  FDRE \p_buf_sva_4_reg[11] 
       (.C(clk),
        .CE(p_and_cse),
        .D(z_mul_cmp_1_b[11]),
        .Q(p_buf_sva_4[11]),
        .R(1'b0));
  FDRE \p_buf_sva_4_reg[12] 
       (.C(clk),
        .CE(p_and_cse),
        .D(z_mul_cmp_1_b[12]),
        .Q(p_buf_sva_4[12]),
        .R(1'b0));
  FDRE \p_buf_sva_4_reg[13] 
       (.C(clk),
        .CE(p_and_cse),
        .D(z_mul_cmp_1_b[13]),
        .Q(p_buf_sva_4[13]),
        .R(1'b0));
  FDRE \p_buf_sva_4_reg[14] 
       (.C(clk),
        .CE(p_and_cse),
        .D(z_mul_cmp_1_b[14]),
        .Q(p_buf_sva_4[14]),
        .R(1'b0));
  FDRE \p_buf_sva_4_reg[15] 
       (.C(clk),
        .CE(p_and_cse),
        .D(z_mul_cmp_1_b[15]),
        .Q(p_buf_sva_4[15]),
        .R(1'b0));
  FDRE \p_buf_sva_4_reg[16] 
       (.C(clk),
        .CE(p_and_cse),
        .D(z_mul_cmp_1_b[16]),
        .Q(p_buf_sva_4[16]),
        .R(1'b0));
  FDRE \p_buf_sva_4_reg[17] 
       (.C(clk),
        .CE(p_and_cse),
        .D(z_mul_cmp_1_b[17]),
        .Q(p_buf_sva_4[17]),
        .R(1'b0));
  FDRE \p_buf_sva_4_reg[18] 
       (.C(clk),
        .CE(p_and_cse),
        .D(z_mul_cmp_1_b[18]),
        .Q(p_buf_sva_4[18]),
        .R(1'b0));
  FDRE \p_buf_sva_4_reg[19] 
       (.C(clk),
        .CE(p_and_cse),
        .D(z_mul_cmp_1_b[19]),
        .Q(p_buf_sva_4[19]),
        .R(1'b0));
  FDRE \p_buf_sva_4_reg[1] 
       (.C(clk),
        .CE(p_and_cse),
        .D(z_mul_cmp_1_b[1]),
        .Q(p_buf_sva_4[1]),
        .R(1'b0));
  FDRE \p_buf_sva_4_reg[20] 
       (.C(clk),
        .CE(p_and_cse),
        .D(z_mul_cmp_1_b[20]),
        .Q(p_buf_sva_4[20]),
        .R(1'b0));
  FDRE \p_buf_sva_4_reg[21] 
       (.C(clk),
        .CE(p_and_cse),
        .D(z_mul_cmp_1_b[21]),
        .Q(p_buf_sva_4[21]),
        .R(1'b0));
  FDRE \p_buf_sva_4_reg[22] 
       (.C(clk),
        .CE(p_and_cse),
        .D(z_mul_cmp_1_b[22]),
        .Q(p_buf_sva_4[22]),
        .R(1'b0));
  FDRE \p_buf_sva_4_reg[23] 
       (.C(clk),
        .CE(p_and_cse),
        .D(z_mul_cmp_1_b[23]),
        .Q(p_buf_sva_4[23]),
        .R(1'b0));
  FDRE \p_buf_sva_4_reg[24] 
       (.C(clk),
        .CE(p_and_cse),
        .D(z_mul_cmp_1_b[24]),
        .Q(p_buf_sva_4[24]),
        .R(1'b0));
  FDRE \p_buf_sva_4_reg[25] 
       (.C(clk),
        .CE(p_and_cse),
        .D(z_mul_cmp_1_b[25]),
        .Q(p_buf_sva_4[25]),
        .R(1'b0));
  FDRE \p_buf_sva_4_reg[26] 
       (.C(clk),
        .CE(p_and_cse),
        .D(z_mul_cmp_1_b[26]),
        .Q(p_buf_sva_4[26]),
        .R(1'b0));
  FDRE \p_buf_sva_4_reg[27] 
       (.C(clk),
        .CE(p_and_cse),
        .D(z_mul_cmp_1_b[27]),
        .Q(p_buf_sva_4[27]),
        .R(1'b0));
  FDRE \p_buf_sva_4_reg[28] 
       (.C(clk),
        .CE(p_and_cse),
        .D(z_mul_cmp_1_b[28]),
        .Q(p_buf_sva_4[28]),
        .R(1'b0));
  FDRE \p_buf_sva_4_reg[29] 
       (.C(clk),
        .CE(p_and_cse),
        .D(z_mul_cmp_1_b[29]),
        .Q(p_buf_sva_4[29]),
        .R(1'b0));
  FDRE \p_buf_sva_4_reg[2] 
       (.C(clk),
        .CE(p_and_cse),
        .D(z_mul_cmp_1_b[2]),
        .Q(p_buf_sva_4[2]),
        .R(1'b0));
  FDRE \p_buf_sva_4_reg[30] 
       (.C(clk),
        .CE(p_and_cse),
        .D(z_mul_cmp_1_b[30]),
        .Q(p_buf_sva_4[30]),
        .R(1'b0));
  FDRE \p_buf_sva_4_reg[31] 
       (.C(clk),
        .CE(p_and_cse),
        .D(z_mul_cmp_1_b[31]),
        .Q(p_buf_sva_4[31]),
        .R(1'b0));
  FDRE \p_buf_sva_4_reg[3] 
       (.C(clk),
        .CE(p_and_cse),
        .D(z_mul_cmp_1_b[3]),
        .Q(p_buf_sva_4[3]),
        .R(1'b0));
  FDRE \p_buf_sva_4_reg[4] 
       (.C(clk),
        .CE(p_and_cse),
        .D(z_mul_cmp_1_b[4]),
        .Q(p_buf_sva_4[4]),
        .R(1'b0));
  FDRE \p_buf_sva_4_reg[5] 
       (.C(clk),
        .CE(p_and_cse),
        .D(z_mul_cmp_1_b[5]),
        .Q(p_buf_sva_4[5]),
        .R(1'b0));
  FDRE \p_buf_sva_4_reg[6] 
       (.C(clk),
        .CE(p_and_cse),
        .D(z_mul_cmp_1_b[6]),
        .Q(p_buf_sva_4[6]),
        .R(1'b0));
  FDRE \p_buf_sva_4_reg[7] 
       (.C(clk),
        .CE(p_and_cse),
        .D(z_mul_cmp_1_b[7]),
        .Q(p_buf_sva_4[7]),
        .R(1'b0));
  FDRE \p_buf_sva_4_reg[8] 
       (.C(clk),
        .CE(p_and_cse),
        .D(z_mul_cmp_1_b[8]),
        .Q(p_buf_sva_4[8]),
        .R(1'b0));
  FDRE \p_buf_sva_4_reg[9] 
       (.C(clk),
        .CE(p_and_cse),
        .D(z_mul_cmp_1_b[9]),
        .Q(p_buf_sva_4[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \return_rsci_d[0]_i_1 
       (.I0(nl_res_sva_1[0]),
        .I1(acc_nl),
        .I2(nl_if_acc_nl[0]),
        .O(MUX_v_32_2_2_return[0]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \return_rsci_d[10]_i_1 
       (.I0(nl_res_sva_1[10]),
        .I1(acc_nl),
        .I2(nl_if_acc_nl[10]),
        .O(MUX_v_32_2_2_return[10]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \return_rsci_d[11]_i_1 
       (.I0(nl_res_sva_1[11]),
        .I1(acc_nl),
        .I2(nl_if_acc_nl[11]),
        .O(MUX_v_32_2_2_return[11]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \return_rsci_d[12]_i_1 
       (.I0(nl_res_sva_1[12]),
        .I1(acc_nl),
        .I2(nl_if_acc_nl[12]),
        .O(MUX_v_32_2_2_return[12]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \return_rsci_d[13]_i_1 
       (.I0(nl_res_sva_1[13]),
        .I1(acc_nl),
        .I2(nl_if_acc_nl[13]),
        .O(MUX_v_32_2_2_return[13]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \return_rsci_d[14]_i_1 
       (.I0(nl_res_sva_1[14]),
        .I1(acc_nl),
        .I2(nl_if_acc_nl[14]),
        .O(MUX_v_32_2_2_return[14]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \return_rsci_d[15]_i_1 
       (.I0(nl_res_sva_1[15]),
        .I1(acc_nl),
        .I2(nl_if_acc_nl[15]),
        .O(MUX_v_32_2_2_return[15]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \return_rsci_d[16]_i_1 
       (.I0(nl_res_sva_1[16]),
        .I1(acc_nl),
        .I2(nl_if_acc_nl[16]),
        .O(MUX_v_32_2_2_return[16]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \return_rsci_d[17]_i_1 
       (.I0(nl_res_sva_1[17]),
        .I1(acc_nl),
        .I2(nl_if_acc_nl[17]),
        .O(MUX_v_32_2_2_return[17]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \return_rsci_d[18]_i_1 
       (.I0(nl_res_sva_1[18]),
        .I1(acc_nl),
        .I2(nl_if_acc_nl[18]),
        .O(MUX_v_32_2_2_return[18]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \return_rsci_d[19]_i_1 
       (.I0(nl_res_sva_1[19]),
        .I1(acc_nl),
        .I2(nl_if_acc_nl[19]),
        .O(MUX_v_32_2_2_return[19]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \return_rsci_d[1]_i_1 
       (.I0(nl_res_sva_1[1]),
        .I1(acc_nl),
        .I2(nl_if_acc_nl[1]),
        .O(MUX_v_32_2_2_return[1]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \return_rsci_d[20]_i_1 
       (.I0(nl_res_sva_1[20]),
        .I1(acc_nl),
        .I2(nl_if_acc_nl[20]),
        .O(MUX_v_32_2_2_return[20]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \return_rsci_d[21]_i_1 
       (.I0(nl_res_sva_1[21]),
        .I1(acc_nl),
        .I2(nl_if_acc_nl[21]),
        .O(MUX_v_32_2_2_return[21]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \return_rsci_d[22]_i_1 
       (.I0(nl_res_sva_1[22]),
        .I1(acc_nl),
        .I2(nl_if_acc_nl[22]),
        .O(MUX_v_32_2_2_return[22]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \return_rsci_d[23]_i_1 
       (.I0(nl_res_sva_1[23]),
        .I1(acc_nl),
        .I2(nl_if_acc_nl[23]),
        .O(MUX_v_32_2_2_return[23]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \return_rsci_d[24]_i_1 
       (.I0(nl_res_sva_1[24]),
        .I1(acc_nl),
        .I2(nl_if_acc_nl[24]),
        .O(MUX_v_32_2_2_return[24]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \return_rsci_d[25]_i_1 
       (.I0(nl_res_sva_1[25]),
        .I1(acc_nl),
        .I2(nl_if_acc_nl[25]),
        .O(MUX_v_32_2_2_return[25]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \return_rsci_d[26]_i_1 
       (.I0(nl_res_sva_1[26]),
        .I1(acc_nl),
        .I2(nl_if_acc_nl[26]),
        .O(MUX_v_32_2_2_return[26]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \return_rsci_d[27]_i_1 
       (.I0(nl_res_sva_1[27]),
        .I1(acc_nl),
        .I2(nl_if_acc_nl[27]),
        .O(MUX_v_32_2_2_return[27]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \return_rsci_d[28]_i_1 
       (.I0(nl_res_sva_1[28]),
        .I1(acc_nl),
        .I2(nl_if_acc_nl[28]),
        .O(MUX_v_32_2_2_return[28]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \return_rsci_d[29]_i_1 
       (.I0(nl_res_sva_1[29]),
        .I1(acc_nl),
        .I2(nl_if_acc_nl[29]),
        .O(MUX_v_32_2_2_return[29]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \return_rsci_d[2]_i_1 
       (.I0(nl_res_sva_1[2]),
        .I1(acc_nl),
        .I2(nl_if_acc_nl[2]),
        .O(MUX_v_32_2_2_return[2]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \return_rsci_d[30]_i_1 
       (.I0(nl_res_sva_1[30]),
        .I1(acc_nl),
        .I2(nl_if_acc_nl[30]),
        .O(MUX_v_32_2_2_return[30]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \return_rsci_d[31]_i_1 
       (.I0(nl_res_sva_1[31]),
        .I1(acc_nl),
        .I2(nl_if_acc_nl[31]),
        .O(MUX_v_32_2_2_return[31]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \return_rsci_d[3]_i_1 
       (.I0(nl_res_sva_1[3]),
        .I1(acc_nl),
        .I2(nl_if_acc_nl[3]),
        .O(MUX_v_32_2_2_return[3]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \return_rsci_d[4]_i_1 
       (.I0(nl_res_sva_1[4]),
        .I1(acc_nl),
        .I2(nl_if_acc_nl[4]),
        .O(MUX_v_32_2_2_return[4]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \return_rsci_d[5]_i_1 
       (.I0(nl_res_sva_1[5]),
        .I1(acc_nl),
        .I2(nl_if_acc_nl[5]),
        .O(MUX_v_32_2_2_return[5]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \return_rsci_d[6]_i_1 
       (.I0(nl_res_sva_1[6]),
        .I1(acc_nl),
        .I2(nl_if_acc_nl[6]),
        .O(MUX_v_32_2_2_return[6]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \return_rsci_d[7]_i_1 
       (.I0(nl_res_sva_1[7]),
        .I1(acc_nl),
        .I2(nl_if_acc_nl[7]),
        .O(MUX_v_32_2_2_return[7]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \return_rsci_d[8]_i_1 
       (.I0(nl_res_sva_1[8]),
        .I1(acc_nl),
        .I2(nl_if_acc_nl[8]),
        .O(MUX_v_32_2_2_return[8]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \return_rsci_d[9]_i_1 
       (.I0(nl_res_sva_1[9]),
        .I1(acc_nl),
        .I2(nl_if_acc_nl[9]),
        .O(MUX_v_32_2_2_return[9]));
  FDRE \return_rsci_d_reg[0] 
       (.C(clk),
        .CE(\z_mul_cmp_z_oreg_reg[0]__0 ),
        .D(MUX_v_32_2_2_return[0]),
        .Q(mult_cmp_return_rsc_z[0]),
        .R(1'b0));
  FDRE \return_rsci_d_reg[10] 
       (.C(clk),
        .CE(\z_mul_cmp_z_oreg_reg[0]__0 ),
        .D(MUX_v_32_2_2_return[10]),
        .Q(mult_cmp_return_rsc_z[10]),
        .R(1'b0));
  FDRE \return_rsci_d_reg[11] 
       (.C(clk),
        .CE(\z_mul_cmp_z_oreg_reg[0]__0 ),
        .D(MUX_v_32_2_2_return[11]),
        .Q(mult_cmp_return_rsc_z[11]),
        .R(1'b0));
  FDRE \return_rsci_d_reg[12] 
       (.C(clk),
        .CE(\z_mul_cmp_z_oreg_reg[0]__0 ),
        .D(MUX_v_32_2_2_return[12]),
        .Q(mult_cmp_return_rsc_z[12]),
        .R(1'b0));
  FDRE \return_rsci_d_reg[13] 
       (.C(clk),
        .CE(\z_mul_cmp_z_oreg_reg[0]__0 ),
        .D(MUX_v_32_2_2_return[13]),
        .Q(mult_cmp_return_rsc_z[13]),
        .R(1'b0));
  FDRE \return_rsci_d_reg[14] 
       (.C(clk),
        .CE(\z_mul_cmp_z_oreg_reg[0]__0 ),
        .D(MUX_v_32_2_2_return[14]),
        .Q(mult_cmp_return_rsc_z[14]),
        .R(1'b0));
  FDRE \return_rsci_d_reg[15] 
       (.C(clk),
        .CE(\z_mul_cmp_z_oreg_reg[0]__0 ),
        .D(MUX_v_32_2_2_return[15]),
        .Q(mult_cmp_return_rsc_z[15]),
        .R(1'b0));
  FDRE \return_rsci_d_reg[16] 
       (.C(clk),
        .CE(\z_mul_cmp_z_oreg_reg[0]__0 ),
        .D(MUX_v_32_2_2_return[16]),
        .Q(mult_cmp_return_rsc_z[16]),
        .R(1'b0));
  FDRE \return_rsci_d_reg[17] 
       (.C(clk),
        .CE(\z_mul_cmp_z_oreg_reg[0]__0 ),
        .D(MUX_v_32_2_2_return[17]),
        .Q(mult_cmp_return_rsc_z[17]),
        .R(1'b0));
  FDRE \return_rsci_d_reg[18] 
       (.C(clk),
        .CE(\z_mul_cmp_z_oreg_reg[0]__0 ),
        .D(MUX_v_32_2_2_return[18]),
        .Q(mult_cmp_return_rsc_z[18]),
        .R(1'b0));
  FDRE \return_rsci_d_reg[19] 
       (.C(clk),
        .CE(\z_mul_cmp_z_oreg_reg[0]__0 ),
        .D(MUX_v_32_2_2_return[19]),
        .Q(mult_cmp_return_rsc_z[19]),
        .R(1'b0));
  FDRE \return_rsci_d_reg[1] 
       (.C(clk),
        .CE(\z_mul_cmp_z_oreg_reg[0]__0 ),
        .D(MUX_v_32_2_2_return[1]),
        .Q(mult_cmp_return_rsc_z[1]),
        .R(1'b0));
  FDRE \return_rsci_d_reg[20] 
       (.C(clk),
        .CE(\z_mul_cmp_z_oreg_reg[0]__0 ),
        .D(MUX_v_32_2_2_return[20]),
        .Q(mult_cmp_return_rsc_z[20]),
        .R(1'b0));
  FDRE \return_rsci_d_reg[21] 
       (.C(clk),
        .CE(\z_mul_cmp_z_oreg_reg[0]__0 ),
        .D(MUX_v_32_2_2_return[21]),
        .Q(mult_cmp_return_rsc_z[21]),
        .R(1'b0));
  FDRE \return_rsci_d_reg[22] 
       (.C(clk),
        .CE(\z_mul_cmp_z_oreg_reg[0]__0 ),
        .D(MUX_v_32_2_2_return[22]),
        .Q(mult_cmp_return_rsc_z[22]),
        .R(1'b0));
  FDRE \return_rsci_d_reg[23] 
       (.C(clk),
        .CE(\z_mul_cmp_z_oreg_reg[0]__0 ),
        .D(MUX_v_32_2_2_return[23]),
        .Q(mult_cmp_return_rsc_z[23]),
        .R(1'b0));
  FDRE \return_rsci_d_reg[24] 
       (.C(clk),
        .CE(\z_mul_cmp_z_oreg_reg[0]__0 ),
        .D(MUX_v_32_2_2_return[24]),
        .Q(mult_cmp_return_rsc_z[24]),
        .R(1'b0));
  FDRE \return_rsci_d_reg[25] 
       (.C(clk),
        .CE(\z_mul_cmp_z_oreg_reg[0]__0 ),
        .D(MUX_v_32_2_2_return[25]),
        .Q(mult_cmp_return_rsc_z[25]),
        .R(1'b0));
  FDRE \return_rsci_d_reg[26] 
       (.C(clk),
        .CE(\z_mul_cmp_z_oreg_reg[0]__0 ),
        .D(MUX_v_32_2_2_return[26]),
        .Q(mult_cmp_return_rsc_z[26]),
        .R(1'b0));
  FDRE \return_rsci_d_reg[27] 
       (.C(clk),
        .CE(\z_mul_cmp_z_oreg_reg[0]__0 ),
        .D(MUX_v_32_2_2_return[27]),
        .Q(mult_cmp_return_rsc_z[27]),
        .R(1'b0));
  FDRE \return_rsci_d_reg[28] 
       (.C(clk),
        .CE(\z_mul_cmp_z_oreg_reg[0]__0 ),
        .D(MUX_v_32_2_2_return[28]),
        .Q(mult_cmp_return_rsc_z[28]),
        .R(1'b0));
  FDRE \return_rsci_d_reg[29] 
       (.C(clk),
        .CE(\z_mul_cmp_z_oreg_reg[0]__0 ),
        .D(MUX_v_32_2_2_return[29]),
        .Q(mult_cmp_return_rsc_z[29]),
        .R(1'b0));
  FDRE \return_rsci_d_reg[2] 
       (.C(clk),
        .CE(\z_mul_cmp_z_oreg_reg[0]__0 ),
        .D(MUX_v_32_2_2_return[2]),
        .Q(mult_cmp_return_rsc_z[2]),
        .R(1'b0));
  FDRE \return_rsci_d_reg[30] 
       (.C(clk),
        .CE(\z_mul_cmp_z_oreg_reg[0]__0 ),
        .D(MUX_v_32_2_2_return[30]),
        .Q(mult_cmp_return_rsc_z[30]),
        .R(1'b0));
  FDRE \return_rsci_d_reg[31] 
       (.C(clk),
        .CE(\z_mul_cmp_z_oreg_reg[0]__0 ),
        .D(MUX_v_32_2_2_return[31]),
        .Q(mult_cmp_return_rsc_z[31]),
        .R(1'b0));
  FDRE \return_rsci_d_reg[3] 
       (.C(clk),
        .CE(\z_mul_cmp_z_oreg_reg[0]__0 ),
        .D(MUX_v_32_2_2_return[3]),
        .Q(mult_cmp_return_rsc_z[3]),
        .R(1'b0));
  FDRE \return_rsci_d_reg[4] 
       (.C(clk),
        .CE(\z_mul_cmp_z_oreg_reg[0]__0 ),
        .D(MUX_v_32_2_2_return[4]),
        .Q(mult_cmp_return_rsc_z[4]),
        .R(1'b0));
  FDRE \return_rsci_d_reg[5] 
       (.C(clk),
        .CE(\z_mul_cmp_z_oreg_reg[0]__0 ),
        .D(MUX_v_32_2_2_return[5]),
        .Q(mult_cmp_return_rsc_z[5]),
        .R(1'b0));
  FDRE \return_rsci_d_reg[6] 
       (.C(clk),
        .CE(\z_mul_cmp_z_oreg_reg[0]__0 ),
        .D(MUX_v_32_2_2_return[6]),
        .Q(mult_cmp_return_rsc_z[6]),
        .R(1'b0));
  FDRE \return_rsci_d_reg[7] 
       (.C(clk),
        .CE(\z_mul_cmp_z_oreg_reg[0]__0 ),
        .D(MUX_v_32_2_2_return[7]),
        .Q(mult_cmp_return_rsc_z[7]),
        .R(1'b0));
  FDRE \return_rsci_d_reg[8] 
       (.C(clk),
        .CE(\z_mul_cmp_z_oreg_reg[0]__0 ),
        .D(MUX_v_32_2_2_return[8]),
        .Q(mult_cmp_return_rsc_z[8]),
        .R(1'b0));
  FDRE \return_rsci_d_reg[9] 
       (.C(clk),
        .CE(\z_mul_cmp_z_oreg_reg[0]__0 ),
        .D(MUX_v_32_2_2_return[9]),
        .Q(mult_cmp_return_rsc_z[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \vec_rsc_0_7_d[0]_INST_0 
       (.I0(mult_cmp_return_rsc_z[0]),
        .I1(\vec_rsc_0_7_d[0] [1]),
        .I2(\vec_rsc_0_7_d[31] [0]),
        .O(vec_rsc_0_7_d[0]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \vec_rsc_0_7_d[10]_INST_0 
       (.I0(mult_cmp_return_rsc_z[10]),
        .I1(\vec_rsc_0_7_d[0] [1]),
        .I2(\vec_rsc_0_7_d[31] [10]),
        .O(vec_rsc_0_7_d[10]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \vec_rsc_0_7_d[11]_INST_0 
       (.I0(mult_cmp_return_rsc_z[11]),
        .I1(\vec_rsc_0_7_d[0] [1]),
        .I2(\vec_rsc_0_7_d[31] [11]),
        .O(vec_rsc_0_7_d[11]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \vec_rsc_0_7_d[12]_INST_0 
       (.I0(mult_cmp_return_rsc_z[12]),
        .I1(\vec_rsc_0_7_d[0] [1]),
        .I2(\vec_rsc_0_7_d[31] [12]),
        .O(vec_rsc_0_7_d[12]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \vec_rsc_0_7_d[13]_INST_0 
       (.I0(mult_cmp_return_rsc_z[13]),
        .I1(\vec_rsc_0_7_d[0] [1]),
        .I2(\vec_rsc_0_7_d[31] [13]),
        .O(vec_rsc_0_7_d[13]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \vec_rsc_0_7_d[14]_INST_0 
       (.I0(mult_cmp_return_rsc_z[14]),
        .I1(\vec_rsc_0_7_d[0] [1]),
        .I2(\vec_rsc_0_7_d[31] [14]),
        .O(vec_rsc_0_7_d[14]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \vec_rsc_0_7_d[15]_INST_0 
       (.I0(mult_cmp_return_rsc_z[15]),
        .I1(\vec_rsc_0_7_d[0] [1]),
        .I2(\vec_rsc_0_7_d[31] [15]),
        .O(vec_rsc_0_7_d[15]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \vec_rsc_0_7_d[16]_INST_0 
       (.I0(mult_cmp_return_rsc_z[16]),
        .I1(\vec_rsc_0_7_d[0] [1]),
        .I2(\vec_rsc_0_7_d[31] [16]),
        .O(vec_rsc_0_7_d[16]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \vec_rsc_0_7_d[17]_INST_0 
       (.I0(mult_cmp_return_rsc_z[17]),
        .I1(\vec_rsc_0_7_d[0] [1]),
        .I2(\vec_rsc_0_7_d[31] [17]),
        .O(vec_rsc_0_7_d[17]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \vec_rsc_0_7_d[18]_INST_0 
       (.I0(mult_cmp_return_rsc_z[18]),
        .I1(\vec_rsc_0_7_d[0] [1]),
        .I2(\vec_rsc_0_7_d[31] [18]),
        .O(vec_rsc_0_7_d[18]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \vec_rsc_0_7_d[19]_INST_0 
       (.I0(mult_cmp_return_rsc_z[19]),
        .I1(\vec_rsc_0_7_d[0] [1]),
        .I2(\vec_rsc_0_7_d[31] [19]),
        .O(vec_rsc_0_7_d[19]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \vec_rsc_0_7_d[1]_INST_0 
       (.I0(mult_cmp_return_rsc_z[1]),
        .I1(\vec_rsc_0_7_d[0] [1]),
        .I2(\vec_rsc_0_7_d[31] [1]),
        .O(vec_rsc_0_7_d[1]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \vec_rsc_0_7_d[20]_INST_0 
       (.I0(mult_cmp_return_rsc_z[20]),
        .I1(\vec_rsc_0_7_d[0] [1]),
        .I2(\vec_rsc_0_7_d[31] [20]),
        .O(vec_rsc_0_7_d[20]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \vec_rsc_0_7_d[21]_INST_0 
       (.I0(mult_cmp_return_rsc_z[21]),
        .I1(\vec_rsc_0_7_d[0] [1]),
        .I2(\vec_rsc_0_7_d[31] [21]),
        .O(vec_rsc_0_7_d[21]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \vec_rsc_0_7_d[22]_INST_0 
       (.I0(mult_cmp_return_rsc_z[22]),
        .I1(\vec_rsc_0_7_d[0] [1]),
        .I2(\vec_rsc_0_7_d[31] [22]),
        .O(vec_rsc_0_7_d[22]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \vec_rsc_0_7_d[23]_INST_0 
       (.I0(mult_cmp_return_rsc_z[23]),
        .I1(\vec_rsc_0_7_d[0] [1]),
        .I2(\vec_rsc_0_7_d[31] [23]),
        .O(vec_rsc_0_7_d[23]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \vec_rsc_0_7_d[24]_INST_0 
       (.I0(mult_cmp_return_rsc_z[24]),
        .I1(\vec_rsc_0_7_d[0] [1]),
        .I2(\vec_rsc_0_7_d[31] [24]),
        .O(vec_rsc_0_7_d[24]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \vec_rsc_0_7_d[25]_INST_0 
       (.I0(mult_cmp_return_rsc_z[25]),
        .I1(\vec_rsc_0_7_d[0] [1]),
        .I2(\vec_rsc_0_7_d[31] [25]),
        .O(vec_rsc_0_7_d[25]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \vec_rsc_0_7_d[26]_INST_0 
       (.I0(mult_cmp_return_rsc_z[26]),
        .I1(\vec_rsc_0_7_d[0] [1]),
        .I2(\vec_rsc_0_7_d[31] [26]),
        .O(vec_rsc_0_7_d[26]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \vec_rsc_0_7_d[27]_INST_0 
       (.I0(mult_cmp_return_rsc_z[27]),
        .I1(\vec_rsc_0_7_d[0] [1]),
        .I2(\vec_rsc_0_7_d[31] [27]),
        .O(vec_rsc_0_7_d[27]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \vec_rsc_0_7_d[28]_INST_0 
       (.I0(mult_cmp_return_rsc_z[28]),
        .I1(\vec_rsc_0_7_d[0] [1]),
        .I2(\vec_rsc_0_7_d[31] [28]),
        .O(vec_rsc_0_7_d[28]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \vec_rsc_0_7_d[29]_INST_0 
       (.I0(mult_cmp_return_rsc_z[29]),
        .I1(\vec_rsc_0_7_d[0] [1]),
        .I2(\vec_rsc_0_7_d[31] [29]),
        .O(vec_rsc_0_7_d[29]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \vec_rsc_0_7_d[2]_INST_0 
       (.I0(mult_cmp_return_rsc_z[2]),
        .I1(\vec_rsc_0_7_d[0] [1]),
        .I2(\vec_rsc_0_7_d[31] [2]),
        .O(vec_rsc_0_7_d[2]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \vec_rsc_0_7_d[30]_INST_0 
       (.I0(mult_cmp_return_rsc_z[30]),
        .I1(\vec_rsc_0_7_d[0] [1]),
        .I2(\vec_rsc_0_7_d[31] [30]),
        .O(vec_rsc_0_7_d[30]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \vec_rsc_0_7_d[31]_INST_0 
       (.I0(mult_cmp_return_rsc_z[31]),
        .I1(\vec_rsc_0_7_d[0] [1]),
        .I2(\vec_rsc_0_7_d[31] [31]),
        .O(vec_rsc_0_7_d[31]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \vec_rsc_0_7_d[3]_INST_0 
       (.I0(mult_cmp_return_rsc_z[3]),
        .I1(\vec_rsc_0_7_d[0] [1]),
        .I2(\vec_rsc_0_7_d[31] [3]),
        .O(vec_rsc_0_7_d[3]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \vec_rsc_0_7_d[4]_INST_0 
       (.I0(mult_cmp_return_rsc_z[4]),
        .I1(\vec_rsc_0_7_d[0] [1]),
        .I2(\vec_rsc_0_7_d[31] [4]),
        .O(vec_rsc_0_7_d[4]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \vec_rsc_0_7_d[5]_INST_0 
       (.I0(mult_cmp_return_rsc_z[5]),
        .I1(\vec_rsc_0_7_d[0] [1]),
        .I2(\vec_rsc_0_7_d[31] [5]),
        .O(vec_rsc_0_7_d[5]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \vec_rsc_0_7_d[6]_INST_0 
       (.I0(mult_cmp_return_rsc_z[6]),
        .I1(\vec_rsc_0_7_d[0] [1]),
        .I2(\vec_rsc_0_7_d[31] [6]),
        .O(vec_rsc_0_7_d[6]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \vec_rsc_0_7_d[7]_INST_0 
       (.I0(mult_cmp_return_rsc_z[7]),
        .I1(\vec_rsc_0_7_d[0] [1]),
        .I2(\vec_rsc_0_7_d[31] [7]),
        .O(vec_rsc_0_7_d[7]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \vec_rsc_0_7_d[8]_INST_0 
       (.I0(mult_cmp_return_rsc_z[8]),
        .I1(\vec_rsc_0_7_d[0] [1]),
        .I2(\vec_rsc_0_7_d[31] [8]),
        .O(vec_rsc_0_7_d[8]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \vec_rsc_0_7_d[9]_INST_0 
       (.I0(mult_cmp_return_rsc_z[9]),
        .I1(\vec_rsc_0_7_d[0] [1]),
        .I2(\vec_rsc_0_7_d[31] [9]),
        .O(vec_rsc_0_7_d[9]));
  LUT6 #(
    .INIT(64'hBBB0000000000000)) 
    \z_asn_itm_1[31]_i_1 
       (.I0(complete_rsc_vzout),
        .I1(\p_buf_sva_2_reg[31]_0 ),
        .I2(or_61_rmff),
        .I3(reg_ensig_cgo_cse),
        .I4(asn_itm_2),
        .I5(main_stage_0_3),
        .O(z_asn_itm_10));
  FDRE \z_asn_itm_1_reg[0] 
       (.C(clk),
        .CE(z_asn_itm_10),
        .D(mult_core_wait_dp_inst_n_210),
        .Q(z_asn_itm_1[0]),
        .R(1'b0));
  FDRE \z_asn_itm_1_reg[10] 
       (.C(clk),
        .CE(z_asn_itm_10),
        .D(mult_core_wait_dp_inst_n_200),
        .Q(z_asn_itm_1[10]),
        .R(1'b0));
  FDRE \z_asn_itm_1_reg[11] 
       (.C(clk),
        .CE(z_asn_itm_10),
        .D(mult_core_wait_dp_inst_n_199),
        .Q(z_asn_itm_1[11]),
        .R(1'b0));
  FDRE \z_asn_itm_1_reg[12] 
       (.C(clk),
        .CE(z_asn_itm_10),
        .D(mult_core_wait_dp_inst_n_198),
        .Q(z_asn_itm_1[12]),
        .R(1'b0));
  FDRE \z_asn_itm_1_reg[13] 
       (.C(clk),
        .CE(z_asn_itm_10),
        .D(mult_core_wait_dp_inst_n_197),
        .Q(z_asn_itm_1[13]),
        .R(1'b0));
  FDRE \z_asn_itm_1_reg[14] 
       (.C(clk),
        .CE(z_asn_itm_10),
        .D(mult_core_wait_dp_inst_n_196),
        .Q(z_asn_itm_1[14]),
        .R(1'b0));
  FDRE \z_asn_itm_1_reg[15] 
       (.C(clk),
        .CE(z_asn_itm_10),
        .D(mult_core_wait_dp_inst_n_195),
        .Q(z_asn_itm_1[15]),
        .R(1'b0));
  FDRE \z_asn_itm_1_reg[16] 
       (.C(clk),
        .CE(z_asn_itm_10),
        .D(\z_asn_itm_1_reg[31]_0 [0]),
        .Q(z_asn_itm_1[16]),
        .R(1'b0));
  FDRE \z_asn_itm_1_reg[17] 
       (.C(clk),
        .CE(z_asn_itm_10),
        .D(\z_asn_itm_1_reg[31]_0 [1]),
        .Q(z_asn_itm_1[17]),
        .R(1'b0));
  FDRE \z_asn_itm_1_reg[18] 
       (.C(clk),
        .CE(z_asn_itm_10),
        .D(\z_asn_itm_1_reg[31]_0 [2]),
        .Q(z_asn_itm_1[18]),
        .R(1'b0));
  FDRE \z_asn_itm_1_reg[19] 
       (.C(clk),
        .CE(z_asn_itm_10),
        .D(\z_asn_itm_1_reg[31]_0 [3]),
        .Q(z_asn_itm_1[19]),
        .R(1'b0));
  FDRE \z_asn_itm_1_reg[1] 
       (.C(clk),
        .CE(z_asn_itm_10),
        .D(mult_core_wait_dp_inst_n_209),
        .Q(z_asn_itm_1[1]),
        .R(1'b0));
  FDRE \z_asn_itm_1_reg[20] 
       (.C(clk),
        .CE(z_asn_itm_10),
        .D(\z_asn_itm_1_reg[31]_0 [4]),
        .Q(z_asn_itm_1[20]),
        .R(1'b0));
  FDRE \z_asn_itm_1_reg[21] 
       (.C(clk),
        .CE(z_asn_itm_10),
        .D(\z_asn_itm_1_reg[31]_0 [5]),
        .Q(z_asn_itm_1[21]),
        .R(1'b0));
  FDRE \z_asn_itm_1_reg[22] 
       (.C(clk),
        .CE(z_asn_itm_10),
        .D(\z_asn_itm_1_reg[31]_0 [6]),
        .Q(z_asn_itm_1[22]),
        .R(1'b0));
  FDRE \z_asn_itm_1_reg[23] 
       (.C(clk),
        .CE(z_asn_itm_10),
        .D(\z_asn_itm_1_reg[31]_0 [7]),
        .Q(z_asn_itm_1[23]),
        .R(1'b0));
  FDRE \z_asn_itm_1_reg[24] 
       (.C(clk),
        .CE(z_asn_itm_10),
        .D(\z_asn_itm_1_reg[31]_0 [8]),
        .Q(z_asn_itm_1[24]),
        .R(1'b0));
  FDRE \z_asn_itm_1_reg[25] 
       (.C(clk),
        .CE(z_asn_itm_10),
        .D(\z_asn_itm_1_reg[31]_0 [9]),
        .Q(z_asn_itm_1[25]),
        .R(1'b0));
  FDRE \z_asn_itm_1_reg[26] 
       (.C(clk),
        .CE(z_asn_itm_10),
        .D(\z_asn_itm_1_reg[31]_0 [10]),
        .Q(z_asn_itm_1[26]),
        .R(1'b0));
  FDRE \z_asn_itm_1_reg[27] 
       (.C(clk),
        .CE(z_asn_itm_10),
        .D(\z_asn_itm_1_reg[31]_0 [11]),
        .Q(z_asn_itm_1[27]),
        .R(1'b0));
  FDRE \z_asn_itm_1_reg[28] 
       (.C(clk),
        .CE(z_asn_itm_10),
        .D(\z_asn_itm_1_reg[31]_0 [12]),
        .Q(z_asn_itm_1[28]),
        .R(1'b0));
  FDRE \z_asn_itm_1_reg[29] 
       (.C(clk),
        .CE(z_asn_itm_10),
        .D(\z_asn_itm_1_reg[31]_0 [13]),
        .Q(z_asn_itm_1[29]),
        .R(1'b0));
  FDRE \z_asn_itm_1_reg[2] 
       (.C(clk),
        .CE(z_asn_itm_10),
        .D(mult_core_wait_dp_inst_n_208),
        .Q(z_asn_itm_1[2]),
        .R(1'b0));
  FDRE \z_asn_itm_1_reg[30] 
       (.C(clk),
        .CE(z_asn_itm_10),
        .D(\z_asn_itm_1_reg[31]_0 [14]),
        .Q(z_asn_itm_1[30]),
        .R(1'b0));
  FDRE \z_asn_itm_1_reg[31] 
       (.C(clk),
        .CE(z_asn_itm_10),
        .D(\z_asn_itm_1_reg[31]_0 [15]),
        .Q(z_asn_itm_1[31]),
        .R(1'b0));
  FDRE \z_asn_itm_1_reg[3] 
       (.C(clk),
        .CE(z_asn_itm_10),
        .D(mult_core_wait_dp_inst_n_207),
        .Q(z_asn_itm_1[3]),
        .R(1'b0));
  FDRE \z_asn_itm_1_reg[4] 
       (.C(clk),
        .CE(z_asn_itm_10),
        .D(mult_core_wait_dp_inst_n_206),
        .Q(z_asn_itm_1[4]),
        .R(1'b0));
  FDRE \z_asn_itm_1_reg[5] 
       (.C(clk),
        .CE(z_asn_itm_10),
        .D(mult_core_wait_dp_inst_n_205),
        .Q(z_asn_itm_1[5]),
        .R(1'b0));
  FDRE \z_asn_itm_1_reg[6] 
       (.C(clk),
        .CE(z_asn_itm_10),
        .D(mult_core_wait_dp_inst_n_204),
        .Q(z_asn_itm_1[6]),
        .R(1'b0));
  FDRE \z_asn_itm_1_reg[7] 
       (.C(clk),
        .CE(z_asn_itm_10),
        .D(mult_core_wait_dp_inst_n_203),
        .Q(z_asn_itm_1[7]),
        .R(1'b0));
  FDRE \z_asn_itm_1_reg[8] 
       (.C(clk),
        .CE(z_asn_itm_10),
        .D(mult_core_wait_dp_inst_n_202),
        .Q(z_asn_itm_1[8]),
        .R(1'b0));
  FDRE \z_asn_itm_1_reg[9] 
       (.C(clk),
        .CE(z_asn_itm_10),
        .D(mult_core_wait_dp_inst_n_201),
        .Q(z_asn_itm_1[9]),
        .R(1'b0));
  FDRE \z_asn_itm_2_reg[0] 
       (.C(clk),
        .CE(p_and_cse),
        .D(z_asn_itm_1[0]),
        .Q(z_asn_itm_2[0]),
        .R(1'b0));
  FDRE \z_asn_itm_2_reg[10] 
       (.C(clk),
        .CE(p_and_cse),
        .D(z_asn_itm_1[10]),
        .Q(z_asn_itm_2[10]),
        .R(1'b0));
  FDRE \z_asn_itm_2_reg[11] 
       (.C(clk),
        .CE(p_and_cse),
        .D(z_asn_itm_1[11]),
        .Q(z_asn_itm_2[11]),
        .R(1'b0));
  FDRE \z_asn_itm_2_reg[12] 
       (.C(clk),
        .CE(p_and_cse),
        .D(z_asn_itm_1[12]),
        .Q(z_asn_itm_2[12]),
        .R(1'b0));
  FDRE \z_asn_itm_2_reg[13] 
       (.C(clk),
        .CE(p_and_cse),
        .D(z_asn_itm_1[13]),
        .Q(z_asn_itm_2[13]),
        .R(1'b0));
  FDRE \z_asn_itm_2_reg[14] 
       (.C(clk),
        .CE(p_and_cse),
        .D(z_asn_itm_1[14]),
        .Q(z_asn_itm_2[14]),
        .R(1'b0));
  FDRE \z_asn_itm_2_reg[15] 
       (.C(clk),
        .CE(p_and_cse),
        .D(z_asn_itm_1[15]),
        .Q(z_asn_itm_2[15]),
        .R(1'b0));
  FDRE \z_asn_itm_2_reg[16] 
       (.C(clk),
        .CE(p_and_cse),
        .D(z_asn_itm_1[16]),
        .Q(z_asn_itm_2[16]),
        .R(1'b0));
  FDRE \z_asn_itm_2_reg[17] 
       (.C(clk),
        .CE(p_and_cse),
        .D(z_asn_itm_1[17]),
        .Q(z_asn_itm_2[17]),
        .R(1'b0));
  FDRE \z_asn_itm_2_reg[18] 
       (.C(clk),
        .CE(p_and_cse),
        .D(z_asn_itm_1[18]),
        .Q(z_asn_itm_2[18]),
        .R(1'b0));
  FDRE \z_asn_itm_2_reg[19] 
       (.C(clk),
        .CE(p_and_cse),
        .D(z_asn_itm_1[19]),
        .Q(z_asn_itm_2[19]),
        .R(1'b0));
  FDRE \z_asn_itm_2_reg[1] 
       (.C(clk),
        .CE(p_and_cse),
        .D(z_asn_itm_1[1]),
        .Q(z_asn_itm_2[1]),
        .R(1'b0));
  FDRE \z_asn_itm_2_reg[20] 
       (.C(clk),
        .CE(p_and_cse),
        .D(z_asn_itm_1[20]),
        .Q(z_asn_itm_2[20]),
        .R(1'b0));
  FDRE \z_asn_itm_2_reg[21] 
       (.C(clk),
        .CE(p_and_cse),
        .D(z_asn_itm_1[21]),
        .Q(z_asn_itm_2[21]),
        .R(1'b0));
  FDRE \z_asn_itm_2_reg[22] 
       (.C(clk),
        .CE(p_and_cse),
        .D(z_asn_itm_1[22]),
        .Q(z_asn_itm_2[22]),
        .R(1'b0));
  FDRE \z_asn_itm_2_reg[23] 
       (.C(clk),
        .CE(p_and_cse),
        .D(z_asn_itm_1[23]),
        .Q(z_asn_itm_2[23]),
        .R(1'b0));
  FDRE \z_asn_itm_2_reg[24] 
       (.C(clk),
        .CE(p_and_cse),
        .D(z_asn_itm_1[24]),
        .Q(z_asn_itm_2[24]),
        .R(1'b0));
  FDRE \z_asn_itm_2_reg[25] 
       (.C(clk),
        .CE(p_and_cse),
        .D(z_asn_itm_1[25]),
        .Q(z_asn_itm_2[25]),
        .R(1'b0));
  FDRE \z_asn_itm_2_reg[26] 
       (.C(clk),
        .CE(p_and_cse),
        .D(z_asn_itm_1[26]),
        .Q(z_asn_itm_2[26]),
        .R(1'b0));
  FDRE \z_asn_itm_2_reg[27] 
       (.C(clk),
        .CE(p_and_cse),
        .D(z_asn_itm_1[27]),
        .Q(z_asn_itm_2[27]),
        .R(1'b0));
  FDRE \z_asn_itm_2_reg[28] 
       (.C(clk),
        .CE(p_and_cse),
        .D(z_asn_itm_1[28]),
        .Q(z_asn_itm_2[28]),
        .R(1'b0));
  FDRE \z_asn_itm_2_reg[29] 
       (.C(clk),
        .CE(p_and_cse),
        .D(z_asn_itm_1[29]),
        .Q(z_asn_itm_2[29]),
        .R(1'b0));
  FDRE \z_asn_itm_2_reg[2] 
       (.C(clk),
        .CE(p_and_cse),
        .D(z_asn_itm_1[2]),
        .Q(z_asn_itm_2[2]),
        .R(1'b0));
  FDRE \z_asn_itm_2_reg[30] 
       (.C(clk),
        .CE(p_and_cse),
        .D(z_asn_itm_1[30]),
        .Q(z_asn_itm_2[30]),
        .R(1'b0));
  FDRE \z_asn_itm_2_reg[31] 
       (.C(clk),
        .CE(p_and_cse),
        .D(z_asn_itm_1[31]),
        .Q(z_asn_itm_2[31]),
        .R(1'b0));
  FDRE \z_asn_itm_2_reg[3] 
       (.C(clk),
        .CE(p_and_cse),
        .D(z_asn_itm_1[3]),
        .Q(z_asn_itm_2[3]),
        .R(1'b0));
  FDRE \z_asn_itm_2_reg[4] 
       (.C(clk),
        .CE(p_and_cse),
        .D(z_asn_itm_1[4]),
        .Q(z_asn_itm_2[4]),
        .R(1'b0));
  FDRE \z_asn_itm_2_reg[5] 
       (.C(clk),
        .CE(p_and_cse),
        .D(z_asn_itm_1[5]),
        .Q(z_asn_itm_2[5]),
        .R(1'b0));
  FDRE \z_asn_itm_2_reg[6] 
       (.C(clk),
        .CE(p_and_cse),
        .D(z_asn_itm_1[6]),
        .Q(z_asn_itm_2[6]),
        .R(1'b0));
  FDRE \z_asn_itm_2_reg[7] 
       (.C(clk),
        .CE(p_and_cse),
        .D(z_asn_itm_1[7]),
        .Q(z_asn_itm_2[7]),
        .R(1'b0));
  FDRE \z_asn_itm_2_reg[8] 
       (.C(clk),
        .CE(p_and_cse),
        .D(z_asn_itm_1[8]),
        .Q(z_asn_itm_2[8]),
        .R(1'b0));
  FDRE \z_asn_itm_2_reg[9] 
       (.C(clk),
        .CE(p_and_cse),
        .D(z_asn_itm_1[9]),
        .Q(z_asn_itm_2[9]),
        .R(1'b0));
  FDRE \z_mul_cmp_1_b_reg[0] 
       (.C(clk),
        .CE(\z_mul_cmp_z_oreg_reg[0]__0 ),
        .D(p_buf_sva_2[0]),
        .Q(z_mul_cmp_1_b[0]),
        .R(1'b0));
  FDRE \z_mul_cmp_1_b_reg[10] 
       (.C(clk),
        .CE(\z_mul_cmp_z_oreg_reg[0]__0 ),
        .D(p_buf_sva_2[10]),
        .Q(z_mul_cmp_1_b[10]),
        .R(1'b0));
  FDRE \z_mul_cmp_1_b_reg[11] 
       (.C(clk),
        .CE(\z_mul_cmp_z_oreg_reg[0]__0 ),
        .D(p_buf_sva_2[11]),
        .Q(z_mul_cmp_1_b[11]),
        .R(1'b0));
  FDRE \z_mul_cmp_1_b_reg[12] 
       (.C(clk),
        .CE(\z_mul_cmp_z_oreg_reg[0]__0 ),
        .D(p_buf_sva_2[12]),
        .Q(z_mul_cmp_1_b[12]),
        .R(1'b0));
  FDRE \z_mul_cmp_1_b_reg[13] 
       (.C(clk),
        .CE(\z_mul_cmp_z_oreg_reg[0]__0 ),
        .D(p_buf_sva_2[13]),
        .Q(z_mul_cmp_1_b[13]),
        .R(1'b0));
  FDRE \z_mul_cmp_1_b_reg[14] 
       (.C(clk),
        .CE(\z_mul_cmp_z_oreg_reg[0]__0 ),
        .D(p_buf_sva_2[14]),
        .Q(z_mul_cmp_1_b[14]),
        .R(1'b0));
  FDRE \z_mul_cmp_1_b_reg[15] 
       (.C(clk),
        .CE(\z_mul_cmp_z_oreg_reg[0]__0 ),
        .D(p_buf_sva_2[15]),
        .Q(z_mul_cmp_1_b[15]),
        .R(1'b0));
  FDRE \z_mul_cmp_1_b_reg[16] 
       (.C(clk),
        .CE(\z_mul_cmp_z_oreg_reg[0]__0 ),
        .D(p_buf_sva_2[16]),
        .Q(z_mul_cmp_1_b[16]),
        .R(1'b0));
  FDRE \z_mul_cmp_1_b_reg[17] 
       (.C(clk),
        .CE(\z_mul_cmp_z_oreg_reg[0]__0 ),
        .D(p_buf_sva_2[17]),
        .Q(z_mul_cmp_1_b[17]),
        .R(1'b0));
  FDRE \z_mul_cmp_1_b_reg[18] 
       (.C(clk),
        .CE(\z_mul_cmp_z_oreg_reg[0]__0 ),
        .D(p_buf_sva_2[18]),
        .Q(z_mul_cmp_1_b[18]),
        .R(1'b0));
  FDRE \z_mul_cmp_1_b_reg[19] 
       (.C(clk),
        .CE(\z_mul_cmp_z_oreg_reg[0]__0 ),
        .D(p_buf_sva_2[19]),
        .Q(z_mul_cmp_1_b[19]),
        .R(1'b0));
  FDRE \z_mul_cmp_1_b_reg[1] 
       (.C(clk),
        .CE(\z_mul_cmp_z_oreg_reg[0]__0 ),
        .D(p_buf_sva_2[1]),
        .Q(z_mul_cmp_1_b[1]),
        .R(1'b0));
  FDRE \z_mul_cmp_1_b_reg[20] 
       (.C(clk),
        .CE(\z_mul_cmp_z_oreg_reg[0]__0 ),
        .D(p_buf_sva_2[20]),
        .Q(z_mul_cmp_1_b[20]),
        .R(1'b0));
  FDRE \z_mul_cmp_1_b_reg[21] 
       (.C(clk),
        .CE(\z_mul_cmp_z_oreg_reg[0]__0 ),
        .D(p_buf_sva_2[21]),
        .Q(z_mul_cmp_1_b[21]),
        .R(1'b0));
  FDRE \z_mul_cmp_1_b_reg[22] 
       (.C(clk),
        .CE(\z_mul_cmp_z_oreg_reg[0]__0 ),
        .D(p_buf_sva_2[22]),
        .Q(z_mul_cmp_1_b[22]),
        .R(1'b0));
  FDRE \z_mul_cmp_1_b_reg[23] 
       (.C(clk),
        .CE(\z_mul_cmp_z_oreg_reg[0]__0 ),
        .D(p_buf_sva_2[23]),
        .Q(z_mul_cmp_1_b[23]),
        .R(1'b0));
  FDRE \z_mul_cmp_1_b_reg[24] 
       (.C(clk),
        .CE(\z_mul_cmp_z_oreg_reg[0]__0 ),
        .D(p_buf_sva_2[24]),
        .Q(z_mul_cmp_1_b[24]),
        .R(1'b0));
  FDRE \z_mul_cmp_1_b_reg[25] 
       (.C(clk),
        .CE(\z_mul_cmp_z_oreg_reg[0]__0 ),
        .D(p_buf_sva_2[25]),
        .Q(z_mul_cmp_1_b[25]),
        .R(1'b0));
  FDRE \z_mul_cmp_1_b_reg[26] 
       (.C(clk),
        .CE(\z_mul_cmp_z_oreg_reg[0]__0 ),
        .D(p_buf_sva_2[26]),
        .Q(z_mul_cmp_1_b[26]),
        .R(1'b0));
  FDRE \z_mul_cmp_1_b_reg[27] 
       (.C(clk),
        .CE(\z_mul_cmp_z_oreg_reg[0]__0 ),
        .D(p_buf_sva_2[27]),
        .Q(z_mul_cmp_1_b[27]),
        .R(1'b0));
  FDRE \z_mul_cmp_1_b_reg[28] 
       (.C(clk),
        .CE(\z_mul_cmp_z_oreg_reg[0]__0 ),
        .D(p_buf_sva_2[28]),
        .Q(z_mul_cmp_1_b[28]),
        .R(1'b0));
  FDRE \z_mul_cmp_1_b_reg[29] 
       (.C(clk),
        .CE(\z_mul_cmp_z_oreg_reg[0]__0 ),
        .D(p_buf_sva_2[29]),
        .Q(z_mul_cmp_1_b[29]),
        .R(1'b0));
  FDRE \z_mul_cmp_1_b_reg[2] 
       (.C(clk),
        .CE(\z_mul_cmp_z_oreg_reg[0]__0 ),
        .D(p_buf_sva_2[2]),
        .Q(z_mul_cmp_1_b[2]),
        .R(1'b0));
  FDRE \z_mul_cmp_1_b_reg[30] 
       (.C(clk),
        .CE(\z_mul_cmp_z_oreg_reg[0]__0 ),
        .D(p_buf_sva_2[30]),
        .Q(z_mul_cmp_1_b[30]),
        .R(1'b0));
  FDRE \z_mul_cmp_1_b_reg[31] 
       (.C(clk),
        .CE(\z_mul_cmp_z_oreg_reg[0]__0 ),
        .D(p_buf_sva_2[31]),
        .Q(z_mul_cmp_1_b[31]),
        .R(1'b0));
  FDRE \z_mul_cmp_1_b_reg[3] 
       (.C(clk),
        .CE(\z_mul_cmp_z_oreg_reg[0]__0 ),
        .D(p_buf_sva_2[3]),
        .Q(z_mul_cmp_1_b[3]),
        .R(1'b0));
  FDRE \z_mul_cmp_1_b_reg[4] 
       (.C(clk),
        .CE(\z_mul_cmp_z_oreg_reg[0]__0 ),
        .D(p_buf_sva_2[4]),
        .Q(z_mul_cmp_1_b[4]),
        .R(1'b0));
  FDRE \z_mul_cmp_1_b_reg[5] 
       (.C(clk),
        .CE(\z_mul_cmp_z_oreg_reg[0]__0 ),
        .D(p_buf_sva_2[5]),
        .Q(z_mul_cmp_1_b[5]),
        .R(1'b0));
  FDRE \z_mul_cmp_1_b_reg[6] 
       (.C(clk),
        .CE(\z_mul_cmp_z_oreg_reg[0]__0 ),
        .D(p_buf_sva_2[6]),
        .Q(z_mul_cmp_1_b[6]),
        .R(1'b0));
  FDRE \z_mul_cmp_1_b_reg[7] 
       (.C(clk),
        .CE(\z_mul_cmp_z_oreg_reg[0]__0 ),
        .D(p_buf_sva_2[7]),
        .Q(z_mul_cmp_1_b[7]),
        .R(1'b0));
  FDRE \z_mul_cmp_1_b_reg[8] 
       (.C(clk),
        .CE(\z_mul_cmp_z_oreg_reg[0]__0 ),
        .D(p_buf_sva_2[8]),
        .Q(z_mul_cmp_1_b[8]),
        .R(1'b0));
  FDRE \z_mul_cmp_1_b_reg[9] 
       (.C(clk),
        .CE(\z_mul_cmp_z_oreg_reg[0]__0 ),
        .D(p_buf_sva_2[9]),
        .Q(z_mul_cmp_1_b[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "mult_core_wait_dp" *) 
module Board_inPlaceNTT_DIF_preco_0_0_mult_core_wait_dp
   (P,
    p_1_in,
    clk_0,
    clk_1,
    E,
    clk_2,
    \COMP_LOOP_twiddle_f_mul_cse_sva_reg[2] ,
    \COMP_LOOP_twiddle_f_mul_cse_sva_reg[1] ,
    S,
    \z_asn_itm_2_reg[15] ,
    \p_sva_reg[31] ,
    DI,
    \z_mul_cmp_1_z_oreg_reg[7]__0_0 ,
    \COMP_LOOP_twiddle_f_mul_cse_sva_reg[2]_0 ,
    clk_3,
    clk_4,
    \z_mul_cmp_1_z_oreg_reg[14]__0_0 ,
    \z_mul_cmp_1_z_oreg_reg[15]__0_0 ,
    \z_mul_cmp_1_z_oreg_reg[15]__0_1 ,
    \p_buf_sva_4_reg[16] ,
    \t_mul_cmp_z_oreg_pconst_63_32_reg[16]_0 ,
    \z_mul_cmp_z_oreg_reg[16]__0_0 ,
    CEA1,
    \z_mul_cmp_z_oreg_reg[0]__0_0 ,
    CEB1,
    clk,
    MUX1HOT_v_32_4_2_return5_out,
    out,
    PCOUT,
    \t_mul_cmp_z_oreg_pconst_63_32_reg[16]__0_0 ,
    DSP_OUTPUT_INST,
    Q,
    ACOUT,
    DSP_OUTPUT_INST_0,
    MUX1HOT_v_32_4_2_return,
    DSP_OUTPUT_INST_1,
    reg_vec_rsc_0_1_i_oswt_cse_reg,
    nl_if_acc_nl__0_carry__1,
    vector_i_3,
    vector_i_3_0,
    complete_rsc_vzout,
    \p_buf_sva_2_reg[31] ,
    or_61_rmff,
    reg_ensig_cgo_cse,
    asn_itm_1,
    main_stage_0_2,
    nl_if_acc_nl__0_carry__1_0,
    \vector_inferred__0/i__carry__0 ,
    z_mul_cmp_1_z_oreg_reg__1,
    D,
    \z_mul_cmp_1_z_oreg_reg[16]__0_0 ,
    \z_mul_cmp_z_oreg_reg[16]__0_1 );
  output [29:0]P;
  output [46:0]p_1_in;
  output [0:0]clk_0;
  output [13:0]clk_1;
  output [0:0]E;
  output [14:0]clk_2;
  output \COMP_LOOP_twiddle_f_mul_cse_sva_reg[2] ;
  output \COMP_LOOP_twiddle_f_mul_cse_sva_reg[1] ;
  output [7:0]S;
  output [7:0]\z_asn_itm_2_reg[15] ;
  output [0:0]\p_sva_reg[31] ;
  output [6:0]DI;
  output [7:0]\z_mul_cmp_1_z_oreg_reg[7]__0_0 ;
  output \COMP_LOOP_twiddle_f_mul_cse_sva_reg[2]_0 ;
  output [7:0]clk_3;
  output [7:0]clk_4;
  output [7:0]\z_mul_cmp_1_z_oreg_reg[14]__0_0 ;
  output [7:0]\z_mul_cmp_1_z_oreg_reg[15]__0_0 ;
  output [0:0]\z_mul_cmp_1_z_oreg_reg[15]__0_1 ;
  output [0:0]\p_buf_sva_4_reg[16] ;
  output [16:0]\t_mul_cmp_z_oreg_pconst_63_32_reg[16]_0 ;
  output [16:0]\z_mul_cmp_z_oreg_reg[16]__0_0 ;
  input CEA1;
  input \z_mul_cmp_z_oreg_reg[0]__0_0 ;
  input CEB1;
  input clk;
  input [14:0]MUX1HOT_v_32_4_2_return5_out;
  input [31:0]out;
  input [47:0]PCOUT;
  input [0:0]\t_mul_cmp_z_oreg_pconst_63_32_reg[16]__0_0 ;
  input [47:0]DSP_OUTPUT_INST;
  input [14:0]Q;
  input [29:0]ACOUT;
  input [47:0]DSP_OUTPUT_INST_0;
  input [14:0]MUX1HOT_v_32_4_2_return;
  input [47:0]DSP_OUTPUT_INST_1;
  input [2:0]reg_vec_rsc_0_1_i_oswt_cse_reg;
  input [16:0]nl_if_acc_nl__0_carry__1;
  input [0:0]vector_i_3;
  input [0:0]vector_i_3_0;
  input complete_rsc_vzout;
  input \p_buf_sva_2_reg[31] ;
  input or_61_rmff;
  input reg_ensig_cgo_cse;
  input asn_itm_1;
  input main_stage_0_2;
  input [16:0]nl_if_acc_nl__0_carry__1_0;
  input [14:0]\vector_inferred__0/i__carry__0 ;
  input [0:0]z_mul_cmp_1_z_oreg_reg__1;
  input [16:0]D;
  input [16:0]\z_mul_cmp_1_z_oreg_reg[16]__0_0 ;
  input [16:0]\z_mul_cmp_z_oreg_reg[16]__0_1 ;

  wire [29:0]ACOUT;
  wire CEA1;
  wire CEB1;
  wire \COMP_LOOP_twiddle_f_mul_cse_sva_reg[1] ;
  wire \COMP_LOOP_twiddle_f_mul_cse_sva_reg[2] ;
  wire \COMP_LOOP_twiddle_f_mul_cse_sva_reg[2]_0 ;
  wire [16:0]D;
  wire [6:0]DI;
  wire [47:0]DSP_OUTPUT_INST;
  wire [47:0]DSP_OUTPUT_INST_0;
  wire [47:0]DSP_OUTPUT_INST_1;
  wire [0:0]E;
  wire [14:0]MUX1HOT_v_32_4_2_return;
  wire [14:0]MUX1HOT_v_32_4_2_return5_out;
  wire [29:0]P;
  wire [47:0]PCOUT;
  wire [14:0]Q;
  wire [7:0]S;
  wire asn_itm_1;
  wire clk;
  wire [0:0]clk_0;
  wire [13:0]clk_1;
  wire [14:0]clk_2;
  wire [7:0]clk_3;
  wire [7:0]clk_4;
  wire complete_rsc_vzout;
  wire main_stage_0_2;
  wire [16:0]nl_if_acc_nl__0_carry__1;
  wire [16:0]nl_if_acc_nl__0_carry__1_0;
  wire or_61_rmff;
  wire [31:0]out;
  wire [46:0]p_1_in;
  wire \p_buf_sva_2_reg[31] ;
  wire [0:0]\p_buf_sva_4_reg[16] ;
  wire [0:0]\p_sva_reg[31] ;
  wire reg_ensig_cgo_cse;
  wire [2:0]reg_vec_rsc_0_1_i_oswt_cse_reg;
  wire [16:0]\t_mul_cmp_z_oreg_pconst_63_32_reg[16]_0 ;
  wire [0:0]\t_mul_cmp_z_oreg_pconst_63_32_reg[16]__0_0 ;
  wire t_mul_cmp_z_oreg_pconst_63_32_reg__0_n_58;
  wire t_mul_cmp_z_oreg_pconst_63_32_reg_n_58;
  wire t_mul_cmp_z_oreg_pconst_63_32_reg_n_59;
  wire t_mul_cmp_z_oreg_pconst_63_32_reg_n_60;
  wire t_mul_cmp_z_oreg_pconst_63_32_reg_n_61;
  wire t_mul_cmp_z_oreg_pconst_63_32_reg_n_62;
  wire t_mul_cmp_z_oreg_pconst_63_32_reg_n_63;
  wire t_mul_cmp_z_oreg_pconst_63_32_reg_n_64;
  wire t_mul_cmp_z_oreg_pconst_63_32_reg_n_65;
  wire t_mul_cmp_z_oreg_pconst_63_32_reg_n_66;
  wire t_mul_cmp_z_oreg_pconst_63_32_reg_n_67;
  wire t_mul_cmp_z_oreg_pconst_63_32_reg_n_68;
  wire t_mul_cmp_z_oreg_pconst_63_32_reg_n_69;
  wire t_mul_cmp_z_oreg_pconst_63_32_reg_n_70;
  wire t_mul_cmp_z_oreg_pconst_63_32_reg_n_71;
  wire t_mul_cmp_z_oreg_pconst_63_32_reg_n_72;
  wire t_mul_cmp_z_oreg_pconst_63_32_reg_n_73;
  wire t_mul_cmp_z_oreg_pconst_63_32_reg_n_74;
  wire t_mul_cmp_z_oreg_pconst_63_32_reg_n_75;
  wire [0:0]vector_i_3;
  wire [0:0]vector_i_3_0;
  wire [14:0]\vector_inferred__0/i__carry__0 ;
  wire [7:0]\z_asn_itm_2_reg[15] ;
  wire \z_mul_cmp_1_z_oreg_reg[0]__0_n_0 ;
  wire \z_mul_cmp_1_z_oreg_reg[10]__0_n_0 ;
  wire \z_mul_cmp_1_z_oreg_reg[11]__0_n_0 ;
  wire \z_mul_cmp_1_z_oreg_reg[12]__0_n_0 ;
  wire \z_mul_cmp_1_z_oreg_reg[13]__0_n_0 ;
  wire [7:0]\z_mul_cmp_1_z_oreg_reg[14]__0_0 ;
  wire \z_mul_cmp_1_z_oreg_reg[14]__0_n_0 ;
  wire [7:0]\z_mul_cmp_1_z_oreg_reg[15]__0_0 ;
  wire [0:0]\z_mul_cmp_1_z_oreg_reg[15]__0_1 ;
  wire \z_mul_cmp_1_z_oreg_reg[15]__0_n_0 ;
  wire [16:0]\z_mul_cmp_1_z_oreg_reg[16]__0_0 ;
  wire \z_mul_cmp_1_z_oreg_reg[1]__0_n_0 ;
  wire \z_mul_cmp_1_z_oreg_reg[2]__0_n_0 ;
  wire \z_mul_cmp_1_z_oreg_reg[3]__0_n_0 ;
  wire \z_mul_cmp_1_z_oreg_reg[4]__0_n_0 ;
  wire \z_mul_cmp_1_z_oreg_reg[5]__0_n_0 ;
  wire \z_mul_cmp_1_z_oreg_reg[6]__0_n_0 ;
  wire [7:0]\z_mul_cmp_1_z_oreg_reg[7]__0_0 ;
  wire \z_mul_cmp_1_z_oreg_reg[7]__0_n_0 ;
  wire \z_mul_cmp_1_z_oreg_reg[8]__0_n_0 ;
  wire \z_mul_cmp_1_z_oreg_reg[9]__0_n_0 ;
  wire [0:0]z_mul_cmp_1_z_oreg_reg__1;
  wire z_mul_cmp_1_z_oreg_reg_n_58;
  wire z_mul_cmp_1_z_oreg_reg_n_59;
  wire z_mul_cmp_1_z_oreg_reg_n_60;
  wire z_mul_cmp_1_z_oreg_reg_n_61;
  wire z_mul_cmp_1_z_oreg_reg_n_62;
  wire z_mul_cmp_1_z_oreg_reg_n_63;
  wire z_mul_cmp_1_z_oreg_reg_n_64;
  wire z_mul_cmp_1_z_oreg_reg_n_65;
  wire z_mul_cmp_1_z_oreg_reg_n_66;
  wire z_mul_cmp_1_z_oreg_reg_n_67;
  wire z_mul_cmp_1_z_oreg_reg_n_68;
  wire z_mul_cmp_1_z_oreg_reg_n_69;
  wire z_mul_cmp_1_z_oreg_reg_n_70;
  wire z_mul_cmp_1_z_oreg_reg_n_71;
  wire z_mul_cmp_1_z_oreg_reg_n_72;
  wire z_mul_cmp_1_z_oreg_reg_n_73;
  wire z_mul_cmp_1_z_oreg_reg_n_74;
  wire z_mul_cmp_1_z_oreg_reg_n_75;
  wire z_mul_cmp_1_z_oreg_reg_n_76;
  wire z_mul_cmp_1_z_oreg_reg_n_77;
  wire z_mul_cmp_1_z_oreg_reg_n_78;
  wire z_mul_cmp_1_z_oreg_reg_n_79;
  wire z_mul_cmp_1_z_oreg_reg_n_80;
  wire z_mul_cmp_1_z_oreg_reg_n_81;
  wire z_mul_cmp_1_z_oreg_reg_n_82;
  wire z_mul_cmp_1_z_oreg_reg_n_83;
  wire z_mul_cmp_1_z_oreg_reg_n_84;
  wire z_mul_cmp_1_z_oreg_reg_n_85;
  wire z_mul_cmp_1_z_oreg_reg_n_86;
  wire z_mul_cmp_1_z_oreg_reg_n_87;
  wire z_mul_cmp_1_z_oreg_reg_n_88;
  wire z_mul_cmp_1_z_oreg_reg_n_89;
  wire z_mul_cmp_1_z_oreg_reg_n_90;
  wire z_mul_cmp_1_z_oreg_reg_n_91;
  wire \z_mul_cmp_z_oreg_reg[0]__0_0 ;
  wire [16:0]\z_mul_cmp_z_oreg_reg[16]__0_0 ;
  wire [16:0]\z_mul_cmp_z_oreg_reg[16]__0_1 ;
  wire z_mul_cmp_z_oreg_reg_n_58;
  wire z_mul_cmp_z_oreg_reg_n_59;
  wire z_mul_cmp_z_oreg_reg_n_60;
  wire z_mul_cmp_z_oreg_reg_n_61;
  wire z_mul_cmp_z_oreg_reg_n_62;
  wire z_mul_cmp_z_oreg_reg_n_63;
  wire z_mul_cmp_z_oreg_reg_n_64;
  wire z_mul_cmp_z_oreg_reg_n_65;
  wire z_mul_cmp_z_oreg_reg_n_66;
  wire z_mul_cmp_z_oreg_reg_n_67;
  wire z_mul_cmp_z_oreg_reg_n_68;
  wire z_mul_cmp_z_oreg_reg_n_69;
  wire z_mul_cmp_z_oreg_reg_n_70;
  wire z_mul_cmp_z_oreg_reg_n_71;
  wire z_mul_cmp_z_oreg_reg_n_72;
  wire z_mul_cmp_z_oreg_reg_n_73;
  wire z_mul_cmp_z_oreg_reg_n_74;
  wire z_mul_cmp_z_oreg_reg_n_75;
  wire z_mul_cmp_z_oreg_reg_n_76;
  wire z_mul_cmp_z_oreg_reg_n_77;
  wire z_mul_cmp_z_oreg_reg_n_78;
  wire z_mul_cmp_z_oreg_reg_n_79;
  wire z_mul_cmp_z_oreg_reg_n_80;
  wire z_mul_cmp_z_oreg_reg_n_81;
  wire z_mul_cmp_z_oreg_reg_n_82;
  wire z_mul_cmp_z_oreg_reg_n_83;
  wire z_mul_cmp_z_oreg_reg_n_84;
  wire z_mul_cmp_z_oreg_reg_n_85;
  wire z_mul_cmp_z_oreg_reg_n_86;
  wire z_mul_cmp_z_oreg_reg_n_87;
  wire z_mul_cmp_z_oreg_reg_n_88;
  wire z_mul_cmp_z_oreg_reg_n_89;
  wire z_mul_cmp_z_oreg_reg_n_90;
  wire NLW_t_mul_cmp_z_oreg_pconst_63_32_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_t_mul_cmp_z_oreg_pconst_63_32_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_t_mul_cmp_z_oreg_pconst_63_32_reg_OVERFLOW_UNCONNECTED;
  wire NLW_t_mul_cmp_z_oreg_pconst_63_32_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_t_mul_cmp_z_oreg_pconst_63_32_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_t_mul_cmp_z_oreg_pconst_63_32_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_t_mul_cmp_z_oreg_pconst_63_32_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_t_mul_cmp_z_oreg_pconst_63_32_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_t_mul_cmp_z_oreg_pconst_63_32_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_t_mul_cmp_z_oreg_pconst_63_32_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_t_mul_cmp_z_oreg_pconst_63_32_reg_XOROUT_UNCONNECTED;
  wire NLW_t_mul_cmp_z_oreg_pconst_63_32_reg__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_t_mul_cmp_z_oreg_pconst_63_32_reg__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_t_mul_cmp_z_oreg_pconst_63_32_reg__0_OVERFLOW_UNCONNECTED;
  wire NLW_t_mul_cmp_z_oreg_pconst_63_32_reg__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_t_mul_cmp_z_oreg_pconst_63_32_reg__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_t_mul_cmp_z_oreg_pconst_63_32_reg__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_t_mul_cmp_z_oreg_pconst_63_32_reg__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_t_mul_cmp_z_oreg_pconst_63_32_reg__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_t_mul_cmp_z_oreg_pconst_63_32_reg__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_t_mul_cmp_z_oreg_pconst_63_32_reg__0_PCOUT_UNCONNECTED;
  wire [7:0]NLW_t_mul_cmp_z_oreg_pconst_63_32_reg__0_XOROUT_UNCONNECTED;
  wire NLW_z_mul_cmp_1_z_oreg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_z_mul_cmp_1_z_oreg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_z_mul_cmp_1_z_oreg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_z_mul_cmp_1_z_oreg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_z_mul_cmp_1_z_oreg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_z_mul_cmp_1_z_oreg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_z_mul_cmp_1_z_oreg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_z_mul_cmp_1_z_oreg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_z_mul_cmp_1_z_oreg_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_z_mul_cmp_1_z_oreg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_z_mul_cmp_1_z_oreg_reg_XOROUT_UNCONNECTED;
  wire NLW_z_mul_cmp_z_oreg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_z_mul_cmp_z_oreg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_z_mul_cmp_z_oreg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_z_mul_cmp_z_oreg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_z_mul_cmp_z_oreg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_z_mul_cmp_z_oreg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_z_mul_cmp_z_oreg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_z_mul_cmp_z_oreg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_z_mul_cmp_z_oreg_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_z_mul_cmp_z_oreg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_z_mul_cmp_z_oreg_reg_XOROUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    i__carry__0_i_1
       (.I0(z_mul_cmp_1_z_oreg_reg_n_91),
        .I1(\vector_inferred__0/i__carry__0 [14]),
        .O(clk_4[7]));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__0_i_2
       (.I0(clk_1[13]),
        .I1(\vector_inferred__0/i__carry__0 [13]),
        .O(clk_4[6]));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__0_i_3
       (.I0(clk_1[12]),
        .I1(\vector_inferred__0/i__carry__0 [12]),
        .O(clk_4[5]));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__0_i_4
       (.I0(clk_1[11]),
        .I1(\vector_inferred__0/i__carry__0 [11]),
        .O(clk_4[4]));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__0_i_5
       (.I0(clk_1[10]),
        .I1(\vector_inferred__0/i__carry__0 [10]),
        .O(clk_4[3]));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__0_i_6
       (.I0(clk_1[9]),
        .I1(\vector_inferred__0/i__carry__0 [9]),
        .O(clk_4[2]));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__0_i_7
       (.I0(clk_1[8]),
        .I1(\vector_inferred__0/i__carry__0 [8]),
        .O(clk_4[1]));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__0_i_8
       (.I0(clk_1[7]),
        .I1(\vector_inferred__0/i__carry__0 [7]),
        .O(clk_4[0]));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_1
       (.I0(clk_1[6]),
        .I1(\vector_inferred__0/i__carry__0 [6]),
        .O(clk_3[7]));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_2
       (.I0(clk_1[5]),
        .I1(\vector_inferred__0/i__carry__0 [5]),
        .O(clk_3[6]));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_3
       (.I0(clk_1[4]),
        .I1(\vector_inferred__0/i__carry__0 [4]),
        .O(clk_3[5]));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_4
       (.I0(clk_1[3]),
        .I1(\vector_inferred__0/i__carry__0 [3]),
        .O(clk_3[4]));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_5
       (.I0(clk_1[2]),
        .I1(\vector_inferred__0/i__carry__0 [2]),
        .O(clk_3[3]));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_6
       (.I0(clk_1[1]),
        .I1(\vector_inferred__0/i__carry__0 [1]),
        .O(clk_3[2]));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_7
       (.I0(clk_1[0]),
        .I1(\vector_inferred__0/i__carry__0 [0]),
        .O(clk_3[1]));
  (* HLUTNM = "lutpair13" *) 
  LUT3 #(
    .INIT(8'h71)) 
    nl_if_acc_nl__0_carry__0_i_1
       (.I0(\z_mul_cmp_1_z_oreg_reg[14]__0_n_0 ),
        .I1(nl_if_acc_nl__0_carry__1_0[14]),
        .I2(nl_if_acc_nl__0_carry__1[14]),
        .O(\z_mul_cmp_1_z_oreg_reg[14]__0_0 [7]));
  (* HLUTNM = "lutpair13" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    nl_if_acc_nl__0_carry__0_i_10
       (.I0(\z_mul_cmp_1_z_oreg_reg[14]__0_n_0 ),
        .I1(nl_if_acc_nl__0_carry__1_0[14]),
        .I2(nl_if_acc_nl__0_carry__1[14]),
        .I3(\z_mul_cmp_1_z_oreg_reg[14]__0_0 [6]),
        .O(\z_mul_cmp_1_z_oreg_reg[15]__0_0 [6]));
  (* HLUTNM = "lutpair12" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    nl_if_acc_nl__0_carry__0_i_11
       (.I0(\z_mul_cmp_1_z_oreg_reg[13]__0_n_0 ),
        .I1(nl_if_acc_nl__0_carry__1_0[13]),
        .I2(nl_if_acc_nl__0_carry__1[13]),
        .I3(\z_mul_cmp_1_z_oreg_reg[14]__0_0 [5]),
        .O(\z_mul_cmp_1_z_oreg_reg[15]__0_0 [5]));
  (* HLUTNM = "lutpair11" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    nl_if_acc_nl__0_carry__0_i_12
       (.I0(\z_mul_cmp_1_z_oreg_reg[12]__0_n_0 ),
        .I1(nl_if_acc_nl__0_carry__1_0[12]),
        .I2(nl_if_acc_nl__0_carry__1[12]),
        .I3(\z_mul_cmp_1_z_oreg_reg[14]__0_0 [4]),
        .O(\z_mul_cmp_1_z_oreg_reg[15]__0_0 [4]));
  (* HLUTNM = "lutpair10" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    nl_if_acc_nl__0_carry__0_i_13
       (.I0(\z_mul_cmp_1_z_oreg_reg[11]__0_n_0 ),
        .I1(nl_if_acc_nl__0_carry__1_0[11]),
        .I2(nl_if_acc_nl__0_carry__1[11]),
        .I3(\z_mul_cmp_1_z_oreg_reg[14]__0_0 [3]),
        .O(\z_mul_cmp_1_z_oreg_reg[15]__0_0 [3]));
  (* HLUTNM = "lutpair9" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    nl_if_acc_nl__0_carry__0_i_14
       (.I0(\z_mul_cmp_1_z_oreg_reg[10]__0_n_0 ),
        .I1(nl_if_acc_nl__0_carry__1_0[10]),
        .I2(nl_if_acc_nl__0_carry__1[10]),
        .I3(\z_mul_cmp_1_z_oreg_reg[14]__0_0 [2]),
        .O(\z_mul_cmp_1_z_oreg_reg[15]__0_0 [2]));
  (* HLUTNM = "lutpair8" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    nl_if_acc_nl__0_carry__0_i_15
       (.I0(\z_mul_cmp_1_z_oreg_reg[9]__0_n_0 ),
        .I1(nl_if_acc_nl__0_carry__1_0[9]),
        .I2(nl_if_acc_nl__0_carry__1[9]),
        .I3(\z_mul_cmp_1_z_oreg_reg[14]__0_0 [1]),
        .O(\z_mul_cmp_1_z_oreg_reg[15]__0_0 [1]));
  (* HLUTNM = "lutpair7" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    nl_if_acc_nl__0_carry__0_i_16
       (.I0(\z_mul_cmp_1_z_oreg_reg[8]__0_n_0 ),
        .I1(nl_if_acc_nl__0_carry__1_0[8]),
        .I2(nl_if_acc_nl__0_carry__1[8]),
        .I3(\z_mul_cmp_1_z_oreg_reg[14]__0_0 [0]),
        .O(\z_mul_cmp_1_z_oreg_reg[15]__0_0 [0]));
  (* HLUTNM = "lutpair12" *) 
  LUT3 #(
    .INIT(8'h71)) 
    nl_if_acc_nl__0_carry__0_i_2
       (.I0(\z_mul_cmp_1_z_oreg_reg[13]__0_n_0 ),
        .I1(nl_if_acc_nl__0_carry__1_0[13]),
        .I2(nl_if_acc_nl__0_carry__1[13]),
        .O(\z_mul_cmp_1_z_oreg_reg[14]__0_0 [6]));
  (* HLUTNM = "lutpair11" *) 
  LUT3 #(
    .INIT(8'h71)) 
    nl_if_acc_nl__0_carry__0_i_3
       (.I0(\z_mul_cmp_1_z_oreg_reg[12]__0_n_0 ),
        .I1(nl_if_acc_nl__0_carry__1_0[12]),
        .I2(nl_if_acc_nl__0_carry__1[12]),
        .O(\z_mul_cmp_1_z_oreg_reg[14]__0_0 [5]));
  (* HLUTNM = "lutpair10" *) 
  LUT3 #(
    .INIT(8'h71)) 
    nl_if_acc_nl__0_carry__0_i_4
       (.I0(\z_mul_cmp_1_z_oreg_reg[11]__0_n_0 ),
        .I1(nl_if_acc_nl__0_carry__1_0[11]),
        .I2(nl_if_acc_nl__0_carry__1[11]),
        .O(\z_mul_cmp_1_z_oreg_reg[14]__0_0 [4]));
  (* HLUTNM = "lutpair9" *) 
  LUT3 #(
    .INIT(8'h71)) 
    nl_if_acc_nl__0_carry__0_i_5
       (.I0(\z_mul_cmp_1_z_oreg_reg[10]__0_n_0 ),
        .I1(nl_if_acc_nl__0_carry__1_0[10]),
        .I2(nl_if_acc_nl__0_carry__1[10]),
        .O(\z_mul_cmp_1_z_oreg_reg[14]__0_0 [3]));
  (* HLUTNM = "lutpair8" *) 
  LUT3 #(
    .INIT(8'h71)) 
    nl_if_acc_nl__0_carry__0_i_6
       (.I0(\z_mul_cmp_1_z_oreg_reg[9]__0_n_0 ),
        .I1(nl_if_acc_nl__0_carry__1_0[9]),
        .I2(nl_if_acc_nl__0_carry__1[9]),
        .O(\z_mul_cmp_1_z_oreg_reg[14]__0_0 [2]));
  (* HLUTNM = "lutpair7" *) 
  LUT3 #(
    .INIT(8'h71)) 
    nl_if_acc_nl__0_carry__0_i_7
       (.I0(\z_mul_cmp_1_z_oreg_reg[8]__0_n_0 ),
        .I1(nl_if_acc_nl__0_carry__1_0[8]),
        .I2(nl_if_acc_nl__0_carry__1[8]),
        .O(\z_mul_cmp_1_z_oreg_reg[14]__0_0 [1]));
  (* HLUTNM = "lutpair6" *) 
  LUT3 #(
    .INIT(8'h71)) 
    nl_if_acc_nl__0_carry__0_i_8
       (.I0(\z_mul_cmp_1_z_oreg_reg[7]__0_n_0 ),
        .I1(nl_if_acc_nl__0_carry__1_0[7]),
        .I2(nl_if_acc_nl__0_carry__1[7]),
        .O(\z_mul_cmp_1_z_oreg_reg[14]__0_0 [0]));
  (* HLUTNM = "lutpair14" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    nl_if_acc_nl__0_carry__0_i_9
       (.I0(\z_mul_cmp_1_z_oreg_reg[15]__0_n_0 ),
        .I1(nl_if_acc_nl__0_carry__1_0[15]),
        .I2(nl_if_acc_nl__0_carry__1[15]),
        .I3(\z_mul_cmp_1_z_oreg_reg[14]__0_0 [7]),
        .O(\z_mul_cmp_1_z_oreg_reg[15]__0_0 [7]));
  (* HLUTNM = "lutpair15" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    nl_if_acc_nl__0_carry__1_i_16
       (.I0(z_mul_cmp_1_z_oreg_reg__1),
        .I1(nl_if_acc_nl__0_carry__1_0[16]),
        .I2(nl_if_acc_nl__0_carry__1[16]),
        .I3(\z_mul_cmp_1_z_oreg_reg[15]__0_1 ),
        .O(\p_buf_sva_4_reg[16] ));
  (* HLUTNM = "lutpair14" *) 
  LUT3 #(
    .INIT(8'h71)) 
    nl_if_acc_nl__0_carry__1_i_8
       (.I0(\z_mul_cmp_1_z_oreg_reg[15]__0_n_0 ),
        .I1(nl_if_acc_nl__0_carry__1_0[15]),
        .I2(nl_if_acc_nl__0_carry__1[15]),
        .O(\z_mul_cmp_1_z_oreg_reg[15]__0_1 ));
  (* HLUTNM = "lutpair5" *) 
  LUT3 #(
    .INIT(8'h71)) 
    nl_if_acc_nl__0_carry_i_1
       (.I0(\z_mul_cmp_1_z_oreg_reg[6]__0_n_0 ),
        .I1(nl_if_acc_nl__0_carry__1_0[6]),
        .I2(nl_if_acc_nl__0_carry__1[6]),
        .O(DI[6]));
  (* HLUTNM = "lutpair4" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    nl_if_acc_nl__0_carry_i_10
       (.I0(\z_mul_cmp_1_z_oreg_reg[5]__0_n_0 ),
        .I1(nl_if_acc_nl__0_carry__1_0[5]),
        .I2(nl_if_acc_nl__0_carry__1[5]),
        .I3(DI[4]),
        .O(\z_mul_cmp_1_z_oreg_reg[7]__0_0 [5]));
  (* HLUTNM = "lutpair3" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    nl_if_acc_nl__0_carry_i_11
       (.I0(\z_mul_cmp_1_z_oreg_reg[4]__0_n_0 ),
        .I1(nl_if_acc_nl__0_carry__1_0[4]),
        .I2(nl_if_acc_nl__0_carry__1[4]),
        .I3(DI[3]),
        .O(\z_mul_cmp_1_z_oreg_reg[7]__0_0 [4]));
  (* HLUTNM = "lutpair2" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    nl_if_acc_nl__0_carry_i_12
       (.I0(\z_mul_cmp_1_z_oreg_reg[3]__0_n_0 ),
        .I1(nl_if_acc_nl__0_carry__1_0[3]),
        .I2(nl_if_acc_nl__0_carry__1[3]),
        .I3(DI[2]),
        .O(\z_mul_cmp_1_z_oreg_reg[7]__0_0 [3]));
  (* HLUTNM = "lutpair1" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    nl_if_acc_nl__0_carry_i_13
       (.I0(\z_mul_cmp_1_z_oreg_reg[2]__0_n_0 ),
        .I1(nl_if_acc_nl__0_carry__1_0[2]),
        .I2(nl_if_acc_nl__0_carry__1[2]),
        .I3(DI[1]),
        .O(\z_mul_cmp_1_z_oreg_reg[7]__0_0 [2]));
  (* HLUTNM = "lutpair0" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    nl_if_acc_nl__0_carry_i_14
       (.I0(\z_mul_cmp_1_z_oreg_reg[1]__0_n_0 ),
        .I1(nl_if_acc_nl__0_carry__1_0[1]),
        .I2(nl_if_acc_nl__0_carry__1[1]),
        .I3(DI[0]),
        .O(\z_mul_cmp_1_z_oreg_reg[7]__0_0 [1]));
  (* HLUTNM = "lutpair29" *) 
  LUT3 #(
    .INIT(8'h69)) 
    nl_if_acc_nl__0_carry_i_15
       (.I0(\z_mul_cmp_1_z_oreg_reg[0]__0_n_0 ),
        .I1(nl_if_acc_nl__0_carry__1_0[0]),
        .I2(nl_if_acc_nl__0_carry__1[0]),
        .O(\z_mul_cmp_1_z_oreg_reg[7]__0_0 [0]));
  (* HLUTNM = "lutpair4" *) 
  LUT3 #(
    .INIT(8'h71)) 
    nl_if_acc_nl__0_carry_i_2
       (.I0(\z_mul_cmp_1_z_oreg_reg[5]__0_n_0 ),
        .I1(nl_if_acc_nl__0_carry__1_0[5]),
        .I2(nl_if_acc_nl__0_carry__1[5]),
        .O(DI[5]));
  (* HLUTNM = "lutpair3" *) 
  LUT3 #(
    .INIT(8'h71)) 
    nl_if_acc_nl__0_carry_i_3
       (.I0(\z_mul_cmp_1_z_oreg_reg[4]__0_n_0 ),
        .I1(nl_if_acc_nl__0_carry__1_0[4]),
        .I2(nl_if_acc_nl__0_carry__1[4]),
        .O(DI[4]));
  (* HLUTNM = "lutpair2" *) 
  LUT3 #(
    .INIT(8'h71)) 
    nl_if_acc_nl__0_carry_i_4
       (.I0(\z_mul_cmp_1_z_oreg_reg[3]__0_n_0 ),
        .I1(nl_if_acc_nl__0_carry__1_0[3]),
        .I2(nl_if_acc_nl__0_carry__1[3]),
        .O(DI[3]));
  (* HLUTNM = "lutpair1" *) 
  LUT3 #(
    .INIT(8'h71)) 
    nl_if_acc_nl__0_carry_i_5
       (.I0(\z_mul_cmp_1_z_oreg_reg[2]__0_n_0 ),
        .I1(nl_if_acc_nl__0_carry__1_0[2]),
        .I2(nl_if_acc_nl__0_carry__1[2]),
        .O(DI[2]));
  (* HLUTNM = "lutpair0" *) 
  LUT3 #(
    .INIT(8'h71)) 
    nl_if_acc_nl__0_carry_i_6
       (.I0(\z_mul_cmp_1_z_oreg_reg[1]__0_n_0 ),
        .I1(nl_if_acc_nl__0_carry__1_0[1]),
        .I2(nl_if_acc_nl__0_carry__1[1]),
        .O(DI[1]));
  (* HLUTNM = "lutpair29" *) 
  LUT3 #(
    .INIT(8'h71)) 
    nl_if_acc_nl__0_carry_i_7
       (.I0(\z_mul_cmp_1_z_oreg_reg[0]__0_n_0 ),
        .I1(nl_if_acc_nl__0_carry__1_0[0]),
        .I2(nl_if_acc_nl__0_carry__1[0]),
        .O(DI[0]));
  (* HLUTNM = "lutpair6" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    nl_if_acc_nl__0_carry_i_8
       (.I0(\z_mul_cmp_1_z_oreg_reg[7]__0_n_0 ),
        .I1(nl_if_acc_nl__0_carry__1_0[7]),
        .I2(nl_if_acc_nl__0_carry__1[7]),
        .I3(DI[6]),
        .O(\z_mul_cmp_1_z_oreg_reg[7]__0_0 [7]));
  (* HLUTNM = "lutpair5" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    nl_if_acc_nl__0_carry_i_9
       (.I0(\z_mul_cmp_1_z_oreg_reg[6]__0_n_0 ),
        .I1(nl_if_acc_nl__0_carry__1_0[6]),
        .I2(nl_if_acc_nl__0_carry__1[6]),
        .I3(DI[5]),
        .O(\z_mul_cmp_1_z_oreg_reg[7]__0_0 [6]));
  LUT2 #(
    .INIT(4'h9)) 
    nl_res_sva_1_carry__0_i_1
       (.I0(nl_if_acc_nl__0_carry__1[15]),
        .I1(\z_mul_cmp_1_z_oreg_reg[15]__0_n_0 ),
        .O(\z_asn_itm_2_reg[15] [7]));
  LUT2 #(
    .INIT(4'h9)) 
    nl_res_sva_1_carry__0_i_2
       (.I0(nl_if_acc_nl__0_carry__1[14]),
        .I1(\z_mul_cmp_1_z_oreg_reg[14]__0_n_0 ),
        .O(\z_asn_itm_2_reg[15] [6]));
  LUT2 #(
    .INIT(4'h9)) 
    nl_res_sva_1_carry__0_i_3
       (.I0(nl_if_acc_nl__0_carry__1[13]),
        .I1(\z_mul_cmp_1_z_oreg_reg[13]__0_n_0 ),
        .O(\z_asn_itm_2_reg[15] [5]));
  LUT2 #(
    .INIT(4'h9)) 
    nl_res_sva_1_carry__0_i_4
       (.I0(nl_if_acc_nl__0_carry__1[12]),
        .I1(\z_mul_cmp_1_z_oreg_reg[12]__0_n_0 ),
        .O(\z_asn_itm_2_reg[15] [4]));
  LUT2 #(
    .INIT(4'h9)) 
    nl_res_sva_1_carry__0_i_5
       (.I0(nl_if_acc_nl__0_carry__1[11]),
        .I1(\z_mul_cmp_1_z_oreg_reg[11]__0_n_0 ),
        .O(\z_asn_itm_2_reg[15] [3]));
  LUT2 #(
    .INIT(4'h9)) 
    nl_res_sva_1_carry__0_i_6
       (.I0(nl_if_acc_nl__0_carry__1[10]),
        .I1(\z_mul_cmp_1_z_oreg_reg[10]__0_n_0 ),
        .O(\z_asn_itm_2_reg[15] [2]));
  LUT2 #(
    .INIT(4'h9)) 
    nl_res_sva_1_carry__0_i_7
       (.I0(nl_if_acc_nl__0_carry__1[9]),
        .I1(\z_mul_cmp_1_z_oreg_reg[9]__0_n_0 ),
        .O(\z_asn_itm_2_reg[15] [1]));
  LUT2 #(
    .INIT(4'h9)) 
    nl_res_sva_1_carry__0_i_8
       (.I0(nl_if_acc_nl__0_carry__1[8]),
        .I1(\z_mul_cmp_1_z_oreg_reg[8]__0_n_0 ),
        .O(\z_asn_itm_2_reg[15] [0]));
  LUT2 #(
    .INIT(4'h9)) 
    nl_res_sva_1_carry_i_1
       (.I0(nl_if_acc_nl__0_carry__1[7]),
        .I1(\z_mul_cmp_1_z_oreg_reg[7]__0_n_0 ),
        .O(S[7]));
  LUT2 #(
    .INIT(4'h9)) 
    nl_res_sva_1_carry_i_2
       (.I0(nl_if_acc_nl__0_carry__1[6]),
        .I1(\z_mul_cmp_1_z_oreg_reg[6]__0_n_0 ),
        .O(S[6]));
  LUT2 #(
    .INIT(4'h9)) 
    nl_res_sva_1_carry_i_3
       (.I0(nl_if_acc_nl__0_carry__1[5]),
        .I1(\z_mul_cmp_1_z_oreg_reg[5]__0_n_0 ),
        .O(S[5]));
  LUT2 #(
    .INIT(4'h9)) 
    nl_res_sva_1_carry_i_4
       (.I0(nl_if_acc_nl__0_carry__1[4]),
        .I1(\z_mul_cmp_1_z_oreg_reg[4]__0_n_0 ),
        .O(S[4]));
  LUT2 #(
    .INIT(4'h9)) 
    nl_res_sva_1_carry_i_5
       (.I0(nl_if_acc_nl__0_carry__1[3]),
        .I1(\z_mul_cmp_1_z_oreg_reg[3]__0_n_0 ),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h9)) 
    nl_res_sva_1_carry_i_6
       (.I0(nl_if_acc_nl__0_carry__1[2]),
        .I1(\z_mul_cmp_1_z_oreg_reg[2]__0_n_0 ),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h9)) 
    nl_res_sva_1_carry_i_7
       (.I0(nl_if_acc_nl__0_carry__1[1]),
        .I1(\z_mul_cmp_1_z_oreg_reg[1]__0_n_0 ),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h9)) 
    nl_res_sva_1_carry_i_8
       (.I0(nl_if_acc_nl__0_carry__1[0]),
        .I1(\z_mul_cmp_1_z_oreg_reg[0]__0_n_0 ),
        .O(S[0]));
  LUT6 #(
    .INIT(64'hBBB0000000000000)) 
    \p_buf_sva_2[31]_i_1 
       (.I0(complete_rsc_vzout),
        .I1(\p_buf_sva_2_reg[31] ),
        .I2(or_61_rmff),
        .I3(reg_ensig_cgo_cse),
        .I4(asn_itm_1),
        .I5(main_stage_0_2),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'h04)) 
    reg_vec_rsc_0_1_i_oswt_cse_i_2
       (.I0(reg_vec_rsc_0_1_i_oswt_cse_reg[2]),
        .I1(reg_vec_rsc_0_1_i_oswt_cse_reg[0]),
        .I2(reg_vec_rsc_0_1_i_oswt_cse_reg[1]),
        .O(\COMP_LOOP_twiddle_f_mul_cse_sva_reg[2] ));
  LUT3 #(
    .INIT(8'hFB)) 
    reg_vec_rsc_0_2_i_oswt_cse_i_2
       (.I0(reg_vec_rsc_0_1_i_oswt_cse_reg[2]),
        .I1(reg_vec_rsc_0_1_i_oswt_cse_reg[1]),
        .I2(reg_vec_rsc_0_1_i_oswt_cse_reg[0]),
        .O(\COMP_LOOP_twiddle_f_mul_cse_sva_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    reg_vec_rsc_0_4_i_oswt_cse_i_2
       (.I0(reg_vec_rsc_0_1_i_oswt_cse_reg[1]),
        .I1(reg_vec_rsc_0_1_i_oswt_cse_reg[0]),
        .I2(reg_vec_rsc_0_1_i_oswt_cse_reg[2]),
        .O(\COMP_LOOP_twiddle_f_mul_cse_sva_reg[1] ));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 16x16 4}}" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    t_mul_cmp_z_oreg_pconst_63_32_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,out[31:17]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_t_mul_cmp_z_oreg_pconst_63_32_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,MUX1HOT_v_32_4_2_return5_out}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_t_mul_cmp_z_oreg_pconst_63_32_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_t_mul_cmp_z_oreg_pconst_63_32_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_t_mul_cmp_z_oreg_pconst_63_32_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(CEA1),
        .CEA2(\z_mul_cmp_z_oreg_reg[0]__0_0 ),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(CEB1),
        .CEB2(\z_mul_cmp_z_oreg_reg[0]__0_0 ),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(\z_mul_cmp_z_oreg_reg[0]__0_0 ),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_t_mul_cmp_z_oreg_pconst_63_32_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_t_mul_cmp_z_oreg_pconst_63_32_reg_OVERFLOW_UNCONNECTED),
        .P({t_mul_cmp_z_oreg_pconst_63_32_reg_n_58,t_mul_cmp_z_oreg_pconst_63_32_reg_n_59,t_mul_cmp_z_oreg_pconst_63_32_reg_n_60,t_mul_cmp_z_oreg_pconst_63_32_reg_n_61,t_mul_cmp_z_oreg_pconst_63_32_reg_n_62,t_mul_cmp_z_oreg_pconst_63_32_reg_n_63,t_mul_cmp_z_oreg_pconst_63_32_reg_n_64,t_mul_cmp_z_oreg_pconst_63_32_reg_n_65,t_mul_cmp_z_oreg_pconst_63_32_reg_n_66,t_mul_cmp_z_oreg_pconst_63_32_reg_n_67,t_mul_cmp_z_oreg_pconst_63_32_reg_n_68,t_mul_cmp_z_oreg_pconst_63_32_reg_n_69,t_mul_cmp_z_oreg_pconst_63_32_reg_n_70,t_mul_cmp_z_oreg_pconst_63_32_reg_n_71,t_mul_cmp_z_oreg_pconst_63_32_reg_n_72,t_mul_cmp_z_oreg_pconst_63_32_reg_n_73,t_mul_cmp_z_oreg_pconst_63_32_reg_n_74,t_mul_cmp_z_oreg_pconst_63_32_reg_n_75,P}),
        .PATTERNBDETECT(NLW_t_mul_cmp_z_oreg_pconst_63_32_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_t_mul_cmp_z_oreg_pconst_63_32_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN(PCOUT),
        .PCOUT(NLW_t_mul_cmp_z_oreg_pconst_63_32_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_t_mul_cmp_z_oreg_pconst_63_32_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_t_mul_cmp_z_oreg_pconst_63_32_reg_XOROUT_UNCONNECTED[7:0]));
  FDRE \t_mul_cmp_z_oreg_pconst_63_32_reg[0] 
       (.C(clk),
        .CE(\z_mul_cmp_z_oreg_reg[0]__0_0 ),
        .D(D[0]),
        .Q(\t_mul_cmp_z_oreg_pconst_63_32_reg[16]_0 [0]),
        .R(1'b0));
  FDRE \t_mul_cmp_z_oreg_pconst_63_32_reg[10] 
       (.C(clk),
        .CE(\z_mul_cmp_z_oreg_reg[0]__0_0 ),
        .D(D[10]),
        .Q(\t_mul_cmp_z_oreg_pconst_63_32_reg[16]_0 [10]),
        .R(1'b0));
  FDRE \t_mul_cmp_z_oreg_pconst_63_32_reg[11] 
       (.C(clk),
        .CE(\z_mul_cmp_z_oreg_reg[0]__0_0 ),
        .D(D[11]),
        .Q(\t_mul_cmp_z_oreg_pconst_63_32_reg[16]_0 [11]),
        .R(1'b0));
  FDRE \t_mul_cmp_z_oreg_pconst_63_32_reg[12] 
       (.C(clk),
        .CE(\z_mul_cmp_z_oreg_reg[0]__0_0 ),
        .D(D[12]),
        .Q(\t_mul_cmp_z_oreg_pconst_63_32_reg[16]_0 [12]),
        .R(1'b0));
  FDRE \t_mul_cmp_z_oreg_pconst_63_32_reg[13] 
       (.C(clk),
        .CE(\z_mul_cmp_z_oreg_reg[0]__0_0 ),
        .D(D[13]),
        .Q(\t_mul_cmp_z_oreg_pconst_63_32_reg[16]_0 [13]),
        .R(1'b0));
  FDRE \t_mul_cmp_z_oreg_pconst_63_32_reg[14] 
       (.C(clk),
        .CE(\z_mul_cmp_z_oreg_reg[0]__0_0 ),
        .D(D[14]),
        .Q(\t_mul_cmp_z_oreg_pconst_63_32_reg[16]_0 [14]),
        .R(1'b0));
  FDRE \t_mul_cmp_z_oreg_pconst_63_32_reg[15] 
       (.C(clk),
        .CE(\z_mul_cmp_z_oreg_reg[0]__0_0 ),
        .D(D[15]),
        .Q(\t_mul_cmp_z_oreg_pconst_63_32_reg[16]_0 [15]),
        .R(1'b0));
  FDRE \t_mul_cmp_z_oreg_pconst_63_32_reg[16] 
       (.C(clk),
        .CE(\z_mul_cmp_z_oreg_reg[0]__0_0 ),
        .D(D[16]),
        .Q(\t_mul_cmp_z_oreg_pconst_63_32_reg[16]_0 [16]),
        .R(1'b0));
  FDRE \t_mul_cmp_z_oreg_pconst_63_32_reg[16]__0 
       (.C(clk),
        .CE(\z_mul_cmp_z_oreg_reg[0]__0_0 ),
        .D(\t_mul_cmp_z_oreg_pconst_63_32_reg[16]__0_0 ),
        .Q(p_1_in[0]),
        .R(1'b0));
  FDRE \t_mul_cmp_z_oreg_pconst_63_32_reg[1] 
       (.C(clk),
        .CE(\z_mul_cmp_z_oreg_reg[0]__0_0 ),
        .D(D[1]),
        .Q(\t_mul_cmp_z_oreg_pconst_63_32_reg[16]_0 [1]),
        .R(1'b0));
  FDRE \t_mul_cmp_z_oreg_pconst_63_32_reg[2] 
       (.C(clk),
        .CE(\z_mul_cmp_z_oreg_reg[0]__0_0 ),
        .D(D[2]),
        .Q(\t_mul_cmp_z_oreg_pconst_63_32_reg[16]_0 [2]),
        .R(1'b0));
  FDRE \t_mul_cmp_z_oreg_pconst_63_32_reg[3] 
       (.C(clk),
        .CE(\z_mul_cmp_z_oreg_reg[0]__0_0 ),
        .D(D[3]),
        .Q(\t_mul_cmp_z_oreg_pconst_63_32_reg[16]_0 [3]),
        .R(1'b0));
  FDRE \t_mul_cmp_z_oreg_pconst_63_32_reg[4] 
       (.C(clk),
        .CE(\z_mul_cmp_z_oreg_reg[0]__0_0 ),
        .D(D[4]),
        .Q(\t_mul_cmp_z_oreg_pconst_63_32_reg[16]_0 [4]),
        .R(1'b0));
  FDRE \t_mul_cmp_z_oreg_pconst_63_32_reg[5] 
       (.C(clk),
        .CE(\z_mul_cmp_z_oreg_reg[0]__0_0 ),
        .D(D[5]),
        .Q(\t_mul_cmp_z_oreg_pconst_63_32_reg[16]_0 [5]),
        .R(1'b0));
  FDRE \t_mul_cmp_z_oreg_pconst_63_32_reg[6] 
       (.C(clk),
        .CE(\z_mul_cmp_z_oreg_reg[0]__0_0 ),
        .D(D[6]),
        .Q(\t_mul_cmp_z_oreg_pconst_63_32_reg[16]_0 [6]),
        .R(1'b0));
  FDRE \t_mul_cmp_z_oreg_pconst_63_32_reg[7] 
       (.C(clk),
        .CE(\z_mul_cmp_z_oreg_reg[0]__0_0 ),
        .D(D[7]),
        .Q(\t_mul_cmp_z_oreg_pconst_63_32_reg[16]_0 [7]),
        .R(1'b0));
  FDRE \t_mul_cmp_z_oreg_pconst_63_32_reg[8] 
       (.C(clk),
        .CE(\z_mul_cmp_z_oreg_reg[0]__0_0 ),
        .D(D[8]),
        .Q(\t_mul_cmp_z_oreg_pconst_63_32_reg[16]_0 [8]),
        .R(1'b0));
  FDRE \t_mul_cmp_z_oreg_pconst_63_32_reg[9] 
       (.C(clk),
        .CE(\z_mul_cmp_z_oreg_reg[0]__0_0 ),
        .D(D[9]),
        .Q(\t_mul_cmp_z_oreg_pconst_63_32_reg[16]_0 [9]),
        .R(1'b0));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x16 4}}" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    t_mul_cmp_z_oreg_pconst_63_32_reg__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,out[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_t_mul_cmp_z_oreg_pconst_63_32_reg__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,MUX1HOT_v_32_4_2_return5_out}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_t_mul_cmp_z_oreg_pconst_63_32_reg__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_t_mul_cmp_z_oreg_pconst_63_32_reg__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_t_mul_cmp_z_oreg_pconst_63_32_reg__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(CEA1),
        .CEA2(\z_mul_cmp_z_oreg_reg[0]__0_0 ),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(CEB1),
        .CEB2(\z_mul_cmp_z_oreg_reg[0]__0_0 ),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(\z_mul_cmp_z_oreg_reg[0]__0_0 ),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_t_mul_cmp_z_oreg_pconst_63_32_reg__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_t_mul_cmp_z_oreg_pconst_63_32_reg__0_OVERFLOW_UNCONNECTED),
        .P({t_mul_cmp_z_oreg_pconst_63_32_reg__0_n_58,clk_0,p_1_in[46:1]}),
        .PATTERNBDETECT(NLW_t_mul_cmp_z_oreg_pconst_63_32_reg__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_t_mul_cmp_z_oreg_pconst_63_32_reg__0_PATTERNDETECT_UNCONNECTED),
        .PCIN(DSP_OUTPUT_INST),
        .PCOUT(NLW_t_mul_cmp_z_oreg_pconst_63_32_reg__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_t_mul_cmp_z_oreg_pconst_63_32_reg__0_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_t_mul_cmp_z_oreg_pconst_63_32_reg__0_XOROUT_UNCONNECTED[7:0]));
  LUT2 #(
    .INIT(4'h4)) 
    vector_i_23
       (.I0(vector_i_3),
        .I1(vector_i_3_0),
        .O(\p_sva_reg[31] ));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x16 4}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("CASCADE"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    z_mul_cmp_1_z_oreg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN(ACOUT),
        .ACOUT(NLW_z_mul_cmp_1_z_oreg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_z_mul_cmp_1_z_oreg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_z_mul_cmp_1_z_oreg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_z_mul_cmp_1_z_oreg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(E),
        .CEB2(\z_mul_cmp_z_oreg_reg[0]__0_0 ),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(\z_mul_cmp_z_oreg_reg[0]__0_0 ),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_z_mul_cmp_1_z_oreg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_z_mul_cmp_1_z_oreg_reg_OVERFLOW_UNCONNECTED),
        .P({z_mul_cmp_1_z_oreg_reg_n_58,z_mul_cmp_1_z_oreg_reg_n_59,z_mul_cmp_1_z_oreg_reg_n_60,z_mul_cmp_1_z_oreg_reg_n_61,z_mul_cmp_1_z_oreg_reg_n_62,z_mul_cmp_1_z_oreg_reg_n_63,z_mul_cmp_1_z_oreg_reg_n_64,z_mul_cmp_1_z_oreg_reg_n_65,z_mul_cmp_1_z_oreg_reg_n_66,z_mul_cmp_1_z_oreg_reg_n_67,z_mul_cmp_1_z_oreg_reg_n_68,z_mul_cmp_1_z_oreg_reg_n_69,z_mul_cmp_1_z_oreg_reg_n_70,z_mul_cmp_1_z_oreg_reg_n_71,z_mul_cmp_1_z_oreg_reg_n_72,z_mul_cmp_1_z_oreg_reg_n_73,z_mul_cmp_1_z_oreg_reg_n_74,z_mul_cmp_1_z_oreg_reg_n_75,z_mul_cmp_1_z_oreg_reg_n_76,z_mul_cmp_1_z_oreg_reg_n_77,z_mul_cmp_1_z_oreg_reg_n_78,z_mul_cmp_1_z_oreg_reg_n_79,z_mul_cmp_1_z_oreg_reg_n_80,z_mul_cmp_1_z_oreg_reg_n_81,z_mul_cmp_1_z_oreg_reg_n_82,z_mul_cmp_1_z_oreg_reg_n_83,z_mul_cmp_1_z_oreg_reg_n_84,z_mul_cmp_1_z_oreg_reg_n_85,z_mul_cmp_1_z_oreg_reg_n_86,z_mul_cmp_1_z_oreg_reg_n_87,z_mul_cmp_1_z_oreg_reg_n_88,z_mul_cmp_1_z_oreg_reg_n_89,z_mul_cmp_1_z_oreg_reg_n_90,z_mul_cmp_1_z_oreg_reg_n_91,clk_1}),
        .PATTERNBDETECT(NLW_z_mul_cmp_1_z_oreg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_z_mul_cmp_1_z_oreg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN(DSP_OUTPUT_INST_0),
        .PCOUT(NLW_z_mul_cmp_1_z_oreg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_z_mul_cmp_1_z_oreg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_z_mul_cmp_1_z_oreg_reg_XOROUT_UNCONNECTED[7:0]));
  FDRE \z_mul_cmp_1_z_oreg_reg[0]__0 
       (.C(clk),
        .CE(\z_mul_cmp_z_oreg_reg[0]__0_0 ),
        .D(\z_mul_cmp_1_z_oreg_reg[16]__0_0 [0]),
        .Q(\z_mul_cmp_1_z_oreg_reg[0]__0_n_0 ),
        .R(1'b0));
  FDRE \z_mul_cmp_1_z_oreg_reg[10]__0 
       (.C(clk),
        .CE(\z_mul_cmp_z_oreg_reg[0]__0_0 ),
        .D(\z_mul_cmp_1_z_oreg_reg[16]__0_0 [10]),
        .Q(\z_mul_cmp_1_z_oreg_reg[10]__0_n_0 ),
        .R(1'b0));
  FDRE \z_mul_cmp_1_z_oreg_reg[11]__0 
       (.C(clk),
        .CE(\z_mul_cmp_z_oreg_reg[0]__0_0 ),
        .D(\z_mul_cmp_1_z_oreg_reg[16]__0_0 [11]),
        .Q(\z_mul_cmp_1_z_oreg_reg[11]__0_n_0 ),
        .R(1'b0));
  FDRE \z_mul_cmp_1_z_oreg_reg[12]__0 
       (.C(clk),
        .CE(\z_mul_cmp_z_oreg_reg[0]__0_0 ),
        .D(\z_mul_cmp_1_z_oreg_reg[16]__0_0 [12]),
        .Q(\z_mul_cmp_1_z_oreg_reg[12]__0_n_0 ),
        .R(1'b0));
  FDRE \z_mul_cmp_1_z_oreg_reg[13]__0 
       (.C(clk),
        .CE(\z_mul_cmp_z_oreg_reg[0]__0_0 ),
        .D(\z_mul_cmp_1_z_oreg_reg[16]__0_0 [13]),
        .Q(\z_mul_cmp_1_z_oreg_reg[13]__0_n_0 ),
        .R(1'b0));
  FDRE \z_mul_cmp_1_z_oreg_reg[14]__0 
       (.C(clk),
        .CE(\z_mul_cmp_z_oreg_reg[0]__0_0 ),
        .D(\z_mul_cmp_1_z_oreg_reg[16]__0_0 [14]),
        .Q(\z_mul_cmp_1_z_oreg_reg[14]__0_n_0 ),
        .R(1'b0));
  FDRE \z_mul_cmp_1_z_oreg_reg[15]__0 
       (.C(clk),
        .CE(\z_mul_cmp_z_oreg_reg[0]__0_0 ),
        .D(\z_mul_cmp_1_z_oreg_reg[16]__0_0 [15]),
        .Q(\z_mul_cmp_1_z_oreg_reg[15]__0_n_0 ),
        .R(1'b0));
  FDRE \z_mul_cmp_1_z_oreg_reg[16]__0 
       (.C(clk),
        .CE(\z_mul_cmp_z_oreg_reg[0]__0_0 ),
        .D(\z_mul_cmp_1_z_oreg_reg[16]__0_0 [16]),
        .Q(clk_3[0]),
        .R(1'b0));
  FDRE \z_mul_cmp_1_z_oreg_reg[1]__0 
       (.C(clk),
        .CE(\z_mul_cmp_z_oreg_reg[0]__0_0 ),
        .D(\z_mul_cmp_1_z_oreg_reg[16]__0_0 [1]),
        .Q(\z_mul_cmp_1_z_oreg_reg[1]__0_n_0 ),
        .R(1'b0));
  FDRE \z_mul_cmp_1_z_oreg_reg[2]__0 
       (.C(clk),
        .CE(\z_mul_cmp_z_oreg_reg[0]__0_0 ),
        .D(\z_mul_cmp_1_z_oreg_reg[16]__0_0 [2]),
        .Q(\z_mul_cmp_1_z_oreg_reg[2]__0_n_0 ),
        .R(1'b0));
  FDRE \z_mul_cmp_1_z_oreg_reg[3]__0 
       (.C(clk),
        .CE(\z_mul_cmp_z_oreg_reg[0]__0_0 ),
        .D(\z_mul_cmp_1_z_oreg_reg[16]__0_0 [3]),
        .Q(\z_mul_cmp_1_z_oreg_reg[3]__0_n_0 ),
        .R(1'b0));
  FDRE \z_mul_cmp_1_z_oreg_reg[4]__0 
       (.C(clk),
        .CE(\z_mul_cmp_z_oreg_reg[0]__0_0 ),
        .D(\z_mul_cmp_1_z_oreg_reg[16]__0_0 [4]),
        .Q(\z_mul_cmp_1_z_oreg_reg[4]__0_n_0 ),
        .R(1'b0));
  FDRE \z_mul_cmp_1_z_oreg_reg[5]__0 
       (.C(clk),
        .CE(\z_mul_cmp_z_oreg_reg[0]__0_0 ),
        .D(\z_mul_cmp_1_z_oreg_reg[16]__0_0 [5]),
        .Q(\z_mul_cmp_1_z_oreg_reg[5]__0_n_0 ),
        .R(1'b0));
  FDRE \z_mul_cmp_1_z_oreg_reg[6]__0 
       (.C(clk),
        .CE(\z_mul_cmp_z_oreg_reg[0]__0_0 ),
        .D(\z_mul_cmp_1_z_oreg_reg[16]__0_0 [6]),
        .Q(\z_mul_cmp_1_z_oreg_reg[6]__0_n_0 ),
        .R(1'b0));
  FDRE \z_mul_cmp_1_z_oreg_reg[7]__0 
       (.C(clk),
        .CE(\z_mul_cmp_z_oreg_reg[0]__0_0 ),
        .D(\z_mul_cmp_1_z_oreg_reg[16]__0_0 [7]),
        .Q(\z_mul_cmp_1_z_oreg_reg[7]__0_n_0 ),
        .R(1'b0));
  FDRE \z_mul_cmp_1_z_oreg_reg[8]__0 
       (.C(clk),
        .CE(\z_mul_cmp_z_oreg_reg[0]__0_0 ),
        .D(\z_mul_cmp_1_z_oreg_reg[16]__0_0 [8]),
        .Q(\z_mul_cmp_1_z_oreg_reg[8]__0_n_0 ),
        .R(1'b0));
  FDRE \z_mul_cmp_1_z_oreg_reg[9]__0 
       (.C(clk),
        .CE(\z_mul_cmp_z_oreg_reg[0]__0_0 ),
        .D(\z_mul_cmp_1_z_oreg_reg[16]__0_0 [9]),
        .Q(\z_mul_cmp_1_z_oreg_reg[9]__0_n_0 ),
        .R(1'b0));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x16 4}}" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    z_mul_cmp_z_oreg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,out[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_z_mul_cmp_z_oreg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,MUX1HOT_v_32_4_2_return}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_z_mul_cmp_z_oreg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_z_mul_cmp_z_oreg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_z_mul_cmp_z_oreg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(CEA1),
        .CEA2(\z_mul_cmp_z_oreg_reg[0]__0_0 ),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(CEB1),
        .CEB2(\z_mul_cmp_z_oreg_reg[0]__0_0 ),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(\z_mul_cmp_z_oreg_reg[0]__0_0 ),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_z_mul_cmp_z_oreg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_z_mul_cmp_z_oreg_reg_OVERFLOW_UNCONNECTED),
        .P({z_mul_cmp_z_oreg_reg_n_58,z_mul_cmp_z_oreg_reg_n_59,z_mul_cmp_z_oreg_reg_n_60,z_mul_cmp_z_oreg_reg_n_61,z_mul_cmp_z_oreg_reg_n_62,z_mul_cmp_z_oreg_reg_n_63,z_mul_cmp_z_oreg_reg_n_64,z_mul_cmp_z_oreg_reg_n_65,z_mul_cmp_z_oreg_reg_n_66,z_mul_cmp_z_oreg_reg_n_67,z_mul_cmp_z_oreg_reg_n_68,z_mul_cmp_z_oreg_reg_n_69,z_mul_cmp_z_oreg_reg_n_70,z_mul_cmp_z_oreg_reg_n_71,z_mul_cmp_z_oreg_reg_n_72,z_mul_cmp_z_oreg_reg_n_73,z_mul_cmp_z_oreg_reg_n_74,z_mul_cmp_z_oreg_reg_n_75,z_mul_cmp_z_oreg_reg_n_76,z_mul_cmp_z_oreg_reg_n_77,z_mul_cmp_z_oreg_reg_n_78,z_mul_cmp_z_oreg_reg_n_79,z_mul_cmp_z_oreg_reg_n_80,z_mul_cmp_z_oreg_reg_n_81,z_mul_cmp_z_oreg_reg_n_82,z_mul_cmp_z_oreg_reg_n_83,z_mul_cmp_z_oreg_reg_n_84,z_mul_cmp_z_oreg_reg_n_85,z_mul_cmp_z_oreg_reg_n_86,z_mul_cmp_z_oreg_reg_n_87,z_mul_cmp_z_oreg_reg_n_88,z_mul_cmp_z_oreg_reg_n_89,z_mul_cmp_z_oreg_reg_n_90,clk_2}),
        .PATTERNBDETECT(NLW_z_mul_cmp_z_oreg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_z_mul_cmp_z_oreg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN(DSP_OUTPUT_INST_1),
        .PCOUT(NLW_z_mul_cmp_z_oreg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_z_mul_cmp_z_oreg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_z_mul_cmp_z_oreg_reg_XOROUT_UNCONNECTED[7:0]));
  FDRE \z_mul_cmp_z_oreg_reg[0]__0 
       (.C(clk),
        .CE(\z_mul_cmp_z_oreg_reg[0]__0_0 ),
        .D(\z_mul_cmp_z_oreg_reg[16]__0_1 [0]),
        .Q(\z_mul_cmp_z_oreg_reg[16]__0_0 [0]),
        .R(1'b0));
  FDRE \z_mul_cmp_z_oreg_reg[10]__0 
       (.C(clk),
        .CE(\z_mul_cmp_z_oreg_reg[0]__0_0 ),
        .D(\z_mul_cmp_z_oreg_reg[16]__0_1 [10]),
        .Q(\z_mul_cmp_z_oreg_reg[16]__0_0 [10]),
        .R(1'b0));
  FDRE \z_mul_cmp_z_oreg_reg[11]__0 
       (.C(clk),
        .CE(\z_mul_cmp_z_oreg_reg[0]__0_0 ),
        .D(\z_mul_cmp_z_oreg_reg[16]__0_1 [11]),
        .Q(\z_mul_cmp_z_oreg_reg[16]__0_0 [11]),
        .R(1'b0));
  FDRE \z_mul_cmp_z_oreg_reg[12]__0 
       (.C(clk),
        .CE(\z_mul_cmp_z_oreg_reg[0]__0_0 ),
        .D(\z_mul_cmp_z_oreg_reg[16]__0_1 [12]),
        .Q(\z_mul_cmp_z_oreg_reg[16]__0_0 [12]),
        .R(1'b0));
  FDRE \z_mul_cmp_z_oreg_reg[13]__0 
       (.C(clk),
        .CE(\z_mul_cmp_z_oreg_reg[0]__0_0 ),
        .D(\z_mul_cmp_z_oreg_reg[16]__0_1 [13]),
        .Q(\z_mul_cmp_z_oreg_reg[16]__0_0 [13]),
        .R(1'b0));
  FDRE \z_mul_cmp_z_oreg_reg[14]__0 
       (.C(clk),
        .CE(\z_mul_cmp_z_oreg_reg[0]__0_0 ),
        .D(\z_mul_cmp_z_oreg_reg[16]__0_1 [14]),
        .Q(\z_mul_cmp_z_oreg_reg[16]__0_0 [14]),
        .R(1'b0));
  FDRE \z_mul_cmp_z_oreg_reg[15]__0 
       (.C(clk),
        .CE(\z_mul_cmp_z_oreg_reg[0]__0_0 ),
        .D(\z_mul_cmp_z_oreg_reg[16]__0_1 [15]),
        .Q(\z_mul_cmp_z_oreg_reg[16]__0_0 [15]),
        .R(1'b0));
  FDRE \z_mul_cmp_z_oreg_reg[16]__0 
       (.C(clk),
        .CE(\z_mul_cmp_z_oreg_reg[0]__0_0 ),
        .D(\z_mul_cmp_z_oreg_reg[16]__0_1 [16]),
        .Q(\z_mul_cmp_z_oreg_reg[16]__0_0 [16]),
        .R(1'b0));
  FDRE \z_mul_cmp_z_oreg_reg[1]__0 
       (.C(clk),
        .CE(\z_mul_cmp_z_oreg_reg[0]__0_0 ),
        .D(\z_mul_cmp_z_oreg_reg[16]__0_1 [1]),
        .Q(\z_mul_cmp_z_oreg_reg[16]__0_0 [1]),
        .R(1'b0));
  FDRE \z_mul_cmp_z_oreg_reg[2]__0 
       (.C(clk),
        .CE(\z_mul_cmp_z_oreg_reg[0]__0_0 ),
        .D(\z_mul_cmp_z_oreg_reg[16]__0_1 [2]),
        .Q(\z_mul_cmp_z_oreg_reg[16]__0_0 [2]),
        .R(1'b0));
  FDRE \z_mul_cmp_z_oreg_reg[3]__0 
       (.C(clk),
        .CE(\z_mul_cmp_z_oreg_reg[0]__0_0 ),
        .D(\z_mul_cmp_z_oreg_reg[16]__0_1 [3]),
        .Q(\z_mul_cmp_z_oreg_reg[16]__0_0 [3]),
        .R(1'b0));
  FDRE \z_mul_cmp_z_oreg_reg[4]__0 
       (.C(clk),
        .CE(\z_mul_cmp_z_oreg_reg[0]__0_0 ),
        .D(\z_mul_cmp_z_oreg_reg[16]__0_1 [4]),
        .Q(\z_mul_cmp_z_oreg_reg[16]__0_0 [4]),
        .R(1'b0));
  FDRE \z_mul_cmp_z_oreg_reg[5]__0 
       (.C(clk),
        .CE(\z_mul_cmp_z_oreg_reg[0]__0_0 ),
        .D(\z_mul_cmp_z_oreg_reg[16]__0_1 [5]),
        .Q(\z_mul_cmp_z_oreg_reg[16]__0_0 [5]),
        .R(1'b0));
  FDRE \z_mul_cmp_z_oreg_reg[6]__0 
       (.C(clk),
        .CE(\z_mul_cmp_z_oreg_reg[0]__0_0 ),
        .D(\z_mul_cmp_z_oreg_reg[16]__0_1 [6]),
        .Q(\z_mul_cmp_z_oreg_reg[16]__0_0 [6]),
        .R(1'b0));
  FDRE \z_mul_cmp_z_oreg_reg[7]__0 
       (.C(clk),
        .CE(\z_mul_cmp_z_oreg_reg[0]__0_0 ),
        .D(\z_mul_cmp_z_oreg_reg[16]__0_1 [7]),
        .Q(\z_mul_cmp_z_oreg_reg[16]__0_0 [7]),
        .R(1'b0));
  FDRE \z_mul_cmp_z_oreg_reg[8]__0 
       (.C(clk),
        .CE(\z_mul_cmp_z_oreg_reg[0]__0_0 ),
        .D(\z_mul_cmp_z_oreg_reg[16]__0_1 [8]),
        .Q(\z_mul_cmp_z_oreg_reg[16]__0_0 [8]),
        .R(1'b0));
  FDRE \z_mul_cmp_z_oreg_reg[9]__0 
       (.C(clk),
        .CE(\z_mul_cmp_z_oreg_reg[0]__0_0 ),
        .D(\z_mul_cmp_z_oreg_reg[16]__0_1 [9]),
        .Q(\z_mul_cmp_z_oreg_reg[16]__0_0 [9]),
        .R(1'b0));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
