// Seed: 735595528
module module_0;
  logic id_1 = -1;
  assign module_2.id_18 = 0;
  wire id_2;
  logic [-1 : 1] id_3;
  ;
  wire id_4;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  output wire id_4;
  inout tri id_3;
  output wire id_2;
  input wire id_1;
  or primCall (id_2, id_3, id_5);
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  assign id_3 = 1;
  wire id_6;
  ;
endmodule
module module_2 #(
    parameter id_18 = 32'd31,
    parameter id_8  = 32'd53,
    parameter id_9  = 32'd28
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    _id_8,
    _id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  output wire id_17;
  inout wire id_16;
  inout wire id_15;
  output wire id_14;
  output wire id_13;
  inout wire id_12;
  input wire id_11;
  input wire id_10;
  input wire _id_9;
  input wire _id_8;
  inout tri1 id_7;
  module_0 modCall_1 ();
  output wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  inout logic [7:0] id_2;
  inout wire id_1;
  wire [1 : 1] _id_18;
  assign id_7 = 1;
  always begin : LABEL_0
    id_2[id_18<=id_8] <= "";
  end
  wire [-1 : id_9] id_19;
endmodule
