// Seed: 802064649
module module_0 (
    output wire  id_0,
    output tri0  id_1,
    input  tri1  id_2,
    output uwire id_3
);
  assign id_0 = id_2 ? 1 == id_2 * id_2 : (1'h0);
endmodule
module module_1 (
    output wire id_0,
    input uwire id_1,
    output supply1 id_2,
    output wand id_3,
    output wor id_4,
    output supply0 id_5,
    input wor id_6,
    input uwire id_7,
    output supply0 id_8,
    output wire id_9,
    output wand id_10,
    output supply0 id_11,
    output tri0 id_12,
    inout uwire id_13,
    input tri id_14
    , id_16
);
  uwire id_17;
  assign id_4 = 1;
  wire id_18;
  assign id_16 = id_6 * id_17 - 1'b0 ? 1 : 1'b0;
  module_0 modCall_1 (
      id_4,
      id_2,
      id_6,
      id_2
  );
  assign modCall_1.id_2 = 0;
  supply0 id_19 = 1'b0;
endmodule
