/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire [3:0] _06_;
  wire [4:0] _07_;
  wire celloutsig_0_0z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_20z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_36z;
  wire celloutsig_0_41z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_60z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_87z;
  wire celloutsig_0_89z;
  wire celloutsig_0_8z;
  wire celloutsig_0_90z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_32z = celloutsig_0_18z ? celloutsig_0_11z : celloutsig_0_7z;
  assign celloutsig_0_33z = celloutsig_0_15z ? celloutsig_0_4z : celloutsig_0_8z;
  assign celloutsig_0_17z = celloutsig_0_0z ? _02_ : celloutsig_0_2z;
  assign celloutsig_0_5z = celloutsig_0_4z ? celloutsig_0_0z : celloutsig_0_2z;
  assign celloutsig_0_90z = celloutsig_0_87z ? celloutsig_0_29z : celloutsig_0_41z;
  assign celloutsig_1_2z = celloutsig_1_1z ? celloutsig_1_0z : celloutsig_1_1z;
  assign celloutsig_1_4z = celloutsig_1_1z ? celloutsig_1_3z : celloutsig_1_2z;
  assign celloutsig_1_7z = in_data[104] ? in_data[115] : celloutsig_1_6z;
  assign celloutsig_1_9z = celloutsig_1_6z ? celloutsig_1_1z : celloutsig_1_7z;
  assign celloutsig_1_15z = celloutsig_1_4z ? celloutsig_1_0z : in_data[118];
  assign celloutsig_1_18z = celloutsig_1_8z ? _05_ : celloutsig_1_13z;
  assign celloutsig_0_15z = _00_ ? celloutsig_0_12z : celloutsig_0_6z;
  assign celloutsig_0_16z = celloutsig_0_6z ? celloutsig_0_15z : _03_;
  assign celloutsig_0_18z = celloutsig_0_16z ? celloutsig_0_11z : celloutsig_0_16z;
  assign celloutsig_0_2z = _01_ ? celloutsig_0_0z : in_data[69];
  assign celloutsig_0_26z = celloutsig_0_5z ? celloutsig_0_9z : celloutsig_0_24z;
  assign celloutsig_0_29z = ~((celloutsig_0_20z | _01_) & celloutsig_0_4z);
  assign celloutsig_0_60z = ~((celloutsig_0_32z | celloutsig_0_2z) & celloutsig_0_6z);
  assign celloutsig_0_7z = ~((celloutsig_0_6z | celloutsig_0_17z) & celloutsig_0_2z);
  assign celloutsig_0_87z = ~((celloutsig_0_33z | celloutsig_0_60z) & celloutsig_0_26z);
  assign celloutsig_1_0z = ~((in_data[177] | in_data[115]) & in_data[138]);
  assign celloutsig_1_1z = ~((in_data[130] | celloutsig_1_0z) & celloutsig_1_0z);
  assign celloutsig_1_3z = ~((celloutsig_1_1z | in_data[152]) & celloutsig_1_1z);
  assign celloutsig_1_5z = ~((celloutsig_1_2z | celloutsig_1_0z) & celloutsig_1_2z);
  assign celloutsig_1_6z = ~((celloutsig_1_5z | celloutsig_1_1z) & celloutsig_1_2z);
  assign celloutsig_1_8z = ~((celloutsig_1_0z | celloutsig_1_7z) & celloutsig_1_1z);
  assign celloutsig_0_11z = ~((_01_ | celloutsig_0_2z) & celloutsig_0_17z);
  assign celloutsig_0_19z = ~((celloutsig_0_14z | celloutsig_0_16z) & celloutsig_0_17z);
  assign celloutsig_0_20z = ~((celloutsig_0_19z | celloutsig_0_12z) & celloutsig_0_7z);
  assign celloutsig_0_27z = ~((celloutsig_0_17z | celloutsig_0_25z) & celloutsig_0_18z);
  reg [3:0] _38_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[96])
    if (!clkin_data[96]) _38_ <= 4'h0;
    else _38_ <= { celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_8z, celloutsig_1_9z };
  assign { _06_[3], _04_, _05_, _06_[0] } = _38_;
  reg [4:0] _39_;
  always_ff @(negedge celloutsig_1_18z, posedge clkin_data[64])
    if (clkin_data[64]) _39_ <= 5'h00;
    else _39_ <= in_data[87:83];
  assign { _07_[4], _01_, _00_, _03_, _02_ } = _39_;
  assign celloutsig_0_0z = in_data[56] & in_data[32];
  assign celloutsig_0_36z = celloutsig_0_16z & celloutsig_0_24z;
  assign celloutsig_0_41z = celloutsig_0_0z & celloutsig_0_19z;
  assign celloutsig_0_4z = in_data[65] & celloutsig_0_2z;
  assign celloutsig_0_6z = celloutsig_0_0z & celloutsig_0_5z;
  assign celloutsig_0_8z = celloutsig_0_0z & _07_[4];
  assign celloutsig_0_89z = celloutsig_0_27z & celloutsig_0_36z;
  assign celloutsig_0_9z = celloutsig_0_4z & celloutsig_0_5z;
  assign celloutsig_1_13z = celloutsig_1_5z & celloutsig_1_1z;
  assign celloutsig_1_16z = celloutsig_1_13z & celloutsig_1_3z;
  assign celloutsig_1_19z = celloutsig_1_16z & celloutsig_1_15z;
  assign celloutsig_0_12z = celloutsig_0_11z & celloutsig_0_9z;
  assign celloutsig_0_14z = celloutsig_0_4z & celloutsig_0_8z;
  assign celloutsig_0_24z = celloutsig_0_20z & in_data[62];
  assign celloutsig_0_25z = celloutsig_0_14z & celloutsig_0_5z;
  assign _06_[2:1] = { _04_, _05_ };
  assign _07_[3:0] = { _01_, _00_, _03_, _02_ };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_89z, celloutsig_0_90z };
endmodule
