// Seed: 2989139576
module module_0 (
    output tri id_0,
    output wor id_1,
    output supply1 id_2
);
  logic [7:0] id_4;
  assign id_4[-1] = -1'b0;
endmodule
module module_1 (
    input wand id_0,
    input uwire id_1,
    output wand id_2,
    input uwire id_3,
    inout tri0 id_4,
    input wor id_5,
    output tri id_6,
    output wire id_7,
    output supply0 id_8,
    input wire id_9,
    input uwire id_10,
    output supply1 id_11,
    input supply1 id_12,
    output tri0 id_13
);
  assign id_13 = id_0;
  module_0 modCall_1 (
      id_8,
      id_4,
      id_6
  );
  bit id_15;
  always @(negedge -1'b0 == {id_3 == 1, -1, -1, id_12 + id_12}) begin : LABEL_0
    if (1) begin : LABEL_1
      begin : LABEL_2
        id_15 <= id_5;
      end
    end
  end
endmodule
