
*** Running vivado
    with args -log system_mean_0_2.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_mean_0_2.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source system_mean_0_2.tcl -notrace
Command: synth_design -top system_mean_0_2 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7396 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 459.063 ; gain = 105.504
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system_mean_0_2' [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ip/system_mean_0_2/synth/system_mean_0_2.v:58]
INFO: [Synth 8-6157] synthesizing module 'mean' [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/37ac/hdl/verilog/mean.v:12]
INFO: [Synth 8-6157] synthesizing module 'mean_img_buf_V' [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/37ac/hdl/verilog/mean_img_buf_V.v:11]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 262144 - type: integer 
	Parameter AddressWidth bound to: 18 - type: integer 
	Parameter BufferCount bound to: 2 - type: integer 
	Parameter MemLatency bound to: 1 - type: integer 
	Parameter IndexWidth bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mean_img_buf_V_memcore' [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/37ac/hdl/verilog/mean_img_buf_V_memcore.v:58]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 262144 - type: integer 
	Parameter AddressWidth bound to: 18 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mean_img_buf_V_memcore_ram' [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/37ac/hdl/verilog/mean_img_buf_V_memcore.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 18 - type: integer 
	Parameter MEM_SIZE bound to: 262144 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/37ac/hdl/verilog/mean_img_buf_V_memcore.v:25]
INFO: [Synth 8-6155] done synthesizing module 'mean_img_buf_V_memcore_ram' (1#1) [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/37ac/hdl/verilog/mean_img_buf_V_memcore.v:9]
INFO: [Synth 8-6155] done synthesizing module 'mean_img_buf_V_memcore' (2#1) [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/37ac/hdl/verilog/mean_img_buf_V_memcore.v:58]
INFO: [Synth 8-6155] done synthesizing module 'mean_img_buf_V' (3#1) [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/37ac/hdl/verilog/mean_img_buf_V.v:11]
INFO: [Synth 8-6157] synthesizing module 'Loop_1_proc32' [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/37ac/hdl/verilog/Loop_1_proc32.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state4 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/37ac/hdl/verilog/Loop_1_proc32.v:55]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/37ac/hdl/verilog/Loop_1_proc32.v:458]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/37ac/hdl/verilog/Loop_1_proc32.v:468]
INFO: [Synth 8-6155] done synthesizing module 'Loop_1_proc32' (4#1) [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/37ac/hdl/verilog/Loop_1_proc32.v:10]
INFO: [Synth 8-6157] synthesizing module 'Loop_2_proc33' [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/37ac/hdl/verilog/Loop_2_proc33.v:10]
	Parameter ap_ST_fsm_state1 bound to: 43'b0000000000000000000000000000000000000000001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 43'b0000000000000000000000000000000000000000010 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 43'b0000000000000000000000000000000000000000100 
	Parameter ap_ST_fsm_pp0_stage2 bound to: 43'b0000000000000000000000000000000000000001000 
	Parameter ap_ST_fsm_pp0_stage3 bound to: 43'b0000000000000000000000000000000000000010000 
	Parameter ap_ST_fsm_pp0_stage4 bound to: 43'b0000000000000000000000000000000000000100000 
	Parameter ap_ST_fsm_pp0_stage5 bound to: 43'b0000000000000000000000000000000000001000000 
	Parameter ap_ST_fsm_pp0_stage6 bound to: 43'b0000000000000000000000000000000000010000000 
	Parameter ap_ST_fsm_pp0_stage7 bound to: 43'b0000000000000000000000000000000000100000000 
	Parameter ap_ST_fsm_pp0_stage8 bound to: 43'b0000000000000000000000000000000001000000000 
	Parameter ap_ST_fsm_pp0_stage9 bound to: 43'b0000000000000000000000000000000010000000000 
	Parameter ap_ST_fsm_pp0_stage10 bound to: 43'b0000000000000000000000000000000100000000000 
	Parameter ap_ST_fsm_pp0_stage11 bound to: 43'b0000000000000000000000000000001000000000000 
	Parameter ap_ST_fsm_pp0_stage12 bound to: 43'b0000000000000000000000000000010000000000000 
	Parameter ap_ST_fsm_pp0_stage13 bound to: 43'b0000000000000000000000000000100000000000000 
	Parameter ap_ST_fsm_pp0_stage14 bound to: 43'b0000000000000000000000000001000000000000000 
	Parameter ap_ST_fsm_pp0_stage15 bound to: 43'b0000000000000000000000000010000000000000000 
	Parameter ap_ST_fsm_pp0_stage16 bound to: 43'b0000000000000000000000000100000000000000000 
	Parameter ap_ST_fsm_pp0_stage17 bound to: 43'b0000000000000000000000001000000000000000000 
	Parameter ap_ST_fsm_pp0_stage18 bound to: 43'b0000000000000000000000010000000000000000000 
	Parameter ap_ST_fsm_pp0_stage19 bound to: 43'b0000000000000000000000100000000000000000000 
	Parameter ap_ST_fsm_pp0_stage20 bound to: 43'b0000000000000000000001000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage21 bound to: 43'b0000000000000000000010000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage22 bound to: 43'b0000000000000000000100000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage23 bound to: 43'b0000000000000000001000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage24 bound to: 43'b0000000000000000010000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage25 bound to: 43'b0000000000000000100000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage26 bound to: 43'b0000000000000001000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage27 bound to: 43'b0000000000000010000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage28 bound to: 43'b0000000000000100000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage29 bound to: 43'b0000000000001000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage30 bound to: 43'b0000000000010000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage31 bound to: 43'b0000000000100000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage32 bound to: 43'b0000000001000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage33 bound to: 43'b0000000010000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage34 bound to: 43'b0000000100000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage35 bound to: 43'b0000001000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage36 bound to: 43'b0000010000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage37 bound to: 43'b0000100000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage38 bound to: 43'b0001000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage39 bound to: 43'b0010000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage40 bound to: 43'b0100000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state65 bound to: 43'b1000000000000000000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/37ac/hdl/verilog/Loop_2_proc33.v:101]
INFO: [Synth 8-6157] synthesizing module 'mean_fadd_32ns_32bkb' [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/37ac/hdl/verilog/mean_fadd_32ns_32bkb.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mean_ap_fadd_0_full_dsp_32' [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/37ac/hdl/ip/mean_ap_fadd_0_full_dsp_32.vhd:70]
	Parameter C_XDEVICEFAMILY bound to: virtex7 - type: string 
	Parameter C_HAS_ADD bound to: 1 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 0 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 2 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_6' declared at 'e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/c4f7/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_6' [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/37ac/hdl/ip/mean_ap_fadd_0_full_dsp_32.vhd:197]
INFO: [Synth 8-256] done synthesizing module 'mean_ap_fadd_0_full_dsp_32' (22#1) [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/37ac/hdl/ip/mean_ap_fadd_0_full_dsp_32.vhd:70]
INFO: [Synth 8-6155] done synthesizing module 'mean_fadd_32ns_32bkb' (23#1) [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/37ac/hdl/verilog/mean_fadd_32ns_32bkb.v:11]
INFO: [Synth 8-6157] synthesizing module 'mean_fdiv_32ns_32cud' [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/37ac/hdl/verilog/mean_fdiv_32ns_32cud.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mean_ap_fdiv_0_no_dsp_32' [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/37ac/hdl/ip/mean_ap_fdiv_0_no_dsp_32.vhd:70]
	Parameter C_XDEVICEFAMILY bound to: virtex7 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 1 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 0 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_6' declared at 'e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/c4f7/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_6' [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/37ac/hdl/ip/mean_ap_fdiv_0_no_dsp_32.vhd:197]
INFO: [Synth 8-256] done synthesizing module 'mean_ap_fdiv_0_no_dsp_32' (31#1) [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/37ac/hdl/ip/mean_ap_fdiv_0_no_dsp_32.vhd:70]
INFO: [Synth 8-6155] done synthesizing module 'mean_fdiv_32ns_32cud' (32#1) [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/37ac/hdl/verilog/mean_fdiv_32ns_32cud.v:11]
INFO: [Synth 8-6157] synthesizing module 'mean_sitofp_32ns_dEe' [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/37ac/hdl/verilog/mean_sitofp_32ns_dEe.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mean_ap_sitofp_0_no_dsp_32' [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/37ac/hdl/ip/mean_ap_sitofp_0_no_dsp_32.vhd:68]
	Parameter C_XDEVICEFAMILY bound to: virtex7 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 1 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 0 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 0 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_6' declared at 'e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/c4f7/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_6' [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/37ac/hdl/ip/mean_ap_sitofp_0_no_dsp_32.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'mean_ap_sitofp_0_no_dsp_32' (39#1) [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/37ac/hdl/ip/mean_ap_sitofp_0_no_dsp_32.vhd:68]
INFO: [Synth 8-6155] done synthesizing module 'mean_sitofp_32ns_dEe' (40#1) [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/37ac/hdl/verilog/mean_sitofp_32ns_dEe.v:11]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/37ac/hdl/verilog/Loop_2_proc33.v:3588]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/37ac/hdl/verilog/Loop_2_proc33.v:3592]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/37ac/hdl/verilog/Loop_2_proc33.v:3634]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/37ac/hdl/verilog/Loop_2_proc33.v:3644]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/37ac/hdl/verilog/Loop_2_proc33.v:3646]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/37ac/hdl/verilog/Loop_2_proc33.v:3648]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/37ac/hdl/verilog/Loop_2_proc33.v:3652]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/37ac/hdl/verilog/Loop_2_proc33.v:3654]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/37ac/hdl/verilog/Loop_2_proc33.v:3656]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/37ac/hdl/verilog/Loop_2_proc33.v:3658]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/37ac/hdl/verilog/Loop_2_proc33.v:3660]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/37ac/hdl/verilog/Loop_2_proc33.v:3662]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/37ac/hdl/verilog/Loop_2_proc33.v:3664]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/37ac/hdl/verilog/Loop_2_proc33.v:3666]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/37ac/hdl/verilog/Loop_2_proc33.v:3668]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/37ac/hdl/verilog/Loop_2_proc33.v:3670]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/37ac/hdl/verilog/Loop_2_proc33.v:3672]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/37ac/hdl/verilog/Loop_2_proc33.v:3674]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/37ac/hdl/verilog/Loop_2_proc33.v:3676]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/37ac/hdl/verilog/Loop_2_proc33.v:3678]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/37ac/hdl/verilog/Loop_2_proc33.v:3680]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/37ac/hdl/verilog/Loop_2_proc33.v:3682]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/37ac/hdl/verilog/Loop_2_proc33.v:3684]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/37ac/hdl/verilog/Loop_2_proc33.v:3688]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/37ac/hdl/verilog/Loop_2_proc33.v:3692]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/37ac/hdl/verilog/Loop_2_proc33.v:3694]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/37ac/hdl/verilog/Loop_2_proc33.v:3696]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/37ac/hdl/verilog/Loop_2_proc33.v:3698]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/37ac/hdl/verilog/Loop_2_proc33.v:3700]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/37ac/hdl/verilog/Loop_2_proc33.v:3702]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/37ac/hdl/verilog/Loop_2_proc33.v:3704]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/37ac/hdl/verilog/Loop_2_proc33.v:3706]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/37ac/hdl/verilog/Loop_2_proc33.v:3708]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/37ac/hdl/verilog/Loop_2_proc33.v:3710]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/37ac/hdl/verilog/Loop_2_proc33.v:3714]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/37ac/hdl/verilog/Loop_2_proc33.v:3716]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/37ac/hdl/verilog/Loop_2_proc33.v:3718]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/37ac/hdl/verilog/Loop_2_proc33.v:3720]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/37ac/hdl/verilog/Loop_2_proc33.v:3722]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/37ac/hdl/verilog/Loop_2_proc33.v:3724]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/37ac/hdl/verilog/Loop_2_proc33.v:3726]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/37ac/hdl/verilog/Loop_2_proc33.v:3728]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/37ac/hdl/verilog/Loop_2_proc33.v:3730]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/37ac/hdl/verilog/Loop_2_proc33.v:3732]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/37ac/hdl/verilog/Loop_2_proc33.v:3734]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/37ac/hdl/verilog/Loop_2_proc33.v:3736]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/37ac/hdl/verilog/Loop_2_proc33.v:3738]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/37ac/hdl/verilog/Loop_2_proc33.v:3740]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/37ac/hdl/verilog/Loop_2_proc33.v:3742]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/37ac/hdl/verilog/Loop_2_proc33.v:3744]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/37ac/hdl/verilog/Loop_2_proc33.v:3746]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/37ac/hdl/verilog/Loop_2_proc33.v:3748]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/37ac/hdl/verilog/Loop_2_proc33.v:3750]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/37ac/hdl/verilog/Loop_2_proc33.v:3752]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/37ac/hdl/verilog/Loop_2_proc33.v:3754]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/37ac/hdl/verilog/Loop_2_proc33.v:3756]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/37ac/hdl/verilog/Loop_2_proc33.v:3758]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/37ac/hdl/verilog/Loop_2_proc33.v:3760]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/37ac/hdl/verilog/Loop_2_proc33.v:3764]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/37ac/hdl/verilog/Loop_2_proc33.v:3766]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/37ac/hdl/verilog/Loop_2_proc33.v:3768]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/37ac/hdl/verilog/Loop_2_proc33.v:3770]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/37ac/hdl/verilog/Loop_2_proc33.v:3772]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/37ac/hdl/verilog/Loop_2_proc33.v:3774]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/37ac/hdl/verilog/Loop_2_proc33.v:3776]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/37ac/hdl/verilog/Loop_2_proc33.v:3778]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/37ac/hdl/verilog/Loop_2_proc33.v:3780]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/37ac/hdl/verilog/Loop_2_proc33.v:3782]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/37ac/hdl/verilog/Loop_2_proc33.v:3786]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/37ac/hdl/verilog/Loop_2_proc33.v:3788]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/37ac/hdl/verilog/Loop_2_proc33.v:3790]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/37ac/hdl/verilog/Loop_2_proc33.v:3792]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/37ac/hdl/verilog/Loop_2_proc33.v:3794]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/37ac/hdl/verilog/Loop_2_proc33.v:3796]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/37ac/hdl/verilog/Loop_2_proc33.v:3798]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/37ac/hdl/verilog/Loop_2_proc33.v:3800]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/37ac/hdl/verilog/Loop_2_proc33.v:3802]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/37ac/hdl/verilog/Loop_2_proc33.v:3806]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/37ac/hdl/verilog/Loop_2_proc33.v:3808]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/37ac/hdl/verilog/Loop_2_proc33.v:3810]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/37ac/hdl/verilog/Loop_2_proc33.v:3812]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/37ac/hdl/verilog/Loop_2_proc33.v:3814]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/37ac/hdl/verilog/Loop_2_proc33.v:3836]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/37ac/hdl/verilog/Loop_2_proc33.v:3972]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/37ac/hdl/verilog/Loop_2_proc33.v:4000]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/37ac/hdl/verilog/Loop_2_proc33.v:4008]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/37ac/hdl/verilog/Loop_2_proc33.v:4010]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/37ac/hdl/verilog/Loop_2_proc33.v:4012]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/37ac/hdl/verilog/Loop_2_proc33.v:4014]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/37ac/hdl/verilog/Loop_2_proc33.v:4016]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/37ac/hdl/verilog/Loop_2_proc33.v:4018]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/37ac/hdl/verilog/Loop_2_proc33.v:4020]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/37ac/hdl/verilog/Loop_2_proc33.v:4022]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/37ac/hdl/verilog/Loop_2_proc33.v:4024]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/37ac/hdl/verilog/Loop_2_proc33.v:4026]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/37ac/hdl/verilog/Loop_2_proc33.v:4028]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/37ac/hdl/verilog/Loop_2_proc33.v:4030]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/37ac/hdl/verilog/Loop_2_proc33.v:4032]
INFO: [Common 17-14] Message 'Synth 8-589' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'Loop_2_proc33' (41#1) [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/37ac/hdl/verilog/Loop_2_proc33.v:10]
INFO: [Synth 8-6155] done synthesizing module 'mean' (42#1) [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/37ac/hdl/verilog/mean.v:12]
INFO: [Synth 8-6155] done synthesizing module 'system_mean_0_2' (43#1) [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ip/system_mean_0_2/synth/system_mean_0_2.v:58]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized29 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized29 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized29 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized29 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized29 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized39 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized39 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized39 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized39 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized39 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized11 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized11 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized11 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized11 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized11 has unconnected port SINIT
WARNING: [Synth 8-3331] design norm_zero_det has unconnected port DATA[6]
WARNING: [Synth 8-3331] design norm_zero_det has unconnected port DIST[7]
WARNING: [Synth 8-3331] design norm_zero_det has unconnected port DIST[6]
WARNING: [Synth 8-3331] design norm_zero_det has unconnected port DIST[5]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized43 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized43 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized43 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized43 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized43 has unconnected port SINIT
WARNING: [Synth 8-3331] design carry_chain__parameterized9 has unconnected port B[31]
WARNING: [Synth 8-3331] design flt_dec_op has unconnected port DEC_OP_STATE[11]
WARNING: [Synth 8-3331] design flt_dec_op has unconnected port DEC_OP_STATE[10]
WARNING: [Synth 8-3331] design flt_dec_op has unconnected port DEC_OP_STATE[9]
WARNING: [Synth 8-3331] design flt_dec_op has unconnected port DEC_OP_STATE[8]
WARNING: [Synth 8-3331] design flt_dec_op has unconnected port CLK
WARNING: [Synth 8-3331] design flt_dec_op has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized31 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized31 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized31 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized31 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized31 has unconnected port SINIT
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[30]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[29]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[28]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[27]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[26]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[25]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[24]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[23]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[22]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[21]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[20]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[19]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[18]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[17]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[16]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[15]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[14]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[13]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[12]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[11]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[10]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[9]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[8]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[7]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[6]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[5]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[4]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[3]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[2]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[1]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[0]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized41 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized41 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized41 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized41 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized41 has unconnected port SINIT
WARNING: [Synth 8-3331] design carry_chain__parameterized12 has unconnected port B[11]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized25 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized25 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized25 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized25 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized25 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized23 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized23 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized23 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized23 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized23 has unconnected port SINIT
WARNING: [Synth 8-3331] design flt_round_bit has unconnected port NORMALIZE[1]
WARNING: [Synth 8-3331] design flt_round_bit has unconnected port FIXED_POINT
WARNING: [Synth 8-3331] design flt_round_bit has unconnected port FIX_MANT_SIGN
WARNING: [Synth 8-3331] design flt_round_bit has unconnected port SIGN
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized35 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized35 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized35 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized35 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized35 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized27 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized27 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized27 has unconnected port SCLR
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:32 ; elapsed = 00:00:37 . Memory (MB): peak = 628.137 ; gain = 274.578
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:33 ; elapsed = 00:00:38 . Memory (MB): peak = 628.137 ; gain = 274.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:33 ; elapsed = 00:00:38 . Memory (MB): peak = 628.137 ; gain = 274.578
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 1899 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ip/system_mean_0_2/constraints/mean_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ip/system_mean_0_2/constraints/mean_ooc.xdc] for cell 'inst'
Parsing XDC File [E:/MyPYNQ/PL_CONV/PL_CONV.runs/system_mean_0_2_synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/MyPYNQ/PL_CONV/PL_CONV.runs/system_mean_0_2_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.252 . Memory (MB): peak = 895.145 ; gain = 2.457
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:57 ; elapsed = 00:01:07 . Memory (MB): peak = 895.145 ; gain = 541.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:57 ; elapsed = 00:01:07 . Memory (MB): peak = 895.145 ; gain = 541.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  E:/MyPYNQ/PL_CONV/PL_CONV.runs/system_mean_0_2_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:57 ; elapsed = 00:01:07 . Memory (MB): peak = 895.145 ; gain = 541.586
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_100_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond3_i6_fu_112_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "det_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "chunk_is_zero_ip" won't be mapped to RAM because address size (36) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state_det" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_det" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_int_up" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'tmp_13_6_reg_5275_reg[8:0]' into 'tmp_13_5_reg_5270_reg[8:0]' [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/37ac/hdl/verilog/Loop_2_proc33.v:4298]
INFO: [Synth 8-4471] merging register 'tmp_13_7_reg_5293_reg[8:0]' into 'tmp_13_5_reg_5270_reg[8:0]' [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/37ac/hdl/verilog/Loop_2_proc33.v:4302]
INFO: [Synth 8-4471] merging register 'tmp_mid2_reg_5391_reg[8:0]' into 'tmp_13_5_reg_5270_reg[8:0]' [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/37ac/hdl/verilog/Loop_2_proc33.v:4386]
INFO: [Synth 8-4471] merging register 'tmp_13_4_mid2_reg_5562_reg[8:0]' into 'tmp_13_5_reg_5270_reg[8:0]' [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/37ac/hdl/verilog/Loop_2_proc33.v:4476]
INFO: [Synth 8-4471] merging register 'j_2_cast_reg_5609_reg[17:10]' into 'j_1_cast_reg_5569_reg[17:10]' [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/37ac/hdl/verilog/Loop_2_proc33.v:4330]
INFO: [Synth 8-4471] merging register 'tj_6_cast_reg_5661_reg[17:10]' into 'j_1_cast_reg_5569_reg[17:10]' [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/37ac/hdl/verilog/Loop_2_proc33.v:4332]
INFO: [Synth 8-4471] merging register 'tj_7_cast_reg_5701_reg[17:10]' into 'j_1_cast_reg_5569_reg[17:10]' [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/37ac/hdl/verilog/Loop_2_proc33.v:4334]
INFO: [Synth 8-4471] merging register 'tmp_13_9_mid2_reg_5765_reg[8:0]' into 'tmp_13_5_reg_5270_reg[8:0]' [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/37ac/hdl/verilog/Loop_2_proc33.v:4322]
INFO: [Synth 8-4471] merging register 'tmp_13_5_mid2_reg_5814_reg[8:0]' into 'tmp_13_5_reg_5270_reg[8:0]' [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/37ac/hdl/verilog/Loop_2_proc33.v:4388]
INFO: [Synth 8-4471] merging register 'tmp_13_6_mid2_reg_5823_reg[8:0]' into 'tmp_13_5_reg_5270_reg[8:0]' [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/37ac/hdl/verilog/Loop_2_proc33.v:4398]
INFO: [Synth 8-4471] merging register 'tmp_13_7_mid2_reg_5842_reg[8:0]' into 'tmp_13_5_reg_5270_reg[8:0]' [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/37ac/hdl/verilog/Loop_2_proc33.v:4420]
INFO: [Synth 8-4471] merging register 'tj_8_cast_reg_5904_reg[17:10]' into 'j_1_cast_reg_5569_reg[17:10]' [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/37ac/hdl/verilog/Loop_2_proc33.v:4336]
INFO: [Synth 8-4471] merging register 'tmp_13_mid2_reg_6224_reg[8:0]' into 'tmp_13_5_reg_5270_reg[8:0]' [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/37ac/hdl/verilog/Loop_2_proc33.v:4330]
INFO: [Synth 8-4471] merging register 'tmp_13_1_mid2_reg_6297_reg[8:0]' into 'tmp_13_5_reg_5270_reg[8:0]' [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/37ac/hdl/verilog/Loop_2_proc33.v:4348]
INFO: [Synth 8-4471] merging register 'tmp_13_2_mid2_reg_6427_reg[8:0]' into 'tmp_13_5_reg_5270_reg[8:0]' [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/37ac/hdl/verilog/Loop_2_proc33.v:4362]
INFO: [Synth 8-4471] merging register 'tmp_13_8_mid2_reg_6817_reg[8:0]' into 'tmp_13_5_reg_5270_reg[8:0]' [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/37ac/hdl/verilog/Loop_2_proc33.v:4444]
INFO: [Synth 8-4471] merging register 'tmp_13_10_mid2_reg_6916_reg[8:0]' into 'tmp_13_5_reg_5270_reg[8:0]' [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/37ac/hdl/verilog/Loop_2_proc33.v:4462]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/37ac/hdl/verilog/Loop_2_proc33.v:2665]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/37ac/hdl/verilog/Loop_2_proc33.v:2663]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/37ac/hdl/verilog/Loop_2_proc33.v:2661]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/37ac/hdl/verilog/Loop_2_proc33.v:2659]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/37ac/hdl/verilog/Loop_2_proc33.v:2657]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/37ac/hdl/verilog/Loop_2_proc33.v:2655]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/37ac/hdl/verilog/Loop_2_proc33.v:2653]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/37ac/hdl/verilog/Loop_2_proc33.v:2651]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/37ac/hdl/verilog/Loop_2_proc33.v:2649]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/37ac/hdl/verilog/Loop_2_proc33.v:2647]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/37ac/hdl/verilog/Loop_2_proc33.v:2645]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/37ac/hdl/verilog/Loop_2_proc33.v:2643]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/37ac/hdl/verilog/Loop_2_proc33.v:2641]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/37ac/hdl/verilog/Loop_2_proc33.v:2755]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/37ac/hdl/verilog/Loop_2_proc33.v:2753]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/37ac/hdl/verilog/Loop_2_proc33.v:2751]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/37ac/hdl/verilog/Loop_2_proc33.v:2749]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/37ac/hdl/verilog/Loop_2_proc33.v:2747]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/37ac/hdl/verilog/Loop_2_proc33.v:2745]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/37ac/hdl/verilog/Loop_2_proc33.v:2743]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/37ac/hdl/verilog/Loop_2_proc33.v:2741]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/37ac/hdl/verilog/Loop_2_proc33.v:2739]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/37ac/hdl/verilog/Loop_2_proc33.v:2737]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/37ac/hdl/verilog/Loop_2_proc33.v:2735]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/37ac/hdl/verilog/Loop_2_proc33.v:2733]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/37ac/hdl/verilog/Loop_2_proc33.v:3710]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_14_29_reg_6416_reg' and it is trimmed from '19' to '18' bits. [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/37ac/hdl/verilog/Loop_2_proc33.v:1700]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_14_28_reg_6405_reg' and it is trimmed from '19' to '18' bits. [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/37ac/hdl/verilog/Loop_2_proc33.v:1699]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_14_27_reg_6394_reg' and it is trimmed from '19' to '18' bits. [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/37ac/hdl/verilog/Loop_2_proc33.v:1698]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_14_26_reg_6383_reg' and it is trimmed from '19' to '18' bits. [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/37ac/hdl/verilog/Loop_2_proc33.v:1697]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_13_1_mid2_reg_6297_reg' and it is trimmed from '10' to '9' bits. [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/37ac/hdl/verilog/Loop_2_proc33.v:1683]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_13_9_mid2_reg_5765_reg' and it is trimmed from '10' to '9' bits. [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/37ac/hdl/verilog/Loop_2_proc33.v:1938]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_mid2_reg_5391_reg' and it is trimmed from '10' to '9' bits. [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/37ac/hdl/verilog/Loop_2_proc33.v:1594]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond_fu_1060_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_1048_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_1_fu_846_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_9_fu_1620_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_1_mid1_fu_1437_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'tj_1_cast_reg_5449_reg[9:0]' into 'tj_1_reg_5437_reg[9:0]' [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/37ac/hdl/verilog/Loop_2_proc33.v:1585]
INFO: [Synth 8-4471] merging register 'tj_cast_reg_5414_reg[9:0]' into 'tj_reg_5402_reg[9:0]' [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/37ac/hdl/verilog/Loop_2_proc33.v:1587]
INFO: [Synth 8-4471] merging register 'tj_2_cast_reg_5496_reg[9:0]' into 'tj_2_reg_5484_reg[9:0]' [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/37ac/hdl/verilog/Loop_2_proc33.v:2034]
INFO: [Synth 8-4471] merging register 'tj_3_cast_reg_5532_reg[9:0]' into 'tj_3_reg_5520_reg[9:0]' [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/37ac/hdl/verilog/Loop_2_proc33.v:2036]
WARNING: [Synth 8-6014] Unused sequential element tj_1_cast_reg_5449_reg was removed.  [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/37ac/hdl/verilog/Loop_2_proc33.v:1585]
WARNING: [Synth 8-6014] Unused sequential element tj_cast_reg_5414_reg was removed.  [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/37ac/hdl/verilog/Loop_2_proc33.v:1587]
WARNING: [Synth 8-6014] Unused sequential element tj_2_cast_reg_5496_reg was removed.  [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/37ac/hdl/verilog/Loop_2_proc33.v:2034]
WARNING: [Synth 8-6014] Unused sequential element tj_3_cast_reg_5532_reg was removed.  [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/37ac/hdl/verilog/Loop_2_proc33.v:2036]
INFO: [Synth 8-5546] ROM "exitcond_fu_1060_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_1048_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_1_fu_846_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_9_fu_1620_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_1_mid1_fu_1437_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "image_out_V_data_V_1_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "image_out_V_data_V_1_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "image_out_V_last_1_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "image_out_V_last_1_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "num_1_39_v_cast_cast_fu_3759_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:04 ; elapsed = 00:01:15 . Memory (MB): peak = 895.145 ; gain = 541.586
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'mean_fadd_32ns_32bkb:/mean_ap_fadd_0_full_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'mean_fadd_32ns_32bkb:/mean_ap_fadd_0_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'mean_fadd_32ns_32bkb:/mean_ap_fadd_0_full_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'mean_fadd_32ns_32bkb:/mean_ap_fadd_0_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'mean_fadd_32ns_32bkb:/mean_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/SUB_DELAY' (delay__parameterized0) to 'mean_fadd_32ns_32bkb:/mean_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/SUB_ADD_IP_DELAY'
INFO: [Synth 8-223] decloning instance 'mean_fadd_32ns_32bkb:/mean_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/A_EXP_DELAY' (delay__parameterized18) to 'mean_fadd_32ns_32bkb:/mean_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.a_exp_DELAY'
INFO: [Synth 8-223] decloning instance 'inst/Loop_2_proc33_U0/mean_fdiv_32ns_32cud_U6/mean_ap_fdiv_0_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW' (delay__parameterized0) to 'inst/Loop_2_proc33_U0/mean_fdiv_32ns_32cud_U6/mean_ap_fdiv_0_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/Loop_2_proc33_U0/mean_fdiv_32ns_32cud_U6/mean_ap_fdiv_0_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ND_DEL' (delay__parameterized0) to 'inst/Loop_2_proc33_U0/mean_fdiv_32ns_32cud_U6/mean_ap_fdiv_0_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/Loop_2_proc33_U0/mean_fdiv_32ns_32cud_U6/mean_ap_fdiv_0_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ND_DEL' (delay__parameterized0) to 'inst/Loop_2_proc33_U0/mean_fdiv_32ns_32cud_U6/mean_ap_fdiv_0_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/Loop_2_proc33_U0/mean_fdiv_32ns_32cud_U6/mean_ap_fdiv_0_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ND_DEL' (delay__parameterized0) to 'inst/Loop_2_proc33_U0/mean_fdiv_32ns_32cud_U6/mean_ap_fdiv_0_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/Loop_2_proc33_U0/mean_fdiv_32ns_32cud_U6/mean_ap_fdiv_0_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ND_DEL' (delay__parameterized0) to 'inst/Loop_2_proc33_U0/mean_fdiv_32ns_32cud_U6/mean_ap_fdiv_0_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/Loop_2_proc33_U0/mean_fdiv_32ns_32cud_U6/mean_ap_fdiv_0_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ND_DEL' (delay__parameterized0) to 'inst/Loop_2_proc33_U0/mean_fdiv_32ns_32cud_U6/mean_ap_fdiv_0_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/Loop_2_proc33_U0/mean_fdiv_32ns_32cud_U6/mean_ap_fdiv_0_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ND_DEL' (delay__parameterized0) to 'inst/Loop_2_proc33_U0/mean_fdiv_32ns_32cud_U6/mean_ap_fdiv_0_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/Loop_2_proc33_U0/mean_fdiv_32ns_32cud_U6/mean_ap_fdiv_0_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ND_DEL' (delay__parameterized0) to 'inst/Loop_2_proc33_U0/mean_fdiv_32ns_32cud_U6/mean_ap_fdiv_0_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/Loop_2_proc33_U0/mean_fdiv_32ns_32cud_U6/mean_ap_fdiv_0_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ND_DEL' (delay__parameterized0) to 'inst/Loop_2_proc33_U0/mean_fdiv_32ns_32cud_U6/mean_ap_fdiv_0_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/Loop_2_proc33_U0/mean_fdiv_32ns_32cud_U6/mean_ap_fdiv_0_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ND_DEL' (delay__parameterized0) to 'inst/Loop_2_proc33_U0/mean_fdiv_32ns_32cud_U6/mean_ap_fdiv_0_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/Loop_2_proc33_U0/mean_fdiv_32ns_32cud_U6/mean_ap_fdiv_0_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ND_DEL' (delay__parameterized0) to 'inst/Loop_2_proc33_U0/mean_fdiv_32ns_32cud_U6/mean_ap_fdiv_0_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/Loop_2_proc33_U0/mean_fdiv_32ns_32cud_U6/mean_ap_fdiv_0_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ND_DEL' (delay__parameterized0) to 'inst/Loop_2_proc33_U0/mean_fdiv_32ns_32cud_U6/mean_ap_fdiv_0_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/Loop_2_proc33_U0/mean_fdiv_32ns_32cud_U6/mean_ap_fdiv_0_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ND_DEL' (delay__parameterized0) to 'inst/Loop_2_proc33_U0/mean_fdiv_32ns_32cud_U6/mean_ap_fdiv_0_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/Loop_2_proc33_U0/mean_fdiv_32ns_32cud_U6/mean_ap_fdiv_0_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ND_DEL' (delay__parameterized0) to 'inst/Loop_2_proc33_U0/mean_fdiv_32ns_32cud_U6/mean_ap_fdiv_0_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/Loop_2_proc33_U0/mean_fdiv_32ns_32cud_U6/mean_ap_fdiv_0_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ND_DEL' (delay__parameterized0) to 'inst/Loop_2_proc33_U0/mean_fdiv_32ns_32cud_U6/mean_ap_fdiv_0_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/Loop_2_proc33_U0/mean_fdiv_32ns_32cud_U6/mean_ap_fdiv_0_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ND_DEL' (delay__parameterized0) to 'inst/Loop_2_proc33_U0/mean_fdiv_32ns_32cud_U6/mean_ap_fdiv_0_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/Loop_2_proc33_U0/mean_fdiv_32ns_32cud_U6/mean_ap_fdiv_0_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ND_DEL' (delay__parameterized0) to 'inst/Loop_2_proc33_U0/mean_fdiv_32ns_32cud_U6/mean_ap_fdiv_0_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/Loop_2_proc33_U0/mean_fdiv_32ns_32cud_U6/mean_ap_fdiv_0_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ND_DEL' (delay__parameterized0) to 'inst/Loop_2_proc33_U0/mean_fdiv_32ns_32cud_U6/mean_ap_fdiv_0_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/Loop_2_proc33_U0/mean_fdiv_32ns_32cud_U6/mean_ap_fdiv_0_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ND_DEL' (delay__parameterized0) to 'inst/Loop_2_proc33_U0/mean_fdiv_32ns_32cud_U6/mean_ap_fdiv_0_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/Loop_2_proc33_U0/mean_fdiv_32ns_32cud_U6/mean_ap_fdiv_0_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ND_DEL' (delay__parameterized0) to 'inst/Loop_2_proc33_U0/mean_fdiv_32ns_32cud_U6/mean_ap_fdiv_0_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/Loop_2_proc33_U0/mean_fdiv_32ns_32cud_U6/mean_ap_fdiv_0_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ND_DEL' (delay__parameterized0) to 'inst/Loop_2_proc33_U0/mean_fdiv_32ns_32cud_U6/mean_ap_fdiv_0_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/Loop_2_proc33_U0/mean_fdiv_32ns_32cud_U6/mean_ap_fdiv_0_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ND_DEL' (delay__parameterized0) to 'inst/Loop_2_proc33_U0/mean_fdiv_32ns_32cud_U6/mean_ap_fdiv_0_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].ND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/Loop_2_proc33_U0/mean_fdiv_32ns_32cud_U6/mean_ap_fdiv_0_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ND_DEL' (delay__parameterized0) to 'inst/Loop_2_proc33_U0/mean_fdiv_32ns_32cud_U6/mean_ap_fdiv_0_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[22].ND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/Loop_2_proc33_U0/mean_fdiv_32ns_32cud_U6/mean_ap_fdiv_0_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ND_DEL' (delay__parameterized0) to 'inst/Loop_2_proc33_U0/mean_fdiv_32ns_32cud_U6/mean_ap_fdiv_0_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[23].ND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/Loop_2_proc33_U0/mean_fdiv_32ns_32cud_U6/mean_ap_fdiv_0_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ND_DEL' (delay__parameterized0) to 'inst/Loop_2_proc33_U0/mean_fdiv_32ns_32cud_U6/mean_ap_fdiv_0_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[24].ND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/Loop_2_proc33_U0/mean_fdiv_32ns_32cud_U6/mean_ap_fdiv_0_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ND_DEL' (delay__parameterized0) to 'inst/Loop_2_proc33_U0/mean_fdiv_32ns_32cud_U6/mean_ap_fdiv_0_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[25].ND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/Loop_2_proc33_U0/mean_fdiv_32ns_32cud_U6/mean_ap_fdiv_0_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].MANT_DEL' (delay) to 'inst/Loop_2_proc33_U0/mean_fdiv_32ns_32cud_U6/mean_ap_fdiv_0_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].MANT_DEL'
INFO: [Synth 8-223] decloning instance 'inst/Loop_2_proc33_U0/mean_fdiv_32ns_32cud_U6/mean_ap_fdiv_0_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].MANT_DEL' (delay) to 'inst/Loop_2_proc33_U0/mean_fdiv_32ns_32cud_U6/mean_ap_fdiv_0_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].MANT_DEL'
INFO: [Synth 8-223] decloning instance 'inst/Loop_2_proc33_U0/mean_fdiv_32ns_32cud_U6/mean_ap_fdiv_0_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].MANT_DEL' (delay) to 'inst/Loop_2_proc33_U0/mean_fdiv_32ns_32cud_U6/mean_ap_fdiv_0_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].MANT_DEL'
INFO: [Synth 8-223] decloning instance 'inst/Loop_2_proc33_U0/mean_fdiv_32ns_32cud_U6/mean_ap_fdiv_0_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].MANT_DEL' (delay) to 'inst/Loop_2_proc33_U0/mean_fdiv_32ns_32cud_U6/mean_ap_fdiv_0_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].MANT_DEL'
INFO: [Synth 8-223] decloning instance 'inst/Loop_2_proc33_U0/mean_fdiv_32ns_32cud_U6/mean_ap_fdiv_0_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].MANT_DEL' (delay) to 'inst/Loop_2_proc33_U0/mean_fdiv_32ns_32cud_U6/mean_ap_fdiv_0_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].MANT_DEL'
INFO: [Synth 8-223] decloning instance 'inst/Loop_2_proc33_U0/mean_fdiv_32ns_32cud_U6/mean_ap_fdiv_0_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].MANT_DEL' (delay) to 'inst/Loop_2_proc33_U0/mean_fdiv_32ns_32cud_U6/mean_ap_fdiv_0_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].MANT_DEL'
INFO: [Synth 8-223] decloning instance 'inst/Loop_2_proc33_U0/mean_fdiv_32ns_32cud_U6/mean_ap_fdiv_0_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].MANT_DEL' (delay) to 'inst/Loop_2_proc33_U0/mean_fdiv_32ns_32cud_U6/mean_ap_fdiv_0_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].MANT_DEL'
INFO: [Synth 8-223] decloning instance 'inst/Loop_2_proc33_U0/mean_fdiv_32ns_32cud_U6/mean_ap_fdiv_0_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].MANT_DEL' (delay) to 'inst/Loop_2_proc33_U0/mean_fdiv_32ns_32cud_U6/mean_ap_fdiv_0_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].MANT_DEL'
INFO: [Synth 8-223] decloning instance 'inst/Loop_2_proc33_U0/mean_fdiv_32ns_32cud_U6/mean_ap_fdiv_0_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].MANT_DEL' (delay) to 'inst/Loop_2_proc33_U0/mean_fdiv_32ns_32cud_U6/mean_ap_fdiv_0_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].MANT_DEL'
INFO: [Synth 8-223] decloning instance 'inst/Loop_2_proc33_U0/mean_fdiv_32ns_32cud_U6/mean_ap_fdiv_0_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].MANT_DEL' (delay) to 'inst/Loop_2_proc33_U0/mean_fdiv_32ns_32cud_U6/mean_ap_fdiv_0_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].MANT_DEL'
INFO: [Synth 8-223] decloning instance 'inst/Loop_2_proc33_U0/mean_fdiv_32ns_32cud_U6/mean_ap_fdiv_0_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].MANT_DEL' (delay) to 'inst/Loop_2_proc33_U0/mean_fdiv_32ns_32cud_U6/mean_ap_fdiv_0_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].MANT_DEL'
INFO: [Synth 8-223] decloning instance 'inst/Loop_2_proc33_U0/mean_fdiv_32ns_32cud_U6/mean_ap_fdiv_0_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].MANT_DEL' (delay) to 'inst/Loop_2_proc33_U0/mean_fdiv_32ns_32cud_U6/mean_ap_fdiv_0_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].MANT_DEL'
INFO: [Synth 8-223] decloning instance 'inst/Loop_2_proc33_U0/mean_fdiv_32ns_32cud_U6/mean_ap_fdiv_0_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].MANT_DEL' (delay) to 'inst/Loop_2_proc33_U0/mean_fdiv_32ns_32cud_U6/mean_ap_fdiv_0_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].MANT_DEL'
INFO: [Synth 8-223] decloning instance 'inst/Loop_2_proc33_U0/mean_fdiv_32ns_32cud_U6/mean_ap_fdiv_0_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].MANT_DEL' (delay) to 'inst/Loop_2_proc33_U0/mean_fdiv_32ns_32cud_U6/mean_ap_fdiv_0_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].MANT_DEL'
INFO: [Synth 8-223] decloning instance 'inst/Loop_2_proc33_U0/mean_fdiv_32ns_32cud_U6/mean_ap_fdiv_0_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].MANT_DEL' (delay) to 'inst/Loop_2_proc33_U0/mean_fdiv_32ns_32cud_U6/mean_ap_fdiv_0_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].MANT_DEL'
INFO: [Synth 8-223] decloning instance 'inst/Loop_2_proc33_U0/mean_fdiv_32ns_32cud_U6/mean_ap_fdiv_0_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].MANT_DEL' (delay) to 'inst/Loop_2_proc33_U0/mean_fdiv_32ns_32cud_U6/mean_ap_fdiv_0_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].MANT_DEL'
INFO: [Synth 8-223] decloning instance 'inst/Loop_2_proc33_U0/mean_fdiv_32ns_32cud_U6/mean_ap_fdiv_0_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].MANT_DEL' (delay) to 'inst/Loop_2_proc33_U0/mean_fdiv_32ns_32cud_U6/mean_ap_fdiv_0_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].MANT_DEL'
INFO: [Synth 8-223] decloning instance 'inst/Loop_2_proc33_U0/mean_fdiv_32ns_32cud_U6/mean_ap_fdiv_0_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].MANT_DEL' (delay) to 'inst/Loop_2_proc33_U0/mean_fdiv_32ns_32cud_U6/mean_ap_fdiv_0_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].MANT_DEL'
INFO: [Synth 8-223] decloning instance 'inst/Loop_2_proc33_U0/mean_fdiv_32ns_32cud_U6/mean_ap_fdiv_0_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].MANT_DEL' (delay) to 'inst/Loop_2_proc33_U0/mean_fdiv_32ns_32cud_U6/mean_ap_fdiv_0_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].MANT_DEL'
INFO: [Synth 8-223] decloning instance 'inst/Loop_2_proc33_U0/mean_fdiv_32ns_32cud_U6/mean_ap_fdiv_0_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].MANT_DEL' (delay) to 'inst/Loop_2_proc33_U0/mean_fdiv_32ns_32cud_U6/mean_ap_fdiv_0_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].MANT_DEL'
INFO: [Synth 8-223] decloning instance 'inst/Loop_2_proc33_U0/mean_fdiv_32ns_32cud_U6/mean_ap_fdiv_0_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].MANT_DEL' (delay) to 'inst/Loop_2_proc33_U0/mean_fdiv_32ns_32cud_U6/mean_ap_fdiv_0_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].MANT_DEL'
INFO: [Synth 8-223] decloning instance 'inst/Loop_2_proc33_U0/mean_fdiv_32ns_32cud_U6/mean_ap_fdiv_0_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].MANT_DEL' (delay) to 'inst/Loop_2_proc33_U0/mean_fdiv_32ns_32cud_U6/mean_ap_fdiv_0_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[22].MANT_DEL'
INFO: [Synth 8-223] decloning instance 'inst/Loop_2_proc33_U0/mean_fdiv_32ns_32cud_U6/mean_ap_fdiv_0_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].MANT_DEL' (delay) to 'inst/Loop_2_proc33_U0/mean_fdiv_32ns_32cud_U6/mean_ap_fdiv_0_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[23].MANT_DEL'
INFO: [Synth 8-223] decloning instance 'inst/Loop_2_proc33_U0/mean_fdiv_32ns_32cud_U6/mean_ap_fdiv_0_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].MANT_DEL' (delay) to 'inst/Loop_2_proc33_U0/mean_fdiv_32ns_32cud_U6/mean_ap_fdiv_0_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[24].MANT_DEL'
INFO: [Synth 8-223] decloning instance 'inst/Loop_2_proc33_U0/mean_fdiv_32ns_32cud_U6/mean_ap_fdiv_0_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].MANT_DEL' (delay) to 'inst/Loop_2_proc33_U0/mean_fdiv_32ns_32cud_U6/mean_ap_fdiv_0_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[25].MANT_DEL'
INFO: [Synth 8-223] decloning instance 'inst/Loop_2_proc33_U0/mean_fdiv_32ns_32cud_U6/mean_ap_fdiv_0_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/IP_SIGN_DELAY' (delay__parameterized22) to 'inst/Loop_2_proc33_U0/mean_fdiv_32ns_32cud_U6/mean_ap_fdiv_0_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/SIGN_UP_DELAY'
INFO: [Synth 8-223] decloning instance 'inst/Loop_2_proc33_U0/mean_fdiv_32ns_32cud_U6/mean_ap_fdiv_0_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized0) to 'inst/Loop_2_proc33_U0/mean_fdiv_32ns_32cud_U6/mean_ap_fdiv_0_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'inst/Loop_2_proc33_U0/mean_fdiv_32ns_32cud_U6/mean_ap_fdiv_0_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_INC_DELAY' (delay__parameterized0) to 'inst/Loop_2_proc33_U0/mean_fdiv_32ns_32cud_U6/mean_ap_fdiv_0_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'inst/Loop_2_proc33_U0/mean_fdiv_32ns_32cud_U6/mean_ap_fdiv_0_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/NORMALIZE_DEL' (delay__parameterized13) to 'inst/Loop_2_proc33_U0/mean_fdiv_32ns_32cud_U6/mean_ap_fdiv_0_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/NORMALIZE_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'inst/Loop_2_proc33_U0/mean_fdiv_32ns_32cud_U6/mean_ap_fdiv_0_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized18) to 'inst/Loop_2_proc33_U0/mean_fdiv_32ns_32cud_U6/mean_ap_fdiv_0_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/Loop_2_proc33_U0/mean_fdiv_32ns_32cud_U6/mean_ap_fdiv_0_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized18) to 'inst/Loop_2_proc33_U0/mean_fdiv_32ns_32cud_U6/mean_ap_fdiv_0_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'mean_sitofp_32ns_dEe:/mean_ap_sitofp_0_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'mean_sitofp_32ns_dEe:/mean_ap_sitofp_0_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'mean_sitofp_32ns_dEe:/mean_ap_sitofp_0_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'mean_sitofp_32ns_dEe:/mean_ap_sitofp_0_no_dsp_32_u/U0/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'mean_sitofp_32ns_dEe:/mean_ap_sitofp_0_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'mean_sitofp_32ns_dEe:/mean_ap_sitofp_0_no_dsp_32_u/U0/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'mean_sitofp_32ns_dEe:/mean_ap_sitofp_0_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'mean_sitofp_32ns_dEe:/mean_ap_sitofp_0_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'mean_sitofp_32ns_dEe:/mean_ap_sitofp_0_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'mean_sitofp_32ns_dEe:/mean_ap_sitofp_0_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'mean_sitofp_32ns_dEe:/mean_ap_sitofp_0_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized0) to 'mean_sitofp_32ns_dEe:/mean_ap_sitofp_0_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'mean_sitofp_32ns_dEe:/mean_ap_sitofp_0_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_DELAY' (delay__parameterized0) to 'mean_sitofp_32ns_dEe:/mean_ap_sitofp_0_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'mean_sitofp_32ns_dEe:/mean_ap_sitofp_0_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/NORMALIZE_DEL' (delay__parameterized13) to 'mean_sitofp_32ns_dEe:/mean_ap_sitofp_0_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/NORMALIZE_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'mean_sitofp_32ns_dEe:/mean_ap_sitofp_0_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized18) to 'mean_sitofp_32ns_dEe:/mean_ap_sitofp_0_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'mean_sitofp_32ns_dEe:/mean_ap_sitofp_0_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized18) to 'mean_sitofp_32ns_dEe:/mean_ap_sitofp_0_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'mean_sitofp_32ns_dEe:/mean_ap_sitofp_0_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/NEED_Z_DET.Z_DET/ENCODE[0].DIST_OVER_DEL' (delay__parameterized0) to 'mean_sitofp_32ns_dEe:/mean_ap_sitofp_0_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/NEED_Z_DET.Z_DET/ENCODE[1].DIST_OVER_DEL'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "data11" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_1048_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_1060_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_9_fu_1620_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_1_fu_846_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Loop_1_proc32_U0/exitcond_flatten_fu_100_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Loop_1_proc32_U0/exitcond3_i6_fu_112_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3886] merging instance 'inst/Loop_2_proc33_U0/ti_1_reg_5258_reg[0]' (FDE) to 'inst/Loop_2_proc33_U0/tmp_13_5_reg_5270_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/Loop_2_proc33_U0/ti_1_reg_5258_reg[1]' (FDE) to 'inst/Loop_2_proc33_U0/tmp_13_5_reg_5270_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/Loop_2_proc33_U0/ti_1_reg_5258_reg[2]' (FDE) to 'inst/Loop_2_proc33_U0/tmp_13_5_reg_5270_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/Loop_2_proc33_U0/ti_1_reg_5258_reg[3]' (FDE) to 'inst/Loop_2_proc33_U0/tmp_13_5_reg_5270_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/Loop_2_proc33_U0/ti_1_reg_5258_reg[4]' (FDE) to 'inst/Loop_2_proc33_U0/tmp_13_5_reg_5270_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/Loop_2_proc33_U0/ti_1_reg_5258_reg[5]' (FDE) to 'inst/Loop_2_proc33_U0/tmp_13_5_reg_5270_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/Loop_2_proc33_U0/ti_1_reg_5258_reg[6]' (FDE) to 'inst/Loop_2_proc33_U0/tmp_13_5_reg_5270_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/Loop_2_proc33_U0/ti_1_reg_5258_reg[7]' (FDE) to 'inst/Loop_2_proc33_U0/tmp_13_5_reg_5270_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/Loop_2_proc33_U0/i_reg_5281_reg[1]' (FDE) to 'inst/Loop_2_proc33_U0/tmp_13_7_reg_5293_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/Loop_2_proc33_U0/i_reg_5281_reg[0]' (FDE) to 'inst/Loop_2_proc33_U0/tmp_13_5_reg_5270_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/Loop_2_proc33_U0/i_reg_5281_reg[2]' (FDE) to 'inst/Loop_2_proc33_U0/tmp_13_7_reg_5293_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/Loop_2_proc33_U0/i_reg_5281_reg[3]' (FDE) to 'inst/Loop_2_proc33_U0/tmp_13_7_reg_5293_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/Loop_2_proc33_U0/i_reg_5281_reg[4]' (FDE) to 'inst/Loop_2_proc33_U0/tmp_13_7_reg_5293_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/Loop_2_proc33_U0/i_reg_5281_reg[5]' (FDE) to 'inst/Loop_2_proc33_U0/tmp_13_7_reg_5293_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/Loop_2_proc33_U0/i_reg_5281_reg[6]' (FDE) to 'inst/Loop_2_proc33_U0/tmp_13_7_reg_5293_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/Loop_2_proc33_U0/i_reg_5281_reg[7]' (FDE) to 'inst/Loop_2_proc33_U0/tmp_13_7_reg_5293_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/Loop_2_proc33_U0/i_reg_5281_reg[8]' (FDE) to 'inst/Loop_2_proc33_U0/tmp_13_7_reg_5293_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/Loop_2_proc33_U0/ti_1_reg_5258_reg[8]' (FDE) to 'inst/Loop_2_proc33_U0/tmp_13_5_reg_5270_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/Loop_2_proc33_U0/tmp_13_5_reg_5270_reg[9]' (FDE) to 'inst/Loop_2_proc33_U0/tmp_13_7_reg_5293_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/Loop_2_proc33_U0/tmp_13_6_reg_5275_reg[9]' (FDE) to 'inst/Loop_2_proc33_U0/ti_s_reg_5246_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/Loop_2_proc33_U0/tmp_13_6_reg_5275_reg[10]' (FDE) to 'inst/Loop_2_proc33_U0/ti_5_reg_5324_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/Loop_2_proc33_U0/tmp_13_7_reg_5293_reg[9]' (FDE) to 'inst/Loop_2_proc33_U0/ti_9_reg_5235_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/Loop_2_proc33_U0/ti_3_reg_5299_reg[0]' (FDE) to 'inst/Loop_2_proc33_U0/ti_s_reg_5246_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/Loop_2_proc33_U0/ti_3_reg_5299_reg[1]' (FDE) to 'inst/Loop_2_proc33_U0/ti_s_reg_5246_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/Loop_2_proc33_U0/ti_5_reg_5324_reg[0]' (FDE) to 'inst/Loop_2_proc33_U0/ti_s_reg_5246_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/Loop_2_proc33_U0/ti_4_reg_5312_reg[0]' (FDE) to 'inst/Loop_2_proc33_U0/ti_9_reg_5235_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/Loop_2_proc33_U0/tj_6_reg_5650_reg[9]' (FDE) to 'inst/Loop_2_proc33_U0/tmp_70_reg_5673_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/Loop_2_proc33_U0/tj_7_reg_5690_reg[9]' (FDE) to 'inst/Loop_2_proc33_U0/tmp_74_reg_5713_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/Loop_2_proc33_U0/tmp_54_reg_5456_reg[0]' (FDE) to 'inst/Loop_2_proc33_U0/tj_1_reg_5437_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/Loop_2_proc33_U0/tmp_58_reg_5503_reg[0]' (FDE) to 'inst/Loop_2_proc33_U0/tj_2_reg_5484_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/Loop_2_proc33_U0/tmp_70_reg_5673_reg[0]' (FDE) to 'inst/Loop_2_proc33_U0/tj_6_cast_reg_5661_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/Loop_2_proc33_U0/tmp_78_reg_5742_reg[0]' (FDE) to 'inst/Loop_2_proc33_U0/tj_8_reg_5730_reg[9]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Loop_2_proc33_U0/ap_done_reg_reg)
INFO: [Synth 8-3886] merging instance 'inst/Loop_2_proc33_U0/tj_8_reg_5730_reg[0]' (FDE) to 'inst/Loop_2_proc33_U0/tj_6_cast_reg_5661_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/Loop_2_proc33_U0/tj_6_reg_5650_reg[0]' (FDE) to 'inst/Loop_2_proc33_U0/tj_6_cast_reg_5661_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/Loop_2_proc33_U0/tj_reg_5402_reg[0]' (FDE) to 'inst/Loop_2_proc33_U0/j_1_mid2_reg_5369_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/Loop_2_proc33_U0/tj_reg_5402_reg[1]' (FDE) to 'inst/Loop_2_proc33_U0/j_1_mid2_reg_5369_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/Loop_2_proc33_U0/ti_mid2_reg_5381_reg[0]' (FDE) to 'inst/Loop_2_proc33_U0/tmp_mid2_reg_5391_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/Loop_2_proc33_U0/tmp_mid2_reg_5391_reg[9]' (FDE) to 'inst/Loop_2_proc33_U0/tmp_31_reg_5397_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/Loop_2_proc33_U0/tmp_13_9_mid2_reg_5765_reg[9]' (FDE) to 'inst/Loop_2_proc33_U0/tmp_33_reg_5772_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/Loop_2_proc33_U0/ti_mid2_32_reg_5777_reg[0]' (FDE) to 'inst/Loop_2_proc33_U0/tmp_35_reg_5793_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/Loop_2_proc33_U0/ti_mid2_reg_5381_reg[1]' (FDE) to 'inst/Loop_2_proc33_U0/tmp_mid2_reg_5391_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/Loop_2_proc33_U0/tmp_mid2_reg_5391_reg[10]' (FDE) to 'inst/Loop_2_proc33_U0/tmp_31_reg_5397_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/Loop_2_proc33_U0/tmp_13_9_mid2_reg_5765_reg[10]' (FDE) to 'inst/Loop_2_proc33_U0/tmp_33_reg_5772_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/Loop_2_proc33_U0/ti_mid2_32_reg_5777_reg[1]' (FDE) to 'inst/Loop_2_proc33_U0/tmp_35_reg_5793_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/Loop_2_proc33_U0/ti_mid2_reg_5381_reg[2]' (FDE) to 'inst/Loop_2_proc33_U0/tmp_mid2_reg_5391_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/Loop_2_proc33_U0/tmp_mid2_reg_5391_reg[11]' (FDE) to 'inst/Loop_2_proc33_U0/tmp_31_reg_5397_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/Loop_2_proc33_U0/tmp_13_9_mid2_reg_5765_reg[11]' (FDE) to 'inst/Loop_2_proc33_U0/tmp_33_reg_5772_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/Loop_2_proc33_U0/ti_mid2_32_reg_5777_reg[2]' (FDE) to 'inst/Loop_2_proc33_U0/tmp_35_reg_5793_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/Loop_2_proc33_U0/ti_mid2_reg_5381_reg[3]' (FDE) to 'inst/Loop_2_proc33_U0/tmp_mid2_reg_5391_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/Loop_2_proc33_U0/tmp_mid2_reg_5391_reg[12]' (FDE) to 'inst/Loop_2_proc33_U0/tmp_31_reg_5397_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/Loop_2_proc33_U0/tmp_13_9_mid2_reg_5765_reg[12]' (FDE) to 'inst/Loop_2_proc33_U0/tmp_33_reg_5772_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/Loop_2_proc33_U0/ti_mid2_32_reg_5777_reg[3]' (FDE) to 'inst/Loop_2_proc33_U0/tmp_35_reg_5793_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/Loop_2_proc33_U0/ti_mid2_reg_5381_reg[4]' (FDE) to 'inst/Loop_2_proc33_U0/tmp_mid2_reg_5391_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/Loop_2_proc33_U0/tmp_mid2_reg_5391_reg[13]' (FDE) to 'inst/Loop_2_proc33_U0/tmp_31_reg_5397_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/Loop_2_proc33_U0/tmp_13_9_mid2_reg_5765_reg[13]' (FDE) to 'inst/Loop_2_proc33_U0/tmp_33_reg_5772_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/Loop_2_proc33_U0/ti_mid2_32_reg_5777_reg[4]' (FDE) to 'inst/Loop_2_proc33_U0/tmp_35_reg_5793_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/Loop_2_proc33_U0/ti_mid2_reg_5381_reg[5]' (FDE) to 'inst/Loop_2_proc33_U0/tmp_mid2_reg_5391_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/Loop_2_proc33_U0/tmp_mid2_reg_5391_reg[14]' (FDE) to 'inst/Loop_2_proc33_U0/tmp_31_reg_5397_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/Loop_2_proc33_U0/tmp_13_9_mid2_reg_5765_reg[14]' (FDE) to 'inst/Loop_2_proc33_U0/tmp_33_reg_5772_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/Loop_2_proc33_U0/ti_mid2_32_reg_5777_reg[5]' (FDE) to 'inst/Loop_2_proc33_U0/tmp_35_reg_5793_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/Loop_2_proc33_U0/ti_mid2_reg_5381_reg[6]' (FDE) to 'inst/Loop_2_proc33_U0/tmp_mid2_reg_5391_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/Loop_2_proc33_U0/tmp_mid2_reg_5391_reg[15]' (FDE) to 'inst/Loop_2_proc33_U0/tmp_31_reg_5397_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/Loop_2_proc33_U0/tmp_13_9_mid2_reg_5765_reg[15]' (FDE) to 'inst/Loop_2_proc33_U0/tmp_33_reg_5772_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/Loop_2_proc33_U0/ti_mid2_32_reg_5777_reg[6]' (FDE) to 'inst/Loop_2_proc33_U0/tmp_35_reg_5793_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/Loop_2_proc33_U0/ti_mid2_reg_5381_reg[7]' (FDE) to 'inst/Loop_2_proc33_U0/tmp_mid2_reg_5391_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/Loop_2_proc33_U0/tmp_mid2_reg_5391_reg[16]' (FDE) to 'inst/Loop_2_proc33_U0/tmp_31_reg_5397_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/Loop_2_proc33_U0/tmp_13_9_mid2_reg_5765_reg[16]' (FDE) to 'inst/Loop_2_proc33_U0/tmp_33_reg_5772_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/Loop_2_proc33_U0/ti_mid2_32_reg_5777_reg[7]' (FDE) to 'inst/Loop_2_proc33_U0/tmp_35_reg_5793_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/Loop_2_proc33_U0/ti_mid2_reg_5381_reg[8]' (FDE) to 'inst/Loop_2_proc33_U0/tmp_mid2_reg_5391_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/Loop_2_proc33_U0/tmp_mid2_reg_5391_reg[17]' (FDE) to 'inst/Loop_2_proc33_U0/tmp_31_reg_5397_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/Loop_2_proc33_U0/tj_reg_5402_reg[9]' (FDE) to 'inst/Loop_2_proc33_U0/tmp_48_reg_5421_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/Loop_2_proc33_U0/tmp_13_9_mid2_reg_5765_reg[17]' (FDE) to 'inst/Loop_2_proc33_U0/tmp_33_reg_5772_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/Loop_2_proc33_U0/ti_mid2_32_reg_5777_reg[8]' (FDE) to 'inst/Loop_2_proc33_U0/tmp_35_reg_5793_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/Loop_2_proc33_U0/tj_3_reg_5520_reg[9]' (FDE) to 'inst/Loop_2_proc33_U0/tmp_62_reg_5539_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/Loop_2_proc33_U0/j_2_cast_reg_5609_reg[9]' (FDE) to 'inst/Loop_2_proc33_U0/tmp_66_reg_5621_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/Loop_2_proc33_U0/tj_7_reg_5690_reg[0]' (FDE) to 'inst/Loop_2_proc33_U0/tj_7_cast_reg_5701_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/Loop_2_proc33_U0/tj_7_reg_5690_reg[1]' (FDE) to 'inst/Loop_2_proc33_U0/tj_7_cast_reg_5701_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/Loop_2_proc33_U0/tj_7_reg_5690_reg[2]' (FDE) to 'inst/Loop_2_proc33_U0/tj_7_cast_reg_5701_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/Loop_2_proc33_U0/tj_7_reg_5690_reg[3]' (FDE) to 'inst/Loop_2_proc33_U0/tj_7_cast_reg_5701_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/Loop_2_proc33_U0/tj_7_reg_5690_reg[4]' (FDE) to 'inst/Loop_2_proc33_U0/tj_7_cast_reg_5701_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/Loop_2_proc33_U0/tj_7_reg_5690_reg[5]' (FDE) to 'inst/Loop_2_proc33_U0/tj_7_cast_reg_5701_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/Loop_2_proc33_U0/tj_7_reg_5690_reg[6]' (FDE) to 'inst/Loop_2_proc33_U0/tj_7_cast_reg_5701_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/Loop_2_proc33_U0/tj_7_reg_5690_reg[7]' (FDE) to 'inst/Loop_2_proc33_U0/tj_7_cast_reg_5701_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/Loop_2_proc33_U0/tj_7_reg_5690_reg[8]' (FDE) to 'inst/Loop_2_proc33_U0/tj_7_cast_reg_5701_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/Loop_2_proc33_U0/tj_7_cast_reg_5701_reg[9]' (FDE) to 'inst/Loop_2_proc33_U0/tmp_74_reg_5713_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/Loop_2_proc33_U0/tj_6_reg_5650_reg[1]' (FDE) to 'inst/Loop_2_proc33_U0/tj_6_cast_reg_5661_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/Loop_2_proc33_U0/tj_6_reg_5650_reg[2]' (FDE) to 'inst/Loop_2_proc33_U0/tj_6_cast_reg_5661_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/Loop_2_proc33_U0/tj_6_reg_5650_reg[3]' (FDE) to 'inst/Loop_2_proc33_U0/tj_6_cast_reg_5661_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/Loop_2_proc33_U0/tj_6_reg_5650_reg[4]' (FDE) to 'inst/Loop_2_proc33_U0/tj_6_cast_reg_5661_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/Loop_2_proc33_U0/tj_6_reg_5650_reg[5]' (FDE) to 'inst/Loop_2_proc33_U0/tj_6_cast_reg_5661_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/Loop_2_proc33_U0/tj_6_reg_5650_reg[6]' (FDE) to 'inst/Loop_2_proc33_U0/tj_6_cast_reg_5661_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/Loop_2_proc33_U0/tj_6_reg_5650_reg[7]' (FDE) to 'inst/Loop_2_proc33_U0/tj_6_cast_reg_5661_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/Loop_2_proc33_U0/tj_6_reg_5650_reg[8]' (FDE) to 'inst/Loop_2_proc33_U0/tj_6_cast_reg_5661_reg[8]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Loop_2_proc33_U0/\tmp_13_5_reg_5270_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Loop_2_proc33_U0/\tmp_13_5_reg_5270_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Loop_2_proc33_U0/\tmp_13_5_reg_5270_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Loop_2_proc33_U0/\tmp_13_5_reg_5270_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Loop_2_proc33_U0/\tmp_13_5_reg_5270_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Loop_2_proc33_U0/\tmp_13_5_reg_5270_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Loop_2_proc33_U0/\tmp_13_5_reg_5270_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Loop_2_proc33_U0/\tmp_13_5_reg_5270_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Loop_2_proc33_U0/\tmp_13_5_reg_5270_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Loop_2_proc33_U0/\j_1_cast_reg_5569_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Loop_2_proc33_U0/\j_1_cast_reg_5569_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Loop_2_proc33_U0/\j_1_cast_reg_5569_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Loop_2_proc33_U0/\j_1_cast_reg_5569_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Loop_2_proc33_U0/\j_1_cast_reg_5569_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Loop_2_proc33_U0/\j_1_cast_reg_5569_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Loop_2_proc33_U0/\j_1_cast_reg_5569_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Loop_2_proc33_U0/\j_1_cast_reg_5569_reg[17] )
INFO: [Synth 8-3886] merging instance 'inst/i_2_1/img_buf_V_U/gen_buffer[1].mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_mux_sel__38' (FDE) to 'inst/i_2_1/img_buf_V_U/gen_buffer[1].mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_mux_sel__37'
INFO: [Synth 8-3886] merging instance 'inst/i_2_1/img_buf_V_U/gen_buffer[1].mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_mux_sel__22' (FDE) to 'inst/i_2_1/img_buf_V_U/gen_buffer[1].mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_mux_sel__37'
INFO: [Synth 8-3886] merging instance 'inst/i_2_1/img_buf_V_U/gen_buffer[1].mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_mux_sel__6' (FDE) to 'inst/i_2_1/img_buf_V_U/gen_buffer[1].mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_mux_sel__5'
INFO: [Synth 8-3886] merging instance 'inst/i_2_0/img_buf_V_U/gen_buffer[0].mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_mux_sel__38' (FDE) to 'inst/i_2_0/img_buf_V_U/gen_buffer[0].mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_mux_sel__37'
INFO: [Synth 8-3886] merging instance 'inst/i_2_0/img_buf_V_U/gen_buffer[0].mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_mux_sel__22' (FDE) to 'inst/i_2_0/img_buf_V_U/gen_buffer[0].mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_mux_sel__37'
INFO: [Synth 8-3886] merging instance 'inst/i_2_0/img_buf_V_U/gen_buffer[0].mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_mux_sel__6' (FDE) to 'inst/i_2_0/img_buf_V_U/gen_buffer[0].mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_mux_sel__5'
INFO: [Synth 8-3886] merging instance 'inst/i_2_1/img_buf_V_U/gen_buffer[1].mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_mux_sel__37' (FDE) to 'inst/i_2_1/img_buf_V_U/gen_buffer[1].mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_mux_sel__36'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_6_viv__1.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_6_viv__1.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_6_viv.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_6_viv.
WARNING: [Synth 8-3332] Sequential element (ap_done_reg_reg) is unused and will be removed from module Loop_2_proc33.
WARNING: [Synth 8-3332] Sequential element (sum_1_78_reg_7193_reg[31]) is unused and will be removed from module Loop_2_proc33.
WARNING: [Synth 8-3332] Sequential element (Loop_1_proc32_U0/i_i_reg_78_reg[9]) is unused and will be removed from module mean.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:35 ; elapsed = 00:01:47 . Memory (MB): peak = 963.293 ; gain = 609.734
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/img_buf_V_U/gen_buffer[0].mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_1_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/img_buf_V_U/gen_buffer[0].mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_1_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/img_buf_V_U/gen_buffer[0].mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_1_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/img_buf_V_U/gen_buffer[0].mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_1_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/img_buf_V_U/gen_buffer[0].mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_1_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/img_buf_V_U/gen_buffer[0].mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_1_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/img_buf_V_U/gen_buffer[0].mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_1_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/img_buf_V_U/gen_buffer[0].mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_1_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/img_buf_V_U/gen_buffer[0].mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_1_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/img_buf_V_U/gen_buffer[0].mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_1_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/img_buf_V_U/gen_buffer[0].mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_1_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/img_buf_V_U/gen_buffer[0].mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_1_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/img_buf_V_U/gen_buffer[0].mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_1_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/img_buf_V_U/gen_buffer[0].mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_1_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/img_buf_V_U/gen_buffer[0].mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_1_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/img_buf_V_U/gen_buffer[0].mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_1_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/img_buf_V_U/gen_buffer[0].mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_3_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/img_buf_V_U/gen_buffer[0].mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_3_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/img_buf_V_U/gen_buffer[0].mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_3_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/img_buf_V_U/gen_buffer[0].mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_3_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/img_buf_V_U/gen_buffer[0].mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_3_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/img_buf_V_U/gen_buffer[0].mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_3_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/img_buf_V_U/gen_buffer[0].mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_3_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/img_buf_V_U/gen_buffer[0].mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_3_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/img_buf_V_U/gen_buffer[0].mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_3_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/img_buf_V_U/gen_buffer[0].mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_3_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/img_buf_V_U/gen_buffer[0].mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_3_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/img_buf_V_U/gen_buffer[0].mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_3_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/img_buf_V_U/gen_buffer[0].mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_3_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/img_buf_V_U/gen_buffer[0].mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_3_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/img_buf_V_U/gen_buffer[0].mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_3_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/img_buf_V_U/gen_buffer[0].mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_3_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/img_buf_V_U/gen_buffer[0].mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_5_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/img_buf_V_U/gen_buffer[0].mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_5_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/img_buf_V_U/gen_buffer[0].mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_5_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/img_buf_V_U/gen_buffer[0].mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_5_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/img_buf_V_U/gen_buffer[0].mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_5_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/img_buf_V_U/gen_buffer[0].mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_5_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/img_buf_V_U/gen_buffer[0].mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_5_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/img_buf_V_U/gen_buffer[0].mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_5_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/img_buf_V_U/gen_buffer[0].mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_5_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/img_buf_V_U/gen_buffer[0].mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_5_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/img_buf_V_U/gen_buffer[0].mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_5_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/img_buf_V_U/gen_buffer[0].mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_5_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/img_buf_V_U/gen_buffer[0].mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_5_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/img_buf_V_U/gen_buffer[0].mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_5_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/img_buf_V_U/gen_buffer[0].mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_5_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/img_buf_V_U/gen_buffer[0].mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_5_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/img_buf_V_U/gen_buffer[0].mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_7_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/img_buf_V_U/gen_buffer[0].mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_7_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/img_buf_V_U/gen_buffer[0].mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_7_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/img_buf_V_U/gen_buffer[0].mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_7_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/img_buf_V_U/gen_buffer[0].mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_7_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/img_buf_V_U/gen_buffer[0].mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_7_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/img_buf_V_U/gen_buffer[0].mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_7_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/img_buf_V_U/gen_buffer[0].mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_7_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/img_buf_V_U/gen_buffer[0].mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_7_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/img_buf_V_U/gen_buffer[0].mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_7_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/img_buf_V_U/gen_buffer[0].mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_7_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/img_buf_V_U/gen_buffer[0].mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_7_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/img_buf_V_U/gen_buffer[0].mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_7_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/img_buf_V_U/gen_buffer[0].mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_7_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/img_buf_V_U/gen_buffer[0].mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_7_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/img_buf_V_U/gen_buffer[0].mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_7_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_1/img_buf_V_U/gen_buffer[1].mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_1_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_1/img_buf_V_U/gen_buffer[1].mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_1_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_1/img_buf_V_U/gen_buffer[1].mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_1_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_1/img_buf_V_U/gen_buffer[1].mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_1_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_1/img_buf_V_U/gen_buffer[1].mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_1_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_1/img_buf_V_U/gen_buffer[1].mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_1_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_1/img_buf_V_U/gen_buffer[1].mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_1_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_1/img_buf_V_U/gen_buffer[1].mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_1_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_1/img_buf_V_U/gen_buffer[1].mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_1_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_1/img_buf_V_U/gen_buffer[1].mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_1_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_1/img_buf_V_U/gen_buffer[1].mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_1_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_1/img_buf_V_U/gen_buffer[1].mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_1_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_1/img_buf_V_U/gen_buffer[1].mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_1_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_1/img_buf_V_U/gen_buffer[1].mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_1_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_1/img_buf_V_U/gen_buffer[1].mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_1_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_1/img_buf_V_U/gen_buffer[1].mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_1_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_1/img_buf_V_U/gen_buffer[1].mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_3_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_1/img_buf_V_U/gen_buffer[1].mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_3_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_1/img_buf_V_U/gen_buffer[1].mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_3_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_1/img_buf_V_U/gen_buffer[1].mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_3_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_1/img_buf_V_U/gen_buffer[1].mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_3_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_1/img_buf_V_U/gen_buffer[1].mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_3_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_1/img_buf_V_U/gen_buffer[1].mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_3_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_1/img_buf_V_U/gen_buffer[1].mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_3_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_1/img_buf_V_U/gen_buffer[1].mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_3_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_1/img_buf_V_U/gen_buffer[1].mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_3_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_1/img_buf_V_U/gen_buffer[1].mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_3_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_1/img_buf_V_U/gen_buffer[1].mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_3_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_1/img_buf_V_U/gen_buffer[1].mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_3_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_1/img_buf_V_U/gen_buffer[1].mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_3_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_1/img_buf_V_U/gen_buffer[1].mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_3_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_1/img_buf_V_U/gen_buffer[1].mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_3_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_1/img_buf_V_U/gen_buffer[1].mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_5_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_1/img_buf_V_U/gen_buffer[1].mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_5_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_1/img_buf_V_U/gen_buffer[1].mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_5_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_1/img_buf_V_U/gen_buffer[1].mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_5_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-4480' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:54 ; elapsed = 00:02:08 . Memory (MB): peak = 973.672 ; gain = 620.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
      : inst/Loop_2_proc33_U0/\mean_fadd_32ns_32bkb_U4/mean_ap_fadd_0_full_dsp_32_u/U0 /i_synth/\SPEED_OP.DSP.OPi_2_0 /\ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/I4 
      : inst/Loop_2_proc33_U0/\mean_fadd_32ns_32bkb_U4/mean_ap_fadd_0_full_dsp_32_u/U0 /i_synth/\SPEED_OP.DSP.OPi_2_0 /Q[8]
      : inst/Loop_2_proc33_U0/\mean_fadd_32ns_32bkb_U4/mean_ap_fadd_0_full_dsp_32_u/U0 /i_synth/\SPEED_OP.DSP.OPi_2_0 /Q[8]
      : inst/Loop_2_proc33_U0/\mean_fadd_32ns_32bkb_U5/mean_ap_fadd_0_full_dsp_32_u/U0 /i_synth/\SPEED_OP.DSP.OPi_2_0 /\ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/I4 
      : inst/Loop_2_proc33_U0/\mean_fadd_32ns_32bkb_U5/mean_ap_fadd_0_full_dsp_32_u/U0 /i_synth/\SPEED_OP.DSP.OPi_2_0 /Q[8]
      : inst/Loop_2_proc33_U0/\mean_fadd_32ns_32bkb_U5/mean_ap_fadd_0_full_dsp_32_u/U0 /i_synth/\SPEED_OP.DSP.OPi_2_0 /Q[8]
INFO: [Synth 8-620] skipping inversion-propagation across instance 'inst/Loop_2_proc33_U0/\mean_fadd_32ns_32bkb_U4/mean_ap_fadd_0_full_dsp_32_u/U0 /i_synth/\SPEED_OP.DSP.OPi_2_0 /\ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del ' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance 'inst/Loop_2_proc33_U0/\mean_fadd_32ns_32bkb_U5/mean_ap_fadd_0_full_dsp_32_u/U0 /i_synth/\SPEED_OP.DSP.OPi_2_0 /\ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del ' with timing assertions on output pin 'O'
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:09 ; elapsed = 00:02:23 . Memory (MB): peak = 1145.680 ; gain = 792.121
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-620] skipping inversion-propagation across instance 'inst/\Loop_2_proc33_U0/mean_fadd_32ns_32bkb_U5/mean_ap_fadd_0_full_dsp_32_u/U0 /i_synth/\ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del ' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance 'inst/\Loop_2_proc33_U0/mean_fadd_32ns_32bkb_U4/mean_ap_fadd_0_full_dsp_32_u/U0 /i_synth/\ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del ' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance 'inst/\Loop_2_proc33_U0/mean_fadd_32ns_32bkb_U5/mean_ap_fadd_0_full_dsp_32_u/U0 /i_synth/\ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del ' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance 'inst/\Loop_2_proc33_U0/mean_fadd_32ns_32bkb_U4/mean_ap_fadd_0_full_dsp_32_u/U0 /i_synth/\ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del ' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance 'inst/\Loop_2_proc33_U0/mean_fadd_32ns_32bkb_U4/mean_ap_fadd_0_full_dsp_32_u/U0 /i_synth/\ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del ' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance 'inst/\Loop_2_proc33_U0/mean_fadd_32ns_32bkb_U5/mean_ap_fadd_0_full_dsp_32_u/U0 /i_synth/\ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del ' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance 'inst/\Loop_2_proc33_U0/mean_fadd_32ns_32bkb_U4/mean_ap_fadd_0_full_dsp_32_u/U0 /i_synth/\ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del ' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance 'inst/\Loop_2_proc33_U0/mean_fadd_32ns_32bkb_U5/mean_ap_fadd_0_full_dsp_32_u/U0 /i_synth/\ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del ' with timing assertions on output pin 'O'
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:18 ; elapsed = 00:02:32 . Memory (MB): peak = 1207.797 ; gain = 854.238
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-6064] Net n_2_6263 is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net n_2_6266 is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net n_2_6268 is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net n_2_6269 is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net n_2_6272 is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net n_2_6275 is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net n_2_6277 is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net n_2_6278 is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:20 ; elapsed = 00:02:35 . Memory (MB): peak = 1207.797 ; gain = 854.238
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:21 ; elapsed = 00:02:35 . Memory (MB): peak = 1207.797 ; gain = 854.238
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:23 ; elapsed = 00:02:37 . Memory (MB): peak = 1207.797 ; gain = 854.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:23 ; elapsed = 00:02:37 . Memory (MB): peak = 1207.797 ; gain = 854.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:24 ; elapsed = 00:02:38 . Memory (MB): peak = 1207.797 ; gain = 854.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:24 ; elapsed = 00:02:38 . Memory (MB): peak = 1207.797 ; gain = 854.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |   194|
|2     |DSP48E1    |     2|
|3     |DSP48E1_1  |     2|
|4     |LUT1       |    38|
|5     |LUT2       |   689|
|6     |LUT3       |  1965|
|7     |LUT4       |   363|
|8     |LUT5       |  1882|
|9     |LUT6       |  2956|
|10    |MUXCY      |  1005|
|11    |MUXF7      |    30|
|12    |RAMB36E1   |    64|
|13    |RAMB36E1_1 |    64|
|14    |XORCY      |   859|
|15    |FDRE       |  2425|
|16    |FDSE       |    59|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:24 ; elapsed = 00:02:38 . Memory (MB): peak = 1207.797 ; gain = 854.238
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 454 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:32 ; elapsed = 00:02:15 . Memory (MB): peak = 1207.797 ; gain = 587.230
Synthesis Optimization Complete : Time (s): cpu = 00:02:24 ; elapsed = 00:02:38 . Memory (MB): peak = 1207.797 ; gain = 854.238
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2220 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 283 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 283 instances

INFO: [Common 17-83] Releasing license: Synthesis
474 Infos, 214 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:32 ; elapsed = 00:02:48 . Memory (MB): peak = 1207.797 ; gain = 865.711
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'E:/MyPYNQ/PL_CONV/PL_CONV.runs/system_mean_0_2_synth_1/system_mean_0_2.dcp' has been generated.
