<stg><name>assign_intensity</name>


<trans_list>

<trans id="407" from="1" to="2">
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="408" from="2" to="3">
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="409" from="3" to="4">
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="410" from="4" to="5">
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="411" from="5" to="6">
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="412" from="6" to="7">
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="413" from="7" to="8">
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="414" from="8" to="9">
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="415" from="9" to="10">
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="416" from="10" to="11">
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="417" from="11" to="12">
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="418" from="12" to="13">
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="419" from="13" to="14">
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="420" from="14" to="15">
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="421" from="15" to="16">
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="422" from="16" to="17">
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="423" from="17" to="18">
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="424" from="18" to="19">
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="425" from="19" to="20">
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="426" from="20" to="21">
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="427" from="21" to="22">
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="428" from="22" to="23">
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="429" from="23" to="24">
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="430" from="24" to="25">
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="431" from="25" to="26">
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="432" from="26" to="27">
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="433" from="27" to="28">
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="434" from="28" to="29">
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="435" from="29" to="30">
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="436" from="30" to="31">
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="437" from="31" to="32">
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="438" from="32" to="33">
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="439" from="33" to="34">
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="440" from="34" to="35">
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="441" from="35" to="36">
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="442" from="36" to="37">
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="443" from="37" to="38">
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="444" from="38" to="39">
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="445" from="39" to="40">
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="446" from="40" to="41">
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="515" from="41" to="42">
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="516" from="42" to="43">
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="517" from="43" to="44">
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="518" from="44" to="45">
<condition id="182">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="519" from="45" to="46">
<condition id="183">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="520" from="46" to="47">
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="521" from="47" to="48">
<condition id="185">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="522" from="48" to="49">
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="523" from="49" to="50">
<condition id="187">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="524" from="50" to="51">
<condition id="188">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="525" from="51" to="52">
<condition id="189">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="526" from="52" to="53">
<condition id="190">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="527" from="53" to="54">
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="528" from="54" to="55">
<condition id="192">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="529" from="55" to="56">
<condition id="193">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="530" from="55" to="41">
<condition id="194">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="463" from="56" to="57">
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="532" from="57" to="58">
<condition id="195">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="533" from="58" to="59">
<condition id="196">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="534" from="59" to="60">
<condition id="197">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="535" from="60" to="61">
<condition id="198">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="536" from="61" to="62">
<condition id="199">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="537" from="62" to="63">
<condition id="200">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="538" from="63" to="64">
<condition id="201">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="539" from="64" to="65">
<condition id="202">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="540" from="65" to="66">
<condition id="203">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="541" from="66" to="67">
<condition id="204">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="542" from="67" to="68">
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="543" from="68" to="69">
<condition id="206">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="544" from="69" to="70">
<condition id="207">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="545" from="70" to="71">
<condition id="208">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="546" from="71" to="72">
<condition id="209">
<or_exp><and_exp><literal name="exitcond_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="547" from="71" to="57">
<condition id="210">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="480" from="72" to="73">
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="549" from="73" to="74">
<condition id="211">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="550" from="74" to="75">
<condition id="212">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="551" from="75" to="76">
<condition id="213">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="552" from="76" to="77">
<condition id="214">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="553" from="77" to="78">
<condition id="215">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="554" from="78" to="79">
<condition id="216">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="555" from="79" to="80">
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="556" from="80" to="81">
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="557" from="81" to="82">
<condition id="219">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="558" from="82" to="83">
<condition id="220">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="559" from="83" to="84">
<condition id="221">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="560" from="84" to="85">
<condition id="222">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="561" from="85" to="86">
<condition id="223">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="562" from="86" to="87">
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="563" from="87" to="88">
<condition id="225">
<or_exp><and_exp><literal name="exitcond_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="564" from="87" to="73">
<condition id="226">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="497" from="88" to="89">
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="566" from="89" to="90">
<condition id="227">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="567" from="90" to="91">
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="568" from="91" to="92">
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="569" from="92" to="93">
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="570" from="93" to="94">
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="571" from="94" to="95">
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="572" from="95" to="96">
<condition id="233">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="573" from="96" to="97">
<condition id="234">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="574" from="97" to="98">
<condition id="235">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="575" from="98" to="99">
<condition id="236">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="576" from="99" to="100">
<condition id="237">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="577" from="100" to="101">
<condition id="238">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="578" from="101" to="102">
<condition id="239">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="579" from="102" to="103">
<condition id="240">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="580" from="103" to="104">
<condition id="241">
<or_exp><and_exp><literal name="exitcond_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="581" from="103" to="89">
<condition id="242">
<or_exp><and_exp><literal name="exitcond_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="6" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:1  %alphabuf_addr = getelementptr [16 x i32]* %alphabuf, i64 0, i64 0

]]></node>
<StgValue><ssdm name="alphabuf_addr"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="7" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:2  %alphabuf_addr_1 = getelementptr [16 x i32]* %alphabuf, i64 0, i64 1

]]></node>
<StgValue><ssdm name="alphabuf_addr_1"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="28" bw="32" op_0_bw="4">
<![CDATA[
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:23  %alphabuf_load = load i32* %alphabuf_addr, align 4

]]></node>
<StgValue><ssdm name="alphabuf_load"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="29" bw="32" op_0_bw="4">
<![CDATA[
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:24  %alphabuf_load_1 = load i32* %alphabuf_addr_1, align 4

]]></node>
<StgValue><ssdm name="alphabuf_load_1"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="109" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="8" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:3  %alphabuf_addr_2 = getelementptr [16 x i32]* %alphabuf, i64 0, i64 2

]]></node>
<StgValue><ssdm name="alphabuf_addr_2"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="9" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:4  %alphabuf_addr_3 = getelementptr [16 x i32]* %alphabuf, i64 0, i64 3

]]></node>
<StgValue><ssdm name="alphabuf_addr_3"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="28" bw="32" op_0_bw="4">
<![CDATA[
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:23  %alphabuf_load = load i32* %alphabuf_addr, align 4

]]></node>
<StgValue><ssdm name="alphabuf_load"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="29" bw="32" op_0_bw="4">
<![CDATA[
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:24  %alphabuf_load_1 = load i32* %alphabuf_addr_1, align 4

]]></node>
<StgValue><ssdm name="alphabuf_load_1"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="32" op_0_bw="4">
<![CDATA[
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:25  %alphabuf_load_2 = load i32* %alphabuf_addr_2, align 4

]]></node>
<StgValue><ssdm name="alphabuf_load_2"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="31" bw="32" op_0_bw="4">
<![CDATA[
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:26  %alphabuf_load_3 = load i32* %alphabuf_addr_3, align 4

]]></node>
<StgValue><ssdm name="alphabuf_load_3"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:27  %tmp1 = add i32 %alphabuf_load, %alphabuf_load_1

]]></node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="116" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="10" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:5  %alphabuf_addr_4 = getelementptr [16 x i32]* %alphabuf, i64 0, i64 4

]]></node>
<StgValue><ssdm name="alphabuf_addr_4"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="11" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:6  %alphabuf_addr_5 = getelementptr [16 x i32]* %alphabuf, i64 0, i64 5

]]></node>
<StgValue><ssdm name="alphabuf_addr_5"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="32" op_0_bw="4">
<![CDATA[
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:25  %alphabuf_load_2 = load i32* %alphabuf_addr_2, align 4

]]></node>
<StgValue><ssdm name="alphabuf_load_2"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="31" bw="32" op_0_bw="4">
<![CDATA[
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:26  %alphabuf_load_3 = load i32* %alphabuf_addr_3, align 4

]]></node>
<StgValue><ssdm name="alphabuf_load_3"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="33" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:28  %tmp2 = add i32 %alphabuf_load_3, %alphabuf_load_2

]]></node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:29  %val_assign = add i32 %tmp1, %tmp2

]]></node>
<StgValue><ssdm name="val_assign"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="36" bw="32" op_0_bw="4">
<![CDATA[
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:31  %alphabuf_load_4 = load i32* %alphabuf_addr_4, align 4

]]></node>
<StgValue><ssdm name="alphabuf_load_4"/></StgValue>
</operation>

<operation id="123" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="32" op_0_bw="4">
<![CDATA[
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:32  %alphabuf_load_5 = load i32* %alphabuf_addr_5, align 4

]]></node>
<StgValue><ssdm name="alphabuf_load_5"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="124" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="12" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:7  %alphabuf_addr_6 = getelementptr [16 x i32]* %alphabuf, i64 0, i64 6

]]></node>
<StgValue><ssdm name="alphabuf_addr_6"/></StgValue>
</operation>

<operation id="125" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:8  %alphabuf_addr_7 = getelementptr [16 x i32]* %alphabuf, i64 0, i64 7

]]></node>
<StgValue><ssdm name="alphabuf_addr_7"/></StgValue>
</operation>

<operation id="126" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="36" bw="32" op_0_bw="4">
<![CDATA[
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:31  %alphabuf_load_4 = load i32* %alphabuf_addr_4, align 4

]]></node>
<StgValue><ssdm name="alphabuf_load_4"/></StgValue>
</operation>

<operation id="127" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="32" op_0_bw="4">
<![CDATA[
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:32  %alphabuf_load_5 = load i32* %alphabuf_addr_5, align 4

]]></node>
<StgValue><ssdm name="alphabuf_load_5"/></StgValue>
</operation>

<operation id="128" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="32" op_0_bw="4">
<![CDATA[
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:33  %alphabuf_load_6 = load i32* %alphabuf_addr_6, align 4

]]></node>
<StgValue><ssdm name="alphabuf_load_6"/></StgValue>
</operation>

<operation id="129" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="39" bw="32" op_0_bw="4">
<![CDATA[
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:34  %alphabuf_load_7 = load i32* %alphabuf_addr_7, align 4

]]></node>
<StgValue><ssdm name="alphabuf_load_7"/></StgValue>
</operation>

<operation id="130" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="40" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:35  %tmp3 = add i32 %alphabuf_load_4, %alphabuf_load_5

]]></node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="131" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="14" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:9  %alphabuf_addr_8 = getelementptr [16 x i32]* %alphabuf, i64 0, i64 8

]]></node>
<StgValue><ssdm name="alphabuf_addr_8"/></StgValue>
</operation>

<operation id="132" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="15" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:10  %alphabuf_addr_9 = getelementptr [16 x i32]* %alphabuf, i64 0, i64 9

]]></node>
<StgValue><ssdm name="alphabuf_addr_9"/></StgValue>
</operation>

<operation id="133" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="32" op_0_bw="4">
<![CDATA[
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:33  %alphabuf_load_6 = load i32* %alphabuf_addr_6, align 4

]]></node>
<StgValue><ssdm name="alphabuf_load_6"/></StgValue>
</operation>

<operation id="134" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="39" bw="32" op_0_bw="4">
<![CDATA[
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:34  %alphabuf_load_7 = load i32* %alphabuf_addr_7, align 4

]]></node>
<StgValue><ssdm name="alphabuf_load_7"/></StgValue>
</operation>

<operation id="135" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="41" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:36  %tmp4 = add i32 %alphabuf_load_7, %alphabuf_load_6

]]></node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>

<operation id="136" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:37  %val_assign_1 = add i32 %tmp3, %tmp4

]]></node>
<StgValue><ssdm name="val_assign_1"/></StgValue>
</operation>

<operation id="137" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="44" bw="32" op_0_bw="4">
<![CDATA[
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:39  %alphabuf_load_8 = load i32* %alphabuf_addr_8, align 4

]]></node>
<StgValue><ssdm name="alphabuf_load_8"/></StgValue>
</operation>

<operation id="138" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="45" bw="32" op_0_bw="4">
<![CDATA[
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:40  %alphabuf_load_9 = load i32* %alphabuf_addr_9, align 4

]]></node>
<StgValue><ssdm name="alphabuf_load_9"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="139" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="16" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:11  %alphabuf_addr_10 = getelementptr [16 x i32]* %alphabuf, i64 0, i64 10

]]></node>
<StgValue><ssdm name="alphabuf_addr_10"/></StgValue>
</operation>

<operation id="140" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="17" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:12  %alphabuf_addr_11 = getelementptr [16 x i32]* %alphabuf, i64 0, i64 11

]]></node>
<StgValue><ssdm name="alphabuf_addr_11"/></StgValue>
</operation>

<operation id="141" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="44" bw="32" op_0_bw="4">
<![CDATA[
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:39  %alphabuf_load_8 = load i32* %alphabuf_addr_8, align 4

]]></node>
<StgValue><ssdm name="alphabuf_load_8"/></StgValue>
</operation>

<operation id="142" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="45" bw="32" op_0_bw="4">
<![CDATA[
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:40  %alphabuf_load_9 = load i32* %alphabuf_addr_9, align 4

]]></node>
<StgValue><ssdm name="alphabuf_load_9"/></StgValue>
</operation>

<operation id="143" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="46" bw="32" op_0_bw="4">
<![CDATA[
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:41  %alphabuf_load_10 = load i32* %alphabuf_addr_10, align 4

]]></node>
<StgValue><ssdm name="alphabuf_load_10"/></StgValue>
</operation>

<operation id="144" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="47" bw="32" op_0_bw="4">
<![CDATA[
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:42  %alphabuf_load_11 = load i32* %alphabuf_addr_11, align 4

]]></node>
<StgValue><ssdm name="alphabuf_load_11"/></StgValue>
</operation>

<operation id="145" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:43  %tmp5 = add i32 %alphabuf_load_8, %alphabuf_load_9

]]></node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="146" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="18" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:13  %alphabuf_addr_12 = getelementptr [16 x i32]* %alphabuf, i64 0, i64 12

]]></node>
<StgValue><ssdm name="alphabuf_addr_12"/></StgValue>
</operation>

<operation id="147" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:14  %alphabuf_addr_13 = getelementptr [16 x i32]* %alphabuf, i64 0, i64 13

]]></node>
<StgValue><ssdm name="alphabuf_addr_13"/></StgValue>
</operation>

<operation id="148" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="46" bw="32" op_0_bw="4">
<![CDATA[
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:41  %alphabuf_load_10 = load i32* %alphabuf_addr_10, align 4

]]></node>
<StgValue><ssdm name="alphabuf_load_10"/></StgValue>
</operation>

<operation id="149" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="47" bw="32" op_0_bw="4">
<![CDATA[
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:42  %alphabuf_load_11 = load i32* %alphabuf_addr_11, align 4

]]></node>
<StgValue><ssdm name="alphabuf_load_11"/></StgValue>
</operation>

<operation id="150" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:44  %tmp6 = add i32 %alphabuf_load_11, %alphabuf_load_10

]]></node>
<StgValue><ssdm name="tmp6"/></StgValue>
</operation>

<operation id="151" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:45  %val_assign_2 = add i32 %tmp5, %tmp6

]]></node>
<StgValue><ssdm name="val_assign_2"/></StgValue>
</operation>

<operation id="152" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="52" bw="32" op_0_bw="4">
<![CDATA[
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:47  %alphabuf_load_12 = load i32* %alphabuf_addr_12, align 4

]]></node>
<StgValue><ssdm name="alphabuf_load_12"/></StgValue>
</operation>

<operation id="153" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="53" bw="32" op_0_bw="4">
<![CDATA[
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:48  %alphabuf_load_13 = load i32* %alphabuf_addr_13, align 4

]]></node>
<StgValue><ssdm name="alphabuf_load_13"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="154" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="20" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:15  %alphabuf_addr_14 = getelementptr [16 x i32]* %alphabuf, i64 0, i64 14

]]></node>
<StgValue><ssdm name="alphabuf_addr_14"/></StgValue>
</operation>

<operation id="155" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="21" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:16  %alphabuf_addr_15 = getelementptr [16 x i32]* %alphabuf, i64 0, i64 15

]]></node>
<StgValue><ssdm name="alphabuf_addr_15"/></StgValue>
</operation>

<operation id="156" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="35" bw="33" op_0_bw="32">
<![CDATA[
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:30  %cumsum_V_cast = zext i32 %val_assign to i33

]]></node>
<StgValue><ssdm name="cumsum_V_cast"/></StgValue>
</operation>

<operation id="157" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="51" bw="33" op_0_bw="32">
<![CDATA[
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:46  %tmp_10_cast = zext i32 %val_assign_2 to i33

]]></node>
<StgValue><ssdm name="tmp_10_cast"/></StgValue>
</operation>

<operation id="158" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="52" bw="32" op_0_bw="4">
<![CDATA[
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:47  %alphabuf_load_12 = load i32* %alphabuf_addr_12, align 4

]]></node>
<StgValue><ssdm name="alphabuf_load_12"/></StgValue>
</operation>

<operation id="159" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="53" bw="32" op_0_bw="4">
<![CDATA[
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:48  %alphabuf_load_13 = load i32* %alphabuf_addr_13, align 4

]]></node>
<StgValue><ssdm name="alphabuf_load_13"/></StgValue>
</operation>

<operation id="160" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="54" bw="32" op_0_bw="4">
<![CDATA[
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:49  %alphabuf_load_14 = load i32* %alphabuf_addr_14, align 4

]]></node>
<StgValue><ssdm name="alphabuf_load_14"/></StgValue>
</operation>

<operation id="161" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="55" bw="32" op_0_bw="4">
<![CDATA[
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:50  %alphabuf_load_15 = load i32* %alphabuf_addr_15, align 4

]]></node>
<StgValue><ssdm name="alphabuf_load_15"/></StgValue>
</operation>

<operation id="162" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:51  %tmp7 = add i32 %alphabuf_load_12, %alphabuf_load_13

]]></node>
<StgValue><ssdm name="tmp7"/></StgValue>
</operation>

<operation id="163" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="60" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:55  %tmp = add i33 %tmp_10_cast, %cumsum_V_cast

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="164" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="54" bw="32" op_0_bw="4">
<![CDATA[
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:49  %alphabuf_load_14 = load i32* %alphabuf_addr_14, align 4

]]></node>
<StgValue><ssdm name="alphabuf_load_14"/></StgValue>
</operation>

<operation id="165" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="55" bw="32" op_0_bw="4">
<![CDATA[
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:50  %alphabuf_load_15 = load i32* %alphabuf_addr_15, align 4

]]></node>
<StgValue><ssdm name="alphabuf_load_15"/></StgValue>
</operation>

<operation id="166" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:52  %tmp8 = add i32 %alphabuf_load_15, %alphabuf_load_14

]]></node>
<StgValue><ssdm name="tmp8"/></StgValue>
</operation>

<operation id="167" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:53  %val_assign_3 = add i32 %tmp7, %tmp8

]]></node>
<StgValue><ssdm name="val_assign_3"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="168" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="43" bw="33" op_0_bw="32">
<![CDATA[
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:38  %tmp_7_cast = zext i32 %val_assign_1 to i33

]]></node>
<StgValue><ssdm name="tmp_7_cast"/></StgValue>
</operation>

<operation id="169" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="59" bw="33" op_0_bw="32">
<![CDATA[
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:54  %tmp_13_cast = zext i32 %val_assign_3 to i33

]]></node>
<StgValue><ssdm name="tmp_13_cast"/></StgValue>
</operation>

<operation id="170" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="61" bw="34" op_0_bw="33">
<![CDATA[
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:56  %tmp10_cast = zext i33 %tmp to i34

]]></node>
<StgValue><ssdm name="tmp10_cast"/></StgValue>
</operation>

<operation id="171" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="62" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:57  %tmp9 = add i33 %tmp_13_cast, %tmp_7_cast

]]></node>
<StgValue><ssdm name="tmp9"/></StgValue>
</operation>

<operation id="172" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="63" bw="34" op_0_bw="33">
<![CDATA[
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:58  %tmp11_cast = zext i33 %tmp9 to i34

]]></node>
<StgValue><ssdm name="tmp11_cast"/></StgValue>
</operation>

<operation id="173" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="64" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:59  %cumsum_V = add i34 %tmp10_cast, %tmp11_cast

]]></node>
<StgValue><ssdm name="cumsum_V"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="174" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="65" bw="1" op_0_bw="34" op_1_bw="34">
<![CDATA[
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:60  %tmp_i = icmp eq i34 %cumsum_V, 0

]]></node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="175" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="292">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="66" bw="64" op_0_bw="34">
<![CDATA[
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:61  %tmp_1_i1 = zext i34 %cumsum_V to i64

]]></node>
<StgValue><ssdm name="tmp_1_i1"/></StgValue>
</operation>

<operation id="176" st_id="12" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="286">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="67" bw="32" op_0_bw="64">
<![CDATA[
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:62  %tmp_1_i = uitofp i64 %tmp_1_i1 to float

]]></node>
<StgValue><ssdm name="tmp_1_i"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="177" st_id="13" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="287">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="67" bw="32" op_0_bw="64">
<![CDATA[
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:62  %tmp_1_i = uitofp i64 %tmp_1_i1 to float

]]></node>
<StgValue><ssdm name="tmp_1_i"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="178" st_id="14" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="67" bw="32" op_0_bw="64">
<![CDATA[
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:62  %tmp_1_i = uitofp i64 %tmp_1_i1 to float

]]></node>
<StgValue><ssdm name="tmp_1_i"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="179" st_id="15" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="67" bw="32" op_0_bw="64">
<![CDATA[
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:62  %tmp_1_i = uitofp i64 %tmp_1_i1 to float

]]></node>
<StgValue><ssdm name="tmp_1_i"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="180" st_id="16" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="67" bw="32" op_0_bw="64">
<![CDATA[
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:62  %tmp_1_i = uitofp i64 %tmp_1_i1 to float

]]></node>
<StgValue><ssdm name="tmp_1_i"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="181" st_id="17" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="67" bw="32" op_0_bw="64">
<![CDATA[
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:62  %tmp_1_i = uitofp i64 %tmp_1_i1 to float

]]></node>
<StgValue><ssdm name="tmp_1_i"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="182" st_id="18" stage="11" lat="11">
<core>FRecip</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="68" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:63  %tmp_i_8 = call float @_ssdm_op_FRecip.f32(float %tmp_1_i) nounwind

]]></node>
<StgValue><ssdm name="tmp_i_8"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="183" st_id="19" stage="10" lat="11">
<core>FRecip</core>
<MemPortIdVec></MemPortIdVec>
<condition id="276">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="68" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:63  %tmp_i_8 = call float @_ssdm_op_FRecip.f32(float %tmp_1_i) nounwind

]]></node>
<StgValue><ssdm name="tmp_i_8"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="184" st_id="20" stage="9" lat="11">
<core>FRecip</core>
<MemPortIdVec></MemPortIdVec>
<condition id="277">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="68" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:63  %tmp_i_8 = call float @_ssdm_op_FRecip.f32(float %tmp_1_i) nounwind

]]></node>
<StgValue><ssdm name="tmp_i_8"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="185" st_id="21" stage="8" lat="11">
<core>FRecip</core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="68" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:63  %tmp_i_8 = call float @_ssdm_op_FRecip.f32(float %tmp_1_i) nounwind

]]></node>
<StgValue><ssdm name="tmp_i_8"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="186" st_id="22" stage="7" lat="11">
<core>FRecip</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="68" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:63  %tmp_i_8 = call float @_ssdm_op_FRecip.f32(float %tmp_1_i) nounwind

]]></node>
<StgValue><ssdm name="tmp_i_8"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="187" st_id="23" stage="6" lat="11">
<core>FRecip</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="68" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:63  %tmp_i_8 = call float @_ssdm_op_FRecip.f32(float %tmp_1_i) nounwind

]]></node>
<StgValue><ssdm name="tmp_i_8"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="188" st_id="24" stage="5" lat="11">
<core>FRecip</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="68" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:63  %tmp_i_8 = call float @_ssdm_op_FRecip.f32(float %tmp_1_i) nounwind

]]></node>
<StgValue><ssdm name="tmp_i_8"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="189" st_id="25" stage="4" lat="11">
<core>FRecip</core>
<MemPortIdVec></MemPortIdVec>
<condition id="282">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="68" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:63  %tmp_i_8 = call float @_ssdm_op_FRecip.f32(float %tmp_1_i) nounwind

]]></node>
<StgValue><ssdm name="tmp_i_8"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="190" st_id="26" stage="3" lat="11">
<core>FRecip</core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="68" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:63  %tmp_i_8 = call float @_ssdm_op_FRecip.f32(float %tmp_1_i) nounwind

]]></node>
<StgValue><ssdm name="tmp_i_8"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="191" st_id="27" stage="2" lat="11">
<core>FRecip</core>
<MemPortIdVec></MemPortIdVec>
<condition id="284">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="68" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:63  %tmp_i_8 = call float @_ssdm_op_FRecip.f32(float %tmp_1_i) nounwind

]]></node>
<StgValue><ssdm name="tmp_i_8"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="192" st_id="28" stage="1" lat="11">
<core>FRecip</core>
<MemPortIdVec></MemPortIdVec>
<condition id="285">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="68" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:63  %tmp_i_8 = call float @_ssdm_op_FRecip.f32(float %tmp_1_i) nounwind

]]></node>
<StgValue><ssdm name="tmp_i_8"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="193" st_id="29" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="271">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:64  %tmp_2_i = fmul float %tmp_i_8, 1.048576e+06

]]></node>
<StgValue><ssdm name="tmp_2_i"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="194" st_id="30" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="272">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:64  %tmp_2_i = fmul float %tmp_i_8, 1.048576e+06

]]></node>
<StgValue><ssdm name="tmp_2_i"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="195" st_id="31" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:64  %tmp_2_i = fmul float %tmp_i_8, 1.048576e+06

]]></node>
<StgValue><ssdm name="tmp_2_i"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="196" st_id="32" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="274">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:64  %tmp_2_i = fmul float %tmp_i_8, 1.048576e+06

]]></node>
<StgValue><ssdm name="tmp_2_i"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="197" st_id="33" stage="7" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:65  %val_assign_6 = fadd float %tmp_2_i, 5.000000e-01

]]></node>
<StgValue><ssdm name="val_assign_6"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="198" st_id="34" stage="6" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:65  %val_assign_6 = fadd float %tmp_2_i, 5.000000e-01

]]></node>
<StgValue><ssdm name="val_assign_6"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="199" st_id="35" stage="5" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:65  %val_assign_6 = fadd float %tmp_2_i, 5.000000e-01

]]></node>
<StgValue><ssdm name="val_assign_6"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="200" st_id="36" stage="4" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:65  %val_assign_6 = fadd float %tmp_2_i, 5.000000e-01

]]></node>
<StgValue><ssdm name="val_assign_6"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="201" st_id="37" stage="3" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:65  %val_assign_6 = fadd float %tmp_2_i, 5.000000e-01

]]></node>
<StgValue><ssdm name="val_assign_6"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="202" st_id="38" stage="2" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:65  %val_assign_6 = fadd float %tmp_2_i, 5.000000e-01

]]></node>
<StgValue><ssdm name="val_assign_6"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="203" st_id="39" stage="1" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:65  %val_assign_6 = fadd float %tmp_2_i, 5.000000e-01

]]></node>
<StgValue><ssdm name="val_assign_6"/></StgValue>
</operation>

<operation id="204" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="71" bw="32" op_0_bw="32">
<![CDATA[
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:66  %p_Val2_s = bitcast float %val_assign_6 to i32

]]></node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="205" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="262">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="72" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:67  %loc_V = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_s, i32 23, i32 30) nounwind

]]></node>
<StgValue><ssdm name="loc_V"/></StgValue>
</operation>

<operation id="206" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="255">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="73" bw="23" op_0_bw="32">
<![CDATA[
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:68  %loc_V_1 = trunc i32 %p_Val2_s to i23

]]></node>
<StgValue><ssdm name="loc_V_1"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="207" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:0  %intensity_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %intensity) nounwind

]]></node>
<StgValue><ssdm name="intensity_read"/></StgValue>
</operation>

<operation id="208" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="22" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:17  call void (...)* @_ssdm_op_SpecBitsMap([16 x i32]* %alphabuf) nounwind, !map !7

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="209" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="23" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:18  call void (...)* @_ssdm_op_SpecBitsMap(i16 %intensity) nounwind, !map !13

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="210" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="24" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:19  call void (...)* @_ssdm_op_SpecBitsMap([16 x i32]* %node_output) nounwind, !map !19

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="211" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="25" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:20  call void (...)* @_ssdm_op_SpecBitsMap([16 x i32]* %node_count) nounwind, !map !23

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="212" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="26" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:21  call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !27

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="213" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="27" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:22  call void (...)* @_ssdm_op_SpecTopModule([17 x i8]* @assign_intensity_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="214" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="252">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="74" bw="24" op_0_bw="24" op_1_bw="1" op_2_bw="23">
<![CDATA[
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:69  %p_Result_s = call i24 @_ssdm_op_BitConcatenate.i24.i1.i23(i1 true, i23 %loc_V_1) nounwind

]]></node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="215" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="75" bw="110" op_0_bw="24">
<![CDATA[
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:70  %tmp_2_i_i_i = zext i24 %p_Result_s to i110

]]></node>
<StgValue><ssdm name="tmp_2_i_i_i"/></StgValue>
</operation>

<operation id="216" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="261">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="76" bw="9" op_0_bw="8">
<![CDATA[
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:71  %tmp_i_i_i_i_cast = zext i8 %loc_V to i9

]]></node>
<StgValue><ssdm name="tmp_i_i_i_i_cast"/></StgValue>
</operation>

<operation id="217" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="77" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:72  %sh_assign = add i9 -127, %tmp_i_i_i_i_cast

]]></node>
<StgValue><ssdm name="sh_assign"/></StgValue>
</operation>

<operation id="218" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="78" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:73  %isNeg = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %sh_assign, i32 8)

]]></node>
<StgValue><ssdm name="isNeg"/></StgValue>
</operation>

<operation id="219" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="260">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="79" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:74  %tmp_4_i_i_i = sub i8 127, %loc_V

]]></node>
<StgValue><ssdm name="tmp_4_i_i_i"/></StgValue>
</operation>

<operation id="220" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="258">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="80" bw="9" op_0_bw="8">
<![CDATA[
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:75  %tmp_4_i_i_i_cast = sext i8 %tmp_4_i_i_i to i9

]]></node>
<StgValue><ssdm name="tmp_4_i_i_i_cast"/></StgValue>
</operation>

<operation id="221" st_id="40" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="256">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="81" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:76  %sh_assign_1 = select i1 %isNeg, i9 %tmp_4_i_i_i_cast, i9 %sh_assign

]]></node>
<StgValue><ssdm name="sh_assign_1"/></StgValue>
</operation>

<operation id="222" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="254">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="82" bw="32" op_0_bw="9">
<![CDATA[
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:77  %sh_assign_1_cast = sext i9 %sh_assign_1 to i32

]]></node>
<StgValue><ssdm name="sh_assign_1_cast"/></StgValue>
</operation>

<operation id="223" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="253">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="83" bw="24" op_0_bw="9">
<![CDATA[
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:78  %sh_assign_1_cast_cast = sext i9 %sh_assign_1 to i24

]]></node>
<StgValue><ssdm name="sh_assign_1_cast_cast"/></StgValue>
</operation>

<operation id="224" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="251">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="84" bw="110" op_0_bw="32">
<![CDATA[
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:79  %tmp_6_i_i_i = zext i32 %sh_assign_1_cast to i110

]]></node>
<StgValue><ssdm name="tmp_6_i_i_i"/></StgValue>
</operation>

<operation id="225" st_id="40" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="249">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="85" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:80  %tmp_7_i_i_i = lshr i24 %p_Result_s, %sh_assign_1_cast_cast

]]></node>
<StgValue><ssdm name="tmp_7_i_i_i"/></StgValue>
</operation>

<operation id="226" st_id="40" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="248">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="86" bw="110" op_0_bw="110" op_1_bw="110">
<![CDATA[
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:81  %tmp_9_i_i_i = shl i110 %tmp_2_i_i_i, %tmp_6_i_i_i

]]></node>
<StgValue><ssdm name="tmp_9_i_i_i"/></StgValue>
</operation>

<operation id="227" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="247">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="87" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:82  %tmp_17 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %tmp_7_i_i_i, i32 23)

]]></node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="228" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="245">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="88" bw="48" op_0_bw="1">
<![CDATA[
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:83  %tmp_6 = zext i1 %tmp_17 to i48

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="229" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="246">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="89" bw="48" op_0_bw="48" op_1_bw="110" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:84  %tmp_8 = call i48 @_ssdm_op_PartSelect.i48.i110.i32.i32(i110 %tmp_9_i_i_i, i32 23, i32 70)

]]></node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="230" st_id="40" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="244">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="90" bw="48" op_0_bw="1" op_1_bw="48" op_2_bw="48">
<![CDATA[
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:85  %tmp_14 = select i1 %isNeg, i48 %tmp_6, i48 %tmp_8

]]></node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="231" st_id="40" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="91" bw="48" op_0_bw="1" op_1_bw="48" op_2_bw="48">
<![CDATA[
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:86  %rec_V = select i1 %tmp_i, i48 -1, i48 %tmp_14

]]></node>
<StgValue><ssdm name="rec_V"/></StgValue>
</operation>

<operation id="232" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="92" bw="36" op_0_bw="36" op_1_bw="16" op_2_bw="20">
<![CDATA[
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:87  %r_V_4 = call i36 @_ssdm_op_BitConcatenate.i36.i16.i20(i16 %intensity_read, i20 0)

]]></node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>

<operation id="233" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="93" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:88  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([24 x i8]* @p_str2) nounwind

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="234" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="94" bw="0" op_0_bw="0">
<![CDATA[
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:89  br label %_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="235" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="96" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.0:0  %j4 = phi i2 [ 0, %_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv ], [ %j_1, %_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.0 ]

]]></node>
<StgValue><ssdm name="j4"/></StgValue>
</operation>

<operation id="236" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="101" bw="64" op_0_bw="2">
<![CDATA[
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.0:5  %tmp_s = zext i2 %j4 to i64

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="237" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="102" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.0:6  %alphabuf_addr_16 = getelementptr [16 x i32]* %alphabuf, i64 0, i64 %tmp_s

]]></node>
<StgValue><ssdm name="alphabuf_addr_16"/></StgValue>
</operation>

<operation id="238" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="103" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.0:7  %node_output_addr = getelementptr [16 x i32]* %node_output, i64 0, i64 %tmp_s

]]></node>
<StgValue><ssdm name="node_output_addr"/></StgValue>
</operation>

<operation id="239" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="104" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.0:8  %node_count_addr = getelementptr [16 x i32]* %node_count, i64 0, i64 %tmp_s

]]></node>
<StgValue><ssdm name="node_count_addr"/></StgValue>
</operation>

<operation id="240" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="105" bw="32" op_0_bw="4">
<![CDATA[
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.0:9  %alphabuf_load_16 = load i32* %alphabuf_addr_16, align 4

]]></node>
<StgValue><ssdm name="alphabuf_load_16"/></StgValue>
</operation>

<operation id="241" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="120" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.0:24  %j_1 = add i2 1, %j4

]]></node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="242" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="121" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.0:25  %exitcond = icmp eq i2 %j4, -1

]]></node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="243" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="122" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.0:26  br i1 %exitcond, label %0, label %_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="244" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="105" bw="32" op_0_bw="4">
<![CDATA[
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.0:9  %alphabuf_load_16 = load i32* %alphabuf_addr_16, align 4

]]></node>
<StgValue><ssdm name="alphabuf_load_16"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="245" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="106" bw="48" op_0_bw="32">
<![CDATA[
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.0:10  %tmp_5 = zext i32 %alphabuf_load_16 to i48

]]></node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="246" st_id="43" stage="6" lat="6">
<core>Mul6S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="107" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.0:11  %alpha_norm_V = mul i48 %rec_V, %tmp_5

]]></node>
<StgValue><ssdm name="alpha_norm_V"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="247" st_id="44" stage="5" lat="6">
<core>Mul6S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="107" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.0:11  %alpha_norm_V = mul i48 %rec_V, %tmp_5

]]></node>
<StgValue><ssdm name="alpha_norm_V"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="248" st_id="45" stage="4" lat="6">
<core>Mul6S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="107" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.0:11  %alpha_norm_V = mul i48 %rec_V, %tmp_5

]]></node>
<StgValue><ssdm name="alpha_norm_V"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="249" st_id="46" stage="3" lat="6">
<core>Mul6S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="107" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.0:11  %alpha_norm_V = mul i48 %rec_V, %tmp_5

]]></node>
<StgValue><ssdm name="alpha_norm_V"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="250" st_id="47" stage="2" lat="6">
<core>Mul6S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="107" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.0:11  %alpha_norm_V = mul i48 %rec_V, %tmp_5

]]></node>
<StgValue><ssdm name="alpha_norm_V"/></StgValue>
</operation>

<operation id="251" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="109" bw="32" op_0_bw="4">
<![CDATA[
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.0:13  %node_count_load = load i32* %node_count_addr, align 4

]]></node>
<StgValue><ssdm name="node_count_load"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="252" st_id="48" stage="1" lat="6">
<core>Mul6S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="107" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.0:11  %alpha_norm_V = mul i48 %rec_V, %tmp_5

]]></node>
<StgValue><ssdm name="alpha_norm_V"/></StgValue>
</operation>

<operation id="253" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="108" bw="32" op_0_bw="48">
<![CDATA[
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.0:12  %tmp_19 = trunc i48 %alpha_norm_V to i32

]]></node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="254" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="109" bw="32" op_0_bw="4">
<![CDATA[
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.0:13  %node_count_load = load i32* %node_count_addr, align 4

]]></node>
<StgValue><ssdm name="node_count_load"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="255" st_id="49" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.0:14  %tmp_7 = add i32 %node_count_load, %tmp_19

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="256" st_id="49" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="111" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.0:15  store i32 %tmp_7, i32* %node_count_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="257" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="112" bw="52" op_0_bw="48">
<![CDATA[
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.0:16  %lhs_V_cast = zext i48 %alpha_norm_V to i52

]]></node>
<StgValue><ssdm name="lhs_V_cast"/></StgValue>
</operation>

<operation id="258" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="113" bw="52" op_0_bw="36">
<![CDATA[
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.0:17  %rhs_V_cast = zext i36 %r_V_4 to i52

]]></node>
<StgValue><ssdm name="rhs_V_cast"/></StgValue>
</operation>

<operation id="259" st_id="49" stage="6" lat="6">
<core>Mul6S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="114" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.0:18  %r_V = mul i52 %rhs_V_cast, %lhs_V_cast

]]></node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="260" st_id="50" stage="5" lat="6">
<core>Mul6S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="114" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.0:18  %r_V = mul i52 %rhs_V_cast, %lhs_V_cast

]]></node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="261" st_id="51" stage="4" lat="6">
<core>Mul6S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="114" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.0:18  %r_V = mul i52 %rhs_V_cast, %lhs_V_cast

]]></node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="262" st_id="52" stage="3" lat="6">
<core>Mul6S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="114" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.0:18  %r_V = mul i52 %rhs_V_cast, %lhs_V_cast

]]></node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="263" st_id="53" stage="2" lat="6">
<core>Mul6S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="114" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.0:18  %r_V = mul i52 %rhs_V_cast, %lhs_V_cast

]]></node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="264" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="116" bw="32" op_0_bw="4">
<![CDATA[
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.0:20  %node_output_load = load i32* %node_output_addr, align 4

]]></node>
<StgValue><ssdm name="node_output_load"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="265" st_id="54" stage="1" lat="6">
<core>Mul6S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="114" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.0:18  %r_V = mul i52 %rhs_V_cast, %lhs_V_cast

]]></node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="266" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="115" bw="32" op_0_bw="32" op_1_bw="52" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.0:19  %phitmp = call i32 @_ssdm_op_PartSelect.i32.i52.i32.i32(i52 %r_V, i32 20, i32 51)

]]></node>
<StgValue><ssdm name="phitmp"/></StgValue>
</operation>

<operation id="267" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="116" bw="32" op_0_bw="4">
<![CDATA[
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.0:20  %node_output_load = load i32* %node_output_addr, align 4

]]></node>
<StgValue><ssdm name="node_output_load"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="268" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="97" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.0:1  %empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind

]]></node>
<StgValue><ssdm name="empty_9"/></StgValue>
</operation>

<operation id="269" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="98" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.0:2  call void (...)* @_ssdm_op_SpecLoopName([24 x i8]* @p_str4) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="270" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="99" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.0:3  %tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([24 x i8]* @p_str4) nounwind

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="271" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="100" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.0:4  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str3) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="272" st_id="55" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.0:21  %tmp_9 = add i32 %node_output_load, %phitmp

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="273" st_id="55" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="118" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.0:22  store i32 %tmp_9, i32* %node_output_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="274" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="119" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.0:23  %empty_10 = call i32 (...)* @_ssdm_op_SpecRegionEnd([24 x i8]* @p_str4, i32 %tmp_3) nounwind

]]></node>
<StgValue><ssdm name="empty_10"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="275" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="124" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([24 x i8]* @p_str2, i32 %tmp_1) nounwind

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="276" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="125" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([24 x i8]* @p_str2) nounwind

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="277" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="126" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="278" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="128" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.1:0  %j_3 = phi i2 [ 0, %0 ], [ %j_1_1, %_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.1 ]

]]></node>
<StgValue><ssdm name="j_3"/></StgValue>
</operation>

<operation id="279" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="133" bw="3" op_0_bw="3" op_1_bw="1" op_2_bw="2">
<![CDATA[
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.1:5  %tmp_15 = call i3 @_ssdm_op_BitConcatenate.i3.i1.i2(i1 true, i2 %j_3)

]]></node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="280" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="134" bw="64" op_0_bw="3">
<![CDATA[
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.1:6  %tmp_17_cast = zext i3 %tmp_15 to i64

]]></node>
<StgValue><ssdm name="tmp_17_cast"/></StgValue>
</operation>

<operation id="281" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="135" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.1:7  %alphabuf_addr_17 = getelementptr [16 x i32]* %alphabuf, i64 0, i64 %tmp_17_cast

]]></node>
<StgValue><ssdm name="alphabuf_addr_17"/></StgValue>
</operation>

<operation id="282" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="136" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.1:8  %node_output_addr_1 = getelementptr [16 x i32]* %node_output, i64 0, i64 %tmp_17_cast

]]></node>
<StgValue><ssdm name="node_output_addr_1"/></StgValue>
</operation>

<operation id="283" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="137" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.1:9  %node_count_addr_1 = getelementptr [16 x i32]* %node_count, i64 0, i64 %tmp_17_cast

]]></node>
<StgValue><ssdm name="node_count_addr_1"/></StgValue>
</operation>

<operation id="284" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="138" bw="32" op_0_bw="4">
<![CDATA[
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.1:10  %alphabuf_load_17 = load i32* %alphabuf_addr_17, align 4

]]></node>
<StgValue><ssdm name="alphabuf_load_17"/></StgValue>
</operation>

<operation id="285" st_id="57" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="152" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.1:24  %j_1_1 = add i2 1, %j_3

]]></node>
<StgValue><ssdm name="j_1_1"/></StgValue>
</operation>

<operation id="286" st_id="57" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="153" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.1:25  %exitcond_1 = icmp eq i2 %j_3, -1

]]></node>
<StgValue><ssdm name="exitcond_1"/></StgValue>
</operation>

<operation id="287" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="154" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.1:26  br i1 %exitcond_1, label %1, label %_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="288" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="138" bw="32" op_0_bw="4">
<![CDATA[
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.1:10  %alphabuf_load_17 = load i32* %alphabuf_addr_17, align 4

]]></node>
<StgValue><ssdm name="alphabuf_load_17"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="289" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="139" bw="48" op_0_bw="32">
<![CDATA[
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.1:11  %tmp_31_1 = zext i32 %alphabuf_load_17 to i48

]]></node>
<StgValue><ssdm name="tmp_31_1"/></StgValue>
</operation>

<operation id="290" st_id="59" stage="6" lat="6">
<core>Mul6S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="140" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.1:12  %alpha_norm_V_1 = mul i48 %rec_V, %tmp_31_1

]]></node>
<StgValue><ssdm name="alpha_norm_V_1"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="291" st_id="60" stage="5" lat="6">
<core>Mul6S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="140" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.1:12  %alpha_norm_V_1 = mul i48 %rec_V, %tmp_31_1

]]></node>
<StgValue><ssdm name="alpha_norm_V_1"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="292" st_id="61" stage="4" lat="6">
<core>Mul6S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="140" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.1:12  %alpha_norm_V_1 = mul i48 %rec_V, %tmp_31_1

]]></node>
<StgValue><ssdm name="alpha_norm_V_1"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="293" st_id="62" stage="3" lat="6">
<core>Mul6S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="140" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.1:12  %alpha_norm_V_1 = mul i48 %rec_V, %tmp_31_1

]]></node>
<StgValue><ssdm name="alpha_norm_V_1"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="294" st_id="63" stage="2" lat="6">
<core>Mul6S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="140" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.1:12  %alpha_norm_V_1 = mul i48 %rec_V, %tmp_31_1

]]></node>
<StgValue><ssdm name="alpha_norm_V_1"/></StgValue>
</operation>

<operation id="295" st_id="63" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="142" bw="32" op_0_bw="4">
<![CDATA[
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.1:14  %node_count_load_1 = load i32* %node_count_addr_1, align 4

]]></node>
<StgValue><ssdm name="node_count_load_1"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="296" st_id="64" stage="1" lat="6">
<core>Mul6S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="140" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.1:12  %alpha_norm_V_1 = mul i48 %rec_V, %tmp_31_1

]]></node>
<StgValue><ssdm name="alpha_norm_V_1"/></StgValue>
</operation>

<operation id="297" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="141" bw="32" op_0_bw="48">
<![CDATA[
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.1:13  %tmp_20 = trunc i48 %alpha_norm_V_1 to i32

]]></node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="298" st_id="64" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="142" bw="32" op_0_bw="4">
<![CDATA[
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.1:14  %node_count_load_1 = load i32* %node_count_addr_1, align 4

]]></node>
<StgValue><ssdm name="node_count_load_1"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="299" st_id="65" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.1:15  %tmp_33_1 = add i32 %node_count_load_1, %tmp_20

]]></node>
<StgValue><ssdm name="tmp_33_1"/></StgValue>
</operation>

<operation id="300" st_id="65" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="144" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.1:16  store i32 %tmp_33_1, i32* %node_count_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="301" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="145" bw="52" op_0_bw="48">
<![CDATA[
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.1:17  %lhs_V_1_cast = zext i48 %alpha_norm_V_1 to i52

]]></node>
<StgValue><ssdm name="lhs_V_1_cast"/></StgValue>
</operation>

<operation id="302" st_id="65" stage="6" lat="6">
<core>Mul6S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="146" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.1:18  %r_V_1 = mul i52 %rhs_V_cast, %lhs_V_1_cast

]]></node>
<StgValue><ssdm name="r_V_1"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="303" st_id="66" stage="5" lat="6">
<core>Mul6S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="146" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.1:18  %r_V_1 = mul i52 %rhs_V_cast, %lhs_V_1_cast

]]></node>
<StgValue><ssdm name="r_V_1"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="304" st_id="67" stage="4" lat="6">
<core>Mul6S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="146" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.1:18  %r_V_1 = mul i52 %rhs_V_cast, %lhs_V_1_cast

]]></node>
<StgValue><ssdm name="r_V_1"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="305" st_id="68" stage="3" lat="6">
<core>Mul6S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="146" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.1:18  %r_V_1 = mul i52 %rhs_V_cast, %lhs_V_1_cast

]]></node>
<StgValue><ssdm name="r_V_1"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="306" st_id="69" stage="2" lat="6">
<core>Mul6S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="146" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.1:18  %r_V_1 = mul i52 %rhs_V_cast, %lhs_V_1_cast

]]></node>
<StgValue><ssdm name="r_V_1"/></StgValue>
</operation>

<operation id="307" st_id="69" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="148" bw="32" op_0_bw="4">
<![CDATA[
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.1:20  %node_output_load_1 = load i32* %node_output_addr_1, align 4

]]></node>
<StgValue><ssdm name="node_output_load_1"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="308" st_id="70" stage="1" lat="6">
<core>Mul6S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="146" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.1:18  %r_V_1 = mul i52 %rhs_V_cast, %lhs_V_1_cast

]]></node>
<StgValue><ssdm name="r_V_1"/></StgValue>
</operation>

<operation id="309" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="147" bw="32" op_0_bw="32" op_1_bw="52" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.1:19  %phitmp_1 = call i32 @_ssdm_op_PartSelect.i32.i52.i32.i32(i52 %r_V_1, i32 20, i32 51)

]]></node>
<StgValue><ssdm name="phitmp_1"/></StgValue>
</operation>

<operation id="310" st_id="70" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="148" bw="32" op_0_bw="4">
<![CDATA[
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.1:20  %node_output_load_1 = load i32* %node_output_addr_1, align 4

]]></node>
<StgValue><ssdm name="node_output_load_1"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="311" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="129" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.1:1  %empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind

]]></node>
<StgValue><ssdm name="empty_12"/></StgValue>
</operation>

<operation id="312" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="130" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.1:2  call void (...)* @_ssdm_op_SpecLoopName([24 x i8]* @p_str4) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="313" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="131" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.1:3  %tmp_10 = call i32 (...)* @_ssdm_op_SpecRegionBegin([24 x i8]* @p_str4) nounwind

]]></node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="314" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="132" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.1:4  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str3) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="315" st_id="71" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.1:21  %tmp_35_1 = add i32 %node_output_load_1, %phitmp_1

]]></node>
<StgValue><ssdm name="tmp_35_1"/></StgValue>
</operation>

<operation id="316" st_id="71" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="150" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.1:22  store i32 %tmp_35_1, i32* %node_output_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="317" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="151" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.1:23  %empty_13 = call i32 (...)* @_ssdm_op_SpecRegionEnd([24 x i8]* @p_str4, i32 %tmp_10) nounwind

]]></node>
<StgValue><ssdm name="empty_13"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="318" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="156" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_11 = call i32 (...)* @_ssdm_op_SpecRegionEnd([24 x i8]* @p_str2, i32 %tmp_2) nounwind

]]></node>
<StgValue><ssdm name="empty_11"/></StgValue>
</operation>

<operation id="319" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="157" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([24 x i8]* @p_str2) nounwind

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="320" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="158" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="321" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="160" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.2:0  %j_s = phi i2 [ 0, %1 ], [ %j_1_2, %_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.2 ]

]]></node>
<StgValue><ssdm name="j_s"/></StgValue>
</operation>

<operation id="322" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="161" bw="3" op_0_bw="2">
<![CDATA[
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.2:1  %j_22_cast = zext i2 %j_s to i3

]]></node>
<StgValue><ssdm name="j_22_cast"/></StgValue>
</operation>

<operation id="323" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="166" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.2:6  %tmp_16 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 1, i3 %j_22_cast)

]]></node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="324" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="167" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.2:7  %alphabuf_addr_18 = getelementptr [16 x i32]* %alphabuf, i64 0, i64 %tmp_16

]]></node>
<StgValue><ssdm name="alphabuf_addr_18"/></StgValue>
</operation>

<operation id="325" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="168" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.2:8  %node_output_addr_2 = getelementptr [16 x i32]* %node_output, i64 0, i64 %tmp_16

]]></node>
<StgValue><ssdm name="node_output_addr_2"/></StgValue>
</operation>

<operation id="326" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="169" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.2:9  %node_count_addr_2 = getelementptr [16 x i32]* %node_count, i64 0, i64 %tmp_16

]]></node>
<StgValue><ssdm name="node_count_addr_2"/></StgValue>
</operation>

<operation id="327" st_id="73" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="170" bw="32" op_0_bw="4">
<![CDATA[
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.2:10  %alphabuf_load_18 = load i32* %alphabuf_addr_18, align 4

]]></node>
<StgValue><ssdm name="alphabuf_load_18"/></StgValue>
</operation>

<operation id="328" st_id="73" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="184" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.2:24  %j_1_2 = add i2 1, %j_s

]]></node>
<StgValue><ssdm name="j_1_2"/></StgValue>
</operation>

<operation id="329" st_id="73" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="185" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.2:25  %exitcond_2 = icmp eq i2 %j_s, -1

]]></node>
<StgValue><ssdm name="exitcond_2"/></StgValue>
</operation>

<operation id="330" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="186" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.2:26  br i1 %exitcond_2, label %2, label %_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="331" st_id="74" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="170" bw="32" op_0_bw="4">
<![CDATA[
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.2:10  %alphabuf_load_18 = load i32* %alphabuf_addr_18, align 4

]]></node>
<StgValue><ssdm name="alphabuf_load_18"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="332" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="171" bw="48" op_0_bw="32">
<![CDATA[
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.2:11  %tmp_31_2 = zext i32 %alphabuf_load_18 to i48

]]></node>
<StgValue><ssdm name="tmp_31_2"/></StgValue>
</operation>

<operation id="333" st_id="75" stage="6" lat="6">
<core>Mul6S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="172" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.2:12  %alpha_norm_V_2 = mul i48 %rec_V, %tmp_31_2

]]></node>
<StgValue><ssdm name="alpha_norm_V_2"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="334" st_id="76" stage="5" lat="6">
<core>Mul6S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="172" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.2:12  %alpha_norm_V_2 = mul i48 %rec_V, %tmp_31_2

]]></node>
<StgValue><ssdm name="alpha_norm_V_2"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="335" st_id="77" stage="4" lat="6">
<core>Mul6S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="172" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.2:12  %alpha_norm_V_2 = mul i48 %rec_V, %tmp_31_2

]]></node>
<StgValue><ssdm name="alpha_norm_V_2"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="336" st_id="78" stage="3" lat="6">
<core>Mul6S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="172" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.2:12  %alpha_norm_V_2 = mul i48 %rec_V, %tmp_31_2

]]></node>
<StgValue><ssdm name="alpha_norm_V_2"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="337" st_id="79" stage="2" lat="6">
<core>Mul6S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="172" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.2:12  %alpha_norm_V_2 = mul i48 %rec_V, %tmp_31_2

]]></node>
<StgValue><ssdm name="alpha_norm_V_2"/></StgValue>
</operation>

<operation id="338" st_id="79" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="174" bw="32" op_0_bw="4">
<![CDATA[
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.2:14  %node_count_load_2 = load i32* %node_count_addr_2, align 4

]]></node>
<StgValue><ssdm name="node_count_load_2"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="339" st_id="80" stage="1" lat="6">
<core>Mul6S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="172" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.2:12  %alpha_norm_V_2 = mul i48 %rec_V, %tmp_31_2

]]></node>
<StgValue><ssdm name="alpha_norm_V_2"/></StgValue>
</operation>

<operation id="340" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="173" bw="32" op_0_bw="48">
<![CDATA[
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.2:13  %tmp_21 = trunc i48 %alpha_norm_V_2 to i32

]]></node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="341" st_id="80" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="174" bw="32" op_0_bw="4">
<![CDATA[
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.2:14  %node_count_load_2 = load i32* %node_count_addr_2, align 4

]]></node>
<StgValue><ssdm name="node_count_load_2"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="342" st_id="81" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="175" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.2:15  %tmp_33_2 = add i32 %node_count_load_2, %tmp_21

]]></node>
<StgValue><ssdm name="tmp_33_2"/></StgValue>
</operation>

<operation id="343" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="176" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.2:16  store i32 %tmp_33_2, i32* %node_count_addr_2, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="344" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="177" bw="52" op_0_bw="48">
<![CDATA[
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.2:17  %lhs_V_2_cast = zext i48 %alpha_norm_V_2 to i52

]]></node>
<StgValue><ssdm name="lhs_V_2_cast"/></StgValue>
</operation>

<operation id="345" st_id="81" stage="6" lat="6">
<core>Mul6S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="178" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.2:18  %r_V_s = mul i52 %rhs_V_cast, %lhs_V_2_cast

]]></node>
<StgValue><ssdm name="r_V_s"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="346" st_id="82" stage="5" lat="6">
<core>Mul6S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="178" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.2:18  %r_V_s = mul i52 %rhs_V_cast, %lhs_V_2_cast

]]></node>
<StgValue><ssdm name="r_V_s"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="347" st_id="83" stage="4" lat="6">
<core>Mul6S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="178" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.2:18  %r_V_s = mul i52 %rhs_V_cast, %lhs_V_2_cast

]]></node>
<StgValue><ssdm name="r_V_s"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="348" st_id="84" stage="3" lat="6">
<core>Mul6S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="178" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.2:18  %r_V_s = mul i52 %rhs_V_cast, %lhs_V_2_cast

]]></node>
<StgValue><ssdm name="r_V_s"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="349" st_id="85" stage="2" lat="6">
<core>Mul6S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="178" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.2:18  %r_V_s = mul i52 %rhs_V_cast, %lhs_V_2_cast

]]></node>
<StgValue><ssdm name="r_V_s"/></StgValue>
</operation>

<operation id="350" st_id="85" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="180" bw="32" op_0_bw="4">
<![CDATA[
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.2:20  %node_output_load_2 = load i32* %node_output_addr_2, align 4

]]></node>
<StgValue><ssdm name="node_output_load_2"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="351" st_id="86" stage="1" lat="6">
<core>Mul6S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="178" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.2:18  %r_V_s = mul i52 %rhs_V_cast, %lhs_V_2_cast

]]></node>
<StgValue><ssdm name="r_V_s"/></StgValue>
</operation>

<operation id="352" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="179" bw="32" op_0_bw="32" op_1_bw="52" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.2:19  %phitmp_2 = call i32 @_ssdm_op_PartSelect.i32.i52.i32.i32(i52 %r_V_s, i32 20, i32 51)

]]></node>
<StgValue><ssdm name="phitmp_2"/></StgValue>
</operation>

<operation id="353" st_id="86" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="180" bw="32" op_0_bw="4">
<![CDATA[
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.2:20  %node_output_load_2 = load i32* %node_output_addr_2, align 4

]]></node>
<StgValue><ssdm name="node_output_load_2"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="354" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="162" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.2:2  %empty_15 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind

]]></node>
<StgValue><ssdm name="empty_15"/></StgValue>
</operation>

<operation id="355" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="163" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.2:3  call void (...)* @_ssdm_op_SpecLoopName([24 x i8]* @p_str4) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="356" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="164" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.2:4  %tmp_12 = call i32 (...)* @_ssdm_op_SpecRegionBegin([24 x i8]* @p_str4) nounwind

]]></node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="357" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="165" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.2:5  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str3) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="358" st_id="87" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.2:21  %tmp_35_2 = add i32 %node_output_load_2, %phitmp_2

]]></node>
<StgValue><ssdm name="tmp_35_2"/></StgValue>
</operation>

<operation id="359" st_id="87" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="182" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.2:22  store i32 %tmp_35_2, i32* %node_output_addr_2, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="360" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="183" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.2:23  %empty_16 = call i32 (...)* @_ssdm_op_SpecRegionEnd([24 x i8]* @p_str4, i32 %tmp_12) nounwind

]]></node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="361" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="188" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_14 = call i32 (...)* @_ssdm_op_SpecRegionEnd([24 x i8]* @p_str2, i32 %tmp_4) nounwind

]]></node>
<StgValue><ssdm name="empty_14"/></StgValue>
</operation>

<operation id="362" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="189" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_11 = call i32 (...)* @_ssdm_op_SpecRegionBegin([24 x i8]* @p_str2) nounwind

]]></node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="363" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="190" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="364" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="192" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.3:0  %j_2 = phi i2 [ 0, %2 ], [ %j_1_3, %_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.3 ]

]]></node>
<StgValue><ssdm name="j_2"/></StgValue>
</operation>

<operation id="365" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="197" bw="3" op_0_bw="3" op_1_bw="1" op_2_bw="2">
<![CDATA[
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.3:5  %tmp_18 = call i3 @_ssdm_op_BitConcatenate.i3.i1.i2(i1 true, i2 %j_2)

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="366" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="198" bw="4" op_0_bw="3">
<![CDATA[
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.3:6  %tmp_19_cast5 = sext i3 %tmp_18 to i4

]]></node>
<StgValue><ssdm name="tmp_19_cast5"/></StgValue>
</operation>

<operation id="367" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="199" bw="64" op_0_bw="4">
<![CDATA[
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.3:7  %tmp_19_cast = zext i4 %tmp_19_cast5 to i64

]]></node>
<StgValue><ssdm name="tmp_19_cast"/></StgValue>
</operation>

<operation id="368" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="200" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.3:8  %alphabuf_addr_19 = getelementptr [16 x i32]* %alphabuf, i64 0, i64 %tmp_19_cast

]]></node>
<StgValue><ssdm name="alphabuf_addr_19"/></StgValue>
</operation>

<operation id="369" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="201" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.3:9  %node_output_addr_3 = getelementptr [16 x i32]* %node_output, i64 0, i64 %tmp_19_cast

]]></node>
<StgValue><ssdm name="node_output_addr_3"/></StgValue>
</operation>

<operation id="370" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="202" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.3:10  %node_count_addr_3 = getelementptr [16 x i32]* %node_count, i64 0, i64 %tmp_19_cast

]]></node>
<StgValue><ssdm name="node_count_addr_3"/></StgValue>
</operation>

<operation id="371" st_id="89" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="203" bw="32" op_0_bw="4">
<![CDATA[
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.3:11  %alphabuf_load_19 = load i32* %alphabuf_addr_19, align 4

]]></node>
<StgValue><ssdm name="alphabuf_load_19"/></StgValue>
</operation>

<operation id="372" st_id="89" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="217" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.3:25  %j_1_3 = add i2 1, %j_2

]]></node>
<StgValue><ssdm name="j_1_3"/></StgValue>
</operation>

<operation id="373" st_id="89" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="218" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.3:26  %exitcond_3 = icmp eq i2 %j_2, -1

]]></node>
<StgValue><ssdm name="exitcond_3"/></StgValue>
</operation>

<operation id="374" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="219" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.3:27  br i1 %exitcond_3, label %3, label %_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="375" st_id="90" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="203" bw="32" op_0_bw="4">
<![CDATA[
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.3:11  %alphabuf_load_19 = load i32* %alphabuf_addr_19, align 4

]]></node>
<StgValue><ssdm name="alphabuf_load_19"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="376" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="204" bw="48" op_0_bw="32">
<![CDATA[
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.3:12  %tmp_31_3 = zext i32 %alphabuf_load_19 to i48

]]></node>
<StgValue><ssdm name="tmp_31_3"/></StgValue>
</operation>

<operation id="377" st_id="91" stage="6" lat="6">
<core>Mul6S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="205" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.3:13  %alpha_norm_V_3 = mul i48 %tmp_31_3, %rec_V

]]></node>
<StgValue><ssdm name="alpha_norm_V_3"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="378" st_id="92" stage="5" lat="6">
<core>Mul6S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="205" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.3:13  %alpha_norm_V_3 = mul i48 %tmp_31_3, %rec_V

]]></node>
<StgValue><ssdm name="alpha_norm_V_3"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="379" st_id="93" stage="4" lat="6">
<core>Mul6S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="205" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.3:13  %alpha_norm_V_3 = mul i48 %tmp_31_3, %rec_V

]]></node>
<StgValue><ssdm name="alpha_norm_V_3"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="380" st_id="94" stage="3" lat="6">
<core>Mul6S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="205" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.3:13  %alpha_norm_V_3 = mul i48 %tmp_31_3, %rec_V

]]></node>
<StgValue><ssdm name="alpha_norm_V_3"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="381" st_id="95" stage="2" lat="6">
<core>Mul6S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="205" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.3:13  %alpha_norm_V_3 = mul i48 %tmp_31_3, %rec_V

]]></node>
<StgValue><ssdm name="alpha_norm_V_3"/></StgValue>
</operation>

<operation id="382" st_id="95" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="207" bw="32" op_0_bw="4">
<![CDATA[
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.3:15  %node_count_load_3 = load i32* %node_count_addr_3, align 4

]]></node>
<StgValue><ssdm name="node_count_load_3"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="383" st_id="96" stage="1" lat="6">
<core>Mul6S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="205" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.3:13  %alpha_norm_V_3 = mul i48 %tmp_31_3, %rec_V

]]></node>
<StgValue><ssdm name="alpha_norm_V_3"/></StgValue>
</operation>

<operation id="384" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="206" bw="32" op_0_bw="48">
<![CDATA[
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.3:14  %tmp_22 = trunc i48 %alpha_norm_V_3 to i32

]]></node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="385" st_id="96" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="207" bw="32" op_0_bw="4">
<![CDATA[
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.3:15  %node_count_load_3 = load i32* %node_count_addr_3, align 4

]]></node>
<StgValue><ssdm name="node_count_load_3"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="386" st_id="97" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="208" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.3:16  %tmp_33_3 = add i32 %tmp_22, %node_count_load_3

]]></node>
<StgValue><ssdm name="tmp_33_3"/></StgValue>
</operation>

<operation id="387" st_id="97" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="209" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.3:17  store i32 %tmp_33_3, i32* %node_count_addr_3, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="388" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="210" bw="52" op_0_bw="48">
<![CDATA[
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.3:18  %lhs_V_3_cast = zext i48 %alpha_norm_V_3 to i52

]]></node>
<StgValue><ssdm name="lhs_V_3_cast"/></StgValue>
</operation>

<operation id="389" st_id="97" stage="6" lat="6">
<core>Mul6S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="211" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.3:19  %r_V_3 = mul i52 %lhs_V_3_cast, %rhs_V_cast

]]></node>
<StgValue><ssdm name="r_V_3"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="390" st_id="98" stage="5" lat="6">
<core>Mul6S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="211" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.3:19  %r_V_3 = mul i52 %lhs_V_3_cast, %rhs_V_cast

]]></node>
<StgValue><ssdm name="r_V_3"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="391" st_id="99" stage="4" lat="6">
<core>Mul6S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="211" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.3:19  %r_V_3 = mul i52 %lhs_V_3_cast, %rhs_V_cast

]]></node>
<StgValue><ssdm name="r_V_3"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="392" st_id="100" stage="3" lat="6">
<core>Mul6S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="211" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.3:19  %r_V_3 = mul i52 %lhs_V_3_cast, %rhs_V_cast

]]></node>
<StgValue><ssdm name="r_V_3"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="393" st_id="101" stage="2" lat="6">
<core>Mul6S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="211" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.3:19  %r_V_3 = mul i52 %lhs_V_3_cast, %rhs_V_cast

]]></node>
<StgValue><ssdm name="r_V_3"/></StgValue>
</operation>

<operation id="394" st_id="101" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="213" bw="32" op_0_bw="4">
<![CDATA[
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.3:21  %node_output_load_3 = load i32* %node_output_addr_3, align 4

]]></node>
<StgValue><ssdm name="node_output_load_3"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="395" st_id="102" stage="1" lat="6">
<core>Mul6S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="211" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.3:19  %r_V_3 = mul i52 %lhs_V_3_cast, %rhs_V_cast

]]></node>
<StgValue><ssdm name="r_V_3"/></StgValue>
</operation>

<operation id="396" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="212" bw="32" op_0_bw="32" op_1_bw="52" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.3:20  %phitmp_3 = call i32 @_ssdm_op_PartSelect.i32.i52.i32.i32(i52 %r_V_3, i32 20, i32 51)

]]></node>
<StgValue><ssdm name="phitmp_3"/></StgValue>
</operation>

<operation id="397" st_id="102" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="213" bw="32" op_0_bw="4">
<![CDATA[
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.3:21  %node_output_load_3 = load i32* %node_output_addr_3, align 4

]]></node>
<StgValue><ssdm name="node_output_load_3"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="398" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="193" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.3:1  %empty_18 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind

]]></node>
<StgValue><ssdm name="empty_18"/></StgValue>
</operation>

<operation id="399" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="194" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.3:2  call void (...)* @_ssdm_op_SpecLoopName([24 x i8]* @p_str4) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="400" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="195" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.3:3  %tmp_13 = call i32 (...)* @_ssdm_op_SpecRegionBegin([24 x i8]* @p_str4) nounwind

]]></node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="401" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="196" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.3:4  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str3) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="402" st_id="103" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="214" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.3:22  %tmp_35_3 = add i32 %phitmp_3, %node_output_load_3

]]></node>
<StgValue><ssdm name="tmp_35_3"/></StgValue>
</operation>

<operation id="403" st_id="103" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="215" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.3:23  store i32 %tmp_35_3, i32* %node_output_addr_3, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="404" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="216" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.3:24  %empty_19 = call i32 (...)* @_ssdm_op_SpecRegionEnd([24 x i8]* @p_str4, i32 %tmp_13) nounwind

]]></node>
<StgValue><ssdm name="empty_19"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="405" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="221" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_17 = call i32 (...)* @_ssdm_op_SpecRegionEnd([24 x i8]* @p_str2, i32 %tmp_11) nounwind

]]></node>
<StgValue><ssdm name="empty_17"/></StgValue>
</operation>

<operation id="406" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="222" bw="0" op_0_bw="32">
<![CDATA[
:1  ret i32 0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
