-- VHDL data flow description generated from `sum4b_model_boom`
--		date : Fri Oct  9 20:35:05 2020


-- Entity Declaration

ENTITY sum4b_model_boom IS
  PORT (
  cix : out BIT;	-- cix
  vss : in BIT;	-- vss
  vdd : in BIT;	-- vdd
  ci : in BIT	-- ci
  );
END sum4b_model_boom;


-- Architecture Declaration

ARCHITECTURE behaviour_data_flow OF sum4b_model_boom IS

BEGIN

cix <= ci;
END;
