-- VHDL test case input
%see \"LRM 13.10\", it's legal VHDL%

