{"critical_paths": [{"from": "posedge int_osc", "path": [{"delay": 1.3899999856948853, "from": {"cell": "u_Hazard2_SoC.GPIOA.HADDR_d_SB_DFF_Q_12_DFFLC", "loc": [17, 24], "port": "O"}, "to": {"cell": "u_Hazard2_SoC.GPIOA.HADDR_d_SB_DFF_Q_12_DFFLC", "loc": [17, 24], "port": "O"}, "type": "clk-to-q"}, {"delay": 1.7610000371932983, "from": {"cell": "u_Hazard2_SoC.GPIOA.HADDR_d_SB_DFF_Q_12_DFFLC", "loc": [17, 24], "port": "O"}, "net": "u_Hazard2_SoC.COUNTER.HADDR_d[19]", "to": {"cell": "u_Hazard2_SoC.TX.uart_transmitter.en_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_LC", "loc": [16, 25], "port": "I0"}, "type": "routing"}, {"delay": 1.284000039100647, "from": {"cell": "u_Hazard2_SoC.TX.uart_transmitter.en_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_LC", "loc": [16, 25], "port": "I0"}, "to": {"cell": "u_Hazard2_SoC.TX.uart_transmitter.en_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_LC", "loc": [16, 25], "port": "O"}, "type": "logic"}, {"delay": 1.7610000371932983, "from": {"cell": "u_Hazard2_SoC.TX.uart_transmitter.en_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_LC", "loc": [16, 25], "port": "O"}, "net": "u_Hazard2_SoC.TX.uart_transmitter.en_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]", "to": {"cell": "u_Hazard2_SoC.TX.uart_transmitter.en_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_LC", "loc": [16, 24], "port": "I2"}, "type": "routing"}, {"delay": 1.2050000429153442, "from": {"cell": "u_Hazard2_SoC.TX.uart_transmitter.en_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_LC", "loc": [16, 24], "port": "I2"}, "to": {"cell": "u_Hazard2_SoC.TX.uart_transmitter.en_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_LC", "loc": [16, 24], "port": "O"}, "type": "logic"}, {"delay": 5.439000129699707, "from": {"cell": "u_Hazard2_SoC.TX.uart_transmitter.en_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_LC", "loc": [16, 24], "port": "O"}, "net": "u_Hazard2_SoC.TX.uart_transmitter.en_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[2]", "to": {"cell": "u_Hazard2_SoC.TX.uart_transmitter.en_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_O_LC", "loc": [7, 12], "port": "I3"}, "type": "routing"}, {"delay": 0.87400001287460327, "from": {"cell": "u_Hazard2_SoC.TX.uart_transmitter.en_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_O_LC", "loc": [7, 12], "port": "I3"}, "to": {"cell": "u_Hazard2_SoC.TX.uart_transmitter.en_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_O_LC", "loc": [7, 12], "port": "O"}, "type": "logic"}, {"delay": 2.3039999008178711, "from": {"cell": "u_Hazard2_SoC.TX.uart_transmitter.en_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_O_LC", "loc": [7, 12], "port": "O"}, "net": "u_Hazard2_SoC.TX.uart_transmitter.en_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3[1]", "to": {"cell": "u_Hazard2_SoC.TX.uart_transmitter.en_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_LC", "loc": [5, 12], "port": "I3"}, "type": "routing"}, {"delay": 0.87400001287460327, "from": {"cell": "u_Hazard2_SoC.TX.uart_transmitter.en_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_LC", "loc": [5, 12], "port": "I3"}, "to": {"cell": "u_Hazard2_SoC.TX.uart_transmitter.en_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_LC", "loc": [5, 12], "port": "O"}, "type": "logic"}, {"delay": 1.7610000371932983, "from": {"cell": "u_Hazard2_SoC.TX.uart_transmitter.en_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_LC", "loc": [5, 12], "port": "O"}, "net": "u_Hazard2_SoC.TX.uart_transmitter.en_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[3]", "to": {"cell": "u_Hazard2_SoC.TX.uart_transmitter.en_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_LC", "loc": [4, 13], "port": "I3"}, "type": "routing"}, {"delay": 0.87400001287460327, "from": {"cell": "u_Hazard2_SoC.TX.uart_transmitter.en_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_LC", "loc": [4, 13], "port": "I3"}, "to": {"cell": "u_Hazard2_SoC.TX.uart_transmitter.en_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_LC", "loc": [4, 13], "port": "O"}, "type": "logic"}, {"delay": 3.7049999237060547, "from": {"cell": "u_Hazard2_SoC.TX.uart_transmitter.en_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_LC", "loc": [4, 13], "port": "O"}, "net": "u_Hazard2_SoC.COUNTER.CFG_REG_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3[1]", "to": {"cell": "u_Hazard2_SoC.COUNTER.CFG_REG_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_LC", "loc": [4, 22], "port": "I2"}, "type": "routing"}, {"delay": 1.2050000429153442, "from": {"cell": "u_Hazard2_SoC.COUNTER.CFG_REG_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_LC", "loc": [4, 22], "port": "I2"}, "to": {"cell": "u_Hazard2_SoC.COUNTER.CFG_REG_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_LC", "loc": [4, 22], "port": "O"}, "type": "logic"}, {"delay": 1.7610000371932983, "from": {"cell": "u_Hazard2_SoC.COUNTER.CFG_REG_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_LC", "loc": [4, 22], "port": "O"}, "net": "u_Hazard2_SoC.COUNTER.CFG_REG_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I3[3]", "to": {"cell": "u_Hazard2_SoC.COUNTER.CFG_REG_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_LC", "loc": [4, 22], "port": "I3"}, "type": "routing"}, {"delay": 0.87400001287460327, "from": {"cell": "u_Hazard2_SoC.COUNTER.CFG_REG_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_LC", "loc": [4, 22], "port": "I3"}, "to": {"cell": "u_Hazard2_SoC.COUNTER.CFG_REG_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_LC", "loc": [4, 22], "port": "O"}, "type": "logic"}, {"delay": 3.7049999237060547, "from": {"cell": "u_Hazard2_SoC.COUNTER.CFG_REG_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_LC", "loc": [4, 22], "port": "O"}, "net": "u_Hazard2_SoC.COUNTER.CFG_REG_SB_LUT4_I0_O_SB_LUT4_O_I2[1]", "to": {"cell": "u_Hazard2_SoC.COUNTER.CFG_REG_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_LC", "loc": [4, 12], "port": "I3"}, "type": "routing"}, {"delay": 0.87400001287460327, "from": {"cell": "u_Hazard2_SoC.COUNTER.CFG_REG_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_LC", "loc": [4, 12], "port": "I3"}, "to": {"cell": "u_Hazard2_SoC.COUNTER.CFG_REG_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_LC", "loc": [4, 12], "port": "O"}, "type": "logic"}, {"delay": 3.5999999046325684, "from": {"cell": "u_Hazard2_SoC.COUNTER.CFG_REG_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_LC", "loc": [4, 12], "port": "O"}, "net": "u_Hazard2_SoC.COUNTER.CFG_REG_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O[3]", "to": {"cell": "u_Hazard2_SoC.DMEM.BRAM3.0.2_RDATA_1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_LC", "loc": [2, 7], "port": "I3"}, "type": "routing"}, {"delay": 0.87400001287460327, "from": {"cell": "u_Hazard2_SoC.DMEM.BRAM3.0.2_RDATA_1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_LC", "loc": [2, 7], "port": "I3"}, "to": {"cell": "u_Hazard2_SoC.DMEM.BRAM3.0.2_RDATA_1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_LC", "loc": [2, 7], "port": "O"}, "type": "logic"}, {"delay": 1.7610000371932983, "from": {"cell": "u_Hazard2_SoC.DMEM.BRAM3.0.2_RDATA_1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_LC", "loc": [2, 7], "port": "O"}, "net": "u_Hazard2_SoC.DMEM.BRAM3.0.2_RDATA_1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_I1[3]", "to": {"cell": "u_Hazard2_SoC.DMEM.BRAM3.0.2_RDATA_1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_LC", "loc": [2, 8], "port": "I3"}, "type": "routing"}, {"delay": 0.87400001287460327, "from": {"cell": "u_Hazard2_SoC.DMEM.BRAM3.0.2_RDATA_1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_LC", "loc": [2, 8], "port": "I3"}, "to": {"cell": "u_Hazard2_SoC.DMEM.BRAM3.0.2_RDATA_1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_LC", "loc": [2, 8], "port": "O"}, "type": "logic"}, {"delay": 1.7610000371932983, "from": {"cell": "u_Hazard2_SoC.DMEM.BRAM3.0.2_RDATA_1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_LC", "loc": [2, 8], "port": "O"}, "net": "u_Hazard2_SoC.DMEM.BRAM3.0.2_RDATA_1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]", "to": {"cell": "u_Hazard2_SoC.DMEM.BRAM3.0.2_RDATA_1_SB_LUT4_I0_O_SB_LUT4_O_LC", "loc": [3, 7], "port": "I3"}, "type": "routing"}, {"delay": 0.87400001287460327, "from": {"cell": "u_Hazard2_SoC.DMEM.BRAM3.0.2_RDATA_1_SB_LUT4_I0_O_SB_LUT4_O_LC", "loc": [3, 7], "port": "I3"}, "to": {"cell": "u_Hazard2_SoC.DMEM.BRAM3.0.2_RDATA_1_SB_LUT4_I0_O_SB_LUT4_O_LC", "loc": [3, 7], "port": "O"}, "type": "logic"}, {"delay": 1.7610000371932983, "from": {"cell": "u_Hazard2_SoC.DMEM.BRAM3.0.2_RDATA_1_SB_LUT4_I0_O_SB_LUT4_O_LC", "loc": [3, 7], "port": "O"}, "net": "u_Hazard2_SoC.DMEM.BRAM3.0.2_RDATA_1_SB_LUT4_I0_O[3]", "to": {"cell": "u_Hazard2_SoC.DMEM.BRAM3.0.2_RDATA_1_SB_LUT4_I0_O_SB_LUT4_I2_LC", "loc": [4, 7], "port": "I3"}, "type": "routing"}, {"delay": 0.87400001287460327, "from": {"cell": "u_Hazard2_SoC.DMEM.BRAM3.0.2_RDATA_1_SB_LUT4_I0_O_SB_LUT4_I2_LC", "loc": [4, 7], "port": "I3"}, "to": {"cell": "u_Hazard2_SoC.DMEM.BRAM3.0.2_RDATA_1_SB_LUT4_I0_O_SB_LUT4_I2_LC", "loc": [4, 7], "port": "O"}, "type": "logic"}, {"delay": 5.439000129699707, "from": {"cell": "u_Hazard2_SoC.DMEM.BRAM3.0.2_RDATA_1_SB_LUT4_I0_O_SB_LUT4_I2_LC", "loc": [4, 7], "port": "O"}, "net": "u_Hazard2_SoC.DMEM.BRAM3.0.2_RDATA_1_SB_LUT4_I0_O_SB_LUT4_I2_O[2]", "to": {"cell": "u_Hazard2_SoC.DMEM.BRAM3.0.2_RDATA_1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_LC", "loc": [10, 21], "port": "I3"}, "type": "routing"}, {"delay": 0.87400001287460327, "from": {"cell": "u_Hazard2_SoC.DMEM.BRAM3.0.2_RDATA_1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_LC", "loc": [10, 21], "port": "I3"}, "to": {"cell": "u_Hazard2_SoC.DMEM.BRAM3.0.2_RDATA_1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_LC", "loc": [10, 21], "port": "O"}, "type": "logic"}, {"delay": 1.7610000371932983, "from": {"cell": "u_Hazard2_SoC.DMEM.BRAM3.0.2_RDATA_1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_LC", "loc": [10, 21], "port": "O"}, "net": "u_Hazard2_SoC.DMEM.BRAM1.0.2_RDATA_1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_O[2]", "to": {"cell": "u_Hazard2_SoC.DMEM.BRAM1.0.2_RDATA_1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I1_LC", "loc": [11, 22], "port": "I2"}, "type": "routing"}, {"delay": 1.2050000429153442, "from": {"cell": "u_Hazard2_SoC.DMEM.BRAM1.0.2_RDATA_1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I1_LC", "loc": [11, 22], "port": "I2"}, "to": {"cell": "u_Hazard2_SoC.DMEM.BRAM1.0.2_RDATA_1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I1_LC", "loc": [11, 22], "port": "O"}, "type": "logic"}, {"delay": 2.4089999198913574, "from": {"cell": "u_Hazard2_SoC.DMEM.BRAM1.0.2_RDATA_1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I1_LC", "loc": [11, 22], "port": "O"}, "net": "u_Hazard2_SoC.CPU.CPU.funcM_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]", "to": {"cell": "u_Hazard2_SoC.DMEM.BRAM1.0.1_RDATA_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_LC", "loc": [11, 24], "port": "I0"}, "type": "routing"}, {"delay": 1.284000039100647, "from": {"cell": "u_Hazard2_SoC.DMEM.BRAM1.0.1_RDATA_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_LC", "loc": [11, 24], "port": "I0"}, "to": {"cell": "u_Hazard2_SoC.DMEM.BRAM1.0.1_RDATA_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_LC", "loc": [11, 24], "port": "O"}, "type": "logic"}, {"delay": 1.7610000371932983, "from": {"cell": "u_Hazard2_SoC.DMEM.BRAM1.0.1_RDATA_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_LC", "loc": [11, 24], "port": "O"}, "net": "u_Hazard2_SoC.DMEM.BRAM0.0.3_RDATA_1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I1_O[3]", "to": {"cell": "u_Hazard2_SoC.CPU.CPU.instr_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_LC", "loc": [11, 25], "port": "I3"}, "type": "routing"}, {"delay": 0.87400001287460327, "from": {"cell": "u_Hazard2_SoC.CPU.CPU.instr_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_LC", "loc": [11, 25], "port": "I3"}, "to": {"cell": "u_Hazard2_SoC.CPU.CPU.instr_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_LC", "loc": [11, 25], "port": "O"}, "type": "logic"}, {"delay": 1.7610000371932983, "from": {"cell": "u_Hazard2_SoC.CPU.CPU.instr_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_LC", "loc": [11, 25], "port": "O"}, "net": "u_Hazard2_SoC.CPU.CPU.instr_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]", "to": {"cell": "u_Hazard2_SoC.CPU.CPU.instr_SB_DFFE_Q_18_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_LC", "loc": [12, 26], "port": "I3"}, "type": "routing"}, {"delay": 0.87400001287460327, "from": {"cell": "u_Hazard2_SoC.CPU.CPU.instr_SB_DFFE_Q_18_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_LC", "loc": [12, 26], "port": "I3"}, "to": {"cell": "u_Hazard2_SoC.CPU.CPU.instr_SB_DFFE_Q_18_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_LC", "loc": [12, 26], "port": "O"}, "type": "logic"}, {"delay": 3.0569999217987061, "from": {"cell": "u_Hazard2_SoC.CPU.CPU.instr_SB_DFFE_Q_18_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_LC", "loc": [12, 26], "port": "O"}, "net": "u_Hazard2_SoC.CPU.CPU.instr_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]", "to": {"cell": "u_Hazard2_SoC.DMEM.BRAM0.0.3_RDATA_1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_LC", "loc": [13, 21], "port": "I3"}, "type": "routing"}, {"delay": 0.87400001287460327, "from": {"cell": "u_Hazard2_SoC.DMEM.BRAM0.0.3_RDATA_1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_LC", "loc": [13, 21], "port": "I3"}, "to": {"cell": "u_Hazard2_SoC.DMEM.BRAM0.0.3_RDATA_1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_LC", "loc": [13, 21], "port": "O"}, "type": "logic"}, {"delay": 2.4089999198913574, "from": {"cell": "u_Hazard2_SoC.DMEM.BRAM0.0.3_RDATA_1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_LC", "loc": [13, 21], "port": "O"}, "net": "u_Hazard2_SoC.DMEM.BRAM0.0.3_RDATA_1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[3]", "to": {"cell": "u_Hazard2_SoC.DMEM.BRAM0.0.3_RDATA_1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_I3_LC", "loc": [13, 19], "port": "I3"}, "type": "routing"}, {"delay": 0.87400001287460327, "from": {"cell": "u_Hazard2_SoC.DMEM.BRAM0.0.3_RDATA_1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_I3_LC", "loc": [13, 19], "port": "I3"}, "to": {"cell": "u_Hazard2_SoC.DMEM.BRAM0.0.3_RDATA_1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_I3_LC", "loc": [13, 19], "port": "O"}, "type": "logic"}, {"delay": 1.7610000371932983, "from": {"cell": "u_Hazard2_SoC.DMEM.BRAM0.0.3_RDATA_1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_I3_LC", "loc": [13, 19], "port": "O"}, "net": "u_Hazard2_SoC.DMEM.BRAM0.0.3_RDATA_1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_I3_O[2]", "to": {"cell": "u_Hazard2_SoC.CPU.CPU.instr_SB_DFFE_Q_9_D_SB_LUT4_O_LC", "loc": [13, 18], "port": "I3"}, "type": "routing"}, {"delay": 0.87400001287460327, "from": {"cell": "u_Hazard2_SoC.CPU.CPU.instr_SB_DFFE_Q_9_D_SB_LUT4_O_LC", "loc": [13, 18], "port": "I3"}, "to": {"cell": "u_Hazard2_SoC.CPU.CPU.instr_SB_DFFE_Q_9_D_SB_LUT4_O_LC", "loc": [13, 18], "port": "O"}, "type": "logic"}, {"delay": 4.7909998893737793, "from": {"cell": "u_Hazard2_SoC.CPU.CPU.instr_SB_DFFE_Q_9_D_SB_LUT4_O_LC", "loc": [13, 18], "port": "O"}, "net": "u_Hazard2_SoC.CPU.CPU.instr_SB_DFFE_Q_9_D", "to": {"cell": "u_Hazard2_SoC.CPU.CPU.registerFile.0.0_RAM", "loc": [19, 9], "port": "RADDR_1"}, "type": "routing"}, {"delay": 0.10000000149011612, "from": {"cell": "u_Hazard2_SoC.CPU.CPU.registerFile.0.0_RAM", "loc": [19, 9], "port": "RADDR_1"}, "to": {"cell": "u_Hazard2_SoC.CPU.CPU.registerFile.0.0_RAM", "loc": [19, 9], "port": "RADDR_1"}, "type": "setup"}], "to": "posedge int_osc"}, {"from": "<async>", "path": [{"delay": 0, "from": {"cell": "DIN$sb_io", "loc": [16, 31], "port": "D_IN_0"}, "to": {"cell": "DIN$sb_io", "loc": [16, 31], "port": "D_IN_0"}, "type": "source"}, {"delay": 3.1500000953674316, "from": {"cell": "DIN$sb_io", "loc": [16, 31], "port": "D_IN_0"}, "net": "DIN$SB_IO_IN", "to": {"cell": "u_Hazard2_SoC.I2S.i2s_wrap.shift_reg_SB_DFFE_Q_31_DFFLC", "loc": [15, 25], "port": "I0"}, "type": "routing"}, {"delay": 1.2339999675750732, "from": {"cell": "u_Hazard2_SoC.I2S.i2s_wrap.shift_reg_SB_DFFE_Q_31_DFFLC", "loc": [15, 25], "port": "I0"}, "to": {"cell": "u_Hazard2_SoC.I2S.i2s_wrap.shift_reg_SB_DFFE_Q_31_DFFLC", "loc": [15, 25], "port": "I0"}, "type": "setup"}], "to": "posedge int_osc"}, {"from": "posedge int_osc", "path": [{"delay": 1.3899999856948853, "from": {"cell": "tx_SB_DFFESR_Q_DFFLC", "loc": [11, 27], "port": "O"}, "to": {"cell": "tx_SB_DFFESR_Q_DFFLC", "loc": [11, 27], "port": "O"}, "type": "clk-to-q"}, {"delay": 3.494999885559082, "from": {"cell": "tx_SB_DFFESR_Q_DFFLC", "loc": [11, 27], "port": "O"}, "net": "tx$SB_IO_OUT", "to": {"cell": "tx$sb_io", "loc": [19, 31], "port": "D_OUT_0"}, "type": "routing"}], "to": "<async>"}], "fmax": {"int_osc": {"achieved": 12.984989166259766, "constraint": 6.0000238418579102}}, "utilization": {"ICESTORM_DSP": {"available": 8, "used": 0}, "ICESTORM_HFOSC": {"available": 1, "used": 1}, "ICESTORM_LC": {"available": 5280, "used": 3189}, "ICESTORM_LFOSC": {"available": 1, "used": 0}, "ICESTORM_PLL": {"available": 1, "used": 0}, "ICESTORM_RAM": {"available": 30, "used": 24}, "ICESTORM_SPRAM": {"available": 4, "used": 0}, "IO_I3C": {"available": 2, "used": 0}, "SB_GB": {"available": 8, "used": 8}, "SB_I2C": {"available": 2, "used": 0}, "SB_IO": {"available": 96, "used": 5}, "SB_LEDDA_IP": {"available": 1, "used": 0}, "SB_RGBA_DRV": {"available": 1, "used": 1}, "SB_SPI": {"available": 2, "used": 0}, "SB_WARMBOOT": {"available": 1, "used": 0}}}
