Source Block: oh/elink/dv/elink_e16_model.v@1233:1243@HdlIdDef
   wire 	 c0_match;
   wire 	 c1_match;
   wire 	 c2_match;
   wire 	 c3_match;
   wire 	 multicast_match;
   wire [AW-1:0] dstaddr;

   //##############################
   //# Assembled data and controls
   //##############################


Diff Content:
- 1238    wire [AW-1:0] dstaddr;
+ 1238    input  inclk; 
+ 1238    input  outclk;  
+ 1238    input  in;   
+ 1238    output out;

Clone Blocks:
Clone Blocks 1:
oh/elink/dv/elink_e16_model.v@1232:1242
   wire 	 carry_high;
   wire 	 c0_match;
   wire 	 c1_match;
   wire 	 c2_match;
   wire 	 c3_match;
   wire 	 multicast_match;
   wire [AW-1:0] dstaddr;

   //##############################
   //# Assembled data and controls
   //##############################

Clone Blocks 2:
oh/elink/dv/elink_e16_model.v@1232:1242
   wire 	 carry_high;
   wire 	 c0_match;
   wire 	 c1_match;
   wire 	 c2_match;
   wire 	 c3_match;
   wire 	 multicast_match;
   wire [AW-1:0] dstaddr;

   //##############################
   //# Assembled data and controls
   //##############################

