	component crypto_wallet is
		port (
			clk_clk                                     : in    std_logic                     := 'X';             -- clk
			epcs_flash_controller_dclk                  : out   std_logic;                                        -- dclk
			epcs_flash_controller_sce                   : out   std_logic;                                        -- sce
			epcs_flash_controller_sdo                   : out   std_logic;                                        -- sdo
			epcs_flash_controller_data0                 : in    std_logic                     := 'X';             -- data0
			pi_gpio0_external_connection_export         : in    std_logic_vector(1 downto 0)  := (others => 'X'); -- export
			pi_gpio1_external_connection_export         : in    std_logic_vector(1 downto 0)  := (others => 'X'); -- export
			pi_gpio2_external_connection_export         : in    std_logic_vector(2 downto 0)  := (others => 'X'); -- export
			pi_key_external_connection_export           : in    std_logic_vector(1 downto 0)  := (others => 'X'); -- export
			pi_sw_external_connection_export            : in    std_logic_vector(3 downto 0)  := (others => 'X'); -- export
			pio_gpio0_33to32_external_connection_export : inout std_logic_vector(1 downto 0)  := (others => 'X'); -- export
			pio_gpio0_external_connection_export        : inout std_logic_vector(31 downto 0) := (others => 'X'); -- export
			pio_gpio1_33to32_external_connection_export : inout std_logic_vector(1 downto 0)  := (others => 'X'); -- export
			pio_gpio1_external_connection_export        : inout std_logic_vector(31 downto 0) := (others => 'X'); -- export
			pio_gpio2_external_connection_export        : inout std_logic_vector(12 downto 0) := (others => 'X'); -- export
			po_led_external_connection_export           : out   std_logic_vector(7 downto 0);                     -- export
			reset_n_reset_n                             : in    std_logic                     := 'X';             -- reset_n
			sdram_addr                                  : out   std_logic_vector(12 downto 0);                    -- addr
			sdram_ba                                    : out   std_logic_vector(1 downto 0);                     -- ba
			sdram_cas_n                                 : out   std_logic;                                        -- cas_n
			sdram_cke                                   : out   std_logic;                                        -- cke
			sdram_cs_n                                  : out   std_logic;                                        -- cs_n
			sdram_dq                                    : inout std_logic_vector(15 downto 0) := (others => 'X'); -- dq
			sdram_dqm                                   : out   std_logic_vector(1 downto 0);                     -- dqm
			sdram_ras_n                                 : out   std_logic;                                        -- ras_n
			sdram_we_n                                  : out   std_logic                                         -- we_n
		);
	end component crypto_wallet;

