verilog xil_defaultlib --include "/opt/Xilinx/Vivado/2022.2/data/xilinx_vip/include" --include "../../../../HispeedADC4CH.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../HispeedADC4CH.gen/sources_1/bd/design_1/ipshared/ee60/hdl" --include "../../../../HispeedADC4CH.gen/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog" --include "../../../../HispeedADC4CH.gen/sources_1/bd/design_1/ipshared/122e/hdl/verilog" --include "../../../../HispeedADC4CH.gen/sources_1/bd/design_1/ipshared/b205/hdl/verilog" --include "../../../../HispeedADC4CH.gen/sources_1/bd/design_1/ipshared/fd26/hdl/verilog" \
"../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" \
"../../../bd/design_1/ipshared/xilinx/common/ad_mmcm_drp.v" \
"../../../bd/design_1/ipshared/common/ad_rst.v" \
"../../../bd/design_1/ipshared/common/up_axi.v" \
"../../../bd/design_1/ipshared/common/up_clkgen.v" \
"../../../bd/design_1/ipshared/8cb0/axi_clkgen.v" \
"../../../bd/design_1/ip/design_1_axi_clkgen_0_0/sim/design_1_axi_clkgen_0_0.v" \
"../../../bd/design_1/ip/design_1_xbar_1/sim/design_1_xbar_1.v" \
"../../../bd/design_1/ip/design_1_xlconcat_0_0/sim/design_1_xlconcat_0_0.v" \
"../../../bd/design_1/ip/design_1_LTC2324_sample_0_0/src/afifo/sim/afifo.v" \
"../../../bd/design_1/ipshared/b589/src/LTC2324_16.v" \
"../../../bd/design_1/ipshared/b589/src/ad7606_sample.v" \
"../../../bd/design_1/ipshared/b589/hdl/ad7606_sample_v1_0_S00_AXI.v" \
"../../../bd/design_1/ipshared/b589/hdl/ad7606_sample_v1_0.v" \
"../../../bd/design_1/ip/design_1_LTC2324_sample_0_0/sim/design_1_LTC2324_sample_0_0.v" \
"../../../bd/design_1/ip/design_1_xlconstant_0_0/sim/design_1_xlconstant_0_0.v" \
"../../../bd/design_1/ip/design_1_ila_0_0/sim/design_1_ila_0_0.v" \
"../../../bd/design_1/ip/design_1_xlconstant_0_1/sim/design_1_xlconstant_0_1.v" \
"../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \
"../../../bd/design_1/ip/design_1_auto_pc_1/sim/design_1_auto_pc_1.v" \
"../../../bd/design_1/ip/design_1_auto_us_0/sim/design_1_auto_us_0.v" \
"../../../bd/design_1/sim/design_1.v" \

verilog xil_defaultlib "glbl.v"

nosort
