# Benchmark "one_slot_break_dvr" written by ABC on Sun Jul 13 20:25:38 2025
.model one_slot_break_dvr
.inputs clk rst ins[0] ins[1] ins[2] ins[3] ins[4] ins[5] ins[6] ins[7] \
 ins[8] ins[9] ins_valid outs_ready
.outputs ins_ready outs[0] outs[1] outs[2] outs[3] outs[4] outs[5] outs[6] \
 outs[7] outs[8] outs[9] outs_valid

.latch        n54 dataReg[0]  0
.latch        n59 dataReg[1]  0
.latch        n64 dataReg[2]  0
.latch        n69 dataReg[3]  0
.latch        n74 dataReg[4]  0
.latch        n79 dataReg[5]  0
.latch        n84 dataReg[6]  0
.latch        n89 dataReg[7]  0
.latch        n94 dataReg[8]  0
.latch        n99 dataReg[9]  0
.latch       n104 control.outputValid  0
.latch       n109 control.inputReady  1

.names ins_valid control.inputReady new_n63
11 1
.names dataReg[0] new_n63 new_n64_1
10 1
.names ins[0] new_n63 new_n65
11 1
.names new_n64_1 new_n65 new_n66
00 1
.names rst new_n66 n54
00 1
.names dataReg[1] new_n63 new_n68
10 1
.names ins[1] new_n63 new_n69_1
11 1
.names new_n68 new_n69_1 new_n70
00 1
.names rst new_n70 n59
00 1
.names dataReg[2] new_n63 new_n72
10 1
.names ins[2] new_n63 new_n73
11 1
.names new_n72 new_n73 new_n74_1
00 1
.names rst new_n74_1 n64
00 1
.names dataReg[3] new_n63 new_n76
10 1
.names ins[3] new_n63 new_n77
11 1
.names new_n76 new_n77 new_n78
00 1
.names rst new_n78 n69
00 1
.names dataReg[4] new_n63 new_n80
10 1
.names ins[4] new_n63 new_n81
11 1
.names new_n80 new_n81 new_n82
00 1
.names rst new_n82 n74
00 1
.names dataReg[5] new_n63 new_n84_1
10 1
.names ins[5] new_n63 new_n85
11 1
.names new_n84_1 new_n85 new_n86
00 1
.names rst new_n86 n79
00 1
.names dataReg[6] new_n63 new_n88
10 1
.names ins[6] new_n63 new_n89_1
11 1
.names new_n88 new_n89_1 new_n90
00 1
.names rst new_n90 n84
00 1
.names dataReg[7] new_n63 new_n92
10 1
.names ins[7] new_n63 new_n93
11 1
.names new_n92 new_n93 new_n94_1
00 1
.names rst new_n94_1 n89
00 1
.names dataReg[8] new_n63 new_n96
10 1
.names ins[8] new_n63 new_n97
11 1
.names new_n96 new_n97 new_n98
00 1
.names rst new_n98 n94
00 1
.names dataReg[9] new_n63 new_n100
10 1
.names ins[9] new_n63 new_n101
11 1
.names new_n100 new_n101 new_n102
00 1
.names rst new_n102 n99
00 1
.names outs_ready control.outputValid new_n104_1
01 1
.names new_n63 new_n104_1 new_n105
00 1
.names rst new_n105 n104
00 1
.names n104 n109
0 1
.names control.inputReady ins_ready
1 1
.names dataReg[0] outs[0]
1 1
.names dataReg[1] outs[1]
1 1
.names dataReg[2] outs[2]
1 1
.names dataReg[3] outs[3]
1 1
.names dataReg[4] outs[4]
1 1
.names dataReg[5] outs[5]
1 1
.names dataReg[6] outs[6]
1 1
.names dataReg[7] outs[7]
1 1
.names dataReg[8] outs[8]
1 1
.names dataReg[9] outs[9]
1 1
.names control.outputValid outs_valid
1 1
.end
