5 14 181 3 *
8 /home/bryce3/trevorw/covered/diags/verilog 2 -t (main) 2 -vcd (assert1.vcd) 2 -o (assert1.cdd) 2 -v (assert1.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1
3 0 main "main" 0 assert1.v 1 21 1
2 1 5 5 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 u$0
1 a 1 3 1070004 1 0 0 0 1 17 0 1 0 1 0 0
4 1 1 0 0
3 1 main.u$0 "main.u$0" 0 assert1.v 5 10 1
2 2 6 6 50005 1 0 1004 0 0 32 48 0 0
2 3 6 6 10001 0 1 1410 0 0 1 1 a
2 4 6 6 10005 1 37 16 2 3
2 5 0 0 0 1 4e 1002 0 0 1 18 0 1 0 0 0 0
2 6 8 8 20002 1 0 1008 0 0 32 48 5 0
2 7 8 8 10002 2 2c 900a 6 0 32 18 0 ffffffff 0 0 0 0
2 8 9 9 50005 1 0 1008 0 0 32 48 1 0
2 9 9 9 10001 0 1 1410 0 0 1 1 a
2 10 9 9 10005 1 37 1a 8 9
4 10 0 0 0
4 7 0 10 0
4 5 0 7 7
4 4 11 5 5
3 1 main.u$1 "main.u$1" 0 assert1.v 12 19 1
