$date
  Thu Dec 22 15:43:31 2022
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module msxpi_tb $end
$var reg 8 ! a_s[7:0] $end
$var reg 8 " d_s[7:0] $end
$var reg 1 # iorq_n_s $end
$var reg 1 $ rd_n_s $end
$var reg 1 % wr_n_s $end
$var reg 1 & wait_n_s $end
$var reg 1 ' busdir_n_s $end
$var reg 1 ( spi_cs_s $end
$var reg 1 ) spi_clk_s $end
$var reg 1 * spi_mosi_s $end
$var reg 1 + spi_miso_s $end
$var reg 1 , rpi_rdy_s $end
$scope module msxpi_instance $end
$var reg 8 - d[7:0] $end
$var reg 8 . a[7:0] $end
$var reg 1 / iorq_n $end
$var reg 1 0 rd_n $end
$var reg 1 1 wr_n $end
$var reg 1 2 busdir_n $end
$var reg 1 3 wait_n $end
$var reg 1 4 spi_cs $end
$var reg 1 5 spi_sclk $end
$var reg 1 6 spi_mosi $end
$var reg 1 7 spi_miso $end
$var reg 1 8 spi_rdy $end
$var reg 1 9 cspinsignal $end
$var reg 8 : d_buff_pi[7:0] $end
$var reg 8 ; d_buff_msx[7:0] $end
$var reg 1 < waitsignal $end
$var reg 1 = msxwrite_s $end
$var reg 1 > msxread_s $end
$var reg 4 ? spi_count_s[3:0] $end
$var reg 1 @ spi_rdysignal $end
$var reg 8 A rpi_recv_data[7:0] $end
$var reg 1 B pienabled $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
bUUUUUUUU !
bUUUUUUUU "
U#
U$
U%
1&
U'
1(
U)
U*
U+
0,
bUUUUUUUU -
bUUUUUUUU .
U/
U0
U1
U2
13
14
U5
U6
U7
08
19
bUUUUUUUU :
bUUUUUUUU ;
Z<
1=
1>
b0000 ?
0@
bUUUUUUUU A
1B
#2000000
b01010110 !
0#
0$
1%
b01010110 .
0/
00
11
0>
#4000000
b01010101 "
1$
0%
b01010101 -
10
01
0=
1>
#6000000
1#
1%
1/
11
1=
#8000000
b00000001 "
0#
0%
b00000001 -
0/
01
0=
#10000000
b01011010 !
b10101110 "
b10101110 -
b01011010 .
b10101110 ;
#12000000
1#
1%
1/
11
1=
#14000000
