xrun(64): 24.03-s005: (c) Copyright 1995-2024 Cadence Design Systems, Inc.
TOOL:	xrun(64)	24.03-s005: Started on Sep 25, 2025 at 17:48:27 -03
xrun
	../tb/tb.sv
	../rtl/ShiftMatrix.sv
	../rtl/accumulator.sv
	../rtl/systolicMatrixMultiply.sv
	-mce_sim_thread_count 32
	-mce_build_thread_count 32
	-access +rw
Recompiling... reason: file '../tb/tb.sv' is newer than expected.
	expected: Thu Sep 25 17:47:58 2025
	actual:   Thu Sep 25 17:48:26 2025
file: ../tb/tb.sv
	module worklib.tb:sv
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Top level design units:
		tb
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.tb:sv <0x3df0c218>
			streams:  12, words: 21510
		worklib.shiftMatrix:sv <0x14f74d1f>
			streams:  29, words: 21763
		worklib.systolicMatrixMultiply:sv <0x475e0ac9>
			streams:  82, words: 32291
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                 Instances  Unique
		Modules:               125       4
		Registers:             788      56
		Scalar wires:            2       -
		Vectored wires:      2,037       -
		Always blocks:         124       3
		Initial blocks:          1       1
		Cont. assignments:   1,060      13
		Pseudo assignments:    614       -
		Process Clocks:        123       2
	Writing initial simulation snapshot: worklib.tb:sv
Loading snapshot worklib.tb:sv .................... Done
SVSEED default: 1
xcelium> source /usr/local/cadence/XCELIUM2403/tools/xcelium/files/xmsimrc
xcelium> run
Operadorando 1

2  7  7  1  7  7  2  7  6  1  7  

4  3  3  1  2  6  1  6  6  1  6  

1  4  2  3  7  2  6  2  4  4  7  

3  2  7  1  1  7  4  3  4  3  4  

6  4  6  1  5  7  3  6  5  2  4  

4  7  4  1  4  7  4  4  6  1  7  

1  2  4  3  5  7  4  2  6  6  6  

4  4  1  1  2  1  2  2  4  6  2  

7  6  5  2  3  2  2  6  5  3  1  

4  5  1  4  1  2  2  4  6  5  5  

7  4  4  3  2  3  7  5  2  2  7  

Operadorando 2

3  6  1  3  6  3  4  7  2  3  6  

5  2  6  5  1  4  2  3  7  7  3  

2  2  6  1  3  4  1  2  6  4  4  

7  4  5  5  7  1  6  3  2  4  7  

6  3  4  5  7  1  1  2  4  3  1  

3  1  2  5  6  7  6  7  1  1  4  

3  7  4  4  6  2  3  1  3  2  6  

7  6  1  4  6  7  7  7  4  6  4  

5  2  6  1  7  7  5  1  3  1  7  

2  3  4  6  1  5  4  4  3  1  5  

6  7  1  7  2  3  1  2  1  6  5  

Resultado DUT

  254    192    195    220    249    240    180    190    194    210    225  

  183    152    121    157    190    190    154    157    117    142    185  

  198    176    157    194    192    146    126    114    135    148    189  

  150    141    139    149    178    180    141    144    124    122    187  

  212    183    165    190    241    218    179    194    163    169    219  

  221    185    172    204    225    214    167    173    162    181    222  

  197    164    170    200    214    196    163    149    135    135    216  

  120    111    109    123    120    124    105    104     99     93    141  

  184    159    156    153    198    183    158    166    159    156    196  

  183    157    141    168    172    169    153    139    123    141    200  

  203    217    144    196    213    173    159    169    143    176    226  

Resultado REFMOD

  254    192    195    220    249    240    180    190    194    210    225  

  183    152    121    157    190    190    154    157    117    142    185  

  198    176    157    194    192    146    126    114    135    148    189  

  150    141    139    149    178    180    141    144    124    122    187  

  212    183    165    190    241    218    179    194    163    169    219  

  221    185    172    204    225    214    167    173    162    181    222  

  197    164    170    200    214    196    163    149    135    135    216  

  120    111    109    123    120    124    105    104     99     93    141  

  184    159    156    153    198    183    158    166    159    156    196  

  183    157    141    168    172    169    153    139    123    141    200  

  203    217    144    196    213    173    159    169    143    176    226  

Test(%)

Sucess:          100  %
Fail  :          0  %
Simulation complete via $finish(1) at time 118 NS + 0
../tb/tb.sv:140     #1$finish;
xcelium> exit
TOOL:	xrun(64)	24.03-s005: Exiting on Sep 25, 2025 at 17:48:37 -03  (total: 00:00:10)
