Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sun Apr 29 18:38:24 2018
| Host         : LAPTOP-0K0F3IH1 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 2 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 49 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.043        0.000                      0                 3052        0.110        0.000                      0                 3052        3.000        0.000                       0                   704  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         
  clkfbout   {0.000 5.000}      10.000          100.000         
  clkout0    {0.000 5.000}      10.000          100.000         
  clkout3    {0.000 40.000}     80.000          12.500          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                     3.000        0.000                       0                     1  
  clkfbout                                                                                                                                                      7.845        0.000                       0                     3  
  clkout0           5.536        0.000                      0                  150        0.238        0.000                      0                  150        4.500        0.000                       0                    80  
  clkout3          52.054        0.000                      0                 2901        0.110        0.000                      0                 2901       38.750        0.000                       0                   620  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clkout3       clkout0             4.043        0.000                      0                   32        0.563        0.000                      0                   32  
clkout0       clkout3             5.779        0.000                      0                    1        0.900        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clockdv/mmcm/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clockdv/mmcm/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clockdv/mmcm/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clockdv/mmcm/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clockdv/mmcm/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clockdv/mmcm/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout
  To Clock:  clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clockdv/mmcm/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y19   clockdv/bufclkfb/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clockdv/mmcm/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clockdv/mmcm/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clockdv/mmcm/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clockdv/mmcm/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        5.536ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.238ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.536ns  (required time - arrival time)
  Source:                 clockdv/start_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockdv/buf100/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.445ns  (logic 0.715ns (29.241%)  route 1.730ns (70.759%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.112ns = ( 6.888 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    clockdv/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockdv/clkout0_BUFG_inst/O
                         net (fo=3, routed)           1.610    -0.930    clockdv/clkout0_BUFG
    SLICE_X52Y100        FDRE                                         r  clockdv/start_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y100        FDRE (Prop_fdre_C_Q)         0.419    -0.511 r  clockdv/start_cnt_reg[2]/Q
                         net (fo=4, routed)           0.697     0.186    clockdv/p_0_in
    SLICE_X52Y100        LUT2 (Prop_lut2_I1_O)        0.296     0.482 f  clockdv/I1_i_1/O
                         net (fo=4, routed)           1.033     1.515    clockdv/not_clock_enable
    BUFGCTRL_X0Y17       BUFGCTRL                                     r  clockdv/buf100/CE0  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    clockdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL                                     r  clockdv/buf100/I0
                         clock pessimism              0.395     7.284    
                         clock uncertainty           -0.074     7.210    
    BUFGCTRL_X0Y17       BUFGCTRL (Setup_bufgctrl_I0_CE0)
                                                     -0.159     7.051    clockdv/buf100
  -------------------------------------------------------------------
                         required time                          7.051    
                         arrival time                          -1.515    
  -------------------------------------------------------------------
                         slack                                  5.536    

Slack (MET) :             5.662ns  (required time - arrival time)
  Source:                 display/vga/clk_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/vga/xy/y_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.785ns  (logic 1.196ns (31.599%)  route 2.589ns (68.401%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 8.573 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    clockdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clockdv/buf100/O
                         net (fo=74, routed)          1.723    -0.817    display/vga/clk100
    SLICE_X87Y82         FDRE                                         r  display/vga/clk_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y82         FDRE (Prop_fdre_C_Q)         0.419    -0.398 r  display/vga/clk_count_reg[1]/Q
                         net (fo=3, routed)           0.892     0.495    display/vga/xy/Q[1]
    SLICE_X86Y82         LUT4 (Prop_lut4_I0_O)        0.327     0.822 f  display/vga/xy/x[9]_i_5/O
                         net (fo=2, routed)           0.455     1.277    display/vga/xy/x[9]_i_5_n_0
    SLICE_X85Y83         LUT5 (Prop_lut5_I1_O)        0.326     1.603 r  display/vga/xy/y[9]_i_2/O
                         net (fo=11, routed)          0.516     2.119    display/vga/xy/y[9]_i_2_n_0
    SLICE_X82Y82         LUT6 (Prop_lut6_I0_O)        0.124     2.243 r  display/vga/xy/y[9]_i_1/O
                         net (fo=10, routed)          0.725     2.968    display/vga/xy/y[9]_i_1_n_0
    SLICE_X81Y81         FDRE                                         r  display/vga/xy/y_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    clockdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clockdv/buf100/O
                         net (fo=74, routed)          1.593     8.573    display/vga/xy/clk100
    SLICE_X81Y81         FDRE                                         r  display/vga/xy/y_reg[7]/C
                         clock pessimism              0.559     9.132    
                         clock uncertainty           -0.074     9.059    
    SLICE_X81Y81         FDRE (Setup_fdre_C_R)       -0.429     8.630    display/vga/xy/y_reg[7]
  -------------------------------------------------------------------
                         required time                          8.630    
                         arrival time                          -2.968    
  -------------------------------------------------------------------
                         slack                                  5.662    

Slack (MET) :             5.662ns  (required time - arrival time)
  Source:                 display/vga/clk_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/vga/xy/y_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.785ns  (logic 1.196ns (31.599%)  route 2.589ns (68.401%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 8.573 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    clockdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clockdv/buf100/O
                         net (fo=74, routed)          1.723    -0.817    display/vga/clk100
    SLICE_X87Y82         FDRE                                         r  display/vga/clk_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y82         FDRE (Prop_fdre_C_Q)         0.419    -0.398 r  display/vga/clk_count_reg[1]/Q
                         net (fo=3, routed)           0.892     0.495    display/vga/xy/Q[1]
    SLICE_X86Y82         LUT4 (Prop_lut4_I0_O)        0.327     0.822 f  display/vga/xy/x[9]_i_5/O
                         net (fo=2, routed)           0.455     1.277    display/vga/xy/x[9]_i_5_n_0
    SLICE_X85Y83         LUT5 (Prop_lut5_I1_O)        0.326     1.603 r  display/vga/xy/y[9]_i_2/O
                         net (fo=11, routed)          0.516     2.119    display/vga/xy/y[9]_i_2_n_0
    SLICE_X82Y82         LUT6 (Prop_lut6_I0_O)        0.124     2.243 r  display/vga/xy/y[9]_i_1/O
                         net (fo=10, routed)          0.725     2.968    display/vga/xy/y[9]_i_1_n_0
    SLICE_X81Y81         FDRE                                         r  display/vga/xy/y_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    clockdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clockdv/buf100/O
                         net (fo=74, routed)          1.593     8.573    display/vga/xy/clk100
    SLICE_X81Y81         FDRE                                         r  display/vga/xy/y_reg[8]/C
                         clock pessimism              0.559     9.132    
                         clock uncertainty           -0.074     9.059    
    SLICE_X81Y81         FDRE (Setup_fdre_C_R)       -0.429     8.630    display/vga/xy/y_reg[8]
  -------------------------------------------------------------------
                         required time                          8.630    
                         arrival time                          -2.968    
  -------------------------------------------------------------------
                         slack                                  5.662    

Slack (MET) :             5.662ns  (required time - arrival time)
  Source:                 display/vga/clk_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/vga/xy/y_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.785ns  (logic 1.196ns (31.599%)  route 2.589ns (68.401%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 8.573 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    clockdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clockdv/buf100/O
                         net (fo=74, routed)          1.723    -0.817    display/vga/clk100
    SLICE_X87Y82         FDRE                                         r  display/vga/clk_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y82         FDRE (Prop_fdre_C_Q)         0.419    -0.398 r  display/vga/clk_count_reg[1]/Q
                         net (fo=3, routed)           0.892     0.495    display/vga/xy/Q[1]
    SLICE_X86Y82         LUT4 (Prop_lut4_I0_O)        0.327     0.822 f  display/vga/xy/x[9]_i_5/O
                         net (fo=2, routed)           0.455     1.277    display/vga/xy/x[9]_i_5_n_0
    SLICE_X85Y83         LUT5 (Prop_lut5_I1_O)        0.326     1.603 r  display/vga/xy/y[9]_i_2/O
                         net (fo=11, routed)          0.516     2.119    display/vga/xy/y[9]_i_2_n_0
    SLICE_X82Y82         LUT6 (Prop_lut6_I0_O)        0.124     2.243 r  display/vga/xy/y[9]_i_1/O
                         net (fo=10, routed)          0.725     2.968    display/vga/xy/y[9]_i_1_n_0
    SLICE_X81Y81         FDRE                                         r  display/vga/xy/y_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    clockdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clockdv/buf100/O
                         net (fo=74, routed)          1.593     8.573    display/vga/xy/clk100
    SLICE_X81Y81         FDRE                                         r  display/vga/xy/y_reg[9]/C
                         clock pessimism              0.559     9.132    
                         clock uncertainty           -0.074     9.059    
    SLICE_X81Y81         FDRE (Setup_fdre_C_R)       -0.429     8.630    display/vga/xy/y_reg[9]
  -------------------------------------------------------------------
                         required time                          8.630    
                         arrival time                          -2.968    
  -------------------------------------------------------------------
                         slack                                  5.662    

Slack (MET) :             5.750ns  (required time - arrival time)
  Source:                 display/vga/clk_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/vga/xy/y_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.706ns  (logic 1.196ns (32.275%)  route 2.510ns (67.725%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 8.582 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    clockdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clockdv/buf100/O
                         net (fo=74, routed)          1.723    -0.817    display/vga/clk100
    SLICE_X87Y82         FDRE                                         r  display/vga/clk_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y82         FDRE (Prop_fdre_C_Q)         0.419    -0.398 r  display/vga/clk_count_reg[1]/Q
                         net (fo=3, routed)           0.892     0.495    display/vga/xy/Q[1]
    SLICE_X86Y82         LUT4 (Prop_lut4_I0_O)        0.327     0.822 f  display/vga/xy/x[9]_i_5/O
                         net (fo=2, routed)           0.455     1.277    display/vga/xy/x[9]_i_5_n_0
    SLICE_X85Y83         LUT5 (Prop_lut5_I1_O)        0.326     1.603 r  display/vga/xy/y[9]_i_2/O
                         net (fo=11, routed)          0.516     2.119    display/vga/xy/y[9]_i_2_n_0
    SLICE_X82Y82         LUT6 (Prop_lut6_I0_O)        0.124     2.243 r  display/vga/xy/y[9]_i_1/O
                         net (fo=10, routed)          0.646     2.889    display/vga/xy/y[9]_i_1_n_0
    SLICE_X82Y82         FDRE                                         r  display/vga/xy/y_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    clockdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clockdv/buf100/O
                         net (fo=74, routed)          1.602     8.582    display/vga/xy/clk100
    SLICE_X82Y82         FDRE                                         r  display/vga/xy/y_reg[2]/C
                         clock pessimism              0.559     9.141    
                         clock uncertainty           -0.074     9.068    
    SLICE_X82Y82         FDRE (Setup_fdre_C_R)       -0.429     8.639    display/vga/xy/y_reg[2]
  -------------------------------------------------------------------
                         required time                          8.639    
                         arrival time                          -2.889    
  -------------------------------------------------------------------
                         slack                                  5.750    

Slack (MET) :             5.750ns  (required time - arrival time)
  Source:                 display/vga/clk_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/vga/xy/y_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.706ns  (logic 1.196ns (32.275%)  route 2.510ns (67.725%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 8.582 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    clockdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clockdv/buf100/O
                         net (fo=74, routed)          1.723    -0.817    display/vga/clk100
    SLICE_X87Y82         FDRE                                         r  display/vga/clk_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y82         FDRE (Prop_fdre_C_Q)         0.419    -0.398 r  display/vga/clk_count_reg[1]/Q
                         net (fo=3, routed)           0.892     0.495    display/vga/xy/Q[1]
    SLICE_X86Y82         LUT4 (Prop_lut4_I0_O)        0.327     0.822 f  display/vga/xy/x[9]_i_5/O
                         net (fo=2, routed)           0.455     1.277    display/vga/xy/x[9]_i_5_n_0
    SLICE_X85Y83         LUT5 (Prop_lut5_I1_O)        0.326     1.603 r  display/vga/xy/y[9]_i_2/O
                         net (fo=11, routed)          0.516     2.119    display/vga/xy/y[9]_i_2_n_0
    SLICE_X82Y82         LUT6 (Prop_lut6_I0_O)        0.124     2.243 r  display/vga/xy/y[9]_i_1/O
                         net (fo=10, routed)          0.646     2.889    display/vga/xy/y[9]_i_1_n_0
    SLICE_X82Y82         FDRE                                         r  display/vga/xy/y_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    clockdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clockdv/buf100/O
                         net (fo=74, routed)          1.602     8.582    display/vga/xy/clk100
    SLICE_X82Y82         FDRE                                         r  display/vga/xy/y_reg[6]/C
                         clock pessimism              0.559     9.141    
                         clock uncertainty           -0.074     9.068    
    SLICE_X82Y82         FDRE (Setup_fdre_C_R)       -0.429     8.639    display/vga/xy/y_reg[6]
  -------------------------------------------------------------------
                         required time                          8.639    
                         arrival time                          -2.889    
  -------------------------------------------------------------------
                         slack                                  5.750    

Slack (MET) :             5.886ns  (required time - arrival time)
  Source:                 display/vga/clk_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/vga/xy/y_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.567ns  (logic 1.196ns (33.527%)  route 2.371ns (66.473%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 8.580 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    clockdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clockdv/buf100/O
                         net (fo=74, routed)          1.723    -0.817    display/vga/clk100
    SLICE_X87Y82         FDRE                                         r  display/vga/clk_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y82         FDRE (Prop_fdre_C_Q)         0.419    -0.398 r  display/vga/clk_count_reg[1]/Q
                         net (fo=3, routed)           0.892     0.495    display/vga/xy/Q[1]
    SLICE_X86Y82         LUT4 (Prop_lut4_I0_O)        0.327     0.822 f  display/vga/xy/x[9]_i_5/O
                         net (fo=2, routed)           0.455     1.277    display/vga/xy/x[9]_i_5_n_0
    SLICE_X85Y83         LUT5 (Prop_lut5_I1_O)        0.326     1.603 r  display/vga/xy/y[9]_i_2/O
                         net (fo=11, routed)          0.516     2.119    display/vga/xy/y[9]_i_2_n_0
    SLICE_X82Y82         LUT6 (Prop_lut6_I0_O)        0.124     2.243 r  display/vga/xy/y[9]_i_1/O
                         net (fo=10, routed)          0.507     2.751    display/vga/xy/y[9]_i_1_n_0
    SLICE_X82Y81         FDRE                                         r  display/vga/xy/y_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    clockdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clockdv/buf100/O
                         net (fo=74, routed)          1.600     8.580    display/vga/xy/clk100
    SLICE_X82Y81         FDRE                                         r  display/vga/xy/y_reg[0]/C
                         clock pessimism              0.559     9.139    
                         clock uncertainty           -0.074     9.066    
    SLICE_X82Y81         FDRE (Setup_fdre_C_R)       -0.429     8.637    display/vga/xy/y_reg[0]
  -------------------------------------------------------------------
                         required time                          8.637    
                         arrival time                          -2.751    
  -------------------------------------------------------------------
                         slack                                  5.886    

Slack (MET) :             5.886ns  (required time - arrival time)
  Source:                 display/vga/clk_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/vga/xy/y_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.567ns  (logic 1.196ns (33.527%)  route 2.371ns (66.473%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 8.580 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    clockdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clockdv/buf100/O
                         net (fo=74, routed)          1.723    -0.817    display/vga/clk100
    SLICE_X87Y82         FDRE                                         r  display/vga/clk_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y82         FDRE (Prop_fdre_C_Q)         0.419    -0.398 r  display/vga/clk_count_reg[1]/Q
                         net (fo=3, routed)           0.892     0.495    display/vga/xy/Q[1]
    SLICE_X86Y82         LUT4 (Prop_lut4_I0_O)        0.327     0.822 f  display/vga/xy/x[9]_i_5/O
                         net (fo=2, routed)           0.455     1.277    display/vga/xy/x[9]_i_5_n_0
    SLICE_X85Y83         LUT5 (Prop_lut5_I1_O)        0.326     1.603 r  display/vga/xy/y[9]_i_2/O
                         net (fo=11, routed)          0.516     2.119    display/vga/xy/y[9]_i_2_n_0
    SLICE_X82Y82         LUT6 (Prop_lut6_I0_O)        0.124     2.243 r  display/vga/xy/y[9]_i_1/O
                         net (fo=10, routed)          0.507     2.751    display/vga/xy/y[9]_i_1_n_0
    SLICE_X82Y81         FDRE                                         r  display/vga/xy/y_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    clockdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clockdv/buf100/O
                         net (fo=74, routed)          1.600     8.580    display/vga/xy/clk100
    SLICE_X82Y81         FDRE                                         r  display/vga/xy/y_reg[1]/C
                         clock pessimism              0.559     9.139    
                         clock uncertainty           -0.074     9.066    
    SLICE_X82Y81         FDRE (Setup_fdre_C_R)       -0.429     8.637    display/vga/xy/y_reg[1]
  -------------------------------------------------------------------
                         required time                          8.637    
                         arrival time                          -2.751    
  -------------------------------------------------------------------
                         slack                                  5.886    

Slack (MET) :             5.886ns  (required time - arrival time)
  Source:                 display/vga/clk_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/vga/xy/y_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.567ns  (logic 1.196ns (33.527%)  route 2.371ns (66.473%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 8.580 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    clockdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clockdv/buf100/O
                         net (fo=74, routed)          1.723    -0.817    display/vga/clk100
    SLICE_X87Y82         FDRE                                         r  display/vga/clk_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y82         FDRE (Prop_fdre_C_Q)         0.419    -0.398 r  display/vga/clk_count_reg[1]/Q
                         net (fo=3, routed)           0.892     0.495    display/vga/xy/Q[1]
    SLICE_X86Y82         LUT4 (Prop_lut4_I0_O)        0.327     0.822 f  display/vga/xy/x[9]_i_5/O
                         net (fo=2, routed)           0.455     1.277    display/vga/xy/x[9]_i_5_n_0
    SLICE_X85Y83         LUT5 (Prop_lut5_I1_O)        0.326     1.603 r  display/vga/xy/y[9]_i_2/O
                         net (fo=11, routed)          0.516     2.119    display/vga/xy/y[9]_i_2_n_0
    SLICE_X82Y82         LUT6 (Prop_lut6_I0_O)        0.124     2.243 r  display/vga/xy/y[9]_i_1/O
                         net (fo=10, routed)          0.507     2.751    display/vga/xy/y[9]_i_1_n_0
    SLICE_X82Y81         FDRE                                         r  display/vga/xy/y_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    clockdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clockdv/buf100/O
                         net (fo=74, routed)          1.600     8.580    display/vga/xy/clk100
    SLICE_X82Y81         FDRE                                         r  display/vga/xy/y_reg[3]/C
                         clock pessimism              0.559     9.139    
                         clock uncertainty           -0.074     9.066    
    SLICE_X82Y81         FDRE (Setup_fdre_C_R)       -0.429     8.637    display/vga/xy/y_reg[3]
  -------------------------------------------------------------------
                         required time                          8.637    
                         arrival time                          -2.751    
  -------------------------------------------------------------------
                         slack                                  5.886    

Slack (MET) :             5.886ns  (required time - arrival time)
  Source:                 display/vga/clk_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/vga/xy/y_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.567ns  (logic 1.196ns (33.527%)  route 2.371ns (66.473%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 8.580 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    clockdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clockdv/buf100/O
                         net (fo=74, routed)          1.723    -0.817    display/vga/clk100
    SLICE_X87Y82         FDRE                                         r  display/vga/clk_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y82         FDRE (Prop_fdre_C_Q)         0.419    -0.398 r  display/vga/clk_count_reg[1]/Q
                         net (fo=3, routed)           0.892     0.495    display/vga/xy/Q[1]
    SLICE_X86Y82         LUT4 (Prop_lut4_I0_O)        0.327     0.822 f  display/vga/xy/x[9]_i_5/O
                         net (fo=2, routed)           0.455     1.277    display/vga/xy/x[9]_i_5_n_0
    SLICE_X85Y83         LUT5 (Prop_lut5_I1_O)        0.326     1.603 r  display/vga/xy/y[9]_i_2/O
                         net (fo=11, routed)          0.516     2.119    display/vga/xy/y[9]_i_2_n_0
    SLICE_X82Y82         LUT6 (Prop_lut6_I0_O)        0.124     2.243 r  display/vga/xy/y[9]_i_1/O
                         net (fo=10, routed)          0.507     2.751    display/vga/xy/y[9]_i_1_n_0
    SLICE_X82Y81         FDRE                                         r  display/vga/xy/y_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    clockdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clockdv/buf100/O
                         net (fo=74, routed)          1.600     8.580    display/vga/xy/clk100
    SLICE_X82Y81         FDRE                                         r  display/vga/xy/y_reg[4]/C
                         clock pessimism              0.559     9.139    
                         clock uncertainty           -0.074     9.066    
    SLICE_X82Y81         FDRE (Setup_fdre_C_R)       -0.429     8.637    display/vga/xy/y_reg[4]
  -------------------------------------------------------------------
                         required time                          8.637    
                         arrival time                          -2.751    
  -------------------------------------------------------------------
                         slack                                  5.886    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 display/vga/xy/x_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/vga/xy/x_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.186ns (50.048%)  route 0.186ns (49.952%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    clockdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clockdv/buf100/O
                         net (fo=74, routed)          0.601    -0.563    display/vga/xy/clk100
    SLICE_X85Y83         FDRE                                         r  display/vga/xy/x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  display/vga/xy/x_reg[4]/Q
                         net (fo=87, routed)          0.186    -0.237    display/vga/xy/smem_addr[0]
    SLICE_X84Y83         LUT6 (Prop_lut6_I2_O)        0.045    -0.192 r  display/vga/xy/x[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.192    display/vga/xy/p_0_in[8]
    SLICE_X84Y83         FDRE                                         r  display/vga/xy/x_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    clockdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clockdv/buf100/O
                         net (fo=74, routed)          0.871    -0.802    display/vga/xy/clk100
    SLICE_X84Y83         FDRE                                         r  display/vga/xy/x_reg[8]/C
                         clock pessimism              0.252    -0.550    
    SLICE_X84Y83         FDRE (Hold_fdre_C_D)         0.121    -0.429    display/vga/xy/x_reg[8]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 display/vga/xy/x_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/vga/xy/x_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.186ns (49.914%)  route 0.187ns (50.087%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    clockdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clockdv/buf100/O
                         net (fo=74, routed)          0.601    -0.563    display/vga/xy/clk100
    SLICE_X85Y83         FDRE                                         r  display/vga/xy/x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  display/vga/xy/x_reg[4]/Q
                         net (fo=87, routed)          0.187    -0.236    display/vga/xy/smem_addr[0]
    SLICE_X84Y83         LUT5 (Prop_lut5_I3_O)        0.045    -0.191 r  display/vga/xy/x[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.191    display/vga/xy/p_0_in[7]
    SLICE_X84Y83         FDRE                                         r  display/vga/xy/x_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    clockdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clockdv/buf100/O
                         net (fo=74, routed)          0.871    -0.802    display/vga/xy/clk100
    SLICE_X84Y83         FDRE                                         r  display/vga/xy/x_reg[7]/C
                         clock pessimism              0.252    -0.550    
    SLICE_X84Y83         FDRE (Hold_fdre_C_D)         0.120    -0.430    display/vga/xy/x_reg[7]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 clockdv/start_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockdv/start_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.190ns (54.061%)  route 0.161ns (45.939%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    clockdv/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockdv/clkout0_BUFG_inst/O
                         net (fo=3, routed)           0.559    -0.605    clockdv/clkout0_BUFG
    SLICE_X52Y100        FDRE                                         r  clockdv/start_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  clockdv/start_cnt_reg[1]/Q
                         net (fo=2, routed)           0.161    -0.303    clockdv/start_cnt_reg_n_0_[1]
    SLICE_X52Y100        LUT4 (Prop_lut4_I1_O)        0.049    -0.254 r  clockdv/start_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.254    clockdv/start_cnt[2]_i_1_n_0
    SLICE_X52Y100        FDRE                                         r  clockdv/start_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    clockdv/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockdv/clkout0_BUFG_inst/O
                         net (fo=3, routed)           0.828    -0.844    clockdv/clkout0_BUFG
    SLICE_X52Y100        FDRE                                         r  clockdv/start_cnt_reg[2]/C
                         clock pessimism              0.239    -0.605    
    SLICE_X52Y100        FDRE (Hold_fdre_C_D)         0.107    -0.498    clockdv/start_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 display/vga/xy/x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/vga/xy/x_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.189ns (48.790%)  route 0.198ns (51.210%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    clockdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clockdv/buf100/O
                         net (fo=74, routed)          0.602    -0.562    display/vga/xy/clk100
    SLICE_X86Y83         FDRE                                         r  display/vga/xy/x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  display/vga/xy/x_reg[0]/Q
                         net (fo=10, routed)          0.198    -0.223    display/vga/xy/x_reg[5]_0[0]
    SLICE_X85Y83         LUT4 (Prop_lut4_I2_O)        0.048    -0.175 r  display/vga/xy/x[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.175    display/vga/xy/p_0_in[3]
    SLICE_X85Y83         FDRE                                         r  display/vga/xy/x_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    clockdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clockdv/buf100/O
                         net (fo=74, routed)          0.871    -0.802    display/vga/xy/clk100
    SLICE_X85Y83         FDRE                                         r  display/vga/xy/x_reg[3]/C
                         clock pessimism              0.275    -0.527    
    SLICE_X85Y83         FDRE (Hold_fdre_C_D)         0.105    -0.422    display/vga/xy/x_reg[3]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 display/vga/xy/x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/vga/xy/x_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.190ns (48.796%)  route 0.199ns (51.204%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    clockdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clockdv/buf100/O
                         net (fo=74, routed)          0.602    -0.562    display/vga/xy/clk100
    SLICE_X86Y83         FDRE                                         r  display/vga/xy/x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  display/vga/xy/x_reg[0]/Q
                         net (fo=10, routed)          0.199    -0.222    display/vga/xy/x_reg[5]_0[0]
    SLICE_X85Y83         LUT5 (Prop_lut5_I3_O)        0.049    -0.173 r  display/vga/xy/x[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.173    display/vga/xy/x[4]_i_1_n_0
    SLICE_X85Y83         FDRE                                         r  display/vga/xy/x_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    clockdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clockdv/buf100/O
                         net (fo=74, routed)          0.871    -0.802    display/vga/xy/clk100
    SLICE_X85Y83         FDRE                                         r  display/vga/xy/x_reg[4]/C
                         clock pessimism              0.275    -0.527    
    SLICE_X85Y83         FDRE (Hold_fdre_C_D)         0.104    -0.423    display/vga/xy/x_reg[4]
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 display/vga/xy/x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/vga/xy/x_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.968%)  route 0.159ns (46.032%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    clockdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clockdv/buf100/O
                         net (fo=74, routed)          0.602    -0.562    display/vga/xy/clk100
    SLICE_X86Y83         FDRE                                         r  display/vga/xy/x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  display/vga/xy/x_reg[1]/Q
                         net (fo=10, routed)          0.159    -0.263    display/vga/xy/x_reg[5]_0[1]
    SLICE_X86Y83         LUT6 (Prop_lut6_I3_O)        0.045    -0.218 r  display/vga/xy/x[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.218    display/vga/xy/p_0_in[5]
    SLICE_X86Y83         FDRE                                         r  display/vga/xy/x_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    clockdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clockdv/buf100/O
                         net (fo=74, routed)          0.872    -0.801    display/vga/xy/clk100
    SLICE_X86Y83         FDRE                                         r  display/vga/xy/x_reg[5]/C
                         clock pessimism              0.239    -0.562    
    SLICE_X86Y83         FDRE (Hold_fdre_C_D)         0.092    -0.470    display/vga/xy/x_reg[5]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 disp/c_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/c_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    clockdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clockdv/buf100/O
                         net (fo=74, routed)          0.603    -0.561    disp/clk100
    SLICE_X88Y84         FDRE                                         r  disp/c_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y84         FDRE (Prop_fdre_C_Q)         0.164    -0.397 r  disp/c_reg[10]/Q
                         net (fo=1, routed)           0.114    -0.283    disp/c_reg_n_0_[10]
    SLICE_X88Y84         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.173 r  disp/c_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.173    disp/c_reg[8]_i_1_n_5
    SLICE_X88Y84         FDRE                                         r  disp/c_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    clockdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clockdv/buf100/O
                         net (fo=74, routed)          0.873    -0.800    disp/clk100
    SLICE_X88Y84         FDRE                                         r  disp/c_reg[10]/C
                         clock pessimism              0.239    -0.561    
    SLICE_X88Y84         FDRE (Hold_fdre_C_D)         0.134    -0.427    disp/c_reg[10]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 disp/c_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/c_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    clockdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clockdv/buf100/O
                         net (fo=74, routed)          0.603    -0.561    disp/clk100
    SLICE_X88Y85         FDRE                                         r  disp/c_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y85         FDRE (Prop_fdre_C_Q)         0.164    -0.397 r  disp/c_reg[14]/Q
                         net (fo=1, routed)           0.114    -0.283    disp/c_reg_n_0_[14]
    SLICE_X88Y85         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.173 r  disp/c_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.173    disp/c_reg[12]_i_1_n_5
    SLICE_X88Y85         FDRE                                         r  disp/c_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    clockdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clockdv/buf100/O
                         net (fo=74, routed)          0.874    -0.799    disp/clk100
    SLICE_X88Y85         FDRE                                         r  disp/c_reg[14]/C
                         clock pessimism              0.238    -0.561    
    SLICE_X88Y85         FDRE (Hold_fdre_C_D)         0.134    -0.427    disp/c_reg[14]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 disp/c_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/c_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    clockdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clockdv/buf100/O
                         net (fo=74, routed)          0.602    -0.562    disp/clk100
    SLICE_X88Y83         FDRE                                         r  disp/c_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y83         FDRE (Prop_fdre_C_Q)         0.164    -0.398 r  disp/c_reg[6]/Q
                         net (fo=1, routed)           0.114    -0.284    disp/c_reg_n_0_[6]
    SLICE_X88Y83         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.174 r  disp/c_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.174    disp/c_reg[4]_i_1_n_5
    SLICE_X88Y83         FDRE                                         r  disp/c_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    clockdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clockdv/buf100/O
                         net (fo=74, routed)          0.872    -0.801    disp/clk100
    SLICE_X88Y83         FDRE                                         r  disp/c_reg[6]/C
                         clock pessimism              0.239    -0.562    
    SLICE_X88Y83         FDRE (Hold_fdre_C_D)         0.134    -0.428    disp/c_reg[6]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 clockdv/start_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockdv/start_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.186ns (53.532%)  route 0.161ns (46.468%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    clockdv/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockdv/clkout0_BUFG_inst/O
                         net (fo=3, routed)           0.559    -0.605    clockdv/clkout0_BUFG
    SLICE_X52Y100        FDRE                                         r  clockdv/start_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  clockdv/start_cnt_reg[1]/Q
                         net (fo=2, routed)           0.161    -0.303    clockdv/start_cnt_reg_n_0_[1]
    SLICE_X52Y100        LUT4 (Prop_lut4_I3_O)        0.045    -0.258 r  clockdv/start_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.258    clockdv/start_cnt[1]_i_1_n_0
    SLICE_X52Y100        FDRE                                         r  clockdv/start_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    clockdv/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockdv/clkout0_BUFG_inst/O
                         net (fo=3, routed)           0.828    -0.844    clockdv/clkout0_BUFG
    SLICE_X52Y100        FDRE                                         r  clockdv/start_cnt_reg[1]/C
                         clock pessimism              0.239    -0.605    
    SLICE_X52Y100        FDRE (Hold_fdre_C_D)         0.092    -0.513    clockdv/start_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.513    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.255    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clockdv/mmcm/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   clockdv/buf100/I0
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18   clockdv/clkout0_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clockdv/mmcm/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X85Y83     display/vga/xy/x_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X85Y83     display/vga/xy/x_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X86Y83     display/vga/xy/x_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X84Y83     display/vga/xy/x_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X84Y83     display/vga/xy/x_reg[7]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X84Y83     display/vga/xy/x_reg[8]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X86Y82     display/vga/xy/x_reg[9]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clockdv/mmcm/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X86Y83     display/vga/xy/x_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X82Y81     display/vga/xy/y_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X82Y81     display/vga/xy/y_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X82Y82     display/vga/xy/y_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X82Y81     display/vga/xy/y_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X82Y81     display/vga/xy/y_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X82Y81     display/vga/xy/y_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X82Y82     display/vga/xy/y_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X88Y84     disp/c_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X88Y84     disp/c_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X85Y83     display/vga/xy/x_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X85Y83     display/vga/xy/x_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X85Y83     display/vga/xy/x_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X85Y83     display/vga/xy/x_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X84Y83     display/vga/xy/x_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X84Y83     display/vga/xy/x_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X84Y83     display/vga/xy/x_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X84Y83     display/vga/xy/x_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X84Y83     display/vga/xy/x_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X84Y83     display/vga/xy/x_reg[8]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkout3
  To Clock:  clkout3

Setup :            0  Failing Endpoints,  Worst Slack       52.054ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.110ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       38.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             52.054ns  (required time - arrival time)
  Source:                 mips/dp/pcm/Q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/pcm/Q_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clkout3 rise@80.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        27.908ns  (logic 4.825ns (17.289%)  route 23.083ns (82.711%))
  Logic Levels:           26  (CARRY4=4 LUT2=3 LUT4=3 LUT5=3 LUT6=13)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 78.487 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.924ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clockdv/buf12/O
                         net (fo=618, routed)         1.616    -0.924    mips/dp/pcm/clk12
    SLICE_X69Y77         FDCE                                         r  mips/dp/pcm/Q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y77         FDCE (Prop_fdce_C_Q)         0.456    -0.468 r  mips/dp/pcm/Q_reg[3]/Q
                         net (fo=184, routed)         2.855     2.387    mips/dp/pcm/Q_reg[31]_1[2]
    SLICE_X72Y68         LUT6 (Prop_lut6_I4_O)        0.124     2.511 r  mips/dp/pcm/rf_reg_r2_0_31_0_5_i_59/O
                         net (fo=1, routed)           0.674     3.185    mips/dp/pcm/rf_reg_r2_0_31_0_5_i_59_n_0
    SLICE_X72Y68         LUT2 (Prop_lut2_I0_O)        0.124     3.309 r  mips/dp/pcm/rf_reg_r2_0_31_0_5_i_24/O
                         net (fo=1, routed)           1.011     4.320    mips/dp/pcm/rf_reg_r2_0_31_0_5_i_24_n_0
    SLICE_X71Y72         LUT6 (Prop_lut6_I5_O)        0.124     4.444 r  mips/dp/pcm/rf_reg_r2_0_31_0_5_i_6/O
                         net (fo=1, routed)           0.433     4.878    mips/dp/pcm/rf_reg_r2_0_31_0_5_i_6_n_0
    SLICE_X71Y72         LUT4 (Prop_lut4_I0_O)        0.124     5.002 r  mips/dp/pcm/rf_reg_r2_0_31_0_5_i_1/O
                         net (fo=71, routed)          2.532     7.533    mips/dp/pcm/Q_reg[27]_0[4]
    SLICE_X72Y79         LUT5 (Prop_lut5_I0_O)        0.124     7.657 f  mips/dp/pcm/mem_reg_0_127_0_0_i_63/O
                         net (fo=54, routed)          1.400     9.058    mips/dp/pcm/mem_reg_0_127_0_0_i_63_n_0
    SLICE_X71Y80         LUT4 (Prop_lut4_I3_O)        0.124     9.182 f  mips/dp/pcm/rf_reg_r1_0_31_30_31_i_7/O
                         net (fo=27, routed)          2.643    11.824    mips/dp/pcm/rf_reg_r1_0_31_30_31_i_7_n_0
    SLICE_X86Y75         LUT2 (Prop_lut2_I1_O)        0.152    11.976 r  mips/dp/pcm/mem_reg_0_127_0_0_i_105/O
                         net (fo=18, routed)          1.533    13.509    mips/dp/pcm/mem_reg_0_127_0_0_i_105_n_0
    SLICE_X85Y73         LUT2 (Prop_lut2_I1_O)        0.360    13.869 f  mips/dp/pcm/mem_reg_0_127_0_0_i_99/O
                         net (fo=6, routed)           0.544    14.413    mips/dp/pcm/mem_reg_0_127_0_0_i_99_n_0
    SLICE_X84Y71         LUT6 (Prop_lut6_I2_O)        0.326    14.739 f  mips/dp/pcm/mem_reg_0_127_0_0_i_87/O
                         net (fo=2, routed)           0.299    15.038    mips/dp/pcm/mem_reg_0_127_0_0_i_87_n_0
    SLICE_X84Y71         LUT6 (Prop_lut6_I0_O)        0.124    15.162 f  mips/dp/pcm/mem_reg_0_127_0_0_i_91/O
                         net (fo=1, routed)           0.413    15.574    mips/dp/pcm/mem_reg_0_127_0_0_i_91_n_0
    SLICE_X82Y71         LUT6 (Prop_lut6_I5_O)        0.124    15.698 r  mips/dp/pcm/mem_reg_0_127_0_0_i_70/O
                         net (fo=1, routed)           0.637    16.336    mips/dp/pcm/mem_reg_0_127_0_0_i_70_n_0
    SLICE_X78Y75         LUT6 (Prop_lut6_I0_O)        0.124    16.460 r  mips/dp/pcm/mem_reg_0_127_0_0_i_25/O
                         net (fo=1, routed)           0.428    16.888    mips/dp/pcm/mem_reg_0_127_0_0_i_25_n_0
    SLICE_X78Y76         LUT6 (Prop_lut6_I0_O)        0.124    17.012 r  mips/dp/pcm/mem_reg_0_127_0_0_i_6/O
                         net (fo=274, routed)         2.112    19.124    mips/dp/pcm/Q_reg[1]_0[1]
    SLICE_X75Y81         LUT6 (Prop_lut6_I1_O)        0.124    19.248 r  mips/dp/pcm/BT_carry_i_11/O
                         net (fo=1, routed)           0.151    19.400    mips/dp/pcm/BT_carry_i_11_n_0
    SLICE_X75Y81         LUT6 (Prop_lut6_I3_O)        0.124    19.524 r  mips/dp/pcm/BT_carry_i_10/O
                         net (fo=1, routed)           0.309    19.832    mips/dp/pcm/BT_carry_i_10_n_0
    SLICE_X72Y81         LUT6 (Prop_lut6_I3_O)        0.124    19.956 r  mips/dp/pcm/BT_carry_i_9/O
                         net (fo=1, routed)           0.884    20.841    mips/dp/pcm/BT_carry_i_9_n_0
    SLICE_X65Y81         LUT6 (Prop_lut6_I3_O)        0.124    20.965 r  mips/dp/pcm/BT_carry_i_8/O
                         net (fo=1, routed)           0.930    21.895    mips/dp/pcm/BT_carry_i_8_n_0
    SLICE_X65Y84         LUT5 (Prop_lut5_I2_O)        0.124    22.019 r  mips/dp/pcm/BT_carry_i_7/O
                         net (fo=1, routed)           0.808    22.827    mips/dp/pcm/BT_carry_i_7_n_0
    SLICE_X65Y84         LUT6 (Prop_lut6_I3_O)        0.124    22.951 r  mips/dp/pcm/BT_carry_i_5/O
                         net (fo=1, routed)           0.837    23.788    mips/dp/pcm/BT_carry_i_5_n_0
    SLICE_X67Y78         LUT5 (Prop_lut5_I0_O)        0.124    23.912 r  mips/dp/pcm/BT_carry_i_4/O
                         net (fo=43, routed)          1.059    24.971    mips/dp/pcm/BT_carry_i_4_n_0
    SLICE_X69Y82         LUT4 (Prop_lut4_I2_O)        0.124    25.095 r  mips/dp/pcm/BT_carry__3_i_6/O
                         net (fo=1, routed)           0.000    25.095    mips/dp/pcm_n_94
    SLICE_X69Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.645 r  mips/dp/BT_carry__3/CO[3]
                         net (fo=1, routed)           0.000    25.645    mips/dp/BT_carry__3_n_0
    SLICE_X69Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.759 r  mips/dp/BT_carry__4/CO[3]
                         net (fo=1, routed)           0.000    25.759    mips/dp/BT_carry__4_n_0
    SLICE_X69Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.873 r  mips/dp/BT_carry__5/CO[3]
                         net (fo=1, routed)           0.000    25.873    mips/dp/BT_carry__5_n_0
    SLICE_X69Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    26.095 r  mips/dp/BT_carry__6/O[0]
                         net (fo=1, routed)           0.590    26.685    mips/dp/pcm/newPC1[28]
    SLICE_X70Y85         LUT6 (Prop_lut6_I5_O)        0.299    26.984 r  mips/dp/pcm/Q[29]_i_1/O
                         net (fo=1, routed)           0.000    26.984    mips/dp/pcm/newPC[29]
    SLICE_X70Y85         FDCE                                         r  mips/dp/pcm/Q_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clock (IN)
                         net (fo=0)                   0.000    80.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324    75.249 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.639    76.888    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.979 r  clockdv/buf12/O
                         net (fo=618, routed)         1.507    78.487    mips/dp/pcm/clk12
    SLICE_X70Y85         FDCE                                         r  mips/dp/pcm/Q_reg[29]/C
                         clock pessimism              0.576    79.063    
                         clock uncertainty           -0.102    78.961    
    SLICE_X70Y85         FDCE (Setup_fdce_C_D)        0.077    79.038    mips/dp/pcm/Q_reg[29]
  -------------------------------------------------------------------
                         required time                         79.038    
                         arrival time                         -26.984    
  -------------------------------------------------------------------
                         slack                                 52.054    

Slack (MET) :             52.086ns  (required time - arrival time)
  Source:                 mips/dp/pcm/Q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/pcm/Q_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clkout3 rise@80.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        27.810ns  (logic 4.731ns (17.012%)  route 23.079ns (82.988%))
  Logic Levels:           25  (CARRY4=3 LUT2=3 LUT4=3 LUT5=3 LUT6=13)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 78.486 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.924ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clockdv/buf12/O
                         net (fo=618, routed)         1.616    -0.924    mips/dp/pcm/clk12
    SLICE_X69Y77         FDCE                                         r  mips/dp/pcm/Q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y77         FDCE (Prop_fdce_C_Q)         0.456    -0.468 r  mips/dp/pcm/Q_reg[3]/Q
                         net (fo=184, routed)         2.855     2.387    mips/dp/pcm/Q_reg[31]_1[2]
    SLICE_X72Y68         LUT6 (Prop_lut6_I4_O)        0.124     2.511 r  mips/dp/pcm/rf_reg_r2_0_31_0_5_i_59/O
                         net (fo=1, routed)           0.674     3.185    mips/dp/pcm/rf_reg_r2_0_31_0_5_i_59_n_0
    SLICE_X72Y68         LUT2 (Prop_lut2_I0_O)        0.124     3.309 r  mips/dp/pcm/rf_reg_r2_0_31_0_5_i_24/O
                         net (fo=1, routed)           1.011     4.320    mips/dp/pcm/rf_reg_r2_0_31_0_5_i_24_n_0
    SLICE_X71Y72         LUT6 (Prop_lut6_I5_O)        0.124     4.444 r  mips/dp/pcm/rf_reg_r2_0_31_0_5_i_6/O
                         net (fo=1, routed)           0.433     4.878    mips/dp/pcm/rf_reg_r2_0_31_0_5_i_6_n_0
    SLICE_X71Y72         LUT4 (Prop_lut4_I0_O)        0.124     5.002 r  mips/dp/pcm/rf_reg_r2_0_31_0_5_i_1/O
                         net (fo=71, routed)          2.532     7.533    mips/dp/pcm/Q_reg[27]_0[4]
    SLICE_X72Y79         LUT5 (Prop_lut5_I0_O)        0.124     7.657 f  mips/dp/pcm/mem_reg_0_127_0_0_i_63/O
                         net (fo=54, routed)          1.400     9.058    mips/dp/pcm/mem_reg_0_127_0_0_i_63_n_0
    SLICE_X71Y80         LUT4 (Prop_lut4_I3_O)        0.124     9.182 f  mips/dp/pcm/rf_reg_r1_0_31_30_31_i_7/O
                         net (fo=27, routed)          2.643    11.824    mips/dp/pcm/rf_reg_r1_0_31_30_31_i_7_n_0
    SLICE_X86Y75         LUT2 (Prop_lut2_I1_O)        0.152    11.976 r  mips/dp/pcm/mem_reg_0_127_0_0_i_105/O
                         net (fo=18, routed)          1.533    13.509    mips/dp/pcm/mem_reg_0_127_0_0_i_105_n_0
    SLICE_X85Y73         LUT2 (Prop_lut2_I1_O)        0.360    13.869 f  mips/dp/pcm/mem_reg_0_127_0_0_i_99/O
                         net (fo=6, routed)           0.544    14.413    mips/dp/pcm/mem_reg_0_127_0_0_i_99_n_0
    SLICE_X84Y71         LUT6 (Prop_lut6_I2_O)        0.326    14.739 f  mips/dp/pcm/mem_reg_0_127_0_0_i_87/O
                         net (fo=2, routed)           0.299    15.038    mips/dp/pcm/mem_reg_0_127_0_0_i_87_n_0
    SLICE_X84Y71         LUT6 (Prop_lut6_I0_O)        0.124    15.162 f  mips/dp/pcm/mem_reg_0_127_0_0_i_91/O
                         net (fo=1, routed)           0.413    15.574    mips/dp/pcm/mem_reg_0_127_0_0_i_91_n_0
    SLICE_X82Y71         LUT6 (Prop_lut6_I5_O)        0.124    15.698 r  mips/dp/pcm/mem_reg_0_127_0_0_i_70/O
                         net (fo=1, routed)           0.637    16.336    mips/dp/pcm/mem_reg_0_127_0_0_i_70_n_0
    SLICE_X78Y75         LUT6 (Prop_lut6_I0_O)        0.124    16.460 r  mips/dp/pcm/mem_reg_0_127_0_0_i_25/O
                         net (fo=1, routed)           0.428    16.888    mips/dp/pcm/mem_reg_0_127_0_0_i_25_n_0
    SLICE_X78Y76         LUT6 (Prop_lut6_I0_O)        0.124    17.012 r  mips/dp/pcm/mem_reg_0_127_0_0_i_6/O
                         net (fo=274, routed)         2.112    19.124    mips/dp/pcm/Q_reg[1]_0[1]
    SLICE_X75Y81         LUT6 (Prop_lut6_I1_O)        0.124    19.248 r  mips/dp/pcm/BT_carry_i_11/O
                         net (fo=1, routed)           0.151    19.400    mips/dp/pcm/BT_carry_i_11_n_0
    SLICE_X75Y81         LUT6 (Prop_lut6_I3_O)        0.124    19.524 r  mips/dp/pcm/BT_carry_i_10/O
                         net (fo=1, routed)           0.309    19.832    mips/dp/pcm/BT_carry_i_10_n_0
    SLICE_X72Y81         LUT6 (Prop_lut6_I3_O)        0.124    19.956 r  mips/dp/pcm/BT_carry_i_9/O
                         net (fo=1, routed)           0.884    20.841    mips/dp/pcm/BT_carry_i_9_n_0
    SLICE_X65Y81         LUT6 (Prop_lut6_I3_O)        0.124    20.965 r  mips/dp/pcm/BT_carry_i_8/O
                         net (fo=1, routed)           0.930    21.895    mips/dp/pcm/BT_carry_i_8_n_0
    SLICE_X65Y84         LUT5 (Prop_lut5_I2_O)        0.124    22.019 r  mips/dp/pcm/BT_carry_i_7/O
                         net (fo=1, routed)           0.808    22.827    mips/dp/pcm/BT_carry_i_7_n_0
    SLICE_X65Y84         LUT6 (Prop_lut6_I3_O)        0.124    22.951 r  mips/dp/pcm/BT_carry_i_5/O
                         net (fo=1, routed)           0.837    23.788    mips/dp/pcm/BT_carry_i_5_n_0
    SLICE_X67Y78         LUT5 (Prop_lut5_I0_O)        0.124    23.912 r  mips/dp/pcm/BT_carry_i_4/O
                         net (fo=43, routed)          1.059    24.971    mips/dp/pcm/BT_carry_i_4_n_0
    SLICE_X69Y82         LUT4 (Prop_lut4_I2_O)        0.124    25.095 r  mips/dp/pcm/BT_carry__3_i_6/O
                         net (fo=1, routed)           0.000    25.095    mips/dp/pcm_n_94
    SLICE_X69Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.645 r  mips/dp/BT_carry__3/CO[3]
                         net (fo=1, routed)           0.000    25.645    mips/dp/BT_carry__3_n_0
    SLICE_X69Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.759 r  mips/dp/BT_carry__4/CO[3]
                         net (fo=1, routed)           0.000    25.759    mips/dp/BT_carry__4_n_0
    SLICE_X69Y84         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    25.998 r  mips/dp/BT_carry__5/O[2]
                         net (fo=1, routed)           0.586    26.584    mips/dp/pcm/newPC1[26]
    SLICE_X67Y84         LUT6 (Prop_lut6_I5_O)        0.302    26.886 r  mips/dp/pcm/Q[27]_i_1/O
                         net (fo=1, routed)           0.000    26.886    mips/dp/pcm/newPC[27]
    SLICE_X67Y84         FDCE                                         r  mips/dp/pcm/Q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clock (IN)
                         net (fo=0)                   0.000    80.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324    75.249 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.639    76.888    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.979 r  clockdv/buf12/O
                         net (fo=618, routed)         1.506    78.486    mips/dp/pcm/clk12
    SLICE_X67Y84         FDCE                                         r  mips/dp/pcm/Q_reg[27]/C
                         clock pessimism              0.559    79.045    
                         clock uncertainty           -0.102    78.943    
    SLICE_X67Y84         FDCE (Setup_fdce_C_D)        0.029    78.972    mips/dp/pcm/Q_reg[27]
  -------------------------------------------------------------------
                         required time                         78.972    
                         arrival time                         -26.886    
  -------------------------------------------------------------------
                         slack                                 52.086    

Slack (MET) :             52.160ns  (required time - arrival time)
  Source:                 mips/dp/pcm/Q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            memIO/led/LED_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clkout3 rise@80.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        27.833ns  (logic 3.956ns (14.213%)  route 23.877ns (85.787%))
  Logic Levels:           20  (LUT2=5 LUT4=2 LUT5=2 LUT6=8 MUXF7=2 RAMD64E=1)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 78.581 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.924ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clockdv/buf12/O
                         net (fo=618, routed)         1.616    -0.924    mips/dp/pcm/clk12
    SLICE_X69Y77         FDCE                                         r  mips/dp/pcm/Q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y77         FDCE (Prop_fdce_C_Q)         0.456    -0.468 r  mips/dp/pcm/Q_reg[3]/Q
                         net (fo=184, routed)         2.855     2.387    mips/dp/pcm/Q_reg[31]_1[2]
    SLICE_X72Y68         LUT6 (Prop_lut6_I4_O)        0.124     2.511 r  mips/dp/pcm/rf_reg_r2_0_31_0_5_i_59/O
                         net (fo=1, routed)           0.674     3.185    mips/dp/pcm/rf_reg_r2_0_31_0_5_i_59_n_0
    SLICE_X72Y68         LUT2 (Prop_lut2_I0_O)        0.124     3.309 r  mips/dp/pcm/rf_reg_r2_0_31_0_5_i_24/O
                         net (fo=1, routed)           1.011     4.320    mips/dp/pcm/rf_reg_r2_0_31_0_5_i_24_n_0
    SLICE_X71Y72         LUT6 (Prop_lut6_I5_O)        0.124     4.444 r  mips/dp/pcm/rf_reg_r2_0_31_0_5_i_6/O
                         net (fo=1, routed)           0.433     4.878    mips/dp/pcm/rf_reg_r2_0_31_0_5_i_6_n_0
    SLICE_X71Y72         LUT4 (Prop_lut4_I0_O)        0.124     5.002 r  mips/dp/pcm/rf_reg_r2_0_31_0_5_i_1/O
                         net (fo=71, routed)          2.532     7.533    mips/dp/pcm/Q_reg[27]_0[4]
    SLICE_X72Y79         LUT5 (Prop_lut5_I0_O)        0.124     7.657 f  mips/dp/pcm/mem_reg_0_127_0_0_i_63/O
                         net (fo=54, routed)          1.400     9.058    mips/dp/pcm/mem_reg_0_127_0_0_i_63_n_0
    SLICE_X71Y80         LUT4 (Prop_lut4_I3_O)        0.124     9.182 f  mips/dp/pcm/rf_reg_r1_0_31_30_31_i_7/O
                         net (fo=27, routed)          2.643    11.824    mips/dp/pcm/rf_reg_r1_0_31_30_31_i_7_n_0
    SLICE_X86Y75         LUT2 (Prop_lut2_I1_O)        0.152    11.976 r  mips/dp/pcm/mem_reg_0_127_0_0_i_105/O
                         net (fo=18, routed)          1.533    13.509    mips/dp/pcm/mem_reg_0_127_0_0_i_105_n_0
    SLICE_X85Y73         LUT2 (Prop_lut2_I1_O)        0.360    13.869 f  mips/dp/pcm/mem_reg_0_127_0_0_i_99/O
                         net (fo=6, routed)           0.844    14.713    mips/dp/pcm/mem_reg_0_127_0_0_i_99_n_0
    SLICE_X84Y71         LUT6 (Prop_lut6_I1_O)        0.326    15.039 f  mips/dp/pcm/mem_reg_0_127_0_0_i_93/O
                         net (fo=1, routed)           0.564    15.603    mips/dp/pcm/mem_reg_0_127_0_0_i_93_n_0
    SLICE_X83Y71         LUT6 (Prop_lut6_I5_O)        0.124    15.727 r  mips/dp/pcm/mem_reg_0_127_0_0_i_71/O
                         net (fo=1, routed)           0.765    16.492    mips/dp/pcm/mem_reg_0_127_0_0_i_71_n_0
    SLICE_X78Y75         LUT6 (Prop_lut6_I0_O)        0.124    16.616 r  mips/dp/pcm/mem_reg_0_127_0_0_i_30/O
                         net (fo=1, routed)           0.303    16.919    mips/dp/pcm/mem_reg_0_127_0_0_i_30_n_0
    SLICE_X78Y76         LUT6 (Prop_lut6_I0_O)        0.124    17.043 r  mips/dp/pcm/mem_reg_0_127_0_0_i_7/O
                         net (fo=274, routed)         3.125    20.168    memIO/smem/mem_reg_1024_1151_2_2/A2
    SLICE_X78Y91         RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.124    20.292 f  memIO/smem/mem_reg_1024_1151_2_2/SP.LOW/O
                         net (fo=1, routed)           0.000    20.292    memIO/smem/mem_reg_1024_1151_2_2/SPO0
    SLICE_X78Y91         MUXF7 (Prop_muxf7_I0_O)      0.241    20.533 f  memIO/smem/mem_reg_1024_1151_2_2/F7.SP/O
                         net (fo=1, routed)           1.114    21.647    memIO/smem/mem_reg_1024_1151_2_2_n_1
    SLICE_X77Y88         LUT6 (Prop_lut6_I0_O)        0.298    21.945 f  memIO/smem/rf_reg_r1_0_31_0_5_i_197/O
                         net (fo=1, routed)           1.011    22.956    memIO/smem/rf_reg_r1_0_31_0_5_i_197_n_0
    SLICE_X75Y84         LUT5 (Prop_lut5_I2_O)        0.124    23.080 f  memIO/smem/rf_reg_r1_0_31_0_5_i_87/O
                         net (fo=1, routed)           0.000    23.080    memIO/smem/rf_reg_r1_0_31_0_5_i_87_n_0
    SLICE_X75Y84         MUXF7 (Prop_muxf7_I0_O)      0.212    23.292 f  memIO/smem/rf_reg_r1_0_31_0_5_i_29/O
                         net (fo=7, routed)           1.954    25.246    mips/dp/pcm/ACCEL_X_CLIP_reg[2]_1[0]
    SLICE_X88Y80         LUT2 (Prop_lut2_I1_O)        0.299    25.545 r  mips/dp/pcm/LED[13]_i_4/O
                         net (fo=2, routed)           0.301    25.846    mips/dp/pcm/LED[13]_i_4_n_0
    SLICE_X87Y80         LUT6 (Prop_lut6_I5_O)        0.124    25.970 r  mips/dp/pcm/LED[13]_i_2/O
                         net (fo=2, routed)           0.815    26.786    mips/dp/pcm/LED[13]_i_2_n_0
    SLICE_X89Y79         LUT2 (Prop_lut2_I0_O)        0.124    26.910 r  mips/dp/pcm/LED[12]_i_1/O
                         net (fo=1, routed)           0.000    26.910    memIO/led/D[12]
    SLICE_X89Y79         FDRE                                         r  memIO/led/LED_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clock (IN)
                         net (fo=0)                   0.000    80.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324    75.249 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.639    76.888    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.979 r  clockdv/buf12/O
                         net (fo=618, routed)         1.601    78.581    memIO/led/clk12
    SLICE_X89Y79         FDRE                                         r  memIO/led/LED_reg[12]/C
                         clock pessimism              0.559    79.140    
                         clock uncertainty           -0.102    79.038    
    SLICE_X89Y79         FDRE (Setup_fdre_C_D)        0.031    79.069    memIO/led/LED_reg[12]
  -------------------------------------------------------------------
                         required time                         79.069    
                         arrival time                         -26.910    
  -------------------------------------------------------------------
                         slack                                 52.160    

Slack (MET) :             52.166ns  (required time - arrival time)
  Source:                 mips/dp/pcm/Q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/pcm/Q_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clkout3 rise@80.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        27.809ns  (logic 4.827ns (17.357%)  route 22.982ns (82.643%))
  Logic Levels:           25  (CARRY4=3 LUT2=3 LUT4=3 LUT5=3 LUT6=13)
  Clock Path Skew:        0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 78.563 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.924ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clockdv/buf12/O
                         net (fo=618, routed)         1.616    -0.924    mips/dp/pcm/clk12
    SLICE_X69Y77         FDCE                                         r  mips/dp/pcm/Q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y77         FDCE (Prop_fdce_C_Q)         0.456    -0.468 r  mips/dp/pcm/Q_reg[3]/Q
                         net (fo=184, routed)         2.855     2.387    mips/dp/pcm/Q_reg[31]_1[2]
    SLICE_X72Y68         LUT6 (Prop_lut6_I4_O)        0.124     2.511 r  mips/dp/pcm/rf_reg_r2_0_31_0_5_i_59/O
                         net (fo=1, routed)           0.674     3.185    mips/dp/pcm/rf_reg_r2_0_31_0_5_i_59_n_0
    SLICE_X72Y68         LUT2 (Prop_lut2_I0_O)        0.124     3.309 r  mips/dp/pcm/rf_reg_r2_0_31_0_5_i_24/O
                         net (fo=1, routed)           1.011     4.320    mips/dp/pcm/rf_reg_r2_0_31_0_5_i_24_n_0
    SLICE_X71Y72         LUT6 (Prop_lut6_I5_O)        0.124     4.444 r  mips/dp/pcm/rf_reg_r2_0_31_0_5_i_6/O
                         net (fo=1, routed)           0.433     4.878    mips/dp/pcm/rf_reg_r2_0_31_0_5_i_6_n_0
    SLICE_X71Y72         LUT4 (Prop_lut4_I0_O)        0.124     5.002 r  mips/dp/pcm/rf_reg_r2_0_31_0_5_i_1/O
                         net (fo=71, routed)          2.532     7.533    mips/dp/pcm/Q_reg[27]_0[4]
    SLICE_X72Y79         LUT5 (Prop_lut5_I0_O)        0.124     7.657 f  mips/dp/pcm/mem_reg_0_127_0_0_i_63/O
                         net (fo=54, routed)          1.400     9.058    mips/dp/pcm/mem_reg_0_127_0_0_i_63_n_0
    SLICE_X71Y80         LUT4 (Prop_lut4_I3_O)        0.124     9.182 f  mips/dp/pcm/rf_reg_r1_0_31_30_31_i_7/O
                         net (fo=27, routed)          2.643    11.824    mips/dp/pcm/rf_reg_r1_0_31_30_31_i_7_n_0
    SLICE_X86Y75         LUT2 (Prop_lut2_I1_O)        0.152    11.976 r  mips/dp/pcm/mem_reg_0_127_0_0_i_105/O
                         net (fo=18, routed)          1.533    13.509    mips/dp/pcm/mem_reg_0_127_0_0_i_105_n_0
    SLICE_X85Y73         LUT2 (Prop_lut2_I1_O)        0.360    13.869 f  mips/dp/pcm/mem_reg_0_127_0_0_i_99/O
                         net (fo=6, routed)           0.544    14.413    mips/dp/pcm/mem_reg_0_127_0_0_i_99_n_0
    SLICE_X84Y71         LUT6 (Prop_lut6_I2_O)        0.326    14.739 f  mips/dp/pcm/mem_reg_0_127_0_0_i_87/O
                         net (fo=2, routed)           0.299    15.038    mips/dp/pcm/mem_reg_0_127_0_0_i_87_n_0
    SLICE_X84Y71         LUT6 (Prop_lut6_I0_O)        0.124    15.162 f  mips/dp/pcm/mem_reg_0_127_0_0_i_91/O
                         net (fo=1, routed)           0.413    15.574    mips/dp/pcm/mem_reg_0_127_0_0_i_91_n_0
    SLICE_X82Y71         LUT6 (Prop_lut6_I5_O)        0.124    15.698 r  mips/dp/pcm/mem_reg_0_127_0_0_i_70/O
                         net (fo=1, routed)           0.637    16.336    mips/dp/pcm/mem_reg_0_127_0_0_i_70_n_0
    SLICE_X78Y75         LUT6 (Prop_lut6_I0_O)        0.124    16.460 r  mips/dp/pcm/mem_reg_0_127_0_0_i_25/O
                         net (fo=1, routed)           0.428    16.888    mips/dp/pcm/mem_reg_0_127_0_0_i_25_n_0
    SLICE_X78Y76         LUT6 (Prop_lut6_I0_O)        0.124    17.012 r  mips/dp/pcm/mem_reg_0_127_0_0_i_6/O
                         net (fo=274, routed)         2.112    19.124    mips/dp/pcm/Q_reg[1]_0[1]
    SLICE_X75Y81         LUT6 (Prop_lut6_I1_O)        0.124    19.248 r  mips/dp/pcm/BT_carry_i_11/O
                         net (fo=1, routed)           0.151    19.400    mips/dp/pcm/BT_carry_i_11_n_0
    SLICE_X75Y81         LUT6 (Prop_lut6_I3_O)        0.124    19.524 r  mips/dp/pcm/BT_carry_i_10/O
                         net (fo=1, routed)           0.309    19.832    mips/dp/pcm/BT_carry_i_10_n_0
    SLICE_X72Y81         LUT6 (Prop_lut6_I3_O)        0.124    19.956 r  mips/dp/pcm/BT_carry_i_9/O
                         net (fo=1, routed)           0.884    20.841    mips/dp/pcm/BT_carry_i_9_n_0
    SLICE_X65Y81         LUT6 (Prop_lut6_I3_O)        0.124    20.965 r  mips/dp/pcm/BT_carry_i_8/O
                         net (fo=1, routed)           0.930    21.895    mips/dp/pcm/BT_carry_i_8_n_0
    SLICE_X65Y84         LUT5 (Prop_lut5_I2_O)        0.124    22.019 r  mips/dp/pcm/BT_carry_i_7/O
                         net (fo=1, routed)           0.808    22.827    mips/dp/pcm/BT_carry_i_7_n_0
    SLICE_X65Y84         LUT6 (Prop_lut6_I3_O)        0.124    22.951 r  mips/dp/pcm/BT_carry_i_5/O
                         net (fo=1, routed)           0.837    23.788    mips/dp/pcm/BT_carry_i_5_n_0
    SLICE_X67Y78         LUT5 (Prop_lut5_I0_O)        0.124    23.912 r  mips/dp/pcm/BT_carry_i_4/O
                         net (fo=43, routed)          0.468    24.380    mips/dp/pcm/BT_carry_i_4_n_0
    SLICE_X69Y78         LUT4 (Prop_lut4_I0_O)        0.124    24.504 r  mips/dp/pcm/BT_carry_i_3/O
                         net (fo=1, routed)           0.000    24.504    mips/dp/pcm_n_79
    SLICE_X69Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.054 r  mips/dp/BT_carry/CO[3]
                         net (fo=1, routed)           0.000    25.054    mips/dp/BT_carry_n_0
    SLICE_X69Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.168 r  mips/dp/BT_carry__0/CO[3]
                         net (fo=1, routed)           0.000    25.168    mips/dp/BT_carry__0_n_0
    SLICE_X69Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.502 r  mips/dp/BT_carry__1/O[1]
                         net (fo=1, routed)           1.081    26.583    mips/dp/pcm/newPC1[9]
    SLICE_X72Y78         LUT6 (Prop_lut6_I5_O)        0.303    26.886 r  mips/dp/pcm/Q[10]_i_1/O
                         net (fo=1, routed)           0.000    26.886    mips/dp/pcm/newPC[10]
    SLICE_X72Y78         FDCE                                         r  mips/dp/pcm/Q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clock (IN)
                         net (fo=0)                   0.000    80.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324    75.249 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.639    76.888    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.979 r  clockdv/buf12/O
                         net (fo=618, routed)         1.583    78.563    mips/dp/pcm/clk12
    SLICE_X72Y78         FDCE                                         r  mips/dp/pcm/Q_reg[10]/C
                         clock pessimism              0.559    79.122    
                         clock uncertainty           -0.102    79.020    
    SLICE_X72Y78         FDCE (Setup_fdce_C_D)        0.032    79.052    mips/dp/pcm/Q_reg[10]
  -------------------------------------------------------------------
                         required time                         79.052    
                         arrival time                         -26.886    
  -------------------------------------------------------------------
                         slack                                 52.166    

Slack (MET) :             52.176ns  (required time - arrival time)
  Source:                 mips/dp/pcm/Q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            memIO/led/LED_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clkout3 rise@80.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        27.861ns  (logic 3.984ns (14.299%)  route 23.877ns (85.701%))
  Logic Levels:           20  (LUT2=4 LUT3=1 LUT4=2 LUT5=2 LUT6=8 MUXF7=2 RAMD64E=1)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 78.581 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.924ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clockdv/buf12/O
                         net (fo=618, routed)         1.616    -0.924    mips/dp/pcm/clk12
    SLICE_X69Y77         FDCE                                         r  mips/dp/pcm/Q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y77         FDCE (Prop_fdce_C_Q)         0.456    -0.468 r  mips/dp/pcm/Q_reg[3]/Q
                         net (fo=184, routed)         2.855     2.387    mips/dp/pcm/Q_reg[31]_1[2]
    SLICE_X72Y68         LUT6 (Prop_lut6_I4_O)        0.124     2.511 r  mips/dp/pcm/rf_reg_r2_0_31_0_5_i_59/O
                         net (fo=1, routed)           0.674     3.185    mips/dp/pcm/rf_reg_r2_0_31_0_5_i_59_n_0
    SLICE_X72Y68         LUT2 (Prop_lut2_I0_O)        0.124     3.309 r  mips/dp/pcm/rf_reg_r2_0_31_0_5_i_24/O
                         net (fo=1, routed)           1.011     4.320    mips/dp/pcm/rf_reg_r2_0_31_0_5_i_24_n_0
    SLICE_X71Y72         LUT6 (Prop_lut6_I5_O)        0.124     4.444 r  mips/dp/pcm/rf_reg_r2_0_31_0_5_i_6/O
                         net (fo=1, routed)           0.433     4.878    mips/dp/pcm/rf_reg_r2_0_31_0_5_i_6_n_0
    SLICE_X71Y72         LUT4 (Prop_lut4_I0_O)        0.124     5.002 r  mips/dp/pcm/rf_reg_r2_0_31_0_5_i_1/O
                         net (fo=71, routed)          2.532     7.533    mips/dp/pcm/Q_reg[27]_0[4]
    SLICE_X72Y79         LUT5 (Prop_lut5_I0_O)        0.124     7.657 f  mips/dp/pcm/mem_reg_0_127_0_0_i_63/O
                         net (fo=54, routed)          1.400     9.058    mips/dp/pcm/mem_reg_0_127_0_0_i_63_n_0
    SLICE_X71Y80         LUT4 (Prop_lut4_I3_O)        0.124     9.182 f  mips/dp/pcm/rf_reg_r1_0_31_30_31_i_7/O
                         net (fo=27, routed)          2.643    11.824    mips/dp/pcm/rf_reg_r1_0_31_30_31_i_7_n_0
    SLICE_X86Y75         LUT2 (Prop_lut2_I1_O)        0.152    11.976 r  mips/dp/pcm/mem_reg_0_127_0_0_i_105/O
                         net (fo=18, routed)          1.533    13.509    mips/dp/pcm/mem_reg_0_127_0_0_i_105_n_0
    SLICE_X85Y73         LUT2 (Prop_lut2_I1_O)        0.360    13.869 f  mips/dp/pcm/mem_reg_0_127_0_0_i_99/O
                         net (fo=6, routed)           0.844    14.713    mips/dp/pcm/mem_reg_0_127_0_0_i_99_n_0
    SLICE_X84Y71         LUT6 (Prop_lut6_I1_O)        0.326    15.039 f  mips/dp/pcm/mem_reg_0_127_0_0_i_93/O
                         net (fo=1, routed)           0.564    15.603    mips/dp/pcm/mem_reg_0_127_0_0_i_93_n_0
    SLICE_X83Y71         LUT6 (Prop_lut6_I5_O)        0.124    15.727 r  mips/dp/pcm/mem_reg_0_127_0_0_i_71/O
                         net (fo=1, routed)           0.765    16.492    mips/dp/pcm/mem_reg_0_127_0_0_i_71_n_0
    SLICE_X78Y75         LUT6 (Prop_lut6_I0_O)        0.124    16.616 r  mips/dp/pcm/mem_reg_0_127_0_0_i_30/O
                         net (fo=1, routed)           0.303    16.919    mips/dp/pcm/mem_reg_0_127_0_0_i_30_n_0
    SLICE_X78Y76         LUT6 (Prop_lut6_I0_O)        0.124    17.043 r  mips/dp/pcm/mem_reg_0_127_0_0_i_7/O
                         net (fo=274, routed)         3.125    20.168    memIO/smem/mem_reg_1024_1151_2_2/A2
    SLICE_X78Y91         RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.124    20.292 r  memIO/smem/mem_reg_1024_1151_2_2/SP.LOW/O
                         net (fo=1, routed)           0.000    20.292    memIO/smem/mem_reg_1024_1151_2_2/SPO0
    SLICE_X78Y91         MUXF7 (Prop_muxf7_I0_O)      0.241    20.533 r  memIO/smem/mem_reg_1024_1151_2_2/F7.SP/O
                         net (fo=1, routed)           1.114    21.647    memIO/smem/mem_reg_1024_1151_2_2_n_1
    SLICE_X77Y88         LUT6 (Prop_lut6_I0_O)        0.298    21.945 r  memIO/smem/rf_reg_r1_0_31_0_5_i_197/O
                         net (fo=1, routed)           1.011    22.956    memIO/smem/rf_reg_r1_0_31_0_5_i_197_n_0
    SLICE_X75Y84         LUT5 (Prop_lut5_I2_O)        0.124    23.080 r  memIO/smem/rf_reg_r1_0_31_0_5_i_87/O
                         net (fo=1, routed)           0.000    23.080    memIO/smem/rf_reg_r1_0_31_0_5_i_87_n_0
    SLICE_X75Y84         MUXF7 (Prop_muxf7_I0_O)      0.212    23.292 r  memIO/smem/rf_reg_r1_0_31_0_5_i_29/O
                         net (fo=7, routed)           1.954    25.246    mips/dp/pcm/ACCEL_X_CLIP_reg[2]_1[0]
    SLICE_X88Y80         LUT2 (Prop_lut2_I1_O)        0.299    25.545 f  mips/dp/pcm/LED[13]_i_4/O
                         net (fo=2, routed)           0.301    25.846    mips/dp/pcm/LED[13]_i_4_n_0
    SLICE_X87Y80         LUT6 (Prop_lut6_I5_O)        0.124    25.970 f  mips/dp/pcm/LED[13]_i_2/O
                         net (fo=2, routed)           0.815    26.786    mips/dp/pcm/LED[13]_i_2_n_0
    SLICE_X89Y79         LUT3 (Prop_lut3_I2_O)        0.152    26.938 r  mips/dp/pcm/LED[13]_i_1/O
                         net (fo=1, routed)           0.000    26.938    memIO/led/D[13]
    SLICE_X89Y79         FDRE                                         r  memIO/led/LED_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clock (IN)
                         net (fo=0)                   0.000    80.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324    75.249 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.639    76.888    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.979 r  clockdv/buf12/O
                         net (fo=618, routed)         1.601    78.581    memIO/led/clk12
    SLICE_X89Y79         FDRE                                         r  memIO/led/LED_reg[13]/C
                         clock pessimism              0.559    79.140    
                         clock uncertainty           -0.102    79.038    
    SLICE_X89Y79         FDRE (Setup_fdre_C_D)        0.075    79.113    memIO/led/LED_reg[13]
  -------------------------------------------------------------------
                         required time                         79.113    
                         arrival time                         -26.938    
  -------------------------------------------------------------------
                         slack                                 52.176    

Slack (MET) :             52.196ns  (required time - arrival time)
  Source:                 mips/dp/pcm/Q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/pcm/Q_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clkout3 rise@80.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        27.768ns  (logic 4.845ns (17.448%)  route 22.923ns (82.552%))
  Logic Levels:           26  (CARRY4=4 LUT2=3 LUT4=3 LUT5=3 LUT6=13)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 78.487 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.924ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clockdv/buf12/O
                         net (fo=618, routed)         1.616    -0.924    mips/dp/pcm/clk12
    SLICE_X69Y77         FDCE                                         r  mips/dp/pcm/Q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y77         FDCE (Prop_fdce_C_Q)         0.456    -0.468 r  mips/dp/pcm/Q_reg[3]/Q
                         net (fo=184, routed)         2.855     2.387    mips/dp/pcm/Q_reg[31]_1[2]
    SLICE_X72Y68         LUT6 (Prop_lut6_I4_O)        0.124     2.511 r  mips/dp/pcm/rf_reg_r2_0_31_0_5_i_59/O
                         net (fo=1, routed)           0.674     3.185    mips/dp/pcm/rf_reg_r2_0_31_0_5_i_59_n_0
    SLICE_X72Y68         LUT2 (Prop_lut2_I0_O)        0.124     3.309 r  mips/dp/pcm/rf_reg_r2_0_31_0_5_i_24/O
                         net (fo=1, routed)           1.011     4.320    mips/dp/pcm/rf_reg_r2_0_31_0_5_i_24_n_0
    SLICE_X71Y72         LUT6 (Prop_lut6_I5_O)        0.124     4.444 r  mips/dp/pcm/rf_reg_r2_0_31_0_5_i_6/O
                         net (fo=1, routed)           0.433     4.878    mips/dp/pcm/rf_reg_r2_0_31_0_5_i_6_n_0
    SLICE_X71Y72         LUT4 (Prop_lut4_I0_O)        0.124     5.002 r  mips/dp/pcm/rf_reg_r2_0_31_0_5_i_1/O
                         net (fo=71, routed)          2.532     7.533    mips/dp/pcm/Q_reg[27]_0[4]
    SLICE_X72Y79         LUT5 (Prop_lut5_I0_O)        0.124     7.657 f  mips/dp/pcm/mem_reg_0_127_0_0_i_63/O
                         net (fo=54, routed)          1.400     9.058    mips/dp/pcm/mem_reg_0_127_0_0_i_63_n_0
    SLICE_X71Y80         LUT4 (Prop_lut4_I3_O)        0.124     9.182 f  mips/dp/pcm/rf_reg_r1_0_31_30_31_i_7/O
                         net (fo=27, routed)          2.643    11.824    mips/dp/pcm/rf_reg_r1_0_31_30_31_i_7_n_0
    SLICE_X86Y75         LUT2 (Prop_lut2_I1_O)        0.152    11.976 r  mips/dp/pcm/mem_reg_0_127_0_0_i_105/O
                         net (fo=18, routed)          1.533    13.509    mips/dp/pcm/mem_reg_0_127_0_0_i_105_n_0
    SLICE_X85Y73         LUT2 (Prop_lut2_I1_O)        0.360    13.869 f  mips/dp/pcm/mem_reg_0_127_0_0_i_99/O
                         net (fo=6, routed)           0.544    14.413    mips/dp/pcm/mem_reg_0_127_0_0_i_99_n_0
    SLICE_X84Y71         LUT6 (Prop_lut6_I2_O)        0.326    14.739 f  mips/dp/pcm/mem_reg_0_127_0_0_i_87/O
                         net (fo=2, routed)           0.299    15.038    mips/dp/pcm/mem_reg_0_127_0_0_i_87_n_0
    SLICE_X84Y71         LUT6 (Prop_lut6_I0_O)        0.124    15.162 f  mips/dp/pcm/mem_reg_0_127_0_0_i_91/O
                         net (fo=1, routed)           0.413    15.574    mips/dp/pcm/mem_reg_0_127_0_0_i_91_n_0
    SLICE_X82Y71         LUT6 (Prop_lut6_I5_O)        0.124    15.698 r  mips/dp/pcm/mem_reg_0_127_0_0_i_70/O
                         net (fo=1, routed)           0.637    16.336    mips/dp/pcm/mem_reg_0_127_0_0_i_70_n_0
    SLICE_X78Y75         LUT6 (Prop_lut6_I0_O)        0.124    16.460 r  mips/dp/pcm/mem_reg_0_127_0_0_i_25/O
                         net (fo=1, routed)           0.428    16.888    mips/dp/pcm/mem_reg_0_127_0_0_i_25_n_0
    SLICE_X78Y76         LUT6 (Prop_lut6_I0_O)        0.124    17.012 r  mips/dp/pcm/mem_reg_0_127_0_0_i_6/O
                         net (fo=274, routed)         2.112    19.124    mips/dp/pcm/Q_reg[1]_0[1]
    SLICE_X75Y81         LUT6 (Prop_lut6_I1_O)        0.124    19.248 r  mips/dp/pcm/BT_carry_i_11/O
                         net (fo=1, routed)           0.151    19.400    mips/dp/pcm/BT_carry_i_11_n_0
    SLICE_X75Y81         LUT6 (Prop_lut6_I3_O)        0.124    19.524 r  mips/dp/pcm/BT_carry_i_10/O
                         net (fo=1, routed)           0.309    19.832    mips/dp/pcm/BT_carry_i_10_n_0
    SLICE_X72Y81         LUT6 (Prop_lut6_I3_O)        0.124    19.956 r  mips/dp/pcm/BT_carry_i_9/O
                         net (fo=1, routed)           0.884    20.841    mips/dp/pcm/BT_carry_i_9_n_0
    SLICE_X65Y81         LUT6 (Prop_lut6_I3_O)        0.124    20.965 r  mips/dp/pcm/BT_carry_i_8/O
                         net (fo=1, routed)           0.930    21.895    mips/dp/pcm/BT_carry_i_8_n_0
    SLICE_X65Y84         LUT5 (Prop_lut5_I2_O)        0.124    22.019 r  mips/dp/pcm/BT_carry_i_7/O
                         net (fo=1, routed)           0.808    22.827    mips/dp/pcm/BT_carry_i_7_n_0
    SLICE_X65Y84         LUT6 (Prop_lut6_I3_O)        0.124    22.951 r  mips/dp/pcm/BT_carry_i_5/O
                         net (fo=1, routed)           0.837    23.788    mips/dp/pcm/BT_carry_i_5_n_0
    SLICE_X67Y78         LUT5 (Prop_lut5_I0_O)        0.124    23.912 r  mips/dp/pcm/BT_carry_i_4/O
                         net (fo=43, routed)          1.059    24.971    mips/dp/pcm/BT_carry_i_4_n_0
    SLICE_X69Y82         LUT4 (Prop_lut4_I2_O)        0.124    25.095 r  mips/dp/pcm/BT_carry__3_i_6/O
                         net (fo=1, routed)           0.000    25.095    mips/dp/pcm_n_94
    SLICE_X69Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.645 r  mips/dp/BT_carry__3/CO[3]
                         net (fo=1, routed)           0.000    25.645    mips/dp/BT_carry__3_n_0
    SLICE_X69Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.759 r  mips/dp/BT_carry__4/CO[3]
                         net (fo=1, routed)           0.000    25.759    mips/dp/BT_carry__4_n_0
    SLICE_X69Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.873 r  mips/dp/BT_carry__5/CO[3]
                         net (fo=1, routed)           0.000    25.873    mips/dp/BT_carry__5_n_0
    SLICE_X69Y85         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    26.112 r  mips/dp/BT_carry__6/O[2]
                         net (fo=1, routed)           0.430    26.542    mips/dp/pcm/newPC1[30]
    SLICE_X70Y85         LUT6 (Prop_lut6_I5_O)        0.302    26.844 r  mips/dp/pcm/Q[31]_i_1/O
                         net (fo=1, routed)           0.000    26.844    mips/dp/pcm/newPC[31]
    SLICE_X70Y85         FDCE                                         r  mips/dp/pcm/Q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clock (IN)
                         net (fo=0)                   0.000    80.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324    75.249 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.639    76.888    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.979 r  clockdv/buf12/O
                         net (fo=618, routed)         1.507    78.487    mips/dp/pcm/clk12
    SLICE_X70Y85         FDCE                                         r  mips/dp/pcm/Q_reg[31]/C
                         clock pessimism              0.576    79.063    
                         clock uncertainty           -0.102    78.961    
    SLICE_X70Y85         FDCE (Setup_fdce_C_D)        0.079    79.040    mips/dp/pcm/Q_reg[31]
  -------------------------------------------------------------------
                         required time                         79.040    
                         arrival time                         -26.844    
  -------------------------------------------------------------------
                         slack                                 52.196    

Slack (MET) :             52.199ns  (required time - arrival time)
  Source:                 mips/dp/pcm/Q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/pcm/Q_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clkout3 rise@80.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        27.696ns  (logic 4.617ns (16.670%)  route 23.079ns (83.330%))
  Logic Levels:           24  (CARRY4=2 LUT2=3 LUT4=3 LUT5=3 LUT6=13)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 78.485 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.924ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clockdv/buf12/O
                         net (fo=618, routed)         1.616    -0.924    mips/dp/pcm/clk12
    SLICE_X69Y77         FDCE                                         r  mips/dp/pcm/Q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y77         FDCE (Prop_fdce_C_Q)         0.456    -0.468 r  mips/dp/pcm/Q_reg[3]/Q
                         net (fo=184, routed)         2.855     2.387    mips/dp/pcm/Q_reg[31]_1[2]
    SLICE_X72Y68         LUT6 (Prop_lut6_I4_O)        0.124     2.511 r  mips/dp/pcm/rf_reg_r2_0_31_0_5_i_59/O
                         net (fo=1, routed)           0.674     3.185    mips/dp/pcm/rf_reg_r2_0_31_0_5_i_59_n_0
    SLICE_X72Y68         LUT2 (Prop_lut2_I0_O)        0.124     3.309 r  mips/dp/pcm/rf_reg_r2_0_31_0_5_i_24/O
                         net (fo=1, routed)           1.011     4.320    mips/dp/pcm/rf_reg_r2_0_31_0_5_i_24_n_0
    SLICE_X71Y72         LUT6 (Prop_lut6_I5_O)        0.124     4.444 r  mips/dp/pcm/rf_reg_r2_0_31_0_5_i_6/O
                         net (fo=1, routed)           0.433     4.878    mips/dp/pcm/rf_reg_r2_0_31_0_5_i_6_n_0
    SLICE_X71Y72         LUT4 (Prop_lut4_I0_O)        0.124     5.002 r  mips/dp/pcm/rf_reg_r2_0_31_0_5_i_1/O
                         net (fo=71, routed)          2.532     7.533    mips/dp/pcm/Q_reg[27]_0[4]
    SLICE_X72Y79         LUT5 (Prop_lut5_I0_O)        0.124     7.657 f  mips/dp/pcm/mem_reg_0_127_0_0_i_63/O
                         net (fo=54, routed)          1.400     9.058    mips/dp/pcm/mem_reg_0_127_0_0_i_63_n_0
    SLICE_X71Y80         LUT4 (Prop_lut4_I3_O)        0.124     9.182 f  mips/dp/pcm/rf_reg_r1_0_31_30_31_i_7/O
                         net (fo=27, routed)          2.643    11.824    mips/dp/pcm/rf_reg_r1_0_31_30_31_i_7_n_0
    SLICE_X86Y75         LUT2 (Prop_lut2_I1_O)        0.152    11.976 r  mips/dp/pcm/mem_reg_0_127_0_0_i_105/O
                         net (fo=18, routed)          1.533    13.509    mips/dp/pcm/mem_reg_0_127_0_0_i_105_n_0
    SLICE_X85Y73         LUT2 (Prop_lut2_I1_O)        0.360    13.869 f  mips/dp/pcm/mem_reg_0_127_0_0_i_99/O
                         net (fo=6, routed)           0.544    14.413    mips/dp/pcm/mem_reg_0_127_0_0_i_99_n_0
    SLICE_X84Y71         LUT6 (Prop_lut6_I2_O)        0.326    14.739 f  mips/dp/pcm/mem_reg_0_127_0_0_i_87/O
                         net (fo=2, routed)           0.299    15.038    mips/dp/pcm/mem_reg_0_127_0_0_i_87_n_0
    SLICE_X84Y71         LUT6 (Prop_lut6_I0_O)        0.124    15.162 f  mips/dp/pcm/mem_reg_0_127_0_0_i_91/O
                         net (fo=1, routed)           0.413    15.574    mips/dp/pcm/mem_reg_0_127_0_0_i_91_n_0
    SLICE_X82Y71         LUT6 (Prop_lut6_I5_O)        0.124    15.698 r  mips/dp/pcm/mem_reg_0_127_0_0_i_70/O
                         net (fo=1, routed)           0.637    16.336    mips/dp/pcm/mem_reg_0_127_0_0_i_70_n_0
    SLICE_X78Y75         LUT6 (Prop_lut6_I0_O)        0.124    16.460 r  mips/dp/pcm/mem_reg_0_127_0_0_i_25/O
                         net (fo=1, routed)           0.428    16.888    mips/dp/pcm/mem_reg_0_127_0_0_i_25_n_0
    SLICE_X78Y76         LUT6 (Prop_lut6_I0_O)        0.124    17.012 r  mips/dp/pcm/mem_reg_0_127_0_0_i_6/O
                         net (fo=274, routed)         2.112    19.124    mips/dp/pcm/Q_reg[1]_0[1]
    SLICE_X75Y81         LUT6 (Prop_lut6_I1_O)        0.124    19.248 r  mips/dp/pcm/BT_carry_i_11/O
                         net (fo=1, routed)           0.151    19.400    mips/dp/pcm/BT_carry_i_11_n_0
    SLICE_X75Y81         LUT6 (Prop_lut6_I3_O)        0.124    19.524 r  mips/dp/pcm/BT_carry_i_10/O
                         net (fo=1, routed)           0.309    19.832    mips/dp/pcm/BT_carry_i_10_n_0
    SLICE_X72Y81         LUT6 (Prop_lut6_I3_O)        0.124    19.956 r  mips/dp/pcm/BT_carry_i_9/O
                         net (fo=1, routed)           0.884    20.841    mips/dp/pcm/BT_carry_i_9_n_0
    SLICE_X65Y81         LUT6 (Prop_lut6_I3_O)        0.124    20.965 r  mips/dp/pcm/BT_carry_i_8/O
                         net (fo=1, routed)           0.930    21.895    mips/dp/pcm/BT_carry_i_8_n_0
    SLICE_X65Y84         LUT5 (Prop_lut5_I2_O)        0.124    22.019 r  mips/dp/pcm/BT_carry_i_7/O
                         net (fo=1, routed)           0.808    22.827    mips/dp/pcm/BT_carry_i_7_n_0
    SLICE_X65Y84         LUT6 (Prop_lut6_I3_O)        0.124    22.951 r  mips/dp/pcm/BT_carry_i_5/O
                         net (fo=1, routed)           0.837    23.788    mips/dp/pcm/BT_carry_i_5_n_0
    SLICE_X67Y78         LUT5 (Prop_lut5_I0_O)        0.124    23.912 r  mips/dp/pcm/BT_carry_i_4/O
                         net (fo=43, routed)          1.059    24.971    mips/dp/pcm/BT_carry_i_4_n_0
    SLICE_X69Y82         LUT4 (Prop_lut4_I2_O)        0.124    25.095 r  mips/dp/pcm/BT_carry__3_i_6/O
                         net (fo=1, routed)           0.000    25.095    mips/dp/pcm_n_94
    SLICE_X69Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.645 r  mips/dp/BT_carry__3/CO[3]
                         net (fo=1, routed)           0.000    25.645    mips/dp/BT_carry__3_n_0
    SLICE_X69Y83         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    25.884 r  mips/dp/BT_carry__4/O[2]
                         net (fo=1, routed)           0.586    26.470    mips/dp/pcm/newPC1[22]
    SLICE_X67Y83         LUT6 (Prop_lut6_I5_O)        0.302    26.772 r  mips/dp/pcm/Q[23]_i_1/O
                         net (fo=1, routed)           0.000    26.772    mips/dp/pcm/newPC[23]
    SLICE_X67Y83         FDCE                                         r  mips/dp/pcm/Q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clock (IN)
                         net (fo=0)                   0.000    80.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324    75.249 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.639    76.888    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.979 r  clockdv/buf12/O
                         net (fo=618, routed)         1.505    78.485    mips/dp/pcm/clk12
    SLICE_X67Y83         FDCE                                         r  mips/dp/pcm/Q_reg[23]/C
                         clock pessimism              0.559    79.044    
                         clock uncertainty           -0.102    78.942    
    SLICE_X67Y83         FDCE (Setup_fdce_C_D)        0.029    78.971    mips/dp/pcm/Q_reg[23]
  -------------------------------------------------------------------
                         required time                         78.971    
                         arrival time                         -26.772    
  -------------------------------------------------------------------
                         slack                                 52.199    

Slack (MET) :             52.201ns  (required time - arrival time)
  Source:                 mips/dp/pcm/Q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            memIO/led/LED_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clkout3 rise@80.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        27.837ns  (logic 4.310ns (15.483%)  route 23.527ns (84.517%))
  Logic Levels:           21  (LUT2=5 LUT4=2 LUT5=2 LUT6=9 MUXF7=2 RAMD64E=1)
  Clock Path Skew:        0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.422ns = ( 78.578 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.924ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clockdv/buf12/O
                         net (fo=618, routed)         1.616    -0.924    mips/dp/pcm/clk12
    SLICE_X69Y77         FDCE                                         r  mips/dp/pcm/Q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y77         FDCE (Prop_fdce_C_Q)         0.456    -0.468 r  mips/dp/pcm/Q_reg[3]/Q
                         net (fo=184, routed)         2.855     2.387    mips/dp/pcm/Q_reg[31]_1[2]
    SLICE_X72Y68         LUT6 (Prop_lut6_I4_O)        0.124     2.511 r  mips/dp/pcm/rf_reg_r2_0_31_0_5_i_59/O
                         net (fo=1, routed)           0.674     3.185    mips/dp/pcm/rf_reg_r2_0_31_0_5_i_59_n_0
    SLICE_X72Y68         LUT2 (Prop_lut2_I0_O)        0.124     3.309 r  mips/dp/pcm/rf_reg_r2_0_31_0_5_i_24/O
                         net (fo=1, routed)           1.011     4.320    mips/dp/pcm/rf_reg_r2_0_31_0_5_i_24_n_0
    SLICE_X71Y72         LUT6 (Prop_lut6_I5_O)        0.124     4.444 r  mips/dp/pcm/rf_reg_r2_0_31_0_5_i_6/O
                         net (fo=1, routed)           0.433     4.878    mips/dp/pcm/rf_reg_r2_0_31_0_5_i_6_n_0
    SLICE_X71Y72         LUT4 (Prop_lut4_I0_O)        0.124     5.002 r  mips/dp/pcm/rf_reg_r2_0_31_0_5_i_1/O
                         net (fo=71, routed)          2.532     7.533    mips/dp/pcm/Q_reg[27]_0[4]
    SLICE_X72Y79         LUT5 (Prop_lut5_I0_O)        0.124     7.657 f  mips/dp/pcm/mem_reg_0_127_0_0_i_63/O
                         net (fo=54, routed)          1.400     9.058    mips/dp/pcm/mem_reg_0_127_0_0_i_63_n_0
    SLICE_X71Y80         LUT4 (Prop_lut4_I3_O)        0.124     9.182 f  mips/dp/pcm/rf_reg_r1_0_31_30_31_i_7/O
                         net (fo=27, routed)          2.643    11.824    mips/dp/pcm/rf_reg_r1_0_31_30_31_i_7_n_0
    SLICE_X86Y75         LUT2 (Prop_lut2_I1_O)        0.152    11.976 r  mips/dp/pcm/mem_reg_0_127_0_0_i_105/O
                         net (fo=18, routed)          1.533    13.509    mips/dp/pcm/mem_reg_0_127_0_0_i_105_n_0
    SLICE_X85Y73         LUT2 (Prop_lut2_I1_O)        0.360    13.869 f  mips/dp/pcm/mem_reg_0_127_0_0_i_99/O
                         net (fo=6, routed)           0.544    14.413    mips/dp/pcm/mem_reg_0_127_0_0_i_99_n_0
    SLICE_X84Y71         LUT6 (Prop_lut6_I2_O)        0.326    14.739 f  mips/dp/pcm/mem_reg_0_127_0_0_i_87/O
                         net (fo=2, routed)           0.299    15.038    mips/dp/pcm/mem_reg_0_127_0_0_i_87_n_0
    SLICE_X84Y71         LUT6 (Prop_lut6_I0_O)        0.124    15.162 f  mips/dp/pcm/mem_reg_0_127_0_0_i_91/O
                         net (fo=1, routed)           0.413    15.574    mips/dp/pcm/mem_reg_0_127_0_0_i_91_n_0
    SLICE_X82Y71         LUT6 (Prop_lut6_I5_O)        0.124    15.698 r  mips/dp/pcm/mem_reg_0_127_0_0_i_70/O
                         net (fo=1, routed)           0.637    16.336    mips/dp/pcm/mem_reg_0_127_0_0_i_70_n_0
    SLICE_X78Y75         LUT6 (Prop_lut6_I0_O)        0.124    16.460 r  mips/dp/pcm/mem_reg_0_127_0_0_i_25/O
                         net (fo=1, routed)           0.428    16.888    mips/dp/pcm/mem_reg_0_127_0_0_i_25_n_0
    SLICE_X78Y76         LUT6 (Prop_lut6_I0_O)        0.124    17.012 r  mips/dp/pcm/mem_reg_0_127_0_0_i_6/O
                         net (fo=274, routed)         3.069    20.081    memIO/smem/mem_reg_1024_1151_1_1/A3
    SLICE_X80Y88         RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.124    20.205 r  memIO/smem/mem_reg_1024_1151_1_1/SP.LOW/O
                         net (fo=1, routed)           0.000    20.205    memIO/smem/mem_reg_1024_1151_1_1/SPO0
    SLICE_X80Y88         MUXF7 (Prop_muxf7_I0_O)      0.241    20.446 r  memIO/smem/mem_reg_1024_1151_1_1/F7.SP/O
                         net (fo=1, routed)           1.178    21.623    memIO/smem/mem_reg_1024_1151_1_1_n_1
    SLICE_X75Y88         LUT6 (Prop_lut6_I0_O)        0.298    21.921 r  memIO/smem/rf_reg_r1_0_31_0_5_i_177/O
                         net (fo=1, routed)           1.085    23.006    mips/dp/pcm/x_reg[5]_17
    SLICE_X75Y83         LUT5 (Prop_lut5_I2_O)        0.124    23.130 r  mips/dp/pcm/rf_reg_r1_0_31_0_5_i_68/O
                         net (fo=1, routed)           0.000    23.130    mips/dp/pcm/rf_reg_r1_0_31_0_5_i_68_n_0
    SLICE_X75Y83         MUXF7 (Prop_muxf7_I0_O)      0.212    23.342 r  mips/dp/pcm/rf_reg_r1_0_31_0_5_i_24/O
                         net (fo=7, routed)           1.610    24.952    memIO/smem/ACCEL_X_CLIP_reg[1][0]
    SLICE_X87Y78         LUT2 (Prop_lut2_I1_O)        0.327    25.279 r  memIO/smem/LED[12]_i_4/O
                         net (fo=2, routed)           0.452    25.731    mips/dp/pcm/ACCEL_X_CLIP_reg[2]_0
    SLICE_X87Y78         LUT6 (Prop_lut6_I2_O)        0.326    26.057 f  mips/dp/pcm/LED[4]_i_2/O
                         net (fo=2, routed)           0.732    26.789    mips/dp/pcm/LED[4]_i_2_n_0
    SLICE_X88Y77         LUT2 (Prop_lut2_I0_O)        0.124    26.913 r  mips/dp/pcm/LED[4]_i_1/O
                         net (fo=1, routed)           0.000    26.913    memIO/led/D[4]
    SLICE_X88Y77         FDRE                                         r  memIO/led/LED_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clock (IN)
                         net (fo=0)                   0.000    80.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324    75.249 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.639    76.888    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.979 r  clockdv/buf12/O
                         net (fo=618, routed)         1.598    78.578    memIO/led/clk12
    SLICE_X88Y77         FDRE                                         r  memIO/led/LED_reg[4]/C
                         clock pessimism              0.559    79.137    
                         clock uncertainty           -0.102    79.035    
    SLICE_X88Y77         FDRE (Setup_fdre_C_D)        0.079    79.114    memIO/led/LED_reg[4]
  -------------------------------------------------------------------
                         required time                         79.114    
                         arrival time                         -26.913    
  -------------------------------------------------------------------
                         slack                                 52.201    

Slack (MET) :             52.233ns  (required time - arrival time)
  Source:                 mips/dp/pcm/Q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/pcm/Q_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clkout3 rise@80.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        27.733ns  (logic 4.941ns (17.816%)  route 22.792ns (82.183%))
  Logic Levels:           26  (CARRY4=4 LUT2=3 LUT4=3 LUT5=3 LUT6=13)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 78.487 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.924ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clockdv/buf12/O
                         net (fo=618, routed)         1.616    -0.924    mips/dp/pcm/clk12
    SLICE_X69Y77         FDCE                                         r  mips/dp/pcm/Q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y77         FDCE (Prop_fdce_C_Q)         0.456    -0.468 r  mips/dp/pcm/Q_reg[3]/Q
                         net (fo=184, routed)         2.855     2.387    mips/dp/pcm/Q_reg[31]_1[2]
    SLICE_X72Y68         LUT6 (Prop_lut6_I4_O)        0.124     2.511 r  mips/dp/pcm/rf_reg_r2_0_31_0_5_i_59/O
                         net (fo=1, routed)           0.674     3.185    mips/dp/pcm/rf_reg_r2_0_31_0_5_i_59_n_0
    SLICE_X72Y68         LUT2 (Prop_lut2_I0_O)        0.124     3.309 r  mips/dp/pcm/rf_reg_r2_0_31_0_5_i_24/O
                         net (fo=1, routed)           1.011     4.320    mips/dp/pcm/rf_reg_r2_0_31_0_5_i_24_n_0
    SLICE_X71Y72         LUT6 (Prop_lut6_I5_O)        0.124     4.444 r  mips/dp/pcm/rf_reg_r2_0_31_0_5_i_6/O
                         net (fo=1, routed)           0.433     4.878    mips/dp/pcm/rf_reg_r2_0_31_0_5_i_6_n_0
    SLICE_X71Y72         LUT4 (Prop_lut4_I0_O)        0.124     5.002 r  mips/dp/pcm/rf_reg_r2_0_31_0_5_i_1/O
                         net (fo=71, routed)          2.532     7.533    mips/dp/pcm/Q_reg[27]_0[4]
    SLICE_X72Y79         LUT5 (Prop_lut5_I0_O)        0.124     7.657 f  mips/dp/pcm/mem_reg_0_127_0_0_i_63/O
                         net (fo=54, routed)          1.400     9.058    mips/dp/pcm/mem_reg_0_127_0_0_i_63_n_0
    SLICE_X71Y80         LUT4 (Prop_lut4_I3_O)        0.124     9.182 f  mips/dp/pcm/rf_reg_r1_0_31_30_31_i_7/O
                         net (fo=27, routed)          2.643    11.824    mips/dp/pcm/rf_reg_r1_0_31_30_31_i_7_n_0
    SLICE_X86Y75         LUT2 (Prop_lut2_I1_O)        0.152    11.976 r  mips/dp/pcm/mem_reg_0_127_0_0_i_105/O
                         net (fo=18, routed)          1.533    13.509    mips/dp/pcm/mem_reg_0_127_0_0_i_105_n_0
    SLICE_X85Y73         LUT2 (Prop_lut2_I1_O)        0.360    13.869 f  mips/dp/pcm/mem_reg_0_127_0_0_i_99/O
                         net (fo=6, routed)           0.544    14.413    mips/dp/pcm/mem_reg_0_127_0_0_i_99_n_0
    SLICE_X84Y71         LUT6 (Prop_lut6_I2_O)        0.326    14.739 f  mips/dp/pcm/mem_reg_0_127_0_0_i_87/O
                         net (fo=2, routed)           0.299    15.038    mips/dp/pcm/mem_reg_0_127_0_0_i_87_n_0
    SLICE_X84Y71         LUT6 (Prop_lut6_I0_O)        0.124    15.162 f  mips/dp/pcm/mem_reg_0_127_0_0_i_91/O
                         net (fo=1, routed)           0.413    15.574    mips/dp/pcm/mem_reg_0_127_0_0_i_91_n_0
    SLICE_X82Y71         LUT6 (Prop_lut6_I5_O)        0.124    15.698 r  mips/dp/pcm/mem_reg_0_127_0_0_i_70/O
                         net (fo=1, routed)           0.637    16.336    mips/dp/pcm/mem_reg_0_127_0_0_i_70_n_0
    SLICE_X78Y75         LUT6 (Prop_lut6_I0_O)        0.124    16.460 r  mips/dp/pcm/mem_reg_0_127_0_0_i_25/O
                         net (fo=1, routed)           0.428    16.888    mips/dp/pcm/mem_reg_0_127_0_0_i_25_n_0
    SLICE_X78Y76         LUT6 (Prop_lut6_I0_O)        0.124    17.012 r  mips/dp/pcm/mem_reg_0_127_0_0_i_6/O
                         net (fo=274, routed)         2.112    19.124    mips/dp/pcm/Q_reg[1]_0[1]
    SLICE_X75Y81         LUT6 (Prop_lut6_I1_O)        0.124    19.248 r  mips/dp/pcm/BT_carry_i_11/O
                         net (fo=1, routed)           0.151    19.400    mips/dp/pcm/BT_carry_i_11_n_0
    SLICE_X75Y81         LUT6 (Prop_lut6_I3_O)        0.124    19.524 r  mips/dp/pcm/BT_carry_i_10/O
                         net (fo=1, routed)           0.309    19.832    mips/dp/pcm/BT_carry_i_10_n_0
    SLICE_X72Y81         LUT6 (Prop_lut6_I3_O)        0.124    19.956 r  mips/dp/pcm/BT_carry_i_9/O
                         net (fo=1, routed)           0.884    20.841    mips/dp/pcm/BT_carry_i_9_n_0
    SLICE_X65Y81         LUT6 (Prop_lut6_I3_O)        0.124    20.965 r  mips/dp/pcm/BT_carry_i_8/O
                         net (fo=1, routed)           0.930    21.895    mips/dp/pcm/BT_carry_i_8_n_0
    SLICE_X65Y84         LUT5 (Prop_lut5_I2_O)        0.124    22.019 r  mips/dp/pcm/BT_carry_i_7/O
                         net (fo=1, routed)           0.808    22.827    mips/dp/pcm/BT_carry_i_7_n_0
    SLICE_X65Y84         LUT6 (Prop_lut6_I3_O)        0.124    22.951 r  mips/dp/pcm/BT_carry_i_5/O
                         net (fo=1, routed)           0.837    23.788    mips/dp/pcm/BT_carry_i_5_n_0
    SLICE_X67Y78         LUT5 (Prop_lut5_I0_O)        0.124    23.912 r  mips/dp/pcm/BT_carry_i_4/O
                         net (fo=43, routed)          1.059    24.971    mips/dp/pcm/BT_carry_i_4_n_0
    SLICE_X69Y82         LUT4 (Prop_lut4_I2_O)        0.124    25.095 r  mips/dp/pcm/BT_carry__3_i_6/O
                         net (fo=1, routed)           0.000    25.095    mips/dp/pcm_n_94
    SLICE_X69Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.645 r  mips/dp/BT_carry__3/CO[3]
                         net (fo=1, routed)           0.000    25.645    mips/dp/BT_carry__3_n_0
    SLICE_X69Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.759 r  mips/dp/BT_carry__4/CO[3]
                         net (fo=1, routed)           0.000    25.759    mips/dp/BT_carry__4_n_0
    SLICE_X69Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.873 r  mips/dp/BT_carry__5/CO[3]
                         net (fo=1, routed)           0.000    25.873    mips/dp/BT_carry__5_n_0
    SLICE_X69Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    26.207 r  mips/dp/BT_carry__6/O[1]
                         net (fo=1, routed)           0.299    26.506    mips/dp/pcm/newPC1[29]
    SLICE_X70Y85         LUT6 (Prop_lut6_I5_O)        0.303    26.809 r  mips/dp/pcm/Q[30]_i_1/O
                         net (fo=1, routed)           0.000    26.809    mips/dp/pcm/newPC[30]
    SLICE_X70Y85         FDCE                                         r  mips/dp/pcm/Q_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clock (IN)
                         net (fo=0)                   0.000    80.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324    75.249 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.639    76.888    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.979 r  clockdv/buf12/O
                         net (fo=618, routed)         1.507    78.487    mips/dp/pcm/clk12
    SLICE_X70Y85         FDCE                                         r  mips/dp/pcm/Q_reg[30]/C
                         clock pessimism              0.576    79.063    
                         clock uncertainty           -0.102    78.961    
    SLICE_X70Y85         FDCE (Setup_fdce_C_D)        0.081    79.042    mips/dp/pcm/Q_reg[30]
  -------------------------------------------------------------------
                         required time                         79.042    
                         arrival time                         -26.809    
  -------------------------------------------------------------------
                         slack                                 52.233    

Slack (MET) :             52.247ns  (required time - arrival time)
  Source:                 mips/dp/pcm/Q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/pcm/Q_reg[22]/D
                            (rising edge-triggered cell FDPE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clkout3 rise@80.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        27.650ns  (logic 4.713ns (17.045%)  route 22.937ns (82.955%))
  Logic Levels:           24  (CARRY4=2 LUT2=3 LUT4=3 LUT5=3 LUT6=13)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 78.485 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.924ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clockdv/buf12/O
                         net (fo=618, routed)         1.616    -0.924    mips/dp/pcm/clk12
    SLICE_X69Y77         FDCE                                         r  mips/dp/pcm/Q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y77         FDCE (Prop_fdce_C_Q)         0.456    -0.468 r  mips/dp/pcm/Q_reg[3]/Q
                         net (fo=184, routed)         2.855     2.387    mips/dp/pcm/Q_reg[31]_1[2]
    SLICE_X72Y68         LUT6 (Prop_lut6_I4_O)        0.124     2.511 r  mips/dp/pcm/rf_reg_r2_0_31_0_5_i_59/O
                         net (fo=1, routed)           0.674     3.185    mips/dp/pcm/rf_reg_r2_0_31_0_5_i_59_n_0
    SLICE_X72Y68         LUT2 (Prop_lut2_I0_O)        0.124     3.309 r  mips/dp/pcm/rf_reg_r2_0_31_0_5_i_24/O
                         net (fo=1, routed)           1.011     4.320    mips/dp/pcm/rf_reg_r2_0_31_0_5_i_24_n_0
    SLICE_X71Y72         LUT6 (Prop_lut6_I5_O)        0.124     4.444 r  mips/dp/pcm/rf_reg_r2_0_31_0_5_i_6/O
                         net (fo=1, routed)           0.433     4.878    mips/dp/pcm/rf_reg_r2_0_31_0_5_i_6_n_0
    SLICE_X71Y72         LUT4 (Prop_lut4_I0_O)        0.124     5.002 r  mips/dp/pcm/rf_reg_r2_0_31_0_5_i_1/O
                         net (fo=71, routed)          2.532     7.533    mips/dp/pcm/Q_reg[27]_0[4]
    SLICE_X72Y79         LUT5 (Prop_lut5_I0_O)        0.124     7.657 f  mips/dp/pcm/mem_reg_0_127_0_0_i_63/O
                         net (fo=54, routed)          1.400     9.058    mips/dp/pcm/mem_reg_0_127_0_0_i_63_n_0
    SLICE_X71Y80         LUT4 (Prop_lut4_I3_O)        0.124     9.182 f  mips/dp/pcm/rf_reg_r1_0_31_30_31_i_7/O
                         net (fo=27, routed)          2.643    11.824    mips/dp/pcm/rf_reg_r1_0_31_30_31_i_7_n_0
    SLICE_X86Y75         LUT2 (Prop_lut2_I1_O)        0.152    11.976 r  mips/dp/pcm/mem_reg_0_127_0_0_i_105/O
                         net (fo=18, routed)          1.533    13.509    mips/dp/pcm/mem_reg_0_127_0_0_i_105_n_0
    SLICE_X85Y73         LUT2 (Prop_lut2_I1_O)        0.360    13.869 f  mips/dp/pcm/mem_reg_0_127_0_0_i_99/O
                         net (fo=6, routed)           0.544    14.413    mips/dp/pcm/mem_reg_0_127_0_0_i_99_n_0
    SLICE_X84Y71         LUT6 (Prop_lut6_I2_O)        0.326    14.739 f  mips/dp/pcm/mem_reg_0_127_0_0_i_87/O
                         net (fo=2, routed)           0.299    15.038    mips/dp/pcm/mem_reg_0_127_0_0_i_87_n_0
    SLICE_X84Y71         LUT6 (Prop_lut6_I0_O)        0.124    15.162 f  mips/dp/pcm/mem_reg_0_127_0_0_i_91/O
                         net (fo=1, routed)           0.413    15.574    mips/dp/pcm/mem_reg_0_127_0_0_i_91_n_0
    SLICE_X82Y71         LUT6 (Prop_lut6_I5_O)        0.124    15.698 r  mips/dp/pcm/mem_reg_0_127_0_0_i_70/O
                         net (fo=1, routed)           0.637    16.336    mips/dp/pcm/mem_reg_0_127_0_0_i_70_n_0
    SLICE_X78Y75         LUT6 (Prop_lut6_I0_O)        0.124    16.460 r  mips/dp/pcm/mem_reg_0_127_0_0_i_25/O
                         net (fo=1, routed)           0.428    16.888    mips/dp/pcm/mem_reg_0_127_0_0_i_25_n_0
    SLICE_X78Y76         LUT6 (Prop_lut6_I0_O)        0.124    17.012 r  mips/dp/pcm/mem_reg_0_127_0_0_i_6/O
                         net (fo=274, routed)         2.112    19.124    mips/dp/pcm/Q_reg[1]_0[1]
    SLICE_X75Y81         LUT6 (Prop_lut6_I1_O)        0.124    19.248 r  mips/dp/pcm/BT_carry_i_11/O
                         net (fo=1, routed)           0.151    19.400    mips/dp/pcm/BT_carry_i_11_n_0
    SLICE_X75Y81         LUT6 (Prop_lut6_I3_O)        0.124    19.524 r  mips/dp/pcm/BT_carry_i_10/O
                         net (fo=1, routed)           0.309    19.832    mips/dp/pcm/BT_carry_i_10_n_0
    SLICE_X72Y81         LUT6 (Prop_lut6_I3_O)        0.124    19.956 r  mips/dp/pcm/BT_carry_i_9/O
                         net (fo=1, routed)           0.884    20.841    mips/dp/pcm/BT_carry_i_9_n_0
    SLICE_X65Y81         LUT6 (Prop_lut6_I3_O)        0.124    20.965 r  mips/dp/pcm/BT_carry_i_8/O
                         net (fo=1, routed)           0.930    21.895    mips/dp/pcm/BT_carry_i_8_n_0
    SLICE_X65Y84         LUT5 (Prop_lut5_I2_O)        0.124    22.019 r  mips/dp/pcm/BT_carry_i_7/O
                         net (fo=1, routed)           0.808    22.827    mips/dp/pcm/BT_carry_i_7_n_0
    SLICE_X65Y84         LUT6 (Prop_lut6_I3_O)        0.124    22.951 r  mips/dp/pcm/BT_carry_i_5/O
                         net (fo=1, routed)           0.837    23.788    mips/dp/pcm/BT_carry_i_5_n_0
    SLICE_X67Y78         LUT5 (Prop_lut5_I0_O)        0.124    23.912 r  mips/dp/pcm/BT_carry_i_4/O
                         net (fo=43, routed)          1.059    24.971    mips/dp/pcm/BT_carry_i_4_n_0
    SLICE_X69Y82         LUT4 (Prop_lut4_I2_O)        0.124    25.095 r  mips/dp/pcm/BT_carry__3_i_6/O
                         net (fo=1, routed)           0.000    25.095    mips/dp/pcm_n_94
    SLICE_X69Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.645 r  mips/dp/BT_carry__3/CO[3]
                         net (fo=1, routed)           0.000    25.645    mips/dp/BT_carry__3_n_0
    SLICE_X69Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.979 r  mips/dp/BT_carry__4/O[1]
                         net (fo=1, routed)           0.444    26.423    mips/dp/pcm/newPC1[21]
    SLICE_X67Y83         LUT6 (Prop_lut6_I5_O)        0.303    26.726 r  mips/dp/pcm/Q[22]_i_1/O
                         net (fo=1, routed)           0.000    26.726    mips/dp/pcm/newPC[22]
    SLICE_X67Y83         FDPE                                         r  mips/dp/pcm/Q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clock (IN)
                         net (fo=0)                   0.000    80.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324    75.249 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.639    76.888    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.979 r  clockdv/buf12/O
                         net (fo=618, routed)         1.505    78.485    mips/dp/pcm/clk12
    SLICE_X67Y83         FDPE                                         r  mips/dp/pcm/Q_reg[22]/C
                         clock pessimism              0.559    79.044    
                         clock uncertainty           -0.102    78.942    
    SLICE_X67Y83         FDPE (Setup_fdpe_C_D)        0.031    78.973    mips/dp/pcm/Q_reg[22]
  -------------------------------------------------------------------
                         required time                         78.973    
                         arrival time                         -26.726    
  -------------------------------------------------------------------
                         slack                                 52.247    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 accel/accel/cnt_acc_reset_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            accel/accel/cnt_acc_reset_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.210ns (40.536%)  route 0.308ns (59.464%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clockdv/buf12/O
                         net (fo=618, routed)         0.563    -0.601    accel/accel/clk12
    SLICE_X62Y100        FDRE                                         r  accel/accel/cnt_acc_reset_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y100        FDRE (Prop_fdre_C_Q)         0.164    -0.437 r  accel/accel/cnt_acc_reset_reg[2]/Q
                         net (fo=8, routed)           0.308    -0.129    accel/accel/cnt_acc_reset[2]
    SLICE_X62Y99         LUT5 (Prop_lut5_I3_O)        0.046    -0.083 r  accel/accel/cnt_acc_reset[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.083    accel/accel/cnt_acc_reset_7[0]
    SLICE_X62Y99         FDRE                                         r  accel/accel/cnt_acc_reset_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clockdv/buf12/O
                         net (fo=618, routed)         0.840    -0.833    accel/accel/clk12
    SLICE_X62Y99         FDRE                                         r  accel/accel/cnt_acc_reset_reg[0]/C
                         clock pessimism              0.509    -0.324    
    SLICE_X62Y99         FDRE (Hold_fdre_C_D)         0.131    -0.193    accel/accel/cnt_acc_reset_reg[0]
  -------------------------------------------------------------------
                         required time                          0.193    
                         arrival time                          -0.083    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 accel/accel/cnt_acc_reset_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            accel/accel/cnt_acc_reset_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.209ns (40.499%)  route 0.307ns (59.501%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clockdv/buf12/O
                         net (fo=618, routed)         0.563    -0.601    accel/accel/clk12
    SLICE_X62Y100        FDRE                                         r  accel/accel/cnt_acc_reset_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y100        FDRE (Prop_fdre_C_Q)         0.164    -0.437 r  accel/accel/cnt_acc_reset_reg[2]/Q
                         net (fo=8, routed)           0.307    -0.130    accel/accel/cnt_acc_reset[2]
    SLICE_X62Y99         LUT6 (Prop_lut6_I1_O)        0.045    -0.085 r  accel/accel/cnt_acc_reset[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.085    accel/accel/cnt_acc_reset_7[5]
    SLICE_X62Y99         FDRE                                         r  accel/accel/cnt_acc_reset_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clockdv/buf12/O
                         net (fo=618, routed)         0.840    -0.833    accel/accel/clk12
    SLICE_X62Y99         FDRE                                         r  accel/accel/cnt_acc_reset_reg[5]/C
                         clock pessimism              0.509    -0.324    
    SLICE_X62Y99         FDRE (Hold_fdre_C_D)         0.121    -0.203    accel/accel/cnt_acc_reset_reg[5]
  -------------------------------------------------------------------
                         required time                          0.203    
                         arrival time                          -0.085    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 accel/accel/cnt_acc_reset_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            accel/accel/RESET_INT_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.209ns (40.421%)  route 0.308ns (59.579%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clockdv/buf12/O
                         net (fo=618, routed)         0.563    -0.601    accel/accel/clk12
    SLICE_X62Y100        FDRE                                         r  accel/accel/cnt_acc_reset_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y100        FDRE (Prop_fdre_C_Q)         0.164    -0.437 f  accel/accel/cnt_acc_reset_reg[2]/Q
                         net (fo=8, routed)           0.308    -0.129    accel/accel/cnt_acc_reset[2]
    SLICE_X62Y99         LUT5 (Prop_lut5_I2_O)        0.045    -0.084 r  accel/accel/RESET_INT_i_1/O
                         net (fo=1, routed)           0.000    -0.084    accel/accel/RESET_INT
    SLICE_X62Y99         FDRE                                         r  accel/accel/RESET_INT_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clockdv/buf12/O
                         net (fo=618, routed)         0.840    -0.833    accel/accel/clk12
    SLICE_X62Y99         FDRE                                         r  accel/accel/RESET_INT_reg/C
                         clock pessimism              0.509    -0.324    
    SLICE_X62Y99         FDRE (Hold_fdre_C_D)         0.120    -0.204    accel/accel/RESET_INT_reg
  -------------------------------------------------------------------
                         required time                          0.204    
                         arrival time                          -0.084    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 accel/accel/ADXL_Control/Cmd_Reg_reg[1][1]/C
                            (rising edge-triggered cell FDSE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            accel/accel/ADXL_Control/Cmd_Reg_reg[2][1]/D
                            (rising edge-triggered cell FDSE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.141ns (61.814%)  route 0.087ns (38.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clockdv/buf12/O
                         net (fo=618, routed)         0.556    -0.608    accel/accel/ADXL_Control/clk12
    SLICE_X57Y79         FDSE                                         r  accel/accel/ADXL_Control/Cmd_Reg_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y79         FDSE (Prop_fdse_C_Q)         0.141    -0.467 r  accel/accel/ADXL_Control/Cmd_Reg_reg[1][1]/Q
                         net (fo=1, routed)           0.087    -0.380    accel/accel/ADXL_Control/Cmd_Reg_reg[1]_2[1]
    SLICE_X56Y79         FDSE                                         r  accel/accel/ADXL_Control/Cmd_Reg_reg[2][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clockdv/buf12/O
                         net (fo=618, routed)         0.824    -0.849    accel/accel/ADXL_Control/clk12
    SLICE_X56Y79         FDSE                                         r  accel/accel/ADXL_Control/Cmd_Reg_reg[2][1]/C
                         clock pessimism              0.254    -0.595    
    SLICE_X56Y79         FDSE (Hold_fdse_C_D)         0.085    -0.510    accel/accel/ADXL_Control/Cmd_Reg_reg[2][1]
  -------------------------------------------------------------------
                         required time                          0.510    
                         arrival time                          -0.380    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 accel/accel/ADXL_Control/D_Send_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            accel/accel/ADXL_Control/SPI_Interface/MOSI_REG_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.209ns (80.975%)  route 0.049ns (19.025%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clockdv/buf12/O
                         net (fo=618, routed)         0.557    -0.607    accel/accel/ADXL_Control/clk12
    SLICE_X56Y80         FDRE                                         r  accel/accel/ADXL_Control/D_Send_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y80         FDRE (Prop_fdre_C_Q)         0.164    -0.443 r  accel/accel/ADXL_Control/D_Send_reg[1]/Q
                         net (fo=1, routed)           0.049    -0.394    accel/accel/ADXL_Control/SPI_Interface/Q[1]
    SLICE_X57Y80         LUT3 (Prop_lut3_I2_O)        0.045    -0.349 r  accel/accel/ADXL_Control/SPI_Interface/MOSI_REG[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.349    accel/accel/ADXL_Control/SPI_Interface/p_1_in[1]
    SLICE_X57Y80         FDRE                                         r  accel/accel/ADXL_Control/SPI_Interface/MOSI_REG_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clockdv/buf12/O
                         net (fo=618, routed)         0.825    -0.848    accel/accel/ADXL_Control/SPI_Interface/clk12
    SLICE_X57Y80         FDRE                                         r  accel/accel/ADXL_Control/SPI_Interface/MOSI_REG_reg[1]/C
                         clock pessimism              0.254    -0.594    
    SLICE_X57Y80         FDRE (Hold_fdre_C_D)         0.092    -0.502    accel/accel/ADXL_Control/SPI_Interface/MOSI_REG_reg[1]
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.349    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 accel/accel/ADXL_Control/D_Send_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            accel/accel/ADXL_Control/SPI_Interface/MOSI_REG_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.209ns (80.352%)  route 0.051ns (19.648%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clockdv/buf12/O
                         net (fo=618, routed)         0.557    -0.607    accel/accel/ADXL_Control/clk12
    SLICE_X56Y80         FDRE                                         r  accel/accel/ADXL_Control/D_Send_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y80         FDRE (Prop_fdre_C_Q)         0.164    -0.443 r  accel/accel/ADXL_Control/D_Send_reg[2]/Q
                         net (fo=1, routed)           0.051    -0.392    accel/accel/ADXL_Control/SPI_Interface/Q[2]
    SLICE_X57Y80         LUT3 (Prop_lut3_I2_O)        0.045    -0.347 r  accel/accel/ADXL_Control/SPI_Interface/MOSI_REG[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.347    accel/accel/ADXL_Control/SPI_Interface/p_1_in[2]
    SLICE_X57Y80         FDRE                                         r  accel/accel/ADXL_Control/SPI_Interface/MOSI_REG_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clockdv/buf12/O
                         net (fo=618, routed)         0.825    -0.848    accel/accel/ADXL_Control/SPI_Interface/clk12
    SLICE_X57Y80         FDRE                                         r  accel/accel/ADXL_Control/SPI_Interface/MOSI_REG_reg[2]/C
                         clock pessimism              0.254    -0.594    
    SLICE_X57Y80         FDRE (Hold_fdre_C_D)         0.091    -0.503    accel/accel/ADXL_Control/SPI_Interface/MOSI_REG_reg[2]
  -------------------------------------------------------------------
                         required time                          0.503    
                         arrival time                          -0.347    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 keyboard/bits_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            keyboard/temp_char_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.081%)  route 0.135ns (48.919%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clockdv/buf12/O
                         net (fo=618, routed)         0.605    -0.559    keyboard/clk12
    SLICE_X87Y88         FDRE                                         r  keyboard/bits_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  keyboard/bits_reg[2]/Q
                         net (fo=4, routed)           0.135    -0.283    keyboard/bits_reg_n_0_[2]
    SLICE_X84Y88         FDRE                                         r  keyboard/temp_char_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clockdv/buf12/O
                         net (fo=618, routed)         0.876    -0.797    keyboard/clk12
    SLICE_X84Y88         FDRE                                         r  keyboard/temp_char_reg[2]/C
                         clock pessimism              0.275    -0.522    
    SLICE_X84Y88         FDRE (Hold_fdre_C_D)         0.076    -0.446    keyboard/temp_char_reg[2]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 keyboard/temp_char_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            keyboard/keyb_char_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clockdv/buf12/O
                         net (fo=618, routed)         0.603    -0.561    keyboard/clk12
    SLICE_X85Y87         FDRE                                         r  keyboard/temp_char_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  keyboard/temp_char_reg[20]/Q
                         net (fo=1, routed)           0.112    -0.308    keyboard/temp_char_reg_n_0_[20]
    SLICE_X85Y86         FDRE                                         r  keyboard/keyb_char_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clockdv/buf12/O
                         net (fo=618, routed)         0.873    -0.800    keyboard/clk12
    SLICE_X85Y86         FDRE                                         r  keyboard/keyb_char_reg[28]/C
                         clock pessimism              0.253    -0.547    
    SLICE_X85Y86         FDRE (Hold_fdre_C_D)         0.070    -0.477    keyboard/keyb_char_reg[28]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 accel/accel/ADXL_Control/SPI_Interface/CntBits_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            accel/accel/ADXL_Control/SPI_Interface/CntBits_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.702%)  route 0.120ns (39.298%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clockdv/buf12/O
                         net (fo=618, routed)         0.558    -0.606    accel/accel/ADXL_Control/SPI_Interface/clk12
    SLICE_X57Y81         FDRE                                         r  accel/accel/ADXL_Control/SPI_Interface/CntBits_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  accel/accel/ADXL_Control/SPI_Interface/CntBits_reg[0]/Q
                         net (fo=4, routed)           0.120    -0.345    accel/accel/ADXL_Control/SPI_Interface/CntBits[0]
    SLICE_X56Y81         LUT5 (Prop_lut5_I2_O)        0.045    -0.300 r  accel/accel/ADXL_Control/SPI_Interface/CntBits[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.300    accel/accel/ADXL_Control/SPI_Interface/CntBits[1]_i_1_n_0
    SLICE_X56Y81         FDRE                                         r  accel/accel/ADXL_Control/SPI_Interface/CntBits_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clockdv/buf12/O
                         net (fo=618, routed)         0.826    -0.847    accel/accel/ADXL_Control/SPI_Interface/clk12
    SLICE_X56Y81         FDRE                                         r  accel/accel/ADXL_Control/SPI_Interface/CntBits_reg[1]/C
                         clock pessimism              0.254    -0.593    
    SLICE_X56Y81         FDRE (Hold_fdre_C_D)         0.120    -0.473    accel/accel/ADXL_Control/SPI_Interface/CntBits_reg[1]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 accel/accel/ADXL_Control/SPI_Interface/CntBits_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            accel/accel/ADXL_Control/SPI_Interface/CntBits_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.186ns (59.920%)  route 0.124ns (40.080%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clockdv/buf12/O
                         net (fo=618, routed)         0.558    -0.606    accel/accel/ADXL_Control/SPI_Interface/clk12
    SLICE_X57Y81         FDRE                                         r  accel/accel/ADXL_Control/SPI_Interface/CntBits_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  accel/accel/ADXL_Control/SPI_Interface/CntBits_reg[0]/Q
                         net (fo=4, routed)           0.124    -0.341    accel/accel/ADXL_Control/SPI_Interface/CntBits[0]
    SLICE_X56Y81         LUT6 (Prop_lut6_I2_O)        0.045    -0.296 r  accel/accel/ADXL_Control/SPI_Interface/CntBits[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.296    accel/accel/ADXL_Control/SPI_Interface/CntBits[2]_i_1_n_0
    SLICE_X56Y81         FDRE                                         r  accel/accel/ADXL_Control/SPI_Interface/CntBits_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clockdv/buf12/O
                         net (fo=618, routed)         0.826    -0.847    accel/accel/ADXL_Control/SPI_Interface/clk12
    SLICE_X56Y81         FDRE                                         r  accel/accel/ADXL_Control/SPI_Interface/CntBits_reg[2]/C
                         clock pessimism              0.254    -0.593    
    SLICE_X56Y81         FDRE (Hold_fdre_C_D)         0.121    -0.472    accel/accel/ADXL_Control/SPI_Interface/CntBits_reg[2]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  0.176    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout3
Waveform(ns):       { 0.000 40.000 }
Period(ns):         80.000
Sources:            { clockdv/mmcm/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         80.000      77.845     BUFGCTRL_X0Y16   clockdv/buf12/I0
Min Period        n/a     MMCME2_ADV/CLKOUT3  n/a            1.249         80.000      78.751     MMCME2_ADV_X1Y2  clockdv/mmcm/CLKOUT3
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X60Y76     accel/accel/ADXL_Control/Data_Reg_reg[6][7]/C
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X59Y74     accel/accel/ADXL_Control/Data_Reg_reg[7][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X59Y74     accel/accel/ADXL_Control/Data_Reg_reg[7][1]/C
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X59Y74     accel/accel/ADXL_Control/Data_Reg_reg[7][2]/C
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X59Y74     accel/accel/ADXL_Control/Data_Reg_reg[7][3]/C
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X60Y75     accel/accel/ADXL_Control/Data_Reg_reg[7][4]/C
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X60Y75     accel/accel/ADXL_Control/Data_Reg_reg[7][5]/C
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X60Y75     accel/accel/ADXL_Control/Data_Reg_reg[7][6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       80.000      133.360    MMCME2_ADV_X1Y2  clockdv/mmcm/CLKOUT3
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         40.000      38.750     SLICE_X66Y80     mips/dp/rf/rf_reg_r2_0_31_30_31/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         40.000      38.750     SLICE_X66Y80     mips/dp/rf/rf_reg_r2_0_31_30_31/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         40.000      38.750     SLICE_X66Y80     mips/dp/rf/rf_reg_r2_0_31_30_31/RAMD_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         40.000      38.750     SLICE_X66Y80     mips/dp/rf/rf_reg_r2_0_31_30_31/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         40.000      38.750     SLICE_X80Y84     memIO/smem/mem_reg_768_895_2_2/DP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         40.000      38.750     SLICE_X80Y84     memIO/smem/mem_reg_768_895_2_2/DP.LOW/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         40.000      38.750     SLICE_X80Y84     memIO/smem/mem_reg_768_895_2_2/SP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         40.000      38.750     SLICE_X80Y84     memIO/smem/mem_reg_768_895_2_2/SP.LOW/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         40.000      38.750     SLICE_X66Y79     mips/dp/rf/rf_reg_r1_0_31_30_31/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         40.000      38.750     SLICE_X66Y79     mips/dp/rf/rf_reg_r1_0_31_30_31/RAMA_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         40.000      38.750     SLICE_X74Y83     memIO/dmem/mem_reg_0_15_25_25/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         40.000      38.750     SLICE_X74Y83     memIO/dmem/mem_reg_0_15_25_25/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         40.000      38.750     SLICE_X74Y83     memIO/dmem/mem_reg_0_15_26_26/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         40.000      38.750     SLICE_X74Y83     memIO/dmem/mem_reg_0_15_26_26/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         40.000      38.750     SLICE_X74Y83     memIO/dmem/mem_reg_0_15_27_27/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         40.000      38.750     SLICE_X74Y83     memIO/dmem/mem_reg_0_15_27_27/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         40.000      38.750     SLICE_X76Y78     memIO/dmem/mem_reg_0_15_31_31/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         40.000      38.750     SLICE_X76Y78     memIO/dmem/mem_reg_0_15_3_3/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         40.000      38.750     SLICE_X80Y90     memIO/smem/mem_reg_1024_1151_0_0/SP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         40.000      38.750     SLICE_X80Y90     memIO/smem/mem_reg_1024_1151_0_0/SP.LOW/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkout3
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        4.043ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.563ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.043ns  (required time - arrival time)
  Source:                 memIO/sound_reg/period_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            sound/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        5.196ns  (logic 2.630ns (50.617%)  route 2.566ns (49.383%))
  Logic Levels:           7  (CARRY4=6 LUT4=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( 8.576 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clockdv/buf12/O
                         net (fo=618, routed)         1.715    -0.825    memIO/sound_reg/clk12
    SLICE_X87Y77         FDRE                                         r  memIO/sound_reg/period_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y77         FDRE (Prop_fdre_C_Q)         0.419    -0.406 r  memIO/sound_reg/period_reg[2]/Q
                         net (fo=4, routed)           0.675     0.269    memIO/sound_reg/period[2]
    SLICE_X86Y77         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.682     0.951 r  memIO/sound_reg/count_reg[0]_i_49/CO[3]
                         net (fo=1, routed)           0.000     0.951    memIO/sound_reg/count_reg[0]_i_49_n_0
    SLICE_X86Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.065 r  memIO/sound_reg/count_reg[0]_i_44/CO[3]
                         net (fo=1, routed)           0.000     1.065    memIO/sound_reg/count_reg[0]_i_44_n_0
    SLICE_X86Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.399 r  memIO/sound_reg/count_reg[0]_i_43/O[1]
                         net (fo=2, routed)           0.842     2.241    sound/count1[9]
    SLICE_X85Y80         LUT4 (Prop_lut4_I1_O)        0.303     2.544 r  sound/count[0]_i_30/O
                         net (fo=1, routed)           0.000     2.544    sound/count[0]_i_30_n_0
    SLICE_X85Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.094 r  sound/count_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.094    sound/count_reg[0]_i_13_n_0
    SLICE_X85Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.208 r  sound/count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.208    sound/count_reg[0]_i_3_n_0
    SLICE_X85Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.322 r  sound/count_reg[0]_i_1/CO[3]
                         net (fo=32, routed)          1.049     4.371    sound/clear
    SLICE_X83Y77         FDRE                                         r  sound/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    clockdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clockdv/buf100/O
                         net (fo=74, routed)          1.596     8.576    sound/clk100
    SLICE_X83Y77         FDRE                                         r  sound/count_reg[0]/C
                         clock pessimism              0.395     8.971    
                         clock uncertainty           -0.222     8.749    
    SLICE_X83Y77         FDRE (Setup_fdre_C_R)       -0.335     8.414    sound/count_reg[0]
  -------------------------------------------------------------------
                         required time                          8.414    
                         arrival time                          -4.371    
  -------------------------------------------------------------------
                         slack                                  4.043    

Slack (MET) :             4.043ns  (required time - arrival time)
  Source:                 memIO/sound_reg/period_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            sound/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        5.196ns  (logic 2.630ns (50.617%)  route 2.566ns (49.383%))
  Logic Levels:           7  (CARRY4=6 LUT4=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( 8.576 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clockdv/buf12/O
                         net (fo=618, routed)         1.715    -0.825    memIO/sound_reg/clk12
    SLICE_X87Y77         FDRE                                         r  memIO/sound_reg/period_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y77         FDRE (Prop_fdre_C_Q)         0.419    -0.406 r  memIO/sound_reg/period_reg[2]/Q
                         net (fo=4, routed)           0.675     0.269    memIO/sound_reg/period[2]
    SLICE_X86Y77         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.682     0.951 r  memIO/sound_reg/count_reg[0]_i_49/CO[3]
                         net (fo=1, routed)           0.000     0.951    memIO/sound_reg/count_reg[0]_i_49_n_0
    SLICE_X86Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.065 r  memIO/sound_reg/count_reg[0]_i_44/CO[3]
                         net (fo=1, routed)           0.000     1.065    memIO/sound_reg/count_reg[0]_i_44_n_0
    SLICE_X86Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.399 r  memIO/sound_reg/count_reg[0]_i_43/O[1]
                         net (fo=2, routed)           0.842     2.241    sound/count1[9]
    SLICE_X85Y80         LUT4 (Prop_lut4_I1_O)        0.303     2.544 r  sound/count[0]_i_30/O
                         net (fo=1, routed)           0.000     2.544    sound/count[0]_i_30_n_0
    SLICE_X85Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.094 r  sound/count_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.094    sound/count_reg[0]_i_13_n_0
    SLICE_X85Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.208 r  sound/count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.208    sound/count_reg[0]_i_3_n_0
    SLICE_X85Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.322 r  sound/count_reg[0]_i_1/CO[3]
                         net (fo=32, routed)          1.049     4.371    sound/clear
    SLICE_X83Y77         FDRE                                         r  sound/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    clockdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clockdv/buf100/O
                         net (fo=74, routed)          1.596     8.576    sound/clk100
    SLICE_X83Y77         FDRE                                         r  sound/count_reg[1]/C
                         clock pessimism              0.395     8.971    
                         clock uncertainty           -0.222     8.749    
    SLICE_X83Y77         FDRE (Setup_fdre_C_R)       -0.335     8.414    sound/count_reg[1]
  -------------------------------------------------------------------
                         required time                          8.414    
                         arrival time                          -4.371    
  -------------------------------------------------------------------
                         slack                                  4.043    

Slack (MET) :             4.043ns  (required time - arrival time)
  Source:                 memIO/sound_reg/period_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            sound/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        5.196ns  (logic 2.630ns (50.617%)  route 2.566ns (49.383%))
  Logic Levels:           7  (CARRY4=6 LUT4=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( 8.576 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clockdv/buf12/O
                         net (fo=618, routed)         1.715    -0.825    memIO/sound_reg/clk12
    SLICE_X87Y77         FDRE                                         r  memIO/sound_reg/period_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y77         FDRE (Prop_fdre_C_Q)         0.419    -0.406 r  memIO/sound_reg/period_reg[2]/Q
                         net (fo=4, routed)           0.675     0.269    memIO/sound_reg/period[2]
    SLICE_X86Y77         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.682     0.951 r  memIO/sound_reg/count_reg[0]_i_49/CO[3]
                         net (fo=1, routed)           0.000     0.951    memIO/sound_reg/count_reg[0]_i_49_n_0
    SLICE_X86Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.065 r  memIO/sound_reg/count_reg[0]_i_44/CO[3]
                         net (fo=1, routed)           0.000     1.065    memIO/sound_reg/count_reg[0]_i_44_n_0
    SLICE_X86Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.399 r  memIO/sound_reg/count_reg[0]_i_43/O[1]
                         net (fo=2, routed)           0.842     2.241    sound/count1[9]
    SLICE_X85Y80         LUT4 (Prop_lut4_I1_O)        0.303     2.544 r  sound/count[0]_i_30/O
                         net (fo=1, routed)           0.000     2.544    sound/count[0]_i_30_n_0
    SLICE_X85Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.094 r  sound/count_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.094    sound/count_reg[0]_i_13_n_0
    SLICE_X85Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.208 r  sound/count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.208    sound/count_reg[0]_i_3_n_0
    SLICE_X85Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.322 r  sound/count_reg[0]_i_1/CO[3]
                         net (fo=32, routed)          1.049     4.371    sound/clear
    SLICE_X83Y77         FDRE                                         r  sound/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    clockdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clockdv/buf100/O
                         net (fo=74, routed)          1.596     8.576    sound/clk100
    SLICE_X83Y77         FDRE                                         r  sound/count_reg[2]/C
                         clock pessimism              0.395     8.971    
                         clock uncertainty           -0.222     8.749    
    SLICE_X83Y77         FDRE (Setup_fdre_C_R)       -0.335     8.414    sound/count_reg[2]
  -------------------------------------------------------------------
                         required time                          8.414    
                         arrival time                          -4.371    
  -------------------------------------------------------------------
                         slack                                  4.043    

Slack (MET) :             4.043ns  (required time - arrival time)
  Source:                 memIO/sound_reg/period_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            sound/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        5.196ns  (logic 2.630ns (50.617%)  route 2.566ns (49.383%))
  Logic Levels:           7  (CARRY4=6 LUT4=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( 8.576 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clockdv/buf12/O
                         net (fo=618, routed)         1.715    -0.825    memIO/sound_reg/clk12
    SLICE_X87Y77         FDRE                                         r  memIO/sound_reg/period_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y77         FDRE (Prop_fdre_C_Q)         0.419    -0.406 r  memIO/sound_reg/period_reg[2]/Q
                         net (fo=4, routed)           0.675     0.269    memIO/sound_reg/period[2]
    SLICE_X86Y77         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.682     0.951 r  memIO/sound_reg/count_reg[0]_i_49/CO[3]
                         net (fo=1, routed)           0.000     0.951    memIO/sound_reg/count_reg[0]_i_49_n_0
    SLICE_X86Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.065 r  memIO/sound_reg/count_reg[0]_i_44/CO[3]
                         net (fo=1, routed)           0.000     1.065    memIO/sound_reg/count_reg[0]_i_44_n_0
    SLICE_X86Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.399 r  memIO/sound_reg/count_reg[0]_i_43/O[1]
                         net (fo=2, routed)           0.842     2.241    sound/count1[9]
    SLICE_X85Y80         LUT4 (Prop_lut4_I1_O)        0.303     2.544 r  sound/count[0]_i_30/O
                         net (fo=1, routed)           0.000     2.544    sound/count[0]_i_30_n_0
    SLICE_X85Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.094 r  sound/count_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.094    sound/count_reg[0]_i_13_n_0
    SLICE_X85Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.208 r  sound/count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.208    sound/count_reg[0]_i_3_n_0
    SLICE_X85Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.322 r  sound/count_reg[0]_i_1/CO[3]
                         net (fo=32, routed)          1.049     4.371    sound/clear
    SLICE_X83Y77         FDRE                                         r  sound/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    clockdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clockdv/buf100/O
                         net (fo=74, routed)          1.596     8.576    sound/clk100
    SLICE_X83Y77         FDRE                                         r  sound/count_reg[3]/C
                         clock pessimism              0.395     8.971    
                         clock uncertainty           -0.222     8.749    
    SLICE_X83Y77         FDRE (Setup_fdre_C_R)       -0.335     8.414    sound/count_reg[3]
  -------------------------------------------------------------------
                         required time                          8.414    
                         arrival time                          -4.371    
  -------------------------------------------------------------------
                         slack                                  4.043    

Slack (MET) :             4.066ns  (required time - arrival time)
  Source:                 memIO/sound_reg/period_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            sound/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        5.175ns  (logic 2.630ns (50.823%)  route 2.545ns (49.177%))
  Logic Levels:           7  (CARRY4=6 LUT4=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.422ns = ( 8.578 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clockdv/buf12/O
                         net (fo=618, routed)         1.715    -0.825    memIO/sound_reg/clk12
    SLICE_X87Y77         FDRE                                         r  memIO/sound_reg/period_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y77         FDRE (Prop_fdre_C_Q)         0.419    -0.406 r  memIO/sound_reg/period_reg[2]/Q
                         net (fo=4, routed)           0.675     0.269    memIO/sound_reg/period[2]
    SLICE_X86Y77         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.682     0.951 r  memIO/sound_reg/count_reg[0]_i_49/CO[3]
                         net (fo=1, routed)           0.000     0.951    memIO/sound_reg/count_reg[0]_i_49_n_0
    SLICE_X86Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.065 r  memIO/sound_reg/count_reg[0]_i_44/CO[3]
                         net (fo=1, routed)           0.000     1.065    memIO/sound_reg/count_reg[0]_i_44_n_0
    SLICE_X86Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.399 r  memIO/sound_reg/count_reg[0]_i_43/O[1]
                         net (fo=2, routed)           0.842     2.241    sound/count1[9]
    SLICE_X85Y80         LUT4 (Prop_lut4_I1_O)        0.303     2.544 r  sound/count[0]_i_30/O
                         net (fo=1, routed)           0.000     2.544    sound/count[0]_i_30_n_0
    SLICE_X85Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.094 r  sound/count_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.094    sound/count_reg[0]_i_13_n_0
    SLICE_X85Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.208 r  sound/count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.208    sound/count_reg[0]_i_3_n_0
    SLICE_X85Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.322 r  sound/count_reg[0]_i_1/CO[3]
                         net (fo=32, routed)          1.028     4.350    sound/clear
    SLICE_X83Y78         FDRE                                         r  sound/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    clockdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clockdv/buf100/O
                         net (fo=74, routed)          1.598     8.578    sound/clk100
    SLICE_X83Y78         FDRE                                         r  sound/count_reg[4]/C
                         clock pessimism              0.395     8.973    
                         clock uncertainty           -0.222     8.751    
    SLICE_X83Y78         FDRE (Setup_fdre_C_R)       -0.335     8.416    sound/count_reg[4]
  -------------------------------------------------------------------
                         required time                          8.416    
                         arrival time                          -4.350    
  -------------------------------------------------------------------
                         slack                                  4.066    

Slack (MET) :             4.066ns  (required time - arrival time)
  Source:                 memIO/sound_reg/period_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            sound/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        5.175ns  (logic 2.630ns (50.823%)  route 2.545ns (49.177%))
  Logic Levels:           7  (CARRY4=6 LUT4=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.422ns = ( 8.578 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clockdv/buf12/O
                         net (fo=618, routed)         1.715    -0.825    memIO/sound_reg/clk12
    SLICE_X87Y77         FDRE                                         r  memIO/sound_reg/period_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y77         FDRE (Prop_fdre_C_Q)         0.419    -0.406 r  memIO/sound_reg/period_reg[2]/Q
                         net (fo=4, routed)           0.675     0.269    memIO/sound_reg/period[2]
    SLICE_X86Y77         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.682     0.951 r  memIO/sound_reg/count_reg[0]_i_49/CO[3]
                         net (fo=1, routed)           0.000     0.951    memIO/sound_reg/count_reg[0]_i_49_n_0
    SLICE_X86Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.065 r  memIO/sound_reg/count_reg[0]_i_44/CO[3]
                         net (fo=1, routed)           0.000     1.065    memIO/sound_reg/count_reg[0]_i_44_n_0
    SLICE_X86Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.399 r  memIO/sound_reg/count_reg[0]_i_43/O[1]
                         net (fo=2, routed)           0.842     2.241    sound/count1[9]
    SLICE_X85Y80         LUT4 (Prop_lut4_I1_O)        0.303     2.544 r  sound/count[0]_i_30/O
                         net (fo=1, routed)           0.000     2.544    sound/count[0]_i_30_n_0
    SLICE_X85Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.094 r  sound/count_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.094    sound/count_reg[0]_i_13_n_0
    SLICE_X85Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.208 r  sound/count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.208    sound/count_reg[0]_i_3_n_0
    SLICE_X85Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.322 r  sound/count_reg[0]_i_1/CO[3]
                         net (fo=32, routed)          1.028     4.350    sound/clear
    SLICE_X83Y78         FDRE                                         r  sound/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    clockdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clockdv/buf100/O
                         net (fo=74, routed)          1.598     8.578    sound/clk100
    SLICE_X83Y78         FDRE                                         r  sound/count_reg[5]/C
                         clock pessimism              0.395     8.973    
                         clock uncertainty           -0.222     8.751    
    SLICE_X83Y78         FDRE (Setup_fdre_C_R)       -0.335     8.416    sound/count_reg[5]
  -------------------------------------------------------------------
                         required time                          8.416    
                         arrival time                          -4.350    
  -------------------------------------------------------------------
                         slack                                  4.066    

Slack (MET) :             4.066ns  (required time - arrival time)
  Source:                 memIO/sound_reg/period_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            sound/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        5.175ns  (logic 2.630ns (50.823%)  route 2.545ns (49.177%))
  Logic Levels:           7  (CARRY4=6 LUT4=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.422ns = ( 8.578 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clockdv/buf12/O
                         net (fo=618, routed)         1.715    -0.825    memIO/sound_reg/clk12
    SLICE_X87Y77         FDRE                                         r  memIO/sound_reg/period_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y77         FDRE (Prop_fdre_C_Q)         0.419    -0.406 r  memIO/sound_reg/period_reg[2]/Q
                         net (fo=4, routed)           0.675     0.269    memIO/sound_reg/period[2]
    SLICE_X86Y77         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.682     0.951 r  memIO/sound_reg/count_reg[0]_i_49/CO[3]
                         net (fo=1, routed)           0.000     0.951    memIO/sound_reg/count_reg[0]_i_49_n_0
    SLICE_X86Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.065 r  memIO/sound_reg/count_reg[0]_i_44/CO[3]
                         net (fo=1, routed)           0.000     1.065    memIO/sound_reg/count_reg[0]_i_44_n_0
    SLICE_X86Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.399 r  memIO/sound_reg/count_reg[0]_i_43/O[1]
                         net (fo=2, routed)           0.842     2.241    sound/count1[9]
    SLICE_X85Y80         LUT4 (Prop_lut4_I1_O)        0.303     2.544 r  sound/count[0]_i_30/O
                         net (fo=1, routed)           0.000     2.544    sound/count[0]_i_30_n_0
    SLICE_X85Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.094 r  sound/count_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.094    sound/count_reg[0]_i_13_n_0
    SLICE_X85Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.208 r  sound/count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.208    sound/count_reg[0]_i_3_n_0
    SLICE_X85Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.322 r  sound/count_reg[0]_i_1/CO[3]
                         net (fo=32, routed)          1.028     4.350    sound/clear
    SLICE_X83Y78         FDRE                                         r  sound/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    clockdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clockdv/buf100/O
                         net (fo=74, routed)          1.598     8.578    sound/clk100
    SLICE_X83Y78         FDRE                                         r  sound/count_reg[6]/C
                         clock pessimism              0.395     8.973    
                         clock uncertainty           -0.222     8.751    
    SLICE_X83Y78         FDRE (Setup_fdre_C_R)       -0.335     8.416    sound/count_reg[6]
  -------------------------------------------------------------------
                         required time                          8.416    
                         arrival time                          -4.350    
  -------------------------------------------------------------------
                         slack                                  4.066    

Slack (MET) :             4.066ns  (required time - arrival time)
  Source:                 memIO/sound_reg/period_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            sound/count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        5.175ns  (logic 2.630ns (50.823%)  route 2.545ns (49.177%))
  Logic Levels:           7  (CARRY4=6 LUT4=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.422ns = ( 8.578 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clockdv/buf12/O
                         net (fo=618, routed)         1.715    -0.825    memIO/sound_reg/clk12
    SLICE_X87Y77         FDRE                                         r  memIO/sound_reg/period_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y77         FDRE (Prop_fdre_C_Q)         0.419    -0.406 r  memIO/sound_reg/period_reg[2]/Q
                         net (fo=4, routed)           0.675     0.269    memIO/sound_reg/period[2]
    SLICE_X86Y77         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.682     0.951 r  memIO/sound_reg/count_reg[0]_i_49/CO[3]
                         net (fo=1, routed)           0.000     0.951    memIO/sound_reg/count_reg[0]_i_49_n_0
    SLICE_X86Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.065 r  memIO/sound_reg/count_reg[0]_i_44/CO[3]
                         net (fo=1, routed)           0.000     1.065    memIO/sound_reg/count_reg[0]_i_44_n_0
    SLICE_X86Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.399 r  memIO/sound_reg/count_reg[0]_i_43/O[1]
                         net (fo=2, routed)           0.842     2.241    sound/count1[9]
    SLICE_X85Y80         LUT4 (Prop_lut4_I1_O)        0.303     2.544 r  sound/count[0]_i_30/O
                         net (fo=1, routed)           0.000     2.544    sound/count[0]_i_30_n_0
    SLICE_X85Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.094 r  sound/count_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.094    sound/count_reg[0]_i_13_n_0
    SLICE_X85Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.208 r  sound/count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.208    sound/count_reg[0]_i_3_n_0
    SLICE_X85Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.322 r  sound/count_reg[0]_i_1/CO[3]
                         net (fo=32, routed)          1.028     4.350    sound/clear
    SLICE_X83Y78         FDRE                                         r  sound/count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    clockdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clockdv/buf100/O
                         net (fo=74, routed)          1.598     8.578    sound/clk100
    SLICE_X83Y78         FDRE                                         r  sound/count_reg[7]/C
                         clock pessimism              0.395     8.973    
                         clock uncertainty           -0.222     8.751    
    SLICE_X83Y78         FDRE (Setup_fdre_C_R)       -0.335     8.416    sound/count_reg[7]
  -------------------------------------------------------------------
                         required time                          8.416    
                         arrival time                          -4.350    
  -------------------------------------------------------------------
                         slack                                  4.066    

Slack (MET) :             4.070ns  (required time - arrival time)
  Source:                 memIO/sound_reg/period_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            sound/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        5.172ns  (logic 2.630ns (50.854%)  route 2.542ns (49.146%))
  Logic Levels:           7  (CARRY4=6 LUT4=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.421ns = ( 8.579 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clockdv/buf12/O
                         net (fo=618, routed)         1.715    -0.825    memIO/sound_reg/clk12
    SLICE_X87Y77         FDRE                                         r  memIO/sound_reg/period_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y77         FDRE (Prop_fdre_C_Q)         0.419    -0.406 r  memIO/sound_reg/period_reg[2]/Q
                         net (fo=4, routed)           0.675     0.269    memIO/sound_reg/period[2]
    SLICE_X86Y77         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.682     0.951 r  memIO/sound_reg/count_reg[0]_i_49/CO[3]
                         net (fo=1, routed)           0.000     0.951    memIO/sound_reg/count_reg[0]_i_49_n_0
    SLICE_X86Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.065 r  memIO/sound_reg/count_reg[0]_i_44/CO[3]
                         net (fo=1, routed)           0.000     1.065    memIO/sound_reg/count_reg[0]_i_44_n_0
    SLICE_X86Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.399 r  memIO/sound_reg/count_reg[0]_i_43/O[1]
                         net (fo=2, routed)           0.842     2.241    sound/count1[9]
    SLICE_X85Y80         LUT4 (Prop_lut4_I1_O)        0.303     2.544 r  sound/count[0]_i_30/O
                         net (fo=1, routed)           0.000     2.544    sound/count[0]_i_30_n_0
    SLICE_X85Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.094 r  sound/count_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.094    sound/count_reg[0]_i_13_n_0
    SLICE_X85Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.208 r  sound/count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.208    sound/count_reg[0]_i_3_n_0
    SLICE_X85Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.322 r  sound/count_reg[0]_i_1/CO[3]
                         net (fo=32, routed)          1.025     4.347    sound/clear
    SLICE_X83Y79         FDRE                                         r  sound/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    clockdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clockdv/buf100/O
                         net (fo=74, routed)          1.599     8.579    sound/clk100
    SLICE_X83Y79         FDRE                                         r  sound/count_reg[10]/C
                         clock pessimism              0.395     8.974    
                         clock uncertainty           -0.222     8.752    
    SLICE_X83Y79         FDRE (Setup_fdre_C_R)       -0.335     8.417    sound/count_reg[10]
  -------------------------------------------------------------------
                         required time                          8.417    
                         arrival time                          -4.347    
  -------------------------------------------------------------------
                         slack                                  4.070    

Slack (MET) :             4.070ns  (required time - arrival time)
  Source:                 memIO/sound_reg/period_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            sound/count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        5.172ns  (logic 2.630ns (50.854%)  route 2.542ns (49.146%))
  Logic Levels:           7  (CARRY4=6 LUT4=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.421ns = ( 8.579 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clockdv/buf12/O
                         net (fo=618, routed)         1.715    -0.825    memIO/sound_reg/clk12
    SLICE_X87Y77         FDRE                                         r  memIO/sound_reg/period_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y77         FDRE (Prop_fdre_C_Q)         0.419    -0.406 r  memIO/sound_reg/period_reg[2]/Q
                         net (fo=4, routed)           0.675     0.269    memIO/sound_reg/period[2]
    SLICE_X86Y77         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.682     0.951 r  memIO/sound_reg/count_reg[0]_i_49/CO[3]
                         net (fo=1, routed)           0.000     0.951    memIO/sound_reg/count_reg[0]_i_49_n_0
    SLICE_X86Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.065 r  memIO/sound_reg/count_reg[0]_i_44/CO[3]
                         net (fo=1, routed)           0.000     1.065    memIO/sound_reg/count_reg[0]_i_44_n_0
    SLICE_X86Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.399 r  memIO/sound_reg/count_reg[0]_i_43/O[1]
                         net (fo=2, routed)           0.842     2.241    sound/count1[9]
    SLICE_X85Y80         LUT4 (Prop_lut4_I1_O)        0.303     2.544 r  sound/count[0]_i_30/O
                         net (fo=1, routed)           0.000     2.544    sound/count[0]_i_30_n_0
    SLICE_X85Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.094 r  sound/count_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.094    sound/count_reg[0]_i_13_n_0
    SLICE_X85Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.208 r  sound/count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.208    sound/count_reg[0]_i_3_n_0
    SLICE_X85Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.322 r  sound/count_reg[0]_i_1/CO[3]
                         net (fo=32, routed)          1.025     4.347    sound/clear
    SLICE_X83Y79         FDRE                                         r  sound/count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    clockdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clockdv/buf100/O
                         net (fo=74, routed)          1.599     8.579    sound/clk100
    SLICE_X83Y79         FDRE                                         r  sound/count_reg[11]/C
                         clock pessimism              0.395     8.974    
                         clock uncertainty           -0.222     8.752    
    SLICE_X83Y79         FDRE (Setup_fdre_C_R)       -0.335     8.417    sound/count_reg[11]
  -------------------------------------------------------------------
                         required time                          8.417    
                         arrival time                          -4.347    
  -------------------------------------------------------------------
                         slack                                  4.070    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.563ns  (arrival time - required time)
  Source:                 memIO/sound_reg/period_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            sound/count_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.119ns  (logic 0.434ns (38.794%)  route 0.685ns (61.206%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clockdv/buf12/O
                         net (fo=618, routed)         0.595    -0.569    memIO/sound_reg/clk12
    SLICE_X87Y76         FDRE                                         r  memIO/sound_reg/period_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  memIO/sound_reg/period_reg[0]/Q
                         net (fo=3, routed)           0.397    -0.031    sound/Q[0]
    SLICE_X85Y79         LUT4 (Prop_lut4_I0_O)        0.044     0.013 r  sound/count[0]_i_38/O
                         net (fo=1, routed)           0.000     0.013    sound/count[0]_i_38_n_0
    SLICE_X85Y79         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132     0.145 r  sound/count_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000     0.145    sound/count_reg[0]_i_23_n_0
    SLICE_X85Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.184 r  sound/count_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     0.184    sound/count_reg[0]_i_13_n_0
    SLICE_X85Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.223 r  sound/count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.223    sound/count_reg[0]_i_3_n_0
    SLICE_X85Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.262 r  sound/count_reg[0]_i_1/CO[3]
                         net (fo=32, routed)          0.288     0.549    sound/clear
    SLICE_X83Y82         FDRE                                         r  sound/count_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    clockdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clockdv/buf100/O
                         net (fo=74, routed)          0.870    -0.803    sound/clk100
    SLICE_X83Y82         FDRE                                         r  sound/count_reg[20]/C
                         clock pessimism              0.557    -0.247    
                         clock uncertainty            0.222    -0.024    
    SLICE_X83Y82         FDRE (Hold_fdre_C_R)         0.011    -0.013    sound/count_reg[20]
  -------------------------------------------------------------------
                         required time                          0.013    
                         arrival time                           0.549    
  -------------------------------------------------------------------
                         slack                                  0.563    

Slack (MET) :             0.563ns  (arrival time - required time)
  Source:                 memIO/sound_reg/period_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            sound/count_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.119ns  (logic 0.434ns (38.794%)  route 0.685ns (61.206%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clockdv/buf12/O
                         net (fo=618, routed)         0.595    -0.569    memIO/sound_reg/clk12
    SLICE_X87Y76         FDRE                                         r  memIO/sound_reg/period_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  memIO/sound_reg/period_reg[0]/Q
                         net (fo=3, routed)           0.397    -0.031    sound/Q[0]
    SLICE_X85Y79         LUT4 (Prop_lut4_I0_O)        0.044     0.013 r  sound/count[0]_i_38/O
                         net (fo=1, routed)           0.000     0.013    sound/count[0]_i_38_n_0
    SLICE_X85Y79         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132     0.145 r  sound/count_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000     0.145    sound/count_reg[0]_i_23_n_0
    SLICE_X85Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.184 r  sound/count_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     0.184    sound/count_reg[0]_i_13_n_0
    SLICE_X85Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.223 r  sound/count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.223    sound/count_reg[0]_i_3_n_0
    SLICE_X85Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.262 r  sound/count_reg[0]_i_1/CO[3]
                         net (fo=32, routed)          0.288     0.549    sound/clear
    SLICE_X83Y82         FDRE                                         r  sound/count_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    clockdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clockdv/buf100/O
                         net (fo=74, routed)          0.870    -0.803    sound/clk100
    SLICE_X83Y82         FDRE                                         r  sound/count_reg[21]/C
                         clock pessimism              0.557    -0.247    
                         clock uncertainty            0.222    -0.024    
    SLICE_X83Y82         FDRE (Hold_fdre_C_R)         0.011    -0.013    sound/count_reg[21]
  -------------------------------------------------------------------
                         required time                          0.013    
                         arrival time                           0.549    
  -------------------------------------------------------------------
                         slack                                  0.563    

Slack (MET) :             0.563ns  (arrival time - required time)
  Source:                 memIO/sound_reg/period_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            sound/count_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.119ns  (logic 0.434ns (38.794%)  route 0.685ns (61.206%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clockdv/buf12/O
                         net (fo=618, routed)         0.595    -0.569    memIO/sound_reg/clk12
    SLICE_X87Y76         FDRE                                         r  memIO/sound_reg/period_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  memIO/sound_reg/period_reg[0]/Q
                         net (fo=3, routed)           0.397    -0.031    sound/Q[0]
    SLICE_X85Y79         LUT4 (Prop_lut4_I0_O)        0.044     0.013 r  sound/count[0]_i_38/O
                         net (fo=1, routed)           0.000     0.013    sound/count[0]_i_38_n_0
    SLICE_X85Y79         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132     0.145 r  sound/count_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000     0.145    sound/count_reg[0]_i_23_n_0
    SLICE_X85Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.184 r  sound/count_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     0.184    sound/count_reg[0]_i_13_n_0
    SLICE_X85Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.223 r  sound/count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.223    sound/count_reg[0]_i_3_n_0
    SLICE_X85Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.262 r  sound/count_reg[0]_i_1/CO[3]
                         net (fo=32, routed)          0.288     0.549    sound/clear
    SLICE_X83Y82         FDRE                                         r  sound/count_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    clockdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clockdv/buf100/O
                         net (fo=74, routed)          0.870    -0.803    sound/clk100
    SLICE_X83Y82         FDRE                                         r  sound/count_reg[22]/C
                         clock pessimism              0.557    -0.247    
                         clock uncertainty            0.222    -0.024    
    SLICE_X83Y82         FDRE (Hold_fdre_C_R)         0.011    -0.013    sound/count_reg[22]
  -------------------------------------------------------------------
                         required time                          0.013    
                         arrival time                           0.549    
  -------------------------------------------------------------------
                         slack                                  0.563    

Slack (MET) :             0.563ns  (arrival time - required time)
  Source:                 memIO/sound_reg/period_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            sound/count_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.119ns  (logic 0.434ns (38.794%)  route 0.685ns (61.206%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clockdv/buf12/O
                         net (fo=618, routed)         0.595    -0.569    memIO/sound_reg/clk12
    SLICE_X87Y76         FDRE                                         r  memIO/sound_reg/period_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  memIO/sound_reg/period_reg[0]/Q
                         net (fo=3, routed)           0.397    -0.031    sound/Q[0]
    SLICE_X85Y79         LUT4 (Prop_lut4_I0_O)        0.044     0.013 r  sound/count[0]_i_38/O
                         net (fo=1, routed)           0.000     0.013    sound/count[0]_i_38_n_0
    SLICE_X85Y79         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132     0.145 r  sound/count_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000     0.145    sound/count_reg[0]_i_23_n_0
    SLICE_X85Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.184 r  sound/count_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     0.184    sound/count_reg[0]_i_13_n_0
    SLICE_X85Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.223 r  sound/count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.223    sound/count_reg[0]_i_3_n_0
    SLICE_X85Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.262 r  sound/count_reg[0]_i_1/CO[3]
                         net (fo=32, routed)          0.288     0.549    sound/clear
    SLICE_X83Y82         FDRE                                         r  sound/count_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    clockdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clockdv/buf100/O
                         net (fo=74, routed)          0.870    -0.803    sound/clk100
    SLICE_X83Y82         FDRE                                         r  sound/count_reg[23]/C
                         clock pessimism              0.557    -0.247    
                         clock uncertainty            0.222    -0.024    
    SLICE_X83Y82         FDRE (Hold_fdre_C_R)         0.011    -0.013    sound/count_reg[23]
  -------------------------------------------------------------------
                         required time                          0.013    
                         arrival time                           0.549    
  -------------------------------------------------------------------
                         slack                                  0.563    

Slack (MET) :             0.608ns  (arrival time - required time)
  Source:                 memIO/sound_reg/period_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            sound/count_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.165ns  (logic 0.434ns (37.262%)  route 0.731ns (62.738%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clockdv/buf12/O
                         net (fo=618, routed)         0.595    -0.569    memIO/sound_reg/clk12
    SLICE_X87Y76         FDRE                                         r  memIO/sound_reg/period_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  memIO/sound_reg/period_reg[0]/Q
                         net (fo=3, routed)           0.397    -0.031    sound/Q[0]
    SLICE_X85Y79         LUT4 (Prop_lut4_I0_O)        0.044     0.013 r  sound/count[0]_i_38/O
                         net (fo=1, routed)           0.000     0.013    sound/count[0]_i_38_n_0
    SLICE_X85Y79         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132     0.145 r  sound/count_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000     0.145    sound/count_reg[0]_i_23_n_0
    SLICE_X85Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.184 r  sound/count_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     0.184    sound/count_reg[0]_i_13_n_0
    SLICE_X85Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.223 r  sound/count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.223    sound/count_reg[0]_i_3_n_0
    SLICE_X85Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.262 r  sound/count_reg[0]_i_1/CO[3]
                         net (fo=32, routed)          0.334     0.595    sound/clear
    SLICE_X83Y83         FDRE                                         r  sound/count_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    clockdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clockdv/buf100/O
                         net (fo=74, routed)          0.871    -0.802    sound/clk100
    SLICE_X83Y83         FDRE                                         r  sound/count_reg[24]/C
                         clock pessimism              0.557    -0.246    
                         clock uncertainty            0.222    -0.023    
    SLICE_X83Y83         FDRE (Hold_fdre_C_R)         0.011    -0.012    sound/count_reg[24]
  -------------------------------------------------------------------
                         required time                          0.012    
                         arrival time                           0.595    
  -------------------------------------------------------------------
                         slack                                  0.608    

Slack (MET) :             0.608ns  (arrival time - required time)
  Source:                 memIO/sound_reg/period_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            sound/count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.165ns  (logic 0.434ns (37.262%)  route 0.731ns (62.738%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clockdv/buf12/O
                         net (fo=618, routed)         0.595    -0.569    memIO/sound_reg/clk12
    SLICE_X87Y76         FDRE                                         r  memIO/sound_reg/period_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  memIO/sound_reg/period_reg[0]/Q
                         net (fo=3, routed)           0.397    -0.031    sound/Q[0]
    SLICE_X85Y79         LUT4 (Prop_lut4_I0_O)        0.044     0.013 r  sound/count[0]_i_38/O
                         net (fo=1, routed)           0.000     0.013    sound/count[0]_i_38_n_0
    SLICE_X85Y79         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132     0.145 r  sound/count_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000     0.145    sound/count_reg[0]_i_23_n_0
    SLICE_X85Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.184 r  sound/count_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     0.184    sound/count_reg[0]_i_13_n_0
    SLICE_X85Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.223 r  sound/count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.223    sound/count_reg[0]_i_3_n_0
    SLICE_X85Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.262 r  sound/count_reg[0]_i_1/CO[3]
                         net (fo=32, routed)          0.334     0.595    sound/clear
    SLICE_X83Y83         FDRE                                         r  sound/count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    clockdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clockdv/buf100/O
                         net (fo=74, routed)          0.871    -0.802    sound/clk100
    SLICE_X83Y83         FDRE                                         r  sound/count_reg[25]/C
                         clock pessimism              0.557    -0.246    
                         clock uncertainty            0.222    -0.023    
    SLICE_X83Y83         FDRE (Hold_fdre_C_R)         0.011    -0.012    sound/count_reg[25]
  -------------------------------------------------------------------
                         required time                          0.012    
                         arrival time                           0.595    
  -------------------------------------------------------------------
                         slack                                  0.608    

Slack (MET) :             0.608ns  (arrival time - required time)
  Source:                 memIO/sound_reg/period_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            sound/count_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.165ns  (logic 0.434ns (37.262%)  route 0.731ns (62.738%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clockdv/buf12/O
                         net (fo=618, routed)         0.595    -0.569    memIO/sound_reg/clk12
    SLICE_X87Y76         FDRE                                         r  memIO/sound_reg/period_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  memIO/sound_reg/period_reg[0]/Q
                         net (fo=3, routed)           0.397    -0.031    sound/Q[0]
    SLICE_X85Y79         LUT4 (Prop_lut4_I0_O)        0.044     0.013 r  sound/count[0]_i_38/O
                         net (fo=1, routed)           0.000     0.013    sound/count[0]_i_38_n_0
    SLICE_X85Y79         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132     0.145 r  sound/count_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000     0.145    sound/count_reg[0]_i_23_n_0
    SLICE_X85Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.184 r  sound/count_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     0.184    sound/count_reg[0]_i_13_n_0
    SLICE_X85Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.223 r  sound/count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.223    sound/count_reg[0]_i_3_n_0
    SLICE_X85Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.262 r  sound/count_reg[0]_i_1/CO[3]
                         net (fo=32, routed)          0.334     0.595    sound/clear
    SLICE_X83Y83         FDRE                                         r  sound/count_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    clockdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clockdv/buf100/O
                         net (fo=74, routed)          0.871    -0.802    sound/clk100
    SLICE_X83Y83         FDRE                                         r  sound/count_reg[26]/C
                         clock pessimism              0.557    -0.246    
                         clock uncertainty            0.222    -0.023    
    SLICE_X83Y83         FDRE (Hold_fdre_C_R)         0.011    -0.012    sound/count_reg[26]
  -------------------------------------------------------------------
                         required time                          0.012    
                         arrival time                           0.595    
  -------------------------------------------------------------------
                         slack                                  0.608    

Slack (MET) :             0.608ns  (arrival time - required time)
  Source:                 memIO/sound_reg/period_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            sound/count_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.165ns  (logic 0.434ns (37.262%)  route 0.731ns (62.738%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clockdv/buf12/O
                         net (fo=618, routed)         0.595    -0.569    memIO/sound_reg/clk12
    SLICE_X87Y76         FDRE                                         r  memIO/sound_reg/period_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  memIO/sound_reg/period_reg[0]/Q
                         net (fo=3, routed)           0.397    -0.031    sound/Q[0]
    SLICE_X85Y79         LUT4 (Prop_lut4_I0_O)        0.044     0.013 r  sound/count[0]_i_38/O
                         net (fo=1, routed)           0.000     0.013    sound/count[0]_i_38_n_0
    SLICE_X85Y79         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132     0.145 r  sound/count_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000     0.145    sound/count_reg[0]_i_23_n_0
    SLICE_X85Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.184 r  sound/count_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     0.184    sound/count_reg[0]_i_13_n_0
    SLICE_X85Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.223 r  sound/count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.223    sound/count_reg[0]_i_3_n_0
    SLICE_X85Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.262 r  sound/count_reg[0]_i_1/CO[3]
                         net (fo=32, routed)          0.334     0.595    sound/clear
    SLICE_X83Y83         FDRE                                         r  sound/count_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    clockdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clockdv/buf100/O
                         net (fo=74, routed)          0.871    -0.802    sound/clk100
    SLICE_X83Y83         FDRE                                         r  sound/count_reg[27]/C
                         clock pessimism              0.557    -0.246    
                         clock uncertainty            0.222    -0.023    
    SLICE_X83Y83         FDRE (Hold_fdre_C_R)         0.011    -0.012    sound/count_reg[27]
  -------------------------------------------------------------------
                         required time                          0.012    
                         arrival time                           0.595    
  -------------------------------------------------------------------
                         slack                                  0.608    

Slack (MET) :             0.611ns  (arrival time - required time)
  Source:                 memIO/sound_reg/period_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            sound/count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.169ns  (logic 0.434ns (37.128%)  route 0.735ns (62.872%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clockdv/buf12/O
                         net (fo=618, routed)         0.595    -0.569    memIO/sound_reg/clk12
    SLICE_X87Y76         FDRE                                         r  memIO/sound_reg/period_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  memIO/sound_reg/period_reg[0]/Q
                         net (fo=3, routed)           0.397    -0.031    sound/Q[0]
    SLICE_X85Y79         LUT4 (Prop_lut4_I0_O)        0.044     0.013 r  sound/count[0]_i_38/O
                         net (fo=1, routed)           0.000     0.013    sound/count[0]_i_38_n_0
    SLICE_X85Y79         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132     0.145 r  sound/count_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000     0.145    sound/count_reg[0]_i_23_n_0
    SLICE_X85Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.184 r  sound/count_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     0.184    sound/count_reg[0]_i_13_n_0
    SLICE_X85Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.223 r  sound/count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.223    sound/count_reg[0]_i_3_n_0
    SLICE_X85Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.262 r  sound/count_reg[0]_i_1/CO[3]
                         net (fo=32, routed)          0.338     0.600    sound/clear
    SLICE_X83Y84         FDRE                                         r  sound/count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    clockdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clockdv/buf100/O
                         net (fo=74, routed)          0.872    -0.801    sound/clk100
    SLICE_X83Y84         FDRE                                         r  sound/count_reg[28]/C
                         clock pessimism              0.557    -0.245    
                         clock uncertainty            0.222    -0.022    
    SLICE_X83Y84         FDRE (Hold_fdre_C_R)         0.011    -0.011    sound/count_reg[28]
  -------------------------------------------------------------------
                         required time                          0.011    
                         arrival time                           0.600    
  -------------------------------------------------------------------
                         slack                                  0.611    

Slack (MET) :             0.611ns  (arrival time - required time)
  Source:                 memIO/sound_reg/period_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            sound/count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.169ns  (logic 0.434ns (37.128%)  route 0.735ns (62.872%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clockdv/buf12/O
                         net (fo=618, routed)         0.595    -0.569    memIO/sound_reg/clk12
    SLICE_X87Y76         FDRE                                         r  memIO/sound_reg/period_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  memIO/sound_reg/period_reg[0]/Q
                         net (fo=3, routed)           0.397    -0.031    sound/Q[0]
    SLICE_X85Y79         LUT4 (Prop_lut4_I0_O)        0.044     0.013 r  sound/count[0]_i_38/O
                         net (fo=1, routed)           0.000     0.013    sound/count[0]_i_38_n_0
    SLICE_X85Y79         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132     0.145 r  sound/count_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000     0.145    sound/count_reg[0]_i_23_n_0
    SLICE_X85Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.184 r  sound/count_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     0.184    sound/count_reg[0]_i_13_n_0
    SLICE_X85Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.223 r  sound/count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.223    sound/count_reg[0]_i_3_n_0
    SLICE_X85Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.262 r  sound/count_reg[0]_i_1/CO[3]
                         net (fo=32, routed)          0.338     0.600    sound/clear
    SLICE_X83Y84         FDRE                                         r  sound/count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    clockdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clockdv/buf100/O
                         net (fo=74, routed)          0.872    -0.801    sound/clk100
    SLICE_X83Y84         FDRE                                         r  sound/count_reg[29]/C
                         clock pessimism              0.557    -0.245    
                         clock uncertainty            0.222    -0.022    
    SLICE_X83Y84         FDRE (Hold_fdre_C_R)         0.011    -0.011    sound/count_reg[29]
  -------------------------------------------------------------------
                         required time                          0.011    
                         arrival time                           0.600    
  -------------------------------------------------------------------
                         slack                                  0.611    





---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout3

Setup :            0  Failing Endpoints,  Worst Slack        5.779ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.900ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.779ns  (required time - arrival time)
  Source:                 clockdv/start_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockdv/buf12/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@80.000ns - clkout0 rise@70.000ns)
  Data Path Delay:        2.053ns  (logic 0.715ns (34.819%)  route 1.338ns (65.181%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.112ns = ( 76.888 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.930ns = ( 69.070 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   70.000    70.000 r  
    E3                                                0.000    70.000 r  clock (IN)
                         net (fo=0)                   0.000    70.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482    71.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.233    72.715    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    65.645 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.719    67.364    clockdv/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    67.460 r  clockdv/clkout0_BUFG_inst/O
                         net (fo=3, routed)           1.610    69.070    clockdv/clkout0_BUFG
    SLICE_X52Y100        FDRE                                         r  clockdv/start_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y100        FDRE (Prop_fdre_C_Q)         0.419    69.489 r  clockdv/start_cnt_reg[2]/Q
                         net (fo=4, routed)           0.697    70.186    clockdv/p_0_in
    SLICE_X52Y100        LUT2 (Prop_lut2_I1_O)        0.296    70.482 f  clockdv/I1_i_1/O
                         net (fo=4, routed)           0.642    71.123    clockdv/not_clock_enable
    BUFGCTRL_X0Y16       BUFGCTRL                                     r  clockdv/buf12/CE0  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clock (IN)
                         net (fo=0)                   0.000    80.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324    75.249 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.639    76.888    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL                                     r  clockdv/buf12/I0
                         clock pessimism              0.395    77.284    
                         clock uncertainty           -0.222    77.062    
    BUFGCTRL_X0Y16       BUFGCTRL (Setup_bufgctrl_I0_CE0)
                                                     -0.159    76.903    clockdv/buf12
  -------------------------------------------------------------------
                         required time                         76.903    
                         arrival time                         -71.123    
  -------------------------------------------------------------------
                         slack                                  5.779    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.900ns  (arrival time - required time)
  Source:                 clockdv/start_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockdv/buf12/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.741ns  (logic 0.226ns (30.481%)  route 0.515ns (69.519%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.540ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.702ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    clockdv/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockdv/clkout0_BUFG_inst/O
                         net (fo=3, routed)           0.559    -0.605    clockdv/clkout0_BUFG
    SLICE_X52Y100        FDRE                                         r  clockdv/start_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y100        FDRE (Prop_fdre_C_Q)         0.128    -0.477 r  clockdv/start_cnt_reg[2]/Q
                         net (fo=4, routed)           0.253    -0.224    clockdv/p_0_in
    SLICE_X52Y100        LUT2 (Prop_lut2_I1_O)        0.098    -0.126 f  clockdv/I1_i_1/O
                         net (fo=4, routed)           0.263     0.136    clockdv/not_clock_enable
    BUFGCTRL_X0Y16       BUFGCTRL                                     r  clockdv/buf12/CE0  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL                                     r  clockdv/buf12/I0
                         clock pessimism              0.557    -1.145    
                         clock uncertainty            0.222    -0.923    
    BUFGCTRL_X0Y16       BUFGCTRL (Hold_bufgctrl_I0_CE0)
                                                      0.159    -0.764    clockdv/buf12
  -------------------------------------------------------------------
                         required time                          0.764    
                         arrival time                           0.136    
  -------------------------------------------------------------------
                         slack                                  0.900    





