//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-37061995
// Cuda compilation tools, release 13.1, V13.1.115
// Based on NVVM 21.0.0
//

.version 9.1
.target sm_120
.address_size 64

	// .globl	feature_merge_kernel

.visible .entry feature_merge_kernel(
	.param .u64 .ptr .align 1 feature_merge_kernel_param_0,
	.param .u64 .ptr .align 1 feature_merge_kernel_param_1,
	.param .u64 .ptr .align 1 feature_merge_kernel_param_2,
	.param .u32 feature_merge_kernel_param_3
)
.maxntid 128
{
	.reg .pred 	%p<3>;
	.reg .b32 	%r<25>;
	.reg .b64 	%rd<21>;

	ld.param.b64 	%rd8, [feature_merge_kernel_param_0];
	ld.param.b64 	%rd9, [feature_merge_kernel_param_1];
	ld.param.b64 	%rd10, [feature_merge_kernel_param_2];
	ld.param.b32 	%r5, [feature_merge_kernel_param_3];
	mov.u32 	%r6, %ctaid.x;
	mov.u32 	%r7, %ntid.x;
	mov.u32 	%r8, %tid.x;
	mad.lo.s32 	%r1, %r6, %r7, %r8;
	setp.ge.s32 	%p1, %r1, %r5;
	@%p1 bra 	$L__BB0_4;
	cvta.to.global.u64 	%rd11, %rd10;
	mul.lo.s32 	%r10, %r1, 136;
	shl.b32 	%r2, %r1, 2;
	mul.lo.s32 	%r11, %r1, 140;
	mul.wide.s32 	%rd12, %r11, 4;
	add.s64 	%rd1, %rd11, %rd12;
	mul.wide.s32 	%rd13, %r10, 4;
	cvta.to.global.u64 	%rd14, %rd8;
	add.s64 	%rd15, %rd13, %rd14;
	add.s64 	%rd20, %rd15, 16;
	add.s64 	%rd19, %rd1, 16;
	mov.b32 	%r24, 0;
$L__BB0_2:
	.pragma "nounroll";
	ld.global.nc.b32 	%r12, [%rd20+-16];
	st.global.b32 	[%rd19+-16], %r12;
	ld.global.nc.b32 	%r13, [%rd20+-12];
	st.global.b32 	[%rd19+-12], %r13;
	ld.global.nc.b32 	%r14, [%rd20+-8];
	st.global.b32 	[%rd19+-8], %r14;
	ld.global.nc.b32 	%r15, [%rd20+-4];
	st.global.b32 	[%rd19+-4], %r15;
	ld.global.nc.b32 	%r16, [%rd20];
	st.global.b32 	[%rd19], %r16;
	ld.global.nc.b32 	%r17, [%rd20+4];
	st.global.b32 	[%rd19+4], %r17;
	ld.global.nc.b32 	%r18, [%rd20+8];
	st.global.b32 	[%rd19+8], %r18;
	ld.global.nc.b32 	%r19, [%rd20+12];
	st.global.b32 	[%rd19+12], %r19;
	add.s32 	%r24, %r24, 8;
	add.s64 	%rd20, %rd20, 32;
	add.s64 	%rd19, %rd19, 32;
	setp.ne.s32 	%p2, %r24, 136;
	@%p2 bra 	$L__BB0_2;
	cvta.to.global.u64 	%rd16, %rd9;
	mul.wide.s32 	%rd17, %r2, 4;
	add.s64 	%rd18, %rd16, %rd17;
	ld.global.nc.b32 	%r20, [%rd18];
	st.global.b32 	[%rd1+544], %r20;
	ld.global.nc.b32 	%r21, [%rd18+4];
	st.global.b32 	[%rd1+548], %r21;
	ld.global.nc.b32 	%r22, [%rd18+8];
	st.global.b32 	[%rd1+552], %r22;
	ld.global.nc.b32 	%r23, [%rd18+12];
	st.global.b32 	[%rd1+556], %r23;
$L__BB0_4:
	ret;

}
