<stg><name>Read</name>


<trans_list>

<trans id="78" from="1" to="2">
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="81" from="2" to="3">
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:0  %reset_V_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %reset_V)

]]></Node>
<StgValue><ssdm name="reset_V_read"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %m_axis_tready_V_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %m_axis_tready_V)

]]></Node>
<StgValue><ssdm name="m_axis_tready_V_read"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %reset_V_read, label %1, label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="reset_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  store i32 0, i32* @Queue_ap_axis_size, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="reset_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  store i4 0, i4* @Queue_wr_pos_V_1, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="reset_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:2  store i4 0, i4* @Queue_rd_pos_V_1, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="reset_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  store i32 0, i32* @Queue_size, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="reset_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:4  store i4 0, i4* @Queue_wr_pos_V, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="reset_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:5  store i4 0, i4* @Queue_rd_pos_V, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="reset_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="4" op_0_bw="4">
<![CDATA[
._crit_edge:0  %Queue_rd_pos_V_1_lo = load i4* @Queue_rd_pos_V_1, align 1

]]></Node>
<StgValue><ssdm name="Queue_rd_pos_V_1_lo"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="4">
<![CDATA[
._crit_edge:1  %tmp_i = zext i4 %Queue_rd_pos_V_1_lo to i64

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="4" op_0_bw="417" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:2  %Queue_buffer_packet_2 = getelementptr [16 x i417]* @Queue_buffer_packet, i64 0, i64 %tmp_i

]]></Node>
<StgValue><ssdm name="Queue_buffer_packet_2"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="417" op_0_bw="4">
<![CDATA[
._crit_edge:3  %transfer_packet_V = load i417* %Queue_buffer_packet_2, align 8

]]></Node>
<StgValue><ssdm name="transfer_packet_V"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="4" op_0_bw="4">
<![CDATA[
._crit_edge:6  %Queue_rd_pos_V_load = load i4* @Queue_rd_pos_V, align 1

]]></Node>
<StgValue><ssdm name="Queue_rd_pos_V_load"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="4">
<![CDATA[
._crit_edge:7  %tmp_i2 = zext i4 %Queue_rd_pos_V_load to i64

]]></Node>
<StgValue><ssdm name="tmp_i2"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:8  %Queue_buffer_V_addr = getelementptr [16 x i8]* @Queue_buffer_V, i64 0, i64 %tmp_i2

]]></Node>
<StgValue><ssdm name="Queue_buffer_V_addr"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="8" op_0_bw="4">
<![CDATA[
._crit_edge:9  %Queue_buffer_V_load = load i8* %Queue_buffer_V_addr, align 1

]]></Node>
<StgValue><ssdm name="Queue_buffer_V_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="22" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="417" op_0_bw="4">
<![CDATA[
._crit_edge:3  %transfer_packet_V = load i417* %Queue_buffer_packet_2, align 8

]]></Node>
<StgValue><ssdm name="transfer_packet_V"/></StgValue>
</operation>

<operation id="23" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:4  %Queue_size_load_2 = load i32* @Queue_ap_axis_size, align 4

]]></Node>
<StgValue><ssdm name="Queue_size_load_2"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="128" op_0_bw="128" op_1_bw="417" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:5  %sth_V_2 = call i128 @_ssdm_op_PartSelect.i128.i417.i32.i32(i417 %transfer_packet_V, i32 288, i32 415)

]]></Node>
<StgValue><ssdm name="sth_V_2"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="8" op_0_bw="4">
<![CDATA[
._crit_edge:9  %Queue_buffer_V_load = load i8* %Queue_buffer_V_addr, align 1

]]></Node>
<StgValue><ssdm name="Queue_buffer_V_load"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:10  %Queue_size_load = load i32* @Queue_size, align 4

]]></Node>
<StgValue><ssdm name="Queue_size_load"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:11  %val_assign = icmp eq i32 %Queue_size_load, 0

]]></Node>
<StgValue><ssdm name="val_assign"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:12  %this_assign_s = icmp ne i32 %Queue_size_load_2, 0

]]></Node>
<StgValue><ssdm name="this_assign_s"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="417" op_2_bw="32">
<![CDATA[
._crit_edge:13  %tmp_13 = call i1 @_ssdm_op_BitSelect.i1.i417.i32(i417 %transfer_packet_V, i32 416)

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:14  %state_1_load = load i32* @state_1, align 4

]]></Node>
<StgValue><ssdm name="state_1_load"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="2" op_0_bw="32">
<![CDATA[
._crit_edge:15  %tmp_14 = trunc i32 %state_1_load to i2

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="8" op_3_bw="32" op_4_bw="32">
<![CDATA[
._crit_edge:16  %p_Result_s = call i128 @llvm.part.set.i128.i8(i128 %sth_V_2, i8 %Queue_buffer_V_load, i32 24, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge:17  %brmerge_demorgan_i = and i1 %this_assign_s, %m_axis_tready_V_read

]]></Node>
<StgValue><ssdm name="brmerge_demorgan_i"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge:18  %sel_tmp_i = icmp eq i2 %tmp_14, 0

]]></Node>
<StgValue><ssdm name="sel_tmp_i"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge:19  %sel_tmp2_i = icmp eq i2 %tmp_14, 1

]]></Node>
<StgValue><ssdm name="sel_tmp2_i"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge:20  %sel_tmp3_i = and i1 %sel_tmp2_i, %val_assign

]]></Node>
<StgValue><ssdm name="sel_tmp3_i"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge:21  %not_sel_tmp3_i = xor i1 %sel_tmp3_i, true

]]></Node>
<StgValue><ssdm name="not_sel_tmp3_i"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge:22  %tmp = and i1 %tmp_13, %this_assign_s

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge:23  %tmp2 = and i1 %sel_tmp_i, %not_sel_tmp3_i

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge:24  %tmp1 = and i1 %tmp2, %m_axis_tready_V_read

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge:25  %sel_tmp4_i = and i1 %tmp1, %tmp

]]></Node>
<StgValue><ssdm name="sel_tmp4_i"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge:26  %sel_tmp6_i = xor i1 %val_assign, true

]]></Node>
<StgValue><ssdm name="sel_tmp6_i"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge:27  %sel_tmp7_i = and i1 %sel_tmp2_i, %sel_tmp6_i

]]></Node>
<StgValue><ssdm name="sel_tmp7_i"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
._crit_edge:28  %state_1_flag_1_i = select i1 %sel_tmp7_i, i1 %brmerge_demorgan_i, i1 %sel_tmp4_i

]]></Node>
<StgValue><ssdm name="state_1_flag_1_i"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge:29  %sel_tmp2_i_not = xor i1 %sel_tmp2_i, true

]]></Node>
<StgValue><ssdm name="sel_tmp2_i_not"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge:30  %not_sel_tmp7_i = or i1 %val_assign, %sel_tmp2_i_not

]]></Node>
<StgValue><ssdm name="not_sel_tmp7_i"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge:31  %send_packet_V = or i1 %sel_tmp7_i, %not_sel_tmp3_i

]]></Node>
<StgValue><ssdm name="send_packet_V"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="128" op_0_bw="1" op_1_bw="128" op_2_bw="128">
<![CDATA[
._crit_edge:32  %sth_V = select i1 %sel_tmp7_i, i128 %p_Result_s, i128 %sth_V_2

]]></Node>
<StgValue><ssdm name="sth_V"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge:33  %dst_port_rd_V = and i1 %sel_tmp7_i, %brmerge_demorgan_i

]]></Node>
<StgValue><ssdm name="dst_port_rd_V"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge:34  %p_state_1_flag_1_i = or i1 %state_1_flag_1_i, %reset_V_read

]]></Node>
<StgValue><ssdm name="p_state_1_flag_1_i"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge:35  %p_state_1_new_1_i = or i1 %not_sel_tmp7_i, %reset_V_read

]]></Node>
<StgValue><ssdm name="p_state_1_new_1_i"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="1">
<![CDATA[
._crit_edge:36  %p_state_1_new_1_i_cas = zext i1 %p_state_1_new_1_i to i32

]]></Node>
<StgValue><ssdm name="p_state_1_new_1_i_cas"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge:37  br i1 %p_state_1_flag_1_i, label %mergeST.i, label %Send_packet.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="p_state_1_flag_1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
mergeST.i:0  store i32 %p_state_1_new_1_i_cas, i32* @state_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="p_state_1_flag_1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0">
<![CDATA[
mergeST.i:1  br label %Send_packet.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Send_packet.exit:0  %internal_m_valid_V = and i1 %send_packet_V, %this_assign_s

]]></Node>
<StgValue><ssdm name="internal_m_valid_V"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Send_packet.exit:1  %r_V = and i1 %internal_m_valid_V, %m_axis_tready_V_read

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
Send_packet.exit:2  br i1 %r_V, label %2, label %._crit_edge258

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="r_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %Queue_size_assign_i = add nsw i32 %Queue_size_load_2, -1

]]></Node>
<StgValue><ssdm name="Queue_size_assign_i"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="r_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  store i32 %Queue_size_assign_i, i32* @Queue_ap_axis_size, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="r_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:2  %Queue_rd_pos_V_assi = add i4 %Queue_rd_pos_V_1_lo, 1

]]></Node>
<StgValue><ssdm name="Queue_rd_pos_V_assi"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="r_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  store i4 %Queue_rd_pos_V_assi, i4* @Queue_rd_pos_V_1, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="r_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %._crit_edge258

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge258:0  br i1 %dst_port_rd_V, label %3, label %._crit_edge259

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="dst_port_rd_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %Queue_size_assign_i_2 = add nsw i32 %Queue_size_load, -1

]]></Node>
<StgValue><ssdm name="Queue_size_assign_i_2"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="dst_port_rd_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  store i32 %Queue_size_assign_i_2, i32* @Queue_size, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="dst_port_rd_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:2  %Queue_rd_pos_V_assi_1 = add i4 %Queue_rd_pos_V_load, 1

]]></Node>
<StgValue><ssdm name="Queue_rd_pos_V_assi_1"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="dst_port_rd_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  store i4 %Queue_rd_pos_V_assi_1, i4* @Queue_rd_pos_V, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="dst_port_rd_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %._crit_edge259

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="256" op_0_bw="417">
<![CDATA[
._crit_edge259:0  %tmp_15 = trunc i417 %transfer_packet_V to i256

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="417" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge259:1  %ssdm_int_V_write_ass_6 = call i32 @_ssdm_op_PartSelect.i32.i417.i32.i32(i417 %transfer_packet_V, i32 256, i32 287)

]]></Node>
<StgValue><ssdm name="ssdm_int_V_write_ass_6"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="418" op_0_bw="418" op_1_bw="256">
<![CDATA[
._crit_edge259:2  %mrv = insertvalue { i256, i32, i128, i1, i1 } undef, i256 %tmp_15, 0

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="418" op_0_bw="418" op_1_bw="32">
<![CDATA[
._crit_edge259:3  %mrv_1 = insertvalue { i256, i32, i128, i1, i1 } %mrv, i32 %ssdm_int_V_write_ass_6, 1

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="418" op_0_bw="418" op_1_bw="128">
<![CDATA[
._crit_edge259:4  %mrv_2 = insertvalue { i256, i32, i128, i1, i1 } %mrv_1, i128 %sth_V, 2

]]></Node>
<StgValue><ssdm name="mrv_2"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="418" op_0_bw="418" op_1_bw="1">
<![CDATA[
._crit_edge259:5  %mrv_3 = insertvalue { i256, i32, i128, i1, i1 } %mrv_2, i1 %internal_m_valid_V, 3

]]></Node>
<StgValue><ssdm name="mrv_3"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="418" op_0_bw="418" op_1_bw="1">
<![CDATA[
._crit_edge259:6  %mrv_4 = insertvalue { i256, i32, i128, i1, i1 } %mrv_3, i1 %tmp_13, 4

]]></Node>
<StgValue><ssdm name="mrv_4"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="418">
<![CDATA[
._crit_edge259:7  ret { i256, i32, i128, i1, i1 } %mrv_4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="82" name="m_axis_tready_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="m_axis_tready_V"/></StgValue>
</port>
<port id="83" name="reset_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="reset_V"/></StgValue>
</port>
<port id="84" name="Queue_ap_axis_size" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="Queue_ap_axis_size"/></StgValue>
</port>
<port id="85" name="Queue_wr_pos_V_1" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="Queue_wr_pos_V_1"/></StgValue>
</port>
<port id="86" name="Queue_rd_pos_V_1" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="Queue_rd_pos_V_1"/></StgValue>
</port>
<port id="87" name="Queue_size" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="Queue_size"/></StgValue>
</port>
<port id="88" name="Queue_wr_pos_V" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="Queue_wr_pos_V"/></StgValue>
</port>
<port id="89" name="Queue_rd_pos_V" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="Queue_rd_pos_V"/></StgValue>
</port>
<port id="90" name="Queue_buffer_packet" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="Queue_buffer_packet"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="91" name="Queue_buffer_V" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="Queue_buffer_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="92" name="state_1" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="state_1"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="94" from="_ssdm_op_Read.ap_auto.i1" to="reset_V_read" fromId="93" toId="4">
</dataflow>
<dataflow id="95" from="reset_V" to="reset_V_read" fromId="83" toId="4">
</dataflow>
<dataflow id="96" from="_ssdm_op_Read.ap_auto.i1" to="m_axis_tready_V_read" fromId="93" toId="5">
</dataflow>
<dataflow id="97" from="m_axis_tready_V" to="m_axis_tready_V_read" fromId="82" toId="5">
</dataflow>
<dataflow id="98" from="reset_V_read" to="StgValue_6" fromId="4" toId="6">
</dataflow>
<dataflow id="100" from="StgValue_99" to="StgValue_7" fromId="99" toId="7">
</dataflow>
<dataflow id="101" from="Queue_ap_axis_size" to="StgValue_7" fromId="84" toId="7">
</dataflow>
<dataflow id="103" from="StgValue_102" to="StgValue_8" fromId="102" toId="8">
</dataflow>
<dataflow id="104" from="Queue_wr_pos_V_1" to="StgValue_8" fromId="85" toId="8">
</dataflow>
<dataflow id="105" from="StgValue_102" to="StgValue_9" fromId="102" toId="9">
</dataflow>
<dataflow id="106" from="Queue_rd_pos_V_1" to="StgValue_9" fromId="86" toId="9">
</dataflow>
<dataflow id="107" from="StgValue_99" to="StgValue_10" fromId="99" toId="10">
</dataflow>
<dataflow id="108" from="Queue_size" to="StgValue_10" fromId="87" toId="10">
</dataflow>
<dataflow id="109" from="StgValue_102" to="StgValue_11" fromId="102" toId="11">
</dataflow>
<dataflow id="110" from="Queue_wr_pos_V" to="StgValue_11" fromId="88" toId="11">
</dataflow>
<dataflow id="111" from="StgValue_102" to="StgValue_12" fromId="102" toId="12">
</dataflow>
<dataflow id="112" from="Queue_rd_pos_V" to="StgValue_12" fromId="89" toId="12">
</dataflow>
<dataflow id="113" from="Queue_rd_pos_V_1" to="Queue_rd_pos_V_1_lo" fromId="86" toId="14">
</dataflow>
<dataflow id="114" from="Queue_rd_pos_V_1_lo" to="tmp_i" fromId="14" toId="15">
</dataflow>
<dataflow id="115" from="Queue_buffer_packet" to="Queue_buffer_packet_2" fromId="90" toId="16">
</dataflow>
<dataflow id="117" from="StgValue_116" to="Queue_buffer_packet_2" fromId="116" toId="16">
</dataflow>
<dataflow id="118" from="tmp_i" to="Queue_buffer_packet_2" fromId="15" toId="16">
</dataflow>
<dataflow id="119" from="Queue_buffer_packet_2" to="transfer_packet_V" fromId="16" toId="17">
</dataflow>
<dataflow id="120" from="Queue_rd_pos_V" to="Queue_rd_pos_V_load" fromId="89" toId="18">
</dataflow>
<dataflow id="121" from="Queue_rd_pos_V_load" to="tmp_i2" fromId="18" toId="19">
</dataflow>
<dataflow id="122" from="Queue_buffer_V" to="Queue_buffer_V_addr" fromId="91" toId="20">
</dataflow>
<dataflow id="123" from="StgValue_116" to="Queue_buffer_V_addr" fromId="116" toId="20">
</dataflow>
<dataflow id="124" from="tmp_i2" to="Queue_buffer_V_addr" fromId="19" toId="20">
</dataflow>
<dataflow id="125" from="Queue_buffer_V_addr" to="Queue_buffer_V_load" fromId="20" toId="21">
</dataflow>
<dataflow id="126" from="Queue_buffer_packet_2" to="transfer_packet_V" fromId="16" toId="22">
</dataflow>
<dataflow id="127" from="Queue_ap_axis_size" to="Queue_size_load_2" fromId="84" toId="23">
</dataflow>
<dataflow id="129" from="_ssdm_op_PartSelect.i128.i417.i32.i32" to="sth_V_2" fromId="128" toId="24">
</dataflow>
<dataflow id="130" from="transfer_packet_V" to="sth_V_2" fromId="22" toId="24">
</dataflow>
<dataflow id="132" from="StgValue_131" to="sth_V_2" fromId="131" toId="24">
</dataflow>
<dataflow id="134" from="StgValue_133" to="sth_V_2" fromId="133" toId="24">
</dataflow>
<dataflow id="135" from="Queue_buffer_V_addr" to="Queue_buffer_V_load" fromId="20" toId="25">
</dataflow>
<dataflow id="136" from="Queue_size" to="Queue_size_load" fromId="87" toId="26">
</dataflow>
<dataflow id="137" from="Queue_size_load" to="val_assign" fromId="26" toId="27">
</dataflow>
<dataflow id="138" from="StgValue_99" to="val_assign" fromId="99" toId="27">
</dataflow>
<dataflow id="139" from="Queue_size_load_2" to="this_assign_s" fromId="23" toId="28">
</dataflow>
<dataflow id="140" from="StgValue_99" to="this_assign_s" fromId="99" toId="28">
</dataflow>
<dataflow id="142" from="_ssdm_op_BitSelect.i1.i417.i32" to="tmp_13" fromId="141" toId="29">
</dataflow>
<dataflow id="143" from="transfer_packet_V" to="tmp_13" fromId="22" toId="29">
</dataflow>
<dataflow id="145" from="StgValue_144" to="tmp_13" fromId="144" toId="29">
</dataflow>
<dataflow id="146" from="state_1" to="state_1_load" fromId="92" toId="30">
</dataflow>
<dataflow id="147" from="state_1_load" to="tmp_14" fromId="30" toId="31">
</dataflow>
<dataflow id="149" from="llvm.part.set.i128.i8" to="p_Result_s" fromId="148" toId="32">
</dataflow>
<dataflow id="150" from="sth_V_2" to="p_Result_s" fromId="24" toId="32">
</dataflow>
<dataflow id="151" from="Queue_buffer_V_load" to="p_Result_s" fromId="25" toId="32">
</dataflow>
<dataflow id="153" from="StgValue_152" to="p_Result_s" fromId="152" toId="32">
</dataflow>
<dataflow id="155" from="StgValue_154" to="p_Result_s" fromId="154" toId="32">
</dataflow>
<dataflow id="156" from="this_assign_s" to="brmerge_demorgan_i" fromId="28" toId="33">
</dataflow>
<dataflow id="157" from="m_axis_tready_V_read" to="brmerge_demorgan_i" fromId="5" toId="33">
</dataflow>
<dataflow id="158" from="tmp_14" to="sel_tmp_i" fromId="31" toId="34">
</dataflow>
<dataflow id="160" from="StgValue_159" to="sel_tmp_i" fromId="159" toId="34">
</dataflow>
<dataflow id="161" from="tmp_14" to="sel_tmp2_i" fromId="31" toId="35">
</dataflow>
<dataflow id="163" from="StgValue_162" to="sel_tmp2_i" fromId="162" toId="35">
</dataflow>
<dataflow id="164" from="sel_tmp2_i" to="sel_tmp3_i" fromId="35" toId="36">
</dataflow>
<dataflow id="165" from="val_assign" to="sel_tmp3_i" fromId="27" toId="36">
</dataflow>
<dataflow id="166" from="sel_tmp3_i" to="not_sel_tmp3_i" fromId="36" toId="37">
</dataflow>
<dataflow id="168" from="StgValue_167" to="not_sel_tmp3_i" fromId="167" toId="37">
</dataflow>
<dataflow id="169" from="tmp_13" to="tmp" fromId="29" toId="38">
</dataflow>
<dataflow id="170" from="this_assign_s" to="tmp" fromId="28" toId="38">
</dataflow>
<dataflow id="171" from="sel_tmp_i" to="tmp2" fromId="34" toId="39">
</dataflow>
<dataflow id="172" from="not_sel_tmp3_i" to="tmp2" fromId="37" toId="39">
</dataflow>
<dataflow id="173" from="tmp2" to="tmp1" fromId="39" toId="40">
</dataflow>
<dataflow id="174" from="m_axis_tready_V_read" to="tmp1" fromId="5" toId="40">
</dataflow>
<dataflow id="175" from="tmp1" to="sel_tmp4_i" fromId="40" toId="41">
</dataflow>
<dataflow id="176" from="tmp" to="sel_tmp4_i" fromId="38" toId="41">
</dataflow>
<dataflow id="177" from="val_assign" to="sel_tmp6_i" fromId="27" toId="42">
</dataflow>
<dataflow id="178" from="StgValue_167" to="sel_tmp6_i" fromId="167" toId="42">
</dataflow>
<dataflow id="179" from="sel_tmp2_i" to="sel_tmp7_i" fromId="35" toId="43">
</dataflow>
<dataflow id="180" from="sel_tmp6_i" to="sel_tmp7_i" fromId="42" toId="43">
</dataflow>
<dataflow id="181" from="sel_tmp7_i" to="state_1_flag_1_i" fromId="43" toId="44">
</dataflow>
<dataflow id="182" from="brmerge_demorgan_i" to="state_1_flag_1_i" fromId="33" toId="44">
</dataflow>
<dataflow id="183" from="sel_tmp4_i" to="state_1_flag_1_i" fromId="41" toId="44">
</dataflow>
<dataflow id="184" from="sel_tmp2_i" to="sel_tmp2_i_not" fromId="35" toId="45">
</dataflow>
<dataflow id="185" from="StgValue_167" to="sel_tmp2_i_not" fromId="167" toId="45">
</dataflow>
<dataflow id="186" from="val_assign" to="not_sel_tmp7_i" fromId="27" toId="46">
</dataflow>
<dataflow id="187" from="sel_tmp2_i_not" to="not_sel_tmp7_i" fromId="45" toId="46">
</dataflow>
<dataflow id="188" from="sel_tmp7_i" to="send_packet_V" fromId="43" toId="47">
</dataflow>
<dataflow id="189" from="not_sel_tmp3_i" to="send_packet_V" fromId="37" toId="47">
</dataflow>
<dataflow id="190" from="sel_tmp7_i" to="sth_V" fromId="43" toId="48">
</dataflow>
<dataflow id="191" from="p_Result_s" to="sth_V" fromId="32" toId="48">
</dataflow>
<dataflow id="192" from="sth_V_2" to="sth_V" fromId="24" toId="48">
</dataflow>
<dataflow id="193" from="sel_tmp7_i" to="dst_port_rd_V" fromId="43" toId="49">
</dataflow>
<dataflow id="194" from="brmerge_demorgan_i" to="dst_port_rd_V" fromId="33" toId="49">
</dataflow>
<dataflow id="195" from="state_1_flag_1_i" to="p_state_1_flag_1_i" fromId="44" toId="50">
</dataflow>
<dataflow id="196" from="reset_V_read" to="p_state_1_flag_1_i" fromId="4" toId="50">
</dataflow>
<dataflow id="197" from="not_sel_tmp7_i" to="p_state_1_new_1_i" fromId="46" toId="51">
</dataflow>
<dataflow id="198" from="reset_V_read" to="p_state_1_new_1_i" fromId="4" toId="51">
</dataflow>
<dataflow id="199" from="p_state_1_new_1_i" to="p_state_1_new_1_i_cas" fromId="51" toId="52">
</dataflow>
<dataflow id="200" from="p_state_1_flag_1_i" to="StgValue_53" fromId="50" toId="53">
</dataflow>
<dataflow id="201" from="p_state_1_new_1_i_cas" to="StgValue_54" fromId="52" toId="54">
</dataflow>
<dataflow id="202" from="state_1" to="StgValue_54" fromId="92" toId="54">
</dataflow>
<dataflow id="203" from="send_packet_V" to="internal_m_valid_V" fromId="47" toId="56">
</dataflow>
<dataflow id="204" from="this_assign_s" to="internal_m_valid_V" fromId="28" toId="56">
</dataflow>
<dataflow id="205" from="internal_m_valid_V" to="r_V" fromId="56" toId="57">
</dataflow>
<dataflow id="206" from="m_axis_tready_V_read" to="r_V" fromId="5" toId="57">
</dataflow>
<dataflow id="207" from="r_V" to="StgValue_58" fromId="57" toId="58">
</dataflow>
<dataflow id="208" from="Queue_size_load_2" to="Queue_size_assign_i" fromId="23" toId="59">
</dataflow>
<dataflow id="210" from="StgValue_209" to="Queue_size_assign_i" fromId="209" toId="59">
</dataflow>
<dataflow id="211" from="Queue_size_assign_i" to="StgValue_60" fromId="59" toId="60">
</dataflow>
<dataflow id="212" from="Queue_ap_axis_size" to="StgValue_60" fromId="84" toId="60">
</dataflow>
<dataflow id="213" from="Queue_rd_pos_V_1_lo" to="Queue_rd_pos_V_assi" fromId="14" toId="61">
</dataflow>
<dataflow id="215" from="StgValue_214" to="Queue_rd_pos_V_assi" fromId="214" toId="61">
</dataflow>
<dataflow id="216" from="Queue_rd_pos_V_assi" to="StgValue_62" fromId="61" toId="62">
</dataflow>
<dataflow id="217" from="Queue_rd_pos_V_1" to="StgValue_62" fromId="86" toId="62">
</dataflow>
<dataflow id="218" from="dst_port_rd_V" to="StgValue_64" fromId="49" toId="64">
</dataflow>
<dataflow id="219" from="Queue_size_load" to="Queue_size_assign_i_2" fromId="26" toId="65">
</dataflow>
<dataflow id="220" from="StgValue_209" to="Queue_size_assign_i_2" fromId="209" toId="65">
</dataflow>
<dataflow id="221" from="Queue_size_assign_i_2" to="StgValue_66" fromId="65" toId="66">
</dataflow>
<dataflow id="222" from="Queue_size" to="StgValue_66" fromId="87" toId="66">
</dataflow>
<dataflow id="223" from="Queue_rd_pos_V_load" to="Queue_rd_pos_V_assi_1" fromId="18" toId="67">
</dataflow>
<dataflow id="224" from="StgValue_214" to="Queue_rd_pos_V_assi_1" fromId="214" toId="67">
</dataflow>
<dataflow id="225" from="Queue_rd_pos_V_assi_1" to="StgValue_68" fromId="67" toId="68">
</dataflow>
<dataflow id="226" from="Queue_rd_pos_V" to="StgValue_68" fromId="89" toId="68">
</dataflow>
<dataflow id="227" from="transfer_packet_V" to="tmp_15" fromId="22" toId="70">
</dataflow>
<dataflow id="229" from="_ssdm_op_PartSelect.i32.i417.i32.i32" to="ssdm_int_V_write_ass_6" fromId="228" toId="71">
</dataflow>
<dataflow id="230" from="transfer_packet_V" to="ssdm_int_V_write_ass_6" fromId="22" toId="71">
</dataflow>
<dataflow id="232" from="StgValue_231" to="ssdm_int_V_write_ass_6" fromId="231" toId="71">
</dataflow>
<dataflow id="234" from="StgValue_233" to="ssdm_int_V_write_ass_6" fromId="233" toId="71">
</dataflow>
<dataflow id="236" from="StgValue_235" to="mrv" fromId="235" toId="72">
</dataflow>
<dataflow id="237" from="tmp_15" to="mrv" fromId="70" toId="72">
</dataflow>
<dataflow id="238" from="mrv" to="mrv_1" fromId="72" toId="73">
</dataflow>
<dataflow id="239" from="ssdm_int_V_write_ass_6" to="mrv_1" fromId="71" toId="73">
</dataflow>
<dataflow id="240" from="mrv_1" to="mrv_2" fromId="73" toId="74">
</dataflow>
<dataflow id="241" from="sth_V" to="mrv_2" fromId="48" toId="74">
</dataflow>
<dataflow id="242" from="mrv_2" to="mrv_3" fromId="74" toId="75">
</dataflow>
<dataflow id="243" from="internal_m_valid_V" to="mrv_3" fromId="56" toId="75">
</dataflow>
<dataflow id="244" from="mrv_3" to="mrv_4" fromId="75" toId="76">
</dataflow>
<dataflow id="245" from="tmp_13" to="mrv_4" fromId="29" toId="76">
</dataflow>
<dataflow id="246" from="mrv_4" to="StgValue_77" fromId="76" toId="77">
</dataflow>
<dataflow id="247" from="reset_V_read" to="StgValue_1" fromId="4" toId="1">
</dataflow>
<dataflow id="248" from="p_state_1_flag_1_i" to="StgValue_3" fromId="50" toId="3">
</dataflow>
<dataflow id="249" from="r_V" to="StgValue_3" fromId="57" toId="3">
</dataflow>
<dataflow id="250" from="dst_port_rd_V" to="StgValue_3" fromId="49" toId="3">
</dataflow>
</dataflows>


</stg>
