<!doctype html><html lang="zh-hans"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1, shrink-to-fit=no"><title>没有更多的纳米 - 它是新节点命名的时候了（2020） No More Nanometers – It’s Time for New Node Naming (2020)</title><link rel="stylesheet" href="https://stackpath.bootstrapcdn.com/bootstrap/4.3.1/css/bootstrap.min.css" integrity="sha384-ggOyR0iXCbMQv3Xipma34MD+dH/1fQ784/j6cY/iJTQUOhcWr7x9JvoRxT2MZw1T" crossorigin="anonymous"><link rel="stylesheet" href="/img/css.css?random="><link data-rh="true" rel="icon" href="/img/favicon.ico"/><script data-ad-client="ca-pub-6067137220025946" async src="https://pagead2.googlesyndication.com/pagead/js/adsbygoogle.js"></script><script type="text/javascript" src="https://platform-api.sharethis.com/js/sharethis.js#property=5effb96910009800120b8d4d&product=inline-share-buttons" async="async"></script>
<script>var _hmt = _hmt || [];(function() {var hm = document.createElement("script");hm.src = "https://hm.baidu.com/hm.js?03c1a0f31299b4a2fbb83c34d6beaac9";var s = document.getElementsByTagName("script")[0]; s.parentNode.insertBefore(hm, s);})();</script></head><body><div id="my_header"><div class="container"><nav class="navbar navbar-expand-lg"><a class="navbar-brand" href="/"><img alt="diglog" src="/img/logo.v1.gif" class="rounded-sm"></a><button class="navbar-toggler" type="button" data-toggle="collapse" data-target="#navbarNavAltMarkup" aria-controls="navbarNavAltMarkup" aria-expanded="false" aria-label="Toggle navigation"><span class="navbar-toggler-icon"></span></button><div class="collapse navbar-collapse" id="navbarNavAltMarkup"><div class="navbar-nav"></div></div></nav></div></div><div class="container"><div id="my_content"><h1 class="page_narrow">No More Nanometers – It’s Time for New Node Naming (2020)<br/>没有更多的纳米 - 它是新节点命名的时候了（2020） </h1><div class="row"><div class="col-lg-12 col-12"><div class="my_story_list_item shadow p-3 mb-5 bg-white rounded"><div class="story_page_pub_time page_narrow">2021-04-19 22:16:37</div><div class="story_img_container"><a href="http://img2.diglog.com/img/2021/4/3a3734d178ba69894037d52402e7ab00.jpg"><img src="http://img2.diglog.com/img/2021/4/3a3734d178ba69894037d52402e7ab00.jpg" class="img-fluid my_story_img" onerror="this.style.display='none'"></a></div><div class="page_narrow text-break page_content"><p>“I learned how to measure before I knew what was size.” – Sofi Tukker, “House Arrest”</p><p>“在我知道大小之前，我学会了如何衡量。” -  SOFI Tukker，“房子逮捕”</p><p> Let’s start by speaking some truth. Nothing about the “5 nanometer” CMOS process has any real relationship to five actual nanometers and transistor size. That train jumped off the rails years ago, and the semiconductor industry has inflicted tremendous self-harm by perpetuating the nanometer myth.</p><p> 让我们开始说出一些真相。关于“5纳米”的CMOS工艺一无所有，与五个实际纳米和晶体管尺寸有任何实际关系。那种火车几年前跳出了铁轨，通过延续纳米神话，半导体产业造成了巨大的自我危害。</p><p> I hear you. “The world has a billion problems, and nanometer nodes ain’t one!” But, hear me out. In the early, heady days of Moore’s Law, it made sense to characterize processes by gate length (L g ). We had about a gazillion semiconductor fabs around the world, and they needed some standardized way to, well, do anything at all, actually. But as the decades have marched past, describing semiconductor processes with length metrics based hypothetically on gate size has long since veered into the land of fiction.</p><p> 我听到你了。 “世界有十亿个问题，纳米节点不是一个问题！”但是，听到我。在摩尔定的早期，令人毛骨悚然的日子，它是有道理的，以便通过门长度来描述过程（L G）。我们在世界各地的一个Gazillion半导体Fabs，他们需要一些标准化的方式，并实际上做任何事情。但随着数十年的游行过去，描述了基于栅极尺寸基于栅极尺寸的长度指标的半导体过程，从而长期以来转向小说的土地。</p><p> Intel held the line from “10 micron” in 1972 through “0.35 micron” in 1995, an impressive 23-year run where the node name matched gate length. Then, in 1997 with the “0.25 micron/250 nm” node they started over-achieving with an actual L g  of 200 nm – 20% better than the name would imply. This “sandbagging” continued through the next 12 years, with one node (130nm) having  L g  of only 70nm – almost a 2x buffer. Then, in 2011, Intel jumped over to the other side of the ledger, ushering in what we might call the “overstating decade” with the “22nm” node sporting an  L g  of 26 nm. Since then, things have continued to slide further in that direction, with the current “10nm” node measuring in with an  L g  of 18 nm – almost 2x on the other side of the “named” dimension.</p><p> 英特尔于1972年通过“0.35微米”在1995年举行了“10微米”，令人印象深刻的23年运行，其中节点名称匹配栅极长度。然后，在1997年与“0.25微米/ 250nm”节点开始，他们开始过度实现，实际L g为200nm  -  20％，比名称更好。这种“沙袋”在未来12年继续，一个节点（130nm）只有70nm的l g  - 几乎是2x缓冲液。然后，在2011年，英特尔跳到了分类帐的另一边，迎来了我们可能称之为“夸大十年”，“22nm”节点体育26 nm。从那时起，事情继续进一步沿这种方向滑动，当前“10nm”节点在“命名为”尺寸的另一侧上的L g 18nm  - 几乎是2倍。</p><p> So essentially, since 1997, the node name has not been a representation of any actual dimension on the chip, and it has erred in both directions by almost a factor of 2.</p><p> 所以基本上，自1997年以来，节点名称不是芯片上任何实际维度的表示，并且它在两个方向上都会通过几乎为2。</p><p> For the last few years, this has been a big marketing problem for Intel from a “perception” point of view. Most industry folks understand that Intel’s “10nm” process is roughly equivalent to TSMC and Samsung’s “7nm” processes. But non-industry publications regularly write that Intel has “fallen behind” because they are still back on 10nm when other fabs have “moved on to 7nm and are working on 5nm.” The truth is, these are marketing names only, and in no way do they represent anything we might expect in comparing competing technologies.</p><p> 过去几年，从“感知”的角度来看，这对英特尔来说是一个很大的营销问题。大多数行业人员明白，英特尔的“10nm”过程大致相当于TSMC和三星的“7nm”流程。但是，非行业出版物定期写下英特尔“落后”，因为当其他工厂“搬到7nm并在5nm上工作时，他们仍然回到10nm。事实是，这些是仅营销名称，绝不能代表我们在比较竞争技术方面可能期望的任何东西。</p><p> You might think, based on that, that Intel would be the ones clamoring for a new way to describe processes, but at the (virtual) Design Automation Conference this week, Dr. H. -S. Philip Wong, Vice President of Corporate Research at TSMC, made a strong case for updating our metrics and terminology. In his keynote speech, he pointed out that three things have always been key in semiconductor value – performance, power, and area. He also highlighted that system performance is based on logic, memory, and the bandwidth of the connection between logic and memory. Finally, he advocated for metrics that would take all of those elements into account.</p><p> 基于此，您可能会认为，英特尔将成为一种扼杀的新方式来描述流程，而是在本周（虚拟）设计自动化会议上H. -s博士。企业研究副总裁Philip Wong在更新我们的指标和术语的强有力方案。在他的主题演讲中，他指出，三件事一直是半导体价值的关键 - 性能，电力和区域。他还强调了系统性能基于逻辑，内存和逻辑和内存之间连接的带宽。最后，他主张将考虑所有这些要素的指标。 </p><p>  This is not a new position for Wong. He co-authored an IEEE paper published April 2020:</p><p>这不是黄色的新立场。他共同撰写了2020年4月发布的IEEE文件：</p><p> -S. P. Wong et al, “   A Density Metric for Semiconductor Technology [Point of View]  ,” in Proceedings of the IEEE, vol. 108, no. 4, pp. 478-482, April 2020, doi: 10.1109/JPROC.2020.2981715.</p><p> -S。 P.Wong等，“半导体技术的密度度量[观点]，”在IEEE，Vol的诉讼程序中。 108，没有。 4，PP。478-482，4月20日，DOI：10.1109 / JPROC.2020.2981715。</p><p> Abstract: Since its inception, the semiconductor industry has used a physical dimension (the minimum gate length of a transistor) as a means to gauge continuous technology advancement. This metric is all but obsolete today. As a replacement, we propose a density metric, which aims to capture how advances in semiconductor device technologies enable system-level benefits. The proposed metric can be used to gauge advances in future generations of semiconductor technologies in a holistic way, by accounting for the progress in logic, memory, and packaging/integration technologies simultaneously.</p><p> 摘要：自成立以来，半导体行业使用了物理尺寸（晶体管的最小栅极长度），作为仪表的手段，以便仪表连续技术进步。这个度量标准都是今天过时的。作为替代品，我们提出了一种密度度量，旨在捕获半导体器件技术的进步如何实现系统级益处。拟议的指标可用于以整体方式在整体方式中衡量未来几代半导体技术的进步，通过同时占逻辑，存储器和包装/集成技术的进展。</p><p> Despite the fact that Intel is the one most obviously suffering the marketing tyranny of gate-length node naming at the moment, even their primary competitor clearly sees a need for change. But, if Intel, TSMC, and probably Samsung as well all think we should change the system, why have we not?</p><p> 尽管Intel是目前最明显地遭受门长节点命名的最明显遭受的营销暴政，所以即使他们的主要竞争对手也清楚地看到了改变的必要性。但是，如果英特尔，台积电，也可能三星都认为我们应该改变系统，为什么我们没有？</p><p> For many decades (up until 2016), the International Technology Roadmap for Semiconductors (ITRS) told us years in advance what each node should be named. ITRS is a committee that (best I can determine) had regular meetings where they took the previous node name, divided by the square root of two, rounded to the nearest integer, declared that result to be the new node name, and then drank lots of wine. Beginning in 2016, they re-named themselves “International Roadmap for Devices and Systems” – taking on a much broader system-level charter, and assuring that they’d have an excuse to drink wine well beyond the impending end of Moore’s Law. Editor’s note – some actual facts may have been omitted from this paragraph.</p><p> 多十年（直到2016年），半导体（ITRS）国际技术路线图（ITRS）提前告诉我们每个节点应该命名的几年。 ITRS是一个委员会（最好的我可以确定）定期会议，他们拍摄了上一个节点名称，除以舍入到最接近的整数的平方根，声明为新的节点名称，然后喝了很多葡萄酒。从2016年开始，他们重新命名自己“用于设备和系统的国际路线图” - 以更广泛的系统级别宪章，并确保他们有借口喝葡萄酒，超越摩尔定律的即将到来的款项。编者的注意事项 - 本段可能会省略一些实际的事实。</p><p> But, as Wong points out, to really evaluate a semiconductor technology platform, we have to look well beyond the number of transistors we can cram on a monolithic piece of silicon. We need to look at all the elements that define system-level performance and capability and account for all of those. Beyond the usual performance, power, and area of monolithic silicon, we have packaging technology that allows us to stack more (and more varied) die in a single package, interconnect technology that improves the bandwidth between system elements, architectural and structural improvements to semiconductors that are not related to density, new materials that improve the speed and power efficiency – the list goes on and on.</p><p> 但是，正如Wong指出，真正评估半导体技术平台，我们必须远远超出晶体管的数量，我们可以在整体硅片上克拉。我们需要查看所有元素，用于定义系统级性能和能力的所有元素，以及所有这些元素。超出了单片硅的常用性能，电源和面积，我们有允许我们在单个包装中堆叠更多（更具各种）的模具，互连技术可以改善系统元​​素之间的带宽，建筑和结构改进到半导体之间的带宽与密度无关，新材料可提高速度和功率效率 - 列表继续和打开。</p><p> I saw a seemingly well-informed discussion among technical experts the other day debating the number of atoms that span five nanometers, with the apparent underlying context that once we reach “5 nanometer” process technology, Moore’s Law will be definitely done for – on the authority of Physics. And, because we have been conditioned to connect “progress” exclusively to the Moore’s Law march toward increased transistor density, the fallacy that followed is that progress in semiconductor-based systems will soon stall.</p><p> 我在技术专家之间看到了一个看似精通知识的讨论，前几天争论了五纳米的原子数，具有明显的潜在背景，一旦我们达到“5纳米”的过程技术，摩尔定律将绝对是为了 - 物理权威。而且，由于我们已经被调节了将“进步”专门连接到摩尔人的法律朝着增加的晶体管密度，所遵循的谬误是半导体系统的进步将很快停滞。 </p><p> In reading this discussion, however, something rang familiar. It tugged on threads of neurons nestled deep within my professional past – neurons that had not frequently fired since the early 1980s. These were pre-PowerPoint days, so my engineering team was nestled in a cozy conference room with the background fan hum of an overhead projector displaying transparency foils. The speaker was writing on them with a grease pencil as he spoke, and turning a crank to scroll the previous information up, making way for new. He was a PhD research scientist from IBM labs, and a recognized expert in semiconductor technology. Over the course of several linear feet of transparency material, he had walked us through a narrative of technical challenges the industry had overcome in the remarkable ramp to the current-at-the-time “3-micron” technology.</p><p>然而，在阅读本次讨论时，尚而熟悉的东西。它突出了在我的专业过去的神经元嵌入的神经元的螺纹 - 自20世纪80年代初以来没有经常被解雇的神经元。这些是PowerPoint日期，所以我的工程团队坐落在一个舒适的会议室，背景风扇嗡嗡声在显示透明度箔的架空投影机。当他说话时，扬声器用润滑脂铅笔写着它们，然后转动曲柄来滚动以前的信息，为新的方式滚动。他是来自IBM实验室的博士学位研究科学家，以及一位公认的半导体技术专家。在几个透明材料的线性脚的过程中，他通过技术挑战的叙述来走了我们，这行业在非凡的坡道上克服了当前的“3微米”技术。</p><p> Then, his presentation turned toward an ominous warning. We were nearing the end of Moore’s Law. “One micron is the physical limit,” he explained. “Physics clearly shows that it is impossible to go below one micron, so Moore’s Law should be over by 1985.” At that point, he reasoned, we would no longer be able to cram more transistors into the same silicon area. Instead, future integration gains would have to be achieved by larger wafers, higher yields, and wafer-scale integration.</p><p> 然后，他的演讲转向了不祥的警告。我们临近摩尔定律的结束。 “一微米是物理极限，”他解释道。 “物理清楚地表明，不可能低于一个微米，因此摩尔定律应该在1985年到来。”此时，他推理，我们将无法再将更多的晶体管加速到同一个硅地区。相反，未来的整合增益必须通过较大的晶片，更高的产量和晶圆级集成来实现。</p><p>   Now, when I say “going strong,” I mean it aged fairly gracefully. Moore’s Law began to lose some of the spring in its step as Dennard Scaling failed around 2006. Originally, the concept of Moore’s Law was built around scaling lithography for maximum cost-efficiency, literally “cramming more components” into the same silicon area. However, the world quickly learned that Moore brought us more than simply reduced cost. Each time we scaled, we increased component density and lowered cost, but we also got similar boosts in performance and power efficiency. These performance, power, and area (PPA) gains became veritable entitlements, and engineers began to simply take for granted that there would be exponential improvement in all three with every new node. In fact, “area” – the original theme of Moore’s Law – was relegated to third billing in the PPA abbreviation.</p><p>   现在，当我说“越来越强烈”时，我的意思是它相当优雅地老了。摩尔定法在丹纳德缩放约为2006年丹尼德缩放失败的一步中开始失去一些春天。最初，摩尔定律的概念是在缩放光刻内建造的，以获得最高成本效率，从而“填塞更多的部件”到同一个硅地区。然而，世界迅速了解到Moore带来了不仅仅是降低成本。每次我们缩放时，我们都会增加分量密度并降低成本，但我们也在性能和功率效率方面得到了类似的提升。这些性能，权力和区域（PPA）增益成为名副其实的权利，工程师开始理所当然地认为，每个新节点都有三个都有指数改进。事实上，“地区” - 摩尔定律的原始主题 - 在PPA缩写中被降级为第三个结算。</p><p> Even though “power” was added to the list after the fact, it hit the wall first. Dennard scaling failed in around 2006, not because we couldn’t pack more transistors into the same silicon area, and not because we couldn’t make transistors switch any faster, but because that many transistors in that area switching that fast generated too much heat. In the decade and a half since then, the PPA bounty of Moore’s Law has become conditional. We have to trade off between P, P, and A in order to fit our design goals. We no longer get everything for free.</p><p> 即使在事后在列表中添加了“Power”，它就会先击中墙壁。丹尼德缩放在2006年左右失败，不是因为我们无法将更多的晶体管包装到同一个硅区域，而不是因为我们无法使晶体管切换任何更快，但由于该区域中的许多晶体管切换得太多的发热太多。从那时起，从那时起，摩尔定律的PPA赏金已成为条件。我们必须在P，P和A之间进行交易，以适应我们的设计目标。我们不再免费获得一切。</p><p> This realization was a wakeup call for engineers. For the previous three decades, there was little reason to optimize … anything, really. After all, why spend a huge amount of energy doing a 15-20% improvement that would simply be obliterated by the 2x bounty of the next Moore’s Law node, and another 2x two years after that? We simply focused on building the functionality we needed and relied on lithography progress to make it faster, cheaper, and more power efficient. Now, however, we engineers couldn’t just “phone it in” anymore. We had to come up with new and novel ways to improve performance and reduce power consumption, rather than relying on the penumbra of Moore’s Law to get us past the finish line in our system designs.</p><p> 这一实现是工程师的唤醒电话。在过去的三十年里，很少有理由优化......任何东西。毕竟，为什么花费大量的能量做了15-20％的改进，这将只是由下一个摩尔的法律节点的2x赏金而被抹掉，另一个2次两年后？我们只是专注于建立我们需要和依赖光刻进展的功能，使其更快，更便宜，更高的功能效率。但是，现在，我们的工程师不再只在“电话中”。我们不得不提出新的和新颖的方式来提高性能和降低功耗，而不是依靠摩尔定的Penumbra来让我们在我们的系统设计中达到终点线。</p><p> The “cost” leg of the Moore’s Law stool didn’t hold up that well either. While increased density did continue to make unit costs lower, the non-recurring costs to create a new chip skyrocketed. In order to keep the machine of Moore moving forward, we had to perform literal magic in design and fabrication, with technologies such as optical proximity correction, multi-patterning, and extreme ultraviolet (EUV). Non-recurring costs became so enormous that amortizing them across a production run overtook unit cost savings in all but the highest-volume, most performance-critical designs. The net effect was that most of the industry fell off the latest process node and experienced their own “end” of Moore’s Law for economic, rather than technical reasons.</p><p> 摩尔定律凳子的“成本”腿也没有保持良好。虽然更高的密度确实继续使单位成本降低，但不经常出现新的芯片飙升。为了保持摩尔的机器前进，我们必须在设计和制造中进行文字魔法，具有光学邻近校正，多图案化和极端紫外线（EUV）等技术。非经常性成本变得如此巨大，以便在生产中摊销它们超越单位成本节省，除了最高批量，最具性能关键的设计中。净效应是，大多数行业落下了最新的流程节点，并经历了自己的“结束”的摩尔人的经济，而不是技术原因。</p><p> We have evolved well beyond Moore’s Law already, and it is high time we stopped measuring and representing our technology and ourselves according to fifty-year-old metrics. We are confusing the public, harming our credibility, and impairing rational thinking about the multi-dimensional, multi-disciplined problem of continuing the remarkable progress the electronics industry has made over the past half century.</p><p> 我们已经进化了摩尔定律，这是我们停止测量和代表我们的技术以及根据五十岁的指标。我们令人困惑的是，损害我们的信誉，以及损害了对持续非规律，多学科问题的持续的持续上一半的重要进步，造成了越来越多的多学科问题。 </p></div><div id="story_share_this"><div class="sharethis-inline-share-buttons"></div></div><div class="text-break sotry_link page_narrow"><a target="_blank" href="https://www.eejournal.com/article/no-more-nanometers/">https://www.eejournal.com/article/no-more-nanometers/</a></div><div class="story_tags page_narrow"><button type="button" class="btn btn-light my_tag"><a href="/tag/2020/">#2020</a></button><button type="button" class="btn btn-light my_tag"><a href="/tag/节点/">#节点</a></button><button type="button" class="btn btn-light my_tag"><a href="/tag/技术/">#技术</a></button></div></div><div class="my_movie_list_item shadow p-3 mb-5 bg-white rounded"><button type="button" class="btn btn-link my_tag"><a href="/tag/web2.0/">#web2.0</a></button><button type="button" class="btn btn-link my_tag"><a href="/tag/google/">#google</a></button><button type="button" class="btn btn-link my_tag"><a href="/tag/设计/">#设计</a></button><button type="button" class="btn btn-link my_tag"><a href="/tag/创意/">#创意</a></button><button type="button" class="btn btn-link my_tag"><a href="/tag/摄影/">#摄影</a></button><button type="button" class="btn btn-link my_tag"><a href="/tag/图片/">#图片</a></button><button type="button" class="btn btn-link my_tag"><a href="/tag/游戏/">#游戏</a></button><button type="button" class="btn btn-link my_tag"><a href="/tag/软件/">#软件</a></button><button type="button" class="btn btn-link my_tag"><a href="/tag/视频/">#视频</a></button><button type="button" class="btn btn-link my_tag"><a href="/tag/广告/">#广告</a></button><button type="button" class="btn btn-link my_tag"><a href="/tag/手机/">#手机</a></button><button type="button" class="btn btn-link my_tag"><a href="/tag/iphone/">#iphone</a></button><button type="button" class="btn btn-link my_tag"><a href="/tag/网站/">#网站</a></button><button type="button" class="btn btn-link my_tag"><a href="/tag/apple/">#apple</a></button><button type="button" class="btn btn-link my_tag"><a href="/tag/windows/">#windows</a></button><button type="button" class="btn btn-link my_tag"><a href="/tag/免费/">#免费</a></button><button type="button" class="btn btn-link my_tag"><a href="/tag/下载/">#下载</a></button><button type="button" class="btn btn-link my_tag"><a href="/tag/微软/">#微软</a></button><button type="button" class="btn btn-link my_tag"><a href="/tag/firefox/">#firefox</a></button><button type="button" class="btn btn-link my_tag"><a href="/tag/blog/">#blog</a></button><button type="button" class="btn btn-link my_tag"><a href="/tag/苹果/">#苹果</a></button><button type="button" class="btn btn-link my_tag"><a href="/tag/音乐/">#音乐</a></button><button type="button" class="btn btn-link my_tag"><a href="/tag/博客/">#博客</a></button><button type="button" class="btn btn-link my_tag"><a href="/tag/wordpress/">#wordpress</a></button><button type="button" class="btn btn-link my_tag"><a href="/tag/恶搞/">#恶搞</a></button><button type="button" class="btn btn-link my_tag"><a href="/tag/qq/">#qq</a></button><button type="button" class="btn btn-link my_tag"><a href="/tag/艺术/">#艺术</a></button><button type="button" class="btn btn-link my_tag"><a href="/tag/web/">#web</a></button><button type="button" class="btn btn-link my_tag"><a href="/tag/工具/">#工具</a></button><button type="button" class="btn btn-link my_tag"><a href="/tag/分享/">#分享</a></button></div></div></div><div id="my_footer"><div class=""><a href="/tags/">tags</a> <a href="/users/">users</a></div>&copy;2012-2021 diglog.com </div></div></body></html>