purge bnr3;
edit bnr3;
add r11 -1250,-1000 -450,-450;
add l1 :W0.000  -450,-725 0,-725 200,-600;
add l1 :W0.000  275,-750 1200,-750;
add l1 :W0.000  250,-900 1200,-900;
add l1 :W0.000  100,-600 200,-600 150,-675;
add c1 0,-725 25,-725;
add c1 250,-600 275,-600;
add c1 275,-750 300,-750;
add c1 225,-900 250,-900;
add l21 :W0.000  -1400,-1100 750,-1100 750,-300
 -1400,-300 -1400,-1100;
add l1 :W0.000  550,-150 600,-250 650,-150;
add l1 :W0.000  850,-700 750,-750 850,-800;
add l1 :W0.000  850,-850 750,-900 850,-950;
add l1 :W0.000  -350,-675 -450,-725 -350,-775;
add l1 :W0.000  -1250,-750 -1825,-750;
add l1 :W0.000  -1725,-700 -1825,-750 -1725,-800;
add t1 :F75.000 Data &
Clock -1825,-1000;
add t1 :F100.000 RX CORE -1125,-925;
add t1 :F100.000 RX CHIP -575,-275;
add t1 :F75.000 Output -375,250;
add t1 :F75.000 Input -325,-900;
add t1 :F100.000 TX CORE -1125,225;
add t1 :F100.000 TX CHIP -575,875;
add t1 :F75.000 Data &
Clock -1825,200;
add l1 :W0.000  -1350,475 -1250,425 -1350,375;
add l1 :W0.000  -1250,425 -1825,425;
add l1 :W0.000  -100,475 0,425 -100,375;
add l1 :W0.000  1100,475 1200,425 1100,375;
add l1 :W0.000  1100,675 1200,625 1100,575;
add l21 :W0.000  -1400,50 750,50 750,850
 -1400,850 -1400,50;
add l1 :W0.000  350,225 600,225 600,-600
 225,-600;
add c1 150,225 175,225;
add c1 150,425 175,425;
add c1 150,625 175,625;
add c1 350,625 375,625;
add c1 350,425 375,425;
add c1 350,225 375,225;
add l1 :W0.000  -450,425 0,425;
add l1 :W0.000  0,625 0,225 150,225;
add l1 :W0.000  0,425 150,425;
add l1 :W0.000  0,625 150,625;
add l1 :W0.000  150,625 350,725;
add l1 :W0.000  150,425 350,525;
add l1 :W0.000  150,225 350,325;
add l1 :W0.000  250,725 350,725 275,650;
add l1 :W0.000  250,525 350,525 275,450;
add l1 :W0.000  250,325 350,325 275,250;
add l1 :W0.000  350,425 1200,425;
add l1 :W0.000  350,625 1200,625;
add r11 -1250,150 -450,700;
save;
exit;

purge bnr2;
edit bnr2;
add t1 :F75.000 Control Words (4) -1175,150;
add t1 :F75.000 Fill Words (4) -1175,250;
add t1 :F50.000 16 Bit Data -875,850;
add t1 :F75.000 0 525,150;
add t1 :F75.000 0 425,450;
add t1 :F75.000 16 Data (inverted) -1175,350;
add t1 :F75.000 16 Data (non-inverted) -1175,450;
add t1 :F75.000 0 425,150;
add t1 :F75.000 0 525,350;
add t1 :F75.000 1 525,450;
add t1 :F75.000 1 425,350;
add t1 :F75.000 1 425,250;
add t1 :F75.000 1 525,250;
add t1 :F75.000 X 325,450;
add t1 :F75.000 X 225,450;
add t1 :F75.000 X 325,350;
add t1 :F75.000 X 225,350;
add t1 :F75.000 X 325,250;
add t1 :F75.000 X 225,250;
add t1 :F75.000 X 325,150;
add t1 :F75.000 X 225,150;
add l1 :W0.000  325,250 375,250;
add l1 :W0.000  325,350 375,350;
add l1 :W0.000  325,450 375,450;
add l1 :W0.000  325,550 375,550;
add l1 :W0.000  325,925 375,925;
add t1 :F50.000 C2 500,850;
add t1 :F50.000 C1 400,850;
add t1 :F50.000 17 325,850;
add t1 :F50.000 17 225,850;
add l21 :W0.000  600,650 600,50;
add l21 :W0.000  500,650 500,50;
add l21 :W0.000  400,650 400,50;
add l21 :W0.000  300,650 300,50;
add l21 :W0.000  200,650 200,50;
add l21 :W0.000  500,800 500,700;
add l21 :W0.000  400,800 400,700;
add l21 :W0.000  300,800 300,700;
add r11 200,700 600,800;
add l21 :W0.000  50,800 50,700;
add l21 :W0.000  -50,800 -50,700;
add l21 :W0.000  -150,800 -150,700;
add l21 :W0.000  -250,800 -250,700;
add l21 :W0.000  -350,800 -350,700;
add l21 :W0.000  -450,800 -450,700;
add l21 :W0.000  -550,800 -550,700;
add l21 :W0.000  -650,800 -650,700;
add l21 :W0.000  -750,800 -750,700;
add l21 :W0.000  -850,800 -850,700;
add l21 :W0.000  -950,800 -950,700;
add l21 :W0.000  -1050,800 -1050,700;
add l21 :W0.000  -1150,800 -1150,700;
add l21 :W0.000  -1250,800 -1250,700;
add l21 :W0.000  -1350,800 -1350,700;
add r11 -1450,700 150,800;
save;
exit;

purge bnr1;
edit bnr1;
add t1 :F150.000 Internal TX Chip 450,575;
add t1 :F150.000 Circuitry 800,350;
add t1 :F150.000 HP -1650,-1725;
add t1 :F150.000 BNR -2100,-1725;
add l1 :W0.000  -1650,-1725 -1250,-1725;
add l1 :W0.000  -1350,-1675 -1250,-1725 -1350,-1775;
add l1 :W0.000  -2250,-1725 -1750,-1725;
add l1 :W0.000  -2150,-1675 -2250,-1725 -2150,-1775;
add p0 2125,50 1975,75 1875,50
 1775,50 1675,50 1500,50 1450,50
 1350,50 1200,75 1125,100 1075,100
 1025,75 875,50 700,50 650,50
 500,50 400,100 225,150 125,275
 50,300 -25,325 -50,375 -25,450
 -25,650 -125,950 -125,1050 -100,1100
 -25,1200 100,1325 350,1325 500,1300
 625,1375 750,1350 1050,1500 1150,1500
 1375,1500 1725,1425 2125,1425 2225,1425
 2575,1150 2550,850 2675,725 2700,500
 2625,350 2500,100 2225,25 2125,50;
add l1 :W0.000  -1000,-250 -950,-150 -900,-250;
add t1 :F150.000 Clock -2400,-925;
add t1 :F150.000 Data -2375,375;
add t1 :F150.000 Super
Frame -2400,700;
add t1 :F150.000 1 -1575,575;
add t1 :F150.000 1 -500,550;
add l1 :W0.000  -1500,850 -1575,725;
add l1 :W0.000  -400,850 -475,725;
add r11 -1154,-1060 -751,-656;
add r11 598,-1051 2079,-664;
add c11 239,-840 439.232,-840;
add l1 :W0.000  -742,-858 -602,-858 -540,-796
 -447,-889 -360,-802 -264,-898 -220,-854
 38,-854;
add l1 :W0.000  441,-849 599,-849;
add l1 :W0.000  -102,-849 -102,-1060;
add l1 :W0.000  -225,-1060 -23,-1060;
add l1 :W0.000  -216,-1113 -18,-1113;
add l1 :W0.000  -102,-1113 -102,-1253;
add l1 :W0.000  -208,-1245 -6,-1245;
add l1 :W0.000  -208,-1253 -283,-1328;
add l1 :W0.000  -100,-1248 -188,-1336;
add l1 :W0.000  0,-1247 -90,-1337;
add t1 :F150.000 Divider Chain 750,-950;
add l1 :W0.000  -1000,-550 -950,-650 -900,-550;
add l1 :W0.000  -50,-800 50,-850 -50,-900;
add t1 :F150.000 1 GHz
VCO 100,-1450;
add l1 :W0.000  -1850,-850 -1150,-850;
add l1 :W0.000  -1250,-800 -1150,-850 -1250,-900;
add t1 :F150.000 Phase
Detector -1175,-1475;
add l1 :W0.000  -650,-350 -750,-400 -650,-450;
add l1 :W0.000  -950,-250 -950,-650;
add l1 :W0.000  -1700,825 -1700,1250;
add l1 :W0.000  -1700,500 -1700,750;
add t1 :F150.000 16 -550,200;
add t1 :F150.000 16 -1650,200;
add l1 :W0.000  -1850,800 -1150,800;
add l1 :W0.000  -1250,850 -1150,800 -1250,750;
add l1 :W0.000  -750,800 -50,800;
add l1 :W0.000  -150,850 -50,800 -150,750;
add l1 :W0.000  -750,450 -50,450;
add l1 :W0.000  -150,500 -50,450 -150,400;
add l1 :W0.000  -400,500 -475,375;
add t1 :F150.000 50
MHz 2225,-1275;
add l1 :W0.000  -1700,-900 -1700,-1825;
add l1 :W0.000  -1700,400 -1700,-800;
add t1 :F150.000 50
MHz -1650,-800;
add l1 :W0.000  -950,-725 -950,-1000;
add c11 -950,-850 -870.943,-850;
add l1 :W0.000  -1500,500 -1575,375;
add l1 :W0.000  -1250,500 -1150,450 -1250,400;
add l1 :W0.000  -1850,450 -1150,450;
add t1 :F150.000 Loop
Filter -500,-775;
add l1 :W0.000  -1000,-350 -950,-250 -900,-350;
add t1 :F150.000 :R90.00 Input Latch -875,-50;
add l1 :W0.000  1950,-50 2000,50 2050,-50;
add l1 :W0.000  1750,-50 1800,50 1850,-50;
add l1 :W0.000  1550,-50 1600,50 1650,-50;
add l1 :W0.000  1350,-100 1400,0 1450,-100;
add l1 :W0.000  1150,-50 1200,50 1250,-50;
add l1 :W0.000  950,-50 1000,50 1050,-50;
add l1 :W0.000  700,-100 750,0 800,-100;
add l1 :W0.000  450,-50 500,50 550,-50;
add l1 :W0.000  2000,-450 2000,-650;
add l1 :W0.000  1800,-450 1800,-650;
add l1 :W0.000  1600,-450 1600,-650;
add l1 :W0.000  1400,-450 1400,-650;
add l1 :W0.000  2000,50 2000,-350;
add l1 :W0.000  1800,50 1800,-350;
add l1 :W0.000  1600,50 1600,-350;
add l1 :W0.000  1400,0 1400,-350;
add l1 :W0.000  1200,-350 1200,50;
add l1 :W0.000  1200,-650 1200,-450;
add l1 :W0.000  1000,-350 1000,50;
add l1 :W0.000  1000,-650 1000,-450;
add l1 :W0.000  750,-350 750,0;
add l1 :W0.000  750,-650 750,-450;
add l1 :W0.000  500,-350 500,50;
add l1 :W0.000  500,-850 500,-450;
add l1 :W0.000  -944,-404 2299,-404 2299,-799
 2106,-799;
add r11 -1145,-245 -760,1047;
save;
exit;

purge bmontage;
edit bmontage;
add bnr3 5699,-667;
add bnr2 5288,1123;
add bnr1 0,0;
save;
exit;

