{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 18 14:17:32 2018 " "Info: Processing started: Thu Oct 18 14:17:32 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Memory -c Memory " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off Memory -c Memory" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "Memory EP2S15F484C3 " "Info: Automatically selected device EP2S15F484C3 for design Memory" {  } {  } 0 0 "Automatically selected device %2!s! for design %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Info: Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~DATA0~ E13 " "Info: Pin ~DATA0~ is reserved at location E13" {  } { { "c:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus/quartus/bin/pin_planner.ppl" { ~DATA0~ } } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Quartus/lab3_2/" 0 { } { { 0 { 0 ""} 0 829 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "26 26 " "Critical Warning: No exact pin location assignment(s) for 26 pins of 26 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_bus\[7\] " "Info: Pin data_bus\[7\] not assigned to an exact location on the device" {  } { { "c:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus/quartus/bin/pin_planner.ppl" { data_bus[7] } } } { "Memory.bdf" "" { Schematic "C:/Quartus/lab3_2/Memory.bdf" { { -2984 -2008 -1832 -2968 "data_bus\[7..0\]" "" } } } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_bus[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Quartus/lab3_2/" 0 { } { { 0 { 0 ""} 0 265 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_bus\[6\] " "Info: Pin data_bus\[6\] not assigned to an exact location on the device" {  } { { "c:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus/quartus/bin/pin_planner.ppl" { data_bus[6] } } } { "Memory.bdf" "" { Schematic "C:/Quartus/lab3_2/Memory.bdf" { { -2984 -2008 -1832 -2968 "data_bus\[7..0\]" "" } } } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_bus[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Quartus/lab3_2/" 0 { } { { 0 { 0 ""} 0 266 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_bus\[5\] " "Info: Pin data_bus\[5\] not assigned to an exact location on the device" {  } { { "c:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus/quartus/bin/pin_planner.ppl" { data_bus[5] } } } { "Memory.bdf" "" { Schematic "C:/Quartus/lab3_2/Memory.bdf" { { -2984 -2008 -1832 -2968 "data_bus\[7..0\]" "" } } } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_bus[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Quartus/lab3_2/" 0 { } { { 0 { 0 ""} 0 267 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_bus\[4\] " "Info: Pin data_bus\[4\] not assigned to an exact location on the device" {  } { { "c:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus/quartus/bin/pin_planner.ppl" { data_bus[4] } } } { "Memory.bdf" "" { Schematic "C:/Quartus/lab3_2/Memory.bdf" { { -2984 -2008 -1832 -2968 "data_bus\[7..0\]" "" } } } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_bus[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Quartus/lab3_2/" 0 { } { { 0 { 0 ""} 0 268 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_bus\[3\] " "Info: Pin data_bus\[3\] not assigned to an exact location on the device" {  } { { "c:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus/quartus/bin/pin_planner.ppl" { data_bus[3] } } } { "Memory.bdf" "" { Schematic "C:/Quartus/lab3_2/Memory.bdf" { { -2984 -2008 -1832 -2968 "data_bus\[7..0\]" "" } } } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_bus[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Quartus/lab3_2/" 0 { } { { 0 { 0 ""} 0 269 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_bus\[2\] " "Info: Pin data_bus\[2\] not assigned to an exact location on the device" {  } { { "c:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus/quartus/bin/pin_planner.ppl" { data_bus[2] } } } { "Memory.bdf" "" { Schematic "C:/Quartus/lab3_2/Memory.bdf" { { -2984 -2008 -1832 -2968 "data_bus\[7..0\]" "" } } } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_bus[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Quartus/lab3_2/" 0 { } { { 0 { 0 ""} 0 270 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_bus\[1\] " "Info: Pin data_bus\[1\] not assigned to an exact location on the device" {  } { { "c:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus/quartus/bin/pin_planner.ppl" { data_bus[1] } } } { "Memory.bdf" "" { Schematic "C:/Quartus/lab3_2/Memory.bdf" { { -2984 -2008 -1832 -2968 "data_bus\[7..0\]" "" } } } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_bus[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Quartus/lab3_2/" 0 { } { { 0 { 0 ""} 0 271 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_bus\[0\] " "Info: Pin data_bus\[0\] not assigned to an exact location on the device" {  } { { "c:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus/quartus/bin/pin_planner.ppl" { data_bus[0] } } } { "Memory.bdf" "" { Schematic "C:/Quartus/lab3_2/Memory.bdf" { { -2984 -2008 -1832 -2968 "data_bus\[7..0\]" "" } } } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_bus[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Quartus/lab3_2/" 0 { } { { 0 { 0 ""} 0 272 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "trigger " "Info: Pin trigger not assigned to an exact location on the device" {  } { { "c:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus/quartus/bin/pin_planner.ppl" { trigger } } } { "Memory.bdf" "" { Schematic "C:/Quartus/lab3_2/Memory.bdf" { { -3576 -2000 -1824 -3560 "trigger" "" } } } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { trigger } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Quartus/lab3_2/" 0 { } { { 0 { 0 ""} 0 285 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "buffer_write_flag " "Info: Pin buffer_write_flag not assigned to an exact location on the device" {  } { { "c:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus/quartus/bin/pin_planner.ppl" { buffer_write_flag } } } { "Memory.bdf" "" { Schematic "C:/Quartus/lab3_2/Memory.bdf" { { -3784 -1408 -1392 -3608 "buffer_write_flag" "" } } } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { buffer_write_flag } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Quartus/lab3_2/" 0 { } { { 0 { 0 ""} 0 290 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Info: Pin clk not assigned to an exact location on the device" {  } { { "c:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus/quartus/bin/pin_planner.ppl" { clk } } } { "Memory.bdf" "" { Schematic "C:/Quartus/lab3_2/Memory.bdf" { { -3704 -2008 -1840 -3688 "clk" "" } } } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Quartus/lab3_2/" 0 { } { { 0 { 0 ""} 0 287 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rom_ram " "Info: Pin rom_ram not assigned to an exact location on the device" {  } { { "c:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus/quartus/bin/pin_planner.ppl" { rom_ram } } } { "Memory.bdf" "" { Schematic "C:/Quartus/lab3_2/Memory.bdf" { { -2928 -2008 -1840 -2912 "rom_ram" "" } } } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { rom_ram } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Quartus/lab3_2/" 0 { } { { 0 { 0 ""} 0 293 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "write " "Info: Pin write not assigned to an exact location on the device" {  } { { "c:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus/quartus/bin/pin_planner.ppl" { write } } } { "Memory.bdf" "" { Schematic "C:/Quartus/lab3_2/Memory.bdf" { { -2856 -2008 -1840 -2840 "write" "" } } } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { write } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Quartus/lab3_2/" 0 { } { { 0 { 0 ""} 0 294 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "read " "Info: Pin read not assigned to an exact location on the device" {  } { { "c:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus/quartus/bin/pin_planner.ppl" { read } } } { "Memory.bdf" "" { Schematic "C:/Quartus/lab3_2/Memory.bdf" { { -2896 -2008 -1840 -2880 "read" "" } } } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { read } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Quartus/lab3_2/" 0 { } { { 0 { 0 ""} 0 289 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "buffer_size\[1\] " "Info: Pin buffer_size\[1\] not assigned to an exact location on the device" {  } { { "c:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus/quartus/bin/pin_planner.ppl" { buffer_size[1] } } } { "Memory.bdf" "" { Schematic "C:/Quartus/lab3_2/Memory.bdf" { { -3592 -2008 -1824 -3576 "buffer_size\[3..0\]" "" } } } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { buffer_size[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Quartus/lab3_2/" 0 { } { { 0 { 0 ""} 0 283 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "buffer_size\[0\] " "Info: Pin buffer_size\[0\] not assigned to an exact location on the device" {  } { { "c:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus/quartus/bin/pin_planner.ppl" { buffer_size[0] } } } { "Memory.bdf" "" { Schematic "C:/Quartus/lab3_2/Memory.bdf" { { -3592 -2008 -1824 -3576 "buffer_size\[3..0\]" "" } } } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { buffer_size[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Quartus/lab3_2/" 0 { } { { 0 { 0 ""} 0 284 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "buffer_size\[2\] " "Info: Pin buffer_size\[2\] not assigned to an exact location on the device" {  } { { "c:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus/quartus/bin/pin_planner.ppl" { buffer_size[2] } } } { "Memory.bdf" "" { Schematic "C:/Quartus/lab3_2/Memory.bdf" { { -3592 -2008 -1824 -3576 "buffer_size\[3..0\]" "" } } } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { buffer_size[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Quartus/lab3_2/" 0 { } { { 0 { 0 ""} 0 282 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "buffer_size\[3\] " "Info: Pin buffer_size\[3\] not assigned to an exact location on the device" {  } { { "c:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus/quartus/bin/pin_planner.ppl" { buffer_size[3] } } } { "Memory.bdf" "" { Schematic "C:/Quartus/lab3_2/Memory.bdf" { { -3592 -2008 -1824 -3576 "buffer_size\[3..0\]" "" } } } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { buffer_size[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Quartus/lab3_2/" 0 { } { { 0 { 0 ""} 0 281 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address_bus\[0\] " "Info: Pin address_bus\[0\] not assigned to an exact location on the device" {  } { { "c:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus/quartus/bin/pin_planner.ppl" { address_bus[0] } } } { "Memory.bdf" "" { Schematic "C:/Quartus/lab3_2/Memory.bdf" { { -3192 -2008 -1832 -3176 "address_bus\[7..0\]" "" } } } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { address_bus[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Quartus/lab3_2/" 0 { } { { 0 { 0 ""} 0 280 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address_bus\[1\] " "Info: Pin address_bus\[1\] not assigned to an exact location on the device" {  } { { "c:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus/quartus/bin/pin_planner.ppl" { address_bus[1] } } } { "Memory.bdf" "" { Schematic "C:/Quartus/lab3_2/Memory.bdf" { { -3192 -2008 -1832 -3176 "address_bus\[7..0\]" "" } } } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { address_bus[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Quartus/lab3_2/" 0 { } { { 0 { 0 ""} 0 279 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address_bus\[2\] " "Info: Pin address_bus\[2\] not assigned to an exact location on the device" {  } { { "c:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus/quartus/bin/pin_planner.ppl" { address_bus[2] } } } { "Memory.bdf" "" { Schematic "C:/Quartus/lab3_2/Memory.bdf" { { -3192 -2008 -1832 -3176 "address_bus\[7..0\]" "" } } } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { address_bus[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Quartus/lab3_2/" 0 { } { { 0 { 0 ""} 0 278 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address_bus\[3\] " "Info: Pin address_bus\[3\] not assigned to an exact location on the device" {  } { { "c:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus/quartus/bin/pin_planner.ppl" { address_bus[3] } } } { "Memory.bdf" "" { Schematic "C:/Quartus/lab3_2/Memory.bdf" { { -3192 -2008 -1832 -3176 "address_bus\[7..0\]" "" } } } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { address_bus[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Quartus/lab3_2/" 0 { } { { 0 { 0 ""} 0 277 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address_bus\[4\] " "Info: Pin address_bus\[4\] not assigned to an exact location on the device" {  } { { "c:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus/quartus/bin/pin_planner.ppl" { address_bus[4] } } } { "Memory.bdf" "" { Schematic "C:/Quartus/lab3_2/Memory.bdf" { { -3192 -2008 -1832 -3176 "address_bus\[7..0\]" "" } } } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { address_bus[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Quartus/lab3_2/" 0 { } { { 0 { 0 ""} 0 276 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address_bus\[5\] " "Info: Pin address_bus\[5\] not assigned to an exact location on the device" {  } { { "c:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus/quartus/bin/pin_planner.ppl" { address_bus[5] } } } { "Memory.bdf" "" { Schematic "C:/Quartus/lab3_2/Memory.bdf" { { -3192 -2008 -1832 -3176 "address_bus\[7..0\]" "" } } } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { address_bus[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Quartus/lab3_2/" 0 { } { { 0 { 0 ""} 0 275 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address_bus\[6\] " "Info: Pin address_bus\[6\] not assigned to an exact location on the device" {  } { { "c:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus/quartus/bin/pin_planner.ppl" { address_bus[6] } } } { "Memory.bdf" "" { Schematic "C:/Quartus/lab3_2/Memory.bdf" { { -3192 -2008 -1832 -3176 "address_bus\[7..0\]" "" } } } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { address_bus[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Quartus/lab3_2/" 0 { } { { 0 { 0 ""} 0 274 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address_bus\[7\] " "Info: Pin address_bus\[7\] not assigned to an exact location on the device" {  } { { "c:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus/quartus/bin/pin_planner.ppl" { address_bus[7] } } } { "Memory.bdf" "" { Schematic "C:/Quartus/lab3_2/Memory.bdf" { { -3192 -2008 -1832 -3176 "address_bus\[7..0\]" "" } } } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { address_bus[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Quartus/lab3_2/" 0 { } { { 0 { 0 ""} 0 273 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN N20 (CLK3p, Input)) " "Info: Automatically promoted node clk (placed in PIN N20 (CLK3p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst68 " "Info: Destination node inst68" {  } { { "Memory.bdf" "" { Schematic "C:/Quartus/lab3_2/Memory.bdf" { { -3536 -1712 -1632 -3472 "inst68" "" } } } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst68 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Quartus/lab3_2/" 0 { } { { 0 { 0 ""} 0 286 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "buffer:inst69\|lpm_counter0:inst50\|lpm_counter:lpm_counter_component\|cntr_s3i:auto_generated\|counter_reg_bit1a\[3\] " "Info: Destination node buffer:inst69\|lpm_counter0:inst50\|lpm_counter:lpm_counter_component\|cntr_s3i:auto_generated\|counter_reg_bit1a\[3\]" {  } { { "db/cntr_s3i.tdf" "" { Text "C:/Quartus/lab3_2/db/cntr_s3i.tdf" 59 19 0 } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { buffer:inst69|lpm_counter0:inst50|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Quartus/lab3_2/" 0 { } { { 0 { 0 ""} 0 468 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "buffer:inst69\|lpm_counter0:inst50\|lpm_counter:lpm_counter_component\|cntr_s3i:auto_generated\|counter_reg_bit1a\[2\] " "Info: Destination node buffer:inst69\|lpm_counter0:inst50\|lpm_counter:lpm_counter_component\|cntr_s3i:auto_generated\|counter_reg_bit1a\[2\]" {  } { { "db/cntr_s3i.tdf" "" { Text "C:/Quartus/lab3_2/db/cntr_s3i.tdf" 59 19 0 } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { buffer:inst69|lpm_counter0:inst50|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Quartus/lab3_2/" 0 { } { { 0 { 0 ""} 0 469 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "buffer:inst69\|lpm_counter0:inst50\|lpm_counter:lpm_counter_component\|cntr_s3i:auto_generated\|counter_reg_bit1a\[1\] " "Info: Destination node buffer:inst69\|lpm_counter0:inst50\|lpm_counter:lpm_counter_component\|cntr_s3i:auto_generated\|counter_reg_bit1a\[1\]" {  } { { "db/cntr_s3i.tdf" "" { Text "C:/Quartus/lab3_2/db/cntr_s3i.tdf" 59 19 0 } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { buffer:inst69|lpm_counter0:inst50|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Quartus/lab3_2/" 0 { } { { 0 { 0 ""} 0 470 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "buffer:inst69\|lpm_counter0:inst50\|lpm_counter:lpm_counter_component\|cntr_s3i:auto_generated\|counter_reg_bit1a\[0\] " "Info: Destination node buffer:inst69\|lpm_counter0:inst50\|lpm_counter:lpm_counter_component\|cntr_s3i:auto_generated\|counter_reg_bit1a\[0\]" {  } { { "db/cntr_s3i.tdf" "" { Text "C:/Quartus/lab3_2/db/cntr_s3i.tdf" 59 19 0 } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { buffer:inst69|lpm_counter0:inst50|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Quartus/lab3_2/" 0 { } { { 0 { 0 ""} 0 471 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "buffer:inst69\|inst16 " "Info: Destination node buffer:inst69\|inst16" {  } { { "buffer.bdf" "" { Schematic "C:/Quartus/lab3_2/buffer.bdf" { { 328 768 816 392 "inst16" "" } } } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { buffer:inst69|inst16 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Quartus/lab3_2/" 0 { } { { 0 { 0 ""} 0 150 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "buffer:inst69\|inst13 " "Info: Destination node buffer:inst69\|inst13" {  } { { "buffer.bdf" "" { Schematic "C:/Quartus/lab3_2/buffer.bdf" { { 328 960 1008 392 "inst13" "" } } } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { buffer:inst69|inst13 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Quartus/lab3_2/" 0 { } { { 0 { 0 ""} 0 152 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "buffer:inst69\|inst14 " "Info: Destination node buffer:inst69\|inst14" {  } { { "buffer.bdf" "" { Schematic "C:/Quartus/lab3_2/buffer.bdf" { { 328 864 912 392 "inst14" "" } } } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { buffer:inst69|inst14 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Quartus/lab3_2/" 0 { } { { 0 { 0 ""} 0 151 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "buffer:inst69\|inst11 " "Info: Destination node buffer:inst69\|inst11" {  } { { "buffer.bdf" "" { Schematic "C:/Quartus/lab3_2/buffer.bdf" { { 328 1056 1104 392 "inst11" "" } } } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { buffer:inst69|inst11 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Quartus/lab3_2/" 0 { } { { 0 { 0 ""} 0 153 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "buffer:inst69\|inst15 " "Info: Destination node buffer:inst69\|inst15" {  } { { "buffer.bdf" "" { Schematic "C:/Quartus/lab3_2/buffer.bdf" { { 328 1152 1200 392 "inst15" "" } } } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { buffer:inst69|inst15 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Quartus/lab3_2/" 0 { } { { 0 { 0 ""} 0 154 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus/quartus/bin/pin_planner.ppl" { clk } } } { "Memory.bdf" "" { Schematic "C:/Quartus/lab3_2/Memory.bdf" { { -3704 -2008 -1840 -3688 "clk" "" } } } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Quartus/lab3_2/" 0 { } { { 0 { 0 ""} 0 287 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "write (placed in PIN M21 (CLK1p, Input)) " "Info: Automatically promoted node write (placed in PIN M21 (CLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RAM:inst\|lpm_add_sub0:inst15\|lpm_add_sub:lpm_add_sub_component\|add_sub_fmh:auto_generated\|result\[0\]~1 " "Info: Destination node RAM:inst\|lpm_add_sub0:inst15\|lpm_add_sub:lpm_add_sub_component\|add_sub_fmh:auto_generated\|result\[0\]~1" {  } { { "db/add_sub_fmh.tdf" "" { Text "C:/Quartus/lab3_2/db/add_sub_fmh.tdf" 26 2 0 } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAM:inst|lpm_add_sub0:inst15|lpm_add_sub:lpm_add_sub_component|add_sub_fmh:auto_generated|result[0]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Quartus/lab3_2/" 0 { } { { 0 { 0 ""} 0 531 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "buffer:inst69\|inst20 " "Info: Destination node buffer:inst69\|inst20" {  } { { "buffer.bdf" "" { Schematic "C:/Quartus/lab3_2/buffer.bdf" { { 600 0 48 664 "inst20" "" } } } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { buffer:inst69|inst20 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Quartus/lab3_2/" 0 { } { { 0 { 0 ""} 0 142 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "buffer:inst69\|lpm_bustri0:inst7\|lpm_bustri:lpm_bustri_component\|dout\[7\]~0 " "Info: Destination node buffer:inst69\|lpm_bustri0:inst7\|lpm_bustri:lpm_bustri_component\|dout\[7\]~0" {  } { { "lpm_bustri.tdf" "" { Text "c:/quartus/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { buffer:inst69|lpm_bustri0:inst7|lpm_bustri:lpm_bustri_component|dout[7]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Quartus/lab3_2/" 0 { } { { 0 { 0 ""} 0 476 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ROM:inst70\|inst2\[7\]~10 " "Info: Destination node ROM:inst70\|inst2\[7\]~10" {  } { { "ROM.bdf" "" { Schematic "C:/Quartus/lab3_2/ROM.bdf" { { -1712 832 880 -1680 "inst2" "" } } } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ROM:inst70|inst2[7]~10 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Quartus/lab3_2/" 0 { } { { 0 { 0 ""} 0 479 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "buffer:inst69\|lpm_bustri0:inst7\|lpm_bustri:lpm_bustri_component\|dout\[6\]~1 " "Info: Destination node buffer:inst69\|lpm_bustri0:inst7\|lpm_bustri:lpm_bustri_component\|dout\[6\]~1" {  } { { "lpm_bustri.tdf" "" { Text "c:/quartus/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { buffer:inst69|lpm_bustri0:inst7|lpm_bustri:lpm_bustri_component|dout[6]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Quartus/lab3_2/" 0 { } { { 0 { 0 ""} 0 481 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "buffer:inst69\|lpm_bustri0:inst7\|lpm_bustri:lpm_bustri_component\|dout\[5\]~2 " "Info: Destination node buffer:inst69\|lpm_bustri0:inst7\|lpm_bustri:lpm_bustri_component\|dout\[5\]~2" {  } { { "lpm_bustri.tdf" "" { Text "c:/quartus/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { buffer:inst69|lpm_bustri0:inst7|lpm_bustri:lpm_bustri_component|dout[5]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Quartus/lab3_2/" 0 { } { { 0 { 0 ""} 0 485 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "buffer:inst69\|lpm_bustri0:inst7\|lpm_bustri:lpm_bustri_component\|dout\[4\]~3 " "Info: Destination node buffer:inst69\|lpm_bustri0:inst7\|lpm_bustri:lpm_bustri_component\|dout\[4\]~3" {  } { { "lpm_bustri.tdf" "" { Text "c:/quartus/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { buffer:inst69|lpm_bustri0:inst7|lpm_bustri:lpm_bustri_component|dout[4]~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Quartus/lab3_2/" 0 { } { { 0 { 0 ""} 0 489 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RAM:inst\|inst59 " "Info: Destination node RAM:inst\|inst59" {  } { { "RAM.bdf" "" { Schematic "C:/Quartus/lab3_2/RAM.bdf" { { 80 664 712 144 "inst59" "" } } } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAM:inst|inst59 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Quartus/lab3_2/" 0 { } { { 0 { 0 ""} 0 104 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RAM:inst\|lpm_bustri0:inst8\|lpm_bustri:lpm_bustri_component\|din\[7\]~0 " "Info: Destination node RAM:inst\|lpm_bustri0:inst8\|lpm_bustri:lpm_bustri_component\|din\[7\]~0" {  } { { "lpm_bustri.tdf" "" { Text "c:/quartus/quartus/libraries/megafunctions/lpm_bustri.tdf" 46 6 0 } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAM:inst|lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|din[7]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Quartus/lab3_2/" 0 { } { { 0 { 0 ""} 0 513 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus/quartus/bin/pin_planner.ppl" { write } } } { "Memory.bdf" "" { Schematic "C:/Quartus/lab3_2/Memory.bdf" { { -2856 -2008 -1840 -2840 "write" "" } } } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { write } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Quartus/lab3_2/" 0 { } { { 0 { 0 ""} 0 294 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "buffer:inst69\|inst11  " "Info: Automatically promoted node buffer:inst69\|inst11 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "buffer.bdf" "" { Schematic "C:/Quartus/lab3_2/buffer.bdf" { { 328 1056 1104 392 "inst11" "" } } } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { buffer:inst69|inst11 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Quartus/lab3_2/" 0 { } { { 0 { 0 ""} 0 153 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "buffer:inst69\|inst13  " "Info: Automatically promoted node buffer:inst69\|inst13 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "buffer.bdf" "" { Schematic "C:/Quartus/lab3_2/buffer.bdf" { { 328 960 1008 392 "inst13" "" } } } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { buffer:inst69|inst13 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Quartus/lab3_2/" 0 { } { { 0 { 0 ""} 0 152 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "buffer:inst69\|inst14  " "Info: Automatically promoted node buffer:inst69\|inst14 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "buffer.bdf" "" { Schematic "C:/Quartus/lab3_2/buffer.bdf" { { 328 864 912 392 "inst14" "" } } } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { buffer:inst69|inst14 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Quartus/lab3_2/" 0 { } { { 0 { 0 ""} 0 151 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "buffer:inst69\|inst15  " "Info: Automatically promoted node buffer:inst69\|inst15 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "buffer.bdf" "" { Schematic "C:/Quartus/lab3_2/buffer.bdf" { { 328 1152 1200 392 "inst15" "" } } } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { buffer:inst69|inst15 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Quartus/lab3_2/" 0 { } { { 0 { 0 ""} 0 154 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "buffer:inst69\|inst16  " "Info: Automatically promoted node buffer:inst69\|inst16 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "buffer.bdf" "" { Schematic "C:/Quartus/lab3_2/buffer.bdf" { { 328 768 816 392 "inst16" "" } } } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { buffer:inst69|inst16 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Quartus/lab3_2/" 0 { } { { 0 { 0 ""} 0 150 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "buffer:inst69\|inst17  " "Info: Automatically promoted node buffer:inst69\|inst17 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "buffer.bdf" "" { Schematic "C:/Quartus/lab3_2/buffer.bdf" { { 328 672 720 392 "inst17" "" } } } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { buffer:inst69|inst17 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Quartus/lab3_2/" 0 { } { { 0 { 0 ""} 0 149 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "buffer:inst69\|inst18  " "Info: Automatically promoted node buffer:inst69\|inst18 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "buffer.bdf" "" { Schematic "C:/Quartus/lab3_2/buffer.bdf" { { 328 576 624 392 "inst18" "" } } } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { buffer:inst69|inst18 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Quartus/lab3_2/" 0 { } { { 0 { 0 ""} 0 148 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "buffer:inst69\|inst19  " "Info: Automatically promoted node buffer:inst69\|inst19 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "buffer.bdf" "" { Schematic "C:/Quartus/lab3_2/buffer.bdf" { { 328 480 528 392 "inst19" "" } } } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { buffer:inst69|inst19 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Quartus/lab3_2/" 0 { } { { 0 { 0 ""} 0 147 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RAM:inst\|inst14  " "Info: Automatically promoted node RAM:inst\|inst14 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "RAM.bdf" "" { Schematic "C:/Quartus/lab3_2/RAM.bdf" { { 352 352 400 416 "inst14" "" } } } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAM:inst|inst14 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Quartus/lab3_2/" 0 { } { { 0 { 0 ""} 0 98 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ROM:inst70\|inst23  " "Info: Automatically promoted node ROM:inst70\|inst23 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ROM:inst70\|inst2\[7\]~8 " "Info: Destination node ROM:inst70\|inst2\[7\]~8" {  } { { "ROM.bdf" "" { Schematic "C:/Quartus/lab3_2/ROM.bdf" { { -1712 832 880 -1680 "inst2" "" } } } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ROM:inst70|inst2[7]~8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Quartus/lab3_2/" 0 { } { { 0 { 0 ""} 0 477 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ROM:inst70\|inst2\[7\]~10 " "Info: Destination node ROM:inst70\|inst2\[7\]~10" {  } { { "ROM.bdf" "" { Schematic "C:/Quartus/lab3_2/ROM.bdf" { { -1712 832 880 -1680 "inst2" "" } } } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ROM:inst70|inst2[7]~10 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Quartus/lab3_2/" 0 { } { { 0 { 0 ""} 0 479 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ROM:inst70\|inst2\[6\]~11 " "Info: Destination node ROM:inst70\|inst2\[6\]~11" {  } { { "ROM.bdf" "" { Schematic "C:/Quartus/lab3_2/ROM.bdf" { { -1712 832 880 -1680 "inst2" "" } } } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ROM:inst70|inst2[6]~11 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Quartus/lab3_2/" 0 { } { { 0 { 0 ""} 0 482 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ROM:inst70\|inst2\[5\]~13 " "Info: Destination node ROM:inst70\|inst2\[5\]~13" {  } { { "ROM.bdf" "" { Schematic "C:/Quartus/lab3_2/ROM.bdf" { { -1712 832 880 -1680 "inst2" "" } } } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ROM:inst70|inst2[5]~13 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Quartus/lab3_2/" 0 { } { { 0 { 0 ""} 0 486 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ROM:inst70\|inst2\[4\]~15 " "Info: Destination node ROM:inst70\|inst2\[4\]~15" {  } { { "ROM.bdf" "" { Schematic "C:/Quartus/lab3_2/ROM.bdf" { { -1712 832 880 -1680 "inst2" "" } } } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ROM:inst70|inst2[4]~15 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Quartus/lab3_2/" 0 { } { { 0 { 0 ""} 0 490 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ROM:inst70\|inst2\[3\]~17 " "Info: Destination node ROM:inst70\|inst2\[3\]~17" {  } { { "ROM.bdf" "" { Schematic "C:/Quartus/lab3_2/ROM.bdf" { { -1712 832 880 -1680 "inst2" "" } } } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ROM:inst70|inst2[3]~17 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Quartus/lab3_2/" 0 { } { { 0 { 0 ""} 0 495 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ROM:inst70\|inst2\[2\]~19 " "Info: Destination node ROM:inst70\|inst2\[2\]~19" {  } { { "ROM.bdf" "" { Schematic "C:/Quartus/lab3_2/ROM.bdf" { { -1712 832 880 -1680 "inst2" "" } } } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ROM:inst70|inst2[2]~19 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Quartus/lab3_2/" 0 { } { { 0 { 0 ""} 0 500 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ROM:inst70\|inst2\[1\]~21 " "Info: Destination node ROM:inst70\|inst2\[1\]~21" {  } { { "ROM.bdf" "" { Schematic "C:/Quartus/lab3_2/ROM.bdf" { { -1712 832 880 -1680 "inst2" "" } } } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ROM:inst70|inst2[1]~21 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Quartus/lab3_2/" 0 { } { { 0 { 0 ""} 0 505 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ROM:inst70\|inst2\[0\]~23 " "Info: Destination node ROM:inst70\|inst2\[0\]~23" {  } { { "ROM.bdf" "" { Schematic "C:/Quartus/lab3_2/ROM.bdf" { { -1712 832 880 -1680 "inst2" "" } } } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ROM:inst70|inst2[0]~23 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Quartus/lab3_2/" 0 { } { { 0 { 0 ""} 0 510 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RAM:inst\|lpm_bustri0:inst8\|lpm_bustri:lpm_bustri_component\|din\[7\]~0 " "Info: Destination node RAM:inst\|lpm_bustri0:inst8\|lpm_bustri:lpm_bustri_component\|din\[7\]~0" {  } { { "lpm_bustri.tdf" "" { Text "c:/quartus/quartus/libraries/megafunctions/lpm_bustri.tdf" 46 6 0 } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAM:inst|lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|din[7]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Quartus/lab3_2/" 0 { } { { 0 { 0 ""} 0 513 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "ROM.bdf" "" { Schematic "C:/Quartus/lab3_2/ROM.bdf" { { -2120 376 440 -2040 "inst23" "" } } } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ROM:inst70|inst23 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Quartus/lab3_2/" 0 { } { { 0 { 0 ""} 0 260 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "buffer:inst69\|inst12  " "Info: Automatically promoted node buffer:inst69\|inst12 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "buffer.bdf" "" { Schematic "C:/Quartus/lab3_2/buffer.bdf" { { 48 336 384 112 "inst12" "" } } } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { buffer:inst69|inst12 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Quartus/lab3_2/" 0 { } { { 0 { 0 ""} 0 145 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "buffer:inst69\|inst26  " "Info: Automatically promoted node buffer:inst69\|inst26 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "buffer.bdf" "" { Schematic "C:/Quartus/lab3_2/buffer.bdf" { { -32 216 296 32 "inst26" "" } } } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { buffer:inst69|inst26 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Quartus/lab3_2/" 0 { } { { 0 { 0 ""} 0 144 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RAM:inst\|inst47  " "Info: Automatically promoted node RAM:inst\|inst47 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "RAM.bdf" "" { Schematic "C:/Quartus/lab3_2/RAM.bdf" { { 312 192 272 376 "inst47" "" } } } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAM:inst|inst47 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Quartus/lab3_2/" 0 { } { { 0 { 0 ""} 0 100 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "24 unused 3.3V 14 10 0 " "Info: Number of I/O pins in group: 24 (unused VREF, 3.3V VCCIO, 14 input, 10 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 39 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  39 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 43 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 49 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  49 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 35 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  35 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 44 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 40 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 34 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  34 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 0 6 " "Info: I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "10 does not use undetermined 0 6 " "Info: I/O bank number 10 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "3.006 ns register memory " "Info: Estimated most critical path is register to memory delay of 3.006 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns buffer:inst69\|lpm_dff0:inst\|lpm_ff:lpm_ff_component\|dffs\[7\] 1 REG LAB_X25_Y12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X25_Y12; Fanout = 1; REG Node = 'buffer:inst69\|lpm_dff0:inst\|lpm_ff:lpm_ff_component\|dffs\[7\]'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { buffer:inst69|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.399 ns) + CELL(0.378 ns) 0.777 ns buffer:inst69\|lpm_mux2:inst24\|lpm_mux:lpm_mux_component\|mux_8oc:auto_generated\|l4_w7_n0_mux_dataout~1 2 COMB LAB_X26_Y13 1 " "Info: 2: + IC(0.399 ns) + CELL(0.378 ns) = 0.777 ns; Loc. = LAB_X26_Y13; Fanout = 1; COMB Node = 'buffer:inst69\|lpm_mux2:inst24\|lpm_mux:lpm_mux_component\|mux_8oc:auto_generated\|l4_w7_n0_mux_dataout~1'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.777 ns" { buffer:inst69|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[7] buffer:inst69|lpm_mux2:inst24|lpm_mux:lpm_mux_component|mux_8oc:auto_generated|l4_w7_n0_mux_dataout~1 } "NODE_NAME" } } { "db/mux_8oc.tdf" "" { Text "C:/Quartus/lab3_2/db/mux_8oc.tdf" 148 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.748 ns) + CELL(0.053 ns) 1.578 ns buffer:inst69\|lpm_mux2:inst24\|lpm_mux:lpm_mux_component\|mux_8oc:auto_generated\|l4_w7_n0_mux_dataout~0 3 COMB LAB_X26_Y11 3 " "Info: 3: + IC(0.748 ns) + CELL(0.053 ns) = 1.578 ns; Loc. = LAB_X26_Y11; Fanout = 3; COMB Node = 'buffer:inst69\|lpm_mux2:inst24\|lpm_mux:lpm_mux_component\|mux_8oc:auto_generated\|l4_w7_n0_mux_dataout~0'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.801 ns" { buffer:inst69|lpm_mux2:inst24|lpm_mux:lpm_mux_component|mux_8oc:auto_generated|l4_w7_n0_mux_dataout~1 buffer:inst69|lpm_mux2:inst24|lpm_mux:lpm_mux_component|mux_8oc:auto_generated|l4_w7_n0_mux_dataout~0 } "NODE_NAME" } } { "db/mux_8oc.tdf" "" { Text "C:/Quartus/lab3_2/db/mux_8oc.tdf" 148 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.396 ns) + CELL(0.378 ns) 2.352 ns RAM:inst\|lpm_bustri0:inst8\|lpm_bustri:lpm_bustri_component\|din\[7\]~1 4 COMB LAB_X27_Y12 1 " "Info: 4: + IC(0.396 ns) + CELL(0.378 ns) = 2.352 ns; Loc. = LAB_X27_Y12; Fanout = 1; COMB Node = 'RAM:inst\|lpm_bustri0:inst8\|lpm_bustri:lpm_bustri_component\|din\[7\]~1'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.774 ns" { buffer:inst69|lpm_mux2:inst24|lpm_mux:lpm_mux_component|mux_8oc:auto_generated|l4_w7_n0_mux_dataout~0 RAM:inst|lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|din[7]~1 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/quartus/quartus/libraries/megafunctions/lpm_bustri.tdf" 46 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.520 ns) + CELL(0.134 ns) 3.006 ns RAM:inst\|lpm_ram_dq0:inst38\|altsyncram:altsyncram_component\|altsyncram_dvc1:auto_generated\|ram_block1a7~porta_datain_reg0 5 MEM M4K_X32_Y12 1 " "Info: 5: + IC(0.520 ns) + CELL(0.134 ns) = 3.006 ns; Loc. = M4K_X32_Y12; Fanout = 1; MEM Node = 'RAM:inst\|lpm_ram_dq0:inst38\|altsyncram:altsyncram_component\|altsyncram_dvc1:auto_generated\|ram_block1a7~porta_datain_reg0'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.654 ns" { RAM:inst|lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|din[7]~1 RAM:inst|lpm_ram_dq0:inst38|altsyncram:altsyncram_component|altsyncram_dvc1:auto_generated|ram_block1a7~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_dvc1.tdf" "" { Text "C:/Quartus/lab3_2/db/altsyncram_dvc1.tdf" 183 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.943 ns ( 31.37 % ) " "Info: Total cell delay = 0.943 ns ( 31.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.063 ns ( 68.63 % ) " "Info: Total interconnect delay = 2.063 ns ( 68.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.006 ns" { buffer:inst69|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[7] buffer:inst69|lpm_mux2:inst24|lpm_mux:lpm_mux_component|mux_8oc:auto_generated|l4_w7_n0_mux_dataout~1 buffer:inst69|lpm_mux2:inst24|lpm_mux:lpm_mux_component|mux_8oc:auto_generated|l4_w7_n0_mux_dataout~0 RAM:inst|lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|din[7]~1 RAM:inst|lpm_ram_dq0:inst38|altsyncram:altsyncram_component|altsyncram_dvc1:auto_generated|ram_block1a7~porta_datain_reg0 } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X13_Y0 X26_Y13 " "Info: Peak interconnect usage is 1% of the available device resources in the region that extends from location X13_Y0 to location X26_Y13" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Info: Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "10 " "Warning: Found 10 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_bus\[7\] 0 " "Info: Pin \"data_bus\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_bus\[6\] 0 " "Info: Pin \"data_bus\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_bus\[5\] 0 " "Info: Pin \"data_bus\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_bus\[4\] 0 " "Info: Pin \"data_bus\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_bus\[3\] 0 " "Info: Pin \"data_bus\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_bus\[2\] 0 " "Info: Pin \"data_bus\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_bus\[1\] 0 " "Info: Pin \"data_bus\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_bus\[0\] 0 " "Info: Pin \"data_bus\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "trigger 0 " "Info: Pin \"trigger\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "buffer_write_flag 0 " "Info: Pin \"buffer_write_flag\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "313 " "Info: Peak virtual memory: 313 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 18 14:17:37 2018 " "Info: Processing ended: Thu Oct 18 14:17:37 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Info: Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
