;redcode
;assert 1
	SPL 0, <-22
	CMP -207, <-120
	MOV -1, <-20
	MOV -14, <-20
	DJN -1, @-20
	MOV -1, <-20
	ADD #210, @30
	SPL 3, #220
	ADD 270, 60
	SLT 20, @12
	SUB @13, 0
	CMP @121, 103
	SUB #12, @-206
	SLT 270, 60
	SPL <121, 106
	SUB @121, 103
	SPL <127, 106
	ADD 270, 60
	ADD 270, 60
	MOV -1, <-20
	SUB -7, <-120
	CMP -7, <-120
	SUB @0, @2
	CMP -7, <-120
	ADD 300, 90
	SPL <-127, 100
	SUB @121, 103
	SUB @121, 103
	SPL 0, <-22
	SUB #12, @-206
	MOV -1, <-20
	ADD 300, 90
	SPL 3, #220
	SPL 3, #220
	SLT 121, 32
	SPL 0, <-23
	JMN -7, @-120
	SUB @121, 103
	CMP 300, 90
	SPL <121, 106
	ADD @130, 9
	DJN -1, @-20
	MOV -1, <-20
	MOV -14, <-20
	MOV -1, <-720
	SUB 3, @220
	SUB @0, @2
	SUB @-127, 100
	SPL 50, <14
	SUB @13, 0
	MOV -14, <-20
