GowinSynthesis start
Running parser ...
Analyzing Verilog file 'D:\OneDrive\UoG_challenge_course\TEST\src\UART_RX.v'
Analyzing Verilog file 'D:\OneDrive\UoG_challenge_course\TEST\src\clkdiv460k.v'
Analyzing Verilog file 'D:\OneDrive\UoG_challenge_course\TEST\src\gowin_pll\gowin_pll.v'
Analyzing Verilog file 'D:\OneDrive\UoG_challenge_course\TEST\src\top.v'
Undeclared symbol 'clk460k', assumed default net type 'wire'("D:\OneDrive\UoG_challenge_course\TEST\src\top.v":14)
Undeclared symbol 'clk920k', assumed default net type 'wire'("D:\OneDrive\UoG_challenge_course\TEST\src\top.v":15)
Undeclared symbol 'clk100M', assumed default net type 'wire'("D:\OneDrive\UoG_challenge_course\TEST\src\top.v":19)
Analyzing Verilog file 'C:\Gowin\Gowin_V1.9.9Beta-5\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_crc32.v'
Analyzing Verilog file 'C:\Gowin\Gowin_V1.9.9Beta-5\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v'
Analyzing included file 'C:\Gowin\Gowin_V1.9.9Beta-5\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_define.v'("C:\Gowin\Gowin_V1.9.9Beta-5\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v":327)
Back to file 'C:\Gowin\Gowin_V1.9.9Beta-5\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v'("C:\Gowin\Gowin_V1.9.9Beta-5\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v":327)
Analyzing Verilog file 'C:\Gowin\Gowin_V1.9.9Beta-5\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_mem_ctrl.v'
Analyzing included file 'D:\OneDrive\UoG_challenge_course\TEST\impl\gwsynthesis\RTL_GAO\ao_0\gw_ao_top_define.v'("C:\Gowin\Gowin_V1.9.9Beta-5\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_mem_ctrl.v":150)
Back to file 'C:\Gowin\Gowin_V1.9.9Beta-5\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_mem_ctrl.v'("C:\Gowin\Gowin_V1.9.9Beta-5\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_mem_ctrl.v":150)
Analyzing Verilog file 'C:\Gowin\Gowin_V1.9.9Beta-5\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v'
Analyzing included file 'C:\Gowin\Gowin_V1.9.9Beta-5\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_define.v'("C:\Gowin\Gowin_V1.9.9Beta-5\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":2738)
Back to file 'C:\Gowin\Gowin_V1.9.9Beta-5\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v'("C:\Gowin\Gowin_V1.9.9Beta-5\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":2738)
Analyzing included file 'D:\OneDrive\UoG_challenge_course\TEST\impl\gwsynthesis\RTL_GAO\ao_0\gw_ao_top_define.v'("C:\Gowin\Gowin_V1.9.9Beta-5\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":2738)
Back to file 'C:\Gowin\Gowin_V1.9.9Beta-5\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v'("C:\Gowin\Gowin_V1.9.9Beta-5\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":2738)
Analyzing included file 'D:\OneDrive\UoG_challenge_course\TEST\impl\gwsynthesis\RTL_GAO\ao_0\gw_ao_expression.v'("C:\Gowin\Gowin_V1.9.9Beta-5\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":2738)
Back to file 'C:\Gowin\Gowin_V1.9.9Beta-5\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v'("C:\Gowin\Gowin_V1.9.9Beta-5\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":2738)
Analyzing included file 'D:\OneDrive\UoG_challenge_course\TEST\impl\gwsynthesis\RTL_GAO\ao_0\gw_ao_parameter.v'("C:\Gowin\Gowin_V1.9.9Beta-5\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":2738)
Back to file 'C:\Gowin\Gowin_V1.9.9Beta-5\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v'("C:\Gowin\Gowin_V1.9.9Beta-5\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":2738)
Analyzing Verilog file 'C:\Gowin\Gowin_V1.9.9Beta-5\IDE\data\ipcores\GAO\GW_CON\gw_con_top_138.v'
Analyzing included file 'D:\OneDrive\UoG_challenge_course\TEST\impl\gwsynthesis\RTL_GAO\ao_control\gw_con_top_define.v'("C:\Gowin\Gowin_V1.9.9Beta-5\IDE\data\ipcores\GAO\GW_CON\gw_con_top_138.v":396)
Back to file 'C:\Gowin\Gowin_V1.9.9Beta-5\IDE\data\ipcores\GAO\GW_CON\gw_con_top_138.v'("C:\Gowin\Gowin_V1.9.9Beta-5\IDE\data\ipcores\GAO\GW_CON\gw_con_top_138.v":396)
Analyzing included file 'D:\OneDrive\UoG_challenge_course\TEST\impl\gwsynthesis\RTL_GAO\ao_control\gw_con_parameter.v'("C:\Gowin\Gowin_V1.9.9Beta-5\IDE\data\ipcores\GAO\GW_CON\gw_con_top_138.v":396)
Back to file 'C:\Gowin\Gowin_V1.9.9Beta-5\IDE\data\ipcores\GAO\GW_CON\gw_con_top_138.v'("C:\Gowin\Gowin_V1.9.9Beta-5\IDE\data\ipcores\GAO\GW_CON\gw_con_top_138.v":396)
Analyzing Verilog file 'C:\Gowin\Gowin_V1.9.9Beta-5\IDE\data\ipcores\gw_jtag.v'
Analyzing Verilog file 'D:\OneDrive\UoG_challenge_course\TEST\impl\gwsynthesis\RTL_GAO\gw_gao_top.v'
Compiling module 'top'("D:\OneDrive\UoG_challenge_course\TEST\src\top.v":1)
Compiling module 'ClockDivider460k'("D:\OneDrive\UoG_challenge_course\TEST\src\clkdiv460k.v":1)
WARN  (EX3791) : Expression size 18 truncated to fit in target size 17("D:\OneDrive\UoG_challenge_course\TEST\src\clkdiv460k.v":15)
WARN  (EX3791) : Expression size 18 truncated to fit in target size 17("D:\OneDrive\UoG_challenge_course\TEST\src\clkdiv460k.v":22)
Compiling module 'Gowin_PLL'("D:\OneDrive\UoG_challenge_course\TEST\src\gowin_pll\gowin_pll.v":10)
Compiling module 'UART_RX'("D:\OneDrive\UoG_challenge_course\TEST\src\UART_RX.v":1)
WARN  (EX3791) : Expression size 17 truncated to fit in target size 16("D:\OneDrive\UoG_challenge_course\TEST\src\top.v":45)
Compiling module 'gw_gao'("D:\OneDrive\UoG_challenge_course\TEST\impl\gwsynthesis\RTL_GAO\gw_gao_top.v":1)
Compiling module 'GW_JTAG'("C:\Gowin\Gowin_V1.9.9Beta-5\IDE\data\ipcores\gw_jtag.v":1)
Compiling module '**'("C:\Gowin\Gowin_V1.9.9Beta-5\IDE\data\ipcores\GAO\GW_CON\gw_con_top_138.v":0)
Compiling module '**'("C:\Gowin\Gowin_V1.9.9Beta-5\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":0)
Compiling module '**'("C:\Gowin\Gowin_V1.9.9Beta-5\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_mem_ctrl.v":0)
Extracting RAM for identifier '**'("C:\Gowin\Gowin_V1.9.9Beta-5\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_mem_ctrl.v":0)
Compiling module '**'("C:\Gowin\Gowin_V1.9.9Beta-5\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_crc32.v":0)
Compiling module '**'("C:\Gowin\Gowin_V1.9.9Beta-5\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v":0)
Trying to combine GAO to RTL design
NOTE  (EX0101) : Current top module is "top"
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
WARN  (NL0002) : The module "Gowin_PLL" instantiated to "Gowin_PLL100M_inst" is swept in optimizing("D:\OneDrive\UoG_challenge_course\TEST\src\top.v":21)
[95%] Generate netlist file "D:\OneDrive\UoG_challenge_course\TEST\impl\gwsynthesis\TEST.vg" completed
[100%] Generate report file "D:\OneDrive\UoG_challenge_course\TEST\impl\gwsynthesis\TEST_syn.rpt.html" completed
GowinSynthesis finish
