<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p238" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_238{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_238{left:107px;bottom:68px;letter-spacing:0.09px;}
#t3_238{left:69px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_238{left:69px;bottom:486px;letter-spacing:0.13px;}
#t5_238{left:151px;bottom:486px;letter-spacing:0.15px;word-spacing:0.01px;}
#t6_238{left:69px;bottom:462px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t7_238{left:69px;bottom:445px;letter-spacing:-0.17px;word-spacing:-0.84px;}
#t8_238{left:69px;bottom:429px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t9_238{left:69px;bottom:412px;letter-spacing:-0.17px;word-spacing:-0.42px;}
#ta_238{left:189px;bottom:979px;letter-spacing:-0.13px;}
#tb_238{left:513px;bottom:979px;letter-spacing:-0.13px;}
#tc_238{left:189px;bottom:955px;letter-spacing:-0.14px;}
#td_238{left:512px;bottom:955px;letter-spacing:-0.14px;}
#te_238{left:81px;bottom:930px;letter-spacing:-0.16px;}
#tf_238{left:138px;bottom:930px;letter-spacing:-0.16px;}
#tg_238{left:189px;bottom:930px;letter-spacing:-0.14px;}
#th_238{left:436px;bottom:930px;letter-spacing:-0.13px;}
#ti_238{left:513px;bottom:930px;letter-spacing:-0.12px;}
#tj_238{left:695px;bottom:930px;}
#tk_238{left:699px;bottom:930px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tl_238{left:513px;bottom:914px;letter-spacing:-0.12px;}
#tm_238{left:670px;bottom:913px;}
#tn_238{left:674px;bottom:914px;letter-spacing:-0.12px;}
#to_238{left:513px;bottom:892px;letter-spacing:-0.11px;}
#tp_238{left:513px;bottom:875px;letter-spacing:-0.11px;}
#tq_238{left:81px;bottom:906px;letter-spacing:-0.16px;}
#tr_238{left:138px;bottom:906px;letter-spacing:-0.16px;}
#ts_238{left:189px;bottom:906px;letter-spacing:-0.15px;}
#tt_238{left:436px;bottom:906px;letter-spacing:-0.12px;}
#tu_238{left:81px;bottom:881px;letter-spacing:-0.16px;}
#tv_238{left:138px;bottom:881px;letter-spacing:-0.16px;}
#tw_238{left:189px;bottom:881px;letter-spacing:-0.15px;}
#tx_238{left:436px;bottom:881px;letter-spacing:-0.13px;}
#ty_238{left:81px;bottom:857px;letter-spacing:-0.16px;}
#tz_238{left:138px;bottom:857px;letter-spacing:-0.16px;}
#t10_238{left:189px;bottom:857px;letter-spacing:-0.14px;}
#t11_238{left:436px;bottom:857px;letter-spacing:-0.12px;}
#t12_238{left:81px;bottom:830px;letter-spacing:-0.16px;}
#t13_238{left:138px;bottom:830px;letter-spacing:-0.16px;}
#t14_238{left:189px;bottom:830px;letter-spacing:-0.14px;}
#t15_238{left:436px;bottom:830px;letter-spacing:-0.13px;}
#t16_238{left:513px;bottom:830px;letter-spacing:-0.12px;}
#t17_238{left:695px;bottom:829px;}
#t18_238{left:699px;bottom:830px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t19_238{left:513px;bottom:813px;letter-spacing:-0.12px;}
#t1a_238{left:670px;bottom:812px;}
#t1b_238{left:674px;bottom:813px;letter-spacing:-0.12px;}
#t1c_238{left:513px;bottom:791px;letter-spacing:-0.11px;}
#t1d_238{left:513px;bottom:774px;letter-spacing:-0.11px;}
#t1e_238{left:81px;bottom:805px;letter-spacing:-0.16px;}
#t1f_238{left:138px;bottom:805px;letter-spacing:-0.16px;}
#t1g_238{left:189px;bottom:805px;letter-spacing:-0.15px;}
#t1h_238{left:436px;bottom:805px;letter-spacing:-0.12px;}
#t1i_238{left:81px;bottom:781px;letter-spacing:-0.14px;}
#t1j_238{left:138px;bottom:781px;letter-spacing:-0.16px;}
#t1k_238{left:189px;bottom:781px;letter-spacing:-0.15px;}
#t1l_238{left:436px;bottom:781px;letter-spacing:-0.13px;}
#t1m_238{left:81px;bottom:756px;letter-spacing:-0.16px;}
#t1n_238{left:138px;bottom:756px;letter-spacing:-0.16px;}
#t1o_238{left:189px;bottom:756px;letter-spacing:-0.14px;}
#t1p_238{left:436px;bottom:756px;letter-spacing:-0.12px;}
#t1q_238{left:81px;bottom:729px;letter-spacing:-0.16px;}
#t1r_238{left:138px;bottom:729px;letter-spacing:-0.16px;}
#t1s_238{left:189px;bottom:729px;letter-spacing:-0.14px;}
#t1t_238{left:436px;bottom:729px;letter-spacing:-0.13px;}
#t1u_238{left:513px;bottom:729px;letter-spacing:-0.12px;}
#t1v_238{left:695px;bottom:728px;}
#t1w_238{left:699px;bottom:729px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1x_238{left:513px;bottom:712px;letter-spacing:-0.12px;}
#t1y_238{left:670px;bottom:711px;}
#t1z_238{left:674px;bottom:712px;letter-spacing:-0.12px;}
#t20_238{left:513px;bottom:690px;letter-spacing:-0.11px;}
#t21_238{left:513px;bottom:674px;letter-spacing:-0.11px;}
#t22_238{left:81px;bottom:704px;letter-spacing:-0.17px;}
#t23_238{left:138px;bottom:704px;letter-spacing:-0.16px;}
#t24_238{left:189px;bottom:704px;letter-spacing:-0.15px;}
#t25_238{left:436px;bottom:704px;letter-spacing:-0.13px;}
#t26_238{left:81px;bottom:680px;letter-spacing:-0.16px;}
#t27_238{left:138px;bottom:680px;letter-spacing:-0.16px;}
#t28_238{left:189px;bottom:680px;letter-spacing:-0.15px;}
#t29_238{left:436px;bottom:680px;letter-spacing:-0.13px;}
#t2a_238{left:81px;bottom:655px;letter-spacing:-0.16px;}
#t2b_238{left:138px;bottom:655px;letter-spacing:-0.16px;}
#t2c_238{left:189px;bottom:655px;letter-spacing:-0.14px;}
#t2d_238{left:436px;bottom:655px;letter-spacing:-0.12px;}
#t2e_238{left:75px;bottom:628px;letter-spacing:-0.12px;}
#t2f_238{left:75px;bottom:611px;letter-spacing:-0.12px;}
#t2g_238{left:70px;bottom:584px;letter-spacing:-0.14px;}
#t2h_238{left:69px;bottom:565px;letter-spacing:-0.11px;}
#t2i_238{left:84px;bottom:548px;letter-spacing:-0.11px;}
#t2j_238{left:164px;bottom:367px;letter-spacing:0.12px;word-spacing:0.02px;}
#t2k_238{left:250px;bottom:367px;letter-spacing:0.13px;word-spacing:-0.03px;}
#t2l_238{left:100px;bottom:345px;letter-spacing:-0.12px;}
#t2m_238{left:101px;bottom:328px;letter-spacing:-0.14px;}
#t2n_238{left:240px;bottom:328px;letter-spacing:-0.13px;word-spacing:0.03px;}
#t2o_238{left:482px;bottom:328px;letter-spacing:-0.12px;}
#t2p_238{left:651px;bottom:328px;letter-spacing:-0.13px;word-spacing:-0.03px;}
#t2q_238{left:87px;bottom:303px;letter-spacing:-0.18px;}
#t2r_238{left:143px;bottom:303px;letter-spacing:-0.14px;}
#t2s_238{left:81px;bottom:279px;letter-spacing:-0.16px;}
#t2t_238{left:138px;bottom:279px;letter-spacing:-0.16px;}
#t2u_238{left:189px;bottom:279px;letter-spacing:-0.15px;}
#t2v_238{left:465px;bottom:279px;letter-spacing:-0.13px;}
#t2w_238{left:548px;bottom:279px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2x_238{left:81px;bottom:254px;letter-spacing:-0.16px;}
#t2y_238{left:138px;bottom:254px;letter-spacing:-0.16px;}
#t2z_238{left:189px;bottom:254px;letter-spacing:-0.15px;}
#t30_238{left:466px;bottom:254px;letter-spacing:-0.14px;}
#t31_238{left:548px;bottom:254px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t32_238{left:81px;bottom:230px;letter-spacing:-0.16px;}
#t33_238{left:138px;bottom:230px;letter-spacing:-0.16px;}
#t34_238{left:189px;bottom:230px;letter-spacing:-0.15px;}
#t35_238{left:465px;bottom:230px;letter-spacing:-0.14px;}
#t36_238{left:547px;bottom:230px;letter-spacing:-0.12px;}
#t37_238{left:81px;bottom:206px;letter-spacing:-0.16px;}
#t38_238{left:138px;bottom:206px;letter-spacing:-0.16px;}
#t39_238{left:189px;bottom:206px;letter-spacing:-0.15px;}
#t3a_238{left:466px;bottom:206px;letter-spacing:-0.13px;}
#t3b_238{left:548px;bottom:206px;letter-spacing:-0.13px;}
#t3c_238{left:81px;bottom:181px;letter-spacing:-0.16px;}
#t3d_238{left:138px;bottom:181px;letter-spacing:-0.16px;}
#t3e_238{left:189px;bottom:181px;letter-spacing:-0.15px;}
#t3f_238{left:465px;bottom:181px;letter-spacing:-0.13px;}
#t3g_238{left:548px;bottom:181px;letter-spacing:-0.13px;}
#t3h_238{left:80px;bottom:157px;letter-spacing:-0.17px;}
#t3i_238{left:138px;bottom:157px;letter-spacing:-0.15px;}
#t3j_238{left:189px;bottom:157px;letter-spacing:-0.15px;}
#t3k_238{left:465px;bottom:157px;letter-spacing:-0.14px;}
#t3l_238{left:547px;bottom:157px;letter-spacing:-0.12px;}
#t3m_238{left:80px;bottom:132px;letter-spacing:-0.17px;}
#t3n_238{left:138px;bottom:132px;letter-spacing:-0.15px;}
#t3o_238{left:189px;bottom:132px;letter-spacing:-0.15px;}
#t3p_238{left:465px;bottom:132px;letter-spacing:-0.14px;}
#t3q_238{left:547px;bottom:132px;letter-spacing:-0.12px;}
#t3r_238{left:93px;bottom:1086px;letter-spacing:0.12px;word-spacing:-0.07px;}
#t3s_238{left:179px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.01px;}
#t3t_238{left:271px;bottom:1068px;letter-spacing:0.13px;word-spacing:-0.01px;}
#t3u_238{left:594px;bottom:1068px;letter-spacing:0.12px;}
#t3v_238{left:100px;bottom:1045px;letter-spacing:-0.12px;}
#t3w_238{left:101px;bottom:1028px;letter-spacing:-0.13px;}
#t3x_238{left:225px;bottom:1028px;letter-spacing:-0.13px;word-spacing:0.04px;}
#t3y_238{left:449px;bottom:1028px;letter-spacing:-0.16px;}
#t3z_238{left:633px;bottom:1028px;letter-spacing:-0.12px;word-spacing:-0.03px;}
#t40_238{left:87px;bottom:1004px;letter-spacing:-0.18px;}
#t41_238{left:143px;bottom:1004px;letter-spacing:-0.14px;}

.s1_238{font-size:12px;font-family:NeoSansIntel_1aa2;color:#000;}
.s2_238{font-size:14px;font-family:NeoSansIntel_1aa2;color:#0860A8;}
.s3_238{font-size:18px;font-family:NeoSansIntelMedium_1aa1;color:#0860A8;}
.s4_238{font-size:14px;font-family:Verdana_156;color:#000;}
.s5_238{font-size:14px;font-family:NeoSansIntel_1aa2;color:#000;}
.s6_238{font-size:15px;font-family:Arial-Bold_15a;color:#000;}
.s7_238{font-size:14px;font-family:NeoSansIntelMedium_1aa1;color:#0860A8;}
.s8_238{font-size:15px;font-family:NeoSansIntelMedium_1aa1;color:#0860A8;}
.s9_238{font-size:14px;font-family:NeoSansIntelMedium_1aa1;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts238" type="text/css" >

@font-face {
	font-family: Arial-Bold_15a;
	src: url("fonts/Arial-Bold_15a.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_1aa1;
	src: url("fonts/NeoSansIntelMedium_1aa1.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1aa2;
	src: url("fonts/NeoSansIntel_1aa2.woff") format("woff");
}

@font-face {
	font-family: Verdana_156;
	src: url("fonts/Verdana_156.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg238Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg238" style="-webkit-user-select: none;"><object width="935" height="1210" data="238/238.svg" type="image/svg+xml" id="pdf238" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_238" class="t s1_238">2-222 </span><span id="t2_238" class="t s1_238">Vol. 4 </span>
<span id="t3_238" class="t s2_238">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_238" class="t s3_238">2.12.3 </span><span id="t5_238" class="t s3_238">Additional Uncore PMU MSRs in the Intel® Xeon® Processor E5 v2 and E7 v2 Families </span>
<span id="t6_238" class="t s4_238">Intel Xeon Processor E5 v2 and E7 v2 families are based on the Ivy Bridge-E microarchitecture. The MSR-based </span>
<span id="t7_238" class="t s4_238">uncore PMU interfaces are listed in Table 2-24 and Table 2-28. For complete detail of the uncore PMU, refer to Intel </span>
<span id="t8_238" class="t s4_238">Xeon Processor E5 v2 Product Family Uncore Performance Monitoring Guide. These processors have a CPUID </span>
<span id="t9_238" class="t s4_238">Signature DisplayFamily_DisplayModel value of 06_3EH. </span>
<span id="ta_238" class="t s5_238">39:32 </span><span id="tb_238" class="t s5_238">PCI Express Segment Number </span>
<span id="tc_238" class="t s5_238">63:32 </span><span id="td_238" class="t s5_238">Reserved </span>
<span id="te_238" class="t s5_238">474H </span><span id="tf_238" class="t s5_238">1140 </span><span id="tg_238" class="t s5_238">IA32_MC29_CTL </span><span id="th_238" class="t s5_238">Package </span><span id="ti_238" class="t s5_238">See Section 16.3.2.1, “IA32_MC</span><span id="tj_238" class="t s6_238">i</span><span id="tk_238" class="t s5_238">_CTL MSRs,” through </span>
<span id="tl_238" class="t s5_238">Section 16.3.2.4, “IA32_MC</span><span id="tm_238" class="t s6_238">i</span><span id="tn_238" class="t s5_238">_MISC MSRs.” </span>
<span id="to_238" class="t s5_238">Bank MC29 reports MC errors from a specific CBo (core </span>
<span id="tp_238" class="t s5_238">broadcast) and its corresponding slice of L3. </span>
<span id="tq_238" class="t s5_238">475H </span><span id="tr_238" class="t s5_238">1141 </span><span id="ts_238" class="t s5_238">IA32_MC29_STATUS </span><span id="tt_238" class="t s5_238">Package </span>
<span id="tu_238" class="t s5_238">476H </span><span id="tv_238" class="t s5_238">1142 </span><span id="tw_238" class="t s5_238">IA32_MC29_ADDR </span><span id="tx_238" class="t s5_238">Package </span>
<span id="ty_238" class="t s5_238">477H </span><span id="tz_238" class="t s5_238">1143 </span><span id="t10_238" class="t s5_238">IA32_MC29_MISC </span><span id="t11_238" class="t s5_238">Package </span>
<span id="t12_238" class="t s5_238">478H </span><span id="t13_238" class="t s5_238">1144 </span><span id="t14_238" class="t s5_238">IA32_MC30_CTL </span><span id="t15_238" class="t s5_238">Package </span><span id="t16_238" class="t s5_238">See Section 16.3.2.1, “IA32_MC</span><span id="t17_238" class="t s6_238">i</span><span id="t18_238" class="t s5_238">_CTL MSRs,” through </span>
<span id="t19_238" class="t s5_238">Section 16.3.2.4, “IA32_MC</span><span id="t1a_238" class="t s6_238">i</span><span id="t1b_238" class="t s5_238">_MISC MSRs.” </span>
<span id="t1c_238" class="t s5_238">Bank MC30 reports MC errors from a specific CBo (core </span>
<span id="t1d_238" class="t s5_238">broadcast) and its corresponding slice of L3. </span>
<span id="t1e_238" class="t s5_238">479H </span><span id="t1f_238" class="t s5_238">1145 </span><span id="t1g_238" class="t s5_238">IA32_MC30_STATUS </span><span id="t1h_238" class="t s5_238">Package </span>
<span id="t1i_238" class="t s5_238">47AH </span><span id="t1j_238" class="t s5_238">1146 </span><span id="t1k_238" class="t s5_238">IA32_MC30_ADDR </span><span id="t1l_238" class="t s5_238">Package </span>
<span id="t1m_238" class="t s5_238">47BH </span><span id="t1n_238" class="t s5_238">1147 </span><span id="t1o_238" class="t s5_238">IA32_MC30_MISC </span><span id="t1p_238" class="t s5_238">Package </span>
<span id="t1q_238" class="t s5_238">47CH </span><span id="t1r_238" class="t s5_238">1148 </span><span id="t1s_238" class="t s5_238">IA32_MC31_CTL </span><span id="t1t_238" class="t s5_238">Package </span><span id="t1u_238" class="t s5_238">See Section 16.3.2.1, “IA32_MC</span><span id="t1v_238" class="t s6_238">i</span><span id="t1w_238" class="t s5_238">_CTL MSRs,” through </span>
<span id="t1x_238" class="t s5_238">Section 16.3.2.4, “IA32_MC</span><span id="t1y_238" class="t s6_238">i</span><span id="t1z_238" class="t s5_238">_MISC MSRs.” </span>
<span id="t20_238" class="t s5_238">Bank MC31 reports MC errors from a specific CBo (core </span>
<span id="t21_238" class="t s5_238">broadcast) and its corresponding slice of L3. </span>
<span id="t22_238" class="t s5_238">47DH </span><span id="t23_238" class="t s5_238">1149 </span><span id="t24_238" class="t s5_238">IA32_MC31_STATUS </span><span id="t25_238" class="t s5_238">Package </span>
<span id="t26_238" class="t s5_238">47EH </span><span id="t27_238" class="t s5_238">1150 </span><span id="t28_238" class="t s5_238">IA32_MC31_ADDR </span><span id="t29_238" class="t s5_238">Package </span>
<span id="t2a_238" class="t s5_238">47FH </span><span id="t2b_238" class="t s5_238">1147 </span><span id="t2c_238" class="t s5_238">IA32_MC31_MISC </span><span id="t2d_238" class="t s5_238">Package </span>
<span id="t2e_238" class="t s5_238">See Table 2-20, Table 2-26 for other MSR definitions applicable to Intel Xeon processor E7 v2 with a CPUID Signature </span>
<span id="t2f_238" class="t s5_238">DisplayFamily_DisplayModel value of 06_3AH. </span>
<span id="t2g_238" class="t s7_238">NOTES: </span>
<span id="t2h_238" class="t s5_238">1. An override configuration lower than the factory-set configuration is always supported. An override configuration higher than the </span>
<span id="t2i_238" class="t s5_238">factory-set configuration is dependent on features specific to the processor and the platform. </span>
<span id="t2j_238" class="t s8_238">Table 2-28. </span><span id="t2k_238" class="t s8_238">Uncore PMU MSRs in the Intel® Xeon® Processor E5 v2 and E7 v2 Families </span>
<span id="t2l_238" class="t s9_238">Register </span>
<span id="t2m_238" class="t s9_238">Address </span><span id="t2n_238" class="t s9_238">Register Name / Bit Fields </span><span id="t2o_238" class="t s9_238">Scope </span><span id="t2p_238" class="t s9_238">Bit Description </span>
<span id="t2q_238" class="t s9_238">Hex </span><span id="t2r_238" class="t s9_238">Dec </span>
<span id="t2s_238" class="t s5_238">C00H </span><span id="t2t_238" class="t s5_238">3072 </span><span id="t2u_238" class="t s5_238">MSR_PMON_GLOBAL_CTL </span><span id="t2v_238" class="t s5_238">Package </span><span id="t2w_238" class="t s5_238">Uncore Perfmon Per-Socket Global Control </span>
<span id="t2x_238" class="t s5_238">C01H </span><span id="t2y_238" class="t s5_238">3073 </span><span id="t2z_238" class="t s5_238">MSR_PMON_GLOBAL_STATUS </span><span id="t30_238" class="t s5_238">Package </span><span id="t31_238" class="t s5_238">Uncore Perfmon Per-Socket Global Status </span>
<span id="t32_238" class="t s5_238">C06H </span><span id="t33_238" class="t s5_238">3078 </span><span id="t34_238" class="t s5_238">MSR_PMON_GLOBAL_CONFIG </span><span id="t35_238" class="t s5_238">Package </span><span id="t36_238" class="t s5_238">Uncore Perfmon Per-Socket Global Configuration </span>
<span id="t37_238" class="t s5_238">C15H </span><span id="t38_238" class="t s5_238">3093 </span><span id="t39_238" class="t s5_238">MSR_U_PMON_BOX_STATUS </span><span id="t3a_238" class="t s5_238">Package </span><span id="t3b_238" class="t s5_238">Uncore U-box Perfmon U-Box Wide Status </span>
<span id="t3c_238" class="t s5_238">C35H </span><span id="t3d_238" class="t s5_238">3125 </span><span id="t3e_238" class="t s5_238">MSR_PCU_PMON_BOX_STATUS </span><span id="t3f_238" class="t s5_238">Package </span><span id="t3g_238" class="t s5_238">Uncore PCU Perfmon Box Wide Status </span>
<span id="t3h_238" class="t s5_238">D1AH </span><span id="t3i_238" class="t s5_238">3354 </span><span id="t3j_238" class="t s5_238">MSR_C0_PMON_BOX_FILTER1 </span><span id="t3k_238" class="t s5_238">Package </span><span id="t3l_238" class="t s5_238">Uncore C-Box 0 Perfmon Box Wide Filter1 </span>
<span id="t3m_238" class="t s5_238">D3AH </span><span id="t3n_238" class="t s5_238">3386 </span><span id="t3o_238" class="t s5_238">MSR_C1_PMON_BOX_FILTER1 </span><span id="t3p_238" class="t s5_238">Package </span><span id="t3q_238" class="t s5_238">Uncore C-Box 1 Perfmon Box Wide Filter1 </span>
<span id="t3r_238" class="t s8_238">Table 2-27. </span><span id="t3s_238" class="t s8_238">Additional MSRs Supported by the Intel® Xeon® Processor E7 v2 Family with a CPUID Signature </span>
<span id="t3t_238" class="t s8_238">DisplayFamily_DisplayModel Value of 06_3EH </span><span id="t3u_238" class="t s8_238">(Contd.) </span>
<span id="t3v_238" class="t s9_238">Register </span>
<span id="t3w_238" class="t s9_238">Address </span><span id="t3x_238" class="t s9_238">Register Name / Bit Fields </span><span id="t3y_238" class="t s9_238">Scope </span><span id="t3z_238" class="t s9_238">Bit Description </span>
<span id="t40_238" class="t s9_238">Hex </span><span id="t41_238" class="t s9_238">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
