// Seed: 2566188001
module module_0 (
    input tri0  id_0,
    input uwire id_1
);
  assign id_3 = "";
  assign module_2.type_8 = 0;
  assign module_1.type_2 = 0;
endmodule
module module_1 (
    input supply1 id_0,
    input wand id_1,
    output wire id_2,
    input tri id_3,
    input tri1 id_4,
    input wor id_5,
    output tri id_6,
    output supply1 id_7,
    output wand id_8,
    input wand id_9,
    input tri id_10
    , id_12
);
  wire id_13;
  module_0 modCall_1 (
      id_0,
      id_5
  );
endmodule
module module_2 (
    input tri id_0,
    input wor id_1,
    input logic id_2,
    input supply0 id_3
    , id_6,
    input tri id_4
);
  always @(*)
    if (1) id_6 <= id_2;
    else id_6 <= 1;
  module_0 modCall_1 (
      id_3,
      id_0
  );
  tri1 id_7;
  assign id_7 = 1;
endmodule
