# ğŸ§  Lecture: Data Representation and Computer Organization

## ğŸ“˜ Topics Covered
1. Big-Endian and Little-Endian Memory Organization  
2. Computer Peripherals  
3. Introduction to Von Neumann SISD Organization  

---

## ğŸ§© 1. Big-Endian and Little-Endian Organization

### ğŸ§  Concept Overview
Computers store data in memory as **bytes**.  
For multi-byte data (e.g., 16-bit, 32-bit, 64-bit integers), the **order** in which bytes are stored in memory differs between systems â€” known as **Endianness**.

---

### ğŸ”¹ Definitions

- **Big-Endian:** The **most significant byte (MSB)** is stored at the **lowest memory address**.  
- **Little-Endian:** The **least significant byte (LSB)** is stored at the **lowest memory address**.

---

### ğŸ§® Example

Letâ€™s store a 32-bit hexadecimal number: `0x12345678`

#### In Big-Endian:
| Byte | Value | Memory Address |
|------|--------|----------------|
| MSB  | 12     | 1000 |
|      | 34     | 1001 |
|      | 56     | 1002 |
| LSB  | 78     | 1003 |

#### In Little-Endian:
| Byte | Value | Memory Address |
|------|--------|----------------|
| LSB  | 78     | 1000 |
|      | 56     | 1001 |
|      | 34     | 1002 |
| MSB  | 12     | 1003 |

---

### ğŸ–¼ï¸ Visualization

```mermaid
graph LR
  subgraph Big-Endian
  A1[1000: 12] --> A2[1001: 34] --> A3[1002: 56] --> A4[1003: 78]
  end
  subgraph Little-Endian
  B1[1000: 78] --> B2[1001: 56] --> B3[1002: 34] --> B4[1003: 12]
  end
```

---

### ğŸ’» C Example to Detect Endianness
```c
#include <stdio.h>
int main() {
    unsigned int x = 0x12345678;
    unsigned char *ptr = (unsigned char*)&x;
    if (*ptr == 0x78)
        printf("This system is Little Endian\n");
    else
        printf("This system is Big Endian\n");
    return 0;
}
```

---

### ğŸ§  Key Differences
| Feature | Big-Endian | Little-Endian |
|----------|-------------|---------------|
| Lowest address holds | MSB | LSB |
| Used by | Motorola, IBM, SPARC | Intel x86, AMD |
| Human readability | Matches number representation | Reverse order |
| Network byte order | Default | Needs conversion |

---

### ğŸ’¡ Analogy
Think of a 4-digit number **1234**:
- Big-Endian â†’ Written as **1234** (MSB first)
- Little-Endian â†’ Written as **4321** (LSB first)

---

## ğŸ–¥ï¸ 2. Computer Peripherals

### ğŸ§  Definition
**Peripherals** are external or auxiliary devices that provide **input, output, storage, or communication** capabilities.  
They are connected via I/O interfaces and enhance the computerâ€™s usability.

---

### ğŸ”¸ Classification of Peripherals
| Type | Function | Examples |
|------|-----------|-----------|
| Input Devices | Feed data to computer | Keyboard, Mouse, Scanner |
| Output Devices | Display or output data | Monitor, Printer, Speaker |
| Storage Devices | Store data permanently | HDD, SSD, USB |
| Communication Devices | Data transfer | Modem, Router, NIC |

---

### ğŸ–¼ï¸ Peripheral Connectivity Diagram
```mermaid
graph TD
  CPU[CPU & Memory] -->|Input| I[Input Devices]
  CPU -->|Output| O[Output Devices]
  CPU -->|Storage| S[Storage Devices]
  CPU -->|Network| N[Network Devices]
  I -->|Keyboard, Mouse| CPU
  O -->|Monitor, Printer| CPU
  S -->|HDD, SSD| CPU
  N -->|Router, NIC| CPU
```

---

### ğŸ”¹ Functions
#### ğŸ§® Input Devices
- Keyboard: Generates scan codes for keypresses  
- Mouse: Converts motion into cursor movement  
- Scanner: Converts images into digital format  

#### ğŸ–¨ï¸ Output Devices
- Monitor: Displays visual information  
- Printer: Produces hard copies  
- Speaker: Generates sound output  

#### ğŸ’¾ Storage Devices
- Primary: RAM, Cache  
- Secondary: Hard Drives, SSD  
- Tertiary: Optical Discs, Tape Drives  

#### ğŸŒ Communication Devices
- Modem: Modulates/demodulates signals  
- NIC: Network Interface Card for data exchange  
- Router: Connects and routes between networks  

---

### âš™ï¸ I/O Communication Techniques
| Method | Description | Example |
|--------|-------------|----------|
| Programmed I/O | CPU polls device until ready | Simple microcontrollers |
| Interrupt-driven I/O | Device signals CPU when ready | Keyboard, Mouse |
| DMA | Device transfers data directly to memory | Disk, GPU |

---

### ğŸ’¡ Peripheral Interface Concepts
- **Port:** Physical or logical connection point (USB, HDMI, etc.)  
- **Device Driver:** Software that enables OS-device communication  
- **Controller:** Hardware managing communication between device & CPU  

---

### ğŸ§  Example: Keyboard Input Flow
1. Key pressed â†’ Encoder generates scan code  
2. Signal sent to I/O controller  
3. Controller triggers interrupt  
4. CPU reads data from buffer  
5. OS interprets and displays character  

---

## ğŸ§® 3. Von Neumann SISD Organization

### ğŸ§  Background
Proposed by **John von Neumann in 1945**, this architecture forms the basis of most modern computing systems.

---

### ğŸ”¹ Key Concept
A **single memory** holds **both instructions and data**.  
Processing occurs **sequentially** â€” one instruction operates on one data element at a time.

---

### ğŸ”¸ Main Characteristics
| Feature | Description |
|----------|-------------|
| Memory | Common for program and data |
| ALU | Performs arithmetic/logic operations |
| Control Unit | Fetches, decodes, and executes instructions |
| I/O | Interfaces for input and output |
| Flynnâ€™s Category | SISD (Single Instruction, Single Data) |

---

### ğŸ–¼ï¸ Von Neumann Architecture Diagram
```mermaid
graph LR
  INP[Input Devices] --> CU[Control Unit]
  CU --> MEM[Memory (Instructions + Data)]
  MEM --> ALU[Arithmetic Logic Unit]
  ALU --> OUT[Output Devices]
  CU --> ALU
  ALU --> CU
```

---

### ğŸ”¹ Component Descriptions
| Component | Function |
|------------|-----------|
| Memory | Stores data and program instructions |
| Control Unit | Fetches and decodes instructions |
| ALU | Executes arithmetic and logic operations |
| Registers | Temporary storage during execution |
| I/O Interface | Handles external device communication |

---

### ğŸ”¹ Fetch-Decode-Execute Cycle
$$
\text{Instruction Cycle} = \text{Fetch} \rightarrow \text{Decode} \rightarrow \text{Execute}
$$

#### Steps:
1. **Fetch:** Get instruction from memory.  
2. **Decode:** Interpret operation and operands.  
3. **Execute:** Perform the operation and store the result.

---

### ğŸ–¼ï¸ Instruction Cycle Diagram
```mermaid
flowchart TD
  F[Fetch] --> D[Decode]
  D --> E[Execute]
  E --> F
```

---

### ğŸ”¹ SISD Explanation
| Aspect | Description |
|--------|--------------|
| Instruction Stream | Single instruction executed at a time |
| Data Stream | Operates on one data item |
| Example | Intel 8086, early microprocessors |

---

### ğŸ§® Example Assembly Code
```assembly
LOAD R1, A
LOAD R2, B
ADD R3, R1, R2
STORE R3, C
```
Each instruction executed sequentially by a single processor.

---

### âš ï¸ Von Neumann Bottleneck
- **Issue:** Data and instructions share a single memory and bus.  
- **Result:** CPU stalls waiting for memory access.  
- **Impact:** Limits instruction throughput and system performance.

---

### ğŸ”¹ Flynnâ€™s Taxonomy Comparison
| Category | Instruction Stream | Data Stream | Example |
|-----------|--------------------|-------------|----------|
| SISD | Single | Single | Intel 8086 |
| SIMD | Single | Multiple | GPUs |
| MISD | Multiple | Single | Pipeline processors |
| MIMD | Multiple | Multiple | Multicore CPUs, clusters |

---

## ğŸ§¾ Summary Table
| Topic | Key Idea |
|--------|-----------|
| Big/Little Endian | Defines byte order for multi-byte data |
| Peripherals | Input, output, storage, communication devices |
| Von Neumann SISD | Single memory and sequential execution model |

---

## ğŸ§  Quick Quiz
1. What is the main difference between Big-Endian and Little-Endian?  
2. List three types of peripherals and their functions.  
3. What are the main components of the Von Neumann architecture?  
4. Explain the Von Neumann bottleneck.  
5. What does SISD stand for?  

---

## ğŸ“š References
- Patterson & Hennessy, *Computer Organization and Design*  
- Stallings, *Computer Organization and Architecture*  
- Tanenbaum, *Structured Computer Organization*  
- Flynn, M. J. (1972). *Some Computer Organizations and Their Effectiveness.*
