TRACE::2021-06-15.15:06:01::SCWPlatform::Trying to open the hw design at C:/Users/pedra/Documents/CR/labs/vitis_workspace/ReverseEndiannessDma/hw/ReverseEndiannessDma.xsa
TRACE::2021-06-15.15:06:01::SCWPlatform::DSA given C:/Users/pedra/Documents/CR/labs/vitis_workspace/ReverseEndiannessDma/hw/ReverseEndiannessDma.xsa
TRACE::2021-06-15.15:06:01::SCWPlatform::DSA absoulate path C:/Users/pedra/Documents/CR/labs/vitis_workspace/ReverseEndiannessDma/hw/ReverseEndiannessDma.xsa
TRACE::2021-06-15.15:06:04::SCWPlatform::DSA directory C:/Users/pedra/Documents/CR/labs/vitis_workspace/ReverseEndiannessDma/hw
TRACE::2021-06-15.15:06:04::SCWPlatform:: Platform Path C:/Users/pedra/Documents/CR/labs/vitis_workspace/ReverseEndiannessDma/hw/ReverseEndiannessDma.xsa
TRACE::2021-06-15.15:06:04::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2021-06-15.15:06:04::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-06-15.15:06:04::SCWPlatform::Opened new HwDB with name mb_design_wrapper_0
TRACE::2021-06-15.15:06:04::SCWWriter::formatted JSON is {
	"platformName":	"ReverseEndiannessDma",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ReverseEndiannessDma",
	"platHandOff":	"C:/Users/pedra/Documents/CR/labs/aula9/DMA/ReverseEndiannessDma.xsa",
	"platIntHandOff":	"<platformDir>/hw/ReverseEndiannessDma.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2021-06-15.15:06:04::SCWWriter::formatted JSON is {
	"platformName":	"ReverseEndiannessDma",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ReverseEndiannessDma",
	"platHandOff":	"C:/Users/pedra/Documents/CR/labs/aula9/DMA/ReverseEndiannessDma.xsa",
	"platIntHandOff":	"<platformDir>/hw/ReverseEndiannessDma.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ReverseEndiannessDma",
	"systems":	[{
			"systemName":	"ReverseEndiannessDma",
			"systemDesc":	"ReverseEndiannessDma",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ReverseEndiannessDma"
		}]
}
TRACE::2021-06-15.15:06:04::SCWPlatform::Boot application domains not present, creating them
TRACE::2021-06-15.15:06:04::SCWPlatform::Pure FPGA device, no boot application will be created.
TRACE::2021-06-15.15:06:04::SCWWriter::formatted JSON is {
	"platformName":	"ReverseEndiannessDma",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ReverseEndiannessDma",
	"platHandOff":	"C:/Users/pedra/Documents/CR/labs/aula9/DMA/ReverseEndiannessDma.xsa",
	"platIntHandOff":	"<platformDir>/hw/ReverseEndiannessDma.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ReverseEndiannessDma",
	"systems":	[{
			"systemName":	"ReverseEndiannessDma",
			"systemDesc":	"ReverseEndiannessDma",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ReverseEndiannessDma"
		}]
}
TRACE::2021-06-15.15:06:04::SCWWriter::formatted JSON is {
	"platformName":	"ReverseEndiannessDma",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ReverseEndiannessDma",
	"platHandOff":	"C:/Users/pedra/Documents/CR/labs/aula9/DMA/ReverseEndiannessDma.xsa",
	"platIntHandOff":	"<platformDir>/hw/ReverseEndiannessDma.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ReverseEndiannessDma",
	"systems":	[{
			"systemName":	"ReverseEndiannessDma",
			"systemDesc":	"ReverseEndiannessDma",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ReverseEndiannessDma"
		}]
}
TRACE::2021-06-15.15:06:04::SCWPlatform::Trying to open the hw design at C:/Users/pedra/Documents/CR/labs/vitis_workspace/ReverseEndiannessDma/hw/ReverseEndiannessDma.xsa
TRACE::2021-06-15.15:06:04::SCWPlatform::DSA given C:/Users/pedra/Documents/CR/labs/vitis_workspace/ReverseEndiannessDma/hw/ReverseEndiannessDma.xsa
TRACE::2021-06-15.15:06:04::SCWPlatform::DSA absoulate path C:/Users/pedra/Documents/CR/labs/vitis_workspace/ReverseEndiannessDma/hw/ReverseEndiannessDma.xsa
TRACE::2021-06-15.15:06:04::SCWPlatform::DSA directory C:/Users/pedra/Documents/CR/labs/vitis_workspace/ReverseEndiannessDma/hw
TRACE::2021-06-15.15:06:04::SCWPlatform:: Platform Path C:/Users/pedra/Documents/CR/labs/vitis_workspace/ReverseEndiannessDma/hw/ReverseEndiannessDma.xsa
TRACE::2021-06-15.15:06:04::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2021-06-15.15:06:04::SCWPlatform::Trying to set the existing hwdb with name mb_design_wrapper_0
TRACE::2021-06-15.15:06:04::SCWPlatform::Opened existing hwdb mb_design_wrapper_0
TRACE::2021-06-15.15:06:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-15.15:06:04::SCWDomain::checking for install qemu data   : 
TRACE::2021-06-15.15:06:04::SCWPlatform::Trying to open the hw design at C:/Users/pedra/Documents/CR/labs/vitis_workspace/ReverseEndiannessDma/hw/ReverseEndiannessDma.xsa
TRACE::2021-06-15.15:06:04::SCWPlatform::DSA given C:/Users/pedra/Documents/CR/labs/vitis_workspace/ReverseEndiannessDma/hw/ReverseEndiannessDma.xsa
TRACE::2021-06-15.15:06:04::SCWPlatform::DSA absoulate path C:/Users/pedra/Documents/CR/labs/vitis_workspace/ReverseEndiannessDma/hw/ReverseEndiannessDma.xsa
TRACE::2021-06-15.15:06:04::SCWPlatform::DSA directory C:/Users/pedra/Documents/CR/labs/vitis_workspace/ReverseEndiannessDma/hw
TRACE::2021-06-15.15:06:04::SCWPlatform:: Platform Path C:/Users/pedra/Documents/CR/labs/vitis_workspace/ReverseEndiannessDma/hw/ReverseEndiannessDma.xsa
TRACE::2021-06-15.15:06:04::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2021-06-15.15:06:04::SCWPlatform::Trying to set the existing hwdb with name mb_design_wrapper_0
TRACE::2021-06-15.15:06:04::SCWPlatform::Opened existing hwdb mb_design_wrapper_0
TRACE::2021-06-15.15:06:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-15.15:06:04::SCWPlatform::Trying to open the hw design at C:/Users/pedra/Documents/CR/labs/vitis_workspace/ReverseEndiannessDma/hw/ReverseEndiannessDma.xsa
TRACE::2021-06-15.15:06:04::SCWPlatform::DSA given C:/Users/pedra/Documents/CR/labs/vitis_workspace/ReverseEndiannessDma/hw/ReverseEndiannessDma.xsa
TRACE::2021-06-15.15:06:04::SCWPlatform::DSA absoulate path C:/Users/pedra/Documents/CR/labs/vitis_workspace/ReverseEndiannessDma/hw/ReverseEndiannessDma.xsa
TRACE::2021-06-15.15:06:04::SCWPlatform::DSA directory C:/Users/pedra/Documents/CR/labs/vitis_workspace/ReverseEndiannessDma/hw
TRACE::2021-06-15.15:06:04::SCWPlatform:: Platform Path C:/Users/pedra/Documents/CR/labs/vitis_workspace/ReverseEndiannessDma/hw/ReverseEndiannessDma.xsa
TRACE::2021-06-15.15:06:04::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2021-06-15.15:06:04::SCWPlatform::Trying to set the existing hwdb with name mb_design_wrapper_0
TRACE::2021-06-15.15:06:04::SCWPlatform::Opened existing hwdb mb_design_wrapper_0
TRACE::2021-06-15.15:06:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-15.15:06:04::SCWPlatform::Trying to open the hw design at C:/Users/pedra/Documents/CR/labs/vitis_workspace/ReverseEndiannessDma/hw/ReverseEndiannessDma.xsa
TRACE::2021-06-15.15:06:04::SCWPlatform::DSA given C:/Users/pedra/Documents/CR/labs/vitis_workspace/ReverseEndiannessDma/hw/ReverseEndiannessDma.xsa
TRACE::2021-06-15.15:06:04::SCWPlatform::DSA absoulate path C:/Users/pedra/Documents/CR/labs/vitis_workspace/ReverseEndiannessDma/hw/ReverseEndiannessDma.xsa
TRACE::2021-06-15.15:06:04::SCWPlatform::DSA directory C:/Users/pedra/Documents/CR/labs/vitis_workspace/ReverseEndiannessDma/hw
TRACE::2021-06-15.15:06:04::SCWPlatform:: Platform Path C:/Users/pedra/Documents/CR/labs/vitis_workspace/ReverseEndiannessDma/hw/ReverseEndiannessDma.xsa
TRACE::2021-06-15.15:06:04::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2021-06-15.15:06:04::SCWPlatform::Trying to set the existing hwdb with name mb_design_wrapper_0
TRACE::2021-06-15.15:06:04::SCWPlatform::Opened existing hwdb mb_design_wrapper_0
TRACE::2021-06-15.15:06:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-15.15:06:04::SCWMssOS::Checking the sw design at  C:/Users/pedra/Documents/CR/labs/vitis_workspace/ReverseEndiannessDma/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-06-15.15:06:04::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-06-15.15:06:04::SCWMssOS::No sw design opened at  C:/Users/pedra/Documents/CR/labs/vitis_workspace/ReverseEndiannessDma/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-06-15.15:06:04::SCWMssOS::mss does not exists at C:/Users/pedra/Documents/CR/labs/vitis_workspace/ReverseEndiannessDma/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-06-15.15:06:04::SCWMssOS::Creating sw design at  C:/Users/pedra/Documents/CR/labs/vitis_workspace/ReverseEndiannessDma/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-06-15.15:06:04::SCWMssOS::Adding the swdes entry, created swdb C:/Users/pedra/Documents/CR/labs/vitis_workspace/ReverseEndiannessDma/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name C:/Users/pedra/Documents/CR/labs/vitis_workspace/ReverseEndiannessDma/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-06-15.15:06:04::SCWMssOS::updating the scw layer changes to swdes at   C:/Users/pedra/Documents/CR/labs/vitis_workspace/ReverseEndiannessDma/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-06-15.15:06:04::SCWMssOS::Writing mss at C:/Users/pedra/Documents/CR/labs/vitis_workspace/ReverseEndiannessDma/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-06-15.15:06:04::SCWMssOS::Completed writing the mss file at C:/Users/pedra/Documents/CR/labs/vitis_workspace/ReverseEndiannessDma/microblaze_0/standalone_microblaze_0/bsp
TRACE::2021-06-15.15:06:04::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2021-06-15.15:06:04::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2021-06-15.15:06:04::SCWMssOS::Completed writing the mss file at C:/Users/pedra/Documents/CR/labs/vitis_workspace/ReverseEndiannessDma/microblaze_0/standalone_microblaze_0/bsp
TRACE::2021-06-15.15:06:04::SCWMssOS::Forcing BSP Sources regeneration.
TRACE::2021-06-15.15:06:08::SCWMssOS::Saving the mss changes C:/Users/pedra/Documents/CR/labs/vitis_workspace/ReverseEndiannessDma/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-06-15.15:06:08::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-06-15.15:06:08::SCWMssOS::Running validate of swdbs.
KEYINFO::2021-06-15.15:06:08::SCWMssOS::Could not open the swdb for C:/Users/pedra/Documents/CR/labs/vitis_workspace/ReverseEndiannessDma/microblaze_0/standalone_microblaze_0/bsp/system.mss
KEYINFO::2021-06-15.15:06:08::SCWMssOS::Could not open the sw design at  C:/Users/pedra/Documents/CR/labs/vitis_workspace/ReverseEndiannessDma/microblaze_0/standalone_microblaze_0/bsp/system.mss
ERROR: [Hsi 55-1558] Software Design C:/Users/pedra/Documents/CR/labs/vitis_workspace/ReverseEndiannessDma/microblaze_0/standalone_microblaze_0/bsp/system.mss is not found

TRACE::2021-06-15.15:06:08::SCWMssOS::Cleared the swdb table entry
TRACE::2021-06-15.15:06:08::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/pedra/Documents/CR/labs/vitis_workspace/ReverseEndiannessDma/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2021-06-15.15:06:08::SCWMssOS::Writing the mss file completed C:/Users/pedra/Documents/CR/labs/vitis_workspace/ReverseEndiannessDma/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-06-15.15:06:08::SCWMssOS::Commit changes completed.
TRACE::2021-06-15.15:06:08::SCWPlatform::Trying to open the hw design at C:/Users/pedra/Documents/CR/labs/vitis_workspace/ReverseEndiannessDma/hw/ReverseEndiannessDma.xsa
TRACE::2021-06-15.15:06:08::SCWPlatform::DSA given C:/Users/pedra/Documents/CR/labs/vitis_workspace/ReverseEndiannessDma/hw/ReverseEndiannessDma.xsa
TRACE::2021-06-15.15:06:08::SCWPlatform::DSA absoulate path C:/Users/pedra/Documents/CR/labs/vitis_workspace/ReverseEndiannessDma/hw/ReverseEndiannessDma.xsa
TRACE::2021-06-15.15:06:08::SCWPlatform::DSA directory C:/Users/pedra/Documents/CR/labs/vitis_workspace/ReverseEndiannessDma/hw
TRACE::2021-06-15.15:06:08::SCWPlatform:: Platform Path C:/Users/pedra/Documents/CR/labs/vitis_workspace/ReverseEndiannessDma/hw/ReverseEndiannessDma.xsa
TRACE::2021-06-15.15:06:08::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2021-06-15.15:06:08::SCWPlatform::Trying to set the existing hwdb with name mb_design_wrapper_0
TRACE::2021-06-15.15:06:08::SCWPlatform::Opened existing hwdb mb_design_wrapper_0
TRACE::2021-06-15.15:06:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-15.15:06:08::SCWMssOS::Checking the sw design at  C:/Users/pedra/Documents/CR/labs/vitis_workspace/ReverseEndiannessDma/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-06-15.15:06:08::SCWMssOS::DEBUG:  swdes dump  C:/Users/pedra/Documents/CR/labs/vitis_workspace/ReverseEndiannessDma/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-06-15.15:06:08::SCWMssOS::Sw design exists and opened at  C:/Users/pedra/Documents/CR/labs/vitis_workspace/ReverseEndiannessDma/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-06-15.15:06:08::SCWPlatform::Trying to open the hw design at C:/Users/pedra/Documents/CR/labs/vitis_workspace/ReverseEndiannessDma/hw/ReverseEndiannessDma.xsa
TRACE::2021-06-15.15:06:08::SCWPlatform::DSA given C:/Users/pedra/Documents/CR/labs/vitis_workspace/ReverseEndiannessDma/hw/ReverseEndiannessDma.xsa
TRACE::2021-06-15.15:06:08::SCWPlatform::DSA absoulate path C:/Users/pedra/Documents/CR/labs/vitis_workspace/ReverseEndiannessDma/hw/ReverseEndiannessDma.xsa
TRACE::2021-06-15.15:06:08::SCWPlatform::DSA directory C:/Users/pedra/Documents/CR/labs/vitis_workspace/ReverseEndiannessDma/hw
TRACE::2021-06-15.15:06:08::SCWPlatform:: Platform Path C:/Users/pedra/Documents/CR/labs/vitis_workspace/ReverseEndiannessDma/hw/ReverseEndiannessDma.xsa
TRACE::2021-06-15.15:06:08::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2021-06-15.15:06:08::SCWPlatform::Trying to set the existing hwdb with name mb_design_wrapper_0
TRACE::2021-06-15.15:06:08::SCWPlatform::Opened existing hwdb mb_design_wrapper_0
TRACE::2021-06-15.15:06:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-15.15:06:08::SCWMssOS::Checking the sw design at  C:/Users/pedra/Documents/CR/labs/vitis_workspace/ReverseEndiannessDma/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-06-15.15:06:08::SCWMssOS::DEBUG:  swdes dump  C:/Users/pedra/Documents/CR/labs/vitis_workspace/ReverseEndiannessDma/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-06-15.15:06:08::SCWMssOS::Sw design exists and opened at  C:/Users/pedra/Documents/CR/labs/vitis_workspace/ReverseEndiannessDma/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-06-15.15:06:08::SCWPlatform::Trying to open the hw design at C:/Users/pedra/Documents/CR/labs/vitis_workspace/ReverseEndiannessDma/hw/ReverseEndiannessDma.xsa
TRACE::2021-06-15.15:06:08::SCWPlatform::DSA given C:/Users/pedra/Documents/CR/labs/vitis_workspace/ReverseEndiannessDma/hw/ReverseEndiannessDma.xsa
TRACE::2021-06-15.15:06:08::SCWPlatform::DSA absoulate path C:/Users/pedra/Documents/CR/labs/vitis_workspace/ReverseEndiannessDma/hw/ReverseEndiannessDma.xsa
TRACE::2021-06-15.15:06:08::SCWPlatform::DSA directory C:/Users/pedra/Documents/CR/labs/vitis_workspace/ReverseEndiannessDma/hw
TRACE::2021-06-15.15:06:08::SCWPlatform:: Platform Path C:/Users/pedra/Documents/CR/labs/vitis_workspace/ReverseEndiannessDma/hw/ReverseEndiannessDma.xsa
TRACE::2021-06-15.15:06:08::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2021-06-15.15:06:08::SCWPlatform::Trying to set the existing hwdb with name mb_design_wrapper_0
TRACE::2021-06-15.15:06:08::SCWPlatform::Opened existing hwdb mb_design_wrapper_0
TRACE::2021-06-15.15:06:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-15.15:06:08::SCWMssOS::Checking the sw design at  C:/Users/pedra/Documents/CR/labs/vitis_workspace/ReverseEndiannessDma/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-06-15.15:06:08::SCWMssOS::DEBUG:  swdes dump  C:/Users/pedra/Documents/CR/labs/vitis_workspace/ReverseEndiannessDma/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-06-15.15:06:08::SCWMssOS::Sw design exists and opened at  C:/Users/pedra/Documents/CR/labs/vitis_workspace/ReverseEndiannessDma/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-06-15.15:06:08::SCWWriter::formatted JSON is {
	"platformName":	"ReverseEndiannessDma",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ReverseEndiannessDma",
	"platHandOff":	"C:/Users/pedra/Documents/CR/labs/aula9/DMA/ReverseEndiannessDma.xsa",
	"platIntHandOff":	"<platformDir>/hw/ReverseEndiannessDma.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ReverseEndiannessDma",
	"systems":	[{
			"systemName":	"ReverseEndiannessDma",
			"systemDesc":	"ReverseEndiannessDma",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ReverseEndiannessDma",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"ce2d168d171cc05cbc32d678e6b3caab",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2021-06-15.15:06:08::SCWPlatform::Started generating the artifacts platform ReverseEndiannessDma
TRACE::2021-06-15.15:06:08::SCWPlatform::Sanity checking of platform is completed
LOG::2021-06-15.15:06:08::SCWPlatform::Started generating the artifacts for system configuration ReverseEndiannessDma
LOG::2021-06-15.15:06:08::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2021-06-15.15:06:08::SCWSystem::Not a boot domain 
LOG::2021-06-15.15:06:08::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2021-06-15.15:06:08::SCWDomain::Generating domain artifcats
TRACE::2021-06-15.15:06:08::SCWMssOS::Generating standalone artifcats
TRACE::2021-06-15.15:06:08::SCWMssOS:: Copying the user libraries. 
TRACE::2021-06-15.15:06:08::SCWPlatform::Trying to open the hw design at C:/Users/pedra/Documents/CR/labs/vitis_workspace/ReverseEndiannessDma/hw/ReverseEndiannessDma.xsa
TRACE::2021-06-15.15:06:08::SCWPlatform::DSA given C:/Users/pedra/Documents/CR/labs/vitis_workspace/ReverseEndiannessDma/hw/ReverseEndiannessDma.xsa
TRACE::2021-06-15.15:06:08::SCWPlatform::DSA absoulate path C:/Users/pedra/Documents/CR/labs/vitis_workspace/ReverseEndiannessDma/hw/ReverseEndiannessDma.xsa
TRACE::2021-06-15.15:06:08::SCWPlatform::DSA directory C:/Users/pedra/Documents/CR/labs/vitis_workspace/ReverseEndiannessDma/hw
TRACE::2021-06-15.15:06:08::SCWPlatform:: Platform Path C:/Users/pedra/Documents/CR/labs/vitis_workspace/ReverseEndiannessDma/hw/ReverseEndiannessDma.xsa
TRACE::2021-06-15.15:06:08::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2021-06-15.15:06:08::SCWPlatform::Trying to set the existing hwdb with name mb_design_wrapper_0
TRACE::2021-06-15.15:06:08::SCWPlatform::Opened existing hwdb mb_design_wrapper_0
TRACE::2021-06-15.15:06:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-15.15:06:08::SCWMssOS::Checking the sw design at  C:/Users/pedra/Documents/CR/labs/vitis_workspace/ReverseEndiannessDma/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-06-15.15:06:08::SCWMssOS::DEBUG:  swdes dump  C:/Users/pedra/Documents/CR/labs/vitis_workspace/ReverseEndiannessDma/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-06-15.15:06:08::SCWMssOS::Sw design exists and opened at  C:/Users/pedra/Documents/CR/labs/vitis_workspace/ReverseEndiannessDma/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-06-15.15:06:08::SCWMssOS::Completed writing the mss file at C:/Users/pedra/Documents/CR/labs/vitis_workspace/ReverseEndiannessDma/microblaze_0/standalone_microblaze_0/bsp
TRACE::2021-06-15.15:06:08::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/pedra/Documents/CR/labs/vitis_workspace/ReverseEndiannessDma/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-06-15.15:06:08::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-06-15.15:06:08::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-06-15.15:06:08::SCWDomain::Skipping the build for domain :  standalone_microblaze_0
TRACE::2021-06-15.15:06:08::SCWMssOS::skipping the bsp build ... 
TRACE::2021-06-15.15:06:08::SCWMssOS::Copying to export directory.
TRACE::2021-06-15.15:06:08::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-06-15.15:06:08::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-06-15.15:06:08::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2021-06-15.15:06:08::SCWSystem::Completed Processing the sysconfig ReverseEndiannessDma
LOG::2021-06-15.15:06:08::SCWPlatform::Completed generating the artifacts for system configuration ReverseEndiannessDma
TRACE::2021-06-15.15:06:08::SCWPlatform::Started preparing the platform 
TRACE::2021-06-15.15:06:08::SCWSystem::Writing the bif file for system config ReverseEndiannessDma
TRACE::2021-06-15.15:06:08::SCWSystem::dir created 
TRACE::2021-06-15.15:06:08::SCWSystem::Writing the bif 
TRACE::2021-06-15.15:06:08::SCWPlatform::Started writing the spfm file 
TRACE::2021-06-15.15:06:08::SCWPlatform::Started writing the xpfm file 
TRACE::2021-06-15.15:06:08::SCWPlatform::Completed generating the platform
TRACE::2021-06-15.15:06:08::SCWMssOS::Saving the mss changes C:/Users/pedra/Documents/CR/labs/vitis_workspace/ReverseEndiannessDma/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-06-15.15:06:08::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-06-15.15:06:08::SCWMssOS::Completed writemss as part of save.
TRACE::2021-06-15.15:06:08::SCWMssOS::Commit changes completed.
TRACE::2021-06-15.15:06:08::SCWPlatform::Trying to open the hw design at C:/Users/pedra/Documents/CR/labs/vitis_workspace/ReverseEndiannessDma/hw/ReverseEndiannessDma.xsa
TRACE::2021-06-15.15:06:08::SCWPlatform::DSA given C:/Users/pedra/Documents/CR/labs/vitis_workspace/ReverseEndiannessDma/hw/ReverseEndiannessDma.xsa
TRACE::2021-06-15.15:06:08::SCWPlatform::DSA absoulate path C:/Users/pedra/Documents/CR/labs/vitis_workspace/ReverseEndiannessDma/hw/ReverseEndiannessDma.xsa
TRACE::2021-06-15.15:06:08::SCWPlatform::DSA directory C:/Users/pedra/Documents/CR/labs/vitis_workspace/ReverseEndiannessDma/hw
TRACE::2021-06-15.15:06:08::SCWPlatform:: Platform Path C:/Users/pedra/Documents/CR/labs/vitis_workspace/ReverseEndiannessDma/hw/ReverseEndiannessDma.xsa
TRACE::2021-06-15.15:06:08::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2021-06-15.15:06:08::SCWPlatform::Trying to set the existing hwdb with name mb_design_wrapper_0
TRACE::2021-06-15.15:06:08::SCWPlatform::Opened existing hwdb mb_design_wrapper_0
TRACE::2021-06-15.15:06:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-15.15:06:08::SCWMssOS::Checking the sw design at  C:/Users/pedra/Documents/CR/labs/vitis_workspace/ReverseEndiannessDma/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-06-15.15:06:08::SCWMssOS::DEBUG:  swdes dump  C:/Users/pedra/Documents/CR/labs/vitis_workspace/ReverseEndiannessDma/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-06-15.15:06:08::SCWMssOS::Sw design exists and opened at  C:/Users/pedra/Documents/CR/labs/vitis_workspace/ReverseEndiannessDma/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-06-15.15:06:08::SCWPlatform::Trying to open the hw design at C:/Users/pedra/Documents/CR/labs/vitis_workspace/ReverseEndiannessDma/hw/ReverseEndiannessDma.xsa
TRACE::2021-06-15.15:06:08::SCWPlatform::DSA given C:/Users/pedra/Documents/CR/labs/vitis_workspace/ReverseEndiannessDma/hw/ReverseEndiannessDma.xsa
TRACE::2021-06-15.15:06:08::SCWPlatform::DSA absoulate path C:/Users/pedra/Documents/CR/labs/vitis_workspace/ReverseEndiannessDma/hw/ReverseEndiannessDma.xsa
TRACE::2021-06-15.15:06:08::SCWPlatform::DSA directory C:/Users/pedra/Documents/CR/labs/vitis_workspace/ReverseEndiannessDma/hw
TRACE::2021-06-15.15:06:08::SCWPlatform:: Platform Path C:/Users/pedra/Documents/CR/labs/vitis_workspace/ReverseEndiannessDma/hw/ReverseEndiannessDma.xsa
TRACE::2021-06-15.15:06:08::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2021-06-15.15:06:08::SCWPlatform::Trying to set the existing hwdb with name mb_design_wrapper_0
TRACE::2021-06-15.15:06:08::SCWPlatform::Opened existing hwdb mb_design_wrapper_0
TRACE::2021-06-15.15:06:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-15.15:06:08::SCWMssOS::Checking the sw design at  C:/Users/pedra/Documents/CR/labs/vitis_workspace/ReverseEndiannessDma/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-06-15.15:06:08::SCWMssOS::DEBUG:  swdes dump  C:/Users/pedra/Documents/CR/labs/vitis_workspace/ReverseEndiannessDma/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-06-15.15:06:08::SCWMssOS::Sw design exists and opened at  C:/Users/pedra/Documents/CR/labs/vitis_workspace/ReverseEndiannessDma/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-06-15.15:06:08::SCWPlatform::Trying to open the hw design at C:/Users/pedra/Documents/CR/labs/vitis_workspace/ReverseEndiannessDma/hw/ReverseEndiannessDma.xsa
TRACE::2021-06-15.15:06:08::SCWPlatform::DSA given C:/Users/pedra/Documents/CR/labs/vitis_workspace/ReverseEndiannessDma/hw/ReverseEndiannessDma.xsa
TRACE::2021-06-15.15:06:08::SCWPlatform::DSA absoulate path C:/Users/pedra/Documents/CR/labs/vitis_workspace/ReverseEndiannessDma/hw/ReverseEndiannessDma.xsa
TRACE::2021-06-15.15:06:08::SCWPlatform::DSA directory C:/Users/pedra/Documents/CR/labs/vitis_workspace/ReverseEndiannessDma/hw
TRACE::2021-06-15.15:06:08::SCWPlatform:: Platform Path C:/Users/pedra/Documents/CR/labs/vitis_workspace/ReverseEndiannessDma/hw/ReverseEndiannessDma.xsa
TRACE::2021-06-15.15:06:08::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2021-06-15.15:06:08::SCWPlatform::Trying to set the existing hwdb with name mb_design_wrapper_0
TRACE::2021-06-15.15:06:08::SCWPlatform::Opened existing hwdb mb_design_wrapper_0
TRACE::2021-06-15.15:06:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-15.15:06:08::SCWMssOS::Checking the sw design at  C:/Users/pedra/Documents/CR/labs/vitis_workspace/ReverseEndiannessDma/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-06-15.15:06:08::SCWMssOS::DEBUG:  swdes dump  C:/Users/pedra/Documents/CR/labs/vitis_workspace/ReverseEndiannessDma/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-06-15.15:06:08::SCWMssOS::Sw design exists and opened at  C:/Users/pedra/Documents/CR/labs/vitis_workspace/ReverseEndiannessDma/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-06-15.15:06:08::SCWWriter::formatted JSON is {
	"platformName":	"ReverseEndiannessDma",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ReverseEndiannessDma",
	"platHandOff":	"C:/Users/pedra/Documents/CR/labs/aula9/DMA/ReverseEndiannessDma.xsa",
	"platIntHandOff":	"<platformDir>/hw/ReverseEndiannessDma.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ReverseEndiannessDma",
	"systems":	[{
			"systemName":	"ReverseEndiannessDma",
			"systemDesc":	"ReverseEndiannessDma",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ReverseEndiannessDma",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"ce2d168d171cc05cbc32d678e6b3caab",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-06-15.15:06:08::SCWPlatform::updated the xpfm file.
TRACE::2021-06-15.15:06:08::SCWPlatform::Trying to open the hw design at C:/Users/pedra/Documents/CR/labs/vitis_workspace/ReverseEndiannessDma/hw/ReverseEndiannessDma.xsa
TRACE::2021-06-15.15:06:08::SCWPlatform::DSA given C:/Users/pedra/Documents/CR/labs/vitis_workspace/ReverseEndiannessDma/hw/ReverseEndiannessDma.xsa
TRACE::2021-06-15.15:06:08::SCWPlatform::DSA absoulate path C:/Users/pedra/Documents/CR/labs/vitis_workspace/ReverseEndiannessDma/hw/ReverseEndiannessDma.xsa
TRACE::2021-06-15.15:06:08::SCWPlatform::DSA directory C:/Users/pedra/Documents/CR/labs/vitis_workspace/ReverseEndiannessDma/hw
TRACE::2021-06-15.15:06:08::SCWPlatform:: Platform Path C:/Users/pedra/Documents/CR/labs/vitis_workspace/ReverseEndiannessDma/hw/ReverseEndiannessDma.xsa
TRACE::2021-06-15.15:06:08::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2021-06-15.15:06:08::SCWPlatform::Trying to set the existing hwdb with name mb_design_wrapper_0
TRACE::2021-06-15.15:06:08::SCWPlatform::Opened existing hwdb mb_design_wrapper_0
TRACE::2021-06-15.15:06:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-15.15:06:08::SCWMssOS::Checking the sw design at  C:/Users/pedra/Documents/CR/labs/vitis_workspace/ReverseEndiannessDma/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-06-15.15:06:08::SCWMssOS::DEBUG:  swdes dump  C:/Users/pedra/Documents/CR/labs/vitis_workspace/ReverseEndiannessDma/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-06-15.15:06:08::SCWMssOS::Sw design exists and opened at  C:/Users/pedra/Documents/CR/labs/vitis_workspace/ReverseEndiannessDma/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-06-15.15:06:08::SCWMssOS::Saving the mss changes C:/Users/pedra/Documents/CR/labs/vitis_workspace/ReverseEndiannessDma/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-06-15.15:06:08::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-06-15.15:06:08::SCWMssOS::Completed writemss as part of save.
TRACE::2021-06-15.15:06:08::SCWMssOS::Commit changes completed.
TRACE::2021-06-15.15:06:08::SCWPlatform::Trying to open the hw design at C:/Users/pedra/Documents/CR/labs/vitis_workspace/ReverseEndiannessDma/hw/ReverseEndiannessDma.xsa
TRACE::2021-06-15.15:06:08::SCWPlatform::DSA given C:/Users/pedra/Documents/CR/labs/vitis_workspace/ReverseEndiannessDma/hw/ReverseEndiannessDma.xsa
TRACE::2021-06-15.15:06:08::SCWPlatform::DSA absoulate path C:/Users/pedra/Documents/CR/labs/vitis_workspace/ReverseEndiannessDma/hw/ReverseEndiannessDma.xsa
TRACE::2021-06-15.15:06:08::SCWPlatform::DSA directory C:/Users/pedra/Documents/CR/labs/vitis_workspace/ReverseEndiannessDma/hw
TRACE::2021-06-15.15:06:08::SCWPlatform:: Platform Path C:/Users/pedra/Documents/CR/labs/vitis_workspace/ReverseEndiannessDma/hw/ReverseEndiannessDma.xsa
TRACE::2021-06-15.15:06:08::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2021-06-15.15:06:08::SCWPlatform::Trying to set the existing hwdb with name mb_design_wrapper_0
TRACE::2021-06-15.15:06:08::SCWPlatform::Opened existing hwdb mb_design_wrapper_0
TRACE::2021-06-15.15:06:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-15.15:06:08::SCWMssOS::Checking the sw design at  C:/Users/pedra/Documents/CR/labs/vitis_workspace/ReverseEndiannessDma/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-06-15.15:06:08::SCWMssOS::DEBUG:  swdes dump  C:/Users/pedra/Documents/CR/labs/vitis_workspace/ReverseEndiannessDma/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-06-15.15:06:08::SCWMssOS::Sw design exists and opened at  C:/Users/pedra/Documents/CR/labs/vitis_workspace/ReverseEndiannessDma/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-06-15.15:06:08::SCWPlatform::Trying to open the hw design at C:/Users/pedra/Documents/CR/labs/vitis_workspace/ReverseEndiannessDma/hw/ReverseEndiannessDma.xsa
TRACE::2021-06-15.15:06:08::SCWPlatform::DSA given C:/Users/pedra/Documents/CR/labs/vitis_workspace/ReverseEndiannessDma/hw/ReverseEndiannessDma.xsa
TRACE::2021-06-15.15:06:08::SCWPlatform::DSA absoulate path C:/Users/pedra/Documents/CR/labs/vitis_workspace/ReverseEndiannessDma/hw/ReverseEndiannessDma.xsa
TRACE::2021-06-15.15:06:08::SCWPlatform::DSA directory C:/Users/pedra/Documents/CR/labs/vitis_workspace/ReverseEndiannessDma/hw
TRACE::2021-06-15.15:06:08::SCWPlatform:: Platform Path C:/Users/pedra/Documents/CR/labs/vitis_workspace/ReverseEndiannessDma/hw/ReverseEndiannessDma.xsa
TRACE::2021-06-15.15:06:08::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2021-06-15.15:06:08::SCWPlatform::Trying to set the existing hwdb with name mb_design_wrapper_0
TRACE::2021-06-15.15:06:08::SCWPlatform::Opened existing hwdb mb_design_wrapper_0
TRACE::2021-06-15.15:06:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-15.15:06:08::SCWMssOS::Checking the sw design at  C:/Users/pedra/Documents/CR/labs/vitis_workspace/ReverseEndiannessDma/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-06-15.15:06:08::SCWMssOS::DEBUG:  swdes dump  C:/Users/pedra/Documents/CR/labs/vitis_workspace/ReverseEndiannessDma/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-06-15.15:06:08::SCWMssOS::Sw design exists and opened at  C:/Users/pedra/Documents/CR/labs/vitis_workspace/ReverseEndiannessDma/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-06-15.15:06:08::SCWPlatform::Trying to open the hw design at C:/Users/pedra/Documents/CR/labs/vitis_workspace/ReverseEndiannessDma/hw/ReverseEndiannessDma.xsa
TRACE::2021-06-15.15:06:08::SCWPlatform::DSA given C:/Users/pedra/Documents/CR/labs/vitis_workspace/ReverseEndiannessDma/hw/ReverseEndiannessDma.xsa
TRACE::2021-06-15.15:06:08::SCWPlatform::DSA absoulate path C:/Users/pedra/Documents/CR/labs/vitis_workspace/ReverseEndiannessDma/hw/ReverseEndiannessDma.xsa
TRACE::2021-06-15.15:06:08::SCWPlatform::DSA directory C:/Users/pedra/Documents/CR/labs/vitis_workspace/ReverseEndiannessDma/hw
TRACE::2021-06-15.15:06:08::SCWPlatform:: Platform Path C:/Users/pedra/Documents/CR/labs/vitis_workspace/ReverseEndiannessDma/hw/ReverseEndiannessDma.xsa
TRACE::2021-06-15.15:06:08::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2021-06-15.15:06:08::SCWPlatform::Trying to set the existing hwdb with name mb_design_wrapper_0
TRACE::2021-06-15.15:06:08::SCWPlatform::Opened existing hwdb mb_design_wrapper_0
TRACE::2021-06-15.15:06:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-15.15:06:08::SCWMssOS::Checking the sw design at  C:/Users/pedra/Documents/CR/labs/vitis_workspace/ReverseEndiannessDma/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-06-15.15:06:08::SCWMssOS::DEBUG:  swdes dump  C:/Users/pedra/Documents/CR/labs/vitis_workspace/ReverseEndiannessDma/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-06-15.15:06:08::SCWMssOS::Sw design exists and opened at  C:/Users/pedra/Documents/CR/labs/vitis_workspace/ReverseEndiannessDma/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-06-15.15:06:08::SCWWriter::formatted JSON is {
	"platformName":	"ReverseEndiannessDma",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ReverseEndiannessDma",
	"platHandOff":	"C:/Users/pedra/Documents/CR/labs/aula9/DMA/ReverseEndiannessDma.xsa",
	"platIntHandOff":	"<platformDir>/hw/ReverseEndiannessDma.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ReverseEndiannessDma",
	"systems":	[{
			"systemName":	"ReverseEndiannessDma",
			"systemDesc":	"ReverseEndiannessDma",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ReverseEndiannessDma",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"ce2d168d171cc05cbc32d678e6b3caab",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-06-15.15:06:08::SCWPlatform::Trying to open the hw design at C:/Users/pedra/Documents/CR/labs/vitis_workspace/ReverseEndiannessDma/hw/ReverseEndiannessDma.xsa
TRACE::2021-06-15.15:06:08::SCWPlatform::DSA given C:/Users/pedra/Documents/CR/labs/vitis_workspace/ReverseEndiannessDma/hw/ReverseEndiannessDma.xsa
TRACE::2021-06-15.15:06:08::SCWPlatform::DSA absoulate path C:/Users/pedra/Documents/CR/labs/vitis_workspace/ReverseEndiannessDma/hw/ReverseEndiannessDma.xsa
TRACE::2021-06-15.15:06:08::SCWPlatform::DSA directory C:/Users/pedra/Documents/CR/labs/vitis_workspace/ReverseEndiannessDma/hw
TRACE::2021-06-15.15:06:08::SCWPlatform:: Platform Path C:/Users/pedra/Documents/CR/labs/vitis_workspace/ReverseEndiannessDma/hw/ReverseEndiannessDma.xsa
TRACE::2021-06-15.15:06:08::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2021-06-15.15:06:08::SCWPlatform::Trying to set the existing hwdb with name mb_design_wrapper_0
TRACE::2021-06-15.15:06:08::SCWPlatform::Opened existing hwdb mb_design_wrapper_0
TRACE::2021-06-15.15:06:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-15.15:06:08::SCWMssOS::Checking the sw design at  C:/Users/pedra/Documents/CR/labs/vitis_workspace/ReverseEndiannessDma/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-06-15.15:06:08::SCWMssOS::DEBUG:  swdes dump  C:/Users/pedra/Documents/CR/labs/vitis_workspace/ReverseEndiannessDma/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-06-15.15:06:08::SCWMssOS::Sw design exists and opened at  C:/Users/pedra/Documents/CR/labs/vitis_workspace/ReverseEndiannessDma/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-06-15.15:06:08::SCWPlatform::Trying to open the hw design at C:/Users/pedra/Documents/CR/labs/vitis_workspace/ReverseEndiannessDma/hw/ReverseEndiannessDma.xsa
TRACE::2021-06-15.15:06:08::SCWPlatform::DSA given C:/Users/pedra/Documents/CR/labs/vitis_workspace/ReverseEndiannessDma/hw/ReverseEndiannessDma.xsa
TRACE::2021-06-15.15:06:08::SCWPlatform::DSA absoulate path C:/Users/pedra/Documents/CR/labs/vitis_workspace/ReverseEndiannessDma/hw/ReverseEndiannessDma.xsa
TRACE::2021-06-15.15:06:08::SCWPlatform::DSA directory C:/Users/pedra/Documents/CR/labs/vitis_workspace/ReverseEndiannessDma/hw
TRACE::2021-06-15.15:06:08::SCWPlatform:: Platform Path C:/Users/pedra/Documents/CR/labs/vitis_workspace/ReverseEndiannessDma/hw/ReverseEndiannessDma.xsa
TRACE::2021-06-15.15:06:08::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2021-06-15.15:06:08::SCWPlatform::Trying to set the existing hwdb with name mb_design_wrapper_0
TRACE::2021-06-15.15:06:08::SCWPlatform::Opened existing hwdb mb_design_wrapper_0
TRACE::2021-06-15.15:06:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-15.15:06:08::SCWMssOS::Checking the sw design at  C:/Users/pedra/Documents/CR/labs/vitis_workspace/ReverseEndiannessDma/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-06-15.15:06:08::SCWMssOS::DEBUG:  swdes dump  C:/Users/pedra/Documents/CR/labs/vitis_workspace/ReverseEndiannessDma/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-06-15.15:06:08::SCWMssOS::Sw design exists and opened at  C:/Users/pedra/Documents/CR/labs/vitis_workspace/ReverseEndiannessDma/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-06-15.15:06:08::SCWMssOS::Saving the mss changes C:/Users/pedra/Documents/CR/labs/vitis_workspace/ReverseEndiannessDma/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-06-15.15:06:08::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-06-15.15:06:08::SCWMssOS::Completed writemss as part of save.
TRACE::2021-06-15.15:06:08::SCWMssOS::Commit changes completed.
TRACE::2021-06-15.15:06:08::SCWPlatform::Trying to open the hw design at C:/Users/pedra/Documents/CR/labs/vitis_workspace/ReverseEndiannessDma/hw/ReverseEndiannessDma.xsa
TRACE::2021-06-15.15:06:08::SCWPlatform::DSA given C:/Users/pedra/Documents/CR/labs/vitis_workspace/ReverseEndiannessDma/hw/ReverseEndiannessDma.xsa
TRACE::2021-06-15.15:06:08::SCWPlatform::DSA absoulate path C:/Users/pedra/Documents/CR/labs/vitis_workspace/ReverseEndiannessDma/hw/ReverseEndiannessDma.xsa
TRACE::2021-06-15.15:06:08::SCWPlatform::DSA directory C:/Users/pedra/Documents/CR/labs/vitis_workspace/ReverseEndiannessDma/hw
TRACE::2021-06-15.15:06:08::SCWPlatform:: Platform Path C:/Users/pedra/Documents/CR/labs/vitis_workspace/ReverseEndiannessDma/hw/ReverseEndiannessDma.xsa
TRACE::2021-06-15.15:06:08::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2021-06-15.15:06:08::SCWPlatform::Trying to set the existing hwdb with name mb_design_wrapper_0
TRACE::2021-06-15.15:06:08::SCWPlatform::Opened existing hwdb mb_design_wrapper_0
TRACE::2021-06-15.15:06:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-15.15:06:08::SCWMssOS::Checking the sw design at  C:/Users/pedra/Documents/CR/labs/vitis_workspace/ReverseEndiannessDma/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-06-15.15:06:08::SCWMssOS::DEBUG:  swdes dump  C:/Users/pedra/Documents/CR/labs/vitis_workspace/ReverseEndiannessDma/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-06-15.15:06:08::SCWMssOS::Sw design exists and opened at  C:/Users/pedra/Documents/CR/labs/vitis_workspace/ReverseEndiannessDma/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-06-15.15:06:08::SCWPlatform::Trying to open the hw design at C:/Users/pedra/Documents/CR/labs/vitis_workspace/ReverseEndiannessDma/hw/ReverseEndiannessDma.xsa
TRACE::2021-06-15.15:06:08::SCWPlatform::DSA given C:/Users/pedra/Documents/CR/labs/vitis_workspace/ReverseEndiannessDma/hw/ReverseEndiannessDma.xsa
TRACE::2021-06-15.15:06:08::SCWPlatform::DSA absoulate path C:/Users/pedra/Documents/CR/labs/vitis_workspace/ReverseEndiannessDma/hw/ReverseEndiannessDma.xsa
TRACE::2021-06-15.15:06:08::SCWPlatform::DSA directory C:/Users/pedra/Documents/CR/labs/vitis_workspace/ReverseEndiannessDma/hw
TRACE::2021-06-15.15:06:08::SCWPlatform:: Platform Path C:/Users/pedra/Documents/CR/labs/vitis_workspace/ReverseEndiannessDma/hw/ReverseEndiannessDma.xsa
TRACE::2021-06-15.15:06:08::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2021-06-15.15:06:08::SCWPlatform::Trying to set the existing hwdb with name mb_design_wrapper_0
TRACE::2021-06-15.15:06:08::SCWPlatform::Opened existing hwdb mb_design_wrapper_0
TRACE::2021-06-15.15:06:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-15.15:06:08::SCWMssOS::Checking the sw design at  C:/Users/pedra/Documents/CR/labs/vitis_workspace/ReverseEndiannessDma/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-06-15.15:06:08::SCWMssOS::DEBUG:  swdes dump  C:/Users/pedra/Documents/CR/labs/vitis_workspace/ReverseEndiannessDma/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-06-15.15:06:08::SCWMssOS::Sw design exists and opened at  C:/Users/pedra/Documents/CR/labs/vitis_workspace/ReverseEndiannessDma/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-06-15.15:06:08::SCWPlatform::Trying to open the hw design at C:/Users/pedra/Documents/CR/labs/vitis_workspace/ReverseEndiannessDma/hw/ReverseEndiannessDma.xsa
TRACE::2021-06-15.15:06:08::SCWPlatform::DSA given C:/Users/pedra/Documents/CR/labs/vitis_workspace/ReverseEndiannessDma/hw/ReverseEndiannessDma.xsa
TRACE::2021-06-15.15:06:08::SCWPlatform::DSA absoulate path C:/Users/pedra/Documents/CR/labs/vitis_workspace/ReverseEndiannessDma/hw/ReverseEndiannessDma.xsa
TRACE::2021-06-15.15:06:08::SCWPlatform::DSA directory C:/Users/pedra/Documents/CR/labs/vitis_workspace/ReverseEndiannessDma/hw
TRACE::2021-06-15.15:06:08::SCWPlatform:: Platform Path C:/Users/pedra/Documents/CR/labs/vitis_workspace/ReverseEndiannessDma/hw/ReverseEndiannessDma.xsa
TRACE::2021-06-15.15:06:08::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2021-06-15.15:06:08::SCWPlatform::Trying to set the existing hwdb with name mb_design_wrapper_0
TRACE::2021-06-15.15:06:08::SCWPlatform::Opened existing hwdb mb_design_wrapper_0
TRACE::2021-06-15.15:06:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-15.15:06:08::SCWMssOS::Checking the sw design at  C:/Users/pedra/Documents/CR/labs/vitis_workspace/ReverseEndiannessDma/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-06-15.15:06:08::SCWMssOS::DEBUG:  swdes dump  C:/Users/pedra/Documents/CR/labs/vitis_workspace/ReverseEndiannessDma/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-06-15.15:06:08::SCWMssOS::Sw design exists and opened at  C:/Users/pedra/Documents/CR/labs/vitis_workspace/ReverseEndiannessDma/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-06-15.15:06:08::SCWWriter::formatted JSON is {
	"platformName":	"ReverseEndiannessDma",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ReverseEndiannessDma",
	"platHandOff":	"C:/Users/pedra/Documents/CR/labs/aula9/DMA/ReverseEndiannessDma.xsa",
	"platIntHandOff":	"<platformDir>/hw/ReverseEndiannessDma.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ReverseEndiannessDma",
	"systems":	[{
			"systemName":	"ReverseEndiannessDma",
			"systemDesc":	"ReverseEndiannessDma",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ReverseEndiannessDma",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"ce2d168d171cc05cbc32d678e6b3caab",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2021-06-15.15:06:08::SCWPlatform::Started generating the artifacts platform ReverseEndiannessDma
TRACE::2021-06-15.15:06:08::SCWPlatform::Sanity checking of platform is completed
LOG::2021-06-15.15:06:08::SCWPlatform::Started generating the artifacts for system configuration ReverseEndiannessDma
LOG::2021-06-15.15:06:08::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2021-06-15.15:06:08::SCWDomain::Generating domain artifcats
TRACE::2021-06-15.15:06:08::SCWMssOS::Generating standalone artifcats
TRACE::2021-06-15.15:06:08::SCWMssOS:: Copying the user libraries. 
TRACE::2021-06-15.15:06:08::SCWPlatform::Trying to open the hw design at C:/Users/pedra/Documents/CR/labs/vitis_workspace/ReverseEndiannessDma/hw/ReverseEndiannessDma.xsa
TRACE::2021-06-15.15:06:08::SCWPlatform::DSA given C:/Users/pedra/Documents/CR/labs/vitis_workspace/ReverseEndiannessDma/hw/ReverseEndiannessDma.xsa
TRACE::2021-06-15.15:06:08::SCWPlatform::DSA absoulate path C:/Users/pedra/Documents/CR/labs/vitis_workspace/ReverseEndiannessDma/hw/ReverseEndiannessDma.xsa
TRACE::2021-06-15.15:06:08::SCWPlatform::DSA directory C:/Users/pedra/Documents/CR/labs/vitis_workspace/ReverseEndiannessDma/hw
TRACE::2021-06-15.15:06:08::SCWPlatform:: Platform Path C:/Users/pedra/Documents/CR/labs/vitis_workspace/ReverseEndiannessDma/hw/ReverseEndiannessDma.xsa
TRACE::2021-06-15.15:06:08::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2021-06-15.15:06:08::SCWPlatform::Trying to set the existing hwdb with name mb_design_wrapper_0
TRACE::2021-06-15.15:06:08::SCWPlatform::Opened existing hwdb mb_design_wrapper_0
TRACE::2021-06-15.15:06:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-15.15:06:08::SCWMssOS::Checking the sw design at  C:/Users/pedra/Documents/CR/labs/vitis_workspace/ReverseEndiannessDma/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-06-15.15:06:08::SCWMssOS::DEBUG:  swdes dump  C:/Users/pedra/Documents/CR/labs/vitis_workspace/ReverseEndiannessDma/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-06-15.15:06:08::SCWMssOS::Sw design exists and opened at  C:/Users/pedra/Documents/CR/labs/vitis_workspace/ReverseEndiannessDma/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-06-15.15:06:08::SCWMssOS::Completed writing the mss file at C:/Users/pedra/Documents/CR/labs/vitis_workspace/ReverseEndiannessDma/microblaze_0/standalone_microblaze_0/bsp
TRACE::2021-06-15.15:06:08::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/pedra/Documents/CR/labs/vitis_workspace/ReverseEndiannessDma/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-06-15.15:06:08::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-06-15.15:06:08::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-06-15.15:06:08::SCWDomain::Building the domain as part of full build :  standalone_microblaze_0
TRACE::2021-06-15.15:06:08::SCWMssOS::skipping the bsp build ... 
TRACE::2021-06-15.15:06:08::SCWMssOS::Copying to export directory.
TRACE::2021-06-15.15:06:08::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-06-15.15:06:08::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-06-15.15:06:08::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2021-06-15.15:06:08::SCWSystem::Completed Processing the sysconfig ReverseEndiannessDma
LOG::2021-06-15.15:06:08::SCWPlatform::Completed generating the artifacts for system configuration ReverseEndiannessDma
TRACE::2021-06-15.15:06:08::SCWPlatform::Started preparing the platform 
TRACE::2021-06-15.15:06:08::SCWSystem::Writing the bif file for system config ReverseEndiannessDma
TRACE::2021-06-15.15:06:08::SCWSystem::dir created 
TRACE::2021-06-15.15:06:08::SCWSystem::Writing the bif 
TRACE::2021-06-15.15:06:08::SCWPlatform::Started writing the spfm file 
TRACE::2021-06-15.15:06:08::SCWPlatform::Started writing the xpfm file 
TRACE::2021-06-15.15:06:08::SCWPlatform::Completed generating the platform
TRACE::2021-06-15.15:06:08::SCWMssOS::Saving the mss changes C:/Users/pedra/Documents/CR/labs/vitis_workspace/ReverseEndiannessDma/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-06-15.15:06:08::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-06-15.15:06:08::SCWMssOS::Completed writemss as part of save.
TRACE::2021-06-15.15:06:08::SCWMssOS::Commit changes completed.
TRACE::2021-06-15.15:06:08::SCWPlatform::Trying to open the hw design at C:/Users/pedra/Documents/CR/labs/vitis_workspace/ReverseEndiannessDma/hw/ReverseEndiannessDma.xsa
TRACE::2021-06-15.15:06:08::SCWPlatform::DSA given C:/Users/pedra/Documents/CR/labs/vitis_workspace/ReverseEndiannessDma/hw/ReverseEndiannessDma.xsa
TRACE::2021-06-15.15:06:08::SCWPlatform::DSA absoulate path C:/Users/pedra/Documents/CR/labs/vitis_workspace/ReverseEndiannessDma/hw/ReverseEndiannessDma.xsa
TRACE::2021-06-15.15:06:08::SCWPlatform::DSA directory C:/Users/pedra/Documents/CR/labs/vitis_workspace/ReverseEndiannessDma/hw
TRACE::2021-06-15.15:06:08::SCWPlatform:: Platform Path C:/Users/pedra/Documents/CR/labs/vitis_workspace/ReverseEndiannessDma/hw/ReverseEndiannessDma.xsa
TRACE::2021-06-15.15:06:08::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2021-06-15.15:06:08::SCWPlatform::Trying to set the existing hwdb with name mb_design_wrapper_0
TRACE::2021-06-15.15:06:08::SCWPlatform::Opened existing hwdb mb_design_wrapper_0
TRACE::2021-06-15.15:06:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-15.15:06:08::SCWMssOS::Checking the sw design at  C:/Users/pedra/Documents/CR/labs/vitis_workspace/ReverseEndiannessDma/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-06-15.15:06:08::SCWMssOS::DEBUG:  swdes dump  C:/Users/pedra/Documents/CR/labs/vitis_workspace/ReverseEndiannessDma/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-06-15.15:06:08::SCWMssOS::Sw design exists and opened at  C:/Users/pedra/Documents/CR/labs/vitis_workspace/ReverseEndiannessDma/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-06-15.15:06:08::SCWPlatform::Trying to open the hw design at C:/Users/pedra/Documents/CR/labs/vitis_workspace/ReverseEndiannessDma/hw/ReverseEndiannessDma.xsa
TRACE::2021-06-15.15:06:08::SCWPlatform::DSA given C:/Users/pedra/Documents/CR/labs/vitis_workspace/ReverseEndiannessDma/hw/ReverseEndiannessDma.xsa
TRACE::2021-06-15.15:06:08::SCWPlatform::DSA absoulate path C:/Users/pedra/Documents/CR/labs/vitis_workspace/ReverseEndiannessDma/hw/ReverseEndiannessDma.xsa
TRACE::2021-06-15.15:06:08::SCWPlatform::DSA directory C:/Users/pedra/Documents/CR/labs/vitis_workspace/ReverseEndiannessDma/hw
TRACE::2021-06-15.15:06:08::SCWPlatform:: Platform Path C:/Users/pedra/Documents/CR/labs/vitis_workspace/ReverseEndiannessDma/hw/ReverseEndiannessDma.xsa
TRACE::2021-06-15.15:06:08::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2021-06-15.15:06:08::SCWPlatform::Trying to set the existing hwdb with name mb_design_wrapper_0
TRACE::2021-06-15.15:06:08::SCWPlatform::Opened existing hwdb mb_design_wrapper_0
TRACE::2021-06-15.15:06:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-15.15:06:08::SCWMssOS::Checking the sw design at  C:/Users/pedra/Documents/CR/labs/vitis_workspace/ReverseEndiannessDma/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-06-15.15:06:08::SCWMssOS::DEBUG:  swdes dump  C:/Users/pedra/Documents/CR/labs/vitis_workspace/ReverseEndiannessDma/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-06-15.15:06:08::SCWMssOS::Sw design exists and opened at  C:/Users/pedra/Documents/CR/labs/vitis_workspace/ReverseEndiannessDma/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-06-15.15:06:08::SCWPlatform::Trying to open the hw design at C:/Users/pedra/Documents/CR/labs/vitis_workspace/ReverseEndiannessDma/hw/ReverseEndiannessDma.xsa
TRACE::2021-06-15.15:06:08::SCWPlatform::DSA given C:/Users/pedra/Documents/CR/labs/vitis_workspace/ReverseEndiannessDma/hw/ReverseEndiannessDma.xsa
TRACE::2021-06-15.15:06:08::SCWPlatform::DSA absoulate path C:/Users/pedra/Documents/CR/labs/vitis_workspace/ReverseEndiannessDma/hw/ReverseEndiannessDma.xsa
TRACE::2021-06-15.15:06:08::SCWPlatform::DSA directory C:/Users/pedra/Documents/CR/labs/vitis_workspace/ReverseEndiannessDma/hw
TRACE::2021-06-15.15:06:08::SCWPlatform:: Platform Path C:/Users/pedra/Documents/CR/labs/vitis_workspace/ReverseEndiannessDma/hw/ReverseEndiannessDma.xsa
TRACE::2021-06-15.15:06:08::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2021-06-15.15:06:08::SCWPlatform::Trying to set the existing hwdb with name mb_design_wrapper_0
TRACE::2021-06-15.15:06:08::SCWPlatform::Opened existing hwdb mb_design_wrapper_0
TRACE::2021-06-15.15:06:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-06-15.15:06:08::SCWMssOS::Checking the sw design at  C:/Users/pedra/Documents/CR/labs/vitis_workspace/ReverseEndiannessDma/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-06-15.15:06:08::SCWMssOS::DEBUG:  swdes dump  C:/Users/pedra/Documents/CR/labs/vitis_workspace/ReverseEndiannessDma/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-06-15.15:06:08::SCWMssOS::Sw design exists and opened at  C:/Users/pedra/Documents/CR/labs/vitis_workspace/ReverseEndiannessDma/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-06-15.15:06:08::SCWWriter::formatted JSON is {
	"platformName":	"ReverseEndiannessDma",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ReverseEndiannessDma",
	"platHandOff":	"C:/Users/pedra/Documents/CR/labs/aula9/DMA/ReverseEndiannessDma.xsa",
	"platIntHandOff":	"<platformDir>/hw/ReverseEndiannessDma.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ReverseEndiannessDma",
	"systems":	[{
			"systemName":	"ReverseEndiannessDma",
			"systemDesc":	"ReverseEndiannessDma",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ReverseEndiannessDma",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"ce2d168d171cc05cbc32d678e6b3caab",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-06-15.15:06:08::SCWPlatform::updated the xpfm file.
