{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1731316727518 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1731316727519 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 11 17:18:47 2024 " "Processing started: Mon Nov 11 17:18:47 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1731316727519 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1731316727519 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off hc595_caseg -c hc595_caseg " "Command: quartus_map --read_settings_files=on --write_settings_files=off hc595_caseg -c hc595_caseg" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1731316727519 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1731316727831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/datafiles/quartusii/zijituozhan/hc595_caseg/rtl/num_to_hc595/num_to_caseg.v 1 1 " "Found 1 design units, including 1 entities, in source file /datafiles/quartusii/zijituozhan/hc595_caseg/rtl/num_to_hc595/num_to_caseg.v" { { "Info" "ISGN_ENTITY_NAME" "1 num_to_caseg " "Found entity 1: num_to_caseg" {  } { { "../rtl/num_to_hc595/num_to_caseg.v" "" { Text "D:/DATAFiles/QuartusII/ZiJiTuoZhan/hc595_caseg/rtl/num_to_hc595/num_to_caseg.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731316727886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731316727886 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "bit caseg_to_hc595.v(20) " "Verilog HDL Declaration warning at caseg_to_hc595.v(20): \"bit\" is SystemVerilog-2005 keyword" {  } { { "../rtl/num_to_hc595/caseg_to_hc595.v" "" { Text "D:/DATAFiles/QuartusII/ZiJiTuoZhan/hc595_caseg/rtl/num_to_hc595/caseg_to_hc595.v" 20 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Quartus II" 0 -1 1731316727890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/datafiles/quartusii/zijituozhan/hc595_caseg/rtl/num_to_hc595/caseg_to_hc595.v 1 1 " "Found 1 design units, including 1 entities, in source file /datafiles/quartusii/zijituozhan/hc595_caseg/rtl/num_to_hc595/caseg_to_hc595.v" { { "Info" "ISGN_ENTITY_NAME" "1 caseg_to_hc595 " "Found entity 1: caseg_to_hc595" {  } { { "../rtl/num_to_hc595/caseg_to_hc595.v" "" { Text "D:/DATAFiles/QuartusII/ZiJiTuoZhan/hc595_caseg/rtl/num_to_hc595/caseg_to_hc595.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731316727891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731316727891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/datafiles/quartusii/zijituozhan/hc595_caseg/rtl/num_to_hc595/bcd_8421.v 1 1 " "Found 1 design units, including 1 entities, in source file /datafiles/quartusii/zijituozhan/hc595_caseg/rtl/num_to_hc595/bcd_8421.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcd_8421 " "Found entity 1: bcd_8421" {  } { { "../rtl/num_to_hc595/bcd_8421.v" "" { Text "D:/DATAFiles/QuartusII/ZiJiTuoZhan/hc595_caseg/rtl/num_to_hc595/bcd_8421.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731316727893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731316727893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/datafiles/quartusii/zijituozhan/hc595_caseg/rtl/top_caseg_disp.v 1 1 " "Found 1 design units, including 1 entities, in source file /datafiles/quartusii/zijituozhan/hc595_caseg/rtl/top_caseg_disp.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_caseg_disp " "Found entity 1: top_caseg_disp" {  } { { "../rtl/top_caseg_disp.v" "" { Text "D:/DATAFiles/QuartusII/ZiJiTuoZhan/hc595_caseg/rtl/top_caseg_disp.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731316727896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731316727896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/datafiles/quartusii/zijituozhan/hc595_caseg/rtl/digit8_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file /datafiles/quartusii/zijituozhan/hc595_caseg/rtl/digit8_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 digit8_num_generator " "Found entity 1: digit8_num_generator" {  } { { "../rtl/digit8_generator.v" "" { Text "D:/DATAFiles/QuartusII/ZiJiTuoZhan/hc595_caseg/rtl/digit8_generator.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731316727899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731316727899 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "top_caseg_disp.v(44) " "Verilog HDL Instantiation warning at top_caseg_disp.v(44): instance has no name" {  } { { "../rtl/top_caseg_disp.v" "" { Text "D:/DATAFiles/QuartusII/ZiJiTuoZhan/hc595_caseg/rtl/top_caseg_disp.v" 44 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1731316727901 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_caseg_disp " "Elaborating entity \"top_caseg_disp\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1731316727932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digit8_num_generator digit8_num_generator:digit8_num_generator_inst " "Elaborating entity \"digit8_num_generator\" for hierarchy \"digit8_num_generator:digit8_num_generator_inst\"" {  } { { "../rtl/top_caseg_disp.v" "digit8_num_generator_inst" { Text "D:/DATAFiles/QuartusII/ZiJiTuoZhan/hc595_caseg/rtl/top_caseg_disp.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731316727937 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 digit8_generator.v(15) " "Verilog HDL assignment warning at digit8_generator.v(15): truncated value with size 32 to match size of target (23)" {  } { { "../rtl/digit8_generator.v" "" { Text "D:/DATAFiles/QuartusII/ZiJiTuoZhan/hc595_caseg/rtl/digit8_generator.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1731316727939 "|top_caseg_disp|digit8_num_generator:digit8_num_generator_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 digit8_generator.v(23) " "Verilog HDL assignment warning at digit8_generator.v(23): truncated value with size 32 to match size of target (27)" {  } { { "../rtl/digit8_generator.v" "" { Text "D:/DATAFiles/QuartusII/ZiJiTuoZhan/hc595_caseg/rtl/digit8_generator.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1731316727939 "|top_caseg_disp|digit8_num_generator:digit8_num_generator_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "num_to_caseg num_to_caseg:num_to_caseg_inst " "Elaborating entity \"num_to_caseg\" for hierarchy \"num_to_caseg:num_to_caseg_inst\"" {  } { { "../rtl/top_caseg_disp.v" "num_to_caseg_inst" { Text "D:/DATAFiles/QuartusII/ZiJiTuoZhan/hc595_caseg/rtl/top_caseg_disp.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731316727941 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 num_to_caseg.v(60) " "Verilog HDL assignment warning at num_to_caseg.v(60): truncated value with size 32 to match size of target (16)" {  } { { "../rtl/num_to_hc595/num_to_caseg.v" "" { Text "D:/DATAFiles/QuartusII/ZiJiTuoZhan/hc595_caseg/rtl/num_to_hc595/num_to_caseg.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1731316727943 "|top_caseg_disp|num_to_caseg:num_to_caseg_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 num_to_caseg.v(77) " "Verilog HDL assignment warning at num_to_caseg.v(77): truncated value with size 32 to match size of target (3)" {  } { { "../rtl/num_to_hc595/num_to_caseg.v" "" { Text "D:/DATAFiles/QuartusII/ZiJiTuoZhan/hc595_caseg/rtl/num_to_hc595/num_to_caseg.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1731316727943 "|top_caseg_disp|num_to_caseg:num_to_caseg_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd_8421 num_to_caseg:num_to_caseg_inst\|bcd_8421:bcd_8421_inst " "Elaborating entity \"bcd_8421\" for hierarchy \"num_to_caseg:num_to_caseg_inst\|bcd_8421:bcd_8421_inst\"" {  } { { "../rtl/num_to_hc595/num_to_caseg.v" "bcd_8421_inst" { Text "D:/DATAFiles/QuartusII/ZiJiTuoZhan/hc595_caseg/rtl/num_to_hc595/num_to_caseg.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731316727945 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 bcd_8421.v(32) " "Verilog HDL assignment warning at bcd_8421.v(32): truncated value with size 32 to match size of target (5)" {  } { { "../rtl/num_to_hc595/bcd_8421.v" "" { Text "D:/DATAFiles/QuartusII/ZiJiTuoZhan/hc595_caseg/rtl/num_to_hc595/bcd_8421.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1731316727949 "|top_caseg_disp|num_to_caseg:num_to_caseg_inst|bcd_8421:bcd_8421_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bcd_8421.v(49) " "Verilog HDL assignment warning at bcd_8421.v(49): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/num_to_hc595/bcd_8421.v" "" { Text "D:/DATAFiles/QuartusII/ZiJiTuoZhan/hc595_caseg/rtl/num_to_hc595/bcd_8421.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1731316727949 "|top_caseg_disp|num_to_caseg:num_to_caseg_inst|bcd_8421:bcd_8421_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bcd_8421.v(50) " "Verilog HDL assignment warning at bcd_8421.v(50): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/num_to_hc595/bcd_8421.v" "" { Text "D:/DATAFiles/QuartusII/ZiJiTuoZhan/hc595_caseg/rtl/num_to_hc595/bcd_8421.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1731316727949 "|top_caseg_disp|num_to_caseg:num_to_caseg_inst|bcd_8421:bcd_8421_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bcd_8421.v(51) " "Verilog HDL assignment warning at bcd_8421.v(51): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/num_to_hc595/bcd_8421.v" "" { Text "D:/DATAFiles/QuartusII/ZiJiTuoZhan/hc595_caseg/rtl/num_to_hc595/bcd_8421.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1731316727949 "|top_caseg_disp|num_to_caseg:num_to_caseg_inst|bcd_8421:bcd_8421_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bcd_8421.v(52) " "Verilog HDL assignment warning at bcd_8421.v(52): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/num_to_hc595/bcd_8421.v" "" { Text "D:/DATAFiles/QuartusII/ZiJiTuoZhan/hc595_caseg/rtl/num_to_hc595/bcd_8421.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1731316727949 "|top_caseg_disp|num_to_caseg:num_to_caseg_inst|bcd_8421:bcd_8421_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bcd_8421.v(53) " "Verilog HDL assignment warning at bcd_8421.v(53): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/num_to_hc595/bcd_8421.v" "" { Text "D:/DATAFiles/QuartusII/ZiJiTuoZhan/hc595_caseg/rtl/num_to_hc595/bcd_8421.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1731316727949 "|top_caseg_disp|num_to_caseg:num_to_caseg_inst|bcd_8421:bcd_8421_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bcd_8421.v(54) " "Verilog HDL assignment warning at bcd_8421.v(54): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/num_to_hc595/bcd_8421.v" "" { Text "D:/DATAFiles/QuartusII/ZiJiTuoZhan/hc595_caseg/rtl/num_to_hc595/bcd_8421.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1731316727949 "|top_caseg_disp|num_to_caseg:num_to_caseg_inst|bcd_8421:bcd_8421_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bcd_8421.v(55) " "Verilog HDL assignment warning at bcd_8421.v(55): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/num_to_hc595/bcd_8421.v" "" { Text "D:/DATAFiles/QuartusII/ZiJiTuoZhan/hc595_caseg/rtl/num_to_hc595/bcd_8421.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1731316727950 "|top_caseg_disp|num_to_caseg:num_to_caseg_inst|bcd_8421:bcd_8421_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bcd_8421.v(56) " "Verilog HDL assignment warning at bcd_8421.v(56): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/num_to_hc595/bcd_8421.v" "" { Text "D:/DATAFiles/QuartusII/ZiJiTuoZhan/hc595_caseg/rtl/num_to_hc595/bcd_8421.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1731316727950 "|top_caseg_disp|num_to_caseg:num_to_caseg_inst|bcd_8421:bcd_8421_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "caseg_to_hc595 caseg_to_hc595:comb_3 " "Elaborating entity \"caseg_to_hc595\" for hierarchy \"caseg_to_hc595:comb_3\"" {  } { { "../rtl/top_caseg_disp.v" "comb_3" { Text "D:/DATAFiles/QuartusII/ZiJiTuoZhan/hc595_caseg/rtl/top_caseg_disp.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731316727951 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 caseg_to_hc595.v(33) " "Verilog HDL assignment warning at caseg_to_hc595.v(33): truncated value with size 32 to match size of target (2)" {  } { { "../rtl/num_to_hc595/caseg_to_hc595.v" "" { Text "D:/DATAFiles/QuartusII/ZiJiTuoZhan/hc595_caseg/rtl/num_to_hc595/caseg_to_hc595.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1731316727953 "|top_caseg_disp|caseg_to_hc595:comb_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 caseg_to_hc595.v(40) " "Verilog HDL assignment warning at caseg_to_hc595.v(40): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/num_to_hc595/caseg_to_hc595.v" "" { Text "D:/DATAFiles/QuartusII/ZiJiTuoZhan/hc595_caseg/rtl/num_to_hc595/caseg_to_hc595.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1731316727953 "|top_caseg_disp|caseg_to_hc595:comb_3"}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../rtl/num_to_hc595/num_to_caseg.v" "" { Text "D:/DATAFiles/QuartusII/ZiJiTuoZhan/hc595_caseg/rtl/num_to_hc595/num_to_caseg.v" 43 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1731316728654 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1731316728654 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "oe GND " "Pin \"oe\" is stuck at GND" {  } { { "../rtl/top_caseg_disp.v" "" { Text "D:/DATAFiles/QuartusII/ZiJiTuoZhan/hc595_caseg/rtl/top_caseg_disp.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1731316728835 "|top_caseg_disp|oe"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1731316728835 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1731316728986 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1731316729408 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731316729408 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "402 " "Implemented 402 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1731316729478 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1731316729478 ""} { "Info" "ICUT_CUT_TM_LCELLS" "396 " "Implemented 396 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1731316729478 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1731316729478 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4625 " "Peak virtual memory: 4625 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1731316729501 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 11 17:18:49 2024 " "Processing ended: Mon Nov 11 17:18:49 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1731316729501 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1731316729501 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1731316729501 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1731316729501 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1731316730862 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1731316730863 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 11 17:18:50 2024 " "Processing started: Mon Nov 11 17:18:50 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1731316730863 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1731316730863 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off hc595_caseg -c hc595_caseg " "Command: quartus_fit --read_settings_files=off --write_settings_files=off hc595_caseg -c hc595_caseg" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1731316730863 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1731316730935 ""}
{ "Info" "0" "" "Project  = hc595_caseg" {  } {  } 0 0 "Project  = hc595_caseg" 0 0 "Fitter" 0 0 1731316730935 ""}
{ "Info" "0" "" "Revision = hc595_caseg" {  } {  } 0 0 "Revision = hc595_caseg" 0 0 "Fitter" 0 0 1731316730935 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1731316731001 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "hc595_caseg EP4CE10F17C8 " "Selected device EP4CE10F17C8 for design \"hc595_caseg\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1731316731018 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1731316731061 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1731316731062 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1731316731062 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1731316731149 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C8 " "Device EP4CE6F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1731316731353 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1731316731353 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Device EP4CE22F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1731316731353 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1731316731353 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "d:/fpga_software/quartus_ii_13_0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga_software/quartus_ii_13_0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "d:/fpga_software/quartus_ii_13_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga_software/quartus_ii_13_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DATAFiles/QuartusII/ZiJiTuoZhan/hc595_caseg/prj/" { { 0 { 0 ""} 0 721 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1731316731355 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "d:/fpga_software/quartus_ii_13_0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga_software/quartus_ii_13_0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "d:/fpga_software/quartus_ii_13_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga_software/quartus_ii_13_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DATAFiles/QuartusII/ZiJiTuoZhan/hc595_caseg/prj/" { { 0 { 0 ""} 0 723 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1731316731355 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "d:/fpga_software/quartus_ii_13_0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga_software/quartus_ii_13_0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "d:/fpga_software/quartus_ii_13_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga_software/quartus_ii_13_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DATAFiles/QuartusII/ZiJiTuoZhan/hc595_caseg/prj/" { { 0 { 0 ""} 0 725 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1731316731355 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "d:/fpga_software/quartus_ii_13_0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga_software/quartus_ii_13_0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "d:/fpga_software/quartus_ii_13_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga_software/quartus_ii_13_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DATAFiles/QuartusII/ZiJiTuoZhan/hc595_caseg/prj/" { { 0 { 0 ""} 0 727 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1731316731355 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "d:/fpga_software/quartus_ii_13_0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga_software/quartus_ii_13_0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "d:/fpga_software/quartus_ii_13_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga_software/quartus_ii_13_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DATAFiles/QuartusII/ZiJiTuoZhan/hc595_caseg/prj/" { { 0 { 0 ""} 0 729 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1731316731355 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1731316731355 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1731316731357 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "hc595_caseg.sdc " "Synopsys Design Constraints File file not found: 'hc595_caseg.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1731316731855 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1731316731855 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1731316731861 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1731316731861 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1731316731861 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1731316731887 ""}  } { { "../rtl/top_caseg_disp.v" "" { Text "D:/DATAFiles/QuartusII/ZiJiTuoZhan/hc595_caseg/rtl/top_caseg_disp.v" 3 0 0 } } { "d:/fpga_software/quartus_ii_13_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga_software/quartus_ii_13_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DATAFiles/QuartusII/ZiJiTuoZhan/hc595_caseg/prj/" { { 0 { 0 ""} 0 715 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1731316731887 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst~input (placed in PIN M15 (CLK6, DIFFCLK_3p)) " "Automatically promoted node rst~input (placed in PIN M15 (CLK6, DIFFCLK_3p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1731316731888 ""}  } { { "../rtl/top_caseg_disp.v" "" { Text "D:/DATAFiles/QuartusII/ZiJiTuoZhan/hc595_caseg/rtl/top_caseg_disp.v" 4 0 0 } } { "d:/fpga_software/quartus_ii_13_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga_software/quartus_ii_13_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rst~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DATAFiles/QuartusII/ZiJiTuoZhan/hc595_caseg/prj/" { { 0 { 0 ""} 0 716 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1731316731888 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1731316732194 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1731316732194 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1731316732196 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1731316732196 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1731316732197 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1731316732198 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1731316732198 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1731316732198 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1731316732219 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1731316732220 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1731316732220 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1731316732229 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1731316732799 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1731316732943 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1731316732955 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1731316733527 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1731316733527 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1731316733880 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "D:/DATAFiles/QuartusII/ZiJiTuoZhan/hc595_caseg/prj/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 11 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1731316734392 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1731316734392 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1731316735018 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1731316735021 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1731316735021 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.66 " "Total time spent on timing analysis during the Fitter is 0.66 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1731316735031 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1731316735093 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1731316735264 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1731316735330 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1731316735516 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1731316735886 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/DATAFiles/QuartusII/ZiJiTuoZhan/hc595_caseg/prj/output_files/hc595_caseg.fit.smsg " "Generated suppressed messages file D:/DATAFiles/QuartusII/ZiJiTuoZhan/hc595_caseg/prj/output_files/hc595_caseg.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1731316736199 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5996 " "Peak virtual memory: 5996 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1731316736592 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 11 17:18:56 2024 " "Processing ended: Mon Nov 11 17:18:56 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1731316736592 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1731316736592 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1731316736592 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1731316736592 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1731316737526 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1731316737527 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 11 17:18:57 2024 " "Processing started: Mon Nov 11 17:18:57 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1731316737527 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1731316737527 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off hc595_caseg -c hc595_caseg " "Command: quartus_asm --read_settings_files=off --write_settings_files=off hc595_caseg -c hc595_caseg" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1731316737527 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1731316738168 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1731316738197 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4544 " "Peak virtual memory: 4544 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1731316738427 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 11 17:18:58 2024 " "Processing ended: Mon Nov 11 17:18:58 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1731316738427 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1731316738427 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1731316738427 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1731316738427 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1731316739066 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1731316739549 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1731316739550 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 11 17:18:59 2024 " "Processing started: Mon Nov 11 17:18:59 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1731316739550 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1731316739550 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta hc595_caseg -c hc595_caseg " "Command: quartus_sta hc595_caseg -c hc595_caseg" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1731316739550 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1731316739624 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1731316739760 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1731316739761 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1731316739813 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1731316739813 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "hc595_caseg.sdc " "Synopsys Design Constraints File file not found: 'hc595_caseg.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1731316740092 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1731316740093 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1731316740094 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1731316740094 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1731316740205 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1731316740205 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1731316740206 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1731316740216 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1731316740252 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1731316740252 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.474 " "Worst-case setup slack is -4.474" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731316740256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731316740256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.474      -580.567 clk  " "   -4.474      -580.567 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731316740256 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1731316740256 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.433 " "Worst-case hold slack is 0.433" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731316740261 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731316740261 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.433         0.000 clk  " "    0.433         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731316740261 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1731316740261 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1731316740263 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1731316740265 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731316740267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731316740267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000      -343.523 clk  " "   -3.000      -343.523 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731316740267 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1731316740267 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1731316740309 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1731316740336 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1731316740637 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1731316740730 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1731316740737 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1731316740737 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.198 " "Worst-case setup slack is -4.198" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731316740739 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731316740739 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.198      -529.225 clk  " "   -4.198      -529.225 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731316740739 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1731316740739 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.382 " "Worst-case hold slack is 0.382" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731316740744 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731316740744 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.382         0.000 clk  " "    0.382         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731316740744 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1731316740744 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1731316740748 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1731316740751 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731316740753 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731316740753 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000      -343.523 clk  " "   -3.000      -343.523 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731316740753 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1731316740753 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1731316740789 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1731316740985 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1731316740987 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1731316740987 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.358 " "Worst-case setup slack is -1.358" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731316740996 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731316740996 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.358      -137.670 clk  " "   -1.358      -137.670 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731316740996 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1731316740996 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.178 " "Worst-case hold slack is 0.178" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731316741000 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731316741000 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.178         0.000 clk  " "    0.178         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731316741000 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1731316741000 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1731316741004 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1731316741008 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731316741011 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731316741011 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000      -247.171 clk  " "   -3.000      -247.171 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731316741011 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1731316741011 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1731316741388 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1731316741388 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4715 " "Peak virtual memory: 4715 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1731316741448 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 11 17:19:01 2024 " "Processing ended: Mon Nov 11 17:19:01 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1731316741448 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1731316741448 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1731316741448 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1731316741448 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1731316742412 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1731316742413 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 11 17:19:02 2024 " "Processing started: Mon Nov 11 17:19:02 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1731316742413 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1731316742413 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off hc595_caseg -c hc595_caseg " "Command: quartus_eda --read_settings_files=off --write_settings_files=off hc595_caseg -c hc595_caseg" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1731316742413 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "hc595_caseg_8_1200mv_85c_slow.vo D:/DATAFiles/QuartusII/ZiJiTuoZhan/hc595_caseg/prj/simulation/modelsim/ simulation " "Generated file hc595_caseg_8_1200mv_85c_slow.vo in folder \"D:/DATAFiles/QuartusII/ZiJiTuoZhan/hc595_caseg/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1731316742854 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "hc595_caseg_8_1200mv_0c_slow.vo D:/DATAFiles/QuartusII/ZiJiTuoZhan/hc595_caseg/prj/simulation/modelsim/ simulation " "Generated file hc595_caseg_8_1200mv_0c_slow.vo in folder \"D:/DATAFiles/QuartusII/ZiJiTuoZhan/hc595_caseg/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1731316742922 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "hc595_caseg_min_1200mv_0c_fast.vo D:/DATAFiles/QuartusII/ZiJiTuoZhan/hc595_caseg/prj/simulation/modelsim/ simulation " "Generated file hc595_caseg_min_1200mv_0c_fast.vo in folder \"D:/DATAFiles/QuartusII/ZiJiTuoZhan/hc595_caseg/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1731316742994 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "hc595_caseg.vo D:/DATAFiles/QuartusII/ZiJiTuoZhan/hc595_caseg/prj/simulation/modelsim/ simulation " "Generated file hc595_caseg.vo in folder \"D:/DATAFiles/QuartusII/ZiJiTuoZhan/hc595_caseg/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1731316743073 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "hc595_caseg_8_1200mv_85c_v_slow.sdo D:/DATAFiles/QuartusII/ZiJiTuoZhan/hc595_caseg/prj/simulation/modelsim/ simulation " "Generated file hc595_caseg_8_1200mv_85c_v_slow.sdo in folder \"D:/DATAFiles/QuartusII/ZiJiTuoZhan/hc595_caseg/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1731316743142 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "hc595_caseg_8_1200mv_0c_v_slow.sdo D:/DATAFiles/QuartusII/ZiJiTuoZhan/hc595_caseg/prj/simulation/modelsim/ simulation " "Generated file hc595_caseg_8_1200mv_0c_v_slow.sdo in folder \"D:/DATAFiles/QuartusII/ZiJiTuoZhan/hc595_caseg/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1731316743210 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "hc595_caseg_min_1200mv_0c_v_fast.sdo D:/DATAFiles/QuartusII/ZiJiTuoZhan/hc595_caseg/prj/simulation/modelsim/ simulation " "Generated file hc595_caseg_min_1200mv_0c_v_fast.sdo in folder \"D:/DATAFiles/QuartusII/ZiJiTuoZhan/hc595_caseg/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1731316743282 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "hc595_caseg_v.sdo D:/DATAFiles/QuartusII/ZiJiTuoZhan/hc595_caseg/prj/simulation/modelsim/ simulation " "Generated file hc595_caseg_v.sdo in folder \"D:/DATAFiles/QuartusII/ZiJiTuoZhan/hc595_caseg/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1731316743355 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4527 " "Peak virtual memory: 4527 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1731316743406 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 11 17:19:03 2024 " "Processing ended: Mon Nov 11 17:19:03 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1731316743406 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1731316743406 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1731316743406 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1731316743406 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 25 s " "Quartus II Full Compilation was successful. 0 errors, 25 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1731316743997 ""}
