// Seed: 979559232
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32,
    id_33
);
  output wire id_33;
  output wire id_32;
  output wire id_31;
  output wire id_30;
  inout wire id_29;
  input wire id_28;
  inout wire id_27;
  inout wire id_26;
  inout wire id_25;
  output wire id_24;
  inout supply1 id_23;
  inout wire id_22;
  input wire id_21;
  output wire id_20;
  output wire id_19;
  output wire id_18;
  output wire id_17;
  output wire id_16;
  input wire id_15;
  inout wire id_14;
  inout wire id_13;
  inout wire id_12;
  output wire id_11;
  output wire id_10;
  output wire id_9;
  input wire id_8;
  inout wire id_7;
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  wire  [  1  :  -1  ]  id_34  ,  id_35  ,  id_36  ,  id_37  ,  id_38  ,  id_39  ,  id_40  ,  id_41  ,  id_42  ,  id_43  ,  id_44  ,  id_45  ,  id_46  ,  id_47  ,  id_48  ,  id_49  ,  id_50  ,  id_51  ,  id_52  ,  id_53  ,  id_54  ,  id_55  ,  id_56  ,  id_57  ,  id_58  ;
  assign id_23 = id_1 * 1 - 1 && -1 == id_34;
endmodule
module module_1 #(
    parameter id_3 = 32'd21
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  output logic [7:0] id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  input wire _id_3;
  input wire id_2;
  output wire id_1;
  wire [id_3 : -1 'b0] id_9;
  module_0 modCall_1 (
      id_9,
      id_9,
      id_9,
      id_1,
      id_9,
      id_6,
      id_9,
      id_2,
      id_5,
      id_5,
      id_1,
      id_9,
      id_9,
      id_9,
      id_2,
      id_4,
      id_1,
      id_9,
      id_5,
      id_8,
      id_9,
      id_9,
      id_9,
      id_6,
      id_9,
      id_9,
      id_9,
      id_2,
      id_9,
      id_6,
      id_6,
      id_8,
      id_5
  );
  wire id_10;
  assign id_7["">=1] = -1 == id_2;
endmodule
