// Seed: 2634456050
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input id_5;
  input id_4;
  input id_3;
  output id_2;
  input id_1;
  reg id_6;
  assign id_2 = 1;
  logic id_7;
  assign id_6 = 1 - 1;
  logic id_8;
  initial begin
    id_6 <= 1 & id_5;
    id_6 <= 1;
  end
endmodule
