<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable>
  <columns>
   <connections preferredWidth="95" />
   <irq preferredWidth="34" />
   <inputclock preferredWidth="114" />
   <export preferredWidth="189" />
  </columns>
 </systemtable>
 <clocktable>
  <columns>
   <clockname preferredWidth="545" />
   <clocksource preferredWidth="544" />
   <frequency preferredWidth="525" />
  </columns>
 </clocktable>
 <library expandedCategories="Project,Library" />
 <window width="1940" height="1072" x="-10" y="18" />
 <hdlexample language="VERILOG" />
</preferences>
