<HTML>
<!DOCTYPE html PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<!-- Created on 2003-09-18 by texi2html 1.64 -->
<!-- 
Written by: Lionel Cons <Lionel.Cons@cern.ch> (original author)
            Karl Berry  <karl@freefriends.org>
            Olaf Bachmann <obachman@mathematik.uni-kl.de>
            and many others.
Maintained by: Olaf Bachmann <obachman@mathematik.uni-kl.de>
Send bugs and suggestions to <texi2html@mathematik.uni-kl.de>
 
-->
<HEAD>
<TITLE>Using the GNU Compiler Collection: RS/6000 and PowerPC Options</TITLE>

<META NAME="description" CONTENT="Using the GNU Compiler Collection: RS/6000 and PowerPC Options">
<META NAME="keywords" CONTENT="Using the GNU Compiler Collection: RS/6000 and PowerPC Options">
<META NAME="resource-type" CONTENT="document">
<META NAME="distribution" CONTENT="global">
<META NAME="Generator" CONTENT="texi2html 1.64">

</HEAD>

<BODY >

<A NAME="SEC28"></A>
<TABLE CELLPADDING=1 CELLSPACING=1 BORDER=0>
<TR><TD VALIGN="MIDDLE" ALIGN="LEFT">[<A HREF="gcc_27.html#SEC27"> &lt; </A>]</TD>
<TD VALIGN="MIDDLE" ALIGN="LEFT">[<A HREF="gcc_29.html#SEC29"> &gt; </A>]</TD>
<TD VALIGN="MIDDLE" ALIGN="LEFT"> &nbsp; <TD VALIGN="MIDDLE" ALIGN="LEFT">[<A HREF="gcc_18.html#SEC18"> &lt;&lt; </A>]</TD>
<TD VALIGN="MIDDLE" ALIGN="LEFT">[<A HREF="gcc_16.html#SEC16"> Up </A>]</TD>
<TD VALIGN="MIDDLE" ALIGN="LEFT">[<A HREF="gcc_43.html#SEC43"> &gt;&gt; </A>]</TD>
<TD VALIGN="MIDDLE" ALIGN="LEFT"> &nbsp; <TD VALIGN="MIDDLE" ALIGN="LEFT"> &nbsp; <TD VALIGN="MIDDLE" ALIGN="LEFT"> &nbsp; <TD VALIGN="MIDDLE" ALIGN="LEFT"> &nbsp; <TD VALIGN="MIDDLE" ALIGN="LEFT">[<A HREF="gcc.html#SEC_Top">Top</A>]</TD>
<TD VALIGN="MIDDLE" ALIGN="LEFT">[<A HREF="gcc_toc.html#SEC_Contents">Contents</A>]</TD>
<TD VALIGN="MIDDLE" ALIGN="LEFT">[<A HREF="gcc_157.html#SEC157">Index</A>]</TD>
<TD VALIGN="MIDDLE" ALIGN="LEFT">[<A HREF="gcc_abt.html#SEC_About"> ? </A>]</TD>
</TR></TABLE>
<HR SIZE=1>
<H3> 2.14.12 IBM RS/6000 and PowerPC Options </H3>
<!--docid::SEC28::-->
<P>

These <SAMP>`-m'</SAMP> options are defined for the IBM RS/6000 and PowerPC:
<DL COMPACT>
<DT><CODE>-mpower</CODE>
<DD><DT><CODE>-mno-power</CODE>
<DD><DT><CODE>-mpower2</CODE>
<DD><DT><CODE>-mno-power2</CODE>
<DD><DT><CODE>-mpowerpc</CODE>
<DD><DT><CODE>-mno-powerpc</CODE>
<DD><DT><CODE>-mpowerpc-gpopt</CODE>
<DD><DT><CODE>-mno-powerpc-gpopt</CODE>
<DD><DT><CODE>-mpowerpc-gfxopt</CODE>
<DD><DT><CODE>-mno-powerpc-gfxopt</CODE>
<DD><DT><CODE>-mpowerpc64</CODE>
<DD><DT><CODE>-mno-powerpc64</CODE>
<DD><A NAME="IDX186"></A>
<A NAME="IDX187"></A>
<A NAME="IDX188"></A>
<A NAME="IDX189"></A>
<A NAME="IDX190"></A>
<A NAME="IDX191"></A>
GCC supports two related instruction set architectures for the
RS/6000 and PowerPC.  The <EM>POWER</EM> instruction set are those
instructions supported by the <SAMP>`rios'</SAMP> chip set used in the original
RS/6000 systems and the <EM>PowerPC</EM> instruction set is the
architecture of the Motorola MPC5xx, MPC6xx, MPC8xx microprocessors, and
the IBM 4xx microprocessors.
<P>

Neither architecture is a subset of the other.  However there is a
large common subset of instructions supported by both.  An MQ
register is included in processors supporting the POWER architecture.
</P><P>

You use these options to specify which instructions are available on the
processor you are using.  The default value of these options is
determined when configuring GCC.  Specifying the
<SAMP>`-mcpu=<VAR>cpu_type</VAR>'</SAMP> overrides the specification of these
options.  We recommend you use the <SAMP>`-mcpu=<VAR>cpu_type</VAR>'</SAMP> option
rather than the options listed above.
</P><P>

The <SAMP>`-mpower'</SAMP> option allows GCC to generate instructions that
are found only in the POWER architecture and to use the MQ register.
Specifying <SAMP>`-mpower2'</SAMP> implies <SAMP>`-power'</SAMP> and also allows GCC
to generate instructions that are present in the POWER2 architecture but
not the original POWER architecture.
</P><P>

The <SAMP>`-mpowerpc'</SAMP> option allows GCC to generate instructions that
are found only in the 32-bit subset of the PowerPC architecture.
Specifying <SAMP>`-mpowerpc-gpopt'</SAMP> implies <SAMP>`-mpowerpc'</SAMP> and also allows
GCC to use the optional PowerPC architecture instructions in the
General Purpose group, including floating-point square root.  Specifying
<SAMP>`-mpowerpc-gfxopt'</SAMP> implies <SAMP>`-mpowerpc'</SAMP> and also allows GCC to
use the optional PowerPC architecture instructions in the Graphics
group, including floating-point select.
</P><P>

The <SAMP>`-mpowerpc64'</SAMP> option allows GCC to generate the additional
64-bit instructions that are found in the full PowerPC64 architecture
and to treat GPRs as 64-bit, doubleword quantities.  GCC defaults to
<SAMP>`-mno-powerpc64'</SAMP>.
</P><P>

If you specify both <SAMP>`-mno-power'</SAMP> and <SAMP>`-mno-powerpc'</SAMP>, GCC
will use only the instructions in the common subset of both
architectures plus some special AIX common-mode calls, and will not use
the MQ register.  Specifying both <SAMP>`-mpower'</SAMP> and <SAMP>`-mpowerpc'</SAMP>
permits GCC to use any instruction from either architecture and to
allow use of the MQ register; specify this for the Motorola MPC601.
</P><P>

<DT><CODE>-mnew-mnemonics</CODE>
<DD><DT><CODE>-mold-mnemonics</CODE>
<DD><A NAME="IDX192"></A>
<A NAME="IDX193"></A>
Select which mnemonics to use in the generated assembler code.
<SAMP>`-mnew-mnemonics'</SAMP> requests output that uses the assembler mnemonics
defined for the PowerPC architecture, while <SAMP>`-mold-mnemonics'</SAMP>
requests the assembler mnemonics defined for the POWER architecture.
Instructions defined in only one architecture have only one mnemonic;
GCC uses that mnemonic irrespective of which of these options is
specified.
<P>

GCC defaults to the mnemonics appropriate for the architecture in
use.  Specifying <SAMP>`-mcpu=<VAR>cpu_type</VAR>'</SAMP> sometimes overrides the
value of these option.  Unless you are building a cross-compiler, you
should normally not specify either <SAMP>`-mnew-mnemonics'</SAMP> or
<SAMP>`-mold-mnemonics'</SAMP>, but should instead accept the default.
</P><P>

<DT><CODE>-mcpu=<VAR>cpu_type</VAR></CODE>
<DD><A NAME="IDX194"></A>
Set architecture type, register usage, choice of mnemonics, and
instruction scheduling parameters for machine type <VAR>cpu_type</VAR>.
Supported values for <VAR>cpu_type</VAR> are <SAMP>`rs6000'</SAMP>, <SAMP>`rios1'</SAMP>,
<SAMP>`rios2'</SAMP>, <SAMP>`rsc'</SAMP>, <SAMP>`601'</SAMP>, <SAMP>`602'</SAMP>, <SAMP>`603'</SAMP>,
<SAMP>`603e'</SAMP>, <SAMP>`604'</SAMP>, <SAMP>`604e'</SAMP>, <SAMP>`620'</SAMP>, <SAMP>`740'</SAMP>,
<SAMP>`750'</SAMP>, <SAMP>`power'</SAMP>, <SAMP>`power2'</SAMP>, <SAMP>`powerpc'</SAMP>, <SAMP>`403'</SAMP>,
<SAMP>`505'</SAMP>, <SAMP>`801'</SAMP>, <SAMP>`821'</SAMP>, <SAMP>`823'</SAMP>, and <SAMP>`860'</SAMP> and
<SAMP>`common'</SAMP>.  <SAMP>`-mcpu=power'</SAMP>, <SAMP>`-mcpu=power2'</SAMP>, and
<SAMP>`-mcpu=powerpc'</SAMP> specify generic POWER, POWER2 and pure PowerPC
(i.e., not MPC601) architecture machine types, with an appropriate,
generic processor model assumed for scheduling purposes.<P>

Specifying any of the following options: 
<SAMP>`-mcpu=rios1'</SAMP>, <SAMP>`-mcpu=rios2'</SAMP>, <SAMP>`-mcpu=rsc'</SAMP>,
<SAMP>`-mcpu=power'</SAMP>, or <SAMP>`-mcpu=power2'</SAMP>  
enables the <SAMP>`-mpower'</SAMP> option and disables the <SAMP>`-mpowerpc'</SAMP> option; 
<SAMP>`-mcpu=601'</SAMP> enables both the <SAMP>`-mpower'</SAMP> and <SAMP>`-mpowerpc'</SAMP> options.
All of <SAMP>`-mcpu=602'</SAMP>, <SAMP>`-mcpu=603'</SAMP>, <SAMP>`-mcpu=603e'</SAMP>,
<SAMP>`-mcpu=604'</SAMP>, <SAMP>`-mcpu=620'</SAMP>, 
enable the <SAMP>`-mpowerpc'</SAMP> option and disable the <SAMP>`-mpower'</SAMP> option.  
Exactly similarly, all of <SAMP>`-mcpu=403'</SAMP>,
<SAMP>`-mcpu=505'</SAMP>, <SAMP>`-mcpu=821'</SAMP>, <SAMP>`-mcpu=860'</SAMP> and <SAMP>`-mcpu=powerpc'</SAMP> 
enable the <SAMP>`-mpowerpc'</SAMP> option and disable the <SAMP>`-mpower'</SAMP> option.
<SAMP>`-mcpu=common'</SAMP> disables both the 
<SAMP>`-mpower'</SAMP> and <SAMP>`-mpowerpc'</SAMP> options.</P><P>

AIX versions 4 or greater selects <SAMP>`-mcpu=common'</SAMP> by default, so
that code will operate on all members of the RS/6000 and PowerPC
families.  In that case, GCC will use only the instructions in the
common subset of both architectures plus some special AIX common-mode
calls, and will not use the MQ register.  GCC assumes a generic
processor model for scheduling purposes.
</P><P>

Specifying any of the options <SAMP>`-mcpu=rios1'</SAMP>, <SAMP>`-mcpu=rios2'</SAMP>,
<SAMP>`-mcpu=rsc'</SAMP>, <SAMP>`-mcpu=power'</SAMP>, or <SAMP>`-mcpu=power2'</SAMP> also
disables the <SAMP>`new-mnemonics'</SAMP> option.  Specifying <SAMP>`-mcpu=601'</SAMP>,
<SAMP>`-mcpu=602'</SAMP>, <SAMP>`-mcpu=603'</SAMP>, <SAMP>`-mcpu=603e'</SAMP>, <SAMP>`-mcpu=604'</SAMP>,
<SAMP>`620'</SAMP>, <SAMP>`403'</SAMP>, or <SAMP>`-mcpu=powerpc'</SAMP> also enables the
<SAMP>`new-mnemonics'</SAMP> option.</P><P>

Specifying <SAMP>`-mcpu=403'</SAMP>, <SAMP>`-mcpu=821'</SAMP>, or <SAMP>`-mcpu=860'</SAMP> also
enables the <SAMP>`-msoft-float'</SAMP> option.
</P><P>

<DT><CODE>-mtune=<VAR>cpu_type</VAR></CODE>
<DD>Set the instruction scheduling parameters for machine type
<VAR>cpu_type</VAR>, but do not set the architecture type, register usage,
choice of mnemonics like <SAMP>`-mcpu='</SAMP><VAR>cpu_type</VAR> would.  The same
values for <VAR>cpu_type</VAR> are used for <SAMP>`-mtune='</SAMP><VAR>cpu_type</VAR> as
for <SAMP>`-mcpu='</SAMP><VAR>cpu_type</VAR>.  The <SAMP>`-mtune='</SAMP><VAR>cpu_type</VAR>
option overrides the <SAMP>`-mcpu='</SAMP><VAR>cpu_type</VAR> option in terms of
instruction scheduling parameters.
<P>

<DT><CODE>-mfull-toc</CODE>
<DD><DT><CODE>-mno-fp-in-toc</CODE>
<DD><DT><CODE>-mno-sum-in-toc</CODE>
<DD><DT><CODE>-mminimal-toc</CODE>
<DD><A NAME="IDX195"></A>
Modify generation of the TOC (Table Of Contents), which is created for
every executable file.  The <SAMP>`-mfull-toc'</SAMP> option is selected by
default.  In that case, GCC will allocate at least one TOC entry for
each unique non-automatic variable reference in your program.  GCC
will also place floating-point constants in the TOC.  However, only
16,384 entries are available in the TOC.
<P>

If you receive a linker error message that saying you have overflowed
the available TOC space, you can reduce the amount of TOC space used
with the <SAMP>`-mno-fp-in-toc'</SAMP> and <SAMP>`-mno-sum-in-toc'</SAMP> options.
<SAMP>`-mno-fp-in-toc'</SAMP> prevents GCC from putting floating-point
constants in the TOC and <SAMP>`-mno-sum-in-toc'</SAMP> forces GCC to
generate code to calculate the sum of an address and a constant at
run-time instead of putting that sum into the TOC.  You may specify one
or both of these options.  Each causes GCC to produce very slightly
slower and larger code at the expense of conserving TOC space.
</P><P>

If you still run out of space in the TOC even when you specify both of
these options, specify <SAMP>`-mminimal-toc'</SAMP> instead.  This option causes
GCC to make only one TOC entry for every file.  When you specify this
option, GCC will produce code that is slower and larger but which
uses extremely little TOC space.  You may wish to use this option
only on files that contain less frequently executed code. </P><P>

<DT><CODE>-maix64</CODE>
<DD><DT><CODE>-maix32</CODE>
<DD><A NAME="IDX196"></A>
<A NAME="IDX197"></A>
Enable AIX 64-bit ABI and calling convention: 64-bit pointers, 64-bit
<CODE>long</CODE> type, and the infrastructure needed to support them.
Specifying <SAMP>`-maix64'</SAMP> implies <SAMP>`-mpowerpc64'</SAMP> and
<SAMP>`-mpowerpc'</SAMP>, while <SAMP>`-maix32'</SAMP> disables the 64-bit ABI and
implies <SAMP>`-mno-powerpc64'</SAMP>.  GCC defaults to <SAMP>`-maix32'</SAMP>.
<P>

<DT><CODE>-mxl-call</CODE>
<DD><DT><CODE>-mno-xl-call</CODE>
<DD><A NAME="IDX198"></A>
On AIX, pass floating-point arguments to prototyped functions beyond the
register save area (RSA) on the stack in addition to argument FPRs.  The
AIX calling convention was extended but not initially documented to
handle an obscure K&#38;R C case of calling a function that takes the
address of its arguments with fewer arguments than declared.  AIX XL
compilers access floating point arguments which do not fit in the
RSA from the stack when a subroutine is compiled without
optimization.  Because always storing floating-point arguments on the
stack is inefficient and rarely needed, this option is not enabled by
default and only is necessary when calling subroutines compiled by AIX
XL compilers without optimization.
<P>

<DT><CODE>-mthreads</CODE>
<DD><A NAME="IDX199"></A>
Support <EM>AIX Threads</EM>.  Link an application written to use
<EM>pthreads</EM> with special libraries and startup code to enable the
application to run.
<P>

<DT><CODE>-mpe</CODE>
<DD><A NAME="IDX200"></A>
Support <EM>IBM RS/6000 SP</EM> <EM>Parallel Environment</EM> (PE).  Link an
application written to use message passing with special startup code to
enable the application to run.  The system must have PE installed in the
standard location (<TT>`/usr/lpp/ppe.poe/'</TT>), or the <TT>`specs'</TT> file
must be overridden with the <SAMP>`-specs='</SAMP> option to specify the
appropriate directory location.  The Parallel Environment does not
support threads, so the <SAMP>`-mpe'</SAMP> option and the <SAMP>`-mthreads'</SAMP>
option are incompatible.
<P>

<DT><CODE>-msoft-float</CODE>
<DD><DT><CODE>-mhard-float</CODE>
<DD><A NAME="IDX201"></A>
Generate code that does not use (uses) the floating-point register set.
Software floating point emulation is provided if you use the
<SAMP>`-msoft-float'</SAMP> option, and pass the option to GCC when linking.
<P>

<DT><CODE>-mmultiple</CODE>
<DD><DT><CODE>-mno-multiple</CODE>
<DD>Generate code that uses (does not use) the load multiple word
instructions and the store multiple word instructions.  These
instructions are generated by default on POWER systems, and not
generated on PowerPC systems.  Do not use <SAMP>`-mmultiple'</SAMP> on little
endian PowerPC systems, since those instructions do not work when the
processor is in little endian mode.  The exceptions are PPC740 and
PPC750 which permit the instructions usage in little endian mode.
<P>

<DT><CODE>-mstring</CODE>
<DD><DT><CODE>-mno-string</CODE>
<DD><A NAME="IDX202"></A>
Generate code that uses (does not use) the load string instructions
and the store string word instructions to save multiple registers and
do small block moves.  These instructions are generated by default on
POWER systems, and not generated on PowerPC systems.  Do not use
<SAMP>`-mstring'</SAMP> on little endian PowerPC systems, since those
instructions do not work when the processor is in little endian mode.
The exceptions are PPC740 and PPC750 which permit the instructions
usage in little endian mode.
<P>

<DT><CODE>-mupdate</CODE>
<DD><DT><CODE>-mno-update</CODE>
<DD><A NAME="IDX203"></A>
Generate code that uses (does not use) the load or store instructions
that update the base register to the address of the calculated memory
location.  These instructions are generated by default.  If you use
<SAMP>`-mno-update'</SAMP>, there is a small window between the time that the
stack pointer is updated and the address of the previous frame is
stored, which means code that walks the stack frame across interrupts or
signals may get corrupted data.
<P>

<DT><CODE>-mfused-madd</CODE>
<DD><DT><CODE>-mno-fused-madd</CODE>
<DD><A NAME="IDX204"></A>
Generate code that uses (does not use) the floating point multiply and
accumulate instructions.  These instructions are generated by default if
hardware floating is used.
<P>

<DT><CODE>-mno-bit-align</CODE>
<DD><DT><CODE>-mbit-align</CODE>
<DD><A NAME="IDX205"></A>
On System V.4 and embedded PowerPC systems do not (do) force structures
and unions that contain bit fields to be aligned to the base type of the
bit field.
<P>

For example, by default a structure containing nothing but 8
<CODE>unsigned</CODE> bitfields of length 1 would be aligned to a 4 byte
boundary and have a size of 4 bytes.  By using <SAMP>`-mno-bit-align'</SAMP>,
the structure would be aligned to a 1 byte boundary and be one byte in
size.
</P><P>

<DT><CODE>-mno-strict-align</CODE>
<DD><DT><CODE>-mstrict-align</CODE>
<DD><A NAME="IDX206"></A>
On System V.4 and embedded PowerPC systems do not (do) assume that
unaligned memory references will be handled by the system.
<P>

<DT><CODE>-mrelocatable</CODE>
<DD><DT><CODE>-mno-relocatable</CODE>
<DD><A NAME="IDX207"></A>
On embedded PowerPC systems generate code that allows (does not allow)
the program to be relocated to a different address at runtime.  If you
use <SAMP>`-mrelocatable'</SAMP> on any module, all objects linked together must
be compiled with <SAMP>`-mrelocatable'</SAMP> or <SAMP>`-mrelocatable-lib'</SAMP>.
<P>

<DT><CODE>-mrelocatable-lib</CODE>
<DD><DT><CODE>-mno-relocatable-lib</CODE>
<DD>On embedded PowerPC systems generate code that allows (does not allow)
the program to be relocated to a different address at runtime.  Modules
compiled with <SAMP>`-mrelocatable-lib'</SAMP> can be linked with either modules
compiled without <SAMP>`-mrelocatable'</SAMP> and <SAMP>`-mrelocatable-lib'</SAMP> or
with modules compiled with the <SAMP>`-mrelocatable'</SAMP> options.
<P>

<DT><CODE>-mno-toc</CODE>
<DD><DT><CODE>-mtoc</CODE>
<DD>On System V.4 and embedded PowerPC systems do not (do) assume that
register 2 contains a pointer to a global area pointing to the addresses
used in the program.
<P>

<DT><CODE>-mlittle</CODE>
<DD><DT><CODE>-mlittle-endian</CODE>
<DD>On System V.4 and embedded PowerPC systems compile code for the
processor in little endian mode.  The <SAMP>`-mlittle-endian'</SAMP> option is
the same as <SAMP>`-mlittle'</SAMP>.
<P>

<DT><CODE>-mbig</CODE>
<DD><DT><CODE>-mbig-endian</CODE>
<DD>On System V.4 and embedded PowerPC systems compile code for the
processor in big endian mode.  The <SAMP>`-mbig-endian'</SAMP> option is
the same as <SAMP>`-mbig'</SAMP>.
<P>

<DT><CODE>-mcall-sysv</CODE>
<DD>On System V.4 and embedded PowerPC systems compile code using calling
conventions that adheres to the March 1995 draft of the System V
Application Binary Interface, PowerPC processor supplement.  This is the
default unless you configured GCC using <SAMP>`powerpc-*-eabiaix'</SAMP>.
<P>

<DT><CODE>-mcall-sysv-eabi</CODE>
<DD>Specify both <SAMP>`-mcall-sysv'</SAMP> and <SAMP>`-meabi'</SAMP> options.
<P>

<DT><CODE>-mcall-sysv-noeabi</CODE>
<DD>Specify both <SAMP>`-mcall-sysv'</SAMP> and <SAMP>`-mno-eabi'</SAMP> options.
<P>

<DT><CODE>-mcall-aix</CODE>
<DD>On System V.4 and embedded PowerPC systems compile code using calling
conventions that are similar to those used on AIX.  This is the
default if you configured GCC using <SAMP>`powerpc-*-eabiaix'</SAMP>.
<P>

<DT><CODE>-mcall-solaris</CODE>
<DD>On System V.4 and embedded PowerPC systems compile code for the Solaris
operating system.
<P>

<DT><CODE>-mcall-linux</CODE>
<DD>On System V.4 and embedded PowerPC systems compile code for the
Linux-based GNU system.
<P>

<DT><CODE>-mprototype</CODE>
<DD><DT><CODE>-mno-prototype</CODE>
<DD>On System V.4 and embedded PowerPC systems assume that all calls to
variable argument functions are properly prototyped.  Otherwise, the
compiler must insert an instruction before every non prototyped call to
set or clear bit 6 of the condition code register (<VAR>CR</VAR>) to
indicate whether floating point values were passed in the floating point
registers in case the function takes a variable arguments.  With
<SAMP>`-mprototype'</SAMP>, only calls to prototyped variable argument functions
will set or clear the bit.
<P>

<DT><CODE>-msim</CODE>
<DD>On embedded PowerPC systems, assume that the startup module is called
<TT>`sim-crt0.o'</TT> and that the standard C libraries are <TT>`libsim.a'</TT> and
<TT>`libc.a'</TT>.  This is the default for <SAMP>`powerpc-*-eabisim'</SAMP>.
configurations.
<P>

<DT><CODE>-mmvme</CODE>
<DD>On embedded PowerPC systems, assume that the startup module is called
<TT>`crt0.o'</TT> and the standard C libraries are <TT>`libmvme.a'</TT> and
<TT>`libc.a'</TT>.
<P>

<DT><CODE>-mads</CODE>
<DD>On embedded PowerPC systems, assume that the startup module is called
<TT>`crt0.o'</TT> and the standard C libraries are <TT>`libads.a'</TT> and
<TT>`libc.a'</TT>.
<P>

<DT><CODE>-myellowknife</CODE>
<DD>On embedded PowerPC systems, assume that the startup module is called
<TT>`crt0.o'</TT> and the standard C libraries are <TT>`libyk.a'</TT> and
<TT>`libc.a'</TT>.
<P>

<DT><CODE>-memb</CODE>
<DD>On embedded PowerPC systems, set the <VAR>PPC_EMB</VAR> bit in the ELF flags
header to indicate that <SAMP>`eabi'</SAMP> extended relocations are used.
<P>

<DT><CODE>-meabi</CODE>
<DD><DT><CODE>-mno-eabi</CODE>
<DD>On System V.4 and embedded PowerPC systems do (do not) adhere to the
Embedded Applications Binary Interface (eabi) which is a set of
modifications to the System V.4 specifications.  Selecting <CODE>-meabi</CODE>
means that the stack is aligned to an 8 byte boundary, a function
<CODE>__eabi</CODE> is called to from <CODE>main</CODE> to set up the eabi
environment, and the <SAMP>`-msdata'</SAMP> option can use both <CODE>r2</CODE> and
<CODE>r13</CODE> to point to two separate small data areas.  Selecting
<CODE>-mno-eabi</CODE> means that the stack is aligned to a 16 byte boundary,
do not call an initialization function from <CODE>main</CODE>, and the
<SAMP>`-msdata'</SAMP> option will only use <CODE>r13</CODE> to point to a single
small data area.  The <SAMP>`-meabi'</SAMP> option is on by default if you
configured GCC using one of the <SAMP>`powerpc*-*-eabi*'</SAMP> options.
<P>

<DT><CODE>-msdata=eabi</CODE>
<DD>On System V.4 and embedded PowerPC systems, put small initialized
<CODE>const</CODE> global and static data in the <SAMP>`.sdata2'</SAMP> section, which
is pointed to by register <CODE>r2</CODE>.  Put small initialized
non-<CODE>const</CODE> global and static data in the <SAMP>`.sdata'</SAMP> section,
which is pointed to by register <CODE>r13</CODE>.  Put small uninitialized
global and static data in the <SAMP>`.sbss'</SAMP> section, which is adjacent to
the <SAMP>`.sdata'</SAMP> section.  The <SAMP>`-msdata=eabi'</SAMP> option is
incompatible with the <SAMP>`-mrelocatable'</SAMP> option.  The
<SAMP>`-msdata=eabi'</SAMP> option also sets the <SAMP>`-memb'</SAMP> option.
<P>

<DT><CODE>-msdata=sysv</CODE>
<DD>On System V.4 and embedded PowerPC systems, put small global and static
data in the <SAMP>`.sdata'</SAMP> section, which is pointed to by register
<CODE>r13</CODE>.  Put small uninitialized global and static data in the
<SAMP>`.sbss'</SAMP> section, which is adjacent to the <SAMP>`.sdata'</SAMP> section.
The <SAMP>`-msdata=sysv'</SAMP> option is incompatible with the
<SAMP>`-mrelocatable'</SAMP> option.
<P>

<DT><CODE>-msdata=default</CODE>
<DD><DT><CODE>-msdata</CODE>
<DD>On System V.4 and embedded PowerPC systems, if <SAMP>`-meabi'</SAMP> is used,
compile code the same as <SAMP>`-msdata=eabi'</SAMP>, otherwise compile code the
same as <SAMP>`-msdata=sysv'</SAMP>.
<P>

<DT><CODE>-msdata-data</CODE>
<DD>On System V.4 and embedded PowerPC systems, put small global and static
data in the <SAMP>`.sdata'</SAMP> section.  Put small uninitialized global and
static data in the <SAMP>`.sbss'</SAMP> section.  Do not use register <CODE>r13</CODE>
to address small data however.  This is the default behavior unless
other <SAMP>`-msdata'</SAMP> options are used.
<P>

<DT><CODE>-msdata=none</CODE>
<DD><DT><CODE>-mno-sdata</CODE>
<DD>On embedded PowerPC systems, put all initialized global and static data
in the <SAMP>`.data'</SAMP> section, and all uninitialized data in the
<SAMP>`.bss'</SAMP> section.
<P>

<DT><CODE>-G <VAR>num</VAR></CODE>
<DD><A NAME="IDX208"></A>
<A NAME="IDX209"></A>
On embedded PowerPC systems, put global and static items less than or
equal to <VAR>num</VAR> bytes into the small data or bss sections instead of
the normal data or bss section.  By default, <VAR>num</VAR> is 8.  The
<SAMP>`-G <VAR>num</VAR>'</SAMP> switch is also passed to the linker.
All modules should be compiled with the same <SAMP>`-G <VAR>num</VAR>'</SAMP> value.
<P>

<DT><CODE>-mregnames</CODE>
<DD><DT><CODE>-mno-regnames</CODE>
<DD>On System V.4 and embedded PowerPC systems do (do not) emit register
names in the assembly language output using symbolic forms.
<P>

</DL>
<P>

<A NAME="RT Options"></A>
<HR SIZE=1>
<TABLE CELLPADDING=1 CELLSPACING=1 BORDER=0>
<TR><TD VALIGN="MIDDLE" ALIGN="LEFT">[<A HREF="gcc_27.html#SEC27"> &lt; </A>]</TD>
<TD VALIGN="MIDDLE" ALIGN="LEFT">[<A HREF="gcc_29.html#SEC29"> &gt; </A>]</TD>
<TD VALIGN="MIDDLE" ALIGN="LEFT"> &nbsp; <TD VALIGN="MIDDLE" ALIGN="LEFT">[<A HREF="gcc_18.html#SEC18"> &lt;&lt; </A>]</TD>
<TD VALIGN="MIDDLE" ALIGN="LEFT">[<A HREF="gcc_16.html#SEC16"> Up </A>]</TD>
<TD VALIGN="MIDDLE" ALIGN="LEFT">[<A HREF="gcc_43.html#SEC43"> &gt;&gt; </A>]</TD>
<TD VALIGN="MIDDLE" ALIGN="LEFT"> &nbsp; <TD VALIGN="MIDDLE" ALIGN="LEFT"> &nbsp; <TD VALIGN="MIDDLE" ALIGN="LEFT"> &nbsp; <TD VALIGN="MIDDLE" ALIGN="LEFT"> &nbsp; <TD VALIGN="MIDDLE" ALIGN="LEFT">[<A HREF="gcc.html#SEC_Top">Top</A>]</TD>
<TD VALIGN="MIDDLE" ALIGN="LEFT">[<A HREF="gcc_toc.html#SEC_Contents">Contents</A>]</TD>
<TD VALIGN="MIDDLE" ALIGN="LEFT">[<A HREF="gcc_157.html#SEC157">Index</A>]</TD>
<TD VALIGN="MIDDLE" ALIGN="LEFT">[<A HREF="gcc_abt.html#SEC_About"> ? </A>]</TD>
</TR></TABLE>

</BODY>
</HTML>
