{
    "design__lint_error__count": 0,
    "design__lint_timing_construct__count": 0,
    "design__lint_warning__count": 6,
    "design__inferred_latch__count": 0,
    "design__instance__count": 421,
    "design__instance__area": 3682.28,
    "design__instance_unmapped__count": 0,
    "synthesis__check_error__count": 0,
    "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0,
    "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 1,
    "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0,
    "power__internal__total": 0.0002523339062463492,
    "power__switching__total": 6.478751311078668e-05,
    "power__leakage__total": 5.131977509620356e-09,
    "power__total": 0.0003171265416312963,
    "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.25845062932438817,
    "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.25860767037566285,
    "timing__hold__ws__corner:nom_tt_025C_1v80": 0.31741549176386574,
    "timing__setup__ws__corner:nom_tt_025C_1v80": 14.56573303198919,
    "timing__hold__tns__corner:nom_tt_025C_1v80": 0,
    "timing__setup__tns__corner:nom_tt_025C_1v80": 0,
    "timing__hold__wns__corner:nom_tt_025C_1v80": 0,
    "timing__setup__wns__corner:nom_tt_025C_1v80": 0,
    "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0,
    "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.317416,
    "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
    "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0,
    "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 16.750998,
    "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
    "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 0,
    "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 1,
    "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0,
    "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.2634548487271126,
    "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.26360728235270475,
    "timing__hold__ws__corner:nom_ss_100C_1v60": 0.9026015745849514,
    "timing__setup__ws__corner:nom_ss_100C_1v60": 13.342852533845427,
    "timing__hold__tns__corner:nom_ss_100C_1v60": 0,
    "timing__setup__tns__corner:nom_ss_100C_1v60": 0,
    "timing__hold__wns__corner:nom_ss_100C_1v60": 0,
    "timing__setup__wns__corner:nom_ss_100C_1v60": 0,
    "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0,
    "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 0.902602,
    "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
    "timing__setup_vio__count__corner:nom_ss_100C_1v60": 0,
    "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": 13.342853,
    "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
    "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0,
    "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 1,
    "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0,
    "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.2569779461961482,
    "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.2571385122056257,
    "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.11126910818779512,
    "timing__setup__ws__corner:nom_ff_n40C_1v95": 14.970949348404538,
    "timing__hold__tns__corner:nom_ff_n40C_1v95": 0,
    "timing__setup__tns__corner:nom_ff_n40C_1v95": 0,
    "timing__hold__wns__corner:nom_ff_n40C_1v95": 0,
    "timing__setup__wns__corner:nom_ff_n40C_1v95": 0,
    "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0,
    "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.111269,
    "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
    "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0,
    "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 17.92981,
    "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
    "design__max_slew_violation__count": 0,
    "design__max_fanout_violation__count": 1,
    "design__max_cap_violation__count": 0,
    "clock__skew__worst_hold": -0.25608282885722855,
    "clock__skew__worst_setup": 0.2561901319155933,
    "timing__hold__ws": 0.10867873575347897,
    "timing__setup__ws": 13.299525412950242,
    "timing__hold__tns": 0,
    "timing__setup__tns": 0,
    "timing__hold__wns": 0,
    "timing__setup__wns": 0,
    "timing__hold_vio__count": 0,
    "timing__hold_r2r__ws": 0.108679,
    "timing__hold_r2r_vio__count": 0,
    "timing__setup_vio__count": 0,
    "timing__setup_r2r__ws": 13.299525,
    "timing__setup_r2r_vio__count": 0,
    "design__die__bbox": "0.0 0.0 94.48 105.2",
    "design__core__bbox": "5.52 10.88 88.78 92.48",
    "design__io": 10,
    "design__die__area": 9939.3,
    "design__core__area": 6794.02,
    "design__instance__count__stdcell": 421,
    "design__instance__area__stdcell": 3682.28,
    "design__instance__count__macros": 0,
    "design__instance__area__macros": 0,
    "design__instance__utilization": 0.541989,
    "design__instance__utilization__stdcell": 0.541989,
    "design__instance__count__class:buffer": 4,
    "design__instance__count__class:inverter": 8,
    "design__instance__count__class:sequential_cell": 58,
    "design__instance__count__class:multi_input_combinational_cell": 176,
    "flow__warnings__count": 1,
    "flow__errors__count": 0,
    "design__instance__count__class:fill_cell": 506,
    "design__instance__count__class:tap_cell": 96,
    "design__power_grid_violation__count__net:VGND": 0,
    "design__power_grid_violation__count__net:VPWR": 0,
    "design__power_grid_violation__count": 0,
    "floorplan__design__io": 8,
    "design__io__hpwl": 485217,
    "timing__drv__floating__nets": 0,
    "timing__drv__floating__pins": 0,
    "design__instance__displacement__total": 0,
    "design__instance__displacement__mean": 0,
    "design__instance__displacement__max": 0,
    "route__wirelength__estimated": 4990.94,
    "design__violations": 0,
    "design__instance__count__class:timing_repair_buffer": 63,
    "design__instance__count__class:clock_buffer": 11,
    "design__instance__count__class:clock_inverter": 5,
    "design__instance__count__setup_buffer": 0,
    "design__instance__count__hold_buffer": 45,
    "antenna__violating__nets": 0,
    "antenna__violating__pins": 0,
    "route__antenna_violation__count": 0,
    "antenna_diodes_count": 0,
    "route__net": 321,
    "route__net__special": 2,
    "route__drc_errors__iter:1": 54,
    "route__wirelength__iter:1": 5655,
    "route__drc_errors__iter:2": 21,
    "route__wirelength__iter:2": 5629,
    "route__drc_errors__iter:3": 16,
    "route__wirelength__iter:3": 5619,
    "route__drc_errors__iter:4": 0,
    "route__wirelength__iter:4": 5622,
    "route__drc_errors": 0,
    "route__wirelength": 5622,
    "route__vias": 2033,
    "route__vias__singlecut": 2033,
    "route__vias__multicut": 0,
    "design__disconnected_pin__count": 1,
    "design__critical_disconnected_pin__count": 0,
    "route__wirelength__max": 129.61,
    "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 8,
    "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0,
    "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 8,
    "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0,
    "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 8,
    "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0,
    "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0,
    "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 1,
    "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0,
    "clock__skew__worst_hold__corner:min_tt_025C_1v80": -0.25741337567872097,
    "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.25751770889041087,
    "timing__hold__ws__corner:min_tt_025C_1v80": 0.31410730461267705,
    "timing__setup__ws__corner:min_tt_025C_1v80": 14.576157582396037,
    "timing__hold__tns__corner:min_tt_025C_1v80": 0,
    "timing__setup__tns__corner:min_tt_025C_1v80": 0,
    "timing__hold__wns__corner:min_tt_025C_1v80": 0,
    "timing__setup__wns__corner:min_tt_025C_1v80": 0,
    "timing__hold_vio__count__corner:min_tt_025C_1v80": 0,
    "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.314107,
    "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0,
    "timing__setup_vio__count__corner:min_tt_025C_1v80": 0,
    "timing__setup_r2r__ws__corner:min_tt_025C_1v80": 16.767731,
    "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0,
    "timing__unannotated_net__count__corner:min_tt_025C_1v80": 8,
    "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0,
    "design__max_slew_violation__count__corner:min_ss_100C_1v60": 0,
    "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 1,
    "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0,
    "clock__skew__worst_hold__corner:min_ss_100C_1v60": -0.2622311608747625,
    "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.2621299640432059,
    "timing__hold__ws__corner:min_ss_100C_1v60": 0.8987554288519661,
    "timing__setup__ws__corner:min_ss_100C_1v60": 13.381315989576782,
    "timing__hold__tns__corner:min_ss_100C_1v60": 0,
    "timing__setup__tns__corner:min_ss_100C_1v60": 0,
    "timing__hold__wns__corner:min_ss_100C_1v60": 0,
    "timing__setup__wns__corner:min_ss_100C_1v60": 0,
    "timing__hold_vio__count__corner:min_ss_100C_1v60": 0,
    "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 0.898755,
    "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0,
    "timing__setup_vio__count__corner:min_ss_100C_1v60": 0,
    "timing__setup_r2r__ws__corner:min_ss_100C_1v60": 13.381316,
    "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0,
    "timing__unannotated_net__count__corner:min_ss_100C_1v60": 8,
    "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0,
    "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0,
    "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 1,
    "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0,
    "clock__skew__worst_hold__corner:min_ff_n40C_1v95": -0.25608282885722855,
    "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.2561901319155933,
    "timing__hold__ws__corner:min_ff_n40C_1v95": 0.10867873575347897,
    "timing__setup__ws__corner:min_ff_n40C_1v95": 14.978342545779215,
    "timing__hold__tns__corner:min_ff_n40C_1v95": 0,
    "timing__setup__tns__corner:min_ff_n40C_1v95": 0,
    "timing__hold__wns__corner:min_ff_n40C_1v95": 0,
    "timing__setup__wns__corner:min_ff_n40C_1v95": 0,
    "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0,
    "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.108679,
    "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0,
    "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0,
    "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": 17.944109,
    "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0,
    "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 8,
    "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0,
    "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0,
    "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 1,
    "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0,
    "clock__skew__worst_hold__corner:max_tt_025C_1v80": -0.2599574240560245,
    "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0.2601890165855112,
    "timing__hold__ws__corner:max_tt_025C_1v80": 0.3207829648262462,
    "timing__setup__ws__corner:max_tt_025C_1v80": 14.553497485733356,
    "timing__hold__tns__corner:max_tt_025C_1v80": 0,
    "timing__setup__tns__corner:max_tt_025C_1v80": 0,
    "timing__hold__wns__corner:max_tt_025C_1v80": 0,
    "timing__setup__wns__corner:max_tt_025C_1v80": 0,
    "timing__hold_vio__count__corner:max_tt_025C_1v80": 0,
    "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.320783,
    "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0,
    "timing__setup_vio__count__corner:max_tt_025C_1v80": 0,
    "timing__setup_r2r__ws__corner:max_tt_025C_1v80": 16.732346,
    "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0,
    "timing__unannotated_net__count__corner:max_tt_025C_1v80": 8,
    "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0,
    "design__max_slew_violation__count__corner:max_ss_100C_1v60": 0,
    "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 1,
    "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0,
    "clock__skew__worst_hold__corner:max_ss_100C_1v60": -0.2652503569644681,
    "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.2654750105998546,
    "timing__hold__ws__corner:max_ss_100C_1v60": 0.9083403175615417,
    "timing__setup__ws__corner:max_ss_100C_1v60": 13.299525412950242,
    "timing__hold__tns__corner:max_ss_100C_1v60": 0,
    "timing__setup__tns__corner:max_ss_100C_1v60": 0,
    "timing__hold__wns__corner:max_ss_100C_1v60": 0,
    "timing__setup__wns__corner:max_ss_100C_1v60": 0,
    "timing__hold_vio__count__corner:max_ss_100C_1v60": 0,
    "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 0.90834,
    "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0,
    "timing__setup_vio__count__corner:max_ss_100C_1v60": 0,
    "timing__setup_r2r__ws__corner:max_ss_100C_1v60": 13.299525,
    "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0,
    "timing__unannotated_net__count__corner:max_ss_100C_1v60": 8,
    "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0,
    "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0,
    "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 1,
    "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0,
    "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -0.25840430526737557,
    "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.258640727267156,
    "timing__hold__ws__corner:max_ff_n40C_1v95": 0.11309359324691283,
    "timing__setup__ws__corner:max_ff_n40C_1v95": 14.962088880239017,
    "timing__hold__tns__corner:max_ff_n40C_1v95": 0,
    "timing__setup__tns__corner:max_ff_n40C_1v95": 0,
    "timing__hold__wns__corner:max_ff_n40C_1v95": 0,
    "timing__setup__wns__corner:max_ff_n40C_1v95": 0,
    "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0,
    "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.113094,
    "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0,
    "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0,
    "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": 17.916574,
    "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0,
    "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 8,
    "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0,
    "timing__unannotated_net__count": 8,
    "timing__unannotated_net_filtered__count": 0,
    "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.7997,
    "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 1.79994,
    "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 0.000297619,
    "design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80": 0.000209512,
    "design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80": 5.28303e-05,
    "design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80": 0.000209512,
    "design_powergrid__voltage__worst": 0.000209512,
    "design_powergrid__voltage__worst__net:VPWR": 1.7997,
    "design_powergrid__drop__worst": 0.000297619,
    "design_powergrid__drop__worst__net:VPWR": 0.000297619,
    "design_powergrid__voltage__worst__net:VGND": 0.000209512,
    "design_powergrid__drop__worst__net:VGND": 0.000209512,
    "ir__voltage__worst": 1.8,
    "ir__drop__avg": 6.34e-05,
    "ir__drop__worst": 0.000298,
    "design__xor_difference__count": 0,
    "magic__drc_error__count": 0,
    "klayout__drc_error__count": 0,
    "magic__illegal_overlap__count": 0,
    "design__lvs_device_difference__count": 0,
    "design__lvs_net_difference__count": 0,
    "design__lvs_property_fail__count": 0,
    "design__lvs_error__count": 0,
    "design__lvs_unmatched_device__count": 0,
    "design__lvs_unmatched_net__count": 0,
    "design__lvs_unmatched_pin__count": 0
}