<html>
	<title>
		Manjinder Resume
	</title>
	<body>
		<center>
			<p>
			<b>
				<h1>
					MANJINDER SINGH BAINS
				</h1>
			</b>
			</p>
		</center>
		<p>
		<center>
			Sacramento, CA 95630 | 530-713-7399 | 
			<a href="mailto: bains2006@gmail.com"> 
				bains2006@gmail.com
			</a>
		</center>
		</p>
		<p>
		<b>
			<center>
				SUMMARY OF QUALIFICATIONS 
			</center>
		</b>
		</p>
		<hr/>
		<p>
		<i>
			<b>
				<center>
					Offering comprehensive experience in achieving project and product goals; validating product designs; collaborating with multidisciplinary engineering teams; and executing 
				</center>
			</b>
		</i>
		</p>		
		<p>
		Creative, innovative, and well-organized Engineer with experience in validating designs, innovating technology, and delivering exceptional solutions that boost efficiency and productivity of processes and operations. Immense success in end-to-end project oversight and product delivery with attentive leadership during each phase. Serves as an expert in presenting material in simple language, solving technical issues, and integrating goals with broader strategic objectives. Outstanding interpersonal, written, and verbal communication skills, leadership ability, and top-tier technology insight within fast-paced environments. 
		</p>
		<p>
		<b>
			<center>
				CORE PROFICIENCIES
			</center>
		</b>
		<hr/>
		</p>
		<p>
		Project Coordination & Management| Product Development | Engineering Principles | Design Validation | Roadmap Strategy & Definition | Organization & Strategic Planning | Risk Mitigation | Time Management | People Management| Cross-Functional Team Leadership | Feature Delivery | Product Tradeoff| Multitasking & Prioritization | Complex Problem Solving | Attention to Detail.
		</p>
		<p>
		<center>
			<b>
				PROFESSIONAL EXPERIENCE
			</b>
		</center>
		</p>
		<hr/>
		<p>
		<center>
		</center>
		</p>
		<p>
		MICRON TECHNOLOGY (FOLSOM, CA)	
		</p>
		<p style="text-align:left;">
		NAND DESIGN ENGINEER
		</span>
		<span style="float:right;">
			3/2021 to Present
		</span>
		</p>
		<p>
		<ul>
			<li>
				Currently acquire comprehensive knowledge in a vast amount of 3D NAND sequences, features, and operations including, but not limited to, initialization, set-feature, get-feature, REM-loading, and DQ-calibration (sequences) along with Program, Read, and Erase (features and operations)
			</li>
			<li>
				Obtain experience in 3D NAND command protocols to guarantee cohesive collaborations with cross-function personnel, which will be help in the future to define and design experiments aimed at collecting data for system level analysis
			</li>
			<li>
				Attain detailed training in some test mode functionalities to ensure accurate design and customization of new memory packages (as per customer and market specifications).
			</li>
			<li>
				Validate the microcode-sequences such as Read and Initialization of the 3D NAND memory chip.
			</li>
		</ul>
		<p>
		MICRON TECHNOLOGY (FOLSOM, CA) 
		</p>
		<p style="text-align:left;">
		PRINCIPAL ENGINEER (3DXP PRODUCT DEVELOPMENT ENGINEERING)
		</span>
		<span style="float:right;">
			10/2018 to 3/2021
		</span>
		</p>
		<p>
		<ul>
			<li>
				Utilized wide ranging skills to effectively evaluate, develop, and debug various test flows identified at the wafer, package, and system production stages in addition to guaranteeing the manufacturability and testability of all integrated circuits (from the component feasibility stage to the production ramp).
			</li>
			<li>
				Detected functional, timing, and other spec failures (algorithm completion time for customer operations, customer and test modes, and entry/exit time for standby modes).
			</li>
			<li>
				Consistently provided customer support for all timing specifications.
			</li>
			<li>
				Effectively created and maintained trim bundles for customer operations.
			</li>
			<li>
				Drove the analysis and evaluation of component marginalities, customer returns (with emphasis on closing the test holes), component specifications, and yield improvement.
			</li>
			<li>
				Partnered with cross-functional test engineers to accurately and timely bring up test flows. 
			</li>
			<li>
				Prepared detailed reports detailing validation results, issues identified, procedures performed, and solutions proposed.
			</li>
		</ul>
		</p>
		<p>
		<i>
			<u>
				Noted Accomplishments:
			</u>
		</i>
		</p>
		<p>
		<ul>
			<li>
				Directed the development and debug of 3DXP memory component to deliver X100 and X200 Drives.
			</li>
			<li>
				Managed a product engineering team and a 5-member product design validation team; defined and prioritized weekly and daily tasks to ensure the achievement of technical goals.
			</li>
			<li>
				Spearheaded the debug of design issue, and successfully preparing proposals to render solutions.  
			</li>
			<li>
				Led design improvements during the pre-Si phase by formulating and maintaining test-mode specifications
			</li>
			<li>
				Directed validation of test-modes and basic functionalities for new memory chip with full-chip Verilog simulations.
			</li>
		</ul>
		</p>
		<p>
		INTEL TECHNOLOGY (FOLSOM, CA)
		</p>
		<p style="text-align:left;">
		DESIGN VALIDATION LEAD (3DXP PRODUCT DEVELOPMENT ENGINEERING)
		</span>
		<span style="float:right;">
			3/2011 to 10/2018
		</span>
		</p>
		<p>
		</p>
		<p>
		<ul>
			<li>
				Brought up and debugged test flows for the wafer and package level test platforms to guaranteeing the manufacturability and testability of all integrated circuits.
			</li>
			<li>
				Debugged and resolved various functional, timing, and other spec failures.
			</li>
			<li>
				Created and maintained the tool to measure algorithms completion time for customer operations and test modes
			</li>
			<li>
				Developed and maintained documents for numerous test sequences.
			</li>
			<li>
				Drove the analysis and evaluation of component marginalities, component specifications, and yield. 
			</li>
			<li>
				Partnered with cross-functional test engineers to accurately and timely bring up test flows. 
			</li>
			<li>
				Prepared detailed reports detailing validation results, issues identified, procedures performed, and solutions proposed.
			</li>
		</ul>
		</p>
		<p>
		<i>
			<u>
				Noted Accomplishments:
			</u>
		</i>
		</p>
		<p>
		<ul>
			<li>
				Promoted from a Design Validation Engineer (03/2011 to 01/2016) to a Design Validation Lead (01/2016 to 09/2018) after showcasing expertise during the execution of various design validation activities.
			</li>
			<li>
				Significant participation in the development and debug of 3DXP memory components to deliver Optane drives.
			</li>
			<li>
				Managed a product engineering team and a 3-member product design validation team; defined and prioritized weekly and daily tasks to ensure the achievement of technical goals.
			</li>
			<li>
				Spearheaded the validation of all designs (during the post-Silicon phase) by segmenting all tester code issues from design issues, accurately debugging all design issues, and successfully preparing proposals to render solutions.  
			</li>
			<li>
				Created and maintained test-mode specifications
			</li>
			<li>
				Generated Verilog simulations that were used for full-chip validation of test-modes and basic functionalities.
			</li>
		</ul>
		</p>
		<p>
		INTEL CORPORATION (FOLSOM, CA)	
		</p>
		<p style="text-align:left;">
		PRODUCT DEVELOPMENT ENGINEER (NAND FLASH GROUP)
		</span>
		<span style="float:right;">
			7/2008 to 3/2011
		</span>
		</p>
		</p>
		<ul>
			<li>
				Employed electrical engineering skills to drive the development of NAND Memory Technology products 
			</li>
			<li>
				Read window budgets, analyzed power and performance data, in addition to programming and subsequently interpreting completion time calculations which were based on the trim settings. 
			</li>
			<li>
				Conducted temperature compensation experiments to not only collectively assess data but also determine trim settings. 
			</li>
			<li>
				Led process improvement initiatives by creating test-mode full-chip simulations.
			</li>
		</ul>
		</p>
		<p>
		<center>
			<b>
				<h3>
					EDUCATION
			</b>
		</center>
		</p>
		<hr>
		<p>
		<center>
			Bachelor of Science, Electrical Engineering
		</center>
		</p>
		<p>
		<center>
			University of California, Davis, CA (GPA: 3.69)
		</center>
		</p>
		<p>
		<center>
			<b>
				<h3>
					TECHNICAL PROFICIENCIES
			</b>
		</center>
		</p>
		<hr>
		<p>
		<center>
			Programming Languages: Perl; Python; System Verilog
		</center>
		</p>
		<p>
		<center>
			Tools and Software: Verdi; Excel; Visio; JIRA; Confluence
		</center>
		</p>
	</body>
</html>
