A51 MACRO ASSEMBLER  STARTUP_WATCHDOGDISABLE                                              10/28/2023 03:59:00 PAGE     1


MACRO ASSEMBLER A51 V8.2.7.0
OBJECT MODULE PLACED IN Startup_WatchdogDisable.OBJ
ASSEMBLER INVOKED BY: C:\Keil_v5\C51\BIN\A51.EXE Startup_WatchdogDisable.A51 XR GEN DB EP NOMOD51 DEBUG INCDIR(c:\SiLabs
                      \MCU\Inc;c:\SiLabs\MCU_2\Inc) 

LOC  OBJ            LINE     SOURCE

                       1     $nomod51 
                       2     ;------------------------------------------------------------------------------
                       3     ;  This file is part of the C51 Compiler package
                       4     ;  Copyright (c) 1988-2005 Keil Elektronik GmbH and Keil Software, Inc.
                       5     ;  Version 8.01
                       6     ;
                       7     ;  *** <<< Use Configuration Wizard in Context Menu >>> ***
                       8     ;------------------------------------------------------------------------------
                       9     ;  STARTUP.A51:  This code is executed after processor reset.
                      10     ;
                      11     ;  To translate this file use A51 with the following invocation:
                      12     ;
                      13     ;     A51 STARTUP.A51
                      14     ;
                      15     ;  To link the modified STARTUP.OBJ file to your application use the following
                      16     ;  Lx51 invocation:
                      17     ;
                      18     ;     Lx51 your object file list, STARTUP.OBJ  controls
                      19     ;
                      20     ;------------------------------------------------------------------------------
                      21     ;******************************************************************************
                      22     ; Copyright (c) 2009, Silicon Laboratories, Inc.
                      23     ;
                      24     ; Filename  : F50x_Target_App_Startup.A51
                      25     ; Project   : CAN_BL - App_BL_FW
                      26     ; Devices   : C8051F50x
                      27     ; Toolchain : Keil
                      28     ;
                      29     ; Description:
                      30     ; Contains the power-on initialization and reset vector redirect code
                      31     ; for the CAN Bootloader project's target MCU application firmware. The only
                      32     ; modification from the standard is the reset vector redirect.
                      33     ;
                      34     ; Note: This file is a modified version of the original STARTUP.A51 file
                      35     ; supplied with the Keil tool chain (Version 8).
                      36     ;
                      37     ; Revision History:
                      38     ;
                      39     ; Release 1.0 / 18NOV2009 (PKC)
                      40     ;    -Initial Revision
                      41     ;
                      42     ;******************************************************************************
                      43     ;
                      44     ;  User-defined <h> Power-On Initialization of Memory
                      45     ;
                      46     ;  With the following EQU statements the initialization of memory
                      47     ;  at processor reset can be defined:
                      48     ;
                      49     ; <o> IDATALEN: IDATA memory size <0x0-0x100>
                      50     ;     <i> Note: The absolute start-address of IDATA memory is always 0
                      51     ;     <i>       The IDATA space overlaps physically the DATA and BIT areas.
  0080                52     IDATALEN        EQU     80H
                      53     ;
                      54     ; <o> XDATASTART: XDATA memory start address <0x0-0xFFFF> 
                      55     ;     <i> The absolute start address of XDATA memory
  0000                56     XDATASTART      EQU     0     
                      57     ;
A51 MACRO ASSEMBLER  STARTUP_WATCHDOGDISABLE                                              10/28/2023 03:59:00 PAGE     2

                      58     ; <o> XDATALEN: XDATA memory size <0x0-0xFFFF> 
                      59     ;     <i> The length of XDATA memory in bytes.
  0000                60     XDATALEN        EQU     0      
                      61     ;
                      62     ; <o> PDATASTART: PDATA memory start address <0x0-0xFFFF> 
                      63     ;     <i> The absolute start address of PDATA memory
  0000                64     PDATASTART      EQU     0H
                      65     ;
                      66     ; <o> PDATALEN: PDATA memory size <0x0-0xFF> 
                      67     ;     <i> The length of PDATA memory in bytes.
  0000                68     PDATALEN        EQU     0H
                      69     ;
                      70     ;</h>
                      71     ;------------------------------------------------------------------------------
                      72     ;
                      73     ;<h> Reentrant Stack Initialization
                      74     ;
                      75     ;  The following EQU statements define the stack pointer for reentrant
                      76     ;  functions and initialized it:
                      77     ;
                      78     ; <h> Stack Space for reentrant functions in the SMALL model.
                      79     ;  <q> IBPSTACK: Enable SMALL model reentrant stack
                      80     ;     <i> Stack space for reentrant functions in the SMALL model.
  0000                81     IBPSTACK        EQU     0       ; set to 1 if small reentrant is used.
                      82     ;  <o> IBPSTACKTOP: End address of SMALL model stack <0x0-0xFF>
                      83     ;     <i> Set the top of the stack to the highest location.
  0100                84     IBPSTACKTOP     EQU     0xFF +1     ; default 0FFH+1  
                      85     ; </h>
                      86     ;
                      87     ; <h> Stack Space for reentrant functions in the LARGE model.      
                      88     ;  <q> XBPSTACK: Enable LARGE model reentrant stack
                      89     ;     <i> Stack space for reentrant functions in the LARGE model.
  0000                90     XBPSTACK        EQU     0       ; set to 1 if large reentrant is used.
                      91     ;  <o> XBPSTACKTOP: End address of LARGE model stack <0x0-0xFFFF>
                      92     ;     <i> Set the top of the stack to the highest location.
  0000                93     XBPSTACKTOP     EQU     0xFFFF +1   ; default 0FFFFH+1 
                      94     ; </h>
                      95     ;
                      96     ; <h> Stack Space for reentrant functions in the COMPACT model.    
                      97     ;  <q> PBPSTACK: Enable COMPACT model reentrant stack
                      98     ;     <i> Stack space for reentrant functions in the COMPACT model.
  0000                99     PBPSTACK        EQU     0       ; set to 1 if compact reentrant is used.
                     100     ;
                     101     ;   <o> PBPSTACKTOP: End address of COMPACT model stack <0x0-0xFFFF>
                     102     ;     <i> Set the top of the stack to the highest location.
  0100               103     PBPSTACKTOP     EQU     0xFF +1     ; default 0FFH+1  
                     104     ; </h>
                     105     ;</h>
                     106     ;------------------------------------------------------------------------------
                     107     ;
                     108     ;  Memory Page for Using the Compact Model with 64 KByte xdata RAM
                     109     ;  <e>Compact Model Page Definition
                     110     ;
                     111     ;  <i>Define the XDATA page used for PDATA variables. 
                     112     ;  <i>PPAGE must conform with the PPAGE set in the linker invocation.
                     113     ;
                     114     ; Enable pdata memory page initalization
  0000               115     PPAGEENABLE     EQU     0       ; set to 1 if pdata object are used.
                     116     ;
                     117     ; <o> PPAGE number <0x0-0xFF> 
                     118     ; <i> uppermost 256-byte address of the page used for PDATA variables.
  0000               119     PPAGE           EQU     0
                     120     ;
                     121     ; <o> SFR address which supplies uppermost address byte <0x0-0xFF> 
                     122     ; <i> most 8051 variants use P2 as uppermost address byte
  00A0               123     PPAGE_SFR       DATA    0A0H
A51 MACRO ASSEMBLER  STARTUP_WATCHDOGDISABLE                                              10/28/2023 03:59:00 PAGE     3

                     124     ;
                     125     ; </e>
                     126     ;------------------------------------------------------------------------------
                     127     
                     128     ; Standard SFR Symbols 
  00E0               129     ACC     DATA    0E0H
  00F0               130     B       DATA    0F0H
  0081               131     SP      DATA    81H
  0082               132     DPL     DATA    82H
  0083               133     DPH     DATA    83H
  00D9               134     PCA0MD  DATA    0D9H                  ; PCA0 Mode    For Watchdog Disable
                     135     
                     136                     NAME    ?C_STARTUP
                     137     
                     138     
                     139     ?C_C51STARTUP   SEGMENT   CODE
                     140     ?STACK          SEGMENT   IDATA
                     141     
----                 142                     RSEG    ?STACK
0000                 143                     DS      1
                     144     
                     145                     EXTRN CODE (?C_START)
                     146                     PUBLIC  ?C_STARTUP
                     147     
----                 148                     CSEG    AT      4000h  ; *** MODIFIED RESET VECTOR - TARGET APP FW ***
4000 020000   F      149     ?C_STARTUP:     LJMP    STARTUP1
                     150     
----                 151                     RSEG    ?C_C51STARTUP
                     152     
0000                 153     STARTUP1:
                     154     
0000 53D9BF          155                                                                     ANL  PCA0MD,    #0BFh      
                                                  ; Watchdog Disable
                     156     
                     157     IF IDATALEN <> 0
0003 787F            158                     MOV     R0,#IDATALEN - 1
0005 E4              159                     CLR     A
0006 F6              160     IDATALOOP:      MOV     @R0,A
0007 D8FD            161                     DJNZ    R0,IDATALOOP
                     162     ENDIF
                     163     
                     164     IF XDATALEN <> 0
                                             MOV     DPTR,#XDATASTART
                                             MOV     R7,#LOW (XDATALEN)
                               IF (LOW (XDATALEN)) <> 0
                                             MOV     R6,#(HIGH (XDATALEN)) +1
                               ELSE
                                             MOV     R6,#HIGH (XDATALEN)
                               ENDIF
                                             CLR     A
                             XDATALOOP:      MOVX    @DPTR,A
                                             INC     DPTR
                                             DJNZ    R7,XDATALOOP
                                             DJNZ    R6,XDATALOOP
                             ENDIF
                     178     
                     179     IF PPAGEENABLE <> 0
                                             MOV     PPAGE_SFR,#PPAGE
                             ENDIF
                     182     
                     183     IF PDATALEN <> 0
                                             MOV     R0,#LOW (PDATASTART)
                                             MOV     R7,#LOW (PDATALEN)
                                             CLR     A
                             PDATALOOP:      MOVX    @R0,A
                                             INC     R0
A51 MACRO ASSEMBLER  STARTUP_WATCHDOGDISABLE                                              10/28/2023 03:59:00 PAGE     4

                                             DJNZ    R7,PDATALOOP
                             ENDIF
                     191     
                     192     IF IBPSTACK <> 0
                             EXTRN DATA (?C_IBP)
                             
                                             MOV     ?C_IBP,#LOW IBPSTACKTOP
                             ENDIF
                     197     
                     198     IF XBPSTACK <> 0
                             EXTRN DATA (?C_XBP)
                             
                                             MOV     ?C_XBP,#HIGH XBPSTACKTOP
                                             MOV     ?C_XBP+1,#LOW XBPSTACKTOP
                             ENDIF
                     204     
                     205     IF PBPSTACK <> 0
                             EXTRN DATA (?C_PBP)
                                             MOV     ?C_PBP,#LOW PBPSTACKTOP
                             ENDIF
                     209     
0009 758100   F      210                     MOV     SP,#?STACK-1
                     211     
                     212     ; This code is required if you use L51_BANK.A51 with Banking Mode 4
                     213     ;<h> Code Banking
                     214     ; <q> Select Bank 0 for L51_BANK.A51 Mode 4
                     215     
                     216     ;     <i> Initialize bank mechanism to code bank 0 when using L51_BANK.A51 with Banking Mod
                             e 4.
                     217     EXTRN CODE (?B_SWITCH0)
000C 120000   F      218                     CALL    ?B_SWITCH0      ; init bank mechanism to code bank 0
                     219     
                     220     ;</h>
000F 020000   F      221                     LJMP    ?C_START
                     222     
                     223                     END
A51 MACRO ASSEMBLER  STARTUP_WATCHDOGDISABLE                                              10/28/2023 03:59:00 PAGE     5

XREF SYMBOL TABLE LISTING
---- ------ ----- -------


N A M E             T Y P E  V A L U E   ATTRIBUTES / REFERENCES

?B_SWITCH0 . . . .  C ADDR   -----       EXT   217# 218
?C_C51STARTUP. . .  C SEG    0012H       REL=UNIT   139# 151
?C_START . . . . .  C ADDR   -----       EXT   145# 221
?C_STARTUP . . . .  C ADDR   4000H   A      136 146 149#
?STACK . . . . . .  I SEG    0001H       REL=UNIT   140# 142 210
ACC. . . . . . . .  D ADDR   00E0H   A      129#
B. . . . . . . . .  D ADDR   00F0H   A      130#
DPH. . . . . . . .  D ADDR   0083H   A      133#
DPL. . . . . . . .  D ADDR   0082H   A      132#
IBPSTACK . . . . .  N NUMB   0000H   A      81# 192
IBPSTACKTOP. . . .  N NUMB   0100H   A      84#
IDATALEN . . . . .  N NUMB   0080H   A      52# 157 158
IDATALOOP. . . . .  C ADDR   0006H   R   SEG=?C_C51STARTUP   160# 161
PBPSTACK . . . . .  N NUMB   0000H   A      99# 205
PBPSTACKTOP. . . .  N NUMB   0100H   A      103#
PCA0MD . . . . . .  D ADDR   00D9H   A      134# 155
PDATALEN . . . . .  N NUMB   0000H   A      68# 183
PDATASTART . . . .  N NUMB   0000H   A      64#
PPAGE. . . . . . .  N NUMB   0000H   A      119#
PPAGEENABLE. . . .  N NUMB   0000H   A      115# 179
PPAGE_SFR. . . . .  D ADDR   00A0H   A      123#
SP . . . . . . . .  D ADDR   0081H   A      131# 210
STARTUP1 . . . . .  C ADDR   0000H   R   SEG=?C_C51STARTUP   149 153#
XBPSTACK . . . . .  N NUMB   0000H   A      90# 198
XBPSTACKTOP. . . .  N NUMB   0000H   A      93#
XDATALEN . . . . .  N NUMB   0000H   A      60# 164 167
XDATASTART . . . .  N NUMB   0000H   A      56#


REGISTER BANK(S) USED: 0 


ASSEMBLY COMPLETE.  0 WARNING(S), 0 ERROR(S)
