{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1494318145451 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Project EP4CE22E22C8 " "Selected device EP4CE22E22C8 for design \"Project\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1494318145482 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1494318145538 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1494318145538 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "signal_low:signal_low\|pll_100mhz:comb_3\|altpll:altpll_component\|pll_100mhz_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"signal_low:signal_low\|pll_100mhz:comb_3\|altpll:altpll_component\|pll_100mhz_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "signal_low:signal_low\|pll_100mhz:comb_3\|altpll:altpll_component\|pll_100mhz_altpll:auto_generated\|wire_pll1_clk\[0\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for signal_low:signal_low\|pll_100mhz:comb_3\|altpll:altpll_component\|pll_100mhz_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_100mhz_altpll.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/db/pll_100mhz_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/" { { 0 { 0 ""} 0 805 9698 10655 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1494318145600 ""}  } { { "db/pll_100mhz_altpll.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/db/pll_100mhz_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/" { { 0 { 0 ""} 0 805 9698 10655 0 0 ""}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1494318145600 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1494318145710 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1494318145788 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6E22C8 " "Device EP4CE6E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1494318145788 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1494318145788 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1494318145788 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "g:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/" { { 0 { 0 ""} 0 4549 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1494318145804 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "g:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/" { { 0 { 0 ""} 0 4551 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1494318145804 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "g:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/" { { 0 { 0 ""} 0 4553 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1494318145804 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "g:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/" { { 0 { 0 ""} 0 4555 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1494318145804 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "g:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/" { { 0 { 0 ""} 0 4557 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1494318145804 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1494318145804 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1494318145804 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "81 " "TimeQuest Timing Analyzer is analyzing 81 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1494318146647 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Project.sdc " "Synopsys Design Constraints File file not found: 'Project.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1494318146647 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1494318146647 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1494318146647 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Drive_Usart_Top\|Drive_Usart_Handle\|WideOr1~0  from: dataa  to: combout " "Cell: Drive_Usart_Top\|Drive_Usart_Handle\|WideOr1~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1494318146663 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1494318146663 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1494318146663 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1494318146663 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1494318146663 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "in_clk_50M~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node in_clk_50M~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1494318146804 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "out_DAC_WRT~output " "Destination node out_DAC_WRT~output" {  } { { "_01_Interface/Interface_bsp.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/" { { 0 { 0 ""} 0 4527 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1494318146804 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "out_DAC_CLK~output " "Destination node out_DAC_CLK~output" {  } { { "_01_Interface/Interface_bsp.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/" { { 0 { 0 ""} 0 4528 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1494318146804 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "out_ADC_CLK~output " "Destination node out_ADC_CLK~output" {  } { { "_01_Interface/Interface_bsp.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/" { { 0 { 0 ""} 0 4516 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1494318146804 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1494318146804 ""}  } { { "_01_Interface/Interface_bsp.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/" { { 0 { 0 ""} 0 4529 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1494318146804 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "signal_low:signal_low\|pll_100mhz:comb_3\|altpll:altpll_component\|pll_100mhz_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node signal_low:signal_low\|pll_100mhz:comb_3\|altpll:altpll_component\|pll_100mhz_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1494318146804 ""}  } { { "db/pll_100mhz_altpll.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/db/pll_100mhz_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/" { { 0 { 0 ""} 0 805 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1494318146804 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Drive_Clock:Drive_Clock0\|clk_us  " "Automatically promoted node Drive_Clock:Drive_Clock0\|clk_us " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1494318146804 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_state " "Destination node Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_state" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 211 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/" { { 0 { 0 ""} 0 460 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1494318146804 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Drive_Clock:Drive_Clock0\|clk_us~0 " "Destination node Drive_Clock:Drive_Clock0\|clk_us~0" {  } { { "_02_Drive/Drive_Clock.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Clock.v" 47 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/" { { 0 { 0 ""} 0 3129 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1494318146804 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1494318146804 ""}  } { { "_02_Drive/Drive_Clock.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Clock.v" 47 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/" { { 0 { 0 ""} 0 642 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1494318146804 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Bsp:Drive_Usart_Bsp\|out_receive_update  " "Automatically promoted node Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Bsp:Drive_Usart_Bsp\|out_receive_update " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1494318146804 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Bsp:Drive_Usart_Bsp\|Selector0~2 " "Destination node Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Bsp:Drive_Usart_Bsp\|Selector0~2" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Bsp.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Bsp.v" 53 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/" { { 0 { 0 ""} 0 2530 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1494318146804 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Bsp:Drive_Usart_Bsp\|Selector0~3 " "Destination node Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Bsp:Drive_Usart_Bsp\|Selector0~3" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Bsp.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Bsp.v" 53 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/" { { 0 { 0 ""} 0 2553 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1494318146804 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[4\] " "Destination node Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[4\]" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 42 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/" { { 0 { 0 ""} 0 354 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1494318146804 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[5\] " "Destination node Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[5\]" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 42 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/" { { 0 { 0 ""} 0 355 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1494318146804 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[6\] " "Destination node Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[6\]" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 42 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/" { { 0 { 0 ""} 0 356 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1494318146804 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[7\] " "Destination node Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[7\]" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 42 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/" { { 0 { 0 ""} 0 357 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1494318146804 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff_flag " "Destination node Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff_flag" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 38 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/" { { 0 { 0 ""} 0 452 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1494318146804 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[1\] " "Destination node Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[1\]" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 42 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/" { { 0 { 0 ""} 0 351 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1494318146804 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[2\] " "Destination node Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[2\]" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 42 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/" { { 0 { 0 ""} 0 352 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1494318146804 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[3\] " "Destination node Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[3\]" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 42 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/" { { 0 { 0 ""} 0 353 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1494318146804 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1494318146804 ""}  } { { "_02_Drive/Drive_Uart/Drive_Usart_Bsp.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Bsp.v" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/" { { 0 { 0 ""} 0 184 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1494318146804 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_start_flag~0  " "Automatically promoted node Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_start_flag~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1494318146804 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_start_flag " "Destination node Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_start_flag" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 85 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/" { { 0 { 0 ""} 0 595 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1494318146804 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1494318146804 ""}  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 85 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/" { { 0 { 0 ""} 0 3689 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1494318146804 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "signal:signal\|count_2s:U1\|clk_2s  " "Automatically promoted node signal:signal\|count_2s:U1\|clk_2s " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1494318146804 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "signal:signal\|counter:U2\|temp\[7\] " "Destination node signal:signal\|counter:U2\|temp\[7\]" {  } { { "_06_signal/counter.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_06_signal/counter.v" 13 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/" { { 0 { 0 ""} 0 685 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1494318146804 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "signal:signal\|counter:U2\|temp\[15\] " "Destination node signal:signal\|counter:U2\|temp\[15\]" {  } { { "_06_signal/counter.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_06_signal/counter.v" 13 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/" { { 0 { 0 ""} 0 693 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1494318146804 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "signal:signal\|counter:U2\|temp\[23\] " "Destination node signal:signal\|counter:U2\|temp\[23\]" {  } { { "_06_signal/counter.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_06_signal/counter.v" 13 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/" { { 0 { 0 ""} 0 701 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1494318146804 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "signal:signal\|counter:U2\|temp\[31\] " "Destination node signal:signal\|counter:U2\|temp\[31\]" {  } { { "_06_signal/counter.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_06_signal/counter.v" 13 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/" { { 0 { 0 ""} 0 709 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1494318146804 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "signal:signal\|counter:U2\|temp\[6\] " "Destination node signal:signal\|counter:U2\|temp\[6\]" {  } { { "_06_signal/counter.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_06_signal/counter.v" 13 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/" { { 0 { 0 ""} 0 684 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1494318146804 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "signal:signal\|counter:U2\|temp\[14\] " "Destination node signal:signal\|counter:U2\|temp\[14\]" {  } { { "_06_signal/counter.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_06_signal/counter.v" 13 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/" { { 0 { 0 ""} 0 692 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1494318146804 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "signal:signal\|counter:U2\|temp\[22\] " "Destination node signal:signal\|counter:U2\|temp\[22\]" {  } { { "_06_signal/counter.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_06_signal/counter.v" 13 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/" { { 0 { 0 ""} 0 700 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1494318146804 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "signal:signal\|counter:U2\|temp\[30\] " "Destination node signal:signal\|counter:U2\|temp\[30\]" {  } { { "_06_signal/counter.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_06_signal/counter.v" 13 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/" { { 0 { 0 ""} 0 708 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1494318146804 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "signal:signal\|counter:U2\|temp\[5\] " "Destination node signal:signal\|counter:U2\|temp\[5\]" {  } { { "_06_signal/counter.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_06_signal/counter.v" 13 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/" { { 0 { 0 ""} 0 683 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1494318146804 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "signal:signal\|counter:U2\|temp\[13\] " "Destination node signal:signal\|counter:U2\|temp\[13\]" {  } { { "_06_signal/counter.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_06_signal/counter.v" 13 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/" { { 0 { 0 ""} 0 691 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1494318146804 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1494318146804 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1494318146804 ""}  } { { "_06_signal/count_2s.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_06_signal/count_2s.v" 3 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/" { { 0 { 0 ""} 0 737 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1494318146804 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Drive_Clock:Drive_Clock0\|clk_ms  " "Automatically promoted node Drive_Clock:Drive_Clock0\|clk_ms " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1494318146804 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Drive_Clock:Drive_Clock0\|clk_ms~1 " "Destination node Drive_Clock:Drive_Clock0\|clk_ms~1" {  } { { "_02_Drive/Drive_Clock.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Clock.v" 47 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/" { { 0 { 0 ""} 0 2490 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1494318146804 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1494318146804 ""}  } { { "_02_Drive/Drive_Clock.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Clock.v" 47 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/" { { 0 { 0 ""} 0 643 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1494318146804 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1494318147304 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1494318147304 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1494318147304 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1494318147304 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1494318147304 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1494318147304 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1494318147304 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1494318147304 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1494318147413 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1494318147413 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1494318147413 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1494318147522 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1494318147522 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1494318148476 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1494318148960 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1494318148976 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1494318151683 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1494318151683 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1494318152230 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "11 X10_Y11 X20_Y22 " "Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X10_Y11 to location X20_Y22" {  } { { "loc" "" { Generic "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/" { { 1 { 0 "Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X10_Y11 to location X20_Y22"} { { 12 { 0 ""} 10 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1494318154355 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1494318154355 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:05 " "Fitter routing operations ending: elapsed time is 00:00:05" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1494318157907 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1494318157907 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1494318157907 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 2.04 " "Total time spent on timing analysis during the Fitter is 2.04 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1494318157954 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1494318158016 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1494318158329 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1494318158391 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1494318158782 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1494318159688 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/output_files/Project.fit.smsg " "Generated suppressed messages file C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/output_files/Project.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1494318160220 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1485 " "Peak virtual memory: 1485 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1494318160813 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 09 16:22:40 2017 " "Processing ended: Tue May 09 16:22:40 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1494318160813 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1494318160813 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1494318160813 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1494318160813 ""}
