// Seed: 1906436853
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  uwire id_4 = 1 & 1 == 1'd0;
  always @(posedge id_2);
  assign id_3 = 1;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    output wire id_0,
    output wand id_1,
    input  tri  id_2
);
  wire id_4;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4
  );
endmodule
module module_2 (
    output wor id_0,
    input uwire id_1,
    input wor id_2,
    output supply0 id_3
);
  final $display(1);
endmodule
module module_3 (
    input supply1 id_0,
    output tri id_1,
    input wand id_2,
    input logic id_3,
    input wor id_4,
    input wire id_5,
    output wire id_6,
    input wire id_7,
    inout wire id_8,
    input supply1 id_9,
    output supply1 id_10,
    input supply0 id_11,
    input supply1 id_12,
    output wire id_13,
    input tri id_14,
    input tri1 id_15,
    output supply1 id_16,
    input supply1 id_17,
    output tri0 id_18,
    input tri1 id_19,
    input tri id_20,
    input wire id_21,
    input logic id_22,
    input wire id_23,
    input tri1 id_24,
    input tri id_25,
    output logic id_26
);
  assign id_26 = id_3;
  always @(posedge 1) begin : LABEL_0
    id_10 = ~1;
    id_26 <= id_22;
  end
  module_2 modCall_1 (
      id_18,
      id_11,
      id_25,
      id_10
  );
  assign modCall_1.type_5 = 0;
endmodule
