#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Tue Sep  3 20:03:58 2024
# Process ID: 6776
# Current directory: E:/nasaCPU/Vitis2024_workspace/fetching_decoding_ip/fetching_decoding_ip/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1
# Command line: vivado.exe -log bd_0_hls_inst_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_hls_inst_0.tcl
# Log file: E:/nasaCPU/Vitis2024_workspace/fetching_decoding_ip/fetching_decoding_ip/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.vds
# Journal file: E:/nasaCPU/Vitis2024_workspace/fetching_decoding_ip/fetching_decoding_ip/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1\vivado.jou
# Running On        :Naboo
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :22631
# Processor Detail  :AMD Ryzen 9 6900HS with Radeon Graphics        
# CPU Frequency     :3294 MHz
# CPU Physical cores:8
# CPU Logical cores :16
# Host memory       :33567 MB
# Swap memory       :12348 MB
# Total Virtual     :45915 MB
# Available Virtual :7600 MB
#-----------------------------------------------------------
source bd_0_hls_inst_0.tcl -notrace
INFO: Dispatch client connection id - 11558
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 504.215 ; gain = 201.043
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/nasaCPU/Vitis2024_workspace/fetching_decoding_ip/fetching_decoding_ip/hls/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is e:/nasaCPU/Vitis2024_workspace/fetching_decoding_ip/fetching_decoding_ip/hls/impl/verilog/project.cache/ip 
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_0_hls_inst_0
Command: synth_design -top bd_0_hls_inst_0 -part xc7z020clg400-1 -directive sdx_optimization_effort_high -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Device 21-9227] Part: xc7z020clg400-1 does not have CEAM library.
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 24592
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1392.691 ; gain = 448.164
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [e:/nasaCPU/Vitis2024_workspace/fetching_decoding_ip/fetching_decoding_ip/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'fetching_decoding_ip' [e:/nasaCPU/Vitis2024_workspace/fetching_decoding_ip/fetching_decoding_ip/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d975/hdl/verilog/fetching_decoding_ip.v:9]
INFO: [Synth 8-6157] synthesizing module 'fetching_decoding_ip_fetch' [e:/nasaCPU/Vitis2024_workspace/fetching_decoding_ip/fetching_decoding_ip/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d975/hdl/verilog/fetching_decoding_ip_fetch.v:9]
INFO: [Synth 8-6155] done synthesizing module 'fetching_decoding_ip_fetch' (0#1) [e:/nasaCPU/Vitis2024_workspace/fetching_decoding_ip/fetching_decoding_ip/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d975/hdl/verilog/fetching_decoding_ip_fetch.v:9]
INFO: [Synth 8-6157] synthesizing module 'fetching_decoding_ip_decode' [e:/nasaCPU/Vitis2024_workspace/fetching_decoding_ip/fetching_decoding_ip/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d975/hdl/verilog/fetching_decoding_ip_decode.v:9]
INFO: [Synth 8-6155] done synthesizing module 'fetching_decoding_ip_decode' (0#1) [e:/nasaCPU/Vitis2024_workspace/fetching_decoding_ip/fetching_decoding_ip/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d975/hdl/verilog/fetching_decoding_ip_decode.v:9]
INFO: [Synth 8-6157] synthesizing module 'fetching_decoding_ip_running_conditional_update' [e:/nasaCPU/Vitis2024_workspace/fetching_decoding_ip/fetching_decoding_ip/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d975/hdl/verilog/fetching_decoding_ip_running_conditional_update.v:9]
INFO: [Synth 8-6155] done synthesizing module 'fetching_decoding_ip_running_conditional_update' (0#1) [e:/nasaCPU/Vitis2024_workspace/fetching_decoding_ip/fetching_decoding_ip/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d975/hdl/verilog/fetching_decoding_ip_running_conditional_update.v:9]
INFO: [Synth 8-6157] synthesizing module 'fetching_decoding_ip_execute' [e:/nasaCPU/Vitis2024_workspace/fetching_decoding_ip/fetching_decoding_ip/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d975/hdl/verilog/fetching_decoding_ip_execute.v:9]
INFO: [Synth 8-6157] synthesizing module 'fetching_decoding_ip_sparsemux_15_6_16_1_1' [e:/nasaCPU/Vitis2024_workspace/fetching_decoding_ip/fetching_decoding_ip/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d975/hdl/verilog/fetching_decoding_ip_sparsemux_15_6_16_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'fetching_decoding_ip_sparsemux_15_6_16_1_1' (0#1) [e:/nasaCPU/Vitis2024_workspace/fetching_decoding_ip/fetching_decoding_ip/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d975/hdl/verilog/fetching_decoding_ip_sparsemux_15_6_16_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'fetching_decoding_ip_execute' (0#1) [e:/nasaCPU/Vitis2024_workspace/fetching_decoding_ip/fetching_decoding_ip/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d975/hdl/verilog/fetching_decoding_ip_execute.v:9]
INFO: [Synth 8-6157] synthesizing module 'fetching_decoding_ip_statistic_update' [e:/nasaCPU/Vitis2024_workspace/fetching_decoding_ip/fetching_decoding_ip/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d975/hdl/verilog/fetching_decoding_ip_statistic_update.v:9]
INFO: [Synth 8-6155] done synthesizing module 'fetching_decoding_ip_statistic_update' (0#1) [e:/nasaCPU/Vitis2024_workspace/fetching_decoding_ip/fetching_decoding_ip/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d975/hdl/verilog/fetching_decoding_ip_statistic_update.v:9]
INFO: [Synth 8-6157] synthesizing module 'fetching_decoding_ip_control_s_axi' [e:/nasaCPU/Vitis2024_workspace/fetching_decoding_ip/fetching_decoding_ip/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d975/hdl/verilog/fetching_decoding_ip_control_s_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'fetching_decoding_ip_control_s_axi_ram' [e:/nasaCPU/Vitis2024_workspace/fetching_decoding_ip/fetching_decoding_ip/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d975/hdl/verilog/fetching_decoding_ip_control_s_axi.v:513]
INFO: [Synth 8-6155] done synthesizing module 'fetching_decoding_ip_control_s_axi_ram' (0#1) [e:/nasaCPU/Vitis2024_workspace/fetching_decoding_ip/fetching_decoding_ip/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d975/hdl/verilog/fetching_decoding_ip_control_s_axi.v:513]
INFO: [Synth 8-155] case statement is not full and has no default [e:/nasaCPU/Vitis2024_workspace/fetching_decoding_ip/fetching_decoding_ip/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d975/hdl/verilog/fetching_decoding_ip_control_s_axi.v:255]
INFO: [Synth 8-6155] done synthesizing module 'fetching_decoding_ip_control_s_axi' (0#1) [e:/nasaCPU/Vitis2024_workspace/fetching_decoding_ip/fetching_decoding_ip/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d975/hdl/verilog/fetching_decoding_ip_control_s_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'fetching_decoding_ip_flow_control_loop_delay_pipe' [e:/nasaCPU/Vitis2024_workspace/fetching_decoding_ip/fetching_decoding_ip/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d975/hdl/verilog/fetching_decoding_ip_flow_control_loop_delay_pipe.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fetching_decoding_ip_flow_control_loop_delay_pipe' (0#1) [e:/nasaCPU/Vitis2024_workspace/fetching_decoding_ip/fetching_decoding_ip/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d975/hdl/verilog/fetching_decoding_ip_flow_control_loop_delay_pipe.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fetching_decoding_ip' (0#1) [e:/nasaCPU/Vitis2024_workspace/fetching_decoding_ip/fetching_decoding_ip/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d975/hdl/verilog/fetching_decoding_ip.v:9]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (0#1) [e:/nasaCPU/Vitis2024_workspace/fetching_decoding_ip/fetching_decoding_ip/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.v:53]
WARNING: [Synth 8-6014] Unused sequential element int_ap_done_reg was removed.  [e:/nasaCPU/Vitis2024_workspace/fetching_decoding_ip/fetching_decoding_ip/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d975/hdl/verilog/fetching_decoding_ip_control_s_axi.v:325]
WARNING: [Synth 8-7129] Port ap_done_int in module fetching_decoding_ip_flow_control_loop_delay_pipe is either unconnected or has no load
WARNING: [Synth 8-7129] Port we0[3] in module fetching_decoding_ip_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port we0[2] in module fetching_decoding_ip_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port we0[1] in module fetching_decoding_ip_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port we0[0] in module fetching_decoding_ip_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[31] in module fetching_decoding_ip_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[30] in module fetching_decoding_ip_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[29] in module fetching_decoding_ip_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[28] in module fetching_decoding_ip_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[27] in module fetching_decoding_ip_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[26] in module fetching_decoding_ip_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[25] in module fetching_decoding_ip_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[24] in module fetching_decoding_ip_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[23] in module fetching_decoding_ip_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[22] in module fetching_decoding_ip_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[21] in module fetching_decoding_ip_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[20] in module fetching_decoding_ip_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[19] in module fetching_decoding_ip_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[18] in module fetching_decoding_ip_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[17] in module fetching_decoding_ip_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[16] in module fetching_decoding_ip_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[15] in module fetching_decoding_ip_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[14] in module fetching_decoding_ip_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[13] in module fetching_decoding_ip_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[12] in module fetching_decoding_ip_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[11] in module fetching_decoding_ip_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[10] in module fetching_decoding_ip_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[9] in module fetching_decoding_ip_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[8] in module fetching_decoding_ip_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[7] in module fetching_decoding_ip_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[6] in module fetching_decoding_ip_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[5] in module fetching_decoding_ip_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[4] in module fetching_decoding_ip_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[3] in module fetching_decoding_ip_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[2] in module fetching_decoding_ip_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[1] in module fetching_decoding_ip_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[0] in module fetching_decoding_ip_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port ap_rst in module fetching_decoding_ip_statistic_update is either unconnected or has no load
WARNING: [Synth 8-7129] Port d_i_imm[0] in module fetching_decoding_ip_execute is either unconnected or has no load
WARNING: [Synth 8-7129] Port ap_rst in module fetching_decoding_ip_execute is either unconnected or has no load
WARNING: [Synth 8-7129] Port ap_rst in module fetching_decoding_ip_running_conditional_update is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1547.973 ; gain = 603.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1547.973 ; gain = 603.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1547.973 ; gain = 603.445
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1547.973 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/nasaCPU/Vitis2024_workspace/fetching_decoding_ip/fetching_decoding_ip/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/fetching_decoding_ip_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [e:/nasaCPU/Vitis2024_workspace/fetching_decoding_ip/fetching_decoding_ip/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/fetching_decoding_ip_ooc.xdc] for cell 'inst'
Parsing XDC File [E:/nasaCPU/Vitis2024_workspace/fetching_decoding_ip/fetching_decoding_ip/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/nasaCPU/Vitis2024_workspace/fetching_decoding_ip/fetching_decoding_ip/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1547.973 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 1551.344 ; gain = 3.371
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1551.344 ; gain = 606.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1551.344 ; gain = 606.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  E:/nasaCPU/Vitis2024_workspace/fetching_decoding_ip/fetching_decoding_ip/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1551.344 ; gain = 606.816
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'fetching_decoding_ip_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'fetching_decoding_ip_control_s_axi'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-6841] Block RAM (mem_reg) originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.
(address width (16) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired.)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'fetching_decoding_ip_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'fetching_decoding_ip_control_s_axi'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 1551.344 ; gain = 606.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 7     
	               19 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 24    
+---RAMs : 
	            2048K Bit	(65536 X 32 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 8     
	   2 Input   20 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 4     
	   2 Input    3 Bit        Muxes := 4     
	   6 Input    3 Bit        Muxes := 2     
	   3 Input    3 Bit        Muxes := 1     
	   4 Input    3 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 2     
	   3 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 22    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_decode_fu_96/d_imm_inst_19_12_reg_352_reg' and it is trimmed from '8' to '6' bits. [e:/nasaCPU/Vitis2024_workspace/fetching_decoding_ip/fetching_decoding_ip/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d975/hdl/verilog/fetching_decoding_ip_decode.v:102]
WARNING: [Synth 8-6841] Block RAM (control_s_axi_U/int_code_ram/mem_reg) originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.
(address width (16) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired.)
WARNING: [Synth 8-3332] Sequential element (control_s_axi_U/FSM_onehot_rstate_reg[0]) is unused and will be removed from module fetching_decoding_ip.
WARNING: [Synth 8-3332] Sequential element (control_s_axi_U/FSM_onehot_wstate_reg[0]) is unused and will be removed from module fetching_decoding_ip.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:18 . Memory (MB): peak = 1551.344 ; gain = 606.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+------------+--------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object                           | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+--------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst        | control_s_axi_U/int_code_ram/mem_reg | 64 K x 32(READ_FIRST)  | W | R | 64 K x 32(WRITE_FIRST) |   | R | Port A and B     | 0      | 64     | 
+------------+--------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 1551.344 ; gain = 606.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:24 . Memory (MB): peak = 1551.344 ; gain = 606.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+------------+--------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object                           | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+--------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst        | control_s_axi_U/int_code_ram/mem_reg | 64 K x 32(READ_FIRST)  | W | R | 64 K x 32(WRITE_FIRST) |   | R | Port A and B     | 0      | 64     | 
+------------+--------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_code_ram/mem_reg_0_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_code_ram/mem_reg_0_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_code_ram/mem_reg_0_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_code_ram/mem_reg_0_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_code_ram/mem_reg_0_1_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_code_ram/mem_reg_0_1_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_code_ram/mem_reg_0_1_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_code_ram/mem_reg_0_1_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_code_ram/mem_reg_0_1_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_code_ram/mem_reg_0_1_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_code_ram/mem_reg_0_1_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_code_ram/mem_reg_0_1_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_code_ram/mem_reg_0_1_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_code_ram/mem_reg_0_1_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_code_ram/mem_reg_0_1_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_code_ram/mem_reg_0_1_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_code_ram/mem_reg_1_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_code_ram/mem_reg_1_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_code_ram/mem_reg_1_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_code_ram/mem_reg_1_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_code_ram/mem_reg_1_1_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_code_ram/mem_reg_1_1_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_code_ram/mem_reg_1_1_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_code_ram/mem_reg_1_1_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_code_ram/mem_reg_1_1_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_code_ram/mem_reg_1_1_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_code_ram/mem_reg_1_1_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_code_ram/mem_reg_1_1_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_code_ram/mem_reg_1_1_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_code_ram/mem_reg_1_1_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_code_ram/mem_reg_1_1_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_code_ram/mem_reg_1_1_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_code_ram/mem_reg_2_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_code_ram/mem_reg_2_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_code_ram/mem_reg_2_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_code_ram/mem_reg_2_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_code_ram/mem_reg_2_1_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_code_ram/mem_reg_2_1_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_code_ram/mem_reg_2_1_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_code_ram/mem_reg_2_1_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_code_ram/mem_reg_2_1_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_code_ram/mem_reg_2_1_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_code_ram/mem_reg_2_1_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_code_ram/mem_reg_2_1_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_code_ram/mem_reg_2_1_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_code_ram/mem_reg_2_1_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_code_ram/mem_reg_2_1_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_code_ram/mem_reg_2_1_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_code_ram/mem_reg_3_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_code_ram/mem_reg_3_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_code_ram/mem_reg_3_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_code_ram/mem_reg_3_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_code_ram/mem_reg_3_1_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_code_ram/mem_reg_3_1_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_code_ram/mem_reg_3_1_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_code_ram/mem_reg_3_1_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_code_ram/mem_reg_3_1_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_code_ram/mem_reg_3_1_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_code_ram/mem_reg_3_1_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_code_ram/mem_reg_3_1_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_code_ram/mem_reg_3_1_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_code_ram/mem_reg_3_1_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_code_ram/mem_reg_3_1_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_code_ram/mem_reg_3_1_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:24 . Memory (MB): peak = 1551.344 ; gain = 606.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:28 . Memory (MB): peak = 1551.344 ; gain = 606.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:28 . Memory (MB): peak = 1551.344 ; gain = 606.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:28 . Memory (MB): peak = 1551.344 ; gain = 606.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:28 . Memory (MB): peak = 1551.344 ; gain = 606.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:28 . Memory (MB): peak = 1551.344 ; gain = 606.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:28 . Memory (MB): peak = 1551.344 ; gain = 606.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |    20|
|2     |LUT1     |     3|
|3     |LUT2     |    20|
|4     |LUT3     |    45|
|5     |LUT4     |   145|
|6     |LUT5     |    28|
|7     |LUT6     |   145|
|8     |RAMB36E1 |    64|
|10    |FDRE     |  1008|
|11    |FDSE     |     3|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:28 . Memory (MB): peak = 1551.344 ; gain = 606.816
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:27 . Memory (MB): peak = 1551.344 ; gain = 603.445
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:29 . Memory (MB): peak = 1551.344 ; gain = 606.816
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 1551.344 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 84 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1551.344 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 96441954
INFO: [Common 17-83] Releasing license: Synthesis
114 Infos, 49 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:34 . Memory (MB): peak = 1551.344 ; gain = 1034.285
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1551.344 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/nasaCPU/Vitis2024_workspace/fetching_decoding_ip/fetching_decoding_ip/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP bd_0_hls_inst_0, cache-ID = 207bd3fc623cea66
INFO: [Coretcl 2-1174] Renamed 6 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1551.344 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/nasaCPU/Vitis2024_workspace/fetching_decoding_ip/fetching_decoding_ip/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file bd_0_hls_inst_0_utilization_synth.rpt -pb bd_0_hls_inst_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Sep  3 20:04:41 2024...
