// Seed: 1591708499
module module_0 (
    output wire id_0,
    output wand id_1,
    input supply1 id_2,
    input wand id_3
);
  tri id_5 = 1;
  module_2(
      id_0, id_3
  );
endmodule
module module_1 (
    output tri1 id_0,
    input  tri0 id_1,
    input  wire id_2,
    output tri0 id_3
);
  wor id_5;
  module_0(
      id_3, id_3, id_2, id_1
  );
  wire id_6;
  assign id_5 = 1;
endmodule
module module_2 (
    output tri0 id_0,
    input  tri  id_1
);
  and (id_0, id_1, id_3);
  supply1 id_3;
  module_3();
  tri0 id_4 = id_3 && 1'b0;
endmodule
module module_3;
endmodule
