# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:44:32 on Feb 25,2018
# vlog -reportprogress 300 ./cpu.sv 
# -- Compiling module cpu
# -- Compiling module cpu_testbench
# 
# Top level modules:
# 	cpu_testbench
# End time: 15:44:32 on Feb 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:44:32 on Feb 25,2018
# vlog -reportprogress 300 ./instructFetch.sv 
# -- Compiling module instructFetch
# -- Compiling module instructFetch_testbench
# 
# Top level modules:
# 	instructFetch_testbench
# End time: 15:44:32 on Feb 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:44:32 on Feb 25,2018
# vlog -reportprogress 300 ./IFID_register.sv 
# -- Compiling module IFID_register
# -- Compiling module IFID_register_testbench
# 
# Top level modules:
# 	IFID_register_testbench
# End time: 15:44:32 on Feb 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:44:32 on Feb 25,2018
# vlog -reportprogress 300 ./controlSignals.sv 
# -- Compiling module controlSignals
# -- Compiling module controlSignals_testbench
# 
# Top level modules:
# 	controlSignals_testbench
# End time: 15:44:32 on Feb 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:44:32 on Feb 25,2018
# vlog -reportprogress 300 ./mux_5x2to1.sv 
# -- Compiling module mux_5x2to1
# 
# Top level modules:
# 	mux_5x2to1
# End time: 15:44:32 on Feb 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:44:32 on Feb 25,2018
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 15:44:32 on Feb 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:44:32 on Feb 25,2018
# vlog -reportprogress 300 ./zeroExtend.sv 
# -- Compiling module zeroExtend
# -- Compiling module zeroExtend_testbench
# 
# Top level modules:
# 	zeroExtend_testbench
# End time: 15:44:32 on Feb 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:44:32 on Feb 25,2018
# vlog -reportprogress 300 ./signExtend.sv 
# -- Compiling module signExtend
# -- Compiling module signExtend_testbench
# 
# Top level modules:
# 	signExtend_testbench
# End time: 15:44:32 on Feb 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:44:32 on Feb 25,2018
# vlog -reportprogress 300 ./mux_4to1.sv 
# -- Compiling module mux_4to1
# -- Compiling module mux_4to1_testbench
# 
# Top level modules:
# 	mux_4to1_testbench
# End time: 15:44:32 on Feb 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:44:32 on Feb 25,2018
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# -- Compiling module alu_testbench
# -- Compiling module alustim
# 
# Top level modules:
# 	alu_testbench
# 	alustim
# End time: 15:44:32 on Feb 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:44:32 on Feb 25,2018
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 15:44:32 on Feb 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:44:32 on Feb 25,2018
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 15:44:32 on Feb 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:44:32 on Feb 25,2018
# vlog -reportprogress 300 ./mux_64x2to1.sv 
# -- Compiling module mux_64x2to1
# 
# Top level modules:
# 	mux_64x2to1
# End time: 15:44:32 on Feb 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:44:32 on Feb 25,2018
# vlog -reportprogress 300 ./decoder_5to32.sv 
# -- Compiling module decoder_5to32
# -- Compiling module decoder_5to32_testbench
# 
# Top level modules:
# 	decoder_5to32_testbench
# End time: 15:44:32 on Feb 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:44:32 on Feb 25,2018
# vlog -reportprogress 300 ./mux_64x32to1.sv 
# -- Compiling module mux_64x32to1
# -- Compiling module mux_64x32to1_testbench
# 
# Top level modules:
# 	mux_64x32to1_testbench
# End time: 15:44:33 on Feb 25,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:44:33 on Feb 25,2018
# vlog -reportprogress 300 ./decoder_3to8.sv 
# -- Compiling module decoder_3to8
# -- Compiling module decoder_3to8_testbench
# 
# Top level modules:
# 	decoder_3to8_testbench
# End time: 15:44:33 on Feb 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:44:33 on Feb 25,2018
# vlog -reportprogress 300 ./decoder_2to4.sv 
# -- Compiling module decoder_2to4
# -- Compiling module decoder_2to4_testbench
# 
# Top level modules:
# 	decoder_2to4_testbench
# End time: 15:44:33 on Feb 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:44:33 on Feb 25,2018
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# -- Compiling module register_testbench
# 
# Top level modules:
# 	register_testbench
# End time: 15:44:33 on Feb 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:44:33 on Feb 25,2018
# vlog -reportprogress 300 ./flagRegister.sv 
# -- Compiling module flagRegister
# 
# Top level modules:
# 	flagRegister
# End time: 15:44:33 on Feb 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:44:33 on Feb 25,2018
# vlog -reportprogress 300 ./mux_32to1.sv 
# -- Compiling module mux_32to1
# -- Compiling module mux_32to1_testbench
# 
# Top level modules:
# 	mux_32to1_testbench
# End time: 15:44:33 on Feb 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:44:33 on Feb 25,2018
# vlog -reportprogress 300 ./mux_16to1.sv 
# -- Compiling module mux_16to1
# -- Compiling module mux_16to1_testbench
# 
# Top level modules:
# 	mux_16to1_testbench
# End time: 15:44:33 on Feb 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:44:33 on Feb 25,2018
# vlog -reportprogress 300 ./mux_8to1.sv 
# -- Compiling module mux_8to1
# -- Compiling module mux_8to1_testbench
# 
# Top level modules:
# 	mux_8to1_testbench
# End time: 15:44:33 on Feb 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:44:33 on Feb 25,2018
# vlog -reportprogress 300 ./mux_4to1.sv 
# -- Compiling module mux_4to1
# -- Compiling module mux_4to1_testbench
# 
# Top level modules:
# 	mux_4to1_testbench
# End time: 15:44:33 on Feb 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:44:33 on Feb 25,2018
# vlog -reportprogress 300 ./mux_2to1.sv 
# -- Compiling module mux_2to1
# -- Compiling module mux_2to1_testbench
# 
# Top level modules:
# 	mux_2to1_testbench
# End time: 15:44:33 on Feb 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work cpu_testbench 
# Start time: 15:44:33 on Feb 25,2018
# Loading sv_std.std
# Loading work.cpu_testbench
# Loading work.cpu
# Loading work.instructFetch
# ** Error (suppressible): (vsim-3009) [TSCALE] - Module 'cpu_testbench' does not have a timeunit/timeprecision specification in effect, but other modules do.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/theIFStage File: ./instructFetch.sv
# Loading work.instructmem
# Loading work.addressAdder
# Loading work.fulladder
# Loading work.PC
# Loading work.IFID_register
# Loading work.register
# Loading work.register_32
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runlab.do PAUSED at line 36
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:45:03 on Feb 25,2018
# vlog -reportprogress 300 ./cpu.sv 
# -- Compiling module cpu
# -- Compiling module cpu_testbench
# 
# Top level modules:
# 	cpu_testbench
# End time: 15:45:03 on Feb 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:45:03 on Feb 25,2018
# vlog -reportprogress 300 ./instructFetch.sv 
# -- Compiling module instructFetch
# -- Compiling module instructFetch_testbench
# 
# Top level modules:
# 	instructFetch_testbench
# End time: 15:45:03 on Feb 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:45:03 on Feb 25,2018
# vlog -reportprogress 300 ./IFID_register.sv 
# -- Compiling module IFID_register
# -- Compiling module IFID_register_testbench
# 
# Top level modules:
# 	IFID_register_testbench
# End time: 15:45:03 on Feb 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:45:03 on Feb 25,2018
# vlog -reportprogress 300 ./controlSignals.sv 
# -- Compiling module controlSignals
# -- Compiling module controlSignals_testbench
# 
# Top level modules:
# 	controlSignals_testbench
# End time: 15:45:03 on Feb 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:45:03 on Feb 25,2018
# vlog -reportprogress 300 ./mux_5x2to1.sv 
# -- Compiling module mux_5x2to1
# 
# Top level modules:
# 	mux_5x2to1
# End time: 15:45:03 on Feb 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:45:04 on Feb 25,2018
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 15:45:04 on Feb 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:45:04 on Feb 25,2018
# vlog -reportprogress 300 ./zeroExtend.sv 
# -- Compiling module zeroExtend
# -- Compiling module zeroExtend_testbench
# 
# Top level modules:
# 	zeroExtend_testbench
# End time: 15:45:04 on Feb 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:45:04 on Feb 25,2018
# vlog -reportprogress 300 ./signExtend.sv 
# -- Compiling module signExtend
# -- Compiling module signExtend_testbench
# 
# Top level modules:
# 	signExtend_testbench
# End time: 15:45:04 on Feb 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:45:04 on Feb 25,2018
# vlog -reportprogress 300 ./mux_4to1.sv 
# -- Compiling module mux_4to1
# -- Compiling module mux_4to1_testbench
# 
# Top level modules:
# 	mux_4to1_testbench
# End time: 15:45:04 on Feb 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:45:04 on Feb 25,2018
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# -- Compiling module alu_testbench
# -- Compiling module alustim
# 
# Top level modules:
# 	alu_testbench
# 	alustim
# End time: 15:45:04 on Feb 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:45:04 on Feb 25,2018
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 15:45:04 on Feb 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:45:04 on Feb 25,2018
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 15:45:04 on Feb 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:45:04 on Feb 25,2018
# vlog -reportprogress 300 ./mux_64x2to1.sv 
# -- Compiling module mux_64x2to1
# 
# Top level modules:
# 	mux_64x2to1
# End time: 15:45:04 on Feb 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:45:04 on Feb 25,2018
# vlog -reportprogress 300 ./decoder_5to32.sv 
# -- Compiling module decoder_5to32
# -- Compiling module decoder_5to32_testbench
# 
# Top level modules:
# 	decoder_5to32_testbench
# End time: 15:45:04 on Feb 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:45:04 on Feb 25,2018
# vlog -reportprogress 300 ./mux_64x32to1.sv 
# -- Compiling module mux_64x32to1
# -- Compiling module mux_64x32to1_testbench
# 
# Top level modules:
# 	mux_64x32to1_testbench
# End time: 15:45:04 on Feb 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:45:04 on Feb 25,2018
# vlog -reportprogress 300 ./decoder_3to8.sv 
# -- Compiling module decoder_3to8
# -- Compiling module decoder_3to8_testbench
# 
# Top level modules:
# 	decoder_3to8_testbench
# End time: 15:45:04 on Feb 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:45:04 on Feb 25,2018
# vlog -reportprogress 300 ./decoder_2to4.sv 
# -- Compiling module decoder_2to4
# -- Compiling module decoder_2to4_testbench
# 
# Top level modules:
# 	decoder_2to4_testbench
# End time: 15:45:04 on Feb 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:45:04 on Feb 25,2018
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# -- Compiling module register_testbench
# 
# Top level modules:
# 	register_testbench
# End time: 15:45:04 on Feb 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:45:04 on Feb 25,2018
# vlog -reportprogress 300 ./flagRegister.sv 
# -- Compiling module flagRegister
# 
# Top level modules:
# 	flagRegister
# End time: 15:45:04 on Feb 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:45:04 on Feb 25,2018
# vlog -reportprogress 300 ./mux_32to1.sv 
# -- Compiling module mux_32to1
# -- Compiling module mux_32to1_testbench
# 
# Top level modules:
# 	mux_32to1_testbench
# End time: 15:45:05 on Feb 25,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:45:05 on Feb 25,2018
# vlog -reportprogress 300 ./mux_16to1.sv 
# -- Compiling module mux_16to1
# -- Compiling module mux_16to1_testbench
# 
# Top level modules:
# 	mux_16to1_testbench
# End time: 15:45:05 on Feb 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:45:05 on Feb 25,2018
# vlog -reportprogress 300 ./mux_8to1.sv 
# -- Compiling module mux_8to1
# -- Compiling module mux_8to1_testbench
# 
# Top level modules:
# 	mux_8to1_testbench
# End time: 15:45:05 on Feb 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:45:05 on Feb 25,2018
# vlog -reportprogress 300 ./mux_4to1.sv 
# -- Compiling module mux_4to1
# -- Compiling module mux_4to1_testbench
# 
# Top level modules:
# 	mux_4to1_testbench
# End time: 15:45:05 on Feb 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:45:05 on Feb 25,2018
# vlog -reportprogress 300 ./mux_2to1.sv 
# -- Compiling module mux_2to1
# -- Compiling module mux_2to1_testbench
# 
# Top level modules:
# 	mux_2to1_testbench
# End time: 15:45:05 on Feb 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work cpu_testbench 
# Start time: 15:44:33 on Feb 25,2018
# Loading sv_std.std
# Loading work.cpu_testbench
# Loading work.cpu
# Loading work.instructFetch
# Loading work.instructmem
# Loading work.addressAdder
# Loading work.fulladder
# Loading work.PC
# Loading work.IFID_register
# Loading work.register
# Loading work.register_32
# Loading work.D_FF
# Loading work.mux_2to1
# ** Error: Cannot open macro file: testwave.do
# Error in macro ./runlab.do line 41
# Cannot open macro file: testwave.do
#     while executing
# "do testwave.do"
add wave -position end  sim:/cpu_testbench/dut/theIFStage/clk
add wave -position end  sim:/cpu_testbench/dut/theIFStage/reset
add wave -position end  sim:/cpu_testbench/dut/theIFStage/currentPC
add wave -position end  sim:/cpu_testbench/dut/theIFIDpipe/IF_instruction
add wave -position end  sim:/cpu_testbench/dut/theIFIDpipe/ID_instruction
add wave -position 2  sim:/cpu_testbench/dut/theIFIDpipe/IF_PC
add wave -position 3  sim:/cpu_testbench/dut/theIFIDpipe/ID_PC
add wave -position 3  sim:/cpu_testbench/dut/theIFStage/nextPC
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/Nguyen/Documents/EE-469/Lab4/testwave.do
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:46:43 on Feb 25,2018
# vlog -reportprogress 300 ./cpu.sv 
# -- Compiling module cpu
# -- Compiling module cpu_testbench
# 
# Top level modules:
# 	cpu_testbench
# End time: 15:46:43 on Feb 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:46:43 on Feb 25,2018
# vlog -reportprogress 300 ./instructFetch.sv 
# -- Compiling module instructFetch
# -- Compiling module instructFetch_testbench
# 
# Top level modules:
# 	instructFetch_testbench
# End time: 15:46:43 on Feb 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:46:43 on Feb 25,2018
# vlog -reportprogress 300 ./IFID_register.sv 
# -- Compiling module IFID_register
# -- Compiling module IFID_register_testbench
# 
# Top level modules:
# 	IFID_register_testbench
# End time: 15:46:43 on Feb 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:46:43 on Feb 25,2018
# vlog -reportprogress 300 ./controlSignals.sv 
# -- Compiling module controlSignals
# -- Compiling module controlSignals_testbench
# 
# Top level modules:
# 	controlSignals_testbench
# End time: 15:46:43 on Feb 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:46:44 on Feb 25,2018
# vlog -reportprogress 300 ./mux_5x2to1.sv 
# -- Compiling module mux_5x2to1
# 
# Top level modules:
# 	mux_5x2to1
# End time: 15:46:44 on Feb 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:46:44 on Feb 25,2018
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 15:46:44 on Feb 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:46:44 on Feb 25,2018
# vlog -reportprogress 300 ./zeroExtend.sv 
# -- Compiling module zeroExtend
# -- Compiling module zeroExtend_testbench
# 
# Top level modules:
# 	zeroExtend_testbench
# End time: 15:46:44 on Feb 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:46:44 on Feb 25,2018
# vlog -reportprogress 300 ./signExtend.sv 
# -- Compiling module signExtend
# -- Compiling module signExtend_testbench
# 
# Top level modules:
# 	signExtend_testbench
# End time: 15:46:44 on Feb 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:46:44 on Feb 25,2018
# vlog -reportprogress 300 ./mux_4to1.sv 
# -- Compiling module mux_4to1
# -- Compiling module mux_4to1_testbench
# 
# Top level modules:
# 	mux_4to1_testbench
# End time: 15:46:44 on Feb 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:46:44 on Feb 25,2018
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# -- Compiling module alu_testbench
# -- Compiling module alustim
# 
# Top level modules:
# 	alu_testbench
# 	alustim
# End time: 15:46:44 on Feb 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:46:44 on Feb 25,2018
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 15:46:44 on Feb 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:46:44 on Feb 25,2018
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 15:46:44 on Feb 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:46:44 on Feb 25,2018
# vlog -reportprogress 300 ./mux_64x2to1.sv 
# -- Compiling module mux_64x2to1
# 
# Top level modules:
# 	mux_64x2to1
# End time: 15:46:44 on Feb 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:46:44 on Feb 25,2018
# vlog -reportprogress 300 ./decoder_5to32.sv 
# -- Compiling module decoder_5to32
# -- Compiling module decoder_5to32_testbench
# 
# Top level modules:
# 	decoder_5to32_testbench
# End time: 15:46:44 on Feb 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:46:44 on Feb 25,2018
# vlog -reportprogress 300 ./mux_64x32to1.sv 
# -- Compiling module mux_64x32to1
# -- Compiling module mux_64x32to1_testbench
# 
# Top level modules:
# 	mux_64x32to1_testbench
# End time: 15:46:44 on Feb 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:46:44 on Feb 25,2018
# vlog -reportprogress 300 ./decoder_3to8.sv 
# -- Compiling module decoder_3to8
# -- Compiling module decoder_3to8_testbench
# 
# Top level modules:
# 	decoder_3to8_testbench
# End time: 15:46:44 on Feb 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:46:44 on Feb 25,2018
# vlog -reportprogress 300 ./decoder_2to4.sv 
# -- Compiling module decoder_2to4
# -- Compiling module decoder_2to4_testbench
# 
# Top level modules:
# 	decoder_2to4_testbench
# End time: 15:46:44 on Feb 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:46:44 on Feb 25,2018
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# -- Compiling module register_testbench
# 
# Top level modules:
# 	register_testbench
# End time: 15:46:44 on Feb 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:46:44 on Feb 25,2018
# vlog -reportprogress 300 ./flagRegister.sv 
# -- Compiling module flagRegister
# 
# Top level modules:
# 	flagRegister
# End time: 15:46:44 on Feb 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:46:44 on Feb 25,2018
# vlog -reportprogress 300 ./mux_32to1.sv 
# -- Compiling module mux_32to1
# -- Compiling module mux_32to1_testbench
# 
# Top level modules:
# 	mux_32to1_testbench
# End time: 15:46:44 on Feb 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:46:44 on Feb 25,2018
# vlog -reportprogress 300 ./mux_16to1.sv 
# -- Compiling module mux_16to1
# -- Compiling module mux_16to1_testbench
# 
# Top level modules:
# 	mux_16to1_testbench
# End time: 15:46:45 on Feb 25,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:46:45 on Feb 25,2018
# vlog -reportprogress 300 ./mux_8to1.sv 
# -- Compiling module mux_8to1
# -- Compiling module mux_8to1_testbench
# 
# Top level modules:
# 	mux_8to1_testbench
# End time: 15:46:45 on Feb 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:46:45 on Feb 25,2018
# vlog -reportprogress 300 ./mux_4to1.sv 
# -- Compiling module mux_4to1
# -- Compiling module mux_4to1_testbench
# 
# Top level modules:
# 	mux_4to1_testbench
# End time: 15:46:45 on Feb 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:46:45 on Feb 25,2018
# vlog -reportprogress 300 ./mux_2to1.sv 
# -- Compiling module mux_2to1
# -- Compiling module mux_2to1_testbench
# 
# Top level modules:
# 	mux_2to1_testbench
# End time: 15:46:45 on Feb 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:46:46 on Feb 25,2018, Elapsed time: 0:02:13
# Errors: 4, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work cpu_testbench 
# Start time: 15:46:46 on Feb 25,2018
# Loading sv_std.std
# Loading work.cpu_testbench
# Loading work.cpu
# Loading work.instructFetch
# Loading work.instructmem
# Loading work.addressAdder
# Loading work.fulladder
# Loading work.PC
# Loading work.IFID_register
# Loading work.register
# Loading work.register_32
# Loading work.D_FF
# Loading work.mux_2to1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./benchmarks/test01_AddiB.arm
# ** Note: $stop    : ./cpu.sv(38)
#    Time: 102500 ns  Iteration: 1  Instance: /cpu_testbench
# Break in Module cpu_testbench at ./cpu.sv line 38
do runinstructFetch.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:48:32 on Feb 25,2018
# vlog -reportprogress 300 ./instructFetch.sv 
# -- Compiling module instructFetch
# -- Compiling module instructFetch_testbench
# 
# Top level modules:
# 	instructFetch_testbench
# End time: 15:48:32 on Feb 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:48:32 on Feb 25,2018
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 15:48:32 on Feb 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:48:32 on Feb 25,2018
# vlog -reportprogress 300 ./signExtend.sv 
# -- Compiling module signExtend
# -- Compiling module signExtend_testbench
# 
# Top level modules:
# 	signExtend_testbench
# End time: 15:48:32 on Feb 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:48:32 on Feb 25,2018
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 15:48:32 on Feb 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:48:32 on Feb 25,2018
# vlog -reportprogress 300 ./addressAdder.sv 
# -- Compiling module addressAdder
# -- Compiling module addressAdder_testbench
# 
# Top level modules:
# 	addressAdder_testbench
# End time: 15:48:32 on Feb 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:48:32 on Feb 25,2018
# vlog -reportprogress 300 ./mux_2to1.sv 
# -- Compiling module mux_2to1
# -- Compiling module mux_2to1_testbench
# 
# Top level modules:
# 	mux_2to1_testbench
# End time: 15:48:32 on Feb 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:48:32 on Feb 25,2018
# vlog -reportprogress 300 ./PC.sv 
# -- Compiling module PC
# 
# Top level modules:
# 	PC
# End time: 15:48:32 on Feb 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:48:32 on Feb 25,2018
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 15:48:32 on Feb 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:48:33 on Feb 25,2018, Elapsed time: 0:01:47
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work instructFetch_testbench 
# Start time: 15:48:33 on Feb 25,2018
# Loading sv_std.std
# Loading work.instructFetch_testbench
# Loading work.instructFetch
# Loading work.instructmem
# Loading work.addressAdder
# Loading work.fulladder
# Loading work.PC
# Loading work.D_FF
# Loading work.mux_2to1
# ** Error: (vish-4014) No objects found matching '/instructFetch_testbench/UncondBr'.
# Executing ONERROR command at macro ./instructFetch.do line 7
# ** Error: (vish-4014) No objects found matching '/instructFetch_testbench/dut/condAddrExtended'.
# Executing ONERROR command at macro ./instructFetch.do line 10
# ** Error: (vish-4014) No objects found matching '/instructFetch_testbench/dut/brAddrExtended'.
# Executing ONERROR command at macro ./instructFetch.do line 11
# ** Error: (vish-4014) No objects found matching '/instructFetch_testbench/dut/UncondMuxOut'.
# Executing ONERROR command at macro ./instructFetch.do line 12
# ** Error: (vish-4014) No objects found matching '/instructFetch_testbench/dut/shifterOut'.
# Executing ONERROR command at macro ./instructFetch.do line 13
# ** Error: (vish-4014) No objects found matching '/instructFetch_testbench/dut/PCplusBranch'.
# Executing ONERROR command at macro ./instructFetch.do line 14
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./benchmarks/test01_AddiB.arm
# ** Note: $stop    : ./instructFetch.sv(88)
#    Time: 155 us  Iteration: 1  Instance: /instructFetch_testbench
# Break in Module instructFetch_testbench at ./instructFetch.sv line 88
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:50:25 on Feb 25,2018
# vlog -reportprogress 300 ./cpu.sv 
# -- Compiling module cpu
# -- Compiling module cpu_testbench
# 
# Top level modules:
# 	cpu_testbench
# End time: 15:50:25 on Feb 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:50:25 on Feb 25,2018
# vlog -reportprogress 300 ./instructFetch.sv 
# -- Compiling module instructFetch
# -- Compiling module instructFetch_testbench
# 
# Top level modules:
# 	instructFetch_testbench
# End time: 15:50:25 on Feb 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:50:25 on Feb 25,2018
# vlog -reportprogress 300 ./IFID_register.sv 
# -- Compiling module IFID_register
# -- Compiling module IFID_register_testbench
# 
# Top level modules:
# 	IFID_register_testbench
# End time: 15:50:25 on Feb 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:50:25 on Feb 25,2018
# vlog -reportprogress 300 ./controlSignals.sv 
# -- Compiling module controlSignals
# -- Compiling module controlSignals_testbench
# 
# Top level modules:
# 	controlSignals_testbench
# End time: 15:50:26 on Feb 25,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:50:26 on Feb 25,2018
# vlog -reportprogress 300 ./mux_5x2to1.sv 
# -- Compiling module mux_5x2to1
# 
# Top level modules:
# 	mux_5x2to1
# End time: 15:50:26 on Feb 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:50:26 on Feb 25,2018
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 15:50:26 on Feb 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:50:26 on Feb 25,2018
# vlog -reportprogress 300 ./zeroExtend.sv 
# -- Compiling module zeroExtend
# -- Compiling module zeroExtend_testbench
# 
# Top level modules:
# 	zeroExtend_testbench
# End time: 15:50:26 on Feb 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:50:26 on Feb 25,2018
# vlog -reportprogress 300 ./signExtend.sv 
# -- Compiling module signExtend
# -- Compiling module signExtend_testbench
# 
# Top level modules:
# 	signExtend_testbench
# End time: 15:50:26 on Feb 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:50:26 on Feb 25,2018
# vlog -reportprogress 300 ./mux_4to1.sv 
# -- Compiling module mux_4to1
# -- Compiling module mux_4to1_testbench
# 
# Top level modules:
# 	mux_4to1_testbench
# End time: 15:50:26 on Feb 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:50:26 on Feb 25,2018
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# -- Compiling module alu_testbench
# -- Compiling module alustim
# 
# Top level modules:
# 	alu_testbench
# 	alustim
# End time: 15:50:26 on Feb 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:50:26 on Feb 25,2018
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 15:50:26 on Feb 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:50:26 on Feb 25,2018
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 15:50:26 on Feb 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:50:26 on Feb 25,2018
# vlog -reportprogress 300 ./mux_64x2to1.sv 
# -- Compiling module mux_64x2to1
# 
# Top level modules:
# 	mux_64x2to1
# End time: 15:50:26 on Feb 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:50:26 on Feb 25,2018
# vlog -reportprogress 300 ./decoder_5to32.sv 
# -- Compiling module decoder_5to32
# -- Compiling module decoder_5to32_testbench
# 
# Top level modules:
# 	decoder_5to32_testbench
# End time: 15:50:26 on Feb 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:50:26 on Feb 25,2018
# vlog -reportprogress 300 ./mux_64x32to1.sv 
# -- Compiling module mux_64x32to1
# -- Compiling module mux_64x32to1_testbench
# 
# Top level modules:
# 	mux_64x32to1_testbench
# End time: 15:50:26 on Feb 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:50:26 on Feb 25,2018
# vlog -reportprogress 300 ./decoder_3to8.sv 
# -- Compiling module decoder_3to8
# -- Compiling module decoder_3to8_testbench
# 
# Top level modules:
# 	decoder_3to8_testbench
# End time: 15:50:26 on Feb 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:50:26 on Feb 25,2018
# vlog -reportprogress 300 ./decoder_2to4.sv 
# -- Compiling module decoder_2to4
# -- Compiling module decoder_2to4_testbench
# 
# Top level modules:
# 	decoder_2to4_testbench
# End time: 15:50:26 on Feb 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:50:26 on Feb 25,2018
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# -- Compiling module register_testbench
# 
# Top level modules:
# 	register_testbench
# End time: 15:50:26 on Feb 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:50:26 on Feb 25,2018
# vlog -reportprogress 300 ./flagRegister.sv 
# -- Compiling module flagRegister
# 
# Top level modules:
# 	flagRegister
# End time: 15:50:26 on Feb 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:50:26 on Feb 25,2018
# vlog -reportprogress 300 ./mux_32to1.sv 
# -- Compiling module mux_32to1
# -- Compiling module mux_32to1_testbench
# 
# Top level modules:
# 	mux_32to1_testbench
# End time: 15:50:26 on Feb 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:50:26 on Feb 25,2018
# vlog -reportprogress 300 ./mux_16to1.sv 
# -- Compiling module mux_16to1
# -- Compiling module mux_16to1_testbench
# 
# Top level modules:
# 	mux_16to1_testbench
# End time: 15:50:27 on Feb 25,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:50:27 on Feb 25,2018
# vlog -reportprogress 300 ./mux_8to1.sv 
# -- Compiling module mux_8to1
# -- Compiling module mux_8to1_testbench
# 
# Top level modules:
# 	mux_8to1_testbench
# End time: 15:50:27 on Feb 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:50:27 on Feb 25,2018
# vlog -reportprogress 300 ./mux_4to1.sv 
# -- Compiling module mux_4to1
# -- Compiling module mux_4to1_testbench
# 
# Top level modules:
# 	mux_4to1_testbench
# End time: 15:50:27 on Feb 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:50:27 on Feb 25,2018
# vlog -reportprogress 300 ./mux_2to1.sv 
# -- Compiling module mux_2to1
# -- Compiling module mux_2to1_testbench
# 
# Top level modules:
# 	mux_2to1_testbench
# End time: 15:50:27 on Feb 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:50:28 on Feb 25,2018, Elapsed time: 0:01:55
# Errors: 18, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work cpu_testbench 
# Start time: 15:50:28 on Feb 25,2018
# Loading sv_std.std
# Loading work.cpu_testbench
# Loading work.cpu
# Loading work.instructFetch
# Loading work.instructmem
# Loading work.addressAdder
# Loading work.fulladder
# Loading work.PC
# Loading work.IFID_register
# Loading work.register
# Loading work.register_32
# Loading work.D_FF
# Loading work.mux_2to1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./benchmarks/test01_AddiB.arm
# ** Note: $stop    : ./cpu.sv(38)
#    Time: 102500 ns  Iteration: 1  Instance: /cpu_testbench
# Break in Module cpu_testbench at ./cpu.sv line 38
add wave -position 2  sim:/cpu_testbench/dut/theIFStage/currentPC
add wave -position 3  sim:/cpu_testbench/dut/theIFStage/nextPC
add wave -position 4  sim:/cpu_testbench/dut/theIFStage/instruction
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/Nguyen/Documents/EE-469/Lab4/testwave.do
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:52:34 on Feb 25,2018
# vlog -reportprogress 300 ./cpu.sv 
# -- Compiling module cpu
# -- Compiling module cpu_testbench
# 
# Top level modules:
# 	cpu_testbench
# End time: 15:52:34 on Feb 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:52:34 on Feb 25,2018
# vlog -reportprogress 300 ./instructFetch.sv 
# -- Compiling module instructFetch
# -- Compiling module instructFetch_testbench
# 
# Top level modules:
# 	instructFetch_testbench
# End time: 15:52:34 on Feb 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:52:34 on Feb 25,2018
# vlog -reportprogress 300 ./IFID_register.sv 
# -- Compiling module IFID_register
# -- Compiling module IFID_register_testbench
# 
# Top level modules:
# 	IFID_register_testbench
# End time: 15:52:34 on Feb 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:52:34 on Feb 25,2018
# vlog -reportprogress 300 ./controlSignals.sv 
# -- Compiling module controlSignals
# -- Compiling module controlSignals_testbench
# 
# Top level modules:
# 	controlSignals_testbench
# End time: 15:52:34 on Feb 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:52:34 on Feb 25,2018
# vlog -reportprogress 300 ./mux_5x2to1.sv 
# -- Compiling module mux_5x2to1
# 
# Top level modules:
# 	mux_5x2to1
# End time: 15:52:34 on Feb 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:52:34 on Feb 25,2018
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 15:52:34 on Feb 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:52:34 on Feb 25,2018
# vlog -reportprogress 300 ./zeroExtend.sv 
# -- Compiling module zeroExtend
# -- Compiling module zeroExtend_testbench
# 
# Top level modules:
# 	zeroExtend_testbench
# End time: 15:52:34 on Feb 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:52:34 on Feb 25,2018
# vlog -reportprogress 300 ./signExtend.sv 
# -- Compiling module signExtend
# -- Compiling module signExtend_testbench
# 
# Top level modules:
# 	signExtend_testbench
# End time: 15:52:34 on Feb 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:52:34 on Feb 25,2018
# vlog -reportprogress 300 ./mux_4to1.sv 
# -- Compiling module mux_4to1
# -- Compiling module mux_4to1_testbench
# 
# Top level modules:
# 	mux_4to1_testbench
# End time: 15:52:34 on Feb 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:52:34 on Feb 25,2018
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# -- Compiling module alu_testbench
# -- Compiling module alustim
# 
# Top level modules:
# 	alu_testbench
# 	alustim
# End time: 15:52:35 on Feb 25,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:52:35 on Feb 25,2018
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 15:52:35 on Feb 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:52:35 on Feb 25,2018
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 15:52:35 on Feb 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:52:35 on Feb 25,2018
# vlog -reportprogress 300 ./mux_64x2to1.sv 
# -- Compiling module mux_64x2to1
# 
# Top level modules:
# 	mux_64x2to1
# End time: 15:52:35 on Feb 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:52:35 on Feb 25,2018
# vlog -reportprogress 300 ./decoder_5to32.sv 
# -- Compiling module decoder_5to32
# -- Compiling module decoder_5to32_testbench
# 
# Top level modules:
# 	decoder_5to32_testbench
# End time: 15:52:35 on Feb 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:52:35 on Feb 25,2018
# vlog -reportprogress 300 ./mux_64x32to1.sv 
# -- Compiling module mux_64x32to1
# -- Compiling module mux_64x32to1_testbench
# 
# Top level modules:
# 	mux_64x32to1_testbench
# End time: 15:52:35 on Feb 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:52:35 on Feb 25,2018
# vlog -reportprogress 300 ./decoder_3to8.sv 
# -- Compiling module decoder_3to8
# -- Compiling module decoder_3to8_testbench
# 
# Top level modules:
# 	decoder_3to8_testbench
# End time: 15:52:35 on Feb 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:52:35 on Feb 25,2018
# vlog -reportprogress 300 ./decoder_2to4.sv 
# -- Compiling module decoder_2to4
# -- Compiling module decoder_2to4_testbench
# 
# Top level modules:
# 	decoder_2to4_testbench
# End time: 15:52:35 on Feb 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:52:35 on Feb 25,2018
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# -- Compiling module register_testbench
# 
# Top level modules:
# 	register_testbench
# End time: 15:52:35 on Feb 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:52:35 on Feb 25,2018
# vlog -reportprogress 300 ./flagRegister.sv 
# -- Compiling module flagRegister
# 
# Top level modules:
# 	flagRegister
# End time: 15:52:35 on Feb 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:52:35 on Feb 25,2018
# vlog -reportprogress 300 ./mux_32to1.sv 
# -- Compiling module mux_32to1
# -- Compiling module mux_32to1_testbench
# 
# Top level modules:
# 	mux_32to1_testbench
# End time: 15:52:35 on Feb 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:52:35 on Feb 25,2018
# vlog -reportprogress 300 ./mux_16to1.sv 
# -- Compiling module mux_16to1
# -- Compiling module mux_16to1_testbench
# 
# Top level modules:
# 	mux_16to1_testbench
# End time: 15:52:35 on Feb 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:52:35 on Feb 25,2018
# vlog -reportprogress 300 ./mux_8to1.sv 
# -- Compiling module mux_8to1
# -- Compiling module mux_8to1_testbench
# 
# Top level modules:
# 	mux_8to1_testbench
# End time: 15:52:35 on Feb 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:52:35 on Feb 25,2018
# vlog -reportprogress 300 ./mux_4to1.sv 
# -- Compiling module mux_4to1
# -- Compiling module mux_4to1_testbench
# 
# Top level modules:
# 	mux_4to1_testbench
# End time: 15:52:35 on Feb 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:52:35 on Feb 25,2018
# vlog -reportprogress 300 ./mux_2to1.sv 
# -- Compiling module mux_2to1
# -- Compiling module mux_2to1_testbench
# 
# Top level modules:
# 	mux_2to1_testbench
# End time: 15:52:35 on Feb 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:52:37 on Feb 25,2018, Elapsed time: 0:02:09
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work cpu_testbench 
# Start time: 15:52:37 on Feb 25,2018
# Loading sv_std.std
# Loading work.cpu_testbench
# Loading work.cpu
# Loading work.instructFetch
# Loading work.instructmem
# Loading work.addressAdder
# Loading work.fulladder
# Loading work.PC
# Loading work.IFID_register
# Loading work.register
# Loading work.register_32
# Loading work.D_FF
# Loading work.mux_2to1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./benchmarks/test01_AddiB.arm
# ** Note: $stop    : ./cpu.sv(38)
#    Time: 102500 ns  Iteration: 1  Instance: /cpu_testbench
# Break in Module cpu_testbench at ./cpu.sv line 38
# End time: 15:53:44 on Feb 25,2018, Elapsed time: 0:01:07
# Errors: 0, Warnings: 0
