Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Apr 27 17:47:06 2022
| Host         : Chiro running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file sender_wrapper_timing_summary_routed.rpt -pb sender_wrapper_timing_summary_routed.pb -rpx sender_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : sender_wrapper
| Device       : 7z020-clg400
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[28]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.515        0.000                      0                29925        0.014        0.000                      0                29909        5.333        0.000                       0                 14104  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                                                                       ------------       ----------      --------------
clk_pl_50M                                                                                  {0.000 10.000}     20.000          50.000          
  clk_out1_urllc_fifo_core_clk_static_0                                                     {0.000 8.333}      16.667          60.000          
    clk_out_dynamic_urllc_fifo_core_clk_dynamic_0                                           {0.000 8.333}      16.667          60.000          
    clkfbout_urllc_fifo_core_clk_dynamic_0                                                  {0.000 8.333}      16.667          60.000          
  clkfbout_urllc_fifo_core_clk_static_0                                                     {0.000 10.000}     20.000          50.000          
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}     33.000          30.303          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_50M                                                                                                                                                                                                                                    7.000        0.000                       0                     1  
  clk_out1_urllc_fifo_core_clk_static_0                                                           7.515        0.000                      0                28342        0.014        0.000                      0                28342        5.333        0.000                       0                 13481  
    clk_out_dynamic_urllc_fifo_core_clk_dynamic_0                                                 9.528        0.000                      0                  318        0.130        0.000                      0                  318        7.479        0.000                       0                   133  
    clkfbout_urllc_fifo_core_clk_dynamic_0                                                                                                                                                                                                   15.074        0.000                       0                     3  
  clkfbout_urllc_fifo_core_clk_static_0                                                                                                                                                                                                      18.408        0.000                       0                     3  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       26.504        0.000                      0                  928        0.089        0.000                      0                  928       15.370        0.000                       0                   483  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out_dynamic_urllc_fifo_core_clk_dynamic_0                                               clk_out1_urllc_fifo_core_clk_static_0                                                            12.511        0.000                      0                    3        0.788        0.000                      0                    3  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  clk_out1_urllc_fifo_core_clk_static_0                                                            31.975        0.000                      0                    8                                                                        
clk_out1_urllc_fifo_core_clk_static_0                                                       clk_out_dynamic_urllc_fifo_core_clk_dynamic_0                                                     9.561        0.000                      0                  177        0.192        0.000                      0                  177  
clk_out1_urllc_fifo_core_clk_static_0                                                       dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       15.570        0.000                      0                    8                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           clk_out1_urllc_fifo_core_clk_static_0                                                       clk_out1_urllc_fifo_core_clk_static_0                                                            11.200        0.000                      0                  221        0.347        0.000                      0                  221  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       28.573        0.000                      0                  100        0.263        0.000                      0                  100  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_50M
  To Clock:  clk_pl_50M

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_50M
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_pl_50M }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y2  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y2  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y2  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y2  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y2  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_urllc_fifo_core_clk_static_0
  To Clock:  clk_out1_urllc_fifo_core_clk_static_0

Setup :            0  Failing Endpoints,  Worst Slack        7.515ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.014ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.333ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.515ns  (required time - arrival time)
  Source:                 urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/shadow_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_clk_static_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_urllc_fifo_core_clk_static_0 rise@16.667ns - clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns)
  Data Path Delay:        8.953ns  (logic 0.590ns (6.590%)  route 8.363ns (93.410%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.076ns = ( 15.591 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       1.462    -0.620    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X64Y43         FDRE                                         r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y43         FDRE (Prop_fdre_C_Q)         0.348    -0.272 r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[12]/Q
                         net (fo=101, routed)         8.363     8.091    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/s_di_o[12]
    SLICE_X29Y41         LUT6 (Prop_lut6_I1_O)        0.242     8.333 r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/shadow[12]_i_1__29/O
                         net (fo=1, routed)           0.000     8.333    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/shadow[12]
    SLICE_X29Y41         FDRE                                         r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/shadow_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000    16.667    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    18.007 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    19.010    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    12.483 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    14.197    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    14.274 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       1.317    15.591    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/s_dclk_o
    SLICE_X29Y41         FDRE                                         r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/shadow_reg[12]/C
                         clock pessimism              0.322    15.913    
                         clock uncertainty           -0.097    15.816    
    SLICE_X29Y41         FDRE (Setup_fdre_C_D)        0.032    15.848    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/shadow_reg[12]
  -------------------------------------------------------------------
                         required time                         15.848    
                         arrival time                          -8.333    
  -------------------------------------------------------------------
                         slack                                  7.515    

Slack (MET) :             7.720ns  (required time - arrival time)
  Source:                 urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_4_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_clk_static_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_urllc_fifo_core_clk_static_0 rise@16.667ns - clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns)
  Data Path Delay:        8.675ns  (logic 1.086ns (12.518%)  route 7.589ns (87.482%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.150ns = ( 15.517 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       1.461    -0.621    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X66Y41         FDRE                                         r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y41         FDRE (Prop_fdre_C_Q)         0.433    -0.188 r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/Q
                         net (fo=492, routed)         6.082     5.894    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/s_daddr_o[1]
    SLICE_X17Y29         LUT6 (Prop_lut6_I2_O)        0.105     5.999 r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/slaveRegDo_mux_4[8]_i_13/O
                         net (fo=1, routed)           0.000     5.999    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/slaveRegDo_mux_4[8]_i_13_n_0
    SLICE_X17Y29         MUXF7 (Prop_muxf7_I0_O)      0.199     6.198 r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/slaveRegDo_mux_4_reg[8]_i_9/O
                         net (fo=1, routed)           0.000     6.198    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/slaveRegDo_mux_4_reg[8]_i_9_n_0
    SLICE_X17Y29         MUXF8 (Prop_muxf8_I0_O)      0.085     6.283 r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/slaveRegDo_mux_4_reg[8]_i_4/O
                         net (fo=1, routed)           1.507     7.790    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[44].mu_srl_reg/slaveRegDo_mux_4_reg[8]_0
    SLICE_X40Y29         LUT6 (Prop_lut6_I3_O)        0.264     8.054 r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[44].mu_srl_reg/slaveRegDo_mux_4[8]_i_1/O
                         net (fo=1, routed)           0.000     8.054    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[44].mu_srl_reg_n_7
    SLICE_X40Y29         FDRE                                         r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_4_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000    16.667    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    18.007 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    19.010    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    12.483 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    14.197    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    14.274 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       1.243    15.517    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE_n_1
    SLICE_X40Y29         FDRE                                         r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_4_reg[8]/C
                         clock pessimism              0.322    15.839    
                         clock uncertainty           -0.097    15.742    
    SLICE_X40Y29         FDRE (Setup_fdre_C_D)        0.032    15.774    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_4_reg[8]
  -------------------------------------------------------------------
                         required time                         15.774    
                         arrival time                          -8.054    
  -------------------------------------------------------------------
                         slack                                  7.720    

Slack (MET) :             7.732ns  (required time - arrival time)
  Source:                 urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/shadow_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_clk_static_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_urllc_fifo_core_clk_static_0 rise@16.667ns - clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns)
  Data Path Delay:        8.734ns  (logic 0.590ns (6.755%)  route 8.144ns (93.245%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.077ns = ( 15.590 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       1.462    -0.620    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X64Y43         FDRE                                         r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y43         FDRE (Prop_fdre_C_Q)         0.348    -0.272 r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[12]/Q
                         net (fo=101, routed)         8.144     7.872    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/s_di_o[12]
    SLICE_X28Y39         LUT6 (Prop_lut6_I1_O)        0.242     8.114 r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/shadow[12]_i_1__26/O
                         net (fo=1, routed)           0.000     8.114    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/shadow[12]
    SLICE_X28Y39         FDRE                                         r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/shadow_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000    16.667    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    18.007 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    19.010    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    12.483 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    14.197    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    14.274 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       1.316    15.590    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/s_dclk_o
    SLICE_X28Y39         FDRE                                         r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/shadow_reg[12]/C
                         clock pessimism              0.322    15.912    
                         clock uncertainty           -0.097    15.815    
    SLICE_X28Y39         FDRE (Setup_fdre_C_D)        0.030    15.845    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/shadow_reg[12]
  -------------------------------------------------------------------
                         required time                         15.845    
                         arrival time                          -8.114    
  -------------------------------------------------------------------
                         slack                                  7.732    

Slack (MET) :             7.820ns  (required time - arrival time)
  Source:                 urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_4_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_clk_static_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_urllc_fifo_core_clk_static_0 rise@16.667ns - clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns)
  Data Path Delay:        8.574ns  (logic 1.059ns (12.351%)  route 7.515ns (87.649%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.149ns = ( 15.518 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       1.461    -0.621    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X66Y41         FDRE                                         r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y41         FDRE (Prop_fdre_C_Q)         0.433    -0.188 r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/Q
                         net (fo=492, routed)         5.899     5.711    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/s_daddr_o[1]
    SLICE_X19Y30         LUT6 (Prop_lut6_I2_O)        0.105     5.816 r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/slaveRegDo_mux_4[10]_i_15/O
                         net (fo=1, routed)           0.000     5.816    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/slaveRegDo_mux_4[10]_i_15_n_0
    SLICE_X19Y30         MUXF7 (Prop_muxf7_I0_O)      0.178     5.994 r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/slaveRegDo_mux_4_reg[10]_i_10/O
                         net (fo=1, routed)           0.000     5.994    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/slaveRegDo_mux_4_reg[10]
    SLICE_X19Y30         MUXF8 (Prop_muxf8_I1_O)      0.079     6.073 r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/slaveRegDo_mux_4_reg[10]_i_4/O
                         net (fo=1, routed)           1.616     7.689    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[44].mu_srl_reg/slaveRegDo_mux_4_reg[10]_0
    SLICE_X41Y30         LUT6 (Prop_lut6_I3_O)        0.264     7.953 r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[44].mu_srl_reg/slaveRegDo_mux_4[10]_i_1/O
                         net (fo=1, routed)           0.000     7.953    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[44].mu_srl_reg_n_5
    SLICE_X41Y30         FDRE                                         r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_4_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000    16.667    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    18.007 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    19.010    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    12.483 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    14.197    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    14.274 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       1.244    15.518    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE_n_1
    SLICE_X41Y30         FDRE                                         r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_4_reg[10]/C
                         clock pessimism              0.322    15.840    
                         clock uncertainty           -0.097    15.743    
    SLICE_X41Y30         FDRE (Setup_fdre_C_D)        0.030    15.773    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_4_reg[10]
  -------------------------------------------------------------------
                         required time                         15.773    
                         arrival time                          -7.953    
  -------------------------------------------------------------------
                         slack                                  7.820    

Slack (MET) :             7.858ns  (required time - arrival time)
  Source:                 urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_4_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_clk_static_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_urllc_fifo_core_clk_static_0 rise@16.667ns - clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns)
  Data Path Delay:        8.539ns  (logic 1.049ns (12.285%)  route 7.490ns (87.715%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.149ns = ( 15.518 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       1.461    -0.621    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X66Y41         FDRE                                         r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y41         FDRE (Prop_fdre_C_Q)         0.433    -0.188 r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/Q
                         net (fo=492, routed)         6.102     5.914    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[31].mu_srl_reg/s_daddr_o[1]
    SLICE_X18Y30         LUT6 (Prop_lut6_I2_O)        0.105     6.019 r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[31].mu_srl_reg/slaveRegDo_mux_4[9]_i_16/O
                         net (fo=1, routed)           0.000     6.019    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/slaveRegDo_mux_4_reg[9]_i_4
    SLICE_X18Y30         MUXF7 (Prop_muxf7_I1_O)      0.178     6.197 r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/slaveRegDo_mux_4_reg[9]_i_10/O
                         net (fo=1, routed)           0.000     6.197    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/slaveRegDo_mux_4_reg[9]
    SLICE_X18Y30         MUXF8 (Prop_muxf8_I1_O)      0.074     6.271 r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/slaveRegDo_mux_4_reg[9]_i_4/O
                         net (fo=1, routed)           1.388     7.659    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[44].mu_srl_reg/slaveRegDo_mux_4_reg[9]_0
    SLICE_X41Y30         LUT6 (Prop_lut6_I3_O)        0.259     7.918 r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[44].mu_srl_reg/slaveRegDo_mux_4[9]_i_1/O
                         net (fo=1, routed)           0.000     7.918    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[44].mu_srl_reg_n_6
    SLICE_X41Y30         FDRE                                         r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_4_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000    16.667    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    18.007 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    19.010    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    12.483 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    14.197    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    14.274 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       1.244    15.518    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE_n_1
    SLICE_X41Y30         FDRE                                         r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_4_reg[9]/C
                         clock pessimism              0.322    15.840    
                         clock uncertainty           -0.097    15.743    
    SLICE_X41Y30         FDRE (Setup_fdre_C_D)        0.032    15.775    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_4_reg[9]
  -------------------------------------------------------------------
                         required time                         15.775    
                         arrival time                          -7.918    
  -------------------------------------------------------------------
                         slack                                  7.858    

Slack (MET) :             8.005ns  (required time - arrival time)
  Source:                 urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_den_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_clk_static_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_urllc_fifo_core_clk_static_0 rise@16.667ns - clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns)
  Data Path Delay:        8.265ns  (logic 0.735ns (8.893%)  route 7.530ns (91.107%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.074ns = ( 15.593 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       1.462    -0.620    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X62Y46         FDRE                                         r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_den_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y46         FDRE (Prop_fdre_C_Q)         0.398    -0.222 r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_den_r_reg/Q
                         net (fo=120, routed)         5.955     5.733    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/s_den_o
    SLICE_X26Y21         LUT4 (Prop_lut4_I3_O)        0.232     5.965 r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_2__3/O
                         net (fo=3, routed)           0.570     6.534    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[15]_1
    SLICE_X26Y21         LUT5 (Prop_lut5_I0_O)        0.105     6.639 r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__15/O
                         net (fo=16, routed)          1.006     7.645    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__15_n_0
    SLICE_X17Y19         FDRE                                         r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000    16.667    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    18.007 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    19.010    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    12.483 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    14.197    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    14.274 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       1.319    15.593    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLICE_X17Y19         FDRE                                         r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[11]/C
                         clock pessimism              0.322    15.915    
                         clock uncertainty           -0.097    15.818    
    SLICE_X17Y19         FDRE (Setup_fdre_C_CE)      -0.168    15.650    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         15.650    
                         arrival time                          -7.645    
  -------------------------------------------------------------------
                         slack                                  8.005    

Slack (MET) :             8.005ns  (required time - arrival time)
  Source:                 urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_den_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_clk_static_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_urllc_fifo_core_clk_static_0 rise@16.667ns - clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns)
  Data Path Delay:        8.265ns  (logic 0.735ns (8.893%)  route 7.530ns (91.107%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.074ns = ( 15.593 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       1.462    -0.620    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X62Y46         FDRE                                         r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_den_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y46         FDRE (Prop_fdre_C_Q)         0.398    -0.222 r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_den_r_reg/Q
                         net (fo=120, routed)         5.955     5.733    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/s_den_o
    SLICE_X26Y21         LUT4 (Prop_lut4_I3_O)        0.232     5.965 r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_2__3/O
                         net (fo=3, routed)           0.570     6.534    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[15]_1
    SLICE_X26Y21         LUT5 (Prop_lut5_I0_O)        0.105     6.639 r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__15/O
                         net (fo=16, routed)          1.006     7.645    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__15_n_0
    SLICE_X17Y19         FDRE                                         r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000    16.667    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    18.007 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    19.010    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    12.483 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    14.197    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    14.274 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       1.319    15.593    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLICE_X17Y19         FDRE                                         r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[12]/C
                         clock pessimism              0.322    15.915    
                         clock uncertainty           -0.097    15.818    
    SLICE_X17Y19         FDRE (Setup_fdre_C_CE)      -0.168    15.650    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         15.650    
                         arrival time                          -7.645    
  -------------------------------------------------------------------
                         slack                                  8.005    

Slack (MET) :             8.037ns  (required time - arrival time)
  Source:                 urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_den_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_clk_static_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_urllc_fifo_core_clk_static_0 rise@16.667ns - clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns)
  Data Path Delay:        8.240ns  (logic 0.735ns (8.920%)  route 7.505ns (91.080%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.068ns = ( 15.599 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       1.462    -0.620    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X62Y46         FDRE                                         r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_den_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y46         FDRE (Prop_fdre_C_Q)         0.398    -0.222 r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_den_r_reg/Q
                         net (fo=120, routed)         5.955     5.733    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/s_den_o
    SLICE_X26Y21         LUT4 (Prop_lut4_I3_O)        0.232     5.965 r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_2__3/O
                         net (fo=3, routed)           0.579     6.543    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/G_1PIPE_IFACE.s_daddr_r_reg[0]
    SLICE_X26Y21         LUT5 (Prop_lut5_I0_O)        0.105     6.648 r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12/O
                         net (fo=16, routed)          0.971     7.620    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0
    SLICE_X19Y12         FDRE                                         r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000    16.667    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    18.007 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    19.010    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    12.483 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    14.197    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    14.274 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       1.325    15.599    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLICE_X19Y12         FDRE                                         r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[6]/C
                         clock pessimism              0.322    15.921    
                         clock uncertainty           -0.097    15.824    
    SLICE_X19Y12         FDRE (Setup_fdre_C_CE)      -0.168    15.656    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         15.656    
                         arrival time                          -7.620    
  -------------------------------------------------------------------
                         slack                                  8.037    

Slack (MET) :             8.045ns  (required time - arrival time)
  Source:                 urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/shadow_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_clk_static_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_urllc_fifo_core_clk_static_0 rise@16.667ns - clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns)
  Data Path Delay:        8.424ns  (logic 0.590ns (7.004%)  route 7.834ns (92.996%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.074ns = ( 15.593 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       1.462    -0.620    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X64Y43         FDRE                                         r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y43         FDRE (Prop_fdre_C_Q)         0.348    -0.272 r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[12]/Q
                         net (fo=101, routed)         7.834     7.562    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/s_di_o[12]
    SLICE_X25Y39         LUT6 (Prop_lut6_I1_O)        0.242     7.804 r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/shadow[12]_i_1__27/O
                         net (fo=1, routed)           0.000     7.804    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/shadow[12]
    SLICE_X25Y39         FDRE                                         r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/shadow_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000    16.667    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    18.007 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    19.010    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    12.483 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    14.197    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    14.274 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       1.319    15.593    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/s_dclk_o
    SLICE_X25Y39         FDRE                                         r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/shadow_reg[12]/C
                         clock pessimism              0.322    15.915    
                         clock uncertainty           -0.097    15.818    
    SLICE_X25Y39         FDRE (Setup_fdre_C_D)        0.030    15.848    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/shadow_reg[12]
  -------------------------------------------------------------------
                         required time                         15.848    
                         arrival time                          -7.804    
  -------------------------------------------------------------------
                         slack                                  8.045    

Slack (MET) :             8.055ns  (required time - arrival time)
  Source:                 urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_den_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_clk_static_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_urllc_fifo_core_clk_static_0 rise@16.667ns - clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns)
  Data Path Delay:        8.254ns  (logic 0.735ns (8.905%)  route 7.519ns (91.095%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.068ns = ( 15.599 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       1.462    -0.620    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X62Y46         FDRE                                         r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_den_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y46         FDRE (Prop_fdre_C_Q)         0.398    -0.222 r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_den_r_reg/Q
                         net (fo=120, routed)         5.955     5.733    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/s_den_o
    SLICE_X26Y21         LUT4 (Prop_lut4_I3_O)        0.232     5.965 r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_2__3/O
                         net (fo=3, routed)           0.570     6.534    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[15]_1
    SLICE_X26Y21         LUT5 (Prop_lut5_I0_O)        0.105     6.639 r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__15/O
                         net (fo=16, routed)          0.994     7.634    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__15_n_0
    SLICE_X18Y11         FDRE                                         r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000    16.667    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    18.007 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    19.010    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    12.483 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    14.197    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    14.274 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       1.325    15.599    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLICE_X18Y11         FDRE                                         r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]/C
                         clock pessimism              0.322    15.921    
                         clock uncertainty           -0.097    15.824    
    SLICE_X18Y11         FDRE (Setup_fdre_C_CE)      -0.136    15.688    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         15.688    
                         arrival time                          -7.634    
  -------------------------------------------------------------------
                         slack                                  8.055    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 urllc_fifo_core_i/core/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/first_step_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/core/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_clk_static_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns - clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.251ns (62.753%)  route 0.149ns (37.247%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       0.592    -0.616    urllc_fifo_core_i/core/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/aclk
    SLICE_X27Y49         FDRE                                         r  urllc_fifo_core_i/core/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/first_step_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  urllc_fifo_core_i/core/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/first_step_q_reg[6]/Q
                         net (fo=1, routed)           0.149    -0.326    urllc_fifo_core_i/core/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/first_step_q_reg_n_0_[6]
    SLICE_X26Y50         LUT4 (Prop_lut4_I3_O)        0.045    -0.281 r  urllc_fifo_core_i/core/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr[7]_i_3/O
                         net (fo=1, routed)           0.000    -0.281    urllc_fifo_core_i/core/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr[7]_i_3_n_0
    SLICE_X26Y50         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065    -0.216 r  urllc_fifo_core_i/core/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr_reg[7]_i_1__0/O[2]
                         net (fo=1, routed)           0.000    -0.216    urllc_fifo_core_i/core/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr_reg[7]_i_1__0_n_5
    SLICE_X26Y50         FDRE                                         r  urllc_fifo_core_i/core/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       0.844    -0.871    urllc_fifo_core_i/core/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/aclk
    SLICE_X26Y50         FDRE                                         r  urllc_fifo_core_i/core/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr_reg[6]/C
                         clock pessimism              0.508    -0.363    
    SLICE_X26Y50         FDRE (Hold_fdre_C_D)         0.134    -0.229    urllc_fifo_core_i/core/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr_reg[6]
  -------------------------------------------------------------------
                         required time                          0.229    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 urllc_fifo_core_i/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][27]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_clk_static_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns - clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.643%)  route 0.099ns (41.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.656ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       0.552    -0.656    urllc_fifo_core_i/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X41Y63         FDRE                                         r  urllc_fifo_core_i/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.515 r  urllc_fifo_core_i/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[27]/Q
                         net (fo=1, routed)           0.099    -0.415    urllc_fifo_core_i/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[27]
    SLICE_X42Y62         SRL16E                                       r  urllc_fifo_core_i/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][27]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       0.820    -0.895    urllc_fifo_core_i/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_s2mm_aclk
    SLICE_X42Y62         SRL16E                                       r  urllc_fifo_core_i/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][27]_srl4/CLK
                         clock pessimism              0.256    -0.640    
    SLICE_X42Y62         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.457    urllc_fifo_core_i/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][27]_srl4
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.415    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 urllc_fifo_core_i/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_byte_cntr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_clk_static_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns - clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.141ns (68.208%)  route 0.066ns (31.792%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.900ns
    Source Clock Delay      (SCD):    -0.660ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       0.548    -0.660    urllc_fifo_core_i/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/m_axi_s2mm_aclk
    SLICE_X51Y63         FDRE                                         r  urllc_fifo_core_i/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_byte_cntr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.519 r  urllc_fifo_core_i/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_byte_cntr_reg[0]/Q
                         net (fo=2, routed)           0.066    -0.453    urllc_fifo_core_i/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/DIA0
    SLICE_X50Y63         RAMD32                                       r  urllc_fifo_core_i/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       0.815    -0.900    urllc_fifo_core_i/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/WCLK
    SLICE_X50Y63         RAMD32                                       r  urllc_fifo_core_i/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
                         clock pessimism              0.254    -0.647    
    SLICE_X50Y63         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147    -0.500    urllc_fifo_core_i/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.500    
                         arrival time                          -0.453    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 urllc_fifo_core_i/core/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/first_step_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/core/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_clk_static_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns - clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.287ns (65.828%)  route 0.149ns (34.172%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       0.592    -0.616    urllc_fifo_core_i/core/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/aclk
    SLICE_X27Y49         FDRE                                         r  urllc_fifo_core_i/core/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/first_step_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  urllc_fifo_core_i/core/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/first_step_q_reg[6]/Q
                         net (fo=1, routed)           0.149    -0.326    urllc_fifo_core_i/core/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/first_step_q_reg_n_0_[6]
    SLICE_X26Y50         LUT4 (Prop_lut4_I3_O)        0.045    -0.281 r  urllc_fifo_core_i/core/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr[7]_i_3/O
                         net (fo=1, routed)           0.000    -0.281    urllc_fifo_core_i/core/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr[7]_i_3_n_0
    SLICE_X26Y50         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.101    -0.180 r  urllc_fifo_core_i/core/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr_reg[7]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    -0.180    urllc_fifo_core_i/core/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr_reg[7]_i_1__0_n_4
    SLICE_X26Y50         FDRE                                         r  urllc_fifo_core_i/core/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       0.844    -0.871    urllc_fifo_core_i/core/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/aclk
    SLICE_X26Y50         FDRE                                         r  urllc_fifo_core_i/core/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr_reg[7]/C
                         clock pessimism              0.508    -0.363    
    SLICE_X26Y50         FDRE (Hold_fdre_C_D)         0.134    -0.229    urllc_fifo_core_i/core/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr_reg[7]
  -------------------------------------------------------------------
                         required time                          0.229    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 urllc_fifo_core_i/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][51]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_clk_static_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns - clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.528%)  route 0.108ns (43.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.896ns
    Source Clock Delay      (SCD):    -0.656ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       0.552    -0.656    urllc_fifo_core_i/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X43Y63         FDRE                                         r  urllc_fifo_core_i/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.515 r  urllc_fifo_core_i/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[3]/Q
                         net (fo=1, routed)           0.108    -0.406    urllc_fifo_core_i/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[3]
    SLICE_X42Y63         SRL16E                                       r  urllc_fifo_core_i/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][51]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       0.819    -0.896    urllc_fifo_core_i/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_s2mm_aclk
    SLICE_X42Y63         SRL16E                                       r  urllc_fifo_core_i/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][51]_srl4/CLK
                         clock pessimism              0.254    -0.643    
    SLICE_X42Y63         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.460    urllc_fifo_core_i/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][51]_srl4
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.406    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 urllc_fifo_core_i/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][7]_srl6/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_clk_static_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns - clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.528%)  route 0.108ns (43.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.901ns
    Source Clock Delay      (SCD):    -0.660ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       0.548    -0.660    urllc_fifo_core_i/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/m_axi_s2mm_aclk
    SLICE_X47Y69         FDRE                                         r  urllc_fifo_core_i/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.519 r  urllc_fifo_core_i/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr_reg[9]/Q
                         net (fo=2, routed)           0.108    -0.410    urllc_fifo_core_i/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[11]
    SLICE_X46Y69         SRL16E                                       r  urllc_fifo_core_i/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][7]_srl6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       0.814    -0.901    urllc_fifo_core_i/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_s2mm_aclk
    SLICE_X46Y69         SRL16E                                       r  urllc_fifo_core_i/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][7]_srl6/CLK
                         clock pessimism              0.255    -0.647    
    SLICE_X46Y69         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.464    urllc_fifo_core_i/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][7]_srl6
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.410    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 urllc_fifo_core_i/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_clk_static_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns - clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.356ns (84.034%)  route 0.068ns (15.966%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.894ns
    Source Clock Delay      (SCD):    -0.649ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       0.559    -0.649    urllc_fifo_core_i/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wrpp1_inst/wr_clk
    SLICE_X51Y49         FDSE                                         r  urllc_fifo_core_i/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDSE (Prop_fdse_C_Q)         0.141    -0.508 r  urllc_fifo_core_i/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[0]/Q
                         net (fo=3, routed)           0.067    -0.441    urllc_fifo_core_i/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wrpp1_inst/Q[0]
    SLICE_X51Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.161    -0.280 r  urllc_fifo_core_i/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[3]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001    -0.279    urllc_fifo_core_i/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[3]_i_1__2_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.225 r  urllc_fifo_core_i/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[7]_i_1__2/O[0]
                         net (fo=1, routed)           0.000    -0.225    urllc_fifo_core_i/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[7]_i_1__2_n_7
    SLICE_X51Y50         FDRE                                         r  urllc_fifo_core_i/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       0.821    -0.894    urllc_fifo_core_i/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wrpp1_inst/wr_clk
    SLICE_X51Y50         FDRE                                         r  urllc_fifo_core_i/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[4]/C
                         clock pessimism              0.508    -0.386    
    SLICE_X51Y50         FDRE (Hold_fdre_C_D)         0.105    -0.281    urllc_fifo_core_i/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[4]
  -------------------------------------------------------------------
                         required time                          0.281    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 urllc_fifo_core_i/core/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/first_step_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/core/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/next_mi_addr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_clk_static_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns - clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.279ns (66.366%)  route 0.141ns (33.634%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       0.591    -0.617    urllc_fifo_core_i/core/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/aclk
    SLICE_X30Y49         FDRE                                         r  urllc_fifo_core_i/core/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/first_step_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.453 r  urllc_fifo_core_i/core/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/first_step_q_reg[0]/Q
                         net (fo=1, routed)           0.141    -0.311    urllc_fifo_core_i/core/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/first_step_q[0]
    SLICE_X31Y50         LUT6 (Prop_lut6_I5_O)        0.045    -0.266 r  urllc_fifo_core_i/core/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/next_mi_addr[3]_i_5/O
                         net (fo=1, routed)           0.000    -0.266    urllc_fifo_core_i/core/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/next_mi_addr[3]_i_5_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.196 r  urllc_fifo_core_i/core/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/next_mi_addr_reg[3]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.196    urllc_fifo_core_i/core/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/p_0_in[0]
    SLICE_X31Y50         FDRE                                         r  urllc_fifo_core_i/core/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/next_mi_addr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       0.845    -0.870    urllc_fifo_core_i/core/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/aclk
    SLICE_X31Y50         FDRE                                         r  urllc_fifo_core_i/core/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/next_mi_addr_reg[0]/C
                         clock pessimism              0.508    -0.362    
    SLICE_X31Y50         FDRE (Hold_fdre_C_D)         0.105    -0.257    urllc_fifo_core_i/core/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/next_mi_addr_reg[0]
  -------------------------------------------------------------------
                         required time                          0.257    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 urllc_fifo_core_i/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_clk_static_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns - clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.367ns (84.439%)  route 0.068ns (15.561%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.894ns
    Source Clock Delay      (SCD):    -0.649ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       0.559    -0.649    urllc_fifo_core_i/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wrpp1_inst/wr_clk
    SLICE_X51Y49         FDSE                                         r  urllc_fifo_core_i/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDSE (Prop_fdse_C_Q)         0.141    -0.508 r  urllc_fifo_core_i/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[0]/Q
                         net (fo=3, routed)           0.067    -0.441    urllc_fifo_core_i/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wrpp1_inst/Q[0]
    SLICE_X51Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.161    -0.280 r  urllc_fifo_core_i/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[3]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001    -0.279    urllc_fifo_core_i/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[3]_i_1__2_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.214 r  urllc_fifo_core_i/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[7]_i_1__2/O[2]
                         net (fo=1, routed)           0.000    -0.214    urllc_fifo_core_i/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[7]_i_1__2_n_5
    SLICE_X51Y50         FDRE                                         r  urllc_fifo_core_i/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       0.821    -0.894    urllc_fifo_core_i/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wrpp1_inst/wr_clk
    SLICE_X51Y50         FDRE                                         r  urllc_fifo_core_i/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[6]/C
                         clock pessimism              0.508    -0.386    
    SLICE_X51Y50         FDRE (Hold_fdre_C_D)         0.105    -0.281    urllc_fifo_core_i/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[6]
  -------------------------------------------------------------------
                         required time                          0.281    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 urllc_fifo_core_i/core/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_clk_static_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns - clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.148ns (41.758%)  route 0.206ns (58.242%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.910ns
    Source Clock Delay      (SCD):    -0.664ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       0.544    -0.664    urllc_fifo_core_i/core/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/s_axi_lite_aclk
    SLICE_X46Y73         FDRE                                         r  urllc_fifo_core_i/core/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y73         FDRE (Prop_fdre_C_Q)         0.148    -0.516 r  urllc_fifo_core_i/core/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[7]/Q
                         net (fo=1, routed)           0.206    -0.309    urllc_fifo_core_i/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0[7]
    SLICE_X50Y73         FDRE                                         r  urllc_fifo_core_i/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       0.805    -0.910    urllc_fifo_core_i/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_s2mm_aclk
    SLICE_X50Y73         FDRE                                         r  urllc_fifo_core_i/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7]/C
                         clock pessimism              0.503    -0.407    
    SLICE_X50Y73         FDRE (Hold_fdre_C_D)         0.030    -0.377    urllc_fifo_core_i/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.068    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_urllc_fifo_core_clk_static_0
Waveform(ns):       { 0.000 8.333 }
Period(ns):         16.667
Sources:            { urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         16.667      14.195     RAMB36_X3Y14     urllc_fifo_core_i/core/axis_data_fifo_adc/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         16.667      14.195     RAMB36_X4Y6      urllc_fifo_core_i/core/axis_data_fifo_dac/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         16.667      14.195     RAMB36_X0Y4      urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         16.667      14.195     RAMB36_X0Y4      urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         16.667      14.195     RAMB36_X0Y2      urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         16.667      14.195     RAMB36_X0Y2      urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         16.667      14.195     RAMB36_X3Y4      urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         16.667      14.195     RAMB36_X3Y4      urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         16.667      14.195     RAMB36_X4Y2      urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         16.667      14.195     RAMB36_X4Y2      urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000       16.667      83.333     MMCME2_ADV_X1Y0  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       16.667      196.693    MMCME2_ADV_X1Y2  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1   n/a            3.000         8.333       5.333      MMCME2_ADV_X1Y0  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1   n/a            3.000         8.333       5.333      MMCME2_ADV_X1Y0  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         8.333       7.203      SLICE_X46Y16     urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         8.333       7.203      SLICE_X46Y16     urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         8.333       7.203      SLICE_X46Y16     urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         8.333       7.203      SLICE_X46Y16     urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         8.333       7.203      SLICE_X46Y15     urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         8.333       7.203      SLICE_X46Y15     urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         8.333       7.203      SLICE_X46Y15     urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         8.333       7.203      SLICE_X46Y15     urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_0_2/RAMD/CLK
High Pulse Width  Fast    MMCME2_ADV/CLKIN1   n/a            3.000         8.333       5.333      MMCME2_ADV_X1Y0  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1   n/a            3.000         8.333       5.333      MMCME2_ADV_X1Y0  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         8.333       7.203      SLICE_X46Y16     urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         8.333       7.203      SLICE_X46Y16     urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_0_2/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         8.333       7.203      SLICE_X46Y16     urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_0_2/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         8.333       7.203      SLICE_X46Y16     urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_0_2/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         8.333       7.203      SLICE_X36Y15     urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_12_14/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         8.333       7.203      SLICE_X36Y15     urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_12_14/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         8.333       7.203      SLICE_X36Y15     urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_12_14/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         8.333       7.203      SLICE_X36Y15     urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_12_14/RAMD/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
  To Clock:  clk_out_dynamic_urllc_fifo_core_clk_dynamic_0

Setup :            0  Failing Endpoints,  Worst Slack        9.528ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.130ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.479ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.528ns  (required time - arrival time)
  Source:                 urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@16.667ns - clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@0.000ns)
  Data Path Delay:        7.024ns  (logic 3.285ns (46.768%)  route 3.739ns (53.232%))
  Logic Levels:           11  (CARRY4=5 LUT2=1 LUT3=2 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.166ns = ( 15.500 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.704ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       1.552    -0.530    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -3.762 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.165    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085    -2.080 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         1.376    -0.704    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X42Y77         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y77         FDRE (Prop_fdre_C_Q)         0.433    -0.271 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_0_reg[3]/Q
                         net (fo=2, routed)           0.767     0.496    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_0[3]
    SLICE_X44Y78         LUT3 (Prop_lut3_I2_O)        0.123     0.619 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/ave__0_carry__0_i_4/O
                         net (fo=2, routed)           0.478     1.098    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/ave__0_carry__0_i_4_n_0
    SLICE_X44Y79         LUT4 (Prop_lut4_I3_O)        0.274     1.372 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/ave__0_carry__0_i_8/O
                         net (fo=1, routed)           0.000     1.372    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/ave__0_carry__0_i_8_n_0
    SLICE_X44Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     1.812 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/ave__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.812    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/ave__0_carry__0_n_0
    SLICE_X44Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     2.077 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/ave__0_carry__1/O[1]
                         net (fo=2, routed)           0.530     2.607    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/ave__0_carry__1_n_6
    SLICE_X46Y80         LUT3 (Prop_lut3_I0_O)        0.271     2.878 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/ave__46_carry__1_i_2/O
                         net (fo=2, routed)           0.697     3.575    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/ave__46_carry__1_i_2_n_0
    SLICE_X46Y80         LUT4 (Prop_lut4_I3_O)        0.283     3.858 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/ave__46_carry__1_i_6/O
                         net (fo=1, routed)           0.000     3.858    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/ave__46_carry__1_i_6_n_0
    SLICE_X46Y80         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316     4.174 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/ave__46_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.174    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/ave__46_carry__1_n_0
    SLICE_X46Y81         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199     4.373 f  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/ave__46_carry__2/O[2]
                         net (fo=2, routed)           0.658     5.031    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/ave__46_carry__2_n_5
    SLICE_X47Y80         LUT2 (Prop_lut2_I0_O)        0.244     5.275 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/_T_1_carry__0_i_5/O
                         net (fo=1, routed)           0.000     5.275    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/_T_1_carry__0_i_5_n_0
    SLICE_X47Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     5.607 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/_T_1_carry__0/CO[3]
                         net (fo=1, routed)           0.608     6.215    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/_T_1
    SLICE_X45Y78         LUT5 (Prop_lut5_I3_O)        0.105     6.320 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/out_i_1/O
                         net (fo=1, routed)           0.000     6.320    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/out_i_1_n_0
    SLICE_X45Y78         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000    16.667    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    18.007 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    19.010    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    12.483 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    14.197    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    14.274 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       1.386    15.660    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    12.745 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    14.199    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    14.276 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         1.224    15.500    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X45Y78         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/out_reg/C
                         clock pessimism              0.406    15.906    
                         clock uncertainty           -0.091    15.815    
    SLICE_X45Y78         FDRE (Setup_fdre_C_D)        0.032    15.847    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/out_reg
  -------------------------------------------------------------------
                         required time                         15.847    
                         arrival time                          -6.320    
  -------------------------------------------------------------------
                         slack                                  9.528    

Slack (MET) :             9.905ns  (required time - arrival time)
  Source:                 urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_2_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@16.667ns - clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@0.000ns)
  Data Path Delay:        6.442ns  (logic 2.437ns (37.831%)  route 4.005ns (62.169%))
  Logic Levels:           9  (CARRY4=5 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.162ns = ( 15.504 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       1.552    -0.530    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -3.762 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.165    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085    -2.080 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         1.381    -0.699    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X43Y81         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y81         FDRE (Prop_fdre_C_Q)         0.379    -0.320 f  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/cnt_reg[1]/Q
                         net (fo=60, routed)          1.131     0.811    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/cnt_reg_n_0_[1]
    SLICE_X45Y77         LUT3 (Prop_lut3_I1_O)        0.115     0.926 f  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry_i_8/O
                         net (fo=22, routed)          0.345     1.270    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry_i_8_n_0
    SLICE_X44Y77         LUT6 (Prop_lut6_I2_O)        0.267     1.537 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_4/O
                         net (fo=2, routed)           0.776     2.313    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_4_n_0
    SLICE_X43Y77         LUT6 (Prop_lut6_I0_O)        0.105     2.418 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_8/O
                         net (fo=1, routed)           0.000     2.418    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_8_n_0
    SLICE_X43Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     2.858 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.858    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_n_0
    SLICE_X43Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     3.123 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__1/O[1]
                         net (fo=3, routed)           0.590     3.713    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__1_n_6
    SLICE_X45Y78         LUT3 (Prop_lut3_I0_O)        0.250     3.963 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0_i_1/O
                         net (fo=1, routed)           0.516     4.479    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0_i_1_n_0
    SLICE_X42Y78         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.327     4.806 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.806    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0_n_0
    SLICE_X42Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.906 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.906    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__1_n_0
    SLICE_X42Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.189     5.095 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__2/O[0]
                         net (fo=5, routed)           0.647     5.743    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul[15]
    SLICE_X47Y81         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_2_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000    16.667    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    18.007 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    19.010    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    12.483 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    14.197    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    14.274 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       1.386    15.660    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    12.745 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    14.199    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    14.276 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         1.228    15.504    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X47Y81         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_2_reg[15]/C
                         clock pessimism              0.406    15.910    
                         clock uncertainty           -0.091    15.819    
    SLICE_X47Y81         FDRE (Setup_fdre_C_D)       -0.172    15.647    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_2_reg[15]
  -------------------------------------------------------------------
                         required time                         15.647    
                         arrival time                          -5.743    
  -------------------------------------------------------------------
                         slack                                  9.905    

Slack (MET) :             9.929ns  (required time - arrival time)
  Source:                 urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_1_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@16.667ns - clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@0.000ns)
  Data Path Delay:        6.392ns  (logic 2.362ns (36.955%)  route 4.030ns (63.045%))
  Logic Levels:           8  (CARRY4=4 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.162ns = ( 15.504 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       1.552    -0.530    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -3.762 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.165    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085    -2.080 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         1.381    -0.699    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X43Y81         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y81         FDRE (Prop_fdre_C_Q)         0.379    -0.320 f  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/cnt_reg[1]/Q
                         net (fo=60, routed)          1.131     0.811    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/cnt_reg_n_0_[1]
    SLICE_X45Y77         LUT3 (Prop_lut3_I1_O)        0.115     0.926 f  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry_i_8/O
                         net (fo=22, routed)          0.345     1.270    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry_i_8_n_0
    SLICE_X44Y77         LUT6 (Prop_lut6_I2_O)        0.267     1.537 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_4/O
                         net (fo=2, routed)           0.776     2.313    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_4_n_0
    SLICE_X43Y77         LUT6 (Prop_lut6_I0_O)        0.105     2.418 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_8/O
                         net (fo=1, routed)           0.000     2.418    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_8_n_0
    SLICE_X43Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     2.858 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.858    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_n_0
    SLICE_X43Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     3.123 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__1/O[1]
                         net (fo=3, routed)           0.590     3.713    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__1_n_6
    SLICE_X45Y78         LUT3 (Prop_lut3_I0_O)        0.250     3.963 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0_i_1/O
                         net (fo=1, routed)           0.516     4.479    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0_i_1_n_0
    SLICE_X42Y78         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.327     4.806 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.806    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0_n_0
    SLICE_X42Y79         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.214     5.020 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__1/O[2]
                         net (fo=5, routed)           0.672     5.692    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul[13]
    SLICE_X45Y81         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000    16.667    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    18.007 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    19.010    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    12.483 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    14.197    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    14.274 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       1.386    15.660    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    12.745 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    14.199    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    14.276 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         1.228    15.504    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X45Y81         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_1_reg[13]/C
                         clock pessimism              0.406    15.910    
                         clock uncertainty           -0.091    15.819    
    SLICE_X45Y81         FDRE (Setup_fdre_C_D)       -0.198    15.621    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_1_reg[13]
  -------------------------------------------------------------------
                         required time                         15.621    
                         arrival time                          -5.692    
  -------------------------------------------------------------------
                         slack                                  9.929    

Slack (MET) :             9.962ns  (required time - arrival time)
  Source:                 urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_2_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@16.667ns - clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@0.000ns)
  Data Path Delay:        6.359ns  (logic 2.362ns (37.145%)  route 3.997ns (62.855%))
  Logic Levels:           8  (CARRY4=4 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.162ns = ( 15.504 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       1.552    -0.530    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -3.762 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.165    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085    -2.080 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         1.381    -0.699    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X43Y81         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y81         FDRE (Prop_fdre_C_Q)         0.379    -0.320 f  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/cnt_reg[1]/Q
                         net (fo=60, routed)          1.131     0.811    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/cnt_reg_n_0_[1]
    SLICE_X45Y77         LUT3 (Prop_lut3_I1_O)        0.115     0.926 f  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry_i_8/O
                         net (fo=22, routed)          0.345     1.270    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry_i_8_n_0
    SLICE_X44Y77         LUT6 (Prop_lut6_I2_O)        0.267     1.537 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_4/O
                         net (fo=2, routed)           0.776     2.313    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_4_n_0
    SLICE_X43Y77         LUT6 (Prop_lut6_I0_O)        0.105     2.418 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_8/O
                         net (fo=1, routed)           0.000     2.418    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_8_n_0
    SLICE_X43Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     2.858 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.858    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_n_0
    SLICE_X43Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     3.123 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__1/O[1]
                         net (fo=3, routed)           0.590     3.713    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__1_n_6
    SLICE_X45Y78         LUT3 (Prop_lut3_I0_O)        0.250     3.963 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0_i_1/O
                         net (fo=1, routed)           0.516     4.479    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0_i_1_n_0
    SLICE_X42Y78         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.327     4.806 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.806    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0_n_0
    SLICE_X42Y79         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.214     5.020 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__1/O[2]
                         net (fo=5, routed)           0.639     5.660    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul[13]
    SLICE_X47Y81         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_2_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000    16.667    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    18.007 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    19.010    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    12.483 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    14.197    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    14.274 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       1.386    15.660    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    12.745 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    14.199    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    14.276 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         1.228    15.504    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X47Y81         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_2_reg[13]/C
                         clock pessimism              0.406    15.910    
                         clock uncertainty           -0.091    15.819    
    SLICE_X47Y81         FDRE (Setup_fdre_C_D)       -0.198    15.621    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_2_reg[13]
  -------------------------------------------------------------------
                         required time                         15.621    
                         arrival time                          -5.660    
  -------------------------------------------------------------------
                         slack                                  9.962    

Slack (MET) :             9.978ns  (required time - arrival time)
  Source:                 urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@16.667ns - clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@0.000ns)
  Data Path Delay:        6.361ns  (logic 2.437ns (38.312%)  route 3.924ns (61.688%))
  Logic Levels:           9  (CARRY4=5 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.162ns = ( 15.504 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       1.552    -0.530    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -3.762 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.165    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085    -2.080 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         1.381    -0.699    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X43Y81         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y81         FDRE (Prop_fdre_C_Q)         0.379    -0.320 f  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/cnt_reg[1]/Q
                         net (fo=60, routed)          1.131     0.811    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/cnt_reg_n_0_[1]
    SLICE_X45Y77         LUT3 (Prop_lut3_I1_O)        0.115     0.926 f  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry_i_8/O
                         net (fo=22, routed)          0.345     1.270    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry_i_8_n_0
    SLICE_X44Y77         LUT6 (Prop_lut6_I2_O)        0.267     1.537 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_4/O
                         net (fo=2, routed)           0.776     2.313    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_4_n_0
    SLICE_X43Y77         LUT6 (Prop_lut6_I0_O)        0.105     2.418 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_8/O
                         net (fo=1, routed)           0.000     2.418    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_8_n_0
    SLICE_X43Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     2.858 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.858    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_n_0
    SLICE_X43Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     3.123 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__1/O[1]
                         net (fo=3, routed)           0.590     3.713    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__1_n_6
    SLICE_X45Y78         LUT3 (Prop_lut3_I0_O)        0.250     3.963 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0_i_1/O
                         net (fo=1, routed)           0.516     4.479    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0_i_1_n_0
    SLICE_X42Y78         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.327     4.806 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.806    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0_n_0
    SLICE_X42Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.906 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.906    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__1_n_0
    SLICE_X42Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.189     5.095 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__2/O[0]
                         net (fo=5, routed)           0.566     5.662    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul[15]
    SLICE_X48Y81         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000    16.667    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    18.007 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    19.010    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    12.483 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    14.197    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    14.274 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       1.386    15.660    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    12.745 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    14.199    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    14.276 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         1.228    15.504    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X48Y81         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_1_reg[15]/C
                         clock pessimism              0.406    15.910    
                         clock uncertainty           -0.091    15.819    
    SLICE_X48Y81         FDRE (Setup_fdre_C_D)       -0.180    15.639    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_1_reg[15]
  -------------------------------------------------------------------
                         required time                         15.639    
                         arrival time                          -5.662    
  -------------------------------------------------------------------
                         slack                                  9.978    

Slack (MET) :             9.998ns  (required time - arrival time)
  Source:                 urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_1_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@16.667ns - clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@0.000ns)
  Data Path Delay:        6.333ns  (logic 2.425ns (38.289%)  route 3.908ns (61.711%))
  Logic Levels:           8  (CARRY4=4 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.162ns = ( 15.504 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       1.552    -0.530    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -3.762 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.165    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085    -2.080 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         1.381    -0.699    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X43Y81         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y81         FDRE (Prop_fdre_C_Q)         0.379    -0.320 f  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/cnt_reg[1]/Q
                         net (fo=60, routed)          1.131     0.811    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/cnt_reg_n_0_[1]
    SLICE_X45Y77         LUT3 (Prop_lut3_I1_O)        0.115     0.926 f  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry_i_8/O
                         net (fo=22, routed)          0.345     1.270    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry_i_8_n_0
    SLICE_X44Y77         LUT6 (Prop_lut6_I2_O)        0.267     1.537 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_4/O
                         net (fo=2, routed)           0.776     2.313    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_4_n_0
    SLICE_X43Y77         LUT6 (Prop_lut6_I0_O)        0.105     2.418 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_8/O
                         net (fo=1, routed)           0.000     2.418    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_8_n_0
    SLICE_X43Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     2.858 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.858    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_n_0
    SLICE_X43Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     3.123 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__1/O[1]
                         net (fo=3, routed)           0.590     3.713    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__1_n_6
    SLICE_X45Y78         LUT3 (Prop_lut3_I0_O)        0.250     3.963 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0_i_1/O
                         net (fo=1, routed)           0.516     4.479    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0_i_1_n_0
    SLICE_X42Y78         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.327     4.806 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.806    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0_n_0
    SLICE_X42Y79         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277     5.083 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__1/O[3]
                         net (fo=5, routed)           0.551     5.634    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul[14]
    SLICE_X45Y81         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000    16.667    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    18.007 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    19.010    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    12.483 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    14.197    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    14.274 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       1.386    15.660    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    12.745 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    14.199    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    14.276 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         1.228    15.504    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X45Y81         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_1_reg[14]/C
                         clock pessimism              0.406    15.910    
                         clock uncertainty           -0.091    15.819    
    SLICE_X45Y81         FDRE (Setup_fdre_C_D)       -0.187    15.632    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_1_reg[14]
  -------------------------------------------------------------------
                         required time                         15.632    
                         arrival time                          -5.634    
  -------------------------------------------------------------------
                         slack                                  9.998    

Slack (MET) :             10.007ns  (required time - arrival time)
  Source:                 urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_3_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@16.667ns - clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@0.000ns)
  Data Path Delay:        6.321ns  (logic 2.437ns (38.556%)  route 3.884ns (61.444%))
  Logic Levels:           9  (CARRY4=5 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.161ns = ( 15.505 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       1.552    -0.530    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -3.762 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.165    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085    -2.080 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         1.381    -0.699    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X43Y81         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y81         FDRE (Prop_fdre_C_Q)         0.379    -0.320 f  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/cnt_reg[1]/Q
                         net (fo=60, routed)          1.131     0.811    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/cnt_reg_n_0_[1]
    SLICE_X45Y77         LUT3 (Prop_lut3_I1_O)        0.115     0.926 f  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry_i_8/O
                         net (fo=22, routed)          0.345     1.270    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry_i_8_n_0
    SLICE_X44Y77         LUT6 (Prop_lut6_I2_O)        0.267     1.537 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_4/O
                         net (fo=2, routed)           0.776     2.313    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_4_n_0
    SLICE_X43Y77         LUT6 (Prop_lut6_I0_O)        0.105     2.418 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_8/O
                         net (fo=1, routed)           0.000     2.418    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_8_n_0
    SLICE_X43Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     2.858 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.858    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_n_0
    SLICE_X43Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     3.123 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__1/O[1]
                         net (fo=3, routed)           0.590     3.713    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__1_n_6
    SLICE_X45Y78         LUT3 (Prop_lut3_I0_O)        0.250     3.963 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0_i_1/O
                         net (fo=1, routed)           0.516     4.479    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0_i_1_n_0
    SLICE_X42Y78         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.327     4.806 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.806    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0_n_0
    SLICE_X42Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.906 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.906    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__1_n_0
    SLICE_X42Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.189     5.095 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__2/O[0]
                         net (fo=5, routed)           0.526     5.622    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul[15]
    SLICE_X45Y82         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_3_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000    16.667    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    18.007 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    19.010    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    12.483 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    14.197    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    14.274 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       1.386    15.660    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    12.745 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    14.199    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    14.276 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         1.229    15.505    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X45Y82         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_3_reg[15]/C
                         clock pessimism              0.406    15.911    
                         clock uncertainty           -0.091    15.820    
    SLICE_X45Y82         FDRE (Setup_fdre_C_D)       -0.192    15.628    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_3_reg[15]
  -------------------------------------------------------------------
                         required time                         15.628    
                         arrival time                          -5.622    
  -------------------------------------------------------------------
                         slack                                 10.007    

Slack (MET) :             10.014ns  (required time - arrival time)
  Source:                 urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_3_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@16.667ns - clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@0.000ns)
  Data Path Delay:        6.314ns  (logic 2.425ns (38.406%)  route 3.889ns (61.594%))
  Logic Levels:           8  (CARRY4=4 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.161ns = ( 15.505 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       1.552    -0.530    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -3.762 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.165    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085    -2.080 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         1.381    -0.699    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X43Y81         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y81         FDRE (Prop_fdre_C_Q)         0.379    -0.320 f  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/cnt_reg[1]/Q
                         net (fo=60, routed)          1.131     0.811    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/cnt_reg_n_0_[1]
    SLICE_X45Y77         LUT3 (Prop_lut3_I1_O)        0.115     0.926 f  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry_i_8/O
                         net (fo=22, routed)          0.345     1.270    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry_i_8_n_0
    SLICE_X44Y77         LUT6 (Prop_lut6_I2_O)        0.267     1.537 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_4/O
                         net (fo=2, routed)           0.776     2.313    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_4_n_0
    SLICE_X43Y77         LUT6 (Prop_lut6_I0_O)        0.105     2.418 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_8/O
                         net (fo=1, routed)           0.000     2.418    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_8_n_0
    SLICE_X43Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     2.858 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.858    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_n_0
    SLICE_X43Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     3.123 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__1/O[1]
                         net (fo=3, routed)           0.590     3.713    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__1_n_6
    SLICE_X45Y78         LUT3 (Prop_lut3_I0_O)        0.250     3.963 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0_i_1/O
                         net (fo=1, routed)           0.516     4.479    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0_i_1_n_0
    SLICE_X42Y78         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.327     4.806 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.806    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0_n_0
    SLICE_X42Y79         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277     5.083 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__1/O[3]
                         net (fo=5, routed)           0.531     5.615    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul[14]
    SLICE_X45Y82         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_3_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000    16.667    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    18.007 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    19.010    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    12.483 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    14.197    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    14.274 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       1.386    15.660    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    12.745 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    14.199    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    14.276 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         1.229    15.505    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X45Y82         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_3_reg[14]/C
                         clock pessimism              0.406    15.911    
                         clock uncertainty           -0.091    15.820    
    SLICE_X45Y82         FDRE (Setup_fdre_C_D)       -0.192    15.628    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_3_reg[14]
  -------------------------------------------------------------------
                         required time                         15.628    
                         arrival time                          -5.615    
  -------------------------------------------------------------------
                         slack                                 10.014    

Slack (MET) :             10.014ns  (required time - arrival time)
  Source:                 urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_2_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@16.667ns - clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@0.000ns)
  Data Path Delay:        6.317ns  (logic 2.425ns (38.386%)  route 3.892ns (61.614%))
  Logic Levels:           8  (CARRY4=4 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.162ns = ( 15.504 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       1.552    -0.530    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -3.762 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.165    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085    -2.080 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         1.381    -0.699    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X43Y81         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y81         FDRE (Prop_fdre_C_Q)         0.379    -0.320 f  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/cnt_reg[1]/Q
                         net (fo=60, routed)          1.131     0.811    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/cnt_reg_n_0_[1]
    SLICE_X45Y77         LUT3 (Prop_lut3_I1_O)        0.115     0.926 f  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry_i_8/O
                         net (fo=22, routed)          0.345     1.270    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry_i_8_n_0
    SLICE_X44Y77         LUT6 (Prop_lut6_I2_O)        0.267     1.537 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_4/O
                         net (fo=2, routed)           0.776     2.313    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_4_n_0
    SLICE_X43Y77         LUT6 (Prop_lut6_I0_O)        0.105     2.418 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_8/O
                         net (fo=1, routed)           0.000     2.418    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_8_n_0
    SLICE_X43Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     2.858 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.858    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_n_0
    SLICE_X43Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     3.123 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__1/O[1]
                         net (fo=3, routed)           0.590     3.713    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__1_n_6
    SLICE_X45Y78         LUT3 (Prop_lut3_I0_O)        0.250     3.963 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0_i_1/O
                         net (fo=1, routed)           0.516     4.479    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0_i_1_n_0
    SLICE_X42Y78         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.327     4.806 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.806    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0_n_0
    SLICE_X42Y79         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277     5.083 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__1/O[3]
                         net (fo=5, routed)           0.535     5.618    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul[14]
    SLICE_X47Y81         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_2_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000    16.667    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    18.007 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    19.010    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    12.483 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    14.197    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    14.274 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       1.386    15.660    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    12.745 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    14.199    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    14.276 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         1.228    15.504    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X47Y81         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_2_reg[14]/C
                         clock pessimism              0.406    15.910    
                         clock uncertainty           -0.091    15.819    
    SLICE_X47Y81         FDRE (Setup_fdre_C_D)       -0.187    15.632    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_2_reg[14]
  -------------------------------------------------------------------
                         required time                         15.632    
                         arrival time                          -5.618    
  -------------------------------------------------------------------
                         slack                                 10.014    

Slack (MET) :             10.095ns  (required time - arrival time)
  Source:                 urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_3_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@16.667ns - clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@0.000ns)
  Data Path Delay:        6.297ns  (logic 2.417ns (38.382%)  route 3.880ns (61.618%))
  Logic Levels:           8  (CARRY4=4 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.161ns = ( 15.505 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    0.438ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       1.552    -0.530    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -3.762 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.165    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085    -2.080 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         1.381    -0.699    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X43Y81         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y81         FDRE (Prop_fdre_C_Q)         0.379    -0.320 f  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/cnt_reg[1]/Q
                         net (fo=60, routed)          1.131     0.811    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/cnt_reg_n_0_[1]
    SLICE_X45Y77         LUT3 (Prop_lut3_I1_O)        0.115     0.926 f  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry_i_8/O
                         net (fo=22, routed)          0.345     1.270    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry_i_8_n_0
    SLICE_X44Y77         LUT6 (Prop_lut6_I2_O)        0.267     1.537 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_4/O
                         net (fo=2, routed)           0.776     2.313    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_4_n_0
    SLICE_X43Y77         LUT6 (Prop_lut6_I0_O)        0.105     2.418 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_8/O
                         net (fo=1, routed)           0.000     2.418    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_8_n_0
    SLICE_X43Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     2.858 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.858    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_n_0
    SLICE_X43Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     3.123 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__1/O[1]
                         net (fo=3, routed)           0.590     3.713    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__1_n_6
    SLICE_X45Y78         LUT3 (Prop_lut3_I0_O)        0.250     3.963 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0_i_1/O
                         net (fo=1, routed)           0.516     4.479    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0_i_1_n_0
    SLICE_X42Y78         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.327     4.806 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.806    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0_n_0
    SLICE_X42Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.269     5.075 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__1/O[1]
                         net (fo=5, routed)           0.523     5.598    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul[12]
    SLICE_X42Y81         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_3_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000    16.667    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    18.007 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    19.010    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    12.483 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    14.197    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    14.274 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       1.386    15.660    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    12.745 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    14.199    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    14.276 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         1.229    15.505    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X42Y81         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_3_reg[12]/C
                         clock pessimism              0.438    15.943    
                         clock uncertainty           -0.091    15.852    
    SLICE_X42Y81         FDRE (Setup_fdre_C_D)       -0.159    15.693    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_3_reg[12]
  -------------------------------------------------------------------
                         required time                         15.693    
                         arrival time                          -5.598    
  -------------------------------------------------------------------
                         slack                                 10.095    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@0.000ns - clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.141ns (68.843%)  route 0.064ns (31.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.877ns
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       0.597    -0.611    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.760 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.231    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.205 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         0.569    -0.637    urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X56Y77         FDRE                                         r  urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.496 r  urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.064    -0.432    urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/s_level_out_d1_cdc_to
    SLICE_X56Y77         FDRE                                         r  urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       0.864    -0.851    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.318 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.742    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.713 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         0.836    -0.877    urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X56Y77         FDRE                                         r  urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.241    -0.637    
    SLICE_X56Y77         FDRE (Hold_fdre_C_D)         0.075    -0.562    urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.562    
                         arrival time                          -0.432    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@0.000ns - clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.141ns (66.509%)  route 0.071ns (33.491%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.877ns
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       0.597    -0.611    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.760 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.231    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.205 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         0.569    -0.637    urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/slowest_sync_clk
    SLICE_X56Y77         FDRE                                         r  urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.496 r  urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/Q
                         net (fo=2, routed)           0.071    -0.425    urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/p_1_in
    SLICE_X56Y77         FDRE                                         r  urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       0.864    -0.851    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.318 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.742    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.713 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         0.836    -0.877    urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/slowest_sync_clk
    SLICE_X56Y77         FDRE                                         r  urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
                         clock pessimism              0.241    -0.637    
    SLICE_X56Y77         FDRE (Hold_fdre_C_D)         0.078    -0.559    urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]
  -------------------------------------------------------------------
                         required time                          0.559    
                         arrival time                          -0.425    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 urllc_fifo_core_i/core/reset_dynamic/U0/SEQ/pr_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/core/reset_dynamic/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@0.000ns - clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.186ns (67.282%)  route 0.090ns (32.718%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.878ns
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       0.597    -0.611    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.760 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.231    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.205 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         0.568    -0.638    urllc_fifo_core_i/core/reset_dynamic/U0/SEQ/slowest_sync_clk
    SLICE_X55Y78         FDSE                                         r  urllc_fifo_core_i/core/reset_dynamic/U0/SEQ/pr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y78         FDSE (Prop_fdse_C_Q)         0.141    -0.497 f  urllc_fifo_core_i/core/reset_dynamic/U0/SEQ/pr_reg/Q
                         net (fo=2, routed)           0.090    -0.406    urllc_fifo_core_i/core/reset_dynamic/U0/SEQ/Pr_out
    SLICE_X54Y78         LUT1 (Prop_lut1_I0_O)        0.045    -0.361 r  urllc_fifo_core_i/core/reset_dynamic/U0/SEQ/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_i_1/O
                         net (fo=1, routed)           0.000    -0.361    urllc_fifo_core_i/core/reset_dynamic/U0/SEQ_n_4
    SLICE_X54Y78         FDRE                                         r  urllc_fifo_core_i/core/reset_dynamic/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       0.864    -0.851    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.318 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.742    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.713 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         0.835    -0.878    urllc_fifo_core_i/core/reset_dynamic/U0/slowest_sync_clk
    SLICE_X54Y78         FDRE                                         r  urllc_fifo_core_i/core/reset_dynamic/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                         clock pessimism              0.254    -0.625    
    SLICE_X54Y78         FDRE (Hold_fdre_C_D)         0.121    -0.504    urllc_fifo_core_i/core/reset_dynamic/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                          -0.361    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@0.000ns - clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.792%)  route 0.055ns (25.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -0.634ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       0.597    -0.611    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.760 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.231    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.205 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         0.572    -0.634    urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X54Y82         FDRE                                         r  urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y82         FDRE (Prop_fdre_C_Q)         0.164    -0.470 r  urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.055    -0.414    urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/s_level_out_d1_cdc_to
    SLICE_X54Y82         FDRE                                         r  urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       0.864    -0.851    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.318 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.742    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.713 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         0.839    -0.874    urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X54Y82         FDRE                                         r  urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.241    -0.634    
    SLICE_X54Y82         FDRE (Hold_fdre_C_D)         0.060    -0.574    urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.574    
                         arrival time                          -0.414    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/lpf_asr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@0.000ns - clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.226ns (78.959%)  route 0.060ns (21.041%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.877ns
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       0.597    -0.611    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.760 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.231    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.205 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         0.569    -0.637    urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/slowest_sync_clk
    SLICE_X56Y77         FDRE                                         r  urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y77         FDRE (Prop_fdre_C_Q)         0.128    -0.509 r  urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/Q
                         net (fo=1, routed)           0.060    -0.448    urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/asr_lpf[0]
    SLICE_X56Y77         LUT5 (Prop_lut5_I4_O)        0.098    -0.350 r  urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/lpf_asr_i_1/O
                         net (fo=1, routed)           0.000    -0.350    urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX_n_0
    SLICE_X56Y77         FDRE                                         r  urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/lpf_asr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       0.864    -0.851    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.318 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.742    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.713 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         0.836    -0.877    urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/slowest_sync_clk
    SLICE_X56Y77         FDRE                                         r  urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/lpf_asr_reg/C
                         clock pessimism              0.241    -0.637    
    SLICE_X56Y77         FDRE (Hold_fdre_C_D)         0.092    -0.545    urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/lpf_asr_reg
  -------------------------------------------------------------------
                         required time                          0.545    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/lpf_exr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@0.000ns - clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.246ns (78.090%)  route 0.069ns (21.910%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.878ns
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       0.597    -0.611    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.760 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.231    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.205 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         0.568    -0.638    urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/slowest_sync_clk
    SLICE_X54Y78         FDRE                                         r  urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y78         FDRE (Prop_fdre_C_Q)         0.148    -0.490 r  urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/Q
                         net (fo=2, routed)           0.069    -0.420    urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/p_3_out[2]
    SLICE_X54Y78         LUT5 (Prop_lut5_I2_O)        0.098    -0.322 r  urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/lpf_exr_i_1/O
                         net (fo=1, routed)           0.000    -0.322    urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT_n_0
    SLICE_X54Y78         FDRE                                         r  urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/lpf_exr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       0.864    -0.851    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.318 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.742    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.713 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         0.835    -0.878    urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/slowest_sync_clk
    SLICE_X54Y78         FDRE                                         r  urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/lpf_exr_reg/C
                         clock pessimism              0.241    -0.638    
    SLICE_X54Y78         FDRE (Hold_fdre_C_D)         0.120    -0.518    urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/lpf_exr_reg
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                          -0.322    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@0.000ns - clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.487%)  route 0.116ns (47.513%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.877ns
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       0.597    -0.611    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.760 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.231    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.205 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         0.569    -0.637    urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X56Y77         FDRE                                         r  urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y77         FDRE (Prop_fdre_C_Q)         0.128    -0.509 r  urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/Q
                         net (fo=1, routed)           0.116    -0.393    urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/s_level_out_d2
    SLICE_X56Y77         FDRE                                         r  urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       0.864    -0.851    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.318 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.742    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.713 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         0.836    -0.877    urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X56Y77         FDRE                                         r  urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
                         clock pessimism              0.241    -0.637    
    SLICE_X56Y77         FDRE (Hold_fdre_C_D)         0.017    -0.620    urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3
  -------------------------------------------------------------------
                         required time                          0.620    
                         arrival time                          -0.393    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 urllc_fifo_core_i/core/reset_dynamic/U0/SEQ/Core_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/core/reset_dynamic/U0/SEQ/from_sys_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@0.000ns - clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.183ns (54.071%)  route 0.155ns (45.929%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.904ns
    Source Clock Delay      (SCD):    -0.662ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       0.597    -0.611    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.760 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.231    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.205 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         0.544    -0.662    urllc_fifo_core_i/core/reset_dynamic/U0/SEQ/slowest_sync_clk
    SLICE_X53Y77         FDSE                                         r  urllc_fifo_core_i/core/reset_dynamic/U0/SEQ/Core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y77         FDSE (Prop_fdse_C_Q)         0.141    -0.521 r  urllc_fifo_core_i/core/reset_dynamic/U0/SEQ/Core_reg/Q
                         net (fo=2, routed)           0.155    -0.365    urllc_fifo_core_i/core/reset_dynamic/U0/SEQ/MB_out
    SLICE_X53Y77         LUT2 (Prop_lut2_I0_O)        0.042    -0.323 r  urllc_fifo_core_i/core/reset_dynamic/U0/SEQ/from_sys_i_1/O
                         net (fo=1, routed)           0.000    -0.323    urllc_fifo_core_i/core/reset_dynamic/U0/SEQ/from_sys_i_1_n_0
    SLICE_X53Y77         FDSE                                         r  urllc_fifo_core_i/core/reset_dynamic/U0/SEQ/from_sys_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       0.864    -0.851    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.318 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.742    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.713 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         0.809    -0.904    urllc_fifo_core_i/core/reset_dynamic/U0/SEQ/slowest_sync_clk
    SLICE_X53Y77         FDSE                                         r  urllc_fifo_core_i/core/reset_dynamic/U0/SEQ/from_sys_reg/C
                         clock pessimism              0.243    -0.662    
    SLICE_X53Y77         FDSE (Hold_fdse_C_D)         0.107    -0.555    urllc_fifo_core_i/core/reset_dynamic/U0/SEQ/from_sys_reg
  -------------------------------------------------------------------
                         required time                          0.555    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 urllc_fifo_core_i/core/reset_dynamic/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/core/reset_dynamic/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@0.000ns - clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.186ns (54.806%)  route 0.153ns (45.194%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.903ns
    Source Clock Delay      (SCD):    -0.662ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       0.597    -0.611    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.760 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.231    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.205 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         0.544    -0.662    urllc_fifo_core_i/core/reset_dynamic/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X52Y78         FDRE                                         r  urllc_fifo_core_i/core/reset_dynamic/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.521 r  urllc_fifo_core_i/core/reset_dynamic/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/Q
                         net (fo=6, routed)           0.153    -0.367    urllc_fifo_core_i/core/reset_dynamic/U0/SEQ/SEQ_COUNTER/Q[1]
    SLICE_X52Y78         LUT6 (Prop_lut6_I1_O)        0.045    -0.322 r  urllc_fifo_core_i/core/reset_dynamic/U0/SEQ/SEQ_COUNTER/q_int[5]_i_2/O
                         net (fo=1, routed)           0.000    -0.322    urllc_fifo_core_i/core/reset_dynamic/U0/SEQ/SEQ_COUNTER/q_int0[5]
    SLICE_X52Y78         FDRE                                         r  urllc_fifo_core_i/core/reset_dynamic/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       0.864    -0.851    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.318 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.742    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.713 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         0.810    -0.903    urllc_fifo_core_i/core/reset_dynamic/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X52Y78         FDRE                                         r  urllc_fifo_core_i/core/reset_dynamic/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/C
                         clock pessimism              0.242    -0.662    
    SLICE_X52Y78         FDRE (Hold_fdre_C_D)         0.092    -0.570    urllc_fifo_core_i/core/reset_dynamic/U0/SEQ/SEQ_COUNTER/q_int_reg[5]
  -------------------------------------------------------------------
                         required time                          0.570    
                         arrival time                          -0.322    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 urllc_fifo_core_i/core/reset_dynamic/U0/SEQ/Core_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/core/reset_dynamic/U0/SEQ/Core_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@0.000ns - clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.474%)  route 0.155ns (45.526%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.904ns
    Source Clock Delay      (SCD):    -0.662ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       0.597    -0.611    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.760 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.231    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.205 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         0.544    -0.662    urllc_fifo_core_i/core/reset_dynamic/U0/SEQ/slowest_sync_clk
    SLICE_X53Y77         FDSE                                         r  urllc_fifo_core_i/core/reset_dynamic/U0/SEQ/Core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y77         FDSE (Prop_fdse_C_Q)         0.141    -0.521 r  urllc_fifo_core_i/core/reset_dynamic/U0/SEQ/Core_reg/Q
                         net (fo=2, routed)           0.155    -0.365    urllc_fifo_core_i/core/reset_dynamic/U0/SEQ/MB_out
    SLICE_X53Y77         LUT2 (Prop_lut2_I0_O)        0.045    -0.320 r  urllc_fifo_core_i/core/reset_dynamic/U0/SEQ/Core_i_1/O
                         net (fo=1, routed)           0.000    -0.320    urllc_fifo_core_i/core/reset_dynamic/U0/SEQ/Core_i_1_n_0
    SLICE_X53Y77         FDSE                                         r  urllc_fifo_core_i/core/reset_dynamic/U0/SEQ/Core_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       0.864    -0.851    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.318 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.742    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.713 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         0.809    -0.904    urllc_fifo_core_i/core/reset_dynamic/U0/SEQ/slowest_sync_clk
    SLICE_X53Y77         FDSE                                         r  urllc_fifo_core_i/core/reset_dynamic/U0/SEQ/Core_reg/C
                         clock pessimism              0.243    -0.662    
    SLICE_X53Y77         FDSE (Hold_fdse_C_D)         0.091    -0.571    urllc_fifo_core_i/core/reset_dynamic/U0/SEQ/Core_reg
  -------------------------------------------------------------------
                         required time                          0.571    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.250    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
Waveform(ns):       { 0.000 8.333 }
Period(ns):         16.667
Sources:            { urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         16.667      15.074     BUFGCTRL_X0Y1    urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         16.667      15.418     MMCME2_ADV_X1Y0  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667     SLICE_X45Y78     urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667     SLICE_X43Y83     urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/cnt_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667     SLICE_X41Y83     urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/cnt_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667     SLICE_X41Y83     urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/cnt_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667     SLICE_X43Y84     urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/cnt_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667     SLICE_X43Y84     urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/cnt_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667     SLICE_X41Y84     urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/cnt_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667     SLICE_X43Y81     urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/cnt_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       16.667      196.693    MMCME2_ADV_X1Y0  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         8.333       7.479      SLICE_X54Y77     urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         8.333       7.479      SLICE_X54Y77     urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X43Y83     urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/cnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X41Y83     urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/cnt_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X41Y83     urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/cnt_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X43Y84     urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/cnt_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X43Y84     urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/cnt_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X41Y84     urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/cnt_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X43Y81     urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X43Y81     urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/cnt_reg[2]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         8.333       7.479      SLICE_X54Y77     urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         8.333       7.479      SLICE_X54Y77     urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X45Y78     urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X43Y83     urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X41Y83     urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X41Y83     urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/cnt_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X43Y84     urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/cnt_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X43Y84     urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/cnt_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X41Y84     urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/cnt_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X43Y81     urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/cnt_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_urllc_fifo_core_clk_dynamic_0
  To Clock:  clkfbout_urllc_fifo_core_clk_dynamic_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       15.074ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_urllc_fifo_core_clk_dynamic_0
Waveform(ns):       { 0.000 8.333 }
Period(ns):         16.667
Sources:            { urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         16.667      15.074     BUFGCTRL_X0Y2    urllc_fifo_core_i/core/clk_dynamic/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         16.667      15.418     MMCME2_ADV_X1Y0  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         16.667      15.418     MMCME2_ADV_X1Y0  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       16.667      83.333     MMCME2_ADV_X1Y0  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       16.667      196.693    MMCME2_ADV_X1Y0  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_urllc_fifo_core_clk_static_0
  To Clock:  clkfbout_urllc_fifo_core_clk_static_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_urllc_fifo_core_clk_static_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         20.000      18.408     BUFGCTRL_X0Y17   urllc_fifo_core_i/core/clk_static/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y2  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       26.504ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.089ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.370ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             26.504ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.428ns  (logic 1.486ns (23.116%)  route 4.942ns (76.884%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.036ns = ( 36.036 - 33.000 ) 
    Source Clock Delay      (SCD):    3.464ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.925     1.925    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.010 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.454     3.464    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X86Y51         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y51         FDRE (Prop_fdre_C_Q)         0.398     3.862 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          2.009     5.871    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X88Y45         LUT4 (Prop_lut4_I2_O)        0.235     6.106 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_23/O
                         net (fo=2, routed)           0.856     6.962    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[9]
    SLICE_X89Y47         LUT6 (Prop_lut6_I4_O)        0.105     7.067 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12/O
                         net (fo=1, routed)           0.000     7.067    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12_n_0
    SLICE_X89Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     7.507 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.507    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X89Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.605 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.195     8.800    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X85Y51         LUT5 (Prop_lut5_I1_O)        0.105     8.905 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.882     9.787    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X83Y51         LUT3 (Prop_lut3_I1_O)        0.105     9.892 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     9.892    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1_n_0
    SLICE_X83Y51         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.663    34.663    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.740 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.296    36.036    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X83Y51         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C
                         clock pessimism              0.366    36.402    
                         clock uncertainty           -0.035    36.367    
    SLICE_X83Y51         FDRE (Setup_fdre_C_D)        0.030    36.397    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         36.397    
                         arrival time                          -9.892    
  -------------------------------------------------------------------
                         slack                                 26.504    

Slack (MET) :             26.506ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.428ns  (logic 1.486ns (23.116%)  route 4.942ns (76.884%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.036ns = ( 36.036 - 33.000 ) 
    Source Clock Delay      (SCD):    3.464ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.925     1.925    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.010 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.454     3.464    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X86Y51         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y51         FDRE (Prop_fdre_C_Q)         0.398     3.862 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          2.009     5.871    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X88Y45         LUT4 (Prop_lut4_I2_O)        0.235     6.106 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_23/O
                         net (fo=2, routed)           0.856     6.962    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[9]
    SLICE_X89Y47         LUT6 (Prop_lut6_I4_O)        0.105     7.067 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12/O
                         net (fo=1, routed)           0.000     7.067    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12_n_0
    SLICE_X89Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     7.507 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.507    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X89Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.605 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.195     8.800    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X85Y51         LUT5 (Prop_lut5_I1_O)        0.105     8.905 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.882     9.787    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X83Y51         LUT3 (Prop_lut3_I1_O)        0.105     9.892 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1/O
                         net (fo=1, routed)           0.000     9.892    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1_n_0
    SLICE_X83Y51         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.663    34.663    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.740 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.296    36.036    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X83Y51         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C
                         clock pessimism              0.366    36.402    
                         clock uncertainty           -0.035    36.367    
    SLICE_X83Y51         FDRE (Setup_fdre_C_D)        0.032    36.399    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         36.399    
                         arrival time                          -9.892    
  -------------------------------------------------------------------
                         slack                                 26.506    

Slack (MET) :             26.769ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.164ns  (logic 1.486ns (24.109%)  route 4.678ns (75.891%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.036ns = ( 36.036 - 33.000 ) 
    Source Clock Delay      (SCD):    3.464ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.925     1.925    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.010 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.454     3.464    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X86Y51         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y51         FDRE (Prop_fdre_C_Q)         0.398     3.862 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          2.009     5.871    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X88Y45         LUT4 (Prop_lut4_I2_O)        0.235     6.106 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_23/O
                         net (fo=2, routed)           0.856     6.962    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[9]
    SLICE_X89Y47         LUT6 (Prop_lut6_I4_O)        0.105     7.067 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12/O
                         net (fo=1, routed)           0.000     7.067    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12_n_0
    SLICE_X89Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     7.507 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.507    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X89Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.605 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.195     8.800    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X85Y51         LUT5 (Prop_lut5_I1_O)        0.105     8.905 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.618     9.523    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X84Y51         LUT3 (Prop_lut3_I1_O)        0.105     9.628 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     9.628    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1_n_0
    SLICE_X84Y51         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.663    34.663    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.740 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.296    36.036    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X84Y51         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/C
                         clock pessimism              0.366    36.402    
                         clock uncertainty           -0.035    36.367    
    SLICE_X84Y51         FDRE (Setup_fdre_C_D)        0.030    36.397    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         36.397    
                         arrival time                          -9.628    
  -------------------------------------------------------------------
                         slack                                 26.769    

Slack (MET) :             26.774ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.160ns  (logic 1.486ns (24.122%)  route 4.674ns (75.878%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.036ns = ( 36.036 - 33.000 ) 
    Source Clock Delay      (SCD):    3.464ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.925     1.925    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.010 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.454     3.464    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X86Y51         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y51         FDRE (Prop_fdre_C_Q)         0.398     3.862 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          2.009     5.871    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X88Y45         LUT4 (Prop_lut4_I2_O)        0.235     6.106 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_23/O
                         net (fo=2, routed)           0.856     6.962    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[9]
    SLICE_X89Y47         LUT6 (Prop_lut6_I4_O)        0.105     7.067 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12/O
                         net (fo=1, routed)           0.000     7.067    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12_n_0
    SLICE_X89Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     7.507 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.507    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X89Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.605 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.195     8.800    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X85Y51         LUT5 (Prop_lut5_I1_O)        0.105     8.905 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.614     9.519    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X84Y51         LUT3 (Prop_lut3_I1_O)        0.105     9.624 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1/O
                         net (fo=1, routed)           0.000     9.624    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1_n_0
    SLICE_X84Y51         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.663    34.663    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.740 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.296    36.036    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X84Y51         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C
                         clock pessimism              0.366    36.402    
                         clock uncertainty           -0.035    36.367    
    SLICE_X84Y51         FDRE (Setup_fdre_C_D)        0.032    36.399    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         36.399    
                         arrival time                          -9.624    
  -------------------------------------------------------------------
                         slack                                 26.774    

Slack (MET) :             26.795ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.246ns  (logic 1.486ns (23.791%)  route 4.760ns (76.209%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.036ns = ( 36.036 - 33.000 ) 
    Source Clock Delay      (SCD):    3.464ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.925     1.925    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.010 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.454     3.464    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X86Y51         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y51         FDRE (Prop_fdre_C_Q)         0.398     3.862 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          2.009     5.871    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X88Y45         LUT4 (Prop_lut4_I2_O)        0.235     6.106 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_23/O
                         net (fo=2, routed)           0.856     6.962    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[9]
    SLICE_X89Y47         LUT6 (Prop_lut6_I4_O)        0.105     7.067 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12/O
                         net (fo=1, routed)           0.000     7.067    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12_n_0
    SLICE_X89Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     7.507 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.507    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X89Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.605 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.195     8.800    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X85Y51         LUT5 (Prop_lut5_I1_O)        0.105     8.905 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.700     9.605    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X86Y51         LUT6 (Prop_lut6_I2_O)        0.105     9.710 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     9.710    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1_n_0
    SLICE_X86Y51         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.663    34.663    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.740 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.296    36.036    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X86Y51         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/C
                         clock pessimism              0.428    36.464    
                         clock uncertainty           -0.035    36.429    
    SLICE_X86Y51         FDRE (Setup_fdre_C_D)        0.076    36.505    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         36.505    
                         arrival time                          -9.710    
  -------------------------------------------------------------------
                         slack                                 26.795    

Slack (MET) :             26.842ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.093ns  (logic 1.486ns (24.389%)  route 4.607ns (75.611%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.036ns = ( 36.036 - 33.000 ) 
    Source Clock Delay      (SCD):    3.464ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.925     1.925    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.010 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.454     3.464    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X86Y51         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y51         FDRE (Prop_fdre_C_Q)         0.398     3.862 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          2.009     5.871    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X88Y45         LUT4 (Prop_lut4_I2_O)        0.235     6.106 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_23/O
                         net (fo=2, routed)           0.856     6.962    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[9]
    SLICE_X89Y47         LUT6 (Prop_lut6_I4_O)        0.105     7.067 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12/O
                         net (fo=1, routed)           0.000     7.067    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12_n_0
    SLICE_X89Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     7.507 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.507    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X89Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.605 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.195     8.800    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X85Y51         LUT5 (Prop_lut5_I1_O)        0.105     8.905 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.547     9.452    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X84Y51         LUT3 (Prop_lut3_I1_O)        0.105     9.557 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1/O
                         net (fo=1, routed)           0.000     9.557    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1_n_0
    SLICE_X84Y51         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.663    34.663    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.740 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.296    36.036    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X84Y51         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/C
                         clock pessimism              0.366    36.402    
                         clock uncertainty           -0.035    36.367    
    SLICE_X84Y51         FDRE (Setup_fdre_C_D)        0.032    36.399    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         36.399    
                         arrival time                          -9.557    
  -------------------------------------------------------------------
                         slack                                 26.842    

Slack (MET) :             26.934ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.000ns  (logic 1.486ns (24.765%)  route 4.514ns (75.235%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.036ns = ( 36.036 - 33.000 ) 
    Source Clock Delay      (SCD):    3.464ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.925     1.925    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.010 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.454     3.464    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X86Y51         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y51         FDRE (Prop_fdre_C_Q)         0.398     3.862 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          2.009     5.871    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X88Y45         LUT4 (Prop_lut4_I2_O)        0.235     6.106 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_23/O
                         net (fo=2, routed)           0.856     6.962    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[9]
    SLICE_X89Y47         LUT6 (Prop_lut6_I4_O)        0.105     7.067 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12/O
                         net (fo=1, routed)           0.000     7.067    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12_n_0
    SLICE_X89Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     7.507 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.507    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X89Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.605 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.195     8.800    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X85Y51         LUT5 (Prop_lut5_I1_O)        0.105     8.905 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.454     9.359    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X83Y51         LUT3 (Prop_lut3_I1_O)        0.105     9.464 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1/O
                         net (fo=1, routed)           0.000     9.464    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1_n_0
    SLICE_X83Y51         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.663    34.663    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.740 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.296    36.036    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X83Y51         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/C
                         clock pessimism              0.366    36.402    
                         clock uncertainty           -0.035    36.367    
    SLICE_X83Y51         FDRE (Setup_fdre_C_D)        0.032    36.399    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         36.399    
                         arrival time                          -9.464    
  -------------------------------------------------------------------
                         slack                                 26.934    

Slack (MET) :             27.473ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.460ns  (logic 1.486ns (27.217%)  route 3.974ns (72.783%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.036ns = ( 36.036 - 33.000 ) 
    Source Clock Delay      (SCD):    3.464ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.925     1.925    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.010 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.454     3.464    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X86Y51         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y51         FDRE (Prop_fdre_C_Q)         0.398     3.862 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          2.009     5.871    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X88Y45         LUT4 (Prop_lut4_I2_O)        0.235     6.106 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_23/O
                         net (fo=2, routed)           0.856     6.962    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[9]
    SLICE_X89Y47         LUT6 (Prop_lut6_I4_O)        0.105     7.067 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12/O
                         net (fo=1, routed)           0.000     7.067    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12_n_0
    SLICE_X89Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     7.507 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.507    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X89Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.605 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.766     8.371    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X85Y51         LUT6 (Prop_lut6_I5_O)        0.105     8.476 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_2/O
                         net (fo=1, routed)           0.343     8.819    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_2_n_0
    SLICE_X85Y51         LUT6 (Prop_lut6_I5_O)        0.105     8.924 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     8.924    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1_n_0
    SLICE_X85Y51         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.663    34.663    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.740 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.296    36.036    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X85Y51         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/C
                         clock pessimism              0.366    36.402    
                         clock uncertainty           -0.035    36.367    
    SLICE_X85Y51         FDRE (Setup_fdre_C_D)        0.030    36.397    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         36.397    
                         arrival time                          -8.924    
  -------------------------------------------------------------------
                         slack                                 27.473    

Slack (MET) :             27.828ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.209ns  (logic 1.486ns (28.528%)  route 3.723ns (71.472%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.036ns = ( 36.036 - 33.000 ) 
    Source Clock Delay      (SCD):    3.464ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.925     1.925    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.010 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.454     3.464    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X86Y51         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y51         FDRE (Prop_fdre_C_Q)         0.398     3.862 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          2.009     5.871    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X88Y45         LUT4 (Prop_lut4_I2_O)        0.235     6.106 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_23/O
                         net (fo=2, routed)           0.856     6.962    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[9]
    SLICE_X89Y47         LUT6 (Prop_lut6_I4_O)        0.105     7.067 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12/O
                         net (fo=1, routed)           0.000     7.067    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12_n_0
    SLICE_X89Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     7.507 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.507    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X89Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.605 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.733     8.337    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X86Y51         LUT6 (Prop_lut6_I0_O)        0.105     8.442 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_2/O
                         net (fo=1, routed)           0.125     8.568    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_2_n_0
    SLICE_X86Y51         LUT6 (Prop_lut6_I0_O)        0.105     8.673 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1/O
                         net (fo=1, routed)           0.000     8.673    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1_n_0
    SLICE_X86Y51         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.663    34.663    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.740 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.296    36.036    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X86Y51         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/C
                         clock pessimism              0.428    36.464    
                         clock uncertainty           -0.035    36.429    
    SLICE_X86Y51         FDRE (Setup_fdre_C_D)        0.072    36.501    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         36.501    
                         arrival time                          -8.673    
  -------------------------------------------------------------------
                         slack                                 27.828    

Slack (MET) :             28.575ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.895ns  (logic 0.853ns (21.902%)  route 3.042ns (78.098%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.050ns = ( 36.050 - 33.000 ) 
    Source Clock Delay      (SCD):    3.463ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.925     1.925    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.010 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.453     3.463    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X82Y51         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y51         FDRE (Prop_fdre_C_Q)         0.433     3.896 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.695     4.591    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X82Y51         LUT6 (Prop_lut6_I3_O)        0.105     4.696 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.715     5.411    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X81Y50         LUT5 (Prop_lut5_I3_O)        0.105     5.516 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.550     6.066    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X80Y50         LUT4 (Prop_lut4_I1_O)        0.105     6.171 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.446     6.618    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X80Y49         LUT5 (Prop_lut5_I4_O)        0.105     6.723 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.635     7.358    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X81Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.663    34.663    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.740 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.310    36.050    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X81Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
                         clock pessimism              0.270    36.320    
                         clock uncertainty           -0.035    36.284    
    SLICE_X81Y49         FDRE (Setup_fdre_C_R)       -0.352    35.932    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         35.932    
                         arrival time                          -7.358    
  -------------------------------------------------------------------
                         slack                                 28.575    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.428%)  route 0.128ns (47.572%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.610ns
    Clock Pessimism Removal (CPR):    0.368ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.998     0.998    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.024 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.586     1.610    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X69Y49         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y49         FDCE (Prop_fdce_C_Q)         0.141     1.751 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/Q
                         net (fo=2, routed)           0.128     1.878    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIA0
    SLICE_X66Y49         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.130     1.130    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.159 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.852     2.011    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X66Y49         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.368     1.643    
    SLICE_X66Y49         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.790    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.790    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.605ns
    Clock Pessimism Removal (CPR):    0.404ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.998     0.998    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.024 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.581     1.605    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X65Y56         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y56         FDRE (Prop_fdre_C_Q)         0.141     1.746 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[17]/Q
                         net (fo=2, routed)           0.055     1.801    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[17]
    SLICE_X65Y56         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.130     1.130    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.159 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.850     2.009    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X65Y56         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[16]/C
                         clock pessimism             -0.404     1.605    
    SLICE_X65Y56         FDRE (Hold_fdre_C_D)         0.076     1.681    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.681    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.604ns
    Clock Pessimism Removal (CPR):    0.404ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.998     0.998    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.024 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.580     1.604    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X65Y57         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y57         FDRE (Prop_fdre_C_Q)         0.141     1.745 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[7]/Q
                         net (fo=2, routed)           0.055     1.800    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[7]
    SLICE_X65Y57         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.130     1.130    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.159 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.849     2.008    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X65Y57         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[6]/C
                         clock pessimism             -0.404     1.604    
    SLICE_X65Y57         FDRE (Hold_fdre_C_D)         0.076     1.680    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.680    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.605ns
    Clock Pessimism Removal (CPR):    0.404ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.998     0.998    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.024 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.581     1.605    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X65Y56         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y56         FDRE (Prop_fdre_C_Q)         0.141     1.746 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[13]/Q
                         net (fo=2, routed)           0.055     1.801    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[13]
    SLICE_X65Y56         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.130     1.130    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.159 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.850     2.009    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X65Y56         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[12]/C
                         clock pessimism             -0.404     1.605    
    SLICE_X65Y56         FDRE (Hold_fdre_C_D)         0.075     1.680    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.680    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.604ns
    Clock Pessimism Removal (CPR):    0.404ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.998     0.998    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.024 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.580     1.604    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X65Y57         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y57         FDRE (Prop_fdre_C_Q)         0.141     1.745 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[11]/Q
                         net (fo=2, routed)           0.055     1.800    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[11]
    SLICE_X65Y57         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.130     1.130    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.159 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.849     2.008    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X65Y57         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[10]/C
                         clock pessimism             -0.404     1.604    
    SLICE_X65Y57         FDRE (Hold_fdre_C_D)         0.075     1.679    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.679    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.603ns
    Clock Pessimism Removal (CPR):    0.405ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.998     0.998    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.024 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.579     1.603    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X59Y54         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y54         FDCE (Prop_fdce_C_Q)         0.141     1.744 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/Q
                         net (fo=1, routed)           0.055     1.799    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[3]
    SLICE_X59Y54         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.130     1.130    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.159 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.849     2.008    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X59Y54         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.405     1.603    
    SLICE_X59Y54         FDCE (Hold_fdce_C_D)         0.075     1.678    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.678    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.612ns
    Clock Pessimism Removal (CPR):    0.403ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.998     0.998    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.024 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.588     1.612    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst/wr_clk
    SLICE_X81Y48         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y48         FDRE (Prop_fdre_C_Q)         0.141     1.753 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=2, routed)           0.055     1.808    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/out
    SLICE_X81Y48         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.130     1.130    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.159 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.856     2.015    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X81Y48         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.403     1.612    
    SLICE_X81Y48         FDRE (Hold_fdre_C_D)         0.075     1.687    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.687    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.611ns
    Clock Pessimism Removal (CPR):    0.402ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.998     0.998    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.024 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.587     1.611    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X75Y49         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y49         FDPE (Prop_fdpe_C_Q)         0.141     1.752 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/Q
                         net (fo=1, routed)           0.055     1.807    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg1
    SLICE_X75Y49         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.130     1.130    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.159 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.854     2.013    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X75Y49         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism             -0.402     1.611    
    SLICE_X75Y49         FDPE (Hold_fdpe_C_D)         0.075     1.686    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         -1.686    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.186ns (36.333%)  route 0.326ns (63.667%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.612ns
    Clock Pessimism Removal (CPR):    0.135ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.998     0.998    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.024 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.588     1.612    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X85Y47         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y47         FDRE (Prop_fdre_C_Q)         0.141     1.753 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[7]/Q
                         net (fo=5, routed)           0.326     2.078    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[7]
    SLICE_X86Y51         LUT6 (Prop_lut6_I0_O)        0.045     2.123 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     2.123    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1_n_0
    SLICE_X86Y51         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.130     1.130    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.159 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.856     2.015    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X86Y51         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/C
                         clock pessimism             -0.135     1.880    
    SLICE_X86Y51         FDRE (Hold_fdre_C_D)         0.121     2.001    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.001    
                         arrival time                           2.123    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.848%)  route 0.058ns (29.152%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.610ns
    Clock Pessimism Removal (CPR):    0.404ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.998     0.998    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.024 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.586     1.610    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X76Y46         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y46         FDCE (Prop_fdce_C_Q)         0.141     1.751 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/Q
                         net (fo=1, routed)           0.058     1.809    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[1]
    SLICE_X76Y46         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.130     1.130    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.159 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.855     2.014    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X76Y46         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.404     1.610    
    SLICE_X76Y46         FDCE (Hold_fdce_C_D)         0.076     1.686    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.686    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.123    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            1.592         33.000      31.408     BUFGCTRL_X0Y0  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X74Y48   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_din_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X67Y49   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X70Y48   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X70Y48   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X65Y50   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_din_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X67Y49   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X65Y50   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_en_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X67Y50   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X67Y50   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[1]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X66Y49   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X66Y49   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X66Y49   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X66Y49   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X66Y49   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X66Y49   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X66Y49   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X66Y49   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X66Y49   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X66Y49   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X66Y49   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X66Y49   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X66Y49   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X66Y49   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X66Y49   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X66Y49   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X66Y49   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X66Y49   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X66Y49   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X66Y49   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
  To Clock:  clk_out1_urllc_fifo_core_clk_static_0

Setup :            0  Failing Endpoints,  Worst Slack       12.511ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.788ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.511ns  (required time - arrival time)
  Source:                 urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_clk_static_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_urllc_fifo_core_clk_static_0 rise@16.667ns - clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@0.000ns)
  Data Path Delay:        3.747ns  (logic 0.768ns (20.497%)  route 2.979ns (79.503%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.147ns = ( 15.520 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.703ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       1.552    -0.530    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -3.762 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.165    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085    -2.080 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         1.377    -0.703    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X45Y78         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y78         FDRE (Prop_fdre_C_Q)         0.379    -0.324 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/out_reg/Q
                         net (fo=2, routed)           0.820     0.496    urllc_fifo_core_i/adc/mux_reciever_in/inst/sel2[0]
    SLICE_X38Y71         LUT3 (Prop_lut3_I0_O)        0.125     0.621 r  urllc_fifo_core_i/adc/mux_reciever_in/inst/data_out[0]_INST_0/O
                         net (fo=3, routed)           2.159     2.780    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/probe7[0]
    SLICE_X33Y31         LUT3 (Prop_lut3_I1_O)        0.264     3.044 r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/probeDelay1[0]_i_1__6/O
                         net (fo=1, routed)           0.000     3.044    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe_data[0]
    SLICE_X33Y31         FDRE                                         r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000    16.667    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    18.007 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    19.010    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    12.483 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    14.197    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    14.274 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       1.246    15.520    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg_0
    SLICE_X33Y31         FDRE                                         r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism              0.310    15.830    
                         clock uncertainty           -0.306    15.525    
    SLICE_X33Y31         FDRE (Setup_fdre_C_D)        0.030    15.555    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                         15.555    
                         arrival time                          -3.044    
  -------------------------------------------------------------------
                         slack                                 12.511    

Slack (MET) :             13.006ns  (required time - arrival time)
  Source:                 urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/adc/adc_axis_0/inst/ad_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_clk_static_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_urllc_fifo_core_clk_static_0 rise@16.667ns - clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@0.000ns)
  Data Path Delay:        3.301ns  (logic 0.768ns (23.268%)  route 2.533ns (76.732%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.140ns = ( 15.527 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.703ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       1.552    -0.530    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -3.762 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.165    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085    -2.080 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         1.377    -0.703    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X45Y78         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y78         FDRE (Prop_fdre_C_Q)         0.379    -0.324 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/out_reg/Q
                         net (fo=2, routed)           0.820     0.496    urllc_fifo_core_i/adc/mux_reciever_in/inst/sel2[0]
    SLICE_X38Y71         LUT3 (Prop_lut3_I0_O)        0.125     0.621 r  urllc_fifo_core_i/adc/mux_reciever_in/inst/data_out[0]_INST_0/O
                         net (fo=3, routed)           1.713     2.334    urllc_fifo_core_i/adc/adc_axis_0/inst/ad_in[0]
    SLICE_X36Y41         LUT2 (Prop_lut2_I0_O)        0.264     2.598 r  urllc_fifo_core_i/adc/adc_axis_0/inst/ad[0]_i_1/O
                         net (fo=1, routed)           0.000     2.598    urllc_fifo_core_i/adc/adc_axis_0/inst/ad[0]_i_1_n_0
    SLICE_X36Y41         FDCE                                         r  urllc_fifo_core_i/adc/adc_axis_0/inst/ad_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000    16.667    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    18.007 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    19.010    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    12.483 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    14.197    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    14.274 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       1.253    15.527    urllc_fifo_core_i/adc/adc_axis_0/inst/clk
    SLICE_X36Y41         FDCE                                         r  urllc_fifo_core_i/adc/adc_axis_0/inst/ad_reg[0]/C
                         clock pessimism              0.310    15.837    
                         clock uncertainty           -0.306    15.532    
    SLICE_X36Y41         FDCE (Setup_fdce_C_D)        0.072    15.604    urllc_fifo_core_i/adc/adc_axis_0/inst/ad_reg[0]
  -------------------------------------------------------------------
                         required time                         15.604    
                         arrival time                          -2.598    
  -------------------------------------------------------------------
                         slack                                 13.006    

Slack (MET) :             13.022ns  (required time - arrival time)
  Source:                 urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][14]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_clk_static_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_urllc_fifo_core_clk_static_0 rise@16.667ns - clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@0.000ns)
  Data Path Delay:        3.085ns  (logic 0.504ns (16.339%)  route 2.581ns (83.661%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.073ns = ( 15.594 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.703ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       1.552    -0.530    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -3.762 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.165    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085    -2.080 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         1.377    -0.703    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X45Y78         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y78         FDRE (Prop_fdre_C_Q)         0.379    -0.324 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/out_reg/Q
                         net (fo=2, routed)           0.820     0.496    urllc_fifo_core_i/adc/mux_reciever_in/inst/sel2[0]
    SLICE_X38Y71         LUT3 (Prop_lut3_I0_O)        0.125     0.621 r  urllc_fifo_core_i/adc/mux_reciever_in/inst/data_out[0]_INST_0/O
                         net (fo=3, routed)           1.761     2.381    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/probe7[0]
    SLICE_X26Y40         SRL16E                                       r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][14]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000    16.667    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    18.007 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    19.010    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    12.483 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    14.197    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    14.274 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       1.320    15.594    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X26Y40         SRL16E                                       r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][14]_srl8/CLK
                         clock pessimism              0.310    15.904    
                         clock uncertainty           -0.306    15.599    
    SLICE_X26Y40         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.195    15.404    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][14]_srl8
  -------------------------------------------------------------------
                         required time                         15.404    
                         arrival time                          -2.381    
  -------------------------------------------------------------------
                         slack                                 13.022    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.788ns  (arrival time - required time)
  Source:                 urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/adc/adc_axis_0/inst/ad_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_clk_static_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns - clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@0.000ns)
  Data Path Delay:        1.492ns  (logic 0.298ns (19.977%)  route 1.194ns (80.023%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.887ns
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       0.597    -0.611    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.760 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.231    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.205 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         0.548    -0.658    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X45Y78         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.517 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/out_reg/Q
                         net (fo=2, routed)           0.375    -0.142    urllc_fifo_core_i/adc/mux_reciever_in/inst/sel2[0]
    SLICE_X38Y71         LUT3 (Prop_lut3_I0_O)        0.046    -0.096 r  urllc_fifo_core_i/adc/mux_reciever_in/inst/data_out[0]_INST_0/O
                         net (fo=3, routed)           0.819     0.723    urllc_fifo_core_i/adc/adc_axis_0/inst/ad_in[0]
    SLICE_X36Y41         LUT2 (Prop_lut2_I0_O)        0.111     0.834 r  urllc_fifo_core_i/adc/adc_axis_0/inst/ad[0]_i_1/O
                         net (fo=1, routed)           0.000     0.834    urllc_fifo_core_i/adc/adc_axis_0/inst/ad[0]_i_1_n_0
    SLICE_X36Y41         FDCE                                         r  urllc_fifo_core_i/adc/adc_axis_0/inst/ad_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       0.828    -0.887    urllc_fifo_core_i/adc/adc_axis_0/inst/clk
    SLICE_X36Y41         FDCE                                         r  urllc_fifo_core_i/adc/adc_axis_0/inst/ad_reg[0]/C
                         clock pessimism              0.508    -0.379    
                         clock uncertainty            0.306    -0.074    
    SLICE_X36Y41         FDCE (Hold_fdce_C_D)         0.120     0.046    urllc_fifo_core_i/adc/adc_axis_0/inst/ad_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.046    
                         arrival time                           0.834    
  -------------------------------------------------------------------
                         slack                                  0.788    

Slack (MET) :             0.795ns  (arrival time - required time)
  Source:                 urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][14]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_clk_static_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns - clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@0.000ns)
  Data Path Delay:        1.452ns  (logic 0.187ns (12.882%)  route 1.265ns (87.118%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       0.597    -0.611    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.760 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.231    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.205 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         0.548    -0.658    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X45Y78         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.517 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/out_reg/Q
                         net (fo=2, routed)           0.375    -0.142    urllc_fifo_core_i/adc/mux_reciever_in/inst/sel2[0]
    SLICE_X38Y71         LUT3 (Prop_lut3_I0_O)        0.046    -0.096 r  urllc_fifo_core_i/adc/mux_reciever_in/inst/data_out[0]_INST_0/O
                         net (fo=3, routed)           0.890     0.794    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/probe7[0]
    SLICE_X26Y40         SRL16E                                       r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][14]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       0.858    -0.857    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X26Y40         SRL16E                                       r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][14]_srl8/CLK
                         clock pessimism              0.508    -0.349    
                         clock uncertainty            0.306    -0.044    
    SLICE_X26Y40         SRL16E (Hold_srl16e_CLK_D)
                                                      0.043    -0.001    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][14]_srl8
  -------------------------------------------------------------------
                         required time                          0.001    
                         arrival time                           0.794    
  -------------------------------------------------------------------
                         slack                                  0.795    

Slack (MET) :             1.145ns  (arrival time - required time)
  Source:                 urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_clk_static_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns - clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@0.000ns)
  Data Path Delay:        1.813ns  (logic 0.298ns (16.438%)  route 1.515ns (83.562%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.894ns
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       0.597    -0.611    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.760 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.231    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.205 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         0.548    -0.658    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X45Y78         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.517 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/out_reg/Q
                         net (fo=2, routed)           0.375    -0.142    urllc_fifo_core_i/adc/mux_reciever_in/inst/sel2[0]
    SLICE_X38Y71         LUT3 (Prop_lut3_I0_O)        0.046    -0.096 r  urllc_fifo_core_i/adc/mux_reciever_in/inst/data_out[0]_INST_0/O
                         net (fo=3, routed)           1.140     1.044    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/probe7[0]
    SLICE_X33Y31         LUT3 (Prop_lut3_I1_O)        0.111     1.155 r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/probeDelay1[0]_i_1__6/O
                         net (fo=1, routed)           0.000     1.155    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe_data[0]
    SLICE_X33Y31         FDRE                                         r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       0.821    -0.894    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg_0
    SLICE_X33Y31         FDRE                                         r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism              0.508    -0.386    
                         clock uncertainty            0.306    -0.081    
    SLICE_X33Y31         FDRE (Hold_fdre_C_D)         0.091     0.010    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.010    
                         arrival time                           1.155    
  -------------------------------------------------------------------
                         slack                                  1.145    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  clk_out1_urllc_fifo_core_clk_static_0

Setup :            0  Failing Endpoints,  Worst Slack       31.975ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.975ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_clk_static_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.817ns  (logic 0.348ns (42.615%)  route 0.469ns (57.385%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y54                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X59Y54         FDCE (Prop_fdce_C_Q)         0.348     0.348 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.469     0.817    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X60Y55         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X60Y55         FDCE (Setup_fdce_C_D)       -0.208    32.792    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.792    
                         arrival time                          -0.817    
  -------------------------------------------------------------------
                         slack                                 31.975    

Slack (MET) :             32.075ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_clk_static_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.715ns  (logic 0.348ns (48.641%)  route 0.367ns (51.359%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y47                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X74Y47         FDCE (Prop_fdce_C_Q)         0.348     0.348 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.367     0.715    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X73Y47         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X73Y47         FDCE (Setup_fdce_C_D)       -0.210    32.790    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.790    
                         arrival time                          -0.715    
  -------------------------------------------------------------------
                         slack                                 32.075    

Slack (MET) :             32.075ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_clk_static_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.852ns  (logic 0.379ns (44.490%)  route 0.473ns (55.510%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y52                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X60Y52         FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.473     0.852    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X60Y55         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X60Y55         FDCE (Setup_fdce_C_D)       -0.073    32.927    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.927    
                         arrival time                          -0.852    
  -------------------------------------------------------------------
                         slack                                 32.075    

Slack (MET) :             32.078ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_clk_static_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.713ns  (logic 0.348ns (48.782%)  route 0.365ns (51.218%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y54                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X59Y54         FDCE (Prop_fdce_C_Q)         0.348     0.348 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.365     0.713    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X60Y54         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X60Y54         FDCE (Setup_fdce_C_D)       -0.209    32.791    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.791    
                         arrival time                          -0.713    
  -------------------------------------------------------------------
                         slack                                 32.078    

Slack (MET) :             32.094ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_clk_static_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.699ns  (logic 0.348ns (49.789%)  route 0.351ns (50.211%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y47                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X74Y47         FDCE (Prop_fdce_C_Q)         0.348     0.348 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.351     0.699    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X73Y47         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X73Y47         FDCE (Setup_fdce_C_D)       -0.207    32.793    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.793    
                         arrival time                          -0.699    
  -------------------------------------------------------------------
                         slack                                 32.094    

Slack (MET) :             32.124ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_clk_static_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.803ns  (logic 0.433ns (53.904%)  route 0.370ns (46.096%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y54                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X58Y54         FDCE (Prop_fdce_C_Q)         0.433     0.433 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.370     0.803    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X60Y54         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X60Y54         FDCE (Setup_fdce_C_D)       -0.073    32.927    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.927    
                         arrival time                          -0.803    
  -------------------------------------------------------------------
                         slack                                 32.124    

Slack (MET) :             32.168ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_clk_static_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.757ns  (logic 0.379ns (50.084%)  route 0.378ns (49.916%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y47                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X74Y47         FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.378     0.757    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X72Y47         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X72Y47         FDCE (Setup_fdce_C_D)       -0.075    32.925    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.925    
                         arrival time                          -0.757    
  -------------------------------------------------------------------
                         slack                                 32.168    

Slack (MET) :             32.177ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_clk_static_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.748ns  (logic 0.379ns (50.668%)  route 0.369ns (49.332%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y47                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X74Y47         FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.369     0.748    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X73Y47         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X73Y47         FDCE (Setup_fdce_C_D)       -0.075    32.925    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.925    
                         arrival time                          -0.748    
  -------------------------------------------------------------------
                         slack                                 32.177    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_urllc_fifo_core_clk_static_0
  To Clock:  clk_out_dynamic_urllc_fifo_core_clk_dynamic_0

Setup :            0  Failing Endpoints,  Worst Slack        9.561ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.192ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.561ns  (required time - arrival time)
  Source:                 urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_2_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@16.667ns - clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns)
  Data Path Delay:        6.487ns  (logic 2.282ns (35.175%)  route 4.205ns (64.825%))
  Logic Levels:           9  (CARRY4=5 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.162ns = ( 15.504 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.704ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       1.378    -0.704    urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X40Y80         FDRE                                         r  urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y80         FDRE (Prop_fdre_C_Q)         0.379    -0.325 f  urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/Q
                         net (fo=39, routed)          1.290     0.965    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_in_sync
    SLICE_X45Y78         LUT3 (Prop_lut3_I2_O)        0.105     1.070 f  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/out_i_2/O
                         net (fo=18, routed)          0.699     1.769    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/out_i_2_n_0
    SLICE_X42Y76         LUT6 (Prop_lut6_I1_O)        0.105     1.874 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_3/O
                         net (fo=2, routed)           0.463     2.337    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_3_n_0
    SLICE_X43Y77         LUT6 (Prop_lut6_I0_O)        0.105     2.442 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_7/O
                         net (fo=1, routed)           0.000     2.442    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_7_n_0
    SLICE_X43Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     2.899 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.899    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_n_0
    SLICE_X43Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     3.164 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__1/O[1]
                         net (fo=3, routed)           0.590     3.754    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__1_n_6
    SLICE_X45Y78         LUT3 (Prop_lut3_I0_O)        0.250     4.004 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0_i_1/O
                         net (fo=1, routed)           0.516     4.520    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0_i_1_n_0
    SLICE_X42Y78         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.327     4.847 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.847    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0_n_0
    SLICE_X42Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.947 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.947    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__1_n_0
    SLICE_X42Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.189     5.136 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__2/O[0]
                         net (fo=5, routed)           0.647     5.783    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul[15]
    SLICE_X47Y81         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_2_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000    16.667    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    18.007 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    19.010    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    12.483 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    14.197    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    14.274 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       1.386    15.660    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    12.745 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    14.199    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    14.276 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         1.228    15.504    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X47Y81         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_2_reg[15]/C
                         clock pessimism              0.310    15.815    
                         clock uncertainty           -0.299    15.516    
    SLICE_X47Y81         FDRE (Setup_fdre_C_D)       -0.172    15.344    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_2_reg[15]
  -------------------------------------------------------------------
                         required time                         15.344    
                         arrival time                          -5.783    
  -------------------------------------------------------------------
                         slack                                  9.561    

Slack (MET) :             9.585ns  (required time - arrival time)
  Source:                 urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_1_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@16.667ns - clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns)
  Data Path Delay:        6.437ns  (logic 2.207ns (34.285%)  route 4.230ns (65.715%))
  Logic Levels:           8  (CARRY4=4 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.162ns = ( 15.504 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.704ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       1.378    -0.704    urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X40Y80         FDRE                                         r  urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y80         FDRE (Prop_fdre_C_Q)         0.379    -0.325 f  urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/Q
                         net (fo=39, routed)          1.290     0.965    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_in_sync
    SLICE_X45Y78         LUT3 (Prop_lut3_I2_O)        0.105     1.070 f  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/out_i_2/O
                         net (fo=18, routed)          0.699     1.769    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/out_i_2_n_0
    SLICE_X42Y76         LUT6 (Prop_lut6_I1_O)        0.105     1.874 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_3/O
                         net (fo=2, routed)           0.463     2.337    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_3_n_0
    SLICE_X43Y77         LUT6 (Prop_lut6_I0_O)        0.105     2.442 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_7/O
                         net (fo=1, routed)           0.000     2.442    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_7_n_0
    SLICE_X43Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     2.899 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.899    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_n_0
    SLICE_X43Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     3.164 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__1/O[1]
                         net (fo=3, routed)           0.590     3.754    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__1_n_6
    SLICE_X45Y78         LUT3 (Prop_lut3_I0_O)        0.250     4.004 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0_i_1/O
                         net (fo=1, routed)           0.516     4.520    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0_i_1_n_0
    SLICE_X42Y78         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.327     4.847 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.847    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0_n_0
    SLICE_X42Y79         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.214     5.061 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__1/O[2]
                         net (fo=5, routed)           0.672     5.733    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul[13]
    SLICE_X45Y81         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000    16.667    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    18.007 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    19.010    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    12.483 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    14.197    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    14.274 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       1.386    15.660    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    12.745 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    14.199    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    14.276 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         1.228    15.504    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X45Y81         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_1_reg[13]/C
                         clock pessimism              0.310    15.815    
                         clock uncertainty           -0.299    15.516    
    SLICE_X45Y81         FDRE (Setup_fdre_C_D)       -0.198    15.318    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_1_reg[13]
  -------------------------------------------------------------------
                         required time                         15.318    
                         arrival time                          -5.733    
  -------------------------------------------------------------------
                         slack                                  9.585    

Slack (MET) :             9.618ns  (required time - arrival time)
  Source:                 urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_2_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@16.667ns - clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns)
  Data Path Delay:        6.404ns  (logic 2.207ns (34.460%)  route 4.197ns (65.540%))
  Logic Levels:           8  (CARRY4=4 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.162ns = ( 15.504 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.704ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       1.378    -0.704    urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X40Y80         FDRE                                         r  urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y80         FDRE (Prop_fdre_C_Q)         0.379    -0.325 f  urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/Q
                         net (fo=39, routed)          1.290     0.965    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_in_sync
    SLICE_X45Y78         LUT3 (Prop_lut3_I2_O)        0.105     1.070 f  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/out_i_2/O
                         net (fo=18, routed)          0.699     1.769    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/out_i_2_n_0
    SLICE_X42Y76         LUT6 (Prop_lut6_I1_O)        0.105     1.874 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_3/O
                         net (fo=2, routed)           0.463     2.337    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_3_n_0
    SLICE_X43Y77         LUT6 (Prop_lut6_I0_O)        0.105     2.442 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_7/O
                         net (fo=1, routed)           0.000     2.442    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_7_n_0
    SLICE_X43Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     2.899 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.899    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_n_0
    SLICE_X43Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     3.164 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__1/O[1]
                         net (fo=3, routed)           0.590     3.754    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__1_n_6
    SLICE_X45Y78         LUT3 (Prop_lut3_I0_O)        0.250     4.004 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0_i_1/O
                         net (fo=1, routed)           0.516     4.520    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0_i_1_n_0
    SLICE_X42Y78         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.327     4.847 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.847    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0_n_0
    SLICE_X42Y79         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.214     5.061 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__1/O[2]
                         net (fo=5, routed)           0.639     5.700    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul[13]
    SLICE_X47Y81         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_2_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000    16.667    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    18.007 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    19.010    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    12.483 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    14.197    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    14.274 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       1.386    15.660    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    12.745 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    14.199    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    14.276 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         1.228    15.504    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X47Y81         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_2_reg[13]/C
                         clock pessimism              0.310    15.815    
                         clock uncertainty           -0.299    15.516    
    SLICE_X47Y81         FDRE (Setup_fdre_C_D)       -0.198    15.318    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_2_reg[13]
  -------------------------------------------------------------------
                         required time                         15.318    
                         arrival time                          -5.700    
  -------------------------------------------------------------------
                         slack                                  9.618    

Slack (MET) :             9.634ns  (required time - arrival time)
  Source:                 urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@16.667ns - clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns)
  Data Path Delay:        6.407ns  (logic 2.282ns (35.620%)  route 4.125ns (64.380%))
  Logic Levels:           9  (CARRY4=5 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.162ns = ( 15.504 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.704ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       1.378    -0.704    urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X40Y80         FDRE                                         r  urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y80         FDRE (Prop_fdre_C_Q)         0.379    -0.325 f  urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/Q
                         net (fo=39, routed)          1.290     0.965    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_in_sync
    SLICE_X45Y78         LUT3 (Prop_lut3_I2_O)        0.105     1.070 f  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/out_i_2/O
                         net (fo=18, routed)          0.699     1.769    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/out_i_2_n_0
    SLICE_X42Y76         LUT6 (Prop_lut6_I1_O)        0.105     1.874 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_3/O
                         net (fo=2, routed)           0.463     2.337    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_3_n_0
    SLICE_X43Y77         LUT6 (Prop_lut6_I0_O)        0.105     2.442 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_7/O
                         net (fo=1, routed)           0.000     2.442    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_7_n_0
    SLICE_X43Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     2.899 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.899    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_n_0
    SLICE_X43Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     3.164 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__1/O[1]
                         net (fo=3, routed)           0.590     3.754    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__1_n_6
    SLICE_X45Y78         LUT3 (Prop_lut3_I0_O)        0.250     4.004 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0_i_1/O
                         net (fo=1, routed)           0.516     4.520    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0_i_1_n_0
    SLICE_X42Y78         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.327     4.847 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.847    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0_n_0
    SLICE_X42Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.947 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.947    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__1_n_0
    SLICE_X42Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.189     5.136 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__2/O[0]
                         net (fo=5, routed)           0.566     5.702    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul[15]
    SLICE_X48Y81         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000    16.667    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    18.007 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    19.010    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    12.483 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    14.197    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    14.274 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       1.386    15.660    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    12.745 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    14.199    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    14.276 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         1.228    15.504    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X48Y81         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_1_reg[15]/C
                         clock pessimism              0.310    15.815    
                         clock uncertainty           -0.299    15.516    
    SLICE_X48Y81         FDRE (Setup_fdre_C_D)       -0.180    15.336    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_1_reg[15]
  -------------------------------------------------------------------
                         required time                         15.336    
                         arrival time                          -5.702    
  -------------------------------------------------------------------
                         slack                                  9.634    

Slack (MET) :             9.654ns  (required time - arrival time)
  Source:                 urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_1_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@16.667ns - clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns)
  Data Path Delay:        6.379ns  (logic 2.270ns (35.585%)  route 4.109ns (64.415%))
  Logic Levels:           8  (CARRY4=4 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.162ns = ( 15.504 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.704ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       1.378    -0.704    urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X40Y80         FDRE                                         r  urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y80         FDRE (Prop_fdre_C_Q)         0.379    -0.325 f  urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/Q
                         net (fo=39, routed)          1.290     0.965    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_in_sync
    SLICE_X45Y78         LUT3 (Prop_lut3_I2_O)        0.105     1.070 f  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/out_i_2/O
                         net (fo=18, routed)          0.699     1.769    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/out_i_2_n_0
    SLICE_X42Y76         LUT6 (Prop_lut6_I1_O)        0.105     1.874 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_3/O
                         net (fo=2, routed)           0.463     2.337    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_3_n_0
    SLICE_X43Y77         LUT6 (Prop_lut6_I0_O)        0.105     2.442 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_7/O
                         net (fo=1, routed)           0.000     2.442    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_7_n_0
    SLICE_X43Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     2.899 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.899    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_n_0
    SLICE_X43Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     3.164 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__1/O[1]
                         net (fo=3, routed)           0.590     3.754    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__1_n_6
    SLICE_X45Y78         LUT3 (Prop_lut3_I0_O)        0.250     4.004 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0_i_1/O
                         net (fo=1, routed)           0.516     4.520    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0_i_1_n_0
    SLICE_X42Y78         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.327     4.847 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.847    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0_n_0
    SLICE_X42Y79         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277     5.124 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__1/O[3]
                         net (fo=5, routed)           0.551     5.675    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul[14]
    SLICE_X45Y81         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000    16.667    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    18.007 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    19.010    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    12.483 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    14.197    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    14.274 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       1.386    15.660    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    12.745 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    14.199    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    14.276 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         1.228    15.504    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X45Y81         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_1_reg[14]/C
                         clock pessimism              0.310    15.815    
                         clock uncertainty           -0.299    15.516    
    SLICE_X45Y81         FDRE (Setup_fdre_C_D)       -0.187    15.329    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_1_reg[14]
  -------------------------------------------------------------------
                         required time                         15.329    
                         arrival time                          -5.675    
  -------------------------------------------------------------------
                         slack                                  9.654    

Slack (MET) :             9.663ns  (required time - arrival time)
  Source:                 urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_3_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@16.667ns - clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns)
  Data Path Delay:        6.366ns  (logic 2.282ns (35.844%)  route 4.084ns (64.156%))
  Logic Levels:           9  (CARRY4=5 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.161ns = ( 15.505 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.704ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       1.378    -0.704    urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X40Y80         FDRE                                         r  urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y80         FDRE (Prop_fdre_C_Q)         0.379    -0.325 f  urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/Q
                         net (fo=39, routed)          1.290     0.965    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_in_sync
    SLICE_X45Y78         LUT3 (Prop_lut3_I2_O)        0.105     1.070 f  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/out_i_2/O
                         net (fo=18, routed)          0.699     1.769    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/out_i_2_n_0
    SLICE_X42Y76         LUT6 (Prop_lut6_I1_O)        0.105     1.874 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_3/O
                         net (fo=2, routed)           0.463     2.337    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_3_n_0
    SLICE_X43Y77         LUT6 (Prop_lut6_I0_O)        0.105     2.442 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_7/O
                         net (fo=1, routed)           0.000     2.442    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_7_n_0
    SLICE_X43Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     2.899 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.899    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_n_0
    SLICE_X43Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     3.164 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__1/O[1]
                         net (fo=3, routed)           0.590     3.754    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__1_n_6
    SLICE_X45Y78         LUT3 (Prop_lut3_I0_O)        0.250     4.004 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0_i_1/O
                         net (fo=1, routed)           0.516     4.520    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0_i_1_n_0
    SLICE_X42Y78         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.327     4.847 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.847    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0_n_0
    SLICE_X42Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.947 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.947    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__1_n_0
    SLICE_X42Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.189     5.136 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__2/O[0]
                         net (fo=5, routed)           0.526     5.662    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul[15]
    SLICE_X45Y82         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_3_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000    16.667    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    18.007 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    19.010    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    12.483 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    14.197    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    14.274 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       1.386    15.660    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    12.745 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    14.199    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    14.276 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         1.229    15.505    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X45Y82         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_3_reg[15]/C
                         clock pessimism              0.310    15.816    
                         clock uncertainty           -0.299    15.517    
    SLICE_X45Y82         FDRE (Setup_fdre_C_D)       -0.192    15.325    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_3_reg[15]
  -------------------------------------------------------------------
                         required time                         15.325    
                         arrival time                          -5.662    
  -------------------------------------------------------------------
                         slack                                  9.663    

Slack (MET) :             9.669ns  (required time - arrival time)
  Source:                 urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_3_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@16.667ns - clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns)
  Data Path Delay:        6.360ns  (logic 2.270ns (35.693%)  route 4.090ns (64.307%))
  Logic Levels:           8  (CARRY4=4 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.161ns = ( 15.505 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.704ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       1.378    -0.704    urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X40Y80         FDRE                                         r  urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y80         FDRE (Prop_fdre_C_Q)         0.379    -0.325 f  urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/Q
                         net (fo=39, routed)          1.290     0.965    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_in_sync
    SLICE_X45Y78         LUT3 (Prop_lut3_I2_O)        0.105     1.070 f  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/out_i_2/O
                         net (fo=18, routed)          0.699     1.769    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/out_i_2_n_0
    SLICE_X42Y76         LUT6 (Prop_lut6_I1_O)        0.105     1.874 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_3/O
                         net (fo=2, routed)           0.463     2.337    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_3_n_0
    SLICE_X43Y77         LUT6 (Prop_lut6_I0_O)        0.105     2.442 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_7/O
                         net (fo=1, routed)           0.000     2.442    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_7_n_0
    SLICE_X43Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     2.899 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.899    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_n_0
    SLICE_X43Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     3.164 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__1/O[1]
                         net (fo=3, routed)           0.590     3.754    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__1_n_6
    SLICE_X45Y78         LUT3 (Prop_lut3_I0_O)        0.250     4.004 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0_i_1/O
                         net (fo=1, routed)           0.516     4.520    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0_i_1_n_0
    SLICE_X42Y78         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.327     4.847 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.847    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0_n_0
    SLICE_X42Y79         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277     5.124 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__1/O[3]
                         net (fo=5, routed)           0.531     5.656    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul[14]
    SLICE_X45Y82         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_3_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000    16.667    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    18.007 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    19.010    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    12.483 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    14.197    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    14.274 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       1.386    15.660    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    12.745 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    14.199    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    14.276 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         1.229    15.505    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X45Y82         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_3_reg[14]/C
                         clock pessimism              0.310    15.816    
                         clock uncertainty           -0.299    15.517    
    SLICE_X45Y82         FDRE (Setup_fdre_C_D)       -0.192    15.325    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_3_reg[14]
  -------------------------------------------------------------------
                         required time                         15.325    
                         arrival time                          -5.656    
  -------------------------------------------------------------------
                         slack                                  9.669    

Slack (MET) :             9.670ns  (required time - arrival time)
  Source:                 urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_2_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@16.667ns - clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns)
  Data Path Delay:        6.363ns  (logic 2.270ns (35.675%)  route 4.093ns (64.325%))
  Logic Levels:           8  (CARRY4=4 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.162ns = ( 15.504 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.704ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       1.378    -0.704    urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X40Y80         FDRE                                         r  urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y80         FDRE (Prop_fdre_C_Q)         0.379    -0.325 f  urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/Q
                         net (fo=39, routed)          1.290     0.965    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_in_sync
    SLICE_X45Y78         LUT3 (Prop_lut3_I2_O)        0.105     1.070 f  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/out_i_2/O
                         net (fo=18, routed)          0.699     1.769    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/out_i_2_n_0
    SLICE_X42Y76         LUT6 (Prop_lut6_I1_O)        0.105     1.874 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_3/O
                         net (fo=2, routed)           0.463     2.337    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_3_n_0
    SLICE_X43Y77         LUT6 (Prop_lut6_I0_O)        0.105     2.442 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_7/O
                         net (fo=1, routed)           0.000     2.442    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_7_n_0
    SLICE_X43Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     2.899 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.899    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_n_0
    SLICE_X43Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     3.164 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__1/O[1]
                         net (fo=3, routed)           0.590     3.754    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__1_n_6
    SLICE_X45Y78         LUT3 (Prop_lut3_I0_O)        0.250     4.004 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0_i_1/O
                         net (fo=1, routed)           0.516     4.520    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0_i_1_n_0
    SLICE_X42Y78         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.327     4.847 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.847    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0_n_0
    SLICE_X42Y79         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277     5.124 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__1/O[3]
                         net (fo=5, routed)           0.535     5.659    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul[14]
    SLICE_X47Y81         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_2_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000    16.667    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    18.007 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    19.010    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    12.483 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    14.197    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    14.274 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       1.386    15.660    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    12.745 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    14.199    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    14.276 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         1.228    15.504    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X47Y81         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_2_reg[14]/C
                         clock pessimism              0.310    15.815    
                         clock uncertainty           -0.299    15.516    
    SLICE_X47Y81         FDRE (Setup_fdre_C_D)       -0.187    15.329    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_2_reg[14]
  -------------------------------------------------------------------
                         required time                         15.329    
                         arrival time                          -5.659    
  -------------------------------------------------------------------
                         slack                                  9.670    

Slack (MET) :             9.719ns  (required time - arrival time)
  Source:                 urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_3_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@16.667ns - clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns)
  Data Path Delay:        6.343ns  (logic 2.262ns (35.662%)  route 4.081ns (64.338%))
  Logic Levels:           8  (CARRY4=4 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.161ns = ( 15.505 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.704ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       1.378    -0.704    urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X40Y80         FDRE                                         r  urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y80         FDRE (Prop_fdre_C_Q)         0.379    -0.325 f  urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/Q
                         net (fo=39, routed)          1.290     0.965    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_in_sync
    SLICE_X45Y78         LUT3 (Prop_lut3_I2_O)        0.105     1.070 f  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/out_i_2/O
                         net (fo=18, routed)          0.699     1.769    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/out_i_2_n_0
    SLICE_X42Y76         LUT6 (Prop_lut6_I1_O)        0.105     1.874 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_3/O
                         net (fo=2, routed)           0.463     2.337    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_3_n_0
    SLICE_X43Y77         LUT6 (Prop_lut6_I0_O)        0.105     2.442 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_7/O
                         net (fo=1, routed)           0.000     2.442    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_7_n_0
    SLICE_X43Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     2.899 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.899    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_n_0
    SLICE_X43Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     3.164 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__1/O[1]
                         net (fo=3, routed)           0.590     3.754    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__1_n_6
    SLICE_X45Y78         LUT3 (Prop_lut3_I0_O)        0.250     4.004 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0_i_1/O
                         net (fo=1, routed)           0.516     4.520    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0_i_1_n_0
    SLICE_X42Y78         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.327     4.847 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.847    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0_n_0
    SLICE_X42Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.269     5.116 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__1/O[1]
                         net (fo=5, routed)           0.523     5.639    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul[12]
    SLICE_X42Y81         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_3_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000    16.667    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    18.007 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    19.010    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    12.483 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    14.197    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    14.274 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       1.386    15.660    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    12.745 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    14.199    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    14.276 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         1.229    15.505    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X42Y81         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_3_reg[12]/C
                         clock pessimism              0.310    15.816    
                         clock uncertainty           -0.299    15.517    
    SLICE_X42Y81         FDRE (Setup_fdre_C_D)       -0.159    15.358    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_3_reg[12]
  -------------------------------------------------------------------
                         required time                         15.358    
                         arrival time                          -5.639    
  -------------------------------------------------------------------
                         slack                                  9.719    

Slack (MET) :             9.754ns  (required time - arrival time)
  Source:                 urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@16.667ns - clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns)
  Data Path Delay:        6.259ns  (logic 2.182ns (34.864%)  route 4.077ns (65.136%))
  Logic Levels:           8  (CARRY4=4 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.164ns = ( 15.502 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.704ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       1.378    -0.704    urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X40Y80         FDRE                                         r  urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y80         FDRE (Prop_fdre_C_Q)         0.379    -0.325 f  urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/Q
                         net (fo=39, routed)          1.290     0.965    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_in_sync
    SLICE_X45Y78         LUT3 (Prop_lut3_I2_O)        0.105     1.070 f  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/out_i_2/O
                         net (fo=18, routed)          0.699     1.769    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/out_i_2_n_0
    SLICE_X42Y76         LUT6 (Prop_lut6_I1_O)        0.105     1.874 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_3/O
                         net (fo=2, routed)           0.463     2.337    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_3_n_0
    SLICE_X43Y77         LUT6 (Prop_lut6_I0_O)        0.105     2.442 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_7/O
                         net (fo=1, routed)           0.000     2.442    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_7_n_0
    SLICE_X43Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     2.899 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.899    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_n_0
    SLICE_X43Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     3.164 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__1/O[1]
                         net (fo=3, routed)           0.590     3.754    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__1_n_6
    SLICE_X45Y78         LUT3 (Prop_lut3_I0_O)        0.250     4.004 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0_i_1/O
                         net (fo=1, routed)           0.516     4.520    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0_i_1_n_0
    SLICE_X42Y78         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.327     4.847 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.847    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0_n_0
    SLICE_X42Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.189     5.036 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__1/O[0]
                         net (fo=5, routed)           0.518     5.554    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul[11]
    SLICE_X48Y79         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000    16.667    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    18.007 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    19.010    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    12.483 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    14.197    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    14.274 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       1.386    15.660    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    12.745 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    14.199    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    14.276 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         1.226    15.502    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X48Y79         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_1_reg[11]/C
                         clock pessimism              0.310    15.813    
                         clock uncertainty           -0.299    15.514    
    SLICE_X48Y79         FDRE (Setup_fdre_C_D)       -0.206    15.308    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_1_reg[11]
  -------------------------------------------------------------------
                         required time                         15.308    
                         arrival time                          -5.554    
  -------------------------------------------------------------------
                         slack                                  9.754    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@0.000ns - clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns)
  Data Path Delay:        0.863ns  (logic 0.187ns (21.657%)  route 0.676ns (78.343%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.899ns
    Source Clock Delay      (SCD):    -0.660ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       0.548    -0.660    urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X40Y80         FDRE                                         r  urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.519 r  urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/Q
                         net (fo=39, routed)          0.676     0.158    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_in_sync
    SLICE_X45Y78         LUT5 (Prop_lut5_I0_O)        0.046     0.204 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     0.204    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/cnt[0]_i_1_n_0
    SLICE_X45Y78         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       0.864    -0.851    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.318 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.742    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.713 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         0.814    -0.899    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X45Y78         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/cnt_reg[0]/C
                         clock pessimism              0.508    -0.391    
                         clock uncertainty            0.299    -0.093    
    SLICE_X45Y78         FDRE (Hold_fdre_C_D)         0.105     0.012    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.012    
                         arrival time                           0.204    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_0_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@0.000ns - clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns)
  Data Path Delay:        0.945ns  (logic 0.522ns (55.244%)  route 0.423ns (44.756%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.898ns
    Source Clock Delay      (SCD):    -0.660ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       0.548    -0.660    urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X40Y80         FDRE                                         r  urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.519 r  urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/Q
                         net (fo=39, routed)          0.235    -0.284    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_in_sync
    SLICE_X40Y79         LUT6 (Prop_lut6_I3_O)        0.045    -0.239 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__27_carry__1_i_2/O
                         net (fo=1, routed)           0.000    -0.239    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__27_carry__1_i_2_n_0
    SLICE_X40Y79         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.162    -0.077 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__27_carry__1/CO[2]
                         net (fo=2, routed)           0.188     0.111    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__27_carry__1_n_1
    SLICE_X42Y79         LUT3 (Prop_lut3_I1_O)        0.110     0.221 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__1_i_4/O
                         net (fo=1, routed)           0.000     0.221    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__1_i_4_n_0
    SLICE_X42Y79         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.285 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__1/O[3]
                         net (fo=5, routed)           0.000     0.285    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul[14]
    SLICE_X42Y79         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_0_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       0.864    -0.851    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.318 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.742    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.713 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         0.815    -0.898    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X42Y79         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_0_reg[14]/C
                         clock pessimism              0.508    -0.390    
                         clock uncertainty            0.299    -0.092    
    SLICE_X42Y79         FDRE (Hold_fdre_C_D)         0.130     0.038    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_0_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.038    
                         arrival time                           0.285    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@0.000ns - clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns)
  Data Path Delay:        0.944ns  (logic 0.256ns (27.129%)  route 0.688ns (72.871%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.900ns
    Source Clock Delay      (SCD):    -0.660ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       0.548    -0.660    urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X40Y80         FDRE                                         r  urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.519 r  urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/Q
                         net (fo=39, routed)          0.688     0.169    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_in_sync
    SLICE_X42Y77         LUT5 (Prop_lut5_I2_O)        0.045     0.214 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry_i_7/O
                         net (fo=1, routed)           0.000     0.214    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry_i_7_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.284 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry/O[0]
                         net (fo=5, routed)           0.000     0.284    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul[3]
    SLICE_X42Y77         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       0.864    -0.851    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.318 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.742    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.713 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         0.813    -0.900    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X42Y77         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_0_reg[3]/C
                         clock pessimism              0.508    -0.392    
                         clock uncertainty            0.299    -0.094    
    SLICE_X42Y77         FDRE (Hold_fdre_C_D)         0.130     0.036    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_0_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.036    
                         arrival time                           0.284    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_0_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@0.000ns - clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns)
  Data Path Delay:        0.955ns  (logic 0.523ns (54.770%)  route 0.432ns (45.230%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.898ns
    Source Clock Delay      (SCD):    -0.660ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       0.548    -0.660    urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X40Y80         FDRE                                         r  urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.519 r  urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/Q
                         net (fo=39, routed)          0.235    -0.284    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_in_sync
    SLICE_X40Y79         LUT6 (Prop_lut6_I3_O)        0.045    -0.239 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__27_carry__1_i_2/O
                         net (fo=1, routed)           0.000    -0.239    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__27_carry__1_i_2_n_0
    SLICE_X40Y79         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.162    -0.077 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__27_carry__1/CO[2]
                         net (fo=2, routed)           0.197     0.120    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__27_carry__1_n_1
    SLICE_X42Y79         LUT4 (Prop_lut4_I3_O)        0.110     0.230 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__1_i_5/O
                         net (fo=1, routed)           0.000     0.230    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__1_i_5_n_0
    SLICE_X42Y79         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     0.295 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__1/O[2]
                         net (fo=5, routed)           0.000     0.295    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul[13]
    SLICE_X42Y79         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_0_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       0.864    -0.851    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.318 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.742    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.713 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         0.815    -0.898    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X42Y79         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_0_reg[13]/C
                         clock pessimism              0.508    -0.390    
                         clock uncertainty            0.299    -0.092    
    SLICE_X42Y79         FDRE (Hold_fdre_C_D)         0.130     0.038    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_0_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.038    
                         arrival time                           0.295    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_0_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@0.000ns - clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns)
  Data Path Delay:        0.977ns  (logic 0.423ns (43.288%)  route 0.554ns (56.712%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.900ns
    Source Clock Delay      (SCD):    -0.660ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       0.548    -0.660    urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X40Y80         FDRE                                         r  urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.519 f  urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/Q
                         net (fo=39, routed)          0.353    -0.166    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_in_sync
    SLICE_X40Y77         LUT5 (Prop_lut5_I4_O)        0.045    -0.121 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__27_carry_i_5/O
                         net (fo=1, routed)           0.000    -0.121    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__27_carry_i_5_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.056 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__27_carry/O[1]
                         net (fo=3, routed)           0.202     0.146    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__27_carry_n_6
    SLICE_X42Y77         LUT4 (Prop_lut4_I0_O)        0.107     0.253 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry_i_5/O
                         net (fo=1, routed)           0.000     0.253    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry_i_5_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     0.318 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry/O[2]
                         net (fo=5, routed)           0.000     0.318    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul[5]
    SLICE_X42Y77         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_0_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       0.864    -0.851    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.318 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.742    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.713 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         0.813    -0.900    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X42Y77         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_0_reg[5]/C
                         clock pessimism              0.508    -0.392    
                         clock uncertainty            0.299    -0.094    
    SLICE_X42Y77         FDRE (Hold_fdre_C_D)         0.130     0.036    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_0_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.036    
                         arrival time                           0.318    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_0_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@0.000ns - clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns)
  Data Path Delay:        0.979ns  (logic 0.291ns (29.735%)  route 0.688ns (70.265%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.900ns
    Source Clock Delay      (SCD):    -0.660ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       0.548    -0.660    urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X40Y80         FDRE                                         r  urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.519 r  urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/Q
                         net (fo=39, routed)          0.688     0.169    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_in_sync
    SLICE_X42Y77         LUT5 (Prop_lut5_I2_O)        0.045     0.214 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry_i_7/O
                         net (fo=1, routed)           0.000     0.214    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry_i_7_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105     0.319 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry/O[1]
                         net (fo=5, routed)           0.000     0.319    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul[4]
    SLICE_X42Y77         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_0_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       0.864    -0.851    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.318 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.742    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.713 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         0.813    -0.900    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X42Y77         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_0_reg[4]/C
                         clock pessimism              0.508    -0.392    
                         clock uncertainty            0.299    -0.094    
    SLICE_X42Y77         FDRE (Hold_fdre_C_D)         0.130     0.036    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_0_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.036    
                         arrival time                           0.319    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_0_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@0.000ns - clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns)
  Data Path Delay:        1.002ns  (logic 0.424ns (42.325%)  route 0.578ns (57.675%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.898ns
    Source Clock Delay      (SCD):    -0.660ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       0.548    -0.660    urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X40Y80         FDRE                                         r  urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.519 r  urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/Q
                         net (fo=39, routed)          0.235    -0.284    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_in_sync
    SLICE_X40Y79         LUT6 (Prop_lut6_I3_O)        0.045    -0.239 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__27_carry__1_i_2/O
                         net (fo=1, routed)           0.000    -0.239    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__27_carry__1_i_2_n_0
    SLICE_X40Y79         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.174 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__27_carry__1/O[1]
                         net (fo=3, routed)           0.343     0.169    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__27_carry__1_n_6
    SLICE_X42Y79         LUT4 (Prop_lut4_I3_O)        0.107     0.276 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__1_i_6/O
                         net (fo=1, routed)           0.000     0.276    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__1_i_6_n_0
    SLICE_X42Y79         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     0.342 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__1/O[1]
                         net (fo=5, routed)           0.000     0.342    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul[12]
    SLICE_X42Y79         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_0_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       0.864    -0.851    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.318 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.742    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.713 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         0.815    -0.898    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X42Y79         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_0_reg[12]/C
                         clock pessimism              0.508    -0.390    
                         clock uncertainty            0.299    -0.092    
    SLICE_X42Y79         FDRE (Hold_fdre_C_D)         0.130     0.038    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_0_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.038    
                         arrival time                           0.342    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_0_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@0.000ns - clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns)
  Data Path Delay:        1.010ns  (logic 0.483ns (47.837%)  route 0.527ns (52.163%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.899ns
    Source Clock Delay      (SCD):    -0.660ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       0.548    -0.660    urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X40Y80         FDRE                                         r  urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.519 f  urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/Q
                         net (fo=39, routed)          0.224    -0.295    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_in_sync
    SLICE_X39Y78         LUT6 (Prop_lut6_I5_O)        0.045    -0.250 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__27_carry__0_i_4/O
                         net (fo=1, routed)           0.177    -0.072    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__27_carry__0_i_4_n_0
    SLICE_X40Y78         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     0.052 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__27_carry__0/O[1]
                         net (fo=3, routed)           0.126     0.177    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__27_carry__0_n_6
    SLICE_X42Y78         LUT6 (Prop_lut6_I3_O)        0.107     0.284 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0_i_7/O
                         net (fo=1, routed)           0.000     0.284    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0_i_7_n_0
    SLICE_X42Y78         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     0.350 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0/O[1]
                         net (fo=5, routed)           0.000     0.350    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul[8]
    SLICE_X42Y78         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_0_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       0.864    -0.851    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.318 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.742    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.713 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         0.814    -0.899    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X42Y78         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_0_reg[8]/C
                         clock pessimism              0.508    -0.391    
                         clock uncertainty            0.299    -0.093    
    SLICE_X42Y78         FDRE (Hold_fdre_C_D)         0.130     0.037    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_0_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.037    
                         arrival time                           0.350    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_0_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@0.000ns - clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns)
  Data Path Delay:        1.012ns  (logic 0.458ns (45.249%)  route 0.554ns (54.751%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.900ns
    Source Clock Delay      (SCD):    -0.660ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       0.548    -0.660    urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X40Y80         FDRE                                         r  urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.519 f  urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/Q
                         net (fo=39, routed)          0.353    -0.166    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_in_sync
    SLICE_X40Y77         LUT5 (Prop_lut5_I4_O)        0.045    -0.121 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__27_carry_i_5/O
                         net (fo=1, routed)           0.000    -0.121    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__27_carry_i_5_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.056 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__27_carry/O[1]
                         net (fo=3, routed)           0.202     0.146    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__27_carry_n_6
    SLICE_X42Y77         LUT2 (Prop_lut2_I1_O)        0.111     0.257 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry_i_2/O
                         net (fo=1, routed)           0.000     0.257    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry_i_2_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.096     0.353 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry/O[3]
                         net (fo=5, routed)           0.000     0.353    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul[6]
    SLICE_X42Y77         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_0_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       0.864    -0.851    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.318 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.742    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.713 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         0.813    -0.900    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X42Y77         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_0_reg[6]/C
                         clock pessimism              0.508    -0.392    
                         clock uncertainty            0.299    -0.094    
    SLICE_X42Y77         FDRE (Hold_fdre_C_D)         0.130     0.036    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_0_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.036    
                         arrival time                           0.353    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_0_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@0.000ns - clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns)
  Data Path Delay:        1.015ns  (logic 0.542ns (53.413%)  route 0.473ns (46.587%))
  Logic Levels:           5  (CARRY4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.899ns
    Source Clock Delay      (SCD):    -0.660ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       0.548    -0.660    urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X40Y80         FDRE                                         r  urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.519 f  urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/Q
                         net (fo=39, routed)          0.353    -0.166    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_in_sync
    SLICE_X40Y77         LUT5 (Prop_lut5_I4_O)        0.045    -0.121 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__27_carry_i_2/O
                         net (fo=1, routed)           0.000    -0.121    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__27_carry_i_2_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.119    -0.002 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__27_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.002    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__27_carry_n_0
    SLICE_X40Y78         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.063 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__27_carry__0/O[2]
                         net (fo=3, routed)           0.120     0.183    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__27_carry__0_n_5
    SLICE_X42Y78         LUT6 (Prop_lut6_I0_O)        0.108     0.291 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0_i_5/O
                         net (fo=1, routed)           0.000     0.291    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0_i_5_n_0
    SLICE_X42Y78         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.355 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0/O[3]
                         net (fo=5, routed)           0.000     0.355    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul[10]
    SLICE_X42Y78         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_0_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       0.864    -0.851    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.318 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.742    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.713 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         0.814    -0.899    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X42Y78         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_0_reg[10]/C
                         clock pessimism              0.508    -0.391    
                         clock uncertainty            0.299    -0.093    
    SLICE_X42Y78         FDRE (Hold_fdre_C_D)         0.130     0.037    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_0_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.037    
                         arrival time                           0.355    
  -------------------------------------------------------------------
                         slack                                  0.318    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_urllc_fifo_core_clk_static_0
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       15.570ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.570ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MaxDelay Path 16.667ns)
  Data Path Delay:        1.018ns  (logic 0.379ns (37.243%)  route 0.639ns (62.757%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y54                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X60Y54         FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.639     1.018    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X60Y52         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.667    16.667    
    SLICE_X60Y52         FDCE (Setup_fdce_C_D)       -0.079    16.588    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         16.588    
                         arrival time                          -1.018    
  -------------------------------------------------------------------
                         slack                                 15.570    

Slack (MET) :             15.737ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MaxDelay Path 16.667ns)
  Data Path Delay:        0.723ns  (logic 0.348ns (48.120%)  route 0.375ns (51.880%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y47                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X72Y47         FDCE (Prop_fdce_C_Q)         0.348     0.348 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.375     0.723    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X76Y46         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.667    16.667    
    SLICE_X76Y46         FDCE (Setup_fdce_C_D)       -0.207    16.460    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         16.460    
                         arrival time                          -0.723    
  -------------------------------------------------------------------
                         slack                                 15.737    

Slack (MET) :             15.738ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MaxDelay Path 16.667ns)
  Data Path Delay:        0.856ns  (logic 0.379ns (44.275%)  route 0.477ns (55.725%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y47                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X71Y47         FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.477     0.856    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X76Y46         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.667    16.667    
    SLICE_X76Y46         FDCE (Setup_fdce_C_D)       -0.073    16.594    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         16.594    
                         arrival time                          -0.856    
  -------------------------------------------------------------------
                         slack                                 15.738    

Slack (MET) :             15.742ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MaxDelay Path 16.667ns)
  Data Path Delay:        0.713ns  (logic 0.348ns (48.809%)  route 0.365ns (51.191%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y47                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X73Y47         FDCE (Prop_fdce_C_Q)         0.348     0.348 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.365     0.713    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X76Y45         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.667    16.667    
    SLICE_X76Y45         FDCE (Setup_fdce_C_D)       -0.212    16.455    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         16.455    
                         arrival time                          -0.713    
  -------------------------------------------------------------------
                         slack                                 15.742    

Slack (MET) :             15.750ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MaxDelay Path 16.667ns)
  Data Path Delay:        0.710ns  (logic 0.348ns (48.990%)  route 0.362ns (51.010%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y47                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X72Y47         FDCE (Prop_fdce_C_Q)         0.348     0.348 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.362     0.710    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X76Y46         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.667    16.667    
    SLICE_X76Y46         FDCE (Setup_fdce_C_D)       -0.207    16.460    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         16.460    
                         arrival time                          -0.710    
  -------------------------------------------------------------------
                         slack                                 15.750    

Slack (MET) :             15.754ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MaxDelay Path 16.667ns)
  Data Path Delay:        0.703ns  (logic 0.348ns (49.476%)  route 0.355ns (50.524%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y54                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X60Y54         FDCE (Prop_fdce_C_Q)         0.348     0.348 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.355     0.703    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X59Y54         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.667    16.667    
    SLICE_X59Y54         FDCE (Setup_fdce_C_D)       -0.210    16.457    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         16.457    
                         arrival time                          -0.703    
  -------------------------------------------------------------------
                         slack                                 15.754    

Slack (MET) :             15.776ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MaxDelay Path 16.667ns)
  Data Path Delay:        0.725ns  (logic 0.348ns (48.013%)  route 0.377ns (51.987%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y54                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X60Y54         FDCE (Prop_fdce_C_Q)         0.348     0.348 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.377     0.725    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X58Y54         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.667    16.667    
    SLICE_X58Y54         FDCE (Setup_fdce_C_D)       -0.166    16.501    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         16.501    
                         arrival time                          -0.725    
  -------------------------------------------------------------------
                         slack                                 15.776    

Slack (MET) :             15.855ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MaxDelay Path 16.667ns)
  Data Path Delay:        0.779ns  (logic 0.379ns (48.639%)  route 0.400ns (51.361%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y54                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X60Y54         FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.400     0.779    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X58Y54         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.667    16.667    
    SLICE_X58Y54         FDCE (Setup_fdce_C_D)       -0.033    16.634    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         16.634    
                         arrival time                          -0.779    
  -------------------------------------------------------------------
                         slack                                 15.855    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_urllc_fifo_core_clk_static_0
  To Clock:  clk_out1_urllc_fifo_core_clk_static_0

Setup :            0  Failing Endpoints,  Worst Slack       11.200ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.347ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.200ns  (required time - arrival time)
  Source:                 urllc_fifo_core_i/core/reset_static/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/adc/adc_axis_0/inst/cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_urllc_fifo_core_clk_static_0 rise@16.667ns - clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns)
  Data Path Delay:        4.731ns  (logic 0.538ns (11.372%)  route 4.193ns (88.628%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.308ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.141ns = ( 15.526 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       1.560    -0.522    urllc_fifo_core_i/core/reset_static/U0/slowest_sync_clk
    SLICE_X46Y100        FDRE                                         r  urllc_fifo_core_i/core/reset_static/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y100        FDRE (Prop_fdre_C_Q)         0.433    -0.089 r  urllc_fifo_core_i/core/reset_static/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=35, routed)          3.382     3.293    urllc_fifo_core_i/adc/adc_axis_0/inst/resetn
    SLICE_X36Y41         LUT1 (Prop_lut1_I0_O)        0.105     3.398 f  urllc_fifo_core_i/adc/adc_axis_0/inst/ad[7]_i_3/O
                         net (fo=17, routed)          0.811     4.209    urllc_fifo_core_i/adc/adc_axis_0/inst/ad[7]_i_3_n_0
    SLICE_X35Y39         FDCE                                         f  urllc_fifo_core_i/adc/adc_axis_0/inst/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000    16.667    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    18.007 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    19.010    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    12.483 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    14.197    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    14.274 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       1.252    15.526    urllc_fifo_core_i/adc/adc_axis_0/inst/clk
    SLICE_X35Y39         FDCE                                         r  urllc_fifo_core_i/adc/adc_axis_0/inst/cnt_reg[1]/C
                         clock pessimism              0.310    15.836    
                         clock uncertainty           -0.097    15.739    
    SLICE_X35Y39         FDCE (Recov_fdce_C_CLR)     -0.331    15.408    urllc_fifo_core_i/adc/adc_axis_0/inst/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         15.408    
                         arrival time                          -4.209    
  -------------------------------------------------------------------
                         slack                                 11.200    

Slack (MET) :             11.200ns  (required time - arrival time)
  Source:                 urllc_fifo_core_i/core/reset_static/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/adc/adc_axis_0/inst/cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_urllc_fifo_core_clk_static_0 rise@16.667ns - clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns)
  Data Path Delay:        4.731ns  (logic 0.538ns (11.372%)  route 4.193ns (88.628%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.308ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.141ns = ( 15.526 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       1.560    -0.522    urllc_fifo_core_i/core/reset_static/U0/slowest_sync_clk
    SLICE_X46Y100        FDRE                                         r  urllc_fifo_core_i/core/reset_static/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y100        FDRE (Prop_fdre_C_Q)         0.433    -0.089 r  urllc_fifo_core_i/core/reset_static/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=35, routed)          3.382     3.293    urllc_fifo_core_i/adc/adc_axis_0/inst/resetn
    SLICE_X36Y41         LUT1 (Prop_lut1_I0_O)        0.105     3.398 f  urllc_fifo_core_i/adc/adc_axis_0/inst/ad[7]_i_3/O
                         net (fo=17, routed)          0.811     4.209    urllc_fifo_core_i/adc/adc_axis_0/inst/ad[7]_i_3_n_0
    SLICE_X35Y39         FDCE                                         f  urllc_fifo_core_i/adc/adc_axis_0/inst/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000    16.667    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    18.007 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    19.010    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    12.483 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    14.197    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    14.274 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       1.252    15.526    urllc_fifo_core_i/adc/adc_axis_0/inst/clk
    SLICE_X35Y39         FDCE                                         r  urllc_fifo_core_i/adc/adc_axis_0/inst/cnt_reg[2]/C
                         clock pessimism              0.310    15.836    
                         clock uncertainty           -0.097    15.739    
    SLICE_X35Y39         FDCE (Recov_fdce_C_CLR)     -0.331    15.408    urllc_fifo_core_i/adc/adc_axis_0/inst/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         15.408    
                         arrival time                          -4.209    
  -------------------------------------------------------------------
                         slack                                 11.200    

Slack (MET) :             11.200ns  (required time - arrival time)
  Source:                 urllc_fifo_core_i/core/reset_static/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/adc/adc_axis_0/inst/cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_urllc_fifo_core_clk_static_0 rise@16.667ns - clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns)
  Data Path Delay:        4.731ns  (logic 0.538ns (11.372%)  route 4.193ns (88.628%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.308ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.141ns = ( 15.526 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       1.560    -0.522    urllc_fifo_core_i/core/reset_static/U0/slowest_sync_clk
    SLICE_X46Y100        FDRE                                         r  urllc_fifo_core_i/core/reset_static/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y100        FDRE (Prop_fdre_C_Q)         0.433    -0.089 r  urllc_fifo_core_i/core/reset_static/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=35, routed)          3.382     3.293    urllc_fifo_core_i/adc/adc_axis_0/inst/resetn
    SLICE_X36Y41         LUT1 (Prop_lut1_I0_O)        0.105     3.398 f  urllc_fifo_core_i/adc/adc_axis_0/inst/ad[7]_i_3/O
                         net (fo=17, routed)          0.811     4.209    urllc_fifo_core_i/adc/adc_axis_0/inst/ad[7]_i_3_n_0
    SLICE_X35Y39         FDCE                                         f  urllc_fifo_core_i/adc/adc_axis_0/inst/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000    16.667    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    18.007 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    19.010    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    12.483 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    14.197    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    14.274 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       1.252    15.526    urllc_fifo_core_i/adc/adc_axis_0/inst/clk
    SLICE_X35Y39         FDCE                                         r  urllc_fifo_core_i/adc/adc_axis_0/inst/cnt_reg[3]/C
                         clock pessimism              0.310    15.836    
                         clock uncertainty           -0.097    15.739    
    SLICE_X35Y39         FDCE (Recov_fdce_C_CLR)     -0.331    15.408    urllc_fifo_core_i/adc/adc_axis_0/inst/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         15.408    
                         arrival time                          -4.209    
  -------------------------------------------------------------------
                         slack                                 11.200    

Slack (MET) :             11.212ns  (required time - arrival time)
  Source:                 urllc_fifo_core_i/core/reset_static/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/adc/adc_axis_0/inst/cnt_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_urllc_fifo_core_clk_static_0 rise@16.667ns - clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns)
  Data Path Delay:        4.718ns  (logic 0.538ns (11.404%)  route 4.180ns (88.596%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.142ns = ( 15.525 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       1.560    -0.522    urllc_fifo_core_i/core/reset_static/U0/slowest_sync_clk
    SLICE_X46Y100        FDRE                                         r  urllc_fifo_core_i/core/reset_static/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y100        FDRE (Prop_fdre_C_Q)         0.433    -0.089 r  urllc_fifo_core_i/core/reset_static/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=35, routed)          3.382     3.293    urllc_fifo_core_i/adc/adc_axis_0/inst/resetn
    SLICE_X36Y41         LUT1 (Prop_lut1_I0_O)        0.105     3.398 f  urllc_fifo_core_i/adc/adc_axis_0/inst/ad[7]_i_3/O
                         net (fo=17, routed)          0.798     4.195    urllc_fifo_core_i/adc/adc_axis_0/inst/ad[7]_i_3_n_0
    SLICE_X35Y38         FDCE                                         f  urllc_fifo_core_i/adc/adc_axis_0/inst/cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000    16.667    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    18.007 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    19.010    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    12.483 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    14.197    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    14.274 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       1.251    15.525    urllc_fifo_core_i/adc/adc_axis_0/inst/clk
    SLICE_X35Y38         FDCE                                         r  urllc_fifo_core_i/adc/adc_axis_0/inst/cnt_reg[0]/C
                         clock pessimism              0.310    15.835    
                         clock uncertainty           -0.097    15.738    
    SLICE_X35Y38         FDCE (Recov_fdce_C_CLR)     -0.331    15.407    urllc_fifo_core_i/adc/adc_axis_0/inst/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         15.407    
                         arrival time                          -4.195    
  -------------------------------------------------------------------
                         slack                                 11.212    

Slack (MET) :             11.239ns  (required time - arrival time)
  Source:                 urllc_fifo_core_i/core/reset_static/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/adc/adc_axis_0/inst/vld_reg/CLR
                            (recovery check against rising-edge clock clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_urllc_fifo_core_clk_static_0 rise@16.667ns - clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns)
  Data Path Delay:        4.731ns  (logic 0.538ns (11.372%)  route 4.193ns (88.628%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.308ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.141ns = ( 15.526 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       1.560    -0.522    urllc_fifo_core_i/core/reset_static/U0/slowest_sync_clk
    SLICE_X46Y100        FDRE                                         r  urllc_fifo_core_i/core/reset_static/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y100        FDRE (Prop_fdre_C_Q)         0.433    -0.089 r  urllc_fifo_core_i/core/reset_static/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=35, routed)          3.382     3.293    urllc_fifo_core_i/adc/adc_axis_0/inst/resetn
    SLICE_X36Y41         LUT1 (Prop_lut1_I0_O)        0.105     3.398 f  urllc_fifo_core_i/adc/adc_axis_0/inst/ad[7]_i_3/O
                         net (fo=17, routed)          0.811     4.209    urllc_fifo_core_i/adc/adc_axis_0/inst/ad[7]_i_3_n_0
    SLICE_X34Y39         FDCE                                         f  urllc_fifo_core_i/adc/adc_axis_0/inst/vld_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000    16.667    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    18.007 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    19.010    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    12.483 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    14.197    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    14.274 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       1.252    15.526    urllc_fifo_core_i/adc/adc_axis_0/inst/clk
    SLICE_X34Y39         FDCE                                         r  urllc_fifo_core_i/adc/adc_axis_0/inst/vld_reg/C
                         clock pessimism              0.310    15.836    
                         clock uncertainty           -0.097    15.739    
    SLICE_X34Y39         FDCE (Recov_fdce_C_CLR)     -0.292    15.447    urllc_fifo_core_i/adc/adc_axis_0/inst/vld_reg
  -------------------------------------------------------------------
                         required time                         15.447    
                         arrival time                          -4.209    
  -------------------------------------------------------------------
                         slack                                 11.239    

Slack (MET) :             11.273ns  (required time - arrival time)
  Source:                 urllc_fifo_core_i/core/reset_static/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/adc/adc_axis_0/inst/cnt_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_urllc_fifo_core_clk_static_0 rise@16.667ns - clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns)
  Data Path Delay:        4.731ns  (logic 0.538ns (11.372%)  route 4.193ns (88.628%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.308ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.141ns = ( 15.526 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       1.560    -0.522    urllc_fifo_core_i/core/reset_static/U0/slowest_sync_clk
    SLICE_X46Y100        FDRE                                         r  urllc_fifo_core_i/core/reset_static/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y100        FDRE (Prop_fdre_C_Q)         0.433    -0.089 r  urllc_fifo_core_i/core/reset_static/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=35, routed)          3.382     3.293    urllc_fifo_core_i/adc/adc_axis_0/inst/resetn
    SLICE_X36Y41         LUT1 (Prop_lut1_I0_O)        0.105     3.398 f  urllc_fifo_core_i/adc/adc_axis_0/inst/ad[7]_i_3/O
                         net (fo=17, routed)          0.811     4.209    urllc_fifo_core_i/adc/adc_axis_0/inst/ad[7]_i_3_n_0
    SLICE_X34Y39         FDCE                                         f  urllc_fifo_core_i/adc/adc_axis_0/inst/cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000    16.667    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    18.007 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    19.010    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    12.483 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    14.197    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    14.274 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       1.252    15.526    urllc_fifo_core_i/adc/adc_axis_0/inst/clk
    SLICE_X34Y39         FDCE                                         r  urllc_fifo_core_i/adc/adc_axis_0/inst/cnt_reg[6]/C
                         clock pessimism              0.310    15.836    
                         clock uncertainty           -0.097    15.739    
    SLICE_X34Y39         FDCE (Recov_fdce_C_CLR)     -0.258    15.481    urllc_fifo_core_i/adc/adc_axis_0/inst/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         15.481    
                         arrival time                          -4.209    
  -------------------------------------------------------------------
                         slack                                 11.273    

Slack (MET) :             11.273ns  (required time - arrival time)
  Source:                 urllc_fifo_core_i/core/reset_static/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/adc/adc_axis_0/inst/cnt_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_urllc_fifo_core_clk_static_0 rise@16.667ns - clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns)
  Data Path Delay:        4.731ns  (logic 0.538ns (11.372%)  route 4.193ns (88.628%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.308ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.141ns = ( 15.526 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       1.560    -0.522    urllc_fifo_core_i/core/reset_static/U0/slowest_sync_clk
    SLICE_X46Y100        FDRE                                         r  urllc_fifo_core_i/core/reset_static/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y100        FDRE (Prop_fdre_C_Q)         0.433    -0.089 r  urllc_fifo_core_i/core/reset_static/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=35, routed)          3.382     3.293    urllc_fifo_core_i/adc/adc_axis_0/inst/resetn
    SLICE_X36Y41         LUT1 (Prop_lut1_I0_O)        0.105     3.398 f  urllc_fifo_core_i/adc/adc_axis_0/inst/ad[7]_i_3/O
                         net (fo=17, routed)          0.811     4.209    urllc_fifo_core_i/adc/adc_axis_0/inst/ad[7]_i_3_n_0
    SLICE_X34Y39         FDCE                                         f  urllc_fifo_core_i/adc/adc_axis_0/inst/cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000    16.667    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    18.007 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    19.010    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    12.483 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    14.197    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    14.274 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       1.252    15.526    urllc_fifo_core_i/adc/adc_axis_0/inst/clk
    SLICE_X34Y39         FDCE                                         r  urllc_fifo_core_i/adc/adc_axis_0/inst/cnt_reg[7]/C
                         clock pessimism              0.310    15.836    
                         clock uncertainty           -0.097    15.739    
    SLICE_X34Y39         FDCE (Recov_fdce_C_CLR)     -0.258    15.481    urllc_fifo_core_i/adc/adc_axis_0/inst/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         15.481    
                         arrival time                          -4.209    
  -------------------------------------------------------------------
                         slack                                 11.273    

Slack (MET) :             11.285ns  (required time - arrival time)
  Source:                 urllc_fifo_core_i/core/reset_static/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/adc/adc_axis_0/inst/cnt_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_urllc_fifo_core_clk_static_0 rise@16.667ns - clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns)
  Data Path Delay:        4.718ns  (logic 0.538ns (11.404%)  route 4.180ns (88.596%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.142ns = ( 15.525 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       1.560    -0.522    urllc_fifo_core_i/core/reset_static/U0/slowest_sync_clk
    SLICE_X46Y100        FDRE                                         r  urllc_fifo_core_i/core/reset_static/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y100        FDRE (Prop_fdre_C_Q)         0.433    -0.089 r  urllc_fifo_core_i/core/reset_static/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=35, routed)          3.382     3.293    urllc_fifo_core_i/adc/adc_axis_0/inst/resetn
    SLICE_X36Y41         LUT1 (Prop_lut1_I0_O)        0.105     3.398 f  urllc_fifo_core_i/adc/adc_axis_0/inst/ad[7]_i_3/O
                         net (fo=17, routed)          0.798     4.195    urllc_fifo_core_i/adc/adc_axis_0/inst/ad[7]_i_3_n_0
    SLICE_X34Y38         FDCE                                         f  urllc_fifo_core_i/adc/adc_axis_0/inst/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000    16.667    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    18.007 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    19.010    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    12.483 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    14.197    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    14.274 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       1.251    15.525    urllc_fifo_core_i/adc/adc_axis_0/inst/clk
    SLICE_X34Y38         FDCE                                         r  urllc_fifo_core_i/adc/adc_axis_0/inst/cnt_reg[4]/C
                         clock pessimism              0.310    15.835    
                         clock uncertainty           -0.097    15.738    
    SLICE_X34Y38         FDCE (Recov_fdce_C_CLR)     -0.258    15.480    urllc_fifo_core_i/adc/adc_axis_0/inst/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         15.480    
                         arrival time                          -4.195    
  -------------------------------------------------------------------
                         slack                                 11.285    

Slack (MET) :             11.285ns  (required time - arrival time)
  Source:                 urllc_fifo_core_i/core/reset_static/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/adc/adc_axis_0/inst/cnt_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_urllc_fifo_core_clk_static_0 rise@16.667ns - clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns)
  Data Path Delay:        4.718ns  (logic 0.538ns (11.404%)  route 4.180ns (88.596%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.142ns = ( 15.525 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       1.560    -0.522    urllc_fifo_core_i/core/reset_static/U0/slowest_sync_clk
    SLICE_X46Y100        FDRE                                         r  urllc_fifo_core_i/core/reset_static/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y100        FDRE (Prop_fdre_C_Q)         0.433    -0.089 r  urllc_fifo_core_i/core/reset_static/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=35, routed)          3.382     3.293    urllc_fifo_core_i/adc/adc_axis_0/inst/resetn
    SLICE_X36Y41         LUT1 (Prop_lut1_I0_O)        0.105     3.398 f  urllc_fifo_core_i/adc/adc_axis_0/inst/ad[7]_i_3/O
                         net (fo=17, routed)          0.798     4.195    urllc_fifo_core_i/adc/adc_axis_0/inst/ad[7]_i_3_n_0
    SLICE_X34Y38         FDCE                                         f  urllc_fifo_core_i/adc/adc_axis_0/inst/cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000    16.667    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    18.007 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    19.010    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    12.483 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    14.197    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    14.274 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       1.251    15.525    urllc_fifo_core_i/adc/adc_axis_0/inst/clk
    SLICE_X34Y38         FDCE                                         r  urllc_fifo_core_i/adc/adc_axis_0/inst/cnt_reg[5]/C
                         clock pessimism              0.310    15.835    
                         clock uncertainty           -0.097    15.738    
    SLICE_X34Y38         FDCE (Recov_fdce_C_CLR)     -0.258    15.480    urllc_fifo_core_i/adc/adc_axis_0/inst/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         15.480    
                         arrival time                          -4.195    
  -------------------------------------------------------------------
                         slack                                 11.285    

Slack (MET) :             11.511ns  (required time - arrival time)
  Source:                 urllc_fifo_core_i/core/reset_static/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/adc/adc_axis_0/inst/ad_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_urllc_fifo_core_clk_static_0 rise@16.667ns - clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns)
  Data Path Delay:        4.457ns  (logic 0.538ns (12.070%)  route 3.919ns (87.930%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.142ns = ( 15.525 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       1.560    -0.522    urllc_fifo_core_i/core/reset_static/U0/slowest_sync_clk
    SLICE_X46Y100        FDRE                                         r  urllc_fifo_core_i/core/reset_static/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y100        FDRE (Prop_fdre_C_Q)         0.433    -0.089 r  urllc_fifo_core_i/core/reset_static/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=35, routed)          3.382     3.293    urllc_fifo_core_i/adc/adc_axis_0/inst/resetn
    SLICE_X36Y41         LUT1 (Prop_lut1_I0_O)        0.105     3.398 f  urllc_fifo_core_i/adc/adc_axis_0/inst/ad[7]_i_3/O
                         net (fo=17, routed)          0.538     3.935    urllc_fifo_core_i/adc/adc_axis_0/inst/ad[7]_i_3_n_0
    SLICE_X36Y38         FDCE                                         f  urllc_fifo_core_i/adc/adc_axis_0/inst/ad_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000    16.667    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    18.007 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    19.010    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    12.483 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    14.197    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    14.274 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       1.251    15.525    urllc_fifo_core_i/adc/adc_axis_0/inst/clk
    SLICE_X36Y38         FDCE                                         r  urllc_fifo_core_i/adc/adc_axis_0/inst/ad_reg[3]/C
                         clock pessimism              0.310    15.835    
                         clock uncertainty           -0.097    15.738    
    SLICE_X36Y38         FDCE (Recov_fdce_C_CLR)     -0.292    15.446    urllc_fifo_core_i/adc/adc_axis_0/inst/ad_reg[3]
  -------------------------------------------------------------------
                         required time                         15.446    
                         arrival time                          -3.935    
  -------------------------------------------------------------------
                         slack                                 11.511    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.347ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns - clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (51.978%)  route 0.130ns (48.022%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       0.589    -0.619    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X73Y48         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y48         FDPE (Prop_fdpe_C_Q)         0.141    -0.478 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.130    -0.347    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X73Y47         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       0.856    -0.859    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X73Y47         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism              0.257    -0.603    
    SLICE_X73Y47         FDCE (Remov_fdce_C_CLR)     -0.092    -0.695    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.695    
                         arrival time                          -0.347    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.347ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns - clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (51.978%)  route 0.130ns (48.022%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       0.589    -0.619    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X73Y48         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y48         FDPE (Prop_fdpe_C_Q)         0.141    -0.478 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.130    -0.347    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X73Y47         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       0.856    -0.859    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X73Y47         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism              0.257    -0.603    
    SLICE_X73Y47         FDCE (Remov_fdce_C_CLR)     -0.092    -0.695    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.695    
                         arrival time                          -0.347    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.347ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns - clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (51.978%)  route 0.130ns (48.022%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       0.589    -0.619    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X73Y48         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y48         FDPE (Prop_fdpe_C_Q)         0.141    -0.478 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.130    -0.347    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X73Y47         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       0.856    -0.859    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X73Y47         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism              0.257    -0.603    
    SLICE_X73Y47         FDCE (Remov_fdce_C_CLR)     -0.092    -0.695    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.695    
                         arrival time                          -0.347    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.347ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns - clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (51.978%)  route 0.130ns (48.022%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       0.589    -0.619    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X73Y48         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y48         FDPE (Prop_fdpe_C_Q)         0.141    -0.478 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.130    -0.347    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X73Y47         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       0.856    -0.859    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X73Y47         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism              0.257    -0.603    
    SLICE_X73Y47         FDCE (Remov_fdce_C_CLR)     -0.092    -0.695    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.695    
                         arrival time                          -0.347    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.347ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns - clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (51.978%)  route 0.130ns (48.022%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       0.589    -0.619    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X73Y48         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y48         FDPE (Prop_fdpe_C_Q)         0.141    -0.478 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.130    -0.347    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X73Y47         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       0.856    -0.859    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X73Y47         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism              0.257    -0.603    
    SLICE_X73Y47         FDCE (Remov_fdce_C_CLR)     -0.092    -0.695    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.695    
                         arrival time                          -0.347    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.347ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns - clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (51.978%)  route 0.130ns (48.022%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       0.589    -0.619    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X73Y48         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y48         FDPE (Prop_fdpe_C_Q)         0.141    -0.478 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.130    -0.347    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X73Y47         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       0.856    -0.859    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X73Y47         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism              0.257    -0.603    
    SLICE_X73Y47         FDCE (Remov_fdce_C_CLR)     -0.092    -0.695    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.695    
                         arrival time                          -0.347    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.347ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns - clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (51.978%)  route 0.130ns (48.022%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       0.589    -0.619    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X73Y48         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y48         FDPE (Prop_fdpe_C_Q)         0.141    -0.478 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.130    -0.347    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X73Y47         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       0.856    -0.859    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X73Y47         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                         clock pessimism              0.257    -0.603    
    SLICE_X73Y47         FDCE (Remov_fdce_C_CLR)     -0.092    -0.695    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]
  -------------------------------------------------------------------
                         required time                          0.695    
                         arrival time                          -0.347    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.347ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns - clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (51.978%)  route 0.130ns (48.022%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       0.589    -0.619    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X73Y48         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y48         FDPE (Prop_fdpe_C_Q)         0.141    -0.478 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.130    -0.347    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X73Y47         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       0.856    -0.859    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X73Y47         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/C
                         clock pessimism              0.257    -0.603    
    SLICE_X73Y47         FDCE (Remov_fdce_C_CLR)     -0.092    -0.695    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]
  -------------------------------------------------------------------
                         required time                          0.695    
                         arrival time                          -0.347    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.351ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns - clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.272%)  route 0.134ns (48.728%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       0.589    -0.619    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X73Y48         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y48         FDPE (Prop_fdpe_C_Q)         0.141    -0.478 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.134    -0.344    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X72Y47         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       0.856    -0.859    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X72Y47         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism              0.257    -0.603    
    SLICE_X72Y47         FDCE (Remov_fdce_C_CLR)     -0.092    -0.695    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.695    
                         arrival time                          -0.344    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.351ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns - clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.272%)  route 0.134ns (48.728%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       0.589    -0.619    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X73Y48         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y48         FDPE (Prop_fdpe_C_Q)         0.141    -0.478 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.134    -0.344    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X72Y47         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       0.856    -0.859    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X72Y47         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism              0.257    -0.603    
    SLICE_X72Y47         FDCE (Remov_fdce_C_CLR)     -0.092    -0.695    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.695    
                         arrival time                          -0.344    
  -------------------------------------------------------------------
                         slack                                  0.351    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       28.573ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.573ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.753ns  (logic 0.761ns (20.277%)  route 2.992ns (79.723%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.050ns = ( 36.050 - 33.000 ) 
    Source Clock Delay      (SCD):    3.464ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.925     1.925    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.010 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.454     3.464    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X86Y51         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y51         FDRE (Prop_fdre_C_Q)         0.398     3.862 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.862     5.724    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X80Y50         LUT4 (Prop_lut4_I2_O)        0.235     5.959 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.360     6.319    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X80Y50         LUT1 (Prop_lut1_I0_O)        0.128     6.447 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.770     7.217    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X80Y49         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.663    34.663    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.740 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.310    36.050    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X80Y49         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.270    36.320    
                         clock uncertainty           -0.035    36.284    
    SLICE_X80Y49         FDCE (Recov_fdce_C_CLR)     -0.494    35.790    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         35.790    
                         arrival time                          -7.217    
  -------------------------------------------------------------------
                         slack                                 28.573    

Slack (MET) :             28.573ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.753ns  (logic 0.761ns (20.277%)  route 2.992ns (79.723%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.050ns = ( 36.050 - 33.000 ) 
    Source Clock Delay      (SCD):    3.464ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.925     1.925    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.010 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.454     3.464    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X86Y51         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y51         FDRE (Prop_fdre_C_Q)         0.398     3.862 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.862     5.724    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X80Y50         LUT4 (Prop_lut4_I2_O)        0.235     5.959 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.360     6.319    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X80Y50         LUT1 (Prop_lut1_I0_O)        0.128     6.447 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.770     7.217    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X80Y49         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.663    34.663    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.740 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.310    36.050    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X80Y49         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.270    36.320    
                         clock uncertainty           -0.035    36.284    
    SLICE_X80Y49         FDCE (Recov_fdce_C_CLR)     -0.494    35.790    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         35.790    
                         arrival time                          -7.217    
  -------------------------------------------------------------------
                         slack                                 28.573    

Slack (MET) :             28.573ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.753ns  (logic 0.761ns (20.277%)  route 2.992ns (79.723%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.050ns = ( 36.050 - 33.000 ) 
    Source Clock Delay      (SCD):    3.464ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.925     1.925    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.010 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.454     3.464    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X86Y51         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y51         FDRE (Prop_fdre_C_Q)         0.398     3.862 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.862     5.724    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X80Y50         LUT4 (Prop_lut4_I2_O)        0.235     5.959 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.360     6.319    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X80Y50         LUT1 (Prop_lut1_I0_O)        0.128     6.447 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.770     7.217    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X80Y49         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.663    34.663    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.740 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.310    36.050    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X80Y49         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.270    36.320    
                         clock uncertainty           -0.035    36.284    
    SLICE_X80Y49         FDCE (Recov_fdce_C_CLR)     -0.494    35.790    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         35.790    
                         arrival time                          -7.217    
  -------------------------------------------------------------------
                         slack                                 28.573    

Slack (MET) :             28.573ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.753ns  (logic 0.761ns (20.277%)  route 2.992ns (79.723%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.050ns = ( 36.050 - 33.000 ) 
    Source Clock Delay      (SCD):    3.464ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.925     1.925    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.010 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.454     3.464    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X86Y51         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y51         FDRE (Prop_fdre_C_Q)         0.398     3.862 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.862     5.724    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X80Y50         LUT4 (Prop_lut4_I2_O)        0.235     5.959 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.360     6.319    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X80Y50         LUT1 (Prop_lut1_I0_O)        0.128     6.447 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.770     7.217    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X80Y49         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.663    34.663    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.740 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.310    36.050    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X80Y49         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.270    36.320    
                         clock uncertainty           -0.035    36.284    
    SLICE_X80Y49         FDCE (Recov_fdce_C_CLR)     -0.494    35.790    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         35.790    
                         arrival time                          -7.217    
  -------------------------------------------------------------------
                         slack                                 28.573    

Slack (MET) :             28.573ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.753ns  (logic 0.761ns (20.277%)  route 2.992ns (79.723%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.050ns = ( 36.050 - 33.000 ) 
    Source Clock Delay      (SCD):    3.464ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.925     1.925    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.010 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.454     3.464    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X86Y51         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y51         FDRE (Prop_fdre_C_Q)         0.398     3.862 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.862     5.724    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X80Y50         LUT4 (Prop_lut4_I2_O)        0.235     5.959 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.360     6.319    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X80Y50         LUT1 (Prop_lut1_I0_O)        0.128     6.447 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.770     7.217    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X80Y49         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.663    34.663    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.740 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.310    36.050    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X80Y49         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.270    36.320    
                         clock uncertainty           -0.035    36.284    
    SLICE_X80Y49         FDCE (Recov_fdce_C_CLR)     -0.494    35.790    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         35.790    
                         arrival time                          -7.217    
  -------------------------------------------------------------------
                         slack                                 28.573    

Slack (MET) :             29.008ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.400ns  (logic 0.761ns (22.383%)  route 2.639ns (77.617%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.035ns = ( 36.035 - 33.000 ) 
    Source Clock Delay      (SCD):    3.464ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.925     1.925    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.010 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.454     3.464    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X86Y51         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y51         FDRE (Prop_fdre_C_Q)         0.398     3.862 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.862     5.724    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X80Y50         LUT4 (Prop_lut4_I2_O)        0.235     5.959 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.360     6.319    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X80Y50         LUT1 (Prop_lut1_I0_O)        0.128     6.447 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.417     6.864    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X80Y50         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.663    34.663    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.740 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.295    36.035    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X80Y50         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.366    36.401    
                         clock uncertainty           -0.035    36.366    
    SLICE_X80Y50         FDCE (Recov_fdce_C_CLR)     -0.494    35.872    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         35.872    
                         arrival time                          -6.864    
  -------------------------------------------------------------------
                         slack                                 29.008    

Slack (MET) :             29.008ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.400ns  (logic 0.761ns (22.383%)  route 2.639ns (77.617%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.035ns = ( 36.035 - 33.000 ) 
    Source Clock Delay      (SCD):    3.464ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.925     1.925    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.010 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.454     3.464    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X86Y51         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y51         FDRE (Prop_fdre_C_Q)         0.398     3.862 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.862     5.724    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X80Y50         LUT4 (Prop_lut4_I2_O)        0.235     5.959 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.360     6.319    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X80Y50         LUT1 (Prop_lut1_I0_O)        0.128     6.447 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.417     6.864    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X80Y50         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.663    34.663    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.740 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.295    36.035    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X80Y50         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.366    36.401    
                         clock uncertainty           -0.035    36.366    
    SLICE_X80Y50         FDCE (Recov_fdce_C_CLR)     -0.494    35.872    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         35.872    
                         arrival time                          -6.864    
  -------------------------------------------------------------------
                         slack                                 29.008    

Slack (MET) :             29.008ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.400ns  (logic 0.761ns (22.383%)  route 2.639ns (77.617%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.035ns = ( 36.035 - 33.000 ) 
    Source Clock Delay      (SCD):    3.464ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.925     1.925    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.010 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.454     3.464    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X86Y51         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y51         FDRE (Prop_fdre_C_Q)         0.398     3.862 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.862     5.724    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X80Y50         LUT4 (Prop_lut4_I2_O)        0.235     5.959 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.360     6.319    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X80Y50         LUT1 (Prop_lut1_I0_O)        0.128     6.447 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.417     6.864    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X80Y50         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.663    34.663    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.740 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.295    36.035    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X80Y50         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.366    36.401    
                         clock uncertainty           -0.035    36.366    
    SLICE_X80Y50         FDCE (Recov_fdce_C_CLR)     -0.494    35.872    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         35.872    
                         arrival time                          -6.864    
  -------------------------------------------------------------------
                         slack                                 29.008    

Slack (MET) :             29.008ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.400ns  (logic 0.761ns (22.383%)  route 2.639ns (77.617%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.035ns = ( 36.035 - 33.000 ) 
    Source Clock Delay      (SCD):    3.464ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.925     1.925    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.010 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.454     3.464    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X86Y51         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y51         FDRE (Prop_fdre_C_Q)         0.398     3.862 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.862     5.724    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X80Y50         LUT4 (Prop_lut4_I2_O)        0.235     5.959 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.360     6.319    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X80Y50         LUT1 (Prop_lut1_I0_O)        0.128     6.447 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.417     6.864    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X80Y50         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.663    34.663    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.740 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.295    36.035    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X80Y50         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.366    36.401    
                         clock uncertainty           -0.035    36.366    
    SLICE_X80Y50         FDCE (Recov_fdce_C_CLR)     -0.494    35.872    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         35.872    
                         arrival time                          -6.864    
  -------------------------------------------------------------------
                         slack                                 29.008    

Slack (MET) :             29.008ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.400ns  (logic 0.761ns (22.383%)  route 2.639ns (77.617%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.035ns = ( 36.035 - 33.000 ) 
    Source Clock Delay      (SCD):    3.464ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.925     1.925    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.010 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.454     3.464    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X86Y51         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y51         FDRE (Prop_fdre_C_Q)         0.398     3.862 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.862     5.724    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X80Y50         LUT4 (Prop_lut4_I2_O)        0.235     5.959 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.360     6.319    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X80Y50         LUT1 (Prop_lut1_I0_O)        0.128     6.447 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.417     6.864    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X80Y50         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.663    34.663    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.740 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.295    36.035    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X80Y50         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.366    36.401    
                         clock uncertainty           -0.035    36.366    
    SLICE_X80Y50         FDCE (Recov_fdce_C_CLR)     -0.494    35.872    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         35.872    
                         arrival time                          -6.864    
  -------------------------------------------------------------------
                         slack                                 29.008    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.128ns (33.430%)  route 0.255ns (66.570%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.611ns
    Clock Pessimism Removal (CPR):    0.135ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.998     0.998    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.024 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.587     1.611    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X75Y49         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y49         FDPE (Prop_fdpe_C_Q)         0.128     1.739 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.255     1.993    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X81Y50         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.130     1.130    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.159 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.855     2.014    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X81Y50         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.135     1.879    
    SLICE_X81Y50         FDPE (Remov_fdpe_C_PRE)     -0.149     1.730    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.730    
                         arrival time                           1.993    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.365ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.141ns (49.808%)  route 0.142ns (50.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.611ns
    Clock Pessimism Removal (CPR):    0.389ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.998     0.998    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.024 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.587     1.611    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X74Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y49         FDRE (Prop_fdre_C_Q)         0.141     1.752 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.142     1.894    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X75Y49         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.130     1.130    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.159 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.854     2.013    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X75Y49         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism             -0.389     1.624    
    SLICE_X75Y49         FDPE (Remov_fdpe_C_PRE)     -0.095     1.529    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.365    

Slack (MET) :             0.365ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.141ns (49.808%)  route 0.142ns (50.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.611ns
    Clock Pessimism Removal (CPR):    0.389ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.998     0.998    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.024 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.587     1.611    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X74Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y49         FDRE (Prop_fdre_C_Q)         0.141     1.752 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.142     1.894    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X75Y49         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.130     1.130    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.159 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.854     2.013    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X75Y49         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism             -0.389     1.624    
    SLICE_X75Y49         FDPE (Remov_fdpe_C_PRE)     -0.095     1.529    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.365    

Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.445%)  route 0.176ns (55.555%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.612ns
    Clock Pessimism Removal (CPR):    0.368ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.998     0.998    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.024 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.588     1.612    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X81Y47         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y47         FDPE (Prop_fdpe_C_Q)         0.141     1.753 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.176     1.929    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X78Y47         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.130     1.130    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.159 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.856     2.015    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X78Y47         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.368     1.647    
    SLICE_X78Y47         FDCE (Remov_fdce_C_CLR)     -0.092     1.555    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.445%)  route 0.176ns (55.555%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.612ns
    Clock Pessimism Removal (CPR):    0.368ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.998     0.998    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.024 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.588     1.612    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X81Y47         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y47         FDPE (Prop_fdpe_C_Q)         0.141     1.753 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.176     1.929    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X78Y47         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.130     1.130    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.159 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.856     2.015    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X78Y47         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -0.368     1.647    
    SLICE_X78Y47         FDCE (Remov_fdce_C_CLR)     -0.092     1.555    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.445%)  route 0.176ns (55.555%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.612ns
    Clock Pessimism Removal (CPR):    0.368ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.998     0.998    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.024 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.588     1.612    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X81Y47         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y47         FDPE (Prop_fdpe_C_Q)         0.141     1.753 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.176     1.929    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X78Y47         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.130     1.130    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.159 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.856     2.015    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X78Y47         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism             -0.368     1.647    
    SLICE_X78Y47         FDCE (Remov_fdce_C_CLR)     -0.092     1.555    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.445%)  route 0.176ns (55.555%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.612ns
    Clock Pessimism Removal (CPR):    0.368ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.998     0.998    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.024 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.588     1.612    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X81Y47         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y47         FDPE (Prop_fdpe_C_Q)         0.141     1.753 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.176     1.929    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X78Y47         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.130     1.130    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.159 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.856     2.015    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X78Y47         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism             -0.368     1.647    
    SLICE_X78Y47         FDCE (Remov_fdce_C_CLR)     -0.092     1.555    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.445%)  route 0.176ns (55.555%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.612ns
    Clock Pessimism Removal (CPR):    0.368ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.998     0.998    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.024 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.588     1.612    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X81Y47         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y47         FDPE (Prop_fdpe_C_Q)         0.141     1.753 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.176     1.929    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X78Y47         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.130     1.130    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.159 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.856     2.015    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X78Y47         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism             -0.368     1.647    
    SLICE_X78Y47         FDCE (Remov_fdce_C_CLR)     -0.092     1.555    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.377ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.419%)  route 0.116ns (47.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.604ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.998     0.998    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.024 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.580     1.604    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X60Y57         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y57         FDPE (Prop_fdpe_C_Q)         0.128     1.732 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.116     1.848    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X61Y58         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.130     1.130    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.159 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.849     2.008    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X61Y58         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.388     1.620    
    SLICE_X61Y58         FDPE (Remov_fdpe_C_PRE)     -0.149     1.471    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.471    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.377    

Slack (MET) :             0.377ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.445%)  route 0.176ns (55.555%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.612ns
    Clock Pessimism Removal (CPR):    0.368ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.998     0.998    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.024 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.588     1.612    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X81Y47         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y47         FDPE (Prop_fdpe_C_Q)         0.141     1.753 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.176     1.929    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X78Y47         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.130     1.130    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.159 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.856     2.015    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X78Y47         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.368     1.647    
    SLICE_X78Y47         FDPE (Remov_fdpe_C_PRE)     -0.095     1.552    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.377    





