#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Tue Aug  6 09:21:58 2024
# Process ID: 21459
# Current directory: /home/nothon/fpga2C
# Command line: vivado
# Log file: /home/nothon/fpga2C/vivado.log
# Journal file: /home/nothon/fpga2C/vivado.jou
# Running On        :nothon-Swift-SF314-57
# Platform          :Ubuntu
# Operating System  :Ubuntu 24.04 LTS
# Processor Detail  :Intel(R) Core(TM) i7-1065G7 CPU @ 1.30GHz
# CPU Frequency     :1173.265 MHz
# CPU Physical cores:4
# CPU Logical cores :8
# Host memory       :7990 MB
# Swap memory       :21474 MB
# Total Virtual     :29465 MB
# Available Virtual :23726 MB
#-----------------------------------------------------------
start_gui
open_project /home/nothon/fpga2C/ZTurnV2/ZTurnV2.xpr
update_compile_order -fileset sources_1
open_bd_design {/home/nothon/fpga2C/ZTurnV2/ZTurnV2.srcs/sources_1/bd/main_design/main_design.bd}
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip [get_ips  {main_design_noip_lvds_stream_0_1 main_design_noip_lvds_stream_0_0}] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips {main_design_noip_lvds_stream_0_1 main_design_noip_lvds_stream_0_0}] -no_script -sync -force -quiet
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:fifo_generator:13.2 fifo_generator_0
endgroup
set_property location {5 1632 174} [get_bd_cells fifo_generator_0]
set_property location {5 2012 159} [get_bd_cells fifo_generator_0]
delete_bd_objs [get_bd_cells fifo_generator_0]
save_bd_design
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip [get_ips  {main_design_noip_lvds_stream_0_1 main_design_noip_lvds_stream_0_0}] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips {main_design_noip_lvds_stream_0_1 main_design_noip_lvds_stream_0_0}] -no_script -sync -force -quiet
report_ip_status -name ip_status 
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:fifo_generator:13.2 fifo_generator_0
endgroup
set_property location {5 2051 387} [get_bd_cells fifo_generator_0]
connect_bd_intf_net [get_bd_intf_pins noip_lvds_stream_0/fifo_read] [get_bd_intf_pins fifo_generator_0/FIFO_READ]
connect_bd_intf_net [get_bd_intf_pins fifo_generator_0/FIFO_WRITE] [get_bd_intf_pins noip_lvds_stream_0/fifo_write]
save_bd_design
connect_bd_net [get_bd_pins fifo_generator_0/srst] [get_bd_pins noip_lvds_stream_0/fifo_srst]
set_property name fifo_0 [get_bd_cells fifo_generator_0]
save_bd_design
connect_bd_net [get_bd_pins fifo_0/clk] [get_bd_pins lvds_selectio_data_0/clk_div_out]
save_bd_design
copy_bd_objs /  [get_bd_cells {fifo_0}]
set_property location {4 1729 1154} [get_bd_cells fifo_1]
delete_bd_objs [get_bd_cells fifo_1]
startgroup
set_property -dict [list \
  CONFIG.Input_Data_Width {64} \
  CONFIG.Output_Data_Width {32} \
] [get_bd_cells fifo_0]
endgroup
report_ip_status -name ip_status 
copy_bd_objs /  [get_bd_cells {fifo_0}]
set_property location {4 1735 1150} [get_bd_cells fifo_1]
connect_bd_intf_net [get_bd_intf_pins noip_lvds_stream_1/fifo_read] [get_bd_intf_pins fifo_1/FIFO_READ]
connect_bd_intf_net [get_bd_intf_pins noip_lvds_stream_1/fifo_write] [get_bd_intf_pins fifo_1/FIFO_WRITE]
connect_bd_net [get_bd_pins fifo_1/srst] [get_bd_pins noip_lvds_stream_1/fifo_srst]
connect_bd_net [get_bd_pins fifo_1/clk] [get_bd_pins lvds_selectio_data_1/clk_div_out]
save_bd_design
disconnect_bd_net /noip_lvds_stream_1_trigger0 [get_bd_pins lvds_selectio_data_1/bitslip]
connect_bd_net [get_bd_pins lvds_selectio_data_1/bitslip] [get_bd_pins noip_lvds_stream_1/bitslip]
save_bd_design
validate_bd_design
report_ip_status -name ip_status 
generate_target all [get_files  /home/nothon/fpga2C/ZTurnV2/ZTurnV2.srcs/sources_1/bd/main_design/main_design.bd]
catch { config_ip_cache -export [get_ips -all main_design_noip_lvds_stream_0_0] }
catch { config_ip_cache -export [get_ips -all main_design_noip_lvds_stream_0_1] }
catch { config_ip_cache -export [get_ips -all main_design_fifo_generator_0_1] }
catch { config_ip_cache -export [get_ips -all main_design_fifo_0_1] }
catch { config_ip_cache -export [get_ips -all main_design_auto_pc_0] }
catch { config_ip_cache -export [get_ips -all main_design_auto_us_df_0] }
catch { config_ip_cache -export [get_ips -all main_design_auto_us_df_1] }
catch { config_ip_cache -export [get_ips -all main_design_auto_us_df_2] }
catch { config_ip_cache -export [get_ips -all main_design_auto_pc_1] }
catch { config_ip_cache -export [get_ips -all main_design_auto_ss_slid_0] }
catch { config_ip_cache -export [get_ips -all main_design_auto_ss_k_0] }
catch { config_ip_cache -export [get_ips -all main_design_auto_ss_slidr_0] }
catch { config_ip_cache -export [get_ips -all main_design_auto_ss_k_1] }
catch { config_ip_cache -export [get_ips -all main_design_auto_ss_slidr_1] }
catch { config_ip_cache -export [get_ips -all main_design_auto_ss_k_2] }
catch { config_ip_cache -export [get_ips -all main_design_auto_ss_slidr_2] }
export_ip_user_files -of_objects [get_files /home/nothon/fpga2C/ZTurnV2/ZTurnV2.srcs/sources_1/bd/main_design/main_design.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/nothon/fpga2C/ZTurnV2/ZTurnV2.srcs/sources_1/bd/main_design/main_design.bd]
launch_runs main_design_fifo_0_1_synth_1 main_design_fifo_generator_0_1_synth_1 main_design_noip_lvds_stream_0_0_synth_1 main_design_noip_lvds_stream_0_1_synth_1 -jobs 4
wait_on_run main_design_fifo_0_1_synth_1
wait_on_run main_design_fifo_generator_0_1_synth_1
wait_on_run main_design_noip_lvds_stream_0_0_synth_1
wait_on_run main_design_noip_lvds_stream_0_1_synth_1
export_simulation -of_objects [get_files /home/nothon/fpga2C/ZTurnV2/ZTurnV2.srcs/sources_1/bd/main_design/main_design.bd] -directory /home/nothon/fpga2C/ZTurnV2/ZTurnV2.ip_user_files/sim_scripts -ip_user_files_dir /home/nothon/fpga2C/ZTurnV2/ZTurnV2.ip_user_files -ipstatic_source_dir /home/nothon/fpga2C/ZTurnV2/ZTurnV2.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/nothon/fpga2C/ZTurnV2/ZTurnV2.cache/compile_simlib/modelsim} {questa=/home/nothon/fpga2C/ZTurnV2/ZTurnV2.cache/compile_simlib/questa} {xcelium=/home/nothon/fpga2C/ZTurnV2/ZTurnV2.cache/compile_simlib/xcelium} {vcs=/home/nothon/fpga2C/ZTurnV2/ZTurnV2.cache/compile_simlib/vcs} {riviera=/home/nothon/fpga2C/ZTurnV2/ZTurnV2.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run main_design_noip_lvds_stream_0_1_synth_1
reset_run main_design_fifo_generator_0_1_synth_1
reset_run main_design_noip_lvds_stream_0_0_synth_1
reset_run main_design_fifo_0_1_synth_1
disconnect_bd_net /lvds_selectio_data_0_clk_div_out [get_bd_pins noip_lvds_stream_0/lvds_deserialized]
startgroup
connect_bd_net [get_bd_pins lvds_selectio_data_0/data_in_to_device] [get_bd_pins noip_lvds_stream_0/lvds_deserialized]
endgroup
save_bd_design
regenerate_bd_layout
regenerate_bd_layout -routing
regenerate_bd_layout
regenerate_bd_layout
generate_target all [get_files  /home/nothon/fpga2C/ZTurnV2/ZTurnV2.srcs/sources_1/bd/main_design/main_design.bd]
catch { config_ip_cache -export [get_ips -all main_design_noip_lvds_stream_0_1] }
catch { [ delete_ip_run [get_ips -all main_design_noip_lvds_stream_0_1] ] }
catch { config_ip_cache -export [get_ips -all main_design_fifo_generator_0_1] }
catch { [ delete_ip_run [get_ips -all main_design_fifo_generator_0_1] ] }
catch { config_ip_cache -export [get_ips -all main_design_auto_pc_0] }
catch { config_ip_cache -export [get_ips -all main_design_auto_us_df_0] }
catch { config_ip_cache -export [get_ips -all main_design_auto_us_df_1] }
catch { config_ip_cache -export [get_ips -all main_design_auto_us_df_2] }
catch { config_ip_cache -export [get_ips -all main_design_auto_pc_1] }
catch { config_ip_cache -export [get_ips -all main_design_auto_ss_slid_0] }
catch { config_ip_cache -export [get_ips -all main_design_auto_ss_k_0] }
catch { config_ip_cache -export [get_ips -all main_design_auto_ss_slidr_0] }
catch { config_ip_cache -export [get_ips -all main_design_auto_ss_k_1] }
catch { config_ip_cache -export [get_ips -all main_design_auto_ss_slidr_1] }
catch { config_ip_cache -export [get_ips -all main_design_auto_ss_k_2] }
catch { config_ip_cache -export [get_ips -all main_design_auto_ss_slidr_2] }
export_ip_user_files -of_objects [get_files /home/nothon/fpga2C/ZTurnV2/ZTurnV2.srcs/sources_1/bd/main_design/main_design.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/nothon/fpga2C/ZTurnV2/ZTurnV2.srcs/sources_1/bd/main_design/main_design.bd]
launch_runs main_design_fifo_0_1_synth_1 main_design_noip_lvds_stream_0_0_synth_1 -jobs 4
wait_on_run main_design_fifo_0_1_synth_1
wait_on_run main_design_noip_lvds_stream_0_0_synth_1
export_simulation -of_objects [get_files /home/nothon/fpga2C/ZTurnV2/ZTurnV2.srcs/sources_1/bd/main_design/main_design.bd] -directory /home/nothon/fpga2C/ZTurnV2/ZTurnV2.ip_user_files/sim_scripts -ip_user_files_dir /home/nothon/fpga2C/ZTurnV2/ZTurnV2.ip_user_files -ipstatic_source_dir /home/nothon/fpga2C/ZTurnV2/ZTurnV2.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/nothon/fpga2C/ZTurnV2/ZTurnV2.cache/compile_simlib/modelsim} {questa=/home/nothon/fpga2C/ZTurnV2/ZTurnV2.cache/compile_simlib/questa} {xcelium=/home/nothon/fpga2C/ZTurnV2/ZTurnV2.cache/compile_simlib/xcelium} {vcs=/home/nothon/fpga2C/ZTurnV2/ZTurnV2.cache/compile_simlib/vcs} {riviera=/home/nothon/fpga2C/ZTurnV2/ZTurnV2.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
synth_design -rtl -rtl_skip_mlo -name rtl_1
close_design
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
open_run synth_1 -name synth_1
close_design
launch_runs impl_1 -jobs 4
wait_on_run impl_1
open_run impl_1
