
imposter.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000184  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008b94  08000188  08000188  00001188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000020  08008d1c  08008d1c  00009d1c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008d3c  08008d3c  0000a070  2**0
                  CONTENTS
  4 .ARM          00000008  08008d3c  08008d3c  00009d3c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008d44  08008d44  0000a070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008d44  08008d44  00009d44  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08008d48  08008d48  00009d48  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000070  20000000  08008d4c  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000015d4  20000070  08008dbc  0000a070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20001644  08008dbc  0000a644  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000a070  2**0
                  CONTENTS, READONLY
 12 .debug_info   000117fa  00000000  00000000  0000a099  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000363b  00000000  00000000  0001b893  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001238  00000000  00000000  0001eed0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000e14  00000000  00000000  00020108  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000209bb  00000000  00000000  00020f1c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00018d51  00000000  00000000  000418d7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000be88e  00000000  00000000  0005a628  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00118eb6  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000050c4  00000000  00000000  00118efc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000070  00000000  00000000  0011dfc0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000070 	.word	0x20000070
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08008d04 	.word	0x08008d04

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000074 	.word	0x20000074
 80001c4:	08008d04 	.word	0x08008d04

080001c8 <__aeabi_drsub>:
 80001c8:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80001cc:	e002      	b.n	80001d4 <__adddf3>
 80001ce:	bf00      	nop

080001d0 <__aeabi_dsub>:
 80001d0:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080001d4 <__adddf3>:
 80001d4:	b530      	push	{r4, r5, lr}
 80001d6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001da:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001de:	ea94 0f05 	teq	r4, r5
 80001e2:	bf08      	it	eq
 80001e4:	ea90 0f02 	teqeq	r0, r2
 80001e8:	bf1f      	itttt	ne
 80001ea:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001ee:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001f2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001f6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001fa:	f000 80e2 	beq.w	80003c2 <__adddf3+0x1ee>
 80001fe:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000202:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000206:	bfb8      	it	lt
 8000208:	426d      	neglt	r5, r5
 800020a:	dd0c      	ble.n	8000226 <__adddf3+0x52>
 800020c:	442c      	add	r4, r5
 800020e:	ea80 0202 	eor.w	r2, r0, r2
 8000212:	ea81 0303 	eor.w	r3, r1, r3
 8000216:	ea82 0000 	eor.w	r0, r2, r0
 800021a:	ea83 0101 	eor.w	r1, r3, r1
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	2d36      	cmp	r5, #54	@ 0x36
 8000228:	bf88      	it	hi
 800022a:	bd30      	pophi	{r4, r5, pc}
 800022c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000230:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000234:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000238:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800023c:	d002      	beq.n	8000244 <__adddf3+0x70>
 800023e:	4240      	negs	r0, r0
 8000240:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000244:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000248:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800024c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000250:	d002      	beq.n	8000258 <__adddf3+0x84>
 8000252:	4252      	negs	r2, r2
 8000254:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000258:	ea94 0f05 	teq	r4, r5
 800025c:	f000 80a7 	beq.w	80003ae <__adddf3+0x1da>
 8000260:	f1a4 0401 	sub.w	r4, r4, #1
 8000264:	f1d5 0e20 	rsbs	lr, r5, #32
 8000268:	db0d      	blt.n	8000286 <__adddf3+0xb2>
 800026a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800026e:	fa22 f205 	lsr.w	r2, r2, r5
 8000272:	1880      	adds	r0, r0, r2
 8000274:	f141 0100 	adc.w	r1, r1, #0
 8000278:	fa03 f20e 	lsl.w	r2, r3, lr
 800027c:	1880      	adds	r0, r0, r2
 800027e:	fa43 f305 	asr.w	r3, r3, r5
 8000282:	4159      	adcs	r1, r3
 8000284:	e00e      	b.n	80002a4 <__adddf3+0xd0>
 8000286:	f1a5 0520 	sub.w	r5, r5, #32
 800028a:	f10e 0e20 	add.w	lr, lr, #32
 800028e:	2a01      	cmp	r2, #1
 8000290:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000294:	bf28      	it	cs
 8000296:	f04c 0c02 	orrcs.w	ip, ip, #2
 800029a:	fa43 f305 	asr.w	r3, r3, r5
 800029e:	18c0      	adds	r0, r0, r3
 80002a0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002a4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80002a8:	d507      	bpl.n	80002ba <__adddf3+0xe6>
 80002aa:	f04f 0e00 	mov.w	lr, #0
 80002ae:	f1dc 0c00 	rsbs	ip, ip, #0
 80002b2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002b6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ba:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80002be:	d31b      	bcc.n	80002f8 <__adddf3+0x124>
 80002c0:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80002c4:	d30c      	bcc.n	80002e0 <__adddf3+0x10c>
 80002c6:	0849      	lsrs	r1, r1, #1
 80002c8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002cc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002d0:	f104 0401 	add.w	r4, r4, #1
 80002d4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002d8:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80002dc:	f080 809a 	bcs.w	8000414 <__adddf3+0x240>
 80002e0:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80002e4:	bf08      	it	eq
 80002e6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002ea:	f150 0000 	adcs.w	r0, r0, #0
 80002ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002f2:	ea41 0105 	orr.w	r1, r1, r5
 80002f6:	bd30      	pop	{r4, r5, pc}
 80002f8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002fc:	4140      	adcs	r0, r0
 80002fe:	eb41 0101 	adc.w	r1, r1, r1
 8000302:	3c01      	subs	r4, #1
 8000304:	bf28      	it	cs
 8000306:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800030a:	d2e9      	bcs.n	80002e0 <__adddf3+0x10c>
 800030c:	f091 0f00 	teq	r1, #0
 8000310:	bf04      	itt	eq
 8000312:	4601      	moveq	r1, r0
 8000314:	2000      	moveq	r0, #0
 8000316:	fab1 f381 	clz	r3, r1
 800031a:	bf08      	it	eq
 800031c:	3320      	addeq	r3, #32
 800031e:	f1a3 030b 	sub.w	r3, r3, #11
 8000322:	f1b3 0220 	subs.w	r2, r3, #32
 8000326:	da0c      	bge.n	8000342 <__adddf3+0x16e>
 8000328:	320c      	adds	r2, #12
 800032a:	dd08      	ble.n	800033e <__adddf3+0x16a>
 800032c:	f102 0c14 	add.w	ip, r2, #20
 8000330:	f1c2 020c 	rsb	r2, r2, #12
 8000334:	fa01 f00c 	lsl.w	r0, r1, ip
 8000338:	fa21 f102 	lsr.w	r1, r1, r2
 800033c:	e00c      	b.n	8000358 <__adddf3+0x184>
 800033e:	f102 0214 	add.w	r2, r2, #20
 8000342:	bfd8      	it	le
 8000344:	f1c2 0c20 	rsble	ip, r2, #32
 8000348:	fa01 f102 	lsl.w	r1, r1, r2
 800034c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000350:	bfdc      	itt	le
 8000352:	ea41 010c 	orrle.w	r1, r1, ip
 8000356:	4090      	lslle	r0, r2
 8000358:	1ae4      	subs	r4, r4, r3
 800035a:	bfa2      	ittt	ge
 800035c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000360:	4329      	orrge	r1, r5
 8000362:	bd30      	popge	{r4, r5, pc}
 8000364:	ea6f 0404 	mvn.w	r4, r4
 8000368:	3c1f      	subs	r4, #31
 800036a:	da1c      	bge.n	80003a6 <__adddf3+0x1d2>
 800036c:	340c      	adds	r4, #12
 800036e:	dc0e      	bgt.n	800038e <__adddf3+0x1ba>
 8000370:	f104 0414 	add.w	r4, r4, #20
 8000374:	f1c4 0220 	rsb	r2, r4, #32
 8000378:	fa20 f004 	lsr.w	r0, r0, r4
 800037c:	fa01 f302 	lsl.w	r3, r1, r2
 8000380:	ea40 0003 	orr.w	r0, r0, r3
 8000384:	fa21 f304 	lsr.w	r3, r1, r4
 8000388:	ea45 0103 	orr.w	r1, r5, r3
 800038c:	bd30      	pop	{r4, r5, pc}
 800038e:	f1c4 040c 	rsb	r4, r4, #12
 8000392:	f1c4 0220 	rsb	r2, r4, #32
 8000396:	fa20 f002 	lsr.w	r0, r0, r2
 800039a:	fa01 f304 	lsl.w	r3, r1, r4
 800039e:	ea40 0003 	orr.w	r0, r0, r3
 80003a2:	4629      	mov	r1, r5
 80003a4:	bd30      	pop	{r4, r5, pc}
 80003a6:	fa21 f004 	lsr.w	r0, r1, r4
 80003aa:	4629      	mov	r1, r5
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	f094 0f00 	teq	r4, #0
 80003b2:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80003b6:	bf06      	itte	eq
 80003b8:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80003bc:	3401      	addeq	r4, #1
 80003be:	3d01      	subne	r5, #1
 80003c0:	e74e      	b.n	8000260 <__adddf3+0x8c>
 80003c2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003c6:	bf18      	it	ne
 80003c8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003cc:	d029      	beq.n	8000422 <__adddf3+0x24e>
 80003ce:	ea94 0f05 	teq	r4, r5
 80003d2:	bf08      	it	eq
 80003d4:	ea90 0f02 	teqeq	r0, r2
 80003d8:	d005      	beq.n	80003e6 <__adddf3+0x212>
 80003da:	ea54 0c00 	orrs.w	ip, r4, r0
 80003de:	bf04      	itt	eq
 80003e0:	4619      	moveq	r1, r3
 80003e2:	4610      	moveq	r0, r2
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	ea91 0f03 	teq	r1, r3
 80003ea:	bf1e      	ittt	ne
 80003ec:	2100      	movne	r1, #0
 80003ee:	2000      	movne	r0, #0
 80003f0:	bd30      	popne	{r4, r5, pc}
 80003f2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003f6:	d105      	bne.n	8000404 <__adddf3+0x230>
 80003f8:	0040      	lsls	r0, r0, #1
 80003fa:	4149      	adcs	r1, r1
 80003fc:	bf28      	it	cs
 80003fe:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000402:	bd30      	pop	{r4, r5, pc}
 8000404:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000408:	bf3c      	itt	cc
 800040a:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800040e:	bd30      	popcc	{r4, r5, pc}
 8000410:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000414:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000418:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800041c:	f04f 0000 	mov.w	r0, #0
 8000420:	bd30      	pop	{r4, r5, pc}
 8000422:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000426:	bf1a      	itte	ne
 8000428:	4619      	movne	r1, r3
 800042a:	4610      	movne	r0, r2
 800042c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000430:	bf1c      	itt	ne
 8000432:	460b      	movne	r3, r1
 8000434:	4602      	movne	r2, r0
 8000436:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800043a:	bf06      	itte	eq
 800043c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000440:	ea91 0f03 	teqeq	r1, r3
 8000444:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000448:	bd30      	pop	{r4, r5, pc}
 800044a:	bf00      	nop

0800044c <__aeabi_ui2d>:
 800044c:	f090 0f00 	teq	r0, #0
 8000450:	bf04      	itt	eq
 8000452:	2100      	moveq	r1, #0
 8000454:	4770      	bxeq	lr
 8000456:	b530      	push	{r4, r5, lr}
 8000458:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800045c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000460:	f04f 0500 	mov.w	r5, #0
 8000464:	f04f 0100 	mov.w	r1, #0
 8000468:	e750      	b.n	800030c <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_i2d>:
 800046c:	f090 0f00 	teq	r0, #0
 8000470:	bf04      	itt	eq
 8000472:	2100      	moveq	r1, #0
 8000474:	4770      	bxeq	lr
 8000476:	b530      	push	{r4, r5, lr}
 8000478:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800047c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000480:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000484:	bf48      	it	mi
 8000486:	4240      	negmi	r0, r0
 8000488:	f04f 0100 	mov.w	r1, #0
 800048c:	e73e      	b.n	800030c <__adddf3+0x138>
 800048e:	bf00      	nop

08000490 <__aeabi_f2d>:
 8000490:	0042      	lsls	r2, r0, #1
 8000492:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000496:	ea4f 0131 	mov.w	r1, r1, rrx
 800049a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800049e:	bf1f      	itttt	ne
 80004a0:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80004a4:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80004a8:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80004ac:	4770      	bxne	lr
 80004ae:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80004b2:	bf08      	it	eq
 80004b4:	4770      	bxeq	lr
 80004b6:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80004ba:	bf04      	itt	eq
 80004bc:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80004c0:	4770      	bxeq	lr
 80004c2:	b530      	push	{r4, r5, lr}
 80004c4:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80004d0:	e71c      	b.n	800030c <__adddf3+0x138>
 80004d2:	bf00      	nop

080004d4 <__aeabi_ul2d>:
 80004d4:	ea50 0201 	orrs.w	r2, r0, r1
 80004d8:	bf08      	it	eq
 80004da:	4770      	bxeq	lr
 80004dc:	b530      	push	{r4, r5, lr}
 80004de:	f04f 0500 	mov.w	r5, #0
 80004e2:	e00a      	b.n	80004fa <__aeabi_l2d+0x16>

080004e4 <__aeabi_l2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80004f2:	d502      	bpl.n	80004fa <__aeabi_l2d+0x16>
 80004f4:	4240      	negs	r0, r0
 80004f6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004fa:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004fe:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000502:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000506:	f43f aed8 	beq.w	80002ba <__adddf3+0xe6>
 800050a:	f04f 0203 	mov.w	r2, #3
 800050e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000512:	bf18      	it	ne
 8000514:	3203      	addne	r2, #3
 8000516:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800051a:	bf18      	it	ne
 800051c:	3203      	addne	r2, #3
 800051e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000522:	f1c2 0320 	rsb	r3, r2, #32
 8000526:	fa00 fc03 	lsl.w	ip, r0, r3
 800052a:	fa20 f002 	lsr.w	r0, r0, r2
 800052e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000532:	ea40 000e 	orr.w	r0, r0, lr
 8000536:	fa21 f102 	lsr.w	r1, r1, r2
 800053a:	4414      	add	r4, r2
 800053c:	e6bd      	b.n	80002ba <__adddf3+0xe6>
 800053e:	bf00      	nop

08000540 <__aeabi_dmul>:
 8000540:	b570      	push	{r4, r5, r6, lr}
 8000542:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000546:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800054a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800054e:	bf1d      	ittte	ne
 8000550:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000554:	ea94 0f0c 	teqne	r4, ip
 8000558:	ea95 0f0c 	teqne	r5, ip
 800055c:	f000 f8de 	bleq	800071c <__aeabi_dmul+0x1dc>
 8000560:	442c      	add	r4, r5
 8000562:	ea81 0603 	eor.w	r6, r1, r3
 8000566:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800056a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800056e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000572:	bf18      	it	ne
 8000574:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000578:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800057c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000580:	d038      	beq.n	80005f4 <__aeabi_dmul+0xb4>
 8000582:	fba0 ce02 	umull	ip, lr, r0, r2
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800058e:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 8000592:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000596:	f04f 0600 	mov.w	r6, #0
 800059a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800059e:	f09c 0f00 	teq	ip, #0
 80005a2:	bf18      	it	ne
 80005a4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005a8:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80005ac:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80005b0:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80005b4:	d204      	bcs.n	80005c0 <__aeabi_dmul+0x80>
 80005b6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ba:	416d      	adcs	r5, r5
 80005bc:	eb46 0606 	adc.w	r6, r6, r6
 80005c0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005c4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005c8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005cc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005d0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005d4:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80005d8:	bf88      	it	hi
 80005da:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80005de:	d81e      	bhi.n	800061e <__aeabi_dmul+0xde>
 80005e0:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80005e4:	bf08      	it	eq
 80005e6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005ea:	f150 0000 	adcs.w	r0, r0, #0
 80005ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005f2:	bd70      	pop	{r4, r5, r6, pc}
 80005f4:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80005f8:	ea46 0101 	orr.w	r1, r6, r1
 80005fc:	ea40 0002 	orr.w	r0, r0, r2
 8000600:	ea81 0103 	eor.w	r1, r1, r3
 8000604:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000608:	bfc2      	ittt	gt
 800060a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800060e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000612:	bd70      	popgt	{r4, r5, r6, pc}
 8000614:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000618:	f04f 0e00 	mov.w	lr, #0
 800061c:	3c01      	subs	r4, #1
 800061e:	f300 80ab 	bgt.w	8000778 <__aeabi_dmul+0x238>
 8000622:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000626:	bfde      	ittt	le
 8000628:	2000      	movle	r0, #0
 800062a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800062e:	bd70      	pople	{r4, r5, r6, pc}
 8000630:	f1c4 0400 	rsb	r4, r4, #0
 8000634:	3c20      	subs	r4, #32
 8000636:	da35      	bge.n	80006a4 <__aeabi_dmul+0x164>
 8000638:	340c      	adds	r4, #12
 800063a:	dc1b      	bgt.n	8000674 <__aeabi_dmul+0x134>
 800063c:	f104 0414 	add.w	r4, r4, #20
 8000640:	f1c4 0520 	rsb	r5, r4, #32
 8000644:	fa00 f305 	lsl.w	r3, r0, r5
 8000648:	fa20 f004 	lsr.w	r0, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea40 0002 	orr.w	r0, r0, r2
 8000654:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000658:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800065c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000660:	fa21 f604 	lsr.w	r6, r1, r4
 8000664:	eb42 0106 	adc.w	r1, r2, r6
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f1c4 040c 	rsb	r4, r4, #12
 8000678:	f1c4 0520 	rsb	r5, r4, #32
 800067c:	fa00 f304 	lsl.w	r3, r0, r4
 8000680:	fa20 f005 	lsr.w	r0, r0, r5
 8000684:	fa01 f204 	lsl.w	r2, r1, r4
 8000688:	ea40 0002 	orr.w	r0, r0, r2
 800068c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000690:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000694:	f141 0100 	adc.w	r1, r1, #0
 8000698:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800069c:	bf08      	it	eq
 800069e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006a2:	bd70      	pop	{r4, r5, r6, pc}
 80006a4:	f1c4 0520 	rsb	r5, r4, #32
 80006a8:	fa00 f205 	lsl.w	r2, r0, r5
 80006ac:	ea4e 0e02 	orr.w	lr, lr, r2
 80006b0:	fa20 f304 	lsr.w	r3, r0, r4
 80006b4:	fa01 f205 	lsl.w	r2, r1, r5
 80006b8:	ea43 0302 	orr.w	r3, r3, r2
 80006bc:	fa21 f004 	lsr.w	r0, r1, r4
 80006c0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006c4:	fa21 f204 	lsr.w	r2, r1, r4
 80006c8:	ea20 0002 	bic.w	r0, r0, r2
 80006cc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d4:	bf08      	it	eq
 80006d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f094 0f00 	teq	r4, #0
 80006e0:	d10f      	bne.n	8000702 <__aeabi_dmul+0x1c2>
 80006e2:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80006e6:	0040      	lsls	r0, r0, #1
 80006e8:	eb41 0101 	adc.w	r1, r1, r1
 80006ec:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80006f0:	bf08      	it	eq
 80006f2:	3c01      	subeq	r4, #1
 80006f4:	d0f7      	beq.n	80006e6 <__aeabi_dmul+0x1a6>
 80006f6:	ea41 0106 	orr.w	r1, r1, r6
 80006fa:	f095 0f00 	teq	r5, #0
 80006fe:	bf18      	it	ne
 8000700:	4770      	bxne	lr
 8000702:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000706:	0052      	lsls	r2, r2, #1
 8000708:	eb43 0303 	adc.w	r3, r3, r3
 800070c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000710:	bf08      	it	eq
 8000712:	3d01      	subeq	r5, #1
 8000714:	d0f7      	beq.n	8000706 <__aeabi_dmul+0x1c6>
 8000716:	ea43 0306 	orr.w	r3, r3, r6
 800071a:	4770      	bx	lr
 800071c:	ea94 0f0c 	teq	r4, ip
 8000720:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000724:	bf18      	it	ne
 8000726:	ea95 0f0c 	teqne	r5, ip
 800072a:	d00c      	beq.n	8000746 <__aeabi_dmul+0x206>
 800072c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000730:	bf18      	it	ne
 8000732:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000736:	d1d1      	bne.n	80006dc <__aeabi_dmul+0x19c>
 8000738:	ea81 0103 	eor.w	r1, r1, r3
 800073c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000740:	f04f 0000 	mov.w	r0, #0
 8000744:	bd70      	pop	{r4, r5, r6, pc}
 8000746:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800074a:	bf06      	itte	eq
 800074c:	4610      	moveq	r0, r2
 800074e:	4619      	moveq	r1, r3
 8000750:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000754:	d019      	beq.n	800078a <__aeabi_dmul+0x24a>
 8000756:	ea94 0f0c 	teq	r4, ip
 800075a:	d102      	bne.n	8000762 <__aeabi_dmul+0x222>
 800075c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000760:	d113      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000762:	ea95 0f0c 	teq	r5, ip
 8000766:	d105      	bne.n	8000774 <__aeabi_dmul+0x234>
 8000768:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800076c:	bf1c      	itt	ne
 800076e:	4610      	movne	r0, r2
 8000770:	4619      	movne	r1, r3
 8000772:	d10a      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000774:	ea81 0103 	eor.w	r1, r1, r3
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000780:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000784:	f04f 0000 	mov.w	r0, #0
 8000788:	bd70      	pop	{r4, r5, r6, pc}
 800078a:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800078e:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 8000792:	bd70      	pop	{r4, r5, r6, pc}

08000794 <__aeabi_ddiv>:
 8000794:	b570      	push	{r4, r5, r6, lr}
 8000796:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800079a:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800079e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007a2:	bf1d      	ittte	ne
 80007a4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007a8:	ea94 0f0c 	teqne	r4, ip
 80007ac:	ea95 0f0c 	teqne	r5, ip
 80007b0:	f000 f8a7 	bleq	8000902 <__aeabi_ddiv+0x16e>
 80007b4:	eba4 0405 	sub.w	r4, r4, r5
 80007b8:	ea81 0e03 	eor.w	lr, r1, r3
 80007bc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007c0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007c4:	f000 8088 	beq.w	80008d8 <__aeabi_ddiv+0x144>
 80007c8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007cc:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80007d0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007d4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007d8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007dc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007e0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007e4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007e8:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80007ec:	429d      	cmp	r5, r3
 80007ee:	bf08      	it	eq
 80007f0:	4296      	cmpeq	r6, r2
 80007f2:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80007f6:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80007fa:	d202      	bcs.n	8000802 <__aeabi_ddiv+0x6e>
 80007fc:	085b      	lsrs	r3, r3, #1
 80007fe:	ea4f 0232 	mov.w	r2, r2, rrx
 8000802:	1ab6      	subs	r6, r6, r2
 8000804:	eb65 0503 	sbc.w	r5, r5, r3
 8000808:	085b      	lsrs	r3, r3, #1
 800080a:	ea4f 0232 	mov.w	r2, r2, rrx
 800080e:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8000812:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 8000816:	ebb6 0e02 	subs.w	lr, r6, r2
 800081a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800081e:	bf22      	ittt	cs
 8000820:	1ab6      	subcs	r6, r6, r2
 8000822:	4675      	movcs	r5, lr
 8000824:	ea40 000c 	orrcs.w	r0, r0, ip
 8000828:	085b      	lsrs	r3, r3, #1
 800082a:	ea4f 0232 	mov.w	r2, r2, rrx
 800082e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000832:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000836:	bf22      	ittt	cs
 8000838:	1ab6      	subcs	r6, r6, r2
 800083a:	4675      	movcs	r5, lr
 800083c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000840:	085b      	lsrs	r3, r3, #1
 8000842:	ea4f 0232 	mov.w	r2, r2, rrx
 8000846:	ebb6 0e02 	subs.w	lr, r6, r2
 800084a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800084e:	bf22      	ittt	cs
 8000850:	1ab6      	subcs	r6, r6, r2
 8000852:	4675      	movcs	r5, lr
 8000854:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	ea4f 0232 	mov.w	r2, r2, rrx
 800085e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000862:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000866:	bf22      	ittt	cs
 8000868:	1ab6      	subcs	r6, r6, r2
 800086a:	4675      	movcs	r5, lr
 800086c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000870:	ea55 0e06 	orrs.w	lr, r5, r6
 8000874:	d018      	beq.n	80008a8 <__aeabi_ddiv+0x114>
 8000876:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800087a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800087e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000882:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000886:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800088a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800088e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000892:	d1c0      	bne.n	8000816 <__aeabi_ddiv+0x82>
 8000894:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000898:	d10b      	bne.n	80008b2 <__aeabi_ddiv+0x11e>
 800089a:	ea41 0100 	orr.w	r1, r1, r0
 800089e:	f04f 0000 	mov.w	r0, #0
 80008a2:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80008a6:	e7b6      	b.n	8000816 <__aeabi_ddiv+0x82>
 80008a8:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008ac:	bf04      	itt	eq
 80008ae:	4301      	orreq	r1, r0
 80008b0:	2000      	moveq	r0, #0
 80008b2:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80008b6:	bf88      	it	hi
 80008b8:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80008bc:	f63f aeaf 	bhi.w	800061e <__aeabi_dmul+0xde>
 80008c0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008c4:	bf04      	itt	eq
 80008c6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008ca:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008ce:	f150 0000 	adcs.w	r0, r0, #0
 80008d2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008d6:	bd70      	pop	{r4, r5, r6, pc}
 80008d8:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80008dc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008e0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008e4:	bfc2      	ittt	gt
 80008e6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008ea:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008ee:	bd70      	popgt	{r4, r5, r6, pc}
 80008f0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80008f4:	f04f 0e00 	mov.w	lr, #0
 80008f8:	3c01      	subs	r4, #1
 80008fa:	e690      	b.n	800061e <__aeabi_dmul+0xde>
 80008fc:	ea45 0e06 	orr.w	lr, r5, r6
 8000900:	e68d      	b.n	800061e <__aeabi_dmul+0xde>
 8000902:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000906:	ea94 0f0c 	teq	r4, ip
 800090a:	bf08      	it	eq
 800090c:	ea95 0f0c 	teqeq	r5, ip
 8000910:	f43f af3b 	beq.w	800078a <__aeabi_dmul+0x24a>
 8000914:	ea94 0f0c 	teq	r4, ip
 8000918:	d10a      	bne.n	8000930 <__aeabi_ddiv+0x19c>
 800091a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800091e:	f47f af34 	bne.w	800078a <__aeabi_dmul+0x24a>
 8000922:	ea95 0f0c 	teq	r5, ip
 8000926:	f47f af25 	bne.w	8000774 <__aeabi_dmul+0x234>
 800092a:	4610      	mov	r0, r2
 800092c:	4619      	mov	r1, r3
 800092e:	e72c      	b.n	800078a <__aeabi_dmul+0x24a>
 8000930:	ea95 0f0c 	teq	r5, ip
 8000934:	d106      	bne.n	8000944 <__aeabi_ddiv+0x1b0>
 8000936:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800093a:	f43f aefd 	beq.w	8000738 <__aeabi_dmul+0x1f8>
 800093e:	4610      	mov	r0, r2
 8000940:	4619      	mov	r1, r3
 8000942:	e722      	b.n	800078a <__aeabi_dmul+0x24a>
 8000944:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000948:	bf18      	it	ne
 800094a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800094e:	f47f aec5 	bne.w	80006dc <__aeabi_dmul+0x19c>
 8000952:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000956:	f47f af0d 	bne.w	8000774 <__aeabi_dmul+0x234>
 800095a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800095e:	f47f aeeb 	bne.w	8000738 <__aeabi_dmul+0x1f8>
 8000962:	e712      	b.n	800078a <__aeabi_dmul+0x24a>

08000964 <__gedf2>:
 8000964:	f04f 3cff 	mov.w	ip, #4294967295
 8000968:	e006      	b.n	8000978 <__cmpdf2+0x4>
 800096a:	bf00      	nop

0800096c <__ledf2>:
 800096c:	f04f 0c01 	mov.w	ip, #1
 8000970:	e002      	b.n	8000978 <__cmpdf2+0x4>
 8000972:	bf00      	nop

08000974 <__cmpdf2>:
 8000974:	f04f 0c01 	mov.w	ip, #1
 8000978:	f84d cd04 	str.w	ip, [sp, #-4]!
 800097c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000980:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000984:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000988:	bf18      	it	ne
 800098a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800098e:	d01b      	beq.n	80009c8 <__cmpdf2+0x54>
 8000990:	b001      	add	sp, #4
 8000992:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000996:	bf0c      	ite	eq
 8000998:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 800099c:	ea91 0f03 	teqne	r1, r3
 80009a0:	bf02      	ittt	eq
 80009a2:	ea90 0f02 	teqeq	r0, r2
 80009a6:	2000      	moveq	r0, #0
 80009a8:	4770      	bxeq	lr
 80009aa:	f110 0f00 	cmn.w	r0, #0
 80009ae:	ea91 0f03 	teq	r1, r3
 80009b2:	bf58      	it	pl
 80009b4:	4299      	cmppl	r1, r3
 80009b6:	bf08      	it	eq
 80009b8:	4290      	cmpeq	r0, r2
 80009ba:	bf2c      	ite	cs
 80009bc:	17d8      	asrcs	r0, r3, #31
 80009be:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009c2:	f040 0001 	orr.w	r0, r0, #1
 80009c6:	4770      	bx	lr
 80009c8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009cc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009d0:	d102      	bne.n	80009d8 <__cmpdf2+0x64>
 80009d2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009d6:	d107      	bne.n	80009e8 <__cmpdf2+0x74>
 80009d8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009dc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e0:	d1d6      	bne.n	8000990 <__cmpdf2+0x1c>
 80009e2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009e6:	d0d3      	beq.n	8000990 <__cmpdf2+0x1c>
 80009e8:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009ec:	4770      	bx	lr
 80009ee:	bf00      	nop

080009f0 <__aeabi_cdrcmple>:
 80009f0:	4684      	mov	ip, r0
 80009f2:	4610      	mov	r0, r2
 80009f4:	4662      	mov	r2, ip
 80009f6:	468c      	mov	ip, r1
 80009f8:	4619      	mov	r1, r3
 80009fa:	4663      	mov	r3, ip
 80009fc:	e000      	b.n	8000a00 <__aeabi_cdcmpeq>
 80009fe:	bf00      	nop

08000a00 <__aeabi_cdcmpeq>:
 8000a00:	b501      	push	{r0, lr}
 8000a02:	f7ff ffb7 	bl	8000974 <__cmpdf2>
 8000a06:	2800      	cmp	r0, #0
 8000a08:	bf48      	it	mi
 8000a0a:	f110 0f00 	cmnmi.w	r0, #0
 8000a0e:	bd01      	pop	{r0, pc}

08000a10 <__aeabi_dcmpeq>:
 8000a10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a14:	f7ff fff4 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a18:	bf0c      	ite	eq
 8000a1a:	2001      	moveq	r0, #1
 8000a1c:	2000      	movne	r0, #0
 8000a1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a22:	bf00      	nop

08000a24 <__aeabi_dcmplt>:
 8000a24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a28:	f7ff ffea 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a2c:	bf34      	ite	cc
 8000a2e:	2001      	movcc	r0, #1
 8000a30:	2000      	movcs	r0, #0
 8000a32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a36:	bf00      	nop

08000a38 <__aeabi_dcmple>:
 8000a38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a3c:	f7ff ffe0 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a40:	bf94      	ite	ls
 8000a42:	2001      	movls	r0, #1
 8000a44:	2000      	movhi	r0, #0
 8000a46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a4a:	bf00      	nop

08000a4c <__aeabi_dcmpge>:
 8000a4c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a50:	f7ff ffce 	bl	80009f0 <__aeabi_cdrcmple>
 8000a54:	bf94      	ite	ls
 8000a56:	2001      	movls	r0, #1
 8000a58:	2000      	movhi	r0, #0
 8000a5a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a5e:	bf00      	nop

08000a60 <__aeabi_dcmpgt>:
 8000a60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a64:	f7ff ffc4 	bl	80009f0 <__aeabi_cdrcmple>
 8000a68:	bf34      	ite	cc
 8000a6a:	2001      	movcc	r0, #1
 8000a6c:	2000      	movcs	r0, #0
 8000a6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a72:	bf00      	nop

08000a74 <__aeabi_d2f>:
 8000a74:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a78:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000a7c:	bf24      	itt	cs
 8000a7e:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000a82:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000a86:	d90d      	bls.n	8000aa4 <__aeabi_d2f+0x30>
 8000a88:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000a8c:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000a90:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000a94:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000a98:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000a9c:	bf08      	it	eq
 8000a9e:	f020 0001 	biceq.w	r0, r0, #1
 8000aa2:	4770      	bx	lr
 8000aa4:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000aa8:	d121      	bne.n	8000aee <__aeabi_d2f+0x7a>
 8000aaa:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000aae:	bfbc      	itt	lt
 8000ab0:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000ab4:	4770      	bxlt	lr
 8000ab6:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000aba:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000abe:	f1c2 0218 	rsb	r2, r2, #24
 8000ac2:	f1c2 0c20 	rsb	ip, r2, #32
 8000ac6:	fa10 f30c 	lsls.w	r3, r0, ip
 8000aca:	fa20 f002 	lsr.w	r0, r0, r2
 8000ace:	bf18      	it	ne
 8000ad0:	f040 0001 	orrne.w	r0, r0, #1
 8000ad4:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ad8:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000adc:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000ae0:	ea40 000c 	orr.w	r0, r0, ip
 8000ae4:	fa23 f302 	lsr.w	r3, r3, r2
 8000ae8:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000aec:	e7cc      	b.n	8000a88 <__aeabi_d2f+0x14>
 8000aee:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000af2:	d107      	bne.n	8000b04 <__aeabi_d2f+0x90>
 8000af4:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000af8:	bf1e      	ittt	ne
 8000afa:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000afe:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000b02:	4770      	bxne	lr
 8000b04:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000b08:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000b0c:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b10:	4770      	bx	lr
 8000b12:	bf00      	nop

08000b14 <__aeabi_frsub>:
 8000b14:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000b18:	e002      	b.n	8000b20 <__addsf3>
 8000b1a:	bf00      	nop

08000b1c <__aeabi_fsub>:
 8000b1c:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000b20 <__addsf3>:
 8000b20:	0042      	lsls	r2, r0, #1
 8000b22:	bf1f      	itttt	ne
 8000b24:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b28:	ea92 0f03 	teqne	r2, r3
 8000b2c:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b30:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b34:	d06a      	beq.n	8000c0c <__addsf3+0xec>
 8000b36:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b3a:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b3e:	bfc1      	itttt	gt
 8000b40:	18d2      	addgt	r2, r2, r3
 8000b42:	4041      	eorgt	r1, r0
 8000b44:	4048      	eorgt	r0, r1
 8000b46:	4041      	eorgt	r1, r0
 8000b48:	bfb8      	it	lt
 8000b4a:	425b      	neglt	r3, r3
 8000b4c:	2b19      	cmp	r3, #25
 8000b4e:	bf88      	it	hi
 8000b50:	4770      	bxhi	lr
 8000b52:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000b56:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b5a:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000b5e:	bf18      	it	ne
 8000b60:	4240      	negne	r0, r0
 8000b62:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b66:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000b6a:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000b6e:	bf18      	it	ne
 8000b70:	4249      	negne	r1, r1
 8000b72:	ea92 0f03 	teq	r2, r3
 8000b76:	d03f      	beq.n	8000bf8 <__addsf3+0xd8>
 8000b78:	f1a2 0201 	sub.w	r2, r2, #1
 8000b7c:	fa41 fc03 	asr.w	ip, r1, r3
 8000b80:	eb10 000c 	adds.w	r0, r0, ip
 8000b84:	f1c3 0320 	rsb	r3, r3, #32
 8000b88:	fa01 f103 	lsl.w	r1, r1, r3
 8000b8c:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000b90:	d502      	bpl.n	8000b98 <__addsf3+0x78>
 8000b92:	4249      	negs	r1, r1
 8000b94:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000b98:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000b9c:	d313      	bcc.n	8000bc6 <__addsf3+0xa6>
 8000b9e:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000ba2:	d306      	bcc.n	8000bb2 <__addsf3+0x92>
 8000ba4:	0840      	lsrs	r0, r0, #1
 8000ba6:	ea4f 0131 	mov.w	r1, r1, rrx
 8000baa:	f102 0201 	add.w	r2, r2, #1
 8000bae:	2afe      	cmp	r2, #254	@ 0xfe
 8000bb0:	d251      	bcs.n	8000c56 <__addsf3+0x136>
 8000bb2:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000bb6:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000bba:	bf08      	it	eq
 8000bbc:	f020 0001 	biceq.w	r0, r0, #1
 8000bc0:	ea40 0003 	orr.w	r0, r0, r3
 8000bc4:	4770      	bx	lr
 8000bc6:	0049      	lsls	r1, r1, #1
 8000bc8:	eb40 0000 	adc.w	r0, r0, r0
 8000bcc:	3a01      	subs	r2, #1
 8000bce:	bf28      	it	cs
 8000bd0:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000bd4:	d2ed      	bcs.n	8000bb2 <__addsf3+0x92>
 8000bd6:	fab0 fc80 	clz	ip, r0
 8000bda:	f1ac 0c08 	sub.w	ip, ip, #8
 8000bde:	ebb2 020c 	subs.w	r2, r2, ip
 8000be2:	fa00 f00c 	lsl.w	r0, r0, ip
 8000be6:	bfaa      	itet	ge
 8000be8:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000bec:	4252      	neglt	r2, r2
 8000bee:	4318      	orrge	r0, r3
 8000bf0:	bfbc      	itt	lt
 8000bf2:	40d0      	lsrlt	r0, r2
 8000bf4:	4318      	orrlt	r0, r3
 8000bf6:	4770      	bx	lr
 8000bf8:	f092 0f00 	teq	r2, #0
 8000bfc:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000c00:	bf06      	itte	eq
 8000c02:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000c06:	3201      	addeq	r2, #1
 8000c08:	3b01      	subne	r3, #1
 8000c0a:	e7b5      	b.n	8000b78 <__addsf3+0x58>
 8000c0c:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c10:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c14:	bf18      	it	ne
 8000c16:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c1a:	d021      	beq.n	8000c60 <__addsf3+0x140>
 8000c1c:	ea92 0f03 	teq	r2, r3
 8000c20:	d004      	beq.n	8000c2c <__addsf3+0x10c>
 8000c22:	f092 0f00 	teq	r2, #0
 8000c26:	bf08      	it	eq
 8000c28:	4608      	moveq	r0, r1
 8000c2a:	4770      	bx	lr
 8000c2c:	ea90 0f01 	teq	r0, r1
 8000c30:	bf1c      	itt	ne
 8000c32:	2000      	movne	r0, #0
 8000c34:	4770      	bxne	lr
 8000c36:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000c3a:	d104      	bne.n	8000c46 <__addsf3+0x126>
 8000c3c:	0040      	lsls	r0, r0, #1
 8000c3e:	bf28      	it	cs
 8000c40:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000c44:	4770      	bx	lr
 8000c46:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000c4a:	bf3c      	itt	cc
 8000c4c:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000c50:	4770      	bxcc	lr
 8000c52:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000c56:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000c5a:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c5e:	4770      	bx	lr
 8000c60:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000c64:	bf16      	itet	ne
 8000c66:	4608      	movne	r0, r1
 8000c68:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000c6c:	4601      	movne	r1, r0
 8000c6e:	0242      	lsls	r2, r0, #9
 8000c70:	bf06      	itte	eq
 8000c72:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000c76:	ea90 0f01 	teqeq	r0, r1
 8000c7a:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000c7e:	4770      	bx	lr

08000c80 <__aeabi_ui2f>:
 8000c80:	f04f 0300 	mov.w	r3, #0
 8000c84:	e004      	b.n	8000c90 <__aeabi_i2f+0x8>
 8000c86:	bf00      	nop

08000c88 <__aeabi_i2f>:
 8000c88:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000c8c:	bf48      	it	mi
 8000c8e:	4240      	negmi	r0, r0
 8000c90:	ea5f 0c00 	movs.w	ip, r0
 8000c94:	bf08      	it	eq
 8000c96:	4770      	bxeq	lr
 8000c98:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000c9c:	4601      	mov	r1, r0
 8000c9e:	f04f 0000 	mov.w	r0, #0
 8000ca2:	e01c      	b.n	8000cde <__aeabi_l2f+0x2a>

08000ca4 <__aeabi_ul2f>:
 8000ca4:	ea50 0201 	orrs.w	r2, r0, r1
 8000ca8:	bf08      	it	eq
 8000caa:	4770      	bxeq	lr
 8000cac:	f04f 0300 	mov.w	r3, #0
 8000cb0:	e00a      	b.n	8000cc8 <__aeabi_l2f+0x14>
 8000cb2:	bf00      	nop

08000cb4 <__aeabi_l2f>:
 8000cb4:	ea50 0201 	orrs.w	r2, r0, r1
 8000cb8:	bf08      	it	eq
 8000cba:	4770      	bxeq	lr
 8000cbc:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000cc0:	d502      	bpl.n	8000cc8 <__aeabi_l2f+0x14>
 8000cc2:	4240      	negs	r0, r0
 8000cc4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cc8:	ea5f 0c01 	movs.w	ip, r1
 8000ccc:	bf02      	ittt	eq
 8000cce:	4684      	moveq	ip, r0
 8000cd0:	4601      	moveq	r1, r0
 8000cd2:	2000      	moveq	r0, #0
 8000cd4:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000cd8:	bf08      	it	eq
 8000cda:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000cde:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000ce2:	fabc f28c 	clz	r2, ip
 8000ce6:	3a08      	subs	r2, #8
 8000ce8:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000cec:	db10      	blt.n	8000d10 <__aeabi_l2f+0x5c>
 8000cee:	fa01 fc02 	lsl.w	ip, r1, r2
 8000cf2:	4463      	add	r3, ip
 8000cf4:	fa00 fc02 	lsl.w	ip, r0, r2
 8000cf8:	f1c2 0220 	rsb	r2, r2, #32
 8000cfc:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000d00:	fa20 f202 	lsr.w	r2, r0, r2
 8000d04:	eb43 0002 	adc.w	r0, r3, r2
 8000d08:	bf08      	it	eq
 8000d0a:	f020 0001 	biceq.w	r0, r0, #1
 8000d0e:	4770      	bx	lr
 8000d10:	f102 0220 	add.w	r2, r2, #32
 8000d14:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d18:	f1c2 0220 	rsb	r2, r2, #32
 8000d1c:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d20:	fa21 f202 	lsr.w	r2, r1, r2
 8000d24:	eb43 0002 	adc.w	r0, r3, r2
 8000d28:	bf08      	it	eq
 8000d2a:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d2e:	4770      	bx	lr

08000d30 <__aeabi_fmul>:
 8000d30:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000d34:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d38:	bf1e      	ittt	ne
 8000d3a:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d3e:	ea92 0f0c 	teqne	r2, ip
 8000d42:	ea93 0f0c 	teqne	r3, ip
 8000d46:	d06f      	beq.n	8000e28 <__aeabi_fmul+0xf8>
 8000d48:	441a      	add	r2, r3
 8000d4a:	ea80 0c01 	eor.w	ip, r0, r1
 8000d4e:	0240      	lsls	r0, r0, #9
 8000d50:	bf18      	it	ne
 8000d52:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000d56:	d01e      	beq.n	8000d96 <__aeabi_fmul+0x66>
 8000d58:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000d5c:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000d60:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000d64:	fba0 3101 	umull	r3, r1, r0, r1
 8000d68:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000d6c:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000d70:	bf3e      	ittt	cc
 8000d72:	0049      	lslcc	r1, r1, #1
 8000d74:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000d78:	005b      	lslcc	r3, r3, #1
 8000d7a:	ea40 0001 	orr.w	r0, r0, r1
 8000d7e:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000d82:	2afd      	cmp	r2, #253	@ 0xfd
 8000d84:	d81d      	bhi.n	8000dc2 <__aeabi_fmul+0x92>
 8000d86:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000d8a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d8e:	bf08      	it	eq
 8000d90:	f020 0001 	biceq.w	r0, r0, #1
 8000d94:	4770      	bx	lr
 8000d96:	f090 0f00 	teq	r0, #0
 8000d9a:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000d9e:	bf08      	it	eq
 8000da0:	0249      	lsleq	r1, r1, #9
 8000da2:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000da6:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000daa:	3a7f      	subs	r2, #127	@ 0x7f
 8000dac:	bfc2      	ittt	gt
 8000dae:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000db2:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000db6:	4770      	bxgt	lr
 8000db8:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000dbc:	f04f 0300 	mov.w	r3, #0
 8000dc0:	3a01      	subs	r2, #1
 8000dc2:	dc5d      	bgt.n	8000e80 <__aeabi_fmul+0x150>
 8000dc4:	f112 0f19 	cmn.w	r2, #25
 8000dc8:	bfdc      	itt	le
 8000dca:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000dce:	4770      	bxle	lr
 8000dd0:	f1c2 0200 	rsb	r2, r2, #0
 8000dd4:	0041      	lsls	r1, r0, #1
 8000dd6:	fa21 f102 	lsr.w	r1, r1, r2
 8000dda:	f1c2 0220 	rsb	r2, r2, #32
 8000dde:	fa00 fc02 	lsl.w	ip, r0, r2
 8000de2:	ea5f 0031 	movs.w	r0, r1, rrx
 8000de6:	f140 0000 	adc.w	r0, r0, #0
 8000dea:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000dee:	bf08      	it	eq
 8000df0:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000df4:	4770      	bx	lr
 8000df6:	f092 0f00 	teq	r2, #0
 8000dfa:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000dfe:	bf02      	ittt	eq
 8000e00:	0040      	lsleq	r0, r0, #1
 8000e02:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000e06:	3a01      	subeq	r2, #1
 8000e08:	d0f9      	beq.n	8000dfe <__aeabi_fmul+0xce>
 8000e0a:	ea40 000c 	orr.w	r0, r0, ip
 8000e0e:	f093 0f00 	teq	r3, #0
 8000e12:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000e16:	bf02      	ittt	eq
 8000e18:	0049      	lsleq	r1, r1, #1
 8000e1a:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000e1e:	3b01      	subeq	r3, #1
 8000e20:	d0f9      	beq.n	8000e16 <__aeabi_fmul+0xe6>
 8000e22:	ea41 010c 	orr.w	r1, r1, ip
 8000e26:	e78f      	b.n	8000d48 <__aeabi_fmul+0x18>
 8000e28:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e2c:	ea92 0f0c 	teq	r2, ip
 8000e30:	bf18      	it	ne
 8000e32:	ea93 0f0c 	teqne	r3, ip
 8000e36:	d00a      	beq.n	8000e4e <__aeabi_fmul+0x11e>
 8000e38:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000e3c:	bf18      	it	ne
 8000e3e:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000e42:	d1d8      	bne.n	8000df6 <__aeabi_fmul+0xc6>
 8000e44:	ea80 0001 	eor.w	r0, r0, r1
 8000e48:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000e4c:	4770      	bx	lr
 8000e4e:	f090 0f00 	teq	r0, #0
 8000e52:	bf17      	itett	ne
 8000e54:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000e58:	4608      	moveq	r0, r1
 8000e5a:	f091 0f00 	teqne	r1, #0
 8000e5e:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000e62:	d014      	beq.n	8000e8e <__aeabi_fmul+0x15e>
 8000e64:	ea92 0f0c 	teq	r2, ip
 8000e68:	d101      	bne.n	8000e6e <__aeabi_fmul+0x13e>
 8000e6a:	0242      	lsls	r2, r0, #9
 8000e6c:	d10f      	bne.n	8000e8e <__aeabi_fmul+0x15e>
 8000e6e:	ea93 0f0c 	teq	r3, ip
 8000e72:	d103      	bne.n	8000e7c <__aeabi_fmul+0x14c>
 8000e74:	024b      	lsls	r3, r1, #9
 8000e76:	bf18      	it	ne
 8000e78:	4608      	movne	r0, r1
 8000e7a:	d108      	bne.n	8000e8e <__aeabi_fmul+0x15e>
 8000e7c:	ea80 0001 	eor.w	r0, r0, r1
 8000e80:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000e84:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000e88:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000e8c:	4770      	bx	lr
 8000e8e:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000e92:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 8000e96:	4770      	bx	lr

08000e98 <__aeabi_fdiv>:
 8000e98:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000e9c:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000ea0:	bf1e      	ittt	ne
 8000ea2:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000ea6:	ea92 0f0c 	teqne	r2, ip
 8000eaa:	ea93 0f0c 	teqne	r3, ip
 8000eae:	d069      	beq.n	8000f84 <__aeabi_fdiv+0xec>
 8000eb0:	eba2 0203 	sub.w	r2, r2, r3
 8000eb4:	ea80 0c01 	eor.w	ip, r0, r1
 8000eb8:	0249      	lsls	r1, r1, #9
 8000eba:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000ebe:	d037      	beq.n	8000f30 <__aeabi_fdiv+0x98>
 8000ec0:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000ec4:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000ec8:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000ecc:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000ed0:	428b      	cmp	r3, r1
 8000ed2:	bf38      	it	cc
 8000ed4:	005b      	lslcc	r3, r3, #1
 8000ed6:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000eda:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8000ede:	428b      	cmp	r3, r1
 8000ee0:	bf24      	itt	cs
 8000ee2:	1a5b      	subcs	r3, r3, r1
 8000ee4:	ea40 000c 	orrcs.w	r0, r0, ip
 8000ee8:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000eec:	bf24      	itt	cs
 8000eee:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000ef2:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000ef6:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000efa:	bf24      	itt	cs
 8000efc:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f00:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f04:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f08:	bf24      	itt	cs
 8000f0a:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f0e:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f12:	011b      	lsls	r3, r3, #4
 8000f14:	bf18      	it	ne
 8000f16:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f1a:	d1e0      	bne.n	8000ede <__aeabi_fdiv+0x46>
 8000f1c:	2afd      	cmp	r2, #253	@ 0xfd
 8000f1e:	f63f af50 	bhi.w	8000dc2 <__aeabi_fmul+0x92>
 8000f22:	428b      	cmp	r3, r1
 8000f24:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f28:	bf08      	it	eq
 8000f2a:	f020 0001 	biceq.w	r0, r0, #1
 8000f2e:	4770      	bx	lr
 8000f30:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000f34:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f38:	327f      	adds	r2, #127	@ 0x7f
 8000f3a:	bfc2      	ittt	gt
 8000f3c:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000f40:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f44:	4770      	bxgt	lr
 8000f46:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000f4a:	f04f 0300 	mov.w	r3, #0
 8000f4e:	3a01      	subs	r2, #1
 8000f50:	e737      	b.n	8000dc2 <__aeabi_fmul+0x92>
 8000f52:	f092 0f00 	teq	r2, #0
 8000f56:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000f5a:	bf02      	ittt	eq
 8000f5c:	0040      	lsleq	r0, r0, #1
 8000f5e:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000f62:	3a01      	subeq	r2, #1
 8000f64:	d0f9      	beq.n	8000f5a <__aeabi_fdiv+0xc2>
 8000f66:	ea40 000c 	orr.w	r0, r0, ip
 8000f6a:	f093 0f00 	teq	r3, #0
 8000f6e:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000f72:	bf02      	ittt	eq
 8000f74:	0049      	lsleq	r1, r1, #1
 8000f76:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000f7a:	3b01      	subeq	r3, #1
 8000f7c:	d0f9      	beq.n	8000f72 <__aeabi_fdiv+0xda>
 8000f7e:	ea41 010c 	orr.w	r1, r1, ip
 8000f82:	e795      	b.n	8000eb0 <__aeabi_fdiv+0x18>
 8000f84:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000f88:	ea92 0f0c 	teq	r2, ip
 8000f8c:	d108      	bne.n	8000fa0 <__aeabi_fdiv+0x108>
 8000f8e:	0242      	lsls	r2, r0, #9
 8000f90:	f47f af7d 	bne.w	8000e8e <__aeabi_fmul+0x15e>
 8000f94:	ea93 0f0c 	teq	r3, ip
 8000f98:	f47f af70 	bne.w	8000e7c <__aeabi_fmul+0x14c>
 8000f9c:	4608      	mov	r0, r1
 8000f9e:	e776      	b.n	8000e8e <__aeabi_fmul+0x15e>
 8000fa0:	ea93 0f0c 	teq	r3, ip
 8000fa4:	d104      	bne.n	8000fb0 <__aeabi_fdiv+0x118>
 8000fa6:	024b      	lsls	r3, r1, #9
 8000fa8:	f43f af4c 	beq.w	8000e44 <__aeabi_fmul+0x114>
 8000fac:	4608      	mov	r0, r1
 8000fae:	e76e      	b.n	8000e8e <__aeabi_fmul+0x15e>
 8000fb0:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000fb4:	bf18      	it	ne
 8000fb6:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000fba:	d1ca      	bne.n	8000f52 <__aeabi_fdiv+0xba>
 8000fbc:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 8000fc0:	f47f af5c 	bne.w	8000e7c <__aeabi_fmul+0x14c>
 8000fc4:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 8000fc8:	f47f af3c 	bne.w	8000e44 <__aeabi_fmul+0x114>
 8000fcc:	e75f      	b.n	8000e8e <__aeabi_fmul+0x15e>
 8000fce:	bf00      	nop

08000fd0 <__gesf2>:
 8000fd0:	f04f 3cff 	mov.w	ip, #4294967295
 8000fd4:	e006      	b.n	8000fe4 <__cmpsf2+0x4>
 8000fd6:	bf00      	nop

08000fd8 <__lesf2>:
 8000fd8:	f04f 0c01 	mov.w	ip, #1
 8000fdc:	e002      	b.n	8000fe4 <__cmpsf2+0x4>
 8000fde:	bf00      	nop

08000fe0 <__cmpsf2>:
 8000fe0:	f04f 0c01 	mov.w	ip, #1
 8000fe4:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000fe8:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000fec:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000ff0:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000ff4:	bf18      	it	ne
 8000ff6:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000ffa:	d011      	beq.n	8001020 <__cmpsf2+0x40>
 8000ffc:	b001      	add	sp, #4
 8000ffe:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8001002:	bf18      	it	ne
 8001004:	ea90 0f01 	teqne	r0, r1
 8001008:	bf58      	it	pl
 800100a:	ebb2 0003 	subspl.w	r0, r2, r3
 800100e:	bf88      	it	hi
 8001010:	17c8      	asrhi	r0, r1, #31
 8001012:	bf38      	it	cc
 8001014:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8001018:	bf18      	it	ne
 800101a:	f040 0001 	orrne.w	r0, r0, #1
 800101e:	4770      	bx	lr
 8001020:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001024:	d102      	bne.n	800102c <__cmpsf2+0x4c>
 8001026:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 800102a:	d105      	bne.n	8001038 <__cmpsf2+0x58>
 800102c:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8001030:	d1e4      	bne.n	8000ffc <__cmpsf2+0x1c>
 8001032:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8001036:	d0e1      	beq.n	8000ffc <__cmpsf2+0x1c>
 8001038:	f85d 0b04 	ldr.w	r0, [sp], #4
 800103c:	4770      	bx	lr
 800103e:	bf00      	nop

08001040 <__aeabi_cfrcmple>:
 8001040:	4684      	mov	ip, r0
 8001042:	4608      	mov	r0, r1
 8001044:	4661      	mov	r1, ip
 8001046:	e7ff      	b.n	8001048 <__aeabi_cfcmpeq>

08001048 <__aeabi_cfcmpeq>:
 8001048:	b50f      	push	{r0, r1, r2, r3, lr}
 800104a:	f7ff ffc9 	bl	8000fe0 <__cmpsf2>
 800104e:	2800      	cmp	r0, #0
 8001050:	bf48      	it	mi
 8001052:	f110 0f00 	cmnmi.w	r0, #0
 8001056:	bd0f      	pop	{r0, r1, r2, r3, pc}

08001058 <__aeabi_fcmpeq>:
 8001058:	f84d ed08 	str.w	lr, [sp, #-8]!
 800105c:	f7ff fff4 	bl	8001048 <__aeabi_cfcmpeq>
 8001060:	bf0c      	ite	eq
 8001062:	2001      	moveq	r0, #1
 8001064:	2000      	movne	r0, #0
 8001066:	f85d fb08 	ldr.w	pc, [sp], #8
 800106a:	bf00      	nop

0800106c <__aeabi_fcmplt>:
 800106c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001070:	f7ff ffea 	bl	8001048 <__aeabi_cfcmpeq>
 8001074:	bf34      	ite	cc
 8001076:	2001      	movcc	r0, #1
 8001078:	2000      	movcs	r0, #0
 800107a:	f85d fb08 	ldr.w	pc, [sp], #8
 800107e:	bf00      	nop

08001080 <__aeabi_fcmple>:
 8001080:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001084:	f7ff ffe0 	bl	8001048 <__aeabi_cfcmpeq>
 8001088:	bf94      	ite	ls
 800108a:	2001      	movls	r0, #1
 800108c:	2000      	movhi	r0, #0
 800108e:	f85d fb08 	ldr.w	pc, [sp], #8
 8001092:	bf00      	nop

08001094 <__aeabi_fcmpge>:
 8001094:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001098:	f7ff ffd2 	bl	8001040 <__aeabi_cfrcmple>
 800109c:	bf94      	ite	ls
 800109e:	2001      	movls	r0, #1
 80010a0:	2000      	movhi	r0, #0
 80010a2:	f85d fb08 	ldr.w	pc, [sp], #8
 80010a6:	bf00      	nop

080010a8 <__aeabi_fcmpgt>:
 80010a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010ac:	f7ff ffc8 	bl	8001040 <__aeabi_cfrcmple>
 80010b0:	bf34      	ite	cc
 80010b2:	2001      	movcc	r0, #1
 80010b4:	2000      	movcs	r0, #0
 80010b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80010ba:	bf00      	nop

080010bc <__aeabi_f2uiz>:
 80010bc:	0042      	lsls	r2, r0, #1
 80010be:	d20e      	bcs.n	80010de <__aeabi_f2uiz+0x22>
 80010c0:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 80010c4:	d30b      	bcc.n	80010de <__aeabi_f2uiz+0x22>
 80010c6:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 80010ca:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 80010ce:	d409      	bmi.n	80010e4 <__aeabi_f2uiz+0x28>
 80010d0:	ea4f 2300 	mov.w	r3, r0, lsl #8
 80010d4:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80010d8:	fa23 f002 	lsr.w	r0, r3, r2
 80010dc:	4770      	bx	lr
 80010de:	f04f 0000 	mov.w	r0, #0
 80010e2:	4770      	bx	lr
 80010e4:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 80010e8:	d101      	bne.n	80010ee <__aeabi_f2uiz+0x32>
 80010ea:	0242      	lsls	r2, r0, #9
 80010ec:	d102      	bne.n	80010f4 <__aeabi_f2uiz+0x38>
 80010ee:	f04f 30ff 	mov.w	r0, #4294967295
 80010f2:	4770      	bx	lr
 80010f4:	f04f 0000 	mov.w	r0, #0
 80010f8:	4770      	bx	lr
 80010fa:	bf00      	nop

080010fc <__aeabi_uldivmod>:
 80010fc:	b953      	cbnz	r3, 8001114 <__aeabi_uldivmod+0x18>
 80010fe:	b94a      	cbnz	r2, 8001114 <__aeabi_uldivmod+0x18>
 8001100:	2900      	cmp	r1, #0
 8001102:	bf08      	it	eq
 8001104:	2800      	cmpeq	r0, #0
 8001106:	bf1c      	itt	ne
 8001108:	f04f 31ff 	movne.w	r1, #4294967295
 800110c:	f04f 30ff 	movne.w	r0, #4294967295
 8001110:	f000 b968 	b.w	80013e4 <__aeabi_idiv0>
 8001114:	f1ad 0c08 	sub.w	ip, sp, #8
 8001118:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800111c:	f000 f806 	bl	800112c <__udivmoddi4>
 8001120:	f8dd e004 	ldr.w	lr, [sp, #4]
 8001124:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8001128:	b004      	add	sp, #16
 800112a:	4770      	bx	lr

0800112c <__udivmoddi4>:
 800112c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001130:	9d08      	ldr	r5, [sp, #32]
 8001132:	460c      	mov	r4, r1
 8001134:	2b00      	cmp	r3, #0
 8001136:	d14e      	bne.n	80011d6 <__udivmoddi4+0xaa>
 8001138:	4694      	mov	ip, r2
 800113a:	458c      	cmp	ip, r1
 800113c:	4686      	mov	lr, r0
 800113e:	fab2 f282 	clz	r2, r2
 8001142:	d962      	bls.n	800120a <__udivmoddi4+0xde>
 8001144:	b14a      	cbz	r2, 800115a <__udivmoddi4+0x2e>
 8001146:	f1c2 0320 	rsb	r3, r2, #32
 800114a:	4091      	lsls	r1, r2
 800114c:	fa20 f303 	lsr.w	r3, r0, r3
 8001150:	fa0c fc02 	lsl.w	ip, ip, r2
 8001154:	4319      	orrs	r1, r3
 8001156:	fa00 fe02 	lsl.w	lr, r0, r2
 800115a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800115e:	fbb1 f4f7 	udiv	r4, r1, r7
 8001162:	fb07 1114 	mls	r1, r7, r4, r1
 8001166:	fa1f f68c 	uxth.w	r6, ip
 800116a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800116e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8001172:	fb04 f106 	mul.w	r1, r4, r6
 8001176:	4299      	cmp	r1, r3
 8001178:	d90a      	bls.n	8001190 <__udivmoddi4+0x64>
 800117a:	eb1c 0303 	adds.w	r3, ip, r3
 800117e:	f104 30ff 	add.w	r0, r4, #4294967295
 8001182:	f080 8110 	bcs.w	80013a6 <__udivmoddi4+0x27a>
 8001186:	4299      	cmp	r1, r3
 8001188:	f240 810d 	bls.w	80013a6 <__udivmoddi4+0x27a>
 800118c:	3c02      	subs	r4, #2
 800118e:	4463      	add	r3, ip
 8001190:	1a59      	subs	r1, r3, r1
 8001192:	fbb1 f0f7 	udiv	r0, r1, r7
 8001196:	fb07 1110 	mls	r1, r7, r0, r1
 800119a:	fb00 f606 	mul.w	r6, r0, r6
 800119e:	fa1f f38e 	uxth.w	r3, lr
 80011a2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80011a6:	429e      	cmp	r6, r3
 80011a8:	d90a      	bls.n	80011c0 <__udivmoddi4+0x94>
 80011aa:	eb1c 0303 	adds.w	r3, ip, r3
 80011ae:	f100 31ff 	add.w	r1, r0, #4294967295
 80011b2:	f080 80fa 	bcs.w	80013aa <__udivmoddi4+0x27e>
 80011b6:	429e      	cmp	r6, r3
 80011b8:	f240 80f7 	bls.w	80013aa <__udivmoddi4+0x27e>
 80011bc:	4463      	add	r3, ip
 80011be:	3802      	subs	r0, #2
 80011c0:	2100      	movs	r1, #0
 80011c2:	1b9b      	subs	r3, r3, r6
 80011c4:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 80011c8:	b11d      	cbz	r5, 80011d2 <__udivmoddi4+0xa6>
 80011ca:	40d3      	lsrs	r3, r2
 80011cc:	2200      	movs	r2, #0
 80011ce:	e9c5 3200 	strd	r3, r2, [r5]
 80011d2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80011d6:	428b      	cmp	r3, r1
 80011d8:	d905      	bls.n	80011e6 <__udivmoddi4+0xba>
 80011da:	b10d      	cbz	r5, 80011e0 <__udivmoddi4+0xb4>
 80011dc:	e9c5 0100 	strd	r0, r1, [r5]
 80011e0:	2100      	movs	r1, #0
 80011e2:	4608      	mov	r0, r1
 80011e4:	e7f5      	b.n	80011d2 <__udivmoddi4+0xa6>
 80011e6:	fab3 f183 	clz	r1, r3
 80011ea:	2900      	cmp	r1, #0
 80011ec:	d146      	bne.n	800127c <__udivmoddi4+0x150>
 80011ee:	42a3      	cmp	r3, r4
 80011f0:	d302      	bcc.n	80011f8 <__udivmoddi4+0xcc>
 80011f2:	4290      	cmp	r0, r2
 80011f4:	f0c0 80ee 	bcc.w	80013d4 <__udivmoddi4+0x2a8>
 80011f8:	1a86      	subs	r6, r0, r2
 80011fa:	eb64 0303 	sbc.w	r3, r4, r3
 80011fe:	2001      	movs	r0, #1
 8001200:	2d00      	cmp	r5, #0
 8001202:	d0e6      	beq.n	80011d2 <__udivmoddi4+0xa6>
 8001204:	e9c5 6300 	strd	r6, r3, [r5]
 8001208:	e7e3      	b.n	80011d2 <__udivmoddi4+0xa6>
 800120a:	2a00      	cmp	r2, #0
 800120c:	f040 808f 	bne.w	800132e <__udivmoddi4+0x202>
 8001210:	eba1 040c 	sub.w	r4, r1, ip
 8001214:	2101      	movs	r1, #1
 8001216:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800121a:	fa1f f78c 	uxth.w	r7, ip
 800121e:	fbb4 f6f8 	udiv	r6, r4, r8
 8001222:	fb08 4416 	mls	r4, r8, r6, r4
 8001226:	fb07 f006 	mul.w	r0, r7, r6
 800122a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800122e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8001232:	4298      	cmp	r0, r3
 8001234:	d908      	bls.n	8001248 <__udivmoddi4+0x11c>
 8001236:	eb1c 0303 	adds.w	r3, ip, r3
 800123a:	f106 34ff 	add.w	r4, r6, #4294967295
 800123e:	d202      	bcs.n	8001246 <__udivmoddi4+0x11a>
 8001240:	4298      	cmp	r0, r3
 8001242:	f200 80cb 	bhi.w	80013dc <__udivmoddi4+0x2b0>
 8001246:	4626      	mov	r6, r4
 8001248:	1a1c      	subs	r4, r3, r0
 800124a:	fbb4 f0f8 	udiv	r0, r4, r8
 800124e:	fb08 4410 	mls	r4, r8, r0, r4
 8001252:	fb00 f707 	mul.w	r7, r0, r7
 8001256:	fa1f f38e 	uxth.w	r3, lr
 800125a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800125e:	429f      	cmp	r7, r3
 8001260:	d908      	bls.n	8001274 <__udivmoddi4+0x148>
 8001262:	eb1c 0303 	adds.w	r3, ip, r3
 8001266:	f100 34ff 	add.w	r4, r0, #4294967295
 800126a:	d202      	bcs.n	8001272 <__udivmoddi4+0x146>
 800126c:	429f      	cmp	r7, r3
 800126e:	f200 80ae 	bhi.w	80013ce <__udivmoddi4+0x2a2>
 8001272:	4620      	mov	r0, r4
 8001274:	1bdb      	subs	r3, r3, r7
 8001276:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800127a:	e7a5      	b.n	80011c8 <__udivmoddi4+0x9c>
 800127c:	f1c1 0720 	rsb	r7, r1, #32
 8001280:	408b      	lsls	r3, r1
 8001282:	fa22 fc07 	lsr.w	ip, r2, r7
 8001286:	ea4c 0c03 	orr.w	ip, ip, r3
 800128a:	fa24 f607 	lsr.w	r6, r4, r7
 800128e:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8001292:	fbb6 f8f9 	udiv	r8, r6, r9
 8001296:	fa1f fe8c 	uxth.w	lr, ip
 800129a:	fb09 6618 	mls	r6, r9, r8, r6
 800129e:	fa20 f307 	lsr.w	r3, r0, r7
 80012a2:	408c      	lsls	r4, r1
 80012a4:	fa00 fa01 	lsl.w	sl, r0, r1
 80012a8:	fb08 f00e 	mul.w	r0, r8, lr
 80012ac:	431c      	orrs	r4, r3
 80012ae:	0c23      	lsrs	r3, r4, #16
 80012b0:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 80012b4:	4298      	cmp	r0, r3
 80012b6:	fa02 f201 	lsl.w	r2, r2, r1
 80012ba:	d90a      	bls.n	80012d2 <__udivmoddi4+0x1a6>
 80012bc:	eb1c 0303 	adds.w	r3, ip, r3
 80012c0:	f108 36ff 	add.w	r6, r8, #4294967295
 80012c4:	f080 8081 	bcs.w	80013ca <__udivmoddi4+0x29e>
 80012c8:	4298      	cmp	r0, r3
 80012ca:	d97e      	bls.n	80013ca <__udivmoddi4+0x29e>
 80012cc:	f1a8 0802 	sub.w	r8, r8, #2
 80012d0:	4463      	add	r3, ip
 80012d2:	1a1e      	subs	r6, r3, r0
 80012d4:	fbb6 f3f9 	udiv	r3, r6, r9
 80012d8:	fb09 6613 	mls	r6, r9, r3, r6
 80012dc:	fb03 fe0e 	mul.w	lr, r3, lr
 80012e0:	b2a4      	uxth	r4, r4
 80012e2:	ea44 4406 	orr.w	r4, r4, r6, lsl #16
 80012e6:	45a6      	cmp	lr, r4
 80012e8:	d908      	bls.n	80012fc <__udivmoddi4+0x1d0>
 80012ea:	eb1c 0404 	adds.w	r4, ip, r4
 80012ee:	f103 30ff 	add.w	r0, r3, #4294967295
 80012f2:	d266      	bcs.n	80013c2 <__udivmoddi4+0x296>
 80012f4:	45a6      	cmp	lr, r4
 80012f6:	d964      	bls.n	80013c2 <__udivmoddi4+0x296>
 80012f8:	3b02      	subs	r3, #2
 80012fa:	4464      	add	r4, ip
 80012fc:	ea43 4008 	orr.w	r0, r3, r8, lsl #16
 8001300:	fba0 8302 	umull	r8, r3, r0, r2
 8001304:	eba4 040e 	sub.w	r4, r4, lr
 8001308:	429c      	cmp	r4, r3
 800130a:	46c6      	mov	lr, r8
 800130c:	461e      	mov	r6, r3
 800130e:	d350      	bcc.n	80013b2 <__udivmoddi4+0x286>
 8001310:	d04d      	beq.n	80013ae <__udivmoddi4+0x282>
 8001312:	b155      	cbz	r5, 800132a <__udivmoddi4+0x1fe>
 8001314:	ebba 030e 	subs.w	r3, sl, lr
 8001318:	eb64 0406 	sbc.w	r4, r4, r6
 800131c:	fa04 f707 	lsl.w	r7, r4, r7
 8001320:	40cb      	lsrs	r3, r1
 8001322:	431f      	orrs	r7, r3
 8001324:	40cc      	lsrs	r4, r1
 8001326:	e9c5 7400 	strd	r7, r4, [r5]
 800132a:	2100      	movs	r1, #0
 800132c:	e751      	b.n	80011d2 <__udivmoddi4+0xa6>
 800132e:	fa0c fc02 	lsl.w	ip, ip, r2
 8001332:	f1c2 0320 	rsb	r3, r2, #32
 8001336:	40d9      	lsrs	r1, r3
 8001338:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800133c:	fa20 f303 	lsr.w	r3, r0, r3
 8001340:	fa00 fe02 	lsl.w	lr, r0, r2
 8001344:	fbb1 f0f8 	udiv	r0, r1, r8
 8001348:	fb08 1110 	mls	r1, r8, r0, r1
 800134c:	4094      	lsls	r4, r2
 800134e:	431c      	orrs	r4, r3
 8001350:	fa1f f78c 	uxth.w	r7, ip
 8001354:	0c23      	lsrs	r3, r4, #16
 8001356:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800135a:	fb00 f107 	mul.w	r1, r0, r7
 800135e:	4299      	cmp	r1, r3
 8001360:	d908      	bls.n	8001374 <__udivmoddi4+0x248>
 8001362:	eb1c 0303 	adds.w	r3, ip, r3
 8001366:	f100 36ff 	add.w	r6, r0, #4294967295
 800136a:	d22c      	bcs.n	80013c6 <__udivmoddi4+0x29a>
 800136c:	4299      	cmp	r1, r3
 800136e:	d92a      	bls.n	80013c6 <__udivmoddi4+0x29a>
 8001370:	3802      	subs	r0, #2
 8001372:	4463      	add	r3, ip
 8001374:	1a5b      	subs	r3, r3, r1
 8001376:	fbb3 f1f8 	udiv	r1, r3, r8
 800137a:	fb08 3311 	mls	r3, r8, r1, r3
 800137e:	b2a4      	uxth	r4, r4
 8001380:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8001384:	fb01 f307 	mul.w	r3, r1, r7
 8001388:	42a3      	cmp	r3, r4
 800138a:	d908      	bls.n	800139e <__udivmoddi4+0x272>
 800138c:	eb1c 0404 	adds.w	r4, ip, r4
 8001390:	f101 36ff 	add.w	r6, r1, #4294967295
 8001394:	d213      	bcs.n	80013be <__udivmoddi4+0x292>
 8001396:	42a3      	cmp	r3, r4
 8001398:	d911      	bls.n	80013be <__udivmoddi4+0x292>
 800139a:	3902      	subs	r1, #2
 800139c:	4464      	add	r4, ip
 800139e:	1ae4      	subs	r4, r4, r3
 80013a0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80013a4:	e73b      	b.n	800121e <__udivmoddi4+0xf2>
 80013a6:	4604      	mov	r4, r0
 80013a8:	e6f2      	b.n	8001190 <__udivmoddi4+0x64>
 80013aa:	4608      	mov	r0, r1
 80013ac:	e708      	b.n	80011c0 <__udivmoddi4+0x94>
 80013ae:	45c2      	cmp	sl, r8
 80013b0:	d2af      	bcs.n	8001312 <__udivmoddi4+0x1e6>
 80013b2:	ebb8 0e02 	subs.w	lr, r8, r2
 80013b6:	eb63 060c 	sbc.w	r6, r3, ip
 80013ba:	3801      	subs	r0, #1
 80013bc:	e7a9      	b.n	8001312 <__udivmoddi4+0x1e6>
 80013be:	4631      	mov	r1, r6
 80013c0:	e7ed      	b.n	800139e <__udivmoddi4+0x272>
 80013c2:	4603      	mov	r3, r0
 80013c4:	e79a      	b.n	80012fc <__udivmoddi4+0x1d0>
 80013c6:	4630      	mov	r0, r6
 80013c8:	e7d4      	b.n	8001374 <__udivmoddi4+0x248>
 80013ca:	46b0      	mov	r8, r6
 80013cc:	e781      	b.n	80012d2 <__udivmoddi4+0x1a6>
 80013ce:	4463      	add	r3, ip
 80013d0:	3802      	subs	r0, #2
 80013d2:	e74f      	b.n	8001274 <__udivmoddi4+0x148>
 80013d4:	4606      	mov	r6, r0
 80013d6:	4623      	mov	r3, r4
 80013d8:	4608      	mov	r0, r1
 80013da:	e711      	b.n	8001200 <__udivmoddi4+0xd4>
 80013dc:	3e02      	subs	r6, #2
 80013de:	4463      	add	r3, ip
 80013e0:	e732      	b.n	8001248 <__udivmoddi4+0x11c>
 80013e2:	bf00      	nop

080013e4 <__aeabi_idiv0>:
 80013e4:	4770      	bx	lr
 80013e6:	bf00      	nop

080013e8 <move>:
#include <math.h>

extern int16_t goal_forward_left;
extern int16_t goal_forward_right;

void move(int8_t n) {	// Move n cells forward (with acceleration)
 80013e8:	b590      	push	{r4, r7, lr}
 80013ea:	b083      	sub	sp, #12
 80013ec:	af00      	add	r7, sp, #0
 80013ee:	4603      	mov	r3, r0
 80013f0:	71fb      	strb	r3, [r7, #7]

	setState(MOVING);
 80013f2:	2001      	movs	r0, #1
 80013f4:	f001 f9f8 	bl	80027e8 <setState>

	setPIDGoalA(0);
 80013f8:	2000      	movs	r0, #0
 80013fa:	f001 f9e1 	bl	80027c0 <setPIDGoalA>
	setPIDGoalD(MOVE_COUNTS*n);
 80013fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001402:	b29b      	uxth	r3, r3
 8001404:	461a      	mov	r2, r3
 8001406:	00d2      	lsls	r2, r2, #3
 8001408:	441a      	add	r2, r3
 800140a:	0052      	lsls	r2, r2, #1
 800140c:	4413      	add	r3, r2
 800140e:	015b      	lsls	r3, r3, #5
 8001410:	b29b      	uxth	r3, r3
 8001412:	b21b      	sxth	r3, r3
 8001414:	4618      	mov	r0, r3
 8001416:	f001 f9bf 	bl	8002798 <setPIDGoalD>

	while(!PIDdone())
 800141a:	e013      	b.n	8001444 <move+0x5c>
	{
		setIRAngle(readIR(IR_LEFT), readIR(IR_RIGHT));
 800141c:	2001      	movs	r0, #1
 800141e:	f000 fbbb 	bl	8001b98 <readIR>
 8001422:	4603      	mov	r3, r0
 8001424:	4618      	mov	r0, r3
 8001426:	f7ff fc2b 	bl	8000c80 <__aeabi_ui2f>
 800142a:	4604      	mov	r4, r0
 800142c:	2002      	movs	r0, #2
 800142e:	f000 fbb3 	bl	8001b98 <readIR>
 8001432:	4603      	mov	r3, r0
 8001434:	4618      	mov	r0, r3
 8001436:	f7ff fc23 	bl	8000c80 <__aeabi_ui2f>
 800143a:	4603      	mov	r3, r0
 800143c:	4619      	mov	r1, r3
 800143e:	4620      	mov	r0, r4
 8001440:	f001 fa14 	bl	800286c <setIRAngle>
	while(!PIDdone())
 8001444:	f001 ffd0 	bl	80033e8 <PIDdone>
 8001448:	4603      	mov	r3, r0
 800144a:	2b00      	cmp	r3, #0
 800144c:	d0e6      	beq.n	800141c <move+0x34>
	}

	resetPID();
 800144e:	f001 ffdd 	bl	800340c <resetPID>

}
 8001452:	bf00      	nop
 8001454:	370c      	adds	r7, #12
 8001456:	46bd      	mov	sp, r7
 8001458:	bd90      	pop	{r4, r7, pc}

0800145a <turn>:

void turn(int8_t n) {	// Make n 90 degree turns (no acceleration)
 800145a:	b580      	push	{r7, lr}
 800145c:	b082      	sub	sp, #8
 800145e:	af00      	add	r7, sp, #0
 8001460:	4603      	mov	r3, r0
 8001462:	71fb      	strb	r3, [r7, #7]

	setState(TURNING);
 8001464:	2002      	movs	r0, #2
 8001466:	f001 f9bf 	bl	80027e8 <setState>

	setPIDGoalD(0);
 800146a:	2000      	movs	r0, #0
 800146c:	f001 f994 	bl	8002798 <setPIDGoalD>
	setPIDGoalA(TURN_COUNTS*n);
 8001470:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001474:	b29b      	uxth	r3, r3
 8001476:	461a      	mov	r2, r3
 8001478:	0052      	lsls	r2, r2, #1
 800147a:	441a      	add	r2, r3
 800147c:	0112      	lsls	r2, r2, #4
 800147e:	1ad3      	subs	r3, r2, r3
 8001480:	461a      	mov	r2, r3
 8001482:	0091      	lsls	r1, r2, #2
 8001484:	461a      	mov	r2, r3
 8001486:	460b      	mov	r3, r1
 8001488:	4413      	add	r3, r2
 800148a:	005b      	lsls	r3, r3, #1
 800148c:	b29b      	uxth	r3, r3
 800148e:	b21b      	sxth	r3, r3
 8001490:	4618      	mov	r0, r3
 8001492:	f001 f995 	bl	80027c0 <setPIDGoalA>

	while(!PIDdone())
 8001496:	bf00      	nop
 8001498:	f001 ffa6 	bl	80033e8 <PIDdone>
 800149c:	4603      	mov	r3, r0
 800149e:	2b00      	cmp	r3, #0
 80014a0:	d0fa      	beq.n	8001498 <turn+0x3e>
	{

	}

	resetPID();
 80014a2:	f001 ffb3 	bl	800340c <resetPID>

}
 80014a6:	bf00      	nop
 80014a8:	3708      	adds	r7, #8
 80014aa:	46bd      	mov	sp, r7
 80014ac:	bd80      	pop	{r7, pc}

080014ae <moveEncoderCount>:

void moveEncoderCount(int8_t n) {	// Move n encoder counts (with acceleration)
 80014ae:	b590      	push	{r4, r7, lr}
 80014b0:	b083      	sub	sp, #12
 80014b2:	af00      	add	r7, sp, #0
 80014b4:	4603      	mov	r3, r0
 80014b6:	71fb      	strb	r3, [r7, #7]

	setState(TURNING);
 80014b8:	2002      	movs	r0, #2
 80014ba:	f001 f995 	bl	80027e8 <setState>

	setPIDGoalA(0);
 80014be:	2000      	movs	r0, #0
 80014c0:	f001 f97e 	bl	80027c0 <setPIDGoalA>
	setPIDGoalD(n);
 80014c4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014c8:	b21b      	sxth	r3, r3
 80014ca:	4618      	mov	r0, r3
 80014cc:	f001 f964 	bl	8002798 <setPIDGoalD>

	while(!PIDdone())
 80014d0:	e013      	b.n	80014fa <moveEncoderCount+0x4c>
	{
		setIRAngle(readIR(IR_LEFT), readIR(IR_RIGHT));
 80014d2:	2001      	movs	r0, #1
 80014d4:	f000 fb60 	bl	8001b98 <readIR>
 80014d8:	4603      	mov	r3, r0
 80014da:	4618      	mov	r0, r3
 80014dc:	f7ff fbd0 	bl	8000c80 <__aeabi_ui2f>
 80014e0:	4604      	mov	r4, r0
 80014e2:	2002      	movs	r0, #2
 80014e4:	f000 fb58 	bl	8001b98 <readIR>
 80014e8:	4603      	mov	r3, r0
 80014ea:	4618      	mov	r0, r3
 80014ec:	f7ff fbc8 	bl	8000c80 <__aeabi_ui2f>
 80014f0:	4603      	mov	r3, r0
 80014f2:	4619      	mov	r1, r3
 80014f4:	4620      	mov	r0, r4
 80014f6:	f001 f9b9 	bl	800286c <setIRAngle>
	while(!PIDdone())
 80014fa:	f001 ff75 	bl	80033e8 <PIDdone>
 80014fe:	4603      	mov	r3, r0
 8001500:	2b00      	cmp	r3, #0
 8001502:	d0e6      	beq.n	80014d2 <moveEncoderCount+0x24>
	}

	resetPID();
 8001504:	f001 ff82 	bl	800340c <resetPID>

}
 8001508:	bf00      	nop
 800150a:	370c      	adds	r7, #12
 800150c:	46bd      	mov	sp, r7
 800150e:	bd90      	pop	{r4, r7, pc}

08001510 <frontCorrection>:

	resetPID();

}

void frontCorrection() {
 8001510:	b580      	push	{r7, lr}
 8001512:	b082      	sub	sp, #8
 8001514:	af00      	add	r7, sp, #0

	setState(TURNING);
 8001516:	2002      	movs	r0, #2
 8001518:	f001 f966 	bl	80027e8 <setState>

	int16_t forward_left = 0;
 800151c:	2300      	movs	r3, #0
 800151e:	80fb      	strh	r3, [r7, #6]
	int16_t forward_right = 0;
 8001520:	2300      	movs	r3, #0
 8001522:	80bb      	strh	r3, [r7, #4]
//			break;
//		}
//	}

	while(1) {
		forward_left = readIR(IR_FORWARD_LEFT);
 8001524:	2000      	movs	r0, #0
 8001526:	f000 fb37 	bl	8001b98 <readIR>
 800152a:	4603      	mov	r3, r0
 800152c:	80fb      	strh	r3, [r7, #6]
		forward_right = readIR(IR_FORWARD_RIGHT);
 800152e:	2003      	movs	r0, #3
 8001530:	f000 fb32 	bl	8001b98 <readIR>
 8001534:	4603      	mov	r3, r0
 8001536:	80bb      	strh	r3, [r7, #4]
//			}
//			else if ((forward_left - goal_forward_left) - (forward_right - goal_forward_right) < -300) {
//				turnEncoderCount(-30);
//			}
//		}
		if (forward_left - goal_forward_left > 250/* || forward_right - goal_forward_right > 300*/) {
 8001538:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800153c:	4a0f      	ldr	r2, [pc, #60]	@ (800157c <frontCorrection+0x6c>)
 800153e:	f9b2 2000 	ldrsh.w	r2, [r2]
 8001542:	1a9b      	subs	r3, r3, r2
 8001544:	2bfa      	cmp	r3, #250	@ 0xfa
 8001546:	dd04      	ble.n	8001552 <frontCorrection+0x42>
			moveEncoderCount(-15);
 8001548:	f06f 000e 	mvn.w	r0, #14
 800154c:	f7ff ffaf 	bl	80014ae <moveEncoderCount>
 8001550:	e7e8      	b.n	8001524 <frontCorrection+0x14>
//			}
//			else if ((forward_left - goal_forward_left) - (forward_right - goal_forward_right) < -300) {
//				turnEncoderCount(-30);
//			}
		}
		else if (forward_left - goal_forward_left < -250/* || forward_right - goal_forward_right > 300*/) {
 8001552:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001556:	4a09      	ldr	r2, [pc, #36]	@ (800157c <frontCorrection+0x6c>)
 8001558:	f9b2 2000 	ldrsh.w	r2, [r2]
 800155c:	1a9b      	subs	r3, r3, r2
 800155e:	f113 0ffa 	cmn.w	r3, #250	@ 0xfa
 8001562:	da03      	bge.n	800156c <frontCorrection+0x5c>
			moveEncoderCount(15);
 8001564:	200f      	movs	r0, #15
 8001566:	f7ff ffa2 	bl	80014ae <moveEncoderCount>
		forward_left = readIR(IR_FORWARD_LEFT);
 800156a:	e7db      	b.n	8001524 <frontCorrection+0x14>
		}
		else {
			break;
 800156c:	bf00      	nop
		}
	}

	resetPID();
 800156e:	f001 ff4d 	bl	800340c <resetPID>

}
 8001572:	bf00      	nop
 8001574:	3708      	adds	r7, #8
 8001576:	46bd      	mov	sp, r7
 8001578:	bd80      	pop	{r7, pc}
 800157a:	bf00      	nop
 800157c:	2000037e 	.word	0x2000037e

08001580 <Delay_Init>:

#include "main.h"
#include "delay.h"

void Delay_Init(void)
{
 8001580:	b480      	push	{r7}
 8001582:	af00      	add	r7, sp, #0
    if (!(CoreDebug->DEMCR & CoreDebug_DEMCR_TRCENA_Msk))
 8001584:	4b0c      	ldr	r3, [pc, #48]	@ (80015b8 <Delay_Init+0x38>)
 8001586:	68db      	ldr	r3, [r3, #12]
 8001588:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800158c:	2b00      	cmp	r3, #0
 800158e:	d10e      	bne.n	80015ae <Delay_Init+0x2e>
    {
        CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 8001590:	4b09      	ldr	r3, [pc, #36]	@ (80015b8 <Delay_Init+0x38>)
 8001592:	68db      	ldr	r3, [r3, #12]
 8001594:	4a08      	ldr	r2, [pc, #32]	@ (80015b8 <Delay_Init+0x38>)
 8001596:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800159a:	60d3      	str	r3, [r2, #12]
        DWT->CYCCNT = 0;
 800159c:	4b07      	ldr	r3, [pc, #28]	@ (80015bc <Delay_Init+0x3c>)
 800159e:	2200      	movs	r2, #0
 80015a0:	605a      	str	r2, [r3, #4]
        DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
 80015a2:	4b06      	ldr	r3, [pc, #24]	@ (80015bc <Delay_Init+0x3c>)
 80015a4:	681b      	ldr	r3, [r3, #0]
 80015a6:	4a05      	ldr	r2, [pc, #20]	@ (80015bc <Delay_Init+0x3c>)
 80015a8:	f043 0301 	orr.w	r3, r3, #1
 80015ac:	6013      	str	r3, [r2, #0]
    }
}
 80015ae:	bf00      	nop
 80015b0:	46bd      	mov	sp, r7
 80015b2:	bc80      	pop	{r7}
 80015b4:	4770      	bx	lr
 80015b6:	bf00      	nop
 80015b8:	e000edf0 	.word	0xe000edf0
 80015bc:	e0001000 	.word	0xe0001000

080015c0 <delayMicroseconds>:

// Delays for us microseconds
void delayMicroseconds(uint32_t us)
{
 80015c0:	b480      	push	{r7}
 80015c2:	b085      	sub	sp, #20
 80015c4:	af00      	add	r7, sp, #0
 80015c6:	6078      	str	r0, [r7, #4]
    volatile uint32_t startTick = DWT->CYCCNT,
 80015c8:	4b09      	ldr	r3, [pc, #36]	@ (80015f0 <delayMicroseconds+0x30>)
 80015ca:	685b      	ldr	r3, [r3, #4]
 80015cc:	60fb      	str	r3, [r7, #12]
    delayTicks = us * 16; // Our MCU runs at 16 MHz, so each microsecond lasts 16 clock ticks
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	011b      	lsls	r3, r3, #4
 80015d2:	60bb      	str	r3, [r7, #8]

    while (DWT->CYCCNT - startTick < delayTicks);
 80015d4:	bf00      	nop
 80015d6:	4b06      	ldr	r3, [pc, #24]	@ (80015f0 <delayMicroseconds+0x30>)
 80015d8:	685a      	ldr	r2, [r3, #4]
 80015da:	68fb      	ldr	r3, [r7, #12]
 80015dc:	1ad2      	subs	r2, r2, r3
 80015de:	68bb      	ldr	r3, [r7, #8]
 80015e0:	429a      	cmp	r2, r3
 80015e2:	d3f8      	bcc.n	80015d6 <delayMicroseconds+0x16>
}
 80015e4:	bf00      	nop
 80015e6:	bf00      	nop
 80015e8:	3714      	adds	r7, #20
 80015ea:	46bd      	mov	sp, r7
 80015ec:	bc80      	pop	{r7}
 80015ee:	4770      	bx	lr
 80015f0:	e0001000 	.word	0xe0001000

080015f4 <getRightEncoderCounts>:
 */

#include "main.h"
#include "encoders.h"

int16_t getRightEncoderCounts() {
 80015f4:	b480      	push	{r7}
 80015f6:	af00      	add	r7, sp, #0
	return (-1*(int16_t) TIM3->CNT);
 80015f8:	4b04      	ldr	r3, [pc, #16]	@ (800160c <getRightEncoderCounts+0x18>)
 80015fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80015fc:	b29b      	uxth	r3, r3
 80015fe:	425b      	negs	r3, r3
 8001600:	b29b      	uxth	r3, r3
 8001602:	b21b      	sxth	r3, r3
}
 8001604:	4618      	mov	r0, r3
 8001606:	46bd      	mov	sp, r7
 8001608:	bc80      	pop	{r7}
 800160a:	4770      	bx	lr
 800160c:	40000400 	.word	0x40000400

08001610 <getLeftEncoderCounts>:

int16_t getLeftEncoderCounts() {
 8001610:	b480      	push	{r7}
 8001612:	af00      	add	r7, sp, #0
	return (-1*(int16_t) TIM8->CNT);
 8001614:	4b04      	ldr	r3, [pc, #16]	@ (8001628 <getLeftEncoderCounts+0x18>)
 8001616:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001618:	b29b      	uxth	r3, r3
 800161a:	425b      	negs	r3, r3
 800161c:	b29b      	uxth	r3, r3
 800161e:	b21b      	sxth	r3, r3
}
 8001620:	4618      	mov	r0, r3
 8001622:	46bd      	mov	sp, r7
 8001624:	bc80      	pop	{r7}
 8001626:	4770      	bx	lr
 8001628:	40010400 	.word	0x40010400

0800162c <resetEncoders>:

void resetEncoders() {
 800162c:	b480      	push	{r7}
 800162e:	af00      	add	r7, sp, #0
	TIM3->CNT = (int16_t) 0;
 8001630:	4b04      	ldr	r3, [pc, #16]	@ (8001644 <resetEncoders+0x18>)
 8001632:	2200      	movs	r2, #0
 8001634:	625a      	str	r2, [r3, #36]	@ 0x24
	TIM8->CNT = (int16_t) 0;
 8001636:	4b04      	ldr	r3, [pc, #16]	@ (8001648 <resetEncoders+0x1c>)
 8001638:	2200      	movs	r2, #0
 800163a:	625a      	str	r2, [r3, #36]	@ 0x24
}
 800163c:	bf00      	nop
 800163e:	46bd      	mov	sp, r7
 8001640:	bc80      	pop	{r7}
 8001642:	4770      	bx	lr
 8001644:	40000400 	.word	0x40000400
 8001648:	40010400 	.word	0x40010400

0800164c <writeFlash>:
#include "stm32f2xx.h"

uint32_t startAddress = 0x080E0000;

void writeFlash(int16_t horzWall[][16], int16_t vertWall[][17], int16_t discovered[][16])
{
 800164c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001650:	b088      	sub	sp, #32
 8001652:	af00      	add	r7, sp, #0
 8001654:	60f8      	str	r0, [r7, #12]
 8001656:	60b9      	str	r1, [r7, #8]
 8001658:	607a      	str	r2, [r7, #4]
	uint32_t i, j;
	HAL_FLASH_Unlock();
 800165a:	f004 f983 	bl	8005964 <HAL_FLASH_Unlock>

	/* Clear All Pending Flags */
	__HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP | FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR);
 800165e:	4b4b      	ldr	r3, [pc, #300]	@ (800178c <writeFlash+0x140>)
 8001660:	22f3      	movs	r2, #243	@ 0xf3
 8001662:	60da      	str	r2, [r3, #12]
	FLASH_Erase_Sector(FLASH_SECTOR_11, VOLTAGE_RANGE_3);
 8001664:	2102      	movs	r1, #2
 8001666:	200b      	movs	r0, #11
 8001668:	f004 fada 	bl	8005c20 <FLASH_Erase_Sector>

	for (i = 0; i < 16; i++) {
 800166c:	2300      	movs	r3, #0
 800166e:	61fb      	str	r3, [r7, #28]
 8001670:	e023      	b.n	80016ba <writeFlash+0x6e>
		for (j = 0; j < 16; j++) {
 8001672:	2300      	movs	r3, #0
 8001674:	61bb      	str	r3, [r7, #24]
 8001676:	e01a      	b.n	80016ae <writeFlash+0x62>
	 	 	HAL_FLASH_Program (FLASH_TYPEPROGRAM_HALFWORD, (startAddress + (i*16+j)*4), discovered[i][j]);
 8001678:	69fb      	ldr	r3, [r7, #28]
 800167a:	011a      	lsls	r2, r3, #4
 800167c:	69bb      	ldr	r3, [r7, #24]
 800167e:	4413      	add	r3, r2
 8001680:	009a      	lsls	r2, r3, #2
 8001682:	4b43      	ldr	r3, [pc, #268]	@ (8001790 <writeFlash+0x144>)
 8001684:	681b      	ldr	r3, [r3, #0]
 8001686:	18d1      	adds	r1, r2, r3
 8001688:	69fb      	ldr	r3, [r7, #28]
 800168a:	015b      	lsls	r3, r3, #5
 800168c:	687a      	ldr	r2, [r7, #4]
 800168e:	4413      	add	r3, r2
 8001690:	69ba      	ldr	r2, [r7, #24]
 8001692:	f933 3012 	ldrsh.w	r3, [r3, r2, lsl #1]
 8001696:	b21b      	sxth	r3, r3
 8001698:	17da      	asrs	r2, r3, #31
 800169a:	469a      	mov	sl, r3
 800169c:	4693      	mov	fp, r2
 800169e:	4652      	mov	r2, sl
 80016a0:	465b      	mov	r3, fp
 80016a2:	2001      	movs	r0, #1
 80016a4:	f004 f90a 	bl	80058bc <HAL_FLASH_Program>
		for (j = 0; j < 16; j++) {
 80016a8:	69bb      	ldr	r3, [r7, #24]
 80016aa:	3301      	adds	r3, #1
 80016ac:	61bb      	str	r3, [r7, #24]
 80016ae:	69bb      	ldr	r3, [r7, #24]
 80016b0:	2b0f      	cmp	r3, #15
 80016b2:	d9e1      	bls.n	8001678 <writeFlash+0x2c>
	for (i = 0; i < 16; i++) {
 80016b4:	69fb      	ldr	r3, [r7, #28]
 80016b6:	3301      	adds	r3, #1
 80016b8:	61fb      	str	r3, [r7, #28]
 80016ba:	69fb      	ldr	r3, [r7, #28]
 80016bc:	2b0f      	cmp	r3, #15
 80016be:	d9d8      	bls.n	8001672 <writeFlash+0x26>
		}
	}

	for (int i = 0; i < 16; i++) {
 80016c0:	2300      	movs	r3, #0
 80016c2:	617b      	str	r3, [r7, #20]
 80016c4:	e02c      	b.n	8001720 <writeFlash+0xd4>
        for (int j = 0; j < 17; j++) {
 80016c6:	2300      	movs	r3, #0
 80016c8:	613b      	str	r3, [r7, #16]
 80016ca:	e023      	b.n	8001714 <writeFlash+0xc8>
            HAL_FLASH_Program (FLASH_TYPEPROGRAM_HALFWORD, (startAddress + (16*16*4) + (i*17+j)*4), vertWall[i][j]);
 80016cc:	697a      	ldr	r2, [r7, #20]
 80016ce:	4613      	mov	r3, r2
 80016d0:	011b      	lsls	r3, r3, #4
 80016d2:	441a      	add	r2, r3
 80016d4:	693b      	ldr	r3, [r7, #16]
 80016d6:	4413      	add	r3, r2
 80016d8:	009b      	lsls	r3, r3, #2
 80016da:	461a      	mov	r2, r3
 80016dc:	4b2c      	ldr	r3, [pc, #176]	@ (8001790 <writeFlash+0x144>)
 80016de:	681b      	ldr	r3, [r3, #0]
 80016e0:	4413      	add	r3, r2
 80016e2:	f503 6180 	add.w	r1, r3, #1024	@ 0x400
 80016e6:	697a      	ldr	r2, [r7, #20]
 80016e8:	4613      	mov	r3, r2
 80016ea:	011b      	lsls	r3, r3, #4
 80016ec:	4413      	add	r3, r2
 80016ee:	005b      	lsls	r3, r3, #1
 80016f0:	461a      	mov	r2, r3
 80016f2:	68bb      	ldr	r3, [r7, #8]
 80016f4:	4413      	add	r3, r2
 80016f6:	693a      	ldr	r2, [r7, #16]
 80016f8:	f933 3012 	ldrsh.w	r3, [r3, r2, lsl #1]
 80016fc:	b21b      	sxth	r3, r3
 80016fe:	17da      	asrs	r2, r3, #31
 8001700:	4698      	mov	r8, r3
 8001702:	4691      	mov	r9, r2
 8001704:	4642      	mov	r2, r8
 8001706:	464b      	mov	r3, r9
 8001708:	2001      	movs	r0, #1
 800170a:	f004 f8d7 	bl	80058bc <HAL_FLASH_Program>
        for (int j = 0; j < 17; j++) {
 800170e:	693b      	ldr	r3, [r7, #16]
 8001710:	3301      	adds	r3, #1
 8001712:	613b      	str	r3, [r7, #16]
 8001714:	693b      	ldr	r3, [r7, #16]
 8001716:	2b10      	cmp	r3, #16
 8001718:	ddd8      	ble.n	80016cc <writeFlash+0x80>
	for (int i = 0; i < 16; i++) {
 800171a:	697b      	ldr	r3, [r7, #20]
 800171c:	3301      	adds	r3, #1
 800171e:	617b      	str	r3, [r7, #20]
 8001720:	697b      	ldr	r3, [r7, #20]
 8001722:	2b0f      	cmp	r3, #15
 8001724:	ddcf      	ble.n	80016c6 <writeFlash+0x7a>
        }
	}

    for (i = 0; i < 17; i++) {
 8001726:	2300      	movs	r3, #0
 8001728:	61fb      	str	r3, [r7, #28]
 800172a:	e025      	b.n	8001778 <writeFlash+0x12c>
        for (j = 0; j < 16; j++) {
 800172c:	2300      	movs	r3, #0
 800172e:	61bb      	str	r3, [r7, #24]
 8001730:	e01c      	b.n	800176c <writeFlash+0x120>
            HAL_FLASH_Program (FLASH_TYPEPROGRAM_HALFWORD, (startAddress + (16*16*4) + (16*17*4) + (i*16+j)*4), horzWall[i][j]);
 8001732:	69fb      	ldr	r3, [r7, #28]
 8001734:	011a      	lsls	r2, r3, #4
 8001736:	69bb      	ldr	r3, [r7, #24]
 8001738:	4413      	add	r3, r2
 800173a:	009a      	lsls	r2, r3, #2
 800173c:	4b14      	ldr	r3, [pc, #80]	@ (8001790 <writeFlash+0x144>)
 800173e:	681b      	ldr	r3, [r3, #0]
 8001740:	4413      	add	r3, r2
 8001742:	f503 6104 	add.w	r1, r3, #2112	@ 0x840
 8001746:	69fb      	ldr	r3, [r7, #28]
 8001748:	015b      	lsls	r3, r3, #5
 800174a:	68fa      	ldr	r2, [r7, #12]
 800174c:	4413      	add	r3, r2
 800174e:	69ba      	ldr	r2, [r7, #24]
 8001750:	f933 3012 	ldrsh.w	r3, [r3, r2, lsl #1]
 8001754:	b21b      	sxth	r3, r3
 8001756:	17da      	asrs	r2, r3, #31
 8001758:	461c      	mov	r4, r3
 800175a:	4615      	mov	r5, r2
 800175c:	4622      	mov	r2, r4
 800175e:	462b      	mov	r3, r5
 8001760:	2001      	movs	r0, #1
 8001762:	f004 f8ab 	bl	80058bc <HAL_FLASH_Program>
        for (j = 0; j < 16; j++) {
 8001766:	69bb      	ldr	r3, [r7, #24]
 8001768:	3301      	adds	r3, #1
 800176a:	61bb      	str	r3, [r7, #24]
 800176c:	69bb      	ldr	r3, [r7, #24]
 800176e:	2b0f      	cmp	r3, #15
 8001770:	d9df      	bls.n	8001732 <writeFlash+0xe6>
    for (i = 0; i < 17; i++) {
 8001772:	69fb      	ldr	r3, [r7, #28]
 8001774:	3301      	adds	r3, #1
 8001776:	61fb      	str	r3, [r7, #28]
 8001778:	69fb      	ldr	r3, [r7, #28]
 800177a:	2b10      	cmp	r3, #16
 800177c:	d9d6      	bls.n	800172c <writeFlash+0xe0>
        }
    }

	HAL_FLASH_Lock();
 800177e:	f004 f913 	bl	80059a8 <HAL_FLASH_Lock>
}
 8001782:	bf00      	nop
 8001784:	3720      	adds	r7, #32
 8001786:	46bd      	mov	sp, r7
 8001788:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800178c:	40023c00 	.word	0x40023c00
 8001790:	20000000 	.word	0x20000000

08001794 <readFlash>:

void readFlash(int16_t horzWall[][16], int16_t vertWall[][17], int16_t discovered[][16])
{
 8001794:	b480      	push	{r7}
 8001796:	b089      	sub	sp, #36	@ 0x24
 8001798:	af00      	add	r7, sp, #0
 800179a:	60f8      	str	r0, [r7, #12]
 800179c:	60b9      	str	r1, [r7, #8]
 800179e:	607a      	str	r2, [r7, #4]
	uint32_t i, j;

	for (i = 0; i < 16; i++) {
 80017a0:	2300      	movs	r3, #0
 80017a2:	61fb      	str	r3, [r7, #28]
 80017a4:	e01d      	b.n	80017e2 <readFlash+0x4e>
		for(j = 0; j < 16; j++) {
 80017a6:	2300      	movs	r3, #0
 80017a8:	61bb      	str	r3, [r7, #24]
 80017aa:	e014      	b.n	80017d6 <readFlash+0x42>
			discovered[i][j] = *(int16_t *)(startAddress + (i*16+j)*4);
 80017ac:	69fb      	ldr	r3, [r7, #28]
 80017ae:	011a      	lsls	r2, r3, #4
 80017b0:	69bb      	ldr	r3, [r7, #24]
 80017b2:	4413      	add	r3, r2
 80017b4:	009a      	lsls	r2, r3, #2
 80017b6:	4b39      	ldr	r3, [pc, #228]	@ (800189c <readFlash+0x108>)
 80017b8:	681b      	ldr	r3, [r3, #0]
 80017ba:	4413      	add	r3, r2
 80017bc:	4619      	mov	r1, r3
 80017be:	69fb      	ldr	r3, [r7, #28]
 80017c0:	015b      	lsls	r3, r3, #5
 80017c2:	687a      	ldr	r2, [r7, #4]
 80017c4:	4413      	add	r3, r2
 80017c6:	f9b1 1000 	ldrsh.w	r1, [r1]
 80017ca:	69ba      	ldr	r2, [r7, #24]
 80017cc:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
		for(j = 0; j < 16; j++) {
 80017d0:	69bb      	ldr	r3, [r7, #24]
 80017d2:	3301      	adds	r3, #1
 80017d4:	61bb      	str	r3, [r7, #24]
 80017d6:	69bb      	ldr	r3, [r7, #24]
 80017d8:	2b0f      	cmp	r3, #15
 80017da:	d9e7      	bls.n	80017ac <readFlash+0x18>
	for (i = 0; i < 16; i++) {
 80017dc:	69fb      	ldr	r3, [r7, #28]
 80017de:	3301      	adds	r3, #1
 80017e0:	61fb      	str	r3, [r7, #28]
 80017e2:	69fb      	ldr	r3, [r7, #28]
 80017e4:	2b0f      	cmp	r3, #15
 80017e6:	d9de      	bls.n	80017a6 <readFlash+0x12>
		}
	}

    for (int i = 0; i < 16; i++) {
 80017e8:	2300      	movs	r3, #0
 80017ea:	617b      	str	r3, [r7, #20]
 80017ec:	e026      	b.n	800183c <readFlash+0xa8>
        for (int j = 0; j < 17; j++) {
 80017ee:	2300      	movs	r3, #0
 80017f0:	613b      	str	r3, [r7, #16]
 80017f2:	e01d      	b.n	8001830 <readFlash+0x9c>
            vertWall[i][j] = *(int16_t *)(startAddress + (16*16*4) + (i*17+j)*4);
 80017f4:	697a      	ldr	r2, [r7, #20]
 80017f6:	4613      	mov	r3, r2
 80017f8:	011b      	lsls	r3, r3, #4
 80017fa:	441a      	add	r2, r3
 80017fc:	693b      	ldr	r3, [r7, #16]
 80017fe:	4413      	add	r3, r2
 8001800:	009b      	lsls	r3, r3, #2
 8001802:	461a      	mov	r2, r3
 8001804:	4b25      	ldr	r3, [pc, #148]	@ (800189c <readFlash+0x108>)
 8001806:	681b      	ldr	r3, [r3, #0]
 8001808:	4413      	add	r3, r2
 800180a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800180e:	4619      	mov	r1, r3
 8001810:	697a      	ldr	r2, [r7, #20]
 8001812:	4613      	mov	r3, r2
 8001814:	011b      	lsls	r3, r3, #4
 8001816:	4413      	add	r3, r2
 8001818:	005b      	lsls	r3, r3, #1
 800181a:	461a      	mov	r2, r3
 800181c:	68bb      	ldr	r3, [r7, #8]
 800181e:	4413      	add	r3, r2
 8001820:	f9b1 1000 	ldrsh.w	r1, [r1]
 8001824:	693a      	ldr	r2, [r7, #16]
 8001826:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
        for (int j = 0; j < 17; j++) {
 800182a:	693b      	ldr	r3, [r7, #16]
 800182c:	3301      	adds	r3, #1
 800182e:	613b      	str	r3, [r7, #16]
 8001830:	693b      	ldr	r3, [r7, #16]
 8001832:	2b10      	cmp	r3, #16
 8001834:	ddde      	ble.n	80017f4 <readFlash+0x60>
    for (int i = 0; i < 16; i++) {
 8001836:	697b      	ldr	r3, [r7, #20]
 8001838:	3301      	adds	r3, #1
 800183a:	617b      	str	r3, [r7, #20]
 800183c:	697b      	ldr	r3, [r7, #20]
 800183e:	2b0f      	cmp	r3, #15
 8001840:	ddd5      	ble.n	80017ee <readFlash+0x5a>
        }
    }

	for (i = 0; i < 17; i++) {
 8001842:	2300      	movs	r3, #0
 8001844:	61fb      	str	r3, [r7, #28]
 8001846:	e01f      	b.n	8001888 <readFlash+0xf4>
		for (j = 0; j < 16; j++) {
 8001848:	2300      	movs	r3, #0
 800184a:	61bb      	str	r3, [r7, #24]
 800184c:	e016      	b.n	800187c <readFlash+0xe8>
			horzWall[i][j] = *(int16_t *)(startAddress + (16*16*4) + (16*17*4) + (i*16+j)*4);
 800184e:	69fb      	ldr	r3, [r7, #28]
 8001850:	011a      	lsls	r2, r3, #4
 8001852:	69bb      	ldr	r3, [r7, #24]
 8001854:	4413      	add	r3, r2
 8001856:	009a      	lsls	r2, r3, #2
 8001858:	4b10      	ldr	r3, [pc, #64]	@ (800189c <readFlash+0x108>)
 800185a:	681b      	ldr	r3, [r3, #0]
 800185c:	4413      	add	r3, r2
 800185e:	f503 6304 	add.w	r3, r3, #2112	@ 0x840
 8001862:	4619      	mov	r1, r3
 8001864:	69fb      	ldr	r3, [r7, #28]
 8001866:	015b      	lsls	r3, r3, #5
 8001868:	68fa      	ldr	r2, [r7, #12]
 800186a:	4413      	add	r3, r2
 800186c:	f9b1 1000 	ldrsh.w	r1, [r1]
 8001870:	69ba      	ldr	r2, [r7, #24]
 8001872:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
		for (j = 0; j < 16; j++) {
 8001876:	69bb      	ldr	r3, [r7, #24]
 8001878:	3301      	adds	r3, #1
 800187a:	61bb      	str	r3, [r7, #24]
 800187c:	69bb      	ldr	r3, [r7, #24]
 800187e:	2b0f      	cmp	r3, #15
 8001880:	d9e5      	bls.n	800184e <readFlash+0xba>
	for (i = 0; i < 17; i++) {
 8001882:	69fb      	ldr	r3, [r7, #28]
 8001884:	3301      	adds	r3, #1
 8001886:	61fb      	str	r3, [r7, #28]
 8001888:	69fb      	ldr	r3, [r7, #28]
 800188a:	2b10      	cmp	r3, #16
 800188c:	d9dc      	bls.n	8001848 <readFlash+0xb4>
		}
	}
}
 800188e:	bf00      	nop
 8001890:	bf00      	nop
 8001892:	3724      	adds	r7, #36	@ 0x24
 8001894:	46bd      	mov	sp, r7
 8001896:	bc80      	pop	{r7}
 8001898:	4770      	bx	lr
 800189a:	bf00      	nop
 800189c:	20000000 	.word	0x20000000

080018a0 <gyroInit>:
int gyro_initialized = 0;
float Gx_offset = 0;
float Gy_offset = 0;
float Gz_offset = 0;

uint8_t gyroInit(void) {
 80018a0:	b580      	push	{r7, lr}
 80018a2:	b0ee      	sub	sp, #440	@ 0x1b8
 80018a4:	af04      	add	r7, sp, #16
    if (gyro_initialized) return 1;
 80018a6:	4b90      	ldr	r3, [pc, #576]	@ (8001ae8 <gyroInit+0x248>)
 80018a8:	681b      	ldr	r3, [r3, #0]
 80018aa:	2b00      	cmp	r3, #0
 80018ac:	d001      	beq.n	80018b2 <gyroInit+0x12>
 80018ae:	2301      	movs	r3, #1
 80018b0:	e10c      	b.n	8001acc <gyroInit+0x22c>

    I2C_HandleTypeDef *hi2c1_ptr = Get_I2C1_Ptr();
 80018b2:	f000 fea1 	bl	80025f8 <Get_I2C1_Ptr>
 80018b6:	f8c7 0198 	str.w	r0, [r7, #408]	@ 0x198

    HAL_StatusTypeDef ret;
    uint8_t temp;

    // establishing connection with the device
    ret = HAL_I2C_IsDeviceReady(hi2c1_ptr, (DEVICE_ADDRESS << 1) + 0, 1, 1000);
 80018ba:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80018be:	2201      	movs	r2, #1
 80018c0:	21d0      	movs	r1, #208	@ 0xd0
 80018c2:	f8d7 0198 	ldr.w	r0, [r7, #408]	@ 0x198
 80018c6:	f005 f82f 	bl	8006928 <HAL_I2C_IsDeviceReady>
 80018ca:	4603      	mov	r3, r0
 80018cc:	f887 3197 	strb.w	r3, [r7, #407]	@ 0x197
    if (ret != HAL_OK) return ret;
 80018d0:	f897 3197 	ldrb.w	r3, [r7, #407]	@ 0x197
 80018d4:	2b00      	cmp	r3, #0
 80018d6:	d002      	beq.n	80018de <gyroInit+0x3e>
 80018d8:	f897 3197 	ldrb.w	r3, [r7, #407]	@ 0x197
 80018dc:	e0f6      	b.n	8001acc <gyroInit+0x22c>

    // configuring power management
    temp = 0b00001000;
 80018de:	2308      	movs	r3, #8
 80018e0:	f887 3196 	strb.w	r3, [r7, #406]	@ 0x196
    ret = HAL_I2C_Mem_Write(hi2c1_ptr, (DEVICE_ADDRESS << 1) + 0, REG_USER_CTRL, 1, &temp, 1, 100);
 80018e4:	2364      	movs	r3, #100	@ 0x64
 80018e6:	9302      	str	r3, [sp, #8]
 80018e8:	2301      	movs	r3, #1
 80018ea:	9301      	str	r3, [sp, #4]
 80018ec:	f507 73cb 	add.w	r3, r7, #406	@ 0x196
 80018f0:	9300      	str	r3, [sp, #0]
 80018f2:	2301      	movs	r3, #1
 80018f4:	226b      	movs	r2, #107	@ 0x6b
 80018f6:	21d0      	movs	r1, #208	@ 0xd0
 80018f8:	f8d7 0198 	ldr.w	r0, [r7, #408]	@ 0x198
 80018fc:	f004 fcf4 	bl	80062e8 <HAL_I2C_Mem_Write>
 8001900:	4603      	mov	r3, r0
 8001902:	f887 3197 	strb.w	r3, [r7, #407]	@ 0x197
    if (ret != HAL_OK) return ret;
 8001906:	f897 3197 	ldrb.w	r3, [r7, #407]	@ 0x197
 800190a:	2b00      	cmp	r3, #0
 800190c:	d002      	beq.n	8001914 <gyroInit+0x74>
 800190e:	f897 3197 	ldrb.w	r3, [r7, #407]	@ 0x197
 8001912:	e0db      	b.n	8001acc <gyroInit+0x22c>

    // configuring gyroscope
    temp = FS_GYRO_250;
 8001914:	2300      	movs	r3, #0
 8001916:	f887 3196 	strb.w	r3, [r7, #406]	@ 0x196
    ret = HAL_I2C_Mem_Write(hi2c1_ptr, (DEVICE_ADDRESS << 1) + 0, REG_CONFIG_GYRO, 1, &temp, 1, 100);
 800191a:	2364      	movs	r3, #100	@ 0x64
 800191c:	9302      	str	r3, [sp, #8]
 800191e:	2301      	movs	r3, #1
 8001920:	9301      	str	r3, [sp, #4]
 8001922:	f507 73cb 	add.w	r3, r7, #406	@ 0x196
 8001926:	9300      	str	r3, [sp, #0]
 8001928:	2301      	movs	r3, #1
 800192a:	221b      	movs	r2, #27
 800192c:	21d0      	movs	r1, #208	@ 0xd0
 800192e:	f8d7 0198 	ldr.w	r0, [r7, #408]	@ 0x198
 8001932:	f004 fcd9 	bl	80062e8 <HAL_I2C_Mem_Write>
 8001936:	4603      	mov	r3, r0
 8001938:	f887 3197 	strb.w	r3, [r7, #407]	@ 0x197
    if (ret != HAL_OK) return ret;
 800193c:	f897 3197 	ldrb.w	r3, [r7, #407]	@ 0x197
 8001940:	2b00      	cmp	r3, #0
 8001942:	d002      	beq.n	800194a <gyroInit+0xaa>
 8001944:	f897 3197 	ldrb.w	r3, [r7, #407]	@ 0x197
 8001948:	e0c0      	b.n	8001acc <gyroInit+0x22c>

    // configuring accelerometer
    temp = FS_ACC_2G;
 800194a:	2300      	movs	r3, #0
 800194c:	f887 3196 	strb.w	r3, [r7, #406]	@ 0x196
    ret = HAL_I2C_Mem_Write(hi2c1_ptr, (DEVICE_ADDRESS << 1) + 0, REG_CONFIG_ACC, 1, &temp, 1, 100);
 8001950:	2364      	movs	r3, #100	@ 0x64
 8001952:	9302      	str	r3, [sp, #8]
 8001954:	2301      	movs	r3, #1
 8001956:	9301      	str	r3, [sp, #4]
 8001958:	f507 73cb 	add.w	r3, r7, #406	@ 0x196
 800195c:	9300      	str	r3, [sp, #0]
 800195e:	2301      	movs	r3, #1
 8001960:	221c      	movs	r2, #28
 8001962:	21d0      	movs	r1, #208	@ 0xd0
 8001964:	f8d7 0198 	ldr.w	r0, [r7, #408]	@ 0x198
 8001968:	f004 fcbe 	bl	80062e8 <HAL_I2C_Mem_Write>
 800196c:	4603      	mov	r3, r0
 800196e:	f887 3197 	strb.w	r3, [r7, #407]	@ 0x197
    if (ret != HAL_OK) return ret;
 8001972:	f897 3197 	ldrb.w	r3, [r7, #407]	@ 0x197
 8001976:	2b00      	cmp	r3, #0
 8001978:	d002      	beq.n	8001980 <gyroInit+0xe0>
 800197a:	f897 3197 	ldrb.w	r3, [r7, #407]	@ 0x197
 800197e:	e0a5      	b.n	8001acc <gyroInit+0x22c>

    gyro_initialized = 1;
 8001980:	4b59      	ldr	r3, [pc, #356]	@ (8001ae8 <gyroInit+0x248>)
 8001982:	2201      	movs	r2, #1
 8001984:	601a      	str	r2, [r3, #0]

    // calculating offsets
//    float Gx_readings[10] = { 0.0 };
//    float Gy_readings[10] = { 0.0 };
    float Gz_readings[100] = { 0.0 };
 8001986:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 800198a:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 800198e:	4618      	mov	r0, r3
 8001990:	f44f 73c8 	mov.w	r3, #400	@ 0x190
 8001994:	461a      	mov	r2, r3
 8001996:	2100      	movs	r1, #0
 8001998:	f007 f928 	bl	8008bec <memset>
//    float Gx_sum = 0.0;
//    float Gy_sum = 0.0;
    float Gz_sum = 0.0;
 800199c:	f04f 0300 	mov.w	r3, #0
 80019a0:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4

    while(1) {
    	Gz_offset = 0;
 80019a4:	4b51      	ldr	r3, [pc, #324]	@ (8001aec <gyroInit+0x24c>)
 80019a6:	f04f 0200 	mov.w	r2, #0
 80019aa:	601a      	str	r2, [r3, #0]
    	Gz_sum = 0;
 80019ac:	f04f 0300 	mov.w	r3, #0
 80019b0:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
    	for (int i = 0; i < 100; ++i) {
 80019b4:	2300      	movs	r3, #0
 80019b6:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
 80019ba:	e020      	b.n	80019fe <gyroInit+0x15e>
			readGyro(&Gz_readings[i]);
 80019bc:	1d3a      	adds	r2, r7, #4
 80019be:	f8d7 31a0 	ldr.w	r3, [r7, #416]	@ 0x1a0
 80019c2:	009b      	lsls	r3, r3, #2
 80019c4:	4413      	add	r3, r2
 80019c6:	4618      	mov	r0, r3
 80019c8:	f000 f896 	bl	8001af8 <readGyro>
	//        Gx_sum += Gx_readings[i];
	//        Gy_sum += Gy_readings[i];
			Gz_sum += Gz_readings[i];
 80019cc:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 80019d0:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 80019d4:	f8d7 21a0 	ldr.w	r2, [r7, #416]	@ 0x1a0
 80019d8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80019dc:	4619      	mov	r1, r3
 80019de:	f8d7 01a4 	ldr.w	r0, [r7, #420]	@ 0x1a4
 80019e2:	f7ff f89d 	bl	8000b20 <__addsf3>
 80019e6:	4603      	mov	r3, r0
 80019e8:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
			delayMicroseconds(10000);
 80019ec:	f242 7010 	movw	r0, #10000	@ 0x2710
 80019f0:	f7ff fde6 	bl	80015c0 <delayMicroseconds>
    	for (int i = 0; i < 100; ++i) {
 80019f4:	f8d7 31a0 	ldr.w	r3, [r7, #416]	@ 0x1a0
 80019f8:	3301      	adds	r3, #1
 80019fa:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
 80019fe:	f8d7 31a0 	ldr.w	r3, [r7, #416]	@ 0x1a0
 8001a02:	2b63      	cmp	r3, #99	@ 0x63
 8001a04:	ddda      	ble.n	80019bc <gyroInit+0x11c>
		}

	//    Gx_offset = Gx_sum / 10.0;
	//    Gy_offset = Gy_sum / 10.0;
		Gz_offset = Gz_sum / 100.0;
 8001a06:	493a      	ldr	r1, [pc, #232]	@ (8001af0 <gyroInit+0x250>)
 8001a08:	f8d7 01a4 	ldr.w	r0, [r7, #420]	@ 0x1a4
 8001a0c:	f7ff fa44 	bl	8000e98 <__aeabi_fdiv>
 8001a10:	4603      	mov	r3, r0
 8001a12:	461a      	mov	r2, r3
 8001a14:	4b35      	ldr	r3, [pc, #212]	@ (8001aec <gyroInit+0x24c>)
 8001a16:	601a      	str	r2, [r3, #0]

		Gz_sum = 0;
 8001a18:	f04f 0300 	mov.w	r3, #0
 8001a1c:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
		for (int i = 0; i < 100; ++i) {
 8001a20:	2300      	movs	r3, #0
 8001a22:	f8c7 319c 	str.w	r3, [r7, #412]	@ 0x19c
 8001a26:	e020      	b.n	8001a6a <gyroInit+0x1ca>
			readGyro(&Gz_readings[i]);
 8001a28:	1d3a      	adds	r2, r7, #4
 8001a2a:	f8d7 319c 	ldr.w	r3, [r7, #412]	@ 0x19c
 8001a2e:	009b      	lsls	r3, r3, #2
 8001a30:	4413      	add	r3, r2
 8001a32:	4618      	mov	r0, r3
 8001a34:	f000 f860 	bl	8001af8 <readGyro>
			Gz_sum += Gz_readings[i];
 8001a38:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001a3c:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8001a40:	f8d7 219c 	ldr.w	r2, [r7, #412]	@ 0x19c
 8001a44:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001a48:	4619      	mov	r1, r3
 8001a4a:	f8d7 01a4 	ldr.w	r0, [r7, #420]	@ 0x1a4
 8001a4e:	f7ff f867 	bl	8000b20 <__addsf3>
 8001a52:	4603      	mov	r3, r0
 8001a54:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
			delayMicroseconds(10000);
 8001a58:	f242 7010 	movw	r0, #10000	@ 0x2710
 8001a5c:	f7ff fdb0 	bl	80015c0 <delayMicroseconds>
		for (int i = 0; i < 100; ++i) {
 8001a60:	f8d7 319c 	ldr.w	r3, [r7, #412]	@ 0x19c
 8001a64:	3301      	adds	r3, #1
 8001a66:	f8c7 319c 	str.w	r3, [r7, #412]	@ 0x19c
 8001a6a:	f8d7 319c 	ldr.w	r3, [r7, #412]	@ 0x19c
 8001a6e:	2b63      	cmp	r3, #99	@ 0x63
 8001a70:	ddda      	ble.n	8001a28 <gyroInit+0x188>
		}
		if (Gz_sum / 100.0 < 0.1 && Gz_sum / 100.0 > -0.1) {
 8001a72:	f8d7 01a4 	ldr.w	r0, [r7, #420]	@ 0x1a4
 8001a76:	f7fe fd0b 	bl	8000490 <__aeabi_f2d>
 8001a7a:	f04f 0200 	mov.w	r2, #0
 8001a7e:	4b1d      	ldr	r3, [pc, #116]	@ (8001af4 <gyroInit+0x254>)
 8001a80:	f7fe fe88 	bl	8000794 <__aeabi_ddiv>
 8001a84:	4602      	mov	r2, r0
 8001a86:	460b      	mov	r3, r1
 8001a88:	4610      	mov	r0, r2
 8001a8a:	4619      	mov	r1, r3
 8001a8c:	a312      	add	r3, pc, #72	@ (adr r3, 8001ad8 <gyroInit+0x238>)
 8001a8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a92:	f7fe ffc7 	bl	8000a24 <__aeabi_dcmplt>
 8001a96:	4603      	mov	r3, r0
 8001a98:	2b00      	cmp	r3, #0
 8001a9a:	d014      	beq.n	8001ac6 <gyroInit+0x226>
 8001a9c:	f8d7 01a4 	ldr.w	r0, [r7, #420]	@ 0x1a4
 8001aa0:	f7fe fcf6 	bl	8000490 <__aeabi_f2d>
 8001aa4:	f04f 0200 	mov.w	r2, #0
 8001aa8:	4b12      	ldr	r3, [pc, #72]	@ (8001af4 <gyroInit+0x254>)
 8001aaa:	f7fe fe73 	bl	8000794 <__aeabi_ddiv>
 8001aae:	4602      	mov	r2, r0
 8001ab0:	460b      	mov	r3, r1
 8001ab2:	4610      	mov	r0, r2
 8001ab4:	4619      	mov	r1, r3
 8001ab6:	a30a      	add	r3, pc, #40	@ (adr r3, 8001ae0 <gyroInit+0x240>)
 8001ab8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001abc:	f7fe ffd0 	bl	8000a60 <__aeabi_dcmpgt>
 8001ac0:	4603      	mov	r3, r0
 8001ac2:	2b00      	cmp	r3, #0
 8001ac4:	d100      	bne.n	8001ac8 <gyroInit+0x228>
    	Gz_offset = 0;
 8001ac6:	e76d      	b.n	80019a4 <gyroInit+0x104>
			break;
 8001ac8:	bf00      	nop
		}
    }



    return 1;
 8001aca:	2301      	movs	r3, #1
}
 8001acc:	4618      	mov	r0, r3
 8001ace:	f507 77d4 	add.w	r7, r7, #424	@ 0x1a8
 8001ad2:	46bd      	mov	sp, r7
 8001ad4:	bd80      	pop	{r7, pc}
 8001ad6:	bf00      	nop
 8001ad8:	9999999a 	.word	0x9999999a
 8001adc:	3fb99999 	.word	0x3fb99999
 8001ae0:	9999999a 	.word	0x9999999a
 8001ae4:	bfb99999 	.word	0xbfb99999
 8001ae8:	2000008c 	.word	0x2000008c
 8001aec:	20000090 	.word	0x20000090
 8001af0:	42c80000 	.word	0x42c80000
 8001af4:	40590000 	.word	0x40590000

08001af8 <readGyro>:

void readGyro(/*float* Gx , float* Gy, */float* Gz) {
 8001af8:	b5b0      	push	{r4, r5, r7, lr}
 8001afa:	b088      	sub	sp, #32
 8001afc:	af04      	add	r7, sp, #16
 8001afe:	6078      	str	r0, [r7, #4]
    if (!gyro_initialized) {
 8001b00:	4b23      	ldr	r3, [pc, #140]	@ (8001b90 <readGyro+0x98>)
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	2b00      	cmp	r3, #0
 8001b06:	d039      	beq.n	8001b7c <readGyro+0x84>
        return;
    }

    I2C_HandleTypeDef *hi2c1_ptr = Get_I2C1_Ptr();
 8001b08:	f000 fd76 	bl	80025f8 <Get_I2C1_Ptr>
 8001b0c:	60f8      	str	r0, [r7, #12]

//    uint8_t data[6];
    uint8_t data[2];
    HAL_I2C_Mem_Read(hi2c1_ptr, (DEVICE_ADDRESS << 1) + 0, REG_GYRO_DATA, 1, data, 2, 100);
 8001b0e:	2364      	movs	r3, #100	@ 0x64
 8001b10:	9302      	str	r3, [sp, #8]
 8001b12:	2302      	movs	r3, #2
 8001b14:	9301      	str	r3, [sp, #4]
 8001b16:	f107 0308 	add.w	r3, r7, #8
 8001b1a:	9300      	str	r3, [sp, #0]
 8001b1c:	2301      	movs	r3, #1
 8001b1e:	2247      	movs	r2, #71	@ 0x47
 8001b20:	21d0      	movs	r1, #208	@ 0xd0
 8001b22:	68f8      	ldr	r0, [r7, #12]
 8001b24:	f004 fcda 	bl	80064dc <HAL_I2C_Mem_Read>

//    int16_t Gyro_X_RAW = ((int16_t)(data[0] << 8)) | data [1];
//    int16_t Gyro_Y_RAW = ((int16_t)(data[2] << 8)) | data [3];
//    int16_t Gyro_Z_RAW = ((int16_t)(data[4] << 8)) | data [5];
    int16_t Gyro_Z_RAW = ((int16_t)(data[0] << 8)) | data [1];
 8001b28:	7a3b      	ldrb	r3, [r7, #8]
 8001b2a:	021b      	lsls	r3, r3, #8
 8001b2c:	b21a      	sxth	r2, r3
 8001b2e:	7a7b      	ldrb	r3, [r7, #9]
 8001b30:	b21b      	sxth	r3, r3
 8001b32:	4313      	orrs	r3, r2
 8001b34:	817b      	strh	r3, [r7, #10]
         I have configured FS_SEL = 0. So I am dividing by 131.0
         for more details check GYRO_CONFIG Register              ****/

//    *Gx = Gyro_X_RAW/131.0 - Gx_offset;
//    *Gy = Gyro_Y_RAW/131.0 - Gy_offset;
    *Gz = Gyro_Z_RAW/131.0 - Gz_offset;
 8001b36:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8001b3a:	4618      	mov	r0, r3
 8001b3c:	f7fe fc96 	bl	800046c <__aeabi_i2d>
 8001b40:	a311      	add	r3, pc, #68	@ (adr r3, 8001b88 <readGyro+0x90>)
 8001b42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b46:	f7fe fe25 	bl	8000794 <__aeabi_ddiv>
 8001b4a:	4602      	mov	r2, r0
 8001b4c:	460b      	mov	r3, r1
 8001b4e:	4614      	mov	r4, r2
 8001b50:	461d      	mov	r5, r3
 8001b52:	4b10      	ldr	r3, [pc, #64]	@ (8001b94 <readGyro+0x9c>)
 8001b54:	681b      	ldr	r3, [r3, #0]
 8001b56:	4618      	mov	r0, r3
 8001b58:	f7fe fc9a 	bl	8000490 <__aeabi_f2d>
 8001b5c:	4602      	mov	r2, r0
 8001b5e:	460b      	mov	r3, r1
 8001b60:	4620      	mov	r0, r4
 8001b62:	4629      	mov	r1, r5
 8001b64:	f7fe fb34 	bl	80001d0 <__aeabi_dsub>
 8001b68:	4602      	mov	r2, r0
 8001b6a:	460b      	mov	r3, r1
 8001b6c:	4610      	mov	r0, r2
 8001b6e:	4619      	mov	r1, r3
 8001b70:	f7fe ff80 	bl	8000a74 <__aeabi_d2f>
 8001b74:	4602      	mov	r2, r0
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	601a      	str	r2, [r3, #0]

    return;
 8001b7a:	e000      	b.n	8001b7e <readGyro+0x86>
        return;
 8001b7c:	bf00      	nop
}
 8001b7e:	3710      	adds	r7, #16
 8001b80:	46bd      	mov	sp, r7
 8001b82:	bdb0      	pop	{r4, r5, r7, pc}
 8001b84:	f3af 8000 	nop.w
 8001b88:	00000000 	.word	0x00000000
 8001b8c:	40606000 	.word	0x40606000
 8001b90:	2000008c 	.word	0x2000008c
 8001b94:	20000090 	.word	0x20000090

08001b98 <readIR>:
uint8_t complete = 0;

uint32_t usDelay = 100;

uint16_t readIR(IR ir)
{
 8001b98:	b580      	push	{r7, lr}
 8001b9a:	b084      	sub	sp, #16
 8001b9c:	af00      	add	r7, sp, #0
 8001b9e:	4603      	mov	r3, r0
 8001ba0:	71fb      	strb	r3, [r7, #7]
	uint16_t readValue;

	switch(ir)
 8001ba2:	79fb      	ldrb	r3, [r7, #7]
 8001ba4:	2b03      	cmp	r3, #3
 8001ba6:	d869      	bhi.n	8001c7c <readIR+0xe4>
 8001ba8:	a201      	add	r2, pc, #4	@ (adr r2, 8001bb0 <readIR+0x18>)
 8001baa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001bae:	bf00      	nop
 8001bb0:	08001bc1 	.word	0x08001bc1
 8001bb4:	08001bef 	.word	0x08001bef
 8001bb8:	08001c1d 	.word	0x08001c1d
 8001bbc:	08001c4b 	.word	0x08001c4b
	    {
	        case IR_FORWARD_LEFT:
	        	HAL_GPIO_WritePin(ForwardLeftEmitter_GPIO_Port, ForwardLeftEmitter_Pin, GPIO_PIN_SET);
 8001bc0:	2201      	movs	r2, #1
 8001bc2:	2180      	movs	r1, #128	@ 0x80
 8001bc4:	4830      	ldr	r0, [pc, #192]	@ (8001c88 <readIR+0xf0>)
 8001bc6:	f004 fa32 	bl	800602e <HAL_GPIO_WritePin>
	        	delayMicroseconds(usDelay);
 8001bca:	4b30      	ldr	r3, [pc, #192]	@ (8001c8c <readIR+0xf4>)
 8001bcc:	681b      	ldr	r3, [r3, #0]
 8001bce:	4618      	mov	r0, r3
 8001bd0:	f7ff fcf6 	bl	80015c0 <delayMicroseconds>
	        	readValue = analogRead(ir);
 8001bd4:	79fb      	ldrb	r3, [r7, #7]
 8001bd6:	4618      	mov	r0, r3
 8001bd8:	f000 f85c 	bl	8001c94 <analogRead>
 8001bdc:	4603      	mov	r3, r0
 8001bde:	81fb      	strh	r3, [r7, #14]
	        	HAL_GPIO_WritePin(ForwardLeftEmitter_GPIO_Port, ForwardLeftEmitter_Pin, GPIO_PIN_RESET);
 8001be0:	2200      	movs	r2, #0
 8001be2:	2180      	movs	r1, #128	@ 0x80
 8001be4:	4828      	ldr	r0, [pc, #160]	@ (8001c88 <readIR+0xf0>)
 8001be6:	f004 fa22 	bl	800602e <HAL_GPIO_WritePin>
	        	return readValue;
 8001bea:	89fb      	ldrh	r3, [r7, #14]
 8001bec:	e047      	b.n	8001c7e <readIR+0xe6>
	            break;
	        case IR_LEFT:
	        	HAL_GPIO_WritePin(LeftEmitter_GPIO_Port, LeftEmitter_Pin, GPIO_PIN_SET);
 8001bee:	2201      	movs	r2, #1
 8001bf0:	2110      	movs	r1, #16
 8001bf2:	4825      	ldr	r0, [pc, #148]	@ (8001c88 <readIR+0xf0>)
 8001bf4:	f004 fa1b 	bl	800602e <HAL_GPIO_WritePin>
	        	delayMicroseconds(usDelay);
 8001bf8:	4b24      	ldr	r3, [pc, #144]	@ (8001c8c <readIR+0xf4>)
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	4618      	mov	r0, r3
 8001bfe:	f7ff fcdf 	bl	80015c0 <delayMicroseconds>
	        	readValue = analogRead(ir);
 8001c02:	79fb      	ldrb	r3, [r7, #7]
 8001c04:	4618      	mov	r0, r3
 8001c06:	f000 f845 	bl	8001c94 <analogRead>
 8001c0a:	4603      	mov	r3, r0
 8001c0c:	81fb      	strh	r3, [r7, #14]
	        	HAL_GPIO_WritePin(LeftEmitter_GPIO_Port, LeftEmitter_Pin, GPIO_PIN_RESET);
 8001c0e:	2200      	movs	r2, #0
 8001c10:	2110      	movs	r1, #16
 8001c12:	481d      	ldr	r0, [pc, #116]	@ (8001c88 <readIR+0xf0>)
 8001c14:	f004 fa0b 	bl	800602e <HAL_GPIO_WritePin>
	        	return readValue;
 8001c18:	89fb      	ldrh	r3, [r7, #14]
 8001c1a:	e030      	b.n	8001c7e <readIR+0xe6>
	            break;
	        case IR_RIGHT:
	        	HAL_GPIO_WritePin(RightEmitter_GPIO_Port, RightEmitter_Pin, GPIO_PIN_SET);
 8001c1c:	2201      	movs	r2, #1
 8001c1e:	2104      	movs	r1, #4
 8001c20:	4819      	ldr	r0, [pc, #100]	@ (8001c88 <readIR+0xf0>)
 8001c22:	f004 fa04 	bl	800602e <HAL_GPIO_WritePin>
	        	delayMicroseconds(usDelay);
 8001c26:	4b19      	ldr	r3, [pc, #100]	@ (8001c8c <readIR+0xf4>)
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	4618      	mov	r0, r3
 8001c2c:	f7ff fcc8 	bl	80015c0 <delayMicroseconds>
	        	readValue = analogRead(ir);
 8001c30:	79fb      	ldrb	r3, [r7, #7]
 8001c32:	4618      	mov	r0, r3
 8001c34:	f000 f82e 	bl	8001c94 <analogRead>
 8001c38:	4603      	mov	r3, r0
 8001c3a:	81fb      	strh	r3, [r7, #14]
	        	HAL_GPIO_WritePin(RightEmitter_GPIO_Port, RightEmitter_Pin, GPIO_PIN_RESET);
 8001c3c:	2200      	movs	r2, #0
 8001c3e:	2104      	movs	r1, #4
 8001c40:	4811      	ldr	r0, [pc, #68]	@ (8001c88 <readIR+0xf0>)
 8001c42:	f004 f9f4 	bl	800602e <HAL_GPIO_WritePin>
	        	return readValue;
 8001c46:	89fb      	ldrh	r3, [r7, #14]
 8001c48:	e019      	b.n	8001c7e <readIR+0xe6>
	            break;
	        case IR_FORWARD_RIGHT:
	        	HAL_GPIO_WritePin(ForwardRightEmitter_GPIO_Port, ForwardRightEmitter_Pin, GPIO_PIN_SET);
 8001c4a:	2201      	movs	r2, #1
 8001c4c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001c50:	480f      	ldr	r0, [pc, #60]	@ (8001c90 <readIR+0xf8>)
 8001c52:	f004 f9ec 	bl	800602e <HAL_GPIO_WritePin>
	        	delayMicroseconds(usDelay);
 8001c56:	4b0d      	ldr	r3, [pc, #52]	@ (8001c8c <readIR+0xf4>)
 8001c58:	681b      	ldr	r3, [r3, #0]
 8001c5a:	4618      	mov	r0, r3
 8001c5c:	f7ff fcb0 	bl	80015c0 <delayMicroseconds>
	        	readValue = analogRead(ir);
 8001c60:	79fb      	ldrb	r3, [r7, #7]
 8001c62:	4618      	mov	r0, r3
 8001c64:	f000 f816 	bl	8001c94 <analogRead>
 8001c68:	4603      	mov	r3, r0
 8001c6a:	81fb      	strh	r3, [r7, #14]
	        	HAL_GPIO_WritePin(ForwardRightEmitter_GPIO_Port, ForwardRightEmitter_Pin, GPIO_PIN_RESET);
 8001c6c:	2200      	movs	r2, #0
 8001c6e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001c72:	4807      	ldr	r0, [pc, #28]	@ (8001c90 <readIR+0xf8>)
 8001c74:	f004 f9db 	bl	800602e <HAL_GPIO_WritePin>
	        	return readValue;
 8001c78:	89fb      	ldrh	r3, [r7, #14]
 8001c7a:	e000      	b.n	8001c7e <readIR+0xe6>
	            break;
	        default:
	            return 0;
 8001c7c:	2300      	movs	r3, #0
	    }
}
 8001c7e:	4618      	mov	r0, r3
 8001c80:	3710      	adds	r7, #16
 8001c82:	46bd      	mov	sp, r7
 8001c84:	bd80      	pop	{r7, pc}
 8001c86:	bf00      	nop
 8001c88:	40020000 	.word	0x40020000
 8001c8c:	20000004 	.word	0x20000004
 8001c90:	40020400 	.word	0x40020400

08001c94 <analogRead>:
{
	return readIR(IR_FORWARD_RIGHT);
}

uint16_t analogRead(IR ir)
{
 8001c94:	b580      	push	{r7, lr}
 8001c96:	b08a      	sub	sp, #40	@ 0x28
 8001c98:	af00      	add	r7, sp, #0
 8001c9a:	4603      	mov	r3, r0
 8001c9c:	71fb      	strb	r3, [r7, #7]
    ADC_ChannelConfTypeDef sConfig = {0}; //this initializes the IR ADC [Analog to Digital Converter]
 8001c9e:	f107 030c 	add.w	r3, r7, #12
 8001ca2:	2200      	movs	r2, #0
 8001ca4:	601a      	str	r2, [r3, #0]
 8001ca6:	605a      	str	r2, [r3, #4]
 8001ca8:	609a      	str	r2, [r3, #8]
 8001caa:	60da      	str	r2, [r3, #12]
    ADC_HandleTypeDef *hadc1_ptr = Get_HADC1_Ptr(); //this is a pointer to your hal_adc
 8001cac:	f000 fc9a 	bl	80025e4 <Get_HADC1_Ptr>
 8001cb0:	61f8      	str	r0, [r7, #28]
    //this pointer will also be used to read the analog value, val = HAL_ADC_GetValue(hadc1_ptr);

    //this picks the IR direction to choose the right ADC.
    switch(ir)
 8001cb2:	79fb      	ldrb	r3, [r7, #7]
 8001cb4:	2b03      	cmp	r3, #3
 8001cb6:	d817      	bhi.n	8001ce8 <analogRead+0x54>
 8001cb8:	a201      	add	r2, pc, #4	@ (adr r2, 8001cc0 <analogRead+0x2c>)
 8001cba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001cbe:	bf00      	nop
 8001cc0:	08001cd1 	.word	0x08001cd1
 8001cc4:	08001cd7 	.word	0x08001cd7
 8001cc8:	08001cdd 	.word	0x08001cdd
 8001ccc:	08001ce3 	.word	0x08001ce3
    {
        case IR_FORWARD_LEFT:
            sConfig.Channel = ADC_CHANNEL_6;
 8001cd0:	2306      	movs	r3, #6
 8001cd2:	60fb      	str	r3, [r7, #12]
            break;
 8001cd4:	e00a      	b.n	8001cec <analogRead+0x58>
        case IR_LEFT:
            sConfig.Channel = ADC_CHANNEL_5;
 8001cd6:	2305      	movs	r3, #5
 8001cd8:	60fb      	str	r3, [r7, #12]
            break;
 8001cda:	e007      	b.n	8001cec <analogRead+0x58>
        case IR_RIGHT:
            sConfig.Channel = ADC_CHANNEL_11;
 8001cdc:	230b      	movs	r3, #11
 8001cde:	60fb      	str	r3, [r7, #12]
            break;
 8001ce0:	e004      	b.n	8001cec <analogRead+0x58>
        case IR_FORWARD_RIGHT:
            sConfig.Channel = ADC_CHANNEL_10;
 8001ce2:	230a      	movs	r3, #10
 8001ce4:	60fb      	str	r3, [r7, #12]
            break;
 8001ce6:	e001      	b.n	8001cec <analogRead+0x58>
        default:
            return 0;
 8001ce8:	2300      	movs	r3, #0
 8001cea:	e032      	b.n	8001d52 <analogRead+0xbe>
    }

    sConfig.Rank = 1;
 8001cec:	2301      	movs	r3, #1
 8001cee:	613b      	str	r3, [r7, #16]
    sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001cf0:	2300      	movs	r3, #0
 8001cf2:	617b      	str	r3, [r7, #20]

    // make sure everything was set up correctly
    if (HAL_ADC_ConfigChannel(hadc1_ptr, &sConfig) != HAL_OK)
 8001cf4:	f107 030c 	add.w	r3, r7, #12
 8001cf8:	4619      	mov	r1, r3
 8001cfa:	69f8      	ldr	r0, [r7, #28]
 8001cfc:	f002 fe4c 	bl	8004998 <HAL_ADC_ConfigChannel>
 8001d00:	4603      	mov	r3, r0
 8001d02:	2b00      	cmp	r3, #0
 8001d04:	d001      	beq.n	8001d0a <analogRead+0x76>
    {
        return 0;
 8001d06:	2300      	movs	r3, #0
 8001d08:	e023      	b.n	8001d52 <analogRead+0xbe>
    }

    complete = 0;
 8001d0a:	4b14      	ldr	r3, [pc, #80]	@ (8001d5c <analogRead+0xc8>)
 8001d0c:	2200      	movs	r2, #0
 8001d0e:	701a      	strb	r2, [r3, #0]

    // start filling up the ADC buffer
    HAL_ADC_Start_DMA(hadc1_ptr, (uint32_t*)adc_buf, NUM_SAMPLES);
 8001d10:	2280      	movs	r2, #128	@ 0x80
 8001d12:	4913      	ldr	r1, [pc, #76]	@ (8001d60 <analogRead+0xcc>)
 8001d14:	69f8      	ldr	r0, [r7, #28]
 8001d16:	f002 fcfd 	bl	8004714 <HAL_ADC_Start_DMA>

    // wait for the buffer to become full
    while (complete == 0)
 8001d1a:	e000      	b.n	8001d1e <analogRead+0x8a>
    {
        continue;
 8001d1c:	bf00      	nop
    while (complete == 0)
 8001d1e:	4b0f      	ldr	r3, [pc, #60]	@ (8001d5c <analogRead+0xc8>)
 8001d20:	781b      	ldrb	r3, [r3, #0]
 8001d22:	2b00      	cmp	r3, #0
 8001d24:	d0fa      	beq.n	8001d1c <analogRead+0x88>
    }

    uint32_t sum = 0;
 8001d26:	2300      	movs	r3, #0
 8001d28:	627b      	str	r3, [r7, #36]	@ 0x24
    // calculate the sum of the measurements in order to calculate the average
    uint16_t measurement = 0;
 8001d2a:	2300      	movs	r3, #0
 8001d2c:	847b      	strh	r3, [r7, #34]	@ 0x22
    while(measurement < NUM_SAMPLES) //this takes multiple measurements
 8001d2e:	e00a      	b.n	8001d46 <analogRead+0xb2>
    {
        sum += adc_buf[measurement];
 8001d30:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8001d32:	4a0b      	ldr	r2, [pc, #44]	@ (8001d60 <analogRead+0xcc>)
 8001d34:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001d38:	461a      	mov	r2, r3
 8001d3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d3c:	4413      	add	r3, r2
 8001d3e:	627b      	str	r3, [r7, #36]	@ 0x24
        ++measurement;
 8001d40:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8001d42:	3301      	adds	r3, #1
 8001d44:	847b      	strh	r3, [r7, #34]	@ 0x22
    while(measurement < NUM_SAMPLES) //this takes multiple measurements
 8001d46:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8001d48:	2b7f      	cmp	r3, #127	@ 0x7f
 8001d4a:	d9f1      	bls.n	8001d30 <analogRead+0x9c>
    }

    return sum/NUM_SAMPLES;
 8001d4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d4e:	09db      	lsrs	r3, r3, #7
 8001d50:	b29b      	uxth	r3, r3
}
 8001d52:	4618      	mov	r0, r3
 8001d54:	3728      	adds	r7, #40	@ 0x28
 8001d56:	46bd      	mov	sp, r7
 8001d58:	bd80      	pop	{r7, pc}
 8001d5a:	bf00      	nop
 8001d5c:	20000194 	.word	0x20000194
 8001d60:	20000094 	.word	0x20000094

08001d64 <HAL_ADC_ConvCpltCallback>:

/*
 This function is called when the ADC buffer is filled
 It stops the ADC and changes our "complete" variable to be "true"
 */
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc) {
 8001d64:	b580      	push	{r7, lr}
 8001d66:	b082      	sub	sp, #8
 8001d68:	af00      	add	r7, sp, #0
 8001d6a:	6078      	str	r0, [r7, #4]
    // stop the ADC
    HAL_ADC_Stop_DMA(hadc);
 8001d6c:	6878      	ldr	r0, [r7, #4]
 8001d6e:	f002 fdaf 	bl	80048d0 <HAL_ADC_Stop_DMA>
    complete = 1;
 8001d72:	4b03      	ldr	r3, [pc, #12]	@ (8001d80 <HAL_ADC_ConvCpltCallback+0x1c>)
 8001d74:	2201      	movs	r2, #1
 8001d76:	701a      	strb	r2, [r3, #0]
}
 8001d78:	bf00      	nop
 8001d7a:	3708      	adds	r7, #8
 8001d7c:	46bd      	mov	sp, r7
 8001d7e:	bd80      	pop	{r7, pc}
 8001d80:	20000194 	.word	0x20000194

08001d84 <solve>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void solve(Algorithm alg) {
 8001d84:	b580      	push	{r7, lr}
 8001d86:	b084      	sub	sp, #16
 8001d88:	af00      	add	r7, sp, #0
 8001d8a:	4603      	mov	r3, r0
 8001d8c:	71fb      	strb	r3, [r7, #7]
	Action nextMove = solver(alg);
 8001d8e:	79fb      	ldrb	r3, [r7, #7]
 8001d90:	4618      	mov	r0, r3
 8001d92:	f001 ff27 	bl	8003be4 <solver>
 8001d96:	4603      	mov	r3, r0
 8001d98:	73fb      	strb	r3, [r7, #15]
	switch(nextMove) {
 8001d9a:	7bfb      	ldrb	r3, [r7, #15]
 8001d9c:	2b03      	cmp	r3, #3
 8001d9e:	d821      	bhi.n	8001de4 <solve+0x60>
 8001da0:	a201      	add	r2, pc, #4	@ (adr r2, 8001da8 <solve+0x24>)
 8001da2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001da6:	bf00      	nop
 8001da8:	08001dc7 	.word	0x08001dc7
 8001dac:	08001db9 	.word	0x08001db9
 8001db0:	08001dd7 	.word	0x08001dd7
 8001db4:	08001de5 	.word	0x08001de5
		case FORWARD:
			move(0);
 8001db8:	2000      	movs	r0, #0
 8001dba:	f7ff fb15 	bl	80013e8 <move>
			move(1);
 8001dbe:	2001      	movs	r0, #1
 8001dc0:	f7ff fb12 	bl	80013e8 <move>
//				}
//				move(1 + extra_moves);
//			}
//			else
//				move(1);
			break;
 8001dc4:	e00e      	b.n	8001de4 <solve+0x60>
		case LEFT:
			move(0);
 8001dc6:	2000      	movs	r0, #0
 8001dc8:	f7ff fb0e 	bl	80013e8 <move>
			turn(-1);
 8001dcc:	f04f 30ff 	mov.w	r0, #4294967295
 8001dd0:	f7ff fb43 	bl	800145a <turn>
			break;
 8001dd4:	e006      	b.n	8001de4 <solve+0x60>
		case RIGHT:
			move(0);
 8001dd6:	2000      	movs	r0, #0
 8001dd8:	f7ff fb06 	bl	80013e8 <move>
			turn(1);
 8001ddc:	2001      	movs	r0, #1
 8001dde:	f7ff fb3c 	bl	800145a <turn>
			break;
 8001de2:	bf00      	nop
		case IDLE:
			break;
	}
	if (readIR(IR_FORWARD_LEFT) > 1200 && readIR(IR_FORWARD_RIGHT) > 1200) {
 8001de4:	2000      	movs	r0, #0
 8001de6:	f7ff fed7 	bl	8001b98 <readIR>
 8001dea:	4603      	mov	r3, r0
 8001dec:	f5b3 6f96 	cmp.w	r3, #1200	@ 0x4b0
 8001df0:	d908      	bls.n	8001e04 <solve+0x80>
 8001df2:	2003      	movs	r0, #3
 8001df4:	f7ff fed0 	bl	8001b98 <readIR>
 8001df8:	4603      	mov	r3, r0
 8001dfa:	f5b3 6f96 	cmp.w	r3, #1200	@ 0x4b0
 8001dfe:	d901      	bls.n	8001e04 <solve+0x80>
		frontCorrection();
 8001e00:	f7ff fb86 	bl	8001510 <frontCorrection>
	}
}
 8001e04:	bf00      	nop
 8001e06:	3710      	adds	r7, #16
 8001e08:	46bd      	mov	sp, r7
 8001e0a:	bd80      	pop	{r7, pc}

08001e0c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001e0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001e0e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001e10:	f002 fbce 	bl	80045b0 <HAL_Init>

  /* USER CODE BEGIN Init */
  Delay_Init();
 8001e14:	f7ff fbb4 	bl	8001580 <Delay_Init>

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001e18:	f000 f8f2 	bl	8002000 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001e1c:	f000 fb20 	bl	8002460 <MX_GPIO_Init>
  MX_DMA_Init();
 8001e20:	f000 fafe 	bl	8002420 <MX_DMA_Init>
  MX_ADC1_Init();
 8001e24:	f000 f928 	bl	8002078 <MX_ADC1_Init>
  MX_TIM3_Init();
 8001e28:	f000 fa4e 	bl	80022c8 <MX_TIM3_Init>
  MX_TIM8_Init();
 8001e2c:	f000 faa0 	bl	8002370 <MX_TIM8_Init>
  MX_TIM1_Init();
 8001e30:	f000 f9a2 	bl	8002178 <MX_TIM1_Init>
  MX_I2C1_Init();
 8001e34:	f000 f972 	bl	800211c <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Encoder_Start(&htim3, TIM_CHANNEL_ALL);
 8001e38:	213c      	movs	r1, #60	@ 0x3c
 8001e3a:	485f      	ldr	r0, [pc, #380]	@ (8001fb8 <main+0x1ac>)
 8001e3c:	f006 f846 	bl	8007ecc <HAL_TIM_Encoder_Start>
  HAL_TIM_Encoder_Start(&htim8, TIM_CHANNEL_ALL);
 8001e40:	213c      	movs	r1, #60	@ 0x3c
 8001e42:	485e      	ldr	r0, [pc, #376]	@ (8001fbc <main+0x1b0>)
 8001e44:	f006 f842 	bl	8007ecc <HAL_TIM_Encoder_Start>

  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8001e48:	2100      	movs	r1, #0
 8001e4a:	485d      	ldr	r0, [pc, #372]	@ (8001fc0 <main+0x1b4>)
 8001e4c:	f005 fed0 	bl	8007bf0 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 8001e50:	2104      	movs	r1, #4
 8001e52:	485b      	ldr	r0, [pc, #364]	@ (8001fc0 <main+0x1b4>)
 8001e54:	f005 fecc 	bl	8007bf0 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 8001e58:	2108      	movs	r1, #8
 8001e5a:	4859      	ldr	r0, [pc, #356]	@ (8001fc0 <main+0x1b4>)
 8001e5c:	f005 fec8 	bl	8007bf0 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_4);
 8001e60:	210c      	movs	r1, #12
 8001e62:	4857      	ldr	r0, [pc, #348]	@ (8001fc0 <main+0x1b4>)
 8001e64:	f005 fec4 	bl	8007bf0 <HAL_TIM_PWM_Start>

  HAL_GPIO_WritePin(ForwardLeftEmitter_GPIO_Port, ForwardLeftEmitter_Pin, GPIO_PIN_SET);
 8001e68:	2201      	movs	r2, #1
 8001e6a:	2180      	movs	r1, #128	@ 0x80
 8001e6c:	4855      	ldr	r0, [pc, #340]	@ (8001fc4 <main+0x1b8>)
 8001e6e:	f004 f8de 	bl	800602e <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LeftEmitter_GPIO_Port, LeftEmitter_Pin, GPIO_PIN_SET);
 8001e72:	2201      	movs	r2, #1
 8001e74:	2110      	movs	r1, #16
 8001e76:	4853      	ldr	r0, [pc, #332]	@ (8001fc4 <main+0x1b8>)
 8001e78:	f004 f8d9 	bl	800602e <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(RightEmitter_GPIO_Port, RightEmitter_Pin, GPIO_PIN_SET);
 8001e7c:	2201      	movs	r2, #1
 8001e7e:	2104      	movs	r1, #4
 8001e80:	4850      	ldr	r0, [pc, #320]	@ (8001fc4 <main+0x1b8>)
 8001e82:	f004 f8d4 	bl	800602e <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(ForwardRightEmitter_GPIO_Port, ForwardRightEmitter_Pin, GPIO_PIN_SET);
 8001e86:	2201      	movs	r2, #1
 8001e88:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001e8c:	484e      	ldr	r0, [pc, #312]	@ (8001fc8 <main+0x1bc>)
 8001e8e:	f004 f8ce 	bl	800602e <HAL_GPIO_WritePin>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  S1 = HAL_GPIO_ReadPin(Button1_GPIO_Port, Switch1_Pin);
 8001e92:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001e96:	484c      	ldr	r0, [pc, #304]	@ (8001fc8 <main+0x1bc>)
 8001e98:	f004 f8b2 	bl	8006000 <HAL_GPIO_ReadPin>
 8001e9c:	4603      	mov	r3, r0
 8001e9e:	461a      	mov	r2, r3
 8001ea0:	4b4a      	ldr	r3, [pc, #296]	@ (8001fcc <main+0x1c0>)
 8001ea2:	701a      	strb	r2, [r3, #0]
	  S2 = HAL_GPIO_ReadPin(Switch2_GPIO_Port, Switch2_Pin);
 8001ea4:	2104      	movs	r1, #4
 8001ea6:	484a      	ldr	r0, [pc, #296]	@ (8001fd0 <main+0x1c4>)
 8001ea8:	f004 f8aa 	bl	8006000 <HAL_GPIO_ReadPin>
 8001eac:	4603      	mov	r3, r0
 8001eae:	461a      	mov	r2, r3
 8001eb0:	4b48      	ldr	r3, [pc, #288]	@ (8001fd4 <main+0x1c8>)
 8001eb2:	701a      	strb	r2, [r3, #0]
	  S3 = HAL_GPIO_ReadPin(Switch3_GPIO_Port, Switch3_Pin);
 8001eb4:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001eb8:	4842      	ldr	r0, [pc, #264]	@ (8001fc4 <main+0x1b8>)
 8001eba:	f004 f8a1 	bl	8006000 <HAL_GPIO_ReadPin>
 8001ebe:	4603      	mov	r3, r0
 8001ec0:	461a      	mov	r2, r3
 8001ec2:	4b45      	ldr	r3, [pc, #276]	@ (8001fd8 <main+0x1cc>)
 8001ec4:	701a      	strb	r2, [r3, #0]
	  S4 = HAL_GPIO_ReadPin(Switch4_GPIO_Port, Switch4_Pin);
 8001ec6:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001eca:	483f      	ldr	r0, [pc, #252]	@ (8001fc8 <main+0x1bc>)
 8001ecc:	f004 f898 	bl	8006000 <HAL_GPIO_ReadPin>
 8001ed0:	4603      	mov	r3, r0
 8001ed2:	461a      	mov	r2, r3
 8001ed4:	4b41      	ldr	r3, [pc, #260]	@ (8001fdc <main+0x1d0>)
 8001ed6:	701a      	strb	r2, [r3, #0]
	  B1 = HAL_GPIO_ReadPin(Button1_GPIO_Port, Button1_Pin);
 8001ed8:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001edc:	483a      	ldr	r0, [pc, #232]	@ (8001fc8 <main+0x1bc>)
 8001ede:	f004 f88f 	bl	8006000 <HAL_GPIO_ReadPin>
 8001ee2:	4603      	mov	r3, r0
 8001ee4:	461a      	mov	r2, r3
 8001ee6:	4b3e      	ldr	r3, [pc, #248]	@ (8001fe0 <main+0x1d4>)
 8001ee8:	701a      	strb	r2, [r3, #0]
	  B2 = HAL_GPIO_ReadPin(Button2_GPIO_Port, Button2_Pin);
 8001eea:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001eee:	4836      	ldr	r0, [pc, #216]	@ (8001fc8 <main+0x1bc>)
 8001ef0:	f004 f886 	bl	8006000 <HAL_GPIO_ReadPin>
 8001ef4:	4603      	mov	r3, r0
 8001ef6:	461a      	mov	r2, r3
 8001ef8:	4b3a      	ldr	r3, [pc, #232]	@ (8001fe4 <main+0x1d8>)
 8001efa:	701a      	strb	r2, [r3, #0]
//
//	  HAL_GPIO_WritePin(R_LED_GPIO_Port, R_LED_Pin, GPIO_PIN_SET);
//	  HAL_GPIO_WritePin(Y_LED_GPIO_Port, Y_LED_Pin, GPIO_PIN_SET);
//	  HAL_GPIO_WritePin(G_LED_GPIO_Port, G_LED_Pin, GPIO_PIN_SET);

	  forwardLeftIRvalue = readIR(IR_FORWARD_LEFT);
 8001efc:	2000      	movs	r0, #0
 8001efe:	f7ff fe4b 	bl	8001b98 <readIR>
 8001f02:	4603      	mov	r3, r0
 8001f04:	b21a      	sxth	r2, r3
 8001f06:	4b38      	ldr	r3, [pc, #224]	@ (8001fe8 <main+0x1dc>)
 8001f08:	801a      	strh	r2, [r3, #0]
	  leftIRvalue = readIR(IR_LEFT);
 8001f0a:	2001      	movs	r0, #1
 8001f0c:	f7ff fe44 	bl	8001b98 <readIR>
 8001f10:	4603      	mov	r3, r0
 8001f12:	b21a      	sxth	r2, r3
 8001f14:	4b35      	ldr	r3, [pc, #212]	@ (8001fec <main+0x1e0>)
 8001f16:	801a      	strh	r2, [r3, #0]
	  rightIRvalue = readIR(IR_RIGHT);
 8001f18:	2002      	movs	r0, #2
 8001f1a:	f7ff fe3d 	bl	8001b98 <readIR>
 8001f1e:	4603      	mov	r3, r0
 8001f20:	b21a      	sxth	r2, r3
 8001f22:	4b33      	ldr	r3, [pc, #204]	@ (8001ff0 <main+0x1e4>)
 8001f24:	801a      	strh	r2, [r3, #0]
	  forwardRightIRvalue = readIR(IR_FORWARD_RIGHT);
 8001f26:	2003      	movs	r0, #3
 8001f28:	f7ff fe36 	bl	8001b98 <readIR>
 8001f2c:	4603      	mov	r3, r0
 8001f2e:	b21a      	sxth	r2, r3
 8001f30:	4b30      	ldr	r3, [pc, #192]	@ (8001ff4 <main+0x1e8>)
 8001f32:	801a      	strh	r2, [r3, #0]

	  if (B1 == GPIO_PIN_SET)
 8001f34:	4b2a      	ldr	r3, [pc, #168]	@ (8001fe0 <main+0x1d4>)
 8001f36:	781b      	ldrb	r3, [r3, #0]
 8001f38:	2b01      	cmp	r3, #1
 8001f3a:	d11f      	bne.n	8001f7c <main+0x170>
	  {
		  setIRGoals(readIR(IR_FORWARD_LEFT), readIR(IR_FORWARD_RIGHT), readIR(IR_LEFT), readIR(IR_RIGHT));
 8001f3c:	2000      	movs	r0, #0
 8001f3e:	f7ff fe2b 	bl	8001b98 <readIR>
 8001f42:	4603      	mov	r3, r0
 8001f44:	b21c      	sxth	r4, r3
 8001f46:	2003      	movs	r0, #3
 8001f48:	f7ff fe26 	bl	8001b98 <readIR>
 8001f4c:	4603      	mov	r3, r0
 8001f4e:	b21d      	sxth	r5, r3
 8001f50:	2001      	movs	r0, #1
 8001f52:	f7ff fe21 	bl	8001b98 <readIR>
 8001f56:	4603      	mov	r3, r0
 8001f58:	b21e      	sxth	r6, r3
 8001f5a:	2002      	movs	r0, #2
 8001f5c:	f7ff fe1c 	bl	8001b98 <readIR>
 8001f60:	4603      	mov	r3, r0
 8001f62:	b21b      	sxth	r3, r3
 8001f64:	4632      	mov	r2, r6
 8001f66:	4629      	mov	r1, r5
 8001f68:	4620      	mov	r0, r4
 8001f6a:	f000 fc4d 	bl	8002808 <setIRGoals>
		  irOffset_Set = 1;
 8001f6e:	4b22      	ldr	r3, [pc, #136]	@ (8001ff8 <main+0x1ec>)
 8001f70:	2201      	movs	r2, #1
 8001f72:	801a      	strh	r2, [r3, #0]
		  gyroInit();
 8001f74:	f7ff fc94 	bl	80018a0 <gyroInit>
		  resetPID();
 8001f78:	f001 fa48 	bl	800340c <resetPID>
	  }

	  if (B2 == GPIO_PIN_SET)
 8001f7c:	4b19      	ldr	r3, [pc, #100]	@ (8001fe4 <main+0x1d8>)
 8001f7e:	781b      	ldrb	r3, [r3, #0]
 8001f80:	2b01      	cmp	r3, #1
 8001f82:	d104      	bne.n	8001f8e <main+0x182>
	  {
		  initPID();
 8001f84:	f000 fbfc 	bl	8002780 <initPID>
//		  frontCorrection();
		  start_pressed = 1;
 8001f88:	4b1c      	ldr	r3, [pc, #112]	@ (8001ffc <main+0x1f0>)
 8001f8a:	2201      	movs	r2, #1
 8001f8c:	801a      	strh	r2, [r3, #0]
//		  move(1);
//		  turn(1);
//		  turn(1);
	  }

	  if (start_pressed)
 8001f8e:	4b1b      	ldr	r3, [pc, #108]	@ (8001ffc <main+0x1f0>)
 8001f90:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001f94:	2b00      	cmp	r3, #0
 8001f96:	f43f af7c 	beq.w	8001e92 <main+0x86>
	  {
		  move(0);
 8001f9a:	2000      	movs	r0, #0
 8001f9c:	f7ff fa24 	bl	80013e8 <move>

		  if (S4 == GPIO_PIN_SET)
 8001fa0:	4b0e      	ldr	r3, [pc, #56]	@ (8001fdc <main+0x1d0>)
 8001fa2:	781b      	ldrb	r3, [r3, #0]
 8001fa4:	2b01      	cmp	r3, #1
 8001fa6:	d103      	bne.n	8001fb0 <main+0x1a4>
			  solve(FLOODFILL);
 8001fa8:	2001      	movs	r0, #1
 8001faa:	f7ff feeb 	bl	8001d84 <solve>
 8001fae:	e770      	b.n	8001e92 <main+0x86>
		  else
			  solve(DEAD);
 8001fb0:	2000      	movs	r0, #0
 8001fb2:	f7ff fee7 	bl	8001d84 <solve>
	  S1 = HAL_GPIO_ReadPin(Button1_GPIO_Port, Switch1_Pin);
 8001fb6:	e76c      	b.n	8001e92 <main+0x86>
 8001fb8:	200002dc 	.word	0x200002dc
 8001fbc:	20000324 	.word	0x20000324
 8001fc0:	20000294 	.word	0x20000294
 8001fc4:	40020000 	.word	0x40020000
 8001fc8:	40020400 	.word	0x40020400
 8001fcc:	2000036c 	.word	0x2000036c
 8001fd0:	40020c00 	.word	0x40020c00
 8001fd4:	2000036d 	.word	0x2000036d
 8001fd8:	2000036e 	.word	0x2000036e
 8001fdc:	2000036f 	.word	0x2000036f
 8001fe0:	20000370 	.word	0x20000370
 8001fe4:	20000371 	.word	0x20000371
 8001fe8:	20000374 	.word	0x20000374
 8001fec:	20000376 	.word	0x20000376
 8001ff0:	20000378 	.word	0x20000378
 8001ff4:	2000037a 	.word	0x2000037a
 8001ff8:	2000037c 	.word	0x2000037c
 8001ffc:	20000372 	.word	0x20000372

08002000 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002000:	b580      	push	{r7, lr}
 8002002:	b092      	sub	sp, #72	@ 0x48
 8002004:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002006:	f107 0318 	add.w	r3, r7, #24
 800200a:	2230      	movs	r2, #48	@ 0x30
 800200c:	2100      	movs	r1, #0
 800200e:	4618      	mov	r0, r3
 8002010:	f006 fdec 	bl	8008bec <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002014:	1d3b      	adds	r3, r7, #4
 8002016:	2200      	movs	r2, #0
 8002018:	601a      	str	r2, [r3, #0]
 800201a:	605a      	str	r2, [r3, #4]
 800201c:	609a      	str	r2, [r3, #8]
 800201e:	60da      	str	r2, [r3, #12]
 8002020:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002022:	2302      	movs	r3, #2
 8002024:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002026:	2301      	movs	r3, #1
 8002028:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800202a:	2310      	movs	r3, #16
 800202c:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800202e:	2300      	movs	r3, #0
 8002030:	633b      	str	r3, [r7, #48]	@ 0x30
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002032:	f107 0318 	add.w	r3, r7, #24
 8002036:	4618      	mov	r0, r3
 8002038:	f005 f958 	bl	80072ec <HAL_RCC_OscConfig>
 800203c:	4603      	mov	r3, r0
 800203e:	2b00      	cmp	r3, #0
 8002040:	d001      	beq.n	8002046 <SystemClock_Config+0x46>
  {
    Error_Handler();
 8002042:	f000 fae3 	bl	800260c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002046:	230f      	movs	r3, #15
 8002048:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800204a:	2300      	movs	r3, #0
 800204c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800204e:	2300      	movs	r3, #0
 8002050:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002052:	2300      	movs	r3, #0
 8002054:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002056:	2300      	movs	r3, #0
 8002058:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800205a:	1d3b      	adds	r3, r7, #4
 800205c:	2100      	movs	r1, #0
 800205e:	4618      	mov	r0, r3
 8002060:	f005 fb98 	bl	8007794 <HAL_RCC_ClockConfig>
 8002064:	4603      	mov	r3, r0
 8002066:	2b00      	cmp	r3, #0
 8002068:	d001      	beq.n	800206e <SystemClock_Config+0x6e>
  {
    Error_Handler();
 800206a:	f000 facf 	bl	800260c <Error_Handler>
  }
}
 800206e:	bf00      	nop
 8002070:	3748      	adds	r7, #72	@ 0x48
 8002072:	46bd      	mov	sp, r7
 8002074:	bd80      	pop	{r7, pc}
	...

08002078 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8002078:	b580      	push	{r7, lr}
 800207a:	b084      	sub	sp, #16
 800207c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800207e:	463b      	mov	r3, r7
 8002080:	2200      	movs	r2, #0
 8002082:	601a      	str	r2, [r3, #0]
 8002084:	605a      	str	r2, [r3, #4]
 8002086:	609a      	str	r2, [r3, #8]
 8002088:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800208a:	4b21      	ldr	r3, [pc, #132]	@ (8002110 <MX_ADC1_Init+0x98>)
 800208c:	4a21      	ldr	r2, [pc, #132]	@ (8002114 <MX_ADC1_Init+0x9c>)
 800208e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8002090:	4b1f      	ldr	r3, [pc, #124]	@ (8002110 <MX_ADC1_Init+0x98>)
 8002092:	2200      	movs	r2, #0
 8002094:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8002096:	4b1e      	ldr	r3, [pc, #120]	@ (8002110 <MX_ADC1_Init+0x98>)
 8002098:	2200      	movs	r2, #0
 800209a:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 800209c:	4b1c      	ldr	r3, [pc, #112]	@ (8002110 <MX_ADC1_Init+0x98>)
 800209e:	2200      	movs	r2, #0
 80020a0:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80020a2:	4b1b      	ldr	r3, [pc, #108]	@ (8002110 <MX_ADC1_Init+0x98>)
 80020a4:	2201      	movs	r2, #1
 80020a6:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80020a8:	4b19      	ldr	r3, [pc, #100]	@ (8002110 <MX_ADC1_Init+0x98>)
 80020aa:	2200      	movs	r2, #0
 80020ac:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80020b0:	4b17      	ldr	r3, [pc, #92]	@ (8002110 <MX_ADC1_Init+0x98>)
 80020b2:	2200      	movs	r2, #0
 80020b4:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80020b6:	4b16      	ldr	r3, [pc, #88]	@ (8002110 <MX_ADC1_Init+0x98>)
 80020b8:	4a17      	ldr	r2, [pc, #92]	@ (8002118 <MX_ADC1_Init+0xa0>)
 80020ba:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80020bc:	4b14      	ldr	r3, [pc, #80]	@ (8002110 <MX_ADC1_Init+0x98>)
 80020be:	2200      	movs	r2, #0
 80020c0:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 80020c2:	4b13      	ldr	r3, [pc, #76]	@ (8002110 <MX_ADC1_Init+0x98>)
 80020c4:	2201      	movs	r2, #1
 80020c6:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 80020c8:	4b11      	ldr	r3, [pc, #68]	@ (8002110 <MX_ADC1_Init+0x98>)
 80020ca:	2201      	movs	r2, #1
 80020cc:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80020d0:	4b0f      	ldr	r3, [pc, #60]	@ (8002110 <MX_ADC1_Init+0x98>)
 80020d2:	2201      	movs	r2, #1
 80020d4:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80020d6:	480e      	ldr	r0, [pc, #56]	@ (8002110 <MX_ADC1_Init+0x98>)
 80020d8:	f002 fad8 	bl	800468c <HAL_ADC_Init>
 80020dc:	4603      	mov	r3, r0
 80020de:	2b00      	cmp	r3, #0
 80020e0:	d001      	beq.n	80020e6 <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 80020e2:	f000 fa93 	bl	800260c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_5;
 80020e6:	2305      	movs	r3, #5
 80020e8:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80020ea:	2301      	movs	r3, #1
 80020ec:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80020ee:	2300      	movs	r3, #0
 80020f0:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80020f2:	463b      	mov	r3, r7
 80020f4:	4619      	mov	r1, r3
 80020f6:	4806      	ldr	r0, [pc, #24]	@ (8002110 <MX_ADC1_Init+0x98>)
 80020f8:	f002 fc4e 	bl	8004998 <HAL_ADC_ConfigChannel>
 80020fc:	4603      	mov	r3, r0
 80020fe:	2b00      	cmp	r3, #0
 8002100:	d001      	beq.n	8002106 <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 8002102:	f000 fa83 	bl	800260c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8002106:	bf00      	nop
 8002108:	3710      	adds	r7, #16
 800210a:	46bd      	mov	sp, r7
 800210c:	bd80      	pop	{r7, pc}
 800210e:	bf00      	nop
 8002110:	20000198 	.word	0x20000198
 8002114:	40012000 	.word	0x40012000
 8002118:	0f000001 	.word	0x0f000001

0800211c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800211c:	b580      	push	{r7, lr}
 800211e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002120:	4b12      	ldr	r3, [pc, #72]	@ (800216c <MX_I2C1_Init+0x50>)
 8002122:	4a13      	ldr	r2, [pc, #76]	@ (8002170 <MX_I2C1_Init+0x54>)
 8002124:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8002126:	4b11      	ldr	r3, [pc, #68]	@ (800216c <MX_I2C1_Init+0x50>)
 8002128:	4a12      	ldr	r2, [pc, #72]	@ (8002174 <MX_I2C1_Init+0x58>)
 800212a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800212c:	4b0f      	ldr	r3, [pc, #60]	@ (800216c <MX_I2C1_Init+0x50>)
 800212e:	2200      	movs	r2, #0
 8002130:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8002132:	4b0e      	ldr	r3, [pc, #56]	@ (800216c <MX_I2C1_Init+0x50>)
 8002134:	2200      	movs	r2, #0
 8002136:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002138:	4b0c      	ldr	r3, [pc, #48]	@ (800216c <MX_I2C1_Init+0x50>)
 800213a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800213e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002140:	4b0a      	ldr	r3, [pc, #40]	@ (800216c <MX_I2C1_Init+0x50>)
 8002142:	2200      	movs	r2, #0
 8002144:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8002146:	4b09      	ldr	r3, [pc, #36]	@ (800216c <MX_I2C1_Init+0x50>)
 8002148:	2200      	movs	r2, #0
 800214a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800214c:	4b07      	ldr	r3, [pc, #28]	@ (800216c <MX_I2C1_Init+0x50>)
 800214e:	2200      	movs	r2, #0
 8002150:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002152:	4b06      	ldr	r3, [pc, #24]	@ (800216c <MX_I2C1_Init+0x50>)
 8002154:	2200      	movs	r2, #0
 8002156:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002158:	4804      	ldr	r0, [pc, #16]	@ (800216c <MX_I2C1_Init+0x50>)
 800215a:	f003 ff81 	bl	8006060 <HAL_I2C_Init>
 800215e:	4603      	mov	r3, r0
 8002160:	2b00      	cmp	r3, #0
 8002162:	d001      	beq.n	8002168 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8002164:	f000 fa52 	bl	800260c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8002168:	bf00      	nop
 800216a:	bd80      	pop	{r7, pc}
 800216c:	20000240 	.word	0x20000240
 8002170:	40005400 	.word	0x40005400
 8002174:	000186a0 	.word	0x000186a0

08002178 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8002178:	b580      	push	{r7, lr}
 800217a:	b092      	sub	sp, #72	@ 0x48
 800217c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800217e:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8002182:	2200      	movs	r2, #0
 8002184:	601a      	str	r2, [r3, #0]
 8002186:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002188:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800218c:	2200      	movs	r2, #0
 800218e:	601a      	str	r2, [r3, #0]
 8002190:	605a      	str	r2, [r3, #4]
 8002192:	609a      	str	r2, [r3, #8]
 8002194:	60da      	str	r2, [r3, #12]
 8002196:	611a      	str	r2, [r3, #16]
 8002198:	615a      	str	r2, [r3, #20]
 800219a:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800219c:	1d3b      	adds	r3, r7, #4
 800219e:	2220      	movs	r2, #32
 80021a0:	2100      	movs	r1, #0
 80021a2:	4618      	mov	r0, r3
 80021a4:	f006 fd22 	bl	8008bec <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80021a8:	4b45      	ldr	r3, [pc, #276]	@ (80022c0 <MX_TIM1_Init+0x148>)
 80021aa:	4a46      	ldr	r2, [pc, #280]	@ (80022c4 <MX_TIM1_Init+0x14c>)
 80021ac:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 80021ae:	4b44      	ldr	r3, [pc, #272]	@ (80022c0 <MX_TIM1_Init+0x148>)
 80021b0:	2200      	movs	r2, #0
 80021b2:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80021b4:	4b42      	ldr	r3, [pc, #264]	@ (80022c0 <MX_TIM1_Init+0x148>)
 80021b6:	2200      	movs	r2, #0
 80021b8:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 3199;
 80021ba:	4b41      	ldr	r3, [pc, #260]	@ (80022c0 <MX_TIM1_Init+0x148>)
 80021bc:	f640 427f 	movw	r2, #3199	@ 0xc7f
 80021c0:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80021c2:	4b3f      	ldr	r3, [pc, #252]	@ (80022c0 <MX_TIM1_Init+0x148>)
 80021c4:	2200      	movs	r2, #0
 80021c6:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80021c8:	4b3d      	ldr	r3, [pc, #244]	@ (80022c0 <MX_TIM1_Init+0x148>)
 80021ca:	2200      	movs	r2, #0
 80021cc:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80021ce:	4b3c      	ldr	r3, [pc, #240]	@ (80022c0 <MX_TIM1_Init+0x148>)
 80021d0:	2200      	movs	r2, #0
 80021d2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80021d4:	483a      	ldr	r0, [pc, #232]	@ (80022c0 <MX_TIM1_Init+0x148>)
 80021d6:	f005 fcbb 	bl	8007b50 <HAL_TIM_PWM_Init>
 80021da:	4603      	mov	r3, r0
 80021dc:	2b00      	cmp	r3, #0
 80021de:	d001      	beq.n	80021e4 <MX_TIM1_Init+0x6c>
  {
    Error_Handler();
 80021e0:	f000 fa14 	bl	800260c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80021e4:	2300      	movs	r3, #0
 80021e6:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80021e8:	2300      	movs	r3, #0
 80021ea:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80021ec:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80021f0:	4619      	mov	r1, r3
 80021f2:	4833      	ldr	r0, [pc, #204]	@ (80022c0 <MX_TIM1_Init+0x148>)
 80021f4:	f006 fb5e 	bl	80088b4 <HAL_TIMEx_MasterConfigSynchronization>
 80021f8:	4603      	mov	r3, r0
 80021fa:	2b00      	cmp	r3, #0
 80021fc:	d001      	beq.n	8002202 <MX_TIM1_Init+0x8a>
  {
    Error_Handler();
 80021fe:	f000 fa05 	bl	800260c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002202:	2360      	movs	r3, #96	@ 0x60
 8002204:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 8002206:	2300      	movs	r3, #0
 8002208:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800220a:	2300      	movs	r3, #0
 800220c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800220e:	2300      	movs	r3, #0
 8002210:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002212:	2300      	movs	r3, #0
 8002214:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8002216:	2300      	movs	r3, #0
 8002218:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800221a:	2300      	movs	r3, #0
 800221c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800221e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002222:	2200      	movs	r2, #0
 8002224:	4619      	mov	r1, r3
 8002226:	4826      	ldr	r0, [pc, #152]	@ (80022c0 <MX_TIM1_Init+0x148>)
 8002228:	f005 ffe6 	bl	80081f8 <HAL_TIM_PWM_ConfigChannel>
 800222c:	4603      	mov	r3, r0
 800222e:	2b00      	cmp	r3, #0
 8002230:	d001      	beq.n	8002236 <MX_TIM1_Init+0xbe>
  {
    Error_Handler();
 8002232:	f000 f9eb 	bl	800260c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002236:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800223a:	2204      	movs	r2, #4
 800223c:	4619      	mov	r1, r3
 800223e:	4820      	ldr	r0, [pc, #128]	@ (80022c0 <MX_TIM1_Init+0x148>)
 8002240:	f005 ffda 	bl	80081f8 <HAL_TIM_PWM_ConfigChannel>
 8002244:	4603      	mov	r3, r0
 8002246:	2b00      	cmp	r3, #0
 8002248:	d001      	beq.n	800224e <MX_TIM1_Init+0xd6>
  {
    Error_Handler();
 800224a:	f000 f9df 	bl	800260c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800224e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002252:	2208      	movs	r2, #8
 8002254:	4619      	mov	r1, r3
 8002256:	481a      	ldr	r0, [pc, #104]	@ (80022c0 <MX_TIM1_Init+0x148>)
 8002258:	f005 ffce 	bl	80081f8 <HAL_TIM_PWM_ConfigChannel>
 800225c:	4603      	mov	r3, r0
 800225e:	2b00      	cmp	r3, #0
 8002260:	d001      	beq.n	8002266 <MX_TIM1_Init+0xee>
  {
    Error_Handler();
 8002262:	f000 f9d3 	bl	800260c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8002266:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800226a:	220c      	movs	r2, #12
 800226c:	4619      	mov	r1, r3
 800226e:	4814      	ldr	r0, [pc, #80]	@ (80022c0 <MX_TIM1_Init+0x148>)
 8002270:	f005 ffc2 	bl	80081f8 <HAL_TIM_PWM_ConfigChannel>
 8002274:	4603      	mov	r3, r0
 8002276:	2b00      	cmp	r3, #0
 8002278:	d001      	beq.n	800227e <MX_TIM1_Init+0x106>
  {
    Error_Handler();
 800227a:	f000 f9c7 	bl	800260c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800227e:	2300      	movs	r3, #0
 8002280:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8002282:	2300      	movs	r3, #0
 8002284:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8002286:	2300      	movs	r3, #0
 8002288:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 800228a:	2300      	movs	r3, #0
 800228c:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800228e:	2300      	movs	r3, #0
 8002290:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8002292:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002296:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8002298:	2300      	movs	r3, #0
 800229a:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800229c:	1d3b      	adds	r3, r7, #4
 800229e:	4619      	mov	r1, r3
 80022a0:	4807      	ldr	r0, [pc, #28]	@ (80022c0 <MX_TIM1_Init+0x148>)
 80022a2:	f006 fb81 	bl	80089a8 <HAL_TIMEx_ConfigBreakDeadTime>
 80022a6:	4603      	mov	r3, r0
 80022a8:	2b00      	cmp	r3, #0
 80022aa:	d001      	beq.n	80022b0 <MX_TIM1_Init+0x138>
  {
    Error_Handler();
 80022ac:	f000 f9ae 	bl	800260c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80022b0:	4803      	ldr	r0, [pc, #12]	@ (80022c0 <MX_TIM1_Init+0x148>)
 80022b2:	f001 ffed 	bl	8004290 <HAL_TIM_MspPostInit>

}
 80022b6:	bf00      	nop
 80022b8:	3748      	adds	r7, #72	@ 0x48
 80022ba:	46bd      	mov	sp, r7
 80022bc:	bd80      	pop	{r7, pc}
 80022be:	bf00      	nop
 80022c0:	20000294 	.word	0x20000294
 80022c4:	40010000 	.word	0x40010000

080022c8 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80022c8:	b580      	push	{r7, lr}
 80022ca:	b08c      	sub	sp, #48	@ 0x30
 80022cc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80022ce:	f107 030c 	add.w	r3, r7, #12
 80022d2:	2224      	movs	r2, #36	@ 0x24
 80022d4:	2100      	movs	r1, #0
 80022d6:	4618      	mov	r0, r3
 80022d8:	f006 fc88 	bl	8008bec <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80022dc:	1d3b      	adds	r3, r7, #4
 80022de:	2200      	movs	r2, #0
 80022e0:	601a      	str	r2, [r3, #0]
 80022e2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80022e4:	4b20      	ldr	r3, [pc, #128]	@ (8002368 <MX_TIM3_Init+0xa0>)
 80022e6:	4a21      	ldr	r2, [pc, #132]	@ (800236c <MX_TIM3_Init+0xa4>)
 80022e8:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 80022ea:	4b1f      	ldr	r3, [pc, #124]	@ (8002368 <MX_TIM3_Init+0xa0>)
 80022ec:	2200      	movs	r2, #0
 80022ee:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80022f0:	4b1d      	ldr	r3, [pc, #116]	@ (8002368 <MX_TIM3_Init+0xa0>)
 80022f2:	2200      	movs	r2, #0
 80022f4:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 80022f6:	4b1c      	ldr	r3, [pc, #112]	@ (8002368 <MX_TIM3_Init+0xa0>)
 80022f8:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80022fc:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80022fe:	4b1a      	ldr	r3, [pc, #104]	@ (8002368 <MX_TIM3_Init+0xa0>)
 8002300:	2200      	movs	r2, #0
 8002302:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002304:	4b18      	ldr	r3, [pc, #96]	@ (8002368 <MX_TIM3_Init+0xa0>)
 8002306:	2200      	movs	r2, #0
 8002308:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 800230a:	2303      	movs	r3, #3
 800230c:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800230e:	2300      	movs	r3, #0
 8002310:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8002312:	2301      	movs	r3, #1
 8002314:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8002316:	2300      	movs	r3, #0
 8002318:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 800231a:	2300      	movs	r3, #0
 800231c:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800231e:	2300      	movs	r3, #0
 8002320:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8002322:	2301      	movs	r3, #1
 8002324:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8002326:	2300      	movs	r3, #0
 8002328:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 800232a:	2300      	movs	r3, #0
 800232c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 800232e:	f107 030c 	add.w	r3, r7, #12
 8002332:	4619      	mov	r1, r3
 8002334:	480c      	ldr	r0, [pc, #48]	@ (8002368 <MX_TIM3_Init+0xa0>)
 8002336:	f005 fd23 	bl	8007d80 <HAL_TIM_Encoder_Init>
 800233a:	4603      	mov	r3, r0
 800233c:	2b00      	cmp	r3, #0
 800233e:	d001      	beq.n	8002344 <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 8002340:	f000 f964 	bl	800260c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002344:	2300      	movs	r3, #0
 8002346:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002348:	2300      	movs	r3, #0
 800234a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800234c:	1d3b      	adds	r3, r7, #4
 800234e:	4619      	mov	r1, r3
 8002350:	4805      	ldr	r0, [pc, #20]	@ (8002368 <MX_TIM3_Init+0xa0>)
 8002352:	f006 faaf 	bl	80088b4 <HAL_TIMEx_MasterConfigSynchronization>
 8002356:	4603      	mov	r3, r0
 8002358:	2b00      	cmp	r3, #0
 800235a:	d001      	beq.n	8002360 <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 800235c:	f000 f956 	bl	800260c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8002360:	bf00      	nop
 8002362:	3730      	adds	r7, #48	@ 0x30
 8002364:	46bd      	mov	sp, r7
 8002366:	bd80      	pop	{r7, pc}
 8002368:	200002dc 	.word	0x200002dc
 800236c:	40000400 	.word	0x40000400

08002370 <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 8002370:	b580      	push	{r7, lr}
 8002372:	b08c      	sub	sp, #48	@ 0x30
 8002374:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8002376:	f107 030c 	add.w	r3, r7, #12
 800237a:	2224      	movs	r2, #36	@ 0x24
 800237c:	2100      	movs	r1, #0
 800237e:	4618      	mov	r0, r3
 8002380:	f006 fc34 	bl	8008bec <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002384:	1d3b      	adds	r3, r7, #4
 8002386:	2200      	movs	r2, #0
 8002388:	601a      	str	r2, [r3, #0]
 800238a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 800238c:	4b22      	ldr	r3, [pc, #136]	@ (8002418 <MX_TIM8_Init+0xa8>)
 800238e:	4a23      	ldr	r2, [pc, #140]	@ (800241c <MX_TIM8_Init+0xac>)
 8002390:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 8002392:	4b21      	ldr	r3, [pc, #132]	@ (8002418 <MX_TIM8_Init+0xa8>)
 8002394:	2200      	movs	r2, #0
 8002396:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002398:	4b1f      	ldr	r3, [pc, #124]	@ (8002418 <MX_TIM8_Init+0xa8>)
 800239a:	2200      	movs	r2, #0
 800239c:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 65535;
 800239e:	4b1e      	ldr	r3, [pc, #120]	@ (8002418 <MX_TIM8_Init+0xa8>)
 80023a0:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80023a4:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80023a6:	4b1c      	ldr	r3, [pc, #112]	@ (8002418 <MX_TIM8_Init+0xa8>)
 80023a8:	2200      	movs	r2, #0
 80023aa:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 80023ac:	4b1a      	ldr	r3, [pc, #104]	@ (8002418 <MX_TIM8_Init+0xa8>)
 80023ae:	2200      	movs	r2, #0
 80023b0:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80023b2:	4b19      	ldr	r3, [pc, #100]	@ (8002418 <MX_TIM8_Init+0xa8>)
 80023b4:	2200      	movs	r2, #0
 80023b6:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80023b8:	2303      	movs	r3, #3
 80023ba:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80023bc:	2300      	movs	r3, #0
 80023be:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80023c0:	2301      	movs	r3, #1
 80023c2:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80023c4:	2300      	movs	r3, #0
 80023c6:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80023c8:	2300      	movs	r3, #0
 80023ca:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80023cc:	2300      	movs	r3, #0
 80023ce:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80023d0:	2301      	movs	r3, #1
 80023d2:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80023d4:	2300      	movs	r3, #0
 80023d6:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 80023d8:	2300      	movs	r3, #0
 80023da:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim8, &sConfig) != HAL_OK)
 80023dc:	f107 030c 	add.w	r3, r7, #12
 80023e0:	4619      	mov	r1, r3
 80023e2:	480d      	ldr	r0, [pc, #52]	@ (8002418 <MX_TIM8_Init+0xa8>)
 80023e4:	f005 fccc 	bl	8007d80 <HAL_TIM_Encoder_Init>
 80023e8:	4603      	mov	r3, r0
 80023ea:	2b00      	cmp	r3, #0
 80023ec:	d001      	beq.n	80023f2 <MX_TIM8_Init+0x82>
  {
    Error_Handler();
 80023ee:	f000 f90d 	bl	800260c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80023f2:	2300      	movs	r3, #0
 80023f4:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80023f6:	2300      	movs	r3, #0
 80023f8:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 80023fa:	1d3b      	adds	r3, r7, #4
 80023fc:	4619      	mov	r1, r3
 80023fe:	4806      	ldr	r0, [pc, #24]	@ (8002418 <MX_TIM8_Init+0xa8>)
 8002400:	f006 fa58 	bl	80088b4 <HAL_TIMEx_MasterConfigSynchronization>
 8002404:	4603      	mov	r3, r0
 8002406:	2b00      	cmp	r3, #0
 8002408:	d001      	beq.n	800240e <MX_TIM8_Init+0x9e>
  {
    Error_Handler();
 800240a:	f000 f8ff 	bl	800260c <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 800240e:	bf00      	nop
 8002410:	3730      	adds	r7, #48	@ 0x30
 8002412:	46bd      	mov	sp, r7
 8002414:	bd80      	pop	{r7, pc}
 8002416:	bf00      	nop
 8002418:	20000324 	.word	0x20000324
 800241c:	40010400 	.word	0x40010400

08002420 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8002420:	b580      	push	{r7, lr}
 8002422:	b082      	sub	sp, #8
 8002424:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8002426:	2300      	movs	r3, #0
 8002428:	607b      	str	r3, [r7, #4]
 800242a:	4b0c      	ldr	r3, [pc, #48]	@ (800245c <MX_DMA_Init+0x3c>)
 800242c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800242e:	4a0b      	ldr	r2, [pc, #44]	@ (800245c <MX_DMA_Init+0x3c>)
 8002430:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002434:	6313      	str	r3, [r2, #48]	@ 0x30
 8002436:	4b09      	ldr	r3, [pc, #36]	@ (800245c <MX_DMA_Init+0x3c>)
 8002438:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800243a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800243e:	607b      	str	r3, [r7, #4]
 8002440:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8002442:	2200      	movs	r2, #0
 8002444:	2100      	movs	r1, #0
 8002446:	2038      	movs	r0, #56	@ 0x38
 8002448:	f002 fe25 	bl	8005096 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 800244c:	2038      	movs	r0, #56	@ 0x38
 800244e:	f002 fe3e 	bl	80050ce <HAL_NVIC_EnableIRQ>

}
 8002452:	bf00      	nop
 8002454:	3708      	adds	r7, #8
 8002456:	46bd      	mov	sp, r7
 8002458:	bd80      	pop	{r7, pc}
 800245a:	bf00      	nop
 800245c:	40023800 	.word	0x40023800

08002460 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002460:	b580      	push	{r7, lr}
 8002462:	b08a      	sub	sp, #40	@ 0x28
 8002464:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002466:	f107 0314 	add.w	r3, r7, #20
 800246a:	2200      	movs	r2, #0
 800246c:	601a      	str	r2, [r3, #0]
 800246e:	605a      	str	r2, [r3, #4]
 8002470:	609a      	str	r2, [r3, #8]
 8002472:	60da      	str	r2, [r3, #12]
 8002474:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002476:	2300      	movs	r3, #0
 8002478:	613b      	str	r3, [r7, #16]
 800247a:	4b55      	ldr	r3, [pc, #340]	@ (80025d0 <MX_GPIO_Init+0x170>)
 800247c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800247e:	4a54      	ldr	r2, [pc, #336]	@ (80025d0 <MX_GPIO_Init+0x170>)
 8002480:	f043 0304 	orr.w	r3, r3, #4
 8002484:	6313      	str	r3, [r2, #48]	@ 0x30
 8002486:	4b52      	ldr	r3, [pc, #328]	@ (80025d0 <MX_GPIO_Init+0x170>)
 8002488:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800248a:	f003 0304 	and.w	r3, r3, #4
 800248e:	613b      	str	r3, [r7, #16]
 8002490:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002492:	2300      	movs	r3, #0
 8002494:	60fb      	str	r3, [r7, #12]
 8002496:	4b4e      	ldr	r3, [pc, #312]	@ (80025d0 <MX_GPIO_Init+0x170>)
 8002498:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800249a:	4a4d      	ldr	r2, [pc, #308]	@ (80025d0 <MX_GPIO_Init+0x170>)
 800249c:	f043 0301 	orr.w	r3, r3, #1
 80024a0:	6313      	str	r3, [r2, #48]	@ 0x30
 80024a2:	4b4b      	ldr	r3, [pc, #300]	@ (80025d0 <MX_GPIO_Init+0x170>)
 80024a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024a6:	f003 0301 	and.w	r3, r3, #1
 80024aa:	60fb      	str	r3, [r7, #12]
 80024ac:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80024ae:	2300      	movs	r3, #0
 80024b0:	60bb      	str	r3, [r7, #8]
 80024b2:	4b47      	ldr	r3, [pc, #284]	@ (80025d0 <MX_GPIO_Init+0x170>)
 80024b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024b6:	4a46      	ldr	r2, [pc, #280]	@ (80025d0 <MX_GPIO_Init+0x170>)
 80024b8:	f043 0302 	orr.w	r3, r3, #2
 80024bc:	6313      	str	r3, [r2, #48]	@ 0x30
 80024be:	4b44      	ldr	r3, [pc, #272]	@ (80025d0 <MX_GPIO_Init+0x170>)
 80024c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024c2:	f003 0302 	and.w	r3, r3, #2
 80024c6:	60bb      	str	r3, [r7, #8]
 80024c8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80024ca:	2300      	movs	r3, #0
 80024cc:	607b      	str	r3, [r7, #4]
 80024ce:	4b40      	ldr	r3, [pc, #256]	@ (80025d0 <MX_GPIO_Init+0x170>)
 80024d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024d2:	4a3f      	ldr	r2, [pc, #252]	@ (80025d0 <MX_GPIO_Init+0x170>)
 80024d4:	f043 0308 	orr.w	r3, r3, #8
 80024d8:	6313      	str	r3, [r2, #48]	@ 0x30
 80024da:	4b3d      	ldr	r3, [pc, #244]	@ (80025d0 <MX_GPIO_Init+0x170>)
 80024dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024de:	f003 0308 	and.w	r3, r3, #8
 80024e2:	607b      	str	r3, [r7, #4]
 80024e4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, G_LED_Pin|Y_LED_Pin|R_LED_Pin, GPIO_PIN_RESET);
 80024e6:	2200      	movs	r2, #0
 80024e8:	f44f 4160 	mov.w	r1, #57344	@ 0xe000
 80024ec:	4839      	ldr	r0, [pc, #228]	@ (80025d4 <MX_GPIO_Init+0x174>)
 80024ee:	f003 fd9e 	bl	800602e <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, RightEmitter_Pin|LeftEmitter_Pin|ForwardLeftEmitter_Pin, GPIO_PIN_RESET);
 80024f2:	2200      	movs	r2, #0
 80024f4:	2194      	movs	r1, #148	@ 0x94
 80024f6:	4838      	ldr	r0, [pc, #224]	@ (80025d8 <MX_GPIO_Init+0x178>)
 80024f8:	f003 fd99 	bl	800602e <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ForwardRightEmitter_GPIO_Port, ForwardRightEmitter_Pin, GPIO_PIN_RESET);
 80024fc:	2200      	movs	r2, #0
 80024fe:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8002502:	4836      	ldr	r0, [pc, #216]	@ (80025dc <MX_GPIO_Init+0x17c>)
 8002504:	f003 fd93 	bl	800602e <HAL_GPIO_WritePin>

  /*Configure GPIO pins : G_LED_Pin Y_LED_Pin R_LED_Pin */
  GPIO_InitStruct.Pin = G_LED_Pin|Y_LED_Pin|R_LED_Pin;
 8002508:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 800250c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800250e:	2301      	movs	r3, #1
 8002510:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002512:	2300      	movs	r3, #0
 8002514:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002516:	2300      	movs	r3, #0
 8002518:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800251a:	f107 0314 	add.w	r3, r7, #20
 800251e:	4619      	mov	r1, r3
 8002520:	482c      	ldr	r0, [pc, #176]	@ (80025d4 <MX_GPIO_Init+0x174>)
 8002522:	f003 fbcf 	bl	8005cc4 <HAL_GPIO_Init>

  /*Configure GPIO pins : RightEmitter_Pin LeftEmitter_Pin ForwardLeftEmitter_Pin */
  GPIO_InitStruct.Pin = RightEmitter_Pin|LeftEmitter_Pin|ForwardLeftEmitter_Pin;
 8002526:	2394      	movs	r3, #148	@ 0x94
 8002528:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800252a:	2301      	movs	r3, #1
 800252c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800252e:	2300      	movs	r3, #0
 8002530:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002532:	2300      	movs	r3, #0
 8002534:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002536:	f107 0314 	add.w	r3, r7, #20
 800253a:	4619      	mov	r1, r3
 800253c:	4826      	ldr	r0, [pc, #152]	@ (80025d8 <MX_GPIO_Init+0x178>)
 800253e:	f003 fbc1 	bl	8005cc4 <HAL_GPIO_Init>

  /*Configure GPIO pins : Button2_Pin Button1_Pin Switch4_Pin */
  GPIO_InitStruct.Pin = Button2_Pin|Button1_Pin|Switch4_Pin;
 8002542:	f44f 4341 	mov.w	r3, #49408	@ 0xc100
 8002546:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002548:	2300      	movs	r3, #0
 800254a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800254c:	2300      	movs	r3, #0
 800254e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002550:	f107 0314 	add.w	r3, r7, #20
 8002554:	4619      	mov	r1, r3
 8002556:	4821      	ldr	r0, [pc, #132]	@ (80025dc <MX_GPIO_Init+0x17c>)
 8002558:	f003 fbb4 	bl	8005cc4 <HAL_GPIO_Init>

  /*Configure GPIO pin : Switch3_Pin */
  GPIO_InitStruct.Pin = Switch3_Pin;
 800255c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002560:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002562:	2300      	movs	r3, #0
 8002564:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002566:	2300      	movs	r3, #0
 8002568:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(Switch3_GPIO_Port, &GPIO_InitStruct);
 800256a:	f107 0314 	add.w	r3, r7, #20
 800256e:	4619      	mov	r1, r3
 8002570:	4819      	ldr	r0, [pc, #100]	@ (80025d8 <MX_GPIO_Init+0x178>)
 8002572:	f003 fba7 	bl	8005cc4 <HAL_GPIO_Init>

  /*Configure GPIO pin : Switch1_Pin */
  GPIO_InitStruct.Pin = Switch1_Pin;
 8002576:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800257a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800257c:	2300      	movs	r3, #0
 800257e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002580:	2300      	movs	r3, #0
 8002582:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(Switch1_GPIO_Port, &GPIO_InitStruct);
 8002584:	f107 0314 	add.w	r3, r7, #20
 8002588:	4619      	mov	r1, r3
 800258a:	4812      	ldr	r0, [pc, #72]	@ (80025d4 <MX_GPIO_Init+0x174>)
 800258c:	f003 fb9a 	bl	8005cc4 <HAL_GPIO_Init>

  /*Configure GPIO pin : Switch2_Pin */
  GPIO_InitStruct.Pin = Switch2_Pin;
 8002590:	2304      	movs	r3, #4
 8002592:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002594:	2300      	movs	r3, #0
 8002596:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002598:	2300      	movs	r3, #0
 800259a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(Switch2_GPIO_Port, &GPIO_InitStruct);
 800259c:	f107 0314 	add.w	r3, r7, #20
 80025a0:	4619      	mov	r1, r3
 80025a2:	480f      	ldr	r0, [pc, #60]	@ (80025e0 <MX_GPIO_Init+0x180>)
 80025a4:	f003 fb8e 	bl	8005cc4 <HAL_GPIO_Init>

  /*Configure GPIO pin : ForwardRightEmitter_Pin */
  GPIO_InitStruct.Pin = ForwardRightEmitter_Pin;
 80025a8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80025ac:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80025ae:	2301      	movs	r3, #1
 80025b0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025b2:	2300      	movs	r3, #0
 80025b4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80025b6:	2300      	movs	r3, #0
 80025b8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(ForwardRightEmitter_GPIO_Port, &GPIO_InitStruct);
 80025ba:	f107 0314 	add.w	r3, r7, #20
 80025be:	4619      	mov	r1, r3
 80025c0:	4806      	ldr	r0, [pc, #24]	@ (80025dc <MX_GPIO_Init+0x17c>)
 80025c2:	f003 fb7f 	bl	8005cc4 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80025c6:	bf00      	nop
 80025c8:	3728      	adds	r7, #40	@ 0x28
 80025ca:	46bd      	mov	sp, r7
 80025cc:	bd80      	pop	{r7, pc}
 80025ce:	bf00      	nop
 80025d0:	40023800 	.word	0x40023800
 80025d4:	40020800 	.word	0x40020800
 80025d8:	40020000 	.word	0x40020000
 80025dc:	40020400 	.word	0x40020400
 80025e0:	40020c00 	.word	0x40020c00

080025e4 <Get_HADC1_Ptr>:

/* USER CODE BEGIN 4 */
ADC_HandleTypeDef* Get_HADC1_Ptr(void)
{
 80025e4:	b480      	push	{r7}
 80025e6:	af00      	add	r7, sp, #0
	return &hadc1;
 80025e8:	4b02      	ldr	r3, [pc, #8]	@ (80025f4 <Get_HADC1_Ptr+0x10>)
}
 80025ea:	4618      	mov	r0, r3
 80025ec:	46bd      	mov	sp, r7
 80025ee:	bc80      	pop	{r7}
 80025f0:	4770      	bx	lr
 80025f2:	bf00      	nop
 80025f4:	20000198 	.word	0x20000198

080025f8 <Get_I2C1_Ptr>:

I2C_HandleTypeDef* Get_I2C1_Ptr(void)
{
 80025f8:	b480      	push	{r7}
 80025fa:	af00      	add	r7, sp, #0
	return &hi2c1;
 80025fc:	4b02      	ldr	r3, [pc, #8]	@ (8002608 <Get_I2C1_Ptr+0x10>)
}
 80025fe:	4618      	mov	r0, r3
 8002600:	46bd      	mov	sp, r7
 8002602:	bc80      	pop	{r7}
 8002604:	4770      	bx	lr
 8002606:	bf00      	nop
 8002608:	20000240 	.word	0x20000240

0800260c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800260c:	b480      	push	{r7}
 800260e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002610:	b672      	cpsid	i
}
 8002612:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002614:	bf00      	nop
 8002616:	e7fd      	b.n	8002614 <Error_Handler+0x8>

08002618 <limitPWM>:
//#include "pid.h"
//
//extern float velocity_left;
//extern float velocity_right;

float limitPWM(float pwm) {
 8002618:	b580      	push	{r7, lr}
 800261a:	b082      	sub	sp, #8
 800261c:	af00      	add	r7, sp, #0
 800261e:	6078      	str	r0, [r7, #4]
	if (pwm > PWM_MAX)
 8002620:	6878      	ldr	r0, [r7, #4]
 8002622:	f7fd ff35 	bl	8000490 <__aeabi_f2d>
 8002626:	a30e      	add	r3, pc, #56	@ (adr r3, 8002660 <limitPWM+0x48>)
 8002628:	e9d3 2300 	ldrd	r2, r3, [r3]
 800262c:	f7fe fa18 	bl	8000a60 <__aeabi_dcmpgt>
 8002630:	4603      	mov	r3, r0
 8002632:	2b00      	cmp	r3, #0
 8002634:	d001      	beq.n	800263a <limitPWM+0x22>
		return PWM_MAX;
 8002636:	4b0e      	ldr	r3, [pc, #56]	@ (8002670 <limitPWM+0x58>)
 8002638:	e00d      	b.n	8002656 <limitPWM+0x3e>
	else if (pwm < -PWM_MAX)
 800263a:	6878      	ldr	r0, [r7, #4]
 800263c:	f7fd ff28 	bl	8000490 <__aeabi_f2d>
 8002640:	a309      	add	r3, pc, #36	@ (adr r3, 8002668 <limitPWM+0x50>)
 8002642:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002646:	f7fe f9ed 	bl	8000a24 <__aeabi_dcmplt>
 800264a:	4603      	mov	r3, r0
 800264c:	2b00      	cmp	r3, #0
 800264e:	d001      	beq.n	8002654 <limitPWM+0x3c>
		return -PWM_MAX;
 8002650:	4b08      	ldr	r3, [pc, #32]	@ (8002674 <limitPWM+0x5c>)
 8002652:	e000      	b.n	8002656 <limitPWM+0x3e>
	else
		return pwm;
 8002654:	687b      	ldr	r3, [r7, #4]
}
 8002656:	4618      	mov	r0, r3
 8002658:	3708      	adds	r7, #8
 800265a:	46bd      	mov	sp, r7
 800265c:	bd80      	pop	{r7, pc}
 800265e:	bf00      	nop
 8002660:	66666666 	.word	0x66666666
 8002664:	3fee6666 	.word	0x3fee6666
 8002668:	66666666 	.word	0x66666666
 800266c:	bfee6666 	.word	0xbfee6666
 8002670:	3f733333 	.word	0x3f733333
 8002674:	bf733333 	.word	0xbf733333

08002678 <setMotorLPWM>:

void setMotorLPWM(float pwm) {
 8002678:	b590      	push	{r4, r7, lr}
 800267a:	b083      	sub	sp, #12
 800267c:	af00      	add	r7, sp, #0
 800267e:	6078      	str	r0, [r7, #4]
	if (pwm >= 0)
 8002680:	f04f 0100 	mov.w	r1, #0
 8002684:	6878      	ldr	r0, [r7, #4]
 8002686:	f7fe fd05 	bl	8001094 <__aeabi_fcmpge>
 800268a:	4603      	mov	r3, r0
 800268c:	2b00      	cmp	r3, #0
 800268e:	d012      	beq.n	80026b6 <setMotorLPWM+0x3e>
	{
		TIM1->CCR1 = 0;
 8002690:	4b15      	ldr	r3, [pc, #84]	@ (80026e8 <setMotorLPWM+0x70>)
 8002692:	2200      	movs	r2, #0
 8002694:	635a      	str	r2, [r3, #52]	@ 0x34
		TIM1->CCR2 = (uint32_t) (limitPWM(pwm) * MAX_TIMER_COUNTS);
 8002696:	6878      	ldr	r0, [r7, #4]
 8002698:	f7ff ffbe 	bl	8002618 <limitPWM>
 800269c:	4603      	mov	r3, r0
 800269e:	4913      	ldr	r1, [pc, #76]	@ (80026ec <setMotorLPWM+0x74>)
 80026a0:	4618      	mov	r0, r3
 80026a2:	f7fe fb45 	bl	8000d30 <__aeabi_fmul>
 80026a6:	4603      	mov	r3, r0
 80026a8:	4c0f      	ldr	r4, [pc, #60]	@ (80026e8 <setMotorLPWM+0x70>)
 80026aa:	4618      	mov	r0, r3
 80026ac:	f7fe fd06 	bl	80010bc <__aeabi_f2uiz>
 80026b0:	4603      	mov	r3, r0
 80026b2:	63a3      	str	r3, [r4, #56]	@ 0x38
	{
		TIM1->CCR2 = 0;
		TIM1->CCR1 = (uint32_t) - (limitPWM(pwm) * MAX_TIMER_COUNTS);
	}

}
 80026b4:	e013      	b.n	80026de <setMotorLPWM+0x66>
		TIM1->CCR2 = 0;
 80026b6:	4b0c      	ldr	r3, [pc, #48]	@ (80026e8 <setMotorLPWM+0x70>)
 80026b8:	2200      	movs	r2, #0
 80026ba:	639a      	str	r2, [r3, #56]	@ 0x38
		TIM1->CCR1 = (uint32_t) - (limitPWM(pwm) * MAX_TIMER_COUNTS);
 80026bc:	6878      	ldr	r0, [r7, #4]
 80026be:	f7ff ffab 	bl	8002618 <limitPWM>
 80026c2:	4603      	mov	r3, r0
 80026c4:	4909      	ldr	r1, [pc, #36]	@ (80026ec <setMotorLPWM+0x74>)
 80026c6:	4618      	mov	r0, r3
 80026c8:	f7fe fb32 	bl	8000d30 <__aeabi_fmul>
 80026cc:	4603      	mov	r3, r0
 80026ce:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000
 80026d2:	4c05      	ldr	r4, [pc, #20]	@ (80026e8 <setMotorLPWM+0x70>)
 80026d4:	4618      	mov	r0, r3
 80026d6:	f7fe fcf1 	bl	80010bc <__aeabi_f2uiz>
 80026da:	4603      	mov	r3, r0
 80026dc:	6363      	str	r3, [r4, #52]	@ 0x34
}
 80026de:	bf00      	nop
 80026e0:	370c      	adds	r7, #12
 80026e2:	46bd      	mov	sp, r7
 80026e4:	bd90      	pop	{r4, r7, pc}
 80026e6:	bf00      	nop
 80026e8:	40010000 	.word	0x40010000
 80026ec:	4547f000 	.word	0x4547f000

080026f0 <setMotorRPWM>:

void setMotorRPWM(float pwm) {
 80026f0:	b590      	push	{r4, r7, lr}
 80026f2:	b083      	sub	sp, #12
 80026f4:	af00      	add	r7, sp, #0
 80026f6:	6078      	str	r0, [r7, #4]
	if (pwm >= 0)
 80026f8:	f04f 0100 	mov.w	r1, #0
 80026fc:	6878      	ldr	r0, [r7, #4]
 80026fe:	f7fe fcc9 	bl	8001094 <__aeabi_fcmpge>
 8002702:	4603      	mov	r3, r0
 8002704:	2b00      	cmp	r3, #0
 8002706:	d012      	beq.n	800272e <setMotorRPWM+0x3e>
	{
		TIM1->CCR4 = 0;
 8002708:	4b15      	ldr	r3, [pc, #84]	@ (8002760 <setMotorRPWM+0x70>)
 800270a:	2200      	movs	r2, #0
 800270c:	641a      	str	r2, [r3, #64]	@ 0x40
		TIM1->CCR3 = (uint32_t) (limitPWM(pwm) * MAX_TIMER_COUNTS);
 800270e:	6878      	ldr	r0, [r7, #4]
 8002710:	f7ff ff82 	bl	8002618 <limitPWM>
 8002714:	4603      	mov	r3, r0
 8002716:	4913      	ldr	r1, [pc, #76]	@ (8002764 <setMotorRPWM+0x74>)
 8002718:	4618      	mov	r0, r3
 800271a:	f7fe fb09 	bl	8000d30 <__aeabi_fmul>
 800271e:	4603      	mov	r3, r0
 8002720:	4c0f      	ldr	r4, [pc, #60]	@ (8002760 <setMotorRPWM+0x70>)
 8002722:	4618      	mov	r0, r3
 8002724:	f7fe fcca 	bl	80010bc <__aeabi_f2uiz>
 8002728:	4603      	mov	r3, r0
 800272a:	63e3      	str	r3, [r4, #60]	@ 0x3c
	else
	{
		TIM1->CCR3 = 0;
		TIM1->CCR4 = (uint32_t) - (limitPWM(pwm) * MAX_TIMER_COUNTS);
	}
}
 800272c:	e013      	b.n	8002756 <setMotorRPWM+0x66>
		TIM1->CCR3 = 0;
 800272e:	4b0c      	ldr	r3, [pc, #48]	@ (8002760 <setMotorRPWM+0x70>)
 8002730:	2200      	movs	r2, #0
 8002732:	63da      	str	r2, [r3, #60]	@ 0x3c
		TIM1->CCR4 = (uint32_t) - (limitPWM(pwm) * MAX_TIMER_COUNTS);
 8002734:	6878      	ldr	r0, [r7, #4]
 8002736:	f7ff ff6f 	bl	8002618 <limitPWM>
 800273a:	4603      	mov	r3, r0
 800273c:	4909      	ldr	r1, [pc, #36]	@ (8002764 <setMotorRPWM+0x74>)
 800273e:	4618      	mov	r0, r3
 8002740:	f7fe faf6 	bl	8000d30 <__aeabi_fmul>
 8002744:	4603      	mov	r3, r0
 8002746:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000
 800274a:	4c05      	ldr	r4, [pc, #20]	@ (8002760 <setMotorRPWM+0x70>)
 800274c:	4618      	mov	r0, r3
 800274e:	f7fe fcb5 	bl	80010bc <__aeabi_f2uiz>
 8002752:	4603      	mov	r3, r0
 8002754:	6423      	str	r3, [r4, #64]	@ 0x40
}
 8002756:	bf00      	nop
 8002758:	370c      	adds	r7, #12
 800275a:	46bd      	mov	sp, r7
 800275c:	bd90      	pop	{r4, r7, pc}
 800275e:	bf00      	nop
 8002760:	40010000 	.word	0x40010000
 8002764:	4547f000 	.word	0x4547f000

08002768 <resetMotors>:

void resetMotors() {
 8002768:	b580      	push	{r7, lr}
 800276a:	af00      	add	r7, sp, #0
	setMotorLPWM(0);
 800276c:	f04f 0000 	mov.w	r0, #0
 8002770:	f7ff ff82 	bl	8002678 <setMotorLPWM>
	setMotorRPWM(0);
 8002774:	f04f 0000 	mov.w	r0, #0
 8002778:	f7ff ffba 	bl	80026f0 <setMotorRPWM>
}
 800277c:	bf00      	nop
 800277e:	bd80      	pop	{r7, pc}

08002780 <initPID>:
float gyro_angle = 0;
float gyro_velocity = 0;

int8_t start = 0;

void initPID(void) { start = 1; }
 8002780:	b480      	push	{r7}
 8002782:	af00      	add	r7, sp, #0
 8002784:	4b03      	ldr	r3, [pc, #12]	@ (8002794 <initPID+0x14>)
 8002786:	2201      	movs	r2, #1
 8002788:	701a      	strb	r2, [r3, #0]
 800278a:	bf00      	nop
 800278c:	46bd      	mov	sp, r7
 800278e:	bc80      	pop	{r7}
 8002790:	4770      	bx	lr
 8002792:	bf00      	nop
 8002794:	2000047c 	.word	0x2000047c

08002798 <setPIDGoalD>:
void setPIDGoalD(int16_t distance) { goal_distance = distance; }
 8002798:	b580      	push	{r7, lr}
 800279a:	b082      	sub	sp, #8
 800279c:	af00      	add	r7, sp, #0
 800279e:	4603      	mov	r3, r0
 80027a0:	80fb      	strh	r3, [r7, #6]
 80027a2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80027a6:	4618      	mov	r0, r3
 80027a8:	f7fe fa6e 	bl	8000c88 <__aeabi_i2f>
 80027ac:	4603      	mov	r3, r0
 80027ae:	4a03      	ldr	r2, [pc, #12]	@ (80027bc <setPIDGoalD+0x24>)
 80027b0:	6013      	str	r3, [r2, #0]
 80027b2:	bf00      	nop
 80027b4:	3708      	adds	r7, #8
 80027b6:	46bd      	mov	sp, r7
 80027b8:	bd80      	pop	{r7, pc}
 80027ba:	bf00      	nop
 80027bc:	20000388 	.word	0x20000388

080027c0 <setPIDGoalA>:
void setPIDGoalA(int16_t angle) { goal_angle = angle; }
 80027c0:	b580      	push	{r7, lr}
 80027c2:	b082      	sub	sp, #8
 80027c4:	af00      	add	r7, sp, #0
 80027c6:	4603      	mov	r3, r0
 80027c8:	80fb      	strh	r3, [r7, #6]
 80027ca:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80027ce:	4618      	mov	r0, r3
 80027d0:	f7fe fa5a 	bl	8000c88 <__aeabi_i2f>
 80027d4:	4603      	mov	r3, r0
 80027d6:	4a03      	ldr	r2, [pc, #12]	@ (80027e4 <setPIDGoalA+0x24>)
 80027d8:	6013      	str	r3, [r2, #0]
 80027da:	bf00      	nop
 80027dc:	3708      	adds	r7, #8
 80027de:	46bd      	mov	sp, r7
 80027e0:	bd80      	pop	{r7, pc}
 80027e2:	bf00      	nop
 80027e4:	2000038c 	.word	0x2000038c

080027e8 <setState>:
void setState(STATE curr_state) { state = curr_state; }
 80027e8:	b480      	push	{r7}
 80027ea:	b083      	sub	sp, #12
 80027ec:	af00      	add	r7, sp, #0
 80027ee:	4603      	mov	r3, r0
 80027f0:	71fb      	strb	r3, [r7, #7]
 80027f2:	4a04      	ldr	r2, [pc, #16]	@ (8002804 <setState+0x1c>)
 80027f4:	79fb      	ldrb	r3, [r7, #7]
 80027f6:	7013      	strb	r3, [r2, #0]
 80027f8:	bf00      	nop
 80027fa:	370c      	adds	r7, #12
 80027fc:	46bd      	mov	sp, r7
 80027fe:	bc80      	pop	{r7}
 8002800:	4770      	bx	lr
 8002802:	bf00      	nop
 8002804:	20000464 	.word	0x20000464

08002808 <setIRGoals>:

void setIRGoals(int16_t frontLeftGoal, int16_t frontRightGoal, int16_t leftGoal, int16_t rightGoal) {
 8002808:	b490      	push	{r4, r7}
 800280a:	b082      	sub	sp, #8
 800280c:	af00      	add	r7, sp, #0
 800280e:	4604      	mov	r4, r0
 8002810:	4608      	mov	r0, r1
 8002812:	4611      	mov	r1, r2
 8002814:	461a      	mov	r2, r3
 8002816:	4623      	mov	r3, r4
 8002818:	80fb      	strh	r3, [r7, #6]
 800281a:	4603      	mov	r3, r0
 800281c:	80bb      	strh	r3, [r7, #4]
 800281e:	460b      	mov	r3, r1
 8002820:	807b      	strh	r3, [r7, #2]
 8002822:	4613      	mov	r3, r2
 8002824:	803b      	strh	r3, [r7, #0]

	IRAngleOffset = leftGoal - rightGoal;
 8002826:	887a      	ldrh	r2, [r7, #2]
 8002828:	883b      	ldrh	r3, [r7, #0]
 800282a:	1ad3      	subs	r3, r2, r3
 800282c:	b29b      	uxth	r3, r3
 800282e:	b21a      	sxth	r2, r3
 8002830:	4b09      	ldr	r3, [pc, #36]	@ (8002858 <setIRGoals+0x50>)
 8002832:	801a      	strh	r2, [r3, #0]
	goal_forward_left = frontLeftGoal;
 8002834:	4a09      	ldr	r2, [pc, #36]	@ (800285c <setIRGoals+0x54>)
 8002836:	88fb      	ldrh	r3, [r7, #6]
 8002838:	8013      	strh	r3, [r2, #0]
	goal_forward_right = frontRightGoal;
 800283a:	4a09      	ldr	r2, [pc, #36]	@ (8002860 <setIRGoals+0x58>)
 800283c:	88bb      	ldrh	r3, [r7, #4]
 800283e:	8013      	strh	r3, [r2, #0]
	goal_left = leftGoal;
 8002840:	4a08      	ldr	r2, [pc, #32]	@ (8002864 <setIRGoals+0x5c>)
 8002842:	887b      	ldrh	r3, [r7, #2]
 8002844:	8013      	strh	r3, [r2, #0]
	goal_right = rightGoal;
 8002846:	4a08      	ldr	r2, [pc, #32]	@ (8002868 <setIRGoals+0x60>)
 8002848:	883b      	ldrh	r3, [r7, #0]
 800284a:	8013      	strh	r3, [r2, #0]

}
 800284c:	bf00      	nop
 800284e:	3708      	adds	r7, #8
 8002850:	46bd      	mov	sp, r7
 8002852:	bc90      	pop	{r4, r7}
 8002854:	4770      	bx	lr
 8002856:	bf00      	nop
 8002858:	20000390 	.word	0x20000390
 800285c:	2000037e 	.word	0x2000037e
 8002860:	20000380 	.word	0x20000380
 8002864:	20000382 	.word	0x20000382
 8002868:	20000384 	.word	0x20000384

0800286c <setIRAngle>:
	setPIDGoalD(front_kPx * ((goal_forward_left - curr_forward_left + goal_forward_right - curr_forward_left)/2));

}

// TODO: CHANGE TO USE WALL CHECK FUNCTIONS
void setIRAngle(float left, float right){
 800286c:	b590      	push	{r4, r7, lr}
 800286e:	b083      	sub	sp, #12
 8002870:	af00      	add	r7, sp, #0
 8002872:	6078      	str	r0, [r7, #4]
 8002874:	6039      	str	r1, [r7, #0]

	if (left > 600 && right > 600 && goal_angle == 0)
 8002876:	4947      	ldr	r1, [pc, #284]	@ (8002994 <setIRAngle+0x128>)
 8002878:	6878      	ldr	r0, [r7, #4]
 800287a:	f7fe fc15 	bl	80010a8 <__aeabi_fcmpgt>
 800287e:	4603      	mov	r3, r0
 8002880:	2b00      	cmp	r3, #0
 8002882:	d02d      	beq.n	80028e0 <setIRAngle+0x74>
 8002884:	4943      	ldr	r1, [pc, #268]	@ (8002994 <setIRAngle+0x128>)
 8002886:	6838      	ldr	r0, [r7, #0]
 8002888:	f7fe fc0e 	bl	80010a8 <__aeabi_fcmpgt>
 800288c:	4603      	mov	r3, r0
 800288e:	2b00      	cmp	r3, #0
 8002890:	d026      	beq.n	80028e0 <setIRAngle+0x74>
 8002892:	4b41      	ldr	r3, [pc, #260]	@ (8002998 <setIRAngle+0x12c>)
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	f04f 0100 	mov.w	r1, #0
 800289a:	4618      	mov	r0, r3
 800289c:	f7fe fbdc 	bl	8001058 <__aeabi_fcmpeq>
 80028a0:	4603      	mov	r3, r0
 80028a2:	2b00      	cmp	r3, #0
 80028a4:	d01c      	beq.n	80028e0 <setIRAngle+0x74>
	{
		IRadjustment = (kPir * ((left - right) - IRAngleOffset));
 80028a6:	6839      	ldr	r1, [r7, #0]
 80028a8:	6878      	ldr	r0, [r7, #4]
 80028aa:	f7fe f937 	bl	8000b1c <__aeabi_fsub>
 80028ae:	4603      	mov	r3, r0
 80028b0:	461c      	mov	r4, r3
 80028b2:	4b3a      	ldr	r3, [pc, #232]	@ (800299c <setIRAngle+0x130>)
 80028b4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80028b8:	4618      	mov	r0, r3
 80028ba:	f7fe f9e5 	bl	8000c88 <__aeabi_i2f>
 80028be:	4603      	mov	r3, r0
 80028c0:	4619      	mov	r1, r3
 80028c2:	4620      	mov	r0, r4
 80028c4:	f7fe f92a 	bl	8000b1c <__aeabi_fsub>
 80028c8:	4603      	mov	r3, r0
 80028ca:	461a      	mov	r2, r3
 80028cc:	4b34      	ldr	r3, [pc, #208]	@ (80029a0 <setIRAngle+0x134>)
 80028ce:	4619      	mov	r1, r3
 80028d0:	4610      	mov	r0, r2
 80028d2:	f7fe fa2d 	bl	8000d30 <__aeabi_fmul>
 80028d6:	4603      	mov	r3, r0
 80028d8:	461a      	mov	r2, r3
 80028da:	4b32      	ldr	r3, [pc, #200]	@ (80029a4 <setIRAngle+0x138>)
 80028dc:	601a      	str	r2, [r3, #0]
 80028de:	e054      	b.n	800298a <setIRAngle+0x11e>
	}
	else if (left > 600 && goal_angle == 0)
 80028e0:	492c      	ldr	r1, [pc, #176]	@ (8002994 <setIRAngle+0x128>)
 80028e2:	6878      	ldr	r0, [r7, #4]
 80028e4:	f7fe fbe0 	bl	80010a8 <__aeabi_fcmpgt>
 80028e8:	4603      	mov	r3, r0
 80028ea:	2b00      	cmp	r3, #0
 80028ec:	d020      	beq.n	8002930 <setIRAngle+0xc4>
 80028ee:	4b2a      	ldr	r3, [pc, #168]	@ (8002998 <setIRAngle+0x12c>)
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	f04f 0100 	mov.w	r1, #0
 80028f6:	4618      	mov	r0, r3
 80028f8:	f7fe fbae 	bl	8001058 <__aeabi_fcmpeq>
 80028fc:	4603      	mov	r3, r0
 80028fe:	2b00      	cmp	r3, #0
 8002900:	d016      	beq.n	8002930 <setIRAngle+0xc4>
	{
		IRadjustment = (kPir2 * (left - goal_left));
 8002902:	4b29      	ldr	r3, [pc, #164]	@ (80029a8 <setIRAngle+0x13c>)
 8002904:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002908:	4618      	mov	r0, r3
 800290a:	f7fe f9bd 	bl	8000c88 <__aeabi_i2f>
 800290e:	4603      	mov	r3, r0
 8002910:	4619      	mov	r1, r3
 8002912:	6878      	ldr	r0, [r7, #4]
 8002914:	f7fe f902 	bl	8000b1c <__aeabi_fsub>
 8002918:	4603      	mov	r3, r0
 800291a:	461a      	mov	r2, r3
 800291c:	4b23      	ldr	r3, [pc, #140]	@ (80029ac <setIRAngle+0x140>)
 800291e:	4619      	mov	r1, r3
 8002920:	4610      	mov	r0, r2
 8002922:	f7fe fa05 	bl	8000d30 <__aeabi_fmul>
 8002926:	4603      	mov	r3, r0
 8002928:	461a      	mov	r2, r3
 800292a:	4b1e      	ldr	r3, [pc, #120]	@ (80029a4 <setIRAngle+0x138>)
 800292c:	601a      	str	r2, [r3, #0]
 800292e:	e02c      	b.n	800298a <setIRAngle+0x11e>
	}
	else if (right > 600 && goal_angle == 0)
 8002930:	4918      	ldr	r1, [pc, #96]	@ (8002994 <setIRAngle+0x128>)
 8002932:	6838      	ldr	r0, [r7, #0]
 8002934:	f7fe fbb8 	bl	80010a8 <__aeabi_fcmpgt>
 8002938:	4603      	mov	r3, r0
 800293a:	2b00      	cmp	r3, #0
 800293c:	d020      	beq.n	8002980 <setIRAngle+0x114>
 800293e:	4b16      	ldr	r3, [pc, #88]	@ (8002998 <setIRAngle+0x12c>)
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	f04f 0100 	mov.w	r1, #0
 8002946:	4618      	mov	r0, r3
 8002948:	f7fe fb86 	bl	8001058 <__aeabi_fcmpeq>
 800294c:	4603      	mov	r3, r0
 800294e:	2b00      	cmp	r3, #0
 8002950:	d016      	beq.n	8002980 <setIRAngle+0x114>
	{
		IRadjustment = (kPir2 * (goal_right - right));
 8002952:	4b17      	ldr	r3, [pc, #92]	@ (80029b0 <setIRAngle+0x144>)
 8002954:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002958:	4618      	mov	r0, r3
 800295a:	f7fe f995 	bl	8000c88 <__aeabi_i2f>
 800295e:	4603      	mov	r3, r0
 8002960:	6839      	ldr	r1, [r7, #0]
 8002962:	4618      	mov	r0, r3
 8002964:	f7fe f8da 	bl	8000b1c <__aeabi_fsub>
 8002968:	4603      	mov	r3, r0
 800296a:	461a      	mov	r2, r3
 800296c:	4b0f      	ldr	r3, [pc, #60]	@ (80029ac <setIRAngle+0x140>)
 800296e:	4619      	mov	r1, r3
 8002970:	4610      	mov	r0, r2
 8002972:	f7fe f9dd 	bl	8000d30 <__aeabi_fmul>
 8002976:	4603      	mov	r3, r0
 8002978:	461a      	mov	r2, r3
 800297a:	4b0a      	ldr	r3, [pc, #40]	@ (80029a4 <setIRAngle+0x138>)
 800297c:	601a      	str	r2, [r3, #0]
 800297e:	e004      	b.n	800298a <setIRAngle+0x11e>
	}
	else
		IRadjustment = 0;
 8002980:	4b08      	ldr	r3, [pc, #32]	@ (80029a4 <setIRAngle+0x138>)
 8002982:	f04f 0200 	mov.w	r2, #0
 8002986:	601a      	str	r2, [r3, #0]
}
 8002988:	bf00      	nop
 800298a:	bf00      	nop
 800298c:	370c      	adds	r7, #12
 800298e:	46bd      	mov	sp, r7
 8002990:	bd90      	pop	{r4, r7, pc}
 8002992:	bf00      	nop
 8002994:	44160000 	.word	0x44160000
 8002998:	2000038c 	.word	0x2000038c
 800299c:	20000390 	.word	0x20000390
 80029a0:	3c23d70a 	.word	0x3c23d70a
 80029a4:	20000460 	.word	0x20000460
 80029a8:	20000382 	.word	0x20000382
 80029ac:	3cf5c28f 	.word	0x3cf5c28f
 80029b0:	20000384 	.word	0x20000384

080029b4 <accelerateLeftPWM>:

float accelerateLeftPWM() {
 80029b4:	b480      	push	{r7}
 80029b6:	af00      	add	r7, sp, #0
//	if (derivative > velocity_left * 34.0)
//		return left_PWM_value - xacceleration;
//
//	return left_PWM_value;

}
 80029b8:	bf00      	nop
 80029ba:	4618      	mov	r0, r3
 80029bc:	46bd      	mov	sp, r7
 80029be:	bc80      	pop	{r7}
 80029c0:	4770      	bx	lr

080029c2 <accelerateRightPWM>:

float accelerateRightPWM() {
 80029c2:	b480      	push	{r7}
 80029c4:	af00      	add	r7, sp, #0
//	if (derivative > velocity_right * 34.0)
//		return right_PWM_value - xacceleration;
//
//	return right_PWM_value;

}
 80029c6:	bf00      	nop
 80029c8:	4618      	mov	r0, r3
 80029ca:	46bd      	mov	sp, r7
 80029cc:	bc80      	pop	{r7}
 80029ce:	4770      	bx	lr

080029d0 <PDController>:

void PDController() {
 80029d0:	b5b0      	push	{r4, r5, r7, lr}
 80029d2:	b082      	sub	sp, #8
 80029d4:	af00      	add	r7, sp, #0

//////////////////////////	CALCULATE DISTANCE AND ANGLE CORRECTION /////////////////////////

	if (state == TURNING)
 80029d6:	4b9e      	ldr	r3, [pc, #632]	@ (8002c50 <PDController+0x280>)
 80029d8:	781b      	ldrb	r3, [r3, #0]
 80029da:	2b02      	cmp	r3, #2
 80029dc:	d103      	bne.n	80029e6 <PDController+0x16>
		IRadjustment = 0;
 80029de:	4b9d      	ldr	r3, [pc, #628]	@ (8002c54 <PDController+0x284>)
 80029e0:	f04f 0200 	mov.w	r2, #0
 80029e4:	601a      	str	r2, [r3, #0]

	float adjustedAngle = goal_angle + IRadjustment;
 80029e6:	4b9c      	ldr	r3, [pc, #624]	@ (8002c58 <PDController+0x288>)
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	4a9a      	ldr	r2, [pc, #616]	@ (8002c54 <PDController+0x284>)
 80029ec:	6812      	ldr	r2, [r2, #0]
 80029ee:	4611      	mov	r1, r2
 80029f0:	4618      	mov	r0, r3
 80029f2:	f7fe f895 	bl	8000b20 <__addsf3>
 80029f6:	4603      	mov	r3, r0
 80029f8:	607b      	str	r3, [r7, #4]

	if (state == TURNING) {
 80029fa:	4b95      	ldr	r3, [pc, #596]	@ (8002c50 <PDController+0x280>)
 80029fc:	781b      	ldrb	r3, [r3, #0]
 80029fe:	2b02      	cmp	r3, #2
 8002a00:	d135      	bne.n	8002a6e <PDController+0x9e>
		angleError = adjustedAngle - (getLeftEncoderCounts() - getRightEncoderCounts());
 8002a02:	f7fe fe05 	bl	8001610 <getLeftEncoderCounts>
 8002a06:	4603      	mov	r3, r0
 8002a08:	461c      	mov	r4, r3
 8002a0a:	f7fe fdf3 	bl	80015f4 <getRightEncoderCounts>
 8002a0e:	4603      	mov	r3, r0
 8002a10:	1ae3      	subs	r3, r4, r3
 8002a12:	4618      	mov	r0, r3
 8002a14:	f7fe f938 	bl	8000c88 <__aeabi_i2f>
 8002a18:	4603      	mov	r3, r0
 8002a1a:	4619      	mov	r1, r3
 8002a1c:	6878      	ldr	r0, [r7, #4]
 8002a1e:	f7fe f87d 	bl	8000b1c <__aeabi_fsub>
 8002a22:	4603      	mov	r3, r0
 8002a24:	461a      	mov	r2, r3
 8002a26:	4b8d      	ldr	r3, [pc, #564]	@ (8002c5c <PDController+0x28c>)
 8002a28:	601a      	str	r2, [r3, #0]
		angleCorrection = kPw * angleError + kDw * (angleError - oldAngleError);
 8002a2a:	4a8d      	ldr	r2, [pc, #564]	@ (8002c60 <PDController+0x290>)
 8002a2c:	4b8b      	ldr	r3, [pc, #556]	@ (8002c5c <PDController+0x28c>)
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	4619      	mov	r1, r3
 8002a32:	4610      	mov	r0, r2
 8002a34:	f7fe f97c 	bl	8000d30 <__aeabi_fmul>
 8002a38:	4603      	mov	r3, r0
 8002a3a:	461c      	mov	r4, r3
 8002a3c:	4b87      	ldr	r3, [pc, #540]	@ (8002c5c <PDController+0x28c>)
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	4a88      	ldr	r2, [pc, #544]	@ (8002c64 <PDController+0x294>)
 8002a42:	6812      	ldr	r2, [r2, #0]
 8002a44:	4611      	mov	r1, r2
 8002a46:	4618      	mov	r0, r3
 8002a48:	f7fe f868 	bl	8000b1c <__aeabi_fsub>
 8002a4c:	4603      	mov	r3, r0
 8002a4e:	461a      	mov	r2, r3
 8002a50:	4b85      	ldr	r3, [pc, #532]	@ (8002c68 <PDController+0x298>)
 8002a52:	4619      	mov	r1, r3
 8002a54:	4610      	mov	r0, r2
 8002a56:	f7fe f96b 	bl	8000d30 <__aeabi_fmul>
 8002a5a:	4603      	mov	r3, r0
 8002a5c:	4619      	mov	r1, r3
 8002a5e:	4620      	mov	r0, r4
 8002a60:	f7fe f85e 	bl	8000b20 <__addsf3>
 8002a64:	4603      	mov	r3, r0
 8002a66:	461a      	mov	r2, r3
 8002a68:	4b80      	ldr	r3, [pc, #512]	@ (8002c6c <PDController+0x29c>)
 8002a6a:	601a      	str	r2, [r3, #0]
 8002a6c:	e022      	b.n	8002ab4 <PDController+0xe4>
	}
	else {
		angleError = adjustedAngle - gyro_angle;
 8002a6e:	4b80      	ldr	r3, [pc, #512]	@ (8002c70 <PDController+0x2a0>)
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	4619      	mov	r1, r3
 8002a74:	6878      	ldr	r0, [r7, #4]
 8002a76:	f7fe f851 	bl	8000b1c <__aeabi_fsub>
 8002a7a:	4603      	mov	r3, r0
 8002a7c:	461a      	mov	r2, r3
 8002a7e:	4b77      	ldr	r3, [pc, #476]	@ (8002c5c <PDController+0x28c>)
 8002a80:	601a      	str	r2, [r3, #0]
		angleCorrection = kPw * angleError - kDw * gyro_velocity;
 8002a82:	4a77      	ldr	r2, [pc, #476]	@ (8002c60 <PDController+0x290>)
 8002a84:	4b75      	ldr	r3, [pc, #468]	@ (8002c5c <PDController+0x28c>)
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	4619      	mov	r1, r3
 8002a8a:	4610      	mov	r0, r2
 8002a8c:	f7fe f950 	bl	8000d30 <__aeabi_fmul>
 8002a90:	4603      	mov	r3, r0
 8002a92:	461c      	mov	r4, r3
 8002a94:	4a74      	ldr	r2, [pc, #464]	@ (8002c68 <PDController+0x298>)
 8002a96:	4b77      	ldr	r3, [pc, #476]	@ (8002c74 <PDController+0x2a4>)
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	4619      	mov	r1, r3
 8002a9c:	4610      	mov	r0, r2
 8002a9e:	f7fe f947 	bl	8000d30 <__aeabi_fmul>
 8002aa2:	4603      	mov	r3, r0
 8002aa4:	4619      	mov	r1, r3
 8002aa6:	4620      	mov	r0, r4
 8002aa8:	f7fe f838 	bl	8000b1c <__aeabi_fsub>
 8002aac:	4603      	mov	r3, r0
 8002aae:	461a      	mov	r2, r3
 8002ab0:	4b6e      	ldr	r3, [pc, #440]	@ (8002c6c <PDController+0x29c>)
 8002ab2:	601a      	str	r2, [r3, #0]
	}

//	angleError = adjustedAngle - (getLeftEncoderCounts() - getRightEncoderCounts());

	distanceError = goal_distance - ((getLeftEncoderCounts() + getRightEncoderCounts())/2);
 8002ab4:	4b70      	ldr	r3, [pc, #448]	@ (8002c78 <PDController+0x2a8>)
 8002ab6:	681c      	ldr	r4, [r3, #0]
 8002ab8:	f7fe fdaa 	bl	8001610 <getLeftEncoderCounts>
 8002abc:	4603      	mov	r3, r0
 8002abe:	461d      	mov	r5, r3
 8002ac0:	f7fe fd98 	bl	80015f4 <getRightEncoderCounts>
 8002ac4:	4603      	mov	r3, r0
 8002ac6:	442b      	add	r3, r5
 8002ac8:	0fda      	lsrs	r2, r3, #31
 8002aca:	4413      	add	r3, r2
 8002acc:	105b      	asrs	r3, r3, #1
 8002ace:	4618      	mov	r0, r3
 8002ad0:	f7fe f8da 	bl	8000c88 <__aeabi_i2f>
 8002ad4:	4603      	mov	r3, r0
 8002ad6:	4619      	mov	r1, r3
 8002ad8:	4620      	mov	r0, r4
 8002ada:	f7fe f81f 	bl	8000b1c <__aeabi_fsub>
 8002ade:	4603      	mov	r3, r0
 8002ae0:	461a      	mov	r2, r3
 8002ae2:	4b66      	ldr	r3, [pc, #408]	@ (8002c7c <PDController+0x2ac>)
 8002ae4:	601a      	str	r2, [r3, #0]

	distanceCorrection = kPx * distanceError + kDx * (distanceError - oldDistanceError);
 8002ae6:	4a66      	ldr	r2, [pc, #408]	@ (8002c80 <PDController+0x2b0>)
 8002ae8:	4b64      	ldr	r3, [pc, #400]	@ (8002c7c <PDController+0x2ac>)
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	4619      	mov	r1, r3
 8002aee:	4610      	mov	r0, r2
 8002af0:	f7fe f91e 	bl	8000d30 <__aeabi_fmul>
 8002af4:	4603      	mov	r3, r0
 8002af6:	461c      	mov	r4, r3
 8002af8:	4b60      	ldr	r3, [pc, #384]	@ (8002c7c <PDController+0x2ac>)
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	4a61      	ldr	r2, [pc, #388]	@ (8002c84 <PDController+0x2b4>)
 8002afe:	6812      	ldr	r2, [r2, #0]
 8002b00:	4611      	mov	r1, r2
 8002b02:	4618      	mov	r0, r3
 8002b04:	f7fe f80a 	bl	8000b1c <__aeabi_fsub>
 8002b08:	4603      	mov	r3, r0
 8002b0a:	461a      	mov	r2, r3
 8002b0c:	f04f 0300 	mov.w	r3, #0
 8002b10:	4619      	mov	r1, r3
 8002b12:	4610      	mov	r0, r2
 8002b14:	f7fe f90c 	bl	8000d30 <__aeabi_fmul>
 8002b18:	4603      	mov	r3, r0
 8002b1a:	4619      	mov	r1, r3
 8002b1c:	4620      	mov	r0, r4
 8002b1e:	f7fd ffff 	bl	8000b20 <__addsf3>
 8002b22:	4603      	mov	r3, r0
 8002b24:	461a      	mov	r2, r3
 8002b26:	4b58      	ldr	r3, [pc, #352]	@ (8002c88 <PDController+0x2b8>)
 8002b28:	601a      	str	r2, [r3, #0]

	left_distance = getLeftEncoderCounts();
 8002b2a:	f7fe fd71 	bl	8001610 <getLeftEncoderCounts>
 8002b2e:	4603      	mov	r3, r0
 8002b30:	4618      	mov	r0, r3
 8002b32:	f7fe f8a9 	bl	8000c88 <__aeabi_i2f>
 8002b36:	4603      	mov	r3, r0
 8002b38:	4a54      	ldr	r2, [pc, #336]	@ (8002c8c <PDController+0x2bc>)
 8002b3a:	6013      	str	r3, [r2, #0]
	right_distance = getRightEncoderCounts();
 8002b3c:	f7fe fd5a 	bl	80015f4 <getRightEncoderCounts>
 8002b40:	4603      	mov	r3, r0
 8002b42:	4618      	mov	r0, r3
 8002b44:	f7fe f8a0 	bl	8000c88 <__aeabi_i2f>
 8002b48:	4603      	mov	r3, r0
 8002b4a:	4a51      	ldr	r2, [pc, #324]	@ (8002c90 <PDController+0x2c0>)
 8002b4c:	6013      	str	r3, [r2, #0]

	if (state == MOVING && fabs(distanceError) > 100)
 8002b4e:	4b40      	ldr	r3, [pc, #256]	@ (8002c50 <PDController+0x280>)
 8002b50:	781b      	ldrb	r3, [r3, #0]
 8002b52:	2b01      	cmp	r3, #1
 8002b54:	d13f      	bne.n	8002bd6 <PDController+0x206>
 8002b56:	4b49      	ldr	r3, [pc, #292]	@ (8002c7c <PDController+0x2ac>)
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002b5e:	494d      	ldr	r1, [pc, #308]	@ (8002c94 <PDController+0x2c4>)
 8002b60:	4618      	mov	r0, r3
 8002b62:	f7fe faa1 	bl	80010a8 <__aeabi_fcmpgt>
 8002b66:	4603      	mov	r3, r0
 8002b68:	2b00      	cmp	r3, #0
 8002b6a:	d034      	beq.n	8002bd6 <PDController+0x206>
	{		// If we're going straight and not at the end, apply acceleration
		if (fabs(distanceCorrection - oldDistanceCorrection) > xacceleration)
 8002b6c:	4b46      	ldr	r3, [pc, #280]	@ (8002c88 <PDController+0x2b8>)
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	4a49      	ldr	r2, [pc, #292]	@ (8002c98 <PDController+0x2c8>)
 8002b72:	6812      	ldr	r2, [r2, #0]
 8002b74:	4611      	mov	r1, r2
 8002b76:	4618      	mov	r0, r3
 8002b78:	f7fd ffd0 	bl	8000b1c <__aeabi_fsub>
 8002b7c:	4603      	mov	r3, r0
 8002b7e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002b82:	4a3f      	ldr	r2, [pc, #252]	@ (8002c80 <PDController+0x2b0>)
 8002b84:	4611      	mov	r1, r2
 8002b86:	4618      	mov	r0, r3
 8002b88:	f7fe fa8e 	bl	80010a8 <__aeabi_fcmpgt>
 8002b8c:	4603      	mov	r3, r0
 8002b8e:	2b00      	cmp	r3, #0
 8002b90:	d021      	beq.n	8002bd6 <PDController+0x206>
		{
			distanceCorrection = oldDistanceCorrection + (xacceleration * sign(distanceCorrection - oldDistanceCorrection));
 8002b92:	4b3d      	ldr	r3, [pc, #244]	@ (8002c88 <PDController+0x2b8>)
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	4a40      	ldr	r2, [pc, #256]	@ (8002c98 <PDController+0x2c8>)
 8002b98:	6812      	ldr	r2, [r2, #0]
 8002b9a:	4611      	mov	r1, r2
 8002b9c:	4618      	mov	r0, r3
 8002b9e:	f7fd ffbd 	bl	8000b1c <__aeabi_fsub>
 8002ba2:	4603      	mov	r3, r0
 8002ba4:	4618      	mov	r0, r3
 8002ba6:	f001 fcbb 	bl	8004520 <sign>
 8002baa:	4603      	mov	r3, r0
 8002bac:	4618      	mov	r0, r3
 8002bae:	f7fe f86b 	bl	8000c88 <__aeabi_i2f>
 8002bb2:	4603      	mov	r3, r0
 8002bb4:	4a32      	ldr	r2, [pc, #200]	@ (8002c80 <PDController+0x2b0>)
 8002bb6:	4611      	mov	r1, r2
 8002bb8:	4618      	mov	r0, r3
 8002bba:	f7fe f8b9 	bl	8000d30 <__aeabi_fmul>
 8002bbe:	4603      	mov	r3, r0
 8002bc0:	461a      	mov	r2, r3
 8002bc2:	4b35      	ldr	r3, [pc, #212]	@ (8002c98 <PDController+0x2c8>)
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	4619      	mov	r1, r3
 8002bc8:	4610      	mov	r0, r2
 8002bca:	f7fd ffa9 	bl	8000b20 <__addsf3>
 8002bce:	4603      	mov	r3, r0
 8002bd0:	461a      	mov	r2, r3
 8002bd2:	4b2d      	ldr	r3, [pc, #180]	@ (8002c88 <PDController+0x2b8>)
 8002bd4:	601a      	str	r2, [r3, #0]
		}
	}

////////////////////// ROUND DISTANCE OR ANGLE CORRECTION	//////////////////////////

	switch(state) {		// Apply lower limits of PWM for various states
 8002bd6:	4b1e      	ldr	r3, [pc, #120]	@ (8002c50 <PDController+0x280>)
 8002bd8:	781b      	ldrb	r3, [r3, #0]
 8002bda:	3b01      	subs	r3, #1
 8002bdc:	2b04      	cmp	r3, #4
 8002bde:	f200 80be 	bhi.w	8002d5e <PDController+0x38e>
 8002be2:	a201      	add	r2, pc, #4	@ (adr r2, 8002be8 <PDController+0x218>)
 8002be4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002be8:	08002c25 	.word	0x08002c25
 8002bec:	08002cdf 	.word	0x08002cdf
 8002bf0:	08002bfd 	.word	0x08002bfd
 8002bf4:	08002d5f 	.word	0x08002d5f
 8002bf8:	08002d41 	.word	0x08002d41
		case EXPLORING:
			distanceCorrection = (accelerateLeftPWM() + accelerateRightPWM())/2;
 8002bfc:	f7ff feda 	bl	80029b4 <accelerateLeftPWM>
 8002c00:	4604      	mov	r4, r0
 8002c02:	f7ff fede 	bl	80029c2 <accelerateRightPWM>
 8002c06:	4603      	mov	r3, r0
 8002c08:	4619      	mov	r1, r3
 8002c0a:	4620      	mov	r0, r4
 8002c0c:	f7fd ff88 	bl	8000b20 <__addsf3>
 8002c10:	4603      	mov	r3, r0
 8002c12:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 8002c16:	4618      	mov	r0, r3
 8002c18:	f7fe f93e 	bl	8000e98 <__aeabi_fdiv>
 8002c1c:	4603      	mov	r3, r0
 8002c1e:	461a      	mov	r2, r3
 8002c20:	4b19      	ldr	r3, [pc, #100]	@ (8002c88 <PDController+0x2b8>)
 8002c22:	601a      	str	r2, [r3, #0]
		case MOVING:
			if (fabs(distanceCorrection) > 0.03 && fabs(distanceCorrection) < PWMMinx)
 8002c24:	4b18      	ldr	r3, [pc, #96]	@ (8002c88 <PDController+0x2b8>)
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002c2c:	4618      	mov	r0, r3
 8002c2e:	f7fd fc2f 	bl	8000490 <__aeabi_f2d>
 8002c32:	a305      	add	r3, pc, #20	@ (adr r3, 8002c48 <PDController+0x278>)
 8002c34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c38:	f7fd ff12 	bl	8000a60 <__aeabi_dcmpgt>
 8002c3c:	4603      	mov	r3, r0
 8002c3e:	2b00      	cmp	r3, #0
 8002c40:	d12c      	bne.n	8002c9c <PDController+0x2cc>
				distanceCorrection = sign(distanceCorrection) * PWMMinx;
			break;
 8002c42:	e08d      	b.n	8002d60 <PDController+0x390>
 8002c44:	f3af 8000 	nop.w
 8002c48:	eb851eb8 	.word	0xeb851eb8
 8002c4c:	3f9eb851 	.word	0x3f9eb851
 8002c50:	20000464 	.word	0x20000464
 8002c54:	20000460 	.word	0x20000460
 8002c58:	2000038c 	.word	0x2000038c
 8002c5c:	20000394 	.word	0x20000394
 8002c60:	3b23d70a 	.word	0x3b23d70a
 8002c64:	20000398 	.word	0x20000398
 8002c68:	3b656042 	.word	0x3b656042
 8002c6c:	200003c4 	.word	0x200003c4
 8002c70:	20000474 	.word	0x20000474
 8002c74:	20000478 	.word	0x20000478
 8002c78:	20000388 	.word	0x20000388
 8002c7c:	200003c8 	.word	0x200003c8
 8002c80:	3a83126f 	.word	0x3a83126f
 8002c84:	200003cc 	.word	0x200003cc
 8002c88:	200003f8 	.word	0x200003f8
 8002c8c:	20000400 	.word	0x20000400
 8002c90:	20000430 	.word	0x20000430
 8002c94:	42c80000 	.word	0x42c80000
 8002c98:	200003fc 	.word	0x200003fc
			if (fabs(distanceCorrection) > 0.03 && fabs(distanceCorrection) < PWMMinx)
 8002c9c:	4b68      	ldr	r3, [pc, #416]	@ (8002e40 <PDController+0x470>)
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002ca4:	4a67      	ldr	r2, [pc, #412]	@ (8002e44 <PDController+0x474>)
 8002ca6:	4611      	mov	r1, r2
 8002ca8:	4618      	mov	r0, r3
 8002caa:	f7fe f9df 	bl	800106c <__aeabi_fcmplt>
 8002cae:	4603      	mov	r3, r0
 8002cb0:	2b00      	cmp	r3, #0
 8002cb2:	d100      	bne.n	8002cb6 <PDController+0x2e6>
			break;
 8002cb4:	e054      	b.n	8002d60 <PDController+0x390>
				distanceCorrection = sign(distanceCorrection) * PWMMinx;
 8002cb6:	4b62      	ldr	r3, [pc, #392]	@ (8002e40 <PDController+0x470>)
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	4618      	mov	r0, r3
 8002cbc:	f001 fc30 	bl	8004520 <sign>
 8002cc0:	4603      	mov	r3, r0
 8002cc2:	4618      	mov	r0, r3
 8002cc4:	f7fd ffe0 	bl	8000c88 <__aeabi_i2f>
 8002cc8:	4603      	mov	r3, r0
 8002cca:	4a5e      	ldr	r2, [pc, #376]	@ (8002e44 <PDController+0x474>)
 8002ccc:	4611      	mov	r1, r2
 8002cce:	4618      	mov	r0, r3
 8002cd0:	f7fe f82e 	bl	8000d30 <__aeabi_fmul>
 8002cd4:	4603      	mov	r3, r0
 8002cd6:	461a      	mov	r2, r3
 8002cd8:	4b59      	ldr	r3, [pc, #356]	@ (8002e40 <PDController+0x470>)
 8002cda:	601a      	str	r2, [r3, #0]
			break;
 8002cdc:	e040      	b.n	8002d60 <PDController+0x390>
		case TURNING:
			if (fabs(angleCorrection) > 0.01 && fabs(angleCorrection) < PWMMinw)
 8002cde:	4b5a      	ldr	r3, [pc, #360]	@ (8002e48 <PDController+0x478>)
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002ce6:	4618      	mov	r0, r3
 8002ce8:	f7fd fbd2 	bl	8000490 <__aeabi_f2d>
 8002cec:	a352      	add	r3, pc, #328	@ (adr r3, 8002e38 <PDController+0x468>)
 8002cee:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002cf2:	f7fd feb5 	bl	8000a60 <__aeabi_dcmpgt>
 8002cf6:	4603      	mov	r3, r0
 8002cf8:	2b00      	cmp	r3, #0
 8002cfa:	d100      	bne.n	8002cfe <PDController+0x32e>
				angleCorrection = sign(angleCorrection) * PWMMinw;
			break;
 8002cfc:	e030      	b.n	8002d60 <PDController+0x390>
			if (fabs(angleCorrection) > 0.01 && fabs(angleCorrection) < PWMMinw)
 8002cfe:	4b52      	ldr	r3, [pc, #328]	@ (8002e48 <PDController+0x478>)
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002d06:	4a4f      	ldr	r2, [pc, #316]	@ (8002e44 <PDController+0x474>)
 8002d08:	4611      	mov	r1, r2
 8002d0a:	4618      	mov	r0, r3
 8002d0c:	f7fe f9ae 	bl	800106c <__aeabi_fcmplt>
 8002d10:	4603      	mov	r3, r0
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	d100      	bne.n	8002d18 <PDController+0x348>
			break;
 8002d16:	e023      	b.n	8002d60 <PDController+0x390>
				angleCorrection = sign(angleCorrection) * PWMMinw;
 8002d18:	4b4b      	ldr	r3, [pc, #300]	@ (8002e48 <PDController+0x478>)
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	4618      	mov	r0, r3
 8002d1e:	f001 fbff 	bl	8004520 <sign>
 8002d22:	4603      	mov	r3, r0
 8002d24:	4618      	mov	r0, r3
 8002d26:	f7fd ffaf 	bl	8000c88 <__aeabi_i2f>
 8002d2a:	4603      	mov	r3, r0
 8002d2c:	4a45      	ldr	r2, [pc, #276]	@ (8002e44 <PDController+0x474>)
 8002d2e:	4611      	mov	r1, r2
 8002d30:	4618      	mov	r0, r3
 8002d32:	f7fd fffd 	bl	8000d30 <__aeabi_fmul>
 8002d36:	4603      	mov	r3, r0
 8002d38:	461a      	mov	r2, r3
 8002d3a:	4b43      	ldr	r3, [pc, #268]	@ (8002e48 <PDController+0x478>)
 8002d3c:	601a      	str	r2, [r3, #0]
			break;
 8002d3e:	e00f      	b.n	8002d60 <PDController+0x390>
		case CURVING:
			if (fabs(distanceError) < 60)
 8002d40:	4b42      	ldr	r3, [pc, #264]	@ (8002e4c <PDController+0x47c>)
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002d48:	4941      	ldr	r1, [pc, #260]	@ (8002e50 <PDController+0x480>)
 8002d4a:	4618      	mov	r0, r3
 8002d4c:	f7fe f98e 	bl	800106c <__aeabi_fcmplt>
 8002d50:	4603      	mov	r3, r0
 8002d52:	2b00      	cmp	r3, #0
 8002d54:	d100      	bne.n	8002d58 <PDController+0x388>
				setState(REST);
		default:
			break;
 8002d56:	e002      	b.n	8002d5e <PDController+0x38e>
				setState(REST);
 8002d58:	2000      	movs	r0, #0
 8002d5a:	f7ff fd45 	bl	80027e8 <setState>
			break;
 8002d5e:	bf00      	nop
	}

	if (fabs(distanceCorrection) > PWMMaxx)		// Upper Limit for PWM
 8002d60:	4b37      	ldr	r3, [pc, #220]	@ (8002e40 <PDController+0x470>)
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002d68:	4a3a      	ldr	r2, [pc, #232]	@ (8002e54 <PDController+0x484>)
 8002d6a:	4611      	mov	r1, r2
 8002d6c:	4618      	mov	r0, r3
 8002d6e:	f7fe f99b 	bl	80010a8 <__aeabi_fcmpgt>
 8002d72:	4603      	mov	r3, r0
 8002d74:	2b00      	cmp	r3, #0
 8002d76:	d012      	beq.n	8002d9e <PDController+0x3ce>
		distanceCorrection = sign(distanceCorrection) * PWMMaxx;
 8002d78:	4b31      	ldr	r3, [pc, #196]	@ (8002e40 <PDController+0x470>)
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	4618      	mov	r0, r3
 8002d7e:	f001 fbcf 	bl	8004520 <sign>
 8002d82:	4603      	mov	r3, r0
 8002d84:	4618      	mov	r0, r3
 8002d86:	f7fd ff7f 	bl	8000c88 <__aeabi_i2f>
 8002d8a:	4603      	mov	r3, r0
 8002d8c:	4a31      	ldr	r2, [pc, #196]	@ (8002e54 <PDController+0x484>)
 8002d8e:	4611      	mov	r1, r2
 8002d90:	4618      	mov	r0, r3
 8002d92:	f7fd ffcd 	bl	8000d30 <__aeabi_fmul>
 8002d96:	4603      	mov	r3, r0
 8002d98:	461a      	mov	r2, r3
 8002d9a:	4b29      	ldr	r3, [pc, #164]	@ (8002e40 <PDController+0x470>)
 8002d9c:	601a      	str	r2, [r3, #0]

	if (fabs(angleCorrection) > PWMMaxw)
 8002d9e:	4b2a      	ldr	r3, [pc, #168]	@ (8002e48 <PDController+0x478>)
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002da6:	4a27      	ldr	r2, [pc, #156]	@ (8002e44 <PDController+0x474>)
 8002da8:	4611      	mov	r1, r2
 8002daa:	4618      	mov	r0, r3
 8002dac:	f7fe f97c 	bl	80010a8 <__aeabi_fcmpgt>
 8002db0:	4603      	mov	r3, r0
 8002db2:	2b00      	cmp	r3, #0
 8002db4:	d012      	beq.n	8002ddc <PDController+0x40c>
		angleCorrection = sign(angleCorrection) * PWMMaxw;
 8002db6:	4b24      	ldr	r3, [pc, #144]	@ (8002e48 <PDController+0x478>)
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	4618      	mov	r0, r3
 8002dbc:	f001 fbb0 	bl	8004520 <sign>
 8002dc0:	4603      	mov	r3, r0
 8002dc2:	4618      	mov	r0, r3
 8002dc4:	f7fd ff60 	bl	8000c88 <__aeabi_i2f>
 8002dc8:	4603      	mov	r3, r0
 8002dca:	4a1e      	ldr	r2, [pc, #120]	@ (8002e44 <PDController+0x474>)
 8002dcc:	4611      	mov	r1, r2
 8002dce:	4618      	mov	r0, r3
 8002dd0:	f7fd ffae 	bl	8000d30 <__aeabi_fmul>
 8002dd4:	4603      	mov	r3, r0
 8002dd6:	461a      	mov	r2, r3
 8002dd8:	4b1b      	ldr	r3, [pc, #108]	@ (8002e48 <PDController+0x478>)
 8002dda:	601a      	str	r2, [r3, #0]
//		angleCorrection = 0;
//
//	else if (fabs(angleCorrection) < PWMMinw)
//		angleCorrection = sign(angleCorrection) * PWMMinw;

	if (state == ACCELERATING || state == CURVING)
 8002ddc:	4b1e      	ldr	r3, [pc, #120]	@ (8002e58 <PDController+0x488>)
 8002dde:	781b      	ldrb	r3, [r3, #0]
 8002de0:	2b04      	cmp	r3, #4
 8002de2:	d003      	beq.n	8002dec <PDController+0x41c>
 8002de4:	4b1c      	ldr	r3, [pc, #112]	@ (8002e58 <PDController+0x488>)
 8002de6:	781b      	ldrb	r3, [r3, #0]
 8002de8:	2b05      	cmp	r3, #5
 8002dea:	d10a      	bne.n	8002e02 <PDController+0x432>
	{
		left_PWM_value = accelerateLeftPWM();
 8002dec:	f7ff fde2 	bl	80029b4 <accelerateLeftPWM>
 8002df0:	4603      	mov	r3, r0
 8002df2:	4a1a      	ldr	r2, [pc, #104]	@ (8002e5c <PDController+0x48c>)
 8002df4:	6013      	str	r3, [r2, #0]
		right_PWM_value = accelerateRightPWM();
 8002df6:	f7ff fde4 	bl	80029c2 <accelerateRightPWM>
 8002dfa:	4603      	mov	r3, r0
 8002dfc:	4a18      	ldr	r2, [pc, #96]	@ (8002e60 <PDController+0x490>)
 8002dfe:	6013      	str	r3, [r2, #0]
		return;
 8002e00:	e017      	b.n	8002e32 <PDController+0x462>
	}

	left_PWM_value = (distanceCorrection + angleCorrection);
 8002e02:	4b0f      	ldr	r3, [pc, #60]	@ (8002e40 <PDController+0x470>)
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	4a10      	ldr	r2, [pc, #64]	@ (8002e48 <PDController+0x478>)
 8002e08:	6812      	ldr	r2, [r2, #0]
 8002e0a:	4611      	mov	r1, r2
 8002e0c:	4618      	mov	r0, r3
 8002e0e:	f7fd fe87 	bl	8000b20 <__addsf3>
 8002e12:	4603      	mov	r3, r0
 8002e14:	461a      	mov	r2, r3
 8002e16:	4b11      	ldr	r3, [pc, #68]	@ (8002e5c <PDController+0x48c>)
 8002e18:	601a      	str	r2, [r3, #0]
	right_PWM_value = (distanceCorrection - angleCorrection);
 8002e1a:	4b09      	ldr	r3, [pc, #36]	@ (8002e40 <PDController+0x470>)
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	4a0a      	ldr	r2, [pc, #40]	@ (8002e48 <PDController+0x478>)
 8002e20:	6812      	ldr	r2, [r2, #0]
 8002e22:	4611      	mov	r1, r2
 8002e24:	4618      	mov	r0, r3
 8002e26:	f7fd fe79 	bl	8000b1c <__aeabi_fsub>
 8002e2a:	4603      	mov	r3, r0
 8002e2c:	461a      	mov	r2, r3
 8002e2e:	4b0c      	ldr	r3, [pc, #48]	@ (8002e60 <PDController+0x490>)
 8002e30:	601a      	str	r2, [r3, #0]

}
 8002e32:	3708      	adds	r7, #8
 8002e34:	46bd      	mov	sp, r7
 8002e36:	bdb0      	pop	{r4, r5, r7, pc}
 8002e38:	47ae147b 	.word	0x47ae147b
 8002e3c:	3f847ae1 	.word	0x3f847ae1
 8002e40:	200003f8 	.word	0x200003f8
 8002e44:	3ea3d70a 	.word	0x3ea3d70a
 8002e48:	200003c4 	.word	0x200003c4
 8002e4c:	200003c8 	.word	0x200003c8
 8002e50:	42700000 	.word	0x42700000
 8002e54:	3f266666 	.word	0x3f266666
 8002e58:	20000464 	.word	0x20000464
 8002e5c:	20000468 	.word	0x20000468
 8002e60:	2000046c 	.word	0x2000046c
 8002e64:	00000000 	.word	0x00000000

08002e68 <updatePID>:

void updatePID() {
 8002e68:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002e6c:	b084      	sub	sp, #16
 8002e6e:	af00      	add	r7, sp, #0

///// CALCULATE GYRO ANGLE //////////////////////////
	readGyro(&gyro_velocity);
 8002e70:	4859      	ldr	r0, [pc, #356]	@ (8002fd8 <updatePID+0x170>)
 8002e72:	f7fe fe41 	bl	8001af8 <readGyro>

	gyro_velocity /= 1000;
 8002e76:	4b58      	ldr	r3, [pc, #352]	@ (8002fd8 <updatePID+0x170>)
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	4958      	ldr	r1, [pc, #352]	@ (8002fdc <updatePID+0x174>)
 8002e7c:	4618      	mov	r0, r3
 8002e7e:	f7fe f80b 	bl	8000e98 <__aeabi_fdiv>
 8002e82:	4603      	mov	r3, r0
 8002e84:	461a      	mov	r2, r3
 8002e86:	4b54      	ldr	r3, [pc, #336]	@ (8002fd8 <updatePID+0x170>)
 8002e88:	601a      	str	r2, [r3, #0]

	gyro_angle += gyro_velocity;
 8002e8a:	4b55      	ldr	r3, [pc, #340]	@ (8002fe0 <updatePID+0x178>)
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	4a52      	ldr	r2, [pc, #328]	@ (8002fd8 <updatePID+0x170>)
 8002e90:	6812      	ldr	r2, [r2, #0]
 8002e92:	4611      	mov	r1, r2
 8002e94:	4618      	mov	r0, r3
 8002e96:	f7fd fe43 	bl	8000b20 <__addsf3>
 8002e9a:	4603      	mov	r3, r0
 8002e9c:	461a      	mov	r2, r3
 8002e9e:	4b50      	ldr	r3, [pc, #320]	@ (8002fe0 <updatePID+0x178>)
 8002ea0:	601a      	str	r2, [r3, #0]

	if (!start) {
 8002ea2:	4b50      	ldr	r3, [pc, #320]	@ (8002fe4 <updatePID+0x17c>)
 8002ea4:	f993 3000 	ldrsb.w	r3, [r3]
 8002ea8:	2b00      	cmp	r3, #0
 8002eaa:	f000 8287 	beq.w	80033bc <updatePID+0x554>
	}


///// CALCULATE PREVIOUS ANGLE AND DISTANCE ERRORS //////////////////////////

	oldAngleError = oldAngleErrors[9];
 8002eae:	4b4e      	ldr	r3, [pc, #312]	@ (8002fe8 <updatePID+0x180>)
 8002eb0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002eb2:	4a4e      	ldr	r2, [pc, #312]	@ (8002fec <updatePID+0x184>)
 8002eb4:	6013      	str	r3, [r2, #0]
	oldDistanceError = oldDistanceErrors[9];
 8002eb6:	4b4e      	ldr	r3, [pc, #312]	@ (8002ff0 <updatePID+0x188>)
 8002eb8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002eba:	4a4e      	ldr	r2, [pc, #312]	@ (8002ff4 <updatePID+0x18c>)
 8002ebc:	6013      	str	r3, [r2, #0]
	old_left_distance = old_left_distances[9];
 8002ebe:	4b4e      	ldr	r3, [pc, #312]	@ (8002ff8 <updatePID+0x190>)
 8002ec0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ec2:	4a4e      	ldr	r2, [pc, #312]	@ (8002ffc <updatePID+0x194>)
 8002ec4:	6013      	str	r3, [r2, #0]
	old_right_distance = old_right_distances[9];
 8002ec6:	4b4e      	ldr	r3, [pc, #312]	@ (8003000 <updatePID+0x198>)
 8002ec8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002eca:	4a4e      	ldr	r2, [pc, #312]	@ (8003004 <updatePID+0x19c>)
 8002ecc:	6013      	str	r3, [r2, #0]

//////////////////////	CALCULATE MOTOR PWM VALUES	/////////////////////

	PDController();
 8002ece:	f7ff fd7f 	bl	80029d0 <PDController>

////////////////////	NORMALIZE LEFT AND RIGHT PWM VALUES ////////////////

	// Apply lower PWM limits for small adjustments
	if (state == REST || state == ACCELERATING || fabs(distanceError) < 60 || fabs (angleError) < 60)
 8002ed2:	4b4d      	ldr	r3, [pc, #308]	@ (8003008 <updatePID+0x1a0>)
 8002ed4:	781b      	ldrb	r3, [r3, #0]
 8002ed6:	2b00      	cmp	r3, #0
 8002ed8:	d01a      	beq.n	8002f10 <updatePID+0xa8>
 8002eda:	4b4b      	ldr	r3, [pc, #300]	@ (8003008 <updatePID+0x1a0>)
 8002edc:	781b      	ldrb	r3, [r3, #0]
 8002ede:	2b04      	cmp	r3, #4
 8002ee0:	d016      	beq.n	8002f10 <updatePID+0xa8>
 8002ee2:	4b4a      	ldr	r3, [pc, #296]	@ (800300c <updatePID+0x1a4>)
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002eea:	4949      	ldr	r1, [pc, #292]	@ (8003010 <updatePID+0x1a8>)
 8002eec:	4618      	mov	r0, r3
 8002eee:	f7fe f8bd 	bl	800106c <__aeabi_fcmplt>
 8002ef2:	4603      	mov	r3, r0
 8002ef4:	2b00      	cmp	r3, #0
 8002ef6:	d10b      	bne.n	8002f10 <updatePID+0xa8>
 8002ef8:	4b46      	ldr	r3, [pc, #280]	@ (8003014 <updatePID+0x1ac>)
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002f00:	4943      	ldr	r1, [pc, #268]	@ (8003010 <updatePID+0x1a8>)
 8002f02:	4618      	mov	r0, r3
 8002f04:	f7fe f8b2 	bl	800106c <__aeabi_fcmplt>
 8002f08:	4603      	mov	r3, r0
 8002f0a:	2b00      	cmp	r3, #0
 8002f0c:	f000 808a 	beq.w	8003024 <updatePID+0x1bc>
	{
		if (fabs(left_PWM_value) > 0.01 && fabs(left_PWM_value) < PWMMin)
 8002f10:	4b41      	ldr	r3, [pc, #260]	@ (8003018 <updatePID+0x1b0>)
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002f18:	4618      	mov	r0, r3
 8002f1a:	f7fd fab9 	bl	8000490 <__aeabi_f2d>
 8002f1e:	a32c      	add	r3, pc, #176	@ (adr r3, 8002fd0 <updatePID+0x168>)
 8002f20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002f24:	f7fd fd9c 	bl	8000a60 <__aeabi_dcmpgt>
 8002f28:	4603      	mov	r3, r0
 8002f2a:	2b00      	cmp	r3, #0
 8002f2c:	d01e      	beq.n	8002f6c <updatePID+0x104>
 8002f2e:	4b3a      	ldr	r3, [pc, #232]	@ (8003018 <updatePID+0x1b0>)
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002f36:	4a39      	ldr	r2, [pc, #228]	@ (800301c <updatePID+0x1b4>)
 8002f38:	4611      	mov	r1, r2
 8002f3a:	4618      	mov	r0, r3
 8002f3c:	f7fe f896 	bl	800106c <__aeabi_fcmplt>
 8002f40:	4603      	mov	r3, r0
 8002f42:	2b00      	cmp	r3, #0
 8002f44:	d012      	beq.n	8002f6c <updatePID+0x104>
		{
			left_PWM_value = sign(left_PWM_value) * PWMMin;
 8002f46:	4b34      	ldr	r3, [pc, #208]	@ (8003018 <updatePID+0x1b0>)
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	4618      	mov	r0, r3
 8002f4c:	f001 fae8 	bl	8004520 <sign>
 8002f50:	4603      	mov	r3, r0
 8002f52:	4618      	mov	r0, r3
 8002f54:	f7fd fe98 	bl	8000c88 <__aeabi_i2f>
 8002f58:	4603      	mov	r3, r0
 8002f5a:	4a30      	ldr	r2, [pc, #192]	@ (800301c <updatePID+0x1b4>)
 8002f5c:	4611      	mov	r1, r2
 8002f5e:	4618      	mov	r0, r3
 8002f60:	f7fd fee6 	bl	8000d30 <__aeabi_fmul>
 8002f64:	4603      	mov	r3, r0
 8002f66:	461a      	mov	r2, r3
 8002f68:	4b2b      	ldr	r3, [pc, #172]	@ (8003018 <updatePID+0x1b0>)
 8002f6a:	601a      	str	r2, [r3, #0]
		}

		if (fabs(right_PWM_value) > 0.01 && fabs(right_PWM_value) < PWMMin)
 8002f6c:	4b2c      	ldr	r3, [pc, #176]	@ (8003020 <updatePID+0x1b8>)
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002f74:	4618      	mov	r0, r3
 8002f76:	f7fd fa8b 	bl	8000490 <__aeabi_f2d>
 8002f7a:	a315      	add	r3, pc, #84	@ (adr r3, 8002fd0 <updatePID+0x168>)
 8002f7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002f80:	f7fd fd6e 	bl	8000a60 <__aeabi_dcmpgt>
 8002f84:	4603      	mov	r3, r0
 8002f86:	2b00      	cmp	r3, #0
 8002f88:	f000 811c 	beq.w	80031c4 <updatePID+0x35c>
 8002f8c:	4b24      	ldr	r3, [pc, #144]	@ (8003020 <updatePID+0x1b8>)
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002f94:	4a21      	ldr	r2, [pc, #132]	@ (800301c <updatePID+0x1b4>)
 8002f96:	4611      	mov	r1, r2
 8002f98:	4618      	mov	r0, r3
 8002f9a:	f7fe f867 	bl	800106c <__aeabi_fcmplt>
 8002f9e:	4603      	mov	r3, r0
 8002fa0:	2b00      	cmp	r3, #0
 8002fa2:	d100      	bne.n	8002fa6 <updatePID+0x13e>
 8002fa4:	e10e      	b.n	80031c4 <updatePID+0x35c>
		{
			right_PWM_value = sign(right_PWM_value) * PWMMin;
 8002fa6:	4b1e      	ldr	r3, [pc, #120]	@ (8003020 <updatePID+0x1b8>)
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	4618      	mov	r0, r3
 8002fac:	f001 fab8 	bl	8004520 <sign>
 8002fb0:	4603      	mov	r3, r0
 8002fb2:	4618      	mov	r0, r3
 8002fb4:	f7fd fe68 	bl	8000c88 <__aeabi_i2f>
 8002fb8:	4603      	mov	r3, r0
 8002fba:	4a18      	ldr	r2, [pc, #96]	@ (800301c <updatePID+0x1b4>)
 8002fbc:	4611      	mov	r1, r2
 8002fbe:	4618      	mov	r0, r3
 8002fc0:	f7fd feb6 	bl	8000d30 <__aeabi_fmul>
 8002fc4:	4603      	mov	r3, r0
 8002fc6:	461a      	mov	r2, r3
 8002fc8:	4b15      	ldr	r3, [pc, #84]	@ (8003020 <updatePID+0x1b8>)
 8002fca:	601a      	str	r2, [r3, #0]
		if (fabs(right_PWM_value) > 0.01 && fabs(right_PWM_value) < PWMMin)
 8002fcc:	e0fa      	b.n	80031c4 <updatePID+0x35c>
 8002fce:	bf00      	nop
 8002fd0:	47ae147b 	.word	0x47ae147b
 8002fd4:	3f847ae1 	.word	0x3f847ae1
 8002fd8:	20000478 	.word	0x20000478
 8002fdc:	447a0000 	.word	0x447a0000
 8002fe0:	20000474 	.word	0x20000474
 8002fe4:	2000047c 	.word	0x2000047c
 8002fe8:	2000039c 	.word	0x2000039c
 8002fec:	20000398 	.word	0x20000398
 8002ff0:	200003d0 	.word	0x200003d0
 8002ff4:	200003cc 	.word	0x200003cc
 8002ff8:	20000408 	.word	0x20000408
 8002ffc:	20000404 	.word	0x20000404
 8003000:	20000438 	.word	0x20000438
 8003004:	20000434 	.word	0x20000434
 8003008:	20000464 	.word	0x20000464
 800300c:	200003c8 	.word	0x200003c8
 8003010:	42700000 	.word	0x42700000
 8003014:	20000394 	.word	0x20000394
 8003018:	20000468 	.word	0x20000468
 800301c:	3e99999a 	.word	0x3e99999a
 8003020:	2000046c 	.word	0x2000046c
		}
	}
	else	// If under PWM limits, normalize values
	{
		if (fabs(left_PWM_value) > 0.01 && fabs(left_PWM_value) < PWMMin)
 8003024:	4bb0      	ldr	r3, [pc, #704]	@ (80032e8 <updatePID+0x480>)
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800302c:	4618      	mov	r0, r3
 800302e:	f7fd fa2f 	bl	8000490 <__aeabi_f2d>
 8003032:	a3a9      	add	r3, pc, #676	@ (adr r3, 80032d8 <updatePID+0x470>)
 8003034:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003038:	f7fd fd12 	bl	8000a60 <__aeabi_dcmpgt>
 800303c:	4603      	mov	r3, r0
 800303e:	2b00      	cmp	r3, #0
 8003040:	d058      	beq.n	80030f4 <updatePID+0x28c>
 8003042:	4ba9      	ldr	r3, [pc, #676]	@ (80032e8 <updatePID+0x480>)
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800304a:	4aa8      	ldr	r2, [pc, #672]	@ (80032ec <updatePID+0x484>)
 800304c:	4611      	mov	r1, r2
 800304e:	4618      	mov	r0, r3
 8003050:	f7fe f80c 	bl	800106c <__aeabi_fcmplt>
 8003054:	4603      	mov	r3, r0
 8003056:	2b00      	cmp	r3, #0
 8003058:	d04c      	beq.n	80030f4 <updatePID+0x28c>
		{
			right_PWM_value = right_PWM_value - (sign(right_PWM_value) * (PWMMin - fabs(left_PWM_value)));
 800305a:	4ba5      	ldr	r3, [pc, #660]	@ (80032f0 <updatePID+0x488>)
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	4618      	mov	r0, r3
 8003060:	f7fd fa16 	bl	8000490 <__aeabi_f2d>
 8003064:	4604      	mov	r4, r0
 8003066:	460d      	mov	r5, r1
 8003068:	4ba1      	ldr	r3, [pc, #644]	@ (80032f0 <updatePID+0x488>)
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	4618      	mov	r0, r3
 800306e:	f001 fa57 	bl	8004520 <sign>
 8003072:	4603      	mov	r3, r0
 8003074:	4618      	mov	r0, r3
 8003076:	f7fd f9f9 	bl	800046c <__aeabi_i2d>
 800307a:	4680      	mov	r8, r0
 800307c:	4689      	mov	r9, r1
 800307e:	4b9b      	ldr	r3, [pc, #620]	@ (80032ec <updatePID+0x484>)
 8003080:	4618      	mov	r0, r3
 8003082:	f7fd fa05 	bl	8000490 <__aeabi_f2d>
 8003086:	4682      	mov	sl, r0
 8003088:	468b      	mov	fp, r1
 800308a:	4b97      	ldr	r3, [pc, #604]	@ (80032e8 <updatePID+0x480>)
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8003092:	4618      	mov	r0, r3
 8003094:	f7fd f9fc 	bl	8000490 <__aeabi_f2d>
 8003098:	4602      	mov	r2, r0
 800309a:	460b      	mov	r3, r1
 800309c:	4650      	mov	r0, sl
 800309e:	4659      	mov	r1, fp
 80030a0:	f7fd f896 	bl	80001d0 <__aeabi_dsub>
 80030a4:	4602      	mov	r2, r0
 80030a6:	460b      	mov	r3, r1
 80030a8:	4640      	mov	r0, r8
 80030aa:	4649      	mov	r1, r9
 80030ac:	f7fd fa48 	bl	8000540 <__aeabi_dmul>
 80030b0:	4602      	mov	r2, r0
 80030b2:	460b      	mov	r3, r1
 80030b4:	4620      	mov	r0, r4
 80030b6:	4629      	mov	r1, r5
 80030b8:	f7fd f88a 	bl	80001d0 <__aeabi_dsub>
 80030bc:	4602      	mov	r2, r0
 80030be:	460b      	mov	r3, r1
 80030c0:	4610      	mov	r0, r2
 80030c2:	4619      	mov	r1, r3
 80030c4:	f7fd fcd6 	bl	8000a74 <__aeabi_d2f>
 80030c8:	4603      	mov	r3, r0
 80030ca:	4a89      	ldr	r2, [pc, #548]	@ (80032f0 <updatePID+0x488>)
 80030cc:	6013      	str	r3, [r2, #0]
			left_PWM_value = sign(left_PWM_value) * PWMMin;
 80030ce:	4b86      	ldr	r3, [pc, #536]	@ (80032e8 <updatePID+0x480>)
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	4618      	mov	r0, r3
 80030d4:	f001 fa24 	bl	8004520 <sign>
 80030d8:	4603      	mov	r3, r0
 80030da:	4618      	mov	r0, r3
 80030dc:	f7fd fdd4 	bl	8000c88 <__aeabi_i2f>
 80030e0:	4603      	mov	r3, r0
 80030e2:	4a82      	ldr	r2, [pc, #520]	@ (80032ec <updatePID+0x484>)
 80030e4:	4611      	mov	r1, r2
 80030e6:	4618      	mov	r0, r3
 80030e8:	f7fd fe22 	bl	8000d30 <__aeabi_fmul>
 80030ec:	4603      	mov	r3, r0
 80030ee:	461a      	mov	r2, r3
 80030f0:	4b7d      	ldr	r3, [pc, #500]	@ (80032e8 <updatePID+0x480>)
 80030f2:	601a      	str	r2, [r3, #0]
		}

		if (fabs(right_PWM_value) > 0.01 && fabs(right_PWM_value) < PWMMin)
 80030f4:	4b7e      	ldr	r3, [pc, #504]	@ (80032f0 <updatePID+0x488>)
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80030fc:	4618      	mov	r0, r3
 80030fe:	f7fd f9c7 	bl	8000490 <__aeabi_f2d>
 8003102:	a375      	add	r3, pc, #468	@ (adr r3, 80032d8 <updatePID+0x470>)
 8003104:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003108:	f7fd fcaa 	bl	8000a60 <__aeabi_dcmpgt>
 800310c:	4603      	mov	r3, r0
 800310e:	2b00      	cmp	r3, #0
 8003110:	d058      	beq.n	80031c4 <updatePID+0x35c>
 8003112:	4b77      	ldr	r3, [pc, #476]	@ (80032f0 <updatePID+0x488>)
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800311a:	4a74      	ldr	r2, [pc, #464]	@ (80032ec <updatePID+0x484>)
 800311c:	4611      	mov	r1, r2
 800311e:	4618      	mov	r0, r3
 8003120:	f7fd ffa4 	bl	800106c <__aeabi_fcmplt>
 8003124:	4603      	mov	r3, r0
 8003126:	2b00      	cmp	r3, #0
 8003128:	d04c      	beq.n	80031c4 <updatePID+0x35c>
		{
			left_PWM_value = left_PWM_value - (sign(left_PWM_value) * (PWMMin - fabs(right_PWM_value)));
 800312a:	4b6f      	ldr	r3, [pc, #444]	@ (80032e8 <updatePID+0x480>)
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	4618      	mov	r0, r3
 8003130:	f7fd f9ae 	bl	8000490 <__aeabi_f2d>
 8003134:	4604      	mov	r4, r0
 8003136:	460d      	mov	r5, r1
 8003138:	4b6b      	ldr	r3, [pc, #428]	@ (80032e8 <updatePID+0x480>)
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	4618      	mov	r0, r3
 800313e:	f001 f9ef 	bl	8004520 <sign>
 8003142:	4603      	mov	r3, r0
 8003144:	4618      	mov	r0, r3
 8003146:	f7fd f991 	bl	800046c <__aeabi_i2d>
 800314a:	4680      	mov	r8, r0
 800314c:	4689      	mov	r9, r1
 800314e:	4b67      	ldr	r3, [pc, #412]	@ (80032ec <updatePID+0x484>)
 8003150:	4618      	mov	r0, r3
 8003152:	f7fd f99d 	bl	8000490 <__aeabi_f2d>
 8003156:	4682      	mov	sl, r0
 8003158:	468b      	mov	fp, r1
 800315a:	4b65      	ldr	r3, [pc, #404]	@ (80032f0 <updatePID+0x488>)
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8003162:	4618      	mov	r0, r3
 8003164:	f7fd f994 	bl	8000490 <__aeabi_f2d>
 8003168:	4602      	mov	r2, r0
 800316a:	460b      	mov	r3, r1
 800316c:	4650      	mov	r0, sl
 800316e:	4659      	mov	r1, fp
 8003170:	f7fd f82e 	bl	80001d0 <__aeabi_dsub>
 8003174:	4602      	mov	r2, r0
 8003176:	460b      	mov	r3, r1
 8003178:	4640      	mov	r0, r8
 800317a:	4649      	mov	r1, r9
 800317c:	f7fd f9e0 	bl	8000540 <__aeabi_dmul>
 8003180:	4602      	mov	r2, r0
 8003182:	460b      	mov	r3, r1
 8003184:	4620      	mov	r0, r4
 8003186:	4629      	mov	r1, r5
 8003188:	f7fd f822 	bl	80001d0 <__aeabi_dsub>
 800318c:	4602      	mov	r2, r0
 800318e:	460b      	mov	r3, r1
 8003190:	4610      	mov	r0, r2
 8003192:	4619      	mov	r1, r3
 8003194:	f7fd fc6e 	bl	8000a74 <__aeabi_d2f>
 8003198:	4603      	mov	r3, r0
 800319a:	4a53      	ldr	r2, [pc, #332]	@ (80032e8 <updatePID+0x480>)
 800319c:	6013      	str	r3, [r2, #0]
			right_PWM_value = sign(right_PWM_value) * PWMMin;
 800319e:	4b54      	ldr	r3, [pc, #336]	@ (80032f0 <updatePID+0x488>)
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	4618      	mov	r0, r3
 80031a4:	f001 f9bc 	bl	8004520 <sign>
 80031a8:	4603      	mov	r3, r0
 80031aa:	4618      	mov	r0, r3
 80031ac:	f7fd fd6c 	bl	8000c88 <__aeabi_i2f>
 80031b0:	4603      	mov	r3, r0
 80031b2:	4a4e      	ldr	r2, [pc, #312]	@ (80032ec <updatePID+0x484>)
 80031b4:	4611      	mov	r1, r2
 80031b6:	4618      	mov	r0, r3
 80031b8:	f7fd fdba 	bl	8000d30 <__aeabi_fmul>
 80031bc:	4603      	mov	r3, r0
 80031be:	461a      	mov	r2, r3
 80031c0:	4b4b      	ldr	r3, [pc, #300]	@ (80032f0 <updatePID+0x488>)
 80031c2:	601a      	str	r2, [r3, #0]
		}
	}

	if (fabs(left_PWM_value) > PWM_MAX)
 80031c4:	4b48      	ldr	r3, [pc, #288]	@ (80032e8 <updatePID+0x480>)
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80031cc:	4618      	mov	r0, r3
 80031ce:	f7fd f95f 	bl	8000490 <__aeabi_f2d>
 80031d2:	a343      	add	r3, pc, #268	@ (adr r3, 80032e0 <updatePID+0x478>)
 80031d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80031d8:	f7fd fc42 	bl	8000a60 <__aeabi_dcmpgt>
 80031dc:	4603      	mov	r3, r0
 80031de:	2b00      	cmp	r3, #0
 80031e0:	d016      	beq.n	8003210 <updatePID+0x3a8>
	{
		left_PWM_value = sign(left_PWM_value) * PWM_MAX;
 80031e2:	4b41      	ldr	r3, [pc, #260]	@ (80032e8 <updatePID+0x480>)
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	4618      	mov	r0, r3
 80031e8:	f001 f99a 	bl	8004520 <sign>
 80031ec:	4603      	mov	r3, r0
 80031ee:	4618      	mov	r0, r3
 80031f0:	f7fd f93c 	bl	800046c <__aeabi_i2d>
 80031f4:	a33a      	add	r3, pc, #232	@ (adr r3, 80032e0 <updatePID+0x478>)
 80031f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80031fa:	f7fd f9a1 	bl	8000540 <__aeabi_dmul>
 80031fe:	4602      	mov	r2, r0
 8003200:	460b      	mov	r3, r1
 8003202:	4610      	mov	r0, r2
 8003204:	4619      	mov	r1, r3
 8003206:	f7fd fc35 	bl	8000a74 <__aeabi_d2f>
 800320a:	4603      	mov	r3, r0
 800320c:	4a36      	ldr	r2, [pc, #216]	@ (80032e8 <updatePID+0x480>)
 800320e:	6013      	str	r3, [r2, #0]
	}

	if (fabs(right_PWM_value) > PWM_MAX)
 8003210:	4b37      	ldr	r3, [pc, #220]	@ (80032f0 <updatePID+0x488>)
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8003218:	4618      	mov	r0, r3
 800321a:	f7fd f939 	bl	8000490 <__aeabi_f2d>
 800321e:	a330      	add	r3, pc, #192	@ (adr r3, 80032e0 <updatePID+0x478>)
 8003220:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003224:	f7fd fc1c 	bl	8000a60 <__aeabi_dcmpgt>
 8003228:	4603      	mov	r3, r0
 800322a:	2b00      	cmp	r3, #0
 800322c:	d016      	beq.n	800325c <updatePID+0x3f4>
	{
		right_PWM_value = sign(right_PWM_value) * PWM_MAX;
 800322e:	4b30      	ldr	r3, [pc, #192]	@ (80032f0 <updatePID+0x488>)
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	4618      	mov	r0, r3
 8003234:	f001 f974 	bl	8004520 <sign>
 8003238:	4603      	mov	r3, r0
 800323a:	4618      	mov	r0, r3
 800323c:	f7fd f916 	bl	800046c <__aeabi_i2d>
 8003240:	a327      	add	r3, pc, #156	@ (adr r3, 80032e0 <updatePID+0x478>)
 8003242:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003246:	f7fd f97b 	bl	8000540 <__aeabi_dmul>
 800324a:	4602      	mov	r2, r0
 800324c:	460b      	mov	r3, r1
 800324e:	4610      	mov	r0, r2
 8003250:	4619      	mov	r1, r3
 8003252:	f7fd fc0f 	bl	8000a74 <__aeabi_d2f>
 8003256:	4603      	mov	r3, r0
 8003258:	4a25      	ldr	r2, [pc, #148]	@ (80032f0 <updatePID+0x488>)
 800325a:	6013      	str	r3, [r2, #0]



//////////////////	SET PWM VALUES AND CHECK FOR GOAL REACHED ////////////////////////

	setMotorLPWM(left_PWM_value);
 800325c:	4b22      	ldr	r3, [pc, #136]	@ (80032e8 <updatePID+0x480>)
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	4618      	mov	r0, r3
 8003262:	f7ff fa09 	bl	8002678 <setMotorLPWM>
	setMotorRPWM(right_PWM_value);
 8003266:	4b22      	ldr	r3, [pc, #136]	@ (80032f0 <updatePID+0x488>)
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	4618      	mov	r0, r3
 800326c:	f7ff fa40 	bl	80026f0 <setMotorRPWM>

	if(angleError < 30 && angleError > -30 && distanceError < 30 && distanceError > -30)
 8003270:	4b20      	ldr	r3, [pc, #128]	@ (80032f4 <updatePID+0x48c>)
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	4920      	ldr	r1, [pc, #128]	@ (80032f8 <updatePID+0x490>)
 8003276:	4618      	mov	r0, r3
 8003278:	f7fd fef8 	bl	800106c <__aeabi_fcmplt>
 800327c:	4603      	mov	r3, r0
 800327e:	2b00      	cmp	r3, #0
 8003280:	d020      	beq.n	80032c4 <updatePID+0x45c>
 8003282:	4b1c      	ldr	r3, [pc, #112]	@ (80032f4 <updatePID+0x48c>)
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	491d      	ldr	r1, [pc, #116]	@ (80032fc <updatePID+0x494>)
 8003288:	4618      	mov	r0, r3
 800328a:	f7fd ff0d 	bl	80010a8 <__aeabi_fcmpgt>
 800328e:	4603      	mov	r3, r0
 8003290:	2b00      	cmp	r3, #0
 8003292:	d017      	beq.n	80032c4 <updatePID+0x45c>
 8003294:	4b1a      	ldr	r3, [pc, #104]	@ (8003300 <updatePID+0x498>)
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	4917      	ldr	r1, [pc, #92]	@ (80032f8 <updatePID+0x490>)
 800329a:	4618      	mov	r0, r3
 800329c:	f7fd fee6 	bl	800106c <__aeabi_fcmplt>
 80032a0:	4603      	mov	r3, r0
 80032a2:	2b00      	cmp	r3, #0
 80032a4:	d00e      	beq.n	80032c4 <updatePID+0x45c>
 80032a6:	4b16      	ldr	r3, [pc, #88]	@ (8003300 <updatePID+0x498>)
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	4914      	ldr	r1, [pc, #80]	@ (80032fc <updatePID+0x494>)
 80032ac:	4618      	mov	r0, r3
 80032ae:	f7fd fefb 	bl	80010a8 <__aeabi_fcmpgt>
 80032b2:	4603      	mov	r3, r0
 80032b4:	2b00      	cmp	r3, #0
 80032b6:	d005      	beq.n	80032c4 <updatePID+0x45c>
		goal_reached_timer++;					// Increments goal reached timer when errors are within a certain threshold
 80032b8:	4b12      	ldr	r3, [pc, #72]	@ (8003304 <updatePID+0x49c>)
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	3301      	adds	r3, #1
 80032be:	4a11      	ldr	r2, [pc, #68]	@ (8003304 <updatePID+0x49c>)
 80032c0:	6013      	str	r3, [r2, #0]
 80032c2:	e002      	b.n	80032ca <updatePID+0x462>

	else
		goal_reached_timer = 0;
 80032c4:	4b0f      	ldr	r3, [pc, #60]	@ (8003304 <updatePID+0x49c>)
 80032c6:	2200      	movs	r2, #0
 80032c8:	601a      	str	r2, [r3, #0]

///////////////////// UPDATE PREVIOUS ANGLE AND DISTANCE ERRORS //////////////////////////

	oldDistanceCorrection = distanceCorrection;
 80032ca:	4b0f      	ldr	r3, [pc, #60]	@ (8003308 <updatePID+0x4a0>)
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	4a0f      	ldr	r2, [pc, #60]	@ (800330c <updatePID+0x4a4>)
 80032d0:	6013      	str	r3, [r2, #0]

	for(int i = 9; i > 0; i--)
 80032d2:	2309      	movs	r3, #9
 80032d4:	60fb      	str	r3, [r7, #12]
 80032d6:	e027      	b.n	8003328 <updatePID+0x4c0>
 80032d8:	47ae147b 	.word	0x47ae147b
 80032dc:	3f847ae1 	.word	0x3f847ae1
 80032e0:	66666666 	.word	0x66666666
 80032e4:	3fee6666 	.word	0x3fee6666
 80032e8:	20000468 	.word	0x20000468
 80032ec:	3e99999a 	.word	0x3e99999a
 80032f0:	2000046c 	.word	0x2000046c
 80032f4:	20000394 	.word	0x20000394
 80032f8:	41f00000 	.word	0x41f00000
 80032fc:	c1f00000 	.word	0xc1f00000
 8003300:	200003c8 	.word	0x200003c8
 8003304:	20000470 	.word	0x20000470
 8003308:	200003f8 	.word	0x200003f8
 800330c:	200003fc 	.word	0x200003fc
		oldAngleErrors[i] = oldAngleErrors[i-1];	// Adds the newest angleError to array and shifts everything to the right
 8003310:	68fb      	ldr	r3, [r7, #12]
 8003312:	3b01      	subs	r3, #1
 8003314:	4a2c      	ldr	r2, [pc, #176]	@ (80033c8 <updatePID+0x560>)
 8003316:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800331a:	492b      	ldr	r1, [pc, #172]	@ (80033c8 <updatePID+0x560>)
 800331c:	68fb      	ldr	r3, [r7, #12]
 800331e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	for(int i = 9; i > 0; i--)
 8003322:	68fb      	ldr	r3, [r7, #12]
 8003324:	3b01      	subs	r3, #1
 8003326:	60fb      	str	r3, [r7, #12]
 8003328:	68fb      	ldr	r3, [r7, #12]
 800332a:	2b00      	cmp	r3, #0
 800332c:	dcf0      	bgt.n	8003310 <updatePID+0x4a8>
	oldAngleErrors[0] = angleError;
 800332e:	4b27      	ldr	r3, [pc, #156]	@ (80033cc <updatePID+0x564>)
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	4a25      	ldr	r2, [pc, #148]	@ (80033c8 <updatePID+0x560>)
 8003334:	6013      	str	r3, [r2, #0]

	for(int i = 9; i > 0; i--)
 8003336:	2309      	movs	r3, #9
 8003338:	60bb      	str	r3, [r7, #8]
 800333a:	e00b      	b.n	8003354 <updatePID+0x4ec>
		oldDistanceErrors[i] = oldDistanceErrors[i-1];	// Adds the newest distanceError to array and shifts everything right
 800333c:	68bb      	ldr	r3, [r7, #8]
 800333e:	3b01      	subs	r3, #1
 8003340:	4a23      	ldr	r2, [pc, #140]	@ (80033d0 <updatePID+0x568>)
 8003342:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8003346:	4922      	ldr	r1, [pc, #136]	@ (80033d0 <updatePID+0x568>)
 8003348:	68bb      	ldr	r3, [r7, #8]
 800334a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	for(int i = 9; i > 0; i--)
 800334e:	68bb      	ldr	r3, [r7, #8]
 8003350:	3b01      	subs	r3, #1
 8003352:	60bb      	str	r3, [r7, #8]
 8003354:	68bb      	ldr	r3, [r7, #8]
 8003356:	2b00      	cmp	r3, #0
 8003358:	dcf0      	bgt.n	800333c <updatePID+0x4d4>
	oldDistanceErrors[0] = distanceError;
 800335a:	4b1e      	ldr	r3, [pc, #120]	@ (80033d4 <updatePID+0x56c>)
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	4a1c      	ldr	r2, [pc, #112]	@ (80033d0 <updatePID+0x568>)
 8003360:	6013      	str	r3, [r2, #0]

	for(int i = 9; i > 0; i--)
 8003362:	2309      	movs	r3, #9
 8003364:	607b      	str	r3, [r7, #4]
 8003366:	e00b      	b.n	8003380 <updatePID+0x518>
		old_left_distances[i] = old_left_distances[i-1];
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	3b01      	subs	r3, #1
 800336c:	4a1a      	ldr	r2, [pc, #104]	@ (80033d8 <updatePID+0x570>)
 800336e:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8003372:	4919      	ldr	r1, [pc, #100]	@ (80033d8 <updatePID+0x570>)
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	for(int i = 9; i > 0; i--)
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	3b01      	subs	r3, #1
 800337e:	607b      	str	r3, [r7, #4]
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	2b00      	cmp	r3, #0
 8003384:	dcf0      	bgt.n	8003368 <updatePID+0x500>
	old_left_distances[0] = left_distance;
 8003386:	4b15      	ldr	r3, [pc, #84]	@ (80033dc <updatePID+0x574>)
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	4a13      	ldr	r2, [pc, #76]	@ (80033d8 <updatePID+0x570>)
 800338c:	6013      	str	r3, [r2, #0]

	for(int i = 9; i > 0; i--)
 800338e:	2309      	movs	r3, #9
 8003390:	603b      	str	r3, [r7, #0]
 8003392:	e00b      	b.n	80033ac <updatePID+0x544>
		old_right_distances[i] = old_right_distances[i-1];
 8003394:	683b      	ldr	r3, [r7, #0]
 8003396:	3b01      	subs	r3, #1
 8003398:	4a11      	ldr	r2, [pc, #68]	@ (80033e0 <updatePID+0x578>)
 800339a:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800339e:	4910      	ldr	r1, [pc, #64]	@ (80033e0 <updatePID+0x578>)
 80033a0:	683b      	ldr	r3, [r7, #0]
 80033a2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	for(int i = 9; i > 0; i--)
 80033a6:	683b      	ldr	r3, [r7, #0]
 80033a8:	3b01      	subs	r3, #1
 80033aa:	603b      	str	r3, [r7, #0]
 80033ac:	683b      	ldr	r3, [r7, #0]
 80033ae:	2b00      	cmp	r3, #0
 80033b0:	dcf0      	bgt.n	8003394 <updatePID+0x52c>
	old_right_distances[0] = right_distance;
 80033b2:	4b0c      	ldr	r3, [pc, #48]	@ (80033e4 <updatePID+0x57c>)
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	4a0a      	ldr	r2, [pc, #40]	@ (80033e0 <updatePID+0x578>)
 80033b8:	6013      	str	r3, [r2, #0]
 80033ba:	e000      	b.n	80033be <updatePID+0x556>
		return;
 80033bc:	bf00      	nop

}
 80033be:	3710      	adds	r7, #16
 80033c0:	46bd      	mov	sp, r7
 80033c2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80033c6:	bf00      	nop
 80033c8:	2000039c 	.word	0x2000039c
 80033cc:	20000394 	.word	0x20000394
 80033d0:	200003d0 	.word	0x200003d0
 80033d4:	200003c8 	.word	0x200003c8
 80033d8:	20000408 	.word	0x20000408
 80033dc:	20000400 	.word	0x20000400
 80033e0:	20000438 	.word	0x20000438
 80033e4:	20000430 	.word	0x20000430

080033e8 <PIDdone>:

int8_t PIDdone(){ // There is no bool type in C. True/False values are represented as 1 or 0.
 80033e8:	b580      	push	{r7, lr}
 80033ea:	af00      	add	r7, sp, #0

	if (goal_reached_timer >= 50)
 80033ec:	4b06      	ldr	r3, [pc, #24]	@ (8003408 <PIDdone+0x20>)
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	2b31      	cmp	r3, #49	@ 0x31
 80033f2:	dd06      	ble.n	8003402 <PIDdone+0x1a>
	{
		resetPID();
 80033f4:	f000 f80a 	bl	800340c <resetPID>
		setState(REST);
 80033f8:	2000      	movs	r0, #0
 80033fa:	f7ff f9f5 	bl	80027e8 <setState>
		return 1;
 80033fe:	2301      	movs	r3, #1
 8003400:	e000      	b.n	8003404 <PIDdone+0x1c>
	}
	else
		return 0;
 8003402:	2300      	movs	r3, #0

}
 8003404:	4618      	mov	r0, r3
 8003406:	bd80      	pop	{r7, pc}
 8003408:	20000470 	.word	0x20000470

0800340c <resetPID>:

void resetPID() {
 800340c:	b580      	push	{r7, lr}
 800340e:	b084      	sub	sp, #16
 8003410:	af00      	add	r7, sp, #0

//////////////	RESET ALL ANGLE AND DISTANCE ERRORS TO 0	////////////////
	angleError = 0;
 8003412:	4b41      	ldr	r3, [pc, #260]	@ (8003518 <resetPID+0x10c>)
 8003414:	f04f 0200 	mov.w	r2, #0
 8003418:	601a      	str	r2, [r3, #0]
	oldAngleError = 0;
 800341a:	4b40      	ldr	r3, [pc, #256]	@ (800351c <resetPID+0x110>)
 800341c:	f04f 0200 	mov.w	r2, #0
 8003420:	601a      	str	r2, [r3, #0]
	angleCorrection = 0;
 8003422:	4b3f      	ldr	r3, [pc, #252]	@ (8003520 <resetPID+0x114>)
 8003424:	f04f 0200 	mov.w	r2, #0
 8003428:	601a      	str	r2, [r3, #0]

	for (int i = 0; i < 10; i++)
 800342a:	2300      	movs	r3, #0
 800342c:	60fb      	str	r3, [r7, #12]
 800342e:	e008      	b.n	8003442 <resetPID+0x36>
		oldAngleErrors[i] = 0;
 8003430:	4a3c      	ldr	r2, [pc, #240]	@ (8003524 <resetPID+0x118>)
 8003432:	68fb      	ldr	r3, [r7, #12]
 8003434:	f04f 0100 	mov.w	r1, #0
 8003438:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for (int i = 0; i < 10; i++)
 800343c:	68fb      	ldr	r3, [r7, #12]
 800343e:	3301      	adds	r3, #1
 8003440:	60fb      	str	r3, [r7, #12]
 8003442:	68fb      	ldr	r3, [r7, #12]
 8003444:	2b09      	cmp	r3, #9
 8003446:	ddf3      	ble.n	8003430 <resetPID+0x24>

	distanceError = 0;
 8003448:	4b37      	ldr	r3, [pc, #220]	@ (8003528 <resetPID+0x11c>)
 800344a:	f04f 0200 	mov.w	r2, #0
 800344e:	601a      	str	r2, [r3, #0]
	oldDistanceError = 0;
 8003450:	4b36      	ldr	r3, [pc, #216]	@ (800352c <resetPID+0x120>)
 8003452:	f04f 0200 	mov.w	r2, #0
 8003456:	601a      	str	r2, [r3, #0]
	distanceCorrection = 0;
 8003458:	4b35      	ldr	r3, [pc, #212]	@ (8003530 <resetPID+0x124>)
 800345a:	f04f 0200 	mov.w	r2, #0
 800345e:	601a      	str	r2, [r3, #0]

	for (int i = 0; i < 10; i++)
 8003460:	2300      	movs	r3, #0
 8003462:	60bb      	str	r3, [r7, #8]
 8003464:	e008      	b.n	8003478 <resetPID+0x6c>
		oldDistanceErrors[i] = 0;
 8003466:	4a33      	ldr	r2, [pc, #204]	@ (8003534 <resetPID+0x128>)
 8003468:	68bb      	ldr	r3, [r7, #8]
 800346a:	f04f 0100 	mov.w	r1, #0
 800346e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for (int i = 0; i < 10; i++)
 8003472:	68bb      	ldr	r3, [r7, #8]
 8003474:	3301      	adds	r3, #1
 8003476:	60bb      	str	r3, [r7, #8]
 8003478:	68bb      	ldr	r3, [r7, #8]
 800347a:	2b09      	cmp	r3, #9
 800347c:	ddf3      	ble.n	8003466 <resetPID+0x5a>

	left_distance = 0;
 800347e:	4b2e      	ldr	r3, [pc, #184]	@ (8003538 <resetPID+0x12c>)
 8003480:	f04f 0200 	mov.w	r2, #0
 8003484:	601a      	str	r2, [r3, #0]
	old_left_distance = 0;
 8003486:	4b2d      	ldr	r3, [pc, #180]	@ (800353c <resetPID+0x130>)
 8003488:	f04f 0200 	mov.w	r2, #0
 800348c:	601a      	str	r2, [r3, #0]
	for (int i = 0; i < 10; i++)
 800348e:	2300      	movs	r3, #0
 8003490:	607b      	str	r3, [r7, #4]
 8003492:	e008      	b.n	80034a6 <resetPID+0x9a>
		old_left_distances[i] = 0;
 8003494:	4a2a      	ldr	r2, [pc, #168]	@ (8003540 <resetPID+0x134>)
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	f04f 0100 	mov.w	r1, #0
 800349c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for (int i = 0; i < 10; i++)
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	3301      	adds	r3, #1
 80034a4:	607b      	str	r3, [r7, #4]
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	2b09      	cmp	r3, #9
 80034aa:	ddf3      	ble.n	8003494 <resetPID+0x88>

	right_distance = 0;
 80034ac:	4b25      	ldr	r3, [pc, #148]	@ (8003544 <resetPID+0x138>)
 80034ae:	f04f 0200 	mov.w	r2, #0
 80034b2:	601a      	str	r2, [r3, #0]
	old_right_distance = 0;
 80034b4:	4b24      	ldr	r3, [pc, #144]	@ (8003548 <resetPID+0x13c>)
 80034b6:	f04f 0200 	mov.w	r2, #0
 80034ba:	601a      	str	r2, [r3, #0]
	for (int i = 0; i < 10; i++)
 80034bc:	2300      	movs	r3, #0
 80034be:	603b      	str	r3, [r7, #0]
 80034c0:	e008      	b.n	80034d4 <resetPID+0xc8>
		old_right_distances[i] = 0;
 80034c2:	4a22      	ldr	r2, [pc, #136]	@ (800354c <resetPID+0x140>)
 80034c4:	683b      	ldr	r3, [r7, #0]
 80034c6:	f04f 0100 	mov.w	r1, #0
 80034ca:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for (int i = 0; i < 10; i++)
 80034ce:	683b      	ldr	r3, [r7, #0]
 80034d0:	3301      	adds	r3, #1
 80034d2:	603b      	str	r3, [r7, #0]
 80034d4:	683b      	ldr	r3, [r7, #0]
 80034d6:	2b09      	cmp	r3, #9
 80034d8:	ddf3      	ble.n	80034c2 <resetPID+0xb6>

	IRadjustment = 0;
 80034da:	4b1d      	ldr	r3, [pc, #116]	@ (8003550 <resetPID+0x144>)
 80034dc:	f04f 0200 	mov.w	r2, #0
 80034e0:	601a      	str	r2, [r3, #0]

////////////// 	RESET ALL GOALS AND ENCODER COUNTS TO 0 	///////////////////
	goal_angle = 0;
 80034e2:	4b1c      	ldr	r3, [pc, #112]	@ (8003554 <resetPID+0x148>)
 80034e4:	f04f 0200 	mov.w	r2, #0
 80034e8:	601a      	str	r2, [r3, #0]
	goal_distance = 0;
 80034ea:	4b1b      	ldr	r3, [pc, #108]	@ (8003558 <resetPID+0x14c>)
 80034ec:	f04f 0200 	mov.w	r2, #0
 80034f0:	601a      	str	r2, [r3, #0]
	goal_reached_timer = 0;
 80034f2:	4b1a      	ldr	r3, [pc, #104]	@ (800355c <resetPID+0x150>)
 80034f4:	2200      	movs	r2, #0
 80034f6:	601a      	str	r2, [r3, #0]

	gyro_angle = 0;
 80034f8:	4b19      	ldr	r3, [pc, #100]	@ (8003560 <resetPID+0x154>)
 80034fa:	f04f 0200 	mov.w	r2, #0
 80034fe:	601a      	str	r2, [r3, #0]
	resetEncoders();
 8003500:	f7fe f894 	bl	800162c <resetEncoders>
	resetMotors();
 8003504:	f7ff f930 	bl	8002768 <resetMotors>

	setState(REST);
 8003508:	2000      	movs	r0, #0
 800350a:	f7ff f96d 	bl	80027e8 <setState>

}
 800350e:	bf00      	nop
 8003510:	3710      	adds	r7, #16
 8003512:	46bd      	mov	sp, r7
 8003514:	bd80      	pop	{r7, pc}
 8003516:	bf00      	nop
 8003518:	20000394 	.word	0x20000394
 800351c:	20000398 	.word	0x20000398
 8003520:	200003c4 	.word	0x200003c4
 8003524:	2000039c 	.word	0x2000039c
 8003528:	200003c8 	.word	0x200003c8
 800352c:	200003cc 	.word	0x200003cc
 8003530:	200003f8 	.word	0x200003f8
 8003534:	200003d0 	.word	0x200003d0
 8003538:	20000400 	.word	0x20000400
 800353c:	20000404 	.word	0x20000404
 8003540:	20000408 	.word	0x20000408
 8003544:	20000430 	.word	0x20000430
 8003548:	20000434 	.word	0x20000434
 800354c:	20000438 	.word	0x20000438
 8003550:	20000460 	.word	0x20000460
 8003554:	2000038c 	.word	0x2000038c
 8003558:	20000388 	.word	0x20000388
 800355c:	20000470 	.word	0x20000470
 8003560:	20000474 	.word	0x20000474

08003564 <newCell>:
int16_t vertWall[16][17];

int16_t discovered[16][16];

struct Cell* newCell(int r, int c)           // Acts as a constructor for a cell cuz C is annoying
{
 8003564:	b580      	push	{r7, lr}
 8003566:	b084      	sub	sp, #16
 8003568:	af00      	add	r7, sp, #0
 800356a:	6078      	str	r0, [r7, #4]
 800356c:	6039      	str	r1, [r7, #0]
    struct Cell* p = malloc(sizeof(struct Cell));
 800356e:	2008      	movs	r0, #8
 8003570:	f005 fa7e 	bl	8008a70 <malloc>
 8003574:	4603      	mov	r3, r0
 8003576:	60fb      	str	r3, [r7, #12]
    p->row = r;
 8003578:	68fb      	ldr	r3, [r7, #12]
 800357a:	687a      	ldr	r2, [r7, #4]
 800357c:	601a      	str	r2, [r3, #0]
    p->col = c;
 800357e:	68fb      	ldr	r3, [r7, #12]
 8003580:	683a      	ldr	r2, [r7, #0]
 8003582:	605a      	str	r2, [r3, #4]
    return p;
 8003584:	68fb      	ldr	r3, [r7, #12]
}
 8003586:	4618      	mov	r0, r3
 8003588:	3710      	adds	r7, #16
 800358a:	46bd      	mov	sp, r7
 800358c:	bd80      	pop	{r7, pc}
	...

08003590 <insertQueue>:

void insertQueue(struct Cell* input) {
 8003590:	b480      	push	{r7}
 8003592:	b083      	sub	sp, #12
 8003594:	af00      	add	r7, sp, #0
 8003596:	6078      	str	r0, [r7, #4]
    queue[queueEnd] = input;
 8003598:	4b0f      	ldr	r3, [pc, #60]	@ (80035d8 <insertQueue+0x48>)
 800359a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800359e:	4619      	mov	r1, r3
 80035a0:	4a0e      	ldr	r2, [pc, #56]	@ (80035dc <insertQueue+0x4c>)
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	f842 3021 	str.w	r3, [r2, r1, lsl #2]

    queueEnd++;
 80035a8:	4b0b      	ldr	r3, [pc, #44]	@ (80035d8 <insertQueue+0x48>)
 80035aa:	f9b3 3000 	ldrsh.w	r3, [r3]
 80035ae:	b29b      	uxth	r3, r3
 80035b0:	3301      	adds	r3, #1
 80035b2:	b29b      	uxth	r3, r3
 80035b4:	b21a      	sxth	r2, r3
 80035b6:	4b08      	ldr	r3, [pc, #32]	@ (80035d8 <insertQueue+0x48>)
 80035b8:	801a      	strh	r2, [r3, #0]

    if (queueEnd == 512) {
 80035ba:	4b07      	ldr	r3, [pc, #28]	@ (80035d8 <insertQueue+0x48>)
 80035bc:	f9b3 3000 	ldrsh.w	r3, [r3]
 80035c0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80035c4:	d102      	bne.n	80035cc <insertQueue+0x3c>
        queueEnd = 0;
 80035c6:	4b04      	ldr	r3, [pc, #16]	@ (80035d8 <insertQueue+0x48>)
 80035c8:	2200      	movs	r2, #0
 80035ca:	801a      	strh	r2, [r3, #0]
        //reset cause circular queue
    }
}
 80035cc:	bf00      	nop
 80035ce:	370c      	adds	r7, #12
 80035d0:	46bd      	mov	sp, r7
 80035d2:	bc80      	pop	{r7}
 80035d4:	4770      	bx	lr
 80035d6:	bf00      	nop
 80035d8:	20000e8a 	.word	0x20000e8a
 80035dc:	20000688 	.word	0x20000688

080035e0 <popQueueFront>:

void popQueueFront()
{
 80035e0:	b580      	push	{r7, lr}
 80035e2:	af00      	add	r7, sp, #0
    free(queueFront());
 80035e4:	f000 f81a 	bl	800361c <queueFront>
 80035e8:	4603      	mov	r3, r0
 80035ea:	4618      	mov	r0, r3
 80035ec:	f005 fa48 	bl	8008a80 <free>

    queueStart++;
 80035f0:	4b09      	ldr	r3, [pc, #36]	@ (8003618 <popQueueFront+0x38>)
 80035f2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80035f6:	b29b      	uxth	r3, r3
 80035f8:	3301      	adds	r3, #1
 80035fa:	b29b      	uxth	r3, r3
 80035fc:	b21a      	sxth	r2, r3
 80035fe:	4b06      	ldr	r3, [pc, #24]	@ (8003618 <popQueueFront+0x38>)
 8003600:	801a      	strh	r2, [r3, #0]
    if (queueStart == 512) {
 8003602:	4b05      	ldr	r3, [pc, #20]	@ (8003618 <popQueueFront+0x38>)
 8003604:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003608:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800360c:	d102      	bne.n	8003614 <popQueueFront+0x34>
        queueStart = 0;
 800360e:	4b02      	ldr	r3, [pc, #8]	@ (8003618 <popQueueFront+0x38>)
 8003610:	2200      	movs	r2, #0
 8003612:	801a      	strh	r2, [r3, #0]
        //reset cause circular queue
    }
}
 8003614:	bf00      	nop
 8003616:	bd80      	pop	{r7, pc}
 8003618:	20000e88 	.word	0x20000e88

0800361c <queueFront>:

struct Cell* queueFront()
{
 800361c:	b480      	push	{r7}
 800361e:	af00      	add	r7, sp, #0
    return queue[queueStart];
 8003620:	4b05      	ldr	r3, [pc, #20]	@ (8003638 <queueFront+0x1c>)
 8003622:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003626:	461a      	mov	r2, r3
 8003628:	4b04      	ldr	r3, [pc, #16]	@ (800363c <queueFront+0x20>)
 800362a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
}
 800362e:	4618      	mov	r0, r3
 8003630:	46bd      	mov	sp, r7
 8003632:	bc80      	pop	{r7}
 8003634:	4770      	bx	lr
 8003636:	bf00      	nop
 8003638:	20000e88 	.word	0x20000e88
 800363c:	20000688 	.word	0x20000688

08003640 <initElements>:

void initElements()
{
 8003640:	b580      	push	{r7, lr}
 8003642:	b086      	sub	sp, #24
 8003644:	af00      	add	r7, sp, #0
    currPos = newCell(15, 0);           // Sets current position to row 15, column 0
 8003646:	2100      	movs	r1, #0
 8003648:	200f      	movs	r0, #15
 800364a:	f7ff ff8b 	bl	8003564 <newCell>
 800364e:	4603      	mov	r3, r0
 8003650:	4a34      	ldr	r2, [pc, #208]	@ (8003724 <initElements+0xe4>)
 8003652:	6013      	str	r3, [r2, #0]
    currHead = NORTH;                    // Sets current heading to north
 8003654:	4b34      	ldr	r3, [pc, #208]	@ (8003728 <initElements+0xe8>)
 8003656:	2200      	movs	r2, #0
 8003658:	701a      	strb	r2, [r3, #0]

    if (HAL_GPIO_ReadPin(Switch2_GPIO_Port, Switch2_Pin) == GPIO_PIN_SET)	// This is not the first run and we want to load maze
 800365a:	2104      	movs	r1, #4
 800365c:	4833      	ldr	r0, [pc, #204]	@ (800372c <initElements+0xec>)
 800365e:	f002 fccf 	bl	8006000 <HAL_GPIO_ReadPin>
 8003662:	4603      	mov	r3, r0
 8003664:	2b01      	cmp	r3, #1
 8003666:	d102      	bne.n	800366e <initElements+0x2e>
    {
    	loadMaze();
 8003668:	f000 fc5a 	bl	8003f20 <loadMaze>
 800366c:	e04f      	b.n	800370e <initElements+0xce>
    }
    else																	// We don't want to load maze from memory
    {
        for (int i = 0; i < 17; i++) {
 800366e:	2300      	movs	r3, #0
 8003670:	617b      	str	r3, [r7, #20]
 8003672:	e013      	b.n	800369c <initElements+0x5c>
            for (int j = 0; j < 16; j++) {
 8003674:	2300      	movs	r3, #0
 8003676:	613b      	str	r3, [r7, #16]
 8003678:	e00a      	b.n	8003690 <initElements+0x50>
                horzWall[i][j] = 0;
 800367a:	492d      	ldr	r1, [pc, #180]	@ (8003730 <initElements+0xf0>)
 800367c:	697b      	ldr	r3, [r7, #20]
 800367e:	011a      	lsls	r2, r3, #4
 8003680:	693b      	ldr	r3, [r7, #16]
 8003682:	4413      	add	r3, r2
 8003684:	2200      	movs	r2, #0
 8003686:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
            for (int j = 0; j < 16; j++) {
 800368a:	693b      	ldr	r3, [r7, #16]
 800368c:	3301      	adds	r3, #1
 800368e:	613b      	str	r3, [r7, #16]
 8003690:	693b      	ldr	r3, [r7, #16]
 8003692:	2b0f      	cmp	r3, #15
 8003694:	ddf1      	ble.n	800367a <initElements+0x3a>
        for (int i = 0; i < 17; i++) {
 8003696:	697b      	ldr	r3, [r7, #20]
 8003698:	3301      	adds	r3, #1
 800369a:	617b      	str	r3, [r7, #20]
 800369c:	697b      	ldr	r3, [r7, #20]
 800369e:	2b10      	cmp	r3, #16
 80036a0:	dde8      	ble.n	8003674 <initElements+0x34>
            }
        }
        for (int i = 0; i < 16; i++) {
 80036a2:	2300      	movs	r3, #0
 80036a4:	60fb      	str	r3, [r7, #12]
 80036a6:	e015      	b.n	80036d4 <initElements+0x94>
            for (int j = 0; j < 17; j++) {
 80036a8:	2300      	movs	r3, #0
 80036aa:	60bb      	str	r3, [r7, #8]
 80036ac:	e00c      	b.n	80036c8 <initElements+0x88>
                vertWall[i][j] = 0;
 80036ae:	4921      	ldr	r1, [pc, #132]	@ (8003734 <initElements+0xf4>)
 80036b0:	68fa      	ldr	r2, [r7, #12]
 80036b2:	4613      	mov	r3, r2
 80036b4:	011b      	lsls	r3, r3, #4
 80036b6:	4413      	add	r3, r2
 80036b8:	68ba      	ldr	r2, [r7, #8]
 80036ba:	4413      	add	r3, r2
 80036bc:	2200      	movs	r2, #0
 80036be:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
            for (int j = 0; j < 17; j++) {
 80036c2:	68bb      	ldr	r3, [r7, #8]
 80036c4:	3301      	adds	r3, #1
 80036c6:	60bb      	str	r3, [r7, #8]
 80036c8:	68bb      	ldr	r3, [r7, #8]
 80036ca:	2b10      	cmp	r3, #16
 80036cc:	ddef      	ble.n	80036ae <initElements+0x6e>
        for (int i = 0; i < 16; i++) {
 80036ce:	68fb      	ldr	r3, [r7, #12]
 80036d0:	3301      	adds	r3, #1
 80036d2:	60fb      	str	r3, [r7, #12]
 80036d4:	68fb      	ldr	r3, [r7, #12]
 80036d6:	2b0f      	cmp	r3, #15
 80036d8:	dde6      	ble.n	80036a8 <initElements+0x68>
            }
        }
		for (int i = 0; i < 16; i++) {
 80036da:	2300      	movs	r3, #0
 80036dc:	607b      	str	r3, [r7, #4]
 80036de:	e013      	b.n	8003708 <initElements+0xc8>
			for (int j = 0; j < 16; j++) {
 80036e0:	2300      	movs	r3, #0
 80036e2:	603b      	str	r3, [r7, #0]
 80036e4:	e00a      	b.n	80036fc <initElements+0xbc>
				discovered[i][j] = 0;
 80036e6:	4914      	ldr	r1, [pc, #80]	@ (8003738 <initElements+0xf8>)
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	011a      	lsls	r2, r3, #4
 80036ec:	683b      	ldr	r3, [r7, #0]
 80036ee:	4413      	add	r3, r2
 80036f0:	2200      	movs	r2, #0
 80036f2:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
			for (int j = 0; j < 16; j++) {
 80036f6:	683b      	ldr	r3, [r7, #0]
 80036f8:	3301      	adds	r3, #1
 80036fa:	603b      	str	r3, [r7, #0]
 80036fc:	683b      	ldr	r3, [r7, #0]
 80036fe:	2b0f      	cmp	r3, #15
 8003700:	ddf1      	ble.n	80036e6 <initElements+0xa6>
		for (int i = 0; i < 16; i++) {
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	3301      	adds	r3, #1
 8003706:	607b      	str	r3, [r7, #4]
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	2b0f      	cmp	r3, #15
 800370c:	dde8      	ble.n	80036e0 <initElements+0xa0>
			}
		}
    }

    queueStart = 0;
 800370e:	4b0b      	ldr	r3, [pc, #44]	@ (800373c <initElements+0xfc>)
 8003710:	2200      	movs	r2, #0
 8003712:	801a      	strh	r2, [r3, #0]
    queueEnd = 0;
 8003714:	4b0a      	ldr	r3, [pc, #40]	@ (8003740 <initElements+0x100>)
 8003716:	2200      	movs	r2, #0
 8003718:	801a      	strh	r2, [r3, #0]
}
 800371a:	bf00      	nop
 800371c:	3718      	adds	r7, #24
 800371e:	46bd      	mov	sp, r7
 8003720:	bd80      	pop	{r7, pc}
 8003722:	bf00      	nop
 8003724:	20000480 	.word	0x20000480
 8003728:	20000484 	.word	0x20000484
 800372c:	40020c00 	.word	0x40020c00
 8003730:	20000e8c 	.word	0x20000e8c
 8003734:	200010ac 	.word	0x200010ac
 8003738:	200012cc 	.word	0x200012cc
 800373c:	20000e88 	.word	0x20000e88
 8003740:	20000e8a 	.word	0x20000e8a

08003744 <setWall>:

void setWall(int dir)
{
 8003744:	b480      	push	{r7}
 8003746:	b083      	sub	sp, #12
 8003748:	af00      	add	r7, sp, #0
 800374a:	6078      	str	r0, [r7, #4]
    switch (dir)
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	2b03      	cmp	r3, #3
 8003750:	d844      	bhi.n	80037dc <setWall+0x98>
 8003752:	a201      	add	r2, pc, #4	@ (adr r2, 8003758 <setWall+0x14>)
 8003754:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003758:	08003769 	.word	0x08003769
 800375c:	08003783 	.word	0x08003783
 8003760:	080037a3 	.word	0x080037a3
 8003764:	080037bf 	.word	0x080037bf
    {
    case NORTH:
        horzWall[currPos->row][currPos->col] = 1;   // Sets the 2D array value to 1 to represent true (there's no bool type in C)
 8003768:	4b1f      	ldr	r3, [pc, #124]	@ (80037e8 <setWall+0xa4>)
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	681a      	ldr	r2, [r3, #0]
 800376e:	4b1e      	ldr	r3, [pc, #120]	@ (80037e8 <setWall+0xa4>)
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	685b      	ldr	r3, [r3, #4]
 8003774:	491d      	ldr	r1, [pc, #116]	@ (80037ec <setWall+0xa8>)
 8003776:	0112      	lsls	r2, r2, #4
 8003778:	4413      	add	r3, r2
 800377a:	2201      	movs	r2, #1
 800377c:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
        break;
 8003780:	e02c      	b.n	80037dc <setWall+0x98>
    case EAST:
        vertWall[currPos->row][currPos->col + 1] = 1;   // May need to check 2D array logic my head hurts lol
 8003782:	4b19      	ldr	r3, [pc, #100]	@ (80037e8 <setWall+0xa4>)
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	681a      	ldr	r2, [r3, #0]
 8003788:	4b17      	ldr	r3, [pc, #92]	@ (80037e8 <setWall+0xa4>)
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	685b      	ldr	r3, [r3, #4]
 800378e:	1c59      	adds	r1, r3, #1
 8003790:	4817      	ldr	r0, [pc, #92]	@ (80037f0 <setWall+0xac>)
 8003792:	4613      	mov	r3, r2
 8003794:	011b      	lsls	r3, r3, #4
 8003796:	4413      	add	r3, r2
 8003798:	440b      	add	r3, r1
 800379a:	2201      	movs	r2, #1
 800379c:	f820 2013 	strh.w	r2, [r0, r3, lsl #1]
        break;
 80037a0:	e01c      	b.n	80037dc <setWall+0x98>
    case SOUTH:
        horzWall[currPos->row + 1][currPos->col] = 1;
 80037a2:	4b11      	ldr	r3, [pc, #68]	@ (80037e8 <setWall+0xa4>)
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	1c5a      	adds	r2, r3, #1
 80037aa:	4b0f      	ldr	r3, [pc, #60]	@ (80037e8 <setWall+0xa4>)
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	685b      	ldr	r3, [r3, #4]
 80037b0:	490e      	ldr	r1, [pc, #56]	@ (80037ec <setWall+0xa8>)
 80037b2:	0112      	lsls	r2, r2, #4
 80037b4:	4413      	add	r3, r2
 80037b6:	2201      	movs	r2, #1
 80037b8:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
        break;
 80037bc:	e00e      	b.n	80037dc <setWall+0x98>
    case WEST:
        vertWall[currPos->row][currPos->col] = 1;
 80037be:	4b0a      	ldr	r3, [pc, #40]	@ (80037e8 <setWall+0xa4>)
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	681a      	ldr	r2, [r3, #0]
 80037c4:	4b08      	ldr	r3, [pc, #32]	@ (80037e8 <setWall+0xa4>)
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	6859      	ldr	r1, [r3, #4]
 80037ca:	4809      	ldr	r0, [pc, #36]	@ (80037f0 <setWall+0xac>)
 80037cc:	4613      	mov	r3, r2
 80037ce:	011b      	lsls	r3, r3, #4
 80037d0:	4413      	add	r3, r2
 80037d2:	440b      	add	r3, r1
 80037d4:	2201      	movs	r2, #1
 80037d6:	f820 2013 	strh.w	r2, [r0, r3, lsl #1]
        break;
 80037da:	bf00      	nop
    }
}
 80037dc:	bf00      	nop
 80037de:	370c      	adds	r7, #12
 80037e0:	46bd      	mov	sp, r7
 80037e2:	bc80      	pop	{r7}
 80037e4:	4770      	bx	lr
 80037e6:	bf00      	nop
 80037e8:	20000480 	.word	0x20000480
 80037ec:	20000e8c 	.word	0x20000e8c
 80037f0:	200010ac 	.word	0x200010ac

080037f4 <detectWalls>:

void detectWalls()
{
 80037f4:	b580      	push	{r7, lr}
 80037f6:	af00      	add	r7, sp, #0
    switch (currHead)
 80037f8:	4b44      	ldr	r3, [pc, #272]	@ (800390c <detectWalls+0x118>)
 80037fa:	781b      	ldrb	r3, [r3, #0]
 80037fc:	2b03      	cmp	r3, #3
 80037fe:	d876      	bhi.n	80038ee <detectWalls+0xfa>
 8003800:	a201      	add	r2, pc, #4	@ (adr r2, 8003808 <detectWalls+0x14>)
 8003802:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003806:	bf00      	nop
 8003808:	08003819 	.word	0x08003819
 800380c:	0800384b 	.word	0x0800384b
 8003810:	0800387d 	.word	0x0800387d
 8003814:	080038af 	.word	0x080038af
    {
    case NORTH:
        if (frontWallCheck())
 8003818:	f000 fe66 	bl	80044e8 <frontWallCheck>
 800381c:	4603      	mov	r3, r0
 800381e:	2b00      	cmp	r3, #0
 8003820:	d002      	beq.n	8003828 <detectWalls+0x34>
        {
            setWall(NORTH);
 8003822:	2000      	movs	r0, #0
 8003824:	f7ff ff8e 	bl	8003744 <setWall>
        }
        if (leftWallCheck())
 8003828:	f000 fe26 	bl	8004478 <leftWallCheck>
 800382c:	4603      	mov	r3, r0
 800382e:	2b00      	cmp	r3, #0
 8003830:	d002      	beq.n	8003838 <detectWalls+0x44>
        {
            setWall(WEST);
 8003832:	2003      	movs	r0, #3
 8003834:	f7ff ff86 	bl	8003744 <setWall>
        }
        if (rightWallCheck())
 8003838:	f000 fe3a 	bl	80044b0 <rightWallCheck>
 800383c:	4603      	mov	r3, r0
 800383e:	2b00      	cmp	r3, #0
 8003840:	d04e      	beq.n	80038e0 <detectWalls+0xec>
        {
            setWall(EAST);
 8003842:	2001      	movs	r0, #1
 8003844:	f7ff ff7e 	bl	8003744 <setWall>
        }
        break;
 8003848:	e04a      	b.n	80038e0 <detectWalls+0xec>
    case EAST:
        if (frontWallCheck())
 800384a:	f000 fe4d 	bl	80044e8 <frontWallCheck>
 800384e:	4603      	mov	r3, r0
 8003850:	2b00      	cmp	r3, #0
 8003852:	d002      	beq.n	800385a <detectWalls+0x66>
        {
            setWall(EAST);
 8003854:	2001      	movs	r0, #1
 8003856:	f7ff ff75 	bl	8003744 <setWall>
        }
        if (leftWallCheck())
 800385a:	f000 fe0d 	bl	8004478 <leftWallCheck>
 800385e:	4603      	mov	r3, r0
 8003860:	2b00      	cmp	r3, #0
 8003862:	d002      	beq.n	800386a <detectWalls+0x76>
        {
            setWall(NORTH);
 8003864:	2000      	movs	r0, #0
 8003866:	f7ff ff6d 	bl	8003744 <setWall>
        }
        if (rightWallCheck())
 800386a:	f000 fe21 	bl	80044b0 <rightWallCheck>
 800386e:	4603      	mov	r3, r0
 8003870:	2b00      	cmp	r3, #0
 8003872:	d037      	beq.n	80038e4 <detectWalls+0xf0>
        {
            setWall(SOUTH);
 8003874:	2002      	movs	r0, #2
 8003876:	f7ff ff65 	bl	8003744 <setWall>
        }
        break;
 800387a:	e033      	b.n	80038e4 <detectWalls+0xf0>
    case SOUTH:
        if (frontWallCheck())
 800387c:	f000 fe34 	bl	80044e8 <frontWallCheck>
 8003880:	4603      	mov	r3, r0
 8003882:	2b00      	cmp	r3, #0
 8003884:	d002      	beq.n	800388c <detectWalls+0x98>
        {
            setWall(SOUTH);
 8003886:	2002      	movs	r0, #2
 8003888:	f7ff ff5c 	bl	8003744 <setWall>
        }
        if (leftWallCheck())
 800388c:	f000 fdf4 	bl	8004478 <leftWallCheck>
 8003890:	4603      	mov	r3, r0
 8003892:	2b00      	cmp	r3, #0
 8003894:	d002      	beq.n	800389c <detectWalls+0xa8>
        {
            setWall(EAST);
 8003896:	2001      	movs	r0, #1
 8003898:	f7ff ff54 	bl	8003744 <setWall>
        }
        if (rightWallCheck())
 800389c:	f000 fe08 	bl	80044b0 <rightWallCheck>
 80038a0:	4603      	mov	r3, r0
 80038a2:	2b00      	cmp	r3, #0
 80038a4:	d020      	beq.n	80038e8 <detectWalls+0xf4>
        {
            setWall(WEST);
 80038a6:	2003      	movs	r0, #3
 80038a8:	f7ff ff4c 	bl	8003744 <setWall>
        }
        break;
 80038ac:	e01c      	b.n	80038e8 <detectWalls+0xf4>
    case WEST:
        if (frontWallCheck())
 80038ae:	f000 fe1b 	bl	80044e8 <frontWallCheck>
 80038b2:	4603      	mov	r3, r0
 80038b4:	2b00      	cmp	r3, #0
 80038b6:	d002      	beq.n	80038be <detectWalls+0xca>
        {
            setWall(WEST);
 80038b8:	2003      	movs	r0, #3
 80038ba:	f7ff ff43 	bl	8003744 <setWall>
        }
        if (leftWallCheck())
 80038be:	f000 fddb 	bl	8004478 <leftWallCheck>
 80038c2:	4603      	mov	r3, r0
 80038c4:	2b00      	cmp	r3, #0
 80038c6:	d002      	beq.n	80038ce <detectWalls+0xda>
        {
            setWall(SOUTH);
 80038c8:	2002      	movs	r0, #2
 80038ca:	f7ff ff3b 	bl	8003744 <setWall>
        }
        if (rightWallCheck())
 80038ce:	f000 fdef 	bl	80044b0 <rightWallCheck>
 80038d2:	4603      	mov	r3, r0
 80038d4:	2b00      	cmp	r3, #0
 80038d6:	d009      	beq.n	80038ec <detectWalls+0xf8>
        {
            setWall(NORTH);
 80038d8:	2000      	movs	r0, #0
 80038da:	f7ff ff33 	bl	8003744 <setWall>
        }
        break;
 80038de:	e005      	b.n	80038ec <detectWalls+0xf8>
        break;
 80038e0:	bf00      	nop
 80038e2:	e004      	b.n	80038ee <detectWalls+0xfa>
        break;
 80038e4:	bf00      	nop
 80038e6:	e002      	b.n	80038ee <detectWalls+0xfa>
        break;
 80038e8:	bf00      	nop
 80038ea:	e000      	b.n	80038ee <detectWalls+0xfa>
        break;
 80038ec:	bf00      	nop
    }

    discovered[currPos->row][currPos->col] = 1;		// Mark current cell as discovered
 80038ee:	4b08      	ldr	r3, [pc, #32]	@ (8003910 <detectWalls+0x11c>)
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	681a      	ldr	r2, [r3, #0]
 80038f4:	4b06      	ldr	r3, [pc, #24]	@ (8003910 <detectWalls+0x11c>)
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	685b      	ldr	r3, [r3, #4]
 80038fa:	4906      	ldr	r1, [pc, #24]	@ (8003914 <detectWalls+0x120>)
 80038fc:	0112      	lsls	r2, r2, #4
 80038fe:	4413      	add	r3, r2
 8003900:	2201      	movs	r2, #1
 8003902:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
}
 8003906:	bf00      	nop
 8003908:	bd80      	pop	{r7, pc}
 800390a:	bf00      	nop
 800390c:	20000484 	.word	0x20000484
 8003910:	20000480 	.word	0x20000480
 8003914:	200012cc 	.word	0x200012cc

08003918 <recalculate>:

void recalculate()
{
 8003918:	b580      	push	{r7, lr}
 800391a:	b086      	sub	sp, #24
 800391c:	af00      	add	r7, sp, #0
    queueStart = 0;
 800391e:	4bab      	ldr	r3, [pc, #684]	@ (8003bcc <recalculate+0x2b4>)
 8003920:	2200      	movs	r2, #0
 8003922:	801a      	strh	r2, [r3, #0]
    queueEnd = 0;
 8003924:	4baa      	ldr	r3, [pc, #680]	@ (8003bd0 <recalculate+0x2b8>)
 8003926:	2200      	movs	r2, #0
 8003928:	801a      	strh	r2, [r3, #0]

    // Mark all cells as -1, meaning that they have not had their Manhattan set yet
    for (int j = 0; j < 16; j++)
 800392a:	2300      	movs	r3, #0
 800392c:	617b      	str	r3, [r7, #20]
 800392e:	e014      	b.n	800395a <recalculate+0x42>
    {
        for (int i = 0; i < 16; i++)
 8003930:	2300      	movs	r3, #0
 8003932:	613b      	str	r3, [r7, #16]
 8003934:	e00b      	b.n	800394e <recalculate+0x36>
        {
            Manhattans[i][j] = -1;
 8003936:	49a7      	ldr	r1, [pc, #668]	@ (8003bd4 <recalculate+0x2bc>)
 8003938:	693b      	ldr	r3, [r7, #16]
 800393a:	011a      	lsls	r2, r3, #4
 800393c:	697b      	ldr	r3, [r7, #20]
 800393e:	4413      	add	r3, r2
 8003940:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8003944:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
        for (int i = 0; i < 16; i++)
 8003948:	693b      	ldr	r3, [r7, #16]
 800394a:	3301      	adds	r3, #1
 800394c:	613b      	str	r3, [r7, #16]
 800394e:	693b      	ldr	r3, [r7, #16]
 8003950:	2b0f      	cmp	r3, #15
 8003952:	ddf0      	ble.n	8003936 <recalculate+0x1e>
    for (int j = 0; j < 16; j++)
 8003954:	697b      	ldr	r3, [r7, #20]
 8003956:	3301      	adds	r3, #1
 8003958:	617b      	str	r3, [r7, #20]
 800395a:	697b      	ldr	r3, [r7, #20]
 800395c:	2b0f      	cmp	r3, #15
 800395e:	dde7      	ble.n	8003930 <recalculate+0x18>
        }
    }

    if(goToCenter)
 8003960:	4b9d      	ldr	r3, [pc, #628]	@ (8003bd8 <recalculate+0x2c0>)
 8003962:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003966:	2b00      	cmp	r3, #0
 8003968:	d030      	beq.n	80039cc <recalculate+0xb4>
    {
        // Set middle four manhattan distances to 0, and insert all 4 into queue (set middle as destination)
       Manhattans[7][7] = 0;
 800396a:	4b9a      	ldr	r3, [pc, #616]	@ (8003bd4 <recalculate+0x2bc>)
 800396c:	2200      	movs	r2, #0
 800396e:	f8a3 20ee 	strh.w	r2, [r3, #238]	@ 0xee
       Manhattans[7][8] = 0;
 8003972:	4b98      	ldr	r3, [pc, #608]	@ (8003bd4 <recalculate+0x2bc>)
 8003974:	2200      	movs	r2, #0
 8003976:	f8a3 20f0 	strh.w	r2, [r3, #240]	@ 0xf0
       Manhattans[8][7] = 0;
 800397a:	4b96      	ldr	r3, [pc, #600]	@ (8003bd4 <recalculate+0x2bc>)
 800397c:	2200      	movs	r2, #0
 800397e:	f8a3 210e 	strh.w	r2, [r3, #270]	@ 0x10e
       Manhattans[8][8] = 0;
 8003982:	4b94      	ldr	r3, [pc, #592]	@ (8003bd4 <recalculate+0x2bc>)
 8003984:	2200      	movs	r2, #0
 8003986:	f8a3 2110 	strh.w	r2, [r3, #272]	@ 0x110
       insertQueue(newCell(7, 7));
 800398a:	2107      	movs	r1, #7
 800398c:	2007      	movs	r0, #7
 800398e:	f7ff fde9 	bl	8003564 <newCell>
 8003992:	4603      	mov	r3, r0
 8003994:	4618      	mov	r0, r3
 8003996:	f7ff fdfb 	bl	8003590 <insertQueue>
       insertQueue(newCell(7, 8));
 800399a:	2108      	movs	r1, #8
 800399c:	2007      	movs	r0, #7
 800399e:	f7ff fde1 	bl	8003564 <newCell>
 80039a2:	4603      	mov	r3, r0
 80039a4:	4618      	mov	r0, r3
 80039a6:	f7ff fdf3 	bl	8003590 <insertQueue>
       insertQueue(newCell(8, 7));
 80039aa:	2107      	movs	r1, #7
 80039ac:	2008      	movs	r0, #8
 80039ae:	f7ff fdd9 	bl	8003564 <newCell>
 80039b2:	4603      	mov	r3, r0
 80039b4:	4618      	mov	r0, r3
 80039b6:	f7ff fdeb 	bl	8003590 <insertQueue>
       insertQueue(newCell(8, 8));
 80039ba:	2108      	movs	r1, #8
 80039bc:	2008      	movs	r0, #8
 80039be:	f7ff fdd1 	bl	8003564 <newCell>
 80039c2:	4603      	mov	r3, r0
 80039c4:	4618      	mov	r0, r3
 80039c6:	f7ff fde3 	bl	8003590 <insertQueue>
 80039ca:	e0f1      	b.n	8003bb0 <recalculate+0x298>
    }

    else
    {
        // Set starting cell to 0, insert starting cell into queue (set start as destination)
        Manhattans[15][0] = 0;
 80039cc:	4b81      	ldr	r3, [pc, #516]	@ (8003bd4 <recalculate+0x2bc>)
 80039ce:	2200      	movs	r2, #0
 80039d0:	f8a3 21e0 	strh.w	r2, [r3, #480]	@ 0x1e0
        insertQueue(newCell(15, 0));
 80039d4:	2100      	movs	r1, #0
 80039d6:	200f      	movs	r0, #15
 80039d8:	f7ff fdc4 	bl	8003564 <newCell>
 80039dc:	4603      	mov	r3, r0
 80039de:	4618      	mov	r0, r3
 80039e0:	f7ff fdd6 	bl	8003590 <insertQueue>
    }


    //while queue is not empty
    while (queueStart != queueEnd) {
 80039e4:	e0e4      	b.n	8003bb0 <recalculate+0x298>

        struct Cell* currElement = queueFront();
 80039e6:	f7ff fe19 	bl	800361c <queueFront>
 80039ea:	60f8      	str	r0, [r7, #12]

        int currRow = currElement->row;
 80039ec:	68fb      	ldr	r3, [r7, #12]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	60bb      	str	r3, [r7, #8]
        int currCol = currElement->col;
 80039f2:	68fb      	ldr	r3, [r7, #12]
 80039f4:	685b      	ldr	r3, [r3, #4]
 80039f6:	607b      	str	r3, [r7, #4]

        // For all accessable neighbors with no set Manhattan distance, add cell to queue and set Manhattan to current Manhattan + 1

        //north wall
        if (currRow > 0 && horzWall[currRow][currCol] != 1 && Manhattans[currRow - 1][currCol] == -1) {
 80039f8:	68bb      	ldr	r3, [r7, #8]
 80039fa:	2b00      	cmp	r3, #0
 80039fc:	dd31      	ble.n	8003a62 <recalculate+0x14a>
 80039fe:	4977      	ldr	r1, [pc, #476]	@ (8003bdc <recalculate+0x2c4>)
 8003a00:	68bb      	ldr	r3, [r7, #8]
 8003a02:	011a      	lsls	r2, r3, #4
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	4413      	add	r3, r2
 8003a08:	f931 3013 	ldrsh.w	r3, [r1, r3, lsl #1]
 8003a0c:	2b01      	cmp	r3, #1
 8003a0e:	d028      	beq.n	8003a62 <recalculate+0x14a>
 8003a10:	68bb      	ldr	r3, [r7, #8]
 8003a12:	3b01      	subs	r3, #1
 8003a14:	496f      	ldr	r1, [pc, #444]	@ (8003bd4 <recalculate+0x2bc>)
 8003a16:	011a      	lsls	r2, r3, #4
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	4413      	add	r3, r2
 8003a1c:	f931 3013 	ldrsh.w	r3, [r1, r3, lsl #1]
 8003a20:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a24:	d11d      	bne.n	8003a62 <recalculate+0x14a>
            Manhattans[currRow - 1][currCol] = Manhattans[currRow][currCol] + 1;
 8003a26:	496b      	ldr	r1, [pc, #428]	@ (8003bd4 <recalculate+0x2bc>)
 8003a28:	68bb      	ldr	r3, [r7, #8]
 8003a2a:	011a      	lsls	r2, r3, #4
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	4413      	add	r3, r2
 8003a30:	f931 3013 	ldrsh.w	r3, [r1, r3, lsl #1]
 8003a34:	b29b      	uxth	r3, r3
 8003a36:	3301      	adds	r3, #1
 8003a38:	b29a      	uxth	r2, r3
 8003a3a:	68bb      	ldr	r3, [r7, #8]
 8003a3c:	3b01      	subs	r3, #1
 8003a3e:	b210      	sxth	r0, r2
 8003a40:	4964      	ldr	r1, [pc, #400]	@ (8003bd4 <recalculate+0x2bc>)
 8003a42:	011a      	lsls	r2, r3, #4
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	4413      	add	r3, r2
 8003a48:	4602      	mov	r2, r0
 8003a4a:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
            insertQueue(newCell(currRow - 1, currCol));
 8003a4e:	68bb      	ldr	r3, [r7, #8]
 8003a50:	3b01      	subs	r3, #1
 8003a52:	6879      	ldr	r1, [r7, #4]
 8003a54:	4618      	mov	r0, r3
 8003a56:	f7ff fd85 	bl	8003564 <newCell>
 8003a5a:	4603      	mov	r3, r0
 8003a5c:	4618      	mov	r0, r3
 8003a5e:	f7ff fd97 	bl	8003590 <insertQueue>
        }
        //east wall
        if (currCol < 15 && vertWall[currRow][currCol + 1] != 1 && Manhattans[currRow][currCol + 1] == -1) {
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	2b0e      	cmp	r3, #14
 8003a66:	dc34      	bgt.n	8003ad2 <recalculate+0x1ba>
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	1c59      	adds	r1, r3, #1
 8003a6c:	485c      	ldr	r0, [pc, #368]	@ (8003be0 <recalculate+0x2c8>)
 8003a6e:	68ba      	ldr	r2, [r7, #8]
 8003a70:	4613      	mov	r3, r2
 8003a72:	011b      	lsls	r3, r3, #4
 8003a74:	4413      	add	r3, r2
 8003a76:	440b      	add	r3, r1
 8003a78:	f930 3013 	ldrsh.w	r3, [r0, r3, lsl #1]
 8003a7c:	2b01      	cmp	r3, #1
 8003a7e:	d028      	beq.n	8003ad2 <recalculate+0x1ba>
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	3301      	adds	r3, #1
 8003a84:	4953      	ldr	r1, [pc, #332]	@ (8003bd4 <recalculate+0x2bc>)
 8003a86:	68ba      	ldr	r2, [r7, #8]
 8003a88:	0112      	lsls	r2, r2, #4
 8003a8a:	4413      	add	r3, r2
 8003a8c:	f931 3013 	ldrsh.w	r3, [r1, r3, lsl #1]
 8003a90:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a94:	d11d      	bne.n	8003ad2 <recalculate+0x1ba>
            Manhattans[currRow][currCol + 1] = Manhattans[currRow][currCol] + 1;
 8003a96:	494f      	ldr	r1, [pc, #316]	@ (8003bd4 <recalculate+0x2bc>)
 8003a98:	68bb      	ldr	r3, [r7, #8]
 8003a9a:	011a      	lsls	r2, r3, #4
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	4413      	add	r3, r2
 8003aa0:	f931 3013 	ldrsh.w	r3, [r1, r3, lsl #1]
 8003aa4:	b29b      	uxth	r3, r3
 8003aa6:	3301      	adds	r3, #1
 8003aa8:	b29a      	uxth	r2, r3
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	3301      	adds	r3, #1
 8003aae:	b210      	sxth	r0, r2
 8003ab0:	4948      	ldr	r1, [pc, #288]	@ (8003bd4 <recalculate+0x2bc>)
 8003ab2:	68ba      	ldr	r2, [r7, #8]
 8003ab4:	0112      	lsls	r2, r2, #4
 8003ab6:	4413      	add	r3, r2
 8003ab8:	4602      	mov	r2, r0
 8003aba:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
            insertQueue(newCell(currRow, currCol + 1));
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	3301      	adds	r3, #1
 8003ac2:	4619      	mov	r1, r3
 8003ac4:	68b8      	ldr	r0, [r7, #8]
 8003ac6:	f7ff fd4d 	bl	8003564 <newCell>
 8003aca:	4603      	mov	r3, r0
 8003acc:	4618      	mov	r0, r3
 8003ace:	f7ff fd5f 	bl	8003590 <insertQueue>
        }
        //south wall
        if (currRow < 15 && horzWall[currRow + 1][currCol] != 1 && Manhattans[currRow + 1][currCol] == -1) {
 8003ad2:	68bb      	ldr	r3, [r7, #8]
 8003ad4:	2b0e      	cmp	r3, #14
 8003ad6:	dc32      	bgt.n	8003b3e <recalculate+0x226>
 8003ad8:	68bb      	ldr	r3, [r7, #8]
 8003ada:	3301      	adds	r3, #1
 8003adc:	493f      	ldr	r1, [pc, #252]	@ (8003bdc <recalculate+0x2c4>)
 8003ade:	011a      	lsls	r2, r3, #4
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	4413      	add	r3, r2
 8003ae4:	f931 3013 	ldrsh.w	r3, [r1, r3, lsl #1]
 8003ae8:	2b01      	cmp	r3, #1
 8003aea:	d028      	beq.n	8003b3e <recalculate+0x226>
 8003aec:	68bb      	ldr	r3, [r7, #8]
 8003aee:	3301      	adds	r3, #1
 8003af0:	4938      	ldr	r1, [pc, #224]	@ (8003bd4 <recalculate+0x2bc>)
 8003af2:	011a      	lsls	r2, r3, #4
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	4413      	add	r3, r2
 8003af8:	f931 3013 	ldrsh.w	r3, [r1, r3, lsl #1]
 8003afc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003b00:	d11d      	bne.n	8003b3e <recalculate+0x226>
            Manhattans[currRow + 1][currCol] = Manhattans[currRow][currCol] + 1;
 8003b02:	4934      	ldr	r1, [pc, #208]	@ (8003bd4 <recalculate+0x2bc>)
 8003b04:	68bb      	ldr	r3, [r7, #8]
 8003b06:	011a      	lsls	r2, r3, #4
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	4413      	add	r3, r2
 8003b0c:	f931 3013 	ldrsh.w	r3, [r1, r3, lsl #1]
 8003b10:	b29b      	uxth	r3, r3
 8003b12:	3301      	adds	r3, #1
 8003b14:	b29a      	uxth	r2, r3
 8003b16:	68bb      	ldr	r3, [r7, #8]
 8003b18:	3301      	adds	r3, #1
 8003b1a:	b210      	sxth	r0, r2
 8003b1c:	492d      	ldr	r1, [pc, #180]	@ (8003bd4 <recalculate+0x2bc>)
 8003b1e:	011a      	lsls	r2, r3, #4
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	4413      	add	r3, r2
 8003b24:	4602      	mov	r2, r0
 8003b26:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
            insertQueue(newCell(currRow + 1, currCol));
 8003b2a:	68bb      	ldr	r3, [r7, #8]
 8003b2c:	3301      	adds	r3, #1
 8003b2e:	6879      	ldr	r1, [r7, #4]
 8003b30:	4618      	mov	r0, r3
 8003b32:	f7ff fd17 	bl	8003564 <newCell>
 8003b36:	4603      	mov	r3, r0
 8003b38:	4618      	mov	r0, r3
 8003b3a:	f7ff fd29 	bl	8003590 <insertQueue>
        }
        //west wall
        if (currCol > 0 && vertWall[currRow][currCol] != 1 && Manhattans[currRow][currCol - 1] == -1) {
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	2b00      	cmp	r3, #0
 8003b42:	dd33      	ble.n	8003bac <recalculate+0x294>
 8003b44:	4926      	ldr	r1, [pc, #152]	@ (8003be0 <recalculate+0x2c8>)
 8003b46:	68ba      	ldr	r2, [r7, #8]
 8003b48:	4613      	mov	r3, r2
 8003b4a:	011b      	lsls	r3, r3, #4
 8003b4c:	4413      	add	r3, r2
 8003b4e:	687a      	ldr	r2, [r7, #4]
 8003b50:	4413      	add	r3, r2
 8003b52:	f931 3013 	ldrsh.w	r3, [r1, r3, lsl #1]
 8003b56:	2b01      	cmp	r3, #1
 8003b58:	d028      	beq.n	8003bac <recalculate+0x294>
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	3b01      	subs	r3, #1
 8003b5e:	491d      	ldr	r1, [pc, #116]	@ (8003bd4 <recalculate+0x2bc>)
 8003b60:	68ba      	ldr	r2, [r7, #8]
 8003b62:	0112      	lsls	r2, r2, #4
 8003b64:	4413      	add	r3, r2
 8003b66:	f931 3013 	ldrsh.w	r3, [r1, r3, lsl #1]
 8003b6a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003b6e:	d11d      	bne.n	8003bac <recalculate+0x294>
            Manhattans[currRow][currCol - 1] = Manhattans[currRow][currCol] + 1;
 8003b70:	4918      	ldr	r1, [pc, #96]	@ (8003bd4 <recalculate+0x2bc>)
 8003b72:	68bb      	ldr	r3, [r7, #8]
 8003b74:	011a      	lsls	r2, r3, #4
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	4413      	add	r3, r2
 8003b7a:	f931 3013 	ldrsh.w	r3, [r1, r3, lsl #1]
 8003b7e:	b29b      	uxth	r3, r3
 8003b80:	3301      	adds	r3, #1
 8003b82:	b29a      	uxth	r2, r3
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	3b01      	subs	r3, #1
 8003b88:	b210      	sxth	r0, r2
 8003b8a:	4912      	ldr	r1, [pc, #72]	@ (8003bd4 <recalculate+0x2bc>)
 8003b8c:	68ba      	ldr	r2, [r7, #8]
 8003b8e:	0112      	lsls	r2, r2, #4
 8003b90:	4413      	add	r3, r2
 8003b92:	4602      	mov	r2, r0
 8003b94:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
            insertQueue(newCell(currRow, currCol - 1));
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	3b01      	subs	r3, #1
 8003b9c:	4619      	mov	r1, r3
 8003b9e:	68b8      	ldr	r0, [r7, #8]
 8003ba0:	f7ff fce0 	bl	8003564 <newCell>
 8003ba4:	4603      	mov	r3, r0
 8003ba6:	4618      	mov	r0, r3
 8003ba8:	f7ff fcf2 	bl	8003590 <insertQueue>
        }

        // Deletes cell from queue and frees memory
        popQueueFront();
 8003bac:	f7ff fd18 	bl	80035e0 <popQueueFront>
    while (queueStart != queueEnd) {
 8003bb0:	4b06      	ldr	r3, [pc, #24]	@ (8003bcc <recalculate+0x2b4>)
 8003bb2:	f9b3 2000 	ldrsh.w	r2, [r3]
 8003bb6:	4b06      	ldr	r3, [pc, #24]	@ (8003bd0 <recalculate+0x2b8>)
 8003bb8:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003bbc:	429a      	cmp	r2, r3
 8003bbe:	f47f af12 	bne.w	80039e6 <recalculate+0xce>
    }
}
 8003bc2:	bf00      	nop
 8003bc4:	bf00      	nop
 8003bc6:	3718      	adds	r7, #24
 8003bc8:	46bd      	mov	sp, r7
 8003bca:	bd80      	pop	{r7, pc}
 8003bcc:	20000e88 	.word	0x20000e88
 8003bd0:	20000e8a 	.word	0x20000e8a
 8003bd4:	20000488 	.word	0x20000488
 8003bd8:	20000008 	.word	0x20000008
 8003bdc:	20000e8c 	.word	0x20000e8c
 8003be0:	200010ac 	.word	0x200010ac

08003be4 <solver>:

Action solver(Algorithm alg) {
 8003be4:	b580      	push	{r7, lr}
 8003be6:	b082      	sub	sp, #8
 8003be8:	af00      	add	r7, sp, #0
 8003bea:	4603      	mov	r3, r0
 8003bec:	71fb      	strb	r3, [r7, #7]
    switch (alg)
 8003bee:	79fb      	ldrb	r3, [r7, #7]
 8003bf0:	2b00      	cmp	r3, #0
 8003bf2:	d002      	beq.n	8003bfa <solver+0x16>
 8003bf4:	2b01      	cmp	r3, #1
 8003bf6:	d004      	beq.n	8003c02 <solver+0x1e>
 8003bf8:	e007      	b.n	8003c0a <solver+0x26>
    {
    case DEAD:
    	return deadReckoning();
 8003bfa:	f000 f80b 	bl	8003c14 <deadReckoning>
 8003bfe:	4603      	mov	r3, r0
 8003c00:	e004      	b.n	8003c0c <solver+0x28>
    	break;
    case FLOODFILL:
    	return floodFill();
 8003c02:	f000 f81b 	bl	8003c3c <floodFill>
 8003c06:	4603      	mov	r3, r0
 8003c08:	e000      	b.n	8003c0c <solver+0x28>
    	break;
    default:
    	return FORWARD;
 8003c0a:	2301      	movs	r3, #1
    }
}
 8003c0c:	4618      	mov	r0, r3
 8003c0e:	3708      	adds	r7, #8
 8003c10:	46bd      	mov	sp, r7
 8003c12:	bd80      	pop	{r7, pc}

08003c14 <deadReckoning>:

Action deadReckoning() {       // The simple left wall following algorithm that they provided
 8003c14:	b580      	push	{r7, lr}
 8003c16:	af00      	add	r7, sp, #0
	if (!frontWallCheck())
 8003c18:	f000 fc66 	bl	80044e8 <frontWallCheck>
 8003c1c:	4603      	mov	r3, r0
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	d101      	bne.n	8003c26 <deadReckoning+0x12>
	{
		return FORWARD;
 8003c22:	2301      	movs	r3, #1
 8003c24:	e007      	b.n	8003c36 <deadReckoning+0x22>
	}
	else if (!rightWallCheck())
 8003c26:	f000 fc43 	bl	80044b0 <rightWallCheck>
 8003c2a:	4603      	mov	r3, r0
 8003c2c:	2b00      	cmp	r3, #0
 8003c2e:	d101      	bne.n	8003c34 <deadReckoning+0x20>
	{
		return RIGHT;
 8003c30:	2302      	movs	r3, #2
 8003c32:	e000      	b.n	8003c36 <deadReckoning+0x22>
	}
	else
	{
		return LEFT;
 8003c34:	2300      	movs	r3, #0
	}
}
 8003c36:	4618      	mov	r0, r3
 8003c38:	bd80      	pop	{r7, pc}
	...

08003c3c <floodFill>:

Action floodFill() {
 8003c3c:	b580      	push	{r7, lr}
 8003c3e:	b088      	sub	sp, #32
 8003c40:	af00      	add	r7, sp, #0
    // Initializes all the elements and calculates Manhattan distances
    if (!initialized)
 8003c42:	4ba0      	ldr	r3, [pc, #640]	@ (8003ec4 <floodFill+0x288>)
 8003c44:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003c48:	2b00      	cmp	r3, #0
 8003c4a:	d106      	bne.n	8003c5a <floodFill+0x1e>
    {
        initElements();
 8003c4c:	f7ff fcf8 	bl	8003640 <initElements>
        recalculate();
 8003c50:	f7ff fe62 	bl	8003918 <recalculate>
        initialized = 1;
 8003c54:	4b9b      	ldr	r3, [pc, #620]	@ (8003ec4 <floodFill+0x288>)
 8003c56:	2201      	movs	r2, #1
 8003c58:	801a      	strh	r2, [r3, #0]
    }

    // Lights up detected walls and adds them to the 2D wall arrays
    detectWalls();
 8003c5a:	f7ff fdcb 	bl	80037f4 <detectWalls>

    // Display all Manhattan distances in the API dispaly

    int row = currPos->row;
 8003c5e:	4b9a      	ldr	r3, [pc, #616]	@ (8003ec8 <floodFill+0x28c>)
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	61bb      	str	r3, [r7, #24]
    int col = currPos->col;
 8003c66:	4b98      	ldr	r3, [pc, #608]	@ (8003ec8 <floodFill+0x28c>)
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	685b      	ldr	r3, [r3, #4]
 8003c6c:	617b      	str	r3, [r7, #20]

    // If goal has already been reached, set new destination to either middle or starting cell
    if (Manhattans[row][col] == 0)
 8003c6e:	4997      	ldr	r1, [pc, #604]	@ (8003ecc <floodFill+0x290>)
 8003c70:	69bb      	ldr	r3, [r7, #24]
 8003c72:	011a      	lsls	r2, r3, #4
 8003c74:	697b      	ldr	r3, [r7, #20]
 8003c76:	4413      	add	r3, r2
 8003c78:	f931 3013 	ldrsh.w	r3, [r1, r3, lsl #1]
 8003c7c:	2b00      	cmp	r3, #0
 8003c7e:	d119      	bne.n	8003cb4 <floodFill+0x78>
    {
    	if (HAL_GPIO_ReadPin(Switch3_GPIO_Port, Switch3_Pin) == GPIO_PIN_SET)	// I want to save the finished maze on this run
 8003c80:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8003c84:	4892      	ldr	r0, [pc, #584]	@ (8003ed0 <floodFill+0x294>)
 8003c86:	f002 f9bb 	bl	8006000 <HAL_GPIO_ReadPin>
 8003c8a:	4603      	mov	r3, r0
 8003c8c:	2b01      	cmp	r3, #1
 8003c8e:	d101      	bne.n	8003c94 <floodFill+0x58>
		{
			saveMaze();
 8003c90:	f000 f936 	bl	8003f00 <saveMaze>
		}

        if (goToCenter)
 8003c94:	4b8f      	ldr	r3, [pc, #572]	@ (8003ed4 <floodFill+0x298>)
 8003c96:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003c9a:	2b00      	cmp	r3, #0
 8003c9c:	d003      	beq.n	8003ca6 <floodFill+0x6a>
            goToCenter = 0; // Destination is now Starting Cell
 8003c9e:	4b8d      	ldr	r3, [pc, #564]	@ (8003ed4 <floodFill+0x298>)
 8003ca0:	2200      	movs	r2, #0
 8003ca2:	801a      	strh	r2, [r3, #0]
 8003ca4:	e002      	b.n	8003cac <floodFill+0x70>
        else
            goToCenter = 1; // Destination is now middle four
 8003ca6:	4b8b      	ldr	r3, [pc, #556]	@ (8003ed4 <floodFill+0x298>)
 8003ca8:	2201      	movs	r2, #1
 8003caa:	801a      	strh	r2, [r3, #0]

        recalculate();
 8003cac:	f7ff fe34 	bl	8003918 <recalculate>
        return IDLE;
 8003cb0:	2303      	movs	r3, #3
 8003cb2:	e11e      	b.n	8003ef2 <floodFill+0x2b6>
    }

    int northBlocked = horzWall[row][col];
 8003cb4:	4988      	ldr	r1, [pc, #544]	@ (8003ed8 <floodFill+0x29c>)
 8003cb6:	69bb      	ldr	r3, [r7, #24]
 8003cb8:	011a      	lsls	r2, r3, #4
 8003cba:	697b      	ldr	r3, [r7, #20]
 8003cbc:	4413      	add	r3, r2
 8003cbe:	f931 3013 	ldrsh.w	r3, [r1, r3, lsl #1]
 8003cc2:	613b      	str	r3, [r7, #16]
    int eastBlocked = vertWall[row][col + 1];
 8003cc4:	697b      	ldr	r3, [r7, #20]
 8003cc6:	1c59      	adds	r1, r3, #1
 8003cc8:	4884      	ldr	r0, [pc, #528]	@ (8003edc <floodFill+0x2a0>)
 8003cca:	69ba      	ldr	r2, [r7, #24]
 8003ccc:	4613      	mov	r3, r2
 8003cce:	011b      	lsls	r3, r3, #4
 8003cd0:	4413      	add	r3, r2
 8003cd2:	440b      	add	r3, r1
 8003cd4:	f930 3013 	ldrsh.w	r3, [r0, r3, lsl #1]
 8003cd8:	60fb      	str	r3, [r7, #12]
    int southBlocked = horzWall[row + 1][col];
 8003cda:	69bb      	ldr	r3, [r7, #24]
 8003cdc:	3301      	adds	r3, #1
 8003cde:	497e      	ldr	r1, [pc, #504]	@ (8003ed8 <floodFill+0x29c>)
 8003ce0:	011a      	lsls	r2, r3, #4
 8003ce2:	697b      	ldr	r3, [r7, #20]
 8003ce4:	4413      	add	r3, r2
 8003ce6:	f931 3013 	ldrsh.w	r3, [r1, r3, lsl #1]
 8003cea:	60bb      	str	r3, [r7, #8]
    int westBlocked = vertWall[row][col];
 8003cec:	497b      	ldr	r1, [pc, #492]	@ (8003edc <floodFill+0x2a0>)
 8003cee:	69ba      	ldr	r2, [r7, #24]
 8003cf0:	4613      	mov	r3, r2
 8003cf2:	011b      	lsls	r3, r3, #4
 8003cf4:	4413      	add	r3, r2
 8003cf6:	697a      	ldr	r2, [r7, #20]
 8003cf8:	4413      	add	r3, r2
 8003cfa:	f931 3013 	ldrsh.w	r3, [r1, r3, lsl #1]
 8003cfe:	607b      	str	r3, [r7, #4]

    // Find next heading
    int nextHead = -1;
 8003d00:	f04f 33ff 	mov.w	r3, #4294967295
 8003d04:	61fb      	str	r3, [r7, #28]

    if (row != 0 && Manhattans[row - 1][col] < Manhattans[row][col] && !northBlocked)
 8003d06:	69bb      	ldr	r3, [r7, #24]
 8003d08:	2b00      	cmp	r3, #0
 8003d0a:	d016      	beq.n	8003d3a <floodFill+0xfe>
 8003d0c:	69bb      	ldr	r3, [r7, #24]
 8003d0e:	3b01      	subs	r3, #1
 8003d10:	496e      	ldr	r1, [pc, #440]	@ (8003ecc <floodFill+0x290>)
 8003d12:	011a      	lsls	r2, r3, #4
 8003d14:	697b      	ldr	r3, [r7, #20]
 8003d16:	4413      	add	r3, r2
 8003d18:	f931 2013 	ldrsh.w	r2, [r1, r3, lsl #1]
 8003d1c:	486b      	ldr	r0, [pc, #428]	@ (8003ecc <floodFill+0x290>)
 8003d1e:	69bb      	ldr	r3, [r7, #24]
 8003d20:	0119      	lsls	r1, r3, #4
 8003d22:	697b      	ldr	r3, [r7, #20]
 8003d24:	440b      	add	r3, r1
 8003d26:	f930 3013 	ldrsh.w	r3, [r0, r3, lsl #1]
 8003d2a:	429a      	cmp	r2, r3
 8003d2c:	da05      	bge.n	8003d3a <floodFill+0xfe>
 8003d2e:	693b      	ldr	r3, [r7, #16]
 8003d30:	2b00      	cmp	r3, #0
 8003d32:	d102      	bne.n	8003d3a <floodFill+0xfe>
        nextHead = NORTH;
 8003d34:	2300      	movs	r3, #0
 8003d36:	61fb      	str	r3, [r7, #28]
 8003d38:	e04c      	b.n	8003dd4 <floodFill+0x198>
    else if (col != 15 && Manhattans[row][col + 1] < Manhattans[row][col] && !eastBlocked)
 8003d3a:	697b      	ldr	r3, [r7, #20]
 8003d3c:	2b0f      	cmp	r3, #15
 8003d3e:	d016      	beq.n	8003d6e <floodFill+0x132>
 8003d40:	697b      	ldr	r3, [r7, #20]
 8003d42:	3301      	adds	r3, #1
 8003d44:	4961      	ldr	r1, [pc, #388]	@ (8003ecc <floodFill+0x290>)
 8003d46:	69ba      	ldr	r2, [r7, #24]
 8003d48:	0112      	lsls	r2, r2, #4
 8003d4a:	4413      	add	r3, r2
 8003d4c:	f931 2013 	ldrsh.w	r2, [r1, r3, lsl #1]
 8003d50:	485e      	ldr	r0, [pc, #376]	@ (8003ecc <floodFill+0x290>)
 8003d52:	69bb      	ldr	r3, [r7, #24]
 8003d54:	0119      	lsls	r1, r3, #4
 8003d56:	697b      	ldr	r3, [r7, #20]
 8003d58:	440b      	add	r3, r1
 8003d5a:	f930 3013 	ldrsh.w	r3, [r0, r3, lsl #1]
 8003d5e:	429a      	cmp	r2, r3
 8003d60:	da05      	bge.n	8003d6e <floodFill+0x132>
 8003d62:	68fb      	ldr	r3, [r7, #12]
 8003d64:	2b00      	cmp	r3, #0
 8003d66:	d102      	bne.n	8003d6e <floodFill+0x132>
        nextHead = EAST;
 8003d68:	2301      	movs	r3, #1
 8003d6a:	61fb      	str	r3, [r7, #28]
 8003d6c:	e032      	b.n	8003dd4 <floodFill+0x198>
    else if (row != 15 && Manhattans[row + 1][col] < Manhattans[row][col] && !southBlocked)
 8003d6e:	69bb      	ldr	r3, [r7, #24]
 8003d70:	2b0f      	cmp	r3, #15
 8003d72:	d016      	beq.n	8003da2 <floodFill+0x166>
 8003d74:	69bb      	ldr	r3, [r7, #24]
 8003d76:	3301      	adds	r3, #1
 8003d78:	4954      	ldr	r1, [pc, #336]	@ (8003ecc <floodFill+0x290>)
 8003d7a:	011a      	lsls	r2, r3, #4
 8003d7c:	697b      	ldr	r3, [r7, #20]
 8003d7e:	4413      	add	r3, r2
 8003d80:	f931 2013 	ldrsh.w	r2, [r1, r3, lsl #1]
 8003d84:	4851      	ldr	r0, [pc, #324]	@ (8003ecc <floodFill+0x290>)
 8003d86:	69bb      	ldr	r3, [r7, #24]
 8003d88:	0119      	lsls	r1, r3, #4
 8003d8a:	697b      	ldr	r3, [r7, #20]
 8003d8c:	440b      	add	r3, r1
 8003d8e:	f930 3013 	ldrsh.w	r3, [r0, r3, lsl #1]
 8003d92:	429a      	cmp	r2, r3
 8003d94:	da05      	bge.n	8003da2 <floodFill+0x166>
 8003d96:	68bb      	ldr	r3, [r7, #8]
 8003d98:	2b00      	cmp	r3, #0
 8003d9a:	d102      	bne.n	8003da2 <floodFill+0x166>
        nextHead = SOUTH;
 8003d9c:	2302      	movs	r3, #2
 8003d9e:	61fb      	str	r3, [r7, #28]
 8003da0:	e018      	b.n	8003dd4 <floodFill+0x198>
    else if (col != 0 && Manhattans[row][col - 1] < Manhattans[row][col] && !westBlocked)
 8003da2:	697b      	ldr	r3, [r7, #20]
 8003da4:	2b00      	cmp	r3, #0
 8003da6:	d015      	beq.n	8003dd4 <floodFill+0x198>
 8003da8:	697b      	ldr	r3, [r7, #20]
 8003daa:	3b01      	subs	r3, #1
 8003dac:	4947      	ldr	r1, [pc, #284]	@ (8003ecc <floodFill+0x290>)
 8003dae:	69ba      	ldr	r2, [r7, #24]
 8003db0:	0112      	lsls	r2, r2, #4
 8003db2:	4413      	add	r3, r2
 8003db4:	f931 2013 	ldrsh.w	r2, [r1, r3, lsl #1]
 8003db8:	4844      	ldr	r0, [pc, #272]	@ (8003ecc <floodFill+0x290>)
 8003dba:	69bb      	ldr	r3, [r7, #24]
 8003dbc:	0119      	lsls	r1, r3, #4
 8003dbe:	697b      	ldr	r3, [r7, #20]
 8003dc0:	440b      	add	r3, r1
 8003dc2:	f930 3013 	ldrsh.w	r3, [r0, r3, lsl #1]
 8003dc6:	429a      	cmp	r2, r3
 8003dc8:	da04      	bge.n	8003dd4 <floodFill+0x198>
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	2b00      	cmp	r3, #0
 8003dce:	d101      	bne.n	8003dd4 <floodFill+0x198>
        nextHead = WEST;
 8003dd0:	2303      	movs	r3, #3
 8003dd2:	61fb      	str	r3, [r7, #28]

    // If no path available, then recalculta
    if (nextHead == -1)
 8003dd4:	69fb      	ldr	r3, [r7, #28]
 8003dd6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003dda:	d103      	bne.n	8003de4 <floodFill+0x1a8>
    {
        recalculate();
 8003ddc:	f7ff fd9c 	bl	8003918 <recalculate>
        return IDLE;
 8003de0:	2303      	movs	r3, #3
 8003de2:	e086      	b.n	8003ef2 <floodFill+0x2b6>
    }

    // If next heading is in same direction, move forward
    if (nextHead == currHead)
 8003de4:	4b3e      	ldr	r3, [pc, #248]	@ (8003ee0 <floodFill+0x2a4>)
 8003de6:	781b      	ldrb	r3, [r3, #0]
 8003de8:	461a      	mov	r2, r3
 8003dea:	69fb      	ldr	r3, [r7, #28]
 8003dec:	4293      	cmp	r3, r2
 8003dee:	d129      	bne.n	8003e44 <floodFill+0x208>
    {
        switch (currHead)
 8003df0:	4b3b      	ldr	r3, [pc, #236]	@ (8003ee0 <floodFill+0x2a4>)
 8003df2:	781b      	ldrb	r3, [r3, #0]
 8003df4:	2b03      	cmp	r3, #3
 8003df6:	d823      	bhi.n	8003e40 <floodFill+0x204>
 8003df8:	a201      	add	r2, pc, #4	@ (adr r2, 8003e00 <floodFill+0x1c4>)
 8003dfa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003dfe:	bf00      	nop
 8003e00:	08003e11 	.word	0x08003e11
 8003e04:	08003e1d 	.word	0x08003e1d
 8003e08:	08003e29 	.word	0x08003e29
 8003e0c:	08003e35 	.word	0x08003e35
        {
        case NORTH:
            currPos->row--;
 8003e10:	4b2d      	ldr	r3, [pc, #180]	@ (8003ec8 <floodFill+0x28c>)
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	681a      	ldr	r2, [r3, #0]
 8003e16:	3a01      	subs	r2, #1
 8003e18:	601a      	str	r2, [r3, #0]
            break;
 8003e1a:	e011      	b.n	8003e40 <floodFill+0x204>
        case EAST:
            currPos->col++;
 8003e1c:	4b2a      	ldr	r3, [pc, #168]	@ (8003ec8 <floodFill+0x28c>)
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	685a      	ldr	r2, [r3, #4]
 8003e22:	3201      	adds	r2, #1
 8003e24:	605a      	str	r2, [r3, #4]
            break;
 8003e26:	e00b      	b.n	8003e40 <floodFill+0x204>
        case SOUTH:
            currPos->row++;
 8003e28:	4b27      	ldr	r3, [pc, #156]	@ (8003ec8 <floodFill+0x28c>)
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	681a      	ldr	r2, [r3, #0]
 8003e2e:	3201      	adds	r2, #1
 8003e30:	601a      	str	r2, [r3, #0]
            break;
 8003e32:	e005      	b.n	8003e40 <floodFill+0x204>
        case WEST:
            currPos->col--;
 8003e34:	4b24      	ldr	r3, [pc, #144]	@ (8003ec8 <floodFill+0x28c>)
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	685a      	ldr	r2, [r3, #4]
 8003e3a:	3a01      	subs	r2, #1
 8003e3c:	605a      	str	r2, [r3, #4]
            break;
 8003e3e:	bf00      	nop
        }
        return FORWARD;
 8003e40:	2301      	movs	r3, #1
 8003e42:	e056      	b.n	8003ef2 <floodFill+0x2b6>
    }

    // If next heading is in opposite direction, turn right
    if ((nextHead - currHead) % 2 == 0)
 8003e44:	4b26      	ldr	r3, [pc, #152]	@ (8003ee0 <floodFill+0x2a4>)
 8003e46:	781b      	ldrb	r3, [r3, #0]
 8003e48:	461a      	mov	r2, r3
 8003e4a:	69fb      	ldr	r3, [r7, #28]
 8003e4c:	1a9b      	subs	r3, r3, r2
 8003e4e:	f003 0301 	and.w	r3, r3, #1
 8003e52:	2b00      	cmp	r3, #0
 8003e54:	d10f      	bne.n	8003e76 <floodFill+0x23a>
    {
        if (currHead == WEST)
 8003e56:	4b22      	ldr	r3, [pc, #136]	@ (8003ee0 <floodFill+0x2a4>)
 8003e58:	781b      	ldrb	r3, [r3, #0]
 8003e5a:	2b03      	cmp	r3, #3
 8003e5c:	d103      	bne.n	8003e66 <floodFill+0x22a>
            currHead = NORTH;
 8003e5e:	4b20      	ldr	r3, [pc, #128]	@ (8003ee0 <floodFill+0x2a4>)
 8003e60:	2200      	movs	r2, #0
 8003e62:	701a      	strb	r2, [r3, #0]
 8003e64:	e005      	b.n	8003e72 <floodFill+0x236>
        else
            currHead++;
 8003e66:	4b1e      	ldr	r3, [pc, #120]	@ (8003ee0 <floodFill+0x2a4>)
 8003e68:	781b      	ldrb	r3, [r3, #0]
 8003e6a:	3301      	adds	r3, #1
 8003e6c:	b2da      	uxtb	r2, r3
 8003e6e:	4b1c      	ldr	r3, [pc, #112]	@ (8003ee0 <floodFill+0x2a4>)
 8003e70:	701a      	strb	r2, [r3, #0]
        return RIGHT;
 8003e72:	2302      	movs	r3, #2
 8003e74:	e03d      	b.n	8003ef2 <floodFill+0x2b6>
    }

    // If next heading is right, turn right
    if ((nextHead - currHead) == 1 || nextHead - currHead == -3)
 8003e76:	4b1a      	ldr	r3, [pc, #104]	@ (8003ee0 <floodFill+0x2a4>)
 8003e78:	781b      	ldrb	r3, [r3, #0]
 8003e7a:	461a      	mov	r2, r3
 8003e7c:	69fb      	ldr	r3, [r7, #28]
 8003e7e:	1a9b      	subs	r3, r3, r2
 8003e80:	2b01      	cmp	r3, #1
 8003e82:	d007      	beq.n	8003e94 <floodFill+0x258>
 8003e84:	4b16      	ldr	r3, [pc, #88]	@ (8003ee0 <floodFill+0x2a4>)
 8003e86:	781b      	ldrb	r3, [r3, #0]
 8003e88:	461a      	mov	r2, r3
 8003e8a:	69fb      	ldr	r3, [r7, #28]
 8003e8c:	1a9b      	subs	r3, r3, r2
 8003e8e:	f113 0f03 	cmn.w	r3, #3
 8003e92:	d10f      	bne.n	8003eb4 <floodFill+0x278>
    {
        if (currHead == WEST)
 8003e94:	4b12      	ldr	r3, [pc, #72]	@ (8003ee0 <floodFill+0x2a4>)
 8003e96:	781b      	ldrb	r3, [r3, #0]
 8003e98:	2b03      	cmp	r3, #3
 8003e9a:	d103      	bne.n	8003ea4 <floodFill+0x268>
            currHead = NORTH;
 8003e9c:	4b10      	ldr	r3, [pc, #64]	@ (8003ee0 <floodFill+0x2a4>)
 8003e9e:	2200      	movs	r2, #0
 8003ea0:	701a      	strb	r2, [r3, #0]
 8003ea2:	e005      	b.n	8003eb0 <floodFill+0x274>
        else
            currHead++;
 8003ea4:	4b0e      	ldr	r3, [pc, #56]	@ (8003ee0 <floodFill+0x2a4>)
 8003ea6:	781b      	ldrb	r3, [r3, #0]
 8003ea8:	3301      	adds	r3, #1
 8003eaa:	b2da      	uxtb	r2, r3
 8003eac:	4b0c      	ldr	r3, [pc, #48]	@ (8003ee0 <floodFill+0x2a4>)
 8003eae:	701a      	strb	r2, [r3, #0]
        return RIGHT;
 8003eb0:	2302      	movs	r3, #2
 8003eb2:	e01e      	b.n	8003ef2 <floodFill+0x2b6>
    }

    // else, turn left
    if (currHead == NORTH)
 8003eb4:	4b0a      	ldr	r3, [pc, #40]	@ (8003ee0 <floodFill+0x2a4>)
 8003eb6:	781b      	ldrb	r3, [r3, #0]
 8003eb8:	2b00      	cmp	r3, #0
 8003eba:	d113      	bne.n	8003ee4 <floodFill+0x2a8>
        currHead = WEST;
 8003ebc:	4b08      	ldr	r3, [pc, #32]	@ (8003ee0 <floodFill+0x2a4>)
 8003ebe:	2203      	movs	r2, #3
 8003ec0:	701a      	strb	r2, [r3, #0]
 8003ec2:	e015      	b.n	8003ef0 <floodFill+0x2b4>
 8003ec4:	2000047e 	.word	0x2000047e
 8003ec8:	20000480 	.word	0x20000480
 8003ecc:	20000488 	.word	0x20000488
 8003ed0:	40020000 	.word	0x40020000
 8003ed4:	20000008 	.word	0x20000008
 8003ed8:	20000e8c 	.word	0x20000e8c
 8003edc:	200010ac 	.word	0x200010ac
 8003ee0:	20000484 	.word	0x20000484
    else
        currHead--;
 8003ee4:	4b05      	ldr	r3, [pc, #20]	@ (8003efc <floodFill+0x2c0>)
 8003ee6:	781b      	ldrb	r3, [r3, #0]
 8003ee8:	3b01      	subs	r3, #1
 8003eea:	b2da      	uxtb	r2, r3
 8003eec:	4b03      	ldr	r3, [pc, #12]	@ (8003efc <floodFill+0x2c0>)
 8003eee:	701a      	strb	r2, [r3, #0]
    return LEFT;
 8003ef0:	2300      	movs	r3, #0
}
 8003ef2:	4618      	mov	r0, r3
 8003ef4:	3720      	adds	r7, #32
 8003ef6:	46bd      	mov	sp, r7
 8003ef8:	bd80      	pop	{r7, pc}
 8003efa:	bf00      	nop
 8003efc:	20000484 	.word	0x20000484

08003f00 <saveMaze>:
	}

	return extra_moves;
}

void saveMaze() {
 8003f00:	b580      	push	{r7, lr}
 8003f02:	af00      	add	r7, sp, #0

	writeFlash(horzWall, vertWall, discovered);
 8003f04:	4a03      	ldr	r2, [pc, #12]	@ (8003f14 <saveMaze+0x14>)
 8003f06:	4904      	ldr	r1, [pc, #16]	@ (8003f18 <saveMaze+0x18>)
 8003f08:	4804      	ldr	r0, [pc, #16]	@ (8003f1c <saveMaze+0x1c>)
 8003f0a:	f7fd fb9f 	bl	800164c <writeFlash>

}
 8003f0e:	bf00      	nop
 8003f10:	bd80      	pop	{r7, pc}
 8003f12:	bf00      	nop
 8003f14:	200012cc 	.word	0x200012cc
 8003f18:	200010ac 	.word	0x200010ac
 8003f1c:	20000e8c 	.word	0x20000e8c

08003f20 <loadMaze>:
void loadMaze() {
 8003f20:	b580      	push	{r7, lr}
 8003f22:	af00      	add	r7, sp, #0

	readFlash(horzWall, vertWall, discovered);
 8003f24:	4a03      	ldr	r2, [pc, #12]	@ (8003f34 <loadMaze+0x14>)
 8003f26:	4904      	ldr	r1, [pc, #16]	@ (8003f38 <loadMaze+0x18>)
 8003f28:	4804      	ldr	r0, [pc, #16]	@ (8003f3c <loadMaze+0x1c>)
 8003f2a:	f7fd fc33 	bl	8001794 <readFlash>

}
 8003f2e:	bf00      	nop
 8003f30:	bd80      	pop	{r7, pc}
 8003f32:	bf00      	nop
 8003f34:	200012cc 	.word	0x200012cc
 8003f38:	200010ac 	.word	0x200010ac
 8003f3c:	20000e8c 	.word	0x20000e8c

08003f40 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003f40:	b480      	push	{r7}
 8003f42:	b083      	sub	sp, #12
 8003f44:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003f46:	2300      	movs	r3, #0
 8003f48:	607b      	str	r3, [r7, #4]
 8003f4a:	4b0f      	ldr	r3, [pc, #60]	@ (8003f88 <HAL_MspInit+0x48>)
 8003f4c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f4e:	4a0e      	ldr	r2, [pc, #56]	@ (8003f88 <HAL_MspInit+0x48>)
 8003f50:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003f54:	6453      	str	r3, [r2, #68]	@ 0x44
 8003f56:	4b0c      	ldr	r3, [pc, #48]	@ (8003f88 <HAL_MspInit+0x48>)
 8003f58:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f5a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003f5e:	607b      	str	r3, [r7, #4]
 8003f60:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003f62:	2300      	movs	r3, #0
 8003f64:	603b      	str	r3, [r7, #0]
 8003f66:	4b08      	ldr	r3, [pc, #32]	@ (8003f88 <HAL_MspInit+0x48>)
 8003f68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f6a:	4a07      	ldr	r2, [pc, #28]	@ (8003f88 <HAL_MspInit+0x48>)
 8003f6c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003f70:	6413      	str	r3, [r2, #64]	@ 0x40
 8003f72:	4b05      	ldr	r3, [pc, #20]	@ (8003f88 <HAL_MspInit+0x48>)
 8003f74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f76:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003f7a:	603b      	str	r3, [r7, #0]
 8003f7c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003f7e:	bf00      	nop
 8003f80:	370c      	adds	r7, #12
 8003f82:	46bd      	mov	sp, r7
 8003f84:	bc80      	pop	{r7}
 8003f86:	4770      	bx	lr
 8003f88:	40023800 	.word	0x40023800

08003f8c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8003f8c:	b580      	push	{r7, lr}
 8003f8e:	b08a      	sub	sp, #40	@ 0x28
 8003f90:	af00      	add	r7, sp, #0
 8003f92:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003f94:	f107 0314 	add.w	r3, r7, #20
 8003f98:	2200      	movs	r2, #0
 8003f9a:	601a      	str	r2, [r3, #0]
 8003f9c:	605a      	str	r2, [r3, #4]
 8003f9e:	609a      	str	r2, [r3, #8]
 8003fa0:	60da      	str	r2, [r3, #12]
 8003fa2:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	4a3c      	ldr	r2, [pc, #240]	@ (800409c <HAL_ADC_MspInit+0x110>)
 8003faa:	4293      	cmp	r3, r2
 8003fac:	d171      	bne.n	8004092 <HAL_ADC_MspInit+0x106>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8003fae:	2300      	movs	r3, #0
 8003fb0:	613b      	str	r3, [r7, #16]
 8003fb2:	4b3b      	ldr	r3, [pc, #236]	@ (80040a0 <HAL_ADC_MspInit+0x114>)
 8003fb4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003fb6:	4a3a      	ldr	r2, [pc, #232]	@ (80040a0 <HAL_ADC_MspInit+0x114>)
 8003fb8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003fbc:	6453      	str	r3, [r2, #68]	@ 0x44
 8003fbe:	4b38      	ldr	r3, [pc, #224]	@ (80040a0 <HAL_ADC_MspInit+0x114>)
 8003fc0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003fc2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003fc6:	613b      	str	r3, [r7, #16]
 8003fc8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003fca:	2300      	movs	r3, #0
 8003fcc:	60fb      	str	r3, [r7, #12]
 8003fce:	4b34      	ldr	r3, [pc, #208]	@ (80040a0 <HAL_ADC_MspInit+0x114>)
 8003fd0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003fd2:	4a33      	ldr	r2, [pc, #204]	@ (80040a0 <HAL_ADC_MspInit+0x114>)
 8003fd4:	f043 0304 	orr.w	r3, r3, #4
 8003fd8:	6313      	str	r3, [r2, #48]	@ 0x30
 8003fda:	4b31      	ldr	r3, [pc, #196]	@ (80040a0 <HAL_ADC_MspInit+0x114>)
 8003fdc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003fde:	f003 0304 	and.w	r3, r3, #4
 8003fe2:	60fb      	str	r3, [r7, #12]
 8003fe4:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003fe6:	2300      	movs	r3, #0
 8003fe8:	60bb      	str	r3, [r7, #8]
 8003fea:	4b2d      	ldr	r3, [pc, #180]	@ (80040a0 <HAL_ADC_MspInit+0x114>)
 8003fec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003fee:	4a2c      	ldr	r2, [pc, #176]	@ (80040a0 <HAL_ADC_MspInit+0x114>)
 8003ff0:	f043 0301 	orr.w	r3, r3, #1
 8003ff4:	6313      	str	r3, [r2, #48]	@ 0x30
 8003ff6:	4b2a      	ldr	r3, [pc, #168]	@ (80040a0 <HAL_ADC_MspInit+0x114>)
 8003ff8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ffa:	f003 0301 	and.w	r3, r3, #1
 8003ffe:	60bb      	str	r3, [r7, #8]
 8004000:	68bb      	ldr	r3, [r7, #8]
    PC0     ------> ADC1_IN10
    PC1     ------> ADC1_IN11
    PA5     ------> ADC1_IN5
    PA6     ------> ADC1_IN6
    */
    GPIO_InitStruct.Pin = ForwardRightReceiver_Pin|RightReceiver_Pin;
 8004002:	2303      	movs	r3, #3
 8004004:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004006:	2303      	movs	r3, #3
 8004008:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800400a:	2300      	movs	r3, #0
 800400c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800400e:	f107 0314 	add.w	r3, r7, #20
 8004012:	4619      	mov	r1, r3
 8004014:	4823      	ldr	r0, [pc, #140]	@ (80040a4 <HAL_ADC_MspInit+0x118>)
 8004016:	f001 fe55 	bl	8005cc4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LeftReceiver_Pin|ForwardLeftReceiver_Pin;
 800401a:	2360      	movs	r3, #96	@ 0x60
 800401c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800401e:	2303      	movs	r3, #3
 8004020:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004022:	2300      	movs	r3, #0
 8004024:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004026:	f107 0314 	add.w	r3, r7, #20
 800402a:	4619      	mov	r1, r3
 800402c:	481e      	ldr	r0, [pc, #120]	@ (80040a8 <HAL_ADC_MspInit+0x11c>)
 800402e:	f001 fe49 	bl	8005cc4 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8004032:	4b1e      	ldr	r3, [pc, #120]	@ (80040ac <HAL_ADC_MspInit+0x120>)
 8004034:	4a1e      	ldr	r2, [pc, #120]	@ (80040b0 <HAL_ADC_MspInit+0x124>)
 8004036:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8004038:	4b1c      	ldr	r3, [pc, #112]	@ (80040ac <HAL_ADC_MspInit+0x120>)
 800403a:	2200      	movs	r2, #0
 800403c:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800403e:	4b1b      	ldr	r3, [pc, #108]	@ (80040ac <HAL_ADC_MspInit+0x120>)
 8004040:	2200      	movs	r2, #0
 8004042:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8004044:	4b19      	ldr	r3, [pc, #100]	@ (80040ac <HAL_ADC_MspInit+0x120>)
 8004046:	2200      	movs	r2, #0
 8004048:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800404a:	4b18      	ldr	r3, [pc, #96]	@ (80040ac <HAL_ADC_MspInit+0x120>)
 800404c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004050:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8004052:	4b16      	ldr	r3, [pc, #88]	@ (80040ac <HAL_ADC_MspInit+0x120>)
 8004054:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8004058:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800405a:	4b14      	ldr	r3, [pc, #80]	@ (80040ac <HAL_ADC_MspInit+0x120>)
 800405c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8004060:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8004062:	4b12      	ldr	r3, [pc, #72]	@ (80040ac <HAL_ADC_MspInit+0x120>)
 8004064:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004068:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 800406a:	4b10      	ldr	r3, [pc, #64]	@ (80040ac <HAL_ADC_MspInit+0x120>)
 800406c:	2200      	movs	r2, #0
 800406e:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8004070:	4b0e      	ldr	r3, [pc, #56]	@ (80040ac <HAL_ADC_MspInit+0x120>)
 8004072:	2200      	movs	r2, #0
 8004074:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8004076:	480d      	ldr	r0, [pc, #52]	@ (80040ac <HAL_ADC_MspInit+0x120>)
 8004078:	f001 f844 	bl	8005104 <HAL_DMA_Init>
 800407c:	4603      	mov	r3, r0
 800407e:	2b00      	cmp	r3, #0
 8004080:	d001      	beq.n	8004086 <HAL_ADC_MspInit+0xfa>
    {
      Error_Handler();
 8004082:	f7fe fac3 	bl	800260c <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	4a08      	ldr	r2, [pc, #32]	@ (80040ac <HAL_ADC_MspInit+0x120>)
 800408a:	639a      	str	r2, [r3, #56]	@ 0x38
 800408c:	4a07      	ldr	r2, [pc, #28]	@ (80040ac <HAL_ADC_MspInit+0x120>)
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	6393      	str	r3, [r2, #56]	@ 0x38
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8004092:	bf00      	nop
 8004094:	3728      	adds	r7, #40	@ 0x28
 8004096:	46bd      	mov	sp, r7
 8004098:	bd80      	pop	{r7, pc}
 800409a:	bf00      	nop
 800409c:	40012000 	.word	0x40012000
 80040a0:	40023800 	.word	0x40023800
 80040a4:	40020800 	.word	0x40020800
 80040a8:	40020000 	.word	0x40020000
 80040ac:	200001e0 	.word	0x200001e0
 80040b0:	40026410 	.word	0x40026410

080040b4 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80040b4:	b580      	push	{r7, lr}
 80040b6:	b08a      	sub	sp, #40	@ 0x28
 80040b8:	af00      	add	r7, sp, #0
 80040ba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80040bc:	f107 0314 	add.w	r3, r7, #20
 80040c0:	2200      	movs	r2, #0
 80040c2:	601a      	str	r2, [r3, #0]
 80040c4:	605a      	str	r2, [r3, #4]
 80040c6:	609a      	str	r2, [r3, #8]
 80040c8:	60da      	str	r2, [r3, #12]
 80040ca:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	4a19      	ldr	r2, [pc, #100]	@ (8004138 <HAL_I2C_MspInit+0x84>)
 80040d2:	4293      	cmp	r3, r2
 80040d4:	d12b      	bne.n	800412e <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80040d6:	2300      	movs	r3, #0
 80040d8:	613b      	str	r3, [r7, #16]
 80040da:	4b18      	ldr	r3, [pc, #96]	@ (800413c <HAL_I2C_MspInit+0x88>)
 80040dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80040de:	4a17      	ldr	r2, [pc, #92]	@ (800413c <HAL_I2C_MspInit+0x88>)
 80040e0:	f043 0302 	orr.w	r3, r3, #2
 80040e4:	6313      	str	r3, [r2, #48]	@ 0x30
 80040e6:	4b15      	ldr	r3, [pc, #84]	@ (800413c <HAL_I2C_MspInit+0x88>)
 80040e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80040ea:	f003 0302 	and.w	r3, r3, #2
 80040ee:	613b      	str	r3, [r7, #16]
 80040f0:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80040f2:	23c0      	movs	r3, #192	@ 0xc0
 80040f4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80040f6:	2312      	movs	r3, #18
 80040f8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80040fa:	2300      	movs	r3, #0
 80040fc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80040fe:	2303      	movs	r3, #3
 8004100:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8004102:	2304      	movs	r3, #4
 8004104:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004106:	f107 0314 	add.w	r3, r7, #20
 800410a:	4619      	mov	r1, r3
 800410c:	480c      	ldr	r0, [pc, #48]	@ (8004140 <HAL_I2C_MspInit+0x8c>)
 800410e:	f001 fdd9 	bl	8005cc4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8004112:	2300      	movs	r3, #0
 8004114:	60fb      	str	r3, [r7, #12]
 8004116:	4b09      	ldr	r3, [pc, #36]	@ (800413c <HAL_I2C_MspInit+0x88>)
 8004118:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800411a:	4a08      	ldr	r2, [pc, #32]	@ (800413c <HAL_I2C_MspInit+0x88>)
 800411c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8004120:	6413      	str	r3, [r2, #64]	@ 0x40
 8004122:	4b06      	ldr	r3, [pc, #24]	@ (800413c <HAL_I2C_MspInit+0x88>)
 8004124:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004126:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800412a:	60fb      	str	r3, [r7, #12]
 800412c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 800412e:	bf00      	nop
 8004130:	3728      	adds	r7, #40	@ 0x28
 8004132:	46bd      	mov	sp, r7
 8004134:	bd80      	pop	{r7, pc}
 8004136:	bf00      	nop
 8004138:	40005400 	.word	0x40005400
 800413c:	40023800 	.word	0x40023800
 8004140:	40020400 	.word	0x40020400

08004144 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8004144:	b580      	push	{r7, lr}
 8004146:	b084      	sub	sp, #16
 8004148:	af00      	add	r7, sp, #0
 800414a:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	4a0e      	ldr	r2, [pc, #56]	@ (800418c <HAL_TIM_PWM_MspInit+0x48>)
 8004152:	4293      	cmp	r3, r2
 8004154:	d115      	bne.n	8004182 <HAL_TIM_PWM_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8004156:	2300      	movs	r3, #0
 8004158:	60fb      	str	r3, [r7, #12]
 800415a:	4b0d      	ldr	r3, [pc, #52]	@ (8004190 <HAL_TIM_PWM_MspInit+0x4c>)
 800415c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800415e:	4a0c      	ldr	r2, [pc, #48]	@ (8004190 <HAL_TIM_PWM_MspInit+0x4c>)
 8004160:	f043 0301 	orr.w	r3, r3, #1
 8004164:	6453      	str	r3, [r2, #68]	@ 0x44
 8004166:	4b0a      	ldr	r3, [pc, #40]	@ (8004190 <HAL_TIM_PWM_MspInit+0x4c>)
 8004168:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800416a:	f003 0301 	and.w	r3, r3, #1
 800416e:	60fb      	str	r3, [r7, #12]
 8004170:	68fb      	ldr	r3, [r7, #12]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 8004172:	2200      	movs	r2, #0
 8004174:	2100      	movs	r1, #0
 8004176:	2019      	movs	r0, #25
 8004178:	f000 ff8d 	bl	8005096 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 800417c:	2019      	movs	r0, #25
 800417e:	f000 ffa6 	bl	80050ce <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 8004182:	bf00      	nop
 8004184:	3710      	adds	r7, #16
 8004186:	46bd      	mov	sp, r7
 8004188:	bd80      	pop	{r7, pc}
 800418a:	bf00      	nop
 800418c:	40010000 	.word	0x40010000
 8004190:	40023800 	.word	0x40023800

08004194 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8004194:	b580      	push	{r7, lr}
 8004196:	b08c      	sub	sp, #48	@ 0x30
 8004198:	af00      	add	r7, sp, #0
 800419a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800419c:	f107 031c 	add.w	r3, r7, #28
 80041a0:	2200      	movs	r2, #0
 80041a2:	601a      	str	r2, [r3, #0]
 80041a4:	605a      	str	r2, [r3, #4]
 80041a6:	609a      	str	r2, [r3, #8]
 80041a8:	60da      	str	r2, [r3, #12]
 80041aa:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM3)
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	4a32      	ldr	r2, [pc, #200]	@ (800427c <HAL_TIM_Encoder_MspInit+0xe8>)
 80041b2:	4293      	cmp	r3, r2
 80041b4:	d12c      	bne.n	8004210 <HAL_TIM_Encoder_MspInit+0x7c>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80041b6:	2300      	movs	r3, #0
 80041b8:	61bb      	str	r3, [r7, #24]
 80041ba:	4b31      	ldr	r3, [pc, #196]	@ (8004280 <HAL_TIM_Encoder_MspInit+0xec>)
 80041bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041be:	4a30      	ldr	r2, [pc, #192]	@ (8004280 <HAL_TIM_Encoder_MspInit+0xec>)
 80041c0:	f043 0302 	orr.w	r3, r3, #2
 80041c4:	6413      	str	r3, [r2, #64]	@ 0x40
 80041c6:	4b2e      	ldr	r3, [pc, #184]	@ (8004280 <HAL_TIM_Encoder_MspInit+0xec>)
 80041c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041ca:	f003 0302 	and.w	r3, r3, #2
 80041ce:	61bb      	str	r3, [r7, #24]
 80041d0:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80041d2:	2300      	movs	r3, #0
 80041d4:	617b      	str	r3, [r7, #20]
 80041d6:	4b2a      	ldr	r3, [pc, #168]	@ (8004280 <HAL_TIM_Encoder_MspInit+0xec>)
 80041d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80041da:	4a29      	ldr	r2, [pc, #164]	@ (8004280 <HAL_TIM_Encoder_MspInit+0xec>)
 80041dc:	f043 0302 	orr.w	r3, r3, #2
 80041e0:	6313      	str	r3, [r2, #48]	@ 0x30
 80041e2:	4b27      	ldr	r3, [pc, #156]	@ (8004280 <HAL_TIM_Encoder_MspInit+0xec>)
 80041e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80041e6:	f003 0302 	and.w	r3, r3, #2
 80041ea:	617b      	str	r3, [r7, #20]
 80041ec:	697b      	ldr	r3, [r7, #20]
    /**TIM3 GPIO Configuration
    PB4     ------> TIM3_CH1
    PB5     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = RightEncoderCh1_Pin|RightEncoderCh2_Pin;
 80041ee:	2330      	movs	r3, #48	@ 0x30
 80041f0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80041f2:	2302      	movs	r3, #2
 80041f4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80041f6:	2300      	movs	r3, #0
 80041f8:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80041fa:	2300      	movs	r3, #0
 80041fc:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80041fe:	2302      	movs	r3, #2
 8004200:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004202:	f107 031c 	add.w	r3, r7, #28
 8004206:	4619      	mov	r1, r3
 8004208:	481e      	ldr	r0, [pc, #120]	@ (8004284 <HAL_TIM_Encoder_MspInit+0xf0>)
 800420a:	f001 fd5b 	bl	8005cc4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 800420e:	e030      	b.n	8004272 <HAL_TIM_Encoder_MspInit+0xde>
  else if(htim_encoder->Instance==TIM8)
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	4a1c      	ldr	r2, [pc, #112]	@ (8004288 <HAL_TIM_Encoder_MspInit+0xf4>)
 8004216:	4293      	cmp	r3, r2
 8004218:	d12b      	bne.n	8004272 <HAL_TIM_Encoder_MspInit+0xde>
    __HAL_RCC_TIM8_CLK_ENABLE();
 800421a:	2300      	movs	r3, #0
 800421c:	613b      	str	r3, [r7, #16]
 800421e:	4b18      	ldr	r3, [pc, #96]	@ (8004280 <HAL_TIM_Encoder_MspInit+0xec>)
 8004220:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004222:	4a17      	ldr	r2, [pc, #92]	@ (8004280 <HAL_TIM_Encoder_MspInit+0xec>)
 8004224:	f043 0302 	orr.w	r3, r3, #2
 8004228:	6453      	str	r3, [r2, #68]	@ 0x44
 800422a:	4b15      	ldr	r3, [pc, #84]	@ (8004280 <HAL_TIM_Encoder_MspInit+0xec>)
 800422c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800422e:	f003 0302 	and.w	r3, r3, #2
 8004232:	613b      	str	r3, [r7, #16]
 8004234:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004236:	2300      	movs	r3, #0
 8004238:	60fb      	str	r3, [r7, #12]
 800423a:	4b11      	ldr	r3, [pc, #68]	@ (8004280 <HAL_TIM_Encoder_MspInit+0xec>)
 800423c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800423e:	4a10      	ldr	r2, [pc, #64]	@ (8004280 <HAL_TIM_Encoder_MspInit+0xec>)
 8004240:	f043 0304 	orr.w	r3, r3, #4
 8004244:	6313      	str	r3, [r2, #48]	@ 0x30
 8004246:	4b0e      	ldr	r3, [pc, #56]	@ (8004280 <HAL_TIM_Encoder_MspInit+0xec>)
 8004248:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800424a:	f003 0304 	and.w	r3, r3, #4
 800424e:	60fb      	str	r3, [r7, #12]
 8004250:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = LeftEncoderCh1_Pin|LeftEncoderCh2_Pin;
 8004252:	23c0      	movs	r3, #192	@ 0xc0
 8004254:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004256:	2302      	movs	r3, #2
 8004258:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800425a:	2300      	movs	r3, #0
 800425c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800425e:	2300      	movs	r3, #0
 8004260:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8004262:	2303      	movs	r3, #3
 8004264:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004266:	f107 031c 	add.w	r3, r7, #28
 800426a:	4619      	mov	r1, r3
 800426c:	4807      	ldr	r0, [pc, #28]	@ (800428c <HAL_TIM_Encoder_MspInit+0xf8>)
 800426e:	f001 fd29 	bl	8005cc4 <HAL_GPIO_Init>
}
 8004272:	bf00      	nop
 8004274:	3730      	adds	r7, #48	@ 0x30
 8004276:	46bd      	mov	sp, r7
 8004278:	bd80      	pop	{r7, pc}
 800427a:	bf00      	nop
 800427c:	40000400 	.word	0x40000400
 8004280:	40023800 	.word	0x40023800
 8004284:	40020400 	.word	0x40020400
 8004288:	40010400 	.word	0x40010400
 800428c:	40020800 	.word	0x40020800

08004290 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8004290:	b580      	push	{r7, lr}
 8004292:	b088      	sub	sp, #32
 8004294:	af00      	add	r7, sp, #0
 8004296:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004298:	f107 030c 	add.w	r3, r7, #12
 800429c:	2200      	movs	r2, #0
 800429e:	601a      	str	r2, [r3, #0]
 80042a0:	605a      	str	r2, [r3, #4]
 80042a2:	609a      	str	r2, [r3, #8]
 80042a4:	60da      	str	r2, [r3, #12]
 80042a6:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	4a12      	ldr	r2, [pc, #72]	@ (80042f8 <HAL_TIM_MspPostInit+0x68>)
 80042ae:	4293      	cmp	r3, r2
 80042b0:	d11e      	bne.n	80042f0 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80042b2:	2300      	movs	r3, #0
 80042b4:	60bb      	str	r3, [r7, #8]
 80042b6:	4b11      	ldr	r3, [pc, #68]	@ (80042fc <HAL_TIM_MspPostInit+0x6c>)
 80042b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80042ba:	4a10      	ldr	r2, [pc, #64]	@ (80042fc <HAL_TIM_MspPostInit+0x6c>)
 80042bc:	f043 0301 	orr.w	r3, r3, #1
 80042c0:	6313      	str	r3, [r2, #48]	@ 0x30
 80042c2:	4b0e      	ldr	r3, [pc, #56]	@ (80042fc <HAL_TIM_MspPostInit+0x6c>)
 80042c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80042c6:	f003 0301 	and.w	r3, r3, #1
 80042ca:	60bb      	str	r3, [r7, #8]
 80042cc:	68bb      	ldr	r3, [r7, #8]
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    PA11     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = LeftMotorCh1_Pin|LeftMotorCh2_Pin|RightMotorCh1_Pin|RightMotorCh2_Pin;
 80042ce:	f44f 6370 	mov.w	r3, #3840	@ 0xf00
 80042d2:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80042d4:	2302      	movs	r3, #2
 80042d6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80042d8:	2300      	movs	r3, #0
 80042da:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80042dc:	2300      	movs	r3, #0
 80042de:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80042e0:	2301      	movs	r3, #1
 80042e2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80042e4:	f107 030c 	add.w	r3, r7, #12
 80042e8:	4619      	mov	r1, r3
 80042ea:	4805      	ldr	r0, [pc, #20]	@ (8004300 <HAL_TIM_MspPostInit+0x70>)
 80042ec:	f001 fcea 	bl	8005cc4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 80042f0:	bf00      	nop
 80042f2:	3720      	adds	r7, #32
 80042f4:	46bd      	mov	sp, r7
 80042f6:	bd80      	pop	{r7, pc}
 80042f8:	40010000 	.word	0x40010000
 80042fc:	40023800 	.word	0x40023800
 8004300:	40020000 	.word	0x40020000

08004304 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004304:	b480      	push	{r7}
 8004306:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8004308:	bf00      	nop
 800430a:	e7fd      	b.n	8004308 <NMI_Handler+0x4>

0800430c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800430c:	b480      	push	{r7}
 800430e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004310:	bf00      	nop
 8004312:	e7fd      	b.n	8004310 <HardFault_Handler+0x4>

08004314 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004314:	b480      	push	{r7}
 8004316:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004318:	bf00      	nop
 800431a:	e7fd      	b.n	8004318 <MemManage_Handler+0x4>

0800431c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800431c:	b480      	push	{r7}
 800431e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004320:	bf00      	nop
 8004322:	e7fd      	b.n	8004320 <BusFault_Handler+0x4>

08004324 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004324:	b480      	push	{r7}
 8004326:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004328:	bf00      	nop
 800432a:	e7fd      	b.n	8004328 <UsageFault_Handler+0x4>

0800432c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800432c:	b480      	push	{r7}
 800432e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8004330:	bf00      	nop
 8004332:	46bd      	mov	sp, r7
 8004334:	bc80      	pop	{r7}
 8004336:	4770      	bx	lr

08004338 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004338:	b480      	push	{r7}
 800433a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800433c:	bf00      	nop
 800433e:	46bd      	mov	sp, r7
 8004340:	bc80      	pop	{r7}
 8004342:	4770      	bx	lr

08004344 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8004344:	b480      	push	{r7}
 8004346:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8004348:	bf00      	nop
 800434a:	46bd      	mov	sp, r7
 800434c:	bc80      	pop	{r7}
 800434e:	4770      	bx	lr

08004350 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004350:	b580      	push	{r7, lr}
 8004352:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004354:	f000 f97e 	bl	8004654 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */
  SysTickFunction();
 8004358:	f000 f852 	bl	8004400 <SysTickFunction>
  /* USER CODE END SysTick_IRQn 1 */
}
 800435c:	bf00      	nop
 800435e:	bd80      	pop	{r7, pc}

08004360 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8004360:	b580      	push	{r7, lr}
 8004362:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8004364:	4802      	ldr	r0, [pc, #8]	@ (8004370 <TIM1_UP_TIM10_IRQHandler+0x10>)
 8004366:	f003 fe3f 	bl	8007fe8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 800436a:	bf00      	nop
 800436c:	bd80      	pop	{r7, pc}
 800436e:	bf00      	nop
 8004370:	20000294 	.word	0x20000294

08004374 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 Stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8004374:	b580      	push	{r7, lr}
 8004376:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8004378:	4802      	ldr	r0, [pc, #8]	@ (8004384 <DMA2_Stream0_IRQHandler+0x10>)
 800437a:	f001 f839 	bl	80053f0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 800437e:	bf00      	nop
 8004380:	bd80      	pop	{r7, pc}
 8004382:	bf00      	nop
 8004384:	200001e0 	.word	0x200001e0

08004388 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004388:	b580      	push	{r7, lr}
 800438a:	b086      	sub	sp, #24
 800438c:	af00      	add	r7, sp, #0
 800438e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004390:	4a14      	ldr	r2, [pc, #80]	@ (80043e4 <_sbrk+0x5c>)
 8004392:	4b15      	ldr	r3, [pc, #84]	@ (80043e8 <_sbrk+0x60>)
 8004394:	1ad3      	subs	r3, r2, r3
 8004396:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004398:	697b      	ldr	r3, [r7, #20]
 800439a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800439c:	4b13      	ldr	r3, [pc, #76]	@ (80043ec <_sbrk+0x64>)
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	2b00      	cmp	r3, #0
 80043a2:	d102      	bne.n	80043aa <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80043a4:	4b11      	ldr	r3, [pc, #68]	@ (80043ec <_sbrk+0x64>)
 80043a6:	4a12      	ldr	r2, [pc, #72]	@ (80043f0 <_sbrk+0x68>)
 80043a8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80043aa:	4b10      	ldr	r3, [pc, #64]	@ (80043ec <_sbrk+0x64>)
 80043ac:	681a      	ldr	r2, [r3, #0]
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	4413      	add	r3, r2
 80043b2:	693a      	ldr	r2, [r7, #16]
 80043b4:	429a      	cmp	r2, r3
 80043b6:	d207      	bcs.n	80043c8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80043b8:	f004 fc30 	bl	8008c1c <__errno>
 80043bc:	4603      	mov	r3, r0
 80043be:	220c      	movs	r2, #12
 80043c0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80043c2:	f04f 33ff 	mov.w	r3, #4294967295
 80043c6:	e009      	b.n	80043dc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80043c8:	4b08      	ldr	r3, [pc, #32]	@ (80043ec <_sbrk+0x64>)
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80043ce:	4b07      	ldr	r3, [pc, #28]	@ (80043ec <_sbrk+0x64>)
 80043d0:	681a      	ldr	r2, [r3, #0]
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	4413      	add	r3, r2
 80043d6:	4a05      	ldr	r2, [pc, #20]	@ (80043ec <_sbrk+0x64>)
 80043d8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80043da:	68fb      	ldr	r3, [r7, #12]
}
 80043dc:	4618      	mov	r0, r3
 80043de:	3718      	adds	r7, #24
 80043e0:	46bd      	mov	sp, r7
 80043e2:	bd80      	pop	{r7, pc}
 80043e4:	20020000 	.word	0x20020000
 80043e8:	00000400 	.word	0x00000400
 80043ec:	200014cc 	.word	0x200014cc
 80043f0:	20001648 	.word	0x20001648

080043f4 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80043f4:	b480      	push	{r7}
 80043f6:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80043f8:	bf00      	nop
 80043fa:	46bd      	mov	sp, r7
 80043fc:	bc80      	pop	{r7}
 80043fe:	4770      	bx	lr

08004400 <SysTickFunction>:
#include "main.h"
// #include "pid.h"
#include "pid2.h"
#include "encoders.h"

void SysTickFunction(void) {
 8004400:	b590      	push	{r4, r7, lr}
 8004402:	b083      	sub	sp, #12
 8004404:	af00      	add	r7, sp, #0
	/*
	 * Anything in this function body will be executed every millisecond.
	 * Call you PID update function here.
	 */

	updatePID();
 8004406:	f7fe fd2f 	bl	8002e68 <updatePID>
	 * It also maintains the magnitude of the difference between the left and right encoders so that PID will work seamlessly.
	 *
	 * You may have to adjust it in the event you try to traverse more than 31000 encoder counts at once (~9 meters) without
	 * turning. But that'll be approximately never in Micromouse :)
	 */
	if (getRightEncoderCounts() > 31000 || getLeftEncoderCounts() > 31000
 800440a:	f7fd f8f3 	bl	80015f4 <getRightEncoderCounts>
 800440e:	4603      	mov	r3, r0
 8004410:	461a      	mov	r2, r3
 8004412:	f647 1318 	movw	r3, #31000	@ 0x7918
 8004416:	429a      	cmp	r2, r3
 8004418:	dc15      	bgt.n	8004446 <SysTickFunction+0x46>
 800441a:	f7fd f8f9 	bl	8001610 <getLeftEncoderCounts>
 800441e:	4603      	mov	r3, r0
 8004420:	461a      	mov	r2, r3
 8004422:	f647 1318 	movw	r3, #31000	@ 0x7918
 8004426:	429a      	cmp	r2, r3
 8004428:	dc0d      	bgt.n	8004446 <SysTickFunction+0x46>
			|| getRightEncoderCounts() < -31000 || getLeftEncoderCounts() < -31000) {
 800442a:	f7fd f8e3 	bl	80015f4 <getRightEncoderCounts>
 800442e:	4603      	mov	r3, r0
 8004430:	461a      	mov	r2, r3
 8004432:	4b10      	ldr	r3, [pc, #64]	@ (8004474 <SysTickFunction+0x74>)
 8004434:	429a      	cmp	r2, r3
 8004436:	db06      	blt.n	8004446 <SysTickFunction+0x46>
 8004438:	f7fd f8ea 	bl	8001610 <getLeftEncoderCounts>
 800443c:	4603      	mov	r3, r0
 800443e:	461a      	mov	r2, r3
 8004440:	4b0c      	ldr	r3, [pc, #48]	@ (8004474 <SysTickFunction+0x74>)
 8004442:	429a      	cmp	r2, r3
 8004444:	da11      	bge.n	800446a <SysTickFunction+0x6a>
		int16_t difference = getRightEncoderCounts() - getLeftEncoderCounts();
 8004446:	f7fd f8d5 	bl	80015f4 <getRightEncoderCounts>
 800444a:	4603      	mov	r3, r0
 800444c:	b29c      	uxth	r4, r3
 800444e:	f7fd f8df 	bl	8001610 <getLeftEncoderCounts>
 8004452:	4603      	mov	r3, r0
 8004454:	b29b      	uxth	r3, r3
 8004456:	1ae3      	subs	r3, r4, r3
 8004458:	b29b      	uxth	r3, r3
 800445a:	80fb      	strh	r3, [r7, #6]
		resetEncoders();
 800445c:	f7fd f8e6 	bl	800162c <resetEncoders>
		TIM2->CNT = (int16_t) difference;
 8004460:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8004464:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004468:	6253      	str	r3, [r2, #36]	@ 0x24
	}
}
 800446a:	bf00      	nop
 800446c:	370c      	adds	r7, #12
 800446e:	46bd      	mov	sp, r7
 8004470:	bd90      	pop	{r4, r7, pc}
 8004472:	bf00      	nop
 8004474:	ffff86e8 	.word	0xffff86e8

08004478 <leftWallCheck>:

void setLeftWall(int wall) { left_wall_threshold = wall; }
void setRightWall(int wall) { right_wall_threshold = wall; }
void setFrontWall(int wall) { front_wall_threshold = wall; }

int16_t leftWallCheck() {
 8004478:	b580      	push	{r7, lr}
 800447a:	af00      	add	r7, sp, #0
	if (readIR(IR_LEFT) > left_wall_threshold) {
 800447c:	2001      	movs	r0, #1
 800447e:	f7fd fb8b 	bl	8001b98 <readIR>
 8004482:	4603      	mov	r3, r0
 8004484:	461a      	mov	r2, r3
 8004486:	4b08      	ldr	r3, [pc, #32]	@ (80044a8 <leftWallCheck+0x30>)
 8004488:	f9b3 3000 	ldrsh.w	r3, [r3]
 800448c:	429a      	cmp	r2, r3
 800448e:	dd03      	ble.n	8004498 <leftWallCheck+0x20>
		left_wall = 1;
 8004490:	4b06      	ldr	r3, [pc, #24]	@ (80044ac <leftWallCheck+0x34>)
 8004492:	2201      	movs	r2, #1
 8004494:	801a      	strh	r2, [r3, #0]
 8004496:	e002      	b.n	800449e <leftWallCheck+0x26>
	}
	else {
		left_wall = 0;
 8004498:	4b04      	ldr	r3, [pc, #16]	@ (80044ac <leftWallCheck+0x34>)
 800449a:	2200      	movs	r2, #0
 800449c:	801a      	strh	r2, [r3, #0]
	}
	return left_wall;
 800449e:	4b03      	ldr	r3, [pc, #12]	@ (80044ac <leftWallCheck+0x34>)
 80044a0:	f9b3 3000 	ldrsh.w	r3, [r3]
}
 80044a4:	4618      	mov	r0, r3
 80044a6:	bd80      	pop	{r7, pc}
 80044a8:	20000010 	.word	0x20000010
 80044ac:	200014d0 	.word	0x200014d0

080044b0 <rightWallCheck>:

int16_t rightWallCheck() {
 80044b0:	b580      	push	{r7, lr}
 80044b2:	af00      	add	r7, sp, #0
	if (readIR(IR_RIGHT) > right_wall_threshold) {
 80044b4:	2002      	movs	r0, #2
 80044b6:	f7fd fb6f 	bl	8001b98 <readIR>
 80044ba:	4603      	mov	r3, r0
 80044bc:	461a      	mov	r2, r3
 80044be:	4b08      	ldr	r3, [pc, #32]	@ (80044e0 <rightWallCheck+0x30>)
 80044c0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80044c4:	429a      	cmp	r2, r3
 80044c6:	dd03      	ble.n	80044d0 <rightWallCheck+0x20>
		right_wall = 1;
 80044c8:	4b06      	ldr	r3, [pc, #24]	@ (80044e4 <rightWallCheck+0x34>)
 80044ca:	2201      	movs	r2, #1
 80044cc:	801a      	strh	r2, [r3, #0]
 80044ce:	e002      	b.n	80044d6 <rightWallCheck+0x26>
	}
	else {
		right_wall = 0;
 80044d0:	4b04      	ldr	r3, [pc, #16]	@ (80044e4 <rightWallCheck+0x34>)
 80044d2:	2200      	movs	r2, #0
 80044d4:	801a      	strh	r2, [r3, #0]
	}
	return right_wall;
 80044d6:	4b03      	ldr	r3, [pc, #12]	@ (80044e4 <rightWallCheck+0x34>)
 80044d8:	f9b3 3000 	ldrsh.w	r3, [r3]
}
 80044dc:	4618      	mov	r0, r3
 80044de:	bd80      	pop	{r7, pc}
 80044e0:	20000012 	.word	0x20000012
 80044e4:	200014d2 	.word	0x200014d2

080044e8 <frontWallCheck>:

int16_t frontWallCheck() {
 80044e8:	b580      	push	{r7, lr}
 80044ea:	af00      	add	r7, sp, #0
	if (readIR(IR_FORWARD_LEFT) > front_wall_threshold) {
 80044ec:	2000      	movs	r0, #0
 80044ee:	f7fd fb53 	bl	8001b98 <readIR>
 80044f2:	4603      	mov	r3, r0
 80044f4:	461a      	mov	r2, r3
 80044f6:	4b08      	ldr	r3, [pc, #32]	@ (8004518 <frontWallCheck+0x30>)
 80044f8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80044fc:	429a      	cmp	r2, r3
 80044fe:	dd03      	ble.n	8004508 <frontWallCheck+0x20>
		front_wall = 1;
 8004500:	4b06      	ldr	r3, [pc, #24]	@ (800451c <frontWallCheck+0x34>)
 8004502:	2201      	movs	r2, #1
 8004504:	801a      	strh	r2, [r3, #0]
 8004506:	e002      	b.n	800450e <frontWallCheck+0x26>
	}
	else {
		front_wall = 0;
 8004508:	4b04      	ldr	r3, [pc, #16]	@ (800451c <frontWallCheck+0x34>)
 800450a:	2200      	movs	r2, #0
 800450c:	801a      	strh	r2, [r3, #0]
	}
	return front_wall;
 800450e:	4b03      	ldr	r3, [pc, #12]	@ (800451c <frontWallCheck+0x34>)
 8004510:	f9b3 3000 	ldrsh.w	r3, [r3]
}
 8004514:	4618      	mov	r0, r3
 8004516:	bd80      	pop	{r7, pc}
 8004518:	20000014 	.word	0x20000014
 800451c:	200014d4 	.word	0x200014d4

08004520 <sign>:

int16_t sign(float x) {
 8004520:	b580      	push	{r7, lr}
 8004522:	b082      	sub	sp, #8
 8004524:	af00      	add	r7, sp, #0
 8004526:	6078      	str	r0, [r7, #4]
	if (x > 0)
 8004528:	f04f 0100 	mov.w	r1, #0
 800452c:	6878      	ldr	r0, [r7, #4]
 800452e:	f7fc fdbb 	bl	80010a8 <__aeabi_fcmpgt>
 8004532:	4603      	mov	r3, r0
 8004534:	2b00      	cmp	r3, #0
 8004536:	d001      	beq.n	800453c <sign+0x1c>
	{
		return 1;
 8004538:	2301      	movs	r3, #1
 800453a:	e00b      	b.n	8004554 <sign+0x34>
	}
	else if (x < 0)
 800453c:	f04f 0100 	mov.w	r1, #0
 8004540:	6878      	ldr	r0, [r7, #4]
 8004542:	f7fc fd93 	bl	800106c <__aeabi_fcmplt>
 8004546:	4603      	mov	r3, r0
 8004548:	2b00      	cmp	r3, #0
 800454a:	d002      	beq.n	8004552 <sign+0x32>
	{
		return -1;
 800454c:	f04f 33ff 	mov.w	r3, #4294967295
 8004550:	e000      	b.n	8004554 <sign+0x34>
	}
	else
	{
		return 0;
 8004552:	2300      	movs	r3, #0
	}
}
 8004554:	4618      	mov	r0, r3
 8004556:	3708      	adds	r7, #8
 8004558:	46bd      	mov	sp, r7
 800455a:	bd80      	pop	{r7, pc}

0800455c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 800455c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8004594 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit 
 8004560:	f7ff ff48 	bl	80043f4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8004564:	480c      	ldr	r0, [pc, #48]	@ (8004598 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8004566:	490d      	ldr	r1, [pc, #52]	@ (800459c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8004568:	4a0d      	ldr	r2, [pc, #52]	@ (80045a0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800456a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800456c:	e002      	b.n	8004574 <LoopCopyDataInit>

0800456e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800456e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004570:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004572:	3304      	adds	r3, #4

08004574 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004574:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8004576:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004578:	d3f9      	bcc.n	800456e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800457a:	4a0a      	ldr	r2, [pc, #40]	@ (80045a4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800457c:	4c0a      	ldr	r4, [pc, #40]	@ (80045a8 <LoopFillZerobss+0x22>)
  movs r3, #0
 800457e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004580:	e001      	b.n	8004586 <LoopFillZerobss>

08004582 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004582:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004584:	3204      	adds	r2, #4

08004586 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8004586:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004588:	d3fb      	bcc.n	8004582 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 800458a:	f004 fb4d 	bl	8008c28 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800458e:	f7fd fc3d 	bl	8001e0c <main>
  bx  lr    
 8004592:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8004594:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8004598:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800459c:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 80045a0:	08008d4c 	.word	0x08008d4c
  ldr r2, =_sbss
 80045a4:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 80045a8:	20001644 	.word	0x20001644

080045ac <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80045ac:	e7fe      	b.n	80045ac <ADC_IRQHandler>
	...

080045b0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80045b0:	b580      	push	{r7, lr}
 80045b2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
   __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80045b4:	4b0e      	ldr	r3, [pc, #56]	@ (80045f0 <HAL_Init+0x40>)
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	4a0d      	ldr	r2, [pc, #52]	@ (80045f0 <HAL_Init+0x40>)
 80045ba:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80045be:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
   __HAL_FLASH_DATA_CACHE_ENABLE();
 80045c0:	4b0b      	ldr	r3, [pc, #44]	@ (80045f0 <HAL_Init+0x40>)
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	4a0a      	ldr	r2, [pc, #40]	@ (80045f0 <HAL_Init+0x40>)
 80045c6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80045ca:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80045cc:	4b08      	ldr	r3, [pc, #32]	@ (80045f0 <HAL_Init+0x40>)
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	4a07      	ldr	r2, [pc, #28]	@ (80045f0 <HAL_Init+0x40>)
 80045d2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80045d6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80045d8:	2003      	movs	r0, #3
 80045da:	f000 fd51 	bl	8005080 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80045de:	200f      	movs	r0, #15
 80045e0:	f000 f808 	bl	80045f4 <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 80045e4:	f7ff fcac 	bl	8003f40 <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
 80045e8:	2300      	movs	r3, #0
}
 80045ea:	4618      	mov	r0, r3
 80045ec:	bd80      	pop	{r7, pc}
 80045ee:	bf00      	nop
 80045f0:	40023c00 	.word	0x40023c00

080045f4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param  TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80045f4:	b580      	push	{r7, lr}
 80045f6:	b082      	sub	sp, #8
 80045f8:	af00      	add	r7, sp, #0
 80045fa:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80045fc:	4b12      	ldr	r3, [pc, #72]	@ (8004648 <HAL_InitTick+0x54>)
 80045fe:	681a      	ldr	r2, [r3, #0]
 8004600:	4b12      	ldr	r3, [pc, #72]	@ (800464c <HAL_InitTick+0x58>)
 8004602:	781b      	ldrb	r3, [r3, #0]
 8004604:	4619      	mov	r1, r3
 8004606:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800460a:	fbb3 f3f1 	udiv	r3, r3, r1
 800460e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004612:	4618      	mov	r0, r3
 8004614:	f000 fd69 	bl	80050ea <HAL_SYSTICK_Config>
 8004618:	4603      	mov	r3, r0
 800461a:	2b00      	cmp	r3, #0
 800461c:	d001      	beq.n	8004622 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800461e:	2301      	movs	r3, #1
 8004620:	e00e      	b.n	8004640 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	2b0f      	cmp	r3, #15
 8004626:	d80a      	bhi.n	800463e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004628:	2200      	movs	r2, #0
 800462a:	6879      	ldr	r1, [r7, #4]
 800462c:	f04f 30ff 	mov.w	r0, #4294967295
 8004630:	f000 fd31 	bl	8005096 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8004634:	4a06      	ldr	r2, [pc, #24]	@ (8004650 <HAL_InitTick+0x5c>)
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800463a:	2300      	movs	r3, #0
 800463c:	e000      	b.n	8004640 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800463e:	2301      	movs	r3, #1
}
 8004640:	4618      	mov	r0, r3
 8004642:	3708      	adds	r7, #8
 8004644:	46bd      	mov	sp, r7
 8004646:	bd80      	pop	{r7, pc}
 8004648:	2000000c 	.word	0x2000000c
 800464c:	2000001c 	.word	0x2000001c
 8004650:	20000018 	.word	0x20000018

08004654 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004654:	b480      	push	{r7}
 8004656:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004658:	4b05      	ldr	r3, [pc, #20]	@ (8004670 <HAL_IncTick+0x1c>)
 800465a:	781b      	ldrb	r3, [r3, #0]
 800465c:	461a      	mov	r2, r3
 800465e:	4b05      	ldr	r3, [pc, #20]	@ (8004674 <HAL_IncTick+0x20>)
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	4413      	add	r3, r2
 8004664:	4a03      	ldr	r2, [pc, #12]	@ (8004674 <HAL_IncTick+0x20>)
 8004666:	6013      	str	r3, [r2, #0]
}
 8004668:	bf00      	nop
 800466a:	46bd      	mov	sp, r7
 800466c:	bc80      	pop	{r7}
 800466e:	4770      	bx	lr
 8004670:	2000001c 	.word	0x2000001c
 8004674:	200014d8 	.word	0x200014d8

08004678 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004678:	b480      	push	{r7}
 800467a:	af00      	add	r7, sp, #0
  return uwTick;
 800467c:	4b02      	ldr	r3, [pc, #8]	@ (8004688 <HAL_GetTick+0x10>)
 800467e:	681b      	ldr	r3, [r3, #0]
}
 8004680:	4618      	mov	r0, r3
 8004682:	46bd      	mov	sp, r7
 8004684:	bc80      	pop	{r7}
 8004686:	4770      	bx	lr
 8004688:	200014d8 	.word	0x200014d8

0800468c <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 800468c:	b580      	push	{r7, lr}
 800468e:	b084      	sub	sp, #16
 8004690:	af00      	add	r7, sp, #0
 8004692:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004694:	2300      	movs	r3, #0
 8004696:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	2b00      	cmp	r3, #0
 800469c:	d101      	bne.n	80046a2 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800469e:	2301      	movs	r3, #1
 80046a0:	e033      	b.n	800470a <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80046a6:	2b00      	cmp	r3, #0
 80046a8:	d109      	bne.n	80046be <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80046aa:	6878      	ldr	r0, [r7, #4]
 80046ac:	f7ff fc6e 	bl	8003f8c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	2200      	movs	r2, #0
 80046b4:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	2200      	movs	r2, #0
 80046ba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80046c2:	f003 0310 	and.w	r3, r3, #16
 80046c6:	2b00      	cmp	r3, #0
 80046c8:	d118      	bne.n	80046fc <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80046ce:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80046d2:	f023 0302 	bic.w	r3, r3, #2
 80046d6:	f043 0202 	orr.w	r2, r3, #2
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 80046de:	6878      	ldr	r0, [r7, #4]
 80046e0:	f000 fa7a 	bl	8004bd8 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	2200      	movs	r2, #0
 80046e8:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80046ee:	f023 0303 	bic.w	r3, r3, #3
 80046f2:	f043 0201 	orr.w	r2, r3, #1
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	641a      	str	r2, [r3, #64]	@ 0x40
 80046fa:	e001      	b.n	8004700 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80046fc:	2301      	movs	r3, #1
 80046fe:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	2200      	movs	r2, #0
 8004704:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8004708:	7bfb      	ldrb	r3, [r7, #15]
}
 800470a:	4618      	mov	r0, r3
 800470c:	3710      	adds	r7, #16
 800470e:	46bd      	mov	sp, r7
 8004710:	bd80      	pop	{r7, pc}
	...

08004714 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8004714:	b580      	push	{r7, lr}
 8004716:	b086      	sub	sp, #24
 8004718:	af00      	add	r7, sp, #0
 800471a:	60f8      	str	r0, [r7, #12]
 800471c:	60b9      	str	r1, [r7, #8]
 800471e:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8004720:	2300      	movs	r3, #0
 8004722:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8004724:	68fb      	ldr	r3, [r7, #12]
 8004726:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800472a:	2b01      	cmp	r3, #1
 800472c:	d101      	bne.n	8004732 <HAL_ADC_Start_DMA+0x1e>
 800472e:	2302      	movs	r3, #2
 8004730:	e0bc      	b.n	80048ac <HAL_ADC_Start_DMA+0x198>
 8004732:	68fb      	ldr	r3, [r7, #12]
 8004734:	2201      	movs	r2, #1
 8004736:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800473a:	68fb      	ldr	r3, [r7, #12]
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	689b      	ldr	r3, [r3, #8]
 8004740:	f003 0301 	and.w	r3, r3, #1
 8004744:	2b01      	cmp	r3, #1
 8004746:	d018      	beq.n	800477a <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8004748:	68fb      	ldr	r3, [r7, #12]
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	689a      	ldr	r2, [r3, #8]
 800474e:	68fb      	ldr	r3, [r7, #12]
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	f042 0201 	orr.w	r2, r2, #1
 8004756:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8004758:	4b56      	ldr	r3, [pc, #344]	@ (80048b4 <HAL_ADC_Start_DMA+0x1a0>)
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	4a56      	ldr	r2, [pc, #344]	@ (80048b8 <HAL_ADC_Start_DMA+0x1a4>)
 800475e:	fba2 2303 	umull	r2, r3, r2, r3
 8004762:	0c9a      	lsrs	r2, r3, #18
 8004764:	4613      	mov	r3, r2
 8004766:	005b      	lsls	r3, r3, #1
 8004768:	4413      	add	r3, r2
 800476a:	617b      	str	r3, [r7, #20]
    while(counter != 0U)
 800476c:	e002      	b.n	8004774 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 800476e:	697b      	ldr	r3, [r7, #20]
 8004770:	3b01      	subs	r3, #1
 8004772:	617b      	str	r3, [r7, #20]
    while(counter != 0U)
 8004774:	697b      	ldr	r3, [r7, #20]
 8004776:	2b00      	cmp	r3, #0
 8004778:	d1f9      	bne.n	800476e <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800477a:	68fb      	ldr	r3, [r7, #12]
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	689b      	ldr	r3, [r3, #8]
 8004780:	f003 0301 	and.w	r3, r3, #1
 8004784:	2b01      	cmp	r3, #1
 8004786:	f040 8084 	bne.w	8004892 <HAL_ADC_Start_DMA+0x17e>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 800478a:	68fb      	ldr	r3, [r7, #12]
 800478c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800478e:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8004792:	f023 0301 	bic.w	r3, r3, #1
 8004796:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800479a:	68fb      	ldr	r3, [r7, #12]
 800479c:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800479e:	68fb      	ldr	r3, [r7, #12]
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	685b      	ldr	r3, [r3, #4]
 80047a4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80047a8:	2b00      	cmp	r3, #0
 80047aa:	d007      	beq.n	80047bc <HAL_ADC_Start_DMA+0xa8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80047ac:	68fb      	ldr	r3, [r7, #12]
 80047ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80047b0:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80047b4:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80047b8:	68fb      	ldr	r3, [r7, #12]
 80047ba:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80047bc:	68fb      	ldr	r3, [r7, #12]
 80047be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80047c0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80047c4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80047c8:	d106      	bne.n	80047d8 <HAL_ADC_Start_DMA+0xc4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80047ca:	68fb      	ldr	r3, [r7, #12]
 80047cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80047ce:	f023 0206 	bic.w	r2, r3, #6
 80047d2:	68fb      	ldr	r3, [r7, #12]
 80047d4:	645a      	str	r2, [r3, #68]	@ 0x44
 80047d6:	e002      	b.n	80047de <HAL_ADC_Start_DMA+0xca>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80047d8:	68fb      	ldr	r3, [r7, #12]
 80047da:	2200      	movs	r2, #0
 80047dc:	645a      	str	r2, [r3, #68]	@ 0x44
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 80047de:	68fb      	ldr	r3, [r7, #12]
 80047e0:	2200      	movs	r2, #0
 80047e2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80047e6:	68fb      	ldr	r3, [r7, #12]
 80047e8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80047ea:	4a34      	ldr	r2, [pc, #208]	@ (80048bc <HAL_ADC_Start_DMA+0x1a8>)
 80047ec:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80047ee:	68fb      	ldr	r3, [r7, #12]
 80047f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80047f2:	4a33      	ldr	r2, [pc, #204]	@ (80048c0 <HAL_ADC_Start_DMA+0x1ac>)
 80047f4:	641a      	str	r2, [r3, #64]	@ 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80047f6:	68fb      	ldr	r3, [r7, #12]
 80047f8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80047fa:	4a32      	ldr	r2, [pc, #200]	@ (80048c4 <HAL_ADC_Start_DMA+0x1b0>)
 80047fc:	64da      	str	r2, [r3, #76]	@ 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80047fe:	68fb      	ldr	r3, [r7, #12]
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8004806:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8004808:	68fb      	ldr	r3, [r7, #12]
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	685a      	ldr	r2, [r3, #4]
 800480e:	68fb      	ldr	r3, [r7, #12]
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	f042 6280 	orr.w	r2, r2, #67108864	@ 0x4000000
 8004816:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8004818:	68fb      	ldr	r3, [r7, #12]
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	689a      	ldr	r2, [r3, #8]
 800481e:	68fb      	ldr	r3, [r7, #12]
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004826:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8004828:	68fb      	ldr	r3, [r7, #12]
 800482a:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 800482c:	68fb      	ldr	r3, [r7, #12]
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	334c      	adds	r3, #76	@ 0x4c
 8004832:	4619      	mov	r1, r3
 8004834:	68ba      	ldr	r2, [r7, #8]
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	f000 fd12 	bl	8005260 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI))
 800483c:	4b22      	ldr	r3, [pc, #136]	@ (80048c8 <HAL_ADC_Start_DMA+0x1b4>)
 800483e:	685b      	ldr	r3, [r3, #4]
 8004840:	f003 031f 	and.w	r3, r3, #31
 8004844:	2b00      	cmp	r3, #0
 8004846:	d10f      	bne.n	8004868 <HAL_ADC_Start_DMA+0x154>
    {
      /* if no external trigger present enable software conversion of regular channels */
      if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8004848:	68fb      	ldr	r3, [r7, #12]
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	689b      	ldr	r3, [r3, #8]
 800484e:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8004852:	2b00      	cmp	r3, #0
 8004854:	d129      	bne.n	80048aa <HAL_ADC_Start_DMA+0x196>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8004856:	68fb      	ldr	r3, [r7, #12]
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	689a      	ldr	r2, [r3, #8]
 800485c:	68fb      	ldr	r3, [r7, #12]
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8004864:	609a      	str	r2, [r3, #8]
 8004866:	e020      	b.n	80048aa <HAL_ADC_Start_DMA+0x196>
      }
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8004868:	68fb      	ldr	r3, [r7, #12]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	4a17      	ldr	r2, [pc, #92]	@ (80048cc <HAL_ADC_Start_DMA+0x1b8>)
 800486e:	4293      	cmp	r3, r2
 8004870:	d11b      	bne.n	80048aa <HAL_ADC_Start_DMA+0x196>
 8004872:	68fb      	ldr	r3, [r7, #12]
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	689b      	ldr	r3, [r3, #8]
 8004878:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800487c:	2b00      	cmp	r3, #0
 800487e:	d114      	bne.n	80048aa <HAL_ADC_Start_DMA+0x196>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8004880:	68fb      	ldr	r3, [r7, #12]
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	689a      	ldr	r2, [r3, #8]
 8004886:	68fb      	ldr	r3, [r7, #12]
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 800488e:	609a      	str	r2, [r3, #8]
 8004890:	e00b      	b.n	80048aa <HAL_ADC_Start_DMA+0x196>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004892:	68fb      	ldr	r3, [r7, #12]
 8004894:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004896:	f043 0210 	orr.w	r2, r3, #16
 800489a:	68fb      	ldr	r3, [r7, #12]
 800489c:	641a      	str	r2, [r3, #64]	@ 0x40
    
    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800489e:	68fb      	ldr	r3, [r7, #12]
 80048a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80048a2:	f043 0201 	orr.w	r2, r3, #1
 80048a6:	68fb      	ldr	r3, [r7, #12]
 80048a8:	645a      	str	r2, [r3, #68]	@ 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 80048aa:	2300      	movs	r3, #0
}
 80048ac:	4618      	mov	r0, r3
 80048ae:	3718      	adds	r7, #24
 80048b0:	46bd      	mov	sp, r7
 80048b2:	bd80      	pop	{r7, pc}
 80048b4:	2000000c 	.word	0x2000000c
 80048b8:	431bde83 	.word	0x431bde83
 80048bc:	08004de5 	.word	0x08004de5
 80048c0:	08004e9f 	.word	0x08004e9f
 80048c4:	08004ebb 	.word	0x08004ebb
 80048c8:	40012300 	.word	0x40012300
 80048cc:	40012000 	.word	0x40012000

080048d0 <HAL_ADC_Stop_DMA>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Stop_DMA(ADC_HandleTypeDef* hadc)
{
 80048d0:	b580      	push	{r7, lr}
 80048d2:	b084      	sub	sp, #16
 80048d4:	af00      	add	r7, sp, #0
 80048d6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80048d8:	2300      	movs	r3, #0
 80048da:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80048e2:	2b01      	cmp	r3, #1
 80048e4:	d101      	bne.n	80048ea <HAL_ADC_Stop_DMA+0x1a>
 80048e6:	2302      	movs	r3, #2
 80048e8:	e03f      	b.n	800496a <HAL_ADC_Stop_DMA+0x9a>
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	2201      	movs	r2, #1
 80048ee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	689a      	ldr	r2, [r3, #8]
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	f022 0201 	bic.w	r2, r2, #1
 8004900:	609a      	str	r2, [r3, #8]
  
  /* Check if ADC is effectively disabled */
  if(HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	689b      	ldr	r3, [r3, #8]
 8004908:	f003 0301 	and.w	r3, r3, #1
 800490c:	2b00      	cmp	r3, #0
 800490e:	d127      	bne.n	8004960 <HAL_ADC_Stop_DMA+0x90>
  {
    /* Disable the selected ADC DMA mode */
    hadc->Instance->CR2 &= ~ADC_CR2_DMA;
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	689a      	ldr	r2, [r3, #8]
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800491e:	609a      	str	r2, [r3, #8]
    
    /* Disable the DMA channel (in case of DMA in circular mode or stop while */
    /* DMA transfer is on going)                                              */
    if (hadc->DMA_Handle->State == HAL_DMA_STATE_BUSY)
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004924:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004928:	b2db      	uxtb	r3, r3
 800492a:	2b02      	cmp	r3, #2
 800492c:	d118      	bne.n	8004960 <HAL_ADC_Stop_DMA+0x90>
    {
      tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004932:	4618      	mov	r0, r3
 8004934:	f000 fcec 	bl	8005310 <HAL_DMA_Abort>
 8004938:	4603      	mov	r3, r0
 800493a:	73fb      	strb	r3, [r7, #15]
      
      /* Disable ADC overrun interrupt */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	685a      	ldr	r2, [r3, #4]
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	f022 6280 	bic.w	r2, r2, #67108864	@ 0x4000000
 800494a:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004950:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8004954:	f023 0301 	bic.w	r3, r3, #1
 8004958:	f043 0201 	orr.w	r2, r3, #1
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	641a      	str	r2, [r3, #64]	@ 0x40
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	2200      	movs	r2, #0
 8004964:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8004968:	7bfb      	ldrb	r3, [r7, #15]
}
 800496a:	4618      	mov	r0, r3
 800496c:	3710      	adds	r7, #16
 800496e:	46bd      	mov	sp, r7
 8004970:	bd80      	pop	{r7, pc}

08004972 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8004972:	b480      	push	{r7}
 8004974:	b083      	sub	sp, #12
 8004976:	af00      	add	r7, sp, #0
 8004978:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 800497a:	bf00      	nop
 800497c:	370c      	adds	r7, #12
 800497e:	46bd      	mov	sp, r7
 8004980:	bc80      	pop	{r7}
 8004982:	4770      	bx	lr

08004984 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8004984:	b480      	push	{r7}
 8004986:	b083      	sub	sp, #12
 8004988:	af00      	add	r7, sp, #0
 800498a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 800498c:	bf00      	nop
 800498e:	370c      	adds	r7, #12
 8004990:	46bd      	mov	sp, r7
 8004992:	bc80      	pop	{r7}
 8004994:	4770      	bx	lr
	...

08004998 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8004998:	b480      	push	{r7}
 800499a:	b085      	sub	sp, #20
 800499c:	af00      	add	r7, sp, #0
 800499e:	6078      	str	r0, [r7, #4]
 80049a0:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80049a2:	2300      	movs	r3, #0
 80049a4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80049ac:	2b01      	cmp	r3, #1
 80049ae:	d101      	bne.n	80049b4 <HAL_ADC_ConfigChannel+0x1c>
 80049b0:	2302      	movs	r3, #2
 80049b2:	e103      	b.n	8004bbc <HAL_ADC_ConfigChannel+0x224>
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	2201      	movs	r2, #1
 80049b8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80049bc:	683b      	ldr	r3, [r7, #0]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	2b09      	cmp	r3, #9
 80049c2:	d925      	bls.n	8004a10 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	68d9      	ldr	r1, [r3, #12]
 80049ca:	683b      	ldr	r3, [r7, #0]
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	b29b      	uxth	r3, r3
 80049d0:	461a      	mov	r2, r3
 80049d2:	4613      	mov	r3, r2
 80049d4:	005b      	lsls	r3, r3, #1
 80049d6:	4413      	add	r3, r2
 80049d8:	3b1e      	subs	r3, #30
 80049da:	2207      	movs	r2, #7
 80049dc:	fa02 f303 	lsl.w	r3, r2, r3
 80049e0:	43da      	mvns	r2, r3
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	400a      	ands	r2, r1
 80049e8:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	68d9      	ldr	r1, [r3, #12]
 80049f0:	683b      	ldr	r3, [r7, #0]
 80049f2:	689a      	ldr	r2, [r3, #8]
 80049f4:	683b      	ldr	r3, [r7, #0]
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	b29b      	uxth	r3, r3
 80049fa:	4618      	mov	r0, r3
 80049fc:	4603      	mov	r3, r0
 80049fe:	005b      	lsls	r3, r3, #1
 8004a00:	4403      	add	r3, r0
 8004a02:	3b1e      	subs	r3, #30
 8004a04:	409a      	lsls	r2, r3
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	430a      	orrs	r2, r1
 8004a0c:	60da      	str	r2, [r3, #12]
 8004a0e:	e022      	b.n	8004a56 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	6919      	ldr	r1, [r3, #16]
 8004a16:	683b      	ldr	r3, [r7, #0]
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	b29b      	uxth	r3, r3
 8004a1c:	461a      	mov	r2, r3
 8004a1e:	4613      	mov	r3, r2
 8004a20:	005b      	lsls	r3, r3, #1
 8004a22:	4413      	add	r3, r2
 8004a24:	2207      	movs	r2, #7
 8004a26:	fa02 f303 	lsl.w	r3, r2, r3
 8004a2a:	43da      	mvns	r2, r3
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	400a      	ands	r2, r1
 8004a32:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	6919      	ldr	r1, [r3, #16]
 8004a3a:	683b      	ldr	r3, [r7, #0]
 8004a3c:	689a      	ldr	r2, [r3, #8]
 8004a3e:	683b      	ldr	r3, [r7, #0]
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	b29b      	uxth	r3, r3
 8004a44:	4618      	mov	r0, r3
 8004a46:	4603      	mov	r3, r0
 8004a48:	005b      	lsls	r3, r3, #1
 8004a4a:	4403      	add	r3, r0
 8004a4c:	409a      	lsls	r2, r3
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	430a      	orrs	r2, r1
 8004a54:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8004a56:	683b      	ldr	r3, [r7, #0]
 8004a58:	685b      	ldr	r3, [r3, #4]
 8004a5a:	2b06      	cmp	r3, #6
 8004a5c:	d824      	bhi.n	8004aa8 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8004a64:	683b      	ldr	r3, [r7, #0]
 8004a66:	685a      	ldr	r2, [r3, #4]
 8004a68:	4613      	mov	r3, r2
 8004a6a:	009b      	lsls	r3, r3, #2
 8004a6c:	4413      	add	r3, r2
 8004a6e:	3b05      	subs	r3, #5
 8004a70:	221f      	movs	r2, #31
 8004a72:	fa02 f303 	lsl.w	r3, r2, r3
 8004a76:	43da      	mvns	r2, r3
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	400a      	ands	r2, r1
 8004a7e:	635a      	str	r2, [r3, #52]	@ 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8004a86:	683b      	ldr	r3, [r7, #0]
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	b29b      	uxth	r3, r3
 8004a8c:	4618      	mov	r0, r3
 8004a8e:	683b      	ldr	r3, [r7, #0]
 8004a90:	685a      	ldr	r2, [r3, #4]
 8004a92:	4613      	mov	r3, r2
 8004a94:	009b      	lsls	r3, r3, #2
 8004a96:	4413      	add	r3, r2
 8004a98:	3b05      	subs	r3, #5
 8004a9a:	fa00 f203 	lsl.w	r2, r0, r3
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	430a      	orrs	r2, r1
 8004aa4:	635a      	str	r2, [r3, #52]	@ 0x34
 8004aa6:	e04c      	b.n	8004b42 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8004aa8:	683b      	ldr	r3, [r7, #0]
 8004aaa:	685b      	ldr	r3, [r3, #4]
 8004aac:	2b0c      	cmp	r3, #12
 8004aae:	d824      	bhi.n	8004afa <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8004ab6:	683b      	ldr	r3, [r7, #0]
 8004ab8:	685a      	ldr	r2, [r3, #4]
 8004aba:	4613      	mov	r3, r2
 8004abc:	009b      	lsls	r3, r3, #2
 8004abe:	4413      	add	r3, r2
 8004ac0:	3b23      	subs	r3, #35	@ 0x23
 8004ac2:	221f      	movs	r2, #31
 8004ac4:	fa02 f303 	lsl.w	r3, r2, r3
 8004ac8:	43da      	mvns	r2, r3
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	400a      	ands	r2, r1
 8004ad0:	631a      	str	r2, [r3, #48]	@ 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8004ad8:	683b      	ldr	r3, [r7, #0]
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	b29b      	uxth	r3, r3
 8004ade:	4618      	mov	r0, r3
 8004ae0:	683b      	ldr	r3, [r7, #0]
 8004ae2:	685a      	ldr	r2, [r3, #4]
 8004ae4:	4613      	mov	r3, r2
 8004ae6:	009b      	lsls	r3, r3, #2
 8004ae8:	4413      	add	r3, r2
 8004aea:	3b23      	subs	r3, #35	@ 0x23
 8004aec:	fa00 f203 	lsl.w	r2, r0, r3
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	430a      	orrs	r2, r1
 8004af6:	631a      	str	r2, [r3, #48]	@ 0x30
 8004af8:	e023      	b.n	8004b42 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8004b00:	683b      	ldr	r3, [r7, #0]
 8004b02:	685a      	ldr	r2, [r3, #4]
 8004b04:	4613      	mov	r3, r2
 8004b06:	009b      	lsls	r3, r3, #2
 8004b08:	4413      	add	r3, r2
 8004b0a:	3b41      	subs	r3, #65	@ 0x41
 8004b0c:	221f      	movs	r2, #31
 8004b0e:	fa02 f303 	lsl.w	r3, r2, r3
 8004b12:	43da      	mvns	r2, r3
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	400a      	ands	r2, r1
 8004b1a:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8004b22:	683b      	ldr	r3, [r7, #0]
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	b29b      	uxth	r3, r3
 8004b28:	4618      	mov	r0, r3
 8004b2a:	683b      	ldr	r3, [r7, #0]
 8004b2c:	685a      	ldr	r2, [r3, #4]
 8004b2e:	4613      	mov	r3, r2
 8004b30:	009b      	lsls	r3, r3, #2
 8004b32:	4413      	add	r3, r2
 8004b34:	3b41      	subs	r3, #65	@ 0x41
 8004b36:	fa00 f203 	lsl.w	r2, r0, r3
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	430a      	orrs	r2, r1
 8004b40:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	4a20      	ldr	r2, [pc, #128]	@ (8004bc8 <HAL_ADC_ConfigChannel+0x230>)
 8004b48:	4293      	cmp	r3, r2
 8004b4a:	d109      	bne.n	8004b60 <HAL_ADC_ConfigChannel+0x1c8>
 8004b4c:	683b      	ldr	r3, [r7, #0]
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	2b12      	cmp	r3, #18
 8004b52:	d105      	bne.n	8004b60 <HAL_ADC_ConfigChannel+0x1c8>
  {
    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 8004b54:	4b1d      	ldr	r3, [pc, #116]	@ (8004bcc <HAL_ADC_ConfigChannel+0x234>)
 8004b56:	685b      	ldr	r3, [r3, #4]
 8004b58:	4a1c      	ldr	r2, [pc, #112]	@ (8004bcc <HAL_ADC_ConfigChannel+0x234>)
 8004b5a:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8004b5e:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	4a18      	ldr	r2, [pc, #96]	@ (8004bc8 <HAL_ADC_ConfigChannel+0x230>)
 8004b66:	4293      	cmp	r3, r2
 8004b68:	d123      	bne.n	8004bb2 <HAL_ADC_ConfigChannel+0x21a>
 8004b6a:	683b      	ldr	r3, [r7, #0]
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	2b10      	cmp	r3, #16
 8004b70:	d003      	beq.n	8004b7a <HAL_ADC_ConfigChannel+0x1e2>
 8004b72:	683b      	ldr	r3, [r7, #0]
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	2b11      	cmp	r3, #17
 8004b78:	d11b      	bne.n	8004bb2 <HAL_ADC_ConfigChannel+0x21a>
  {
    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 8004b7a:	4b14      	ldr	r3, [pc, #80]	@ (8004bcc <HAL_ADC_ConfigChannel+0x234>)
 8004b7c:	685b      	ldr	r3, [r3, #4]
 8004b7e:	4a13      	ldr	r2, [pc, #76]	@ (8004bcc <HAL_ADC_ConfigChannel+0x234>)
 8004b80:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8004b84:	6053      	str	r3, [r2, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8004b86:	683b      	ldr	r3, [r7, #0]
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	2b10      	cmp	r3, #16
 8004b8c:	d111      	bne.n	8004bb2 <HAL_ADC_ConfigChannel+0x21a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8004b8e:	4b10      	ldr	r3, [pc, #64]	@ (8004bd0 <HAL_ADC_ConfigChannel+0x238>)
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	4a10      	ldr	r2, [pc, #64]	@ (8004bd4 <HAL_ADC_ConfigChannel+0x23c>)
 8004b94:	fba2 2303 	umull	r2, r3, r2, r3
 8004b98:	0c9a      	lsrs	r2, r3, #18
 8004b9a:	4613      	mov	r3, r2
 8004b9c:	009b      	lsls	r3, r3, #2
 8004b9e:	4413      	add	r3, r2
 8004ba0:	005b      	lsls	r3, r3, #1
 8004ba2:	60fb      	str	r3, [r7, #12]
      while(counter != 0U)
 8004ba4:	e002      	b.n	8004bac <HAL_ADC_ConfigChannel+0x214>
      {
        counter--;
 8004ba6:	68fb      	ldr	r3, [r7, #12]
 8004ba8:	3b01      	subs	r3, #1
 8004baa:	60fb      	str	r3, [r7, #12]
      while(counter != 0U)
 8004bac:	68fb      	ldr	r3, [r7, #12]
 8004bae:	2b00      	cmp	r3, #0
 8004bb0:	d1f9      	bne.n	8004ba6 <HAL_ADC_ConfigChannel+0x20e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	2200      	movs	r2, #0
 8004bb6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Return function status */
  return HAL_OK;
 8004bba:	2300      	movs	r3, #0
}
 8004bbc:	4618      	mov	r0, r3
 8004bbe:	3714      	adds	r7, #20
 8004bc0:	46bd      	mov	sp, r7
 8004bc2:	bc80      	pop	{r7}
 8004bc4:	4770      	bx	lr
 8004bc6:	bf00      	nop
 8004bc8:	40012000 	.word	0x40012000
 8004bcc:	40012300 	.word	0x40012300
 8004bd0:	2000000c 	.word	0x2000000c
 8004bd4:	431bde83 	.word	0x431bde83

08004bd8 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8004bd8:	b480      	push	{r7}
 8004bda:	b085      	sub	sp, #20
 8004bdc:	af00      	add	r7, sp, #0
 8004bde:	6078      	str	r0, [r7, #4]
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 8004be0:	4b7e      	ldr	r3, [pc, #504]	@ (8004ddc <ADC_Init+0x204>)
 8004be2:	685b      	ldr	r3, [r3, #4]
 8004be4:	4a7d      	ldr	r2, [pc, #500]	@ (8004ddc <ADC_Init+0x204>)
 8004be6:	f423 3340 	bic.w	r3, r3, #196608	@ 0x30000
 8004bea:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 8004bec:	4b7b      	ldr	r3, [pc, #492]	@ (8004ddc <ADC_Init+0x204>)
 8004bee:	685a      	ldr	r2, [r3, #4]
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	685b      	ldr	r3, [r3, #4]
 8004bf4:	4979      	ldr	r1, [pc, #484]	@ (8004ddc <ADC_Init+0x204>)
 8004bf6:	4313      	orrs	r3, r2
 8004bf8:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	685a      	ldr	r2, [r3, #4]
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004c08:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	6859      	ldr	r1, [r3, #4]
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	691b      	ldr	r3, [r3, #16]
 8004c14:	021a      	lsls	r2, r3, #8
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	430a      	orrs	r2, r1
 8004c1c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	685a      	ldr	r2, [r3, #4]
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8004c2c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	6859      	ldr	r1, [r3, #4]
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	689a      	ldr	r2, [r3, #8]
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	430a      	orrs	r2, r1
 8004c3e:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	689a      	ldr	r2, [r3, #8]
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004c4e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	6899      	ldr	r1, [r3, #8]
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	68da      	ldr	r2, [r3, #12]
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	681b      	ldr	r3, [r3, #0]
 8004c5e:	430a      	orrs	r2, r1
 8004c60:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004c66:	4a5e      	ldr	r2, [pc, #376]	@ (8004de0 <ADC_Init+0x208>)
 8004c68:	4293      	cmp	r3, r2
 8004c6a:	d022      	beq.n	8004cb2 <ADC_Init+0xda>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	689a      	ldr	r2, [r3, #8]
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8004c7a:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	6899      	ldr	r1, [r3, #8]
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	430a      	orrs	r2, r1
 8004c8c:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	689a      	ldr	r2, [r3, #8]
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8004c9c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	681b      	ldr	r3, [r3, #0]
 8004ca2:	6899      	ldr	r1, [r3, #8]
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	430a      	orrs	r2, r1
 8004cae:	609a      	str	r2, [r3, #8]
 8004cb0:	e00f      	b.n	8004cd2 <ADC_Init+0xfa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	689a      	ldr	r2, [r3, #8]
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8004cc0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	689a      	ldr	r2, [r3, #8]
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8004cd0:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	689a      	ldr	r2, [r3, #8]
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	f022 0202 	bic.w	r2, r2, #2
 8004ce0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	6899      	ldr	r1, [r3, #8]
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	7e1b      	ldrb	r3, [r3, #24]
 8004cec:	005a      	lsls	r2, r3, #1
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	430a      	orrs	r2, r1
 8004cf4:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004cfc:	2b00      	cmp	r3, #0
 8004cfe:	d027      	beq.n	8004d50 <ADC_Init+0x178>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	685a      	ldr	r2, [r3, #4]
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004d0e:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	685a      	ldr	r2, [r3, #4]
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8004d1e:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d24:	3b01      	subs	r3, #1
 8004d26:	f44f 4260 	mov.w	r2, #57344	@ 0xe000
 8004d2a:	60fa      	str	r2, [r7, #12]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004d2c:	68fa      	ldr	r2, [r7, #12]
 8004d2e:	fa92 f2a2 	rbit	r2, r2
 8004d32:	60ba      	str	r2, [r7, #8]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8004d34:	68ba      	ldr	r2, [r7, #8]
 8004d36:	fab2 f282 	clz	r2, r2
 8004d3a:	b2d2      	uxtb	r2, r2
 8004d3c:	fa03 f102 	lsl.w	r1, r3, r2
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	685a      	ldr	r2, [r3, #4]
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	430a      	orrs	r2, r1
 8004d4c:	605a      	str	r2, [r3, #4]
 8004d4e:	e007      	b.n	8004d60 <ADC_Init+0x188>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	685a      	ldr	r2, [r3, #4]
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004d5e:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8004d6e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	69db      	ldr	r3, [r3, #28]
 8004d7a:	3b01      	subs	r3, #1
 8004d7c:	051a      	lsls	r2, r3, #20
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	430a      	orrs	r2, r1
 8004d84:	62da      	str	r2, [r3, #44]	@ 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	689a      	ldr	r2, [r3, #8]
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8004d94:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	6899      	ldr	r1, [r3, #8]
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8004da2:	025a      	lsls	r2, r3, #9
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	430a      	orrs	r2, r1
 8004daa:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	689a      	ldr	r2, [r3, #8]
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004dba:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	6899      	ldr	r1, [r3, #8]
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	695b      	ldr	r3, [r3, #20]
 8004dc6:	029a      	lsls	r2, r3, #10
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	430a      	orrs	r2, r1
 8004dce:	609a      	str	r2, [r3, #8]
}
 8004dd0:	bf00      	nop
 8004dd2:	3714      	adds	r7, #20
 8004dd4:	46bd      	mov	sp, r7
 8004dd6:	bc80      	pop	{r7}
 8004dd8:	4770      	bx	lr
 8004dda:	bf00      	nop
 8004ddc:	40012300 	.word	0x40012300
 8004de0:	0f000001 	.word	0x0f000001

08004de4 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 8004de4:	b580      	push	{r7, lr}
 8004de6:	b084      	sub	sp, #16
 8004de8:	af00      	add	r7, sp, #0
 8004dea:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004df0:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8004df2:	68fb      	ldr	r3, [r7, #12]
 8004df4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004df6:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8004dfa:	2b00      	cmp	r3, #0
 8004dfc:	d13c      	bne.n	8004e78 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8004dfe:	68fb      	ldr	r3, [r7, #12]
 8004e00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e02:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8004e06:	68fb      	ldr	r3, [r7, #12]
 8004e08:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F2, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8004e0a:	68fb      	ldr	r3, [r7, #12]
 8004e0c:	681b      	ldr	r3, [r3, #0]
 8004e0e:	689b      	ldr	r3, [r3, #8]
 8004e10:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8004e14:	2b00      	cmp	r3, #0
 8004e16:	d12b      	bne.n	8004e70 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8004e18:	68fb      	ldr	r3, [r7, #12]
 8004e1a:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8004e1c:	2b00      	cmp	r3, #0
 8004e1e:	d127      	bne.n	8004e70 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8004e20:	68fb      	ldr	r3, [r7, #12]
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e26:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8004e2a:	2b00      	cmp	r3, #0
 8004e2c:	d006      	beq.n	8004e3c <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8004e2e:	68fb      	ldr	r3, [r7, #12]
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	689b      	ldr	r3, [r3, #8]
 8004e34:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8004e38:	2b00      	cmp	r3, #0
 8004e3a:	d119      	bne.n	8004e70 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8004e3c:	68fb      	ldr	r3, [r7, #12]
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	685a      	ldr	r2, [r3, #4]
 8004e42:	68fb      	ldr	r3, [r7, #12]
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	f022 0220 	bic.w	r2, r2, #32
 8004e4a:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8004e4c:	68fb      	ldr	r3, [r7, #12]
 8004e4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e50:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004e54:	68fb      	ldr	r3, [r7, #12]
 8004e56:	641a      	str	r2, [r3, #64]	@ 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8004e58:	68fb      	ldr	r3, [r7, #12]
 8004e5a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e5c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004e60:	2b00      	cmp	r3, #0
 8004e62:	d105      	bne.n	8004e70 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004e64:	68fb      	ldr	r3, [r7, #12]
 8004e66:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e68:	f043 0201 	orr.w	r2, r3, #1
 8004e6c:	68fb      	ldr	r3, [r7, #12]
 8004e6e:	641a      	str	r2, [r3, #64]	@ 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8004e70:	68f8      	ldr	r0, [r7, #12]
 8004e72:	f7fc ff77 	bl	8001d64 <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8004e76:	e00e      	b.n	8004e96 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8004e78:	68fb      	ldr	r3, [r7, #12]
 8004e7a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e7c:	f003 0310 	and.w	r3, r3, #16
 8004e80:	2b00      	cmp	r3, #0
 8004e82:	d003      	beq.n	8004e8c <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8004e84:	68f8      	ldr	r0, [r7, #12]
 8004e86:	f7ff fd7d 	bl	8004984 <HAL_ADC_ErrorCallback>
}
 8004e8a:	e004      	b.n	8004e96 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8004e8c:	68fb      	ldr	r3, [r7, #12]
 8004e8e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004e90:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004e92:	6878      	ldr	r0, [r7, #4]
 8004e94:	4798      	blx	r3
}
 8004e96:	bf00      	nop
 8004e98:	3710      	adds	r7, #16
 8004e9a:	46bd      	mov	sp, r7
 8004e9c:	bd80      	pop	{r7, pc}

08004e9e <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8004e9e:	b580      	push	{r7, lr}
 8004ea0:	b084      	sub	sp, #16
 8004ea2:	af00      	add	r7, sp, #0
 8004ea4:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004eaa:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8004eac:	68f8      	ldr	r0, [r7, #12]
 8004eae:	f7ff fd60 	bl	8004972 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8004eb2:	bf00      	nop
 8004eb4:	3710      	adds	r7, #16
 8004eb6:	46bd      	mov	sp, r7
 8004eb8:	bd80      	pop	{r7, pc}

08004eba <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8004eba:	b580      	push	{r7, lr}
 8004ebc:	b084      	sub	sp, #16
 8004ebe:	af00      	add	r7, sp, #0
 8004ec0:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ec6:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 8004ec8:	68fb      	ldr	r3, [r7, #12]
 8004eca:	2240      	movs	r2, #64	@ 0x40
 8004ecc:	641a      	str	r2, [r3, #64]	@ 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8004ece:	68fb      	ldr	r3, [r7, #12]
 8004ed0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004ed2:	f043 0204 	orr.w	r2, r3, #4
 8004ed6:	68fb      	ldr	r3, [r7, #12]
 8004ed8:	645a      	str	r2, [r3, #68]	@ 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8004eda:	68f8      	ldr	r0, [r7, #12]
 8004edc:	f7ff fd52 	bl	8004984 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8004ee0:	bf00      	nop
 8004ee2:	3710      	adds	r7, #16
 8004ee4:	46bd      	mov	sp, r7
 8004ee6:	bd80      	pop	{r7, pc}

08004ee8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004ee8:	b480      	push	{r7}
 8004eea:	b085      	sub	sp, #20
 8004eec:	af00      	add	r7, sp, #0
 8004eee:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	f003 0307 	and.w	r3, r3, #7
 8004ef6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004ef8:	4b0c      	ldr	r3, [pc, #48]	@ (8004f2c <__NVIC_SetPriorityGrouping+0x44>)
 8004efa:	68db      	ldr	r3, [r3, #12]
 8004efc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004efe:	68ba      	ldr	r2, [r7, #8]
 8004f00:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8004f04:	4013      	ands	r3, r2
 8004f06:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8004f08:	68fb      	ldr	r3, [r7, #12]
 8004f0a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004f0c:	68bb      	ldr	r3, [r7, #8]
 8004f0e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004f10:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8004f14:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004f18:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004f1a:	4a04      	ldr	r2, [pc, #16]	@ (8004f2c <__NVIC_SetPriorityGrouping+0x44>)
 8004f1c:	68bb      	ldr	r3, [r7, #8]
 8004f1e:	60d3      	str	r3, [r2, #12]
}
 8004f20:	bf00      	nop
 8004f22:	3714      	adds	r7, #20
 8004f24:	46bd      	mov	sp, r7
 8004f26:	bc80      	pop	{r7}
 8004f28:	4770      	bx	lr
 8004f2a:	bf00      	nop
 8004f2c:	e000ed00 	.word	0xe000ed00

08004f30 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004f30:	b480      	push	{r7}
 8004f32:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004f34:	4b04      	ldr	r3, [pc, #16]	@ (8004f48 <__NVIC_GetPriorityGrouping+0x18>)
 8004f36:	68db      	ldr	r3, [r3, #12]
 8004f38:	0a1b      	lsrs	r3, r3, #8
 8004f3a:	f003 0307 	and.w	r3, r3, #7
}
 8004f3e:	4618      	mov	r0, r3
 8004f40:	46bd      	mov	sp, r7
 8004f42:	bc80      	pop	{r7}
 8004f44:	4770      	bx	lr
 8004f46:	bf00      	nop
 8004f48:	e000ed00 	.word	0xe000ed00

08004f4c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004f4c:	b480      	push	{r7}
 8004f4e:	b083      	sub	sp, #12
 8004f50:	af00      	add	r7, sp, #0
 8004f52:	4603      	mov	r3, r0
 8004f54:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004f56:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004f5a:	2b00      	cmp	r3, #0
 8004f5c:	db0b      	blt.n	8004f76 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004f5e:	79fb      	ldrb	r3, [r7, #7]
 8004f60:	f003 021f 	and.w	r2, r3, #31
 8004f64:	4906      	ldr	r1, [pc, #24]	@ (8004f80 <__NVIC_EnableIRQ+0x34>)
 8004f66:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004f6a:	095b      	lsrs	r3, r3, #5
 8004f6c:	2001      	movs	r0, #1
 8004f6e:	fa00 f202 	lsl.w	r2, r0, r2
 8004f72:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8004f76:	bf00      	nop
 8004f78:	370c      	adds	r7, #12
 8004f7a:	46bd      	mov	sp, r7
 8004f7c:	bc80      	pop	{r7}
 8004f7e:	4770      	bx	lr
 8004f80:	e000e100 	.word	0xe000e100

08004f84 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004f84:	b480      	push	{r7}
 8004f86:	b083      	sub	sp, #12
 8004f88:	af00      	add	r7, sp, #0
 8004f8a:	4603      	mov	r3, r0
 8004f8c:	6039      	str	r1, [r7, #0]
 8004f8e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004f90:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004f94:	2b00      	cmp	r3, #0
 8004f96:	db0a      	blt.n	8004fae <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004f98:	683b      	ldr	r3, [r7, #0]
 8004f9a:	b2da      	uxtb	r2, r3
 8004f9c:	490c      	ldr	r1, [pc, #48]	@ (8004fd0 <__NVIC_SetPriority+0x4c>)
 8004f9e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004fa2:	0112      	lsls	r2, r2, #4
 8004fa4:	b2d2      	uxtb	r2, r2
 8004fa6:	440b      	add	r3, r1
 8004fa8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004fac:	e00a      	b.n	8004fc4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004fae:	683b      	ldr	r3, [r7, #0]
 8004fb0:	b2da      	uxtb	r2, r3
 8004fb2:	4908      	ldr	r1, [pc, #32]	@ (8004fd4 <__NVIC_SetPriority+0x50>)
 8004fb4:	79fb      	ldrb	r3, [r7, #7]
 8004fb6:	f003 030f 	and.w	r3, r3, #15
 8004fba:	3b04      	subs	r3, #4
 8004fbc:	0112      	lsls	r2, r2, #4
 8004fbe:	b2d2      	uxtb	r2, r2
 8004fc0:	440b      	add	r3, r1
 8004fc2:	761a      	strb	r2, [r3, #24]
}
 8004fc4:	bf00      	nop
 8004fc6:	370c      	adds	r7, #12
 8004fc8:	46bd      	mov	sp, r7
 8004fca:	bc80      	pop	{r7}
 8004fcc:	4770      	bx	lr
 8004fce:	bf00      	nop
 8004fd0:	e000e100 	.word	0xe000e100
 8004fd4:	e000ed00 	.word	0xe000ed00

08004fd8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004fd8:	b480      	push	{r7}
 8004fda:	b089      	sub	sp, #36	@ 0x24
 8004fdc:	af00      	add	r7, sp, #0
 8004fde:	60f8      	str	r0, [r7, #12]
 8004fe0:	60b9      	str	r1, [r7, #8]
 8004fe2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004fe4:	68fb      	ldr	r3, [r7, #12]
 8004fe6:	f003 0307 	and.w	r3, r3, #7
 8004fea:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004fec:	69fb      	ldr	r3, [r7, #28]
 8004fee:	f1c3 0307 	rsb	r3, r3, #7
 8004ff2:	2b04      	cmp	r3, #4
 8004ff4:	bf28      	it	cs
 8004ff6:	2304      	movcs	r3, #4
 8004ff8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004ffa:	69fb      	ldr	r3, [r7, #28]
 8004ffc:	3304      	adds	r3, #4
 8004ffe:	2b06      	cmp	r3, #6
 8005000:	d902      	bls.n	8005008 <NVIC_EncodePriority+0x30>
 8005002:	69fb      	ldr	r3, [r7, #28]
 8005004:	3b03      	subs	r3, #3
 8005006:	e000      	b.n	800500a <NVIC_EncodePriority+0x32>
 8005008:	2300      	movs	r3, #0
 800500a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800500c:	f04f 32ff 	mov.w	r2, #4294967295
 8005010:	69bb      	ldr	r3, [r7, #24]
 8005012:	fa02 f303 	lsl.w	r3, r2, r3
 8005016:	43da      	mvns	r2, r3
 8005018:	68bb      	ldr	r3, [r7, #8]
 800501a:	401a      	ands	r2, r3
 800501c:	697b      	ldr	r3, [r7, #20]
 800501e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005020:	f04f 31ff 	mov.w	r1, #4294967295
 8005024:	697b      	ldr	r3, [r7, #20]
 8005026:	fa01 f303 	lsl.w	r3, r1, r3
 800502a:	43d9      	mvns	r1, r3
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005030:	4313      	orrs	r3, r2
         );
}
 8005032:	4618      	mov	r0, r3
 8005034:	3724      	adds	r7, #36	@ 0x24
 8005036:	46bd      	mov	sp, r7
 8005038:	bc80      	pop	{r7}
 800503a:	4770      	bx	lr

0800503c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800503c:	b580      	push	{r7, lr}
 800503e:	b082      	sub	sp, #8
 8005040:	af00      	add	r7, sp, #0
 8005042:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	3b01      	subs	r3, #1
 8005048:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800504c:	d301      	bcc.n	8005052 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800504e:	2301      	movs	r3, #1
 8005050:	e00f      	b.n	8005072 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8005052:	4a0a      	ldr	r2, [pc, #40]	@ (800507c <SysTick_Config+0x40>)
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	3b01      	subs	r3, #1
 8005058:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800505a:	210f      	movs	r1, #15
 800505c:	f04f 30ff 	mov.w	r0, #4294967295
 8005060:	f7ff ff90 	bl	8004f84 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005064:	4b05      	ldr	r3, [pc, #20]	@ (800507c <SysTick_Config+0x40>)
 8005066:	2200      	movs	r2, #0
 8005068:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800506a:	4b04      	ldr	r3, [pc, #16]	@ (800507c <SysTick_Config+0x40>)
 800506c:	2207      	movs	r2, #7
 800506e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005070:	2300      	movs	r3, #0
}
 8005072:	4618      	mov	r0, r3
 8005074:	3708      	adds	r7, #8
 8005076:	46bd      	mov	sp, r7
 8005078:	bd80      	pop	{r7, pc}
 800507a:	bf00      	nop
 800507c:	e000e010 	.word	0xe000e010

08005080 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005080:	b580      	push	{r7, lr}
 8005082:	b082      	sub	sp, #8
 8005084:	af00      	add	r7, sp, #0
 8005086:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005088:	6878      	ldr	r0, [r7, #4]
 800508a:	f7ff ff2d 	bl	8004ee8 <__NVIC_SetPriorityGrouping>
}
 800508e:	bf00      	nop
 8005090:	3708      	adds	r7, #8
 8005092:	46bd      	mov	sp, r7
 8005094:	bd80      	pop	{r7, pc}

08005096 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8005096:	b580      	push	{r7, lr}
 8005098:	b086      	sub	sp, #24
 800509a:	af00      	add	r7, sp, #0
 800509c:	4603      	mov	r3, r0
 800509e:	60b9      	str	r1, [r7, #8]
 80050a0:	607a      	str	r2, [r7, #4]
 80050a2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80050a4:	2300      	movs	r3, #0
 80050a6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80050a8:	f7ff ff42 	bl	8004f30 <__NVIC_GetPriorityGrouping>
 80050ac:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80050ae:	687a      	ldr	r2, [r7, #4]
 80050b0:	68b9      	ldr	r1, [r7, #8]
 80050b2:	6978      	ldr	r0, [r7, #20]
 80050b4:	f7ff ff90 	bl	8004fd8 <NVIC_EncodePriority>
 80050b8:	4602      	mov	r2, r0
 80050ba:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80050be:	4611      	mov	r1, r2
 80050c0:	4618      	mov	r0, r3
 80050c2:	f7ff ff5f 	bl	8004f84 <__NVIC_SetPriority>
}
 80050c6:	bf00      	nop
 80050c8:	3718      	adds	r7, #24
 80050ca:	46bd      	mov	sp, r7
 80050cc:	bd80      	pop	{r7, pc}

080050ce <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f2xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80050ce:	b580      	push	{r7, lr}
 80050d0:	b082      	sub	sp, #8
 80050d2:	af00      	add	r7, sp, #0
 80050d4:	4603      	mov	r3, r0
 80050d6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80050d8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80050dc:	4618      	mov	r0, r3
 80050de:	f7ff ff35 	bl	8004f4c <__NVIC_EnableIRQ>
}
 80050e2:	bf00      	nop
 80050e4:	3708      	adds	r7, #8
 80050e6:	46bd      	mov	sp, r7
 80050e8:	bd80      	pop	{r7, pc}

080050ea <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80050ea:	b580      	push	{r7, lr}
 80050ec:	b082      	sub	sp, #8
 80050ee:	af00      	add	r7, sp, #0
 80050f0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80050f2:	6878      	ldr	r0, [r7, #4]
 80050f4:	f7ff ffa2 	bl	800503c <SysTick_Config>
 80050f8:	4603      	mov	r3, r0
}
 80050fa:	4618      	mov	r0, r3
 80050fc:	3708      	adds	r7, #8
 80050fe:	46bd      	mov	sp, r7
 8005100:	bd80      	pop	{r7, pc}
	...

08005104 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8005104:	b580      	push	{r7, lr}
 8005106:	b086      	sub	sp, #24
 8005108:	af00      	add	r7, sp, #0
 800510a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800510c:	2300      	movs	r3, #0
 800510e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8005110:	f7ff fab2 	bl	8004678 <HAL_GetTick>
 8005114:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	2b00      	cmp	r3, #0
 800511a:	d101      	bne.n	8005120 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 800511c:	2301      	movs	r3, #1
 800511e:	e099      	b.n	8005254 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	2202      	movs	r2, #2
 8005124:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	2200      	movs	r2, #0
 800512c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	681a      	ldr	r2, [r3, #0]
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	f022 0201 	bic.w	r2, r2, #1
 800513e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005140:	e00f      	b.n	8005162 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8005142:	f7ff fa99 	bl	8004678 <HAL_GetTick>
 8005146:	4602      	mov	r2, r0
 8005148:	693b      	ldr	r3, [r7, #16]
 800514a:	1ad3      	subs	r3, r2, r3
 800514c:	2b05      	cmp	r3, #5
 800514e:	d908      	bls.n	8005162 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	2220      	movs	r2, #32
 8005154:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	2203      	movs	r2, #3
 800515a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 800515e:	2303      	movs	r3, #3
 8005160:	e078      	b.n	8005254 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	f003 0301 	and.w	r3, r3, #1
 800516c:	2b00      	cmp	r3, #0
 800516e:	d1e8      	bne.n	8005142 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	681b      	ldr	r3, [r3, #0]
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8005178:	697a      	ldr	r2, [r7, #20]
 800517a:	4b38      	ldr	r3, [pc, #224]	@ (800525c <HAL_DMA_Init+0x158>)
 800517c:	4013      	ands	r3, r2
 800517e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	685a      	ldr	r2, [r3, #4]
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	689b      	ldr	r3, [r3, #8]
 8005188:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800518e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	691b      	ldr	r3, [r3, #16]
 8005194:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800519a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	699b      	ldr	r3, [r3, #24]
 80051a0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80051a6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	6a1b      	ldr	r3, [r3, #32]
 80051ac:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80051ae:	697a      	ldr	r2, [r7, #20]
 80051b0:	4313      	orrs	r3, r2
 80051b2:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051b8:	2b04      	cmp	r3, #4
 80051ba:	d107      	bne.n	80051cc <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80051c4:	4313      	orrs	r3, r2
 80051c6:	697a      	ldr	r2, [r7, #20]
 80051c8:	4313      	orrs	r3, r2
 80051ca:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	697a      	ldr	r2, [r7, #20]
 80051d2:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	695b      	ldr	r3, [r3, #20]
 80051da:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80051dc:	697b      	ldr	r3, [r7, #20]
 80051de:	f023 0307 	bic.w	r3, r3, #7
 80051e2:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051e8:	697a      	ldr	r2, [r7, #20]
 80051ea:	4313      	orrs	r3, r2
 80051ec:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051f2:	2b04      	cmp	r3, #4
 80051f4:	d117      	bne.n	8005226 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80051fa:	697a      	ldr	r2, [r7, #20]
 80051fc:	4313      	orrs	r3, r2
 80051fe:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005204:	2b00      	cmp	r3, #0
 8005206:	d00e      	beq.n	8005226 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8005208:	6878      	ldr	r0, [r7, #4]
 800520a:	f000 fadd 	bl	80057c8 <DMA_CheckFifoParam>
 800520e:	4603      	mov	r3, r0
 8005210:	2b00      	cmp	r3, #0
 8005212:	d008      	beq.n	8005226 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	2240      	movs	r2, #64	@ 0x40
 8005218:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	2201      	movs	r2, #1
 800521e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8005222:	2301      	movs	r3, #1
 8005224:	e016      	b.n	8005254 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	681b      	ldr	r3, [r3, #0]
 800522a:	697a      	ldr	r2, [r7, #20]
 800522c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800522e:	6878      	ldr	r0, [r7, #4]
 8005230:	f000 fa96 	bl	8005760 <DMA_CalcBaseAndBitshift>
 8005234:	4603      	mov	r3, r0
 8005236:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800523c:	223f      	movs	r2, #63	@ 0x3f
 800523e:	409a      	lsls	r2, r3
 8005240:	68fb      	ldr	r3, [r7, #12]
 8005242:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	2200      	movs	r2, #0
 8005248:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	2201      	movs	r2, #1
 800524e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8005252:	2300      	movs	r3, #0
}
 8005254:	4618      	mov	r0, r3
 8005256:	3718      	adds	r7, #24
 8005258:	46bd      	mov	sp, r7
 800525a:	bd80      	pop	{r7, pc}
 800525c:	f010803f 	.word	0xf010803f

08005260 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005260:	b580      	push	{r7, lr}
 8005262:	b086      	sub	sp, #24
 8005264:	af00      	add	r7, sp, #0
 8005266:	60f8      	str	r0, [r7, #12]
 8005268:	60b9      	str	r1, [r7, #8]
 800526a:	607a      	str	r2, [r7, #4]
 800526c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800526e:	2300      	movs	r3, #0
 8005270:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005272:	68fb      	ldr	r3, [r7, #12]
 8005274:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005276:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8005278:	68fb      	ldr	r3, [r7, #12]
 800527a:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800527e:	2b01      	cmp	r3, #1
 8005280:	d101      	bne.n	8005286 <HAL_DMA_Start_IT+0x26>
 8005282:	2302      	movs	r3, #2
 8005284:	e040      	b.n	8005308 <HAL_DMA_Start_IT+0xa8>
 8005286:	68fb      	ldr	r3, [r7, #12]
 8005288:	2201      	movs	r2, #1
 800528a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800528e:	68fb      	ldr	r3, [r7, #12]
 8005290:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8005294:	b2db      	uxtb	r3, r3
 8005296:	2b01      	cmp	r3, #1
 8005298:	d12f      	bne.n	80052fa <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800529a:	68fb      	ldr	r3, [r7, #12]
 800529c:	2202      	movs	r2, #2
 800529e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80052a2:	68fb      	ldr	r3, [r7, #12]
 80052a4:	2200      	movs	r2, #0
 80052a6:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80052a8:	683b      	ldr	r3, [r7, #0]
 80052aa:	687a      	ldr	r2, [r7, #4]
 80052ac:	68b9      	ldr	r1, [r7, #8]
 80052ae:	68f8      	ldr	r0, [r7, #12]
 80052b0:	f000 fa28 	bl	8005704 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80052b4:	68fb      	ldr	r3, [r7, #12]
 80052b6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80052b8:	223f      	movs	r2, #63	@ 0x3f
 80052ba:	409a      	lsls	r2, r3
 80052bc:	693b      	ldr	r3, [r7, #16]
 80052be:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80052c0:	68fb      	ldr	r3, [r7, #12]
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	681a      	ldr	r2, [r3, #0]
 80052c6:	68fb      	ldr	r3, [r7, #12]
 80052c8:	681b      	ldr	r3, [r3, #0]
 80052ca:	f042 0216 	orr.w	r2, r2, #22
 80052ce:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80052d0:	68fb      	ldr	r3, [r7, #12]
 80052d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80052d4:	2b00      	cmp	r3, #0
 80052d6:	d007      	beq.n	80052e8 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80052d8:	68fb      	ldr	r3, [r7, #12]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	681a      	ldr	r2, [r3, #0]
 80052de:	68fb      	ldr	r3, [r7, #12]
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	f042 0208 	orr.w	r2, r2, #8
 80052e6:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80052e8:	68fb      	ldr	r3, [r7, #12]
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	681a      	ldr	r2, [r3, #0]
 80052ee:	68fb      	ldr	r3, [r7, #12]
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	f042 0201 	orr.w	r2, r2, #1
 80052f6:	601a      	str	r2, [r3, #0]
 80052f8:	e005      	b.n	8005306 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80052fa:	68fb      	ldr	r3, [r7, #12]
 80052fc:	2200      	movs	r2, #0
 80052fe:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8005302:	2302      	movs	r3, #2
 8005304:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8005306:	7dfb      	ldrb	r3, [r7, #23]
}
 8005308:	4618      	mov	r0, r3
 800530a:	3718      	adds	r7, #24
 800530c:	46bd      	mov	sp, r7
 800530e:	bd80      	pop	{r7, pc}

08005310 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8005310:	b580      	push	{r7, lr}
 8005312:	b084      	sub	sp, #16
 8005314:	af00      	add	r7, sp, #0
 8005316:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800531c:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800531e:	f7ff f9ab 	bl	8004678 <HAL_GetTick>
 8005322:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800532a:	b2db      	uxtb	r3, r3
 800532c:	2b02      	cmp	r3, #2
 800532e:	d008      	beq.n	8005342 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	2280      	movs	r2, #128	@ 0x80
 8005334:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	2200      	movs	r2, #0
 800533a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 800533e:	2301      	movs	r3, #1
 8005340:	e052      	b.n	80053e8 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	681a      	ldr	r2, [r3, #0]
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	f022 0216 	bic.w	r2, r2, #22
 8005350:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	695a      	ldr	r2, [r3, #20]
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005360:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005366:	2b00      	cmp	r3, #0
 8005368:	d103      	bne.n	8005372 <HAL_DMA_Abort+0x62>
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800536e:	2b00      	cmp	r3, #0
 8005370:	d007      	beq.n	8005382 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	681b      	ldr	r3, [r3, #0]
 8005376:	681a      	ldr	r2, [r3, #0]
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	f022 0208 	bic.w	r2, r2, #8
 8005380:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	681a      	ldr	r2, [r3, #0]
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	f022 0201 	bic.w	r2, r2, #1
 8005390:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005392:	e013      	b.n	80053bc <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8005394:	f7ff f970 	bl	8004678 <HAL_GetTick>
 8005398:	4602      	mov	r2, r0
 800539a:	68bb      	ldr	r3, [r7, #8]
 800539c:	1ad3      	subs	r3, r2, r3
 800539e:	2b05      	cmp	r3, #5
 80053a0:	d90c      	bls.n	80053bc <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	2220      	movs	r2, #32
 80053a6:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	2203      	movs	r2, #3
 80053ac:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	2200      	movs	r2, #0
 80053b4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 80053b8:	2303      	movs	r3, #3
 80053ba:	e015      	b.n	80053e8 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	f003 0301 	and.w	r3, r3, #1
 80053c6:	2b00      	cmp	r3, #0
 80053c8:	d1e4      	bne.n	8005394 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80053ce:	223f      	movs	r2, #63	@ 0x3f
 80053d0:	409a      	lsls	r2, r3
 80053d2:	68fb      	ldr	r3, [r7, #12]
 80053d4:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	2201      	movs	r2, #1
 80053da:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	2200      	movs	r2, #0
 80053e2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 80053e6:	2300      	movs	r3, #0
}
 80053e8:	4618      	mov	r0, r3
 80053ea:	3710      	adds	r7, #16
 80053ec:	46bd      	mov	sp, r7
 80053ee:	bd80      	pop	{r7, pc}

080053f0 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80053f0:	b580      	push	{r7, lr}
 80053f2:	b086      	sub	sp, #24
 80053f4:	af00      	add	r7, sp, #0
 80053f6:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80053f8:	2300      	movs	r3, #0
 80053fa:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80053fc:	4b8e      	ldr	r3, [pc, #568]	@ (8005638 <HAL_DMA_IRQHandler+0x248>)
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	4a8e      	ldr	r2, [pc, #568]	@ (800563c <HAL_DMA_IRQHandler+0x24c>)
 8005402:	fba2 2303 	umull	r2, r3, r2, r3
 8005406:	0a9b      	lsrs	r3, r3, #10
 8005408:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800540e:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8005410:	693b      	ldr	r3, [r7, #16]
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800541a:	2208      	movs	r2, #8
 800541c:	409a      	lsls	r2, r3
 800541e:	68fb      	ldr	r3, [r7, #12]
 8005420:	4013      	ands	r3, r2
 8005422:	2b00      	cmp	r3, #0
 8005424:	d01a      	beq.n	800545c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	f003 0304 	and.w	r3, r3, #4
 8005430:	2b00      	cmp	r3, #0
 8005432:	d013      	beq.n	800545c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	681a      	ldr	r2, [r3, #0]
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	681b      	ldr	r3, [r3, #0]
 800543e:	f022 0204 	bic.w	r2, r2, #4
 8005442:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005448:	2208      	movs	r2, #8
 800544a:	409a      	lsls	r2, r3
 800544c:	693b      	ldr	r3, [r7, #16]
 800544e:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005454:	f043 0201 	orr.w	r2, r3, #1
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005460:	2201      	movs	r2, #1
 8005462:	409a      	lsls	r2, r3
 8005464:	68fb      	ldr	r3, [r7, #12]
 8005466:	4013      	ands	r3, r2
 8005468:	2b00      	cmp	r3, #0
 800546a:	d012      	beq.n	8005492 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	695b      	ldr	r3, [r3, #20]
 8005472:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005476:	2b00      	cmp	r3, #0
 8005478:	d00b      	beq.n	8005492 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800547e:	2201      	movs	r2, #1
 8005480:	409a      	lsls	r2, r3
 8005482:	693b      	ldr	r3, [r7, #16]
 8005484:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800548a:	f043 0202 	orr.w	r2, r3, #2
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005496:	2204      	movs	r2, #4
 8005498:	409a      	lsls	r2, r3
 800549a:	68fb      	ldr	r3, [r7, #12]
 800549c:	4013      	ands	r3, r2
 800549e:	2b00      	cmp	r3, #0
 80054a0:	d012      	beq.n	80054c8 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	f003 0302 	and.w	r3, r3, #2
 80054ac:	2b00      	cmp	r3, #0
 80054ae:	d00b      	beq.n	80054c8 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80054b4:	2204      	movs	r2, #4
 80054b6:	409a      	lsls	r2, r3
 80054b8:	693b      	ldr	r3, [r7, #16]
 80054ba:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80054c0:	f043 0204 	orr.w	r2, r3, #4
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80054cc:	2210      	movs	r2, #16
 80054ce:	409a      	lsls	r2, r3
 80054d0:	68fb      	ldr	r3, [r7, #12]
 80054d2:	4013      	ands	r3, r2
 80054d4:	2b00      	cmp	r3, #0
 80054d6:	d043      	beq.n	8005560 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	f003 0308 	and.w	r3, r3, #8
 80054e2:	2b00      	cmp	r3, #0
 80054e4:	d03c      	beq.n	8005560 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80054ea:	2210      	movs	r2, #16
 80054ec:	409a      	lsls	r2, r3
 80054ee:	693b      	ldr	r3, [r7, #16]
 80054f0:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	681b      	ldr	r3, [r3, #0]
 80054f6:	681b      	ldr	r3, [r3, #0]
 80054f8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80054fc:	2b00      	cmp	r3, #0
 80054fe:	d018      	beq.n	8005532 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800550a:	2b00      	cmp	r3, #0
 800550c:	d108      	bne.n	8005520 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005512:	2b00      	cmp	r3, #0
 8005514:	d024      	beq.n	8005560 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800551a:	6878      	ldr	r0, [r7, #4]
 800551c:	4798      	blx	r3
 800551e:	e01f      	b.n	8005560 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005524:	2b00      	cmp	r3, #0
 8005526:	d01b      	beq.n	8005560 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800552c:	6878      	ldr	r0, [r7, #4]
 800552e:	4798      	blx	r3
 8005530:	e016      	b.n	8005560 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800553c:	2b00      	cmp	r3, #0
 800553e:	d107      	bne.n	8005550 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	681a      	ldr	r2, [r3, #0]
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	f022 0208 	bic.w	r2, r2, #8
 800554e:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005554:	2b00      	cmp	r3, #0
 8005556:	d003      	beq.n	8005560 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800555c:	6878      	ldr	r0, [r7, #4]
 800555e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005564:	2220      	movs	r2, #32
 8005566:	409a      	lsls	r2, r3
 8005568:	68fb      	ldr	r3, [r7, #12]
 800556a:	4013      	ands	r3, r2
 800556c:	2b00      	cmp	r3, #0
 800556e:	f000 808f 	beq.w	8005690 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	f003 0310 	and.w	r3, r3, #16
 800557c:	2b00      	cmp	r3, #0
 800557e:	f000 8087 	beq.w	8005690 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005586:	2220      	movs	r2, #32
 8005588:	409a      	lsls	r2, r3
 800558a:	693b      	ldr	r3, [r7, #16]
 800558c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8005594:	b2db      	uxtb	r3, r3
 8005596:	2b05      	cmp	r3, #5
 8005598:	d136      	bne.n	8005608 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	681a      	ldr	r2, [r3, #0]
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	f022 0216 	bic.w	r2, r2, #22
 80055a8:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	695a      	ldr	r2, [r3, #20]
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80055b8:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80055be:	2b00      	cmp	r3, #0
 80055c0:	d103      	bne.n	80055ca <HAL_DMA_IRQHandler+0x1da>
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80055c6:	2b00      	cmp	r3, #0
 80055c8:	d007      	beq.n	80055da <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	681a      	ldr	r2, [r3, #0]
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	f022 0208 	bic.w	r2, r2, #8
 80055d8:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80055de:	223f      	movs	r2, #63	@ 0x3f
 80055e0:	409a      	lsls	r2, r3
 80055e2:	693b      	ldr	r3, [r7, #16]
 80055e4:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	2201      	movs	r2, #1
 80055ea:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	2200      	movs	r2, #0
 80055f2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80055fa:	2b00      	cmp	r3, #0
 80055fc:	d07e      	beq.n	80056fc <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005602:	6878      	ldr	r0, [r7, #4]
 8005604:	4798      	blx	r3
        }
        return;
 8005606:	e079      	b.n	80056fc <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	681b      	ldr	r3, [r3, #0]
 800560e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005612:	2b00      	cmp	r3, #0
 8005614:	d01d      	beq.n	8005652 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	681b      	ldr	r3, [r3, #0]
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005620:	2b00      	cmp	r3, #0
 8005622:	d10d      	bne.n	8005640 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005628:	2b00      	cmp	r3, #0
 800562a:	d031      	beq.n	8005690 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005630:	6878      	ldr	r0, [r7, #4]
 8005632:	4798      	blx	r3
 8005634:	e02c      	b.n	8005690 <HAL_DMA_IRQHandler+0x2a0>
 8005636:	bf00      	nop
 8005638:	2000000c 	.word	0x2000000c
 800563c:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005644:	2b00      	cmp	r3, #0
 8005646:	d023      	beq.n	8005690 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800564c:	6878      	ldr	r0, [r7, #4]
 800564e:	4798      	blx	r3
 8005650:	e01e      	b.n	8005690 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800565c:	2b00      	cmp	r3, #0
 800565e:	d10f      	bne.n	8005680 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	681a      	ldr	r2, [r3, #0]
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	681b      	ldr	r3, [r3, #0]
 800566a:	f022 0210 	bic.w	r2, r2, #16
 800566e:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	2201      	movs	r2, #1
 8005674:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	2200      	movs	r2, #0
 800567c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005684:	2b00      	cmp	r3, #0
 8005686:	d003      	beq.n	8005690 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800568c:	6878      	ldr	r0, [r7, #4]
 800568e:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005694:	2b00      	cmp	r3, #0
 8005696:	d032      	beq.n	80056fe <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800569c:	f003 0301 	and.w	r3, r3, #1
 80056a0:	2b00      	cmp	r3, #0
 80056a2:	d022      	beq.n	80056ea <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	2205      	movs	r2, #5
 80056a8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	681a      	ldr	r2, [r3, #0]
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	f022 0201 	bic.w	r2, r2, #1
 80056ba:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80056bc:	68bb      	ldr	r3, [r7, #8]
 80056be:	3301      	adds	r3, #1
 80056c0:	60bb      	str	r3, [r7, #8]
 80056c2:	697a      	ldr	r2, [r7, #20]
 80056c4:	429a      	cmp	r2, r3
 80056c6:	d307      	bcc.n	80056d8 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	681b      	ldr	r3, [r3, #0]
 80056ce:	f003 0301 	and.w	r3, r3, #1
 80056d2:	2b00      	cmp	r3, #0
 80056d4:	d1f2      	bne.n	80056bc <HAL_DMA_IRQHandler+0x2cc>
 80056d6:	e000      	b.n	80056da <HAL_DMA_IRQHandler+0x2ea>
          break;
 80056d8:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	2201      	movs	r2, #1
 80056de:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	2200      	movs	r2, #0
 80056e6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80056ee:	2b00      	cmp	r3, #0
 80056f0:	d005      	beq.n	80056fe <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80056f6:	6878      	ldr	r0, [r7, #4]
 80056f8:	4798      	blx	r3
 80056fa:	e000      	b.n	80056fe <HAL_DMA_IRQHandler+0x30e>
        return;
 80056fc:	bf00      	nop
    }
  }
}
 80056fe:	3718      	adds	r7, #24
 8005700:	46bd      	mov	sp, r7
 8005702:	bd80      	pop	{r7, pc}

08005704 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005704:	b480      	push	{r7}
 8005706:	b085      	sub	sp, #20
 8005708:	af00      	add	r7, sp, #0
 800570a:	60f8      	str	r0, [r7, #12]
 800570c:	60b9      	str	r1, [r7, #8]
 800570e:	607a      	str	r2, [r7, #4]
 8005710:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8005712:	68fb      	ldr	r3, [r7, #12]
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	681a      	ldr	r2, [r3, #0]
 8005718:	68fb      	ldr	r3, [r7, #12]
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8005720:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8005722:	68fb      	ldr	r3, [r7, #12]
 8005724:	681b      	ldr	r3, [r3, #0]
 8005726:	683a      	ldr	r2, [r7, #0]
 8005728:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800572a:	68fb      	ldr	r3, [r7, #12]
 800572c:	689b      	ldr	r3, [r3, #8]
 800572e:	2b40      	cmp	r3, #64	@ 0x40
 8005730:	d108      	bne.n	8005744 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8005732:	68fb      	ldr	r3, [r7, #12]
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	687a      	ldr	r2, [r7, #4]
 8005738:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800573a:	68fb      	ldr	r3, [r7, #12]
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	68ba      	ldr	r2, [r7, #8]
 8005740:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8005742:	e007      	b.n	8005754 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8005744:	68fb      	ldr	r3, [r7, #12]
 8005746:	681b      	ldr	r3, [r3, #0]
 8005748:	68ba      	ldr	r2, [r7, #8]
 800574a:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 800574c:	68fb      	ldr	r3, [r7, #12]
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	687a      	ldr	r2, [r7, #4]
 8005752:	60da      	str	r2, [r3, #12]
}
 8005754:	bf00      	nop
 8005756:	3714      	adds	r7, #20
 8005758:	46bd      	mov	sp, r7
 800575a:	bc80      	pop	{r7}
 800575c:	4770      	bx	lr
	...

08005760 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8005760:	b480      	push	{r7}
 8005762:	b085      	sub	sp, #20
 8005764:	af00      	add	r7, sp, #0
 8005766:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	681b      	ldr	r3, [r3, #0]
 800576c:	b2db      	uxtb	r3, r3
 800576e:	3b10      	subs	r3, #16
 8005770:	4a13      	ldr	r2, [pc, #76]	@ (80057c0 <DMA_CalcBaseAndBitshift+0x60>)
 8005772:	fba2 2303 	umull	r2, r3, r2, r3
 8005776:	091b      	lsrs	r3, r3, #4
 8005778:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800577a:	4a12      	ldr	r2, [pc, #72]	@ (80057c4 <DMA_CalcBaseAndBitshift+0x64>)
 800577c:	68fb      	ldr	r3, [r7, #12]
 800577e:	4413      	add	r3, r2
 8005780:	781b      	ldrb	r3, [r3, #0]
 8005782:	461a      	mov	r2, r3
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8005788:	68fb      	ldr	r3, [r7, #12]
 800578a:	2b03      	cmp	r3, #3
 800578c:	d909      	bls.n	80057a2 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8005796:	f023 0303 	bic.w	r3, r3, #3
 800579a:	1d1a      	adds	r2, r3, #4
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	659a      	str	r2, [r3, #88]	@ 0x58
 80057a0:	e007      	b.n	80057b2 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80057aa:	f023 0303 	bic.w	r3, r3, #3
 80057ae:	687a      	ldr	r2, [r7, #4]
 80057b0:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 80057b6:	4618      	mov	r0, r3
 80057b8:	3714      	adds	r7, #20
 80057ba:	46bd      	mov	sp, r7
 80057bc:	bc80      	pop	{r7}
 80057be:	4770      	bx	lr
 80057c0:	aaaaaaab 	.word	0xaaaaaaab
 80057c4:	08008d34 	.word	0x08008d34

080057c8 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80057c8:	b480      	push	{r7}
 80057ca:	b085      	sub	sp, #20
 80057cc:	af00      	add	r7, sp, #0
 80057ce:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80057d0:	2300      	movs	r3, #0
 80057d2:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80057d8:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	699b      	ldr	r3, [r3, #24]
 80057de:	2b00      	cmp	r3, #0
 80057e0:	d11f      	bne.n	8005822 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80057e2:	68bb      	ldr	r3, [r7, #8]
 80057e4:	2b03      	cmp	r3, #3
 80057e6:	d856      	bhi.n	8005896 <DMA_CheckFifoParam+0xce>
 80057e8:	a201      	add	r2, pc, #4	@ (adr r2, 80057f0 <DMA_CheckFifoParam+0x28>)
 80057ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80057ee:	bf00      	nop
 80057f0:	08005801 	.word	0x08005801
 80057f4:	08005813 	.word	0x08005813
 80057f8:	08005801 	.word	0x08005801
 80057fc:	08005897 	.word	0x08005897
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005804:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005808:	2b00      	cmp	r3, #0
 800580a:	d046      	beq.n	800589a <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 800580c:	2301      	movs	r3, #1
 800580e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005810:	e043      	b.n	800589a <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005816:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800581a:	d140      	bne.n	800589e <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 800581c:	2301      	movs	r3, #1
 800581e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005820:	e03d      	b.n	800589e <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	699b      	ldr	r3, [r3, #24]
 8005826:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800582a:	d121      	bne.n	8005870 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 800582c:	68bb      	ldr	r3, [r7, #8]
 800582e:	2b03      	cmp	r3, #3
 8005830:	d837      	bhi.n	80058a2 <DMA_CheckFifoParam+0xda>
 8005832:	a201      	add	r2, pc, #4	@ (adr r2, 8005838 <DMA_CheckFifoParam+0x70>)
 8005834:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005838:	08005849 	.word	0x08005849
 800583c:	0800584f 	.word	0x0800584f
 8005840:	08005849 	.word	0x08005849
 8005844:	08005861 	.word	0x08005861
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8005848:	2301      	movs	r3, #1
 800584a:	73fb      	strb	r3, [r7, #15]
      break;
 800584c:	e030      	b.n	80058b0 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005852:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005856:	2b00      	cmp	r3, #0
 8005858:	d025      	beq.n	80058a6 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800585a:	2301      	movs	r3, #1
 800585c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800585e:	e022      	b.n	80058a6 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005864:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8005868:	d11f      	bne.n	80058aa <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800586a:	2301      	movs	r3, #1
 800586c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800586e:	e01c      	b.n	80058aa <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8005870:	68bb      	ldr	r3, [r7, #8]
 8005872:	2b02      	cmp	r3, #2
 8005874:	d903      	bls.n	800587e <DMA_CheckFifoParam+0xb6>
 8005876:	68bb      	ldr	r3, [r7, #8]
 8005878:	2b03      	cmp	r3, #3
 800587a:	d003      	beq.n	8005884 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 800587c:	e018      	b.n	80058b0 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800587e:	2301      	movs	r3, #1
 8005880:	73fb      	strb	r3, [r7, #15]
      break;
 8005882:	e015      	b.n	80058b0 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005888:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800588c:	2b00      	cmp	r3, #0
 800588e:	d00e      	beq.n	80058ae <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8005890:	2301      	movs	r3, #1
 8005892:	73fb      	strb	r3, [r7, #15]
      break;
 8005894:	e00b      	b.n	80058ae <DMA_CheckFifoParam+0xe6>
      break;
 8005896:	bf00      	nop
 8005898:	e00a      	b.n	80058b0 <DMA_CheckFifoParam+0xe8>
      break;
 800589a:	bf00      	nop
 800589c:	e008      	b.n	80058b0 <DMA_CheckFifoParam+0xe8>
      break;
 800589e:	bf00      	nop
 80058a0:	e006      	b.n	80058b0 <DMA_CheckFifoParam+0xe8>
      break;
 80058a2:	bf00      	nop
 80058a4:	e004      	b.n	80058b0 <DMA_CheckFifoParam+0xe8>
      break;
 80058a6:	bf00      	nop
 80058a8:	e002      	b.n	80058b0 <DMA_CheckFifoParam+0xe8>
      break;   
 80058aa:	bf00      	nop
 80058ac:	e000      	b.n	80058b0 <DMA_CheckFifoParam+0xe8>
      break;
 80058ae:	bf00      	nop
    }
  } 
  
  return status; 
 80058b0:	7bfb      	ldrb	r3, [r7, #15]
}
 80058b2:	4618      	mov	r0, r3
 80058b4:	3714      	adds	r7, #20
 80058b6:	46bd      	mov	sp, r7
 80058b8:	bc80      	pop	{r7}
 80058ba:	4770      	bx	lr

080058bc <HAL_FLASH_Program>:
  * @param  Data specifies the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 80058bc:	b580      	push	{r7, lr}
 80058be:	b086      	sub	sp, #24
 80058c0:	af00      	add	r7, sp, #0
 80058c2:	60f8      	str	r0, [r7, #12]
 80058c4:	60b9      	str	r1, [r7, #8]
 80058c6:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status = HAL_ERROR;
 80058ca:	2301      	movs	r3, #1
 80058cc:	75fb      	strb	r3, [r7, #23]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 80058ce:	4b23      	ldr	r3, [pc, #140]	@ (800595c <HAL_FLASH_Program+0xa0>)
 80058d0:	7e1b      	ldrb	r3, [r3, #24]
 80058d2:	2b01      	cmp	r3, #1
 80058d4:	d101      	bne.n	80058da <HAL_FLASH_Program+0x1e>
 80058d6:	2302      	movs	r3, #2
 80058d8:	e03b      	b.n	8005952 <HAL_FLASH_Program+0x96>
 80058da:	4b20      	ldr	r3, [pc, #128]	@ (800595c <HAL_FLASH_Program+0xa0>)
 80058dc:	2201      	movs	r2, #1
 80058de:	761a      	strb	r2, [r3, #24]
  
  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80058e0:	f24c 3050 	movw	r0, #50000	@ 0xc350
 80058e4:	f000 f870 	bl	80059c8 <FLASH_WaitForLastOperation>
 80058e8:	4603      	mov	r3, r0
 80058ea:	75fb      	strb	r3, [r7, #23]
  
  if(status == HAL_OK)
 80058ec:	7dfb      	ldrb	r3, [r7, #23]
 80058ee:	2b00      	cmp	r3, #0
 80058f0:	d12b      	bne.n	800594a <HAL_FLASH_Program+0x8e>
  {
    if(TypeProgram == FLASH_TYPEPROGRAM_BYTE)
 80058f2:	68fb      	ldr	r3, [r7, #12]
 80058f4:	2b00      	cmp	r3, #0
 80058f6:	d105      	bne.n	8005904 <HAL_FLASH_Program+0x48>
    {
      /*Program byte (8-bit) at a specified address.*/
      FLASH_Program_Byte(Address, (uint8_t) Data);
 80058f8:	783b      	ldrb	r3, [r7, #0]
 80058fa:	4619      	mov	r1, r3
 80058fc:	68b8      	ldr	r0, [r7, #8]
 80058fe:	f000 f919 	bl	8005b34 <FLASH_Program_Byte>
 8005902:	e016      	b.n	8005932 <HAL_FLASH_Program+0x76>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 8005904:	68fb      	ldr	r3, [r7, #12]
 8005906:	2b01      	cmp	r3, #1
 8005908:	d105      	bne.n	8005916 <HAL_FLASH_Program+0x5a>
    {
      /*Program halfword (16-bit) at a specified address.*/
      FLASH_Program_HalfWord(Address, (uint16_t) Data);
 800590a:	883b      	ldrh	r3, [r7, #0]
 800590c:	4619      	mov	r1, r3
 800590e:	68b8      	ldr	r0, [r7, #8]
 8005910:	f000 f8ee 	bl	8005af0 <FLASH_Program_HalfWord>
 8005914:	e00d      	b.n	8005932 <HAL_FLASH_Program+0x76>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 8005916:	68fb      	ldr	r3, [r7, #12]
 8005918:	2b02      	cmp	r3, #2
 800591a:	d105      	bne.n	8005928 <HAL_FLASH_Program+0x6c>
    {
      /*Program word (32-bit) at a specified address.*/
      FLASH_Program_Word(Address, (uint32_t) Data);
 800591c:	683b      	ldr	r3, [r7, #0]
 800591e:	4619      	mov	r1, r3
 8005920:	68b8      	ldr	r0, [r7, #8]
 8005922:	f000 f8c3 	bl	8005aac <FLASH_Program_Word>
 8005926:	e004      	b.n	8005932 <HAL_FLASH_Program+0x76>
    }
    else
    {
      /*Program double word (64-bit) at a specified address.*/
      FLASH_Program_DoubleWord(Address, Data);
 8005928:	e9d7 2300 	ldrd	r2, r3, [r7]
 800592c:	68b8      	ldr	r0, [r7, #8]
 800592e:	f000 f88b 	bl	8005a48 <FLASH_Program_DoubleWord>
    }
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8005932:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8005936:	f000 f847 	bl	80059c8 <FLASH_WaitForLastOperation>
 800593a:	4603      	mov	r3, r0
 800593c:	75fb      	strb	r3, [r7, #23]
    
    /* If the program operation is completed, disable the PG Bit */
    FLASH->CR &= (~FLASH_CR_PG);  
 800593e:	4b08      	ldr	r3, [pc, #32]	@ (8005960 <HAL_FLASH_Program+0xa4>)
 8005940:	691b      	ldr	r3, [r3, #16]
 8005942:	4a07      	ldr	r2, [pc, #28]	@ (8005960 <HAL_FLASH_Program+0xa4>)
 8005944:	f023 0301 	bic.w	r3, r3, #1
 8005948:	6113      	str	r3, [r2, #16]
  }
  
  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 800594a:	4b04      	ldr	r3, [pc, #16]	@ (800595c <HAL_FLASH_Program+0xa0>)
 800594c:	2200      	movs	r2, #0
 800594e:	761a      	strb	r2, [r3, #24]
  
  return status;
 8005950:	7dfb      	ldrb	r3, [r7, #23]
}
 8005952:	4618      	mov	r0, r3
 8005954:	3718      	adds	r7, #24
 8005956:	46bd      	mov	sp, r7
 8005958:	bd80      	pop	{r7, pc}
 800595a:	bf00      	nop
 800595c:	200014dc 	.word	0x200014dc
 8005960:	40023c00 	.word	0x40023c00

08005964 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8005964:	b480      	push	{r7}
 8005966:	b083      	sub	sp, #12
 8005968:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 800596a:	2300      	movs	r3, #0
 800596c:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 800596e:	4b0b      	ldr	r3, [pc, #44]	@ (800599c <HAL_FLASH_Unlock+0x38>)
 8005970:	691b      	ldr	r3, [r3, #16]
 8005972:	2b00      	cmp	r3, #0
 8005974:	da0b      	bge.n	800598e <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8005976:	4b09      	ldr	r3, [pc, #36]	@ (800599c <HAL_FLASH_Unlock+0x38>)
 8005978:	4a09      	ldr	r2, [pc, #36]	@ (80059a0 <HAL_FLASH_Unlock+0x3c>)
 800597a:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 800597c:	4b07      	ldr	r3, [pc, #28]	@ (800599c <HAL_FLASH_Unlock+0x38>)
 800597e:	4a09      	ldr	r2, [pc, #36]	@ (80059a4 <HAL_FLASH_Unlock+0x40>)
 8005980:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8005982:	4b06      	ldr	r3, [pc, #24]	@ (800599c <HAL_FLASH_Unlock+0x38>)
 8005984:	691b      	ldr	r3, [r3, #16]
 8005986:	2b00      	cmp	r3, #0
 8005988:	da01      	bge.n	800598e <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 800598a:	2301      	movs	r3, #1
 800598c:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 800598e:	79fb      	ldrb	r3, [r7, #7]
}
 8005990:	4618      	mov	r0, r3
 8005992:	370c      	adds	r7, #12
 8005994:	46bd      	mov	sp, r7
 8005996:	bc80      	pop	{r7}
 8005998:	4770      	bx	lr
 800599a:	bf00      	nop
 800599c:	40023c00 	.word	0x40023c00
 80059a0:	45670123 	.word	0x45670123
 80059a4:	cdef89ab 	.word	0xcdef89ab

080059a8 <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 80059a8:	b480      	push	{r7}
 80059aa:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  FLASH->CR |= FLASH_CR_LOCK;
 80059ac:	4b05      	ldr	r3, [pc, #20]	@ (80059c4 <HAL_FLASH_Lock+0x1c>)
 80059ae:	691b      	ldr	r3, [r3, #16]
 80059b0:	4a04      	ldr	r2, [pc, #16]	@ (80059c4 <HAL_FLASH_Lock+0x1c>)
 80059b2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80059b6:	6113      	str	r3, [r2, #16]
  
  return HAL_OK;  
 80059b8:	2300      	movs	r3, #0
}
 80059ba:	4618      	mov	r0, r3
 80059bc:	46bd      	mov	sp, r7
 80059be:	bc80      	pop	{r7}
 80059c0:	4770      	bx	lr
 80059c2:	bf00      	nop
 80059c4:	40023c00 	.word	0x40023c00

080059c8 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operationtimeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{ 
 80059c8:	b580      	push	{r7, lr}
 80059ca:	b084      	sub	sp, #16
 80059cc:	af00      	add	r7, sp, #0
 80059ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80059d0:	2300      	movs	r3, #0
 80059d2:	60fb      	str	r3, [r7, #12]
  
  /* Clear Error Code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80059d4:	4b1a      	ldr	r3, [pc, #104]	@ (8005a40 <FLASH_WaitForLastOperation+0x78>)
 80059d6:	2200      	movs	r2, #0
 80059d8:	61da      	str	r2, [r3, #28]
  
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  /* Get tick */
  tickstart = HAL_GetTick();
 80059da:	f7fe fe4d 	bl	8004678 <HAL_GetTick>
 80059de:	60f8      	str	r0, [r7, #12]

  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 80059e0:	e010      	b.n	8005a04 <FLASH_WaitForLastOperation+0x3c>
  { 
    if(Timeout != HAL_MAX_DELAY)
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80059e8:	d00c      	beq.n	8005a04 <FLASH_WaitForLastOperation+0x3c>
    {
      if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	2b00      	cmp	r3, #0
 80059ee:	d007      	beq.n	8005a00 <FLASH_WaitForLastOperation+0x38>
 80059f0:	f7fe fe42 	bl	8004678 <HAL_GetTick>
 80059f4:	4602      	mov	r2, r0
 80059f6:	68fb      	ldr	r3, [r7, #12]
 80059f8:	1ad3      	subs	r3, r2, r3
 80059fa:	687a      	ldr	r2, [r7, #4]
 80059fc:	429a      	cmp	r2, r3
 80059fe:	d201      	bcs.n	8005a04 <FLASH_WaitForLastOperation+0x3c>
      {
        return HAL_TIMEOUT;
 8005a00:	2303      	movs	r3, #3
 8005a02:	e019      	b.n	8005a38 <FLASH_WaitForLastOperation+0x70>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 8005a04:	4b0f      	ldr	r3, [pc, #60]	@ (8005a44 <FLASH_WaitForLastOperation+0x7c>)
 8005a06:	68db      	ldr	r3, [r3, #12]
 8005a08:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005a0c:	2b00      	cmp	r3, #0
 8005a0e:	d1e8      	bne.n	80059e2 <FLASH_WaitForLastOperation+0x1a>
      }
    } 
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 8005a10:	4b0c      	ldr	r3, [pc, #48]	@ (8005a44 <FLASH_WaitForLastOperation+0x7c>)
 8005a12:	68db      	ldr	r3, [r3, #12]
 8005a14:	f003 0301 	and.w	r3, r3, #1
 8005a18:	2b00      	cmp	r3, #0
 8005a1a:	d002      	beq.n	8005a22 <FLASH_WaitForLastOperation+0x5a>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8005a1c:	4b09      	ldr	r3, [pc, #36]	@ (8005a44 <FLASH_WaitForLastOperation+0x7c>)
 8005a1e:	2201      	movs	r2, #1
 8005a20:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
 8005a22:	4b08      	ldr	r3, [pc, #32]	@ (8005a44 <FLASH_WaitForLastOperation+0x7c>)
 8005a24:	68db      	ldr	r3, [r3, #12]
 8005a26:	f003 03f2 	and.w	r3, r3, #242	@ 0xf2
 8005a2a:	2b00      	cmp	r3, #0
 8005a2c:	d003      	beq.n	8005a36 <FLASH_WaitForLastOperation+0x6e>
                           FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR)) != RESET)
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 8005a2e:	f000 f8a1 	bl	8005b74 <FLASH_SetErrorCode>
    return HAL_ERROR;
 8005a32:	2301      	movs	r3, #1
 8005a34:	e000      	b.n	8005a38 <FLASH_WaitForLastOperation+0x70>
  }

  /* If there is no error flag set */
  return HAL_OK;
 8005a36:	2300      	movs	r3, #0
  
}  
 8005a38:	4618      	mov	r0, r3
 8005a3a:	3710      	adds	r7, #16
 8005a3c:	46bd      	mov	sp, r7
 8005a3e:	bd80      	pop	{r7, pc}
 8005a40:	200014dc 	.word	0x200014dc
 8005a44:	40023c00 	.word	0x40023c00

08005a48 <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 8005a48:	b480      	push	{r7}
 8005a4a:	b085      	sub	sp, #20
 8005a4c:	af00      	add	r7, sp, #0
 8005a4e:	60f8      	str	r0, [r7, #12]
 8005a50:	e9c7 2300 	strd	r2, r3, [r7]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8005a54:	4b14      	ldr	r3, [pc, #80]	@ (8005aa8 <FLASH_Program_DoubleWord+0x60>)
 8005a56:	691b      	ldr	r3, [r3, #16]
 8005a58:	4a13      	ldr	r2, [pc, #76]	@ (8005aa8 <FLASH_Program_DoubleWord+0x60>)
 8005a5a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005a5e:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_DOUBLE_WORD;
 8005a60:	4b11      	ldr	r3, [pc, #68]	@ (8005aa8 <FLASH_Program_DoubleWord+0x60>)
 8005a62:	691b      	ldr	r3, [r3, #16]
 8005a64:	4a10      	ldr	r2, [pc, #64]	@ (8005aa8 <FLASH_Program_DoubleWord+0x60>)
 8005a66:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 8005a6a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8005a6c:	4b0e      	ldr	r3, [pc, #56]	@ (8005aa8 <FLASH_Program_DoubleWord+0x60>)
 8005a6e:	691b      	ldr	r3, [r3, #16]
 8005a70:	4a0d      	ldr	r2, [pc, #52]	@ (8005aa8 <FLASH_Program_DoubleWord+0x60>)
 8005a72:	f043 0301 	orr.w	r3, r3, #1
 8005a76:	6113      	str	r3, [r2, #16]

  /* Program first word */
  *(__IO uint32_t*)Address = (uint32_t)Data;
 8005a78:	68fb      	ldr	r3, [r7, #12]
 8005a7a:	683a      	ldr	r2, [r7, #0]
 8005a7c:	601a      	str	r2, [r3, #0]
  __ASM volatile ("isb 0xF":::"memory");
 8005a7e:	f3bf 8f6f 	isb	sy
}
 8005a82:	bf00      	nop
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(__IO uint32_t*)(Address+4) = (uint32_t)(Data >> 32);
 8005a84:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005a88:	f04f 0200 	mov.w	r2, #0
 8005a8c:	f04f 0300 	mov.w	r3, #0
 8005a90:	000a      	movs	r2, r1
 8005a92:	2300      	movs	r3, #0
 8005a94:	68f9      	ldr	r1, [r7, #12]
 8005a96:	3104      	adds	r1, #4
 8005a98:	4613      	mov	r3, r2
 8005a9a:	600b      	str	r3, [r1, #0]
}
 8005a9c:	bf00      	nop
 8005a9e:	3714      	adds	r7, #20
 8005aa0:	46bd      	mov	sp, r7
 8005aa2:	bc80      	pop	{r7}
 8005aa4:	4770      	bx	lr
 8005aa6:	bf00      	nop
 8005aa8:	40023c00 	.word	0x40023c00

08005aac <FLASH_Program_Word>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Word(uint32_t Address, uint32_t Data)
{
 8005aac:	b480      	push	{r7}
 8005aae:	b083      	sub	sp, #12
 8005ab0:	af00      	add	r7, sp, #0
 8005ab2:	6078      	str	r0, [r7, #4]
 8005ab4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8005ab6:	4b0d      	ldr	r3, [pc, #52]	@ (8005aec <FLASH_Program_Word+0x40>)
 8005ab8:	691b      	ldr	r3, [r3, #16]
 8005aba:	4a0c      	ldr	r2, [pc, #48]	@ (8005aec <FLASH_Program_Word+0x40>)
 8005abc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005ac0:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_WORD;
 8005ac2:	4b0a      	ldr	r3, [pc, #40]	@ (8005aec <FLASH_Program_Word+0x40>)
 8005ac4:	691b      	ldr	r3, [r3, #16]
 8005ac6:	4a09      	ldr	r2, [pc, #36]	@ (8005aec <FLASH_Program_Word+0x40>)
 8005ac8:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8005acc:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8005ace:	4b07      	ldr	r3, [pc, #28]	@ (8005aec <FLASH_Program_Word+0x40>)
 8005ad0:	691b      	ldr	r3, [r3, #16]
 8005ad2:	4a06      	ldr	r2, [pc, #24]	@ (8005aec <FLASH_Program_Word+0x40>)
 8005ad4:	f043 0301 	orr.w	r3, r3, #1
 8005ad8:	6113      	str	r3, [r2, #16]

  *(__IO uint32_t*)Address = Data;
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	683a      	ldr	r2, [r7, #0]
 8005ade:	601a      	str	r2, [r3, #0]
}
 8005ae0:	bf00      	nop
 8005ae2:	370c      	adds	r7, #12
 8005ae4:	46bd      	mov	sp, r7
 8005ae6:	bc80      	pop	{r7}
 8005ae8:	4770      	bx	lr
 8005aea:	bf00      	nop
 8005aec:	40023c00 	.word	0x40023c00

08005af0 <FLASH_Program_HalfWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 8005af0:	b480      	push	{r7}
 8005af2:	b083      	sub	sp, #12
 8005af4:	af00      	add	r7, sp, #0
 8005af6:	6078      	str	r0, [r7, #4]
 8005af8:	460b      	mov	r3, r1
 8005afa:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8005afc:	4b0c      	ldr	r3, [pc, #48]	@ (8005b30 <FLASH_Program_HalfWord+0x40>)
 8005afe:	691b      	ldr	r3, [r3, #16]
 8005b00:	4a0b      	ldr	r2, [pc, #44]	@ (8005b30 <FLASH_Program_HalfWord+0x40>)
 8005b02:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005b06:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_HALF_WORD;
 8005b08:	4b09      	ldr	r3, [pc, #36]	@ (8005b30 <FLASH_Program_HalfWord+0x40>)
 8005b0a:	691b      	ldr	r3, [r3, #16]
 8005b0c:	4a08      	ldr	r2, [pc, #32]	@ (8005b30 <FLASH_Program_HalfWord+0x40>)
 8005b0e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005b12:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8005b14:	4b06      	ldr	r3, [pc, #24]	@ (8005b30 <FLASH_Program_HalfWord+0x40>)
 8005b16:	691b      	ldr	r3, [r3, #16]
 8005b18:	4a05      	ldr	r2, [pc, #20]	@ (8005b30 <FLASH_Program_HalfWord+0x40>)
 8005b1a:	f043 0301 	orr.w	r3, r3, #1
 8005b1e:	6113      	str	r3, [r2, #16]

  *(__IO uint16_t*)Address = Data;
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	887a      	ldrh	r2, [r7, #2]
 8005b24:	801a      	strh	r2, [r3, #0]
}
 8005b26:	bf00      	nop
 8005b28:	370c      	adds	r7, #12
 8005b2a:	46bd      	mov	sp, r7
 8005b2c:	bc80      	pop	{r7}
 8005b2e:	4770      	bx	lr
 8005b30:	40023c00 	.word	0x40023c00

08005b34 <FLASH_Program_Byte>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Byte(uint32_t Address, uint8_t Data)
{
 8005b34:	b480      	push	{r7}
 8005b36:	b083      	sub	sp, #12
 8005b38:	af00      	add	r7, sp, #0
 8005b3a:	6078      	str	r0, [r7, #4]
 8005b3c:	460b      	mov	r3, r1
 8005b3e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8005b40:	4b0b      	ldr	r3, [pc, #44]	@ (8005b70 <FLASH_Program_Byte+0x3c>)
 8005b42:	691b      	ldr	r3, [r3, #16]
 8005b44:	4a0a      	ldr	r2, [pc, #40]	@ (8005b70 <FLASH_Program_Byte+0x3c>)
 8005b46:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005b4a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_BYTE;
 8005b4c:	4b08      	ldr	r3, [pc, #32]	@ (8005b70 <FLASH_Program_Byte+0x3c>)
 8005b4e:	4a08      	ldr	r2, [pc, #32]	@ (8005b70 <FLASH_Program_Byte+0x3c>)
 8005b50:	691b      	ldr	r3, [r3, #16]
 8005b52:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8005b54:	4b06      	ldr	r3, [pc, #24]	@ (8005b70 <FLASH_Program_Byte+0x3c>)
 8005b56:	691b      	ldr	r3, [r3, #16]
 8005b58:	4a05      	ldr	r2, [pc, #20]	@ (8005b70 <FLASH_Program_Byte+0x3c>)
 8005b5a:	f043 0301 	orr.w	r3, r3, #1
 8005b5e:	6113      	str	r3, [r2, #16]

  *(__IO uint8_t*)Address = Data;
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	78fa      	ldrb	r2, [r7, #3]
 8005b64:	701a      	strb	r2, [r3, #0]
}
 8005b66:	bf00      	nop
 8005b68:	370c      	adds	r7, #12
 8005b6a:	46bd      	mov	sp, r7
 8005b6c:	bc80      	pop	{r7}
 8005b6e:	4770      	bx	lr
 8005b70:	40023c00 	.word	0x40023c00

08005b74 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{ 
 8005b74:	b480      	push	{r7}
 8005b76:	af00      	add	r7, sp, #0
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) != RESET)
 8005b78:	4b27      	ldr	r3, [pc, #156]	@ (8005c18 <FLASH_SetErrorCode+0xa4>)
 8005b7a:	68db      	ldr	r3, [r3, #12]
 8005b7c:	f003 0310 	and.w	r3, r3, #16
 8005b80:	2b00      	cmp	r3, #0
 8005b82:	d008      	beq.n	8005b96 <FLASH_SetErrorCode+0x22>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8005b84:	4b25      	ldr	r3, [pc, #148]	@ (8005c1c <FLASH_SetErrorCode+0xa8>)
 8005b86:	69db      	ldr	r3, [r3, #28]
 8005b88:	f043 0308 	orr.w	r3, r3, #8
 8005b8c:	4a23      	ldr	r2, [pc, #140]	@ (8005c1c <FLASH_SetErrorCode+0xa8>)
 8005b8e:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH write protection error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_WRPERR);
 8005b90:	4b21      	ldr	r3, [pc, #132]	@ (8005c18 <FLASH_SetErrorCode+0xa4>)
 8005b92:	2210      	movs	r2, #16
 8005b94:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR) != RESET)
 8005b96:	4b20      	ldr	r3, [pc, #128]	@ (8005c18 <FLASH_SetErrorCode+0xa4>)
 8005b98:	68db      	ldr	r3, [r3, #12]
 8005b9a:	f003 0320 	and.w	r3, r3, #32
 8005b9e:	2b00      	cmp	r3, #0
 8005ba0:	d008      	beq.n	8005bb4 <FLASH_SetErrorCode+0x40>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 8005ba2:	4b1e      	ldr	r3, [pc, #120]	@ (8005c1c <FLASH_SetErrorCode+0xa8>)
 8005ba4:	69db      	ldr	r3, [r3, #28]
 8005ba6:	f043 0304 	orr.w	r3, r3, #4
 8005baa:	4a1c      	ldr	r2, [pc, #112]	@ (8005c1c <FLASH_SetErrorCode+0xa8>)
 8005bac:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH Programming alignment error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGAERR);
 8005bae:	4b1a      	ldr	r3, [pc, #104]	@ (8005c18 <FLASH_SetErrorCode+0xa4>)
 8005bb0:	2220      	movs	r2, #32
 8005bb2:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGPERR) != RESET)
 8005bb4:	4b18      	ldr	r3, [pc, #96]	@ (8005c18 <FLASH_SetErrorCode+0xa4>)
 8005bb6:	68db      	ldr	r3, [r3, #12]
 8005bb8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005bbc:	2b00      	cmp	r3, #0
 8005bbe:	d008      	beq.n	8005bd2 <FLASH_SetErrorCode+0x5e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 8005bc0:	4b16      	ldr	r3, [pc, #88]	@ (8005c1c <FLASH_SetErrorCode+0xa8>)
 8005bc2:	69db      	ldr	r3, [r3, #28]
 8005bc4:	f043 0302 	orr.w	r3, r3, #2
 8005bc8:	4a14      	ldr	r2, [pc, #80]	@ (8005c1c <FLASH_SetErrorCode+0xa8>)
 8005bca:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming parallelism error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGPERR);
 8005bcc:	4b12      	ldr	r3, [pc, #72]	@ (8005c18 <FLASH_SetErrorCode+0xa4>)
 8005bce:	2240      	movs	r2, #64	@ 0x40
 8005bd0:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGSERR) != RESET)
 8005bd2:	4b11      	ldr	r3, [pc, #68]	@ (8005c18 <FLASH_SetErrorCode+0xa4>)
 8005bd4:	68db      	ldr	r3, [r3, #12]
 8005bd6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005bda:	2b00      	cmp	r3, #0
 8005bdc:	d008      	beq.n	8005bf0 <FLASH_SetErrorCode+0x7c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGS;
 8005bde:	4b0f      	ldr	r3, [pc, #60]	@ (8005c1c <FLASH_SetErrorCode+0xa8>)
 8005be0:	69db      	ldr	r3, [r3, #28]
 8005be2:	f043 0301 	orr.w	r3, r3, #1
 8005be6:	4a0d      	ldr	r2, [pc, #52]	@ (8005c1c <FLASH_SetErrorCode+0xa8>)
 8005be8:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming sequence error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGSERR);
 8005bea:	4b0b      	ldr	r3, [pc, #44]	@ (8005c18 <FLASH_SetErrorCode+0xa4>)
 8005bec:	2280      	movs	r2, #128	@ 0x80
 8005bee:	60da      	str	r2, [r3, #12]
  }
    
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR) != RESET)
 8005bf0:	4b09      	ldr	r3, [pc, #36]	@ (8005c18 <FLASH_SetErrorCode+0xa4>)
 8005bf2:	68db      	ldr	r3, [r3, #12]
 8005bf4:	f003 0302 	and.w	r3, r3, #2
 8005bf8:	2b00      	cmp	r3, #0
 8005bfa:	d008      	beq.n	8005c0e <FLASH_SetErrorCode+0x9a>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 8005bfc:	4b07      	ldr	r3, [pc, #28]	@ (8005c1c <FLASH_SetErrorCode+0xa8>)
 8005bfe:	69db      	ldr	r3, [r3, #28]
 8005c00:	f043 0310 	orr.w	r3, r3, #16
 8005c04:	4a05      	ldr	r2, [pc, #20]	@ (8005c1c <FLASH_SetErrorCode+0xa8>)
 8005c06:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Operation error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPERR);
 8005c08:	4b03      	ldr	r3, [pc, #12]	@ (8005c18 <FLASH_SetErrorCode+0xa4>)
 8005c0a:	2202      	movs	r2, #2
 8005c0c:	60da      	str	r2, [r3, #12]
  }
}
 8005c0e:	bf00      	nop
 8005c10:	46bd      	mov	sp, r7
 8005c12:	bc80      	pop	{r7}
 8005c14:	4770      	bx	lr
 8005c16:	bf00      	nop
 8005c18:	40023c00 	.word	0x40023c00
 8005c1c:	200014dc 	.word	0x200014dc

08005c20 <FLASH_Erase_Sector>:
  *                                  the operation will be done by double word (64-bit)
  * 
  * @retval None
  */
void FLASH_Erase_Sector(uint32_t Sector, uint8_t VoltageRange)
{
 8005c20:	b480      	push	{r7}
 8005c22:	b087      	sub	sp, #28
 8005c24:	af00      	add	r7, sp, #0
 8005c26:	6078      	str	r0, [r7, #4]
 8005c28:	460b      	mov	r3, r1
 8005c2a:	70fb      	strb	r3, [r7, #3]
  uint32_t tmp_psize = 0U;
 8005c2c:	2300      	movs	r3, #0
 8005c2e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_FLASH_SECTOR(Sector));
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  
  if(VoltageRange == FLASH_VOLTAGE_RANGE_1)
 8005c30:	78fb      	ldrb	r3, [r7, #3]
 8005c32:	2b00      	cmp	r3, #0
 8005c34:	d102      	bne.n	8005c3c <FLASH_Erase_Sector+0x1c>
  {
     tmp_psize = FLASH_PSIZE_BYTE;
 8005c36:	2300      	movs	r3, #0
 8005c38:	617b      	str	r3, [r7, #20]
 8005c3a:	e010      	b.n	8005c5e <FLASH_Erase_Sector+0x3e>
  }
  else if(VoltageRange == FLASH_VOLTAGE_RANGE_2)
 8005c3c:	78fb      	ldrb	r3, [r7, #3]
 8005c3e:	2b01      	cmp	r3, #1
 8005c40:	d103      	bne.n	8005c4a <FLASH_Erase_Sector+0x2a>
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 8005c42:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8005c46:	617b      	str	r3, [r7, #20]
 8005c48:	e009      	b.n	8005c5e <FLASH_Erase_Sector+0x3e>
  }
  else if(VoltageRange == FLASH_VOLTAGE_RANGE_3)
 8005c4a:	78fb      	ldrb	r3, [r7, #3]
 8005c4c:	2b02      	cmp	r3, #2
 8005c4e:	d103      	bne.n	8005c58 <FLASH_Erase_Sector+0x38>
  {
    tmp_psize = FLASH_PSIZE_WORD;
 8005c50:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8005c54:	617b      	str	r3, [r7, #20]
 8005c56:	e002      	b.n	8005c5e <FLASH_Erase_Sector+0x3e>
  }
  else
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 8005c58:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8005c5c:	617b      	str	r3, [r7, #20]
  }

  /* If the previous operation is completed, proceed to erase the sector */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8005c5e:	4b18      	ldr	r3, [pc, #96]	@ (8005cc0 <FLASH_Erase_Sector+0xa0>)
 8005c60:	691b      	ldr	r3, [r3, #16]
 8005c62:	4a17      	ldr	r2, [pc, #92]	@ (8005cc0 <FLASH_Erase_Sector+0xa0>)
 8005c64:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005c68:	6113      	str	r3, [r2, #16]
  FLASH->CR |= tmp_psize;
 8005c6a:	4b15      	ldr	r3, [pc, #84]	@ (8005cc0 <FLASH_Erase_Sector+0xa0>)
 8005c6c:	691a      	ldr	r2, [r3, #16]
 8005c6e:	4914      	ldr	r1, [pc, #80]	@ (8005cc0 <FLASH_Erase_Sector+0xa0>)
 8005c70:	697b      	ldr	r3, [r7, #20]
 8005c72:	4313      	orrs	r3, r2
 8005c74:	610b      	str	r3, [r1, #16]
  CLEAR_BIT(FLASH->CR, FLASH_CR_SNB);
 8005c76:	4b12      	ldr	r3, [pc, #72]	@ (8005cc0 <FLASH_Erase_Sector+0xa0>)
 8005c78:	691b      	ldr	r3, [r3, #16]
 8005c7a:	4a11      	ldr	r2, [pc, #68]	@ (8005cc0 <FLASH_Erase_Sector+0xa0>)
 8005c7c:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8005c80:	6113      	str	r3, [r2, #16]
 8005c82:	23f8      	movs	r3, #248	@ 0xf8
 8005c84:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005c86:	693b      	ldr	r3, [r7, #16]
 8005c88:	fa93 f3a3 	rbit	r3, r3
 8005c8c:	60fb      	str	r3, [r7, #12]
  return result;
 8005c8e:	68fb      	ldr	r3, [r7, #12]
  FLASH->CR |= FLASH_CR_SER | (Sector << POSITION_VAL(FLASH_CR_SNB));
 8005c90:	fab3 f383 	clz	r3, r3
 8005c94:	b2db      	uxtb	r3, r3
 8005c96:	461a      	mov	r2, r3
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	4093      	lsls	r3, r2
 8005c9c:	f043 0202 	orr.w	r2, r3, #2
 8005ca0:	4b07      	ldr	r3, [pc, #28]	@ (8005cc0 <FLASH_Erase_Sector+0xa0>)
 8005ca2:	691b      	ldr	r3, [r3, #16]
 8005ca4:	4906      	ldr	r1, [pc, #24]	@ (8005cc0 <FLASH_Erase_Sector+0xa0>)
 8005ca6:	4313      	orrs	r3, r2
 8005ca8:	610b      	str	r3, [r1, #16]
  FLASH->CR |= FLASH_CR_STRT;
 8005caa:	4b05      	ldr	r3, [pc, #20]	@ (8005cc0 <FLASH_Erase_Sector+0xa0>)
 8005cac:	691b      	ldr	r3, [r3, #16]
 8005cae:	4a04      	ldr	r2, [pc, #16]	@ (8005cc0 <FLASH_Erase_Sector+0xa0>)
 8005cb0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005cb4:	6113      	str	r3, [r2, #16]
}
 8005cb6:	bf00      	nop
 8005cb8:	371c      	adds	r7, #28
 8005cba:	46bd      	mov	sp, r7
 8005cbc:	bc80      	pop	{r7}
 8005cbe:	4770      	bx	lr
 8005cc0:	40023c00 	.word	0x40023c00

08005cc4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005cc4:	b480      	push	{r7}
 8005cc6:	b087      	sub	sp, #28
 8005cc8:	af00      	add	r7, sp, #0
 8005cca:	6078      	str	r0, [r7, #4]
 8005ccc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8005cce:	2300      	movs	r3, #0
 8005cd0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005cd2:	e16f      	b.n	8005fb4 <HAL_GPIO_Init+0x2f0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8005cd4:	683b      	ldr	r3, [r7, #0]
 8005cd6:	681a      	ldr	r2, [r3, #0]
 8005cd8:	2101      	movs	r1, #1
 8005cda:	697b      	ldr	r3, [r7, #20]
 8005cdc:	fa01 f303 	lsl.w	r3, r1, r3
 8005ce0:	4013      	ands	r3, r2
 8005ce2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8005ce4:	68fb      	ldr	r3, [r7, #12]
 8005ce6:	2b00      	cmp	r3, #0
 8005ce8:	f000 8161 	beq.w	8005fae <HAL_GPIO_Init+0x2ea>
    {
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8005cec:	683b      	ldr	r3, [r7, #0]
 8005cee:	685b      	ldr	r3, [r3, #4]
 8005cf0:	f003 0303 	and.w	r3, r3, #3
 8005cf4:	2b01      	cmp	r3, #1
 8005cf6:	d005      	beq.n	8005d04 <HAL_GPIO_Init+0x40>
 8005cf8:	683b      	ldr	r3, [r7, #0]
 8005cfa:	685b      	ldr	r3, [r3, #4]
 8005cfc:	f003 0303 	and.w	r3, r3, #3
 8005d00:	2b02      	cmp	r3, #2
 8005d02:	d130      	bne.n	8005d66 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	689b      	ldr	r3, [r3, #8]
 8005d08:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8005d0a:	697b      	ldr	r3, [r7, #20]
 8005d0c:	005b      	lsls	r3, r3, #1
 8005d0e:	2203      	movs	r2, #3
 8005d10:	fa02 f303 	lsl.w	r3, r2, r3
 8005d14:	43db      	mvns	r3, r3
 8005d16:	693a      	ldr	r2, [r7, #16]
 8005d18:	4013      	ands	r3, r2
 8005d1a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8005d1c:	683b      	ldr	r3, [r7, #0]
 8005d1e:	68da      	ldr	r2, [r3, #12]
 8005d20:	697b      	ldr	r3, [r7, #20]
 8005d22:	005b      	lsls	r3, r3, #1
 8005d24:	fa02 f303 	lsl.w	r3, r2, r3
 8005d28:	693a      	ldr	r2, [r7, #16]
 8005d2a:	4313      	orrs	r3, r2
 8005d2c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	693a      	ldr	r2, [r7, #16]
 8005d32:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	685b      	ldr	r3, [r3, #4]
 8005d38:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8005d3a:	2201      	movs	r2, #1
 8005d3c:	697b      	ldr	r3, [r7, #20]
 8005d3e:	fa02 f303 	lsl.w	r3, r2, r3
 8005d42:	43db      	mvns	r3, r3
 8005d44:	693a      	ldr	r2, [r7, #16]
 8005d46:	4013      	ands	r3, r2
 8005d48:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005d4a:	683b      	ldr	r3, [r7, #0]
 8005d4c:	685b      	ldr	r3, [r3, #4]
 8005d4e:	091b      	lsrs	r3, r3, #4
 8005d50:	f003 0201 	and.w	r2, r3, #1
 8005d54:	697b      	ldr	r3, [r7, #20]
 8005d56:	fa02 f303 	lsl.w	r3, r2, r3
 8005d5a:	693a      	ldr	r2, [r7, #16]
 8005d5c:	4313      	orrs	r3, r2
 8005d5e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	693a      	ldr	r2, [r7, #16]
 8005d64:	605a      	str	r2, [r3, #4]
      }
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005d66:	683b      	ldr	r3, [r7, #0]
 8005d68:	685b      	ldr	r3, [r3, #4]
 8005d6a:	f003 0303 	and.w	r3, r3, #3
 8005d6e:	2b03      	cmp	r3, #3
 8005d70:	d017      	beq.n	8005da2 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	68db      	ldr	r3, [r3, #12]
 8005d76:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8005d78:	697b      	ldr	r3, [r7, #20]
 8005d7a:	005b      	lsls	r3, r3, #1
 8005d7c:	2203      	movs	r2, #3
 8005d7e:	fa02 f303 	lsl.w	r3, r2, r3
 8005d82:	43db      	mvns	r3, r3
 8005d84:	693a      	ldr	r2, [r7, #16]
 8005d86:	4013      	ands	r3, r2
 8005d88:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8005d8a:	683b      	ldr	r3, [r7, #0]
 8005d8c:	689a      	ldr	r2, [r3, #8]
 8005d8e:	697b      	ldr	r3, [r7, #20]
 8005d90:	005b      	lsls	r3, r3, #1
 8005d92:	fa02 f303 	lsl.w	r3, r2, r3
 8005d96:	693a      	ldr	r2, [r7, #16]
 8005d98:	4313      	orrs	r3, r2
 8005d9a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	693a      	ldr	r2, [r7, #16]
 8005da0:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005da2:	683b      	ldr	r3, [r7, #0]
 8005da4:	685b      	ldr	r3, [r3, #4]
 8005da6:	f003 0303 	and.w	r3, r3, #3
 8005daa:	2b02      	cmp	r3, #2
 8005dac:	d123      	bne.n	8005df6 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8005dae:	697b      	ldr	r3, [r7, #20]
 8005db0:	08da      	lsrs	r2, r3, #3
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	3208      	adds	r2, #8
 8005db6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005dba:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8005dbc:	697b      	ldr	r3, [r7, #20]
 8005dbe:	f003 0307 	and.w	r3, r3, #7
 8005dc2:	009b      	lsls	r3, r3, #2
 8005dc4:	220f      	movs	r2, #15
 8005dc6:	fa02 f303 	lsl.w	r3, r2, r3
 8005dca:	43db      	mvns	r3, r3
 8005dcc:	693a      	ldr	r2, [r7, #16]
 8005dce:	4013      	ands	r3, r2
 8005dd0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8005dd2:	683b      	ldr	r3, [r7, #0]
 8005dd4:	691a      	ldr	r2, [r3, #16]
 8005dd6:	697b      	ldr	r3, [r7, #20]
 8005dd8:	f003 0307 	and.w	r3, r3, #7
 8005ddc:	009b      	lsls	r3, r3, #2
 8005dde:	fa02 f303 	lsl.w	r3, r2, r3
 8005de2:	693a      	ldr	r2, [r7, #16]
 8005de4:	4313      	orrs	r3, r2
 8005de6:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8005de8:	697b      	ldr	r3, [r7, #20]
 8005dea:	08da      	lsrs	r2, r3, #3
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	3208      	adds	r2, #8
 8005df0:	6939      	ldr	r1, [r7, #16]
 8005df2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	681b      	ldr	r3, [r3, #0]
 8005dfa:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8005dfc:	697b      	ldr	r3, [r7, #20]
 8005dfe:	005b      	lsls	r3, r3, #1
 8005e00:	2203      	movs	r2, #3
 8005e02:	fa02 f303 	lsl.w	r3, r2, r3
 8005e06:	43db      	mvns	r3, r3
 8005e08:	693a      	ldr	r2, [r7, #16]
 8005e0a:	4013      	ands	r3, r2
 8005e0c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8005e0e:	683b      	ldr	r3, [r7, #0]
 8005e10:	685b      	ldr	r3, [r3, #4]
 8005e12:	f003 0203 	and.w	r2, r3, #3
 8005e16:	697b      	ldr	r3, [r7, #20]
 8005e18:	005b      	lsls	r3, r3, #1
 8005e1a:	fa02 f303 	lsl.w	r3, r2, r3
 8005e1e:	693a      	ldr	r2, [r7, #16]
 8005e20:	4313      	orrs	r3, r2
 8005e22:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	693a      	ldr	r2, [r7, #16]
 8005e28:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8005e2a:	683b      	ldr	r3, [r7, #0]
 8005e2c:	685b      	ldr	r3, [r3, #4]
 8005e2e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8005e32:	2b00      	cmp	r3, #0
 8005e34:	f000 80bb 	beq.w	8005fae <HAL_GPIO_Init+0x2ea>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005e38:	2300      	movs	r3, #0
 8005e3a:	60bb      	str	r3, [r7, #8]
 8005e3c:	4b64      	ldr	r3, [pc, #400]	@ (8005fd0 <HAL_GPIO_Init+0x30c>)
 8005e3e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005e40:	4a63      	ldr	r2, [pc, #396]	@ (8005fd0 <HAL_GPIO_Init+0x30c>)
 8005e42:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8005e46:	6453      	str	r3, [r2, #68]	@ 0x44
 8005e48:	4b61      	ldr	r3, [pc, #388]	@ (8005fd0 <HAL_GPIO_Init+0x30c>)
 8005e4a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005e4c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005e50:	60bb      	str	r3, [r7, #8]
 8005e52:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8005e54:	4a5f      	ldr	r2, [pc, #380]	@ (8005fd4 <HAL_GPIO_Init+0x310>)
 8005e56:	697b      	ldr	r3, [r7, #20]
 8005e58:	089b      	lsrs	r3, r3, #2
 8005e5a:	3302      	adds	r3, #2
 8005e5c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005e60:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8005e62:	697b      	ldr	r3, [r7, #20]
 8005e64:	f003 0303 	and.w	r3, r3, #3
 8005e68:	009b      	lsls	r3, r3, #2
 8005e6a:	220f      	movs	r2, #15
 8005e6c:	fa02 f303 	lsl.w	r3, r2, r3
 8005e70:	43db      	mvns	r3, r3
 8005e72:	693a      	ldr	r2, [r7, #16]
 8005e74:	4013      	ands	r3, r2
 8005e76:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	4a57      	ldr	r2, [pc, #348]	@ (8005fd8 <HAL_GPIO_Init+0x314>)
 8005e7c:	4293      	cmp	r3, r2
 8005e7e:	d031      	beq.n	8005ee4 <HAL_GPIO_Init+0x220>
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	4a56      	ldr	r2, [pc, #344]	@ (8005fdc <HAL_GPIO_Init+0x318>)
 8005e84:	4293      	cmp	r3, r2
 8005e86:	d02b      	beq.n	8005ee0 <HAL_GPIO_Init+0x21c>
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	4a55      	ldr	r2, [pc, #340]	@ (8005fe0 <HAL_GPIO_Init+0x31c>)
 8005e8c:	4293      	cmp	r3, r2
 8005e8e:	d025      	beq.n	8005edc <HAL_GPIO_Init+0x218>
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	4a54      	ldr	r2, [pc, #336]	@ (8005fe4 <HAL_GPIO_Init+0x320>)
 8005e94:	4293      	cmp	r3, r2
 8005e96:	d01f      	beq.n	8005ed8 <HAL_GPIO_Init+0x214>
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	4a53      	ldr	r2, [pc, #332]	@ (8005fe8 <HAL_GPIO_Init+0x324>)
 8005e9c:	4293      	cmp	r3, r2
 8005e9e:	d019      	beq.n	8005ed4 <HAL_GPIO_Init+0x210>
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	4a52      	ldr	r2, [pc, #328]	@ (8005fec <HAL_GPIO_Init+0x328>)
 8005ea4:	4293      	cmp	r3, r2
 8005ea6:	d013      	beq.n	8005ed0 <HAL_GPIO_Init+0x20c>
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	4a51      	ldr	r2, [pc, #324]	@ (8005ff0 <HAL_GPIO_Init+0x32c>)
 8005eac:	4293      	cmp	r3, r2
 8005eae:	d00d      	beq.n	8005ecc <HAL_GPIO_Init+0x208>
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	4a50      	ldr	r2, [pc, #320]	@ (8005ff4 <HAL_GPIO_Init+0x330>)
 8005eb4:	4293      	cmp	r3, r2
 8005eb6:	d007      	beq.n	8005ec8 <HAL_GPIO_Init+0x204>
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	4a4f      	ldr	r2, [pc, #316]	@ (8005ff8 <HAL_GPIO_Init+0x334>)
 8005ebc:	4293      	cmp	r3, r2
 8005ebe:	d101      	bne.n	8005ec4 <HAL_GPIO_Init+0x200>
 8005ec0:	2308      	movs	r3, #8
 8005ec2:	e010      	b.n	8005ee6 <HAL_GPIO_Init+0x222>
 8005ec4:	2309      	movs	r3, #9
 8005ec6:	e00e      	b.n	8005ee6 <HAL_GPIO_Init+0x222>
 8005ec8:	2307      	movs	r3, #7
 8005eca:	e00c      	b.n	8005ee6 <HAL_GPIO_Init+0x222>
 8005ecc:	2306      	movs	r3, #6
 8005ece:	e00a      	b.n	8005ee6 <HAL_GPIO_Init+0x222>
 8005ed0:	2305      	movs	r3, #5
 8005ed2:	e008      	b.n	8005ee6 <HAL_GPIO_Init+0x222>
 8005ed4:	2304      	movs	r3, #4
 8005ed6:	e006      	b.n	8005ee6 <HAL_GPIO_Init+0x222>
 8005ed8:	2303      	movs	r3, #3
 8005eda:	e004      	b.n	8005ee6 <HAL_GPIO_Init+0x222>
 8005edc:	2302      	movs	r3, #2
 8005ede:	e002      	b.n	8005ee6 <HAL_GPIO_Init+0x222>
 8005ee0:	2301      	movs	r3, #1
 8005ee2:	e000      	b.n	8005ee6 <HAL_GPIO_Init+0x222>
 8005ee4:	2300      	movs	r3, #0
 8005ee6:	697a      	ldr	r2, [r7, #20]
 8005ee8:	f002 0203 	and.w	r2, r2, #3
 8005eec:	0092      	lsls	r2, r2, #2
 8005eee:	4093      	lsls	r3, r2
 8005ef0:	461a      	mov	r2, r3
 8005ef2:	693b      	ldr	r3, [r7, #16]
 8005ef4:	4313      	orrs	r3, r2
 8005ef6:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8005ef8:	4936      	ldr	r1, [pc, #216]	@ (8005fd4 <HAL_GPIO_Init+0x310>)
 8005efa:	697b      	ldr	r3, [r7, #20]
 8005efc:	089b      	lsrs	r3, r3, #2
 8005efe:	3302      	adds	r3, #2
 8005f00:	693a      	ldr	r2, [r7, #16]
 8005f02:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8005f06:	4b3d      	ldr	r3, [pc, #244]	@ (8005ffc <HAL_GPIO_Init+0x338>)
 8005f08:	689b      	ldr	r3, [r3, #8]
 8005f0a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005f0c:	68fb      	ldr	r3, [r7, #12]
 8005f0e:	43db      	mvns	r3, r3
 8005f10:	693a      	ldr	r2, [r7, #16]
 8005f12:	4013      	ands	r3, r2
 8005f14:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8005f16:	683b      	ldr	r3, [r7, #0]
 8005f18:	685b      	ldr	r3, [r3, #4]
 8005f1a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005f1e:	2b00      	cmp	r3, #0
 8005f20:	d003      	beq.n	8005f2a <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8005f22:	693a      	ldr	r2, [r7, #16]
 8005f24:	68fb      	ldr	r3, [r7, #12]
 8005f26:	4313      	orrs	r3, r2
 8005f28:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8005f2a:	4a34      	ldr	r2, [pc, #208]	@ (8005ffc <HAL_GPIO_Init+0x338>)
 8005f2c:	693b      	ldr	r3, [r7, #16]
 8005f2e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8005f30:	4b32      	ldr	r3, [pc, #200]	@ (8005ffc <HAL_GPIO_Init+0x338>)
 8005f32:	68db      	ldr	r3, [r3, #12]
 8005f34:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005f36:	68fb      	ldr	r3, [r7, #12]
 8005f38:	43db      	mvns	r3, r3
 8005f3a:	693a      	ldr	r2, [r7, #16]
 8005f3c:	4013      	ands	r3, r2
 8005f3e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8005f40:	683b      	ldr	r3, [r7, #0]
 8005f42:	685b      	ldr	r3, [r3, #4]
 8005f44:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005f48:	2b00      	cmp	r3, #0
 8005f4a:	d003      	beq.n	8005f54 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8005f4c:	693a      	ldr	r2, [r7, #16]
 8005f4e:	68fb      	ldr	r3, [r7, #12]
 8005f50:	4313      	orrs	r3, r2
 8005f52:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8005f54:	4a29      	ldr	r2, [pc, #164]	@ (8005ffc <HAL_GPIO_Init+0x338>)
 8005f56:	693b      	ldr	r3, [r7, #16]
 8005f58:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8005f5a:	4b28      	ldr	r3, [pc, #160]	@ (8005ffc <HAL_GPIO_Init+0x338>)
 8005f5c:	685b      	ldr	r3, [r3, #4]
 8005f5e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005f60:	68fb      	ldr	r3, [r7, #12]
 8005f62:	43db      	mvns	r3, r3
 8005f64:	693a      	ldr	r2, [r7, #16]
 8005f66:	4013      	ands	r3, r2
 8005f68:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8005f6a:	683b      	ldr	r3, [r7, #0]
 8005f6c:	685b      	ldr	r3, [r3, #4]
 8005f6e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005f72:	2b00      	cmp	r3, #0
 8005f74:	d003      	beq.n	8005f7e <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8005f76:	693a      	ldr	r2, [r7, #16]
 8005f78:	68fb      	ldr	r3, [r7, #12]
 8005f7a:	4313      	orrs	r3, r2
 8005f7c:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8005f7e:	4a1f      	ldr	r2, [pc, #124]	@ (8005ffc <HAL_GPIO_Init+0x338>)
 8005f80:	693b      	ldr	r3, [r7, #16]
 8005f82:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8005f84:	4b1d      	ldr	r3, [pc, #116]	@ (8005ffc <HAL_GPIO_Init+0x338>)
 8005f86:	681b      	ldr	r3, [r3, #0]
 8005f88:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005f8a:	68fb      	ldr	r3, [r7, #12]
 8005f8c:	43db      	mvns	r3, r3
 8005f8e:	693a      	ldr	r2, [r7, #16]
 8005f90:	4013      	ands	r3, r2
 8005f92:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8005f94:	683b      	ldr	r3, [r7, #0]
 8005f96:	685b      	ldr	r3, [r3, #4]
 8005f98:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005f9c:	2b00      	cmp	r3, #0
 8005f9e:	d003      	beq.n	8005fa8 <HAL_GPIO_Init+0x2e4>
        {
          temp |= iocurrent;
 8005fa0:	693a      	ldr	r2, [r7, #16]
 8005fa2:	68fb      	ldr	r3, [r7, #12]
 8005fa4:	4313      	orrs	r3, r2
 8005fa6:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8005fa8:	4a14      	ldr	r2, [pc, #80]	@ (8005ffc <HAL_GPIO_Init+0x338>)
 8005faa:	693b      	ldr	r3, [r7, #16]
 8005fac:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8005fae:	697b      	ldr	r3, [r7, #20]
 8005fb0:	3301      	adds	r3, #1
 8005fb2:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005fb4:	683b      	ldr	r3, [r7, #0]
 8005fb6:	681a      	ldr	r2, [r3, #0]
 8005fb8:	697b      	ldr	r3, [r7, #20]
 8005fba:	fa22 f303 	lsr.w	r3, r2, r3
 8005fbe:	2b00      	cmp	r3, #0
 8005fc0:	f47f ae88 	bne.w	8005cd4 <HAL_GPIO_Init+0x10>
  }
}
 8005fc4:	bf00      	nop
 8005fc6:	bf00      	nop
 8005fc8:	371c      	adds	r7, #28
 8005fca:	46bd      	mov	sp, r7
 8005fcc:	bc80      	pop	{r7}
 8005fce:	4770      	bx	lr
 8005fd0:	40023800 	.word	0x40023800
 8005fd4:	40013800 	.word	0x40013800
 8005fd8:	40020000 	.word	0x40020000
 8005fdc:	40020400 	.word	0x40020400
 8005fe0:	40020800 	.word	0x40020800
 8005fe4:	40020c00 	.word	0x40020c00
 8005fe8:	40021000 	.word	0x40021000
 8005fec:	40021400 	.word	0x40021400
 8005ff0:	40021800 	.word	0x40021800
 8005ff4:	40021c00 	.word	0x40021c00
 8005ff8:	40022000 	.word	0x40022000
 8005ffc:	40013c00 	.word	0x40013c00

08006000 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8006000:	b480      	push	{r7}
 8006002:	b085      	sub	sp, #20
 8006004:	af00      	add	r7, sp, #0
 8006006:	6078      	str	r0, [r7, #4]
 8006008:	460b      	mov	r3, r1
 800600a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	691a      	ldr	r2, [r3, #16]
 8006010:	887b      	ldrh	r3, [r7, #2]
 8006012:	4013      	ands	r3, r2
 8006014:	2b00      	cmp	r3, #0
 8006016:	d002      	beq.n	800601e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8006018:	2301      	movs	r3, #1
 800601a:	73fb      	strb	r3, [r7, #15]
 800601c:	e001      	b.n	8006022 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800601e:	2300      	movs	r3, #0
 8006020:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8006022:	7bfb      	ldrb	r3, [r7, #15]
}
 8006024:	4618      	mov	r0, r3
 8006026:	3714      	adds	r7, #20
 8006028:	46bd      	mov	sp, r7
 800602a:	bc80      	pop	{r7}
 800602c:	4770      	bx	lr

0800602e <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800602e:	b480      	push	{r7}
 8006030:	b083      	sub	sp, #12
 8006032:	af00      	add	r7, sp, #0
 8006034:	6078      	str	r0, [r7, #4]
 8006036:	460b      	mov	r3, r1
 8006038:	807b      	strh	r3, [r7, #2]
 800603a:	4613      	mov	r3, r2
 800603c:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800603e:	787b      	ldrb	r3, [r7, #1]
 8006040:	2b00      	cmp	r3, #0
 8006042:	d003      	beq.n	800604c <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8006044:	887a      	ldrh	r2, [r7, #2]
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800604a:	e003      	b.n	8006054 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800604c:	887b      	ldrh	r3, [r7, #2]
 800604e:	041a      	lsls	r2, r3, #16
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	619a      	str	r2, [r3, #24]
}
 8006054:	bf00      	nop
 8006056:	370c      	adds	r7, #12
 8006058:	46bd      	mov	sp, r7
 800605a:	bc80      	pop	{r7}
 800605c:	4770      	bx	lr
	...

08006060 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8006060:	b580      	push	{r7, lr}
 8006062:	b084      	sub	sp, #16
 8006064:	af00      	add	r7, sp, #0
 8006066:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	2b00      	cmp	r3, #0
 800606c:	d101      	bne.n	8006072 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800606e:	2301      	movs	r3, #1
 8006070:	e12b      	b.n	80062ca <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006078:	b2db      	uxtb	r3, r3
 800607a:	2b00      	cmp	r3, #0
 800607c:	d106      	bne.n	800608c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	2200      	movs	r2, #0
 8006082:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8006086:	6878      	ldr	r0, [r7, #4]
 8006088:	f7fe f814 	bl	80040b4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	2224      	movs	r2, #36	@ 0x24
 8006090:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	681b      	ldr	r3, [r3, #0]
 8006098:	681a      	ldr	r2, [r3, #0]
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	681b      	ldr	r3, [r3, #0]
 800609e:	f022 0201 	bic.w	r2, r2, #1
 80060a2:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	681b      	ldr	r3, [r3, #0]
 80060a8:	681a      	ldr	r2, [r3, #0]
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	681b      	ldr	r3, [r3, #0]
 80060ae:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80060b2:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	681b      	ldr	r3, [r3, #0]
 80060b8:	681a      	ldr	r2, [r3, #0]
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	681b      	ldr	r3, [r3, #0]
 80060be:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80060c2:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80060c4:	f001 fd22 	bl	8007b0c <HAL_RCC_GetPCLK1Freq>
 80060c8:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	685b      	ldr	r3, [r3, #4]
 80060ce:	4a81      	ldr	r2, [pc, #516]	@ (80062d4 <HAL_I2C_Init+0x274>)
 80060d0:	4293      	cmp	r3, r2
 80060d2:	d807      	bhi.n	80060e4 <HAL_I2C_Init+0x84>
 80060d4:	68fb      	ldr	r3, [r7, #12]
 80060d6:	4a80      	ldr	r2, [pc, #512]	@ (80062d8 <HAL_I2C_Init+0x278>)
 80060d8:	4293      	cmp	r3, r2
 80060da:	bf94      	ite	ls
 80060dc:	2301      	movls	r3, #1
 80060de:	2300      	movhi	r3, #0
 80060e0:	b2db      	uxtb	r3, r3
 80060e2:	e006      	b.n	80060f2 <HAL_I2C_Init+0x92>
 80060e4:	68fb      	ldr	r3, [r7, #12]
 80060e6:	4a7d      	ldr	r2, [pc, #500]	@ (80062dc <HAL_I2C_Init+0x27c>)
 80060e8:	4293      	cmp	r3, r2
 80060ea:	bf94      	ite	ls
 80060ec:	2301      	movls	r3, #1
 80060ee:	2300      	movhi	r3, #0
 80060f0:	b2db      	uxtb	r3, r3
 80060f2:	2b00      	cmp	r3, #0
 80060f4:	d001      	beq.n	80060fa <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80060f6:	2301      	movs	r3, #1
 80060f8:	e0e7      	b.n	80062ca <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80060fa:	68fb      	ldr	r3, [r7, #12]
 80060fc:	4a78      	ldr	r2, [pc, #480]	@ (80062e0 <HAL_I2C_Init+0x280>)
 80060fe:	fba2 2303 	umull	r2, r3, r2, r3
 8006102:	0c9b      	lsrs	r3, r3, #18
 8006104:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	681b      	ldr	r3, [r3, #0]
 800610a:	685b      	ldr	r3, [r3, #4]
 800610c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	681b      	ldr	r3, [r3, #0]
 8006114:	68ba      	ldr	r2, [r7, #8]
 8006116:	430a      	orrs	r2, r1
 8006118:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	681b      	ldr	r3, [r3, #0]
 800611e:	6a1b      	ldr	r3, [r3, #32]
 8006120:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	685b      	ldr	r3, [r3, #4]
 8006128:	4a6a      	ldr	r2, [pc, #424]	@ (80062d4 <HAL_I2C_Init+0x274>)
 800612a:	4293      	cmp	r3, r2
 800612c:	d802      	bhi.n	8006134 <HAL_I2C_Init+0xd4>
 800612e:	68bb      	ldr	r3, [r7, #8]
 8006130:	3301      	adds	r3, #1
 8006132:	e009      	b.n	8006148 <HAL_I2C_Init+0xe8>
 8006134:	68bb      	ldr	r3, [r7, #8]
 8006136:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800613a:	fb02 f303 	mul.w	r3, r2, r3
 800613e:	4a69      	ldr	r2, [pc, #420]	@ (80062e4 <HAL_I2C_Init+0x284>)
 8006140:	fba2 2303 	umull	r2, r3, r2, r3
 8006144:	099b      	lsrs	r3, r3, #6
 8006146:	3301      	adds	r3, #1
 8006148:	687a      	ldr	r2, [r7, #4]
 800614a:	6812      	ldr	r2, [r2, #0]
 800614c:	430b      	orrs	r3, r1
 800614e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	681b      	ldr	r3, [r3, #0]
 8006154:	69db      	ldr	r3, [r3, #28]
 8006156:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 800615a:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	685b      	ldr	r3, [r3, #4]
 8006162:	495c      	ldr	r1, [pc, #368]	@ (80062d4 <HAL_I2C_Init+0x274>)
 8006164:	428b      	cmp	r3, r1
 8006166:	d819      	bhi.n	800619c <HAL_I2C_Init+0x13c>
 8006168:	68fb      	ldr	r3, [r7, #12]
 800616a:	1e59      	subs	r1, r3, #1
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	685b      	ldr	r3, [r3, #4]
 8006170:	005b      	lsls	r3, r3, #1
 8006172:	fbb1 f3f3 	udiv	r3, r1, r3
 8006176:	1c59      	adds	r1, r3, #1
 8006178:	f640 73fc 	movw	r3, #4092	@ 0xffc
 800617c:	400b      	ands	r3, r1
 800617e:	2b00      	cmp	r3, #0
 8006180:	d00a      	beq.n	8006198 <HAL_I2C_Init+0x138>
 8006182:	68fb      	ldr	r3, [r7, #12]
 8006184:	1e59      	subs	r1, r3, #1
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	685b      	ldr	r3, [r3, #4]
 800618a:	005b      	lsls	r3, r3, #1
 800618c:	fbb1 f3f3 	udiv	r3, r1, r3
 8006190:	3301      	adds	r3, #1
 8006192:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006196:	e051      	b.n	800623c <HAL_I2C_Init+0x1dc>
 8006198:	2304      	movs	r3, #4
 800619a:	e04f      	b.n	800623c <HAL_I2C_Init+0x1dc>
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	689b      	ldr	r3, [r3, #8]
 80061a0:	2b00      	cmp	r3, #0
 80061a2:	d111      	bne.n	80061c8 <HAL_I2C_Init+0x168>
 80061a4:	68fb      	ldr	r3, [r7, #12]
 80061a6:	1e58      	subs	r0, r3, #1
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	6859      	ldr	r1, [r3, #4]
 80061ac:	460b      	mov	r3, r1
 80061ae:	005b      	lsls	r3, r3, #1
 80061b0:	440b      	add	r3, r1
 80061b2:	fbb0 f3f3 	udiv	r3, r0, r3
 80061b6:	3301      	adds	r3, #1
 80061b8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80061bc:	2b00      	cmp	r3, #0
 80061be:	bf0c      	ite	eq
 80061c0:	2301      	moveq	r3, #1
 80061c2:	2300      	movne	r3, #0
 80061c4:	b2db      	uxtb	r3, r3
 80061c6:	e012      	b.n	80061ee <HAL_I2C_Init+0x18e>
 80061c8:	68fb      	ldr	r3, [r7, #12]
 80061ca:	1e58      	subs	r0, r3, #1
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	6859      	ldr	r1, [r3, #4]
 80061d0:	460b      	mov	r3, r1
 80061d2:	009b      	lsls	r3, r3, #2
 80061d4:	440b      	add	r3, r1
 80061d6:	0099      	lsls	r1, r3, #2
 80061d8:	440b      	add	r3, r1
 80061da:	fbb0 f3f3 	udiv	r3, r0, r3
 80061de:	3301      	adds	r3, #1
 80061e0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80061e4:	2b00      	cmp	r3, #0
 80061e6:	bf0c      	ite	eq
 80061e8:	2301      	moveq	r3, #1
 80061ea:	2300      	movne	r3, #0
 80061ec:	b2db      	uxtb	r3, r3
 80061ee:	2b00      	cmp	r3, #0
 80061f0:	d001      	beq.n	80061f6 <HAL_I2C_Init+0x196>
 80061f2:	2301      	movs	r3, #1
 80061f4:	e022      	b.n	800623c <HAL_I2C_Init+0x1dc>
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	689b      	ldr	r3, [r3, #8]
 80061fa:	2b00      	cmp	r3, #0
 80061fc:	d10e      	bne.n	800621c <HAL_I2C_Init+0x1bc>
 80061fe:	68fb      	ldr	r3, [r7, #12]
 8006200:	1e58      	subs	r0, r3, #1
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	6859      	ldr	r1, [r3, #4]
 8006206:	460b      	mov	r3, r1
 8006208:	005b      	lsls	r3, r3, #1
 800620a:	440b      	add	r3, r1
 800620c:	fbb0 f3f3 	udiv	r3, r0, r3
 8006210:	3301      	adds	r3, #1
 8006212:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006216:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800621a:	e00f      	b.n	800623c <HAL_I2C_Init+0x1dc>
 800621c:	68fb      	ldr	r3, [r7, #12]
 800621e:	1e58      	subs	r0, r3, #1
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	6859      	ldr	r1, [r3, #4]
 8006224:	460b      	mov	r3, r1
 8006226:	009b      	lsls	r3, r3, #2
 8006228:	440b      	add	r3, r1
 800622a:	0099      	lsls	r1, r3, #2
 800622c:	440b      	add	r3, r1
 800622e:	fbb0 f3f3 	udiv	r3, r0, r3
 8006232:	3301      	adds	r3, #1
 8006234:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006238:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800623c:	6879      	ldr	r1, [r7, #4]
 800623e:	6809      	ldr	r1, [r1, #0]
 8006240:	4313      	orrs	r3, r2
 8006242:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	681b      	ldr	r3, [r3, #0]
 8006248:	681b      	ldr	r3, [r3, #0]
 800624a:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	69da      	ldr	r2, [r3, #28]
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	6a1b      	ldr	r3, [r3, #32]
 8006256:	431a      	orrs	r2, r3
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	681b      	ldr	r3, [r3, #0]
 800625c:	430a      	orrs	r2, r1
 800625e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	681b      	ldr	r3, [r3, #0]
 8006264:	689b      	ldr	r3, [r3, #8]
 8006266:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 800626a:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800626e:	687a      	ldr	r2, [r7, #4]
 8006270:	6911      	ldr	r1, [r2, #16]
 8006272:	687a      	ldr	r2, [r7, #4]
 8006274:	68d2      	ldr	r2, [r2, #12]
 8006276:	4311      	orrs	r1, r2
 8006278:	687a      	ldr	r2, [r7, #4]
 800627a:	6812      	ldr	r2, [r2, #0]
 800627c:	430b      	orrs	r3, r1
 800627e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	681b      	ldr	r3, [r3, #0]
 8006284:	68db      	ldr	r3, [r3, #12]
 8006286:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	695a      	ldr	r2, [r3, #20]
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	699b      	ldr	r3, [r3, #24]
 8006292:	431a      	orrs	r2, r3
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	681b      	ldr	r3, [r3, #0]
 8006298:	430a      	orrs	r2, r1
 800629a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	681b      	ldr	r3, [r3, #0]
 80062a0:	681a      	ldr	r2, [r3, #0]
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	681b      	ldr	r3, [r3, #0]
 80062a6:	f042 0201 	orr.w	r2, r2, #1
 80062aa:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	2200      	movs	r2, #0
 80062b0:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	2220      	movs	r2, #32
 80062b6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	2200      	movs	r2, #0
 80062be:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	2200      	movs	r2, #0
 80062c4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80062c8:	2300      	movs	r3, #0
}
 80062ca:	4618      	mov	r0, r3
 80062cc:	3710      	adds	r7, #16
 80062ce:	46bd      	mov	sp, r7
 80062d0:	bd80      	pop	{r7, pc}
 80062d2:	bf00      	nop
 80062d4:	000186a0 	.word	0x000186a0
 80062d8:	001e847f 	.word	0x001e847f
 80062dc:	003d08ff 	.word	0x003d08ff
 80062e0:	431bde83 	.word	0x431bde83
 80062e4:	10624dd3 	.word	0x10624dd3

080062e8 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80062e8:	b580      	push	{r7, lr}
 80062ea:	b088      	sub	sp, #32
 80062ec:	af02      	add	r7, sp, #8
 80062ee:	60f8      	str	r0, [r7, #12]
 80062f0:	4608      	mov	r0, r1
 80062f2:	4611      	mov	r1, r2
 80062f4:	461a      	mov	r2, r3
 80062f6:	4603      	mov	r3, r0
 80062f8:	817b      	strh	r3, [r7, #10]
 80062fa:	460b      	mov	r3, r1
 80062fc:	813b      	strh	r3, [r7, #8]
 80062fe:	4613      	mov	r3, r2
 8006300:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8006302:	f7fe f9b9 	bl	8004678 <HAL_GetTick>
 8006306:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006308:	68fb      	ldr	r3, [r7, #12]
 800630a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800630e:	b2db      	uxtb	r3, r3
 8006310:	2b20      	cmp	r3, #32
 8006312:	f040 80d9 	bne.w	80064c8 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8006316:	697b      	ldr	r3, [r7, #20]
 8006318:	9300      	str	r3, [sp, #0]
 800631a:	2319      	movs	r3, #25
 800631c:	2201      	movs	r2, #1
 800631e:	496d      	ldr	r1, [pc, #436]	@ (80064d4 <HAL_I2C_Mem_Write+0x1ec>)
 8006320:	68f8      	ldr	r0, [r7, #12]
 8006322:	f000 fdad 	bl	8006e80 <I2C_WaitOnFlagUntilTimeout>
 8006326:	4603      	mov	r3, r0
 8006328:	2b00      	cmp	r3, #0
 800632a:	d001      	beq.n	8006330 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 800632c:	2302      	movs	r3, #2
 800632e:	e0cc      	b.n	80064ca <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006330:	68fb      	ldr	r3, [r7, #12]
 8006332:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006336:	2b01      	cmp	r3, #1
 8006338:	d101      	bne.n	800633e <HAL_I2C_Mem_Write+0x56>
 800633a:	2302      	movs	r3, #2
 800633c:	e0c5      	b.n	80064ca <HAL_I2C_Mem_Write+0x1e2>
 800633e:	68fb      	ldr	r3, [r7, #12]
 8006340:	2201      	movs	r2, #1
 8006342:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8006346:	68fb      	ldr	r3, [r7, #12]
 8006348:	681b      	ldr	r3, [r3, #0]
 800634a:	681b      	ldr	r3, [r3, #0]
 800634c:	f003 0301 	and.w	r3, r3, #1
 8006350:	2b01      	cmp	r3, #1
 8006352:	d007      	beq.n	8006364 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8006354:	68fb      	ldr	r3, [r7, #12]
 8006356:	681b      	ldr	r3, [r3, #0]
 8006358:	681a      	ldr	r2, [r3, #0]
 800635a:	68fb      	ldr	r3, [r7, #12]
 800635c:	681b      	ldr	r3, [r3, #0]
 800635e:	f042 0201 	orr.w	r2, r2, #1
 8006362:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006364:	68fb      	ldr	r3, [r7, #12]
 8006366:	681b      	ldr	r3, [r3, #0]
 8006368:	681a      	ldr	r2, [r3, #0]
 800636a:	68fb      	ldr	r3, [r7, #12]
 800636c:	681b      	ldr	r3, [r3, #0]
 800636e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006372:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8006374:	68fb      	ldr	r3, [r7, #12]
 8006376:	2221      	movs	r2, #33	@ 0x21
 8006378:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800637c:	68fb      	ldr	r3, [r7, #12]
 800637e:	2240      	movs	r2, #64	@ 0x40
 8006380:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006384:	68fb      	ldr	r3, [r7, #12]
 8006386:	2200      	movs	r2, #0
 8006388:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800638a:	68fb      	ldr	r3, [r7, #12]
 800638c:	6a3a      	ldr	r2, [r7, #32]
 800638e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8006390:	68fb      	ldr	r3, [r7, #12]
 8006392:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8006394:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8006396:	68fb      	ldr	r3, [r7, #12]
 8006398:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800639a:	b29a      	uxth	r2, r3
 800639c:	68fb      	ldr	r3, [r7, #12]
 800639e:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80063a0:	68fb      	ldr	r3, [r7, #12]
 80063a2:	4a4d      	ldr	r2, [pc, #308]	@ (80064d8 <HAL_I2C_Mem_Write+0x1f0>)
 80063a4:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80063a6:	88f8      	ldrh	r0, [r7, #6]
 80063a8:	893a      	ldrh	r2, [r7, #8]
 80063aa:	8979      	ldrh	r1, [r7, #10]
 80063ac:	697b      	ldr	r3, [r7, #20]
 80063ae:	9301      	str	r3, [sp, #4]
 80063b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80063b2:	9300      	str	r3, [sp, #0]
 80063b4:	4603      	mov	r3, r0
 80063b6:	68f8      	ldr	r0, [r7, #12]
 80063b8:	f000 fbe4 	bl	8006b84 <I2C_RequestMemoryWrite>
 80063bc:	4603      	mov	r3, r0
 80063be:	2b00      	cmp	r3, #0
 80063c0:	d052      	beq.n	8006468 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 80063c2:	2301      	movs	r3, #1
 80063c4:	e081      	b.n	80064ca <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80063c6:	697a      	ldr	r2, [r7, #20]
 80063c8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80063ca:	68f8      	ldr	r0, [r7, #12]
 80063cc:	f000 fe72 	bl	80070b4 <I2C_WaitOnTXEFlagUntilTimeout>
 80063d0:	4603      	mov	r3, r0
 80063d2:	2b00      	cmp	r3, #0
 80063d4:	d00d      	beq.n	80063f2 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80063d6:	68fb      	ldr	r3, [r7, #12]
 80063d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80063da:	2b04      	cmp	r3, #4
 80063dc:	d107      	bne.n	80063ee <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80063de:	68fb      	ldr	r3, [r7, #12]
 80063e0:	681b      	ldr	r3, [r3, #0]
 80063e2:	681a      	ldr	r2, [r3, #0]
 80063e4:	68fb      	ldr	r3, [r7, #12]
 80063e6:	681b      	ldr	r3, [r3, #0]
 80063e8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80063ec:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80063ee:	2301      	movs	r3, #1
 80063f0:	e06b      	b.n	80064ca <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80063f2:	68fb      	ldr	r3, [r7, #12]
 80063f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80063f6:	781a      	ldrb	r2, [r3, #0]
 80063f8:	68fb      	ldr	r3, [r7, #12]
 80063fa:	681b      	ldr	r3, [r3, #0]
 80063fc:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80063fe:	68fb      	ldr	r3, [r7, #12]
 8006400:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006402:	1c5a      	adds	r2, r3, #1
 8006404:	68fb      	ldr	r3, [r7, #12]
 8006406:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8006408:	68fb      	ldr	r3, [r7, #12]
 800640a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800640c:	3b01      	subs	r3, #1
 800640e:	b29a      	uxth	r2, r3
 8006410:	68fb      	ldr	r3, [r7, #12]
 8006412:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8006414:	68fb      	ldr	r3, [r7, #12]
 8006416:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006418:	b29b      	uxth	r3, r3
 800641a:	3b01      	subs	r3, #1
 800641c:	b29a      	uxth	r2, r3
 800641e:	68fb      	ldr	r3, [r7, #12]
 8006420:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8006422:	68fb      	ldr	r3, [r7, #12]
 8006424:	681b      	ldr	r3, [r3, #0]
 8006426:	695b      	ldr	r3, [r3, #20]
 8006428:	f003 0304 	and.w	r3, r3, #4
 800642c:	2b04      	cmp	r3, #4
 800642e:	d11b      	bne.n	8006468 <HAL_I2C_Mem_Write+0x180>
 8006430:	68fb      	ldr	r3, [r7, #12]
 8006432:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006434:	2b00      	cmp	r3, #0
 8006436:	d017      	beq.n	8006468 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006438:	68fb      	ldr	r3, [r7, #12]
 800643a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800643c:	781a      	ldrb	r2, [r3, #0]
 800643e:	68fb      	ldr	r3, [r7, #12]
 8006440:	681b      	ldr	r3, [r3, #0]
 8006442:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8006444:	68fb      	ldr	r3, [r7, #12]
 8006446:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006448:	1c5a      	adds	r2, r3, #1
 800644a:	68fb      	ldr	r3, [r7, #12]
 800644c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 800644e:	68fb      	ldr	r3, [r7, #12]
 8006450:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006452:	3b01      	subs	r3, #1
 8006454:	b29a      	uxth	r2, r3
 8006456:	68fb      	ldr	r3, [r7, #12]
 8006458:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 800645a:	68fb      	ldr	r3, [r7, #12]
 800645c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800645e:	b29b      	uxth	r3, r3
 8006460:	3b01      	subs	r3, #1
 8006462:	b29a      	uxth	r2, r3
 8006464:	68fb      	ldr	r3, [r7, #12]
 8006466:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8006468:	68fb      	ldr	r3, [r7, #12]
 800646a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800646c:	2b00      	cmp	r3, #0
 800646e:	d1aa      	bne.n	80063c6 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006470:	697a      	ldr	r2, [r7, #20]
 8006472:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006474:	68f8      	ldr	r0, [r7, #12]
 8006476:	f000 fe65 	bl	8007144 <I2C_WaitOnBTFFlagUntilTimeout>
 800647a:	4603      	mov	r3, r0
 800647c:	2b00      	cmp	r3, #0
 800647e:	d00d      	beq.n	800649c <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006480:	68fb      	ldr	r3, [r7, #12]
 8006482:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006484:	2b04      	cmp	r3, #4
 8006486:	d107      	bne.n	8006498 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006488:	68fb      	ldr	r3, [r7, #12]
 800648a:	681b      	ldr	r3, [r3, #0]
 800648c:	681a      	ldr	r2, [r3, #0]
 800648e:	68fb      	ldr	r3, [r7, #12]
 8006490:	681b      	ldr	r3, [r3, #0]
 8006492:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006496:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8006498:	2301      	movs	r3, #1
 800649a:	e016      	b.n	80064ca <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800649c:	68fb      	ldr	r3, [r7, #12]
 800649e:	681b      	ldr	r3, [r3, #0]
 80064a0:	681a      	ldr	r2, [r3, #0]
 80064a2:	68fb      	ldr	r3, [r7, #12]
 80064a4:	681b      	ldr	r3, [r3, #0]
 80064a6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80064aa:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80064ac:	68fb      	ldr	r3, [r7, #12]
 80064ae:	2220      	movs	r2, #32
 80064b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80064b4:	68fb      	ldr	r3, [r7, #12]
 80064b6:	2200      	movs	r2, #0
 80064b8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80064bc:	68fb      	ldr	r3, [r7, #12]
 80064be:	2200      	movs	r2, #0
 80064c0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80064c4:	2300      	movs	r3, #0
 80064c6:	e000      	b.n	80064ca <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 80064c8:	2302      	movs	r3, #2
  }
}
 80064ca:	4618      	mov	r0, r3
 80064cc:	3718      	adds	r7, #24
 80064ce:	46bd      	mov	sp, r7
 80064d0:	bd80      	pop	{r7, pc}
 80064d2:	bf00      	nop
 80064d4:	00100002 	.word	0x00100002
 80064d8:	ffff0000 	.word	0xffff0000

080064dc <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80064dc:	b580      	push	{r7, lr}
 80064de:	b08c      	sub	sp, #48	@ 0x30
 80064e0:	af02      	add	r7, sp, #8
 80064e2:	60f8      	str	r0, [r7, #12]
 80064e4:	4608      	mov	r0, r1
 80064e6:	4611      	mov	r1, r2
 80064e8:	461a      	mov	r2, r3
 80064ea:	4603      	mov	r3, r0
 80064ec:	817b      	strh	r3, [r7, #10]
 80064ee:	460b      	mov	r3, r1
 80064f0:	813b      	strh	r3, [r7, #8]
 80064f2:	4613      	mov	r3, r2
 80064f4:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80064f6:	f7fe f8bf 	bl	8004678 <HAL_GetTick>
 80064fa:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80064fc:	68fb      	ldr	r3, [r7, #12]
 80064fe:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006502:	b2db      	uxtb	r3, r3
 8006504:	2b20      	cmp	r3, #32
 8006506:	f040 8208 	bne.w	800691a <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800650a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800650c:	9300      	str	r3, [sp, #0]
 800650e:	2319      	movs	r3, #25
 8006510:	2201      	movs	r2, #1
 8006512:	497b      	ldr	r1, [pc, #492]	@ (8006700 <HAL_I2C_Mem_Read+0x224>)
 8006514:	68f8      	ldr	r0, [r7, #12]
 8006516:	f000 fcb3 	bl	8006e80 <I2C_WaitOnFlagUntilTimeout>
 800651a:	4603      	mov	r3, r0
 800651c:	2b00      	cmp	r3, #0
 800651e:	d001      	beq.n	8006524 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8006520:	2302      	movs	r3, #2
 8006522:	e1fb      	b.n	800691c <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006524:	68fb      	ldr	r3, [r7, #12]
 8006526:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800652a:	2b01      	cmp	r3, #1
 800652c:	d101      	bne.n	8006532 <HAL_I2C_Mem_Read+0x56>
 800652e:	2302      	movs	r3, #2
 8006530:	e1f4      	b.n	800691c <HAL_I2C_Mem_Read+0x440>
 8006532:	68fb      	ldr	r3, [r7, #12]
 8006534:	2201      	movs	r2, #1
 8006536:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800653a:	68fb      	ldr	r3, [r7, #12]
 800653c:	681b      	ldr	r3, [r3, #0]
 800653e:	681b      	ldr	r3, [r3, #0]
 8006540:	f003 0301 	and.w	r3, r3, #1
 8006544:	2b01      	cmp	r3, #1
 8006546:	d007      	beq.n	8006558 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8006548:	68fb      	ldr	r3, [r7, #12]
 800654a:	681b      	ldr	r3, [r3, #0]
 800654c:	681a      	ldr	r2, [r3, #0]
 800654e:	68fb      	ldr	r3, [r7, #12]
 8006550:	681b      	ldr	r3, [r3, #0]
 8006552:	f042 0201 	orr.w	r2, r2, #1
 8006556:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006558:	68fb      	ldr	r3, [r7, #12]
 800655a:	681b      	ldr	r3, [r3, #0]
 800655c:	681a      	ldr	r2, [r3, #0]
 800655e:	68fb      	ldr	r3, [r7, #12]
 8006560:	681b      	ldr	r3, [r3, #0]
 8006562:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006566:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8006568:	68fb      	ldr	r3, [r7, #12]
 800656a:	2222      	movs	r2, #34	@ 0x22
 800656c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8006570:	68fb      	ldr	r3, [r7, #12]
 8006572:	2240      	movs	r2, #64	@ 0x40
 8006574:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006578:	68fb      	ldr	r3, [r7, #12]
 800657a:	2200      	movs	r2, #0
 800657c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800657e:	68fb      	ldr	r3, [r7, #12]
 8006580:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006582:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8006584:	68fb      	ldr	r3, [r7, #12]
 8006586:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8006588:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800658a:	68fb      	ldr	r3, [r7, #12]
 800658c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800658e:	b29a      	uxth	r2, r3
 8006590:	68fb      	ldr	r3, [r7, #12]
 8006592:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006594:	68fb      	ldr	r3, [r7, #12]
 8006596:	4a5b      	ldr	r2, [pc, #364]	@ (8006704 <HAL_I2C_Mem_Read+0x228>)
 8006598:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800659a:	88f8      	ldrh	r0, [r7, #6]
 800659c:	893a      	ldrh	r2, [r7, #8]
 800659e:	8979      	ldrh	r1, [r7, #10]
 80065a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80065a2:	9301      	str	r3, [sp, #4]
 80065a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80065a6:	9300      	str	r3, [sp, #0]
 80065a8:	4603      	mov	r3, r0
 80065aa:	68f8      	ldr	r0, [r7, #12]
 80065ac:	f000 fb80 	bl	8006cb0 <I2C_RequestMemoryRead>
 80065b0:	4603      	mov	r3, r0
 80065b2:	2b00      	cmp	r3, #0
 80065b4:	d001      	beq.n	80065ba <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 80065b6:	2301      	movs	r3, #1
 80065b8:	e1b0      	b.n	800691c <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 80065ba:	68fb      	ldr	r3, [r7, #12]
 80065bc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80065be:	2b00      	cmp	r3, #0
 80065c0:	d113      	bne.n	80065ea <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80065c2:	2300      	movs	r3, #0
 80065c4:	623b      	str	r3, [r7, #32]
 80065c6:	68fb      	ldr	r3, [r7, #12]
 80065c8:	681b      	ldr	r3, [r3, #0]
 80065ca:	695b      	ldr	r3, [r3, #20]
 80065cc:	623b      	str	r3, [r7, #32]
 80065ce:	68fb      	ldr	r3, [r7, #12]
 80065d0:	681b      	ldr	r3, [r3, #0]
 80065d2:	699b      	ldr	r3, [r3, #24]
 80065d4:	623b      	str	r3, [r7, #32]
 80065d6:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80065d8:	68fb      	ldr	r3, [r7, #12]
 80065da:	681b      	ldr	r3, [r3, #0]
 80065dc:	681a      	ldr	r2, [r3, #0]
 80065de:	68fb      	ldr	r3, [r7, #12]
 80065e0:	681b      	ldr	r3, [r3, #0]
 80065e2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80065e6:	601a      	str	r2, [r3, #0]
 80065e8:	e184      	b.n	80068f4 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 80065ea:	68fb      	ldr	r3, [r7, #12]
 80065ec:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80065ee:	2b01      	cmp	r3, #1
 80065f0:	d11b      	bne.n	800662a <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80065f2:	68fb      	ldr	r3, [r7, #12]
 80065f4:	681b      	ldr	r3, [r3, #0]
 80065f6:	681a      	ldr	r2, [r3, #0]
 80065f8:	68fb      	ldr	r3, [r7, #12]
 80065fa:	681b      	ldr	r3, [r3, #0]
 80065fc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006600:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006602:	2300      	movs	r3, #0
 8006604:	61fb      	str	r3, [r7, #28]
 8006606:	68fb      	ldr	r3, [r7, #12]
 8006608:	681b      	ldr	r3, [r3, #0]
 800660a:	695b      	ldr	r3, [r3, #20]
 800660c:	61fb      	str	r3, [r7, #28]
 800660e:	68fb      	ldr	r3, [r7, #12]
 8006610:	681b      	ldr	r3, [r3, #0]
 8006612:	699b      	ldr	r3, [r3, #24]
 8006614:	61fb      	str	r3, [r7, #28]
 8006616:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006618:	68fb      	ldr	r3, [r7, #12]
 800661a:	681b      	ldr	r3, [r3, #0]
 800661c:	681a      	ldr	r2, [r3, #0]
 800661e:	68fb      	ldr	r3, [r7, #12]
 8006620:	681b      	ldr	r3, [r3, #0]
 8006622:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006626:	601a      	str	r2, [r3, #0]
 8006628:	e164      	b.n	80068f4 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 800662a:	68fb      	ldr	r3, [r7, #12]
 800662c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800662e:	2b02      	cmp	r3, #2
 8006630:	d11b      	bne.n	800666a <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006632:	68fb      	ldr	r3, [r7, #12]
 8006634:	681b      	ldr	r3, [r3, #0]
 8006636:	681a      	ldr	r2, [r3, #0]
 8006638:	68fb      	ldr	r3, [r7, #12]
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006640:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006642:	68fb      	ldr	r3, [r7, #12]
 8006644:	681b      	ldr	r3, [r3, #0]
 8006646:	681a      	ldr	r2, [r3, #0]
 8006648:	68fb      	ldr	r3, [r7, #12]
 800664a:	681b      	ldr	r3, [r3, #0]
 800664c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006650:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006652:	2300      	movs	r3, #0
 8006654:	61bb      	str	r3, [r7, #24]
 8006656:	68fb      	ldr	r3, [r7, #12]
 8006658:	681b      	ldr	r3, [r3, #0]
 800665a:	695b      	ldr	r3, [r3, #20]
 800665c:	61bb      	str	r3, [r7, #24]
 800665e:	68fb      	ldr	r3, [r7, #12]
 8006660:	681b      	ldr	r3, [r3, #0]
 8006662:	699b      	ldr	r3, [r3, #24]
 8006664:	61bb      	str	r3, [r7, #24]
 8006666:	69bb      	ldr	r3, [r7, #24]
 8006668:	e144      	b.n	80068f4 <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800666a:	2300      	movs	r3, #0
 800666c:	617b      	str	r3, [r7, #20]
 800666e:	68fb      	ldr	r3, [r7, #12]
 8006670:	681b      	ldr	r3, [r3, #0]
 8006672:	695b      	ldr	r3, [r3, #20]
 8006674:	617b      	str	r3, [r7, #20]
 8006676:	68fb      	ldr	r3, [r7, #12]
 8006678:	681b      	ldr	r3, [r3, #0]
 800667a:	699b      	ldr	r3, [r3, #24]
 800667c:	617b      	str	r3, [r7, #20]
 800667e:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8006680:	e138      	b.n	80068f4 <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8006682:	68fb      	ldr	r3, [r7, #12]
 8006684:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006686:	2b03      	cmp	r3, #3
 8006688:	f200 80f1 	bhi.w	800686e <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 800668c:	68fb      	ldr	r3, [r7, #12]
 800668e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006690:	2b01      	cmp	r3, #1
 8006692:	d123      	bne.n	80066dc <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006694:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006696:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8006698:	68f8      	ldr	r0, [r7, #12]
 800669a:	f000 fd9b 	bl	80071d4 <I2C_WaitOnRXNEFlagUntilTimeout>
 800669e:	4603      	mov	r3, r0
 80066a0:	2b00      	cmp	r3, #0
 80066a2:	d001      	beq.n	80066a8 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 80066a4:	2301      	movs	r3, #1
 80066a6:	e139      	b.n	800691c <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80066a8:	68fb      	ldr	r3, [r7, #12]
 80066aa:	681b      	ldr	r3, [r3, #0]
 80066ac:	691a      	ldr	r2, [r3, #16]
 80066ae:	68fb      	ldr	r3, [r7, #12]
 80066b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80066b2:	b2d2      	uxtb	r2, r2
 80066b4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80066b6:	68fb      	ldr	r3, [r7, #12]
 80066b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80066ba:	1c5a      	adds	r2, r3, #1
 80066bc:	68fb      	ldr	r3, [r7, #12]
 80066be:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80066c0:	68fb      	ldr	r3, [r7, #12]
 80066c2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80066c4:	3b01      	subs	r3, #1
 80066c6:	b29a      	uxth	r2, r3
 80066c8:	68fb      	ldr	r3, [r7, #12]
 80066ca:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80066cc:	68fb      	ldr	r3, [r7, #12]
 80066ce:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80066d0:	b29b      	uxth	r3, r3
 80066d2:	3b01      	subs	r3, #1
 80066d4:	b29a      	uxth	r2, r3
 80066d6:	68fb      	ldr	r3, [r7, #12]
 80066d8:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80066da:	e10b      	b.n	80068f4 <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80066dc:	68fb      	ldr	r3, [r7, #12]
 80066de:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80066e0:	2b02      	cmp	r3, #2
 80066e2:	d14e      	bne.n	8006782 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80066e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80066e6:	9300      	str	r3, [sp, #0]
 80066e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80066ea:	2200      	movs	r2, #0
 80066ec:	4906      	ldr	r1, [pc, #24]	@ (8006708 <HAL_I2C_Mem_Read+0x22c>)
 80066ee:	68f8      	ldr	r0, [r7, #12]
 80066f0:	f000 fbc6 	bl	8006e80 <I2C_WaitOnFlagUntilTimeout>
 80066f4:	4603      	mov	r3, r0
 80066f6:	2b00      	cmp	r3, #0
 80066f8:	d008      	beq.n	800670c <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 80066fa:	2301      	movs	r3, #1
 80066fc:	e10e      	b.n	800691c <HAL_I2C_Mem_Read+0x440>
 80066fe:	bf00      	nop
 8006700:	00100002 	.word	0x00100002
 8006704:	ffff0000 	.word	0xffff0000
 8006708:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800670c:	68fb      	ldr	r3, [r7, #12]
 800670e:	681b      	ldr	r3, [r3, #0]
 8006710:	681a      	ldr	r2, [r3, #0]
 8006712:	68fb      	ldr	r3, [r7, #12]
 8006714:	681b      	ldr	r3, [r3, #0]
 8006716:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800671a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800671c:	68fb      	ldr	r3, [r7, #12]
 800671e:	681b      	ldr	r3, [r3, #0]
 8006720:	691a      	ldr	r2, [r3, #16]
 8006722:	68fb      	ldr	r3, [r7, #12]
 8006724:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006726:	b2d2      	uxtb	r2, r2
 8006728:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800672a:	68fb      	ldr	r3, [r7, #12]
 800672c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800672e:	1c5a      	adds	r2, r3, #1
 8006730:	68fb      	ldr	r3, [r7, #12]
 8006732:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006734:	68fb      	ldr	r3, [r7, #12]
 8006736:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006738:	3b01      	subs	r3, #1
 800673a:	b29a      	uxth	r2, r3
 800673c:	68fb      	ldr	r3, [r7, #12]
 800673e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8006740:	68fb      	ldr	r3, [r7, #12]
 8006742:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006744:	b29b      	uxth	r3, r3
 8006746:	3b01      	subs	r3, #1
 8006748:	b29a      	uxth	r2, r3
 800674a:	68fb      	ldr	r3, [r7, #12]
 800674c:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800674e:	68fb      	ldr	r3, [r7, #12]
 8006750:	681b      	ldr	r3, [r3, #0]
 8006752:	691a      	ldr	r2, [r3, #16]
 8006754:	68fb      	ldr	r3, [r7, #12]
 8006756:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006758:	b2d2      	uxtb	r2, r2
 800675a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800675c:	68fb      	ldr	r3, [r7, #12]
 800675e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006760:	1c5a      	adds	r2, r3, #1
 8006762:	68fb      	ldr	r3, [r7, #12]
 8006764:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006766:	68fb      	ldr	r3, [r7, #12]
 8006768:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800676a:	3b01      	subs	r3, #1
 800676c:	b29a      	uxth	r2, r3
 800676e:	68fb      	ldr	r3, [r7, #12]
 8006770:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8006772:	68fb      	ldr	r3, [r7, #12]
 8006774:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006776:	b29b      	uxth	r3, r3
 8006778:	3b01      	subs	r3, #1
 800677a:	b29a      	uxth	r2, r3
 800677c:	68fb      	ldr	r3, [r7, #12]
 800677e:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8006780:	e0b8      	b.n	80068f4 <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8006782:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006784:	9300      	str	r3, [sp, #0]
 8006786:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006788:	2200      	movs	r2, #0
 800678a:	4966      	ldr	r1, [pc, #408]	@ (8006924 <HAL_I2C_Mem_Read+0x448>)
 800678c:	68f8      	ldr	r0, [r7, #12]
 800678e:	f000 fb77 	bl	8006e80 <I2C_WaitOnFlagUntilTimeout>
 8006792:	4603      	mov	r3, r0
 8006794:	2b00      	cmp	r3, #0
 8006796:	d001      	beq.n	800679c <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8006798:	2301      	movs	r3, #1
 800679a:	e0bf      	b.n	800691c <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800679c:	68fb      	ldr	r3, [r7, #12]
 800679e:	681b      	ldr	r3, [r3, #0]
 80067a0:	681a      	ldr	r2, [r3, #0]
 80067a2:	68fb      	ldr	r3, [r7, #12]
 80067a4:	681b      	ldr	r3, [r3, #0]
 80067a6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80067aa:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80067ac:	68fb      	ldr	r3, [r7, #12]
 80067ae:	681b      	ldr	r3, [r3, #0]
 80067b0:	691a      	ldr	r2, [r3, #16]
 80067b2:	68fb      	ldr	r3, [r7, #12]
 80067b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80067b6:	b2d2      	uxtb	r2, r2
 80067b8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80067ba:	68fb      	ldr	r3, [r7, #12]
 80067bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80067be:	1c5a      	adds	r2, r3, #1
 80067c0:	68fb      	ldr	r3, [r7, #12]
 80067c2:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80067c4:	68fb      	ldr	r3, [r7, #12]
 80067c6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80067c8:	3b01      	subs	r3, #1
 80067ca:	b29a      	uxth	r2, r3
 80067cc:	68fb      	ldr	r3, [r7, #12]
 80067ce:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80067d0:	68fb      	ldr	r3, [r7, #12]
 80067d2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80067d4:	b29b      	uxth	r3, r3
 80067d6:	3b01      	subs	r3, #1
 80067d8:	b29a      	uxth	r2, r3
 80067da:	68fb      	ldr	r3, [r7, #12]
 80067dc:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80067de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80067e0:	9300      	str	r3, [sp, #0]
 80067e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80067e4:	2200      	movs	r2, #0
 80067e6:	494f      	ldr	r1, [pc, #316]	@ (8006924 <HAL_I2C_Mem_Read+0x448>)
 80067e8:	68f8      	ldr	r0, [r7, #12]
 80067ea:	f000 fb49 	bl	8006e80 <I2C_WaitOnFlagUntilTimeout>
 80067ee:	4603      	mov	r3, r0
 80067f0:	2b00      	cmp	r3, #0
 80067f2:	d001      	beq.n	80067f8 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 80067f4:	2301      	movs	r3, #1
 80067f6:	e091      	b.n	800691c <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80067f8:	68fb      	ldr	r3, [r7, #12]
 80067fa:	681b      	ldr	r3, [r3, #0]
 80067fc:	681a      	ldr	r2, [r3, #0]
 80067fe:	68fb      	ldr	r3, [r7, #12]
 8006800:	681b      	ldr	r3, [r3, #0]
 8006802:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006806:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006808:	68fb      	ldr	r3, [r7, #12]
 800680a:	681b      	ldr	r3, [r3, #0]
 800680c:	691a      	ldr	r2, [r3, #16]
 800680e:	68fb      	ldr	r3, [r7, #12]
 8006810:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006812:	b2d2      	uxtb	r2, r2
 8006814:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006816:	68fb      	ldr	r3, [r7, #12]
 8006818:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800681a:	1c5a      	adds	r2, r3, #1
 800681c:	68fb      	ldr	r3, [r7, #12]
 800681e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006820:	68fb      	ldr	r3, [r7, #12]
 8006822:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006824:	3b01      	subs	r3, #1
 8006826:	b29a      	uxth	r2, r3
 8006828:	68fb      	ldr	r3, [r7, #12]
 800682a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800682c:	68fb      	ldr	r3, [r7, #12]
 800682e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006830:	b29b      	uxth	r3, r3
 8006832:	3b01      	subs	r3, #1
 8006834:	b29a      	uxth	r2, r3
 8006836:	68fb      	ldr	r3, [r7, #12]
 8006838:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800683a:	68fb      	ldr	r3, [r7, #12]
 800683c:	681b      	ldr	r3, [r3, #0]
 800683e:	691a      	ldr	r2, [r3, #16]
 8006840:	68fb      	ldr	r3, [r7, #12]
 8006842:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006844:	b2d2      	uxtb	r2, r2
 8006846:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006848:	68fb      	ldr	r3, [r7, #12]
 800684a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800684c:	1c5a      	adds	r2, r3, #1
 800684e:	68fb      	ldr	r3, [r7, #12]
 8006850:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006852:	68fb      	ldr	r3, [r7, #12]
 8006854:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006856:	3b01      	subs	r3, #1
 8006858:	b29a      	uxth	r2, r3
 800685a:	68fb      	ldr	r3, [r7, #12]
 800685c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800685e:	68fb      	ldr	r3, [r7, #12]
 8006860:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006862:	b29b      	uxth	r3, r3
 8006864:	3b01      	subs	r3, #1
 8006866:	b29a      	uxth	r2, r3
 8006868:	68fb      	ldr	r3, [r7, #12]
 800686a:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800686c:	e042      	b.n	80068f4 <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800686e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006870:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8006872:	68f8      	ldr	r0, [r7, #12]
 8006874:	f000 fcae 	bl	80071d4 <I2C_WaitOnRXNEFlagUntilTimeout>
 8006878:	4603      	mov	r3, r0
 800687a:	2b00      	cmp	r3, #0
 800687c:	d001      	beq.n	8006882 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 800687e:	2301      	movs	r3, #1
 8006880:	e04c      	b.n	800691c <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006882:	68fb      	ldr	r3, [r7, #12]
 8006884:	681b      	ldr	r3, [r3, #0]
 8006886:	691a      	ldr	r2, [r3, #16]
 8006888:	68fb      	ldr	r3, [r7, #12]
 800688a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800688c:	b2d2      	uxtb	r2, r2
 800688e:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8006890:	68fb      	ldr	r3, [r7, #12]
 8006892:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006894:	1c5a      	adds	r2, r3, #1
 8006896:	68fb      	ldr	r3, [r7, #12]
 8006898:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 800689a:	68fb      	ldr	r3, [r7, #12]
 800689c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800689e:	3b01      	subs	r3, #1
 80068a0:	b29a      	uxth	r2, r3
 80068a2:	68fb      	ldr	r3, [r7, #12]
 80068a4:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 80068a6:	68fb      	ldr	r3, [r7, #12]
 80068a8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80068aa:	b29b      	uxth	r3, r3
 80068ac:	3b01      	subs	r3, #1
 80068ae:	b29a      	uxth	r2, r3
 80068b0:	68fb      	ldr	r3, [r7, #12]
 80068b2:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80068b4:	68fb      	ldr	r3, [r7, #12]
 80068b6:	681b      	ldr	r3, [r3, #0]
 80068b8:	695b      	ldr	r3, [r3, #20]
 80068ba:	f003 0304 	and.w	r3, r3, #4
 80068be:	2b04      	cmp	r3, #4
 80068c0:	d118      	bne.n	80068f4 <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80068c2:	68fb      	ldr	r3, [r7, #12]
 80068c4:	681b      	ldr	r3, [r3, #0]
 80068c6:	691a      	ldr	r2, [r3, #16]
 80068c8:	68fb      	ldr	r3, [r7, #12]
 80068ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80068cc:	b2d2      	uxtb	r2, r2
 80068ce:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80068d0:	68fb      	ldr	r3, [r7, #12]
 80068d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80068d4:	1c5a      	adds	r2, r3, #1
 80068d6:	68fb      	ldr	r3, [r7, #12]
 80068d8:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80068da:	68fb      	ldr	r3, [r7, #12]
 80068dc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80068de:	3b01      	subs	r3, #1
 80068e0:	b29a      	uxth	r2, r3
 80068e2:	68fb      	ldr	r3, [r7, #12]
 80068e4:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80068e6:	68fb      	ldr	r3, [r7, #12]
 80068e8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80068ea:	b29b      	uxth	r3, r3
 80068ec:	3b01      	subs	r3, #1
 80068ee:	b29a      	uxth	r2, r3
 80068f0:	68fb      	ldr	r3, [r7, #12]
 80068f2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 80068f4:	68fb      	ldr	r3, [r7, #12]
 80068f6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80068f8:	2b00      	cmp	r3, #0
 80068fa:	f47f aec2 	bne.w	8006682 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80068fe:	68fb      	ldr	r3, [r7, #12]
 8006900:	2220      	movs	r2, #32
 8006902:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8006906:	68fb      	ldr	r3, [r7, #12]
 8006908:	2200      	movs	r2, #0
 800690a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800690e:	68fb      	ldr	r3, [r7, #12]
 8006910:	2200      	movs	r2, #0
 8006912:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8006916:	2300      	movs	r3, #0
 8006918:	e000      	b.n	800691c <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 800691a:	2302      	movs	r3, #2
  }
}
 800691c:	4618      	mov	r0, r3
 800691e:	3728      	adds	r7, #40	@ 0x28
 8006920:	46bd      	mov	sp, r7
 8006922:	bd80      	pop	{r7, pc}
 8006924:	00010004 	.word	0x00010004

08006928 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8006928:	b580      	push	{r7, lr}
 800692a:	b08a      	sub	sp, #40	@ 0x28
 800692c:	af02      	add	r7, sp, #8
 800692e:	60f8      	str	r0, [r7, #12]
 8006930:	607a      	str	r2, [r7, #4]
 8006932:	603b      	str	r3, [r7, #0]
 8006934:	460b      	mov	r3, r1
 8006936:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8006938:	f7fd fe9e 	bl	8004678 <HAL_GetTick>
 800693c:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 800693e:	2300      	movs	r3, #0
 8006940:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006942:	68fb      	ldr	r3, [r7, #12]
 8006944:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006948:	b2db      	uxtb	r3, r3
 800694a:	2b20      	cmp	r3, #32
 800694c:	f040 8111 	bne.w	8006b72 <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8006950:	69fb      	ldr	r3, [r7, #28]
 8006952:	9300      	str	r3, [sp, #0]
 8006954:	2319      	movs	r3, #25
 8006956:	2201      	movs	r2, #1
 8006958:	4988      	ldr	r1, [pc, #544]	@ (8006b7c <HAL_I2C_IsDeviceReady+0x254>)
 800695a:	68f8      	ldr	r0, [r7, #12]
 800695c:	f000 fa90 	bl	8006e80 <I2C_WaitOnFlagUntilTimeout>
 8006960:	4603      	mov	r3, r0
 8006962:	2b00      	cmp	r3, #0
 8006964:	d001      	beq.n	800696a <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 8006966:	2302      	movs	r3, #2
 8006968:	e104      	b.n	8006b74 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800696a:	68fb      	ldr	r3, [r7, #12]
 800696c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006970:	2b01      	cmp	r3, #1
 8006972:	d101      	bne.n	8006978 <HAL_I2C_IsDeviceReady+0x50>
 8006974:	2302      	movs	r3, #2
 8006976:	e0fd      	b.n	8006b74 <HAL_I2C_IsDeviceReady+0x24c>
 8006978:	68fb      	ldr	r3, [r7, #12]
 800697a:	2201      	movs	r2, #1
 800697c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8006980:	68fb      	ldr	r3, [r7, #12]
 8006982:	681b      	ldr	r3, [r3, #0]
 8006984:	681b      	ldr	r3, [r3, #0]
 8006986:	f003 0301 	and.w	r3, r3, #1
 800698a:	2b01      	cmp	r3, #1
 800698c:	d007      	beq.n	800699e <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800698e:	68fb      	ldr	r3, [r7, #12]
 8006990:	681b      	ldr	r3, [r3, #0]
 8006992:	681a      	ldr	r2, [r3, #0]
 8006994:	68fb      	ldr	r3, [r7, #12]
 8006996:	681b      	ldr	r3, [r3, #0]
 8006998:	f042 0201 	orr.w	r2, r2, #1
 800699c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800699e:	68fb      	ldr	r3, [r7, #12]
 80069a0:	681b      	ldr	r3, [r3, #0]
 80069a2:	681a      	ldr	r2, [r3, #0]
 80069a4:	68fb      	ldr	r3, [r7, #12]
 80069a6:	681b      	ldr	r3, [r3, #0]
 80069a8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80069ac:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80069ae:	68fb      	ldr	r3, [r7, #12]
 80069b0:	2224      	movs	r2, #36	@ 0x24
 80069b2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80069b6:	68fb      	ldr	r3, [r7, #12]
 80069b8:	2200      	movs	r2, #0
 80069ba:	641a      	str	r2, [r3, #64]	@ 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80069bc:	68fb      	ldr	r3, [r7, #12]
 80069be:	4a70      	ldr	r2, [pc, #448]	@ (8006b80 <HAL_I2C_IsDeviceReady+0x258>)
 80069c0:	62da      	str	r2, [r3, #44]	@ 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80069c2:	68fb      	ldr	r3, [r7, #12]
 80069c4:	681b      	ldr	r3, [r3, #0]
 80069c6:	681a      	ldr	r2, [r3, #0]
 80069c8:	68fb      	ldr	r3, [r7, #12]
 80069ca:	681b      	ldr	r3, [r3, #0]
 80069cc:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80069d0:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 80069d2:	69fb      	ldr	r3, [r7, #28]
 80069d4:	9300      	str	r3, [sp, #0]
 80069d6:	683b      	ldr	r3, [r7, #0]
 80069d8:	2200      	movs	r2, #0
 80069da:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80069de:	68f8      	ldr	r0, [r7, #12]
 80069e0:	f000 fa4e 	bl	8006e80 <I2C_WaitOnFlagUntilTimeout>
 80069e4:	4603      	mov	r3, r0
 80069e6:	2b00      	cmp	r3, #0
 80069e8:	d00d      	beq.n	8006a06 <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80069ea:	68fb      	ldr	r3, [r7, #12]
 80069ec:	681b      	ldr	r3, [r3, #0]
 80069ee:	681b      	ldr	r3, [r3, #0]
 80069f0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80069f4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80069f8:	d103      	bne.n	8006a02 <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80069fa:	68fb      	ldr	r3, [r7, #12]
 80069fc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006a00:	641a      	str	r2, [r3, #64]	@ 0x40
        }
        return HAL_TIMEOUT;
 8006a02:	2303      	movs	r3, #3
 8006a04:	e0b6      	b.n	8006b74 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8006a06:	897b      	ldrh	r3, [r7, #10]
 8006a08:	b2db      	uxtb	r3, r3
 8006a0a:	461a      	mov	r2, r3
 8006a0c:	68fb      	ldr	r3, [r7, #12]
 8006a0e:	681b      	ldr	r3, [r3, #0]
 8006a10:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8006a14:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 8006a16:	f7fd fe2f 	bl	8004678 <HAL_GetTick>
 8006a1a:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8006a1c:	68fb      	ldr	r3, [r7, #12]
 8006a1e:	681b      	ldr	r3, [r3, #0]
 8006a20:	695b      	ldr	r3, [r3, #20]
 8006a22:	f003 0302 	and.w	r3, r3, #2
 8006a26:	2b02      	cmp	r3, #2
 8006a28:	bf0c      	ite	eq
 8006a2a:	2301      	moveq	r3, #1
 8006a2c:	2300      	movne	r3, #0
 8006a2e:	b2db      	uxtb	r3, r3
 8006a30:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8006a32:	68fb      	ldr	r3, [r7, #12]
 8006a34:	681b      	ldr	r3, [r3, #0]
 8006a36:	695b      	ldr	r3, [r3, #20]
 8006a38:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006a3c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006a40:	bf0c      	ite	eq
 8006a42:	2301      	moveq	r3, #1
 8006a44:	2300      	movne	r3, #0
 8006a46:	b2db      	uxtb	r3, r3
 8006a48:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8006a4a:	e025      	b.n	8006a98 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8006a4c:	f7fd fe14 	bl	8004678 <HAL_GetTick>
 8006a50:	4602      	mov	r2, r0
 8006a52:	69fb      	ldr	r3, [r7, #28]
 8006a54:	1ad3      	subs	r3, r2, r3
 8006a56:	683a      	ldr	r2, [r7, #0]
 8006a58:	429a      	cmp	r2, r3
 8006a5a:	d302      	bcc.n	8006a62 <HAL_I2C_IsDeviceReady+0x13a>
 8006a5c:	683b      	ldr	r3, [r7, #0]
 8006a5e:	2b00      	cmp	r3, #0
 8006a60:	d103      	bne.n	8006a6a <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 8006a62:	68fb      	ldr	r3, [r7, #12]
 8006a64:	22a0      	movs	r2, #160	@ 0xa0
 8006a66:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8006a6a:	68fb      	ldr	r3, [r7, #12]
 8006a6c:	681b      	ldr	r3, [r3, #0]
 8006a6e:	695b      	ldr	r3, [r3, #20]
 8006a70:	f003 0302 	and.w	r3, r3, #2
 8006a74:	2b02      	cmp	r3, #2
 8006a76:	bf0c      	ite	eq
 8006a78:	2301      	moveq	r3, #1
 8006a7a:	2300      	movne	r3, #0
 8006a7c:	b2db      	uxtb	r3, r3
 8006a7e:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8006a80:	68fb      	ldr	r3, [r7, #12]
 8006a82:	681b      	ldr	r3, [r3, #0]
 8006a84:	695b      	ldr	r3, [r3, #20]
 8006a86:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006a8a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006a8e:	bf0c      	ite	eq
 8006a90:	2301      	moveq	r3, #1
 8006a92:	2300      	movne	r3, #0
 8006a94:	b2db      	uxtb	r3, r3
 8006a96:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8006a98:	68fb      	ldr	r3, [r7, #12]
 8006a9a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006a9e:	b2db      	uxtb	r3, r3
 8006aa0:	2ba0      	cmp	r3, #160	@ 0xa0
 8006aa2:	d005      	beq.n	8006ab0 <HAL_I2C_IsDeviceReady+0x188>
 8006aa4:	7dfb      	ldrb	r3, [r7, #23]
 8006aa6:	2b00      	cmp	r3, #0
 8006aa8:	d102      	bne.n	8006ab0 <HAL_I2C_IsDeviceReady+0x188>
 8006aaa:	7dbb      	ldrb	r3, [r7, #22]
 8006aac:	2b00      	cmp	r3, #0
 8006aae:	d0cd      	beq.n	8006a4c <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8006ab0:	68fb      	ldr	r3, [r7, #12]
 8006ab2:	2220      	movs	r2, #32
 8006ab4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8006ab8:	68fb      	ldr	r3, [r7, #12]
 8006aba:	681b      	ldr	r3, [r3, #0]
 8006abc:	695b      	ldr	r3, [r3, #20]
 8006abe:	f003 0302 	and.w	r3, r3, #2
 8006ac2:	2b02      	cmp	r3, #2
 8006ac4:	d129      	bne.n	8006b1a <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006ac6:	68fb      	ldr	r3, [r7, #12]
 8006ac8:	681b      	ldr	r3, [r3, #0]
 8006aca:	681a      	ldr	r2, [r3, #0]
 8006acc:	68fb      	ldr	r3, [r7, #12]
 8006ace:	681b      	ldr	r3, [r3, #0]
 8006ad0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006ad4:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006ad6:	2300      	movs	r3, #0
 8006ad8:	613b      	str	r3, [r7, #16]
 8006ada:	68fb      	ldr	r3, [r7, #12]
 8006adc:	681b      	ldr	r3, [r3, #0]
 8006ade:	695b      	ldr	r3, [r3, #20]
 8006ae0:	613b      	str	r3, [r7, #16]
 8006ae2:	68fb      	ldr	r3, [r7, #12]
 8006ae4:	681b      	ldr	r3, [r3, #0]
 8006ae6:	699b      	ldr	r3, [r3, #24]
 8006ae8:	613b      	str	r3, [r7, #16]
 8006aea:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8006aec:	69fb      	ldr	r3, [r7, #28]
 8006aee:	9300      	str	r3, [sp, #0]
 8006af0:	2319      	movs	r3, #25
 8006af2:	2201      	movs	r2, #1
 8006af4:	4921      	ldr	r1, [pc, #132]	@ (8006b7c <HAL_I2C_IsDeviceReady+0x254>)
 8006af6:	68f8      	ldr	r0, [r7, #12]
 8006af8:	f000 f9c2 	bl	8006e80 <I2C_WaitOnFlagUntilTimeout>
 8006afc:	4603      	mov	r3, r0
 8006afe:	2b00      	cmp	r3, #0
 8006b00:	d001      	beq.n	8006b06 <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 8006b02:	2301      	movs	r3, #1
 8006b04:	e036      	b.n	8006b74 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 8006b06:	68fb      	ldr	r3, [r7, #12]
 8006b08:	2220      	movs	r2, #32
 8006b0a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006b0e:	68fb      	ldr	r3, [r7, #12]
 8006b10:	2200      	movs	r2, #0
 8006b12:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_OK;
 8006b16:	2300      	movs	r3, #0
 8006b18:	e02c      	b.n	8006b74 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006b1a:	68fb      	ldr	r3, [r7, #12]
 8006b1c:	681b      	ldr	r3, [r3, #0]
 8006b1e:	681a      	ldr	r2, [r3, #0]
 8006b20:	68fb      	ldr	r3, [r7, #12]
 8006b22:	681b      	ldr	r3, [r3, #0]
 8006b24:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006b28:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006b2a:	68fb      	ldr	r3, [r7, #12]
 8006b2c:	681b      	ldr	r3, [r3, #0]
 8006b2e:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8006b32:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8006b34:	69fb      	ldr	r3, [r7, #28]
 8006b36:	9300      	str	r3, [sp, #0]
 8006b38:	2319      	movs	r3, #25
 8006b3a:	2201      	movs	r2, #1
 8006b3c:	490f      	ldr	r1, [pc, #60]	@ (8006b7c <HAL_I2C_IsDeviceReady+0x254>)
 8006b3e:	68f8      	ldr	r0, [r7, #12]
 8006b40:	f000 f99e 	bl	8006e80 <I2C_WaitOnFlagUntilTimeout>
 8006b44:	4603      	mov	r3, r0
 8006b46:	2b00      	cmp	r3, #0
 8006b48:	d001      	beq.n	8006b4e <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 8006b4a:	2301      	movs	r3, #1
 8006b4c:	e012      	b.n	8006b74 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 8006b4e:	69bb      	ldr	r3, [r7, #24]
 8006b50:	3301      	adds	r3, #1
 8006b52:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 8006b54:	69ba      	ldr	r2, [r7, #24]
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	429a      	cmp	r2, r3
 8006b5a:	f4ff af32 	bcc.w	80069c2 <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 8006b5e:	68fb      	ldr	r3, [r7, #12]
 8006b60:	2220      	movs	r2, #32
 8006b62:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006b66:	68fb      	ldr	r3, [r7, #12]
 8006b68:	2200      	movs	r2, #0
 8006b6a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8006b6e:	2301      	movs	r3, #1
 8006b70:	e000      	b.n	8006b74 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 8006b72:	2302      	movs	r3, #2
  }
}
 8006b74:	4618      	mov	r0, r3
 8006b76:	3720      	adds	r7, #32
 8006b78:	46bd      	mov	sp, r7
 8006b7a:	bd80      	pop	{r7, pc}
 8006b7c:	00100002 	.word	0x00100002
 8006b80:	ffff0000 	.word	0xffff0000

08006b84 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8006b84:	b580      	push	{r7, lr}
 8006b86:	b088      	sub	sp, #32
 8006b88:	af02      	add	r7, sp, #8
 8006b8a:	60f8      	str	r0, [r7, #12]
 8006b8c:	4608      	mov	r0, r1
 8006b8e:	4611      	mov	r1, r2
 8006b90:	461a      	mov	r2, r3
 8006b92:	4603      	mov	r3, r0
 8006b94:	817b      	strh	r3, [r7, #10]
 8006b96:	460b      	mov	r3, r1
 8006b98:	813b      	strh	r3, [r7, #8]
 8006b9a:	4613      	mov	r3, r2
 8006b9c:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006b9e:	68fb      	ldr	r3, [r7, #12]
 8006ba0:	681b      	ldr	r3, [r3, #0]
 8006ba2:	681a      	ldr	r2, [r3, #0]
 8006ba4:	68fb      	ldr	r3, [r7, #12]
 8006ba6:	681b      	ldr	r3, [r3, #0]
 8006ba8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006bac:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006bae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006bb0:	9300      	str	r3, [sp, #0]
 8006bb2:	6a3b      	ldr	r3, [r7, #32]
 8006bb4:	2200      	movs	r2, #0
 8006bb6:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8006bba:	68f8      	ldr	r0, [r7, #12]
 8006bbc:	f000 f960 	bl	8006e80 <I2C_WaitOnFlagUntilTimeout>
 8006bc0:	4603      	mov	r3, r0
 8006bc2:	2b00      	cmp	r3, #0
 8006bc4:	d00d      	beq.n	8006be2 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006bc6:	68fb      	ldr	r3, [r7, #12]
 8006bc8:	681b      	ldr	r3, [r3, #0]
 8006bca:	681b      	ldr	r3, [r3, #0]
 8006bcc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006bd0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006bd4:	d103      	bne.n	8006bde <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006bd6:	68fb      	ldr	r3, [r7, #12]
 8006bd8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006bdc:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8006bde:	2303      	movs	r3, #3
 8006be0:	e05f      	b.n	8006ca2 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8006be2:	897b      	ldrh	r3, [r7, #10]
 8006be4:	b2db      	uxtb	r3, r3
 8006be6:	461a      	mov	r2, r3
 8006be8:	68fb      	ldr	r3, [r7, #12]
 8006bea:	681b      	ldr	r3, [r3, #0]
 8006bec:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8006bf0:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006bf2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006bf4:	6a3a      	ldr	r2, [r7, #32]
 8006bf6:	492d      	ldr	r1, [pc, #180]	@ (8006cac <I2C_RequestMemoryWrite+0x128>)
 8006bf8:	68f8      	ldr	r0, [r7, #12]
 8006bfa:	f000 f9bb 	bl	8006f74 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006bfe:	4603      	mov	r3, r0
 8006c00:	2b00      	cmp	r3, #0
 8006c02:	d001      	beq.n	8006c08 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8006c04:	2301      	movs	r3, #1
 8006c06:	e04c      	b.n	8006ca2 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006c08:	2300      	movs	r3, #0
 8006c0a:	617b      	str	r3, [r7, #20]
 8006c0c:	68fb      	ldr	r3, [r7, #12]
 8006c0e:	681b      	ldr	r3, [r3, #0]
 8006c10:	695b      	ldr	r3, [r3, #20]
 8006c12:	617b      	str	r3, [r7, #20]
 8006c14:	68fb      	ldr	r3, [r7, #12]
 8006c16:	681b      	ldr	r3, [r3, #0]
 8006c18:	699b      	ldr	r3, [r3, #24]
 8006c1a:	617b      	str	r3, [r7, #20]
 8006c1c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006c1e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006c20:	6a39      	ldr	r1, [r7, #32]
 8006c22:	68f8      	ldr	r0, [r7, #12]
 8006c24:	f000 fa46 	bl	80070b4 <I2C_WaitOnTXEFlagUntilTimeout>
 8006c28:	4603      	mov	r3, r0
 8006c2a:	2b00      	cmp	r3, #0
 8006c2c:	d00d      	beq.n	8006c4a <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006c2e:	68fb      	ldr	r3, [r7, #12]
 8006c30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006c32:	2b04      	cmp	r3, #4
 8006c34:	d107      	bne.n	8006c46 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006c36:	68fb      	ldr	r3, [r7, #12]
 8006c38:	681b      	ldr	r3, [r3, #0]
 8006c3a:	681a      	ldr	r2, [r3, #0]
 8006c3c:	68fb      	ldr	r3, [r7, #12]
 8006c3e:	681b      	ldr	r3, [r3, #0]
 8006c40:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006c44:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8006c46:	2301      	movs	r3, #1
 8006c48:	e02b      	b.n	8006ca2 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8006c4a:	88fb      	ldrh	r3, [r7, #6]
 8006c4c:	2b01      	cmp	r3, #1
 8006c4e:	d105      	bne.n	8006c5c <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8006c50:	893b      	ldrh	r3, [r7, #8]
 8006c52:	b2da      	uxtb	r2, r3
 8006c54:	68fb      	ldr	r3, [r7, #12]
 8006c56:	681b      	ldr	r3, [r3, #0]
 8006c58:	611a      	str	r2, [r3, #16]
 8006c5a:	e021      	b.n	8006ca0 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8006c5c:	893b      	ldrh	r3, [r7, #8]
 8006c5e:	0a1b      	lsrs	r3, r3, #8
 8006c60:	b29b      	uxth	r3, r3
 8006c62:	b2da      	uxtb	r2, r3
 8006c64:	68fb      	ldr	r3, [r7, #12]
 8006c66:	681b      	ldr	r3, [r3, #0]
 8006c68:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006c6a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006c6c:	6a39      	ldr	r1, [r7, #32]
 8006c6e:	68f8      	ldr	r0, [r7, #12]
 8006c70:	f000 fa20 	bl	80070b4 <I2C_WaitOnTXEFlagUntilTimeout>
 8006c74:	4603      	mov	r3, r0
 8006c76:	2b00      	cmp	r3, #0
 8006c78:	d00d      	beq.n	8006c96 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006c7a:	68fb      	ldr	r3, [r7, #12]
 8006c7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006c7e:	2b04      	cmp	r3, #4
 8006c80:	d107      	bne.n	8006c92 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006c82:	68fb      	ldr	r3, [r7, #12]
 8006c84:	681b      	ldr	r3, [r3, #0]
 8006c86:	681a      	ldr	r2, [r3, #0]
 8006c88:	68fb      	ldr	r3, [r7, #12]
 8006c8a:	681b      	ldr	r3, [r3, #0]
 8006c8c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006c90:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8006c92:	2301      	movs	r3, #1
 8006c94:	e005      	b.n	8006ca2 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8006c96:	893b      	ldrh	r3, [r7, #8]
 8006c98:	b2da      	uxtb	r2, r3
 8006c9a:	68fb      	ldr	r3, [r7, #12]
 8006c9c:	681b      	ldr	r3, [r3, #0]
 8006c9e:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8006ca0:	2300      	movs	r3, #0
}
 8006ca2:	4618      	mov	r0, r3
 8006ca4:	3718      	adds	r7, #24
 8006ca6:	46bd      	mov	sp, r7
 8006ca8:	bd80      	pop	{r7, pc}
 8006caa:	bf00      	nop
 8006cac:	00010002 	.word	0x00010002

08006cb0 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8006cb0:	b580      	push	{r7, lr}
 8006cb2:	b088      	sub	sp, #32
 8006cb4:	af02      	add	r7, sp, #8
 8006cb6:	60f8      	str	r0, [r7, #12]
 8006cb8:	4608      	mov	r0, r1
 8006cba:	4611      	mov	r1, r2
 8006cbc:	461a      	mov	r2, r3
 8006cbe:	4603      	mov	r3, r0
 8006cc0:	817b      	strh	r3, [r7, #10]
 8006cc2:	460b      	mov	r3, r1
 8006cc4:	813b      	strh	r3, [r7, #8]
 8006cc6:	4613      	mov	r3, r2
 8006cc8:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006cca:	68fb      	ldr	r3, [r7, #12]
 8006ccc:	681b      	ldr	r3, [r3, #0]
 8006cce:	681a      	ldr	r2, [r3, #0]
 8006cd0:	68fb      	ldr	r3, [r7, #12]
 8006cd2:	681b      	ldr	r3, [r3, #0]
 8006cd4:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8006cd8:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006cda:	68fb      	ldr	r3, [r7, #12]
 8006cdc:	681b      	ldr	r3, [r3, #0]
 8006cde:	681a      	ldr	r2, [r3, #0]
 8006ce0:	68fb      	ldr	r3, [r7, #12]
 8006ce2:	681b      	ldr	r3, [r3, #0]
 8006ce4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006ce8:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006cea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006cec:	9300      	str	r3, [sp, #0]
 8006cee:	6a3b      	ldr	r3, [r7, #32]
 8006cf0:	2200      	movs	r2, #0
 8006cf2:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8006cf6:	68f8      	ldr	r0, [r7, #12]
 8006cf8:	f000 f8c2 	bl	8006e80 <I2C_WaitOnFlagUntilTimeout>
 8006cfc:	4603      	mov	r3, r0
 8006cfe:	2b00      	cmp	r3, #0
 8006d00:	d00d      	beq.n	8006d1e <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006d02:	68fb      	ldr	r3, [r7, #12]
 8006d04:	681b      	ldr	r3, [r3, #0]
 8006d06:	681b      	ldr	r3, [r3, #0]
 8006d08:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006d0c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006d10:	d103      	bne.n	8006d1a <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006d12:	68fb      	ldr	r3, [r7, #12]
 8006d14:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006d18:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8006d1a:	2303      	movs	r3, #3
 8006d1c:	e0aa      	b.n	8006e74 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8006d1e:	897b      	ldrh	r3, [r7, #10]
 8006d20:	b2db      	uxtb	r3, r3
 8006d22:	461a      	mov	r2, r3
 8006d24:	68fb      	ldr	r3, [r7, #12]
 8006d26:	681b      	ldr	r3, [r3, #0]
 8006d28:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8006d2c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006d2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d30:	6a3a      	ldr	r2, [r7, #32]
 8006d32:	4952      	ldr	r1, [pc, #328]	@ (8006e7c <I2C_RequestMemoryRead+0x1cc>)
 8006d34:	68f8      	ldr	r0, [r7, #12]
 8006d36:	f000 f91d 	bl	8006f74 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006d3a:	4603      	mov	r3, r0
 8006d3c:	2b00      	cmp	r3, #0
 8006d3e:	d001      	beq.n	8006d44 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8006d40:	2301      	movs	r3, #1
 8006d42:	e097      	b.n	8006e74 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006d44:	2300      	movs	r3, #0
 8006d46:	617b      	str	r3, [r7, #20]
 8006d48:	68fb      	ldr	r3, [r7, #12]
 8006d4a:	681b      	ldr	r3, [r3, #0]
 8006d4c:	695b      	ldr	r3, [r3, #20]
 8006d4e:	617b      	str	r3, [r7, #20]
 8006d50:	68fb      	ldr	r3, [r7, #12]
 8006d52:	681b      	ldr	r3, [r3, #0]
 8006d54:	699b      	ldr	r3, [r3, #24]
 8006d56:	617b      	str	r3, [r7, #20]
 8006d58:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006d5a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006d5c:	6a39      	ldr	r1, [r7, #32]
 8006d5e:	68f8      	ldr	r0, [r7, #12]
 8006d60:	f000 f9a8 	bl	80070b4 <I2C_WaitOnTXEFlagUntilTimeout>
 8006d64:	4603      	mov	r3, r0
 8006d66:	2b00      	cmp	r3, #0
 8006d68:	d00d      	beq.n	8006d86 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006d6a:	68fb      	ldr	r3, [r7, #12]
 8006d6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006d6e:	2b04      	cmp	r3, #4
 8006d70:	d107      	bne.n	8006d82 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006d72:	68fb      	ldr	r3, [r7, #12]
 8006d74:	681b      	ldr	r3, [r3, #0]
 8006d76:	681a      	ldr	r2, [r3, #0]
 8006d78:	68fb      	ldr	r3, [r7, #12]
 8006d7a:	681b      	ldr	r3, [r3, #0]
 8006d7c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006d80:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8006d82:	2301      	movs	r3, #1
 8006d84:	e076      	b.n	8006e74 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8006d86:	88fb      	ldrh	r3, [r7, #6]
 8006d88:	2b01      	cmp	r3, #1
 8006d8a:	d105      	bne.n	8006d98 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8006d8c:	893b      	ldrh	r3, [r7, #8]
 8006d8e:	b2da      	uxtb	r2, r3
 8006d90:	68fb      	ldr	r3, [r7, #12]
 8006d92:	681b      	ldr	r3, [r3, #0]
 8006d94:	611a      	str	r2, [r3, #16]
 8006d96:	e021      	b.n	8006ddc <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8006d98:	893b      	ldrh	r3, [r7, #8]
 8006d9a:	0a1b      	lsrs	r3, r3, #8
 8006d9c:	b29b      	uxth	r3, r3
 8006d9e:	b2da      	uxtb	r2, r3
 8006da0:	68fb      	ldr	r3, [r7, #12]
 8006da2:	681b      	ldr	r3, [r3, #0]
 8006da4:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006da6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006da8:	6a39      	ldr	r1, [r7, #32]
 8006daa:	68f8      	ldr	r0, [r7, #12]
 8006dac:	f000 f982 	bl	80070b4 <I2C_WaitOnTXEFlagUntilTimeout>
 8006db0:	4603      	mov	r3, r0
 8006db2:	2b00      	cmp	r3, #0
 8006db4:	d00d      	beq.n	8006dd2 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006db6:	68fb      	ldr	r3, [r7, #12]
 8006db8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006dba:	2b04      	cmp	r3, #4
 8006dbc:	d107      	bne.n	8006dce <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006dbe:	68fb      	ldr	r3, [r7, #12]
 8006dc0:	681b      	ldr	r3, [r3, #0]
 8006dc2:	681a      	ldr	r2, [r3, #0]
 8006dc4:	68fb      	ldr	r3, [r7, #12]
 8006dc6:	681b      	ldr	r3, [r3, #0]
 8006dc8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006dcc:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8006dce:	2301      	movs	r3, #1
 8006dd0:	e050      	b.n	8006e74 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8006dd2:	893b      	ldrh	r3, [r7, #8]
 8006dd4:	b2da      	uxtb	r2, r3
 8006dd6:	68fb      	ldr	r3, [r7, #12]
 8006dd8:	681b      	ldr	r3, [r3, #0]
 8006dda:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006ddc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006dde:	6a39      	ldr	r1, [r7, #32]
 8006de0:	68f8      	ldr	r0, [r7, #12]
 8006de2:	f000 f967 	bl	80070b4 <I2C_WaitOnTXEFlagUntilTimeout>
 8006de6:	4603      	mov	r3, r0
 8006de8:	2b00      	cmp	r3, #0
 8006dea:	d00d      	beq.n	8006e08 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006dec:	68fb      	ldr	r3, [r7, #12]
 8006dee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006df0:	2b04      	cmp	r3, #4
 8006df2:	d107      	bne.n	8006e04 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006df4:	68fb      	ldr	r3, [r7, #12]
 8006df6:	681b      	ldr	r3, [r3, #0]
 8006df8:	681a      	ldr	r2, [r3, #0]
 8006dfa:	68fb      	ldr	r3, [r7, #12]
 8006dfc:	681b      	ldr	r3, [r3, #0]
 8006dfe:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006e02:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8006e04:	2301      	movs	r3, #1
 8006e06:	e035      	b.n	8006e74 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006e08:	68fb      	ldr	r3, [r7, #12]
 8006e0a:	681b      	ldr	r3, [r3, #0]
 8006e0c:	681a      	ldr	r2, [r3, #0]
 8006e0e:	68fb      	ldr	r3, [r7, #12]
 8006e10:	681b      	ldr	r3, [r3, #0]
 8006e12:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006e16:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006e18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e1a:	9300      	str	r3, [sp, #0]
 8006e1c:	6a3b      	ldr	r3, [r7, #32]
 8006e1e:	2200      	movs	r2, #0
 8006e20:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8006e24:	68f8      	ldr	r0, [r7, #12]
 8006e26:	f000 f82b 	bl	8006e80 <I2C_WaitOnFlagUntilTimeout>
 8006e2a:	4603      	mov	r3, r0
 8006e2c:	2b00      	cmp	r3, #0
 8006e2e:	d00d      	beq.n	8006e4c <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006e30:	68fb      	ldr	r3, [r7, #12]
 8006e32:	681b      	ldr	r3, [r3, #0]
 8006e34:	681b      	ldr	r3, [r3, #0]
 8006e36:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006e3a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006e3e:	d103      	bne.n	8006e48 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006e40:	68fb      	ldr	r3, [r7, #12]
 8006e42:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006e46:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8006e48:	2303      	movs	r3, #3
 8006e4a:	e013      	b.n	8006e74 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8006e4c:	897b      	ldrh	r3, [r7, #10]
 8006e4e:	b2db      	uxtb	r3, r3
 8006e50:	f043 0301 	orr.w	r3, r3, #1
 8006e54:	b2da      	uxtb	r2, r3
 8006e56:	68fb      	ldr	r3, [r7, #12]
 8006e58:	681b      	ldr	r3, [r3, #0]
 8006e5a:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006e5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e5e:	6a3a      	ldr	r2, [r7, #32]
 8006e60:	4906      	ldr	r1, [pc, #24]	@ (8006e7c <I2C_RequestMemoryRead+0x1cc>)
 8006e62:	68f8      	ldr	r0, [r7, #12]
 8006e64:	f000 f886 	bl	8006f74 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006e68:	4603      	mov	r3, r0
 8006e6a:	2b00      	cmp	r3, #0
 8006e6c:	d001      	beq.n	8006e72 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8006e6e:	2301      	movs	r3, #1
 8006e70:	e000      	b.n	8006e74 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8006e72:	2300      	movs	r3, #0
}
 8006e74:	4618      	mov	r0, r3
 8006e76:	3718      	adds	r7, #24
 8006e78:	46bd      	mov	sp, r7
 8006e7a:	bd80      	pop	{r7, pc}
 8006e7c:	00010002 	.word	0x00010002

08006e80 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8006e80:	b580      	push	{r7, lr}
 8006e82:	b084      	sub	sp, #16
 8006e84:	af00      	add	r7, sp, #0
 8006e86:	60f8      	str	r0, [r7, #12]
 8006e88:	60b9      	str	r1, [r7, #8]
 8006e8a:	603b      	str	r3, [r7, #0]
 8006e8c:	4613      	mov	r3, r2
 8006e8e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006e90:	e048      	b.n	8006f24 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006e92:	683b      	ldr	r3, [r7, #0]
 8006e94:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006e98:	d044      	beq.n	8006f24 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006e9a:	f7fd fbed 	bl	8004678 <HAL_GetTick>
 8006e9e:	4602      	mov	r2, r0
 8006ea0:	69bb      	ldr	r3, [r7, #24]
 8006ea2:	1ad3      	subs	r3, r2, r3
 8006ea4:	683a      	ldr	r2, [r7, #0]
 8006ea6:	429a      	cmp	r2, r3
 8006ea8:	d302      	bcc.n	8006eb0 <I2C_WaitOnFlagUntilTimeout+0x30>
 8006eaa:	683b      	ldr	r3, [r7, #0]
 8006eac:	2b00      	cmp	r3, #0
 8006eae:	d139      	bne.n	8006f24 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8006eb0:	68bb      	ldr	r3, [r7, #8]
 8006eb2:	0c1b      	lsrs	r3, r3, #16
 8006eb4:	b2db      	uxtb	r3, r3
 8006eb6:	2b01      	cmp	r3, #1
 8006eb8:	d10d      	bne.n	8006ed6 <I2C_WaitOnFlagUntilTimeout+0x56>
 8006eba:	68fb      	ldr	r3, [r7, #12]
 8006ebc:	681b      	ldr	r3, [r3, #0]
 8006ebe:	695b      	ldr	r3, [r3, #20]
 8006ec0:	43da      	mvns	r2, r3
 8006ec2:	68bb      	ldr	r3, [r7, #8]
 8006ec4:	4013      	ands	r3, r2
 8006ec6:	b29b      	uxth	r3, r3
 8006ec8:	2b00      	cmp	r3, #0
 8006eca:	bf0c      	ite	eq
 8006ecc:	2301      	moveq	r3, #1
 8006ece:	2300      	movne	r3, #0
 8006ed0:	b2db      	uxtb	r3, r3
 8006ed2:	461a      	mov	r2, r3
 8006ed4:	e00c      	b.n	8006ef0 <I2C_WaitOnFlagUntilTimeout+0x70>
 8006ed6:	68fb      	ldr	r3, [r7, #12]
 8006ed8:	681b      	ldr	r3, [r3, #0]
 8006eda:	699b      	ldr	r3, [r3, #24]
 8006edc:	43da      	mvns	r2, r3
 8006ede:	68bb      	ldr	r3, [r7, #8]
 8006ee0:	4013      	ands	r3, r2
 8006ee2:	b29b      	uxth	r3, r3
 8006ee4:	2b00      	cmp	r3, #0
 8006ee6:	bf0c      	ite	eq
 8006ee8:	2301      	moveq	r3, #1
 8006eea:	2300      	movne	r3, #0
 8006eec:	b2db      	uxtb	r3, r3
 8006eee:	461a      	mov	r2, r3
 8006ef0:	79fb      	ldrb	r3, [r7, #7]
 8006ef2:	429a      	cmp	r2, r3
 8006ef4:	d116      	bne.n	8006f24 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8006ef6:	68fb      	ldr	r3, [r7, #12]
 8006ef8:	2200      	movs	r2, #0
 8006efa:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8006efc:	68fb      	ldr	r3, [r7, #12]
 8006efe:	2220      	movs	r2, #32
 8006f00:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8006f04:	68fb      	ldr	r3, [r7, #12]
 8006f06:	2200      	movs	r2, #0
 8006f08:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8006f0c:	68fb      	ldr	r3, [r7, #12]
 8006f0e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006f10:	f043 0220 	orr.w	r2, r3, #32
 8006f14:	68fb      	ldr	r3, [r7, #12]
 8006f16:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006f18:	68fb      	ldr	r3, [r7, #12]
 8006f1a:	2200      	movs	r2, #0
 8006f1c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8006f20:	2301      	movs	r3, #1
 8006f22:	e023      	b.n	8006f6c <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006f24:	68bb      	ldr	r3, [r7, #8]
 8006f26:	0c1b      	lsrs	r3, r3, #16
 8006f28:	b2db      	uxtb	r3, r3
 8006f2a:	2b01      	cmp	r3, #1
 8006f2c:	d10d      	bne.n	8006f4a <I2C_WaitOnFlagUntilTimeout+0xca>
 8006f2e:	68fb      	ldr	r3, [r7, #12]
 8006f30:	681b      	ldr	r3, [r3, #0]
 8006f32:	695b      	ldr	r3, [r3, #20]
 8006f34:	43da      	mvns	r2, r3
 8006f36:	68bb      	ldr	r3, [r7, #8]
 8006f38:	4013      	ands	r3, r2
 8006f3a:	b29b      	uxth	r3, r3
 8006f3c:	2b00      	cmp	r3, #0
 8006f3e:	bf0c      	ite	eq
 8006f40:	2301      	moveq	r3, #1
 8006f42:	2300      	movne	r3, #0
 8006f44:	b2db      	uxtb	r3, r3
 8006f46:	461a      	mov	r2, r3
 8006f48:	e00c      	b.n	8006f64 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8006f4a:	68fb      	ldr	r3, [r7, #12]
 8006f4c:	681b      	ldr	r3, [r3, #0]
 8006f4e:	699b      	ldr	r3, [r3, #24]
 8006f50:	43da      	mvns	r2, r3
 8006f52:	68bb      	ldr	r3, [r7, #8]
 8006f54:	4013      	ands	r3, r2
 8006f56:	b29b      	uxth	r3, r3
 8006f58:	2b00      	cmp	r3, #0
 8006f5a:	bf0c      	ite	eq
 8006f5c:	2301      	moveq	r3, #1
 8006f5e:	2300      	movne	r3, #0
 8006f60:	b2db      	uxtb	r3, r3
 8006f62:	461a      	mov	r2, r3
 8006f64:	79fb      	ldrb	r3, [r7, #7]
 8006f66:	429a      	cmp	r2, r3
 8006f68:	d093      	beq.n	8006e92 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006f6a:	2300      	movs	r3, #0
}
 8006f6c:	4618      	mov	r0, r3
 8006f6e:	3710      	adds	r7, #16
 8006f70:	46bd      	mov	sp, r7
 8006f72:	bd80      	pop	{r7, pc}

08006f74 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8006f74:	b580      	push	{r7, lr}
 8006f76:	b084      	sub	sp, #16
 8006f78:	af00      	add	r7, sp, #0
 8006f7a:	60f8      	str	r0, [r7, #12]
 8006f7c:	60b9      	str	r1, [r7, #8]
 8006f7e:	607a      	str	r2, [r7, #4]
 8006f80:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8006f82:	e071      	b.n	8007068 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8006f84:	68fb      	ldr	r3, [r7, #12]
 8006f86:	681b      	ldr	r3, [r3, #0]
 8006f88:	695b      	ldr	r3, [r3, #20]
 8006f8a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006f8e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006f92:	d123      	bne.n	8006fdc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006f94:	68fb      	ldr	r3, [r7, #12]
 8006f96:	681b      	ldr	r3, [r3, #0]
 8006f98:	681a      	ldr	r2, [r3, #0]
 8006f9a:	68fb      	ldr	r3, [r7, #12]
 8006f9c:	681b      	ldr	r3, [r3, #0]
 8006f9e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006fa2:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006fa4:	68fb      	ldr	r3, [r7, #12]
 8006fa6:	681b      	ldr	r3, [r3, #0]
 8006fa8:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8006fac:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8006fae:	68fb      	ldr	r3, [r7, #12]
 8006fb0:	2200      	movs	r2, #0
 8006fb2:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8006fb4:	68fb      	ldr	r3, [r7, #12]
 8006fb6:	2220      	movs	r2, #32
 8006fb8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006fbc:	68fb      	ldr	r3, [r7, #12]
 8006fbe:	2200      	movs	r2, #0
 8006fc0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8006fc4:	68fb      	ldr	r3, [r7, #12]
 8006fc6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006fc8:	f043 0204 	orr.w	r2, r3, #4
 8006fcc:	68fb      	ldr	r3, [r7, #12]
 8006fce:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006fd0:	68fb      	ldr	r3, [r7, #12]
 8006fd2:	2200      	movs	r2, #0
 8006fd4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8006fd8:	2301      	movs	r3, #1
 8006fda:	e067      	b.n	80070ac <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006fe2:	d041      	beq.n	8007068 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006fe4:	f7fd fb48 	bl	8004678 <HAL_GetTick>
 8006fe8:	4602      	mov	r2, r0
 8006fea:	683b      	ldr	r3, [r7, #0]
 8006fec:	1ad3      	subs	r3, r2, r3
 8006fee:	687a      	ldr	r2, [r7, #4]
 8006ff0:	429a      	cmp	r2, r3
 8006ff2:	d302      	bcc.n	8006ffa <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	2b00      	cmp	r3, #0
 8006ff8:	d136      	bne.n	8007068 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8006ffa:	68bb      	ldr	r3, [r7, #8]
 8006ffc:	0c1b      	lsrs	r3, r3, #16
 8006ffe:	b2db      	uxtb	r3, r3
 8007000:	2b01      	cmp	r3, #1
 8007002:	d10c      	bne.n	800701e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8007004:	68fb      	ldr	r3, [r7, #12]
 8007006:	681b      	ldr	r3, [r3, #0]
 8007008:	695b      	ldr	r3, [r3, #20]
 800700a:	43da      	mvns	r2, r3
 800700c:	68bb      	ldr	r3, [r7, #8]
 800700e:	4013      	ands	r3, r2
 8007010:	b29b      	uxth	r3, r3
 8007012:	2b00      	cmp	r3, #0
 8007014:	bf14      	ite	ne
 8007016:	2301      	movne	r3, #1
 8007018:	2300      	moveq	r3, #0
 800701a:	b2db      	uxtb	r3, r3
 800701c:	e00b      	b.n	8007036 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 800701e:	68fb      	ldr	r3, [r7, #12]
 8007020:	681b      	ldr	r3, [r3, #0]
 8007022:	699b      	ldr	r3, [r3, #24]
 8007024:	43da      	mvns	r2, r3
 8007026:	68bb      	ldr	r3, [r7, #8]
 8007028:	4013      	ands	r3, r2
 800702a:	b29b      	uxth	r3, r3
 800702c:	2b00      	cmp	r3, #0
 800702e:	bf14      	ite	ne
 8007030:	2301      	movne	r3, #1
 8007032:	2300      	moveq	r3, #0
 8007034:	b2db      	uxtb	r3, r3
 8007036:	2b00      	cmp	r3, #0
 8007038:	d016      	beq.n	8007068 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800703a:	68fb      	ldr	r3, [r7, #12]
 800703c:	2200      	movs	r2, #0
 800703e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8007040:	68fb      	ldr	r3, [r7, #12]
 8007042:	2220      	movs	r2, #32
 8007044:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007048:	68fb      	ldr	r3, [r7, #12]
 800704a:	2200      	movs	r2, #0
 800704c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007050:	68fb      	ldr	r3, [r7, #12]
 8007052:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007054:	f043 0220 	orr.w	r2, r3, #32
 8007058:	68fb      	ldr	r3, [r7, #12]
 800705a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800705c:	68fb      	ldr	r3, [r7, #12]
 800705e:	2200      	movs	r2, #0
 8007060:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8007064:	2301      	movs	r3, #1
 8007066:	e021      	b.n	80070ac <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8007068:	68bb      	ldr	r3, [r7, #8]
 800706a:	0c1b      	lsrs	r3, r3, #16
 800706c:	b2db      	uxtb	r3, r3
 800706e:	2b01      	cmp	r3, #1
 8007070:	d10c      	bne.n	800708c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8007072:	68fb      	ldr	r3, [r7, #12]
 8007074:	681b      	ldr	r3, [r3, #0]
 8007076:	695b      	ldr	r3, [r3, #20]
 8007078:	43da      	mvns	r2, r3
 800707a:	68bb      	ldr	r3, [r7, #8]
 800707c:	4013      	ands	r3, r2
 800707e:	b29b      	uxth	r3, r3
 8007080:	2b00      	cmp	r3, #0
 8007082:	bf14      	ite	ne
 8007084:	2301      	movne	r3, #1
 8007086:	2300      	moveq	r3, #0
 8007088:	b2db      	uxtb	r3, r3
 800708a:	e00b      	b.n	80070a4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 800708c:	68fb      	ldr	r3, [r7, #12]
 800708e:	681b      	ldr	r3, [r3, #0]
 8007090:	699b      	ldr	r3, [r3, #24]
 8007092:	43da      	mvns	r2, r3
 8007094:	68bb      	ldr	r3, [r7, #8]
 8007096:	4013      	ands	r3, r2
 8007098:	b29b      	uxth	r3, r3
 800709a:	2b00      	cmp	r3, #0
 800709c:	bf14      	ite	ne
 800709e:	2301      	movne	r3, #1
 80070a0:	2300      	moveq	r3, #0
 80070a2:	b2db      	uxtb	r3, r3
 80070a4:	2b00      	cmp	r3, #0
 80070a6:	f47f af6d 	bne.w	8006f84 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 80070aa:	2300      	movs	r3, #0
}
 80070ac:	4618      	mov	r0, r3
 80070ae:	3710      	adds	r7, #16
 80070b0:	46bd      	mov	sp, r7
 80070b2:	bd80      	pop	{r7, pc}

080070b4 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80070b4:	b580      	push	{r7, lr}
 80070b6:	b084      	sub	sp, #16
 80070b8:	af00      	add	r7, sp, #0
 80070ba:	60f8      	str	r0, [r7, #12]
 80070bc:	60b9      	str	r1, [r7, #8]
 80070be:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80070c0:	e034      	b.n	800712c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80070c2:	68f8      	ldr	r0, [r7, #12]
 80070c4:	f000 f8e3 	bl	800728e <I2C_IsAcknowledgeFailed>
 80070c8:	4603      	mov	r3, r0
 80070ca:	2b00      	cmp	r3, #0
 80070cc:	d001      	beq.n	80070d2 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80070ce:	2301      	movs	r3, #1
 80070d0:	e034      	b.n	800713c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80070d2:	68bb      	ldr	r3, [r7, #8]
 80070d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80070d8:	d028      	beq.n	800712c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80070da:	f7fd facd 	bl	8004678 <HAL_GetTick>
 80070de:	4602      	mov	r2, r0
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	1ad3      	subs	r3, r2, r3
 80070e4:	68ba      	ldr	r2, [r7, #8]
 80070e6:	429a      	cmp	r2, r3
 80070e8:	d302      	bcc.n	80070f0 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80070ea:	68bb      	ldr	r3, [r7, #8]
 80070ec:	2b00      	cmp	r3, #0
 80070ee:	d11d      	bne.n	800712c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 80070f0:	68fb      	ldr	r3, [r7, #12]
 80070f2:	681b      	ldr	r3, [r3, #0]
 80070f4:	695b      	ldr	r3, [r3, #20]
 80070f6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80070fa:	2b80      	cmp	r3, #128	@ 0x80
 80070fc:	d016      	beq.n	800712c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80070fe:	68fb      	ldr	r3, [r7, #12]
 8007100:	2200      	movs	r2, #0
 8007102:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8007104:	68fb      	ldr	r3, [r7, #12]
 8007106:	2220      	movs	r2, #32
 8007108:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800710c:	68fb      	ldr	r3, [r7, #12]
 800710e:	2200      	movs	r2, #0
 8007110:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007114:	68fb      	ldr	r3, [r7, #12]
 8007116:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007118:	f043 0220 	orr.w	r2, r3, #32
 800711c:	68fb      	ldr	r3, [r7, #12]
 800711e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8007120:	68fb      	ldr	r3, [r7, #12]
 8007122:	2200      	movs	r2, #0
 8007124:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8007128:	2301      	movs	r3, #1
 800712a:	e007      	b.n	800713c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800712c:	68fb      	ldr	r3, [r7, #12]
 800712e:	681b      	ldr	r3, [r3, #0]
 8007130:	695b      	ldr	r3, [r3, #20]
 8007132:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007136:	2b80      	cmp	r3, #128	@ 0x80
 8007138:	d1c3      	bne.n	80070c2 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800713a:	2300      	movs	r3, #0
}
 800713c:	4618      	mov	r0, r3
 800713e:	3710      	adds	r7, #16
 8007140:	46bd      	mov	sp, r7
 8007142:	bd80      	pop	{r7, pc}

08007144 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007144:	b580      	push	{r7, lr}
 8007146:	b084      	sub	sp, #16
 8007148:	af00      	add	r7, sp, #0
 800714a:	60f8      	str	r0, [r7, #12]
 800714c:	60b9      	str	r1, [r7, #8]
 800714e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8007150:	e034      	b.n	80071bc <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8007152:	68f8      	ldr	r0, [r7, #12]
 8007154:	f000 f89b 	bl	800728e <I2C_IsAcknowledgeFailed>
 8007158:	4603      	mov	r3, r0
 800715a:	2b00      	cmp	r3, #0
 800715c:	d001      	beq.n	8007162 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800715e:	2301      	movs	r3, #1
 8007160:	e034      	b.n	80071cc <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007162:	68bb      	ldr	r3, [r7, #8]
 8007164:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007168:	d028      	beq.n	80071bc <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800716a:	f7fd fa85 	bl	8004678 <HAL_GetTick>
 800716e:	4602      	mov	r2, r0
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	1ad3      	subs	r3, r2, r3
 8007174:	68ba      	ldr	r2, [r7, #8]
 8007176:	429a      	cmp	r2, r3
 8007178:	d302      	bcc.n	8007180 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800717a:	68bb      	ldr	r3, [r7, #8]
 800717c:	2b00      	cmp	r3, #0
 800717e:	d11d      	bne.n	80071bc <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8007180:	68fb      	ldr	r3, [r7, #12]
 8007182:	681b      	ldr	r3, [r3, #0]
 8007184:	695b      	ldr	r3, [r3, #20]
 8007186:	f003 0304 	and.w	r3, r3, #4
 800718a:	2b04      	cmp	r3, #4
 800718c:	d016      	beq.n	80071bc <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800718e:	68fb      	ldr	r3, [r7, #12]
 8007190:	2200      	movs	r2, #0
 8007192:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8007194:	68fb      	ldr	r3, [r7, #12]
 8007196:	2220      	movs	r2, #32
 8007198:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800719c:	68fb      	ldr	r3, [r7, #12]
 800719e:	2200      	movs	r2, #0
 80071a0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80071a4:	68fb      	ldr	r3, [r7, #12]
 80071a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80071a8:	f043 0220 	orr.w	r2, r3, #32
 80071ac:	68fb      	ldr	r3, [r7, #12]
 80071ae:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80071b0:	68fb      	ldr	r3, [r7, #12]
 80071b2:	2200      	movs	r2, #0
 80071b4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80071b8:	2301      	movs	r3, #1
 80071ba:	e007      	b.n	80071cc <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80071bc:	68fb      	ldr	r3, [r7, #12]
 80071be:	681b      	ldr	r3, [r3, #0]
 80071c0:	695b      	ldr	r3, [r3, #20]
 80071c2:	f003 0304 	and.w	r3, r3, #4
 80071c6:	2b04      	cmp	r3, #4
 80071c8:	d1c3      	bne.n	8007152 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80071ca:	2300      	movs	r3, #0
}
 80071cc:	4618      	mov	r0, r3
 80071ce:	3710      	adds	r7, #16
 80071d0:	46bd      	mov	sp, r7
 80071d2:	bd80      	pop	{r7, pc}

080071d4 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80071d4:	b580      	push	{r7, lr}
 80071d6:	b084      	sub	sp, #16
 80071d8:	af00      	add	r7, sp, #0
 80071da:	60f8      	str	r0, [r7, #12]
 80071dc:	60b9      	str	r1, [r7, #8]
 80071de:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80071e0:	e049      	b.n	8007276 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80071e2:	68fb      	ldr	r3, [r7, #12]
 80071e4:	681b      	ldr	r3, [r3, #0]
 80071e6:	695b      	ldr	r3, [r3, #20]
 80071e8:	f003 0310 	and.w	r3, r3, #16
 80071ec:	2b10      	cmp	r3, #16
 80071ee:	d119      	bne.n	8007224 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80071f0:	68fb      	ldr	r3, [r7, #12]
 80071f2:	681b      	ldr	r3, [r3, #0]
 80071f4:	f06f 0210 	mvn.w	r2, #16
 80071f8:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80071fa:	68fb      	ldr	r3, [r7, #12]
 80071fc:	2200      	movs	r2, #0
 80071fe:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8007200:	68fb      	ldr	r3, [r7, #12]
 8007202:	2220      	movs	r2, #32
 8007204:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007208:	68fb      	ldr	r3, [r7, #12]
 800720a:	2200      	movs	r2, #0
 800720c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8007210:	68fb      	ldr	r3, [r7, #12]
 8007212:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007214:	68fb      	ldr	r3, [r7, #12]
 8007216:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007218:	68fb      	ldr	r3, [r7, #12]
 800721a:	2200      	movs	r2, #0
 800721c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8007220:	2301      	movs	r3, #1
 8007222:	e030      	b.n	8007286 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007224:	f7fd fa28 	bl	8004678 <HAL_GetTick>
 8007228:	4602      	mov	r2, r0
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	1ad3      	subs	r3, r2, r3
 800722e:	68ba      	ldr	r2, [r7, #8]
 8007230:	429a      	cmp	r2, r3
 8007232:	d302      	bcc.n	800723a <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8007234:	68bb      	ldr	r3, [r7, #8]
 8007236:	2b00      	cmp	r3, #0
 8007238:	d11d      	bne.n	8007276 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 800723a:	68fb      	ldr	r3, [r7, #12]
 800723c:	681b      	ldr	r3, [r3, #0]
 800723e:	695b      	ldr	r3, [r3, #20]
 8007240:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007244:	2b40      	cmp	r3, #64	@ 0x40
 8007246:	d016      	beq.n	8007276 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8007248:	68fb      	ldr	r3, [r7, #12]
 800724a:	2200      	movs	r2, #0
 800724c:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800724e:	68fb      	ldr	r3, [r7, #12]
 8007250:	2220      	movs	r2, #32
 8007252:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007256:	68fb      	ldr	r3, [r7, #12]
 8007258:	2200      	movs	r2, #0
 800725a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800725e:	68fb      	ldr	r3, [r7, #12]
 8007260:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007262:	f043 0220 	orr.w	r2, r3, #32
 8007266:	68fb      	ldr	r3, [r7, #12]
 8007268:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800726a:	68fb      	ldr	r3, [r7, #12]
 800726c:	2200      	movs	r2, #0
 800726e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8007272:	2301      	movs	r3, #1
 8007274:	e007      	b.n	8007286 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8007276:	68fb      	ldr	r3, [r7, #12]
 8007278:	681b      	ldr	r3, [r3, #0]
 800727a:	695b      	ldr	r3, [r3, #20]
 800727c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007280:	2b40      	cmp	r3, #64	@ 0x40
 8007282:	d1ae      	bne.n	80071e2 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8007284:	2300      	movs	r3, #0
}
 8007286:	4618      	mov	r0, r3
 8007288:	3710      	adds	r7, #16
 800728a:	46bd      	mov	sp, r7
 800728c:	bd80      	pop	{r7, pc}

0800728e <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800728e:	b480      	push	{r7}
 8007290:	b083      	sub	sp, #12
 8007292:	af00      	add	r7, sp, #0
 8007294:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	681b      	ldr	r3, [r3, #0]
 800729a:	695b      	ldr	r3, [r3, #20]
 800729c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80072a0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80072a4:	d11b      	bne.n	80072de <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	681b      	ldr	r3, [r3, #0]
 80072aa:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80072ae:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	2200      	movs	r2, #0
 80072b4:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	2220      	movs	r2, #32
 80072ba:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80072be:	687b      	ldr	r3, [r7, #4]
 80072c0:	2200      	movs	r2, #0
 80072c2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80072ca:	f043 0204 	orr.w	r2, r3, #4
 80072ce:	687b      	ldr	r3, [r7, #4]
 80072d0:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	2200      	movs	r2, #0
 80072d6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80072da:	2301      	movs	r3, #1
 80072dc:	e000      	b.n	80072e0 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80072de:	2300      	movs	r3, #0
}
 80072e0:	4618      	mov	r0, r3
 80072e2:	370c      	adds	r7, #12
 80072e4:	46bd      	mov	sp, r7
 80072e6:	bc80      	pop	{r7}
 80072e8:	4770      	bx	lr
	...

080072ec <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80072ec:	b580      	push	{r7, lr}
 80072ee:	b08a      	sub	sp, #40	@ 0x28
 80072f0:	af00      	add	r7, sp, #0
 80072f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	2b00      	cmp	r3, #0
 80072f8:	d101      	bne.n	80072fe <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80072fa:	2301      	movs	r3, #1
 80072fc:	e23b      	b.n	8007776 <HAL_RCC_OscConfig+0x48a>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	681b      	ldr	r3, [r3, #0]
 8007302:	f003 0301 	and.w	r3, r3, #1
 8007306:	2b00      	cmp	r3, #0
 8007308:	d050      	beq.n	80073ac <HAL_RCC_OscConfig+0xc0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800730a:	4b9e      	ldr	r3, [pc, #632]	@ (8007584 <HAL_RCC_OscConfig+0x298>)
 800730c:	689b      	ldr	r3, [r3, #8]
 800730e:	f003 030c 	and.w	r3, r3, #12
 8007312:	2b04      	cmp	r3, #4
 8007314:	d00c      	beq.n	8007330 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8007316:	4b9b      	ldr	r3, [pc, #620]	@ (8007584 <HAL_RCC_OscConfig+0x298>)
 8007318:	689b      	ldr	r3, [r3, #8]
 800731a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800731e:	2b08      	cmp	r3, #8
 8007320:	d112      	bne.n	8007348 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8007322:	4b98      	ldr	r3, [pc, #608]	@ (8007584 <HAL_RCC_OscConfig+0x298>)
 8007324:	685b      	ldr	r3, [r3, #4]
 8007326:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800732a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800732e:	d10b      	bne.n	8007348 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007330:	4b94      	ldr	r3, [pc, #592]	@ (8007584 <HAL_RCC_OscConfig+0x298>)
 8007332:	681b      	ldr	r3, [r3, #0]
 8007334:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007338:	2b00      	cmp	r3, #0
 800733a:	d036      	beq.n	80073aa <HAL_RCC_OscConfig+0xbe>
 800733c:	687b      	ldr	r3, [r7, #4]
 800733e:	685b      	ldr	r3, [r3, #4]
 8007340:	2b00      	cmp	r3, #0
 8007342:	d132      	bne.n	80073aa <HAL_RCC_OscConfig+0xbe>
      {
        return HAL_ERROR;
 8007344:	2301      	movs	r3, #1
 8007346:	e216      	b.n	8007776 <HAL_RCC_OscConfig+0x48a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	685a      	ldr	r2, [r3, #4]
 800734c:	4b8e      	ldr	r3, [pc, #568]	@ (8007588 <HAL_RCC_OscConfig+0x29c>)
 800734e:	b2d2      	uxtb	r2, r2
 8007350:	701a      	strb	r2, [r3, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8007352:	687b      	ldr	r3, [r7, #4]
 8007354:	685b      	ldr	r3, [r3, #4]
 8007356:	2b00      	cmp	r3, #0
 8007358:	d013      	beq.n	8007382 <HAL_RCC_OscConfig+0x96>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800735a:	f7fd f98d 	bl	8004678 <HAL_GetTick>
 800735e:	6238      	str	r0, [r7, #32]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007360:	e008      	b.n	8007374 <HAL_RCC_OscConfig+0x88>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8007362:	f7fd f989 	bl	8004678 <HAL_GetTick>
 8007366:	4602      	mov	r2, r0
 8007368:	6a3b      	ldr	r3, [r7, #32]
 800736a:	1ad3      	subs	r3, r2, r3
 800736c:	2b64      	cmp	r3, #100	@ 0x64
 800736e:	d901      	bls.n	8007374 <HAL_RCC_OscConfig+0x88>
          {
            return HAL_TIMEOUT;
 8007370:	2303      	movs	r3, #3
 8007372:	e200      	b.n	8007776 <HAL_RCC_OscConfig+0x48a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007374:	4b83      	ldr	r3, [pc, #524]	@ (8007584 <HAL_RCC_OscConfig+0x298>)
 8007376:	681b      	ldr	r3, [r3, #0]
 8007378:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800737c:	2b00      	cmp	r3, #0
 800737e:	d0f0      	beq.n	8007362 <HAL_RCC_OscConfig+0x76>
 8007380:	e014      	b.n	80073ac <HAL_RCC_OscConfig+0xc0>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007382:	f7fd f979 	bl	8004678 <HAL_GetTick>
 8007386:	6238      	str	r0, [r7, #32]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007388:	e008      	b.n	800739c <HAL_RCC_OscConfig+0xb0>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800738a:	f7fd f975 	bl	8004678 <HAL_GetTick>
 800738e:	4602      	mov	r2, r0
 8007390:	6a3b      	ldr	r3, [r7, #32]
 8007392:	1ad3      	subs	r3, r2, r3
 8007394:	2b64      	cmp	r3, #100	@ 0x64
 8007396:	d901      	bls.n	800739c <HAL_RCC_OscConfig+0xb0>
          {
            return HAL_TIMEOUT;
 8007398:	2303      	movs	r3, #3
 800739a:	e1ec      	b.n	8007776 <HAL_RCC_OscConfig+0x48a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800739c:	4b79      	ldr	r3, [pc, #484]	@ (8007584 <HAL_RCC_OscConfig+0x298>)
 800739e:	681b      	ldr	r3, [r3, #0]
 80073a0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80073a4:	2b00      	cmp	r3, #0
 80073a6:	d1f0      	bne.n	800738a <HAL_RCC_OscConfig+0x9e>
 80073a8:	e000      	b.n	80073ac <HAL_RCC_OscConfig+0xc0>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80073aa:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	681b      	ldr	r3, [r3, #0]
 80073b0:	f003 0302 	and.w	r3, r3, #2
 80073b4:	2b00      	cmp	r3, #0
 80073b6:	d077      	beq.n	80074a8 <HAL_RCC_OscConfig+0x1bc>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80073b8:	4b72      	ldr	r3, [pc, #456]	@ (8007584 <HAL_RCC_OscConfig+0x298>)
 80073ba:	689b      	ldr	r3, [r3, #8]
 80073bc:	f003 030c 	and.w	r3, r3, #12
 80073c0:	2b00      	cmp	r3, #0
 80073c2:	d00b      	beq.n	80073dc <HAL_RCC_OscConfig+0xf0>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80073c4:	4b6f      	ldr	r3, [pc, #444]	@ (8007584 <HAL_RCC_OscConfig+0x298>)
 80073c6:	689b      	ldr	r3, [r3, #8]
 80073c8:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80073cc:	2b08      	cmp	r3, #8
 80073ce:	d126      	bne.n	800741e <HAL_RCC_OscConfig+0x132>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80073d0:	4b6c      	ldr	r3, [pc, #432]	@ (8007584 <HAL_RCC_OscConfig+0x298>)
 80073d2:	685b      	ldr	r3, [r3, #4]
 80073d4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80073d8:	2b00      	cmp	r3, #0
 80073da:	d120      	bne.n	800741e <HAL_RCC_OscConfig+0x132>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80073dc:	4b69      	ldr	r3, [pc, #420]	@ (8007584 <HAL_RCC_OscConfig+0x298>)
 80073de:	681b      	ldr	r3, [r3, #0]
 80073e0:	f003 0302 	and.w	r3, r3, #2
 80073e4:	2b00      	cmp	r3, #0
 80073e6:	d005      	beq.n	80073f4 <HAL_RCC_OscConfig+0x108>
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	68db      	ldr	r3, [r3, #12]
 80073ec:	2b01      	cmp	r3, #1
 80073ee:	d001      	beq.n	80073f4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80073f0:	2301      	movs	r3, #1
 80073f2:	e1c0      	b.n	8007776 <HAL_RCC_OscConfig+0x48a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80073f4:	4b63      	ldr	r3, [pc, #396]	@ (8007584 <HAL_RCC_OscConfig+0x298>)
 80073f6:	681b      	ldr	r3, [r3, #0]
 80073f8:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	691b      	ldr	r3, [r3, #16]
 8007400:	21f8      	movs	r1, #248	@ 0xf8
 8007402:	61b9      	str	r1, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007404:	69b9      	ldr	r1, [r7, #24]
 8007406:	fa91 f1a1 	rbit	r1, r1
 800740a:	6179      	str	r1, [r7, #20]
  return result;
 800740c:	6979      	ldr	r1, [r7, #20]
 800740e:	fab1 f181 	clz	r1, r1
 8007412:	b2c9      	uxtb	r1, r1
 8007414:	408b      	lsls	r3, r1
 8007416:	495b      	ldr	r1, [pc, #364]	@ (8007584 <HAL_RCC_OscConfig+0x298>)
 8007418:	4313      	orrs	r3, r2
 800741a:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800741c:	e044      	b.n	80074a8 <HAL_RCC_OscConfig+0x1bc>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	68db      	ldr	r3, [r3, #12]
 8007422:	2b00      	cmp	r3, #0
 8007424:	d02a      	beq.n	800747c <HAL_RCC_OscConfig+0x190>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8007426:	4b59      	ldr	r3, [pc, #356]	@ (800758c <HAL_RCC_OscConfig+0x2a0>)
 8007428:	2201      	movs	r2, #1
 800742a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800742c:	f7fd f924 	bl	8004678 <HAL_GetTick>
 8007430:	6238      	str	r0, [r7, #32]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007432:	e008      	b.n	8007446 <HAL_RCC_OscConfig+0x15a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8007434:	f7fd f920 	bl	8004678 <HAL_GetTick>
 8007438:	4602      	mov	r2, r0
 800743a:	6a3b      	ldr	r3, [r7, #32]
 800743c:	1ad3      	subs	r3, r2, r3
 800743e:	2b02      	cmp	r3, #2
 8007440:	d901      	bls.n	8007446 <HAL_RCC_OscConfig+0x15a>
          {
            return HAL_TIMEOUT;
 8007442:	2303      	movs	r3, #3
 8007444:	e197      	b.n	8007776 <HAL_RCC_OscConfig+0x48a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007446:	4b4f      	ldr	r3, [pc, #316]	@ (8007584 <HAL_RCC_OscConfig+0x298>)
 8007448:	681b      	ldr	r3, [r3, #0]
 800744a:	f003 0302 	and.w	r3, r3, #2
 800744e:	2b00      	cmp	r3, #0
 8007450:	d0f0      	beq.n	8007434 <HAL_RCC_OscConfig+0x148>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007452:	4b4c      	ldr	r3, [pc, #304]	@ (8007584 <HAL_RCC_OscConfig+0x298>)
 8007454:	681b      	ldr	r3, [r3, #0]
 8007456:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	691b      	ldr	r3, [r3, #16]
 800745e:	21f8      	movs	r1, #248	@ 0xf8
 8007460:	6139      	str	r1, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007462:	6939      	ldr	r1, [r7, #16]
 8007464:	fa91 f1a1 	rbit	r1, r1
 8007468:	60f9      	str	r1, [r7, #12]
  return result;
 800746a:	68f9      	ldr	r1, [r7, #12]
 800746c:	fab1 f181 	clz	r1, r1
 8007470:	b2c9      	uxtb	r1, r1
 8007472:	408b      	lsls	r3, r1
 8007474:	4943      	ldr	r1, [pc, #268]	@ (8007584 <HAL_RCC_OscConfig+0x298>)
 8007476:	4313      	orrs	r3, r2
 8007478:	600b      	str	r3, [r1, #0]
 800747a:	e015      	b.n	80074a8 <HAL_RCC_OscConfig+0x1bc>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800747c:	4b43      	ldr	r3, [pc, #268]	@ (800758c <HAL_RCC_OscConfig+0x2a0>)
 800747e:	2200      	movs	r2, #0
 8007480:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007482:	f7fd f8f9 	bl	8004678 <HAL_GetTick>
 8007486:	6238      	str	r0, [r7, #32]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007488:	e008      	b.n	800749c <HAL_RCC_OscConfig+0x1b0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800748a:	f7fd f8f5 	bl	8004678 <HAL_GetTick>
 800748e:	4602      	mov	r2, r0
 8007490:	6a3b      	ldr	r3, [r7, #32]
 8007492:	1ad3      	subs	r3, r2, r3
 8007494:	2b02      	cmp	r3, #2
 8007496:	d901      	bls.n	800749c <HAL_RCC_OscConfig+0x1b0>
          {
            return HAL_TIMEOUT;
 8007498:	2303      	movs	r3, #3
 800749a:	e16c      	b.n	8007776 <HAL_RCC_OscConfig+0x48a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800749c:	4b39      	ldr	r3, [pc, #228]	@ (8007584 <HAL_RCC_OscConfig+0x298>)
 800749e:	681b      	ldr	r3, [r3, #0]
 80074a0:	f003 0302 	and.w	r3, r3, #2
 80074a4:	2b00      	cmp	r3, #0
 80074a6:	d1f0      	bne.n	800748a <HAL_RCC_OscConfig+0x19e>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	681b      	ldr	r3, [r3, #0]
 80074ac:	f003 0308 	and.w	r3, r3, #8
 80074b0:	2b00      	cmp	r3, #0
 80074b2:	d030      	beq.n	8007516 <HAL_RCC_OscConfig+0x22a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	695b      	ldr	r3, [r3, #20]
 80074b8:	2b00      	cmp	r3, #0
 80074ba:	d016      	beq.n	80074ea <HAL_RCC_OscConfig+0x1fe>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80074bc:	4b34      	ldr	r3, [pc, #208]	@ (8007590 <HAL_RCC_OscConfig+0x2a4>)
 80074be:	2201      	movs	r2, #1
 80074c0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80074c2:	f7fd f8d9 	bl	8004678 <HAL_GetTick>
 80074c6:	6238      	str	r0, [r7, #32]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80074c8:	e008      	b.n	80074dc <HAL_RCC_OscConfig+0x1f0>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80074ca:	f7fd f8d5 	bl	8004678 <HAL_GetTick>
 80074ce:	4602      	mov	r2, r0
 80074d0:	6a3b      	ldr	r3, [r7, #32]
 80074d2:	1ad3      	subs	r3, r2, r3
 80074d4:	2b02      	cmp	r3, #2
 80074d6:	d901      	bls.n	80074dc <HAL_RCC_OscConfig+0x1f0>
        {
          return HAL_TIMEOUT;
 80074d8:	2303      	movs	r3, #3
 80074da:	e14c      	b.n	8007776 <HAL_RCC_OscConfig+0x48a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80074dc:	4b29      	ldr	r3, [pc, #164]	@ (8007584 <HAL_RCC_OscConfig+0x298>)
 80074de:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80074e0:	f003 0302 	and.w	r3, r3, #2
 80074e4:	2b00      	cmp	r3, #0
 80074e6:	d0f0      	beq.n	80074ca <HAL_RCC_OscConfig+0x1de>
 80074e8:	e015      	b.n	8007516 <HAL_RCC_OscConfig+0x22a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80074ea:	4b29      	ldr	r3, [pc, #164]	@ (8007590 <HAL_RCC_OscConfig+0x2a4>)
 80074ec:	2200      	movs	r2, #0
 80074ee:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80074f0:	f7fd f8c2 	bl	8004678 <HAL_GetTick>
 80074f4:	6238      	str	r0, [r7, #32]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80074f6:	e008      	b.n	800750a <HAL_RCC_OscConfig+0x21e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80074f8:	f7fd f8be 	bl	8004678 <HAL_GetTick>
 80074fc:	4602      	mov	r2, r0
 80074fe:	6a3b      	ldr	r3, [r7, #32]
 8007500:	1ad3      	subs	r3, r2, r3
 8007502:	2b02      	cmp	r3, #2
 8007504:	d901      	bls.n	800750a <HAL_RCC_OscConfig+0x21e>
        {
          return HAL_TIMEOUT;
 8007506:	2303      	movs	r3, #3
 8007508:	e135      	b.n	8007776 <HAL_RCC_OscConfig+0x48a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800750a:	4b1e      	ldr	r3, [pc, #120]	@ (8007584 <HAL_RCC_OscConfig+0x298>)
 800750c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800750e:	f003 0302 	and.w	r3, r3, #2
 8007512:	2b00      	cmp	r3, #0
 8007514:	d1f0      	bne.n	80074f8 <HAL_RCC_OscConfig+0x20c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007516:	687b      	ldr	r3, [r7, #4]
 8007518:	681b      	ldr	r3, [r3, #0]
 800751a:	f003 0304 	and.w	r3, r3, #4
 800751e:	2b00      	cmp	r3, #0
 8007520:	f000 8087 	beq.w	8007632 <HAL_RCC_OscConfig+0x346>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007524:	2300      	movs	r3, #0
 8007526:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800752a:	4b16      	ldr	r3, [pc, #88]	@ (8007584 <HAL_RCC_OscConfig+0x298>)
 800752c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800752e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007532:	2b00      	cmp	r3, #0
 8007534:	d110      	bne.n	8007558 <HAL_RCC_OscConfig+0x26c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007536:	2300      	movs	r3, #0
 8007538:	60bb      	str	r3, [r7, #8]
 800753a:	4b12      	ldr	r3, [pc, #72]	@ (8007584 <HAL_RCC_OscConfig+0x298>)
 800753c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800753e:	4a11      	ldr	r2, [pc, #68]	@ (8007584 <HAL_RCC_OscConfig+0x298>)
 8007540:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007544:	6413      	str	r3, [r2, #64]	@ 0x40
 8007546:	4b0f      	ldr	r3, [pc, #60]	@ (8007584 <HAL_RCC_OscConfig+0x298>)
 8007548:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800754a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800754e:	60bb      	str	r3, [r7, #8]
 8007550:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007552:	2301      	movs	r3, #1
 8007554:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8007558:	4b0e      	ldr	r3, [pc, #56]	@ (8007594 <HAL_RCC_OscConfig+0x2a8>)
 800755a:	681b      	ldr	r3, [r3, #0]
 800755c:	4a0d      	ldr	r2, [pc, #52]	@ (8007594 <HAL_RCC_OscConfig+0x2a8>)
 800755e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007562:	6013      	str	r3, [r2, #0]

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007564:	4b0b      	ldr	r3, [pc, #44]	@ (8007594 <HAL_RCC_OscConfig+0x2a8>)
 8007566:	681b      	ldr	r3, [r3, #0]
 8007568:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800756c:	2b00      	cmp	r3, #0
 800756e:	d122      	bne.n	80075b6 <HAL_RCC_OscConfig+0x2ca>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8007570:	4b08      	ldr	r3, [pc, #32]	@ (8007594 <HAL_RCC_OscConfig+0x2a8>)
 8007572:	681b      	ldr	r3, [r3, #0]
 8007574:	4a07      	ldr	r2, [pc, #28]	@ (8007594 <HAL_RCC_OscConfig+0x2a8>)
 8007576:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800757a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800757c:	f7fd f87c 	bl	8004678 <HAL_GetTick>
 8007580:	6238      	str	r0, [r7, #32]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007582:	e012      	b.n	80075aa <HAL_RCC_OscConfig+0x2be>
 8007584:	40023800 	.word	0x40023800
 8007588:	40023802 	.word	0x40023802
 800758c:	42470000 	.word	0x42470000
 8007590:	42470e80 	.word	0x42470e80
 8007594:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007598:	f7fd f86e 	bl	8004678 <HAL_GetTick>
 800759c:	4602      	mov	r2, r0
 800759e:	6a3b      	ldr	r3, [r7, #32]
 80075a0:	1ad3      	subs	r3, r2, r3
 80075a2:	2b02      	cmp	r3, #2
 80075a4:	d901      	bls.n	80075aa <HAL_RCC_OscConfig+0x2be>
        {
          return HAL_TIMEOUT;
 80075a6:	2303      	movs	r3, #3
 80075a8:	e0e5      	b.n	8007776 <HAL_RCC_OscConfig+0x48a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80075aa:	4b75      	ldr	r3, [pc, #468]	@ (8007780 <HAL_RCC_OscConfig+0x494>)
 80075ac:	681b      	ldr	r3, [r3, #0]
 80075ae:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80075b2:	2b00      	cmp	r3, #0
 80075b4:	d0f0      	beq.n	8007598 <HAL_RCC_OscConfig+0x2ac>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80075b6:	687b      	ldr	r3, [r7, #4]
 80075b8:	689a      	ldr	r2, [r3, #8]
 80075ba:	4b72      	ldr	r3, [pc, #456]	@ (8007784 <HAL_RCC_OscConfig+0x498>)
 80075bc:	b2d2      	uxtb	r2, r2
 80075be:	701a      	strb	r2, [r3, #0]
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80075c0:	687b      	ldr	r3, [r7, #4]
 80075c2:	689b      	ldr	r3, [r3, #8]
 80075c4:	2b00      	cmp	r3, #0
 80075c6:	d015      	beq.n	80075f4 <HAL_RCC_OscConfig+0x308>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80075c8:	f7fd f856 	bl	8004678 <HAL_GetTick>
 80075cc:	6238      	str	r0, [r7, #32]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80075ce:	e00a      	b.n	80075e6 <HAL_RCC_OscConfig+0x2fa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80075d0:	f7fd f852 	bl	8004678 <HAL_GetTick>
 80075d4:	4602      	mov	r2, r0
 80075d6:	6a3b      	ldr	r3, [r7, #32]
 80075d8:	1ad3      	subs	r3, r2, r3
 80075da:	f241 3288 	movw	r2, #5000	@ 0x1388
 80075de:	4293      	cmp	r3, r2
 80075e0:	d901      	bls.n	80075e6 <HAL_RCC_OscConfig+0x2fa>
        {
          return HAL_TIMEOUT;
 80075e2:	2303      	movs	r3, #3
 80075e4:	e0c7      	b.n	8007776 <HAL_RCC_OscConfig+0x48a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80075e6:	4b68      	ldr	r3, [pc, #416]	@ (8007788 <HAL_RCC_OscConfig+0x49c>)
 80075e8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80075ea:	f003 0302 	and.w	r3, r3, #2
 80075ee:	2b00      	cmp	r3, #0
 80075f0:	d0ee      	beq.n	80075d0 <HAL_RCC_OscConfig+0x2e4>
 80075f2:	e014      	b.n	800761e <HAL_RCC_OscConfig+0x332>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80075f4:	f7fd f840 	bl	8004678 <HAL_GetTick>
 80075f8:	6238      	str	r0, [r7, #32]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80075fa:	e00a      	b.n	8007612 <HAL_RCC_OscConfig+0x326>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80075fc:	f7fd f83c 	bl	8004678 <HAL_GetTick>
 8007600:	4602      	mov	r2, r0
 8007602:	6a3b      	ldr	r3, [r7, #32]
 8007604:	1ad3      	subs	r3, r2, r3
 8007606:	f241 3288 	movw	r2, #5000	@ 0x1388
 800760a:	4293      	cmp	r3, r2
 800760c:	d901      	bls.n	8007612 <HAL_RCC_OscConfig+0x326>
        {
          return HAL_TIMEOUT;
 800760e:	2303      	movs	r3, #3
 8007610:	e0b1      	b.n	8007776 <HAL_RCC_OscConfig+0x48a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007612:	4b5d      	ldr	r3, [pc, #372]	@ (8007788 <HAL_RCC_OscConfig+0x49c>)
 8007614:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007616:	f003 0302 	and.w	r3, r3, #2
 800761a:	2b00      	cmp	r3, #0
 800761c:	d1ee      	bne.n	80075fc <HAL_RCC_OscConfig+0x310>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800761e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007622:	2b01      	cmp	r3, #1
 8007624:	d105      	bne.n	8007632 <HAL_RCC_OscConfig+0x346>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007626:	4b58      	ldr	r3, [pc, #352]	@ (8007788 <HAL_RCC_OscConfig+0x49c>)
 8007628:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800762a:	4a57      	ldr	r2, [pc, #348]	@ (8007788 <HAL_RCC_OscConfig+0x49c>)
 800762c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007630:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8007632:	687b      	ldr	r3, [r7, #4]
 8007634:	699b      	ldr	r3, [r3, #24]
 8007636:	2b00      	cmp	r3, #0
 8007638:	f000 809c 	beq.w	8007774 <HAL_RCC_OscConfig+0x488>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800763c:	4b52      	ldr	r3, [pc, #328]	@ (8007788 <HAL_RCC_OscConfig+0x49c>)
 800763e:	689b      	ldr	r3, [r3, #8]
 8007640:	f003 030c 	and.w	r3, r3, #12
 8007644:	2b08      	cmp	r3, #8
 8007646:	d061      	beq.n	800770c <HAL_RCC_OscConfig+0x420>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8007648:	687b      	ldr	r3, [r7, #4]
 800764a:	699b      	ldr	r3, [r3, #24]
 800764c:	2b02      	cmp	r3, #2
 800764e:	d146      	bne.n	80076de <HAL_RCC_OscConfig+0x3f2>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007650:	4b4e      	ldr	r3, [pc, #312]	@ (800778c <HAL_RCC_OscConfig+0x4a0>)
 8007652:	2200      	movs	r2, #0
 8007654:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007656:	f7fd f80f 	bl	8004678 <HAL_GetTick>
 800765a:	6238      	str	r0, [r7, #32]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800765c:	e008      	b.n	8007670 <HAL_RCC_OscConfig+0x384>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800765e:	f7fd f80b 	bl	8004678 <HAL_GetTick>
 8007662:	4602      	mov	r2, r0
 8007664:	6a3b      	ldr	r3, [r7, #32]
 8007666:	1ad3      	subs	r3, r2, r3
 8007668:	2b64      	cmp	r3, #100	@ 0x64
 800766a:	d901      	bls.n	8007670 <HAL_RCC_OscConfig+0x384>
          {
            return HAL_TIMEOUT;
 800766c:	2303      	movs	r3, #3
 800766e:	e082      	b.n	8007776 <HAL_RCC_OscConfig+0x48a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007670:	4b45      	ldr	r3, [pc, #276]	@ (8007788 <HAL_RCC_OscConfig+0x49c>)
 8007672:	681b      	ldr	r3, [r3, #0]
 8007674:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007678:	2b00      	cmp	r3, #0
 800767a:	d1f0      	bne.n	800765e <HAL_RCC_OscConfig+0x372>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800767c:	4b42      	ldr	r3, [pc, #264]	@ (8007788 <HAL_RCC_OscConfig+0x49c>)
 800767e:	685a      	ldr	r2, [r3, #4]
 8007680:	4b43      	ldr	r3, [pc, #268]	@ (8007790 <HAL_RCC_OscConfig+0x4a4>)
 8007682:	4013      	ands	r3, r2
 8007684:	687a      	ldr	r2, [r7, #4]
 8007686:	69d1      	ldr	r1, [r2, #28]
 8007688:	687a      	ldr	r2, [r7, #4]
 800768a:	6a12      	ldr	r2, [r2, #32]
 800768c:	4311      	orrs	r1, r2
 800768e:	687a      	ldr	r2, [r7, #4]
 8007690:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8007692:	0192      	lsls	r2, r2, #6
 8007694:	4311      	orrs	r1, r2
 8007696:	687a      	ldr	r2, [r7, #4]
 8007698:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800769a:	0612      	lsls	r2, r2, #24
 800769c:	4311      	orrs	r1, r2
 800769e:	687a      	ldr	r2, [r7, #4]
 80076a0:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 80076a2:	0852      	lsrs	r2, r2, #1
 80076a4:	3a01      	subs	r2, #1
 80076a6:	0412      	lsls	r2, r2, #16
 80076a8:	430a      	orrs	r2, r1
 80076aa:	4937      	ldr	r1, [pc, #220]	@ (8007788 <HAL_RCC_OscConfig+0x49c>)
 80076ac:	4313      	orrs	r3, r2
 80076ae:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80076b0:	4b36      	ldr	r3, [pc, #216]	@ (800778c <HAL_RCC_OscConfig+0x4a0>)
 80076b2:	2201      	movs	r2, #1
 80076b4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80076b6:	f7fc ffdf 	bl	8004678 <HAL_GetTick>
 80076ba:	6238      	str	r0, [r7, #32]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80076bc:	e008      	b.n	80076d0 <HAL_RCC_OscConfig+0x3e4>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80076be:	f7fc ffdb 	bl	8004678 <HAL_GetTick>
 80076c2:	4602      	mov	r2, r0
 80076c4:	6a3b      	ldr	r3, [r7, #32]
 80076c6:	1ad3      	subs	r3, r2, r3
 80076c8:	2b64      	cmp	r3, #100	@ 0x64
 80076ca:	d901      	bls.n	80076d0 <HAL_RCC_OscConfig+0x3e4>
          {
            return HAL_TIMEOUT;
 80076cc:	2303      	movs	r3, #3
 80076ce:	e052      	b.n	8007776 <HAL_RCC_OscConfig+0x48a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80076d0:	4b2d      	ldr	r3, [pc, #180]	@ (8007788 <HAL_RCC_OscConfig+0x49c>)
 80076d2:	681b      	ldr	r3, [r3, #0]
 80076d4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80076d8:	2b00      	cmp	r3, #0
 80076da:	d0f0      	beq.n	80076be <HAL_RCC_OscConfig+0x3d2>
 80076dc:	e04a      	b.n	8007774 <HAL_RCC_OscConfig+0x488>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80076de:	4b2b      	ldr	r3, [pc, #172]	@ (800778c <HAL_RCC_OscConfig+0x4a0>)
 80076e0:	2200      	movs	r2, #0
 80076e2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80076e4:	f7fc ffc8 	bl	8004678 <HAL_GetTick>
 80076e8:	6238      	str	r0, [r7, #32]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80076ea:	e008      	b.n	80076fe <HAL_RCC_OscConfig+0x412>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80076ec:	f7fc ffc4 	bl	8004678 <HAL_GetTick>
 80076f0:	4602      	mov	r2, r0
 80076f2:	6a3b      	ldr	r3, [r7, #32]
 80076f4:	1ad3      	subs	r3, r2, r3
 80076f6:	2b64      	cmp	r3, #100	@ 0x64
 80076f8:	d901      	bls.n	80076fe <HAL_RCC_OscConfig+0x412>
          {
            return HAL_TIMEOUT;
 80076fa:	2303      	movs	r3, #3
 80076fc:	e03b      	b.n	8007776 <HAL_RCC_OscConfig+0x48a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80076fe:	4b22      	ldr	r3, [pc, #136]	@ (8007788 <HAL_RCC_OscConfig+0x49c>)
 8007700:	681b      	ldr	r3, [r3, #0]
 8007702:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007706:	2b00      	cmp	r3, #0
 8007708:	d1f0      	bne.n	80076ec <HAL_RCC_OscConfig+0x400>
 800770a:	e033      	b.n	8007774 <HAL_RCC_OscConfig+0x488>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800770c:	687b      	ldr	r3, [r7, #4]
 800770e:	699b      	ldr	r3, [r3, #24]
 8007710:	2b01      	cmp	r3, #1
 8007712:	d101      	bne.n	8007718 <HAL_RCC_OscConfig+0x42c>
      {
        return HAL_ERROR;
 8007714:	2301      	movs	r3, #1
 8007716:	e02e      	b.n	8007776 <HAL_RCC_OscConfig+0x48a>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        uint32_t pllcfgr = RCC->PLLCFGR;
 8007718:	4b1b      	ldr	r3, [pc, #108]	@ (8007788 <HAL_RCC_OscConfig+0x49c>)
 800771a:	685b      	ldr	r3, [r3, #4]
 800771c:	61fb      	str	r3, [r7, #28]
      
        if((READ_BIT(pllcfgr, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800771e:	69fb      	ldr	r3, [r7, #28]
 8007720:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	69db      	ldr	r3, [r3, #28]
 8007728:	429a      	cmp	r2, r3
 800772a:	d121      	bne.n	8007770 <HAL_RCC_OscConfig+0x484>
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800772c:	69fb      	ldr	r3, [r7, #28]
 800772e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8007732:	687b      	ldr	r3, [r7, #4]
 8007734:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pllcfgr, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007736:	429a      	cmp	r2, r3
 8007738:	d11a      	bne.n	8007770 <HAL_RCC_OscConfig+0x484>
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800773a:	69fa      	ldr	r2, [r7, #28]
 800773c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8007740:	4013      	ands	r3, r2
 8007742:	687a      	ldr	r2, [r7, #4]
 8007744:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8007746:	0192      	lsls	r2, r2, #6
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8007748:	4293      	cmp	r3, r2
 800774a:	d111      	bne.n	8007770 <HAL_RCC_OscConfig+0x484>
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800774c:	69fb      	ldr	r3, [r7, #28]
 800774e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8007752:	687b      	ldr	r3, [r7, #4]
 8007754:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007756:	085b      	lsrs	r3, r3, #1
 8007758:	3b01      	subs	r3, #1
 800775a:	041b      	lsls	r3, r3, #16
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800775c:	429a      	cmp	r2, r3
 800775e:	d107      	bne.n	8007770 <HAL_RCC_OscConfig+0x484>
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8007760:	69fb      	ldr	r3, [r7, #28]
 8007762:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8007766:	687b      	ldr	r3, [r7, #4]
 8007768:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800776a:	061b      	lsls	r3, r3, #24
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800776c:	429a      	cmp	r2, r3
 800776e:	d001      	beq.n	8007774 <HAL_RCC_OscConfig+0x488>
        {
          return HAL_ERROR;
 8007770:	2301      	movs	r3, #1
 8007772:	e000      	b.n	8007776 <HAL_RCC_OscConfig+0x48a>
        }
      }
    }
  }
  return HAL_OK;
 8007774:	2300      	movs	r3, #0
}
 8007776:	4618      	mov	r0, r3
 8007778:	3728      	adds	r7, #40	@ 0x28
 800777a:	46bd      	mov	sp, r7
 800777c:	bd80      	pop	{r7, pc}
 800777e:	bf00      	nop
 8007780:	40007000 	.word	0x40007000
 8007784:	40023870 	.word	0x40023870
 8007788:	40023800 	.word	0x40023800
 800778c:	42470060 	.word	0x42470060
 8007790:	f0bc8000 	.word	0xf0bc8000

08007794 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007794:	b580      	push	{r7, lr}
 8007796:	b086      	sub	sp, #24
 8007798:	af00      	add	r7, sp, #0
 800779a:	6078      	str	r0, [r7, #4]
 800779c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	2b00      	cmp	r3, #0
 80077a2:	d101      	bne.n	80077a8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80077a4:	2301      	movs	r3, #1
 80077a6:	e0d2      	b.n	800794e <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80077a8:	4b6b      	ldr	r3, [pc, #428]	@ (8007958 <HAL_RCC_ClockConfig+0x1c4>)
 80077aa:	681b      	ldr	r3, [r3, #0]
 80077ac:	f003 030f 	and.w	r3, r3, #15
 80077b0:	683a      	ldr	r2, [r7, #0]
 80077b2:	429a      	cmp	r2, r3
 80077b4:	d90c      	bls.n	80077d0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80077b6:	4b68      	ldr	r3, [pc, #416]	@ (8007958 <HAL_RCC_ClockConfig+0x1c4>)
 80077b8:	683a      	ldr	r2, [r7, #0]
 80077ba:	b2d2      	uxtb	r2, r2
 80077bc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80077be:	4b66      	ldr	r3, [pc, #408]	@ (8007958 <HAL_RCC_ClockConfig+0x1c4>)
 80077c0:	681b      	ldr	r3, [r3, #0]
 80077c2:	f003 030f 	and.w	r3, r3, #15
 80077c6:	683a      	ldr	r2, [r7, #0]
 80077c8:	429a      	cmp	r2, r3
 80077ca:	d001      	beq.n	80077d0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80077cc:	2301      	movs	r3, #1
 80077ce:	e0be      	b.n	800794e <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80077d0:	687b      	ldr	r3, [r7, #4]
 80077d2:	681b      	ldr	r3, [r3, #0]
 80077d4:	f003 0302 	and.w	r3, r3, #2
 80077d8:	2b00      	cmp	r3, #0
 80077da:	d020      	beq.n	800781e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80077dc:	687b      	ldr	r3, [r7, #4]
 80077de:	681b      	ldr	r3, [r3, #0]
 80077e0:	f003 0304 	and.w	r3, r3, #4
 80077e4:	2b00      	cmp	r3, #0
 80077e6:	d005      	beq.n	80077f4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80077e8:	4b5c      	ldr	r3, [pc, #368]	@ (800795c <HAL_RCC_ClockConfig+0x1c8>)
 80077ea:	689b      	ldr	r3, [r3, #8]
 80077ec:	4a5b      	ldr	r2, [pc, #364]	@ (800795c <HAL_RCC_ClockConfig+0x1c8>)
 80077ee:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80077f2:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80077f4:	687b      	ldr	r3, [r7, #4]
 80077f6:	681b      	ldr	r3, [r3, #0]
 80077f8:	f003 0308 	and.w	r3, r3, #8
 80077fc:	2b00      	cmp	r3, #0
 80077fe:	d005      	beq.n	800780c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3U));
 8007800:	4b56      	ldr	r3, [pc, #344]	@ (800795c <HAL_RCC_ClockConfig+0x1c8>)
 8007802:	689b      	ldr	r3, [r3, #8]
 8007804:	4a55      	ldr	r2, [pc, #340]	@ (800795c <HAL_RCC_ClockConfig+0x1c8>)
 8007806:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800780a:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800780c:	4b53      	ldr	r3, [pc, #332]	@ (800795c <HAL_RCC_ClockConfig+0x1c8>)
 800780e:	689b      	ldr	r3, [r3, #8]
 8007810:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8007814:	687b      	ldr	r3, [r7, #4]
 8007816:	689b      	ldr	r3, [r3, #8]
 8007818:	4950      	ldr	r1, [pc, #320]	@ (800795c <HAL_RCC_ClockConfig+0x1c8>)
 800781a:	4313      	orrs	r3, r2
 800781c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	681b      	ldr	r3, [r3, #0]
 8007822:	f003 0301 	and.w	r3, r3, #1
 8007826:	2b00      	cmp	r3, #0
 8007828:	d040      	beq.n	80078ac <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800782a:	687b      	ldr	r3, [r7, #4]
 800782c:	685b      	ldr	r3, [r3, #4]
 800782e:	2b01      	cmp	r3, #1
 8007830:	d107      	bne.n	8007842 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007832:	4b4a      	ldr	r3, [pc, #296]	@ (800795c <HAL_RCC_ClockConfig+0x1c8>)
 8007834:	681b      	ldr	r3, [r3, #0]
 8007836:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800783a:	2b00      	cmp	r3, #0
 800783c:	d115      	bne.n	800786a <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 800783e:	2301      	movs	r3, #1
 8007840:	e085      	b.n	800794e <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8007842:	687b      	ldr	r3, [r7, #4]
 8007844:	685b      	ldr	r3, [r3, #4]
 8007846:	2b02      	cmp	r3, #2
 8007848:	d107      	bne.n	800785a <HAL_RCC_ClockConfig+0xc6>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800784a:	4b44      	ldr	r3, [pc, #272]	@ (800795c <HAL_RCC_ClockConfig+0x1c8>)
 800784c:	681b      	ldr	r3, [r3, #0]
 800784e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007852:	2b00      	cmp	r3, #0
 8007854:	d109      	bne.n	800786a <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8007856:	2301      	movs	r3, #1
 8007858:	e079      	b.n	800794e <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800785a:	4b40      	ldr	r3, [pc, #256]	@ (800795c <HAL_RCC_ClockConfig+0x1c8>)
 800785c:	681b      	ldr	r3, [r3, #0]
 800785e:	f003 0302 	and.w	r3, r3, #2
 8007862:	2b00      	cmp	r3, #0
 8007864:	d101      	bne.n	800786a <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8007866:	2301      	movs	r3, #1
 8007868:	e071      	b.n	800794e <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800786a:	4b3c      	ldr	r3, [pc, #240]	@ (800795c <HAL_RCC_ClockConfig+0x1c8>)
 800786c:	689b      	ldr	r3, [r3, #8]
 800786e:	f023 0203 	bic.w	r2, r3, #3
 8007872:	687b      	ldr	r3, [r7, #4]
 8007874:	685b      	ldr	r3, [r3, #4]
 8007876:	4939      	ldr	r1, [pc, #228]	@ (800795c <HAL_RCC_ClockConfig+0x1c8>)
 8007878:	4313      	orrs	r3, r2
 800787a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800787c:	f7fc fefc 	bl	8004678 <HAL_GetTick>
 8007880:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007882:	e00a      	b.n	800789a <HAL_RCC_ClockConfig+0x106>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007884:	f7fc fef8 	bl	8004678 <HAL_GetTick>
 8007888:	4602      	mov	r2, r0
 800788a:	697b      	ldr	r3, [r7, #20]
 800788c:	1ad3      	subs	r3, r2, r3
 800788e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007892:	4293      	cmp	r3, r2
 8007894:	d901      	bls.n	800789a <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8007896:	2303      	movs	r3, #3
 8007898:	e059      	b.n	800794e <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800789a:	4b30      	ldr	r3, [pc, #192]	@ (800795c <HAL_RCC_ClockConfig+0x1c8>)
 800789c:	689b      	ldr	r3, [r3, #8]
 800789e:	f003 020c 	and.w	r2, r3, #12
 80078a2:	687b      	ldr	r3, [r7, #4]
 80078a4:	685b      	ldr	r3, [r3, #4]
 80078a6:	009b      	lsls	r3, r3, #2
 80078a8:	429a      	cmp	r2, r3
 80078aa:	d1eb      	bne.n	8007884 <HAL_RCC_ClockConfig+0xf0>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80078ac:	4b2a      	ldr	r3, [pc, #168]	@ (8007958 <HAL_RCC_ClockConfig+0x1c4>)
 80078ae:	681b      	ldr	r3, [r3, #0]
 80078b0:	f003 030f 	and.w	r3, r3, #15
 80078b4:	683a      	ldr	r2, [r7, #0]
 80078b6:	429a      	cmp	r2, r3
 80078b8:	d20c      	bcs.n	80078d4 <HAL_RCC_ClockConfig+0x140>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80078ba:	4b27      	ldr	r3, [pc, #156]	@ (8007958 <HAL_RCC_ClockConfig+0x1c4>)
 80078bc:	683a      	ldr	r2, [r7, #0]
 80078be:	b2d2      	uxtb	r2, r2
 80078c0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80078c2:	4b25      	ldr	r3, [pc, #148]	@ (8007958 <HAL_RCC_ClockConfig+0x1c4>)
 80078c4:	681b      	ldr	r3, [r3, #0]
 80078c6:	f003 030f 	and.w	r3, r3, #15
 80078ca:	683a      	ldr	r2, [r7, #0]
 80078cc:	429a      	cmp	r2, r3
 80078ce:	d001      	beq.n	80078d4 <HAL_RCC_ClockConfig+0x140>
    {
      return HAL_ERROR;
 80078d0:	2301      	movs	r3, #1
 80078d2:	e03c      	b.n	800794e <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80078d4:	687b      	ldr	r3, [r7, #4]
 80078d6:	681b      	ldr	r3, [r3, #0]
 80078d8:	f003 0304 	and.w	r3, r3, #4
 80078dc:	2b00      	cmp	r3, #0
 80078de:	d008      	beq.n	80078f2 <HAL_RCC_ClockConfig+0x15e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80078e0:	4b1e      	ldr	r3, [pc, #120]	@ (800795c <HAL_RCC_ClockConfig+0x1c8>)
 80078e2:	689b      	ldr	r3, [r3, #8]
 80078e4:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80078e8:	687b      	ldr	r3, [r7, #4]
 80078ea:	68db      	ldr	r3, [r3, #12]
 80078ec:	491b      	ldr	r1, [pc, #108]	@ (800795c <HAL_RCC_ClockConfig+0x1c8>)
 80078ee:	4313      	orrs	r3, r2
 80078f0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80078f2:	687b      	ldr	r3, [r7, #4]
 80078f4:	681b      	ldr	r3, [r3, #0]
 80078f6:	f003 0308 	and.w	r3, r3, #8
 80078fa:	2b00      	cmp	r3, #0
 80078fc:	d009      	beq.n	8007912 <HAL_RCC_ClockConfig+0x17e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80078fe:	4b17      	ldr	r3, [pc, #92]	@ (800795c <HAL_RCC_ClockConfig+0x1c8>)
 8007900:	689b      	ldr	r3, [r3, #8]
 8007902:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8007906:	687b      	ldr	r3, [r7, #4]
 8007908:	691b      	ldr	r3, [r3, #16]
 800790a:	00db      	lsls	r3, r3, #3
 800790c:	4913      	ldr	r1, [pc, #76]	@ (800795c <HAL_RCC_ClockConfig+0x1c8>)
 800790e:	4313      	orrs	r3, r2
 8007910:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> POSITION_VAL(RCC_CFGR_HPRE)];
 8007912:	f000 f82b 	bl	800796c <HAL_RCC_GetSysClockFreq>
 8007916:	4601      	mov	r1, r0
 8007918:	4b10      	ldr	r3, [pc, #64]	@ (800795c <HAL_RCC_ClockConfig+0x1c8>)
 800791a:	689b      	ldr	r3, [r3, #8]
 800791c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8007920:	22f0      	movs	r2, #240	@ 0xf0
 8007922:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007924:	693a      	ldr	r2, [r7, #16]
 8007926:	fa92 f2a2 	rbit	r2, r2
 800792a:	60fa      	str	r2, [r7, #12]
  return result;
 800792c:	68fa      	ldr	r2, [r7, #12]
 800792e:	fab2 f282 	clz	r2, r2
 8007932:	b2d2      	uxtb	r2, r2
 8007934:	40d3      	lsrs	r3, r2
 8007936:	4a0a      	ldr	r2, [pc, #40]	@ (8007960 <HAL_RCC_ClockConfig+0x1cc>)
 8007938:	5cd3      	ldrb	r3, [r2, r3]
 800793a:	fa21 f303 	lsr.w	r3, r1, r3
 800793e:	4a09      	ldr	r2, [pc, #36]	@ (8007964 <HAL_RCC_ClockConfig+0x1d0>)
 8007940:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8007942:	4b09      	ldr	r3, [pc, #36]	@ (8007968 <HAL_RCC_ClockConfig+0x1d4>)
 8007944:	681b      	ldr	r3, [r3, #0]
 8007946:	4618      	mov	r0, r3
 8007948:	f7fc fe54 	bl	80045f4 <HAL_InitTick>

  return HAL_OK;
 800794c:	2300      	movs	r3, #0
}
 800794e:	4618      	mov	r0, r3
 8007950:	3718      	adds	r7, #24
 8007952:	46bd      	mov	sp, r7
 8007954:	bd80      	pop	{r7, pc}
 8007956:	bf00      	nop
 8007958:	40023c00 	.word	0x40023c00
 800795c:	40023800 	.word	0x40023800
 8007960:	08008d1c 	.word	0x08008d1c
 8007964:	2000000c 	.word	0x2000000c
 8007968:	20000018 	.word	0x20000018

0800796c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800796c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007970:	b090      	sub	sp, #64	@ 0x40
 8007972:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8007974:	2300      	movs	r3, #0
 8007976:	637b      	str	r3, [r7, #52]	@ 0x34
 8007978:	2300      	movs	r3, #0
 800797a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800797c:	2300      	movs	r3, #0
 800797e:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8007980:	2300      	movs	r3, #0
 8007982:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8007984:	4b59      	ldr	r3, [pc, #356]	@ (8007aec <HAL_RCC_GetSysClockFreq+0x180>)
 8007986:	689b      	ldr	r3, [r3, #8]
 8007988:	f003 030c 	and.w	r3, r3, #12
 800798c:	2b08      	cmp	r3, #8
 800798e:	d00d      	beq.n	80079ac <HAL_RCC_GetSysClockFreq+0x40>
 8007990:	2b08      	cmp	r3, #8
 8007992:	f200 80a2 	bhi.w	8007ada <HAL_RCC_GetSysClockFreq+0x16e>
 8007996:	2b00      	cmp	r3, #0
 8007998:	d002      	beq.n	80079a0 <HAL_RCC_GetSysClockFreq+0x34>
 800799a:	2b04      	cmp	r3, #4
 800799c:	d003      	beq.n	80079a6 <HAL_RCC_GetSysClockFreq+0x3a>
 800799e:	e09c      	b.n	8007ada <HAL_RCC_GetSysClockFreq+0x16e>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80079a0:	4b53      	ldr	r3, [pc, #332]	@ (8007af0 <HAL_RCC_GetSysClockFreq+0x184>)
 80079a2:	63bb      	str	r3, [r7, #56]	@ 0x38
       break;
 80079a4:	e09c      	b.n	8007ae0 <HAL_RCC_GetSysClockFreq+0x174>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80079a6:	4b53      	ldr	r3, [pc, #332]	@ (8007af4 <HAL_RCC_GetSysClockFreq+0x188>)
 80079a8:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80079aa:	e099      	b.n	8007ae0 <HAL_RCC_GetSysClockFreq+0x174>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80079ac:	4b4f      	ldr	r3, [pc, #316]	@ (8007aec <HAL_RCC_GetSysClockFreq+0x180>)
 80079ae:	685b      	ldr	r3, [r3, #4]
 80079b0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80079b4:	637b      	str	r3, [r7, #52]	@ 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80079b6:	4b4d      	ldr	r3, [pc, #308]	@ (8007aec <HAL_RCC_GetSysClockFreq+0x180>)
 80079b8:	685b      	ldr	r3, [r3, #4]
 80079ba:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80079be:	2b00      	cmp	r3, #0
 80079c0:	d027      	beq.n	8007a12 <HAL_RCC_GetSysClockFreq+0xa6>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80079c2:	4b4a      	ldr	r3, [pc, #296]	@ (8007aec <HAL_RCC_GetSysClockFreq+0x180>)
 80079c4:	685b      	ldr	r3, [r3, #4]
 80079c6:	099b      	lsrs	r3, r3, #6
 80079c8:	2200      	movs	r2, #0
 80079ca:	623b      	str	r3, [r7, #32]
 80079cc:	627a      	str	r2, [r7, #36]	@ 0x24
 80079ce:	6a3b      	ldr	r3, [r7, #32]
 80079d0:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80079d4:	2100      	movs	r1, #0
 80079d6:	4b47      	ldr	r3, [pc, #284]	@ (8007af4 <HAL_RCC_GetSysClockFreq+0x188>)
 80079d8:	fb03 f201 	mul.w	r2, r3, r1
 80079dc:	2300      	movs	r3, #0
 80079de:	fb00 f303 	mul.w	r3, r0, r3
 80079e2:	4413      	add	r3, r2
 80079e4:	4a43      	ldr	r2, [pc, #268]	@ (8007af4 <HAL_RCC_GetSysClockFreq+0x188>)
 80079e6:	fba0 2102 	umull	r2, r1, r0, r2
 80079ea:	62f9      	str	r1, [r7, #44]	@ 0x2c
 80079ec:	62ba      	str	r2, [r7, #40]	@ 0x28
 80079ee:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80079f0:	4413      	add	r3, r2
 80079f2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80079f4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80079f6:	2200      	movs	r2, #0
 80079f8:	61bb      	str	r3, [r7, #24]
 80079fa:	61fa      	str	r2, [r7, #28]
 80079fc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007a00:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8007a04:	f7f9 fb7a 	bl	80010fc <__aeabi_uldivmod>
 8007a08:	4602      	mov	r2, r0
 8007a0a:	460b      	mov	r3, r1
 8007a0c:	4613      	mov	r3, r2
 8007a0e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007a10:	e055      	b.n	8007abe <HAL_RCC_GetSysClockFreq+0x152>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007a12:	4b36      	ldr	r3, [pc, #216]	@ (8007aec <HAL_RCC_GetSysClockFreq+0x180>)
 8007a14:	685b      	ldr	r3, [r3, #4]
 8007a16:	099b      	lsrs	r3, r3, #6
 8007a18:	2200      	movs	r2, #0
 8007a1a:	613b      	str	r3, [r7, #16]
 8007a1c:	617a      	str	r2, [r7, #20]
 8007a1e:	693b      	ldr	r3, [r7, #16]
 8007a20:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8007a24:	f04f 0b00 	mov.w	fp, #0
 8007a28:	4652      	mov	r2, sl
 8007a2a:	465b      	mov	r3, fp
 8007a2c:	f04f 0000 	mov.w	r0, #0
 8007a30:	f04f 0100 	mov.w	r1, #0
 8007a34:	0159      	lsls	r1, r3, #5
 8007a36:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8007a3a:	0150      	lsls	r0, r2, #5
 8007a3c:	4602      	mov	r2, r0
 8007a3e:	460b      	mov	r3, r1
 8007a40:	ebb2 080a 	subs.w	r8, r2, sl
 8007a44:	eb63 090b 	sbc.w	r9, r3, fp
 8007a48:	f04f 0200 	mov.w	r2, #0
 8007a4c:	f04f 0300 	mov.w	r3, #0
 8007a50:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8007a54:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8007a58:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8007a5c:	ebb2 0408 	subs.w	r4, r2, r8
 8007a60:	eb63 0509 	sbc.w	r5, r3, r9
 8007a64:	f04f 0200 	mov.w	r2, #0
 8007a68:	f04f 0300 	mov.w	r3, #0
 8007a6c:	00eb      	lsls	r3, r5, #3
 8007a6e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8007a72:	00e2      	lsls	r2, r4, #3
 8007a74:	4614      	mov	r4, r2
 8007a76:	461d      	mov	r5, r3
 8007a78:	eb14 030a 	adds.w	r3, r4, sl
 8007a7c:	603b      	str	r3, [r7, #0]
 8007a7e:	eb45 030b 	adc.w	r3, r5, fp
 8007a82:	607b      	str	r3, [r7, #4]
 8007a84:	f04f 0200 	mov.w	r2, #0
 8007a88:	f04f 0300 	mov.w	r3, #0
 8007a8c:	e9d7 4500 	ldrd	r4, r5, [r7]
 8007a90:	4629      	mov	r1, r5
 8007a92:	028b      	lsls	r3, r1, #10
 8007a94:	4620      	mov	r0, r4
 8007a96:	4629      	mov	r1, r5
 8007a98:	4604      	mov	r4, r0
 8007a9a:	ea43 5394 	orr.w	r3, r3, r4, lsr #22
 8007a9e:	4601      	mov	r1, r0
 8007aa0:	028a      	lsls	r2, r1, #10
 8007aa2:	4610      	mov	r0, r2
 8007aa4:	4619      	mov	r1, r3
 8007aa6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007aa8:	2200      	movs	r2, #0
 8007aaa:	60bb      	str	r3, [r7, #8]
 8007aac:	60fa      	str	r2, [r7, #12]
 8007aae:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8007ab2:	f7f9 fb23 	bl	80010fc <__aeabi_uldivmod>
 8007ab6:	4602      	mov	r2, r0
 8007ab8:	460b      	mov	r3, r1
 8007aba:	4613      	mov	r3, r2
 8007abc:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8007abe:	4b0b      	ldr	r3, [pc, #44]	@ (8007aec <HAL_RCC_GetSysClockFreq+0x180>)
 8007ac0:	685b      	ldr	r3, [r3, #4]
 8007ac2:	0c1b      	lsrs	r3, r3, #16
 8007ac4:	f003 0303 	and.w	r3, r3, #3
 8007ac8:	3301      	adds	r3, #1
 8007aca:	005b      	lsls	r3, r3, #1
 8007acc:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco/pllp;
 8007ace:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8007ad0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ad2:	fbb2 f3f3 	udiv	r3, r2, r3
 8007ad6:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8007ad8:	e002      	b.n	8007ae0 <HAL_RCC_GetSysClockFreq+0x174>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8007ada:	4b05      	ldr	r3, [pc, #20]	@ (8007af0 <HAL_RCC_GetSysClockFreq+0x184>)
 8007adc:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8007ade:	bf00      	nop
    }
  }
  return sysclockfreq;
 8007ae0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8007ae2:	4618      	mov	r0, r3
 8007ae4:	3740      	adds	r7, #64	@ 0x40
 8007ae6:	46bd      	mov	sp, r7
 8007ae8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007aec:	40023800 	.word	0x40023800
 8007af0:	00f42400 	.word	0x00f42400
 8007af4:	017d7840 	.word	0x017d7840

08007af8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007af8:	b480      	push	{r7}
 8007afa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007afc:	4b02      	ldr	r3, [pc, #8]	@ (8007b08 <HAL_RCC_GetHCLKFreq+0x10>)
 8007afe:	681b      	ldr	r3, [r3, #0]
}
 8007b00:	4618      	mov	r0, r3
 8007b02:	46bd      	mov	sp, r7
 8007b04:	bc80      	pop	{r7}
 8007b06:	4770      	bx	lr
 8007b08:	2000000c 	.word	0x2000000c

08007b0c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007b0c:	b580      	push	{r7, lr}
 8007b0e:	b082      	sub	sp, #8
 8007b10:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> POSITION_VAL(RCC_CFGR_PPRE1)]);
 8007b12:	f7ff fff1 	bl	8007af8 <HAL_RCC_GetHCLKFreq>
 8007b16:	4601      	mov	r1, r0
 8007b18:	4b0b      	ldr	r3, [pc, #44]	@ (8007b48 <HAL_RCC_GetPCLK1Freq+0x3c>)
 8007b1a:	689b      	ldr	r3, [r3, #8]
 8007b1c:	f403 53e0 	and.w	r3, r3, #7168	@ 0x1c00
 8007b20:	f44f 52e0 	mov.w	r2, #7168	@ 0x1c00
 8007b24:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007b26:	687a      	ldr	r2, [r7, #4]
 8007b28:	fa92 f2a2 	rbit	r2, r2
 8007b2c:	603a      	str	r2, [r7, #0]
  return result;
 8007b2e:	683a      	ldr	r2, [r7, #0]
 8007b30:	fab2 f282 	clz	r2, r2
 8007b34:	b2d2      	uxtb	r2, r2
 8007b36:	40d3      	lsrs	r3, r2
 8007b38:	4a04      	ldr	r2, [pc, #16]	@ (8007b4c <HAL_RCC_GetPCLK1Freq+0x40>)
 8007b3a:	5cd3      	ldrb	r3, [r2, r3]
 8007b3c:	fa21 f303 	lsr.w	r3, r1, r3
}
 8007b40:	4618      	mov	r0, r3
 8007b42:	3708      	adds	r7, #8
 8007b44:	46bd      	mov	sp, r7
 8007b46:	bd80      	pop	{r7, pc}
 8007b48:	40023800 	.word	0x40023800
 8007b4c:	08008d2c 	.word	0x08008d2c

08007b50 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8007b50:	b580      	push	{r7, lr}
 8007b52:	b082      	sub	sp, #8
 8007b54:	af00      	add	r7, sp, #0
 8007b56:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007b58:	687b      	ldr	r3, [r7, #4]
 8007b5a:	2b00      	cmp	r3, #0
 8007b5c:	d101      	bne.n	8007b62 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8007b5e:	2301      	movs	r3, #1
 8007b60:	e041      	b.n	8007be6 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007b62:	687b      	ldr	r3, [r7, #4]
 8007b64:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007b68:	b2db      	uxtb	r3, r3
 8007b6a:	2b00      	cmp	r3, #0
 8007b6c:	d106      	bne.n	8007b7c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007b6e:	687b      	ldr	r3, [r7, #4]
 8007b70:	2200      	movs	r2, #0
 8007b72:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8007b76:	6878      	ldr	r0, [r7, #4]
 8007b78:	f7fc fae4 	bl	8004144 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007b7c:	687b      	ldr	r3, [r7, #4]
 8007b7e:	2202      	movs	r2, #2
 8007b80:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007b84:	687b      	ldr	r3, [r7, #4]
 8007b86:	681a      	ldr	r2, [r3, #0]
 8007b88:	687b      	ldr	r3, [r7, #4]
 8007b8a:	3304      	adds	r3, #4
 8007b8c:	4619      	mov	r1, r3
 8007b8e:	4610      	mov	r0, r2
 8007b90:	f000 fc22 	bl	80083d8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007b94:	687b      	ldr	r3, [r7, #4]
 8007b96:	2201      	movs	r2, #1
 8007b98:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	2201      	movs	r2, #1
 8007ba0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007ba4:	687b      	ldr	r3, [r7, #4]
 8007ba6:	2201      	movs	r2, #1
 8007ba8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007bac:	687b      	ldr	r3, [r7, #4]
 8007bae:	2201      	movs	r2, #1
 8007bb0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007bb4:	687b      	ldr	r3, [r7, #4]
 8007bb6:	2201      	movs	r2, #1
 8007bb8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007bbc:	687b      	ldr	r3, [r7, #4]
 8007bbe:	2201      	movs	r2, #1
 8007bc0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	2201      	movs	r2, #1
 8007bc8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8007bcc:	687b      	ldr	r3, [r7, #4]
 8007bce:	2201      	movs	r2, #1
 8007bd0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007bd4:	687b      	ldr	r3, [r7, #4]
 8007bd6:	2201      	movs	r2, #1
 8007bd8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007bdc:	687b      	ldr	r3, [r7, #4]
 8007bde:	2201      	movs	r2, #1
 8007be0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007be4:	2300      	movs	r3, #0
}
 8007be6:	4618      	mov	r0, r3
 8007be8:	3708      	adds	r7, #8
 8007bea:	46bd      	mov	sp, r7
 8007bec:	bd80      	pop	{r7, pc}
	...

08007bf0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007bf0:	b580      	push	{r7, lr}
 8007bf2:	b084      	sub	sp, #16
 8007bf4:	af00      	add	r7, sp, #0
 8007bf6:	6078      	str	r0, [r7, #4]
 8007bf8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8007bfa:	683b      	ldr	r3, [r7, #0]
 8007bfc:	2b00      	cmp	r3, #0
 8007bfe:	d109      	bne.n	8007c14 <HAL_TIM_PWM_Start+0x24>
 8007c00:	687b      	ldr	r3, [r7, #4]
 8007c02:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8007c06:	b2db      	uxtb	r3, r3
 8007c08:	2b01      	cmp	r3, #1
 8007c0a:	bf14      	ite	ne
 8007c0c:	2301      	movne	r3, #1
 8007c0e:	2300      	moveq	r3, #0
 8007c10:	b2db      	uxtb	r3, r3
 8007c12:	e022      	b.n	8007c5a <HAL_TIM_PWM_Start+0x6a>
 8007c14:	683b      	ldr	r3, [r7, #0]
 8007c16:	2b04      	cmp	r3, #4
 8007c18:	d109      	bne.n	8007c2e <HAL_TIM_PWM_Start+0x3e>
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8007c20:	b2db      	uxtb	r3, r3
 8007c22:	2b01      	cmp	r3, #1
 8007c24:	bf14      	ite	ne
 8007c26:	2301      	movne	r3, #1
 8007c28:	2300      	moveq	r3, #0
 8007c2a:	b2db      	uxtb	r3, r3
 8007c2c:	e015      	b.n	8007c5a <HAL_TIM_PWM_Start+0x6a>
 8007c2e:	683b      	ldr	r3, [r7, #0]
 8007c30:	2b08      	cmp	r3, #8
 8007c32:	d109      	bne.n	8007c48 <HAL_TIM_PWM_Start+0x58>
 8007c34:	687b      	ldr	r3, [r7, #4]
 8007c36:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8007c3a:	b2db      	uxtb	r3, r3
 8007c3c:	2b01      	cmp	r3, #1
 8007c3e:	bf14      	ite	ne
 8007c40:	2301      	movne	r3, #1
 8007c42:	2300      	moveq	r3, #0
 8007c44:	b2db      	uxtb	r3, r3
 8007c46:	e008      	b.n	8007c5a <HAL_TIM_PWM_Start+0x6a>
 8007c48:	687b      	ldr	r3, [r7, #4]
 8007c4a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007c4e:	b2db      	uxtb	r3, r3
 8007c50:	2b01      	cmp	r3, #1
 8007c52:	bf14      	ite	ne
 8007c54:	2301      	movne	r3, #1
 8007c56:	2300      	moveq	r3, #0
 8007c58:	b2db      	uxtb	r3, r3
 8007c5a:	2b00      	cmp	r3, #0
 8007c5c:	d001      	beq.n	8007c62 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8007c5e:	2301      	movs	r3, #1
 8007c60:	e07c      	b.n	8007d5c <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8007c62:	683b      	ldr	r3, [r7, #0]
 8007c64:	2b00      	cmp	r3, #0
 8007c66:	d104      	bne.n	8007c72 <HAL_TIM_PWM_Start+0x82>
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	2202      	movs	r2, #2
 8007c6c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007c70:	e013      	b.n	8007c9a <HAL_TIM_PWM_Start+0xaa>
 8007c72:	683b      	ldr	r3, [r7, #0]
 8007c74:	2b04      	cmp	r3, #4
 8007c76:	d104      	bne.n	8007c82 <HAL_TIM_PWM_Start+0x92>
 8007c78:	687b      	ldr	r3, [r7, #4]
 8007c7a:	2202      	movs	r2, #2
 8007c7c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007c80:	e00b      	b.n	8007c9a <HAL_TIM_PWM_Start+0xaa>
 8007c82:	683b      	ldr	r3, [r7, #0]
 8007c84:	2b08      	cmp	r3, #8
 8007c86:	d104      	bne.n	8007c92 <HAL_TIM_PWM_Start+0xa2>
 8007c88:	687b      	ldr	r3, [r7, #4]
 8007c8a:	2202      	movs	r2, #2
 8007c8c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007c90:	e003      	b.n	8007c9a <HAL_TIM_PWM_Start+0xaa>
 8007c92:	687b      	ldr	r3, [r7, #4]
 8007c94:	2202      	movs	r2, #2
 8007c96:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8007c9a:	687b      	ldr	r3, [r7, #4]
 8007c9c:	681b      	ldr	r3, [r3, #0]
 8007c9e:	2201      	movs	r2, #1
 8007ca0:	6839      	ldr	r1, [r7, #0]
 8007ca2:	4618      	mov	r0, r3
 8007ca4:	f000 fde2 	bl	800886c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	681b      	ldr	r3, [r3, #0]
 8007cac:	4a2d      	ldr	r2, [pc, #180]	@ (8007d64 <HAL_TIM_PWM_Start+0x174>)
 8007cae:	4293      	cmp	r3, r2
 8007cb0:	d004      	beq.n	8007cbc <HAL_TIM_PWM_Start+0xcc>
 8007cb2:	687b      	ldr	r3, [r7, #4]
 8007cb4:	681b      	ldr	r3, [r3, #0]
 8007cb6:	4a2c      	ldr	r2, [pc, #176]	@ (8007d68 <HAL_TIM_PWM_Start+0x178>)
 8007cb8:	4293      	cmp	r3, r2
 8007cba:	d101      	bne.n	8007cc0 <HAL_TIM_PWM_Start+0xd0>
 8007cbc:	2301      	movs	r3, #1
 8007cbe:	e000      	b.n	8007cc2 <HAL_TIM_PWM_Start+0xd2>
 8007cc0:	2300      	movs	r3, #0
 8007cc2:	2b00      	cmp	r3, #0
 8007cc4:	d007      	beq.n	8007cd6 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8007cc6:	687b      	ldr	r3, [r7, #4]
 8007cc8:	681b      	ldr	r3, [r3, #0]
 8007cca:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007ccc:	687b      	ldr	r3, [r7, #4]
 8007cce:	681b      	ldr	r3, [r3, #0]
 8007cd0:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8007cd4:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007cd6:	687b      	ldr	r3, [r7, #4]
 8007cd8:	681b      	ldr	r3, [r3, #0]
 8007cda:	4a22      	ldr	r2, [pc, #136]	@ (8007d64 <HAL_TIM_PWM_Start+0x174>)
 8007cdc:	4293      	cmp	r3, r2
 8007cde:	d022      	beq.n	8007d26 <HAL_TIM_PWM_Start+0x136>
 8007ce0:	687b      	ldr	r3, [r7, #4]
 8007ce2:	681b      	ldr	r3, [r3, #0]
 8007ce4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007ce8:	d01d      	beq.n	8007d26 <HAL_TIM_PWM_Start+0x136>
 8007cea:	687b      	ldr	r3, [r7, #4]
 8007cec:	681b      	ldr	r3, [r3, #0]
 8007cee:	4a1f      	ldr	r2, [pc, #124]	@ (8007d6c <HAL_TIM_PWM_Start+0x17c>)
 8007cf0:	4293      	cmp	r3, r2
 8007cf2:	d018      	beq.n	8007d26 <HAL_TIM_PWM_Start+0x136>
 8007cf4:	687b      	ldr	r3, [r7, #4]
 8007cf6:	681b      	ldr	r3, [r3, #0]
 8007cf8:	4a1d      	ldr	r2, [pc, #116]	@ (8007d70 <HAL_TIM_PWM_Start+0x180>)
 8007cfa:	4293      	cmp	r3, r2
 8007cfc:	d013      	beq.n	8007d26 <HAL_TIM_PWM_Start+0x136>
 8007cfe:	687b      	ldr	r3, [r7, #4]
 8007d00:	681b      	ldr	r3, [r3, #0]
 8007d02:	4a1c      	ldr	r2, [pc, #112]	@ (8007d74 <HAL_TIM_PWM_Start+0x184>)
 8007d04:	4293      	cmp	r3, r2
 8007d06:	d00e      	beq.n	8007d26 <HAL_TIM_PWM_Start+0x136>
 8007d08:	687b      	ldr	r3, [r7, #4]
 8007d0a:	681b      	ldr	r3, [r3, #0]
 8007d0c:	4a16      	ldr	r2, [pc, #88]	@ (8007d68 <HAL_TIM_PWM_Start+0x178>)
 8007d0e:	4293      	cmp	r3, r2
 8007d10:	d009      	beq.n	8007d26 <HAL_TIM_PWM_Start+0x136>
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	681b      	ldr	r3, [r3, #0]
 8007d16:	4a18      	ldr	r2, [pc, #96]	@ (8007d78 <HAL_TIM_PWM_Start+0x188>)
 8007d18:	4293      	cmp	r3, r2
 8007d1a:	d004      	beq.n	8007d26 <HAL_TIM_PWM_Start+0x136>
 8007d1c:	687b      	ldr	r3, [r7, #4]
 8007d1e:	681b      	ldr	r3, [r3, #0]
 8007d20:	4a16      	ldr	r2, [pc, #88]	@ (8007d7c <HAL_TIM_PWM_Start+0x18c>)
 8007d22:	4293      	cmp	r3, r2
 8007d24:	d111      	bne.n	8007d4a <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007d26:	687b      	ldr	r3, [r7, #4]
 8007d28:	681b      	ldr	r3, [r3, #0]
 8007d2a:	689b      	ldr	r3, [r3, #8]
 8007d2c:	f003 0307 	and.w	r3, r3, #7
 8007d30:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007d32:	68fb      	ldr	r3, [r7, #12]
 8007d34:	2b06      	cmp	r3, #6
 8007d36:	d010      	beq.n	8007d5a <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8007d38:	687b      	ldr	r3, [r7, #4]
 8007d3a:	681b      	ldr	r3, [r3, #0]
 8007d3c:	681a      	ldr	r2, [r3, #0]
 8007d3e:	687b      	ldr	r3, [r7, #4]
 8007d40:	681b      	ldr	r3, [r3, #0]
 8007d42:	f042 0201 	orr.w	r2, r2, #1
 8007d46:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007d48:	e007      	b.n	8007d5a <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007d4a:	687b      	ldr	r3, [r7, #4]
 8007d4c:	681b      	ldr	r3, [r3, #0]
 8007d4e:	681a      	ldr	r2, [r3, #0]
 8007d50:	687b      	ldr	r3, [r7, #4]
 8007d52:	681b      	ldr	r3, [r3, #0]
 8007d54:	f042 0201 	orr.w	r2, r2, #1
 8007d58:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007d5a:	2300      	movs	r3, #0
}
 8007d5c:	4618      	mov	r0, r3
 8007d5e:	3710      	adds	r7, #16
 8007d60:	46bd      	mov	sp, r7
 8007d62:	bd80      	pop	{r7, pc}
 8007d64:	40010000 	.word	0x40010000
 8007d68:	40010400 	.word	0x40010400
 8007d6c:	40000400 	.word	0x40000400
 8007d70:	40000800 	.word	0x40000800
 8007d74:	40000c00 	.word	0x40000c00
 8007d78:	40014000 	.word	0x40014000
 8007d7c:	40001800 	.word	0x40001800

08007d80 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8007d80:	b580      	push	{r7, lr}
 8007d82:	b086      	sub	sp, #24
 8007d84:	af00      	add	r7, sp, #0
 8007d86:	6078      	str	r0, [r7, #4]
 8007d88:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007d8a:	687b      	ldr	r3, [r7, #4]
 8007d8c:	2b00      	cmp	r3, #0
 8007d8e:	d101      	bne.n	8007d94 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8007d90:	2301      	movs	r3, #1
 8007d92:	e097      	b.n	8007ec4 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007d94:	687b      	ldr	r3, [r7, #4]
 8007d96:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007d9a:	b2db      	uxtb	r3, r3
 8007d9c:	2b00      	cmp	r3, #0
 8007d9e:	d106      	bne.n	8007dae <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007da0:	687b      	ldr	r3, [r7, #4]
 8007da2:	2200      	movs	r2, #0
 8007da4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8007da8:	6878      	ldr	r0, [r7, #4]
 8007daa:	f7fc f9f3 	bl	8004194 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007dae:	687b      	ldr	r3, [r7, #4]
 8007db0:	2202      	movs	r2, #2
 8007db2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8007db6:	687b      	ldr	r3, [r7, #4]
 8007db8:	681b      	ldr	r3, [r3, #0]
 8007dba:	689b      	ldr	r3, [r3, #8]
 8007dbc:	687a      	ldr	r2, [r7, #4]
 8007dbe:	6812      	ldr	r2, [r2, #0]
 8007dc0:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007dc4:	f023 0307 	bic.w	r3, r3, #7
 8007dc8:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007dca:	687b      	ldr	r3, [r7, #4]
 8007dcc:	681a      	ldr	r2, [r3, #0]
 8007dce:	687b      	ldr	r3, [r7, #4]
 8007dd0:	3304      	adds	r3, #4
 8007dd2:	4619      	mov	r1, r3
 8007dd4:	4610      	mov	r0, r2
 8007dd6:	f000 faff 	bl	80083d8 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007dda:	687b      	ldr	r3, [r7, #4]
 8007ddc:	681b      	ldr	r3, [r3, #0]
 8007dde:	689b      	ldr	r3, [r3, #8]
 8007de0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8007de2:	687b      	ldr	r3, [r7, #4]
 8007de4:	681b      	ldr	r3, [r3, #0]
 8007de6:	699b      	ldr	r3, [r3, #24]
 8007de8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8007dea:	687b      	ldr	r3, [r7, #4]
 8007dec:	681b      	ldr	r3, [r3, #0]
 8007dee:	6a1b      	ldr	r3, [r3, #32]
 8007df0:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8007df2:	683b      	ldr	r3, [r7, #0]
 8007df4:	681b      	ldr	r3, [r3, #0]
 8007df6:	697a      	ldr	r2, [r7, #20]
 8007df8:	4313      	orrs	r3, r2
 8007dfa:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8007dfc:	693b      	ldr	r3, [r7, #16]
 8007dfe:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007e02:	f023 0303 	bic.w	r3, r3, #3
 8007e06:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8007e08:	683b      	ldr	r3, [r7, #0]
 8007e0a:	689a      	ldr	r2, [r3, #8]
 8007e0c:	683b      	ldr	r3, [r7, #0]
 8007e0e:	699b      	ldr	r3, [r3, #24]
 8007e10:	021b      	lsls	r3, r3, #8
 8007e12:	4313      	orrs	r3, r2
 8007e14:	693a      	ldr	r2, [r7, #16]
 8007e16:	4313      	orrs	r3, r2
 8007e18:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8007e1a:	693b      	ldr	r3, [r7, #16]
 8007e1c:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8007e20:	f023 030c 	bic.w	r3, r3, #12
 8007e24:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8007e26:	693b      	ldr	r3, [r7, #16]
 8007e28:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8007e2c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007e30:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8007e32:	683b      	ldr	r3, [r7, #0]
 8007e34:	68da      	ldr	r2, [r3, #12]
 8007e36:	683b      	ldr	r3, [r7, #0]
 8007e38:	69db      	ldr	r3, [r3, #28]
 8007e3a:	021b      	lsls	r3, r3, #8
 8007e3c:	4313      	orrs	r3, r2
 8007e3e:	693a      	ldr	r2, [r7, #16]
 8007e40:	4313      	orrs	r3, r2
 8007e42:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8007e44:	683b      	ldr	r3, [r7, #0]
 8007e46:	691b      	ldr	r3, [r3, #16]
 8007e48:	011a      	lsls	r2, r3, #4
 8007e4a:	683b      	ldr	r3, [r7, #0]
 8007e4c:	6a1b      	ldr	r3, [r3, #32]
 8007e4e:	031b      	lsls	r3, r3, #12
 8007e50:	4313      	orrs	r3, r2
 8007e52:	693a      	ldr	r2, [r7, #16]
 8007e54:	4313      	orrs	r3, r2
 8007e56:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8007e58:	68fb      	ldr	r3, [r7, #12]
 8007e5a:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 8007e5e:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8007e60:	68fb      	ldr	r3, [r7, #12]
 8007e62:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 8007e66:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8007e68:	683b      	ldr	r3, [r7, #0]
 8007e6a:	685a      	ldr	r2, [r3, #4]
 8007e6c:	683b      	ldr	r3, [r7, #0]
 8007e6e:	695b      	ldr	r3, [r3, #20]
 8007e70:	011b      	lsls	r3, r3, #4
 8007e72:	4313      	orrs	r3, r2
 8007e74:	68fa      	ldr	r2, [r7, #12]
 8007e76:	4313      	orrs	r3, r2
 8007e78:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8007e7a:	687b      	ldr	r3, [r7, #4]
 8007e7c:	681b      	ldr	r3, [r3, #0]
 8007e7e:	697a      	ldr	r2, [r7, #20]
 8007e80:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8007e82:	687b      	ldr	r3, [r7, #4]
 8007e84:	681b      	ldr	r3, [r3, #0]
 8007e86:	693a      	ldr	r2, [r7, #16]
 8007e88:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8007e8a:	687b      	ldr	r3, [r7, #4]
 8007e8c:	681b      	ldr	r3, [r3, #0]
 8007e8e:	68fa      	ldr	r2, [r7, #12]
 8007e90:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007e92:	687b      	ldr	r3, [r7, #4]
 8007e94:	2201      	movs	r2, #1
 8007e96:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8007e9a:	687b      	ldr	r3, [r7, #4]
 8007e9c:	2201      	movs	r2, #1
 8007e9e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8007ea2:	687b      	ldr	r3, [r7, #4]
 8007ea4:	2201      	movs	r2, #1
 8007ea6:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8007eaa:	687b      	ldr	r3, [r7, #4]
 8007eac:	2201      	movs	r2, #1
 8007eae:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8007eb2:	687b      	ldr	r3, [r7, #4]
 8007eb4:	2201      	movs	r2, #1
 8007eb6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007eba:	687b      	ldr	r3, [r7, #4]
 8007ebc:	2201      	movs	r2, #1
 8007ebe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007ec2:	2300      	movs	r3, #0
}
 8007ec4:	4618      	mov	r0, r3
 8007ec6:	3718      	adds	r7, #24
 8007ec8:	46bd      	mov	sp, r7
 8007eca:	bd80      	pop	{r7, pc}

08007ecc <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007ecc:	b580      	push	{r7, lr}
 8007ece:	b084      	sub	sp, #16
 8007ed0:	af00      	add	r7, sp, #0
 8007ed2:	6078      	str	r0, [r7, #4]
 8007ed4:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8007ed6:	687b      	ldr	r3, [r7, #4]
 8007ed8:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8007edc:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8007ede:	687b      	ldr	r3, [r7, #4]
 8007ee0:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8007ee4:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8007ee6:	687b      	ldr	r3, [r7, #4]
 8007ee8:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8007eec:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8007eee:	687b      	ldr	r3, [r7, #4]
 8007ef0:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8007ef4:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8007ef6:	683b      	ldr	r3, [r7, #0]
 8007ef8:	2b00      	cmp	r3, #0
 8007efa:	d110      	bne.n	8007f1e <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8007efc:	7bfb      	ldrb	r3, [r7, #15]
 8007efe:	2b01      	cmp	r3, #1
 8007f00:	d102      	bne.n	8007f08 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8007f02:	7b7b      	ldrb	r3, [r7, #13]
 8007f04:	2b01      	cmp	r3, #1
 8007f06:	d001      	beq.n	8007f0c <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8007f08:	2301      	movs	r3, #1
 8007f0a:	e069      	b.n	8007fe0 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8007f0c:	687b      	ldr	r3, [r7, #4]
 8007f0e:	2202      	movs	r2, #2
 8007f10:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8007f14:	687b      	ldr	r3, [r7, #4]
 8007f16:	2202      	movs	r2, #2
 8007f18:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007f1c:	e031      	b.n	8007f82 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8007f1e:	683b      	ldr	r3, [r7, #0]
 8007f20:	2b04      	cmp	r3, #4
 8007f22:	d110      	bne.n	8007f46 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8007f24:	7bbb      	ldrb	r3, [r7, #14]
 8007f26:	2b01      	cmp	r3, #1
 8007f28:	d102      	bne.n	8007f30 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8007f2a:	7b3b      	ldrb	r3, [r7, #12]
 8007f2c:	2b01      	cmp	r3, #1
 8007f2e:	d001      	beq.n	8007f34 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8007f30:	2301      	movs	r3, #1
 8007f32:	e055      	b.n	8007fe0 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8007f34:	687b      	ldr	r3, [r7, #4]
 8007f36:	2202      	movs	r2, #2
 8007f38:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8007f3c:	687b      	ldr	r3, [r7, #4]
 8007f3e:	2202      	movs	r2, #2
 8007f40:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8007f44:	e01d      	b.n	8007f82 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8007f46:	7bfb      	ldrb	r3, [r7, #15]
 8007f48:	2b01      	cmp	r3, #1
 8007f4a:	d108      	bne.n	8007f5e <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8007f4c:	7bbb      	ldrb	r3, [r7, #14]
 8007f4e:	2b01      	cmp	r3, #1
 8007f50:	d105      	bne.n	8007f5e <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8007f52:	7b7b      	ldrb	r3, [r7, #13]
 8007f54:	2b01      	cmp	r3, #1
 8007f56:	d102      	bne.n	8007f5e <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8007f58:	7b3b      	ldrb	r3, [r7, #12]
 8007f5a:	2b01      	cmp	r3, #1
 8007f5c:	d001      	beq.n	8007f62 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8007f5e:	2301      	movs	r3, #1
 8007f60:	e03e      	b.n	8007fe0 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8007f62:	687b      	ldr	r3, [r7, #4]
 8007f64:	2202      	movs	r2, #2
 8007f66:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8007f6a:	687b      	ldr	r3, [r7, #4]
 8007f6c:	2202      	movs	r2, #2
 8007f6e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8007f72:	687b      	ldr	r3, [r7, #4]
 8007f74:	2202      	movs	r2, #2
 8007f76:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8007f7a:	687b      	ldr	r3, [r7, #4]
 8007f7c:	2202      	movs	r2, #2
 8007f7e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8007f82:	683b      	ldr	r3, [r7, #0]
 8007f84:	2b00      	cmp	r3, #0
 8007f86:	d003      	beq.n	8007f90 <HAL_TIM_Encoder_Start+0xc4>
 8007f88:	683b      	ldr	r3, [r7, #0]
 8007f8a:	2b04      	cmp	r3, #4
 8007f8c:	d008      	beq.n	8007fa0 <HAL_TIM_Encoder_Start+0xd4>
 8007f8e:	e00f      	b.n	8007fb0 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8007f90:	687b      	ldr	r3, [r7, #4]
 8007f92:	681b      	ldr	r3, [r3, #0]
 8007f94:	2201      	movs	r2, #1
 8007f96:	2100      	movs	r1, #0
 8007f98:	4618      	mov	r0, r3
 8007f9a:	f000 fc67 	bl	800886c <TIM_CCxChannelCmd>
      break;
 8007f9e:	e016      	b.n	8007fce <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8007fa0:	687b      	ldr	r3, [r7, #4]
 8007fa2:	681b      	ldr	r3, [r3, #0]
 8007fa4:	2201      	movs	r2, #1
 8007fa6:	2104      	movs	r1, #4
 8007fa8:	4618      	mov	r0, r3
 8007faa:	f000 fc5f 	bl	800886c <TIM_CCxChannelCmd>
      break;
 8007fae:	e00e      	b.n	8007fce <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8007fb0:	687b      	ldr	r3, [r7, #4]
 8007fb2:	681b      	ldr	r3, [r3, #0]
 8007fb4:	2201      	movs	r2, #1
 8007fb6:	2100      	movs	r1, #0
 8007fb8:	4618      	mov	r0, r3
 8007fba:	f000 fc57 	bl	800886c <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8007fbe:	687b      	ldr	r3, [r7, #4]
 8007fc0:	681b      	ldr	r3, [r3, #0]
 8007fc2:	2201      	movs	r2, #1
 8007fc4:	2104      	movs	r1, #4
 8007fc6:	4618      	mov	r0, r3
 8007fc8:	f000 fc50 	bl	800886c <TIM_CCxChannelCmd>
      break;
 8007fcc:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8007fce:	687b      	ldr	r3, [r7, #4]
 8007fd0:	681b      	ldr	r3, [r3, #0]
 8007fd2:	681a      	ldr	r2, [r3, #0]
 8007fd4:	687b      	ldr	r3, [r7, #4]
 8007fd6:	681b      	ldr	r3, [r3, #0]
 8007fd8:	f042 0201 	orr.w	r2, r2, #1
 8007fdc:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8007fde:	2300      	movs	r3, #0
}
 8007fe0:	4618      	mov	r0, r3
 8007fe2:	3710      	adds	r7, #16
 8007fe4:	46bd      	mov	sp, r7
 8007fe6:	bd80      	pop	{r7, pc}

08007fe8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007fe8:	b580      	push	{r7, lr}
 8007fea:	b082      	sub	sp, #8
 8007fec:	af00      	add	r7, sp, #0
 8007fee:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8007ff0:	687b      	ldr	r3, [r7, #4]
 8007ff2:	681b      	ldr	r3, [r3, #0]
 8007ff4:	691b      	ldr	r3, [r3, #16]
 8007ff6:	f003 0302 	and.w	r3, r3, #2
 8007ffa:	2b02      	cmp	r3, #2
 8007ffc:	d122      	bne.n	8008044 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8007ffe:	687b      	ldr	r3, [r7, #4]
 8008000:	681b      	ldr	r3, [r3, #0]
 8008002:	68db      	ldr	r3, [r3, #12]
 8008004:	f003 0302 	and.w	r3, r3, #2
 8008008:	2b02      	cmp	r3, #2
 800800a:	d11b      	bne.n	8008044 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800800c:	687b      	ldr	r3, [r7, #4]
 800800e:	681b      	ldr	r3, [r3, #0]
 8008010:	f06f 0202 	mvn.w	r2, #2
 8008014:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008016:	687b      	ldr	r3, [r7, #4]
 8008018:	2201      	movs	r2, #1
 800801a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800801c:	687b      	ldr	r3, [r7, #4]
 800801e:	681b      	ldr	r3, [r3, #0]
 8008020:	699b      	ldr	r3, [r3, #24]
 8008022:	f003 0303 	and.w	r3, r3, #3
 8008026:	2b00      	cmp	r3, #0
 8008028:	d003      	beq.n	8008032 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800802a:	6878      	ldr	r0, [r7, #4]
 800802c:	f000 f9b8 	bl	80083a0 <HAL_TIM_IC_CaptureCallback>
 8008030:	e005      	b.n	800803e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8008032:	6878      	ldr	r0, [r7, #4]
 8008034:	f000 f9ab 	bl	800838e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008038:	6878      	ldr	r0, [r7, #4]
 800803a:	f000 f9ba 	bl	80083b2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800803e:	687b      	ldr	r3, [r7, #4]
 8008040:	2200      	movs	r2, #0
 8008042:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8008044:	687b      	ldr	r3, [r7, #4]
 8008046:	681b      	ldr	r3, [r3, #0]
 8008048:	691b      	ldr	r3, [r3, #16]
 800804a:	f003 0304 	and.w	r3, r3, #4
 800804e:	2b04      	cmp	r3, #4
 8008050:	d122      	bne.n	8008098 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8008052:	687b      	ldr	r3, [r7, #4]
 8008054:	681b      	ldr	r3, [r3, #0]
 8008056:	68db      	ldr	r3, [r3, #12]
 8008058:	f003 0304 	and.w	r3, r3, #4
 800805c:	2b04      	cmp	r3, #4
 800805e:	d11b      	bne.n	8008098 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8008060:	687b      	ldr	r3, [r7, #4]
 8008062:	681b      	ldr	r3, [r3, #0]
 8008064:	f06f 0204 	mvn.w	r2, #4
 8008068:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800806a:	687b      	ldr	r3, [r7, #4]
 800806c:	2202      	movs	r2, #2
 800806e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8008070:	687b      	ldr	r3, [r7, #4]
 8008072:	681b      	ldr	r3, [r3, #0]
 8008074:	699b      	ldr	r3, [r3, #24]
 8008076:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800807a:	2b00      	cmp	r3, #0
 800807c:	d003      	beq.n	8008086 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800807e:	6878      	ldr	r0, [r7, #4]
 8008080:	f000 f98e 	bl	80083a0 <HAL_TIM_IC_CaptureCallback>
 8008084:	e005      	b.n	8008092 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008086:	6878      	ldr	r0, [r7, #4]
 8008088:	f000 f981 	bl	800838e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800808c:	6878      	ldr	r0, [r7, #4]
 800808e:	f000 f990 	bl	80083b2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008092:	687b      	ldr	r3, [r7, #4]
 8008094:	2200      	movs	r2, #0
 8008096:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8008098:	687b      	ldr	r3, [r7, #4]
 800809a:	681b      	ldr	r3, [r3, #0]
 800809c:	691b      	ldr	r3, [r3, #16]
 800809e:	f003 0308 	and.w	r3, r3, #8
 80080a2:	2b08      	cmp	r3, #8
 80080a4:	d122      	bne.n	80080ec <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80080a6:	687b      	ldr	r3, [r7, #4]
 80080a8:	681b      	ldr	r3, [r3, #0]
 80080aa:	68db      	ldr	r3, [r3, #12]
 80080ac:	f003 0308 	and.w	r3, r3, #8
 80080b0:	2b08      	cmp	r3, #8
 80080b2:	d11b      	bne.n	80080ec <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80080b4:	687b      	ldr	r3, [r7, #4]
 80080b6:	681b      	ldr	r3, [r3, #0]
 80080b8:	f06f 0208 	mvn.w	r2, #8
 80080bc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80080be:	687b      	ldr	r3, [r7, #4]
 80080c0:	2204      	movs	r2, #4
 80080c2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80080c4:	687b      	ldr	r3, [r7, #4]
 80080c6:	681b      	ldr	r3, [r3, #0]
 80080c8:	69db      	ldr	r3, [r3, #28]
 80080ca:	f003 0303 	and.w	r3, r3, #3
 80080ce:	2b00      	cmp	r3, #0
 80080d0:	d003      	beq.n	80080da <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80080d2:	6878      	ldr	r0, [r7, #4]
 80080d4:	f000 f964 	bl	80083a0 <HAL_TIM_IC_CaptureCallback>
 80080d8:	e005      	b.n	80080e6 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80080da:	6878      	ldr	r0, [r7, #4]
 80080dc:	f000 f957 	bl	800838e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80080e0:	6878      	ldr	r0, [r7, #4]
 80080e2:	f000 f966 	bl	80083b2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80080e6:	687b      	ldr	r3, [r7, #4]
 80080e8:	2200      	movs	r2, #0
 80080ea:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80080ec:	687b      	ldr	r3, [r7, #4]
 80080ee:	681b      	ldr	r3, [r3, #0]
 80080f0:	691b      	ldr	r3, [r3, #16]
 80080f2:	f003 0310 	and.w	r3, r3, #16
 80080f6:	2b10      	cmp	r3, #16
 80080f8:	d122      	bne.n	8008140 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80080fa:	687b      	ldr	r3, [r7, #4]
 80080fc:	681b      	ldr	r3, [r3, #0]
 80080fe:	68db      	ldr	r3, [r3, #12]
 8008100:	f003 0310 	and.w	r3, r3, #16
 8008104:	2b10      	cmp	r3, #16
 8008106:	d11b      	bne.n	8008140 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8008108:	687b      	ldr	r3, [r7, #4]
 800810a:	681b      	ldr	r3, [r3, #0]
 800810c:	f06f 0210 	mvn.w	r2, #16
 8008110:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8008112:	687b      	ldr	r3, [r7, #4]
 8008114:	2208      	movs	r2, #8
 8008116:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8008118:	687b      	ldr	r3, [r7, #4]
 800811a:	681b      	ldr	r3, [r3, #0]
 800811c:	69db      	ldr	r3, [r3, #28]
 800811e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008122:	2b00      	cmp	r3, #0
 8008124:	d003      	beq.n	800812e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008126:	6878      	ldr	r0, [r7, #4]
 8008128:	f000 f93a 	bl	80083a0 <HAL_TIM_IC_CaptureCallback>
 800812c:	e005      	b.n	800813a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800812e:	6878      	ldr	r0, [r7, #4]
 8008130:	f000 f92d 	bl	800838e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008134:	6878      	ldr	r0, [r7, #4]
 8008136:	f000 f93c 	bl	80083b2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800813a:	687b      	ldr	r3, [r7, #4]
 800813c:	2200      	movs	r2, #0
 800813e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8008140:	687b      	ldr	r3, [r7, #4]
 8008142:	681b      	ldr	r3, [r3, #0]
 8008144:	691b      	ldr	r3, [r3, #16]
 8008146:	f003 0301 	and.w	r3, r3, #1
 800814a:	2b01      	cmp	r3, #1
 800814c:	d10e      	bne.n	800816c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800814e:	687b      	ldr	r3, [r7, #4]
 8008150:	681b      	ldr	r3, [r3, #0]
 8008152:	68db      	ldr	r3, [r3, #12]
 8008154:	f003 0301 	and.w	r3, r3, #1
 8008158:	2b01      	cmp	r3, #1
 800815a:	d107      	bne.n	800816c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800815c:	687b      	ldr	r3, [r7, #4]
 800815e:	681b      	ldr	r3, [r3, #0]
 8008160:	f06f 0201 	mvn.w	r2, #1
 8008164:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8008166:	6878      	ldr	r0, [r7, #4]
 8008168:	f000 f908 	bl	800837c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800816c:	687b      	ldr	r3, [r7, #4]
 800816e:	681b      	ldr	r3, [r3, #0]
 8008170:	691b      	ldr	r3, [r3, #16]
 8008172:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008176:	2b80      	cmp	r3, #128	@ 0x80
 8008178:	d10e      	bne.n	8008198 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800817a:	687b      	ldr	r3, [r7, #4]
 800817c:	681b      	ldr	r3, [r3, #0]
 800817e:	68db      	ldr	r3, [r3, #12]
 8008180:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008184:	2b80      	cmp	r3, #128	@ 0x80
 8008186:	d107      	bne.n	8008198 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8008188:	687b      	ldr	r3, [r7, #4]
 800818a:	681b      	ldr	r3, [r3, #0]
 800818c:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8008190:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8008192:	6878      	ldr	r0, [r7, #4]
 8008194:	f000 fc62 	bl	8008a5c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8008198:	687b      	ldr	r3, [r7, #4]
 800819a:	681b      	ldr	r3, [r3, #0]
 800819c:	691b      	ldr	r3, [r3, #16]
 800819e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80081a2:	2b40      	cmp	r3, #64	@ 0x40
 80081a4:	d10e      	bne.n	80081c4 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80081a6:	687b      	ldr	r3, [r7, #4]
 80081a8:	681b      	ldr	r3, [r3, #0]
 80081aa:	68db      	ldr	r3, [r3, #12]
 80081ac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80081b0:	2b40      	cmp	r3, #64	@ 0x40
 80081b2:	d107      	bne.n	80081c4 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80081b4:	687b      	ldr	r3, [r7, #4]
 80081b6:	681b      	ldr	r3, [r3, #0]
 80081b8:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80081bc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80081be:	6878      	ldr	r0, [r7, #4]
 80081c0:	f000 f900 	bl	80083c4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80081c4:	687b      	ldr	r3, [r7, #4]
 80081c6:	681b      	ldr	r3, [r3, #0]
 80081c8:	691b      	ldr	r3, [r3, #16]
 80081ca:	f003 0320 	and.w	r3, r3, #32
 80081ce:	2b20      	cmp	r3, #32
 80081d0:	d10e      	bne.n	80081f0 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80081d2:	687b      	ldr	r3, [r7, #4]
 80081d4:	681b      	ldr	r3, [r3, #0]
 80081d6:	68db      	ldr	r3, [r3, #12]
 80081d8:	f003 0320 	and.w	r3, r3, #32
 80081dc:	2b20      	cmp	r3, #32
 80081de:	d107      	bne.n	80081f0 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80081e0:	687b      	ldr	r3, [r7, #4]
 80081e2:	681b      	ldr	r3, [r3, #0]
 80081e4:	f06f 0220 	mvn.w	r2, #32
 80081e8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80081ea:	6878      	ldr	r0, [r7, #4]
 80081ec:	f000 fc2d 	bl	8008a4a <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80081f0:	bf00      	nop
 80081f2:	3708      	adds	r7, #8
 80081f4:	46bd      	mov	sp, r7
 80081f6:	bd80      	pop	{r7, pc}

080081f8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80081f8:	b580      	push	{r7, lr}
 80081fa:	b086      	sub	sp, #24
 80081fc:	af00      	add	r7, sp, #0
 80081fe:	60f8      	str	r0, [r7, #12]
 8008200:	60b9      	str	r1, [r7, #8]
 8008202:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008204:	2300      	movs	r3, #0
 8008206:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8008208:	68fb      	ldr	r3, [r7, #12]
 800820a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800820e:	2b01      	cmp	r3, #1
 8008210:	d101      	bne.n	8008216 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8008212:	2302      	movs	r3, #2
 8008214:	e0ae      	b.n	8008374 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8008216:	68fb      	ldr	r3, [r7, #12]
 8008218:	2201      	movs	r2, #1
 800821a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800821e:	687b      	ldr	r3, [r7, #4]
 8008220:	2b0c      	cmp	r3, #12
 8008222:	f200 809f 	bhi.w	8008364 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8008226:	a201      	add	r2, pc, #4	@ (adr r2, 800822c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8008228:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800822c:	08008261 	.word	0x08008261
 8008230:	08008365 	.word	0x08008365
 8008234:	08008365 	.word	0x08008365
 8008238:	08008365 	.word	0x08008365
 800823c:	080082a1 	.word	0x080082a1
 8008240:	08008365 	.word	0x08008365
 8008244:	08008365 	.word	0x08008365
 8008248:	08008365 	.word	0x08008365
 800824c:	080082e3 	.word	0x080082e3
 8008250:	08008365 	.word	0x08008365
 8008254:	08008365 	.word	0x08008365
 8008258:	08008365 	.word	0x08008365
 800825c:	08008323 	.word	0x08008323
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8008260:	68fb      	ldr	r3, [r7, #12]
 8008262:	681b      	ldr	r3, [r3, #0]
 8008264:	68b9      	ldr	r1, [r7, #8]
 8008266:	4618      	mov	r0, r3
 8008268:	f000 f954 	bl	8008514 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800826c:	68fb      	ldr	r3, [r7, #12]
 800826e:	681b      	ldr	r3, [r3, #0]
 8008270:	699a      	ldr	r2, [r3, #24]
 8008272:	68fb      	ldr	r3, [r7, #12]
 8008274:	681b      	ldr	r3, [r3, #0]
 8008276:	f042 0208 	orr.w	r2, r2, #8
 800827a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800827c:	68fb      	ldr	r3, [r7, #12]
 800827e:	681b      	ldr	r3, [r3, #0]
 8008280:	699a      	ldr	r2, [r3, #24]
 8008282:	68fb      	ldr	r3, [r7, #12]
 8008284:	681b      	ldr	r3, [r3, #0]
 8008286:	f022 0204 	bic.w	r2, r2, #4
 800828a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800828c:	68fb      	ldr	r3, [r7, #12]
 800828e:	681b      	ldr	r3, [r3, #0]
 8008290:	6999      	ldr	r1, [r3, #24]
 8008292:	68bb      	ldr	r3, [r7, #8]
 8008294:	691a      	ldr	r2, [r3, #16]
 8008296:	68fb      	ldr	r3, [r7, #12]
 8008298:	681b      	ldr	r3, [r3, #0]
 800829a:	430a      	orrs	r2, r1
 800829c:	619a      	str	r2, [r3, #24]
      break;
 800829e:	e064      	b.n	800836a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80082a0:	68fb      	ldr	r3, [r7, #12]
 80082a2:	681b      	ldr	r3, [r3, #0]
 80082a4:	68b9      	ldr	r1, [r7, #8]
 80082a6:	4618      	mov	r0, r3
 80082a8:	f000 f9a4 	bl	80085f4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80082ac:	68fb      	ldr	r3, [r7, #12]
 80082ae:	681b      	ldr	r3, [r3, #0]
 80082b0:	699a      	ldr	r2, [r3, #24]
 80082b2:	68fb      	ldr	r3, [r7, #12]
 80082b4:	681b      	ldr	r3, [r3, #0]
 80082b6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80082ba:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80082bc:	68fb      	ldr	r3, [r7, #12]
 80082be:	681b      	ldr	r3, [r3, #0]
 80082c0:	699a      	ldr	r2, [r3, #24]
 80082c2:	68fb      	ldr	r3, [r7, #12]
 80082c4:	681b      	ldr	r3, [r3, #0]
 80082c6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80082ca:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80082cc:	68fb      	ldr	r3, [r7, #12]
 80082ce:	681b      	ldr	r3, [r3, #0]
 80082d0:	6999      	ldr	r1, [r3, #24]
 80082d2:	68bb      	ldr	r3, [r7, #8]
 80082d4:	691b      	ldr	r3, [r3, #16]
 80082d6:	021a      	lsls	r2, r3, #8
 80082d8:	68fb      	ldr	r3, [r7, #12]
 80082da:	681b      	ldr	r3, [r3, #0]
 80082dc:	430a      	orrs	r2, r1
 80082de:	619a      	str	r2, [r3, #24]
      break;
 80082e0:	e043      	b.n	800836a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80082e2:	68fb      	ldr	r3, [r7, #12]
 80082e4:	681b      	ldr	r3, [r3, #0]
 80082e6:	68b9      	ldr	r1, [r7, #8]
 80082e8:	4618      	mov	r0, r3
 80082ea:	f000 f9f7 	bl	80086dc <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80082ee:	68fb      	ldr	r3, [r7, #12]
 80082f0:	681b      	ldr	r3, [r3, #0]
 80082f2:	69da      	ldr	r2, [r3, #28]
 80082f4:	68fb      	ldr	r3, [r7, #12]
 80082f6:	681b      	ldr	r3, [r3, #0]
 80082f8:	f042 0208 	orr.w	r2, r2, #8
 80082fc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80082fe:	68fb      	ldr	r3, [r7, #12]
 8008300:	681b      	ldr	r3, [r3, #0]
 8008302:	69da      	ldr	r2, [r3, #28]
 8008304:	68fb      	ldr	r3, [r7, #12]
 8008306:	681b      	ldr	r3, [r3, #0]
 8008308:	f022 0204 	bic.w	r2, r2, #4
 800830c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800830e:	68fb      	ldr	r3, [r7, #12]
 8008310:	681b      	ldr	r3, [r3, #0]
 8008312:	69d9      	ldr	r1, [r3, #28]
 8008314:	68bb      	ldr	r3, [r7, #8]
 8008316:	691a      	ldr	r2, [r3, #16]
 8008318:	68fb      	ldr	r3, [r7, #12]
 800831a:	681b      	ldr	r3, [r3, #0]
 800831c:	430a      	orrs	r2, r1
 800831e:	61da      	str	r2, [r3, #28]
      break;
 8008320:	e023      	b.n	800836a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8008322:	68fb      	ldr	r3, [r7, #12]
 8008324:	681b      	ldr	r3, [r3, #0]
 8008326:	68b9      	ldr	r1, [r7, #8]
 8008328:	4618      	mov	r0, r3
 800832a:	f000 fa4b 	bl	80087c4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800832e:	68fb      	ldr	r3, [r7, #12]
 8008330:	681b      	ldr	r3, [r3, #0]
 8008332:	69da      	ldr	r2, [r3, #28]
 8008334:	68fb      	ldr	r3, [r7, #12]
 8008336:	681b      	ldr	r3, [r3, #0]
 8008338:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800833c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800833e:	68fb      	ldr	r3, [r7, #12]
 8008340:	681b      	ldr	r3, [r3, #0]
 8008342:	69da      	ldr	r2, [r3, #28]
 8008344:	68fb      	ldr	r3, [r7, #12]
 8008346:	681b      	ldr	r3, [r3, #0]
 8008348:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800834c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800834e:	68fb      	ldr	r3, [r7, #12]
 8008350:	681b      	ldr	r3, [r3, #0]
 8008352:	69d9      	ldr	r1, [r3, #28]
 8008354:	68bb      	ldr	r3, [r7, #8]
 8008356:	691b      	ldr	r3, [r3, #16]
 8008358:	021a      	lsls	r2, r3, #8
 800835a:	68fb      	ldr	r3, [r7, #12]
 800835c:	681b      	ldr	r3, [r3, #0]
 800835e:	430a      	orrs	r2, r1
 8008360:	61da      	str	r2, [r3, #28]
      break;
 8008362:	e002      	b.n	800836a <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8008364:	2301      	movs	r3, #1
 8008366:	75fb      	strb	r3, [r7, #23]
      break;
 8008368:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800836a:	68fb      	ldr	r3, [r7, #12]
 800836c:	2200      	movs	r2, #0
 800836e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8008372:	7dfb      	ldrb	r3, [r7, #23]
}
 8008374:	4618      	mov	r0, r3
 8008376:	3718      	adds	r7, #24
 8008378:	46bd      	mov	sp, r7
 800837a:	bd80      	pop	{r7, pc}

0800837c <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800837c:	b480      	push	{r7}
 800837e:	b083      	sub	sp, #12
 8008380:	af00      	add	r7, sp, #0
 8008382:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8008384:	bf00      	nop
 8008386:	370c      	adds	r7, #12
 8008388:	46bd      	mov	sp, r7
 800838a:	bc80      	pop	{r7}
 800838c:	4770      	bx	lr

0800838e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800838e:	b480      	push	{r7}
 8008390:	b083      	sub	sp, #12
 8008392:	af00      	add	r7, sp, #0
 8008394:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8008396:	bf00      	nop
 8008398:	370c      	adds	r7, #12
 800839a:	46bd      	mov	sp, r7
 800839c:	bc80      	pop	{r7}
 800839e:	4770      	bx	lr

080083a0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80083a0:	b480      	push	{r7}
 80083a2:	b083      	sub	sp, #12
 80083a4:	af00      	add	r7, sp, #0
 80083a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80083a8:	bf00      	nop
 80083aa:	370c      	adds	r7, #12
 80083ac:	46bd      	mov	sp, r7
 80083ae:	bc80      	pop	{r7}
 80083b0:	4770      	bx	lr

080083b2 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80083b2:	b480      	push	{r7}
 80083b4:	b083      	sub	sp, #12
 80083b6:	af00      	add	r7, sp, #0
 80083b8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80083ba:	bf00      	nop
 80083bc:	370c      	adds	r7, #12
 80083be:	46bd      	mov	sp, r7
 80083c0:	bc80      	pop	{r7}
 80083c2:	4770      	bx	lr

080083c4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80083c4:	b480      	push	{r7}
 80083c6:	b083      	sub	sp, #12
 80083c8:	af00      	add	r7, sp, #0
 80083ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80083cc:	bf00      	nop
 80083ce:	370c      	adds	r7, #12
 80083d0:	46bd      	mov	sp, r7
 80083d2:	bc80      	pop	{r7}
 80083d4:	4770      	bx	lr
	...

080083d8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80083d8:	b480      	push	{r7}
 80083da:	b085      	sub	sp, #20
 80083dc:	af00      	add	r7, sp, #0
 80083de:	6078      	str	r0, [r7, #4]
 80083e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80083e2:	687b      	ldr	r3, [r7, #4]
 80083e4:	681b      	ldr	r3, [r3, #0]
 80083e6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80083e8:	687b      	ldr	r3, [r7, #4]
 80083ea:	4a3f      	ldr	r2, [pc, #252]	@ (80084e8 <TIM_Base_SetConfig+0x110>)
 80083ec:	4293      	cmp	r3, r2
 80083ee:	d013      	beq.n	8008418 <TIM_Base_SetConfig+0x40>
 80083f0:	687b      	ldr	r3, [r7, #4]
 80083f2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80083f6:	d00f      	beq.n	8008418 <TIM_Base_SetConfig+0x40>
 80083f8:	687b      	ldr	r3, [r7, #4]
 80083fa:	4a3c      	ldr	r2, [pc, #240]	@ (80084ec <TIM_Base_SetConfig+0x114>)
 80083fc:	4293      	cmp	r3, r2
 80083fe:	d00b      	beq.n	8008418 <TIM_Base_SetConfig+0x40>
 8008400:	687b      	ldr	r3, [r7, #4]
 8008402:	4a3b      	ldr	r2, [pc, #236]	@ (80084f0 <TIM_Base_SetConfig+0x118>)
 8008404:	4293      	cmp	r3, r2
 8008406:	d007      	beq.n	8008418 <TIM_Base_SetConfig+0x40>
 8008408:	687b      	ldr	r3, [r7, #4]
 800840a:	4a3a      	ldr	r2, [pc, #232]	@ (80084f4 <TIM_Base_SetConfig+0x11c>)
 800840c:	4293      	cmp	r3, r2
 800840e:	d003      	beq.n	8008418 <TIM_Base_SetConfig+0x40>
 8008410:	687b      	ldr	r3, [r7, #4]
 8008412:	4a39      	ldr	r2, [pc, #228]	@ (80084f8 <TIM_Base_SetConfig+0x120>)
 8008414:	4293      	cmp	r3, r2
 8008416:	d108      	bne.n	800842a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008418:	68fb      	ldr	r3, [r7, #12]
 800841a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800841e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008420:	683b      	ldr	r3, [r7, #0]
 8008422:	685b      	ldr	r3, [r3, #4]
 8008424:	68fa      	ldr	r2, [r7, #12]
 8008426:	4313      	orrs	r3, r2
 8008428:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800842a:	687b      	ldr	r3, [r7, #4]
 800842c:	4a2e      	ldr	r2, [pc, #184]	@ (80084e8 <TIM_Base_SetConfig+0x110>)
 800842e:	4293      	cmp	r3, r2
 8008430:	d02b      	beq.n	800848a <TIM_Base_SetConfig+0xb2>
 8008432:	687b      	ldr	r3, [r7, #4]
 8008434:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008438:	d027      	beq.n	800848a <TIM_Base_SetConfig+0xb2>
 800843a:	687b      	ldr	r3, [r7, #4]
 800843c:	4a2b      	ldr	r2, [pc, #172]	@ (80084ec <TIM_Base_SetConfig+0x114>)
 800843e:	4293      	cmp	r3, r2
 8008440:	d023      	beq.n	800848a <TIM_Base_SetConfig+0xb2>
 8008442:	687b      	ldr	r3, [r7, #4]
 8008444:	4a2a      	ldr	r2, [pc, #168]	@ (80084f0 <TIM_Base_SetConfig+0x118>)
 8008446:	4293      	cmp	r3, r2
 8008448:	d01f      	beq.n	800848a <TIM_Base_SetConfig+0xb2>
 800844a:	687b      	ldr	r3, [r7, #4]
 800844c:	4a29      	ldr	r2, [pc, #164]	@ (80084f4 <TIM_Base_SetConfig+0x11c>)
 800844e:	4293      	cmp	r3, r2
 8008450:	d01b      	beq.n	800848a <TIM_Base_SetConfig+0xb2>
 8008452:	687b      	ldr	r3, [r7, #4]
 8008454:	4a28      	ldr	r2, [pc, #160]	@ (80084f8 <TIM_Base_SetConfig+0x120>)
 8008456:	4293      	cmp	r3, r2
 8008458:	d017      	beq.n	800848a <TIM_Base_SetConfig+0xb2>
 800845a:	687b      	ldr	r3, [r7, #4]
 800845c:	4a27      	ldr	r2, [pc, #156]	@ (80084fc <TIM_Base_SetConfig+0x124>)
 800845e:	4293      	cmp	r3, r2
 8008460:	d013      	beq.n	800848a <TIM_Base_SetConfig+0xb2>
 8008462:	687b      	ldr	r3, [r7, #4]
 8008464:	4a26      	ldr	r2, [pc, #152]	@ (8008500 <TIM_Base_SetConfig+0x128>)
 8008466:	4293      	cmp	r3, r2
 8008468:	d00f      	beq.n	800848a <TIM_Base_SetConfig+0xb2>
 800846a:	687b      	ldr	r3, [r7, #4]
 800846c:	4a25      	ldr	r2, [pc, #148]	@ (8008504 <TIM_Base_SetConfig+0x12c>)
 800846e:	4293      	cmp	r3, r2
 8008470:	d00b      	beq.n	800848a <TIM_Base_SetConfig+0xb2>
 8008472:	687b      	ldr	r3, [r7, #4]
 8008474:	4a24      	ldr	r2, [pc, #144]	@ (8008508 <TIM_Base_SetConfig+0x130>)
 8008476:	4293      	cmp	r3, r2
 8008478:	d007      	beq.n	800848a <TIM_Base_SetConfig+0xb2>
 800847a:	687b      	ldr	r3, [r7, #4]
 800847c:	4a23      	ldr	r2, [pc, #140]	@ (800850c <TIM_Base_SetConfig+0x134>)
 800847e:	4293      	cmp	r3, r2
 8008480:	d003      	beq.n	800848a <TIM_Base_SetConfig+0xb2>
 8008482:	687b      	ldr	r3, [r7, #4]
 8008484:	4a22      	ldr	r2, [pc, #136]	@ (8008510 <TIM_Base_SetConfig+0x138>)
 8008486:	4293      	cmp	r3, r2
 8008488:	d108      	bne.n	800849c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800848a:	68fb      	ldr	r3, [r7, #12]
 800848c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008490:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008492:	683b      	ldr	r3, [r7, #0]
 8008494:	68db      	ldr	r3, [r3, #12]
 8008496:	68fa      	ldr	r2, [r7, #12]
 8008498:	4313      	orrs	r3, r2
 800849a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800849c:	68fb      	ldr	r3, [r7, #12]
 800849e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80084a2:	683b      	ldr	r3, [r7, #0]
 80084a4:	695b      	ldr	r3, [r3, #20]
 80084a6:	4313      	orrs	r3, r2
 80084a8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80084aa:	687b      	ldr	r3, [r7, #4]
 80084ac:	68fa      	ldr	r2, [r7, #12]
 80084ae:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80084b0:	683b      	ldr	r3, [r7, #0]
 80084b2:	689a      	ldr	r2, [r3, #8]
 80084b4:	687b      	ldr	r3, [r7, #4]
 80084b6:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80084b8:	683b      	ldr	r3, [r7, #0]
 80084ba:	681a      	ldr	r2, [r3, #0]
 80084bc:	687b      	ldr	r3, [r7, #4]
 80084be:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80084c0:	687b      	ldr	r3, [r7, #4]
 80084c2:	4a09      	ldr	r2, [pc, #36]	@ (80084e8 <TIM_Base_SetConfig+0x110>)
 80084c4:	4293      	cmp	r3, r2
 80084c6:	d003      	beq.n	80084d0 <TIM_Base_SetConfig+0xf8>
 80084c8:	687b      	ldr	r3, [r7, #4]
 80084ca:	4a0b      	ldr	r2, [pc, #44]	@ (80084f8 <TIM_Base_SetConfig+0x120>)
 80084cc:	4293      	cmp	r3, r2
 80084ce:	d103      	bne.n	80084d8 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80084d0:	683b      	ldr	r3, [r7, #0]
 80084d2:	691a      	ldr	r2, [r3, #16]
 80084d4:	687b      	ldr	r3, [r7, #4]
 80084d6:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80084d8:	687b      	ldr	r3, [r7, #4]
 80084da:	2201      	movs	r2, #1
 80084dc:	615a      	str	r2, [r3, #20]
}
 80084de:	bf00      	nop
 80084e0:	3714      	adds	r7, #20
 80084e2:	46bd      	mov	sp, r7
 80084e4:	bc80      	pop	{r7}
 80084e6:	4770      	bx	lr
 80084e8:	40010000 	.word	0x40010000
 80084ec:	40000400 	.word	0x40000400
 80084f0:	40000800 	.word	0x40000800
 80084f4:	40000c00 	.word	0x40000c00
 80084f8:	40010400 	.word	0x40010400
 80084fc:	40014000 	.word	0x40014000
 8008500:	40014400 	.word	0x40014400
 8008504:	40014800 	.word	0x40014800
 8008508:	40001800 	.word	0x40001800
 800850c:	40001c00 	.word	0x40001c00
 8008510:	40002000 	.word	0x40002000

08008514 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008514:	b480      	push	{r7}
 8008516:	b087      	sub	sp, #28
 8008518:	af00      	add	r7, sp, #0
 800851a:	6078      	str	r0, [r7, #4]
 800851c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800851e:	687b      	ldr	r3, [r7, #4]
 8008520:	6a1b      	ldr	r3, [r3, #32]
 8008522:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008524:	687b      	ldr	r3, [r7, #4]
 8008526:	6a1b      	ldr	r3, [r3, #32]
 8008528:	f023 0201 	bic.w	r2, r3, #1
 800852c:	687b      	ldr	r3, [r7, #4]
 800852e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008530:	687b      	ldr	r3, [r7, #4]
 8008532:	685b      	ldr	r3, [r3, #4]
 8008534:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008536:	687b      	ldr	r3, [r7, #4]
 8008538:	699b      	ldr	r3, [r3, #24]
 800853a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800853c:	68fb      	ldr	r3, [r7, #12]
 800853e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008542:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8008544:	68fb      	ldr	r3, [r7, #12]
 8008546:	f023 0303 	bic.w	r3, r3, #3
 800854a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800854c:	683b      	ldr	r3, [r7, #0]
 800854e:	681b      	ldr	r3, [r3, #0]
 8008550:	68fa      	ldr	r2, [r7, #12]
 8008552:	4313      	orrs	r3, r2
 8008554:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8008556:	697b      	ldr	r3, [r7, #20]
 8008558:	f023 0302 	bic.w	r3, r3, #2
 800855c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800855e:	683b      	ldr	r3, [r7, #0]
 8008560:	689b      	ldr	r3, [r3, #8]
 8008562:	697a      	ldr	r2, [r7, #20]
 8008564:	4313      	orrs	r3, r2
 8008566:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8008568:	687b      	ldr	r3, [r7, #4]
 800856a:	4a20      	ldr	r2, [pc, #128]	@ (80085ec <TIM_OC1_SetConfig+0xd8>)
 800856c:	4293      	cmp	r3, r2
 800856e:	d003      	beq.n	8008578 <TIM_OC1_SetConfig+0x64>
 8008570:	687b      	ldr	r3, [r7, #4]
 8008572:	4a1f      	ldr	r2, [pc, #124]	@ (80085f0 <TIM_OC1_SetConfig+0xdc>)
 8008574:	4293      	cmp	r3, r2
 8008576:	d10c      	bne.n	8008592 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8008578:	697b      	ldr	r3, [r7, #20]
 800857a:	f023 0308 	bic.w	r3, r3, #8
 800857e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8008580:	683b      	ldr	r3, [r7, #0]
 8008582:	68db      	ldr	r3, [r3, #12]
 8008584:	697a      	ldr	r2, [r7, #20]
 8008586:	4313      	orrs	r3, r2
 8008588:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800858a:	697b      	ldr	r3, [r7, #20]
 800858c:	f023 0304 	bic.w	r3, r3, #4
 8008590:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008592:	687b      	ldr	r3, [r7, #4]
 8008594:	4a15      	ldr	r2, [pc, #84]	@ (80085ec <TIM_OC1_SetConfig+0xd8>)
 8008596:	4293      	cmp	r3, r2
 8008598:	d003      	beq.n	80085a2 <TIM_OC1_SetConfig+0x8e>
 800859a:	687b      	ldr	r3, [r7, #4]
 800859c:	4a14      	ldr	r2, [pc, #80]	@ (80085f0 <TIM_OC1_SetConfig+0xdc>)
 800859e:	4293      	cmp	r3, r2
 80085a0:	d111      	bne.n	80085c6 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80085a2:	693b      	ldr	r3, [r7, #16]
 80085a4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80085a8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80085aa:	693b      	ldr	r3, [r7, #16]
 80085ac:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80085b0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80085b2:	683b      	ldr	r3, [r7, #0]
 80085b4:	695b      	ldr	r3, [r3, #20]
 80085b6:	693a      	ldr	r2, [r7, #16]
 80085b8:	4313      	orrs	r3, r2
 80085ba:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80085bc:	683b      	ldr	r3, [r7, #0]
 80085be:	699b      	ldr	r3, [r3, #24]
 80085c0:	693a      	ldr	r2, [r7, #16]
 80085c2:	4313      	orrs	r3, r2
 80085c4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80085c6:	687b      	ldr	r3, [r7, #4]
 80085c8:	693a      	ldr	r2, [r7, #16]
 80085ca:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80085cc:	687b      	ldr	r3, [r7, #4]
 80085ce:	68fa      	ldr	r2, [r7, #12]
 80085d0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80085d2:	683b      	ldr	r3, [r7, #0]
 80085d4:	685a      	ldr	r2, [r3, #4]
 80085d6:	687b      	ldr	r3, [r7, #4]
 80085d8:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80085da:	687b      	ldr	r3, [r7, #4]
 80085dc:	697a      	ldr	r2, [r7, #20]
 80085de:	621a      	str	r2, [r3, #32]
}
 80085e0:	bf00      	nop
 80085e2:	371c      	adds	r7, #28
 80085e4:	46bd      	mov	sp, r7
 80085e6:	bc80      	pop	{r7}
 80085e8:	4770      	bx	lr
 80085ea:	bf00      	nop
 80085ec:	40010000 	.word	0x40010000
 80085f0:	40010400 	.word	0x40010400

080085f4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80085f4:	b480      	push	{r7}
 80085f6:	b087      	sub	sp, #28
 80085f8:	af00      	add	r7, sp, #0
 80085fa:	6078      	str	r0, [r7, #4]
 80085fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80085fe:	687b      	ldr	r3, [r7, #4]
 8008600:	6a1b      	ldr	r3, [r3, #32]
 8008602:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008604:	687b      	ldr	r3, [r7, #4]
 8008606:	6a1b      	ldr	r3, [r3, #32]
 8008608:	f023 0210 	bic.w	r2, r3, #16
 800860c:	687b      	ldr	r3, [r7, #4]
 800860e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008610:	687b      	ldr	r3, [r7, #4]
 8008612:	685b      	ldr	r3, [r3, #4]
 8008614:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008616:	687b      	ldr	r3, [r7, #4]
 8008618:	699b      	ldr	r3, [r3, #24]
 800861a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800861c:	68fb      	ldr	r3, [r7, #12]
 800861e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008622:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8008624:	68fb      	ldr	r3, [r7, #12]
 8008626:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800862a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800862c:	683b      	ldr	r3, [r7, #0]
 800862e:	681b      	ldr	r3, [r3, #0]
 8008630:	021b      	lsls	r3, r3, #8
 8008632:	68fa      	ldr	r2, [r7, #12]
 8008634:	4313      	orrs	r3, r2
 8008636:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8008638:	697b      	ldr	r3, [r7, #20]
 800863a:	f023 0320 	bic.w	r3, r3, #32
 800863e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8008640:	683b      	ldr	r3, [r7, #0]
 8008642:	689b      	ldr	r3, [r3, #8]
 8008644:	011b      	lsls	r3, r3, #4
 8008646:	697a      	ldr	r2, [r7, #20]
 8008648:	4313      	orrs	r3, r2
 800864a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800864c:	687b      	ldr	r3, [r7, #4]
 800864e:	4a21      	ldr	r2, [pc, #132]	@ (80086d4 <TIM_OC2_SetConfig+0xe0>)
 8008650:	4293      	cmp	r3, r2
 8008652:	d003      	beq.n	800865c <TIM_OC2_SetConfig+0x68>
 8008654:	687b      	ldr	r3, [r7, #4]
 8008656:	4a20      	ldr	r2, [pc, #128]	@ (80086d8 <TIM_OC2_SetConfig+0xe4>)
 8008658:	4293      	cmp	r3, r2
 800865a:	d10d      	bne.n	8008678 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800865c:	697b      	ldr	r3, [r7, #20]
 800865e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008662:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8008664:	683b      	ldr	r3, [r7, #0]
 8008666:	68db      	ldr	r3, [r3, #12]
 8008668:	011b      	lsls	r3, r3, #4
 800866a:	697a      	ldr	r2, [r7, #20]
 800866c:	4313      	orrs	r3, r2
 800866e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8008670:	697b      	ldr	r3, [r7, #20]
 8008672:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008676:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008678:	687b      	ldr	r3, [r7, #4]
 800867a:	4a16      	ldr	r2, [pc, #88]	@ (80086d4 <TIM_OC2_SetConfig+0xe0>)
 800867c:	4293      	cmp	r3, r2
 800867e:	d003      	beq.n	8008688 <TIM_OC2_SetConfig+0x94>
 8008680:	687b      	ldr	r3, [r7, #4]
 8008682:	4a15      	ldr	r2, [pc, #84]	@ (80086d8 <TIM_OC2_SetConfig+0xe4>)
 8008684:	4293      	cmp	r3, r2
 8008686:	d113      	bne.n	80086b0 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8008688:	693b      	ldr	r3, [r7, #16]
 800868a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800868e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8008690:	693b      	ldr	r3, [r7, #16]
 8008692:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8008696:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8008698:	683b      	ldr	r3, [r7, #0]
 800869a:	695b      	ldr	r3, [r3, #20]
 800869c:	009b      	lsls	r3, r3, #2
 800869e:	693a      	ldr	r2, [r7, #16]
 80086a0:	4313      	orrs	r3, r2
 80086a2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80086a4:	683b      	ldr	r3, [r7, #0]
 80086a6:	699b      	ldr	r3, [r3, #24]
 80086a8:	009b      	lsls	r3, r3, #2
 80086aa:	693a      	ldr	r2, [r7, #16]
 80086ac:	4313      	orrs	r3, r2
 80086ae:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80086b0:	687b      	ldr	r3, [r7, #4]
 80086b2:	693a      	ldr	r2, [r7, #16]
 80086b4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80086b6:	687b      	ldr	r3, [r7, #4]
 80086b8:	68fa      	ldr	r2, [r7, #12]
 80086ba:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80086bc:	683b      	ldr	r3, [r7, #0]
 80086be:	685a      	ldr	r2, [r3, #4]
 80086c0:	687b      	ldr	r3, [r7, #4]
 80086c2:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80086c4:	687b      	ldr	r3, [r7, #4]
 80086c6:	697a      	ldr	r2, [r7, #20]
 80086c8:	621a      	str	r2, [r3, #32]
}
 80086ca:	bf00      	nop
 80086cc:	371c      	adds	r7, #28
 80086ce:	46bd      	mov	sp, r7
 80086d0:	bc80      	pop	{r7}
 80086d2:	4770      	bx	lr
 80086d4:	40010000 	.word	0x40010000
 80086d8:	40010400 	.word	0x40010400

080086dc <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80086dc:	b480      	push	{r7}
 80086de:	b087      	sub	sp, #28
 80086e0:	af00      	add	r7, sp, #0
 80086e2:	6078      	str	r0, [r7, #4]
 80086e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80086e6:	687b      	ldr	r3, [r7, #4]
 80086e8:	6a1b      	ldr	r3, [r3, #32]
 80086ea:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80086ec:	687b      	ldr	r3, [r7, #4]
 80086ee:	6a1b      	ldr	r3, [r3, #32]
 80086f0:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80086f4:	687b      	ldr	r3, [r7, #4]
 80086f6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80086f8:	687b      	ldr	r3, [r7, #4]
 80086fa:	685b      	ldr	r3, [r3, #4]
 80086fc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80086fe:	687b      	ldr	r3, [r7, #4]
 8008700:	69db      	ldr	r3, [r3, #28]
 8008702:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8008704:	68fb      	ldr	r3, [r7, #12]
 8008706:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800870a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800870c:	68fb      	ldr	r3, [r7, #12]
 800870e:	f023 0303 	bic.w	r3, r3, #3
 8008712:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008714:	683b      	ldr	r3, [r7, #0]
 8008716:	681b      	ldr	r3, [r3, #0]
 8008718:	68fa      	ldr	r2, [r7, #12]
 800871a:	4313      	orrs	r3, r2
 800871c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800871e:	697b      	ldr	r3, [r7, #20]
 8008720:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8008724:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8008726:	683b      	ldr	r3, [r7, #0]
 8008728:	689b      	ldr	r3, [r3, #8]
 800872a:	021b      	lsls	r3, r3, #8
 800872c:	697a      	ldr	r2, [r7, #20]
 800872e:	4313      	orrs	r3, r2
 8008730:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8008732:	687b      	ldr	r3, [r7, #4]
 8008734:	4a21      	ldr	r2, [pc, #132]	@ (80087bc <TIM_OC3_SetConfig+0xe0>)
 8008736:	4293      	cmp	r3, r2
 8008738:	d003      	beq.n	8008742 <TIM_OC3_SetConfig+0x66>
 800873a:	687b      	ldr	r3, [r7, #4]
 800873c:	4a20      	ldr	r2, [pc, #128]	@ (80087c0 <TIM_OC3_SetConfig+0xe4>)
 800873e:	4293      	cmp	r3, r2
 8008740:	d10d      	bne.n	800875e <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8008742:	697b      	ldr	r3, [r7, #20]
 8008744:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8008748:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800874a:	683b      	ldr	r3, [r7, #0]
 800874c:	68db      	ldr	r3, [r3, #12]
 800874e:	021b      	lsls	r3, r3, #8
 8008750:	697a      	ldr	r2, [r7, #20]
 8008752:	4313      	orrs	r3, r2
 8008754:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8008756:	697b      	ldr	r3, [r7, #20]
 8008758:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800875c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800875e:	687b      	ldr	r3, [r7, #4]
 8008760:	4a16      	ldr	r2, [pc, #88]	@ (80087bc <TIM_OC3_SetConfig+0xe0>)
 8008762:	4293      	cmp	r3, r2
 8008764:	d003      	beq.n	800876e <TIM_OC3_SetConfig+0x92>
 8008766:	687b      	ldr	r3, [r7, #4]
 8008768:	4a15      	ldr	r2, [pc, #84]	@ (80087c0 <TIM_OC3_SetConfig+0xe4>)
 800876a:	4293      	cmp	r3, r2
 800876c:	d113      	bne.n	8008796 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800876e:	693b      	ldr	r3, [r7, #16]
 8008770:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8008774:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8008776:	693b      	ldr	r3, [r7, #16]
 8008778:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800877c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800877e:	683b      	ldr	r3, [r7, #0]
 8008780:	695b      	ldr	r3, [r3, #20]
 8008782:	011b      	lsls	r3, r3, #4
 8008784:	693a      	ldr	r2, [r7, #16]
 8008786:	4313      	orrs	r3, r2
 8008788:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800878a:	683b      	ldr	r3, [r7, #0]
 800878c:	699b      	ldr	r3, [r3, #24]
 800878e:	011b      	lsls	r3, r3, #4
 8008790:	693a      	ldr	r2, [r7, #16]
 8008792:	4313      	orrs	r3, r2
 8008794:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008796:	687b      	ldr	r3, [r7, #4]
 8008798:	693a      	ldr	r2, [r7, #16]
 800879a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800879c:	687b      	ldr	r3, [r7, #4]
 800879e:	68fa      	ldr	r2, [r7, #12]
 80087a0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80087a2:	683b      	ldr	r3, [r7, #0]
 80087a4:	685a      	ldr	r2, [r3, #4]
 80087a6:	687b      	ldr	r3, [r7, #4]
 80087a8:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80087aa:	687b      	ldr	r3, [r7, #4]
 80087ac:	697a      	ldr	r2, [r7, #20]
 80087ae:	621a      	str	r2, [r3, #32]
}
 80087b0:	bf00      	nop
 80087b2:	371c      	adds	r7, #28
 80087b4:	46bd      	mov	sp, r7
 80087b6:	bc80      	pop	{r7}
 80087b8:	4770      	bx	lr
 80087ba:	bf00      	nop
 80087bc:	40010000 	.word	0x40010000
 80087c0:	40010400 	.word	0x40010400

080087c4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80087c4:	b480      	push	{r7}
 80087c6:	b087      	sub	sp, #28
 80087c8:	af00      	add	r7, sp, #0
 80087ca:	6078      	str	r0, [r7, #4]
 80087cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80087ce:	687b      	ldr	r3, [r7, #4]
 80087d0:	6a1b      	ldr	r3, [r3, #32]
 80087d2:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80087d4:	687b      	ldr	r3, [r7, #4]
 80087d6:	6a1b      	ldr	r3, [r3, #32]
 80087d8:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80087dc:	687b      	ldr	r3, [r7, #4]
 80087de:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80087e0:	687b      	ldr	r3, [r7, #4]
 80087e2:	685b      	ldr	r3, [r3, #4]
 80087e4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80087e6:	687b      	ldr	r3, [r7, #4]
 80087e8:	69db      	ldr	r3, [r3, #28]
 80087ea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80087ec:	68fb      	ldr	r3, [r7, #12]
 80087ee:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80087f2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80087f4:	68fb      	ldr	r3, [r7, #12]
 80087f6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80087fa:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80087fc:	683b      	ldr	r3, [r7, #0]
 80087fe:	681b      	ldr	r3, [r3, #0]
 8008800:	021b      	lsls	r3, r3, #8
 8008802:	68fa      	ldr	r2, [r7, #12]
 8008804:	4313      	orrs	r3, r2
 8008806:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8008808:	693b      	ldr	r3, [r7, #16]
 800880a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800880e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8008810:	683b      	ldr	r3, [r7, #0]
 8008812:	689b      	ldr	r3, [r3, #8]
 8008814:	031b      	lsls	r3, r3, #12
 8008816:	693a      	ldr	r2, [r7, #16]
 8008818:	4313      	orrs	r3, r2
 800881a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800881c:	687b      	ldr	r3, [r7, #4]
 800881e:	4a11      	ldr	r2, [pc, #68]	@ (8008864 <TIM_OC4_SetConfig+0xa0>)
 8008820:	4293      	cmp	r3, r2
 8008822:	d003      	beq.n	800882c <TIM_OC4_SetConfig+0x68>
 8008824:	687b      	ldr	r3, [r7, #4]
 8008826:	4a10      	ldr	r2, [pc, #64]	@ (8008868 <TIM_OC4_SetConfig+0xa4>)
 8008828:	4293      	cmp	r3, r2
 800882a:	d109      	bne.n	8008840 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800882c:	697b      	ldr	r3, [r7, #20]
 800882e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8008832:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8008834:	683b      	ldr	r3, [r7, #0]
 8008836:	695b      	ldr	r3, [r3, #20]
 8008838:	019b      	lsls	r3, r3, #6
 800883a:	697a      	ldr	r2, [r7, #20]
 800883c:	4313      	orrs	r3, r2
 800883e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008840:	687b      	ldr	r3, [r7, #4]
 8008842:	697a      	ldr	r2, [r7, #20]
 8008844:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008846:	687b      	ldr	r3, [r7, #4]
 8008848:	68fa      	ldr	r2, [r7, #12]
 800884a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800884c:	683b      	ldr	r3, [r7, #0]
 800884e:	685a      	ldr	r2, [r3, #4]
 8008850:	687b      	ldr	r3, [r7, #4]
 8008852:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008854:	687b      	ldr	r3, [r7, #4]
 8008856:	693a      	ldr	r2, [r7, #16]
 8008858:	621a      	str	r2, [r3, #32]
}
 800885a:	bf00      	nop
 800885c:	371c      	adds	r7, #28
 800885e:	46bd      	mov	sp, r7
 8008860:	bc80      	pop	{r7}
 8008862:	4770      	bx	lr
 8008864:	40010000 	.word	0x40010000
 8008868:	40010400 	.word	0x40010400

0800886c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800886c:	b480      	push	{r7}
 800886e:	b087      	sub	sp, #28
 8008870:	af00      	add	r7, sp, #0
 8008872:	60f8      	str	r0, [r7, #12]
 8008874:	60b9      	str	r1, [r7, #8]
 8008876:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8008878:	68bb      	ldr	r3, [r7, #8]
 800887a:	f003 031f 	and.w	r3, r3, #31
 800887e:	2201      	movs	r2, #1
 8008880:	fa02 f303 	lsl.w	r3, r2, r3
 8008884:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8008886:	68fb      	ldr	r3, [r7, #12]
 8008888:	6a1a      	ldr	r2, [r3, #32]
 800888a:	697b      	ldr	r3, [r7, #20]
 800888c:	43db      	mvns	r3, r3
 800888e:	401a      	ands	r2, r3
 8008890:	68fb      	ldr	r3, [r7, #12]
 8008892:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8008894:	68fb      	ldr	r3, [r7, #12]
 8008896:	6a1a      	ldr	r2, [r3, #32]
 8008898:	68bb      	ldr	r3, [r7, #8]
 800889a:	f003 031f 	and.w	r3, r3, #31
 800889e:	6879      	ldr	r1, [r7, #4]
 80088a0:	fa01 f303 	lsl.w	r3, r1, r3
 80088a4:	431a      	orrs	r2, r3
 80088a6:	68fb      	ldr	r3, [r7, #12]
 80088a8:	621a      	str	r2, [r3, #32]
}
 80088aa:	bf00      	nop
 80088ac:	371c      	adds	r7, #28
 80088ae:	46bd      	mov	sp, r7
 80088b0:	bc80      	pop	{r7}
 80088b2:	4770      	bx	lr

080088b4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80088b4:	b480      	push	{r7}
 80088b6:	b085      	sub	sp, #20
 80088b8:	af00      	add	r7, sp, #0
 80088ba:	6078      	str	r0, [r7, #4]
 80088bc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80088be:	687b      	ldr	r3, [r7, #4]
 80088c0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80088c4:	2b01      	cmp	r3, #1
 80088c6:	d101      	bne.n	80088cc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80088c8:	2302      	movs	r3, #2
 80088ca:	e05a      	b.n	8008982 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80088cc:	687b      	ldr	r3, [r7, #4]
 80088ce:	2201      	movs	r2, #1
 80088d0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80088d4:	687b      	ldr	r3, [r7, #4]
 80088d6:	2202      	movs	r2, #2
 80088d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80088dc:	687b      	ldr	r3, [r7, #4]
 80088de:	681b      	ldr	r3, [r3, #0]
 80088e0:	685b      	ldr	r3, [r3, #4]
 80088e2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80088e4:	687b      	ldr	r3, [r7, #4]
 80088e6:	681b      	ldr	r3, [r3, #0]
 80088e8:	689b      	ldr	r3, [r3, #8]
 80088ea:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80088ec:	68fb      	ldr	r3, [r7, #12]
 80088ee:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80088f2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80088f4:	683b      	ldr	r3, [r7, #0]
 80088f6:	681b      	ldr	r3, [r3, #0]
 80088f8:	68fa      	ldr	r2, [r7, #12]
 80088fa:	4313      	orrs	r3, r2
 80088fc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80088fe:	687b      	ldr	r3, [r7, #4]
 8008900:	681b      	ldr	r3, [r3, #0]
 8008902:	68fa      	ldr	r2, [r7, #12]
 8008904:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008906:	687b      	ldr	r3, [r7, #4]
 8008908:	681b      	ldr	r3, [r3, #0]
 800890a:	4a20      	ldr	r2, [pc, #128]	@ (800898c <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 800890c:	4293      	cmp	r3, r2
 800890e:	d022      	beq.n	8008956 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008910:	687b      	ldr	r3, [r7, #4]
 8008912:	681b      	ldr	r3, [r3, #0]
 8008914:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008918:	d01d      	beq.n	8008956 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800891a:	687b      	ldr	r3, [r7, #4]
 800891c:	681b      	ldr	r3, [r3, #0]
 800891e:	4a1c      	ldr	r2, [pc, #112]	@ (8008990 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8008920:	4293      	cmp	r3, r2
 8008922:	d018      	beq.n	8008956 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008924:	687b      	ldr	r3, [r7, #4]
 8008926:	681b      	ldr	r3, [r3, #0]
 8008928:	4a1a      	ldr	r2, [pc, #104]	@ (8008994 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800892a:	4293      	cmp	r3, r2
 800892c:	d013      	beq.n	8008956 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800892e:	687b      	ldr	r3, [r7, #4]
 8008930:	681b      	ldr	r3, [r3, #0]
 8008932:	4a19      	ldr	r2, [pc, #100]	@ (8008998 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8008934:	4293      	cmp	r3, r2
 8008936:	d00e      	beq.n	8008956 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008938:	687b      	ldr	r3, [r7, #4]
 800893a:	681b      	ldr	r3, [r3, #0]
 800893c:	4a17      	ldr	r2, [pc, #92]	@ (800899c <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800893e:	4293      	cmp	r3, r2
 8008940:	d009      	beq.n	8008956 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008942:	687b      	ldr	r3, [r7, #4]
 8008944:	681b      	ldr	r3, [r3, #0]
 8008946:	4a16      	ldr	r2, [pc, #88]	@ (80089a0 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8008948:	4293      	cmp	r3, r2
 800894a:	d004      	beq.n	8008956 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800894c:	687b      	ldr	r3, [r7, #4]
 800894e:	681b      	ldr	r3, [r3, #0]
 8008950:	4a14      	ldr	r2, [pc, #80]	@ (80089a4 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8008952:	4293      	cmp	r3, r2
 8008954:	d10c      	bne.n	8008970 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8008956:	68bb      	ldr	r3, [r7, #8]
 8008958:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800895c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800895e:	683b      	ldr	r3, [r7, #0]
 8008960:	685b      	ldr	r3, [r3, #4]
 8008962:	68ba      	ldr	r2, [r7, #8]
 8008964:	4313      	orrs	r3, r2
 8008966:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8008968:	687b      	ldr	r3, [r7, #4]
 800896a:	681b      	ldr	r3, [r3, #0]
 800896c:	68ba      	ldr	r2, [r7, #8]
 800896e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008970:	687b      	ldr	r3, [r7, #4]
 8008972:	2201      	movs	r2, #1
 8008974:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8008978:	687b      	ldr	r3, [r7, #4]
 800897a:	2200      	movs	r2, #0
 800897c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8008980:	2300      	movs	r3, #0
}
 8008982:	4618      	mov	r0, r3
 8008984:	3714      	adds	r7, #20
 8008986:	46bd      	mov	sp, r7
 8008988:	bc80      	pop	{r7}
 800898a:	4770      	bx	lr
 800898c:	40010000 	.word	0x40010000
 8008990:	40000400 	.word	0x40000400
 8008994:	40000800 	.word	0x40000800
 8008998:	40000c00 	.word	0x40000c00
 800899c:	40010400 	.word	0x40010400
 80089a0:	40014000 	.word	0x40014000
 80089a4:	40001800 	.word	0x40001800

080089a8 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80089a8:	b480      	push	{r7}
 80089aa:	b085      	sub	sp, #20
 80089ac:	af00      	add	r7, sp, #0
 80089ae:	6078      	str	r0, [r7, #4]
 80089b0:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80089b2:	2300      	movs	r3, #0
 80089b4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 80089b6:	687b      	ldr	r3, [r7, #4]
 80089b8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80089bc:	2b01      	cmp	r3, #1
 80089be:	d101      	bne.n	80089c4 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80089c0:	2302      	movs	r3, #2
 80089c2:	e03d      	b.n	8008a40 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 80089c4:	687b      	ldr	r3, [r7, #4]
 80089c6:	2201      	movs	r2, #1
 80089c8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80089cc:	68fb      	ldr	r3, [r7, #12]
 80089ce:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 80089d2:	683b      	ldr	r3, [r7, #0]
 80089d4:	68db      	ldr	r3, [r3, #12]
 80089d6:	4313      	orrs	r3, r2
 80089d8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80089da:	68fb      	ldr	r3, [r7, #12]
 80089dc:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80089e0:	683b      	ldr	r3, [r7, #0]
 80089e2:	689b      	ldr	r3, [r3, #8]
 80089e4:	4313      	orrs	r3, r2
 80089e6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80089e8:	68fb      	ldr	r3, [r7, #12]
 80089ea:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 80089ee:	683b      	ldr	r3, [r7, #0]
 80089f0:	685b      	ldr	r3, [r3, #4]
 80089f2:	4313      	orrs	r3, r2
 80089f4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80089f6:	68fb      	ldr	r3, [r7, #12]
 80089f8:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 80089fc:	683b      	ldr	r3, [r7, #0]
 80089fe:	681b      	ldr	r3, [r3, #0]
 8008a00:	4313      	orrs	r3, r2
 8008a02:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8008a04:	68fb      	ldr	r3, [r7, #12]
 8008a06:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8008a0a:	683b      	ldr	r3, [r7, #0]
 8008a0c:	691b      	ldr	r3, [r3, #16]
 8008a0e:	4313      	orrs	r3, r2
 8008a10:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8008a12:	68fb      	ldr	r3, [r7, #12]
 8008a14:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8008a18:	683b      	ldr	r3, [r7, #0]
 8008a1a:	695b      	ldr	r3, [r3, #20]
 8008a1c:	4313      	orrs	r3, r2
 8008a1e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8008a20:	68fb      	ldr	r3, [r7, #12]
 8008a22:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8008a26:	683b      	ldr	r3, [r7, #0]
 8008a28:	69db      	ldr	r3, [r3, #28]
 8008a2a:	4313      	orrs	r3, r2
 8008a2c:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8008a2e:	687b      	ldr	r3, [r7, #4]
 8008a30:	681b      	ldr	r3, [r3, #0]
 8008a32:	68fa      	ldr	r2, [r7, #12]
 8008a34:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8008a36:	687b      	ldr	r3, [r7, #4]
 8008a38:	2200      	movs	r2, #0
 8008a3a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8008a3e:	2300      	movs	r3, #0
}
 8008a40:	4618      	mov	r0, r3
 8008a42:	3714      	adds	r7, #20
 8008a44:	46bd      	mov	sp, r7
 8008a46:	bc80      	pop	{r7}
 8008a48:	4770      	bx	lr

08008a4a <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8008a4a:	b480      	push	{r7}
 8008a4c:	b083      	sub	sp, #12
 8008a4e:	af00      	add	r7, sp, #0
 8008a50:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8008a52:	bf00      	nop
 8008a54:	370c      	adds	r7, #12
 8008a56:	46bd      	mov	sp, r7
 8008a58:	bc80      	pop	{r7}
 8008a5a:	4770      	bx	lr

08008a5c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8008a5c:	b480      	push	{r7}
 8008a5e:	b083      	sub	sp, #12
 8008a60:	af00      	add	r7, sp, #0
 8008a62:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8008a64:	bf00      	nop
 8008a66:	370c      	adds	r7, #12
 8008a68:	46bd      	mov	sp, r7
 8008a6a:	bc80      	pop	{r7}
 8008a6c:	4770      	bx	lr
	...

08008a70 <malloc>:
 8008a70:	4b02      	ldr	r3, [pc, #8]	@ (8008a7c <malloc+0xc>)
 8008a72:	4601      	mov	r1, r0
 8008a74:	6818      	ldr	r0, [r3, #0]
 8008a76:	f000 b82d 	b.w	8008ad4 <_malloc_r>
 8008a7a:	bf00      	nop
 8008a7c:	20000020 	.word	0x20000020

08008a80 <free>:
 8008a80:	4b02      	ldr	r3, [pc, #8]	@ (8008a8c <free+0xc>)
 8008a82:	4601      	mov	r1, r0
 8008a84:	6818      	ldr	r0, [r3, #0]
 8008a86:	f000 b8f5 	b.w	8008c74 <_free_r>
 8008a8a:	bf00      	nop
 8008a8c:	20000020 	.word	0x20000020

08008a90 <sbrk_aligned>:
 8008a90:	b570      	push	{r4, r5, r6, lr}
 8008a92:	4e0f      	ldr	r6, [pc, #60]	@ (8008ad0 <sbrk_aligned+0x40>)
 8008a94:	460c      	mov	r4, r1
 8008a96:	6831      	ldr	r1, [r6, #0]
 8008a98:	4605      	mov	r5, r0
 8008a9a:	b911      	cbnz	r1, 8008aa2 <sbrk_aligned+0x12>
 8008a9c:	f000 f8ae 	bl	8008bfc <_sbrk_r>
 8008aa0:	6030      	str	r0, [r6, #0]
 8008aa2:	4621      	mov	r1, r4
 8008aa4:	4628      	mov	r0, r5
 8008aa6:	f000 f8a9 	bl	8008bfc <_sbrk_r>
 8008aaa:	1c43      	adds	r3, r0, #1
 8008aac:	d103      	bne.n	8008ab6 <sbrk_aligned+0x26>
 8008aae:	f04f 34ff 	mov.w	r4, #4294967295
 8008ab2:	4620      	mov	r0, r4
 8008ab4:	bd70      	pop	{r4, r5, r6, pc}
 8008ab6:	1cc4      	adds	r4, r0, #3
 8008ab8:	f024 0403 	bic.w	r4, r4, #3
 8008abc:	42a0      	cmp	r0, r4
 8008abe:	d0f8      	beq.n	8008ab2 <sbrk_aligned+0x22>
 8008ac0:	1a21      	subs	r1, r4, r0
 8008ac2:	4628      	mov	r0, r5
 8008ac4:	f000 f89a 	bl	8008bfc <_sbrk_r>
 8008ac8:	3001      	adds	r0, #1
 8008aca:	d1f2      	bne.n	8008ab2 <sbrk_aligned+0x22>
 8008acc:	e7ef      	b.n	8008aae <sbrk_aligned+0x1e>
 8008ace:	bf00      	nop
 8008ad0:	200014fc 	.word	0x200014fc

08008ad4 <_malloc_r>:
 8008ad4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008ad8:	1ccd      	adds	r5, r1, #3
 8008ada:	f025 0503 	bic.w	r5, r5, #3
 8008ade:	3508      	adds	r5, #8
 8008ae0:	2d0c      	cmp	r5, #12
 8008ae2:	bf38      	it	cc
 8008ae4:	250c      	movcc	r5, #12
 8008ae6:	2d00      	cmp	r5, #0
 8008ae8:	4606      	mov	r6, r0
 8008aea:	db01      	blt.n	8008af0 <_malloc_r+0x1c>
 8008aec:	42a9      	cmp	r1, r5
 8008aee:	d904      	bls.n	8008afa <_malloc_r+0x26>
 8008af0:	230c      	movs	r3, #12
 8008af2:	6033      	str	r3, [r6, #0]
 8008af4:	2000      	movs	r0, #0
 8008af6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008afa:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8008bd0 <_malloc_r+0xfc>
 8008afe:	f000 f869 	bl	8008bd4 <__malloc_lock>
 8008b02:	f8d8 3000 	ldr.w	r3, [r8]
 8008b06:	461c      	mov	r4, r3
 8008b08:	bb44      	cbnz	r4, 8008b5c <_malloc_r+0x88>
 8008b0a:	4629      	mov	r1, r5
 8008b0c:	4630      	mov	r0, r6
 8008b0e:	f7ff ffbf 	bl	8008a90 <sbrk_aligned>
 8008b12:	1c43      	adds	r3, r0, #1
 8008b14:	4604      	mov	r4, r0
 8008b16:	d158      	bne.n	8008bca <_malloc_r+0xf6>
 8008b18:	f8d8 4000 	ldr.w	r4, [r8]
 8008b1c:	4627      	mov	r7, r4
 8008b1e:	2f00      	cmp	r7, #0
 8008b20:	d143      	bne.n	8008baa <_malloc_r+0xd6>
 8008b22:	2c00      	cmp	r4, #0
 8008b24:	d04b      	beq.n	8008bbe <_malloc_r+0xea>
 8008b26:	6823      	ldr	r3, [r4, #0]
 8008b28:	4639      	mov	r1, r7
 8008b2a:	4630      	mov	r0, r6
 8008b2c:	eb04 0903 	add.w	r9, r4, r3
 8008b30:	f000 f864 	bl	8008bfc <_sbrk_r>
 8008b34:	4581      	cmp	r9, r0
 8008b36:	d142      	bne.n	8008bbe <_malloc_r+0xea>
 8008b38:	6821      	ldr	r1, [r4, #0]
 8008b3a:	4630      	mov	r0, r6
 8008b3c:	1a6d      	subs	r5, r5, r1
 8008b3e:	4629      	mov	r1, r5
 8008b40:	f7ff ffa6 	bl	8008a90 <sbrk_aligned>
 8008b44:	3001      	adds	r0, #1
 8008b46:	d03a      	beq.n	8008bbe <_malloc_r+0xea>
 8008b48:	6823      	ldr	r3, [r4, #0]
 8008b4a:	442b      	add	r3, r5
 8008b4c:	6023      	str	r3, [r4, #0]
 8008b4e:	f8d8 3000 	ldr.w	r3, [r8]
 8008b52:	685a      	ldr	r2, [r3, #4]
 8008b54:	bb62      	cbnz	r2, 8008bb0 <_malloc_r+0xdc>
 8008b56:	f8c8 7000 	str.w	r7, [r8]
 8008b5a:	e00f      	b.n	8008b7c <_malloc_r+0xa8>
 8008b5c:	6822      	ldr	r2, [r4, #0]
 8008b5e:	1b52      	subs	r2, r2, r5
 8008b60:	d420      	bmi.n	8008ba4 <_malloc_r+0xd0>
 8008b62:	2a0b      	cmp	r2, #11
 8008b64:	d917      	bls.n	8008b96 <_malloc_r+0xc2>
 8008b66:	1961      	adds	r1, r4, r5
 8008b68:	42a3      	cmp	r3, r4
 8008b6a:	6025      	str	r5, [r4, #0]
 8008b6c:	bf18      	it	ne
 8008b6e:	6059      	strne	r1, [r3, #4]
 8008b70:	6863      	ldr	r3, [r4, #4]
 8008b72:	bf08      	it	eq
 8008b74:	f8c8 1000 	streq.w	r1, [r8]
 8008b78:	5162      	str	r2, [r4, r5]
 8008b7a:	604b      	str	r3, [r1, #4]
 8008b7c:	4630      	mov	r0, r6
 8008b7e:	f000 f82f 	bl	8008be0 <__malloc_unlock>
 8008b82:	f104 000b 	add.w	r0, r4, #11
 8008b86:	1d23      	adds	r3, r4, #4
 8008b88:	f020 0007 	bic.w	r0, r0, #7
 8008b8c:	1ac2      	subs	r2, r0, r3
 8008b8e:	bf1c      	itt	ne
 8008b90:	1a1b      	subne	r3, r3, r0
 8008b92:	50a3      	strne	r3, [r4, r2]
 8008b94:	e7af      	b.n	8008af6 <_malloc_r+0x22>
 8008b96:	6862      	ldr	r2, [r4, #4]
 8008b98:	42a3      	cmp	r3, r4
 8008b9a:	bf0c      	ite	eq
 8008b9c:	f8c8 2000 	streq.w	r2, [r8]
 8008ba0:	605a      	strne	r2, [r3, #4]
 8008ba2:	e7eb      	b.n	8008b7c <_malloc_r+0xa8>
 8008ba4:	4623      	mov	r3, r4
 8008ba6:	6864      	ldr	r4, [r4, #4]
 8008ba8:	e7ae      	b.n	8008b08 <_malloc_r+0x34>
 8008baa:	463c      	mov	r4, r7
 8008bac:	687f      	ldr	r7, [r7, #4]
 8008bae:	e7b6      	b.n	8008b1e <_malloc_r+0x4a>
 8008bb0:	461a      	mov	r2, r3
 8008bb2:	685b      	ldr	r3, [r3, #4]
 8008bb4:	42a3      	cmp	r3, r4
 8008bb6:	d1fb      	bne.n	8008bb0 <_malloc_r+0xdc>
 8008bb8:	2300      	movs	r3, #0
 8008bba:	6053      	str	r3, [r2, #4]
 8008bbc:	e7de      	b.n	8008b7c <_malloc_r+0xa8>
 8008bbe:	230c      	movs	r3, #12
 8008bc0:	4630      	mov	r0, r6
 8008bc2:	6033      	str	r3, [r6, #0]
 8008bc4:	f000 f80c 	bl	8008be0 <__malloc_unlock>
 8008bc8:	e794      	b.n	8008af4 <_malloc_r+0x20>
 8008bca:	6005      	str	r5, [r0, #0]
 8008bcc:	e7d6      	b.n	8008b7c <_malloc_r+0xa8>
 8008bce:	bf00      	nop
 8008bd0:	20001500 	.word	0x20001500

08008bd4 <__malloc_lock>:
 8008bd4:	4801      	ldr	r0, [pc, #4]	@ (8008bdc <__malloc_lock+0x8>)
 8008bd6:	f000 b84b 	b.w	8008c70 <__retarget_lock_acquire_recursive>
 8008bda:	bf00      	nop
 8008bdc:	20001640 	.word	0x20001640

08008be0 <__malloc_unlock>:
 8008be0:	4801      	ldr	r0, [pc, #4]	@ (8008be8 <__malloc_unlock+0x8>)
 8008be2:	f000 b846 	b.w	8008c72 <__retarget_lock_release_recursive>
 8008be6:	bf00      	nop
 8008be8:	20001640 	.word	0x20001640

08008bec <memset>:
 8008bec:	4603      	mov	r3, r0
 8008bee:	4402      	add	r2, r0
 8008bf0:	4293      	cmp	r3, r2
 8008bf2:	d100      	bne.n	8008bf6 <memset+0xa>
 8008bf4:	4770      	bx	lr
 8008bf6:	f803 1b01 	strb.w	r1, [r3], #1
 8008bfa:	e7f9      	b.n	8008bf0 <memset+0x4>

08008bfc <_sbrk_r>:
 8008bfc:	b538      	push	{r3, r4, r5, lr}
 8008bfe:	2300      	movs	r3, #0
 8008c00:	4d05      	ldr	r5, [pc, #20]	@ (8008c18 <_sbrk_r+0x1c>)
 8008c02:	4604      	mov	r4, r0
 8008c04:	4608      	mov	r0, r1
 8008c06:	602b      	str	r3, [r5, #0]
 8008c08:	f7fb fbbe 	bl	8004388 <_sbrk>
 8008c0c:	1c43      	adds	r3, r0, #1
 8008c0e:	d102      	bne.n	8008c16 <_sbrk_r+0x1a>
 8008c10:	682b      	ldr	r3, [r5, #0]
 8008c12:	b103      	cbz	r3, 8008c16 <_sbrk_r+0x1a>
 8008c14:	6023      	str	r3, [r4, #0]
 8008c16:	bd38      	pop	{r3, r4, r5, pc}
 8008c18:	2000163c 	.word	0x2000163c

08008c1c <__errno>:
 8008c1c:	4b01      	ldr	r3, [pc, #4]	@ (8008c24 <__errno+0x8>)
 8008c1e:	6818      	ldr	r0, [r3, #0]
 8008c20:	4770      	bx	lr
 8008c22:	bf00      	nop
 8008c24:	20000020 	.word	0x20000020

08008c28 <__libc_init_array>:
 8008c28:	b570      	push	{r4, r5, r6, lr}
 8008c2a:	2600      	movs	r6, #0
 8008c2c:	4d0c      	ldr	r5, [pc, #48]	@ (8008c60 <__libc_init_array+0x38>)
 8008c2e:	4c0d      	ldr	r4, [pc, #52]	@ (8008c64 <__libc_init_array+0x3c>)
 8008c30:	1b64      	subs	r4, r4, r5
 8008c32:	10a4      	asrs	r4, r4, #2
 8008c34:	42a6      	cmp	r6, r4
 8008c36:	d109      	bne.n	8008c4c <__libc_init_array+0x24>
 8008c38:	f000 f864 	bl	8008d04 <_init>
 8008c3c:	2600      	movs	r6, #0
 8008c3e:	4d0a      	ldr	r5, [pc, #40]	@ (8008c68 <__libc_init_array+0x40>)
 8008c40:	4c0a      	ldr	r4, [pc, #40]	@ (8008c6c <__libc_init_array+0x44>)
 8008c42:	1b64      	subs	r4, r4, r5
 8008c44:	10a4      	asrs	r4, r4, #2
 8008c46:	42a6      	cmp	r6, r4
 8008c48:	d105      	bne.n	8008c56 <__libc_init_array+0x2e>
 8008c4a:	bd70      	pop	{r4, r5, r6, pc}
 8008c4c:	f855 3b04 	ldr.w	r3, [r5], #4
 8008c50:	4798      	blx	r3
 8008c52:	3601      	adds	r6, #1
 8008c54:	e7ee      	b.n	8008c34 <__libc_init_array+0xc>
 8008c56:	f855 3b04 	ldr.w	r3, [r5], #4
 8008c5a:	4798      	blx	r3
 8008c5c:	3601      	adds	r6, #1
 8008c5e:	e7f2      	b.n	8008c46 <__libc_init_array+0x1e>
 8008c60:	08008d44 	.word	0x08008d44
 8008c64:	08008d44 	.word	0x08008d44
 8008c68:	08008d44 	.word	0x08008d44
 8008c6c:	08008d48 	.word	0x08008d48

08008c70 <__retarget_lock_acquire_recursive>:
 8008c70:	4770      	bx	lr

08008c72 <__retarget_lock_release_recursive>:
 8008c72:	4770      	bx	lr

08008c74 <_free_r>:
 8008c74:	b538      	push	{r3, r4, r5, lr}
 8008c76:	4605      	mov	r5, r0
 8008c78:	2900      	cmp	r1, #0
 8008c7a:	d040      	beq.n	8008cfe <_free_r+0x8a>
 8008c7c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008c80:	1f0c      	subs	r4, r1, #4
 8008c82:	2b00      	cmp	r3, #0
 8008c84:	bfb8      	it	lt
 8008c86:	18e4      	addlt	r4, r4, r3
 8008c88:	f7ff ffa4 	bl	8008bd4 <__malloc_lock>
 8008c8c:	4a1c      	ldr	r2, [pc, #112]	@ (8008d00 <_free_r+0x8c>)
 8008c8e:	6813      	ldr	r3, [r2, #0]
 8008c90:	b933      	cbnz	r3, 8008ca0 <_free_r+0x2c>
 8008c92:	6063      	str	r3, [r4, #4]
 8008c94:	6014      	str	r4, [r2, #0]
 8008c96:	4628      	mov	r0, r5
 8008c98:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008c9c:	f7ff bfa0 	b.w	8008be0 <__malloc_unlock>
 8008ca0:	42a3      	cmp	r3, r4
 8008ca2:	d908      	bls.n	8008cb6 <_free_r+0x42>
 8008ca4:	6820      	ldr	r0, [r4, #0]
 8008ca6:	1821      	adds	r1, r4, r0
 8008ca8:	428b      	cmp	r3, r1
 8008caa:	bf01      	itttt	eq
 8008cac:	6819      	ldreq	r1, [r3, #0]
 8008cae:	685b      	ldreq	r3, [r3, #4]
 8008cb0:	1809      	addeq	r1, r1, r0
 8008cb2:	6021      	streq	r1, [r4, #0]
 8008cb4:	e7ed      	b.n	8008c92 <_free_r+0x1e>
 8008cb6:	461a      	mov	r2, r3
 8008cb8:	685b      	ldr	r3, [r3, #4]
 8008cba:	b10b      	cbz	r3, 8008cc0 <_free_r+0x4c>
 8008cbc:	42a3      	cmp	r3, r4
 8008cbe:	d9fa      	bls.n	8008cb6 <_free_r+0x42>
 8008cc0:	6811      	ldr	r1, [r2, #0]
 8008cc2:	1850      	adds	r0, r2, r1
 8008cc4:	42a0      	cmp	r0, r4
 8008cc6:	d10b      	bne.n	8008ce0 <_free_r+0x6c>
 8008cc8:	6820      	ldr	r0, [r4, #0]
 8008cca:	4401      	add	r1, r0
 8008ccc:	1850      	adds	r0, r2, r1
 8008cce:	4283      	cmp	r3, r0
 8008cd0:	6011      	str	r1, [r2, #0]
 8008cd2:	d1e0      	bne.n	8008c96 <_free_r+0x22>
 8008cd4:	6818      	ldr	r0, [r3, #0]
 8008cd6:	685b      	ldr	r3, [r3, #4]
 8008cd8:	4408      	add	r0, r1
 8008cda:	6010      	str	r0, [r2, #0]
 8008cdc:	6053      	str	r3, [r2, #4]
 8008cde:	e7da      	b.n	8008c96 <_free_r+0x22>
 8008ce0:	d902      	bls.n	8008ce8 <_free_r+0x74>
 8008ce2:	230c      	movs	r3, #12
 8008ce4:	602b      	str	r3, [r5, #0]
 8008ce6:	e7d6      	b.n	8008c96 <_free_r+0x22>
 8008ce8:	6820      	ldr	r0, [r4, #0]
 8008cea:	1821      	adds	r1, r4, r0
 8008cec:	428b      	cmp	r3, r1
 8008cee:	bf01      	itttt	eq
 8008cf0:	6819      	ldreq	r1, [r3, #0]
 8008cf2:	685b      	ldreq	r3, [r3, #4]
 8008cf4:	1809      	addeq	r1, r1, r0
 8008cf6:	6021      	streq	r1, [r4, #0]
 8008cf8:	6063      	str	r3, [r4, #4]
 8008cfa:	6054      	str	r4, [r2, #4]
 8008cfc:	e7cb      	b.n	8008c96 <_free_r+0x22>
 8008cfe:	bd38      	pop	{r3, r4, r5, pc}
 8008d00:	20001500 	.word	0x20001500

08008d04 <_init>:
 8008d04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008d06:	bf00      	nop
 8008d08:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008d0a:	bc08      	pop	{r3}
 8008d0c:	469e      	mov	lr, r3
 8008d0e:	4770      	bx	lr

08008d10 <_fini>:
 8008d10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008d12:	bf00      	nop
 8008d14:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008d16:	bc08      	pop	{r3}
 8008d18:	469e      	mov	lr, r3
 8008d1a:	4770      	bx	lr
