{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1617875545229 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.2 Build 193 02/01/2016 SJ Lite Edition " "Version 15.1.2 Build 193 02/01/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1617875545239 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 08 11:52:25 2021 " "Processing started: Thu Apr 08 11:52:25 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1617875545239 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617875545239 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off effMastrovito -c effMastrovito " "Command: quartus_map --read_settings_files=on --write_settings_files=off effMastrovito -c effMastrovito" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617875545239 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1617875545803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghash/multh.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ghash/multh.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multH-multH_arc " "Found design unit 1: multH-multH_arc" {  } { { "GHASH/multH.vhd" "" { Text "C:/Users/Gustav Surface/Documents/GitRepos/AES-GCM_FPGA/src/GHASH/multH.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617875558704 ""} { "Info" "ISGN_ENTITY_NAME" "1 multH " "Found entity 1: multH" {  } { { "GHASH/multH.vhd" "" { Text "C:/Users/Gustav Surface/Documents/GitRepos/AES-GCM_FPGA/src/GHASH/multH.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617875558704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617875558704 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "multH " "Elaborating entity \"multH\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1617875558743 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "R multH.vhd(19) " "VHDL Signal Declaration warning at multH.vhd(19): used explicit default value for signal \"R\" because signal was never assigned a value" {  } { { "GHASH/multH.vhd" "" { Text "C:/Users/Gustav Surface/Documents/GitRepos/AES-GCM_FPGA/src/GHASH/multH.vhd" 19 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1617875558745 "|multH"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "out_val multH.vhd(36) " "Can't infer register for \"out_val\" at multH.vhd(36) because it does not hold its value outside the clock edge" {  } { { "GHASH/multH.vhd" "" { Text "C:/Users/Gustav Surface/Documents/GitRepos/AES-GCM_FPGA/src/GHASH/multH.vhd" 36 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1617875561517 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_val multH.vhd(32) " "Inferred latch for \"out_val\" at multH.vhd(32)" {  } { { "GHASH/multH.vhd" "" { Text "C:/Users/Gustav Surface/Documents/GitRepos/AES-GCM_FPGA/src/GHASH/multH.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1617875561518 "|multH"}
{ "Error" "EVRFX_VDB_2015_UNCONVERTED" "multH.vhd(36) " "HDL error at multH.vhd(36): couldn't implement registers for assignments on this clock edge" {  } { { "GHASH/multH.vhd" "" { Text "C:/Users/Gustav Surface/Documents/GitRepos/AES-GCM_FPGA/src/GHASH/multH.vhd" 36 0 0 } }  } 0 10822 "HDL error at %1!s!: couldn't implement registers for assignments on this clock edge" 0 0 "Analysis & Synthesis" 0 -1 1617875561582 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1617875561807 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4977 " "Peak virtual memory: 4977 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1617875561957 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Apr 08 11:52:41 2021 " "Processing ended: Thu Apr 08 11:52:41 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1617875561957 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1617875561957 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1617875561957 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1617875561957 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 1  " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1617875562618 ""}
