

================================================================
== Vitis HLS Report for 'castIn'
================================================================
* Date:           Tue Feb 27 15:10:38 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        decode_11
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.838 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      130|      130|  1.300 us|  1.300 us|  130|  130|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_8_1  |      128|      128|         2|          1|          1|   128|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      34|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      63|    -|
|Register         |        -|     -|      44|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      44|      97|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |i_4_fu_97_p2                      |         +|   0|  0|  15|           8|           1|
    |ap_condition_115                  |       and|   0|  0|   2|           1|           1|
    |icmp_ln8_fu_91_p2                 |      icmp|   0|  0|  11|           8|           9|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  34|          20|          15|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_3     |   9|          2|    8|         16|
    |full_in_AXI_TDATA_blk_n  |   9|          2|    1|          2|
    |full_in_float8_blk_n     |   9|          2|    1|          2|
    |i_fu_54                  |   9|          2|    8|         16|
    |real_start               |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  63|         14|   21|         42|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_fu_54                  |   8|   0|    8|          0|
    |start_once_reg           |   1|   0|    1|          0|
    |tmp_data_V_reg_122       |  32|   0|   32|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  44|   0|   44|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+----------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-------------------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                         |   in|    1|  ap_ctrl_hs|                castIn|  return value|
|ap_rst                         |   in|    1|  ap_ctrl_hs|                castIn|  return value|
|ap_start                       |   in|    1|  ap_ctrl_hs|                castIn|  return value|
|start_full_n                   |   in|    1|  ap_ctrl_hs|                castIn|  return value|
|ap_done                        |  out|    1|  ap_ctrl_hs|                castIn|  return value|
|ap_continue                    |   in|    1|  ap_ctrl_hs|                castIn|  return value|
|ap_idle                        |  out|    1|  ap_ctrl_hs|                castIn|  return value|
|ap_ready                       |  out|    1|  ap_ctrl_hs|                castIn|  return value|
|start_out                      |  out|    1|  ap_ctrl_hs|                castIn|  return value|
|start_write                    |  out|    1|  ap_ctrl_hs|                castIn|  return value|
|full_in_AXI_TVALID             |   in|    1|        axis|  full_in_AXI_V_dest_V|       pointer|
|full_in_AXI_TREADY             |  out|    1|        axis|  full_in_AXI_V_dest_V|       pointer|
|full_in_AXI_TDEST              |   in|    6|        axis|  full_in_AXI_V_dest_V|       pointer|
|full_in_float8_din             |  out|   32|     ap_fifo|        full_in_float8|       pointer|
|full_in_float8_num_data_valid  |   in|    2|     ap_fifo|        full_in_float8|       pointer|
|full_in_float8_fifo_cap        |   in|    2|     ap_fifo|        full_in_float8|       pointer|
|full_in_float8_full_n          |   in|    1|     ap_fifo|        full_in_float8|       pointer|
|full_in_float8_write           |  out|    1|     ap_fifo|        full_in_float8|       pointer|
|full_in_AXI_TDATA              |   in|   32|        axis|  full_in_AXI_V_data_V|       pointer|
|full_in_AXI_TKEEP              |   in|    4|        axis|  full_in_AXI_V_keep_V|       pointer|
|full_in_AXI_TSTRB              |   in|    4|        axis|  full_in_AXI_V_strb_V|       pointer|
|full_in_AXI_TUSER              |   in|    2|        axis|  full_in_AXI_V_user_V|       pointer|
|full_in_AXI_TLAST              |   in|    1|        axis|  full_in_AXI_V_last_V|       pointer|
|full_in_AXI_TID                |   in|    5|        axis|    full_in_AXI_V_id_V|       pointer|
+-------------------------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.27>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %full_in_float8, void @empty_3, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i6 %full_in_AXI_V_dest_V, i5 %full_in_AXI_V_id_V, i1 %full_in_AXI_V_last_V, i2 %full_in_AXI_V_user_V, i4 %full_in_AXI_V_strb_V, i4 %full_in_AXI_V_keep_V, i32 %full_in_AXI_V_data_V, void @empty_6, i32 1, i32 1, void @empty_5, i32 0, i32 128, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.42ns)   --->   "%store_ln8 = store i8 0, i8 %i" [decode.cpp:8]   --->   Operation 8 'store' 'store_ln8' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%br_ln8 = br void %for.inc" [decode.cpp:8]   --->   Operation 9 'br' 'br_ln8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i_3 = load i8 %i" [decode.cpp:8]   --->   Operation 10 'load' 'i_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.84ns)   --->   "%icmp_ln8 = icmp_eq  i8 %i_3, i8 128" [decode.cpp:8]   --->   Operation 11 'icmp' 'icmp_ln8' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128"   --->   Operation 12 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.76ns)   --->   "%i_4 = add i8 %i_3, i8 1" [decode.cpp:8]   --->   Operation 13 'add' 'i_4' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln8 = br i1 %icmp_ln8, void %for.inc.split, void %for.end" [decode.cpp:8]   --->   Operation 14 'br' 'br_ln8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%empty_86 = read i54 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i2P0A.i1P0A.i5P0A.i6P0A, i32 %full_in_AXI_V_data_V, i4 %full_in_AXI_V_keep_V, i4 %full_in_AXI_V_strb_V, i2 %full_in_AXI_V_user_V, i1 %full_in_AXI_V_last_V, i5 %full_in_AXI_V_id_V, i6 %full_in_AXI_V_dest_V"   --->   Operation 15 'read' 'empty_86' <Predicate = (!icmp_ln8)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_data_V = extractvalue i54 %empty_86"   --->   Operation 16 'extractvalue' 'tmp_data_V' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.42ns)   --->   "%store_ln8 = store i8 %i_4, i8 %i" [decode.cpp:8]   --->   Operation 17 'store' 'store_ln8' <Predicate = (!icmp_ln8)> <Delay = 0.42>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%ret_ln20 = ret" [decode.cpp:20]   --->   Operation 22 'ret' 'ret_ln20' <Predicate = (icmp_ln8)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.83>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%specpipeline_ln9 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_4" [decode.cpp:9]   --->   Operation 18 'specpipeline' 'specpipeline_ln9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%specloopname_ln11 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [decode.cpp:11]   --->   Operation 19 'specloopname' 'specloopname_ln11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (1.83ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %full_in_float8, i32 %tmp_data_V" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 20 'write' 'write_ln174' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln8 = br void %for.inc" [decode.cpp:8]   --->   Operation 21 'br' 'br_ln8' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ full_in_AXI_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ full_in_AXI_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ full_in_AXI_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ full_in_AXI_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ full_in_AXI_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ full_in_AXI_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ full_in_AXI_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ full_in_float8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                 (alloca           ) [ 010]
specinterface_ln0 (specinterface    ) [ 000]
specinterface_ln0 (specinterface    ) [ 000]
store_ln8         (store            ) [ 000]
br_ln8            (br               ) [ 000]
i_3               (load             ) [ 000]
icmp_ln8          (icmp             ) [ 010]
empty             (speclooptripcount) [ 000]
i_4               (add              ) [ 000]
br_ln8            (br               ) [ 000]
empty_86          (read             ) [ 000]
tmp_data_V        (extractvalue     ) [ 011]
store_ln8         (store            ) [ 000]
specpipeline_ln9  (specpipeline     ) [ 000]
specloopname_ln11 (specloopname     ) [ 000]
write_ln174       (write            ) [ 000]
br_ln8            (br               ) [ 000]
ret_ln20          (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="full_in_AXI_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="full_in_AXI_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="full_in_AXI_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="full_in_AXI_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="full_in_AXI_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="full_in_AXI_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="full_in_AXI_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="full_in_AXI_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="full_in_AXI_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="full_in_AXI_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="full_in_AXI_V_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="full_in_AXI_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="full_in_AXI_V_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="full_in_AXI_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="full_in_float8">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="full_in_float8"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i2P0A.i1P0A.i5P0A.i6P0A"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="54" class="1004" name="i_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="empty_86_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="54" slack="0"/>
<pin id="60" dir="0" index="1" bw="32" slack="0"/>
<pin id="61" dir="0" index="2" bw="4" slack="0"/>
<pin id="62" dir="0" index="3" bw="4" slack="0"/>
<pin id="63" dir="0" index="4" bw="2" slack="0"/>
<pin id="64" dir="0" index="5" bw="1" slack="0"/>
<pin id="65" dir="0" index="6" bw="5" slack="0"/>
<pin id="66" dir="0" index="7" bw="6" slack="0"/>
<pin id="67" dir="1" index="8" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_86/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="write_ln174_write_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="0" slack="0"/>
<pin id="78" dir="0" index="1" bw="32" slack="0"/>
<pin id="79" dir="0" index="2" bw="32" slack="1"/>
<pin id="80" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/2 "/>
</bind>
</comp>

<comp id="83" class="1004" name="store_ln8_store_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="1" slack="0"/>
<pin id="85" dir="0" index="1" bw="8" slack="0"/>
<pin id="86" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln8/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="i_3_load_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="8" slack="0"/>
<pin id="90" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_3/1 "/>
</bind>
</comp>

<comp id="91" class="1004" name="icmp_ln8_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="8" slack="0"/>
<pin id="93" dir="0" index="1" bw="8" slack="0"/>
<pin id="94" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln8/1 "/>
</bind>
</comp>

<comp id="97" class="1004" name="i_4_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="8" slack="0"/>
<pin id="99" dir="0" index="1" bw="1" slack="0"/>
<pin id="100" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_4/1 "/>
</bind>
</comp>

<comp id="103" class="1004" name="tmp_data_V_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="54" slack="0"/>
<pin id="105" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V/1 "/>
</bind>
</comp>

<comp id="107" class="1004" name="store_ln8_store_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="8" slack="0"/>
<pin id="109" dir="0" index="1" bw="8" slack="0"/>
<pin id="110" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln8/1 "/>
</bind>
</comp>

<comp id="112" class="1005" name="i_reg_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="8" slack="0"/>
<pin id="114" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="122" class="1005" name="tmp_data_V_reg_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="1"/>
<pin id="124" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="57"><net_src comp="16" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="68"><net_src comp="44" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="69"><net_src comp="0" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="70"><net_src comp="2" pin="0"/><net_sink comp="58" pin=2"/></net>

<net id="71"><net_src comp="4" pin="0"/><net_sink comp="58" pin=3"/></net>

<net id="72"><net_src comp="6" pin="0"/><net_sink comp="58" pin=4"/></net>

<net id="73"><net_src comp="8" pin="0"/><net_sink comp="58" pin=5"/></net>

<net id="74"><net_src comp="10" pin="0"/><net_sink comp="58" pin=6"/></net>

<net id="75"><net_src comp="12" pin="0"/><net_sink comp="58" pin=7"/></net>

<net id="81"><net_src comp="52" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="14" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="87"><net_src comp="34" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="95"><net_src comp="88" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="96"><net_src comp="36" pin="0"/><net_sink comp="91" pin=1"/></net>

<net id="101"><net_src comp="88" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="102"><net_src comp="42" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="106"><net_src comp="58" pin="8"/><net_sink comp="103" pin=0"/></net>

<net id="111"><net_src comp="97" pin="2"/><net_sink comp="107" pin=0"/></net>

<net id="115"><net_src comp="54" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="116"><net_src comp="112" pin="1"/><net_sink comp="83" pin=1"/></net>

<net id="117"><net_src comp="112" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="118"><net_src comp="112" pin="1"/><net_sink comp="107" pin=1"/></net>

<net id="125"><net_src comp="103" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="126"><net_src comp="122" pin="1"/><net_sink comp="76" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: full_in_AXI_V_data_V | {}
	Port: full_in_AXI_V_keep_V | {}
	Port: full_in_AXI_V_strb_V | {}
	Port: full_in_AXI_V_user_V | {}
	Port: full_in_AXI_V_last_V | {}
	Port: full_in_AXI_V_id_V | {}
	Port: full_in_AXI_V_dest_V | {}
	Port: full_in_float8 | {2 }
 - Input state : 
	Port: castIn : full_in_AXI_V_data_V | {1 }
	Port: castIn : full_in_AXI_V_keep_V | {1 }
	Port: castIn : full_in_AXI_V_strb_V | {1 }
	Port: castIn : full_in_AXI_V_user_V | {1 }
	Port: castIn : full_in_AXI_V_last_V | {1 }
	Port: castIn : full_in_AXI_V_id_V | {1 }
	Port: castIn : full_in_AXI_V_dest_V | {1 }
  - Chain level:
	State 1
		store_ln8 : 1
		i_3 : 1
		icmp_ln8 : 2
		i_4 : 2
		br_ln8 : 3
		store_ln8 : 3
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|    add   |        i_4_fu_97        |    0    |    15   |
|----------|-------------------------|---------|---------|
|   icmp   |      icmp_ln8_fu_91     |    0    |    11   |
|----------|-------------------------|---------|---------|
|   read   |   empty_86_read_fu_58   |    0    |    0    |
|----------|-------------------------|---------|---------|
|   write  | write_ln174_write_fu_76 |    0    |    0    |
|----------|-------------------------|---------|---------|
|extractvalue|    tmp_data_V_fu_103    |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |    26   |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|     i_reg_112    |    8   |
|tmp_data_V_reg_122|   32   |
+------------------+--------+
|       Total      |   40   |
+------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   26   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   40   |    -   |
+-----------+--------+--------+
|   Total   |   40   |   26   |
+-----------+--------+--------+
