Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date              : Wed Jul 12 21:30:04 2023
| Host              : desktop02 running 64-bit Ubuntu 18.04.6 LTS
| Command           : report_bus_skew -warn_on_violation -file fpga_bus_skew_routed.rpt -pb fpga_bus_skew_routed.pb -rpx fpga_bus_skew_routed.rpx
| Design            : fpga
| Device            : xcu250-figd2104
| Speed File        : -2  PRODUCTION 1.28 03-30-2022
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------

Bus Skew Report

Table of Contents
-----------------
1. Bus Skew Report Summary
2. Bus Skew Report Per Constraint

1. Bus Skew Report Summary
--------------------------

Id  Position  From                            To                              Corner  Requirement(ns)  Actual(ns)  Slack(ns)
--  --------  ------------------------------  ------------------------------  ------  ---------------  ----------  ---------
1   173       [get_cells -quiet -hier -regexp {.*/s_axil_a?(r|w)(addr|prot|data|strb)_reg_reg\[\d+\]} -filter {PARENT == cms_axil_cdc_inst/axil_cdc_rd_inst}]
                                              [get_cells -quiet -hier -regexp {.*/m_axil_a?(r|w)(addr|prot|data|strb)_reg_reg\[\d+\]} -filter {PARENT == cms_axil_cdc_inst/axil_cdc_rd_inst}]
                                                                              Slow              4.000       0.506      3.494
2   175       [get_cells -quiet -hier -regexp {.*/m_axil_(r|b)(resp|data)_reg_reg\[\d+\]} -filter {PARENT == cms_axil_cdc_inst/axil_cdc_rd_inst}]
                                              [get_cells -quiet -hier -regexp {.*/s_axil_(r|b)(resp|data)_reg_reg\[\d+\]} -filter {PARENT == cms_axil_cdc_inst/axil_cdc_rd_inst}]
                                                                              Slow             20.000       0.546     19.454
3   179       [get_cells -quiet -hier -regexp {.*/s_axil_a?(r|w)(addr|prot|data|strb)_reg_reg\[\d+\]} -filter {PARENT == cms_axil_cdc_inst/axil_cdc_wr_inst}]
                                              [get_cells -quiet -hier -regexp {.*/m_axil_a?(r|w)(addr|prot|data|strb)_reg_reg\[\d+\]} -filter {PARENT == cms_axil_cdc_inst/axil_cdc_wr_inst}]
                                                                              Slow              4.000       0.562      3.438
4   182       [get_cells {{core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_reg_reg[*]} {core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[*]}}]
                                              [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[*]}]
                                                                              Slow              3.103       0.441      2.662
5   184       [get_cells -quiet {{core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_reg_reg[*]} {core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_reg_reg[*]} {core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_sync_gray_reg_reg[*]}}]
                                              [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg[*]}]
                                                                              Slow              4.000       0.457      3.543
6   190       [get_cells {{core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_reg_reg[*]} {core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_reg_reg[*]}}]
                                              [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_sync1_reg_reg[*]}]
                                                                              Slow              3.103       0.360      2.743
7   192       [get_cells -quiet {{core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_reg_reg[*]} {core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_reg_reg[*]} {core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_sync_gray_reg_reg[*]}}]
                                              [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_sync1_reg_reg[*]}]
                                                                              Slow              4.000       0.505      3.495
8   195       [get_cells {{core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_reg_reg[*]} {core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[*]}}]
                                              [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[*]}]
                                                                              Slow              4.000       0.627      3.373
9   197       [get_cells -quiet {{core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_reg_reg[*]} {core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_gray_reg_reg[*]} {core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_sync_gray_reg_reg[*]}}]
                                              [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg[*]}]
                                                                              Slow              3.103       0.476      2.627
10  202       [get_cells {{core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_reg_reg[*]} {core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[*]}}]
                                              [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[*]}]
                                                                              Slow              3.103       0.449      2.654
11  204       [get_cells -quiet {{core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_reg_reg[*]} {core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_reg_reg[*]} {core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_sync_gray_reg_reg[*]}}]
                                              [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg[*]}]
                                                                              Slow              4.000       0.488      3.512
12  210       [get_cells {{core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_reg_reg[*]} {core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_reg_reg[*]}}]
                                              [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_sync1_reg_reg[*]}]
                                                                              Slow              3.103       0.629      2.474
13  212       [get_cells -quiet {{core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_reg_reg[*]} {core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_reg_reg[*]} {core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_sync_gray_reg_reg[*]}}]
                                              [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_sync1_reg_reg[*]}]
                                                                              Slow              4.000       0.585      3.415
14  215       [get_cells {{core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_reg_reg[*]} {core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[*]}}]
                                              [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[*]}]
                                                                              Slow              4.000       0.701      3.299
15  217       [get_cells -quiet {{core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_reg_reg[*]} {core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_gray_reg_reg[*]} {core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_sync_gray_reg_reg[*]}}]
                                              [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg[*]}]
                                                                              Slow              3.103       0.497      2.606
16  239       [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_cdc_inst/src_ts_s_capt_reg_reg[*]}]
                                              [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_cdc_inst/ts_s_sync_reg_reg[*]}]
                                                                              Slow              6.206       0.740      5.466
17  241       [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_cdc_inst/src_ts_ns_capt_reg_reg[*]}]
                                              [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_cdc_inst/ts_ns_sync_reg_reg[*]}]
                                                                              Slow              6.206       0.661      5.545
18  243       [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_cdc_inst/src_ts_fns_capt_reg_reg[*]}]
                                              [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_cdc_inst/ts_fns_sync_reg_reg[*]}]
                                                                              Slow              6.206       0.579      5.627
19  245       [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_cdc_inst/src_ts_step_capt_reg_reg}]
                                              [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_cdc_inst/ts_step_sync_reg_reg}]
                                                                              NA                6.206          NA         NA
20  250       [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_cdc_inst/sample_acc_out_reg_reg[*]}]
                                              [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_cdc_inst/sample_acc_sync_reg_reg[*]}]
                                                                              Slow              3.103       0.386      2.717
21  253       [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_cdc_inst/src_ts_s_capt_reg_reg[*]}]
                                              [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_cdc_inst/ts_s_sync_reg_reg[*]}]
                                                                              Slow              6.206       0.874      5.332
22  255       [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_cdc_inst/src_ts_ns_capt_reg_reg[*]}]
                                              [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_cdc_inst/ts_ns_sync_reg_reg[*]}]
                                                                              Slow              6.206       0.593      5.613
23  257       [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_cdc_inst/src_ts_fns_capt_reg_reg[*]}]
                                              [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_cdc_inst/ts_fns_sync_reg_reg[*]}]
                                                                              Slow              6.206       0.406      5.800
24  259       [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_cdc_inst/src_ts_step_capt_reg_reg}]
                                              [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_cdc_inst/ts_step_sync_reg_reg}]
                                                                              NA                6.206          NA         NA
25  264       [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_cdc_inst/sample_acc_out_reg_reg[*]}]
                                              [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_cdc_inst/sample_acc_sync_reg_reg[*]}]
                                                                              Slow              3.103       0.398      2.705
26  267       [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_cdc_inst/src_ts_s_capt_reg_reg[*]}]
                                              [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_cdc_inst/ts_s_sync_reg_reg[*]}]
                                                                              Slow              6.206       0.902      5.304
27  269       [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_cdc_inst/src_ts_ns_capt_reg_reg[*]}]
                                              [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_cdc_inst/ts_ns_sync_reg_reg[*]}]
                                                                              Slow              6.206       0.501      5.705
28  271       [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_cdc_inst/src_ts_fns_capt_reg_reg[*]}]
                                              [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_cdc_inst/ts_fns_sync_reg_reg[*]}]
                                                                              Slow              6.206       0.608      5.598
29  273       [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_cdc_inst/src_ts_step_capt_reg_reg}]
                                              [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_cdc_inst/ts_step_sync_reg_reg}]
                                                                              NA                6.206          NA         NA
30  278       [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_cdc_inst/sample_acc_out_reg_reg[*]}]
                                              [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_cdc_inst/sample_acc_sync_reg_reg[*]}]
                                                                              Slow              3.103       0.343      2.760
31  281       [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_cdc_inst/src_ts_s_capt_reg_reg[*]}]
                                              [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_cdc_inst/ts_s_sync_reg_reg[*]}]
                                                                              Slow              6.206       0.903      5.303
32  283       [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_cdc_inst/src_ts_ns_capt_reg_reg[*]}]
                                              [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_cdc_inst/ts_ns_sync_reg_reg[*]}]
                                                                              Slow              6.206       0.597      5.609
33  285       [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_cdc_inst/src_ts_fns_capt_reg_reg[*]}]
                                              [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_cdc_inst/ts_fns_sync_reg_reg[*]}]
                                                                              Slow              6.206       0.566      5.640
34  287       [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_cdc_inst/src_ts_step_capt_reg_reg}]
                                              [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_cdc_inst/ts_step_sync_reg_reg}]
                                                                              NA                6.206          NA         NA
35  292       [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_cdc_inst/sample_acc_out_reg_reg[*]}]
                                              [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_cdc_inst/sample_acc_sync_reg_reg[*]}]
                                                                              Slow              3.103       0.472      2.631
36  295       [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_cdc_inst/src_ts_s_capt_reg_reg[*]}]
                                              [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_cdc_inst/ts_s_sync_reg_reg[*]}]
                                                                              Slow              6.206       0.784      5.422
37  297       [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_cdc_inst/src_ts_ns_capt_reg_reg[*]}]
                                              [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_cdc_inst/ts_ns_sync_reg_reg[*]}]
                                                                              Slow              6.206       0.757      5.449
38  299       [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_cdc_inst/src_ts_fns_capt_reg_reg[*]}]
                                              [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_cdc_inst/ts_fns_sync_reg_reg[*]}]
                                                                              Slow              6.206       0.513      5.693
39  301       [get_cells core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_cdc_inst/src_ts_step_capt_reg_reg]
                                              [get_cells core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_cdc_inst/ts_step_sync_reg_reg]
                                                                              NA                6.206          NA         NA
40  306       [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_cdc_inst/sample_acc_out_reg_reg[*]}]
                                              [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_cdc_inst/sample_acc_sync_reg_reg[*]}]
                                                                              Slow              4.000       0.492      3.508
41  336       [get_cells -quiet -hier -regexp {.*/rb_(addr|di|we)_reg_reg(\[\d+\])?} -filter {PARENT == core_inst/qsfp0_rb_drp_inst}]
                                              [get_cells -quiet -hier -regexp {.*/drp_(addr|di|we)_reg_reg(\[\d+\])?} -filter {PARENT == core_inst/qsfp0_rb_drp_inst}]
                                                                              Slow              4.000       2.573      1.427
42  338       [get_cells -quiet -hier -regexp {.*/drp_do_reg_reg\[\d+\]} -filter {PARENT == core_inst/qsfp0_rb_drp_inst}]
                                              [get_cells -quiet -hier -regexp {.*/rb_do_reg_reg\[\d+\]} -filter {PARENT == core_inst/qsfp0_rb_drp_inst}]
                                                                              Slow              8.000       0.619      7.381
43  342       [get_cells -quiet -hier -regexp {.*/rb_(addr|di|we)_reg_reg(\[\d+\])?} -filter {PARENT == core_inst/qsfp1_rb_drp_inst}]
                                              [get_cells -quiet -hier -regexp {.*/drp_(addr|di|we)_reg_reg(\[\d+\])?} -filter {PARENT == core_inst/qsfp1_rb_drp_inst}]
                                                                              Slow              4.000       2.612      1.388
44  344       [get_cells -quiet -hier -regexp {.*/drp_do_reg_reg\[\d+\]} -filter {PARENT == core_inst/qsfp1_rb_drp_inst}]
                                              [get_cells -quiet -hier -regexp {.*/rb_do_reg_reg\[\d+\]} -filter {PARENT == core_inst/qsfp1_rb_drp_inst}]
                                                                              Slow              8.000       0.803      7.197


2. Bus Skew Report Per Constraint
---------------------------------

Id: 1
set_bus_skew -from [get_cells -quiet -hier -regexp {.*/s_axil_a?(r|w)(addr|prot|data|strb)_reg_reg\[\d+\]} -filter {PARENT == cms_axil_cdc_inst/axil_cdc_rd_inst}] -to [get_cells -quiet -hier -regexp {.*/m_axil_a?(r|w)(addr|prot|data|strb)_reg_reg\[\d+\]} -filter {PARENT == cms_axil_cdc_inst/axil_cdc_rd_inst}] 4.000
Requirement: 4.000ns
Endpoints: 16

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
pcie_user_clk         clk_50mhz_mmcm_out    cms_axil_cdc_inst/axil_cdc_rd_inst/m_axil_araddr_reg_reg[13]/D
                                                                            cms_axil_cdc_inst/axil_cdc_rd_inst/m_axil_araddr_reg_reg[16]/D
                                                                                                            Slow         0.506      3.494


Slack (MET) :             3.494ns  (requirement - actual skew)
  Endpoint Source:        cms_axil_cdc_inst/axil_cdc_rd_inst/s_axil_araddr_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk)
  Endpoint Destination:   cms_axil_cdc_inst/axil_cdc_rd_inst/m_axil_araddr_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_50mhz_mmcm_out)
  Reference Source:       cms_axil_cdc_inst/axil_cdc_rd_inst/s_axil_araddr_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk)
  Reference Destination:  cms_axil_cdc_inst/axil_cdc_rd_inst/m_axil_araddr_reg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_50mhz_mmcm_out)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            4.000ns
  Endpoint Relative Delay:   -3.647ns
  Reference Relative Delay:  -4.364ns
  Relative CRPR:              0.211ns
  Actual Bus Skew:            0.506ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y170       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y7 (CLOCK_ROOT)    net (fo=115725, routed)      1.951     2.166    cms_axil_cdc_inst/axil_cdc_rd_inst/user_clk
    SLICE_X160Y334       FDRE                                         r  cms_axil_cdc_inst/axil_cdc_rd_inst/s_axil_araddr_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y334       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     2.245 r  cms_axil_cdc_inst/axil_cdc_rd_inst/s_axil_araddr_reg_reg[13]/Q
                         net (fo=1, routed)           0.356     2.601    cms_axil_cdc_inst/axil_cdc_rd_inst/s_axil_araddr_reg[13]
    SLICE_X160Y334       FDRE                                         r  cms_axil_cdc_inst/axil_cdc_rd_inst/m_axil_araddr_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X1Y11                                0.000     0.000 r  qsfp0_mgt_refclk_1_p (IN)
                         net (fo=0)                   0.000     0.000    qsfp0_mgt_refclk_1_p
    GTYE4_COMMON_X1Y11   IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.129     0.129 r  ibufds_gte4_qsfp0_mgt_refclk_1_inst/ODIV2
                         net (fo=2, routed)           0.078     0.207    qsfp0_mgt_refclk_1_int
    BUFG_GT_X1Y272       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.321 r  bufg_gt_qsfp0_mgt_refclk_1_inst/O
                         net (fo=1093, routed)        3.548     3.869    clk_161mhz_ref_int
    SLR Crossing[2->1]   
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     4.499 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.215     4.714    clk_50mhz_mmcm_out
    BUFGCE_X0Y136        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.738 r  clk_50mhz_bufg_inst/O
    X5Y5 (CLOCK_ROOT)    net (fo=4371, routed)        1.486     6.224    cms_axil_cdc_inst/axil_cdc_rd_inst/CLK
    SLICE_X160Y334       FDRE                                         r  cms_axil_cdc_inst/axil_cdc_rd_inst/m_axil_araddr_reg_reg[13]/C
                         clock pessimism              0.000     6.224    
    SLICE_X160Y334       FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     6.249    cms_axil_cdc_inst/axil_cdc_rd_inst/m_axil_araddr_reg_reg[13]
  -------------------------------------------------------------------
                         data arrival                           2.601    
                         clock arrival                          6.249    
  -------------------------------------------------------------------
                         relative delay                        -3.647    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y170       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y7 (CLOCK_ROOT)    net (fo=115725, routed)      1.728     1.920    cms_axil_cdc_inst/axil_cdc_rd_inst/user_clk
    SLICE_X158Y333       FDRE                                         r  cms_axil_cdc_inst/axil_cdc_rd_inst/s_axil_araddr_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y333       FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     1.978 r  cms_axil_cdc_inst/axil_cdc_rd_inst/s_axil_araddr_reg_reg[16]/Q
                         net (fo=1, routed)           0.071     2.049    cms_axil_cdc_inst/axil_cdc_rd_inst/s_axil_araddr_reg[16]
    SLICE_X158Y331       FDRE                                         r  cms_axil_cdc_inst/axil_cdc_rd_inst/m_axil_araddr_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X1Y11                                0.000     0.000 r  qsfp0_mgt_refclk_1_p (IN)
                         net (fo=0)                   0.000     0.000    qsfp0_mgt_refclk_1_p
    GTYE4_COMMON_X1Y11   IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.381     0.381 r  ibufds_gte4_qsfp0_mgt_refclk_1_inst/ODIV2
                         net (fo=2, routed)           0.085     0.466    qsfp0_mgt_refclk_1_int
    BUFG_GT_X1Y272       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.596 r  bufg_gt_qsfp0_mgt_refclk_1_inst/O
                         net (fo=1093, routed)        3.932     4.528    clk_161mhz_ref_int
    SLR Crossing[2->1]   
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     4.401 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.245     4.646    clk_50mhz_mmcm_out
    BUFGCE_X0Y136        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.674 r  clk_50mhz_bufg_inst/O
    X5Y5 (CLOCK_ROOT)    net (fo=4371, routed)        1.677     6.351    cms_axil_cdc_inst/axil_cdc_rd_inst/CLK
    SLICE_X158Y331       FDRE                                         r  cms_axil_cdc_inst/axil_cdc_rd_inst/m_axil_araddr_reg_reg[16]/C
                         clock pessimism              0.000     6.351    
    SLICE_X158Y331       FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     6.413    cms_axil_cdc_inst/axil_cdc_rd_inst/m_axil_araddr_reg_reg[16]
  -------------------------------------------------------------------
                         data arrival                           2.049    
                         clock arrival                          6.413    
  -------------------------------------------------------------------
                         relative delay                        -4.364    



Id: 2
set_bus_skew -from [get_cells -quiet -hier -regexp {.*/m_axil_(r|b)(resp|data)_reg_reg\[\d+\]} -filter {PARENT == cms_axil_cdc_inst/axil_cdc_rd_inst}] -to [get_cells -quiet -hier -regexp {.*/s_axil_(r|b)(resp|data)_reg_reg\[\d+\]} -filter {PARENT == cms_axil_cdc_inst/axil_cdc_rd_inst}] 20.000
Requirement: 20.000ns
Endpoints: 32

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_50mhz_mmcm_out    pcie_user_clk         cms_axil_cdc_inst/axil_cdc_rd_inst/s_axil_rdata_reg_reg[13]/D
                                                                            cms_axil_cdc_inst/axil_cdc_rd_inst/s_axil_rdata_reg_reg[20]/D
                                                                                                            Slow         0.546     19.454


Slack (MET) :             19.454ns  (requirement - actual skew)
  Endpoint Source:        cms_axil_cdc_inst/axil_cdc_rd_inst/m_axil_rdata_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_50mhz_mmcm_out)
  Endpoint Destination:   cms_axil_cdc_inst/axil_cdc_rd_inst/s_axil_rdata_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk)
  Reference Source:       cms_axil_cdc_inst/axil_cdc_rd_inst/m_axil_rdata_reg_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_50mhz_mmcm_out)
  Reference Destination:  cms_axil_cdc_inst/axil_cdc_rd_inst/s_axil_rdata_reg_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            20.000ns
  Endpoint Relative Delay:    4.956ns
  Reference Relative Delay:   4.199ns
  Relative CRPR:              0.210ns
  Actual Bus Skew:            0.546ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X1Y11                                0.000     0.000 r  qsfp0_mgt_refclk_1_p (IN)
                         net (fo=0)                   0.000     0.000    qsfp0_mgt_refclk_1_p
    GTYE4_COMMON_X1Y11   IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.381     0.381 r  ibufds_gte4_qsfp0_mgt_refclk_1_inst/ODIV2
                         net (fo=2, routed)           0.085     0.466    qsfp0_mgt_refclk_1_int
    BUFG_GT_X1Y272       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.596 r  bufg_gt_qsfp0_mgt_refclk_1_inst/O
                         net (fo=1093, routed)        3.932     4.528    clk_161mhz_ref_int
    SLR Crossing[2->1]   
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     4.401 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.245     4.646    clk_50mhz_mmcm_out
    BUFGCE_X0Y136        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.674 r  clk_50mhz_bufg_inst/O
    X5Y5 (CLOCK_ROOT)    net (fo=4371, routed)        1.679     6.353    cms_axil_cdc_inst/axil_cdc_rd_inst/CLK
    SLICE_X162Y335       FDRE                                         r  cms_axil_cdc_inst/axil_cdc_rd_inst/m_axil_rdata_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y335       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     6.429 r  cms_axil_cdc_inst/axil_cdc_rd_inst/m_axil_rdata_reg_reg[13]/Q
                         net (fo=1, routed)           0.491     6.920    cms_axil_cdc_inst/axil_cdc_rd_inst/m_axil_rdata_reg[13]
    SLICE_X162Y349       FDRE                                         r  cms_axil_cdc_inst/axil_cdc_rd_inst/s_axil_rdata_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y170       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y7 (CLOCK_ROOT)    net (fo=115725, routed)      1.747     1.939    cms_axil_cdc_inst/axil_cdc_rd_inst/user_clk
    SLICE_X162Y349       FDRE                                         r  cms_axil_cdc_inst/axil_cdc_rd_inst/s_axil_rdata_reg_reg[13]/C
                         clock pessimism              0.000     1.939    
    SLICE_X162Y349       FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     1.964    cms_axil_cdc_inst/axil_cdc_rd_inst/s_axil_rdata_reg_reg[13]
  -------------------------------------------------------------------
                         data arrival                           6.920    
                         clock arrival                          1.964    
  -------------------------------------------------------------------
                         relative delay                         4.956    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X1Y11                                0.000     0.000 r  qsfp0_mgt_refclk_1_p (IN)
                         net (fo=0)                   0.000     0.000    qsfp0_mgt_refclk_1_p
    GTYE4_COMMON_X1Y11   IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.129     0.129 r  ibufds_gte4_qsfp0_mgt_refclk_1_inst/ODIV2
                         net (fo=2, routed)           0.078     0.207    qsfp0_mgt_refclk_1_int
    BUFG_GT_X1Y272       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.321 r  bufg_gt_qsfp0_mgt_refclk_1_inst/O
                         net (fo=1093, routed)        3.548     3.869    clk_161mhz_ref_int
    SLR Crossing[2->1]   
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     4.499 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.215     4.714    clk_50mhz_mmcm_out
    BUFGCE_X0Y136        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.738 r  clk_50mhz_bufg_inst/O
    X5Y5 (CLOCK_ROOT)    net (fo=4371, routed)        1.486     6.224    cms_axil_cdc_inst/axil_cdc_rd_inst/CLK
    SLICE_X158Y335       FDRE                                         r  cms_axil_cdc_inst/axil_cdc_rd_inst/m_axil_rdata_reg_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y335       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     6.283 r  cms_axil_cdc_inst/axil_cdc_rd_inst/m_axil_rdata_reg_reg[20]/Q
                         net (fo=1, routed)           0.172     6.455    cms_axil_cdc_inst/axil_cdc_rd_inst/m_axil_rdata_reg[20]
    SLICE_X158Y345       FDRE                                         r  cms_axil_cdc_inst/axil_cdc_rd_inst/s_axil_rdata_reg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y170       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y7 (CLOCK_ROOT)    net (fo=115725, routed)      1.979     2.194    cms_axil_cdc_inst/axil_cdc_rd_inst/user_clk
    SLICE_X158Y345       FDRE                                         r  cms_axil_cdc_inst/axil_cdc_rd_inst/s_axil_rdata_reg_reg[20]/C
                         clock pessimism              0.000     2.194    
    SLICE_X158Y345       FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.062     2.256    cms_axil_cdc_inst/axil_cdc_rd_inst/s_axil_rdata_reg_reg[20]
  -------------------------------------------------------------------
                         data arrival                           6.455    
                         clock arrival                          2.256    
  -------------------------------------------------------------------
                         relative delay                         4.199    



Id: 3
set_bus_skew -from [get_cells -quiet -hier -regexp {.*/s_axil_a?(r|w)(addr|prot|data|strb)_reg_reg\[\d+\]} -filter {PARENT == cms_axil_cdc_inst/axil_cdc_wr_inst}] -to [get_cells -quiet -hier -regexp {.*/m_axil_a?(r|w)(addr|prot|data|strb)_reg_reg\[\d+\]} -filter {PARENT == cms_axil_cdc_inst/axil_cdc_wr_inst}] 4.000
Requirement: 4.000ns
Endpoints: 52

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
pcie_user_clk         clk_50mhz_mmcm_out    cms_axil_cdc_inst/axil_cdc_wr_inst/m_axil_awaddr_reg_reg[17]/D
                                                                            cms_axil_cdc_inst/axil_cdc_wr_inst/m_axil_wdata_reg_reg[19]/D
                                                                                                            Slow         0.562      3.438


Slack (MET) :             3.438ns  (requirement - actual skew)
  Endpoint Source:        cms_axil_cdc_inst/axil_cdc_wr_inst/s_axil_awaddr_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk)
  Endpoint Destination:   cms_axil_cdc_inst/axil_cdc_wr_inst/m_axil_awaddr_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_50mhz_mmcm_out)
  Reference Source:       cms_axil_cdc_inst/axil_cdc_wr_inst/s_axil_wdata_reg_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk)
  Reference Destination:  cms_axil_cdc_inst/axil_cdc_wr_inst/m_axil_wdata_reg_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_50mhz_mmcm_out)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            4.000ns
  Endpoint Relative Delay:   -3.591ns
  Reference Relative Delay:  -4.364ns
  Relative CRPR:              0.211ns
  Actual Bus Skew:            0.562ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y170       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y7 (CLOCK_ROOT)    net (fo=115725, routed)      1.946     2.161    cms_axil_cdc_inst/axil_cdc_wr_inst/user_clk
    SLICE_X159Y334       FDRE                                         r  cms_axil_cdc_inst/axil_cdc_wr_inst/s_axil_awaddr_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y334       FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     2.240 r  cms_axil_cdc_inst/axil_cdc_wr_inst/s_axil_awaddr_reg_reg[17]/Q
                         net (fo=1, routed)           0.422     2.662    cms_axil_cdc_inst/axil_cdc_wr_inst/s_axil_awaddr_reg[17]
    SLICE_X160Y333       FDRE                                         r  cms_axil_cdc_inst/axil_cdc_wr_inst/m_axil_awaddr_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X1Y11                                0.000     0.000 r  qsfp0_mgt_refclk_1_p (IN)
                         net (fo=0)                   0.000     0.000    qsfp0_mgt_refclk_1_p
    GTYE4_COMMON_X1Y11   IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.129     0.129 r  ibufds_gte4_qsfp0_mgt_refclk_1_inst/ODIV2
                         net (fo=2, routed)           0.078     0.207    qsfp0_mgt_refclk_1_int
    BUFG_GT_X1Y272       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.321 r  bufg_gt_qsfp0_mgt_refclk_1_inst/O
                         net (fo=1093, routed)        3.548     3.869    clk_161mhz_ref_int
    SLR Crossing[2->1]   
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     4.499 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.215     4.714    clk_50mhz_mmcm_out
    BUFGCE_X0Y136        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.738 r  clk_50mhz_bufg_inst/O
    X5Y5 (CLOCK_ROOT)    net (fo=4371, routed)        1.490     6.228    cms_axil_cdc_inst/axil_cdc_wr_inst/CLK
    SLICE_X160Y333       FDRE                                         r  cms_axil_cdc_inst/axil_cdc_wr_inst/m_axil_awaddr_reg_reg[17]/C
                         clock pessimism              0.000     6.228    
    SLICE_X160Y333       FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.025     6.253    cms_axil_cdc_inst/axil_cdc_wr_inst/m_axil_awaddr_reg_reg[17]
  -------------------------------------------------------------------
                         data arrival                           2.662    
                         clock arrival                          6.253    
  -------------------------------------------------------------------
                         relative delay                        -3.591    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y170       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y7 (CLOCK_ROOT)    net (fo=115725, routed)      1.690     1.882    cms_axil_cdc_inst/axil_cdc_wr_inst/user_clk
    SLICE_X169Y330       FDRE                                         r  cms_axil_cdc_inst/axil_cdc_wr_inst/s_axil_wdata_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y330       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     1.943 r  cms_axil_cdc_inst/axil_cdc_wr_inst/s_axil_wdata_reg_reg[19]/Q
                         net (fo=1, routed)           0.107     2.050    cms_axil_cdc_inst/axil_cdc_wr_inst/s_axil_wdata_reg[19]
    SLICE_X169Y330       FDRE                                         r  cms_axil_cdc_inst/axil_cdc_wr_inst/m_axil_wdata_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X1Y11                                0.000     0.000 r  qsfp0_mgt_refclk_1_p (IN)
                         net (fo=0)                   0.000     0.000    qsfp0_mgt_refclk_1_p
    GTYE4_COMMON_X1Y11   IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.381     0.381 r  ibufds_gte4_qsfp0_mgt_refclk_1_inst/ODIV2
                         net (fo=2, routed)           0.085     0.466    qsfp0_mgt_refclk_1_int
    BUFG_GT_X1Y272       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.596 r  bufg_gt_qsfp0_mgt_refclk_1_inst/O
                         net (fo=1093, routed)        3.932     4.528    clk_161mhz_ref_int
    SLR Crossing[2->1]   
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     4.401 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.245     4.646    clk_50mhz_mmcm_out
    BUFGCE_X0Y136        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.674 r  clk_50mhz_bufg_inst/O
    X5Y5 (CLOCK_ROOT)    net (fo=4371, routed)        1.678     6.352    cms_axil_cdc_inst/axil_cdc_wr_inst/CLK
    SLICE_X169Y330       FDRE                                         r  cms_axil_cdc_inst/axil_cdc_wr_inst/m_axil_wdata_reg_reg[19]/C
                         clock pessimism              0.000     6.352    
    SLICE_X169Y330       FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     6.414    cms_axil_cdc_inst/axil_cdc_wr_inst/m_axil_wdata_reg_reg[19]
  -------------------------------------------------------------------
                         data arrival                           2.050    
                         clock arrival                          6.414    
  -------------------------------------------------------------------
                         relative delay                        -4.364    



Id: 4
set_bus_skew -from [get_cells {{core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_reg_reg[*]} {core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[*]}}] -to [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[*]}] 3.103
Requirement: 3.103ns
Endpoints: 9

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
pcie_user_clk         txoutclk_out[0]       core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[2]/D
                                                                            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[6]/D
                                                                                                            Slow         0.441      2.662


Slack (MET) :             2.662ns  (requirement - actual skew)
  Endpoint Source:        core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk)
  Endpoint Destination:   core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0])
  Reference Source:       core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk)
  Reference Destination:  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0])
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:   -0.441ns
  Reference Relative Delay:  -1.458ns
  Relative CRPR:              0.577ns
  Actual Bus Skew:            0.441ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y170       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y7 (CLOCK_ROOT)    net (fo=115725, routed)      2.731     2.946    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/user_clk
    SLR Crossing[1->2]   
    SLICE_X22Y605        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y605        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.025 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[2]/Q
                         net (fo=2, routed)           0.320     3.345    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg_n_0_[2]
    SLICE_X20Y607        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  qsfp0_cmac_inst/gty_ch_1/xcvr_gty_com.cmac_gty_full_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    qsfp0_cmac_inst/gt_txoutclk
    BUFG_GT_X1Y268       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  qsfp0_cmac_inst/bufg_gt_txusrclk_inst/O
    X3Y8 (CLOCK_ROOT)    net (fo=5268, routed)        3.570     3.762    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/CLK
    SLICE_X20Y607        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[2]/C
                         clock pessimism              0.000     3.762    
    SLICE_X20Y607        FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.025     3.787    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[2]
  -------------------------------------------------------------------
                         data arrival                           3.345    
                         clock arrival                          3.787    
  -------------------------------------------------------------------
                         relative delay                        -0.441    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y170       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y7 (CLOCK_ROOT)    net (fo=115725, routed)      2.430     2.622    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/user_clk
    SLR Crossing[1->2]   
    SLICE_X23Y608        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y608        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     2.681 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[6]/Q
                         net (fo=2, routed)           0.106     2.787    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg_n_0_[6]
    SLICE_X22Y607        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  qsfp0_cmac_inst/gty_ch_1/xcvr_gty_com.cmac_gty_full_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    qsfp0_cmac_inst/gt_txoutclk
    BUFG_GT_X1Y268       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  qsfp0_cmac_inst/bufg_gt_txusrclk_inst/O
    X3Y8 (CLOCK_ROOT)    net (fo=5268, routed)        3.968     4.183    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/CLK
    SLICE_X22Y607        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[6]/C
                         clock pessimism              0.000     4.183    
    SLICE_X22Y607        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     4.245    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[6]
  -------------------------------------------------------------------
                         data arrival                           2.787    
                         clock arrival                          4.245    
  -------------------------------------------------------------------
                         relative delay                        -1.458    



Id: 5
set_bus_skew -from [get_cells -quiet {{core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_reg_reg[*]} {core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_reg_reg[*]} {core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_sync_gray_reg_reg[*]}}] -to [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg[*]}] 4.000
Requirement: 4.000ns
Endpoints: 9

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
txoutclk_out[0]       pcie_user_clk         core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg[4]/D
                                                                            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg[3]/D
                                                                                                            Slow         0.457      3.543


Slack (MET) :             3.543ns  (requirement - actual skew)
  Endpoint Source:        core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_sync_gray_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0])
  Endpoint Destination:   core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk)
  Reference Source:       core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_sync_gray_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0])
  Reference Destination:  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            4.000ns
  Endpoint Relative Delay:    2.006ns
  Reference Relative Delay:   0.912ns
  Relative CRPR:              0.638ns
  Actual Bus Skew:            0.457ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  qsfp0_cmac_inst/gty_ch_1/xcvr_gty_com.cmac_gty_full_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    qsfp0_cmac_inst/gt_txoutclk
    BUFG_GT_X1Y268       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  qsfp0_cmac_inst/bufg_gt_txusrclk_inst/O
    X3Y8 (CLOCK_ROOT)    net (fo=5268, routed)        3.998     4.213    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/CLK
    SLICE_X18Y610        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_sync_gray_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y610        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     4.292 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_sync_gray_reg_reg[4]/Q
                         net (fo=1, routed)           0.369     4.661    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_sync_gray_reg_reg_n_0_[4]
    SLICE_X22Y609        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y170       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y7 (CLOCK_ROOT)    net (fo=115725, routed)      2.438     2.630    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/user_clk
    SLR Crossing[1->2]   
    SLICE_X22Y609        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg[4]/C
                         clock pessimism              0.000     2.630    
    SLICE_X22Y609        FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.025     2.655    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg[4]
  -------------------------------------------------------------------
                         data arrival                           4.661    
                         clock arrival                          2.655    
  -------------------------------------------------------------------
                         relative delay                         2.006    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  qsfp0_cmac_inst/gty_ch_1/xcvr_gty_com.cmac_gty_full_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    qsfp0_cmac_inst/gt_txoutclk
    BUFG_GT_X1Y268       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  qsfp0_cmac_inst/bufg_gt_txusrclk_inst/O
    X3Y8 (CLOCK_ROOT)    net (fo=5268, routed)        3.564     3.756    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/CLK
    SLICE_X20Y609        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_sync_gray_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y609        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.059     3.815 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_sync_gray_reg_reg[3]/Q
                         net (fo=1, routed)           0.109     3.924    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_sync_gray_reg_reg_n_0_[3]
    SLICE_X22Y609        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y170       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y7 (CLOCK_ROOT)    net (fo=115725, routed)      2.735     2.950    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/user_clk
    SLR Crossing[1->2]   
    SLICE_X22Y609        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg[3]/C
                         clock pessimism              0.000     2.950    
    SLICE_X22Y609        FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.062     3.012    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg[3]
  -------------------------------------------------------------------
                         data arrival                           3.924    
                         clock arrival                          3.012    
  -------------------------------------------------------------------
                         relative delay                         0.912    



Id: 6
set_bus_skew -from [get_cells {{core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_reg_reg[*]} {core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_reg_reg[*]}}] -to [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_sync1_reg_reg[*]}] 3.103
Requirement: 3.103ns
Endpoints: 6

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
pcie_user_clk         txoutclk_out[0]       core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_sync1_reg_reg[1]/D
                                                                            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_sync1_reg_reg[3]/D
                                                                                                            Slow         0.360      2.743


Slack (MET) :             2.743ns  (requirement - actual skew)
  Endpoint Source:        core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk)
  Endpoint Destination:   core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_sync1_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0])
  Reference Source:       core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk)
  Reference Destination:  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_sync1_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0])
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:   -0.383ns
  Reference Relative Delay:  -1.430ns
  Relative CRPR:              0.687ns
  Actual Bus Skew:            0.360ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y170       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y7 (CLOCK_ROOT)    net (fo=115725, routed)      2.730     2.945    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/user_clk
    SLR Crossing[1->2]   
    SLICE_X20Y636        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y636        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.024 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_reg_reg[1]/Q
                         net (fo=2, routed)           0.365     3.389    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_reg[1]
    SLICE_X19Y637        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_sync1_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  qsfp0_cmac_inst/gty_ch_1/xcvr_gty_com.cmac_gty_full_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    qsfp0_cmac_inst/gt_txoutclk
    BUFG_GT_X1Y268       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  qsfp0_cmac_inst/bufg_gt_txusrclk_inst/O
    X3Y8 (CLOCK_ROOT)    net (fo=5268, routed)        3.555     3.747    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/CLK
    SLICE_X19Y637        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_sync1_reg_reg[1]/C
                         clock pessimism              0.000     3.747    
    SLICE_X19Y637        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025     3.772    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_sync1_reg_reg[1]
  -------------------------------------------------------------------
                         data arrival                           3.389    
                         clock arrival                          3.772    
  -------------------------------------------------------------------
                         relative delay                        -0.383    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y170       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y7 (CLOCK_ROOT)    net (fo=115725, routed)      2.439     2.631    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/user_clk
    SLR Crossing[1->2]   
    SLICE_X19Y636        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y636        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.058     2.689 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_reg_reg[3]/Q
                         net (fo=2, routed)           0.121     2.810    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_reg[3]
    SLICE_X19Y638        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_sync1_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  qsfp0_cmac_inst/gty_ch_1/xcvr_gty_com.cmac_gty_full_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    qsfp0_cmac_inst/gt_txoutclk
    BUFG_GT_X1Y268       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  qsfp0_cmac_inst/bufg_gt_txusrclk_inst/O
    X3Y8 (CLOCK_ROOT)    net (fo=5268, routed)        3.964     4.179    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/CLK
    SLICE_X19Y638        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_sync1_reg_reg[3]/C
                         clock pessimism              0.000     4.179    
    SLICE_X19Y638        FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.061     4.240    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_sync1_reg_reg[3]
  -------------------------------------------------------------------
                         data arrival                           2.810    
                         clock arrival                          4.240    
  -------------------------------------------------------------------
                         relative delay                        -1.430    



Id: 7
set_bus_skew -from [get_cells -quiet {{core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_reg_reg[*]} {core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_reg_reg[*]} {core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_sync_gray_reg_reg[*]}}] -to [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_sync1_reg_reg[*]}] 4.000
Requirement: 4.000ns
Endpoints: 6

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
txoutclk_out[0]       pcie_user_clk         core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_sync1_reg_reg[0]/D
                                                                            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_sync1_reg_reg[3]/D
                                                                                                            Slow         0.505      3.495


Slack (MET) :             3.495ns  (requirement - actual skew)
  Endpoint Source:        core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0])
  Endpoint Destination:   core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_sync1_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk)
  Reference Source:       core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0])
  Reference Destination:  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_sync1_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            4.000ns
  Endpoint Relative Delay:    2.081ns
  Reference Relative Delay:   0.949ns
  Relative CRPR:              0.627ns
  Actual Bus Skew:            0.505ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  qsfp0_cmac_inst/gty_ch_1/xcvr_gty_com.cmac_gty_full_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    qsfp0_cmac_inst/gt_txoutclk
    BUFG_GT_X1Y268       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  qsfp0_cmac_inst/bufg_gt_txusrclk_inst/O
    X3Y8 (CLOCK_ROOT)    net (fo=5268, routed)        3.966     4.181    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/CLK
    SLICE_X19Y639        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y639        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.080     4.261 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_reg_reg[0]/Q
                         net (fo=2, routed)           0.469     4.730    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_reg__0[0]
    SLICE_X20Y624        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_sync1_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y170       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y7 (CLOCK_ROOT)    net (fo=115725, routed)      2.432     2.624    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/user_clk
    SLR Crossing[1->2]   
    SLICE_X20Y624        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_sync1_reg_reg[0]/C
                         clock pessimism              0.000     2.624    
    SLICE_X20Y624        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     2.649    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_sync1_reg_reg[0]
  -------------------------------------------------------------------
                         data arrival                           4.730    
                         clock arrival                          2.649    
  -------------------------------------------------------------------
                         relative delay                         2.081    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  qsfp0_cmac_inst/gty_ch_1/xcvr_gty_com.cmac_gty_full_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    qsfp0_cmac_inst/gt_txoutclk
    BUFG_GT_X1Y268       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  qsfp0_cmac_inst/bufg_gt_txusrclk_inst/O
    X3Y8 (CLOCK_ROOT)    net (fo=5268, routed)        3.559     3.751    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/CLK
    SLICE_X19Y640        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y640        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.058     3.809 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_reg_reg[3]/Q
                         net (fo=2, routed)           0.141     3.950    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_reg__0[3]
    SLICE_X20Y637        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_sync1_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y170       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y7 (CLOCK_ROOT)    net (fo=115725, routed)      2.724     2.939    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/user_clk
    SLR Crossing[1->2]   
    SLICE_X20Y637        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_sync1_reg_reg[3]/C
                         clock pessimism              0.000     2.939    
    SLICE_X20Y637        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     3.001    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_sync1_reg_reg[3]
  -------------------------------------------------------------------
                         data arrival                           3.950    
                         clock arrival                          3.001    
  -------------------------------------------------------------------
                         relative delay                         0.949    



Id: 8
set_bus_skew -from [get_cells {{core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_reg_reg[*]} {core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[*]}}] -to [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[*]}] 4.000
Requirement: 4.000ns
Endpoints: 9

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
txoutclk_out[0]       pcie_user_clk         core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[2]/D
                                                                            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[3]/D
                                                                                                            Slow         0.627      3.373


Slack (MET) :             3.373ns  (requirement - actual skew)
  Endpoint Source:        core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0])
  Endpoint Destination:   core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk)
  Reference Source:       core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0])
  Reference Destination:  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            4.000ns
  Endpoint Relative Delay:    2.222ns
  Reference Relative Delay:   0.967ns
  Relative CRPR:              0.628ns
  Actual Bus Skew:            0.627ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  qsfp0_cmac_inst/gty_ch_1/xcvr_gty_com.cmac_gty_full_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    qsfp0_cmac_inst/gt_txoutclk
    BUFG_GT_X1Y268       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  qsfp0_cmac_inst/bufg_gt_txusrclk_inst/O
    X3Y8 (CLOCK_ROOT)    net (fo=5268, routed)        3.959     4.174    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/CLK
    SLICE_X19Y634        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y634        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     4.252 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[2]/Q
                         net (fo=2, routed)           0.624     4.876    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg_n_0_[2]
    SLICE_X21Y623        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y170       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y7 (CLOCK_ROOT)    net (fo=115725, routed)      2.438     2.630    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/user_clk
    SLR Crossing[1->2]   
    SLICE_X21Y623        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[2]/C
                         clock pessimism              0.000     2.630    
    SLICE_X21Y623        FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.025     2.655    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[2]
  -------------------------------------------------------------------
                         data arrival                           4.876    
                         clock arrival                          2.655    
  -------------------------------------------------------------------
                         relative delay                         2.222    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  qsfp0_cmac_inst/gty_ch_1/xcvr_gty_com.cmac_gty_full_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    qsfp0_cmac_inst/gt_txoutclk
    BUFG_GT_X1Y268       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  qsfp0_cmac_inst/bufg_gt_txusrclk_inst/O
    X3Y8 (CLOCK_ROOT)    net (fo=5268, routed)        3.552     3.744    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/CLK
    SLICE_X19Y631        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y631        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     3.802 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[3]/Q
                         net (fo=2, routed)           0.165     3.967    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg_n_0_[3]
    SLICE_X20Y626        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y170       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y7 (CLOCK_ROOT)    net (fo=115725, routed)      2.723     2.938    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/user_clk
    SLR Crossing[1->2]   
    SLICE_X20Y626        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[3]/C
                         clock pessimism              0.000     2.938    
    SLICE_X20Y626        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     3.000    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[3]
  -------------------------------------------------------------------
                         data arrival                           3.967    
                         clock arrival                          3.000    
  -------------------------------------------------------------------
                         relative delay                         0.967    



Id: 9
set_bus_skew -from [get_cells -quiet {{core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_reg_reg[*]} {core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_gray_reg_reg[*]} {core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_sync_gray_reg_reg[*]}}] -to [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg[*]}] 3.103
Requirement: 3.103ns
Endpoints: 9

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
pcie_user_clk         txoutclk_out[0]       core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg[0]/D
                                                                            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg[6]/D
                                                                                                            Slow         0.476      2.627


Slack (MET) :             2.627ns  (requirement - actual skew)
  Endpoint Source:        core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_sync_gray_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk)
  Endpoint Destination:   core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0])
  Reference Source:       core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_sync_gray_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk)
  Reference Destination:  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0])
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:   -0.260ns
  Reference Relative Delay:  -1.417ns
  Relative CRPR:              0.681ns
  Actual Bus Skew:            0.476ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y170       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y7 (CLOCK_ROOT)    net (fo=115725, routed)      2.733     2.948    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/user_clk
    SLR Crossing[1->2]   
    SLICE_X20Y627        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_sync_gray_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y627        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     3.027 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_sync_gray_reg_reg[0]/Q
                         net (fo=1, routed)           0.475     3.502    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_sync_gray_reg[0]
    SLICE_X20Y627        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  qsfp0_cmac_inst/gty_ch_1/xcvr_gty_com.cmac_gty_full_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    qsfp0_cmac_inst/gt_txoutclk
    BUFG_GT_X1Y268       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  qsfp0_cmac_inst/bufg_gt_txusrclk_inst/O
    X3Y8 (CLOCK_ROOT)    net (fo=5268, routed)        3.545     3.737    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/CLK
    SLICE_X20Y627        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg[0]/C
                         clock pessimism              0.000     3.737    
    SLICE_X20Y627        FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.025     3.762    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg[0]
  -------------------------------------------------------------------
                         data arrival                           3.502    
                         clock arrival                          3.762    
  -------------------------------------------------------------------
                         relative delay                        -0.260    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y170       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y7 (CLOCK_ROOT)    net (fo=115725, routed)      2.436     2.628    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/user_clk
    SLR Crossing[1->2]   
    SLICE_X19Y623        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_sync_gray_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y623        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.061     2.689 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_sync_gray_reg_reg[6]/Q
                         net (fo=1, routed)           0.123     2.812    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_sync_gray_reg[6]
    SLICE_X19Y626        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  qsfp0_cmac_inst/gty_ch_1/xcvr_gty_com.cmac_gty_full_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    qsfp0_cmac_inst/gt_txoutclk
    BUFG_GT_X1Y268       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  qsfp0_cmac_inst/bufg_gt_txusrclk_inst/O
    X3Y8 (CLOCK_ROOT)    net (fo=5268, routed)        3.954     4.169    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/CLK
    SLICE_X19Y626        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg[6]/C
                         clock pessimism              0.000     4.169    
    SLICE_X19Y626        FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.060     4.229    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg[6]
  -------------------------------------------------------------------
                         data arrival                           2.812    
                         clock arrival                          4.229    
  -------------------------------------------------------------------
                         relative delay                        -1.417    



Id: 10
set_bus_skew -from [get_cells {{core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_reg_reg[*]} {core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[*]}}] -to [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[*]}] 3.103
Requirement: 3.103ns
Endpoints: 9

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
pcie_user_clk         txoutclk_out[0]_1     core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[4]/D
                                                                            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[0]/D
                                                                                                            Slow         0.449      2.654


Slack (MET) :             2.654ns  (requirement - actual skew)
  Endpoint Source:        core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk)
  Endpoint Destination:   core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1)
  Reference Source:       core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk)
  Reference Destination:  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:   -0.306ns
  Reference Relative Delay:  -1.315ns
  Relative CRPR:              0.560ns
  Actual Bus Skew:            0.449ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y170       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y7 (CLOCK_ROOT)    net (fo=115725, routed)      2.683     2.898    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/user_clk
    SLR Crossing[1->2]   
    SLICE_X21Y575        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y575        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     2.977 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[4]/Q
                         net (fo=2, routed)           0.374     3.351    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg_n_0_[4]
    SLICE_X21Y576        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y40  GTYE4_CHANNEL                0.000     0.000 r  qsfp1_cmac_inst/gty_ch_1/xcvr_gty_com.cmac_gty_full_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    qsfp1_cmac_inst/gt_txoutclk
    BUFG_GT_X1Y247       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  qsfp1_cmac_inst/bufg_gt_txusrclk_inst/O
    X3Y7 (CLOCK_ROOT)    net (fo=5196, routed)        3.441     3.633    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/qsfp1_tx_clk_int
    SLICE_X21Y576        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[4]/C
                         clock pessimism              0.000     3.633    
    SLICE_X21Y576        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025     3.658    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[4]
  -------------------------------------------------------------------
                         data arrival                           3.351    
                         clock arrival                          3.658    
  -------------------------------------------------------------------
                         relative delay                        -0.306    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y170       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y7 (CLOCK_ROOT)    net (fo=115725, routed)      2.413     2.605    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/user_clk
    SLR Crossing[1->2]   
    SLICE_X19Y575        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y575        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.059     2.664 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[0]/Q
                         net (fo=2, routed)           0.147     2.811    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg_n_0_[0]
    SLICE_X18Y577        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y40  GTYE4_CHANNEL                0.000     0.000 r  qsfp1_cmac_inst/gty_ch_1/xcvr_gty_com.cmac_gty_full_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    qsfp1_cmac_inst/gt_txoutclk
    BUFG_GT_X1Y247       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  qsfp1_cmac_inst/bufg_gt_txusrclk_inst/O
    X3Y7 (CLOCK_ROOT)    net (fo=5196, routed)        3.849     4.064    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/qsfp1_tx_clk_int
    SLICE_X18Y577        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[0]/C
                         clock pessimism              0.000     4.064    
    SLICE_X18Y577        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     4.126    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[0]
  -------------------------------------------------------------------
                         data arrival                           2.811    
                         clock arrival                          4.126    
  -------------------------------------------------------------------
                         relative delay                        -1.315    



Id: 11
set_bus_skew -from [get_cells -quiet {{core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_reg_reg[*]} {core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_reg_reg[*]} {core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_sync_gray_reg_reg[*]}}] -to [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg[*]}] 4.000
Requirement: 4.000ns
Endpoints: 9

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
txoutclk_out[0]_1     pcie_user_clk         core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg[5]/D
                                                                            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg[1]/D
                                                                                                            Slow         0.488      3.512


Slack (MET) :             3.512ns  (requirement - actual skew)
  Endpoint Source:        core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_sync_gray_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1)
  Endpoint Destination:   core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk)
  Reference Source:       core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_sync_gray_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1)
  Reference Destination:  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            4.000ns
  Endpoint Relative Delay:    1.914ns
  Reference Relative Delay:   0.808ns
  Relative CRPR:              0.619ns
  Actual Bus Skew:            0.488ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y40  GTYE4_CHANNEL                0.000     0.000 r  qsfp1_cmac_inst/gty_ch_1/xcvr_gty_com.cmac_gty_full_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    qsfp1_cmac_inst/gt_txoutclk
    BUFG_GT_X1Y247       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  qsfp1_cmac_inst/bufg_gt_txusrclk_inst/O
    X3Y7 (CLOCK_ROOT)    net (fo=5196, routed)        3.867     4.082    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/qsfp1_tx_clk_int
    SLICE_X19Y578        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_sync_gray_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y578        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     4.162 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_sync_gray_reg_reg[5]/Q
                         net (fo=1, routed)           0.382     4.544    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_sync_gray_reg_reg_n_0_[5]
    SLICE_X21Y578        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y170       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y7 (CLOCK_ROOT)    net (fo=115725, routed)      2.413     2.605    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/user_clk
    SLR Crossing[1->2]   
    SLICE_X21Y578        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg[5]/C
                         clock pessimism              0.000     2.605    
    SLICE_X21Y578        FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.025     2.630    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg[5]
  -------------------------------------------------------------------
                         data arrival                           4.544    
                         clock arrival                          2.630    
  -------------------------------------------------------------------
                         relative delay                         1.914    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y40  GTYE4_CHANNEL                0.000     0.000 r  qsfp1_cmac_inst/gty_ch_1/xcvr_gty_com.cmac_gty_full_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    qsfp1_cmac_inst/gt_txoutclk
    BUFG_GT_X1Y247       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  qsfp1_cmac_inst/bufg_gt_txusrclk_inst/O
    X3Y7 (CLOCK_ROOT)    net (fo=5196, routed)        3.451     3.643    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/qsfp1_tx_clk_int
    SLICE_X21Y579        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_sync_gray_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y579        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.061     3.704 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_sync_gray_reg_reg[1]/Q
                         net (fo=1, routed)           0.079     3.783    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_sync_gray_reg_reg_n_0_[1]
    SLICE_X21Y578        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y170       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y7 (CLOCK_ROOT)    net (fo=115725, routed)      2.698     2.913    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/user_clk
    SLR Crossing[1->2]   
    SLICE_X21Y578        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg[1]/C
                         clock pessimism              0.000     2.913    
    SLICE_X21Y578        FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.062     2.975    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg[1]
  -------------------------------------------------------------------
                         data arrival                           3.783    
                         clock arrival                          2.975    
  -------------------------------------------------------------------
                         relative delay                         0.808    



Id: 12
set_bus_skew -from [get_cells {{core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_reg_reg[*]} {core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_reg_reg[*]}}] -to [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_sync1_reg_reg[*]}] 3.103
Requirement: 3.103ns
Endpoints: 6

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
pcie_user_clk         txoutclk_out[0]_1     core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_sync1_reg_reg[1]/D
                                                                            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_sync1_reg_reg[3]/D
                                                                                                            Slow         0.629      2.474


Slack (MET) :             2.474ns  (requirement - actual skew)
  Endpoint Source:        core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk)
  Endpoint Destination:   core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_sync1_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1)
  Reference Source:       core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk)
  Reference Destination:  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_sync1_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:   -0.264ns
  Reference Relative Delay:  -1.374ns
  Relative CRPR:              0.480ns
  Actual Bus Skew:            0.629ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y170       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y7 (CLOCK_ROOT)    net (fo=115725, routed)      2.721     2.936    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/user_clk
    SLR Crossing[1->2]   
    SLICE_X17Y599        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y599        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     3.015 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_reg_reg[1]/Q
                         net (fo=2, routed)           0.422     3.437    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_reg[1]
    SLICE_X17Y600        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_sync1_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y40  GTYE4_CHANNEL                0.000     0.000 r  qsfp1_cmac_inst/gty_ch_1/xcvr_gty_com.cmac_gty_full_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    qsfp1_cmac_inst/gt_txoutclk
    BUFG_GT_X1Y247       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  qsfp1_cmac_inst/bufg_gt_txusrclk_inst/O
    X3Y7 (CLOCK_ROOT)    net (fo=5196, routed)        3.484     3.676    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/qsfp1_tx_clk_int
    SLICE_X17Y600        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_sync1_reg_reg[1]/C
                         clock pessimism              0.000     3.676    
    SLICE_X17Y600        FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.025     3.701    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_sync1_reg_reg[1]
  -------------------------------------------------------------------
                         data arrival                           3.437    
                         clock arrival                          3.701    
  -------------------------------------------------------------------
                         relative delay                        -0.264    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y170       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y7 (CLOCK_ROOT)    net (fo=115725, routed)      2.448     2.640    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/user_clk
    SLR Crossing[1->2]   
    SLICE_X17Y601        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y601        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     2.698 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_reg_reg[3]/Q
                         net (fo=2, routed)           0.088     2.786    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_reg[3]
    SLICE_X17Y603        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_sync1_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y40  GTYE4_CHANNEL                0.000     0.000 r  qsfp1_cmac_inst/gty_ch_1/xcvr_gty_com.cmac_gty_full_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    qsfp1_cmac_inst/gt_txoutclk
    BUFG_GT_X1Y247       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  qsfp1_cmac_inst/bufg_gt_txusrclk_inst/O
    X3Y7 (CLOCK_ROOT)    net (fo=5196, routed)        3.884     4.099    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/qsfp1_tx_clk_int
    SLICE_X17Y603        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_sync1_reg_reg[3]/C
                         clock pessimism              0.000     4.099    
    SLICE_X17Y603        FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.061     4.160    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_sync1_reg_reg[3]
  -------------------------------------------------------------------
                         data arrival                           2.786    
                         clock arrival                          4.160    
  -------------------------------------------------------------------
                         relative delay                        -1.374    



Id: 13
set_bus_skew -from [get_cells -quiet {{core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_reg_reg[*]} {core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_reg_reg[*]} {core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_sync_gray_reg_reg[*]}}] -to [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_sync1_reg_reg[*]}] 4.000
Requirement: 4.000ns
Endpoints: 6

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
txoutclk_out[0]_1     pcie_user_clk         core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_sync1_reg_reg[3]/D
                                                                            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_sync1_reg_reg[0]/D
                                                                                                            Slow         0.585      3.415


Slack (MET) :             3.415ns  (requirement - actual skew)
  Endpoint Source:        core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1)
  Endpoint Destination:   core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_sync1_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk)
  Reference Source:       core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1)
  Reference Destination:  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_sync1_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            4.000ns
  Endpoint Relative Delay:    1.928ns
  Reference Relative Delay:   0.799ns
  Relative CRPR:              0.545ns
  Actual Bus Skew:            0.585ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y40  GTYE4_CHANNEL                0.000     0.000 r  qsfp1_cmac_inst/gty_ch_1/xcvr_gty_com.cmac_gty_full_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    qsfp1_cmac_inst/gt_txoutclk
    BUFG_GT_X1Y247       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  qsfp1_cmac_inst/bufg_gt_txusrclk_inst/O
    X3Y7 (CLOCK_ROOT)    net (fo=5196, routed)        3.889     4.104    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/qsfp1_tx_clk_int
    SLICE_X15Y601        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y601        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     4.183 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_reg_reg[3]/Q
                         net (fo=2, routed)           0.415     4.598    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_reg__0[3]
    SLICE_X17Y602        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_sync1_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y170       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y7 (CLOCK_ROOT)    net (fo=115725, routed)      2.453     2.645    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/user_clk
    SLR Crossing[1->2]   
    SLICE_X17Y602        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_sync1_reg_reg[3]/C
                         clock pessimism              0.000     2.645    
    SLICE_X17Y602        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     2.670    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_sync1_reg_reg[3]
  -------------------------------------------------------------------
                         data arrival                           4.598    
                         clock arrival                          2.670    
  -------------------------------------------------------------------
                         relative delay                         1.928    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y40  GTYE4_CHANNEL                0.000     0.000 r  qsfp1_cmac_inst/gty_ch_1/xcvr_gty_com.cmac_gty_full_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    qsfp1_cmac_inst/gt_txoutclk
    BUFG_GT_X1Y247       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  qsfp1_cmac_inst/bufg_gt_txusrclk_inst/O
    X3Y7 (CLOCK_ROOT)    net (fo=5196, routed)        3.460     3.652    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/qsfp1_tx_clk_int
    SLICE_X17Y599        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y599        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.059     3.711 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_reg_reg[0]/Q
                         net (fo=2, routed)           0.107     3.818    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_reg__0[0]
    SLICE_X18Y600        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_sync1_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y170       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y7 (CLOCK_ROOT)    net (fo=115725, routed)      2.742     2.957    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/user_clk
    SLR Crossing[1->2]   
    SLICE_X18Y600        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_sync1_reg_reg[0]/C
                         clock pessimism              0.000     2.957    
    SLICE_X18Y600        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     3.019    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_sync1_reg_reg[0]
  -------------------------------------------------------------------
                         data arrival                           3.818    
                         clock arrival                          3.019    
  -------------------------------------------------------------------
                         relative delay                         0.799    



Id: 14
set_bus_skew -from [get_cells {{core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_reg_reg[*]} {core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[*]}}] -to [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[*]}] 4.000
Requirement: 4.000ns
Endpoints: 9

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
txoutclk_out[0]_1     pcie_user_clk         core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[2]/D
                                                                            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[0]/D
                                                                                                            Slow         0.701      3.299


Slack (MET) :             3.299ns  (requirement - actual skew)
  Endpoint Source:        core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1)
  Endpoint Destination:   core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk)
  Reference Source:       core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1)
  Reference Destination:  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            4.000ns
  Endpoint Relative Delay:    1.914ns
  Reference Relative Delay:   0.786ns
  Relative CRPR:              0.426ns
  Actual Bus Skew:            0.701ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y40  GTYE4_CHANNEL                0.000     0.000 r  qsfp1_cmac_inst/gty_ch_1/xcvr_gty_com.cmac_gty_full_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    qsfp1_cmac_inst/gt_txoutclk
    BUFG_GT_X1Y247       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  qsfp1_cmac_inst/bufg_gt_txusrclk_inst/O
    X3Y7 (CLOCK_ROOT)    net (fo=5196, routed)        3.874     4.089    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/qsfp1_tx_clk_int
    SLICE_X17Y598        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y598        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     4.167 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[2]/Q
                         net (fo=2, routed)           0.393     4.560    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg_n_0_[2]
    SLICE_X20Y595        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y170       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y7 (CLOCK_ROOT)    net (fo=115725, routed)      2.429     2.621    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/user_clk
    SLR Crossing[1->2]   
    SLICE_X20Y595        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[2]/C
                         clock pessimism              0.000     2.621    
    SLICE_X20Y595        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     2.646    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[2]
  -------------------------------------------------------------------
                         data arrival                           4.560    
                         clock arrival                          2.646    
  -------------------------------------------------------------------
                         relative delay                         1.914    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y40  GTYE4_CHANNEL                0.000     0.000 r  qsfp1_cmac_inst/gty_ch_1/xcvr_gty_com.cmac_gty_full_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    qsfp1_cmac_inst/gt_txoutclk
    BUFG_GT_X1Y247       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  qsfp1_cmac_inst/bufg_gt_txusrclk_inst/O
    X3Y7 (CLOCK_ROOT)    net (fo=5196, routed)        3.456     3.648    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/qsfp1_tx_clk_int
    SLICE_X19Y599        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y599        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     3.706 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[0]/Q
                         net (fo=2, routed)           0.105     3.811    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg_n_0_[0]
    SLICE_X20Y600        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y170       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y7 (CLOCK_ROOT)    net (fo=115725, routed)      2.748     2.963    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/user_clk
    SLR Crossing[1->2]   
    SLICE_X20Y600        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[0]/C
                         clock pessimism              0.000     2.963    
    SLICE_X20Y600        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     3.025    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[0]
  -------------------------------------------------------------------
                         data arrival                           3.811    
                         clock arrival                          3.025    
  -------------------------------------------------------------------
                         relative delay                         0.786    



Id: 15
set_bus_skew -from [get_cells -quiet {{core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_reg_reg[*]} {core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_gray_reg_reg[*]} {core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_sync_gray_reg_reg[*]}}] -to [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg[*]}] 3.103
Requirement: 3.103ns
Endpoints: 9

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
pcie_user_clk         txoutclk_out[0]_1     core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg[3]/D
                                                                            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg[8]/D
                                                                                                            Slow         0.497      2.606


Slack (MET) :             2.606ns  (requirement - actual skew)
  Endpoint Source:        core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_sync_gray_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk)
  Endpoint Destination:   core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1)
  Reference Source:       core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_sync_gray_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk)
  Reference Destination:  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:   -0.234ns
  Reference Relative Delay:  -1.361ns
  Relative CRPR:              0.630ns
  Actual Bus Skew:            0.497ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y170       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y7 (CLOCK_ROOT)    net (fo=115725, routed)      2.722     2.937    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/user_clk
    SLR Crossing[1->2]   
    SLICE_X20Y598        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_sync_gray_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y598        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     3.016 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_sync_gray_reg_reg[3]/Q
                         net (fo=1, routed)           0.422     3.438    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_sync_gray_reg[3]
    SLICE_X19Y598        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y40  GTYE4_CHANNEL                0.000     0.000 r  qsfp1_cmac_inst/gty_ch_1/xcvr_gty_com.cmac_gty_full_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    qsfp1_cmac_inst/gt_txoutclk
    BUFG_GT_X1Y247       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  qsfp1_cmac_inst/bufg_gt_txusrclk_inst/O
    X3Y7 (CLOCK_ROOT)    net (fo=5196, routed)        3.455     3.647    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/qsfp1_tx_clk_int
    SLICE_X19Y598        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg[3]/C
                         clock pessimism              0.000     3.647    
    SLICE_X19Y598        FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.025     3.672    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg[3]
  -------------------------------------------------------------------
                         data arrival                           3.438    
                         clock arrival                          3.672    
  -------------------------------------------------------------------
                         relative delay                        -0.234    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y170       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y7 (CLOCK_ROOT)    net (fo=115725, routed)      2.424     2.616    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/user_clk
    SLR Crossing[1->2]   
    SLICE_X21Y598        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_sync_gray_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y598        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.061     2.677 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_sync_gray_reg_reg[8]/Q
                         net (fo=1, routed)           0.084     2.761    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_sync_gray_reg[8]
    SLICE_X19Y598        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y40  GTYE4_CHANNEL                0.000     0.000 r  qsfp1_cmac_inst/gty_ch_1/xcvr_gty_com.cmac_gty_full_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    qsfp1_cmac_inst/gt_txoutclk
    BUFG_GT_X1Y247       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  qsfp1_cmac_inst/bufg_gt_txusrclk_inst/O
    X3Y7 (CLOCK_ROOT)    net (fo=5196, routed)        3.845     4.060    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/qsfp1_tx_clk_int
    SLICE_X19Y598        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg[8]/C
                         clock pessimism              0.000     4.060    
    SLICE_X19Y598        FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.062     4.122    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg[8]
  -------------------------------------------------------------------
                         data arrival                           2.761    
                         clock arrival                          4.122    
  -------------------------------------------------------------------
                         relative delay                        -1.361    



Id: 16
set_bus_skew -from [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_cdc_inst/src_ts_s_capt_reg_reg[*]}] -to [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_cdc_inst/ts_s_sync_reg_reg[*]}] 6.206
Requirement: 6.206ns
Endpoints: 48

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
qsfp0_mgt_refclk_1    rxoutclk_out[0]       core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_cdc_inst/ts_s_sync_reg_reg[27]/D
                                                                            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_cdc_inst/ts_s_sync_reg_reg[47]/D
                                                                                                            Slow         0.740      5.466


Slack (MET) :             5.466ns  (requirement - actual skew)
  Endpoint Source:        core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_cdc_inst/src_ts_s_capt_reg_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by qsfp0_mgt_refclk_1)
  Endpoint Destination:   core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_cdc_inst/ts_s_sync_reg_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0])
  Reference Source:       core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_cdc_inst/src_ts_s_capt_reg_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by qsfp0_mgt_refclk_1)
  Reference Destination:  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_cdc_inst/ts_s_sync_reg_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0])
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            6.206ns
  Endpoint Relative Delay:    2.892ns
  Reference Relative Delay:   1.341ns
  Relative CRPR:              0.811ns
  Actual Bus Skew:            0.740ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qsfp0_mgt_refclk_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X1Y11                                0.000     0.000 r  qsfp0_mgt_refclk_1_p (IN)
                         net (fo=0)                   0.000     0.000    qsfp0_mgt_refclk_1_p
    GTYE4_COMMON_X1Y11   IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.381     0.381 r  ibufds_gte4_qsfp0_mgt_refclk_1_inst/ODIV2
                         net (fo=2, routed)           0.085     0.466    qsfp0_mgt_refclk_1_int
    BUFG_GT_X1Y272       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.596 r  bufg_gt_qsfp0_mgt_refclk_1_inst/O
    X2Y8 (CLOCK_ROOT)    net (fo=1093, routed)        4.102     4.698    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_cdc_inst/src_ts_step_capt_reg_reg_0
    SLICE_X14Y697        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_cdc_inst/src_ts_s_capt_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y697        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     4.779 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_cdc_inst/src_ts_s_capt_reg_reg[27]/Q
                         net (fo=1, routed)           0.632     5.411    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_cdc_inst/src_ts_s_capt_reg[27]
    SLICE_X14Y697        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_cdc_inst/ts_s_sync_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  qsfp0_cmac_inst/gty_ch_1/xcvr_gty_com.cmac_gty_full_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.078     0.078    qsfp0_cmac_inst/gt_rxoutclk
    BUFG_GT_X1Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  qsfp0_cmac_inst/bufg_gt_rxusrclk_inst/O
    X3Y11 (CLOCK_ROOT)   net (fo=2336, routed)        2.302     2.494    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_cdc_inst/diff_valid_reg_reg_0
    SLICE_X14Y697        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_cdc_inst/ts_s_sync_reg_reg[27]/C
                         clock pessimism              0.000     2.494    
    SLICE_X14Y697        FDRE (Setup_BFF2_SLICEL_C_D)
                                                      0.025     2.519    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_cdc_inst/ts_s_sync_reg_reg[27]
  -------------------------------------------------------------------
                         data arrival                           5.411    
                         clock arrival                          2.519    
  -------------------------------------------------------------------
                         relative delay                         2.892    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qsfp0_mgt_refclk_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X1Y11                                0.000     0.000 r  qsfp0_mgt_refclk_1_p (IN)
                         net (fo=0)                   0.000     0.000    qsfp0_mgt_refclk_1_p
    GTYE4_COMMON_X1Y11   IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.129     0.129 r  ibufds_gte4_qsfp0_mgt_refclk_1_inst/ODIV2
                         net (fo=2, routed)           0.078     0.207    qsfp0_mgt_refclk_1_int
    BUFG_GT_X1Y272       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.321 r  bufg_gt_qsfp0_mgt_refclk_1_inst/O
    X2Y8 (CLOCK_ROOT)    net (fo=1093, routed)        3.675     3.996    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_cdc_inst/src_ts_step_capt_reg_reg_0
    SLICE_X15Y697        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_cdc_inst/src_ts_s_capt_reg_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y697        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.059     4.055 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_cdc_inst/src_ts_s_capt_reg_reg[47]/Q
                         net (fo=1, routed)           0.100     4.155    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_cdc_inst/src_ts_s_capt_reg[47]
    SLICE_X15Y697        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_cdc_inst/ts_s_sync_reg_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  qsfp0_cmac_inst/gty_ch_1/xcvr_gty_com.cmac_gty_full_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.085     0.085    qsfp0_cmac_inst/gt_rxoutclk
    BUFG_GT_X1Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  qsfp0_cmac_inst/bufg_gt_rxusrclk_inst/O
    X3Y11 (CLOCK_ROOT)   net (fo=2336, routed)        2.537     2.752    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_cdc_inst/diff_valid_reg_reg_0
    SLICE_X15Y697        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_cdc_inst/ts_s_sync_reg_reg[47]/C
                         clock pessimism              0.000     2.752    
    SLICE_X15Y697        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     2.814    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_cdc_inst/ts_s_sync_reg_reg[47]
  -------------------------------------------------------------------
                         data arrival                           4.155    
                         clock arrival                          2.814    
  -------------------------------------------------------------------
                         relative delay                         1.341    



Id: 17
set_bus_skew -from [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_cdc_inst/src_ts_ns_capt_reg_reg[*]}] -to [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_cdc_inst/ts_ns_sync_reg_reg[*]}] 6.206
Requirement: 6.206ns
Endpoints: 30

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
qsfp0_mgt_refclk_1    rxoutclk_out[0]       core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_cdc_inst/ts_ns_sync_reg_reg[8]/D
                                                                            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_cdc_inst/ts_ns_sync_reg_reg[5]/D
                                                                                                            Slow         0.661      5.545


Slack (MET) :             5.545ns  (requirement - actual skew)
  Endpoint Source:        core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_cdc_inst/src_ts_ns_capt_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by qsfp0_mgt_refclk_1)
  Endpoint Destination:   core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_cdc_inst/ts_ns_sync_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0])
  Reference Source:       core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_cdc_inst/src_ts_ns_capt_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by qsfp0_mgt_refclk_1)
  Reference Destination:  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_cdc_inst/ts_ns_sync_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0])
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            6.206ns
  Endpoint Relative Delay:    2.818ns
  Reference Relative Delay:   1.346ns
  Relative CRPR:              0.811ns
  Actual Bus Skew:            0.661ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qsfp0_mgt_refclk_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X1Y11                                0.000     0.000 r  qsfp0_mgt_refclk_1_p (IN)
                         net (fo=0)                   0.000     0.000    qsfp0_mgt_refclk_1_p
    GTYE4_COMMON_X1Y11   IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.381     0.381 r  ibufds_gte4_qsfp0_mgt_refclk_1_inst/ODIV2
                         net (fo=2, routed)           0.085     0.466    qsfp0_mgt_refclk_1_int
    BUFG_GT_X1Y272       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.596 r  bufg_gt_qsfp0_mgt_refclk_1_inst/O
    X2Y8 (CLOCK_ROOT)    net (fo=1093, routed)        4.099     4.695    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_cdc_inst/src_ts_step_capt_reg_reg_0
    SLICE_X15Y675        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_cdc_inst/src_ts_ns_capt_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y675        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     4.776 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_cdc_inst/src_ts_ns_capt_reg_reg[8]/Q
                         net (fo=1, routed)           0.575     5.351    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_cdc_inst/src_ts_ns_capt_reg[8]
    SLICE_X14Y680        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_cdc_inst/ts_ns_sync_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  qsfp0_cmac_inst/gty_ch_1/xcvr_gty_com.cmac_gty_full_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.078     0.078    qsfp0_cmac_inst/gt_rxoutclk
    BUFG_GT_X1Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  qsfp0_cmac_inst/bufg_gt_rxusrclk_inst/O
    X3Y11 (CLOCK_ROOT)   net (fo=2336, routed)        2.315     2.507    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_cdc_inst/diff_valid_reg_reg_0
    SLICE_X14Y680        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_cdc_inst/ts_ns_sync_reg_reg[8]/C
                         clock pessimism              0.000     2.507    
    SLICE_X14Y680        FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.025     2.532    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_cdc_inst/ts_ns_sync_reg_reg[8]
  -------------------------------------------------------------------
                         data arrival                           5.351    
                         clock arrival                          2.532    
  -------------------------------------------------------------------
                         relative delay                         2.818    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qsfp0_mgt_refclk_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X1Y11                                0.000     0.000 r  qsfp0_mgt_refclk_1_p (IN)
                         net (fo=0)                   0.000     0.000    qsfp0_mgt_refclk_1_p
    GTYE4_COMMON_X1Y11   IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.129     0.129 r  ibufds_gte4_qsfp0_mgt_refclk_1_inst/ODIV2
                         net (fo=2, routed)           0.078     0.207    qsfp0_mgt_refclk_1_int
    BUFG_GT_X1Y272       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.321 r  bufg_gt_qsfp0_mgt_refclk_1_inst/O
    X2Y8 (CLOCK_ROOT)    net (fo=1093, routed)        3.676     3.997    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_cdc_inst/src_ts_step_capt_reg_reg_0
    SLICE_X17Y679        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_cdc_inst/src_ts_ns_capt_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y679        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.060     4.057 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_cdc_inst/src_ts_ns_capt_reg_reg[5]/Q
                         net (fo=1, routed)           0.110     4.167    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_cdc_inst/src_ts_ns_capt_reg[5]
    SLICE_X17Y679        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_cdc_inst/ts_ns_sync_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  qsfp0_cmac_inst/gty_ch_1/xcvr_gty_com.cmac_gty_full_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.085     0.085    qsfp0_cmac_inst/gt_rxoutclk
    BUFG_GT_X1Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  qsfp0_cmac_inst/bufg_gt_rxusrclk_inst/O
    X3Y11 (CLOCK_ROOT)   net (fo=2336, routed)        2.544     2.759    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_cdc_inst/diff_valid_reg_reg_0
    SLICE_X17Y679        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_cdc_inst/ts_ns_sync_reg_reg[5]/C
                         clock pessimism              0.000     2.759    
    SLICE_X17Y679        FDRE (Hold_CFF2_SLICEM_C_D)
                                                      0.062     2.821    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_cdc_inst/ts_ns_sync_reg_reg[5]
  -------------------------------------------------------------------
                         data arrival                           4.167    
                         clock arrival                          2.821    
  -------------------------------------------------------------------
                         relative delay                         1.346    



Id: 18
set_bus_skew -from [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_cdc_inst/src_ts_fns_capt_reg_reg[*]}] -to [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_cdc_inst/ts_fns_sync_reg_reg[*]}] 6.206
Requirement: 6.206ns
Endpoints: 16

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
qsfp0_mgt_refclk_1    rxoutclk_out[0]       core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_cdc_inst/ts_fns_sync_reg_reg[1]/D
                                                                            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_cdc_inst/ts_fns_sync_reg_reg[12]/D
                                                                                                            Slow         0.579      5.627


Slack (MET) :             5.627ns  (requirement - actual skew)
  Endpoint Source:        core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_cdc_inst/src_ts_fns_capt_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by qsfp0_mgt_refclk_1)
  Endpoint Destination:   core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_cdc_inst/ts_fns_sync_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0])
  Reference Source:       core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_cdc_inst/src_ts_fns_capt_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by qsfp0_mgt_refclk_1)
  Reference Destination:  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_cdc_inst/ts_fns_sync_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0])
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            6.206ns
  Endpoint Relative Delay:    2.726ns
  Reference Relative Delay:   1.336ns
  Relative CRPR:              0.811ns
  Actual Bus Skew:            0.579ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qsfp0_mgt_refclk_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X1Y11                                0.000     0.000 r  qsfp0_mgt_refclk_1_p (IN)
                         net (fo=0)                   0.000     0.000    qsfp0_mgt_refclk_1_p
    GTYE4_COMMON_X1Y11   IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.381     0.381 r  ibufds_gte4_qsfp0_mgt_refclk_1_inst/ODIV2
                         net (fo=2, routed)           0.085     0.466    qsfp0_mgt_refclk_1_int
    BUFG_GT_X1Y272       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.596 r  bufg_gt_qsfp0_mgt_refclk_1_inst/O
    X2Y8 (CLOCK_ROOT)    net (fo=1093, routed)        4.094     4.690    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_cdc_inst/src_ts_step_capt_reg_reg_0
    SLICE_X16Y677        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_cdc_inst/src_ts_fns_capt_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y677        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     4.768 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_cdc_inst/src_ts_fns_capt_reg_reg[1]/Q
                         net (fo=1, routed)           0.465     5.233    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_cdc_inst/src_ts_fns_capt_reg[1]
    SLICE_X16Y677        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_cdc_inst/ts_fns_sync_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  qsfp0_cmac_inst/gty_ch_1/xcvr_gty_com.cmac_gty_full_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.078     0.078    qsfp0_cmac_inst/gt_rxoutclk
    BUFG_GT_X1Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  qsfp0_cmac_inst/bufg_gt_rxusrclk_inst/O
    X3Y11 (CLOCK_ROOT)   net (fo=2336, routed)        2.290     2.482    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_cdc_inst/diff_valid_reg_reg_0
    SLICE_X16Y677        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_cdc_inst/ts_fns_sync_reg_reg[1]/C
                         clock pessimism              0.000     2.482    
    SLICE_X16Y677        FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.025     2.507    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_cdc_inst/ts_fns_sync_reg_reg[1]
  -------------------------------------------------------------------
                         data arrival                           5.233    
                         clock arrival                          2.507    
  -------------------------------------------------------------------
                         relative delay                         2.726    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qsfp0_mgt_refclk_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X1Y11                                0.000     0.000 r  qsfp0_mgt_refclk_1_p (IN)
                         net (fo=0)                   0.000     0.000    qsfp0_mgt_refclk_1_p
    GTYE4_COMMON_X1Y11   IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.129     0.129 r  ibufds_gte4_qsfp0_mgt_refclk_1_inst/ODIV2
                         net (fo=2, routed)           0.078     0.207    qsfp0_mgt_refclk_1_int
    BUFG_GT_X1Y272       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.321 r  bufg_gt_qsfp0_mgt_refclk_1_inst/O
    X2Y8 (CLOCK_ROOT)    net (fo=1093, routed)        3.677     3.998    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_cdc_inst/src_ts_step_capt_reg_reg_0
    SLICE_X17Y678        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_cdc_inst/src_ts_fns_capt_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y678        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     4.056 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_cdc_inst/src_ts_fns_capt_reg_reg[12]/Q
                         net (fo=1, routed)           0.100     4.156    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_cdc_inst/src_ts_fns_capt_reg[12]
    SLICE_X17Y678        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_cdc_inst/ts_fns_sync_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  qsfp0_cmac_inst/gty_ch_1/xcvr_gty_com.cmac_gty_full_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.085     0.085    qsfp0_cmac_inst/gt_rxoutclk
    BUFG_GT_X1Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  qsfp0_cmac_inst/bufg_gt_rxusrclk_inst/O
    X3Y11 (CLOCK_ROOT)   net (fo=2336, routed)        2.545     2.760    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_cdc_inst/diff_valid_reg_reg_0
    SLICE_X17Y678        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_cdc_inst/ts_fns_sync_reg_reg[12]/C
                         clock pessimism              0.000     2.760    
    SLICE_X17Y678        FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.060     2.820    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_cdc_inst/ts_fns_sync_reg_reg[12]
  -------------------------------------------------------------------
                         data arrival                           4.156    
                         clock arrival                          2.820    
  -------------------------------------------------------------------
                         relative delay                         1.336    



Id: 19
set_bus_skew -from [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_cdc_inst/src_ts_step_capt_reg_reg}] -to [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_cdc_inst/ts_step_sync_reg_reg}] 6.206
Requirement: 6.206ns
Endpoints: 1
No bus skew paths found.


Id: 20
set_bus_skew -from [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_cdc_inst/sample_acc_out_reg_reg[*]}] -to [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_cdc_inst/sample_acc_sync_reg_reg[*]}] 3.103
Requirement: 3.103ns
Endpoints: 5

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_125mhz_mmcm_out   rxoutclk_out[0]       core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_cdc_inst/sample_acc_sync_reg_reg[2]/D
                                                                            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_cdc_inst/sample_acc_sync_reg_reg[4]/D
                                                                                                            Slow         0.386      2.717


Slack (MET) :             2.717ns  (requirement - actual skew)
  Endpoint Source:        core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_cdc_inst/sample_acc_out_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out)
  Endpoint Destination:   core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_cdc_inst/sample_acc_sync_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0])
  Reference Source:       core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_cdc_inst/sample_acc_out_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out)
  Reference Destination:  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_cdc_inst/sample_acc_sync_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0])
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:    5.671ns
  Reference Relative Delay:   4.834ns
  Relative CRPR:              0.451ns
  Actual Bus Skew:            0.386ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X1Y11                                0.000     0.000 r  qsfp0_mgt_refclk_1_p (IN)
                         net (fo=0)                   0.000     0.000    qsfp0_mgt_refclk_1_p
    GTYE4_COMMON_X1Y11   IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.381     0.381 r  ibufds_gte4_qsfp0_mgt_refclk_1_inst/ODIV2
                         net (fo=2, routed)           0.085     0.466    qsfp0_mgt_refclk_1_int
    BUFG_GT_X1Y272       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.596 r  bufg_gt_qsfp0_mgt_refclk_1_inst/O
                         net (fo=1093, routed)        3.932     4.528    clk_161mhz_ref_int
    SLR Crossing[2->1]   
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     4.401 r  clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.251     4.652    clk_125mhz_mmcm_out
    BUFGCE_X0Y129        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.680 r  clk_125mhz_bufg_inst/O
    X3Y8 (CLOCK_ROOT)    net (fo=4361, routed)        2.989     7.669    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_cdc_inst/clk_125mhz_int
    SLR Crossing[1->2]   
    SLICE_X24Y697        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_cdc_inst/sample_acc_out_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y697        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     7.748 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_cdc_inst/sample_acc_out_reg_reg[2]/Q
                         net (fo=1, routed)           0.409     8.157    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_cdc_inst/sample_acc_out_reg[2]
    SLICE_X24Y697        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_cdc_inst/sample_acc_sync_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  qsfp0_cmac_inst/gty_ch_1/xcvr_gty_com.cmac_gty_full_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.078     0.078    qsfp0_cmac_inst/gt_rxoutclk
    BUFG_GT_X1Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  qsfp0_cmac_inst/bufg_gt_rxusrclk_inst/O
    X3Y11 (CLOCK_ROOT)   net (fo=2336, routed)        2.269     2.461    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_cdc_inst/diff_valid_reg_reg_0
    SLICE_X24Y697        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_cdc_inst/sample_acc_sync_reg_reg[2]/C
                         clock pessimism              0.000     2.461    
    SLICE_X24Y697        FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.025     2.486    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_cdc_inst/sample_acc_sync_reg_reg[2]
  -------------------------------------------------------------------
                         data arrival                           8.157    
                         clock arrival                          2.486    
  -------------------------------------------------------------------
                         relative delay                         5.671    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X1Y11                                0.000     0.000 r  qsfp0_mgt_refclk_1_p (IN)
                         net (fo=0)                   0.000     0.000    qsfp0_mgt_refclk_1_p
    GTYE4_COMMON_X1Y11   IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.129     0.129 r  ibufds_gte4_qsfp0_mgt_refclk_1_inst/ODIV2
                         net (fo=2, routed)           0.078     0.207    qsfp0_mgt_refclk_1_int
    BUFG_GT_X1Y272       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.321 r  bufg_gt_qsfp0_mgt_refclk_1_inst/O
                         net (fo=1093, routed)        3.548     3.869    clk_161mhz_ref_int
    SLR Crossing[2->1]   
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     4.499 r  clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.220     4.719    clk_125mhz_mmcm_out
    BUFGCE_X0Y129        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.743 r  clk_125mhz_bufg_inst/O
    X3Y8 (CLOCK_ROOT)    net (fo=4361, routed)        2.691     7.434    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_cdc_inst/clk_125mhz_int
    SLR Crossing[1->2]   
    SLICE_X25Y697        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_cdc_inst/sample_acc_out_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y697        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.059     7.493 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_cdc_inst/sample_acc_out_reg_reg[4]/Q
                         net (fo=1, routed)           0.157     7.650    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_cdc_inst/sample_acc_out_reg[4]
    SLICE_X24Y697        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_cdc_inst/sample_acc_sync_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  qsfp0_cmac_inst/gty_ch_1/xcvr_gty_com.cmac_gty_full_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.085     0.085    qsfp0_cmac_inst/gt_rxoutclk
    BUFG_GT_X1Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  qsfp0_cmac_inst/bufg_gt_rxusrclk_inst/O
    X3Y11 (CLOCK_ROOT)   net (fo=2336, routed)        2.541     2.756    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_cdc_inst/diff_valid_reg_reg_0
    SLICE_X24Y697        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_cdc_inst/sample_acc_sync_reg_reg[4]/C
                         clock pessimism              0.000     2.756    
    SLICE_X24Y697        FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.060     2.816    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_cdc_inst/sample_acc_sync_reg_reg[4]
  -------------------------------------------------------------------
                         data arrival                           7.650    
                         clock arrival                          2.816    
  -------------------------------------------------------------------
                         relative delay                         4.834    



Id: 21
set_bus_skew -from [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_cdc_inst/src_ts_s_capt_reg_reg[*]}] -to [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_cdc_inst/ts_s_sync_reg_reg[*]}] 6.206
Requirement: 6.206ns
Endpoints: 48

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
qsfp0_mgt_refclk_1    txoutclk_out[0]       core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_cdc_inst/ts_s_sync_reg_reg[10]/D
                                                                            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_cdc_inst/ts_s_sync_reg_reg[0]/D
                                                                                                            Slow         0.874      5.332


Slack (MET) :             5.332ns  (requirement - actual skew)
  Endpoint Source:        core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_cdc_inst/src_ts_s_capt_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by qsfp0_mgt_refclk_1)
  Endpoint Destination:   core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_cdc_inst/ts_s_sync_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0])
  Reference Source:       core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_cdc_inst/src_ts_s_capt_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by qsfp0_mgt_refclk_1)
  Reference Destination:  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_cdc_inst/ts_s_sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0])
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            6.206ns
  Endpoint Relative Delay:    1.727ns
  Reference Relative Delay:  -0.104ns
  Relative CRPR:              0.957ns
  Actual Bus Skew:            0.874ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qsfp0_mgt_refclk_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X1Y11                                0.000     0.000 r  qsfp0_mgt_refclk_1_p (IN)
                         net (fo=0)                   0.000     0.000    qsfp0_mgt_refclk_1_p
    GTYE4_COMMON_X1Y11   IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.381     0.381 r  ibufds_gte4_qsfp0_mgt_refclk_1_inst/ODIV2
                         net (fo=2, routed)           0.085     0.466    qsfp0_mgt_refclk_1_int
    BUFG_GT_X1Y272       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.596 r  bufg_gt_qsfp0_mgt_refclk_1_inst/O
    X2Y8 (CLOCK_ROOT)    net (fo=1093, routed)        4.096     4.692    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_cdc_inst/src_ts_step_capt_reg_reg_0
    SLICE_X12Y690        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_cdc_inst/src_ts_s_capt_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y690        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     4.771 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_cdc_inst/src_ts_s_capt_reg_reg[10]/Q
                         net (fo=1, routed)           0.758     5.529    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_cdc_inst/src_ts_s_capt_reg_reg_n_0_[10]
    SLICE_X12Y690        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_cdc_inst/ts_s_sync_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  qsfp0_cmac_inst/gty_ch_1/xcvr_gty_com.cmac_gty_full_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    qsfp0_cmac_inst/gt_txoutclk
    BUFG_GT_X1Y268       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  qsfp0_cmac_inst/bufg_gt_txusrclk_inst/O
    X3Y8 (CLOCK_ROOT)    net (fo=5268, routed)        3.585     3.777    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_cdc_inst/CLK
    SLICE_X12Y690        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_cdc_inst/ts_s_sync_reg_reg[10]/C
                         clock pessimism              0.000     3.777    
    SLICE_X12Y690        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     3.802    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_cdc_inst/ts_s_sync_reg_reg[10]
  -------------------------------------------------------------------
                         data arrival                           5.529    
                         clock arrival                          3.802    
  -------------------------------------------------------------------
                         relative delay                         1.727    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qsfp0_mgt_refclk_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X1Y11                                0.000     0.000 r  qsfp0_mgt_refclk_1_p (IN)
                         net (fo=0)                   0.000     0.000    qsfp0_mgt_refclk_1_p
    GTYE4_COMMON_X1Y11   IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.129     0.129 r  ibufds_gte4_qsfp0_mgt_refclk_1_inst/ODIV2
                         net (fo=2, routed)           0.078     0.207    qsfp0_mgt_refclk_1_int
    BUFG_GT_X1Y272       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.321 r  bufg_gt_qsfp0_mgt_refclk_1_inst/O
    X2Y8 (CLOCK_ROOT)    net (fo=1093, routed)        3.723     4.044    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_cdc_inst/src_ts_step_capt_reg_reg_0
    SLICE_X9Y687         FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_cdc_inst/src_ts_s_capt_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y687         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     4.103 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_cdc_inst/src_ts_s_capt_reg_reg[0]/Q
                         net (fo=1, routed)           0.100     4.203    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_cdc_inst/src_ts_s_capt_reg_reg_n_0_[0]
    SLICE_X9Y687         FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_cdc_inst/ts_s_sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  qsfp0_cmac_inst/gty_ch_1/xcvr_gty_com.cmac_gty_full_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    qsfp0_cmac_inst/gt_txoutclk
    BUFG_GT_X1Y268       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  qsfp0_cmac_inst/bufg_gt_txusrclk_inst/O
    X3Y8 (CLOCK_ROOT)    net (fo=5268, routed)        4.032     4.247    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_cdc_inst/CLK
    SLICE_X9Y687         FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_cdc_inst/ts_s_sync_reg_reg[0]/C
                         clock pessimism              0.000     4.247    
    SLICE_X9Y687         FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.060     4.307    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_cdc_inst/ts_s_sync_reg_reg[0]
  -------------------------------------------------------------------
                         data arrival                           4.203    
                         clock arrival                          4.307    
  -------------------------------------------------------------------
                         relative delay                        -0.104    



Id: 22
set_bus_skew -from [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_cdc_inst/src_ts_ns_capt_reg_reg[*]}] -to [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_cdc_inst/ts_ns_sync_reg_reg[*]}] 6.206
Requirement: 6.206ns
Endpoints: 30

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
qsfp0_mgt_refclk_1    txoutclk_out[0]       core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_cdc_inst/ts_ns_sync_reg_reg[18]/D
                                                                            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_cdc_inst/ts_ns_sync_reg_reg[11]/D
                                                                                                            Slow         0.593      5.613


Slack (MET) :             5.613ns  (requirement - actual skew)
  Endpoint Source:        core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_cdc_inst/src_ts_ns_capt_reg_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by qsfp0_mgt_refclk_1)
  Endpoint Destination:   core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_cdc_inst/ts_ns_sync_reg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0])
  Reference Source:       core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_cdc_inst/src_ts_ns_capt_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by qsfp0_mgt_refclk_1)
  Reference Destination:  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_cdc_inst/ts_ns_sync_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0])
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            6.206ns
  Endpoint Relative Delay:    1.426ns
  Reference Relative Delay:  -0.125ns
  Relative CRPR:              0.958ns
  Actual Bus Skew:            0.593ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qsfp0_mgt_refclk_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X1Y11                                0.000     0.000 r  qsfp0_mgt_refclk_1_p (IN)
                         net (fo=0)                   0.000     0.000    qsfp0_mgt_refclk_1_p
    GTYE4_COMMON_X1Y11   IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.381     0.381 r  ibufds_gte4_qsfp0_mgt_refclk_1_inst/ODIV2
                         net (fo=2, routed)           0.085     0.466    qsfp0_mgt_refclk_1_int
    BUFG_GT_X1Y272       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.596 r  bufg_gt_qsfp0_mgt_refclk_1_inst/O
    X2Y8 (CLOCK_ROOT)    net (fo=1093, routed)        4.055     4.651    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_cdc_inst/src_ts_step_capt_reg_reg_0
    SLICE_X30Y687        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_cdc_inst/src_ts_ns_capt_reg_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y687        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.080     4.731 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_cdc_inst/src_ts_ns_capt_reg_reg[18]/Q
                         net (fo=1, routed)           0.457     5.188    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_cdc_inst/src_ts_ns_capt_reg_reg_n_0_[18]
    SLICE_X30Y687        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_cdc_inst/ts_ns_sync_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  qsfp0_cmac_inst/gty_ch_1/xcvr_gty_com.cmac_gty_full_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    qsfp0_cmac_inst/gt_txoutclk
    BUFG_GT_X1Y268       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  qsfp0_cmac_inst/bufg_gt_txusrclk_inst/O
    X3Y8 (CLOCK_ROOT)    net (fo=5268, routed)        3.545     3.737    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_cdc_inst/CLK
    SLICE_X30Y687        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_cdc_inst/ts_ns_sync_reg_reg[18]/C
                         clock pessimism              0.000     3.737    
    SLICE_X30Y687        FDRE (Setup_FFF2_SLICEM_C_D)
                                                      0.025     3.762    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_cdc_inst/ts_ns_sync_reg_reg[18]
  -------------------------------------------------------------------
                         data arrival                           5.188    
                         clock arrival                          3.762    
  -------------------------------------------------------------------
                         relative delay                         1.426    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qsfp0_mgt_refclk_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X1Y11                                0.000     0.000 r  qsfp0_mgt_refclk_1_p (IN)
                         net (fo=0)                   0.000     0.000    qsfp0_mgt_refclk_1_p
    GTYE4_COMMON_X1Y11   IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.129     0.129 r  ibufds_gte4_qsfp0_mgt_refclk_1_inst/ODIV2
                         net (fo=2, routed)           0.078     0.207    qsfp0_mgt_refclk_1_int
    BUFG_GT_X1Y272       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.321 r  bufg_gt_qsfp0_mgt_refclk_1_inst/O
    X2Y8 (CLOCK_ROOT)    net (fo=1093, routed)        3.640     3.961    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_cdc_inst/src_ts_step_capt_reg_reg_0
    SLICE_X28Y692        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_cdc_inst/src_ts_ns_capt_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y692        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     4.019 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_cdc_inst/src_ts_ns_capt_reg_reg[11]/Q
                         net (fo=1, routed)           0.100     4.119    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_cdc_inst/src_ts_ns_capt_reg_reg_n_0_[11]
    SLICE_X28Y692        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_cdc_inst/ts_ns_sync_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  qsfp0_cmac_inst/gty_ch_1/xcvr_gty_com.cmac_gty_full_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    qsfp0_cmac_inst/gt_txoutclk
    BUFG_GT_X1Y268       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  qsfp0_cmac_inst/bufg_gt_txusrclk_inst/O
    X3Y8 (CLOCK_ROOT)    net (fo=5268, routed)        3.969     4.184    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_cdc_inst/CLK
    SLICE_X28Y692        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_cdc_inst/ts_ns_sync_reg_reg[11]/C
                         clock pessimism              0.000     4.184    
    SLICE_X28Y692        FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.060     4.244    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_cdc_inst/ts_ns_sync_reg_reg[11]
  -------------------------------------------------------------------
                         data arrival                           4.119    
                         clock arrival                          4.244    
  -------------------------------------------------------------------
                         relative delay                        -0.125    



Id: 23
set_bus_skew -from [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_cdc_inst/src_ts_fns_capt_reg_reg[*]}] -to [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_cdc_inst/ts_fns_sync_reg_reg[*]}] 6.206
Requirement: 6.206ns
Endpoints: 16

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
qsfp0_mgt_refclk_1    txoutclk_out[0]       core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_cdc_inst/ts_fns_sync_reg_reg[15]/D
                                                                            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_cdc_inst/ts_fns_sync_reg_reg[0]/D
                                                                                                            Slow         0.406      5.800


Slack (MET) :             5.800ns  (requirement - actual skew)
  Endpoint Source:        core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_cdc_inst/src_ts_fns_capt_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by qsfp0_mgt_refclk_1)
  Endpoint Destination:   core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_cdc_inst/ts_fns_sync_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0])
  Reference Source:       core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_cdc_inst/src_ts_fns_capt_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by qsfp0_mgt_refclk_1)
  Reference Destination:  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_cdc_inst/ts_fns_sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0])
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            6.206ns
  Endpoint Relative Delay:    1.265ns
  Reference Relative Delay:  -0.099ns
  Relative CRPR:              0.958ns
  Actual Bus Skew:            0.406ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qsfp0_mgt_refclk_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X1Y11                                0.000     0.000 r  qsfp0_mgt_refclk_1_p (IN)
                         net (fo=0)                   0.000     0.000    qsfp0_mgt_refclk_1_p
    GTYE4_COMMON_X1Y11   IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.381     0.381 r  ibufds_gte4_qsfp0_mgt_refclk_1_inst/ODIV2
                         net (fo=2, routed)           0.085     0.466    qsfp0_mgt_refclk_1_int
    BUFG_GT_X1Y272       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.596 r  bufg_gt_qsfp0_mgt_refclk_1_inst/O
    X2Y8 (CLOCK_ROOT)    net (fo=1093, routed)        4.079     4.675    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_cdc_inst/src_ts_step_capt_reg_reg_0
    SLICE_X20Y678        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_cdc_inst/src_ts_fns_capt_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y678        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     4.756 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_cdc_inst/src_ts_fns_capt_reg_reg[15]/Q
                         net (fo=1, routed)           0.295     5.051    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_cdc_inst/src_ts_fns_capt_reg_reg_n_0_[15]
    SLICE_X20Y678        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_cdc_inst/ts_fns_sync_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  qsfp0_cmac_inst/gty_ch_1/xcvr_gty_com.cmac_gty_full_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    qsfp0_cmac_inst/gt_txoutclk
    BUFG_GT_X1Y268       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  qsfp0_cmac_inst/bufg_gt_txusrclk_inst/O
    X3Y8 (CLOCK_ROOT)    net (fo=5268, routed)        3.569     3.761    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_cdc_inst/CLK
    SLICE_X20Y678        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_cdc_inst/ts_fns_sync_reg_reg[15]/C
                         clock pessimism              0.000     3.761    
    SLICE_X20Y678        FDRE (Setup_BFF2_SLICEL_C_D)
                                                      0.025     3.786    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_cdc_inst/ts_fns_sync_reg_reg[15]
  -------------------------------------------------------------------
                         data arrival                           5.051    
                         clock arrival                          3.786    
  -------------------------------------------------------------------
                         relative delay                         1.265    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qsfp0_mgt_refclk_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X1Y11                                0.000     0.000 r  qsfp0_mgt_refclk_1_p (IN)
                         net (fo=0)                   0.000     0.000    qsfp0_mgt_refclk_1_p
    GTYE4_COMMON_X1Y11   IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.129     0.129 r  ibufds_gte4_qsfp0_mgt_refclk_1_inst/ODIV2
                         net (fo=2, routed)           0.078     0.207    qsfp0_mgt_refclk_1_int
    BUFG_GT_X1Y272       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.321 r  bufg_gt_qsfp0_mgt_refclk_1_inst/O
    X2Y8 (CLOCK_ROOT)    net (fo=1093, routed)        3.666     3.987    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_cdc_inst/src_ts_step_capt_reg_reg_0
    SLICE_X22Y676        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_cdc_inst/src_ts_fns_capt_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y676        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     4.046 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_cdc_inst/src_ts_fns_capt_reg_reg[0]/Q
                         net (fo=1, routed)           0.100     4.146    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_cdc_inst/src_ts_fns_capt_reg_reg_n_0_[0]
    SLICE_X22Y676        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_cdc_inst/ts_fns_sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  qsfp0_cmac_inst/gty_ch_1/xcvr_gty_com.cmac_gty_full_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    qsfp0_cmac_inst/gt_txoutclk
    BUFG_GT_X1Y268       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  qsfp0_cmac_inst/bufg_gt_txusrclk_inst/O
    X3Y8 (CLOCK_ROOT)    net (fo=5268, routed)        3.970     4.185    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_cdc_inst/CLK
    SLICE_X22Y676        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_cdc_inst/ts_fns_sync_reg_reg[0]/C
                         clock pessimism              0.000     4.185    
    SLICE_X22Y676        FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.060     4.245    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_cdc_inst/ts_fns_sync_reg_reg[0]
  -------------------------------------------------------------------
                         data arrival                           4.146    
                         clock arrival                          4.245    
  -------------------------------------------------------------------
                         relative delay                        -0.099    



Id: 24
set_bus_skew -from [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_cdc_inst/src_ts_step_capt_reg_reg}] -to [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_cdc_inst/ts_step_sync_reg_reg}] 6.206
Requirement: 6.206ns
Endpoints: 1
No bus skew paths found.


Id: 25
set_bus_skew -from [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_cdc_inst/sample_acc_out_reg_reg[*]}] -to [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_cdc_inst/sample_acc_sync_reg_reg[*]}] 3.103
Requirement: 3.103ns
Endpoints: 5

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_125mhz_mmcm_out   txoutclk_out[0]       core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_cdc_inst/sample_acc_sync_reg_reg[0]/D
                                                                            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_cdc_inst/sample_acc_sync_reg_reg[2]/D
                                                                                                            Slow         0.398      2.705


Slack (MET) :             2.705ns  (requirement - actual skew)
  Endpoint Source:        core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_cdc_inst/sample_acc_out_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out)
  Endpoint Destination:   core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_cdc_inst/sample_acc_sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0])
  Reference Source:       core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_cdc_inst/sample_acc_out_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out)
  Reference Destination:  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_cdc_inst/sample_acc_sync_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0])
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:    4.295ns
  Reference Relative Delay:   3.382ns
  Relative CRPR:              0.516ns
  Actual Bus Skew:            0.398ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X1Y11                                0.000     0.000 r  qsfp0_mgt_refclk_1_p (IN)
                         net (fo=0)                   0.000     0.000    qsfp0_mgt_refclk_1_p
    GTYE4_COMMON_X1Y11   IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.381     0.381 r  ibufds_gte4_qsfp0_mgt_refclk_1_inst/ODIV2
                         net (fo=2, routed)           0.085     0.466    qsfp0_mgt_refclk_1_int
    BUFG_GT_X1Y272       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.596 r  bufg_gt_qsfp0_mgt_refclk_1_inst/O
                         net (fo=1093, routed)        3.932     4.528    clk_161mhz_ref_int
    SLR Crossing[2->1]   
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     4.401 r  clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.251     4.652    clk_125mhz_mmcm_out
    BUFGCE_X0Y129        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.680 r  clk_125mhz_bufg_inst/O
    X3Y8 (CLOCK_ROOT)    net (fo=4361, routed)        2.997     7.677    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_cdc_inst/clk_125mhz_int
    SLR Crossing[1->2]   
    SLICE_X25Y677        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_cdc_inst/sample_acc_out_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y677        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     7.756 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_cdc_inst/sample_acc_out_reg_reg[0]/Q
                         net (fo=1, routed)           0.319     8.075    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_cdc_inst/sample_acc_out_reg_reg_n_0_[0]
    SLICE_X25Y677        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_cdc_inst/sample_acc_sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  qsfp0_cmac_inst/gty_ch_1/xcvr_gty_com.cmac_gty_full_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    qsfp0_cmac_inst/gt_txoutclk
    BUFG_GT_X1Y268       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  qsfp0_cmac_inst/bufg_gt_txusrclk_inst/O
    X3Y8 (CLOCK_ROOT)    net (fo=5268, routed)        3.563     3.755    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_cdc_inst/CLK
    SLICE_X25Y677        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_cdc_inst/sample_acc_sync_reg_reg[0]/C
                         clock pessimism              0.000     3.755    
    SLICE_X25Y677        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     3.780    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_cdc_inst/sample_acc_sync_reg_reg[0]
  -------------------------------------------------------------------
                         data arrival                           8.075    
                         clock arrival                          3.780    
  -------------------------------------------------------------------
                         relative delay                         4.295    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X1Y11                                0.000     0.000 r  qsfp0_mgt_refclk_1_p (IN)
                         net (fo=0)                   0.000     0.000    qsfp0_mgt_refclk_1_p
    GTYE4_COMMON_X1Y11   IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.129     0.129 r  ibufds_gte4_qsfp0_mgt_refclk_1_inst/ODIV2
                         net (fo=2, routed)           0.078     0.207    qsfp0_mgt_refclk_1_int
    BUFG_GT_X1Y272       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.321 r  bufg_gt_qsfp0_mgt_refclk_1_inst/O
                         net (fo=1093, routed)        3.548     3.869    clk_161mhz_ref_int
    SLR Crossing[2->1]   
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     4.499 r  clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.220     4.719    clk_125mhz_mmcm_out
    BUFGCE_X0Y129        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.743 r  clk_125mhz_bufg_inst/O
    X3Y8 (CLOCK_ROOT)    net (fo=4361, routed)        2.704     7.447    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_cdc_inst/clk_125mhz_int
    SLR Crossing[1->2]   
    SLICE_X24Y676        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_cdc_inst/sample_acc_out_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y676        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.060     7.507 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_cdc_inst/sample_acc_out_reg_reg[2]/Q
                         net (fo=1, routed)           0.138     7.645    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_cdc_inst/sample_acc_out_reg_reg_n_0_[2]
    SLICE_X24Y677        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_cdc_inst/sample_acc_sync_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  qsfp0_cmac_inst/gty_ch_1/xcvr_gty_com.cmac_gty_full_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    qsfp0_cmac_inst/gt_txoutclk
    BUFG_GT_X1Y268       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  qsfp0_cmac_inst/bufg_gt_txusrclk_inst/O
    X3Y8 (CLOCK_ROOT)    net (fo=5268, routed)        3.988     4.203    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_cdc_inst/CLK
    SLICE_X24Y677        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_cdc_inst/sample_acc_sync_reg_reg[2]/C
                         clock pessimism              0.000     4.203    
    SLICE_X24Y677        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.060     4.263    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_cdc_inst/sample_acc_sync_reg_reg[2]
  -------------------------------------------------------------------
                         data arrival                           7.645    
                         clock arrival                          4.263    
  -------------------------------------------------------------------
                         relative delay                         3.382    



Id: 26
set_bus_skew -from [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_cdc_inst/src_ts_s_capt_reg_reg[*]}] -to [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_cdc_inst/ts_s_sync_reg_reg[*]}] 6.206
Requirement: 6.206ns
Endpoints: 48

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
qsfp0_mgt_refclk_1    rxoutclk_out[0]_1     core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_cdc_inst/ts_s_sync_reg_reg[9]/D
                                                                            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_cdc_inst/ts_s_sync_reg_reg[39]/D
                                                                                                            Slow         0.902      5.304


Slack (MET) :             5.304ns  (requirement - actual skew)
  Endpoint Source:        core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_cdc_inst/src_ts_s_capt_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by qsfp0_mgt_refclk_1)
  Endpoint Destination:   core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_cdc_inst/ts_s_sync_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1)
  Reference Source:       core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_cdc_inst/src_ts_s_capt_reg_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by qsfp0_mgt_refclk_1)
  Reference Destination:  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_cdc_inst/ts_s_sync_reg_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            6.206ns
  Endpoint Relative Delay:    2.972ns
  Reference Relative Delay:   1.251ns
  Relative CRPR:              0.818ns
  Actual Bus Skew:            0.902ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qsfp0_mgt_refclk_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X1Y11                                0.000     0.000 r  qsfp0_mgt_refclk_1_p (IN)
                         net (fo=0)                   0.000     0.000    qsfp0_mgt_refclk_1_p
    GTYE4_COMMON_X1Y11   IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.381     0.381 r  ibufds_gte4_qsfp0_mgt_refclk_1_inst/ODIV2
                         net (fo=2, routed)           0.085     0.466    qsfp0_mgt_refclk_1_int
    BUFG_GT_X1Y272       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.596 r  bufg_gt_qsfp0_mgt_refclk_1_inst/O
    X2Y8 (CLOCK_ROOT)    net (fo=1093, routed)        4.092     4.688    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_cdc_inst/input_ts_step_reg_reg_0
    SLICE_X14Y651        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_cdc_inst/src_ts_s_capt_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y651        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     4.768 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_cdc_inst/src_ts_s_capt_reg_reg[9]/Q
                         net (fo=1, routed)           0.749     5.517    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_cdc_inst/src_ts_s_capt_reg_reg_n_0_[9]
    SLICE_X14Y652        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_cdc_inst/ts_s_sync_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y40  GTYE4_CHANNEL                0.000     0.000 r  qsfp1_cmac_inst/gty_ch_1/xcvr_gty_com.cmac_gty_full_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.078     0.078    qsfp1_cmac_inst/gt_rxoutclk
    BUFG_GT_X1Y246       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  qsfp1_cmac_inst/bufg_gt_rxusrclk_inst/O
    X3Y10 (CLOCK_ROOT)   net (fo=2336, routed)        2.328     2.520    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_cdc_inst/diff_valid_reg_reg_1
    SLICE_X14Y652        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_cdc_inst/ts_s_sync_reg_reg[9]/C
                         clock pessimism              0.000     2.520    
    SLICE_X14Y652        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.025     2.545    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_cdc_inst/ts_s_sync_reg_reg[9]
  -------------------------------------------------------------------
                         data arrival                           5.517    
                         clock arrival                          2.545    
  -------------------------------------------------------------------
                         relative delay                         2.972    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qsfp0_mgt_refclk_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X1Y11                                0.000     0.000 r  qsfp0_mgt_refclk_1_p (IN)
                         net (fo=0)                   0.000     0.000    qsfp0_mgt_refclk_1_p
    GTYE4_COMMON_X1Y11   IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.129     0.129 r  ibufds_gte4_qsfp0_mgt_refclk_1_inst/ODIV2
                         net (fo=2, routed)           0.078     0.207    qsfp0_mgt_refclk_1_int
    BUFG_GT_X1Y272       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.321 r  bufg_gt_qsfp0_mgt_refclk_1_inst/O
    X2Y8 (CLOCK_ROOT)    net (fo=1093, routed)        3.717     4.038    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_cdc_inst/input_ts_step_reg_reg_0
    SLICE_X10Y656        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_cdc_inst/src_ts_s_capt_reg_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y656        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.059     4.097 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_cdc_inst/src_ts_s_capt_reg_reg[39]/Q
                         net (fo=1, routed)           0.068     4.165    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_cdc_inst/src_ts_s_capt_reg_reg_n_0_[39]
    SLICE_X10Y655        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_cdc_inst/ts_s_sync_reg_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y40  GTYE4_CHANNEL                0.000     0.000 r  qsfp1_cmac_inst/gty_ch_1/xcvr_gty_com.cmac_gty_full_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.085     0.085    qsfp1_cmac_inst/gt_rxoutclk
    BUFG_GT_X1Y246       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  qsfp1_cmac_inst/bufg_gt_rxusrclk_inst/O
    X3Y10 (CLOCK_ROOT)   net (fo=2336, routed)        2.637     2.852    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_cdc_inst/diff_valid_reg_reg_1
    SLICE_X10Y655        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_cdc_inst/ts_s_sync_reg_reg[39]/C
                         clock pessimism              0.000     2.852    
    SLICE_X10Y655        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     2.914    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_cdc_inst/ts_s_sync_reg_reg[39]
  -------------------------------------------------------------------
                         data arrival                           4.165    
                         clock arrival                          2.914    
  -------------------------------------------------------------------
                         relative delay                         1.251    



Id: 27
set_bus_skew -from [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_cdc_inst/src_ts_ns_capt_reg_reg[*]}] -to [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_cdc_inst/ts_ns_sync_reg_reg[*]}] 6.206
Requirement: 6.206ns
Endpoints: 30

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
qsfp0_mgt_refclk_1    rxoutclk_out[0]_1     core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_cdc_inst/ts_ns_sync_reg_reg[5]/D
                                                                            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_cdc_inst/ts_ns_sync_reg_reg[24]/D
                                                                                                            Slow         0.501      5.705


Slack (MET) :             5.705ns  (requirement - actual skew)
  Endpoint Source:        core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_cdc_inst/src_ts_ns_capt_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by qsfp0_mgt_refclk_1)
  Endpoint Destination:   core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_cdc_inst/ts_ns_sync_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1)
  Reference Source:       core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_cdc_inst/src_ts_ns_capt_reg_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by qsfp0_mgt_refclk_1)
  Reference Destination:  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_cdc_inst/ts_ns_sync_reg_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            6.206ns
  Endpoint Relative Delay:    2.591ns
  Reference Relative Delay:   1.262ns
  Relative CRPR:              0.829ns
  Actual Bus Skew:            0.501ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qsfp0_mgt_refclk_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X1Y11                                0.000     0.000 r  qsfp0_mgt_refclk_1_p (IN)
                         net (fo=0)                   0.000     0.000    qsfp0_mgt_refclk_1_p
    GTYE4_COMMON_X1Y11   IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.381     0.381 r  ibufds_gte4_qsfp0_mgt_refclk_1_inst/ODIV2
                         net (fo=2, routed)           0.085     0.466    qsfp0_mgt_refclk_1_int
    BUFG_GT_X1Y272       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.596 r  bufg_gt_qsfp0_mgt_refclk_1_inst/O
    X2Y8 (CLOCK_ROOT)    net (fo=1093, routed)        4.099     4.695    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_cdc_inst/input_ts_step_reg_reg_0
    SLICE_X18Y660        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_cdc_inst/src_ts_ns_capt_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y660        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     4.774 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_cdc_inst/src_ts_ns_capt_reg_reg[5]/Q
                         net (fo=1, routed)           0.385     5.159    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_cdc_inst/src_ts_ns_capt_reg_reg_n_0_[5]
    SLICE_X18Y661        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_cdc_inst/ts_ns_sync_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y40  GTYE4_CHANNEL                0.000     0.000 r  qsfp1_cmac_inst/gty_ch_1/xcvr_gty_com.cmac_gty_full_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.078     0.078    qsfp1_cmac_inst/gt_rxoutclk
    BUFG_GT_X1Y246       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  qsfp1_cmac_inst/bufg_gt_rxusrclk_inst/O
    X3Y10 (CLOCK_ROOT)   net (fo=2336, routed)        2.351     2.543    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_cdc_inst/diff_valid_reg_reg_1
    SLICE_X18Y661        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_cdc_inst/ts_ns_sync_reg_reg[5]/C
                         clock pessimism              0.000     2.543    
    SLICE_X18Y661        FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.025     2.568    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_cdc_inst/ts_ns_sync_reg_reg[5]
  -------------------------------------------------------------------
                         data arrival                           5.159    
                         clock arrival                          2.568    
  -------------------------------------------------------------------
                         relative delay                         2.591    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qsfp0_mgt_refclk_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X1Y11                                0.000     0.000 r  qsfp0_mgt_refclk_1_p (IN)
                         net (fo=0)                   0.000     0.000    qsfp0_mgt_refclk_1_p
    GTYE4_COMMON_X1Y11   IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.129     0.129 r  ibufds_gte4_qsfp0_mgt_refclk_1_inst/ODIV2
                         net (fo=2, routed)           0.078     0.207    qsfp0_mgt_refclk_1_int
    BUFG_GT_X1Y272       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.321 r  bufg_gt_qsfp0_mgt_refclk_1_inst/O
    X2Y8 (CLOCK_ROOT)    net (fo=1093, routed)        3.734     4.055    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_cdc_inst/input_ts_step_reg_reg_0
    SLICE_X10Y666        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_cdc_inst/src_ts_ns_capt_reg_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y666        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.060     4.115 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_cdc_inst/src_ts_ns_capt_reg_reg[24]/Q
                         net (fo=1, routed)           0.101     4.216    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_cdc_inst/src_ts_ns_capt_reg_reg_n_0_[24]
    SLICE_X10Y666        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_cdc_inst/ts_ns_sync_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y40  GTYE4_CHANNEL                0.000     0.000 r  qsfp1_cmac_inst/gty_ch_1/xcvr_gty_com.cmac_gty_full_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.085     0.085    qsfp1_cmac_inst/gt_rxoutclk
    BUFG_GT_X1Y246       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  qsfp1_cmac_inst/bufg_gt_rxusrclk_inst/O
    X3Y10 (CLOCK_ROOT)   net (fo=2336, routed)        2.677     2.892    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_cdc_inst/diff_valid_reg_reg_1
    SLICE_X10Y666        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_cdc_inst/ts_ns_sync_reg_reg[24]/C
                         clock pessimism              0.000     2.892    
    SLICE_X10Y666        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     2.954    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_cdc_inst/ts_ns_sync_reg_reg[24]
  -------------------------------------------------------------------
                         data arrival                           4.216    
                         clock arrival                          2.954    
  -------------------------------------------------------------------
                         relative delay                         1.262    



Id: 28
set_bus_skew -from [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_cdc_inst/src_ts_fns_capt_reg_reg[*]}] -to [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_cdc_inst/ts_fns_sync_reg_reg[*]}] 6.206
Requirement: 6.206ns
Endpoints: 16

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
qsfp0_mgt_refclk_1    rxoutclk_out[0]_1     core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_cdc_inst/ts_fns_sync_reg_reg[5]/D
                                                                            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_cdc_inst/ts_fns_sync_reg_reg[4]/D
                                                                                                            Slow         0.608      5.598


Slack (MET) :             5.598ns  (requirement - actual skew)
  Endpoint Source:        core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_cdc_inst/src_ts_fns_capt_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by qsfp0_mgt_refclk_1)
  Endpoint Destination:   core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_cdc_inst/ts_fns_sync_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1)
  Reference Source:       core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_cdc_inst/src_ts_fns_capt_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by qsfp0_mgt_refclk_1)
  Reference Destination:  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_cdc_inst/ts_fns_sync_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            6.206ns
  Endpoint Relative Delay:    2.591ns
  Reference Relative Delay:   1.300ns
  Relative CRPR:              0.684ns
  Actual Bus Skew:            0.608ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qsfp0_mgt_refclk_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X1Y11                                0.000     0.000 r  qsfp0_mgt_refclk_1_p (IN)
                         net (fo=0)                   0.000     0.000    qsfp0_mgt_refclk_1_p
    GTYE4_COMMON_X1Y11   IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.381     0.381 r  ibufds_gte4_qsfp0_mgt_refclk_1_inst/ODIV2
                         net (fo=2, routed)           0.085     0.466    qsfp0_mgt_refclk_1_int
    BUFG_GT_X1Y272       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.596 r  bufg_gt_qsfp0_mgt_refclk_1_inst/O
    X2Y8 (CLOCK_ROOT)    net (fo=1093, routed)        4.099     4.695    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_cdc_inst/input_ts_step_reg_reg_0
    SLICE_X18Y660        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_cdc_inst/src_ts_fns_capt_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y660        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     4.774 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_cdc_inst/src_ts_fns_capt_reg_reg[5]/Q
                         net (fo=1, routed)           0.378     5.152    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_cdc_inst/src_ts_fns_capt_reg_reg_n_0_[5]
    SLICE_X18Y660        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_cdc_inst/ts_fns_sync_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y40  GTYE4_CHANNEL                0.000     0.000 r  qsfp1_cmac_inst/gty_ch_1/xcvr_gty_com.cmac_gty_full_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.078     0.078    qsfp1_cmac_inst/gt_rxoutclk
    BUFG_GT_X1Y246       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  qsfp1_cmac_inst/bufg_gt_rxusrclk_inst/O
    X3Y10 (CLOCK_ROOT)   net (fo=2336, routed)        2.344     2.536    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_cdc_inst/diff_valid_reg_reg_1
    SLICE_X18Y660        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_cdc_inst/ts_fns_sync_reg_reg[5]/C
                         clock pessimism              0.000     2.536    
    SLICE_X18Y660        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.025     2.561    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_cdc_inst/ts_fns_sync_reg_reg[5]
  -------------------------------------------------------------------
                         data arrival                           5.152    
                         clock arrival                          2.561    
  -------------------------------------------------------------------
                         relative delay                         2.591    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qsfp0_mgt_refclk_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X1Y11                                0.000     0.000 r  qsfp0_mgt_refclk_1_p (IN)
                         net (fo=0)                   0.000     0.000    qsfp0_mgt_refclk_1_p
    GTYE4_COMMON_X1Y11   IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.129     0.129 r  ibufds_gte4_qsfp0_mgt_refclk_1_inst/ODIV2
                         net (fo=2, routed)           0.078     0.207    qsfp0_mgt_refclk_1_int
    BUFG_GT_X1Y272       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.321 r  bufg_gt_qsfp0_mgt_refclk_1_inst/O
    X2Y8 (CLOCK_ROOT)    net (fo=1093, routed)        3.672     3.993    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_cdc_inst/input_ts_step_reg_reg_0
    SLICE_X16Y656        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_cdc_inst/src_ts_fns_capt_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y656        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     4.051 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_cdc_inst/src_ts_fns_capt_reg_reg[4]/Q
                         net (fo=1, routed)           0.100     4.151    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_cdc_inst/src_ts_fns_capt_reg_reg_n_0_[4]
    SLICE_X16Y656        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_cdc_inst/ts_fns_sync_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y40  GTYE4_CHANNEL                0.000     0.000 r  qsfp1_cmac_inst/gty_ch_1/xcvr_gty_com.cmac_gty_full_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.085     0.085    qsfp1_cmac_inst/gt_rxoutclk
    BUFG_GT_X1Y246       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  qsfp1_cmac_inst/bufg_gt_rxusrclk_inst/O
    X3Y10 (CLOCK_ROOT)   net (fo=2336, routed)        2.576     2.791    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_cdc_inst/diff_valid_reg_reg_1
    SLICE_X16Y656        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_cdc_inst/ts_fns_sync_reg_reg[4]/C
                         clock pessimism              0.000     2.791    
    SLICE_X16Y656        FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.060     2.851    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_cdc_inst/ts_fns_sync_reg_reg[4]
  -------------------------------------------------------------------
                         data arrival                           4.151    
                         clock arrival                          2.851    
  -------------------------------------------------------------------
                         relative delay                         1.300    



Id: 29
set_bus_skew -from [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_cdc_inst/src_ts_step_capt_reg_reg}] -to [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_cdc_inst/ts_step_sync_reg_reg}] 6.206
Requirement: 6.206ns
Endpoints: 1
No bus skew paths found.


Id: 30
set_bus_skew -from [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_cdc_inst/sample_acc_out_reg_reg[*]}] -to [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_cdc_inst/sample_acc_sync_reg_reg[*]}] 3.103
Requirement: 3.103ns
Endpoints: 5

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_125mhz_mmcm_out   rxoutclk_out[0]_1     core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_cdc_inst/sample_acc_sync_reg_reg[2]/D
                                                                            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_cdc_inst/sample_acc_sync_reg_reg[1]/D
                                                                                                            Slow         0.343      2.760


Slack (MET) :             2.760ns  (requirement - actual skew)
  Endpoint Source:        core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_cdc_inst/sample_acc_out_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out)
  Endpoint Destination:   core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_cdc_inst/sample_acc_sync_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1)
  Reference Source:       core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_cdc_inst/sample_acc_out_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out)
  Reference Destination:  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_cdc_inst/sample_acc_sync_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:    5.728ns
  Reference Relative Delay:   4.875ns
  Relative CRPR:              0.509ns
  Actual Bus Skew:            0.343ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X1Y11                                0.000     0.000 r  qsfp0_mgt_refclk_1_p (IN)
                         net (fo=0)                   0.000     0.000    qsfp0_mgt_refclk_1_p
    GTYE4_COMMON_X1Y11   IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.381     0.381 r  ibufds_gte4_qsfp0_mgt_refclk_1_inst/ODIV2
                         net (fo=2, routed)           0.085     0.466    qsfp0_mgt_refclk_1_int
    BUFG_GT_X1Y272       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.596 r  bufg_gt_qsfp0_mgt_refclk_1_inst/O
                         net (fo=1093, routed)        3.932     4.528    clk_161mhz_ref_int
    SLR Crossing[2->1]   
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     4.401 r  clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.251     4.652    clk_125mhz_mmcm_out
    BUFGCE_X0Y129        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.680 r  clk_125mhz_bufg_inst/O
    X3Y8 (CLOCK_ROOT)    net (fo=4361, routed)        3.019     7.699    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_cdc_inst/clk_125mhz_int
    SLR Crossing[1->2]   
    SLICE_X17Y647        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_cdc_inst/sample_acc_out_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y647        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     7.779 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_cdc_inst/sample_acc_out_reg_reg[2]/Q
                         net (fo=1, routed)           0.480     8.259    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_cdc_inst/sample_acc_out_reg_reg_n_0_[2]
    SLICE_X13Y646        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_cdc_inst/sample_acc_sync_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y40  GTYE4_CHANNEL                0.000     0.000 r  qsfp1_cmac_inst/gty_ch_1/xcvr_gty_com.cmac_gty_full_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.078     0.078    qsfp1_cmac_inst/gt_rxoutclk
    BUFG_GT_X1Y246       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  qsfp1_cmac_inst/bufg_gt_rxusrclk_inst/O
    X3Y10 (CLOCK_ROOT)   net (fo=2336, routed)        2.314     2.506    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_cdc_inst/diff_valid_reg_reg_1
    SLICE_X13Y646        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_cdc_inst/sample_acc_sync_reg_reg[2]/C
                         clock pessimism              0.000     2.506    
    SLICE_X13Y646        FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.025     2.531    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_cdc_inst/sample_acc_sync_reg_reg[2]
  -------------------------------------------------------------------
                         data arrival                           8.259    
                         clock arrival                          2.531    
  -------------------------------------------------------------------
                         relative delay                         5.728    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X1Y11                                0.000     0.000 r  qsfp0_mgt_refclk_1_p (IN)
                         net (fo=0)                   0.000     0.000    qsfp0_mgt_refclk_1_p
    GTYE4_COMMON_X1Y11   IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.129     0.129 r  ibufds_gte4_qsfp0_mgt_refclk_1_inst/ODIV2
                         net (fo=2, routed)           0.078     0.207    qsfp0_mgt_refclk_1_int
    BUFG_GT_X1Y272       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.321 r  bufg_gt_qsfp0_mgt_refclk_1_inst/O
                         net (fo=1093, routed)        3.548     3.869    clk_161mhz_ref_int
    SLR Crossing[2->1]   
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     4.499 r  clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.220     4.719    clk_125mhz_mmcm_out
    BUFGCE_X0Y129        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.743 r  clk_125mhz_bufg_inst/O
    X3Y8 (CLOCK_ROOT)    net (fo=4361, routed)        2.702     7.445    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_cdc_inst/clk_125mhz_int
    SLR Crossing[1->2]   
    SLICE_X17Y647        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_cdc_inst/sample_acc_out_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y647        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.060     7.505 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_cdc_inst/sample_acc_out_reg_reg[1]/Q
                         net (fo=1, routed)           0.235     7.740    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_cdc_inst/sample_acc_out_reg_reg_n_0_[1]
    SLICE_X13Y646        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_cdc_inst/sample_acc_sync_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y40  GTYE4_CHANNEL                0.000     0.000 r  qsfp1_cmac_inst/gty_ch_1/xcvr_gty_com.cmac_gty_full_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.085     0.085    qsfp1_cmac_inst/gt_rxoutclk
    BUFG_GT_X1Y246       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  qsfp1_cmac_inst/bufg_gt_rxusrclk_inst/O
    X3Y10 (CLOCK_ROOT)   net (fo=2336, routed)        2.588     2.803    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_cdc_inst/diff_valid_reg_reg_1
    SLICE_X13Y646        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_cdc_inst/sample_acc_sync_reg_reg[1]/C
                         clock pessimism              0.000     2.803    
    SLICE_X13Y646        FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.062     2.865    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_cdc_inst/sample_acc_sync_reg_reg[1]
  -------------------------------------------------------------------
                         data arrival                           7.740    
                         clock arrival                          2.865    
  -------------------------------------------------------------------
                         relative delay                         4.875    



Id: 31
set_bus_skew -from [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_cdc_inst/src_ts_s_capt_reg_reg[*]}] -to [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_cdc_inst/ts_s_sync_reg_reg[*]}] 6.206
Requirement: 6.206ns
Endpoints: 48

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
qsfp0_mgt_refclk_1    txoutclk_out[0]_1     core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_cdc_inst/ts_s_sync_reg_reg[13]/D
                                                                            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_cdc_inst/ts_s_sync_reg_reg[10]/D
                                                                                                            Slow         0.903      5.303


Slack (MET) :             5.303ns  (requirement - actual skew)
  Endpoint Source:        core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_cdc_inst/src_ts_s_capt_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by qsfp0_mgt_refclk_1)
  Endpoint Destination:   core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_cdc_inst/ts_s_sync_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1)
  Reference Source:       core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_cdc_inst/src_ts_s_capt_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by qsfp0_mgt_refclk_1)
  Reference Destination:  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_cdc_inst/ts_s_sync_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            6.206ns
  Endpoint Relative Delay:    1.822ns
  Reference Relative Delay:  -0.018ns
  Relative CRPR:              0.937ns
  Actual Bus Skew:            0.903ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qsfp0_mgt_refclk_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X1Y11                                0.000     0.000 r  qsfp0_mgt_refclk_1_p (IN)
                         net (fo=0)                   0.000     0.000    qsfp0_mgt_refclk_1_p
    GTYE4_COMMON_X1Y11   IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.381     0.381 r  ibufds_gte4_qsfp0_mgt_refclk_1_inst/ODIV2
                         net (fo=2, routed)           0.085     0.466    qsfp0_mgt_refclk_1_int
    BUFG_GT_X1Y272       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.596 r  bufg_gt_qsfp0_mgt_refclk_1_inst/O
    X2Y8 (CLOCK_ROOT)    net (fo=1093, routed)        4.078     4.674    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_cdc_inst/input_ts_step_reg_reg_1
    SLICE_X14Y627        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_cdc_inst/src_ts_s_capt_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y627        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     4.753 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_cdc_inst/src_ts_s_capt_reg_reg[13]/Q
                         net (fo=1, routed)           0.771     5.524    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_cdc_inst/src_ts_s_capt_reg_reg_n_0_[13]
    SLICE_X13Y627        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_cdc_inst/ts_s_sync_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y40  GTYE4_CHANNEL                0.000     0.000 r  qsfp1_cmac_inst/gty_ch_1/xcvr_gty_com.cmac_gty_full_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    qsfp1_cmac_inst/gt_txoutclk
    BUFG_GT_X1Y247       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  qsfp1_cmac_inst/bufg_gt_txusrclk_inst/O
    X3Y7 (CLOCK_ROOT)    net (fo=5196, routed)        3.485     3.677    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_cdc_inst/qsfp1_tx_clk_int
    SLICE_X13Y627        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_cdc_inst/ts_s_sync_reg_reg[13]/C
                         clock pessimism              0.000     3.677    
    SLICE_X13Y627        FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.025     3.702    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_cdc_inst/ts_s_sync_reg_reg[13]
  -------------------------------------------------------------------
                         data arrival                           5.524    
                         clock arrival                          3.702    
  -------------------------------------------------------------------
                         relative delay                         1.822    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qsfp0_mgt_refclk_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X1Y11                                0.000     0.000 r  qsfp0_mgt_refclk_1_p (IN)
                         net (fo=0)                   0.000     0.000    qsfp0_mgt_refclk_1_p
    GTYE4_COMMON_X1Y11   IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.129     0.129 r  ibufds_gte4_qsfp0_mgt_refclk_1_inst/ODIV2
                         net (fo=2, routed)           0.078     0.207    qsfp0_mgt_refclk_1_int
    BUFG_GT_X1Y272       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.321 r  bufg_gt_qsfp0_mgt_refclk_1_inst/O
    X2Y8 (CLOCK_ROOT)    net (fo=1093, routed)        3.713     4.034    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_cdc_inst/input_ts_step_reg_reg_1
    SLICE_X8Y637         FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_cdc_inst/src_ts_s_capt_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y637         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     4.092 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_cdc_inst/src_ts_s_capt_reg_reg[10]/Q
                         net (fo=1, routed)           0.097     4.189    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_cdc_inst/src_ts_s_capt_reg_reg_n_0_[10]
    SLICE_X8Y637         FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_cdc_inst/ts_s_sync_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y40  GTYE4_CHANNEL                0.000     0.000 r  qsfp1_cmac_inst/gty_ch_1/xcvr_gty_com.cmac_gty_full_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    qsfp1_cmac_inst/gt_txoutclk
    BUFG_GT_X1Y247       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  qsfp1_cmac_inst/bufg_gt_txusrclk_inst/O
    X3Y7 (CLOCK_ROOT)    net (fo=5196, routed)        3.932     4.147    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_cdc_inst/qsfp1_tx_clk_int
    SLICE_X8Y637         FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_cdc_inst/ts_s_sync_reg_reg[10]/C
                         clock pessimism              0.000     4.147    
    SLICE_X8Y637         FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.060     4.207    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_cdc_inst/ts_s_sync_reg_reg[10]
  -------------------------------------------------------------------
                         data arrival                           4.189    
                         clock arrival                          4.207    
  -------------------------------------------------------------------
                         relative delay                        -0.018    



Id: 32
set_bus_skew -from [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_cdc_inst/src_ts_ns_capt_reg_reg[*]}] -to [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_cdc_inst/ts_ns_sync_reg_reg[*]}] 6.206
Requirement: 6.206ns
Endpoints: 30

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
qsfp0_mgt_refclk_1    txoutclk_out[0]_1     core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_cdc_inst/ts_ns_sync_reg_reg[27]/D
                                                                            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_cdc_inst/ts_ns_sync_reg_reg[18]/D
                                                                                                            Slow         0.597      5.609


Slack (MET) :             5.609ns  (requirement - actual skew)
  Endpoint Source:        core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_cdc_inst/src_ts_ns_capt_reg_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by qsfp0_mgt_refclk_1)
  Endpoint Destination:   core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_cdc_inst/ts_ns_sync_reg_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1)
  Reference Source:       core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_cdc_inst/src_ts_ns_capt_reg_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by qsfp0_mgt_refclk_1)
  Reference Destination:  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_cdc_inst/ts_ns_sync_reg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            6.206ns
  Endpoint Relative Delay:    1.520ns
  Reference Relative Delay:  -0.013ns
  Relative CRPR:              0.936ns
  Actual Bus Skew:            0.597ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qsfp0_mgt_refclk_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X1Y11                                0.000     0.000 r  qsfp0_mgt_refclk_1_p (IN)
                         net (fo=0)                   0.000     0.000    qsfp0_mgt_refclk_1_p
    GTYE4_COMMON_X1Y11   IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.381     0.381 r  ibufds_gte4_qsfp0_mgt_refclk_1_inst/ODIV2
                         net (fo=2, routed)           0.085     0.466    qsfp0_mgt_refclk_1_int
    BUFG_GT_X1Y272       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.596 r  bufg_gt_qsfp0_mgt_refclk_1_inst/O
    X2Y8 (CLOCK_ROOT)    net (fo=1093, routed)        4.069     4.665    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_cdc_inst/input_ts_step_reg_reg_1
    SLICE_X15Y623        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_cdc_inst/src_ts_ns_capt_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y623        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     4.744 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_cdc_inst/src_ts_ns_capt_reg_reg[27]/Q
                         net (fo=1, routed)           0.519     5.263    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_cdc_inst/src_ts_ns_capt_reg_reg_n_0_[27]
    SLICE_X10Y623        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_cdc_inst/ts_ns_sync_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y40  GTYE4_CHANNEL                0.000     0.000 r  qsfp1_cmac_inst/gty_ch_1/xcvr_gty_com.cmac_gty_full_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    qsfp1_cmac_inst/gt_txoutclk
    BUFG_GT_X1Y247       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  qsfp1_cmac_inst/bufg_gt_txusrclk_inst/O
    X3Y7 (CLOCK_ROOT)    net (fo=5196, routed)        3.526     3.718    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_cdc_inst/qsfp1_tx_clk_int
    SLICE_X10Y623        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_cdc_inst/ts_ns_sync_reg_reg[27]/C
                         clock pessimism              0.000     3.718    
    SLICE_X10Y623        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025     3.743    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_cdc_inst/ts_ns_sync_reg_reg[27]
  -------------------------------------------------------------------
                         data arrival                           5.263    
                         clock arrival                          3.743    
  -------------------------------------------------------------------
                         relative delay                         1.520    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qsfp0_mgt_refclk_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X1Y11                                0.000     0.000 r  qsfp0_mgt_refclk_1_p (IN)
                         net (fo=0)                   0.000     0.000    qsfp0_mgt_refclk_1_p
    GTYE4_COMMON_X1Y11   IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.129     0.129 r  ibufds_gte4_qsfp0_mgt_refclk_1_inst/ODIV2
                         net (fo=2, routed)           0.078     0.207    qsfp0_mgt_refclk_1_int
    BUFG_GT_X1Y272       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.321 r  bufg_gt_qsfp0_mgt_refclk_1_inst/O
    X2Y8 (CLOCK_ROOT)    net (fo=1093, routed)        3.715     4.036    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_cdc_inst/input_ts_step_reg_reg_1
    SLICE_X8Y624         FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_cdc_inst/src_ts_ns_capt_reg_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y624         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     4.094 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_cdc_inst/src_ts_ns_capt_reg_reg[18]/Q
                         net (fo=1, routed)           0.114     4.208    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_cdc_inst/src_ts_ns_capt_reg_reg_n_0_[18]
    SLICE_X8Y624         FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_cdc_inst/ts_ns_sync_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y40  GTYE4_CHANNEL                0.000     0.000 r  qsfp1_cmac_inst/gty_ch_1/xcvr_gty_com.cmac_gty_full_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    qsfp1_cmac_inst/gt_txoutclk
    BUFG_GT_X1Y247       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  qsfp1_cmac_inst/bufg_gt_txusrclk_inst/O
    X3Y7 (CLOCK_ROOT)    net (fo=5196, routed)        3.945     4.160    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_cdc_inst/qsfp1_tx_clk_int
    SLICE_X8Y624         FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_cdc_inst/ts_ns_sync_reg_reg[18]/C
                         clock pessimism              0.000     4.160    
    SLICE_X8Y624         FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.061     4.221    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_cdc_inst/ts_ns_sync_reg_reg[18]
  -------------------------------------------------------------------
                         data arrival                           4.208    
                         clock arrival                          4.221    
  -------------------------------------------------------------------
                         relative delay                        -0.013    



Id: 33
set_bus_skew -from [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_cdc_inst/src_ts_fns_capt_reg_reg[*]}] -to [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_cdc_inst/ts_fns_sync_reg_reg[*]}] 6.206
Requirement: 6.206ns
Endpoints: 16

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
qsfp0_mgt_refclk_1    txoutclk_out[0]_1     core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_cdc_inst/ts_fns_sync_reg_reg[4]/D
                                                                            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_cdc_inst/ts_fns_sync_reg_reg[8]/D
                                                                                                            Slow         0.566      5.640


Slack (MET) :             5.640ns  (requirement - actual skew)
  Endpoint Source:        core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_cdc_inst/src_ts_fns_capt_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by qsfp0_mgt_refclk_1)
  Endpoint Destination:   core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_cdc_inst/ts_fns_sync_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1)
  Reference Source:       core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_cdc_inst/src_ts_fns_capt_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by qsfp0_mgt_refclk_1)
  Reference Destination:  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_cdc_inst/ts_fns_sync_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            6.206ns
  Endpoint Relative Delay:    1.502ns
  Reference Relative Delay:  -0.001ns
  Relative CRPR:              0.937ns
  Actual Bus Skew:            0.566ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qsfp0_mgt_refclk_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X1Y11                                0.000     0.000 r  qsfp0_mgt_refclk_1_p (IN)
                         net (fo=0)                   0.000     0.000    qsfp0_mgt_refclk_1_p
    GTYE4_COMMON_X1Y11   IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.381     0.381 r  ibufds_gte4_qsfp0_mgt_refclk_1_inst/ODIV2
                         net (fo=2, routed)           0.085     0.466    qsfp0_mgt_refclk_1_int
    BUFG_GT_X1Y272       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.596 r  bufg_gt_qsfp0_mgt_refclk_1_inst/O
    X2Y8 (CLOCK_ROOT)    net (fo=1093, routed)        4.075     4.671    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_cdc_inst/input_ts_step_reg_reg_1
    SLICE_X16Y618        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_cdc_inst/src_ts_fns_capt_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y618        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.080     4.751 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_cdc_inst/src_ts_fns_capt_reg_reg[4]/Q
                         net (fo=1, routed)           0.446     5.197    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_cdc_inst/src_ts_fns_capt_reg_reg_n_0_[4]
    SLICE_X16Y618        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_cdc_inst/ts_fns_sync_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y40  GTYE4_CHANNEL                0.000     0.000 r  qsfp1_cmac_inst/gty_ch_1/xcvr_gty_com.cmac_gty_full_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    qsfp1_cmac_inst/gt_txoutclk
    BUFG_GT_X1Y247       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  qsfp1_cmac_inst/bufg_gt_txusrclk_inst/O
    X3Y7 (CLOCK_ROOT)    net (fo=5196, routed)        3.478     3.670    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_cdc_inst/qsfp1_tx_clk_int
    SLICE_X16Y618        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_cdc_inst/ts_fns_sync_reg_reg[4]/C
                         clock pessimism              0.000     3.670    
    SLICE_X16Y618        FDRE (Setup_FFF2_SLICEM_C_D)
                                                      0.025     3.695    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_cdc_inst/ts_fns_sync_reg_reg[4]
  -------------------------------------------------------------------
                         data arrival                           5.197    
                         clock arrival                          3.695    
  -------------------------------------------------------------------
                         relative delay                         1.502    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qsfp0_mgt_refclk_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X1Y11                                0.000     0.000 r  qsfp0_mgt_refclk_1_p (IN)
                         net (fo=0)                   0.000     0.000    qsfp0_mgt_refclk_1_p
    GTYE4_COMMON_X1Y11   IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.129     0.129 r  ibufds_gte4_qsfp0_mgt_refclk_1_inst/ODIV2
                         net (fo=2, routed)           0.078     0.207    qsfp0_mgt_refclk_1_int
    BUFG_GT_X1Y272       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.321 r  bufg_gt_qsfp0_mgt_refclk_1_inst/O
    X2Y8 (CLOCK_ROOT)    net (fo=1093, routed)        3.668     3.989    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_cdc_inst/input_ts_step_reg_reg_1
    SLICE_X15Y617        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_cdc_inst/src_ts_fns_capt_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y617        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.059     4.048 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_cdc_inst/src_ts_fns_capt_reg_reg[8]/Q
                         net (fo=1, routed)           0.103     4.151    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_cdc_inst/src_ts_fns_capt_reg_reg_n_0_[8]
    SLICE_X15Y617        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_cdc_inst/ts_fns_sync_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y40  GTYE4_CHANNEL                0.000     0.000 r  qsfp1_cmac_inst/gty_ch_1/xcvr_gty_com.cmac_gty_full_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    qsfp1_cmac_inst/gt_txoutclk
    BUFG_GT_X1Y247       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  qsfp1_cmac_inst/bufg_gt_txusrclk_inst/O
    X3Y7 (CLOCK_ROOT)    net (fo=5196, routed)        3.875     4.090    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_cdc_inst/qsfp1_tx_clk_int
    SLICE_X15Y617        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_cdc_inst/ts_fns_sync_reg_reg[8]/C
                         clock pessimism              0.000     4.090    
    SLICE_X15Y617        FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     4.152    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_cdc_inst/ts_fns_sync_reg_reg[8]
  -------------------------------------------------------------------
                         data arrival                           4.151    
                         clock arrival                          4.152    
  -------------------------------------------------------------------
                         relative delay                        -0.001    



Id: 34
set_bus_skew -from [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_cdc_inst/src_ts_step_capt_reg_reg}] -to [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_cdc_inst/ts_step_sync_reg_reg}] 6.206
Requirement: 6.206ns
Endpoints: 1
No bus skew paths found.


Id: 35
set_bus_skew -from [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_cdc_inst/sample_acc_out_reg_reg[*]}] -to [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_cdc_inst/sample_acc_sync_reg_reg[*]}] 3.103
Requirement: 3.103ns
Endpoints: 5

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_125mhz_mmcm_out   txoutclk_out[0]_1     core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_cdc_inst/sample_acc_sync_reg_reg[4]/D
                                                                            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_cdc_inst/sample_acc_sync_reg_reg[2]/D
                                                                                                            Slow         0.472      2.631


Slack (MET) :             2.631ns  (requirement - actual skew)
  Endpoint Source:        core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_cdc_inst/sample_acc_out_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out)
  Endpoint Destination:   core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_cdc_inst/sample_acc_sync_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1)
  Reference Source:       core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_cdc_inst/sample_acc_out_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out)
  Reference Destination:  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_cdc_inst/sample_acc_sync_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:    4.581ns
  Reference Relative Delay:   3.492ns
  Relative CRPR:              0.617ns
  Actual Bus Skew:            0.472ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X1Y11                                0.000     0.000 r  qsfp0_mgt_refclk_1_p (IN)
                         net (fo=0)                   0.000     0.000    qsfp0_mgt_refclk_1_p
    GTYE4_COMMON_X1Y11   IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.381     0.381 r  ibufds_gte4_qsfp0_mgt_refclk_1_inst/ODIV2
                         net (fo=2, routed)           0.085     0.466    qsfp0_mgt_refclk_1_int
    BUFG_GT_X1Y272       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.596 r  bufg_gt_qsfp0_mgt_refclk_1_inst/O
                         net (fo=1093, routed)        3.932     4.528    clk_161mhz_ref_int
    SLR Crossing[2->1]   
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     4.401 r  clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.251     4.652    clk_125mhz_mmcm_out
    BUFGCE_X0Y129        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.680 r  clk_125mhz_bufg_inst/O
    X3Y8 (CLOCK_ROOT)    net (fo=4361, routed)        2.988     7.668    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_cdc_inst/clk_125mhz_int
    SLR Crossing[1->2]   
    SLICE_X22Y624        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_cdc_inst/sample_acc_out_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y624        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     7.749 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_cdc_inst/sample_acc_out_reg_reg[4]/Q
                         net (fo=1, routed)           0.506     8.255    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_cdc_inst/sample_acc_out_reg_reg_n_0_[4]
    SLICE_X21Y625        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_cdc_inst/sample_acc_sync_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y40  GTYE4_CHANNEL                0.000     0.000 r  qsfp1_cmac_inst/gty_ch_1/xcvr_gty_com.cmac_gty_full_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    qsfp1_cmac_inst/gt_txoutclk
    BUFG_GT_X1Y247       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  qsfp1_cmac_inst/bufg_gt_txusrclk_inst/O
    X3Y7 (CLOCK_ROOT)    net (fo=5196, routed)        3.457     3.649    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_cdc_inst/qsfp1_tx_clk_int
    SLICE_X21Y625        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_cdc_inst/sample_acc_sync_reg_reg[4]/C
                         clock pessimism              0.000     3.649    
    SLICE_X21Y625        FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.025     3.674    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_cdc_inst/sample_acc_sync_reg_reg[4]
  -------------------------------------------------------------------
                         data arrival                           8.255    
                         clock arrival                          3.674    
  -------------------------------------------------------------------
                         relative delay                         4.581    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X1Y11                                0.000     0.000 r  qsfp0_mgt_refclk_1_p (IN)
                         net (fo=0)                   0.000     0.000    qsfp0_mgt_refclk_1_p
    GTYE4_COMMON_X1Y11   IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.129     0.129 r  ibufds_gte4_qsfp0_mgt_refclk_1_inst/ODIV2
                         net (fo=2, routed)           0.078     0.207    qsfp0_mgt_refclk_1_int
    BUFG_GT_X1Y272       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.321 r  bufg_gt_qsfp0_mgt_refclk_1_inst/O
                         net (fo=1093, routed)        3.548     3.869    clk_161mhz_ref_int
    SLR Crossing[2->1]   
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     4.499 r  clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.220     4.719    clk_125mhz_mmcm_out
    BUFGCE_X0Y129        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.743 r  clk_125mhz_bufg_inst/O
    X3Y8 (CLOCK_ROOT)    net (fo=4361, routed)        2.677     7.420    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_cdc_inst/clk_125mhz_int
    SLR Crossing[1->2]   
    SLICE_X21Y625        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_cdc_inst/sample_acc_out_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y625        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.060     7.480 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_cdc_inst/sample_acc_out_reg_reg[2]/Q
                         net (fo=1, routed)           0.136     7.616    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_cdc_inst/sample_acc_out_reg_reg_n_0_[2]
    SLICE_X21Y625        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_cdc_inst/sample_acc_sync_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y40  GTYE4_CHANNEL                0.000     0.000 r  qsfp1_cmac_inst/gty_ch_1/xcvr_gty_com.cmac_gty_full_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    qsfp1_cmac_inst/gt_txoutclk
    BUFG_GT_X1Y247       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  qsfp1_cmac_inst/bufg_gt_txusrclk_inst/O
    X3Y7 (CLOCK_ROOT)    net (fo=5196, routed)        3.849     4.064    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_cdc_inst/qsfp1_tx_clk_int
    SLICE_X21Y625        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_cdc_inst/sample_acc_sync_reg_reg[2]/C
                         clock pessimism              0.000     4.064    
    SLICE_X21Y625        FDRE (Hold_FFF_SLICEM_C_D)
                                                      0.060     4.124    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_cdc_inst/sample_acc_sync_reg_reg[2]
  -------------------------------------------------------------------
                         data arrival                           7.616    
                         clock arrival                          4.124    
  -------------------------------------------------------------------
                         relative delay                         3.492    



Id: 36
set_bus_skew -from [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_cdc_inst/src_ts_s_capt_reg_reg[*]}] -to [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_cdc_inst/ts_s_sync_reg_reg[*]}] 6.206
Requirement: 6.206ns
Endpoints: 48

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
qsfp0_mgt_refclk_1    pcie_user_clk         core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_cdc_inst/ts_s_sync_reg_reg[27]/D
                                                                            core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_cdc_inst/ts_s_sync_reg_reg[31]/D
                                                                                                            Slow         0.784      5.422


Slack (MET) :             5.422ns  (requirement - actual skew)
  Endpoint Source:        core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_cdc_inst/src_ts_s_capt_reg_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by qsfp0_mgt_refclk_1)
  Endpoint Destination:   core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_cdc_inst/ts_s_sync_reg_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk)
  Reference Source:       core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_cdc_inst/src_ts_s_capt_reg_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by qsfp0_mgt_refclk_1)
  Reference Destination:  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_cdc_inst/ts_s_sync_reg_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            6.206ns
  Endpoint Relative Delay:    2.884ns
  Reference Relative Delay:   1.507ns
  Relative CRPR:              0.593ns
  Actual Bus Skew:            0.784ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qsfp0_mgt_refclk_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X1Y11                                0.000     0.000 r  qsfp0_mgt_refclk_1_p (IN)
                         net (fo=0)                   0.000     0.000    qsfp0_mgt_refclk_1_p
    GTYE4_COMMON_X1Y11   IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.381     0.381 r  ibufds_gte4_qsfp0_mgt_refclk_1_inst/ODIV2
                         net (fo=2, routed)           0.085     0.466    qsfp0_mgt_refclk_1_int
    BUFG_GT_X1Y272       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.596 r  bufg_gt_qsfp0_mgt_refclk_1_inst/O
    X2Y8 (CLOCK_ROOT)    net (fo=1093, routed)        3.975     4.571    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_cdc_inst/input_ts_step_reg_reg_0
    SLR Crossing[2->1]   
    SLICE_X106Y421       FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_cdc_inst/src_ts_s_capt_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y421       FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     4.647 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_cdc_inst/src_ts_s_capt_reg_reg[27]/Q
                         net (fo=1, routed)           0.472     5.119    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_cdc_inst/src_ts_s_capt_reg[27]
    SLICE_X106Y421       FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_cdc_inst/ts_s_sync_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y170       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y7 (CLOCK_ROOT)    net (fo=115725, routed)      2.018     2.210    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_cdc_inst/user_clk
    SLICE_X106Y421       FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_cdc_inst/ts_s_sync_reg_reg[27]/C
                         clock pessimism              0.000     2.210    
    SLICE_X106Y421       FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.025     2.235    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_cdc_inst/ts_s_sync_reg_reg[27]
  -------------------------------------------------------------------
                         data arrival                           5.119    
                         clock arrival                          2.235    
  -------------------------------------------------------------------
                         relative delay                         2.884    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qsfp0_mgt_refclk_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X1Y11                                0.000     0.000 r  qsfp0_mgt_refclk_1_p (IN)
                         net (fo=0)                   0.000     0.000    qsfp0_mgt_refclk_1_p
    GTYE4_COMMON_X1Y11   IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.129     0.129 r  ibufds_gte4_qsfp0_mgt_refclk_1_inst/ODIV2
                         net (fo=2, routed)           0.078     0.207    qsfp0_mgt_refclk_1_int
    BUFG_GT_X1Y272       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.321 r  bufg_gt_qsfp0_mgt_refclk_1_inst/O
    X2Y8 (CLOCK_ROOT)    net (fo=1093, routed)        3.580     3.901    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_cdc_inst/input_ts_step_reg_reg_0
    SLR Crossing[2->1]   
    SLICE_X105Y414       FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_cdc_inst/src_ts_s_capt_reg_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y414       FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.059     3.960 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_cdc_inst/src_ts_s_capt_reg_reg[31]/Q
                         net (fo=1, routed)           0.097     4.057    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_cdc_inst/src_ts_s_capt_reg[31]
    SLICE_X105Y414       FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_cdc_inst/ts_s_sync_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y170       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y7 (CLOCK_ROOT)    net (fo=115725, routed)      2.273     2.488    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_cdc_inst/user_clk
    SLICE_X105Y414       FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_cdc_inst/ts_s_sync_reg_reg[31]/C
                         clock pessimism              0.000     2.488    
    SLICE_X105Y414       FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     2.550    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_cdc_inst/ts_s_sync_reg_reg[31]
  -------------------------------------------------------------------
                         data arrival                           4.057    
                         clock arrival                          2.550    
  -------------------------------------------------------------------
                         relative delay                         1.507    



Id: 37
set_bus_skew -from [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_cdc_inst/src_ts_ns_capt_reg_reg[*]}] -to [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_cdc_inst/ts_ns_sync_reg_reg[*]}] 6.206
Requirement: 6.206ns
Endpoints: 30

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
qsfp0_mgt_refclk_1    pcie_user_clk         core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_cdc_inst/ts_ns_sync_reg_reg[20]/D
                                                                            core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_cdc_inst/ts_ns_sync_reg_reg[24]/D
                                                                                                            Slow         0.757      5.449


Slack (MET) :             5.449ns  (requirement - actual skew)
  Endpoint Source:        core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_cdc_inst/src_ts_ns_capt_reg_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by qsfp0_mgt_refclk_1)
  Endpoint Destination:   core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_cdc_inst/ts_ns_sync_reg_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk)
  Reference Source:       core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_cdc_inst/src_ts_ns_capt_reg_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by qsfp0_mgt_refclk_1)
  Reference Destination:  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_cdc_inst/ts_ns_sync_reg_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            6.206ns
  Endpoint Relative Delay:    2.891ns
  Reference Relative Delay:   1.541ns
  Relative CRPR:              0.593ns
  Actual Bus Skew:            0.757ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qsfp0_mgt_refclk_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X1Y11                                0.000     0.000 r  qsfp0_mgt_refclk_1_p (IN)
                         net (fo=0)                   0.000     0.000    qsfp0_mgt_refclk_1_p
    GTYE4_COMMON_X1Y11   IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.381     0.381 r  ibufds_gte4_qsfp0_mgt_refclk_1_inst/ODIV2
                         net (fo=2, routed)           0.085     0.466    qsfp0_mgt_refclk_1_int
    BUFG_GT_X1Y272       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.596 r  bufg_gt_qsfp0_mgt_refclk_1_inst/O
    X2Y8 (CLOCK_ROOT)    net (fo=1093, routed)        3.999     4.595    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_cdc_inst/input_ts_step_reg_reg_0
    SLR Crossing[2->1]   
    SLICE_X107Y418       FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_cdc_inst/src_ts_ns_capt_reg_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y418       FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     4.673 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_cdc_inst/src_ts_ns_capt_reg_reg[20]/Q
                         net (fo=1, routed)           0.472     5.145    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_cdc_inst/src_ts_ns_capt_reg[20]
    SLICE_X107Y418       FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_cdc_inst/ts_ns_sync_reg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y170       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y7 (CLOCK_ROOT)    net (fo=115725, routed)      2.037     2.229    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_cdc_inst/user_clk
    SLICE_X107Y418       FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_cdc_inst/ts_ns_sync_reg_reg[20]/C
                         clock pessimism              0.000     2.229    
    SLICE_X107Y418       FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.025     2.254    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_cdc_inst/ts_ns_sync_reg_reg[20]
  -------------------------------------------------------------------
                         data arrival                           5.145    
                         clock arrival                          2.254    
  -------------------------------------------------------------------
                         relative delay                         2.891    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qsfp0_mgt_refclk_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X1Y11                                0.000     0.000 r  qsfp0_mgt_refclk_1_p (IN)
                         net (fo=0)                   0.000     0.000    qsfp0_mgt_refclk_1_p
    GTYE4_COMMON_X1Y11   IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.129     0.129 r  ibufds_gte4_qsfp0_mgt_refclk_1_inst/ODIV2
                         net (fo=2, routed)           0.078     0.207    qsfp0_mgt_refclk_1_int
    BUFG_GT_X1Y272       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.321 r  bufg_gt_qsfp0_mgt_refclk_1_inst/O
    X2Y8 (CLOCK_ROOT)    net (fo=1093, routed)        3.587     3.908    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_cdc_inst/input_ts_step_reg_reg_0
    SLR Crossing[2->1]   
    SLICE_X108Y423       FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_cdc_inst/src_ts_ns_capt_reg_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y423       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     3.967 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_cdc_inst/src_ts_ns_capt_reg_reg[24]/Q
                         net (fo=1, routed)           0.098     4.065    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_cdc_inst/src_ts_ns_capt_reg[24]
    SLICE_X108Y423       FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_cdc_inst/ts_ns_sync_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y170       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y7 (CLOCK_ROOT)    net (fo=115725, routed)      2.249     2.464    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_cdc_inst/user_clk
    SLICE_X108Y423       FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_cdc_inst/ts_ns_sync_reg_reg[24]/C
                         clock pessimism              0.000     2.464    
    SLICE_X108Y423       FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.060     2.524    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_cdc_inst/ts_ns_sync_reg_reg[24]
  -------------------------------------------------------------------
                         data arrival                           4.065    
                         clock arrival                          2.524    
  -------------------------------------------------------------------
                         relative delay                         1.541    



Id: 38
set_bus_skew -from [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_cdc_inst/src_ts_fns_capt_reg_reg[*]}] -to [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_cdc_inst/ts_fns_sync_reg_reg[*]}] 6.206
Requirement: 6.206ns
Endpoints: 16

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
qsfp0_mgt_refclk_1    pcie_user_clk         core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_cdc_inst/ts_fns_sync_reg_reg[2]/D
                                                                            core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_cdc_inst/ts_fns_sync_reg_reg[12]/D
                                                                                                            Slow         0.513      5.693


Slack (MET) :             5.693ns  (requirement - actual skew)
  Endpoint Source:        core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_cdc_inst/src_ts_fns_capt_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by qsfp0_mgt_refclk_1)
  Endpoint Destination:   core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_cdc_inst/ts_fns_sync_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk)
  Reference Source:       core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_cdc_inst/src_ts_fns_capt_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by qsfp0_mgt_refclk_1)
  Reference Destination:  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_cdc_inst/ts_fns_sync_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            6.206ns
  Endpoint Relative Delay:    2.806ns
  Reference Relative Delay:   1.511ns
  Relative CRPR:              0.783ns
  Actual Bus Skew:            0.513ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qsfp0_mgt_refclk_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X1Y11                                0.000     0.000 r  qsfp0_mgt_refclk_1_p (IN)
                         net (fo=0)                   0.000     0.000    qsfp0_mgt_refclk_1_p
    GTYE4_COMMON_X1Y11   IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.381     0.381 r  ibufds_gte4_qsfp0_mgt_refclk_1_inst/ODIV2
                         net (fo=2, routed)           0.085     0.466    qsfp0_mgt_refclk_1_int
    BUFG_GT_X1Y272       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.596 r  bufg_gt_qsfp0_mgt_refclk_1_inst/O
    X2Y8 (CLOCK_ROOT)    net (fo=1093, routed)        4.001     4.597    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_cdc_inst/input_ts_step_reg_reg_0
    SLR Crossing[2->1]   
    SLICE_X107Y400       FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_cdc_inst/src_ts_fns_capt_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y400       FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     4.675 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_cdc_inst/src_ts_fns_capt_reg_reg[2]/Q
                         net (fo=1, routed)           0.378     5.053    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_cdc_inst/src_ts_fns_capt_reg[2]
    SLICE_X108Y399       FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_cdc_inst/ts_fns_sync_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y170       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y7 (CLOCK_ROOT)    net (fo=115725, routed)      2.030     2.222    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_cdc_inst/user_clk
    SLICE_X108Y399       FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_cdc_inst/ts_fns_sync_reg_reg[2]/C
                         clock pessimism              0.000     2.222    
    SLICE_X108Y399       FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.025     2.247    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_cdc_inst/ts_fns_sync_reg_reg[2]
  -------------------------------------------------------------------
                         data arrival                           5.053    
                         clock arrival                          2.247    
  -------------------------------------------------------------------
                         relative delay                         2.806    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qsfp0_mgt_refclk_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X1Y11                                0.000     0.000 r  qsfp0_mgt_refclk_1_p (IN)
                         net (fo=0)                   0.000     0.000    qsfp0_mgt_refclk_1_p
    GTYE4_COMMON_X1Y11   IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.129     0.129 r  ibufds_gte4_qsfp0_mgt_refclk_1_inst/ODIV2
                         net (fo=2, routed)           0.078     0.207    qsfp0_mgt_refclk_1_int
    BUFG_GT_X1Y272       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.321 r  bufg_gt_qsfp0_mgt_refclk_1_inst/O
    X2Y8 (CLOCK_ROOT)    net (fo=1093, routed)        3.585     3.906    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_cdc_inst/input_ts_step_reg_reg_0
    SLR Crossing[2->1]   
    SLICE_X106Y419       FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_cdc_inst/src_ts_fns_capt_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y419       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     3.964 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_cdc_inst/src_ts_fns_capt_reg_reg[12]/Q
                         net (fo=1, routed)           0.101     4.065    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_cdc_inst/src_ts_fns_capt_reg[12]
    SLICE_X106Y419       FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_cdc_inst/ts_fns_sync_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y170       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y7 (CLOCK_ROOT)    net (fo=115725, routed)      2.279     2.494    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_cdc_inst/user_clk
    SLICE_X106Y419       FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_cdc_inst/ts_fns_sync_reg_reg[12]/C
                         clock pessimism              0.000     2.494    
    SLICE_X106Y419       FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.060     2.554    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_cdc_inst/ts_fns_sync_reg_reg[12]
  -------------------------------------------------------------------
                         data arrival                           4.065    
                         clock arrival                          2.554    
  -------------------------------------------------------------------
                         relative delay                         1.511    



Id: 39
set_bus_skew -from [get_cells core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_cdc_inst/src_ts_step_capt_reg_reg] -to [get_cells core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_cdc_inst/ts_step_sync_reg_reg] 6.206
Requirement: 6.206ns
Endpoints: 1
No bus skew paths found.


Id: 40
set_bus_skew -from [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_cdc_inst/sample_acc_out_reg_reg[*]}] -to [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_cdc_inst/sample_acc_sync_reg_reg[*]}] 4.000
Requirement: 4.000ns
Endpoints: 5

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_125mhz_mmcm_out   pcie_user_clk         core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_cdc_inst/sample_acc_sync_reg_reg[2]/D
                                                                            core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_cdc_inst/sample_acc_sync_reg_reg[3]/D
                                                                                                            Slow         0.492      3.508


Slack (MET) :             3.508ns  (requirement - actual skew)
  Endpoint Source:        core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_cdc_inst/sample_acc_out_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out)
  Endpoint Destination:   core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_cdc_inst/sample_acc_sync_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk)
  Reference Source:       core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_cdc_inst/sample_acc_out_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out)
  Reference Destination:  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_cdc_inst/sample_acc_sync_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            4.000ns
  Endpoint Relative Delay:    5.620ns
  Reference Relative Delay:   4.752ns
  Relative CRPR:              0.376ns
  Actual Bus Skew:            0.492ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X1Y11                                0.000     0.000 r  qsfp0_mgt_refclk_1_p (IN)
                         net (fo=0)                   0.000     0.000    qsfp0_mgt_refclk_1_p
    GTYE4_COMMON_X1Y11   IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.381     0.381 r  ibufds_gte4_qsfp0_mgt_refclk_1_inst/ODIV2
                         net (fo=2, routed)           0.085     0.466    qsfp0_mgt_refclk_1_int
    BUFG_GT_X1Y272       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.596 r  bufg_gt_qsfp0_mgt_refclk_1_inst/O
                         net (fo=1093, routed)        3.932     4.528    clk_161mhz_ref_int
    SLR Crossing[2->1]   
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     4.401 r  clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.251     4.652    clk_125mhz_mmcm_out
    BUFGCE_X0Y129        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.680 r  clk_125mhz_bufg_inst/O
    X3Y8 (CLOCK_ROOT)    net (fo=4361, routed)        2.681     7.361    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_cdc_inst/clk_125mhz_int
    SLICE_X109Y367       FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_cdc_inst/sample_acc_out_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y367       FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     7.439 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_cdc_inst/sample_acc_out_reg_reg[2]/Q
                         net (fo=1, routed)           0.428     7.867    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_cdc_inst/sample_acc_out_reg[2]
    SLICE_X109Y367       FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_cdc_inst/sample_acc_sync_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y170       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y7 (CLOCK_ROOT)    net (fo=115725, routed)      2.030     2.222    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_cdc_inst/user_clk
    SLICE_X109Y367       FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_cdc_inst/sample_acc_sync_reg_reg[2]/C
                         clock pessimism              0.000     2.222    
    SLICE_X109Y367       FDRE (Setup_FFF2_SLICEM_C_D)
                                                      0.025     2.247    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_cdc_inst/sample_acc_sync_reg_reg[2]
  -------------------------------------------------------------------
                         data arrival                           7.867    
                         clock arrival                          2.247    
  -------------------------------------------------------------------
                         relative delay                         5.620    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X1Y11                                0.000     0.000 r  qsfp0_mgt_refclk_1_p (IN)
                         net (fo=0)                   0.000     0.000    qsfp0_mgt_refclk_1_p
    GTYE4_COMMON_X1Y11   IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.129     0.129 r  ibufds_gte4_qsfp0_mgt_refclk_1_inst/ODIV2
                         net (fo=2, routed)           0.078     0.207    qsfp0_mgt_refclk_1_int
    BUFG_GT_X1Y272       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.321 r  bufg_gt_qsfp0_mgt_refclk_1_inst/O
                         net (fo=1093, routed)        3.548     3.869    clk_161mhz_ref_int
    SLR Crossing[2->1]   
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     4.499 r  clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.220     4.719    clk_125mhz_mmcm_out
    BUFGCE_X0Y129        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.743 r  clk_125mhz_bufg_inst/O
    X3Y8 (CLOCK_ROOT)    net (fo=4361, routed)        2.411     7.154    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_cdc_inst/clk_125mhz_int
    SLICE_X108Y366       FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_cdc_inst/sample_acc_out_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y366       FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.059     7.213 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_cdc_inst/sample_acc_out_reg_reg[3]/Q
                         net (fo=1, routed)           0.091     7.304    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_cdc_inst/sample_acc_out_reg[3]
    SLICE_X109Y366       FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_cdc_inst/sample_acc_sync_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y170       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y7 (CLOCK_ROOT)    net (fo=115725, routed)      2.277     2.492    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_cdc_inst/user_clk
    SLICE_X109Y366       FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_cdc_inst/sample_acc_sync_reg_reg[3]/C
                         clock pessimism              0.000     2.492    
    SLICE_X109Y366       FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.060     2.552    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_cdc_inst/sample_acc_sync_reg_reg[3]
  -------------------------------------------------------------------
                         data arrival                           7.304    
                         clock arrival                          2.552    
  -------------------------------------------------------------------
                         relative delay                         4.752    



Id: 41
set_bus_skew -from [get_cells -quiet -hier -regexp {.*/rb_(addr|di|we)_reg_reg(\[\d+\])?} -filter {PARENT == core_inst/qsfp0_rb_drp_inst}] -to [get_cells -quiet -hier -regexp {.*/drp_(addr|di|we)_reg_reg(\[\d+\])?} -filter {PARENT == core_inst/qsfp0_rb_drp_inst}] 4.000
Requirement: 4.000ns
Endpoints: 37

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
pcie_user_clk         clk_125mhz_mmcm_out   core_inst/qsfp0_rb_drp_inst/drp_addr_reg_reg[5]/D
                                                                            core_inst/qsfp0_rb_drp_inst/drp_addr_reg_reg[17]/D
                                                                                                            Slow         2.573      1.427


Slack (MET) :             1.427ns  (requirement - actual skew)
  Endpoint Source:        core_inst/qsfp0_rb_drp_inst/rb_addr_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk)
  Endpoint Destination:   core_inst/qsfp0_rb_drp_inst/drp_addr_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out)
  Reference Source:       core_inst/qsfp0_rb_drp_inst/rb_addr_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk)
  Reference Destination:  core_inst/qsfp0_rb_drp_inst/drp_addr_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            4.000ns
  Endpoint Relative Delay:   -2.848ns
  Reference Relative Delay:  -5.245ns
  Relative CRPR:              0.204ns
  Inter-SLR Compensation:     0.379ns
  Actual Bus Skew:            2.573ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Inter-SLR Compensation)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y170       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y7 (CLOCK_ROOT)    net (fo=115725, routed)      1.938     2.153    core_inst/qsfp0_rb_drp_inst/user_clk
    SLICE_X160Y443       FDRE                                         r  core_inst/qsfp0_rb_drp_inst/rb_addr_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y443       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     2.234 r  core_inst/qsfp0_rb_drp_inst/rb_addr_reg_reg[5]/Q
                         net (fo=1, routed)           2.299     4.533    core_inst/qsfp0_rb_drp_inst/rb_addr_reg[5]
    SLR Crossing[1->2]   
    SLICE_X146Y595       FDRE                                         r  core_inst/qsfp0_rb_drp_inst/drp_addr_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X1Y11                                0.000     0.000 r  qsfp0_mgt_refclk_1_p (IN)
                         net (fo=0)                   0.000     0.000    qsfp0_mgt_refclk_1_p
    GTYE4_COMMON_X1Y11   IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.129     0.129 r  ibufds_gte4_qsfp0_mgt_refclk_1_inst/ODIV2
                         net (fo=2, routed)           0.078     0.207    qsfp0_mgt_refclk_1_int
    BUFG_GT_X1Y272       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.321 r  bufg_gt_qsfp0_mgt_refclk_1_inst/O
                         net (fo=1093, routed)        3.548     3.869    clk_161mhz_ref_int
    SLR Crossing[2->1]   
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     4.499 r  clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.220     4.719    clk_125mhz_mmcm_out
    BUFGCE_X0Y129        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.743 r  clk_125mhz_bufg_inst/O
    X3Y8 (CLOCK_ROOT)    net (fo=4361, routed)        2.613     7.356    core_inst/qsfp0_rb_drp_inst/clk_125mhz_int
    SLR Crossing[1->2]   
    SLICE_X146Y595       FDRE                                         r  core_inst/qsfp0_rb_drp_inst/drp_addr_reg_reg[5]/C
                         clock pessimism              0.000     7.356    
    SLICE_X146Y595       FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.025     7.381    core_inst/qsfp0_rb_drp_inst/drp_addr_reg_reg[5]
  -------------------------------------------------------------------
                         data arrival                           4.533    
                         clock arrival                          7.381    
  -------------------------------------------------------------------
                         relative delay                        -2.848    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y170       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y7 (CLOCK_ROOT)    net (fo=115725, routed)      1.691     1.883    core_inst/qsfp0_rb_drp_inst/user_clk
    SLICE_X162Y449       FDRE                                         r  core_inst/qsfp0_rb_drp_inst/rb_addr_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y449       FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.059     1.942 r  core_inst/qsfp0_rb_drp_inst/rb_addr_reg_reg[17]/Q
                         net (fo=1, routed)           0.525     2.467    core_inst/qsfp0_rb_drp_inst/rb_addr_reg[17]
    SLICE_X162Y479       FDRE                                         r  core_inst/qsfp0_rb_drp_inst/drp_addr_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X1Y11                                0.000     0.000 r  qsfp0_mgt_refclk_1_p (IN)
                         net (fo=0)                   0.000     0.000    qsfp0_mgt_refclk_1_p
    GTYE4_COMMON_X1Y11   IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.381     0.381 r  ibufds_gte4_qsfp0_mgt_refclk_1_inst/ODIV2
                         net (fo=2, routed)           0.085     0.466    qsfp0_mgt_refclk_1_int
    BUFG_GT_X1Y272       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.596 r  bufg_gt_qsfp0_mgt_refclk_1_inst/O
                         net (fo=1093, routed)        3.932     4.528    clk_161mhz_ref_int
    SLR Crossing[2->1]   
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     4.401 r  clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.251     4.652    clk_125mhz_mmcm_out
    BUFGCE_X0Y129        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.680 r  clk_125mhz_bufg_inst/O
    X3Y8 (CLOCK_ROOT)    net (fo=4361, routed)        2.973     7.653    core_inst/qsfp0_rb_drp_inst/clk_125mhz_int
    SLICE_X162Y479       FDRE                                         r  core_inst/qsfp0_rb_drp_inst/drp_addr_reg_reg[17]/C
                         clock pessimism              0.000     7.653    
    SLICE_X162Y479       FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.060     7.713    core_inst/qsfp0_rb_drp_inst/drp_addr_reg_reg[17]
  -------------------------------------------------------------------
                         data arrival                           2.467    
                         clock arrival                          7.713    
  -------------------------------------------------------------------
                         relative delay                        -5.245    



Id: 42
set_bus_skew -from [get_cells -quiet -hier -regexp {.*/drp_do_reg_reg\[\d+\]} -filter {PARENT == core_inst/qsfp0_rb_drp_inst}] -to [get_cells -quiet -hier -regexp {.*/rb_do_reg_reg\[\d+\]} -filter {PARENT == core_inst/qsfp0_rb_drp_inst}] 8.000
Requirement: 8.000ns
Endpoints: 16

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_125mhz_mmcm_out   pcie_user_clk         core_inst/qsfp0_rb_drp_inst/rb_do_reg_reg[1]/D
                                                                            core_inst/qsfp0_rb_drp_inst/rb_do_reg_reg[5]/D
                                                                                                            Slow         0.619      7.381


Slack (MET) :             7.381ns  (requirement - actual skew)
  Endpoint Source:        core_inst/qsfp0_rb_drp_inst/drp_do_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out)
  Endpoint Destination:   core_inst/qsfp0_rb_drp_inst/rb_do_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk)
  Reference Source:       core_inst/qsfp0_rb_drp_inst/drp_do_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out)
  Reference Destination:  core_inst/qsfp0_rb_drp_inst/rb_do_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.000ns
  Endpoint Relative Delay:    6.434ns
  Reference Relative Delay:   5.507ns
  Relative CRPR:              0.308ns
  Actual Bus Skew:            0.619ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X1Y11                                0.000     0.000 r  qsfp0_mgt_refclk_1_p (IN)
                         net (fo=0)                   0.000     0.000    qsfp0_mgt_refclk_1_p
    GTYE4_COMMON_X1Y11   IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.381     0.381 r  ibufds_gte4_qsfp0_mgt_refclk_1_inst/ODIV2
                         net (fo=2, routed)           0.085     0.466    qsfp0_mgt_refclk_1_int
    BUFG_GT_X1Y272       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.596 r  bufg_gt_qsfp0_mgt_refclk_1_inst/O
                         net (fo=1093, routed)        3.932     4.528    clk_161mhz_ref_int
    SLR Crossing[2->1]   
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     4.401 r  clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.251     4.652    clk_125mhz_mmcm_out
    BUFGCE_X0Y129        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.680 r  clk_125mhz_bufg_inst/O
    X3Y8 (CLOCK_ROOT)    net (fo=4361, routed)        2.955     7.635    core_inst/qsfp0_rb_drp_inst/clk_125mhz_int
    SLICE_X158Y477       FDRE                                         r  core_inst/qsfp0_rb_drp_inst/drp_do_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y477       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     7.714 r  core_inst/qsfp0_rb_drp_inst/drp_do_reg_reg[1]/Q
                         net (fo=1, routed)           0.649     8.363    core_inst/qsfp0_rb_drp_inst/drp_do_reg[1]
    SLICE_X154Y453       FDRE                                         r  core_inst/qsfp0_rb_drp_inst/rb_do_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y170       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y7 (CLOCK_ROOT)    net (fo=115725, routed)      1.712     1.904    core_inst/qsfp0_rb_drp_inst/user_clk
    SLICE_X154Y453       FDRE                                         r  core_inst/qsfp0_rb_drp_inst/rb_do_reg_reg[1]/C
                         clock pessimism              0.000     1.904    
    SLICE_X154Y453       FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.025     1.929    core_inst/qsfp0_rb_drp_inst/rb_do_reg_reg[1]
  -------------------------------------------------------------------
                         data arrival                           8.363    
                         clock arrival                          1.929    
  -------------------------------------------------------------------
                         relative delay                         6.434    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X1Y11                                0.000     0.000 r  qsfp0_mgt_refclk_1_p (IN)
                         net (fo=0)                   0.000     0.000    qsfp0_mgt_refclk_1_p
    GTYE4_COMMON_X1Y11   IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.129     0.129 r  ibufds_gte4_qsfp0_mgt_refclk_1_inst/ODIV2
                         net (fo=2, routed)           0.078     0.207    qsfp0_mgt_refclk_1_int
    BUFG_GT_X1Y272       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.321 r  bufg_gt_qsfp0_mgt_refclk_1_inst/O
                         net (fo=1093, routed)        3.548     3.869    clk_161mhz_ref_int
    SLR Crossing[2->1]   
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     4.499 r  clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.220     4.719    clk_125mhz_mmcm_out
    BUFGCE_X0Y129        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.743 r  clk_125mhz_bufg_inst/O
    X3Y8 (CLOCK_ROOT)    net (fo=4361, routed)        2.665     7.408    core_inst/qsfp0_rb_drp_inst/clk_125mhz_int
    SLICE_X163Y472       FDRE                                         r  core_inst/qsfp0_rb_drp_inst/drp_do_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y472       FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.060     7.468 r  core_inst/qsfp0_rb_drp_inst/drp_do_reg_reg[5]/Q
                         net (fo=1, routed)           0.206     7.674    core_inst/qsfp0_rb_drp_inst/drp_do_reg[5]
    SLICE_X163Y452       FDRE                                         r  core_inst/qsfp0_rb_drp_inst/rb_do_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y170       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y7 (CLOCK_ROOT)    net (fo=115725, routed)      1.889     2.104    core_inst/qsfp0_rb_drp_inst/user_clk
    SLICE_X163Y452       FDRE                                         r  core_inst/qsfp0_rb_drp_inst/rb_do_reg_reg[5]/C
                         clock pessimism              0.000     2.104    
    SLICE_X163Y452       FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.062     2.166    core_inst/qsfp0_rb_drp_inst/rb_do_reg_reg[5]
  -------------------------------------------------------------------
                         data arrival                           7.674    
                         clock arrival                          2.166    
  -------------------------------------------------------------------
                         relative delay                         5.507    



Id: 43
set_bus_skew -from [get_cells -quiet -hier -regexp {.*/rb_(addr|di|we)_reg_reg(\[\d+\])?} -filter {PARENT == core_inst/qsfp1_rb_drp_inst}] -to [get_cells -quiet -hier -regexp {.*/drp_(addr|di|we)_reg_reg(\[\d+\])?} -filter {PARENT == core_inst/qsfp1_rb_drp_inst}] 4.000
Requirement: 4.000ns
Endpoints: 37

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
pcie_user_clk         clk_125mhz_mmcm_out   core_inst/qsfp1_rb_drp_inst/drp_addr_reg_reg[6]/D
                                                                            core_inst/qsfp1_rb_drp_inst/drp_addr_reg_reg[17]/D
                                                                                                            Slow         2.612      1.388


Slack (MET) :             1.388ns  (requirement - actual skew)
  Endpoint Source:        core_inst/qsfp1_rb_drp_inst/rb_addr_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk)
  Endpoint Destination:   core_inst/qsfp1_rb_drp_inst/drp_addr_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out)
  Reference Source:       core_inst/qsfp1_rb_drp_inst/rb_addr_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk)
  Reference Destination:  core_inst/qsfp1_rb_drp_inst/drp_addr_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            4.000ns
  Endpoint Relative Delay:   -2.770ns
  Reference Relative Delay:  -5.220ns
  Relative CRPR:              0.204ns
  Inter-SLR Compensation:     0.365ns
  Actual Bus Skew:            2.612ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Inter-SLR Compensation)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y170       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y7 (CLOCK_ROOT)    net (fo=115725, routed)      1.921     2.136    core_inst/qsfp1_rb_drp_inst/user_clk
    SLICE_X155Y447       FDRE                                         r  core_inst/qsfp1_rb_drp_inst/rb_addr_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y447       FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     2.216 r  core_inst/qsfp1_rb_drp_inst/rb_addr_reg_reg[6]/Q
                         net (fo=1, routed)           2.304     4.520    core_inst/qsfp1_rb_drp_inst/rb_addr_reg_reg_n_0_[6]
    SLR Crossing[1->2]   
    SLICE_X127Y571       FDRE                                         r  core_inst/qsfp1_rb_drp_inst/drp_addr_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X1Y11                                0.000     0.000 r  qsfp0_mgt_refclk_1_p (IN)
                         net (fo=0)                   0.000     0.000    qsfp0_mgt_refclk_1_p
    GTYE4_COMMON_X1Y11   IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.129     0.129 r  ibufds_gte4_qsfp0_mgt_refclk_1_inst/ODIV2
                         net (fo=2, routed)           0.078     0.207    qsfp0_mgt_refclk_1_int
    BUFG_GT_X1Y272       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.321 r  bufg_gt_qsfp0_mgt_refclk_1_inst/O
                         net (fo=1093, routed)        3.548     3.869    clk_161mhz_ref_int
    SLR Crossing[2->1]   
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     4.499 r  clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.220     4.719    clk_125mhz_mmcm_out
    BUFGCE_X0Y129        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.743 r  clk_125mhz_bufg_inst/O
    X3Y8 (CLOCK_ROOT)    net (fo=4361, routed)        2.522     7.265    core_inst/qsfp1_rb_drp_inst/clk_125mhz_int
    SLR Crossing[1->2]   
    SLICE_X127Y571       FDRE                                         r  core_inst/qsfp1_rb_drp_inst/drp_addr_reg_reg[6]/C
                         clock pessimism              0.000     7.265    
    SLICE_X127Y571       FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.025     7.290    core_inst/qsfp1_rb_drp_inst/drp_addr_reg_reg[6]
  -------------------------------------------------------------------
                         data arrival                           4.520    
                         clock arrival                          7.290    
  -------------------------------------------------------------------
                         relative delay                        -2.770    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y170       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y7 (CLOCK_ROOT)    net (fo=115725, routed)      1.718     1.910    core_inst/qsfp1_rb_drp_inst/user_clk
    SLICE_X154Y448       FDRE                                         r  core_inst/qsfp1_rb_drp_inst/rb_addr_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y448       FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.061     1.971 r  core_inst/qsfp1_rb_drp_inst/rb_addr_reg_reg[17]/Q
                         net (fo=1, routed)           0.492     2.463    core_inst/qsfp1_rb_drp_inst/rb_addr_reg_reg_n_0_[17]
    SLICE_X154Y474       FDRE                                         r  core_inst/qsfp1_rb_drp_inst/drp_addr_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X1Y11                                0.000     0.000 r  qsfp0_mgt_refclk_1_p (IN)
                         net (fo=0)                   0.000     0.000    qsfp0_mgt_refclk_1_p
    GTYE4_COMMON_X1Y11   IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.381     0.381 r  ibufds_gte4_qsfp0_mgt_refclk_1_inst/ODIV2
                         net (fo=2, routed)           0.085     0.466    qsfp0_mgt_refclk_1_int
    BUFG_GT_X1Y272       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.596 r  bufg_gt_qsfp0_mgt_refclk_1_inst/O
                         net (fo=1093, routed)        3.932     4.528    clk_161mhz_ref_int
    SLR Crossing[2->1]   
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     4.401 r  clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.251     4.652    clk_125mhz_mmcm_out
    BUFGCE_X0Y129        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.680 r  clk_125mhz_bufg_inst/O
    X3Y8 (CLOCK_ROOT)    net (fo=4361, routed)        2.941     7.621    core_inst/qsfp1_rb_drp_inst/clk_125mhz_int
    SLICE_X154Y474       FDRE                                         r  core_inst/qsfp1_rb_drp_inst/drp_addr_reg_reg[17]/C
                         clock pessimism              0.000     7.621    
    SLICE_X154Y474       FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.062     7.683    core_inst/qsfp1_rb_drp_inst/drp_addr_reg_reg[17]
  -------------------------------------------------------------------
                         data arrival                           2.463    
                         clock arrival                          7.683    
  -------------------------------------------------------------------
                         relative delay                        -5.220    



Id: 44
set_bus_skew -from [get_cells -quiet -hier -regexp {.*/drp_do_reg_reg\[\d+\]} -filter {PARENT == core_inst/qsfp1_rb_drp_inst}] -to [get_cells -quiet -hier -regexp {.*/rb_do_reg_reg\[\d+\]} -filter {PARENT == core_inst/qsfp1_rb_drp_inst}] 8.000
Requirement: 8.000ns
Endpoints: 16

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_125mhz_mmcm_out   pcie_user_clk         core_inst/qsfp1_rb_drp_inst/rb_do_reg_reg[3]/D
                                                                            core_inst/qsfp1_rb_drp_inst/rb_do_reg_reg[2]/D
                                                                                                            Slow         0.803      7.197


Slack (MET) :             7.197ns  (requirement - actual skew)
  Endpoint Source:        core_inst/qsfp1_rb_drp_inst/drp_do_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out)
  Endpoint Destination:   core_inst/qsfp1_rb_drp_inst/rb_do_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk)
  Reference Source:       core_inst/qsfp1_rb_drp_inst/drp_do_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out)
  Reference Destination:  core_inst/qsfp1_rb_drp_inst/rb_do_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.000ns
  Endpoint Relative Delay:    6.545ns
  Reference Relative Delay:   5.434ns
  Relative CRPR:              0.308ns
  Actual Bus Skew:            0.803ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X1Y11                                0.000     0.000 r  qsfp0_mgt_refclk_1_p (IN)
                         net (fo=0)                   0.000     0.000    qsfp0_mgt_refclk_1_p
    GTYE4_COMMON_X1Y11   IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.381     0.381 r  ibufds_gte4_qsfp0_mgt_refclk_1_inst/ODIV2
                         net (fo=2, routed)           0.085     0.466    qsfp0_mgt_refclk_1_int
    BUFG_GT_X1Y272       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.596 r  bufg_gt_qsfp0_mgt_refclk_1_inst/O
                         net (fo=1093, routed)        3.932     4.528    clk_161mhz_ref_int
    SLR Crossing[2->1]   
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     4.401 r  clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.251     4.652    clk_125mhz_mmcm_out
    BUFGCE_X0Y129        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.680 r  clk_125mhz_bufg_inst/O
    X3Y8 (CLOCK_ROOT)    net (fo=4361, routed)        2.973     7.653    core_inst/qsfp1_rb_drp_inst/clk_125mhz_int
    SLICE_X162Y479       FDRE                                         r  core_inst/qsfp1_rb_drp_inst/drp_do_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y479       FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     7.732 r  core_inst/qsfp1_rb_drp_inst/drp_do_reg_reg[3]/Q
                         net (fo=1, routed)           0.735     8.467    core_inst/qsfp1_rb_drp_inst/drp_do_reg_reg_n_0_[3]
    SLICE_X155Y459       FDRE                                         r  core_inst/qsfp1_rb_drp_inst/rb_do_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y170       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y7 (CLOCK_ROOT)    net (fo=115725, routed)      1.705     1.897    core_inst/qsfp1_rb_drp_inst/user_clk
    SLICE_X155Y459       FDRE                                         r  core_inst/qsfp1_rb_drp_inst/rb_do_reg_reg[3]/C
                         clock pessimism              0.000     1.897    
    SLICE_X155Y459       FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025     1.922    core_inst/qsfp1_rb_drp_inst/rb_do_reg_reg[3]
  -------------------------------------------------------------------
                         data arrival                           8.467    
                         clock arrival                          1.922    
  -------------------------------------------------------------------
                         relative delay                         6.545    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X1Y11                                0.000     0.000 r  qsfp0_mgt_refclk_1_p (IN)
                         net (fo=0)                   0.000     0.000    qsfp0_mgt_refclk_1_p
    GTYE4_COMMON_X1Y11   IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.129     0.129 r  ibufds_gte4_qsfp0_mgt_refclk_1_inst/ODIV2
                         net (fo=2, routed)           0.078     0.207    qsfp0_mgt_refclk_1_int
    BUFG_GT_X1Y272       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.321 r  bufg_gt_qsfp0_mgt_refclk_1_inst/O
                         net (fo=1093, routed)        3.548     3.869    clk_161mhz_ref_int
    SLR Crossing[2->1]   
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     4.499 r  clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.220     4.719    clk_125mhz_mmcm_out
    BUFGCE_X0Y129        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.743 r  clk_125mhz_bufg_inst/O
    X3Y8 (CLOCK_ROOT)    net (fo=4361, routed)        2.659     7.402    core_inst/qsfp1_rb_drp_inst/clk_125mhz_int
    SLICE_X160Y475       FDRE                                         r  core_inst/qsfp1_rb_drp_inst/drp_do_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y475       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.060     7.462 r  core_inst/qsfp1_rb_drp_inst/drp_do_reg_reg[2]/Q
                         net (fo=1, routed)           0.178     7.640    core_inst/qsfp1_rb_drp_inst/drp_do_reg_reg_n_0_[2]
    SLICE_X160Y457       FDRE                                         r  core_inst/qsfp1_rb_drp_inst/rb_do_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y170       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y7 (CLOCK_ROOT)    net (fo=115725, routed)      1.929     2.144    core_inst/qsfp1_rb_drp_inst/user_clk
    SLICE_X160Y457       FDRE                                         r  core_inst/qsfp1_rb_drp_inst/rb_do_reg_reg[2]/C
                         clock pessimism              0.000     2.144    
    SLICE_X160Y457       FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.062     2.206    core_inst/qsfp1_rb_drp_inst/rb_do_reg_reg[2]
  -------------------------------------------------------------------
                         data arrival                           7.640    
                         clock arrival                          2.206    
  -------------------------------------------------------------------
                         relative delay                         5.434    



