HelpInfo,C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\html,fpgahelp.qhc,errormessages.mp,C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\bin\mbin\assistant
Implementation;Synthesis;RootName:SF2_MSS_sys
Implementation;Synthesis|| CL240 ||@W:Signal XTLOSC_O2F is floating; a simulation mismatch is possible.||SF2_MSS_sys.srr(50);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\synthesis\SF2_MSS_sys.srr'/linenumber/50||SF2_MSS_sys_sb_FABOSC_0_OSC.vhd(16);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\component\work\SF2_MSS_sys_sb\FABOSC_0\SF2_MSS_sys_sb_FABOSC_0_OSC.vhd'/linenumber/16
Implementation;Synthesis|| CL240 ||@W:Signal XTLOSC_CCC is floating; a simulation mismatch is possible.||SF2_MSS_sys.srr(51);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\synthesis\SF2_MSS_sys.srr'/linenumber/51||SF2_MSS_sys_sb_FABOSC_0_OSC.vhd(15);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\component\work\SF2_MSS_sys_sb\FABOSC_0\SF2_MSS_sys_sb_FABOSC_0_OSC.vhd'/linenumber/15
Implementation;Synthesis|| CL240 ||@W:Signal RCOSC_1MHZ_O2F is floating; a simulation mismatch is possible.||SF2_MSS_sys.srr(52);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\synthesis\SF2_MSS_sys.srr'/linenumber/52||SF2_MSS_sys_sb_FABOSC_0_OSC.vhd(14);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\component\work\SF2_MSS_sys_sb\FABOSC_0\SF2_MSS_sys_sb_FABOSC_0_OSC.vhd'/linenumber/14
Implementation;Synthesis|| CL240 ||@W:Signal RCOSC_1MHZ_CCC is floating; a simulation mismatch is possible.||SF2_MSS_sys.srr(53);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\synthesis\SF2_MSS_sys.srr'/linenumber/53||SF2_MSS_sys_sb_FABOSC_0_OSC.vhd(13);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\component\work\SF2_MSS_sys_sb\FABOSC_0\SF2_MSS_sys_sb_FABOSC_0_OSC.vhd'/linenumber/13
Implementation;Synthesis|| CD638 ||@W:Signal controlreg3 is undriven. Either assign the signal a value or remove the signal declaration.||SF2_MSS_sys.srr(57);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\synthesis\SF2_MSS_sys.srr'/linenumber/57||CoreUARTapb.vhd(153);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\component\work\SF2_MSS_sys_sb\CoreUARTapb_0\rtl\vhdl\core\CoreUARTapb.vhd'/linenumber/153
Implementation;Synthesis|| CD638 ||@W:Signal eqth_xhdl4 is undriven. Either assign the signal a value or remove the signal declaration.||SF2_MSS_sys.srr(62);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\synthesis\SF2_MSS_sys.srr'/linenumber/62||fifo_256x8.vhd(75);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\component\work\SF2_MSS_sys_sb\CoreUARTapb_0\rtl\vhdl\core\fifo_256x8.vhd'/linenumber/75
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element clear_framing_error_en_i. Add a syn_preserve attribute to the element to prevent sharing.||SF2_MSS_sys.srr(78);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\synthesis\SF2_MSS_sys.srr'/linenumber/78||Rx_async.vhd(443);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\component\work\SF2_MSS_sys_sb\CoreUARTapb_0\rtl\vhdl\core\Rx_async.vhd'/linenumber/443
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit receive_full_int to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||SF2_MSS_sys.srr(79);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\synthesis\SF2_MSS_sys.srr'/linenumber/79||Rx_async.vhd(443);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\component\work\SF2_MSS_sys_sb\CoreUARTapb_0\rtl\vhdl\core\Rx_async.vhd'/linenumber/443
Implementation;Synthesis|| CL169 ||@W:Pruning unused register receive_full_int. Make sure that there are no unused intermediate registers.||SF2_MSS_sys.srr(80);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\synthesis\SF2_MSS_sys.srr'/linenumber/80||Rx_async.vhd(443);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\component\work\SF2_MSS_sys_sb\CoreUARTapb_0\rtl\vhdl\core\Rx_async.vhd'/linenumber/443
Implementation;Synthesis|| CD638 ||@W:Signal baud_cntr_one is undriven. Either assign the signal a value or remove the signal declaration.||SF2_MSS_sys.srr(85);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\synthesis\SF2_MSS_sys.srr'/linenumber/85||Clock_gen.vhd(54);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\component\work\SF2_MSS_sys_sb\CoreUARTapb_0\rtl\vhdl\core\Clock_gen.vhd'/linenumber/54
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal controlReg3 is floating -- simulation mismatch possible.||SF2_MSS_sys.srr(89);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\synthesis\SF2_MSS_sys.srr'/linenumber/89||CoreUARTapb.vhd(153);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\component\work\SF2_MSS_sys_sb\CoreUARTapb_0\rtl\vhdl\core\CoreUARTapb.vhd'/linenumber/153
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal controlReg3 is floating -- simulation mismatch possible.||SF2_MSS_sys.srr(90);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\synthesis\SF2_MSS_sys.srr'/linenumber/90||CoreUARTapb.vhd(153);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\component\work\SF2_MSS_sys_sb\CoreUARTapb_0\rtl\vhdl\core\CoreUARTapb.vhd'/linenumber/153
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal controlReg3 is floating -- simulation mismatch possible.||SF2_MSS_sys.srr(91);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\synthesis\SF2_MSS_sys.srr'/linenumber/91||CoreUARTapb.vhd(153);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\component\work\SF2_MSS_sys_sb\CoreUARTapb_0\rtl\vhdl\core\CoreUARTapb.vhd'/linenumber/153
Implementation;Synthesis|| CD434 ||@W:Signal stxs_oen in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||SF2_MSS_sys.srr(95);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\synthesis\SF2_MSS_sys.srr'/linenumber/95||spi_chanctrl.vhd(798);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\component\Actel\DirectCore\CORESPI\5.1.104\rtl\vhdl\core\spi_chanctrl.vhd'/linenumber/798
Implementation;Synthesis|| CL169 ||@W:Pruning unused register stxs_oen_10. Make sure that there are no unused intermediate registers.||SF2_MSS_sys.srr(100);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\synthesis\SF2_MSS_sys.srr'/linenumber/100||spi_chanctrl.vhd(683);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\component\Actel\DirectCore\CORESPI\5.1.104\rtl\vhdl\core\spi_chanctrl.vhd'/linenumber/683
Implementation;Synthesis|| CL271 ||@W:Pruning unused bits 5 to 3 of msrxp_frames_5(5 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||SF2_MSS_sys.srr(101);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\synthesis\SF2_MSS_sys.srr'/linenumber/101||spi_chanctrl.vhd(1062);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\component\Actel\DirectCore\CORESPI\5.1.104\rtl\vhdl\core\spi_chanctrl.vhd'/linenumber/1062
Implementation;Synthesis|| CL271 ||@W:Pruning unused bits 15 to 8 of spi_clk_count_6(15 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||SF2_MSS_sys.srr(102);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\synthesis\SF2_MSS_sys.srr'/linenumber/102||spi_chanctrl.vhd(270);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\component\Actel\DirectCore\CORESPI\5.1.104\rtl\vhdl\core\spi_chanctrl.vhd'/linenumber/270
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit mtx_holdsel to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||SF2_MSS_sys.srr(103);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\synthesis\SF2_MSS_sys.srr'/linenumber/103||spi_chanctrl.vhd(371);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\component\Actel\DirectCore\CORESPI\5.1.104\rtl\vhdl\core\spi_chanctrl.vhd'/linenumber/371
Implementation;Synthesis|| CL169 ||@W:Pruning unused register mtx_holdsel. Make sure that there are no unused intermediate registers.||SF2_MSS_sys.srr(104);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\synthesis\SF2_MSS_sys.srr'/linenumber/104||spi_chanctrl.vhd(371);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\component\Actel\DirectCore\CORESPI\5.1.104\rtl\vhdl\core\spi_chanctrl.vhd'/linenumber/371
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit control2(3) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||SF2_MSS_sys.srr(111);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\synthesis\SF2_MSS_sys.srr'/linenumber/111||spi_rf.vhd(98);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\component\Actel\DirectCore\CORESPI\5.1.104\rtl\vhdl\core\spi_rf.vhd'/linenumber/98
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 3 of control2(7 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||SF2_MSS_sys.srr(112);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\synthesis\SF2_MSS_sys.srr'/linenumber/112||spi_rf.vhd(98);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\component\Actel\DirectCore\CORESPI\5.1.104\rtl\vhdl\core\spi_rf.vhd'/linenumber/98
Implementation;Synthesis|| CD434 ||@W:Signal soft_ext_reset_out in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||SF2_MSS_sys.srr(116);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\synthesis\SF2_MSS_sys.srr'/linenumber/116||coreresetp.vhd(477);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/477
Implementation;Synthesis|| CD434 ||@W:Signal soft_reset_f2m in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||SF2_MSS_sys.srr(117);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\synthesis\SF2_MSS_sys.srr'/linenumber/117||coreresetp.vhd(478);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/478
Implementation;Synthesis|| CD434 ||@W:Signal soft_m3_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||SF2_MSS_sys.srr(118);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\synthesis\SF2_MSS_sys.srr'/linenumber/118||coreresetp.vhd(479);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/479
Implementation;Synthesis|| CD434 ||@W:Signal soft_mddr_ddr_axi_s_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||SF2_MSS_sys.srr(119);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\synthesis\SF2_MSS_sys.srr'/linenumber/119||coreresetp.vhd(480);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/480
Implementation;Synthesis|| CD434 ||@W:Signal soft_fddr_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||SF2_MSS_sys.srr(120);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\synthesis\SF2_MSS_sys.srr'/linenumber/120||coreresetp.vhd(481);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/481
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif0_phy_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||SF2_MSS_sys.srr(121);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\synthesis\SF2_MSS_sys.srr'/linenumber/121||coreresetp.vhd(482);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/482
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif0_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||SF2_MSS_sys.srr(122);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\synthesis\SF2_MSS_sys.srr'/linenumber/122||coreresetp.vhd(483);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/483
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif1_phy_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||SF2_MSS_sys.srr(123);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\synthesis\SF2_MSS_sys.srr'/linenumber/123||coreresetp.vhd(484);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/484
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif1_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||SF2_MSS_sys.srr(124);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\synthesis\SF2_MSS_sys.srr'/linenumber/124||coreresetp.vhd(485);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/485
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif2_phy_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||SF2_MSS_sys.srr(125);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\synthesis\SF2_MSS_sys.srr'/linenumber/125||coreresetp.vhd(486);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/486
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif2_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||SF2_MSS_sys.srr(126);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\synthesis\SF2_MSS_sys.srr'/linenumber/126||coreresetp.vhd(487);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/487
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif3_phy_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||SF2_MSS_sys.srr(127);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\synthesis\SF2_MSS_sys.srr'/linenumber/127||coreresetp.vhd(488);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/488
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif3_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||SF2_MSS_sys.srr(128);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\synthesis\SF2_MSS_sys.srr'/linenumber/128||coreresetp.vhd(489);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/489
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif0_0_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||SF2_MSS_sys.srr(129);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\synthesis\SF2_MSS_sys.srr'/linenumber/129||coreresetp.vhd(490);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/490
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif0_1_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||SF2_MSS_sys.srr(130);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\synthesis\SF2_MSS_sys.srr'/linenumber/130||coreresetp.vhd(491);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/491
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_ddr_2(13 downto 0). Make sure that there are no unused intermediate registers.||SF2_MSS_sys.srr(132);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\synthesis\SF2_MSS_sys.srr'/linenumber/132||coreresetp.vhd(1519);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1519
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif3_1(12 downto 0). Make sure that there are no unused intermediate registers.||SF2_MSS_sys.srr(133);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\synthesis\SF2_MSS_sys.srr'/linenumber/133||coreresetp.vhd(1495);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1495
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif2_1(12 downto 0). Make sure that there are no unused intermediate registers.||SF2_MSS_sys.srr(134);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\synthesis\SF2_MSS_sys.srr'/linenumber/134||coreresetp.vhd(1471);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1471
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif1_1(12 downto 0). Make sure that there are no unused intermediate registers.||SF2_MSS_sys.srr(135);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\synthesis\SF2_MSS_sys.srr'/linenumber/135||coreresetp.vhd(1447);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1447
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif0_2(12 downto 0). Make sure that there are no unused intermediate registers.||SF2_MSS_sys.srr(136);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\synthesis\SF2_MSS_sys.srr'/linenumber/136||coreresetp.vhd(1423);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1423
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_ddr_enable_rcosc_2. Make sure that there are no unused intermediate registers.||SF2_MSS_sys.srr(137);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\synthesis\SF2_MSS_sys.srr'/linenumber/137||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_ddr_enable_q1_2. Make sure that there are no unused intermediate registers.||SF2_MSS_sys.srr(138);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\synthesis\SF2_MSS_sys.srr'/linenumber/138||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif3_enable_rcosc_2. Make sure that there are no unused intermediate registers.||SF2_MSS_sys.srr(139);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\synthesis\SF2_MSS_sys.srr'/linenumber/139||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif2_enable_rcosc_2. Make sure that there are no unused intermediate registers.||SF2_MSS_sys.srr(140);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\synthesis\SF2_MSS_sys.srr'/linenumber/140||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif1_enable_rcosc_2. Make sure that there are no unused intermediate registers.||SF2_MSS_sys.srr(141);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\synthesis\SF2_MSS_sys.srr'/linenumber/141||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif0_enable_rcosc_2. Make sure that there are no unused intermediate registers.||SF2_MSS_sys.srr(142);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\synthesis\SF2_MSS_sys.srr'/linenumber/142||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif3_enable_q1_2. Make sure that there are no unused intermediate registers.||SF2_MSS_sys.srr(143);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\synthesis\SF2_MSS_sys.srr'/linenumber/143||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif2_enable_q1_2. Make sure that there are no unused intermediate registers.||SF2_MSS_sys.srr(144);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\synthesis\SF2_MSS_sys.srr'/linenumber/144||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif1_enable_q1_2. Make sure that there are no unused intermediate registers.||SF2_MSS_sys.srr(145);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\synthesis\SF2_MSS_sys.srr'/linenumber/145||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif0_enable_q1_2. Make sure that there are no unused intermediate registers.||SF2_MSS_sys.srr(146);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\synthesis\SF2_MSS_sys.srr'/linenumber/146||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif3_enable_3. Make sure that there are no unused intermediate registers.||SF2_MSS_sys.srr(147);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\synthesis\SF2_MSS_sys.srr'/linenumber/147||coreresetp.vhd(1311);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1311
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif2_enable_3. Make sure that there are no unused intermediate registers.||SF2_MSS_sys.srr(148);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\synthesis\SF2_MSS_sys.srr'/linenumber/148||coreresetp.vhd(1252);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1252
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif1_enable_3. Make sure that there are no unused intermediate registers.||SF2_MSS_sys.srr(149);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\synthesis\SF2_MSS_sys.srr'/linenumber/149||coreresetp.vhd(1193);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1193
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif0_enable_3. Make sure that there are no unused intermediate registers.||SF2_MSS_sys.srr(150);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\synthesis\SF2_MSS_sys.srr'/linenumber/150||coreresetp.vhd(1134);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1134
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_ddr_enable_3. Make sure that there are no unused intermediate registers.||SF2_MSS_sys.srr(151);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\synthesis\SF2_MSS_sys.srr'/linenumber/151||coreresetp.vhd(1059);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1059
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element M3_RESET_N_int. Add a syn_preserve attribute to the element to prevent sharing.||SF2_MSS_sys.srr(152);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\synthesis\SF2_MSS_sys.srr'/linenumber/152||coreresetp.vhd(1331);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1331
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element sdif2_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||SF2_MSS_sys.srr(153);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\synthesis\SF2_MSS_sys.srr'/linenumber/153||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element sdif1_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||SF2_MSS_sys.srr(154);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\synthesis\SF2_MSS_sys.srr'/linenumber/154||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element sdif0_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||SF2_MSS_sys.srr(155);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\synthesis\SF2_MSS_sys.srr'/linenumber/155||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element fpll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||SF2_MSS_sys.srr(156);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\synthesis\SF2_MSS_sys.srr'/linenumber/156||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit EXT_RESET_OUT_int to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||SF2_MSS_sys.srr(157);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\synthesis\SF2_MSS_sys.srr'/linenumber/157||coreresetp.vhd(1376);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1376
Implementation;Synthesis|| CL169 ||@W:Pruning unused register release_ext_reset. Make sure that there are no unused intermediate registers.||SF2_MSS_sys.srr(158);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\synthesis\SF2_MSS_sys.srr'/linenumber/158||coreresetp.vhd(1059);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1059
Implementation;Synthesis|| CL169 ||@W:Pruning unused register EXT_RESET_OUT_int. Make sure that there are no unused intermediate registers.||SF2_MSS_sys.srr(159);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\synthesis\SF2_MSS_sys.srr'/linenumber/159||coreresetp.vhd(1376);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1376
Implementation;Synthesis|| CL169 ||@W:Pruning unused register sm2_state(2 downto 0). Make sure that there are no unused intermediate registers.||SF2_MSS_sys.srr(160);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\synthesis\SF2_MSS_sys.srr'/linenumber/160||coreresetp.vhd(1376);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1376
Implementation;Synthesis|| CL169 ||@W:Pruning unused register sm2_areset_n_q1. Make sure that there are no unused intermediate registers.||SF2_MSS_sys.srr(161);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\synthesis\SF2_MSS_sys.srr'/linenumber/161||coreresetp.vhd(792);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/792
Implementation;Synthesis|| CL169 ||@W:Pruning unused register sm2_areset_n_clk_base. Make sure that there are no unused intermediate registers.||SF2_MSS_sys.srr(162);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\synthesis\SF2_MSS_sys.srr'/linenumber/162||coreresetp.vhd(792);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/792
Implementation;Synthesis|| CD638 ||@W:Signal prdata_tach is undriven. Either assign the signal a value or remove the signal declaration.||SF2_MSS_sys.srr(165);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\synthesis\SF2_MSS_sys.srr'/linenumber/165||corepwm.vhd(294);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\corepwm.vhd'/linenumber/294
Implementation;Synthesis|| CD638 ||@W:Signal pwm_stretch_value_int is undriven. Either assign the signal a value or remove the signal declaration.||SF2_MSS_sys.srr(166);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\synthesis\SF2_MSS_sys.srr'/linenumber/166||corepwm.vhd(295);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\corepwm.vhd'/linenumber/295
Implementation;Synthesis|| CD638 ||@W:Signal tach_edge is undriven. Either assign the signal a value or remove the signal declaration.||SF2_MSS_sys.srr(167);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\synthesis\SF2_MSS_sys.srr'/linenumber/167||corepwm.vhd(296);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\corepwm.vhd'/linenumber/296
Implementation;Synthesis|| CD638 ||@W:Signal tachint_mask is undriven. Either assign the signal a value or remove the signal declaration.||SF2_MSS_sys.srr(168);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\synthesis\SF2_MSS_sys.srr'/linenumber/168||corepwm.vhd(297);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\corepwm.vhd'/linenumber/297
Implementation;Synthesis|| CD638 ||@W:Signal tachprescale is undriven. Either assign the signal a value or remove the signal declaration.||SF2_MSS_sys.srr(169);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\synthesis\SF2_MSS_sys.srr'/linenumber/169||corepwm.vhd(298);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\corepwm.vhd'/linenumber/298
Implementation;Synthesis|| CD638 ||@W:Signal tachirqmask is undriven. Either assign the signal a value or remove the signal declaration.||SF2_MSS_sys.srr(170);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\synthesis\SF2_MSS_sys.srr'/linenumber/170||corepwm.vhd(300);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\corepwm.vhd'/linenumber/300
Implementation;Synthesis|| CD638 ||@W:Signal tachmode is undriven. Either assign the signal a value or remove the signal declaration.||SF2_MSS_sys.srr(171);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\synthesis\SF2_MSS_sys.srr'/linenumber/171||corepwm.vhd(301);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\corepwm.vhd'/linenumber/301
Implementation;Synthesis|| CD638 ||@W:Signal tachstatus is undriven. Either assign the signal a value or remove the signal declaration.||SF2_MSS_sys.srr(172);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\synthesis\SF2_MSS_sys.srr'/linenumber/172||corepwm.vhd(302);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\corepwm.vhd'/linenumber/302
Implementation;Synthesis|| CD638 ||@W:Signal tach_prescale_cnt is undriven. Either assign the signal a value or remove the signal declaration.||SF2_MSS_sys.srr(173);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\synthesis\SF2_MSS_sys.srr'/linenumber/173||corepwm.vhd(303);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\corepwm.vhd'/linenumber/303
Implementation;Synthesis|| CD638 ||@W:Signal tach_prescale_value is undriven. Either assign the signal a value or remove the signal declaration.||SF2_MSS_sys.srr(174);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\synthesis\SF2_MSS_sys.srr'/linenumber/174||corepwm.vhd(304);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\corepwm.vhd'/linenumber/304
Implementation;Synthesis|| CD638 ||@W:Signal prescale_decode_value is undriven. Either assign the signal a value or remove the signal declaration.||SF2_MSS_sys.srr(175);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\synthesis\SF2_MSS_sys.srr'/linenumber/175||corepwm.vhd(305);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\corepwm.vhd'/linenumber/305
Implementation;Synthesis|| CD638 ||@W:Signal tach_cnt_clk is undriven. Either assign the signal a value or remove the signal declaration.||SF2_MSS_sys.srr(176);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\synthesis\SF2_MSS_sys.srr'/linenumber/176||corepwm.vhd(306);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\corepwm.vhd'/linenumber/306
Implementation;Synthesis|| CD638 ||@W:Signal tachpulsedur is undriven. Either assign the signal a value or remove the signal declaration.||SF2_MSS_sys.srr(177);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\synthesis\SF2_MSS_sys.srr'/linenumber/177||corepwm.vhd(307);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\corepwm.vhd'/linenumber/307
Implementation;Synthesis|| CD638 ||@W:Signal update_status is undriven. Either assign the signal a value or remove the signal declaration.||SF2_MSS_sys.srr(178);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\synthesis\SF2_MSS_sys.srr'/linenumber/178||corepwm.vhd(308);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\corepwm.vhd'/linenumber/308
Implementation;Synthesis|| CD638 ||@W:Signal status_clear is undriven. Either assign the signal a value or remove the signal declaration.||SF2_MSS_sys.srr(179);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\synthesis\SF2_MSS_sys.srr'/linenumber/179||corepwm.vhd(309);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\corepwm.vhd'/linenumber/309
Implementation;Synthesis|| CD638 ||@W:Signal acc is undriven. Either assign the signal a value or remove the signal declaration.||SF2_MSS_sys.srr(181);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\synthesis\SF2_MSS_sys.srr'/linenumber/181||pwm_gen.vhd(53);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\pwm_gen.vhd'/linenumber/53
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||SF2_MSS_sys.srr(187);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\synthesis\SF2_MSS_sys.srr'/linenumber/187||reg_if.vhd(520);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\reg_if.vhd'/linenumber/520
Implementation;Synthesis|| CG290 ||@W:Referenced variable pwm_stretch is not in sensitivity list.||SF2_MSS_sys.srr(188);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\synthesis\SF2_MSS_sys.srr'/linenumber/188||reg_if.vhd(556);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\reg_if.vhd'/linenumber/556
Implementation;Synthesis|| CD796 ||@W:Bit 8 of signal pwm_enable_out_wire is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. ||SF2_MSS_sys.srr(189);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\synthesis\SF2_MSS_sys.srr'/linenumber/189||reg_if.vhd(91);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\reg_if.vhd'/linenumber/91
Implementation;Synthesis|| CD796 ||@W:Bit 9 of signal pwm_enable_out_wire is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. ||SF2_MSS_sys.srr(190);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\synthesis\SF2_MSS_sys.srr'/linenumber/190||reg_if.vhd(91);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\reg_if.vhd'/linenumber/91
Implementation;Synthesis|| CD796 ||@W:Bit 10 of signal pwm_enable_out_wire is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. ||SF2_MSS_sys.srr(191);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\synthesis\SF2_MSS_sys.srr'/linenumber/191||reg_if.vhd(91);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\reg_if.vhd'/linenumber/91
Implementation;Synthesis|| CD796 ||@W:Bit 11 of signal pwm_enable_out_wire is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. ||SF2_MSS_sys.srr(192);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\synthesis\SF2_MSS_sys.srr'/linenumber/192||reg_if.vhd(91);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\reg_if.vhd'/linenumber/91
Implementation;Synthesis|| CD796 ||@W:Bit 12 of signal pwm_enable_out_wire is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. ||SF2_MSS_sys.srr(193);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\synthesis\SF2_MSS_sys.srr'/linenumber/193||reg_if.vhd(91);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\reg_if.vhd'/linenumber/91
Implementation;Synthesis|| CD796 ||@W:Bit 13 of signal pwm_enable_out_wire is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. ||SF2_MSS_sys.srr(194);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\synthesis\SF2_MSS_sys.srr'/linenumber/194||reg_if.vhd(91);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\reg_if.vhd'/linenumber/91
Implementation;Synthesis|| CD796 ||@W:Bit 14 of signal pwm_enable_out_wire is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. ||SF2_MSS_sys.srr(195);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\synthesis\SF2_MSS_sys.srr'/linenumber/195||reg_if.vhd(91);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\reg_if.vhd'/linenumber/91
Implementation;Synthesis|| CD796 ||@W:Bit 15 of signal pwm_enable_out_wire is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. ||SF2_MSS_sys.srr(196);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\synthesis\SF2_MSS_sys.srr'/linenumber/196||reg_if.vhd(91);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\reg_if.vhd'/linenumber/91
Implementation;Synthesis|| CL169 ||@W:Pruning unused register pwm_enable_reg_5(16 downto 1). Make sure that there are no unused intermediate registers.||SF2_MSS_sys.srr(198);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\synthesis\SF2_MSS_sys.srr'/linenumber/198||reg_if.vhd(245);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\reg_if.vhd'/linenumber/245
Implementation;Synthesis|| CL169 ||@W:Pruning unused register pwm_negedge_reg_70(128 downto 113). Make sure that there are no unused intermediate registers.||SF2_MSS_sys.srr(199);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\synthesis\SF2_MSS_sys.srr'/linenumber/199||reg_if.vhd(205);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\reg_if.vhd'/linenumber/205
Implementation;Synthesis|| CL169 ||@W:Pruning unused register pwm_posedge_reg_70(128 downto 113). Make sure that there are no unused intermediate registers.||SF2_MSS_sys.srr(200);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\synthesis\SF2_MSS_sys.srr'/linenumber/200||reg_if.vhd(201);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\reg_if.vhd'/linenumber/201
Implementation;Synthesis|| CL169 ||@W:Pruning unused register pwm_negedge_reg_61(112 downto 97). Make sure that there are no unused intermediate registers.||SF2_MSS_sys.srr(201);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\synthesis\SF2_MSS_sys.srr'/linenumber/201||reg_if.vhd(205);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\reg_if.vhd'/linenumber/205
Implementation;Synthesis|| CL169 ||@W:Pruning unused register pwm_posedge_reg_61(112 downto 97). Make sure that there are no unused intermediate registers.||SF2_MSS_sys.srr(202);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\synthesis\SF2_MSS_sys.srr'/linenumber/202||reg_if.vhd(201);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\reg_if.vhd'/linenumber/201
Implementation;Synthesis|| CL169 ||@W:Pruning unused register pwm_negedge_reg_52(96 downto 81). Make sure that there are no unused intermediate registers.||SF2_MSS_sys.srr(203);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\synthesis\SF2_MSS_sys.srr'/linenumber/203||reg_if.vhd(205);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\reg_if.vhd'/linenumber/205
Implementation;Synthesis|| CL169 ||@W:Pruning unused register pwm_posedge_reg_52(96 downto 81). Make sure that there are no unused intermediate registers.||SF2_MSS_sys.srr(204);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\synthesis\SF2_MSS_sys.srr'/linenumber/204||reg_if.vhd(201);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\reg_if.vhd'/linenumber/201
Implementation;Synthesis|| CL169 ||@W:Pruning unused register pwm_negedge_reg_43(80 downto 65). Make sure that there are no unused intermediate registers.||SF2_MSS_sys.srr(205);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\synthesis\SF2_MSS_sys.srr'/linenumber/205||reg_if.vhd(205);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\reg_if.vhd'/linenumber/205
Implementation;Synthesis|| CL169 ||@W:Pruning unused register pwm_posedge_reg_43(80 downto 65). Make sure that there are no unused intermediate registers.||SF2_MSS_sys.srr(206);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\synthesis\SF2_MSS_sys.srr'/linenumber/206||reg_if.vhd(201);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\reg_if.vhd'/linenumber/201
Implementation;Synthesis|| CL169 ||@W:Pruning unused register pwm_negedge_reg_34(64 downto 49). Make sure that there are no unused intermediate registers.||SF2_MSS_sys.srr(207);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\synthesis\SF2_MSS_sys.srr'/linenumber/207||reg_if.vhd(205);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\reg_if.vhd'/linenumber/205
Implementation;Synthesis|| CL169 ||@W:Pruning unused register pwm_posedge_reg_34(64 downto 49). Make sure that there are no unused intermediate registers.||SF2_MSS_sys.srr(208);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\synthesis\SF2_MSS_sys.srr'/linenumber/208||reg_if.vhd(201);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\reg_if.vhd'/linenumber/201
Implementation;Synthesis|| CL169 ||@W:Pruning unused register pwm_negedge_reg_25(48 downto 33). Make sure that there are no unused intermediate registers.||SF2_MSS_sys.srr(209);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\synthesis\SF2_MSS_sys.srr'/linenumber/209||reg_if.vhd(205);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\reg_if.vhd'/linenumber/205
Implementation;Synthesis|| CL169 ||@W:Pruning unused register pwm_posedge_reg_25(48 downto 33). Make sure that there are no unused intermediate registers.||SF2_MSS_sys.srr(210);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\synthesis\SF2_MSS_sys.srr'/linenumber/210||reg_if.vhd(201);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\reg_if.vhd'/linenumber/201
Implementation;Synthesis|| CL169 ||@W:Pruning unused register pwm_negedge_reg_16(32 downto 17). Make sure that there are no unused intermediate registers.||SF2_MSS_sys.srr(211);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\synthesis\SF2_MSS_sys.srr'/linenumber/211||reg_if.vhd(205);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\reg_if.vhd'/linenumber/205
Implementation;Synthesis|| CL169 ||@W:Pruning unused register pwm_posedge_reg_16(32 downto 17). Make sure that there are no unused intermediate registers.||SF2_MSS_sys.srr(212);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\synthesis\SF2_MSS_sys.srr'/linenumber/212||reg_if.vhd(201);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\reg_if.vhd'/linenumber/201
Implementation;Synthesis|| CL169 ||@W:Pruning unused register pwm_negedge_reg_7(16 downto 1). Make sure that there are no unused intermediate registers.||SF2_MSS_sys.srr(213);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\synthesis\SF2_MSS_sys.srr'/linenumber/213||reg_if.vhd(205);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\reg_if.vhd'/linenumber/205
Implementation;Synthesis|| CL169 ||@W:Pruning unused register pwm_posedge_reg_7(16 downto 1). Make sure that there are no unused intermediate registers.||SF2_MSS_sys.srr(214);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\synthesis\SF2_MSS_sys.srr'/linenumber/214||reg_if.vhd(201);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\reg_if.vhd'/linenumber/201
Implementation;Synthesis|| CL169 ||@W:Pruning unused register psh_enable_reg2_6(16 downto 9). Make sure that there are no unused intermediate registers.||SF2_MSS_sys.srr(215);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\synthesis\SF2_MSS_sys.srr'/linenumber/215||reg_if.vhd(111);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\reg_if.vhd'/linenumber/111
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal PRDATA_TACH is floating -- simulation mismatch possible.||SF2_MSS_sys.srr(217);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\synthesis\SF2_MSS_sys.srr'/linenumber/217||corepwm.vhd(294);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\corepwm.vhd'/linenumber/294
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal PRDATA_TACH is floating -- simulation mismatch possible.||SF2_MSS_sys.srr(218);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\synthesis\SF2_MSS_sys.srr'/linenumber/218||corepwm.vhd(294);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\corepwm.vhd'/linenumber/294
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal PRDATA_TACH is floating -- simulation mismatch possible.||SF2_MSS_sys.srr(219);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\synthesis\SF2_MSS_sys.srr'/linenumber/219||corepwm.vhd(294);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\corepwm.vhd'/linenumber/294
Implementation;Synthesis|| CL252 ||@W:Bit 3 of signal PRDATA_TACH is floating -- simulation mismatch possible.||SF2_MSS_sys.srr(220);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\synthesis\SF2_MSS_sys.srr'/linenumber/220||corepwm.vhd(294);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\corepwm.vhd'/linenumber/294
Implementation;Synthesis|| CL252 ||@W:Bit 4 of signal PRDATA_TACH is floating -- simulation mismatch possible.||SF2_MSS_sys.srr(221);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\synthesis\SF2_MSS_sys.srr'/linenumber/221||corepwm.vhd(294);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\corepwm.vhd'/linenumber/294
Implementation;Synthesis|| CL252 ||@W:Bit 5 of signal PRDATA_TACH is floating -- simulation mismatch possible.||SF2_MSS_sys.srr(222);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\synthesis\SF2_MSS_sys.srr'/linenumber/222||corepwm.vhd(294);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\corepwm.vhd'/linenumber/294
Implementation;Synthesis|| CL252 ||@W:Bit 6 of signal PRDATA_TACH is floating -- simulation mismatch possible.||SF2_MSS_sys.srr(223);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\synthesis\SF2_MSS_sys.srr'/linenumber/223||corepwm.vhd(294);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\corepwm.vhd'/linenumber/294
Implementation;Synthesis|| CL252 ||@W:Bit 7 of signal PRDATA_TACH is floating -- simulation mismatch possible.||SF2_MSS_sys.srr(224);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\synthesis\SF2_MSS_sys.srr'/linenumber/224||corepwm.vhd(294);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\corepwm.vhd'/linenumber/294
Implementation;Synthesis|| CL252 ||@W:Bit 8 of signal PRDATA_TACH is floating -- simulation mismatch possible.||SF2_MSS_sys.srr(225);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\synthesis\SF2_MSS_sys.srr'/linenumber/225||corepwm.vhd(294);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\corepwm.vhd'/linenumber/294
Implementation;Synthesis|| CL252 ||@W:Bit 9 of signal PRDATA_TACH is floating -- simulation mismatch possible.||SF2_MSS_sys.srr(226);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\synthesis\SF2_MSS_sys.srr'/linenumber/226||corepwm.vhd(294);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\corepwm.vhd'/linenumber/294
Implementation;Synthesis|| CL252 ||@W:Bit 10 of signal PRDATA_TACH is floating -- simulation mismatch possible.||SF2_MSS_sys.srr(227);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\synthesis\SF2_MSS_sys.srr'/linenumber/227||corepwm.vhd(294);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\corepwm.vhd'/linenumber/294
Implementation;Synthesis|| CL252 ||@W:Bit 11 of signal PRDATA_TACH is floating -- simulation mismatch possible.||SF2_MSS_sys.srr(228);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\synthesis\SF2_MSS_sys.srr'/linenumber/228||corepwm.vhd(294);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\corepwm.vhd'/linenumber/294
Implementation;Synthesis|| CL252 ||@W:Bit 12 of signal PRDATA_TACH is floating -- simulation mismatch possible.||SF2_MSS_sys.srr(229);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\synthesis\SF2_MSS_sys.srr'/linenumber/229||corepwm.vhd(294);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\corepwm.vhd'/linenumber/294
Implementation;Synthesis|| CL252 ||@W:Bit 13 of signal PRDATA_TACH is floating -- simulation mismatch possible.||SF2_MSS_sys.srr(230);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\synthesis\SF2_MSS_sys.srr'/linenumber/230||corepwm.vhd(294);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\corepwm.vhd'/linenumber/294
Implementation;Synthesis|| CL252 ||@W:Bit 14 of signal PRDATA_TACH is floating -- simulation mismatch possible.||SF2_MSS_sys.srr(231);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\synthesis\SF2_MSS_sys.srr'/linenumber/231||corepwm.vhd(294);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\corepwm.vhd'/linenumber/294
Implementation;Synthesis|| CL252 ||@W:Bit 15 of signal PRDATA_TACH is floating -- simulation mismatch possible.||SF2_MSS_sys.srr(232);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\synthesis\SF2_MSS_sys.srr'/linenumber/232||corepwm.vhd(294);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\corepwm.vhd'/linenumber/294
Implementation;Synthesis|| CL240 ||@W:Signal TACHINT is floating; a simulation mismatch is possible.||SF2_MSS_sys.srr(233);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\synthesis\SF2_MSS_sys.srr'/linenumber/233||corepwm.vhd(186);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\corepwm.vhd'/linenumber/186
Implementation;Synthesis|| CD638 ||@W:Signal seradr1apb is undriven. Either assign the signal a value or remove the signal declaration.||SF2_MSS_sys.srr(235);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\synthesis\SF2_MSS_sys.srr'/linenumber/235||corei2c.vhd(183);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\component\work\SF2_MSS_sys_sb\COREI2C_0\rtl\vhdl\core\corei2c.vhd'/linenumber/183
Implementation;Synthesis|| CD638 ||@W:Signal sersmb7 is undriven. Either assign the signal a value or remove the signal declaration.||SF2_MSS_sys.srr(241);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\synthesis\SF2_MSS_sys.srr'/linenumber/241||corei2creal.vhd(264);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\component\Actel\DirectCore\COREI2C\7.2.101\rtl\vhdl\core\corei2creal.vhd'/linenumber/264
Implementation;Synthesis|| CD638 ||@W:Signal sersmb6 is undriven. Either assign the signal a value or remove the signal declaration.||SF2_MSS_sys.srr(242);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\synthesis\SF2_MSS_sys.srr'/linenumber/242||corei2creal.vhd(265);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\component\Actel\DirectCore\COREI2C\7.2.101\rtl\vhdl\core\corei2creal.vhd'/linenumber/265
Implementation;Synthesis|| CD638 ||@W:Signal sersmb4 is undriven. Either assign the signal a value or remove the signal declaration.||SF2_MSS_sys.srr(243);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\synthesis\SF2_MSS_sys.srr'/linenumber/243||corei2creal.vhd(267);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\component\Actel\DirectCore\COREI2C\7.2.101\rtl\vhdl\core\corei2creal.vhd'/linenumber/267
Implementation;Synthesis|| CD638 ||@W:Signal sersmb2 is undriven. Either assign the signal a value or remove the signal declaration.||SF2_MSS_sys.srr(244);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\synthesis\SF2_MSS_sys.srr'/linenumber/244||corei2creal.vhd(269);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\component\Actel\DirectCore\COREI2C\7.2.101\rtl\vhdl\core\corei2creal.vhd'/linenumber/269
Implementation;Synthesis|| CD638 ||@W:Signal sersmb1 is undriven. Either assign the signal a value or remove the signal declaration.||SF2_MSS_sys.srr(245);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\synthesis\SF2_MSS_sys.srr'/linenumber/245||corei2creal.vhd(270);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\component\Actel\DirectCore\COREI2C\7.2.101\rtl\vhdl\core\corei2creal.vhd'/linenumber/270
Implementation;Synthesis|| CD638 ||@W:Signal sersmb0 is undriven. Either assign the signal a value or remove the signal declaration.||SF2_MSS_sys.srr(246);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\synthesis\SF2_MSS_sys.srr'/linenumber/246||corei2creal.vhd(271);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\component\Actel\DirectCore\COREI2C\7.2.101\rtl\vhdl\core\corei2creal.vhd'/linenumber/271
Implementation;Synthesis|| CD638 ||@W:Signal smbsus_ni_d is undriven. Either assign the signal a value or remove the signal declaration.||SF2_MSS_sys.srr(247);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\synthesis\SF2_MSS_sys.srr'/linenumber/247||corei2creal.vhd(288);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\component\Actel\DirectCore\COREI2C\7.2.101\rtl\vhdl\core\corei2creal.vhd'/linenumber/288
Implementation;Synthesis|| CD638 ||@W:Signal smbsus_ni_d2 is undriven. Either assign the signal a value or remove the signal declaration.||SF2_MSS_sys.srr(248);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\synthesis\SF2_MSS_sys.srr'/linenumber/248||corei2creal.vhd(289);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\component\Actel\DirectCore\COREI2C\7.2.101\rtl\vhdl\core\corei2creal.vhd'/linenumber/289
Implementation;Synthesis|| CD638 ||@W:Signal smbalert_ni_d is undriven. Either assign the signal a value or remove the signal declaration.||SF2_MSS_sys.srr(249);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\synthesis\SF2_MSS_sys.srr'/linenumber/249||corei2creal.vhd(290);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\component\Actel\DirectCore\COREI2C\7.2.101\rtl\vhdl\core\corei2creal.vhd'/linenumber/290
Implementation;Synthesis|| CD638 ||@W:Signal smbalert_ni_d2 is undriven. Either assign the signal a value or remove the signal declaration.||SF2_MSS_sys.srr(250);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\synthesis\SF2_MSS_sys.srr'/linenumber/250||corei2creal.vhd(291);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\component\Actel\DirectCore\COREI2C\7.2.101\rtl\vhdl\core\corei2creal.vhd'/linenumber/291
Implementation;Synthesis|| CL271 ||@W:Pruning unused bits 3 to 2 of PCLK_count2_5(3 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||SF2_MSS_sys.srr(252);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\synthesis\SF2_MSS_sys.srr'/linenumber/252||corei2creal.vhd(1339);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\component\Actel\DirectCore\COREI2C\7.2.101\rtl\vhdl\core\corei2creal.vhd'/linenumber/1339
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit ens1_pre to a constant 1. To keep the instance, apply constraint syn_preserve=1 on the instance.||SF2_MSS_sys.srr(253);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\synthesis\SF2_MSS_sys.srr'/linenumber/253||corei2creal.vhd(2058);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\component\Actel\DirectCore\COREI2C\7.2.101\rtl\vhdl\core\corei2creal.vhd'/linenumber/2058
Implementation;Synthesis|| CL169 ||@W:Pruning unused register ens1_pre. Make sure that there are no unused intermediate registers.||SF2_MSS_sys.srr(254);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\synthesis\SF2_MSS_sys.srr'/linenumber/254||corei2creal.vhd(2058);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\component\Actel\DirectCore\COREI2C\7.2.101\rtl\vhdl\core\corei2creal.vhd'/linenumber/2058
Implementation;Synthesis|| CL169 ||@W:Pruning unused register bclk_ff_3. Make sure that there are no unused intermediate registers.||SF2_MSS_sys.srr(256);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\synthesis\SF2_MSS_sys.srr'/linenumber/256||corei2c.vhd(232);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\component\work\SF2_MSS_sys_sb\COREI2C_0\rtl\vhdl\core\corei2c.vhd'/linenumber/232
Implementation;Synthesis|| CL169 ||@W:Pruning unused register bclk_ff0_3. Make sure that there are no unused intermediate registers.||SF2_MSS_sys.srr(257);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\synthesis\SF2_MSS_sys.srr'/linenumber/257||corei2c.vhd(232);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\component\work\SF2_MSS_sys_sb\COREI2C_0\rtl\vhdl\core\corei2c.vhd'/linenumber/232
Implementation;Synthesis|| CL169 ||@W:Pruning unused register term_cnt_215us_reg_6(12 downto 0). Make sure that there are no unused intermediate registers.||SF2_MSS_sys.srr(258);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\synthesis\SF2_MSS_sys.srr'/linenumber/258||corei2c.vhd(205);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\component\work\SF2_MSS_sys_sb\COREI2C_0\rtl\vhdl\core\corei2c.vhd'/linenumber/205
Implementation;Synthesis|| CD434 ||@W:Signal paddr in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||SF2_MSS_sys.srr(275);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\synthesis\SF2_MSS_sys.srr'/linenumber/275||coregpio.vhd(968);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\core\coregpio.vhd'/linenumber/968
Implementation;Synthesis|| CD434 ||@W:Signal infill in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||SF2_MSS_sys.srr(279);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\synthesis\SF2_MSS_sys.srr'/linenumber/279||coreapb3.vhd(1453);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/1453
Implementation;Synthesis|| CD638 ||@W:Signal ia_prdata is undriven. Either assign the signal a value or remove the signal declaration.||SF2_MSS_sys.srr(280);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\synthesis\SF2_MSS_sys.srr'/linenumber/280||coreapb3.vhd(616);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/616
Implementation;Synthesis|| CL246 ||@W:Input port bits 31 to 8 of pwdata(31 downto 0) are unused. Assign logic for all port bits or change the input port size.||SF2_MSS_sys.srr(331);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\synthesis\SF2_MSS_sys.srr'/linenumber/331||coregpio.vhd(174);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\core\coregpio.vhd'/linenumber/174
Implementation;Synthesis|| CL246 ||@W:Input port bits 1 to 0 of paddr(7 downto 0) are unused. Assign logic for all port bits or change the input port size.||SF2_MSS_sys.srr(369);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\synthesis\SF2_MSS_sys.srr'/linenumber/369||corepwm.vhd(180);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\corepwm.vhd'/linenumber/180
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element sdif0_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||SF2_MSS_sys.srr(371);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\synthesis\SF2_MSS_sys.srr'/linenumber/371||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element fpll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||SF2_MSS_sys.srr(372);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\synthesis\SF2_MSS_sys.srr'/linenumber/372||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element sdif1_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||SF2_MSS_sys.srr(373);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\synthesis\SF2_MSS_sys.srr'/linenumber/373||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element sdif2_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||SF2_MSS_sys.srr(374);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\synthesis\SF2_MSS_sys.srr'/linenumber/374||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis|| CL246 ||@W:Input port bits 31 to 8 of wrdata(31 downto 0) are unused. Assign logic for all port bits or change the input port size.||SF2_MSS_sys.srr(446);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\synthesis\SF2_MSS_sys.srr'/linenumber/446||spi_rf.vhd(41);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\component\Actel\DirectCore\CORESPI\5.1.104\rtl\vhdl\core\spi_rf.vhd'/linenumber/41
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit stxs_bitsel(4) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||SF2_MSS_sys.srr(459);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\synthesis\SF2_MSS_sys.srr'/linenumber/459||spi_chanctrl.vhd(683);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\component\Actel\DirectCore\CORESPI\5.1.104\rtl\vhdl\core\spi_chanctrl.vhd'/linenumber/683
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 4 of stxs_bitsel(4 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||SF2_MSS_sys.srr(460);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\synthesis\SF2_MSS_sys.srr'/linenumber/460||spi_chanctrl.vhd(683);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\component\Actel\DirectCore\CORESPI\5.1.104\rtl\vhdl\core\spi_chanctrl.vhd'/linenumber/683
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit stxs_bitsel(3) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||SF2_MSS_sys.srr(461);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\synthesis\SF2_MSS_sys.srr'/linenumber/461||spi_chanctrl.vhd(683);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\component\Actel\DirectCore\CORESPI\5.1.104\rtl\vhdl\core\spi_chanctrl.vhd'/linenumber/683
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 3 of stxs_bitsel(3 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||SF2_MSS_sys.srr(462);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\synthesis\SF2_MSS_sys.srr'/linenumber/462||spi_chanctrl.vhd(683);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\component\Actel\DirectCore\CORESPI\5.1.104\rtl\vhdl\core\spi_chanctrl.vhd'/linenumber/683
Implementation;Synthesis|| CL246 ||@W:Input port bits 1 to 0 of paddr(6 downto 0) are unused. Assign logic for all port bits or change the input port size.||SF2_MSS_sys.srr(474);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\synthesis\SF2_MSS_sys.srr'/linenumber/474||spi.vhd(46);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\component\Actel\DirectCore\CORESPI\5.1.104\rtl\vhdl\core\spi.vhd'/linenumber/46
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit overflow_int to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||SF2_MSS_sys.srr(488);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\synthesis\SF2_MSS_sys.srr'/linenumber/488||Rx_async.vhd(264);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\component\work\SF2_MSS_sys_sb\CoreUARTapb_0\rtl\vhdl\core\Rx_async.vhd'/linenumber/264
Implementation;Synthesis|| CL169 ||@W:Pruning unused register overflow_int. Make sure that there are no unused intermediate registers.||SF2_MSS_sys.srr(489);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\synthesis\SF2_MSS_sys.srr'/linenumber/489||Rx_async.vhd(264);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\component\work\SF2_MSS_sys_sb\CoreUARTapb_0\rtl\vhdl\core\Rx_async.vhd'/linenumber/264
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit overflow_xhdl1 to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||SF2_MSS_sys.srr(490);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\synthesis\SF2_MSS_sys.srr'/linenumber/490||Rx_async.vhd(194);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\component\work\SF2_MSS_sys_sb\CoreUARTapb_0\rtl\vhdl\core\Rx_async.vhd'/linenumber/194
Implementation;Synthesis|| CL169 ||@W:Pruning unused register overflow_xhdl1. Make sure that there are no unused intermediate registers.||SF2_MSS_sys.srr(491);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\synthesis\SF2_MSS_sys.srr'/linenumber/491||Rx_async.vhd(194);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\component\work\SF2_MSS_sys_sb\CoreUARTapb_0\rtl\vhdl\core\Rx_async.vhd'/linenumber/194
Implementation;Synthesis|| CL246 ||@W:Input port bits 1 to 0 of paddr(4 downto 0) are unused. Assign logic for all port bits or change the input port size.||SF2_MSS_sys.srr(509);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\synthesis\SF2_MSS_sys.srr'/linenumber/509||CoreUARTapb.vhd(83);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\component\work\SF2_MSS_sys_sb\CoreUARTapb_0\rtl\vhdl\core\CoreUARTapb.vhd'/linenumber/83
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance SF2_MSS_sys_sb_0.CORERESETP_0.MDDR_DDR_AXI_S_CORE_RESET_N_int because it is equivalent to instance SF2_MSS_sys_sb_0.CORERESETP_0.FDDR_CORE_RESET_N_int. To keep the instance, apply constraint syn_preserve=1 on the instance.||SF2_MSS_sys.srr(581);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\synthesis\SF2_MSS_sys.srr'/linenumber/581||coreresetp.vhd(1059);liberoaction://cross_probe/hdl/file/'c:\users\calplug\documents\github\microsemi_smartfusion2_futurecreativeboard_basedesign\fcbbasedesign\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1059
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance SF2_MSS_sys_sb_0.CORESPI_0.USPI.UCC.msrx_async_reset_ok because it is equivalent to instance SF2_MSS_sys_sb_0.CORESPI_0.USPI.UCC.cfg_enable_P1. To keep the instance, apply constraint syn_preserve=1 on the instance.||SF2_MSS_sys.srr(582);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\synthesis\SF2_MSS_sys.srr'/linenumber/582||spi_chanctrl.vhd(891);liberoaction://cross_probe/hdl/file/'c:\users\calplug\documents\github\microsemi_smartfusion2_futurecreativeboard_basedesign\fcbbasedesign\component\actel\directcore\corespi\5.1.104\rtl\vhdl\core\spi_chanctrl.vhd'/linenumber/891
Implementation;Synthesis|| MO129 ||@W:Sequential instance SF2_MSS_sys_sb_0.CORERESETP_0.SDIF0_PERST_N_q1 is reduced to a combinational gate by constant propagation.||SF2_MSS_sys.srr(591);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\synthesis\SF2_MSS_sys.srr'/linenumber/591||coreresetp.vhd(703);liberoaction://cross_probe/hdl/file/'c:\users\calplug\documents\github\microsemi_smartfusion2_futurecreativeboard_basedesign\fcbbasedesign\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/703
Implementation;Synthesis|| MO129 ||@W:Sequential instance SF2_MSS_sys_sb_0.CORERESETP_0.SDIF1_PERST_N_q1 is reduced to a combinational gate by constant propagation.||SF2_MSS_sys.srr(592);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\synthesis\SF2_MSS_sys.srr'/linenumber/592||coreresetp.vhd(719);liberoaction://cross_probe/hdl/file/'c:\users\calplug\documents\github\microsemi_smartfusion2_futurecreativeboard_basedesign\fcbbasedesign\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/719
Implementation;Synthesis|| MO129 ||@W:Sequential instance SF2_MSS_sys_sb_0.CORERESETP_0.SDIF2_PERST_N_q1 is reduced to a combinational gate by constant propagation.||SF2_MSS_sys.srr(593);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\synthesis\SF2_MSS_sys.srr'/linenumber/593||coreresetp.vhd(735);liberoaction://cross_probe/hdl/file/'c:\users\calplug\documents\github\microsemi_smartfusion2_futurecreativeboard_basedesign\fcbbasedesign\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/735
Implementation;Synthesis|| MO129 ||@W:Sequential instance SF2_MSS_sys_sb_0.CORERESETP_0.SDIF3_PERST_N_q1 is reduced to a combinational gate by constant propagation.||SF2_MSS_sys.srr(594);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\synthesis\SF2_MSS_sys.srr'/linenumber/594||coreresetp.vhd(751);liberoaction://cross_probe/hdl/file/'c:\users\calplug\documents\github\microsemi_smartfusion2_futurecreativeboard_basedesign\fcbbasedesign\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/751
Implementation;Synthesis|| MO129 ||@W:Sequential instance SF2_MSS_sys_sb_0.CORERESETP_0.sm1_areset_n_q1 is reduced to a combinational gate by constant propagation.||SF2_MSS_sys.srr(595);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\synthesis\SF2_MSS_sys.srr'/linenumber/595||coreresetp.vhd(781);liberoaction://cross_probe/hdl/file/'c:\users\calplug\documents\github\microsemi_smartfusion2_futurecreativeboard_basedesign\fcbbasedesign\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/781
Implementation;Synthesis|| MO129 ||@W:Sequential instance SF2_MSS_sys_sb_0.CORERESETP_0.SDIF0_PERST_N_q2 is reduced to a combinational gate by constant propagation.||SF2_MSS_sys.srr(596);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\synthesis\SF2_MSS_sys.srr'/linenumber/596||coreresetp.vhd(703);liberoaction://cross_probe/hdl/file/'c:\users\calplug\documents\github\microsemi_smartfusion2_futurecreativeboard_basedesign\fcbbasedesign\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/703
Implementation;Synthesis|| MO129 ||@W:Sequential instance SF2_MSS_sys_sb_0.CORERESETP_0.SDIF1_PERST_N_q2 is reduced to a combinational gate by constant propagation.||SF2_MSS_sys.srr(597);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\synthesis\SF2_MSS_sys.srr'/linenumber/597||coreresetp.vhd(719);liberoaction://cross_probe/hdl/file/'c:\users\calplug\documents\github\microsemi_smartfusion2_futurecreativeboard_basedesign\fcbbasedesign\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/719
Implementation;Synthesis|| MO129 ||@W:Sequential instance SF2_MSS_sys_sb_0.CORERESETP_0.SDIF2_PERST_N_q2 is reduced to a combinational gate by constant propagation.||SF2_MSS_sys.srr(598);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\synthesis\SF2_MSS_sys.srr'/linenumber/598||coreresetp.vhd(735);liberoaction://cross_probe/hdl/file/'c:\users\calplug\documents\github\microsemi_smartfusion2_futurecreativeboard_basedesign\fcbbasedesign\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/735
Implementation;Synthesis|| MO129 ||@W:Sequential instance SF2_MSS_sys_sb_0.CORERESETP_0.SDIF3_PERST_N_q2 is reduced to a combinational gate by constant propagation.||SF2_MSS_sys.srr(599);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\synthesis\SF2_MSS_sys.srr'/linenumber/599||coreresetp.vhd(751);liberoaction://cross_probe/hdl/file/'c:\users\calplug\documents\github\microsemi_smartfusion2_futurecreativeboard_basedesign\fcbbasedesign\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/751
Implementation;Synthesis|| MO129 ||@W:Sequential instance SF2_MSS_sys_sb_0.CORERESETP_0.sm1_areset_n_clk_base is reduced to a combinational gate by constant propagation.||SF2_MSS_sys.srr(600);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\synthesis\SF2_MSS_sys.srr'/linenumber/600||coreresetp.vhd(781);liberoaction://cross_probe/hdl/file/'c:\users\calplug\documents\github\microsemi_smartfusion2_futurecreativeboard_basedesign\fcbbasedesign\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/781
Implementation;Synthesis|| MO129 ||@W:Sequential instance SF2_MSS_sys_sb_0.CORERESETP_0.SDIF0_PERST_N_q3 is reduced to a combinational gate by constant propagation.||SF2_MSS_sys.srr(601);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\synthesis\SF2_MSS_sys.srr'/linenumber/601||coreresetp.vhd(703);liberoaction://cross_probe/hdl/file/'c:\users\calplug\documents\github\microsemi_smartfusion2_futurecreativeboard_basedesign\fcbbasedesign\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/703
Implementation;Synthesis|| MO129 ||@W:Sequential instance SF2_MSS_sys_sb_0.CORERESETP_0.SDIF1_PERST_N_q3 is reduced to a combinational gate by constant propagation.||SF2_MSS_sys.srr(602);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\synthesis\SF2_MSS_sys.srr'/linenumber/602||coreresetp.vhd(719);liberoaction://cross_probe/hdl/file/'c:\users\calplug\documents\github\microsemi_smartfusion2_futurecreativeboard_basedesign\fcbbasedesign\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/719
Implementation;Synthesis|| MO129 ||@W:Sequential instance SF2_MSS_sys_sb_0.CORERESETP_0.SDIF2_PERST_N_q3 is reduced to a combinational gate by constant propagation.||SF2_MSS_sys.srr(603);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\synthesis\SF2_MSS_sys.srr'/linenumber/603||coreresetp.vhd(735);liberoaction://cross_probe/hdl/file/'c:\users\calplug\documents\github\microsemi_smartfusion2_futurecreativeboard_basedesign\fcbbasedesign\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/735
Implementation;Synthesis|| MO129 ||@W:Sequential instance SF2_MSS_sys_sb_0.CORERESETP_0.SDIF3_PERST_N_q3 is reduced to a combinational gate by constant propagation.||SF2_MSS_sys.srr(604);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\synthesis\SF2_MSS_sys.srr'/linenumber/604||coreresetp.vhd(751);liberoaction://cross_probe/hdl/file/'c:\users\calplug\documents\github\microsemi_smartfusion2_futurecreativeboard_basedesign\fcbbasedesign\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/751
Implementation;Synthesis|| MO129 ||@W:Sequential instance SF2_MSS_sys_sb_0.CORERESETP_0.RESET_N_F2M_int is reduced to a combinational gate by constant propagation.||SF2_MSS_sys.srr(605);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\synthesis\SF2_MSS_sys.srr'/linenumber/605||coreresetp.vhd(1331);liberoaction://cross_probe/hdl/file/'c:\users\calplug\documents\github\microsemi_smartfusion2_futurecreativeboard_basedesign\fcbbasedesign\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1331
Implementation;Synthesis|| MT530 ||@W:Found inferred clock SF2_MSS_sys|SPI_0_CLK_F2M which controls 1 sequential elements including SF2_MSS_sys_sb_0.SF2_MSS_sys_sb_MSS_0.MSS_ADLIB_INST. This clock has no specified timing constraint which may adversely impact design performance. ||SF2_MSS_sys.srr(692);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\synthesis\SF2_MSS_sys.srr'/linenumber/692||sf2_mss_sys_sb_mss.vhd(774);liberoaction://cross_probe/hdl/file/'c:\users\calplug\documents\github\microsemi_smartfusion2_futurecreativeboard_basedesign\fcbbasedesign\component\work\sf2_mss_sys_sb_mss\sf2_mss_sys_sb_mss.vhd'/linenumber/774
Implementation;Synthesis|| MT530 ||@W:Found inferred clock spi_chanctrl|un1_resetn_rx_inferred_clock which controls 1 sequential elements including SF2_MSS_sys_sb_0.CORESPI_0.USPI.UCC.stxs_txready_at_ssel. This clock has no specified timing constraint which may adversely impact design performance. ||SF2_MSS_sys.srr(693);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\synthesis\SF2_MSS_sys.srr'/linenumber/693||spi_chanctrl.vhd(676);liberoaction://cross_probe/hdl/file/'c:\users\calplug\documents\github\microsemi_smartfusion2_futurecreativeboard_basedesign\fcbbasedesign\component\actel\directcore\corespi\5.1.104\rtl\vhdl\core\spi_chanctrl.vhd'/linenumber/676
Implementation;Synthesis|| MF511 ||@W:Found issues with constraints. Please check constraint checker report "C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\synthesis\SF2_MSS_sys_cck.rpt" .||SF2_MSS_sys.srr(762);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\synthesis\SF2_MSS_sys.srr'/linenumber/762||null;null
Implementation;Synthesis|| FA239 ||@W:ROM CoreAPB3_0.iPSELS_raw_8[4:0] (in view: work.SF2_MSS_sys_sb(rtl)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.||SF2_MSS_sys.srr(814);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\synthesis\SF2_MSS_sys.srr'/linenumber/814||coreapb3.vhd(648);liberoaction://cross_probe/hdl/file/'c:\users\calplug\documents\github\microsemi_smartfusion2_futurecreativeboard_basedesign\fcbbasedesign\component\actel\directcore\coreapb3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/648
Implementation;Synthesis|| FA239 ||@W:ROM CoreAPB3_0.iPSELS_raw_8[4:0] (in view: work.SF2_MSS_sys_sb(rtl)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.||SF2_MSS_sys.srr(815);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\synthesis\SF2_MSS_sys.srr'/linenumber/815||coreapb3.vhd(648);liberoaction://cross_probe/hdl/file/'c:\users\calplug\documents\github\microsemi_smartfusion2_futurecreativeboard_basedesign\fcbbasedesign\component\actel\directcore\coreapb3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/648
Implementation;Synthesis|| FX107 ||@W:RAM GEN_BITS\.0\.REG_GEN\.CONFIG_reg[7:0] (in view: coregpio_lib.CoreGPIO(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||SF2_MSS_sys.srr(822);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\synthesis\SF2_MSS_sys.srr'/linenumber/822||coregpio.vhd(521);liberoaction://cross_probe/hdl/file/'c:\users\calplug\documents\github\microsemi_smartfusion2_futurecreativeboard_basedesign\fcbbasedesign\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd'/linenumber/521
Implementation;Synthesis|| FX107 ||@W:RAM fifo_mem_q[8:0] (in view: corespi_lib.spi_fifo_1(trans)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||SF2_MSS_sys.srr(881);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\synthesis\SF2_MSS_sys.srr'/linenumber/881||null;null
Implementation;Synthesis|| FX107 ||@W:RAM fifo_mem_q[8:0] (in view: corespi_lib.spi_fifo_0(trans)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||SF2_MSS_sys.srr(882);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\synthesis\SF2_MSS_sys.srr'/linenumber/882||null;null
Implementation;Synthesis|| FX107 ||@W:RAM UG07\.rx_fifo_xhdl80.fifo_ctrl_256_xhdl9.ram16x8_xhdl12.memory_xhdl3[7:0] (in view: coreuartapb_lib.SF2_MSS_sys_sb_CoreUARTapb_0_COREUART(translated)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||SF2_MSS_sys.srr(901);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\synthesis\SF2_MSS_sys.srr'/linenumber/901||fifo_256x8.vhd(343);liberoaction://cross_probe/hdl/file/'c:\users\calplug\documents\github\microsemi_smartfusion2_futurecreativeboard_basedesign\fcbbasedesign\component\work\sf2_mss_sys_sb\coreuartapb_0\rtl\vhdl\core\fifo_256x8.vhd'/linenumber/343
Implementation;Synthesis|| FX107 ||@W:RAM UG06a\.tx_fifo_xhdl79.fifo_ctrl_256_xhdl9.ram16x8_xhdl12.memory_xhdl3[7:0] (in view: coreuartapb_lib.SF2_MSS_sys_sb_CoreUARTapb_0_COREUART(translated)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||SF2_MSS_sys.srr(903);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\synthesis\SF2_MSS_sys.srr'/linenumber/903||fifo_256x8.vhd(343);liberoaction://cross_probe/hdl/file/'c:\users\calplug\documents\github\microsemi_smartfusion2_futurecreativeboard_basedesign\fcbbasedesign\component\work\sf2_mss_sys_sb\coreuartapb_0\rtl\vhdl\core\fifo_256x8.vhd'/linenumber/343
Implementation;Synthesis|| BN132 ||@W:Removing instance SF2_MSS_sys_sb_0.CoreUARTapb_0.uUART.make_RX.last_bit[2] because it is equivalent to instance SF2_MSS_sys_sb_0.CoreUARTapb_0.uUART.make_RX.last_bit[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||SF2_MSS_sys.srr(921);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\synthesis\SF2_MSS_sys.srr'/linenumber/921||rx_async.vhd(241);liberoaction://cross_probe/hdl/file/'c:\users\calplug\documents\github\microsemi_smartfusion2_futurecreativeboard_basedesign\fcbbasedesign\component\work\sf2_mss_sys_sb\coreuartapb_0\rtl\vhdl\core\rx_async.vhd'/linenumber/241
Implementation;Synthesis|| BN132 ||@W:Removing instance SF2_MSS_sys_sb_0.CoreUARTapb_0.uUART.clear_parity_reg0 because it is equivalent to instance SF2_MSS_sys_sb_0.CoreUARTapb_0.uUART.clear_framing_error_reg0. To keep the instance, apply constraint syn_preserve=1 on the instance.||SF2_MSS_sys.srr(925);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\synthesis\SF2_MSS_sys.srr'/linenumber/925||coreuart.vhd(333);liberoaction://cross_probe/hdl/file/'c:\users\calplug\documents\github\microsemi_smartfusion2_futurecreativeboard_basedesign\fcbbasedesign\component\work\sf2_mss_sys_sb\coreuartapb_0\rtl\vhdl\core\coreuart.vhd'/linenumber/333
Implementation;Synthesis|| BN132 ||@W:Removing instance SF2_MSS_sys_sb_0.CoreUARTapb_0.uUART.clear_framing_error_reg because it is equivalent to instance SF2_MSS_sys_sb_0.CoreUARTapb_0.uUART.clear_parity_reg. To keep the instance, apply constraint syn_preserve=1 on the instance.||SF2_MSS_sys.srr(926);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\synthesis\SF2_MSS_sys.srr'/linenumber/926||coreuart.vhd(350);liberoaction://cross_probe/hdl/file/'c:\users\calplug\documents\github\microsemi_smartfusion2_futurecreativeboard_basedesign\fcbbasedesign\component\work\sf2_mss_sys_sb\coreuartapb_0\rtl\vhdl\core\coreuart.vhd'/linenumber/350
Implementation;Synthesis|| MT246 ||@W:Blackbox CCC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) ||SF2_MSS_sys.srr(1033);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\synthesis\SF2_MSS_sys.srr'/linenumber/1033||sf2_mss_sys_sb_ccc_0_fccc.vhd(110);liberoaction://cross_probe/hdl/file/'c:\users\calplug\documents\github\microsemi_smartfusion2_futurecreativeboard_basedesign\fcbbasedesign\component\work\sf2_mss_sys_sb\ccc_0\sf2_mss_sys_sb_ccc_0_fccc.vhd'/linenumber/110
Implementation;Synthesis|| MT420 ||@W:Found inferred clock SF2_MSS_sys|SPI_0_CLK_F2M with period 10.00ns. Please declare a user-defined clock on object "p:SPI_0_CLK_F2M"||SF2_MSS_sys.srr(1034);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\synthesis\SF2_MSS_sys.srr'/linenumber/1034||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock spi_chanctrl|un1_resetn_rx_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:SF2_MSS_sys_sb_0.CORESPI_0.USPI.UCC.un1_resetn_rx"||SF2_MSS_sys.srr(1036);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\synthesis\SF2_MSS_sys.srr'/linenumber/1036||null;null
Implementation;Synthesis|| MT447 ||@W:Timing constraint (through [get_nets { SF2_MSS_sys_sb_0.CORERESETP_0.ddr_settled SF2_MSS_sys_sb_0.CORERESETP_0.count_ddr_enable SF2_MSS_sys_sb_0.CORERESETP_0.release_sdif*_core SF2_MSS_sys_sb_0.CORERESETP_0.count_sdif*_enable }]) (false path) was not applied to the design because none of the '-through' objects specified by the constraint exist in the design ||SF2_MSS_sys.srr(1336);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\synthesis\SF2_MSS_sys.srr'/linenumber/1336||synthesis.fdc(10);liberoaction://cross_probe/hdl/file/'c:/users/calplug/documents/github/microsemi_smartfusion2_futurecreativeboard_basedesign/fcbbasedesign/designer/sf2_mss_sys/synthesis.fdc'/linenumber/10
Implementation;Synthesis|| MT447 ||@W:Timing constraint (from [get_cells { SF2_MSS_sys_sb_0.CORERESETP_0.MSS_HPMS_READY_int }] to [get_cells { SF2_MSS_sys_sb_0.CORERESETP_0.sm0_areset_n_rcosc SF2_MSS_sys_sb_0.CORERESETP_0.sm0_areset_n_rcosc_q1 }]) (false path) was not applied to the design because none of the '-to' objects specified by the constraint exist in the design ||SF2_MSS_sys.srr(1337);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\synthesis\SF2_MSS_sys.srr'/linenumber/1337||synthesis.fdc(11);liberoaction://cross_probe/hdl/file/'c:/users/calplug/documents/github/microsemi_smartfusion2_futurecreativeboard_basedesign/fcbbasedesign/designer/sf2_mss_sys/synthesis.fdc'/linenumber/11
Implementation;Synthesis|| MT447 ||@W:Timing constraint (from [get_cells { SF2_MSS_sys_sb_0.CORERESETP_0.MSS_HPMS_READY_int SF2_MSS_sys_sb_0.CORERESETP_0.SDIF*_PERST_N_re }] to [get_cells { SF2_MSS_sys_sb_0.CORERESETP_0.sdif*_areset_n_rcosc* }]) (false path) was not applied to the design because none of the '-to' objects specified by the constraint exist in the design ||SF2_MSS_sys.srr(1338);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\synthesis\SF2_MSS_sys.srr'/linenumber/1338||synthesis.fdc(12);liberoaction://cross_probe/hdl/file/'c:/users/calplug/documents/github/microsemi_smartfusion2_futurecreativeboard_basedesign/fcbbasedesign/designer/sf2_mss_sys/synthesis.fdc'/linenumber/12
Implementation;Synthesis|| MT447 ||@W:Timing constraint (through [get_nets { SF2_MSS_sys_sb_0.CORERESETP_0.CONFIG1_DONE SF2_MSS_sys_sb_0.CORERESETP_0.CONFIG2_DONE SF2_MSS_sys_sb_0.CORERESETP_0.SDIF*_PERST_N SF2_MSS_sys_sb_0.CORERESETP_0.SDIF*_PSEL SF2_MSS_sys_sb_0.CORERESETP_0.SDIF*_PWRITE SF2_MSS_sys_sb_0.CORERESETP_0.SDIF*_PRDATA[*] SF2_MSS_sys_sb_0.CORERESETP_0.SOFT_EXT_RESET_OUT SF2_MSS_sys_sb_0.CORERESETP_0.SOFT_RESET_F2M SF2_MSS_sys_sb_0.CORERESETP_0.SOFT_M3_RESET SF2_MSS_sys_sb_0.CORERESETP_0.SOFT_MDDR_DDR_AXI_S_CORE_RESET SF2_MSS_sys_sb_0.CORERESETP_0.SOFT_FDDR_CORE_RESET SF2_MSS_sys_sb_0.CORERESETP_0.SOFT_SDIF*_PHY_RESET SF2_MSS_sys_sb_0.CORERESETP_0.SOFT_SDIF*_CORE_RESET SF2_MSS_sys_sb_0.CORERESETP_0.SOFT_SDIF0_0_CORE_RESET SF2_MSS_sys_sb_0.CORERESETP_0.SOFT_SDIF0_1_CORE_RESET }]) (false path) was not applied to the design because none of the '-through' objects specified by the constraint exist in the design ||SF2_MSS_sys.srr(1339);liberoaction://cross_probe/hdl/file/'C:\Users\calplug\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\synthesis\SF2_MSS_sys.srr'/linenumber/1339||synthesis.fdc(13);liberoaction://cross_probe/hdl/file/'c:/users/calplug/documents/github/microsemi_smartfusion2_futurecreativeboard_basedesign/fcbbasedesign/designer/sf2_mss_sys/synthesis.fdc'/linenumber/13
Implementation;Place and Route;RootName:SF2_MSS_sys
Implementation;Place and Route||(null)||Please refer to the log file for details about 4 Info(s)||SF2_MSS_sys_layout_log.log;liberoaction://open_report/file/SF2_MSS_sys_layout_log.log||(null);(null)
Implementation;Generate Bitstream;RootName:SF2_MSS_sys
Implementation;Generate Bitstream||(null)||Please refer to the log file for details||SF2_MSS_sys_generateBitstream.log;liberoaction://open_report/file/SF2_MSS_sys_generateBitstream.log||(null);(null)
