// Seed: 4033095793
module module_0 ();
  logic id_1;
  ;
  assign module_1.id_0 = 0;
  logic module_0;
  ;
endmodule
module module_1 (
    output supply1 id_0,
    input supply0 id_1,
    input tri0 id_2,
    output wand id_3,
    input wor id_4,
    input tri1 id_5,
    input tri id_6,
    output tri0 id_7,
    output supply1 id_8,
    input wire id_9,
    input supply1 id_10,
    input tri1 id_11
    , id_28,
    output tri id_12,
    input tri0 id_13,
    input supply0 id_14,
    input supply1 id_15,
    input supply0 id_16,
    input supply1 id_17,
    input supply1 id_18,
    output tri1 id_19,
    input wor id_20,
    input uwire id_21,
    input wor id_22,
    input wor id_23,
    output supply1 id_24,
    input supply1 id_25,
    output tri id_26
);
  assign id_3 = 1;
  module_0 modCall_1 ();
endmodule
