WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2500164 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 21 sec)
Heartbeat CPU 0 instructions: 20000000 cycles: 5030794 heartbeat IPC: 3.952 cumulative IPC: 3.976 (Simulation time: 00 hr 00 min 41 sec)
Warmup finished CPU 0 instructions: 25000002 cycles: 6312360 cumulative IPC: 3.96 (Simulation time: 00 hr 00 min 50 sec)
Warmup complete CPU 0 instructions: 25000002 cycles: 6312360 cumulative IPC: 3.96 (Simulation time: 00 hr 00 min 50 sec)
Heartbeat CPU 0 instructions: 30000000 cycles: 8748206 heartbeat IPC: 2.69 cumulative IPC: 2.053 (Simulation time: 00 hr 01 min 05 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_int/compute_int_32.champsimtrace.xz")
Heartbeat CPU 0 instructions: 40000002 cycles: 19147931 heartbeat IPC: 0.9616 cumulative IPC: 1.169 (Simulation time: 00 hr 01 min 52 sec)
Heartbeat CPU 0 instructions: 50000001 cycles: 45593634 heartbeat IPC: 0.3781 cumulative IPC: 0.6364 (Simulation time: 00 hr 03 min 27 sec)
Heartbeat CPU 0 instructions: 60000000 cycles: 58295455 heartbeat IPC: 0.7873 cumulative IPC: 0.6733 (Simulation time: 00 hr 04 min 20 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_int/compute_int_32.champsimtrace.xz")
Heartbeat CPU 0 instructions: 70000001 cycles: 68227052 heartbeat IPC: 1.007 cumulative IPC: 0.7268 (Simulation time: 00 hr 05 min 06 sec)
Heartbeat CPU 0 instructions: 80000003 cycles: 94034997 heartbeat IPC: 0.3875 cumulative IPC: 0.627 (Simulation time: 00 hr 06 min 40 sec)
Heartbeat CPU 0 instructions: 90000000 cycles: 107832821 heartbeat IPC: 0.7248 cumulative IPC: 0.6403 (Simulation time: 00 hr 07 min 36 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_int/compute_int_32.champsimtrace.xz")
Heartbeat CPU 0 instructions: 100000002 cycles: 117314411 heartbeat IPC: 1.055 cumulative IPC: 0.6757 (Simulation time: 00 hr 08 min 20 sec)
Heartbeat CPU 0 instructions: 110000000 cycles: 142474351 heartbeat IPC: 0.3975 cumulative IPC: 0.6243 (Simulation time: 00 hr 09 min 52 sec)
Heartbeat CPU 0 instructions: 120000002 cycles: 157435322 heartbeat IPC: 0.6684 cumulative IPC: 0.6286 (Simulation time: 00 hr 10 min 52 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_int/compute_int_32.champsimtrace.xz")
Simulation finished CPU 0 instructions: 100000001 cycles: 154785011 cumulative IPC: 0.6461 (Simulation time: 00 hr 11 min 10 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 154785011 cumulative IPC: 0.6461 (Simulation time: 00 hr 11 min 10 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/public_traces/compute_int/compute_int_32.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.6461 instructions: 100000001 cycles: 154785011
CPU 0 Branch Prediction Accuracy: 91.25% MPKI: 19.42 Average ROB Occupancy at Mispredict: 21.82
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00106
BRANCH_INDIRECT: 8.36
BRANCH_CONDITIONAL: 10.7
BRANCH_DIRECT_CALL: 0.00144
BRANCH_INDIRECT_CALL: 0.358
BRANCH_RETURN: 0.00191

LLC TOTAL        ACCESS:    1308650 HIT:     323428 MISS:     985222
LLC LOAD         ACCESS:     896772 HIT:      46424 MISS:     850348
LLC RFO          ACCESS:     122501 HIT:       2747 MISS:     119754
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:     272937 HIT:     272552 MISS:        385
LLC TRANSLATION  ACCESS:      16440 HIT:       1705 MISS:      14735
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 312.9 cycles
cpu0_DTLB TOTAL        ACCESS:   24288861 HIT:   23019785 MISS:    1269076
cpu0_DTLB LOAD         ACCESS:   24288861 HIT:   23019785 MISS:    1269076
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 9.005 cycles
cpu0_ITLB TOTAL        ACCESS:    4604570 HIT:    4023720 MISS:     580850
cpu0_ITLB LOAD         ACCESS:    4604570 HIT:    4023720 MISS:     580850
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 2.282 cycles
cpu0_L1D TOTAL        ACCESS:   28721700 HIT:   25050628 MISS:    3671072
cpu0_L1D LOAD         ACCESS:   19767901 HIT:   16516539 MISS:    3251362
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:    8918255 HIT:    8520021 MISS:     398234
cpu0_L1D TRANSLATION  ACCESS:      35544 HIT:      14068 MISS:      21476
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 91.62 cycles
cpu0_L1I TOTAL        ACCESS:    5175566 HIT:    2902271 MISS:    2273295
cpu0_L1I LOAD         ACCESS:    5175566 HIT:    2902271 MISS:    2273295
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 8.737 cycles
cpu0_L2C TOTAL        ACCESS:    4454145 HIT:    3417904 MISS:    1036241
cpu0_L2C LOAD         ACCESS:    3976515 HIT:    3079743 MISS:     896772
cpu0_L2C RFO          ACCESS:     143255 HIT:      20754 MISS:     122501
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:     312997 HIT:     312469 MISS:        528
cpu0_L2C TRANSLATION  ACCESS:      21378 HIT:       4938 MISS:      16440
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 318.5 cycles
cpu0_STLB TOTAL        ACCESS:    1116966 HIT:    1084683 MISS:      32283
cpu0_STLB LOAD         ACCESS:    1116966 HIT:    1084683 MISS:      32283
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 201.1 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:     179950
  ROW_BUFFER_MISS:     804868
 AVG DBUS CONGESTED CYCLE: 3.923
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:      37743
  FULL:     227469
