module clock_buffer (
  input wire clk_in,
  output wire clk_out
);

  assign clk_out = clk_in;

endmodule



module tb_clock_buffer;

  reg clk_in;

  wire clk_out;

  clock_buffer uut (
    .clk_in(clk_in),
    .clk_out(clk_out)
  );

  initial begin
    clk_in = 0;
    forever #5 clk_in = ~clk_in;
  end

  initial begin

    #20 $stop; 
  end

  always @(posedge clk_out) begin
 
  end

endmodule
