# üèóÔ∏è Ki·∫øn Tr√∫c & Thi·∫øt K·∫ø

Th∆∞ m·ª•c n√†y ch·ª©a t·∫•t c·∫£ t√†i li·ªáu v·ªÅ ki·∫øn tr√∫c v√† thi·∫øt k·∫ø h·ªá th·ªëng AXI.

## üìö M·ª•c L·ª•c

### 1. **[SYSTEM_DIAGRAM.md](SYSTEM_DIAGRAM.md)** ‚≠ê **B·∫ÆT ƒê·∫¶U T·ª™ ƒê√ÇY**
   - S∆° ƒë·ªì t·ªïng th·ªÉ h·ªá th·ªëng (ASCII art)
   - C·∫•u tr√∫c th∆∞ m·ª•c d·ª± √°n
   - Ki·∫øn tr√∫c `dual_master_system_ip`
   - Lu·ªìng d·ªØ li·ªáu chi ti·∫øt
   - Address mapping
   - Module hierarchy
   - **Ph√π h·ª£p cho**: Ng∆∞·ªùi m·ªõi b·∫Øt ƒë·∫ßu, t·ªïng quan nhanh

### 2. **[SYSTEM_DIAGRAM_MERMAID.md](SYSTEM_DIAGRAM_MERMAID.md)**
   - S∆° ƒë·ªì Mermaid (interactive diagrams)
   - Sequence diagrams
   - Flow charts
   - **Ph√π h·ª£p cho**: Xem tr√™n GitHub/GitLab v·ªõi Mermaid support

### 3. **[SYSTEM_ARCHITECTURE.md](SYSTEM_ARCHITECTURE.md)**
   - Chi ti·∫øt ki·∫øn tr√∫c t·ª´ng module
   - Interface ports
   - Internal signals
   - Parameters
   - Data flow
   - **Ph√π h·ª£p cho**: Deep dive v√†o implementation

### 4. **[CONNECTION_DIAGRAM.md](CONNECTION_DIAGRAM.md)**
   - S∆° ƒë·ªì k·∫øt n·ªëi chi ti·∫øt
   - Signal mapping
   - Port connections
   - **Ph√π h·ª£p cho**: Debug, wiring, integration

## üöÄ B·∫Øt ƒê·∫ßu Nhanh

### Cho Ng∆∞·ªùi M·ªõi
1. **ƒê·ªçc**: [SYSTEM_DIAGRAM.md](SYSTEM_DIAGRAM.md) - T·ªïng quan h·ªá th·ªëng
2. **Xem**: [SYSTEM_DIAGRAM_MERMAID.md](SYSTEM_DIAGRAM_MERMAID.md) - S∆° ƒë·ªì tr·ª±c quan
3. **Hi·ªÉu**: [SYSTEM_ARCHITECTURE.md](SYSTEM_ARCHITECTURE.md) - Chi ti·∫øt ki·∫øn tr√∫c

### Cho Developer
1. **Thi·∫øt k·∫ø**: [SYSTEM_ARCHITECTURE.md](SYSTEM_ARCHITECTURE.md)
2. **K·∫øt n·ªëi**: [CONNECTION_DIAGRAM.md](CONNECTION_DIAGRAM.md)

### Cho Integrator
1. **T·ªïng quan**: [SYSTEM_DIAGRAM.md](SYSTEM_DIAGRAM.md)
2. **Ports**: [SYSTEM_ARCHITECTURE.md](SYSTEM_ARCHITECTURE.md) - Section 1.5
3. **Wiring**: [CONNECTION_DIAGRAM.md](CONNECTION_DIAGRAM.md)

## üìù L∆∞u √ù

- C√°c file n√†y c√≥ m·ªôt s·ªë n·ªôi dung tr√πng l·∫∑p nh∆∞ng ph·ª•c v·ª• m·ª•c ƒë√≠ch kh√°c nhau
- **SYSTEM_DIAGRAM.md**: T·∫≠p trung v√†o s∆° ƒë·ªì v√† t·ªïng quan
- **SYSTEM_ARCHITECTURE.md**: T·∫≠p trung v√†o chi ti·∫øt implementation
- **CONNECTION_DIAGRAM.md**: T·∫≠p trung v√†o wiring v√† signal mapping

---

*Quay l·∫°i: [../README.md](../README.md)*

