ARM GAS  /tmp/cctB8189.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32f4xx_hal_msp.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.HAL_MspInit,"ax",%progbits
  18              		.align	1
  19              		.global	HAL_MspInit
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	HAL_MspInit:
  27              	.LFB130:
  28              		.file 1 "Core/Src/stm32f4xx_hal_msp.c"
   1:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f4xx_hal_msp.c **** /**
   3:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32f4xx_hal_msp.c ****   * @file         stm32f4xx_hal_msp.c
   5:Core/Src/stm32f4xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32f4xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32f4xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32f4xx_hal_msp.c ****   *
  10:Core/Src/stm32f4xx_hal_msp.c ****   * Copyright (c) 2021 STMicroelectronics.
  11:Core/Src/stm32f4xx_hal_msp.c ****   * All rights reserved.
  12:Core/Src/stm32f4xx_hal_msp.c ****   *
  13:Core/Src/stm32f4xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/stm32f4xx_hal_msp.c ****   * in the root directory of this software component.
  15:Core/Src/stm32f4xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/stm32f4xx_hal_msp.c ****   *
  17:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
  18:Core/Src/stm32f4xx_hal_msp.c ****   */
  19:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Header */
  20:Core/Src/stm32f4xx_hal_msp.c **** 
  21:Core/Src/stm32f4xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32f4xx_hal_msp.c **** #include "main.h"
  23:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/stm32f4xx_hal_msp.c **** 
  25:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Includes */
  26:Core/Src/stm32f4xx_hal_msp.c **** 
  27:Core/Src/stm32f4xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  28:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN TD */
  29:Core/Src/stm32f4xx_hal_msp.c **** 
  30:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END TD */
ARM GAS  /tmp/cctB8189.s 			page 2


  31:Core/Src/stm32f4xx_hal_msp.c **** 
  32:Core/Src/stm32f4xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  33:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Define */
  34:Core/Src/stm32f4xx_hal_msp.c **** 
  35:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Define */
  36:Core/Src/stm32f4xx_hal_msp.c **** 
  37:Core/Src/stm32f4xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  38:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  39:Core/Src/stm32f4xx_hal_msp.c **** 
  40:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Macro */
  41:Core/Src/stm32f4xx_hal_msp.c **** 
  42:Core/Src/stm32f4xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  43:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN PV */
  44:Core/Src/stm32f4xx_hal_msp.c **** 
  45:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END PV */
  46:Core/Src/stm32f4xx_hal_msp.c **** 
  47:Core/Src/stm32f4xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  48:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  49:Core/Src/stm32f4xx_hal_msp.c **** 
  50:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END PFP */
  51:Core/Src/stm32f4xx_hal_msp.c **** 
  52:Core/Src/stm32f4xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  53:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  54:Core/Src/stm32f4xx_hal_msp.c **** 
  55:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  56:Core/Src/stm32f4xx_hal_msp.c **** 
  57:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  58:Core/Src/stm32f4xx_hal_msp.c **** 
  59:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END 0 */
  60:Core/Src/stm32f4xx_hal_msp.c **** /**
  61:Core/Src/stm32f4xx_hal_msp.c ****   * Initializes the Global MSP.
  62:Core/Src/stm32f4xx_hal_msp.c ****   */
  63:Core/Src/stm32f4xx_hal_msp.c **** void HAL_MspInit(void)
  64:Core/Src/stm32f4xx_hal_msp.c **** {
  29              		.loc 1 64 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 8
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 00B5     		push	{lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 4
  36              		.cfi_offset 14, -4
  37 0002 83B0     		sub	sp, sp, #12
  38              	.LCFI1:
  39              		.cfi_def_cfa_offset 16
  65:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  66:Core/Src/stm32f4xx_hal_msp.c **** 
  67:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  68:Core/Src/stm32f4xx_hal_msp.c **** 
  69:Core/Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  40              		.loc 1 69 3 view .LVU1
  41              	.LBB2:
  42              		.loc 1 69 3 view .LVU2
  43 0004 0021     		movs	r1, #0
  44 0006 0091     		str	r1, [sp]
  45              		.loc 1 69 3 view .LVU3
  46 0008 0C4B     		ldr	r3, .L3
ARM GAS  /tmp/cctB8189.s 			page 3


  47 000a 5A6C     		ldr	r2, [r3, #68]
  48 000c 42F48042 		orr	r2, r2, #16384
  49 0010 5A64     		str	r2, [r3, #68]
  50              		.loc 1 69 3 view .LVU4
  51 0012 5A6C     		ldr	r2, [r3, #68]
  52 0014 02F48042 		and	r2, r2, #16384
  53 0018 0092     		str	r2, [sp]
  54              		.loc 1 69 3 view .LVU5
  55 001a 009A     		ldr	r2, [sp]
  56              	.LBE2:
  57              		.loc 1 69 3 view .LVU6
  70:Core/Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  58              		.loc 1 70 3 view .LVU7
  59              	.LBB3:
  60              		.loc 1 70 3 view .LVU8
  61 001c 0191     		str	r1, [sp, #4]
  62              		.loc 1 70 3 view .LVU9
  63 001e 1A6C     		ldr	r2, [r3, #64]
  64 0020 42F08052 		orr	r2, r2, #268435456
  65 0024 1A64     		str	r2, [r3, #64]
  66              		.loc 1 70 3 view .LVU10
  67 0026 1B6C     		ldr	r3, [r3, #64]
  68 0028 03F08053 		and	r3, r3, #268435456
  69 002c 0193     		str	r3, [sp, #4]
  70              		.loc 1 70 3 view .LVU11
  71 002e 019B     		ldr	r3, [sp, #4]
  72              	.LBE3:
  73              		.loc 1 70 3 view .LVU12
  71:Core/Src/stm32f4xx_hal_msp.c **** 
  72:Core/Src/stm32f4xx_hal_msp.c ****   HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
  74              		.loc 1 72 3 view .LVU13
  75 0030 0720     		movs	r0, #7
  76 0032 FFF7FEFF 		bl	HAL_NVIC_SetPriorityGrouping
  77              	.LVL0:
  73:Core/Src/stm32f4xx_hal_msp.c **** 
  74:Core/Src/stm32f4xx_hal_msp.c ****   /* System interrupt init*/
  75:Core/Src/stm32f4xx_hal_msp.c **** 
  76:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  77:Core/Src/stm32f4xx_hal_msp.c **** 
  78:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  79:Core/Src/stm32f4xx_hal_msp.c **** }
  78              		.loc 1 79 1 is_stmt 0 view .LVU14
  79 0036 03B0     		add	sp, sp, #12
  80              	.LCFI2:
  81              		.cfi_def_cfa_offset 4
  82              		@ sp needed
  83 0038 5DF804FB 		ldr	pc, [sp], #4
  84              	.L4:
  85              		.align	2
  86              	.L3:
  87 003c 00380240 		.word	1073887232
  88              		.cfi_endproc
  89              	.LFE130:
  91              		.section	.text.HAL_SPI_MspInit,"ax",%progbits
  92              		.align	1
  93              		.global	HAL_SPI_MspInit
  94              		.syntax unified
ARM GAS  /tmp/cctB8189.s 			page 4


  95              		.thumb
  96              		.thumb_func
  97              		.fpu fpv4-sp-d16
  99              	HAL_SPI_MspInit:
 100              	.LVL1:
 101              	.LFB131:
  80:Core/Src/stm32f4xx_hal_msp.c **** 
  81:Core/Src/stm32f4xx_hal_msp.c **** /**
  82:Core/Src/stm32f4xx_hal_msp.c **** * @brief SPI MSP Initialization
  83:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
  84:Core/Src/stm32f4xx_hal_msp.c **** * @param hspi: SPI handle pointer
  85:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
  86:Core/Src/stm32f4xx_hal_msp.c **** */
  87:Core/Src/stm32f4xx_hal_msp.c **** void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
  88:Core/Src/stm32f4xx_hal_msp.c **** {
 102              		.loc 1 88 1 is_stmt 1 view -0
 103              		.cfi_startproc
 104              		@ args = 0, pretend = 0, frame = 32
 105              		@ frame_needed = 0, uses_anonymous_args = 0
 106              		.loc 1 88 1 is_stmt 0 view .LVU16
 107 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 108              	.LCFI3:
 109              		.cfi_def_cfa_offset 24
 110              		.cfi_offset 4, -24
 111              		.cfi_offset 5, -20
 112              		.cfi_offset 6, -16
 113              		.cfi_offset 7, -12
 114              		.cfi_offset 8, -8
 115              		.cfi_offset 14, -4
 116 0004 88B0     		sub	sp, sp, #32
 117              	.LCFI4:
 118              		.cfi_def_cfa_offset 56
  89:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 119              		.loc 1 89 3 is_stmt 1 view .LVU17
 120              		.loc 1 89 20 is_stmt 0 view .LVU18
 121 0006 0023     		movs	r3, #0
 122 0008 0393     		str	r3, [sp, #12]
 123 000a 0493     		str	r3, [sp, #16]
 124 000c 0593     		str	r3, [sp, #20]
 125 000e 0693     		str	r3, [sp, #24]
 126 0010 0793     		str	r3, [sp, #28]
  90:Core/Src/stm32f4xx_hal_msp.c ****   if(hspi->Instance==SPI2)
 127              		.loc 1 90 3 is_stmt 1 view .LVU19
 128              		.loc 1 90 10 is_stmt 0 view .LVU20
 129 0012 0268     		ldr	r2, [r0]
 130              		.loc 1 90 5 view .LVU21
 131 0014 254B     		ldr	r3, .L9
 132 0016 9A42     		cmp	r2, r3
 133 0018 02D0     		beq	.L8
 134              	.LVL2:
 135              	.L5:
  91:Core/Src/stm32f4xx_hal_msp.c ****   {
  92:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI2_MspInit 0 */
  93:Core/Src/stm32f4xx_hal_msp.c **** 
  94:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI2_MspInit 0 */
  95:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
  96:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_SPI2_CLK_ENABLE();
ARM GAS  /tmp/cctB8189.s 			page 5


  97:Core/Src/stm32f4xx_hal_msp.c **** 
  98:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
  99:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 100:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 101:Core/Src/stm32f4xx_hal_msp.c ****     PC1     ------> SPI2_MOSI
 102:Core/Src/stm32f4xx_hal_msp.c ****     PC2     ------> SPI2_MISO
 103:Core/Src/stm32f4xx_hal_msp.c ****     PB10     ------> SPI2_SCK
 104:Core/Src/stm32f4xx_hal_msp.c ****     */
 105:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_1;
 106:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 107:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 108:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 109:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_SPI2;
 110:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 111:Core/Src/stm32f4xx_hal_msp.c **** 
 112:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_2;
 113:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 114:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 115:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 116:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 117:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 118:Core/Src/stm32f4xx_hal_msp.c **** 
 119:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_10;
 120:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 121:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 122:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 123:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 124:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 125:Core/Src/stm32f4xx_hal_msp.c **** 
 126:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI2_MspInit 1 */
 127:Core/Src/stm32f4xx_hal_msp.c **** 
 128:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI2_MspInit 1 */
 129:Core/Src/stm32f4xx_hal_msp.c ****   }
 130:Core/Src/stm32f4xx_hal_msp.c **** 
 131:Core/Src/stm32f4xx_hal_msp.c **** }
 136              		.loc 1 131 1 view .LVU22
 137 001a 08B0     		add	sp, sp, #32
 138              	.LCFI5:
 139              		.cfi_remember_state
 140              		.cfi_def_cfa_offset 24
 141              		@ sp needed
 142 001c BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 143              	.LVL3:
 144              	.L8:
 145              	.LCFI6:
 146              		.cfi_restore_state
  96:Core/Src/stm32f4xx_hal_msp.c **** 
 147              		.loc 1 96 5 is_stmt 1 view .LVU23
 148              	.LBB4:
  96:Core/Src/stm32f4xx_hal_msp.c **** 
 149              		.loc 1 96 5 view .LVU24
 150 0020 0024     		movs	r4, #0
 151 0022 0094     		str	r4, [sp]
  96:Core/Src/stm32f4xx_hal_msp.c **** 
 152              		.loc 1 96 5 view .LVU25
 153 0024 03F50033 		add	r3, r3, #131072
 154 0028 1A6C     		ldr	r2, [r3, #64]
ARM GAS  /tmp/cctB8189.s 			page 6


 155 002a 42F48042 		orr	r2, r2, #16384
 156 002e 1A64     		str	r2, [r3, #64]
  96:Core/Src/stm32f4xx_hal_msp.c **** 
 157              		.loc 1 96 5 view .LVU26
 158 0030 1A6C     		ldr	r2, [r3, #64]
 159 0032 02F48042 		and	r2, r2, #16384
 160 0036 0092     		str	r2, [sp]
  96:Core/Src/stm32f4xx_hal_msp.c **** 
 161              		.loc 1 96 5 view .LVU27
 162 0038 009A     		ldr	r2, [sp]
 163              	.LBE4:
  96:Core/Src/stm32f4xx_hal_msp.c **** 
 164              		.loc 1 96 5 view .LVU28
  98:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 165              		.loc 1 98 5 view .LVU29
 166              	.LBB5:
  98:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 167              		.loc 1 98 5 view .LVU30
 168 003a 0194     		str	r4, [sp, #4]
  98:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 169              		.loc 1 98 5 view .LVU31
 170 003c 1A6B     		ldr	r2, [r3, #48]
 171 003e 42F00402 		orr	r2, r2, #4
 172 0042 1A63     		str	r2, [r3, #48]
  98:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 173              		.loc 1 98 5 view .LVU32
 174 0044 1A6B     		ldr	r2, [r3, #48]
 175 0046 02F00402 		and	r2, r2, #4
 176 004a 0192     		str	r2, [sp, #4]
  98:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 177              		.loc 1 98 5 view .LVU33
 178 004c 019A     		ldr	r2, [sp, #4]
 179              	.LBE5:
  98:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 180              		.loc 1 98 5 view .LVU34
  99:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 181              		.loc 1 99 5 view .LVU35
 182              	.LBB6:
  99:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 183              		.loc 1 99 5 view .LVU36
 184 004e 0294     		str	r4, [sp, #8]
  99:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 185              		.loc 1 99 5 view .LVU37
 186 0050 1A6B     		ldr	r2, [r3, #48]
 187 0052 42F00202 		orr	r2, r2, #2
 188 0056 1A63     		str	r2, [r3, #48]
  99:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 189              		.loc 1 99 5 view .LVU38
 190 0058 1B6B     		ldr	r3, [r3, #48]
 191 005a 03F00203 		and	r3, r3, #2
 192 005e 0293     		str	r3, [sp, #8]
  99:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 193              		.loc 1 99 5 view .LVU39
 194 0060 029B     		ldr	r3, [sp, #8]
 195              	.LBE6:
  99:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 196              		.loc 1 99 5 view .LVU40
ARM GAS  /tmp/cctB8189.s 			page 7


 105:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 197              		.loc 1 105 5 view .LVU41
 105:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 198              		.loc 1 105 25 is_stmt 0 view .LVU42
 199 0062 0225     		movs	r5, #2
 200 0064 0395     		str	r5, [sp, #12]
 106:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 201              		.loc 1 106 5 is_stmt 1 view .LVU43
 106:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 202              		.loc 1 106 26 is_stmt 0 view .LVU44
 203 0066 0495     		str	r5, [sp, #16]
 107:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 204              		.loc 1 107 5 is_stmt 1 view .LVU45
 107:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 205              		.loc 1 107 26 is_stmt 0 view .LVU46
 206 0068 0594     		str	r4, [sp, #20]
 108:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_SPI2;
 207              		.loc 1 108 5 is_stmt 1 view .LVU47
 108:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_SPI2;
 208              		.loc 1 108 27 is_stmt 0 view .LVU48
 209 006a 0326     		movs	r6, #3
 210 006c 0696     		str	r6, [sp, #24]
 109:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 211              		.loc 1 109 5 is_stmt 1 view .LVU49
 109:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 212              		.loc 1 109 31 is_stmt 0 view .LVU50
 213 006e 0723     		movs	r3, #7
 214 0070 0793     		str	r3, [sp, #28]
 110:Core/Src/stm32f4xx_hal_msp.c **** 
 215              		.loc 1 110 5 is_stmt 1 view .LVU51
 216 0072 DFF84080 		ldr	r8, .L9+8
 217 0076 03A9     		add	r1, sp, #12
 218 0078 4046     		mov	r0, r8
 219              	.LVL4:
 110:Core/Src/stm32f4xx_hal_msp.c **** 
 220              		.loc 1 110 5 is_stmt 0 view .LVU52
 221 007a FFF7FEFF 		bl	HAL_GPIO_Init
 222              	.LVL5:
 112:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 223              		.loc 1 112 5 is_stmt 1 view .LVU53
 112:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 224              		.loc 1 112 25 is_stmt 0 view .LVU54
 225 007e 0423     		movs	r3, #4
 226 0080 0393     		str	r3, [sp, #12]
 113:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 227              		.loc 1 113 5 is_stmt 1 view .LVU55
 113:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 228              		.loc 1 113 26 is_stmt 0 view .LVU56
 229 0082 0495     		str	r5, [sp, #16]
 114:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 230              		.loc 1 114 5 is_stmt 1 view .LVU57
 114:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 231              		.loc 1 114 26 is_stmt 0 view .LVU58
 232 0084 0594     		str	r4, [sp, #20]
 115:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 233              		.loc 1 115 5 is_stmt 1 view .LVU59
 115:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
ARM GAS  /tmp/cctB8189.s 			page 8


 234              		.loc 1 115 27 is_stmt 0 view .LVU60
 235 0086 0696     		str	r6, [sp, #24]
 116:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 236              		.loc 1 116 5 is_stmt 1 view .LVU61
 116:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 237              		.loc 1 116 31 is_stmt 0 view .LVU62
 238 0088 0527     		movs	r7, #5
 239 008a 0797     		str	r7, [sp, #28]
 117:Core/Src/stm32f4xx_hal_msp.c **** 
 240              		.loc 1 117 5 is_stmt 1 view .LVU63
 241 008c 03A9     		add	r1, sp, #12
 242 008e 4046     		mov	r0, r8
 243 0090 FFF7FEFF 		bl	HAL_GPIO_Init
 244              	.LVL6:
 119:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 245              		.loc 1 119 5 view .LVU64
 119:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 246              		.loc 1 119 25 is_stmt 0 view .LVU65
 247 0094 4FF48063 		mov	r3, #1024
 248 0098 0393     		str	r3, [sp, #12]
 120:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 249              		.loc 1 120 5 is_stmt 1 view .LVU66
 120:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 250              		.loc 1 120 26 is_stmt 0 view .LVU67
 251 009a 0495     		str	r5, [sp, #16]
 121:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 252              		.loc 1 121 5 is_stmt 1 view .LVU68
 121:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 253              		.loc 1 121 26 is_stmt 0 view .LVU69
 254 009c 0594     		str	r4, [sp, #20]
 122:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 255              		.loc 1 122 5 is_stmt 1 view .LVU70
 122:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 256              		.loc 1 122 27 is_stmt 0 view .LVU71
 257 009e 0696     		str	r6, [sp, #24]
 123:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 258              		.loc 1 123 5 is_stmt 1 view .LVU72
 123:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 259              		.loc 1 123 31 is_stmt 0 view .LVU73
 260 00a0 0797     		str	r7, [sp, #28]
 124:Core/Src/stm32f4xx_hal_msp.c **** 
 261              		.loc 1 124 5 is_stmt 1 view .LVU74
 262 00a2 03A9     		add	r1, sp, #12
 263 00a4 0248     		ldr	r0, .L9+4
 264 00a6 FFF7FEFF 		bl	HAL_GPIO_Init
 265              	.LVL7:
 266              		.loc 1 131 1 is_stmt 0 view .LVU75
 267 00aa B6E7     		b	.L5
 268              	.L10:
 269              		.align	2
 270              	.L9:
 271 00ac 00380040 		.word	1073756160
 272 00b0 00040240 		.word	1073873920
 273 00b4 00080240 		.word	1073874944
 274              		.cfi_endproc
 275              	.LFE131:
 277              		.section	.text.HAL_SPI_MspDeInit,"ax",%progbits
ARM GAS  /tmp/cctB8189.s 			page 9


 278              		.align	1
 279              		.global	HAL_SPI_MspDeInit
 280              		.syntax unified
 281              		.thumb
 282              		.thumb_func
 283              		.fpu fpv4-sp-d16
 285              	HAL_SPI_MspDeInit:
 286              	.LVL8:
 287              	.LFB132:
 132:Core/Src/stm32f4xx_hal_msp.c **** 
 133:Core/Src/stm32f4xx_hal_msp.c **** /**
 134:Core/Src/stm32f4xx_hal_msp.c **** * @brief SPI MSP De-Initialization
 135:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 136:Core/Src/stm32f4xx_hal_msp.c **** * @param hspi: SPI handle pointer
 137:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 138:Core/Src/stm32f4xx_hal_msp.c **** */
 139:Core/Src/stm32f4xx_hal_msp.c **** void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
 140:Core/Src/stm32f4xx_hal_msp.c **** {
 288              		.loc 1 140 1 is_stmt 1 view -0
 289              		.cfi_startproc
 290              		@ args = 0, pretend = 0, frame = 0
 291              		@ frame_needed = 0, uses_anonymous_args = 0
 292              		.loc 1 140 1 is_stmt 0 view .LVU77
 293 0000 08B5     		push	{r3, lr}
 294              	.LCFI7:
 295              		.cfi_def_cfa_offset 8
 296              		.cfi_offset 3, -8
 297              		.cfi_offset 14, -4
 141:Core/Src/stm32f4xx_hal_msp.c ****   if(hspi->Instance==SPI2)
 298              		.loc 1 141 3 is_stmt 1 view .LVU78
 299              		.loc 1 141 10 is_stmt 0 view .LVU79
 300 0002 0268     		ldr	r2, [r0]
 301              		.loc 1 141 5 view .LVU80
 302 0004 094B     		ldr	r3, .L15
 303 0006 9A42     		cmp	r2, r3
 304 0008 00D0     		beq	.L14
 305              	.LVL9:
 306              	.L11:
 142:Core/Src/stm32f4xx_hal_msp.c ****   {
 143:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI2_MspDeInit 0 */
 144:Core/Src/stm32f4xx_hal_msp.c **** 
 145:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI2_MspDeInit 0 */
 146:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 147:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_SPI2_CLK_DISABLE();
 148:Core/Src/stm32f4xx_hal_msp.c **** 
 149:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 150:Core/Src/stm32f4xx_hal_msp.c ****     PC1     ------> SPI2_MOSI
 151:Core/Src/stm32f4xx_hal_msp.c ****     PC2     ------> SPI2_MISO
 152:Core/Src/stm32f4xx_hal_msp.c ****     PB10     ------> SPI2_SCK
 153:Core/Src/stm32f4xx_hal_msp.c ****     */
 154:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOC, GPIO_PIN_1|GPIO_PIN_2);
 155:Core/Src/stm32f4xx_hal_msp.c **** 
 156:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_10);
 157:Core/Src/stm32f4xx_hal_msp.c **** 
 158:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI2_MspDeInit 1 */
 159:Core/Src/stm32f4xx_hal_msp.c **** 
 160:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI2_MspDeInit 1 */
ARM GAS  /tmp/cctB8189.s 			page 10


 161:Core/Src/stm32f4xx_hal_msp.c ****   }
 162:Core/Src/stm32f4xx_hal_msp.c **** 
 163:Core/Src/stm32f4xx_hal_msp.c **** }
 307              		.loc 1 163 1 view .LVU81
 308 000a 08BD     		pop	{r3, pc}
 309              	.LVL10:
 310              	.L14:
 147:Core/Src/stm32f4xx_hal_msp.c **** 
 311              		.loc 1 147 5 is_stmt 1 view .LVU82
 312 000c 084A     		ldr	r2, .L15+4
 313 000e 136C     		ldr	r3, [r2, #64]
 314 0010 23F48043 		bic	r3, r3, #16384
 315 0014 1364     		str	r3, [r2, #64]
 154:Core/Src/stm32f4xx_hal_msp.c **** 
 316              		.loc 1 154 5 view .LVU83
 317 0016 0621     		movs	r1, #6
 318 0018 0648     		ldr	r0, .L15+8
 319              	.LVL11:
 154:Core/Src/stm32f4xx_hal_msp.c **** 
 320              		.loc 1 154 5 is_stmt 0 view .LVU84
 321 001a FFF7FEFF 		bl	HAL_GPIO_DeInit
 322              	.LVL12:
 156:Core/Src/stm32f4xx_hal_msp.c **** 
 323              		.loc 1 156 5 is_stmt 1 view .LVU85
 324 001e 4FF48061 		mov	r1, #1024
 325 0022 0548     		ldr	r0, .L15+12
 326 0024 FFF7FEFF 		bl	HAL_GPIO_DeInit
 327              	.LVL13:
 328              		.loc 1 163 1 is_stmt 0 view .LVU86
 329 0028 EFE7     		b	.L11
 330              	.L16:
 331 002a 00BF     		.align	2
 332              	.L15:
 333 002c 00380040 		.word	1073756160
 334 0030 00380240 		.word	1073887232
 335 0034 00080240 		.word	1073874944
 336 0038 00040240 		.word	1073873920
 337              		.cfi_endproc
 338              	.LFE132:
 340              		.section	.text.HAL_UART_MspInit,"ax",%progbits
 341              		.align	1
 342              		.global	HAL_UART_MspInit
 343              		.syntax unified
 344              		.thumb
 345              		.thumb_func
 346              		.fpu fpv4-sp-d16
 348              	HAL_UART_MspInit:
 349              	.LVL14:
 350              	.LFB133:
 164:Core/Src/stm32f4xx_hal_msp.c **** 
 165:Core/Src/stm32f4xx_hal_msp.c **** /**
 166:Core/Src/stm32f4xx_hal_msp.c **** * @brief UART MSP Initialization
 167:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 168:Core/Src/stm32f4xx_hal_msp.c **** * @param huart: UART handle pointer
 169:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 170:Core/Src/stm32f4xx_hal_msp.c **** */
 171:Core/Src/stm32f4xx_hal_msp.c **** void HAL_UART_MspInit(UART_HandleTypeDef* huart)
ARM GAS  /tmp/cctB8189.s 			page 11


 172:Core/Src/stm32f4xx_hal_msp.c **** {
 351              		.loc 1 172 1 is_stmt 1 view -0
 352              		.cfi_startproc
 353              		@ args = 0, pretend = 0, frame = 32
 354              		@ frame_needed = 0, uses_anonymous_args = 0
 355              		.loc 1 172 1 is_stmt 0 view .LVU88
 356 0000 00B5     		push	{lr}
 357              	.LCFI8:
 358              		.cfi_def_cfa_offset 4
 359              		.cfi_offset 14, -4
 360 0002 89B0     		sub	sp, sp, #36
 361              	.LCFI9:
 362              		.cfi_def_cfa_offset 40
 173:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 363              		.loc 1 173 3 is_stmt 1 view .LVU89
 364              		.loc 1 173 20 is_stmt 0 view .LVU90
 365 0004 0023     		movs	r3, #0
 366 0006 0393     		str	r3, [sp, #12]
 367 0008 0493     		str	r3, [sp, #16]
 368 000a 0593     		str	r3, [sp, #20]
 369 000c 0693     		str	r3, [sp, #24]
 370 000e 0793     		str	r3, [sp, #28]
 174:Core/Src/stm32f4xx_hal_msp.c ****   if(huart->Instance==USART2)
 371              		.loc 1 174 3 is_stmt 1 view .LVU91
 372              		.loc 1 174 11 is_stmt 0 view .LVU92
 373 0010 0268     		ldr	r2, [r0]
 374              		.loc 1 174 5 view .LVU93
 375 0012 154B     		ldr	r3, .L21
 376 0014 9A42     		cmp	r2, r3
 377 0016 02D0     		beq	.L20
 378              	.LVL15:
 379              	.L17:
 175:Core/Src/stm32f4xx_hal_msp.c ****   {
 176:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 0 */
 177:Core/Src/stm32f4xx_hal_msp.c **** 
 178:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART2_MspInit 0 */
 179:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 180:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_ENABLE();
 181:Core/Src/stm32f4xx_hal_msp.c **** 
 182:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 183:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 184:Core/Src/stm32f4xx_hal_msp.c ****     PA2     ------> USART2_TX
 185:Core/Src/stm32f4xx_hal_msp.c ****     PA3     ------> USART2_RX
 186:Core/Src/stm32f4xx_hal_msp.c ****     */
 187:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 188:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 189:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 190:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 191:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 192:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 193:Core/Src/stm32f4xx_hal_msp.c **** 
 194:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 1 */
 195:Core/Src/stm32f4xx_hal_msp.c **** 
 196:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART2_MspInit 1 */
 197:Core/Src/stm32f4xx_hal_msp.c ****   }
 198:Core/Src/stm32f4xx_hal_msp.c **** 
 199:Core/Src/stm32f4xx_hal_msp.c **** }
ARM GAS  /tmp/cctB8189.s 			page 12


 380              		.loc 1 199 1 view .LVU94
 381 0018 09B0     		add	sp, sp, #36
 382              	.LCFI10:
 383              		.cfi_remember_state
 384              		.cfi_def_cfa_offset 4
 385              		@ sp needed
 386 001a 5DF804FB 		ldr	pc, [sp], #4
 387              	.LVL16:
 388              	.L20:
 389              	.LCFI11:
 390              		.cfi_restore_state
 180:Core/Src/stm32f4xx_hal_msp.c **** 
 391              		.loc 1 180 5 is_stmt 1 view .LVU95
 392              	.LBB7:
 180:Core/Src/stm32f4xx_hal_msp.c **** 
 393              		.loc 1 180 5 view .LVU96
 394 001e 0022     		movs	r2, #0
 395 0020 0192     		str	r2, [sp, #4]
 180:Core/Src/stm32f4xx_hal_msp.c **** 
 396              		.loc 1 180 5 view .LVU97
 397 0022 03F5FA33 		add	r3, r3, #128000
 398 0026 196C     		ldr	r1, [r3, #64]
 399 0028 41F40031 		orr	r1, r1, #131072
 400 002c 1964     		str	r1, [r3, #64]
 180:Core/Src/stm32f4xx_hal_msp.c **** 
 401              		.loc 1 180 5 view .LVU98
 402 002e 196C     		ldr	r1, [r3, #64]
 403 0030 01F40031 		and	r1, r1, #131072
 404 0034 0191     		str	r1, [sp, #4]
 180:Core/Src/stm32f4xx_hal_msp.c **** 
 405              		.loc 1 180 5 view .LVU99
 406 0036 0199     		ldr	r1, [sp, #4]
 407              	.LBE7:
 180:Core/Src/stm32f4xx_hal_msp.c **** 
 408              		.loc 1 180 5 view .LVU100
 182:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 409              		.loc 1 182 5 view .LVU101
 410              	.LBB8:
 182:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 411              		.loc 1 182 5 view .LVU102
 412 0038 0292     		str	r2, [sp, #8]
 182:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 413              		.loc 1 182 5 view .LVU103
 414 003a 196B     		ldr	r1, [r3, #48]
 415 003c 41F00101 		orr	r1, r1, #1
 416 0040 1963     		str	r1, [r3, #48]
 182:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 417              		.loc 1 182 5 view .LVU104
 418 0042 1B6B     		ldr	r3, [r3, #48]
 419 0044 03F00103 		and	r3, r3, #1
 420 0048 0293     		str	r3, [sp, #8]
 182:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 421              		.loc 1 182 5 view .LVU105
 422 004a 029B     		ldr	r3, [sp, #8]
 423              	.LBE8:
 182:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 424              		.loc 1 182 5 view .LVU106
ARM GAS  /tmp/cctB8189.s 			page 13


 187:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 425              		.loc 1 187 5 view .LVU107
 187:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 426              		.loc 1 187 25 is_stmt 0 view .LVU108
 427 004c 0C23     		movs	r3, #12
 428 004e 0393     		str	r3, [sp, #12]
 188:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 429              		.loc 1 188 5 is_stmt 1 view .LVU109
 188:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 430              		.loc 1 188 26 is_stmt 0 view .LVU110
 431 0050 0223     		movs	r3, #2
 432 0052 0493     		str	r3, [sp, #16]
 189:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 433              		.loc 1 189 5 is_stmt 1 view .LVU111
 189:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 434              		.loc 1 189 26 is_stmt 0 view .LVU112
 435 0054 0592     		str	r2, [sp, #20]
 190:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 436              		.loc 1 190 5 is_stmt 1 view .LVU113
 190:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 437              		.loc 1 190 27 is_stmt 0 view .LVU114
 438 0056 0323     		movs	r3, #3
 439 0058 0693     		str	r3, [sp, #24]
 191:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 440              		.loc 1 191 5 is_stmt 1 view .LVU115
 191:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 441              		.loc 1 191 31 is_stmt 0 view .LVU116
 442 005a 0723     		movs	r3, #7
 443 005c 0793     		str	r3, [sp, #28]
 192:Core/Src/stm32f4xx_hal_msp.c **** 
 444              		.loc 1 192 5 is_stmt 1 view .LVU117
 445 005e 03A9     		add	r1, sp, #12
 446 0060 0248     		ldr	r0, .L21+4
 447              	.LVL17:
 192:Core/Src/stm32f4xx_hal_msp.c **** 
 448              		.loc 1 192 5 is_stmt 0 view .LVU118
 449 0062 FFF7FEFF 		bl	HAL_GPIO_Init
 450              	.LVL18:
 451              		.loc 1 199 1 view .LVU119
 452 0066 D7E7     		b	.L17
 453              	.L22:
 454              		.align	2
 455              	.L21:
 456 0068 00440040 		.word	1073759232
 457 006c 00000240 		.word	1073872896
 458              		.cfi_endproc
 459              	.LFE133:
 461              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 462              		.align	1
 463              		.global	HAL_UART_MspDeInit
 464              		.syntax unified
 465              		.thumb
 466              		.thumb_func
 467              		.fpu fpv4-sp-d16
 469              	HAL_UART_MspDeInit:
 470              	.LVL19:
 471              	.LFB134:
ARM GAS  /tmp/cctB8189.s 			page 14


 200:Core/Src/stm32f4xx_hal_msp.c **** 
 201:Core/Src/stm32f4xx_hal_msp.c **** /**
 202:Core/Src/stm32f4xx_hal_msp.c **** * @brief UART MSP De-Initialization
 203:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 204:Core/Src/stm32f4xx_hal_msp.c **** * @param huart: UART handle pointer
 205:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 206:Core/Src/stm32f4xx_hal_msp.c **** */
 207:Core/Src/stm32f4xx_hal_msp.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
 208:Core/Src/stm32f4xx_hal_msp.c **** {
 472              		.loc 1 208 1 is_stmt 1 view -0
 473              		.cfi_startproc
 474              		@ args = 0, pretend = 0, frame = 0
 475              		@ frame_needed = 0, uses_anonymous_args = 0
 476              		.loc 1 208 1 is_stmt 0 view .LVU121
 477 0000 08B5     		push	{r3, lr}
 478              	.LCFI12:
 479              		.cfi_def_cfa_offset 8
 480              		.cfi_offset 3, -8
 481              		.cfi_offset 14, -4
 209:Core/Src/stm32f4xx_hal_msp.c ****   if(huart->Instance==USART2)
 482              		.loc 1 209 3 is_stmt 1 view .LVU122
 483              		.loc 1 209 11 is_stmt 0 view .LVU123
 484 0002 0268     		ldr	r2, [r0]
 485              		.loc 1 209 5 view .LVU124
 486 0004 064B     		ldr	r3, .L27
 487 0006 9A42     		cmp	r2, r3
 488 0008 00D0     		beq	.L26
 489              	.LVL20:
 490              	.L23:
 210:Core/Src/stm32f4xx_hal_msp.c ****   {
 211:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 0 */
 212:Core/Src/stm32f4xx_hal_msp.c **** 
 213:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART2_MspDeInit 0 */
 214:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 215:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_DISABLE();
 216:Core/Src/stm32f4xx_hal_msp.c **** 
 217:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 218:Core/Src/stm32f4xx_hal_msp.c ****     PA2     ------> USART2_TX
 219:Core/Src/stm32f4xx_hal_msp.c ****     PA3     ------> USART2_RX
 220:Core/Src/stm32f4xx_hal_msp.c ****     */
 221:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, USART_TX_Pin|USART_RX_Pin);
 222:Core/Src/stm32f4xx_hal_msp.c **** 
 223:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 1 */
 224:Core/Src/stm32f4xx_hal_msp.c **** 
 225:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART2_MspDeInit 1 */
 226:Core/Src/stm32f4xx_hal_msp.c ****   }
 227:Core/Src/stm32f4xx_hal_msp.c **** 
 228:Core/Src/stm32f4xx_hal_msp.c **** }
 491              		.loc 1 228 1 view .LVU125
 492 000a 08BD     		pop	{r3, pc}
 493              	.LVL21:
 494              	.L26:
 215:Core/Src/stm32f4xx_hal_msp.c **** 
 495              		.loc 1 215 5 is_stmt 1 view .LVU126
 496 000c 054A     		ldr	r2, .L27+4
 497 000e 136C     		ldr	r3, [r2, #64]
 498 0010 23F40033 		bic	r3, r3, #131072
ARM GAS  /tmp/cctB8189.s 			page 15


 499 0014 1364     		str	r3, [r2, #64]
 221:Core/Src/stm32f4xx_hal_msp.c **** 
 500              		.loc 1 221 5 view .LVU127
 501 0016 0C21     		movs	r1, #12
 502 0018 0348     		ldr	r0, .L27+8
 503              	.LVL22:
 221:Core/Src/stm32f4xx_hal_msp.c **** 
 504              		.loc 1 221 5 is_stmt 0 view .LVU128
 505 001a FFF7FEFF 		bl	HAL_GPIO_DeInit
 506              	.LVL23:
 507              		.loc 1 228 1 view .LVU129
 508 001e F4E7     		b	.L23
 509              	.L28:
 510              		.align	2
 511              	.L27:
 512 0020 00440040 		.word	1073759232
 513 0024 00380240 		.word	1073887232
 514 0028 00000240 		.word	1073872896
 515              		.cfi_endproc
 516              	.LFE134:
 518              		.text
 519              	.Letext0:
 520              		.file 2 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stdint.h"
 521              		.file 3 "Drivers/CMSIS/Include/core_cm4.h"
 522              		.file 4 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/system_stm32f4xx.h"
 523              		.file 5 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f446xx.h"
 524              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 525              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 526              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 527              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_spi.h"
 528              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_uart.h"
 529              		.file 11 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h"
 530              		.file 12 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h"
ARM GAS  /tmp/cctB8189.s 			page 16


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f4xx_hal_msp.c
     /tmp/cctB8189.s:18     .text.HAL_MspInit:0000000000000000 $t
     /tmp/cctB8189.s:26     .text.HAL_MspInit:0000000000000000 HAL_MspInit
     /tmp/cctB8189.s:87     .text.HAL_MspInit:000000000000003c $d
     /tmp/cctB8189.s:92     .text.HAL_SPI_MspInit:0000000000000000 $t
     /tmp/cctB8189.s:99     .text.HAL_SPI_MspInit:0000000000000000 HAL_SPI_MspInit
     /tmp/cctB8189.s:271    .text.HAL_SPI_MspInit:00000000000000ac $d
     /tmp/cctB8189.s:278    .text.HAL_SPI_MspDeInit:0000000000000000 $t
     /tmp/cctB8189.s:285    .text.HAL_SPI_MspDeInit:0000000000000000 HAL_SPI_MspDeInit
     /tmp/cctB8189.s:333    .text.HAL_SPI_MspDeInit:000000000000002c $d
     /tmp/cctB8189.s:341    .text.HAL_UART_MspInit:0000000000000000 $t
     /tmp/cctB8189.s:348    .text.HAL_UART_MspInit:0000000000000000 HAL_UART_MspInit
     /tmp/cctB8189.s:456    .text.HAL_UART_MspInit:0000000000000068 $d
     /tmp/cctB8189.s:462    .text.HAL_UART_MspDeInit:0000000000000000 $t
     /tmp/cctB8189.s:469    .text.HAL_UART_MspDeInit:0000000000000000 HAL_UART_MspDeInit
     /tmp/cctB8189.s:512    .text.HAL_UART_MspDeInit:0000000000000020 $d

UNDEFINED SYMBOLS
HAL_NVIC_SetPriorityGrouping
HAL_GPIO_Init
HAL_GPIO_DeInit
