#! /usr/local/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-954-g359b2b65)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x55c67436d970 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x55c67436e850 .scope module, "mips_cpu_bus_tb" "mips_cpu_bus_tb" 3 1;
 .timescale 0 0;
P_0x55c67436bd70 .param/str "RAM_INIT_FILE" 0 3 4, "test/2-binary/1-Dependent/xor1.hex.txt";
P_0x55c67436bdb0 .param/l "TIMEOUT_CYCLES" 0 3 5, +C4<00000000000000000010011100010000>;
v0x55c6744066e0_0 .net "active", 0 0, v0x55c6744023c0_0;  1 drivers
v0x55c6744067a0_0 .net "address", 31 0, v0x55c674404260_0;  1 drivers
v0x55c6744068b0_0 .net "byteenable", 3 0, v0x55c674402920_0;  1 drivers
v0x55c674406950_0 .var "clk", 0 0;
v0x55c6744069f0_0 .net "read", 0 0, v0x55c674404e80_0;  1 drivers
v0x55c674406ae0_0 .net "readdata", 31 0, v0x55c6744062c0_0;  1 drivers
v0x55c674406bf0_0 .net "register_v0", 31 0, v0x55c674401a90_0;  1 drivers
v0x55c674406cb0_0 .var "reset", 0 0;
v0x55c674406d50_0 .var "waitrequest", 0 0;
v0x55c674406df0_0 .net "write", 0 0, v0x55c674405370_0;  1 drivers
v0x55c674406ee0_0 .net "writedata", 31 0, v0x55c674402c20_0;  1 drivers
S_0x55c67436de40 .scope module, "cpuInst" "mips_cpu_bus" 3 35, 4 1 0, S_0x55c67436e850;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "waitrequest";
    .port_info 5 /INPUT 32 "readdata";
    .port_info 6 /OUTPUT 1 "write";
    .port_info 7 /OUTPUT 1 "read";
    .port_info 8 /OUTPUT 4 "byteenable";
    .port_info 9 /OUTPUT 32 "writedata";
    .port_info 10 /OUTPUT 32 "address";
enum0x55c674312a00 .enum4 (2)
   "DATA_FETCH" 2'b00,
   "DATA_WRITE" 2'b01,
   "INSTR_FETCH" 2'b10,
   "WAITING" 2'b11
 ;
v0x55c674404170_0 .net "active", 0 0, v0x55c6744023c0_0;  alias, 1 drivers
v0x55c674404260_0 .var "address", 31 0;
v0x55c674404320_0 .net "byteenable", 3 0, v0x55c674402920_0;  alias, 1 drivers
v0x55c674404420_0 .net "clk", 0 0, v0x55c674406950_0;  1 drivers
v0x55c674404510_0 .var "clk_enable", 0 0;
v0x55c674404650_0 .net "data_addr", 31 0, v0x55c674402880_0;  1 drivers
v0x55c6744046f0_0 .var "data_read", 31 0;
v0x55c674404790_0 .net "data_read_en", 0 0, v0x55c6744029c0_0;  1 drivers
v0x55c674404830_0 .var "data_reg", 31 0;
v0x55c6744048d0_0 .net "data_write", 0 0, v0x55c674402b60_0;  1 drivers
v0x55c6744049a0_0 .var "delayed", 0 0;
v0x55c674404a40_0 .net "instr_addr", 31 0, v0x55c674402f70_0;  1 drivers
v0x55c674404b30_0 .var "instr_addr_reg", 31 0;
v0x55c674404bf0_0 .var "instr_read", 31 0;
v0x55c674404ce0_0 .var "instr_reg", 31 0;
v0x55c674404da0_0 .var "next_state", 1 0;
v0x55c674404e80_0 .var "read", 0 0;
v0x55c674404f40_0 .net "readdata", 31 0, v0x55c6744062c0_0;  alias, 1 drivers
v0x55c674405020_0 .net "register_v0", 31 0, v0x55c674401a90_0;  alias, 1 drivers
v0x55c6744050e0_0 .net "reset", 0 0, v0x55c674406cb0_0;  1 drivers
v0x55c6744051d0_0 .var "state", 1 0;
v0x55c6744052b0_0 .net "waitrequest", 0 0, v0x55c674406d50_0;  1 drivers
v0x55c674405370_0 .var "write", 0 0;
v0x55c674405430_0 .net "writedata", 31 0, v0x55c674402c20_0;  alias, 1 drivers
E_0x55c6743028a0/0 .event edge, v0x55c674404b30_0, v0x55c674402f70_0, v0x55c6744051d0_0, v0x55c6744029c0_0;
E_0x55c6743028a0/1 .event edge, v0x55c674402b60_0, v0x55c6744052b0_0, v0x55c674404da0_0, v0x55c674402880_0;
E_0x55c6743028a0/2 .event edge, v0x55c6744049a0_0, v0x55c674404f40_0, v0x55c674404ce0_0, v0x55c674404830_0;
E_0x55c6743028a0 .event/or E_0x55c6743028a0/0, E_0x55c6743028a0/1, E_0x55c6743028a0/2;
S_0x55c67436dfd0 .scope module, "harvard_cpu" "mips_cpu_harvard_mod" 4 102, 5 1 0, S_0x55c67436de40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /INPUT 32 "instr_readdata";
    .port_info 6 /OUTPUT 32 "instr_address";
    .port_info 7 /INPUT 32 "data_readdata";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 4 "data_byteenable";
    .port_info 11 /OUTPUT 32 "data_writedata";
    .port_info 12 /OUTPUT 32 "data_address";
enum0x55c6743374d0 .enum4 (6)
   "R_TYPE" 6'b000000,
   "BR_Z" 6'b000001,
   "ADDIU" 6'b001001,
   "ANDI" 6'b001100,
   "BEQ" 6'b000100,
   "BGTZ" 6'b000111,
   "BLEZ" 6'b000110,
   "BNE" 6'b000101,
   "J" 6'b000010,
   "JAL" 6'b000011,
   "LB" 6'b100000,
   "LBU" 6'b100100,
   "LH" 6'b100001,
   "LHU" 6'b100101,
   "LUI" 6'b001111,
   "LW" 6'b100011,
   "LWL" 6'b100010,
   "LWR" 6'b100110,
   "ORI" 6'b001101,
   "SB" 6'b101000,
   "SH" 6'b101001,
   "SLTI" 6'b001010,
   "SLTIU" 6'b001011,
   "SW" 6'b101011,
   "XORI" 6'b001110
 ;
enum0x55c6743a2020 .enum4 (6)
   "F_ADDU" 6'b100001,
   "F_AND" 6'b100100,
   "F_DIV" 6'b011010,
   "F_DIVU" 6'b011011,
   "F_JALR" 6'b001001,
   "F_JR" 6'b001000,
   "F_MFHI" 6'b010000,
   "F_MFLO" 6'b010010,
   "F_MTHI" 6'b010001,
   "F_MTLO" 6'b010011,
   "F_MULT" 6'b011000,
   "F_MULTU" 6'b011001,
   "F_OR" 6'b100101,
   "F_SLL" 6'b000000,
   "F_SLLV" 6'b000100,
   "F_SLT" 6'b101010,
   "F_SLTU" 6'b101011,
   "F_SRA" 6'b000011,
   "F_SRAV" 6'b000111,
   "F_SRL" 6'b000010,
   "F_SRLV" 6'b000110,
   "F_SUBU" 6'b100011,
   "F_XOR" 6'b100110
 ;
enum0x55c6743a46b0 .enum4 (4)
   "ADDU" 4'b0000,
   "SUBU" 4'b0001,
   "AND" 4'b0010,
   "OR" 4'b0011,
   "XOR" 4'b0100,
   "SRL" 4'b0101,
   "SRA" 4'b0110,
   "SLL" 4'b0111,
   "SLT" 4'b1000,
   "SLTU" 4'b1001
 ;
v0x55c6744023c0_0 .var "active", 0 0;
v0x55c6744024a0_0 .var "alu_b", 31 0;
v0x55c674402560_0 .var "alu_control", 3 0;
v0x55c674402600_0 .net "alu_result", 31 0, v0x55c6743e55c0_0;  1 drivers
v0x55c6744026a0_0 .var "alu_shift_amt", 4 0;
v0x55c674402740_0 .net "clk", 0 0, v0x55c674406950_0;  alias, 1 drivers
v0x55c6744027e0_0 .net "clk_enable", 0 0, v0x55c674404510_0;  1 drivers
v0x55c674402880_0 .var "data_address", 31 0;
v0x55c674402920_0 .var "data_byteenable", 3 0;
v0x55c6744029c0_0 .var "data_read", 0 0;
v0x55c674402a80_0 .net "data_readdata", 31 0, v0x55c6744046f0_0;  1 drivers
v0x55c674402b60_0 .var "data_write", 0 0;
v0x55c674402c20_0 .var "data_writedata", 31 0;
v0x55c674402d00_0 .net "equal", 0 0, v0x55c6743e3840_0;  1 drivers
v0x55c674402dd0_0 .var "hi_in", 31 0;
v0x55c674402e90_0 .var "hi_reg", 31 0;
v0x55c674402f70_0 .var "instr_address", 31 0;
v0x55c674403160_0 .net "instr_readdata", 31 0, v0x55c674404bf0_0;  1 drivers
v0x55c674403240_0 .var "ir_reg", 31 0;
v0x55c674403320_0 .var "lo_in", 31 0;
v0x55c674403400_0 .var "lo_reg", 31 0;
v0x55c6744034e0_0 .net "negative", 0 0, v0x55c6743dedf0_0;  1 drivers
v0x55c6744035b0_0 .var "pc_in", 31 0;
v0x55c674403670_0 .var "pc_reg", 31 0;
v0x55c674403750_0 .var "product", 63 0;
v0x55c674403830_0 .net "read_data_a", 31 0, v0x55c674401690_0;  1 drivers
v0x55c6744038f0_0 .net "read_data_b", 31 0, v0x55c674401750_0;  1 drivers
v0x55c6744039b0_0 .var "regfile_write_addr", 4 0;
v0x55c674403a80_0 .var "regfile_write_data", 31 0;
v0x55c674403b50_0 .var "regfile_write_enable", 0 0;
v0x55c674403c20_0 .net "register_v0", 31 0, v0x55c674401a90_0;  alias, 1 drivers
v0x55c674403cf0_0 .net "reset", 0 0, v0x55c674406cb0_0;  alias, 1 drivers
v0x55c674403dc0_0 .var "sign_extended_immediate", 31 0;
v0x55c674403e60_0 .var "u_product", 63 0;
v0x55c674403f20_0 .net "zero", 0 0, v0x55c674400d20_0;  1 drivers
E_0x55c67433ba60/0 .event edge, v0x55c674403670_0, v0x55c6743e55c0_0, v0x55c674403240_0, v0x55c6743e4530_0;
E_0x55c67433ba60/1 .event edge, v0x55c674401750_0, v0x55c6744023c0_0, v0x55c674403750_0, v0x55c674403e60_0;
E_0x55c67433ba60/2 .event edge, v0x55c674402e90_0, v0x55c674403400_0, v0x55c6743dedf0_0, v0x55c674403dc0_0;
E_0x55c67433ba60/3 .event edge, v0x55c674402a80_0, v0x55c6743e3840_0, v0x55c674400d20_0;
E_0x55c67433ba60 .event/or E_0x55c67433ba60/0, E_0x55c67433ba60/1, E_0x55c67433ba60/2, E_0x55c67433ba60/3;
L_0x55c674406fa0 .part v0x55c674403240_0, 21, 5;
L_0x55c674407040 .part v0x55c674403240_0, 16, 5;
S_0x55c674353a10 .scope module, "alu" "mips_cpu_alu" 5 64, 6 1 0, S_0x55c67436dfd0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "alu_control";
    .port_info 1 /INPUT 5 "alu_shift_amt";
    .port_info 2 /INPUT 32 "alu_a";
    .port_info 3 /INPUT 32 "alu_b";
    .port_info 4 /OUTPUT 1 "zero";
    .port_info 5 /OUTPUT 1 "equal";
    .port_info 6 /OUTPUT 1 "negative";
    .port_info 7 /OUTPUT 32 "alu_out";
enum0x55c6743a5c70 .enum4 (4)
   "ADDU" 4'b0000,
   "SUBU" 4'b0001,
   "AND" 4'b0010,
   "OR" 4'b0011,
   "XOR" 4'b0100,
   "SRL" 4'b0101,
   "SRA" 4'b0110,
   "SLL" 4'b0111,
   "STL" 4'b1000,
   "STLU" 4'b1001
 ;
v0x55c6743e4530_0 .net "alu_a", 31 0, v0x55c674401690_0;  alias, 1 drivers
v0x55c6743e4dd0_0 .net "alu_b", 31 0, v0x55c6744024a0_0;  1 drivers
v0x55c6743e5080_0 .net "alu_control", 3 0, v0x55c674402560_0;  1 drivers
v0x55c6743e55c0_0 .var "alu_out", 31 0;
v0x55c6743b5530_0 .net "alu_shift_amt", 4 0, v0x55c6744026a0_0;  1 drivers
v0x55c6743e3840_0 .var "equal", 0 0;
v0x55c6743dedf0_0 .var "negative", 0 0;
v0x55c674400d20_0 .var "zero", 0 0;
E_0x55c67433ad00 .event edge, v0x55c6743e5080_0, v0x55c6743e4530_0, v0x55c6743e4dd0_0, v0x55c6743b5530_0;
S_0x55c674400f30 .scope module, "reg_file" "mips_cpu_register_file" 5 75, 7 1 0, S_0x55c67436dfd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clk_enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 5 "read_addr_a";
    .port_info 5 /OUTPUT 32 "read_data_a";
    .port_info 6 /INPUT 5 "read_addr_b";
    .port_info 7 /OUTPUT 32 "read_data_b";
    .port_info 8 /INPUT 5 "regfile_write_addr";
    .port_info 9 /INPUT 1 "regfile_write_enable";
    .port_info 10 /INPUT 32 "regfile_write_data";
v0x55c674401220_0 .net "clk", 0 0, v0x55c674406950_0;  alias, 1 drivers
v0x55c674401300_0 .net "clk_enable", 0 0, v0x55c674404510_0;  alias, 1 drivers
v0x55c6744013c0_0 .var/i "i", 31 0;
v0x55c674401480_0 .net "read_addr_a", 4 0, L_0x55c674406fa0;  1 drivers
v0x55c674401560_0 .net "read_addr_b", 4 0, L_0x55c674407040;  1 drivers
v0x55c674401690_0 .var "read_data_a", 31 0;
v0x55c674401750_0 .var "read_data_b", 31 0;
v0x55c674401810_0 .net "regfile_write_addr", 4 0, v0x55c6744039b0_0;  1 drivers
v0x55c6744018f0_0 .net "regfile_write_data", 31 0, v0x55c674403a80_0;  1 drivers
v0x55c6744019d0_0 .net "regfile_write_enable", 0 0, v0x55c674403b50_0;  1 drivers
v0x55c674401a90_0 .var "register_v0", 31 0;
v0x55c674401b70 .array "regs", 0 31, 31 0;
v0x55c674402140_0 .net "reset", 0 0, v0x55c674406cb0_0;  alias, 1 drivers
E_0x55c674325700 .event posedge, v0x55c674401220_0;
v0x55c674401b70_2 .array/port v0x55c674401b70, 2;
v0x55c674401b70_0 .array/port v0x55c674401b70, 0;
E_0x55c6743e56f0/0 .event edge, v0x55c674402140_0, v0x55c674401b70_2, v0x55c674401480_0, v0x55c674401b70_0;
v0x55c674401b70_1 .array/port v0x55c674401b70, 1;
v0x55c674401b70_3 .array/port v0x55c674401b70, 3;
v0x55c674401b70_4 .array/port v0x55c674401b70, 4;
v0x55c674401b70_5 .array/port v0x55c674401b70, 5;
E_0x55c6743e56f0/1 .event edge, v0x55c674401b70_1, v0x55c674401b70_3, v0x55c674401b70_4, v0x55c674401b70_5;
v0x55c674401b70_6 .array/port v0x55c674401b70, 6;
v0x55c674401b70_7 .array/port v0x55c674401b70, 7;
v0x55c674401b70_8 .array/port v0x55c674401b70, 8;
v0x55c674401b70_9 .array/port v0x55c674401b70, 9;
E_0x55c6743e56f0/2 .event edge, v0x55c674401b70_6, v0x55c674401b70_7, v0x55c674401b70_8, v0x55c674401b70_9;
v0x55c674401b70_10 .array/port v0x55c674401b70, 10;
v0x55c674401b70_11 .array/port v0x55c674401b70, 11;
v0x55c674401b70_12 .array/port v0x55c674401b70, 12;
v0x55c674401b70_13 .array/port v0x55c674401b70, 13;
E_0x55c6743e56f0/3 .event edge, v0x55c674401b70_10, v0x55c674401b70_11, v0x55c674401b70_12, v0x55c674401b70_13;
v0x55c674401b70_14 .array/port v0x55c674401b70, 14;
v0x55c674401b70_15 .array/port v0x55c674401b70, 15;
v0x55c674401b70_16 .array/port v0x55c674401b70, 16;
v0x55c674401b70_17 .array/port v0x55c674401b70, 17;
E_0x55c6743e56f0/4 .event edge, v0x55c674401b70_14, v0x55c674401b70_15, v0x55c674401b70_16, v0x55c674401b70_17;
v0x55c674401b70_18 .array/port v0x55c674401b70, 18;
v0x55c674401b70_19 .array/port v0x55c674401b70, 19;
v0x55c674401b70_20 .array/port v0x55c674401b70, 20;
v0x55c674401b70_21 .array/port v0x55c674401b70, 21;
E_0x55c6743e56f0/5 .event edge, v0x55c674401b70_18, v0x55c674401b70_19, v0x55c674401b70_20, v0x55c674401b70_21;
v0x55c674401b70_22 .array/port v0x55c674401b70, 22;
v0x55c674401b70_23 .array/port v0x55c674401b70, 23;
v0x55c674401b70_24 .array/port v0x55c674401b70, 24;
v0x55c674401b70_25 .array/port v0x55c674401b70, 25;
E_0x55c6743e56f0/6 .event edge, v0x55c674401b70_22, v0x55c674401b70_23, v0x55c674401b70_24, v0x55c674401b70_25;
v0x55c674401b70_26 .array/port v0x55c674401b70, 26;
v0x55c674401b70_27 .array/port v0x55c674401b70, 27;
v0x55c674401b70_28 .array/port v0x55c674401b70, 28;
v0x55c674401b70_29 .array/port v0x55c674401b70, 29;
E_0x55c6743e56f0/7 .event edge, v0x55c674401b70_26, v0x55c674401b70_27, v0x55c674401b70_28, v0x55c674401b70_29;
v0x55c674401b70_30 .array/port v0x55c674401b70, 30;
v0x55c674401b70_31 .array/port v0x55c674401b70, 31;
E_0x55c6743e56f0/8 .event edge, v0x55c674401b70_30, v0x55c674401b70_31, v0x55c674401560_0;
E_0x55c6743e56f0 .event/or E_0x55c6743e56f0/0, E_0x55c6743e56f0/1, E_0x55c6743e56f0/2, E_0x55c6743e56f0/3, E_0x55c6743e56f0/4, E_0x55c6743e56f0/5, E_0x55c6743e56f0/6, E_0x55c6743e56f0/7, E_0x55c6743e56f0/8;
S_0x55c674405630 .scope module, "ramInst" "RAM_8x8192_avalon_mapped" 3 23, 8 1 0, S_0x55c67436e850;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "address";
    .port_info 2 /INPUT 1 "write";
    .port_info 3 /INPUT 1 "read";
    .port_info 4 /INPUT 1 "waitrequest";
    .port_info 5 /INPUT 32 "writedata";
    .port_info 6 /INPUT 4 "byteenable";
    .port_info 7 /OUTPUT 32 "readdata";
P_0x55c674405830 .param/str "RAM_FILE" 0 8 11, "test/2-binary/1-Dependent/xor1.hex.txt";
v0x55c674405de0_0 .net "address", 31 0, v0x55c674404260_0;  alias, 1 drivers
v0x55c674405ec0_0 .net "byteenable", 3 0, v0x55c674402920_0;  alias, 1 drivers
v0x55c674405fb0_0 .net "clk", 0 0, v0x55c674406950_0;  alias, 1 drivers
v0x55c674406050_0 .var "mapped_address", 12 0;
v0x55c674406110 .array "mem", 0 8191, 7 0;
v0x55c674406220_0 .net "read", 0 0, v0x55c674404e80_0;  alias, 1 drivers
v0x55c6744062c0_0 .var "readdata", 31 0;
v0x55c674406390_0 .net "waitrequest", 0 0, v0x55c674406d50_0;  alias, 1 drivers
v0x55c674406460_0 .net "write", 0 0, v0x55c674405370_0;  alias, 1 drivers
v0x55c674406530_0 .net "writedata", 31 0, v0x55c674402c20_0;  alias, 1 drivers
E_0x55c674405900 .event edge, v0x55c674404260_0;
S_0x55c674405b30 .scope begin, "$unm_blk_1" "$unm_blk_1" 8 18, 8 18 0, S_0x55c674405630;
 .timescale 0 0;
v0x55c674405ce0_0 .var/i "i", 31 0;
    .scope S_0x55c674405630;
T_0 ;
    %fork t_1, S_0x55c674405b30;
    %jmp t_0;
    .scope S_0x55c674405b30;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c674405ce0_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x55c674405ce0_0;
    %cmpi/s 8192, 0, 32;
    %jmp/0xz T_0.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x55c674405ce0_0;
    %store/vec4a v0x55c674406110, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x55c674405ce0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x55c674405ce0_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %vpi_call/w 8 24 "$display", "Loading %s into RAM", P_0x55c674405830 {0 0 0};
    %vpi_call/w 8 25 "$readmemh", P_0x55c674405830, v0x55c674406110, 32'sb00000000000000000000000000000000, 32'sb00000000000000000001111111111111 {0 0 0};
    %end;
    .scope S_0x55c674405630;
t_0 %join;
    %end;
    .thread T_0;
    .scope S_0x55c674405630;
T_1 ;
    %wait E_0x55c674405900;
    %load/vec4 v0x55c674405de0_0;
    %parti/s 8, 24, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 128, 0, 8;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 191, 0, 8;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 255, 0, 8;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %load/vec4 v0x55c674405de0_0;
    %parti/s 13, 0, 2;
    %store/vec4 v0x55c674406050_0, 0, 13;
    %jmp T_1.5;
T_1.0 ;
    %load/vec4 v0x55c674405de0_0;
    %parti/s 13, 0, 2;
    %store/vec4 v0x55c674406050_0, 0, 13;
    %jmp T_1.5;
T_1.1 ;
    %load/vec4 v0x55c674405de0_0;
    %parti/s 13, 0, 2;
    %addi 1024, 0, 13;
    %store/vec4 v0x55c674406050_0, 0, 13;
    %jmp T_1.5;
T_1.2 ;
    %load/vec4 v0x55c674405de0_0;
    %parti/s 13, 0, 2;
    %addi 5120, 0, 13;
    %store/vec4 v0x55c674406050_0, 0, 13;
    %jmp T_1.5;
T_1.3 ;
    %load/vec4 v0x55c674405de0_0;
    %parti/s 13, 0, 2;
    %store/vec4 v0x55c674406050_0, 0, 13;
    %jmp T_1.5;
T_1.5 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x55c674405630;
T_2 ;
    %wait E_0x55c674325700;
    %load/vec4 v0x55c674406220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x55c674406050_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x55c674406110, 4;
    %load/vec4 v0x55c674406050_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x55c674406110, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55c674406050_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x55c674406110, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55c674406050_0;
    %pad/u 15;
    %ix/vec4 4;
    %load/vec4a v0x55c674406110, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55c6744062c0_0, 0;
    %load/vec4 v0x55c674406050_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x55c674406110, 4;
    %load/vec4 v0x55c674406050_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x55c674406110, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55c674406050_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x55c674406110, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55c674406050_0;
    %pad/u 15;
    %ix/vec4 4;
    %load/vec4a v0x55c674406110, 4;
    %concat/vec4; draw_concat_vec4
    %vpi_call/w 8 52 "$display", "TB : INFO : RAM_ACCESS: Read from 0x%h, data: 0x%h", v0x55c674405de0_0, S<0,vec4,u32> {1 0 0};
T_2.0 ;
    %load/vec4 v0x55c674406460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %vpi_call/w 8 55 "$write", "TB : INFO : RAM_ACCESS: Write to 0x%h, data: 0x", v0x55c674405de0_0 {0 0 0};
    %load/vec4 v0x55c674405ec0_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v0x55c674406530_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x55c674406050_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c674406110, 0, 4;
    %vpi_call/w 8 58 "$write", "%h", &PV<v0x55c674406530_0, 24, 8> {0 0 0};
    %jmp T_2.5;
T_2.4 ;
    %vpi_call/w 8 61 "$write", "xx" {0 0 0};
T_2.5 ;
    %load/vec4 v0x55c674405ec0_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.6, 8;
    %load/vec4 v0x55c674406530_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x55c674406050_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c674406110, 0, 4;
    %vpi_call/w 8 65 "$write", "%h", &PV<v0x55c674406530_0, 16, 8> {0 0 0};
    %jmp T_2.7;
T_2.6 ;
    %vpi_call/w 8 68 "$write", "xx" {0 0 0};
T_2.7 ;
    %load/vec4 v0x55c674405ec0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.8, 8;
    %load/vec4 v0x55c674406530_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x55c674406050_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c674406110, 0, 4;
    %vpi_call/w 8 72 "$write", "%h", &PV<v0x55c674406530_0, 8, 8> {0 0 0};
    %jmp T_2.9;
T_2.8 ;
    %vpi_call/w 8 75 "$write", "xx" {0 0 0};
T_2.9 ;
    %load/vec4 v0x55c674405ec0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.10, 8;
    %load/vec4 v0x55c674406530_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x55c674406050_0;
    %pad/u 15;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c674406110, 0, 4;
    %vpi_call/w 8 79 "$display", "%h", &PV<v0x55c674406530_0, 0, 8> {0 0 0};
    %jmp T_2.11;
T_2.10 ;
    %vpi_call/w 8 82 "$display", "xx" {0 0 0};
T_2.11 ;
T_2.2 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x55c674353a10;
T_3 ;
Ewait_0 .event/or E_0x55c67433ad00, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x55c6743e5080_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %load/vec4 v0x55c6743e4dd0_0;
    %store/vec4 v0x55c6743e55c0_0, 0, 32;
    %jmp T_3.11;
T_3.0 ;
    %load/vec4 v0x55c6743e4530_0;
    %load/vec4 v0x55c6743e4dd0_0;
    %add;
    %store/vec4 v0x55c6743e55c0_0, 0, 32;
    %jmp T_3.11;
T_3.1 ;
    %load/vec4 v0x55c6743e4530_0;
    %load/vec4 v0x55c6743e4dd0_0;
    %sub;
    %store/vec4 v0x55c6743e55c0_0, 0, 32;
    %jmp T_3.11;
T_3.2 ;
    %load/vec4 v0x55c6743e4530_0;
    %load/vec4 v0x55c6743e4dd0_0;
    %and;
    %store/vec4 v0x55c6743e55c0_0, 0, 32;
    %jmp T_3.11;
T_3.3 ;
    %load/vec4 v0x55c6743e4530_0;
    %load/vec4 v0x55c6743e4dd0_0;
    %or;
    %store/vec4 v0x55c6743e55c0_0, 0, 32;
    %jmp T_3.11;
T_3.4 ;
    %load/vec4 v0x55c6743e4530_0;
    %load/vec4 v0x55c6743e4dd0_0;
    %xor;
    %store/vec4 v0x55c6743e55c0_0, 0, 32;
    %jmp T_3.11;
T_3.5 ;
    %load/vec4 v0x55c6743e4dd0_0;
    %ix/getv 4, v0x55c6743b5530_0;
    %shiftr 4;
    %store/vec4 v0x55c6743e55c0_0, 0, 32;
    %jmp T_3.11;
T_3.6 ;
    %load/vec4 v0x55c6743e4dd0_0;
    %ix/getv 4, v0x55c6743b5530_0;
    %shiftr/s 4;
    %store/vec4 v0x55c6743e55c0_0, 0, 32;
    %jmp T_3.11;
T_3.7 ;
    %load/vec4 v0x55c6743e4dd0_0;
    %ix/getv 4, v0x55c6743b5530_0;
    %shiftl 4;
    %store/vec4 v0x55c6743e55c0_0, 0, 32;
    %jmp T_3.11;
T_3.8 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x55c6743e4530_0;
    %load/vec4 v0x55c6743e4dd0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55c6743e55c0_0, 0, 32;
    %jmp T_3.11;
T_3.9 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x55c6743e4530_0;
    %load/vec4 v0x55c6743e4dd0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55c6743e55c0_0, 0, 32;
    %jmp T_3.11;
T_3.11 ;
    %pop/vec4 1;
    %load/vec4 v0x55c6743e4530_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x55c674400d20_0, 0, 1;
    %load/vec4 v0x55c6743e4530_0;
    %load/vec4 v0x55c6743e4dd0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x55c6743e3840_0, 0, 1;
    %load/vec4 v0x55c6743e4530_0;
    %cmpi/s 0, 0, 32;
    %flag_get/vec4 5;
    %store/vec4 v0x55c6743dedf0_0, 0, 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x55c674400f30;
T_4 ;
Ewait_1 .event/or E_0x55c6743e56f0, E_0x0;
    %wait Ewait_1;
    %load/vec4 v0x55c674402140_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_4.1, 8;
T_4.0 ; End of true expr.
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55c674401b70, 4;
    %jmp/0 T_4.1, 8;
 ; End of false expr.
    %blend;
T_4.1;
    %store/vec4 v0x55c674401a90_0, 0, 32;
    %load/vec4 v0x55c674402140_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.2, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_4.3, 8;
T_4.2 ; End of true expr.
    %load/vec4 v0x55c674401480_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x55c674401b70, 4;
    %jmp/0 T_4.3, 8;
 ; End of false expr.
    %blend;
T_4.3;
    %store/vec4 v0x55c674401690_0, 0, 32;
    %load/vec4 v0x55c674402140_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.4, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_4.5, 8;
T_4.4 ; End of true expr.
    %load/vec4 v0x55c674401560_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x55c674401b70, 4;
    %jmp/0 T_4.5, 8;
 ; End of false expr.
    %blend;
T_4.5;
    %store/vec4 v0x55c674401750_0, 0, 32;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x55c674400f30;
T_5 ;
    %wait E_0x55c674325700;
    %load/vec4 v0x55c674402140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c6744013c0_0, 0, 32;
T_5.2 ;
    %load/vec4 v0x55c6744013c0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x55c6744013c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c674401b70, 0, 4;
    %load/vec4 v0x55c6744013c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55c6744013c0_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x55c6744019d0_0;
    %load/vec4 v0x55c674401810_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x55c674401300_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v0x55c6744018f0_0;
    %load/vec4 v0x55c674401810_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c674401b70, 0, 4;
T_5.4 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x55c67436dfd0;
T_6 ;
    %wait E_0x55c67433ba60;
    %load/vec4 v0x55c674403670_0;
    %store/vec4 v0x55c674402f70_0, 0, 32;
    %load/vec4 v0x55c674402600_0;
    %pushi/vec4 4294967292, 0, 32;
    %and;
    %store/vec4 v0x55c674402880_0, 0, 32;
    %load/vec4 v0x55c674403240_0;
    %parti/s 6, 26, 6;
    %cmpi/e 12, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v0x55c674403240_0;
    %parti/s 6, 26, 6;
    %cmpi/e 13, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55c674403240_0;
    %parti/s 6, 26, 6;
    %cmpi/e 14, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_6.0, 8;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x55c674403240_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_6.1, 8;
T_6.0 ; End of true expr.
    %load/vec4 v0x55c674403240_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x55c674403240_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_6.1, 8;
 ; End of false expr.
    %blend;
T_6.1;
    %store/vec4 v0x55c674403dc0_0, 0, 32;
    %load/vec4 v0x55c674403240_0;
    %parti/s 4, 2, 3;
    %cmpi/e 1, 0, 4;
    %flag_mov 8, 4;
    %jmp/0 T_6.2, 8;
    %load/vec4 v0x55c674403830_0;
    %parti/s 5, 0, 2;
    %jmp/1 T_6.3, 8;
T_6.2 ; End of true expr.
    %load/vec4 v0x55c674403240_0;
    %parti/s 5, 6, 4;
    %jmp/0 T_6.3, 8;
 ; End of false expr.
    %blend;
T_6.3;
    %store/vec4 v0x55c6744026a0_0, 0, 5;
    %load/vec4 v0x55c674403830_0;
    %pad/s 64;
    %load/vec4 v0x55c6744038f0_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x55c674403750_0, 0, 64;
    %load/vec4 v0x55c674403830_0;
    %pad/u 64;
    %load/vec4 v0x55c6744038f0_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x55c674403e60_0, 0, 64;
    %load/vec4 v0x55c674403240_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_6.4, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c674402b60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c6744029c0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55c674402920_0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c674402c20_0, 0, 32;
    %load/vec4 v0x55c6744038f0_0;
    %store/vec4 v0x55c6744024a0_0, 0, 32;
    %load/vec4 v0x55c674403240_0;
    %parti/s 5, 11, 5;
    %store/vec4 v0x55c6744039b0_0, 0, 5;
    %load/vec4 v0x55c674403240_0;
    %parti/s 6, 0, 2;
    %cmpi/e 9, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_6.6, 8;
    %load/vec4 v0x55c674403670_0;
    %addi 4, 0, 32;
    %jmp/1 T_6.7, 8;
T_6.6 ; End of true expr.
    %load/vec4 v0x55c674402600_0;
    %jmp/0 T_6.7, 8;
 ; End of false expr.
    %blend;
T_6.7;
    %store/vec4 v0x55c674403a80_0, 0, 32;
    %load/vec4 v0x55c674403240_0;
    %parti/s 6, 0, 2;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55c674403240_0;
    %parti/s 6, 0, 2;
    %pushi/vec4 26, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55c674403240_0;
    %parti/s 6, 0, 2;
    %pushi/vec4 27, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55c674403240_0;
    %parti/s 6, 0, 2;
    %pushi/vec4 24, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55c674403240_0;
    %parti/s 6, 0, 2;
    %pushi/vec4 25, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55c674403240_0;
    %parti/s 6, 0, 2;
    %pushi/vec4 17, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55c674403240_0;
    %parti/s 6, 0, 2;
    %pushi/vec4 19, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %inv;
    %load/vec4 v0x55c6744023c0_0;
    %and;
    %store/vec4 v0x55c674403b50_0, 0, 1;
    %load/vec4 v0x55c674403240_0;
    %parti/s 5, 1, 2;
    %cmpi/e 4, 0, 5;
    %flag_mov 8, 4;
    %jmp/0 T_6.8, 8;
    %load/vec4 v0x55c674403830_0;
    %jmp/1 T_6.9, 8;
T_6.8 ; End of true expr.
    %load/vec4 v0x55c674403670_0;
    %addi 4, 0, 32;
    %jmp/0 T_6.9, 8;
 ; End of false expr.
    %blend;
T_6.9;
    %store/vec4 v0x55c6744035b0_0, 0, 32;
    %load/vec4 v0x55c674403240_0;
    %parti/s 6, 0, 2;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_6.10, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_6.11, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_6.12, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_6.13, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_6.14, 6;
    %load/vec4 v0x55c674402e90_0;
    %store/vec4 v0x55c674402dd0_0, 0, 32;
    %jmp T_6.16;
T_6.10 ;
    %load/vec4 v0x55c674403830_0;
    %store/vec4 v0x55c674402dd0_0, 0, 32;
    %jmp T_6.16;
T_6.11 ;
    %load/vec4 v0x55c674403750_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x55c674402dd0_0, 0, 32;
    %jmp T_6.16;
T_6.12 ;
    %load/vec4 v0x55c674403e60_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x55c674402dd0_0, 0, 32;
    %jmp T_6.16;
T_6.13 ;
    %load/vec4 v0x55c674403830_0;
    %load/vec4 v0x55c6744038f0_0;
    %mod/s;
    %store/vec4 v0x55c674402dd0_0, 0, 32;
    %jmp T_6.16;
T_6.14 ;
    %load/vec4 v0x55c674403830_0;
    %load/vec4 v0x55c6744038f0_0;
    %mod;
    %store/vec4 v0x55c674402dd0_0, 0, 32;
    %jmp T_6.16;
T_6.16 ;
    %pop/vec4 1;
    %load/vec4 v0x55c674403240_0;
    %parti/s 6, 0, 2;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_6.17, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_6.18, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_6.19, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_6.20, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_6.21, 6;
    %load/vec4 v0x55c674403400_0;
    %store/vec4 v0x55c674403320_0, 0, 32;
    %jmp T_6.23;
T_6.17 ;
    %load/vec4 v0x55c674403830_0;
    %store/vec4 v0x55c674403320_0, 0, 32;
    %jmp T_6.23;
T_6.18 ;
    %load/vec4 v0x55c674403750_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x55c674403320_0, 0, 32;
    %jmp T_6.23;
T_6.19 ;
    %load/vec4 v0x55c674403e60_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x55c674403320_0, 0, 32;
    %jmp T_6.23;
T_6.20 ;
    %load/vec4 v0x55c674403830_0;
    %load/vec4 v0x55c6744038f0_0;
    %div/s;
    %store/vec4 v0x55c674403320_0, 0, 32;
    %jmp T_6.23;
T_6.21 ;
    %load/vec4 v0x55c674403830_0;
    %load/vec4 v0x55c6744038f0_0;
    %div;
    %store/vec4 v0x55c674403320_0, 0, 32;
    %jmp T_6.23;
T_6.23 ;
    %pop/vec4 1;
    %load/vec4 v0x55c674403240_0;
    %parti/s 6, 0, 2;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_6.24, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_6.25, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 6;
    %cmp/u;
    %jmp/1 T_6.26, 6;
    %load/vec4 v0x55c674402600_0;
    %store/vec4 v0x55c674403a80_0, 0, 32;
    %jmp T_6.28;
T_6.24 ;
    %load/vec4 v0x55c674403670_0;
    %addi 4, 0, 32;
    %store/vec4 v0x55c674403a80_0, 0, 32;
    %jmp T_6.28;
T_6.25 ;
    %load/vec4 v0x55c674402e90_0;
    %store/vec4 v0x55c674403a80_0, 0, 32;
    %jmp T_6.28;
T_6.26 ;
    %load/vec4 v0x55c674403400_0;
    %store/vec4 v0x55c674403a80_0, 0, 32;
    %jmp T_6.28;
T_6.28 ;
    %pop/vec4 1;
    %load/vec4 v0x55c674403240_0;
    %parti/s 6, 0, 2;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_6.29, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_6.30, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_6.31, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_6.32, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_6.33, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_6.34, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_6.35, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_6.36, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_6.37, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_6.38, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_6.39, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_6.40, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55c674402560_0, 0, 4;
    %jmp T_6.42;
T_6.29 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x55c674402560_0, 0, 4;
    %jmp T_6.42;
T_6.30 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x55c674402560_0, 0, 4;
    %jmp T_6.42;
T_6.31 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x55c674402560_0, 0, 4;
    %jmp T_6.42;
T_6.32 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x55c674402560_0, 0, 4;
    %jmp T_6.42;
T_6.33 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x55c674402560_0, 0, 4;
    %jmp T_6.42;
T_6.34 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x55c674402560_0, 0, 4;
    %jmp T_6.42;
T_6.35 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x55c674402560_0, 0, 4;
    %jmp T_6.42;
T_6.36 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x55c674402560_0, 0, 4;
    %jmp T_6.42;
T_6.37 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x55c674402560_0, 0, 4;
    %jmp T_6.42;
T_6.38 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x55c674402560_0, 0, 4;
    %jmp T_6.42;
T_6.39 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x55c674402560_0, 0, 4;
    %jmp T_6.42;
T_6.40 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x55c674402560_0, 0, 4;
    %jmp T_6.42;
T_6.42 ;
    %pop/vec4 1;
    %jmp T_6.5;
T_6.4 ;
    %load/vec4 v0x55c674403240_0;
    %parti/s 6, 26, 6;
    %cmpi/e 1, 0, 6;
    %jmp/0xz  T_6.43, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c674402b60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c6744029c0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55c674402920_0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c674402c20_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55c674402560_0, 0, 4;
    %load/vec4 v0x55c6744038f0_0;
    %store/vec4 v0x55c6744024a0_0, 0, 32;
    %pushi/vec4 31, 0, 5;
    %store/vec4 v0x55c6744039b0_0, 0, 5;
    %load/vec4 v0x55c674403670_0;
    %addi 4, 0, 32;
    %store/vec4 v0x55c674403a80_0, 0, 32;
    %load/vec4 v0x55c674403240_0;
    %parti/s 1, 20, 6;
    %load/vec4 v0x55c6744023c0_0;
    %and;
    %store/vec4 v0x55c674403b50_0, 0, 1;
    %load/vec4 v0x55c674403240_0;
    %parti/s 1, 16, 6;
    %load/vec4 v0x55c6744034e0_0;
    %xor;
    %flag_set/vec4 8;
    %jmp/0 T_6.45, 8;
    %load/vec4 v0x55c674403670_0;
    %load/vec4 v0x55c674403240_0;
    %parti/s 1, 15, 5;
    %replicate 14;
    %load/vec4 v0x55c674403240_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %add;
    %jmp/1 T_6.46, 8;
T_6.45 ; End of true expr.
    %load/vec4 v0x55c674403670_0;
    %addi 4, 0, 32;
    %jmp/0 T_6.46, 8;
 ; End of false expr.
    %blend;
T_6.46;
    %store/vec4 v0x55c6744035b0_0, 0, 32;
    %load/vec4 v0x55c674402e90_0;
    %store/vec4 v0x55c674402dd0_0, 0, 32;
    %load/vec4 v0x55c674403400_0;
    %store/vec4 v0x55c674403320_0, 0, 32;
    %jmp T_6.44;
T_6.43 ;
    %load/vec4 v0x55c674403240_0;
    %parti/s 6, 26, 6;
    %pushi/vec4 40, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55c674403240_0;
    %parti/s 6, 26, 6;
    %pushi/vec4 41, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55c674403240_0;
    %parti/s 6, 26, 6;
    %pushi/vec4 43, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55c6744023c0_0;
    %and;
    %store/vec4 v0x55c674402b60_0, 0, 1;
    %load/vec4 v0x55c674403240_0;
    %parti/s 6, 26, 6;
    %pushi/vec4 32, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55c674403240_0;
    %parti/s 6, 26, 6;
    %pushi/vec4 36, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55c674403240_0;
    %parti/s 6, 26, 6;
    %pushi/vec4 34, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55c674403240_0;
    %parti/s 6, 26, 6;
    %pushi/vec4 35, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55c674403240_0;
    %parti/s 6, 26, 6;
    %pushi/vec4 33, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55c674403240_0;
    %parti/s 6, 26, 6;
    %pushi/vec4 37, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55c674403240_0;
    %parti/s 6, 26, 6;
    %pushi/vec4 38, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55c6744023c0_0;
    %and;
    %store/vec4 v0x55c6744029c0_0, 0, 1;
    %load/vec4 v0x55c674403240_0;
    %parti/s 6, 26, 6;
    %cmpi/e 4, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v0x55c674403240_0;
    %parti/s 6, 26, 6;
    %cmpi/e 5, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_6.47, 8;
    %load/vec4 v0x55c6744038f0_0;
    %jmp/1 T_6.48, 8;
T_6.47 ; End of true expr.
    %load/vec4 v0x55c674403dc0_0;
    %jmp/0 T_6.48, 8;
 ; End of false expr.
    %blend;
T_6.48;
    %store/vec4 v0x55c6744024a0_0, 0, 32;
    %load/vec4 v0x55c674403240_0;
    %parti/s 6, 26, 6;
    %cmpi/e 3, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_6.49, 8;
    %pushi/vec4 31, 0, 5;
    %jmp/1 T_6.50, 8;
T_6.49 ; End of true expr.
    %load/vec4 v0x55c674403240_0;
    %parti/s 5, 16, 6;
    %jmp/0 T_6.50, 8;
 ; End of false expr.
    %blend;
T_6.50;
    %store/vec4 v0x55c6744039b0_0, 0, 5;
    %load/vec4 v0x55c674403240_0;
    %parti/s 6, 26, 6;
    %pushi/vec4 9, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55c674403240_0;
    %parti/s 6, 26, 6;
    %pushi/vec4 12, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55c674403240_0;
    %parti/s 6, 26, 6;
    %pushi/vec4 3, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55c674403240_0;
    %parti/s 6, 26, 6;
    %pushi/vec4 32, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55c674403240_0;
    %parti/s 6, 26, 6;
    %pushi/vec4 36, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55c674403240_0;
    %parti/s 6, 26, 6;
    %pushi/vec4 33, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55c674403240_0;
    %parti/s 6, 26, 6;
    %pushi/vec4 37, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55c674403240_0;
    %parti/s 6, 26, 6;
    %pushi/vec4 15, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55c674403240_0;
    %parti/s 6, 26, 6;
    %pushi/vec4 35, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55c674403240_0;
    %parti/s 6, 26, 6;
    %pushi/vec4 34, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55c674403240_0;
    %parti/s 6, 26, 6;
    %pushi/vec4 38, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55c674403240_0;
    %parti/s 6, 26, 6;
    %pushi/vec4 13, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55c674403240_0;
    %parti/s 6, 26, 6;
    %pushi/vec4 10, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55c674403240_0;
    %parti/s 6, 26, 6;
    %pushi/vec4 11, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55c674403240_0;
    %parti/s 6, 26, 6;
    %pushi/vec4 14, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55c6744023c0_0;
    %and;
    %store/vec4 v0x55c674403b50_0, 0, 1;
    %load/vec4 v0x55c674402e90_0;
    %store/vec4 v0x55c674402dd0_0, 0, 32;
    %load/vec4 v0x55c674403400_0;
    %store/vec4 v0x55c674403320_0, 0, 32;
    %load/vec4 v0x55c674403240_0;
    %parti/s 6, 26, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_6.51, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_6.52, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_6.53, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_6.54, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_6.55, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55c674402560_0, 0, 4;
    %jmp T_6.57;
T_6.51 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x55c674402560_0, 0, 4;
    %jmp T_6.57;
T_6.52 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x55c674402560_0, 0, 4;
    %jmp T_6.57;
T_6.53 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x55c674402560_0, 0, 4;
    %jmp T_6.57;
T_6.54 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x55c674402560_0, 0, 4;
    %jmp T_6.57;
T_6.55 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x55c674402560_0, 0, 4;
    %jmp T_6.57;
T_6.57 ;
    %pop/vec4 1;
    %load/vec4 v0x55c674403240_0;
    %parti/s 6, 26, 6;
    %cmpi/e 40, 0, 6;
    %jmp/0xz  T_6.58, 4;
    %load/vec4 v0x55c674402600_0;
    %parti/s 2, 0, 2;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55c674402920_0, 4, 1;
    %load/vec4 v0x55c674402600_0;
    %parti/s 2, 0, 2;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55c674402920_0, 4, 1;
    %load/vec4 v0x55c674402600_0;
    %parti/s 2, 0, 2;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55c674402920_0, 4, 1;
    %load/vec4 v0x55c674402600_0;
    %parti/s 2, 0, 2;
    %pad/u 32;
    %pushi/vec4 3, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55c674402920_0, 4, 1;
    %load/vec4 v0x55c674402600_0;
    %parti/s 2, 0, 2;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_6.60, 8;
    %load/vec4 v0x55c6744038f0_0;
    %parti/s 8, 0, 2;
    %jmp/1 T_6.61, 8;
T_6.60 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_6.61, 8;
 ; End of false expr.
    %blend;
T_6.61;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55c674402c20_0, 4, 8;
    %load/vec4 v0x55c674402600_0;
    %parti/s 2, 0, 2;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_6.62, 8;
    %load/vec4 v0x55c6744038f0_0;
    %parti/s 8, 0, 2;
    %jmp/1 T_6.63, 8;
T_6.62 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_6.63, 8;
 ; End of false expr.
    %blend;
T_6.63;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55c674402c20_0, 4, 8;
    %load/vec4 v0x55c674402600_0;
    %parti/s 2, 0, 2;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_6.64, 8;
    %load/vec4 v0x55c6744038f0_0;
    %parti/s 8, 0, 2;
    %jmp/1 T_6.65, 8;
T_6.64 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_6.65, 8;
 ; End of false expr.
    %blend;
T_6.65;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55c674402c20_0, 4, 8;
    %load/vec4 v0x55c674402600_0;
    %parti/s 2, 0, 2;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_6.66, 8;
    %load/vec4 v0x55c6744038f0_0;
    %parti/s 8, 0, 2;
    %jmp/1 T_6.67, 8;
T_6.66 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_6.67, 8;
 ; End of false expr.
    %blend;
T_6.67;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55c674402c20_0, 4, 8;
    %jmp T_6.59;
T_6.58 ;
    %load/vec4 v0x55c674403240_0;
    %parti/s 6, 26, 6;
    %cmpi/e 41, 0, 6;
    %jmp/0xz  T_6.68, 4;
    %load/vec4 v0x55c674402600_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0 T_6.70, 8;
    %pushi/vec4 12, 0, 4;
    %jmp/1 T_6.71, 8;
T_6.70 ; End of true expr.
    %pushi/vec4 3, 0, 4;
    %jmp/0 T_6.71, 8;
 ; End of false expr.
    %blend;
T_6.71;
    %store/vec4 v0x55c674402920_0, 0, 4;
    %load/vec4 v0x55c674402600_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0 T_6.72, 8;
    %load/vec4 v0x55c6744038f0_0;
    %parti/s 16, 0, 2;
    %concati/vec4 0, 0, 16;
    %jmp/1 T_6.73, 8;
T_6.72 ; End of true expr.
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x55c6744038f0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_6.73, 8;
 ; End of false expr.
    %blend;
T_6.73;
    %store/vec4 v0x55c674402c20_0, 0, 32;
    %jmp T_6.69;
T_6.68 ;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x55c674402920_0, 0, 4;
    %load/vec4 v0x55c6744038f0_0;
    %store/vec4 v0x55c674402c20_0, 0, 32;
T_6.69 ;
T_6.59 ;
    %load/vec4 v0x55c674403240_0;
    %parti/s 6, 26, 6;
    %cmpi/e 32, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v0x55c674403240_0;
    %parti/s 6, 26, 6;
    %cmpi/e 36, 0, 6;
    %flag_or 4, 8;
    %jmp/0xz  T_6.74, 4;
    %load/vec4 v0x55c674402600_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.76, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.77, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.78, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_6.79, 6;
    %jmp T_6.80;
T_6.76 ;
    %load/vec4 v0x55c674403240_0;
    %parti/s 6, 26, 6;
    %pushi/vec4 32, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55c674402a80_0;
    %parti/s 1, 7, 4;
    %and;
    %replicate 24;
    %load/vec4 v0x55c674402a80_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55c674403a80_0, 0, 32;
    %jmp T_6.80;
T_6.77 ;
    %load/vec4 v0x55c674403240_0;
    %parti/s 6, 26, 6;
    %pushi/vec4 32, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55c674402a80_0;
    %parti/s 1, 15, 5;
    %and;
    %replicate 24;
    %load/vec4 v0x55c674402a80_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55c674403a80_0, 0, 32;
    %jmp T_6.80;
T_6.78 ;
    %load/vec4 v0x55c674403240_0;
    %parti/s 6, 26, 6;
    %pushi/vec4 32, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55c674402a80_0;
    %parti/s 1, 23, 6;
    %and;
    %replicate 24;
    %load/vec4 v0x55c674402a80_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55c674403a80_0, 0, 32;
    %jmp T_6.80;
T_6.79 ;
    %load/vec4 v0x55c674403240_0;
    %parti/s 6, 26, 6;
    %pushi/vec4 32, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55c674402a80_0;
    %parti/s 1, 31, 6;
    %and;
    %replicate 24;
    %load/vec4 v0x55c674402a80_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55c674403a80_0, 0, 32;
    %jmp T_6.80;
T_6.80 ;
    %pop/vec4 1;
    %jmp T_6.75;
T_6.74 ;
    %load/vec4 v0x55c674403240_0;
    %parti/s 6, 26, 6;
    %cmpi/e 34, 0, 6;
    %jmp/0xz  T_6.81, 4;
    %load/vec4 v0x55c674402600_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.83, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.84, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.85, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_6.86, 6;
    %jmp T_6.87;
T_6.83 ;
    %load/vec4 v0x55c674402a80_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x55c6744038f0_0;
    %parti/s 24, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55c674403a80_0, 0, 32;
    %jmp T_6.87;
T_6.84 ;
    %load/vec4 v0x55c674402a80_0;
    %parti/s 16, 0, 2;
    %load/vec4 v0x55c6744038f0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55c674403a80_0, 0, 32;
    %jmp T_6.87;
T_6.85 ;
    %load/vec4 v0x55c674402a80_0;
    %parti/s 24, 0, 2;
    %load/vec4 v0x55c6744038f0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55c674403a80_0, 0, 32;
    %jmp T_6.87;
T_6.86 ;
    %load/vec4 v0x55c674402a80_0;
    %store/vec4 v0x55c674403a80_0, 0, 32;
    %jmp T_6.87;
T_6.87 ;
    %pop/vec4 1;
    %jmp T_6.82;
T_6.81 ;
    %load/vec4 v0x55c674403240_0;
    %parti/s 6, 26, 6;
    %cmpi/e 38, 0, 6;
    %jmp/0xz  T_6.88, 4;
    %load/vec4 v0x55c674402600_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.90, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.91, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.92, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_6.93, 6;
    %jmp T_6.94;
T_6.90 ;
    %load/vec4 v0x55c674402a80_0;
    %store/vec4 v0x55c674403a80_0, 0, 32;
    %jmp T_6.94;
T_6.91 ;
    %load/vec4 v0x55c6744038f0_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x55c674402a80_0;
    %parti/s 24, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55c674403a80_0, 0, 32;
    %jmp T_6.94;
T_6.92 ;
    %load/vec4 v0x55c6744038f0_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x55c674402a80_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55c674403a80_0, 0, 32;
    %jmp T_6.94;
T_6.93 ;
    %load/vec4 v0x55c6744038f0_0;
    %parti/s 24, 8, 5;
    %load/vec4 v0x55c674402a80_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55c674403a80_0, 0, 32;
    %jmp T_6.94;
T_6.94 ;
    %pop/vec4 1;
    %jmp T_6.89;
T_6.88 ;
    %load/vec4 v0x55c674403240_0;
    %parti/s 6, 26, 6;
    %cmpi/e 33, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v0x55c674403240_0;
    %parti/s 6, 26, 6;
    %cmpi/e 37, 0, 6;
    %flag_or 4, 8;
    %jmp/0xz  T_6.95, 4;
    %load/vec4 v0x55c674403240_0;
    %parti/s 6, 26, 6;
    %pushi/vec4 33, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55c674402600_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0 T_6.97, 8;
    %load/vec4 v0x55c674402a80_0;
    %parti/s 1, 31, 6;
    %jmp/1 T_6.98, 8;
T_6.97 ; End of true expr.
    %load/vec4 v0x55c674402a80_0;
    %parti/s 1, 15, 5;
    %jmp/0 T_6.98, 8;
 ; End of false expr.
    %blend;
T_6.98;
    %and;
    %replicate 16;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55c674403a80_0, 4, 16;
    %load/vec4 v0x55c674402600_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0 T_6.99, 8;
    %load/vec4 v0x55c674402a80_0;
    %parti/s 16, 16, 6;
    %jmp/1 T_6.100, 8;
T_6.99 ; End of true expr.
    %load/vec4 v0x55c674402a80_0;
    %parti/s 16, 0, 2;
    %jmp/0 T_6.100, 8;
 ; End of false expr.
    %blend;
T_6.100;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55c674403a80_0, 4, 16;
    %jmp T_6.96;
T_6.95 ;
    %load/vec4 v0x55c674403240_0;
    %parti/s 6, 26, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_6.101, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_6.102, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_6.103, 6;
    %load/vec4 v0x55c674402600_0;
    %store/vec4 v0x55c674403a80_0, 0, 32;
    %jmp T_6.105;
T_6.101 ;
    %load/vec4 v0x55c674403670_0;
    %addi 4, 0, 32;
    %store/vec4 v0x55c674403a80_0, 0, 32;
    %jmp T_6.105;
T_6.102 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x55c674403240_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x55c674403a80_0, 0, 32;
    %jmp T_6.105;
T_6.103 ;
    %load/vec4 v0x55c674402a80_0;
    %store/vec4 v0x55c674403a80_0, 0, 32;
    %jmp T_6.105;
T_6.105 ;
    %pop/vec4 1;
T_6.96 ;
T_6.89 ;
T_6.82 ;
T_6.75 ;
    %load/vec4 v0x55c674403240_0;
    %parti/s 6, 26, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_6.106, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_6.107, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_6.108, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_6.109, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_6.110, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_6.111, 6;
    %load/vec4 v0x55c674403670_0;
    %addi 4, 0, 32;
    %store/vec4 v0x55c6744035b0_0, 0, 32;
    %jmp T_6.113;
T_6.106 ;
    %load/vec4 v0x55c674402d00_0;
    %flag_set/vec4 8;
    %jmp/0 T_6.114, 8;
    %load/vec4 v0x55c674403670_0;
    %load/vec4 v0x55c674403240_0;
    %parti/s 1, 15, 5;
    %replicate 14;
    %load/vec4 v0x55c674403240_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %add;
    %jmp/1 T_6.115, 8;
T_6.114 ; End of true expr.
    %load/vec4 v0x55c674403670_0;
    %addi 4, 0, 32;
    %jmp/0 T_6.115, 8;
 ; End of false expr.
    %blend;
T_6.115;
    %store/vec4 v0x55c6744035b0_0, 0, 32;
    %jmp T_6.113;
T_6.107 ;
    %load/vec4 v0x55c6744034e0_0;
    %inv;
    %load/vec4 v0x55c674403f20_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_6.116, 8;
    %load/vec4 v0x55c674403670_0;
    %load/vec4 v0x55c674403240_0;
    %parti/s 1, 15, 5;
    %replicate 14;
    %load/vec4 v0x55c674403240_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %add;
    %jmp/1 T_6.117, 8;
T_6.116 ; End of true expr.
    %load/vec4 v0x55c674403670_0;
    %addi 4, 0, 32;
    %jmp/0 T_6.117, 8;
 ; End of false expr.
    %blend;
T_6.117;
    %store/vec4 v0x55c6744035b0_0, 0, 32;
    %jmp T_6.113;
T_6.108 ;
    %load/vec4 v0x55c6744034e0_0;
    %flag_set/vec4 8;
    %load/vec4 v0x55c674403f20_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0 T_6.118, 9;
    %load/vec4 v0x55c674403670_0;
    %load/vec4 v0x55c674403240_0;
    %parti/s 1, 15, 5;
    %replicate 14;
    %load/vec4 v0x55c674403240_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %add;
    %jmp/1 T_6.119, 9;
T_6.118 ; End of true expr.
    %load/vec4 v0x55c674403670_0;
    %addi 4, 0, 32;
    %jmp/0 T_6.119, 9;
 ; End of false expr.
    %blend;
T_6.119;
    %store/vec4 v0x55c6744035b0_0, 0, 32;
    %jmp T_6.113;
T_6.109 ;
    %load/vec4 v0x55c674402d00_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0 T_6.120, 8;
    %load/vec4 v0x55c674403670_0;
    %load/vec4 v0x55c674403240_0;
    %parti/s 1, 15, 5;
    %replicate 14;
    %load/vec4 v0x55c674403240_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %add;
    %jmp/1 T_6.121, 8;
T_6.120 ; End of true expr.
    %load/vec4 v0x55c674403670_0;
    %addi 4, 0, 32;
    %jmp/0 T_6.121, 8;
 ; End of false expr.
    %blend;
T_6.121;
    %store/vec4 v0x55c6744035b0_0, 0, 32;
    %jmp T_6.113;
T_6.110 ;
    %load/vec4 v0x55c674403670_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x55c674403240_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x55c6744035b0_0, 0, 32;
    %jmp T_6.113;
T_6.111 ;
    %load/vec4 v0x55c674403670_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x55c674403240_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x55c6744035b0_0, 0, 32;
    %jmp T_6.113;
T_6.113 ;
    %pop/vec4 1;
T_6.44 ;
T_6.5 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x55c67436dfd0;
T_7 ;
    %wait E_0x55c674325700;
    %load/vec4 v0x55c674403cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x55c674403670_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55c674403240_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55c674402e90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55c674403400_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c6744023c0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x55c6744027e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x55c674403670_0;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_7.4, 8;
    %load/vec4 v0x55c6744035b0_0;
    %jmp/1 T_7.5, 8;
T_7.4 ; End of true expr.
    %load/vec4 v0x55c674403670_0;
    %jmp/0 T_7.5, 8;
 ; End of false expr.
    %blend;
T_7.5;
    %assign/vec4 v0x55c674403670_0, 0;
    %load/vec4 v0x55c674403160_0;
    %assign/vec4 v0x55c674403240_0, 0;
    %load/vec4 v0x55c674402dd0_0;
    %assign/vec4 v0x55c674402e90_0, 0;
    %load/vec4 v0x55c674403320_0;
    %assign/vec4 v0x55c674403400_0, 0;
    %load/vec4 v0x55c674403670_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %assign/vec4 v0x55c6744023c0_0, 0;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x55c67436de40;
T_8 ;
    %wait E_0x55c6743028a0;
    %load/vec4 v0x55c674404b30_0;
    %load/vec4 v0x55c674404a40_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0x55c6744051d0_0;
    %pushi/vec4 1, 0, 2;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55c674404da0_0, 0, 2;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x55c674404790_0;
    %load/vec4 v0x55c6744051d0_0;
    %pushi/vec4 0, 0, 2;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x55c6744051d0_0;
    %pushi/vec4 2, 0, 2;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55c674404da0_0, 0, 2;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x55c6744048d0_0;
    %load/vec4 v0x55c6744051d0_0;
    %pushi/vec4 1, 0, 2;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55c674404da0_0, 0, 2;
    %jmp T_8.5;
T_8.4 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x55c674404da0_0, 0, 2;
T_8.5 ;
T_8.3 ;
T_8.1 ;
    %load/vec4 v0x55c6744052b0_0;
    %inv;
    %load/vec4 v0x55c674404da0_0;
    %pushi/vec4 3, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x55c674404790_0;
    %load/vec4 v0x55c6744051d0_0;
    %pushi/vec4 0, 0, 2;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %inv;
    %and;
    %store/vec4 v0x55c674404510_0, 0, 1;
    %load/vec4 v0x55c674404da0_0;
    %cmpi/e 2, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_8.6, 8;
    %load/vec4 v0x55c674404a40_0;
    %jmp/1 T_8.7, 8;
T_8.6 ; End of true expr.
    %load/vec4 v0x55c674404650_0;
    %jmp/0 T_8.7, 8;
 ; End of false expr.
    %blend;
T_8.7;
    %store/vec4 v0x55c674404260_0, 0, 32;
    %load/vec4 v0x55c6744051d0_0;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x55c674405370_0, 0, 1;
    %load/vec4 v0x55c674404da0_0;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55c674404da0_0;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %store/vec4 v0x55c674404e80_0, 0, 1;
    %load/vec4 v0x55c6744052b0_0;
    %load/vec4 v0x55c6744049a0_0;
    %or;
    %load/vec4 v0x55c674404da0_0;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x55c6744052b0_0;
    %load/vec4 v0x55c6744049a0_0;
    %or;
    %inv;
    %load/vec4 v0x55c6744051d0_0;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0 T_8.8, 9;
    %load/vec4 v0x55c674404f40_0;
    %jmp/1 T_8.9, 9;
T_8.8 ; End of true expr.
    %load/vec4 v0x55c674404ce0_0;
    %jmp/0 T_8.9, 9;
 ; End of false expr.
    %blend;
T_8.9;
    %store/vec4 v0x55c674404bf0_0, 0, 32;
    %load/vec4 v0x55c6744052b0_0;
    %load/vec4 v0x55c6744049a0_0;
    %or;
    %load/vec4 v0x55c674404da0_0;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x55c6744052b0_0;
    %load/vec4 v0x55c6744049a0_0;
    %or;
    %inv;
    %load/vec4 v0x55c6744051d0_0;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0 T_8.10, 9;
    %load/vec4 v0x55c674404f40_0;
    %jmp/1 T_8.11, 9;
T_8.10 ; End of true expr.
    %load/vec4 v0x55c674404830_0;
    %jmp/0 T_8.11, 9;
 ; End of false expr.
    %blend;
T_8.11;
    %store/vec4 v0x55c6744046f0_0, 0, 32;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x55c67436de40;
T_9 ;
    %wait E_0x55c674325700;
    %load/vec4 v0x55c6744050e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x55c6744051d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c6744049a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55c674404ce0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55c674404830_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55c674404b30_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x55c6744052b0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x55c674404da0_0;
    %assign/vec4 v0x55c6744051d0_0, 0;
    %load/vec4 v0x55c6744052b0_0;
    %assign/vec4 v0x55c6744049a0_0, 0;
    %load/vec4 v0x55c674404da0_0;
    %cmpi/e 2, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_9.4, 8;
    %load/vec4 v0x55c674404a40_0;
    %jmp/1 T_9.5, 8;
T_9.4 ; End of true expr.
    %load/vec4 v0x55c674404b30_0;
    %jmp/0 T_9.5, 8;
 ; End of false expr.
    %blend;
T_9.5;
    %assign/vec4 v0x55c674404b30_0, 0;
    %load/vec4 v0x55c6744049a0_0;
    %load/vec4 v0x55c674404da0_0;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x55c6744049a0_0;
    %inv;
    %load/vec4 v0x55c6744051d0_0;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0 T_9.6, 9;
    %load/vec4 v0x55c674404f40_0;
    %jmp/1 T_9.7, 9;
T_9.6 ; End of true expr.
    %load/vec4 v0x55c674404830_0;
    %jmp/0 T_9.7, 9;
 ; End of false expr.
    %blend;
T_9.7;
    %assign/vec4 v0x55c674404830_0, 0;
    %load/vec4 v0x55c6744049a0_0;
    %load/vec4 v0x55c674404da0_0;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x55c6744049a0_0;
    %inv;
    %load/vec4 v0x55c6744051d0_0;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0 T_9.8, 9;
    %load/vec4 v0x55c674404f40_0;
    %jmp/1 T_9.9, 9;
T_9.8 ; End of true expr.
    %load/vec4 v0x55c674404ce0_0;
    %jmp/0 T_9.9, 9;
 ; End of false expr.
    %blend;
T_9.9;
    %assign/vec4 v0x55c674404ce0_0, 0;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x55c6744052b0_0;
    %assign/vec4 v0x55c6744049a0_0, 0;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x55c67436e850;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c674406950_0, 0, 1;
    %pushi/vec4 10000, 0, 32;
T_10.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.1, 5;
    %jmp/1 T_10.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 10, 0;
    %load/vec4 v0x55c674406950_0;
    %nor/r;
    %store/vec4 v0x55c674406950_0, 0, 1;
    %jmp T_10.0;
T_10.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 61 "$fatal", 32'sb00000000000000000000000000000010, "Simulation did not finish within %d cycles.", P_0x55c67436bdb0 {0 0 0};
    %end;
    .thread T_10;
    .scope S_0x55c67436e850;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c674406cb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c674406d50_0, 0;
    %wait E_0x55c674325700;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c674406cb0_0, 0;
    %wait E_0x55c674325700;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c674406cb0_0, 0;
    %wait E_0x55c674325700;
    %load/vec4 v0x55c6744066e0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_11.0, 4;
    %jmp T_11.1;
T_11.0 ;
    %vpi_call/w 3 76 "$display", "TB : CPU did not set active=1 after reset." {0 0 0};
T_11.1 ;
T_11.2 ;
    %load/vec4 v0x55c6744066e0_0;
    %flag_set/vec4 8;
    %jmp/0xz T_11.3, 8;
    %wait E_0x55c674325700;
    %jmp T_11.2;
T_11.3 ;
    %vpi_call/w 3 82 "$display", "TB : INFO : register_v0=%h", v0x55c674406bf0_0 {0 0 0};
    %vpi_call/w 3 83 "$display", "TB : Finished : active=0" {0 0 0};
    %vpi_call/w 3 84 "$finish" {0 0 0};
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "-";
    "test/0-testbenches/mips_cpu_bus_tb.v";
    "rtl/mips_cpu_bus.v";
    "rtl/mips_cpu_harvard_mod.v";
    "rtl/mips_cpu_alu.v";
    "rtl/mips_cpu_register_file.v";
    "test/0-testbenches/RAM_8x8192_avalon_mapped.v";
