
e
%s %s
410*	simulator2$
Vivado Simulator2default:default2
2013.32default:defaultZ43-3977
h
%s
*	simulator2T
@Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.2default:default
¯
Running: %s
333*	simulator2ƒ
îD:/Xilinx/Vivado/2013.3/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L work -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav --prj E:/DSP/DSPIC_final.sim/sim_1/behav/testbench.prj work.testbench work.glbl 2default:defaultZ43-3449
b
.Multi-threading is on. Using %s slave threads
406*	simulator2
22default:defaultZ43-3954
H
+Determining compilation order of HDL files
286*	simulatorZ43-3402
¦
+Analyzing Verilog file "%s" into library %s165*xsimverific2A
-E:/DSP/DSPIC_final.srcs/sim_1/new/testbench.v2default:default2
work2default:defaultZ10-165
À
 cannot access memory %s directly394*xsimverific2

input_real2default:default2C
-E:/DSP/DSPIC_final.srcs/sim_1/new/testbench.v2default:default2
62default:default8@Z10-394
É
(module %s ignored due to previous errors1040*xsimverific2
	testbench2default:default2C
-E:/DSP/DSPIC_final.srcs/sim_1/new/testbench.v2default:default2
32default:default8@Z10-1040


End Record