\hypertarget{struct_o_p_a_m_p___type_def}{}\doxysection{OPAMP\+\_\+\+Type\+Def Struct Reference}
\label{struct_o_p_a_m_p___type_def}\index{OPAMP\_TypeDef@{OPAMP\_TypeDef}}


Operational Amplifier (OPAMP)  




{\ttfamily \#include $<$stm32l432xx.\+h$>$}

\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_o_p_a_m_p___type_def_a876dd0a8546697065f406b7543e27af2}{CSR}}
\item 
\mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_o_p_a_m_p___type_def_ad35ad0a223a46ee5853526142d2da26c}{OTR}}
\item 
\mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_o_p_a_m_p___type_def_ab3861589ee75c0e435033161017aba16}{LPOTR}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Operational Amplifier (OPAMP) 

\doxysubsection{Field Documentation}
\mbox{\Hypertarget{struct_o_p_a_m_p___type_def_a876dd0a8546697065f406b7543e27af2}\label{struct_o_p_a_m_p___type_def_a876dd0a8546697065f406b7543e27af2}} 
\index{OPAMP\_TypeDef@{OPAMP\_TypeDef}!CSR@{CSR}}
\index{CSR@{CSR}!OPAMP\_TypeDef@{OPAMP\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CSR}{CSR}}
{\footnotesize\ttfamily \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CSR}

OPAMP control/status register, Address offset\+: 0x00 \mbox{\Hypertarget{struct_o_p_a_m_p___type_def_ab3861589ee75c0e435033161017aba16}\label{struct_o_p_a_m_p___type_def_ab3861589ee75c0e435033161017aba16}} 
\index{OPAMP\_TypeDef@{OPAMP\_TypeDef}!LPOTR@{LPOTR}}
\index{LPOTR@{LPOTR}!OPAMP\_TypeDef@{OPAMP\_TypeDef}}
\doxysubsubsection{\texorpdfstring{LPOTR}{LPOTR}}
{\footnotesize\ttfamily \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t LPOTR}

OPAMP offset trimming register for low power mode, Address offset\+: 0x08 \mbox{\Hypertarget{struct_o_p_a_m_p___type_def_ad35ad0a223a46ee5853526142d2da26c}\label{struct_o_p_a_m_p___type_def_ad35ad0a223a46ee5853526142d2da26c}} 
\index{OPAMP\_TypeDef@{OPAMP\_TypeDef}!OTR@{OTR}}
\index{OTR@{OTR}!OPAMP\_TypeDef@{OPAMP\_TypeDef}}
\doxysubsubsection{\texorpdfstring{OTR}{OTR}}
{\footnotesize\ttfamily \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t OTR}

OPAMP offset trimming register for normal mode, Address offset\+: 0x04 

The documentation for this struct was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
nucleo-\/l432c\+\_\+piezo-\/beeper/\+Switch\+Buzz/\+Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+L4xx/\+Include/\mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_device_2_s_t_2_s_t_m32_l4xx_2_include_2stm32l432xx_8h}{stm32l432xx.\+h}}\item 
nucleo-\/l432kc\+\_\+4x4rgb/\+Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+L4xx/\+Include/\mbox{\hyperlink{nucleo-l432kc__4x4rgb_2_drivers_2_c_m_s_i_s_2_device_2_s_t_2_s_t_m32_l4xx_2_include_2stm32l432xx_8h}{stm32l432xx.\+h}}\item 
nucleo-\/l432kc\+\_\+9dof-\/imu-\/click/\+Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+L4xx/\+Include/\mbox{\hyperlink{nucleo-l432kc__9dof-imu-click_2_drivers_2_c_m_s_i_s_2_device_2_s_t_2_s_t_m32_l4xx_2_include_2stm32l432xx_8h}{stm32l432xx.\+h}}\item 
nucleo-\/l432kc\+\_\+wifi/\+Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+L4xx/\+Include/\mbox{\hyperlink{nucleo-l432kc__wifi_2_drivers_2_c_m_s_i_s_2_device_2_s_t_2_s_t_m32_l4xx_2_include_2stm32l432xx_8h}{stm32l432xx.\+h}}\end{DoxyCompactItemize}
