
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /tools/Xilinx/Vitis_HLS/2021.1/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2021.1/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'ec2-user' on host 'ip-172-31-34-244.ec2.internal' (Linux_x86_64 version 4.14.238-182.422.amzn2.x86_64) on Mon Oct 25 14:20:11 UTC 2021
INFO: [HLS 200-10] On os "Amazon Linux release 2 (Karoo)"
INFO: [HLS 200-10] In directory '/home/ec2-user/FPGA_go_brrrr/practice/wide_vmult/temp_dir/kernel/wide_krnl'
Sourcing Tcl script 'wide_krnl.tcl'
INFO: [HLS 200-1510] Running: open_project wide_krnl 
INFO: [HLS 200-10] Creating and opening project '/home/ec2-user/FPGA_go_brrrr/practice/wide_vmult/temp_dir/kernel/wide_krnl/wide_krnl'.
INFO: [HLS 200-1510] Running: set_top wide_krnl 
INFO: [HLS 200-1510] Running: add_files /home/ec2-user/FPGA_go_brrrr/practice/wide_vmult/kernel/kernel.cpp -cflags  -g -I /home/ec2-user/FPGA_go_brrrr/practice/wide_vmult/include  
INFO: [HLS 200-10] Adding design file '/home/ec2-user/FPGA_go_brrrr/practice/wide_vmult/kernel/kernel.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution -flow_target vitis solution 
INFO: [HLS 200-10] Creating and opening solution '/home/ec2-user/FPGA_go_brrrr/practice/wide_vmult/temp_dir/kernel/wide_krnl/wide_krnl/solution'.
INFO: [HLS 200-1505] Using flow_target 'vitis'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcvu9p-flgb2104-2-i 
INFO: [HLS 200-1611] Setting target device to 'xcvu9p-flgb2104-2-i'
INFO: [HLS 200-1510] Running: create_clock -period 250.000000MHz -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1510] Running: config_rtl -kernel_profile 
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode warning 
INFO: [HLS 200-1510] Running: config_debug -enable 
INFO: [HLS 200-1510] Running: config_export -disable_deadlock_detection=true 
INFO: [HLS 200-1510] Running: config_rtl -m_axi_conservative_mode=1 
WARNING: [HLS 200-483] The 'config_rtl -m_axi_conservative_mode' command is deprecated and will be removed in a future release. Use 'config_interface -m_axi_conservative_mode' as its replacement.
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_auto_max_ports=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -ipname wide_krnl 
INFO: [HLS 200-1510] Running: csynth_design -synthesis_check 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 110.190 MB.
INFO: [HLS 200-10] Analyzing design file '/home/ec2-user/FPGA_go_brrrr/practice/wide_vmult/kernel/kernel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.37 seconds. CPU system time: 0.3 seconds. Elapsed time: 0.36 seconds; current allocated memory: 110.796 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5.1 seconds. CPU system time: 0.42 seconds. Elapsed time: 4.12 seconds; current allocated memory: 112.164 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 112.181 MB.
INFO: [HLS 200-1493] Running only source code synthesis checks, skipping scheduling and RTL generation.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 5.49 seconds. CPU system time: 0.73 seconds. Elapsed time: 4.5 seconds; current allocated memory: 112.170 MB.
HLS completed successfully
INFO: [HLS 200-112] Total CPU user time: 6.41 seconds. Total CPU system time: 1.07 seconds. Total elapsed time: 5.47 seconds; peak allocated memory: 112.181 MB.
INFO: [Common 17-206] Exiting vitis_hls at Mon Oct 25 14:20:17 2021...
