Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Wed May 10 13:25:09 2023
| Host         : Elena running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file mips16_pipe_control_sets_placed.rpt
| Design       : mips16_pipe
| Device       : xc7a35t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     6 |
| Unused register locations in slices containing registers |    12 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              20 |            6 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |             184 |           50 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              24 |            9 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+------------------------------+------------------+------------------+----------------+
|  Clock Signal  |         Enable Signal        | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------+------------------------------+------------------+------------------+----------------+
|  clk_IBUF_BUFG | monopulseR/eqOp              |                  |                1 |              2 |
|  clk_IBUF_BUFG | monopulseW/p_0_in            |                  |                4 |             16 |
|  clk_IBUF_BUFG |                              |                  |                6 |             20 |
|  clk_IBUF_BUFG | monopulseW/q_reg[0]          | monopulseR/SR[0] |                9 |             24 |
| ~clk_IBUF_BUFG | monopulseW/rd1_id_ex_reg[13] |                  |                6 |             48 |
|  clk_IBUF_BUFG | monopulseW/q_reg[0]          |                  |               51 |            187 |
+----------------+------------------------------+------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 2      |                     1 |
| 16+    |                     5 |
+--------+-----------------------+


