#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Oct 24 15:41:32 2022
# Process ID: 19588
# Current directory: C:/Xilinx/VivadoECE433Fall2022TermProject/pong_games_fall2022/PongGame2022fallTemplate
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17132 C:\Xilinx\VivadoECE433Fall2022TermProject\pong_games_fall2022\PongGame2022fallTemplate\PongGame2022fallTemplate.xpr
# Log file: C:/Xilinx/VivadoECE433Fall2022TermProject/pong_games_fall2022/PongGame2022fallTemplate/vivado.log
# Journal file: C:/Xilinx/VivadoECE433Fall2022TermProject/pong_games_fall2022/PongGame2022fallTemplate\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Xilinx/VivadoECE433Fall2022TermProject/pong_games_fall2022/PongGame2022fallTemplate/PongGame2022fallTemplate.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Xilinx/VivadoECE433Fall2022TermProject/pong_games_fall2022/PongGame2022fallTemplate'
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 949.766 ; gain = 293.891
update_compile_order -fileset sources_1
set_property used_in_simulation false [get_files  {{C:/Xilinx/VivadoECE433Fall2022TermProject/pong_games_fall2022/PongGame2022fallTemplate/PongGame2022fallTemplate.srcs/sources_1/imports/Term Project SourceFiles Folder/OriginalPong.v}}]
set_property used_in_simulation false [get_files  {{C:/Xilinx/VivadoECE433Fall2022TermProject/pong_games_fall2022/PongGame2022fallTemplate/PongGame2022fallTemplate.srcs/sources_1/imports/Term Project SourceFiles Folder/PongGame2022fallTemplate.v}}]
update_compile_order -fileset sim_1
set_property used_in_simulation false [get_files  {{C:/Xilinx/VivadoECE433Fall2022TermProject/pong_games_fall2022/PongGame2022fallTemplate/PongGame2022fallTemplate.srcs/sources_1/imports/Term Project SourceFiles Folder/Game2022fallTemplate.v}}]
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/VivadoECE433Fall2022TermProject/pong_games_fall2022/PongGame2022fallTemplate/PongGame2022fallTemplate.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CRTcontroller2022fall_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/VivadoECE433Fall2022TermProject/pong_games_fall2022/PongGame2022fallTemplate/PongGame2022fallTemplate.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CRTcontroller2022fall_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/VivadoECE433Fall2022TermProject/pong_games_fall2022/PongGame2022fallTemplate/PongGame2022fallTemplate.srcs/sources_1/imports/Term Project SourceFiles Folder/CRTClock2022Template.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CRTClock2022fallTemplate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/VivadoECE433Fall2022TermProject/pong_games_fall2022/PongGame2022fallTemplate/PongGame2022fallTemplate.srcs/sources_1/imports/Term Project SourceFiles Folder/CRTcontroller2022fall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CRTcontroller2022fall
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/VivadoECE433Fall2022TermProject/pong_games_fall2022/PongGame2022fallTemplate/PongGame2022fallTemplate.srcs/sources_1/imports/Term Project SourceFiles Folder/FallingEdgePositiveOneShot.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FallingEdgePositiveOneShot
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/VivadoECE433Fall2022TermProject/pong_games_fall2022/PongGame2022fallTemplate/PongGame2022fallTemplate.srcs/sources_1/imports/Term Project SourceFiles Folder/UniversalCounter2022fall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UniversalCounter2022fall
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/VivadoECE433Fall2022TermProject/pong_games_fall2022/PongGame2022fallTemplate/PongGame2022fallTemplate.srcs/sources_1/imports/Term Project SourceFiles Folder/hsyncModule2022fall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hsyncModule2022fall
INFO: [VRFC 10-2458] undeclared symbol PixelClockOneShot, assumed default net type wire [C:/Xilinx/VivadoECE433Fall2022TermProject/pong_games_fall2022/PongGame2022fallTemplate/PongGame2022fallTemplate.srcs/sources_1/imports/Term Project SourceFiles Folder/hsyncModule2022fall.v:21]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/VivadoECE433Fall2022TermProject/pong_games_fall2022/PongGame2022fallTemplate/PongGame2022fallTemplate.srcs/sources_1/imports/Term Project SourceFiles Folder/vsyncModule2022fallTemplate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vsyncModule2022fallTemplate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/VivadoECE433Fall2022TermProject/pong_games_fall2022/PongGame2022fallTemplate/PongGame2022fallTemplate.srcs/sim_1/imports/Term Project SourceFiles Folder/CRTcontrollerr2022fall_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CRTcontroller2022fall_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/VivadoECE433Fall2022TermProject/pong_games_fall2022/PongGame2022fallTemplate/PongGame2022fallTemplate.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/VivadoECE433Fall2022TermProject/pong_games_fall2022/PongGame2022fallTemplate/PongGame2022fallTemplate.sim/sim_1/behav/xsim'
"xelab -wto 201216f1fa224b9db490cfcda040eef7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CRTcontroller2022fall_tb_behav xil_defaultlib.CRTcontroller2022fall_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 201216f1fa224b9db490cfcda040eef7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CRTcontroller2022fall_tb_behav xil_defaultlib.CRTcontroller2022fall_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FallingEdgePositiveOneShot
Compiling module xil_defaultlib.UniversalCounter2022fall
Compiling module xil_defaultlib.hsyncModule2022fall
Compiling module xil_defaultlib.vsyncModule2022fallTemplate
Compiling module xil_defaultlib.CRTClock2022fallTemplate
Compiling module xil_defaultlib.CRTcontroller2022fall
Compiling module xil_defaultlib.CRTcontroller2022fall_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot CRTcontroller2022fall_tb_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Xilinx/VivadoECE433Fall2022TermProject/pong_games_fall2022/PongGame2022fallTemplate/PongGame2022fallTemplate.sim/sim_1/behav/xsim/xsim.dir/CRTcontroller2022fall_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Xilinx/VivadoECE433Fall2022TermProject/pong_games_fall2022/PongGame2022fallTemplate/PongGame2022fallTemplate.sim/sim_1/behav/xsim/xsim.dir/CRTcontroller2022fall_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Oct 24 15:44:19 2022. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Oct 24 15:44:19 2022...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Xilinx/VivadoECE433Fall2022TermProject/pong_games_fall2022/PongGame2022fallTemplate/PongGame2022fallTemplate.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CRTcontroller2022fall_tb_behav -key {Behavioral:sim_1:Functional:CRTcontroller2022fall_tb} -tclbatch {CRTcontroller2022fall_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source CRTcontroller2022fall_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CRTcontroller2022fall_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1007.246 ; gain = 23.496
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1014.664 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Mon Oct 24 16:04:27 2022...
