/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  reg [3:0] _02_;
  wire [24:0] _03_;
  reg [3:0] _04_;
  wire [4:0] celloutsig_0_0z;
  wire [2:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_13z;
  wire [31:0] celloutsig_0_14z;
  wire [4:0] celloutsig_0_15z;
  wire [5:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  reg [2:0] celloutsig_0_18z;
  wire [3:0] celloutsig_0_19z;
  wire [23:0] celloutsig_0_1z;
  wire [4:0] celloutsig_0_20z;
  wire [2:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [7:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [8:0] celloutsig_0_25z;
  wire [2:0] celloutsig_0_26z;
  wire [7:0] celloutsig_0_27z;
  wire celloutsig_0_2z;
  wire [15:0] celloutsig_0_32z;
  wire celloutsig_0_39z;
  wire [5:0] celloutsig_0_40z;
  wire [4:0] celloutsig_0_41z;
  wire [18:0] celloutsig_0_44z;
  wire [10:0] celloutsig_0_45z;
  wire celloutsig_0_46z;
  wire celloutsig_0_47z;
  wire [4:0] celloutsig_0_4z;
  wire [2:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  reg [9:0] celloutsig_0_7z;
  wire [16:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [13:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [4:0] celloutsig_1_13z;
  wire [5:0] celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [4:0] celloutsig_1_1z;
  wire [6:0] celloutsig_1_2z;
  wire [2:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [5:0] celloutsig_1_6z;
  wire [5:0] celloutsig_1_7z;
  reg [5:0] celloutsig_1_8z;
  input [191:0] clkin_data;
  wire [191:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_18z = ~(in_data[120] | celloutsig_1_13z[2]);
  assign celloutsig_0_9z = ~(celloutsig_0_1z[2] | in_data[5]);
  assign celloutsig_0_17z = ~(celloutsig_0_16z[3] | celloutsig_0_8z[8]);
  assign celloutsig_0_24z = ~(celloutsig_0_23z[6] | celloutsig_0_22z);
  assign celloutsig_1_19z = ~((celloutsig_1_15z[0] | celloutsig_1_10z) & (celloutsig_1_13z[2] | celloutsig_1_0z[4]));
  assign celloutsig_0_11z = ~((celloutsig_0_5z[0] | _00_) & (_01_ | celloutsig_0_8z[3]));
  assign celloutsig_0_13z = ~((celloutsig_0_8z[11] | celloutsig_0_5z[0]) & (celloutsig_0_7z[9] | celloutsig_0_1z[3]));
  assign celloutsig_0_44z = { celloutsig_0_1z[13], celloutsig_0_8z, celloutsig_0_9z } + { celloutsig_0_14z[29:15], celloutsig_0_11z, celloutsig_0_18z };
  assign celloutsig_0_4z = { celloutsig_0_1z[10:7], celloutsig_0_2z } + { celloutsig_0_1z[14:11], celloutsig_0_2z };
  assign celloutsig_1_1z = in_data[107:103] + celloutsig_1_0z[4:0];
  assign celloutsig_1_3z = celloutsig_1_0z[7:5] + celloutsig_1_1z[2:0];
  assign celloutsig_1_6z = celloutsig_1_0z[11:6] + in_data[115:110];
  assign celloutsig_1_15z = in_data[187:182] + { celloutsig_1_13z[2:0], celloutsig_1_3z };
  assign celloutsig_0_23z = { celloutsig_0_21z, celloutsig_0_20z } + { celloutsig_0_8z[2], celloutsig_0_16z, celloutsig_0_6z };
  reg [24:0] _19_;
  always_ff @(negedge clkin_data[32], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _19_ <= 25'h0000000;
    else _19_ <= in_data[45:21];
  assign { _03_[24], _00_, _03_[22:9], _01_, _03_[7:0] } = _19_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _02_ <= 4'h0;
    else _02_ <= { celloutsig_0_13z, celloutsig_0_10z };
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _04_ <= 4'h0;
    else _04_ <= celloutsig_0_1z[8:5];
  assign celloutsig_1_4z = celloutsig_1_0z[3:0] == celloutsig_1_1z[3:0];
  assign celloutsig_0_46z = celloutsig_0_0z[3:0] >= celloutsig_0_44z[8:5];
  assign celloutsig_1_10z = { celloutsig_1_6z[1], celloutsig_1_8z, celloutsig_1_2z, celloutsig_1_2z } >= { celloutsig_1_2z[6:2], celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_8z };
  assign celloutsig_0_2z = { celloutsig_0_0z[3:1], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z } >= { in_data[31:29], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_47z = { celloutsig_0_32z[15:4], _02_, celloutsig_0_39z, celloutsig_0_41z, celloutsig_0_45z, celloutsig_0_9z, _02_ } && { in_data[60:45], celloutsig_0_19z, _02_, _02_, celloutsig_0_11z, celloutsig_0_25z };
  assign celloutsig_0_6z = in_data[80:77] && celloutsig_0_4z[4:1];
  assign celloutsig_0_15z = - { celloutsig_0_6z, _04_ };
  assign celloutsig_0_21z = - { celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_13z };
  assign celloutsig_0_40z = ~ celloutsig_0_14z[16:11];
  assign celloutsig_1_13z = ~ { celloutsig_1_7z[3:0], celloutsig_1_4z };
  assign celloutsig_0_16z = ~ in_data[43:38];
  assign celloutsig_1_0z = in_data[137:124] >> in_data[144:131];
  assign celloutsig_1_7z = in_data[135:130] >> in_data[168:163];
  assign celloutsig_0_25z = { celloutsig_0_11z, celloutsig_0_15z, celloutsig_0_18z } >> { in_data[83:81], celloutsig_0_17z, celloutsig_0_15z };
  assign celloutsig_1_2z = in_data[136:130] << celloutsig_1_0z[12:6];
  assign celloutsig_0_1z = in_data[69:46] << in_data[77:54];
  assign celloutsig_0_14z = { celloutsig_0_1z[16:2], celloutsig_0_8z } << { celloutsig_0_8z[8], _03_[24], _00_, _03_[22:9], _01_, _03_[7:0], celloutsig_0_0z, celloutsig_0_11z };
  assign celloutsig_0_0z = in_data[91:87] >> in_data[7:3];
  assign celloutsig_0_45z = { celloutsig_0_14z[30:23], celloutsig_0_10z } >> in_data[60:50];
  assign celloutsig_0_8z = { _03_[3:0], celloutsig_0_7z, celloutsig_0_5z } >> { celloutsig_0_1z[18:8], celloutsig_0_2z, celloutsig_0_4z };
  assign celloutsig_0_19z = celloutsig_0_8z[10:7] >> celloutsig_0_16z[5:2];
  assign celloutsig_0_26z = celloutsig_0_8z[15:13] >> { celloutsig_0_0z[3:2], celloutsig_0_24z };
  assign celloutsig_0_32z = { celloutsig_0_8z[6:1], _02_, celloutsig_0_17z, celloutsig_0_20z } >>> celloutsig_0_1z[20:5];
  assign celloutsig_0_41z = celloutsig_0_40z[5:1] >>> { celloutsig_0_8z[9:8], celloutsig_0_26z };
  assign celloutsig_0_5z = { _03_[24], _00_, _03_[22] } >>> _03_[19:17];
  assign celloutsig_0_10z = { celloutsig_0_4z[1:0], celloutsig_0_2z } >>> { in_data[94:93], celloutsig_0_9z };
  assign celloutsig_0_20z = _03_[6:2] >>> { celloutsig_0_13z, celloutsig_0_19z };
  assign celloutsig_0_27z = { celloutsig_0_23z[3:1], celloutsig_0_0z } >>> { celloutsig_0_25z[6:0], celloutsig_0_13z };
  assign celloutsig_0_39z = ~((in_data[26] & celloutsig_0_27z[1]) | celloutsig_0_22z);
  assign celloutsig_1_5z = ~((in_data[124] & celloutsig_1_1z[0]) | celloutsig_1_1z[1]);
  assign celloutsig_0_22z = ~((celloutsig_0_13z & celloutsig_0_20z[3]) | in_data[88]);
  always_latch
    if (!clkin_data[96]) celloutsig_1_8z = 6'h00;
    else if (!clkin_data[160]) celloutsig_1_8z = { in_data[190:186], celloutsig_1_4z };
  always_latch
    if (celloutsig_1_18z) celloutsig_0_7z = 10'h000;
    else if (!clkin_data[128]) celloutsig_0_7z = in_data[82:73];
  always_latch
    if (celloutsig_1_18z) celloutsig_0_18z = 3'h0;
    else if (clkin_data[128]) celloutsig_0_18z = celloutsig_0_5z;
  assign { _03_[23], _03_[8] } = { _00_, _01_ };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_46z, celloutsig_0_47z };
endmodule
