
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.034755                       # Number of seconds simulated
sim_ticks                                 34755485079                       # Number of ticks simulated
final_tick                               606258408198                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 267757                       # Simulator instruction rate (inst/s)
host_op_rate                                   343027                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2008746                       # Simulator tick rate (ticks/s)
host_mem_usage                               16926656                       # Number of bytes of host memory used
host_seconds                                 17302.08                       # Real time elapsed on the host
sim_insts                                  4632752825                       # Number of instructions simulated
sim_ops                                    5935076050                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2591488                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      3762048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1408768                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data      2103168                       # Number of bytes read from this memory
system.physmem.bytes_read::total              9872512                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            7040                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      2805632                       # Number of bytes written to this memory
system.physmem.bytes_written::total           2805632                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        20246                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        29391                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        11006                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data        16431                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 77129                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           21919                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                21919                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        55243                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     74563425                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        47877                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data    108243289                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        51560                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     40533688                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        47877                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     60513268                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               284056228                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        55243                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        47877                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        51560                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        47877                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             202558                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          80724870                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               80724870                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          80724870                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        55243                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     74563425                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        47877                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data    108243289                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        51560                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     40533688                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        47877                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     60513268                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              364781098                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                83346488                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        28448997                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     24877411                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1801990                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     14147788                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        13679051                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2043557                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        56628                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     33533683                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             158254693                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           28448997                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15722608                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             32578676                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        8856015                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       4562797                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         16530341                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       715185                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     77718938                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.343978                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.164849                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        45140262     58.08%     58.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1615574      2.08%     60.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2955067      3.80%     63.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2765885      3.56%     67.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         4559863      5.87%     73.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         4749596      6.11%     79.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1127002      1.45%     80.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          846867      1.09%     82.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13958822     17.96%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     77718938                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.341334                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.898757                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        34600821                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      4423425                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         31530102                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       126006                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       7038574                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3094873                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         5210                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     177066397                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1387                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       7038574                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        36059646                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1921184                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       461089                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         30187833                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2050603                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     172403236                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           29                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        690074                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       848322                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    228925144                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    784672562                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    784672562                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    148896161                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        80028972                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        20301                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9943                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          5438042                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     26525627                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      5759180                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        96331                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1730401                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         163176451                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        19865                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        137733530                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       184061                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     48955078                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    134359861                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           21                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     77718938                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.772200                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.840688                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     27313906     35.14%     35.14% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     14484902     18.64%     53.78% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12435772     16.00%     69.78% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7674339      9.87%     79.66% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8054200     10.36%     90.02% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4720654      6.07%     96.09% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2096014      2.70%     98.79% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       555295      0.71%     99.51% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       383856      0.49%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     77718938                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         540672     66.05%     66.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     66.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     66.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     66.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     66.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     66.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     66.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     66.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     66.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     66.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     66.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     66.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     66.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     66.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     66.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     66.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     66.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     66.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     66.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     66.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     66.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     66.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     66.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     66.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     66.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     66.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     66.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     66.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        176406     21.55%     87.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       101540     12.40%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    108026781     78.43%     78.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1085433      0.79%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9921      0.01%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     23704779     17.21%     96.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4906616      3.56%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     137733530                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.652541                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             818618                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005943                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    354188677                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    212151813                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133237868                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138552148                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       337563                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7595556                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          819                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          420                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      1405825                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       7038574                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1275653                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        64546                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    163196319                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       190535                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     26525627                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      5759180                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9943                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         30432                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          228                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          420                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       957819                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1064859                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2022678                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    135157380                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     22784805                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2576150                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            27569957                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20424564                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4785152                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.621633                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133386734                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133237868                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         81843365                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        199747105                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.598602                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.409735                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000002                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    113611585                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     49585456                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        19844                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1806751                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     70680364                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.607400                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.314076                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     32871412     46.51%     46.51% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     14847530     21.01%     67.51% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8310269     11.76%     79.27% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      2816905      3.99%     83.26% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      2693171      3.81%     87.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1113704      1.58%     88.64% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      2996817      4.24%     92.88% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       873752      1.24%     94.12% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      4156804      5.88%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     70680364                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000002                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     113611585                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23283426                       # Number of memory references committed
system.switch_cpus0.commit.loads             18930071                       # Number of loads committed
system.switch_cpus0.commit.membars               9922                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17789105                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         99179496                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1536069                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      4156804                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           229720601                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          333438228                       # The number of ROB writes
system.switch_cpus0.timesIdled                  36396                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                5627550                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000002                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            113611585                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000002                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.833465                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.833465                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.199811                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.199811                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       625206164                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      174636826                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      182509647                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         19844                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                83346488                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        27442605                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     22305478                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1867293                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     11340762                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        10707036                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2889001                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        79314                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     27491365                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             152121179                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           27442605                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     13596037                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             33450072                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       10054271                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       7487661                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           12                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         13464113                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       802525                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     76574071                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.454103                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.288751                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        43123999     56.32%     56.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2933633      3.83%     60.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2377335      3.10%     63.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         5772549      7.54%     70.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1574094      2.06%     72.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2002501      2.62%     75.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1449387      1.89%     77.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          815053      1.06%     78.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        16525520     21.58%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     76574071                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.329259                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.825166                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        28765257                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      7317775                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         32158379                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       224041                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       8108614                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4684990                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        36601                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     181852631                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        67106                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       8108614                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        30877157                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1493412                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      2679860                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         30217970                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      3197053                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     175446557                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        39101                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1323267                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       986722                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents         8276                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    245591908                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    818992777                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    818992777                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    150511152                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        95080700                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        36231                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        20497                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          8747616                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     16358244                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      8336522                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       130279                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      2277208                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         165907615                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        34950                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        131798770                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       260503                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     57353291                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    174957417                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         5794                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     76574071                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.721193                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.885148                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     27731876     36.22%     36.22% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     16234874     21.20%     57.42% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     10366991     13.54%     70.96% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7815056     10.21%     81.16% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      6761844      8.83%     89.99% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3477145      4.54%     94.53% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2989741      3.90%     98.44% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       559153      0.73%     99.17% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       637391      0.83%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     76574071                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         770296     70.93%     70.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             7      0.00%     70.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     70.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     70.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     70.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     70.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     70.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     70.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     70.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     70.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     70.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     70.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     70.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     70.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     70.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     70.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     70.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     70.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     70.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     70.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     70.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     70.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     70.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     70.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     70.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     70.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     70.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     70.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        157884     14.54%     85.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       157817     14.53%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    109805947     83.31%     83.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1876782      1.42%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        14577      0.01%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13063882      9.91%     94.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7037582      5.34%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     131798770                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.581336                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1086004                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008240                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    341518112                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    223296401                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    128443921                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     132884774                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       498859                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      6453687                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         2535                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          549                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2142452                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       8108614                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         617866                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        73942                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    165942566                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       352421                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     16358244                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      8336522                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        20372                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         66012                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          549                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1111062                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1056805                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2167867                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    129703277                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12267039                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2095487                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            19110284                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        18298816                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           6843245                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.556194                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             128528540                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            128443921                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         83708262                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        236291830                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.541084                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.354258                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     88172605                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    108282751                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     57660752                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        29156                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1872620                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     68465457                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.581568                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.129568                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     27718243     40.49%     40.49% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     18481827     26.99%     67.48% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      7518959     10.98%     78.46% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4233693      6.18%     84.65% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3439456      5.02%     89.67% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1384593      2.02%     91.69% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1646897      2.41%     94.10% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       834556      1.22%     95.32% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3207233      4.68%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     68465457                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     88172605                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     108282751                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              16098622                       # Number of memory references committed
system.switch_cpus1.commit.loads              9904552                       # Number of loads committed
system.switch_cpus1.commit.membars              14578                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          15557880                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         97566577                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2204204                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3207233                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           231201727                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          340000869                       # The number of ROB writes
system.switch_cpus1.timesIdled                  48571                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                6772417                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           88172605                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            108282751                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     88172605                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.945265                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.945265                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.057904                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.057904                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       583479337                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      177483424                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      167830143                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         29156                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                83346488                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        29651840                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     24174447                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1981069                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     12476006                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        11577706                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3199236                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        87758                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     29667603                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             162870018                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           29651840                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     14776942                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             36169907                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       10521869                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       6014306                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           61                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         14646034                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       961938                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     80368275                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.511350                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.285819                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        44198368     54.99%     54.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2392619      2.98%     57.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         4456614      5.55%     63.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         4462840      5.55%     69.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2760561      3.43%     72.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2212125      2.75%     75.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1377443      1.71%     76.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1290663      1.61%     78.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        17217042     21.42%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     80368275                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.355766                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.954132                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        30936257                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      5956387                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         34746241                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       213853                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       8515536                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      5016466                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          883                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     195404576                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         3846                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       8515536                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        33182068                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         970054                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1908268                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         32671039                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      3121306                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     188415431                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           42                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       1301257                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       952782                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    264645455                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    878925590                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    878925590                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    163620884                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       101024467                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        33517                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        16111                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          8673897                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     17427416                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      8886513                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       110835                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      3220768                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         177630189                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        32221                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        141479654                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       277334                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     60070691                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    183765295                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved            1                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     80368275                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.760392                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.894728                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     28113887     34.98%     34.98% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     17241145     21.45%     56.43% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11502094     14.31%     70.75% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7466254      9.29%     80.04% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7863296      9.78%     89.82% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3789999      4.72%     94.54% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3008269      3.74%     98.28% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       683882      0.85%     99.13% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       699449      0.87%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     80368275                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         879913     72.58%     72.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        167205     13.79%     86.37% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       165281     13.63%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    118350728     83.65%     83.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1901496      1.34%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        16110      0.01%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     13689851      9.68%     94.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7521469      5.32%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     141479654                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.697488                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1212399                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008569                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    364817308                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    237733416                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    138246198                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     142692053                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       441129                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      6761107                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         1921                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          316                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2129552                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       8515536                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         502602                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        84728                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    177662417                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       354309                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     17427416                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      8886513                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        16111                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         66155                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          316                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1239482                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1098375                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2337857                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    139612383                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13060266                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      1867263                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    7                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            20407654                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        19793359                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7347388                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.675084                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             138289813                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            138246198                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         88107470                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        252868246                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.658693                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.348432                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     95292810                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    117333245                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     60329545                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        32220                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2004374                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     71852739                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.632968                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.142886                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     27814922     38.71%     38.71% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     19878296     27.67%     66.38% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8259577     11.50%     77.87% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4114217      5.73%     83.60% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4113179      5.72%     89.32% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1666828      2.32%     91.64% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1673073      2.33%     93.97% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       893326      1.24%     95.21% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3439321      4.79%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     71852739                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     95292810                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     117333245                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              17423262                       # Number of memory references committed
system.switch_cpus2.commit.loads             10666301                       # Number of loads committed
system.switch_cpus2.commit.membars              16110                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          16935889                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        105708129                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2420037                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3439321                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           246076208                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          363846779                       # The number of ROB writes
system.switch_cpus2.timesIdled                  32382                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                2978213                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           95292810                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            117333245                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     95292810                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.874636                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.874636                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.143333                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.143333                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       627153914                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      192078905                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      179494551                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         32220                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                83346488                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        28784050                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     23420451                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      1923041                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups     12236661                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits        11347479                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         2960932                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        84706                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     31826482                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             157183957                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           28784050                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     14308411                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             33024774                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        9870519                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       6689841                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines         15552138                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       764085                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     79455687                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.437003                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.283584                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        46430913     58.44%     58.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         1774211      2.23%     60.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         2315902      2.91%     63.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         3504430      4.41%     67.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         3400930      4.28%     72.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         2580815      3.25%     75.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1536838      1.93%     77.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         2307554      2.90%     80.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        15604094     19.64%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     79455687                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.345354                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.885910                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        32881106                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      6582466                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         31829313                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles       248440                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       7914360                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      4876805                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          261                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     188052366                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1277                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       7914360                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        34617620                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        1018662                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      3029741                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         30300472                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      2574830                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     182577729                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents         1071                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents       1112017                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       808805                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents          206                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands    254370369                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    850309199                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    850309199                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    158187075                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        96183269                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        38808                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        21915                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          7278298                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     16931371                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      8968490                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       172763                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      2793940                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         169715007                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        36860                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        136724499                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued       254683                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     55195175                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined    167780577                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         5976                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     79455687                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.720764                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.895231                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     28715839     36.14%     36.14% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     17088643     21.51%     57.65% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     10995178     13.84%     71.49% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      7539855      9.49%     80.98% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      7062451      8.89%     89.86% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      3760909      4.73%     94.60% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      2770605      3.49%     98.08% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       829700      1.04%     99.13% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       692507      0.87%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     79455687                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         671446     69.04%     69.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             8      0.00%     69.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     69.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     69.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     69.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     69.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     69.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     69.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     69.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     69.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     69.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     69.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     69.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     69.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     69.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     69.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     69.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     69.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     69.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     69.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     69.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     69.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     69.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     69.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     69.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     69.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     69.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        138650     14.26%     83.29% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       162482     16.71%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    113760664     83.20%     83.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      1931578      1.41%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        15442      0.01%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     13498273      9.87%     94.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      7518542      5.50%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     136724499                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.640435                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             972586                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.007113                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    354131947                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    224947814                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    132878540                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     137697085                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       461249                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      6492759                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses         1920                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          810                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores      2278249                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked          309                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       7914360                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         618092                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        91470                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    169751867                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts      1121687                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     16931371                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      8968490                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        21418                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         69298                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          810                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1178204                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1081973                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2260177                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    134097142                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     12704087                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      2627350                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            20051215                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        18781431                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7347128                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.608912                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             132913733                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            132878540                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         85371214                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        239768702                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.594291                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.356057                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     92643995                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    113862972                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     55889190                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        30884                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      1954838                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     71541327                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.591569                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.142673                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     28609464     39.99%     39.99% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     20068249     28.05%     68.04% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      7405358     10.35%     78.39% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4235583      5.92%     84.31% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      3531136      4.94%     89.25% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      1719670      2.40%     91.65% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1739859      2.43%     94.08% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       740854      1.04%     95.12% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      3491154      4.88%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     71541327                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     92643995                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     113862972                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              17128850                       # Number of memory references committed
system.switch_cpus3.commit.loads             10438609                       # Number of loads committed
system.switch_cpus3.commit.membars              15442                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          16331329                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        102631253                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2323311                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      3491154                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           237802335                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          347422907                       # The number of ROB writes
system.switch_cpus3.timesIdled                  32746                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                3890801                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           92643995                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            113862972                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     92643995                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.899643                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.899643                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.111552                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.111552                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       603462737                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      183510590                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      173693355                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         30884                       # number of misc regfile writes
system.l20.replacements                         20269                       # number of replacements
system.l20.tagsinuse                             2048                       # Cycle average of tags in use
system.l20.total_refs                          125610                       # Total number of references to valid blocks.
system.l20.sampled_refs                         22317                       # Sample count of references to valid blocks.
system.l20.avg_refs                          5.628445                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           24.989013                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     1.047476                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  1729.380635                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data           292.582875                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.012202                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000511                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.844424                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.142863                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        29271                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  29271                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            6863                       # number of Writeback hits
system.l20.Writeback_hits::total                 6863                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        29271                       # number of demand (read+write) hits
system.l20.demand_hits::total                   29271                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        29271                       # number of overall hits
system.l20.overall_hits::total                  29271                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           15                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        20246                       # number of ReadReq misses
system.l20.ReadReq_misses::total                20261                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           15                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        20246                       # number of demand (read+write) misses
system.l20.demand_misses::total                 20261                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           15                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        20246                       # number of overall misses
system.l20.overall_misses::total                20261                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      3308190                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   3230021991                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     3233330181                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      3308190                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   3230021991                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      3233330181                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      3308190                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   3230021991                       # number of overall miss cycles
system.l20.overall_miss_latency::total     3233330181                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           15                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        49517                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              49532                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         6863                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             6863                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           15                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        49517                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               49532                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           15                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        49517                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              49532                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.408870                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.409049                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.408870                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.409049                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.408870                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.409049                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst       220546                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 159538.772646                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 159583.938651                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst       220546                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 159538.772646                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 159583.938651                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst       220546                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 159538.772646                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 159583.938651                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                3066                       # number of writebacks
system.l20.writebacks::total                     3066                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           15                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        20246                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           20261                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           15                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        20246                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            20261                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           15                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        20246                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           20261                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      3134734                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   2998892679                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   3002027413                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      3134734                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   2998892679                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   3002027413                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      3134734                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   2998892679                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   3002027413                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.408870                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.409049                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.408870                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.409049                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.408870                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.409049                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 208982.266667                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 148122.724439                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 148167.781107                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 208982.266667                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 148122.724439                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 148167.781107                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 208982.266667                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 148122.724439                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 148167.781107                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         29404                       # number of replacements
system.l21.tagsinuse                             2048                       # Cycle average of tags in use
system.l21.total_refs                          155290                       # Total number of references to valid blocks.
system.l21.sampled_refs                         31452                       # Sample count of references to valid blocks.
system.l21.avg_refs                          4.937365                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks                   5                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     0.836768                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  1642.762551                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data           399.400681                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.002441                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000409                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.802130                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.195020                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        34718                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  34718                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            7492                       # number of Writeback hits
system.l21.Writeback_hits::total                 7492                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        34718                       # number of demand (read+write) hits
system.l21.demand_hits::total                   34718                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        34718                       # number of overall hits
system.l21.overall_hits::total                  34718                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        29391                       # number of ReadReq misses
system.l21.ReadReq_misses::total                29404                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        29391                       # number of demand (read+write) misses
system.l21.demand_misses::total                 29404                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        29391                       # number of overall misses
system.l21.overall_misses::total                29404                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2191325                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   5452375818                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     5454567143                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2191325                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   5452375818                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      5454567143                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2191325                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   5452375818                       # number of overall miss cycles
system.l21.overall_miss_latency::total     5454567143                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        64109                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              64122                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         7492                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             7492                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        64109                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               64122                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        64109                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              64122                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.458454                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.458563                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.458454                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.458563                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.458454                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.458563                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 168563.461538                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 185511.749107                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 185504.255986                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 168563.461538                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 185511.749107                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 185504.255986                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 168563.461538                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 185511.749107                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 185504.255986                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                4314                       # number of writebacks
system.l21.writebacks::total                     4314                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        29391                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           29404                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        29391                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            29404                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        29391                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           29404                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      2042278                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   5113420372                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   5115462650                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      2042278                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   5113420372                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   5115462650                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      2042278                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   5113420372                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   5115462650                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.458454                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.458563                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.458454                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.458563                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.458454                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.458563                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 157098.307692                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 173979.121908                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 173971.658618                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 157098.307692                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 173979.121908                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 173971.658618                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 157098.307692                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 173979.121908                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 173971.658618                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                         11027                       # number of replacements
system.l22.tagsinuse                             2048                       # Cycle average of tags in use
system.l22.total_refs                          199527                       # Total number of references to valid blocks.
system.l22.sampled_refs                         13075                       # Sample count of references to valid blocks.
system.l22.avg_refs                         15.260191                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks           24.747784                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst     1.814670                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  1510.161552                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data           511.275993                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.012084                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.000886                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.737384                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.249646                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        26029                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  26029                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks            8482                       # number of Writeback hits
system.l22.Writeback_hits::total                 8482                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        26029                       # number of demand (read+write) hits
system.l22.demand_hits::total                   26029                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        26029                       # number of overall hits
system.l22.overall_hits::total                  26029                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data        11006                       # number of ReadReq misses
system.l22.ReadReq_misses::total                11020                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data        11006                       # number of demand (read+write) misses
system.l22.demand_misses::total                 11020                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data        11006                       # number of overall misses
system.l22.overall_misses::total                11020                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      1855961                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   1789751338                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     1791607299                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      1855961                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   1789751338                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      1791607299                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      1855961                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   1789751338                       # number of overall miss cycles
system.l22.overall_miss_latency::total     1791607299                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           14                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        37035                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              37049                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks         8482                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total             8482                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           14                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        37035                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               37049                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           14                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        37035                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              37049                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.297178                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.297444                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.297178                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.297444                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.297178                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.297444                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 132568.642857                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 162615.967472                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 162577.794828                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 132568.642857                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 162615.967472                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 162577.794828                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 132568.642857                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 162615.967472                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 162577.794828                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                4955                       # number of writebacks
system.l22.writebacks::total                     4955                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data        11006                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total           11020                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data        11006                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total            11020                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data        11006                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total           11020                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      1696146                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   1663986033                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   1665682179                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      1696146                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   1663986033                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   1665682179                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      1696146                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   1663986033                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   1665682179                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.297178                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.297444                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.297178                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.297444                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.297178                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.297444                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 121153.285714                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 151188.990823                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 151150.832940                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 121153.285714                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 151188.990823                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 151150.832940                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 121153.285714                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 151188.990823                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 151150.832940                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                         16451                       # number of replacements
system.l23.tagsinuse                      2047.995498                       # Cycle average of tags in use
system.l23.total_refs                          217414                       # Total number of references to valid blocks.
system.l23.sampled_refs                         18499                       # Sample count of references to valid blocks.
system.l23.avg_refs                         11.752743                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks           16.344922                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst     1.294878                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data  1636.500745                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data           393.854953                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.007981                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.000632                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.799073                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.192312                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999998                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.data        31835                       # number of ReadReq hits
system.l23.ReadReq_hits::total                  31835                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks           18001                       # number of Writeback hits
system.l23.Writeback_hits::total                18001                       # number of Writeback hits
system.l23.demand_hits::switch_cpus3.data        31835                       # number of demand (read+write) hits
system.l23.demand_hits::total                   31835                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.data        31835                       # number of overall hits
system.l23.overall_hits::total                  31835                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           13                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data        16430                       # number of ReadReq misses
system.l23.ReadReq_misses::total                16443                       # number of ReadReq misses
system.l23.ReadExReq_misses::switch_cpus3.data            1                       # number of ReadExReq misses
system.l23.ReadExReq_misses::total                  1                       # number of ReadExReq misses
system.l23.demand_misses::switch_cpus3.inst           13                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data        16431                       # number of demand (read+write) misses
system.l23.demand_misses::total                 16444                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           13                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data        16431                       # number of overall misses
system.l23.overall_misses::total                16444                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst      1908859                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data   2518785042                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total     2520693901                       # number of ReadReq miss cycles
system.l23.ReadExReq_miss_latency::switch_cpus3.data       170635                       # number of ReadExReq miss cycles
system.l23.ReadExReq_miss_latency::total       170635                       # number of ReadExReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst      1908859                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data   2518955677                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total      2520864536                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst      1908859                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data   2518955677                       # number of overall miss cycles
system.l23.overall_miss_latency::total     2520864536                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           13                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data        48265                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total              48278                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks        18001                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total            18001                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data            1                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total                1                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           13                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data        48266                       # number of demand (read+write) accesses
system.l23.demand_accesses::total               48279                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           13                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data        48266                       # number of overall (read+write) accesses
system.l23.overall_accesses::total              48279                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.340412                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.340590                       # miss rate for ReadReq accesses
system.l23.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.l23.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.340426                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.340604                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.340426                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.340604                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 146835.307692                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 153304.019598                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 153298.905370                       # average ReadReq miss latency
system.l23.ReadExReq_avg_miss_latency::switch_cpus3.data       170635                       # average ReadExReq miss latency
system.l23.ReadExReq_avg_miss_latency::total       170635                       # average ReadExReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 146835.307692                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 153305.074372                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 153299.959621                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 146835.307692                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 153305.074372                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 153299.959621                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                9584                       # number of writebacks
system.l23.writebacks::total                     9584                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data        16430                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total           16443                       # number of ReadReq MSHR misses
system.l23.ReadExReq_mshr_misses::switch_cpus3.data            1                       # number of ReadExReq MSHR misses
system.l23.ReadExReq_mshr_misses::total             1                       # number of ReadExReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data        16431                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total            16444                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data        16431                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total           16444                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst      1759902                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data   2331186793                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total   2332946695                       # number of ReadReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::switch_cpus3.data       159305                       # number of ReadExReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::total       159305                       # number of ReadExReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst      1759902                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data   2331346098                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total   2333106000                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst      1759902                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data   2331346098                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total   2333106000                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.340412                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.340590                       # mshr miss rate for ReadReq accesses
system.l23.ReadExReq_mshr_miss_rate::switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.l23.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.340426                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.340604                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.340426                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.340604                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 135377.076923                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 141885.988618                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 141880.842608                       # average ReadReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data       159305                       # average ReadExReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::total       159305                       # average ReadExReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 135377.076923                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 141887.048749                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 141881.902214                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 135377.076923                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 141887.048749                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 141881.902214                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               541.986219                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1016562435                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1875576.448339                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    14.986219                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.024016                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.868568                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     16530321                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       16530321                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     16530321                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        16530321                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     16530321                       # number of overall hits
system.cpu0.icache.overall_hits::total       16530321                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           20                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           20                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           20                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            20                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           20                       # number of overall misses
system.cpu0.icache.overall_misses::total           20                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      4903438                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      4903438                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      4903438                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      4903438                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      4903438                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      4903438                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     16530341                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     16530341                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     16530341                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     16530341                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     16530341                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     16530341                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 245171.900000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 245171.900000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 245171.900000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 245171.900000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 245171.900000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 245171.900000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            5                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            5                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            5                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           15                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           15                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      3323467                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      3323467                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      3323467                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      3323467                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      3323467                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      3323467                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 221564.466667                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 221564.466667                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 221564.466667                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 221564.466667                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 221564.466667                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 221564.466667                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 49517                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               246452264                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 49773                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4951.525204                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   211.293361                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    44.706639                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.825365                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.174635                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     20669489                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       20669489                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      4333492                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4333492                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9945                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9945                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9922                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9922                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     25002981                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        25002981                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     25002981                       # number of overall hits
system.cpu0.dcache.overall_hits::total       25002981                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       173871                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       173871                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       173871                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        173871                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       173871                       # number of overall misses
system.cpu0.dcache.overall_misses::total       173871                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  19519718949                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  19519718949                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  19519718949                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  19519718949                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  19519718949                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  19519718949                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     20843360                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     20843360                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9945                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9945                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     25176852                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     25176852                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     25176852                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     25176852                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.008342                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.008342                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.006906                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.006906                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.006906                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.006906                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 112265.524147                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 112265.524147                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 112265.524147                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 112265.524147                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 112265.524147                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 112265.524147                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         6863                       # number of writebacks
system.cpu0.dcache.writebacks::total             6863                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       124354                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       124354                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       124354                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       124354                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       124354                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       124354                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        49517                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        49517                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        49517                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        49517                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        49517                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        49517                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   3459606100                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   3459606100                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   3459606100                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   3459606100                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   3459606100                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   3459606100                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002376                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002376                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.001967                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.001967                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.001967                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.001967                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 69867.037583                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 69867.037583                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 69867.037583                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 69867.037583                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 69867.037583                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 69867.037583                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.996268                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1100437508                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2218624.008065                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.996268                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020827                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     13464094                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       13464094                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     13464094                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        13464094                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     13464094                       # number of overall hits
system.cpu1.icache.overall_hits::total       13464094                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           19                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           19                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           19                       # number of overall misses
system.cpu1.icache.overall_misses::total           19                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2798058                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2798058                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2798058                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2798058                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2798058                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2798058                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     13464113                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     13464113                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     13464113                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     13464113                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     13464113                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     13464113                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 147266.210526                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 147266.210526                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 147266.210526                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 147266.210526                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 147266.210526                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 147266.210526                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            6                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            6                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            6                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2204325                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2204325                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2204325                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2204325                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2204325                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2204325                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 169563.461538                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 169563.461538                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 169563.461538                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 169563.461538                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 169563.461538                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 169563.461538                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 64109                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               191708995                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 64365                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2978.466480                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   230.094491                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    25.905509                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.898807                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.101193                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9308729                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9308729                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6164915                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6164915                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        20089                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        20089                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        14578                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        14578                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     15473644                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        15473644                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     15473644                       # number of overall hits
system.cpu1.dcache.overall_hits::total       15473644                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       140360                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       140360                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       140360                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        140360                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       140360                       # number of overall misses
system.cpu1.dcache.overall_misses::total       140360                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  14096524107                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  14096524107                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  14096524107                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  14096524107                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  14096524107                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  14096524107                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9449089                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9449089                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6164915                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6164915                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        20089                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        20089                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        14578                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        14578                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     15614004                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     15614004                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     15614004                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     15614004                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.014854                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.014854                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008989                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008989                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008989                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008989                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 100431.206234                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 100431.206234                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 100431.206234                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 100431.206234                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 100431.206234                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 100431.206234                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         7492                       # number of writebacks
system.cpu1.dcache.writebacks::total             7492                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        76251                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        76251                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        76251                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        76251                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        76251                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        76251                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        64109                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        64109                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        64109                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        64109                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        64109                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        64109                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   5726127441                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   5726127441                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   5726127441                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   5726127441                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   5726127441                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   5726127441                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006785                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006785                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004106                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004106                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004106                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004106                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 89318.620490                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 89318.620490                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 89318.620490                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 89318.620490                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 89318.620490                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 89318.620490                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               462.995942                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1099285702                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2374267.174946                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.995942                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          449                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.022429                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.719551                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.741981                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     14646018                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       14646018                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     14646018                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        14646018                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     14646018                       # number of overall hits
system.cpu2.icache.overall_hits::total       14646018                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.cpu2.icache.overall_misses::total           16                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      2184306                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2184306                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      2184306                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2184306                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      2184306                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2184306                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     14646034                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     14646034                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     14646034                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     14646034                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     14646034                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     14646034                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 136519.125000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 136519.125000                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 136519.125000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 136519.125000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 136519.125000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 136519.125000                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            2                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            2                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      1869961                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      1869961                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      1869961                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      1869961                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      1869961                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      1869961                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 133568.642857                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 133568.642857                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 133568.642857                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 133568.642857                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 133568.642857                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 133568.642857                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 37035                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               181280426                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 37291                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4861.237993                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   232.463093                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    23.536907                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.908059                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.091941                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9966504                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9966504                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      6725259                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       6725259                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        16111                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        16111                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        16110                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        16110                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     16691763                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        16691763                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     16691763                       # number of overall hits
system.cpu2.dcache.overall_hits::total       16691763                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        95927                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        95927                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        95927                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         95927                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        95927                       # number of overall misses
system.cpu2.dcache.overall_misses::total        95927                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   7679021904                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   7679021904                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   7679021904                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   7679021904                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   7679021904                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   7679021904                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10062431                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10062431                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      6725259                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      6725259                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        16111                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        16111                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        16110                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        16110                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     16787690                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     16787690                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     16787690                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     16787690                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009533                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009533                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005714                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005714                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005714                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005714                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 80050.683374                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 80050.683374                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 80050.683374                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 80050.683374                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 80050.683374                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 80050.683374                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         8482                       # number of writebacks
system.cpu2.dcache.writebacks::total             8482                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        58892                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        58892                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        58892                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        58892                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        58892                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        58892                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        37035                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        37035                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        37035                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        37035                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        37035                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        37035                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   1964523234                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   1964523234                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   1964523234                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   1964523234                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   1964523234                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   1964523234                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003681                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003681                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002206                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002206                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002206                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002206                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 53045.044795                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 53045.044795                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 53045.044795                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 53045.044795                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 53045.044795                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 53045.044795                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               495.997057                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1100605312                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2218962.322581                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    12.997057                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          483                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.020829                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.774038                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     15552117                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       15552117                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     15552117                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        15552117                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     15552117                       # number of overall hits
system.cpu3.icache.overall_hits::total       15552117                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           21                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           21                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           21                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            21                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           21                       # number of overall misses
system.cpu3.icache.overall_misses::total           21                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      2973547                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      2973547                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      2973547                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      2973547                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      2973547                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      2973547                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     15552138                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     15552138                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     15552138                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     15552138                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     15552138                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     15552138                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 141597.476190                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 141597.476190                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 141597.476190                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 141597.476190                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 141597.476190                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 141597.476190                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            8                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            8                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            8                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      1921859                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      1921859                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      1921859                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      1921859                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      1921859                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      1921859                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 147835.307692                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 147835.307692                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 147835.307692                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 147835.307692                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 147835.307692                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 147835.307692                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 48266                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               185436150                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 48522                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               3821.692222                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   233.561160                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    22.438840                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.912348                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.087652                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      9667897                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        9667897                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      6655239                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       6655239                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        16393                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        16393                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        15442                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        15442                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     16323136                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        16323136                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     16323136                       # number of overall hits
system.cpu3.dcache.overall_hits::total       16323136                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       123121                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       123121                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         3231                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         3231                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       126352                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        126352                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       126352                       # number of overall misses
system.cpu3.dcache.overall_misses::total       126352                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  10356447218                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  10356447218                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    458602287                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    458602287                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data  10815049505                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  10815049505                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data  10815049505                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  10815049505                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      9791018                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      9791018                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      6658470                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      6658470                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        16393                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        16393                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        15442                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        15442                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     16449488                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     16449488                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     16449488                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     16449488                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.012575                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.012575                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000485                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000485                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.007681                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.007681                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.007681                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.007681                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 84116.009600                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 84116.009600                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 141938.188487                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 141938.188487                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 85594.604795                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 85594.604795                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 85594.604795                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 85594.604795                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets      1576192                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets             16                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets        98512                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        18001                       # number of writebacks
system.cpu3.dcache.writebacks::total            18001                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        74856                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        74856                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         3230                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         3230                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        78086                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        78086                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        78086                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        78086                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        48265                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        48265                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            1                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            1                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        48266                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        48266                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        48266                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        48266                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   2793573256                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   2793573256                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data       171635                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       171635                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   2793744891                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   2793744891                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   2793744891                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   2793744891                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.004930                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.004930                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002934                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002934                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002934                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002934                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 57879.897566                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 57879.897566                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data       171635                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total       171635                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 57882.254403                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 57882.254403                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 57882.254403                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 57882.254403                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
