set_global_assignment -entity "TEST_OY_CPU" -library "TEST_OY_CPU" -name IP_TOOL_NAME "Qsys"
set_global_assignment -entity "TEST_OY_CPU" -library "TEST_OY_CPU" -name IP_TOOL_VERSION "13.0sp1"
set_global_assignment -entity "TEST_OY_CPU" -library "TEST_OY_CPU" -name IP_TOOL_ENV "Qsys"
set_global_assignment -library "TEST_OY_CPU" -name SOPCINFO_FILE [file join $::quartus(qip_path) "../../TEST_OY_CPU.sopcinfo"]
set_instance_assignment -entity "TEST_OY_CPU" -library "TEST_OY_CPU" -name SLD_INFO "QSYS_NAME TEST_OY_CPU HAS_SOPCINFO 1 GENERATION_ID 1745702760"
set_global_assignment -library "TEST_OY_CPU" -name MISC_FILE [file join $::quartus(qip_path) "../../TEST_OY_CPU.cmp"]
set_global_assignment -name SYNTHESIS_ONLY_QIP ON
set_global_assignment -library "TEST_OY_CPU" -name MISC_FILE [file join $::quartus(qip_path) "../../TEST_OY_CPU.qsys"]

set_global_assignment -library "TEST_OY_CPU" -name VHDL_FILE [file join $::quartus(qip_path) "TEST_OY_CPU.vhd"]
set_global_assignment -library "TEST_OY_CPU" -name VHDL_FILE [file join $::quartus(qip_path) "test_oy_cpu_nios2_qsys_0_jtag_debug_module_translator.vhd"]
set_global_assignment -library "TEST_OY_CPU" -name VHDL_FILE [file join $::quartus(qip_path) "test_oy_cpu_onchip_memory2_0_s1_translator.vhd"]
set_global_assignment -library "TEST_OY_CPU" -name VHDL_FILE [file join $::quartus(qip_path) "test_oy_cpu_oy_mm_controller_0_avalon_slave_0_translator.vhd"]
set_global_assignment -library "TEST_OY_CPU" -name VHDL_FILE [file join $::quartus(qip_path) "test_oy_cpu_ng_mm_controller_0_s0_translator.vhd"]
set_global_assignment -library "TEST_OY_CPU" -name VHDL_FILE [file join $::quartus(qip_path) "test_oy_cpu_nios2_qsys_0_instruction_master_translator.vhd"]
set_global_assignment -library "TEST_OY_CPU" -name VHDL_FILE [file join $::quartus(qip_path) "test_oy_cpu_nios2_qsys_0_data_master_translator.vhd"]
set_global_assignment -library "TEST_OY_CPU" -name VHDL_FILE [file join $::quartus(qip_path) "test_oy_cpu_nios2_qsys_0_custom_instruction_master_multi_slave_translator0.vhd"]
set_global_assignment -library "TEST_OY_CPU" -name VHDL_FILE [file join $::quartus(qip_path) "test_oy_cpu_nios2_qsys_0_custom_instruction_master_multi_slave_translator1.vhd"]
set_global_assignment -library "TEST_OY_CPU" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/TEST_OY_CPU_irq_mapper.sv"]
set_global_assignment -library "TEST_OY_CPU" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/altera_merlin_arbitrator.sv"]
set_global_assignment -library "TEST_OY_CPU" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/TEST_OY_CPU_rsp_xbar_mux.sv"]
set_global_assignment -library "TEST_OY_CPU" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/TEST_OY_CPU_rsp_xbar_demux.sv"]
set_global_assignment -library "TEST_OY_CPU" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/TEST_OY_CPU_cmd_xbar_mux.sv"]
set_global_assignment -library "TEST_OY_CPU" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/TEST_OY_CPU_cmd_xbar_demux.sv"]
set_global_assignment -library "TEST_OY_CPU" -name VERILOG_FILE [file join $::quartus(qip_path) "submodules/altera_reset_controller.v"]
set_global_assignment -library "TEST_OY_CPU" -name VERILOG_FILE [file join $::quartus(qip_path) "submodules/altera_reset_synchronizer.v"]
set_global_assignment -library "TEST_OY_CPU" -name SDC_FILE [file join $::quartus(qip_path) "submodules/altera_reset_controller.sdc"]
set_global_assignment -library "TEST_OY_CPU" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/TEST_OY_CPU_id_router.sv"]
set_global_assignment -library "TEST_OY_CPU" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/TEST_OY_CPU_addr_router.sv"]
set_global_assignment -library "TEST_OY_CPU" -name VERILOG_FILE [file join $::quartus(qip_path) "submodules/altera_avalon_sc_fifo.v"]
set_global_assignment -library "TEST_OY_CPU" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/altera_merlin_slave_agent.sv"]
set_global_assignment -library "TEST_OY_CPU" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/altera_merlin_burst_uncompressor.sv"]
set_global_assignment -library "TEST_OY_CPU" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/altera_merlin_master_agent.sv"]
set_global_assignment -library "TEST_OY_CPU" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/altera_merlin_slave_translator.sv"]
set_global_assignment -library "TEST_OY_CPU" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/altera_merlin_master_translator.sv"]
set_global_assignment -library "TEST_OY_CPU" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/altera_customins_slave_translator.sv"]
set_global_assignment -library "TEST_OY_CPU" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/TEST_OY_CPU_nios2_qsys_0_custom_instruction_master_multi_xconnect.sv"]
set_global_assignment -library "TEST_OY_CPU" -name VERILOG_FILE [file join $::quartus(qip_path) "submodules/altera_customins_master_translator.v"]
set_global_assignment -library "TEST_OY_CPU" -name VHDL_FILE [file join $::quartus(qip_path) "submodules/Mealy_Moore_Controller_LED.vhd"]
set_global_assignment -library "TEST_OY_CPU" -name VHDL_FILE [file join $::quartus(qip_path) "submodules/memory_map_common.vhd"]
set_global_assignment -library "TEST_OY_CPU" -name VHDL_FILE [file join $::quartus(qip_path) "submodules/Decomp_Mur.vhd"]
set_global_assignment -library "TEST_OY_CPU" -name VHDL_FILE [file join $::quartus(qip_path) "submodules/ks1_voz_mur.vhd"]
set_global_assignment -library "TEST_OY_CPU" -name VHDL_FILE [file join $::quartus(qip_path) "submodules/ks2_out_mur.vhd"]
set_global_assignment -library "TEST_OY_CPU" -name VHDL_FILE [file join $::quartus(qip_path) "submodules/memory_JKDT.vhd"]
set_global_assignment -library "TEST_OY_CPU" -name VHDL_FILE [file join $::quartus(qip_path) "submodules/Decomp_Mili.vhd"]
set_global_assignment -library "TEST_OY_CPU" -name VHDL_FILE [file join $::quartus(qip_path) "submodules/ks1_voz_mili.vhd"]
set_global_assignment -library "TEST_OY_CPU" -name VHDL_FILE [file join $::quartus(qip_path) "submodules/ks2_out_mili.vhd"]
set_global_assignment -library "TEST_OY_CPU" -name VHDL_FILE [file join $::quartus(qip_path) "submodules/memory_JKD.vhd"]
set_global_assignment -library "TEST_OY_CPU" -name VHDL_FILE [file join $::quartus(qip_path) "submodules/OY_Instruction_Controller.vhdl"]
set_global_assignment -library "TEST_OY_CPU" -name VHDL_FILE [file join $::quartus(qip_path) "submodules/ControlUnit.vhdl"]
set_global_assignment -library "TEST_OY_CPU" -name VHDL_FILE [file join $::quartus(qip_path) "submodules/OperationAutomata.vhdl"]
set_global_assignment -library "TEST_OY_CPU" -name VHDL_FILE [file join $::quartus(qip_path) "submodules/TEST_OY_Controller.vhdl"]
set_global_assignment -library "TEST_OY_CPU" -name VHDL_FILE [file join $::quartus(qip_path) "submodules/TEST_OY_Patterned.vhd"]
set_global_assignment -library "TEST_OY_CPU" -name VHDL_FILE [file join $::quartus(qip_path) "submodules/OperationDevice.vhdl"]
set_global_assignment -library "TEST_OY_CPU" -name VHDL_FILE [file join $::quartus(qip_path) "submodules/OY_MM_Controller.vhd"]
set_global_assignment -library "TEST_OY_CPU" -name VHDL_FILE [file join $::quartus(qip_path) "submodules/OperationDevice_Transparent.vhdl"]
set_global_assignment -library "TEST_OY_CPU" -name VHDL_FILE [file join $::quartus(qip_path) "submodules/OperationAutomata_Transparent.vhdl"]
set_global_assignment -library "TEST_OY_CPU" -name SOURCE_FILE [file join $::quartus(qip_path) "submodules/Johnson_JK_Trig.bdf"]
set_global_assignment -library "TEST_OY_CPU" -name VHDL_FILE [file join $::quartus(qip_path) "submodules/NG_custom_instruction_interface.vhd"]
set_global_assignment -library "TEST_OY_CPU" -name SOURCE_FILE [file join $::quartus(qip_path) "submodules/number_generator.bdf"]
set_global_assignment -library "TEST_OY_CPU" -name SOURCE_FILE [file join $::quartus(qip_path) "submodules/KP1533LA2.bdf"]
set_global_assignment -library "TEST_OY_CPU" -name SOURCE_FILE [file join $::quartus(qip_path) "submodules/KP1533LA3.bdf"]
set_global_assignment -library "TEST_OY_CPU" -name SOURCE_FILE [file join $::quartus(qip_path) "submodules/KP1533LA4.bdf"]
set_global_assignment -library "TEST_OY_CPU" -name SOURCE_FILE [file join $::quartus(qip_path) "submodules/KP1533LP16.bdf"]
set_global_assignment -library "TEST_OY_CPU" -name SOURCE_FILE [file join $::quartus(qip_path) "submodules/KP1533TB11.bdf"]
set_global_assignment -library "TEST_OY_CPU" -name VHDL_FILE [file join $::quartus(qip_path) "submodules/Number_generator_controller.vhd"]
set_global_assignment -library "TEST_OY_CPU" -name SOURCE_FILE [file join $::quartus(qip_path) "submodules/number_generator_mult.bdf"]
set_global_assignment -library "TEST_OY_CPU" -name SDC_FILE [file join $::quartus(qip_path) "submodules/TEST_OY_CPU_nios2_qsys_0.sdc"]
set_global_assignment -library "TEST_OY_CPU" -name VERILOG_FILE [file join $::quartus(qip_path) "submodules/TEST_OY_CPU_nios2_qsys_0.v"]
set_global_assignment -library "TEST_OY_CPU" -name VERILOG_FILE [file join $::quartus(qip_path) "submodules/TEST_OY_CPU_nios2_qsys_0_jtag_debug_module_sysclk.v"]
set_global_assignment -library "TEST_OY_CPU" -name VERILOG_FILE [file join $::quartus(qip_path) "submodules/TEST_OY_CPU_nios2_qsys_0_jtag_debug_module_tck.v"]
set_global_assignment -library "TEST_OY_CPU" -name VERILOG_FILE [file join $::quartus(qip_path) "submodules/TEST_OY_CPU_nios2_qsys_0_jtag_debug_module_wrapper.v"]
set_global_assignment -library "TEST_OY_CPU" -name SOURCE_FILE [file join $::quartus(qip_path) "submodules/TEST_OY_CPU_nios2_qsys_0_ociram_default_contents.mif"]
set_global_assignment -library "TEST_OY_CPU" -name VERILOG_FILE [file join $::quartus(qip_path) "submodules/TEST_OY_CPU_nios2_qsys_0_oci_test_bench.v"]
set_global_assignment -library "TEST_OY_CPU" -name SOURCE_FILE [file join $::quartus(qip_path) "submodules/TEST_OY_CPU_nios2_qsys_0_rf_ram_a.mif"]
set_global_assignment -library "TEST_OY_CPU" -name SOURCE_FILE [file join $::quartus(qip_path) "submodules/TEST_OY_CPU_nios2_qsys_0_rf_ram_b.mif"]
set_global_assignment -library "TEST_OY_CPU" -name VERILOG_FILE [file join $::quartus(qip_path) "submodules/TEST_OY_CPU_nios2_qsys_0_test_bench.v"]
set_global_assignment -library "TEST_OY_CPU" -name SOURCE_FILE [file join $::quartus(qip_path) "submodules/TEST_OY_CPU_onchip_memory2_0.hex"]
set_global_assignment -library "TEST_OY_CPU" -name VERILOG_FILE [file join $::quartus(qip_path) "submodules/TEST_OY_CPU_onchip_memory2_0.v"]

set_global_assignment -entity "TEST_OY_CPU_irq_mapper" -library "TEST_OY_CPU" -name IP_TOOL_NAME "altera_irq_mapper"
set_global_assignment -entity "TEST_OY_CPU_irq_mapper" -library "TEST_OY_CPU" -name IP_TOOL_VERSION "13.0"
set_global_assignment -entity "TEST_OY_CPU_irq_mapper" -library "TEST_OY_CPU" -name IP_TOOL_ENV "Qsys"
set_global_assignment -entity "TEST_OY_CPU_rsp_xbar_mux" -library "TEST_OY_CPU" -name IP_TOOL_NAME "altera_merlin_multiplexer"
set_global_assignment -entity "TEST_OY_CPU_rsp_xbar_mux" -library "TEST_OY_CPU" -name IP_TOOL_VERSION "13.0"
set_global_assignment -entity "TEST_OY_CPU_rsp_xbar_mux" -library "TEST_OY_CPU" -name IP_TOOL_ENV "Qsys"
set_global_assignment -entity "TEST_OY_CPU_rsp_xbar_demux" -library "TEST_OY_CPU" -name IP_TOOL_NAME "altera_merlin_demultiplexer"
set_global_assignment -entity "TEST_OY_CPU_rsp_xbar_demux" -library "TEST_OY_CPU" -name IP_TOOL_VERSION "13.0"
set_global_assignment -entity "TEST_OY_CPU_rsp_xbar_demux" -library "TEST_OY_CPU" -name IP_TOOL_ENV "Qsys"
set_global_assignment -entity "TEST_OY_CPU_cmd_xbar_mux" -library "TEST_OY_CPU" -name IP_TOOL_NAME "altera_merlin_multiplexer"
set_global_assignment -entity "TEST_OY_CPU_cmd_xbar_mux" -library "TEST_OY_CPU" -name IP_TOOL_VERSION "13.0"
set_global_assignment -entity "TEST_OY_CPU_cmd_xbar_mux" -library "TEST_OY_CPU" -name IP_TOOL_ENV "Qsys"
set_global_assignment -entity "TEST_OY_CPU_cmd_xbar_demux" -library "TEST_OY_CPU" -name IP_TOOL_NAME "altera_merlin_demultiplexer"
set_global_assignment -entity "TEST_OY_CPU_cmd_xbar_demux" -library "TEST_OY_CPU" -name IP_TOOL_VERSION "13.0"
set_global_assignment -entity "TEST_OY_CPU_cmd_xbar_demux" -library "TEST_OY_CPU" -name IP_TOOL_ENV "Qsys"
set_global_assignment -entity "altera_reset_controller" -library "TEST_OY_CPU" -name IP_TOOL_NAME "altera_reset_controller"
set_global_assignment -entity "altera_reset_controller" -library "TEST_OY_CPU" -name IP_TOOL_VERSION "13.0"
set_global_assignment -entity "altera_reset_controller" -library "TEST_OY_CPU" -name IP_TOOL_ENV "Qsys"
set_global_assignment -entity "TEST_OY_CPU_id_router" -library "TEST_OY_CPU" -name IP_TOOL_NAME "altera_merlin_router"
set_global_assignment -entity "TEST_OY_CPU_id_router" -library "TEST_OY_CPU" -name IP_TOOL_VERSION "13.0"
set_global_assignment -entity "TEST_OY_CPU_id_router" -library "TEST_OY_CPU" -name IP_TOOL_ENV "Qsys"
set_global_assignment -entity "TEST_OY_CPU_addr_router" -library "TEST_OY_CPU" -name IP_TOOL_NAME "altera_merlin_router"
set_global_assignment -entity "TEST_OY_CPU_addr_router" -library "TEST_OY_CPU" -name IP_TOOL_VERSION "13.0"
set_global_assignment -entity "TEST_OY_CPU_addr_router" -library "TEST_OY_CPU" -name IP_TOOL_ENV "Qsys"
set_global_assignment -entity "altera_avalon_sc_fifo" -library "TEST_OY_CPU" -name IP_TOOL_NAME "altera_avalon_sc_fifo"
set_global_assignment -entity "altera_avalon_sc_fifo" -library "TEST_OY_CPU" -name IP_TOOL_VERSION "13.0"
set_global_assignment -entity "altera_avalon_sc_fifo" -library "TEST_OY_CPU" -name IP_TOOL_ENV "Qsys"
set_global_assignment -entity "altera_merlin_slave_agent" -library "TEST_OY_CPU" -name IP_TOOL_NAME "altera_merlin_slave_agent"
set_global_assignment -entity "altera_merlin_slave_agent" -library "TEST_OY_CPU" -name IP_TOOL_VERSION "13.0"
set_global_assignment -entity "altera_merlin_slave_agent" -library "TEST_OY_CPU" -name IP_TOOL_ENV "Qsys"
set_global_assignment -entity "altera_merlin_master_agent" -library "TEST_OY_CPU" -name IP_TOOL_NAME "altera_merlin_master_agent"
set_global_assignment -entity "altera_merlin_master_agent" -library "TEST_OY_CPU" -name IP_TOOL_VERSION "13.0"
set_global_assignment -entity "altera_merlin_master_agent" -library "TEST_OY_CPU" -name IP_TOOL_ENV "Qsys"
set_global_assignment -entity "altera_merlin_slave_translator" -library "TEST_OY_CPU" -name IP_TOOL_NAME "altera_merlin_slave_translator"
set_global_assignment -entity "altera_merlin_slave_translator" -library "TEST_OY_CPU" -name IP_TOOL_VERSION "13.0"
set_global_assignment -entity "altera_merlin_slave_translator" -library "TEST_OY_CPU" -name IP_TOOL_ENV "Qsys"
set_global_assignment -entity "altera_merlin_master_translator" -library "TEST_OY_CPU" -name IP_TOOL_NAME "altera_merlin_master_translator"
set_global_assignment -entity "altera_merlin_master_translator" -library "TEST_OY_CPU" -name IP_TOOL_VERSION "13.0"
set_global_assignment -entity "altera_merlin_master_translator" -library "TEST_OY_CPU" -name IP_TOOL_ENV "Qsys"
set_global_assignment -entity "altera_customins_slave_translator" -library "TEST_OY_CPU" -name IP_TOOL_NAME "altera_customins_slave_translator"
set_global_assignment -entity "altera_customins_slave_translator" -library "TEST_OY_CPU" -name IP_TOOL_VERSION "13.0"
set_global_assignment -entity "altera_customins_slave_translator" -library "TEST_OY_CPU" -name IP_TOOL_ENV "Qsys"
set_global_assignment -entity "TEST_OY_CPU_nios2_qsys_0_custom_instruction_master_multi_xconnect" -library "TEST_OY_CPU" -name IP_TOOL_NAME "altera_customins_xconnect"
set_global_assignment -entity "TEST_OY_CPU_nios2_qsys_0_custom_instruction_master_multi_xconnect" -library "TEST_OY_CPU" -name IP_TOOL_VERSION "13.0"
set_global_assignment -entity "TEST_OY_CPU_nios2_qsys_0_custom_instruction_master_multi_xconnect" -library "TEST_OY_CPU" -name IP_TOOL_ENV "Qsys"
set_global_assignment -entity "altera_customins_master_translator" -library "TEST_OY_CPU" -name IP_TOOL_NAME "altera_customins_master_translator"
set_global_assignment -entity "altera_customins_master_translator" -library "TEST_OY_CPU" -name IP_TOOL_VERSION "13.0"
set_global_assignment -entity "altera_customins_master_translator" -library "TEST_OY_CPU" -name IP_TOOL_ENV "Qsys"
set_global_assignment -entity "TEST_OY_CPU_nios2_qsys_0" -library "TEST_OY_CPU" -name IP_TOOL_NAME "altera_nios2_qsys"
set_global_assignment -entity "TEST_OY_CPU_nios2_qsys_0" -library "TEST_OY_CPU" -name IP_TOOL_VERSION "13.0"
set_global_assignment -entity "TEST_OY_CPU_nios2_qsys_0" -library "TEST_OY_CPU" -name IP_TOOL_ENV "Qsys"
set_global_assignment -entity "TEST_OY_CPU_onchip_memory2_0" -library "TEST_OY_CPU" -name IP_TOOL_NAME "altera_avalon_onchip_memory2"
set_global_assignment -entity "TEST_OY_CPU_onchip_memory2_0" -library "TEST_OY_CPU" -name IP_TOOL_VERSION "13.0.1.99.2"
set_global_assignment -entity "TEST_OY_CPU_onchip_memory2_0" -library "TEST_OY_CPU" -name IP_TOOL_ENV "Qsys"
