// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s (
        ap_ready,
        data_0_V_read,
        data_1_V_read,
        data_2_V_read,
        data_3_V_read,
        data_4_V_read,
        data_5_V_read,
        data_6_V_read,
        data_7_V_read,
        data_8_V_read,
        data_9_V_read,
        data_10_V_read,
        data_11_V_read,
        data_12_V_read,
        data_13_V_read,
        data_14_V_read,
        data_15_V_read,
        data_16_V_read,
        data_17_V_read,
        data_18_V_read,
        data_19_V_read,
        data_20_V_read,
        data_21_V_read,
        data_22_V_read,
        data_23_V_read,
        data_24_V_read,
        data_25_V_read,
        data_26_V_read,
        data_27_V_read,
        data_28_V_read,
        data_29_V_read,
        data_30_V_read,
        data_31_V_read,
        data_32_V_read,
        data_33_V_read,
        data_34_V_read,
        data_35_V_read,
        data_36_V_read,
        data_37_V_read,
        data_38_V_read,
        data_39_V_read,
        data_40_V_read,
        data_41_V_read,
        data_42_V_read,
        data_43_V_read,
        data_44_V_read,
        data_45_V_read,
        data_46_V_read,
        data_47_V_read,
        data_48_V_read,
        data_49_V_read,
        data_51_V_read,
        data_52_V_read,
        data_53_V_read,
        data_54_V_read,
        data_55_V_read,
        data_56_V_read,
        data_57_V_read,
        data_58_V_read,
        data_59_V_read,
        data_60_V_read,
        data_61_V_read,
        data_62_V_read,
        data_63_V_read,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3,
        ap_return_4,
        ap_return_5,
        ap_return_6,
        ap_return_7,
        ap_return_8,
        ap_return_9,
        ap_return_10,
        ap_return_11,
        ap_return_12,
        ap_return_13,
        ap_return_14,
        ap_return_15,
        ap_return_16,
        ap_return_17,
        ap_return_18,
        ap_return_19,
        ap_return_20,
        ap_return_21,
        ap_return_22,
        ap_return_23,
        ap_return_24,
        ap_return_25,
        ap_return_26,
        ap_return_27,
        ap_return_28,
        ap_return_29,
        ap_return_30,
        ap_return_31,
        ap_return_32,
        ap_return_33,
        ap_return_34,
        ap_return_35,
        ap_return_36,
        ap_return_37,
        ap_return_38,
        ap_return_39,
        ap_return_40,
        ap_return_41,
        ap_return_42,
        ap_return_43,
        ap_return_44,
        ap_return_45,
        ap_return_46,
        ap_return_47,
        ap_return_48,
        ap_return_49,
        ap_return_50,
        ap_return_51,
        ap_return_52,
        ap_return_53,
        ap_return_54,
        ap_return_55,
        ap_return_56,
        ap_return_57,
        ap_return_58,
        ap_return_59,
        ap_return_60,
        ap_return_61,
        ap_return_62
);


output   ap_ready;
input  [15:0] data_0_V_read;
input  [15:0] data_1_V_read;
input  [15:0] data_2_V_read;
input  [15:0] data_3_V_read;
input  [15:0] data_4_V_read;
input  [15:0] data_5_V_read;
input  [15:0] data_6_V_read;
input  [15:0] data_7_V_read;
input  [15:0] data_8_V_read;
input  [15:0] data_9_V_read;
input  [15:0] data_10_V_read;
input  [15:0] data_11_V_read;
input  [15:0] data_12_V_read;
input  [15:0] data_13_V_read;
input  [15:0] data_14_V_read;
input  [15:0] data_15_V_read;
input  [15:0] data_16_V_read;
input  [15:0] data_17_V_read;
input  [15:0] data_18_V_read;
input  [15:0] data_19_V_read;
input  [15:0] data_20_V_read;
input  [15:0] data_21_V_read;
input  [15:0] data_22_V_read;
input  [15:0] data_23_V_read;
input  [15:0] data_24_V_read;
input  [15:0] data_25_V_read;
input  [15:0] data_26_V_read;
input  [15:0] data_27_V_read;
input  [15:0] data_28_V_read;
input  [15:0] data_29_V_read;
input  [15:0] data_30_V_read;
input  [15:0] data_31_V_read;
input  [15:0] data_32_V_read;
input  [15:0] data_33_V_read;
input  [15:0] data_34_V_read;
input  [15:0] data_35_V_read;
input  [15:0] data_36_V_read;
input  [15:0] data_37_V_read;
input  [15:0] data_38_V_read;
input  [15:0] data_39_V_read;
input  [15:0] data_40_V_read;
input  [15:0] data_41_V_read;
input  [15:0] data_42_V_read;
input  [15:0] data_43_V_read;
input  [15:0] data_44_V_read;
input  [15:0] data_45_V_read;
input  [15:0] data_46_V_read;
input  [15:0] data_47_V_read;
input  [15:0] data_48_V_read;
input  [15:0] data_49_V_read;
input  [15:0] data_51_V_read;
input  [15:0] data_52_V_read;
input  [15:0] data_53_V_read;
input  [15:0] data_54_V_read;
input  [15:0] data_55_V_read;
input  [15:0] data_56_V_read;
input  [15:0] data_57_V_read;
input  [15:0] data_58_V_read;
input  [15:0] data_59_V_read;
input  [15:0] data_60_V_read;
input  [15:0] data_61_V_read;
input  [15:0] data_62_V_read;
input  [15:0] data_63_V_read;
output  [15:0] ap_return_0;
output  [15:0] ap_return_1;
output  [15:0] ap_return_2;
output  [15:0] ap_return_3;
output  [15:0] ap_return_4;
output  [15:0] ap_return_5;
output  [15:0] ap_return_6;
output  [15:0] ap_return_7;
output  [15:0] ap_return_8;
output  [15:0] ap_return_9;
output  [15:0] ap_return_10;
output  [15:0] ap_return_11;
output  [15:0] ap_return_12;
output  [15:0] ap_return_13;
output  [15:0] ap_return_14;
output  [15:0] ap_return_15;
output  [15:0] ap_return_16;
output  [15:0] ap_return_17;
output  [15:0] ap_return_18;
output  [15:0] ap_return_19;
output  [15:0] ap_return_20;
output  [15:0] ap_return_21;
output  [15:0] ap_return_22;
output  [15:0] ap_return_23;
output  [15:0] ap_return_24;
output  [15:0] ap_return_25;
output  [15:0] ap_return_26;
output  [15:0] ap_return_27;
output  [15:0] ap_return_28;
output  [15:0] ap_return_29;
output  [15:0] ap_return_30;
output  [15:0] ap_return_31;
output  [15:0] ap_return_32;
output  [15:0] ap_return_33;
output  [15:0] ap_return_34;
output  [15:0] ap_return_35;
output  [15:0] ap_return_36;
output  [15:0] ap_return_37;
output  [15:0] ap_return_38;
output  [15:0] ap_return_39;
output  [15:0] ap_return_40;
output  [15:0] ap_return_41;
output  [15:0] ap_return_42;
output  [15:0] ap_return_43;
output  [15:0] ap_return_44;
output  [15:0] ap_return_45;
output  [15:0] ap_return_46;
output  [15:0] ap_return_47;
output  [15:0] ap_return_48;
output  [15:0] ap_return_49;
output  [15:0] ap_return_50;
output  [15:0] ap_return_51;
output  [15:0] ap_return_52;
output  [15:0] ap_return_53;
output  [15:0] ap_return_54;
output  [15:0] ap_return_55;
output  [15:0] ap_return_56;
output  [15:0] ap_return_57;
output  [15:0] ap_return_58;
output  [15:0] ap_return_59;
output  [15:0] ap_return_60;
output  [15:0] ap_return_61;
output  [15:0] ap_return_62;

wire   [0:0] icmp_ln1494_fu_522_p2;
wire   [14:0] trunc_ln45_fu_528_p1;
wire   [14:0] select_ln45_fu_532_p3;
wire   [0:0] icmp_ln1494_1_fu_544_p2;
wire   [14:0] trunc_ln45_31_fu_550_p1;
wire   [14:0] select_ln45_31_fu_554_p3;
wire   [0:0] icmp_ln1494_2_fu_566_p2;
wire   [14:0] trunc_ln45_32_fu_572_p1;
wire   [14:0] select_ln45_32_fu_576_p3;
wire   [0:0] icmp_ln1494_3_fu_588_p2;
wire   [14:0] trunc_ln45_33_fu_594_p1;
wire   [14:0] select_ln45_33_fu_598_p3;
wire   [0:0] icmp_ln1494_4_fu_610_p2;
wire   [14:0] trunc_ln45_34_fu_616_p1;
wire   [14:0] select_ln45_34_fu_620_p3;
wire   [0:0] icmp_ln1494_5_fu_632_p2;
wire   [14:0] trunc_ln45_35_fu_638_p1;
wire   [14:0] select_ln45_35_fu_642_p3;
wire   [0:0] icmp_ln1494_6_fu_654_p2;
wire   [14:0] trunc_ln45_36_fu_660_p1;
wire   [14:0] select_ln45_36_fu_664_p3;
wire   [0:0] icmp_ln1494_7_fu_676_p2;
wire   [14:0] trunc_ln45_37_fu_682_p1;
wire   [14:0] select_ln45_37_fu_686_p3;
wire   [0:0] icmp_ln1494_8_fu_698_p2;
wire   [14:0] trunc_ln45_38_fu_704_p1;
wire   [14:0] select_ln45_38_fu_708_p3;
wire   [0:0] icmp_ln1494_9_fu_720_p2;
wire   [14:0] trunc_ln45_39_fu_726_p1;
wire   [14:0] select_ln45_39_fu_730_p3;
wire   [0:0] icmp_ln1494_10_fu_742_p2;
wire   [14:0] trunc_ln45_40_fu_748_p1;
wire   [14:0] select_ln45_40_fu_752_p3;
wire   [0:0] icmp_ln1494_11_fu_764_p2;
wire   [14:0] trunc_ln45_41_fu_770_p1;
wire   [14:0] select_ln45_41_fu_774_p3;
wire   [0:0] icmp_ln1494_12_fu_786_p2;
wire   [14:0] trunc_ln45_42_fu_792_p1;
wire   [14:0] select_ln45_42_fu_796_p3;
wire   [0:0] icmp_ln1494_13_fu_808_p2;
wire   [14:0] trunc_ln45_43_fu_814_p1;
wire   [14:0] select_ln45_43_fu_818_p3;
wire   [0:0] icmp_ln1494_14_fu_830_p2;
wire   [14:0] trunc_ln45_44_fu_836_p1;
wire   [14:0] select_ln45_44_fu_840_p3;
wire   [0:0] icmp_ln1494_15_fu_852_p2;
wire   [14:0] trunc_ln45_45_fu_858_p1;
wire   [14:0] select_ln45_45_fu_862_p3;
wire   [0:0] icmp_ln1494_16_fu_874_p2;
wire   [14:0] trunc_ln45_46_fu_880_p1;
wire   [14:0] select_ln45_46_fu_884_p3;
wire   [0:0] icmp_ln1494_17_fu_896_p2;
wire   [14:0] trunc_ln45_47_fu_902_p1;
wire   [14:0] select_ln45_47_fu_906_p3;
wire   [0:0] icmp_ln1494_18_fu_918_p2;
wire   [14:0] trunc_ln45_48_fu_924_p1;
wire   [14:0] select_ln45_48_fu_928_p3;
wire   [0:0] icmp_ln1494_19_fu_940_p2;
wire   [14:0] trunc_ln45_49_fu_946_p1;
wire   [14:0] select_ln45_49_fu_950_p3;
wire   [0:0] icmp_ln1494_20_fu_962_p2;
wire   [14:0] trunc_ln45_50_fu_968_p1;
wire   [14:0] select_ln45_50_fu_972_p3;
wire   [0:0] icmp_ln1494_21_fu_984_p2;
wire   [14:0] trunc_ln45_51_fu_990_p1;
wire   [14:0] select_ln45_51_fu_994_p3;
wire   [0:0] icmp_ln1494_22_fu_1006_p2;
wire   [14:0] trunc_ln45_52_fu_1012_p1;
wire   [14:0] select_ln45_52_fu_1016_p3;
wire   [0:0] icmp_ln1494_23_fu_1028_p2;
wire   [14:0] trunc_ln45_53_fu_1034_p1;
wire   [14:0] select_ln45_53_fu_1038_p3;
wire   [0:0] icmp_ln1494_24_fu_1050_p2;
wire   [14:0] trunc_ln45_54_fu_1056_p1;
wire   [14:0] select_ln45_54_fu_1060_p3;
wire   [0:0] icmp_ln1494_25_fu_1072_p2;
wire   [14:0] trunc_ln45_55_fu_1078_p1;
wire   [14:0] select_ln45_55_fu_1082_p3;
wire   [0:0] icmp_ln1494_26_fu_1094_p2;
wire   [14:0] trunc_ln45_56_fu_1100_p1;
wire   [14:0] select_ln45_56_fu_1104_p3;
wire   [0:0] icmp_ln1494_27_fu_1116_p2;
wire   [14:0] trunc_ln45_57_fu_1122_p1;
wire   [14:0] select_ln45_57_fu_1126_p3;
wire   [0:0] icmp_ln1494_28_fu_1138_p2;
wire   [14:0] trunc_ln45_58_fu_1144_p1;
wire   [14:0] select_ln45_58_fu_1148_p3;
wire   [0:0] icmp_ln1494_29_fu_1160_p2;
wire   [14:0] trunc_ln45_59_fu_1166_p1;
wire   [14:0] select_ln45_59_fu_1170_p3;
wire   [0:0] icmp_ln1494_30_fu_1182_p2;
wire   [14:0] trunc_ln45_60_fu_1188_p1;
wire   [14:0] select_ln45_60_fu_1192_p3;
wire   [0:0] icmp_ln1494_31_fu_1204_p2;
wire   [14:0] trunc_ln45_61_fu_1210_p1;
wire   [14:0] select_ln45_61_fu_1214_p3;
wire   [0:0] icmp_ln1494_32_fu_1226_p2;
wire   [14:0] trunc_ln45_62_fu_1232_p1;
wire   [14:0] select_ln45_62_fu_1236_p3;
wire   [0:0] icmp_ln1494_33_fu_1248_p2;
wire   [14:0] trunc_ln45_63_fu_1254_p1;
wire   [14:0] select_ln45_63_fu_1258_p3;
wire   [0:0] icmp_ln1494_34_fu_1270_p2;
wire   [14:0] trunc_ln45_64_fu_1276_p1;
wire   [14:0] select_ln45_64_fu_1280_p3;
wire   [0:0] icmp_ln1494_35_fu_1292_p2;
wire   [14:0] trunc_ln45_65_fu_1298_p1;
wire   [14:0] select_ln45_65_fu_1302_p3;
wire   [0:0] icmp_ln1494_36_fu_1314_p2;
wire   [14:0] trunc_ln45_66_fu_1320_p1;
wire   [14:0] select_ln45_66_fu_1324_p3;
wire   [0:0] icmp_ln1494_37_fu_1336_p2;
wire   [14:0] trunc_ln45_67_fu_1342_p1;
wire   [14:0] select_ln45_67_fu_1346_p3;
wire   [0:0] icmp_ln1494_38_fu_1358_p2;
wire   [14:0] trunc_ln45_68_fu_1364_p1;
wire   [14:0] select_ln45_68_fu_1368_p3;
wire   [0:0] icmp_ln1494_39_fu_1380_p2;
wire   [14:0] trunc_ln45_69_fu_1386_p1;
wire   [14:0] select_ln45_69_fu_1390_p3;
wire   [0:0] icmp_ln1494_40_fu_1402_p2;
wire   [14:0] trunc_ln45_70_fu_1408_p1;
wire   [14:0] select_ln45_70_fu_1412_p3;
wire   [0:0] icmp_ln1494_41_fu_1424_p2;
wire   [14:0] trunc_ln45_71_fu_1430_p1;
wire   [14:0] select_ln45_71_fu_1434_p3;
wire   [0:0] icmp_ln1494_42_fu_1446_p2;
wire   [14:0] trunc_ln45_72_fu_1452_p1;
wire   [14:0] select_ln45_72_fu_1456_p3;
wire   [0:0] icmp_ln1494_43_fu_1468_p2;
wire   [14:0] trunc_ln45_73_fu_1474_p1;
wire   [14:0] select_ln45_73_fu_1478_p3;
wire   [0:0] icmp_ln1494_44_fu_1490_p2;
wire   [14:0] trunc_ln45_74_fu_1496_p1;
wire   [14:0] select_ln45_74_fu_1500_p3;
wire   [0:0] icmp_ln1494_45_fu_1512_p2;
wire   [14:0] trunc_ln45_75_fu_1518_p1;
wire   [14:0] select_ln45_75_fu_1522_p3;
wire   [0:0] icmp_ln1494_46_fu_1534_p2;
wire   [14:0] trunc_ln45_76_fu_1540_p1;
wire   [14:0] select_ln45_76_fu_1544_p3;
wire   [0:0] icmp_ln1494_47_fu_1556_p2;
wire   [14:0] trunc_ln45_77_fu_1562_p1;
wire   [14:0] select_ln45_77_fu_1566_p3;
wire   [0:0] icmp_ln1494_48_fu_1578_p2;
wire   [14:0] trunc_ln45_78_fu_1584_p1;
wire   [14:0] select_ln45_78_fu_1588_p3;
wire   [0:0] icmp_ln1494_49_fu_1600_p2;
wire   [14:0] trunc_ln45_79_fu_1606_p1;
wire   [14:0] select_ln45_79_fu_1610_p3;
wire   [0:0] icmp_ln1494_50_fu_1622_p2;
wire   [14:0] trunc_ln45_80_fu_1628_p1;
wire   [14:0] select_ln45_80_fu_1632_p3;
wire   [0:0] icmp_ln1494_51_fu_1644_p2;
wire   [14:0] trunc_ln45_81_fu_1650_p1;
wire   [14:0] select_ln45_81_fu_1654_p3;
wire   [0:0] icmp_ln1494_52_fu_1666_p2;
wire   [14:0] trunc_ln45_82_fu_1672_p1;
wire   [14:0] select_ln45_82_fu_1676_p3;
wire   [0:0] icmp_ln1494_53_fu_1688_p2;
wire   [14:0] trunc_ln45_83_fu_1694_p1;
wire   [14:0] select_ln45_83_fu_1698_p3;
wire   [0:0] icmp_ln1494_54_fu_1710_p2;
wire   [14:0] trunc_ln45_84_fu_1716_p1;
wire   [14:0] select_ln45_84_fu_1720_p3;
wire   [0:0] icmp_ln1494_55_fu_1732_p2;
wire   [14:0] trunc_ln45_85_fu_1738_p1;
wire   [14:0] select_ln45_85_fu_1742_p3;
wire   [0:0] icmp_ln1494_56_fu_1754_p2;
wire   [14:0] trunc_ln45_86_fu_1760_p1;
wire   [14:0] select_ln45_86_fu_1764_p3;
wire   [0:0] icmp_ln1494_57_fu_1776_p2;
wire   [14:0] trunc_ln45_87_fu_1782_p1;
wire   [14:0] select_ln45_87_fu_1786_p3;
wire   [0:0] icmp_ln1494_58_fu_1798_p2;
wire   [14:0] trunc_ln45_88_fu_1804_p1;
wire   [14:0] select_ln45_88_fu_1808_p3;
wire   [0:0] icmp_ln1494_59_fu_1820_p2;
wire   [14:0] trunc_ln45_89_fu_1826_p1;
wire   [14:0] select_ln45_89_fu_1830_p3;
wire   [0:0] icmp_ln1494_60_fu_1842_p2;
wire   [14:0] trunc_ln45_90_fu_1848_p1;
wire   [14:0] select_ln45_90_fu_1852_p3;
wire   [0:0] icmp_ln1494_61_fu_1864_p2;
wire   [14:0] trunc_ln45_91_fu_1870_p1;
wire   [14:0] select_ln45_91_fu_1874_p3;
wire   [0:0] icmp_ln1494_62_fu_1886_p2;
wire   [14:0] trunc_ln45_92_fu_1892_p1;
wire   [14:0] select_ln45_92_fu_1896_p3;
wire   [15:0] zext_ln45_fu_540_p1;
wire   [15:0] zext_ln45_31_fu_562_p1;
wire   [15:0] zext_ln45_32_fu_584_p1;
wire   [15:0] zext_ln45_33_fu_606_p1;
wire   [15:0] zext_ln45_34_fu_628_p1;
wire   [15:0] zext_ln45_35_fu_650_p1;
wire   [15:0] zext_ln45_36_fu_672_p1;
wire   [15:0] zext_ln45_37_fu_694_p1;
wire   [15:0] zext_ln45_38_fu_716_p1;
wire   [15:0] zext_ln45_39_fu_738_p1;
wire   [15:0] zext_ln45_40_fu_760_p1;
wire   [15:0] zext_ln45_41_fu_782_p1;
wire   [15:0] zext_ln45_42_fu_804_p1;
wire   [15:0] zext_ln45_43_fu_826_p1;
wire   [15:0] zext_ln45_44_fu_848_p1;
wire   [15:0] zext_ln45_45_fu_870_p1;
wire   [15:0] zext_ln45_46_fu_892_p1;
wire   [15:0] zext_ln45_47_fu_914_p1;
wire   [15:0] zext_ln45_48_fu_936_p1;
wire   [15:0] zext_ln45_49_fu_958_p1;
wire   [15:0] zext_ln45_50_fu_980_p1;
wire   [15:0] zext_ln45_51_fu_1002_p1;
wire   [15:0] zext_ln45_52_fu_1024_p1;
wire   [15:0] zext_ln45_53_fu_1046_p1;
wire   [15:0] zext_ln45_54_fu_1068_p1;
wire   [15:0] zext_ln45_55_fu_1090_p1;
wire   [15:0] zext_ln45_56_fu_1112_p1;
wire   [15:0] zext_ln45_57_fu_1134_p1;
wire   [15:0] zext_ln45_58_fu_1156_p1;
wire   [15:0] zext_ln45_59_fu_1178_p1;
wire   [15:0] zext_ln45_60_fu_1200_p1;
wire   [15:0] zext_ln45_61_fu_1222_p1;
wire   [15:0] zext_ln45_62_fu_1244_p1;
wire   [15:0] zext_ln45_63_fu_1266_p1;
wire   [15:0] zext_ln45_64_fu_1288_p1;
wire   [15:0] zext_ln45_65_fu_1310_p1;
wire   [15:0] zext_ln45_66_fu_1332_p1;
wire   [15:0] zext_ln45_67_fu_1354_p1;
wire   [15:0] zext_ln45_68_fu_1376_p1;
wire   [15:0] zext_ln45_69_fu_1398_p1;
wire   [15:0] zext_ln45_70_fu_1420_p1;
wire   [15:0] zext_ln45_71_fu_1442_p1;
wire   [15:0] zext_ln45_72_fu_1464_p1;
wire   [15:0] zext_ln45_73_fu_1486_p1;
wire   [15:0] zext_ln45_74_fu_1508_p1;
wire   [15:0] zext_ln45_75_fu_1530_p1;
wire   [15:0] zext_ln45_76_fu_1552_p1;
wire   [15:0] zext_ln45_77_fu_1574_p1;
wire   [15:0] zext_ln45_78_fu_1596_p1;
wire   [15:0] zext_ln45_79_fu_1618_p1;
wire   [15:0] zext_ln45_80_fu_1640_p1;
wire   [15:0] zext_ln45_81_fu_1662_p1;
wire   [15:0] zext_ln45_82_fu_1684_p1;
wire   [15:0] zext_ln45_83_fu_1706_p1;
wire   [15:0] zext_ln45_84_fu_1728_p1;
wire   [15:0] zext_ln45_85_fu_1750_p1;
wire   [15:0] zext_ln45_86_fu_1772_p1;
wire   [15:0] zext_ln45_87_fu_1794_p1;
wire   [15:0] zext_ln45_88_fu_1816_p1;
wire   [15:0] zext_ln45_89_fu_1838_p1;
wire   [15:0] zext_ln45_90_fu_1860_p1;
wire   [15:0] zext_ln45_91_fu_1882_p1;
wire   [15:0] zext_ln45_92_fu_1904_p1;

assign ap_ready = 1'b1;

assign ap_return_0 = zext_ln45_fu_540_p1;

assign ap_return_1 = zext_ln45_31_fu_562_p1;

assign ap_return_10 = zext_ln45_40_fu_760_p1;

assign ap_return_11 = zext_ln45_41_fu_782_p1;

assign ap_return_12 = zext_ln45_42_fu_804_p1;

assign ap_return_13 = zext_ln45_43_fu_826_p1;

assign ap_return_14 = zext_ln45_44_fu_848_p1;

assign ap_return_15 = zext_ln45_45_fu_870_p1;

assign ap_return_16 = zext_ln45_46_fu_892_p1;

assign ap_return_17 = zext_ln45_47_fu_914_p1;

assign ap_return_18 = zext_ln45_48_fu_936_p1;

assign ap_return_19 = zext_ln45_49_fu_958_p1;

assign ap_return_2 = zext_ln45_32_fu_584_p1;

assign ap_return_20 = zext_ln45_50_fu_980_p1;

assign ap_return_21 = zext_ln45_51_fu_1002_p1;

assign ap_return_22 = zext_ln45_52_fu_1024_p1;

assign ap_return_23 = zext_ln45_53_fu_1046_p1;

assign ap_return_24 = zext_ln45_54_fu_1068_p1;

assign ap_return_25 = zext_ln45_55_fu_1090_p1;

assign ap_return_26 = zext_ln45_56_fu_1112_p1;

assign ap_return_27 = zext_ln45_57_fu_1134_p1;

assign ap_return_28 = zext_ln45_58_fu_1156_p1;

assign ap_return_29 = zext_ln45_59_fu_1178_p1;

assign ap_return_3 = zext_ln45_33_fu_606_p1;

assign ap_return_30 = zext_ln45_60_fu_1200_p1;

assign ap_return_31 = zext_ln45_61_fu_1222_p1;

assign ap_return_32 = zext_ln45_62_fu_1244_p1;

assign ap_return_33 = zext_ln45_63_fu_1266_p1;

assign ap_return_34 = zext_ln45_64_fu_1288_p1;

assign ap_return_35 = zext_ln45_65_fu_1310_p1;

assign ap_return_36 = zext_ln45_66_fu_1332_p1;

assign ap_return_37 = zext_ln45_67_fu_1354_p1;

assign ap_return_38 = zext_ln45_68_fu_1376_p1;

assign ap_return_39 = zext_ln45_69_fu_1398_p1;

assign ap_return_4 = zext_ln45_34_fu_628_p1;

assign ap_return_40 = zext_ln45_70_fu_1420_p1;

assign ap_return_41 = zext_ln45_71_fu_1442_p1;

assign ap_return_42 = zext_ln45_72_fu_1464_p1;

assign ap_return_43 = zext_ln45_73_fu_1486_p1;

assign ap_return_44 = zext_ln45_74_fu_1508_p1;

assign ap_return_45 = zext_ln45_75_fu_1530_p1;

assign ap_return_46 = zext_ln45_76_fu_1552_p1;

assign ap_return_47 = zext_ln45_77_fu_1574_p1;

assign ap_return_48 = zext_ln45_78_fu_1596_p1;

assign ap_return_49 = zext_ln45_79_fu_1618_p1;

assign ap_return_5 = zext_ln45_35_fu_650_p1;

assign ap_return_50 = zext_ln45_80_fu_1640_p1;

assign ap_return_51 = zext_ln45_81_fu_1662_p1;

assign ap_return_52 = zext_ln45_82_fu_1684_p1;

assign ap_return_53 = zext_ln45_83_fu_1706_p1;

assign ap_return_54 = zext_ln45_84_fu_1728_p1;

assign ap_return_55 = zext_ln45_85_fu_1750_p1;

assign ap_return_56 = zext_ln45_86_fu_1772_p1;

assign ap_return_57 = zext_ln45_87_fu_1794_p1;

assign ap_return_58 = zext_ln45_88_fu_1816_p1;

assign ap_return_59 = zext_ln45_89_fu_1838_p1;

assign ap_return_6 = zext_ln45_36_fu_672_p1;

assign ap_return_60 = zext_ln45_90_fu_1860_p1;

assign ap_return_61 = zext_ln45_91_fu_1882_p1;

assign ap_return_62 = zext_ln45_92_fu_1904_p1;

assign ap_return_7 = zext_ln45_37_fu_694_p1;

assign ap_return_8 = zext_ln45_38_fu_716_p1;

assign ap_return_9 = zext_ln45_39_fu_738_p1;

assign icmp_ln1494_10_fu_742_p2 = (($signed(data_10_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_11_fu_764_p2 = (($signed(data_11_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_12_fu_786_p2 = (($signed(data_12_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_13_fu_808_p2 = (($signed(data_13_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_14_fu_830_p2 = (($signed(data_14_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_15_fu_852_p2 = (($signed(data_15_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_16_fu_874_p2 = (($signed(data_16_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_17_fu_896_p2 = (($signed(data_17_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_18_fu_918_p2 = (($signed(data_18_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_19_fu_940_p2 = (($signed(data_19_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_1_fu_544_p2 = (($signed(data_1_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_20_fu_962_p2 = (($signed(data_20_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_21_fu_984_p2 = (($signed(data_21_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_22_fu_1006_p2 = (($signed(data_22_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_23_fu_1028_p2 = (($signed(data_23_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_24_fu_1050_p2 = (($signed(data_24_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_25_fu_1072_p2 = (($signed(data_25_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_26_fu_1094_p2 = (($signed(data_26_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_27_fu_1116_p2 = (($signed(data_27_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_28_fu_1138_p2 = (($signed(data_28_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_29_fu_1160_p2 = (($signed(data_29_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_2_fu_566_p2 = (($signed(data_2_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_30_fu_1182_p2 = (($signed(data_30_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_31_fu_1204_p2 = (($signed(data_31_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_32_fu_1226_p2 = (($signed(data_32_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_33_fu_1248_p2 = (($signed(data_33_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_34_fu_1270_p2 = (($signed(data_34_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_35_fu_1292_p2 = (($signed(data_35_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_36_fu_1314_p2 = (($signed(data_36_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_37_fu_1336_p2 = (($signed(data_37_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_38_fu_1358_p2 = (($signed(data_38_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_39_fu_1380_p2 = (($signed(data_39_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_3_fu_588_p2 = (($signed(data_3_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_40_fu_1402_p2 = (($signed(data_40_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_41_fu_1424_p2 = (($signed(data_41_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_42_fu_1446_p2 = (($signed(data_42_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_43_fu_1468_p2 = (($signed(data_43_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_44_fu_1490_p2 = (($signed(data_44_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_45_fu_1512_p2 = (($signed(data_45_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_46_fu_1534_p2 = (($signed(data_46_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_47_fu_1556_p2 = (($signed(data_47_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_48_fu_1578_p2 = (($signed(data_48_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_49_fu_1600_p2 = (($signed(data_49_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_4_fu_610_p2 = (($signed(data_4_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_50_fu_1622_p2 = (($signed(data_51_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_51_fu_1644_p2 = (($signed(data_52_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_52_fu_1666_p2 = (($signed(data_53_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_53_fu_1688_p2 = (($signed(data_54_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_54_fu_1710_p2 = (($signed(data_55_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_55_fu_1732_p2 = (($signed(data_56_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_56_fu_1754_p2 = (($signed(data_57_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_57_fu_1776_p2 = (($signed(data_58_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_58_fu_1798_p2 = (($signed(data_59_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_59_fu_1820_p2 = (($signed(data_60_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_5_fu_632_p2 = (($signed(data_5_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_60_fu_1842_p2 = (($signed(data_61_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_61_fu_1864_p2 = (($signed(data_62_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_62_fu_1886_p2 = (($signed(data_63_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_6_fu_654_p2 = (($signed(data_6_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_7_fu_676_p2 = (($signed(data_7_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_8_fu_698_p2 = (($signed(data_8_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_9_fu_720_p2 = (($signed(data_9_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_fu_522_p2 = (($signed(data_0_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign select_ln45_31_fu_554_p3 = ((icmp_ln1494_1_fu_544_p2[0:0] === 1'b1) ? trunc_ln45_31_fu_550_p1 : 15'd0);

assign select_ln45_32_fu_576_p3 = ((icmp_ln1494_2_fu_566_p2[0:0] === 1'b1) ? trunc_ln45_32_fu_572_p1 : 15'd0);

assign select_ln45_33_fu_598_p3 = ((icmp_ln1494_3_fu_588_p2[0:0] === 1'b1) ? trunc_ln45_33_fu_594_p1 : 15'd0);

assign select_ln45_34_fu_620_p3 = ((icmp_ln1494_4_fu_610_p2[0:0] === 1'b1) ? trunc_ln45_34_fu_616_p1 : 15'd0);

assign select_ln45_35_fu_642_p3 = ((icmp_ln1494_5_fu_632_p2[0:0] === 1'b1) ? trunc_ln45_35_fu_638_p1 : 15'd0);

assign select_ln45_36_fu_664_p3 = ((icmp_ln1494_6_fu_654_p2[0:0] === 1'b1) ? trunc_ln45_36_fu_660_p1 : 15'd0);

assign select_ln45_37_fu_686_p3 = ((icmp_ln1494_7_fu_676_p2[0:0] === 1'b1) ? trunc_ln45_37_fu_682_p1 : 15'd0);

assign select_ln45_38_fu_708_p3 = ((icmp_ln1494_8_fu_698_p2[0:0] === 1'b1) ? trunc_ln45_38_fu_704_p1 : 15'd0);

assign select_ln45_39_fu_730_p3 = ((icmp_ln1494_9_fu_720_p2[0:0] === 1'b1) ? trunc_ln45_39_fu_726_p1 : 15'd0);

assign select_ln45_40_fu_752_p3 = ((icmp_ln1494_10_fu_742_p2[0:0] === 1'b1) ? trunc_ln45_40_fu_748_p1 : 15'd0);

assign select_ln45_41_fu_774_p3 = ((icmp_ln1494_11_fu_764_p2[0:0] === 1'b1) ? trunc_ln45_41_fu_770_p1 : 15'd0);

assign select_ln45_42_fu_796_p3 = ((icmp_ln1494_12_fu_786_p2[0:0] === 1'b1) ? trunc_ln45_42_fu_792_p1 : 15'd0);

assign select_ln45_43_fu_818_p3 = ((icmp_ln1494_13_fu_808_p2[0:0] === 1'b1) ? trunc_ln45_43_fu_814_p1 : 15'd0);

assign select_ln45_44_fu_840_p3 = ((icmp_ln1494_14_fu_830_p2[0:0] === 1'b1) ? trunc_ln45_44_fu_836_p1 : 15'd0);

assign select_ln45_45_fu_862_p3 = ((icmp_ln1494_15_fu_852_p2[0:0] === 1'b1) ? trunc_ln45_45_fu_858_p1 : 15'd0);

assign select_ln45_46_fu_884_p3 = ((icmp_ln1494_16_fu_874_p2[0:0] === 1'b1) ? trunc_ln45_46_fu_880_p1 : 15'd0);

assign select_ln45_47_fu_906_p3 = ((icmp_ln1494_17_fu_896_p2[0:0] === 1'b1) ? trunc_ln45_47_fu_902_p1 : 15'd0);

assign select_ln45_48_fu_928_p3 = ((icmp_ln1494_18_fu_918_p2[0:0] === 1'b1) ? trunc_ln45_48_fu_924_p1 : 15'd0);

assign select_ln45_49_fu_950_p3 = ((icmp_ln1494_19_fu_940_p2[0:0] === 1'b1) ? trunc_ln45_49_fu_946_p1 : 15'd0);

assign select_ln45_50_fu_972_p3 = ((icmp_ln1494_20_fu_962_p2[0:0] === 1'b1) ? trunc_ln45_50_fu_968_p1 : 15'd0);

assign select_ln45_51_fu_994_p3 = ((icmp_ln1494_21_fu_984_p2[0:0] === 1'b1) ? trunc_ln45_51_fu_990_p1 : 15'd0);

assign select_ln45_52_fu_1016_p3 = ((icmp_ln1494_22_fu_1006_p2[0:0] === 1'b1) ? trunc_ln45_52_fu_1012_p1 : 15'd0);

assign select_ln45_53_fu_1038_p3 = ((icmp_ln1494_23_fu_1028_p2[0:0] === 1'b1) ? trunc_ln45_53_fu_1034_p1 : 15'd0);

assign select_ln45_54_fu_1060_p3 = ((icmp_ln1494_24_fu_1050_p2[0:0] === 1'b1) ? trunc_ln45_54_fu_1056_p1 : 15'd0);

assign select_ln45_55_fu_1082_p3 = ((icmp_ln1494_25_fu_1072_p2[0:0] === 1'b1) ? trunc_ln45_55_fu_1078_p1 : 15'd0);

assign select_ln45_56_fu_1104_p3 = ((icmp_ln1494_26_fu_1094_p2[0:0] === 1'b1) ? trunc_ln45_56_fu_1100_p1 : 15'd0);

assign select_ln45_57_fu_1126_p3 = ((icmp_ln1494_27_fu_1116_p2[0:0] === 1'b1) ? trunc_ln45_57_fu_1122_p1 : 15'd0);

assign select_ln45_58_fu_1148_p3 = ((icmp_ln1494_28_fu_1138_p2[0:0] === 1'b1) ? trunc_ln45_58_fu_1144_p1 : 15'd0);

assign select_ln45_59_fu_1170_p3 = ((icmp_ln1494_29_fu_1160_p2[0:0] === 1'b1) ? trunc_ln45_59_fu_1166_p1 : 15'd0);

assign select_ln45_60_fu_1192_p3 = ((icmp_ln1494_30_fu_1182_p2[0:0] === 1'b1) ? trunc_ln45_60_fu_1188_p1 : 15'd0);

assign select_ln45_61_fu_1214_p3 = ((icmp_ln1494_31_fu_1204_p2[0:0] === 1'b1) ? trunc_ln45_61_fu_1210_p1 : 15'd0);

assign select_ln45_62_fu_1236_p3 = ((icmp_ln1494_32_fu_1226_p2[0:0] === 1'b1) ? trunc_ln45_62_fu_1232_p1 : 15'd0);

assign select_ln45_63_fu_1258_p3 = ((icmp_ln1494_33_fu_1248_p2[0:0] === 1'b1) ? trunc_ln45_63_fu_1254_p1 : 15'd0);

assign select_ln45_64_fu_1280_p3 = ((icmp_ln1494_34_fu_1270_p2[0:0] === 1'b1) ? trunc_ln45_64_fu_1276_p1 : 15'd0);

assign select_ln45_65_fu_1302_p3 = ((icmp_ln1494_35_fu_1292_p2[0:0] === 1'b1) ? trunc_ln45_65_fu_1298_p1 : 15'd0);

assign select_ln45_66_fu_1324_p3 = ((icmp_ln1494_36_fu_1314_p2[0:0] === 1'b1) ? trunc_ln45_66_fu_1320_p1 : 15'd0);

assign select_ln45_67_fu_1346_p3 = ((icmp_ln1494_37_fu_1336_p2[0:0] === 1'b1) ? trunc_ln45_67_fu_1342_p1 : 15'd0);

assign select_ln45_68_fu_1368_p3 = ((icmp_ln1494_38_fu_1358_p2[0:0] === 1'b1) ? trunc_ln45_68_fu_1364_p1 : 15'd0);

assign select_ln45_69_fu_1390_p3 = ((icmp_ln1494_39_fu_1380_p2[0:0] === 1'b1) ? trunc_ln45_69_fu_1386_p1 : 15'd0);

assign select_ln45_70_fu_1412_p3 = ((icmp_ln1494_40_fu_1402_p2[0:0] === 1'b1) ? trunc_ln45_70_fu_1408_p1 : 15'd0);

assign select_ln45_71_fu_1434_p3 = ((icmp_ln1494_41_fu_1424_p2[0:0] === 1'b1) ? trunc_ln45_71_fu_1430_p1 : 15'd0);

assign select_ln45_72_fu_1456_p3 = ((icmp_ln1494_42_fu_1446_p2[0:0] === 1'b1) ? trunc_ln45_72_fu_1452_p1 : 15'd0);

assign select_ln45_73_fu_1478_p3 = ((icmp_ln1494_43_fu_1468_p2[0:0] === 1'b1) ? trunc_ln45_73_fu_1474_p1 : 15'd0);

assign select_ln45_74_fu_1500_p3 = ((icmp_ln1494_44_fu_1490_p2[0:0] === 1'b1) ? trunc_ln45_74_fu_1496_p1 : 15'd0);

assign select_ln45_75_fu_1522_p3 = ((icmp_ln1494_45_fu_1512_p2[0:0] === 1'b1) ? trunc_ln45_75_fu_1518_p1 : 15'd0);

assign select_ln45_76_fu_1544_p3 = ((icmp_ln1494_46_fu_1534_p2[0:0] === 1'b1) ? trunc_ln45_76_fu_1540_p1 : 15'd0);

assign select_ln45_77_fu_1566_p3 = ((icmp_ln1494_47_fu_1556_p2[0:0] === 1'b1) ? trunc_ln45_77_fu_1562_p1 : 15'd0);

assign select_ln45_78_fu_1588_p3 = ((icmp_ln1494_48_fu_1578_p2[0:0] === 1'b1) ? trunc_ln45_78_fu_1584_p1 : 15'd0);

assign select_ln45_79_fu_1610_p3 = ((icmp_ln1494_49_fu_1600_p2[0:0] === 1'b1) ? trunc_ln45_79_fu_1606_p1 : 15'd0);

assign select_ln45_80_fu_1632_p3 = ((icmp_ln1494_50_fu_1622_p2[0:0] === 1'b1) ? trunc_ln45_80_fu_1628_p1 : 15'd0);

assign select_ln45_81_fu_1654_p3 = ((icmp_ln1494_51_fu_1644_p2[0:0] === 1'b1) ? trunc_ln45_81_fu_1650_p1 : 15'd0);

assign select_ln45_82_fu_1676_p3 = ((icmp_ln1494_52_fu_1666_p2[0:0] === 1'b1) ? trunc_ln45_82_fu_1672_p1 : 15'd0);

assign select_ln45_83_fu_1698_p3 = ((icmp_ln1494_53_fu_1688_p2[0:0] === 1'b1) ? trunc_ln45_83_fu_1694_p1 : 15'd0);

assign select_ln45_84_fu_1720_p3 = ((icmp_ln1494_54_fu_1710_p2[0:0] === 1'b1) ? trunc_ln45_84_fu_1716_p1 : 15'd0);

assign select_ln45_85_fu_1742_p3 = ((icmp_ln1494_55_fu_1732_p2[0:0] === 1'b1) ? trunc_ln45_85_fu_1738_p1 : 15'd0);

assign select_ln45_86_fu_1764_p3 = ((icmp_ln1494_56_fu_1754_p2[0:0] === 1'b1) ? trunc_ln45_86_fu_1760_p1 : 15'd0);

assign select_ln45_87_fu_1786_p3 = ((icmp_ln1494_57_fu_1776_p2[0:0] === 1'b1) ? trunc_ln45_87_fu_1782_p1 : 15'd0);

assign select_ln45_88_fu_1808_p3 = ((icmp_ln1494_58_fu_1798_p2[0:0] === 1'b1) ? trunc_ln45_88_fu_1804_p1 : 15'd0);

assign select_ln45_89_fu_1830_p3 = ((icmp_ln1494_59_fu_1820_p2[0:0] === 1'b1) ? trunc_ln45_89_fu_1826_p1 : 15'd0);

assign select_ln45_90_fu_1852_p3 = ((icmp_ln1494_60_fu_1842_p2[0:0] === 1'b1) ? trunc_ln45_90_fu_1848_p1 : 15'd0);

assign select_ln45_91_fu_1874_p3 = ((icmp_ln1494_61_fu_1864_p2[0:0] === 1'b1) ? trunc_ln45_91_fu_1870_p1 : 15'd0);

assign select_ln45_92_fu_1896_p3 = ((icmp_ln1494_62_fu_1886_p2[0:0] === 1'b1) ? trunc_ln45_92_fu_1892_p1 : 15'd0);

assign select_ln45_fu_532_p3 = ((icmp_ln1494_fu_522_p2[0:0] === 1'b1) ? trunc_ln45_fu_528_p1 : 15'd0);

assign trunc_ln45_31_fu_550_p1 = data_1_V_read[14:0];

assign trunc_ln45_32_fu_572_p1 = data_2_V_read[14:0];

assign trunc_ln45_33_fu_594_p1 = data_3_V_read[14:0];

assign trunc_ln45_34_fu_616_p1 = data_4_V_read[14:0];

assign trunc_ln45_35_fu_638_p1 = data_5_V_read[14:0];

assign trunc_ln45_36_fu_660_p1 = data_6_V_read[14:0];

assign trunc_ln45_37_fu_682_p1 = data_7_V_read[14:0];

assign trunc_ln45_38_fu_704_p1 = data_8_V_read[14:0];

assign trunc_ln45_39_fu_726_p1 = data_9_V_read[14:0];

assign trunc_ln45_40_fu_748_p1 = data_10_V_read[14:0];

assign trunc_ln45_41_fu_770_p1 = data_11_V_read[14:0];

assign trunc_ln45_42_fu_792_p1 = data_12_V_read[14:0];

assign trunc_ln45_43_fu_814_p1 = data_13_V_read[14:0];

assign trunc_ln45_44_fu_836_p1 = data_14_V_read[14:0];

assign trunc_ln45_45_fu_858_p1 = data_15_V_read[14:0];

assign trunc_ln45_46_fu_880_p1 = data_16_V_read[14:0];

assign trunc_ln45_47_fu_902_p1 = data_17_V_read[14:0];

assign trunc_ln45_48_fu_924_p1 = data_18_V_read[14:0];

assign trunc_ln45_49_fu_946_p1 = data_19_V_read[14:0];

assign trunc_ln45_50_fu_968_p1 = data_20_V_read[14:0];

assign trunc_ln45_51_fu_990_p1 = data_21_V_read[14:0];

assign trunc_ln45_52_fu_1012_p1 = data_22_V_read[14:0];

assign trunc_ln45_53_fu_1034_p1 = data_23_V_read[14:0];

assign trunc_ln45_54_fu_1056_p1 = data_24_V_read[14:0];

assign trunc_ln45_55_fu_1078_p1 = data_25_V_read[14:0];

assign trunc_ln45_56_fu_1100_p1 = data_26_V_read[14:0];

assign trunc_ln45_57_fu_1122_p1 = data_27_V_read[14:0];

assign trunc_ln45_58_fu_1144_p1 = data_28_V_read[14:0];

assign trunc_ln45_59_fu_1166_p1 = data_29_V_read[14:0];

assign trunc_ln45_60_fu_1188_p1 = data_30_V_read[14:0];

assign trunc_ln45_61_fu_1210_p1 = data_31_V_read[14:0];

assign trunc_ln45_62_fu_1232_p1 = data_32_V_read[14:0];

assign trunc_ln45_63_fu_1254_p1 = data_33_V_read[14:0];

assign trunc_ln45_64_fu_1276_p1 = data_34_V_read[14:0];

assign trunc_ln45_65_fu_1298_p1 = data_35_V_read[14:0];

assign trunc_ln45_66_fu_1320_p1 = data_36_V_read[14:0];

assign trunc_ln45_67_fu_1342_p1 = data_37_V_read[14:0];

assign trunc_ln45_68_fu_1364_p1 = data_38_V_read[14:0];

assign trunc_ln45_69_fu_1386_p1 = data_39_V_read[14:0];

assign trunc_ln45_70_fu_1408_p1 = data_40_V_read[14:0];

assign trunc_ln45_71_fu_1430_p1 = data_41_V_read[14:0];

assign trunc_ln45_72_fu_1452_p1 = data_42_V_read[14:0];

assign trunc_ln45_73_fu_1474_p1 = data_43_V_read[14:0];

assign trunc_ln45_74_fu_1496_p1 = data_44_V_read[14:0];

assign trunc_ln45_75_fu_1518_p1 = data_45_V_read[14:0];

assign trunc_ln45_76_fu_1540_p1 = data_46_V_read[14:0];

assign trunc_ln45_77_fu_1562_p1 = data_47_V_read[14:0];

assign trunc_ln45_78_fu_1584_p1 = data_48_V_read[14:0];

assign trunc_ln45_79_fu_1606_p1 = data_49_V_read[14:0];

assign trunc_ln45_80_fu_1628_p1 = data_51_V_read[14:0];

assign trunc_ln45_81_fu_1650_p1 = data_52_V_read[14:0];

assign trunc_ln45_82_fu_1672_p1 = data_53_V_read[14:0];

assign trunc_ln45_83_fu_1694_p1 = data_54_V_read[14:0];

assign trunc_ln45_84_fu_1716_p1 = data_55_V_read[14:0];

assign trunc_ln45_85_fu_1738_p1 = data_56_V_read[14:0];

assign trunc_ln45_86_fu_1760_p1 = data_57_V_read[14:0];

assign trunc_ln45_87_fu_1782_p1 = data_58_V_read[14:0];

assign trunc_ln45_88_fu_1804_p1 = data_59_V_read[14:0];

assign trunc_ln45_89_fu_1826_p1 = data_60_V_read[14:0];

assign trunc_ln45_90_fu_1848_p1 = data_61_V_read[14:0];

assign trunc_ln45_91_fu_1870_p1 = data_62_V_read[14:0];

assign trunc_ln45_92_fu_1892_p1 = data_63_V_read[14:0];

assign trunc_ln45_fu_528_p1 = data_0_V_read[14:0];

assign zext_ln45_31_fu_562_p1 = select_ln45_31_fu_554_p3;

assign zext_ln45_32_fu_584_p1 = select_ln45_32_fu_576_p3;

assign zext_ln45_33_fu_606_p1 = select_ln45_33_fu_598_p3;

assign zext_ln45_34_fu_628_p1 = select_ln45_34_fu_620_p3;

assign zext_ln45_35_fu_650_p1 = select_ln45_35_fu_642_p3;

assign zext_ln45_36_fu_672_p1 = select_ln45_36_fu_664_p3;

assign zext_ln45_37_fu_694_p1 = select_ln45_37_fu_686_p3;

assign zext_ln45_38_fu_716_p1 = select_ln45_38_fu_708_p3;

assign zext_ln45_39_fu_738_p1 = select_ln45_39_fu_730_p3;

assign zext_ln45_40_fu_760_p1 = select_ln45_40_fu_752_p3;

assign zext_ln45_41_fu_782_p1 = select_ln45_41_fu_774_p3;

assign zext_ln45_42_fu_804_p1 = select_ln45_42_fu_796_p3;

assign zext_ln45_43_fu_826_p1 = select_ln45_43_fu_818_p3;

assign zext_ln45_44_fu_848_p1 = select_ln45_44_fu_840_p3;

assign zext_ln45_45_fu_870_p1 = select_ln45_45_fu_862_p3;

assign zext_ln45_46_fu_892_p1 = select_ln45_46_fu_884_p3;

assign zext_ln45_47_fu_914_p1 = select_ln45_47_fu_906_p3;

assign zext_ln45_48_fu_936_p1 = select_ln45_48_fu_928_p3;

assign zext_ln45_49_fu_958_p1 = select_ln45_49_fu_950_p3;

assign zext_ln45_50_fu_980_p1 = select_ln45_50_fu_972_p3;

assign zext_ln45_51_fu_1002_p1 = select_ln45_51_fu_994_p3;

assign zext_ln45_52_fu_1024_p1 = select_ln45_52_fu_1016_p3;

assign zext_ln45_53_fu_1046_p1 = select_ln45_53_fu_1038_p3;

assign zext_ln45_54_fu_1068_p1 = select_ln45_54_fu_1060_p3;

assign zext_ln45_55_fu_1090_p1 = select_ln45_55_fu_1082_p3;

assign zext_ln45_56_fu_1112_p1 = select_ln45_56_fu_1104_p3;

assign zext_ln45_57_fu_1134_p1 = select_ln45_57_fu_1126_p3;

assign zext_ln45_58_fu_1156_p1 = select_ln45_58_fu_1148_p3;

assign zext_ln45_59_fu_1178_p1 = select_ln45_59_fu_1170_p3;

assign zext_ln45_60_fu_1200_p1 = select_ln45_60_fu_1192_p3;

assign zext_ln45_61_fu_1222_p1 = select_ln45_61_fu_1214_p3;

assign zext_ln45_62_fu_1244_p1 = select_ln45_62_fu_1236_p3;

assign zext_ln45_63_fu_1266_p1 = select_ln45_63_fu_1258_p3;

assign zext_ln45_64_fu_1288_p1 = select_ln45_64_fu_1280_p3;

assign zext_ln45_65_fu_1310_p1 = select_ln45_65_fu_1302_p3;

assign zext_ln45_66_fu_1332_p1 = select_ln45_66_fu_1324_p3;

assign zext_ln45_67_fu_1354_p1 = select_ln45_67_fu_1346_p3;

assign zext_ln45_68_fu_1376_p1 = select_ln45_68_fu_1368_p3;

assign zext_ln45_69_fu_1398_p1 = select_ln45_69_fu_1390_p3;

assign zext_ln45_70_fu_1420_p1 = select_ln45_70_fu_1412_p3;

assign zext_ln45_71_fu_1442_p1 = select_ln45_71_fu_1434_p3;

assign zext_ln45_72_fu_1464_p1 = select_ln45_72_fu_1456_p3;

assign zext_ln45_73_fu_1486_p1 = select_ln45_73_fu_1478_p3;

assign zext_ln45_74_fu_1508_p1 = select_ln45_74_fu_1500_p3;

assign zext_ln45_75_fu_1530_p1 = select_ln45_75_fu_1522_p3;

assign zext_ln45_76_fu_1552_p1 = select_ln45_76_fu_1544_p3;

assign zext_ln45_77_fu_1574_p1 = select_ln45_77_fu_1566_p3;

assign zext_ln45_78_fu_1596_p1 = select_ln45_78_fu_1588_p3;

assign zext_ln45_79_fu_1618_p1 = select_ln45_79_fu_1610_p3;

assign zext_ln45_80_fu_1640_p1 = select_ln45_80_fu_1632_p3;

assign zext_ln45_81_fu_1662_p1 = select_ln45_81_fu_1654_p3;

assign zext_ln45_82_fu_1684_p1 = select_ln45_82_fu_1676_p3;

assign zext_ln45_83_fu_1706_p1 = select_ln45_83_fu_1698_p3;

assign zext_ln45_84_fu_1728_p1 = select_ln45_84_fu_1720_p3;

assign zext_ln45_85_fu_1750_p1 = select_ln45_85_fu_1742_p3;

assign zext_ln45_86_fu_1772_p1 = select_ln45_86_fu_1764_p3;

assign zext_ln45_87_fu_1794_p1 = select_ln45_87_fu_1786_p3;

assign zext_ln45_88_fu_1816_p1 = select_ln45_88_fu_1808_p3;

assign zext_ln45_89_fu_1838_p1 = select_ln45_89_fu_1830_p3;

assign zext_ln45_90_fu_1860_p1 = select_ln45_90_fu_1852_p3;

assign zext_ln45_91_fu_1882_p1 = select_ln45_91_fu_1874_p3;

assign zext_ln45_92_fu_1904_p1 = select_ln45_92_fu_1896_p3;

assign zext_ln45_fu_540_p1 = select_ln45_fu_532_p3;

endmodule //relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s
