<stg><name>crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_1</name>


<trans_list>

<trans id="55" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:1 %idx53_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %idx53

]]></Node>
<StgValue><ssdm name="idx53_read"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:2 %s_0_26_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %s_0_26

]]></Node>
<StgValue><ssdm name="s_0_26_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="5" op_0_bw="4">
<![CDATA[
newFuncRoot:3 %idx53_cast = zext i4 %idx53_read

]]></Node>
<StgValue><ssdm name="idx53_cast"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:4 %store_ln28 = store i4 0, i4 %i

]]></Node>
<StgValue><ssdm name="store_ln28"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:5 %br_ln0 = br void %for.inc.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc.i:0 %i_2 = load i4 %i

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc.i:1 %icmp_ln29 = icmp_eq  i4 %i_2, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln29"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.i:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc.i:3 %add_ln29 = add i4 %i_2, i4 1

]]></Node>
<StgValue><ssdm name="add_ln29"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i:4 %br_ln29 = br i1 %icmp_ln29, void %for.inc.i.split, void %STOREBYTES.exit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="2" op_0_bw="4">
<![CDATA[
for.inc.i.split:0 %trunc_ln29 = trunc i4 %i_2

]]></Node>
<StgValue><ssdm name="trunc_ln29"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="3" op_0_bw="4">
<![CDATA[
for.inc.i.split:3 %trunc_ln29_5 = trunc i4 %i_2

]]></Node>
<StgValue><ssdm name="trunc_ln29_5"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
for.inc.i.split:4 %shl_ln = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln29_5, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc.i.split:5 %sub_ln29 = sub i6 56, i6 %shl_ln

]]></Node>
<StgValue><ssdm name="sub_ln29"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="6">
<![CDATA[
for.inc.i.split:6 %zext_ln29 = zext i6 %sub_ln29

]]></Node>
<StgValue><ssdm name="zext_ln29"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i.split:7 %lshr_ln29 = lshr i64 %s_0_26_read, i64 %zext_ln29

]]></Node>
<StgValue><ssdm name="lshr_ln29"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="8" op_0_bw="64">
<![CDATA[
for.inc.i.split:8 %trunc_ln29_6 = trunc i64 %lshr_ln29

]]></Node>
<StgValue><ssdm name="trunc_ln29_6"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="1" op_1_bw="4" op_2_bw="32">
<![CDATA[
for.inc.i.split:9 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %i_2, i32 2

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="1" op_1_bw="5" op_2_bw="32">
<![CDATA[
for.inc.i.split:10 %tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i5.i32, i5 %idx53_cast, i32 2

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.i.split:11 %or_ln29 = or i1 %tmp_1, i1 %tmp

]]></Node>
<StgValue><ssdm name="or_ln29"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="5" op_2_bw="32">
<![CDATA[
for.inc.i.split:12 %tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i5.i32, i5 %idx53_cast, i32 3

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
for.inc.i.split:19 %switch_ln29 = switch i2 %trunc_ln29, void %arrayidx.i7.case.3, i2 0, void %arrayidx.i7.case.0, i2 1, void %arrayidx.i7.case.1, i2 2, void %arrayidx.i7.case.2

]]></Node>
<StgValue><ssdm name="switch_ln29"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx.i7.exit:0 %store_ln28 = store i4 %add_ln29, i4 %i

]]></Node>
<StgValue><ssdm name="store_ln28"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i7.exit:1 %br_ln29 = br void %for.inc.i

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0">
<![CDATA[
STOREBYTES.exit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.i.split:1 %specpipeline_ln28 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln28"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.i.split:2 %specloopname_ln29 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16

]]></Node>
<StgValue><ssdm name="specloopname_ln29"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="2" op_0_bw="2" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc.i.split:13 %or_ln = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %tmp_2, i1 %or_ln29

]]></Node>
<StgValue><ssdm name="or_ln"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="2">
<![CDATA[
for.inc.i.split:14 %zext_ln29_2 = zext i2 %or_ln

]]></Node>
<StgValue><ssdm name="zext_ln29_2"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i.split:15 %c_0_addr = getelementptr i8 %c_0, i64 0, i64 %zext_ln29_2

]]></Node>
<StgValue><ssdm name="c_0_addr"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i.split:16 %c_1_addr = getelementptr i8 %c_1, i64 0, i64 %zext_ln29_2

]]></Node>
<StgValue><ssdm name="c_1_addr"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i.split:17 %c_2_addr = getelementptr i8 %c_2, i64 0, i64 %zext_ln29_2

]]></Node>
<StgValue><ssdm name="c_2_addr"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i.split:18 %c_3_addr = getelementptr i8 %c_3, i64 0, i64 %zext_ln29_2

]]></Node>
<StgValue><ssdm name="c_3_addr"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln29" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="8" op_1_bw="3">
<![CDATA[
arrayidx.i7.case.2:0 %store_ln29 = store i8 %trunc_ln29_6, i3 %c_2_addr

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln29" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i7.case.2:1 %br_ln29 = br void %arrayidx.i7.exit

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="8" op_1_bw="3">
<![CDATA[
arrayidx.i7.case.1:0 %store_ln29 = store i8 %trunc_ln29_6, i3 %c_1_addr

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i7.case.1:1 %br_ln29 = br void %arrayidx.i7.exit

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="8" op_1_bw="3">
<![CDATA[
arrayidx.i7.case.0:0 %store_ln29 = store i8 %trunc_ln29_6, i3 %c_0_addr

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i7.case.0:1 %br_ln29 = br void %arrayidx.i7.exit

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln29" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="8" op_1_bw="3">
<![CDATA[
arrayidx.i7.case.3:0 %store_ln29 = store i8 %trunc_ln29_6, i3 %c_3_addr

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln29" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i7.case.3:1 %br_ln29 = br void %arrayidx.i7.exit

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="56" name="c_3" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="c_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="57" name="c_2" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="c_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="58" name="c_1" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="c_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="59" name="c_0" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="c_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="60" name="s_0_26" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="s_0_26"/></StgValue>
</port>
<port id="61" name="idx53" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="idx53"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="63" from="StgValue_62" to="i" fromId="62" toId="5">
</dataflow>
<dataflow id="65" from="_ssdm_op_Read.ap_auto.i4" to="idx53_read" fromId="64" toId="6">
</dataflow>
<dataflow id="66" from="idx53" to="idx53_read" fromId="61" toId="6">
</dataflow>
<dataflow id="68" from="_ssdm_op_Read.ap_auto.i64" to="s_0_26_read" fromId="67" toId="7">
</dataflow>
<dataflow id="69" from="s_0_26" to="s_0_26_read" fromId="60" toId="7">
</dataflow>
<dataflow id="70" from="idx53_read" to="idx53_cast" fromId="6" toId="8">
</dataflow>
<dataflow id="72" from="StgValue_71" to="store_ln28" fromId="71" toId="9">
</dataflow>
<dataflow id="73" from="i" to="store_ln28" fromId="5" toId="9">
</dataflow>
<dataflow id="74" from="i" to="i_2" fromId="5" toId="11">
</dataflow>
<dataflow id="75" from="i_2" to="icmp_ln29" fromId="11" toId="12">
</dataflow>
<dataflow id="77" from="StgValue_76" to="icmp_ln29" fromId="76" toId="12">
</dataflow>
<dataflow id="79" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln0" fromId="78" toId="13">
</dataflow>
<dataflow id="81" from="StgValue_80" to="speclooptripcount_ln0" fromId="80" toId="13">
</dataflow>
<dataflow id="82" from="StgValue_80" to="speclooptripcount_ln0" fromId="80" toId="13">
</dataflow>
<dataflow id="83" from="StgValue_80" to="speclooptripcount_ln0" fromId="80" toId="13">
</dataflow>
<dataflow id="84" from="i_2" to="add_ln29" fromId="11" toId="14">
</dataflow>
<dataflow id="86" from="StgValue_85" to="add_ln29" fromId="85" toId="14">
</dataflow>
<dataflow id="87" from="icmp_ln29" to="br_ln29" fromId="12" toId="15">
</dataflow>
<dataflow id="88" from="i_2" to="trunc_ln29" fromId="11" toId="16">
</dataflow>
<dataflow id="89" from="i_2" to="trunc_ln29_5" fromId="11" toId="17">
</dataflow>
<dataflow id="91" from="_ssdm_op_BitConcatenate.i6.i3.i3" to="shl_ln" fromId="90" toId="18">
</dataflow>
<dataflow id="92" from="trunc_ln29_5" to="shl_ln" fromId="17" toId="18">
</dataflow>
<dataflow id="94" from="StgValue_93" to="shl_ln" fromId="93" toId="18">
</dataflow>
<dataflow id="96" from="StgValue_95" to="sub_ln29" fromId="95" toId="19">
</dataflow>
<dataflow id="97" from="shl_ln" to="sub_ln29" fromId="18" toId="19">
</dataflow>
<dataflow id="98" from="sub_ln29" to="zext_ln29" fromId="19" toId="20">
</dataflow>
<dataflow id="99" from="s_0_26_read" to="lshr_ln29" fromId="7" toId="21">
</dataflow>
<dataflow id="100" from="zext_ln29" to="lshr_ln29" fromId="20" toId="21">
</dataflow>
<dataflow id="101" from="lshr_ln29" to="trunc_ln29_6" fromId="21" toId="22">
</dataflow>
<dataflow id="103" from="_ssdm_op_BitSelect.i1.i4.i32" to="tmp" fromId="102" toId="23">
</dataflow>
<dataflow id="104" from="i_2" to="tmp" fromId="11" toId="23">
</dataflow>
<dataflow id="106" from="StgValue_105" to="tmp" fromId="105" toId="23">
</dataflow>
<dataflow id="108" from="_ssdm_op_BitSelect.i1.i5.i32" to="tmp_1" fromId="107" toId="24">
</dataflow>
<dataflow id="109" from="idx53_cast" to="tmp_1" fromId="8" toId="24">
</dataflow>
<dataflow id="110" from="StgValue_105" to="tmp_1" fromId="105" toId="24">
</dataflow>
<dataflow id="111" from="tmp_1" to="or_ln29" fromId="24" toId="25">
</dataflow>
<dataflow id="112" from="tmp" to="or_ln29" fromId="23" toId="25">
</dataflow>
<dataflow id="113" from="_ssdm_op_BitSelect.i1.i5.i32" to="tmp_2" fromId="107" toId="26">
</dataflow>
<dataflow id="114" from="idx53_cast" to="tmp_2" fromId="8" toId="26">
</dataflow>
<dataflow id="116" from="StgValue_115" to="tmp_2" fromId="115" toId="26">
</dataflow>
<dataflow id="117" from="trunc_ln29" to="switch_ln29" fromId="16" toId="27">
</dataflow>
<dataflow id="119" from="StgValue_118" to="switch_ln29" fromId="118" toId="27">
</dataflow>
<dataflow id="121" from="StgValue_120" to="switch_ln29" fromId="120" toId="27">
</dataflow>
<dataflow id="123" from="StgValue_122" to="switch_ln29" fromId="122" toId="27">
</dataflow>
<dataflow id="124" from="add_ln29" to="store_ln28" fromId="14" toId="28">
</dataflow>
<dataflow id="125" from="i" to="store_ln28" fromId="5" toId="28">
</dataflow>
<dataflow id="127" from="_ssdm_op_SpecPipeline" to="specpipeline_ln28" fromId="126" toId="30">
</dataflow>
<dataflow id="129" from="StgValue_128" to="specpipeline_ln28" fromId="128" toId="30">
</dataflow>
<dataflow id="131" from="StgValue_130" to="specpipeline_ln28" fromId="130" toId="30">
</dataflow>
<dataflow id="132" from="StgValue_130" to="specpipeline_ln28" fromId="130" toId="30">
</dataflow>
<dataflow id="133" from="StgValue_130" to="specpipeline_ln28" fromId="130" toId="30">
</dataflow>
<dataflow id="135" from="empty_0" to="specpipeline_ln28" fromId="134" toId="30">
</dataflow>
<dataflow id="137" from="_ssdm_op_SpecLoopName" to="specloopname_ln29" fromId="136" toId="31">
</dataflow>
<dataflow id="139" from="empty_16" to="specloopname_ln29" fromId="138" toId="31">
</dataflow>
<dataflow id="141" from="_ssdm_op_BitConcatenate.i2.i1.i1" to="or_ln" fromId="140" toId="32">
</dataflow>
<dataflow id="142" from="tmp_2" to="or_ln" fromId="26" toId="32">
</dataflow>
<dataflow id="143" from="or_ln29" to="or_ln" fromId="25" toId="32">
</dataflow>
<dataflow id="144" from="or_ln" to="zext_ln29_2" fromId="32" toId="33">
</dataflow>
<dataflow id="145" from="c_0" to="c_0_addr" fromId="59" toId="34">
</dataflow>
<dataflow id="147" from="StgValue_146" to="c_0_addr" fromId="146" toId="34">
</dataflow>
<dataflow id="148" from="zext_ln29_2" to="c_0_addr" fromId="33" toId="34">
</dataflow>
<dataflow id="149" from="c_1" to="c_1_addr" fromId="58" toId="35">
</dataflow>
<dataflow id="150" from="StgValue_146" to="c_1_addr" fromId="146" toId="35">
</dataflow>
<dataflow id="151" from="zext_ln29_2" to="c_1_addr" fromId="33" toId="35">
</dataflow>
<dataflow id="152" from="c_2" to="c_2_addr" fromId="57" toId="36">
</dataflow>
<dataflow id="153" from="StgValue_146" to="c_2_addr" fromId="146" toId="36">
</dataflow>
<dataflow id="154" from="zext_ln29_2" to="c_2_addr" fromId="33" toId="36">
</dataflow>
<dataflow id="155" from="c_3" to="c_3_addr" fromId="56" toId="37">
</dataflow>
<dataflow id="156" from="StgValue_146" to="c_3_addr" fromId="146" toId="37">
</dataflow>
<dataflow id="157" from="zext_ln29_2" to="c_3_addr" fromId="33" toId="37">
</dataflow>
<dataflow id="158" from="trunc_ln29_6" to="store_ln29" fromId="22" toId="38">
</dataflow>
<dataflow id="159" from="c_2_addr" to="store_ln29" fromId="36" toId="38">
</dataflow>
<dataflow id="160" from="trunc_ln29_6" to="store_ln29" fromId="22" toId="40">
</dataflow>
<dataflow id="161" from="c_1_addr" to="store_ln29" fromId="35" toId="40">
</dataflow>
<dataflow id="162" from="trunc_ln29_6" to="store_ln29" fromId="22" toId="42">
</dataflow>
<dataflow id="163" from="c_0_addr" to="store_ln29" fromId="34" toId="42">
</dataflow>
<dataflow id="164" from="trunc_ln29_6" to="store_ln29" fromId="22" toId="44">
</dataflow>
<dataflow id="165" from="c_3_addr" to="store_ln29" fromId="37" toId="44">
</dataflow>
<dataflow id="166" from="icmp_ln29" to="StgValue_2" fromId="12" toId="2">
</dataflow>
<dataflow id="167" from="trunc_ln29" to="StgValue_3" fromId="16" toId="3">
</dataflow>
</dataflows>


</stg>
