Source Block: hdl/library/common/ad_rst.v@53:63@HdlIdDef
  input           clk;
  output          rst;

  // internal registers

  reg             rst_p = 'd0;
  reg             rst = 'd0;

  // simple reset gen

  always @(posedge clk or posedge preset) begin

Diff Content:
- 58   reg             rst_p = 'd0;
+ 58   reg             ad_rst_sync_m1 = 'd0 /* synthesis preserve */;
+ 58   reg             ad_rst_sync = 'd0 /* synthesis preserve */;

Clone Blocks:
Clone Blocks 1:
hdl/library/common/ad_rst.v@53:63
  input           clk;
  output          rst;

  // internal registers

  reg             rst_p = 'd0;
  reg             rst = 'd0;

  // simple reset gen

  always @(posedge clk or posedge preset) begin

