m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/Users/andy-/OneDrive/School/EELE468/Github/SoC-FPGA/LAB1/ModelSim_VHDL
Ecompute_y0
Z0 w1580694659
Z1 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
Z2 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z3 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
Z4 dC:/Users/andy-/OneDrive/School/EELE468/Github/SoC-FPGA/LAB1/ModelSim_VHDL/AndyModelSim
Z5 8C:/Users/andy-/OneDrive/School/EELE468/Github/SoC-FPGA/LAB1/ModelSim_VHDL/AndyModelSim/compute_y0.vhd
Z6 FC:/Users/andy-/OneDrive/School/EELE468/Github/SoC-FPGA/LAB1/ModelSim_VHDL/AndyModelSim/compute_y0.vhd
l0
L5
VWP7Fe5CRn_@f@TajXi63?1
!s100 Ih_LHARc_9^BUaSd?0LXC1
Z7 OV;C;10.5b;63
32
Z8 !s110 1580694663
!i10b 1
Z9 !s108 1580694663.000000
Z10 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/andy-/OneDrive/School/EELE468/Github/SoC-FPGA/LAB1/ModelSim_VHDL/AndyModelSim/compute_y0.vhd|
Z11 !s107 C:/Users/andy-/OneDrive/School/EELE468/Github/SoC-FPGA/LAB1/ModelSim_VHDL/AndyModelSim/compute_y0.vhd|
!i113 1
Z12 o-work work -2002 -explicit
Z13 tExplicit 1 CvgOpt 0
Acompute_y0_arch
R1
R2
R3
DEx4 work 10 compute_y0 0 22 WP7Fe5CRn_@f@TajXi63?1
l47
L17
VYOi:UZ[D@^<f:3H@<7edl2
!s100 7TjQgX[L`VW=PZ^;13aBY0
R7
32
R8
!i10b 1
R9
R10
R11
!i113 1
R12
R13
Elzc
Z14 w1579666030
Z15 DPx4 ieee 18 std_logic_unsigned 0 22 ;eZjO2D4ZDz<]0>8AL<ne1
Z16 DPx4 ieee 15 std_logic_arith 0 22 [G314=:2zXJ`VORJe1J@Z1
R2
R3
R4
Z17 8C:/Users/andy-/OneDrive/School/EELE468/Github/SoC-FPGA/LAB1/ModelSim_VHDL/AndyModelSim/lzc.vhd
Z18 FC:/Users/andy-/OneDrive/School/EELE468/Github/SoC-FPGA/LAB1/ModelSim_VHDL/AndyModelSim/lzc.vhd
l0
L6
V>V0hb11FJo=_?iSW6DkD>1
!s100 WW]dFih:7UC:@OIZHe;6i1
R7
32
Z19 !s110 1580694662
!i10b 1
Z20 !s108 1580694662.000000
Z21 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/andy-/OneDrive/School/EELE468/Github/SoC-FPGA/LAB1/ModelSim_VHDL/AndyModelSim/lzc.vhd|
Z22 !s107 C:/Users/andy-/OneDrive/School/EELE468/Github/SoC-FPGA/LAB1/ModelSim_VHDL/AndyModelSim/lzc.vhd|
!i113 1
R12
R13
Abehavioral
R15
R16
R2
R3
DEx4 work 3 lzc 0 22 >V0hb11FJo=_?iSW6DkD>1
l33
L14
VHEZlclh?j`ZGFRzTWlC5j3
!s100 A<Y1HLWB4CWcdfgTddDzB3
R7
32
R19
!i10b 1
R20
R21
R22
!i113 1
R12
R13
Enewton_iter
Z23 w1580679881
R1
R2
R3
R4
Z24 8C:/Users/andy-/OneDrive/School/EELE468/Github/SoC-FPGA/LAB1/ModelSim_VHDL/AndyModelSim/newton_iter.vhd
Z25 FC:/Users/andy-/OneDrive/School/EELE468/Github/SoC-FPGA/LAB1/ModelSim_VHDL/AndyModelSim/newton_iter.vhd
l0
L5
V1=ei1T[SnD8]V^0kR;:eA1
!s100 <V@MW^ATVEFbnWkig4aN23
R7
32
R19
!i10b 1
R20
Z26 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/andy-/OneDrive/School/EELE468/Github/SoC-FPGA/LAB1/ModelSim_VHDL/AndyModelSim/newton_iter.vhd|
Z27 !s107 C:/Users/andy-/OneDrive/School/EELE468/Github/SoC-FPGA/LAB1/ModelSim_VHDL/AndyModelSim/newton_iter.vhd|
!i113 1
R12
R13
Anewton_iter_arch
R1
R2
R3
DEx4 work 11 newton_iter 0 22 1=ei1T[SnD8]V^0kR;:eA1
l24
L18
VW0d69<AhVbg:cc^VfLC5R2
!s100 E=EKmoL1f>UT>nl0]TGbZ0
R7
32
R19
!i10b 1
R20
R26
R27
!i113 1
R12
R13
Enewton_iter_block
Z28 w1580685196
R15
R16
R2
R3
R4
Z29 8C:/Users/andy-/OneDrive/School/EELE468/Github/SoC-FPGA/LAB1/ModelSim_VHDL/AndyModelSim/newton_iter_block.vhd
Z30 FC:/Users/andy-/OneDrive/School/EELE468/Github/SoC-FPGA/LAB1/ModelSim_VHDL/AndyModelSim/newton_iter_block.vhd
l0
L6
VnBhdF8jKaiOm@a58>5VOl3
!s100 IA:SHQ8h88Vi?e1CKX_Of3
R7
32
R8
!i10b 1
R9
Z31 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/andy-/OneDrive/School/EELE468/Github/SoC-FPGA/LAB1/ModelSim_VHDL/AndyModelSim/newton_iter_block.vhd|
Z32 !s107 C:/Users/andy-/OneDrive/School/EELE468/Github/SoC-FPGA/LAB1/ModelSim_VHDL/AndyModelSim/newton_iter_block.vhd|
!i113 1
R12
R13
Anewton_iter_block_arch
R15
R16
R2
R3
DEx4 work 17 newton_iter_block 0 22 nBhdF8jKaiOm@a58>5VOl3
l40
L19
VeVGTnm2PFB_J[fhHaKa9?2
!s100 DV_SR:2naW7m6;IEm[ckS1
R7
32
R8
!i10b 1
R9
R31
R32
!i113 1
R12
R13
Enewton_iter_block_tb
Z33 w1580682173
Z34 DPx4 ieee 16 std_logic_textio 0 22 V5TSK`;aJKC<l]CEg1>mz1
R1
R2
R3
R4
Z35 8C:/Users/andy-/OneDrive/School/EELE468/Github/SoC-FPGA/LAB1/ModelSim_VHDL/AndyModelSim/newton_iter_block_tb.vhd
Z36 FC:/Users/andy-/OneDrive/School/EELE468/Github/SoC-FPGA/LAB1/ModelSim_VHDL/AndyModelSim/newton_iter_block_tb.vhd
l0
L7
V72dY:mdbkhmeEhGa<cQKK1
!s100 YEU_E^RhW6a^@@eb]nd523
R7
32
R8
!i10b 1
R9
Z37 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/andy-/OneDrive/School/EELE468/Github/SoC-FPGA/LAB1/ModelSim_VHDL/AndyModelSim/newton_iter_block_tb.vhd|
Z38 !s107 C:/Users/andy-/OneDrive/School/EELE468/Github/SoC-FPGA/LAB1/ModelSim_VHDL/AndyModelSim/newton_iter_block_tb.vhd|
!i113 1
R12
R13
Anewton_iter_block_tb_arch
R34
R1
R2
R3
Z39 DEx4 work 20 newton_iter_block_tb 0 22 72dY:mdbkhmeEhGa<cQKK1
l39
L10
Z40 V9^RD3z?I<f3Pk9?V_jnZZ3
Z41 !s100 fDNc14XzcB]LPN]nPLWnQ0
R7
32
R8
!i10b 1
R9
R37
R38
!i113 1
R12
R13
Enewton_iter_tb
Z42 w1580679922
R34
R1
R2
R3
R4
Z43 8C:/Users/andy-/OneDrive/School/EELE468/Github/SoC-FPGA/LAB1/ModelSim_VHDL/AndyModelSim/newton_iter_tb.vhd
Z44 FC:/Users/andy-/OneDrive/School/EELE468/Github/SoC-FPGA/LAB1/ModelSim_VHDL/AndyModelSim/newton_iter_tb.vhd
l0
L7
V?z4HAHiIG<c:[8V`Hco@E2
!s100 `mQCNAAa2<5Y06nHbg7Pm0
R7
32
R8
!i10b 1
R9
Z45 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/andy-/OneDrive/School/EELE468/Github/SoC-FPGA/LAB1/ModelSim_VHDL/AndyModelSim/newton_iter_tb.vhd|
Z46 !s107 C:/Users/andy-/OneDrive/School/EELE468/Github/SoC-FPGA/LAB1/ModelSim_VHDL/AndyModelSim/newton_iter_tb.vhd|
!i113 1
R12
R13
Anewton_iter_tb_arch
R34
R1
R2
R3
DEx4 work 14 newton_iter_tb 0 22 ?z4HAHiIG<c:[8V`Hco@E2
l44
L10
V2>I;A3;;3S8i?SL97Sidb2
!s100 V9Fef;3dK9OC?Og;XlJ?e0
R7
32
R8
!i10b 1
R9
R45
R46
!i113 1
R12
R13
Ersqrt
Z47 w1580687973
R15
R16
R2
R3
R4
Z48 8C:/Users/andy-/OneDrive/School/EELE468/Github/SoC-FPGA/LAB1/ModelSim_VHDL/AndyModelSim/rsqrt.vhd
Z49 FC:/Users/andy-/OneDrive/School/EELE468/Github/SoC-FPGA/LAB1/ModelSim_VHDL/AndyModelSim/rsqrt.vhd
l0
L6
Vm:NiR[_ZIlBg4n:1Fk?P12
!s100 W?K62lNeQiE_jijDXaPmH0
R7
32
R8
!i10b 1
R20
Z50 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/andy-/OneDrive/School/EELE468/Github/SoC-FPGA/LAB1/ModelSim_VHDL/AndyModelSim/rsqrt.vhd|
Z51 !s107 C:/Users/andy-/OneDrive/School/EELE468/Github/SoC-FPGA/LAB1/ModelSim_VHDL/AndyModelSim/rsqrt.vhd|
!i113 1
R12
R13
Arsqrt_arch
R15
R16
R2
R3
DEx4 work 5 rsqrt 0 22 m:NiR[_ZIlBg4n:1Fk?P12
l50
L18
V6iVA@L9;>cnZZUiYPd:K:1
!s100 WRbDW^j?1goIoniT_ojKB1
R7
32
R8
!i10b 1
R20
R50
R51
!i113 1
R12
R13
Ersqrt_tb
Z52 w1579995499
R34
R1
R2
R3
R4
Z53 8C:/Users/andy-/OneDrive/School/EELE468/Github/SoC-FPGA/LAB1/ModelSim_VHDL/AndyModelSim/rsqrt_tb.vhd
Z54 FC:/Users/andy-/OneDrive/School/EELE468/Github/SoC-FPGA/LAB1/ModelSim_VHDL/AndyModelSim/rsqrt_tb.vhd
l0
L7
VzH^nQIE[TkXT2BkAMcCj:0
!s100 03>m<U@DU5AlbT_ZW4d=21
R7
32
R19
!i10b 1
R20
Z55 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/andy-/OneDrive/School/EELE468/Github/SoC-FPGA/LAB1/ModelSim_VHDL/AndyModelSim/rsqrt_tb.vhd|
Z56 !s107 C:/Users/andy-/OneDrive/School/EELE468/Github/SoC-FPGA/LAB1/ModelSim_VHDL/AndyModelSim/rsqrt_tb.vhd|
!i113 1
R12
R13
Arsqrt_tb_arch
R34
R1
R2
R3
DEx4 work 8 rsqrt_tb 0 22 zH^nQIE[TkXT2BkAMcCj:0
l39
L10
VfKfdc2^a>n1LgCBZ5mHh;0
!s100 65_EU`DYGQ?oFQbzKT_DQ2
R7
32
R19
!i10b 1
R20
R55
R56
!i113 1
R12
R13
