
NUCLEO-G474RE-AEI_Base_TP.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000cf7c  080001e0  080001e0  000101e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000083c  0800d160  0800d160  0001d160  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800d99c  0800d99c  000201ec  2**0
                  CONTENTS
  4 .ARM          00000008  0800d99c  0800d99c  0001d99c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800d9a4  0800d9a4  000201ec  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800d9a4  0800d9a4  0001d9a4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800d9a8  0800d9a8  0001d9a8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001ec  20000000  0800d9ac  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000400  200001ec  0800db98  000201ec  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200005ec  0800db98  000205ec  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201ec  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001d4d5  00000000  00000000  0002021c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000383a  00000000  00000000  0003d6f1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001680  00000000  00000000  00040f30  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000014f8  00000000  00000000  000425b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002a8ff  00000000  00000000  00043aa8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001b7a2  00000000  00000000  0006e3a7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00113fe4  00000000  00000000  00089b49  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0019db2d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007208  00000000  00000000  0019db80  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	; (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	; (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	200001ec 	.word	0x200001ec
 80001fc:	00000000 	.word	0x00000000
 8000200:	0800d144 	.word	0x0800d144

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	; (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	; (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	; (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	200001f0 	.word	0x200001f0
 800021c:	0800d144 	.word	0x0800d144

08000220 <strcmp>:
 8000220:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000224:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000228:	2a01      	cmp	r2, #1
 800022a:	bf28      	it	cs
 800022c:	429a      	cmpcs	r2, r3
 800022e:	d0f7      	beq.n	8000220 <strcmp>
 8000230:	1ad0      	subs	r0, r2, r3
 8000232:	4770      	bx	lr

08000234 <strlen>:
 8000234:	4603      	mov	r3, r0
 8000236:	f813 2b01 	ldrb.w	r2, [r3], #1
 800023a:	2a00      	cmp	r2, #0
 800023c:	d1fb      	bne.n	8000236 <strlen+0x2>
 800023e:	1a18      	subs	r0, r3, r0
 8000240:	3801      	subs	r0, #1
 8000242:	4770      	bx	lr
	...

08000250 <memchr>:
 8000250:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000254:	2a10      	cmp	r2, #16
 8000256:	db2b      	blt.n	80002b0 <memchr+0x60>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	d008      	beq.n	8000270 <memchr+0x20>
 800025e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000262:	3a01      	subs	r2, #1
 8000264:	428b      	cmp	r3, r1
 8000266:	d02d      	beq.n	80002c4 <memchr+0x74>
 8000268:	f010 0f07 	tst.w	r0, #7
 800026c:	b342      	cbz	r2, 80002c0 <memchr+0x70>
 800026e:	d1f6      	bne.n	800025e <memchr+0xe>
 8000270:	b4f0      	push	{r4, r5, r6, r7}
 8000272:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000276:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800027a:	f022 0407 	bic.w	r4, r2, #7
 800027e:	f07f 0700 	mvns.w	r7, #0
 8000282:	2300      	movs	r3, #0
 8000284:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000288:	3c08      	subs	r4, #8
 800028a:	ea85 0501 	eor.w	r5, r5, r1
 800028e:	ea86 0601 	eor.w	r6, r6, r1
 8000292:	fa85 f547 	uadd8	r5, r5, r7
 8000296:	faa3 f587 	sel	r5, r3, r7
 800029a:	fa86 f647 	uadd8	r6, r6, r7
 800029e:	faa5 f687 	sel	r6, r5, r7
 80002a2:	b98e      	cbnz	r6, 80002c8 <memchr+0x78>
 80002a4:	d1ee      	bne.n	8000284 <memchr+0x34>
 80002a6:	bcf0      	pop	{r4, r5, r6, r7}
 80002a8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002ac:	f002 0207 	and.w	r2, r2, #7
 80002b0:	b132      	cbz	r2, 80002c0 <memchr+0x70>
 80002b2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002b6:	3a01      	subs	r2, #1
 80002b8:	ea83 0301 	eor.w	r3, r3, r1
 80002bc:	b113      	cbz	r3, 80002c4 <memchr+0x74>
 80002be:	d1f8      	bne.n	80002b2 <memchr+0x62>
 80002c0:	2000      	movs	r0, #0
 80002c2:	4770      	bx	lr
 80002c4:	3801      	subs	r0, #1
 80002c6:	4770      	bx	lr
 80002c8:	2d00      	cmp	r5, #0
 80002ca:	bf06      	itte	eq
 80002cc:	4635      	moveq	r5, r6
 80002ce:	3803      	subeq	r0, #3
 80002d0:	3807      	subne	r0, #7
 80002d2:	f015 0f01 	tst.w	r5, #1
 80002d6:	d107      	bne.n	80002e8 <memchr+0x98>
 80002d8:	3001      	adds	r0, #1
 80002da:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002de:	bf02      	ittt	eq
 80002e0:	3001      	addeq	r0, #1
 80002e2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002e6:	3001      	addeq	r0, #1
 80002e8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ea:	3801      	subs	r0, #1
 80002ec:	4770      	bx	lr
 80002ee:	bf00      	nop

080002f0 <__aeabi_drsub>:
 80002f0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002f4:	e002      	b.n	80002fc <__adddf3>
 80002f6:	bf00      	nop

080002f8 <__aeabi_dsub>:
 80002f8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002fc <__adddf3>:
 80002fc:	b530      	push	{r4, r5, lr}
 80002fe:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000302:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000306:	ea94 0f05 	teq	r4, r5
 800030a:	bf08      	it	eq
 800030c:	ea90 0f02 	teqeq	r0, r2
 8000310:	bf1f      	itttt	ne
 8000312:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000316:	ea55 0c02 	orrsne.w	ip, r5, r2
 800031a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800031e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000322:	f000 80e2 	beq.w	80004ea <__adddf3+0x1ee>
 8000326:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800032a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800032e:	bfb8      	it	lt
 8000330:	426d      	neglt	r5, r5
 8000332:	dd0c      	ble.n	800034e <__adddf3+0x52>
 8000334:	442c      	add	r4, r5
 8000336:	ea80 0202 	eor.w	r2, r0, r2
 800033a:	ea81 0303 	eor.w	r3, r1, r3
 800033e:	ea82 0000 	eor.w	r0, r2, r0
 8000342:	ea83 0101 	eor.w	r1, r3, r1
 8000346:	ea80 0202 	eor.w	r2, r0, r2
 800034a:	ea81 0303 	eor.w	r3, r1, r3
 800034e:	2d36      	cmp	r5, #54	; 0x36
 8000350:	bf88      	it	hi
 8000352:	bd30      	pophi	{r4, r5, pc}
 8000354:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000358:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800035c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000360:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000364:	d002      	beq.n	800036c <__adddf3+0x70>
 8000366:	4240      	negs	r0, r0
 8000368:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800036c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000370:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000374:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000378:	d002      	beq.n	8000380 <__adddf3+0x84>
 800037a:	4252      	negs	r2, r2
 800037c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000380:	ea94 0f05 	teq	r4, r5
 8000384:	f000 80a7 	beq.w	80004d6 <__adddf3+0x1da>
 8000388:	f1a4 0401 	sub.w	r4, r4, #1
 800038c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000390:	db0d      	blt.n	80003ae <__adddf3+0xb2>
 8000392:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000396:	fa22 f205 	lsr.w	r2, r2, r5
 800039a:	1880      	adds	r0, r0, r2
 800039c:	f141 0100 	adc.w	r1, r1, #0
 80003a0:	fa03 f20e 	lsl.w	r2, r3, lr
 80003a4:	1880      	adds	r0, r0, r2
 80003a6:	fa43 f305 	asr.w	r3, r3, r5
 80003aa:	4159      	adcs	r1, r3
 80003ac:	e00e      	b.n	80003cc <__adddf3+0xd0>
 80003ae:	f1a5 0520 	sub.w	r5, r5, #32
 80003b2:	f10e 0e20 	add.w	lr, lr, #32
 80003b6:	2a01      	cmp	r2, #1
 80003b8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80003bc:	bf28      	it	cs
 80003be:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003c2:	fa43 f305 	asr.w	r3, r3, r5
 80003c6:	18c0      	adds	r0, r0, r3
 80003c8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003cc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003d0:	d507      	bpl.n	80003e2 <__adddf3+0xe6>
 80003d2:	f04f 0e00 	mov.w	lr, #0
 80003d6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003da:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003de:	eb6e 0101 	sbc.w	r1, lr, r1
 80003e2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003e6:	d31b      	bcc.n	8000420 <__adddf3+0x124>
 80003e8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003ec:	d30c      	bcc.n	8000408 <__adddf3+0x10c>
 80003ee:	0849      	lsrs	r1, r1, #1
 80003f0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003f4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003f8:	f104 0401 	add.w	r4, r4, #1
 80003fc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000400:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000404:	f080 809a 	bcs.w	800053c <__adddf3+0x240>
 8000408:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800040c:	bf08      	it	eq
 800040e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000412:	f150 0000 	adcs.w	r0, r0, #0
 8000416:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800041a:	ea41 0105 	orr.w	r1, r1, r5
 800041e:	bd30      	pop	{r4, r5, pc}
 8000420:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000424:	4140      	adcs	r0, r0
 8000426:	eb41 0101 	adc.w	r1, r1, r1
 800042a:	3c01      	subs	r4, #1
 800042c:	bf28      	it	cs
 800042e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000432:	d2e9      	bcs.n	8000408 <__adddf3+0x10c>
 8000434:	f091 0f00 	teq	r1, #0
 8000438:	bf04      	itt	eq
 800043a:	4601      	moveq	r1, r0
 800043c:	2000      	moveq	r0, #0
 800043e:	fab1 f381 	clz	r3, r1
 8000442:	bf08      	it	eq
 8000444:	3320      	addeq	r3, #32
 8000446:	f1a3 030b 	sub.w	r3, r3, #11
 800044a:	f1b3 0220 	subs.w	r2, r3, #32
 800044e:	da0c      	bge.n	800046a <__adddf3+0x16e>
 8000450:	320c      	adds	r2, #12
 8000452:	dd08      	ble.n	8000466 <__adddf3+0x16a>
 8000454:	f102 0c14 	add.w	ip, r2, #20
 8000458:	f1c2 020c 	rsb	r2, r2, #12
 800045c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000460:	fa21 f102 	lsr.w	r1, r1, r2
 8000464:	e00c      	b.n	8000480 <__adddf3+0x184>
 8000466:	f102 0214 	add.w	r2, r2, #20
 800046a:	bfd8      	it	le
 800046c:	f1c2 0c20 	rsble	ip, r2, #32
 8000470:	fa01 f102 	lsl.w	r1, r1, r2
 8000474:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000478:	bfdc      	itt	le
 800047a:	ea41 010c 	orrle.w	r1, r1, ip
 800047e:	4090      	lslle	r0, r2
 8000480:	1ae4      	subs	r4, r4, r3
 8000482:	bfa2      	ittt	ge
 8000484:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000488:	4329      	orrge	r1, r5
 800048a:	bd30      	popge	{r4, r5, pc}
 800048c:	ea6f 0404 	mvn.w	r4, r4
 8000490:	3c1f      	subs	r4, #31
 8000492:	da1c      	bge.n	80004ce <__adddf3+0x1d2>
 8000494:	340c      	adds	r4, #12
 8000496:	dc0e      	bgt.n	80004b6 <__adddf3+0x1ba>
 8000498:	f104 0414 	add.w	r4, r4, #20
 800049c:	f1c4 0220 	rsb	r2, r4, #32
 80004a0:	fa20 f004 	lsr.w	r0, r0, r4
 80004a4:	fa01 f302 	lsl.w	r3, r1, r2
 80004a8:	ea40 0003 	orr.w	r0, r0, r3
 80004ac:	fa21 f304 	lsr.w	r3, r1, r4
 80004b0:	ea45 0103 	orr.w	r1, r5, r3
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f1c4 040c 	rsb	r4, r4, #12
 80004ba:	f1c4 0220 	rsb	r2, r4, #32
 80004be:	fa20 f002 	lsr.w	r0, r0, r2
 80004c2:	fa01 f304 	lsl.w	r3, r1, r4
 80004c6:	ea40 0003 	orr.w	r0, r0, r3
 80004ca:	4629      	mov	r1, r5
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	fa21 f004 	lsr.w	r0, r1, r4
 80004d2:	4629      	mov	r1, r5
 80004d4:	bd30      	pop	{r4, r5, pc}
 80004d6:	f094 0f00 	teq	r4, #0
 80004da:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004de:	bf06      	itte	eq
 80004e0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004e4:	3401      	addeq	r4, #1
 80004e6:	3d01      	subne	r5, #1
 80004e8:	e74e      	b.n	8000388 <__adddf3+0x8c>
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf18      	it	ne
 80004f0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004f4:	d029      	beq.n	800054a <__adddf3+0x24e>
 80004f6:	ea94 0f05 	teq	r4, r5
 80004fa:	bf08      	it	eq
 80004fc:	ea90 0f02 	teqeq	r0, r2
 8000500:	d005      	beq.n	800050e <__adddf3+0x212>
 8000502:	ea54 0c00 	orrs.w	ip, r4, r0
 8000506:	bf04      	itt	eq
 8000508:	4619      	moveq	r1, r3
 800050a:	4610      	moveq	r0, r2
 800050c:	bd30      	pop	{r4, r5, pc}
 800050e:	ea91 0f03 	teq	r1, r3
 8000512:	bf1e      	ittt	ne
 8000514:	2100      	movne	r1, #0
 8000516:	2000      	movne	r0, #0
 8000518:	bd30      	popne	{r4, r5, pc}
 800051a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800051e:	d105      	bne.n	800052c <__adddf3+0x230>
 8000520:	0040      	lsls	r0, r0, #1
 8000522:	4149      	adcs	r1, r1
 8000524:	bf28      	it	cs
 8000526:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800052a:	bd30      	pop	{r4, r5, pc}
 800052c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000530:	bf3c      	itt	cc
 8000532:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000536:	bd30      	popcc	{r4, r5, pc}
 8000538:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800053c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000540:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000544:	f04f 0000 	mov.w	r0, #0
 8000548:	bd30      	pop	{r4, r5, pc}
 800054a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800054e:	bf1a      	itte	ne
 8000550:	4619      	movne	r1, r3
 8000552:	4610      	movne	r0, r2
 8000554:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000558:	bf1c      	itt	ne
 800055a:	460b      	movne	r3, r1
 800055c:	4602      	movne	r2, r0
 800055e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000562:	bf06      	itte	eq
 8000564:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000568:	ea91 0f03 	teqeq	r1, r3
 800056c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000570:	bd30      	pop	{r4, r5, pc}
 8000572:	bf00      	nop

08000574 <__aeabi_ui2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000588:	f04f 0500 	mov.w	r5, #0
 800058c:	f04f 0100 	mov.w	r1, #0
 8000590:	e750      	b.n	8000434 <__adddf3+0x138>
 8000592:	bf00      	nop

08000594 <__aeabi_i2d>:
 8000594:	f090 0f00 	teq	r0, #0
 8000598:	bf04      	itt	eq
 800059a:	2100      	moveq	r1, #0
 800059c:	4770      	bxeq	lr
 800059e:	b530      	push	{r4, r5, lr}
 80005a0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005a4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005a8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80005ac:	bf48      	it	mi
 80005ae:	4240      	negmi	r0, r0
 80005b0:	f04f 0100 	mov.w	r1, #0
 80005b4:	e73e      	b.n	8000434 <__adddf3+0x138>
 80005b6:	bf00      	nop

080005b8 <__aeabi_f2d>:
 80005b8:	0042      	lsls	r2, r0, #1
 80005ba:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80005be:	ea4f 0131 	mov.w	r1, r1, rrx
 80005c2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005c6:	bf1f      	itttt	ne
 80005c8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80005cc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005d0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005d4:	4770      	bxne	lr
 80005d6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005da:	bf08      	it	eq
 80005dc:	4770      	bxeq	lr
 80005de:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005e2:	bf04      	itt	eq
 80005e4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005e8:	4770      	bxeq	lr
 80005ea:	b530      	push	{r4, r5, lr}
 80005ec:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005f0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005f4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f8:	e71c      	b.n	8000434 <__adddf3+0x138>
 80005fa:	bf00      	nop

080005fc <__aeabi_ul2d>:
 80005fc:	ea50 0201 	orrs.w	r2, r0, r1
 8000600:	bf08      	it	eq
 8000602:	4770      	bxeq	lr
 8000604:	b530      	push	{r4, r5, lr}
 8000606:	f04f 0500 	mov.w	r5, #0
 800060a:	e00a      	b.n	8000622 <__aeabi_l2d+0x16>

0800060c <__aeabi_l2d>:
 800060c:	ea50 0201 	orrs.w	r2, r0, r1
 8000610:	bf08      	it	eq
 8000612:	4770      	bxeq	lr
 8000614:	b530      	push	{r4, r5, lr}
 8000616:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800061a:	d502      	bpl.n	8000622 <__aeabi_l2d+0x16>
 800061c:	4240      	negs	r0, r0
 800061e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000622:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000626:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800062a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800062e:	f43f aed8 	beq.w	80003e2 <__adddf3+0xe6>
 8000632:	f04f 0203 	mov.w	r2, #3
 8000636:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800063a:	bf18      	it	ne
 800063c:	3203      	addne	r2, #3
 800063e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000642:	bf18      	it	ne
 8000644:	3203      	addne	r2, #3
 8000646:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800064a:	f1c2 0320 	rsb	r3, r2, #32
 800064e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000652:	fa20 f002 	lsr.w	r0, r0, r2
 8000656:	fa01 fe03 	lsl.w	lr, r1, r3
 800065a:	ea40 000e 	orr.w	r0, r0, lr
 800065e:	fa21 f102 	lsr.w	r1, r1, r2
 8000662:	4414      	add	r4, r2
 8000664:	e6bd      	b.n	80003e2 <__adddf3+0xe6>
 8000666:	bf00      	nop

08000668 <__aeabi_dmul>:
 8000668:	b570      	push	{r4, r5, r6, lr}
 800066a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800066e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000672:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000676:	bf1d      	ittte	ne
 8000678:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800067c:	ea94 0f0c 	teqne	r4, ip
 8000680:	ea95 0f0c 	teqne	r5, ip
 8000684:	f000 f8de 	bleq	8000844 <__aeabi_dmul+0x1dc>
 8000688:	442c      	add	r4, r5
 800068a:	ea81 0603 	eor.w	r6, r1, r3
 800068e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000692:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000696:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800069a:	bf18      	it	ne
 800069c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80006a0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006a4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80006a8:	d038      	beq.n	800071c <__aeabi_dmul+0xb4>
 80006aa:	fba0 ce02 	umull	ip, lr, r0, r2
 80006ae:	f04f 0500 	mov.w	r5, #0
 80006b2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80006b6:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80006ba:	fbe0 e503 	umlal	lr, r5, r0, r3
 80006be:	f04f 0600 	mov.w	r6, #0
 80006c2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006c6:	f09c 0f00 	teq	ip, #0
 80006ca:	bf18      	it	ne
 80006cc:	f04e 0e01 	orrne.w	lr, lr, #1
 80006d0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006d4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006d8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006dc:	d204      	bcs.n	80006e8 <__aeabi_dmul+0x80>
 80006de:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006e2:	416d      	adcs	r5, r5
 80006e4:	eb46 0606 	adc.w	r6, r6, r6
 80006e8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ec:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006f0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006f4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006f8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006fc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000700:	bf88      	it	hi
 8000702:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000706:	d81e      	bhi.n	8000746 <__aeabi_dmul+0xde>
 8000708:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800070c:	bf08      	it	eq
 800070e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000712:	f150 0000 	adcs.w	r0, r0, #0
 8000716:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800071a:	bd70      	pop	{r4, r5, r6, pc}
 800071c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000720:	ea46 0101 	orr.w	r1, r6, r1
 8000724:	ea40 0002 	orr.w	r0, r0, r2
 8000728:	ea81 0103 	eor.w	r1, r1, r3
 800072c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000730:	bfc2      	ittt	gt
 8000732:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000736:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800073a:	bd70      	popgt	{r4, r5, r6, pc}
 800073c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000740:	f04f 0e00 	mov.w	lr, #0
 8000744:	3c01      	subs	r4, #1
 8000746:	f300 80ab 	bgt.w	80008a0 <__aeabi_dmul+0x238>
 800074a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800074e:	bfde      	ittt	le
 8000750:	2000      	movle	r0, #0
 8000752:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000756:	bd70      	pople	{r4, r5, r6, pc}
 8000758:	f1c4 0400 	rsb	r4, r4, #0
 800075c:	3c20      	subs	r4, #32
 800075e:	da35      	bge.n	80007cc <__aeabi_dmul+0x164>
 8000760:	340c      	adds	r4, #12
 8000762:	dc1b      	bgt.n	800079c <__aeabi_dmul+0x134>
 8000764:	f104 0414 	add.w	r4, r4, #20
 8000768:	f1c4 0520 	rsb	r5, r4, #32
 800076c:	fa00 f305 	lsl.w	r3, r0, r5
 8000770:	fa20 f004 	lsr.w	r0, r0, r4
 8000774:	fa01 f205 	lsl.w	r2, r1, r5
 8000778:	ea40 0002 	orr.w	r0, r0, r2
 800077c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000780:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000784:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000788:	fa21 f604 	lsr.w	r6, r1, r4
 800078c:	eb42 0106 	adc.w	r1, r2, r6
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 040c 	rsb	r4, r4, #12
 80007a0:	f1c4 0520 	rsb	r5, r4, #32
 80007a4:	fa00 f304 	lsl.w	r3, r0, r4
 80007a8:	fa20 f005 	lsr.w	r0, r0, r5
 80007ac:	fa01 f204 	lsl.w	r2, r1, r4
 80007b0:	ea40 0002 	orr.w	r0, r0, r2
 80007b4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007b8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80007bc:	f141 0100 	adc.w	r1, r1, #0
 80007c0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007c4:	bf08      	it	eq
 80007c6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007ca:	bd70      	pop	{r4, r5, r6, pc}
 80007cc:	f1c4 0520 	rsb	r5, r4, #32
 80007d0:	fa00 f205 	lsl.w	r2, r0, r5
 80007d4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007d8:	fa20 f304 	lsr.w	r3, r0, r4
 80007dc:	fa01 f205 	lsl.w	r2, r1, r5
 80007e0:	ea43 0302 	orr.w	r3, r3, r2
 80007e4:	fa21 f004 	lsr.w	r0, r1, r4
 80007e8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007ec:	fa21 f204 	lsr.w	r2, r1, r4
 80007f0:	ea20 0002 	bic.w	r0, r0, r2
 80007f4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007f8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007fc:	bf08      	it	eq
 80007fe:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000802:	bd70      	pop	{r4, r5, r6, pc}
 8000804:	f094 0f00 	teq	r4, #0
 8000808:	d10f      	bne.n	800082a <__aeabi_dmul+0x1c2>
 800080a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800080e:	0040      	lsls	r0, r0, #1
 8000810:	eb41 0101 	adc.w	r1, r1, r1
 8000814:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000818:	bf08      	it	eq
 800081a:	3c01      	subeq	r4, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1a6>
 800081e:	ea41 0106 	orr.w	r1, r1, r6
 8000822:	f095 0f00 	teq	r5, #0
 8000826:	bf18      	it	ne
 8000828:	4770      	bxne	lr
 800082a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800082e:	0052      	lsls	r2, r2, #1
 8000830:	eb43 0303 	adc.w	r3, r3, r3
 8000834:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000838:	bf08      	it	eq
 800083a:	3d01      	subeq	r5, #1
 800083c:	d0f7      	beq.n	800082e <__aeabi_dmul+0x1c6>
 800083e:	ea43 0306 	orr.w	r3, r3, r6
 8000842:	4770      	bx	lr
 8000844:	ea94 0f0c 	teq	r4, ip
 8000848:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800084c:	bf18      	it	ne
 800084e:	ea95 0f0c 	teqne	r5, ip
 8000852:	d00c      	beq.n	800086e <__aeabi_dmul+0x206>
 8000854:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000858:	bf18      	it	ne
 800085a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085e:	d1d1      	bne.n	8000804 <__aeabi_dmul+0x19c>
 8000860:	ea81 0103 	eor.w	r1, r1, r3
 8000864:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000868:	f04f 0000 	mov.w	r0, #0
 800086c:	bd70      	pop	{r4, r5, r6, pc}
 800086e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000872:	bf06      	itte	eq
 8000874:	4610      	moveq	r0, r2
 8000876:	4619      	moveq	r1, r3
 8000878:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800087c:	d019      	beq.n	80008b2 <__aeabi_dmul+0x24a>
 800087e:	ea94 0f0c 	teq	r4, ip
 8000882:	d102      	bne.n	800088a <__aeabi_dmul+0x222>
 8000884:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000888:	d113      	bne.n	80008b2 <__aeabi_dmul+0x24a>
 800088a:	ea95 0f0c 	teq	r5, ip
 800088e:	d105      	bne.n	800089c <__aeabi_dmul+0x234>
 8000890:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000894:	bf1c      	itt	ne
 8000896:	4610      	movne	r0, r2
 8000898:	4619      	movne	r1, r3
 800089a:	d10a      	bne.n	80008b2 <__aeabi_dmul+0x24a>
 800089c:	ea81 0103 	eor.w	r1, r1, r3
 80008a0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80008a4:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80008a8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80008ac:	f04f 0000 	mov.w	r0, #0
 80008b0:	bd70      	pop	{r4, r5, r6, pc}
 80008b2:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80008b6:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80008ba:	bd70      	pop	{r4, r5, r6, pc}

080008bc <__aeabi_ddiv>:
 80008bc:	b570      	push	{r4, r5, r6, lr}
 80008be:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80008c2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80008c6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008ca:	bf1d      	ittte	ne
 80008cc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008d0:	ea94 0f0c 	teqne	r4, ip
 80008d4:	ea95 0f0c 	teqne	r5, ip
 80008d8:	f000 f8a7 	bleq	8000a2a <__aeabi_ddiv+0x16e>
 80008dc:	eba4 0405 	sub.w	r4, r4, r5
 80008e0:	ea81 0e03 	eor.w	lr, r1, r3
 80008e4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ec:	f000 8088 	beq.w	8000a00 <__aeabi_ddiv+0x144>
 80008f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008f4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008f8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008fc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000900:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000904:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000908:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800090c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000910:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000914:	429d      	cmp	r5, r3
 8000916:	bf08      	it	eq
 8000918:	4296      	cmpeq	r6, r2
 800091a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800091e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000922:	d202      	bcs.n	800092a <__aeabi_ddiv+0x6e>
 8000924:	085b      	lsrs	r3, r3, #1
 8000926:	ea4f 0232 	mov.w	r2, r2, rrx
 800092a:	1ab6      	subs	r6, r6, r2
 800092c:	eb65 0503 	sbc.w	r5, r5, r3
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800093a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000968:	085b      	lsrs	r3, r3, #1
 800096a:	ea4f 0232 	mov.w	r2, r2, rrx
 800096e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000972:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000976:	bf22      	ittt	cs
 8000978:	1ab6      	subcs	r6, r6, r2
 800097a:	4675      	movcs	r5, lr
 800097c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000980:	085b      	lsrs	r3, r3, #1
 8000982:	ea4f 0232 	mov.w	r2, r2, rrx
 8000986:	ebb6 0e02 	subs.w	lr, r6, r2
 800098a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800098e:	bf22      	ittt	cs
 8000990:	1ab6      	subcs	r6, r6, r2
 8000992:	4675      	movcs	r5, lr
 8000994:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000998:	ea55 0e06 	orrs.w	lr, r5, r6
 800099c:	d018      	beq.n	80009d0 <__aeabi_ddiv+0x114>
 800099e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80009a2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80009a6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80009aa:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80009ae:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80009b2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80009b6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80009ba:	d1c0      	bne.n	800093e <__aeabi_ddiv+0x82>
 80009bc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009c0:	d10b      	bne.n	80009da <__aeabi_ddiv+0x11e>
 80009c2:	ea41 0100 	orr.w	r1, r1, r0
 80009c6:	f04f 0000 	mov.w	r0, #0
 80009ca:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80009ce:	e7b6      	b.n	800093e <__aeabi_ddiv+0x82>
 80009d0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009d4:	bf04      	itt	eq
 80009d6:	4301      	orreq	r1, r0
 80009d8:	2000      	moveq	r0, #0
 80009da:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009de:	bf88      	it	hi
 80009e0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009e4:	f63f aeaf 	bhi.w	8000746 <__aeabi_dmul+0xde>
 80009e8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ec:	bf04      	itt	eq
 80009ee:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009f2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009f6:	f150 0000 	adcs.w	r0, r0, #0
 80009fa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009fe:	bd70      	pop	{r4, r5, r6, pc}
 8000a00:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000a04:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000a08:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000a0c:	bfc2      	ittt	gt
 8000a0e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000a12:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000a16:	bd70      	popgt	{r4, r5, r6, pc}
 8000a18:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000a1c:	f04f 0e00 	mov.w	lr, #0
 8000a20:	3c01      	subs	r4, #1
 8000a22:	e690      	b.n	8000746 <__aeabi_dmul+0xde>
 8000a24:	ea45 0e06 	orr.w	lr, r5, r6
 8000a28:	e68d      	b.n	8000746 <__aeabi_dmul+0xde>
 8000a2a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a2e:	ea94 0f0c 	teq	r4, ip
 8000a32:	bf08      	it	eq
 8000a34:	ea95 0f0c 	teqeq	r5, ip
 8000a38:	f43f af3b 	beq.w	80008b2 <__aeabi_dmul+0x24a>
 8000a3c:	ea94 0f0c 	teq	r4, ip
 8000a40:	d10a      	bne.n	8000a58 <__aeabi_ddiv+0x19c>
 8000a42:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a46:	f47f af34 	bne.w	80008b2 <__aeabi_dmul+0x24a>
 8000a4a:	ea95 0f0c 	teq	r5, ip
 8000a4e:	f47f af25 	bne.w	800089c <__aeabi_dmul+0x234>
 8000a52:	4610      	mov	r0, r2
 8000a54:	4619      	mov	r1, r3
 8000a56:	e72c      	b.n	80008b2 <__aeabi_dmul+0x24a>
 8000a58:	ea95 0f0c 	teq	r5, ip
 8000a5c:	d106      	bne.n	8000a6c <__aeabi_ddiv+0x1b0>
 8000a5e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a62:	f43f aefd 	beq.w	8000860 <__aeabi_dmul+0x1f8>
 8000a66:	4610      	mov	r0, r2
 8000a68:	4619      	mov	r1, r3
 8000a6a:	e722      	b.n	80008b2 <__aeabi_dmul+0x24a>
 8000a6c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a70:	bf18      	it	ne
 8000a72:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a76:	f47f aec5 	bne.w	8000804 <__aeabi_dmul+0x19c>
 8000a7a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a7e:	f47f af0d 	bne.w	800089c <__aeabi_dmul+0x234>
 8000a82:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a86:	f47f aeeb 	bne.w	8000860 <__aeabi_dmul+0x1f8>
 8000a8a:	e712      	b.n	80008b2 <__aeabi_dmul+0x24a>

08000a8c <__gedf2>:
 8000a8c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a90:	e006      	b.n	8000aa0 <__cmpdf2+0x4>
 8000a92:	bf00      	nop

08000a94 <__ledf2>:
 8000a94:	f04f 0c01 	mov.w	ip, #1
 8000a98:	e002      	b.n	8000aa0 <__cmpdf2+0x4>
 8000a9a:	bf00      	nop

08000a9c <__cmpdf2>:
 8000a9c:	f04f 0c01 	mov.w	ip, #1
 8000aa0:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000aa4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aac:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab0:	bf18      	it	ne
 8000ab2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000ab6:	d01b      	beq.n	8000af0 <__cmpdf2+0x54>
 8000ab8:	b001      	add	sp, #4
 8000aba:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000abe:	bf0c      	ite	eq
 8000ac0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000ac4:	ea91 0f03 	teqne	r1, r3
 8000ac8:	bf02      	ittt	eq
 8000aca:	ea90 0f02 	teqeq	r0, r2
 8000ace:	2000      	moveq	r0, #0
 8000ad0:	4770      	bxeq	lr
 8000ad2:	f110 0f00 	cmn.w	r0, #0
 8000ad6:	ea91 0f03 	teq	r1, r3
 8000ada:	bf58      	it	pl
 8000adc:	4299      	cmppl	r1, r3
 8000ade:	bf08      	it	eq
 8000ae0:	4290      	cmpeq	r0, r2
 8000ae2:	bf2c      	ite	cs
 8000ae4:	17d8      	asrcs	r0, r3, #31
 8000ae6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aea:	f040 0001 	orr.w	r0, r0, #1
 8000aee:	4770      	bx	lr
 8000af0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000af4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000af8:	d102      	bne.n	8000b00 <__cmpdf2+0x64>
 8000afa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000afe:	d107      	bne.n	8000b10 <__cmpdf2+0x74>
 8000b00:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b04:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b08:	d1d6      	bne.n	8000ab8 <__cmpdf2+0x1c>
 8000b0a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b0e:	d0d3      	beq.n	8000ab8 <__cmpdf2+0x1c>
 8000b10:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000b14:	4770      	bx	lr
 8000b16:	bf00      	nop

08000b18 <__aeabi_cdrcmple>:
 8000b18:	4684      	mov	ip, r0
 8000b1a:	4610      	mov	r0, r2
 8000b1c:	4662      	mov	r2, ip
 8000b1e:	468c      	mov	ip, r1
 8000b20:	4619      	mov	r1, r3
 8000b22:	4663      	mov	r3, ip
 8000b24:	e000      	b.n	8000b28 <__aeabi_cdcmpeq>
 8000b26:	bf00      	nop

08000b28 <__aeabi_cdcmpeq>:
 8000b28:	b501      	push	{r0, lr}
 8000b2a:	f7ff ffb7 	bl	8000a9c <__cmpdf2>
 8000b2e:	2800      	cmp	r0, #0
 8000b30:	bf48      	it	mi
 8000b32:	f110 0f00 	cmnmi.w	r0, #0
 8000b36:	bd01      	pop	{r0, pc}

08000b38 <__aeabi_dcmpeq>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff fff4 	bl	8000b28 <__aeabi_cdcmpeq>
 8000b40:	bf0c      	ite	eq
 8000b42:	2001      	moveq	r0, #1
 8000b44:	2000      	movne	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmplt>:
 8000b4c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b50:	f7ff ffea 	bl	8000b28 <__aeabi_cdcmpeq>
 8000b54:	bf34      	ite	cc
 8000b56:	2001      	movcc	r0, #1
 8000b58:	2000      	movcs	r0, #0
 8000b5a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5e:	bf00      	nop

08000b60 <__aeabi_dcmple>:
 8000b60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b64:	f7ff ffe0 	bl	8000b28 <__aeabi_cdcmpeq>
 8000b68:	bf94      	ite	ls
 8000b6a:	2001      	movls	r0, #1
 8000b6c:	2000      	movhi	r0, #0
 8000b6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b72:	bf00      	nop

08000b74 <__aeabi_dcmpge>:
 8000b74:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b78:	f7ff ffce 	bl	8000b18 <__aeabi_cdrcmple>
 8000b7c:	bf94      	ite	ls
 8000b7e:	2001      	movls	r0, #1
 8000b80:	2000      	movhi	r0, #0
 8000b82:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b86:	bf00      	nop

08000b88 <__aeabi_dcmpgt>:
 8000b88:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b8c:	f7ff ffc4 	bl	8000b18 <__aeabi_cdrcmple>
 8000b90:	bf34      	ite	cc
 8000b92:	2001      	movcc	r0, #1
 8000b94:	2000      	movcs	r0, #0
 8000b96:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b9a:	bf00      	nop

08000b9c <__aeabi_dcmpun>:
 8000b9c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ba0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ba4:	d102      	bne.n	8000bac <__aeabi_dcmpun+0x10>
 8000ba6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000baa:	d10a      	bne.n	8000bc2 <__aeabi_dcmpun+0x26>
 8000bac:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000bb0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000bb4:	d102      	bne.n	8000bbc <__aeabi_dcmpun+0x20>
 8000bb6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000bba:	d102      	bne.n	8000bc2 <__aeabi_dcmpun+0x26>
 8000bbc:	f04f 0000 	mov.w	r0, #0
 8000bc0:	4770      	bx	lr
 8000bc2:	f04f 0001 	mov.w	r0, #1
 8000bc6:	4770      	bx	lr

08000bc8 <__aeabi_d2iz>:
 8000bc8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bcc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bd0:	d215      	bcs.n	8000bfe <__aeabi_d2iz+0x36>
 8000bd2:	d511      	bpl.n	8000bf8 <__aeabi_d2iz+0x30>
 8000bd4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bd8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bdc:	d912      	bls.n	8000c04 <__aeabi_d2iz+0x3c>
 8000bde:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000be2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000be6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bea:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bee:	fa23 f002 	lsr.w	r0, r3, r2
 8000bf2:	bf18      	it	ne
 8000bf4:	4240      	negne	r0, r0
 8000bf6:	4770      	bx	lr
 8000bf8:	f04f 0000 	mov.w	r0, #0
 8000bfc:	4770      	bx	lr
 8000bfe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c02:	d105      	bne.n	8000c10 <__aeabi_d2iz+0x48>
 8000c04:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000c08:	bf08      	it	eq
 8000c0a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000c0e:	4770      	bx	lr
 8000c10:	f04f 0000 	mov.w	r0, #0
 8000c14:	4770      	bx	lr
 8000c16:	bf00      	nop

08000c18 <__aeabi_d2f>:
 8000c18:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c1c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c20:	bf24      	itt	cs
 8000c22:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c26:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c2a:	d90d      	bls.n	8000c48 <__aeabi_d2f+0x30>
 8000c2c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c30:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c34:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c38:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c3c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c40:	bf08      	it	eq
 8000c42:	f020 0001 	biceq.w	r0, r0, #1
 8000c46:	4770      	bx	lr
 8000c48:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c4c:	d121      	bne.n	8000c92 <__aeabi_d2f+0x7a>
 8000c4e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c52:	bfbc      	itt	lt
 8000c54:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c58:	4770      	bxlt	lr
 8000c5a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c5e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c62:	f1c2 0218 	rsb	r2, r2, #24
 8000c66:	f1c2 0c20 	rsb	ip, r2, #32
 8000c6a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c6e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c72:	bf18      	it	ne
 8000c74:	f040 0001 	orrne.w	r0, r0, #1
 8000c78:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c7c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c80:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c84:	ea40 000c 	orr.w	r0, r0, ip
 8000c88:	fa23 f302 	lsr.w	r3, r3, r2
 8000c8c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c90:	e7cc      	b.n	8000c2c <__aeabi_d2f+0x14>
 8000c92:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c96:	d107      	bne.n	8000ca8 <__aeabi_d2f+0x90>
 8000c98:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c9c:	bf1e      	ittt	ne
 8000c9e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000ca2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000ca6:	4770      	bxne	lr
 8000ca8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000cac:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000cb0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cb4:	4770      	bx	lr
 8000cb6:	bf00      	nop

08000cb8 <__aeabi_uldivmod>:
 8000cb8:	b953      	cbnz	r3, 8000cd0 <__aeabi_uldivmod+0x18>
 8000cba:	b94a      	cbnz	r2, 8000cd0 <__aeabi_uldivmod+0x18>
 8000cbc:	2900      	cmp	r1, #0
 8000cbe:	bf08      	it	eq
 8000cc0:	2800      	cmpeq	r0, #0
 8000cc2:	bf1c      	itt	ne
 8000cc4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cc8:	f04f 30ff 	movne.w	r0, #4294967295
 8000ccc:	f000 b974 	b.w	8000fb8 <__aeabi_idiv0>
 8000cd0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cd4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cd8:	f000 f806 	bl	8000ce8 <__udivmoddi4>
 8000cdc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ce0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ce4:	b004      	add	sp, #16
 8000ce6:	4770      	bx	lr

08000ce8 <__udivmoddi4>:
 8000ce8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cec:	9d08      	ldr	r5, [sp, #32]
 8000cee:	4604      	mov	r4, r0
 8000cf0:	468e      	mov	lr, r1
 8000cf2:	2b00      	cmp	r3, #0
 8000cf4:	d14d      	bne.n	8000d92 <__udivmoddi4+0xaa>
 8000cf6:	428a      	cmp	r2, r1
 8000cf8:	4694      	mov	ip, r2
 8000cfa:	d969      	bls.n	8000dd0 <__udivmoddi4+0xe8>
 8000cfc:	fab2 f282 	clz	r2, r2
 8000d00:	b152      	cbz	r2, 8000d18 <__udivmoddi4+0x30>
 8000d02:	fa01 f302 	lsl.w	r3, r1, r2
 8000d06:	f1c2 0120 	rsb	r1, r2, #32
 8000d0a:	fa20 f101 	lsr.w	r1, r0, r1
 8000d0e:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d12:	ea41 0e03 	orr.w	lr, r1, r3
 8000d16:	4094      	lsls	r4, r2
 8000d18:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d1c:	0c21      	lsrs	r1, r4, #16
 8000d1e:	fbbe f6f8 	udiv	r6, lr, r8
 8000d22:	fa1f f78c 	uxth.w	r7, ip
 8000d26:	fb08 e316 	mls	r3, r8, r6, lr
 8000d2a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000d2e:	fb06 f107 	mul.w	r1, r6, r7
 8000d32:	4299      	cmp	r1, r3
 8000d34:	d90a      	bls.n	8000d4c <__udivmoddi4+0x64>
 8000d36:	eb1c 0303 	adds.w	r3, ip, r3
 8000d3a:	f106 30ff 	add.w	r0, r6, #4294967295
 8000d3e:	f080 811f 	bcs.w	8000f80 <__udivmoddi4+0x298>
 8000d42:	4299      	cmp	r1, r3
 8000d44:	f240 811c 	bls.w	8000f80 <__udivmoddi4+0x298>
 8000d48:	3e02      	subs	r6, #2
 8000d4a:	4463      	add	r3, ip
 8000d4c:	1a5b      	subs	r3, r3, r1
 8000d4e:	b2a4      	uxth	r4, r4
 8000d50:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d54:	fb08 3310 	mls	r3, r8, r0, r3
 8000d58:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d5c:	fb00 f707 	mul.w	r7, r0, r7
 8000d60:	42a7      	cmp	r7, r4
 8000d62:	d90a      	bls.n	8000d7a <__udivmoddi4+0x92>
 8000d64:	eb1c 0404 	adds.w	r4, ip, r4
 8000d68:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d6c:	f080 810a 	bcs.w	8000f84 <__udivmoddi4+0x29c>
 8000d70:	42a7      	cmp	r7, r4
 8000d72:	f240 8107 	bls.w	8000f84 <__udivmoddi4+0x29c>
 8000d76:	4464      	add	r4, ip
 8000d78:	3802      	subs	r0, #2
 8000d7a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d7e:	1be4      	subs	r4, r4, r7
 8000d80:	2600      	movs	r6, #0
 8000d82:	b11d      	cbz	r5, 8000d8c <__udivmoddi4+0xa4>
 8000d84:	40d4      	lsrs	r4, r2
 8000d86:	2300      	movs	r3, #0
 8000d88:	e9c5 4300 	strd	r4, r3, [r5]
 8000d8c:	4631      	mov	r1, r6
 8000d8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d92:	428b      	cmp	r3, r1
 8000d94:	d909      	bls.n	8000daa <__udivmoddi4+0xc2>
 8000d96:	2d00      	cmp	r5, #0
 8000d98:	f000 80ef 	beq.w	8000f7a <__udivmoddi4+0x292>
 8000d9c:	2600      	movs	r6, #0
 8000d9e:	e9c5 0100 	strd	r0, r1, [r5]
 8000da2:	4630      	mov	r0, r6
 8000da4:	4631      	mov	r1, r6
 8000da6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000daa:	fab3 f683 	clz	r6, r3
 8000dae:	2e00      	cmp	r6, #0
 8000db0:	d14a      	bne.n	8000e48 <__udivmoddi4+0x160>
 8000db2:	428b      	cmp	r3, r1
 8000db4:	d302      	bcc.n	8000dbc <__udivmoddi4+0xd4>
 8000db6:	4282      	cmp	r2, r0
 8000db8:	f200 80f9 	bhi.w	8000fae <__udivmoddi4+0x2c6>
 8000dbc:	1a84      	subs	r4, r0, r2
 8000dbe:	eb61 0303 	sbc.w	r3, r1, r3
 8000dc2:	2001      	movs	r0, #1
 8000dc4:	469e      	mov	lr, r3
 8000dc6:	2d00      	cmp	r5, #0
 8000dc8:	d0e0      	beq.n	8000d8c <__udivmoddi4+0xa4>
 8000dca:	e9c5 4e00 	strd	r4, lr, [r5]
 8000dce:	e7dd      	b.n	8000d8c <__udivmoddi4+0xa4>
 8000dd0:	b902      	cbnz	r2, 8000dd4 <__udivmoddi4+0xec>
 8000dd2:	deff      	udf	#255	; 0xff
 8000dd4:	fab2 f282 	clz	r2, r2
 8000dd8:	2a00      	cmp	r2, #0
 8000dda:	f040 8092 	bne.w	8000f02 <__udivmoddi4+0x21a>
 8000dde:	eba1 010c 	sub.w	r1, r1, ip
 8000de2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000de6:	fa1f fe8c 	uxth.w	lr, ip
 8000dea:	2601      	movs	r6, #1
 8000dec:	0c20      	lsrs	r0, r4, #16
 8000dee:	fbb1 f3f7 	udiv	r3, r1, r7
 8000df2:	fb07 1113 	mls	r1, r7, r3, r1
 8000df6:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000dfa:	fb0e f003 	mul.w	r0, lr, r3
 8000dfe:	4288      	cmp	r0, r1
 8000e00:	d908      	bls.n	8000e14 <__udivmoddi4+0x12c>
 8000e02:	eb1c 0101 	adds.w	r1, ip, r1
 8000e06:	f103 38ff 	add.w	r8, r3, #4294967295
 8000e0a:	d202      	bcs.n	8000e12 <__udivmoddi4+0x12a>
 8000e0c:	4288      	cmp	r0, r1
 8000e0e:	f200 80cb 	bhi.w	8000fa8 <__udivmoddi4+0x2c0>
 8000e12:	4643      	mov	r3, r8
 8000e14:	1a09      	subs	r1, r1, r0
 8000e16:	b2a4      	uxth	r4, r4
 8000e18:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e1c:	fb07 1110 	mls	r1, r7, r0, r1
 8000e20:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000e24:	fb0e fe00 	mul.w	lr, lr, r0
 8000e28:	45a6      	cmp	lr, r4
 8000e2a:	d908      	bls.n	8000e3e <__udivmoddi4+0x156>
 8000e2c:	eb1c 0404 	adds.w	r4, ip, r4
 8000e30:	f100 31ff 	add.w	r1, r0, #4294967295
 8000e34:	d202      	bcs.n	8000e3c <__udivmoddi4+0x154>
 8000e36:	45a6      	cmp	lr, r4
 8000e38:	f200 80bb 	bhi.w	8000fb2 <__udivmoddi4+0x2ca>
 8000e3c:	4608      	mov	r0, r1
 8000e3e:	eba4 040e 	sub.w	r4, r4, lr
 8000e42:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000e46:	e79c      	b.n	8000d82 <__udivmoddi4+0x9a>
 8000e48:	f1c6 0720 	rsb	r7, r6, #32
 8000e4c:	40b3      	lsls	r3, r6
 8000e4e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e52:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e56:	fa20 f407 	lsr.w	r4, r0, r7
 8000e5a:	fa01 f306 	lsl.w	r3, r1, r6
 8000e5e:	431c      	orrs	r4, r3
 8000e60:	40f9      	lsrs	r1, r7
 8000e62:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000e66:	fa00 f306 	lsl.w	r3, r0, r6
 8000e6a:	fbb1 f8f9 	udiv	r8, r1, r9
 8000e6e:	0c20      	lsrs	r0, r4, #16
 8000e70:	fa1f fe8c 	uxth.w	lr, ip
 8000e74:	fb09 1118 	mls	r1, r9, r8, r1
 8000e78:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e7c:	fb08 f00e 	mul.w	r0, r8, lr
 8000e80:	4288      	cmp	r0, r1
 8000e82:	fa02 f206 	lsl.w	r2, r2, r6
 8000e86:	d90b      	bls.n	8000ea0 <__udivmoddi4+0x1b8>
 8000e88:	eb1c 0101 	adds.w	r1, ip, r1
 8000e8c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000e90:	f080 8088 	bcs.w	8000fa4 <__udivmoddi4+0x2bc>
 8000e94:	4288      	cmp	r0, r1
 8000e96:	f240 8085 	bls.w	8000fa4 <__udivmoddi4+0x2bc>
 8000e9a:	f1a8 0802 	sub.w	r8, r8, #2
 8000e9e:	4461      	add	r1, ip
 8000ea0:	1a09      	subs	r1, r1, r0
 8000ea2:	b2a4      	uxth	r4, r4
 8000ea4:	fbb1 f0f9 	udiv	r0, r1, r9
 8000ea8:	fb09 1110 	mls	r1, r9, r0, r1
 8000eac:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000eb0:	fb00 fe0e 	mul.w	lr, r0, lr
 8000eb4:	458e      	cmp	lr, r1
 8000eb6:	d908      	bls.n	8000eca <__udivmoddi4+0x1e2>
 8000eb8:	eb1c 0101 	adds.w	r1, ip, r1
 8000ebc:	f100 34ff 	add.w	r4, r0, #4294967295
 8000ec0:	d26c      	bcs.n	8000f9c <__udivmoddi4+0x2b4>
 8000ec2:	458e      	cmp	lr, r1
 8000ec4:	d96a      	bls.n	8000f9c <__udivmoddi4+0x2b4>
 8000ec6:	3802      	subs	r0, #2
 8000ec8:	4461      	add	r1, ip
 8000eca:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000ece:	fba0 9402 	umull	r9, r4, r0, r2
 8000ed2:	eba1 010e 	sub.w	r1, r1, lr
 8000ed6:	42a1      	cmp	r1, r4
 8000ed8:	46c8      	mov	r8, r9
 8000eda:	46a6      	mov	lr, r4
 8000edc:	d356      	bcc.n	8000f8c <__udivmoddi4+0x2a4>
 8000ede:	d053      	beq.n	8000f88 <__udivmoddi4+0x2a0>
 8000ee0:	b15d      	cbz	r5, 8000efa <__udivmoddi4+0x212>
 8000ee2:	ebb3 0208 	subs.w	r2, r3, r8
 8000ee6:	eb61 010e 	sbc.w	r1, r1, lr
 8000eea:	fa01 f707 	lsl.w	r7, r1, r7
 8000eee:	fa22 f306 	lsr.w	r3, r2, r6
 8000ef2:	40f1      	lsrs	r1, r6
 8000ef4:	431f      	orrs	r7, r3
 8000ef6:	e9c5 7100 	strd	r7, r1, [r5]
 8000efa:	2600      	movs	r6, #0
 8000efc:	4631      	mov	r1, r6
 8000efe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f02:	f1c2 0320 	rsb	r3, r2, #32
 8000f06:	40d8      	lsrs	r0, r3
 8000f08:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f0c:	fa21 f303 	lsr.w	r3, r1, r3
 8000f10:	4091      	lsls	r1, r2
 8000f12:	4301      	orrs	r1, r0
 8000f14:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f18:	fa1f fe8c 	uxth.w	lr, ip
 8000f1c:	fbb3 f0f7 	udiv	r0, r3, r7
 8000f20:	fb07 3610 	mls	r6, r7, r0, r3
 8000f24:	0c0b      	lsrs	r3, r1, #16
 8000f26:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000f2a:	fb00 f60e 	mul.w	r6, r0, lr
 8000f2e:	429e      	cmp	r6, r3
 8000f30:	fa04 f402 	lsl.w	r4, r4, r2
 8000f34:	d908      	bls.n	8000f48 <__udivmoddi4+0x260>
 8000f36:	eb1c 0303 	adds.w	r3, ip, r3
 8000f3a:	f100 38ff 	add.w	r8, r0, #4294967295
 8000f3e:	d22f      	bcs.n	8000fa0 <__udivmoddi4+0x2b8>
 8000f40:	429e      	cmp	r6, r3
 8000f42:	d92d      	bls.n	8000fa0 <__udivmoddi4+0x2b8>
 8000f44:	3802      	subs	r0, #2
 8000f46:	4463      	add	r3, ip
 8000f48:	1b9b      	subs	r3, r3, r6
 8000f4a:	b289      	uxth	r1, r1
 8000f4c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000f50:	fb07 3316 	mls	r3, r7, r6, r3
 8000f54:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f58:	fb06 f30e 	mul.w	r3, r6, lr
 8000f5c:	428b      	cmp	r3, r1
 8000f5e:	d908      	bls.n	8000f72 <__udivmoddi4+0x28a>
 8000f60:	eb1c 0101 	adds.w	r1, ip, r1
 8000f64:	f106 38ff 	add.w	r8, r6, #4294967295
 8000f68:	d216      	bcs.n	8000f98 <__udivmoddi4+0x2b0>
 8000f6a:	428b      	cmp	r3, r1
 8000f6c:	d914      	bls.n	8000f98 <__udivmoddi4+0x2b0>
 8000f6e:	3e02      	subs	r6, #2
 8000f70:	4461      	add	r1, ip
 8000f72:	1ac9      	subs	r1, r1, r3
 8000f74:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000f78:	e738      	b.n	8000dec <__udivmoddi4+0x104>
 8000f7a:	462e      	mov	r6, r5
 8000f7c:	4628      	mov	r0, r5
 8000f7e:	e705      	b.n	8000d8c <__udivmoddi4+0xa4>
 8000f80:	4606      	mov	r6, r0
 8000f82:	e6e3      	b.n	8000d4c <__udivmoddi4+0x64>
 8000f84:	4618      	mov	r0, r3
 8000f86:	e6f8      	b.n	8000d7a <__udivmoddi4+0x92>
 8000f88:	454b      	cmp	r3, r9
 8000f8a:	d2a9      	bcs.n	8000ee0 <__udivmoddi4+0x1f8>
 8000f8c:	ebb9 0802 	subs.w	r8, r9, r2
 8000f90:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000f94:	3801      	subs	r0, #1
 8000f96:	e7a3      	b.n	8000ee0 <__udivmoddi4+0x1f8>
 8000f98:	4646      	mov	r6, r8
 8000f9a:	e7ea      	b.n	8000f72 <__udivmoddi4+0x28a>
 8000f9c:	4620      	mov	r0, r4
 8000f9e:	e794      	b.n	8000eca <__udivmoddi4+0x1e2>
 8000fa0:	4640      	mov	r0, r8
 8000fa2:	e7d1      	b.n	8000f48 <__udivmoddi4+0x260>
 8000fa4:	46d0      	mov	r8, sl
 8000fa6:	e77b      	b.n	8000ea0 <__udivmoddi4+0x1b8>
 8000fa8:	3b02      	subs	r3, #2
 8000faa:	4461      	add	r1, ip
 8000fac:	e732      	b.n	8000e14 <__udivmoddi4+0x12c>
 8000fae:	4630      	mov	r0, r6
 8000fb0:	e709      	b.n	8000dc6 <__udivmoddi4+0xde>
 8000fb2:	4464      	add	r4, ip
 8000fb4:	3802      	subs	r0, #2
 8000fb6:	e742      	b.n	8000e3e <__udivmoddi4+0x156>

08000fb8 <__aeabi_idiv0>:
 8000fb8:	4770      	bx	lr
 8000fba:	bf00      	nop

08000fbc <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000fbc:	b580      	push	{r7, lr}
 8000fbe:	b08c      	sub	sp, #48	; 0x30
 8000fc0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8000fc2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000fc6:	2200      	movs	r2, #0
 8000fc8:	601a      	str	r2, [r3, #0]
 8000fca:	605a      	str	r2, [r3, #4]
 8000fcc:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000fce:	1d3b      	adds	r3, r7, #4
 8000fd0:	2220      	movs	r2, #32
 8000fd2:	2100      	movs	r1, #0
 8000fd4:	4618      	mov	r0, r3
 8000fd6:	f009 f8ad 	bl	800a134 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000fda:	4b33      	ldr	r3, [pc, #204]	; (80010a8 <MX_ADC1_Init+0xec>)
 8000fdc:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8000fe0:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000fe2:	4b31      	ldr	r3, [pc, #196]	; (80010a8 <MX_ADC1_Init+0xec>)
 8000fe4:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8000fe8:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000fea:	4b2f      	ldr	r3, [pc, #188]	; (80010a8 <MX_ADC1_Init+0xec>)
 8000fec:	2200      	movs	r2, #0
 8000fee:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000ff0:	4b2d      	ldr	r3, [pc, #180]	; (80010a8 <MX_ADC1_Init+0xec>)
 8000ff2:	2200      	movs	r2, #0
 8000ff4:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 8000ff6:	4b2c      	ldr	r3, [pc, #176]	; (80010a8 <MX_ADC1_Init+0xec>)
 8000ff8:	2200      	movs	r2, #0
 8000ffa:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000ffc:	4b2a      	ldr	r3, [pc, #168]	; (80010a8 <MX_ADC1_Init+0xec>)
 8000ffe:	2200      	movs	r2, #0
 8001000:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001002:	4b29      	ldr	r3, [pc, #164]	; (80010a8 <MX_ADC1_Init+0xec>)
 8001004:	2204      	movs	r2, #4
 8001006:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8001008:	4b27      	ldr	r3, [pc, #156]	; (80010a8 <MX_ADC1_Init+0xec>)
 800100a:	2200      	movs	r2, #0
 800100c:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = ENABLE;
 800100e:	4b26      	ldr	r3, [pc, #152]	; (80010a8 <MX_ADC1_Init+0xec>)
 8001010:	2201      	movs	r2, #1
 8001012:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 1;
 8001014:	4b24      	ldr	r3, [pc, #144]	; (80010a8 <MX_ADC1_Init+0xec>)
 8001016:	2201      	movs	r2, #1
 8001018:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800101a:	4b23      	ldr	r3, [pc, #140]	; (80010a8 <MX_ADC1_Init+0xec>)
 800101c:	2200      	movs	r2, #0
 800101e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIG_T2_TRGO;
 8001022:	4b21      	ldr	r3, [pc, #132]	; (80010a8 <MX_ADC1_Init+0xec>)
 8001024:	f44f 62ac 	mov.w	r2, #1376	; 0x560
 8001028:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 800102a:	4b1f      	ldr	r3, [pc, #124]	; (80010a8 <MX_ADC1_Init+0xec>)
 800102c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001030:	631a      	str	r2, [r3, #48]	; 0x30
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8001032:	4b1d      	ldr	r3, [pc, #116]	; (80010a8 <MX_ADC1_Init+0xec>)
 8001034:	2201      	movs	r2, #1
 8001036:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800103a:	4b1b      	ldr	r3, [pc, #108]	; (80010a8 <MX_ADC1_Init+0xec>)
 800103c:	2200      	movs	r2, #0
 800103e:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 8001040:	4b19      	ldr	r3, [pc, #100]	; (80010a8 <MX_ADC1_Init+0xec>)
 8001042:	2200      	movs	r2, #0
 8001044:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001048:	4817      	ldr	r0, [pc, #92]	; (80010a8 <MX_ADC1_Init+0xec>)
 800104a:	f001 fe2d 	bl	8002ca8 <HAL_ADC_Init>
 800104e:	4603      	mov	r3, r0
 8001050:	2b00      	cmp	r3, #0
 8001052:	d001      	beq.n	8001058 <MX_ADC1_Init+0x9c>
  {
    Error_Handler();
 8001054:	f000 fb68 	bl	8001728 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8001058:	2300      	movs	r3, #0
 800105a:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 800105c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001060:	4619      	mov	r1, r3
 8001062:	4811      	ldr	r0, [pc, #68]	; (80010a8 <MX_ADC1_Init+0xec>)
 8001064:	f003 f9b0 	bl	80043c8 <HAL_ADCEx_MultiModeConfigChannel>
 8001068:	4603      	mov	r3, r0
 800106a:	2b00      	cmp	r3, #0
 800106c:	d001      	beq.n	8001072 <MX_ADC1_Init+0xb6>
  {
    Error_Handler();
 800106e:	f000 fb5b 	bl	8001728 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8001072:	4b0e      	ldr	r3, [pc, #56]	; (80010ac <MX_ADC1_Init+0xf0>)
 8001074:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001076:	2306      	movs	r3, #6
 8001078:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 800107a:	2300      	movs	r3, #0
 800107c:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800107e:	237f      	movs	r3, #127	; 0x7f
 8001080:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001082:	2304      	movs	r3, #4
 8001084:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8001086:	2300      	movs	r3, #0
 8001088:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800108a:	1d3b      	adds	r3, r7, #4
 800108c:	4619      	mov	r1, r3
 800108e:	4806      	ldr	r0, [pc, #24]	; (80010a8 <MX_ADC1_Init+0xec>)
 8001090:	f002 fb1e 	bl	80036d0 <HAL_ADC_ConfigChannel>
 8001094:	4603      	mov	r3, r0
 8001096:	2b00      	cmp	r3, #0
 8001098:	d001      	beq.n	800109e <MX_ADC1_Init+0xe2>
  {
    Error_Handler();
 800109a:	f000 fb45 	bl	8001728 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800109e:	bf00      	nop
 80010a0:	3730      	adds	r7, #48	; 0x30
 80010a2:	46bd      	mov	sp, r7
 80010a4:	bd80      	pop	{r7, pc}
 80010a6:	bf00      	nop
 80010a8:	20000208 	.word	0x20000208
 80010ac:	08600004 	.word	0x08600004

080010b0 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80010b0:	b580      	push	{r7, lr}
 80010b2:	b09e      	sub	sp, #120	; 0x78
 80010b4:	af00      	add	r7, sp, #0
 80010b6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010b8:	f107 0364 	add.w	r3, r7, #100	; 0x64
 80010bc:	2200      	movs	r2, #0
 80010be:	601a      	str	r2, [r3, #0]
 80010c0:	605a      	str	r2, [r3, #4]
 80010c2:	609a      	str	r2, [r3, #8]
 80010c4:	60da      	str	r2, [r3, #12]
 80010c6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80010c8:	f107 0310 	add.w	r3, r7, #16
 80010cc:	2254      	movs	r2, #84	; 0x54
 80010ce:	2100      	movs	r1, #0
 80010d0:	4618      	mov	r0, r3
 80010d2:	f009 f82f 	bl	800a134 <memset>
  if(adcHandle->Instance==ADC1)
 80010d6:	687b      	ldr	r3, [r7, #4]
 80010d8:	681b      	ldr	r3, [r3, #0]
 80010da:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80010de:	d167      	bne.n	80011b0 <HAL_ADC_MspInit+0x100>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 80010e0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80010e4:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 80010e6:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 80010ea:	657b      	str	r3, [r7, #84]	; 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80010ec:	f107 0310 	add.w	r3, r7, #16
 80010f0:	4618      	mov	r0, r3
 80010f2:	f004 fe69 	bl	8005dc8 <HAL_RCCEx_PeriphCLKConfig>
 80010f6:	4603      	mov	r3, r0
 80010f8:	2b00      	cmp	r3, #0
 80010fa:	d001      	beq.n	8001100 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 80010fc:	f000 fb14 	bl	8001728 <Error_Handler>
    }

    /* ADC1 clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8001100:	4b2d      	ldr	r3, [pc, #180]	; (80011b8 <HAL_ADC_MspInit+0x108>)
 8001102:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001104:	4a2c      	ldr	r2, [pc, #176]	; (80011b8 <HAL_ADC_MspInit+0x108>)
 8001106:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800110a:	64d3      	str	r3, [r2, #76]	; 0x4c
 800110c:	4b2a      	ldr	r3, [pc, #168]	; (80011b8 <HAL_ADC_MspInit+0x108>)
 800110e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001110:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001114:	60fb      	str	r3, [r7, #12]
 8001116:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001118:	4b27      	ldr	r3, [pc, #156]	; (80011b8 <HAL_ADC_MspInit+0x108>)
 800111a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800111c:	4a26      	ldr	r2, [pc, #152]	; (80011b8 <HAL_ADC_MspInit+0x108>)
 800111e:	f043 0301 	orr.w	r3, r3, #1
 8001122:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001124:	4b24      	ldr	r3, [pc, #144]	; (80011b8 <HAL_ADC_MspInit+0x108>)
 8001126:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001128:	f003 0301 	and.w	r3, r3, #1
 800112c:	60bb      	str	r3, [r7, #8]
 800112e:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA1     ------> ADC1_IN2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001130:	2302      	movs	r3, #2
 8001132:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001134:	2303      	movs	r3, #3
 8001136:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001138:	2300      	movs	r3, #0
 800113a:	66fb      	str	r3, [r7, #108]	; 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800113c:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8001140:	4619      	mov	r1, r3
 8001142:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001146:	f003 fe59 	bl	8004dfc <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 800114a:	4b1c      	ldr	r3, [pc, #112]	; (80011bc <HAL_ADC_MspInit+0x10c>)
 800114c:	4a1c      	ldr	r2, [pc, #112]	; (80011c0 <HAL_ADC_MspInit+0x110>)
 800114e:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8001150:	4b1a      	ldr	r3, [pc, #104]	; (80011bc <HAL_ADC_MspInit+0x10c>)
 8001152:	2205      	movs	r2, #5
 8001154:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001156:	4b19      	ldr	r3, [pc, #100]	; (80011bc <HAL_ADC_MspInit+0x10c>)
 8001158:	2200      	movs	r2, #0
 800115a:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 800115c:	4b17      	ldr	r3, [pc, #92]	; (80011bc <HAL_ADC_MspInit+0x10c>)
 800115e:	2200      	movs	r2, #0
 8001160:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001162:	4b16      	ldr	r3, [pc, #88]	; (80011bc <HAL_ADC_MspInit+0x10c>)
 8001164:	2280      	movs	r2, #128	; 0x80
 8001166:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001168:	4b14      	ldr	r3, [pc, #80]	; (80011bc <HAL_ADC_MspInit+0x10c>)
 800116a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800116e:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001170:	4b12      	ldr	r3, [pc, #72]	; (80011bc <HAL_ADC_MspInit+0x10c>)
 8001172:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001176:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8001178:	4b10      	ldr	r3, [pc, #64]	; (80011bc <HAL_ADC_MspInit+0x10c>)
 800117a:	2220      	movs	r2, #32
 800117c:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 800117e:	4b0f      	ldr	r3, [pc, #60]	; (80011bc <HAL_ADC_MspInit+0x10c>)
 8001180:	2200      	movs	r2, #0
 8001182:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001184:	480d      	ldr	r0, [pc, #52]	; (80011bc <HAL_ADC_MspInit+0x10c>)
 8001186:	f003 fb07 	bl	8004798 <HAL_DMA_Init>
 800118a:	4603      	mov	r3, r0
 800118c:	2b00      	cmp	r3, #0
 800118e:	d001      	beq.n	8001194 <HAL_ADC_MspInit+0xe4>
    {
      Error_Handler();
 8001190:	f000 faca 	bl	8001728 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8001194:	687b      	ldr	r3, [r7, #4]
 8001196:	4a09      	ldr	r2, [pc, #36]	; (80011bc <HAL_ADC_MspInit+0x10c>)
 8001198:	655a      	str	r2, [r3, #84]	; 0x54
 800119a:	4a08      	ldr	r2, [pc, #32]	; (80011bc <HAL_ADC_MspInit+0x10c>)
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	6293      	str	r3, [r2, #40]	; 0x28

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 80011a0:	2200      	movs	r2, #0
 80011a2:	2100      	movs	r1, #0
 80011a4:	2012      	movs	r0, #18
 80011a6:	f003 facf 	bl	8004748 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 80011aa:	2012      	movs	r0, #18
 80011ac:	f003 fae6 	bl	800477c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80011b0:	bf00      	nop
 80011b2:	3778      	adds	r7, #120	; 0x78
 80011b4:	46bd      	mov	sp, r7
 80011b6:	bd80      	pop	{r7, pc}
 80011b8:	40021000 	.word	0x40021000
 80011bc:	20000274 	.word	0x20000274
 80011c0:	40020008 	.word	0x40020008

080011c4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80011c4:	b580      	push	{r7, lr}
 80011c6:	b082      	sub	sp, #8
 80011c8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 80011ca:	4b12      	ldr	r3, [pc, #72]	; (8001214 <MX_DMA_Init+0x50>)
 80011cc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80011ce:	4a11      	ldr	r2, [pc, #68]	; (8001214 <MX_DMA_Init+0x50>)
 80011d0:	f043 0304 	orr.w	r3, r3, #4
 80011d4:	6493      	str	r3, [r2, #72]	; 0x48
 80011d6:	4b0f      	ldr	r3, [pc, #60]	; (8001214 <MX_DMA_Init+0x50>)
 80011d8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80011da:	f003 0304 	and.w	r3, r3, #4
 80011de:	607b      	str	r3, [r7, #4]
 80011e0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 80011e2:	4b0c      	ldr	r3, [pc, #48]	; (8001214 <MX_DMA_Init+0x50>)
 80011e4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80011e6:	4a0b      	ldr	r2, [pc, #44]	; (8001214 <MX_DMA_Init+0x50>)
 80011e8:	f043 0301 	orr.w	r3, r3, #1
 80011ec:	6493      	str	r3, [r2, #72]	; 0x48
 80011ee:	4b09      	ldr	r3, [pc, #36]	; (8001214 <MX_DMA_Init+0x50>)
 80011f0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80011f2:	f003 0301 	and.w	r3, r3, #1
 80011f6:	603b      	str	r3, [r7, #0]
 80011f8:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80011fa:	2200      	movs	r2, #0
 80011fc:	2100      	movs	r1, #0
 80011fe:	200b      	movs	r0, #11
 8001200:	f003 faa2 	bl	8004748 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001204:	200b      	movs	r0, #11
 8001206:	f003 fab9 	bl	800477c <HAL_NVIC_EnableIRQ>

}
 800120a:	bf00      	nop
 800120c:	3708      	adds	r7, #8
 800120e:	46bd      	mov	sp, r7
 8001210:	bd80      	pop	{r7, pc}
 8001212:	bf00      	nop
 8001214:	40021000 	.word	0x40021000

08001218 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001218:	b580      	push	{r7, lr}
 800121a:	b088      	sub	sp, #32
 800121c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800121e:	f107 030c 	add.w	r3, r7, #12
 8001222:	2200      	movs	r2, #0
 8001224:	601a      	str	r2, [r3, #0]
 8001226:	605a      	str	r2, [r3, #4]
 8001228:	609a      	str	r2, [r3, #8]
 800122a:	60da      	str	r2, [r3, #12]
 800122c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800122e:	4b33      	ldr	r3, [pc, #204]	; (80012fc <MX_GPIO_Init+0xe4>)
 8001230:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001232:	4a32      	ldr	r2, [pc, #200]	; (80012fc <MX_GPIO_Init+0xe4>)
 8001234:	f043 0304 	orr.w	r3, r3, #4
 8001238:	64d3      	str	r3, [r2, #76]	; 0x4c
 800123a:	4b30      	ldr	r3, [pc, #192]	; (80012fc <MX_GPIO_Init+0xe4>)
 800123c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800123e:	f003 0304 	and.w	r3, r3, #4
 8001242:	60bb      	str	r3, [r7, #8]
 8001244:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001246:	4b2d      	ldr	r3, [pc, #180]	; (80012fc <MX_GPIO_Init+0xe4>)
 8001248:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800124a:	4a2c      	ldr	r2, [pc, #176]	; (80012fc <MX_GPIO_Init+0xe4>)
 800124c:	f043 0320 	orr.w	r3, r3, #32
 8001250:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001252:	4b2a      	ldr	r3, [pc, #168]	; (80012fc <MX_GPIO_Init+0xe4>)
 8001254:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001256:	f003 0320 	and.w	r3, r3, #32
 800125a:	607b      	str	r3, [r7, #4]
 800125c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800125e:	4b27      	ldr	r3, [pc, #156]	; (80012fc <MX_GPIO_Init+0xe4>)
 8001260:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001262:	4a26      	ldr	r2, [pc, #152]	; (80012fc <MX_GPIO_Init+0xe4>)
 8001264:	f043 0301 	orr.w	r3, r3, #1
 8001268:	64d3      	str	r3, [r2, #76]	; 0x4c
 800126a:	4b24      	ldr	r3, [pc, #144]	; (80012fc <MX_GPIO_Init+0xe4>)
 800126c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800126e:	f003 0301 	and.w	r3, r3, #1
 8001272:	603b      	str	r3, [r7, #0]
 8001274:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ISO_RESET_GPIO_Port, ISO_RESET_Pin, GPIO_PIN_RESET);
 8001276:	2200      	movs	r2, #0
 8001278:	2108      	movs	r1, #8
 800127a:	4821      	ldr	r0, [pc, #132]	; (8001300 <MX_GPIO_Init+0xe8>)
 800127c:	f003 ff40 	bl	8005100 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8001280:	2200      	movs	r2, #0
 8001282:	2120      	movs	r1, #32
 8001284:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001288:	f003 ff3a 	bl	8005100 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BUTTON_Pin;
 800128c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001290:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001292:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8001296:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001298:	2300      	movs	r3, #0
 800129a:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(BUTTON_GPIO_Port, &GPIO_InitStruct);
 800129c:	f107 030c 	add.w	r3, r7, #12
 80012a0:	4619      	mov	r1, r3
 80012a2:	4817      	ldr	r0, [pc, #92]	; (8001300 <MX_GPIO_Init+0xe8>)
 80012a4:	f003 fdaa 	bl	8004dfc <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = ISO_RESET_Pin;
 80012a8:	2308      	movs	r3, #8
 80012aa:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80012ac:	2301      	movs	r3, #1
 80012ae:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012b0:	2300      	movs	r3, #0
 80012b2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012b4:	2300      	movs	r3, #0
 80012b6:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(ISO_RESET_GPIO_Port, &GPIO_InitStruct);
 80012b8:	f107 030c 	add.w	r3, r7, #12
 80012bc:	4619      	mov	r1, r3
 80012be:	4810      	ldr	r0, [pc, #64]	; (8001300 <MX_GPIO_Init+0xe8>)
 80012c0:	f003 fd9c 	bl	8004dfc <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED_Pin;
 80012c4:	2320      	movs	r3, #32
 80012c6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80012c8:	2301      	movs	r3, #1
 80012ca:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012cc:	2300      	movs	r3, #0
 80012ce:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012d0:	2300      	movs	r3, #0
 80012d2:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 80012d4:	f107 030c 	add.w	r3, r7, #12
 80012d8:	4619      	mov	r1, r3
 80012da:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80012de:	f003 fd8d 	bl	8004dfc <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80012e2:	2200      	movs	r2, #0
 80012e4:	2100      	movs	r1, #0
 80012e6:	2028      	movs	r0, #40	; 0x28
 80012e8:	f003 fa2e 	bl	8004748 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80012ec:	2028      	movs	r0, #40	; 0x28
 80012ee:	f003 fa45 	bl	800477c <HAL_NVIC_EnableIRQ>

}
 80012f2:	bf00      	nop
 80012f4:	3720      	adds	r7, #32
 80012f6:	46bd      	mov	sp, r7
 80012f8:	bd80      	pop	{r7, pc}
 80012fa:	bf00      	nop
 80012fc:	40021000 	.word	0x40021000
 8001300:	48000800 	.word	0x48000800
 8001304:	00000000 	.word	0x00000000

08001308 <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 8001308:	b580      	push	{r7, lr}
 800130a:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 800130c:	f001 fa09 	bl	8002722 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8001310:	f000 f968 	bl	80015e4 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8001314:	f7ff ff80 	bl	8001218 <MX_GPIO_Init>
	MX_DMA_Init();
 8001318:	f7ff ff54 	bl	80011c4 <MX_DMA_Init>
	MX_TIM1_Init();
 800131c:	f000 fe9e 	bl	800205c <MX_TIM1_Init>
	MX_USART2_UART_Init();
 8001320:	f001 f92a 	bl	8002578 <MX_USART2_UART_Init>
	MX_ADC1_Init();
 8001324:	f7ff fe4a 	bl	8000fbc <MX_ADC1_Init>
	MX_TIM2_Init();
 8001328:	f000 ff56 	bl	80021d8 <MX_TIM2_Init>
	MX_TIM3_Init();
 800132c:	f000 ffa2 	bl	8002274 <MX_TIM3_Init>
	MX_TIM4_Init();
 8001330:	f000 fff6 	bl	8002320 <MX_TIM4_Init>
	/* USER CODE BEGIN 2 */
	HAL_UART_Receive_IT(&huart2, uartRxBuffer, UART_RX_BUFFER_SIZE);
 8001334:	2201      	movs	r2, #1
 8001336:	4990      	ldr	r1, [pc, #576]	; (8001578 <main+0x270>)
 8001338:	4890      	ldr	r0, [pc, #576]	; (800157c <main+0x274>)
 800133a:	f006 ff3d 	bl	80081b8 <HAL_UART_Receive_IT>
	HAL_Delay(1);
 800133e:	2001      	movs	r0, #1
 8001340:	f001 fa26 	bl	8002790 <HAL_Delay>
	shellInit();
 8001344:	f000 fa14 	bl	8001770 <shellInit>
	HAL_TIM_PWM_Start(&htim1,TIM_CHANNEL_1);
 8001348:	2100      	movs	r1, #0
 800134a:	488d      	ldr	r0, [pc, #564]	; (8001580 <main+0x278>)
 800134c:	f005 f92c 	bl	80065a8 <HAL_TIM_PWM_Start>
	HAL_TIMEx_PWMN_Start(&htim1,TIM_CHANNEL_1);
 8001350:	2100      	movs	r1, #0
 8001352:	488b      	ldr	r0, [pc, #556]	; (8001580 <main+0x278>)
 8001354:	f006 fbd4 	bl	8007b00 <HAL_TIMEx_PWMN_Start>
	HAL_TIM_PWM_Start(&htim1,TIM_CHANNEL_2);
 8001358:	2104      	movs	r1, #4
 800135a:	4889      	ldr	r0, [pc, #548]	; (8001580 <main+0x278>)
 800135c:	f005 f924 	bl	80065a8 <HAL_TIM_PWM_Start>
	HAL_TIMEx_PWMN_Start(&htim1,TIM_CHANNEL_2);
 8001360:	2104      	movs	r1, #4
 8001362:	4887      	ldr	r0, [pc, #540]	; (8001580 <main+0x278>)
 8001364:	f006 fbcc 	bl	8007b00 <HAL_TIMEx_PWMN_Start>

	HAL_TIM_Encoder_Start(&htim3, TIM_CHANNEL_ALL);
 8001368:	213c      	movs	r1, #60	; 0x3c
 800136a:	4886      	ldr	r0, [pc, #536]	; (8001584 <main+0x27c>)
 800136c:	f005 fad4 	bl	8006918 <HAL_TIM_Encoder_Start>
	HAL_TIM_Base_Start_IT(&htim4);
 8001370:	4885      	ldr	r0, [pc, #532]	; (8001588 <main+0x280>)
 8001372:	f005 f83f 	bl	80063f4 <HAL_TIM_Base_Start_IT>


	HAL_ADCEx_Calibration_Start(&hadc1,ADC_SINGLE_ENDED);
 8001376:	217f      	movs	r1, #127	; 0x7f
 8001378:	4884      	ldr	r0, [pc, #528]	; (800158c <main+0x284>)
 800137a:	f002 ff91 	bl	80042a0 <HAL_ADCEx_Calibration_Start>
	HAL_ADC_Start_DMA(&hadc1, ADC_buffer, ADC_BUF_SIZE);
 800137e:	220a      	movs	r2, #10
 8001380:	4983      	ldr	r1, [pc, #524]	; (8001590 <main+0x288>)
 8001382:	4882      	ldr	r0, [pc, #520]	; (800158c <main+0x284>)
 8001384:	f001 fe52 	bl	800302c <HAL_ADC_Start_DMA>
	HAL_TIM_Base_Start(&htim2);
 8001388:	4882      	ldr	r0, [pc, #520]	; (8001594 <main+0x28c>)
 800138a:	f004 ffc3 	bl	8006314 <HAL_TIM_Base_Start>


	while (1)
	{
		// SuperLoop inside the while(1), only flag changed from interrupt could launch functions
		if(uartRxReceived){
 800138e:	4b82      	ldr	r3, [pc, #520]	; (8001598 <main+0x290>)
 8001390:	781b      	ldrb	r3, [r3, #0]
 8001392:	2b00      	cmp	r3, #0
 8001394:	d00b      	beq.n	80013ae <main+0xa6>
			if(shellGetChar()){
 8001396:	f000 fa23 	bl	80017e0 <shellGetChar>
 800139a:	4603      	mov	r3, r0
 800139c:	2b00      	cmp	r3, #0
 800139e:	d003      	beq.n	80013a8 <main+0xa0>
				shellExec();
 80013a0:	f000 fa92 	bl	80018c8 <shellExec>
				shellPrompt();
 80013a4:	f000 f9fc 	bl	80017a0 <shellPrompt>
			}
			uartRxReceived = 0;
 80013a8:	4b7b      	ldr	r3, [pc, #492]	; (8001598 <main+0x290>)
 80013aa:	2200      	movs	r2, #0
 80013ac:	701a      	strb	r2, [r3, #0]

		}
		if(FLAG==1){
 80013ae:	4b7b      	ldr	r3, [pc, #492]	; (800159c <main+0x294>)
 80013b0:	781b      	ldrb	r3, [r3, #0]
 80013b2:	2b01      	cmp	r3, #1
 80013b4:	d1eb      	bne.n	800138e <main+0x86>
			value=0;
 80013b6:	4b7a      	ldr	r3, [pc, #488]	; (80015a0 <main+0x298>)
 80013b8:	f04f 0200 	mov.w	r2, #0
 80013bc:	601a      	str	r2, [r3, #0]
			for(idx=0;idx<ADC_BUF_SIZE;idx++){
 80013be:	4b79      	ldr	r3, [pc, #484]	; (80015a4 <main+0x29c>)
 80013c0:	2200      	movs	r2, #0
 80013c2:	701a      	strb	r2, [r3, #0]
 80013c4:	e017      	b.n	80013f6 <main+0xee>
				value=value+ADC_buffer[idx];
 80013c6:	4b77      	ldr	r3, [pc, #476]	; (80015a4 <main+0x29c>)
 80013c8:	781b      	ldrb	r3, [r3, #0]
 80013ca:	461a      	mov	r2, r3
 80013cc:	4b70      	ldr	r3, [pc, #448]	; (8001590 <main+0x288>)
 80013ce:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80013d2:	ee07 3a90 	vmov	s15, r3
 80013d6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80013da:	4b71      	ldr	r3, [pc, #452]	; (80015a0 <main+0x298>)
 80013dc:	edd3 7a00 	vldr	s15, [r3]
 80013e0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80013e4:	4b6e      	ldr	r3, [pc, #440]	; (80015a0 <main+0x298>)
 80013e6:	edc3 7a00 	vstr	s15, [r3]
			for(idx=0;idx<ADC_BUF_SIZE;idx++){
 80013ea:	4b6e      	ldr	r3, [pc, #440]	; (80015a4 <main+0x29c>)
 80013ec:	781b      	ldrb	r3, [r3, #0]
 80013ee:	3301      	adds	r3, #1
 80013f0:	b2da      	uxtb	r2, r3
 80013f2:	4b6c      	ldr	r3, [pc, #432]	; (80015a4 <main+0x29c>)
 80013f4:	701a      	strb	r2, [r3, #0]
 80013f6:	4b6b      	ldr	r3, [pc, #428]	; (80015a4 <main+0x29c>)
 80013f8:	781b      	ldrb	r3, [r3, #0]
 80013fa:	2b09      	cmp	r3, #9
 80013fc:	d9e3      	bls.n	80013c6 <main+0xbe>
			}
			value= value/10;    		//on calcul la moyene des valeurs enregistré par le DMA dans le buffer
 80013fe:	4b68      	ldr	r3, [pc, #416]	; (80015a0 <main+0x298>)
 8001400:	ed93 7a00 	vldr	s14, [r3]
 8001404:	eef2 6a04 	vmov.f32	s13, #36	; 0x41200000  10.0
 8001408:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800140c:	4b64      	ldr	r3, [pc, #400]	; (80015a0 <main+0x298>)
 800140e:	edc3 7a00 	vstr	s15, [r3]
			value= (value*3.3)/4096;	//résolution de 12 bits
 8001412:	4b63      	ldr	r3, [pc, #396]	; (80015a0 <main+0x298>)
 8001414:	681b      	ldr	r3, [r3, #0]
 8001416:	4618      	mov	r0, r3
 8001418:	f7ff f8ce 	bl	80005b8 <__aeabi_f2d>
 800141c:	a352      	add	r3, pc, #328	; (adr r3, 8001568 <main+0x260>)
 800141e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001422:	f7ff f921 	bl	8000668 <__aeabi_dmul>
 8001426:	4602      	mov	r2, r0
 8001428:	460b      	mov	r3, r1
 800142a:	4610      	mov	r0, r2
 800142c:	4619      	mov	r1, r3
 800142e:	f04f 0200 	mov.w	r2, #0
 8001432:	4b5d      	ldr	r3, [pc, #372]	; (80015a8 <main+0x2a0>)
 8001434:	f7ff fa42 	bl	80008bc <__aeabi_ddiv>
 8001438:	4602      	mov	r2, r0
 800143a:	460b      	mov	r3, r1
 800143c:	4610      	mov	r0, r2
 800143e:	4619      	mov	r1, r3
 8001440:	f7ff fbea 	bl	8000c18 <__aeabi_d2f>
 8001444:	4603      	mov	r3, r0
 8001446:	4a56      	ldr	r2, [pc, #344]	; (80015a0 <main+0x298>)
 8001448:	6013      	str	r3, [r2, #0]
			value= (value-2.255)*12;	// rapport entre tension courant et un offset de 0A pour 2.5V
 800144a:	4b55      	ldr	r3, [pc, #340]	; (80015a0 <main+0x298>)
 800144c:	681b      	ldr	r3, [r3, #0]
 800144e:	4618      	mov	r0, r3
 8001450:	f7ff f8b2 	bl	80005b8 <__aeabi_f2d>
 8001454:	a346      	add	r3, pc, #280	; (adr r3, 8001570 <main+0x268>)
 8001456:	e9d3 2300 	ldrd	r2, r3, [r3]
 800145a:	f7fe ff4d 	bl	80002f8 <__aeabi_dsub>
 800145e:	4602      	mov	r2, r0
 8001460:	460b      	mov	r3, r1
 8001462:	4610      	mov	r0, r2
 8001464:	4619      	mov	r1, r3
 8001466:	f04f 0200 	mov.w	r2, #0
 800146a:	4b50      	ldr	r3, [pc, #320]	; (80015ac <main+0x2a4>)
 800146c:	f7ff f8fc 	bl	8000668 <__aeabi_dmul>
 8001470:	4602      	mov	r2, r0
 8001472:	460b      	mov	r3, r1
 8001474:	4610      	mov	r0, r2
 8001476:	4619      	mov	r1, r3
 8001478:	f7ff fbce 	bl	8000c18 <__aeabi_d2f>
 800147c:	4603      	mov	r3, r0
 800147e:	4a48      	ldr	r2, [pc, #288]	; (80015a0 <main+0x298>)
 8001480:	6013      	str	r3, [r2, #0]

			if(flagA==1){
 8001482:	4b4b      	ldr	r3, [pc, #300]	; (80015b0 <main+0x2a8>)
 8001484:	681b      	ldr	r3, [r3, #0]
 8001486:	2b01      	cmp	r3, #1
 8001488:	d16a      	bne.n	8001560 <main+0x258>

				eps_prev=eps;  //stockage de l'ancienne valeur de l'erreur
 800148a:	4b4a      	ldr	r3, [pc, #296]	; (80015b4 <main+0x2ac>)
 800148c:	681b      	ldr	r3, [r3, #0]
 800148e:	4a4a      	ldr	r2, [pc, #296]	; (80015b8 <main+0x2b0>)
 8001490:	6013      	str	r3, [r2, #0]
				eps=ireq-value;//calcul de l'erreur
 8001492:	4b4a      	ldr	r3, [pc, #296]	; (80015bc <main+0x2b4>)
 8001494:	ed93 7a00 	vldr	s14, [r3]
 8001498:	4b41      	ldr	r3, [pc, #260]	; (80015a0 <main+0x298>)
 800149a:	edd3 7a00 	vldr	s15, [r3]
 800149e:	ee77 7a67 	vsub.f32	s15, s14, s15
 80014a2:	4b44      	ldr	r3, [pc, #272]	; (80015b4 <main+0x2ac>)
 80014a4:	edc3 7a00 	vstr	s15, [r3]
				alpha1=eps*kp;
 80014a8:	4b42      	ldr	r3, [pc, #264]	; (80015b4 <main+0x2ac>)
 80014aa:	ed93 7a00 	vldr	s14, [r3]
 80014ae:	4b44      	ldr	r3, [pc, #272]	; (80015c0 <main+0x2b8>)
 80014b0:	edd3 7a00 	vldr	s15, [r3]
 80014b4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80014b8:	4b42      	ldr	r3, [pc, #264]	; (80015c4 <main+0x2bc>)
 80014ba:	edc3 7a00 	vstr	s15, [r3]
				alpha2=alpha2prev+(ki*Te/2)*(eps+eps_prev);
 80014be:	4b42      	ldr	r3, [pc, #264]	; (80015c8 <main+0x2c0>)
 80014c0:	ed93 7a00 	vldr	s14, [r3]
 80014c4:	4b41      	ldr	r3, [pc, #260]	; (80015cc <main+0x2c4>)
 80014c6:	edd3 7a00 	vldr	s15, [r3]
 80014ca:	ee67 7a27 	vmul.f32	s15, s14, s15
 80014ce:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 80014d2:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80014d6:	4b37      	ldr	r3, [pc, #220]	; (80015b4 <main+0x2ac>)
 80014d8:	edd3 6a00 	vldr	s13, [r3]
 80014dc:	4b36      	ldr	r3, [pc, #216]	; (80015b8 <main+0x2b0>)
 80014de:	edd3 7a00 	vldr	s15, [r3]
 80014e2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80014e6:	ee27 7a27 	vmul.f32	s14, s14, s15
 80014ea:	4b39      	ldr	r3, [pc, #228]	; (80015d0 <main+0x2c8>)
 80014ec:	edd3 7a00 	vldr	s15, [r3]
 80014f0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80014f4:	4b37      	ldr	r3, [pc, #220]	; (80015d4 <main+0x2cc>)
 80014f6:	edc3 7a00 	vstr	s15, [r3]
				}
				if(alpha2<0){
					alpha2=0;
				}*/

				alpha2prev=alpha2;
 80014fa:	4b36      	ldr	r3, [pc, #216]	; (80015d4 <main+0x2cc>)
 80014fc:	681b      	ldr	r3, [r3, #0]
 80014fe:	4a34      	ldr	r2, [pc, #208]	; (80015d0 <main+0x2c8>)
 8001500:	6013      	str	r3, [r2, #0]
				alf=alpha1+alpha2;
 8001502:	4b30      	ldr	r3, [pc, #192]	; (80015c4 <main+0x2bc>)
 8001504:	ed93 7a00 	vldr	s14, [r3]
 8001508:	4b32      	ldr	r3, [pc, #200]	; (80015d4 <main+0x2cc>)
 800150a:	edd3 7a00 	vldr	s15, [r3]
 800150e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001512:	4b31      	ldr	r3, [pc, #196]	; (80015d8 <main+0x2d0>)
 8001514:	edc3 7a00 	vstr	s15, [r3]
				}
				if(alf<0){
					alf=0;
				}*/

				alf=(int)(alf*5313);
 8001518:	4b2f      	ldr	r3, [pc, #188]	; (80015d8 <main+0x2d0>)
 800151a:	edd3 7a00 	vldr	s15, [r3]
 800151e:	ed9f 7a2f 	vldr	s14, [pc, #188]	; 80015dc <main+0x2d4>
 8001522:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001526:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800152a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800152e:	4b2a      	ldr	r3, [pc, #168]	; (80015d8 <main+0x2d0>)
 8001530:	edc3 7a00 	vstr	s15, [r3]
				TIM1->CCR1=alf;
 8001534:	4b28      	ldr	r3, [pc, #160]	; (80015d8 <main+0x2d0>)
 8001536:	edd3 7a00 	vldr	s15, [r3]
 800153a:	4b29      	ldr	r3, [pc, #164]	; (80015e0 <main+0x2d8>)
 800153c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001540:	ee17 2a90 	vmov	r2, s15
 8001544:	635a      	str	r2, [r3, #52]	; 0x34
				TIM1->CCR2=5313-alf;
 8001546:	4b24      	ldr	r3, [pc, #144]	; (80015d8 <main+0x2d0>)
 8001548:	edd3 7a00 	vldr	s15, [r3]
 800154c:	ed9f 7a23 	vldr	s14, [pc, #140]	; 80015dc <main+0x2d4>
 8001550:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001554:	4b22      	ldr	r3, [pc, #136]	; (80015e0 <main+0x2d8>)
 8001556:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800155a:	ee17 2a90 	vmov	r2, s15
 800155e:	639a      	str	r2, [r3, #56]	; 0x38
			}

			FLAG=0;				// on remet le flag du DMA a zero
 8001560:	4b0e      	ldr	r3, [pc, #56]	; (800159c <main+0x294>)
 8001562:	2200      	movs	r2, #0
 8001564:	701a      	strb	r2, [r3, #0]
		if(uartRxReceived){
 8001566:	e712      	b.n	800138e <main+0x86>
 8001568:	66666666 	.word	0x66666666
 800156c:	400a6666 	.word	0x400a6666
 8001570:	70a3d70a 	.word	0x70a3d70a
 8001574:	40020a3d 	.word	0x40020a3d
 8001578:	20000500 	.word	0x20000500
 800157c:	20000548 	.word	0x20000548
 8001580:	200003cc 	.word	0x200003cc
 8001584:	20000464 	.word	0x20000464
 8001588:	200004b0 	.word	0x200004b0
 800158c:	20000208 	.word	0x20000208
 8001590:	200002d4 	.word	0x200002d4
 8001594:	20000418 	.word	0x20000418
 8001598:	200004fc 	.word	0x200004fc
 800159c:	200002e8 	.word	0x200002e8
 80015a0:	200002f0 	.word	0x200002f0
 80015a4:	200002e9 	.word	0x200002e9
 80015a8:	40b00000 	.word	0x40b00000
 80015ac:	40280000 	.word	0x40280000
 80015b0:	2000030c 	.word	0x2000030c
 80015b4:	200002f8 	.word	0x200002f8
 80015b8:	200002fc 	.word	0x200002fc
 80015bc:	200002f4 	.word	0x200002f4
 80015c0:	20000004 	.word	0x20000004
 80015c4:	20000304 	.word	0x20000304
 80015c8:	20000008 	.word	0x20000008
 80015cc:	2000000c 	.word	0x2000000c
 80015d0:	20000000 	.word	0x20000000
 80015d4:	20000300 	.word	0x20000300
 80015d8:	20000308 	.word	0x20000308
 80015dc:	45a60800 	.word	0x45a60800
 80015e0:	40012c00 	.word	0x40012c00

080015e4 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 80015e4:	b580      	push	{r7, lr}
 80015e6:	b094      	sub	sp, #80	; 0x50
 80015e8:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80015ea:	f107 0318 	add.w	r3, r7, #24
 80015ee:	2238      	movs	r2, #56	; 0x38
 80015f0:	2100      	movs	r1, #0
 80015f2:	4618      	mov	r0, r3
 80015f4:	f008 fd9e 	bl	800a134 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80015f8:	1d3b      	adds	r3, r7, #4
 80015fa:	2200      	movs	r2, #0
 80015fc:	601a      	str	r2, [r3, #0]
 80015fe:	605a      	str	r2, [r3, #4]
 8001600:	609a      	str	r2, [r3, #8]
 8001602:	60da      	str	r2, [r3, #12]
 8001604:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8001606:	2000      	movs	r0, #0
 8001608:	f003 fdc4 	bl	8005194 <HAL_PWREx_ControlVoltageScaling>

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800160c:	2301      	movs	r3, #1
 800160e:	61bb      	str	r3, [r7, #24]
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001610:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001614:	61fb      	str	r3, [r7, #28]
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001616:	2302      	movs	r3, #2
 8001618:	637b      	str	r3, [r7, #52]	; 0x34
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800161a:	2303      	movs	r3, #3
 800161c:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV6;
 800161e:	2306      	movs	r3, #6
 8001620:	63fb      	str	r3, [r7, #60]	; 0x3c
	RCC_OscInitStruct.PLL.PLLN = 85;
 8001622:	2355      	movs	r3, #85	; 0x55
 8001624:	643b      	str	r3, [r7, #64]	; 0x40
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001626:	2302      	movs	r3, #2
 8001628:	647b      	str	r3, [r7, #68]	; 0x44
	RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800162a:	2302      	movs	r3, #2
 800162c:	64bb      	str	r3, [r7, #72]	; 0x48
	RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800162e:	2302      	movs	r3, #2
 8001630:	64fb      	str	r3, [r7, #76]	; 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001632:	f107 0318 	add.w	r3, r7, #24
 8001636:	4618      	mov	r0, r3
 8001638:	f003 fe60 	bl	80052fc <HAL_RCC_OscConfig>
 800163c:	4603      	mov	r3, r0
 800163e:	2b00      	cmp	r3, #0
 8001640:	d001      	beq.n	8001646 <SystemClock_Config+0x62>
	{
		Error_Handler();
 8001642:	f000 f871 	bl	8001728 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001646:	230f      	movs	r3, #15
 8001648:	607b      	str	r3, [r7, #4]
			|RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800164a:	2303      	movs	r3, #3
 800164c:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800164e:	2300      	movs	r3, #0
 8001650:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001652:	2300      	movs	r3, #0
 8001654:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001656:	2300      	movs	r3, #0
 8001658:	617b      	str	r3, [r7, #20]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800165a:	1d3b      	adds	r3, r7, #4
 800165c:	2104      	movs	r1, #4
 800165e:	4618      	mov	r0, r3
 8001660:	f004 f964 	bl	800592c <HAL_RCC_ClockConfig>
 8001664:	4603      	mov	r3, r0
 8001666:	2b00      	cmp	r3, #0
 8001668:	d001      	beq.n	800166e <SystemClock_Config+0x8a>
	{
		Error_Handler();
 800166a:	f000 f85d 	bl	8001728 <Error_Handler>
	}
}
 800166e:	bf00      	nop
 8001670:	3750      	adds	r7, #80	; 0x50
 8001672:	46bd      	mov	sp, r7
 8001674:	bd80      	pop	{r7, pc}
	...

08001678 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001678:	b580      	push	{r7, lr}
 800167a:	b084      	sub	sp, #16
 800167c:	af00      	add	r7, sp, #0
 800167e:	4603      	mov	r3, r0
 8001680:	80fb      	strh	r3, [r7, #6]
	int i;
	HAL_GPIO_WritePin(ISO_RESET_GPIO_Port, ISO_RESET_Pin, GPIO_PIN_SET);
 8001682:	2201      	movs	r2, #1
 8001684:	2108      	movs	r1, #8
 8001686:	480a      	ldr	r0, [pc, #40]	; (80016b0 <HAL_GPIO_EXTI_Callback+0x38>)
 8001688:	f003 fd3a 	bl	8005100 <HAL_GPIO_WritePin>
	for(i=0;i<33;i++){}
 800168c:	2300      	movs	r3, #0
 800168e:	60fb      	str	r3, [r7, #12]
 8001690:	e002      	b.n	8001698 <HAL_GPIO_EXTI_Callback+0x20>
 8001692:	68fb      	ldr	r3, [r7, #12]
 8001694:	3301      	adds	r3, #1
 8001696:	60fb      	str	r3, [r7, #12]
 8001698:	68fb      	ldr	r3, [r7, #12]
 800169a:	2b20      	cmp	r3, #32
 800169c:	ddf9      	ble.n	8001692 <HAL_GPIO_EXTI_Callback+0x1a>
	HAL_GPIO_WritePin(ISO_RESET_GPIO_Port, ISO_RESET_Pin, GPIO_PIN_RESET);
 800169e:	2200      	movs	r2, #0
 80016a0:	2108      	movs	r1, #8
 80016a2:	4803      	ldr	r0, [pc, #12]	; (80016b0 <HAL_GPIO_EXTI_Callback+0x38>)
 80016a4:	f003 fd2c 	bl	8005100 <HAL_GPIO_WritePin>
}
 80016a8:	bf00      	nop
 80016aa:	3710      	adds	r7, #16
 80016ac:	46bd      	mov	sp, r7
 80016ae:	bd80      	pop	{r7, pc}
 80016b0:	48000800 	.word	0x48000800

080016b4 <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 80016b4:	b480      	push	{r7}
 80016b6:	b083      	sub	sp, #12
 80016b8:	af00      	add	r7, sp, #0
 80016ba:	6078      	str	r0, [r7, #4]
	FLAG=1;
 80016bc:	4b04      	ldr	r3, [pc, #16]	; (80016d0 <HAL_ADC_ConvCpltCallback+0x1c>)
 80016be:	2201      	movs	r2, #1
 80016c0:	701a      	strb	r2, [r3, #0]
}
 80016c2:	bf00      	nop
 80016c4:	370c      	adds	r7, #12
 80016c6:	46bd      	mov	sp, r7
 80016c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016cc:	4770      	bx	lr
 80016ce:	bf00      	nop
 80016d0:	200002e8 	.word	0x200002e8

080016d4 <HAL_TIM_PeriodElapsedCallback>:
 * a global variable "uwTick" used as application time base.
 * @param  htim : TIM handle
 * @retval None
 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80016d4:	b580      	push	{r7, lr}
 80016d6:	b082      	sub	sp, #8
 80016d8:	af00      	add	r7, sp, #0
 80016da:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN Callback 0 */

	/* USER CODE END Callback 0 */
	if (htim->Instance == TIM6) {
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	681b      	ldr	r3, [r3, #0]
 80016e0:	4a0d      	ldr	r2, [pc, #52]	; (8001718 <HAL_TIM_PeriodElapsedCallback+0x44>)
 80016e2:	4293      	cmp	r3, r2
 80016e4:	d101      	bne.n	80016ea <HAL_TIM_PeriodElapsedCallback+0x16>
		HAL_IncTick();
 80016e6:	f001 f835 	bl	8002754 <HAL_IncTick>
	}
	/* USER CODE BEGIN Callback 1 */
	if (htim->Instance == TIM4) {
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	681b      	ldr	r3, [r3, #0]
 80016ee:	4a0b      	ldr	r2, [pc, #44]	; (800171c <HAL_TIM_PeriodElapsedCallback+0x48>)
 80016f0:	4293      	cmp	r3, r2
 80016f2:	d10c      	bne.n	800170e <HAL_TIM_PeriodElapsedCallback+0x3a>
		vitesse=TIM3->CNT;
 80016f4:	4b0a      	ldr	r3, [pc, #40]	; (8001720 <HAL_TIM_PeriodElapsedCallback+0x4c>)
 80016f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80016f8:	ee07 3a90 	vmov	s15, r3
 80016fc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001700:	4b08      	ldr	r3, [pc, #32]	; (8001724 <HAL_TIM_PeriodElapsedCallback+0x50>)
 8001702:	edc3 7a00 	vstr	s15, [r3]
		TIM3->CNT=32768;
 8001706:	4b06      	ldr	r3, [pc, #24]	; (8001720 <HAL_TIM_PeriodElapsedCallback+0x4c>)
 8001708:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800170c:	625a      	str	r2, [r3, #36]	; 0x24

	}
	/* USER CODE END Callback 1 */
}
 800170e:	bf00      	nop
 8001710:	3708      	adds	r7, #8
 8001712:	46bd      	mov	sp, r7
 8001714:	bd80      	pop	{r7, pc}
 8001716:	bf00      	nop
 8001718:	40001000 	.word	0x40001000
 800171c:	40000800 	.word	0x40000800
 8001720:	40000400 	.word	0x40000400
 8001724:	200002ec 	.word	0x200002ec

08001728 <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 8001728:	b480      	push	{r7}
 800172a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800172c:	b672      	cpsid	i
}
 800172e:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8001730:	e7fe      	b.n	8001730 <Error_Handler+0x8>

08001732 <motorPowerOn>:

/**
  * @brief  Switch on the motor driver
  * @retval None
  */
void motorPowerOn(void){
 8001732:	b580      	push	{r7, lr}
 8001734:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin); // just for test, you can delete it
 8001736:	2120      	movs	r1, #32
 8001738:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800173c:	f003 fcf8 	bl	8005130 <HAL_GPIO_TogglePin>
}
 8001740:	bf00      	nop
 8001742:	bd80      	pop	{r7, pc}

08001744 <motorPowerOff>:

/**
  * @brief  Switch off the motor driver
  * @retval None
  */
void motorPowerOff(void){
 8001744:	b580      	push	{r7, lr}
 8001746:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin); // just for test, you can delete it
 8001748:	2120      	movs	r1, #32
 800174a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800174e:	f003 fcef 	bl	8005130 <HAL_GPIO_TogglePin>
}
 8001752:	bf00      	nop
 8001754:	bd80      	pop	{r7, pc}

08001756 <motorSetSpeed>:
/**
  * @brief  Set the motor speed
  * @param  speed : target speed of the motor
  * @retval None
  */
void motorSetSpeed(int speed){
 8001756:	b580      	push	{r7, lr}
 8001758:	b082      	sub	sp, #8
 800175a:	af00      	add	r7, sp, #0
 800175c:	6078      	str	r0, [r7, #4]
	HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin); // just for test, you can delete it
 800175e:	2120      	movs	r1, #32
 8001760:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001764:	f003 fce4 	bl	8005130 <HAL_GPIO_TogglePin>
}
 8001768:	bf00      	nop
 800176a:	3708      	adds	r7, #8
 800176c:	46bd      	mov	sp, r7
 800176e:	bd80      	pop	{r7, pc}

08001770 <shellInit>:

/**
 * @brief  Send a stating message
 * @retval None
 */
void shellInit(void){
 8001770:	b580      	push	{r7, lr}
 8001772:	af00      	add	r7, sp, #0
	HAL_UART_Transmit(&huart2, started, sizeof(started), HAL_MAX_DELAY);
 8001774:	f04f 33ff 	mov.w	r3, #4294967295
 8001778:	226c      	movs	r2, #108	; 0x6c
 800177a:	4906      	ldr	r1, [pc, #24]	; (8001794 <shellInit+0x24>)
 800177c:	4806      	ldr	r0, [pc, #24]	; (8001798 <shellInit+0x28>)
 800177e:	f006 fc84 	bl	800808a <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart2, prompt, sizeof(prompt), HAL_MAX_DELAY);
 8001782:	f04f 33ff 	mov.w	r3, #4294967295
 8001786:	221a      	movs	r2, #26
 8001788:	4904      	ldr	r1, [pc, #16]	; (800179c <shellInit+0x2c>)
 800178a:	4803      	ldr	r0, [pc, #12]	; (8001798 <shellInit+0x28>)
 800178c:	f006 fc7d 	bl	800808a <HAL_UART_Transmit>
}
 8001790:	bf00      	nop
 8001792:	bd80      	pop	{r7, pc}
 8001794:	0800d228 	.word	0x0800d228
 8001798:	20000548 	.word	0x20000548
 800179c:	0800d20c 	.word	0x0800d20c

080017a0 <shellPrompt>:

/**
 * @brief  Send the prompt
 * @retval None
 */
void shellPrompt(void){
 80017a0:	b580      	push	{r7, lr}
 80017a2:	af00      	add	r7, sp, #0
	HAL_UART_Transmit(&huart2, prompt, sizeof(prompt), HAL_MAX_DELAY);
 80017a4:	f04f 33ff 	mov.w	r3, #4294967295
 80017a8:	221a      	movs	r2, #26
 80017aa:	4903      	ldr	r1, [pc, #12]	; (80017b8 <shellPrompt+0x18>)
 80017ac:	4803      	ldr	r0, [pc, #12]	; (80017bc <shellPrompt+0x1c>)
 80017ae:	f006 fc6c 	bl	800808a <HAL_UART_Transmit>
}
 80017b2:	bf00      	nop
 80017b4:	bd80      	pop	{r7, pc}
 80017b6:	bf00      	nop
 80017b8:	0800d20c 	.word	0x0800d20c
 80017bc:	20000548 	.word	0x20000548

080017c0 <shellCmdNotFound>:

/**
 * @brief  Send the default message if the command is not found
 * @retval None
 */
void shellCmdNotFound(void){
 80017c0:	b580      	push	{r7, lr}
 80017c2:	af00      	add	r7, sp, #0
	HAL_UART_Transmit(&huart2, cmdNotFound, sizeof(cmdNotFound), HAL_MAX_DELAY);
 80017c4:	f04f 33ff 	mov.w	r3, #4294967295
 80017c8:	2214      	movs	r2, #20
 80017ca:	4903      	ldr	r1, [pc, #12]	; (80017d8 <shellCmdNotFound+0x18>)
 80017cc:	4803      	ldr	r0, [pc, #12]	; (80017dc <shellCmdNotFound+0x1c>)
 80017ce:	f006 fc5c 	bl	800808a <HAL_UART_Transmit>
}
 80017d2:	bf00      	nop
 80017d4:	bd80      	pop	{r7, pc}
 80017d6:	bf00      	nop
 80017d8:	0800d508 	.word	0x0800d508
 80017dc:	20000548 	.word	0x20000548

080017e0 <shellGetChar>:

/**
 * @brief  Function called for saving the new character and call and setup argc and argv variable if ENTER is pressed
 * @retval 1 if a new command is available, 0 if not.
 */
uint8_t shellGetChar(void){
 80017e0:	b580      	push	{r7, lr}
 80017e2:	b082      	sub	sp, #8
 80017e4:	af00      	add	r7, sp, #0
	uint8_t newCmdReady = 0;
 80017e6:	2300      	movs	r3, #0
 80017e8:	71fb      	strb	r3, [r7, #7]
	char* token;

	switch(uartRxBuffer[0]){
 80017ea:	4b2f      	ldr	r3, [pc, #188]	; (80018a8 <shellGetChar+0xc8>)
 80017ec:	781b      	ldrb	r3, [r3, #0]
 80017ee:	2b0d      	cmp	r3, #13
 80017f0:	d002      	beq.n	80017f8 <shellGetChar+0x18>
 80017f2:	2b7f      	cmp	r3, #127	; 0x7f
 80017f4:	d02f      	beq.n	8001856 <shellGetChar+0x76>
 80017f6:	e040      	b.n	800187a <shellGetChar+0x9a>
	// If Enter, update argc and argv
	case ASCII_CR:
		HAL_UART_Transmit(&huart2, newline, sizeof(newline), HAL_MAX_DELAY);
 80017f8:	f04f 33ff 	mov.w	r3, #4294967295
 80017fc:	2203      	movs	r2, #3
 80017fe:	492b      	ldr	r1, [pc, #172]	; (80018ac <shellGetChar+0xcc>)
 8001800:	482b      	ldr	r0, [pc, #172]	; (80018b0 <shellGetChar+0xd0>)
 8001802:	f006 fc42 	bl	800808a <HAL_UART_Transmit>
		cmdBuffer[idxCmd] = '\0';
 8001806:	4b2b      	ldr	r3, [pc, #172]	; (80018b4 <shellGetChar+0xd4>)
 8001808:	781b      	ldrb	r3, [r3, #0]
 800180a:	461a      	mov	r2, r3
 800180c:	4b2a      	ldr	r3, [pc, #168]	; (80018b8 <shellGetChar+0xd8>)
 800180e:	2100      	movs	r1, #0
 8001810:	5499      	strb	r1, [r3, r2]
		argc = 0;
 8001812:	4b2a      	ldr	r3, [pc, #168]	; (80018bc <shellGetChar+0xdc>)
 8001814:	2200      	movs	r2, #0
 8001816:	701a      	strb	r2, [r3, #0]
		token = (char*)strtok(cmdBuffer, " ");
 8001818:	4929      	ldr	r1, [pc, #164]	; (80018c0 <shellGetChar+0xe0>)
 800181a:	4827      	ldr	r0, [pc, #156]	; (80018b8 <shellGetChar+0xd8>)
 800181c:	f009 f950 	bl	800aac0 <strtok>
 8001820:	6038      	str	r0, [r7, #0]
		while(token!=NULL){
 8001822:	e00f      	b.n	8001844 <shellGetChar+0x64>
			argv[argc++] = token;
 8001824:	4b25      	ldr	r3, [pc, #148]	; (80018bc <shellGetChar+0xdc>)
 8001826:	781b      	ldrb	r3, [r3, #0]
 8001828:	1c5a      	adds	r2, r3, #1
 800182a:	b2d1      	uxtb	r1, r2
 800182c:	4a23      	ldr	r2, [pc, #140]	; (80018bc <shellGetChar+0xdc>)
 800182e:	7011      	strb	r1, [r2, #0]
 8001830:	4619      	mov	r1, r3
 8001832:	4a24      	ldr	r2, [pc, #144]	; (80018c4 <shellGetChar+0xe4>)
 8001834:	683b      	ldr	r3, [r7, #0]
 8001836:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
			token = (char*)strtok(NULL, " ");
 800183a:	4921      	ldr	r1, [pc, #132]	; (80018c0 <shellGetChar+0xe0>)
 800183c:	2000      	movs	r0, #0
 800183e:	f009 f93f 	bl	800aac0 <strtok>
 8001842:	6038      	str	r0, [r7, #0]
		while(token!=NULL){
 8001844:	683b      	ldr	r3, [r7, #0]
 8001846:	2b00      	cmp	r3, #0
 8001848:	d1ec      	bne.n	8001824 <shellGetChar+0x44>
		}

		idxCmd = 0;
 800184a:	4b1a      	ldr	r3, [pc, #104]	; (80018b4 <shellGetChar+0xd4>)
 800184c:	2200      	movs	r2, #0
 800184e:	701a      	strb	r2, [r3, #0]
		newCmdReady = 1;
 8001850:	2301      	movs	r3, #1
 8001852:	71fb      	strb	r3, [r7, #7]
		break;
 8001854:	e023      	b.n	800189e <shellGetChar+0xbe>
		// Delete last character if "return" is pressed
	case ASCII_BS:
		cmdBuffer[idxCmd--] = '\0';
 8001856:	4b17      	ldr	r3, [pc, #92]	; (80018b4 <shellGetChar+0xd4>)
 8001858:	781b      	ldrb	r3, [r3, #0]
 800185a:	1e5a      	subs	r2, r3, #1
 800185c:	b2d1      	uxtb	r1, r2
 800185e:	4a15      	ldr	r2, [pc, #84]	; (80018b4 <shellGetChar+0xd4>)
 8001860:	7011      	strb	r1, [r2, #0]
 8001862:	461a      	mov	r2, r3
 8001864:	4b14      	ldr	r3, [pc, #80]	; (80018b8 <shellGetChar+0xd8>)
 8001866:	2100      	movs	r1, #0
 8001868:	5499      	strb	r1, [r3, r2]
		HAL_UART_Transmit(&huart2, uartRxBuffer, 1, HAL_MAX_DELAY);
 800186a:	f04f 33ff 	mov.w	r3, #4294967295
 800186e:	2201      	movs	r2, #1
 8001870:	490d      	ldr	r1, [pc, #52]	; (80018a8 <shellGetChar+0xc8>)
 8001872:	480f      	ldr	r0, [pc, #60]	; (80018b0 <shellGetChar+0xd0>)
 8001874:	f006 fc09 	bl	800808a <HAL_UART_Transmit>
		break;
 8001878:	e011      	b.n	800189e <shellGetChar+0xbe>
		// Default state : add new character to the command buffer
	default:
		cmdBuffer[idxCmd++] = uartRxBuffer[0];
 800187a:	4b0e      	ldr	r3, [pc, #56]	; (80018b4 <shellGetChar+0xd4>)
 800187c:	781b      	ldrb	r3, [r3, #0]
 800187e:	1c5a      	adds	r2, r3, #1
 8001880:	b2d1      	uxtb	r1, r2
 8001882:	4a0c      	ldr	r2, [pc, #48]	; (80018b4 <shellGetChar+0xd4>)
 8001884:	7011      	strb	r1, [r2, #0]
 8001886:	461a      	mov	r2, r3
 8001888:	4b07      	ldr	r3, [pc, #28]	; (80018a8 <shellGetChar+0xc8>)
 800188a:	7819      	ldrb	r1, [r3, #0]
 800188c:	4b0a      	ldr	r3, [pc, #40]	; (80018b8 <shellGetChar+0xd8>)
 800188e:	5499      	strb	r1, [r3, r2]
		HAL_UART_Transmit(&huart2, uartRxBuffer, 1, HAL_MAX_DELAY);
 8001890:	f04f 33ff 	mov.w	r3, #4294967295
 8001894:	2201      	movs	r2, #1
 8001896:	4904      	ldr	r1, [pc, #16]	; (80018a8 <shellGetChar+0xc8>)
 8001898:	4805      	ldr	r0, [pc, #20]	; (80018b0 <shellGetChar+0xd0>)
 800189a:	f006 fbf6 	bl	800808a <HAL_UART_Transmit>
	}

	return newCmdReady;
 800189e:	79fb      	ldrb	r3, [r7, #7]
}
 80018a0:	4618      	mov	r0, r3
 80018a2:	3708      	adds	r7, #8
 80018a4:	46bd      	mov	sp, r7
 80018a6:	bd80      	pop	{r7, pc}
 80018a8:	20000500 	.word	0x20000500
 80018ac:	0800d294 	.word	0x0800d294
 80018b0:	20000548 	.word	0x20000548
 80018b4:	20000350 	.word	0x20000350
 80018b8:	20000310 	.word	0x20000310
 80018bc:	20000378 	.word	0x20000378
 80018c0:	0800d160 	.word	0x0800d160
 80018c4:	20000354 	.word	0x20000354

080018c8 <shellExec>:

/**
 * @brief  Call function depends of the value of argc and argv
 * @retval None
 */
void shellExec(void){
 80018c8:	b580      	push	{r7, lr}
 80018ca:	b082      	sub	sp, #8
 80018cc:	af00      	add	r7, sp, #0
	if(strcmp(argv[0],"set")==0){
 80018ce:	4b9b      	ldr	r3, [pc, #620]	; (8001b3c <shellExec+0x274>)
 80018d0:	681b      	ldr	r3, [r3, #0]
 80018d2:	499b      	ldr	r1, [pc, #620]	; (8001b40 <shellExec+0x278>)
 80018d4:	4618      	mov	r0, r3
 80018d6:	f7fe fca3 	bl	8000220 <strcmp>
 80018da:	4603      	mov	r3, r0
 80018dc:	2b00      	cmp	r3, #0
 80018de:	d16f      	bne.n	80019c0 <shellExec+0xf8>
		if(strcmp(argv[1],"PA5")==0 && ((strcmp(argv[2],"0")==0)||(strcmp(argv[2],"1")==0)) ){
 80018e0:	4b96      	ldr	r3, [pc, #600]	; (8001b3c <shellExec+0x274>)
 80018e2:	685b      	ldr	r3, [r3, #4]
 80018e4:	4997      	ldr	r1, [pc, #604]	; (8001b44 <shellExec+0x27c>)
 80018e6:	4618      	mov	r0, r3
 80018e8:	f7fe fc9a 	bl	8000220 <strcmp>
 80018ec:	4603      	mov	r3, r0
 80018ee:	2b00      	cmp	r3, #0
 80018f0:	d137      	bne.n	8001962 <shellExec+0x9a>
 80018f2:	4b92      	ldr	r3, [pc, #584]	; (8001b3c <shellExec+0x274>)
 80018f4:	689b      	ldr	r3, [r3, #8]
 80018f6:	4994      	ldr	r1, [pc, #592]	; (8001b48 <shellExec+0x280>)
 80018f8:	4618      	mov	r0, r3
 80018fa:	f7fe fc91 	bl	8000220 <strcmp>
 80018fe:	4603      	mov	r3, r0
 8001900:	2b00      	cmp	r3, #0
 8001902:	d008      	beq.n	8001916 <shellExec+0x4e>
 8001904:	4b8d      	ldr	r3, [pc, #564]	; (8001b3c <shellExec+0x274>)
 8001906:	689b      	ldr	r3, [r3, #8]
 8001908:	4990      	ldr	r1, [pc, #576]	; (8001b4c <shellExec+0x284>)
 800190a:	4618      	mov	r0, r3
 800190c:	f7fe fc88 	bl	8000220 <strcmp>
 8001910:	4603      	mov	r3, r0
 8001912:	2b00      	cmp	r3, #0
 8001914:	d125      	bne.n	8001962 <shellExec+0x9a>
			HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, atoi(argv[2]));
 8001916:	4b89      	ldr	r3, [pc, #548]	; (8001b3c <shellExec+0x274>)
 8001918:	689b      	ldr	r3, [r3, #8]
 800191a:	4618      	mov	r0, r3
 800191c:	f008 fbdc 	bl	800a0d8 <atoi>
 8001920:	4603      	mov	r3, r0
 8001922:	b2db      	uxtb	r3, r3
 8001924:	461a      	mov	r2, r3
 8001926:	2120      	movs	r1, #32
 8001928:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800192c:	f003 fbe8 	bl	8005100 <HAL_GPIO_WritePin>
			stringSize = snprintf((char*)uartTxBuffer,UART_TX_BUFFER_SIZE,"Switch on/off led : %d\r\n",atoi(argv[2]));
 8001930:	4b82      	ldr	r3, [pc, #520]	; (8001b3c <shellExec+0x274>)
 8001932:	689b      	ldr	r3, [r3, #8]
 8001934:	4618      	mov	r0, r3
 8001936:	f008 fbcf 	bl	800a0d8 <atoi>
 800193a:	4603      	mov	r3, r0
 800193c:	4a84      	ldr	r2, [pc, #528]	; (8001b50 <shellExec+0x288>)
 800193e:	2140      	movs	r1, #64	; 0x40
 8001940:	4884      	ldr	r0, [pc, #528]	; (8001b54 <shellExec+0x28c>)
 8001942:	f009 f869 	bl	800aa18 <sniprintf>
 8001946:	4603      	mov	r3, r0
 8001948:	b2da      	uxtb	r2, r3
 800194a:	4b83      	ldr	r3, [pc, #524]	; (8001b58 <shellExec+0x290>)
 800194c:	701a      	strb	r2, [r3, #0]
			HAL_UART_Transmit(&huart2, uartTxBuffer, stringSize, HAL_MAX_DELAY);
 800194e:	4b82      	ldr	r3, [pc, #520]	; (8001b58 <shellExec+0x290>)
 8001950:	781b      	ldrb	r3, [r3, #0]
 8001952:	b29a      	uxth	r2, r3
 8001954:	f04f 33ff 	mov.w	r3, #4294967295
 8001958:	497e      	ldr	r1, [pc, #504]	; (8001b54 <shellExec+0x28c>)
 800195a:	4880      	ldr	r0, [pc, #512]	; (8001b5c <shellExec+0x294>)
 800195c:	f006 fb95 	bl	800808a <HAL_UART_Transmit>
 8001960:	e188      	b.n	8001c74 <shellExec+0x3ac>
		}
		else if(strcmp(argv[1],"speed")==0){
 8001962:	4b76      	ldr	r3, [pc, #472]	; (8001b3c <shellExec+0x274>)
 8001964:	685b      	ldr	r3, [r3, #4]
 8001966:	497e      	ldr	r1, [pc, #504]	; (8001b60 <shellExec+0x298>)
 8001968:	4618      	mov	r0, r3
 800196a:	f7fe fc59 	bl	8000220 <strcmp>
 800196e:	4603      	mov	r3, r0
 8001970:	2b00      	cmp	r3, #0
 8001972:	d122      	bne.n	80019ba <shellExec+0xf2>
			if(atoi(argv[2])==0 && strcmp(argv[2],"0")!=0){
 8001974:	4b71      	ldr	r3, [pc, #452]	; (8001b3c <shellExec+0x274>)
 8001976:	689b      	ldr	r3, [r3, #8]
 8001978:	4618      	mov	r0, r3
 800197a:	f008 fbad 	bl	800a0d8 <atoi>
 800197e:	4603      	mov	r3, r0
 8001980:	2b00      	cmp	r3, #0
 8001982:	d110      	bne.n	80019a6 <shellExec+0xde>
 8001984:	4b6d      	ldr	r3, [pc, #436]	; (8001b3c <shellExec+0x274>)
 8001986:	689b      	ldr	r3, [r3, #8]
 8001988:	496f      	ldr	r1, [pc, #444]	; (8001b48 <shellExec+0x280>)
 800198a:	4618      	mov	r0, r3
 800198c:	f7fe fc48 	bl	8000220 <strcmp>
 8001990:	4603      	mov	r3, r0
 8001992:	2b00      	cmp	r3, #0
 8001994:	d007      	beq.n	80019a6 <shellExec+0xde>
				HAL_UART_Transmit(&huart2, motorSpeedInst, sizeof(motorSpeedInst), HAL_MAX_DELAY);
 8001996:	f04f 33ff 	mov.w	r3, #4294967295
 800199a:	2230      	movs	r2, #48	; 0x30
 800199c:	4971      	ldr	r1, [pc, #452]	; (8001b64 <shellExec+0x29c>)
 800199e:	486f      	ldr	r0, [pc, #444]	; (8001b5c <shellExec+0x294>)
 80019a0:	f006 fb73 	bl	800808a <HAL_UART_Transmit>
 80019a4:	e166      	b.n	8001c74 <shellExec+0x3ac>
			}
			else{
				motorSetSpeed(atoi(argv[2]));
 80019a6:	4b65      	ldr	r3, [pc, #404]	; (8001b3c <shellExec+0x274>)
 80019a8:	689b      	ldr	r3, [r3, #8]
 80019aa:	4618      	mov	r0, r3
 80019ac:	f008 fb94 	bl	800a0d8 <atoi>
 80019b0:	4603      	mov	r3, r0
 80019b2:	4618      	mov	r0, r3
 80019b4:	f7ff fecf 	bl	8001756 <motorSetSpeed>


	else{
		shellCmdNotFound();
	}
}
 80019b8:	e15c      	b.n	8001c74 <shellExec+0x3ac>
			shellCmdNotFound();
 80019ba:	f7ff ff01 	bl	80017c0 <shellCmdNotFound>
}
 80019be:	e159      	b.n	8001c74 <shellExec+0x3ac>
	else if(strcmp(argv[0],"help")==0)
 80019c0:	4b5e      	ldr	r3, [pc, #376]	; (8001b3c <shellExec+0x274>)
 80019c2:	681b      	ldr	r3, [r3, #0]
 80019c4:	4968      	ldr	r1, [pc, #416]	; (8001b68 <shellExec+0x2a0>)
 80019c6:	4618      	mov	r0, r3
 80019c8:	f7fe fc2a 	bl	8000220 <strcmp>
 80019cc:	4603      	mov	r3, r0
 80019ce:	2b00      	cmp	r3, #0
 80019d0:	d108      	bne.n	80019e4 <shellExec+0x11c>
		HAL_UART_Transmit(&huart2, help, sizeof(help), HAL_MAX_DELAY);
 80019d2:	f04f 33ff 	mov.w	r3, #4294967295
 80019d6:	f44f 7281 	mov.w	r2, #258	; 0x102
 80019da:	4964      	ldr	r1, [pc, #400]	; (8001b6c <shellExec+0x2a4>)
 80019dc:	485f      	ldr	r0, [pc, #380]	; (8001b5c <shellExec+0x294>)
 80019de:	f006 fb54 	bl	800808a <HAL_UART_Transmit>
}
 80019e2:	e147      	b.n	8001c74 <shellExec+0x3ac>
	else if(strcmp(argv[0],"pinout")==0)
 80019e4:	4b55      	ldr	r3, [pc, #340]	; (8001b3c <shellExec+0x274>)
 80019e6:	681b      	ldr	r3, [r3, #0]
 80019e8:	4961      	ldr	r1, [pc, #388]	; (8001b70 <shellExec+0x2a8>)
 80019ea:	4618      	mov	r0, r3
 80019ec:	f7fe fc18 	bl	8000220 <strcmp>
 80019f0:	4603      	mov	r3, r0
 80019f2:	2b00      	cmp	r3, #0
 80019f4:	d108      	bne.n	8001a08 <shellExec+0x140>
		HAL_UART_Transmit(&huart2, pinout, sizeof(pinout), HAL_MAX_DELAY);
 80019f6:	f04f 33ff 	mov.w	r3, #4294967295
 80019fa:	f44f 7281 	mov.w	r2, #258	; 0x102
 80019fe:	495d      	ldr	r1, [pc, #372]	; (8001b74 <shellExec+0x2ac>)
 8001a00:	4856      	ldr	r0, [pc, #344]	; (8001b5c <shellExec+0x294>)
 8001a02:	f006 fb42 	bl	800808a <HAL_UART_Transmit>
}
 8001a06:	e135      	b.n	8001c74 <shellExec+0x3ac>
	else if((strcmp(argv[0],"power")==0)&&(strcmp(argv[1],"on")==0))
 8001a08:	4b4c      	ldr	r3, [pc, #304]	; (8001b3c <shellExec+0x274>)
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	495a      	ldr	r1, [pc, #360]	; (8001b78 <shellExec+0x2b0>)
 8001a0e:	4618      	mov	r0, r3
 8001a10:	f7fe fc06 	bl	8000220 <strcmp>
 8001a14:	4603      	mov	r3, r0
 8001a16:	2b00      	cmp	r3, #0
 8001a18:	d112      	bne.n	8001a40 <shellExec+0x178>
 8001a1a:	4b48      	ldr	r3, [pc, #288]	; (8001b3c <shellExec+0x274>)
 8001a1c:	685b      	ldr	r3, [r3, #4]
 8001a1e:	4957      	ldr	r1, [pc, #348]	; (8001b7c <shellExec+0x2b4>)
 8001a20:	4618      	mov	r0, r3
 8001a22:	f7fe fbfd 	bl	8000220 <strcmp>
 8001a26:	4603      	mov	r3, r0
 8001a28:	2b00      	cmp	r3, #0
 8001a2a:	d109      	bne.n	8001a40 <shellExec+0x178>
		HAL_UART_Transmit(&huart2, powerOn, sizeof(powerOn), HAL_MAX_DELAY);
 8001a2c:	f04f 33ff 	mov.w	r3, #4294967295
 8001a30:	221a      	movs	r2, #26
 8001a32:	4953      	ldr	r1, [pc, #332]	; (8001b80 <shellExec+0x2b8>)
 8001a34:	4849      	ldr	r0, [pc, #292]	; (8001b5c <shellExec+0x294>)
 8001a36:	f006 fb28 	bl	800808a <HAL_UART_Transmit>
		motorPowerOn();
 8001a3a:	f7ff fe7a 	bl	8001732 <motorPowerOn>
 8001a3e:	e119      	b.n	8001c74 <shellExec+0x3ac>
	else if((strcmp(argv[0],"power")==0)&&(strcmp(argv[1],"off")==0))
 8001a40:	4b3e      	ldr	r3, [pc, #248]	; (8001b3c <shellExec+0x274>)
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	494c      	ldr	r1, [pc, #304]	; (8001b78 <shellExec+0x2b0>)
 8001a46:	4618      	mov	r0, r3
 8001a48:	f7fe fbea 	bl	8000220 <strcmp>
 8001a4c:	4603      	mov	r3, r0
 8001a4e:	2b00      	cmp	r3, #0
 8001a50:	d112      	bne.n	8001a78 <shellExec+0x1b0>
 8001a52:	4b3a      	ldr	r3, [pc, #232]	; (8001b3c <shellExec+0x274>)
 8001a54:	685b      	ldr	r3, [r3, #4]
 8001a56:	494b      	ldr	r1, [pc, #300]	; (8001b84 <shellExec+0x2bc>)
 8001a58:	4618      	mov	r0, r3
 8001a5a:	f7fe fbe1 	bl	8000220 <strcmp>
 8001a5e:	4603      	mov	r3, r0
 8001a60:	2b00      	cmp	r3, #0
 8001a62:	d109      	bne.n	8001a78 <shellExec+0x1b0>
		HAL_UART_Transmit(&huart2, powerOff, sizeof(powerOff), HAL_MAX_DELAY);
 8001a64:	f04f 33ff 	mov.w	r3, #4294967295
 8001a68:	221b      	movs	r2, #27
 8001a6a:	4947      	ldr	r1, [pc, #284]	; (8001b88 <shellExec+0x2c0>)
 8001a6c:	483b      	ldr	r0, [pc, #236]	; (8001b5c <shellExec+0x294>)
 8001a6e:	f006 fb0c 	bl	800808a <HAL_UART_Transmit>
		motorPowerOff();
 8001a72:	f7ff fe67 	bl	8001744 <motorPowerOff>
 8001a76:	e0fd      	b.n	8001c74 <shellExec+0x3ac>
	else if((strcmp(argv[0],"alpha")==0))
 8001a78:	4b30      	ldr	r3, [pc, #192]	; (8001b3c <shellExec+0x274>)
 8001a7a:	681b      	ldr	r3, [r3, #0]
 8001a7c:	4943      	ldr	r1, [pc, #268]	; (8001b8c <shellExec+0x2c4>)
 8001a7e:	4618      	mov	r0, r3
 8001a80:	f7fe fbce 	bl	8000220 <strcmp>
 8001a84:	4603      	mov	r3, r0
 8001a86:	2b00      	cmp	r3, #0
 8001a88:	d11b      	bne.n	8001ac2 <shellExec+0x1fa>
		int alph=atoi(argv[1]);
 8001a8a:	4b2c      	ldr	r3, [pc, #176]	; (8001b3c <shellExec+0x274>)
 8001a8c:	685b      	ldr	r3, [r3, #4]
 8001a8e:	4618      	mov	r0, r3
 8001a90:	f008 fb22 	bl	800a0d8 <atoi>
 8001a94:	6038      	str	r0, [r7, #0]
		alph=alph*5313/100;
 8001a96:	683b      	ldr	r3, [r7, #0]
 8001a98:	f241 42c1 	movw	r2, #5313	; 0x14c1
 8001a9c:	fb02 f303 	mul.w	r3, r2, r3
 8001aa0:	4a3b      	ldr	r2, [pc, #236]	; (8001b90 <shellExec+0x2c8>)
 8001aa2:	fb82 1203 	smull	r1, r2, r2, r3
 8001aa6:	1152      	asrs	r2, r2, #5
 8001aa8:	17db      	asrs	r3, r3, #31
 8001aaa:	1ad3      	subs	r3, r2, r3
 8001aac:	603b      	str	r3, [r7, #0]
		TIM1->CCR1=alph;
 8001aae:	4a39      	ldr	r2, [pc, #228]	; (8001b94 <shellExec+0x2cc>)
 8001ab0:	683b      	ldr	r3, [r7, #0]
 8001ab2:	6353      	str	r3, [r2, #52]	; 0x34
		TIM1->CCR2=5313-alph;
 8001ab4:	683b      	ldr	r3, [r7, #0]
 8001ab6:	f5c3 53a6 	rsb	r3, r3, #5312	; 0x14c0
 8001aba:	3301      	adds	r3, #1
 8001abc:	4a35      	ldr	r2, [pc, #212]	; (8001b94 <shellExec+0x2cc>)
 8001abe:	6393      	str	r3, [r2, #56]	; 0x38
}
 8001ac0:	e0d8      	b.n	8001c74 <shellExec+0x3ac>
	else if((strcmp(argv[0],"start")==0))
 8001ac2:	4b1e      	ldr	r3, [pc, #120]	; (8001b3c <shellExec+0x274>)
 8001ac4:	681b      	ldr	r3, [r3, #0]
 8001ac6:	4934      	ldr	r1, [pc, #208]	; (8001b98 <shellExec+0x2d0>)
 8001ac8:	4618      	mov	r0, r3
 8001aca:	f7fe fba9 	bl	8000220 <strcmp>
 8001ace:	4603      	mov	r3, r0
 8001ad0:	2b00      	cmp	r3, #0
 8001ad2:	d113      	bne.n	8001afc <shellExec+0x234>
		HAL_GPIO_WritePin(ISO_RESET_GPIO_Port, ISO_RESET_Pin, GPIO_PIN_SET);
 8001ad4:	2201      	movs	r2, #1
 8001ad6:	2108      	movs	r1, #8
 8001ad8:	4830      	ldr	r0, [pc, #192]	; (8001b9c <shellExec+0x2d4>)
 8001ada:	f003 fb11 	bl	8005100 <HAL_GPIO_WritePin>
		for(i=0;i<33;i++){}
 8001ade:	2300      	movs	r3, #0
 8001ae0:	607b      	str	r3, [r7, #4]
 8001ae2:	e002      	b.n	8001aea <shellExec+0x222>
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	3301      	adds	r3, #1
 8001ae8:	607b      	str	r3, [r7, #4]
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	2b20      	cmp	r3, #32
 8001aee:	ddf9      	ble.n	8001ae4 <shellExec+0x21c>
		HAL_GPIO_WritePin(ISO_RESET_GPIO_Port, ISO_RESET_Pin, GPIO_PIN_RESET);
 8001af0:	2200      	movs	r2, #0
 8001af2:	2108      	movs	r1, #8
 8001af4:	4829      	ldr	r0, [pc, #164]	; (8001b9c <shellExec+0x2d4>)
 8001af6:	f003 fb03 	bl	8005100 <HAL_GPIO_WritePin>
}
 8001afa:	e0bb      	b.n	8001c74 <shellExec+0x3ac>
	else if((strcmp(argv[0],"mesure")==0))
 8001afc:	4b0f      	ldr	r3, [pc, #60]	; (8001b3c <shellExec+0x274>)
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	4927      	ldr	r1, [pc, #156]	; (8001ba0 <shellExec+0x2d8>)
 8001b02:	4618      	mov	r0, r3
 8001b04:	f7fe fb8c 	bl	8000220 <strcmp>
 8001b08:	4603      	mov	r3, r0
 8001b0a:	2b00      	cmp	r3, #0
 8001b0c:	d150      	bne.n	8001bb0 <shellExec+0x2e8>
		sprintf(uartTxBuffer,"courant: %.2f A \r\n",value);
 8001b0e:	4b25      	ldr	r3, [pc, #148]	; (8001ba4 <shellExec+0x2dc>)
 8001b10:	681b      	ldr	r3, [r3, #0]
 8001b12:	4618      	mov	r0, r3
 8001b14:	f7fe fd50 	bl	80005b8 <__aeabi_f2d>
 8001b18:	4602      	mov	r2, r0
 8001b1a:	460b      	mov	r3, r1
 8001b1c:	4922      	ldr	r1, [pc, #136]	; (8001ba8 <shellExec+0x2e0>)
 8001b1e:	480d      	ldr	r0, [pc, #52]	; (8001b54 <shellExec+0x28c>)
 8001b20:	f008 ffae 	bl	800aa80 <siprintf>
		HAL_UART_Transmit(&huart2, uartTxBuffer, sizeof(uartTxBuffer), HAL_MAX_DELAY);
 8001b24:	f04f 33ff 	mov.w	r3, #4294967295
 8001b28:	2240      	movs	r2, #64	; 0x40
 8001b2a:	490a      	ldr	r1, [pc, #40]	; (8001b54 <shellExec+0x28c>)
 8001b2c:	480b      	ldr	r0, [pc, #44]	; (8001b5c <shellExec+0x294>)
 8001b2e:	f006 faac 	bl	800808a <HAL_UART_Transmit>
		FLAG=0;
 8001b32:	4b1e      	ldr	r3, [pc, #120]	; (8001bac <shellExec+0x2e4>)
 8001b34:	2200      	movs	r2, #0
 8001b36:	701a      	strb	r2, [r3, #0]
}
 8001b38:	e09c      	b.n	8001c74 <shellExec+0x3ac>
 8001b3a:	bf00      	nop
 8001b3c:	20000354 	.word	0x20000354
 8001b40:	0800d164 	.word	0x0800d164
 8001b44:	0800d168 	.word	0x0800d168
 8001b48:	0800d16c 	.word	0x0800d16c
 8001b4c:	0800d170 	.word	0x0800d170
 8001b50:	0800d174 	.word	0x0800d174
 8001b54:	20000504 	.word	0x20000504
 8001b58:	20000544 	.word	0x20000544
 8001b5c:	20000548 	.word	0x20000548
 8001b60:	0800d190 	.word	0x0800d190
 8001b64:	0800d4d8 	.word	0x0800d4d8
 8001b68:	0800d198 	.word	0x0800d198
 8001b6c:	0800d298 	.word	0x0800d298
 8001b70:	0800d1a0 	.word	0x0800d1a0
 8001b74:	0800d39c 	.word	0x0800d39c
 8001b78:	0800d1a8 	.word	0x0800d1a8
 8001b7c:	0800d1b0 	.word	0x0800d1b0
 8001b80:	0800d4a0 	.word	0x0800d4a0
 8001b84:	0800d1b4 	.word	0x0800d1b4
 8001b88:	0800d4bc 	.word	0x0800d4bc
 8001b8c:	0800d1b8 	.word	0x0800d1b8
 8001b90:	51eb851f 	.word	0x51eb851f
 8001b94:	40012c00 	.word	0x40012c00
 8001b98:	0800d1c0 	.word	0x0800d1c0
 8001b9c:	48000800 	.word	0x48000800
 8001ba0:	0800d1c8 	.word	0x0800d1c8
 8001ba4:	200002f0 	.word	0x200002f0
 8001ba8:	0800d1d0 	.word	0x0800d1d0
 8001bac:	200002e8 	.word	0x200002e8
	else if((strcmp(argv[0],"vitesse")==0))
 8001bb0:	4b35      	ldr	r3, [pc, #212]	; (8001c88 <shellExec+0x3c0>)
 8001bb2:	681b      	ldr	r3, [r3, #0]
 8001bb4:	4935      	ldr	r1, [pc, #212]	; (8001c8c <shellExec+0x3c4>)
 8001bb6:	4618      	mov	r0, r3
 8001bb8:	f7fe fb32 	bl	8000220 <strcmp>
 8001bbc:	4603      	mov	r3, r0
 8001bbe:	2b00      	cmp	r3, #0
 8001bc0:	d13c      	bne.n	8001c3c <shellExec+0x374>
		vitesse=(vitesse-32768)/4096;
 8001bc2:	4b33      	ldr	r3, [pc, #204]	; (8001c90 <shellExec+0x3c8>)
 8001bc4:	edd3 7a00 	vldr	s15, [r3]
 8001bc8:	ed9f 7a32 	vldr	s14, [pc, #200]	; 8001c94 <shellExec+0x3cc>
 8001bcc:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8001bd0:	eddf 6a31 	vldr	s13, [pc, #196]	; 8001c98 <shellExec+0x3d0>
 8001bd4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001bd8:	4b2d      	ldr	r3, [pc, #180]	; (8001c90 <shellExec+0x3c8>)
 8001bda:	edc3 7a00 	vstr	s15, [r3]
		vitesse=vitesse/0.1*60;
 8001bde:	4b2c      	ldr	r3, [pc, #176]	; (8001c90 <shellExec+0x3c8>)
 8001be0:	681b      	ldr	r3, [r3, #0]
 8001be2:	4618      	mov	r0, r3
 8001be4:	f7fe fce8 	bl	80005b8 <__aeabi_f2d>
 8001be8:	a325      	add	r3, pc, #148	; (adr r3, 8001c80 <shellExec+0x3b8>)
 8001bea:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001bee:	f7fe fe65 	bl	80008bc <__aeabi_ddiv>
 8001bf2:	4602      	mov	r2, r0
 8001bf4:	460b      	mov	r3, r1
 8001bf6:	4610      	mov	r0, r2
 8001bf8:	4619      	mov	r1, r3
 8001bfa:	f04f 0200 	mov.w	r2, #0
 8001bfe:	4b27      	ldr	r3, [pc, #156]	; (8001c9c <shellExec+0x3d4>)
 8001c00:	f7fe fd32 	bl	8000668 <__aeabi_dmul>
 8001c04:	4602      	mov	r2, r0
 8001c06:	460b      	mov	r3, r1
 8001c08:	4610      	mov	r0, r2
 8001c0a:	4619      	mov	r1, r3
 8001c0c:	f7ff f804 	bl	8000c18 <__aeabi_d2f>
 8001c10:	4603      	mov	r3, r0
 8001c12:	4a1f      	ldr	r2, [pc, #124]	; (8001c90 <shellExec+0x3c8>)
 8001c14:	6013      	str	r3, [r2, #0]
		sprintf(uartTxBuffer,"vitesse: %.2f tr/min \r\n",vitesse);
 8001c16:	4b1e      	ldr	r3, [pc, #120]	; (8001c90 <shellExec+0x3c8>)
 8001c18:	681b      	ldr	r3, [r3, #0]
 8001c1a:	4618      	mov	r0, r3
 8001c1c:	f7fe fccc 	bl	80005b8 <__aeabi_f2d>
 8001c20:	4602      	mov	r2, r0
 8001c22:	460b      	mov	r3, r1
 8001c24:	491e      	ldr	r1, [pc, #120]	; (8001ca0 <shellExec+0x3d8>)
 8001c26:	481f      	ldr	r0, [pc, #124]	; (8001ca4 <shellExec+0x3dc>)
 8001c28:	f008 ff2a 	bl	800aa80 <siprintf>
		HAL_UART_Transmit(&huart2, uartTxBuffer, sizeof(uartTxBuffer), HAL_MAX_DELAY);
 8001c2c:	f04f 33ff 	mov.w	r3, #4294967295
 8001c30:	2240      	movs	r2, #64	; 0x40
 8001c32:	491c      	ldr	r1, [pc, #112]	; (8001ca4 <shellExec+0x3dc>)
 8001c34:	481c      	ldr	r0, [pc, #112]	; (8001ca8 <shellExec+0x3e0>)
 8001c36:	f006 fa28 	bl	800808a <HAL_UART_Transmit>
}
 8001c3a:	e01b      	b.n	8001c74 <shellExec+0x3ac>
	else if((strcmp(argv[0],"asserv")==0))
 8001c3c:	4b12      	ldr	r3, [pc, #72]	; (8001c88 <shellExec+0x3c0>)
 8001c3e:	681b      	ldr	r3, [r3, #0]
 8001c40:	491a      	ldr	r1, [pc, #104]	; (8001cac <shellExec+0x3e4>)
 8001c42:	4618      	mov	r0, r3
 8001c44:	f7fe faec 	bl	8000220 <strcmp>
 8001c48:	4603      	mov	r3, r0
 8001c4a:	2b00      	cmp	r3, #0
 8001c4c:	d10f      	bne.n	8001c6e <shellExec+0x3a6>
		flagA=1;
 8001c4e:	4b18      	ldr	r3, [pc, #96]	; (8001cb0 <shellExec+0x3e8>)
 8001c50:	2201      	movs	r2, #1
 8001c52:	601a      	str	r2, [r3, #0]
		ireq=atoi(argv[1]);
 8001c54:	4b0c      	ldr	r3, [pc, #48]	; (8001c88 <shellExec+0x3c0>)
 8001c56:	685b      	ldr	r3, [r3, #4]
 8001c58:	4618      	mov	r0, r3
 8001c5a:	f008 fa3d 	bl	800a0d8 <atoi>
 8001c5e:	ee07 0a90 	vmov	s15, r0
 8001c62:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001c66:	4b13      	ldr	r3, [pc, #76]	; (8001cb4 <shellExec+0x3ec>)
 8001c68:	edc3 7a00 	vstr	s15, [r3]
}
 8001c6c:	e002      	b.n	8001c74 <shellExec+0x3ac>
		shellCmdNotFound();
 8001c6e:	f7ff fda7 	bl	80017c0 <shellCmdNotFound>
}
 8001c72:	e7ff      	b.n	8001c74 <shellExec+0x3ac>
 8001c74:	bf00      	nop
 8001c76:	3708      	adds	r7, #8
 8001c78:	46bd      	mov	sp, r7
 8001c7a:	bd80      	pop	{r7, pc}
 8001c7c:	f3af 8000 	nop.w
 8001c80:	9999999a 	.word	0x9999999a
 8001c84:	3fb99999 	.word	0x3fb99999
 8001c88:	20000354 	.word	0x20000354
 8001c8c:	0800d1e4 	.word	0x0800d1e4
 8001c90:	200002ec 	.word	0x200002ec
 8001c94:	47000000 	.word	0x47000000
 8001c98:	45800000 	.word	0x45800000
 8001c9c:	404e0000 	.word	0x404e0000
 8001ca0:	0800d1ec 	.word	0x0800d1ec
 8001ca4:	20000504 	.word	0x20000504
 8001ca8:	20000548 	.word	0x20000548
 8001cac:	0800d204 	.word	0x0800d204
 8001cb0:	2000030c 	.word	0x2000030c
 8001cb4:	200002f4 	.word	0x200002f4

08001cb8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001cb8:	b580      	push	{r7, lr}
 8001cba:	b082      	sub	sp, #8
 8001cbc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001cbe:	4b0f      	ldr	r3, [pc, #60]	; (8001cfc <HAL_MspInit+0x44>)
 8001cc0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001cc2:	4a0e      	ldr	r2, [pc, #56]	; (8001cfc <HAL_MspInit+0x44>)
 8001cc4:	f043 0301 	orr.w	r3, r3, #1
 8001cc8:	6613      	str	r3, [r2, #96]	; 0x60
 8001cca:	4b0c      	ldr	r3, [pc, #48]	; (8001cfc <HAL_MspInit+0x44>)
 8001ccc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001cce:	f003 0301 	and.w	r3, r3, #1
 8001cd2:	607b      	str	r3, [r7, #4]
 8001cd4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001cd6:	4b09      	ldr	r3, [pc, #36]	; (8001cfc <HAL_MspInit+0x44>)
 8001cd8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001cda:	4a08      	ldr	r2, [pc, #32]	; (8001cfc <HAL_MspInit+0x44>)
 8001cdc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001ce0:	6593      	str	r3, [r2, #88]	; 0x58
 8001ce2:	4b06      	ldr	r3, [pc, #24]	; (8001cfc <HAL_MspInit+0x44>)
 8001ce4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001ce6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001cea:	603b      	str	r3, [r7, #0]
 8001cec:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8001cee:	f003 faf5 	bl	80052dc <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001cf2:	bf00      	nop
 8001cf4:	3708      	adds	r7, #8
 8001cf6:	46bd      	mov	sp, r7
 8001cf8:	bd80      	pop	{r7, pc}
 8001cfa:	bf00      	nop
 8001cfc:	40021000 	.word	0x40021000

08001d00 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001d00:	b580      	push	{r7, lr}
 8001d02:	b08c      	sub	sp, #48	; 0x30
 8001d04:	af00      	add	r7, sp, #0
 8001d06:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8001d08:	2300      	movs	r3, #0
 8001d0a:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              uwPrescalerValue = 0;
 8001d0c:	2300      	movs	r3, #0
 8001d0e:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status = HAL_OK;
 8001d10:	2300      	movs	r3, #0
 8001d12:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8001d16:	4b2d      	ldr	r3, [pc, #180]	; (8001dcc <HAL_InitTick+0xcc>)
 8001d18:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001d1a:	4a2c      	ldr	r2, [pc, #176]	; (8001dcc <HAL_InitTick+0xcc>)
 8001d1c:	f043 0310 	orr.w	r3, r3, #16
 8001d20:	6593      	str	r3, [r2, #88]	; 0x58
 8001d22:	4b2a      	ldr	r3, [pc, #168]	; (8001dcc <HAL_InitTick+0xcc>)
 8001d24:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001d26:	f003 0310 	and.w	r3, r3, #16
 8001d2a:	60bb      	str	r3, [r7, #8]
 8001d2c:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001d2e:	f107 020c 	add.w	r2, r7, #12
 8001d32:	f107 0310 	add.w	r3, r7, #16
 8001d36:	4611      	mov	r1, r2
 8001d38:	4618      	mov	r0, r3
 8001d3a:	f003 ffcd 	bl	8005cd8 <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = HAL_RCC_GetPCLK1Freq();
 8001d3e:	f003 ff9f 	bl	8005c80 <HAL_RCC_GetPCLK1Freq>
 8001d42:	62b8      	str	r0, [r7, #40]	; 0x28
  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001d44:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001d46:	4a22      	ldr	r2, [pc, #136]	; (8001dd0 <HAL_InitTick+0xd0>)
 8001d48:	fba2 2303 	umull	r2, r3, r2, r3
 8001d4c:	0c9b      	lsrs	r3, r3, #18
 8001d4e:	3b01      	subs	r3, #1
 8001d50:	627b      	str	r3, [r7, #36]	; 0x24

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8001d52:	4b20      	ldr	r3, [pc, #128]	; (8001dd4 <HAL_InitTick+0xd4>)
 8001d54:	4a20      	ldr	r2, [pc, #128]	; (8001dd8 <HAL_InitTick+0xd8>)
 8001d56:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8001d58:	4b1e      	ldr	r3, [pc, #120]	; (8001dd4 <HAL_InitTick+0xd4>)
 8001d5a:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001d5e:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8001d60:	4a1c      	ldr	r2, [pc, #112]	; (8001dd4 <HAL_InitTick+0xd4>)
 8001d62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d64:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8001d66:	4b1b      	ldr	r3, [pc, #108]	; (8001dd4 <HAL_InitTick+0xd4>)
 8001d68:	2200      	movs	r2, #0
 8001d6a:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001d6c:	4b19      	ldr	r3, [pc, #100]	; (8001dd4 <HAL_InitTick+0xd4>)
 8001d6e:	2200      	movs	r2, #0
 8001d70:	609a      	str	r2, [r3, #8]

  status = HAL_TIM_Base_Init(&htim6);
 8001d72:	4818      	ldr	r0, [pc, #96]	; (8001dd4 <HAL_InitTick+0xd4>)
 8001d74:	f004 fa76 	bl	8006264 <HAL_TIM_Base_Init>
 8001d78:	4603      	mov	r3, r0
 8001d7a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  if (status == HAL_OK)
 8001d7e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8001d82:	2b00      	cmp	r3, #0
 8001d84:	d11b      	bne.n	8001dbe <HAL_InitTick+0xbe>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8001d86:	4813      	ldr	r0, [pc, #76]	; (8001dd4 <HAL_InitTick+0xd4>)
 8001d88:	f004 fb34 	bl	80063f4 <HAL_TIM_Base_Start_IT>
 8001d8c:	4603      	mov	r3, r0
 8001d8e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    if (status == HAL_OK)
 8001d92:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8001d96:	2b00      	cmp	r3, #0
 8001d98:	d111      	bne.n	8001dbe <HAL_InitTick+0xbe>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001d9a:	2036      	movs	r0, #54	; 0x36
 8001d9c:	f002 fcee 	bl	800477c <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	2b0f      	cmp	r3, #15
 8001da4:	d808      	bhi.n	8001db8 <HAL_InitTick+0xb8>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8001da6:	2200      	movs	r2, #0
 8001da8:	6879      	ldr	r1, [r7, #4]
 8001daa:	2036      	movs	r0, #54	; 0x36
 8001dac:	f002 fccc 	bl	8004748 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001db0:	4a0a      	ldr	r2, [pc, #40]	; (8001ddc <HAL_InitTick+0xdc>)
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	6013      	str	r3, [r2, #0]
 8001db6:	e002      	b.n	8001dbe <HAL_InitTick+0xbe>
      }
      else
      {
        status = HAL_ERROR;
 8001db8:	2301      	movs	r3, #1
 8001dba:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8001dbe:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8001dc2:	4618      	mov	r0, r3
 8001dc4:	3730      	adds	r7, #48	; 0x30
 8001dc6:	46bd      	mov	sp, r7
 8001dc8:	bd80      	pop	{r7, pc}
 8001dca:	bf00      	nop
 8001dcc:	40021000 	.word	0x40021000
 8001dd0:	431bde83 	.word	0x431bde83
 8001dd4:	2000037c 	.word	0x2000037c
 8001dd8:	40001000 	.word	0x40001000
 8001ddc:	20000014 	.word	0x20000014

08001de0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001de0:	b480      	push	{r7}
 8001de2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001de4:	e7fe      	b.n	8001de4 <NMI_Handler+0x4>

08001de6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001de6:	b480      	push	{r7}
 8001de8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001dea:	e7fe      	b.n	8001dea <HardFault_Handler+0x4>

08001dec <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001dec:	b480      	push	{r7}
 8001dee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001df0:	e7fe      	b.n	8001df0 <MemManage_Handler+0x4>

08001df2 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001df2:	b480      	push	{r7}
 8001df4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001df6:	e7fe      	b.n	8001df6 <BusFault_Handler+0x4>

08001df8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001df8:	b480      	push	{r7}
 8001dfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001dfc:	e7fe      	b.n	8001dfc <UsageFault_Handler+0x4>

08001dfe <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001dfe:	b480      	push	{r7}
 8001e00:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001e02:	bf00      	nop
 8001e04:	46bd      	mov	sp, r7
 8001e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e0a:	4770      	bx	lr

08001e0c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001e0c:	b480      	push	{r7}
 8001e0e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001e10:	bf00      	nop
 8001e12:	46bd      	mov	sp, r7
 8001e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e18:	4770      	bx	lr

08001e1a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001e1a:	b480      	push	{r7}
 8001e1c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001e1e:	bf00      	nop
 8001e20:	46bd      	mov	sp, r7
 8001e22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e26:	4770      	bx	lr

08001e28 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001e28:	b480      	push	{r7}
 8001e2a:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001e2c:	bf00      	nop
 8001e2e:	46bd      	mov	sp, r7
 8001e30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e34:	4770      	bx	lr
	...

08001e38 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001e38:	b580      	push	{r7, lr}
 8001e3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001e3c:	4802      	ldr	r0, [pc, #8]	; (8001e48 <DMA1_Channel1_IRQHandler+0x10>)
 8001e3e:	f002 fe8e 	bl	8004b5e <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8001e42:	bf00      	nop
 8001e44:	bd80      	pop	{r7, pc}
 8001e46:	bf00      	nop
 8001e48:	20000274 	.word	0x20000274

08001e4c <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupt.
  */
void ADC1_2_IRQHandler(void)
{
 8001e4c:	b580      	push	{r7, lr}
 8001e4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8001e50:	4802      	ldr	r0, [pc, #8]	; (8001e5c <ADC1_2_IRQHandler+0x10>)
 8001e52:	f001 f9bf 	bl	80031d4 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 8001e56:	bf00      	nop
 8001e58:	bd80      	pop	{r7, pc}
 8001e5a:	bf00      	nop
 8001e5c:	20000208 	.word	0x20000208

08001e60 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8001e60:	b580      	push	{r7, lr}
 8001e62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8001e64:	4802      	ldr	r0, [pc, #8]	; (8001e70 <TIM4_IRQHandler+0x10>)
 8001e66:	f004 fde5 	bl	8006a34 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8001e6a:	bf00      	nop
 8001e6c:	bd80      	pop	{r7, pc}
 8001e6e:	bf00      	nop
 8001e70:	200004b0 	.word	0x200004b0

08001e74 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 8001e74:	b580      	push	{r7, lr}
 8001e76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001e78:	4802      	ldr	r0, [pc, #8]	; (8001e84 <USART2_IRQHandler+0x10>)
 8001e7a:	f006 f9f3 	bl	8008264 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001e7e:	bf00      	nop
 8001e80:	bd80      	pop	{r7, pc}
 8001e82:	bf00      	nop
 8001e84:	20000548 	.word	0x20000548

08001e88 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001e88:	b580      	push	{r7, lr}
 8001e8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(BUTTON_Pin);
 8001e8c:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8001e90:	f003 f968 	bl	8005164 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001e94:	bf00      	nop
 8001e96:	bd80      	pop	{r7, pc}

08001e98 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC3 channel underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8001e98:	b580      	push	{r7, lr}
 8001e9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001e9c:	4802      	ldr	r0, [pc, #8]	; (8001ea8 <TIM6_DAC_IRQHandler+0x10>)
 8001e9e:	f004 fdc9 	bl	8006a34 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8001ea2:	bf00      	nop
 8001ea4:	bd80      	pop	{r7, pc}
 8001ea6:	bf00      	nop
 8001ea8:	2000037c 	.word	0x2000037c

08001eac <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001eac:	b480      	push	{r7}
 8001eae:	af00      	add	r7, sp, #0
	return 1;
 8001eb0:	2301      	movs	r3, #1
}
 8001eb2:	4618      	mov	r0, r3
 8001eb4:	46bd      	mov	sp, r7
 8001eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eba:	4770      	bx	lr

08001ebc <_kill>:

int _kill(int pid, int sig)
{
 8001ebc:	b580      	push	{r7, lr}
 8001ebe:	b082      	sub	sp, #8
 8001ec0:	af00      	add	r7, sp, #0
 8001ec2:	6078      	str	r0, [r7, #4]
 8001ec4:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001ec6:	f008 f90b 	bl	800a0e0 <__errno>
 8001eca:	4603      	mov	r3, r0
 8001ecc:	2216      	movs	r2, #22
 8001ece:	601a      	str	r2, [r3, #0]
	return -1;
 8001ed0:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001ed4:	4618      	mov	r0, r3
 8001ed6:	3708      	adds	r7, #8
 8001ed8:	46bd      	mov	sp, r7
 8001eda:	bd80      	pop	{r7, pc}

08001edc <_exit>:

void _exit (int status)
{
 8001edc:	b580      	push	{r7, lr}
 8001ede:	b082      	sub	sp, #8
 8001ee0:	af00      	add	r7, sp, #0
 8001ee2:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001ee4:	f04f 31ff 	mov.w	r1, #4294967295
 8001ee8:	6878      	ldr	r0, [r7, #4]
 8001eea:	f7ff ffe7 	bl	8001ebc <_kill>
	while (1) {}		/* Make sure we hang here */
 8001eee:	e7fe      	b.n	8001eee <_exit+0x12>

08001ef0 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001ef0:	b580      	push	{r7, lr}
 8001ef2:	b086      	sub	sp, #24
 8001ef4:	af00      	add	r7, sp, #0
 8001ef6:	60f8      	str	r0, [r7, #12]
 8001ef8:	60b9      	str	r1, [r7, #8]
 8001efa:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001efc:	2300      	movs	r3, #0
 8001efe:	617b      	str	r3, [r7, #20]
 8001f00:	e00a      	b.n	8001f18 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001f02:	f3af 8000 	nop.w
 8001f06:	4601      	mov	r1, r0
 8001f08:	68bb      	ldr	r3, [r7, #8]
 8001f0a:	1c5a      	adds	r2, r3, #1
 8001f0c:	60ba      	str	r2, [r7, #8]
 8001f0e:	b2ca      	uxtb	r2, r1
 8001f10:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001f12:	697b      	ldr	r3, [r7, #20]
 8001f14:	3301      	adds	r3, #1
 8001f16:	617b      	str	r3, [r7, #20]
 8001f18:	697a      	ldr	r2, [r7, #20]
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	429a      	cmp	r2, r3
 8001f1e:	dbf0      	blt.n	8001f02 <_read+0x12>
	}

return len;
 8001f20:	687b      	ldr	r3, [r7, #4]
}
 8001f22:	4618      	mov	r0, r3
 8001f24:	3718      	adds	r7, #24
 8001f26:	46bd      	mov	sp, r7
 8001f28:	bd80      	pop	{r7, pc}

08001f2a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001f2a:	b580      	push	{r7, lr}
 8001f2c:	b086      	sub	sp, #24
 8001f2e:	af00      	add	r7, sp, #0
 8001f30:	60f8      	str	r0, [r7, #12]
 8001f32:	60b9      	str	r1, [r7, #8]
 8001f34:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001f36:	2300      	movs	r3, #0
 8001f38:	617b      	str	r3, [r7, #20]
 8001f3a:	e009      	b.n	8001f50 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001f3c:	68bb      	ldr	r3, [r7, #8]
 8001f3e:	1c5a      	adds	r2, r3, #1
 8001f40:	60ba      	str	r2, [r7, #8]
 8001f42:	781b      	ldrb	r3, [r3, #0]
 8001f44:	4618      	mov	r0, r3
 8001f46:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001f4a:	697b      	ldr	r3, [r7, #20]
 8001f4c:	3301      	adds	r3, #1
 8001f4e:	617b      	str	r3, [r7, #20]
 8001f50:	697a      	ldr	r2, [r7, #20]
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	429a      	cmp	r2, r3
 8001f56:	dbf1      	blt.n	8001f3c <_write+0x12>
	}
	return len;
 8001f58:	687b      	ldr	r3, [r7, #4]
}
 8001f5a:	4618      	mov	r0, r3
 8001f5c:	3718      	adds	r7, #24
 8001f5e:	46bd      	mov	sp, r7
 8001f60:	bd80      	pop	{r7, pc}

08001f62 <_close>:

int _close(int file)
{
 8001f62:	b480      	push	{r7}
 8001f64:	b083      	sub	sp, #12
 8001f66:	af00      	add	r7, sp, #0
 8001f68:	6078      	str	r0, [r7, #4]
	return -1;
 8001f6a:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001f6e:	4618      	mov	r0, r3
 8001f70:	370c      	adds	r7, #12
 8001f72:	46bd      	mov	sp, r7
 8001f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f78:	4770      	bx	lr

08001f7a <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001f7a:	b480      	push	{r7}
 8001f7c:	b083      	sub	sp, #12
 8001f7e:	af00      	add	r7, sp, #0
 8001f80:	6078      	str	r0, [r7, #4]
 8001f82:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001f84:	683b      	ldr	r3, [r7, #0]
 8001f86:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001f8a:	605a      	str	r2, [r3, #4]
	return 0;
 8001f8c:	2300      	movs	r3, #0
}
 8001f8e:	4618      	mov	r0, r3
 8001f90:	370c      	adds	r7, #12
 8001f92:	46bd      	mov	sp, r7
 8001f94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f98:	4770      	bx	lr

08001f9a <_isatty>:

int _isatty(int file)
{
 8001f9a:	b480      	push	{r7}
 8001f9c:	b083      	sub	sp, #12
 8001f9e:	af00      	add	r7, sp, #0
 8001fa0:	6078      	str	r0, [r7, #4]
	return 1;
 8001fa2:	2301      	movs	r3, #1
}
 8001fa4:	4618      	mov	r0, r3
 8001fa6:	370c      	adds	r7, #12
 8001fa8:	46bd      	mov	sp, r7
 8001faa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fae:	4770      	bx	lr

08001fb0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001fb0:	b480      	push	{r7}
 8001fb2:	b085      	sub	sp, #20
 8001fb4:	af00      	add	r7, sp, #0
 8001fb6:	60f8      	str	r0, [r7, #12]
 8001fb8:	60b9      	str	r1, [r7, #8]
 8001fba:	607a      	str	r2, [r7, #4]
	return 0;
 8001fbc:	2300      	movs	r3, #0
}
 8001fbe:	4618      	mov	r0, r3
 8001fc0:	3714      	adds	r7, #20
 8001fc2:	46bd      	mov	sp, r7
 8001fc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fc8:	4770      	bx	lr
	...

08001fcc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001fcc:	b580      	push	{r7, lr}
 8001fce:	b086      	sub	sp, #24
 8001fd0:	af00      	add	r7, sp, #0
 8001fd2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001fd4:	4a14      	ldr	r2, [pc, #80]	; (8002028 <_sbrk+0x5c>)
 8001fd6:	4b15      	ldr	r3, [pc, #84]	; (800202c <_sbrk+0x60>)
 8001fd8:	1ad3      	subs	r3, r2, r3
 8001fda:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001fdc:	697b      	ldr	r3, [r7, #20]
 8001fde:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001fe0:	4b13      	ldr	r3, [pc, #76]	; (8002030 <_sbrk+0x64>)
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	2b00      	cmp	r3, #0
 8001fe6:	d102      	bne.n	8001fee <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001fe8:	4b11      	ldr	r3, [pc, #68]	; (8002030 <_sbrk+0x64>)
 8001fea:	4a12      	ldr	r2, [pc, #72]	; (8002034 <_sbrk+0x68>)
 8001fec:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001fee:	4b10      	ldr	r3, [pc, #64]	; (8002030 <_sbrk+0x64>)
 8001ff0:	681a      	ldr	r2, [r3, #0]
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	4413      	add	r3, r2
 8001ff6:	693a      	ldr	r2, [r7, #16]
 8001ff8:	429a      	cmp	r2, r3
 8001ffa:	d207      	bcs.n	800200c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001ffc:	f008 f870 	bl	800a0e0 <__errno>
 8002000:	4603      	mov	r3, r0
 8002002:	220c      	movs	r2, #12
 8002004:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002006:	f04f 33ff 	mov.w	r3, #4294967295
 800200a:	e009      	b.n	8002020 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800200c:	4b08      	ldr	r3, [pc, #32]	; (8002030 <_sbrk+0x64>)
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002012:	4b07      	ldr	r3, [pc, #28]	; (8002030 <_sbrk+0x64>)
 8002014:	681a      	ldr	r2, [r3, #0]
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	4413      	add	r3, r2
 800201a:	4a05      	ldr	r2, [pc, #20]	; (8002030 <_sbrk+0x64>)
 800201c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800201e:	68fb      	ldr	r3, [r7, #12]
}
 8002020:	4618      	mov	r0, r3
 8002022:	3718      	adds	r7, #24
 8002024:	46bd      	mov	sp, r7
 8002026:	bd80      	pop	{r7, pc}
 8002028:	20020000 	.word	0x20020000
 800202c:	00000400 	.word	0x00000400
 8002030:	200003c8 	.word	0x200003c8
 8002034:	200005f0 	.word	0x200005f0

08002038 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8002038:	b480      	push	{r7}
 800203a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 800203c:	4b06      	ldr	r3, [pc, #24]	; (8002058 <SystemInit+0x20>)
 800203e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002042:	4a05      	ldr	r2, [pc, #20]	; (8002058 <SystemInit+0x20>)
 8002044:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002048:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800204c:	bf00      	nop
 800204e:	46bd      	mov	sp, r7
 8002050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002054:	4770      	bx	lr
 8002056:	bf00      	nop
 8002058:	e000ed00 	.word	0xe000ed00

0800205c <MX_TIM1_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim4;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 800205c:	b580      	push	{r7, lr}
 800205e:	b09c      	sub	sp, #112	; 0x70
 8002060:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002062:	f107 0360 	add.w	r3, r7, #96	; 0x60
 8002066:	2200      	movs	r2, #0
 8002068:	601a      	str	r2, [r3, #0]
 800206a:	605a      	str	r2, [r3, #4]
 800206c:	609a      	str	r2, [r3, #8]
 800206e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002070:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8002074:	2200      	movs	r2, #0
 8002076:	601a      	str	r2, [r3, #0]
 8002078:	605a      	str	r2, [r3, #4]
 800207a:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800207c:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8002080:	2200      	movs	r2, #0
 8002082:	601a      	str	r2, [r3, #0]
 8002084:	605a      	str	r2, [r3, #4]
 8002086:	609a      	str	r2, [r3, #8]
 8002088:	60da      	str	r2, [r3, #12]
 800208a:	611a      	str	r2, [r3, #16]
 800208c:	615a      	str	r2, [r3, #20]
 800208e:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8002090:	1d3b      	adds	r3, r7, #4
 8002092:	2234      	movs	r2, #52	; 0x34
 8002094:	2100      	movs	r1, #0
 8002096:	4618      	mov	r0, r3
 8002098:	f008 f84c 	bl	800a134 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800209c:	4b4c      	ldr	r3, [pc, #304]	; (80021d0 <MX_TIM1_Init+0x174>)
 800209e:	4a4d      	ldr	r2, [pc, #308]	; (80021d4 <MX_TIM1_Init+0x178>)
 80020a0:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 80020a2:	4b4b      	ldr	r3, [pc, #300]	; (80021d0 <MX_TIM1_Init+0x174>)
 80020a4:	2200      	movs	r2, #0
 80020a6:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED1;
 80020a8:	4b49      	ldr	r3, [pc, #292]	; (80021d0 <MX_TIM1_Init+0x174>)
 80020aa:	2220      	movs	r2, #32
 80020ac:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 5313;
 80020ae:	4b48      	ldr	r3, [pc, #288]	; (80021d0 <MX_TIM1_Init+0x174>)
 80020b0:	f241 42c1 	movw	r2, #5313	; 0x14c1
 80020b4:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80020b6:	4b46      	ldr	r3, [pc, #280]	; (80021d0 <MX_TIM1_Init+0x174>)
 80020b8:	2200      	movs	r2, #0
 80020ba:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80020bc:	4b44      	ldr	r3, [pc, #272]	; (80021d0 <MX_TIM1_Init+0x174>)
 80020be:	2200      	movs	r2, #0
 80020c0:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80020c2:	4b43      	ldr	r3, [pc, #268]	; (80021d0 <MX_TIM1_Init+0x174>)
 80020c4:	2280      	movs	r2, #128	; 0x80
 80020c6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80020c8:	4841      	ldr	r0, [pc, #260]	; (80021d0 <MX_TIM1_Init+0x174>)
 80020ca:	f004 f8cb 	bl	8006264 <HAL_TIM_Base_Init>
 80020ce:	4603      	mov	r3, r0
 80020d0:	2b00      	cmp	r3, #0
 80020d2:	d001      	beq.n	80020d8 <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 80020d4:	f7ff fb28 	bl	8001728 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80020d8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80020dc:	663b      	str	r3, [r7, #96]	; 0x60
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80020de:	f107 0360 	add.w	r3, r7, #96	; 0x60
 80020e2:	4619      	mov	r1, r3
 80020e4:	483a      	ldr	r0, [pc, #232]	; (80021d0 <MX_TIM1_Init+0x174>)
 80020e6:	f004 ff39 	bl	8006f5c <HAL_TIM_ConfigClockSource>
 80020ea:	4603      	mov	r3, r0
 80020ec:	2b00      	cmp	r3, #0
 80020ee:	d001      	beq.n	80020f4 <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 80020f0:	f7ff fb1a 	bl	8001728 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80020f4:	4836      	ldr	r0, [pc, #216]	; (80021d0 <MX_TIM1_Init+0x174>)
 80020f6:	f004 f9f5 	bl	80064e4 <HAL_TIM_PWM_Init>
 80020fa:	4603      	mov	r3, r0
 80020fc:	2b00      	cmp	r3, #0
 80020fe:	d001      	beq.n	8002104 <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 8002100:	f7ff fb12 	bl	8001728 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8002104:	2320      	movs	r3, #32
 8002106:	657b      	str	r3, [r7, #84]	; 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8002108:	2300      	movs	r3, #0
 800210a:	65bb      	str	r3, [r7, #88]	; 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800210c:	2300      	movs	r3, #0
 800210e:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002110:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8002114:	4619      	mov	r1, r3
 8002116:	482e      	ldr	r0, [pc, #184]	; (80021d0 <MX_TIM1_Init+0x174>)
 8002118:	f005 fdb4 	bl	8007c84 <HAL_TIMEx_MasterConfigSynchronization>
 800211c:	4603      	mov	r3, r0
 800211e:	2b00      	cmp	r3, #0
 8002120:	d001      	beq.n	8002126 <MX_TIM1_Init+0xca>
  {
    Error_Handler();
 8002122:	f7ff fb01 	bl	8001728 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002126:	2360      	movs	r3, #96	; 0x60
 8002128:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.Pulse = 2656;
 800212a:	f44f 6326 	mov.w	r3, #2656	; 0xa60
 800212e:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002130:	2300      	movs	r3, #0
 8002132:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8002134:	2300      	movs	r3, #0
 8002136:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002138:	2300      	movs	r3, #0
 800213a:	64bb      	str	r3, [r7, #72]	; 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800213c:	2300      	movs	r3, #0
 800213e:	64fb      	str	r3, [r7, #76]	; 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8002140:	2300      	movs	r3, #0
 8002142:	653b      	str	r3, [r7, #80]	; 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002144:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8002148:	2200      	movs	r2, #0
 800214a:	4619      	mov	r1, r3
 800214c:	4820      	ldr	r0, [pc, #128]	; (80021d0 <MX_TIM1_Init+0x174>)
 800214e:	f004 fdf1 	bl	8006d34 <HAL_TIM_PWM_ConfigChannel>
 8002152:	4603      	mov	r3, r0
 8002154:	2b00      	cmp	r3, #0
 8002156:	d001      	beq.n	800215c <MX_TIM1_Init+0x100>
  {
    Error_Handler();
 8002158:	f7ff fae6 	bl	8001728 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800215c:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8002160:	2204      	movs	r2, #4
 8002162:	4619      	mov	r1, r3
 8002164:	481a      	ldr	r0, [pc, #104]	; (80021d0 <MX_TIM1_Init+0x174>)
 8002166:	f004 fde5 	bl	8006d34 <HAL_TIM_PWM_ConfigChannel>
 800216a:	4603      	mov	r3, r0
 800216c:	2b00      	cmp	r3, #0
 800216e:	d001      	beq.n	8002174 <MX_TIM1_Init+0x118>
  {
    Error_Handler();
 8002170:	f7ff fada 	bl	8001728 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8002174:	2300      	movs	r3, #0
 8002176:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8002178:	2300      	movs	r3, #0
 800217a:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800217c:	2300      	movs	r3, #0
 800217e:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 205;
 8002180:	23cd      	movs	r3, #205	; 0xcd
 8002182:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8002184:	2300      	movs	r3, #0
 8002186:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8002188:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800218c:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 800218e:	2300      	movs	r3, #0
 8002190:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8002192:	2300      	movs	r3, #0
 8002194:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8002196:	2300      	movs	r3, #0
 8002198:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 800219a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800219e:	62bb      	str	r3, [r7, #40]	; 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 80021a0:	2300      	movs	r3, #0
 80021a2:	62fb      	str	r3, [r7, #44]	; 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 80021a4:	2300      	movs	r3, #0
 80021a6:	633b      	str	r3, [r7, #48]	; 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80021a8:	2300      	movs	r3, #0
 80021aa:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80021ac:	1d3b      	adds	r3, r7, #4
 80021ae:	4619      	mov	r1, r3
 80021b0:	4807      	ldr	r0, [pc, #28]	; (80021d0 <MX_TIM1_Init+0x174>)
 80021b2:	f005 fdfd 	bl	8007db0 <HAL_TIMEx_ConfigBreakDeadTime>
 80021b6:	4603      	mov	r3, r0
 80021b8:	2b00      	cmp	r3, #0
 80021ba:	d001      	beq.n	80021c0 <MX_TIM1_Init+0x164>
  {
    Error_Handler();
 80021bc:	f7ff fab4 	bl	8001728 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80021c0:	4803      	ldr	r0, [pc, #12]	; (80021d0 <MX_TIM1_Init+0x174>)
 80021c2:	f000 f98b 	bl	80024dc <HAL_TIM_MspPostInit>

}
 80021c6:	bf00      	nop
 80021c8:	3770      	adds	r7, #112	; 0x70
 80021ca:	46bd      	mov	sp, r7
 80021cc:	bd80      	pop	{r7, pc}
 80021ce:	bf00      	nop
 80021d0:	200003cc 	.word	0x200003cc
 80021d4:	40012c00 	.word	0x40012c00

080021d8 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80021d8:	b580      	push	{r7, lr}
 80021da:	b088      	sub	sp, #32
 80021dc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80021de:	f107 0310 	add.w	r3, r7, #16
 80021e2:	2200      	movs	r2, #0
 80021e4:	601a      	str	r2, [r3, #0]
 80021e6:	605a      	str	r2, [r3, #4]
 80021e8:	609a      	str	r2, [r3, #8]
 80021ea:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80021ec:	1d3b      	adds	r3, r7, #4
 80021ee:	2200      	movs	r2, #0
 80021f0:	601a      	str	r2, [r3, #0]
 80021f2:	605a      	str	r2, [r3, #4]
 80021f4:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80021f6:	4b1e      	ldr	r3, [pc, #120]	; (8002270 <MX_TIM2_Init+0x98>)
 80021f8:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80021fc:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80021fe:	4b1c      	ldr	r3, [pc, #112]	; (8002270 <MX_TIM2_Init+0x98>)
 8002200:	2200      	movs	r2, #0
 8002202:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002204:	4b1a      	ldr	r3, [pc, #104]	; (8002270 <MX_TIM2_Init+0x98>)
 8002206:	2200      	movs	r2, #0
 8002208:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1062;
 800220a:	4b19      	ldr	r3, [pc, #100]	; (8002270 <MX_TIM2_Init+0x98>)
 800220c:	f240 4226 	movw	r2, #1062	; 0x426
 8002210:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002212:	4b17      	ldr	r3, [pc, #92]	; (8002270 <MX_TIM2_Init+0x98>)
 8002214:	2200      	movs	r2, #0
 8002216:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002218:	4b15      	ldr	r3, [pc, #84]	; (8002270 <MX_TIM2_Init+0x98>)
 800221a:	2200      	movs	r2, #0
 800221c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800221e:	4814      	ldr	r0, [pc, #80]	; (8002270 <MX_TIM2_Init+0x98>)
 8002220:	f004 f820 	bl	8006264 <HAL_TIM_Base_Init>
 8002224:	4603      	mov	r3, r0
 8002226:	2b00      	cmp	r3, #0
 8002228:	d001      	beq.n	800222e <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 800222a:	f7ff fa7d 	bl	8001728 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800222e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002232:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002234:	f107 0310 	add.w	r3, r7, #16
 8002238:	4619      	mov	r1, r3
 800223a:	480d      	ldr	r0, [pc, #52]	; (8002270 <MX_TIM2_Init+0x98>)
 800223c:	f004 fe8e 	bl	8006f5c <HAL_TIM_ConfigClockSource>
 8002240:	4603      	mov	r3, r0
 8002242:	2b00      	cmp	r3, #0
 8002244:	d001      	beq.n	800224a <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8002246:	f7ff fa6f 	bl	8001728 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 800224a:	2320      	movs	r3, #32
 800224c:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800224e:	2300      	movs	r3, #0
 8002250:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002252:	1d3b      	adds	r3, r7, #4
 8002254:	4619      	mov	r1, r3
 8002256:	4806      	ldr	r0, [pc, #24]	; (8002270 <MX_TIM2_Init+0x98>)
 8002258:	f005 fd14 	bl	8007c84 <HAL_TIMEx_MasterConfigSynchronization>
 800225c:	4603      	mov	r3, r0
 800225e:	2b00      	cmp	r3, #0
 8002260:	d001      	beq.n	8002266 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8002262:	f7ff fa61 	bl	8001728 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8002266:	bf00      	nop
 8002268:	3720      	adds	r7, #32
 800226a:	46bd      	mov	sp, r7
 800226c:	bd80      	pop	{r7, pc}
 800226e:	bf00      	nop
 8002270:	20000418 	.word	0x20000418

08002274 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8002274:	b580      	push	{r7, lr}
 8002276:	b08c      	sub	sp, #48	; 0x30
 8002278:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800227a:	f107 030c 	add.w	r3, r7, #12
 800227e:	2224      	movs	r2, #36	; 0x24
 8002280:	2100      	movs	r1, #0
 8002282:	4618      	mov	r0, r3
 8002284:	f007 ff56 	bl	800a134 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002288:	463b      	mov	r3, r7
 800228a:	2200      	movs	r2, #0
 800228c:	601a      	str	r2, [r3, #0]
 800228e:	605a      	str	r2, [r3, #4]
 8002290:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002292:	4b21      	ldr	r3, [pc, #132]	; (8002318 <MX_TIM3_Init+0xa4>)
 8002294:	4a21      	ldr	r2, [pc, #132]	; (800231c <MX_TIM3_Init+0xa8>)
 8002296:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8002298:	4b1f      	ldr	r3, [pc, #124]	; (8002318 <MX_TIM3_Init+0xa4>)
 800229a:	2200      	movs	r2, #0
 800229c:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800229e:	4b1e      	ldr	r3, [pc, #120]	; (8002318 <MX_TIM3_Init+0xa4>)
 80022a0:	2200      	movs	r2, #0
 80022a2:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 80022a4:	4b1c      	ldr	r3, [pc, #112]	; (8002318 <MX_TIM3_Init+0xa4>)
 80022a6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80022aa:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80022ac:	4b1a      	ldr	r3, [pc, #104]	; (8002318 <MX_TIM3_Init+0xa4>)
 80022ae:	2200      	movs	r2, #0
 80022b0:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80022b2:	4b19      	ldr	r3, [pc, #100]	; (8002318 <MX_TIM3_Init+0xa4>)
 80022b4:	2200      	movs	r2, #0
 80022b6:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80022b8:	2303      	movs	r3, #3
 80022ba:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80022bc:	2300      	movs	r3, #0
 80022be:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80022c0:	2301      	movs	r3, #1
 80022c2:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80022c4:	2300      	movs	r3, #0
 80022c6:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80022c8:	2300      	movs	r3, #0
 80022ca:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80022cc:	2300      	movs	r3, #0
 80022ce:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80022d0:	2301      	movs	r3, #1
 80022d2:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80022d4:	2300      	movs	r3, #0
 80022d6:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 80022d8:	2300      	movs	r3, #0
 80022da:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 80022dc:	f107 030c 	add.w	r3, r7, #12
 80022e0:	4619      	mov	r1, r3
 80022e2:	480d      	ldr	r0, [pc, #52]	; (8002318 <MX_TIM3_Init+0xa4>)
 80022e4:	f004 fa72 	bl	80067cc <HAL_TIM_Encoder_Init>
 80022e8:	4603      	mov	r3, r0
 80022ea:	2b00      	cmp	r3, #0
 80022ec:	d001      	beq.n	80022f2 <MX_TIM3_Init+0x7e>
  {
    Error_Handler();
 80022ee:	f7ff fa1b 	bl	8001728 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80022f2:	2300      	movs	r3, #0
 80022f4:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80022f6:	2300      	movs	r3, #0
 80022f8:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80022fa:	463b      	mov	r3, r7
 80022fc:	4619      	mov	r1, r3
 80022fe:	4806      	ldr	r0, [pc, #24]	; (8002318 <MX_TIM3_Init+0xa4>)
 8002300:	f005 fcc0 	bl	8007c84 <HAL_TIMEx_MasterConfigSynchronization>
 8002304:	4603      	mov	r3, r0
 8002306:	2b00      	cmp	r3, #0
 8002308:	d001      	beq.n	800230e <MX_TIM3_Init+0x9a>
  {
    Error_Handler();
 800230a:	f7ff fa0d 	bl	8001728 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 800230e:	bf00      	nop
 8002310:	3730      	adds	r7, #48	; 0x30
 8002312:	46bd      	mov	sp, r7
 8002314:	bd80      	pop	{r7, pc}
 8002316:	bf00      	nop
 8002318:	20000464 	.word	0x20000464
 800231c:	40000400 	.word	0x40000400

08002320 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8002320:	b580      	push	{r7, lr}
 8002322:	b088      	sub	sp, #32
 8002324:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002326:	f107 0310 	add.w	r3, r7, #16
 800232a:	2200      	movs	r2, #0
 800232c:	601a      	str	r2, [r3, #0]
 800232e:	605a      	str	r2, [r3, #4]
 8002330:	609a      	str	r2, [r3, #8]
 8002332:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002334:	1d3b      	adds	r3, r7, #4
 8002336:	2200      	movs	r2, #0
 8002338:	601a      	str	r2, [r3, #0]
 800233a:	605a      	str	r2, [r3, #4]
 800233c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 800233e:	4b1e      	ldr	r3, [pc, #120]	; (80023b8 <MX_TIM4_Init+0x98>)
 8002340:	4a1e      	ldr	r2, [pc, #120]	; (80023bc <MX_TIM4_Init+0x9c>)
 8002342:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 1700-1;
 8002344:	4b1c      	ldr	r3, [pc, #112]	; (80023b8 <MX_TIM4_Init+0x98>)
 8002346:	f240 62a3 	movw	r2, #1699	; 0x6a3
 800234a:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800234c:	4b1a      	ldr	r3, [pc, #104]	; (80023b8 <MX_TIM4_Init+0x98>)
 800234e:	2200      	movs	r2, #0
 8002350:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 9999;
 8002352:	4b19      	ldr	r3, [pc, #100]	; (80023b8 <MX_TIM4_Init+0x98>)
 8002354:	f242 720f 	movw	r2, #9999	; 0x270f
 8002358:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800235a:	4b17      	ldr	r3, [pc, #92]	; (80023b8 <MX_TIM4_Init+0x98>)
 800235c:	2200      	movs	r2, #0
 800235e:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002360:	4b15      	ldr	r3, [pc, #84]	; (80023b8 <MX_TIM4_Init+0x98>)
 8002362:	2200      	movs	r2, #0
 8002364:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8002366:	4814      	ldr	r0, [pc, #80]	; (80023b8 <MX_TIM4_Init+0x98>)
 8002368:	f003 ff7c 	bl	8006264 <HAL_TIM_Base_Init>
 800236c:	4603      	mov	r3, r0
 800236e:	2b00      	cmp	r3, #0
 8002370:	d001      	beq.n	8002376 <MX_TIM4_Init+0x56>
  {
    Error_Handler();
 8002372:	f7ff f9d9 	bl	8001728 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002376:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800237a:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 800237c:	f107 0310 	add.w	r3, r7, #16
 8002380:	4619      	mov	r1, r3
 8002382:	480d      	ldr	r0, [pc, #52]	; (80023b8 <MX_TIM4_Init+0x98>)
 8002384:	f004 fdea 	bl	8006f5c <HAL_TIM_ConfigClockSource>
 8002388:	4603      	mov	r3, r0
 800238a:	2b00      	cmp	r3, #0
 800238c:	d001      	beq.n	8002392 <MX_TIM4_Init+0x72>
  {
    Error_Handler();
 800238e:	f7ff f9cb 	bl	8001728 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002392:	2300      	movs	r3, #0
 8002394:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002396:	2300      	movs	r3, #0
 8002398:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800239a:	1d3b      	adds	r3, r7, #4
 800239c:	4619      	mov	r1, r3
 800239e:	4806      	ldr	r0, [pc, #24]	; (80023b8 <MX_TIM4_Init+0x98>)
 80023a0:	f005 fc70 	bl	8007c84 <HAL_TIMEx_MasterConfigSynchronization>
 80023a4:	4603      	mov	r3, r0
 80023a6:	2b00      	cmp	r3, #0
 80023a8:	d001      	beq.n	80023ae <MX_TIM4_Init+0x8e>
  {
    Error_Handler();
 80023aa:	f7ff f9bd 	bl	8001728 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 80023ae:	bf00      	nop
 80023b0:	3720      	adds	r7, #32
 80023b2:	46bd      	mov	sp, r7
 80023b4:	bd80      	pop	{r7, pc}
 80023b6:	bf00      	nop
 80023b8:	200004b0 	.word	0x200004b0
 80023bc:	40000800 	.word	0x40000800

080023c0 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80023c0:	b580      	push	{r7, lr}
 80023c2:	b086      	sub	sp, #24
 80023c4:	af00      	add	r7, sp, #0
 80023c6:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	4a1f      	ldr	r2, [pc, #124]	; (800244c <HAL_TIM_Base_MspInit+0x8c>)
 80023ce:	4293      	cmp	r3, r2
 80023d0:	d10c      	bne.n	80023ec <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80023d2:	4b1f      	ldr	r3, [pc, #124]	; (8002450 <HAL_TIM_Base_MspInit+0x90>)
 80023d4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80023d6:	4a1e      	ldr	r2, [pc, #120]	; (8002450 <HAL_TIM_Base_MspInit+0x90>)
 80023d8:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80023dc:	6613      	str	r3, [r2, #96]	; 0x60
 80023de:	4b1c      	ldr	r3, [pc, #112]	; (8002450 <HAL_TIM_Base_MspInit+0x90>)
 80023e0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80023e2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80023e6:	617b      	str	r3, [r7, #20]
 80023e8:	697b      	ldr	r3, [r7, #20]
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 80023ea:	e02a      	b.n	8002442 <HAL_TIM_Base_MspInit+0x82>
  else if(tim_baseHandle->Instance==TIM2)
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80023f4:	d10c      	bne.n	8002410 <HAL_TIM_Base_MspInit+0x50>
    __HAL_RCC_TIM2_CLK_ENABLE();
 80023f6:	4b16      	ldr	r3, [pc, #88]	; (8002450 <HAL_TIM_Base_MspInit+0x90>)
 80023f8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80023fa:	4a15      	ldr	r2, [pc, #84]	; (8002450 <HAL_TIM_Base_MspInit+0x90>)
 80023fc:	f043 0301 	orr.w	r3, r3, #1
 8002400:	6593      	str	r3, [r2, #88]	; 0x58
 8002402:	4b13      	ldr	r3, [pc, #76]	; (8002450 <HAL_TIM_Base_MspInit+0x90>)
 8002404:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002406:	f003 0301 	and.w	r3, r3, #1
 800240a:	613b      	str	r3, [r7, #16]
 800240c:	693b      	ldr	r3, [r7, #16]
}
 800240e:	e018      	b.n	8002442 <HAL_TIM_Base_MspInit+0x82>
  else if(tim_baseHandle->Instance==TIM4)
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	4a0f      	ldr	r2, [pc, #60]	; (8002454 <HAL_TIM_Base_MspInit+0x94>)
 8002416:	4293      	cmp	r3, r2
 8002418:	d113      	bne.n	8002442 <HAL_TIM_Base_MspInit+0x82>
    __HAL_RCC_TIM4_CLK_ENABLE();
 800241a:	4b0d      	ldr	r3, [pc, #52]	; (8002450 <HAL_TIM_Base_MspInit+0x90>)
 800241c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800241e:	4a0c      	ldr	r2, [pc, #48]	; (8002450 <HAL_TIM_Base_MspInit+0x90>)
 8002420:	f043 0304 	orr.w	r3, r3, #4
 8002424:	6593      	str	r3, [r2, #88]	; 0x58
 8002426:	4b0a      	ldr	r3, [pc, #40]	; (8002450 <HAL_TIM_Base_MspInit+0x90>)
 8002428:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800242a:	f003 0304 	and.w	r3, r3, #4
 800242e:	60fb      	str	r3, [r7, #12]
 8002430:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8002432:	2200      	movs	r2, #0
 8002434:	2100      	movs	r1, #0
 8002436:	201e      	movs	r0, #30
 8002438:	f002 f986 	bl	8004748 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 800243c:	201e      	movs	r0, #30
 800243e:	f002 f99d 	bl	800477c <HAL_NVIC_EnableIRQ>
}
 8002442:	bf00      	nop
 8002444:	3718      	adds	r7, #24
 8002446:	46bd      	mov	sp, r7
 8002448:	bd80      	pop	{r7, pc}
 800244a:	bf00      	nop
 800244c:	40012c00 	.word	0x40012c00
 8002450:	40021000 	.word	0x40021000
 8002454:	40000800 	.word	0x40000800

08002458 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8002458:	b580      	push	{r7, lr}
 800245a:	b08a      	sub	sp, #40	; 0x28
 800245c:	af00      	add	r7, sp, #0
 800245e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002460:	f107 0314 	add.w	r3, r7, #20
 8002464:	2200      	movs	r2, #0
 8002466:	601a      	str	r2, [r3, #0]
 8002468:	605a      	str	r2, [r3, #4]
 800246a:	609a      	str	r2, [r3, #8]
 800246c:	60da      	str	r2, [r3, #12]
 800246e:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM3)
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	4a17      	ldr	r2, [pc, #92]	; (80024d4 <HAL_TIM_Encoder_MspInit+0x7c>)
 8002476:	4293      	cmp	r3, r2
 8002478:	d128      	bne.n	80024cc <HAL_TIM_Encoder_MspInit+0x74>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800247a:	4b17      	ldr	r3, [pc, #92]	; (80024d8 <HAL_TIM_Encoder_MspInit+0x80>)
 800247c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800247e:	4a16      	ldr	r2, [pc, #88]	; (80024d8 <HAL_TIM_Encoder_MspInit+0x80>)
 8002480:	f043 0302 	orr.w	r3, r3, #2
 8002484:	6593      	str	r3, [r2, #88]	; 0x58
 8002486:	4b14      	ldr	r3, [pc, #80]	; (80024d8 <HAL_TIM_Encoder_MspInit+0x80>)
 8002488:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800248a:	f003 0302 	and.w	r3, r3, #2
 800248e:	613b      	str	r3, [r7, #16]
 8002490:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002492:	4b11      	ldr	r3, [pc, #68]	; (80024d8 <HAL_TIM_Encoder_MspInit+0x80>)
 8002494:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002496:	4a10      	ldr	r2, [pc, #64]	; (80024d8 <HAL_TIM_Encoder_MspInit+0x80>)
 8002498:	f043 0301 	orr.w	r3, r3, #1
 800249c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800249e:	4b0e      	ldr	r3, [pc, #56]	; (80024d8 <HAL_TIM_Encoder_MspInit+0x80>)
 80024a0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80024a2:	f003 0301 	and.w	r3, r3, #1
 80024a6:	60fb      	str	r3, [r7, #12]
 80024a8:	68fb      	ldr	r3, [r7, #12]
    /**TIM3 GPIO Configuration
    PA4     ------> TIM3_CH2
    PA6     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_6;
 80024aa:	2350      	movs	r3, #80	; 0x50
 80024ac:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024ae:	2302      	movs	r3, #2
 80024b0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024b2:	2300      	movs	r3, #0
 80024b4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80024b6:	2300      	movs	r3, #0
 80024b8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80024ba:	2302      	movs	r3, #2
 80024bc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80024be:	f107 0314 	add.w	r3, r7, #20
 80024c2:	4619      	mov	r1, r3
 80024c4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80024c8:	f002 fc98 	bl	8004dfc <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 80024cc:	bf00      	nop
 80024ce:	3728      	adds	r7, #40	; 0x28
 80024d0:	46bd      	mov	sp, r7
 80024d2:	bd80      	pop	{r7, pc}
 80024d4:	40000400 	.word	0x40000400
 80024d8:	40021000 	.word	0x40021000

080024dc <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80024dc:	b580      	push	{r7, lr}
 80024de:	b088      	sub	sp, #32
 80024e0:	af00      	add	r7, sp, #0
 80024e2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80024e4:	f107 030c 	add.w	r3, r7, #12
 80024e8:	2200      	movs	r2, #0
 80024ea:	601a      	str	r2, [r3, #0]
 80024ec:	605a      	str	r2, [r3, #4]
 80024ee:	609a      	str	r2, [r3, #8]
 80024f0:	60da      	str	r2, [r3, #12]
 80024f2:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	4a12      	ldr	r2, [pc, #72]	; (8002544 <HAL_TIM_MspPostInit+0x68>)
 80024fa:	4293      	cmp	r3, r2
 80024fc:	d11d      	bne.n	800253a <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80024fe:	4b12      	ldr	r3, [pc, #72]	; (8002548 <HAL_TIM_MspPostInit+0x6c>)
 8002500:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002502:	4a11      	ldr	r2, [pc, #68]	; (8002548 <HAL_TIM_MspPostInit+0x6c>)
 8002504:	f043 0301 	orr.w	r3, r3, #1
 8002508:	64d3      	str	r3, [r2, #76]	; 0x4c
 800250a:	4b0f      	ldr	r3, [pc, #60]	; (8002548 <HAL_TIM_MspPostInit+0x6c>)
 800250c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800250e:	f003 0301 	and.w	r3, r3, #1
 8002512:	60bb      	str	r3, [r7, #8]
 8002514:	68bb      	ldr	r3, [r7, #8]
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA11     ------> TIM1_CH1N
    PA12     ------> TIM1_CH2N
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_11|GPIO_PIN_12;
 8002516:	f44f 53d8 	mov.w	r3, #6912	; 0x1b00
 800251a:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800251c:	2302      	movs	r3, #2
 800251e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002520:	2300      	movs	r3, #0
 8002522:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002524:	2300      	movs	r3, #0
 8002526:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8002528:	2306      	movs	r3, #6
 800252a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800252c:	f107 030c 	add.w	r3, r7, #12
 8002530:	4619      	mov	r1, r3
 8002532:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002536:	f002 fc61 	bl	8004dfc <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 800253a:	bf00      	nop
 800253c:	3720      	adds	r7, #32
 800253e:	46bd      	mov	sp, r7
 8002540:	bd80      	pop	{r7, pc}
 8002542:	bf00      	nop
 8002544:	40012c00 	.word	0x40012c00
 8002548:	40021000 	.word	0x40021000

0800254c <HAL_UART_RxCpltCallback>:

/**
  * @brief  Function called at each new character received
  * @retval None
  */
void HAL_UART_RxCpltCallback (UART_HandleTypeDef * huart){
 800254c:	b580      	push	{r7, lr}
 800254e:	b082      	sub	sp, #8
 8002550:	af00      	add	r7, sp, #0
 8002552:	6078      	str	r0, [r7, #4]
	uartRxReceived = 1;
 8002554:	4b05      	ldr	r3, [pc, #20]	; (800256c <HAL_UART_RxCpltCallback+0x20>)
 8002556:	2201      	movs	r2, #1
 8002558:	701a      	strb	r2, [r3, #0]
	HAL_UART_Receive_IT(&huart2, uartRxBuffer, UART_RX_BUFFER_SIZE);
 800255a:	2201      	movs	r2, #1
 800255c:	4904      	ldr	r1, [pc, #16]	; (8002570 <HAL_UART_RxCpltCallback+0x24>)
 800255e:	4805      	ldr	r0, [pc, #20]	; (8002574 <HAL_UART_RxCpltCallback+0x28>)
 8002560:	f005 fe2a 	bl	80081b8 <HAL_UART_Receive_IT>
}
 8002564:	bf00      	nop
 8002566:	3708      	adds	r7, #8
 8002568:	46bd      	mov	sp, r7
 800256a:	bd80      	pop	{r7, pc}
 800256c:	200004fc 	.word	0x200004fc
 8002570:	20000500 	.word	0x20000500
 8002574:	20000548 	.word	0x20000548

08002578 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8002578:	b580      	push	{r7, lr}
 800257a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800257c:	4b22      	ldr	r3, [pc, #136]	; (8002608 <MX_USART2_UART_Init+0x90>)
 800257e:	4a23      	ldr	r2, [pc, #140]	; (800260c <MX_USART2_UART_Init+0x94>)
 8002580:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8002582:	4b21      	ldr	r3, [pc, #132]	; (8002608 <MX_USART2_UART_Init+0x90>)
 8002584:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002588:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800258a:	4b1f      	ldr	r3, [pc, #124]	; (8002608 <MX_USART2_UART_Init+0x90>)
 800258c:	2200      	movs	r2, #0
 800258e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002590:	4b1d      	ldr	r3, [pc, #116]	; (8002608 <MX_USART2_UART_Init+0x90>)
 8002592:	2200      	movs	r2, #0
 8002594:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002596:	4b1c      	ldr	r3, [pc, #112]	; (8002608 <MX_USART2_UART_Init+0x90>)
 8002598:	2200      	movs	r2, #0
 800259a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800259c:	4b1a      	ldr	r3, [pc, #104]	; (8002608 <MX_USART2_UART_Init+0x90>)
 800259e:	220c      	movs	r2, #12
 80025a0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80025a2:	4b19      	ldr	r3, [pc, #100]	; (8002608 <MX_USART2_UART_Init+0x90>)
 80025a4:	2200      	movs	r2, #0
 80025a6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80025a8:	4b17      	ldr	r3, [pc, #92]	; (8002608 <MX_USART2_UART_Init+0x90>)
 80025aa:	2200      	movs	r2, #0
 80025ac:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80025ae:	4b16      	ldr	r3, [pc, #88]	; (8002608 <MX_USART2_UART_Init+0x90>)
 80025b0:	2200      	movs	r2, #0
 80025b2:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80025b4:	4b14      	ldr	r3, [pc, #80]	; (8002608 <MX_USART2_UART_Init+0x90>)
 80025b6:	2200      	movs	r2, #0
 80025b8:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80025ba:	4b13      	ldr	r3, [pc, #76]	; (8002608 <MX_USART2_UART_Init+0x90>)
 80025bc:	2200      	movs	r2, #0
 80025be:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80025c0:	4811      	ldr	r0, [pc, #68]	; (8002608 <MX_USART2_UART_Init+0x90>)
 80025c2:	f005 fd12 	bl	8007fea <HAL_UART_Init>
 80025c6:	4603      	mov	r3, r0
 80025c8:	2b00      	cmp	r3, #0
 80025ca:	d001      	beq.n	80025d0 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 80025cc:	f7ff f8ac 	bl	8001728 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80025d0:	2100      	movs	r1, #0
 80025d2:	480d      	ldr	r0, [pc, #52]	; (8002608 <MX_USART2_UART_Init+0x90>)
 80025d4:	f007 fcb5 	bl	8009f42 <HAL_UARTEx_SetTxFifoThreshold>
 80025d8:	4603      	mov	r3, r0
 80025da:	2b00      	cmp	r3, #0
 80025dc:	d001      	beq.n	80025e2 <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 80025de:	f7ff f8a3 	bl	8001728 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80025e2:	2100      	movs	r1, #0
 80025e4:	4808      	ldr	r0, [pc, #32]	; (8002608 <MX_USART2_UART_Init+0x90>)
 80025e6:	f007 fcea 	bl	8009fbe <HAL_UARTEx_SetRxFifoThreshold>
 80025ea:	4603      	mov	r3, r0
 80025ec:	2b00      	cmp	r3, #0
 80025ee:	d001      	beq.n	80025f4 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 80025f0:	f7ff f89a 	bl	8001728 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 80025f4:	4804      	ldr	r0, [pc, #16]	; (8002608 <MX_USART2_UART_Init+0x90>)
 80025f6:	f007 fc6b 	bl	8009ed0 <HAL_UARTEx_DisableFifoMode>
 80025fa:	4603      	mov	r3, r0
 80025fc:	2b00      	cmp	r3, #0
 80025fe:	d001      	beq.n	8002604 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8002600:	f7ff f892 	bl	8001728 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002604:	bf00      	nop
 8002606:	bd80      	pop	{r7, pc}
 8002608:	20000548 	.word	0x20000548
 800260c:	40004400 	.word	0x40004400

08002610 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002610:	b580      	push	{r7, lr}
 8002612:	b09e      	sub	sp, #120	; 0x78
 8002614:	af00      	add	r7, sp, #0
 8002616:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002618:	f107 0364 	add.w	r3, r7, #100	; 0x64
 800261c:	2200      	movs	r2, #0
 800261e:	601a      	str	r2, [r3, #0]
 8002620:	605a      	str	r2, [r3, #4]
 8002622:	609a      	str	r2, [r3, #8]
 8002624:	60da      	str	r2, [r3, #12]
 8002626:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002628:	f107 0310 	add.w	r3, r7, #16
 800262c:	2254      	movs	r2, #84	; 0x54
 800262e:	2100      	movs	r1, #0
 8002630:	4618      	mov	r0, r3
 8002632:	f007 fd7f 	bl	800a134 <memset>
  if(uartHandle->Instance==USART2)
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	4a23      	ldr	r2, [pc, #140]	; (80026c8 <HAL_UART_MspInit+0xb8>)
 800263c:	4293      	cmp	r3, r2
 800263e:	d13e      	bne.n	80026be <HAL_UART_MspInit+0xae>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8002640:	2302      	movs	r3, #2
 8002642:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8002644:	2300      	movs	r3, #0
 8002646:	61bb      	str	r3, [r7, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002648:	f107 0310 	add.w	r3, r7, #16
 800264c:	4618      	mov	r0, r3
 800264e:	f003 fbbb 	bl	8005dc8 <HAL_RCCEx_PeriphCLKConfig>
 8002652:	4603      	mov	r3, r0
 8002654:	2b00      	cmp	r3, #0
 8002656:	d001      	beq.n	800265c <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8002658:	f7ff f866 	bl	8001728 <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800265c:	4b1b      	ldr	r3, [pc, #108]	; (80026cc <HAL_UART_MspInit+0xbc>)
 800265e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002660:	4a1a      	ldr	r2, [pc, #104]	; (80026cc <HAL_UART_MspInit+0xbc>)
 8002662:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002666:	6593      	str	r3, [r2, #88]	; 0x58
 8002668:	4b18      	ldr	r3, [pc, #96]	; (80026cc <HAL_UART_MspInit+0xbc>)
 800266a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800266c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002670:	60fb      	str	r3, [r7, #12]
 8002672:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002674:	4b15      	ldr	r3, [pc, #84]	; (80026cc <HAL_UART_MspInit+0xbc>)
 8002676:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002678:	4a14      	ldr	r2, [pc, #80]	; (80026cc <HAL_UART_MspInit+0xbc>)
 800267a:	f043 0301 	orr.w	r3, r3, #1
 800267e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002680:	4b12      	ldr	r3, [pc, #72]	; (80026cc <HAL_UART_MspInit+0xbc>)
 8002682:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002684:	f003 0301 	and.w	r3, r3, #1
 8002688:	60bb      	str	r3, [r7, #8]
 800268a:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800268c:	230c      	movs	r3, #12
 800268e:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002690:	2302      	movs	r3, #2
 8002692:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002694:	2300      	movs	r3, #0
 8002696:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002698:	2300      	movs	r3, #0
 800269a:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800269c:	2307      	movs	r3, #7
 800269e:	677b      	str	r3, [r7, #116]	; 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80026a0:	f107 0364 	add.w	r3, r7, #100	; 0x64
 80026a4:	4619      	mov	r1, r3
 80026a6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80026aa:	f002 fba7 	bl	8004dfc <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80026ae:	2200      	movs	r2, #0
 80026b0:	2100      	movs	r1, #0
 80026b2:	2026      	movs	r0, #38	; 0x26
 80026b4:	f002 f848 	bl	8004748 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80026b8:	2026      	movs	r0, #38	; 0x26
 80026ba:	f002 f85f 	bl	800477c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 80026be:	bf00      	nop
 80026c0:	3778      	adds	r7, #120	; 0x78
 80026c2:	46bd      	mov	sp, r7
 80026c4:	bd80      	pop	{r7, pc}
 80026c6:	bf00      	nop
 80026c8:	40004400 	.word	0x40004400
 80026cc:	40021000 	.word	0x40021000

080026d0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80026d0:	480d      	ldr	r0, [pc, #52]	; (8002708 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80026d2:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80026d4:	480d      	ldr	r0, [pc, #52]	; (800270c <LoopForever+0x6>)
  ldr r1, =_edata
 80026d6:	490e      	ldr	r1, [pc, #56]	; (8002710 <LoopForever+0xa>)
  ldr r2, =_sidata
 80026d8:	4a0e      	ldr	r2, [pc, #56]	; (8002714 <LoopForever+0xe>)
  movs r3, #0
 80026da:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 80026dc:	e002      	b.n	80026e4 <LoopCopyDataInit>

080026de <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80026de:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80026e0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80026e2:	3304      	adds	r3, #4

080026e4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80026e4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80026e6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80026e8:	d3f9      	bcc.n	80026de <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80026ea:	4a0b      	ldr	r2, [pc, #44]	; (8002718 <LoopForever+0x12>)
  ldr r4, =_ebss
 80026ec:	4c0b      	ldr	r4, [pc, #44]	; (800271c <LoopForever+0x16>)
  movs r3, #0
 80026ee:	2300      	movs	r3, #0
  b LoopFillZerobss
 80026f0:	e001      	b.n	80026f6 <LoopFillZerobss>

080026f2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80026f2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80026f4:	3204      	adds	r2, #4

080026f6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80026f6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80026f8:	d3fb      	bcc.n	80026f2 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80026fa:	f7ff fc9d 	bl	8002038 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80026fe:	f007 fcf5 	bl	800a0ec <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002702:	f7fe fe01 	bl	8001308 <main>

08002706 <LoopForever>:

LoopForever:
    b LoopForever
 8002706:	e7fe      	b.n	8002706 <LoopForever>
  ldr   r0, =_estack
 8002708:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800270c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002710:	200001ec 	.word	0x200001ec
  ldr r2, =_sidata
 8002714:	0800d9ac 	.word	0x0800d9ac
  ldr r2, =_sbss
 8002718:	200001ec 	.word	0x200001ec
  ldr r4, =_ebss
 800271c:	200005ec 	.word	0x200005ec

08002720 <ADC3_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002720:	e7fe      	b.n	8002720 <ADC3_IRQHandler>

08002722 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002722:	b580      	push	{r7, lr}
 8002724:	b082      	sub	sp, #8
 8002726:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002728:	2300      	movs	r3, #0
 800272a:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800272c:	2003      	movs	r0, #3
 800272e:	f002 f800 	bl	8004732 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002732:	200f      	movs	r0, #15
 8002734:	f7ff fae4 	bl	8001d00 <HAL_InitTick>
 8002738:	4603      	mov	r3, r0
 800273a:	2b00      	cmp	r3, #0
 800273c:	d002      	beq.n	8002744 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800273e:	2301      	movs	r3, #1
 8002740:	71fb      	strb	r3, [r7, #7]
 8002742:	e001      	b.n	8002748 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002744:	f7ff fab8 	bl	8001cb8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002748:	79fb      	ldrb	r3, [r7, #7]

}
 800274a:	4618      	mov	r0, r3
 800274c:	3708      	adds	r7, #8
 800274e:	46bd      	mov	sp, r7
 8002750:	bd80      	pop	{r7, pc}
	...

08002754 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002754:	b480      	push	{r7}
 8002756:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002758:	4b05      	ldr	r3, [pc, #20]	; (8002770 <HAL_IncTick+0x1c>)
 800275a:	681a      	ldr	r2, [r3, #0]
 800275c:	4b05      	ldr	r3, [pc, #20]	; (8002774 <HAL_IncTick+0x20>)
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	4413      	add	r3, r2
 8002762:	4a03      	ldr	r2, [pc, #12]	; (8002770 <HAL_IncTick+0x1c>)
 8002764:	6013      	str	r3, [r2, #0]
}
 8002766:	bf00      	nop
 8002768:	46bd      	mov	sp, r7
 800276a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800276e:	4770      	bx	lr
 8002770:	200005d8 	.word	0x200005d8
 8002774:	20000018 	.word	0x20000018

08002778 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002778:	b480      	push	{r7}
 800277a:	af00      	add	r7, sp, #0
  return uwTick;
 800277c:	4b03      	ldr	r3, [pc, #12]	; (800278c <HAL_GetTick+0x14>)
 800277e:	681b      	ldr	r3, [r3, #0]
}
 8002780:	4618      	mov	r0, r3
 8002782:	46bd      	mov	sp, r7
 8002784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002788:	4770      	bx	lr
 800278a:	bf00      	nop
 800278c:	200005d8 	.word	0x200005d8

08002790 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002790:	b580      	push	{r7, lr}
 8002792:	b084      	sub	sp, #16
 8002794:	af00      	add	r7, sp, #0
 8002796:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002798:	f7ff ffee 	bl	8002778 <HAL_GetTick>
 800279c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80027a2:	68fb      	ldr	r3, [r7, #12]
 80027a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80027a8:	d004      	beq.n	80027b4 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 80027aa:	4b09      	ldr	r3, [pc, #36]	; (80027d0 <HAL_Delay+0x40>)
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	68fa      	ldr	r2, [r7, #12]
 80027b0:	4413      	add	r3, r2
 80027b2:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80027b4:	bf00      	nop
 80027b6:	f7ff ffdf 	bl	8002778 <HAL_GetTick>
 80027ba:	4602      	mov	r2, r0
 80027bc:	68bb      	ldr	r3, [r7, #8]
 80027be:	1ad3      	subs	r3, r2, r3
 80027c0:	68fa      	ldr	r2, [r7, #12]
 80027c2:	429a      	cmp	r2, r3
 80027c4:	d8f7      	bhi.n	80027b6 <HAL_Delay+0x26>
  {
  }
}
 80027c6:	bf00      	nop
 80027c8:	bf00      	nop
 80027ca:	3710      	adds	r7, #16
 80027cc:	46bd      	mov	sp, r7
 80027ce:	bd80      	pop	{r7, pc}
 80027d0:	20000018 	.word	0x20000018

080027d4 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 80027d4:	b480      	push	{r7}
 80027d6:	b083      	sub	sp, #12
 80027d8:	af00      	add	r7, sp, #0
 80027da:	6078      	str	r0, [r7, #4]
 80027dc:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	689b      	ldr	r3, [r3, #8]
 80027e2:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 80027e6:	683b      	ldr	r3, [r7, #0]
 80027e8:	431a      	orrs	r2, r3
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	609a      	str	r2, [r3, #8]
}
 80027ee:	bf00      	nop
 80027f0:	370c      	adds	r7, #12
 80027f2:	46bd      	mov	sp, r7
 80027f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027f8:	4770      	bx	lr

080027fa <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 80027fa:	b480      	push	{r7}
 80027fc:	b083      	sub	sp, #12
 80027fe:	af00      	add	r7, sp, #0
 8002800:	6078      	str	r0, [r7, #4]
 8002802:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	689b      	ldr	r3, [r3, #8]
 8002808:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 800280c:	683b      	ldr	r3, [r7, #0]
 800280e:	431a      	orrs	r2, r3
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	609a      	str	r2, [r3, #8]
}
 8002814:	bf00      	nop
 8002816:	370c      	adds	r7, #12
 8002818:	46bd      	mov	sp, r7
 800281a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800281e:	4770      	bx	lr

08002820 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002820:	b480      	push	{r7}
 8002822:	b083      	sub	sp, #12
 8002824:	af00      	add	r7, sp, #0
 8002826:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	689b      	ldr	r3, [r3, #8]
 800282c:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8002830:	4618      	mov	r0, r3
 8002832:	370c      	adds	r7, #12
 8002834:	46bd      	mov	sp, r7
 8002836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800283a:	4770      	bx	lr

0800283c <LL_ADC_SetOffset>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 800283c:	b480      	push	{r7}
 800283e:	b087      	sub	sp, #28
 8002840:	af00      	add	r7, sp, #0
 8002842:	60f8      	str	r0, [r7, #12]
 8002844:	60b9      	str	r1, [r7, #8]
 8002846:	607a      	str	r2, [r7, #4]
 8002848:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800284a:	68fb      	ldr	r3, [r7, #12]
 800284c:	3360      	adds	r3, #96	; 0x60
 800284e:	461a      	mov	r2, r3
 8002850:	68bb      	ldr	r3, [r7, #8]
 8002852:	009b      	lsls	r3, r3, #2
 8002854:	4413      	add	r3, r2
 8002856:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002858:	697b      	ldr	r3, [r7, #20]
 800285a:	681a      	ldr	r2, [r3, #0]
 800285c:	4b08      	ldr	r3, [pc, #32]	; (8002880 <LL_ADC_SetOffset+0x44>)
 800285e:	4013      	ands	r3, r2
 8002860:	687a      	ldr	r2, [r7, #4]
 8002862:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 8002866:	683a      	ldr	r2, [r7, #0]
 8002868:	430a      	orrs	r2, r1
 800286a:	4313      	orrs	r3, r2
 800286c:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8002870:	697b      	ldr	r3, [r7, #20]
 8002872:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8002874:	bf00      	nop
 8002876:	371c      	adds	r7, #28
 8002878:	46bd      	mov	sp, r7
 800287a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800287e:	4770      	bx	lr
 8002880:	03fff000 	.word	0x03fff000

08002884 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8002884:	b480      	push	{r7}
 8002886:	b085      	sub	sp, #20
 8002888:	af00      	add	r7, sp, #0
 800288a:	6078      	str	r0, [r7, #4]
 800288c:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	3360      	adds	r3, #96	; 0x60
 8002892:	461a      	mov	r2, r3
 8002894:	683b      	ldr	r3, [r7, #0]
 8002896:	009b      	lsls	r3, r3, #2
 8002898:	4413      	add	r3, r2
 800289a:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 800289c:	68fb      	ldr	r3, [r7, #12]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 80028a4:	4618      	mov	r0, r3
 80028a6:	3714      	adds	r7, #20
 80028a8:	46bd      	mov	sp, r7
 80028aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ae:	4770      	bx	lr

080028b0 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 80028b0:	b480      	push	{r7}
 80028b2:	b087      	sub	sp, #28
 80028b4:	af00      	add	r7, sp, #0
 80028b6:	60f8      	str	r0, [r7, #12]
 80028b8:	60b9      	str	r1, [r7, #8]
 80028ba:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80028bc:	68fb      	ldr	r3, [r7, #12]
 80028be:	3360      	adds	r3, #96	; 0x60
 80028c0:	461a      	mov	r2, r3
 80028c2:	68bb      	ldr	r3, [r7, #8]
 80028c4:	009b      	lsls	r3, r3, #2
 80028c6:	4413      	add	r3, r2
 80028c8:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80028ca:	697b      	ldr	r3, [r7, #20]
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	431a      	orrs	r2, r3
 80028d6:	697b      	ldr	r3, [r7, #20]
 80028d8:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 80028da:	bf00      	nop
 80028dc:	371c      	adds	r7, #28
 80028de:	46bd      	mov	sp, r7
 80028e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028e4:	4770      	bx	lr

080028e6 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 80028e6:	b480      	push	{r7}
 80028e8:	b087      	sub	sp, #28
 80028ea:	af00      	add	r7, sp, #0
 80028ec:	60f8      	str	r0, [r7, #12]
 80028ee:	60b9      	str	r1, [r7, #8]
 80028f0:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80028f2:	68fb      	ldr	r3, [r7, #12]
 80028f4:	3360      	adds	r3, #96	; 0x60
 80028f6:	461a      	mov	r2, r3
 80028f8:	68bb      	ldr	r3, [r7, #8]
 80028fa:	009b      	lsls	r3, r3, #2
 80028fc:	4413      	add	r3, r2
 80028fe:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002900:	697b      	ldr	r3, [r7, #20]
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	431a      	orrs	r2, r3
 800290c:	697b      	ldr	r3, [r7, #20]
 800290e:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8002910:	bf00      	nop
 8002912:	371c      	adds	r7, #28
 8002914:	46bd      	mov	sp, r7
 8002916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800291a:	4770      	bx	lr

0800291c <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 800291c:	b480      	push	{r7}
 800291e:	b087      	sub	sp, #28
 8002920:	af00      	add	r7, sp, #0
 8002922:	60f8      	str	r0, [r7, #12]
 8002924:	60b9      	str	r1, [r7, #8]
 8002926:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002928:	68fb      	ldr	r3, [r7, #12]
 800292a:	3360      	adds	r3, #96	; 0x60
 800292c:	461a      	mov	r2, r3
 800292e:	68bb      	ldr	r3, [r7, #8]
 8002930:	009b      	lsls	r3, r3, #2
 8002932:	4413      	add	r3, r2
 8002934:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002936:	697b      	ldr	r3, [r7, #20]
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	431a      	orrs	r2, r3
 8002942:	697b      	ldr	r3, [r7, #20]
 8002944:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 8002946:	bf00      	nop
 8002948:	371c      	adds	r7, #28
 800294a:	46bd      	mov	sp, r7
 800294c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002950:	4770      	bx	lr

08002952 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8002952:	b480      	push	{r7}
 8002954:	b083      	sub	sp, #12
 8002956:	af00      	add	r7, sp, #0
 8002958:	6078      	str	r0, [r7, #4]
 800295a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	695b      	ldr	r3, [r3, #20]
 8002960:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8002964:	683b      	ldr	r3, [r7, #0]
 8002966:	431a      	orrs	r2, r3
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	615a      	str	r2, [r3, #20]
}
 800296c:	bf00      	nop
 800296e:	370c      	adds	r7, #12
 8002970:	46bd      	mov	sp, r7
 8002972:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002976:	4770      	bx	lr

08002978 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8002978:	b480      	push	{r7}
 800297a:	b083      	sub	sp, #12
 800297c:	af00      	add	r7, sp, #0
 800297e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	68db      	ldr	r3, [r3, #12]
 8002984:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8002988:	2b00      	cmp	r3, #0
 800298a:	d101      	bne.n	8002990 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 800298c:	2301      	movs	r3, #1
 800298e:	e000      	b.n	8002992 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8002990:	2300      	movs	r3, #0
}
 8002992:	4618      	mov	r0, r3
 8002994:	370c      	adds	r7, #12
 8002996:	46bd      	mov	sp, r7
 8002998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800299c:	4770      	bx	lr

0800299e <LL_ADC_REG_SetSequencerRanks>:
  *         (8) On STM32G4, fast channel allows: 2.5 (sampling) + 12.5 (conversion) = 15 ADC clock cycles (fADC) to convert in 12-bit resolution.
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 800299e:	b480      	push	{r7}
 80029a0:	b087      	sub	sp, #28
 80029a2:	af00      	add	r7, sp, #0
 80029a4:	60f8      	str	r0, [r7, #12]
 80029a6:	60b9      	str	r1, [r7, #8]
 80029a8:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 80029aa:	68fb      	ldr	r3, [r7, #12]
 80029ac:	3330      	adds	r3, #48	; 0x30
 80029ae:	461a      	mov	r2, r3
 80029b0:	68bb      	ldr	r3, [r7, #8]
 80029b2:	0a1b      	lsrs	r3, r3, #8
 80029b4:	009b      	lsls	r3, r3, #2
 80029b6:	f003 030c 	and.w	r3, r3, #12
 80029ba:	4413      	add	r3, r2
 80029bc:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80029be:	697b      	ldr	r3, [r7, #20]
 80029c0:	681a      	ldr	r2, [r3, #0]
 80029c2:	68bb      	ldr	r3, [r7, #8]
 80029c4:	f003 031f 	and.w	r3, r3, #31
 80029c8:	211f      	movs	r1, #31
 80029ca:	fa01 f303 	lsl.w	r3, r1, r3
 80029ce:	43db      	mvns	r3, r3
 80029d0:	401a      	ands	r2, r3
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	0e9b      	lsrs	r3, r3, #26
 80029d6:	f003 011f 	and.w	r1, r3, #31
 80029da:	68bb      	ldr	r3, [r7, #8]
 80029dc:	f003 031f 	and.w	r3, r3, #31
 80029e0:	fa01 f303 	lsl.w	r3, r1, r3
 80029e4:	431a      	orrs	r2, r3
 80029e6:	697b      	ldr	r3, [r7, #20]
 80029e8:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80029ea:	bf00      	nop
 80029ec:	371c      	adds	r7, #28
 80029ee:	46bd      	mov	sp, r7
 80029f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029f4:	4770      	bx	lr

080029f6 <LL_ADC_INJ_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 80029f6:	b480      	push	{r7}
 80029f8:	b083      	sub	sp, #12
 80029fa:	af00      	add	r7, sp, #0
 80029fc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002a02:	f403 73c0 	and.w	r3, r3, #384	; 0x180
 8002a06:	2b00      	cmp	r3, #0
 8002a08:	d101      	bne.n	8002a0e <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 8002a0a:	2301      	movs	r3, #1
 8002a0c:	e000      	b.n	8002a10 <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 8002a0e:	2300      	movs	r3, #0
}
 8002a10:	4618      	mov	r0, r3
 8002a12:	370c      	adds	r7, #12
 8002a14:	46bd      	mov	sp, r7
 8002a16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a1a:	4770      	bx	lr

08002a1c <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8002a1c:	b480      	push	{r7}
 8002a1e:	b087      	sub	sp, #28
 8002a20:	af00      	add	r7, sp, #0
 8002a22:	60f8      	str	r0, [r7, #12]
 8002a24:	60b9      	str	r1, [r7, #8]
 8002a26:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8002a28:	68fb      	ldr	r3, [r7, #12]
 8002a2a:	3314      	adds	r3, #20
 8002a2c:	461a      	mov	r2, r3
 8002a2e:	68bb      	ldr	r3, [r7, #8]
 8002a30:	0e5b      	lsrs	r3, r3, #25
 8002a32:	009b      	lsls	r3, r3, #2
 8002a34:	f003 0304 	and.w	r3, r3, #4
 8002a38:	4413      	add	r3, r2
 8002a3a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002a3c:	697b      	ldr	r3, [r7, #20]
 8002a3e:	681a      	ldr	r2, [r3, #0]
 8002a40:	68bb      	ldr	r3, [r7, #8]
 8002a42:	0d1b      	lsrs	r3, r3, #20
 8002a44:	f003 031f 	and.w	r3, r3, #31
 8002a48:	2107      	movs	r1, #7
 8002a4a:	fa01 f303 	lsl.w	r3, r1, r3
 8002a4e:	43db      	mvns	r3, r3
 8002a50:	401a      	ands	r2, r3
 8002a52:	68bb      	ldr	r3, [r7, #8]
 8002a54:	0d1b      	lsrs	r3, r3, #20
 8002a56:	f003 031f 	and.w	r3, r3, #31
 8002a5a:	6879      	ldr	r1, [r7, #4]
 8002a5c:	fa01 f303 	lsl.w	r3, r1, r3
 8002a60:	431a      	orrs	r2, r3
 8002a62:	697b      	ldr	r3, [r7, #20]
 8002a64:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8002a66:	bf00      	nop
 8002a68:	371c      	adds	r7, #28
 8002a6a:	46bd      	mov	sp, r7
 8002a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a70:	4770      	bx	lr
	...

08002a74 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8002a74:	b480      	push	{r7}
 8002a76:	b085      	sub	sp, #20
 8002a78:	af00      	add	r7, sp, #0
 8002a7a:	60f8      	str	r0, [r7, #12]
 8002a7c:	60b9      	str	r1, [r7, #8]
 8002a7e:	607a      	str	r2, [r7, #4]
  /* Bits for single or differential mode selection for each channel are set  */
  /* to 1 only when the differential mode is selected, and to 0 when the      */
  /* single mode is selected.                                                 */
  
  if (SingleDiff == LL_ADC_DIFFERENTIAL_ENDED)
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	4a0f      	ldr	r2, [pc, #60]	; (8002ac0 <LL_ADC_SetChannelSingleDiff+0x4c>)
 8002a84:	4293      	cmp	r3, r2
 8002a86:	d10a      	bne.n	8002a9e <LL_ADC_SetChannelSingleDiff+0x2a>
  {
    SET_BIT(ADCx->DIFSEL,
 8002a88:	68fb      	ldr	r3, [r7, #12]
 8002a8a:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8002a8e:	68bb      	ldr	r3, [r7, #8]
 8002a90:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002a94:	431a      	orrs	r2, r3
 8002a96:	68fb      	ldr	r3, [r7, #12]
 8002a98:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
  else
  {
    CLEAR_BIT(ADCx->DIFSEL,
            Channel & ADC_SINGLEDIFF_CHANNEL_MASK);
  }
}
 8002a9c:	e00a      	b.n	8002ab4 <LL_ADC_SetChannelSingleDiff+0x40>
    CLEAR_BIT(ADCx->DIFSEL,
 8002a9e:	68fb      	ldr	r3, [r7, #12]
 8002aa0:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8002aa4:	68bb      	ldr	r3, [r7, #8]
 8002aa6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002aaa:	43db      	mvns	r3, r3
 8002aac:	401a      	ands	r2, r3
 8002aae:	68fb      	ldr	r3, [r7, #12]
 8002ab0:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
}
 8002ab4:	bf00      	nop
 8002ab6:	3714      	adds	r7, #20
 8002ab8:	46bd      	mov	sp, r7
 8002aba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002abe:	4770      	bx	lr
 8002ac0:	407f0000 	.word	0x407f0000

08002ac4 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002ac4:	b480      	push	{r7}
 8002ac6:	b083      	sub	sp, #12
 8002ac8:	af00      	add	r7, sp, #0
 8002aca:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	689b      	ldr	r3, [r3, #8]
 8002ad0:	f003 031f 	and.w	r3, r3, #31
}
 8002ad4:	4618      	mov	r0, r3
 8002ad6:	370c      	adds	r7, #12
 8002ad8:	46bd      	mov	sp, r7
 8002ada:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ade:	4770      	bx	lr

08002ae0 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002ae0:	b480      	push	{r7}
 8002ae2:	b083      	sub	sp, #12
 8002ae4:	af00      	add	r7, sp, #0
 8002ae6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	689b      	ldr	r3, [r3, #8]
 8002aec:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
}
 8002af0:	4618      	mov	r0, r3
 8002af2:	370c      	adds	r7, #12
 8002af4:	46bd      	mov	sp, r7
 8002af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002afa:	4770      	bx	lr

08002afc <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8002afc:	b480      	push	{r7}
 8002afe:	b083      	sub	sp, #12
 8002b00:	af00      	add	r7, sp, #0
 8002b02:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	689b      	ldr	r3, [r3, #8]
 8002b08:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8002b0c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002b10:	687a      	ldr	r2, [r7, #4]
 8002b12:	6093      	str	r3, [r2, #8]
}
 8002b14:	bf00      	nop
 8002b16:	370c      	adds	r7, #12
 8002b18:	46bd      	mov	sp, r7
 8002b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b1e:	4770      	bx	lr

08002b20 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 8002b20:	b480      	push	{r7}
 8002b22:	b083      	sub	sp, #12
 8002b24:	af00      	add	r7, sp, #0
 8002b26:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	689b      	ldr	r3, [r3, #8]
 8002b2c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002b30:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002b34:	d101      	bne.n	8002b3a <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8002b36:	2301      	movs	r3, #1
 8002b38:	e000      	b.n	8002b3c <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8002b3a:	2300      	movs	r3, #0
}
 8002b3c:	4618      	mov	r0, r3
 8002b3e:	370c      	adds	r7, #12
 8002b40:	46bd      	mov	sp, r7
 8002b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b46:	4770      	bx	lr

08002b48 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8002b48:	b480      	push	{r7}
 8002b4a:	b083      	sub	sp, #12
 8002b4c:	af00      	add	r7, sp, #0
 8002b4e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	689b      	ldr	r3, [r3, #8]
 8002b54:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8002b58:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002b5c:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8002b64:	bf00      	nop
 8002b66:	370c      	adds	r7, #12
 8002b68:	46bd      	mov	sp, r7
 8002b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b6e:	4770      	bx	lr

08002b70 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8002b70:	b480      	push	{r7}
 8002b72:	b083      	sub	sp, #12
 8002b74:	af00      	add	r7, sp, #0
 8002b76:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	689b      	ldr	r3, [r3, #8]
 8002b7c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002b80:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8002b84:	d101      	bne.n	8002b8a <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8002b86:	2301      	movs	r3, #1
 8002b88:	e000      	b.n	8002b8c <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8002b8a:	2300      	movs	r3, #0
}
 8002b8c:	4618      	mov	r0, r3
 8002b8e:	370c      	adds	r7, #12
 8002b90:	46bd      	mov	sp, r7
 8002b92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b96:	4770      	bx	lr

08002b98 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8002b98:	b480      	push	{r7}
 8002b9a:	b083      	sub	sp, #12
 8002b9c:	af00      	add	r7, sp, #0
 8002b9e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	689b      	ldr	r3, [r3, #8]
 8002ba4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002ba8:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002bac:	f043 0201 	orr.w	r2, r3, #1
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8002bb4:	bf00      	nop
 8002bb6:	370c      	adds	r7, #12
 8002bb8:	46bd      	mov	sp, r7
 8002bba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bbe:	4770      	bx	lr

08002bc0 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8002bc0:	b480      	push	{r7}
 8002bc2:	b083      	sub	sp, #12
 8002bc4:	af00      	add	r7, sp, #0
 8002bc6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	689b      	ldr	r3, [r3, #8]
 8002bcc:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002bd0:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002bd4:	f043 0202 	orr.w	r2, r3, #2
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8002bdc:	bf00      	nop
 8002bde:	370c      	adds	r7, #12
 8002be0:	46bd      	mov	sp, r7
 8002be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002be6:	4770      	bx	lr

08002be8 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8002be8:	b480      	push	{r7}
 8002bea:	b083      	sub	sp, #12
 8002bec:	af00      	add	r7, sp, #0
 8002bee:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	689b      	ldr	r3, [r3, #8]
 8002bf4:	f003 0301 	and.w	r3, r3, #1
 8002bf8:	2b01      	cmp	r3, #1
 8002bfa:	d101      	bne.n	8002c00 <LL_ADC_IsEnabled+0x18>
 8002bfc:	2301      	movs	r3, #1
 8002bfe:	e000      	b.n	8002c02 <LL_ADC_IsEnabled+0x1a>
 8002c00:	2300      	movs	r3, #0
}
 8002c02:	4618      	mov	r0, r3
 8002c04:	370c      	adds	r7, #12
 8002c06:	46bd      	mov	sp, r7
 8002c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c0c:	4770      	bx	lr

08002c0e <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(ADC_TypeDef *ADCx)
{
 8002c0e:	b480      	push	{r7}
 8002c10:	b083      	sub	sp, #12
 8002c12:	af00      	add	r7, sp, #0
 8002c14:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	689b      	ldr	r3, [r3, #8]
 8002c1a:	f003 0302 	and.w	r3, r3, #2
 8002c1e:	2b02      	cmp	r3, #2
 8002c20:	d101      	bne.n	8002c26 <LL_ADC_IsDisableOngoing+0x18>
 8002c22:	2301      	movs	r3, #1
 8002c24:	e000      	b.n	8002c28 <LL_ADC_IsDisableOngoing+0x1a>
 8002c26:	2300      	movs	r3, #0
}
 8002c28:	4618      	mov	r0, r3
 8002c2a:	370c      	adds	r7, #12
 8002c2c:	46bd      	mov	sp, r7
 8002c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c32:	4770      	bx	lr

08002c34 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8002c34:	b480      	push	{r7}
 8002c36:	b083      	sub	sp, #12
 8002c38:	af00      	add	r7, sp, #0
 8002c3a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	689b      	ldr	r3, [r3, #8]
 8002c40:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002c44:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002c48:	f043 0204 	orr.w	r2, r3, #4
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8002c50:	bf00      	nop
 8002c52:	370c      	adds	r7, #12
 8002c54:	46bd      	mov	sp, r7
 8002c56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c5a:	4770      	bx	lr

08002c5c <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8002c5c:	b480      	push	{r7}
 8002c5e:	b083      	sub	sp, #12
 8002c60:	af00      	add	r7, sp, #0
 8002c62:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	689b      	ldr	r3, [r3, #8]
 8002c68:	f003 0304 	and.w	r3, r3, #4
 8002c6c:	2b04      	cmp	r3, #4
 8002c6e:	d101      	bne.n	8002c74 <LL_ADC_REG_IsConversionOngoing+0x18>
 8002c70:	2301      	movs	r3, #1
 8002c72:	e000      	b.n	8002c76 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002c74:	2300      	movs	r3, #0
}
 8002c76:	4618      	mov	r0, r3
 8002c78:	370c      	adds	r7, #12
 8002c7a:	46bd      	mov	sp, r7
 8002c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c80:	4770      	bx	lr

08002c82 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8002c82:	b480      	push	{r7}
 8002c84:	b083      	sub	sp, #12
 8002c86:	af00      	add	r7, sp, #0
 8002c88:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	689b      	ldr	r3, [r3, #8]
 8002c8e:	f003 0308 	and.w	r3, r3, #8
 8002c92:	2b08      	cmp	r3, #8
 8002c94:	d101      	bne.n	8002c9a <LL_ADC_INJ_IsConversionOngoing+0x18>
 8002c96:	2301      	movs	r3, #1
 8002c98:	e000      	b.n	8002c9c <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8002c9a:	2300      	movs	r3, #0
}
 8002c9c:	4618      	mov	r0, r3
 8002c9e:	370c      	adds	r7, #12
 8002ca0:	46bd      	mov	sp, r7
 8002ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ca6:	4770      	bx	lr

08002ca8 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002ca8:	b590      	push	{r4, r7, lr}
 8002caa:	b089      	sub	sp, #36	; 0x24
 8002cac:	af00      	add	r7, sp, #0
 8002cae:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002cb0:	2300      	movs	r3, #0
 8002cb2:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8002cb4:	2300      	movs	r3, #0
 8002cb6:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	2b00      	cmp	r3, #0
 8002cbc:	d101      	bne.n	8002cc2 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8002cbe:	2301      	movs	r3, #1
 8002cc0:	e1af      	b.n	8003022 <HAL_ADC_Init+0x37a>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	695b      	ldr	r3, [r3, #20]
 8002cc6:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002ccc:	2b00      	cmp	r3, #0
 8002cce:	d109      	bne.n	8002ce4 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002cd0:	6878      	ldr	r0, [r7, #4]
 8002cd2:	f7fe f9ed 	bl	80010b0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	2200      	movs	r2, #0
 8002cda:	661a      	str	r2, [r3, #96]	; 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	2200      	movs	r2, #0
 8002ce0:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	4618      	mov	r0, r3
 8002cea:	f7ff ff19 	bl	8002b20 <LL_ADC_IsDeepPowerDownEnabled>
 8002cee:	4603      	mov	r3, r0
 8002cf0:	2b00      	cmp	r3, #0
 8002cf2:	d004      	beq.n	8002cfe <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	4618      	mov	r0, r3
 8002cfa:	f7ff feff 	bl	8002afc <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	4618      	mov	r0, r3
 8002d04:	f7ff ff34 	bl	8002b70 <LL_ADC_IsInternalRegulatorEnabled>
 8002d08:	4603      	mov	r3, r0
 8002d0a:	2b00      	cmp	r3, #0
 8002d0c:	d115      	bne.n	8002d3a <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	4618      	mov	r0, r3
 8002d14:	f7ff ff18 	bl	8002b48 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002d18:	4b9f      	ldr	r3, [pc, #636]	; (8002f98 <HAL_ADC_Init+0x2f0>)
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	099b      	lsrs	r3, r3, #6
 8002d1e:	4a9f      	ldr	r2, [pc, #636]	; (8002f9c <HAL_ADC_Init+0x2f4>)
 8002d20:	fba2 2303 	umull	r2, r3, r2, r3
 8002d24:	099b      	lsrs	r3, r3, #6
 8002d26:	3301      	adds	r3, #1
 8002d28:	005b      	lsls	r3, r3, #1
 8002d2a:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8002d2c:	e002      	b.n	8002d34 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8002d2e:	68bb      	ldr	r3, [r7, #8]
 8002d30:	3b01      	subs	r3, #1
 8002d32:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8002d34:	68bb      	ldr	r3, [r7, #8]
 8002d36:	2b00      	cmp	r3, #0
 8002d38:	d1f9      	bne.n	8002d2e <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	4618      	mov	r0, r3
 8002d40:	f7ff ff16 	bl	8002b70 <LL_ADC_IsInternalRegulatorEnabled>
 8002d44:	4603      	mov	r3, r0
 8002d46:	2b00      	cmp	r3, #0
 8002d48:	d10d      	bne.n	8002d66 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002d4e:	f043 0210 	orr.w	r2, r3, #16
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002d5a:	f043 0201 	orr.w	r2, r3, #1
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	661a      	str	r2, [r3, #96]	; 0x60

    tmp_hal_status = HAL_ERROR;
 8002d62:	2301      	movs	r3, #1
 8002d64:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	4618      	mov	r0, r3
 8002d6c:	f7ff ff76 	bl	8002c5c <LL_ADC_REG_IsConversionOngoing>
 8002d70:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002d76:	f003 0310 	and.w	r3, r3, #16
 8002d7a:	2b00      	cmp	r3, #0
 8002d7c:	f040 8148 	bne.w	8003010 <HAL_ADC_Init+0x368>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8002d80:	697b      	ldr	r3, [r7, #20]
 8002d82:	2b00      	cmp	r3, #0
 8002d84:	f040 8144 	bne.w	8003010 <HAL_ADC_Init+0x368>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002d8c:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8002d90:	f043 0202 	orr.w	r2, r3, #2
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	65da      	str	r2, [r3, #92]	; 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	4618      	mov	r0, r3
 8002d9e:	f7ff ff23 	bl	8002be8 <LL_ADC_IsEnabled>
 8002da2:	4603      	mov	r3, r0
 8002da4:	2b00      	cmp	r3, #0
 8002da6:	d141      	bne.n	8002e2c <HAL_ADC_Init+0x184>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002db0:	d004      	beq.n	8002dbc <HAL_ADC_Init+0x114>
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	4a7a      	ldr	r2, [pc, #488]	; (8002fa0 <HAL_ADC_Init+0x2f8>)
 8002db8:	4293      	cmp	r3, r2
 8002dba:	d10f      	bne.n	8002ddc <HAL_ADC_Init+0x134>
 8002dbc:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8002dc0:	f7ff ff12 	bl	8002be8 <LL_ADC_IsEnabled>
 8002dc4:	4604      	mov	r4, r0
 8002dc6:	4876      	ldr	r0, [pc, #472]	; (8002fa0 <HAL_ADC_Init+0x2f8>)
 8002dc8:	f7ff ff0e 	bl	8002be8 <LL_ADC_IsEnabled>
 8002dcc:	4603      	mov	r3, r0
 8002dce:	4323      	orrs	r3, r4
 8002dd0:	2b00      	cmp	r3, #0
 8002dd2:	bf0c      	ite	eq
 8002dd4:	2301      	moveq	r3, #1
 8002dd6:	2300      	movne	r3, #0
 8002dd8:	b2db      	uxtb	r3, r3
 8002dda:	e012      	b.n	8002e02 <HAL_ADC_Init+0x15a>
 8002ddc:	4871      	ldr	r0, [pc, #452]	; (8002fa4 <HAL_ADC_Init+0x2fc>)
 8002dde:	f7ff ff03 	bl	8002be8 <LL_ADC_IsEnabled>
 8002de2:	4604      	mov	r4, r0
 8002de4:	4870      	ldr	r0, [pc, #448]	; (8002fa8 <HAL_ADC_Init+0x300>)
 8002de6:	f7ff feff 	bl	8002be8 <LL_ADC_IsEnabled>
 8002dea:	4603      	mov	r3, r0
 8002dec:	431c      	orrs	r4, r3
 8002dee:	486f      	ldr	r0, [pc, #444]	; (8002fac <HAL_ADC_Init+0x304>)
 8002df0:	f7ff fefa 	bl	8002be8 <LL_ADC_IsEnabled>
 8002df4:	4603      	mov	r3, r0
 8002df6:	4323      	orrs	r3, r4
 8002df8:	2b00      	cmp	r3, #0
 8002dfa:	bf0c      	ite	eq
 8002dfc:	2301      	moveq	r3, #1
 8002dfe:	2300      	movne	r3, #0
 8002e00:	b2db      	uxtb	r3, r3
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	d012      	beq.n	8002e2c <HAL_ADC_Init+0x184>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002e0e:	d004      	beq.n	8002e1a <HAL_ADC_Init+0x172>
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	4a62      	ldr	r2, [pc, #392]	; (8002fa0 <HAL_ADC_Init+0x2f8>)
 8002e16:	4293      	cmp	r3, r2
 8002e18:	d101      	bne.n	8002e1e <HAL_ADC_Init+0x176>
 8002e1a:	4a65      	ldr	r2, [pc, #404]	; (8002fb0 <HAL_ADC_Init+0x308>)
 8002e1c:	e000      	b.n	8002e20 <HAL_ADC_Init+0x178>
 8002e1e:	4a65      	ldr	r2, [pc, #404]	; (8002fb4 <HAL_ADC_Init+0x30c>)
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	685b      	ldr	r3, [r3, #4]
 8002e24:	4619      	mov	r1, r3
 8002e26:	4610      	mov	r0, r2
 8002e28:	f7ff fcd4 	bl	80027d4 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	7f5b      	ldrb	r3, [r3, #29]
 8002e30:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002e36:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 8002e3c:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 8002e42:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002e4a:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002e4c:	4313      	orrs	r3, r2
 8002e4e:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002e56:	2b01      	cmp	r3, #1
 8002e58:	d106      	bne.n	8002e68 <HAL_ADC_Init+0x1c0>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e5e:	3b01      	subs	r3, #1
 8002e60:	045b      	lsls	r3, r3, #17
 8002e62:	69ba      	ldr	r2, [r7, #24]
 8002e64:	4313      	orrs	r3, r2
 8002e66:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e6c:	2b00      	cmp	r3, #0
 8002e6e:	d009      	beq.n	8002e84 <HAL_ADC_Init+0x1dc>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e74:	f403 7278 	and.w	r2, r3, #992	; 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e7c:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002e7e:	69ba      	ldr	r2, [r7, #24]
 8002e80:	4313      	orrs	r3, r2
 8002e82:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	68da      	ldr	r2, [r3, #12]
 8002e8a:	4b4b      	ldr	r3, [pc, #300]	; (8002fb8 <HAL_ADC_Init+0x310>)
 8002e8c:	4013      	ands	r3, r2
 8002e8e:	687a      	ldr	r2, [r7, #4]
 8002e90:	6812      	ldr	r2, [r2, #0]
 8002e92:	69b9      	ldr	r1, [r7, #24]
 8002e94:	430b      	orrs	r3, r1
 8002e96:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	691b      	ldr	r3, [r3, #16]
 8002e9e:	f023 6140 	bic.w	r1, r3, #201326592	; 0xc000000
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	430a      	orrs	r2, r1
 8002eac:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	4618      	mov	r0, r3
 8002eb4:	f7ff fed2 	bl	8002c5c <LL_ADC_REG_IsConversionOngoing>
 8002eb8:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	4618      	mov	r0, r3
 8002ec0:	f7ff fedf 	bl	8002c82 <LL_ADC_INJ_IsConversionOngoing>
 8002ec4:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002ec6:	693b      	ldr	r3, [r7, #16]
 8002ec8:	2b00      	cmp	r3, #0
 8002eca:	d17f      	bne.n	8002fcc <HAL_ADC_Init+0x324>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002ecc:	68fb      	ldr	r3, [r7, #12]
 8002ece:	2b00      	cmp	r3, #0
 8002ed0:	d17c      	bne.n	8002fcc <HAL_ADC_Init+0x324>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	7f1b      	ldrb	r3, [r3, #28]
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8002ed6:	039a      	lsls	r2, r3, #14
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8002ede:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8002ee0:	4313      	orrs	r3, r2
 8002ee2:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	68db      	ldr	r3, [r3, #12]
 8002eea:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002eee:	f023 0302 	bic.w	r3, r3, #2
 8002ef2:	687a      	ldr	r2, [r7, #4]
 8002ef4:	6812      	ldr	r2, [r2, #0]
 8002ef6:	69b9      	ldr	r1, [r7, #24]
 8002ef8:	430b      	orrs	r3, r1
 8002efa:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	691b      	ldr	r3, [r3, #16]
 8002f00:	2b00      	cmp	r3, #0
 8002f02:	d017      	beq.n	8002f34 <HAL_ADC_Init+0x28c>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	691a      	ldr	r2, [r3, #16]
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8002f12:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8002f1c:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8002f20:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002f24:	687a      	ldr	r2, [r7, #4]
 8002f26:	6911      	ldr	r1, [r2, #16]
 8002f28:	687a      	ldr	r2, [r7, #4]
 8002f2a:	6812      	ldr	r2, [r2, #0]
 8002f2c:	430b      	orrs	r3, r1
 8002f2e:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
 8002f32:	e013      	b.n	8002f5c <HAL_ADC_Init+0x2b4>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	691a      	ldr	r2, [r3, #16]
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8002f42:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8002f4c:	687a      	ldr	r2, [r7, #4]
 8002f4e:	6812      	ldr	r2, [r2, #0]
 8002f50:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8002f54:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002f58:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002f62:	2b01      	cmp	r3, #1
 8002f64:	d12a      	bne.n	8002fbc <HAL_ADC_Init+0x314>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	691b      	ldr	r3, [r3, #16]
 8002f6c:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8002f70:	f023 0304 	bic.w	r3, r3, #4
 8002f74:	687a      	ldr	r2, [r7, #4]
 8002f76:	6c51      	ldr	r1, [r2, #68]	; 0x44
 8002f78:	687a      	ldr	r2, [r7, #4]
 8002f7a:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8002f7c:	4311      	orrs	r1, r2
 8002f7e:	687a      	ldr	r2, [r7, #4]
 8002f80:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8002f82:	4311      	orrs	r1, r2
 8002f84:	687a      	ldr	r2, [r7, #4]
 8002f86:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8002f88:	430a      	orrs	r2, r1
 8002f8a:	431a      	orrs	r2, r3
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	f042 0201 	orr.w	r2, r2, #1
 8002f94:	611a      	str	r2, [r3, #16]
 8002f96:	e019      	b.n	8002fcc <HAL_ADC_Init+0x324>
 8002f98:	20000010 	.word	0x20000010
 8002f9c:	053e2d63 	.word	0x053e2d63
 8002fa0:	50000100 	.word	0x50000100
 8002fa4:	50000400 	.word	0x50000400
 8002fa8:	50000500 	.word	0x50000500
 8002fac:	50000600 	.word	0x50000600
 8002fb0:	50000300 	.word	0x50000300
 8002fb4:	50000700 	.word	0x50000700
 8002fb8:	fff04007 	.word	0xfff04007
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	691a      	ldr	r2, [r3, #16]
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	f022 0201 	bic.w	r2, r2, #1
 8002fca:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	695b      	ldr	r3, [r3, #20]
 8002fd0:	2b01      	cmp	r3, #1
 8002fd2:	d10c      	bne.n	8002fee <HAL_ADC_Init+0x346>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fda:	f023 010f 	bic.w	r1, r3, #15
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	6a1b      	ldr	r3, [r3, #32]
 8002fe2:	1e5a      	subs	r2, r3, #1
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	430a      	orrs	r2, r1
 8002fea:	631a      	str	r2, [r3, #48]	; 0x30
 8002fec:	e007      	b.n	8002ffe <HAL_ADC_Init+0x356>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	f022 020f 	bic.w	r2, r2, #15
 8002ffc:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003002:	f023 0303 	bic.w	r3, r3, #3
 8003006:	f043 0201 	orr.w	r2, r3, #1
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	65da      	str	r2, [r3, #92]	; 0x5c
 800300e:	e007      	b.n	8003020 <HAL_ADC_Init+0x378>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003014:	f043 0210 	orr.w	r2, r3, #16
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 800301c:	2301      	movs	r3, #1
 800301e:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8003020:	7ffb      	ldrb	r3, [r7, #31]
}
 8003022:	4618      	mov	r0, r3
 8003024:	3724      	adds	r7, #36	; 0x24
 8003026:	46bd      	mov	sp, r7
 8003028:	bd90      	pop	{r4, r7, pc}
 800302a:	bf00      	nop

0800302c <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 800302c:	b580      	push	{r7, lr}
 800302e:	b086      	sub	sp, #24
 8003030:	af00      	add	r7, sp, #0
 8003032:	60f8      	str	r0, [r7, #12]
 8003034:	60b9      	str	r1, [r7, #8]
 8003036:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003038:	68fb      	ldr	r3, [r7, #12]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003040:	d004      	beq.n	800304c <HAL_ADC_Start_DMA+0x20>
 8003042:	68fb      	ldr	r3, [r7, #12]
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	4a5a      	ldr	r2, [pc, #360]	; (80031b0 <HAL_ADC_Start_DMA+0x184>)
 8003048:	4293      	cmp	r3, r2
 800304a:	d101      	bne.n	8003050 <HAL_ADC_Start_DMA+0x24>
 800304c:	4b59      	ldr	r3, [pc, #356]	; (80031b4 <HAL_ADC_Start_DMA+0x188>)
 800304e:	e000      	b.n	8003052 <HAL_ADC_Start_DMA+0x26>
 8003050:	4b59      	ldr	r3, [pc, #356]	; (80031b8 <HAL_ADC_Start_DMA+0x18c>)
 8003052:	4618      	mov	r0, r3
 8003054:	f7ff fd36 	bl	8002ac4 <LL_ADC_GetMultimode>
 8003058:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800305a:	68fb      	ldr	r3, [r7, #12]
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	4618      	mov	r0, r3
 8003060:	f7ff fdfc 	bl	8002c5c <LL_ADC_REG_IsConversionOngoing>
 8003064:	4603      	mov	r3, r0
 8003066:	2b00      	cmp	r3, #0
 8003068:	f040 809b 	bne.w	80031a2 <HAL_ADC_Start_DMA+0x176>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 800306c:	68fb      	ldr	r3, [r7, #12]
 800306e:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8003072:	2b01      	cmp	r3, #1
 8003074:	d101      	bne.n	800307a <HAL_ADC_Start_DMA+0x4e>
 8003076:	2302      	movs	r3, #2
 8003078:	e096      	b.n	80031a8 <HAL_ADC_Start_DMA+0x17c>
 800307a:	68fb      	ldr	r3, [r7, #12]
 800307c:	2201      	movs	r2, #1
 800307e:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

#if defined(ADC_MULTIMODE_SUPPORT)
    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 8003082:	68fb      	ldr	r3, [r7, #12]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	4a4d      	ldr	r2, [pc, #308]	; (80031bc <HAL_ADC_Start_DMA+0x190>)
 8003088:	4293      	cmp	r3, r2
 800308a:	d008      	beq.n	800309e <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800308c:	693b      	ldr	r3, [r7, #16]
 800308e:	2b00      	cmp	r3, #0
 8003090:	d005      	beq.n	800309e <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8003092:	693b      	ldr	r3, [r7, #16]
 8003094:	2b05      	cmp	r3, #5
 8003096:	d002      	beq.n	800309e <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8003098:	693b      	ldr	r3, [r7, #16]
 800309a:	2b09      	cmp	r3, #9
 800309c:	d17a      	bne.n	8003194 <HAL_ADC_Start_DMA+0x168>
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 800309e:	68f8      	ldr	r0, [r7, #12]
 80030a0:	f000 ff56 	bl	8003f50 <ADC_Enable>
 80030a4:	4603      	mov	r3, r0
 80030a6:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 80030a8:	7dfb      	ldrb	r3, [r7, #23]
 80030aa:	2b00      	cmp	r3, #0
 80030ac:	d16d      	bne.n	800318a <HAL_ADC_Start_DMA+0x15e>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 80030ae:	68fb      	ldr	r3, [r7, #12]
 80030b0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80030b2:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80030b6:	f023 0301 	bic.w	r3, r3, #1
 80030ba:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80030be:	68fb      	ldr	r3, [r7, #12]
 80030c0:	65da      	str	r2, [r3, #92]	; 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80030c2:	68fb      	ldr	r3, [r7, #12]
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	4a3a      	ldr	r2, [pc, #232]	; (80031b0 <HAL_ADC_Start_DMA+0x184>)
 80030c8:	4293      	cmp	r3, r2
 80030ca:	d009      	beq.n	80030e0 <HAL_ADC_Start_DMA+0xb4>
 80030cc:	68fb      	ldr	r3, [r7, #12]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	4a3b      	ldr	r2, [pc, #236]	; (80031c0 <HAL_ADC_Start_DMA+0x194>)
 80030d2:	4293      	cmp	r3, r2
 80030d4:	d002      	beq.n	80030dc <HAL_ADC_Start_DMA+0xb0>
 80030d6:	68fb      	ldr	r3, [r7, #12]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	e003      	b.n	80030e4 <HAL_ADC_Start_DMA+0xb8>
 80030dc:	4b39      	ldr	r3, [pc, #228]	; (80031c4 <HAL_ADC_Start_DMA+0x198>)
 80030de:	e001      	b.n	80030e4 <HAL_ADC_Start_DMA+0xb8>
 80030e0:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80030e4:	68fa      	ldr	r2, [r7, #12]
 80030e6:	6812      	ldr	r2, [r2, #0]
 80030e8:	4293      	cmp	r3, r2
 80030ea:	d002      	beq.n	80030f2 <HAL_ADC_Start_DMA+0xc6>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80030ec:	693b      	ldr	r3, [r7, #16]
 80030ee:	2b00      	cmp	r3, #0
 80030f0:	d105      	bne.n	80030fe <HAL_ADC_Start_DMA+0xd2>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80030f2:	68fb      	ldr	r3, [r7, #12]
 80030f4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80030f6:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80030fa:	68fb      	ldr	r3, [r7, #12]
 80030fc:	65da      	str	r2, [r3, #92]	; 0x5c
        }
#endif

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 80030fe:	68fb      	ldr	r3, [r7, #12]
 8003100:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003102:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003106:	2b00      	cmp	r3, #0
 8003108:	d006      	beq.n	8003118 <HAL_ADC_Start_DMA+0xec>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 800310a:	68fb      	ldr	r3, [r7, #12]
 800310c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800310e:	f023 0206 	bic.w	r2, r3, #6
 8003112:	68fb      	ldr	r3, [r7, #12]
 8003114:	661a      	str	r2, [r3, #96]	; 0x60
 8003116:	e002      	b.n	800311e <HAL_ADC_Start_DMA+0xf2>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8003118:	68fb      	ldr	r3, [r7, #12]
 800311a:	2200      	movs	r2, #0
 800311c:	661a      	str	r2, [r3, #96]	; 0x60
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800311e:	68fb      	ldr	r3, [r7, #12]
 8003120:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003122:	4a29      	ldr	r2, [pc, #164]	; (80031c8 <HAL_ADC_Start_DMA+0x19c>)
 8003124:	62da      	str	r2, [r3, #44]	; 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8003126:	68fb      	ldr	r3, [r7, #12]
 8003128:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800312a:	4a28      	ldr	r2, [pc, #160]	; (80031cc <HAL_ADC_Start_DMA+0x1a0>)
 800312c:	631a      	str	r2, [r3, #48]	; 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800312e:	68fb      	ldr	r3, [r7, #12]
 8003130:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003132:	4a27      	ldr	r2, [pc, #156]	; (80031d0 <HAL_ADC_Start_DMA+0x1a4>)
 8003134:	635a      	str	r2, [r3, #52]	; 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8003136:	68fb      	ldr	r3, [r7, #12]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	221c      	movs	r2, #28
 800313c:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 800313e:	68fb      	ldr	r3, [r7, #12]
 8003140:	2200      	movs	r2, #0
 8003142:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8003146:	68fb      	ldr	r3, [r7, #12]
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	685a      	ldr	r2, [r3, #4]
 800314c:	68fb      	ldr	r3, [r7, #12]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	f042 0210 	orr.w	r2, r2, #16
 8003154:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8003156:	68fb      	ldr	r3, [r7, #12]
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	68da      	ldr	r2, [r3, #12]
 800315c:	68fb      	ldr	r3, [r7, #12]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	f042 0201 	orr.w	r2, r2, #1
 8003164:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8003166:	68fb      	ldr	r3, [r7, #12]
 8003168:	6d58      	ldr	r0, [r3, #84]	; 0x54
 800316a:	68fb      	ldr	r3, [r7, #12]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	3340      	adds	r3, #64	; 0x40
 8003170:	4619      	mov	r1, r3
 8003172:	68ba      	ldr	r2, [r7, #8]
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	f001 fbb7 	bl	80048e8 <HAL_DMA_Start_IT>
 800317a:	4603      	mov	r3, r0
 800317c:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 800317e:	68fb      	ldr	r3, [r7, #12]
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	4618      	mov	r0, r3
 8003184:	f7ff fd56 	bl	8002c34 <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 8003188:	e00d      	b.n	80031a6 <HAL_ADC_Start_DMA+0x17a>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 800318a:	68fb      	ldr	r3, [r7, #12]
 800318c:	2200      	movs	r2, #0
 800318e:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
      if (tmp_hal_status == HAL_OK)
 8003192:	e008      	b.n	80031a6 <HAL_ADC_Start_DMA+0x17a>

    }
#if defined(ADC_MULTIMODE_SUPPORT)
    else
    {
      tmp_hal_status = HAL_ERROR;
 8003194:	2301      	movs	r3, #1
 8003196:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8003198:	68fb      	ldr	r3, [r7, #12]
 800319a:	2200      	movs	r2, #0
 800319c:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
 80031a0:	e001      	b.n	80031a6 <HAL_ADC_Start_DMA+0x17a>
    }
#endif
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80031a2:	2302      	movs	r3, #2
 80031a4:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 80031a6:	7dfb      	ldrb	r3, [r7, #23]
}
 80031a8:	4618      	mov	r0, r3
 80031aa:	3718      	adds	r7, #24
 80031ac:	46bd      	mov	sp, r7
 80031ae:	bd80      	pop	{r7, pc}
 80031b0:	50000100 	.word	0x50000100
 80031b4:	50000300 	.word	0x50000300
 80031b8:	50000700 	.word	0x50000700
 80031bc:	50000600 	.word	0x50000600
 80031c0:	50000500 	.word	0x50000500
 80031c4:	50000400 	.word	0x50000400
 80031c8:	080040d3 	.word	0x080040d3
 80031cc:	080041ab 	.word	0x080041ab
 80031d0:	080041c7 	.word	0x080041c7

080031d4 <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 80031d4:	b580      	push	{r7, lr}
 80031d6:	b08a      	sub	sp, #40	; 0x28
 80031d8:	af00      	add	r7, sp, #0
 80031da:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 80031dc:	2300      	movs	r3, #0
 80031de:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t tmp_isr = hadc->Instance->ISR;
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_ier = hadc->Instance->IER;
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	685b      	ldr	r3, [r3, #4]
 80031ee:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_adc_inj_is_trigger_source_sw_start;
  uint32_t tmp_adc_reg_is_trigger_source_sw_start;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80031f8:	d004      	beq.n	8003204 <HAL_ADC_IRQHandler+0x30>
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	4a8e      	ldr	r2, [pc, #568]	; (8003438 <HAL_ADC_IRQHandler+0x264>)
 8003200:	4293      	cmp	r3, r2
 8003202:	d101      	bne.n	8003208 <HAL_ADC_IRQHandler+0x34>
 8003204:	4b8d      	ldr	r3, [pc, #564]	; (800343c <HAL_ADC_IRQHandler+0x268>)
 8003206:	e000      	b.n	800320a <HAL_ADC_IRQHandler+0x36>
 8003208:	4b8d      	ldr	r3, [pc, #564]	; (8003440 <HAL_ADC_IRQHandler+0x26c>)
 800320a:	4618      	mov	r0, r3
 800320c:	f7ff fc5a 	bl	8002ac4 <LL_ADC_GetMultimode>
 8003210:	6178      	str	r0, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 8003212:	69fb      	ldr	r3, [r7, #28]
 8003214:	f003 0302 	and.w	r3, r3, #2
 8003218:	2b00      	cmp	r3, #0
 800321a:	d017      	beq.n	800324c <HAL_ADC_IRQHandler+0x78>
 800321c:	69bb      	ldr	r3, [r7, #24]
 800321e:	f003 0302 	and.w	r3, r3, #2
 8003222:	2b00      	cmp	r3, #0
 8003224:	d012      	beq.n	800324c <HAL_ADC_IRQHandler+0x78>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800322a:	f003 0310 	and.w	r3, r3, #16
 800322e:	2b00      	cmp	r3, #0
 8003230:	d105      	bne.n	800323e <HAL_ADC_IRQHandler+0x6a>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003236:	f443 6200 	orr.w	r2, r3, #2048	; 0x800
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	65da      	str	r2, [r3, #92]	; 0x5c

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 800323e:	6878      	ldr	r0, [r7, #4]
 8003240:	f001 f8b8 	bl	80043b4 <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	2202      	movs	r2, #2
 800324a:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 800324c:	69fb      	ldr	r3, [r7, #28]
 800324e:	f003 0304 	and.w	r3, r3, #4
 8003252:	2b00      	cmp	r3, #0
 8003254:	d004      	beq.n	8003260 <HAL_ADC_IRQHandler+0x8c>
 8003256:	69bb      	ldr	r3, [r7, #24]
 8003258:	f003 0304 	and.w	r3, r3, #4
 800325c:	2b00      	cmp	r3, #0
 800325e:	d10b      	bne.n	8003278 <HAL_ADC_IRQHandler+0xa4>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8003260:	69fb      	ldr	r3, [r7, #28]
 8003262:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8003266:	2b00      	cmp	r3, #0
 8003268:	f000 8094 	beq.w	8003394 <HAL_ADC_IRQHandler+0x1c0>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 800326c:	69bb      	ldr	r3, [r7, #24]
 800326e:	f003 0308 	and.w	r3, r3, #8
 8003272:	2b00      	cmp	r3, #0
 8003274:	f000 808e 	beq.w	8003394 <HAL_ADC_IRQHandler+0x1c0>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800327c:	f003 0310 	and.w	r3, r3, #16
 8003280:	2b00      	cmp	r3, #0
 8003282:	d105      	bne.n	8003290 <HAL_ADC_IRQHandler+0xbc>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003288:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	65da      	str	r2, [r3, #92]	; 0x5c
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	4618      	mov	r0, r3
 8003296:	f7ff fb6f 	bl	8002978 <LL_ADC_REG_IsTriggerSourceSWStart>
 800329a:	4603      	mov	r3, r0
 800329c:	2b00      	cmp	r3, #0
 800329e:	d072      	beq.n	8003386 <HAL_ADC_IRQHandler+0x1b2>
    {
      /* Get relevant register CFGR in ADC instance of ADC master or slave    */
      /* in function of multimode state (for devices with multimode           */
      /* available).                                                          */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	4a64      	ldr	r2, [pc, #400]	; (8003438 <HAL_ADC_IRQHandler+0x264>)
 80032a6:	4293      	cmp	r3, r2
 80032a8:	d009      	beq.n	80032be <HAL_ADC_IRQHandler+0xea>
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	4a65      	ldr	r2, [pc, #404]	; (8003444 <HAL_ADC_IRQHandler+0x270>)
 80032b0:	4293      	cmp	r3, r2
 80032b2:	d002      	beq.n	80032ba <HAL_ADC_IRQHandler+0xe6>
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	e003      	b.n	80032c2 <HAL_ADC_IRQHandler+0xee>
 80032ba:	4b63      	ldr	r3, [pc, #396]	; (8003448 <HAL_ADC_IRQHandler+0x274>)
 80032bc:	e001      	b.n	80032c2 <HAL_ADC_IRQHandler+0xee>
 80032be:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80032c2:	687a      	ldr	r2, [r7, #4]
 80032c4:	6812      	ldr	r2, [r2, #0]
 80032c6:	4293      	cmp	r3, r2
 80032c8:	d008      	beq.n	80032dc <HAL_ADC_IRQHandler+0x108>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80032ca:	697b      	ldr	r3, [r7, #20]
 80032cc:	2b00      	cmp	r3, #0
 80032ce:	d005      	beq.n	80032dc <HAL_ADC_IRQHandler+0x108>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80032d0:	697b      	ldr	r3, [r7, #20]
 80032d2:	2b05      	cmp	r3, #5
 80032d4:	d002      	beq.n	80032dc <HAL_ADC_IRQHandler+0x108>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80032d6:	697b      	ldr	r3, [r7, #20]
 80032d8:	2b09      	cmp	r3, #9
 80032da:	d104      	bne.n	80032e6 <HAL_ADC_IRQHandler+0x112>
         )
      {
        /* check CONT bit directly in handle ADC CFGR register */
        tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	68db      	ldr	r3, [r3, #12]
 80032e2:	623b      	str	r3, [r7, #32]
 80032e4:	e014      	b.n	8003310 <HAL_ADC_IRQHandler+0x13c>
      }
      else
      {
        /* else need to check Master ADC CONT bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	4a53      	ldr	r2, [pc, #332]	; (8003438 <HAL_ADC_IRQHandler+0x264>)
 80032ec:	4293      	cmp	r3, r2
 80032ee:	d009      	beq.n	8003304 <HAL_ADC_IRQHandler+0x130>
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	4a53      	ldr	r2, [pc, #332]	; (8003444 <HAL_ADC_IRQHandler+0x270>)
 80032f6:	4293      	cmp	r3, r2
 80032f8:	d002      	beq.n	8003300 <HAL_ADC_IRQHandler+0x12c>
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	e003      	b.n	8003308 <HAL_ADC_IRQHandler+0x134>
 8003300:	4b51      	ldr	r3, [pc, #324]	; (8003448 <HAL_ADC_IRQHandler+0x274>)
 8003302:	e001      	b.n	8003308 <HAL_ADC_IRQHandler+0x134>
 8003304:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8003308:	613b      	str	r3, [r7, #16]
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 800330a:	693b      	ldr	r3, [r7, #16]
 800330c:	68db      	ldr	r3, [r3, #12]
 800330e:	623b      	str	r3, [r7, #32]
#else
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif

      /* Carry on if continuous mode is disabled */
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 8003310:	6a3b      	ldr	r3, [r7, #32]
 8003312:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003316:	2b00      	cmp	r3, #0
 8003318:	d135      	bne.n	8003386 <HAL_ADC_IRQHandler+0x1b2>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	f003 0308 	and.w	r3, r3, #8
 8003324:	2b08      	cmp	r3, #8
 8003326:	d12e      	bne.n	8003386 <HAL_ADC_IRQHandler+0x1b2>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
          /* ADSTART==0 (no conversion on going)                              */
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	4618      	mov	r0, r3
 800332e:	f7ff fc95 	bl	8002c5c <LL_ADC_REG_IsConversionOngoing>
 8003332:	4603      	mov	r3, r0
 8003334:	2b00      	cmp	r3, #0
 8003336:	d11a      	bne.n	800336e <HAL_ADC_IRQHandler+0x19a>
          {
            /* Disable ADC end of sequence conversion interrupt */
            /* Note: Overrun interrupt was enabled with EOC interrupt in      */
            /* HAL_Start_IT(), but is not disabled here because can be used   */
            /* by overrun IRQ process below.                                  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	685a      	ldr	r2, [r3, #4]
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	f022 020c 	bic.w	r2, r2, #12
 8003346:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800334c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	65da      	str	r2, [r3, #92]	; 0x5c

            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003358:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800335c:	2b00      	cmp	r3, #0
 800335e:	d112      	bne.n	8003386 <HAL_ADC_IRQHandler+0x1b2>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003364:	f043 0201 	orr.w	r2, r3, #1
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	65da      	str	r2, [r3, #92]	; 0x5c
 800336c:	e00b      	b.n	8003386 <HAL_ADC_IRQHandler+0x1b2>
            }
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003372:	f043 0210 	orr.w	r2, r3, #16
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	65da      	str	r2, [r3, #92]	; 0x5c

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800337e:	f043 0201 	orr.w	r2, r3, #1
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	661a      	str	r2, [r3, #96]	; 0x60
    /*       possibility to use:                                              */
    /*        " if ( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003386:	6878      	ldr	r0, [r7, #4]
 8003388:	f7fe f994 	bl	80016b4 <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	220c      	movs	r2, #12
 8003392:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8003394:	69fb      	ldr	r3, [r7, #28]
 8003396:	f003 0320 	and.w	r3, r3, #32
 800339a:	2b00      	cmp	r3, #0
 800339c:	d004      	beq.n	80033a8 <HAL_ADC_IRQHandler+0x1d4>
 800339e:	69bb      	ldr	r3, [r7, #24]
 80033a0:	f003 0320 	and.w	r3, r3, #32
 80033a4:	2b00      	cmp	r3, #0
 80033a6:	d10b      	bne.n	80033c0 <HAL_ADC_IRQHandler+0x1ec>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 80033a8:	69fb      	ldr	r3, [r7, #28]
 80033aa:	f003 0340 	and.w	r3, r3, #64	; 0x40
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 80033ae:	2b00      	cmp	r3, #0
 80033b0:	f000 80b3 	beq.w	800351a <HAL_ADC_IRQHandler+0x346>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 80033b4:	69bb      	ldr	r3, [r7, #24]
 80033b6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80033ba:	2b00      	cmp	r3, #0
 80033bc:	f000 80ad 	beq.w	800351a <HAL_ADC_IRQHandler+0x346>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80033c4:	f003 0310 	and.w	r3, r3, #16
 80033c8:	2b00      	cmp	r3, #0
 80033ca:	d105      	bne.n	80033d8 <HAL_ADC_IRQHandler+0x204>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80033d0:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	65da      	str	r2, [r3, #92]	; 0x5c
    }

    /* Retrieve ADC configuration */
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	4618      	mov	r0, r3
 80033de:	f7ff fb0a 	bl	80029f6 <LL_ADC_INJ_IsTriggerSourceSWStart>
 80033e2:	60f8      	str	r0, [r7, #12]
    tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	4618      	mov	r0, r3
 80033ea:	f7ff fac5 	bl	8002978 <LL_ADC_REG_IsTriggerSourceSWStart>
 80033ee:	60b8      	str	r0, [r7, #8]
    /* Get relevant register CFGR in ADC instance of ADC master or slave  */
    /* in function of multimode state (for devices with multimode         */
    /* available).                                                        */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	4a10      	ldr	r2, [pc, #64]	; (8003438 <HAL_ADC_IRQHandler+0x264>)
 80033f6:	4293      	cmp	r3, r2
 80033f8:	d009      	beq.n	800340e <HAL_ADC_IRQHandler+0x23a>
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	4a11      	ldr	r2, [pc, #68]	; (8003444 <HAL_ADC_IRQHandler+0x270>)
 8003400:	4293      	cmp	r3, r2
 8003402:	d002      	beq.n	800340a <HAL_ADC_IRQHandler+0x236>
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	e003      	b.n	8003412 <HAL_ADC_IRQHandler+0x23e>
 800340a:	4b0f      	ldr	r3, [pc, #60]	; (8003448 <HAL_ADC_IRQHandler+0x274>)
 800340c:	e001      	b.n	8003412 <HAL_ADC_IRQHandler+0x23e>
 800340e:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8003412:	687a      	ldr	r2, [r7, #4]
 8003414:	6812      	ldr	r2, [r2, #0]
 8003416:	4293      	cmp	r3, r2
 8003418:	d008      	beq.n	800342c <HAL_ADC_IRQHandler+0x258>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800341a:	697b      	ldr	r3, [r7, #20]
 800341c:	2b00      	cmp	r3, #0
 800341e:	d005      	beq.n	800342c <HAL_ADC_IRQHandler+0x258>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 8003420:	697b      	ldr	r3, [r7, #20]
 8003422:	2b06      	cmp	r3, #6
 8003424:	d002      	beq.n	800342c <HAL_ADC_IRQHandler+0x258>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 8003426:	697b      	ldr	r3, [r7, #20]
 8003428:	2b07      	cmp	r3, #7
 800342a:	d10f      	bne.n	800344c <HAL_ADC_IRQHandler+0x278>
       )
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	68db      	ldr	r3, [r3, #12]
 8003432:	623b      	str	r3, [r7, #32]
 8003434:	e01f      	b.n	8003476 <HAL_ADC_IRQHandler+0x2a2>
 8003436:	bf00      	nop
 8003438:	50000100 	.word	0x50000100
 800343c:	50000300 	.word	0x50000300
 8003440:	50000700 	.word	0x50000700
 8003444:	50000500 	.word	0x50000500
 8003448:	50000400 	.word	0x50000400
    }
    else
    {
      tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	4a8b      	ldr	r2, [pc, #556]	; (8003680 <HAL_ADC_IRQHandler+0x4ac>)
 8003452:	4293      	cmp	r3, r2
 8003454:	d009      	beq.n	800346a <HAL_ADC_IRQHandler+0x296>
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	4a8a      	ldr	r2, [pc, #552]	; (8003684 <HAL_ADC_IRQHandler+0x4b0>)
 800345c:	4293      	cmp	r3, r2
 800345e:	d002      	beq.n	8003466 <HAL_ADC_IRQHandler+0x292>
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	e003      	b.n	800346e <HAL_ADC_IRQHandler+0x29a>
 8003466:	4b88      	ldr	r3, [pc, #544]	; (8003688 <HAL_ADC_IRQHandler+0x4b4>)
 8003468:	e001      	b.n	800346e <HAL_ADC_IRQHandler+0x29a>
 800346a:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 800346e:	613b      	str	r3, [r7, #16]
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8003470:	693b      	ldr	r3, [r7, #16]
 8003472:	68db      	ldr	r3, [r3, #12]
 8003474:	623b      	str	r3, [r7, #32]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 8003476:	68fb      	ldr	r3, [r7, #12]
 8003478:	2b00      	cmp	r3, #0
 800347a:	d047      	beq.n	800350c <HAL_ADC_IRQHandler+0x338>
    {
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 800347c:	6a3b      	ldr	r3, [r7, #32]
 800347e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003482:	2b00      	cmp	r3, #0
 8003484:	d007      	beq.n	8003496 <HAL_ADC_IRQHandler+0x2c2>
 8003486:	68bb      	ldr	r3, [r7, #8]
 8003488:	2b00      	cmp	r3, #0
 800348a:	d03f      	beq.n	800350c <HAL_ADC_IRQHandler+0x338>
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 800348c:	6a3b      	ldr	r3, [r7, #32]
 800348e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 8003492:	2b00      	cmp	r3, #0
 8003494:	d13a      	bne.n	800350c <HAL_ADC_IRQHandler+0x338>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80034a0:	2b40      	cmp	r3, #64	; 0x40
 80034a2:	d133      	bne.n	800350c <HAL_ADC_IRQHandler+0x338>
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 80034a4:	6a3b      	ldr	r3, [r7, #32]
 80034a6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80034aa:	2b00      	cmp	r3, #0
 80034ac:	d12e      	bne.n	800350c <HAL_ADC_IRQHandler+0x338>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	4618      	mov	r0, r3
 80034b4:	f7ff fbe5 	bl	8002c82 <LL_ADC_INJ_IsConversionOngoing>
 80034b8:	4603      	mov	r3, r0
 80034ba:	2b00      	cmp	r3, #0
 80034bc:	d11a      	bne.n	80034f4 <HAL_ADC_IRQHandler+0x320>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	685a      	ldr	r2, [r3, #4]
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80034cc:	605a      	str	r2, [r3, #4]

              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80034d2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	65da      	str	r2, [r3, #92]	; 0x5c

              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80034de:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80034e2:	2b00      	cmp	r3, #0
 80034e4:	d112      	bne.n	800350c <HAL_ADC_IRQHandler+0x338>
              {
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80034ea:	f043 0201 	orr.w	r2, r3, #1
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	65da      	str	r2, [r3, #92]	; 0x5c
 80034f2:	e00b      	b.n	800350c <HAL_ADC_IRQHandler+0x338>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80034f8:	f043 0210 	orr.w	r2, r3, #16
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	65da      	str	r2, [r3, #92]	; 0x5c

              /* Set ADC error code to ADC peripheral internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003504:	f043 0201 	orr.w	r2, r3, #1
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	661a      	str	r2, [r3, #96]	; 0x60
              interruption has been triggered by end of conversion or end of
              sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 800350c:	6878      	ldr	r0, [r7, #4]
 800350e:	f000 ff29 	bl	8004364 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	2260      	movs	r2, #96	; 0x60
 8003518:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 800351a:	69fb      	ldr	r3, [r7, #28]
 800351c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003520:	2b00      	cmp	r3, #0
 8003522:	d011      	beq.n	8003548 <HAL_ADC_IRQHandler+0x374>
 8003524:	69bb      	ldr	r3, [r7, #24]
 8003526:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800352a:	2b00      	cmp	r3, #0
 800352c:	d00c      	beq.n	8003548 <HAL_ADC_IRQHandler+0x374>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003532:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 800353a:	6878      	ldr	r0, [r7, #4]
 800353c:	f000 f8b4 	bl	80036a8 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	2280      	movs	r2, #128	; 0x80
 8003546:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 8003548:	69fb      	ldr	r3, [r7, #28]
 800354a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800354e:	2b00      	cmp	r3, #0
 8003550:	d012      	beq.n	8003578 <HAL_ADC_IRQHandler+0x3a4>
 8003552:	69bb      	ldr	r3, [r7, #24]
 8003554:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003558:	2b00      	cmp	r3, #0
 800355a:	d00d      	beq.n	8003578 <HAL_ADC_IRQHandler+0x3a4>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003560:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8003568:	6878      	ldr	r0, [r7, #4]
 800356a:	f000 ff0f 	bl	800438c <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003576:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 8003578:	69fb      	ldr	r3, [r7, #28]
 800357a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800357e:	2b00      	cmp	r3, #0
 8003580:	d012      	beq.n	80035a8 <HAL_ADC_IRQHandler+0x3d4>
 8003582:	69bb      	ldr	r3, [r7, #24]
 8003584:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003588:	2b00      	cmp	r3, #0
 800358a:	d00d      	beq.n	80035a8 <HAL_ADC_IRQHandler+0x3d4>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003590:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8003598:	6878      	ldr	r0, [r7, #4]
 800359a:	f000 ff01 	bl	80043a0 <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	f44f 7200 	mov.w	r2, #512	; 0x200
 80035a6:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 80035a8:	69fb      	ldr	r3, [r7, #28]
 80035aa:	f003 0310 	and.w	r3, r3, #16
 80035ae:	2b00      	cmp	r3, #0
 80035b0:	d043      	beq.n	800363a <HAL_ADC_IRQHandler+0x466>
 80035b2:	69bb      	ldr	r3, [r7, #24]
 80035b4:	f003 0310 	and.w	r3, r3, #16
 80035b8:	2b00      	cmp	r3, #0
 80035ba:	d03e      	beq.n	800363a <HAL_ADC_IRQHandler+0x466>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80035c0:	2b00      	cmp	r3, #0
 80035c2:	d102      	bne.n	80035ca <HAL_ADC_IRQHandler+0x3f6>
    {
      overrun_error = 1UL;
 80035c4:	2301      	movs	r3, #1
 80035c6:	627b      	str	r3, [r7, #36]	; 0x24
 80035c8:	e021      	b.n	800360e <HAL_ADC_IRQHandler+0x43a>
    }
    else
    {
      /* Check DMA configuration */
#if defined(ADC_MULTIMODE_SUPPORT)
      if (tmp_multimode_config != LL_ADC_MULTI_INDEPENDENT)
 80035ca:	697b      	ldr	r3, [r7, #20]
 80035cc:	2b00      	cmp	r3, #0
 80035ce:	d015      	beq.n	80035fc <HAL_ADC_IRQHandler+0x428>
      {
        /* Multimode (when feature is available) is enabled,
           Common Control Register MDMA bits must be checked. */
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80035d8:	d004      	beq.n	80035e4 <HAL_ADC_IRQHandler+0x410>
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	4a28      	ldr	r2, [pc, #160]	; (8003680 <HAL_ADC_IRQHandler+0x4ac>)
 80035e0:	4293      	cmp	r3, r2
 80035e2:	d101      	bne.n	80035e8 <HAL_ADC_IRQHandler+0x414>
 80035e4:	4b29      	ldr	r3, [pc, #164]	; (800368c <HAL_ADC_IRQHandler+0x4b8>)
 80035e6:	e000      	b.n	80035ea <HAL_ADC_IRQHandler+0x416>
 80035e8:	4b29      	ldr	r3, [pc, #164]	; (8003690 <HAL_ADC_IRQHandler+0x4bc>)
 80035ea:	4618      	mov	r0, r3
 80035ec:	f7ff fa78 	bl	8002ae0 <LL_ADC_GetMultiDMATransfer>
 80035f0:	4603      	mov	r3, r0
 80035f2:	2b00      	cmp	r3, #0
 80035f4:	d00b      	beq.n	800360e <HAL_ADC_IRQHandler+0x43a>
        {
          overrun_error = 1UL;
 80035f6:	2301      	movs	r3, #1
 80035f8:	627b      	str	r3, [r7, #36]	; 0x24
 80035fa:	e008      	b.n	800360e <HAL_ADC_IRQHandler+0x43a>
      }
      else
#endif
      {
        /* Multimode not set or feature not available or ADC independent */
        if ((hadc->Instance->CFGR & ADC_CFGR_DMAEN) != 0UL)
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	68db      	ldr	r3, [r3, #12]
 8003602:	f003 0301 	and.w	r3, r3, #1
 8003606:	2b00      	cmp	r3, #0
 8003608:	d001      	beq.n	800360e <HAL_ADC_IRQHandler+0x43a>
        {
          overrun_error = 1UL;
 800360a:	2301      	movs	r3, #1
 800360c:	627b      	str	r3, [r7, #36]	; 0x24
        }
      }
    }

    if (overrun_error == 1UL)
 800360e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003610:	2b01      	cmp	r3, #1
 8003612:	d10e      	bne.n	8003632 <HAL_ADC_IRQHandler+0x45e>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003618:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003624:	f043 0202 	orr.w	r2, r3, #2
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	661a      	str	r2, [r3, #96]	; 0x60
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 800362c:	6878      	ldr	r0, [r7, #4]
 800362e:	f000 f845 	bl	80036bc <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	2210      	movs	r2, #16
 8003638:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Injected context queue overflow flag ========== */
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 800363a:	69fb      	ldr	r3, [r7, #28]
 800363c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003640:	2b00      	cmp	r3, #0
 8003642:	d018      	beq.n	8003676 <HAL_ADC_IRQHandler+0x4a2>
 8003644:	69bb      	ldr	r3, [r7, #24]
 8003646:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800364a:	2b00      	cmp	r3, #0
 800364c:	d013      	beq.n	8003676 <HAL_ADC_IRQHandler+0x4a2>
  {
    /* Change ADC state to overrun state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003652:	f443 4280 	orr.w	r2, r3, #16384	; 0x4000
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Set ADC error code to Injected context queue overflow */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800365e:	f043 0208 	orr.w	r2, r3, #8
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	661a      	str	r2, [r3, #96]	; 0x60

    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800366e:	601a      	str	r2, [r3, #0]

    /* Injected context queue overflow callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedQueueOverflowCallback(hadc);
#else
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8003670:	6878      	ldr	r0, [r7, #4]
 8003672:	f000 fe81 	bl	8004378 <HAL_ADCEx_InjectedQueueOverflowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }

}
 8003676:	bf00      	nop
 8003678:	3728      	adds	r7, #40	; 0x28
 800367a:	46bd      	mov	sp, r7
 800367c:	bd80      	pop	{r7, pc}
 800367e:	bf00      	nop
 8003680:	50000100 	.word	0x50000100
 8003684:	50000500 	.word	0x50000500
 8003688:	50000400 	.word	0x50000400
 800368c:	50000300 	.word	0x50000300
 8003690:	50000700 	.word	0x50000700

08003694 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8003694:	b480      	push	{r7}
 8003696:	b083      	sub	sp, #12
 8003698:	af00      	add	r7, sp, #0
 800369a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 800369c:	bf00      	nop
 800369e:	370c      	adds	r7, #12
 80036a0:	46bd      	mov	sp, r7
 80036a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036a6:	4770      	bx	lr

080036a8 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 80036a8:	b480      	push	{r7}
 80036aa:	b083      	sub	sp, #12
 80036ac:	af00      	add	r7, sp, #0
 80036ae:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 80036b0:	bf00      	nop
 80036b2:	370c      	adds	r7, #12
 80036b4:	46bd      	mov	sp, r7
 80036b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036ba:	4770      	bx	lr

080036bc <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80036bc:	b480      	push	{r7}
 80036be:	b083      	sub	sp, #12
 80036c0:	af00      	add	r7, sp, #0
 80036c2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 80036c4:	bf00      	nop
 80036c6:	370c      	adds	r7, #12
 80036c8:	46bd      	mov	sp, r7
 80036ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036ce:	4770      	bx	lr

080036d0 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 80036d0:	b580      	push	{r7, lr}
 80036d2:	b0b6      	sub	sp, #216	; 0xd8
 80036d4:	af00      	add	r7, sp, #0
 80036d6:	6078      	str	r0, [r7, #4]
 80036d8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80036da:	2300      	movs	r3, #0
 80036dc:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 80036e0:	2300      	movs	r3, #0
 80036e2:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 80036ea:	2b01      	cmp	r3, #1
 80036ec:	d102      	bne.n	80036f4 <HAL_ADC_ConfigChannel+0x24>
 80036ee:	2302      	movs	r3, #2
 80036f0:	f000 bc13 	b.w	8003f1a <HAL_ADC_ConfigChannel+0x84a>
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	2201      	movs	r2, #1
 80036f8:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	4618      	mov	r0, r3
 8003702:	f7ff faab 	bl	8002c5c <LL_ADC_REG_IsConversionOngoing>
 8003706:	4603      	mov	r3, r0
 8003708:	2b00      	cmp	r3, #0
 800370a:	f040 83f3 	bne.w	8003ef4 <HAL_ADC_ConfigChannel+0x824>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	6818      	ldr	r0, [r3, #0]
 8003712:	683b      	ldr	r3, [r7, #0]
 8003714:	6859      	ldr	r1, [r3, #4]
 8003716:	683b      	ldr	r3, [r7, #0]
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	461a      	mov	r2, r3
 800371c:	f7ff f93f 	bl	800299e <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	4618      	mov	r0, r3
 8003726:	f7ff fa99 	bl	8002c5c <LL_ADC_REG_IsConversionOngoing>
 800372a:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	4618      	mov	r0, r3
 8003734:	f7ff faa5 	bl	8002c82 <LL_ADC_INJ_IsConversionOngoing>
 8003738:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800373c:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8003740:	2b00      	cmp	r3, #0
 8003742:	f040 81d9 	bne.w	8003af8 <HAL_ADC_ConfigChannel+0x428>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8003746:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 800374a:	2b00      	cmp	r3, #0
 800374c:	f040 81d4 	bne.w	8003af8 <HAL_ADC_ConfigChannel+0x428>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (sConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8003750:	683b      	ldr	r3, [r7, #0]
 8003752:	689b      	ldr	r3, [r3, #8]
 8003754:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8003758:	d10f      	bne.n	800377a <HAL_ADC_ConfigChannel+0xaa>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	6818      	ldr	r0, [r3, #0]
 800375e:	683b      	ldr	r3, [r7, #0]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	2200      	movs	r2, #0
 8003764:	4619      	mov	r1, r3
 8003766:	f7ff f959 	bl	8002a1c <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 8003772:	4618      	mov	r0, r3
 8003774:	f7ff f8ed 	bl	8002952 <LL_ADC_SetSamplingTimeCommonConfig>
 8003778:	e00e      	b.n	8003798 <HAL_ADC_ConfigChannel+0xc8>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	6818      	ldr	r0, [r3, #0]
 800377e:	683b      	ldr	r3, [r7, #0]
 8003780:	6819      	ldr	r1, [r3, #0]
 8003782:	683b      	ldr	r3, [r7, #0]
 8003784:	689b      	ldr	r3, [r3, #8]
 8003786:	461a      	mov	r2, r3
 8003788:	f7ff f948 	bl	8002a1c <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	2100      	movs	r1, #0
 8003792:	4618      	mov	r0, r3
 8003794:	f7ff f8dd 	bl	8002952 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8003798:	683b      	ldr	r3, [r7, #0]
 800379a:	695a      	ldr	r2, [r3, #20]
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	68db      	ldr	r3, [r3, #12]
 80037a2:	08db      	lsrs	r3, r3, #3
 80037a4:	f003 0303 	and.w	r3, r3, #3
 80037a8:	005b      	lsls	r3, r3, #1
 80037aa:	fa02 f303 	lsl.w	r3, r2, r3
 80037ae:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 80037b2:	683b      	ldr	r3, [r7, #0]
 80037b4:	691b      	ldr	r3, [r3, #16]
 80037b6:	2b04      	cmp	r3, #4
 80037b8:	d022      	beq.n	8003800 <HAL_ADC_ConfigChannel+0x130>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	6818      	ldr	r0, [r3, #0]
 80037be:	683b      	ldr	r3, [r7, #0]
 80037c0:	6919      	ldr	r1, [r3, #16]
 80037c2:	683b      	ldr	r3, [r7, #0]
 80037c4:	681a      	ldr	r2, [r3, #0]
 80037c6:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80037ca:	f7ff f837 	bl	800283c <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(sConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, sConfig->OffsetNumber, sConfig->OffsetSign);
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	6818      	ldr	r0, [r3, #0]
 80037d2:	683b      	ldr	r3, [r7, #0]
 80037d4:	6919      	ldr	r1, [r3, #16]
 80037d6:	683b      	ldr	r3, [r7, #0]
 80037d8:	699b      	ldr	r3, [r3, #24]
 80037da:	461a      	mov	r2, r3
 80037dc:	f7ff f883 	bl	80028e6 <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSaturation == ENABLE) ? LL_ADC_OFFSET_SATURATION_ENABLE : LL_ADC_OFFSET_SATURATION_DISABLE);
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	6818      	ldr	r0, [r3, #0]
 80037e4:	683b      	ldr	r3, [r7, #0]
 80037e6:	6919      	ldr	r1, [r3, #16]
 80037e8:	683b      	ldr	r3, [r7, #0]
 80037ea:	7f1b      	ldrb	r3, [r3, #28]
 80037ec:	2b01      	cmp	r3, #1
 80037ee:	d102      	bne.n	80037f6 <HAL_ADC_ConfigChannel+0x126>
 80037f0:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80037f4:	e000      	b.n	80037f8 <HAL_ADC_ConfigChannel+0x128>
 80037f6:	2300      	movs	r3, #0
 80037f8:	461a      	mov	r2, r3
 80037fa:	f7ff f88f 	bl	800291c <LL_ADC_SetOffsetSaturation>
 80037fe:	e17b      	b.n	8003af8 <HAL_ADC_ConfigChannel+0x428>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	2100      	movs	r1, #0
 8003806:	4618      	mov	r0, r3
 8003808:	f7ff f83c 	bl	8002884 <LL_ADC_GetOffsetChannel>
 800380c:	4603      	mov	r3, r0
 800380e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003812:	2b00      	cmp	r3, #0
 8003814:	d10a      	bne.n	800382c <HAL_ADC_ConfigChannel+0x15c>
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	2100      	movs	r1, #0
 800381c:	4618      	mov	r0, r3
 800381e:	f7ff f831 	bl	8002884 <LL_ADC_GetOffsetChannel>
 8003822:	4603      	mov	r3, r0
 8003824:	0e9b      	lsrs	r3, r3, #26
 8003826:	f003 021f 	and.w	r2, r3, #31
 800382a:	e01e      	b.n	800386a <HAL_ADC_ConfigChannel+0x19a>
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	2100      	movs	r1, #0
 8003832:	4618      	mov	r0, r3
 8003834:	f7ff f826 	bl	8002884 <LL_ADC_GetOffsetChannel>
 8003838:	4603      	mov	r3, r0
 800383a:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800383e:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8003842:	fa93 f3a3 	rbit	r3, r3
 8003846:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800384a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800384e:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8003852:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8003856:	2b00      	cmp	r3, #0
 8003858:	d101      	bne.n	800385e <HAL_ADC_ConfigChannel+0x18e>
  {
    return 32U;
 800385a:	2320      	movs	r3, #32
 800385c:	e004      	b.n	8003868 <HAL_ADC_ConfigChannel+0x198>
  }
  return __builtin_clz(value);
 800385e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8003862:	fab3 f383 	clz	r3, r3
 8003866:	b2db      	uxtb	r3, r3
 8003868:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800386a:	683b      	ldr	r3, [r7, #0]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003872:	2b00      	cmp	r3, #0
 8003874:	d105      	bne.n	8003882 <HAL_ADC_ConfigChannel+0x1b2>
 8003876:	683b      	ldr	r3, [r7, #0]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	0e9b      	lsrs	r3, r3, #26
 800387c:	f003 031f 	and.w	r3, r3, #31
 8003880:	e018      	b.n	80038b4 <HAL_ADC_ConfigChannel+0x1e4>
 8003882:	683b      	ldr	r3, [r7, #0]
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800388a:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 800388e:	fa93 f3a3 	rbit	r3, r3
 8003892:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  return result;
 8003896:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800389a:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  if (value == 0U)
 800389e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 80038a2:	2b00      	cmp	r3, #0
 80038a4:	d101      	bne.n	80038aa <HAL_ADC_ConfigChannel+0x1da>
    return 32U;
 80038a6:	2320      	movs	r3, #32
 80038a8:	e004      	b.n	80038b4 <HAL_ADC_ConfigChannel+0x1e4>
  return __builtin_clz(value);
 80038aa:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 80038ae:	fab3 f383 	clz	r3, r3
 80038b2:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80038b4:	429a      	cmp	r2, r3
 80038b6:	d106      	bne.n	80038c6 <HAL_ADC_ConfigChannel+0x1f6>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	2200      	movs	r2, #0
 80038be:	2100      	movs	r1, #0
 80038c0:	4618      	mov	r0, r3
 80038c2:	f7fe fff5 	bl	80028b0 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	2101      	movs	r1, #1
 80038cc:	4618      	mov	r0, r3
 80038ce:	f7fe ffd9 	bl	8002884 <LL_ADC_GetOffsetChannel>
 80038d2:	4603      	mov	r3, r0
 80038d4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80038d8:	2b00      	cmp	r3, #0
 80038da:	d10a      	bne.n	80038f2 <HAL_ADC_ConfigChannel+0x222>
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	2101      	movs	r1, #1
 80038e2:	4618      	mov	r0, r3
 80038e4:	f7fe ffce 	bl	8002884 <LL_ADC_GetOffsetChannel>
 80038e8:	4603      	mov	r3, r0
 80038ea:	0e9b      	lsrs	r3, r3, #26
 80038ec:	f003 021f 	and.w	r2, r3, #31
 80038f0:	e01e      	b.n	8003930 <HAL_ADC_ConfigChannel+0x260>
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	2101      	movs	r1, #1
 80038f8:	4618      	mov	r0, r3
 80038fa:	f7fe ffc3 	bl	8002884 <LL_ADC_GetOffsetChannel>
 80038fe:	4603      	mov	r3, r0
 8003900:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003904:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8003908:	fa93 f3a3 	rbit	r3, r3
 800390c:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  return result;
 8003910:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8003914:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  if (value == 0U)
 8003918:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800391c:	2b00      	cmp	r3, #0
 800391e:	d101      	bne.n	8003924 <HAL_ADC_ConfigChannel+0x254>
    return 32U;
 8003920:	2320      	movs	r3, #32
 8003922:	e004      	b.n	800392e <HAL_ADC_ConfigChannel+0x25e>
  return __builtin_clz(value);
 8003924:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8003928:	fab3 f383 	clz	r3, r3
 800392c:	b2db      	uxtb	r3, r3
 800392e:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8003930:	683b      	ldr	r3, [r7, #0]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003938:	2b00      	cmp	r3, #0
 800393a:	d105      	bne.n	8003948 <HAL_ADC_ConfigChannel+0x278>
 800393c:	683b      	ldr	r3, [r7, #0]
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	0e9b      	lsrs	r3, r3, #26
 8003942:	f003 031f 	and.w	r3, r3, #31
 8003946:	e018      	b.n	800397a <HAL_ADC_ConfigChannel+0x2aa>
 8003948:	683b      	ldr	r3, [r7, #0]
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003950:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8003954:	fa93 f3a3 	rbit	r3, r3
 8003958:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  return result;
 800395c:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8003960:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (value == 0U)
 8003964:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8003968:	2b00      	cmp	r3, #0
 800396a:	d101      	bne.n	8003970 <HAL_ADC_ConfigChannel+0x2a0>
    return 32U;
 800396c:	2320      	movs	r3, #32
 800396e:	e004      	b.n	800397a <HAL_ADC_ConfigChannel+0x2aa>
  return __builtin_clz(value);
 8003970:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8003974:	fab3 f383 	clz	r3, r3
 8003978:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800397a:	429a      	cmp	r2, r3
 800397c:	d106      	bne.n	800398c <HAL_ADC_ConfigChannel+0x2bc>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	2200      	movs	r2, #0
 8003984:	2101      	movs	r1, #1
 8003986:	4618      	mov	r0, r3
 8003988:	f7fe ff92 	bl	80028b0 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	2102      	movs	r1, #2
 8003992:	4618      	mov	r0, r3
 8003994:	f7fe ff76 	bl	8002884 <LL_ADC_GetOffsetChannel>
 8003998:	4603      	mov	r3, r0
 800399a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800399e:	2b00      	cmp	r3, #0
 80039a0:	d10a      	bne.n	80039b8 <HAL_ADC_ConfigChannel+0x2e8>
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	2102      	movs	r1, #2
 80039a8:	4618      	mov	r0, r3
 80039aa:	f7fe ff6b 	bl	8002884 <LL_ADC_GetOffsetChannel>
 80039ae:	4603      	mov	r3, r0
 80039b0:	0e9b      	lsrs	r3, r3, #26
 80039b2:	f003 021f 	and.w	r2, r3, #31
 80039b6:	e01e      	b.n	80039f6 <HAL_ADC_ConfigChannel+0x326>
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	2102      	movs	r1, #2
 80039be:	4618      	mov	r0, r3
 80039c0:	f7fe ff60 	bl	8002884 <LL_ADC_GetOffsetChannel>
 80039c4:	4603      	mov	r3, r0
 80039c6:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80039ca:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80039ce:	fa93 f3a3 	rbit	r3, r3
 80039d2:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  return result;
 80039d6:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80039da:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  if (value == 0U)
 80039de:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	d101      	bne.n	80039ea <HAL_ADC_ConfigChannel+0x31a>
    return 32U;
 80039e6:	2320      	movs	r3, #32
 80039e8:	e004      	b.n	80039f4 <HAL_ADC_ConfigChannel+0x324>
  return __builtin_clz(value);
 80039ea:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80039ee:	fab3 f383 	clz	r3, r3
 80039f2:	b2db      	uxtb	r3, r3
 80039f4:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80039f6:	683b      	ldr	r3, [r7, #0]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80039fe:	2b00      	cmp	r3, #0
 8003a00:	d105      	bne.n	8003a0e <HAL_ADC_ConfigChannel+0x33e>
 8003a02:	683b      	ldr	r3, [r7, #0]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	0e9b      	lsrs	r3, r3, #26
 8003a08:	f003 031f 	and.w	r3, r3, #31
 8003a0c:	e016      	b.n	8003a3c <HAL_ADC_ConfigChannel+0x36c>
 8003a0e:	683b      	ldr	r3, [r7, #0]
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a16:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8003a1a:	fa93 f3a3 	rbit	r3, r3
 8003a1e:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 8003a20:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8003a22:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (value == 0U)
 8003a26:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003a2a:	2b00      	cmp	r3, #0
 8003a2c:	d101      	bne.n	8003a32 <HAL_ADC_ConfigChannel+0x362>
    return 32U;
 8003a2e:	2320      	movs	r3, #32
 8003a30:	e004      	b.n	8003a3c <HAL_ADC_ConfigChannel+0x36c>
  return __builtin_clz(value);
 8003a32:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003a36:	fab3 f383 	clz	r3, r3
 8003a3a:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8003a3c:	429a      	cmp	r2, r3
 8003a3e:	d106      	bne.n	8003a4e <HAL_ADC_ConfigChannel+0x37e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	2200      	movs	r2, #0
 8003a46:	2102      	movs	r1, #2
 8003a48:	4618      	mov	r0, r3
 8003a4a:	f7fe ff31 	bl	80028b0 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	2103      	movs	r1, #3
 8003a54:	4618      	mov	r0, r3
 8003a56:	f7fe ff15 	bl	8002884 <LL_ADC_GetOffsetChannel>
 8003a5a:	4603      	mov	r3, r0
 8003a5c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003a60:	2b00      	cmp	r3, #0
 8003a62:	d10a      	bne.n	8003a7a <HAL_ADC_ConfigChannel+0x3aa>
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	2103      	movs	r1, #3
 8003a6a:	4618      	mov	r0, r3
 8003a6c:	f7fe ff0a 	bl	8002884 <LL_ADC_GetOffsetChannel>
 8003a70:	4603      	mov	r3, r0
 8003a72:	0e9b      	lsrs	r3, r3, #26
 8003a74:	f003 021f 	and.w	r2, r3, #31
 8003a78:	e017      	b.n	8003aaa <HAL_ADC_ConfigChannel+0x3da>
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	2103      	movs	r1, #3
 8003a80:	4618      	mov	r0, r3
 8003a82:	f7fe feff 	bl	8002884 <LL_ADC_GetOffsetChannel>
 8003a86:	4603      	mov	r3, r0
 8003a88:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a8a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003a8c:	fa93 f3a3 	rbit	r3, r3
 8003a90:	673b      	str	r3, [r7, #112]	; 0x70
  return result;
 8003a92:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003a94:	67bb      	str	r3, [r7, #120]	; 0x78
  if (value == 0U)
 8003a96:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003a98:	2b00      	cmp	r3, #0
 8003a9a:	d101      	bne.n	8003aa0 <HAL_ADC_ConfigChannel+0x3d0>
    return 32U;
 8003a9c:	2320      	movs	r3, #32
 8003a9e:	e003      	b.n	8003aa8 <HAL_ADC_ConfigChannel+0x3d8>
  return __builtin_clz(value);
 8003aa0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003aa2:	fab3 f383 	clz	r3, r3
 8003aa6:	b2db      	uxtb	r3, r3
 8003aa8:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8003aaa:	683b      	ldr	r3, [r7, #0]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003ab2:	2b00      	cmp	r3, #0
 8003ab4:	d105      	bne.n	8003ac2 <HAL_ADC_ConfigChannel+0x3f2>
 8003ab6:	683b      	ldr	r3, [r7, #0]
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	0e9b      	lsrs	r3, r3, #26
 8003abc:	f003 031f 	and.w	r3, r3, #31
 8003ac0:	e011      	b.n	8003ae6 <HAL_ADC_ConfigChannel+0x416>
 8003ac2:	683b      	ldr	r3, [r7, #0]
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ac8:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8003aca:	fa93 f3a3 	rbit	r3, r3
 8003ace:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 8003ad0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003ad2:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (value == 0U)
 8003ad4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003ad6:	2b00      	cmp	r3, #0
 8003ad8:	d101      	bne.n	8003ade <HAL_ADC_ConfigChannel+0x40e>
    return 32U;
 8003ada:	2320      	movs	r3, #32
 8003adc:	e003      	b.n	8003ae6 <HAL_ADC_ConfigChannel+0x416>
  return __builtin_clz(value);
 8003ade:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003ae0:	fab3 f383 	clz	r3, r3
 8003ae4:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8003ae6:	429a      	cmp	r2, r3
 8003ae8:	d106      	bne.n	8003af8 <HAL_ADC_ConfigChannel+0x428>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	2200      	movs	r2, #0
 8003af0:	2103      	movs	r1, #3
 8003af2:	4618      	mov	r0, r3
 8003af4:	f7fe fedc 	bl	80028b0 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	4618      	mov	r0, r3
 8003afe:	f7ff f873 	bl	8002be8 <LL_ADC_IsEnabled>
 8003b02:	4603      	mov	r3, r0
 8003b04:	2b00      	cmp	r3, #0
 8003b06:	f040 813d 	bne.w	8003d84 <HAL_ADC_ConfigChannel+0x6b4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	6818      	ldr	r0, [r3, #0]
 8003b0e:	683b      	ldr	r3, [r7, #0]
 8003b10:	6819      	ldr	r1, [r3, #0]
 8003b12:	683b      	ldr	r3, [r7, #0]
 8003b14:	68db      	ldr	r3, [r3, #12]
 8003b16:	461a      	mov	r2, r3
 8003b18:	f7fe ffac 	bl	8002a74 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8003b1c:	683b      	ldr	r3, [r7, #0]
 8003b1e:	68db      	ldr	r3, [r3, #12]
 8003b20:	4aa2      	ldr	r2, [pc, #648]	; (8003dac <HAL_ADC_ConfigChannel+0x6dc>)
 8003b22:	4293      	cmp	r3, r2
 8003b24:	f040 812e 	bne.w	8003d84 <HAL_ADC_ConfigChannel+0x6b4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8003b2c:	683b      	ldr	r3, [r7, #0]
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003b34:	2b00      	cmp	r3, #0
 8003b36:	d10b      	bne.n	8003b50 <HAL_ADC_ConfigChannel+0x480>
 8003b38:	683b      	ldr	r3, [r7, #0]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	0e9b      	lsrs	r3, r3, #26
 8003b3e:	3301      	adds	r3, #1
 8003b40:	f003 031f 	and.w	r3, r3, #31
 8003b44:	2b09      	cmp	r3, #9
 8003b46:	bf94      	ite	ls
 8003b48:	2301      	movls	r3, #1
 8003b4a:	2300      	movhi	r3, #0
 8003b4c:	b2db      	uxtb	r3, r3
 8003b4e:	e019      	b.n	8003b84 <HAL_ADC_ConfigChannel+0x4b4>
 8003b50:	683b      	ldr	r3, [r7, #0]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b56:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003b58:	fa93 f3a3 	rbit	r3, r3
 8003b5c:	65bb      	str	r3, [r7, #88]	; 0x58
  return result;
 8003b5e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003b60:	663b      	str	r3, [r7, #96]	; 0x60
  if (value == 0U)
 8003b62:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003b64:	2b00      	cmp	r3, #0
 8003b66:	d101      	bne.n	8003b6c <HAL_ADC_ConfigChannel+0x49c>
    return 32U;
 8003b68:	2320      	movs	r3, #32
 8003b6a:	e003      	b.n	8003b74 <HAL_ADC_ConfigChannel+0x4a4>
  return __builtin_clz(value);
 8003b6c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003b6e:	fab3 f383 	clz	r3, r3
 8003b72:	b2db      	uxtb	r3, r3
 8003b74:	3301      	adds	r3, #1
 8003b76:	f003 031f 	and.w	r3, r3, #31
 8003b7a:	2b09      	cmp	r3, #9
 8003b7c:	bf94      	ite	ls
 8003b7e:	2301      	movls	r3, #1
 8003b80:	2300      	movhi	r3, #0
 8003b82:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003b84:	2b00      	cmp	r3, #0
 8003b86:	d079      	beq.n	8003c7c <HAL_ADC_ConfigChannel+0x5ac>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8003b88:	683b      	ldr	r3, [r7, #0]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003b90:	2b00      	cmp	r3, #0
 8003b92:	d107      	bne.n	8003ba4 <HAL_ADC_ConfigChannel+0x4d4>
 8003b94:	683b      	ldr	r3, [r7, #0]
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	0e9b      	lsrs	r3, r3, #26
 8003b9a:	3301      	adds	r3, #1
 8003b9c:	069b      	lsls	r3, r3, #26
 8003b9e:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003ba2:	e015      	b.n	8003bd0 <HAL_ADC_ConfigChannel+0x500>
 8003ba4:	683b      	ldr	r3, [r7, #0]
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003baa:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003bac:	fa93 f3a3 	rbit	r3, r3
 8003bb0:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8003bb2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003bb4:	657b      	str	r3, [r7, #84]	; 0x54
  if (value == 0U)
 8003bb6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003bb8:	2b00      	cmp	r3, #0
 8003bba:	d101      	bne.n	8003bc0 <HAL_ADC_ConfigChannel+0x4f0>
    return 32U;
 8003bbc:	2320      	movs	r3, #32
 8003bbe:	e003      	b.n	8003bc8 <HAL_ADC_ConfigChannel+0x4f8>
  return __builtin_clz(value);
 8003bc0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003bc2:	fab3 f383 	clz	r3, r3
 8003bc6:	b2db      	uxtb	r3, r3
 8003bc8:	3301      	adds	r3, #1
 8003bca:	069b      	lsls	r3, r3, #26
 8003bcc:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003bd0:	683b      	ldr	r3, [r7, #0]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003bd8:	2b00      	cmp	r3, #0
 8003bda:	d109      	bne.n	8003bf0 <HAL_ADC_ConfigChannel+0x520>
 8003bdc:	683b      	ldr	r3, [r7, #0]
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	0e9b      	lsrs	r3, r3, #26
 8003be2:	3301      	adds	r3, #1
 8003be4:	f003 031f 	and.w	r3, r3, #31
 8003be8:	2101      	movs	r1, #1
 8003bea:	fa01 f303 	lsl.w	r3, r1, r3
 8003bee:	e017      	b.n	8003c20 <HAL_ADC_ConfigChannel+0x550>
 8003bf0:	683b      	ldr	r3, [r7, #0]
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003bf6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003bf8:	fa93 f3a3 	rbit	r3, r3
 8003bfc:	643b      	str	r3, [r7, #64]	; 0x40
  return result;
 8003bfe:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003c00:	64bb      	str	r3, [r7, #72]	; 0x48
  if (value == 0U)
 8003c02:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003c04:	2b00      	cmp	r3, #0
 8003c06:	d101      	bne.n	8003c0c <HAL_ADC_ConfigChannel+0x53c>
    return 32U;
 8003c08:	2320      	movs	r3, #32
 8003c0a:	e003      	b.n	8003c14 <HAL_ADC_ConfigChannel+0x544>
  return __builtin_clz(value);
 8003c0c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003c0e:	fab3 f383 	clz	r3, r3
 8003c12:	b2db      	uxtb	r3, r3
 8003c14:	3301      	adds	r3, #1
 8003c16:	f003 031f 	and.w	r3, r3, #31
 8003c1a:	2101      	movs	r1, #1
 8003c1c:	fa01 f303 	lsl.w	r3, r1, r3
 8003c20:	ea42 0103 	orr.w	r1, r2, r3
 8003c24:	683b      	ldr	r3, [r7, #0]
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003c2c:	2b00      	cmp	r3, #0
 8003c2e:	d10a      	bne.n	8003c46 <HAL_ADC_ConfigChannel+0x576>
 8003c30:	683b      	ldr	r3, [r7, #0]
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	0e9b      	lsrs	r3, r3, #26
 8003c36:	3301      	adds	r3, #1
 8003c38:	f003 021f 	and.w	r2, r3, #31
 8003c3c:	4613      	mov	r3, r2
 8003c3e:	005b      	lsls	r3, r3, #1
 8003c40:	4413      	add	r3, r2
 8003c42:	051b      	lsls	r3, r3, #20
 8003c44:	e018      	b.n	8003c78 <HAL_ADC_ConfigChannel+0x5a8>
 8003c46:	683b      	ldr	r3, [r7, #0]
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c4c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003c4e:	fa93 f3a3 	rbit	r3, r3
 8003c52:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8003c54:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003c56:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (value == 0U)
 8003c58:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	d101      	bne.n	8003c62 <HAL_ADC_ConfigChannel+0x592>
    return 32U;
 8003c5e:	2320      	movs	r3, #32
 8003c60:	e003      	b.n	8003c6a <HAL_ADC_ConfigChannel+0x59a>
  return __builtin_clz(value);
 8003c62:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003c64:	fab3 f383 	clz	r3, r3
 8003c68:	b2db      	uxtb	r3, r3
 8003c6a:	3301      	adds	r3, #1
 8003c6c:	f003 021f 	and.w	r2, r3, #31
 8003c70:	4613      	mov	r3, r2
 8003c72:	005b      	lsls	r3, r3, #1
 8003c74:	4413      	add	r3, r2
 8003c76:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003c78:	430b      	orrs	r3, r1
 8003c7a:	e07e      	b.n	8003d7a <HAL_ADC_ConfigChannel+0x6aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8003c7c:	683b      	ldr	r3, [r7, #0]
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003c84:	2b00      	cmp	r3, #0
 8003c86:	d107      	bne.n	8003c98 <HAL_ADC_ConfigChannel+0x5c8>
 8003c88:	683b      	ldr	r3, [r7, #0]
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	0e9b      	lsrs	r3, r3, #26
 8003c8e:	3301      	adds	r3, #1
 8003c90:	069b      	lsls	r3, r3, #26
 8003c92:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003c96:	e015      	b.n	8003cc4 <HAL_ADC_ConfigChannel+0x5f4>
 8003c98:	683b      	ldr	r3, [r7, #0]
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c9e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003ca0:	fa93 f3a3 	rbit	r3, r3
 8003ca4:	62bb      	str	r3, [r7, #40]	; 0x28
  return result;
 8003ca6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003ca8:	633b      	str	r3, [r7, #48]	; 0x30
  if (value == 0U)
 8003caa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003cac:	2b00      	cmp	r3, #0
 8003cae:	d101      	bne.n	8003cb4 <HAL_ADC_ConfigChannel+0x5e4>
    return 32U;
 8003cb0:	2320      	movs	r3, #32
 8003cb2:	e003      	b.n	8003cbc <HAL_ADC_ConfigChannel+0x5ec>
  return __builtin_clz(value);
 8003cb4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003cb6:	fab3 f383 	clz	r3, r3
 8003cba:	b2db      	uxtb	r3, r3
 8003cbc:	3301      	adds	r3, #1
 8003cbe:	069b      	lsls	r3, r3, #26
 8003cc0:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003cc4:	683b      	ldr	r3, [r7, #0]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003ccc:	2b00      	cmp	r3, #0
 8003cce:	d109      	bne.n	8003ce4 <HAL_ADC_ConfigChannel+0x614>
 8003cd0:	683b      	ldr	r3, [r7, #0]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	0e9b      	lsrs	r3, r3, #26
 8003cd6:	3301      	adds	r3, #1
 8003cd8:	f003 031f 	and.w	r3, r3, #31
 8003cdc:	2101      	movs	r1, #1
 8003cde:	fa01 f303 	lsl.w	r3, r1, r3
 8003ce2:	e017      	b.n	8003d14 <HAL_ADC_ConfigChannel+0x644>
 8003ce4:	683b      	ldr	r3, [r7, #0]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003cea:	6a3b      	ldr	r3, [r7, #32]
 8003cec:	fa93 f3a3 	rbit	r3, r3
 8003cf0:	61fb      	str	r3, [r7, #28]
  return result;
 8003cf2:	69fb      	ldr	r3, [r7, #28]
 8003cf4:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8003cf6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003cf8:	2b00      	cmp	r3, #0
 8003cfa:	d101      	bne.n	8003d00 <HAL_ADC_ConfigChannel+0x630>
    return 32U;
 8003cfc:	2320      	movs	r3, #32
 8003cfe:	e003      	b.n	8003d08 <HAL_ADC_ConfigChannel+0x638>
  return __builtin_clz(value);
 8003d00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d02:	fab3 f383 	clz	r3, r3
 8003d06:	b2db      	uxtb	r3, r3
 8003d08:	3301      	adds	r3, #1
 8003d0a:	f003 031f 	and.w	r3, r3, #31
 8003d0e:	2101      	movs	r1, #1
 8003d10:	fa01 f303 	lsl.w	r3, r1, r3
 8003d14:	ea42 0103 	orr.w	r1, r2, r3
 8003d18:	683b      	ldr	r3, [r7, #0]
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003d20:	2b00      	cmp	r3, #0
 8003d22:	d10d      	bne.n	8003d40 <HAL_ADC_ConfigChannel+0x670>
 8003d24:	683b      	ldr	r3, [r7, #0]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	0e9b      	lsrs	r3, r3, #26
 8003d2a:	3301      	adds	r3, #1
 8003d2c:	f003 021f 	and.w	r2, r3, #31
 8003d30:	4613      	mov	r3, r2
 8003d32:	005b      	lsls	r3, r3, #1
 8003d34:	4413      	add	r3, r2
 8003d36:	3b1e      	subs	r3, #30
 8003d38:	051b      	lsls	r3, r3, #20
 8003d3a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8003d3e:	e01b      	b.n	8003d78 <HAL_ADC_ConfigChannel+0x6a8>
 8003d40:	683b      	ldr	r3, [r7, #0]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d46:	697b      	ldr	r3, [r7, #20]
 8003d48:	fa93 f3a3 	rbit	r3, r3
 8003d4c:	613b      	str	r3, [r7, #16]
  return result;
 8003d4e:	693b      	ldr	r3, [r7, #16]
 8003d50:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8003d52:	69bb      	ldr	r3, [r7, #24]
 8003d54:	2b00      	cmp	r3, #0
 8003d56:	d101      	bne.n	8003d5c <HAL_ADC_ConfigChannel+0x68c>
    return 32U;
 8003d58:	2320      	movs	r3, #32
 8003d5a:	e003      	b.n	8003d64 <HAL_ADC_ConfigChannel+0x694>
  return __builtin_clz(value);
 8003d5c:	69bb      	ldr	r3, [r7, #24]
 8003d5e:	fab3 f383 	clz	r3, r3
 8003d62:	b2db      	uxtb	r3, r3
 8003d64:	3301      	adds	r3, #1
 8003d66:	f003 021f 	and.w	r2, r3, #31
 8003d6a:	4613      	mov	r3, r2
 8003d6c:	005b      	lsls	r3, r3, #1
 8003d6e:	4413      	add	r3, r2
 8003d70:	3b1e      	subs	r3, #30
 8003d72:	051b      	lsls	r3, r3, #20
 8003d74:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003d78:	430b      	orrs	r3, r1
 8003d7a:	683a      	ldr	r2, [r7, #0]
 8003d7c:	6892      	ldr	r2, [r2, #8]
 8003d7e:	4619      	mov	r1, r3
 8003d80:	f7fe fe4c 	bl	8002a1c <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8003d84:	683b      	ldr	r3, [r7, #0]
 8003d86:	681a      	ldr	r2, [r3, #0]
 8003d88:	4b09      	ldr	r3, [pc, #36]	; (8003db0 <HAL_ADC_ConfigChannel+0x6e0>)
 8003d8a:	4013      	ands	r3, r2
 8003d8c:	2b00      	cmp	r3, #0
 8003d8e:	f000 80be 	beq.w	8003f0e <HAL_ADC_ConfigChannel+0x83e>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003d9a:	d004      	beq.n	8003da6 <HAL_ADC_ConfigChannel+0x6d6>
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	4a04      	ldr	r2, [pc, #16]	; (8003db4 <HAL_ADC_ConfigChannel+0x6e4>)
 8003da2:	4293      	cmp	r3, r2
 8003da4:	d10a      	bne.n	8003dbc <HAL_ADC_ConfigChannel+0x6ec>
 8003da6:	4b04      	ldr	r3, [pc, #16]	; (8003db8 <HAL_ADC_ConfigChannel+0x6e8>)
 8003da8:	e009      	b.n	8003dbe <HAL_ADC_ConfigChannel+0x6ee>
 8003daa:	bf00      	nop
 8003dac:	407f0000 	.word	0x407f0000
 8003db0:	80080000 	.word	0x80080000
 8003db4:	50000100 	.word	0x50000100
 8003db8:	50000300 	.word	0x50000300
 8003dbc:	4b59      	ldr	r3, [pc, #356]	; (8003f24 <HAL_ADC_ConfigChannel+0x854>)
 8003dbe:	4618      	mov	r0, r3
 8003dc0:	f7fe fd2e 	bl	8002820 <LL_ADC_GetCommonPathInternalCh>
 8003dc4:	f8c7 00c4 	str.w	r0, [r7, #196]	; 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8003dc8:	683b      	ldr	r3, [r7, #0]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	4a56      	ldr	r2, [pc, #344]	; (8003f28 <HAL_ADC_ConfigChannel+0x858>)
 8003dce:	4293      	cmp	r3, r2
 8003dd0:	d004      	beq.n	8003ddc <HAL_ADC_ConfigChannel+0x70c>
 8003dd2:	683b      	ldr	r3, [r7, #0]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	4a55      	ldr	r2, [pc, #340]	; (8003f2c <HAL_ADC_ConfigChannel+0x85c>)
 8003dd8:	4293      	cmp	r3, r2
 8003dda:	d13a      	bne.n	8003e52 <HAL_ADC_ConfigChannel+0x782>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8003ddc:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003de0:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003de4:	2b00      	cmp	r3, #0
 8003de6:	d134      	bne.n	8003e52 <HAL_ADC_ConfigChannel+0x782>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003df0:	d005      	beq.n	8003dfe <HAL_ADC_ConfigChannel+0x72e>
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	4a4e      	ldr	r2, [pc, #312]	; (8003f30 <HAL_ADC_ConfigChannel+0x860>)
 8003df8:	4293      	cmp	r3, r2
 8003dfa:	f040 8085 	bne.w	8003f08 <HAL_ADC_ConfigChannel+0x838>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003e06:	d004      	beq.n	8003e12 <HAL_ADC_ConfigChannel+0x742>
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	4a49      	ldr	r2, [pc, #292]	; (8003f34 <HAL_ADC_ConfigChannel+0x864>)
 8003e0e:	4293      	cmp	r3, r2
 8003e10:	d101      	bne.n	8003e16 <HAL_ADC_ConfigChannel+0x746>
 8003e12:	4a49      	ldr	r2, [pc, #292]	; (8003f38 <HAL_ADC_ConfigChannel+0x868>)
 8003e14:	e000      	b.n	8003e18 <HAL_ADC_ConfigChannel+0x748>
 8003e16:	4a43      	ldr	r2, [pc, #268]	; (8003f24 <HAL_ADC_ConfigChannel+0x854>)
 8003e18:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003e1c:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8003e20:	4619      	mov	r1, r3
 8003e22:	4610      	mov	r0, r2
 8003e24:	f7fe fce9 	bl	80027fa <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003e28:	4b44      	ldr	r3, [pc, #272]	; (8003f3c <HAL_ADC_ConfigChannel+0x86c>)
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	099b      	lsrs	r3, r3, #6
 8003e2e:	4a44      	ldr	r2, [pc, #272]	; (8003f40 <HAL_ADC_ConfigChannel+0x870>)
 8003e30:	fba2 2303 	umull	r2, r3, r2, r3
 8003e34:	099b      	lsrs	r3, r3, #6
 8003e36:	1c5a      	adds	r2, r3, #1
 8003e38:	4613      	mov	r3, r2
 8003e3a:	005b      	lsls	r3, r3, #1
 8003e3c:	4413      	add	r3, r2
 8003e3e:	009b      	lsls	r3, r3, #2
 8003e40:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8003e42:	e002      	b.n	8003e4a <HAL_ADC_ConfigChannel+0x77a>
          {
            wait_loop_index--;
 8003e44:	68fb      	ldr	r3, [r7, #12]
 8003e46:	3b01      	subs	r3, #1
 8003e48:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8003e4a:	68fb      	ldr	r3, [r7, #12]
 8003e4c:	2b00      	cmp	r3, #0
 8003e4e:	d1f9      	bne.n	8003e44 <HAL_ADC_ConfigChannel+0x774>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003e50:	e05a      	b.n	8003f08 <HAL_ADC_ConfigChannel+0x838>
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8003e52:	683b      	ldr	r3, [r7, #0]
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	4a3b      	ldr	r2, [pc, #236]	; (8003f44 <HAL_ADC_ConfigChannel+0x874>)
 8003e58:	4293      	cmp	r3, r2
 8003e5a:	d125      	bne.n	8003ea8 <HAL_ADC_ConfigChannel+0x7d8>
 8003e5c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003e60:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003e64:	2b00      	cmp	r3, #0
 8003e66:	d11f      	bne.n	8003ea8 <HAL_ADC_ConfigChannel+0x7d8>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	4a31      	ldr	r2, [pc, #196]	; (8003f34 <HAL_ADC_ConfigChannel+0x864>)
 8003e6e:	4293      	cmp	r3, r2
 8003e70:	d104      	bne.n	8003e7c <HAL_ADC_ConfigChannel+0x7ac>
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	4a34      	ldr	r2, [pc, #208]	; (8003f48 <HAL_ADC_ConfigChannel+0x878>)
 8003e78:	4293      	cmp	r3, r2
 8003e7a:	d047      	beq.n	8003f0c <HAL_ADC_ConfigChannel+0x83c>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003e84:	d004      	beq.n	8003e90 <HAL_ADC_ConfigChannel+0x7c0>
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	4a2a      	ldr	r2, [pc, #168]	; (8003f34 <HAL_ADC_ConfigChannel+0x864>)
 8003e8c:	4293      	cmp	r3, r2
 8003e8e:	d101      	bne.n	8003e94 <HAL_ADC_ConfigChannel+0x7c4>
 8003e90:	4a29      	ldr	r2, [pc, #164]	; (8003f38 <HAL_ADC_ConfigChannel+0x868>)
 8003e92:	e000      	b.n	8003e96 <HAL_ADC_ConfigChannel+0x7c6>
 8003e94:	4a23      	ldr	r2, [pc, #140]	; (8003f24 <HAL_ADC_ConfigChannel+0x854>)
 8003e96:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003e9a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003e9e:	4619      	mov	r1, r3
 8003ea0:	4610      	mov	r0, r2
 8003ea2:	f7fe fcaa 	bl	80027fa <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003ea6:	e031      	b.n	8003f0c <HAL_ADC_ConfigChannel+0x83c>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 8003ea8:	683b      	ldr	r3, [r7, #0]
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	4a27      	ldr	r2, [pc, #156]	; (8003f4c <HAL_ADC_ConfigChannel+0x87c>)
 8003eae:	4293      	cmp	r3, r2
 8003eb0:	d12d      	bne.n	8003f0e <HAL_ADC_ConfigChannel+0x83e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8003eb2:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003eb6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003eba:	2b00      	cmp	r3, #0
 8003ebc:	d127      	bne.n	8003f0e <HAL_ADC_ConfigChannel+0x83e>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	4a1c      	ldr	r2, [pc, #112]	; (8003f34 <HAL_ADC_ConfigChannel+0x864>)
 8003ec4:	4293      	cmp	r3, r2
 8003ec6:	d022      	beq.n	8003f0e <HAL_ADC_ConfigChannel+0x83e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003ed0:	d004      	beq.n	8003edc <HAL_ADC_ConfigChannel+0x80c>
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	4a17      	ldr	r2, [pc, #92]	; (8003f34 <HAL_ADC_ConfigChannel+0x864>)
 8003ed8:	4293      	cmp	r3, r2
 8003eda:	d101      	bne.n	8003ee0 <HAL_ADC_ConfigChannel+0x810>
 8003edc:	4a16      	ldr	r2, [pc, #88]	; (8003f38 <HAL_ADC_ConfigChannel+0x868>)
 8003ede:	e000      	b.n	8003ee2 <HAL_ADC_ConfigChannel+0x812>
 8003ee0:	4a10      	ldr	r2, [pc, #64]	; (8003f24 <HAL_ADC_ConfigChannel+0x854>)
 8003ee2:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003ee6:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8003eea:	4619      	mov	r1, r3
 8003eec:	4610      	mov	r0, r2
 8003eee:	f7fe fc84 	bl	80027fa <LL_ADC_SetCommonPathInternalCh>
 8003ef2:	e00c      	b.n	8003f0e <HAL_ADC_ConfigChannel+0x83e>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003ef8:	f043 0220 	orr.w	r2, r3, #32
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8003f00:	2301      	movs	r3, #1
 8003f02:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
 8003f06:	e002      	b.n	8003f0e <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003f08:	bf00      	nop
 8003f0a:	e000      	b.n	8003f0e <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003f0c:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	2200      	movs	r2, #0
 8003f12:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 8003f16:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 8003f1a:	4618      	mov	r0, r3
 8003f1c:	37d8      	adds	r7, #216	; 0xd8
 8003f1e:	46bd      	mov	sp, r7
 8003f20:	bd80      	pop	{r7, pc}
 8003f22:	bf00      	nop
 8003f24:	50000700 	.word	0x50000700
 8003f28:	c3210000 	.word	0xc3210000
 8003f2c:	90c00010 	.word	0x90c00010
 8003f30:	50000600 	.word	0x50000600
 8003f34:	50000100 	.word	0x50000100
 8003f38:	50000300 	.word	0x50000300
 8003f3c:	20000010 	.word	0x20000010
 8003f40:	053e2d63 	.word	0x053e2d63
 8003f44:	c7520000 	.word	0xc7520000
 8003f48:	50000500 	.word	0x50000500
 8003f4c:	cb840000 	.word	0xcb840000

08003f50 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8003f50:	b580      	push	{r7, lr}
 8003f52:	b084      	sub	sp, #16
 8003f54:	af00      	add	r7, sp, #0
 8003f56:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	4618      	mov	r0, r3
 8003f5e:	f7fe fe43 	bl	8002be8 <LL_ADC_IsEnabled>
 8003f62:	4603      	mov	r3, r0
 8003f64:	2b00      	cmp	r3, #0
 8003f66:	d14d      	bne.n	8004004 <ADC_Enable+0xb4>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	689a      	ldr	r2, [r3, #8]
 8003f6e:	4b28      	ldr	r3, [pc, #160]	; (8004010 <ADC_Enable+0xc0>)
 8003f70:	4013      	ands	r3, r2
 8003f72:	2b00      	cmp	r3, #0
 8003f74:	d00d      	beq.n	8003f92 <ADC_Enable+0x42>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003f7a:	f043 0210 	orr.w	r2, r3, #16
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003f86:	f043 0201 	orr.w	r2, r3, #1
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	661a      	str	r2, [r3, #96]	; 0x60

      return HAL_ERROR;
 8003f8e:	2301      	movs	r3, #1
 8003f90:	e039      	b.n	8004006 <ADC_Enable+0xb6>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	4618      	mov	r0, r3
 8003f98:	f7fe fdfe 	bl	8002b98 <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8003f9c:	f7fe fbec 	bl	8002778 <HAL_GetTick>
 8003fa0:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003fa2:	e028      	b.n	8003ff6 <ADC_Enable+0xa6>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	4618      	mov	r0, r3
 8003faa:	f7fe fe1d 	bl	8002be8 <LL_ADC_IsEnabled>
 8003fae:	4603      	mov	r3, r0
 8003fb0:	2b00      	cmp	r3, #0
 8003fb2:	d104      	bne.n	8003fbe <ADC_Enable+0x6e>
      {
        LL_ADC_Enable(hadc->Instance);
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	4618      	mov	r0, r3
 8003fba:	f7fe fded 	bl	8002b98 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8003fbe:	f7fe fbdb 	bl	8002778 <HAL_GetTick>
 8003fc2:	4602      	mov	r2, r0
 8003fc4:	68fb      	ldr	r3, [r7, #12]
 8003fc6:	1ad3      	subs	r3, r2, r3
 8003fc8:	2b02      	cmp	r3, #2
 8003fca:	d914      	bls.n	8003ff6 <ADC_Enable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	f003 0301 	and.w	r3, r3, #1
 8003fd6:	2b01      	cmp	r3, #1
 8003fd8:	d00d      	beq.n	8003ff6 <ADC_Enable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003fde:	f043 0210 	orr.w	r2, r3, #16
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	65da      	str	r2, [r3, #92]	; 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003fea:	f043 0201 	orr.w	r2, r3, #1
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	661a      	str	r2, [r3, #96]	; 0x60

          return HAL_ERROR;
 8003ff2:	2301      	movs	r3, #1
 8003ff4:	e007      	b.n	8004006 <ADC_Enable+0xb6>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	f003 0301 	and.w	r3, r3, #1
 8004000:	2b01      	cmp	r3, #1
 8004002:	d1cf      	bne.n	8003fa4 <ADC_Enable+0x54>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8004004:	2300      	movs	r3, #0
}
 8004006:	4618      	mov	r0, r3
 8004008:	3710      	adds	r7, #16
 800400a:	46bd      	mov	sp, r7
 800400c:	bd80      	pop	{r7, pc}
 800400e:	bf00      	nop
 8004010:	8000003f 	.word	0x8000003f

08004014 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8004014:	b580      	push	{r7, lr}
 8004016:	b084      	sub	sp, #16
 8004018:	af00      	add	r7, sp, #0
 800401a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	4618      	mov	r0, r3
 8004022:	f7fe fdf4 	bl	8002c0e <LL_ADC_IsDisableOngoing>
 8004026:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	4618      	mov	r0, r3
 800402e:	f7fe fddb 	bl	8002be8 <LL_ADC_IsEnabled>
 8004032:	4603      	mov	r3, r0
 8004034:	2b00      	cmp	r3, #0
 8004036:	d047      	beq.n	80040c8 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8004038:	68fb      	ldr	r3, [r7, #12]
 800403a:	2b00      	cmp	r3, #0
 800403c:	d144      	bne.n	80040c8 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	689b      	ldr	r3, [r3, #8]
 8004044:	f003 030d 	and.w	r3, r3, #13
 8004048:	2b01      	cmp	r3, #1
 800404a:	d10c      	bne.n	8004066 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	4618      	mov	r0, r3
 8004052:	f7fe fdb5 	bl	8002bc0 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	2203      	movs	r2, #3
 800405c:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 800405e:	f7fe fb8b 	bl	8002778 <HAL_GetTick>
 8004062:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8004064:	e029      	b.n	80040ba <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800406a:	f043 0210 	orr.w	r2, r3, #16
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	65da      	str	r2, [r3, #92]	; 0x5c
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004076:	f043 0201 	orr.w	r2, r3, #1
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_ERROR;
 800407e:	2301      	movs	r3, #1
 8004080:	e023      	b.n	80040ca <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8004082:	f7fe fb79 	bl	8002778 <HAL_GetTick>
 8004086:	4602      	mov	r2, r0
 8004088:	68bb      	ldr	r3, [r7, #8]
 800408a:	1ad3      	subs	r3, r2, r3
 800408c:	2b02      	cmp	r3, #2
 800408e:	d914      	bls.n	80040ba <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	689b      	ldr	r3, [r3, #8]
 8004096:	f003 0301 	and.w	r3, r3, #1
 800409a:	2b00      	cmp	r3, #0
 800409c:	d00d      	beq.n	80040ba <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80040a2:	f043 0210 	orr.w	r2, r3, #16
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	65da      	str	r2, [r3, #92]	; 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80040ae:	f043 0201 	orr.w	r2, r3, #1
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	661a      	str	r2, [r3, #96]	; 0x60

          return HAL_ERROR;
 80040b6:	2301      	movs	r3, #1
 80040b8:	e007      	b.n	80040ca <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	689b      	ldr	r3, [r3, #8]
 80040c0:	f003 0301 	and.w	r3, r3, #1
 80040c4:	2b00      	cmp	r3, #0
 80040c6:	d1dc      	bne.n	8004082 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80040c8:	2300      	movs	r3, #0
}
 80040ca:	4618      	mov	r0, r3
 80040cc:	3710      	adds	r7, #16
 80040ce:	46bd      	mov	sp, r7
 80040d0:	bd80      	pop	{r7, pc}

080040d2 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 80040d2:	b580      	push	{r7, lr}
 80040d4:	b084      	sub	sp, #16
 80040d6:	af00      	add	r7, sp, #0
 80040d8:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80040de:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 80040e0:	68fb      	ldr	r3, [r7, #12]
 80040e2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80040e4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80040e8:	2b00      	cmp	r3, #0
 80040ea:	d14b      	bne.n	8004184 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80040ec:	68fb      	ldr	r3, [r7, #12]
 80040ee:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80040f0:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80040f4:	68fb      	ldr	r3, [r7, #12]
 80040f6:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 80040f8:	68fb      	ldr	r3, [r7, #12]
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	f003 0308 	and.w	r3, r3, #8
 8004102:	2b00      	cmp	r3, #0
 8004104:	d021      	beq.n	800414a <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8004106:	68fb      	ldr	r3, [r7, #12]
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	4618      	mov	r0, r3
 800410c:	f7fe fc34 	bl	8002978 <LL_ADC_REG_IsTriggerSourceSWStart>
 8004110:	4603      	mov	r3, r0
 8004112:	2b00      	cmp	r3, #0
 8004114:	d032      	beq.n	800417c <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8004116:	68fb      	ldr	r3, [r7, #12]
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	68db      	ldr	r3, [r3, #12]
 800411c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004120:	2b00      	cmp	r3, #0
 8004122:	d12b      	bne.n	800417c <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8004124:	68fb      	ldr	r3, [r7, #12]
 8004126:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004128:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800412c:	68fb      	ldr	r3, [r7, #12]
 800412e:	65da      	str	r2, [r3, #92]	; 0x5c
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8004130:	68fb      	ldr	r3, [r7, #12]
 8004132:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004134:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004138:	2b00      	cmp	r3, #0
 800413a:	d11f      	bne.n	800417c <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800413c:	68fb      	ldr	r3, [r7, #12]
 800413e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004140:	f043 0201 	orr.w	r2, r3, #1
 8004144:	68fb      	ldr	r3, [r7, #12]
 8004146:	65da      	str	r2, [r3, #92]	; 0x5c
 8004148:	e018      	b.n	800417c <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 800414a:	68fb      	ldr	r3, [r7, #12]
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	68db      	ldr	r3, [r3, #12]
 8004150:	f003 0302 	and.w	r3, r3, #2
 8004154:	2b00      	cmp	r3, #0
 8004156:	d111      	bne.n	800417c <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8004158:	68fb      	ldr	r3, [r7, #12]
 800415a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800415c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004160:	68fb      	ldr	r3, [r7, #12]
 8004162:	65da      	str	r2, [r3, #92]	; 0x5c
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8004164:	68fb      	ldr	r3, [r7, #12]
 8004166:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004168:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800416c:	2b00      	cmp	r3, #0
 800416e:	d105      	bne.n	800417c <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004170:	68fb      	ldr	r3, [r7, #12]
 8004172:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004174:	f043 0201 	orr.w	r2, r3, #1
 8004178:	68fb      	ldr	r3, [r7, #12]
 800417a:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800417c:	68f8      	ldr	r0, [r7, #12]
 800417e:	f7fd fa99 	bl	80016b4 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8004182:	e00e      	b.n	80041a2 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8004184:	68fb      	ldr	r3, [r7, #12]
 8004186:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004188:	f003 0310 	and.w	r3, r3, #16
 800418c:	2b00      	cmp	r3, #0
 800418e:	d003      	beq.n	8004198 <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 8004190:	68f8      	ldr	r0, [r7, #12]
 8004192:	f7ff fa93 	bl	80036bc <HAL_ADC_ErrorCallback>
}
 8004196:	e004      	b.n	80041a2 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8004198:	68fb      	ldr	r3, [r7, #12]
 800419a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800419c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800419e:	6878      	ldr	r0, [r7, #4]
 80041a0:	4798      	blx	r3
}
 80041a2:	bf00      	nop
 80041a4:	3710      	adds	r7, #16
 80041a6:	46bd      	mov	sp, r7
 80041a8:	bd80      	pop	{r7, pc}

080041aa <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 80041aa:	b580      	push	{r7, lr}
 80041ac:	b084      	sub	sp, #16
 80041ae:	af00      	add	r7, sp, #0
 80041b0:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80041b6:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80041b8:	68f8      	ldr	r0, [r7, #12]
 80041ba:	f7ff fa6b 	bl	8003694 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80041be:	bf00      	nop
 80041c0:	3710      	adds	r7, #16
 80041c2:	46bd      	mov	sp, r7
 80041c4:	bd80      	pop	{r7, pc}

080041c6 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 80041c6:	b580      	push	{r7, lr}
 80041c8:	b084      	sub	sp, #16
 80041ca:	af00      	add	r7, sp, #0
 80041cc:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80041d2:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 80041d4:	68fb      	ldr	r3, [r7, #12]
 80041d6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80041d8:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80041dc:	68fb      	ldr	r3, [r7, #12]
 80041de:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 80041e0:	68fb      	ldr	r3, [r7, #12]
 80041e2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80041e4:	f043 0204 	orr.w	r2, r3, #4
 80041e8:	68fb      	ldr	r3, [r7, #12]
 80041ea:	661a      	str	r2, [r3, #96]	; 0x60

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80041ec:	68f8      	ldr	r0, [r7, #12]
 80041ee:	f7ff fa65 	bl	80036bc <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80041f2:	bf00      	nop
 80041f4:	3710      	adds	r7, #16
 80041f6:	46bd      	mov	sp, r7
 80041f8:	bd80      	pop	{r7, pc}

080041fa <LL_ADC_IsEnabled>:
{
 80041fa:	b480      	push	{r7}
 80041fc:	b083      	sub	sp, #12
 80041fe:	af00      	add	r7, sp, #0
 8004200:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	689b      	ldr	r3, [r3, #8]
 8004206:	f003 0301 	and.w	r3, r3, #1
 800420a:	2b01      	cmp	r3, #1
 800420c:	d101      	bne.n	8004212 <LL_ADC_IsEnabled+0x18>
 800420e:	2301      	movs	r3, #1
 8004210:	e000      	b.n	8004214 <LL_ADC_IsEnabled+0x1a>
 8004212:	2300      	movs	r3, #0
}
 8004214:	4618      	mov	r0, r3
 8004216:	370c      	adds	r7, #12
 8004218:	46bd      	mov	sp, r7
 800421a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800421e:	4770      	bx	lr

08004220 <LL_ADC_StartCalibration>:
{
 8004220:	b480      	push	{r7}
 8004222:	b083      	sub	sp, #12
 8004224:	af00      	add	r7, sp, #0
 8004226:	6078      	str	r0, [r7, #4]
 8004228:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR,
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	689b      	ldr	r3, [r3, #8]
 800422e:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 8004232:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8004236:	683a      	ldr	r2, [r7, #0]
 8004238:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 800423c:	4313      	orrs	r3, r2
 800423e:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	609a      	str	r2, [r3, #8]
}
 8004246:	bf00      	nop
 8004248:	370c      	adds	r7, #12
 800424a:	46bd      	mov	sp, r7
 800424c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004250:	4770      	bx	lr

08004252 <LL_ADC_IsCalibrationOnGoing>:
{
 8004252:	b480      	push	{r7}
 8004254:	b083      	sub	sp, #12
 8004256:	af00      	add	r7, sp, #0
 8004258:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	689b      	ldr	r3, [r3, #8]
 800425e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8004262:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8004266:	d101      	bne.n	800426c <LL_ADC_IsCalibrationOnGoing+0x1a>
 8004268:	2301      	movs	r3, #1
 800426a:	e000      	b.n	800426e <LL_ADC_IsCalibrationOnGoing+0x1c>
 800426c:	2300      	movs	r3, #0
}
 800426e:	4618      	mov	r0, r3
 8004270:	370c      	adds	r7, #12
 8004272:	46bd      	mov	sp, r7
 8004274:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004278:	4770      	bx	lr

0800427a <LL_ADC_REG_IsConversionOngoing>:
{
 800427a:	b480      	push	{r7}
 800427c:	b083      	sub	sp, #12
 800427e:	af00      	add	r7, sp, #0
 8004280:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	689b      	ldr	r3, [r3, #8]
 8004286:	f003 0304 	and.w	r3, r3, #4
 800428a:	2b04      	cmp	r3, #4
 800428c:	d101      	bne.n	8004292 <LL_ADC_REG_IsConversionOngoing+0x18>
 800428e:	2301      	movs	r3, #1
 8004290:	e000      	b.n	8004294 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8004292:	2300      	movs	r3, #0
}
 8004294:	4618      	mov	r0, r3
 8004296:	370c      	adds	r7, #12
 8004298:	46bd      	mov	sp, r7
 800429a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800429e:	4770      	bx	lr

080042a0 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 80042a0:	b580      	push	{r7, lr}
 80042a2:	b084      	sub	sp, #16
 80042a4:	af00      	add	r7, sp, #0
 80042a6:	6078      	str	r0, [r7, #4]
 80042a8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 80042aa:	2300      	movs	r3, #0
 80042ac:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 80042b4:	2b01      	cmp	r3, #1
 80042b6:	d101      	bne.n	80042bc <HAL_ADCEx_Calibration_Start+0x1c>
 80042b8:	2302      	movs	r3, #2
 80042ba:	e04d      	b.n	8004358 <HAL_ADCEx_Calibration_Start+0xb8>
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	2201      	movs	r2, #1
 80042c0:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 80042c4:	6878      	ldr	r0, [r7, #4]
 80042c6:	f7ff fea5 	bl	8004014 <ADC_Disable>
 80042ca:	4603      	mov	r3, r0
 80042cc:	73fb      	strb	r3, [r7, #15]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 80042ce:	7bfb      	ldrb	r3, [r7, #15]
 80042d0:	2b00      	cmp	r3, #0
 80042d2:	d136      	bne.n	8004342 <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80042d8:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80042dc:	f023 0302 	bic.w	r3, r3, #2
 80042e0:	f043 0202 	orr.w	r2, r3, #2
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	65da      	str	r2, [r3, #92]	; 0x5c
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	6839      	ldr	r1, [r7, #0]
 80042ee:	4618      	mov	r0, r3
 80042f0:	f7ff ff96 	bl	8004220 <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 80042f4:	e014      	b.n	8004320 <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 80042f6:	68bb      	ldr	r3, [r7, #8]
 80042f8:	3301      	adds	r3, #1
 80042fa:	60bb      	str	r3, [r7, #8]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 80042fc:	68bb      	ldr	r3, [r7, #8]
 80042fe:	4a18      	ldr	r2, [pc, #96]	; (8004360 <HAL_ADCEx_Calibration_Start+0xc0>)
 8004300:	4293      	cmp	r3, r2
 8004302:	d90d      	bls.n	8004320 <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004308:	f023 0312 	bic.w	r3, r3, #18
 800430c:	f043 0210 	orr.w	r2, r3, #16
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	65da      	str	r2, [r3, #92]	; 0x5c
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	2200      	movs	r2, #0
 8004318:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

        return HAL_ERROR;
 800431c:	2301      	movs	r3, #1
 800431e:	e01b      	b.n	8004358 <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	4618      	mov	r0, r3
 8004326:	f7ff ff94 	bl	8004252 <LL_ADC_IsCalibrationOnGoing>
 800432a:	4603      	mov	r3, r0
 800432c:	2b00      	cmp	r3, #0
 800432e:	d1e2      	bne.n	80042f6 <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004334:	f023 0303 	bic.w	r3, r3, #3
 8004338:	f043 0201 	orr.w	r2, r3, #1
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	65da      	str	r2, [r3, #92]	; 0x5c
 8004340:	e005      	b.n	800434e <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004346:	f043 0210 	orr.w	r2, r3, #16
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	65da      	str	r2, [r3, #92]	; 0x5c
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	2200      	movs	r2, #0
 8004352:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 8004356:	7bfb      	ldrb	r3, [r7, #15]
}
 8004358:	4618      	mov	r0, r3
 800435a:	3710      	adds	r7, #16
 800435c:	46bd      	mov	sp, r7
 800435e:	bd80      	pop	{r7, pc}
 8004360:	0004de01 	.word	0x0004de01

08004364 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8004364:	b480      	push	{r7}
 8004366:	b083      	sub	sp, #12
 8004368:	af00      	add	r7, sp, #0
 800436a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 800436c:	bf00      	nop
 800436e:	370c      	adds	r7, #12
 8004370:	46bd      	mov	sp, r7
 8004372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004376:	4770      	bx	lr

08004378 <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc)
{
 8004378:	b480      	push	{r7}
 800437a:	b083      	sub	sp, #12
 800437c:	af00      	add	r7, sp, #0
 800437e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 8004380:	bf00      	nop
 8004382:	370c      	adds	r7, #12
 8004384:	46bd      	mov	sp, r7
 8004386:	f85d 7b04 	ldr.w	r7, [sp], #4
 800438a:	4770      	bx	lr

0800438c <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 800438c:	b480      	push	{r7}
 800438e:	b083      	sub	sp, #12
 8004390:	af00      	add	r7, sp, #0
 8004392:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 8004394:	bf00      	nop
 8004396:	370c      	adds	r7, #12
 8004398:	46bd      	mov	sp, r7
 800439a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800439e:	4770      	bx	lr

080043a0 <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 80043a0:	b480      	push	{r7}
 80043a2:	b083      	sub	sp, #12
 80043a4:	af00      	add	r7, sp, #0
 80043a6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 80043a8:	bf00      	nop
 80043aa:	370c      	adds	r7, #12
 80043ac:	46bd      	mov	sp, r7
 80043ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043b2:	4770      	bx	lr

080043b4 <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 80043b4:	b480      	push	{r7}
 80043b6:	b083      	sub	sp, #12
 80043b8:	af00      	add	r7, sp, #0
 80043ba:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 80043bc:	bf00      	nop
 80043be:	370c      	adds	r7, #12
 80043c0:	46bd      	mov	sp, r7
 80043c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043c6:	4770      	bx	lr

080043c8 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 80043c8:	b590      	push	{r4, r7, lr}
 80043ca:	b0a1      	sub	sp, #132	; 0x84
 80043cc:	af00      	add	r7, sp, #0
 80043ce:	6078      	str	r0, [r7, #4]
 80043d0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80043d2:	2300      	movs	r3, #0
 80043d4:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 80043de:	2b01      	cmp	r3, #1
 80043e0:	d101      	bne.n	80043e6 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 80043e2:	2302      	movs	r3, #2
 80043e4:	e0e7      	b.n	80045b6 <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	2201      	movs	r2, #1
 80043ea:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmphadcSlave);
 80043ee:	2300      	movs	r3, #0
 80043f0:	667b      	str	r3, [r7, #100]	; 0x64
  ADC_CLEAR_ERRORCODE(&tmphadcSlave);
 80043f2:	2300      	movs	r3, #0
 80043f4:	66bb      	str	r3, [r7, #104]	; 0x68

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80043fe:	d102      	bne.n	8004406 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8004400:	4b6f      	ldr	r3, [pc, #444]	; (80045c0 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8004402:	60bb      	str	r3, [r7, #8]
 8004404:	e009      	b.n	800441a <HAL_ADCEx_MultiModeConfigChannel+0x52>
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	4a6e      	ldr	r2, [pc, #440]	; (80045c4 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 800440c:	4293      	cmp	r3, r2
 800440e:	d102      	bne.n	8004416 <HAL_ADCEx_MultiModeConfigChannel+0x4e>
 8004410:	4b6d      	ldr	r3, [pc, #436]	; (80045c8 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8004412:	60bb      	str	r3, [r7, #8]
 8004414:	e001      	b.n	800441a <HAL_ADCEx_MultiModeConfigChannel+0x52>
 8004416:	2300      	movs	r3, #0
 8004418:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 800441a:	68bb      	ldr	r3, [r7, #8]
 800441c:	2b00      	cmp	r3, #0
 800441e:	d10b      	bne.n	8004438 <HAL_ADCEx_MultiModeConfigChannel+0x70>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004424:	f043 0220 	orr.w	r2, r3, #32
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	2200      	movs	r2, #0
 8004430:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

    return HAL_ERROR;
 8004434:	2301      	movs	r3, #1
 8004436:	e0be      	b.n	80045b6 <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 8004438:	68bb      	ldr	r3, [r7, #8]
 800443a:	4618      	mov	r0, r3
 800443c:	f7ff ff1d 	bl	800427a <LL_ADC_REG_IsConversionOngoing>
 8004440:	67b8      	str	r0, [r7, #120]	; 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	4618      	mov	r0, r3
 8004448:	f7ff ff17 	bl	800427a <LL_ADC_REG_IsConversionOngoing>
 800444c:	4603      	mov	r3, r0
 800444e:	2b00      	cmp	r3, #0
 8004450:	f040 80a0 	bne.w	8004594 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
      && (tmphadcSlave_conversion_on_going == 0UL))
 8004454:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004456:	2b00      	cmp	r3, #0
 8004458:	f040 809c 	bne.w	8004594 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8004464:	d004      	beq.n	8004470 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	4a55      	ldr	r2, [pc, #340]	; (80045c0 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 800446c:	4293      	cmp	r3, r2
 800446e:	d101      	bne.n	8004474 <HAL_ADCEx_MultiModeConfigChannel+0xac>
 8004470:	4b56      	ldr	r3, [pc, #344]	; (80045cc <HAL_ADCEx_MultiModeConfigChannel+0x204>)
 8004472:	e000      	b.n	8004476 <HAL_ADCEx_MultiModeConfigChannel+0xae>
 8004474:	4b56      	ldr	r3, [pc, #344]	; (80045d0 <HAL_ADCEx_MultiModeConfigChannel+0x208>)
 8004476:	677b      	str	r3, [r7, #116]	; 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8004478:	683b      	ldr	r3, [r7, #0]
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	2b00      	cmp	r3, #0
 800447e:	d04b      	beq.n	8004518 <HAL_ADCEx_MultiModeConfigChannel+0x150>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8004480:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004482:	689b      	ldr	r3, [r3, #8]
 8004484:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004488:	683b      	ldr	r3, [r7, #0]
 800448a:	6859      	ldr	r1, [r3, #4]
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8004492:	035b      	lsls	r3, r3, #13
 8004494:	430b      	orrs	r3, r1
 8004496:	431a      	orrs	r2, r3
 8004498:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800449a:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80044a4:	d004      	beq.n	80044b0 <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	4a45      	ldr	r2, [pc, #276]	; (80045c0 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 80044ac:	4293      	cmp	r3, r2
 80044ae:	d10f      	bne.n	80044d0 <HAL_ADCEx_MultiModeConfigChannel+0x108>
 80044b0:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80044b4:	f7ff fea1 	bl	80041fa <LL_ADC_IsEnabled>
 80044b8:	4604      	mov	r4, r0
 80044ba:	4841      	ldr	r0, [pc, #260]	; (80045c0 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 80044bc:	f7ff fe9d 	bl	80041fa <LL_ADC_IsEnabled>
 80044c0:	4603      	mov	r3, r0
 80044c2:	4323      	orrs	r3, r4
 80044c4:	2b00      	cmp	r3, #0
 80044c6:	bf0c      	ite	eq
 80044c8:	2301      	moveq	r3, #1
 80044ca:	2300      	movne	r3, #0
 80044cc:	b2db      	uxtb	r3, r3
 80044ce:	e012      	b.n	80044f6 <HAL_ADCEx_MultiModeConfigChannel+0x12e>
 80044d0:	483c      	ldr	r0, [pc, #240]	; (80045c4 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 80044d2:	f7ff fe92 	bl	80041fa <LL_ADC_IsEnabled>
 80044d6:	4604      	mov	r4, r0
 80044d8:	483b      	ldr	r0, [pc, #236]	; (80045c8 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 80044da:	f7ff fe8e 	bl	80041fa <LL_ADC_IsEnabled>
 80044de:	4603      	mov	r3, r0
 80044e0:	431c      	orrs	r4, r3
 80044e2:	483c      	ldr	r0, [pc, #240]	; (80045d4 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 80044e4:	f7ff fe89 	bl	80041fa <LL_ADC_IsEnabled>
 80044e8:	4603      	mov	r3, r0
 80044ea:	4323      	orrs	r3, r4
 80044ec:	2b00      	cmp	r3, #0
 80044ee:	bf0c      	ite	eq
 80044f0:	2301      	moveq	r3, #1
 80044f2:	2300      	movne	r3, #0
 80044f4:	b2db      	uxtb	r3, r3
 80044f6:	2b00      	cmp	r3, #0
 80044f8:	d056      	beq.n	80045a8 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 80044fa:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80044fc:	689b      	ldr	r3, [r3, #8]
 80044fe:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8004502:	f023 030f 	bic.w	r3, r3, #15
 8004506:	683a      	ldr	r2, [r7, #0]
 8004508:	6811      	ldr	r1, [r2, #0]
 800450a:	683a      	ldr	r2, [r7, #0]
 800450c:	6892      	ldr	r2, [r2, #8]
 800450e:	430a      	orrs	r2, r1
 8004510:	431a      	orrs	r2, r3
 8004512:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004514:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8004516:	e047      	b.n	80045a8 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8004518:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800451a:	689b      	ldr	r3, [r3, #8]
 800451c:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004520:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004522:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800452c:	d004      	beq.n	8004538 <HAL_ADCEx_MultiModeConfigChannel+0x170>
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	4a23      	ldr	r2, [pc, #140]	; (80045c0 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8004534:	4293      	cmp	r3, r2
 8004536:	d10f      	bne.n	8004558 <HAL_ADCEx_MultiModeConfigChannel+0x190>
 8004538:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 800453c:	f7ff fe5d 	bl	80041fa <LL_ADC_IsEnabled>
 8004540:	4604      	mov	r4, r0
 8004542:	481f      	ldr	r0, [pc, #124]	; (80045c0 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8004544:	f7ff fe59 	bl	80041fa <LL_ADC_IsEnabled>
 8004548:	4603      	mov	r3, r0
 800454a:	4323      	orrs	r3, r4
 800454c:	2b00      	cmp	r3, #0
 800454e:	bf0c      	ite	eq
 8004550:	2301      	moveq	r3, #1
 8004552:	2300      	movne	r3, #0
 8004554:	b2db      	uxtb	r3, r3
 8004556:	e012      	b.n	800457e <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
 8004558:	481a      	ldr	r0, [pc, #104]	; (80045c4 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 800455a:	f7ff fe4e 	bl	80041fa <LL_ADC_IsEnabled>
 800455e:	4604      	mov	r4, r0
 8004560:	4819      	ldr	r0, [pc, #100]	; (80045c8 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8004562:	f7ff fe4a 	bl	80041fa <LL_ADC_IsEnabled>
 8004566:	4603      	mov	r3, r0
 8004568:	431c      	orrs	r4, r3
 800456a:	481a      	ldr	r0, [pc, #104]	; (80045d4 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 800456c:	f7ff fe45 	bl	80041fa <LL_ADC_IsEnabled>
 8004570:	4603      	mov	r3, r0
 8004572:	4323      	orrs	r3, r4
 8004574:	2b00      	cmp	r3, #0
 8004576:	bf0c      	ite	eq
 8004578:	2301      	moveq	r3, #1
 800457a:	2300      	movne	r3, #0
 800457c:	b2db      	uxtb	r3, r3
 800457e:	2b00      	cmp	r3, #0
 8004580:	d012      	beq.n	80045a8 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8004582:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004584:	689b      	ldr	r3, [r3, #8]
 8004586:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 800458a:	f023 030f 	bic.w	r3, r3, #15
 800458e:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 8004590:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8004592:	e009      	b.n	80045a8 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004598:	f043 0220 	orr.w	r2, r3, #32
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 80045a0:	2301      	movs	r3, #1
 80045a2:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
 80045a6:	e000      	b.n	80045aa <HAL_ADCEx_MultiModeConfigChannel+0x1e2>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80045a8:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	2200      	movs	r2, #0
 80045ae:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 80045b2:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
}
 80045b6:	4618      	mov	r0, r3
 80045b8:	3784      	adds	r7, #132	; 0x84
 80045ba:	46bd      	mov	sp, r7
 80045bc:	bd90      	pop	{r4, r7, pc}
 80045be:	bf00      	nop
 80045c0:	50000100 	.word	0x50000100
 80045c4:	50000400 	.word	0x50000400
 80045c8:	50000500 	.word	0x50000500
 80045cc:	50000300 	.word	0x50000300
 80045d0:	50000700 	.word	0x50000700
 80045d4:	50000600 	.word	0x50000600

080045d8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80045d8:	b480      	push	{r7}
 80045da:	b085      	sub	sp, #20
 80045dc:	af00      	add	r7, sp, #0
 80045de:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	f003 0307 	and.w	r3, r3, #7
 80045e6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80045e8:	4b0c      	ldr	r3, [pc, #48]	; (800461c <__NVIC_SetPriorityGrouping+0x44>)
 80045ea:	68db      	ldr	r3, [r3, #12]
 80045ec:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80045ee:	68ba      	ldr	r2, [r7, #8]
 80045f0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80045f4:	4013      	ands	r3, r2
 80045f6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80045f8:	68fb      	ldr	r3, [r7, #12]
 80045fa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80045fc:	68bb      	ldr	r3, [r7, #8]
 80045fe:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004600:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8004604:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004608:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800460a:	4a04      	ldr	r2, [pc, #16]	; (800461c <__NVIC_SetPriorityGrouping+0x44>)
 800460c:	68bb      	ldr	r3, [r7, #8]
 800460e:	60d3      	str	r3, [r2, #12]
}
 8004610:	bf00      	nop
 8004612:	3714      	adds	r7, #20
 8004614:	46bd      	mov	sp, r7
 8004616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800461a:	4770      	bx	lr
 800461c:	e000ed00 	.word	0xe000ed00

08004620 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004620:	b480      	push	{r7}
 8004622:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004624:	4b04      	ldr	r3, [pc, #16]	; (8004638 <__NVIC_GetPriorityGrouping+0x18>)
 8004626:	68db      	ldr	r3, [r3, #12]
 8004628:	0a1b      	lsrs	r3, r3, #8
 800462a:	f003 0307 	and.w	r3, r3, #7
}
 800462e:	4618      	mov	r0, r3
 8004630:	46bd      	mov	sp, r7
 8004632:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004636:	4770      	bx	lr
 8004638:	e000ed00 	.word	0xe000ed00

0800463c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800463c:	b480      	push	{r7}
 800463e:	b083      	sub	sp, #12
 8004640:	af00      	add	r7, sp, #0
 8004642:	4603      	mov	r3, r0
 8004644:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004646:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800464a:	2b00      	cmp	r3, #0
 800464c:	db0b      	blt.n	8004666 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800464e:	79fb      	ldrb	r3, [r7, #7]
 8004650:	f003 021f 	and.w	r2, r3, #31
 8004654:	4907      	ldr	r1, [pc, #28]	; (8004674 <__NVIC_EnableIRQ+0x38>)
 8004656:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800465a:	095b      	lsrs	r3, r3, #5
 800465c:	2001      	movs	r0, #1
 800465e:	fa00 f202 	lsl.w	r2, r0, r2
 8004662:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8004666:	bf00      	nop
 8004668:	370c      	adds	r7, #12
 800466a:	46bd      	mov	sp, r7
 800466c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004670:	4770      	bx	lr
 8004672:	bf00      	nop
 8004674:	e000e100 	.word	0xe000e100

08004678 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004678:	b480      	push	{r7}
 800467a:	b083      	sub	sp, #12
 800467c:	af00      	add	r7, sp, #0
 800467e:	4603      	mov	r3, r0
 8004680:	6039      	str	r1, [r7, #0]
 8004682:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004684:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004688:	2b00      	cmp	r3, #0
 800468a:	db0a      	blt.n	80046a2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800468c:	683b      	ldr	r3, [r7, #0]
 800468e:	b2da      	uxtb	r2, r3
 8004690:	490c      	ldr	r1, [pc, #48]	; (80046c4 <__NVIC_SetPriority+0x4c>)
 8004692:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004696:	0112      	lsls	r2, r2, #4
 8004698:	b2d2      	uxtb	r2, r2
 800469a:	440b      	add	r3, r1
 800469c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80046a0:	e00a      	b.n	80046b8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80046a2:	683b      	ldr	r3, [r7, #0]
 80046a4:	b2da      	uxtb	r2, r3
 80046a6:	4908      	ldr	r1, [pc, #32]	; (80046c8 <__NVIC_SetPriority+0x50>)
 80046a8:	79fb      	ldrb	r3, [r7, #7]
 80046aa:	f003 030f 	and.w	r3, r3, #15
 80046ae:	3b04      	subs	r3, #4
 80046b0:	0112      	lsls	r2, r2, #4
 80046b2:	b2d2      	uxtb	r2, r2
 80046b4:	440b      	add	r3, r1
 80046b6:	761a      	strb	r2, [r3, #24]
}
 80046b8:	bf00      	nop
 80046ba:	370c      	adds	r7, #12
 80046bc:	46bd      	mov	sp, r7
 80046be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046c2:	4770      	bx	lr
 80046c4:	e000e100 	.word	0xe000e100
 80046c8:	e000ed00 	.word	0xe000ed00

080046cc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80046cc:	b480      	push	{r7}
 80046ce:	b089      	sub	sp, #36	; 0x24
 80046d0:	af00      	add	r7, sp, #0
 80046d2:	60f8      	str	r0, [r7, #12]
 80046d4:	60b9      	str	r1, [r7, #8]
 80046d6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80046d8:	68fb      	ldr	r3, [r7, #12]
 80046da:	f003 0307 	and.w	r3, r3, #7
 80046de:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80046e0:	69fb      	ldr	r3, [r7, #28]
 80046e2:	f1c3 0307 	rsb	r3, r3, #7
 80046e6:	2b04      	cmp	r3, #4
 80046e8:	bf28      	it	cs
 80046ea:	2304      	movcs	r3, #4
 80046ec:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80046ee:	69fb      	ldr	r3, [r7, #28]
 80046f0:	3304      	adds	r3, #4
 80046f2:	2b06      	cmp	r3, #6
 80046f4:	d902      	bls.n	80046fc <NVIC_EncodePriority+0x30>
 80046f6:	69fb      	ldr	r3, [r7, #28]
 80046f8:	3b03      	subs	r3, #3
 80046fa:	e000      	b.n	80046fe <NVIC_EncodePriority+0x32>
 80046fc:	2300      	movs	r3, #0
 80046fe:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004700:	f04f 32ff 	mov.w	r2, #4294967295
 8004704:	69bb      	ldr	r3, [r7, #24]
 8004706:	fa02 f303 	lsl.w	r3, r2, r3
 800470a:	43da      	mvns	r2, r3
 800470c:	68bb      	ldr	r3, [r7, #8]
 800470e:	401a      	ands	r2, r3
 8004710:	697b      	ldr	r3, [r7, #20]
 8004712:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004714:	f04f 31ff 	mov.w	r1, #4294967295
 8004718:	697b      	ldr	r3, [r7, #20]
 800471a:	fa01 f303 	lsl.w	r3, r1, r3
 800471e:	43d9      	mvns	r1, r3
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004724:	4313      	orrs	r3, r2
         );
}
 8004726:	4618      	mov	r0, r3
 8004728:	3724      	adds	r7, #36	; 0x24
 800472a:	46bd      	mov	sp, r7
 800472c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004730:	4770      	bx	lr

08004732 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004732:	b580      	push	{r7, lr}
 8004734:	b082      	sub	sp, #8
 8004736:	af00      	add	r7, sp, #0
 8004738:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800473a:	6878      	ldr	r0, [r7, #4]
 800473c:	f7ff ff4c 	bl	80045d8 <__NVIC_SetPriorityGrouping>
}
 8004740:	bf00      	nop
 8004742:	3708      	adds	r7, #8
 8004744:	46bd      	mov	sp, r7
 8004746:	bd80      	pop	{r7, pc}

08004748 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004748:	b580      	push	{r7, lr}
 800474a:	b086      	sub	sp, #24
 800474c:	af00      	add	r7, sp, #0
 800474e:	4603      	mov	r3, r0
 8004750:	60b9      	str	r1, [r7, #8]
 8004752:	607a      	str	r2, [r7, #4]
 8004754:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8004756:	f7ff ff63 	bl	8004620 <__NVIC_GetPriorityGrouping>
 800475a:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800475c:	687a      	ldr	r2, [r7, #4]
 800475e:	68b9      	ldr	r1, [r7, #8]
 8004760:	6978      	ldr	r0, [r7, #20]
 8004762:	f7ff ffb3 	bl	80046cc <NVIC_EncodePriority>
 8004766:	4602      	mov	r2, r0
 8004768:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800476c:	4611      	mov	r1, r2
 800476e:	4618      	mov	r0, r3
 8004770:	f7ff ff82 	bl	8004678 <__NVIC_SetPriority>
}
 8004774:	bf00      	nop
 8004776:	3718      	adds	r7, #24
 8004778:	46bd      	mov	sp, r7
 800477a:	bd80      	pop	{r7, pc}

0800477c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800477c:	b580      	push	{r7, lr}
 800477e:	b082      	sub	sp, #8
 8004780:	af00      	add	r7, sp, #0
 8004782:	4603      	mov	r3, r0
 8004784:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004786:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800478a:	4618      	mov	r0, r3
 800478c:	f7ff ff56 	bl	800463c <__NVIC_EnableIRQ>
}
 8004790:	bf00      	nop
 8004792:	3708      	adds	r7, #8
 8004794:	46bd      	mov	sp, r7
 8004796:	bd80      	pop	{r7, pc}

08004798 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004798:	b580      	push	{r7, lr}
 800479a:	b084      	sub	sp, #16
 800479c:	af00      	add	r7, sp, #0
 800479e:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	2b00      	cmp	r3, #0
 80047a4:	d101      	bne.n	80047aa <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 80047a6:	2301      	movs	r3, #1
 80047a8:	e08d      	b.n	80048c6 <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	461a      	mov	r2, r3
 80047b0:	4b47      	ldr	r3, [pc, #284]	; (80048d0 <HAL_DMA_Init+0x138>)
 80047b2:	429a      	cmp	r2, r3
 80047b4:	d80f      	bhi.n	80047d6 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	461a      	mov	r2, r3
 80047bc:	4b45      	ldr	r3, [pc, #276]	; (80048d4 <HAL_DMA_Init+0x13c>)
 80047be:	4413      	add	r3, r2
 80047c0:	4a45      	ldr	r2, [pc, #276]	; (80048d8 <HAL_DMA_Init+0x140>)
 80047c2:	fba2 2303 	umull	r2, r3, r2, r3
 80047c6:	091b      	lsrs	r3, r3, #4
 80047c8:	009a      	lsls	r2, r3, #2
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	4a42      	ldr	r2, [pc, #264]	; (80048dc <HAL_DMA_Init+0x144>)
 80047d2:	641a      	str	r2, [r3, #64]	; 0x40
 80047d4:	e00e      	b.n	80047f4 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	461a      	mov	r2, r3
 80047dc:	4b40      	ldr	r3, [pc, #256]	; (80048e0 <HAL_DMA_Init+0x148>)
 80047de:	4413      	add	r3, r2
 80047e0:	4a3d      	ldr	r2, [pc, #244]	; (80048d8 <HAL_DMA_Init+0x140>)
 80047e2:	fba2 2303 	umull	r2, r3, r2, r3
 80047e6:	091b      	lsrs	r3, r3, #4
 80047e8:	009a      	lsls	r2, r3, #2
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	4a3c      	ldr	r2, [pc, #240]	; (80048e4 <HAL_DMA_Init+0x14c>)
 80047f2:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	2202      	movs	r2, #2
 80047f8:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8004804:	68fb      	ldr	r3, [r7, #12]
 8004806:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 800480a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800480e:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8004818:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	691b      	ldr	r3, [r3, #16]
 800481e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004824:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	699b      	ldr	r3, [r3, #24]
 800482a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004830:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	6a1b      	ldr	r3, [r3, #32]
 8004836:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8004838:	68fa      	ldr	r2, [r7, #12]
 800483a:	4313      	orrs	r3, r2
 800483c:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	68fa      	ldr	r2, [r7, #12]
 8004844:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8004846:	6878      	ldr	r0, [r7, #4]
 8004848:	f000 fa76 	bl	8004d38 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	689b      	ldr	r3, [r3, #8]
 8004850:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004854:	d102      	bne.n	800485c <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	2200      	movs	r2, #0
 800485a:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	685a      	ldr	r2, [r3, #4]
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004864:	b2d2      	uxtb	r2, r2
 8004866:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800486c:	687a      	ldr	r2, [r7, #4]
 800486e:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8004870:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	685b      	ldr	r3, [r3, #4]
 8004876:	2b00      	cmp	r3, #0
 8004878:	d010      	beq.n	800489c <HAL_DMA_Init+0x104>
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	685b      	ldr	r3, [r3, #4]
 800487e:	2b04      	cmp	r3, #4
 8004880:	d80c      	bhi.n	800489c <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8004882:	6878      	ldr	r0, [r7, #4]
 8004884:	f000 fa96 	bl	8004db4 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800488c:	2200      	movs	r2, #0
 800488e:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004894:	687a      	ldr	r2, [r7, #4]
 8004896:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8004898:	605a      	str	r2, [r3, #4]
 800489a:	e008      	b.n	80048ae <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	2200      	movs	r2, #0
 80048a0:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	2200      	movs	r2, #0
 80048a6:	659a      	str	r2, [r3, #88]	; 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	2200      	movs	r2, #0
 80048ac:	65da      	str	r2, [r3, #92]	; 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	2200      	movs	r2, #0
 80048b2:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	2201      	movs	r2, #1
 80048b8:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	2200      	movs	r2, #0
 80048c0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 80048c4:	2300      	movs	r3, #0
}
 80048c6:	4618      	mov	r0, r3
 80048c8:	3710      	adds	r7, #16
 80048ca:	46bd      	mov	sp, r7
 80048cc:	bd80      	pop	{r7, pc}
 80048ce:	bf00      	nop
 80048d0:	40020407 	.word	0x40020407
 80048d4:	bffdfff8 	.word	0xbffdfff8
 80048d8:	cccccccd 	.word	0xcccccccd
 80048dc:	40020000 	.word	0x40020000
 80048e0:	bffdfbf8 	.word	0xbffdfbf8
 80048e4:	40020400 	.word	0x40020400

080048e8 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 80048e8:	b580      	push	{r7, lr}
 80048ea:	b086      	sub	sp, #24
 80048ec:	af00      	add	r7, sp, #0
 80048ee:	60f8      	str	r0, [r7, #12]
 80048f0:	60b9      	str	r1, [r7, #8]
 80048f2:	607a      	str	r2, [r7, #4]
 80048f4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80048f6:	2300      	movs	r3, #0
 80048f8:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80048fa:	68fb      	ldr	r3, [r7, #12]
 80048fc:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8004900:	2b01      	cmp	r3, #1
 8004902:	d101      	bne.n	8004908 <HAL_DMA_Start_IT+0x20>
 8004904:	2302      	movs	r3, #2
 8004906:	e066      	b.n	80049d6 <HAL_DMA_Start_IT+0xee>
 8004908:	68fb      	ldr	r3, [r7, #12]
 800490a:	2201      	movs	r2, #1
 800490c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8004910:	68fb      	ldr	r3, [r7, #12]
 8004912:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8004916:	b2db      	uxtb	r3, r3
 8004918:	2b01      	cmp	r3, #1
 800491a:	d155      	bne.n	80049c8 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800491c:	68fb      	ldr	r3, [r7, #12]
 800491e:	2202      	movs	r2, #2
 8004920:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004924:	68fb      	ldr	r3, [r7, #12]
 8004926:	2200      	movs	r2, #0
 8004928:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800492a:	68fb      	ldr	r3, [r7, #12]
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	681a      	ldr	r2, [r3, #0]
 8004930:	68fb      	ldr	r3, [r7, #12]
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	f022 0201 	bic.w	r2, r2, #1
 8004938:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800493a:	683b      	ldr	r3, [r7, #0]
 800493c:	687a      	ldr	r2, [r7, #4]
 800493e:	68b9      	ldr	r1, [r7, #8]
 8004940:	68f8      	ldr	r0, [r7, #12]
 8004942:	f000 f9bb 	bl	8004cbc <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8004946:	68fb      	ldr	r3, [r7, #12]
 8004948:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800494a:	2b00      	cmp	r3, #0
 800494c:	d008      	beq.n	8004960 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800494e:	68fb      	ldr	r3, [r7, #12]
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	681a      	ldr	r2, [r3, #0]
 8004954:	68fb      	ldr	r3, [r7, #12]
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	f042 020e 	orr.w	r2, r2, #14
 800495c:	601a      	str	r2, [r3, #0]
 800495e:	e00f      	b.n	8004980 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004960:	68fb      	ldr	r3, [r7, #12]
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	681a      	ldr	r2, [r3, #0]
 8004966:	68fb      	ldr	r3, [r7, #12]
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	f022 0204 	bic.w	r2, r2, #4
 800496e:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8004970:	68fb      	ldr	r3, [r7, #12]
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	681a      	ldr	r2, [r3, #0]
 8004976:	68fb      	ldr	r3, [r7, #12]
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	f042 020a 	orr.w	r2, r2, #10
 800497e:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8004980:	68fb      	ldr	r3, [r7, #12]
 8004982:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800498a:	2b00      	cmp	r3, #0
 800498c:	d007      	beq.n	800499e <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 800498e:	68fb      	ldr	r3, [r7, #12]
 8004990:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004992:	681a      	ldr	r2, [r3, #0]
 8004994:	68fb      	ldr	r3, [r7, #12]
 8004996:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004998:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800499c:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 800499e:	68fb      	ldr	r3, [r7, #12]
 80049a0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80049a2:	2b00      	cmp	r3, #0
 80049a4:	d007      	beq.n	80049b6 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 80049a6:	68fb      	ldr	r3, [r7, #12]
 80049a8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80049aa:	681a      	ldr	r2, [r3, #0]
 80049ac:	68fb      	ldr	r3, [r7, #12]
 80049ae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80049b0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80049b4:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80049b6:	68fb      	ldr	r3, [r7, #12]
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	681a      	ldr	r2, [r3, #0]
 80049bc:	68fb      	ldr	r3, [r7, #12]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	f042 0201 	orr.w	r2, r2, #1
 80049c4:	601a      	str	r2, [r3, #0]
 80049c6:	e005      	b.n	80049d4 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80049c8:	68fb      	ldr	r3, [r7, #12]
 80049ca:	2200      	movs	r2, #0
 80049cc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 80049d0:	2302      	movs	r3, #2
 80049d2:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 80049d4:	7dfb      	ldrb	r3, [r7, #23]
}
 80049d6:	4618      	mov	r0, r3
 80049d8:	3718      	adds	r7, #24
 80049da:	46bd      	mov	sp, r7
 80049dc:	bd80      	pop	{r7, pc}

080049de <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80049de:	b480      	push	{r7}
 80049e0:	b085      	sub	sp, #20
 80049e2:	af00      	add	r7, sp, #0
 80049e4:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80049e6:	2300      	movs	r3, #0
 80049e8:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80049f0:	b2db      	uxtb	r3, r3
 80049f2:	2b02      	cmp	r3, #2
 80049f4:	d005      	beq.n	8004a02 <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	2204      	movs	r2, #4
 80049fa:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 80049fc:	2301      	movs	r3, #1
 80049fe:	73fb      	strb	r3, [r7, #15]
 8004a00:	e037      	b.n	8004a72 <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	681a      	ldr	r2, [r3, #0]
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	f022 020e 	bic.w	r2, r2, #14
 8004a10:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004a16:	681a      	ldr	r2, [r3, #0]
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004a1c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004a20:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	681a      	ldr	r2, [r3, #0]
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	f022 0201 	bic.w	r2, r2, #1
 8004a30:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004a36:	f003 021f 	and.w	r2, r3, #31
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a3e:	2101      	movs	r1, #1
 8004a40:	fa01 f202 	lsl.w	r2, r1, r2
 8004a44:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004a4a:	687a      	ldr	r2, [r7, #4]
 8004a4c:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8004a4e:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004a54:	2b00      	cmp	r3, #0
 8004a56:	d00c      	beq.n	8004a72 <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004a5c:	681a      	ldr	r2, [r3, #0]
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004a62:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004a66:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004a6c:	687a      	ldr	r2, [r7, #4]
 8004a6e:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8004a70:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	2201      	movs	r2, #1
 8004a76:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	2200      	movs	r2, #0
 8004a7e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return status;
 8004a82:	7bfb      	ldrb	r3, [r7, #15]
}
 8004a84:	4618      	mov	r0, r3
 8004a86:	3714      	adds	r7, #20
 8004a88:	46bd      	mov	sp, r7
 8004a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a8e:	4770      	bx	lr

08004a90 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004a90:	b580      	push	{r7, lr}
 8004a92:	b084      	sub	sp, #16
 8004a94:	af00      	add	r7, sp, #0
 8004a96:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004a98:	2300      	movs	r3, #0
 8004a9a:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8004aa2:	b2db      	uxtb	r3, r3
 8004aa4:	2b02      	cmp	r3, #2
 8004aa6:	d00d      	beq.n	8004ac4 <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	2204      	movs	r2, #4
 8004aac:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	2201      	movs	r2, #1
 8004ab2:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	2200      	movs	r2, #0
 8004aba:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    status = HAL_ERROR;
 8004abe:	2301      	movs	r3, #1
 8004ac0:	73fb      	strb	r3, [r7, #15]
 8004ac2:	e047      	b.n	8004b54 <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	681a      	ldr	r2, [r3, #0]
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	f022 020e 	bic.w	r2, r2, #14
 8004ad2:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	681a      	ldr	r2, [r3, #0]
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	f022 0201 	bic.w	r2, r2, #1
 8004ae2:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004ae8:	681a      	ldr	r2, [r3, #0]
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004aee:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004af2:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004af8:	f003 021f 	and.w	r2, r3, #31
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b00:	2101      	movs	r1, #1
 8004b02:	fa01 f202 	lsl.w	r2, r1, r2
 8004b06:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004b0c:	687a      	ldr	r2, [r7, #4]
 8004b0e:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8004b10:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004b16:	2b00      	cmp	r3, #0
 8004b18:	d00c      	beq.n	8004b34 <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004b1e:	681a      	ldr	r2, [r3, #0]
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004b24:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004b28:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004b2e:	687a      	ldr	r2, [r7, #4]
 8004b30:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8004b32:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	2201      	movs	r2, #1
 8004b38:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	2200      	movs	r2, #0
 8004b40:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004b48:	2b00      	cmp	r3, #0
 8004b4a:	d003      	beq.n	8004b54 <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004b50:	6878      	ldr	r0, [r7, #4]
 8004b52:	4798      	blx	r3
    }
  }
  return status;
 8004b54:	7bfb      	ldrb	r3, [r7, #15]
}
 8004b56:	4618      	mov	r0, r3
 8004b58:	3710      	adds	r7, #16
 8004b5a:	46bd      	mov	sp, r7
 8004b5c:	bd80      	pop	{r7, pc}

08004b5e <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004b5e:	b580      	push	{r7, lr}
 8004b60:	b084      	sub	sp, #16
 8004b62:	af00      	add	r7, sp, #0
 8004b64:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004b7a:	f003 031f 	and.w	r3, r3, #31
 8004b7e:	2204      	movs	r2, #4
 8004b80:	409a      	lsls	r2, r3
 8004b82:	68fb      	ldr	r3, [r7, #12]
 8004b84:	4013      	ands	r3, r2
 8004b86:	2b00      	cmp	r3, #0
 8004b88:	d026      	beq.n	8004bd8 <HAL_DMA_IRQHandler+0x7a>
 8004b8a:	68bb      	ldr	r3, [r7, #8]
 8004b8c:	f003 0304 	and.w	r3, r3, #4
 8004b90:	2b00      	cmp	r3, #0
 8004b92:	d021      	beq.n	8004bd8 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	f003 0320 	and.w	r3, r3, #32
 8004b9e:	2b00      	cmp	r3, #0
 8004ba0:	d107      	bne.n	8004bb2 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	681a      	ldr	r2, [r3, #0]
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	f022 0204 	bic.w	r2, r2, #4
 8004bb0:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004bb6:	f003 021f 	and.w	r2, r3, #31
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bbe:	2104      	movs	r1, #4
 8004bc0:	fa01 f202 	lsl.w	r2, r1, r2
 8004bc4:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004bca:	2b00      	cmp	r3, #0
 8004bcc:	d071      	beq.n	8004cb2 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004bd2:	6878      	ldr	r0, [r7, #4]
 8004bd4:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8004bd6:	e06c      	b.n	8004cb2 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004bdc:	f003 031f 	and.w	r3, r3, #31
 8004be0:	2202      	movs	r2, #2
 8004be2:	409a      	lsls	r2, r3
 8004be4:	68fb      	ldr	r3, [r7, #12]
 8004be6:	4013      	ands	r3, r2
 8004be8:	2b00      	cmp	r3, #0
 8004bea:	d02e      	beq.n	8004c4a <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 8004bec:	68bb      	ldr	r3, [r7, #8]
 8004bee:	f003 0302 	and.w	r3, r3, #2
 8004bf2:	2b00      	cmp	r3, #0
 8004bf4:	d029      	beq.n	8004c4a <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	f003 0320 	and.w	r3, r3, #32
 8004c00:	2b00      	cmp	r3, #0
 8004c02:	d10b      	bne.n	8004c1c <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	681a      	ldr	r2, [r3, #0]
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	f022 020a 	bic.w	r2, r2, #10
 8004c12:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	2201      	movs	r2, #1
 8004c18:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004c20:	f003 021f 	and.w	r2, r3, #31
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c28:	2102      	movs	r1, #2
 8004c2a:	fa01 f202 	lsl.w	r2, r1, r2
 8004c2e:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	2200      	movs	r2, #0
 8004c34:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferCpltCallback != NULL)
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c3c:	2b00      	cmp	r3, #0
 8004c3e:	d038      	beq.n	8004cb2 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c44:	6878      	ldr	r0, [r7, #4]
 8004c46:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8004c48:	e033      	b.n	8004cb2 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004c4e:	f003 031f 	and.w	r3, r3, #31
 8004c52:	2208      	movs	r2, #8
 8004c54:	409a      	lsls	r2, r3
 8004c56:	68fb      	ldr	r3, [r7, #12]
 8004c58:	4013      	ands	r3, r2
 8004c5a:	2b00      	cmp	r3, #0
 8004c5c:	d02a      	beq.n	8004cb4 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 8004c5e:	68bb      	ldr	r3, [r7, #8]
 8004c60:	f003 0308 	and.w	r3, r3, #8
 8004c64:	2b00      	cmp	r3, #0
 8004c66:	d025      	beq.n	8004cb4 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	681a      	ldr	r2, [r3, #0]
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	f022 020e 	bic.w	r2, r2, #14
 8004c76:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004c7c:	f003 021f 	and.w	r2, r3, #31
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c84:	2101      	movs	r1, #1
 8004c86:	fa01 f202 	lsl.w	r2, r1, r2
 8004c8a:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	2201      	movs	r2, #1
 8004c90:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	2201      	movs	r2, #1
 8004c96:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	2200      	movs	r2, #0
 8004c9e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004ca6:	2b00      	cmp	r3, #0
 8004ca8:	d004      	beq.n	8004cb4 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004cae:	6878      	ldr	r0, [r7, #4]
 8004cb0:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8004cb2:	bf00      	nop
 8004cb4:	bf00      	nop
}
 8004cb6:	3710      	adds	r7, #16
 8004cb8:	46bd      	mov	sp, r7
 8004cba:	bd80      	pop	{r7, pc}

08004cbc <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004cbc:	b480      	push	{r7}
 8004cbe:	b085      	sub	sp, #20
 8004cc0:	af00      	add	r7, sp, #0
 8004cc2:	60f8      	str	r0, [r7, #12]
 8004cc4:	60b9      	str	r1, [r7, #8]
 8004cc6:	607a      	str	r2, [r7, #4]
 8004cc8:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004cca:	68fb      	ldr	r3, [r7, #12]
 8004ccc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004cce:	68fa      	ldr	r2, [r7, #12]
 8004cd0:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8004cd2:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8004cd4:	68fb      	ldr	r3, [r7, #12]
 8004cd6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004cd8:	2b00      	cmp	r3, #0
 8004cda:	d004      	beq.n	8004ce6 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004cdc:	68fb      	ldr	r3, [r7, #12]
 8004cde:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004ce0:	68fa      	ldr	r2, [r7, #12]
 8004ce2:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8004ce4:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8004ce6:	68fb      	ldr	r3, [r7, #12]
 8004ce8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004cea:	f003 021f 	and.w	r2, r3, #31
 8004cee:	68fb      	ldr	r3, [r7, #12]
 8004cf0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004cf2:	2101      	movs	r1, #1
 8004cf4:	fa01 f202 	lsl.w	r2, r1, r2
 8004cf8:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8004cfa:	68fb      	ldr	r3, [r7, #12]
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	683a      	ldr	r2, [r7, #0]
 8004d00:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004d02:	68fb      	ldr	r3, [r7, #12]
 8004d04:	689b      	ldr	r3, [r3, #8]
 8004d06:	2b10      	cmp	r3, #16
 8004d08:	d108      	bne.n	8004d1c <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8004d0a:	68fb      	ldr	r3, [r7, #12]
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	687a      	ldr	r2, [r7, #4]
 8004d10:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8004d12:	68fb      	ldr	r3, [r7, #12]
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	68ba      	ldr	r2, [r7, #8]
 8004d18:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8004d1a:	e007      	b.n	8004d2c <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8004d1c:	68fb      	ldr	r3, [r7, #12]
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	68ba      	ldr	r2, [r7, #8]
 8004d22:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8004d24:	68fb      	ldr	r3, [r7, #12]
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	687a      	ldr	r2, [r7, #4]
 8004d2a:	60da      	str	r2, [r3, #12]
}
 8004d2c:	bf00      	nop
 8004d2e:	3714      	adds	r7, #20
 8004d30:	46bd      	mov	sp, r7
 8004d32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d36:	4770      	bx	lr

08004d38 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8004d38:	b480      	push	{r7}
 8004d3a:	b087      	sub	sp, #28
 8004d3c:	af00      	add	r7, sp, #0
 8004d3e:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	461a      	mov	r2, r3
 8004d46:	4b16      	ldr	r3, [pc, #88]	; (8004da0 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 8004d48:	429a      	cmp	r2, r3
 8004d4a:	d802      	bhi.n	8004d52 <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 8004d4c:	4b15      	ldr	r3, [pc, #84]	; (8004da4 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8004d4e:	617b      	str	r3, [r7, #20]
 8004d50:	e001      	b.n	8004d56 <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  }
  else
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
 8004d52:	4b15      	ldr	r3, [pc, #84]	; (8004da8 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8004d54:	617b      	str	r3, [r7, #20]
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 8004d56:	697b      	ldr	r3, [r7, #20]
 8004d58:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	b2db      	uxtb	r3, r3
 8004d60:	3b08      	subs	r3, #8
 8004d62:	4a12      	ldr	r2, [pc, #72]	; (8004dac <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8004d64:	fba2 2303 	umull	r2, r3, r2, r3
 8004d68:	091b      	lsrs	r3, r3, #4
 8004d6a:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004d70:	089b      	lsrs	r3, r3, #2
 8004d72:	009a      	lsls	r2, r3, #2
 8004d74:	693b      	ldr	r3, [r7, #16]
 8004d76:	4413      	add	r3, r2
 8004d78:	461a      	mov	r2, r3
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	4a0b      	ldr	r2, [pc, #44]	; (8004db0 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8004d82:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8004d84:	68fb      	ldr	r3, [r7, #12]
 8004d86:	f003 031f 	and.w	r3, r3, #31
 8004d8a:	2201      	movs	r2, #1
 8004d8c:	409a      	lsls	r2, r3
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	651a      	str	r2, [r3, #80]	; 0x50
}
 8004d92:	bf00      	nop
 8004d94:	371c      	adds	r7, #28
 8004d96:	46bd      	mov	sp, r7
 8004d98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d9c:	4770      	bx	lr
 8004d9e:	bf00      	nop
 8004da0:	40020407 	.word	0x40020407
 8004da4:	40020800 	.word	0x40020800
 8004da8:	40020820 	.word	0x40020820
 8004dac:	cccccccd 	.word	0xcccccccd
 8004db0:	40020880 	.word	0x40020880

08004db4 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8004db4:	b480      	push	{r7}
 8004db6:	b085      	sub	sp, #20
 8004db8:	af00      	add	r7, sp, #0
 8004dba:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	685b      	ldr	r3, [r3, #4]
 8004dc0:	b2db      	uxtb	r3, r3
 8004dc2:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8004dc4:	68fa      	ldr	r2, [r7, #12]
 8004dc6:	4b0b      	ldr	r3, [pc, #44]	; (8004df4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8004dc8:	4413      	add	r3, r2
 8004dca:	009b      	lsls	r3, r3, #2
 8004dcc:	461a      	mov	r2, r3
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	655a      	str	r2, [r3, #84]	; 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	4a08      	ldr	r2, [pc, #32]	; (8004df8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8004dd6:	659a      	str	r2, [r3, #88]	; 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8004dd8:	68fb      	ldr	r3, [r7, #12]
 8004dda:	3b01      	subs	r3, #1
 8004ddc:	f003 031f 	and.w	r3, r3, #31
 8004de0:	2201      	movs	r2, #1
 8004de2:	409a      	lsls	r2, r3
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	65da      	str	r2, [r3, #92]	; 0x5c
}
 8004de8:	bf00      	nop
 8004dea:	3714      	adds	r7, #20
 8004dec:	46bd      	mov	sp, r7
 8004dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004df2:	4770      	bx	lr
 8004df4:	1000823f 	.word	0x1000823f
 8004df8:	40020940 	.word	0x40020940

08004dfc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004dfc:	b480      	push	{r7}
 8004dfe:	b087      	sub	sp, #28
 8004e00:	af00      	add	r7, sp, #0
 8004e02:	6078      	str	r0, [r7, #4]
 8004e04:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8004e06:	2300      	movs	r3, #0
 8004e08:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8004e0a:	e15a      	b.n	80050c2 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8004e0c:	683b      	ldr	r3, [r7, #0]
 8004e0e:	681a      	ldr	r2, [r3, #0]
 8004e10:	2101      	movs	r1, #1
 8004e12:	697b      	ldr	r3, [r7, #20]
 8004e14:	fa01 f303 	lsl.w	r3, r1, r3
 8004e18:	4013      	ands	r3, r2
 8004e1a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8004e1c:	68fb      	ldr	r3, [r7, #12]
 8004e1e:	2b00      	cmp	r3, #0
 8004e20:	f000 814c 	beq.w	80050bc <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8004e24:	683b      	ldr	r3, [r7, #0]
 8004e26:	685b      	ldr	r3, [r3, #4]
 8004e28:	f003 0303 	and.w	r3, r3, #3
 8004e2c:	2b01      	cmp	r3, #1
 8004e2e:	d005      	beq.n	8004e3c <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004e30:	683b      	ldr	r3, [r7, #0]
 8004e32:	685b      	ldr	r3, [r3, #4]
 8004e34:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8004e38:	2b02      	cmp	r3, #2
 8004e3a:	d130      	bne.n	8004e9e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	689b      	ldr	r3, [r3, #8]
 8004e40:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8004e42:	697b      	ldr	r3, [r7, #20]
 8004e44:	005b      	lsls	r3, r3, #1
 8004e46:	2203      	movs	r2, #3
 8004e48:	fa02 f303 	lsl.w	r3, r2, r3
 8004e4c:	43db      	mvns	r3, r3
 8004e4e:	693a      	ldr	r2, [r7, #16]
 8004e50:	4013      	ands	r3, r2
 8004e52:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004e54:	683b      	ldr	r3, [r7, #0]
 8004e56:	68da      	ldr	r2, [r3, #12]
 8004e58:	697b      	ldr	r3, [r7, #20]
 8004e5a:	005b      	lsls	r3, r3, #1
 8004e5c:	fa02 f303 	lsl.w	r3, r2, r3
 8004e60:	693a      	ldr	r2, [r7, #16]
 8004e62:	4313      	orrs	r3, r2
 8004e64:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	693a      	ldr	r2, [r7, #16]
 8004e6a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	685b      	ldr	r3, [r3, #4]
 8004e70:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8004e72:	2201      	movs	r2, #1
 8004e74:	697b      	ldr	r3, [r7, #20]
 8004e76:	fa02 f303 	lsl.w	r3, r2, r3
 8004e7a:	43db      	mvns	r3, r3
 8004e7c:	693a      	ldr	r2, [r7, #16]
 8004e7e:	4013      	ands	r3, r2
 8004e80:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004e82:	683b      	ldr	r3, [r7, #0]
 8004e84:	685b      	ldr	r3, [r3, #4]
 8004e86:	091b      	lsrs	r3, r3, #4
 8004e88:	f003 0201 	and.w	r2, r3, #1
 8004e8c:	697b      	ldr	r3, [r7, #20]
 8004e8e:	fa02 f303 	lsl.w	r3, r2, r3
 8004e92:	693a      	ldr	r2, [r7, #16]
 8004e94:	4313      	orrs	r3, r2
 8004e96:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	693a      	ldr	r2, [r7, #16]
 8004e9c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004e9e:	683b      	ldr	r3, [r7, #0]
 8004ea0:	685b      	ldr	r3, [r3, #4]
 8004ea2:	f003 0303 	and.w	r3, r3, #3
 8004ea6:	2b03      	cmp	r3, #3
 8004ea8:	d017      	beq.n	8004eda <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	68db      	ldr	r3, [r3, #12]
 8004eae:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8004eb0:	697b      	ldr	r3, [r7, #20]
 8004eb2:	005b      	lsls	r3, r3, #1
 8004eb4:	2203      	movs	r2, #3
 8004eb6:	fa02 f303 	lsl.w	r3, r2, r3
 8004eba:	43db      	mvns	r3, r3
 8004ebc:	693a      	ldr	r2, [r7, #16]
 8004ebe:	4013      	ands	r3, r2
 8004ec0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004ec2:	683b      	ldr	r3, [r7, #0]
 8004ec4:	689a      	ldr	r2, [r3, #8]
 8004ec6:	697b      	ldr	r3, [r7, #20]
 8004ec8:	005b      	lsls	r3, r3, #1
 8004eca:	fa02 f303 	lsl.w	r3, r2, r3
 8004ece:	693a      	ldr	r2, [r7, #16]
 8004ed0:	4313      	orrs	r3, r2
 8004ed2:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	693a      	ldr	r2, [r7, #16]
 8004ed8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004eda:	683b      	ldr	r3, [r7, #0]
 8004edc:	685b      	ldr	r3, [r3, #4]
 8004ede:	f003 0303 	and.w	r3, r3, #3
 8004ee2:	2b02      	cmp	r3, #2
 8004ee4:	d123      	bne.n	8004f2e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004ee6:	697b      	ldr	r3, [r7, #20]
 8004ee8:	08da      	lsrs	r2, r3, #3
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	3208      	adds	r2, #8
 8004eee:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004ef2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8004ef4:	697b      	ldr	r3, [r7, #20]
 8004ef6:	f003 0307 	and.w	r3, r3, #7
 8004efa:	009b      	lsls	r3, r3, #2
 8004efc:	220f      	movs	r2, #15
 8004efe:	fa02 f303 	lsl.w	r3, r2, r3
 8004f02:	43db      	mvns	r3, r3
 8004f04:	693a      	ldr	r2, [r7, #16]
 8004f06:	4013      	ands	r3, r2
 8004f08:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8004f0a:	683b      	ldr	r3, [r7, #0]
 8004f0c:	691a      	ldr	r2, [r3, #16]
 8004f0e:	697b      	ldr	r3, [r7, #20]
 8004f10:	f003 0307 	and.w	r3, r3, #7
 8004f14:	009b      	lsls	r3, r3, #2
 8004f16:	fa02 f303 	lsl.w	r3, r2, r3
 8004f1a:	693a      	ldr	r2, [r7, #16]
 8004f1c:	4313      	orrs	r3, r2
 8004f1e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8004f20:	697b      	ldr	r3, [r7, #20]
 8004f22:	08da      	lsrs	r2, r3, #3
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	3208      	adds	r2, #8
 8004f28:	6939      	ldr	r1, [r7, #16]
 8004f2a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	681b      	ldr	r3, [r3, #0]
 8004f32:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8004f34:	697b      	ldr	r3, [r7, #20]
 8004f36:	005b      	lsls	r3, r3, #1
 8004f38:	2203      	movs	r2, #3
 8004f3a:	fa02 f303 	lsl.w	r3, r2, r3
 8004f3e:	43db      	mvns	r3, r3
 8004f40:	693a      	ldr	r2, [r7, #16]
 8004f42:	4013      	ands	r3, r2
 8004f44:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004f46:	683b      	ldr	r3, [r7, #0]
 8004f48:	685b      	ldr	r3, [r3, #4]
 8004f4a:	f003 0203 	and.w	r2, r3, #3
 8004f4e:	697b      	ldr	r3, [r7, #20]
 8004f50:	005b      	lsls	r3, r3, #1
 8004f52:	fa02 f303 	lsl.w	r3, r2, r3
 8004f56:	693a      	ldr	r2, [r7, #16]
 8004f58:	4313      	orrs	r3, r2
 8004f5a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	693a      	ldr	r2, [r7, #16]
 8004f60:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8004f62:	683b      	ldr	r3, [r7, #0]
 8004f64:	685b      	ldr	r3, [r3, #4]
 8004f66:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8004f6a:	2b00      	cmp	r3, #0
 8004f6c:	f000 80a6 	beq.w	80050bc <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004f70:	4b5b      	ldr	r3, [pc, #364]	; (80050e0 <HAL_GPIO_Init+0x2e4>)
 8004f72:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004f74:	4a5a      	ldr	r2, [pc, #360]	; (80050e0 <HAL_GPIO_Init+0x2e4>)
 8004f76:	f043 0301 	orr.w	r3, r3, #1
 8004f7a:	6613      	str	r3, [r2, #96]	; 0x60
 8004f7c:	4b58      	ldr	r3, [pc, #352]	; (80050e0 <HAL_GPIO_Init+0x2e4>)
 8004f7e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004f80:	f003 0301 	and.w	r3, r3, #1
 8004f84:	60bb      	str	r3, [r7, #8]
 8004f86:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004f88:	4a56      	ldr	r2, [pc, #344]	; (80050e4 <HAL_GPIO_Init+0x2e8>)
 8004f8a:	697b      	ldr	r3, [r7, #20]
 8004f8c:	089b      	lsrs	r3, r3, #2
 8004f8e:	3302      	adds	r3, #2
 8004f90:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004f94:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8004f96:	697b      	ldr	r3, [r7, #20]
 8004f98:	f003 0303 	and.w	r3, r3, #3
 8004f9c:	009b      	lsls	r3, r3, #2
 8004f9e:	220f      	movs	r2, #15
 8004fa0:	fa02 f303 	lsl.w	r3, r2, r3
 8004fa4:	43db      	mvns	r3, r3
 8004fa6:	693a      	ldr	r2, [r7, #16]
 8004fa8:	4013      	ands	r3, r2
 8004faa:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8004fb2:	d01f      	beq.n	8004ff4 <HAL_GPIO_Init+0x1f8>
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	4a4c      	ldr	r2, [pc, #304]	; (80050e8 <HAL_GPIO_Init+0x2ec>)
 8004fb8:	4293      	cmp	r3, r2
 8004fba:	d019      	beq.n	8004ff0 <HAL_GPIO_Init+0x1f4>
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	4a4b      	ldr	r2, [pc, #300]	; (80050ec <HAL_GPIO_Init+0x2f0>)
 8004fc0:	4293      	cmp	r3, r2
 8004fc2:	d013      	beq.n	8004fec <HAL_GPIO_Init+0x1f0>
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	4a4a      	ldr	r2, [pc, #296]	; (80050f0 <HAL_GPIO_Init+0x2f4>)
 8004fc8:	4293      	cmp	r3, r2
 8004fca:	d00d      	beq.n	8004fe8 <HAL_GPIO_Init+0x1ec>
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	4a49      	ldr	r2, [pc, #292]	; (80050f4 <HAL_GPIO_Init+0x2f8>)
 8004fd0:	4293      	cmp	r3, r2
 8004fd2:	d007      	beq.n	8004fe4 <HAL_GPIO_Init+0x1e8>
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	4a48      	ldr	r2, [pc, #288]	; (80050f8 <HAL_GPIO_Init+0x2fc>)
 8004fd8:	4293      	cmp	r3, r2
 8004fda:	d101      	bne.n	8004fe0 <HAL_GPIO_Init+0x1e4>
 8004fdc:	2305      	movs	r3, #5
 8004fde:	e00a      	b.n	8004ff6 <HAL_GPIO_Init+0x1fa>
 8004fe0:	2306      	movs	r3, #6
 8004fe2:	e008      	b.n	8004ff6 <HAL_GPIO_Init+0x1fa>
 8004fe4:	2304      	movs	r3, #4
 8004fe6:	e006      	b.n	8004ff6 <HAL_GPIO_Init+0x1fa>
 8004fe8:	2303      	movs	r3, #3
 8004fea:	e004      	b.n	8004ff6 <HAL_GPIO_Init+0x1fa>
 8004fec:	2302      	movs	r3, #2
 8004fee:	e002      	b.n	8004ff6 <HAL_GPIO_Init+0x1fa>
 8004ff0:	2301      	movs	r3, #1
 8004ff2:	e000      	b.n	8004ff6 <HAL_GPIO_Init+0x1fa>
 8004ff4:	2300      	movs	r3, #0
 8004ff6:	697a      	ldr	r2, [r7, #20]
 8004ff8:	f002 0203 	and.w	r2, r2, #3
 8004ffc:	0092      	lsls	r2, r2, #2
 8004ffe:	4093      	lsls	r3, r2
 8005000:	693a      	ldr	r2, [r7, #16]
 8005002:	4313      	orrs	r3, r2
 8005004:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8005006:	4937      	ldr	r1, [pc, #220]	; (80050e4 <HAL_GPIO_Init+0x2e8>)
 8005008:	697b      	ldr	r3, [r7, #20]
 800500a:	089b      	lsrs	r3, r3, #2
 800500c:	3302      	adds	r3, #2
 800500e:	693a      	ldr	r2, [r7, #16]
 8005010:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8005014:	4b39      	ldr	r3, [pc, #228]	; (80050fc <HAL_GPIO_Init+0x300>)
 8005016:	689b      	ldr	r3, [r3, #8]
 8005018:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800501a:	68fb      	ldr	r3, [r7, #12]
 800501c:	43db      	mvns	r3, r3
 800501e:	693a      	ldr	r2, [r7, #16]
 8005020:	4013      	ands	r3, r2
 8005022:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8005024:	683b      	ldr	r3, [r7, #0]
 8005026:	685b      	ldr	r3, [r3, #4]
 8005028:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800502c:	2b00      	cmp	r3, #0
 800502e:	d003      	beq.n	8005038 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8005030:	693a      	ldr	r2, [r7, #16]
 8005032:	68fb      	ldr	r3, [r7, #12]
 8005034:	4313      	orrs	r3, r2
 8005036:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8005038:	4a30      	ldr	r2, [pc, #192]	; (80050fc <HAL_GPIO_Init+0x300>)
 800503a:	693b      	ldr	r3, [r7, #16]
 800503c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800503e:	4b2f      	ldr	r3, [pc, #188]	; (80050fc <HAL_GPIO_Init+0x300>)
 8005040:	68db      	ldr	r3, [r3, #12]
 8005042:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005044:	68fb      	ldr	r3, [r7, #12]
 8005046:	43db      	mvns	r3, r3
 8005048:	693a      	ldr	r2, [r7, #16]
 800504a:	4013      	ands	r3, r2
 800504c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800504e:	683b      	ldr	r3, [r7, #0]
 8005050:	685b      	ldr	r3, [r3, #4]
 8005052:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005056:	2b00      	cmp	r3, #0
 8005058:	d003      	beq.n	8005062 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 800505a:	693a      	ldr	r2, [r7, #16]
 800505c:	68fb      	ldr	r3, [r7, #12]
 800505e:	4313      	orrs	r3, r2
 8005060:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8005062:	4a26      	ldr	r2, [pc, #152]	; (80050fc <HAL_GPIO_Init+0x300>)
 8005064:	693b      	ldr	r3, [r7, #16]
 8005066:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8005068:	4b24      	ldr	r3, [pc, #144]	; (80050fc <HAL_GPIO_Init+0x300>)
 800506a:	685b      	ldr	r3, [r3, #4]
 800506c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800506e:	68fb      	ldr	r3, [r7, #12]
 8005070:	43db      	mvns	r3, r3
 8005072:	693a      	ldr	r2, [r7, #16]
 8005074:	4013      	ands	r3, r2
 8005076:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8005078:	683b      	ldr	r3, [r7, #0]
 800507a:	685b      	ldr	r3, [r3, #4]
 800507c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005080:	2b00      	cmp	r3, #0
 8005082:	d003      	beq.n	800508c <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8005084:	693a      	ldr	r2, [r7, #16]
 8005086:	68fb      	ldr	r3, [r7, #12]
 8005088:	4313      	orrs	r3, r2
 800508a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800508c:	4a1b      	ldr	r2, [pc, #108]	; (80050fc <HAL_GPIO_Init+0x300>)
 800508e:	693b      	ldr	r3, [r7, #16]
 8005090:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8005092:	4b1a      	ldr	r3, [pc, #104]	; (80050fc <HAL_GPIO_Init+0x300>)
 8005094:	681b      	ldr	r3, [r3, #0]
 8005096:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005098:	68fb      	ldr	r3, [r7, #12]
 800509a:	43db      	mvns	r3, r3
 800509c:	693a      	ldr	r2, [r7, #16]
 800509e:	4013      	ands	r3, r2
 80050a0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80050a2:	683b      	ldr	r3, [r7, #0]
 80050a4:	685b      	ldr	r3, [r3, #4]
 80050a6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80050aa:	2b00      	cmp	r3, #0
 80050ac:	d003      	beq.n	80050b6 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 80050ae:	693a      	ldr	r2, [r7, #16]
 80050b0:	68fb      	ldr	r3, [r7, #12]
 80050b2:	4313      	orrs	r3, r2
 80050b4:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80050b6:	4a11      	ldr	r2, [pc, #68]	; (80050fc <HAL_GPIO_Init+0x300>)
 80050b8:	693b      	ldr	r3, [r7, #16]
 80050ba:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80050bc:	697b      	ldr	r3, [r7, #20]
 80050be:	3301      	adds	r3, #1
 80050c0:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 80050c2:	683b      	ldr	r3, [r7, #0]
 80050c4:	681a      	ldr	r2, [r3, #0]
 80050c6:	697b      	ldr	r3, [r7, #20]
 80050c8:	fa22 f303 	lsr.w	r3, r2, r3
 80050cc:	2b00      	cmp	r3, #0
 80050ce:	f47f ae9d 	bne.w	8004e0c <HAL_GPIO_Init+0x10>
  }
}
 80050d2:	bf00      	nop
 80050d4:	bf00      	nop
 80050d6:	371c      	adds	r7, #28
 80050d8:	46bd      	mov	sp, r7
 80050da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050de:	4770      	bx	lr
 80050e0:	40021000 	.word	0x40021000
 80050e4:	40010000 	.word	0x40010000
 80050e8:	48000400 	.word	0x48000400
 80050ec:	48000800 	.word	0x48000800
 80050f0:	48000c00 	.word	0x48000c00
 80050f4:	48001000 	.word	0x48001000
 80050f8:	48001400 	.word	0x48001400
 80050fc:	40010400 	.word	0x40010400

08005100 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005100:	b480      	push	{r7}
 8005102:	b083      	sub	sp, #12
 8005104:	af00      	add	r7, sp, #0
 8005106:	6078      	str	r0, [r7, #4]
 8005108:	460b      	mov	r3, r1
 800510a:	807b      	strh	r3, [r7, #2]
 800510c:	4613      	mov	r3, r2
 800510e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8005110:	787b      	ldrb	r3, [r7, #1]
 8005112:	2b00      	cmp	r3, #0
 8005114:	d003      	beq.n	800511e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8005116:	887a      	ldrh	r2, [r7, #2]
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800511c:	e002      	b.n	8005124 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800511e:	887a      	ldrh	r2, [r7, #2]
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	629a      	str	r2, [r3, #40]	; 0x28
}
 8005124:	bf00      	nop
 8005126:	370c      	adds	r7, #12
 8005128:	46bd      	mov	sp, r7
 800512a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800512e:	4770      	bx	lr

08005130 <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8005130:	b480      	push	{r7}
 8005132:	b085      	sub	sp, #20
 8005134:	af00      	add	r7, sp, #0
 8005136:	6078      	str	r0, [r7, #4]
 8005138:	460b      	mov	r3, r1
 800513a:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	695b      	ldr	r3, [r3, #20]
 8005140:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8005142:	887a      	ldrh	r2, [r7, #2]
 8005144:	68fb      	ldr	r3, [r7, #12]
 8005146:	4013      	ands	r3, r2
 8005148:	041a      	lsls	r2, r3, #16
 800514a:	68fb      	ldr	r3, [r7, #12]
 800514c:	43d9      	mvns	r1, r3
 800514e:	887b      	ldrh	r3, [r7, #2]
 8005150:	400b      	ands	r3, r1
 8005152:	431a      	orrs	r2, r3
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	619a      	str	r2, [r3, #24]
}
 8005158:	bf00      	nop
 800515a:	3714      	adds	r7, #20
 800515c:	46bd      	mov	sp, r7
 800515e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005162:	4770      	bx	lr

08005164 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8005164:	b580      	push	{r7, lr}
 8005166:	b082      	sub	sp, #8
 8005168:	af00      	add	r7, sp, #0
 800516a:	4603      	mov	r3, r0
 800516c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800516e:	4b08      	ldr	r3, [pc, #32]	; (8005190 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005170:	695a      	ldr	r2, [r3, #20]
 8005172:	88fb      	ldrh	r3, [r7, #6]
 8005174:	4013      	ands	r3, r2
 8005176:	2b00      	cmp	r3, #0
 8005178:	d006      	beq.n	8005188 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800517a:	4a05      	ldr	r2, [pc, #20]	; (8005190 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800517c:	88fb      	ldrh	r3, [r7, #6]
 800517e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8005180:	88fb      	ldrh	r3, [r7, #6]
 8005182:	4618      	mov	r0, r3
 8005184:	f7fc fa78 	bl	8001678 <HAL_GPIO_EXTI_Callback>
  }
}
 8005188:	bf00      	nop
 800518a:	3708      	adds	r7, #8
 800518c:	46bd      	mov	sp, r7
 800518e:	bd80      	pop	{r7, pc}
 8005190:	40010400 	.word	0x40010400

08005194 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8005194:	b480      	push	{r7}
 8005196:	b085      	sub	sp, #20
 8005198:	af00      	add	r7, sp, #0
 800519a:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	2b00      	cmp	r3, #0
 80051a0:	d141      	bne.n	8005226 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80051a2:	4b4b      	ldr	r3, [pc, #300]	; (80052d0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80051aa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80051ae:	d131      	bne.n	8005214 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80051b0:	4b47      	ldr	r3, [pc, #284]	; (80052d0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80051b2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80051b6:	4a46      	ldr	r2, [pc, #280]	; (80052d0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80051b8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80051bc:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80051c0:	4b43      	ldr	r3, [pc, #268]	; (80052d0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80051c2:	681b      	ldr	r3, [r3, #0]
 80051c4:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80051c8:	4a41      	ldr	r2, [pc, #260]	; (80052d0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80051ca:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80051ce:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80051d0:	4b40      	ldr	r3, [pc, #256]	; (80052d4 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	2232      	movs	r2, #50	; 0x32
 80051d6:	fb02 f303 	mul.w	r3, r2, r3
 80051da:	4a3f      	ldr	r2, [pc, #252]	; (80052d8 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80051dc:	fba2 2303 	umull	r2, r3, r2, r3
 80051e0:	0c9b      	lsrs	r3, r3, #18
 80051e2:	3301      	adds	r3, #1
 80051e4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80051e6:	e002      	b.n	80051ee <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 80051e8:	68fb      	ldr	r3, [r7, #12]
 80051ea:	3b01      	subs	r3, #1
 80051ec:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80051ee:	4b38      	ldr	r3, [pc, #224]	; (80052d0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80051f0:	695b      	ldr	r3, [r3, #20]
 80051f2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80051f6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80051fa:	d102      	bne.n	8005202 <HAL_PWREx_ControlVoltageScaling+0x6e>
 80051fc:	68fb      	ldr	r3, [r7, #12]
 80051fe:	2b00      	cmp	r3, #0
 8005200:	d1f2      	bne.n	80051e8 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8005202:	4b33      	ldr	r3, [pc, #204]	; (80052d0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005204:	695b      	ldr	r3, [r3, #20]
 8005206:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800520a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800520e:	d158      	bne.n	80052c2 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8005210:	2303      	movs	r3, #3
 8005212:	e057      	b.n	80052c4 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005214:	4b2e      	ldr	r3, [pc, #184]	; (80052d0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005216:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800521a:	4a2d      	ldr	r2, [pc, #180]	; (80052d0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800521c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005220:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8005224:	e04d      	b.n	80052c2 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800522c:	d141      	bne.n	80052b2 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800522e:	4b28      	ldr	r3, [pc, #160]	; (80052d0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8005236:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800523a:	d131      	bne.n	80052a0 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800523c:	4b24      	ldr	r3, [pc, #144]	; (80052d0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800523e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005242:	4a23      	ldr	r2, [pc, #140]	; (80052d0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005244:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005248:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800524c:	4b20      	ldr	r3, [pc, #128]	; (80052d0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8005254:	4a1e      	ldr	r2, [pc, #120]	; (80052d0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005256:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800525a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800525c:	4b1d      	ldr	r3, [pc, #116]	; (80052d4 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	2232      	movs	r2, #50	; 0x32
 8005262:	fb02 f303 	mul.w	r3, r2, r3
 8005266:	4a1c      	ldr	r2, [pc, #112]	; (80052d8 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8005268:	fba2 2303 	umull	r2, r3, r2, r3
 800526c:	0c9b      	lsrs	r3, r3, #18
 800526e:	3301      	adds	r3, #1
 8005270:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005272:	e002      	b.n	800527a <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8005274:	68fb      	ldr	r3, [r7, #12]
 8005276:	3b01      	subs	r3, #1
 8005278:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800527a:	4b15      	ldr	r3, [pc, #84]	; (80052d0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800527c:	695b      	ldr	r3, [r3, #20]
 800527e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005282:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005286:	d102      	bne.n	800528e <HAL_PWREx_ControlVoltageScaling+0xfa>
 8005288:	68fb      	ldr	r3, [r7, #12]
 800528a:	2b00      	cmp	r3, #0
 800528c:	d1f2      	bne.n	8005274 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800528e:	4b10      	ldr	r3, [pc, #64]	; (80052d0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005290:	695b      	ldr	r3, [r3, #20]
 8005292:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005296:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800529a:	d112      	bne.n	80052c2 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800529c:	2303      	movs	r3, #3
 800529e:	e011      	b.n	80052c4 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80052a0:	4b0b      	ldr	r3, [pc, #44]	; (80052d0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80052a2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80052a6:	4a0a      	ldr	r2, [pc, #40]	; (80052d0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80052a8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80052ac:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 80052b0:	e007      	b.n	80052c2 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80052b2:	4b07      	ldr	r3, [pc, #28]	; (80052d0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80052ba:	4a05      	ldr	r2, [pc, #20]	; (80052d0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80052bc:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80052c0:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 80052c2:	2300      	movs	r3, #0
}
 80052c4:	4618      	mov	r0, r3
 80052c6:	3714      	adds	r7, #20
 80052c8:	46bd      	mov	sp, r7
 80052ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052ce:	4770      	bx	lr
 80052d0:	40007000 	.word	0x40007000
 80052d4:	20000010 	.word	0x20000010
 80052d8:	431bde83 	.word	0x431bde83

080052dc <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 80052dc:	b480      	push	{r7}
 80052de:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 80052e0:	4b05      	ldr	r3, [pc, #20]	; (80052f8 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80052e2:	689b      	ldr	r3, [r3, #8]
 80052e4:	4a04      	ldr	r2, [pc, #16]	; (80052f8 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80052e6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80052ea:	6093      	str	r3, [r2, #8]
}
 80052ec:	bf00      	nop
 80052ee:	46bd      	mov	sp, r7
 80052f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052f4:	4770      	bx	lr
 80052f6:	bf00      	nop
 80052f8:	40007000 	.word	0x40007000

080052fc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80052fc:	b580      	push	{r7, lr}
 80052fe:	b088      	sub	sp, #32
 8005300:	af00      	add	r7, sp, #0
 8005302:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	2b00      	cmp	r3, #0
 8005308:	d101      	bne.n	800530e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800530a:	2301      	movs	r3, #1
 800530c:	e306      	b.n	800591c <HAL_RCC_OscConfig+0x620>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	681b      	ldr	r3, [r3, #0]
 8005312:	f003 0301 	and.w	r3, r3, #1
 8005316:	2b00      	cmp	r3, #0
 8005318:	d075      	beq.n	8005406 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800531a:	4b97      	ldr	r3, [pc, #604]	; (8005578 <HAL_RCC_OscConfig+0x27c>)
 800531c:	689b      	ldr	r3, [r3, #8]
 800531e:	f003 030c 	and.w	r3, r3, #12
 8005322:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005324:	4b94      	ldr	r3, [pc, #592]	; (8005578 <HAL_RCC_OscConfig+0x27c>)
 8005326:	68db      	ldr	r3, [r3, #12]
 8005328:	f003 0303 	and.w	r3, r3, #3
 800532c:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 800532e:	69bb      	ldr	r3, [r7, #24]
 8005330:	2b0c      	cmp	r3, #12
 8005332:	d102      	bne.n	800533a <HAL_RCC_OscConfig+0x3e>
 8005334:	697b      	ldr	r3, [r7, #20]
 8005336:	2b03      	cmp	r3, #3
 8005338:	d002      	beq.n	8005340 <HAL_RCC_OscConfig+0x44>
 800533a:	69bb      	ldr	r3, [r7, #24]
 800533c:	2b08      	cmp	r3, #8
 800533e:	d10b      	bne.n	8005358 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005340:	4b8d      	ldr	r3, [pc, #564]	; (8005578 <HAL_RCC_OscConfig+0x27c>)
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005348:	2b00      	cmp	r3, #0
 800534a:	d05b      	beq.n	8005404 <HAL_RCC_OscConfig+0x108>
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	685b      	ldr	r3, [r3, #4]
 8005350:	2b00      	cmp	r3, #0
 8005352:	d157      	bne.n	8005404 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005354:	2301      	movs	r3, #1
 8005356:	e2e1      	b.n	800591c <HAL_RCC_OscConfig+0x620>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	685b      	ldr	r3, [r3, #4]
 800535c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005360:	d106      	bne.n	8005370 <HAL_RCC_OscConfig+0x74>
 8005362:	4b85      	ldr	r3, [pc, #532]	; (8005578 <HAL_RCC_OscConfig+0x27c>)
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	4a84      	ldr	r2, [pc, #528]	; (8005578 <HAL_RCC_OscConfig+0x27c>)
 8005368:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800536c:	6013      	str	r3, [r2, #0]
 800536e:	e01d      	b.n	80053ac <HAL_RCC_OscConfig+0xb0>
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	685b      	ldr	r3, [r3, #4]
 8005374:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005378:	d10c      	bne.n	8005394 <HAL_RCC_OscConfig+0x98>
 800537a:	4b7f      	ldr	r3, [pc, #508]	; (8005578 <HAL_RCC_OscConfig+0x27c>)
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	4a7e      	ldr	r2, [pc, #504]	; (8005578 <HAL_RCC_OscConfig+0x27c>)
 8005380:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005384:	6013      	str	r3, [r2, #0]
 8005386:	4b7c      	ldr	r3, [pc, #496]	; (8005578 <HAL_RCC_OscConfig+0x27c>)
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	4a7b      	ldr	r2, [pc, #492]	; (8005578 <HAL_RCC_OscConfig+0x27c>)
 800538c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005390:	6013      	str	r3, [r2, #0]
 8005392:	e00b      	b.n	80053ac <HAL_RCC_OscConfig+0xb0>
 8005394:	4b78      	ldr	r3, [pc, #480]	; (8005578 <HAL_RCC_OscConfig+0x27c>)
 8005396:	681b      	ldr	r3, [r3, #0]
 8005398:	4a77      	ldr	r2, [pc, #476]	; (8005578 <HAL_RCC_OscConfig+0x27c>)
 800539a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800539e:	6013      	str	r3, [r2, #0]
 80053a0:	4b75      	ldr	r3, [pc, #468]	; (8005578 <HAL_RCC_OscConfig+0x27c>)
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	4a74      	ldr	r2, [pc, #464]	; (8005578 <HAL_RCC_OscConfig+0x27c>)
 80053a6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80053aa:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	685b      	ldr	r3, [r3, #4]
 80053b0:	2b00      	cmp	r3, #0
 80053b2:	d013      	beq.n	80053dc <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80053b4:	f7fd f9e0 	bl	8002778 <HAL_GetTick>
 80053b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80053ba:	e008      	b.n	80053ce <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80053bc:	f7fd f9dc 	bl	8002778 <HAL_GetTick>
 80053c0:	4602      	mov	r2, r0
 80053c2:	693b      	ldr	r3, [r7, #16]
 80053c4:	1ad3      	subs	r3, r2, r3
 80053c6:	2b64      	cmp	r3, #100	; 0x64
 80053c8:	d901      	bls.n	80053ce <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80053ca:	2303      	movs	r3, #3
 80053cc:	e2a6      	b.n	800591c <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80053ce:	4b6a      	ldr	r3, [pc, #424]	; (8005578 <HAL_RCC_OscConfig+0x27c>)
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80053d6:	2b00      	cmp	r3, #0
 80053d8:	d0f0      	beq.n	80053bc <HAL_RCC_OscConfig+0xc0>
 80053da:	e014      	b.n	8005406 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80053dc:	f7fd f9cc 	bl	8002778 <HAL_GetTick>
 80053e0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80053e2:	e008      	b.n	80053f6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80053e4:	f7fd f9c8 	bl	8002778 <HAL_GetTick>
 80053e8:	4602      	mov	r2, r0
 80053ea:	693b      	ldr	r3, [r7, #16]
 80053ec:	1ad3      	subs	r3, r2, r3
 80053ee:	2b64      	cmp	r3, #100	; 0x64
 80053f0:	d901      	bls.n	80053f6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80053f2:	2303      	movs	r3, #3
 80053f4:	e292      	b.n	800591c <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80053f6:	4b60      	ldr	r3, [pc, #384]	; (8005578 <HAL_RCC_OscConfig+0x27c>)
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80053fe:	2b00      	cmp	r3, #0
 8005400:	d1f0      	bne.n	80053e4 <HAL_RCC_OscConfig+0xe8>
 8005402:	e000      	b.n	8005406 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005404:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	681b      	ldr	r3, [r3, #0]
 800540a:	f003 0302 	and.w	r3, r3, #2
 800540e:	2b00      	cmp	r3, #0
 8005410:	d075      	beq.n	80054fe <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005412:	4b59      	ldr	r3, [pc, #356]	; (8005578 <HAL_RCC_OscConfig+0x27c>)
 8005414:	689b      	ldr	r3, [r3, #8]
 8005416:	f003 030c 	and.w	r3, r3, #12
 800541a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800541c:	4b56      	ldr	r3, [pc, #344]	; (8005578 <HAL_RCC_OscConfig+0x27c>)
 800541e:	68db      	ldr	r3, [r3, #12]
 8005420:	f003 0303 	and.w	r3, r3, #3
 8005424:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8005426:	69bb      	ldr	r3, [r7, #24]
 8005428:	2b0c      	cmp	r3, #12
 800542a:	d102      	bne.n	8005432 <HAL_RCC_OscConfig+0x136>
 800542c:	697b      	ldr	r3, [r7, #20]
 800542e:	2b02      	cmp	r3, #2
 8005430:	d002      	beq.n	8005438 <HAL_RCC_OscConfig+0x13c>
 8005432:	69bb      	ldr	r3, [r7, #24]
 8005434:	2b04      	cmp	r3, #4
 8005436:	d11f      	bne.n	8005478 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005438:	4b4f      	ldr	r3, [pc, #316]	; (8005578 <HAL_RCC_OscConfig+0x27c>)
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005440:	2b00      	cmp	r3, #0
 8005442:	d005      	beq.n	8005450 <HAL_RCC_OscConfig+0x154>
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	68db      	ldr	r3, [r3, #12]
 8005448:	2b00      	cmp	r3, #0
 800544a:	d101      	bne.n	8005450 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 800544c:	2301      	movs	r3, #1
 800544e:	e265      	b.n	800591c <HAL_RCC_OscConfig+0x620>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005450:	4b49      	ldr	r3, [pc, #292]	; (8005578 <HAL_RCC_OscConfig+0x27c>)
 8005452:	685b      	ldr	r3, [r3, #4]
 8005454:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	691b      	ldr	r3, [r3, #16]
 800545c:	061b      	lsls	r3, r3, #24
 800545e:	4946      	ldr	r1, [pc, #280]	; (8005578 <HAL_RCC_OscConfig+0x27c>)
 8005460:	4313      	orrs	r3, r2
 8005462:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8005464:	4b45      	ldr	r3, [pc, #276]	; (800557c <HAL_RCC_OscConfig+0x280>)
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	4618      	mov	r0, r3
 800546a:	f7fc fc49 	bl	8001d00 <HAL_InitTick>
 800546e:	4603      	mov	r3, r0
 8005470:	2b00      	cmp	r3, #0
 8005472:	d043      	beq.n	80054fc <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8005474:	2301      	movs	r3, #1
 8005476:	e251      	b.n	800591c <HAL_RCC_OscConfig+0x620>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	68db      	ldr	r3, [r3, #12]
 800547c:	2b00      	cmp	r3, #0
 800547e:	d023      	beq.n	80054c8 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005480:	4b3d      	ldr	r3, [pc, #244]	; (8005578 <HAL_RCC_OscConfig+0x27c>)
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	4a3c      	ldr	r2, [pc, #240]	; (8005578 <HAL_RCC_OscConfig+0x27c>)
 8005486:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800548a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800548c:	f7fd f974 	bl	8002778 <HAL_GetTick>
 8005490:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005492:	e008      	b.n	80054a6 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005494:	f7fd f970 	bl	8002778 <HAL_GetTick>
 8005498:	4602      	mov	r2, r0
 800549a:	693b      	ldr	r3, [r7, #16]
 800549c:	1ad3      	subs	r3, r2, r3
 800549e:	2b02      	cmp	r3, #2
 80054a0:	d901      	bls.n	80054a6 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 80054a2:	2303      	movs	r3, #3
 80054a4:	e23a      	b.n	800591c <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80054a6:	4b34      	ldr	r3, [pc, #208]	; (8005578 <HAL_RCC_OscConfig+0x27c>)
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80054ae:	2b00      	cmp	r3, #0
 80054b0:	d0f0      	beq.n	8005494 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80054b2:	4b31      	ldr	r3, [pc, #196]	; (8005578 <HAL_RCC_OscConfig+0x27c>)
 80054b4:	685b      	ldr	r3, [r3, #4]
 80054b6:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	691b      	ldr	r3, [r3, #16]
 80054be:	061b      	lsls	r3, r3, #24
 80054c0:	492d      	ldr	r1, [pc, #180]	; (8005578 <HAL_RCC_OscConfig+0x27c>)
 80054c2:	4313      	orrs	r3, r2
 80054c4:	604b      	str	r3, [r1, #4]
 80054c6:	e01a      	b.n	80054fe <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80054c8:	4b2b      	ldr	r3, [pc, #172]	; (8005578 <HAL_RCC_OscConfig+0x27c>)
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	4a2a      	ldr	r2, [pc, #168]	; (8005578 <HAL_RCC_OscConfig+0x27c>)
 80054ce:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80054d2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80054d4:	f7fd f950 	bl	8002778 <HAL_GetTick>
 80054d8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80054da:	e008      	b.n	80054ee <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80054dc:	f7fd f94c 	bl	8002778 <HAL_GetTick>
 80054e0:	4602      	mov	r2, r0
 80054e2:	693b      	ldr	r3, [r7, #16]
 80054e4:	1ad3      	subs	r3, r2, r3
 80054e6:	2b02      	cmp	r3, #2
 80054e8:	d901      	bls.n	80054ee <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 80054ea:	2303      	movs	r3, #3
 80054ec:	e216      	b.n	800591c <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80054ee:	4b22      	ldr	r3, [pc, #136]	; (8005578 <HAL_RCC_OscConfig+0x27c>)
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80054f6:	2b00      	cmp	r3, #0
 80054f8:	d1f0      	bne.n	80054dc <HAL_RCC_OscConfig+0x1e0>
 80054fa:	e000      	b.n	80054fe <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80054fc:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	681b      	ldr	r3, [r3, #0]
 8005502:	f003 0308 	and.w	r3, r3, #8
 8005506:	2b00      	cmp	r3, #0
 8005508:	d041      	beq.n	800558e <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	695b      	ldr	r3, [r3, #20]
 800550e:	2b00      	cmp	r3, #0
 8005510:	d01c      	beq.n	800554c <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005512:	4b19      	ldr	r3, [pc, #100]	; (8005578 <HAL_RCC_OscConfig+0x27c>)
 8005514:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005518:	4a17      	ldr	r2, [pc, #92]	; (8005578 <HAL_RCC_OscConfig+0x27c>)
 800551a:	f043 0301 	orr.w	r3, r3, #1
 800551e:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005522:	f7fd f929 	bl	8002778 <HAL_GetTick>
 8005526:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005528:	e008      	b.n	800553c <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800552a:	f7fd f925 	bl	8002778 <HAL_GetTick>
 800552e:	4602      	mov	r2, r0
 8005530:	693b      	ldr	r3, [r7, #16]
 8005532:	1ad3      	subs	r3, r2, r3
 8005534:	2b02      	cmp	r3, #2
 8005536:	d901      	bls.n	800553c <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8005538:	2303      	movs	r3, #3
 800553a:	e1ef      	b.n	800591c <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800553c:	4b0e      	ldr	r3, [pc, #56]	; (8005578 <HAL_RCC_OscConfig+0x27c>)
 800553e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005542:	f003 0302 	and.w	r3, r3, #2
 8005546:	2b00      	cmp	r3, #0
 8005548:	d0ef      	beq.n	800552a <HAL_RCC_OscConfig+0x22e>
 800554a:	e020      	b.n	800558e <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800554c:	4b0a      	ldr	r3, [pc, #40]	; (8005578 <HAL_RCC_OscConfig+0x27c>)
 800554e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005552:	4a09      	ldr	r2, [pc, #36]	; (8005578 <HAL_RCC_OscConfig+0x27c>)
 8005554:	f023 0301 	bic.w	r3, r3, #1
 8005558:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800555c:	f7fd f90c 	bl	8002778 <HAL_GetTick>
 8005560:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005562:	e00d      	b.n	8005580 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005564:	f7fd f908 	bl	8002778 <HAL_GetTick>
 8005568:	4602      	mov	r2, r0
 800556a:	693b      	ldr	r3, [r7, #16]
 800556c:	1ad3      	subs	r3, r2, r3
 800556e:	2b02      	cmp	r3, #2
 8005570:	d906      	bls.n	8005580 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8005572:	2303      	movs	r3, #3
 8005574:	e1d2      	b.n	800591c <HAL_RCC_OscConfig+0x620>
 8005576:	bf00      	nop
 8005578:	40021000 	.word	0x40021000
 800557c:	20000014 	.word	0x20000014
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005580:	4b8c      	ldr	r3, [pc, #560]	; (80057b4 <HAL_RCC_OscConfig+0x4b8>)
 8005582:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005586:	f003 0302 	and.w	r3, r3, #2
 800558a:	2b00      	cmp	r3, #0
 800558c:	d1ea      	bne.n	8005564 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	f003 0304 	and.w	r3, r3, #4
 8005596:	2b00      	cmp	r3, #0
 8005598:	f000 80a6 	beq.w	80056e8 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 800559c:	2300      	movs	r3, #0
 800559e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80055a0:	4b84      	ldr	r3, [pc, #528]	; (80057b4 <HAL_RCC_OscConfig+0x4b8>)
 80055a2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80055a4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80055a8:	2b00      	cmp	r3, #0
 80055aa:	d101      	bne.n	80055b0 <HAL_RCC_OscConfig+0x2b4>
 80055ac:	2301      	movs	r3, #1
 80055ae:	e000      	b.n	80055b2 <HAL_RCC_OscConfig+0x2b6>
 80055b0:	2300      	movs	r3, #0
 80055b2:	2b00      	cmp	r3, #0
 80055b4:	d00d      	beq.n	80055d2 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80055b6:	4b7f      	ldr	r3, [pc, #508]	; (80057b4 <HAL_RCC_OscConfig+0x4b8>)
 80055b8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80055ba:	4a7e      	ldr	r2, [pc, #504]	; (80057b4 <HAL_RCC_OscConfig+0x4b8>)
 80055bc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80055c0:	6593      	str	r3, [r2, #88]	; 0x58
 80055c2:	4b7c      	ldr	r3, [pc, #496]	; (80057b4 <HAL_RCC_OscConfig+0x4b8>)
 80055c4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80055c6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80055ca:	60fb      	str	r3, [r7, #12]
 80055cc:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80055ce:	2301      	movs	r3, #1
 80055d0:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80055d2:	4b79      	ldr	r3, [pc, #484]	; (80057b8 <HAL_RCC_OscConfig+0x4bc>)
 80055d4:	681b      	ldr	r3, [r3, #0]
 80055d6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80055da:	2b00      	cmp	r3, #0
 80055dc:	d118      	bne.n	8005610 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80055de:	4b76      	ldr	r3, [pc, #472]	; (80057b8 <HAL_RCC_OscConfig+0x4bc>)
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	4a75      	ldr	r2, [pc, #468]	; (80057b8 <HAL_RCC_OscConfig+0x4bc>)
 80055e4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80055e8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80055ea:	f7fd f8c5 	bl	8002778 <HAL_GetTick>
 80055ee:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80055f0:	e008      	b.n	8005604 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80055f2:	f7fd f8c1 	bl	8002778 <HAL_GetTick>
 80055f6:	4602      	mov	r2, r0
 80055f8:	693b      	ldr	r3, [r7, #16]
 80055fa:	1ad3      	subs	r3, r2, r3
 80055fc:	2b02      	cmp	r3, #2
 80055fe:	d901      	bls.n	8005604 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8005600:	2303      	movs	r3, #3
 8005602:	e18b      	b.n	800591c <HAL_RCC_OscConfig+0x620>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005604:	4b6c      	ldr	r3, [pc, #432]	; (80057b8 <HAL_RCC_OscConfig+0x4bc>)
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800560c:	2b00      	cmp	r3, #0
 800560e:	d0f0      	beq.n	80055f2 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	689b      	ldr	r3, [r3, #8]
 8005614:	2b01      	cmp	r3, #1
 8005616:	d108      	bne.n	800562a <HAL_RCC_OscConfig+0x32e>
 8005618:	4b66      	ldr	r3, [pc, #408]	; (80057b4 <HAL_RCC_OscConfig+0x4b8>)
 800561a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800561e:	4a65      	ldr	r2, [pc, #404]	; (80057b4 <HAL_RCC_OscConfig+0x4b8>)
 8005620:	f043 0301 	orr.w	r3, r3, #1
 8005624:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8005628:	e024      	b.n	8005674 <HAL_RCC_OscConfig+0x378>
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	689b      	ldr	r3, [r3, #8]
 800562e:	2b05      	cmp	r3, #5
 8005630:	d110      	bne.n	8005654 <HAL_RCC_OscConfig+0x358>
 8005632:	4b60      	ldr	r3, [pc, #384]	; (80057b4 <HAL_RCC_OscConfig+0x4b8>)
 8005634:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005638:	4a5e      	ldr	r2, [pc, #376]	; (80057b4 <HAL_RCC_OscConfig+0x4b8>)
 800563a:	f043 0304 	orr.w	r3, r3, #4
 800563e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8005642:	4b5c      	ldr	r3, [pc, #368]	; (80057b4 <HAL_RCC_OscConfig+0x4b8>)
 8005644:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005648:	4a5a      	ldr	r2, [pc, #360]	; (80057b4 <HAL_RCC_OscConfig+0x4b8>)
 800564a:	f043 0301 	orr.w	r3, r3, #1
 800564e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8005652:	e00f      	b.n	8005674 <HAL_RCC_OscConfig+0x378>
 8005654:	4b57      	ldr	r3, [pc, #348]	; (80057b4 <HAL_RCC_OscConfig+0x4b8>)
 8005656:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800565a:	4a56      	ldr	r2, [pc, #344]	; (80057b4 <HAL_RCC_OscConfig+0x4b8>)
 800565c:	f023 0301 	bic.w	r3, r3, #1
 8005660:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8005664:	4b53      	ldr	r3, [pc, #332]	; (80057b4 <HAL_RCC_OscConfig+0x4b8>)
 8005666:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800566a:	4a52      	ldr	r2, [pc, #328]	; (80057b4 <HAL_RCC_OscConfig+0x4b8>)
 800566c:	f023 0304 	bic.w	r3, r3, #4
 8005670:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	689b      	ldr	r3, [r3, #8]
 8005678:	2b00      	cmp	r3, #0
 800567a:	d016      	beq.n	80056aa <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800567c:	f7fd f87c 	bl	8002778 <HAL_GetTick>
 8005680:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005682:	e00a      	b.n	800569a <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005684:	f7fd f878 	bl	8002778 <HAL_GetTick>
 8005688:	4602      	mov	r2, r0
 800568a:	693b      	ldr	r3, [r7, #16]
 800568c:	1ad3      	subs	r3, r2, r3
 800568e:	f241 3288 	movw	r2, #5000	; 0x1388
 8005692:	4293      	cmp	r3, r2
 8005694:	d901      	bls.n	800569a <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8005696:	2303      	movs	r3, #3
 8005698:	e140      	b.n	800591c <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800569a:	4b46      	ldr	r3, [pc, #280]	; (80057b4 <HAL_RCC_OscConfig+0x4b8>)
 800569c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80056a0:	f003 0302 	and.w	r3, r3, #2
 80056a4:	2b00      	cmp	r3, #0
 80056a6:	d0ed      	beq.n	8005684 <HAL_RCC_OscConfig+0x388>
 80056a8:	e015      	b.n	80056d6 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80056aa:	f7fd f865 	bl	8002778 <HAL_GetTick>
 80056ae:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80056b0:	e00a      	b.n	80056c8 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80056b2:	f7fd f861 	bl	8002778 <HAL_GetTick>
 80056b6:	4602      	mov	r2, r0
 80056b8:	693b      	ldr	r3, [r7, #16]
 80056ba:	1ad3      	subs	r3, r2, r3
 80056bc:	f241 3288 	movw	r2, #5000	; 0x1388
 80056c0:	4293      	cmp	r3, r2
 80056c2:	d901      	bls.n	80056c8 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 80056c4:	2303      	movs	r3, #3
 80056c6:	e129      	b.n	800591c <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80056c8:	4b3a      	ldr	r3, [pc, #232]	; (80057b4 <HAL_RCC_OscConfig+0x4b8>)
 80056ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80056ce:	f003 0302 	and.w	r3, r3, #2
 80056d2:	2b00      	cmp	r3, #0
 80056d4:	d1ed      	bne.n	80056b2 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80056d6:	7ffb      	ldrb	r3, [r7, #31]
 80056d8:	2b01      	cmp	r3, #1
 80056da:	d105      	bne.n	80056e8 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80056dc:	4b35      	ldr	r3, [pc, #212]	; (80057b4 <HAL_RCC_OscConfig+0x4b8>)
 80056de:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80056e0:	4a34      	ldr	r2, [pc, #208]	; (80057b4 <HAL_RCC_OscConfig+0x4b8>)
 80056e2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80056e6:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	f003 0320 	and.w	r3, r3, #32
 80056f0:	2b00      	cmp	r3, #0
 80056f2:	d03c      	beq.n	800576e <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	699b      	ldr	r3, [r3, #24]
 80056f8:	2b00      	cmp	r3, #0
 80056fa:	d01c      	beq.n	8005736 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80056fc:	4b2d      	ldr	r3, [pc, #180]	; (80057b4 <HAL_RCC_OscConfig+0x4b8>)
 80056fe:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8005702:	4a2c      	ldr	r2, [pc, #176]	; (80057b4 <HAL_RCC_OscConfig+0x4b8>)
 8005704:	f043 0301 	orr.w	r3, r3, #1
 8005708:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800570c:	f7fd f834 	bl	8002778 <HAL_GetTick>
 8005710:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8005712:	e008      	b.n	8005726 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005714:	f7fd f830 	bl	8002778 <HAL_GetTick>
 8005718:	4602      	mov	r2, r0
 800571a:	693b      	ldr	r3, [r7, #16]
 800571c:	1ad3      	subs	r3, r2, r3
 800571e:	2b02      	cmp	r3, #2
 8005720:	d901      	bls.n	8005726 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8005722:	2303      	movs	r3, #3
 8005724:	e0fa      	b.n	800591c <HAL_RCC_OscConfig+0x620>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8005726:	4b23      	ldr	r3, [pc, #140]	; (80057b4 <HAL_RCC_OscConfig+0x4b8>)
 8005728:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800572c:	f003 0302 	and.w	r3, r3, #2
 8005730:	2b00      	cmp	r3, #0
 8005732:	d0ef      	beq.n	8005714 <HAL_RCC_OscConfig+0x418>
 8005734:	e01b      	b.n	800576e <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8005736:	4b1f      	ldr	r3, [pc, #124]	; (80057b4 <HAL_RCC_OscConfig+0x4b8>)
 8005738:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800573c:	4a1d      	ldr	r2, [pc, #116]	; (80057b4 <HAL_RCC_OscConfig+0x4b8>)
 800573e:	f023 0301 	bic.w	r3, r3, #1
 8005742:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005746:	f7fd f817 	bl	8002778 <HAL_GetTick>
 800574a:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800574c:	e008      	b.n	8005760 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800574e:	f7fd f813 	bl	8002778 <HAL_GetTick>
 8005752:	4602      	mov	r2, r0
 8005754:	693b      	ldr	r3, [r7, #16]
 8005756:	1ad3      	subs	r3, r2, r3
 8005758:	2b02      	cmp	r3, #2
 800575a:	d901      	bls.n	8005760 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 800575c:	2303      	movs	r3, #3
 800575e:	e0dd      	b.n	800591c <HAL_RCC_OscConfig+0x620>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8005760:	4b14      	ldr	r3, [pc, #80]	; (80057b4 <HAL_RCC_OscConfig+0x4b8>)
 8005762:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8005766:	f003 0302 	and.w	r3, r3, #2
 800576a:	2b00      	cmp	r3, #0
 800576c:	d1ef      	bne.n	800574e <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	69db      	ldr	r3, [r3, #28]
 8005772:	2b00      	cmp	r3, #0
 8005774:	f000 80d1 	beq.w	800591a <HAL_RCC_OscConfig+0x61e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005778:	4b0e      	ldr	r3, [pc, #56]	; (80057b4 <HAL_RCC_OscConfig+0x4b8>)
 800577a:	689b      	ldr	r3, [r3, #8]
 800577c:	f003 030c 	and.w	r3, r3, #12
 8005780:	2b0c      	cmp	r3, #12
 8005782:	f000 808b 	beq.w	800589c <HAL_RCC_OscConfig+0x5a0>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	69db      	ldr	r3, [r3, #28]
 800578a:	2b02      	cmp	r3, #2
 800578c:	d15e      	bne.n	800584c <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800578e:	4b09      	ldr	r3, [pc, #36]	; (80057b4 <HAL_RCC_OscConfig+0x4b8>)
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	4a08      	ldr	r2, [pc, #32]	; (80057b4 <HAL_RCC_OscConfig+0x4b8>)
 8005794:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005798:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800579a:	f7fc ffed 	bl	8002778 <HAL_GetTick>
 800579e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80057a0:	e00c      	b.n	80057bc <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80057a2:	f7fc ffe9 	bl	8002778 <HAL_GetTick>
 80057a6:	4602      	mov	r2, r0
 80057a8:	693b      	ldr	r3, [r7, #16]
 80057aa:	1ad3      	subs	r3, r2, r3
 80057ac:	2b02      	cmp	r3, #2
 80057ae:	d905      	bls.n	80057bc <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 80057b0:	2303      	movs	r3, #3
 80057b2:	e0b3      	b.n	800591c <HAL_RCC_OscConfig+0x620>
 80057b4:	40021000 	.word	0x40021000
 80057b8:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80057bc:	4b59      	ldr	r3, [pc, #356]	; (8005924 <HAL_RCC_OscConfig+0x628>)
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80057c4:	2b00      	cmp	r3, #0
 80057c6:	d1ec      	bne.n	80057a2 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80057c8:	4b56      	ldr	r3, [pc, #344]	; (8005924 <HAL_RCC_OscConfig+0x628>)
 80057ca:	68da      	ldr	r2, [r3, #12]
 80057cc:	4b56      	ldr	r3, [pc, #344]	; (8005928 <HAL_RCC_OscConfig+0x62c>)
 80057ce:	4013      	ands	r3, r2
 80057d0:	687a      	ldr	r2, [r7, #4]
 80057d2:	6a11      	ldr	r1, [r2, #32]
 80057d4:	687a      	ldr	r2, [r7, #4]
 80057d6:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80057d8:	3a01      	subs	r2, #1
 80057da:	0112      	lsls	r2, r2, #4
 80057dc:	4311      	orrs	r1, r2
 80057de:	687a      	ldr	r2, [r7, #4]
 80057e0:	6a92      	ldr	r2, [r2, #40]	; 0x28
 80057e2:	0212      	lsls	r2, r2, #8
 80057e4:	4311      	orrs	r1, r2
 80057e6:	687a      	ldr	r2, [r7, #4]
 80057e8:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80057ea:	0852      	lsrs	r2, r2, #1
 80057ec:	3a01      	subs	r2, #1
 80057ee:	0552      	lsls	r2, r2, #21
 80057f0:	4311      	orrs	r1, r2
 80057f2:	687a      	ldr	r2, [r7, #4]
 80057f4:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80057f6:	0852      	lsrs	r2, r2, #1
 80057f8:	3a01      	subs	r2, #1
 80057fa:	0652      	lsls	r2, r2, #25
 80057fc:	4311      	orrs	r1, r2
 80057fe:	687a      	ldr	r2, [r7, #4]
 8005800:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8005802:	06d2      	lsls	r2, r2, #27
 8005804:	430a      	orrs	r2, r1
 8005806:	4947      	ldr	r1, [pc, #284]	; (8005924 <HAL_RCC_OscConfig+0x628>)
 8005808:	4313      	orrs	r3, r2
 800580a:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800580c:	4b45      	ldr	r3, [pc, #276]	; (8005924 <HAL_RCC_OscConfig+0x628>)
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	4a44      	ldr	r2, [pc, #272]	; (8005924 <HAL_RCC_OscConfig+0x628>)
 8005812:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005816:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8005818:	4b42      	ldr	r3, [pc, #264]	; (8005924 <HAL_RCC_OscConfig+0x628>)
 800581a:	68db      	ldr	r3, [r3, #12]
 800581c:	4a41      	ldr	r2, [pc, #260]	; (8005924 <HAL_RCC_OscConfig+0x628>)
 800581e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005822:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005824:	f7fc ffa8 	bl	8002778 <HAL_GetTick>
 8005828:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800582a:	e008      	b.n	800583e <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800582c:	f7fc ffa4 	bl	8002778 <HAL_GetTick>
 8005830:	4602      	mov	r2, r0
 8005832:	693b      	ldr	r3, [r7, #16]
 8005834:	1ad3      	subs	r3, r2, r3
 8005836:	2b02      	cmp	r3, #2
 8005838:	d901      	bls.n	800583e <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 800583a:	2303      	movs	r3, #3
 800583c:	e06e      	b.n	800591c <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800583e:	4b39      	ldr	r3, [pc, #228]	; (8005924 <HAL_RCC_OscConfig+0x628>)
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005846:	2b00      	cmp	r3, #0
 8005848:	d0f0      	beq.n	800582c <HAL_RCC_OscConfig+0x530>
 800584a:	e066      	b.n	800591a <HAL_RCC_OscConfig+0x61e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800584c:	4b35      	ldr	r3, [pc, #212]	; (8005924 <HAL_RCC_OscConfig+0x628>)
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	4a34      	ldr	r2, [pc, #208]	; (8005924 <HAL_RCC_OscConfig+0x628>)
 8005852:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005856:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8005858:	4b32      	ldr	r3, [pc, #200]	; (8005924 <HAL_RCC_OscConfig+0x628>)
 800585a:	68db      	ldr	r3, [r3, #12]
 800585c:	4a31      	ldr	r2, [pc, #196]	; (8005924 <HAL_RCC_OscConfig+0x628>)
 800585e:	f023 0303 	bic.w	r3, r3, #3
 8005862:	60d3      	str	r3, [r2, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8005864:	4b2f      	ldr	r3, [pc, #188]	; (8005924 <HAL_RCC_OscConfig+0x628>)
 8005866:	68db      	ldr	r3, [r3, #12]
 8005868:	4a2e      	ldr	r2, [pc, #184]	; (8005924 <HAL_RCC_OscConfig+0x628>)
 800586a:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 800586e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005872:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005874:	f7fc ff80 	bl	8002778 <HAL_GetTick>
 8005878:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800587a:	e008      	b.n	800588e <HAL_RCC_OscConfig+0x592>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800587c:	f7fc ff7c 	bl	8002778 <HAL_GetTick>
 8005880:	4602      	mov	r2, r0
 8005882:	693b      	ldr	r3, [r7, #16]
 8005884:	1ad3      	subs	r3, r2, r3
 8005886:	2b02      	cmp	r3, #2
 8005888:	d901      	bls.n	800588e <HAL_RCC_OscConfig+0x592>
          {
            return HAL_TIMEOUT;
 800588a:	2303      	movs	r3, #3
 800588c:	e046      	b.n	800591c <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800588e:	4b25      	ldr	r3, [pc, #148]	; (8005924 <HAL_RCC_OscConfig+0x628>)
 8005890:	681b      	ldr	r3, [r3, #0]
 8005892:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005896:	2b00      	cmp	r3, #0
 8005898:	d1f0      	bne.n	800587c <HAL_RCC_OscConfig+0x580>
 800589a:	e03e      	b.n	800591a <HAL_RCC_OscConfig+0x61e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	69db      	ldr	r3, [r3, #28]
 80058a0:	2b01      	cmp	r3, #1
 80058a2:	d101      	bne.n	80058a8 <HAL_RCC_OscConfig+0x5ac>
      {
        return HAL_ERROR;
 80058a4:	2301      	movs	r3, #1
 80058a6:	e039      	b.n	800591c <HAL_RCC_OscConfig+0x620>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 80058a8:	4b1e      	ldr	r3, [pc, #120]	; (8005924 <HAL_RCC_OscConfig+0x628>)
 80058aa:	68db      	ldr	r3, [r3, #12]
 80058ac:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80058ae:	697b      	ldr	r3, [r7, #20]
 80058b0:	f003 0203 	and.w	r2, r3, #3
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	6a1b      	ldr	r3, [r3, #32]
 80058b8:	429a      	cmp	r2, r3
 80058ba:	d12c      	bne.n	8005916 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80058bc:	697b      	ldr	r3, [r7, #20]
 80058be:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058c6:	3b01      	subs	r3, #1
 80058c8:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80058ca:	429a      	cmp	r2, r3
 80058cc:	d123      	bne.n	8005916 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80058ce:	697b      	ldr	r3, [r7, #20]
 80058d0:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80058d8:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80058da:	429a      	cmp	r2, r3
 80058dc:	d11b      	bne.n	8005916 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80058de:	697b      	ldr	r3, [r7, #20]
 80058e0:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80058e8:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80058ea:	429a      	cmp	r2, r3
 80058ec:	d113      	bne.n	8005916 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80058ee:	697b      	ldr	r3, [r7, #20]
 80058f0:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80058f8:	085b      	lsrs	r3, r3, #1
 80058fa:	3b01      	subs	r3, #1
 80058fc:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80058fe:	429a      	cmp	r2, r3
 8005900:	d109      	bne.n	8005916 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8005902:	697b      	ldr	r3, [r7, #20]
 8005904:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800590c:	085b      	lsrs	r3, r3, #1
 800590e:	3b01      	subs	r3, #1
 8005910:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005912:	429a      	cmp	r2, r3
 8005914:	d001      	beq.n	800591a <HAL_RCC_OscConfig+0x61e>
      {
        return HAL_ERROR;
 8005916:	2301      	movs	r3, #1
 8005918:	e000      	b.n	800591c <HAL_RCC_OscConfig+0x620>
      }
    }
  }
  }

  return HAL_OK;
 800591a:	2300      	movs	r3, #0
}
 800591c:	4618      	mov	r0, r3
 800591e:	3720      	adds	r7, #32
 8005920:	46bd      	mov	sp, r7
 8005922:	bd80      	pop	{r7, pc}
 8005924:	40021000 	.word	0x40021000
 8005928:	019f800c 	.word	0x019f800c

0800592c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800592c:	b580      	push	{r7, lr}
 800592e:	b086      	sub	sp, #24
 8005930:	af00      	add	r7, sp, #0
 8005932:	6078      	str	r0, [r7, #4]
 8005934:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8005936:	2300      	movs	r3, #0
 8005938:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	2b00      	cmp	r3, #0
 800593e:	d101      	bne.n	8005944 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8005940:	2301      	movs	r3, #1
 8005942:	e11e      	b.n	8005b82 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005944:	4b91      	ldr	r3, [pc, #580]	; (8005b8c <HAL_RCC_ClockConfig+0x260>)
 8005946:	681b      	ldr	r3, [r3, #0]
 8005948:	f003 030f 	and.w	r3, r3, #15
 800594c:	683a      	ldr	r2, [r7, #0]
 800594e:	429a      	cmp	r2, r3
 8005950:	d910      	bls.n	8005974 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005952:	4b8e      	ldr	r3, [pc, #568]	; (8005b8c <HAL_RCC_ClockConfig+0x260>)
 8005954:	681b      	ldr	r3, [r3, #0]
 8005956:	f023 020f 	bic.w	r2, r3, #15
 800595a:	498c      	ldr	r1, [pc, #560]	; (8005b8c <HAL_RCC_ClockConfig+0x260>)
 800595c:	683b      	ldr	r3, [r7, #0]
 800595e:	4313      	orrs	r3, r2
 8005960:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005962:	4b8a      	ldr	r3, [pc, #552]	; (8005b8c <HAL_RCC_ClockConfig+0x260>)
 8005964:	681b      	ldr	r3, [r3, #0]
 8005966:	f003 030f 	and.w	r3, r3, #15
 800596a:	683a      	ldr	r2, [r7, #0]
 800596c:	429a      	cmp	r2, r3
 800596e:	d001      	beq.n	8005974 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8005970:	2301      	movs	r3, #1
 8005972:	e106      	b.n	8005b82 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	f003 0301 	and.w	r3, r3, #1
 800597c:	2b00      	cmp	r3, #0
 800597e:	d073      	beq.n	8005a68 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	685b      	ldr	r3, [r3, #4]
 8005984:	2b03      	cmp	r3, #3
 8005986:	d129      	bne.n	80059dc <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005988:	4b81      	ldr	r3, [pc, #516]	; (8005b90 <HAL_RCC_ClockConfig+0x264>)
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005990:	2b00      	cmp	r3, #0
 8005992:	d101      	bne.n	8005998 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8005994:	2301      	movs	r3, #1
 8005996:	e0f4      	b.n	8005b82 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8005998:	f000 f9d0 	bl	8005d3c <RCC_GetSysClockFreqFromPLLSource>
 800599c:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 800599e:	693b      	ldr	r3, [r7, #16]
 80059a0:	4a7c      	ldr	r2, [pc, #496]	; (8005b94 <HAL_RCC_ClockConfig+0x268>)
 80059a2:	4293      	cmp	r3, r2
 80059a4:	d93f      	bls.n	8005a26 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80059a6:	4b7a      	ldr	r3, [pc, #488]	; (8005b90 <HAL_RCC_ClockConfig+0x264>)
 80059a8:	689b      	ldr	r3, [r3, #8]
 80059aa:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80059ae:	2b00      	cmp	r3, #0
 80059b0:	d009      	beq.n	80059c6 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80059ba:	2b00      	cmp	r3, #0
 80059bc:	d033      	beq.n	8005a26 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80059c2:	2b00      	cmp	r3, #0
 80059c4:	d12f      	bne.n	8005a26 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80059c6:	4b72      	ldr	r3, [pc, #456]	; (8005b90 <HAL_RCC_ClockConfig+0x264>)
 80059c8:	689b      	ldr	r3, [r3, #8]
 80059ca:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80059ce:	4a70      	ldr	r2, [pc, #448]	; (8005b90 <HAL_RCC_ClockConfig+0x264>)
 80059d0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80059d4:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80059d6:	2380      	movs	r3, #128	; 0x80
 80059d8:	617b      	str	r3, [r7, #20]
 80059da:	e024      	b.n	8005a26 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	685b      	ldr	r3, [r3, #4]
 80059e0:	2b02      	cmp	r3, #2
 80059e2:	d107      	bne.n	80059f4 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80059e4:	4b6a      	ldr	r3, [pc, #424]	; (8005b90 <HAL_RCC_ClockConfig+0x264>)
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80059ec:	2b00      	cmp	r3, #0
 80059ee:	d109      	bne.n	8005a04 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80059f0:	2301      	movs	r3, #1
 80059f2:	e0c6      	b.n	8005b82 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80059f4:	4b66      	ldr	r3, [pc, #408]	; (8005b90 <HAL_RCC_ClockConfig+0x264>)
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80059fc:	2b00      	cmp	r3, #0
 80059fe:	d101      	bne.n	8005a04 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8005a00:	2301      	movs	r3, #1
 8005a02:	e0be      	b.n	8005b82 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8005a04:	f000 f8ce 	bl	8005ba4 <HAL_RCC_GetSysClockFreq>
 8005a08:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8005a0a:	693b      	ldr	r3, [r7, #16]
 8005a0c:	4a61      	ldr	r2, [pc, #388]	; (8005b94 <HAL_RCC_ClockConfig+0x268>)
 8005a0e:	4293      	cmp	r3, r2
 8005a10:	d909      	bls.n	8005a26 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8005a12:	4b5f      	ldr	r3, [pc, #380]	; (8005b90 <HAL_RCC_ClockConfig+0x264>)
 8005a14:	689b      	ldr	r3, [r3, #8]
 8005a16:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005a1a:	4a5d      	ldr	r2, [pc, #372]	; (8005b90 <HAL_RCC_ClockConfig+0x264>)
 8005a1c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005a20:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8005a22:	2380      	movs	r3, #128	; 0x80
 8005a24:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8005a26:	4b5a      	ldr	r3, [pc, #360]	; (8005b90 <HAL_RCC_ClockConfig+0x264>)
 8005a28:	689b      	ldr	r3, [r3, #8]
 8005a2a:	f023 0203 	bic.w	r2, r3, #3
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	685b      	ldr	r3, [r3, #4]
 8005a32:	4957      	ldr	r1, [pc, #348]	; (8005b90 <HAL_RCC_ClockConfig+0x264>)
 8005a34:	4313      	orrs	r3, r2
 8005a36:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005a38:	f7fc fe9e 	bl	8002778 <HAL_GetTick>
 8005a3c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005a3e:	e00a      	b.n	8005a56 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005a40:	f7fc fe9a 	bl	8002778 <HAL_GetTick>
 8005a44:	4602      	mov	r2, r0
 8005a46:	68fb      	ldr	r3, [r7, #12]
 8005a48:	1ad3      	subs	r3, r2, r3
 8005a4a:	f241 3288 	movw	r2, #5000	; 0x1388
 8005a4e:	4293      	cmp	r3, r2
 8005a50:	d901      	bls.n	8005a56 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8005a52:	2303      	movs	r3, #3
 8005a54:	e095      	b.n	8005b82 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005a56:	4b4e      	ldr	r3, [pc, #312]	; (8005b90 <HAL_RCC_ClockConfig+0x264>)
 8005a58:	689b      	ldr	r3, [r3, #8]
 8005a5a:	f003 020c 	and.w	r2, r3, #12
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	685b      	ldr	r3, [r3, #4]
 8005a62:	009b      	lsls	r3, r3, #2
 8005a64:	429a      	cmp	r2, r3
 8005a66:	d1eb      	bne.n	8005a40 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	681b      	ldr	r3, [r3, #0]
 8005a6c:	f003 0302 	and.w	r3, r3, #2
 8005a70:	2b00      	cmp	r3, #0
 8005a72:	d023      	beq.n	8005abc <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	681b      	ldr	r3, [r3, #0]
 8005a78:	f003 0304 	and.w	r3, r3, #4
 8005a7c:	2b00      	cmp	r3, #0
 8005a7e:	d005      	beq.n	8005a8c <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005a80:	4b43      	ldr	r3, [pc, #268]	; (8005b90 <HAL_RCC_ClockConfig+0x264>)
 8005a82:	689b      	ldr	r3, [r3, #8]
 8005a84:	4a42      	ldr	r2, [pc, #264]	; (8005b90 <HAL_RCC_ClockConfig+0x264>)
 8005a86:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8005a8a:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	681b      	ldr	r3, [r3, #0]
 8005a90:	f003 0308 	and.w	r3, r3, #8
 8005a94:	2b00      	cmp	r3, #0
 8005a96:	d007      	beq.n	8005aa8 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8005a98:	4b3d      	ldr	r3, [pc, #244]	; (8005b90 <HAL_RCC_ClockConfig+0x264>)
 8005a9a:	689b      	ldr	r3, [r3, #8]
 8005a9c:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8005aa0:	4a3b      	ldr	r2, [pc, #236]	; (8005b90 <HAL_RCC_ClockConfig+0x264>)
 8005aa2:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8005aa6:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005aa8:	4b39      	ldr	r3, [pc, #228]	; (8005b90 <HAL_RCC_ClockConfig+0x264>)
 8005aaa:	689b      	ldr	r3, [r3, #8]
 8005aac:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	689b      	ldr	r3, [r3, #8]
 8005ab4:	4936      	ldr	r1, [pc, #216]	; (8005b90 <HAL_RCC_ClockConfig+0x264>)
 8005ab6:	4313      	orrs	r3, r2
 8005ab8:	608b      	str	r3, [r1, #8]
 8005aba:	e008      	b.n	8005ace <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8005abc:	697b      	ldr	r3, [r7, #20]
 8005abe:	2b80      	cmp	r3, #128	; 0x80
 8005ac0:	d105      	bne.n	8005ace <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8005ac2:	4b33      	ldr	r3, [pc, #204]	; (8005b90 <HAL_RCC_ClockConfig+0x264>)
 8005ac4:	689b      	ldr	r3, [r3, #8]
 8005ac6:	4a32      	ldr	r2, [pc, #200]	; (8005b90 <HAL_RCC_ClockConfig+0x264>)
 8005ac8:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005acc:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005ace:	4b2f      	ldr	r3, [pc, #188]	; (8005b8c <HAL_RCC_ClockConfig+0x260>)
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	f003 030f 	and.w	r3, r3, #15
 8005ad6:	683a      	ldr	r2, [r7, #0]
 8005ad8:	429a      	cmp	r2, r3
 8005ada:	d21d      	bcs.n	8005b18 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005adc:	4b2b      	ldr	r3, [pc, #172]	; (8005b8c <HAL_RCC_ClockConfig+0x260>)
 8005ade:	681b      	ldr	r3, [r3, #0]
 8005ae0:	f023 020f 	bic.w	r2, r3, #15
 8005ae4:	4929      	ldr	r1, [pc, #164]	; (8005b8c <HAL_RCC_ClockConfig+0x260>)
 8005ae6:	683b      	ldr	r3, [r7, #0]
 8005ae8:	4313      	orrs	r3, r2
 8005aea:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8005aec:	f7fc fe44 	bl	8002778 <HAL_GetTick>
 8005af0:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005af2:	e00a      	b.n	8005b0a <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005af4:	f7fc fe40 	bl	8002778 <HAL_GetTick>
 8005af8:	4602      	mov	r2, r0
 8005afa:	68fb      	ldr	r3, [r7, #12]
 8005afc:	1ad3      	subs	r3, r2, r3
 8005afe:	f241 3288 	movw	r2, #5000	; 0x1388
 8005b02:	4293      	cmp	r3, r2
 8005b04:	d901      	bls.n	8005b0a <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8005b06:	2303      	movs	r3, #3
 8005b08:	e03b      	b.n	8005b82 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005b0a:	4b20      	ldr	r3, [pc, #128]	; (8005b8c <HAL_RCC_ClockConfig+0x260>)
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	f003 030f 	and.w	r3, r3, #15
 8005b12:	683a      	ldr	r2, [r7, #0]
 8005b14:	429a      	cmp	r2, r3
 8005b16:	d1ed      	bne.n	8005af4 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	f003 0304 	and.w	r3, r3, #4
 8005b20:	2b00      	cmp	r3, #0
 8005b22:	d008      	beq.n	8005b36 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005b24:	4b1a      	ldr	r3, [pc, #104]	; (8005b90 <HAL_RCC_ClockConfig+0x264>)
 8005b26:	689b      	ldr	r3, [r3, #8]
 8005b28:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	68db      	ldr	r3, [r3, #12]
 8005b30:	4917      	ldr	r1, [pc, #92]	; (8005b90 <HAL_RCC_ClockConfig+0x264>)
 8005b32:	4313      	orrs	r3, r2
 8005b34:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	681b      	ldr	r3, [r3, #0]
 8005b3a:	f003 0308 	and.w	r3, r3, #8
 8005b3e:	2b00      	cmp	r3, #0
 8005b40:	d009      	beq.n	8005b56 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005b42:	4b13      	ldr	r3, [pc, #76]	; (8005b90 <HAL_RCC_ClockConfig+0x264>)
 8005b44:	689b      	ldr	r3, [r3, #8]
 8005b46:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	691b      	ldr	r3, [r3, #16]
 8005b4e:	00db      	lsls	r3, r3, #3
 8005b50:	490f      	ldr	r1, [pc, #60]	; (8005b90 <HAL_RCC_ClockConfig+0x264>)
 8005b52:	4313      	orrs	r3, r2
 8005b54:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8005b56:	f000 f825 	bl	8005ba4 <HAL_RCC_GetSysClockFreq>
 8005b5a:	4602      	mov	r2, r0
 8005b5c:	4b0c      	ldr	r3, [pc, #48]	; (8005b90 <HAL_RCC_ClockConfig+0x264>)
 8005b5e:	689b      	ldr	r3, [r3, #8]
 8005b60:	091b      	lsrs	r3, r3, #4
 8005b62:	f003 030f 	and.w	r3, r3, #15
 8005b66:	490c      	ldr	r1, [pc, #48]	; (8005b98 <HAL_RCC_ClockConfig+0x26c>)
 8005b68:	5ccb      	ldrb	r3, [r1, r3]
 8005b6a:	f003 031f 	and.w	r3, r3, #31
 8005b6e:	fa22 f303 	lsr.w	r3, r2, r3
 8005b72:	4a0a      	ldr	r2, [pc, #40]	; (8005b9c <HAL_RCC_ClockConfig+0x270>)
 8005b74:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8005b76:	4b0a      	ldr	r3, [pc, #40]	; (8005ba0 <HAL_RCC_ClockConfig+0x274>)
 8005b78:	681b      	ldr	r3, [r3, #0]
 8005b7a:	4618      	mov	r0, r3
 8005b7c:	f7fc f8c0 	bl	8001d00 <HAL_InitTick>
 8005b80:	4603      	mov	r3, r0
}
 8005b82:	4618      	mov	r0, r3
 8005b84:	3718      	adds	r7, #24
 8005b86:	46bd      	mov	sp, r7
 8005b88:	bd80      	pop	{r7, pc}
 8005b8a:	bf00      	nop
 8005b8c:	40022000 	.word	0x40022000
 8005b90:	40021000 	.word	0x40021000
 8005b94:	04c4b400 	.word	0x04c4b400
 8005b98:	0800d51c 	.word	0x0800d51c
 8005b9c:	20000010 	.word	0x20000010
 8005ba0:	20000014 	.word	0x20000014

08005ba4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005ba4:	b480      	push	{r7}
 8005ba6:	b087      	sub	sp, #28
 8005ba8:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8005baa:	4b2c      	ldr	r3, [pc, #176]	; (8005c5c <HAL_RCC_GetSysClockFreq+0xb8>)
 8005bac:	689b      	ldr	r3, [r3, #8]
 8005bae:	f003 030c 	and.w	r3, r3, #12
 8005bb2:	2b04      	cmp	r3, #4
 8005bb4:	d102      	bne.n	8005bbc <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8005bb6:	4b2a      	ldr	r3, [pc, #168]	; (8005c60 <HAL_RCC_GetSysClockFreq+0xbc>)
 8005bb8:	613b      	str	r3, [r7, #16]
 8005bba:	e047      	b.n	8005c4c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8005bbc:	4b27      	ldr	r3, [pc, #156]	; (8005c5c <HAL_RCC_GetSysClockFreq+0xb8>)
 8005bbe:	689b      	ldr	r3, [r3, #8]
 8005bc0:	f003 030c 	and.w	r3, r3, #12
 8005bc4:	2b08      	cmp	r3, #8
 8005bc6:	d102      	bne.n	8005bce <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8005bc8:	4b26      	ldr	r3, [pc, #152]	; (8005c64 <HAL_RCC_GetSysClockFreq+0xc0>)
 8005bca:	613b      	str	r3, [r7, #16]
 8005bcc:	e03e      	b.n	8005c4c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8005bce:	4b23      	ldr	r3, [pc, #140]	; (8005c5c <HAL_RCC_GetSysClockFreq+0xb8>)
 8005bd0:	689b      	ldr	r3, [r3, #8]
 8005bd2:	f003 030c 	and.w	r3, r3, #12
 8005bd6:	2b0c      	cmp	r3, #12
 8005bd8:	d136      	bne.n	8005c48 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8005bda:	4b20      	ldr	r3, [pc, #128]	; (8005c5c <HAL_RCC_GetSysClockFreq+0xb8>)
 8005bdc:	68db      	ldr	r3, [r3, #12]
 8005bde:	f003 0303 	and.w	r3, r3, #3
 8005be2:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005be4:	4b1d      	ldr	r3, [pc, #116]	; (8005c5c <HAL_RCC_GetSysClockFreq+0xb8>)
 8005be6:	68db      	ldr	r3, [r3, #12]
 8005be8:	091b      	lsrs	r3, r3, #4
 8005bea:	f003 030f 	and.w	r3, r3, #15
 8005bee:	3301      	adds	r3, #1
 8005bf0:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8005bf2:	68fb      	ldr	r3, [r7, #12]
 8005bf4:	2b03      	cmp	r3, #3
 8005bf6:	d10c      	bne.n	8005c12 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005bf8:	4a1a      	ldr	r2, [pc, #104]	; (8005c64 <HAL_RCC_GetSysClockFreq+0xc0>)
 8005bfa:	68bb      	ldr	r3, [r7, #8]
 8005bfc:	fbb2 f3f3 	udiv	r3, r2, r3
 8005c00:	4a16      	ldr	r2, [pc, #88]	; (8005c5c <HAL_RCC_GetSysClockFreq+0xb8>)
 8005c02:	68d2      	ldr	r2, [r2, #12]
 8005c04:	0a12      	lsrs	r2, r2, #8
 8005c06:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8005c0a:	fb02 f303 	mul.w	r3, r2, r3
 8005c0e:	617b      	str	r3, [r7, #20]
      break;
 8005c10:	e00c      	b.n	8005c2c <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005c12:	4a13      	ldr	r2, [pc, #76]	; (8005c60 <HAL_RCC_GetSysClockFreq+0xbc>)
 8005c14:	68bb      	ldr	r3, [r7, #8]
 8005c16:	fbb2 f3f3 	udiv	r3, r2, r3
 8005c1a:	4a10      	ldr	r2, [pc, #64]	; (8005c5c <HAL_RCC_GetSysClockFreq+0xb8>)
 8005c1c:	68d2      	ldr	r2, [r2, #12]
 8005c1e:	0a12      	lsrs	r2, r2, #8
 8005c20:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8005c24:	fb02 f303 	mul.w	r3, r2, r3
 8005c28:	617b      	str	r3, [r7, #20]
      break;
 8005c2a:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005c2c:	4b0b      	ldr	r3, [pc, #44]	; (8005c5c <HAL_RCC_GetSysClockFreq+0xb8>)
 8005c2e:	68db      	ldr	r3, [r3, #12]
 8005c30:	0e5b      	lsrs	r3, r3, #25
 8005c32:	f003 0303 	and.w	r3, r3, #3
 8005c36:	3301      	adds	r3, #1
 8005c38:	005b      	lsls	r3, r3, #1
 8005c3a:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8005c3c:	697a      	ldr	r2, [r7, #20]
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	fbb2 f3f3 	udiv	r3, r2, r3
 8005c44:	613b      	str	r3, [r7, #16]
 8005c46:	e001      	b.n	8005c4c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8005c48:	2300      	movs	r3, #0
 8005c4a:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8005c4c:	693b      	ldr	r3, [r7, #16]
}
 8005c4e:	4618      	mov	r0, r3
 8005c50:	371c      	adds	r7, #28
 8005c52:	46bd      	mov	sp, r7
 8005c54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c58:	4770      	bx	lr
 8005c5a:	bf00      	nop
 8005c5c:	40021000 	.word	0x40021000
 8005c60:	00f42400 	.word	0x00f42400
 8005c64:	016e3600 	.word	0x016e3600

08005c68 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005c68:	b480      	push	{r7}
 8005c6a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005c6c:	4b03      	ldr	r3, [pc, #12]	; (8005c7c <HAL_RCC_GetHCLKFreq+0x14>)
 8005c6e:	681b      	ldr	r3, [r3, #0]
}
 8005c70:	4618      	mov	r0, r3
 8005c72:	46bd      	mov	sp, r7
 8005c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c78:	4770      	bx	lr
 8005c7a:	bf00      	nop
 8005c7c:	20000010 	.word	0x20000010

08005c80 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005c80:	b580      	push	{r7, lr}
 8005c82:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8005c84:	f7ff fff0 	bl	8005c68 <HAL_RCC_GetHCLKFreq>
 8005c88:	4602      	mov	r2, r0
 8005c8a:	4b06      	ldr	r3, [pc, #24]	; (8005ca4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005c8c:	689b      	ldr	r3, [r3, #8]
 8005c8e:	0a1b      	lsrs	r3, r3, #8
 8005c90:	f003 0307 	and.w	r3, r3, #7
 8005c94:	4904      	ldr	r1, [pc, #16]	; (8005ca8 <HAL_RCC_GetPCLK1Freq+0x28>)
 8005c96:	5ccb      	ldrb	r3, [r1, r3]
 8005c98:	f003 031f 	and.w	r3, r3, #31
 8005c9c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005ca0:	4618      	mov	r0, r3
 8005ca2:	bd80      	pop	{r7, pc}
 8005ca4:	40021000 	.word	0x40021000
 8005ca8:	0800d52c 	.word	0x0800d52c

08005cac <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005cac:	b580      	push	{r7, lr}
 8005cae:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8005cb0:	f7ff ffda 	bl	8005c68 <HAL_RCC_GetHCLKFreq>
 8005cb4:	4602      	mov	r2, r0
 8005cb6:	4b06      	ldr	r3, [pc, #24]	; (8005cd0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005cb8:	689b      	ldr	r3, [r3, #8]
 8005cba:	0adb      	lsrs	r3, r3, #11
 8005cbc:	f003 0307 	and.w	r3, r3, #7
 8005cc0:	4904      	ldr	r1, [pc, #16]	; (8005cd4 <HAL_RCC_GetPCLK2Freq+0x28>)
 8005cc2:	5ccb      	ldrb	r3, [r1, r3]
 8005cc4:	f003 031f 	and.w	r3, r3, #31
 8005cc8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005ccc:	4618      	mov	r0, r3
 8005cce:	bd80      	pop	{r7, pc}
 8005cd0:	40021000 	.word	0x40021000
 8005cd4:	0800d52c 	.word	0x0800d52c

08005cd8 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8005cd8:	b480      	push	{r7}
 8005cda:	b083      	sub	sp, #12
 8005cdc:	af00      	add	r7, sp, #0
 8005cde:	6078      	str	r0, [r7, #4]
 8005ce0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	220f      	movs	r2, #15
 8005ce6:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8005ce8:	4b12      	ldr	r3, [pc, #72]	; (8005d34 <HAL_RCC_GetClockConfig+0x5c>)
 8005cea:	689b      	ldr	r3, [r3, #8]
 8005cec:	f003 0203 	and.w	r2, r3, #3
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8005cf4:	4b0f      	ldr	r3, [pc, #60]	; (8005d34 <HAL_RCC_GetClockConfig+0x5c>)
 8005cf6:	689b      	ldr	r3, [r3, #8]
 8005cf8:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8005d00:	4b0c      	ldr	r3, [pc, #48]	; (8005d34 <HAL_RCC_GetClockConfig+0x5c>)
 8005d02:	689b      	ldr	r3, [r3, #8]
 8005d04:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8005d0c:	4b09      	ldr	r3, [pc, #36]	; (8005d34 <HAL_RCC_GetClockConfig+0x5c>)
 8005d0e:	689b      	ldr	r3, [r3, #8]
 8005d10:	08db      	lsrs	r3, r3, #3
 8005d12:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8005d1a:	4b07      	ldr	r3, [pc, #28]	; (8005d38 <HAL_RCC_GetClockConfig+0x60>)
 8005d1c:	681b      	ldr	r3, [r3, #0]
 8005d1e:	f003 020f 	and.w	r2, r3, #15
 8005d22:	683b      	ldr	r3, [r7, #0]
 8005d24:	601a      	str	r2, [r3, #0]
}
 8005d26:	bf00      	nop
 8005d28:	370c      	adds	r7, #12
 8005d2a:	46bd      	mov	sp, r7
 8005d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d30:	4770      	bx	lr
 8005d32:	bf00      	nop
 8005d34:	40021000 	.word	0x40021000
 8005d38:	40022000 	.word	0x40022000

08005d3c <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8005d3c:	b480      	push	{r7}
 8005d3e:	b087      	sub	sp, #28
 8005d40:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8005d42:	4b1e      	ldr	r3, [pc, #120]	; (8005dbc <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8005d44:	68db      	ldr	r3, [r3, #12]
 8005d46:	f003 0303 	and.w	r3, r3, #3
 8005d4a:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005d4c:	4b1b      	ldr	r3, [pc, #108]	; (8005dbc <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8005d4e:	68db      	ldr	r3, [r3, #12]
 8005d50:	091b      	lsrs	r3, r3, #4
 8005d52:	f003 030f 	and.w	r3, r3, #15
 8005d56:	3301      	adds	r3, #1
 8005d58:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8005d5a:	693b      	ldr	r3, [r7, #16]
 8005d5c:	2b03      	cmp	r3, #3
 8005d5e:	d10c      	bne.n	8005d7a <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005d60:	4a17      	ldr	r2, [pc, #92]	; (8005dc0 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8005d62:	68fb      	ldr	r3, [r7, #12]
 8005d64:	fbb2 f3f3 	udiv	r3, r2, r3
 8005d68:	4a14      	ldr	r2, [pc, #80]	; (8005dbc <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8005d6a:	68d2      	ldr	r2, [r2, #12]
 8005d6c:	0a12      	lsrs	r2, r2, #8
 8005d6e:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8005d72:	fb02 f303 	mul.w	r3, r2, r3
 8005d76:	617b      	str	r3, [r7, #20]
    break;
 8005d78:	e00c      	b.n	8005d94 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005d7a:	4a12      	ldr	r2, [pc, #72]	; (8005dc4 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8005d7c:	68fb      	ldr	r3, [r7, #12]
 8005d7e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005d82:	4a0e      	ldr	r2, [pc, #56]	; (8005dbc <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8005d84:	68d2      	ldr	r2, [r2, #12]
 8005d86:	0a12      	lsrs	r2, r2, #8
 8005d88:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8005d8c:	fb02 f303 	mul.w	r3, r2, r3
 8005d90:	617b      	str	r3, [r7, #20]
    break;
 8005d92:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005d94:	4b09      	ldr	r3, [pc, #36]	; (8005dbc <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8005d96:	68db      	ldr	r3, [r3, #12]
 8005d98:	0e5b      	lsrs	r3, r3, #25
 8005d9a:	f003 0303 	and.w	r3, r3, #3
 8005d9e:	3301      	adds	r3, #1
 8005da0:	005b      	lsls	r3, r3, #1
 8005da2:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8005da4:	697a      	ldr	r2, [r7, #20]
 8005da6:	68bb      	ldr	r3, [r7, #8]
 8005da8:	fbb2 f3f3 	udiv	r3, r2, r3
 8005dac:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8005dae:	687b      	ldr	r3, [r7, #4]
}
 8005db0:	4618      	mov	r0, r3
 8005db2:	371c      	adds	r7, #28
 8005db4:	46bd      	mov	sp, r7
 8005db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dba:	4770      	bx	lr
 8005dbc:	40021000 	.word	0x40021000
 8005dc0:	016e3600 	.word	0x016e3600
 8005dc4:	00f42400 	.word	0x00f42400

08005dc8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005dc8:	b580      	push	{r7, lr}
 8005dca:	b086      	sub	sp, #24
 8005dcc:	af00      	add	r7, sp, #0
 8005dce:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8005dd0:	2300      	movs	r3, #0
 8005dd2:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8005dd4:	2300      	movs	r3, #0
 8005dd6:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005de0:	2b00      	cmp	r3, #0
 8005de2:	f000 8098 	beq.w	8005f16 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005de6:	2300      	movs	r3, #0
 8005de8:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005dea:	4b43      	ldr	r3, [pc, #268]	; (8005ef8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005dec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005dee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005df2:	2b00      	cmp	r3, #0
 8005df4:	d10d      	bne.n	8005e12 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005df6:	4b40      	ldr	r3, [pc, #256]	; (8005ef8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005df8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005dfa:	4a3f      	ldr	r2, [pc, #252]	; (8005ef8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005dfc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005e00:	6593      	str	r3, [r2, #88]	; 0x58
 8005e02:	4b3d      	ldr	r3, [pc, #244]	; (8005ef8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005e04:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005e06:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005e0a:	60bb      	str	r3, [r7, #8]
 8005e0c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005e0e:	2301      	movs	r3, #1
 8005e10:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005e12:	4b3a      	ldr	r3, [pc, #232]	; (8005efc <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8005e14:	681b      	ldr	r3, [r3, #0]
 8005e16:	4a39      	ldr	r2, [pc, #228]	; (8005efc <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8005e18:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005e1c:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005e1e:	f7fc fcab 	bl	8002778 <HAL_GetTick>
 8005e22:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005e24:	e009      	b.n	8005e3a <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005e26:	f7fc fca7 	bl	8002778 <HAL_GetTick>
 8005e2a:	4602      	mov	r2, r0
 8005e2c:	68fb      	ldr	r3, [r7, #12]
 8005e2e:	1ad3      	subs	r3, r2, r3
 8005e30:	2b02      	cmp	r3, #2
 8005e32:	d902      	bls.n	8005e3a <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8005e34:	2303      	movs	r3, #3
 8005e36:	74fb      	strb	r3, [r7, #19]
        break;
 8005e38:	e005      	b.n	8005e46 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005e3a:	4b30      	ldr	r3, [pc, #192]	; (8005efc <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8005e3c:	681b      	ldr	r3, [r3, #0]
 8005e3e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005e42:	2b00      	cmp	r3, #0
 8005e44:	d0ef      	beq.n	8005e26 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8005e46:	7cfb      	ldrb	r3, [r7, #19]
 8005e48:	2b00      	cmp	r3, #0
 8005e4a:	d159      	bne.n	8005f00 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8005e4c:	4b2a      	ldr	r3, [pc, #168]	; (8005ef8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005e4e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005e52:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005e56:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8005e58:	697b      	ldr	r3, [r7, #20]
 8005e5a:	2b00      	cmp	r3, #0
 8005e5c:	d01e      	beq.n	8005e9c <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005e62:	697a      	ldr	r2, [r7, #20]
 8005e64:	429a      	cmp	r2, r3
 8005e66:	d019      	beq.n	8005e9c <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8005e68:	4b23      	ldr	r3, [pc, #140]	; (8005ef8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005e6a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005e6e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005e72:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8005e74:	4b20      	ldr	r3, [pc, #128]	; (8005ef8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005e76:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005e7a:	4a1f      	ldr	r2, [pc, #124]	; (8005ef8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005e7c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005e80:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8005e84:	4b1c      	ldr	r3, [pc, #112]	; (8005ef8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005e86:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005e8a:	4a1b      	ldr	r2, [pc, #108]	; (8005ef8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005e8c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005e90:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8005e94:	4a18      	ldr	r2, [pc, #96]	; (8005ef8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005e96:	697b      	ldr	r3, [r7, #20]
 8005e98:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8005e9c:	697b      	ldr	r3, [r7, #20]
 8005e9e:	f003 0301 	and.w	r3, r3, #1
 8005ea2:	2b00      	cmp	r3, #0
 8005ea4:	d016      	beq.n	8005ed4 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005ea6:	f7fc fc67 	bl	8002778 <HAL_GetTick>
 8005eaa:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005eac:	e00b      	b.n	8005ec6 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005eae:	f7fc fc63 	bl	8002778 <HAL_GetTick>
 8005eb2:	4602      	mov	r2, r0
 8005eb4:	68fb      	ldr	r3, [r7, #12]
 8005eb6:	1ad3      	subs	r3, r2, r3
 8005eb8:	f241 3288 	movw	r2, #5000	; 0x1388
 8005ebc:	4293      	cmp	r3, r2
 8005ebe:	d902      	bls.n	8005ec6 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8005ec0:	2303      	movs	r3, #3
 8005ec2:	74fb      	strb	r3, [r7, #19]
            break;
 8005ec4:	e006      	b.n	8005ed4 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005ec6:	4b0c      	ldr	r3, [pc, #48]	; (8005ef8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005ec8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005ecc:	f003 0302 	and.w	r3, r3, #2
 8005ed0:	2b00      	cmp	r3, #0
 8005ed2:	d0ec      	beq.n	8005eae <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8005ed4:	7cfb      	ldrb	r3, [r7, #19]
 8005ed6:	2b00      	cmp	r3, #0
 8005ed8:	d10b      	bne.n	8005ef2 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005eda:	4b07      	ldr	r3, [pc, #28]	; (8005ef8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005edc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005ee0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005ee8:	4903      	ldr	r1, [pc, #12]	; (8005ef8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005eea:	4313      	orrs	r3, r2
 8005eec:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8005ef0:	e008      	b.n	8005f04 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8005ef2:	7cfb      	ldrb	r3, [r7, #19]
 8005ef4:	74bb      	strb	r3, [r7, #18]
 8005ef6:	e005      	b.n	8005f04 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8005ef8:	40021000 	.word	0x40021000
 8005efc:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005f00:	7cfb      	ldrb	r3, [r7, #19]
 8005f02:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005f04:	7c7b      	ldrb	r3, [r7, #17]
 8005f06:	2b01      	cmp	r3, #1
 8005f08:	d105      	bne.n	8005f16 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005f0a:	4ba7      	ldr	r3, [pc, #668]	; (80061a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005f0c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005f0e:	4aa6      	ldr	r2, [pc, #664]	; (80061a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005f10:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005f14:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	681b      	ldr	r3, [r3, #0]
 8005f1a:	f003 0301 	and.w	r3, r3, #1
 8005f1e:	2b00      	cmp	r3, #0
 8005f20:	d00a      	beq.n	8005f38 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005f22:	4ba1      	ldr	r3, [pc, #644]	; (80061a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005f24:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005f28:	f023 0203 	bic.w	r2, r3, #3
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	685b      	ldr	r3, [r3, #4]
 8005f30:	499d      	ldr	r1, [pc, #628]	; (80061a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005f32:	4313      	orrs	r3, r2
 8005f34:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	681b      	ldr	r3, [r3, #0]
 8005f3c:	f003 0302 	and.w	r3, r3, #2
 8005f40:	2b00      	cmp	r3, #0
 8005f42:	d00a      	beq.n	8005f5a <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005f44:	4b98      	ldr	r3, [pc, #608]	; (80061a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005f46:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005f4a:	f023 020c 	bic.w	r2, r3, #12
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	689b      	ldr	r3, [r3, #8]
 8005f52:	4995      	ldr	r1, [pc, #596]	; (80061a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005f54:	4313      	orrs	r3, r2
 8005f56:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	681b      	ldr	r3, [r3, #0]
 8005f5e:	f003 0304 	and.w	r3, r3, #4
 8005f62:	2b00      	cmp	r3, #0
 8005f64:	d00a      	beq.n	8005f7c <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8005f66:	4b90      	ldr	r3, [pc, #576]	; (80061a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005f68:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005f6c:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	68db      	ldr	r3, [r3, #12]
 8005f74:	498c      	ldr	r1, [pc, #560]	; (80061a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005f76:	4313      	orrs	r3, r2
 8005f78:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	f003 0308 	and.w	r3, r3, #8
 8005f84:	2b00      	cmp	r3, #0
 8005f86:	d00a      	beq.n	8005f9e <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8005f88:	4b87      	ldr	r3, [pc, #540]	; (80061a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005f8a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005f8e:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	691b      	ldr	r3, [r3, #16]
 8005f96:	4984      	ldr	r1, [pc, #528]	; (80061a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005f98:	4313      	orrs	r3, r2
 8005f9a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	681b      	ldr	r3, [r3, #0]
 8005fa2:	f003 0310 	and.w	r3, r3, #16
 8005fa6:	2b00      	cmp	r3, #0
 8005fa8:	d00a      	beq.n	8005fc0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8005faa:	4b7f      	ldr	r3, [pc, #508]	; (80061a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005fac:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005fb0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	695b      	ldr	r3, [r3, #20]
 8005fb8:	497b      	ldr	r1, [pc, #492]	; (80061a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005fba:	4313      	orrs	r3, r2
 8005fbc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	681b      	ldr	r3, [r3, #0]
 8005fc4:	f003 0320 	and.w	r3, r3, #32
 8005fc8:	2b00      	cmp	r3, #0
 8005fca:	d00a      	beq.n	8005fe2 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005fcc:	4b76      	ldr	r3, [pc, #472]	; (80061a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005fce:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005fd2:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	699b      	ldr	r3, [r3, #24]
 8005fda:	4973      	ldr	r1, [pc, #460]	; (80061a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005fdc:	4313      	orrs	r3, r2
 8005fde:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	681b      	ldr	r3, [r3, #0]
 8005fe6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005fea:	2b00      	cmp	r3, #0
 8005fec:	d00a      	beq.n	8006004 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005fee:	4b6e      	ldr	r3, [pc, #440]	; (80061a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005ff0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005ff4:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	69db      	ldr	r3, [r3, #28]
 8005ffc:	496a      	ldr	r1, [pc, #424]	; (80061a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005ffe:	4313      	orrs	r3, r2
 8006000:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	681b      	ldr	r3, [r3, #0]
 8006008:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800600c:	2b00      	cmp	r3, #0
 800600e:	d00a      	beq.n	8006026 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8006010:	4b65      	ldr	r3, [pc, #404]	; (80061a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006012:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006016:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	6a1b      	ldr	r3, [r3, #32]
 800601e:	4962      	ldr	r1, [pc, #392]	; (80061a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006020:	4313      	orrs	r3, r2
 8006022:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	681b      	ldr	r3, [r3, #0]
 800602a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800602e:	2b00      	cmp	r3, #0
 8006030:	d00a      	beq.n	8006048 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8006032:	4b5d      	ldr	r3, [pc, #372]	; (80061a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006034:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006038:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006040:	4959      	ldr	r1, [pc, #356]	; (80061a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006042:	4313      	orrs	r3, r2
 8006044:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C4)  

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	681b      	ldr	r3, [r3, #0]
 800604c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006050:	2b00      	cmp	r3, #0
 8006052:	d00a      	beq.n	800606a <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8006054:	4b54      	ldr	r3, [pc, #336]	; (80061a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006056:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800605a:	f023 0203 	bic.w	r2, r3, #3
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006062:	4951      	ldr	r1, [pc, #324]	; (80061a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006064:	4313      	orrs	r3, r2
 8006066:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	681b      	ldr	r3, [r3, #0]
 800606e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006072:	2b00      	cmp	r3, #0
 8006074:	d00a      	beq.n	800608c <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8006076:	4b4c      	ldr	r3, [pc, #304]	; (80061a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006078:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800607c:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006084:	4948      	ldr	r1, [pc, #288]	; (80061a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006086:	4313      	orrs	r3, r2
 8006088:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006094:	2b00      	cmp	r3, #0
 8006096:	d015      	beq.n	80060c4 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8006098:	4b43      	ldr	r3, [pc, #268]	; (80061a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800609a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800609e:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80060a6:	4940      	ldr	r1, [pc, #256]	; (80061a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80060a8:	4313      	orrs	r3, r2
 80060aa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80060b2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80060b6:	d105      	bne.n	80060c4 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80060b8:	4b3b      	ldr	r3, [pc, #236]	; (80061a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80060ba:	68db      	ldr	r3, [r3, #12]
 80060bc:	4a3a      	ldr	r2, [pc, #232]	; (80061a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80060be:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80060c2:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80060cc:	2b00      	cmp	r3, #0
 80060ce:	d015      	beq.n	80060fc <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80060d0:	4b35      	ldr	r3, [pc, #212]	; (80061a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80060d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80060d6:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80060de:	4932      	ldr	r1, [pc, #200]	; (80061a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80060e0:	4313      	orrs	r3, r2
 80060e2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80060ea:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80060ee:	d105      	bne.n	80060fc <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80060f0:	4b2d      	ldr	r3, [pc, #180]	; (80061a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80060f2:	68db      	ldr	r3, [r3, #12]
 80060f4:	4a2c      	ldr	r2, [pc, #176]	; (80061a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80060f6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80060fa:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	681b      	ldr	r3, [r3, #0]
 8006100:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8006104:	2b00      	cmp	r3, #0
 8006106:	d015      	beq.n	8006134 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8006108:	4b27      	ldr	r3, [pc, #156]	; (80061a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800610a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800610e:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006116:	4924      	ldr	r1, [pc, #144]	; (80061a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006118:	4313      	orrs	r3, r2
 800611a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006122:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8006126:	d105      	bne.n	8006134 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006128:	4b1f      	ldr	r3, [pc, #124]	; (80061a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800612a:	68db      	ldr	r3, [r3, #12]
 800612c:	4a1e      	ldr	r2, [pc, #120]	; (80061a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800612e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006132:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	681b      	ldr	r3, [r3, #0]
 8006138:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800613c:	2b00      	cmp	r3, #0
 800613e:	d015      	beq.n	800616c <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8006140:	4b19      	ldr	r3, [pc, #100]	; (80061a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006142:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006146:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800614e:	4916      	ldr	r1, [pc, #88]	; (80061a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006150:	4313      	orrs	r3, r2
 8006152:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800615a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800615e:	d105      	bne.n	800616c <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006160:	4b11      	ldr	r3, [pc, #68]	; (80061a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006162:	68db      	ldr	r3, [r3, #12]
 8006164:	4a10      	ldr	r2, [pc, #64]	; (80061a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006166:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800616a:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	681b      	ldr	r3, [r3, #0]
 8006170:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006174:	2b00      	cmp	r3, #0
 8006176:	d019      	beq.n	80061ac <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8006178:	4b0b      	ldr	r3, [pc, #44]	; (80061a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800617a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800617e:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006186:	4908      	ldr	r1, [pc, #32]	; (80061a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006188:	4313      	orrs	r3, r2
 800618a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006192:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006196:	d109      	bne.n	80061ac <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006198:	4b03      	ldr	r3, [pc, #12]	; (80061a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800619a:	68db      	ldr	r3, [r3, #12]
 800619c:	4a02      	ldr	r2, [pc, #8]	; (80061a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800619e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80061a2:	60d3      	str	r3, [r2, #12]
 80061a4:	e002      	b.n	80061ac <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 80061a6:	bf00      	nop
 80061a8:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	681b      	ldr	r3, [r3, #0]
 80061b0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80061b4:	2b00      	cmp	r3, #0
 80061b6:	d015      	beq.n	80061e4 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80061b8:	4b29      	ldr	r3, [pc, #164]	; (8006260 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80061ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80061be:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80061c6:	4926      	ldr	r1, [pc, #152]	; (8006260 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80061c8:	4313      	orrs	r3, r2
 80061ca:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80061d2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80061d6:	d105      	bne.n	80061e4 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80061d8:	4b21      	ldr	r3, [pc, #132]	; (8006260 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80061da:	68db      	ldr	r3, [r3, #12]
 80061dc:	4a20      	ldr	r2, [pc, #128]	; (8006260 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80061de:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80061e2:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	681b      	ldr	r3, [r3, #0]
 80061e8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80061ec:	2b00      	cmp	r3, #0
 80061ee:	d015      	beq.n	800621c <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 80061f0:	4b1b      	ldr	r3, [pc, #108]	; (8006260 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80061f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80061f6:	f023 4240 	bic.w	r2, r3, #3221225472	; 0xc0000000
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80061fe:	4918      	ldr	r1, [pc, #96]	; (8006260 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8006200:	4313      	orrs	r3, r2
 8006202:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800620a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800620e:	d105      	bne.n	800621c <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8006210:	4b13      	ldr	r3, [pc, #76]	; (8006260 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8006212:	68db      	ldr	r3, [r3, #12]
 8006214:	4a12      	ldr	r2, [pc, #72]	; (8006260 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8006216:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800621a:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	681b      	ldr	r3, [r3, #0]
 8006220:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006224:	2b00      	cmp	r3, #0
 8006226:	d015      	beq.n	8006254 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8006228:	4b0d      	ldr	r3, [pc, #52]	; (8006260 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800622a:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800622e:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006236:	490a      	ldr	r1, [pc, #40]	; (8006260 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8006238:	4313      	orrs	r3, r2
 800623a:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006242:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8006246:	d105      	bne.n	8006254 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006248:	4b05      	ldr	r3, [pc, #20]	; (8006260 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800624a:	68db      	ldr	r3, [r3, #12]
 800624c:	4a04      	ldr	r2, [pc, #16]	; (8006260 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800624e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006252:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8006254:	7cbb      	ldrb	r3, [r7, #18]
}
 8006256:	4618      	mov	r0, r3
 8006258:	3718      	adds	r7, #24
 800625a:	46bd      	mov	sp, r7
 800625c:	bd80      	pop	{r7, pc}
 800625e:	bf00      	nop
 8006260:	40021000 	.word	0x40021000

08006264 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006264:	b580      	push	{r7, lr}
 8006266:	b082      	sub	sp, #8
 8006268:	af00      	add	r7, sp, #0
 800626a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	2b00      	cmp	r3, #0
 8006270:	d101      	bne.n	8006276 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006272:	2301      	movs	r3, #1
 8006274:	e049      	b.n	800630a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800627c:	b2db      	uxtb	r3, r3
 800627e:	2b00      	cmp	r3, #0
 8006280:	d106      	bne.n	8006290 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	2200      	movs	r2, #0
 8006286:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800628a:	6878      	ldr	r0, [r7, #4]
 800628c:	f7fc f898 	bl	80023c0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	2202      	movs	r2, #2
 8006294:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	681a      	ldr	r2, [r3, #0]
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	3304      	adds	r3, #4
 80062a0:	4619      	mov	r1, r3
 80062a2:	4610      	mov	r0, r2
 80062a4:	f000 ff98 	bl	80071d8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	2201      	movs	r2, #1
 80062ac:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	2201      	movs	r2, #1
 80062b4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	2201      	movs	r2, #1
 80062bc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	2201      	movs	r2, #1
 80062c4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	2201      	movs	r2, #1
 80062cc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	2201      	movs	r2, #1
 80062d4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	2201      	movs	r2, #1
 80062dc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	2201      	movs	r2, #1
 80062e4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	2201      	movs	r2, #1
 80062ec:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	2201      	movs	r2, #1
 80062f4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	2201      	movs	r2, #1
 80062fc:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	2201      	movs	r2, #1
 8006304:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006308:	2300      	movs	r3, #0
}
 800630a:	4618      	mov	r0, r3
 800630c:	3708      	adds	r7, #8
 800630e:	46bd      	mov	sp, r7
 8006310:	bd80      	pop	{r7, pc}
	...

08006314 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8006314:	b480      	push	{r7}
 8006316:	b085      	sub	sp, #20
 8006318:	af00      	add	r7, sp, #0
 800631a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006322:	b2db      	uxtb	r3, r3
 8006324:	2b01      	cmp	r3, #1
 8006326:	d001      	beq.n	800632c <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8006328:	2301      	movs	r3, #1
 800632a:	e04c      	b.n	80063c6 <HAL_TIM_Base_Start+0xb2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	2202      	movs	r2, #2
 8006330:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	681b      	ldr	r3, [r3, #0]
 8006338:	4a26      	ldr	r2, [pc, #152]	; (80063d4 <HAL_TIM_Base_Start+0xc0>)
 800633a:	4293      	cmp	r3, r2
 800633c:	d022      	beq.n	8006384 <HAL_TIM_Base_Start+0x70>
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	681b      	ldr	r3, [r3, #0]
 8006342:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006346:	d01d      	beq.n	8006384 <HAL_TIM_Base_Start+0x70>
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	681b      	ldr	r3, [r3, #0]
 800634c:	4a22      	ldr	r2, [pc, #136]	; (80063d8 <HAL_TIM_Base_Start+0xc4>)
 800634e:	4293      	cmp	r3, r2
 8006350:	d018      	beq.n	8006384 <HAL_TIM_Base_Start+0x70>
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	681b      	ldr	r3, [r3, #0]
 8006356:	4a21      	ldr	r2, [pc, #132]	; (80063dc <HAL_TIM_Base_Start+0xc8>)
 8006358:	4293      	cmp	r3, r2
 800635a:	d013      	beq.n	8006384 <HAL_TIM_Base_Start+0x70>
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	681b      	ldr	r3, [r3, #0]
 8006360:	4a1f      	ldr	r2, [pc, #124]	; (80063e0 <HAL_TIM_Base_Start+0xcc>)
 8006362:	4293      	cmp	r3, r2
 8006364:	d00e      	beq.n	8006384 <HAL_TIM_Base_Start+0x70>
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	681b      	ldr	r3, [r3, #0]
 800636a:	4a1e      	ldr	r2, [pc, #120]	; (80063e4 <HAL_TIM_Base_Start+0xd0>)
 800636c:	4293      	cmp	r3, r2
 800636e:	d009      	beq.n	8006384 <HAL_TIM_Base_Start+0x70>
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	681b      	ldr	r3, [r3, #0]
 8006374:	4a1c      	ldr	r2, [pc, #112]	; (80063e8 <HAL_TIM_Base_Start+0xd4>)
 8006376:	4293      	cmp	r3, r2
 8006378:	d004      	beq.n	8006384 <HAL_TIM_Base_Start+0x70>
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	681b      	ldr	r3, [r3, #0]
 800637e:	4a1b      	ldr	r2, [pc, #108]	; (80063ec <HAL_TIM_Base_Start+0xd8>)
 8006380:	4293      	cmp	r3, r2
 8006382:	d115      	bne.n	80063b0 <HAL_TIM_Base_Start+0x9c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	681b      	ldr	r3, [r3, #0]
 8006388:	689a      	ldr	r2, [r3, #8]
 800638a:	4b19      	ldr	r3, [pc, #100]	; (80063f0 <HAL_TIM_Base_Start+0xdc>)
 800638c:	4013      	ands	r3, r2
 800638e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006390:	68fb      	ldr	r3, [r7, #12]
 8006392:	2b06      	cmp	r3, #6
 8006394:	d015      	beq.n	80063c2 <HAL_TIM_Base_Start+0xae>
 8006396:	68fb      	ldr	r3, [r7, #12]
 8006398:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800639c:	d011      	beq.n	80063c2 <HAL_TIM_Base_Start+0xae>
    {
      __HAL_TIM_ENABLE(htim);
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	681b      	ldr	r3, [r3, #0]
 80063a2:	681a      	ldr	r2, [r3, #0]
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	681b      	ldr	r3, [r3, #0]
 80063a8:	f042 0201 	orr.w	r2, r2, #1
 80063ac:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80063ae:	e008      	b.n	80063c2 <HAL_TIM_Base_Start+0xae>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	681b      	ldr	r3, [r3, #0]
 80063b4:	681a      	ldr	r2, [r3, #0]
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	681b      	ldr	r3, [r3, #0]
 80063ba:	f042 0201 	orr.w	r2, r2, #1
 80063be:	601a      	str	r2, [r3, #0]
 80063c0:	e000      	b.n	80063c4 <HAL_TIM_Base_Start+0xb0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80063c2:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80063c4:	2300      	movs	r3, #0
}
 80063c6:	4618      	mov	r0, r3
 80063c8:	3714      	adds	r7, #20
 80063ca:	46bd      	mov	sp, r7
 80063cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063d0:	4770      	bx	lr
 80063d2:	bf00      	nop
 80063d4:	40012c00 	.word	0x40012c00
 80063d8:	40000400 	.word	0x40000400
 80063dc:	40000800 	.word	0x40000800
 80063e0:	40000c00 	.word	0x40000c00
 80063e4:	40013400 	.word	0x40013400
 80063e8:	40014000 	.word	0x40014000
 80063ec:	40015000 	.word	0x40015000
 80063f0:	00010007 	.word	0x00010007

080063f4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80063f4:	b480      	push	{r7}
 80063f6:	b085      	sub	sp, #20
 80063f8:	af00      	add	r7, sp, #0
 80063fa:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006402:	b2db      	uxtb	r3, r3
 8006404:	2b01      	cmp	r3, #1
 8006406:	d001      	beq.n	800640c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006408:	2301      	movs	r3, #1
 800640a:	e054      	b.n	80064b6 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	2202      	movs	r2, #2
 8006410:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	681b      	ldr	r3, [r3, #0]
 8006418:	68da      	ldr	r2, [r3, #12]
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	681b      	ldr	r3, [r3, #0]
 800641e:	f042 0201 	orr.w	r2, r2, #1
 8006422:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	681b      	ldr	r3, [r3, #0]
 8006428:	4a26      	ldr	r2, [pc, #152]	; (80064c4 <HAL_TIM_Base_Start_IT+0xd0>)
 800642a:	4293      	cmp	r3, r2
 800642c:	d022      	beq.n	8006474 <HAL_TIM_Base_Start_IT+0x80>
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	681b      	ldr	r3, [r3, #0]
 8006432:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006436:	d01d      	beq.n	8006474 <HAL_TIM_Base_Start_IT+0x80>
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	681b      	ldr	r3, [r3, #0]
 800643c:	4a22      	ldr	r2, [pc, #136]	; (80064c8 <HAL_TIM_Base_Start_IT+0xd4>)
 800643e:	4293      	cmp	r3, r2
 8006440:	d018      	beq.n	8006474 <HAL_TIM_Base_Start_IT+0x80>
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	681b      	ldr	r3, [r3, #0]
 8006446:	4a21      	ldr	r2, [pc, #132]	; (80064cc <HAL_TIM_Base_Start_IT+0xd8>)
 8006448:	4293      	cmp	r3, r2
 800644a:	d013      	beq.n	8006474 <HAL_TIM_Base_Start_IT+0x80>
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	681b      	ldr	r3, [r3, #0]
 8006450:	4a1f      	ldr	r2, [pc, #124]	; (80064d0 <HAL_TIM_Base_Start_IT+0xdc>)
 8006452:	4293      	cmp	r3, r2
 8006454:	d00e      	beq.n	8006474 <HAL_TIM_Base_Start_IT+0x80>
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	681b      	ldr	r3, [r3, #0]
 800645a:	4a1e      	ldr	r2, [pc, #120]	; (80064d4 <HAL_TIM_Base_Start_IT+0xe0>)
 800645c:	4293      	cmp	r3, r2
 800645e:	d009      	beq.n	8006474 <HAL_TIM_Base_Start_IT+0x80>
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	681b      	ldr	r3, [r3, #0]
 8006464:	4a1c      	ldr	r2, [pc, #112]	; (80064d8 <HAL_TIM_Base_Start_IT+0xe4>)
 8006466:	4293      	cmp	r3, r2
 8006468:	d004      	beq.n	8006474 <HAL_TIM_Base_Start_IT+0x80>
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	681b      	ldr	r3, [r3, #0]
 800646e:	4a1b      	ldr	r2, [pc, #108]	; (80064dc <HAL_TIM_Base_Start_IT+0xe8>)
 8006470:	4293      	cmp	r3, r2
 8006472:	d115      	bne.n	80064a0 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	681b      	ldr	r3, [r3, #0]
 8006478:	689a      	ldr	r2, [r3, #8]
 800647a:	4b19      	ldr	r3, [pc, #100]	; (80064e0 <HAL_TIM_Base_Start_IT+0xec>)
 800647c:	4013      	ands	r3, r2
 800647e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006480:	68fb      	ldr	r3, [r7, #12]
 8006482:	2b06      	cmp	r3, #6
 8006484:	d015      	beq.n	80064b2 <HAL_TIM_Base_Start_IT+0xbe>
 8006486:	68fb      	ldr	r3, [r7, #12]
 8006488:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800648c:	d011      	beq.n	80064b2 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	681b      	ldr	r3, [r3, #0]
 8006492:	681a      	ldr	r2, [r3, #0]
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	681b      	ldr	r3, [r3, #0]
 8006498:	f042 0201 	orr.w	r2, r2, #1
 800649c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800649e:	e008      	b.n	80064b2 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	681b      	ldr	r3, [r3, #0]
 80064a4:	681a      	ldr	r2, [r3, #0]
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	681b      	ldr	r3, [r3, #0]
 80064aa:	f042 0201 	orr.w	r2, r2, #1
 80064ae:	601a      	str	r2, [r3, #0]
 80064b0:	e000      	b.n	80064b4 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80064b2:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80064b4:	2300      	movs	r3, #0
}
 80064b6:	4618      	mov	r0, r3
 80064b8:	3714      	adds	r7, #20
 80064ba:	46bd      	mov	sp, r7
 80064bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064c0:	4770      	bx	lr
 80064c2:	bf00      	nop
 80064c4:	40012c00 	.word	0x40012c00
 80064c8:	40000400 	.word	0x40000400
 80064cc:	40000800 	.word	0x40000800
 80064d0:	40000c00 	.word	0x40000c00
 80064d4:	40013400 	.word	0x40013400
 80064d8:	40014000 	.word	0x40014000
 80064dc:	40015000 	.word	0x40015000
 80064e0:	00010007 	.word	0x00010007

080064e4 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80064e4:	b580      	push	{r7, lr}
 80064e6:	b082      	sub	sp, #8
 80064e8:	af00      	add	r7, sp, #0
 80064ea:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	2b00      	cmp	r3, #0
 80064f0:	d101      	bne.n	80064f6 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80064f2:	2301      	movs	r3, #1
 80064f4:	e049      	b.n	800658a <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80064fc:	b2db      	uxtb	r3, r3
 80064fe:	2b00      	cmp	r3, #0
 8006500:	d106      	bne.n	8006510 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	2200      	movs	r2, #0
 8006506:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800650a:	6878      	ldr	r0, [r7, #4]
 800650c:	f000 f841 	bl	8006592 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	2202      	movs	r2, #2
 8006514:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	681a      	ldr	r2, [r3, #0]
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	3304      	adds	r3, #4
 8006520:	4619      	mov	r1, r3
 8006522:	4610      	mov	r0, r2
 8006524:	f000 fe58 	bl	80071d8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	2201      	movs	r2, #1
 800652c:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	2201      	movs	r2, #1
 8006534:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	2201      	movs	r2, #1
 800653c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	2201      	movs	r2, #1
 8006544:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	2201      	movs	r2, #1
 800654c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	2201      	movs	r2, #1
 8006554:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	2201      	movs	r2, #1
 800655c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	2201      	movs	r2, #1
 8006564:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	2201      	movs	r2, #1
 800656c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	2201      	movs	r2, #1
 8006574:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	2201      	movs	r2, #1
 800657c:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	2201      	movs	r2, #1
 8006584:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006588:	2300      	movs	r3, #0
}
 800658a:	4618      	mov	r0, r3
 800658c:	3708      	adds	r7, #8
 800658e:	46bd      	mov	sp, r7
 8006590:	bd80      	pop	{r7, pc}

08006592 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8006592:	b480      	push	{r7}
 8006594:	b083      	sub	sp, #12
 8006596:	af00      	add	r7, sp, #0
 8006598:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800659a:	bf00      	nop
 800659c:	370c      	adds	r7, #12
 800659e:	46bd      	mov	sp, r7
 80065a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065a4:	4770      	bx	lr
	...

080065a8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80065a8:	b580      	push	{r7, lr}
 80065aa:	b084      	sub	sp, #16
 80065ac:	af00      	add	r7, sp, #0
 80065ae:	6078      	str	r0, [r7, #4]
 80065b0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80065b2:	683b      	ldr	r3, [r7, #0]
 80065b4:	2b00      	cmp	r3, #0
 80065b6:	d109      	bne.n	80065cc <HAL_TIM_PWM_Start+0x24>
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80065be:	b2db      	uxtb	r3, r3
 80065c0:	2b01      	cmp	r3, #1
 80065c2:	bf14      	ite	ne
 80065c4:	2301      	movne	r3, #1
 80065c6:	2300      	moveq	r3, #0
 80065c8:	b2db      	uxtb	r3, r3
 80065ca:	e03c      	b.n	8006646 <HAL_TIM_PWM_Start+0x9e>
 80065cc:	683b      	ldr	r3, [r7, #0]
 80065ce:	2b04      	cmp	r3, #4
 80065d0:	d109      	bne.n	80065e6 <HAL_TIM_PWM_Start+0x3e>
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80065d8:	b2db      	uxtb	r3, r3
 80065da:	2b01      	cmp	r3, #1
 80065dc:	bf14      	ite	ne
 80065de:	2301      	movne	r3, #1
 80065e0:	2300      	moveq	r3, #0
 80065e2:	b2db      	uxtb	r3, r3
 80065e4:	e02f      	b.n	8006646 <HAL_TIM_PWM_Start+0x9e>
 80065e6:	683b      	ldr	r3, [r7, #0]
 80065e8:	2b08      	cmp	r3, #8
 80065ea:	d109      	bne.n	8006600 <HAL_TIM_PWM_Start+0x58>
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80065f2:	b2db      	uxtb	r3, r3
 80065f4:	2b01      	cmp	r3, #1
 80065f6:	bf14      	ite	ne
 80065f8:	2301      	movne	r3, #1
 80065fa:	2300      	moveq	r3, #0
 80065fc:	b2db      	uxtb	r3, r3
 80065fe:	e022      	b.n	8006646 <HAL_TIM_PWM_Start+0x9e>
 8006600:	683b      	ldr	r3, [r7, #0]
 8006602:	2b0c      	cmp	r3, #12
 8006604:	d109      	bne.n	800661a <HAL_TIM_PWM_Start+0x72>
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800660c:	b2db      	uxtb	r3, r3
 800660e:	2b01      	cmp	r3, #1
 8006610:	bf14      	ite	ne
 8006612:	2301      	movne	r3, #1
 8006614:	2300      	moveq	r3, #0
 8006616:	b2db      	uxtb	r3, r3
 8006618:	e015      	b.n	8006646 <HAL_TIM_PWM_Start+0x9e>
 800661a:	683b      	ldr	r3, [r7, #0]
 800661c:	2b10      	cmp	r3, #16
 800661e:	d109      	bne.n	8006634 <HAL_TIM_PWM_Start+0x8c>
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8006626:	b2db      	uxtb	r3, r3
 8006628:	2b01      	cmp	r3, #1
 800662a:	bf14      	ite	ne
 800662c:	2301      	movne	r3, #1
 800662e:	2300      	moveq	r3, #0
 8006630:	b2db      	uxtb	r3, r3
 8006632:	e008      	b.n	8006646 <HAL_TIM_PWM_Start+0x9e>
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800663a:	b2db      	uxtb	r3, r3
 800663c:	2b01      	cmp	r3, #1
 800663e:	bf14      	ite	ne
 8006640:	2301      	movne	r3, #1
 8006642:	2300      	moveq	r3, #0
 8006644:	b2db      	uxtb	r3, r3
 8006646:	2b00      	cmp	r3, #0
 8006648:	d001      	beq.n	800664e <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800664a:	2301      	movs	r3, #1
 800664c:	e0a6      	b.n	800679c <HAL_TIM_PWM_Start+0x1f4>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800664e:	683b      	ldr	r3, [r7, #0]
 8006650:	2b00      	cmp	r3, #0
 8006652:	d104      	bne.n	800665e <HAL_TIM_PWM_Start+0xb6>
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	2202      	movs	r2, #2
 8006658:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800665c:	e023      	b.n	80066a6 <HAL_TIM_PWM_Start+0xfe>
 800665e:	683b      	ldr	r3, [r7, #0]
 8006660:	2b04      	cmp	r3, #4
 8006662:	d104      	bne.n	800666e <HAL_TIM_PWM_Start+0xc6>
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	2202      	movs	r2, #2
 8006668:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800666c:	e01b      	b.n	80066a6 <HAL_TIM_PWM_Start+0xfe>
 800666e:	683b      	ldr	r3, [r7, #0]
 8006670:	2b08      	cmp	r3, #8
 8006672:	d104      	bne.n	800667e <HAL_TIM_PWM_Start+0xd6>
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	2202      	movs	r2, #2
 8006678:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800667c:	e013      	b.n	80066a6 <HAL_TIM_PWM_Start+0xfe>
 800667e:	683b      	ldr	r3, [r7, #0]
 8006680:	2b0c      	cmp	r3, #12
 8006682:	d104      	bne.n	800668e <HAL_TIM_PWM_Start+0xe6>
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	2202      	movs	r2, #2
 8006688:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800668c:	e00b      	b.n	80066a6 <HAL_TIM_PWM_Start+0xfe>
 800668e:	683b      	ldr	r3, [r7, #0]
 8006690:	2b10      	cmp	r3, #16
 8006692:	d104      	bne.n	800669e <HAL_TIM_PWM_Start+0xf6>
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	2202      	movs	r2, #2
 8006698:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800669c:	e003      	b.n	80066a6 <HAL_TIM_PWM_Start+0xfe>
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	2202      	movs	r2, #2
 80066a2:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	681b      	ldr	r3, [r3, #0]
 80066aa:	2201      	movs	r2, #1
 80066ac:	6839      	ldr	r1, [r7, #0]
 80066ae:	4618      	mov	r0, r3
 80066b0:	f001 fa00 	bl	8007ab4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	681b      	ldr	r3, [r3, #0]
 80066b8:	4a3a      	ldr	r2, [pc, #232]	; (80067a4 <HAL_TIM_PWM_Start+0x1fc>)
 80066ba:	4293      	cmp	r3, r2
 80066bc:	d018      	beq.n	80066f0 <HAL_TIM_PWM_Start+0x148>
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	681b      	ldr	r3, [r3, #0]
 80066c2:	4a39      	ldr	r2, [pc, #228]	; (80067a8 <HAL_TIM_PWM_Start+0x200>)
 80066c4:	4293      	cmp	r3, r2
 80066c6:	d013      	beq.n	80066f0 <HAL_TIM_PWM_Start+0x148>
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	681b      	ldr	r3, [r3, #0]
 80066cc:	4a37      	ldr	r2, [pc, #220]	; (80067ac <HAL_TIM_PWM_Start+0x204>)
 80066ce:	4293      	cmp	r3, r2
 80066d0:	d00e      	beq.n	80066f0 <HAL_TIM_PWM_Start+0x148>
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	681b      	ldr	r3, [r3, #0]
 80066d6:	4a36      	ldr	r2, [pc, #216]	; (80067b0 <HAL_TIM_PWM_Start+0x208>)
 80066d8:	4293      	cmp	r3, r2
 80066da:	d009      	beq.n	80066f0 <HAL_TIM_PWM_Start+0x148>
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	681b      	ldr	r3, [r3, #0]
 80066e0:	4a34      	ldr	r2, [pc, #208]	; (80067b4 <HAL_TIM_PWM_Start+0x20c>)
 80066e2:	4293      	cmp	r3, r2
 80066e4:	d004      	beq.n	80066f0 <HAL_TIM_PWM_Start+0x148>
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	681b      	ldr	r3, [r3, #0]
 80066ea:	4a33      	ldr	r2, [pc, #204]	; (80067b8 <HAL_TIM_PWM_Start+0x210>)
 80066ec:	4293      	cmp	r3, r2
 80066ee:	d101      	bne.n	80066f4 <HAL_TIM_PWM_Start+0x14c>
 80066f0:	2301      	movs	r3, #1
 80066f2:	e000      	b.n	80066f6 <HAL_TIM_PWM_Start+0x14e>
 80066f4:	2300      	movs	r3, #0
 80066f6:	2b00      	cmp	r3, #0
 80066f8:	d007      	beq.n	800670a <HAL_TIM_PWM_Start+0x162>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	681b      	ldr	r3, [r3, #0]
 80066fe:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	681b      	ldr	r3, [r3, #0]
 8006704:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006708:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	681b      	ldr	r3, [r3, #0]
 800670e:	4a25      	ldr	r2, [pc, #148]	; (80067a4 <HAL_TIM_PWM_Start+0x1fc>)
 8006710:	4293      	cmp	r3, r2
 8006712:	d022      	beq.n	800675a <HAL_TIM_PWM_Start+0x1b2>
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	681b      	ldr	r3, [r3, #0]
 8006718:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800671c:	d01d      	beq.n	800675a <HAL_TIM_PWM_Start+0x1b2>
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	681b      	ldr	r3, [r3, #0]
 8006722:	4a26      	ldr	r2, [pc, #152]	; (80067bc <HAL_TIM_PWM_Start+0x214>)
 8006724:	4293      	cmp	r3, r2
 8006726:	d018      	beq.n	800675a <HAL_TIM_PWM_Start+0x1b2>
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	681b      	ldr	r3, [r3, #0]
 800672c:	4a24      	ldr	r2, [pc, #144]	; (80067c0 <HAL_TIM_PWM_Start+0x218>)
 800672e:	4293      	cmp	r3, r2
 8006730:	d013      	beq.n	800675a <HAL_TIM_PWM_Start+0x1b2>
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	681b      	ldr	r3, [r3, #0]
 8006736:	4a23      	ldr	r2, [pc, #140]	; (80067c4 <HAL_TIM_PWM_Start+0x21c>)
 8006738:	4293      	cmp	r3, r2
 800673a:	d00e      	beq.n	800675a <HAL_TIM_PWM_Start+0x1b2>
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	681b      	ldr	r3, [r3, #0]
 8006740:	4a19      	ldr	r2, [pc, #100]	; (80067a8 <HAL_TIM_PWM_Start+0x200>)
 8006742:	4293      	cmp	r3, r2
 8006744:	d009      	beq.n	800675a <HAL_TIM_PWM_Start+0x1b2>
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	681b      	ldr	r3, [r3, #0]
 800674a:	4a18      	ldr	r2, [pc, #96]	; (80067ac <HAL_TIM_PWM_Start+0x204>)
 800674c:	4293      	cmp	r3, r2
 800674e:	d004      	beq.n	800675a <HAL_TIM_PWM_Start+0x1b2>
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	681b      	ldr	r3, [r3, #0]
 8006754:	4a18      	ldr	r2, [pc, #96]	; (80067b8 <HAL_TIM_PWM_Start+0x210>)
 8006756:	4293      	cmp	r3, r2
 8006758:	d115      	bne.n	8006786 <HAL_TIM_PWM_Start+0x1de>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	681b      	ldr	r3, [r3, #0]
 800675e:	689a      	ldr	r2, [r3, #8]
 8006760:	4b19      	ldr	r3, [pc, #100]	; (80067c8 <HAL_TIM_PWM_Start+0x220>)
 8006762:	4013      	ands	r3, r2
 8006764:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006766:	68fb      	ldr	r3, [r7, #12]
 8006768:	2b06      	cmp	r3, #6
 800676a:	d015      	beq.n	8006798 <HAL_TIM_PWM_Start+0x1f0>
 800676c:	68fb      	ldr	r3, [r7, #12]
 800676e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006772:	d011      	beq.n	8006798 <HAL_TIM_PWM_Start+0x1f0>
    {
      __HAL_TIM_ENABLE(htim);
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	681b      	ldr	r3, [r3, #0]
 8006778:	681a      	ldr	r2, [r3, #0]
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	681b      	ldr	r3, [r3, #0]
 800677e:	f042 0201 	orr.w	r2, r2, #1
 8006782:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006784:	e008      	b.n	8006798 <HAL_TIM_PWM_Start+0x1f0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	681b      	ldr	r3, [r3, #0]
 800678a:	681a      	ldr	r2, [r3, #0]
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	681b      	ldr	r3, [r3, #0]
 8006790:	f042 0201 	orr.w	r2, r2, #1
 8006794:	601a      	str	r2, [r3, #0]
 8006796:	e000      	b.n	800679a <HAL_TIM_PWM_Start+0x1f2>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006798:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800679a:	2300      	movs	r3, #0
}
 800679c:	4618      	mov	r0, r3
 800679e:	3710      	adds	r7, #16
 80067a0:	46bd      	mov	sp, r7
 80067a2:	bd80      	pop	{r7, pc}
 80067a4:	40012c00 	.word	0x40012c00
 80067a8:	40013400 	.word	0x40013400
 80067ac:	40014000 	.word	0x40014000
 80067b0:	40014400 	.word	0x40014400
 80067b4:	40014800 	.word	0x40014800
 80067b8:	40015000 	.word	0x40015000
 80067bc:	40000400 	.word	0x40000400
 80067c0:	40000800 	.word	0x40000800
 80067c4:	40000c00 	.word	0x40000c00
 80067c8:	00010007 	.word	0x00010007

080067cc <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 80067cc:	b580      	push	{r7, lr}
 80067ce:	b086      	sub	sp, #24
 80067d0:	af00      	add	r7, sp, #0
 80067d2:	6078      	str	r0, [r7, #4]
 80067d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	2b00      	cmp	r3, #0
 80067da:	d101      	bne.n	80067e0 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 80067dc:	2301      	movs	r3, #1
 80067de:	e097      	b.n	8006910 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80067e6:	b2db      	uxtb	r3, r3
 80067e8:	2b00      	cmp	r3, #0
 80067ea:	d106      	bne.n	80067fa <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	2200      	movs	r2, #0
 80067f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 80067f4:	6878      	ldr	r0, [r7, #4]
 80067f6:	f7fb fe2f 	bl	8002458 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	2202      	movs	r2, #2
 80067fe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	681b      	ldr	r3, [r3, #0]
 8006806:	689b      	ldr	r3, [r3, #8]
 8006808:	687a      	ldr	r2, [r7, #4]
 800680a:	6812      	ldr	r2, [r2, #0]
 800680c:	f423 33a0 	bic.w	r3, r3, #81920	; 0x14000
 8006810:	f023 0307 	bic.w	r3, r3, #7
 8006814:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	681a      	ldr	r2, [r3, #0]
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	3304      	adds	r3, #4
 800681e:	4619      	mov	r1, r3
 8006820:	4610      	mov	r0, r2
 8006822:	f000 fcd9 	bl	80071d8 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	681b      	ldr	r3, [r3, #0]
 800682a:	689b      	ldr	r3, [r3, #8]
 800682c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	681b      	ldr	r3, [r3, #0]
 8006832:	699b      	ldr	r3, [r3, #24]
 8006834:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	681b      	ldr	r3, [r3, #0]
 800683a:	6a1b      	ldr	r3, [r3, #32]
 800683c:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800683e:	683b      	ldr	r3, [r7, #0]
 8006840:	681b      	ldr	r3, [r3, #0]
 8006842:	697a      	ldr	r2, [r7, #20]
 8006844:	4313      	orrs	r3, r2
 8006846:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8006848:	693b      	ldr	r3, [r7, #16]
 800684a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800684e:	f023 0303 	bic.w	r3, r3, #3
 8006852:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8006854:	683b      	ldr	r3, [r7, #0]
 8006856:	689a      	ldr	r2, [r3, #8]
 8006858:	683b      	ldr	r3, [r7, #0]
 800685a:	699b      	ldr	r3, [r3, #24]
 800685c:	021b      	lsls	r3, r3, #8
 800685e:	4313      	orrs	r3, r2
 8006860:	693a      	ldr	r2, [r7, #16]
 8006862:	4313      	orrs	r3, r2
 8006864:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8006866:	693b      	ldr	r3, [r7, #16]
 8006868:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 800686c:	f023 030c 	bic.w	r3, r3, #12
 8006870:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8006872:	693b      	ldr	r3, [r7, #16]
 8006874:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006878:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800687c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800687e:	683b      	ldr	r3, [r7, #0]
 8006880:	68da      	ldr	r2, [r3, #12]
 8006882:	683b      	ldr	r3, [r7, #0]
 8006884:	69db      	ldr	r3, [r3, #28]
 8006886:	021b      	lsls	r3, r3, #8
 8006888:	4313      	orrs	r3, r2
 800688a:	693a      	ldr	r2, [r7, #16]
 800688c:	4313      	orrs	r3, r2
 800688e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8006890:	683b      	ldr	r3, [r7, #0]
 8006892:	691b      	ldr	r3, [r3, #16]
 8006894:	011a      	lsls	r2, r3, #4
 8006896:	683b      	ldr	r3, [r7, #0]
 8006898:	6a1b      	ldr	r3, [r3, #32]
 800689a:	031b      	lsls	r3, r3, #12
 800689c:	4313      	orrs	r3, r2
 800689e:	693a      	ldr	r2, [r7, #16]
 80068a0:	4313      	orrs	r3, r2
 80068a2:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 80068a4:	68fb      	ldr	r3, [r7, #12]
 80068a6:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 80068aa:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 80068ac:	68fb      	ldr	r3, [r7, #12]
 80068ae:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 80068b2:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 80068b4:	683b      	ldr	r3, [r7, #0]
 80068b6:	685a      	ldr	r2, [r3, #4]
 80068b8:	683b      	ldr	r3, [r7, #0]
 80068ba:	695b      	ldr	r3, [r3, #20]
 80068bc:	011b      	lsls	r3, r3, #4
 80068be:	4313      	orrs	r3, r2
 80068c0:	68fa      	ldr	r2, [r7, #12]
 80068c2:	4313      	orrs	r3, r2
 80068c4:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	681b      	ldr	r3, [r3, #0]
 80068ca:	697a      	ldr	r2, [r7, #20]
 80068cc:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	681b      	ldr	r3, [r3, #0]
 80068d2:	693a      	ldr	r2, [r7, #16]
 80068d4:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	681b      	ldr	r3, [r3, #0]
 80068da:	68fa      	ldr	r2, [r7, #12]
 80068dc:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	2201      	movs	r2, #1
 80068e2:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	2201      	movs	r2, #1
 80068ea:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	2201      	movs	r2, #1
 80068f2:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	2201      	movs	r2, #1
 80068fa:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	2201      	movs	r2, #1
 8006902:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	2201      	movs	r2, #1
 800690a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800690e:	2300      	movs	r3, #0
}
 8006910:	4618      	mov	r0, r3
 8006912:	3718      	adds	r7, #24
 8006914:	46bd      	mov	sp, r7
 8006916:	bd80      	pop	{r7, pc}

08006918 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006918:	b580      	push	{r7, lr}
 800691a:	b084      	sub	sp, #16
 800691c:	af00      	add	r7, sp, #0
 800691e:	6078      	str	r0, [r7, #4]
 8006920:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006928:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8006930:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006938:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006940:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8006942:	683b      	ldr	r3, [r7, #0]
 8006944:	2b00      	cmp	r3, #0
 8006946:	d110      	bne.n	800696a <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8006948:	7bfb      	ldrb	r3, [r7, #15]
 800694a:	2b01      	cmp	r3, #1
 800694c:	d102      	bne.n	8006954 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 800694e:	7b7b      	ldrb	r3, [r7, #13]
 8006950:	2b01      	cmp	r3, #1
 8006952:	d001      	beq.n	8006958 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8006954:	2301      	movs	r3, #1
 8006956:	e069      	b.n	8006a2c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	2202      	movs	r2, #2
 800695c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	2202      	movs	r2, #2
 8006964:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006968:	e031      	b.n	80069ce <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 800696a:	683b      	ldr	r3, [r7, #0]
 800696c:	2b04      	cmp	r3, #4
 800696e:	d110      	bne.n	8006992 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8006970:	7bbb      	ldrb	r3, [r7, #14]
 8006972:	2b01      	cmp	r3, #1
 8006974:	d102      	bne.n	800697c <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8006976:	7b3b      	ldrb	r3, [r7, #12]
 8006978:	2b01      	cmp	r3, #1
 800697a:	d001      	beq.n	8006980 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 800697c:	2301      	movs	r3, #1
 800697e:	e055      	b.n	8006a2c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	2202      	movs	r2, #2
 8006984:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	2202      	movs	r2, #2
 800698c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006990:	e01d      	b.n	80069ce <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8006992:	7bfb      	ldrb	r3, [r7, #15]
 8006994:	2b01      	cmp	r3, #1
 8006996:	d108      	bne.n	80069aa <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8006998:	7bbb      	ldrb	r3, [r7, #14]
 800699a:	2b01      	cmp	r3, #1
 800699c:	d105      	bne.n	80069aa <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800699e:	7b7b      	ldrb	r3, [r7, #13]
 80069a0:	2b01      	cmp	r3, #1
 80069a2:	d102      	bne.n	80069aa <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80069a4:	7b3b      	ldrb	r3, [r7, #12]
 80069a6:	2b01      	cmp	r3, #1
 80069a8:	d001      	beq.n	80069ae <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 80069aa:	2301      	movs	r3, #1
 80069ac:	e03e      	b.n	8006a2c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	2202      	movs	r2, #2
 80069b2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	2202      	movs	r2, #2
 80069ba:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	2202      	movs	r2, #2
 80069c2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	2202      	movs	r2, #2
 80069ca:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 80069ce:	683b      	ldr	r3, [r7, #0]
 80069d0:	2b00      	cmp	r3, #0
 80069d2:	d003      	beq.n	80069dc <HAL_TIM_Encoder_Start+0xc4>
 80069d4:	683b      	ldr	r3, [r7, #0]
 80069d6:	2b04      	cmp	r3, #4
 80069d8:	d008      	beq.n	80069ec <HAL_TIM_Encoder_Start+0xd4>
 80069da:	e00f      	b.n	80069fc <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	681b      	ldr	r3, [r3, #0]
 80069e0:	2201      	movs	r2, #1
 80069e2:	2100      	movs	r1, #0
 80069e4:	4618      	mov	r0, r3
 80069e6:	f001 f865 	bl	8007ab4 <TIM_CCxChannelCmd>
      break;
 80069ea:	e016      	b.n	8006a1a <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	681b      	ldr	r3, [r3, #0]
 80069f0:	2201      	movs	r2, #1
 80069f2:	2104      	movs	r1, #4
 80069f4:	4618      	mov	r0, r3
 80069f6:	f001 f85d 	bl	8007ab4 <TIM_CCxChannelCmd>
      break;
 80069fa:	e00e      	b.n	8006a1a <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	681b      	ldr	r3, [r3, #0]
 8006a00:	2201      	movs	r2, #1
 8006a02:	2100      	movs	r1, #0
 8006a04:	4618      	mov	r0, r3
 8006a06:	f001 f855 	bl	8007ab4 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	681b      	ldr	r3, [r3, #0]
 8006a0e:	2201      	movs	r2, #1
 8006a10:	2104      	movs	r1, #4
 8006a12:	4618      	mov	r0, r3
 8006a14:	f001 f84e 	bl	8007ab4 <TIM_CCxChannelCmd>
      break;
 8006a18:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	681b      	ldr	r3, [r3, #0]
 8006a1e:	681a      	ldr	r2, [r3, #0]
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	681b      	ldr	r3, [r3, #0]
 8006a24:	f042 0201 	orr.w	r2, r2, #1
 8006a28:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8006a2a:	2300      	movs	r3, #0
}
 8006a2c:	4618      	mov	r0, r3
 8006a2e:	3710      	adds	r7, #16
 8006a30:	46bd      	mov	sp, r7
 8006a32:	bd80      	pop	{r7, pc}

08006a34 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006a34:	b580      	push	{r7, lr}
 8006a36:	b082      	sub	sp, #8
 8006a38:	af00      	add	r7, sp, #0
 8006a3a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	681b      	ldr	r3, [r3, #0]
 8006a40:	691b      	ldr	r3, [r3, #16]
 8006a42:	f003 0302 	and.w	r3, r3, #2
 8006a46:	2b02      	cmp	r3, #2
 8006a48:	d122      	bne.n	8006a90 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	681b      	ldr	r3, [r3, #0]
 8006a4e:	68db      	ldr	r3, [r3, #12]
 8006a50:	f003 0302 	and.w	r3, r3, #2
 8006a54:	2b02      	cmp	r3, #2
 8006a56:	d11b      	bne.n	8006a90 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	681b      	ldr	r3, [r3, #0]
 8006a5c:	f06f 0202 	mvn.w	r2, #2
 8006a60:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	2201      	movs	r2, #1
 8006a66:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	681b      	ldr	r3, [r3, #0]
 8006a6c:	699b      	ldr	r3, [r3, #24]
 8006a6e:	f003 0303 	and.w	r3, r3, #3
 8006a72:	2b00      	cmp	r3, #0
 8006a74:	d003      	beq.n	8006a7e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006a76:	6878      	ldr	r0, [r7, #4]
 8006a78:	f000 fb90 	bl	800719c <HAL_TIM_IC_CaptureCallback>
 8006a7c:	e005      	b.n	8006a8a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006a7e:	6878      	ldr	r0, [r7, #4]
 8006a80:	f000 fb82 	bl	8007188 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006a84:	6878      	ldr	r0, [r7, #4]
 8006a86:	f000 fb93 	bl	80071b0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	2200      	movs	r2, #0
 8006a8e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	681b      	ldr	r3, [r3, #0]
 8006a94:	691b      	ldr	r3, [r3, #16]
 8006a96:	f003 0304 	and.w	r3, r3, #4
 8006a9a:	2b04      	cmp	r3, #4
 8006a9c:	d122      	bne.n	8006ae4 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	681b      	ldr	r3, [r3, #0]
 8006aa2:	68db      	ldr	r3, [r3, #12]
 8006aa4:	f003 0304 	and.w	r3, r3, #4
 8006aa8:	2b04      	cmp	r3, #4
 8006aaa:	d11b      	bne.n	8006ae4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	681b      	ldr	r3, [r3, #0]
 8006ab0:	f06f 0204 	mvn.w	r2, #4
 8006ab4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	2202      	movs	r2, #2
 8006aba:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	681b      	ldr	r3, [r3, #0]
 8006ac0:	699b      	ldr	r3, [r3, #24]
 8006ac2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006ac6:	2b00      	cmp	r3, #0
 8006ac8:	d003      	beq.n	8006ad2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006aca:	6878      	ldr	r0, [r7, #4]
 8006acc:	f000 fb66 	bl	800719c <HAL_TIM_IC_CaptureCallback>
 8006ad0:	e005      	b.n	8006ade <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006ad2:	6878      	ldr	r0, [r7, #4]
 8006ad4:	f000 fb58 	bl	8007188 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006ad8:	6878      	ldr	r0, [r7, #4]
 8006ada:	f000 fb69 	bl	80071b0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	2200      	movs	r2, #0
 8006ae2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	681b      	ldr	r3, [r3, #0]
 8006ae8:	691b      	ldr	r3, [r3, #16]
 8006aea:	f003 0308 	and.w	r3, r3, #8
 8006aee:	2b08      	cmp	r3, #8
 8006af0:	d122      	bne.n	8006b38 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	681b      	ldr	r3, [r3, #0]
 8006af6:	68db      	ldr	r3, [r3, #12]
 8006af8:	f003 0308 	and.w	r3, r3, #8
 8006afc:	2b08      	cmp	r3, #8
 8006afe:	d11b      	bne.n	8006b38 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	681b      	ldr	r3, [r3, #0]
 8006b04:	f06f 0208 	mvn.w	r2, #8
 8006b08:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	2204      	movs	r2, #4
 8006b0e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	681b      	ldr	r3, [r3, #0]
 8006b14:	69db      	ldr	r3, [r3, #28]
 8006b16:	f003 0303 	and.w	r3, r3, #3
 8006b1a:	2b00      	cmp	r3, #0
 8006b1c:	d003      	beq.n	8006b26 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006b1e:	6878      	ldr	r0, [r7, #4]
 8006b20:	f000 fb3c 	bl	800719c <HAL_TIM_IC_CaptureCallback>
 8006b24:	e005      	b.n	8006b32 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006b26:	6878      	ldr	r0, [r7, #4]
 8006b28:	f000 fb2e 	bl	8007188 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006b2c:	6878      	ldr	r0, [r7, #4]
 8006b2e:	f000 fb3f 	bl	80071b0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	2200      	movs	r2, #0
 8006b36:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	681b      	ldr	r3, [r3, #0]
 8006b3c:	691b      	ldr	r3, [r3, #16]
 8006b3e:	f003 0310 	and.w	r3, r3, #16
 8006b42:	2b10      	cmp	r3, #16
 8006b44:	d122      	bne.n	8006b8c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	681b      	ldr	r3, [r3, #0]
 8006b4a:	68db      	ldr	r3, [r3, #12]
 8006b4c:	f003 0310 	and.w	r3, r3, #16
 8006b50:	2b10      	cmp	r3, #16
 8006b52:	d11b      	bne.n	8006b8c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	681b      	ldr	r3, [r3, #0]
 8006b58:	f06f 0210 	mvn.w	r2, #16
 8006b5c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	2208      	movs	r2, #8
 8006b62:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	681b      	ldr	r3, [r3, #0]
 8006b68:	69db      	ldr	r3, [r3, #28]
 8006b6a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006b6e:	2b00      	cmp	r3, #0
 8006b70:	d003      	beq.n	8006b7a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006b72:	6878      	ldr	r0, [r7, #4]
 8006b74:	f000 fb12 	bl	800719c <HAL_TIM_IC_CaptureCallback>
 8006b78:	e005      	b.n	8006b86 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006b7a:	6878      	ldr	r0, [r7, #4]
 8006b7c:	f000 fb04 	bl	8007188 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006b80:	6878      	ldr	r0, [r7, #4]
 8006b82:	f000 fb15 	bl	80071b0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	2200      	movs	r2, #0
 8006b8a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	681b      	ldr	r3, [r3, #0]
 8006b90:	691b      	ldr	r3, [r3, #16]
 8006b92:	f003 0301 	and.w	r3, r3, #1
 8006b96:	2b01      	cmp	r3, #1
 8006b98:	d10e      	bne.n	8006bb8 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	681b      	ldr	r3, [r3, #0]
 8006b9e:	68db      	ldr	r3, [r3, #12]
 8006ba0:	f003 0301 	and.w	r3, r3, #1
 8006ba4:	2b01      	cmp	r3, #1
 8006ba6:	d107      	bne.n	8006bb8 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	681b      	ldr	r3, [r3, #0]
 8006bac:	f06f 0201 	mvn.w	r2, #1
 8006bb0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006bb2:	6878      	ldr	r0, [r7, #4]
 8006bb4:	f7fa fd8e 	bl	80016d4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	681b      	ldr	r3, [r3, #0]
 8006bbc:	691b      	ldr	r3, [r3, #16]
 8006bbe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006bc2:	2b80      	cmp	r3, #128	; 0x80
 8006bc4:	d10e      	bne.n	8006be4 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	681b      	ldr	r3, [r3, #0]
 8006bca:	68db      	ldr	r3, [r3, #12]
 8006bcc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006bd0:	2b80      	cmp	r3, #128	; 0x80
 8006bd2:	d107      	bne.n	8006be4 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	681b      	ldr	r3, [r3, #0]
 8006bd8:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8006bdc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006bde:	6878      	ldr	r0, [r7, #4]
 8006be0:	f001 f9a2 	bl	8007f28 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	681b      	ldr	r3, [r3, #0]
 8006be8:	691b      	ldr	r3, [r3, #16]
 8006bea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006bee:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006bf2:	d10e      	bne.n	8006c12 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006bf4:	687b      	ldr	r3, [r7, #4]
 8006bf6:	681b      	ldr	r3, [r3, #0]
 8006bf8:	68db      	ldr	r3, [r3, #12]
 8006bfa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006bfe:	2b80      	cmp	r3, #128	; 0x80
 8006c00:	d107      	bne.n	8006c12 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	681b      	ldr	r3, [r3, #0]
 8006c06:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8006c0a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8006c0c:	6878      	ldr	r0, [r7, #4]
 8006c0e:	f001 f995 	bl	8007f3c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	681b      	ldr	r3, [r3, #0]
 8006c16:	691b      	ldr	r3, [r3, #16]
 8006c18:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006c1c:	2b40      	cmp	r3, #64	; 0x40
 8006c1e:	d10e      	bne.n	8006c3e <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	681b      	ldr	r3, [r3, #0]
 8006c24:	68db      	ldr	r3, [r3, #12]
 8006c26:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006c2a:	2b40      	cmp	r3, #64	; 0x40
 8006c2c:	d107      	bne.n	8006c3e <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	681b      	ldr	r3, [r3, #0]
 8006c32:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8006c36:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006c38:	6878      	ldr	r0, [r7, #4]
 8006c3a:	f000 fac3 	bl	80071c4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	681b      	ldr	r3, [r3, #0]
 8006c42:	691b      	ldr	r3, [r3, #16]
 8006c44:	f003 0320 	and.w	r3, r3, #32
 8006c48:	2b20      	cmp	r3, #32
 8006c4a:	d10e      	bne.n	8006c6a <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	681b      	ldr	r3, [r3, #0]
 8006c50:	68db      	ldr	r3, [r3, #12]
 8006c52:	f003 0320 	and.w	r3, r3, #32
 8006c56:	2b20      	cmp	r3, #32
 8006c58:	d107      	bne.n	8006c6a <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	681b      	ldr	r3, [r3, #0]
 8006c5e:	f06f 0220 	mvn.w	r2, #32
 8006c62:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006c64:	6878      	ldr	r0, [r7, #4]
 8006c66:	f001 f955 	bl	8007f14 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IDX) != RESET)
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	681b      	ldr	r3, [r3, #0]
 8006c6e:	691b      	ldr	r3, [r3, #16]
 8006c70:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006c74:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006c78:	d10f      	bne.n	8006c9a <HAL_TIM_IRQHandler+0x266>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IDX) != RESET)
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	681b      	ldr	r3, [r3, #0]
 8006c7e:	68db      	ldr	r3, [r3, #12]
 8006c80:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006c84:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006c88:	d107      	bne.n	8006c9a <HAL_TIM_IRQHandler+0x266>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IDX);
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	681b      	ldr	r3, [r3, #0]
 8006c8e:	f46f 1280 	mvn.w	r2, #1048576	; 0x100000
 8006c92:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 8006c94:	6878      	ldr	r0, [r7, #4]
 8006c96:	f001 f95b 	bl	8007f50 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_DIR) != RESET)
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	681b      	ldr	r3, [r3, #0]
 8006c9e:	691b      	ldr	r3, [r3, #16]
 8006ca0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006ca4:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8006ca8:	d10f      	bne.n	8006cca <HAL_TIM_IRQHandler+0x296>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_DIR) != RESET)
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	681b      	ldr	r3, [r3, #0]
 8006cae:	68db      	ldr	r3, [r3, #12]
 8006cb0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006cb4:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8006cb8:	d107      	bne.n	8006cca <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_DIR);
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	681b      	ldr	r3, [r3, #0]
 8006cbe:	f46f 1200 	mvn.w	r2, #2097152	; 0x200000
 8006cc2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 8006cc4:	6878      	ldr	r0, [r7, #4]
 8006cc6:	f001 f94d 	bl	8007f64 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IERR) != RESET)
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	681b      	ldr	r3, [r3, #0]
 8006cce:	691b      	ldr	r3, [r3, #16]
 8006cd0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006cd4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006cd8:	d10f      	bne.n	8006cfa <HAL_TIM_IRQHandler+0x2c6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IERR) != RESET)
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	681b      	ldr	r3, [r3, #0]
 8006cde:	68db      	ldr	r3, [r3, #12]
 8006ce0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006ce4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006ce8:	d107      	bne.n	8006cfa <HAL_TIM_IRQHandler+0x2c6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IERR);
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	681b      	ldr	r3, [r3, #0]
 8006cee:	f46f 0280 	mvn.w	r2, #4194304	; 0x400000
 8006cf2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 8006cf4:	6878      	ldr	r0, [r7, #4]
 8006cf6:	f001 f93f 	bl	8007f78 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TERR) != RESET)
 8006cfa:	687b      	ldr	r3, [r7, #4]
 8006cfc:	681b      	ldr	r3, [r3, #0]
 8006cfe:	691b      	ldr	r3, [r3, #16]
 8006d00:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8006d04:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8006d08:	d10f      	bne.n	8006d2a <HAL_TIM_IRQHandler+0x2f6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TERR) != RESET)
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	681b      	ldr	r3, [r3, #0]
 8006d0e:	68db      	ldr	r3, [r3, #12]
 8006d10:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8006d14:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8006d18:	d107      	bne.n	8006d2a <HAL_TIM_IRQHandler+0x2f6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_TERR);
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	681b      	ldr	r3, [r3, #0]
 8006d1e:	f46f 0200 	mvn.w	r2, #8388608	; 0x800000
 8006d22:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 8006d24:	6878      	ldr	r0, [r7, #4]
 8006d26:	f001 f931 	bl	8007f8c <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006d2a:	bf00      	nop
 8006d2c:	3708      	adds	r7, #8
 8006d2e:	46bd      	mov	sp, r7
 8006d30:	bd80      	pop	{r7, pc}
	...

08006d34 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006d34:	b580      	push	{r7, lr}
 8006d36:	b086      	sub	sp, #24
 8006d38:	af00      	add	r7, sp, #0
 8006d3a:	60f8      	str	r0, [r7, #12]
 8006d3c:	60b9      	str	r1, [r7, #8]
 8006d3e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006d40:	2300      	movs	r3, #0
 8006d42:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006d44:	68fb      	ldr	r3, [r7, #12]
 8006d46:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006d4a:	2b01      	cmp	r3, #1
 8006d4c:	d101      	bne.n	8006d52 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8006d4e:	2302      	movs	r3, #2
 8006d50:	e0ff      	b.n	8006f52 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8006d52:	68fb      	ldr	r3, [r7, #12]
 8006d54:	2201      	movs	r2, #1
 8006d56:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	2b14      	cmp	r3, #20
 8006d5e:	f200 80f0 	bhi.w	8006f42 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8006d62:	a201      	add	r2, pc, #4	; (adr r2, 8006d68 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8006d64:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006d68:	08006dbd 	.word	0x08006dbd
 8006d6c:	08006f43 	.word	0x08006f43
 8006d70:	08006f43 	.word	0x08006f43
 8006d74:	08006f43 	.word	0x08006f43
 8006d78:	08006dfd 	.word	0x08006dfd
 8006d7c:	08006f43 	.word	0x08006f43
 8006d80:	08006f43 	.word	0x08006f43
 8006d84:	08006f43 	.word	0x08006f43
 8006d88:	08006e3f 	.word	0x08006e3f
 8006d8c:	08006f43 	.word	0x08006f43
 8006d90:	08006f43 	.word	0x08006f43
 8006d94:	08006f43 	.word	0x08006f43
 8006d98:	08006e7f 	.word	0x08006e7f
 8006d9c:	08006f43 	.word	0x08006f43
 8006da0:	08006f43 	.word	0x08006f43
 8006da4:	08006f43 	.word	0x08006f43
 8006da8:	08006ec1 	.word	0x08006ec1
 8006dac:	08006f43 	.word	0x08006f43
 8006db0:	08006f43 	.word	0x08006f43
 8006db4:	08006f43 	.word	0x08006f43
 8006db8:	08006f01 	.word	0x08006f01
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006dbc:	68fb      	ldr	r3, [r7, #12]
 8006dbe:	681b      	ldr	r3, [r3, #0]
 8006dc0:	68b9      	ldr	r1, [r7, #8]
 8006dc2:	4618      	mov	r0, r3
 8006dc4:	f000 fab0 	bl	8007328 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006dc8:	68fb      	ldr	r3, [r7, #12]
 8006dca:	681b      	ldr	r3, [r3, #0]
 8006dcc:	699a      	ldr	r2, [r3, #24]
 8006dce:	68fb      	ldr	r3, [r7, #12]
 8006dd0:	681b      	ldr	r3, [r3, #0]
 8006dd2:	f042 0208 	orr.w	r2, r2, #8
 8006dd6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006dd8:	68fb      	ldr	r3, [r7, #12]
 8006dda:	681b      	ldr	r3, [r3, #0]
 8006ddc:	699a      	ldr	r2, [r3, #24]
 8006dde:	68fb      	ldr	r3, [r7, #12]
 8006de0:	681b      	ldr	r3, [r3, #0]
 8006de2:	f022 0204 	bic.w	r2, r2, #4
 8006de6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006de8:	68fb      	ldr	r3, [r7, #12]
 8006dea:	681b      	ldr	r3, [r3, #0]
 8006dec:	6999      	ldr	r1, [r3, #24]
 8006dee:	68bb      	ldr	r3, [r7, #8]
 8006df0:	691a      	ldr	r2, [r3, #16]
 8006df2:	68fb      	ldr	r3, [r7, #12]
 8006df4:	681b      	ldr	r3, [r3, #0]
 8006df6:	430a      	orrs	r2, r1
 8006df8:	619a      	str	r2, [r3, #24]
      break;
 8006dfa:	e0a5      	b.n	8006f48 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006dfc:	68fb      	ldr	r3, [r7, #12]
 8006dfe:	681b      	ldr	r3, [r3, #0]
 8006e00:	68b9      	ldr	r1, [r7, #8]
 8006e02:	4618      	mov	r0, r3
 8006e04:	f000 fb2a 	bl	800745c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006e08:	68fb      	ldr	r3, [r7, #12]
 8006e0a:	681b      	ldr	r3, [r3, #0]
 8006e0c:	699a      	ldr	r2, [r3, #24]
 8006e0e:	68fb      	ldr	r3, [r7, #12]
 8006e10:	681b      	ldr	r3, [r3, #0]
 8006e12:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006e16:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006e18:	68fb      	ldr	r3, [r7, #12]
 8006e1a:	681b      	ldr	r3, [r3, #0]
 8006e1c:	699a      	ldr	r2, [r3, #24]
 8006e1e:	68fb      	ldr	r3, [r7, #12]
 8006e20:	681b      	ldr	r3, [r3, #0]
 8006e22:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006e26:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006e28:	68fb      	ldr	r3, [r7, #12]
 8006e2a:	681b      	ldr	r3, [r3, #0]
 8006e2c:	6999      	ldr	r1, [r3, #24]
 8006e2e:	68bb      	ldr	r3, [r7, #8]
 8006e30:	691b      	ldr	r3, [r3, #16]
 8006e32:	021a      	lsls	r2, r3, #8
 8006e34:	68fb      	ldr	r3, [r7, #12]
 8006e36:	681b      	ldr	r3, [r3, #0]
 8006e38:	430a      	orrs	r2, r1
 8006e3a:	619a      	str	r2, [r3, #24]
      break;
 8006e3c:	e084      	b.n	8006f48 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006e3e:	68fb      	ldr	r3, [r7, #12]
 8006e40:	681b      	ldr	r3, [r3, #0]
 8006e42:	68b9      	ldr	r1, [r7, #8]
 8006e44:	4618      	mov	r0, r3
 8006e46:	f000 fb9d 	bl	8007584 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006e4a:	68fb      	ldr	r3, [r7, #12]
 8006e4c:	681b      	ldr	r3, [r3, #0]
 8006e4e:	69da      	ldr	r2, [r3, #28]
 8006e50:	68fb      	ldr	r3, [r7, #12]
 8006e52:	681b      	ldr	r3, [r3, #0]
 8006e54:	f042 0208 	orr.w	r2, r2, #8
 8006e58:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8006e5a:	68fb      	ldr	r3, [r7, #12]
 8006e5c:	681b      	ldr	r3, [r3, #0]
 8006e5e:	69da      	ldr	r2, [r3, #28]
 8006e60:	68fb      	ldr	r3, [r7, #12]
 8006e62:	681b      	ldr	r3, [r3, #0]
 8006e64:	f022 0204 	bic.w	r2, r2, #4
 8006e68:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006e6a:	68fb      	ldr	r3, [r7, #12]
 8006e6c:	681b      	ldr	r3, [r3, #0]
 8006e6e:	69d9      	ldr	r1, [r3, #28]
 8006e70:	68bb      	ldr	r3, [r7, #8]
 8006e72:	691a      	ldr	r2, [r3, #16]
 8006e74:	68fb      	ldr	r3, [r7, #12]
 8006e76:	681b      	ldr	r3, [r3, #0]
 8006e78:	430a      	orrs	r2, r1
 8006e7a:	61da      	str	r2, [r3, #28]
      break;
 8006e7c:	e064      	b.n	8006f48 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006e7e:	68fb      	ldr	r3, [r7, #12]
 8006e80:	681b      	ldr	r3, [r3, #0]
 8006e82:	68b9      	ldr	r1, [r7, #8]
 8006e84:	4618      	mov	r0, r3
 8006e86:	f000 fc0f 	bl	80076a8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006e8a:	68fb      	ldr	r3, [r7, #12]
 8006e8c:	681b      	ldr	r3, [r3, #0]
 8006e8e:	69da      	ldr	r2, [r3, #28]
 8006e90:	68fb      	ldr	r3, [r7, #12]
 8006e92:	681b      	ldr	r3, [r3, #0]
 8006e94:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006e98:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006e9a:	68fb      	ldr	r3, [r7, #12]
 8006e9c:	681b      	ldr	r3, [r3, #0]
 8006e9e:	69da      	ldr	r2, [r3, #28]
 8006ea0:	68fb      	ldr	r3, [r7, #12]
 8006ea2:	681b      	ldr	r3, [r3, #0]
 8006ea4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006ea8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006eaa:	68fb      	ldr	r3, [r7, #12]
 8006eac:	681b      	ldr	r3, [r3, #0]
 8006eae:	69d9      	ldr	r1, [r3, #28]
 8006eb0:	68bb      	ldr	r3, [r7, #8]
 8006eb2:	691b      	ldr	r3, [r3, #16]
 8006eb4:	021a      	lsls	r2, r3, #8
 8006eb6:	68fb      	ldr	r3, [r7, #12]
 8006eb8:	681b      	ldr	r3, [r3, #0]
 8006eba:	430a      	orrs	r2, r1
 8006ebc:	61da      	str	r2, [r3, #28]
      break;
 8006ebe:	e043      	b.n	8006f48 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8006ec0:	68fb      	ldr	r3, [r7, #12]
 8006ec2:	681b      	ldr	r3, [r3, #0]
 8006ec4:	68b9      	ldr	r1, [r7, #8]
 8006ec6:	4618      	mov	r0, r3
 8006ec8:	f000 fc82 	bl	80077d0 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8006ecc:	68fb      	ldr	r3, [r7, #12]
 8006ece:	681b      	ldr	r3, [r3, #0]
 8006ed0:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8006ed2:	68fb      	ldr	r3, [r7, #12]
 8006ed4:	681b      	ldr	r3, [r3, #0]
 8006ed6:	f042 0208 	orr.w	r2, r2, #8
 8006eda:	651a      	str	r2, [r3, #80]	; 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8006edc:	68fb      	ldr	r3, [r7, #12]
 8006ede:	681b      	ldr	r3, [r3, #0]
 8006ee0:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8006ee2:	68fb      	ldr	r3, [r7, #12]
 8006ee4:	681b      	ldr	r3, [r3, #0]
 8006ee6:	f022 0204 	bic.w	r2, r2, #4
 8006eea:	651a      	str	r2, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8006eec:	68fb      	ldr	r3, [r7, #12]
 8006eee:	681b      	ldr	r3, [r3, #0]
 8006ef0:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8006ef2:	68bb      	ldr	r3, [r7, #8]
 8006ef4:	691a      	ldr	r2, [r3, #16]
 8006ef6:	68fb      	ldr	r3, [r7, #12]
 8006ef8:	681b      	ldr	r3, [r3, #0]
 8006efa:	430a      	orrs	r2, r1
 8006efc:	651a      	str	r2, [r3, #80]	; 0x50
      break;
 8006efe:	e023      	b.n	8006f48 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8006f00:	68fb      	ldr	r3, [r7, #12]
 8006f02:	681b      	ldr	r3, [r3, #0]
 8006f04:	68b9      	ldr	r1, [r7, #8]
 8006f06:	4618      	mov	r0, r3
 8006f08:	f000 fccc 	bl	80078a4 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8006f0c:	68fb      	ldr	r3, [r7, #12]
 8006f0e:	681b      	ldr	r3, [r3, #0]
 8006f10:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8006f12:	68fb      	ldr	r3, [r7, #12]
 8006f14:	681b      	ldr	r3, [r3, #0]
 8006f16:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006f1a:	651a      	str	r2, [r3, #80]	; 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8006f1c:	68fb      	ldr	r3, [r7, #12]
 8006f1e:	681b      	ldr	r3, [r3, #0]
 8006f20:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8006f22:	68fb      	ldr	r3, [r7, #12]
 8006f24:	681b      	ldr	r3, [r3, #0]
 8006f26:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006f2a:	651a      	str	r2, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8006f2c:	68fb      	ldr	r3, [r7, #12]
 8006f2e:	681b      	ldr	r3, [r3, #0]
 8006f30:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8006f32:	68bb      	ldr	r3, [r7, #8]
 8006f34:	691b      	ldr	r3, [r3, #16]
 8006f36:	021a      	lsls	r2, r3, #8
 8006f38:	68fb      	ldr	r3, [r7, #12]
 8006f3a:	681b      	ldr	r3, [r3, #0]
 8006f3c:	430a      	orrs	r2, r1
 8006f3e:	651a      	str	r2, [r3, #80]	; 0x50
      break;
 8006f40:	e002      	b.n	8006f48 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8006f42:	2301      	movs	r3, #1
 8006f44:	75fb      	strb	r3, [r7, #23]
      break;
 8006f46:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8006f48:	68fb      	ldr	r3, [r7, #12]
 8006f4a:	2200      	movs	r2, #0
 8006f4c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8006f50:	7dfb      	ldrb	r3, [r7, #23]
}
 8006f52:	4618      	mov	r0, r3
 8006f54:	3718      	adds	r7, #24
 8006f56:	46bd      	mov	sp, r7
 8006f58:	bd80      	pop	{r7, pc}
 8006f5a:	bf00      	nop

08006f5c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006f5c:	b580      	push	{r7, lr}
 8006f5e:	b084      	sub	sp, #16
 8006f60:	af00      	add	r7, sp, #0
 8006f62:	6078      	str	r0, [r7, #4]
 8006f64:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006f66:	2300      	movs	r3, #0
 8006f68:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006f70:	2b01      	cmp	r3, #1
 8006f72:	d101      	bne.n	8006f78 <HAL_TIM_ConfigClockSource+0x1c>
 8006f74:	2302      	movs	r3, #2
 8006f76:	e0f6      	b.n	8007166 <HAL_TIM_ConfigClockSource+0x20a>
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	2201      	movs	r2, #1
 8006f7c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	2202      	movs	r2, #2
 8006f84:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	681b      	ldr	r3, [r3, #0]
 8006f8c:	689b      	ldr	r3, [r3, #8]
 8006f8e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006f90:	68bb      	ldr	r3, [r7, #8]
 8006f92:	f423 1344 	bic.w	r3, r3, #3211264	; 0x310000
 8006f96:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8006f9a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006f9c:	68bb      	ldr	r3, [r7, #8]
 8006f9e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006fa2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	681b      	ldr	r3, [r3, #0]
 8006fa8:	68ba      	ldr	r2, [r7, #8]
 8006faa:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006fac:	683b      	ldr	r3, [r7, #0]
 8006fae:	681b      	ldr	r3, [r3, #0]
 8006fb0:	4a6f      	ldr	r2, [pc, #444]	; (8007170 <HAL_TIM_ConfigClockSource+0x214>)
 8006fb2:	4293      	cmp	r3, r2
 8006fb4:	f000 80c1 	beq.w	800713a <HAL_TIM_ConfigClockSource+0x1de>
 8006fb8:	4a6d      	ldr	r2, [pc, #436]	; (8007170 <HAL_TIM_ConfigClockSource+0x214>)
 8006fba:	4293      	cmp	r3, r2
 8006fbc:	f200 80c6 	bhi.w	800714c <HAL_TIM_ConfigClockSource+0x1f0>
 8006fc0:	4a6c      	ldr	r2, [pc, #432]	; (8007174 <HAL_TIM_ConfigClockSource+0x218>)
 8006fc2:	4293      	cmp	r3, r2
 8006fc4:	f000 80b9 	beq.w	800713a <HAL_TIM_ConfigClockSource+0x1de>
 8006fc8:	4a6a      	ldr	r2, [pc, #424]	; (8007174 <HAL_TIM_ConfigClockSource+0x218>)
 8006fca:	4293      	cmp	r3, r2
 8006fcc:	f200 80be 	bhi.w	800714c <HAL_TIM_ConfigClockSource+0x1f0>
 8006fd0:	4a69      	ldr	r2, [pc, #420]	; (8007178 <HAL_TIM_ConfigClockSource+0x21c>)
 8006fd2:	4293      	cmp	r3, r2
 8006fd4:	f000 80b1 	beq.w	800713a <HAL_TIM_ConfigClockSource+0x1de>
 8006fd8:	4a67      	ldr	r2, [pc, #412]	; (8007178 <HAL_TIM_ConfigClockSource+0x21c>)
 8006fda:	4293      	cmp	r3, r2
 8006fdc:	f200 80b6 	bhi.w	800714c <HAL_TIM_ConfigClockSource+0x1f0>
 8006fe0:	4a66      	ldr	r2, [pc, #408]	; (800717c <HAL_TIM_ConfigClockSource+0x220>)
 8006fe2:	4293      	cmp	r3, r2
 8006fe4:	f000 80a9 	beq.w	800713a <HAL_TIM_ConfigClockSource+0x1de>
 8006fe8:	4a64      	ldr	r2, [pc, #400]	; (800717c <HAL_TIM_ConfigClockSource+0x220>)
 8006fea:	4293      	cmp	r3, r2
 8006fec:	f200 80ae 	bhi.w	800714c <HAL_TIM_ConfigClockSource+0x1f0>
 8006ff0:	4a63      	ldr	r2, [pc, #396]	; (8007180 <HAL_TIM_ConfigClockSource+0x224>)
 8006ff2:	4293      	cmp	r3, r2
 8006ff4:	f000 80a1 	beq.w	800713a <HAL_TIM_ConfigClockSource+0x1de>
 8006ff8:	4a61      	ldr	r2, [pc, #388]	; (8007180 <HAL_TIM_ConfigClockSource+0x224>)
 8006ffa:	4293      	cmp	r3, r2
 8006ffc:	f200 80a6 	bhi.w	800714c <HAL_TIM_ConfigClockSource+0x1f0>
 8007000:	4a60      	ldr	r2, [pc, #384]	; (8007184 <HAL_TIM_ConfigClockSource+0x228>)
 8007002:	4293      	cmp	r3, r2
 8007004:	f000 8099 	beq.w	800713a <HAL_TIM_ConfigClockSource+0x1de>
 8007008:	4a5e      	ldr	r2, [pc, #376]	; (8007184 <HAL_TIM_ConfigClockSource+0x228>)
 800700a:	4293      	cmp	r3, r2
 800700c:	f200 809e 	bhi.w	800714c <HAL_TIM_ConfigClockSource+0x1f0>
 8007010:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 8007014:	f000 8091 	beq.w	800713a <HAL_TIM_ConfigClockSource+0x1de>
 8007018:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 800701c:	f200 8096 	bhi.w	800714c <HAL_TIM_ConfigClockSource+0x1f0>
 8007020:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007024:	f000 8089 	beq.w	800713a <HAL_TIM_ConfigClockSource+0x1de>
 8007028:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800702c:	f200 808e 	bhi.w	800714c <HAL_TIM_ConfigClockSource+0x1f0>
 8007030:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007034:	d03e      	beq.n	80070b4 <HAL_TIM_ConfigClockSource+0x158>
 8007036:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800703a:	f200 8087 	bhi.w	800714c <HAL_TIM_ConfigClockSource+0x1f0>
 800703e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007042:	f000 8086 	beq.w	8007152 <HAL_TIM_ConfigClockSource+0x1f6>
 8007046:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800704a:	d87f      	bhi.n	800714c <HAL_TIM_ConfigClockSource+0x1f0>
 800704c:	2b70      	cmp	r3, #112	; 0x70
 800704e:	d01a      	beq.n	8007086 <HAL_TIM_ConfigClockSource+0x12a>
 8007050:	2b70      	cmp	r3, #112	; 0x70
 8007052:	d87b      	bhi.n	800714c <HAL_TIM_ConfigClockSource+0x1f0>
 8007054:	2b60      	cmp	r3, #96	; 0x60
 8007056:	d050      	beq.n	80070fa <HAL_TIM_ConfigClockSource+0x19e>
 8007058:	2b60      	cmp	r3, #96	; 0x60
 800705a:	d877      	bhi.n	800714c <HAL_TIM_ConfigClockSource+0x1f0>
 800705c:	2b50      	cmp	r3, #80	; 0x50
 800705e:	d03c      	beq.n	80070da <HAL_TIM_ConfigClockSource+0x17e>
 8007060:	2b50      	cmp	r3, #80	; 0x50
 8007062:	d873      	bhi.n	800714c <HAL_TIM_ConfigClockSource+0x1f0>
 8007064:	2b40      	cmp	r3, #64	; 0x40
 8007066:	d058      	beq.n	800711a <HAL_TIM_ConfigClockSource+0x1be>
 8007068:	2b40      	cmp	r3, #64	; 0x40
 800706a:	d86f      	bhi.n	800714c <HAL_TIM_ConfigClockSource+0x1f0>
 800706c:	2b30      	cmp	r3, #48	; 0x30
 800706e:	d064      	beq.n	800713a <HAL_TIM_ConfigClockSource+0x1de>
 8007070:	2b30      	cmp	r3, #48	; 0x30
 8007072:	d86b      	bhi.n	800714c <HAL_TIM_ConfigClockSource+0x1f0>
 8007074:	2b20      	cmp	r3, #32
 8007076:	d060      	beq.n	800713a <HAL_TIM_ConfigClockSource+0x1de>
 8007078:	2b20      	cmp	r3, #32
 800707a:	d867      	bhi.n	800714c <HAL_TIM_ConfigClockSource+0x1f0>
 800707c:	2b00      	cmp	r3, #0
 800707e:	d05c      	beq.n	800713a <HAL_TIM_ConfigClockSource+0x1de>
 8007080:	2b10      	cmp	r3, #16
 8007082:	d05a      	beq.n	800713a <HAL_TIM_ConfigClockSource+0x1de>
 8007084:	e062      	b.n	800714c <HAL_TIM_ConfigClockSource+0x1f0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	6818      	ldr	r0, [r3, #0]
 800708a:	683b      	ldr	r3, [r7, #0]
 800708c:	6899      	ldr	r1, [r3, #8]
 800708e:	683b      	ldr	r3, [r7, #0]
 8007090:	685a      	ldr	r2, [r3, #4]
 8007092:	683b      	ldr	r3, [r7, #0]
 8007094:	68db      	ldr	r3, [r3, #12]
 8007096:	f000 fced 	bl	8007a74 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	681b      	ldr	r3, [r3, #0]
 800709e:	689b      	ldr	r3, [r3, #8]
 80070a0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80070a2:	68bb      	ldr	r3, [r7, #8]
 80070a4:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80070a8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	681b      	ldr	r3, [r3, #0]
 80070ae:	68ba      	ldr	r2, [r7, #8]
 80070b0:	609a      	str	r2, [r3, #8]
      break;
 80070b2:	e04f      	b.n	8007154 <HAL_TIM_ConfigClockSource+0x1f8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	6818      	ldr	r0, [r3, #0]
 80070b8:	683b      	ldr	r3, [r7, #0]
 80070ba:	6899      	ldr	r1, [r3, #8]
 80070bc:	683b      	ldr	r3, [r7, #0]
 80070be:	685a      	ldr	r2, [r3, #4]
 80070c0:	683b      	ldr	r3, [r7, #0]
 80070c2:	68db      	ldr	r3, [r3, #12]
 80070c4:	f000 fcd6 	bl	8007a74 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	681b      	ldr	r3, [r3, #0]
 80070cc:	689a      	ldr	r2, [r3, #8]
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	681b      	ldr	r3, [r3, #0]
 80070d2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80070d6:	609a      	str	r2, [r3, #8]
      break;
 80070d8:	e03c      	b.n	8007154 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	6818      	ldr	r0, [r3, #0]
 80070de:	683b      	ldr	r3, [r7, #0]
 80070e0:	6859      	ldr	r1, [r3, #4]
 80070e2:	683b      	ldr	r3, [r7, #0]
 80070e4:	68db      	ldr	r3, [r3, #12]
 80070e6:	461a      	mov	r2, r3
 80070e8:	f000 fc48 	bl	800797c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	681b      	ldr	r3, [r3, #0]
 80070f0:	2150      	movs	r1, #80	; 0x50
 80070f2:	4618      	mov	r0, r3
 80070f4:	f000 fca1 	bl	8007a3a <TIM_ITRx_SetConfig>
      break;
 80070f8:	e02c      	b.n	8007154 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	6818      	ldr	r0, [r3, #0]
 80070fe:	683b      	ldr	r3, [r7, #0]
 8007100:	6859      	ldr	r1, [r3, #4]
 8007102:	683b      	ldr	r3, [r7, #0]
 8007104:	68db      	ldr	r3, [r3, #12]
 8007106:	461a      	mov	r2, r3
 8007108:	f000 fc67 	bl	80079da <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	681b      	ldr	r3, [r3, #0]
 8007110:	2160      	movs	r1, #96	; 0x60
 8007112:	4618      	mov	r0, r3
 8007114:	f000 fc91 	bl	8007a3a <TIM_ITRx_SetConfig>
      break;
 8007118:	e01c      	b.n	8007154 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	6818      	ldr	r0, [r3, #0]
 800711e:	683b      	ldr	r3, [r7, #0]
 8007120:	6859      	ldr	r1, [r3, #4]
 8007122:	683b      	ldr	r3, [r7, #0]
 8007124:	68db      	ldr	r3, [r3, #12]
 8007126:	461a      	mov	r2, r3
 8007128:	f000 fc28 	bl	800797c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	681b      	ldr	r3, [r3, #0]
 8007130:	2140      	movs	r1, #64	; 0x40
 8007132:	4618      	mov	r0, r3
 8007134:	f000 fc81 	bl	8007a3a <TIM_ITRx_SetConfig>
      break;
 8007138:	e00c      	b.n	8007154 <HAL_TIM_ConfigClockSource+0x1f8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	681a      	ldr	r2, [r3, #0]
 800713e:	683b      	ldr	r3, [r7, #0]
 8007140:	681b      	ldr	r3, [r3, #0]
 8007142:	4619      	mov	r1, r3
 8007144:	4610      	mov	r0, r2
 8007146:	f000 fc78 	bl	8007a3a <TIM_ITRx_SetConfig>
      break;
 800714a:	e003      	b.n	8007154 <HAL_TIM_ConfigClockSource+0x1f8>
    }

    default:
      status = HAL_ERROR;
 800714c:	2301      	movs	r3, #1
 800714e:	73fb      	strb	r3, [r7, #15]
      break;
 8007150:	e000      	b.n	8007154 <HAL_TIM_ConfigClockSource+0x1f8>
      break;
 8007152:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	2201      	movs	r2, #1
 8007158:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	2200      	movs	r2, #0
 8007160:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8007164:	7bfb      	ldrb	r3, [r7, #15]
}
 8007166:	4618      	mov	r0, r3
 8007168:	3710      	adds	r7, #16
 800716a:	46bd      	mov	sp, r7
 800716c:	bd80      	pop	{r7, pc}
 800716e:	bf00      	nop
 8007170:	00100070 	.word	0x00100070
 8007174:	00100060 	.word	0x00100060
 8007178:	00100050 	.word	0x00100050
 800717c:	00100040 	.word	0x00100040
 8007180:	00100030 	.word	0x00100030
 8007184:	00100020 	.word	0x00100020

08007188 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007188:	b480      	push	{r7}
 800718a:	b083      	sub	sp, #12
 800718c:	af00      	add	r7, sp, #0
 800718e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007190:	bf00      	nop
 8007192:	370c      	adds	r7, #12
 8007194:	46bd      	mov	sp, r7
 8007196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800719a:	4770      	bx	lr

0800719c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800719c:	b480      	push	{r7}
 800719e:	b083      	sub	sp, #12
 80071a0:	af00      	add	r7, sp, #0
 80071a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80071a4:	bf00      	nop
 80071a6:	370c      	adds	r7, #12
 80071a8:	46bd      	mov	sp, r7
 80071aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071ae:	4770      	bx	lr

080071b0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80071b0:	b480      	push	{r7}
 80071b2:	b083      	sub	sp, #12
 80071b4:	af00      	add	r7, sp, #0
 80071b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80071b8:	bf00      	nop
 80071ba:	370c      	adds	r7, #12
 80071bc:	46bd      	mov	sp, r7
 80071be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071c2:	4770      	bx	lr

080071c4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80071c4:	b480      	push	{r7}
 80071c6:	b083      	sub	sp, #12
 80071c8:	af00      	add	r7, sp, #0
 80071ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80071cc:	bf00      	nop
 80071ce:	370c      	adds	r7, #12
 80071d0:	46bd      	mov	sp, r7
 80071d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071d6:	4770      	bx	lr

080071d8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80071d8:	b480      	push	{r7}
 80071da:	b085      	sub	sp, #20
 80071dc:	af00      	add	r7, sp, #0
 80071de:	6078      	str	r0, [r7, #4]
 80071e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80071e2:	687b      	ldr	r3, [r7, #4]
 80071e4:	681b      	ldr	r3, [r3, #0]
 80071e6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	4a46      	ldr	r2, [pc, #280]	; (8007304 <TIM_Base_SetConfig+0x12c>)
 80071ec:	4293      	cmp	r3, r2
 80071ee:	d017      	beq.n	8007220 <TIM_Base_SetConfig+0x48>
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80071f6:	d013      	beq.n	8007220 <TIM_Base_SetConfig+0x48>
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	4a43      	ldr	r2, [pc, #268]	; (8007308 <TIM_Base_SetConfig+0x130>)
 80071fc:	4293      	cmp	r3, r2
 80071fe:	d00f      	beq.n	8007220 <TIM_Base_SetConfig+0x48>
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	4a42      	ldr	r2, [pc, #264]	; (800730c <TIM_Base_SetConfig+0x134>)
 8007204:	4293      	cmp	r3, r2
 8007206:	d00b      	beq.n	8007220 <TIM_Base_SetConfig+0x48>
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	4a41      	ldr	r2, [pc, #260]	; (8007310 <TIM_Base_SetConfig+0x138>)
 800720c:	4293      	cmp	r3, r2
 800720e:	d007      	beq.n	8007220 <TIM_Base_SetConfig+0x48>
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	4a40      	ldr	r2, [pc, #256]	; (8007314 <TIM_Base_SetConfig+0x13c>)
 8007214:	4293      	cmp	r3, r2
 8007216:	d003      	beq.n	8007220 <TIM_Base_SetConfig+0x48>
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	4a3f      	ldr	r2, [pc, #252]	; (8007318 <TIM_Base_SetConfig+0x140>)
 800721c:	4293      	cmp	r3, r2
 800721e:	d108      	bne.n	8007232 <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007220:	68fb      	ldr	r3, [r7, #12]
 8007222:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007226:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007228:	683b      	ldr	r3, [r7, #0]
 800722a:	685b      	ldr	r3, [r3, #4]
 800722c:	68fa      	ldr	r2, [r7, #12]
 800722e:	4313      	orrs	r3, r2
 8007230:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	4a33      	ldr	r2, [pc, #204]	; (8007304 <TIM_Base_SetConfig+0x12c>)
 8007236:	4293      	cmp	r3, r2
 8007238:	d023      	beq.n	8007282 <TIM_Base_SetConfig+0xaa>
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007240:	d01f      	beq.n	8007282 <TIM_Base_SetConfig+0xaa>
 8007242:	687b      	ldr	r3, [r7, #4]
 8007244:	4a30      	ldr	r2, [pc, #192]	; (8007308 <TIM_Base_SetConfig+0x130>)
 8007246:	4293      	cmp	r3, r2
 8007248:	d01b      	beq.n	8007282 <TIM_Base_SetConfig+0xaa>
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	4a2f      	ldr	r2, [pc, #188]	; (800730c <TIM_Base_SetConfig+0x134>)
 800724e:	4293      	cmp	r3, r2
 8007250:	d017      	beq.n	8007282 <TIM_Base_SetConfig+0xaa>
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	4a2e      	ldr	r2, [pc, #184]	; (8007310 <TIM_Base_SetConfig+0x138>)
 8007256:	4293      	cmp	r3, r2
 8007258:	d013      	beq.n	8007282 <TIM_Base_SetConfig+0xaa>
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	4a2d      	ldr	r2, [pc, #180]	; (8007314 <TIM_Base_SetConfig+0x13c>)
 800725e:	4293      	cmp	r3, r2
 8007260:	d00f      	beq.n	8007282 <TIM_Base_SetConfig+0xaa>
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	4a2d      	ldr	r2, [pc, #180]	; (800731c <TIM_Base_SetConfig+0x144>)
 8007266:	4293      	cmp	r3, r2
 8007268:	d00b      	beq.n	8007282 <TIM_Base_SetConfig+0xaa>
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	4a2c      	ldr	r2, [pc, #176]	; (8007320 <TIM_Base_SetConfig+0x148>)
 800726e:	4293      	cmp	r3, r2
 8007270:	d007      	beq.n	8007282 <TIM_Base_SetConfig+0xaa>
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	4a2b      	ldr	r2, [pc, #172]	; (8007324 <TIM_Base_SetConfig+0x14c>)
 8007276:	4293      	cmp	r3, r2
 8007278:	d003      	beq.n	8007282 <TIM_Base_SetConfig+0xaa>
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	4a26      	ldr	r2, [pc, #152]	; (8007318 <TIM_Base_SetConfig+0x140>)
 800727e:	4293      	cmp	r3, r2
 8007280:	d108      	bne.n	8007294 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007282:	68fb      	ldr	r3, [r7, #12]
 8007284:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007288:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800728a:	683b      	ldr	r3, [r7, #0]
 800728c:	68db      	ldr	r3, [r3, #12]
 800728e:	68fa      	ldr	r2, [r7, #12]
 8007290:	4313      	orrs	r3, r2
 8007292:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007294:	68fb      	ldr	r3, [r7, #12]
 8007296:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800729a:	683b      	ldr	r3, [r7, #0]
 800729c:	695b      	ldr	r3, [r3, #20]
 800729e:	4313      	orrs	r3, r2
 80072a0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	68fa      	ldr	r2, [r7, #12]
 80072a6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80072a8:	683b      	ldr	r3, [r7, #0]
 80072aa:	689a      	ldr	r2, [r3, #8]
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80072b0:	683b      	ldr	r3, [r7, #0]
 80072b2:	681a      	ldr	r2, [r3, #0]
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	4a12      	ldr	r2, [pc, #72]	; (8007304 <TIM_Base_SetConfig+0x12c>)
 80072bc:	4293      	cmp	r3, r2
 80072be:	d013      	beq.n	80072e8 <TIM_Base_SetConfig+0x110>
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	4a14      	ldr	r2, [pc, #80]	; (8007314 <TIM_Base_SetConfig+0x13c>)
 80072c4:	4293      	cmp	r3, r2
 80072c6:	d00f      	beq.n	80072e8 <TIM_Base_SetConfig+0x110>
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	4a14      	ldr	r2, [pc, #80]	; (800731c <TIM_Base_SetConfig+0x144>)
 80072cc:	4293      	cmp	r3, r2
 80072ce:	d00b      	beq.n	80072e8 <TIM_Base_SetConfig+0x110>
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	4a13      	ldr	r2, [pc, #76]	; (8007320 <TIM_Base_SetConfig+0x148>)
 80072d4:	4293      	cmp	r3, r2
 80072d6:	d007      	beq.n	80072e8 <TIM_Base_SetConfig+0x110>
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	4a12      	ldr	r2, [pc, #72]	; (8007324 <TIM_Base_SetConfig+0x14c>)
 80072dc:	4293      	cmp	r3, r2
 80072de:	d003      	beq.n	80072e8 <TIM_Base_SetConfig+0x110>
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	4a0d      	ldr	r2, [pc, #52]	; (8007318 <TIM_Base_SetConfig+0x140>)
 80072e4:	4293      	cmp	r3, r2
 80072e6:	d103      	bne.n	80072f0 <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80072e8:	683b      	ldr	r3, [r7, #0]
 80072ea:	691a      	ldr	r2, [r3, #16]
 80072ec:	687b      	ldr	r3, [r7, #4]
 80072ee:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	2201      	movs	r2, #1
 80072f4:	615a      	str	r2, [r3, #20]
}
 80072f6:	bf00      	nop
 80072f8:	3714      	adds	r7, #20
 80072fa:	46bd      	mov	sp, r7
 80072fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007300:	4770      	bx	lr
 8007302:	bf00      	nop
 8007304:	40012c00 	.word	0x40012c00
 8007308:	40000400 	.word	0x40000400
 800730c:	40000800 	.word	0x40000800
 8007310:	40000c00 	.word	0x40000c00
 8007314:	40013400 	.word	0x40013400
 8007318:	40015000 	.word	0x40015000
 800731c:	40014000 	.word	0x40014000
 8007320:	40014400 	.word	0x40014400
 8007324:	40014800 	.word	0x40014800

08007328 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007328:	b480      	push	{r7}
 800732a:	b087      	sub	sp, #28
 800732c:	af00      	add	r7, sp, #0
 800732e:	6078      	str	r0, [r7, #4]
 8007330:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007332:	687b      	ldr	r3, [r7, #4]
 8007334:	6a1b      	ldr	r3, [r3, #32]
 8007336:	f023 0201 	bic.w	r2, r3, #1
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	6a1b      	ldr	r3, [r3, #32]
 8007342:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007344:	687b      	ldr	r3, [r7, #4]
 8007346:	685b      	ldr	r3, [r3, #4]
 8007348:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	699b      	ldr	r3, [r3, #24]
 800734e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8007350:	68fb      	ldr	r3, [r7, #12]
 8007352:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007356:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800735a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800735c:	68fb      	ldr	r3, [r7, #12]
 800735e:	f023 0303 	bic.w	r3, r3, #3
 8007362:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007364:	683b      	ldr	r3, [r7, #0]
 8007366:	681b      	ldr	r3, [r3, #0]
 8007368:	68fa      	ldr	r2, [r7, #12]
 800736a:	4313      	orrs	r3, r2
 800736c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800736e:	697b      	ldr	r3, [r7, #20]
 8007370:	f023 0302 	bic.w	r3, r3, #2
 8007374:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8007376:	683b      	ldr	r3, [r7, #0]
 8007378:	689b      	ldr	r3, [r3, #8]
 800737a:	697a      	ldr	r2, [r7, #20]
 800737c:	4313      	orrs	r3, r2
 800737e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	4a30      	ldr	r2, [pc, #192]	; (8007444 <TIM_OC1_SetConfig+0x11c>)
 8007384:	4293      	cmp	r3, r2
 8007386:	d013      	beq.n	80073b0 <TIM_OC1_SetConfig+0x88>
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	4a2f      	ldr	r2, [pc, #188]	; (8007448 <TIM_OC1_SetConfig+0x120>)
 800738c:	4293      	cmp	r3, r2
 800738e:	d00f      	beq.n	80073b0 <TIM_OC1_SetConfig+0x88>
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	4a2e      	ldr	r2, [pc, #184]	; (800744c <TIM_OC1_SetConfig+0x124>)
 8007394:	4293      	cmp	r3, r2
 8007396:	d00b      	beq.n	80073b0 <TIM_OC1_SetConfig+0x88>
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	4a2d      	ldr	r2, [pc, #180]	; (8007450 <TIM_OC1_SetConfig+0x128>)
 800739c:	4293      	cmp	r3, r2
 800739e:	d007      	beq.n	80073b0 <TIM_OC1_SetConfig+0x88>
 80073a0:	687b      	ldr	r3, [r7, #4]
 80073a2:	4a2c      	ldr	r2, [pc, #176]	; (8007454 <TIM_OC1_SetConfig+0x12c>)
 80073a4:	4293      	cmp	r3, r2
 80073a6:	d003      	beq.n	80073b0 <TIM_OC1_SetConfig+0x88>
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	4a2b      	ldr	r2, [pc, #172]	; (8007458 <TIM_OC1_SetConfig+0x130>)
 80073ac:	4293      	cmp	r3, r2
 80073ae:	d10c      	bne.n	80073ca <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80073b0:	697b      	ldr	r3, [r7, #20]
 80073b2:	f023 0308 	bic.w	r3, r3, #8
 80073b6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80073b8:	683b      	ldr	r3, [r7, #0]
 80073ba:	68db      	ldr	r3, [r3, #12]
 80073bc:	697a      	ldr	r2, [r7, #20]
 80073be:	4313      	orrs	r3, r2
 80073c0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80073c2:	697b      	ldr	r3, [r7, #20]
 80073c4:	f023 0304 	bic.w	r3, r3, #4
 80073c8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	4a1d      	ldr	r2, [pc, #116]	; (8007444 <TIM_OC1_SetConfig+0x11c>)
 80073ce:	4293      	cmp	r3, r2
 80073d0:	d013      	beq.n	80073fa <TIM_OC1_SetConfig+0xd2>
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	4a1c      	ldr	r2, [pc, #112]	; (8007448 <TIM_OC1_SetConfig+0x120>)
 80073d6:	4293      	cmp	r3, r2
 80073d8:	d00f      	beq.n	80073fa <TIM_OC1_SetConfig+0xd2>
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	4a1b      	ldr	r2, [pc, #108]	; (800744c <TIM_OC1_SetConfig+0x124>)
 80073de:	4293      	cmp	r3, r2
 80073e0:	d00b      	beq.n	80073fa <TIM_OC1_SetConfig+0xd2>
 80073e2:	687b      	ldr	r3, [r7, #4]
 80073e4:	4a1a      	ldr	r2, [pc, #104]	; (8007450 <TIM_OC1_SetConfig+0x128>)
 80073e6:	4293      	cmp	r3, r2
 80073e8:	d007      	beq.n	80073fa <TIM_OC1_SetConfig+0xd2>
 80073ea:	687b      	ldr	r3, [r7, #4]
 80073ec:	4a19      	ldr	r2, [pc, #100]	; (8007454 <TIM_OC1_SetConfig+0x12c>)
 80073ee:	4293      	cmp	r3, r2
 80073f0:	d003      	beq.n	80073fa <TIM_OC1_SetConfig+0xd2>
 80073f2:	687b      	ldr	r3, [r7, #4]
 80073f4:	4a18      	ldr	r2, [pc, #96]	; (8007458 <TIM_OC1_SetConfig+0x130>)
 80073f6:	4293      	cmp	r3, r2
 80073f8:	d111      	bne.n	800741e <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80073fa:	693b      	ldr	r3, [r7, #16]
 80073fc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007400:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8007402:	693b      	ldr	r3, [r7, #16]
 8007404:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007408:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800740a:	683b      	ldr	r3, [r7, #0]
 800740c:	695b      	ldr	r3, [r3, #20]
 800740e:	693a      	ldr	r2, [r7, #16]
 8007410:	4313      	orrs	r3, r2
 8007412:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8007414:	683b      	ldr	r3, [r7, #0]
 8007416:	699b      	ldr	r3, [r3, #24]
 8007418:	693a      	ldr	r2, [r7, #16]
 800741a:	4313      	orrs	r3, r2
 800741c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	693a      	ldr	r2, [r7, #16]
 8007422:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	68fa      	ldr	r2, [r7, #12]
 8007428:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800742a:	683b      	ldr	r3, [r7, #0]
 800742c:	685a      	ldr	r2, [r3, #4]
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	697a      	ldr	r2, [r7, #20]
 8007436:	621a      	str	r2, [r3, #32]
}
 8007438:	bf00      	nop
 800743a:	371c      	adds	r7, #28
 800743c:	46bd      	mov	sp, r7
 800743e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007442:	4770      	bx	lr
 8007444:	40012c00 	.word	0x40012c00
 8007448:	40013400 	.word	0x40013400
 800744c:	40014000 	.word	0x40014000
 8007450:	40014400 	.word	0x40014400
 8007454:	40014800 	.word	0x40014800
 8007458:	40015000 	.word	0x40015000

0800745c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800745c:	b480      	push	{r7}
 800745e:	b087      	sub	sp, #28
 8007460:	af00      	add	r7, sp, #0
 8007462:	6078      	str	r0, [r7, #4]
 8007464:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	6a1b      	ldr	r3, [r3, #32]
 800746a:	f023 0210 	bic.w	r2, r3, #16
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007472:	687b      	ldr	r3, [r7, #4]
 8007474:	6a1b      	ldr	r3, [r3, #32]
 8007476:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	685b      	ldr	r3, [r3, #4]
 800747c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	699b      	ldr	r3, [r3, #24]
 8007482:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8007484:	68fb      	ldr	r3, [r7, #12]
 8007486:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800748a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800748e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8007490:	68fb      	ldr	r3, [r7, #12]
 8007492:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007496:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007498:	683b      	ldr	r3, [r7, #0]
 800749a:	681b      	ldr	r3, [r3, #0]
 800749c:	021b      	lsls	r3, r3, #8
 800749e:	68fa      	ldr	r2, [r7, #12]
 80074a0:	4313      	orrs	r3, r2
 80074a2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80074a4:	697b      	ldr	r3, [r7, #20]
 80074a6:	f023 0320 	bic.w	r3, r3, #32
 80074aa:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80074ac:	683b      	ldr	r3, [r7, #0]
 80074ae:	689b      	ldr	r3, [r3, #8]
 80074b0:	011b      	lsls	r3, r3, #4
 80074b2:	697a      	ldr	r2, [r7, #20]
 80074b4:	4313      	orrs	r3, r2
 80074b6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80074b8:	687b      	ldr	r3, [r7, #4]
 80074ba:	4a2c      	ldr	r2, [pc, #176]	; (800756c <TIM_OC2_SetConfig+0x110>)
 80074bc:	4293      	cmp	r3, r2
 80074be:	d007      	beq.n	80074d0 <TIM_OC2_SetConfig+0x74>
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	4a2b      	ldr	r2, [pc, #172]	; (8007570 <TIM_OC2_SetConfig+0x114>)
 80074c4:	4293      	cmp	r3, r2
 80074c6:	d003      	beq.n	80074d0 <TIM_OC2_SetConfig+0x74>
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	4a2a      	ldr	r2, [pc, #168]	; (8007574 <TIM_OC2_SetConfig+0x118>)
 80074cc:	4293      	cmp	r3, r2
 80074ce:	d10d      	bne.n	80074ec <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80074d0:	697b      	ldr	r3, [r7, #20]
 80074d2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80074d6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80074d8:	683b      	ldr	r3, [r7, #0]
 80074da:	68db      	ldr	r3, [r3, #12]
 80074dc:	011b      	lsls	r3, r3, #4
 80074de:	697a      	ldr	r2, [r7, #20]
 80074e0:	4313      	orrs	r3, r2
 80074e2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80074e4:	697b      	ldr	r3, [r7, #20]
 80074e6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80074ea:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	4a1f      	ldr	r2, [pc, #124]	; (800756c <TIM_OC2_SetConfig+0x110>)
 80074f0:	4293      	cmp	r3, r2
 80074f2:	d013      	beq.n	800751c <TIM_OC2_SetConfig+0xc0>
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	4a1e      	ldr	r2, [pc, #120]	; (8007570 <TIM_OC2_SetConfig+0x114>)
 80074f8:	4293      	cmp	r3, r2
 80074fa:	d00f      	beq.n	800751c <TIM_OC2_SetConfig+0xc0>
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	4a1e      	ldr	r2, [pc, #120]	; (8007578 <TIM_OC2_SetConfig+0x11c>)
 8007500:	4293      	cmp	r3, r2
 8007502:	d00b      	beq.n	800751c <TIM_OC2_SetConfig+0xc0>
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	4a1d      	ldr	r2, [pc, #116]	; (800757c <TIM_OC2_SetConfig+0x120>)
 8007508:	4293      	cmp	r3, r2
 800750a:	d007      	beq.n	800751c <TIM_OC2_SetConfig+0xc0>
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	4a1c      	ldr	r2, [pc, #112]	; (8007580 <TIM_OC2_SetConfig+0x124>)
 8007510:	4293      	cmp	r3, r2
 8007512:	d003      	beq.n	800751c <TIM_OC2_SetConfig+0xc0>
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	4a17      	ldr	r2, [pc, #92]	; (8007574 <TIM_OC2_SetConfig+0x118>)
 8007518:	4293      	cmp	r3, r2
 800751a:	d113      	bne.n	8007544 <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800751c:	693b      	ldr	r3, [r7, #16]
 800751e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007522:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007524:	693b      	ldr	r3, [r7, #16]
 8007526:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800752a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800752c:	683b      	ldr	r3, [r7, #0]
 800752e:	695b      	ldr	r3, [r3, #20]
 8007530:	009b      	lsls	r3, r3, #2
 8007532:	693a      	ldr	r2, [r7, #16]
 8007534:	4313      	orrs	r3, r2
 8007536:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007538:	683b      	ldr	r3, [r7, #0]
 800753a:	699b      	ldr	r3, [r3, #24]
 800753c:	009b      	lsls	r3, r3, #2
 800753e:	693a      	ldr	r2, [r7, #16]
 8007540:	4313      	orrs	r3, r2
 8007542:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	693a      	ldr	r2, [r7, #16]
 8007548:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	68fa      	ldr	r2, [r7, #12]
 800754e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8007550:	683b      	ldr	r3, [r7, #0]
 8007552:	685a      	ldr	r2, [r3, #4]
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	697a      	ldr	r2, [r7, #20]
 800755c:	621a      	str	r2, [r3, #32]
}
 800755e:	bf00      	nop
 8007560:	371c      	adds	r7, #28
 8007562:	46bd      	mov	sp, r7
 8007564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007568:	4770      	bx	lr
 800756a:	bf00      	nop
 800756c:	40012c00 	.word	0x40012c00
 8007570:	40013400 	.word	0x40013400
 8007574:	40015000 	.word	0x40015000
 8007578:	40014000 	.word	0x40014000
 800757c:	40014400 	.word	0x40014400
 8007580:	40014800 	.word	0x40014800

08007584 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007584:	b480      	push	{r7}
 8007586:	b087      	sub	sp, #28
 8007588:	af00      	add	r7, sp, #0
 800758a:	6078      	str	r0, [r7, #4]
 800758c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800758e:	687b      	ldr	r3, [r7, #4]
 8007590:	6a1b      	ldr	r3, [r3, #32]
 8007592:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800759a:	687b      	ldr	r3, [r7, #4]
 800759c:	6a1b      	ldr	r3, [r3, #32]
 800759e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	685b      	ldr	r3, [r3, #4]
 80075a4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	69db      	ldr	r3, [r3, #28]
 80075aa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80075ac:	68fb      	ldr	r3, [r7, #12]
 80075ae:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80075b2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80075b6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80075b8:	68fb      	ldr	r3, [r7, #12]
 80075ba:	f023 0303 	bic.w	r3, r3, #3
 80075be:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80075c0:	683b      	ldr	r3, [r7, #0]
 80075c2:	681b      	ldr	r3, [r3, #0]
 80075c4:	68fa      	ldr	r2, [r7, #12]
 80075c6:	4313      	orrs	r3, r2
 80075c8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80075ca:	697b      	ldr	r3, [r7, #20]
 80075cc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80075d0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80075d2:	683b      	ldr	r3, [r7, #0]
 80075d4:	689b      	ldr	r3, [r3, #8]
 80075d6:	021b      	lsls	r3, r3, #8
 80075d8:	697a      	ldr	r2, [r7, #20]
 80075da:	4313      	orrs	r3, r2
 80075dc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80075de:	687b      	ldr	r3, [r7, #4]
 80075e0:	4a2b      	ldr	r2, [pc, #172]	; (8007690 <TIM_OC3_SetConfig+0x10c>)
 80075e2:	4293      	cmp	r3, r2
 80075e4:	d007      	beq.n	80075f6 <TIM_OC3_SetConfig+0x72>
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	4a2a      	ldr	r2, [pc, #168]	; (8007694 <TIM_OC3_SetConfig+0x110>)
 80075ea:	4293      	cmp	r3, r2
 80075ec:	d003      	beq.n	80075f6 <TIM_OC3_SetConfig+0x72>
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	4a29      	ldr	r2, [pc, #164]	; (8007698 <TIM_OC3_SetConfig+0x114>)
 80075f2:	4293      	cmp	r3, r2
 80075f4:	d10d      	bne.n	8007612 <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80075f6:	697b      	ldr	r3, [r7, #20]
 80075f8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80075fc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80075fe:	683b      	ldr	r3, [r7, #0]
 8007600:	68db      	ldr	r3, [r3, #12]
 8007602:	021b      	lsls	r3, r3, #8
 8007604:	697a      	ldr	r2, [r7, #20]
 8007606:	4313      	orrs	r3, r2
 8007608:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800760a:	697b      	ldr	r3, [r7, #20]
 800760c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007610:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007612:	687b      	ldr	r3, [r7, #4]
 8007614:	4a1e      	ldr	r2, [pc, #120]	; (8007690 <TIM_OC3_SetConfig+0x10c>)
 8007616:	4293      	cmp	r3, r2
 8007618:	d013      	beq.n	8007642 <TIM_OC3_SetConfig+0xbe>
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	4a1d      	ldr	r2, [pc, #116]	; (8007694 <TIM_OC3_SetConfig+0x110>)
 800761e:	4293      	cmp	r3, r2
 8007620:	d00f      	beq.n	8007642 <TIM_OC3_SetConfig+0xbe>
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	4a1d      	ldr	r2, [pc, #116]	; (800769c <TIM_OC3_SetConfig+0x118>)
 8007626:	4293      	cmp	r3, r2
 8007628:	d00b      	beq.n	8007642 <TIM_OC3_SetConfig+0xbe>
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	4a1c      	ldr	r2, [pc, #112]	; (80076a0 <TIM_OC3_SetConfig+0x11c>)
 800762e:	4293      	cmp	r3, r2
 8007630:	d007      	beq.n	8007642 <TIM_OC3_SetConfig+0xbe>
 8007632:	687b      	ldr	r3, [r7, #4]
 8007634:	4a1b      	ldr	r2, [pc, #108]	; (80076a4 <TIM_OC3_SetConfig+0x120>)
 8007636:	4293      	cmp	r3, r2
 8007638:	d003      	beq.n	8007642 <TIM_OC3_SetConfig+0xbe>
 800763a:	687b      	ldr	r3, [r7, #4]
 800763c:	4a16      	ldr	r2, [pc, #88]	; (8007698 <TIM_OC3_SetConfig+0x114>)
 800763e:	4293      	cmp	r3, r2
 8007640:	d113      	bne.n	800766a <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8007642:	693b      	ldr	r3, [r7, #16]
 8007644:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007648:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800764a:	693b      	ldr	r3, [r7, #16]
 800764c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007650:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8007652:	683b      	ldr	r3, [r7, #0]
 8007654:	695b      	ldr	r3, [r3, #20]
 8007656:	011b      	lsls	r3, r3, #4
 8007658:	693a      	ldr	r2, [r7, #16]
 800765a:	4313      	orrs	r3, r2
 800765c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800765e:	683b      	ldr	r3, [r7, #0]
 8007660:	699b      	ldr	r3, [r3, #24]
 8007662:	011b      	lsls	r3, r3, #4
 8007664:	693a      	ldr	r2, [r7, #16]
 8007666:	4313      	orrs	r3, r2
 8007668:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800766a:	687b      	ldr	r3, [r7, #4]
 800766c:	693a      	ldr	r2, [r7, #16]
 800766e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	68fa      	ldr	r2, [r7, #12]
 8007674:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8007676:	683b      	ldr	r3, [r7, #0]
 8007678:	685a      	ldr	r2, [r3, #4]
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800767e:	687b      	ldr	r3, [r7, #4]
 8007680:	697a      	ldr	r2, [r7, #20]
 8007682:	621a      	str	r2, [r3, #32]
}
 8007684:	bf00      	nop
 8007686:	371c      	adds	r7, #28
 8007688:	46bd      	mov	sp, r7
 800768a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800768e:	4770      	bx	lr
 8007690:	40012c00 	.word	0x40012c00
 8007694:	40013400 	.word	0x40013400
 8007698:	40015000 	.word	0x40015000
 800769c:	40014000 	.word	0x40014000
 80076a0:	40014400 	.word	0x40014400
 80076a4:	40014800 	.word	0x40014800

080076a8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80076a8:	b480      	push	{r7}
 80076aa:	b087      	sub	sp, #28
 80076ac:	af00      	add	r7, sp, #0
 80076ae:	6078      	str	r0, [r7, #4]
 80076b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80076b2:	687b      	ldr	r3, [r7, #4]
 80076b4:	6a1b      	ldr	r3, [r3, #32]
 80076b6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80076ba:	687b      	ldr	r3, [r7, #4]
 80076bc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80076be:	687b      	ldr	r3, [r7, #4]
 80076c0:	6a1b      	ldr	r3, [r3, #32]
 80076c2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	685b      	ldr	r3, [r3, #4]
 80076c8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80076ca:	687b      	ldr	r3, [r7, #4]
 80076cc:	69db      	ldr	r3, [r3, #28]
 80076ce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80076d0:	68fb      	ldr	r3, [r7, #12]
 80076d2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80076d6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80076da:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80076dc:	68fb      	ldr	r3, [r7, #12]
 80076de:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80076e2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80076e4:	683b      	ldr	r3, [r7, #0]
 80076e6:	681b      	ldr	r3, [r3, #0]
 80076e8:	021b      	lsls	r3, r3, #8
 80076ea:	68fa      	ldr	r2, [r7, #12]
 80076ec:	4313      	orrs	r3, r2
 80076ee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80076f0:	697b      	ldr	r3, [r7, #20]
 80076f2:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80076f6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80076f8:	683b      	ldr	r3, [r7, #0]
 80076fa:	689b      	ldr	r3, [r3, #8]
 80076fc:	031b      	lsls	r3, r3, #12
 80076fe:	697a      	ldr	r2, [r7, #20]
 8007700:	4313      	orrs	r3, r2
 8007702:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	4a2c      	ldr	r2, [pc, #176]	; (80077b8 <TIM_OC4_SetConfig+0x110>)
 8007708:	4293      	cmp	r3, r2
 800770a:	d007      	beq.n	800771c <TIM_OC4_SetConfig+0x74>
 800770c:	687b      	ldr	r3, [r7, #4]
 800770e:	4a2b      	ldr	r2, [pc, #172]	; (80077bc <TIM_OC4_SetConfig+0x114>)
 8007710:	4293      	cmp	r3, r2
 8007712:	d003      	beq.n	800771c <TIM_OC4_SetConfig+0x74>
 8007714:	687b      	ldr	r3, [r7, #4]
 8007716:	4a2a      	ldr	r2, [pc, #168]	; (80077c0 <TIM_OC4_SetConfig+0x118>)
 8007718:	4293      	cmp	r3, r2
 800771a:	d10d      	bne.n	8007738 <TIM_OC4_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 800771c:	697b      	ldr	r3, [r7, #20]
 800771e:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8007722:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8007724:	683b      	ldr	r3, [r7, #0]
 8007726:	68db      	ldr	r3, [r3, #12]
 8007728:	031b      	lsls	r3, r3, #12
 800772a:	697a      	ldr	r2, [r7, #20]
 800772c:	4313      	orrs	r3, r2
 800772e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 8007730:	697b      	ldr	r3, [r7, #20]
 8007732:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007736:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007738:	687b      	ldr	r3, [r7, #4]
 800773a:	4a1f      	ldr	r2, [pc, #124]	; (80077b8 <TIM_OC4_SetConfig+0x110>)
 800773c:	4293      	cmp	r3, r2
 800773e:	d013      	beq.n	8007768 <TIM_OC4_SetConfig+0xc0>
 8007740:	687b      	ldr	r3, [r7, #4]
 8007742:	4a1e      	ldr	r2, [pc, #120]	; (80077bc <TIM_OC4_SetConfig+0x114>)
 8007744:	4293      	cmp	r3, r2
 8007746:	d00f      	beq.n	8007768 <TIM_OC4_SetConfig+0xc0>
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	4a1e      	ldr	r2, [pc, #120]	; (80077c4 <TIM_OC4_SetConfig+0x11c>)
 800774c:	4293      	cmp	r3, r2
 800774e:	d00b      	beq.n	8007768 <TIM_OC4_SetConfig+0xc0>
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	4a1d      	ldr	r2, [pc, #116]	; (80077c8 <TIM_OC4_SetConfig+0x120>)
 8007754:	4293      	cmp	r3, r2
 8007756:	d007      	beq.n	8007768 <TIM_OC4_SetConfig+0xc0>
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	4a1c      	ldr	r2, [pc, #112]	; (80077cc <TIM_OC4_SetConfig+0x124>)
 800775c:	4293      	cmp	r3, r2
 800775e:	d003      	beq.n	8007768 <TIM_OC4_SetConfig+0xc0>
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	4a17      	ldr	r2, [pc, #92]	; (80077c0 <TIM_OC4_SetConfig+0x118>)
 8007764:	4293      	cmp	r3, r2
 8007766:	d113      	bne.n	8007790 <TIM_OC4_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007768:	693b      	ldr	r3, [r7, #16]
 800776a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800776e:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 8007770:	693b      	ldr	r3, [r7, #16]
 8007772:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8007776:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007778:	683b      	ldr	r3, [r7, #0]
 800777a:	695b      	ldr	r3, [r3, #20]
 800777c:	019b      	lsls	r3, r3, #6
 800777e:	693a      	ldr	r2, [r7, #16]
 8007780:	4313      	orrs	r3, r2
 8007782:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 8007784:	683b      	ldr	r3, [r7, #0]
 8007786:	699b      	ldr	r3, [r3, #24]
 8007788:	019b      	lsls	r3, r3, #6
 800778a:	693a      	ldr	r2, [r7, #16]
 800778c:	4313      	orrs	r3, r2
 800778e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007790:	687b      	ldr	r3, [r7, #4]
 8007792:	693a      	ldr	r2, [r7, #16]
 8007794:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	68fa      	ldr	r2, [r7, #12]
 800779a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800779c:	683b      	ldr	r3, [r7, #0]
 800779e:	685a      	ldr	r2, [r3, #4]
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	697a      	ldr	r2, [r7, #20]
 80077a8:	621a      	str	r2, [r3, #32]
}
 80077aa:	bf00      	nop
 80077ac:	371c      	adds	r7, #28
 80077ae:	46bd      	mov	sp, r7
 80077b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077b4:	4770      	bx	lr
 80077b6:	bf00      	nop
 80077b8:	40012c00 	.word	0x40012c00
 80077bc:	40013400 	.word	0x40013400
 80077c0:	40015000 	.word	0x40015000
 80077c4:	40014000 	.word	0x40014000
 80077c8:	40014400 	.word	0x40014400
 80077cc:	40014800 	.word	0x40014800

080077d0 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 80077d0:	b480      	push	{r7}
 80077d2:	b087      	sub	sp, #28
 80077d4:	af00      	add	r7, sp, #0
 80077d6:	6078      	str	r0, [r7, #4]
 80077d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	6a1b      	ldr	r3, [r3, #32]
 80077de:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80077e2:	687b      	ldr	r3, [r7, #4]
 80077e4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	6a1b      	ldr	r3, [r3, #32]
 80077ea:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80077ec:	687b      	ldr	r3, [r7, #4]
 80077ee:	685b      	ldr	r3, [r3, #4]
 80077f0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80077f2:	687b      	ldr	r3, [r7, #4]
 80077f4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80077f6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80077f8:	68fb      	ldr	r3, [r7, #12]
 80077fa:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80077fe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007802:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007804:	683b      	ldr	r3, [r7, #0]
 8007806:	681b      	ldr	r3, [r3, #0]
 8007808:	68fa      	ldr	r2, [r7, #12]
 800780a:	4313      	orrs	r3, r2
 800780c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800780e:	693b      	ldr	r3, [r7, #16]
 8007810:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8007814:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8007816:	683b      	ldr	r3, [r7, #0]
 8007818:	689b      	ldr	r3, [r3, #8]
 800781a:	041b      	lsls	r3, r3, #16
 800781c:	693a      	ldr	r2, [r7, #16]
 800781e:	4313      	orrs	r3, r2
 8007820:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007822:	687b      	ldr	r3, [r7, #4]
 8007824:	4a19      	ldr	r2, [pc, #100]	; (800788c <TIM_OC5_SetConfig+0xbc>)
 8007826:	4293      	cmp	r3, r2
 8007828:	d013      	beq.n	8007852 <TIM_OC5_SetConfig+0x82>
 800782a:	687b      	ldr	r3, [r7, #4]
 800782c:	4a18      	ldr	r2, [pc, #96]	; (8007890 <TIM_OC5_SetConfig+0xc0>)
 800782e:	4293      	cmp	r3, r2
 8007830:	d00f      	beq.n	8007852 <TIM_OC5_SetConfig+0x82>
 8007832:	687b      	ldr	r3, [r7, #4]
 8007834:	4a17      	ldr	r2, [pc, #92]	; (8007894 <TIM_OC5_SetConfig+0xc4>)
 8007836:	4293      	cmp	r3, r2
 8007838:	d00b      	beq.n	8007852 <TIM_OC5_SetConfig+0x82>
 800783a:	687b      	ldr	r3, [r7, #4]
 800783c:	4a16      	ldr	r2, [pc, #88]	; (8007898 <TIM_OC5_SetConfig+0xc8>)
 800783e:	4293      	cmp	r3, r2
 8007840:	d007      	beq.n	8007852 <TIM_OC5_SetConfig+0x82>
 8007842:	687b      	ldr	r3, [r7, #4]
 8007844:	4a15      	ldr	r2, [pc, #84]	; (800789c <TIM_OC5_SetConfig+0xcc>)
 8007846:	4293      	cmp	r3, r2
 8007848:	d003      	beq.n	8007852 <TIM_OC5_SetConfig+0x82>
 800784a:	687b      	ldr	r3, [r7, #4]
 800784c:	4a14      	ldr	r2, [pc, #80]	; (80078a0 <TIM_OC5_SetConfig+0xd0>)
 800784e:	4293      	cmp	r3, r2
 8007850:	d109      	bne.n	8007866 <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8007852:	697b      	ldr	r3, [r7, #20]
 8007854:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007858:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800785a:	683b      	ldr	r3, [r7, #0]
 800785c:	695b      	ldr	r3, [r3, #20]
 800785e:	021b      	lsls	r3, r3, #8
 8007860:	697a      	ldr	r2, [r7, #20]
 8007862:	4313      	orrs	r3, r2
 8007864:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007866:	687b      	ldr	r3, [r7, #4]
 8007868:	697a      	ldr	r2, [r7, #20]
 800786a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800786c:	687b      	ldr	r3, [r7, #4]
 800786e:	68fa      	ldr	r2, [r7, #12]
 8007870:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8007872:	683b      	ldr	r3, [r7, #0]
 8007874:	685a      	ldr	r2, [r3, #4]
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	649a      	str	r2, [r3, #72]	; 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800787a:	687b      	ldr	r3, [r7, #4]
 800787c:	693a      	ldr	r2, [r7, #16]
 800787e:	621a      	str	r2, [r3, #32]
}
 8007880:	bf00      	nop
 8007882:	371c      	adds	r7, #28
 8007884:	46bd      	mov	sp, r7
 8007886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800788a:	4770      	bx	lr
 800788c:	40012c00 	.word	0x40012c00
 8007890:	40013400 	.word	0x40013400
 8007894:	40014000 	.word	0x40014000
 8007898:	40014400 	.word	0x40014400
 800789c:	40014800 	.word	0x40014800
 80078a0:	40015000 	.word	0x40015000

080078a4 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 80078a4:	b480      	push	{r7}
 80078a6:	b087      	sub	sp, #28
 80078a8:	af00      	add	r7, sp, #0
 80078aa:	6078      	str	r0, [r7, #4]
 80078ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	6a1b      	ldr	r3, [r3, #32]
 80078b2:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80078ba:	687b      	ldr	r3, [r7, #4]
 80078bc:	6a1b      	ldr	r3, [r3, #32]
 80078be:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80078c0:	687b      	ldr	r3, [r7, #4]
 80078c2:	685b      	ldr	r3, [r3, #4]
 80078c4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80078c6:	687b      	ldr	r3, [r7, #4]
 80078c8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80078ca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80078cc:	68fb      	ldr	r3, [r7, #12]
 80078ce:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80078d2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80078d6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80078d8:	683b      	ldr	r3, [r7, #0]
 80078da:	681b      	ldr	r3, [r3, #0]
 80078dc:	021b      	lsls	r3, r3, #8
 80078de:	68fa      	ldr	r2, [r7, #12]
 80078e0:	4313      	orrs	r3, r2
 80078e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80078e4:	693b      	ldr	r3, [r7, #16]
 80078e6:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80078ea:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80078ec:	683b      	ldr	r3, [r7, #0]
 80078ee:	689b      	ldr	r3, [r3, #8]
 80078f0:	051b      	lsls	r3, r3, #20
 80078f2:	693a      	ldr	r2, [r7, #16]
 80078f4:	4313      	orrs	r3, r2
 80078f6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80078f8:	687b      	ldr	r3, [r7, #4]
 80078fa:	4a1a      	ldr	r2, [pc, #104]	; (8007964 <TIM_OC6_SetConfig+0xc0>)
 80078fc:	4293      	cmp	r3, r2
 80078fe:	d013      	beq.n	8007928 <TIM_OC6_SetConfig+0x84>
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	4a19      	ldr	r2, [pc, #100]	; (8007968 <TIM_OC6_SetConfig+0xc4>)
 8007904:	4293      	cmp	r3, r2
 8007906:	d00f      	beq.n	8007928 <TIM_OC6_SetConfig+0x84>
 8007908:	687b      	ldr	r3, [r7, #4]
 800790a:	4a18      	ldr	r2, [pc, #96]	; (800796c <TIM_OC6_SetConfig+0xc8>)
 800790c:	4293      	cmp	r3, r2
 800790e:	d00b      	beq.n	8007928 <TIM_OC6_SetConfig+0x84>
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	4a17      	ldr	r2, [pc, #92]	; (8007970 <TIM_OC6_SetConfig+0xcc>)
 8007914:	4293      	cmp	r3, r2
 8007916:	d007      	beq.n	8007928 <TIM_OC6_SetConfig+0x84>
 8007918:	687b      	ldr	r3, [r7, #4]
 800791a:	4a16      	ldr	r2, [pc, #88]	; (8007974 <TIM_OC6_SetConfig+0xd0>)
 800791c:	4293      	cmp	r3, r2
 800791e:	d003      	beq.n	8007928 <TIM_OC6_SetConfig+0x84>
 8007920:	687b      	ldr	r3, [r7, #4]
 8007922:	4a15      	ldr	r2, [pc, #84]	; (8007978 <TIM_OC6_SetConfig+0xd4>)
 8007924:	4293      	cmp	r3, r2
 8007926:	d109      	bne.n	800793c <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8007928:	697b      	ldr	r3, [r7, #20]
 800792a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800792e:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8007930:	683b      	ldr	r3, [r7, #0]
 8007932:	695b      	ldr	r3, [r3, #20]
 8007934:	029b      	lsls	r3, r3, #10
 8007936:	697a      	ldr	r2, [r7, #20]
 8007938:	4313      	orrs	r3, r2
 800793a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800793c:	687b      	ldr	r3, [r7, #4]
 800793e:	697a      	ldr	r2, [r7, #20]
 8007940:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8007942:	687b      	ldr	r3, [r7, #4]
 8007944:	68fa      	ldr	r2, [r7, #12]
 8007946:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8007948:	683b      	ldr	r3, [r7, #0]
 800794a:	685a      	ldr	r2, [r3, #4]
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007950:	687b      	ldr	r3, [r7, #4]
 8007952:	693a      	ldr	r2, [r7, #16]
 8007954:	621a      	str	r2, [r3, #32]
}
 8007956:	bf00      	nop
 8007958:	371c      	adds	r7, #28
 800795a:	46bd      	mov	sp, r7
 800795c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007960:	4770      	bx	lr
 8007962:	bf00      	nop
 8007964:	40012c00 	.word	0x40012c00
 8007968:	40013400 	.word	0x40013400
 800796c:	40014000 	.word	0x40014000
 8007970:	40014400 	.word	0x40014400
 8007974:	40014800 	.word	0x40014800
 8007978:	40015000 	.word	0x40015000

0800797c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800797c:	b480      	push	{r7}
 800797e:	b087      	sub	sp, #28
 8007980:	af00      	add	r7, sp, #0
 8007982:	60f8      	str	r0, [r7, #12]
 8007984:	60b9      	str	r1, [r7, #8]
 8007986:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007988:	68fb      	ldr	r3, [r7, #12]
 800798a:	6a1b      	ldr	r3, [r3, #32]
 800798c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800798e:	68fb      	ldr	r3, [r7, #12]
 8007990:	6a1b      	ldr	r3, [r3, #32]
 8007992:	f023 0201 	bic.w	r2, r3, #1
 8007996:	68fb      	ldr	r3, [r7, #12]
 8007998:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800799a:	68fb      	ldr	r3, [r7, #12]
 800799c:	699b      	ldr	r3, [r3, #24]
 800799e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80079a0:	693b      	ldr	r3, [r7, #16]
 80079a2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80079a6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	011b      	lsls	r3, r3, #4
 80079ac:	693a      	ldr	r2, [r7, #16]
 80079ae:	4313      	orrs	r3, r2
 80079b0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80079b2:	697b      	ldr	r3, [r7, #20]
 80079b4:	f023 030a 	bic.w	r3, r3, #10
 80079b8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80079ba:	697a      	ldr	r2, [r7, #20]
 80079bc:	68bb      	ldr	r3, [r7, #8]
 80079be:	4313      	orrs	r3, r2
 80079c0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80079c2:	68fb      	ldr	r3, [r7, #12]
 80079c4:	693a      	ldr	r2, [r7, #16]
 80079c6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80079c8:	68fb      	ldr	r3, [r7, #12]
 80079ca:	697a      	ldr	r2, [r7, #20]
 80079cc:	621a      	str	r2, [r3, #32]
}
 80079ce:	bf00      	nop
 80079d0:	371c      	adds	r7, #28
 80079d2:	46bd      	mov	sp, r7
 80079d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079d8:	4770      	bx	lr

080079da <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80079da:	b480      	push	{r7}
 80079dc:	b087      	sub	sp, #28
 80079de:	af00      	add	r7, sp, #0
 80079e0:	60f8      	str	r0, [r7, #12]
 80079e2:	60b9      	str	r1, [r7, #8]
 80079e4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80079e6:	68fb      	ldr	r3, [r7, #12]
 80079e8:	6a1b      	ldr	r3, [r3, #32]
 80079ea:	f023 0210 	bic.w	r2, r3, #16
 80079ee:	68fb      	ldr	r3, [r7, #12]
 80079f0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80079f2:	68fb      	ldr	r3, [r7, #12]
 80079f4:	699b      	ldr	r3, [r3, #24]
 80079f6:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80079f8:	68fb      	ldr	r3, [r7, #12]
 80079fa:	6a1b      	ldr	r3, [r3, #32]
 80079fc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80079fe:	697b      	ldr	r3, [r7, #20]
 8007a00:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007a04:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	031b      	lsls	r3, r3, #12
 8007a0a:	697a      	ldr	r2, [r7, #20]
 8007a0c:	4313      	orrs	r3, r2
 8007a0e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007a10:	693b      	ldr	r3, [r7, #16]
 8007a12:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8007a16:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007a18:	68bb      	ldr	r3, [r7, #8]
 8007a1a:	011b      	lsls	r3, r3, #4
 8007a1c:	693a      	ldr	r2, [r7, #16]
 8007a1e:	4313      	orrs	r3, r2
 8007a20:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007a22:	68fb      	ldr	r3, [r7, #12]
 8007a24:	697a      	ldr	r2, [r7, #20]
 8007a26:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007a28:	68fb      	ldr	r3, [r7, #12]
 8007a2a:	693a      	ldr	r2, [r7, #16]
 8007a2c:	621a      	str	r2, [r3, #32]
}
 8007a2e:	bf00      	nop
 8007a30:	371c      	adds	r7, #28
 8007a32:	46bd      	mov	sp, r7
 8007a34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a38:	4770      	bx	lr

08007a3a <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007a3a:	b480      	push	{r7}
 8007a3c:	b085      	sub	sp, #20
 8007a3e:	af00      	add	r7, sp, #0
 8007a40:	6078      	str	r0, [r7, #4]
 8007a42:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	689b      	ldr	r3, [r3, #8]
 8007a48:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007a4a:	68fb      	ldr	r3, [r7, #12]
 8007a4c:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8007a50:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007a54:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007a56:	683a      	ldr	r2, [r7, #0]
 8007a58:	68fb      	ldr	r3, [r7, #12]
 8007a5a:	4313      	orrs	r3, r2
 8007a5c:	f043 0307 	orr.w	r3, r3, #7
 8007a60:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007a62:	687b      	ldr	r3, [r7, #4]
 8007a64:	68fa      	ldr	r2, [r7, #12]
 8007a66:	609a      	str	r2, [r3, #8]
}
 8007a68:	bf00      	nop
 8007a6a:	3714      	adds	r7, #20
 8007a6c:	46bd      	mov	sp, r7
 8007a6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a72:	4770      	bx	lr

08007a74 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007a74:	b480      	push	{r7}
 8007a76:	b087      	sub	sp, #28
 8007a78:	af00      	add	r7, sp, #0
 8007a7a:	60f8      	str	r0, [r7, #12]
 8007a7c:	60b9      	str	r1, [r7, #8]
 8007a7e:	607a      	str	r2, [r7, #4]
 8007a80:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007a82:	68fb      	ldr	r3, [r7, #12]
 8007a84:	689b      	ldr	r3, [r3, #8]
 8007a86:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007a88:	697b      	ldr	r3, [r7, #20]
 8007a8a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8007a8e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007a90:	683b      	ldr	r3, [r7, #0]
 8007a92:	021a      	lsls	r2, r3, #8
 8007a94:	687b      	ldr	r3, [r7, #4]
 8007a96:	431a      	orrs	r2, r3
 8007a98:	68bb      	ldr	r3, [r7, #8]
 8007a9a:	4313      	orrs	r3, r2
 8007a9c:	697a      	ldr	r2, [r7, #20]
 8007a9e:	4313      	orrs	r3, r2
 8007aa0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007aa2:	68fb      	ldr	r3, [r7, #12]
 8007aa4:	697a      	ldr	r2, [r7, #20]
 8007aa6:	609a      	str	r2, [r3, #8]
}
 8007aa8:	bf00      	nop
 8007aaa:	371c      	adds	r7, #28
 8007aac:	46bd      	mov	sp, r7
 8007aae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ab2:	4770      	bx	lr

08007ab4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007ab4:	b480      	push	{r7}
 8007ab6:	b087      	sub	sp, #28
 8007ab8:	af00      	add	r7, sp, #0
 8007aba:	60f8      	str	r0, [r7, #12]
 8007abc:	60b9      	str	r1, [r7, #8]
 8007abe:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007ac0:	68bb      	ldr	r3, [r7, #8]
 8007ac2:	f003 031f 	and.w	r3, r3, #31
 8007ac6:	2201      	movs	r2, #1
 8007ac8:	fa02 f303 	lsl.w	r3, r2, r3
 8007acc:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8007ace:	68fb      	ldr	r3, [r7, #12]
 8007ad0:	6a1a      	ldr	r2, [r3, #32]
 8007ad2:	697b      	ldr	r3, [r7, #20]
 8007ad4:	43db      	mvns	r3, r3
 8007ad6:	401a      	ands	r2, r3
 8007ad8:	68fb      	ldr	r3, [r7, #12]
 8007ada:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007adc:	68fb      	ldr	r3, [r7, #12]
 8007ade:	6a1a      	ldr	r2, [r3, #32]
 8007ae0:	68bb      	ldr	r3, [r7, #8]
 8007ae2:	f003 031f 	and.w	r3, r3, #31
 8007ae6:	6879      	ldr	r1, [r7, #4]
 8007ae8:	fa01 f303 	lsl.w	r3, r1, r3
 8007aec:	431a      	orrs	r2, r3
 8007aee:	68fb      	ldr	r3, [r7, #12]
 8007af0:	621a      	str	r2, [r3, #32]
}
 8007af2:	bf00      	nop
 8007af4:	371c      	adds	r7, #28
 8007af6:	46bd      	mov	sp, r7
 8007af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007afc:	4770      	bx	lr
	...

08007b00 <HAL_TIMEx_PWMN_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007b00:	b580      	push	{r7, lr}
 8007b02:	b084      	sub	sp, #16
 8007b04:	af00      	add	r7, sp, #0
 8007b06:	6078      	str	r0, [r7, #4]
 8007b08:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Check the TIM complementary channel state */
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8007b0a:	683b      	ldr	r3, [r7, #0]
 8007b0c:	2b00      	cmp	r3, #0
 8007b0e:	d109      	bne.n	8007b24 <HAL_TIMEx_PWMN_Start+0x24>
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8007b16:	b2db      	uxtb	r3, r3
 8007b18:	2b01      	cmp	r3, #1
 8007b1a:	bf14      	ite	ne
 8007b1c:	2301      	movne	r3, #1
 8007b1e:	2300      	moveq	r3, #0
 8007b20:	b2db      	uxtb	r3, r3
 8007b22:	e022      	b.n	8007b6a <HAL_TIMEx_PWMN_Start+0x6a>
 8007b24:	683b      	ldr	r3, [r7, #0]
 8007b26:	2b04      	cmp	r3, #4
 8007b28:	d109      	bne.n	8007b3e <HAL_TIMEx_PWMN_Start+0x3e>
 8007b2a:	687b      	ldr	r3, [r7, #4]
 8007b2c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8007b30:	b2db      	uxtb	r3, r3
 8007b32:	2b01      	cmp	r3, #1
 8007b34:	bf14      	ite	ne
 8007b36:	2301      	movne	r3, #1
 8007b38:	2300      	moveq	r3, #0
 8007b3a:	b2db      	uxtb	r3, r3
 8007b3c:	e015      	b.n	8007b6a <HAL_TIMEx_PWMN_Start+0x6a>
 8007b3e:	683b      	ldr	r3, [r7, #0]
 8007b40:	2b08      	cmp	r3, #8
 8007b42:	d109      	bne.n	8007b58 <HAL_TIMEx_PWMN_Start+0x58>
 8007b44:	687b      	ldr	r3, [r7, #4]
 8007b46:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 8007b4a:	b2db      	uxtb	r3, r3
 8007b4c:	2b01      	cmp	r3, #1
 8007b4e:	bf14      	ite	ne
 8007b50:	2301      	movne	r3, #1
 8007b52:	2300      	moveq	r3, #0
 8007b54:	b2db      	uxtb	r3, r3
 8007b56:	e008      	b.n	8007b6a <HAL_TIMEx_PWMN_Start+0x6a>
 8007b58:	687b      	ldr	r3, [r7, #4]
 8007b5a:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 8007b5e:	b2db      	uxtb	r3, r3
 8007b60:	2b01      	cmp	r3, #1
 8007b62:	bf14      	ite	ne
 8007b64:	2301      	movne	r3, #1
 8007b66:	2300      	moveq	r3, #0
 8007b68:	b2db      	uxtb	r3, r3
 8007b6a:	2b00      	cmp	r3, #0
 8007b6c:	d001      	beq.n	8007b72 <HAL_TIMEx_PWMN_Start+0x72>
  {
    return HAL_ERROR;
 8007b6e:	2301      	movs	r3, #1
 8007b70:	e073      	b.n	8007c5a <HAL_TIMEx_PWMN_Start+0x15a>
  }

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8007b72:	683b      	ldr	r3, [r7, #0]
 8007b74:	2b00      	cmp	r3, #0
 8007b76:	d104      	bne.n	8007b82 <HAL_TIMEx_PWMN_Start+0x82>
 8007b78:	687b      	ldr	r3, [r7, #4]
 8007b7a:	2202      	movs	r2, #2
 8007b7c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007b80:	e013      	b.n	8007baa <HAL_TIMEx_PWMN_Start+0xaa>
 8007b82:	683b      	ldr	r3, [r7, #0]
 8007b84:	2b04      	cmp	r3, #4
 8007b86:	d104      	bne.n	8007b92 <HAL_TIMEx_PWMN_Start+0x92>
 8007b88:	687b      	ldr	r3, [r7, #4]
 8007b8a:	2202      	movs	r2, #2
 8007b8c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8007b90:	e00b      	b.n	8007baa <HAL_TIMEx_PWMN_Start+0xaa>
 8007b92:	683b      	ldr	r3, [r7, #0]
 8007b94:	2b08      	cmp	r3, #8
 8007b96:	d104      	bne.n	8007ba2 <HAL_TIMEx_PWMN_Start+0xa2>
 8007b98:	687b      	ldr	r3, [r7, #4]
 8007b9a:	2202      	movs	r2, #2
 8007b9c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8007ba0:	e003      	b.n	8007baa <HAL_TIMEx_PWMN_Start+0xaa>
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	2202      	movs	r2, #2
 8007ba6:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Enable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 8007baa:	687b      	ldr	r3, [r7, #4]
 8007bac:	681b      	ldr	r3, [r3, #0]
 8007bae:	2204      	movs	r2, #4
 8007bb0:	6839      	ldr	r1, [r7, #0]
 8007bb2:	4618      	mov	r0, r3
 8007bb4:	f000 f9f4 	bl	8007fa0 <TIM_CCxNChannelCmd>

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 8007bb8:	687b      	ldr	r3, [r7, #4]
 8007bba:	681b      	ldr	r3, [r3, #0]
 8007bbc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007bbe:	687b      	ldr	r3, [r7, #4]
 8007bc0:	681b      	ldr	r3, [r3, #0]
 8007bc2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8007bc6:	645a      	str	r2, [r3, #68]	; 0x44

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007bc8:	687b      	ldr	r3, [r7, #4]
 8007bca:	681b      	ldr	r3, [r3, #0]
 8007bcc:	4a25      	ldr	r2, [pc, #148]	; (8007c64 <HAL_TIMEx_PWMN_Start+0x164>)
 8007bce:	4293      	cmp	r3, r2
 8007bd0:	d022      	beq.n	8007c18 <HAL_TIMEx_PWMN_Start+0x118>
 8007bd2:	687b      	ldr	r3, [r7, #4]
 8007bd4:	681b      	ldr	r3, [r3, #0]
 8007bd6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007bda:	d01d      	beq.n	8007c18 <HAL_TIMEx_PWMN_Start+0x118>
 8007bdc:	687b      	ldr	r3, [r7, #4]
 8007bde:	681b      	ldr	r3, [r3, #0]
 8007be0:	4a21      	ldr	r2, [pc, #132]	; (8007c68 <HAL_TIMEx_PWMN_Start+0x168>)
 8007be2:	4293      	cmp	r3, r2
 8007be4:	d018      	beq.n	8007c18 <HAL_TIMEx_PWMN_Start+0x118>
 8007be6:	687b      	ldr	r3, [r7, #4]
 8007be8:	681b      	ldr	r3, [r3, #0]
 8007bea:	4a20      	ldr	r2, [pc, #128]	; (8007c6c <HAL_TIMEx_PWMN_Start+0x16c>)
 8007bec:	4293      	cmp	r3, r2
 8007bee:	d013      	beq.n	8007c18 <HAL_TIMEx_PWMN_Start+0x118>
 8007bf0:	687b      	ldr	r3, [r7, #4]
 8007bf2:	681b      	ldr	r3, [r3, #0]
 8007bf4:	4a1e      	ldr	r2, [pc, #120]	; (8007c70 <HAL_TIMEx_PWMN_Start+0x170>)
 8007bf6:	4293      	cmp	r3, r2
 8007bf8:	d00e      	beq.n	8007c18 <HAL_TIMEx_PWMN_Start+0x118>
 8007bfa:	687b      	ldr	r3, [r7, #4]
 8007bfc:	681b      	ldr	r3, [r3, #0]
 8007bfe:	4a1d      	ldr	r2, [pc, #116]	; (8007c74 <HAL_TIMEx_PWMN_Start+0x174>)
 8007c00:	4293      	cmp	r3, r2
 8007c02:	d009      	beq.n	8007c18 <HAL_TIMEx_PWMN_Start+0x118>
 8007c04:	687b      	ldr	r3, [r7, #4]
 8007c06:	681b      	ldr	r3, [r3, #0]
 8007c08:	4a1b      	ldr	r2, [pc, #108]	; (8007c78 <HAL_TIMEx_PWMN_Start+0x178>)
 8007c0a:	4293      	cmp	r3, r2
 8007c0c:	d004      	beq.n	8007c18 <HAL_TIMEx_PWMN_Start+0x118>
 8007c0e:	687b      	ldr	r3, [r7, #4]
 8007c10:	681b      	ldr	r3, [r3, #0]
 8007c12:	4a1a      	ldr	r2, [pc, #104]	; (8007c7c <HAL_TIMEx_PWMN_Start+0x17c>)
 8007c14:	4293      	cmp	r3, r2
 8007c16:	d115      	bne.n	8007c44 <HAL_TIMEx_PWMN_Start+0x144>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	681b      	ldr	r3, [r3, #0]
 8007c1c:	689a      	ldr	r2, [r3, #8]
 8007c1e:	4b18      	ldr	r3, [pc, #96]	; (8007c80 <HAL_TIMEx_PWMN_Start+0x180>)
 8007c20:	4013      	ands	r3, r2
 8007c22:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007c24:	68fb      	ldr	r3, [r7, #12]
 8007c26:	2b06      	cmp	r3, #6
 8007c28:	d015      	beq.n	8007c56 <HAL_TIMEx_PWMN_Start+0x156>
 8007c2a:	68fb      	ldr	r3, [r7, #12]
 8007c2c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007c30:	d011      	beq.n	8007c56 <HAL_TIMEx_PWMN_Start+0x156>
    {
      __HAL_TIM_ENABLE(htim);
 8007c32:	687b      	ldr	r3, [r7, #4]
 8007c34:	681b      	ldr	r3, [r3, #0]
 8007c36:	681a      	ldr	r2, [r3, #0]
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	681b      	ldr	r3, [r3, #0]
 8007c3c:	f042 0201 	orr.w	r2, r2, #1
 8007c40:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007c42:	e008      	b.n	8007c56 <HAL_TIMEx_PWMN_Start+0x156>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	681b      	ldr	r3, [r3, #0]
 8007c48:	681a      	ldr	r2, [r3, #0]
 8007c4a:	687b      	ldr	r3, [r7, #4]
 8007c4c:	681b      	ldr	r3, [r3, #0]
 8007c4e:	f042 0201 	orr.w	r2, r2, #1
 8007c52:	601a      	str	r2, [r3, #0]
 8007c54:	e000      	b.n	8007c58 <HAL_TIMEx_PWMN_Start+0x158>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007c56:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8007c58:	2300      	movs	r3, #0
}
 8007c5a:	4618      	mov	r0, r3
 8007c5c:	3710      	adds	r7, #16
 8007c5e:	46bd      	mov	sp, r7
 8007c60:	bd80      	pop	{r7, pc}
 8007c62:	bf00      	nop
 8007c64:	40012c00 	.word	0x40012c00
 8007c68:	40000400 	.word	0x40000400
 8007c6c:	40000800 	.word	0x40000800
 8007c70:	40000c00 	.word	0x40000c00
 8007c74:	40013400 	.word	0x40013400
 8007c78:	40014000 	.word	0x40014000
 8007c7c:	40015000 	.word	0x40015000
 8007c80:	00010007 	.word	0x00010007

08007c84 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007c84:	b480      	push	{r7}
 8007c86:	b085      	sub	sp, #20
 8007c88:	af00      	add	r7, sp, #0
 8007c8a:	6078      	str	r0, [r7, #4]
 8007c8c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007c8e:	687b      	ldr	r3, [r7, #4]
 8007c90:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007c94:	2b01      	cmp	r3, #1
 8007c96:	d101      	bne.n	8007c9c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007c98:	2302      	movs	r3, #2
 8007c9a:	e074      	b.n	8007d86 <HAL_TIMEx_MasterConfigSynchronization+0x102>
 8007c9c:	687b      	ldr	r3, [r7, #4]
 8007c9e:	2201      	movs	r2, #1
 8007ca0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	2202      	movs	r2, #2
 8007ca8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007cac:	687b      	ldr	r3, [r7, #4]
 8007cae:	681b      	ldr	r3, [r3, #0]
 8007cb0:	685b      	ldr	r3, [r3, #4]
 8007cb2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007cb4:	687b      	ldr	r3, [r7, #4]
 8007cb6:	681b      	ldr	r3, [r3, #0]
 8007cb8:	689b      	ldr	r3, [r3, #8]
 8007cba:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8007cbc:	687b      	ldr	r3, [r7, #4]
 8007cbe:	681b      	ldr	r3, [r3, #0]
 8007cc0:	4a34      	ldr	r2, [pc, #208]	; (8007d94 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8007cc2:	4293      	cmp	r3, r2
 8007cc4:	d009      	beq.n	8007cda <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8007cc6:	687b      	ldr	r3, [r7, #4]
 8007cc8:	681b      	ldr	r3, [r3, #0]
 8007cca:	4a33      	ldr	r2, [pc, #204]	; (8007d98 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8007ccc:	4293      	cmp	r3, r2
 8007cce:	d004      	beq.n	8007cda <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8007cd0:	687b      	ldr	r3, [r7, #4]
 8007cd2:	681b      	ldr	r3, [r3, #0]
 8007cd4:	4a31      	ldr	r2, [pc, #196]	; (8007d9c <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8007cd6:	4293      	cmp	r3, r2
 8007cd8:	d108      	bne.n	8007cec <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8007cda:	68fb      	ldr	r3, [r7, #12]
 8007cdc:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8007ce0:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8007ce2:	683b      	ldr	r3, [r7, #0]
 8007ce4:	685b      	ldr	r3, [r3, #4]
 8007ce6:	68fa      	ldr	r2, [r7, #12]
 8007ce8:	4313      	orrs	r3, r2
 8007cea:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007cec:	68fb      	ldr	r3, [r7, #12]
 8007cee:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 8007cf2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007cf6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007cf8:	683b      	ldr	r3, [r7, #0]
 8007cfa:	681b      	ldr	r3, [r3, #0]
 8007cfc:	68fa      	ldr	r2, [r7, #12]
 8007cfe:	4313      	orrs	r3, r2
 8007d00:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007d02:	687b      	ldr	r3, [r7, #4]
 8007d04:	681b      	ldr	r3, [r3, #0]
 8007d06:	68fa      	ldr	r2, [r7, #12]
 8007d08:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007d0a:	687b      	ldr	r3, [r7, #4]
 8007d0c:	681b      	ldr	r3, [r3, #0]
 8007d0e:	4a21      	ldr	r2, [pc, #132]	; (8007d94 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8007d10:	4293      	cmp	r3, r2
 8007d12:	d022      	beq.n	8007d5a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8007d14:	687b      	ldr	r3, [r7, #4]
 8007d16:	681b      	ldr	r3, [r3, #0]
 8007d18:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007d1c:	d01d      	beq.n	8007d5a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8007d1e:	687b      	ldr	r3, [r7, #4]
 8007d20:	681b      	ldr	r3, [r3, #0]
 8007d22:	4a1f      	ldr	r2, [pc, #124]	; (8007da0 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 8007d24:	4293      	cmp	r3, r2
 8007d26:	d018      	beq.n	8007d5a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8007d28:	687b      	ldr	r3, [r7, #4]
 8007d2a:	681b      	ldr	r3, [r3, #0]
 8007d2c:	4a1d      	ldr	r2, [pc, #116]	; (8007da4 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 8007d2e:	4293      	cmp	r3, r2
 8007d30:	d013      	beq.n	8007d5a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8007d32:	687b      	ldr	r3, [r7, #4]
 8007d34:	681b      	ldr	r3, [r3, #0]
 8007d36:	4a1c      	ldr	r2, [pc, #112]	; (8007da8 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 8007d38:	4293      	cmp	r3, r2
 8007d3a:	d00e      	beq.n	8007d5a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8007d3c:	687b      	ldr	r3, [r7, #4]
 8007d3e:	681b      	ldr	r3, [r3, #0]
 8007d40:	4a15      	ldr	r2, [pc, #84]	; (8007d98 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8007d42:	4293      	cmp	r3, r2
 8007d44:	d009      	beq.n	8007d5a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8007d46:	687b      	ldr	r3, [r7, #4]
 8007d48:	681b      	ldr	r3, [r3, #0]
 8007d4a:	4a18      	ldr	r2, [pc, #96]	; (8007dac <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 8007d4c:	4293      	cmp	r3, r2
 8007d4e:	d004      	beq.n	8007d5a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8007d50:	687b      	ldr	r3, [r7, #4]
 8007d52:	681b      	ldr	r3, [r3, #0]
 8007d54:	4a11      	ldr	r2, [pc, #68]	; (8007d9c <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8007d56:	4293      	cmp	r3, r2
 8007d58:	d10c      	bne.n	8007d74 <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007d5a:	68bb      	ldr	r3, [r7, #8]
 8007d5c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007d60:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007d62:	683b      	ldr	r3, [r7, #0]
 8007d64:	689b      	ldr	r3, [r3, #8]
 8007d66:	68ba      	ldr	r2, [r7, #8]
 8007d68:	4313      	orrs	r3, r2
 8007d6a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007d6c:	687b      	ldr	r3, [r7, #4]
 8007d6e:	681b      	ldr	r3, [r3, #0]
 8007d70:	68ba      	ldr	r2, [r7, #8]
 8007d72:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007d74:	687b      	ldr	r3, [r7, #4]
 8007d76:	2201      	movs	r2, #1
 8007d78:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	2200      	movs	r2, #0
 8007d80:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007d84:	2300      	movs	r3, #0
}
 8007d86:	4618      	mov	r0, r3
 8007d88:	3714      	adds	r7, #20
 8007d8a:	46bd      	mov	sp, r7
 8007d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d90:	4770      	bx	lr
 8007d92:	bf00      	nop
 8007d94:	40012c00 	.word	0x40012c00
 8007d98:	40013400 	.word	0x40013400
 8007d9c:	40015000 	.word	0x40015000
 8007da0:	40000400 	.word	0x40000400
 8007da4:	40000800 	.word	0x40000800
 8007da8:	40000c00 	.word	0x40000c00
 8007dac:	40014000 	.word	0x40014000

08007db0 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8007db0:	b480      	push	{r7}
 8007db2:	b085      	sub	sp, #20
 8007db4:	af00      	add	r7, sp, #0
 8007db6:	6078      	str	r0, [r7, #4]
 8007db8:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8007dba:	2300      	movs	r3, #0
 8007dbc:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007dc4:	2b01      	cmp	r3, #1
 8007dc6:	d101      	bne.n	8007dcc <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8007dc8:	2302      	movs	r3, #2
 8007dca:	e096      	b.n	8007efa <HAL_TIMEx_ConfigBreakDeadTime+0x14a>
 8007dcc:	687b      	ldr	r3, [r7, #4]
 8007dce:	2201      	movs	r2, #1
 8007dd0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8007dd4:	68fb      	ldr	r3, [r7, #12]
 8007dd6:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8007dda:	683b      	ldr	r3, [r7, #0]
 8007ddc:	68db      	ldr	r3, [r3, #12]
 8007dde:	4313      	orrs	r3, r2
 8007de0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8007de2:	68fb      	ldr	r3, [r7, #12]
 8007de4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8007de8:	683b      	ldr	r3, [r7, #0]
 8007dea:	689b      	ldr	r3, [r3, #8]
 8007dec:	4313      	orrs	r3, r2
 8007dee:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8007df0:	68fb      	ldr	r3, [r7, #12]
 8007df2:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8007df6:	683b      	ldr	r3, [r7, #0]
 8007df8:	685b      	ldr	r3, [r3, #4]
 8007dfa:	4313      	orrs	r3, r2
 8007dfc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8007dfe:	68fb      	ldr	r3, [r7, #12]
 8007e00:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8007e04:	683b      	ldr	r3, [r7, #0]
 8007e06:	681b      	ldr	r3, [r3, #0]
 8007e08:	4313      	orrs	r3, r2
 8007e0a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8007e0c:	68fb      	ldr	r3, [r7, #12]
 8007e0e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8007e12:	683b      	ldr	r3, [r7, #0]
 8007e14:	691b      	ldr	r3, [r3, #16]
 8007e16:	4313      	orrs	r3, r2
 8007e18:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8007e1a:	68fb      	ldr	r3, [r7, #12]
 8007e1c:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8007e20:	683b      	ldr	r3, [r7, #0]
 8007e22:	695b      	ldr	r3, [r3, #20]
 8007e24:	4313      	orrs	r3, r2
 8007e26:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8007e28:	68fb      	ldr	r3, [r7, #12]
 8007e2a:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8007e2e:	683b      	ldr	r3, [r7, #0]
 8007e30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007e32:	4313      	orrs	r3, r2
 8007e34:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8007e36:	68fb      	ldr	r3, [r7, #12]
 8007e38:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 8007e3c:	683b      	ldr	r3, [r7, #0]
 8007e3e:	699b      	ldr	r3, [r3, #24]
 8007e40:	041b      	lsls	r3, r3, #16
 8007e42:	4313      	orrs	r3, r2
 8007e44:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 8007e46:	687b      	ldr	r3, [r7, #4]
 8007e48:	681b      	ldr	r3, [r3, #0]
 8007e4a:	4a2f      	ldr	r2, [pc, #188]	; (8007f08 <HAL_TIMEx_ConfigBreakDeadTime+0x158>)
 8007e4c:	4293      	cmp	r3, r2
 8007e4e:	d009      	beq.n	8007e64 <HAL_TIMEx_ConfigBreakDeadTime+0xb4>
 8007e50:	687b      	ldr	r3, [r7, #4]
 8007e52:	681b      	ldr	r3, [r3, #0]
 8007e54:	4a2d      	ldr	r2, [pc, #180]	; (8007f0c <HAL_TIMEx_ConfigBreakDeadTime+0x15c>)
 8007e56:	4293      	cmp	r3, r2
 8007e58:	d004      	beq.n	8007e64 <HAL_TIMEx_ConfigBreakDeadTime+0xb4>
 8007e5a:	687b      	ldr	r3, [r7, #4]
 8007e5c:	681b      	ldr	r3, [r3, #0]
 8007e5e:	4a2c      	ldr	r2, [pc, #176]	; (8007f10 <HAL_TIMEx_ConfigBreakDeadTime+0x160>)
 8007e60:	4293      	cmp	r3, r2
 8007e62:	d106      	bne.n	8007e72 <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
  {
    /* Check the parameters */
    assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

    /* Set BREAK AF mode */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 8007e64:	68fb      	ldr	r3, [r7, #12]
 8007e66:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8007e6a:	683b      	ldr	r3, [r7, #0]
 8007e6c:	69db      	ldr	r3, [r3, #28]
 8007e6e:	4313      	orrs	r3, r2
 8007e70:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8007e72:	687b      	ldr	r3, [r7, #4]
 8007e74:	681b      	ldr	r3, [r3, #0]
 8007e76:	4a24      	ldr	r2, [pc, #144]	; (8007f08 <HAL_TIMEx_ConfigBreakDeadTime+0x158>)
 8007e78:	4293      	cmp	r3, r2
 8007e7a:	d009      	beq.n	8007e90 <HAL_TIMEx_ConfigBreakDeadTime+0xe0>
 8007e7c:	687b      	ldr	r3, [r7, #4]
 8007e7e:	681b      	ldr	r3, [r3, #0]
 8007e80:	4a22      	ldr	r2, [pc, #136]	; (8007f0c <HAL_TIMEx_ConfigBreakDeadTime+0x15c>)
 8007e82:	4293      	cmp	r3, r2
 8007e84:	d004      	beq.n	8007e90 <HAL_TIMEx_ConfigBreakDeadTime+0xe0>
 8007e86:	687b      	ldr	r3, [r7, #4]
 8007e88:	681b      	ldr	r3, [r3, #0]
 8007e8a:	4a21      	ldr	r2, [pc, #132]	; (8007f10 <HAL_TIMEx_ConfigBreakDeadTime+0x160>)
 8007e8c:	4293      	cmp	r3, r2
 8007e8e:	d12b      	bne.n	8007ee8 <HAL_TIMEx_ConfigBreakDeadTime+0x138>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8007e90:	68fb      	ldr	r3, [r7, #12]
 8007e92:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 8007e96:	683b      	ldr	r3, [r7, #0]
 8007e98:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007e9a:	051b      	lsls	r3, r3, #20
 8007e9c:	4313      	orrs	r3, r2
 8007e9e:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8007ea0:	68fb      	ldr	r3, [r7, #12]
 8007ea2:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8007ea6:	683b      	ldr	r3, [r7, #0]
 8007ea8:	6a1b      	ldr	r3, [r3, #32]
 8007eaa:	4313      	orrs	r3, r2
 8007eac:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8007eae:	68fb      	ldr	r3, [r7, #12]
 8007eb0:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8007eb4:	683b      	ldr	r3, [r7, #0]
 8007eb6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007eb8:	4313      	orrs	r3, r2
 8007eba:	60fb      	str	r3, [r7, #12]

    if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 8007ebc:	687b      	ldr	r3, [r7, #4]
 8007ebe:	681b      	ldr	r3, [r3, #0]
 8007ec0:	4a11      	ldr	r2, [pc, #68]	; (8007f08 <HAL_TIMEx_ConfigBreakDeadTime+0x158>)
 8007ec2:	4293      	cmp	r3, r2
 8007ec4:	d009      	beq.n	8007eda <HAL_TIMEx_ConfigBreakDeadTime+0x12a>
 8007ec6:	687b      	ldr	r3, [r7, #4]
 8007ec8:	681b      	ldr	r3, [r3, #0]
 8007eca:	4a10      	ldr	r2, [pc, #64]	; (8007f0c <HAL_TIMEx_ConfigBreakDeadTime+0x15c>)
 8007ecc:	4293      	cmp	r3, r2
 8007ece:	d004      	beq.n	8007eda <HAL_TIMEx_ConfigBreakDeadTime+0x12a>
 8007ed0:	687b      	ldr	r3, [r7, #4]
 8007ed2:	681b      	ldr	r3, [r3, #0]
 8007ed4:	4a0e      	ldr	r2, [pc, #56]	; (8007f10 <HAL_TIMEx_ConfigBreakDeadTime+0x160>)
 8007ed6:	4293      	cmp	r3, r2
 8007ed8:	d106      	bne.n	8007ee8 <HAL_TIMEx_ConfigBreakDeadTime+0x138>
    {
      /* Check the parameters */
      assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

      /* Set BREAK2 AF mode */
      MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 8007eda:	68fb      	ldr	r3, [r7, #12]
 8007edc:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8007ee0:	683b      	ldr	r3, [r7, #0]
 8007ee2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007ee4:	4313      	orrs	r3, r2
 8007ee6:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8007ee8:	687b      	ldr	r3, [r7, #4]
 8007eea:	681b      	ldr	r3, [r3, #0]
 8007eec:	68fa      	ldr	r2, [r7, #12]
 8007eee:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8007ef0:	687b      	ldr	r3, [r7, #4]
 8007ef2:	2200      	movs	r2, #0
 8007ef4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007ef8:	2300      	movs	r3, #0
}
 8007efa:	4618      	mov	r0, r3
 8007efc:	3714      	adds	r7, #20
 8007efe:	46bd      	mov	sp, r7
 8007f00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f04:	4770      	bx	lr
 8007f06:	bf00      	nop
 8007f08:	40012c00 	.word	0x40012c00
 8007f0c:	40013400 	.word	0x40013400
 8007f10:	40015000 	.word	0x40015000

08007f14 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007f14:	b480      	push	{r7}
 8007f16:	b083      	sub	sp, #12
 8007f18:	af00      	add	r7, sp, #0
 8007f1a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007f1c:	bf00      	nop
 8007f1e:	370c      	adds	r7, #12
 8007f20:	46bd      	mov	sp, r7
 8007f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f26:	4770      	bx	lr

08007f28 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007f28:	b480      	push	{r7}
 8007f2a:	b083      	sub	sp, #12
 8007f2c:	af00      	add	r7, sp, #0
 8007f2e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007f30:	bf00      	nop
 8007f32:	370c      	adds	r7, #12
 8007f34:	46bd      	mov	sp, r7
 8007f36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f3a:	4770      	bx	lr

08007f3c <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8007f3c:	b480      	push	{r7}
 8007f3e:	b083      	sub	sp, #12
 8007f40:	af00      	add	r7, sp, #0
 8007f42:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8007f44:	bf00      	nop
 8007f46:	370c      	adds	r7, #12
 8007f48:	46bd      	mov	sp, r7
 8007f4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f4e:	4770      	bx	lr

08007f50 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 8007f50:	b480      	push	{r7}
 8007f52:	b083      	sub	sp, #12
 8007f54:	af00      	add	r7, sp, #0
 8007f56:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 8007f58:	bf00      	nop
 8007f5a:	370c      	adds	r7, #12
 8007f5c:	46bd      	mov	sp, r7
 8007f5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f62:	4770      	bx	lr

08007f64 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 8007f64:	b480      	push	{r7}
 8007f66:	b083      	sub	sp, #12
 8007f68:	af00      	add	r7, sp, #0
 8007f6a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 8007f6c:	bf00      	nop
 8007f6e:	370c      	adds	r7, #12
 8007f70:	46bd      	mov	sp, r7
 8007f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f76:	4770      	bx	lr

08007f78 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 8007f78:	b480      	push	{r7}
 8007f7a:	b083      	sub	sp, #12
 8007f7c:	af00      	add	r7, sp, #0
 8007f7e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 8007f80:	bf00      	nop
 8007f82:	370c      	adds	r7, #12
 8007f84:	46bd      	mov	sp, r7
 8007f86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f8a:	4770      	bx	lr

08007f8c <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 8007f8c:	b480      	push	{r7}
 8007f8e:	b083      	sub	sp, #12
 8007f90:	af00      	add	r7, sp, #0
 8007f92:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 8007f94:	bf00      	nop
 8007f96:	370c      	adds	r7, #12
 8007f98:	46bd      	mov	sp, r7
 8007f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f9e:	4770      	bx	lr

08007fa0 <TIM_CCxNChannelCmd>:
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 8007fa0:	b480      	push	{r7}
 8007fa2:	b087      	sub	sp, #28
 8007fa4:	af00      	add	r7, sp, #0
 8007fa6:	60f8      	str	r0, [r7, #12]
 8007fa8:	60b9      	str	r1, [r7, #8]
 8007faa:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007fac:	68bb      	ldr	r3, [r7, #8]
 8007fae:	f003 031f 	and.w	r3, r3, #31
 8007fb2:	2204      	movs	r2, #4
 8007fb4:	fa02 f303 	lsl.w	r3, r2, r3
 8007fb8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 8007fba:	68fb      	ldr	r3, [r7, #12]
 8007fbc:	6a1a      	ldr	r2, [r3, #32]
 8007fbe:	697b      	ldr	r3, [r7, #20]
 8007fc0:	43db      	mvns	r3, r3
 8007fc2:	401a      	ands	r2, r3
 8007fc4:	68fb      	ldr	r3, [r7, #12]
 8007fc6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007fc8:	68fb      	ldr	r3, [r7, #12]
 8007fca:	6a1a      	ldr	r2, [r3, #32]
 8007fcc:	68bb      	ldr	r3, [r7, #8]
 8007fce:	f003 031f 	and.w	r3, r3, #31
 8007fd2:	6879      	ldr	r1, [r7, #4]
 8007fd4:	fa01 f303 	lsl.w	r3, r1, r3
 8007fd8:	431a      	orrs	r2, r3
 8007fda:	68fb      	ldr	r3, [r7, #12]
 8007fdc:	621a      	str	r2, [r3, #32]
}
 8007fde:	bf00      	nop
 8007fe0:	371c      	adds	r7, #28
 8007fe2:	46bd      	mov	sp, r7
 8007fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fe8:	4770      	bx	lr

08007fea <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007fea:	b580      	push	{r7, lr}
 8007fec:	b082      	sub	sp, #8
 8007fee:	af00      	add	r7, sp, #0
 8007ff0:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007ff2:	687b      	ldr	r3, [r7, #4]
 8007ff4:	2b00      	cmp	r3, #0
 8007ff6:	d101      	bne.n	8007ffc <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007ff8:	2301      	movs	r3, #1
 8007ffa:	e042      	b.n	8008082 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8007ffc:	687b      	ldr	r3, [r7, #4]
 8007ffe:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008002:	2b00      	cmp	r3, #0
 8008004:	d106      	bne.n	8008014 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008006:	687b      	ldr	r3, [r7, #4]
 8008008:	2200      	movs	r2, #0
 800800a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800800e:	6878      	ldr	r0, [r7, #4]
 8008010:	f7fa fafe 	bl	8002610 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008014:	687b      	ldr	r3, [r7, #4]
 8008016:	2224      	movs	r2, #36	; 0x24
 8008018:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 800801c:	687b      	ldr	r3, [r7, #4]
 800801e:	681b      	ldr	r3, [r3, #0]
 8008020:	681a      	ldr	r2, [r3, #0]
 8008022:	687b      	ldr	r3, [r7, #4]
 8008024:	681b      	ldr	r3, [r3, #0]
 8008026:	f022 0201 	bic.w	r2, r2, #1
 800802a:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800802c:	6878      	ldr	r0, [r7, #4]
 800802e:	f000 fc51 	bl	80088d4 <UART_SetConfig>
 8008032:	4603      	mov	r3, r0
 8008034:	2b01      	cmp	r3, #1
 8008036:	d101      	bne.n	800803c <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8008038:	2301      	movs	r3, #1
 800803a:	e022      	b.n	8008082 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800803c:	687b      	ldr	r3, [r7, #4]
 800803e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008040:	2b00      	cmp	r3, #0
 8008042:	d002      	beq.n	800804a <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 8008044:	6878      	ldr	r0, [r7, #4]
 8008046:	f000 ff41 	bl	8008ecc <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800804a:	687b      	ldr	r3, [r7, #4]
 800804c:	681b      	ldr	r3, [r3, #0]
 800804e:	685a      	ldr	r2, [r3, #4]
 8008050:	687b      	ldr	r3, [r7, #4]
 8008052:	681b      	ldr	r3, [r3, #0]
 8008054:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8008058:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800805a:	687b      	ldr	r3, [r7, #4]
 800805c:	681b      	ldr	r3, [r3, #0]
 800805e:	689a      	ldr	r2, [r3, #8]
 8008060:	687b      	ldr	r3, [r7, #4]
 8008062:	681b      	ldr	r3, [r3, #0]
 8008064:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8008068:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800806a:	687b      	ldr	r3, [r7, #4]
 800806c:	681b      	ldr	r3, [r3, #0]
 800806e:	681a      	ldr	r2, [r3, #0]
 8008070:	687b      	ldr	r3, [r7, #4]
 8008072:	681b      	ldr	r3, [r3, #0]
 8008074:	f042 0201 	orr.w	r2, r2, #1
 8008078:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800807a:	6878      	ldr	r0, [r7, #4]
 800807c:	f000 ffc8 	bl	8009010 <UART_CheckIdleState>
 8008080:	4603      	mov	r3, r0
}
 8008082:	4618      	mov	r0, r3
 8008084:	3708      	adds	r7, #8
 8008086:	46bd      	mov	sp, r7
 8008088:	bd80      	pop	{r7, pc}

0800808a <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800808a:	b580      	push	{r7, lr}
 800808c:	b08a      	sub	sp, #40	; 0x28
 800808e:	af02      	add	r7, sp, #8
 8008090:	60f8      	str	r0, [r7, #12]
 8008092:	60b9      	str	r1, [r7, #8]
 8008094:	603b      	str	r3, [r7, #0]
 8008096:	4613      	mov	r3, r2
 8008098:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800809a:	68fb      	ldr	r3, [r7, #12]
 800809c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80080a0:	2b20      	cmp	r3, #32
 80080a2:	f040 8083 	bne.w	80081ac <HAL_UART_Transmit+0x122>
  {
    if ((pData == NULL) || (Size == 0U))
 80080a6:	68bb      	ldr	r3, [r7, #8]
 80080a8:	2b00      	cmp	r3, #0
 80080aa:	d002      	beq.n	80080b2 <HAL_UART_Transmit+0x28>
 80080ac:	88fb      	ldrh	r3, [r7, #6]
 80080ae:	2b00      	cmp	r3, #0
 80080b0:	d101      	bne.n	80080b6 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 80080b2:	2301      	movs	r3, #1
 80080b4:	e07b      	b.n	80081ae <HAL_UART_Transmit+0x124>
    }

    __HAL_LOCK(huart);
 80080b6:	68fb      	ldr	r3, [r7, #12]
 80080b8:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 80080bc:	2b01      	cmp	r3, #1
 80080be:	d101      	bne.n	80080c4 <HAL_UART_Transmit+0x3a>
 80080c0:	2302      	movs	r3, #2
 80080c2:	e074      	b.n	80081ae <HAL_UART_Transmit+0x124>
 80080c4:	68fb      	ldr	r3, [r7, #12]
 80080c6:	2201      	movs	r2, #1
 80080c8:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80080cc:	68fb      	ldr	r3, [r7, #12]
 80080ce:	2200      	movs	r2, #0
 80080d0:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80080d4:	68fb      	ldr	r3, [r7, #12]
 80080d6:	2221      	movs	r2, #33	; 0x21
 80080d8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80080dc:	f7fa fb4c 	bl	8002778 <HAL_GetTick>
 80080e0:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80080e2:	68fb      	ldr	r3, [r7, #12]
 80080e4:	88fa      	ldrh	r2, [r7, #6]
 80080e6:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 80080ea:	68fb      	ldr	r3, [r7, #12]
 80080ec:	88fa      	ldrh	r2, [r7, #6]
 80080ee:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80080f2:	68fb      	ldr	r3, [r7, #12]
 80080f4:	689b      	ldr	r3, [r3, #8]
 80080f6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80080fa:	d108      	bne.n	800810e <HAL_UART_Transmit+0x84>
 80080fc:	68fb      	ldr	r3, [r7, #12]
 80080fe:	691b      	ldr	r3, [r3, #16]
 8008100:	2b00      	cmp	r3, #0
 8008102:	d104      	bne.n	800810e <HAL_UART_Transmit+0x84>
    {
      pdata8bits  = NULL;
 8008104:	2300      	movs	r3, #0
 8008106:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8008108:	68bb      	ldr	r3, [r7, #8]
 800810a:	61bb      	str	r3, [r7, #24]
 800810c:	e003      	b.n	8008116 <HAL_UART_Transmit+0x8c>
    }
    else
    {
      pdata8bits  = pData;
 800810e:	68bb      	ldr	r3, [r7, #8]
 8008110:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8008112:	2300      	movs	r3, #0
 8008114:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8008116:	68fb      	ldr	r3, [r7, #12]
 8008118:	2200      	movs	r2, #0
 800811a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    while (huart->TxXferCount > 0U)
 800811e:	e02c      	b.n	800817a <HAL_UART_Transmit+0xf0>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8008120:	683b      	ldr	r3, [r7, #0]
 8008122:	9300      	str	r3, [sp, #0]
 8008124:	697b      	ldr	r3, [r7, #20]
 8008126:	2200      	movs	r2, #0
 8008128:	2180      	movs	r1, #128	; 0x80
 800812a:	68f8      	ldr	r0, [r7, #12]
 800812c:	f000 ffbb 	bl	80090a6 <UART_WaitOnFlagUntilTimeout>
 8008130:	4603      	mov	r3, r0
 8008132:	2b00      	cmp	r3, #0
 8008134:	d001      	beq.n	800813a <HAL_UART_Transmit+0xb0>
      {
        return HAL_TIMEOUT;
 8008136:	2303      	movs	r3, #3
 8008138:	e039      	b.n	80081ae <HAL_UART_Transmit+0x124>
      }
      if (pdata8bits == NULL)
 800813a:	69fb      	ldr	r3, [r7, #28]
 800813c:	2b00      	cmp	r3, #0
 800813e:	d10b      	bne.n	8008158 <HAL_UART_Transmit+0xce>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8008140:	69bb      	ldr	r3, [r7, #24]
 8008142:	881b      	ldrh	r3, [r3, #0]
 8008144:	461a      	mov	r2, r3
 8008146:	68fb      	ldr	r3, [r7, #12]
 8008148:	681b      	ldr	r3, [r3, #0]
 800814a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800814e:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8008150:	69bb      	ldr	r3, [r7, #24]
 8008152:	3302      	adds	r3, #2
 8008154:	61bb      	str	r3, [r7, #24]
 8008156:	e007      	b.n	8008168 <HAL_UART_Transmit+0xde>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8008158:	69fb      	ldr	r3, [r7, #28]
 800815a:	781a      	ldrb	r2, [r3, #0]
 800815c:	68fb      	ldr	r3, [r7, #12]
 800815e:	681b      	ldr	r3, [r3, #0]
 8008160:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8008162:	69fb      	ldr	r3, [r7, #28]
 8008164:	3301      	adds	r3, #1
 8008166:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8008168:	68fb      	ldr	r3, [r7, #12]
 800816a:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 800816e:	b29b      	uxth	r3, r3
 8008170:	3b01      	subs	r3, #1
 8008172:	b29a      	uxth	r2, r3
 8008174:	68fb      	ldr	r3, [r7, #12]
 8008176:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 800817a:	68fb      	ldr	r3, [r7, #12]
 800817c:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8008180:	b29b      	uxth	r3, r3
 8008182:	2b00      	cmp	r3, #0
 8008184:	d1cc      	bne.n	8008120 <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8008186:	683b      	ldr	r3, [r7, #0]
 8008188:	9300      	str	r3, [sp, #0]
 800818a:	697b      	ldr	r3, [r7, #20]
 800818c:	2200      	movs	r2, #0
 800818e:	2140      	movs	r1, #64	; 0x40
 8008190:	68f8      	ldr	r0, [r7, #12]
 8008192:	f000 ff88 	bl	80090a6 <UART_WaitOnFlagUntilTimeout>
 8008196:	4603      	mov	r3, r0
 8008198:	2b00      	cmp	r3, #0
 800819a:	d001      	beq.n	80081a0 <HAL_UART_Transmit+0x116>
    {
      return HAL_TIMEOUT;
 800819c:	2303      	movs	r3, #3
 800819e:	e006      	b.n	80081ae <HAL_UART_Transmit+0x124>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80081a0:	68fb      	ldr	r3, [r7, #12]
 80081a2:	2220      	movs	r2, #32
 80081a4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    return HAL_OK;
 80081a8:	2300      	movs	r3, #0
 80081aa:	e000      	b.n	80081ae <HAL_UART_Transmit+0x124>
  }
  else
  {
    return HAL_BUSY;
 80081ac:	2302      	movs	r3, #2
  }
}
 80081ae:	4618      	mov	r0, r3
 80081b0:	3720      	adds	r7, #32
 80081b2:	46bd      	mov	sp, r7
 80081b4:	bd80      	pop	{r7, pc}
	...

080081b8 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80081b8:	b580      	push	{r7, lr}
 80081ba:	b08a      	sub	sp, #40	; 0x28
 80081bc:	af00      	add	r7, sp, #0
 80081be:	60f8      	str	r0, [r7, #12]
 80081c0:	60b9      	str	r1, [r7, #8]
 80081c2:	4613      	mov	r3, r2
 80081c4:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80081c6:	68fb      	ldr	r3, [r7, #12]
 80081c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80081cc:	2b20      	cmp	r3, #32
 80081ce:	d142      	bne.n	8008256 <HAL_UART_Receive_IT+0x9e>
  {
    if ((pData == NULL) || (Size == 0U))
 80081d0:	68bb      	ldr	r3, [r7, #8]
 80081d2:	2b00      	cmp	r3, #0
 80081d4:	d002      	beq.n	80081dc <HAL_UART_Receive_IT+0x24>
 80081d6:	88fb      	ldrh	r3, [r7, #6]
 80081d8:	2b00      	cmp	r3, #0
 80081da:	d101      	bne.n	80081e0 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 80081dc:	2301      	movs	r3, #1
 80081de:	e03b      	b.n	8008258 <HAL_UART_Receive_IT+0xa0>
    }

    __HAL_LOCK(huart);
 80081e0:	68fb      	ldr	r3, [r7, #12]
 80081e2:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 80081e6:	2b01      	cmp	r3, #1
 80081e8:	d101      	bne.n	80081ee <HAL_UART_Receive_IT+0x36>
 80081ea:	2302      	movs	r3, #2
 80081ec:	e034      	b.n	8008258 <HAL_UART_Receive_IT+0xa0>
 80081ee:	68fb      	ldr	r3, [r7, #12]
 80081f0:	2201      	movs	r2, #1
 80081f2:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80081f6:	68fb      	ldr	r3, [r7, #12]
 80081f8:	2200      	movs	r2, #0
 80081fa:	66da      	str	r2, [r3, #108]	; 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80081fc:	68fb      	ldr	r3, [r7, #12]
 80081fe:	681b      	ldr	r3, [r3, #0]
 8008200:	4a17      	ldr	r2, [pc, #92]	; (8008260 <HAL_UART_Receive_IT+0xa8>)
 8008202:	4293      	cmp	r3, r2
 8008204:	d01f      	beq.n	8008246 <HAL_UART_Receive_IT+0x8e>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8008206:	68fb      	ldr	r3, [r7, #12]
 8008208:	681b      	ldr	r3, [r3, #0]
 800820a:	685b      	ldr	r3, [r3, #4]
 800820c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8008210:	2b00      	cmp	r3, #0
 8008212:	d018      	beq.n	8008246 <HAL_UART_Receive_IT+0x8e>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8008214:	68fb      	ldr	r3, [r7, #12]
 8008216:	681b      	ldr	r3, [r3, #0]
 8008218:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800821a:	697b      	ldr	r3, [r7, #20]
 800821c:	e853 3f00 	ldrex	r3, [r3]
 8008220:	613b      	str	r3, [r7, #16]
   return(result);
 8008222:	693b      	ldr	r3, [r7, #16]
 8008224:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8008228:	627b      	str	r3, [r7, #36]	; 0x24
 800822a:	68fb      	ldr	r3, [r7, #12]
 800822c:	681b      	ldr	r3, [r3, #0]
 800822e:	461a      	mov	r2, r3
 8008230:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008232:	623b      	str	r3, [r7, #32]
 8008234:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008236:	69f9      	ldr	r1, [r7, #28]
 8008238:	6a3a      	ldr	r2, [r7, #32]
 800823a:	e841 2300 	strex	r3, r2, [r1]
 800823e:	61bb      	str	r3, [r7, #24]
   return(result);
 8008240:	69bb      	ldr	r3, [r7, #24]
 8008242:	2b00      	cmp	r3, #0
 8008244:	d1e6      	bne.n	8008214 <HAL_UART_Receive_IT+0x5c>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8008246:	88fb      	ldrh	r3, [r7, #6]
 8008248:	461a      	mov	r2, r3
 800824a:	68b9      	ldr	r1, [r7, #8]
 800824c:	68f8      	ldr	r0, [r7, #12]
 800824e:	f000 fff3 	bl	8009238 <UART_Start_Receive_IT>
 8008252:	4603      	mov	r3, r0
 8008254:	e000      	b.n	8008258 <HAL_UART_Receive_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8008256:	2302      	movs	r3, #2
  }
}
 8008258:	4618      	mov	r0, r3
 800825a:	3728      	adds	r7, #40	; 0x28
 800825c:	46bd      	mov	sp, r7
 800825e:	bd80      	pop	{r7, pc}
 8008260:	40008000 	.word	0x40008000

08008264 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8008264:	b580      	push	{r7, lr}
 8008266:	b0ba      	sub	sp, #232	; 0xe8
 8008268:	af00      	add	r7, sp, #0
 800826a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800826c:	687b      	ldr	r3, [r7, #4]
 800826e:	681b      	ldr	r3, [r3, #0]
 8008270:	69db      	ldr	r3, [r3, #28]
 8008272:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8008276:	687b      	ldr	r3, [r7, #4]
 8008278:	681b      	ldr	r3, [r3, #0]
 800827a:	681b      	ldr	r3, [r3, #0]
 800827c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8008280:	687b      	ldr	r3, [r7, #4]
 8008282:	681b      	ldr	r3, [r3, #0]
 8008284:	689b      	ldr	r3, [r3, #8]
 8008286:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800828a:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 800828e:	f640 030f 	movw	r3, #2063	; 0x80f
 8008292:	4013      	ands	r3, r2
 8008294:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 8008298:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800829c:	2b00      	cmp	r3, #0
 800829e:	d11b      	bne.n	80082d8 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80082a0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80082a4:	f003 0320 	and.w	r3, r3, #32
 80082a8:	2b00      	cmp	r3, #0
 80082aa:	d015      	beq.n	80082d8 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80082ac:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80082b0:	f003 0320 	and.w	r3, r3, #32
 80082b4:	2b00      	cmp	r3, #0
 80082b6:	d105      	bne.n	80082c4 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80082b8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80082bc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80082c0:	2b00      	cmp	r3, #0
 80082c2:	d009      	beq.n	80082d8 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 80082c4:	687b      	ldr	r3, [r7, #4]
 80082c6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80082c8:	2b00      	cmp	r3, #0
 80082ca:	f000 82d6 	beq.w	800887a <HAL_UART_IRQHandler+0x616>
      {
        huart->RxISR(huart);
 80082ce:	687b      	ldr	r3, [r7, #4]
 80082d0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80082d2:	6878      	ldr	r0, [r7, #4]
 80082d4:	4798      	blx	r3
      }
      return;
 80082d6:	e2d0      	b.n	800887a <HAL_UART_IRQHandler+0x616>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80082d8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80082dc:	2b00      	cmp	r3, #0
 80082de:	f000 811f 	beq.w	8008520 <HAL_UART_IRQHandler+0x2bc>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 80082e2:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 80082e6:	4b8b      	ldr	r3, [pc, #556]	; (8008514 <HAL_UART_IRQHandler+0x2b0>)
 80082e8:	4013      	ands	r3, r2
 80082ea:	2b00      	cmp	r3, #0
 80082ec:	d106      	bne.n	80082fc <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 80082ee:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 80082f2:	4b89      	ldr	r3, [pc, #548]	; (8008518 <HAL_UART_IRQHandler+0x2b4>)
 80082f4:	4013      	ands	r3, r2
 80082f6:	2b00      	cmp	r3, #0
 80082f8:	f000 8112 	beq.w	8008520 <HAL_UART_IRQHandler+0x2bc>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80082fc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008300:	f003 0301 	and.w	r3, r3, #1
 8008304:	2b00      	cmp	r3, #0
 8008306:	d011      	beq.n	800832c <HAL_UART_IRQHandler+0xc8>
 8008308:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800830c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008310:	2b00      	cmp	r3, #0
 8008312:	d00b      	beq.n	800832c <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8008314:	687b      	ldr	r3, [r7, #4]
 8008316:	681b      	ldr	r3, [r3, #0]
 8008318:	2201      	movs	r2, #1
 800831a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800831c:	687b      	ldr	r3, [r7, #4]
 800831e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008322:	f043 0201 	orr.w	r2, r3, #1
 8008326:	687b      	ldr	r3, [r7, #4]
 8008328:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800832c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008330:	f003 0302 	and.w	r3, r3, #2
 8008334:	2b00      	cmp	r3, #0
 8008336:	d011      	beq.n	800835c <HAL_UART_IRQHandler+0xf8>
 8008338:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800833c:	f003 0301 	and.w	r3, r3, #1
 8008340:	2b00      	cmp	r3, #0
 8008342:	d00b      	beq.n	800835c <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8008344:	687b      	ldr	r3, [r7, #4]
 8008346:	681b      	ldr	r3, [r3, #0]
 8008348:	2202      	movs	r2, #2
 800834a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800834c:	687b      	ldr	r3, [r7, #4]
 800834e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008352:	f043 0204 	orr.w	r2, r3, #4
 8008356:	687b      	ldr	r3, [r7, #4]
 8008358:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800835c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008360:	f003 0304 	and.w	r3, r3, #4
 8008364:	2b00      	cmp	r3, #0
 8008366:	d011      	beq.n	800838c <HAL_UART_IRQHandler+0x128>
 8008368:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800836c:	f003 0301 	and.w	r3, r3, #1
 8008370:	2b00      	cmp	r3, #0
 8008372:	d00b      	beq.n	800838c <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8008374:	687b      	ldr	r3, [r7, #4]
 8008376:	681b      	ldr	r3, [r3, #0]
 8008378:	2204      	movs	r2, #4
 800837a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800837c:	687b      	ldr	r3, [r7, #4]
 800837e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008382:	f043 0202 	orr.w	r2, r3, #2
 8008386:	687b      	ldr	r3, [r7, #4]
 8008388:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800838c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008390:	f003 0308 	and.w	r3, r3, #8
 8008394:	2b00      	cmp	r3, #0
 8008396:	d017      	beq.n	80083c8 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8008398:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800839c:	f003 0320 	and.w	r3, r3, #32
 80083a0:	2b00      	cmp	r3, #0
 80083a2:	d105      	bne.n	80083b0 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 80083a4:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 80083a8:	4b5a      	ldr	r3, [pc, #360]	; (8008514 <HAL_UART_IRQHandler+0x2b0>)
 80083aa:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80083ac:	2b00      	cmp	r3, #0
 80083ae:	d00b      	beq.n	80083c8 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80083b0:	687b      	ldr	r3, [r7, #4]
 80083b2:	681b      	ldr	r3, [r3, #0]
 80083b4:	2208      	movs	r2, #8
 80083b6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80083b8:	687b      	ldr	r3, [r7, #4]
 80083ba:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80083be:	f043 0208 	orr.w	r2, r3, #8
 80083c2:	687b      	ldr	r3, [r7, #4]
 80083c4:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80083c8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80083cc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80083d0:	2b00      	cmp	r3, #0
 80083d2:	d012      	beq.n	80083fa <HAL_UART_IRQHandler+0x196>
 80083d4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80083d8:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80083dc:	2b00      	cmp	r3, #0
 80083de:	d00c      	beq.n	80083fa <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80083e0:	687b      	ldr	r3, [r7, #4]
 80083e2:	681b      	ldr	r3, [r3, #0]
 80083e4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80083e8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80083ea:	687b      	ldr	r3, [r7, #4]
 80083ec:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80083f0:	f043 0220 	orr.w	r2, r3, #32
 80083f4:	687b      	ldr	r3, [r7, #4]
 80083f6:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80083fa:	687b      	ldr	r3, [r7, #4]
 80083fc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008400:	2b00      	cmp	r3, #0
 8008402:	f000 823c 	beq.w	800887e <HAL_UART_IRQHandler+0x61a>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8008406:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800840a:	f003 0320 	and.w	r3, r3, #32
 800840e:	2b00      	cmp	r3, #0
 8008410:	d013      	beq.n	800843a <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8008412:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008416:	f003 0320 	and.w	r3, r3, #32
 800841a:	2b00      	cmp	r3, #0
 800841c:	d105      	bne.n	800842a <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800841e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008422:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008426:	2b00      	cmp	r3, #0
 8008428:	d007      	beq.n	800843a <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800842a:	687b      	ldr	r3, [r7, #4]
 800842c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800842e:	2b00      	cmp	r3, #0
 8008430:	d003      	beq.n	800843a <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 8008432:	687b      	ldr	r3, [r7, #4]
 8008434:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008436:	6878      	ldr	r0, [r7, #4]
 8008438:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800843a:	687b      	ldr	r3, [r7, #4]
 800843c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008440:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8008444:	687b      	ldr	r3, [r7, #4]
 8008446:	681b      	ldr	r3, [r3, #0]
 8008448:	689b      	ldr	r3, [r3, #8]
 800844a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800844e:	2b40      	cmp	r3, #64	; 0x40
 8008450:	d005      	beq.n	800845e <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8008452:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8008456:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800845a:	2b00      	cmp	r3, #0
 800845c:	d04f      	beq.n	80084fe <HAL_UART_IRQHandler+0x29a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800845e:	6878      	ldr	r0, [r7, #4]
 8008460:	f001 f814 	bl	800948c <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008464:	687b      	ldr	r3, [r7, #4]
 8008466:	681b      	ldr	r3, [r3, #0]
 8008468:	689b      	ldr	r3, [r3, #8]
 800846a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800846e:	2b40      	cmp	r3, #64	; 0x40
 8008470:	d141      	bne.n	80084f6 <HAL_UART_IRQHandler+0x292>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008472:	687b      	ldr	r3, [r7, #4]
 8008474:	681b      	ldr	r3, [r3, #0]
 8008476:	3308      	adds	r3, #8
 8008478:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800847c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8008480:	e853 3f00 	ldrex	r3, [r3]
 8008484:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8008488:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800848c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008490:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8008494:	687b      	ldr	r3, [r7, #4]
 8008496:	681b      	ldr	r3, [r3, #0]
 8008498:	3308      	adds	r3, #8
 800849a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800849e:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 80084a2:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80084a6:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 80084aa:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 80084ae:	e841 2300 	strex	r3, r2, [r1]
 80084b2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 80084b6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80084ba:	2b00      	cmp	r3, #0
 80084bc:	d1d9      	bne.n	8008472 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80084be:	687b      	ldr	r3, [r7, #4]
 80084c0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80084c2:	2b00      	cmp	r3, #0
 80084c4:	d013      	beq.n	80084ee <HAL_UART_IRQHandler+0x28a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80084c6:	687b      	ldr	r3, [r7, #4]
 80084c8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80084ca:	4a14      	ldr	r2, [pc, #80]	; (800851c <HAL_UART_IRQHandler+0x2b8>)
 80084cc:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80084ce:	687b      	ldr	r3, [r7, #4]
 80084d0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80084d2:	4618      	mov	r0, r3
 80084d4:	f7fc fadc 	bl	8004a90 <HAL_DMA_Abort_IT>
 80084d8:	4603      	mov	r3, r0
 80084da:	2b00      	cmp	r3, #0
 80084dc:	d017      	beq.n	800850e <HAL_UART_IRQHandler+0x2aa>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80084de:	687b      	ldr	r3, [r7, #4]
 80084e0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80084e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80084e4:	687a      	ldr	r2, [r7, #4]
 80084e6:	6fd2      	ldr	r2, [r2, #124]	; 0x7c
 80084e8:	4610      	mov	r0, r2
 80084ea:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80084ec:	e00f      	b.n	800850e <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80084ee:	6878      	ldr	r0, [r7, #4]
 80084f0:	f000 f9da 	bl	80088a8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80084f4:	e00b      	b.n	800850e <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80084f6:	6878      	ldr	r0, [r7, #4]
 80084f8:	f000 f9d6 	bl	80088a8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80084fc:	e007      	b.n	800850e <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80084fe:	6878      	ldr	r0, [r7, #4]
 8008500:	f000 f9d2 	bl	80088a8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008504:	687b      	ldr	r3, [r7, #4]
 8008506:	2200      	movs	r2, #0
 8008508:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      }
    }
    return;
 800850c:	e1b7      	b.n	800887e <HAL_UART_IRQHandler+0x61a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800850e:	bf00      	nop
    return;
 8008510:	e1b5      	b.n	800887e <HAL_UART_IRQHandler+0x61a>
 8008512:	bf00      	nop
 8008514:	10000001 	.word	0x10000001
 8008518:	04000120 	.word	0x04000120
 800851c:	08009559 	.word	0x08009559

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008520:	687b      	ldr	r3, [r7, #4]
 8008522:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008524:	2b01      	cmp	r3, #1
 8008526:	f040 814a 	bne.w	80087be <HAL_UART_IRQHandler+0x55a>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800852a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800852e:	f003 0310 	and.w	r3, r3, #16
 8008532:	2b00      	cmp	r3, #0
 8008534:	f000 8143 	beq.w	80087be <HAL_UART_IRQHandler+0x55a>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8008538:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800853c:	f003 0310 	and.w	r3, r3, #16
 8008540:	2b00      	cmp	r3, #0
 8008542:	f000 813c 	beq.w	80087be <HAL_UART_IRQHandler+0x55a>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008546:	687b      	ldr	r3, [r7, #4]
 8008548:	681b      	ldr	r3, [r3, #0]
 800854a:	2210      	movs	r2, #16
 800854c:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800854e:	687b      	ldr	r3, [r7, #4]
 8008550:	681b      	ldr	r3, [r3, #0]
 8008552:	689b      	ldr	r3, [r3, #8]
 8008554:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008558:	2b40      	cmp	r3, #64	; 0x40
 800855a:	f040 80b5 	bne.w	80086c8 <HAL_UART_IRQHandler+0x464>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800855e:	687b      	ldr	r3, [r7, #4]
 8008560:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8008562:	681b      	ldr	r3, [r3, #0]
 8008564:	685b      	ldr	r3, [r3, #4]
 8008566:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 800856a:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800856e:	2b00      	cmp	r3, #0
 8008570:	f000 8187 	beq.w	8008882 <HAL_UART_IRQHandler+0x61e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8008574:	687b      	ldr	r3, [r7, #4]
 8008576:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800857a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800857e:	429a      	cmp	r2, r3
 8008580:	f080 817f 	bcs.w	8008882 <HAL_UART_IRQHandler+0x61e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8008584:	687b      	ldr	r3, [r7, #4]
 8008586:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800858a:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800858e:	687b      	ldr	r3, [r7, #4]
 8008590:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8008592:	681b      	ldr	r3, [r3, #0]
 8008594:	681b      	ldr	r3, [r3, #0]
 8008596:	f003 0320 	and.w	r3, r3, #32
 800859a:	2b00      	cmp	r3, #0
 800859c:	f040 8086 	bne.w	80086ac <HAL_UART_IRQHandler+0x448>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80085a0:	687b      	ldr	r3, [r7, #4]
 80085a2:	681b      	ldr	r3, [r3, #0]
 80085a4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80085a8:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80085ac:	e853 3f00 	ldrex	r3, [r3]
 80085b0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 80085b4:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80085b8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80085bc:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80085c0:	687b      	ldr	r3, [r7, #4]
 80085c2:	681b      	ldr	r3, [r3, #0]
 80085c4:	461a      	mov	r2, r3
 80085c6:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80085ca:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 80085ce:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80085d2:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 80085d6:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80085da:	e841 2300 	strex	r3, r2, [r1]
 80085de:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 80085e2:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80085e6:	2b00      	cmp	r3, #0
 80085e8:	d1da      	bne.n	80085a0 <HAL_UART_IRQHandler+0x33c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80085ea:	687b      	ldr	r3, [r7, #4]
 80085ec:	681b      	ldr	r3, [r3, #0]
 80085ee:	3308      	adds	r3, #8
 80085f0:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80085f2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80085f4:	e853 3f00 	ldrex	r3, [r3]
 80085f8:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 80085fa:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80085fc:	f023 0301 	bic.w	r3, r3, #1
 8008600:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8008604:	687b      	ldr	r3, [r7, #4]
 8008606:	681b      	ldr	r3, [r3, #0]
 8008608:	3308      	adds	r3, #8
 800860a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800860e:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8008612:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008614:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8008616:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800861a:	e841 2300 	strex	r3, r2, [r1]
 800861e:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8008620:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8008622:	2b00      	cmp	r3, #0
 8008624:	d1e1      	bne.n	80085ea <HAL_UART_IRQHandler+0x386>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008626:	687b      	ldr	r3, [r7, #4]
 8008628:	681b      	ldr	r3, [r3, #0]
 800862a:	3308      	adds	r3, #8
 800862c:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800862e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8008630:	e853 3f00 	ldrex	r3, [r3]
 8008634:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8008636:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8008638:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800863c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8008640:	687b      	ldr	r3, [r7, #4]
 8008642:	681b      	ldr	r3, [r3, #0]
 8008644:	3308      	adds	r3, #8
 8008646:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800864a:	66fa      	str	r2, [r7, #108]	; 0x6c
 800864c:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800864e:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8008650:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8008652:	e841 2300 	strex	r3, r2, [r1]
 8008656:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8008658:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800865a:	2b00      	cmp	r3, #0
 800865c:	d1e3      	bne.n	8008626 <HAL_UART_IRQHandler+0x3c2>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800865e:	687b      	ldr	r3, [r7, #4]
 8008660:	2220      	movs	r2, #32
 8008662:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008666:	687b      	ldr	r3, [r7, #4]
 8008668:	2200      	movs	r2, #0
 800866a:	66da      	str	r2, [r3, #108]	; 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800866c:	687b      	ldr	r3, [r7, #4]
 800866e:	681b      	ldr	r3, [r3, #0]
 8008670:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008672:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008674:	e853 3f00 	ldrex	r3, [r3]
 8008678:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800867a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800867c:	f023 0310 	bic.w	r3, r3, #16
 8008680:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8008684:	687b      	ldr	r3, [r7, #4]
 8008686:	681b      	ldr	r3, [r3, #0]
 8008688:	461a      	mov	r2, r3
 800868a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800868e:	65bb      	str	r3, [r7, #88]	; 0x58
 8008690:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008692:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8008694:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8008696:	e841 2300 	strex	r3, r2, [r1]
 800869a:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800869c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800869e:	2b00      	cmp	r3, #0
 80086a0:	d1e4      	bne.n	800866c <HAL_UART_IRQHandler+0x408>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80086a2:	687b      	ldr	r3, [r7, #4]
 80086a4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80086a6:	4618      	mov	r0, r3
 80086a8:	f7fc f999 	bl	80049de <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80086ac:	687b      	ldr	r3, [r7, #4]
 80086ae:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 80086b2:	687b      	ldr	r3, [r7, #4]
 80086b4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80086b8:	b29b      	uxth	r3, r3
 80086ba:	1ad3      	subs	r3, r2, r3
 80086bc:	b29b      	uxth	r3, r3
 80086be:	4619      	mov	r1, r3
 80086c0:	6878      	ldr	r0, [r7, #4]
 80086c2:	f000 f8fb 	bl	80088bc <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80086c6:	e0dc      	b.n	8008882 <HAL_UART_IRQHandler+0x61e>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80086c8:	687b      	ldr	r3, [r7, #4]
 80086ca:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 80086ce:	687b      	ldr	r3, [r7, #4]
 80086d0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80086d4:	b29b      	uxth	r3, r3
 80086d6:	1ad3      	subs	r3, r2, r3
 80086d8:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 80086dc:	687b      	ldr	r3, [r7, #4]
 80086de:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80086e2:	b29b      	uxth	r3, r3
 80086e4:	2b00      	cmp	r3, #0
 80086e6:	f000 80ce 	beq.w	8008886 <HAL_UART_IRQHandler+0x622>
          && (nb_rx_data > 0U))
 80086ea:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80086ee:	2b00      	cmp	r3, #0
 80086f0:	f000 80c9 	beq.w	8008886 <HAL_UART_IRQHandler+0x622>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80086f4:	687b      	ldr	r3, [r7, #4]
 80086f6:	681b      	ldr	r3, [r3, #0]
 80086f8:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80086fa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80086fc:	e853 3f00 	ldrex	r3, [r3]
 8008700:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8008702:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008704:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8008708:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800870c:	687b      	ldr	r3, [r7, #4]
 800870e:	681b      	ldr	r3, [r3, #0]
 8008710:	461a      	mov	r2, r3
 8008712:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8008716:	647b      	str	r3, [r7, #68]	; 0x44
 8008718:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800871a:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800871c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800871e:	e841 2300 	strex	r3, r2, [r1]
 8008722:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8008724:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008726:	2b00      	cmp	r3, #0
 8008728:	d1e4      	bne.n	80086f4 <HAL_UART_IRQHandler+0x490>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800872a:	687b      	ldr	r3, [r7, #4]
 800872c:	681b      	ldr	r3, [r3, #0]
 800872e:	3308      	adds	r3, #8
 8008730:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008732:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008734:	e853 3f00 	ldrex	r3, [r3]
 8008738:	623b      	str	r3, [r7, #32]
   return(result);
 800873a:	6a3b      	ldr	r3, [r7, #32]
 800873c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8008740:	f023 0301 	bic.w	r3, r3, #1
 8008744:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8008748:	687b      	ldr	r3, [r7, #4]
 800874a:	681b      	ldr	r3, [r3, #0]
 800874c:	3308      	adds	r3, #8
 800874e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8008752:	633a      	str	r2, [r7, #48]	; 0x30
 8008754:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008756:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8008758:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800875a:	e841 2300 	strex	r3, r2, [r1]
 800875e:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8008760:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008762:	2b00      	cmp	r3, #0
 8008764:	d1e1      	bne.n	800872a <HAL_UART_IRQHandler+0x4c6>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8008766:	687b      	ldr	r3, [r7, #4]
 8008768:	2220      	movs	r2, #32
 800876a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800876e:	687b      	ldr	r3, [r7, #4]
 8008770:	2200      	movs	r2, #0
 8008772:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8008774:	687b      	ldr	r3, [r7, #4]
 8008776:	2200      	movs	r2, #0
 8008778:	671a      	str	r2, [r3, #112]	; 0x70

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800877a:	687b      	ldr	r3, [r7, #4]
 800877c:	681b      	ldr	r3, [r3, #0]
 800877e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008780:	693b      	ldr	r3, [r7, #16]
 8008782:	e853 3f00 	ldrex	r3, [r3]
 8008786:	60fb      	str	r3, [r7, #12]
   return(result);
 8008788:	68fb      	ldr	r3, [r7, #12]
 800878a:	f023 0310 	bic.w	r3, r3, #16
 800878e:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8008792:	687b      	ldr	r3, [r7, #4]
 8008794:	681b      	ldr	r3, [r3, #0]
 8008796:	461a      	mov	r2, r3
 8008798:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800879c:	61fb      	str	r3, [r7, #28]
 800879e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80087a0:	69b9      	ldr	r1, [r7, #24]
 80087a2:	69fa      	ldr	r2, [r7, #28]
 80087a4:	e841 2300 	strex	r3, r2, [r1]
 80087a8:	617b      	str	r3, [r7, #20]
   return(result);
 80087aa:	697b      	ldr	r3, [r7, #20]
 80087ac:	2b00      	cmp	r3, #0
 80087ae:	d1e4      	bne.n	800877a <HAL_UART_IRQHandler+0x516>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80087b0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80087b4:	4619      	mov	r1, r3
 80087b6:	6878      	ldr	r0, [r7, #4]
 80087b8:	f000 f880 	bl	80088bc <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80087bc:	e063      	b.n	8008886 <HAL_UART_IRQHandler+0x622>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80087be:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80087c2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80087c6:	2b00      	cmp	r3, #0
 80087c8:	d00e      	beq.n	80087e8 <HAL_UART_IRQHandler+0x584>
 80087ca:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80087ce:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80087d2:	2b00      	cmp	r3, #0
 80087d4:	d008      	beq.n	80087e8 <HAL_UART_IRQHandler+0x584>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80087d6:	687b      	ldr	r3, [r7, #4]
 80087d8:	681b      	ldr	r3, [r3, #0]
 80087da:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 80087de:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 80087e0:	6878      	ldr	r0, [r7, #4]
 80087e2:	f001 fb57 	bl	8009e94 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80087e6:	e051      	b.n	800888c <HAL_UART_IRQHandler+0x628>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 80087e8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80087ec:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80087f0:	2b00      	cmp	r3, #0
 80087f2:	d014      	beq.n	800881e <HAL_UART_IRQHandler+0x5ba>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 80087f4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80087f8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80087fc:	2b00      	cmp	r3, #0
 80087fe:	d105      	bne.n	800880c <HAL_UART_IRQHandler+0x5a8>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8008800:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008804:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8008808:	2b00      	cmp	r3, #0
 800880a:	d008      	beq.n	800881e <HAL_UART_IRQHandler+0x5ba>
  {
    if (huart->TxISR != NULL)
 800880c:	687b      	ldr	r3, [r7, #4]
 800880e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008810:	2b00      	cmp	r3, #0
 8008812:	d03a      	beq.n	800888a <HAL_UART_IRQHandler+0x626>
    {
      huart->TxISR(huart);
 8008814:	687b      	ldr	r3, [r7, #4]
 8008816:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008818:	6878      	ldr	r0, [r7, #4]
 800881a:	4798      	blx	r3
    }
    return;
 800881c:	e035      	b.n	800888a <HAL_UART_IRQHandler+0x626>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800881e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008822:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008826:	2b00      	cmp	r3, #0
 8008828:	d009      	beq.n	800883e <HAL_UART_IRQHandler+0x5da>
 800882a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800882e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008832:	2b00      	cmp	r3, #0
 8008834:	d003      	beq.n	800883e <HAL_UART_IRQHandler+0x5da>
  {
    UART_EndTransmit_IT(huart);
 8008836:	6878      	ldr	r0, [r7, #4]
 8008838:	f000 fea4 	bl	8009584 <UART_EndTransmit_IT>
    return;
 800883c:	e026      	b.n	800888c <HAL_UART_IRQHandler+0x628>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800883e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008842:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8008846:	2b00      	cmp	r3, #0
 8008848:	d009      	beq.n	800885e <HAL_UART_IRQHandler+0x5fa>
 800884a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800884e:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8008852:	2b00      	cmp	r3, #0
 8008854:	d003      	beq.n	800885e <HAL_UART_IRQHandler+0x5fa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8008856:	6878      	ldr	r0, [r7, #4]
 8008858:	f001 fb30 	bl	8009ebc <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800885c:	e016      	b.n	800888c <HAL_UART_IRQHandler+0x628>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800885e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008862:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8008866:	2b00      	cmp	r3, #0
 8008868:	d010      	beq.n	800888c <HAL_UART_IRQHandler+0x628>
 800886a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800886e:	2b00      	cmp	r3, #0
 8008870:	da0c      	bge.n	800888c <HAL_UART_IRQHandler+0x628>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8008872:	6878      	ldr	r0, [r7, #4]
 8008874:	f001 fb18 	bl	8009ea8 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8008878:	e008      	b.n	800888c <HAL_UART_IRQHandler+0x628>
      return;
 800887a:	bf00      	nop
 800887c:	e006      	b.n	800888c <HAL_UART_IRQHandler+0x628>
    return;
 800887e:	bf00      	nop
 8008880:	e004      	b.n	800888c <HAL_UART_IRQHandler+0x628>
      return;
 8008882:	bf00      	nop
 8008884:	e002      	b.n	800888c <HAL_UART_IRQHandler+0x628>
      return;
 8008886:	bf00      	nop
 8008888:	e000      	b.n	800888c <HAL_UART_IRQHandler+0x628>
    return;
 800888a:	bf00      	nop
  }
}
 800888c:	37e8      	adds	r7, #232	; 0xe8
 800888e:	46bd      	mov	sp, r7
 8008890:	bd80      	pop	{r7, pc}
 8008892:	bf00      	nop

08008894 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8008894:	b480      	push	{r7}
 8008896:	b083      	sub	sp, #12
 8008898:	af00      	add	r7, sp, #0
 800889a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800889c:	bf00      	nop
 800889e:	370c      	adds	r7, #12
 80088a0:	46bd      	mov	sp, r7
 80088a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088a6:	4770      	bx	lr

080088a8 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80088a8:	b480      	push	{r7}
 80088aa:	b083      	sub	sp, #12
 80088ac:	af00      	add	r7, sp, #0
 80088ae:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80088b0:	bf00      	nop
 80088b2:	370c      	adds	r7, #12
 80088b4:	46bd      	mov	sp, r7
 80088b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088ba:	4770      	bx	lr

080088bc <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80088bc:	b480      	push	{r7}
 80088be:	b083      	sub	sp, #12
 80088c0:	af00      	add	r7, sp, #0
 80088c2:	6078      	str	r0, [r7, #4]
 80088c4:	460b      	mov	r3, r1
 80088c6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80088c8:	bf00      	nop
 80088ca:	370c      	adds	r7, #12
 80088cc:	46bd      	mov	sp, r7
 80088ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088d2:	4770      	bx	lr

080088d4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80088d4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80088d8:	b08c      	sub	sp, #48	; 0x30
 80088da:	af00      	add	r7, sp, #0
 80088dc:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80088de:	2300      	movs	r3, #0
 80088e0:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80088e4:	697b      	ldr	r3, [r7, #20]
 80088e6:	689a      	ldr	r2, [r3, #8]
 80088e8:	697b      	ldr	r3, [r7, #20]
 80088ea:	691b      	ldr	r3, [r3, #16]
 80088ec:	431a      	orrs	r2, r3
 80088ee:	697b      	ldr	r3, [r7, #20]
 80088f0:	695b      	ldr	r3, [r3, #20]
 80088f2:	431a      	orrs	r2, r3
 80088f4:	697b      	ldr	r3, [r7, #20]
 80088f6:	69db      	ldr	r3, [r3, #28]
 80088f8:	4313      	orrs	r3, r2
 80088fa:	62fb      	str	r3, [r7, #44]	; 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80088fc:	697b      	ldr	r3, [r7, #20]
 80088fe:	681b      	ldr	r3, [r3, #0]
 8008900:	681a      	ldr	r2, [r3, #0]
 8008902:	4baa      	ldr	r3, [pc, #680]	; (8008bac <UART_SetConfig+0x2d8>)
 8008904:	4013      	ands	r3, r2
 8008906:	697a      	ldr	r2, [r7, #20]
 8008908:	6812      	ldr	r2, [r2, #0]
 800890a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800890c:	430b      	orrs	r3, r1
 800890e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008910:	697b      	ldr	r3, [r7, #20]
 8008912:	681b      	ldr	r3, [r3, #0]
 8008914:	685b      	ldr	r3, [r3, #4]
 8008916:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800891a:	697b      	ldr	r3, [r7, #20]
 800891c:	68da      	ldr	r2, [r3, #12]
 800891e:	697b      	ldr	r3, [r7, #20]
 8008920:	681b      	ldr	r3, [r3, #0]
 8008922:	430a      	orrs	r2, r1
 8008924:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8008926:	697b      	ldr	r3, [r7, #20]
 8008928:	699b      	ldr	r3, [r3, #24]
 800892a:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800892c:	697b      	ldr	r3, [r7, #20]
 800892e:	681b      	ldr	r3, [r3, #0]
 8008930:	4a9f      	ldr	r2, [pc, #636]	; (8008bb0 <UART_SetConfig+0x2dc>)
 8008932:	4293      	cmp	r3, r2
 8008934:	d004      	beq.n	8008940 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8008936:	697b      	ldr	r3, [r7, #20]
 8008938:	6a1b      	ldr	r3, [r3, #32]
 800893a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800893c:	4313      	orrs	r3, r2
 800893e:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8008940:	697b      	ldr	r3, [r7, #20]
 8008942:	681b      	ldr	r3, [r3, #0]
 8008944:	689b      	ldr	r3, [r3, #8]
 8008946:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 800894a:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 800894e:	697a      	ldr	r2, [r7, #20]
 8008950:	6812      	ldr	r2, [r2, #0]
 8008952:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8008954:	430b      	orrs	r3, r1
 8008956:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8008958:	697b      	ldr	r3, [r7, #20]
 800895a:	681b      	ldr	r3, [r3, #0]
 800895c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800895e:	f023 010f 	bic.w	r1, r3, #15
 8008962:	697b      	ldr	r3, [r7, #20]
 8008964:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8008966:	697b      	ldr	r3, [r7, #20]
 8008968:	681b      	ldr	r3, [r3, #0]
 800896a:	430a      	orrs	r2, r1
 800896c:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800896e:	697b      	ldr	r3, [r7, #20]
 8008970:	681b      	ldr	r3, [r3, #0]
 8008972:	4a90      	ldr	r2, [pc, #576]	; (8008bb4 <UART_SetConfig+0x2e0>)
 8008974:	4293      	cmp	r3, r2
 8008976:	d125      	bne.n	80089c4 <UART_SetConfig+0xf0>
 8008978:	4b8f      	ldr	r3, [pc, #572]	; (8008bb8 <UART_SetConfig+0x2e4>)
 800897a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800897e:	f003 0303 	and.w	r3, r3, #3
 8008982:	2b03      	cmp	r3, #3
 8008984:	d81a      	bhi.n	80089bc <UART_SetConfig+0xe8>
 8008986:	a201      	add	r2, pc, #4	; (adr r2, 800898c <UART_SetConfig+0xb8>)
 8008988:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800898c:	0800899d 	.word	0x0800899d
 8008990:	080089ad 	.word	0x080089ad
 8008994:	080089a5 	.word	0x080089a5
 8008998:	080089b5 	.word	0x080089b5
 800899c:	2301      	movs	r3, #1
 800899e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80089a2:	e116      	b.n	8008bd2 <UART_SetConfig+0x2fe>
 80089a4:	2302      	movs	r3, #2
 80089a6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80089aa:	e112      	b.n	8008bd2 <UART_SetConfig+0x2fe>
 80089ac:	2304      	movs	r3, #4
 80089ae:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80089b2:	e10e      	b.n	8008bd2 <UART_SetConfig+0x2fe>
 80089b4:	2308      	movs	r3, #8
 80089b6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80089ba:	e10a      	b.n	8008bd2 <UART_SetConfig+0x2fe>
 80089bc:	2310      	movs	r3, #16
 80089be:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80089c2:	e106      	b.n	8008bd2 <UART_SetConfig+0x2fe>
 80089c4:	697b      	ldr	r3, [r7, #20]
 80089c6:	681b      	ldr	r3, [r3, #0]
 80089c8:	4a7c      	ldr	r2, [pc, #496]	; (8008bbc <UART_SetConfig+0x2e8>)
 80089ca:	4293      	cmp	r3, r2
 80089cc:	d138      	bne.n	8008a40 <UART_SetConfig+0x16c>
 80089ce:	4b7a      	ldr	r3, [pc, #488]	; (8008bb8 <UART_SetConfig+0x2e4>)
 80089d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80089d4:	f003 030c 	and.w	r3, r3, #12
 80089d8:	2b0c      	cmp	r3, #12
 80089da:	d82d      	bhi.n	8008a38 <UART_SetConfig+0x164>
 80089dc:	a201      	add	r2, pc, #4	; (adr r2, 80089e4 <UART_SetConfig+0x110>)
 80089de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80089e2:	bf00      	nop
 80089e4:	08008a19 	.word	0x08008a19
 80089e8:	08008a39 	.word	0x08008a39
 80089ec:	08008a39 	.word	0x08008a39
 80089f0:	08008a39 	.word	0x08008a39
 80089f4:	08008a29 	.word	0x08008a29
 80089f8:	08008a39 	.word	0x08008a39
 80089fc:	08008a39 	.word	0x08008a39
 8008a00:	08008a39 	.word	0x08008a39
 8008a04:	08008a21 	.word	0x08008a21
 8008a08:	08008a39 	.word	0x08008a39
 8008a0c:	08008a39 	.word	0x08008a39
 8008a10:	08008a39 	.word	0x08008a39
 8008a14:	08008a31 	.word	0x08008a31
 8008a18:	2300      	movs	r3, #0
 8008a1a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008a1e:	e0d8      	b.n	8008bd2 <UART_SetConfig+0x2fe>
 8008a20:	2302      	movs	r3, #2
 8008a22:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008a26:	e0d4      	b.n	8008bd2 <UART_SetConfig+0x2fe>
 8008a28:	2304      	movs	r3, #4
 8008a2a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008a2e:	e0d0      	b.n	8008bd2 <UART_SetConfig+0x2fe>
 8008a30:	2308      	movs	r3, #8
 8008a32:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008a36:	e0cc      	b.n	8008bd2 <UART_SetConfig+0x2fe>
 8008a38:	2310      	movs	r3, #16
 8008a3a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008a3e:	e0c8      	b.n	8008bd2 <UART_SetConfig+0x2fe>
 8008a40:	697b      	ldr	r3, [r7, #20]
 8008a42:	681b      	ldr	r3, [r3, #0]
 8008a44:	4a5e      	ldr	r2, [pc, #376]	; (8008bc0 <UART_SetConfig+0x2ec>)
 8008a46:	4293      	cmp	r3, r2
 8008a48:	d125      	bne.n	8008a96 <UART_SetConfig+0x1c2>
 8008a4a:	4b5b      	ldr	r3, [pc, #364]	; (8008bb8 <UART_SetConfig+0x2e4>)
 8008a4c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008a50:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8008a54:	2b30      	cmp	r3, #48	; 0x30
 8008a56:	d016      	beq.n	8008a86 <UART_SetConfig+0x1b2>
 8008a58:	2b30      	cmp	r3, #48	; 0x30
 8008a5a:	d818      	bhi.n	8008a8e <UART_SetConfig+0x1ba>
 8008a5c:	2b20      	cmp	r3, #32
 8008a5e:	d00a      	beq.n	8008a76 <UART_SetConfig+0x1a2>
 8008a60:	2b20      	cmp	r3, #32
 8008a62:	d814      	bhi.n	8008a8e <UART_SetConfig+0x1ba>
 8008a64:	2b00      	cmp	r3, #0
 8008a66:	d002      	beq.n	8008a6e <UART_SetConfig+0x19a>
 8008a68:	2b10      	cmp	r3, #16
 8008a6a:	d008      	beq.n	8008a7e <UART_SetConfig+0x1aa>
 8008a6c:	e00f      	b.n	8008a8e <UART_SetConfig+0x1ba>
 8008a6e:	2300      	movs	r3, #0
 8008a70:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008a74:	e0ad      	b.n	8008bd2 <UART_SetConfig+0x2fe>
 8008a76:	2302      	movs	r3, #2
 8008a78:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008a7c:	e0a9      	b.n	8008bd2 <UART_SetConfig+0x2fe>
 8008a7e:	2304      	movs	r3, #4
 8008a80:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008a84:	e0a5      	b.n	8008bd2 <UART_SetConfig+0x2fe>
 8008a86:	2308      	movs	r3, #8
 8008a88:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008a8c:	e0a1      	b.n	8008bd2 <UART_SetConfig+0x2fe>
 8008a8e:	2310      	movs	r3, #16
 8008a90:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008a94:	e09d      	b.n	8008bd2 <UART_SetConfig+0x2fe>
 8008a96:	697b      	ldr	r3, [r7, #20]
 8008a98:	681b      	ldr	r3, [r3, #0]
 8008a9a:	4a4a      	ldr	r2, [pc, #296]	; (8008bc4 <UART_SetConfig+0x2f0>)
 8008a9c:	4293      	cmp	r3, r2
 8008a9e:	d125      	bne.n	8008aec <UART_SetConfig+0x218>
 8008aa0:	4b45      	ldr	r3, [pc, #276]	; (8008bb8 <UART_SetConfig+0x2e4>)
 8008aa2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008aa6:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8008aaa:	2bc0      	cmp	r3, #192	; 0xc0
 8008aac:	d016      	beq.n	8008adc <UART_SetConfig+0x208>
 8008aae:	2bc0      	cmp	r3, #192	; 0xc0
 8008ab0:	d818      	bhi.n	8008ae4 <UART_SetConfig+0x210>
 8008ab2:	2b80      	cmp	r3, #128	; 0x80
 8008ab4:	d00a      	beq.n	8008acc <UART_SetConfig+0x1f8>
 8008ab6:	2b80      	cmp	r3, #128	; 0x80
 8008ab8:	d814      	bhi.n	8008ae4 <UART_SetConfig+0x210>
 8008aba:	2b00      	cmp	r3, #0
 8008abc:	d002      	beq.n	8008ac4 <UART_SetConfig+0x1f0>
 8008abe:	2b40      	cmp	r3, #64	; 0x40
 8008ac0:	d008      	beq.n	8008ad4 <UART_SetConfig+0x200>
 8008ac2:	e00f      	b.n	8008ae4 <UART_SetConfig+0x210>
 8008ac4:	2300      	movs	r3, #0
 8008ac6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008aca:	e082      	b.n	8008bd2 <UART_SetConfig+0x2fe>
 8008acc:	2302      	movs	r3, #2
 8008ace:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008ad2:	e07e      	b.n	8008bd2 <UART_SetConfig+0x2fe>
 8008ad4:	2304      	movs	r3, #4
 8008ad6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008ada:	e07a      	b.n	8008bd2 <UART_SetConfig+0x2fe>
 8008adc:	2308      	movs	r3, #8
 8008ade:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008ae2:	e076      	b.n	8008bd2 <UART_SetConfig+0x2fe>
 8008ae4:	2310      	movs	r3, #16
 8008ae6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008aea:	e072      	b.n	8008bd2 <UART_SetConfig+0x2fe>
 8008aec:	697b      	ldr	r3, [r7, #20]
 8008aee:	681b      	ldr	r3, [r3, #0]
 8008af0:	4a35      	ldr	r2, [pc, #212]	; (8008bc8 <UART_SetConfig+0x2f4>)
 8008af2:	4293      	cmp	r3, r2
 8008af4:	d12a      	bne.n	8008b4c <UART_SetConfig+0x278>
 8008af6:	4b30      	ldr	r3, [pc, #192]	; (8008bb8 <UART_SetConfig+0x2e4>)
 8008af8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008afc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008b00:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8008b04:	d01a      	beq.n	8008b3c <UART_SetConfig+0x268>
 8008b06:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8008b0a:	d81b      	bhi.n	8008b44 <UART_SetConfig+0x270>
 8008b0c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008b10:	d00c      	beq.n	8008b2c <UART_SetConfig+0x258>
 8008b12:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008b16:	d815      	bhi.n	8008b44 <UART_SetConfig+0x270>
 8008b18:	2b00      	cmp	r3, #0
 8008b1a:	d003      	beq.n	8008b24 <UART_SetConfig+0x250>
 8008b1c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008b20:	d008      	beq.n	8008b34 <UART_SetConfig+0x260>
 8008b22:	e00f      	b.n	8008b44 <UART_SetConfig+0x270>
 8008b24:	2300      	movs	r3, #0
 8008b26:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008b2a:	e052      	b.n	8008bd2 <UART_SetConfig+0x2fe>
 8008b2c:	2302      	movs	r3, #2
 8008b2e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008b32:	e04e      	b.n	8008bd2 <UART_SetConfig+0x2fe>
 8008b34:	2304      	movs	r3, #4
 8008b36:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008b3a:	e04a      	b.n	8008bd2 <UART_SetConfig+0x2fe>
 8008b3c:	2308      	movs	r3, #8
 8008b3e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008b42:	e046      	b.n	8008bd2 <UART_SetConfig+0x2fe>
 8008b44:	2310      	movs	r3, #16
 8008b46:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008b4a:	e042      	b.n	8008bd2 <UART_SetConfig+0x2fe>
 8008b4c:	697b      	ldr	r3, [r7, #20]
 8008b4e:	681b      	ldr	r3, [r3, #0]
 8008b50:	4a17      	ldr	r2, [pc, #92]	; (8008bb0 <UART_SetConfig+0x2dc>)
 8008b52:	4293      	cmp	r3, r2
 8008b54:	d13a      	bne.n	8008bcc <UART_SetConfig+0x2f8>
 8008b56:	4b18      	ldr	r3, [pc, #96]	; (8008bb8 <UART_SetConfig+0x2e4>)
 8008b58:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008b5c:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8008b60:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8008b64:	d01a      	beq.n	8008b9c <UART_SetConfig+0x2c8>
 8008b66:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8008b6a:	d81b      	bhi.n	8008ba4 <UART_SetConfig+0x2d0>
 8008b6c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008b70:	d00c      	beq.n	8008b8c <UART_SetConfig+0x2b8>
 8008b72:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008b76:	d815      	bhi.n	8008ba4 <UART_SetConfig+0x2d0>
 8008b78:	2b00      	cmp	r3, #0
 8008b7a:	d003      	beq.n	8008b84 <UART_SetConfig+0x2b0>
 8008b7c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008b80:	d008      	beq.n	8008b94 <UART_SetConfig+0x2c0>
 8008b82:	e00f      	b.n	8008ba4 <UART_SetConfig+0x2d0>
 8008b84:	2300      	movs	r3, #0
 8008b86:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008b8a:	e022      	b.n	8008bd2 <UART_SetConfig+0x2fe>
 8008b8c:	2302      	movs	r3, #2
 8008b8e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008b92:	e01e      	b.n	8008bd2 <UART_SetConfig+0x2fe>
 8008b94:	2304      	movs	r3, #4
 8008b96:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008b9a:	e01a      	b.n	8008bd2 <UART_SetConfig+0x2fe>
 8008b9c:	2308      	movs	r3, #8
 8008b9e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008ba2:	e016      	b.n	8008bd2 <UART_SetConfig+0x2fe>
 8008ba4:	2310      	movs	r3, #16
 8008ba6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008baa:	e012      	b.n	8008bd2 <UART_SetConfig+0x2fe>
 8008bac:	cfff69f3 	.word	0xcfff69f3
 8008bb0:	40008000 	.word	0x40008000
 8008bb4:	40013800 	.word	0x40013800
 8008bb8:	40021000 	.word	0x40021000
 8008bbc:	40004400 	.word	0x40004400
 8008bc0:	40004800 	.word	0x40004800
 8008bc4:	40004c00 	.word	0x40004c00
 8008bc8:	40005000 	.word	0x40005000
 8008bcc:	2310      	movs	r3, #16
 8008bce:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8008bd2:	697b      	ldr	r3, [r7, #20]
 8008bd4:	681b      	ldr	r3, [r3, #0]
 8008bd6:	4aae      	ldr	r2, [pc, #696]	; (8008e90 <UART_SetConfig+0x5bc>)
 8008bd8:	4293      	cmp	r3, r2
 8008bda:	f040 8097 	bne.w	8008d0c <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8008bde:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8008be2:	2b08      	cmp	r3, #8
 8008be4:	d823      	bhi.n	8008c2e <UART_SetConfig+0x35a>
 8008be6:	a201      	add	r2, pc, #4	; (adr r2, 8008bec <UART_SetConfig+0x318>)
 8008be8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008bec:	08008c11 	.word	0x08008c11
 8008bf0:	08008c2f 	.word	0x08008c2f
 8008bf4:	08008c19 	.word	0x08008c19
 8008bf8:	08008c2f 	.word	0x08008c2f
 8008bfc:	08008c1f 	.word	0x08008c1f
 8008c00:	08008c2f 	.word	0x08008c2f
 8008c04:	08008c2f 	.word	0x08008c2f
 8008c08:	08008c2f 	.word	0x08008c2f
 8008c0c:	08008c27 	.word	0x08008c27
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008c10:	f7fd f836 	bl	8005c80 <HAL_RCC_GetPCLK1Freq>
 8008c14:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8008c16:	e010      	b.n	8008c3a <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008c18:	4b9e      	ldr	r3, [pc, #632]	; (8008e94 <UART_SetConfig+0x5c0>)
 8008c1a:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8008c1c:	e00d      	b.n	8008c3a <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008c1e:	f7fc ffc1 	bl	8005ba4 <HAL_RCC_GetSysClockFreq>
 8008c22:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8008c24:	e009      	b.n	8008c3a <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008c26:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008c2a:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8008c2c:	e005      	b.n	8008c3a <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 8008c2e:	2300      	movs	r3, #0
 8008c30:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8008c32:	2301      	movs	r3, #1
 8008c34:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8008c38:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8008c3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c3c:	2b00      	cmp	r3, #0
 8008c3e:	f000 8130 	beq.w	8008ea2 <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8008c42:	697b      	ldr	r3, [r7, #20]
 8008c44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008c46:	4a94      	ldr	r2, [pc, #592]	; (8008e98 <UART_SetConfig+0x5c4>)
 8008c48:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008c4c:	461a      	mov	r2, r3
 8008c4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c50:	fbb3 f3f2 	udiv	r3, r3, r2
 8008c54:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8008c56:	697b      	ldr	r3, [r7, #20]
 8008c58:	685a      	ldr	r2, [r3, #4]
 8008c5a:	4613      	mov	r3, r2
 8008c5c:	005b      	lsls	r3, r3, #1
 8008c5e:	4413      	add	r3, r2
 8008c60:	69ba      	ldr	r2, [r7, #24]
 8008c62:	429a      	cmp	r2, r3
 8008c64:	d305      	bcc.n	8008c72 <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8008c66:	697b      	ldr	r3, [r7, #20]
 8008c68:	685b      	ldr	r3, [r3, #4]
 8008c6a:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8008c6c:	69ba      	ldr	r2, [r7, #24]
 8008c6e:	429a      	cmp	r2, r3
 8008c70:	d903      	bls.n	8008c7a <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 8008c72:	2301      	movs	r3, #1
 8008c74:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8008c78:	e113      	b.n	8008ea2 <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008c7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c7c:	2200      	movs	r2, #0
 8008c7e:	60bb      	str	r3, [r7, #8]
 8008c80:	60fa      	str	r2, [r7, #12]
 8008c82:	697b      	ldr	r3, [r7, #20]
 8008c84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008c86:	4a84      	ldr	r2, [pc, #528]	; (8008e98 <UART_SetConfig+0x5c4>)
 8008c88:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008c8c:	b29b      	uxth	r3, r3
 8008c8e:	2200      	movs	r2, #0
 8008c90:	603b      	str	r3, [r7, #0]
 8008c92:	607a      	str	r2, [r7, #4]
 8008c94:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008c98:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8008c9c:	f7f8 f80c 	bl	8000cb8 <__aeabi_uldivmod>
 8008ca0:	4602      	mov	r2, r0
 8008ca2:	460b      	mov	r3, r1
 8008ca4:	4610      	mov	r0, r2
 8008ca6:	4619      	mov	r1, r3
 8008ca8:	f04f 0200 	mov.w	r2, #0
 8008cac:	f04f 0300 	mov.w	r3, #0
 8008cb0:	020b      	lsls	r3, r1, #8
 8008cb2:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8008cb6:	0202      	lsls	r2, r0, #8
 8008cb8:	6979      	ldr	r1, [r7, #20]
 8008cba:	6849      	ldr	r1, [r1, #4]
 8008cbc:	0849      	lsrs	r1, r1, #1
 8008cbe:	2000      	movs	r0, #0
 8008cc0:	460c      	mov	r4, r1
 8008cc2:	4605      	mov	r5, r0
 8008cc4:	eb12 0804 	adds.w	r8, r2, r4
 8008cc8:	eb43 0905 	adc.w	r9, r3, r5
 8008ccc:	697b      	ldr	r3, [r7, #20]
 8008cce:	685b      	ldr	r3, [r3, #4]
 8008cd0:	2200      	movs	r2, #0
 8008cd2:	469a      	mov	sl, r3
 8008cd4:	4693      	mov	fp, r2
 8008cd6:	4652      	mov	r2, sl
 8008cd8:	465b      	mov	r3, fp
 8008cda:	4640      	mov	r0, r8
 8008cdc:	4649      	mov	r1, r9
 8008cde:	f7f7 ffeb 	bl	8000cb8 <__aeabi_uldivmod>
 8008ce2:	4602      	mov	r2, r0
 8008ce4:	460b      	mov	r3, r1
 8008ce6:	4613      	mov	r3, r2
 8008ce8:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8008cea:	6a3b      	ldr	r3, [r7, #32]
 8008cec:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8008cf0:	d308      	bcc.n	8008d04 <UART_SetConfig+0x430>
 8008cf2:	6a3b      	ldr	r3, [r7, #32]
 8008cf4:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008cf8:	d204      	bcs.n	8008d04 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 8008cfa:	697b      	ldr	r3, [r7, #20]
 8008cfc:	681b      	ldr	r3, [r3, #0]
 8008cfe:	6a3a      	ldr	r2, [r7, #32]
 8008d00:	60da      	str	r2, [r3, #12]
 8008d02:	e0ce      	b.n	8008ea2 <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8008d04:	2301      	movs	r3, #1
 8008d06:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8008d0a:	e0ca      	b.n	8008ea2 <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008d0c:	697b      	ldr	r3, [r7, #20]
 8008d0e:	69db      	ldr	r3, [r3, #28]
 8008d10:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008d14:	d166      	bne.n	8008de4 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 8008d16:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8008d1a:	2b08      	cmp	r3, #8
 8008d1c:	d827      	bhi.n	8008d6e <UART_SetConfig+0x49a>
 8008d1e:	a201      	add	r2, pc, #4	; (adr r2, 8008d24 <UART_SetConfig+0x450>)
 8008d20:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008d24:	08008d49 	.word	0x08008d49
 8008d28:	08008d51 	.word	0x08008d51
 8008d2c:	08008d59 	.word	0x08008d59
 8008d30:	08008d6f 	.word	0x08008d6f
 8008d34:	08008d5f 	.word	0x08008d5f
 8008d38:	08008d6f 	.word	0x08008d6f
 8008d3c:	08008d6f 	.word	0x08008d6f
 8008d40:	08008d6f 	.word	0x08008d6f
 8008d44:	08008d67 	.word	0x08008d67
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008d48:	f7fc ff9a 	bl	8005c80 <HAL_RCC_GetPCLK1Freq>
 8008d4c:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8008d4e:	e014      	b.n	8008d7a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008d50:	f7fc ffac 	bl	8005cac <HAL_RCC_GetPCLK2Freq>
 8008d54:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8008d56:	e010      	b.n	8008d7a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008d58:	4b4e      	ldr	r3, [pc, #312]	; (8008e94 <UART_SetConfig+0x5c0>)
 8008d5a:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8008d5c:	e00d      	b.n	8008d7a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008d5e:	f7fc ff21 	bl	8005ba4 <HAL_RCC_GetSysClockFreq>
 8008d62:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8008d64:	e009      	b.n	8008d7a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008d66:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008d6a:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8008d6c:	e005      	b.n	8008d7a <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 8008d6e:	2300      	movs	r3, #0
 8008d70:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8008d72:	2301      	movs	r3, #1
 8008d74:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8008d78:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8008d7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008d7c:	2b00      	cmp	r3, #0
 8008d7e:	f000 8090 	beq.w	8008ea2 <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008d82:	697b      	ldr	r3, [r7, #20]
 8008d84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008d86:	4a44      	ldr	r2, [pc, #272]	; (8008e98 <UART_SetConfig+0x5c4>)
 8008d88:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008d8c:	461a      	mov	r2, r3
 8008d8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008d90:	fbb3 f3f2 	udiv	r3, r3, r2
 8008d94:	005a      	lsls	r2, r3, #1
 8008d96:	697b      	ldr	r3, [r7, #20]
 8008d98:	685b      	ldr	r3, [r3, #4]
 8008d9a:	085b      	lsrs	r3, r3, #1
 8008d9c:	441a      	add	r2, r3
 8008d9e:	697b      	ldr	r3, [r7, #20]
 8008da0:	685b      	ldr	r3, [r3, #4]
 8008da2:	fbb2 f3f3 	udiv	r3, r2, r3
 8008da6:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008da8:	6a3b      	ldr	r3, [r7, #32]
 8008daa:	2b0f      	cmp	r3, #15
 8008dac:	d916      	bls.n	8008ddc <UART_SetConfig+0x508>
 8008dae:	6a3b      	ldr	r3, [r7, #32]
 8008db0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008db4:	d212      	bcs.n	8008ddc <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8008db6:	6a3b      	ldr	r3, [r7, #32]
 8008db8:	b29b      	uxth	r3, r3
 8008dba:	f023 030f 	bic.w	r3, r3, #15
 8008dbe:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8008dc0:	6a3b      	ldr	r3, [r7, #32]
 8008dc2:	085b      	lsrs	r3, r3, #1
 8008dc4:	b29b      	uxth	r3, r3
 8008dc6:	f003 0307 	and.w	r3, r3, #7
 8008dca:	b29a      	uxth	r2, r3
 8008dcc:	8bfb      	ldrh	r3, [r7, #30]
 8008dce:	4313      	orrs	r3, r2
 8008dd0:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8008dd2:	697b      	ldr	r3, [r7, #20]
 8008dd4:	681b      	ldr	r3, [r3, #0]
 8008dd6:	8bfa      	ldrh	r2, [r7, #30]
 8008dd8:	60da      	str	r2, [r3, #12]
 8008dda:	e062      	b.n	8008ea2 <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8008ddc:	2301      	movs	r3, #1
 8008dde:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8008de2:	e05e      	b.n	8008ea2 <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8008de4:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8008de8:	2b08      	cmp	r3, #8
 8008dea:	d828      	bhi.n	8008e3e <UART_SetConfig+0x56a>
 8008dec:	a201      	add	r2, pc, #4	; (adr r2, 8008df4 <UART_SetConfig+0x520>)
 8008dee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008df2:	bf00      	nop
 8008df4:	08008e19 	.word	0x08008e19
 8008df8:	08008e21 	.word	0x08008e21
 8008dfc:	08008e29 	.word	0x08008e29
 8008e00:	08008e3f 	.word	0x08008e3f
 8008e04:	08008e2f 	.word	0x08008e2f
 8008e08:	08008e3f 	.word	0x08008e3f
 8008e0c:	08008e3f 	.word	0x08008e3f
 8008e10:	08008e3f 	.word	0x08008e3f
 8008e14:	08008e37 	.word	0x08008e37
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008e18:	f7fc ff32 	bl	8005c80 <HAL_RCC_GetPCLK1Freq>
 8008e1c:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8008e1e:	e014      	b.n	8008e4a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008e20:	f7fc ff44 	bl	8005cac <HAL_RCC_GetPCLK2Freq>
 8008e24:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8008e26:	e010      	b.n	8008e4a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008e28:	4b1a      	ldr	r3, [pc, #104]	; (8008e94 <UART_SetConfig+0x5c0>)
 8008e2a:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8008e2c:	e00d      	b.n	8008e4a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008e2e:	f7fc feb9 	bl	8005ba4 <HAL_RCC_GetSysClockFreq>
 8008e32:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8008e34:	e009      	b.n	8008e4a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008e36:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008e3a:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8008e3c:	e005      	b.n	8008e4a <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 8008e3e:	2300      	movs	r3, #0
 8008e40:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8008e42:	2301      	movs	r3, #1
 8008e44:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8008e48:	bf00      	nop
    }

    if (pclk != 0U)
 8008e4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008e4c:	2b00      	cmp	r3, #0
 8008e4e:	d028      	beq.n	8008ea2 <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008e50:	697b      	ldr	r3, [r7, #20]
 8008e52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008e54:	4a10      	ldr	r2, [pc, #64]	; (8008e98 <UART_SetConfig+0x5c4>)
 8008e56:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008e5a:	461a      	mov	r2, r3
 8008e5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008e5e:	fbb3 f2f2 	udiv	r2, r3, r2
 8008e62:	697b      	ldr	r3, [r7, #20]
 8008e64:	685b      	ldr	r3, [r3, #4]
 8008e66:	085b      	lsrs	r3, r3, #1
 8008e68:	441a      	add	r2, r3
 8008e6a:	697b      	ldr	r3, [r7, #20]
 8008e6c:	685b      	ldr	r3, [r3, #4]
 8008e6e:	fbb2 f3f3 	udiv	r3, r2, r3
 8008e72:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008e74:	6a3b      	ldr	r3, [r7, #32]
 8008e76:	2b0f      	cmp	r3, #15
 8008e78:	d910      	bls.n	8008e9c <UART_SetConfig+0x5c8>
 8008e7a:	6a3b      	ldr	r3, [r7, #32]
 8008e7c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008e80:	d20c      	bcs.n	8008e9c <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8008e82:	6a3b      	ldr	r3, [r7, #32]
 8008e84:	b29a      	uxth	r2, r3
 8008e86:	697b      	ldr	r3, [r7, #20]
 8008e88:	681b      	ldr	r3, [r3, #0]
 8008e8a:	60da      	str	r2, [r3, #12]
 8008e8c:	e009      	b.n	8008ea2 <UART_SetConfig+0x5ce>
 8008e8e:	bf00      	nop
 8008e90:	40008000 	.word	0x40008000
 8008e94:	00f42400 	.word	0x00f42400
 8008e98:	0800d534 	.word	0x0800d534
      }
      else
      {
        ret = HAL_ERROR;
 8008e9c:	2301      	movs	r3, #1
 8008e9e:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8008ea2:	697b      	ldr	r3, [r7, #20]
 8008ea4:	2201      	movs	r2, #1
 8008ea6:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8008eaa:	697b      	ldr	r3, [r7, #20]
 8008eac:	2201      	movs	r2, #1
 8008eae:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8008eb2:	697b      	ldr	r3, [r7, #20]
 8008eb4:	2200      	movs	r2, #0
 8008eb6:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 8008eb8:	697b      	ldr	r3, [r7, #20]
 8008eba:	2200      	movs	r2, #0
 8008ebc:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 8008ebe:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
}
 8008ec2:	4618      	mov	r0, r3
 8008ec4:	3730      	adds	r7, #48	; 0x30
 8008ec6:	46bd      	mov	sp, r7
 8008ec8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08008ecc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8008ecc:	b480      	push	{r7}
 8008ece:	b083      	sub	sp, #12
 8008ed0:	af00      	add	r7, sp, #0
 8008ed2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8008ed4:	687b      	ldr	r3, [r7, #4]
 8008ed6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008ed8:	f003 0301 	and.w	r3, r3, #1
 8008edc:	2b00      	cmp	r3, #0
 8008ede:	d00a      	beq.n	8008ef6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8008ee0:	687b      	ldr	r3, [r7, #4]
 8008ee2:	681b      	ldr	r3, [r3, #0]
 8008ee4:	685b      	ldr	r3, [r3, #4]
 8008ee6:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8008eea:	687b      	ldr	r3, [r7, #4]
 8008eec:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008eee:	687b      	ldr	r3, [r7, #4]
 8008ef0:	681b      	ldr	r3, [r3, #0]
 8008ef2:	430a      	orrs	r2, r1
 8008ef4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8008ef6:	687b      	ldr	r3, [r7, #4]
 8008ef8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008efa:	f003 0302 	and.w	r3, r3, #2
 8008efe:	2b00      	cmp	r3, #0
 8008f00:	d00a      	beq.n	8008f18 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8008f02:	687b      	ldr	r3, [r7, #4]
 8008f04:	681b      	ldr	r3, [r3, #0]
 8008f06:	685b      	ldr	r3, [r3, #4]
 8008f08:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8008f0c:	687b      	ldr	r3, [r7, #4]
 8008f0e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008f10:	687b      	ldr	r3, [r7, #4]
 8008f12:	681b      	ldr	r3, [r3, #0]
 8008f14:	430a      	orrs	r2, r1
 8008f16:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8008f18:	687b      	ldr	r3, [r7, #4]
 8008f1a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008f1c:	f003 0304 	and.w	r3, r3, #4
 8008f20:	2b00      	cmp	r3, #0
 8008f22:	d00a      	beq.n	8008f3a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8008f24:	687b      	ldr	r3, [r7, #4]
 8008f26:	681b      	ldr	r3, [r3, #0]
 8008f28:	685b      	ldr	r3, [r3, #4]
 8008f2a:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8008f2e:	687b      	ldr	r3, [r7, #4]
 8008f30:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008f32:	687b      	ldr	r3, [r7, #4]
 8008f34:	681b      	ldr	r3, [r3, #0]
 8008f36:	430a      	orrs	r2, r1
 8008f38:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8008f3a:	687b      	ldr	r3, [r7, #4]
 8008f3c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008f3e:	f003 0308 	and.w	r3, r3, #8
 8008f42:	2b00      	cmp	r3, #0
 8008f44:	d00a      	beq.n	8008f5c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8008f46:	687b      	ldr	r3, [r7, #4]
 8008f48:	681b      	ldr	r3, [r3, #0]
 8008f4a:	685b      	ldr	r3, [r3, #4]
 8008f4c:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8008f50:	687b      	ldr	r3, [r7, #4]
 8008f52:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008f54:	687b      	ldr	r3, [r7, #4]
 8008f56:	681b      	ldr	r3, [r3, #0]
 8008f58:	430a      	orrs	r2, r1
 8008f5a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8008f5c:	687b      	ldr	r3, [r7, #4]
 8008f5e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008f60:	f003 0310 	and.w	r3, r3, #16
 8008f64:	2b00      	cmp	r3, #0
 8008f66:	d00a      	beq.n	8008f7e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8008f68:	687b      	ldr	r3, [r7, #4]
 8008f6a:	681b      	ldr	r3, [r3, #0]
 8008f6c:	689b      	ldr	r3, [r3, #8]
 8008f6e:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8008f72:	687b      	ldr	r3, [r7, #4]
 8008f74:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8008f76:	687b      	ldr	r3, [r7, #4]
 8008f78:	681b      	ldr	r3, [r3, #0]
 8008f7a:	430a      	orrs	r2, r1
 8008f7c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8008f7e:	687b      	ldr	r3, [r7, #4]
 8008f80:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008f82:	f003 0320 	and.w	r3, r3, #32
 8008f86:	2b00      	cmp	r3, #0
 8008f88:	d00a      	beq.n	8008fa0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8008f8a:	687b      	ldr	r3, [r7, #4]
 8008f8c:	681b      	ldr	r3, [r3, #0]
 8008f8e:	689b      	ldr	r3, [r3, #8]
 8008f90:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8008f94:	687b      	ldr	r3, [r7, #4]
 8008f96:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8008f98:	687b      	ldr	r3, [r7, #4]
 8008f9a:	681b      	ldr	r3, [r3, #0]
 8008f9c:	430a      	orrs	r2, r1
 8008f9e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8008fa0:	687b      	ldr	r3, [r7, #4]
 8008fa2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008fa4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008fa8:	2b00      	cmp	r3, #0
 8008faa:	d01a      	beq.n	8008fe2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8008fac:	687b      	ldr	r3, [r7, #4]
 8008fae:	681b      	ldr	r3, [r3, #0]
 8008fb0:	685b      	ldr	r3, [r3, #4]
 8008fb2:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8008fb6:	687b      	ldr	r3, [r7, #4]
 8008fb8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008fba:	687b      	ldr	r3, [r7, #4]
 8008fbc:	681b      	ldr	r3, [r3, #0]
 8008fbe:	430a      	orrs	r2, r1
 8008fc0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8008fc2:	687b      	ldr	r3, [r7, #4]
 8008fc4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008fc6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008fca:	d10a      	bne.n	8008fe2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8008fcc:	687b      	ldr	r3, [r7, #4]
 8008fce:	681b      	ldr	r3, [r3, #0]
 8008fd0:	685b      	ldr	r3, [r3, #4]
 8008fd2:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8008fd6:	687b      	ldr	r3, [r7, #4]
 8008fd8:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8008fda:	687b      	ldr	r3, [r7, #4]
 8008fdc:	681b      	ldr	r3, [r3, #0]
 8008fde:	430a      	orrs	r2, r1
 8008fe0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8008fe2:	687b      	ldr	r3, [r7, #4]
 8008fe4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008fe6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008fea:	2b00      	cmp	r3, #0
 8008fec:	d00a      	beq.n	8009004 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8008fee:	687b      	ldr	r3, [r7, #4]
 8008ff0:	681b      	ldr	r3, [r3, #0]
 8008ff2:	685b      	ldr	r3, [r3, #4]
 8008ff4:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8008ff8:	687b      	ldr	r3, [r7, #4]
 8008ffa:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8008ffc:	687b      	ldr	r3, [r7, #4]
 8008ffe:	681b      	ldr	r3, [r3, #0]
 8009000:	430a      	orrs	r2, r1
 8009002:	605a      	str	r2, [r3, #4]
  }
}
 8009004:	bf00      	nop
 8009006:	370c      	adds	r7, #12
 8009008:	46bd      	mov	sp, r7
 800900a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800900e:	4770      	bx	lr

08009010 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8009010:	b580      	push	{r7, lr}
 8009012:	b086      	sub	sp, #24
 8009014:	af02      	add	r7, sp, #8
 8009016:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009018:	687b      	ldr	r3, [r7, #4]
 800901a:	2200      	movs	r2, #0
 800901c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8009020:	f7f9 fbaa 	bl	8002778 <HAL_GetTick>
 8009024:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8009026:	687b      	ldr	r3, [r7, #4]
 8009028:	681b      	ldr	r3, [r3, #0]
 800902a:	681b      	ldr	r3, [r3, #0]
 800902c:	f003 0308 	and.w	r3, r3, #8
 8009030:	2b08      	cmp	r3, #8
 8009032:	d10e      	bne.n	8009052 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009034:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8009038:	9300      	str	r3, [sp, #0]
 800903a:	68fb      	ldr	r3, [r7, #12]
 800903c:	2200      	movs	r2, #0
 800903e:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8009042:	6878      	ldr	r0, [r7, #4]
 8009044:	f000 f82f 	bl	80090a6 <UART_WaitOnFlagUntilTimeout>
 8009048:	4603      	mov	r3, r0
 800904a:	2b00      	cmp	r3, #0
 800904c:	d001      	beq.n	8009052 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800904e:	2303      	movs	r3, #3
 8009050:	e025      	b.n	800909e <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8009052:	687b      	ldr	r3, [r7, #4]
 8009054:	681b      	ldr	r3, [r3, #0]
 8009056:	681b      	ldr	r3, [r3, #0]
 8009058:	f003 0304 	and.w	r3, r3, #4
 800905c:	2b04      	cmp	r3, #4
 800905e:	d10e      	bne.n	800907e <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009060:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8009064:	9300      	str	r3, [sp, #0]
 8009066:	68fb      	ldr	r3, [r7, #12]
 8009068:	2200      	movs	r2, #0
 800906a:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800906e:	6878      	ldr	r0, [r7, #4]
 8009070:	f000 f819 	bl	80090a6 <UART_WaitOnFlagUntilTimeout>
 8009074:	4603      	mov	r3, r0
 8009076:	2b00      	cmp	r3, #0
 8009078:	d001      	beq.n	800907e <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800907a:	2303      	movs	r3, #3
 800907c:	e00f      	b.n	800909e <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800907e:	687b      	ldr	r3, [r7, #4]
 8009080:	2220      	movs	r2, #32
 8009082:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 8009086:	687b      	ldr	r3, [r7, #4]
 8009088:	2220      	movs	r2, #32
 800908a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800908e:	687b      	ldr	r3, [r7, #4]
 8009090:	2200      	movs	r2, #0
 8009092:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 8009094:	687b      	ldr	r3, [r7, #4]
 8009096:	2200      	movs	r2, #0
 8009098:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800909c:	2300      	movs	r3, #0
}
 800909e:	4618      	mov	r0, r3
 80090a0:	3710      	adds	r7, #16
 80090a2:	46bd      	mov	sp, r7
 80090a4:	bd80      	pop	{r7, pc}

080090a6 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80090a6:	b580      	push	{r7, lr}
 80090a8:	b09c      	sub	sp, #112	; 0x70
 80090aa:	af00      	add	r7, sp, #0
 80090ac:	60f8      	str	r0, [r7, #12]
 80090ae:	60b9      	str	r1, [r7, #8]
 80090b0:	603b      	str	r3, [r7, #0]
 80090b2:	4613      	mov	r3, r2
 80090b4:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80090b6:	e0a9      	b.n	800920c <UART_WaitOnFlagUntilTimeout+0x166>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80090b8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80090ba:	f1b3 3fff 	cmp.w	r3, #4294967295
 80090be:	f000 80a5 	beq.w	800920c <UART_WaitOnFlagUntilTimeout+0x166>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80090c2:	f7f9 fb59 	bl	8002778 <HAL_GetTick>
 80090c6:	4602      	mov	r2, r0
 80090c8:	683b      	ldr	r3, [r7, #0]
 80090ca:	1ad3      	subs	r3, r2, r3
 80090cc:	6fba      	ldr	r2, [r7, #120]	; 0x78
 80090ce:	429a      	cmp	r2, r3
 80090d0:	d302      	bcc.n	80090d8 <UART_WaitOnFlagUntilTimeout+0x32>
 80090d2:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80090d4:	2b00      	cmp	r3, #0
 80090d6:	d140      	bne.n	800915a <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 80090d8:	68fb      	ldr	r3, [r7, #12]
 80090da:	681b      	ldr	r3, [r3, #0]
 80090dc:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80090de:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80090e0:	e853 3f00 	ldrex	r3, [r3]
 80090e4:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 80090e6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80090e8:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80090ec:	667b      	str	r3, [r7, #100]	; 0x64
 80090ee:	68fb      	ldr	r3, [r7, #12]
 80090f0:	681b      	ldr	r3, [r3, #0]
 80090f2:	461a      	mov	r2, r3
 80090f4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80090f6:	65fb      	str	r3, [r7, #92]	; 0x5c
 80090f8:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80090fa:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80090fc:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80090fe:	e841 2300 	strex	r3, r2, [r1]
 8009102:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8009104:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009106:	2b00      	cmp	r3, #0
 8009108:	d1e6      	bne.n	80090d8 <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800910a:	68fb      	ldr	r3, [r7, #12]
 800910c:	681b      	ldr	r3, [r3, #0]
 800910e:	3308      	adds	r3, #8
 8009110:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009112:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009114:	e853 3f00 	ldrex	r3, [r3]
 8009118:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800911a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800911c:	f023 0301 	bic.w	r3, r3, #1
 8009120:	663b      	str	r3, [r7, #96]	; 0x60
 8009122:	68fb      	ldr	r3, [r7, #12]
 8009124:	681b      	ldr	r3, [r3, #0]
 8009126:	3308      	adds	r3, #8
 8009128:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800912a:	64ba      	str	r2, [r7, #72]	; 0x48
 800912c:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800912e:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8009130:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8009132:	e841 2300 	strex	r3, r2, [r1]
 8009136:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8009138:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800913a:	2b00      	cmp	r3, #0
 800913c:	d1e5      	bne.n	800910a <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 800913e:	68fb      	ldr	r3, [r7, #12]
 8009140:	2220      	movs	r2, #32
 8009142:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 8009146:	68fb      	ldr	r3, [r7, #12]
 8009148:	2220      	movs	r2, #32
 800914a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 800914e:	68fb      	ldr	r3, [r7, #12]
 8009150:	2200      	movs	r2, #0
 8009152:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 8009156:	2303      	movs	r3, #3
 8009158:	e069      	b.n	800922e <UART_WaitOnFlagUntilTimeout+0x188>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800915a:	68fb      	ldr	r3, [r7, #12]
 800915c:	681b      	ldr	r3, [r3, #0]
 800915e:	681b      	ldr	r3, [r3, #0]
 8009160:	f003 0304 	and.w	r3, r3, #4
 8009164:	2b00      	cmp	r3, #0
 8009166:	d051      	beq.n	800920c <UART_WaitOnFlagUntilTimeout+0x166>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8009168:	68fb      	ldr	r3, [r7, #12]
 800916a:	681b      	ldr	r3, [r3, #0]
 800916c:	69db      	ldr	r3, [r3, #28]
 800916e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8009172:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8009176:	d149      	bne.n	800920c <UART_WaitOnFlagUntilTimeout+0x166>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8009178:	68fb      	ldr	r3, [r7, #12]
 800917a:	681b      	ldr	r3, [r3, #0]
 800917c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8009180:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8009182:	68fb      	ldr	r3, [r7, #12]
 8009184:	681b      	ldr	r3, [r3, #0]
 8009186:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009188:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800918a:	e853 3f00 	ldrex	r3, [r3]
 800918e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8009190:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009192:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8009196:	66fb      	str	r3, [r7, #108]	; 0x6c
 8009198:	68fb      	ldr	r3, [r7, #12]
 800919a:	681b      	ldr	r3, [r3, #0]
 800919c:	461a      	mov	r2, r3
 800919e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80091a0:	637b      	str	r3, [r7, #52]	; 0x34
 80091a2:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80091a4:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80091a6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80091a8:	e841 2300 	strex	r3, r2, [r1]
 80091ac:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80091ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80091b0:	2b00      	cmp	r3, #0
 80091b2:	d1e6      	bne.n	8009182 <UART_WaitOnFlagUntilTimeout+0xdc>
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80091b4:	68fb      	ldr	r3, [r7, #12]
 80091b6:	681b      	ldr	r3, [r3, #0]
 80091b8:	3308      	adds	r3, #8
 80091ba:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80091bc:	697b      	ldr	r3, [r7, #20]
 80091be:	e853 3f00 	ldrex	r3, [r3]
 80091c2:	613b      	str	r3, [r7, #16]
   return(result);
 80091c4:	693b      	ldr	r3, [r7, #16]
 80091c6:	f023 0301 	bic.w	r3, r3, #1
 80091ca:	66bb      	str	r3, [r7, #104]	; 0x68
 80091cc:	68fb      	ldr	r3, [r7, #12]
 80091ce:	681b      	ldr	r3, [r3, #0]
 80091d0:	3308      	adds	r3, #8
 80091d2:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80091d4:	623a      	str	r2, [r7, #32]
 80091d6:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80091d8:	69f9      	ldr	r1, [r7, #28]
 80091da:	6a3a      	ldr	r2, [r7, #32]
 80091dc:	e841 2300 	strex	r3, r2, [r1]
 80091e0:	61bb      	str	r3, [r7, #24]
   return(result);
 80091e2:	69bb      	ldr	r3, [r7, #24]
 80091e4:	2b00      	cmp	r3, #0
 80091e6:	d1e5      	bne.n	80091b4 <UART_WaitOnFlagUntilTimeout+0x10e>

          huart->gState = HAL_UART_STATE_READY;
 80091e8:	68fb      	ldr	r3, [r7, #12]
 80091ea:	2220      	movs	r2, #32
 80091ec:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 80091f0:	68fb      	ldr	r3, [r7, #12]
 80091f2:	2220      	movs	r2, #32
 80091f4:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80091f8:	68fb      	ldr	r3, [r7, #12]
 80091fa:	2220      	movs	r2, #32
 80091fc:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009200:	68fb      	ldr	r3, [r7, #12]
 8009202:	2200      	movs	r2, #0
 8009204:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 8009208:	2303      	movs	r3, #3
 800920a:	e010      	b.n	800922e <UART_WaitOnFlagUntilTimeout+0x188>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800920c:	68fb      	ldr	r3, [r7, #12]
 800920e:	681b      	ldr	r3, [r3, #0]
 8009210:	69da      	ldr	r2, [r3, #28]
 8009212:	68bb      	ldr	r3, [r7, #8]
 8009214:	4013      	ands	r3, r2
 8009216:	68ba      	ldr	r2, [r7, #8]
 8009218:	429a      	cmp	r2, r3
 800921a:	bf0c      	ite	eq
 800921c:	2301      	moveq	r3, #1
 800921e:	2300      	movne	r3, #0
 8009220:	b2db      	uxtb	r3, r3
 8009222:	461a      	mov	r2, r3
 8009224:	79fb      	ldrb	r3, [r7, #7]
 8009226:	429a      	cmp	r2, r3
 8009228:	f43f af46 	beq.w	80090b8 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800922c:	2300      	movs	r3, #0
}
 800922e:	4618      	mov	r0, r3
 8009230:	3770      	adds	r7, #112	; 0x70
 8009232:	46bd      	mov	sp, r7
 8009234:	bd80      	pop	{r7, pc}
	...

08009238 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009238:	b480      	push	{r7}
 800923a:	b0a3      	sub	sp, #140	; 0x8c
 800923c:	af00      	add	r7, sp, #0
 800923e:	60f8      	str	r0, [r7, #12]
 8009240:	60b9      	str	r1, [r7, #8]
 8009242:	4613      	mov	r3, r2
 8009244:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8009246:	68fb      	ldr	r3, [r7, #12]
 8009248:	68ba      	ldr	r2, [r7, #8]
 800924a:	659a      	str	r2, [r3, #88]	; 0x58
  huart->RxXferSize  = Size;
 800924c:	68fb      	ldr	r3, [r7, #12]
 800924e:	88fa      	ldrh	r2, [r7, #6]
 8009250:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
  huart->RxXferCount = Size;
 8009254:	68fb      	ldr	r3, [r7, #12]
 8009256:	88fa      	ldrh	r2, [r7, #6]
 8009258:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->RxISR       = NULL;
 800925c:	68fb      	ldr	r3, [r7, #12]
 800925e:	2200      	movs	r2, #0
 8009260:	671a      	str	r2, [r3, #112]	; 0x70

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8009262:	68fb      	ldr	r3, [r7, #12]
 8009264:	689b      	ldr	r3, [r3, #8]
 8009266:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800926a:	d10e      	bne.n	800928a <UART_Start_Receive_IT+0x52>
 800926c:	68fb      	ldr	r3, [r7, #12]
 800926e:	691b      	ldr	r3, [r3, #16]
 8009270:	2b00      	cmp	r3, #0
 8009272:	d105      	bne.n	8009280 <UART_Start_Receive_IT+0x48>
 8009274:	68fb      	ldr	r3, [r7, #12]
 8009276:	f240 12ff 	movw	r2, #511	; 0x1ff
 800927a:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800927e:	e02d      	b.n	80092dc <UART_Start_Receive_IT+0xa4>
 8009280:	68fb      	ldr	r3, [r7, #12]
 8009282:	22ff      	movs	r2, #255	; 0xff
 8009284:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8009288:	e028      	b.n	80092dc <UART_Start_Receive_IT+0xa4>
 800928a:	68fb      	ldr	r3, [r7, #12]
 800928c:	689b      	ldr	r3, [r3, #8]
 800928e:	2b00      	cmp	r3, #0
 8009290:	d10d      	bne.n	80092ae <UART_Start_Receive_IT+0x76>
 8009292:	68fb      	ldr	r3, [r7, #12]
 8009294:	691b      	ldr	r3, [r3, #16]
 8009296:	2b00      	cmp	r3, #0
 8009298:	d104      	bne.n	80092a4 <UART_Start_Receive_IT+0x6c>
 800929a:	68fb      	ldr	r3, [r7, #12]
 800929c:	22ff      	movs	r2, #255	; 0xff
 800929e:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 80092a2:	e01b      	b.n	80092dc <UART_Start_Receive_IT+0xa4>
 80092a4:	68fb      	ldr	r3, [r7, #12]
 80092a6:	227f      	movs	r2, #127	; 0x7f
 80092a8:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 80092ac:	e016      	b.n	80092dc <UART_Start_Receive_IT+0xa4>
 80092ae:	68fb      	ldr	r3, [r7, #12]
 80092b0:	689b      	ldr	r3, [r3, #8]
 80092b2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80092b6:	d10d      	bne.n	80092d4 <UART_Start_Receive_IT+0x9c>
 80092b8:	68fb      	ldr	r3, [r7, #12]
 80092ba:	691b      	ldr	r3, [r3, #16]
 80092bc:	2b00      	cmp	r3, #0
 80092be:	d104      	bne.n	80092ca <UART_Start_Receive_IT+0x92>
 80092c0:	68fb      	ldr	r3, [r7, #12]
 80092c2:	227f      	movs	r2, #127	; 0x7f
 80092c4:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 80092c8:	e008      	b.n	80092dc <UART_Start_Receive_IT+0xa4>
 80092ca:	68fb      	ldr	r3, [r7, #12]
 80092cc:	223f      	movs	r2, #63	; 0x3f
 80092ce:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 80092d2:	e003      	b.n	80092dc <UART_Start_Receive_IT+0xa4>
 80092d4:	68fb      	ldr	r3, [r7, #12]
 80092d6:	2200      	movs	r2, #0
 80092d8:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80092dc:	68fb      	ldr	r3, [r7, #12]
 80092de:	2200      	movs	r2, #0
 80092e0:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80092e4:	68fb      	ldr	r3, [r7, #12]
 80092e6:	2222      	movs	r2, #34	; 0x22
 80092e8:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80092ec:	68fb      	ldr	r3, [r7, #12]
 80092ee:	681b      	ldr	r3, [r3, #0]
 80092f0:	3308      	adds	r3, #8
 80092f2:	667b      	str	r3, [r7, #100]	; 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80092f4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80092f6:	e853 3f00 	ldrex	r3, [r3]
 80092fa:	663b      	str	r3, [r7, #96]	; 0x60
   return(result);
 80092fc:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80092fe:	f043 0301 	orr.w	r3, r3, #1
 8009302:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8009306:	68fb      	ldr	r3, [r7, #12]
 8009308:	681b      	ldr	r3, [r3, #0]
 800930a:	3308      	adds	r3, #8
 800930c:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 8009310:	673a      	str	r2, [r7, #112]	; 0x70
 8009312:	66fb      	str	r3, [r7, #108]	; 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009314:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 8009316:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 8009318:	e841 2300 	strex	r3, r2, [r1]
 800931c:	66bb      	str	r3, [r7, #104]	; 0x68
   return(result);
 800931e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8009320:	2b00      	cmp	r3, #0
 8009322:	d1e3      	bne.n	80092ec <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8009324:	68fb      	ldr	r3, [r7, #12]
 8009326:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8009328:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800932c:	d153      	bne.n	80093d6 <UART_Start_Receive_IT+0x19e>
 800932e:	68fb      	ldr	r3, [r7, #12]
 8009330:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8009334:	88fa      	ldrh	r2, [r7, #6]
 8009336:	429a      	cmp	r2, r3
 8009338:	d34d      	bcc.n	80093d6 <UART_Start_Receive_IT+0x19e>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800933a:	68fb      	ldr	r3, [r7, #12]
 800933c:	689b      	ldr	r3, [r3, #8]
 800933e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009342:	d107      	bne.n	8009354 <UART_Start_Receive_IT+0x11c>
 8009344:	68fb      	ldr	r3, [r7, #12]
 8009346:	691b      	ldr	r3, [r3, #16]
 8009348:	2b00      	cmp	r3, #0
 800934a:	d103      	bne.n	8009354 <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 800934c:	68fb      	ldr	r3, [r7, #12]
 800934e:	4a4b      	ldr	r2, [pc, #300]	; (800947c <UART_Start_Receive_IT+0x244>)
 8009350:	671a      	str	r2, [r3, #112]	; 0x70
 8009352:	e002      	b.n	800935a <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 8009354:	68fb      	ldr	r3, [r7, #12]
 8009356:	4a4a      	ldr	r2, [pc, #296]	; (8009480 <UART_Start_Receive_IT+0x248>)
 8009358:	671a      	str	r2, [r3, #112]	; 0x70
    }

    __HAL_UNLOCK(huart);
 800935a:	68fb      	ldr	r3, [r7, #12]
 800935c:	2200      	movs	r2, #0
 800935e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8009362:	68fb      	ldr	r3, [r7, #12]
 8009364:	691b      	ldr	r3, [r3, #16]
 8009366:	2b00      	cmp	r3, #0
 8009368:	d01a      	beq.n	80093a0 <UART_Start_Receive_IT+0x168>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800936a:	68fb      	ldr	r3, [r7, #12]
 800936c:	681b      	ldr	r3, [r3, #0]
 800936e:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009370:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009372:	e853 3f00 	ldrex	r3, [r3]
 8009376:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8009378:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800937a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800937e:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8009382:	68fb      	ldr	r3, [r7, #12]
 8009384:	681b      	ldr	r3, [r3, #0]
 8009386:	461a      	mov	r2, r3
 8009388:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800938c:	65fb      	str	r3, [r7, #92]	; 0x5c
 800938e:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009390:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8009392:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8009394:	e841 2300 	strex	r3, r2, [r1]
 8009398:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 800939a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800939c:	2b00      	cmp	r3, #0
 800939e:	d1e4      	bne.n	800936a <UART_Start_Receive_IT+0x132>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 80093a0:	68fb      	ldr	r3, [r7, #12]
 80093a2:	681b      	ldr	r3, [r3, #0]
 80093a4:	3308      	adds	r3, #8
 80093a6:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80093a8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80093aa:	e853 3f00 	ldrex	r3, [r3]
 80093ae:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80093b0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80093b2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80093b6:	67fb      	str	r3, [r7, #124]	; 0x7c
 80093b8:	68fb      	ldr	r3, [r7, #12]
 80093ba:	681b      	ldr	r3, [r3, #0]
 80093bc:	3308      	adds	r3, #8
 80093be:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 80093c0:	64ba      	str	r2, [r7, #72]	; 0x48
 80093c2:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80093c4:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80093c6:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80093c8:	e841 2300 	strex	r3, r2, [r1]
 80093cc:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 80093ce:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80093d0:	2b00      	cmp	r3, #0
 80093d2:	d1e5      	bne.n	80093a0 <UART_Start_Receive_IT+0x168>
 80093d4:	e04a      	b.n	800946c <UART_Start_Receive_IT+0x234>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80093d6:	68fb      	ldr	r3, [r7, #12]
 80093d8:	689b      	ldr	r3, [r3, #8]
 80093da:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80093de:	d107      	bne.n	80093f0 <UART_Start_Receive_IT+0x1b8>
 80093e0:	68fb      	ldr	r3, [r7, #12]
 80093e2:	691b      	ldr	r3, [r3, #16]
 80093e4:	2b00      	cmp	r3, #0
 80093e6:	d103      	bne.n	80093f0 <UART_Start_Receive_IT+0x1b8>
    {
      huart->RxISR = UART_RxISR_16BIT;
 80093e8:	68fb      	ldr	r3, [r7, #12]
 80093ea:	4a26      	ldr	r2, [pc, #152]	; (8009484 <UART_Start_Receive_IT+0x24c>)
 80093ec:	671a      	str	r2, [r3, #112]	; 0x70
 80093ee:	e002      	b.n	80093f6 <UART_Start_Receive_IT+0x1be>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 80093f0:	68fb      	ldr	r3, [r7, #12]
 80093f2:	4a25      	ldr	r2, [pc, #148]	; (8009488 <UART_Start_Receive_IT+0x250>)
 80093f4:	671a      	str	r2, [r3, #112]	; 0x70
    }

    __HAL_UNLOCK(huart);
 80093f6:	68fb      	ldr	r3, [r7, #12]
 80093f8:	2200      	movs	r2, #0
 80093fa:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 80093fe:	68fb      	ldr	r3, [r7, #12]
 8009400:	691b      	ldr	r3, [r3, #16]
 8009402:	2b00      	cmp	r3, #0
 8009404:	d019      	beq.n	800943a <UART_Start_Receive_IT+0x202>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 8009406:	68fb      	ldr	r3, [r7, #12]
 8009408:	681b      	ldr	r3, [r3, #0]
 800940a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800940c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800940e:	e853 3f00 	ldrex	r3, [r3]
 8009412:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8009414:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009416:	f443 7390 	orr.w	r3, r3, #288	; 0x120
 800941a:	677b      	str	r3, [r7, #116]	; 0x74
 800941c:	68fb      	ldr	r3, [r7, #12]
 800941e:	681b      	ldr	r3, [r3, #0]
 8009420:	461a      	mov	r2, r3
 8009422:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8009424:	637b      	str	r3, [r7, #52]	; 0x34
 8009426:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009428:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800942a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800942c:	e841 2300 	strex	r3, r2, [r1]
 8009430:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8009432:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009434:	2b00      	cmp	r3, #0
 8009436:	d1e6      	bne.n	8009406 <UART_Start_Receive_IT+0x1ce>
 8009438:	e018      	b.n	800946c <UART_Start_Receive_IT+0x234>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800943a:	68fb      	ldr	r3, [r7, #12]
 800943c:	681b      	ldr	r3, [r3, #0]
 800943e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009440:	697b      	ldr	r3, [r7, #20]
 8009442:	e853 3f00 	ldrex	r3, [r3]
 8009446:	613b      	str	r3, [r7, #16]
   return(result);
 8009448:	693b      	ldr	r3, [r7, #16]
 800944a:	f043 0320 	orr.w	r3, r3, #32
 800944e:	67bb      	str	r3, [r7, #120]	; 0x78
 8009450:	68fb      	ldr	r3, [r7, #12]
 8009452:	681b      	ldr	r3, [r3, #0]
 8009454:	461a      	mov	r2, r3
 8009456:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8009458:	623b      	str	r3, [r7, #32]
 800945a:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800945c:	69f9      	ldr	r1, [r7, #28]
 800945e:	6a3a      	ldr	r2, [r7, #32]
 8009460:	e841 2300 	strex	r3, r2, [r1]
 8009464:	61bb      	str	r3, [r7, #24]
   return(result);
 8009466:	69bb      	ldr	r3, [r7, #24]
 8009468:	2b00      	cmp	r3, #0
 800946a:	d1e6      	bne.n	800943a <UART_Start_Receive_IT+0x202>
    }  
  }
  return HAL_OK;
 800946c:	2300      	movs	r3, #0
}
 800946e:	4618      	mov	r0, r3
 8009470:	378c      	adds	r7, #140	; 0x8c
 8009472:	46bd      	mov	sp, r7
 8009474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009478:	4770      	bx	lr
 800947a:	bf00      	nop
 800947c:	08009b95 	.word	0x08009b95
 8009480:	0800989d 	.word	0x0800989d
 8009484:	0800973b 	.word	0x0800973b
 8009488:	080095db 	.word	0x080095db

0800948c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800948c:	b480      	push	{r7}
 800948e:	b095      	sub	sp, #84	; 0x54
 8009490:	af00      	add	r7, sp, #0
 8009492:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009494:	687b      	ldr	r3, [r7, #4]
 8009496:	681b      	ldr	r3, [r3, #0]
 8009498:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800949a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800949c:	e853 3f00 	ldrex	r3, [r3]
 80094a0:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80094a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80094a4:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80094a8:	64fb      	str	r3, [r7, #76]	; 0x4c
 80094aa:	687b      	ldr	r3, [r7, #4]
 80094ac:	681b      	ldr	r3, [r3, #0]
 80094ae:	461a      	mov	r2, r3
 80094b0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80094b2:	643b      	str	r3, [r7, #64]	; 0x40
 80094b4:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80094b6:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80094b8:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80094ba:	e841 2300 	strex	r3, r2, [r1]
 80094be:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80094c0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80094c2:	2b00      	cmp	r3, #0
 80094c4:	d1e6      	bne.n	8009494 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80094c6:	687b      	ldr	r3, [r7, #4]
 80094c8:	681b      	ldr	r3, [r3, #0]
 80094ca:	3308      	adds	r3, #8
 80094cc:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80094ce:	6a3b      	ldr	r3, [r7, #32]
 80094d0:	e853 3f00 	ldrex	r3, [r3]
 80094d4:	61fb      	str	r3, [r7, #28]
   return(result);
 80094d6:	69fb      	ldr	r3, [r7, #28]
 80094d8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80094dc:	f023 0301 	bic.w	r3, r3, #1
 80094e0:	64bb      	str	r3, [r7, #72]	; 0x48
 80094e2:	687b      	ldr	r3, [r7, #4]
 80094e4:	681b      	ldr	r3, [r3, #0]
 80094e6:	3308      	adds	r3, #8
 80094e8:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80094ea:	62fa      	str	r2, [r7, #44]	; 0x2c
 80094ec:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80094ee:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80094f0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80094f2:	e841 2300 	strex	r3, r2, [r1]
 80094f6:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80094f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80094fa:	2b00      	cmp	r3, #0
 80094fc:	d1e3      	bne.n	80094c6 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80094fe:	687b      	ldr	r3, [r7, #4]
 8009500:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8009502:	2b01      	cmp	r3, #1
 8009504:	d118      	bne.n	8009538 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009506:	687b      	ldr	r3, [r7, #4]
 8009508:	681b      	ldr	r3, [r3, #0]
 800950a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800950c:	68fb      	ldr	r3, [r7, #12]
 800950e:	e853 3f00 	ldrex	r3, [r3]
 8009512:	60bb      	str	r3, [r7, #8]
   return(result);
 8009514:	68bb      	ldr	r3, [r7, #8]
 8009516:	f023 0310 	bic.w	r3, r3, #16
 800951a:	647b      	str	r3, [r7, #68]	; 0x44
 800951c:	687b      	ldr	r3, [r7, #4]
 800951e:	681b      	ldr	r3, [r3, #0]
 8009520:	461a      	mov	r2, r3
 8009522:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009524:	61bb      	str	r3, [r7, #24]
 8009526:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009528:	6979      	ldr	r1, [r7, #20]
 800952a:	69ba      	ldr	r2, [r7, #24]
 800952c:	e841 2300 	strex	r3, r2, [r1]
 8009530:	613b      	str	r3, [r7, #16]
   return(result);
 8009532:	693b      	ldr	r3, [r7, #16]
 8009534:	2b00      	cmp	r3, #0
 8009536:	d1e6      	bne.n	8009506 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8009538:	687b      	ldr	r3, [r7, #4]
 800953a:	2220      	movs	r2, #32
 800953c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009540:	687b      	ldr	r3, [r7, #4]
 8009542:	2200      	movs	r2, #0
 8009544:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8009546:	687b      	ldr	r3, [r7, #4]
 8009548:	2200      	movs	r2, #0
 800954a:	671a      	str	r2, [r3, #112]	; 0x70
}
 800954c:	bf00      	nop
 800954e:	3754      	adds	r7, #84	; 0x54
 8009550:	46bd      	mov	sp, r7
 8009552:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009556:	4770      	bx	lr

08009558 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8009558:	b580      	push	{r7, lr}
 800955a:	b084      	sub	sp, #16
 800955c:	af00      	add	r7, sp, #0
 800955e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009560:	687b      	ldr	r3, [r7, #4]
 8009562:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009564:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8009566:	68fb      	ldr	r3, [r7, #12]
 8009568:	2200      	movs	r2, #0
 800956a:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->TxXferCount = 0U;
 800956e:	68fb      	ldr	r3, [r7, #12]
 8009570:	2200      	movs	r2, #0
 8009572:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8009576:	68f8      	ldr	r0, [r7, #12]
 8009578:	f7ff f996 	bl	80088a8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800957c:	bf00      	nop
 800957e:	3710      	adds	r7, #16
 8009580:	46bd      	mov	sp, r7
 8009582:	bd80      	pop	{r7, pc}

08009584 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8009584:	b580      	push	{r7, lr}
 8009586:	b088      	sub	sp, #32
 8009588:	af00      	add	r7, sp, #0
 800958a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800958c:	687b      	ldr	r3, [r7, #4]
 800958e:	681b      	ldr	r3, [r3, #0]
 8009590:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009592:	68fb      	ldr	r3, [r7, #12]
 8009594:	e853 3f00 	ldrex	r3, [r3]
 8009598:	60bb      	str	r3, [r7, #8]
   return(result);
 800959a:	68bb      	ldr	r3, [r7, #8]
 800959c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80095a0:	61fb      	str	r3, [r7, #28]
 80095a2:	687b      	ldr	r3, [r7, #4]
 80095a4:	681b      	ldr	r3, [r3, #0]
 80095a6:	461a      	mov	r2, r3
 80095a8:	69fb      	ldr	r3, [r7, #28]
 80095aa:	61bb      	str	r3, [r7, #24]
 80095ac:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80095ae:	6979      	ldr	r1, [r7, #20]
 80095b0:	69ba      	ldr	r2, [r7, #24]
 80095b2:	e841 2300 	strex	r3, r2, [r1]
 80095b6:	613b      	str	r3, [r7, #16]
   return(result);
 80095b8:	693b      	ldr	r3, [r7, #16]
 80095ba:	2b00      	cmp	r3, #0
 80095bc:	d1e6      	bne.n	800958c <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80095be:	687b      	ldr	r3, [r7, #4]
 80095c0:	2220      	movs	r2, #32
 80095c2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80095c6:	687b      	ldr	r3, [r7, #4]
 80095c8:	2200      	movs	r2, #0
 80095ca:	675a      	str	r2, [r3, #116]	; 0x74
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80095cc:	6878      	ldr	r0, [r7, #4]
 80095ce:	f7ff f961 	bl	8008894 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80095d2:	bf00      	nop
 80095d4:	3720      	adds	r7, #32
 80095d6:	46bd      	mov	sp, r7
 80095d8:	bd80      	pop	{r7, pc}

080095da <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 80095da:	b580      	push	{r7, lr}
 80095dc:	b096      	sub	sp, #88	; 0x58
 80095de:	af00      	add	r7, sp, #0
 80095e0:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 80095e2:	687b      	ldr	r3, [r7, #4]
 80095e4:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 80095e8:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80095ec:	687b      	ldr	r3, [r7, #4]
 80095ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80095f2:	2b22      	cmp	r3, #34	; 0x22
 80095f4:	f040 8095 	bne.w	8009722 <UART_RxISR_8BIT+0x148>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80095f8:	687b      	ldr	r3, [r7, #4]
 80095fa:	681b      	ldr	r3, [r3, #0]
 80095fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80095fe:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8009602:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 8009606:	b2d9      	uxtb	r1, r3
 8009608:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 800960c:	b2da      	uxtb	r2, r3
 800960e:	687b      	ldr	r3, [r7, #4]
 8009610:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009612:	400a      	ands	r2, r1
 8009614:	b2d2      	uxtb	r2, r2
 8009616:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8009618:	687b      	ldr	r3, [r7, #4]
 800961a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800961c:	1c5a      	adds	r2, r3, #1
 800961e:	687b      	ldr	r3, [r7, #4]
 8009620:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 8009622:	687b      	ldr	r3, [r7, #4]
 8009624:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8009628:	b29b      	uxth	r3, r3
 800962a:	3b01      	subs	r3, #1
 800962c:	b29a      	uxth	r2, r3
 800962e:	687b      	ldr	r3, [r7, #4]
 8009630:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    if (huart->RxXferCount == 0U)
 8009634:	687b      	ldr	r3, [r7, #4]
 8009636:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800963a:	b29b      	uxth	r3, r3
 800963c:	2b00      	cmp	r3, #0
 800963e:	d178      	bne.n	8009732 <UART_RxISR_8BIT+0x158>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009640:	687b      	ldr	r3, [r7, #4]
 8009642:	681b      	ldr	r3, [r3, #0]
 8009644:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009646:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009648:	e853 3f00 	ldrex	r3, [r3]
 800964c:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800964e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009650:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8009654:	653b      	str	r3, [r7, #80]	; 0x50
 8009656:	687b      	ldr	r3, [r7, #4]
 8009658:	681b      	ldr	r3, [r3, #0]
 800965a:	461a      	mov	r2, r3
 800965c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800965e:	647b      	str	r3, [r7, #68]	; 0x44
 8009660:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009662:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8009664:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8009666:	e841 2300 	strex	r3, r2, [r1]
 800966a:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800966c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800966e:	2b00      	cmp	r3, #0
 8009670:	d1e6      	bne.n	8009640 <UART_RxISR_8BIT+0x66>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009672:	687b      	ldr	r3, [r7, #4]
 8009674:	681b      	ldr	r3, [r3, #0]
 8009676:	3308      	adds	r3, #8
 8009678:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800967a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800967c:	e853 3f00 	ldrex	r3, [r3]
 8009680:	623b      	str	r3, [r7, #32]
   return(result);
 8009682:	6a3b      	ldr	r3, [r7, #32]
 8009684:	f023 0301 	bic.w	r3, r3, #1
 8009688:	64fb      	str	r3, [r7, #76]	; 0x4c
 800968a:	687b      	ldr	r3, [r7, #4]
 800968c:	681b      	ldr	r3, [r3, #0]
 800968e:	3308      	adds	r3, #8
 8009690:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8009692:	633a      	str	r2, [r7, #48]	; 0x30
 8009694:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009696:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8009698:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800969a:	e841 2300 	strex	r3, r2, [r1]
 800969e:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80096a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80096a2:	2b00      	cmp	r3, #0
 80096a4:	d1e5      	bne.n	8009672 <UART_RxISR_8BIT+0x98>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80096a6:	687b      	ldr	r3, [r7, #4]
 80096a8:	2220      	movs	r2, #32
 80096aa:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80096ae:	687b      	ldr	r3, [r7, #4]
 80096b0:	2200      	movs	r2, #0
 80096b2:	671a      	str	r2, [r3, #112]	; 0x70

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80096b4:	687b      	ldr	r3, [r7, #4]
 80096b6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80096b8:	2b01      	cmp	r3, #1
 80096ba:	d12e      	bne.n	800971a <UART_RxISR_8BIT+0x140>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80096bc:	687b      	ldr	r3, [r7, #4]
 80096be:	2200      	movs	r2, #0
 80096c0:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80096c2:	687b      	ldr	r3, [r7, #4]
 80096c4:	681b      	ldr	r3, [r3, #0]
 80096c6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80096c8:	693b      	ldr	r3, [r7, #16]
 80096ca:	e853 3f00 	ldrex	r3, [r3]
 80096ce:	60fb      	str	r3, [r7, #12]
   return(result);
 80096d0:	68fb      	ldr	r3, [r7, #12]
 80096d2:	f023 0310 	bic.w	r3, r3, #16
 80096d6:	64bb      	str	r3, [r7, #72]	; 0x48
 80096d8:	687b      	ldr	r3, [r7, #4]
 80096da:	681b      	ldr	r3, [r3, #0]
 80096dc:	461a      	mov	r2, r3
 80096de:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80096e0:	61fb      	str	r3, [r7, #28]
 80096e2:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80096e4:	69b9      	ldr	r1, [r7, #24]
 80096e6:	69fa      	ldr	r2, [r7, #28]
 80096e8:	e841 2300 	strex	r3, r2, [r1]
 80096ec:	617b      	str	r3, [r7, #20]
   return(result);
 80096ee:	697b      	ldr	r3, [r7, #20]
 80096f0:	2b00      	cmp	r3, #0
 80096f2:	d1e6      	bne.n	80096c2 <UART_RxISR_8BIT+0xe8>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80096f4:	687b      	ldr	r3, [r7, #4]
 80096f6:	681b      	ldr	r3, [r3, #0]
 80096f8:	69db      	ldr	r3, [r3, #28]
 80096fa:	f003 0310 	and.w	r3, r3, #16
 80096fe:	2b10      	cmp	r3, #16
 8009700:	d103      	bne.n	800970a <UART_RxISR_8BIT+0x130>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8009702:	687b      	ldr	r3, [r7, #4]
 8009704:	681b      	ldr	r3, [r3, #0]
 8009706:	2210      	movs	r2, #16
 8009708:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800970a:	687b      	ldr	r3, [r7, #4]
 800970c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8009710:	4619      	mov	r1, r3
 8009712:	6878      	ldr	r0, [r7, #4]
 8009714:	f7ff f8d2 	bl	80088bc <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8009718:	e00b      	b.n	8009732 <UART_RxISR_8BIT+0x158>
        HAL_UART_RxCpltCallback(huart);
 800971a:	6878      	ldr	r0, [r7, #4]
 800971c:	f7f8 ff16 	bl	800254c <HAL_UART_RxCpltCallback>
}
 8009720:	e007      	b.n	8009732 <UART_RxISR_8BIT+0x158>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8009722:	687b      	ldr	r3, [r7, #4]
 8009724:	681b      	ldr	r3, [r3, #0]
 8009726:	699a      	ldr	r2, [r3, #24]
 8009728:	687b      	ldr	r3, [r7, #4]
 800972a:	681b      	ldr	r3, [r3, #0]
 800972c:	f042 0208 	orr.w	r2, r2, #8
 8009730:	619a      	str	r2, [r3, #24]
}
 8009732:	bf00      	nop
 8009734:	3758      	adds	r7, #88	; 0x58
 8009736:	46bd      	mov	sp, r7
 8009738:	bd80      	pop	{r7, pc}

0800973a <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800973a:	b580      	push	{r7, lr}
 800973c:	b096      	sub	sp, #88	; 0x58
 800973e:	af00      	add	r7, sp, #0
 8009740:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8009742:	687b      	ldr	r3, [r7, #4]
 8009744:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8009748:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800974c:	687b      	ldr	r3, [r7, #4]
 800974e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009752:	2b22      	cmp	r3, #34	; 0x22
 8009754:	f040 8095 	bne.w	8009882 <UART_RxISR_16BIT+0x148>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8009758:	687b      	ldr	r3, [r7, #4]
 800975a:	681b      	ldr	r3, [r3, #0]
 800975c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800975e:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8009762:	687b      	ldr	r3, [r7, #4]
 8009764:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009766:	653b      	str	r3, [r7, #80]	; 0x50
    *tmp = (uint16_t)(uhdata & uhMask);
 8009768:	f8b7 2054 	ldrh.w	r2, [r7, #84]	; 0x54
 800976c:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 8009770:	4013      	ands	r3, r2
 8009772:	b29a      	uxth	r2, r3
 8009774:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009776:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8009778:	687b      	ldr	r3, [r7, #4]
 800977a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800977c:	1c9a      	adds	r2, r3, #2
 800977e:	687b      	ldr	r3, [r7, #4]
 8009780:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 8009782:	687b      	ldr	r3, [r7, #4]
 8009784:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8009788:	b29b      	uxth	r3, r3
 800978a:	3b01      	subs	r3, #1
 800978c:	b29a      	uxth	r2, r3
 800978e:	687b      	ldr	r3, [r7, #4]
 8009790:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    if (huart->RxXferCount == 0U)
 8009794:	687b      	ldr	r3, [r7, #4]
 8009796:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800979a:	b29b      	uxth	r3, r3
 800979c:	2b00      	cmp	r3, #0
 800979e:	d178      	bne.n	8009892 <UART_RxISR_16BIT+0x158>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80097a0:	687b      	ldr	r3, [r7, #4]
 80097a2:	681b      	ldr	r3, [r3, #0]
 80097a4:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80097a6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80097a8:	e853 3f00 	ldrex	r3, [r3]
 80097ac:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80097ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80097b0:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80097b4:	64fb      	str	r3, [r7, #76]	; 0x4c
 80097b6:	687b      	ldr	r3, [r7, #4]
 80097b8:	681b      	ldr	r3, [r3, #0]
 80097ba:	461a      	mov	r2, r3
 80097bc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80097be:	643b      	str	r3, [r7, #64]	; 0x40
 80097c0:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80097c2:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80097c4:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80097c6:	e841 2300 	strex	r3, r2, [r1]
 80097ca:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80097cc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80097ce:	2b00      	cmp	r3, #0
 80097d0:	d1e6      	bne.n	80097a0 <UART_RxISR_16BIT+0x66>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80097d2:	687b      	ldr	r3, [r7, #4]
 80097d4:	681b      	ldr	r3, [r3, #0]
 80097d6:	3308      	adds	r3, #8
 80097d8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80097da:	6a3b      	ldr	r3, [r7, #32]
 80097dc:	e853 3f00 	ldrex	r3, [r3]
 80097e0:	61fb      	str	r3, [r7, #28]
   return(result);
 80097e2:	69fb      	ldr	r3, [r7, #28]
 80097e4:	f023 0301 	bic.w	r3, r3, #1
 80097e8:	64bb      	str	r3, [r7, #72]	; 0x48
 80097ea:	687b      	ldr	r3, [r7, #4]
 80097ec:	681b      	ldr	r3, [r3, #0]
 80097ee:	3308      	adds	r3, #8
 80097f0:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80097f2:	62fa      	str	r2, [r7, #44]	; 0x2c
 80097f4:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80097f6:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80097f8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80097fa:	e841 2300 	strex	r3, r2, [r1]
 80097fe:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8009800:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009802:	2b00      	cmp	r3, #0
 8009804:	d1e5      	bne.n	80097d2 <UART_RxISR_16BIT+0x98>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8009806:	687b      	ldr	r3, [r7, #4]
 8009808:	2220      	movs	r2, #32
 800980a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800980e:	687b      	ldr	r3, [r7, #4]
 8009810:	2200      	movs	r2, #0
 8009812:	671a      	str	r2, [r3, #112]	; 0x70

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009814:	687b      	ldr	r3, [r7, #4]
 8009816:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8009818:	2b01      	cmp	r3, #1
 800981a:	d12e      	bne.n	800987a <UART_RxISR_16BIT+0x140>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800981c:	687b      	ldr	r3, [r7, #4]
 800981e:	2200      	movs	r2, #0
 8009820:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009822:	687b      	ldr	r3, [r7, #4]
 8009824:	681b      	ldr	r3, [r3, #0]
 8009826:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009828:	68fb      	ldr	r3, [r7, #12]
 800982a:	e853 3f00 	ldrex	r3, [r3]
 800982e:	60bb      	str	r3, [r7, #8]
   return(result);
 8009830:	68bb      	ldr	r3, [r7, #8]
 8009832:	f023 0310 	bic.w	r3, r3, #16
 8009836:	647b      	str	r3, [r7, #68]	; 0x44
 8009838:	687b      	ldr	r3, [r7, #4]
 800983a:	681b      	ldr	r3, [r3, #0]
 800983c:	461a      	mov	r2, r3
 800983e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009840:	61bb      	str	r3, [r7, #24]
 8009842:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009844:	6979      	ldr	r1, [r7, #20]
 8009846:	69ba      	ldr	r2, [r7, #24]
 8009848:	e841 2300 	strex	r3, r2, [r1]
 800984c:	613b      	str	r3, [r7, #16]
   return(result);
 800984e:	693b      	ldr	r3, [r7, #16]
 8009850:	2b00      	cmp	r3, #0
 8009852:	d1e6      	bne.n	8009822 <UART_RxISR_16BIT+0xe8>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8009854:	687b      	ldr	r3, [r7, #4]
 8009856:	681b      	ldr	r3, [r3, #0]
 8009858:	69db      	ldr	r3, [r3, #28]
 800985a:	f003 0310 	and.w	r3, r3, #16
 800985e:	2b10      	cmp	r3, #16
 8009860:	d103      	bne.n	800986a <UART_RxISR_16BIT+0x130>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8009862:	687b      	ldr	r3, [r7, #4]
 8009864:	681b      	ldr	r3, [r3, #0]
 8009866:	2210      	movs	r2, #16
 8009868:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800986a:	687b      	ldr	r3, [r7, #4]
 800986c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8009870:	4619      	mov	r1, r3
 8009872:	6878      	ldr	r0, [r7, #4]
 8009874:	f7ff f822 	bl	80088bc <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8009878:	e00b      	b.n	8009892 <UART_RxISR_16BIT+0x158>
        HAL_UART_RxCpltCallback(huart);
 800987a:	6878      	ldr	r0, [r7, #4]
 800987c:	f7f8 fe66 	bl	800254c <HAL_UART_RxCpltCallback>
}
 8009880:	e007      	b.n	8009892 <UART_RxISR_16BIT+0x158>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8009882:	687b      	ldr	r3, [r7, #4]
 8009884:	681b      	ldr	r3, [r3, #0]
 8009886:	699a      	ldr	r2, [r3, #24]
 8009888:	687b      	ldr	r3, [r7, #4]
 800988a:	681b      	ldr	r3, [r3, #0]
 800988c:	f042 0208 	orr.w	r2, r2, #8
 8009890:	619a      	str	r2, [r3, #24]
}
 8009892:	bf00      	nop
 8009894:	3758      	adds	r7, #88	; 0x58
 8009896:	46bd      	mov	sp, r7
 8009898:	bd80      	pop	{r7, pc}
	...

0800989c <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800989c:	b580      	push	{r7, lr}
 800989e:	b0a6      	sub	sp, #152	; 0x98
 80098a0:	af00      	add	r7, sp, #0
 80098a2:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 80098a4:	687b      	ldr	r3, [r7, #4]
 80098a6:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 80098aa:	f8a7 3092 	strh.w	r3, [r7, #146]	; 0x92
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 80098ae:	687b      	ldr	r3, [r7, #4]
 80098b0:	681b      	ldr	r3, [r3, #0]
 80098b2:	69db      	ldr	r3, [r3, #28]
 80098b4:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 80098b8:	687b      	ldr	r3, [r7, #4]
 80098ba:	681b      	ldr	r3, [r3, #0]
 80098bc:	681b      	ldr	r3, [r3, #0]
 80098be:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 80098c2:	687b      	ldr	r3, [r7, #4]
 80098c4:	681b      	ldr	r3, [r3, #0]
 80098c6:	689b      	ldr	r3, [r3, #8]
 80098c8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80098cc:	687b      	ldr	r3, [r7, #4]
 80098ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80098d2:	2b22      	cmp	r3, #34	; 0x22
 80098d4:	f040 814f 	bne.w	8009b76 <UART_RxISR_8BIT_FIFOEN+0x2da>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 80098d8:	687b      	ldr	r3, [r7, #4]
 80098da:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 80098de:	f8a7 3086 	strh.w	r3, [r7, #134]	; 0x86
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 80098e2:	e0f6      	b.n	8009ad2 <UART_RxISR_8BIT_FIFOEN+0x236>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80098e4:	687b      	ldr	r3, [r7, #4]
 80098e6:	681b      	ldr	r3, [r3, #0]
 80098e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80098ea:	f8a7 3084 	strh.w	r3, [r7, #132]	; 0x84
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 80098ee:	f8b7 3084 	ldrh.w	r3, [r7, #132]	; 0x84
 80098f2:	b2d9      	uxtb	r1, r3
 80098f4:	f8b7 3092 	ldrh.w	r3, [r7, #146]	; 0x92
 80098f8:	b2da      	uxtb	r2, r3
 80098fa:	687b      	ldr	r3, [r7, #4]
 80098fc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80098fe:	400a      	ands	r2, r1
 8009900:	b2d2      	uxtb	r2, r2
 8009902:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 8009904:	687b      	ldr	r3, [r7, #4]
 8009906:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009908:	1c5a      	adds	r2, r3, #1
 800990a:	687b      	ldr	r3, [r7, #4]
 800990c:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 800990e:	687b      	ldr	r3, [r7, #4]
 8009910:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8009914:	b29b      	uxth	r3, r3
 8009916:	3b01      	subs	r3, #1
 8009918:	b29a      	uxth	r2, r3
 800991a:	687b      	ldr	r3, [r7, #4]
 800991c:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8009920:	687b      	ldr	r3, [r7, #4]
 8009922:	681b      	ldr	r3, [r3, #0]
 8009924:	69db      	ldr	r3, [r3, #28]
 8009926:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800992a:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800992e:	f003 0307 	and.w	r3, r3, #7
 8009932:	2b00      	cmp	r3, #0
 8009934:	d053      	beq.n	80099de <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8009936:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800993a:	f003 0301 	and.w	r3, r3, #1
 800993e:	2b00      	cmp	r3, #0
 8009940:	d011      	beq.n	8009966 <UART_RxISR_8BIT_FIFOEN+0xca>
 8009942:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8009946:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800994a:	2b00      	cmp	r3, #0
 800994c:	d00b      	beq.n	8009966 <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800994e:	687b      	ldr	r3, [r7, #4]
 8009950:	681b      	ldr	r3, [r3, #0]
 8009952:	2201      	movs	r2, #1
 8009954:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8009956:	687b      	ldr	r3, [r7, #4]
 8009958:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800995c:	f043 0201 	orr.w	r2, r3, #1
 8009960:	687b      	ldr	r3, [r7, #4]
 8009962:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009966:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800996a:	f003 0302 	and.w	r3, r3, #2
 800996e:	2b00      	cmp	r3, #0
 8009970:	d011      	beq.n	8009996 <UART_RxISR_8BIT_FIFOEN+0xfa>
 8009972:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8009976:	f003 0301 	and.w	r3, r3, #1
 800997a:	2b00      	cmp	r3, #0
 800997c:	d00b      	beq.n	8009996 <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800997e:	687b      	ldr	r3, [r7, #4]
 8009980:	681b      	ldr	r3, [r3, #0]
 8009982:	2202      	movs	r2, #2
 8009984:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8009986:	687b      	ldr	r3, [r7, #4]
 8009988:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800998c:	f043 0204 	orr.w	r2, r3, #4
 8009990:	687b      	ldr	r3, [r7, #4]
 8009992:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009996:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800999a:	f003 0304 	and.w	r3, r3, #4
 800999e:	2b00      	cmp	r3, #0
 80099a0:	d011      	beq.n	80099c6 <UART_RxISR_8BIT_FIFOEN+0x12a>
 80099a2:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80099a6:	f003 0301 	and.w	r3, r3, #1
 80099aa:	2b00      	cmp	r3, #0
 80099ac:	d00b      	beq.n	80099c6 <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80099ae:	687b      	ldr	r3, [r7, #4]
 80099b0:	681b      	ldr	r3, [r3, #0]
 80099b2:	2204      	movs	r2, #4
 80099b4:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 80099b6:	687b      	ldr	r3, [r7, #4]
 80099b8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80099bc:	f043 0202 	orr.w	r2, r3, #2
 80099c0:	687b      	ldr	r3, [r7, #4]
 80099c2:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80099c6:	687b      	ldr	r3, [r7, #4]
 80099c8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80099cc:	2b00      	cmp	r3, #0
 80099ce:	d006      	beq.n	80099de <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80099d0:	6878      	ldr	r0, [r7, #4]
 80099d2:	f7fe ff69 	bl	80088a8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 80099d6:	687b      	ldr	r3, [r7, #4]
 80099d8:	2200      	movs	r2, #0
 80099da:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }
      }

      if (huart->RxXferCount == 0U)
 80099de:	687b      	ldr	r3, [r7, #4]
 80099e0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80099e4:	b29b      	uxth	r3, r3
 80099e6:	2b00      	cmp	r3, #0
 80099e8:	d173      	bne.n	8009ad2 <UART_RxISR_8BIT_FIFOEN+0x236>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80099ea:	687b      	ldr	r3, [r7, #4]
 80099ec:	681b      	ldr	r3, [r3, #0]
 80099ee:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80099f0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80099f2:	e853 3f00 	ldrex	r3, [r3]
 80099f6:	65bb      	str	r3, [r7, #88]	; 0x58
   return(result);
 80099f8:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80099fa:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80099fe:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8009a02:	687b      	ldr	r3, [r7, #4]
 8009a04:	681b      	ldr	r3, [r3, #0]
 8009a06:	461a      	mov	r2, r3
 8009a08:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8009a0c:	66bb      	str	r3, [r7, #104]	; 0x68
 8009a0e:	667a      	str	r2, [r7, #100]	; 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009a10:	6e79      	ldr	r1, [r7, #100]	; 0x64
 8009a12:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8009a14:	e841 2300 	strex	r3, r2, [r1]
 8009a18:	663b      	str	r3, [r7, #96]	; 0x60
   return(result);
 8009a1a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8009a1c:	2b00      	cmp	r3, #0
 8009a1e:	d1e4      	bne.n	80099ea <UART_RxISR_8BIT_FIFOEN+0x14e>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8009a20:	687b      	ldr	r3, [r7, #4]
 8009a22:	681b      	ldr	r3, [r3, #0]
 8009a24:	3308      	adds	r3, #8
 8009a26:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009a28:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009a2a:	e853 3f00 	ldrex	r3, [r3]
 8009a2e:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 8009a30:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009a32:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8009a36:	f023 0301 	bic.w	r3, r3, #1
 8009a3a:	67fb      	str	r3, [r7, #124]	; 0x7c
 8009a3c:	687b      	ldr	r3, [r7, #4]
 8009a3e:	681b      	ldr	r3, [r3, #0]
 8009a40:	3308      	adds	r3, #8
 8009a42:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8009a44:	657a      	str	r2, [r7, #84]	; 0x54
 8009a46:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009a48:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8009a4a:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8009a4c:	e841 2300 	strex	r3, r2, [r1]
 8009a50:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8009a52:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009a54:	2b00      	cmp	r3, #0
 8009a56:	d1e3      	bne.n	8009a20 <UART_RxISR_8BIT_FIFOEN+0x184>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8009a58:	687b      	ldr	r3, [r7, #4]
 8009a5a:	2220      	movs	r2, #32
 8009a5c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8009a60:	687b      	ldr	r3, [r7, #4]
 8009a62:	2200      	movs	r2, #0
 8009a64:	671a      	str	r2, [r3, #112]	; 0x70

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009a66:	687b      	ldr	r3, [r7, #4]
 8009a68:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8009a6a:	2b01      	cmp	r3, #1
 8009a6c:	d12e      	bne.n	8009acc <UART_RxISR_8BIT_FIFOEN+0x230>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009a6e:	687b      	ldr	r3, [r7, #4]
 8009a70:	2200      	movs	r2, #0
 8009a72:	66da      	str	r2, [r3, #108]	; 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009a74:	687b      	ldr	r3, [r7, #4]
 8009a76:	681b      	ldr	r3, [r3, #0]
 8009a78:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009a7a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009a7c:	e853 3f00 	ldrex	r3, [r3]
 8009a80:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8009a82:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009a84:	f023 0310 	bic.w	r3, r3, #16
 8009a88:	67bb      	str	r3, [r7, #120]	; 0x78
 8009a8a:	687b      	ldr	r3, [r7, #4]
 8009a8c:	681b      	ldr	r3, [r3, #0]
 8009a8e:	461a      	mov	r2, r3
 8009a90:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8009a92:	643b      	str	r3, [r7, #64]	; 0x40
 8009a94:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009a96:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8009a98:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8009a9a:	e841 2300 	strex	r3, r2, [r1]
 8009a9e:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8009aa0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009aa2:	2b00      	cmp	r3, #0
 8009aa4:	d1e6      	bne.n	8009a74 <UART_RxISR_8BIT_FIFOEN+0x1d8>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8009aa6:	687b      	ldr	r3, [r7, #4]
 8009aa8:	681b      	ldr	r3, [r3, #0]
 8009aaa:	69db      	ldr	r3, [r3, #28]
 8009aac:	f003 0310 	and.w	r3, r3, #16
 8009ab0:	2b10      	cmp	r3, #16
 8009ab2:	d103      	bne.n	8009abc <UART_RxISR_8BIT_FIFOEN+0x220>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8009ab4:	687b      	ldr	r3, [r7, #4]
 8009ab6:	681b      	ldr	r3, [r3, #0]
 8009ab8:	2210      	movs	r2, #16
 8009aba:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009abc:	687b      	ldr	r3, [r7, #4]
 8009abe:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8009ac2:	4619      	mov	r1, r3
 8009ac4:	6878      	ldr	r0, [r7, #4]
 8009ac6:	f7fe fef9 	bl	80088bc <HAL_UARTEx_RxEventCallback>
 8009aca:	e002      	b.n	8009ad2 <UART_RxISR_8BIT_FIFOEN+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 8009acc:	6878      	ldr	r0, [r7, #4]
 8009ace:	f7f8 fd3d 	bl	800254c <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8009ad2:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 8009ad6:	2b00      	cmp	r3, #0
 8009ad8:	d006      	beq.n	8009ae8 <UART_RxISR_8BIT_FIFOEN+0x24c>
 8009ada:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8009ade:	f003 0320 	and.w	r3, r3, #32
 8009ae2:	2b00      	cmp	r3, #0
 8009ae4:	f47f aefe 	bne.w	80098e4 <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8009ae8:	687b      	ldr	r3, [r7, #4]
 8009aea:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8009aee:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8009af2:	f8b7 3076 	ldrh.w	r3, [r7, #118]	; 0x76
 8009af6:	2b00      	cmp	r3, #0
 8009af8:	d045      	beq.n	8009b86 <UART_RxISR_8BIT_FIFOEN+0x2ea>
 8009afa:	687b      	ldr	r3, [r7, #4]
 8009afc:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8009b00:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 8009b04:	429a      	cmp	r2, r3
 8009b06:	d23e      	bcs.n	8009b86 <UART_RxISR_8BIT_FIFOEN+0x2ea>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8009b08:	687b      	ldr	r3, [r7, #4]
 8009b0a:	681b      	ldr	r3, [r3, #0]
 8009b0c:	3308      	adds	r3, #8
 8009b0e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009b10:	6a3b      	ldr	r3, [r7, #32]
 8009b12:	e853 3f00 	ldrex	r3, [r3]
 8009b16:	61fb      	str	r3, [r7, #28]
   return(result);
 8009b18:	69fb      	ldr	r3, [r7, #28]
 8009b1a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8009b1e:	673b      	str	r3, [r7, #112]	; 0x70
 8009b20:	687b      	ldr	r3, [r7, #4]
 8009b22:	681b      	ldr	r3, [r3, #0]
 8009b24:	3308      	adds	r3, #8
 8009b26:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 8009b28:	62fa      	str	r2, [r7, #44]	; 0x2c
 8009b2a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009b2c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8009b2e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009b30:	e841 2300 	strex	r3, r2, [r1]
 8009b34:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8009b36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009b38:	2b00      	cmp	r3, #0
 8009b3a:	d1e5      	bne.n	8009b08 <UART_RxISR_8BIT_FIFOEN+0x26c>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 8009b3c:	687b      	ldr	r3, [r7, #4]
 8009b3e:	4a14      	ldr	r2, [pc, #80]	; (8009b90 <UART_RxISR_8BIT_FIFOEN+0x2f4>)
 8009b40:	671a      	str	r2, [r3, #112]	; 0x70

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8009b42:	687b      	ldr	r3, [r7, #4]
 8009b44:	681b      	ldr	r3, [r3, #0]
 8009b46:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009b48:	68fb      	ldr	r3, [r7, #12]
 8009b4a:	e853 3f00 	ldrex	r3, [r3]
 8009b4e:	60bb      	str	r3, [r7, #8]
   return(result);
 8009b50:	68bb      	ldr	r3, [r7, #8]
 8009b52:	f043 0320 	orr.w	r3, r3, #32
 8009b56:	66fb      	str	r3, [r7, #108]	; 0x6c
 8009b58:	687b      	ldr	r3, [r7, #4]
 8009b5a:	681b      	ldr	r3, [r3, #0]
 8009b5c:	461a      	mov	r2, r3
 8009b5e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009b60:	61bb      	str	r3, [r7, #24]
 8009b62:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009b64:	6979      	ldr	r1, [r7, #20]
 8009b66:	69ba      	ldr	r2, [r7, #24]
 8009b68:	e841 2300 	strex	r3, r2, [r1]
 8009b6c:	613b      	str	r3, [r7, #16]
   return(result);
 8009b6e:	693b      	ldr	r3, [r7, #16]
 8009b70:	2b00      	cmp	r3, #0
 8009b72:	d1e6      	bne.n	8009b42 <UART_RxISR_8BIT_FIFOEN+0x2a6>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8009b74:	e007      	b.n	8009b86 <UART_RxISR_8BIT_FIFOEN+0x2ea>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8009b76:	687b      	ldr	r3, [r7, #4]
 8009b78:	681b      	ldr	r3, [r3, #0]
 8009b7a:	699a      	ldr	r2, [r3, #24]
 8009b7c:	687b      	ldr	r3, [r7, #4]
 8009b7e:	681b      	ldr	r3, [r3, #0]
 8009b80:	f042 0208 	orr.w	r2, r2, #8
 8009b84:	619a      	str	r2, [r3, #24]
}
 8009b86:	bf00      	nop
 8009b88:	3798      	adds	r7, #152	; 0x98
 8009b8a:	46bd      	mov	sp, r7
 8009b8c:	bd80      	pop	{r7, pc}
 8009b8e:	bf00      	nop
 8009b90:	080095db 	.word	0x080095db

08009b94 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8009b94:	b580      	push	{r7, lr}
 8009b96:	b0a8      	sub	sp, #160	; 0xa0
 8009b98:	af00      	add	r7, sp, #0
 8009b9a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 8009b9c:	687b      	ldr	r3, [r7, #4]
 8009b9e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8009ba2:	f8a7 309a 	strh.w	r3, [r7, #154]	; 0x9a
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8009ba6:	687b      	ldr	r3, [r7, #4]
 8009ba8:	681b      	ldr	r3, [r3, #0]
 8009baa:	69db      	ldr	r3, [r3, #28]
 8009bac:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8009bb0:	687b      	ldr	r3, [r7, #4]
 8009bb2:	681b      	ldr	r3, [r3, #0]
 8009bb4:	681b      	ldr	r3, [r3, #0]
 8009bb6:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8009bba:	687b      	ldr	r3, [r7, #4]
 8009bbc:	681b      	ldr	r3, [r3, #0]
 8009bbe:	689b      	ldr	r3, [r3, #8]
 8009bc0:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8009bc4:	687b      	ldr	r3, [r7, #4]
 8009bc6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009bca:	2b22      	cmp	r3, #34	; 0x22
 8009bcc:	f040 8153 	bne.w	8009e76 <UART_RxISR_16BIT_FIFOEN+0x2e2>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8009bd0:	687b      	ldr	r3, [r7, #4]
 8009bd2:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8009bd6:	f8a7 308e 	strh.w	r3, [r7, #142]	; 0x8e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8009bda:	e0fa      	b.n	8009dd2 <UART_RxISR_16BIT_FIFOEN+0x23e>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8009bdc:	687b      	ldr	r3, [r7, #4]
 8009bde:	681b      	ldr	r3, [r3, #0]
 8009be0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009be2:	f8a7 308c 	strh.w	r3, [r7, #140]	; 0x8c
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 8009be6:	687b      	ldr	r3, [r7, #4]
 8009be8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009bea:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
      *tmp = (uint16_t)(uhdata & uhMask);
 8009bee:	f8b7 208c 	ldrh.w	r2, [r7, #140]	; 0x8c
 8009bf2:	f8b7 309a 	ldrh.w	r3, [r7, #154]	; 0x9a
 8009bf6:	4013      	ands	r3, r2
 8009bf8:	b29a      	uxth	r2, r3
 8009bfa:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8009bfe:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8009c00:	687b      	ldr	r3, [r7, #4]
 8009c02:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009c04:	1c9a      	adds	r2, r3, #2
 8009c06:	687b      	ldr	r3, [r7, #4]
 8009c08:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 8009c0a:	687b      	ldr	r3, [r7, #4]
 8009c0c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8009c10:	b29b      	uxth	r3, r3
 8009c12:	3b01      	subs	r3, #1
 8009c14:	b29a      	uxth	r2, r3
 8009c16:	687b      	ldr	r3, [r7, #4]
 8009c18:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8009c1c:	687b      	ldr	r3, [r7, #4]
 8009c1e:	681b      	ldr	r3, [r3, #0]
 8009c20:	69db      	ldr	r3, [r3, #28]
 8009c22:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8009c26:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8009c2a:	f003 0307 	and.w	r3, r3, #7
 8009c2e:	2b00      	cmp	r3, #0
 8009c30:	d053      	beq.n	8009cda <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8009c32:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8009c36:	f003 0301 	and.w	r3, r3, #1
 8009c3a:	2b00      	cmp	r3, #0
 8009c3c:	d011      	beq.n	8009c62 <UART_RxISR_16BIT_FIFOEN+0xce>
 8009c3e:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8009c42:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009c46:	2b00      	cmp	r3, #0
 8009c48:	d00b      	beq.n	8009c62 <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8009c4a:	687b      	ldr	r3, [r7, #4]
 8009c4c:	681b      	ldr	r3, [r3, #0]
 8009c4e:	2201      	movs	r2, #1
 8009c50:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8009c52:	687b      	ldr	r3, [r7, #4]
 8009c54:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009c58:	f043 0201 	orr.w	r2, r3, #1
 8009c5c:	687b      	ldr	r3, [r7, #4]
 8009c5e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009c62:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8009c66:	f003 0302 	and.w	r3, r3, #2
 8009c6a:	2b00      	cmp	r3, #0
 8009c6c:	d011      	beq.n	8009c92 <UART_RxISR_16BIT_FIFOEN+0xfe>
 8009c6e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8009c72:	f003 0301 	and.w	r3, r3, #1
 8009c76:	2b00      	cmp	r3, #0
 8009c78:	d00b      	beq.n	8009c92 <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8009c7a:	687b      	ldr	r3, [r7, #4]
 8009c7c:	681b      	ldr	r3, [r3, #0]
 8009c7e:	2202      	movs	r2, #2
 8009c80:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8009c82:	687b      	ldr	r3, [r7, #4]
 8009c84:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009c88:	f043 0204 	orr.w	r2, r3, #4
 8009c8c:	687b      	ldr	r3, [r7, #4]
 8009c8e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009c92:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8009c96:	f003 0304 	and.w	r3, r3, #4
 8009c9a:	2b00      	cmp	r3, #0
 8009c9c:	d011      	beq.n	8009cc2 <UART_RxISR_16BIT_FIFOEN+0x12e>
 8009c9e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8009ca2:	f003 0301 	and.w	r3, r3, #1
 8009ca6:	2b00      	cmp	r3, #0
 8009ca8:	d00b      	beq.n	8009cc2 <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8009caa:	687b      	ldr	r3, [r7, #4]
 8009cac:	681b      	ldr	r3, [r3, #0]
 8009cae:	2204      	movs	r2, #4
 8009cb0:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8009cb2:	687b      	ldr	r3, [r7, #4]
 8009cb4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009cb8:	f043 0202 	orr.w	r2, r3, #2
 8009cbc:	687b      	ldr	r3, [r7, #4]
 8009cbe:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8009cc2:	687b      	ldr	r3, [r7, #4]
 8009cc4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009cc8:	2b00      	cmp	r3, #0
 8009cca:	d006      	beq.n	8009cda <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8009ccc:	6878      	ldr	r0, [r7, #4]
 8009cce:	f7fe fdeb 	bl	80088a8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009cd2:	687b      	ldr	r3, [r7, #4]
 8009cd4:	2200      	movs	r2, #0
 8009cd6:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }
      }

      if (huart->RxXferCount == 0U)
 8009cda:	687b      	ldr	r3, [r7, #4]
 8009cdc:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8009ce0:	b29b      	uxth	r3, r3
 8009ce2:	2b00      	cmp	r3, #0
 8009ce4:	d175      	bne.n	8009dd2 <UART_RxISR_16BIT_FIFOEN+0x23e>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009ce6:	687b      	ldr	r3, [r7, #4]
 8009ce8:	681b      	ldr	r3, [r3, #0]
 8009cea:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009cec:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8009cee:	e853 3f00 	ldrex	r3, [r3]
 8009cf2:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8009cf4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8009cf6:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009cfa:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8009cfe:	687b      	ldr	r3, [r7, #4]
 8009d00:	681b      	ldr	r3, [r3, #0]
 8009d02:	461a      	mov	r2, r3
 8009d04:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8009d08:	66fb      	str	r3, [r7, #108]	; 0x6c
 8009d0a:	66ba      	str	r2, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009d0c:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8009d0e:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8009d10:	e841 2300 	strex	r3, r2, [r1]
 8009d14:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8009d16:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8009d18:	2b00      	cmp	r3, #0
 8009d1a:	d1e4      	bne.n	8009ce6 <UART_RxISR_16BIT_FIFOEN+0x152>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8009d1c:	687b      	ldr	r3, [r7, #4]
 8009d1e:	681b      	ldr	r3, [r3, #0]
 8009d20:	3308      	adds	r3, #8
 8009d22:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009d24:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009d26:	e853 3f00 	ldrex	r3, [r3]
 8009d2a:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8009d2c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009d2e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8009d32:	f023 0301 	bic.w	r3, r3, #1
 8009d36:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8009d3a:	687b      	ldr	r3, [r7, #4]
 8009d3c:	681b      	ldr	r3, [r3, #0]
 8009d3e:	3308      	adds	r3, #8
 8009d40:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8009d44:	65ba      	str	r2, [r7, #88]	; 0x58
 8009d46:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009d48:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8009d4a:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8009d4c:	e841 2300 	strex	r3, r2, [r1]
 8009d50:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8009d52:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009d54:	2b00      	cmp	r3, #0
 8009d56:	d1e1      	bne.n	8009d1c <UART_RxISR_16BIT_FIFOEN+0x188>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8009d58:	687b      	ldr	r3, [r7, #4]
 8009d5a:	2220      	movs	r2, #32
 8009d5c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8009d60:	687b      	ldr	r3, [r7, #4]
 8009d62:	2200      	movs	r2, #0
 8009d64:	671a      	str	r2, [r3, #112]	; 0x70

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009d66:	687b      	ldr	r3, [r7, #4]
 8009d68:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8009d6a:	2b01      	cmp	r3, #1
 8009d6c:	d12e      	bne.n	8009dcc <UART_RxISR_16BIT_FIFOEN+0x238>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009d6e:	687b      	ldr	r3, [r7, #4]
 8009d70:	2200      	movs	r2, #0
 8009d72:	66da      	str	r2, [r3, #108]	; 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009d74:	687b      	ldr	r3, [r7, #4]
 8009d76:	681b      	ldr	r3, [r3, #0]
 8009d78:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009d7a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009d7c:	e853 3f00 	ldrex	r3, [r3]
 8009d80:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8009d82:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009d84:	f023 0310 	bic.w	r3, r3, #16
 8009d88:	67fb      	str	r3, [r7, #124]	; 0x7c
 8009d8a:	687b      	ldr	r3, [r7, #4]
 8009d8c:	681b      	ldr	r3, [r3, #0]
 8009d8e:	461a      	mov	r2, r3
 8009d90:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8009d92:	647b      	str	r3, [r7, #68]	; 0x44
 8009d94:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009d96:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8009d98:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8009d9a:	e841 2300 	strex	r3, r2, [r1]
 8009d9e:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8009da0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009da2:	2b00      	cmp	r3, #0
 8009da4:	d1e6      	bne.n	8009d74 <UART_RxISR_16BIT_FIFOEN+0x1e0>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8009da6:	687b      	ldr	r3, [r7, #4]
 8009da8:	681b      	ldr	r3, [r3, #0]
 8009daa:	69db      	ldr	r3, [r3, #28]
 8009dac:	f003 0310 	and.w	r3, r3, #16
 8009db0:	2b10      	cmp	r3, #16
 8009db2:	d103      	bne.n	8009dbc <UART_RxISR_16BIT_FIFOEN+0x228>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8009db4:	687b      	ldr	r3, [r7, #4]
 8009db6:	681b      	ldr	r3, [r3, #0]
 8009db8:	2210      	movs	r2, #16
 8009dba:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009dbc:	687b      	ldr	r3, [r7, #4]
 8009dbe:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8009dc2:	4619      	mov	r1, r3
 8009dc4:	6878      	ldr	r0, [r7, #4]
 8009dc6:	f7fe fd79 	bl	80088bc <HAL_UARTEx_RxEventCallback>
 8009dca:	e002      	b.n	8009dd2 <UART_RxISR_16BIT_FIFOEN+0x23e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 8009dcc:	6878      	ldr	r0, [r7, #4]
 8009dce:	f7f8 fbbd 	bl	800254c <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8009dd2:	f8b7 308e 	ldrh.w	r3, [r7, #142]	; 0x8e
 8009dd6:	2b00      	cmp	r3, #0
 8009dd8:	d006      	beq.n	8009de8 <UART_RxISR_16BIT_FIFOEN+0x254>
 8009dda:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8009dde:	f003 0320 	and.w	r3, r3, #32
 8009de2:	2b00      	cmp	r3, #0
 8009de4:	f47f aefa 	bne.w	8009bdc <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8009de8:	687b      	ldr	r3, [r7, #4]
 8009dea:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8009dee:	f8a7 307a 	strh.w	r3, [r7, #122]	; 0x7a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8009df2:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 8009df6:	2b00      	cmp	r3, #0
 8009df8:	d045      	beq.n	8009e86 <UART_RxISR_16BIT_FIFOEN+0x2f2>
 8009dfa:	687b      	ldr	r3, [r7, #4]
 8009dfc:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8009e00:	f8b7 207a 	ldrh.w	r2, [r7, #122]	; 0x7a
 8009e04:	429a      	cmp	r2, r3
 8009e06:	d23e      	bcs.n	8009e86 <UART_RxISR_16BIT_FIFOEN+0x2f2>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8009e08:	687b      	ldr	r3, [r7, #4]
 8009e0a:	681b      	ldr	r3, [r3, #0]
 8009e0c:	3308      	adds	r3, #8
 8009e0e:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009e10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009e12:	e853 3f00 	ldrex	r3, [r3]
 8009e16:	623b      	str	r3, [r7, #32]
   return(result);
 8009e18:	6a3b      	ldr	r3, [r7, #32]
 8009e1a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8009e1e:	677b      	str	r3, [r7, #116]	; 0x74
 8009e20:	687b      	ldr	r3, [r7, #4]
 8009e22:	681b      	ldr	r3, [r3, #0]
 8009e24:	3308      	adds	r3, #8
 8009e26:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 8009e28:	633a      	str	r2, [r7, #48]	; 0x30
 8009e2a:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009e2c:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8009e2e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009e30:	e841 2300 	strex	r3, r2, [r1]
 8009e34:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8009e36:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009e38:	2b00      	cmp	r3, #0
 8009e3a:	d1e5      	bne.n	8009e08 <UART_RxISR_16BIT_FIFOEN+0x274>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 8009e3c:	687b      	ldr	r3, [r7, #4]
 8009e3e:	4a14      	ldr	r2, [pc, #80]	; (8009e90 <UART_RxISR_16BIT_FIFOEN+0x2fc>)
 8009e40:	671a      	str	r2, [r3, #112]	; 0x70

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8009e42:	687b      	ldr	r3, [r7, #4]
 8009e44:	681b      	ldr	r3, [r3, #0]
 8009e46:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009e48:	693b      	ldr	r3, [r7, #16]
 8009e4a:	e853 3f00 	ldrex	r3, [r3]
 8009e4e:	60fb      	str	r3, [r7, #12]
   return(result);
 8009e50:	68fb      	ldr	r3, [r7, #12]
 8009e52:	f043 0320 	orr.w	r3, r3, #32
 8009e56:	673b      	str	r3, [r7, #112]	; 0x70
 8009e58:	687b      	ldr	r3, [r7, #4]
 8009e5a:	681b      	ldr	r3, [r3, #0]
 8009e5c:	461a      	mov	r2, r3
 8009e5e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8009e60:	61fb      	str	r3, [r7, #28]
 8009e62:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009e64:	69b9      	ldr	r1, [r7, #24]
 8009e66:	69fa      	ldr	r2, [r7, #28]
 8009e68:	e841 2300 	strex	r3, r2, [r1]
 8009e6c:	617b      	str	r3, [r7, #20]
   return(result);
 8009e6e:	697b      	ldr	r3, [r7, #20]
 8009e70:	2b00      	cmp	r3, #0
 8009e72:	d1e6      	bne.n	8009e42 <UART_RxISR_16BIT_FIFOEN+0x2ae>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8009e74:	e007      	b.n	8009e86 <UART_RxISR_16BIT_FIFOEN+0x2f2>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8009e76:	687b      	ldr	r3, [r7, #4]
 8009e78:	681b      	ldr	r3, [r3, #0]
 8009e7a:	699a      	ldr	r2, [r3, #24]
 8009e7c:	687b      	ldr	r3, [r7, #4]
 8009e7e:	681b      	ldr	r3, [r3, #0]
 8009e80:	f042 0208 	orr.w	r2, r2, #8
 8009e84:	619a      	str	r2, [r3, #24]
}
 8009e86:	bf00      	nop
 8009e88:	37a0      	adds	r7, #160	; 0xa0
 8009e8a:	46bd      	mov	sp, r7
 8009e8c:	bd80      	pop	{r7, pc}
 8009e8e:	bf00      	nop
 8009e90:	0800973b 	.word	0x0800973b

08009e94 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8009e94:	b480      	push	{r7}
 8009e96:	b083      	sub	sp, #12
 8009e98:	af00      	add	r7, sp, #0
 8009e9a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8009e9c:	bf00      	nop
 8009e9e:	370c      	adds	r7, #12
 8009ea0:	46bd      	mov	sp, r7
 8009ea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ea6:	4770      	bx	lr

08009ea8 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8009ea8:	b480      	push	{r7}
 8009eaa:	b083      	sub	sp, #12
 8009eac:	af00      	add	r7, sp, #0
 8009eae:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8009eb0:	bf00      	nop
 8009eb2:	370c      	adds	r7, #12
 8009eb4:	46bd      	mov	sp, r7
 8009eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009eba:	4770      	bx	lr

08009ebc <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8009ebc:	b480      	push	{r7}
 8009ebe:	b083      	sub	sp, #12
 8009ec0:	af00      	add	r7, sp, #0
 8009ec2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8009ec4:	bf00      	nop
 8009ec6:	370c      	adds	r7, #12
 8009ec8:	46bd      	mov	sp, r7
 8009eca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ece:	4770      	bx	lr

08009ed0 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8009ed0:	b480      	push	{r7}
 8009ed2:	b085      	sub	sp, #20
 8009ed4:	af00      	add	r7, sp, #0
 8009ed6:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009ed8:	687b      	ldr	r3, [r7, #4]
 8009eda:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8009ede:	2b01      	cmp	r3, #1
 8009ee0:	d101      	bne.n	8009ee6 <HAL_UARTEx_DisableFifoMode+0x16>
 8009ee2:	2302      	movs	r3, #2
 8009ee4:	e027      	b.n	8009f36 <HAL_UARTEx_DisableFifoMode+0x66>
 8009ee6:	687b      	ldr	r3, [r7, #4]
 8009ee8:	2201      	movs	r2, #1
 8009eea:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8009eee:	687b      	ldr	r3, [r7, #4]
 8009ef0:	2224      	movs	r2, #36	; 0x24
 8009ef2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009ef6:	687b      	ldr	r3, [r7, #4]
 8009ef8:	681b      	ldr	r3, [r3, #0]
 8009efa:	681b      	ldr	r3, [r3, #0]
 8009efc:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009efe:	687b      	ldr	r3, [r7, #4]
 8009f00:	681b      	ldr	r3, [r3, #0]
 8009f02:	681a      	ldr	r2, [r3, #0]
 8009f04:	687b      	ldr	r3, [r7, #4]
 8009f06:	681b      	ldr	r3, [r3, #0]
 8009f08:	f022 0201 	bic.w	r2, r2, #1
 8009f0c:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8009f0e:	68fb      	ldr	r3, [r7, #12]
 8009f10:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8009f14:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8009f16:	687b      	ldr	r3, [r7, #4]
 8009f18:	2200      	movs	r2, #0
 8009f1a:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009f1c:	687b      	ldr	r3, [r7, #4]
 8009f1e:	681b      	ldr	r3, [r3, #0]
 8009f20:	68fa      	ldr	r2, [r7, #12]
 8009f22:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009f24:	687b      	ldr	r3, [r7, #4]
 8009f26:	2220      	movs	r2, #32
 8009f28:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009f2c:	687b      	ldr	r3, [r7, #4]
 8009f2e:	2200      	movs	r2, #0
 8009f30:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8009f34:	2300      	movs	r3, #0
}
 8009f36:	4618      	mov	r0, r3
 8009f38:	3714      	adds	r7, #20
 8009f3a:	46bd      	mov	sp, r7
 8009f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f40:	4770      	bx	lr

08009f42 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8009f42:	b580      	push	{r7, lr}
 8009f44:	b084      	sub	sp, #16
 8009f46:	af00      	add	r7, sp, #0
 8009f48:	6078      	str	r0, [r7, #4]
 8009f4a:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009f4c:	687b      	ldr	r3, [r7, #4]
 8009f4e:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8009f52:	2b01      	cmp	r3, #1
 8009f54:	d101      	bne.n	8009f5a <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8009f56:	2302      	movs	r3, #2
 8009f58:	e02d      	b.n	8009fb6 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8009f5a:	687b      	ldr	r3, [r7, #4]
 8009f5c:	2201      	movs	r2, #1
 8009f5e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8009f62:	687b      	ldr	r3, [r7, #4]
 8009f64:	2224      	movs	r2, #36	; 0x24
 8009f66:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009f6a:	687b      	ldr	r3, [r7, #4]
 8009f6c:	681b      	ldr	r3, [r3, #0]
 8009f6e:	681b      	ldr	r3, [r3, #0]
 8009f70:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009f72:	687b      	ldr	r3, [r7, #4]
 8009f74:	681b      	ldr	r3, [r3, #0]
 8009f76:	681a      	ldr	r2, [r3, #0]
 8009f78:	687b      	ldr	r3, [r7, #4]
 8009f7a:	681b      	ldr	r3, [r3, #0]
 8009f7c:	f022 0201 	bic.w	r2, r2, #1
 8009f80:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8009f82:	687b      	ldr	r3, [r7, #4]
 8009f84:	681b      	ldr	r3, [r3, #0]
 8009f86:	689b      	ldr	r3, [r3, #8]
 8009f88:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 8009f8c:	687b      	ldr	r3, [r7, #4]
 8009f8e:	681b      	ldr	r3, [r3, #0]
 8009f90:	683a      	ldr	r2, [r7, #0]
 8009f92:	430a      	orrs	r2, r1
 8009f94:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8009f96:	6878      	ldr	r0, [r7, #4]
 8009f98:	f000 f850 	bl	800a03c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009f9c:	687b      	ldr	r3, [r7, #4]
 8009f9e:	681b      	ldr	r3, [r3, #0]
 8009fa0:	68fa      	ldr	r2, [r7, #12]
 8009fa2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009fa4:	687b      	ldr	r3, [r7, #4]
 8009fa6:	2220      	movs	r2, #32
 8009fa8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009fac:	687b      	ldr	r3, [r7, #4]
 8009fae:	2200      	movs	r2, #0
 8009fb0:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8009fb4:	2300      	movs	r3, #0
}
 8009fb6:	4618      	mov	r0, r3
 8009fb8:	3710      	adds	r7, #16
 8009fba:	46bd      	mov	sp, r7
 8009fbc:	bd80      	pop	{r7, pc}

08009fbe <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8009fbe:	b580      	push	{r7, lr}
 8009fc0:	b084      	sub	sp, #16
 8009fc2:	af00      	add	r7, sp, #0
 8009fc4:	6078      	str	r0, [r7, #4]
 8009fc6:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009fc8:	687b      	ldr	r3, [r7, #4]
 8009fca:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8009fce:	2b01      	cmp	r3, #1
 8009fd0:	d101      	bne.n	8009fd6 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8009fd2:	2302      	movs	r3, #2
 8009fd4:	e02d      	b.n	800a032 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8009fd6:	687b      	ldr	r3, [r7, #4]
 8009fd8:	2201      	movs	r2, #1
 8009fda:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8009fde:	687b      	ldr	r3, [r7, #4]
 8009fe0:	2224      	movs	r2, #36	; 0x24
 8009fe2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009fe6:	687b      	ldr	r3, [r7, #4]
 8009fe8:	681b      	ldr	r3, [r3, #0]
 8009fea:	681b      	ldr	r3, [r3, #0]
 8009fec:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009fee:	687b      	ldr	r3, [r7, #4]
 8009ff0:	681b      	ldr	r3, [r3, #0]
 8009ff2:	681a      	ldr	r2, [r3, #0]
 8009ff4:	687b      	ldr	r3, [r7, #4]
 8009ff6:	681b      	ldr	r3, [r3, #0]
 8009ff8:	f022 0201 	bic.w	r2, r2, #1
 8009ffc:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8009ffe:	687b      	ldr	r3, [r7, #4]
 800a000:	681b      	ldr	r3, [r3, #0]
 800a002:	689b      	ldr	r3, [r3, #8]
 800a004:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 800a008:	687b      	ldr	r3, [r7, #4]
 800a00a:	681b      	ldr	r3, [r3, #0]
 800a00c:	683a      	ldr	r2, [r7, #0]
 800a00e:	430a      	orrs	r2, r1
 800a010:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800a012:	6878      	ldr	r0, [r7, #4]
 800a014:	f000 f812 	bl	800a03c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a018:	687b      	ldr	r3, [r7, #4]
 800a01a:	681b      	ldr	r3, [r3, #0]
 800a01c:	68fa      	ldr	r2, [r7, #12]
 800a01e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a020:	687b      	ldr	r3, [r7, #4]
 800a022:	2220      	movs	r2, #32
 800a024:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a028:	687b      	ldr	r3, [r7, #4]
 800a02a:	2200      	movs	r2, #0
 800a02c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800a030:	2300      	movs	r3, #0
}
 800a032:	4618      	mov	r0, r3
 800a034:	3710      	adds	r7, #16
 800a036:	46bd      	mov	sp, r7
 800a038:	bd80      	pop	{r7, pc}
	...

0800a03c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800a03c:	b480      	push	{r7}
 800a03e:	b085      	sub	sp, #20
 800a040:	af00      	add	r7, sp, #0
 800a042:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800a044:	687b      	ldr	r3, [r7, #4]
 800a046:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800a048:	2b00      	cmp	r3, #0
 800a04a:	d108      	bne.n	800a05e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800a04c:	687b      	ldr	r3, [r7, #4]
 800a04e:	2201      	movs	r2, #1
 800a050:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 800a054:	687b      	ldr	r3, [r7, #4]
 800a056:	2201      	movs	r2, #1
 800a058:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800a05c:	e031      	b.n	800a0c2 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800a05e:	2308      	movs	r3, #8
 800a060:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800a062:	2308      	movs	r3, #8
 800a064:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800a066:	687b      	ldr	r3, [r7, #4]
 800a068:	681b      	ldr	r3, [r3, #0]
 800a06a:	689b      	ldr	r3, [r3, #8]
 800a06c:	0e5b      	lsrs	r3, r3, #25
 800a06e:	b2db      	uxtb	r3, r3
 800a070:	f003 0307 	and.w	r3, r3, #7
 800a074:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800a076:	687b      	ldr	r3, [r7, #4]
 800a078:	681b      	ldr	r3, [r3, #0]
 800a07a:	689b      	ldr	r3, [r3, #8]
 800a07c:	0f5b      	lsrs	r3, r3, #29
 800a07e:	b2db      	uxtb	r3, r3
 800a080:	f003 0307 	and.w	r3, r3, #7
 800a084:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800a086:	7bbb      	ldrb	r3, [r7, #14]
 800a088:	7b3a      	ldrb	r2, [r7, #12]
 800a08a:	4911      	ldr	r1, [pc, #68]	; (800a0d0 <UARTEx_SetNbDataToProcess+0x94>)
 800a08c:	5c8a      	ldrb	r2, [r1, r2]
 800a08e:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800a092:	7b3a      	ldrb	r2, [r7, #12]
 800a094:	490f      	ldr	r1, [pc, #60]	; (800a0d4 <UARTEx_SetNbDataToProcess+0x98>)
 800a096:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800a098:	fb93 f3f2 	sdiv	r3, r3, r2
 800a09c:	b29a      	uxth	r2, r3
 800a09e:	687b      	ldr	r3, [r7, #4]
 800a0a0:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800a0a4:	7bfb      	ldrb	r3, [r7, #15]
 800a0a6:	7b7a      	ldrb	r2, [r7, #13]
 800a0a8:	4909      	ldr	r1, [pc, #36]	; (800a0d0 <UARTEx_SetNbDataToProcess+0x94>)
 800a0aa:	5c8a      	ldrb	r2, [r1, r2]
 800a0ac:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800a0b0:	7b7a      	ldrb	r2, [r7, #13]
 800a0b2:	4908      	ldr	r1, [pc, #32]	; (800a0d4 <UARTEx_SetNbDataToProcess+0x98>)
 800a0b4:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800a0b6:	fb93 f3f2 	sdiv	r3, r3, r2
 800a0ba:	b29a      	uxth	r2, r3
 800a0bc:	687b      	ldr	r3, [r7, #4]
 800a0be:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 800a0c2:	bf00      	nop
 800a0c4:	3714      	adds	r7, #20
 800a0c6:	46bd      	mov	sp, r7
 800a0c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0cc:	4770      	bx	lr
 800a0ce:	bf00      	nop
 800a0d0:	0800d54c 	.word	0x0800d54c
 800a0d4:	0800d554 	.word	0x0800d554

0800a0d8 <atoi>:
 800a0d8:	220a      	movs	r2, #10
 800a0da:	2100      	movs	r1, #0
 800a0dc:	f000 bdce 	b.w	800ac7c <strtol>

0800a0e0 <__errno>:
 800a0e0:	4b01      	ldr	r3, [pc, #4]	; (800a0e8 <__errno+0x8>)
 800a0e2:	6818      	ldr	r0, [r3, #0]
 800a0e4:	4770      	bx	lr
 800a0e6:	bf00      	nop
 800a0e8:	2000001c 	.word	0x2000001c

0800a0ec <__libc_init_array>:
 800a0ec:	b570      	push	{r4, r5, r6, lr}
 800a0ee:	4d0d      	ldr	r5, [pc, #52]	; (800a124 <__libc_init_array+0x38>)
 800a0f0:	4c0d      	ldr	r4, [pc, #52]	; (800a128 <__libc_init_array+0x3c>)
 800a0f2:	1b64      	subs	r4, r4, r5
 800a0f4:	10a4      	asrs	r4, r4, #2
 800a0f6:	2600      	movs	r6, #0
 800a0f8:	42a6      	cmp	r6, r4
 800a0fa:	d109      	bne.n	800a110 <__libc_init_array+0x24>
 800a0fc:	4d0b      	ldr	r5, [pc, #44]	; (800a12c <__libc_init_array+0x40>)
 800a0fe:	4c0c      	ldr	r4, [pc, #48]	; (800a130 <__libc_init_array+0x44>)
 800a100:	f003 f820 	bl	800d144 <_init>
 800a104:	1b64      	subs	r4, r4, r5
 800a106:	10a4      	asrs	r4, r4, #2
 800a108:	2600      	movs	r6, #0
 800a10a:	42a6      	cmp	r6, r4
 800a10c:	d105      	bne.n	800a11a <__libc_init_array+0x2e>
 800a10e:	bd70      	pop	{r4, r5, r6, pc}
 800a110:	f855 3b04 	ldr.w	r3, [r5], #4
 800a114:	4798      	blx	r3
 800a116:	3601      	adds	r6, #1
 800a118:	e7ee      	b.n	800a0f8 <__libc_init_array+0xc>
 800a11a:	f855 3b04 	ldr.w	r3, [r5], #4
 800a11e:	4798      	blx	r3
 800a120:	3601      	adds	r6, #1
 800a122:	e7f2      	b.n	800a10a <__libc_init_array+0x1e>
 800a124:	0800d9a4 	.word	0x0800d9a4
 800a128:	0800d9a4 	.word	0x0800d9a4
 800a12c:	0800d9a4 	.word	0x0800d9a4
 800a130:	0800d9a8 	.word	0x0800d9a8

0800a134 <memset>:
 800a134:	4402      	add	r2, r0
 800a136:	4603      	mov	r3, r0
 800a138:	4293      	cmp	r3, r2
 800a13a:	d100      	bne.n	800a13e <memset+0xa>
 800a13c:	4770      	bx	lr
 800a13e:	f803 1b01 	strb.w	r1, [r3], #1
 800a142:	e7f9      	b.n	800a138 <memset+0x4>

0800a144 <__cvt>:
 800a144:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a148:	ec55 4b10 	vmov	r4, r5, d0
 800a14c:	2d00      	cmp	r5, #0
 800a14e:	460e      	mov	r6, r1
 800a150:	4619      	mov	r1, r3
 800a152:	462b      	mov	r3, r5
 800a154:	bfbb      	ittet	lt
 800a156:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800a15a:	461d      	movlt	r5, r3
 800a15c:	2300      	movge	r3, #0
 800a15e:	232d      	movlt	r3, #45	; 0x2d
 800a160:	700b      	strb	r3, [r1, #0]
 800a162:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a164:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800a168:	4691      	mov	r9, r2
 800a16a:	f023 0820 	bic.w	r8, r3, #32
 800a16e:	bfbc      	itt	lt
 800a170:	4622      	movlt	r2, r4
 800a172:	4614      	movlt	r4, r2
 800a174:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800a178:	d005      	beq.n	800a186 <__cvt+0x42>
 800a17a:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800a17e:	d100      	bne.n	800a182 <__cvt+0x3e>
 800a180:	3601      	adds	r6, #1
 800a182:	2102      	movs	r1, #2
 800a184:	e000      	b.n	800a188 <__cvt+0x44>
 800a186:	2103      	movs	r1, #3
 800a188:	ab03      	add	r3, sp, #12
 800a18a:	9301      	str	r3, [sp, #4]
 800a18c:	ab02      	add	r3, sp, #8
 800a18e:	9300      	str	r3, [sp, #0]
 800a190:	ec45 4b10 	vmov	d0, r4, r5
 800a194:	4653      	mov	r3, sl
 800a196:	4632      	mov	r2, r6
 800a198:	f000 fe26 	bl	800ade8 <_dtoa_r>
 800a19c:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800a1a0:	4607      	mov	r7, r0
 800a1a2:	d102      	bne.n	800a1aa <__cvt+0x66>
 800a1a4:	f019 0f01 	tst.w	r9, #1
 800a1a8:	d022      	beq.n	800a1f0 <__cvt+0xac>
 800a1aa:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800a1ae:	eb07 0906 	add.w	r9, r7, r6
 800a1b2:	d110      	bne.n	800a1d6 <__cvt+0x92>
 800a1b4:	783b      	ldrb	r3, [r7, #0]
 800a1b6:	2b30      	cmp	r3, #48	; 0x30
 800a1b8:	d10a      	bne.n	800a1d0 <__cvt+0x8c>
 800a1ba:	2200      	movs	r2, #0
 800a1bc:	2300      	movs	r3, #0
 800a1be:	4620      	mov	r0, r4
 800a1c0:	4629      	mov	r1, r5
 800a1c2:	f7f6 fcb9 	bl	8000b38 <__aeabi_dcmpeq>
 800a1c6:	b918      	cbnz	r0, 800a1d0 <__cvt+0x8c>
 800a1c8:	f1c6 0601 	rsb	r6, r6, #1
 800a1cc:	f8ca 6000 	str.w	r6, [sl]
 800a1d0:	f8da 3000 	ldr.w	r3, [sl]
 800a1d4:	4499      	add	r9, r3
 800a1d6:	2200      	movs	r2, #0
 800a1d8:	2300      	movs	r3, #0
 800a1da:	4620      	mov	r0, r4
 800a1dc:	4629      	mov	r1, r5
 800a1de:	f7f6 fcab 	bl	8000b38 <__aeabi_dcmpeq>
 800a1e2:	b108      	cbz	r0, 800a1e8 <__cvt+0xa4>
 800a1e4:	f8cd 900c 	str.w	r9, [sp, #12]
 800a1e8:	2230      	movs	r2, #48	; 0x30
 800a1ea:	9b03      	ldr	r3, [sp, #12]
 800a1ec:	454b      	cmp	r3, r9
 800a1ee:	d307      	bcc.n	800a200 <__cvt+0xbc>
 800a1f0:	9b03      	ldr	r3, [sp, #12]
 800a1f2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800a1f4:	1bdb      	subs	r3, r3, r7
 800a1f6:	4638      	mov	r0, r7
 800a1f8:	6013      	str	r3, [r2, #0]
 800a1fa:	b004      	add	sp, #16
 800a1fc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a200:	1c59      	adds	r1, r3, #1
 800a202:	9103      	str	r1, [sp, #12]
 800a204:	701a      	strb	r2, [r3, #0]
 800a206:	e7f0      	b.n	800a1ea <__cvt+0xa6>

0800a208 <__exponent>:
 800a208:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a20a:	4603      	mov	r3, r0
 800a20c:	2900      	cmp	r1, #0
 800a20e:	bfb8      	it	lt
 800a210:	4249      	neglt	r1, r1
 800a212:	f803 2b02 	strb.w	r2, [r3], #2
 800a216:	bfb4      	ite	lt
 800a218:	222d      	movlt	r2, #45	; 0x2d
 800a21a:	222b      	movge	r2, #43	; 0x2b
 800a21c:	2909      	cmp	r1, #9
 800a21e:	7042      	strb	r2, [r0, #1]
 800a220:	dd2a      	ble.n	800a278 <__exponent+0x70>
 800a222:	f10d 0407 	add.w	r4, sp, #7
 800a226:	46a4      	mov	ip, r4
 800a228:	270a      	movs	r7, #10
 800a22a:	46a6      	mov	lr, r4
 800a22c:	460a      	mov	r2, r1
 800a22e:	fb91 f6f7 	sdiv	r6, r1, r7
 800a232:	fb07 1516 	mls	r5, r7, r6, r1
 800a236:	3530      	adds	r5, #48	; 0x30
 800a238:	2a63      	cmp	r2, #99	; 0x63
 800a23a:	f104 34ff 	add.w	r4, r4, #4294967295
 800a23e:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800a242:	4631      	mov	r1, r6
 800a244:	dcf1      	bgt.n	800a22a <__exponent+0x22>
 800a246:	3130      	adds	r1, #48	; 0x30
 800a248:	f1ae 0502 	sub.w	r5, lr, #2
 800a24c:	f804 1c01 	strb.w	r1, [r4, #-1]
 800a250:	1c44      	adds	r4, r0, #1
 800a252:	4629      	mov	r1, r5
 800a254:	4561      	cmp	r1, ip
 800a256:	d30a      	bcc.n	800a26e <__exponent+0x66>
 800a258:	f10d 0209 	add.w	r2, sp, #9
 800a25c:	eba2 020e 	sub.w	r2, r2, lr
 800a260:	4565      	cmp	r5, ip
 800a262:	bf88      	it	hi
 800a264:	2200      	movhi	r2, #0
 800a266:	4413      	add	r3, r2
 800a268:	1a18      	subs	r0, r3, r0
 800a26a:	b003      	add	sp, #12
 800a26c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a26e:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a272:	f804 2f01 	strb.w	r2, [r4, #1]!
 800a276:	e7ed      	b.n	800a254 <__exponent+0x4c>
 800a278:	2330      	movs	r3, #48	; 0x30
 800a27a:	3130      	adds	r1, #48	; 0x30
 800a27c:	7083      	strb	r3, [r0, #2]
 800a27e:	70c1      	strb	r1, [r0, #3]
 800a280:	1d03      	adds	r3, r0, #4
 800a282:	e7f1      	b.n	800a268 <__exponent+0x60>

0800a284 <_printf_float>:
 800a284:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a288:	ed2d 8b02 	vpush	{d8}
 800a28c:	b08d      	sub	sp, #52	; 0x34
 800a28e:	460c      	mov	r4, r1
 800a290:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800a294:	4616      	mov	r6, r2
 800a296:	461f      	mov	r7, r3
 800a298:	4605      	mov	r5, r0
 800a29a:	f001 fba5 	bl	800b9e8 <_localeconv_r>
 800a29e:	f8d0 a000 	ldr.w	sl, [r0]
 800a2a2:	4650      	mov	r0, sl
 800a2a4:	f7f5 ffc6 	bl	8000234 <strlen>
 800a2a8:	2300      	movs	r3, #0
 800a2aa:	930a      	str	r3, [sp, #40]	; 0x28
 800a2ac:	6823      	ldr	r3, [r4, #0]
 800a2ae:	9305      	str	r3, [sp, #20]
 800a2b0:	f8d8 3000 	ldr.w	r3, [r8]
 800a2b4:	f894 b018 	ldrb.w	fp, [r4, #24]
 800a2b8:	3307      	adds	r3, #7
 800a2ba:	f023 0307 	bic.w	r3, r3, #7
 800a2be:	f103 0208 	add.w	r2, r3, #8
 800a2c2:	f8c8 2000 	str.w	r2, [r8]
 800a2c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a2ca:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800a2ce:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800a2d2:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800a2d6:	9307      	str	r3, [sp, #28]
 800a2d8:	f8cd 8018 	str.w	r8, [sp, #24]
 800a2dc:	ee08 0a10 	vmov	s16, r0
 800a2e0:	4b9f      	ldr	r3, [pc, #636]	; (800a560 <_printf_float+0x2dc>)
 800a2e2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a2e6:	f04f 32ff 	mov.w	r2, #4294967295
 800a2ea:	f7f6 fc57 	bl	8000b9c <__aeabi_dcmpun>
 800a2ee:	bb88      	cbnz	r0, 800a354 <_printf_float+0xd0>
 800a2f0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a2f4:	4b9a      	ldr	r3, [pc, #616]	; (800a560 <_printf_float+0x2dc>)
 800a2f6:	f04f 32ff 	mov.w	r2, #4294967295
 800a2fa:	f7f6 fc31 	bl	8000b60 <__aeabi_dcmple>
 800a2fe:	bb48      	cbnz	r0, 800a354 <_printf_float+0xd0>
 800a300:	2200      	movs	r2, #0
 800a302:	2300      	movs	r3, #0
 800a304:	4640      	mov	r0, r8
 800a306:	4649      	mov	r1, r9
 800a308:	f7f6 fc20 	bl	8000b4c <__aeabi_dcmplt>
 800a30c:	b110      	cbz	r0, 800a314 <_printf_float+0x90>
 800a30e:	232d      	movs	r3, #45	; 0x2d
 800a310:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a314:	4b93      	ldr	r3, [pc, #588]	; (800a564 <_printf_float+0x2e0>)
 800a316:	4894      	ldr	r0, [pc, #592]	; (800a568 <_printf_float+0x2e4>)
 800a318:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800a31c:	bf94      	ite	ls
 800a31e:	4698      	movls	r8, r3
 800a320:	4680      	movhi	r8, r0
 800a322:	2303      	movs	r3, #3
 800a324:	6123      	str	r3, [r4, #16]
 800a326:	9b05      	ldr	r3, [sp, #20]
 800a328:	f023 0204 	bic.w	r2, r3, #4
 800a32c:	6022      	str	r2, [r4, #0]
 800a32e:	f04f 0900 	mov.w	r9, #0
 800a332:	9700      	str	r7, [sp, #0]
 800a334:	4633      	mov	r3, r6
 800a336:	aa0b      	add	r2, sp, #44	; 0x2c
 800a338:	4621      	mov	r1, r4
 800a33a:	4628      	mov	r0, r5
 800a33c:	f000 f9d8 	bl	800a6f0 <_printf_common>
 800a340:	3001      	adds	r0, #1
 800a342:	f040 8090 	bne.w	800a466 <_printf_float+0x1e2>
 800a346:	f04f 30ff 	mov.w	r0, #4294967295
 800a34a:	b00d      	add	sp, #52	; 0x34
 800a34c:	ecbd 8b02 	vpop	{d8}
 800a350:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a354:	4642      	mov	r2, r8
 800a356:	464b      	mov	r3, r9
 800a358:	4640      	mov	r0, r8
 800a35a:	4649      	mov	r1, r9
 800a35c:	f7f6 fc1e 	bl	8000b9c <__aeabi_dcmpun>
 800a360:	b140      	cbz	r0, 800a374 <_printf_float+0xf0>
 800a362:	464b      	mov	r3, r9
 800a364:	2b00      	cmp	r3, #0
 800a366:	bfbc      	itt	lt
 800a368:	232d      	movlt	r3, #45	; 0x2d
 800a36a:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800a36e:	487f      	ldr	r0, [pc, #508]	; (800a56c <_printf_float+0x2e8>)
 800a370:	4b7f      	ldr	r3, [pc, #508]	; (800a570 <_printf_float+0x2ec>)
 800a372:	e7d1      	b.n	800a318 <_printf_float+0x94>
 800a374:	6863      	ldr	r3, [r4, #4]
 800a376:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800a37a:	9206      	str	r2, [sp, #24]
 800a37c:	1c5a      	adds	r2, r3, #1
 800a37e:	d13f      	bne.n	800a400 <_printf_float+0x17c>
 800a380:	2306      	movs	r3, #6
 800a382:	6063      	str	r3, [r4, #4]
 800a384:	9b05      	ldr	r3, [sp, #20]
 800a386:	6861      	ldr	r1, [r4, #4]
 800a388:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800a38c:	2300      	movs	r3, #0
 800a38e:	9303      	str	r3, [sp, #12]
 800a390:	ab0a      	add	r3, sp, #40	; 0x28
 800a392:	e9cd b301 	strd	fp, r3, [sp, #4]
 800a396:	ab09      	add	r3, sp, #36	; 0x24
 800a398:	ec49 8b10 	vmov	d0, r8, r9
 800a39c:	9300      	str	r3, [sp, #0]
 800a39e:	6022      	str	r2, [r4, #0]
 800a3a0:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800a3a4:	4628      	mov	r0, r5
 800a3a6:	f7ff fecd 	bl	800a144 <__cvt>
 800a3aa:	9b06      	ldr	r3, [sp, #24]
 800a3ac:	9909      	ldr	r1, [sp, #36]	; 0x24
 800a3ae:	2b47      	cmp	r3, #71	; 0x47
 800a3b0:	4680      	mov	r8, r0
 800a3b2:	d108      	bne.n	800a3c6 <_printf_float+0x142>
 800a3b4:	1cc8      	adds	r0, r1, #3
 800a3b6:	db02      	blt.n	800a3be <_printf_float+0x13a>
 800a3b8:	6863      	ldr	r3, [r4, #4]
 800a3ba:	4299      	cmp	r1, r3
 800a3bc:	dd41      	ble.n	800a442 <_printf_float+0x1be>
 800a3be:	f1ab 0b02 	sub.w	fp, fp, #2
 800a3c2:	fa5f fb8b 	uxtb.w	fp, fp
 800a3c6:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800a3ca:	d820      	bhi.n	800a40e <_printf_float+0x18a>
 800a3cc:	3901      	subs	r1, #1
 800a3ce:	465a      	mov	r2, fp
 800a3d0:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800a3d4:	9109      	str	r1, [sp, #36]	; 0x24
 800a3d6:	f7ff ff17 	bl	800a208 <__exponent>
 800a3da:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a3dc:	1813      	adds	r3, r2, r0
 800a3de:	2a01      	cmp	r2, #1
 800a3e0:	4681      	mov	r9, r0
 800a3e2:	6123      	str	r3, [r4, #16]
 800a3e4:	dc02      	bgt.n	800a3ec <_printf_float+0x168>
 800a3e6:	6822      	ldr	r2, [r4, #0]
 800a3e8:	07d2      	lsls	r2, r2, #31
 800a3ea:	d501      	bpl.n	800a3f0 <_printf_float+0x16c>
 800a3ec:	3301      	adds	r3, #1
 800a3ee:	6123      	str	r3, [r4, #16]
 800a3f0:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800a3f4:	2b00      	cmp	r3, #0
 800a3f6:	d09c      	beq.n	800a332 <_printf_float+0xae>
 800a3f8:	232d      	movs	r3, #45	; 0x2d
 800a3fa:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a3fe:	e798      	b.n	800a332 <_printf_float+0xae>
 800a400:	9a06      	ldr	r2, [sp, #24]
 800a402:	2a47      	cmp	r2, #71	; 0x47
 800a404:	d1be      	bne.n	800a384 <_printf_float+0x100>
 800a406:	2b00      	cmp	r3, #0
 800a408:	d1bc      	bne.n	800a384 <_printf_float+0x100>
 800a40a:	2301      	movs	r3, #1
 800a40c:	e7b9      	b.n	800a382 <_printf_float+0xfe>
 800a40e:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800a412:	d118      	bne.n	800a446 <_printf_float+0x1c2>
 800a414:	2900      	cmp	r1, #0
 800a416:	6863      	ldr	r3, [r4, #4]
 800a418:	dd0b      	ble.n	800a432 <_printf_float+0x1ae>
 800a41a:	6121      	str	r1, [r4, #16]
 800a41c:	b913      	cbnz	r3, 800a424 <_printf_float+0x1a0>
 800a41e:	6822      	ldr	r2, [r4, #0]
 800a420:	07d0      	lsls	r0, r2, #31
 800a422:	d502      	bpl.n	800a42a <_printf_float+0x1a6>
 800a424:	3301      	adds	r3, #1
 800a426:	440b      	add	r3, r1
 800a428:	6123      	str	r3, [r4, #16]
 800a42a:	65a1      	str	r1, [r4, #88]	; 0x58
 800a42c:	f04f 0900 	mov.w	r9, #0
 800a430:	e7de      	b.n	800a3f0 <_printf_float+0x16c>
 800a432:	b913      	cbnz	r3, 800a43a <_printf_float+0x1b6>
 800a434:	6822      	ldr	r2, [r4, #0]
 800a436:	07d2      	lsls	r2, r2, #31
 800a438:	d501      	bpl.n	800a43e <_printf_float+0x1ba>
 800a43a:	3302      	adds	r3, #2
 800a43c:	e7f4      	b.n	800a428 <_printf_float+0x1a4>
 800a43e:	2301      	movs	r3, #1
 800a440:	e7f2      	b.n	800a428 <_printf_float+0x1a4>
 800a442:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800a446:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a448:	4299      	cmp	r1, r3
 800a44a:	db05      	blt.n	800a458 <_printf_float+0x1d4>
 800a44c:	6823      	ldr	r3, [r4, #0]
 800a44e:	6121      	str	r1, [r4, #16]
 800a450:	07d8      	lsls	r0, r3, #31
 800a452:	d5ea      	bpl.n	800a42a <_printf_float+0x1a6>
 800a454:	1c4b      	adds	r3, r1, #1
 800a456:	e7e7      	b.n	800a428 <_printf_float+0x1a4>
 800a458:	2900      	cmp	r1, #0
 800a45a:	bfd4      	ite	le
 800a45c:	f1c1 0202 	rsble	r2, r1, #2
 800a460:	2201      	movgt	r2, #1
 800a462:	4413      	add	r3, r2
 800a464:	e7e0      	b.n	800a428 <_printf_float+0x1a4>
 800a466:	6823      	ldr	r3, [r4, #0]
 800a468:	055a      	lsls	r2, r3, #21
 800a46a:	d407      	bmi.n	800a47c <_printf_float+0x1f8>
 800a46c:	6923      	ldr	r3, [r4, #16]
 800a46e:	4642      	mov	r2, r8
 800a470:	4631      	mov	r1, r6
 800a472:	4628      	mov	r0, r5
 800a474:	47b8      	blx	r7
 800a476:	3001      	adds	r0, #1
 800a478:	d12c      	bne.n	800a4d4 <_printf_float+0x250>
 800a47a:	e764      	b.n	800a346 <_printf_float+0xc2>
 800a47c:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800a480:	f240 80e0 	bls.w	800a644 <_printf_float+0x3c0>
 800a484:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800a488:	2200      	movs	r2, #0
 800a48a:	2300      	movs	r3, #0
 800a48c:	f7f6 fb54 	bl	8000b38 <__aeabi_dcmpeq>
 800a490:	2800      	cmp	r0, #0
 800a492:	d034      	beq.n	800a4fe <_printf_float+0x27a>
 800a494:	4a37      	ldr	r2, [pc, #220]	; (800a574 <_printf_float+0x2f0>)
 800a496:	2301      	movs	r3, #1
 800a498:	4631      	mov	r1, r6
 800a49a:	4628      	mov	r0, r5
 800a49c:	47b8      	blx	r7
 800a49e:	3001      	adds	r0, #1
 800a4a0:	f43f af51 	beq.w	800a346 <_printf_float+0xc2>
 800a4a4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800a4a8:	429a      	cmp	r2, r3
 800a4aa:	db02      	blt.n	800a4b2 <_printf_float+0x22e>
 800a4ac:	6823      	ldr	r3, [r4, #0]
 800a4ae:	07d8      	lsls	r0, r3, #31
 800a4b0:	d510      	bpl.n	800a4d4 <_printf_float+0x250>
 800a4b2:	ee18 3a10 	vmov	r3, s16
 800a4b6:	4652      	mov	r2, sl
 800a4b8:	4631      	mov	r1, r6
 800a4ba:	4628      	mov	r0, r5
 800a4bc:	47b8      	blx	r7
 800a4be:	3001      	adds	r0, #1
 800a4c0:	f43f af41 	beq.w	800a346 <_printf_float+0xc2>
 800a4c4:	f04f 0800 	mov.w	r8, #0
 800a4c8:	f104 091a 	add.w	r9, r4, #26
 800a4cc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a4ce:	3b01      	subs	r3, #1
 800a4d0:	4543      	cmp	r3, r8
 800a4d2:	dc09      	bgt.n	800a4e8 <_printf_float+0x264>
 800a4d4:	6823      	ldr	r3, [r4, #0]
 800a4d6:	079b      	lsls	r3, r3, #30
 800a4d8:	f100 8105 	bmi.w	800a6e6 <_printf_float+0x462>
 800a4dc:	68e0      	ldr	r0, [r4, #12]
 800a4de:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a4e0:	4298      	cmp	r0, r3
 800a4e2:	bfb8      	it	lt
 800a4e4:	4618      	movlt	r0, r3
 800a4e6:	e730      	b.n	800a34a <_printf_float+0xc6>
 800a4e8:	2301      	movs	r3, #1
 800a4ea:	464a      	mov	r2, r9
 800a4ec:	4631      	mov	r1, r6
 800a4ee:	4628      	mov	r0, r5
 800a4f0:	47b8      	blx	r7
 800a4f2:	3001      	adds	r0, #1
 800a4f4:	f43f af27 	beq.w	800a346 <_printf_float+0xc2>
 800a4f8:	f108 0801 	add.w	r8, r8, #1
 800a4fc:	e7e6      	b.n	800a4cc <_printf_float+0x248>
 800a4fe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a500:	2b00      	cmp	r3, #0
 800a502:	dc39      	bgt.n	800a578 <_printf_float+0x2f4>
 800a504:	4a1b      	ldr	r2, [pc, #108]	; (800a574 <_printf_float+0x2f0>)
 800a506:	2301      	movs	r3, #1
 800a508:	4631      	mov	r1, r6
 800a50a:	4628      	mov	r0, r5
 800a50c:	47b8      	blx	r7
 800a50e:	3001      	adds	r0, #1
 800a510:	f43f af19 	beq.w	800a346 <_printf_float+0xc2>
 800a514:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800a518:	4313      	orrs	r3, r2
 800a51a:	d102      	bne.n	800a522 <_printf_float+0x29e>
 800a51c:	6823      	ldr	r3, [r4, #0]
 800a51e:	07d9      	lsls	r1, r3, #31
 800a520:	d5d8      	bpl.n	800a4d4 <_printf_float+0x250>
 800a522:	ee18 3a10 	vmov	r3, s16
 800a526:	4652      	mov	r2, sl
 800a528:	4631      	mov	r1, r6
 800a52a:	4628      	mov	r0, r5
 800a52c:	47b8      	blx	r7
 800a52e:	3001      	adds	r0, #1
 800a530:	f43f af09 	beq.w	800a346 <_printf_float+0xc2>
 800a534:	f04f 0900 	mov.w	r9, #0
 800a538:	f104 0a1a 	add.w	sl, r4, #26
 800a53c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a53e:	425b      	negs	r3, r3
 800a540:	454b      	cmp	r3, r9
 800a542:	dc01      	bgt.n	800a548 <_printf_float+0x2c4>
 800a544:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a546:	e792      	b.n	800a46e <_printf_float+0x1ea>
 800a548:	2301      	movs	r3, #1
 800a54a:	4652      	mov	r2, sl
 800a54c:	4631      	mov	r1, r6
 800a54e:	4628      	mov	r0, r5
 800a550:	47b8      	blx	r7
 800a552:	3001      	adds	r0, #1
 800a554:	f43f aef7 	beq.w	800a346 <_printf_float+0xc2>
 800a558:	f109 0901 	add.w	r9, r9, #1
 800a55c:	e7ee      	b.n	800a53c <_printf_float+0x2b8>
 800a55e:	bf00      	nop
 800a560:	7fefffff 	.word	0x7fefffff
 800a564:	0800d560 	.word	0x0800d560
 800a568:	0800d564 	.word	0x0800d564
 800a56c:	0800d56c 	.word	0x0800d56c
 800a570:	0800d568 	.word	0x0800d568
 800a574:	0800d570 	.word	0x0800d570
 800a578:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a57a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800a57c:	429a      	cmp	r2, r3
 800a57e:	bfa8      	it	ge
 800a580:	461a      	movge	r2, r3
 800a582:	2a00      	cmp	r2, #0
 800a584:	4691      	mov	r9, r2
 800a586:	dc37      	bgt.n	800a5f8 <_printf_float+0x374>
 800a588:	f04f 0b00 	mov.w	fp, #0
 800a58c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800a590:	f104 021a 	add.w	r2, r4, #26
 800a594:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800a596:	9305      	str	r3, [sp, #20]
 800a598:	eba3 0309 	sub.w	r3, r3, r9
 800a59c:	455b      	cmp	r3, fp
 800a59e:	dc33      	bgt.n	800a608 <_printf_float+0x384>
 800a5a0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800a5a4:	429a      	cmp	r2, r3
 800a5a6:	db3b      	blt.n	800a620 <_printf_float+0x39c>
 800a5a8:	6823      	ldr	r3, [r4, #0]
 800a5aa:	07da      	lsls	r2, r3, #31
 800a5ac:	d438      	bmi.n	800a620 <_printf_float+0x39c>
 800a5ae:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a5b0:	9a05      	ldr	r2, [sp, #20]
 800a5b2:	9909      	ldr	r1, [sp, #36]	; 0x24
 800a5b4:	1a9a      	subs	r2, r3, r2
 800a5b6:	eba3 0901 	sub.w	r9, r3, r1
 800a5ba:	4591      	cmp	r9, r2
 800a5bc:	bfa8      	it	ge
 800a5be:	4691      	movge	r9, r2
 800a5c0:	f1b9 0f00 	cmp.w	r9, #0
 800a5c4:	dc35      	bgt.n	800a632 <_printf_float+0x3ae>
 800a5c6:	f04f 0800 	mov.w	r8, #0
 800a5ca:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800a5ce:	f104 0a1a 	add.w	sl, r4, #26
 800a5d2:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800a5d6:	1a9b      	subs	r3, r3, r2
 800a5d8:	eba3 0309 	sub.w	r3, r3, r9
 800a5dc:	4543      	cmp	r3, r8
 800a5de:	f77f af79 	ble.w	800a4d4 <_printf_float+0x250>
 800a5e2:	2301      	movs	r3, #1
 800a5e4:	4652      	mov	r2, sl
 800a5e6:	4631      	mov	r1, r6
 800a5e8:	4628      	mov	r0, r5
 800a5ea:	47b8      	blx	r7
 800a5ec:	3001      	adds	r0, #1
 800a5ee:	f43f aeaa 	beq.w	800a346 <_printf_float+0xc2>
 800a5f2:	f108 0801 	add.w	r8, r8, #1
 800a5f6:	e7ec      	b.n	800a5d2 <_printf_float+0x34e>
 800a5f8:	4613      	mov	r3, r2
 800a5fa:	4631      	mov	r1, r6
 800a5fc:	4642      	mov	r2, r8
 800a5fe:	4628      	mov	r0, r5
 800a600:	47b8      	blx	r7
 800a602:	3001      	adds	r0, #1
 800a604:	d1c0      	bne.n	800a588 <_printf_float+0x304>
 800a606:	e69e      	b.n	800a346 <_printf_float+0xc2>
 800a608:	2301      	movs	r3, #1
 800a60a:	4631      	mov	r1, r6
 800a60c:	4628      	mov	r0, r5
 800a60e:	9205      	str	r2, [sp, #20]
 800a610:	47b8      	blx	r7
 800a612:	3001      	adds	r0, #1
 800a614:	f43f ae97 	beq.w	800a346 <_printf_float+0xc2>
 800a618:	9a05      	ldr	r2, [sp, #20]
 800a61a:	f10b 0b01 	add.w	fp, fp, #1
 800a61e:	e7b9      	b.n	800a594 <_printf_float+0x310>
 800a620:	ee18 3a10 	vmov	r3, s16
 800a624:	4652      	mov	r2, sl
 800a626:	4631      	mov	r1, r6
 800a628:	4628      	mov	r0, r5
 800a62a:	47b8      	blx	r7
 800a62c:	3001      	adds	r0, #1
 800a62e:	d1be      	bne.n	800a5ae <_printf_float+0x32a>
 800a630:	e689      	b.n	800a346 <_printf_float+0xc2>
 800a632:	9a05      	ldr	r2, [sp, #20]
 800a634:	464b      	mov	r3, r9
 800a636:	4442      	add	r2, r8
 800a638:	4631      	mov	r1, r6
 800a63a:	4628      	mov	r0, r5
 800a63c:	47b8      	blx	r7
 800a63e:	3001      	adds	r0, #1
 800a640:	d1c1      	bne.n	800a5c6 <_printf_float+0x342>
 800a642:	e680      	b.n	800a346 <_printf_float+0xc2>
 800a644:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a646:	2a01      	cmp	r2, #1
 800a648:	dc01      	bgt.n	800a64e <_printf_float+0x3ca>
 800a64a:	07db      	lsls	r3, r3, #31
 800a64c:	d538      	bpl.n	800a6c0 <_printf_float+0x43c>
 800a64e:	2301      	movs	r3, #1
 800a650:	4642      	mov	r2, r8
 800a652:	4631      	mov	r1, r6
 800a654:	4628      	mov	r0, r5
 800a656:	47b8      	blx	r7
 800a658:	3001      	adds	r0, #1
 800a65a:	f43f ae74 	beq.w	800a346 <_printf_float+0xc2>
 800a65e:	ee18 3a10 	vmov	r3, s16
 800a662:	4652      	mov	r2, sl
 800a664:	4631      	mov	r1, r6
 800a666:	4628      	mov	r0, r5
 800a668:	47b8      	blx	r7
 800a66a:	3001      	adds	r0, #1
 800a66c:	f43f ae6b 	beq.w	800a346 <_printf_float+0xc2>
 800a670:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800a674:	2200      	movs	r2, #0
 800a676:	2300      	movs	r3, #0
 800a678:	f7f6 fa5e 	bl	8000b38 <__aeabi_dcmpeq>
 800a67c:	b9d8      	cbnz	r0, 800a6b6 <_printf_float+0x432>
 800a67e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a680:	f108 0201 	add.w	r2, r8, #1
 800a684:	3b01      	subs	r3, #1
 800a686:	4631      	mov	r1, r6
 800a688:	4628      	mov	r0, r5
 800a68a:	47b8      	blx	r7
 800a68c:	3001      	adds	r0, #1
 800a68e:	d10e      	bne.n	800a6ae <_printf_float+0x42a>
 800a690:	e659      	b.n	800a346 <_printf_float+0xc2>
 800a692:	2301      	movs	r3, #1
 800a694:	4652      	mov	r2, sl
 800a696:	4631      	mov	r1, r6
 800a698:	4628      	mov	r0, r5
 800a69a:	47b8      	blx	r7
 800a69c:	3001      	adds	r0, #1
 800a69e:	f43f ae52 	beq.w	800a346 <_printf_float+0xc2>
 800a6a2:	f108 0801 	add.w	r8, r8, #1
 800a6a6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a6a8:	3b01      	subs	r3, #1
 800a6aa:	4543      	cmp	r3, r8
 800a6ac:	dcf1      	bgt.n	800a692 <_printf_float+0x40e>
 800a6ae:	464b      	mov	r3, r9
 800a6b0:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800a6b4:	e6dc      	b.n	800a470 <_printf_float+0x1ec>
 800a6b6:	f04f 0800 	mov.w	r8, #0
 800a6ba:	f104 0a1a 	add.w	sl, r4, #26
 800a6be:	e7f2      	b.n	800a6a6 <_printf_float+0x422>
 800a6c0:	2301      	movs	r3, #1
 800a6c2:	4642      	mov	r2, r8
 800a6c4:	e7df      	b.n	800a686 <_printf_float+0x402>
 800a6c6:	2301      	movs	r3, #1
 800a6c8:	464a      	mov	r2, r9
 800a6ca:	4631      	mov	r1, r6
 800a6cc:	4628      	mov	r0, r5
 800a6ce:	47b8      	blx	r7
 800a6d0:	3001      	adds	r0, #1
 800a6d2:	f43f ae38 	beq.w	800a346 <_printf_float+0xc2>
 800a6d6:	f108 0801 	add.w	r8, r8, #1
 800a6da:	68e3      	ldr	r3, [r4, #12]
 800a6dc:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800a6de:	1a5b      	subs	r3, r3, r1
 800a6e0:	4543      	cmp	r3, r8
 800a6e2:	dcf0      	bgt.n	800a6c6 <_printf_float+0x442>
 800a6e4:	e6fa      	b.n	800a4dc <_printf_float+0x258>
 800a6e6:	f04f 0800 	mov.w	r8, #0
 800a6ea:	f104 0919 	add.w	r9, r4, #25
 800a6ee:	e7f4      	b.n	800a6da <_printf_float+0x456>

0800a6f0 <_printf_common>:
 800a6f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a6f4:	4616      	mov	r6, r2
 800a6f6:	4699      	mov	r9, r3
 800a6f8:	688a      	ldr	r2, [r1, #8]
 800a6fa:	690b      	ldr	r3, [r1, #16]
 800a6fc:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800a700:	4293      	cmp	r3, r2
 800a702:	bfb8      	it	lt
 800a704:	4613      	movlt	r3, r2
 800a706:	6033      	str	r3, [r6, #0]
 800a708:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800a70c:	4607      	mov	r7, r0
 800a70e:	460c      	mov	r4, r1
 800a710:	b10a      	cbz	r2, 800a716 <_printf_common+0x26>
 800a712:	3301      	adds	r3, #1
 800a714:	6033      	str	r3, [r6, #0]
 800a716:	6823      	ldr	r3, [r4, #0]
 800a718:	0699      	lsls	r1, r3, #26
 800a71a:	bf42      	ittt	mi
 800a71c:	6833      	ldrmi	r3, [r6, #0]
 800a71e:	3302      	addmi	r3, #2
 800a720:	6033      	strmi	r3, [r6, #0]
 800a722:	6825      	ldr	r5, [r4, #0]
 800a724:	f015 0506 	ands.w	r5, r5, #6
 800a728:	d106      	bne.n	800a738 <_printf_common+0x48>
 800a72a:	f104 0a19 	add.w	sl, r4, #25
 800a72e:	68e3      	ldr	r3, [r4, #12]
 800a730:	6832      	ldr	r2, [r6, #0]
 800a732:	1a9b      	subs	r3, r3, r2
 800a734:	42ab      	cmp	r3, r5
 800a736:	dc26      	bgt.n	800a786 <_printf_common+0x96>
 800a738:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800a73c:	1e13      	subs	r3, r2, #0
 800a73e:	6822      	ldr	r2, [r4, #0]
 800a740:	bf18      	it	ne
 800a742:	2301      	movne	r3, #1
 800a744:	0692      	lsls	r2, r2, #26
 800a746:	d42b      	bmi.n	800a7a0 <_printf_common+0xb0>
 800a748:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800a74c:	4649      	mov	r1, r9
 800a74e:	4638      	mov	r0, r7
 800a750:	47c0      	blx	r8
 800a752:	3001      	adds	r0, #1
 800a754:	d01e      	beq.n	800a794 <_printf_common+0xa4>
 800a756:	6823      	ldr	r3, [r4, #0]
 800a758:	68e5      	ldr	r5, [r4, #12]
 800a75a:	6832      	ldr	r2, [r6, #0]
 800a75c:	f003 0306 	and.w	r3, r3, #6
 800a760:	2b04      	cmp	r3, #4
 800a762:	bf08      	it	eq
 800a764:	1aad      	subeq	r5, r5, r2
 800a766:	68a3      	ldr	r3, [r4, #8]
 800a768:	6922      	ldr	r2, [r4, #16]
 800a76a:	bf0c      	ite	eq
 800a76c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a770:	2500      	movne	r5, #0
 800a772:	4293      	cmp	r3, r2
 800a774:	bfc4      	itt	gt
 800a776:	1a9b      	subgt	r3, r3, r2
 800a778:	18ed      	addgt	r5, r5, r3
 800a77a:	2600      	movs	r6, #0
 800a77c:	341a      	adds	r4, #26
 800a77e:	42b5      	cmp	r5, r6
 800a780:	d11a      	bne.n	800a7b8 <_printf_common+0xc8>
 800a782:	2000      	movs	r0, #0
 800a784:	e008      	b.n	800a798 <_printf_common+0xa8>
 800a786:	2301      	movs	r3, #1
 800a788:	4652      	mov	r2, sl
 800a78a:	4649      	mov	r1, r9
 800a78c:	4638      	mov	r0, r7
 800a78e:	47c0      	blx	r8
 800a790:	3001      	adds	r0, #1
 800a792:	d103      	bne.n	800a79c <_printf_common+0xac>
 800a794:	f04f 30ff 	mov.w	r0, #4294967295
 800a798:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a79c:	3501      	adds	r5, #1
 800a79e:	e7c6      	b.n	800a72e <_printf_common+0x3e>
 800a7a0:	18e1      	adds	r1, r4, r3
 800a7a2:	1c5a      	adds	r2, r3, #1
 800a7a4:	2030      	movs	r0, #48	; 0x30
 800a7a6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800a7aa:	4422      	add	r2, r4
 800a7ac:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800a7b0:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800a7b4:	3302      	adds	r3, #2
 800a7b6:	e7c7      	b.n	800a748 <_printf_common+0x58>
 800a7b8:	2301      	movs	r3, #1
 800a7ba:	4622      	mov	r2, r4
 800a7bc:	4649      	mov	r1, r9
 800a7be:	4638      	mov	r0, r7
 800a7c0:	47c0      	blx	r8
 800a7c2:	3001      	adds	r0, #1
 800a7c4:	d0e6      	beq.n	800a794 <_printf_common+0xa4>
 800a7c6:	3601      	adds	r6, #1
 800a7c8:	e7d9      	b.n	800a77e <_printf_common+0x8e>
	...

0800a7cc <_printf_i>:
 800a7cc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a7d0:	7e0f      	ldrb	r7, [r1, #24]
 800a7d2:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800a7d4:	2f78      	cmp	r7, #120	; 0x78
 800a7d6:	4691      	mov	r9, r2
 800a7d8:	4680      	mov	r8, r0
 800a7da:	460c      	mov	r4, r1
 800a7dc:	469a      	mov	sl, r3
 800a7de:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800a7e2:	d807      	bhi.n	800a7f4 <_printf_i+0x28>
 800a7e4:	2f62      	cmp	r7, #98	; 0x62
 800a7e6:	d80a      	bhi.n	800a7fe <_printf_i+0x32>
 800a7e8:	2f00      	cmp	r7, #0
 800a7ea:	f000 80d8 	beq.w	800a99e <_printf_i+0x1d2>
 800a7ee:	2f58      	cmp	r7, #88	; 0x58
 800a7f0:	f000 80a3 	beq.w	800a93a <_printf_i+0x16e>
 800a7f4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800a7f8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800a7fc:	e03a      	b.n	800a874 <_printf_i+0xa8>
 800a7fe:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800a802:	2b15      	cmp	r3, #21
 800a804:	d8f6      	bhi.n	800a7f4 <_printf_i+0x28>
 800a806:	a101      	add	r1, pc, #4	; (adr r1, 800a80c <_printf_i+0x40>)
 800a808:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800a80c:	0800a865 	.word	0x0800a865
 800a810:	0800a879 	.word	0x0800a879
 800a814:	0800a7f5 	.word	0x0800a7f5
 800a818:	0800a7f5 	.word	0x0800a7f5
 800a81c:	0800a7f5 	.word	0x0800a7f5
 800a820:	0800a7f5 	.word	0x0800a7f5
 800a824:	0800a879 	.word	0x0800a879
 800a828:	0800a7f5 	.word	0x0800a7f5
 800a82c:	0800a7f5 	.word	0x0800a7f5
 800a830:	0800a7f5 	.word	0x0800a7f5
 800a834:	0800a7f5 	.word	0x0800a7f5
 800a838:	0800a985 	.word	0x0800a985
 800a83c:	0800a8a9 	.word	0x0800a8a9
 800a840:	0800a967 	.word	0x0800a967
 800a844:	0800a7f5 	.word	0x0800a7f5
 800a848:	0800a7f5 	.word	0x0800a7f5
 800a84c:	0800a9a7 	.word	0x0800a9a7
 800a850:	0800a7f5 	.word	0x0800a7f5
 800a854:	0800a8a9 	.word	0x0800a8a9
 800a858:	0800a7f5 	.word	0x0800a7f5
 800a85c:	0800a7f5 	.word	0x0800a7f5
 800a860:	0800a96f 	.word	0x0800a96f
 800a864:	682b      	ldr	r3, [r5, #0]
 800a866:	1d1a      	adds	r2, r3, #4
 800a868:	681b      	ldr	r3, [r3, #0]
 800a86a:	602a      	str	r2, [r5, #0]
 800a86c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800a870:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800a874:	2301      	movs	r3, #1
 800a876:	e0a3      	b.n	800a9c0 <_printf_i+0x1f4>
 800a878:	6820      	ldr	r0, [r4, #0]
 800a87a:	6829      	ldr	r1, [r5, #0]
 800a87c:	0606      	lsls	r6, r0, #24
 800a87e:	f101 0304 	add.w	r3, r1, #4
 800a882:	d50a      	bpl.n	800a89a <_printf_i+0xce>
 800a884:	680e      	ldr	r6, [r1, #0]
 800a886:	602b      	str	r3, [r5, #0]
 800a888:	2e00      	cmp	r6, #0
 800a88a:	da03      	bge.n	800a894 <_printf_i+0xc8>
 800a88c:	232d      	movs	r3, #45	; 0x2d
 800a88e:	4276      	negs	r6, r6
 800a890:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a894:	485e      	ldr	r0, [pc, #376]	; (800aa10 <_printf_i+0x244>)
 800a896:	230a      	movs	r3, #10
 800a898:	e019      	b.n	800a8ce <_printf_i+0x102>
 800a89a:	680e      	ldr	r6, [r1, #0]
 800a89c:	602b      	str	r3, [r5, #0]
 800a89e:	f010 0f40 	tst.w	r0, #64	; 0x40
 800a8a2:	bf18      	it	ne
 800a8a4:	b236      	sxthne	r6, r6
 800a8a6:	e7ef      	b.n	800a888 <_printf_i+0xbc>
 800a8a8:	682b      	ldr	r3, [r5, #0]
 800a8aa:	6820      	ldr	r0, [r4, #0]
 800a8ac:	1d19      	adds	r1, r3, #4
 800a8ae:	6029      	str	r1, [r5, #0]
 800a8b0:	0601      	lsls	r1, r0, #24
 800a8b2:	d501      	bpl.n	800a8b8 <_printf_i+0xec>
 800a8b4:	681e      	ldr	r6, [r3, #0]
 800a8b6:	e002      	b.n	800a8be <_printf_i+0xf2>
 800a8b8:	0646      	lsls	r6, r0, #25
 800a8ba:	d5fb      	bpl.n	800a8b4 <_printf_i+0xe8>
 800a8bc:	881e      	ldrh	r6, [r3, #0]
 800a8be:	4854      	ldr	r0, [pc, #336]	; (800aa10 <_printf_i+0x244>)
 800a8c0:	2f6f      	cmp	r7, #111	; 0x6f
 800a8c2:	bf0c      	ite	eq
 800a8c4:	2308      	moveq	r3, #8
 800a8c6:	230a      	movne	r3, #10
 800a8c8:	2100      	movs	r1, #0
 800a8ca:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800a8ce:	6865      	ldr	r5, [r4, #4]
 800a8d0:	60a5      	str	r5, [r4, #8]
 800a8d2:	2d00      	cmp	r5, #0
 800a8d4:	bfa2      	ittt	ge
 800a8d6:	6821      	ldrge	r1, [r4, #0]
 800a8d8:	f021 0104 	bicge.w	r1, r1, #4
 800a8dc:	6021      	strge	r1, [r4, #0]
 800a8de:	b90e      	cbnz	r6, 800a8e4 <_printf_i+0x118>
 800a8e0:	2d00      	cmp	r5, #0
 800a8e2:	d04d      	beq.n	800a980 <_printf_i+0x1b4>
 800a8e4:	4615      	mov	r5, r2
 800a8e6:	fbb6 f1f3 	udiv	r1, r6, r3
 800a8ea:	fb03 6711 	mls	r7, r3, r1, r6
 800a8ee:	5dc7      	ldrb	r7, [r0, r7]
 800a8f0:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800a8f4:	4637      	mov	r7, r6
 800a8f6:	42bb      	cmp	r3, r7
 800a8f8:	460e      	mov	r6, r1
 800a8fa:	d9f4      	bls.n	800a8e6 <_printf_i+0x11a>
 800a8fc:	2b08      	cmp	r3, #8
 800a8fe:	d10b      	bne.n	800a918 <_printf_i+0x14c>
 800a900:	6823      	ldr	r3, [r4, #0]
 800a902:	07de      	lsls	r6, r3, #31
 800a904:	d508      	bpl.n	800a918 <_printf_i+0x14c>
 800a906:	6923      	ldr	r3, [r4, #16]
 800a908:	6861      	ldr	r1, [r4, #4]
 800a90a:	4299      	cmp	r1, r3
 800a90c:	bfde      	ittt	le
 800a90e:	2330      	movle	r3, #48	; 0x30
 800a910:	f805 3c01 	strble.w	r3, [r5, #-1]
 800a914:	f105 35ff 	addle.w	r5, r5, #4294967295
 800a918:	1b52      	subs	r2, r2, r5
 800a91a:	6122      	str	r2, [r4, #16]
 800a91c:	f8cd a000 	str.w	sl, [sp]
 800a920:	464b      	mov	r3, r9
 800a922:	aa03      	add	r2, sp, #12
 800a924:	4621      	mov	r1, r4
 800a926:	4640      	mov	r0, r8
 800a928:	f7ff fee2 	bl	800a6f0 <_printf_common>
 800a92c:	3001      	adds	r0, #1
 800a92e:	d14c      	bne.n	800a9ca <_printf_i+0x1fe>
 800a930:	f04f 30ff 	mov.w	r0, #4294967295
 800a934:	b004      	add	sp, #16
 800a936:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a93a:	4835      	ldr	r0, [pc, #212]	; (800aa10 <_printf_i+0x244>)
 800a93c:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800a940:	6829      	ldr	r1, [r5, #0]
 800a942:	6823      	ldr	r3, [r4, #0]
 800a944:	f851 6b04 	ldr.w	r6, [r1], #4
 800a948:	6029      	str	r1, [r5, #0]
 800a94a:	061d      	lsls	r5, r3, #24
 800a94c:	d514      	bpl.n	800a978 <_printf_i+0x1ac>
 800a94e:	07df      	lsls	r7, r3, #31
 800a950:	bf44      	itt	mi
 800a952:	f043 0320 	orrmi.w	r3, r3, #32
 800a956:	6023      	strmi	r3, [r4, #0]
 800a958:	b91e      	cbnz	r6, 800a962 <_printf_i+0x196>
 800a95a:	6823      	ldr	r3, [r4, #0]
 800a95c:	f023 0320 	bic.w	r3, r3, #32
 800a960:	6023      	str	r3, [r4, #0]
 800a962:	2310      	movs	r3, #16
 800a964:	e7b0      	b.n	800a8c8 <_printf_i+0xfc>
 800a966:	6823      	ldr	r3, [r4, #0]
 800a968:	f043 0320 	orr.w	r3, r3, #32
 800a96c:	6023      	str	r3, [r4, #0]
 800a96e:	2378      	movs	r3, #120	; 0x78
 800a970:	4828      	ldr	r0, [pc, #160]	; (800aa14 <_printf_i+0x248>)
 800a972:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800a976:	e7e3      	b.n	800a940 <_printf_i+0x174>
 800a978:	0659      	lsls	r1, r3, #25
 800a97a:	bf48      	it	mi
 800a97c:	b2b6      	uxthmi	r6, r6
 800a97e:	e7e6      	b.n	800a94e <_printf_i+0x182>
 800a980:	4615      	mov	r5, r2
 800a982:	e7bb      	b.n	800a8fc <_printf_i+0x130>
 800a984:	682b      	ldr	r3, [r5, #0]
 800a986:	6826      	ldr	r6, [r4, #0]
 800a988:	6961      	ldr	r1, [r4, #20]
 800a98a:	1d18      	adds	r0, r3, #4
 800a98c:	6028      	str	r0, [r5, #0]
 800a98e:	0635      	lsls	r5, r6, #24
 800a990:	681b      	ldr	r3, [r3, #0]
 800a992:	d501      	bpl.n	800a998 <_printf_i+0x1cc>
 800a994:	6019      	str	r1, [r3, #0]
 800a996:	e002      	b.n	800a99e <_printf_i+0x1d2>
 800a998:	0670      	lsls	r0, r6, #25
 800a99a:	d5fb      	bpl.n	800a994 <_printf_i+0x1c8>
 800a99c:	8019      	strh	r1, [r3, #0]
 800a99e:	2300      	movs	r3, #0
 800a9a0:	6123      	str	r3, [r4, #16]
 800a9a2:	4615      	mov	r5, r2
 800a9a4:	e7ba      	b.n	800a91c <_printf_i+0x150>
 800a9a6:	682b      	ldr	r3, [r5, #0]
 800a9a8:	1d1a      	adds	r2, r3, #4
 800a9aa:	602a      	str	r2, [r5, #0]
 800a9ac:	681d      	ldr	r5, [r3, #0]
 800a9ae:	6862      	ldr	r2, [r4, #4]
 800a9b0:	2100      	movs	r1, #0
 800a9b2:	4628      	mov	r0, r5
 800a9b4:	f7f5 fc4c 	bl	8000250 <memchr>
 800a9b8:	b108      	cbz	r0, 800a9be <_printf_i+0x1f2>
 800a9ba:	1b40      	subs	r0, r0, r5
 800a9bc:	6060      	str	r0, [r4, #4]
 800a9be:	6863      	ldr	r3, [r4, #4]
 800a9c0:	6123      	str	r3, [r4, #16]
 800a9c2:	2300      	movs	r3, #0
 800a9c4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a9c8:	e7a8      	b.n	800a91c <_printf_i+0x150>
 800a9ca:	6923      	ldr	r3, [r4, #16]
 800a9cc:	462a      	mov	r2, r5
 800a9ce:	4649      	mov	r1, r9
 800a9d0:	4640      	mov	r0, r8
 800a9d2:	47d0      	blx	sl
 800a9d4:	3001      	adds	r0, #1
 800a9d6:	d0ab      	beq.n	800a930 <_printf_i+0x164>
 800a9d8:	6823      	ldr	r3, [r4, #0]
 800a9da:	079b      	lsls	r3, r3, #30
 800a9dc:	d413      	bmi.n	800aa06 <_printf_i+0x23a>
 800a9de:	68e0      	ldr	r0, [r4, #12]
 800a9e0:	9b03      	ldr	r3, [sp, #12]
 800a9e2:	4298      	cmp	r0, r3
 800a9e4:	bfb8      	it	lt
 800a9e6:	4618      	movlt	r0, r3
 800a9e8:	e7a4      	b.n	800a934 <_printf_i+0x168>
 800a9ea:	2301      	movs	r3, #1
 800a9ec:	4632      	mov	r2, r6
 800a9ee:	4649      	mov	r1, r9
 800a9f0:	4640      	mov	r0, r8
 800a9f2:	47d0      	blx	sl
 800a9f4:	3001      	adds	r0, #1
 800a9f6:	d09b      	beq.n	800a930 <_printf_i+0x164>
 800a9f8:	3501      	adds	r5, #1
 800a9fa:	68e3      	ldr	r3, [r4, #12]
 800a9fc:	9903      	ldr	r1, [sp, #12]
 800a9fe:	1a5b      	subs	r3, r3, r1
 800aa00:	42ab      	cmp	r3, r5
 800aa02:	dcf2      	bgt.n	800a9ea <_printf_i+0x21e>
 800aa04:	e7eb      	b.n	800a9de <_printf_i+0x212>
 800aa06:	2500      	movs	r5, #0
 800aa08:	f104 0619 	add.w	r6, r4, #25
 800aa0c:	e7f5      	b.n	800a9fa <_printf_i+0x22e>
 800aa0e:	bf00      	nop
 800aa10:	0800d572 	.word	0x0800d572
 800aa14:	0800d583 	.word	0x0800d583

0800aa18 <sniprintf>:
 800aa18:	b40c      	push	{r2, r3}
 800aa1a:	b530      	push	{r4, r5, lr}
 800aa1c:	4b17      	ldr	r3, [pc, #92]	; (800aa7c <sniprintf+0x64>)
 800aa1e:	1e0c      	subs	r4, r1, #0
 800aa20:	681d      	ldr	r5, [r3, #0]
 800aa22:	b09d      	sub	sp, #116	; 0x74
 800aa24:	da08      	bge.n	800aa38 <sniprintf+0x20>
 800aa26:	238b      	movs	r3, #139	; 0x8b
 800aa28:	602b      	str	r3, [r5, #0]
 800aa2a:	f04f 30ff 	mov.w	r0, #4294967295
 800aa2e:	b01d      	add	sp, #116	; 0x74
 800aa30:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800aa34:	b002      	add	sp, #8
 800aa36:	4770      	bx	lr
 800aa38:	f44f 7302 	mov.w	r3, #520	; 0x208
 800aa3c:	f8ad 3014 	strh.w	r3, [sp, #20]
 800aa40:	bf14      	ite	ne
 800aa42:	f104 33ff 	addne.w	r3, r4, #4294967295
 800aa46:	4623      	moveq	r3, r4
 800aa48:	9304      	str	r3, [sp, #16]
 800aa4a:	9307      	str	r3, [sp, #28]
 800aa4c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800aa50:	9002      	str	r0, [sp, #8]
 800aa52:	9006      	str	r0, [sp, #24]
 800aa54:	f8ad 3016 	strh.w	r3, [sp, #22]
 800aa58:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800aa5a:	ab21      	add	r3, sp, #132	; 0x84
 800aa5c:	a902      	add	r1, sp, #8
 800aa5e:	4628      	mov	r0, r5
 800aa60:	9301      	str	r3, [sp, #4]
 800aa62:	f001 fcb1 	bl	800c3c8 <_svfiprintf_r>
 800aa66:	1c43      	adds	r3, r0, #1
 800aa68:	bfbc      	itt	lt
 800aa6a:	238b      	movlt	r3, #139	; 0x8b
 800aa6c:	602b      	strlt	r3, [r5, #0]
 800aa6e:	2c00      	cmp	r4, #0
 800aa70:	d0dd      	beq.n	800aa2e <sniprintf+0x16>
 800aa72:	9b02      	ldr	r3, [sp, #8]
 800aa74:	2200      	movs	r2, #0
 800aa76:	701a      	strb	r2, [r3, #0]
 800aa78:	e7d9      	b.n	800aa2e <sniprintf+0x16>
 800aa7a:	bf00      	nop
 800aa7c:	2000001c 	.word	0x2000001c

0800aa80 <siprintf>:
 800aa80:	b40e      	push	{r1, r2, r3}
 800aa82:	b500      	push	{lr}
 800aa84:	b09c      	sub	sp, #112	; 0x70
 800aa86:	ab1d      	add	r3, sp, #116	; 0x74
 800aa88:	9002      	str	r0, [sp, #8]
 800aa8a:	9006      	str	r0, [sp, #24]
 800aa8c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800aa90:	4809      	ldr	r0, [pc, #36]	; (800aab8 <siprintf+0x38>)
 800aa92:	9107      	str	r1, [sp, #28]
 800aa94:	9104      	str	r1, [sp, #16]
 800aa96:	4909      	ldr	r1, [pc, #36]	; (800aabc <siprintf+0x3c>)
 800aa98:	f853 2b04 	ldr.w	r2, [r3], #4
 800aa9c:	9105      	str	r1, [sp, #20]
 800aa9e:	6800      	ldr	r0, [r0, #0]
 800aaa0:	9301      	str	r3, [sp, #4]
 800aaa2:	a902      	add	r1, sp, #8
 800aaa4:	f001 fc90 	bl	800c3c8 <_svfiprintf_r>
 800aaa8:	9b02      	ldr	r3, [sp, #8]
 800aaaa:	2200      	movs	r2, #0
 800aaac:	701a      	strb	r2, [r3, #0]
 800aaae:	b01c      	add	sp, #112	; 0x70
 800aab0:	f85d eb04 	ldr.w	lr, [sp], #4
 800aab4:	b003      	add	sp, #12
 800aab6:	4770      	bx	lr
 800aab8:	2000001c 	.word	0x2000001c
 800aabc:	ffff0208 	.word	0xffff0208

0800aac0 <strtok>:
 800aac0:	4b16      	ldr	r3, [pc, #88]	; (800ab1c <strtok+0x5c>)
 800aac2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800aac4:	681e      	ldr	r6, [r3, #0]
 800aac6:	6db4      	ldr	r4, [r6, #88]	; 0x58
 800aac8:	4605      	mov	r5, r0
 800aaca:	b9fc      	cbnz	r4, 800ab0c <strtok+0x4c>
 800aacc:	2050      	movs	r0, #80	; 0x50
 800aace:	9101      	str	r1, [sp, #4]
 800aad0:	f000 ff8e 	bl	800b9f0 <malloc>
 800aad4:	9901      	ldr	r1, [sp, #4]
 800aad6:	65b0      	str	r0, [r6, #88]	; 0x58
 800aad8:	4602      	mov	r2, r0
 800aada:	b920      	cbnz	r0, 800aae6 <strtok+0x26>
 800aadc:	4b10      	ldr	r3, [pc, #64]	; (800ab20 <strtok+0x60>)
 800aade:	4811      	ldr	r0, [pc, #68]	; (800ab24 <strtok+0x64>)
 800aae0:	2157      	movs	r1, #87	; 0x57
 800aae2:	f000 f8d5 	bl	800ac90 <__assert_func>
 800aae6:	e9c0 4400 	strd	r4, r4, [r0]
 800aaea:	e9c0 4402 	strd	r4, r4, [r0, #8]
 800aaee:	e9c0 4404 	strd	r4, r4, [r0, #16]
 800aaf2:	e9c0 440a 	strd	r4, r4, [r0, #40]	; 0x28
 800aaf6:	e9c0 440c 	strd	r4, r4, [r0, #48]	; 0x30
 800aafa:	e9c0 440e 	strd	r4, r4, [r0, #56]	; 0x38
 800aafe:	e9c0 4410 	strd	r4, r4, [r0, #64]	; 0x40
 800ab02:	e9c0 4412 	strd	r4, r4, [r0, #72]	; 0x48
 800ab06:	6184      	str	r4, [r0, #24]
 800ab08:	7704      	strb	r4, [r0, #28]
 800ab0a:	6244      	str	r4, [r0, #36]	; 0x24
 800ab0c:	6db2      	ldr	r2, [r6, #88]	; 0x58
 800ab0e:	2301      	movs	r3, #1
 800ab10:	4628      	mov	r0, r5
 800ab12:	b002      	add	sp, #8
 800ab14:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800ab18:	f000 b806 	b.w	800ab28 <__strtok_r>
 800ab1c:	2000001c 	.word	0x2000001c
 800ab20:	0800d594 	.word	0x0800d594
 800ab24:	0800d5ab 	.word	0x0800d5ab

0800ab28 <__strtok_r>:
 800ab28:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ab2a:	b908      	cbnz	r0, 800ab30 <__strtok_r+0x8>
 800ab2c:	6810      	ldr	r0, [r2, #0]
 800ab2e:	b188      	cbz	r0, 800ab54 <__strtok_r+0x2c>
 800ab30:	4604      	mov	r4, r0
 800ab32:	4620      	mov	r0, r4
 800ab34:	f814 5b01 	ldrb.w	r5, [r4], #1
 800ab38:	460f      	mov	r7, r1
 800ab3a:	f817 6b01 	ldrb.w	r6, [r7], #1
 800ab3e:	b91e      	cbnz	r6, 800ab48 <__strtok_r+0x20>
 800ab40:	b965      	cbnz	r5, 800ab5c <__strtok_r+0x34>
 800ab42:	6015      	str	r5, [r2, #0]
 800ab44:	4628      	mov	r0, r5
 800ab46:	e005      	b.n	800ab54 <__strtok_r+0x2c>
 800ab48:	42b5      	cmp	r5, r6
 800ab4a:	d1f6      	bne.n	800ab3a <__strtok_r+0x12>
 800ab4c:	2b00      	cmp	r3, #0
 800ab4e:	d1f0      	bne.n	800ab32 <__strtok_r+0xa>
 800ab50:	6014      	str	r4, [r2, #0]
 800ab52:	7003      	strb	r3, [r0, #0]
 800ab54:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ab56:	461c      	mov	r4, r3
 800ab58:	e00c      	b.n	800ab74 <__strtok_r+0x4c>
 800ab5a:	b915      	cbnz	r5, 800ab62 <__strtok_r+0x3a>
 800ab5c:	f814 3b01 	ldrb.w	r3, [r4], #1
 800ab60:	460e      	mov	r6, r1
 800ab62:	f816 5b01 	ldrb.w	r5, [r6], #1
 800ab66:	42ab      	cmp	r3, r5
 800ab68:	d1f7      	bne.n	800ab5a <__strtok_r+0x32>
 800ab6a:	2b00      	cmp	r3, #0
 800ab6c:	d0f3      	beq.n	800ab56 <__strtok_r+0x2e>
 800ab6e:	2300      	movs	r3, #0
 800ab70:	f804 3c01 	strb.w	r3, [r4, #-1]
 800ab74:	6014      	str	r4, [r2, #0]
 800ab76:	e7ed      	b.n	800ab54 <__strtok_r+0x2c>

0800ab78 <_strtol_l.constprop.0>:
 800ab78:	2b01      	cmp	r3, #1
 800ab7a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ab7e:	d001      	beq.n	800ab84 <_strtol_l.constprop.0+0xc>
 800ab80:	2b24      	cmp	r3, #36	; 0x24
 800ab82:	d906      	bls.n	800ab92 <_strtol_l.constprop.0+0x1a>
 800ab84:	f7ff faac 	bl	800a0e0 <__errno>
 800ab88:	2316      	movs	r3, #22
 800ab8a:	6003      	str	r3, [r0, #0]
 800ab8c:	2000      	movs	r0, #0
 800ab8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ab92:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 800ac78 <_strtol_l.constprop.0+0x100>
 800ab96:	460d      	mov	r5, r1
 800ab98:	462e      	mov	r6, r5
 800ab9a:	f815 4b01 	ldrb.w	r4, [r5], #1
 800ab9e:	f814 700c 	ldrb.w	r7, [r4, ip]
 800aba2:	f017 0708 	ands.w	r7, r7, #8
 800aba6:	d1f7      	bne.n	800ab98 <_strtol_l.constprop.0+0x20>
 800aba8:	2c2d      	cmp	r4, #45	; 0x2d
 800abaa:	d132      	bne.n	800ac12 <_strtol_l.constprop.0+0x9a>
 800abac:	782c      	ldrb	r4, [r5, #0]
 800abae:	2701      	movs	r7, #1
 800abb0:	1cb5      	adds	r5, r6, #2
 800abb2:	2b00      	cmp	r3, #0
 800abb4:	d05b      	beq.n	800ac6e <_strtol_l.constprop.0+0xf6>
 800abb6:	2b10      	cmp	r3, #16
 800abb8:	d109      	bne.n	800abce <_strtol_l.constprop.0+0x56>
 800abba:	2c30      	cmp	r4, #48	; 0x30
 800abbc:	d107      	bne.n	800abce <_strtol_l.constprop.0+0x56>
 800abbe:	782c      	ldrb	r4, [r5, #0]
 800abc0:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 800abc4:	2c58      	cmp	r4, #88	; 0x58
 800abc6:	d14d      	bne.n	800ac64 <_strtol_l.constprop.0+0xec>
 800abc8:	786c      	ldrb	r4, [r5, #1]
 800abca:	2310      	movs	r3, #16
 800abcc:	3502      	adds	r5, #2
 800abce:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 800abd2:	f108 38ff 	add.w	r8, r8, #4294967295
 800abd6:	f04f 0c00 	mov.w	ip, #0
 800abda:	fbb8 f9f3 	udiv	r9, r8, r3
 800abde:	4666      	mov	r6, ip
 800abe0:	fb03 8a19 	mls	sl, r3, r9, r8
 800abe4:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 800abe8:	f1be 0f09 	cmp.w	lr, #9
 800abec:	d816      	bhi.n	800ac1c <_strtol_l.constprop.0+0xa4>
 800abee:	4674      	mov	r4, lr
 800abf0:	42a3      	cmp	r3, r4
 800abf2:	dd24      	ble.n	800ac3e <_strtol_l.constprop.0+0xc6>
 800abf4:	f1bc 0f00 	cmp.w	ip, #0
 800abf8:	db1e      	blt.n	800ac38 <_strtol_l.constprop.0+0xc0>
 800abfa:	45b1      	cmp	r9, r6
 800abfc:	d31c      	bcc.n	800ac38 <_strtol_l.constprop.0+0xc0>
 800abfe:	d101      	bne.n	800ac04 <_strtol_l.constprop.0+0x8c>
 800ac00:	45a2      	cmp	sl, r4
 800ac02:	db19      	blt.n	800ac38 <_strtol_l.constprop.0+0xc0>
 800ac04:	fb06 4603 	mla	r6, r6, r3, r4
 800ac08:	f04f 0c01 	mov.w	ip, #1
 800ac0c:	f815 4b01 	ldrb.w	r4, [r5], #1
 800ac10:	e7e8      	b.n	800abe4 <_strtol_l.constprop.0+0x6c>
 800ac12:	2c2b      	cmp	r4, #43	; 0x2b
 800ac14:	bf04      	itt	eq
 800ac16:	782c      	ldrbeq	r4, [r5, #0]
 800ac18:	1cb5      	addeq	r5, r6, #2
 800ac1a:	e7ca      	b.n	800abb2 <_strtol_l.constprop.0+0x3a>
 800ac1c:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 800ac20:	f1be 0f19 	cmp.w	lr, #25
 800ac24:	d801      	bhi.n	800ac2a <_strtol_l.constprop.0+0xb2>
 800ac26:	3c37      	subs	r4, #55	; 0x37
 800ac28:	e7e2      	b.n	800abf0 <_strtol_l.constprop.0+0x78>
 800ac2a:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 800ac2e:	f1be 0f19 	cmp.w	lr, #25
 800ac32:	d804      	bhi.n	800ac3e <_strtol_l.constprop.0+0xc6>
 800ac34:	3c57      	subs	r4, #87	; 0x57
 800ac36:	e7db      	b.n	800abf0 <_strtol_l.constprop.0+0x78>
 800ac38:	f04f 3cff 	mov.w	ip, #4294967295
 800ac3c:	e7e6      	b.n	800ac0c <_strtol_l.constprop.0+0x94>
 800ac3e:	f1bc 0f00 	cmp.w	ip, #0
 800ac42:	da05      	bge.n	800ac50 <_strtol_l.constprop.0+0xd8>
 800ac44:	2322      	movs	r3, #34	; 0x22
 800ac46:	6003      	str	r3, [r0, #0]
 800ac48:	4646      	mov	r6, r8
 800ac4a:	b942      	cbnz	r2, 800ac5e <_strtol_l.constprop.0+0xe6>
 800ac4c:	4630      	mov	r0, r6
 800ac4e:	e79e      	b.n	800ab8e <_strtol_l.constprop.0+0x16>
 800ac50:	b107      	cbz	r7, 800ac54 <_strtol_l.constprop.0+0xdc>
 800ac52:	4276      	negs	r6, r6
 800ac54:	2a00      	cmp	r2, #0
 800ac56:	d0f9      	beq.n	800ac4c <_strtol_l.constprop.0+0xd4>
 800ac58:	f1bc 0f00 	cmp.w	ip, #0
 800ac5c:	d000      	beq.n	800ac60 <_strtol_l.constprop.0+0xe8>
 800ac5e:	1e69      	subs	r1, r5, #1
 800ac60:	6011      	str	r1, [r2, #0]
 800ac62:	e7f3      	b.n	800ac4c <_strtol_l.constprop.0+0xd4>
 800ac64:	2430      	movs	r4, #48	; 0x30
 800ac66:	2b00      	cmp	r3, #0
 800ac68:	d1b1      	bne.n	800abce <_strtol_l.constprop.0+0x56>
 800ac6a:	2308      	movs	r3, #8
 800ac6c:	e7af      	b.n	800abce <_strtol_l.constprop.0+0x56>
 800ac6e:	2c30      	cmp	r4, #48	; 0x30
 800ac70:	d0a5      	beq.n	800abbe <_strtol_l.constprop.0+0x46>
 800ac72:	230a      	movs	r3, #10
 800ac74:	e7ab      	b.n	800abce <_strtol_l.constprop.0+0x56>
 800ac76:	bf00      	nop
 800ac78:	0800d645 	.word	0x0800d645

0800ac7c <strtol>:
 800ac7c:	4613      	mov	r3, r2
 800ac7e:	460a      	mov	r2, r1
 800ac80:	4601      	mov	r1, r0
 800ac82:	4802      	ldr	r0, [pc, #8]	; (800ac8c <strtol+0x10>)
 800ac84:	6800      	ldr	r0, [r0, #0]
 800ac86:	f7ff bf77 	b.w	800ab78 <_strtol_l.constprop.0>
 800ac8a:	bf00      	nop
 800ac8c:	2000001c 	.word	0x2000001c

0800ac90 <__assert_func>:
 800ac90:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800ac92:	4614      	mov	r4, r2
 800ac94:	461a      	mov	r2, r3
 800ac96:	4b09      	ldr	r3, [pc, #36]	; (800acbc <__assert_func+0x2c>)
 800ac98:	681b      	ldr	r3, [r3, #0]
 800ac9a:	4605      	mov	r5, r0
 800ac9c:	68d8      	ldr	r0, [r3, #12]
 800ac9e:	b14c      	cbz	r4, 800acb4 <__assert_func+0x24>
 800aca0:	4b07      	ldr	r3, [pc, #28]	; (800acc0 <__assert_func+0x30>)
 800aca2:	9100      	str	r1, [sp, #0]
 800aca4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800aca8:	4906      	ldr	r1, [pc, #24]	; (800acc4 <__assert_func+0x34>)
 800acaa:	462b      	mov	r3, r5
 800acac:	f000 fe8a 	bl	800b9c4 <fiprintf>
 800acb0:	f001 feb4 	bl	800ca1c <abort>
 800acb4:	4b04      	ldr	r3, [pc, #16]	; (800acc8 <__assert_func+0x38>)
 800acb6:	461c      	mov	r4, r3
 800acb8:	e7f3      	b.n	800aca2 <__assert_func+0x12>
 800acba:	bf00      	nop
 800acbc:	2000001c 	.word	0x2000001c
 800acc0:	0800d608 	.word	0x0800d608
 800acc4:	0800d615 	.word	0x0800d615
 800acc8:	0800d643 	.word	0x0800d643

0800accc <quorem>:
 800accc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800acd0:	6903      	ldr	r3, [r0, #16]
 800acd2:	690c      	ldr	r4, [r1, #16]
 800acd4:	42a3      	cmp	r3, r4
 800acd6:	4607      	mov	r7, r0
 800acd8:	f2c0 8081 	blt.w	800adde <quorem+0x112>
 800acdc:	3c01      	subs	r4, #1
 800acde:	f101 0814 	add.w	r8, r1, #20
 800ace2:	f100 0514 	add.w	r5, r0, #20
 800ace6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800acea:	9301      	str	r3, [sp, #4]
 800acec:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800acf0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800acf4:	3301      	adds	r3, #1
 800acf6:	429a      	cmp	r2, r3
 800acf8:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800acfc:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800ad00:	fbb2 f6f3 	udiv	r6, r2, r3
 800ad04:	d331      	bcc.n	800ad6a <quorem+0x9e>
 800ad06:	f04f 0e00 	mov.w	lr, #0
 800ad0a:	4640      	mov	r0, r8
 800ad0c:	46ac      	mov	ip, r5
 800ad0e:	46f2      	mov	sl, lr
 800ad10:	f850 2b04 	ldr.w	r2, [r0], #4
 800ad14:	b293      	uxth	r3, r2
 800ad16:	fb06 e303 	mla	r3, r6, r3, lr
 800ad1a:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800ad1e:	b29b      	uxth	r3, r3
 800ad20:	ebaa 0303 	sub.w	r3, sl, r3
 800ad24:	f8dc a000 	ldr.w	sl, [ip]
 800ad28:	0c12      	lsrs	r2, r2, #16
 800ad2a:	fa13 f38a 	uxtah	r3, r3, sl
 800ad2e:	fb06 e202 	mla	r2, r6, r2, lr
 800ad32:	9300      	str	r3, [sp, #0]
 800ad34:	9b00      	ldr	r3, [sp, #0]
 800ad36:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800ad3a:	b292      	uxth	r2, r2
 800ad3c:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800ad40:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800ad44:	f8bd 3000 	ldrh.w	r3, [sp]
 800ad48:	4581      	cmp	r9, r0
 800ad4a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800ad4e:	f84c 3b04 	str.w	r3, [ip], #4
 800ad52:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800ad56:	d2db      	bcs.n	800ad10 <quorem+0x44>
 800ad58:	f855 300b 	ldr.w	r3, [r5, fp]
 800ad5c:	b92b      	cbnz	r3, 800ad6a <quorem+0x9e>
 800ad5e:	9b01      	ldr	r3, [sp, #4]
 800ad60:	3b04      	subs	r3, #4
 800ad62:	429d      	cmp	r5, r3
 800ad64:	461a      	mov	r2, r3
 800ad66:	d32e      	bcc.n	800adc6 <quorem+0xfa>
 800ad68:	613c      	str	r4, [r7, #16]
 800ad6a:	4638      	mov	r0, r7
 800ad6c:	f001 f8d8 	bl	800bf20 <__mcmp>
 800ad70:	2800      	cmp	r0, #0
 800ad72:	db24      	blt.n	800adbe <quorem+0xf2>
 800ad74:	3601      	adds	r6, #1
 800ad76:	4628      	mov	r0, r5
 800ad78:	f04f 0c00 	mov.w	ip, #0
 800ad7c:	f858 2b04 	ldr.w	r2, [r8], #4
 800ad80:	f8d0 e000 	ldr.w	lr, [r0]
 800ad84:	b293      	uxth	r3, r2
 800ad86:	ebac 0303 	sub.w	r3, ip, r3
 800ad8a:	0c12      	lsrs	r2, r2, #16
 800ad8c:	fa13 f38e 	uxtah	r3, r3, lr
 800ad90:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800ad94:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800ad98:	b29b      	uxth	r3, r3
 800ad9a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800ad9e:	45c1      	cmp	r9, r8
 800ada0:	f840 3b04 	str.w	r3, [r0], #4
 800ada4:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800ada8:	d2e8      	bcs.n	800ad7c <quorem+0xb0>
 800adaa:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800adae:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800adb2:	b922      	cbnz	r2, 800adbe <quorem+0xf2>
 800adb4:	3b04      	subs	r3, #4
 800adb6:	429d      	cmp	r5, r3
 800adb8:	461a      	mov	r2, r3
 800adba:	d30a      	bcc.n	800add2 <quorem+0x106>
 800adbc:	613c      	str	r4, [r7, #16]
 800adbe:	4630      	mov	r0, r6
 800adc0:	b003      	add	sp, #12
 800adc2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800adc6:	6812      	ldr	r2, [r2, #0]
 800adc8:	3b04      	subs	r3, #4
 800adca:	2a00      	cmp	r2, #0
 800adcc:	d1cc      	bne.n	800ad68 <quorem+0x9c>
 800adce:	3c01      	subs	r4, #1
 800add0:	e7c7      	b.n	800ad62 <quorem+0x96>
 800add2:	6812      	ldr	r2, [r2, #0]
 800add4:	3b04      	subs	r3, #4
 800add6:	2a00      	cmp	r2, #0
 800add8:	d1f0      	bne.n	800adbc <quorem+0xf0>
 800adda:	3c01      	subs	r4, #1
 800addc:	e7eb      	b.n	800adb6 <quorem+0xea>
 800adde:	2000      	movs	r0, #0
 800ade0:	e7ee      	b.n	800adc0 <quorem+0xf4>
 800ade2:	0000      	movs	r0, r0
 800ade4:	0000      	movs	r0, r0
	...

0800ade8 <_dtoa_r>:
 800ade8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800adec:	ed2d 8b04 	vpush	{d8-d9}
 800adf0:	ec57 6b10 	vmov	r6, r7, d0
 800adf4:	b093      	sub	sp, #76	; 0x4c
 800adf6:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800adf8:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800adfc:	9106      	str	r1, [sp, #24]
 800adfe:	ee10 aa10 	vmov	sl, s0
 800ae02:	4604      	mov	r4, r0
 800ae04:	9209      	str	r2, [sp, #36]	; 0x24
 800ae06:	930c      	str	r3, [sp, #48]	; 0x30
 800ae08:	46bb      	mov	fp, r7
 800ae0a:	b975      	cbnz	r5, 800ae2a <_dtoa_r+0x42>
 800ae0c:	2010      	movs	r0, #16
 800ae0e:	f000 fdef 	bl	800b9f0 <malloc>
 800ae12:	4602      	mov	r2, r0
 800ae14:	6260      	str	r0, [r4, #36]	; 0x24
 800ae16:	b920      	cbnz	r0, 800ae22 <_dtoa_r+0x3a>
 800ae18:	4ba7      	ldr	r3, [pc, #668]	; (800b0b8 <_dtoa_r+0x2d0>)
 800ae1a:	21ea      	movs	r1, #234	; 0xea
 800ae1c:	48a7      	ldr	r0, [pc, #668]	; (800b0bc <_dtoa_r+0x2d4>)
 800ae1e:	f7ff ff37 	bl	800ac90 <__assert_func>
 800ae22:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800ae26:	6005      	str	r5, [r0, #0]
 800ae28:	60c5      	str	r5, [r0, #12]
 800ae2a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ae2c:	6819      	ldr	r1, [r3, #0]
 800ae2e:	b151      	cbz	r1, 800ae46 <_dtoa_r+0x5e>
 800ae30:	685a      	ldr	r2, [r3, #4]
 800ae32:	604a      	str	r2, [r1, #4]
 800ae34:	2301      	movs	r3, #1
 800ae36:	4093      	lsls	r3, r2
 800ae38:	608b      	str	r3, [r1, #8]
 800ae3a:	4620      	mov	r0, r4
 800ae3c:	f000 fe2e 	bl	800ba9c <_Bfree>
 800ae40:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ae42:	2200      	movs	r2, #0
 800ae44:	601a      	str	r2, [r3, #0]
 800ae46:	1e3b      	subs	r3, r7, #0
 800ae48:	bfaa      	itet	ge
 800ae4a:	2300      	movge	r3, #0
 800ae4c:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 800ae50:	f8c8 3000 	strge.w	r3, [r8]
 800ae54:	4b9a      	ldr	r3, [pc, #616]	; (800b0c0 <_dtoa_r+0x2d8>)
 800ae56:	bfbc      	itt	lt
 800ae58:	2201      	movlt	r2, #1
 800ae5a:	f8c8 2000 	strlt.w	r2, [r8]
 800ae5e:	ea33 030b 	bics.w	r3, r3, fp
 800ae62:	d11b      	bne.n	800ae9c <_dtoa_r+0xb4>
 800ae64:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800ae66:	f242 730f 	movw	r3, #9999	; 0x270f
 800ae6a:	6013      	str	r3, [r2, #0]
 800ae6c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800ae70:	4333      	orrs	r3, r6
 800ae72:	f000 8592 	beq.w	800b99a <_dtoa_r+0xbb2>
 800ae76:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800ae78:	b963      	cbnz	r3, 800ae94 <_dtoa_r+0xac>
 800ae7a:	4b92      	ldr	r3, [pc, #584]	; (800b0c4 <_dtoa_r+0x2dc>)
 800ae7c:	e022      	b.n	800aec4 <_dtoa_r+0xdc>
 800ae7e:	4b92      	ldr	r3, [pc, #584]	; (800b0c8 <_dtoa_r+0x2e0>)
 800ae80:	9301      	str	r3, [sp, #4]
 800ae82:	3308      	adds	r3, #8
 800ae84:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800ae86:	6013      	str	r3, [r2, #0]
 800ae88:	9801      	ldr	r0, [sp, #4]
 800ae8a:	b013      	add	sp, #76	; 0x4c
 800ae8c:	ecbd 8b04 	vpop	{d8-d9}
 800ae90:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ae94:	4b8b      	ldr	r3, [pc, #556]	; (800b0c4 <_dtoa_r+0x2dc>)
 800ae96:	9301      	str	r3, [sp, #4]
 800ae98:	3303      	adds	r3, #3
 800ae9a:	e7f3      	b.n	800ae84 <_dtoa_r+0x9c>
 800ae9c:	2200      	movs	r2, #0
 800ae9e:	2300      	movs	r3, #0
 800aea0:	4650      	mov	r0, sl
 800aea2:	4659      	mov	r1, fp
 800aea4:	f7f5 fe48 	bl	8000b38 <__aeabi_dcmpeq>
 800aea8:	ec4b ab19 	vmov	d9, sl, fp
 800aeac:	4680      	mov	r8, r0
 800aeae:	b158      	cbz	r0, 800aec8 <_dtoa_r+0xe0>
 800aeb0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800aeb2:	2301      	movs	r3, #1
 800aeb4:	6013      	str	r3, [r2, #0]
 800aeb6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800aeb8:	2b00      	cmp	r3, #0
 800aeba:	f000 856b 	beq.w	800b994 <_dtoa_r+0xbac>
 800aebe:	4883      	ldr	r0, [pc, #524]	; (800b0cc <_dtoa_r+0x2e4>)
 800aec0:	6018      	str	r0, [r3, #0]
 800aec2:	1e43      	subs	r3, r0, #1
 800aec4:	9301      	str	r3, [sp, #4]
 800aec6:	e7df      	b.n	800ae88 <_dtoa_r+0xa0>
 800aec8:	ec4b ab10 	vmov	d0, sl, fp
 800aecc:	aa10      	add	r2, sp, #64	; 0x40
 800aece:	a911      	add	r1, sp, #68	; 0x44
 800aed0:	4620      	mov	r0, r4
 800aed2:	f001 f8cb 	bl	800c06c <__d2b>
 800aed6:	f3cb 550a 	ubfx	r5, fp, #20, #11
 800aeda:	ee08 0a10 	vmov	s16, r0
 800aede:	2d00      	cmp	r5, #0
 800aee0:	f000 8084 	beq.w	800afec <_dtoa_r+0x204>
 800aee4:	ee19 3a90 	vmov	r3, s19
 800aee8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800aeec:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800aef0:	4656      	mov	r6, sl
 800aef2:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800aef6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800aefa:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 800aefe:	4b74      	ldr	r3, [pc, #464]	; (800b0d0 <_dtoa_r+0x2e8>)
 800af00:	2200      	movs	r2, #0
 800af02:	4630      	mov	r0, r6
 800af04:	4639      	mov	r1, r7
 800af06:	f7f5 f9f7 	bl	80002f8 <__aeabi_dsub>
 800af0a:	a365      	add	r3, pc, #404	; (adr r3, 800b0a0 <_dtoa_r+0x2b8>)
 800af0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800af10:	f7f5 fbaa 	bl	8000668 <__aeabi_dmul>
 800af14:	a364      	add	r3, pc, #400	; (adr r3, 800b0a8 <_dtoa_r+0x2c0>)
 800af16:	e9d3 2300 	ldrd	r2, r3, [r3]
 800af1a:	f7f5 f9ef 	bl	80002fc <__adddf3>
 800af1e:	4606      	mov	r6, r0
 800af20:	4628      	mov	r0, r5
 800af22:	460f      	mov	r7, r1
 800af24:	f7f5 fb36 	bl	8000594 <__aeabi_i2d>
 800af28:	a361      	add	r3, pc, #388	; (adr r3, 800b0b0 <_dtoa_r+0x2c8>)
 800af2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800af2e:	f7f5 fb9b 	bl	8000668 <__aeabi_dmul>
 800af32:	4602      	mov	r2, r0
 800af34:	460b      	mov	r3, r1
 800af36:	4630      	mov	r0, r6
 800af38:	4639      	mov	r1, r7
 800af3a:	f7f5 f9df 	bl	80002fc <__adddf3>
 800af3e:	4606      	mov	r6, r0
 800af40:	460f      	mov	r7, r1
 800af42:	f7f5 fe41 	bl	8000bc8 <__aeabi_d2iz>
 800af46:	2200      	movs	r2, #0
 800af48:	9000      	str	r0, [sp, #0]
 800af4a:	2300      	movs	r3, #0
 800af4c:	4630      	mov	r0, r6
 800af4e:	4639      	mov	r1, r7
 800af50:	f7f5 fdfc 	bl	8000b4c <__aeabi_dcmplt>
 800af54:	b150      	cbz	r0, 800af6c <_dtoa_r+0x184>
 800af56:	9800      	ldr	r0, [sp, #0]
 800af58:	f7f5 fb1c 	bl	8000594 <__aeabi_i2d>
 800af5c:	4632      	mov	r2, r6
 800af5e:	463b      	mov	r3, r7
 800af60:	f7f5 fdea 	bl	8000b38 <__aeabi_dcmpeq>
 800af64:	b910      	cbnz	r0, 800af6c <_dtoa_r+0x184>
 800af66:	9b00      	ldr	r3, [sp, #0]
 800af68:	3b01      	subs	r3, #1
 800af6a:	9300      	str	r3, [sp, #0]
 800af6c:	9b00      	ldr	r3, [sp, #0]
 800af6e:	2b16      	cmp	r3, #22
 800af70:	d85a      	bhi.n	800b028 <_dtoa_r+0x240>
 800af72:	9a00      	ldr	r2, [sp, #0]
 800af74:	4b57      	ldr	r3, [pc, #348]	; (800b0d4 <_dtoa_r+0x2ec>)
 800af76:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800af7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800af7e:	ec51 0b19 	vmov	r0, r1, d9
 800af82:	f7f5 fde3 	bl	8000b4c <__aeabi_dcmplt>
 800af86:	2800      	cmp	r0, #0
 800af88:	d050      	beq.n	800b02c <_dtoa_r+0x244>
 800af8a:	9b00      	ldr	r3, [sp, #0]
 800af8c:	3b01      	subs	r3, #1
 800af8e:	9300      	str	r3, [sp, #0]
 800af90:	2300      	movs	r3, #0
 800af92:	930b      	str	r3, [sp, #44]	; 0x2c
 800af94:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800af96:	1b5d      	subs	r5, r3, r5
 800af98:	1e6b      	subs	r3, r5, #1
 800af9a:	9305      	str	r3, [sp, #20]
 800af9c:	bf45      	ittet	mi
 800af9e:	f1c5 0301 	rsbmi	r3, r5, #1
 800afa2:	9304      	strmi	r3, [sp, #16]
 800afa4:	2300      	movpl	r3, #0
 800afa6:	2300      	movmi	r3, #0
 800afa8:	bf4c      	ite	mi
 800afaa:	9305      	strmi	r3, [sp, #20]
 800afac:	9304      	strpl	r3, [sp, #16]
 800afae:	9b00      	ldr	r3, [sp, #0]
 800afb0:	2b00      	cmp	r3, #0
 800afb2:	db3d      	blt.n	800b030 <_dtoa_r+0x248>
 800afb4:	9b05      	ldr	r3, [sp, #20]
 800afb6:	9a00      	ldr	r2, [sp, #0]
 800afb8:	920a      	str	r2, [sp, #40]	; 0x28
 800afba:	4413      	add	r3, r2
 800afbc:	9305      	str	r3, [sp, #20]
 800afbe:	2300      	movs	r3, #0
 800afc0:	9307      	str	r3, [sp, #28]
 800afc2:	9b06      	ldr	r3, [sp, #24]
 800afc4:	2b09      	cmp	r3, #9
 800afc6:	f200 8089 	bhi.w	800b0dc <_dtoa_r+0x2f4>
 800afca:	2b05      	cmp	r3, #5
 800afcc:	bfc4      	itt	gt
 800afce:	3b04      	subgt	r3, #4
 800afd0:	9306      	strgt	r3, [sp, #24]
 800afd2:	9b06      	ldr	r3, [sp, #24]
 800afd4:	f1a3 0302 	sub.w	r3, r3, #2
 800afd8:	bfcc      	ite	gt
 800afda:	2500      	movgt	r5, #0
 800afdc:	2501      	movle	r5, #1
 800afde:	2b03      	cmp	r3, #3
 800afe0:	f200 8087 	bhi.w	800b0f2 <_dtoa_r+0x30a>
 800afe4:	e8df f003 	tbb	[pc, r3]
 800afe8:	59383a2d 	.word	0x59383a2d
 800afec:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800aff0:	441d      	add	r5, r3
 800aff2:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800aff6:	2b20      	cmp	r3, #32
 800aff8:	bfc1      	itttt	gt
 800affa:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800affe:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800b002:	fa0b f303 	lslgt.w	r3, fp, r3
 800b006:	fa26 f000 	lsrgt.w	r0, r6, r0
 800b00a:	bfda      	itte	le
 800b00c:	f1c3 0320 	rsble	r3, r3, #32
 800b010:	fa06 f003 	lslle.w	r0, r6, r3
 800b014:	4318      	orrgt	r0, r3
 800b016:	f7f5 faad 	bl	8000574 <__aeabi_ui2d>
 800b01a:	2301      	movs	r3, #1
 800b01c:	4606      	mov	r6, r0
 800b01e:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800b022:	3d01      	subs	r5, #1
 800b024:	930e      	str	r3, [sp, #56]	; 0x38
 800b026:	e76a      	b.n	800aefe <_dtoa_r+0x116>
 800b028:	2301      	movs	r3, #1
 800b02a:	e7b2      	b.n	800af92 <_dtoa_r+0x1aa>
 800b02c:	900b      	str	r0, [sp, #44]	; 0x2c
 800b02e:	e7b1      	b.n	800af94 <_dtoa_r+0x1ac>
 800b030:	9b04      	ldr	r3, [sp, #16]
 800b032:	9a00      	ldr	r2, [sp, #0]
 800b034:	1a9b      	subs	r3, r3, r2
 800b036:	9304      	str	r3, [sp, #16]
 800b038:	4253      	negs	r3, r2
 800b03a:	9307      	str	r3, [sp, #28]
 800b03c:	2300      	movs	r3, #0
 800b03e:	930a      	str	r3, [sp, #40]	; 0x28
 800b040:	e7bf      	b.n	800afc2 <_dtoa_r+0x1da>
 800b042:	2300      	movs	r3, #0
 800b044:	9308      	str	r3, [sp, #32]
 800b046:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b048:	2b00      	cmp	r3, #0
 800b04a:	dc55      	bgt.n	800b0f8 <_dtoa_r+0x310>
 800b04c:	2301      	movs	r3, #1
 800b04e:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800b052:	461a      	mov	r2, r3
 800b054:	9209      	str	r2, [sp, #36]	; 0x24
 800b056:	e00c      	b.n	800b072 <_dtoa_r+0x28a>
 800b058:	2301      	movs	r3, #1
 800b05a:	e7f3      	b.n	800b044 <_dtoa_r+0x25c>
 800b05c:	2300      	movs	r3, #0
 800b05e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b060:	9308      	str	r3, [sp, #32]
 800b062:	9b00      	ldr	r3, [sp, #0]
 800b064:	4413      	add	r3, r2
 800b066:	9302      	str	r3, [sp, #8]
 800b068:	3301      	adds	r3, #1
 800b06a:	2b01      	cmp	r3, #1
 800b06c:	9303      	str	r3, [sp, #12]
 800b06e:	bfb8      	it	lt
 800b070:	2301      	movlt	r3, #1
 800b072:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800b074:	2200      	movs	r2, #0
 800b076:	6042      	str	r2, [r0, #4]
 800b078:	2204      	movs	r2, #4
 800b07a:	f102 0614 	add.w	r6, r2, #20
 800b07e:	429e      	cmp	r6, r3
 800b080:	6841      	ldr	r1, [r0, #4]
 800b082:	d93d      	bls.n	800b100 <_dtoa_r+0x318>
 800b084:	4620      	mov	r0, r4
 800b086:	f000 fcc9 	bl	800ba1c <_Balloc>
 800b08a:	9001      	str	r0, [sp, #4]
 800b08c:	2800      	cmp	r0, #0
 800b08e:	d13b      	bne.n	800b108 <_dtoa_r+0x320>
 800b090:	4b11      	ldr	r3, [pc, #68]	; (800b0d8 <_dtoa_r+0x2f0>)
 800b092:	4602      	mov	r2, r0
 800b094:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800b098:	e6c0      	b.n	800ae1c <_dtoa_r+0x34>
 800b09a:	2301      	movs	r3, #1
 800b09c:	e7df      	b.n	800b05e <_dtoa_r+0x276>
 800b09e:	bf00      	nop
 800b0a0:	636f4361 	.word	0x636f4361
 800b0a4:	3fd287a7 	.word	0x3fd287a7
 800b0a8:	8b60c8b3 	.word	0x8b60c8b3
 800b0ac:	3fc68a28 	.word	0x3fc68a28
 800b0b0:	509f79fb 	.word	0x509f79fb
 800b0b4:	3fd34413 	.word	0x3fd34413
 800b0b8:	0800d594 	.word	0x0800d594
 800b0bc:	0800d752 	.word	0x0800d752
 800b0c0:	7ff00000 	.word	0x7ff00000
 800b0c4:	0800d74e 	.word	0x0800d74e
 800b0c8:	0800d745 	.word	0x0800d745
 800b0cc:	0800d571 	.word	0x0800d571
 800b0d0:	3ff80000 	.word	0x3ff80000
 800b0d4:	0800d848 	.word	0x0800d848
 800b0d8:	0800d7ad 	.word	0x0800d7ad
 800b0dc:	2501      	movs	r5, #1
 800b0de:	2300      	movs	r3, #0
 800b0e0:	9306      	str	r3, [sp, #24]
 800b0e2:	9508      	str	r5, [sp, #32]
 800b0e4:	f04f 33ff 	mov.w	r3, #4294967295
 800b0e8:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800b0ec:	2200      	movs	r2, #0
 800b0ee:	2312      	movs	r3, #18
 800b0f0:	e7b0      	b.n	800b054 <_dtoa_r+0x26c>
 800b0f2:	2301      	movs	r3, #1
 800b0f4:	9308      	str	r3, [sp, #32]
 800b0f6:	e7f5      	b.n	800b0e4 <_dtoa_r+0x2fc>
 800b0f8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b0fa:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800b0fe:	e7b8      	b.n	800b072 <_dtoa_r+0x28a>
 800b100:	3101      	adds	r1, #1
 800b102:	6041      	str	r1, [r0, #4]
 800b104:	0052      	lsls	r2, r2, #1
 800b106:	e7b8      	b.n	800b07a <_dtoa_r+0x292>
 800b108:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b10a:	9a01      	ldr	r2, [sp, #4]
 800b10c:	601a      	str	r2, [r3, #0]
 800b10e:	9b03      	ldr	r3, [sp, #12]
 800b110:	2b0e      	cmp	r3, #14
 800b112:	f200 809d 	bhi.w	800b250 <_dtoa_r+0x468>
 800b116:	2d00      	cmp	r5, #0
 800b118:	f000 809a 	beq.w	800b250 <_dtoa_r+0x468>
 800b11c:	9b00      	ldr	r3, [sp, #0]
 800b11e:	2b00      	cmp	r3, #0
 800b120:	dd32      	ble.n	800b188 <_dtoa_r+0x3a0>
 800b122:	4ab7      	ldr	r2, [pc, #732]	; (800b400 <_dtoa_r+0x618>)
 800b124:	f003 030f 	and.w	r3, r3, #15
 800b128:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800b12c:	e9d3 8900 	ldrd	r8, r9, [r3]
 800b130:	9b00      	ldr	r3, [sp, #0]
 800b132:	05d8      	lsls	r0, r3, #23
 800b134:	ea4f 1723 	mov.w	r7, r3, asr #4
 800b138:	d516      	bpl.n	800b168 <_dtoa_r+0x380>
 800b13a:	4bb2      	ldr	r3, [pc, #712]	; (800b404 <_dtoa_r+0x61c>)
 800b13c:	ec51 0b19 	vmov	r0, r1, d9
 800b140:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800b144:	f7f5 fbba 	bl	80008bc <__aeabi_ddiv>
 800b148:	f007 070f 	and.w	r7, r7, #15
 800b14c:	4682      	mov	sl, r0
 800b14e:	468b      	mov	fp, r1
 800b150:	2503      	movs	r5, #3
 800b152:	4eac      	ldr	r6, [pc, #688]	; (800b404 <_dtoa_r+0x61c>)
 800b154:	b957      	cbnz	r7, 800b16c <_dtoa_r+0x384>
 800b156:	4642      	mov	r2, r8
 800b158:	464b      	mov	r3, r9
 800b15a:	4650      	mov	r0, sl
 800b15c:	4659      	mov	r1, fp
 800b15e:	f7f5 fbad 	bl	80008bc <__aeabi_ddiv>
 800b162:	4682      	mov	sl, r0
 800b164:	468b      	mov	fp, r1
 800b166:	e028      	b.n	800b1ba <_dtoa_r+0x3d2>
 800b168:	2502      	movs	r5, #2
 800b16a:	e7f2      	b.n	800b152 <_dtoa_r+0x36a>
 800b16c:	07f9      	lsls	r1, r7, #31
 800b16e:	d508      	bpl.n	800b182 <_dtoa_r+0x39a>
 800b170:	4640      	mov	r0, r8
 800b172:	4649      	mov	r1, r9
 800b174:	e9d6 2300 	ldrd	r2, r3, [r6]
 800b178:	f7f5 fa76 	bl	8000668 <__aeabi_dmul>
 800b17c:	3501      	adds	r5, #1
 800b17e:	4680      	mov	r8, r0
 800b180:	4689      	mov	r9, r1
 800b182:	107f      	asrs	r7, r7, #1
 800b184:	3608      	adds	r6, #8
 800b186:	e7e5      	b.n	800b154 <_dtoa_r+0x36c>
 800b188:	f000 809b 	beq.w	800b2c2 <_dtoa_r+0x4da>
 800b18c:	9b00      	ldr	r3, [sp, #0]
 800b18e:	4f9d      	ldr	r7, [pc, #628]	; (800b404 <_dtoa_r+0x61c>)
 800b190:	425e      	negs	r6, r3
 800b192:	4b9b      	ldr	r3, [pc, #620]	; (800b400 <_dtoa_r+0x618>)
 800b194:	f006 020f 	and.w	r2, r6, #15
 800b198:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b19c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b1a0:	ec51 0b19 	vmov	r0, r1, d9
 800b1a4:	f7f5 fa60 	bl	8000668 <__aeabi_dmul>
 800b1a8:	1136      	asrs	r6, r6, #4
 800b1aa:	4682      	mov	sl, r0
 800b1ac:	468b      	mov	fp, r1
 800b1ae:	2300      	movs	r3, #0
 800b1b0:	2502      	movs	r5, #2
 800b1b2:	2e00      	cmp	r6, #0
 800b1b4:	d17a      	bne.n	800b2ac <_dtoa_r+0x4c4>
 800b1b6:	2b00      	cmp	r3, #0
 800b1b8:	d1d3      	bne.n	800b162 <_dtoa_r+0x37a>
 800b1ba:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b1bc:	2b00      	cmp	r3, #0
 800b1be:	f000 8082 	beq.w	800b2c6 <_dtoa_r+0x4de>
 800b1c2:	4b91      	ldr	r3, [pc, #580]	; (800b408 <_dtoa_r+0x620>)
 800b1c4:	2200      	movs	r2, #0
 800b1c6:	4650      	mov	r0, sl
 800b1c8:	4659      	mov	r1, fp
 800b1ca:	f7f5 fcbf 	bl	8000b4c <__aeabi_dcmplt>
 800b1ce:	2800      	cmp	r0, #0
 800b1d0:	d079      	beq.n	800b2c6 <_dtoa_r+0x4de>
 800b1d2:	9b03      	ldr	r3, [sp, #12]
 800b1d4:	2b00      	cmp	r3, #0
 800b1d6:	d076      	beq.n	800b2c6 <_dtoa_r+0x4de>
 800b1d8:	9b02      	ldr	r3, [sp, #8]
 800b1da:	2b00      	cmp	r3, #0
 800b1dc:	dd36      	ble.n	800b24c <_dtoa_r+0x464>
 800b1de:	9b00      	ldr	r3, [sp, #0]
 800b1e0:	4650      	mov	r0, sl
 800b1e2:	4659      	mov	r1, fp
 800b1e4:	1e5f      	subs	r7, r3, #1
 800b1e6:	2200      	movs	r2, #0
 800b1e8:	4b88      	ldr	r3, [pc, #544]	; (800b40c <_dtoa_r+0x624>)
 800b1ea:	f7f5 fa3d 	bl	8000668 <__aeabi_dmul>
 800b1ee:	9e02      	ldr	r6, [sp, #8]
 800b1f0:	4682      	mov	sl, r0
 800b1f2:	468b      	mov	fp, r1
 800b1f4:	3501      	adds	r5, #1
 800b1f6:	4628      	mov	r0, r5
 800b1f8:	f7f5 f9cc 	bl	8000594 <__aeabi_i2d>
 800b1fc:	4652      	mov	r2, sl
 800b1fe:	465b      	mov	r3, fp
 800b200:	f7f5 fa32 	bl	8000668 <__aeabi_dmul>
 800b204:	4b82      	ldr	r3, [pc, #520]	; (800b410 <_dtoa_r+0x628>)
 800b206:	2200      	movs	r2, #0
 800b208:	f7f5 f878 	bl	80002fc <__adddf3>
 800b20c:	46d0      	mov	r8, sl
 800b20e:	46d9      	mov	r9, fp
 800b210:	4682      	mov	sl, r0
 800b212:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 800b216:	2e00      	cmp	r6, #0
 800b218:	d158      	bne.n	800b2cc <_dtoa_r+0x4e4>
 800b21a:	4b7e      	ldr	r3, [pc, #504]	; (800b414 <_dtoa_r+0x62c>)
 800b21c:	2200      	movs	r2, #0
 800b21e:	4640      	mov	r0, r8
 800b220:	4649      	mov	r1, r9
 800b222:	f7f5 f869 	bl	80002f8 <__aeabi_dsub>
 800b226:	4652      	mov	r2, sl
 800b228:	465b      	mov	r3, fp
 800b22a:	4680      	mov	r8, r0
 800b22c:	4689      	mov	r9, r1
 800b22e:	f7f5 fcab 	bl	8000b88 <__aeabi_dcmpgt>
 800b232:	2800      	cmp	r0, #0
 800b234:	f040 8295 	bne.w	800b762 <_dtoa_r+0x97a>
 800b238:	4652      	mov	r2, sl
 800b23a:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800b23e:	4640      	mov	r0, r8
 800b240:	4649      	mov	r1, r9
 800b242:	f7f5 fc83 	bl	8000b4c <__aeabi_dcmplt>
 800b246:	2800      	cmp	r0, #0
 800b248:	f040 8289 	bne.w	800b75e <_dtoa_r+0x976>
 800b24c:	ec5b ab19 	vmov	sl, fp, d9
 800b250:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800b252:	2b00      	cmp	r3, #0
 800b254:	f2c0 8148 	blt.w	800b4e8 <_dtoa_r+0x700>
 800b258:	9a00      	ldr	r2, [sp, #0]
 800b25a:	2a0e      	cmp	r2, #14
 800b25c:	f300 8144 	bgt.w	800b4e8 <_dtoa_r+0x700>
 800b260:	4b67      	ldr	r3, [pc, #412]	; (800b400 <_dtoa_r+0x618>)
 800b262:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b266:	e9d3 8900 	ldrd	r8, r9, [r3]
 800b26a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b26c:	2b00      	cmp	r3, #0
 800b26e:	f280 80d5 	bge.w	800b41c <_dtoa_r+0x634>
 800b272:	9b03      	ldr	r3, [sp, #12]
 800b274:	2b00      	cmp	r3, #0
 800b276:	f300 80d1 	bgt.w	800b41c <_dtoa_r+0x634>
 800b27a:	f040 826f 	bne.w	800b75c <_dtoa_r+0x974>
 800b27e:	4b65      	ldr	r3, [pc, #404]	; (800b414 <_dtoa_r+0x62c>)
 800b280:	2200      	movs	r2, #0
 800b282:	4640      	mov	r0, r8
 800b284:	4649      	mov	r1, r9
 800b286:	f7f5 f9ef 	bl	8000668 <__aeabi_dmul>
 800b28a:	4652      	mov	r2, sl
 800b28c:	465b      	mov	r3, fp
 800b28e:	f7f5 fc71 	bl	8000b74 <__aeabi_dcmpge>
 800b292:	9e03      	ldr	r6, [sp, #12]
 800b294:	4637      	mov	r7, r6
 800b296:	2800      	cmp	r0, #0
 800b298:	f040 8245 	bne.w	800b726 <_dtoa_r+0x93e>
 800b29c:	9d01      	ldr	r5, [sp, #4]
 800b29e:	2331      	movs	r3, #49	; 0x31
 800b2a0:	f805 3b01 	strb.w	r3, [r5], #1
 800b2a4:	9b00      	ldr	r3, [sp, #0]
 800b2a6:	3301      	adds	r3, #1
 800b2a8:	9300      	str	r3, [sp, #0]
 800b2aa:	e240      	b.n	800b72e <_dtoa_r+0x946>
 800b2ac:	07f2      	lsls	r2, r6, #31
 800b2ae:	d505      	bpl.n	800b2bc <_dtoa_r+0x4d4>
 800b2b0:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b2b4:	f7f5 f9d8 	bl	8000668 <__aeabi_dmul>
 800b2b8:	3501      	adds	r5, #1
 800b2ba:	2301      	movs	r3, #1
 800b2bc:	1076      	asrs	r6, r6, #1
 800b2be:	3708      	adds	r7, #8
 800b2c0:	e777      	b.n	800b1b2 <_dtoa_r+0x3ca>
 800b2c2:	2502      	movs	r5, #2
 800b2c4:	e779      	b.n	800b1ba <_dtoa_r+0x3d2>
 800b2c6:	9f00      	ldr	r7, [sp, #0]
 800b2c8:	9e03      	ldr	r6, [sp, #12]
 800b2ca:	e794      	b.n	800b1f6 <_dtoa_r+0x40e>
 800b2cc:	9901      	ldr	r1, [sp, #4]
 800b2ce:	4b4c      	ldr	r3, [pc, #304]	; (800b400 <_dtoa_r+0x618>)
 800b2d0:	4431      	add	r1, r6
 800b2d2:	910d      	str	r1, [sp, #52]	; 0x34
 800b2d4:	9908      	ldr	r1, [sp, #32]
 800b2d6:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800b2da:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800b2de:	2900      	cmp	r1, #0
 800b2e0:	d043      	beq.n	800b36a <_dtoa_r+0x582>
 800b2e2:	494d      	ldr	r1, [pc, #308]	; (800b418 <_dtoa_r+0x630>)
 800b2e4:	2000      	movs	r0, #0
 800b2e6:	f7f5 fae9 	bl	80008bc <__aeabi_ddiv>
 800b2ea:	4652      	mov	r2, sl
 800b2ec:	465b      	mov	r3, fp
 800b2ee:	f7f5 f803 	bl	80002f8 <__aeabi_dsub>
 800b2f2:	9d01      	ldr	r5, [sp, #4]
 800b2f4:	4682      	mov	sl, r0
 800b2f6:	468b      	mov	fp, r1
 800b2f8:	4649      	mov	r1, r9
 800b2fa:	4640      	mov	r0, r8
 800b2fc:	f7f5 fc64 	bl	8000bc8 <__aeabi_d2iz>
 800b300:	4606      	mov	r6, r0
 800b302:	f7f5 f947 	bl	8000594 <__aeabi_i2d>
 800b306:	4602      	mov	r2, r0
 800b308:	460b      	mov	r3, r1
 800b30a:	4640      	mov	r0, r8
 800b30c:	4649      	mov	r1, r9
 800b30e:	f7f4 fff3 	bl	80002f8 <__aeabi_dsub>
 800b312:	3630      	adds	r6, #48	; 0x30
 800b314:	f805 6b01 	strb.w	r6, [r5], #1
 800b318:	4652      	mov	r2, sl
 800b31a:	465b      	mov	r3, fp
 800b31c:	4680      	mov	r8, r0
 800b31e:	4689      	mov	r9, r1
 800b320:	f7f5 fc14 	bl	8000b4c <__aeabi_dcmplt>
 800b324:	2800      	cmp	r0, #0
 800b326:	d163      	bne.n	800b3f0 <_dtoa_r+0x608>
 800b328:	4642      	mov	r2, r8
 800b32a:	464b      	mov	r3, r9
 800b32c:	4936      	ldr	r1, [pc, #216]	; (800b408 <_dtoa_r+0x620>)
 800b32e:	2000      	movs	r0, #0
 800b330:	f7f4 ffe2 	bl	80002f8 <__aeabi_dsub>
 800b334:	4652      	mov	r2, sl
 800b336:	465b      	mov	r3, fp
 800b338:	f7f5 fc08 	bl	8000b4c <__aeabi_dcmplt>
 800b33c:	2800      	cmp	r0, #0
 800b33e:	f040 80b5 	bne.w	800b4ac <_dtoa_r+0x6c4>
 800b342:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b344:	429d      	cmp	r5, r3
 800b346:	d081      	beq.n	800b24c <_dtoa_r+0x464>
 800b348:	4b30      	ldr	r3, [pc, #192]	; (800b40c <_dtoa_r+0x624>)
 800b34a:	2200      	movs	r2, #0
 800b34c:	4650      	mov	r0, sl
 800b34e:	4659      	mov	r1, fp
 800b350:	f7f5 f98a 	bl	8000668 <__aeabi_dmul>
 800b354:	4b2d      	ldr	r3, [pc, #180]	; (800b40c <_dtoa_r+0x624>)
 800b356:	4682      	mov	sl, r0
 800b358:	468b      	mov	fp, r1
 800b35a:	4640      	mov	r0, r8
 800b35c:	4649      	mov	r1, r9
 800b35e:	2200      	movs	r2, #0
 800b360:	f7f5 f982 	bl	8000668 <__aeabi_dmul>
 800b364:	4680      	mov	r8, r0
 800b366:	4689      	mov	r9, r1
 800b368:	e7c6      	b.n	800b2f8 <_dtoa_r+0x510>
 800b36a:	4650      	mov	r0, sl
 800b36c:	4659      	mov	r1, fp
 800b36e:	f7f5 f97b 	bl	8000668 <__aeabi_dmul>
 800b372:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b374:	9d01      	ldr	r5, [sp, #4]
 800b376:	930f      	str	r3, [sp, #60]	; 0x3c
 800b378:	4682      	mov	sl, r0
 800b37a:	468b      	mov	fp, r1
 800b37c:	4649      	mov	r1, r9
 800b37e:	4640      	mov	r0, r8
 800b380:	f7f5 fc22 	bl	8000bc8 <__aeabi_d2iz>
 800b384:	4606      	mov	r6, r0
 800b386:	f7f5 f905 	bl	8000594 <__aeabi_i2d>
 800b38a:	3630      	adds	r6, #48	; 0x30
 800b38c:	4602      	mov	r2, r0
 800b38e:	460b      	mov	r3, r1
 800b390:	4640      	mov	r0, r8
 800b392:	4649      	mov	r1, r9
 800b394:	f7f4 ffb0 	bl	80002f8 <__aeabi_dsub>
 800b398:	f805 6b01 	strb.w	r6, [r5], #1
 800b39c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b39e:	429d      	cmp	r5, r3
 800b3a0:	4680      	mov	r8, r0
 800b3a2:	4689      	mov	r9, r1
 800b3a4:	f04f 0200 	mov.w	r2, #0
 800b3a8:	d124      	bne.n	800b3f4 <_dtoa_r+0x60c>
 800b3aa:	4b1b      	ldr	r3, [pc, #108]	; (800b418 <_dtoa_r+0x630>)
 800b3ac:	4650      	mov	r0, sl
 800b3ae:	4659      	mov	r1, fp
 800b3b0:	f7f4 ffa4 	bl	80002fc <__adddf3>
 800b3b4:	4602      	mov	r2, r0
 800b3b6:	460b      	mov	r3, r1
 800b3b8:	4640      	mov	r0, r8
 800b3ba:	4649      	mov	r1, r9
 800b3bc:	f7f5 fbe4 	bl	8000b88 <__aeabi_dcmpgt>
 800b3c0:	2800      	cmp	r0, #0
 800b3c2:	d173      	bne.n	800b4ac <_dtoa_r+0x6c4>
 800b3c4:	4652      	mov	r2, sl
 800b3c6:	465b      	mov	r3, fp
 800b3c8:	4913      	ldr	r1, [pc, #76]	; (800b418 <_dtoa_r+0x630>)
 800b3ca:	2000      	movs	r0, #0
 800b3cc:	f7f4 ff94 	bl	80002f8 <__aeabi_dsub>
 800b3d0:	4602      	mov	r2, r0
 800b3d2:	460b      	mov	r3, r1
 800b3d4:	4640      	mov	r0, r8
 800b3d6:	4649      	mov	r1, r9
 800b3d8:	f7f5 fbb8 	bl	8000b4c <__aeabi_dcmplt>
 800b3dc:	2800      	cmp	r0, #0
 800b3de:	f43f af35 	beq.w	800b24c <_dtoa_r+0x464>
 800b3e2:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800b3e4:	1e6b      	subs	r3, r5, #1
 800b3e6:	930f      	str	r3, [sp, #60]	; 0x3c
 800b3e8:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800b3ec:	2b30      	cmp	r3, #48	; 0x30
 800b3ee:	d0f8      	beq.n	800b3e2 <_dtoa_r+0x5fa>
 800b3f0:	9700      	str	r7, [sp, #0]
 800b3f2:	e049      	b.n	800b488 <_dtoa_r+0x6a0>
 800b3f4:	4b05      	ldr	r3, [pc, #20]	; (800b40c <_dtoa_r+0x624>)
 800b3f6:	f7f5 f937 	bl	8000668 <__aeabi_dmul>
 800b3fa:	4680      	mov	r8, r0
 800b3fc:	4689      	mov	r9, r1
 800b3fe:	e7bd      	b.n	800b37c <_dtoa_r+0x594>
 800b400:	0800d848 	.word	0x0800d848
 800b404:	0800d820 	.word	0x0800d820
 800b408:	3ff00000 	.word	0x3ff00000
 800b40c:	40240000 	.word	0x40240000
 800b410:	401c0000 	.word	0x401c0000
 800b414:	40140000 	.word	0x40140000
 800b418:	3fe00000 	.word	0x3fe00000
 800b41c:	9d01      	ldr	r5, [sp, #4]
 800b41e:	4656      	mov	r6, sl
 800b420:	465f      	mov	r7, fp
 800b422:	4642      	mov	r2, r8
 800b424:	464b      	mov	r3, r9
 800b426:	4630      	mov	r0, r6
 800b428:	4639      	mov	r1, r7
 800b42a:	f7f5 fa47 	bl	80008bc <__aeabi_ddiv>
 800b42e:	f7f5 fbcb 	bl	8000bc8 <__aeabi_d2iz>
 800b432:	4682      	mov	sl, r0
 800b434:	f7f5 f8ae 	bl	8000594 <__aeabi_i2d>
 800b438:	4642      	mov	r2, r8
 800b43a:	464b      	mov	r3, r9
 800b43c:	f7f5 f914 	bl	8000668 <__aeabi_dmul>
 800b440:	4602      	mov	r2, r0
 800b442:	460b      	mov	r3, r1
 800b444:	4630      	mov	r0, r6
 800b446:	4639      	mov	r1, r7
 800b448:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 800b44c:	f7f4 ff54 	bl	80002f8 <__aeabi_dsub>
 800b450:	f805 6b01 	strb.w	r6, [r5], #1
 800b454:	9e01      	ldr	r6, [sp, #4]
 800b456:	9f03      	ldr	r7, [sp, #12]
 800b458:	1bae      	subs	r6, r5, r6
 800b45a:	42b7      	cmp	r7, r6
 800b45c:	4602      	mov	r2, r0
 800b45e:	460b      	mov	r3, r1
 800b460:	d135      	bne.n	800b4ce <_dtoa_r+0x6e6>
 800b462:	f7f4 ff4b 	bl	80002fc <__adddf3>
 800b466:	4642      	mov	r2, r8
 800b468:	464b      	mov	r3, r9
 800b46a:	4606      	mov	r6, r0
 800b46c:	460f      	mov	r7, r1
 800b46e:	f7f5 fb8b 	bl	8000b88 <__aeabi_dcmpgt>
 800b472:	b9d0      	cbnz	r0, 800b4aa <_dtoa_r+0x6c2>
 800b474:	4642      	mov	r2, r8
 800b476:	464b      	mov	r3, r9
 800b478:	4630      	mov	r0, r6
 800b47a:	4639      	mov	r1, r7
 800b47c:	f7f5 fb5c 	bl	8000b38 <__aeabi_dcmpeq>
 800b480:	b110      	cbz	r0, 800b488 <_dtoa_r+0x6a0>
 800b482:	f01a 0f01 	tst.w	sl, #1
 800b486:	d110      	bne.n	800b4aa <_dtoa_r+0x6c2>
 800b488:	4620      	mov	r0, r4
 800b48a:	ee18 1a10 	vmov	r1, s16
 800b48e:	f000 fb05 	bl	800ba9c <_Bfree>
 800b492:	2300      	movs	r3, #0
 800b494:	9800      	ldr	r0, [sp, #0]
 800b496:	702b      	strb	r3, [r5, #0]
 800b498:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b49a:	3001      	adds	r0, #1
 800b49c:	6018      	str	r0, [r3, #0]
 800b49e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800b4a0:	2b00      	cmp	r3, #0
 800b4a2:	f43f acf1 	beq.w	800ae88 <_dtoa_r+0xa0>
 800b4a6:	601d      	str	r5, [r3, #0]
 800b4a8:	e4ee      	b.n	800ae88 <_dtoa_r+0xa0>
 800b4aa:	9f00      	ldr	r7, [sp, #0]
 800b4ac:	462b      	mov	r3, r5
 800b4ae:	461d      	mov	r5, r3
 800b4b0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b4b4:	2a39      	cmp	r2, #57	; 0x39
 800b4b6:	d106      	bne.n	800b4c6 <_dtoa_r+0x6de>
 800b4b8:	9a01      	ldr	r2, [sp, #4]
 800b4ba:	429a      	cmp	r2, r3
 800b4bc:	d1f7      	bne.n	800b4ae <_dtoa_r+0x6c6>
 800b4be:	9901      	ldr	r1, [sp, #4]
 800b4c0:	2230      	movs	r2, #48	; 0x30
 800b4c2:	3701      	adds	r7, #1
 800b4c4:	700a      	strb	r2, [r1, #0]
 800b4c6:	781a      	ldrb	r2, [r3, #0]
 800b4c8:	3201      	adds	r2, #1
 800b4ca:	701a      	strb	r2, [r3, #0]
 800b4cc:	e790      	b.n	800b3f0 <_dtoa_r+0x608>
 800b4ce:	4ba6      	ldr	r3, [pc, #664]	; (800b768 <_dtoa_r+0x980>)
 800b4d0:	2200      	movs	r2, #0
 800b4d2:	f7f5 f8c9 	bl	8000668 <__aeabi_dmul>
 800b4d6:	2200      	movs	r2, #0
 800b4d8:	2300      	movs	r3, #0
 800b4da:	4606      	mov	r6, r0
 800b4dc:	460f      	mov	r7, r1
 800b4de:	f7f5 fb2b 	bl	8000b38 <__aeabi_dcmpeq>
 800b4e2:	2800      	cmp	r0, #0
 800b4e4:	d09d      	beq.n	800b422 <_dtoa_r+0x63a>
 800b4e6:	e7cf      	b.n	800b488 <_dtoa_r+0x6a0>
 800b4e8:	9a08      	ldr	r2, [sp, #32]
 800b4ea:	2a00      	cmp	r2, #0
 800b4ec:	f000 80d7 	beq.w	800b69e <_dtoa_r+0x8b6>
 800b4f0:	9a06      	ldr	r2, [sp, #24]
 800b4f2:	2a01      	cmp	r2, #1
 800b4f4:	f300 80ba 	bgt.w	800b66c <_dtoa_r+0x884>
 800b4f8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800b4fa:	2a00      	cmp	r2, #0
 800b4fc:	f000 80b2 	beq.w	800b664 <_dtoa_r+0x87c>
 800b500:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800b504:	9e07      	ldr	r6, [sp, #28]
 800b506:	9d04      	ldr	r5, [sp, #16]
 800b508:	9a04      	ldr	r2, [sp, #16]
 800b50a:	441a      	add	r2, r3
 800b50c:	9204      	str	r2, [sp, #16]
 800b50e:	9a05      	ldr	r2, [sp, #20]
 800b510:	2101      	movs	r1, #1
 800b512:	441a      	add	r2, r3
 800b514:	4620      	mov	r0, r4
 800b516:	9205      	str	r2, [sp, #20]
 800b518:	f000 fb78 	bl	800bc0c <__i2b>
 800b51c:	4607      	mov	r7, r0
 800b51e:	2d00      	cmp	r5, #0
 800b520:	dd0c      	ble.n	800b53c <_dtoa_r+0x754>
 800b522:	9b05      	ldr	r3, [sp, #20]
 800b524:	2b00      	cmp	r3, #0
 800b526:	dd09      	ble.n	800b53c <_dtoa_r+0x754>
 800b528:	42ab      	cmp	r3, r5
 800b52a:	9a04      	ldr	r2, [sp, #16]
 800b52c:	bfa8      	it	ge
 800b52e:	462b      	movge	r3, r5
 800b530:	1ad2      	subs	r2, r2, r3
 800b532:	9204      	str	r2, [sp, #16]
 800b534:	9a05      	ldr	r2, [sp, #20]
 800b536:	1aed      	subs	r5, r5, r3
 800b538:	1ad3      	subs	r3, r2, r3
 800b53a:	9305      	str	r3, [sp, #20]
 800b53c:	9b07      	ldr	r3, [sp, #28]
 800b53e:	b31b      	cbz	r3, 800b588 <_dtoa_r+0x7a0>
 800b540:	9b08      	ldr	r3, [sp, #32]
 800b542:	2b00      	cmp	r3, #0
 800b544:	f000 80af 	beq.w	800b6a6 <_dtoa_r+0x8be>
 800b548:	2e00      	cmp	r6, #0
 800b54a:	dd13      	ble.n	800b574 <_dtoa_r+0x78c>
 800b54c:	4639      	mov	r1, r7
 800b54e:	4632      	mov	r2, r6
 800b550:	4620      	mov	r0, r4
 800b552:	f000 fc1b 	bl	800bd8c <__pow5mult>
 800b556:	ee18 2a10 	vmov	r2, s16
 800b55a:	4601      	mov	r1, r0
 800b55c:	4607      	mov	r7, r0
 800b55e:	4620      	mov	r0, r4
 800b560:	f000 fb6a 	bl	800bc38 <__multiply>
 800b564:	ee18 1a10 	vmov	r1, s16
 800b568:	4680      	mov	r8, r0
 800b56a:	4620      	mov	r0, r4
 800b56c:	f000 fa96 	bl	800ba9c <_Bfree>
 800b570:	ee08 8a10 	vmov	s16, r8
 800b574:	9b07      	ldr	r3, [sp, #28]
 800b576:	1b9a      	subs	r2, r3, r6
 800b578:	d006      	beq.n	800b588 <_dtoa_r+0x7a0>
 800b57a:	ee18 1a10 	vmov	r1, s16
 800b57e:	4620      	mov	r0, r4
 800b580:	f000 fc04 	bl	800bd8c <__pow5mult>
 800b584:	ee08 0a10 	vmov	s16, r0
 800b588:	2101      	movs	r1, #1
 800b58a:	4620      	mov	r0, r4
 800b58c:	f000 fb3e 	bl	800bc0c <__i2b>
 800b590:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b592:	2b00      	cmp	r3, #0
 800b594:	4606      	mov	r6, r0
 800b596:	f340 8088 	ble.w	800b6aa <_dtoa_r+0x8c2>
 800b59a:	461a      	mov	r2, r3
 800b59c:	4601      	mov	r1, r0
 800b59e:	4620      	mov	r0, r4
 800b5a0:	f000 fbf4 	bl	800bd8c <__pow5mult>
 800b5a4:	9b06      	ldr	r3, [sp, #24]
 800b5a6:	2b01      	cmp	r3, #1
 800b5a8:	4606      	mov	r6, r0
 800b5aa:	f340 8081 	ble.w	800b6b0 <_dtoa_r+0x8c8>
 800b5ae:	f04f 0800 	mov.w	r8, #0
 800b5b2:	6933      	ldr	r3, [r6, #16]
 800b5b4:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800b5b8:	6918      	ldr	r0, [r3, #16]
 800b5ba:	f000 fad7 	bl	800bb6c <__hi0bits>
 800b5be:	f1c0 0020 	rsb	r0, r0, #32
 800b5c2:	9b05      	ldr	r3, [sp, #20]
 800b5c4:	4418      	add	r0, r3
 800b5c6:	f010 001f 	ands.w	r0, r0, #31
 800b5ca:	f000 8092 	beq.w	800b6f2 <_dtoa_r+0x90a>
 800b5ce:	f1c0 0320 	rsb	r3, r0, #32
 800b5d2:	2b04      	cmp	r3, #4
 800b5d4:	f340 808a 	ble.w	800b6ec <_dtoa_r+0x904>
 800b5d8:	f1c0 001c 	rsb	r0, r0, #28
 800b5dc:	9b04      	ldr	r3, [sp, #16]
 800b5de:	4403      	add	r3, r0
 800b5e0:	9304      	str	r3, [sp, #16]
 800b5e2:	9b05      	ldr	r3, [sp, #20]
 800b5e4:	4403      	add	r3, r0
 800b5e6:	4405      	add	r5, r0
 800b5e8:	9305      	str	r3, [sp, #20]
 800b5ea:	9b04      	ldr	r3, [sp, #16]
 800b5ec:	2b00      	cmp	r3, #0
 800b5ee:	dd07      	ble.n	800b600 <_dtoa_r+0x818>
 800b5f0:	ee18 1a10 	vmov	r1, s16
 800b5f4:	461a      	mov	r2, r3
 800b5f6:	4620      	mov	r0, r4
 800b5f8:	f000 fc22 	bl	800be40 <__lshift>
 800b5fc:	ee08 0a10 	vmov	s16, r0
 800b600:	9b05      	ldr	r3, [sp, #20]
 800b602:	2b00      	cmp	r3, #0
 800b604:	dd05      	ble.n	800b612 <_dtoa_r+0x82a>
 800b606:	4631      	mov	r1, r6
 800b608:	461a      	mov	r2, r3
 800b60a:	4620      	mov	r0, r4
 800b60c:	f000 fc18 	bl	800be40 <__lshift>
 800b610:	4606      	mov	r6, r0
 800b612:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b614:	2b00      	cmp	r3, #0
 800b616:	d06e      	beq.n	800b6f6 <_dtoa_r+0x90e>
 800b618:	ee18 0a10 	vmov	r0, s16
 800b61c:	4631      	mov	r1, r6
 800b61e:	f000 fc7f 	bl	800bf20 <__mcmp>
 800b622:	2800      	cmp	r0, #0
 800b624:	da67      	bge.n	800b6f6 <_dtoa_r+0x90e>
 800b626:	9b00      	ldr	r3, [sp, #0]
 800b628:	3b01      	subs	r3, #1
 800b62a:	ee18 1a10 	vmov	r1, s16
 800b62e:	9300      	str	r3, [sp, #0]
 800b630:	220a      	movs	r2, #10
 800b632:	2300      	movs	r3, #0
 800b634:	4620      	mov	r0, r4
 800b636:	f000 fa53 	bl	800bae0 <__multadd>
 800b63a:	9b08      	ldr	r3, [sp, #32]
 800b63c:	ee08 0a10 	vmov	s16, r0
 800b640:	2b00      	cmp	r3, #0
 800b642:	f000 81b1 	beq.w	800b9a8 <_dtoa_r+0xbc0>
 800b646:	2300      	movs	r3, #0
 800b648:	4639      	mov	r1, r7
 800b64a:	220a      	movs	r2, #10
 800b64c:	4620      	mov	r0, r4
 800b64e:	f000 fa47 	bl	800bae0 <__multadd>
 800b652:	9b02      	ldr	r3, [sp, #8]
 800b654:	2b00      	cmp	r3, #0
 800b656:	4607      	mov	r7, r0
 800b658:	f300 808e 	bgt.w	800b778 <_dtoa_r+0x990>
 800b65c:	9b06      	ldr	r3, [sp, #24]
 800b65e:	2b02      	cmp	r3, #2
 800b660:	dc51      	bgt.n	800b706 <_dtoa_r+0x91e>
 800b662:	e089      	b.n	800b778 <_dtoa_r+0x990>
 800b664:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800b666:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800b66a:	e74b      	b.n	800b504 <_dtoa_r+0x71c>
 800b66c:	9b03      	ldr	r3, [sp, #12]
 800b66e:	1e5e      	subs	r6, r3, #1
 800b670:	9b07      	ldr	r3, [sp, #28]
 800b672:	42b3      	cmp	r3, r6
 800b674:	bfbf      	itttt	lt
 800b676:	9b07      	ldrlt	r3, [sp, #28]
 800b678:	9607      	strlt	r6, [sp, #28]
 800b67a:	1af2      	sublt	r2, r6, r3
 800b67c:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800b67e:	bfb6      	itet	lt
 800b680:	189b      	addlt	r3, r3, r2
 800b682:	1b9e      	subge	r6, r3, r6
 800b684:	930a      	strlt	r3, [sp, #40]	; 0x28
 800b686:	9b03      	ldr	r3, [sp, #12]
 800b688:	bfb8      	it	lt
 800b68a:	2600      	movlt	r6, #0
 800b68c:	2b00      	cmp	r3, #0
 800b68e:	bfb7      	itett	lt
 800b690:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 800b694:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 800b698:	1a9d      	sublt	r5, r3, r2
 800b69a:	2300      	movlt	r3, #0
 800b69c:	e734      	b.n	800b508 <_dtoa_r+0x720>
 800b69e:	9e07      	ldr	r6, [sp, #28]
 800b6a0:	9d04      	ldr	r5, [sp, #16]
 800b6a2:	9f08      	ldr	r7, [sp, #32]
 800b6a4:	e73b      	b.n	800b51e <_dtoa_r+0x736>
 800b6a6:	9a07      	ldr	r2, [sp, #28]
 800b6a8:	e767      	b.n	800b57a <_dtoa_r+0x792>
 800b6aa:	9b06      	ldr	r3, [sp, #24]
 800b6ac:	2b01      	cmp	r3, #1
 800b6ae:	dc18      	bgt.n	800b6e2 <_dtoa_r+0x8fa>
 800b6b0:	f1ba 0f00 	cmp.w	sl, #0
 800b6b4:	d115      	bne.n	800b6e2 <_dtoa_r+0x8fa>
 800b6b6:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800b6ba:	b993      	cbnz	r3, 800b6e2 <_dtoa_r+0x8fa>
 800b6bc:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800b6c0:	0d1b      	lsrs	r3, r3, #20
 800b6c2:	051b      	lsls	r3, r3, #20
 800b6c4:	b183      	cbz	r3, 800b6e8 <_dtoa_r+0x900>
 800b6c6:	9b04      	ldr	r3, [sp, #16]
 800b6c8:	3301      	adds	r3, #1
 800b6ca:	9304      	str	r3, [sp, #16]
 800b6cc:	9b05      	ldr	r3, [sp, #20]
 800b6ce:	3301      	adds	r3, #1
 800b6d0:	9305      	str	r3, [sp, #20]
 800b6d2:	f04f 0801 	mov.w	r8, #1
 800b6d6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b6d8:	2b00      	cmp	r3, #0
 800b6da:	f47f af6a 	bne.w	800b5b2 <_dtoa_r+0x7ca>
 800b6de:	2001      	movs	r0, #1
 800b6e0:	e76f      	b.n	800b5c2 <_dtoa_r+0x7da>
 800b6e2:	f04f 0800 	mov.w	r8, #0
 800b6e6:	e7f6      	b.n	800b6d6 <_dtoa_r+0x8ee>
 800b6e8:	4698      	mov	r8, r3
 800b6ea:	e7f4      	b.n	800b6d6 <_dtoa_r+0x8ee>
 800b6ec:	f43f af7d 	beq.w	800b5ea <_dtoa_r+0x802>
 800b6f0:	4618      	mov	r0, r3
 800b6f2:	301c      	adds	r0, #28
 800b6f4:	e772      	b.n	800b5dc <_dtoa_r+0x7f4>
 800b6f6:	9b03      	ldr	r3, [sp, #12]
 800b6f8:	2b00      	cmp	r3, #0
 800b6fa:	dc37      	bgt.n	800b76c <_dtoa_r+0x984>
 800b6fc:	9b06      	ldr	r3, [sp, #24]
 800b6fe:	2b02      	cmp	r3, #2
 800b700:	dd34      	ble.n	800b76c <_dtoa_r+0x984>
 800b702:	9b03      	ldr	r3, [sp, #12]
 800b704:	9302      	str	r3, [sp, #8]
 800b706:	9b02      	ldr	r3, [sp, #8]
 800b708:	b96b      	cbnz	r3, 800b726 <_dtoa_r+0x93e>
 800b70a:	4631      	mov	r1, r6
 800b70c:	2205      	movs	r2, #5
 800b70e:	4620      	mov	r0, r4
 800b710:	f000 f9e6 	bl	800bae0 <__multadd>
 800b714:	4601      	mov	r1, r0
 800b716:	4606      	mov	r6, r0
 800b718:	ee18 0a10 	vmov	r0, s16
 800b71c:	f000 fc00 	bl	800bf20 <__mcmp>
 800b720:	2800      	cmp	r0, #0
 800b722:	f73f adbb 	bgt.w	800b29c <_dtoa_r+0x4b4>
 800b726:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b728:	9d01      	ldr	r5, [sp, #4]
 800b72a:	43db      	mvns	r3, r3
 800b72c:	9300      	str	r3, [sp, #0]
 800b72e:	f04f 0800 	mov.w	r8, #0
 800b732:	4631      	mov	r1, r6
 800b734:	4620      	mov	r0, r4
 800b736:	f000 f9b1 	bl	800ba9c <_Bfree>
 800b73a:	2f00      	cmp	r7, #0
 800b73c:	f43f aea4 	beq.w	800b488 <_dtoa_r+0x6a0>
 800b740:	f1b8 0f00 	cmp.w	r8, #0
 800b744:	d005      	beq.n	800b752 <_dtoa_r+0x96a>
 800b746:	45b8      	cmp	r8, r7
 800b748:	d003      	beq.n	800b752 <_dtoa_r+0x96a>
 800b74a:	4641      	mov	r1, r8
 800b74c:	4620      	mov	r0, r4
 800b74e:	f000 f9a5 	bl	800ba9c <_Bfree>
 800b752:	4639      	mov	r1, r7
 800b754:	4620      	mov	r0, r4
 800b756:	f000 f9a1 	bl	800ba9c <_Bfree>
 800b75a:	e695      	b.n	800b488 <_dtoa_r+0x6a0>
 800b75c:	2600      	movs	r6, #0
 800b75e:	4637      	mov	r7, r6
 800b760:	e7e1      	b.n	800b726 <_dtoa_r+0x93e>
 800b762:	9700      	str	r7, [sp, #0]
 800b764:	4637      	mov	r7, r6
 800b766:	e599      	b.n	800b29c <_dtoa_r+0x4b4>
 800b768:	40240000 	.word	0x40240000
 800b76c:	9b08      	ldr	r3, [sp, #32]
 800b76e:	2b00      	cmp	r3, #0
 800b770:	f000 80ca 	beq.w	800b908 <_dtoa_r+0xb20>
 800b774:	9b03      	ldr	r3, [sp, #12]
 800b776:	9302      	str	r3, [sp, #8]
 800b778:	2d00      	cmp	r5, #0
 800b77a:	dd05      	ble.n	800b788 <_dtoa_r+0x9a0>
 800b77c:	4639      	mov	r1, r7
 800b77e:	462a      	mov	r2, r5
 800b780:	4620      	mov	r0, r4
 800b782:	f000 fb5d 	bl	800be40 <__lshift>
 800b786:	4607      	mov	r7, r0
 800b788:	f1b8 0f00 	cmp.w	r8, #0
 800b78c:	d05b      	beq.n	800b846 <_dtoa_r+0xa5e>
 800b78e:	6879      	ldr	r1, [r7, #4]
 800b790:	4620      	mov	r0, r4
 800b792:	f000 f943 	bl	800ba1c <_Balloc>
 800b796:	4605      	mov	r5, r0
 800b798:	b928      	cbnz	r0, 800b7a6 <_dtoa_r+0x9be>
 800b79a:	4b87      	ldr	r3, [pc, #540]	; (800b9b8 <_dtoa_r+0xbd0>)
 800b79c:	4602      	mov	r2, r0
 800b79e:	f240 21ea 	movw	r1, #746	; 0x2ea
 800b7a2:	f7ff bb3b 	b.w	800ae1c <_dtoa_r+0x34>
 800b7a6:	693a      	ldr	r2, [r7, #16]
 800b7a8:	3202      	adds	r2, #2
 800b7aa:	0092      	lsls	r2, r2, #2
 800b7ac:	f107 010c 	add.w	r1, r7, #12
 800b7b0:	300c      	adds	r0, #12
 800b7b2:	f000 f925 	bl	800ba00 <memcpy>
 800b7b6:	2201      	movs	r2, #1
 800b7b8:	4629      	mov	r1, r5
 800b7ba:	4620      	mov	r0, r4
 800b7bc:	f000 fb40 	bl	800be40 <__lshift>
 800b7c0:	9b01      	ldr	r3, [sp, #4]
 800b7c2:	f103 0901 	add.w	r9, r3, #1
 800b7c6:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 800b7ca:	4413      	add	r3, r2
 800b7cc:	9305      	str	r3, [sp, #20]
 800b7ce:	f00a 0301 	and.w	r3, sl, #1
 800b7d2:	46b8      	mov	r8, r7
 800b7d4:	9304      	str	r3, [sp, #16]
 800b7d6:	4607      	mov	r7, r0
 800b7d8:	4631      	mov	r1, r6
 800b7da:	ee18 0a10 	vmov	r0, s16
 800b7de:	f7ff fa75 	bl	800accc <quorem>
 800b7e2:	4641      	mov	r1, r8
 800b7e4:	9002      	str	r0, [sp, #8]
 800b7e6:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800b7ea:	ee18 0a10 	vmov	r0, s16
 800b7ee:	f000 fb97 	bl	800bf20 <__mcmp>
 800b7f2:	463a      	mov	r2, r7
 800b7f4:	9003      	str	r0, [sp, #12]
 800b7f6:	4631      	mov	r1, r6
 800b7f8:	4620      	mov	r0, r4
 800b7fa:	f000 fbad 	bl	800bf58 <__mdiff>
 800b7fe:	68c2      	ldr	r2, [r0, #12]
 800b800:	f109 3bff 	add.w	fp, r9, #4294967295
 800b804:	4605      	mov	r5, r0
 800b806:	bb02      	cbnz	r2, 800b84a <_dtoa_r+0xa62>
 800b808:	4601      	mov	r1, r0
 800b80a:	ee18 0a10 	vmov	r0, s16
 800b80e:	f000 fb87 	bl	800bf20 <__mcmp>
 800b812:	4602      	mov	r2, r0
 800b814:	4629      	mov	r1, r5
 800b816:	4620      	mov	r0, r4
 800b818:	9207      	str	r2, [sp, #28]
 800b81a:	f000 f93f 	bl	800ba9c <_Bfree>
 800b81e:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 800b822:	ea43 0102 	orr.w	r1, r3, r2
 800b826:	9b04      	ldr	r3, [sp, #16]
 800b828:	430b      	orrs	r3, r1
 800b82a:	464d      	mov	r5, r9
 800b82c:	d10f      	bne.n	800b84e <_dtoa_r+0xa66>
 800b82e:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800b832:	d02a      	beq.n	800b88a <_dtoa_r+0xaa2>
 800b834:	9b03      	ldr	r3, [sp, #12]
 800b836:	2b00      	cmp	r3, #0
 800b838:	dd02      	ble.n	800b840 <_dtoa_r+0xa58>
 800b83a:	9b02      	ldr	r3, [sp, #8]
 800b83c:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 800b840:	f88b a000 	strb.w	sl, [fp]
 800b844:	e775      	b.n	800b732 <_dtoa_r+0x94a>
 800b846:	4638      	mov	r0, r7
 800b848:	e7ba      	b.n	800b7c0 <_dtoa_r+0x9d8>
 800b84a:	2201      	movs	r2, #1
 800b84c:	e7e2      	b.n	800b814 <_dtoa_r+0xa2c>
 800b84e:	9b03      	ldr	r3, [sp, #12]
 800b850:	2b00      	cmp	r3, #0
 800b852:	db04      	blt.n	800b85e <_dtoa_r+0xa76>
 800b854:	9906      	ldr	r1, [sp, #24]
 800b856:	430b      	orrs	r3, r1
 800b858:	9904      	ldr	r1, [sp, #16]
 800b85a:	430b      	orrs	r3, r1
 800b85c:	d122      	bne.n	800b8a4 <_dtoa_r+0xabc>
 800b85e:	2a00      	cmp	r2, #0
 800b860:	ddee      	ble.n	800b840 <_dtoa_r+0xa58>
 800b862:	ee18 1a10 	vmov	r1, s16
 800b866:	2201      	movs	r2, #1
 800b868:	4620      	mov	r0, r4
 800b86a:	f000 fae9 	bl	800be40 <__lshift>
 800b86e:	4631      	mov	r1, r6
 800b870:	ee08 0a10 	vmov	s16, r0
 800b874:	f000 fb54 	bl	800bf20 <__mcmp>
 800b878:	2800      	cmp	r0, #0
 800b87a:	dc03      	bgt.n	800b884 <_dtoa_r+0xa9c>
 800b87c:	d1e0      	bne.n	800b840 <_dtoa_r+0xa58>
 800b87e:	f01a 0f01 	tst.w	sl, #1
 800b882:	d0dd      	beq.n	800b840 <_dtoa_r+0xa58>
 800b884:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800b888:	d1d7      	bne.n	800b83a <_dtoa_r+0xa52>
 800b88a:	2339      	movs	r3, #57	; 0x39
 800b88c:	f88b 3000 	strb.w	r3, [fp]
 800b890:	462b      	mov	r3, r5
 800b892:	461d      	mov	r5, r3
 800b894:	3b01      	subs	r3, #1
 800b896:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800b89a:	2a39      	cmp	r2, #57	; 0x39
 800b89c:	d071      	beq.n	800b982 <_dtoa_r+0xb9a>
 800b89e:	3201      	adds	r2, #1
 800b8a0:	701a      	strb	r2, [r3, #0]
 800b8a2:	e746      	b.n	800b732 <_dtoa_r+0x94a>
 800b8a4:	2a00      	cmp	r2, #0
 800b8a6:	dd07      	ble.n	800b8b8 <_dtoa_r+0xad0>
 800b8a8:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800b8ac:	d0ed      	beq.n	800b88a <_dtoa_r+0xaa2>
 800b8ae:	f10a 0301 	add.w	r3, sl, #1
 800b8b2:	f88b 3000 	strb.w	r3, [fp]
 800b8b6:	e73c      	b.n	800b732 <_dtoa_r+0x94a>
 800b8b8:	9b05      	ldr	r3, [sp, #20]
 800b8ba:	f809 ac01 	strb.w	sl, [r9, #-1]
 800b8be:	4599      	cmp	r9, r3
 800b8c0:	d047      	beq.n	800b952 <_dtoa_r+0xb6a>
 800b8c2:	ee18 1a10 	vmov	r1, s16
 800b8c6:	2300      	movs	r3, #0
 800b8c8:	220a      	movs	r2, #10
 800b8ca:	4620      	mov	r0, r4
 800b8cc:	f000 f908 	bl	800bae0 <__multadd>
 800b8d0:	45b8      	cmp	r8, r7
 800b8d2:	ee08 0a10 	vmov	s16, r0
 800b8d6:	f04f 0300 	mov.w	r3, #0
 800b8da:	f04f 020a 	mov.w	r2, #10
 800b8de:	4641      	mov	r1, r8
 800b8e0:	4620      	mov	r0, r4
 800b8e2:	d106      	bne.n	800b8f2 <_dtoa_r+0xb0a>
 800b8e4:	f000 f8fc 	bl	800bae0 <__multadd>
 800b8e8:	4680      	mov	r8, r0
 800b8ea:	4607      	mov	r7, r0
 800b8ec:	f109 0901 	add.w	r9, r9, #1
 800b8f0:	e772      	b.n	800b7d8 <_dtoa_r+0x9f0>
 800b8f2:	f000 f8f5 	bl	800bae0 <__multadd>
 800b8f6:	4639      	mov	r1, r7
 800b8f8:	4680      	mov	r8, r0
 800b8fa:	2300      	movs	r3, #0
 800b8fc:	220a      	movs	r2, #10
 800b8fe:	4620      	mov	r0, r4
 800b900:	f000 f8ee 	bl	800bae0 <__multadd>
 800b904:	4607      	mov	r7, r0
 800b906:	e7f1      	b.n	800b8ec <_dtoa_r+0xb04>
 800b908:	9b03      	ldr	r3, [sp, #12]
 800b90a:	9302      	str	r3, [sp, #8]
 800b90c:	9d01      	ldr	r5, [sp, #4]
 800b90e:	ee18 0a10 	vmov	r0, s16
 800b912:	4631      	mov	r1, r6
 800b914:	f7ff f9da 	bl	800accc <quorem>
 800b918:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800b91c:	9b01      	ldr	r3, [sp, #4]
 800b91e:	f805 ab01 	strb.w	sl, [r5], #1
 800b922:	1aea      	subs	r2, r5, r3
 800b924:	9b02      	ldr	r3, [sp, #8]
 800b926:	4293      	cmp	r3, r2
 800b928:	dd09      	ble.n	800b93e <_dtoa_r+0xb56>
 800b92a:	ee18 1a10 	vmov	r1, s16
 800b92e:	2300      	movs	r3, #0
 800b930:	220a      	movs	r2, #10
 800b932:	4620      	mov	r0, r4
 800b934:	f000 f8d4 	bl	800bae0 <__multadd>
 800b938:	ee08 0a10 	vmov	s16, r0
 800b93c:	e7e7      	b.n	800b90e <_dtoa_r+0xb26>
 800b93e:	9b02      	ldr	r3, [sp, #8]
 800b940:	2b00      	cmp	r3, #0
 800b942:	bfc8      	it	gt
 800b944:	461d      	movgt	r5, r3
 800b946:	9b01      	ldr	r3, [sp, #4]
 800b948:	bfd8      	it	le
 800b94a:	2501      	movle	r5, #1
 800b94c:	441d      	add	r5, r3
 800b94e:	f04f 0800 	mov.w	r8, #0
 800b952:	ee18 1a10 	vmov	r1, s16
 800b956:	2201      	movs	r2, #1
 800b958:	4620      	mov	r0, r4
 800b95a:	f000 fa71 	bl	800be40 <__lshift>
 800b95e:	4631      	mov	r1, r6
 800b960:	ee08 0a10 	vmov	s16, r0
 800b964:	f000 fadc 	bl	800bf20 <__mcmp>
 800b968:	2800      	cmp	r0, #0
 800b96a:	dc91      	bgt.n	800b890 <_dtoa_r+0xaa8>
 800b96c:	d102      	bne.n	800b974 <_dtoa_r+0xb8c>
 800b96e:	f01a 0f01 	tst.w	sl, #1
 800b972:	d18d      	bne.n	800b890 <_dtoa_r+0xaa8>
 800b974:	462b      	mov	r3, r5
 800b976:	461d      	mov	r5, r3
 800b978:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b97c:	2a30      	cmp	r2, #48	; 0x30
 800b97e:	d0fa      	beq.n	800b976 <_dtoa_r+0xb8e>
 800b980:	e6d7      	b.n	800b732 <_dtoa_r+0x94a>
 800b982:	9a01      	ldr	r2, [sp, #4]
 800b984:	429a      	cmp	r2, r3
 800b986:	d184      	bne.n	800b892 <_dtoa_r+0xaaa>
 800b988:	9b00      	ldr	r3, [sp, #0]
 800b98a:	3301      	adds	r3, #1
 800b98c:	9300      	str	r3, [sp, #0]
 800b98e:	2331      	movs	r3, #49	; 0x31
 800b990:	7013      	strb	r3, [r2, #0]
 800b992:	e6ce      	b.n	800b732 <_dtoa_r+0x94a>
 800b994:	4b09      	ldr	r3, [pc, #36]	; (800b9bc <_dtoa_r+0xbd4>)
 800b996:	f7ff ba95 	b.w	800aec4 <_dtoa_r+0xdc>
 800b99a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800b99c:	2b00      	cmp	r3, #0
 800b99e:	f47f aa6e 	bne.w	800ae7e <_dtoa_r+0x96>
 800b9a2:	4b07      	ldr	r3, [pc, #28]	; (800b9c0 <_dtoa_r+0xbd8>)
 800b9a4:	f7ff ba8e 	b.w	800aec4 <_dtoa_r+0xdc>
 800b9a8:	9b02      	ldr	r3, [sp, #8]
 800b9aa:	2b00      	cmp	r3, #0
 800b9ac:	dcae      	bgt.n	800b90c <_dtoa_r+0xb24>
 800b9ae:	9b06      	ldr	r3, [sp, #24]
 800b9b0:	2b02      	cmp	r3, #2
 800b9b2:	f73f aea8 	bgt.w	800b706 <_dtoa_r+0x91e>
 800b9b6:	e7a9      	b.n	800b90c <_dtoa_r+0xb24>
 800b9b8:	0800d7ad 	.word	0x0800d7ad
 800b9bc:	0800d570 	.word	0x0800d570
 800b9c0:	0800d745 	.word	0x0800d745

0800b9c4 <fiprintf>:
 800b9c4:	b40e      	push	{r1, r2, r3}
 800b9c6:	b503      	push	{r0, r1, lr}
 800b9c8:	4601      	mov	r1, r0
 800b9ca:	ab03      	add	r3, sp, #12
 800b9cc:	4805      	ldr	r0, [pc, #20]	; (800b9e4 <fiprintf+0x20>)
 800b9ce:	f853 2b04 	ldr.w	r2, [r3], #4
 800b9d2:	6800      	ldr	r0, [r0, #0]
 800b9d4:	9301      	str	r3, [sp, #4]
 800b9d6:	f000 fe21 	bl	800c61c <_vfiprintf_r>
 800b9da:	b002      	add	sp, #8
 800b9dc:	f85d eb04 	ldr.w	lr, [sp], #4
 800b9e0:	b003      	add	sp, #12
 800b9e2:	4770      	bx	lr
 800b9e4:	2000001c 	.word	0x2000001c

0800b9e8 <_localeconv_r>:
 800b9e8:	4800      	ldr	r0, [pc, #0]	; (800b9ec <_localeconv_r+0x4>)
 800b9ea:	4770      	bx	lr
 800b9ec:	20000170 	.word	0x20000170

0800b9f0 <malloc>:
 800b9f0:	4b02      	ldr	r3, [pc, #8]	; (800b9fc <malloc+0xc>)
 800b9f2:	4601      	mov	r1, r0
 800b9f4:	6818      	ldr	r0, [r3, #0]
 800b9f6:	f000 bc17 	b.w	800c228 <_malloc_r>
 800b9fa:	bf00      	nop
 800b9fc:	2000001c 	.word	0x2000001c

0800ba00 <memcpy>:
 800ba00:	440a      	add	r2, r1
 800ba02:	4291      	cmp	r1, r2
 800ba04:	f100 33ff 	add.w	r3, r0, #4294967295
 800ba08:	d100      	bne.n	800ba0c <memcpy+0xc>
 800ba0a:	4770      	bx	lr
 800ba0c:	b510      	push	{r4, lr}
 800ba0e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ba12:	f803 4f01 	strb.w	r4, [r3, #1]!
 800ba16:	4291      	cmp	r1, r2
 800ba18:	d1f9      	bne.n	800ba0e <memcpy+0xe>
 800ba1a:	bd10      	pop	{r4, pc}

0800ba1c <_Balloc>:
 800ba1c:	b570      	push	{r4, r5, r6, lr}
 800ba1e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800ba20:	4604      	mov	r4, r0
 800ba22:	460d      	mov	r5, r1
 800ba24:	b976      	cbnz	r6, 800ba44 <_Balloc+0x28>
 800ba26:	2010      	movs	r0, #16
 800ba28:	f7ff ffe2 	bl	800b9f0 <malloc>
 800ba2c:	4602      	mov	r2, r0
 800ba2e:	6260      	str	r0, [r4, #36]	; 0x24
 800ba30:	b920      	cbnz	r0, 800ba3c <_Balloc+0x20>
 800ba32:	4b18      	ldr	r3, [pc, #96]	; (800ba94 <_Balloc+0x78>)
 800ba34:	4818      	ldr	r0, [pc, #96]	; (800ba98 <_Balloc+0x7c>)
 800ba36:	2166      	movs	r1, #102	; 0x66
 800ba38:	f7ff f92a 	bl	800ac90 <__assert_func>
 800ba3c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800ba40:	6006      	str	r6, [r0, #0]
 800ba42:	60c6      	str	r6, [r0, #12]
 800ba44:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800ba46:	68f3      	ldr	r3, [r6, #12]
 800ba48:	b183      	cbz	r3, 800ba6c <_Balloc+0x50>
 800ba4a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ba4c:	68db      	ldr	r3, [r3, #12]
 800ba4e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800ba52:	b9b8      	cbnz	r0, 800ba84 <_Balloc+0x68>
 800ba54:	2101      	movs	r1, #1
 800ba56:	fa01 f605 	lsl.w	r6, r1, r5
 800ba5a:	1d72      	adds	r2, r6, #5
 800ba5c:	0092      	lsls	r2, r2, #2
 800ba5e:	4620      	mov	r0, r4
 800ba60:	f000 fb60 	bl	800c124 <_calloc_r>
 800ba64:	b160      	cbz	r0, 800ba80 <_Balloc+0x64>
 800ba66:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800ba6a:	e00e      	b.n	800ba8a <_Balloc+0x6e>
 800ba6c:	2221      	movs	r2, #33	; 0x21
 800ba6e:	2104      	movs	r1, #4
 800ba70:	4620      	mov	r0, r4
 800ba72:	f000 fb57 	bl	800c124 <_calloc_r>
 800ba76:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ba78:	60f0      	str	r0, [r6, #12]
 800ba7a:	68db      	ldr	r3, [r3, #12]
 800ba7c:	2b00      	cmp	r3, #0
 800ba7e:	d1e4      	bne.n	800ba4a <_Balloc+0x2e>
 800ba80:	2000      	movs	r0, #0
 800ba82:	bd70      	pop	{r4, r5, r6, pc}
 800ba84:	6802      	ldr	r2, [r0, #0]
 800ba86:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800ba8a:	2300      	movs	r3, #0
 800ba8c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800ba90:	e7f7      	b.n	800ba82 <_Balloc+0x66>
 800ba92:	bf00      	nop
 800ba94:	0800d594 	.word	0x0800d594
 800ba98:	0800d7be 	.word	0x0800d7be

0800ba9c <_Bfree>:
 800ba9c:	b570      	push	{r4, r5, r6, lr}
 800ba9e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800baa0:	4605      	mov	r5, r0
 800baa2:	460c      	mov	r4, r1
 800baa4:	b976      	cbnz	r6, 800bac4 <_Bfree+0x28>
 800baa6:	2010      	movs	r0, #16
 800baa8:	f7ff ffa2 	bl	800b9f0 <malloc>
 800baac:	4602      	mov	r2, r0
 800baae:	6268      	str	r0, [r5, #36]	; 0x24
 800bab0:	b920      	cbnz	r0, 800babc <_Bfree+0x20>
 800bab2:	4b09      	ldr	r3, [pc, #36]	; (800bad8 <_Bfree+0x3c>)
 800bab4:	4809      	ldr	r0, [pc, #36]	; (800badc <_Bfree+0x40>)
 800bab6:	218a      	movs	r1, #138	; 0x8a
 800bab8:	f7ff f8ea 	bl	800ac90 <__assert_func>
 800babc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800bac0:	6006      	str	r6, [r0, #0]
 800bac2:	60c6      	str	r6, [r0, #12]
 800bac4:	b13c      	cbz	r4, 800bad6 <_Bfree+0x3a>
 800bac6:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800bac8:	6862      	ldr	r2, [r4, #4]
 800baca:	68db      	ldr	r3, [r3, #12]
 800bacc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800bad0:	6021      	str	r1, [r4, #0]
 800bad2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800bad6:	bd70      	pop	{r4, r5, r6, pc}
 800bad8:	0800d594 	.word	0x0800d594
 800badc:	0800d7be 	.word	0x0800d7be

0800bae0 <__multadd>:
 800bae0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bae4:	690d      	ldr	r5, [r1, #16]
 800bae6:	4607      	mov	r7, r0
 800bae8:	460c      	mov	r4, r1
 800baea:	461e      	mov	r6, r3
 800baec:	f101 0c14 	add.w	ip, r1, #20
 800baf0:	2000      	movs	r0, #0
 800baf2:	f8dc 3000 	ldr.w	r3, [ip]
 800baf6:	b299      	uxth	r1, r3
 800baf8:	fb02 6101 	mla	r1, r2, r1, r6
 800bafc:	0c1e      	lsrs	r6, r3, #16
 800bafe:	0c0b      	lsrs	r3, r1, #16
 800bb00:	fb02 3306 	mla	r3, r2, r6, r3
 800bb04:	b289      	uxth	r1, r1
 800bb06:	3001      	adds	r0, #1
 800bb08:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800bb0c:	4285      	cmp	r5, r0
 800bb0e:	f84c 1b04 	str.w	r1, [ip], #4
 800bb12:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800bb16:	dcec      	bgt.n	800baf2 <__multadd+0x12>
 800bb18:	b30e      	cbz	r6, 800bb5e <__multadd+0x7e>
 800bb1a:	68a3      	ldr	r3, [r4, #8]
 800bb1c:	42ab      	cmp	r3, r5
 800bb1e:	dc19      	bgt.n	800bb54 <__multadd+0x74>
 800bb20:	6861      	ldr	r1, [r4, #4]
 800bb22:	4638      	mov	r0, r7
 800bb24:	3101      	adds	r1, #1
 800bb26:	f7ff ff79 	bl	800ba1c <_Balloc>
 800bb2a:	4680      	mov	r8, r0
 800bb2c:	b928      	cbnz	r0, 800bb3a <__multadd+0x5a>
 800bb2e:	4602      	mov	r2, r0
 800bb30:	4b0c      	ldr	r3, [pc, #48]	; (800bb64 <__multadd+0x84>)
 800bb32:	480d      	ldr	r0, [pc, #52]	; (800bb68 <__multadd+0x88>)
 800bb34:	21b5      	movs	r1, #181	; 0xb5
 800bb36:	f7ff f8ab 	bl	800ac90 <__assert_func>
 800bb3a:	6922      	ldr	r2, [r4, #16]
 800bb3c:	3202      	adds	r2, #2
 800bb3e:	f104 010c 	add.w	r1, r4, #12
 800bb42:	0092      	lsls	r2, r2, #2
 800bb44:	300c      	adds	r0, #12
 800bb46:	f7ff ff5b 	bl	800ba00 <memcpy>
 800bb4a:	4621      	mov	r1, r4
 800bb4c:	4638      	mov	r0, r7
 800bb4e:	f7ff ffa5 	bl	800ba9c <_Bfree>
 800bb52:	4644      	mov	r4, r8
 800bb54:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800bb58:	3501      	adds	r5, #1
 800bb5a:	615e      	str	r6, [r3, #20]
 800bb5c:	6125      	str	r5, [r4, #16]
 800bb5e:	4620      	mov	r0, r4
 800bb60:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bb64:	0800d7ad 	.word	0x0800d7ad
 800bb68:	0800d7be 	.word	0x0800d7be

0800bb6c <__hi0bits>:
 800bb6c:	0c03      	lsrs	r3, r0, #16
 800bb6e:	041b      	lsls	r3, r3, #16
 800bb70:	b9d3      	cbnz	r3, 800bba8 <__hi0bits+0x3c>
 800bb72:	0400      	lsls	r0, r0, #16
 800bb74:	2310      	movs	r3, #16
 800bb76:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800bb7a:	bf04      	itt	eq
 800bb7c:	0200      	lsleq	r0, r0, #8
 800bb7e:	3308      	addeq	r3, #8
 800bb80:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800bb84:	bf04      	itt	eq
 800bb86:	0100      	lsleq	r0, r0, #4
 800bb88:	3304      	addeq	r3, #4
 800bb8a:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800bb8e:	bf04      	itt	eq
 800bb90:	0080      	lsleq	r0, r0, #2
 800bb92:	3302      	addeq	r3, #2
 800bb94:	2800      	cmp	r0, #0
 800bb96:	db05      	blt.n	800bba4 <__hi0bits+0x38>
 800bb98:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800bb9c:	f103 0301 	add.w	r3, r3, #1
 800bba0:	bf08      	it	eq
 800bba2:	2320      	moveq	r3, #32
 800bba4:	4618      	mov	r0, r3
 800bba6:	4770      	bx	lr
 800bba8:	2300      	movs	r3, #0
 800bbaa:	e7e4      	b.n	800bb76 <__hi0bits+0xa>

0800bbac <__lo0bits>:
 800bbac:	6803      	ldr	r3, [r0, #0]
 800bbae:	f013 0207 	ands.w	r2, r3, #7
 800bbb2:	4601      	mov	r1, r0
 800bbb4:	d00b      	beq.n	800bbce <__lo0bits+0x22>
 800bbb6:	07da      	lsls	r2, r3, #31
 800bbb8:	d423      	bmi.n	800bc02 <__lo0bits+0x56>
 800bbba:	0798      	lsls	r0, r3, #30
 800bbbc:	bf49      	itett	mi
 800bbbe:	085b      	lsrmi	r3, r3, #1
 800bbc0:	089b      	lsrpl	r3, r3, #2
 800bbc2:	2001      	movmi	r0, #1
 800bbc4:	600b      	strmi	r3, [r1, #0]
 800bbc6:	bf5c      	itt	pl
 800bbc8:	600b      	strpl	r3, [r1, #0]
 800bbca:	2002      	movpl	r0, #2
 800bbcc:	4770      	bx	lr
 800bbce:	b298      	uxth	r0, r3
 800bbd0:	b9a8      	cbnz	r0, 800bbfe <__lo0bits+0x52>
 800bbd2:	0c1b      	lsrs	r3, r3, #16
 800bbd4:	2010      	movs	r0, #16
 800bbd6:	b2da      	uxtb	r2, r3
 800bbd8:	b90a      	cbnz	r2, 800bbde <__lo0bits+0x32>
 800bbda:	3008      	adds	r0, #8
 800bbdc:	0a1b      	lsrs	r3, r3, #8
 800bbde:	071a      	lsls	r2, r3, #28
 800bbe0:	bf04      	itt	eq
 800bbe2:	091b      	lsreq	r3, r3, #4
 800bbe4:	3004      	addeq	r0, #4
 800bbe6:	079a      	lsls	r2, r3, #30
 800bbe8:	bf04      	itt	eq
 800bbea:	089b      	lsreq	r3, r3, #2
 800bbec:	3002      	addeq	r0, #2
 800bbee:	07da      	lsls	r2, r3, #31
 800bbf0:	d403      	bmi.n	800bbfa <__lo0bits+0x4e>
 800bbf2:	085b      	lsrs	r3, r3, #1
 800bbf4:	f100 0001 	add.w	r0, r0, #1
 800bbf8:	d005      	beq.n	800bc06 <__lo0bits+0x5a>
 800bbfa:	600b      	str	r3, [r1, #0]
 800bbfc:	4770      	bx	lr
 800bbfe:	4610      	mov	r0, r2
 800bc00:	e7e9      	b.n	800bbd6 <__lo0bits+0x2a>
 800bc02:	2000      	movs	r0, #0
 800bc04:	4770      	bx	lr
 800bc06:	2020      	movs	r0, #32
 800bc08:	4770      	bx	lr
	...

0800bc0c <__i2b>:
 800bc0c:	b510      	push	{r4, lr}
 800bc0e:	460c      	mov	r4, r1
 800bc10:	2101      	movs	r1, #1
 800bc12:	f7ff ff03 	bl	800ba1c <_Balloc>
 800bc16:	4602      	mov	r2, r0
 800bc18:	b928      	cbnz	r0, 800bc26 <__i2b+0x1a>
 800bc1a:	4b05      	ldr	r3, [pc, #20]	; (800bc30 <__i2b+0x24>)
 800bc1c:	4805      	ldr	r0, [pc, #20]	; (800bc34 <__i2b+0x28>)
 800bc1e:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800bc22:	f7ff f835 	bl	800ac90 <__assert_func>
 800bc26:	2301      	movs	r3, #1
 800bc28:	6144      	str	r4, [r0, #20]
 800bc2a:	6103      	str	r3, [r0, #16]
 800bc2c:	bd10      	pop	{r4, pc}
 800bc2e:	bf00      	nop
 800bc30:	0800d7ad 	.word	0x0800d7ad
 800bc34:	0800d7be 	.word	0x0800d7be

0800bc38 <__multiply>:
 800bc38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bc3c:	4691      	mov	r9, r2
 800bc3e:	690a      	ldr	r2, [r1, #16]
 800bc40:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800bc44:	429a      	cmp	r2, r3
 800bc46:	bfb8      	it	lt
 800bc48:	460b      	movlt	r3, r1
 800bc4a:	460c      	mov	r4, r1
 800bc4c:	bfbc      	itt	lt
 800bc4e:	464c      	movlt	r4, r9
 800bc50:	4699      	movlt	r9, r3
 800bc52:	6927      	ldr	r7, [r4, #16]
 800bc54:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800bc58:	68a3      	ldr	r3, [r4, #8]
 800bc5a:	6861      	ldr	r1, [r4, #4]
 800bc5c:	eb07 060a 	add.w	r6, r7, sl
 800bc60:	42b3      	cmp	r3, r6
 800bc62:	b085      	sub	sp, #20
 800bc64:	bfb8      	it	lt
 800bc66:	3101      	addlt	r1, #1
 800bc68:	f7ff fed8 	bl	800ba1c <_Balloc>
 800bc6c:	b930      	cbnz	r0, 800bc7c <__multiply+0x44>
 800bc6e:	4602      	mov	r2, r0
 800bc70:	4b44      	ldr	r3, [pc, #272]	; (800bd84 <__multiply+0x14c>)
 800bc72:	4845      	ldr	r0, [pc, #276]	; (800bd88 <__multiply+0x150>)
 800bc74:	f240 115d 	movw	r1, #349	; 0x15d
 800bc78:	f7ff f80a 	bl	800ac90 <__assert_func>
 800bc7c:	f100 0514 	add.w	r5, r0, #20
 800bc80:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800bc84:	462b      	mov	r3, r5
 800bc86:	2200      	movs	r2, #0
 800bc88:	4543      	cmp	r3, r8
 800bc8a:	d321      	bcc.n	800bcd0 <__multiply+0x98>
 800bc8c:	f104 0314 	add.w	r3, r4, #20
 800bc90:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800bc94:	f109 0314 	add.w	r3, r9, #20
 800bc98:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800bc9c:	9202      	str	r2, [sp, #8]
 800bc9e:	1b3a      	subs	r2, r7, r4
 800bca0:	3a15      	subs	r2, #21
 800bca2:	f022 0203 	bic.w	r2, r2, #3
 800bca6:	3204      	adds	r2, #4
 800bca8:	f104 0115 	add.w	r1, r4, #21
 800bcac:	428f      	cmp	r7, r1
 800bcae:	bf38      	it	cc
 800bcb0:	2204      	movcc	r2, #4
 800bcb2:	9201      	str	r2, [sp, #4]
 800bcb4:	9a02      	ldr	r2, [sp, #8]
 800bcb6:	9303      	str	r3, [sp, #12]
 800bcb8:	429a      	cmp	r2, r3
 800bcba:	d80c      	bhi.n	800bcd6 <__multiply+0x9e>
 800bcbc:	2e00      	cmp	r6, #0
 800bcbe:	dd03      	ble.n	800bcc8 <__multiply+0x90>
 800bcc0:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800bcc4:	2b00      	cmp	r3, #0
 800bcc6:	d05a      	beq.n	800bd7e <__multiply+0x146>
 800bcc8:	6106      	str	r6, [r0, #16]
 800bcca:	b005      	add	sp, #20
 800bccc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bcd0:	f843 2b04 	str.w	r2, [r3], #4
 800bcd4:	e7d8      	b.n	800bc88 <__multiply+0x50>
 800bcd6:	f8b3 a000 	ldrh.w	sl, [r3]
 800bcda:	f1ba 0f00 	cmp.w	sl, #0
 800bcde:	d024      	beq.n	800bd2a <__multiply+0xf2>
 800bce0:	f104 0e14 	add.w	lr, r4, #20
 800bce4:	46a9      	mov	r9, r5
 800bce6:	f04f 0c00 	mov.w	ip, #0
 800bcea:	f85e 2b04 	ldr.w	r2, [lr], #4
 800bcee:	f8d9 1000 	ldr.w	r1, [r9]
 800bcf2:	fa1f fb82 	uxth.w	fp, r2
 800bcf6:	b289      	uxth	r1, r1
 800bcf8:	fb0a 110b 	mla	r1, sl, fp, r1
 800bcfc:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800bd00:	f8d9 2000 	ldr.w	r2, [r9]
 800bd04:	4461      	add	r1, ip
 800bd06:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800bd0a:	fb0a c20b 	mla	r2, sl, fp, ip
 800bd0e:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800bd12:	b289      	uxth	r1, r1
 800bd14:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800bd18:	4577      	cmp	r7, lr
 800bd1a:	f849 1b04 	str.w	r1, [r9], #4
 800bd1e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800bd22:	d8e2      	bhi.n	800bcea <__multiply+0xb2>
 800bd24:	9a01      	ldr	r2, [sp, #4]
 800bd26:	f845 c002 	str.w	ip, [r5, r2]
 800bd2a:	9a03      	ldr	r2, [sp, #12]
 800bd2c:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800bd30:	3304      	adds	r3, #4
 800bd32:	f1b9 0f00 	cmp.w	r9, #0
 800bd36:	d020      	beq.n	800bd7a <__multiply+0x142>
 800bd38:	6829      	ldr	r1, [r5, #0]
 800bd3a:	f104 0c14 	add.w	ip, r4, #20
 800bd3e:	46ae      	mov	lr, r5
 800bd40:	f04f 0a00 	mov.w	sl, #0
 800bd44:	f8bc b000 	ldrh.w	fp, [ip]
 800bd48:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800bd4c:	fb09 220b 	mla	r2, r9, fp, r2
 800bd50:	4492      	add	sl, r2
 800bd52:	b289      	uxth	r1, r1
 800bd54:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800bd58:	f84e 1b04 	str.w	r1, [lr], #4
 800bd5c:	f85c 2b04 	ldr.w	r2, [ip], #4
 800bd60:	f8be 1000 	ldrh.w	r1, [lr]
 800bd64:	0c12      	lsrs	r2, r2, #16
 800bd66:	fb09 1102 	mla	r1, r9, r2, r1
 800bd6a:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800bd6e:	4567      	cmp	r7, ip
 800bd70:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800bd74:	d8e6      	bhi.n	800bd44 <__multiply+0x10c>
 800bd76:	9a01      	ldr	r2, [sp, #4]
 800bd78:	50a9      	str	r1, [r5, r2]
 800bd7a:	3504      	adds	r5, #4
 800bd7c:	e79a      	b.n	800bcb4 <__multiply+0x7c>
 800bd7e:	3e01      	subs	r6, #1
 800bd80:	e79c      	b.n	800bcbc <__multiply+0x84>
 800bd82:	bf00      	nop
 800bd84:	0800d7ad 	.word	0x0800d7ad
 800bd88:	0800d7be 	.word	0x0800d7be

0800bd8c <__pow5mult>:
 800bd8c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bd90:	4615      	mov	r5, r2
 800bd92:	f012 0203 	ands.w	r2, r2, #3
 800bd96:	4606      	mov	r6, r0
 800bd98:	460f      	mov	r7, r1
 800bd9a:	d007      	beq.n	800bdac <__pow5mult+0x20>
 800bd9c:	4c25      	ldr	r4, [pc, #148]	; (800be34 <__pow5mult+0xa8>)
 800bd9e:	3a01      	subs	r2, #1
 800bda0:	2300      	movs	r3, #0
 800bda2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800bda6:	f7ff fe9b 	bl	800bae0 <__multadd>
 800bdaa:	4607      	mov	r7, r0
 800bdac:	10ad      	asrs	r5, r5, #2
 800bdae:	d03d      	beq.n	800be2c <__pow5mult+0xa0>
 800bdb0:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800bdb2:	b97c      	cbnz	r4, 800bdd4 <__pow5mult+0x48>
 800bdb4:	2010      	movs	r0, #16
 800bdb6:	f7ff fe1b 	bl	800b9f0 <malloc>
 800bdba:	4602      	mov	r2, r0
 800bdbc:	6270      	str	r0, [r6, #36]	; 0x24
 800bdbe:	b928      	cbnz	r0, 800bdcc <__pow5mult+0x40>
 800bdc0:	4b1d      	ldr	r3, [pc, #116]	; (800be38 <__pow5mult+0xac>)
 800bdc2:	481e      	ldr	r0, [pc, #120]	; (800be3c <__pow5mult+0xb0>)
 800bdc4:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800bdc8:	f7fe ff62 	bl	800ac90 <__assert_func>
 800bdcc:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800bdd0:	6004      	str	r4, [r0, #0]
 800bdd2:	60c4      	str	r4, [r0, #12]
 800bdd4:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800bdd8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800bddc:	b94c      	cbnz	r4, 800bdf2 <__pow5mult+0x66>
 800bdde:	f240 2171 	movw	r1, #625	; 0x271
 800bde2:	4630      	mov	r0, r6
 800bde4:	f7ff ff12 	bl	800bc0c <__i2b>
 800bde8:	2300      	movs	r3, #0
 800bdea:	f8c8 0008 	str.w	r0, [r8, #8]
 800bdee:	4604      	mov	r4, r0
 800bdf0:	6003      	str	r3, [r0, #0]
 800bdf2:	f04f 0900 	mov.w	r9, #0
 800bdf6:	07eb      	lsls	r3, r5, #31
 800bdf8:	d50a      	bpl.n	800be10 <__pow5mult+0x84>
 800bdfa:	4639      	mov	r1, r7
 800bdfc:	4622      	mov	r2, r4
 800bdfe:	4630      	mov	r0, r6
 800be00:	f7ff ff1a 	bl	800bc38 <__multiply>
 800be04:	4639      	mov	r1, r7
 800be06:	4680      	mov	r8, r0
 800be08:	4630      	mov	r0, r6
 800be0a:	f7ff fe47 	bl	800ba9c <_Bfree>
 800be0e:	4647      	mov	r7, r8
 800be10:	106d      	asrs	r5, r5, #1
 800be12:	d00b      	beq.n	800be2c <__pow5mult+0xa0>
 800be14:	6820      	ldr	r0, [r4, #0]
 800be16:	b938      	cbnz	r0, 800be28 <__pow5mult+0x9c>
 800be18:	4622      	mov	r2, r4
 800be1a:	4621      	mov	r1, r4
 800be1c:	4630      	mov	r0, r6
 800be1e:	f7ff ff0b 	bl	800bc38 <__multiply>
 800be22:	6020      	str	r0, [r4, #0]
 800be24:	f8c0 9000 	str.w	r9, [r0]
 800be28:	4604      	mov	r4, r0
 800be2a:	e7e4      	b.n	800bdf6 <__pow5mult+0x6a>
 800be2c:	4638      	mov	r0, r7
 800be2e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800be32:	bf00      	nop
 800be34:	0800d910 	.word	0x0800d910
 800be38:	0800d594 	.word	0x0800d594
 800be3c:	0800d7be 	.word	0x0800d7be

0800be40 <__lshift>:
 800be40:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800be44:	460c      	mov	r4, r1
 800be46:	6849      	ldr	r1, [r1, #4]
 800be48:	6923      	ldr	r3, [r4, #16]
 800be4a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800be4e:	68a3      	ldr	r3, [r4, #8]
 800be50:	4607      	mov	r7, r0
 800be52:	4691      	mov	r9, r2
 800be54:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800be58:	f108 0601 	add.w	r6, r8, #1
 800be5c:	42b3      	cmp	r3, r6
 800be5e:	db0b      	blt.n	800be78 <__lshift+0x38>
 800be60:	4638      	mov	r0, r7
 800be62:	f7ff fddb 	bl	800ba1c <_Balloc>
 800be66:	4605      	mov	r5, r0
 800be68:	b948      	cbnz	r0, 800be7e <__lshift+0x3e>
 800be6a:	4602      	mov	r2, r0
 800be6c:	4b2a      	ldr	r3, [pc, #168]	; (800bf18 <__lshift+0xd8>)
 800be6e:	482b      	ldr	r0, [pc, #172]	; (800bf1c <__lshift+0xdc>)
 800be70:	f240 11d9 	movw	r1, #473	; 0x1d9
 800be74:	f7fe ff0c 	bl	800ac90 <__assert_func>
 800be78:	3101      	adds	r1, #1
 800be7a:	005b      	lsls	r3, r3, #1
 800be7c:	e7ee      	b.n	800be5c <__lshift+0x1c>
 800be7e:	2300      	movs	r3, #0
 800be80:	f100 0114 	add.w	r1, r0, #20
 800be84:	f100 0210 	add.w	r2, r0, #16
 800be88:	4618      	mov	r0, r3
 800be8a:	4553      	cmp	r3, sl
 800be8c:	db37      	blt.n	800befe <__lshift+0xbe>
 800be8e:	6920      	ldr	r0, [r4, #16]
 800be90:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800be94:	f104 0314 	add.w	r3, r4, #20
 800be98:	f019 091f 	ands.w	r9, r9, #31
 800be9c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800bea0:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800bea4:	d02f      	beq.n	800bf06 <__lshift+0xc6>
 800bea6:	f1c9 0e20 	rsb	lr, r9, #32
 800beaa:	468a      	mov	sl, r1
 800beac:	f04f 0c00 	mov.w	ip, #0
 800beb0:	681a      	ldr	r2, [r3, #0]
 800beb2:	fa02 f209 	lsl.w	r2, r2, r9
 800beb6:	ea42 020c 	orr.w	r2, r2, ip
 800beba:	f84a 2b04 	str.w	r2, [sl], #4
 800bebe:	f853 2b04 	ldr.w	r2, [r3], #4
 800bec2:	4298      	cmp	r0, r3
 800bec4:	fa22 fc0e 	lsr.w	ip, r2, lr
 800bec8:	d8f2      	bhi.n	800beb0 <__lshift+0x70>
 800beca:	1b03      	subs	r3, r0, r4
 800becc:	3b15      	subs	r3, #21
 800bece:	f023 0303 	bic.w	r3, r3, #3
 800bed2:	3304      	adds	r3, #4
 800bed4:	f104 0215 	add.w	r2, r4, #21
 800bed8:	4290      	cmp	r0, r2
 800beda:	bf38      	it	cc
 800bedc:	2304      	movcc	r3, #4
 800bede:	f841 c003 	str.w	ip, [r1, r3]
 800bee2:	f1bc 0f00 	cmp.w	ip, #0
 800bee6:	d001      	beq.n	800beec <__lshift+0xac>
 800bee8:	f108 0602 	add.w	r6, r8, #2
 800beec:	3e01      	subs	r6, #1
 800beee:	4638      	mov	r0, r7
 800bef0:	612e      	str	r6, [r5, #16]
 800bef2:	4621      	mov	r1, r4
 800bef4:	f7ff fdd2 	bl	800ba9c <_Bfree>
 800bef8:	4628      	mov	r0, r5
 800befa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800befe:	f842 0f04 	str.w	r0, [r2, #4]!
 800bf02:	3301      	adds	r3, #1
 800bf04:	e7c1      	b.n	800be8a <__lshift+0x4a>
 800bf06:	3904      	subs	r1, #4
 800bf08:	f853 2b04 	ldr.w	r2, [r3], #4
 800bf0c:	f841 2f04 	str.w	r2, [r1, #4]!
 800bf10:	4298      	cmp	r0, r3
 800bf12:	d8f9      	bhi.n	800bf08 <__lshift+0xc8>
 800bf14:	e7ea      	b.n	800beec <__lshift+0xac>
 800bf16:	bf00      	nop
 800bf18:	0800d7ad 	.word	0x0800d7ad
 800bf1c:	0800d7be 	.word	0x0800d7be

0800bf20 <__mcmp>:
 800bf20:	b530      	push	{r4, r5, lr}
 800bf22:	6902      	ldr	r2, [r0, #16]
 800bf24:	690c      	ldr	r4, [r1, #16]
 800bf26:	1b12      	subs	r2, r2, r4
 800bf28:	d10e      	bne.n	800bf48 <__mcmp+0x28>
 800bf2a:	f100 0314 	add.w	r3, r0, #20
 800bf2e:	3114      	adds	r1, #20
 800bf30:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800bf34:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800bf38:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800bf3c:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800bf40:	42a5      	cmp	r5, r4
 800bf42:	d003      	beq.n	800bf4c <__mcmp+0x2c>
 800bf44:	d305      	bcc.n	800bf52 <__mcmp+0x32>
 800bf46:	2201      	movs	r2, #1
 800bf48:	4610      	mov	r0, r2
 800bf4a:	bd30      	pop	{r4, r5, pc}
 800bf4c:	4283      	cmp	r3, r0
 800bf4e:	d3f3      	bcc.n	800bf38 <__mcmp+0x18>
 800bf50:	e7fa      	b.n	800bf48 <__mcmp+0x28>
 800bf52:	f04f 32ff 	mov.w	r2, #4294967295
 800bf56:	e7f7      	b.n	800bf48 <__mcmp+0x28>

0800bf58 <__mdiff>:
 800bf58:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bf5c:	460c      	mov	r4, r1
 800bf5e:	4606      	mov	r6, r0
 800bf60:	4611      	mov	r1, r2
 800bf62:	4620      	mov	r0, r4
 800bf64:	4690      	mov	r8, r2
 800bf66:	f7ff ffdb 	bl	800bf20 <__mcmp>
 800bf6a:	1e05      	subs	r5, r0, #0
 800bf6c:	d110      	bne.n	800bf90 <__mdiff+0x38>
 800bf6e:	4629      	mov	r1, r5
 800bf70:	4630      	mov	r0, r6
 800bf72:	f7ff fd53 	bl	800ba1c <_Balloc>
 800bf76:	b930      	cbnz	r0, 800bf86 <__mdiff+0x2e>
 800bf78:	4b3a      	ldr	r3, [pc, #232]	; (800c064 <__mdiff+0x10c>)
 800bf7a:	4602      	mov	r2, r0
 800bf7c:	f240 2132 	movw	r1, #562	; 0x232
 800bf80:	4839      	ldr	r0, [pc, #228]	; (800c068 <__mdiff+0x110>)
 800bf82:	f7fe fe85 	bl	800ac90 <__assert_func>
 800bf86:	2301      	movs	r3, #1
 800bf88:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800bf8c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bf90:	bfa4      	itt	ge
 800bf92:	4643      	movge	r3, r8
 800bf94:	46a0      	movge	r8, r4
 800bf96:	4630      	mov	r0, r6
 800bf98:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800bf9c:	bfa6      	itte	ge
 800bf9e:	461c      	movge	r4, r3
 800bfa0:	2500      	movge	r5, #0
 800bfa2:	2501      	movlt	r5, #1
 800bfa4:	f7ff fd3a 	bl	800ba1c <_Balloc>
 800bfa8:	b920      	cbnz	r0, 800bfb4 <__mdiff+0x5c>
 800bfaa:	4b2e      	ldr	r3, [pc, #184]	; (800c064 <__mdiff+0x10c>)
 800bfac:	4602      	mov	r2, r0
 800bfae:	f44f 7110 	mov.w	r1, #576	; 0x240
 800bfb2:	e7e5      	b.n	800bf80 <__mdiff+0x28>
 800bfb4:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800bfb8:	6926      	ldr	r6, [r4, #16]
 800bfba:	60c5      	str	r5, [r0, #12]
 800bfbc:	f104 0914 	add.w	r9, r4, #20
 800bfc0:	f108 0514 	add.w	r5, r8, #20
 800bfc4:	f100 0e14 	add.w	lr, r0, #20
 800bfc8:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800bfcc:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800bfd0:	f108 0210 	add.w	r2, r8, #16
 800bfd4:	46f2      	mov	sl, lr
 800bfd6:	2100      	movs	r1, #0
 800bfd8:	f859 3b04 	ldr.w	r3, [r9], #4
 800bfdc:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800bfe0:	fa1f f883 	uxth.w	r8, r3
 800bfe4:	fa11 f18b 	uxtah	r1, r1, fp
 800bfe8:	0c1b      	lsrs	r3, r3, #16
 800bfea:	eba1 0808 	sub.w	r8, r1, r8
 800bfee:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800bff2:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800bff6:	fa1f f888 	uxth.w	r8, r8
 800bffa:	1419      	asrs	r1, r3, #16
 800bffc:	454e      	cmp	r6, r9
 800bffe:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800c002:	f84a 3b04 	str.w	r3, [sl], #4
 800c006:	d8e7      	bhi.n	800bfd8 <__mdiff+0x80>
 800c008:	1b33      	subs	r3, r6, r4
 800c00a:	3b15      	subs	r3, #21
 800c00c:	f023 0303 	bic.w	r3, r3, #3
 800c010:	3304      	adds	r3, #4
 800c012:	3415      	adds	r4, #21
 800c014:	42a6      	cmp	r6, r4
 800c016:	bf38      	it	cc
 800c018:	2304      	movcc	r3, #4
 800c01a:	441d      	add	r5, r3
 800c01c:	4473      	add	r3, lr
 800c01e:	469e      	mov	lr, r3
 800c020:	462e      	mov	r6, r5
 800c022:	4566      	cmp	r6, ip
 800c024:	d30e      	bcc.n	800c044 <__mdiff+0xec>
 800c026:	f10c 0203 	add.w	r2, ip, #3
 800c02a:	1b52      	subs	r2, r2, r5
 800c02c:	f022 0203 	bic.w	r2, r2, #3
 800c030:	3d03      	subs	r5, #3
 800c032:	45ac      	cmp	ip, r5
 800c034:	bf38      	it	cc
 800c036:	2200      	movcc	r2, #0
 800c038:	441a      	add	r2, r3
 800c03a:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800c03e:	b17b      	cbz	r3, 800c060 <__mdiff+0x108>
 800c040:	6107      	str	r7, [r0, #16]
 800c042:	e7a3      	b.n	800bf8c <__mdiff+0x34>
 800c044:	f856 8b04 	ldr.w	r8, [r6], #4
 800c048:	fa11 f288 	uxtah	r2, r1, r8
 800c04c:	1414      	asrs	r4, r2, #16
 800c04e:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800c052:	b292      	uxth	r2, r2
 800c054:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800c058:	f84e 2b04 	str.w	r2, [lr], #4
 800c05c:	1421      	asrs	r1, r4, #16
 800c05e:	e7e0      	b.n	800c022 <__mdiff+0xca>
 800c060:	3f01      	subs	r7, #1
 800c062:	e7ea      	b.n	800c03a <__mdiff+0xe2>
 800c064:	0800d7ad 	.word	0x0800d7ad
 800c068:	0800d7be 	.word	0x0800d7be

0800c06c <__d2b>:
 800c06c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800c070:	4689      	mov	r9, r1
 800c072:	2101      	movs	r1, #1
 800c074:	ec57 6b10 	vmov	r6, r7, d0
 800c078:	4690      	mov	r8, r2
 800c07a:	f7ff fccf 	bl	800ba1c <_Balloc>
 800c07e:	4604      	mov	r4, r0
 800c080:	b930      	cbnz	r0, 800c090 <__d2b+0x24>
 800c082:	4602      	mov	r2, r0
 800c084:	4b25      	ldr	r3, [pc, #148]	; (800c11c <__d2b+0xb0>)
 800c086:	4826      	ldr	r0, [pc, #152]	; (800c120 <__d2b+0xb4>)
 800c088:	f240 310a 	movw	r1, #778	; 0x30a
 800c08c:	f7fe fe00 	bl	800ac90 <__assert_func>
 800c090:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800c094:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800c098:	bb35      	cbnz	r5, 800c0e8 <__d2b+0x7c>
 800c09a:	2e00      	cmp	r6, #0
 800c09c:	9301      	str	r3, [sp, #4]
 800c09e:	d028      	beq.n	800c0f2 <__d2b+0x86>
 800c0a0:	4668      	mov	r0, sp
 800c0a2:	9600      	str	r6, [sp, #0]
 800c0a4:	f7ff fd82 	bl	800bbac <__lo0bits>
 800c0a8:	9900      	ldr	r1, [sp, #0]
 800c0aa:	b300      	cbz	r0, 800c0ee <__d2b+0x82>
 800c0ac:	9a01      	ldr	r2, [sp, #4]
 800c0ae:	f1c0 0320 	rsb	r3, r0, #32
 800c0b2:	fa02 f303 	lsl.w	r3, r2, r3
 800c0b6:	430b      	orrs	r3, r1
 800c0b8:	40c2      	lsrs	r2, r0
 800c0ba:	6163      	str	r3, [r4, #20]
 800c0bc:	9201      	str	r2, [sp, #4]
 800c0be:	9b01      	ldr	r3, [sp, #4]
 800c0c0:	61a3      	str	r3, [r4, #24]
 800c0c2:	2b00      	cmp	r3, #0
 800c0c4:	bf14      	ite	ne
 800c0c6:	2202      	movne	r2, #2
 800c0c8:	2201      	moveq	r2, #1
 800c0ca:	6122      	str	r2, [r4, #16]
 800c0cc:	b1d5      	cbz	r5, 800c104 <__d2b+0x98>
 800c0ce:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800c0d2:	4405      	add	r5, r0
 800c0d4:	f8c9 5000 	str.w	r5, [r9]
 800c0d8:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800c0dc:	f8c8 0000 	str.w	r0, [r8]
 800c0e0:	4620      	mov	r0, r4
 800c0e2:	b003      	add	sp, #12
 800c0e4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c0e8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800c0ec:	e7d5      	b.n	800c09a <__d2b+0x2e>
 800c0ee:	6161      	str	r1, [r4, #20]
 800c0f0:	e7e5      	b.n	800c0be <__d2b+0x52>
 800c0f2:	a801      	add	r0, sp, #4
 800c0f4:	f7ff fd5a 	bl	800bbac <__lo0bits>
 800c0f8:	9b01      	ldr	r3, [sp, #4]
 800c0fa:	6163      	str	r3, [r4, #20]
 800c0fc:	2201      	movs	r2, #1
 800c0fe:	6122      	str	r2, [r4, #16]
 800c100:	3020      	adds	r0, #32
 800c102:	e7e3      	b.n	800c0cc <__d2b+0x60>
 800c104:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800c108:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800c10c:	f8c9 0000 	str.w	r0, [r9]
 800c110:	6918      	ldr	r0, [r3, #16]
 800c112:	f7ff fd2b 	bl	800bb6c <__hi0bits>
 800c116:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800c11a:	e7df      	b.n	800c0dc <__d2b+0x70>
 800c11c:	0800d7ad 	.word	0x0800d7ad
 800c120:	0800d7be 	.word	0x0800d7be

0800c124 <_calloc_r>:
 800c124:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800c126:	fba1 2402 	umull	r2, r4, r1, r2
 800c12a:	b94c      	cbnz	r4, 800c140 <_calloc_r+0x1c>
 800c12c:	4611      	mov	r1, r2
 800c12e:	9201      	str	r2, [sp, #4]
 800c130:	f000 f87a 	bl	800c228 <_malloc_r>
 800c134:	9a01      	ldr	r2, [sp, #4]
 800c136:	4605      	mov	r5, r0
 800c138:	b930      	cbnz	r0, 800c148 <_calloc_r+0x24>
 800c13a:	4628      	mov	r0, r5
 800c13c:	b003      	add	sp, #12
 800c13e:	bd30      	pop	{r4, r5, pc}
 800c140:	220c      	movs	r2, #12
 800c142:	6002      	str	r2, [r0, #0]
 800c144:	2500      	movs	r5, #0
 800c146:	e7f8      	b.n	800c13a <_calloc_r+0x16>
 800c148:	4621      	mov	r1, r4
 800c14a:	f7fd fff3 	bl	800a134 <memset>
 800c14e:	e7f4      	b.n	800c13a <_calloc_r+0x16>

0800c150 <_free_r>:
 800c150:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800c152:	2900      	cmp	r1, #0
 800c154:	d044      	beq.n	800c1e0 <_free_r+0x90>
 800c156:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c15a:	9001      	str	r0, [sp, #4]
 800c15c:	2b00      	cmp	r3, #0
 800c15e:	f1a1 0404 	sub.w	r4, r1, #4
 800c162:	bfb8      	it	lt
 800c164:	18e4      	addlt	r4, r4, r3
 800c166:	f000 fead 	bl	800cec4 <__malloc_lock>
 800c16a:	4a1e      	ldr	r2, [pc, #120]	; (800c1e4 <_free_r+0x94>)
 800c16c:	9801      	ldr	r0, [sp, #4]
 800c16e:	6813      	ldr	r3, [r2, #0]
 800c170:	b933      	cbnz	r3, 800c180 <_free_r+0x30>
 800c172:	6063      	str	r3, [r4, #4]
 800c174:	6014      	str	r4, [r2, #0]
 800c176:	b003      	add	sp, #12
 800c178:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800c17c:	f000 bea8 	b.w	800ced0 <__malloc_unlock>
 800c180:	42a3      	cmp	r3, r4
 800c182:	d908      	bls.n	800c196 <_free_r+0x46>
 800c184:	6825      	ldr	r5, [r4, #0]
 800c186:	1961      	adds	r1, r4, r5
 800c188:	428b      	cmp	r3, r1
 800c18a:	bf01      	itttt	eq
 800c18c:	6819      	ldreq	r1, [r3, #0]
 800c18e:	685b      	ldreq	r3, [r3, #4]
 800c190:	1949      	addeq	r1, r1, r5
 800c192:	6021      	streq	r1, [r4, #0]
 800c194:	e7ed      	b.n	800c172 <_free_r+0x22>
 800c196:	461a      	mov	r2, r3
 800c198:	685b      	ldr	r3, [r3, #4]
 800c19a:	b10b      	cbz	r3, 800c1a0 <_free_r+0x50>
 800c19c:	42a3      	cmp	r3, r4
 800c19e:	d9fa      	bls.n	800c196 <_free_r+0x46>
 800c1a0:	6811      	ldr	r1, [r2, #0]
 800c1a2:	1855      	adds	r5, r2, r1
 800c1a4:	42a5      	cmp	r5, r4
 800c1a6:	d10b      	bne.n	800c1c0 <_free_r+0x70>
 800c1a8:	6824      	ldr	r4, [r4, #0]
 800c1aa:	4421      	add	r1, r4
 800c1ac:	1854      	adds	r4, r2, r1
 800c1ae:	42a3      	cmp	r3, r4
 800c1b0:	6011      	str	r1, [r2, #0]
 800c1b2:	d1e0      	bne.n	800c176 <_free_r+0x26>
 800c1b4:	681c      	ldr	r4, [r3, #0]
 800c1b6:	685b      	ldr	r3, [r3, #4]
 800c1b8:	6053      	str	r3, [r2, #4]
 800c1ba:	4421      	add	r1, r4
 800c1bc:	6011      	str	r1, [r2, #0]
 800c1be:	e7da      	b.n	800c176 <_free_r+0x26>
 800c1c0:	d902      	bls.n	800c1c8 <_free_r+0x78>
 800c1c2:	230c      	movs	r3, #12
 800c1c4:	6003      	str	r3, [r0, #0]
 800c1c6:	e7d6      	b.n	800c176 <_free_r+0x26>
 800c1c8:	6825      	ldr	r5, [r4, #0]
 800c1ca:	1961      	adds	r1, r4, r5
 800c1cc:	428b      	cmp	r3, r1
 800c1ce:	bf04      	itt	eq
 800c1d0:	6819      	ldreq	r1, [r3, #0]
 800c1d2:	685b      	ldreq	r3, [r3, #4]
 800c1d4:	6063      	str	r3, [r4, #4]
 800c1d6:	bf04      	itt	eq
 800c1d8:	1949      	addeq	r1, r1, r5
 800c1da:	6021      	streq	r1, [r4, #0]
 800c1dc:	6054      	str	r4, [r2, #4]
 800c1de:	e7ca      	b.n	800c176 <_free_r+0x26>
 800c1e0:	b003      	add	sp, #12
 800c1e2:	bd30      	pop	{r4, r5, pc}
 800c1e4:	200005dc 	.word	0x200005dc

0800c1e8 <sbrk_aligned>:
 800c1e8:	b570      	push	{r4, r5, r6, lr}
 800c1ea:	4e0e      	ldr	r6, [pc, #56]	; (800c224 <sbrk_aligned+0x3c>)
 800c1ec:	460c      	mov	r4, r1
 800c1ee:	6831      	ldr	r1, [r6, #0]
 800c1f0:	4605      	mov	r5, r0
 800c1f2:	b911      	cbnz	r1, 800c1fa <sbrk_aligned+0x12>
 800c1f4:	f000 fb42 	bl	800c87c <_sbrk_r>
 800c1f8:	6030      	str	r0, [r6, #0]
 800c1fa:	4621      	mov	r1, r4
 800c1fc:	4628      	mov	r0, r5
 800c1fe:	f000 fb3d 	bl	800c87c <_sbrk_r>
 800c202:	1c43      	adds	r3, r0, #1
 800c204:	d00a      	beq.n	800c21c <sbrk_aligned+0x34>
 800c206:	1cc4      	adds	r4, r0, #3
 800c208:	f024 0403 	bic.w	r4, r4, #3
 800c20c:	42a0      	cmp	r0, r4
 800c20e:	d007      	beq.n	800c220 <sbrk_aligned+0x38>
 800c210:	1a21      	subs	r1, r4, r0
 800c212:	4628      	mov	r0, r5
 800c214:	f000 fb32 	bl	800c87c <_sbrk_r>
 800c218:	3001      	adds	r0, #1
 800c21a:	d101      	bne.n	800c220 <sbrk_aligned+0x38>
 800c21c:	f04f 34ff 	mov.w	r4, #4294967295
 800c220:	4620      	mov	r0, r4
 800c222:	bd70      	pop	{r4, r5, r6, pc}
 800c224:	200005e0 	.word	0x200005e0

0800c228 <_malloc_r>:
 800c228:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c22c:	1ccd      	adds	r5, r1, #3
 800c22e:	f025 0503 	bic.w	r5, r5, #3
 800c232:	3508      	adds	r5, #8
 800c234:	2d0c      	cmp	r5, #12
 800c236:	bf38      	it	cc
 800c238:	250c      	movcc	r5, #12
 800c23a:	2d00      	cmp	r5, #0
 800c23c:	4607      	mov	r7, r0
 800c23e:	db01      	blt.n	800c244 <_malloc_r+0x1c>
 800c240:	42a9      	cmp	r1, r5
 800c242:	d905      	bls.n	800c250 <_malloc_r+0x28>
 800c244:	230c      	movs	r3, #12
 800c246:	603b      	str	r3, [r7, #0]
 800c248:	2600      	movs	r6, #0
 800c24a:	4630      	mov	r0, r6
 800c24c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c250:	4e2e      	ldr	r6, [pc, #184]	; (800c30c <_malloc_r+0xe4>)
 800c252:	f000 fe37 	bl	800cec4 <__malloc_lock>
 800c256:	6833      	ldr	r3, [r6, #0]
 800c258:	461c      	mov	r4, r3
 800c25a:	bb34      	cbnz	r4, 800c2aa <_malloc_r+0x82>
 800c25c:	4629      	mov	r1, r5
 800c25e:	4638      	mov	r0, r7
 800c260:	f7ff ffc2 	bl	800c1e8 <sbrk_aligned>
 800c264:	1c43      	adds	r3, r0, #1
 800c266:	4604      	mov	r4, r0
 800c268:	d14d      	bne.n	800c306 <_malloc_r+0xde>
 800c26a:	6834      	ldr	r4, [r6, #0]
 800c26c:	4626      	mov	r6, r4
 800c26e:	2e00      	cmp	r6, #0
 800c270:	d140      	bne.n	800c2f4 <_malloc_r+0xcc>
 800c272:	6823      	ldr	r3, [r4, #0]
 800c274:	4631      	mov	r1, r6
 800c276:	4638      	mov	r0, r7
 800c278:	eb04 0803 	add.w	r8, r4, r3
 800c27c:	f000 fafe 	bl	800c87c <_sbrk_r>
 800c280:	4580      	cmp	r8, r0
 800c282:	d13a      	bne.n	800c2fa <_malloc_r+0xd2>
 800c284:	6821      	ldr	r1, [r4, #0]
 800c286:	3503      	adds	r5, #3
 800c288:	1a6d      	subs	r5, r5, r1
 800c28a:	f025 0503 	bic.w	r5, r5, #3
 800c28e:	3508      	adds	r5, #8
 800c290:	2d0c      	cmp	r5, #12
 800c292:	bf38      	it	cc
 800c294:	250c      	movcc	r5, #12
 800c296:	4629      	mov	r1, r5
 800c298:	4638      	mov	r0, r7
 800c29a:	f7ff ffa5 	bl	800c1e8 <sbrk_aligned>
 800c29e:	3001      	adds	r0, #1
 800c2a0:	d02b      	beq.n	800c2fa <_malloc_r+0xd2>
 800c2a2:	6823      	ldr	r3, [r4, #0]
 800c2a4:	442b      	add	r3, r5
 800c2a6:	6023      	str	r3, [r4, #0]
 800c2a8:	e00e      	b.n	800c2c8 <_malloc_r+0xa0>
 800c2aa:	6822      	ldr	r2, [r4, #0]
 800c2ac:	1b52      	subs	r2, r2, r5
 800c2ae:	d41e      	bmi.n	800c2ee <_malloc_r+0xc6>
 800c2b0:	2a0b      	cmp	r2, #11
 800c2b2:	d916      	bls.n	800c2e2 <_malloc_r+0xba>
 800c2b4:	1961      	adds	r1, r4, r5
 800c2b6:	42a3      	cmp	r3, r4
 800c2b8:	6025      	str	r5, [r4, #0]
 800c2ba:	bf18      	it	ne
 800c2bc:	6059      	strne	r1, [r3, #4]
 800c2be:	6863      	ldr	r3, [r4, #4]
 800c2c0:	bf08      	it	eq
 800c2c2:	6031      	streq	r1, [r6, #0]
 800c2c4:	5162      	str	r2, [r4, r5]
 800c2c6:	604b      	str	r3, [r1, #4]
 800c2c8:	4638      	mov	r0, r7
 800c2ca:	f104 060b 	add.w	r6, r4, #11
 800c2ce:	f000 fdff 	bl	800ced0 <__malloc_unlock>
 800c2d2:	f026 0607 	bic.w	r6, r6, #7
 800c2d6:	1d23      	adds	r3, r4, #4
 800c2d8:	1af2      	subs	r2, r6, r3
 800c2da:	d0b6      	beq.n	800c24a <_malloc_r+0x22>
 800c2dc:	1b9b      	subs	r3, r3, r6
 800c2de:	50a3      	str	r3, [r4, r2]
 800c2e0:	e7b3      	b.n	800c24a <_malloc_r+0x22>
 800c2e2:	6862      	ldr	r2, [r4, #4]
 800c2e4:	42a3      	cmp	r3, r4
 800c2e6:	bf0c      	ite	eq
 800c2e8:	6032      	streq	r2, [r6, #0]
 800c2ea:	605a      	strne	r2, [r3, #4]
 800c2ec:	e7ec      	b.n	800c2c8 <_malloc_r+0xa0>
 800c2ee:	4623      	mov	r3, r4
 800c2f0:	6864      	ldr	r4, [r4, #4]
 800c2f2:	e7b2      	b.n	800c25a <_malloc_r+0x32>
 800c2f4:	4634      	mov	r4, r6
 800c2f6:	6876      	ldr	r6, [r6, #4]
 800c2f8:	e7b9      	b.n	800c26e <_malloc_r+0x46>
 800c2fa:	230c      	movs	r3, #12
 800c2fc:	603b      	str	r3, [r7, #0]
 800c2fe:	4638      	mov	r0, r7
 800c300:	f000 fde6 	bl	800ced0 <__malloc_unlock>
 800c304:	e7a1      	b.n	800c24a <_malloc_r+0x22>
 800c306:	6025      	str	r5, [r4, #0]
 800c308:	e7de      	b.n	800c2c8 <_malloc_r+0xa0>
 800c30a:	bf00      	nop
 800c30c:	200005dc 	.word	0x200005dc

0800c310 <__ssputs_r>:
 800c310:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c314:	688e      	ldr	r6, [r1, #8]
 800c316:	429e      	cmp	r6, r3
 800c318:	4682      	mov	sl, r0
 800c31a:	460c      	mov	r4, r1
 800c31c:	4690      	mov	r8, r2
 800c31e:	461f      	mov	r7, r3
 800c320:	d838      	bhi.n	800c394 <__ssputs_r+0x84>
 800c322:	898a      	ldrh	r2, [r1, #12]
 800c324:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800c328:	d032      	beq.n	800c390 <__ssputs_r+0x80>
 800c32a:	6825      	ldr	r5, [r4, #0]
 800c32c:	6909      	ldr	r1, [r1, #16]
 800c32e:	eba5 0901 	sub.w	r9, r5, r1
 800c332:	6965      	ldr	r5, [r4, #20]
 800c334:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800c338:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800c33c:	3301      	adds	r3, #1
 800c33e:	444b      	add	r3, r9
 800c340:	106d      	asrs	r5, r5, #1
 800c342:	429d      	cmp	r5, r3
 800c344:	bf38      	it	cc
 800c346:	461d      	movcc	r5, r3
 800c348:	0553      	lsls	r3, r2, #21
 800c34a:	d531      	bpl.n	800c3b0 <__ssputs_r+0xa0>
 800c34c:	4629      	mov	r1, r5
 800c34e:	f7ff ff6b 	bl	800c228 <_malloc_r>
 800c352:	4606      	mov	r6, r0
 800c354:	b950      	cbnz	r0, 800c36c <__ssputs_r+0x5c>
 800c356:	230c      	movs	r3, #12
 800c358:	f8ca 3000 	str.w	r3, [sl]
 800c35c:	89a3      	ldrh	r3, [r4, #12]
 800c35e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c362:	81a3      	strh	r3, [r4, #12]
 800c364:	f04f 30ff 	mov.w	r0, #4294967295
 800c368:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c36c:	6921      	ldr	r1, [r4, #16]
 800c36e:	464a      	mov	r2, r9
 800c370:	f7ff fb46 	bl	800ba00 <memcpy>
 800c374:	89a3      	ldrh	r3, [r4, #12]
 800c376:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800c37a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c37e:	81a3      	strh	r3, [r4, #12]
 800c380:	6126      	str	r6, [r4, #16]
 800c382:	6165      	str	r5, [r4, #20]
 800c384:	444e      	add	r6, r9
 800c386:	eba5 0509 	sub.w	r5, r5, r9
 800c38a:	6026      	str	r6, [r4, #0]
 800c38c:	60a5      	str	r5, [r4, #8]
 800c38e:	463e      	mov	r6, r7
 800c390:	42be      	cmp	r6, r7
 800c392:	d900      	bls.n	800c396 <__ssputs_r+0x86>
 800c394:	463e      	mov	r6, r7
 800c396:	6820      	ldr	r0, [r4, #0]
 800c398:	4632      	mov	r2, r6
 800c39a:	4641      	mov	r1, r8
 800c39c:	f000 fd78 	bl	800ce90 <memmove>
 800c3a0:	68a3      	ldr	r3, [r4, #8]
 800c3a2:	1b9b      	subs	r3, r3, r6
 800c3a4:	60a3      	str	r3, [r4, #8]
 800c3a6:	6823      	ldr	r3, [r4, #0]
 800c3a8:	4433      	add	r3, r6
 800c3aa:	6023      	str	r3, [r4, #0]
 800c3ac:	2000      	movs	r0, #0
 800c3ae:	e7db      	b.n	800c368 <__ssputs_r+0x58>
 800c3b0:	462a      	mov	r2, r5
 800c3b2:	f000 fd93 	bl	800cedc <_realloc_r>
 800c3b6:	4606      	mov	r6, r0
 800c3b8:	2800      	cmp	r0, #0
 800c3ba:	d1e1      	bne.n	800c380 <__ssputs_r+0x70>
 800c3bc:	6921      	ldr	r1, [r4, #16]
 800c3be:	4650      	mov	r0, sl
 800c3c0:	f7ff fec6 	bl	800c150 <_free_r>
 800c3c4:	e7c7      	b.n	800c356 <__ssputs_r+0x46>
	...

0800c3c8 <_svfiprintf_r>:
 800c3c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c3cc:	4698      	mov	r8, r3
 800c3ce:	898b      	ldrh	r3, [r1, #12]
 800c3d0:	061b      	lsls	r3, r3, #24
 800c3d2:	b09d      	sub	sp, #116	; 0x74
 800c3d4:	4607      	mov	r7, r0
 800c3d6:	460d      	mov	r5, r1
 800c3d8:	4614      	mov	r4, r2
 800c3da:	d50e      	bpl.n	800c3fa <_svfiprintf_r+0x32>
 800c3dc:	690b      	ldr	r3, [r1, #16]
 800c3de:	b963      	cbnz	r3, 800c3fa <_svfiprintf_r+0x32>
 800c3e0:	2140      	movs	r1, #64	; 0x40
 800c3e2:	f7ff ff21 	bl	800c228 <_malloc_r>
 800c3e6:	6028      	str	r0, [r5, #0]
 800c3e8:	6128      	str	r0, [r5, #16]
 800c3ea:	b920      	cbnz	r0, 800c3f6 <_svfiprintf_r+0x2e>
 800c3ec:	230c      	movs	r3, #12
 800c3ee:	603b      	str	r3, [r7, #0]
 800c3f0:	f04f 30ff 	mov.w	r0, #4294967295
 800c3f4:	e0d1      	b.n	800c59a <_svfiprintf_r+0x1d2>
 800c3f6:	2340      	movs	r3, #64	; 0x40
 800c3f8:	616b      	str	r3, [r5, #20]
 800c3fa:	2300      	movs	r3, #0
 800c3fc:	9309      	str	r3, [sp, #36]	; 0x24
 800c3fe:	2320      	movs	r3, #32
 800c400:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800c404:	f8cd 800c 	str.w	r8, [sp, #12]
 800c408:	2330      	movs	r3, #48	; 0x30
 800c40a:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800c5b4 <_svfiprintf_r+0x1ec>
 800c40e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800c412:	f04f 0901 	mov.w	r9, #1
 800c416:	4623      	mov	r3, r4
 800c418:	469a      	mov	sl, r3
 800c41a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c41e:	b10a      	cbz	r2, 800c424 <_svfiprintf_r+0x5c>
 800c420:	2a25      	cmp	r2, #37	; 0x25
 800c422:	d1f9      	bne.n	800c418 <_svfiprintf_r+0x50>
 800c424:	ebba 0b04 	subs.w	fp, sl, r4
 800c428:	d00b      	beq.n	800c442 <_svfiprintf_r+0x7a>
 800c42a:	465b      	mov	r3, fp
 800c42c:	4622      	mov	r2, r4
 800c42e:	4629      	mov	r1, r5
 800c430:	4638      	mov	r0, r7
 800c432:	f7ff ff6d 	bl	800c310 <__ssputs_r>
 800c436:	3001      	adds	r0, #1
 800c438:	f000 80aa 	beq.w	800c590 <_svfiprintf_r+0x1c8>
 800c43c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c43e:	445a      	add	r2, fp
 800c440:	9209      	str	r2, [sp, #36]	; 0x24
 800c442:	f89a 3000 	ldrb.w	r3, [sl]
 800c446:	2b00      	cmp	r3, #0
 800c448:	f000 80a2 	beq.w	800c590 <_svfiprintf_r+0x1c8>
 800c44c:	2300      	movs	r3, #0
 800c44e:	f04f 32ff 	mov.w	r2, #4294967295
 800c452:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c456:	f10a 0a01 	add.w	sl, sl, #1
 800c45a:	9304      	str	r3, [sp, #16]
 800c45c:	9307      	str	r3, [sp, #28]
 800c45e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800c462:	931a      	str	r3, [sp, #104]	; 0x68
 800c464:	4654      	mov	r4, sl
 800c466:	2205      	movs	r2, #5
 800c468:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c46c:	4851      	ldr	r0, [pc, #324]	; (800c5b4 <_svfiprintf_r+0x1ec>)
 800c46e:	f7f3 feef 	bl	8000250 <memchr>
 800c472:	9a04      	ldr	r2, [sp, #16]
 800c474:	b9d8      	cbnz	r0, 800c4ae <_svfiprintf_r+0xe6>
 800c476:	06d0      	lsls	r0, r2, #27
 800c478:	bf44      	itt	mi
 800c47a:	2320      	movmi	r3, #32
 800c47c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c480:	0711      	lsls	r1, r2, #28
 800c482:	bf44      	itt	mi
 800c484:	232b      	movmi	r3, #43	; 0x2b
 800c486:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c48a:	f89a 3000 	ldrb.w	r3, [sl]
 800c48e:	2b2a      	cmp	r3, #42	; 0x2a
 800c490:	d015      	beq.n	800c4be <_svfiprintf_r+0xf6>
 800c492:	9a07      	ldr	r2, [sp, #28]
 800c494:	4654      	mov	r4, sl
 800c496:	2000      	movs	r0, #0
 800c498:	f04f 0c0a 	mov.w	ip, #10
 800c49c:	4621      	mov	r1, r4
 800c49e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c4a2:	3b30      	subs	r3, #48	; 0x30
 800c4a4:	2b09      	cmp	r3, #9
 800c4a6:	d94e      	bls.n	800c546 <_svfiprintf_r+0x17e>
 800c4a8:	b1b0      	cbz	r0, 800c4d8 <_svfiprintf_r+0x110>
 800c4aa:	9207      	str	r2, [sp, #28]
 800c4ac:	e014      	b.n	800c4d8 <_svfiprintf_r+0x110>
 800c4ae:	eba0 0308 	sub.w	r3, r0, r8
 800c4b2:	fa09 f303 	lsl.w	r3, r9, r3
 800c4b6:	4313      	orrs	r3, r2
 800c4b8:	9304      	str	r3, [sp, #16]
 800c4ba:	46a2      	mov	sl, r4
 800c4bc:	e7d2      	b.n	800c464 <_svfiprintf_r+0x9c>
 800c4be:	9b03      	ldr	r3, [sp, #12]
 800c4c0:	1d19      	adds	r1, r3, #4
 800c4c2:	681b      	ldr	r3, [r3, #0]
 800c4c4:	9103      	str	r1, [sp, #12]
 800c4c6:	2b00      	cmp	r3, #0
 800c4c8:	bfbb      	ittet	lt
 800c4ca:	425b      	neglt	r3, r3
 800c4cc:	f042 0202 	orrlt.w	r2, r2, #2
 800c4d0:	9307      	strge	r3, [sp, #28]
 800c4d2:	9307      	strlt	r3, [sp, #28]
 800c4d4:	bfb8      	it	lt
 800c4d6:	9204      	strlt	r2, [sp, #16]
 800c4d8:	7823      	ldrb	r3, [r4, #0]
 800c4da:	2b2e      	cmp	r3, #46	; 0x2e
 800c4dc:	d10c      	bne.n	800c4f8 <_svfiprintf_r+0x130>
 800c4de:	7863      	ldrb	r3, [r4, #1]
 800c4e0:	2b2a      	cmp	r3, #42	; 0x2a
 800c4e2:	d135      	bne.n	800c550 <_svfiprintf_r+0x188>
 800c4e4:	9b03      	ldr	r3, [sp, #12]
 800c4e6:	1d1a      	adds	r2, r3, #4
 800c4e8:	681b      	ldr	r3, [r3, #0]
 800c4ea:	9203      	str	r2, [sp, #12]
 800c4ec:	2b00      	cmp	r3, #0
 800c4ee:	bfb8      	it	lt
 800c4f0:	f04f 33ff 	movlt.w	r3, #4294967295
 800c4f4:	3402      	adds	r4, #2
 800c4f6:	9305      	str	r3, [sp, #20]
 800c4f8:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800c5c4 <_svfiprintf_r+0x1fc>
 800c4fc:	7821      	ldrb	r1, [r4, #0]
 800c4fe:	2203      	movs	r2, #3
 800c500:	4650      	mov	r0, sl
 800c502:	f7f3 fea5 	bl	8000250 <memchr>
 800c506:	b140      	cbz	r0, 800c51a <_svfiprintf_r+0x152>
 800c508:	2340      	movs	r3, #64	; 0x40
 800c50a:	eba0 000a 	sub.w	r0, r0, sl
 800c50e:	fa03 f000 	lsl.w	r0, r3, r0
 800c512:	9b04      	ldr	r3, [sp, #16]
 800c514:	4303      	orrs	r3, r0
 800c516:	3401      	adds	r4, #1
 800c518:	9304      	str	r3, [sp, #16]
 800c51a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c51e:	4826      	ldr	r0, [pc, #152]	; (800c5b8 <_svfiprintf_r+0x1f0>)
 800c520:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800c524:	2206      	movs	r2, #6
 800c526:	f7f3 fe93 	bl	8000250 <memchr>
 800c52a:	2800      	cmp	r0, #0
 800c52c:	d038      	beq.n	800c5a0 <_svfiprintf_r+0x1d8>
 800c52e:	4b23      	ldr	r3, [pc, #140]	; (800c5bc <_svfiprintf_r+0x1f4>)
 800c530:	bb1b      	cbnz	r3, 800c57a <_svfiprintf_r+0x1b2>
 800c532:	9b03      	ldr	r3, [sp, #12]
 800c534:	3307      	adds	r3, #7
 800c536:	f023 0307 	bic.w	r3, r3, #7
 800c53a:	3308      	adds	r3, #8
 800c53c:	9303      	str	r3, [sp, #12]
 800c53e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c540:	4433      	add	r3, r6
 800c542:	9309      	str	r3, [sp, #36]	; 0x24
 800c544:	e767      	b.n	800c416 <_svfiprintf_r+0x4e>
 800c546:	fb0c 3202 	mla	r2, ip, r2, r3
 800c54a:	460c      	mov	r4, r1
 800c54c:	2001      	movs	r0, #1
 800c54e:	e7a5      	b.n	800c49c <_svfiprintf_r+0xd4>
 800c550:	2300      	movs	r3, #0
 800c552:	3401      	adds	r4, #1
 800c554:	9305      	str	r3, [sp, #20]
 800c556:	4619      	mov	r1, r3
 800c558:	f04f 0c0a 	mov.w	ip, #10
 800c55c:	4620      	mov	r0, r4
 800c55e:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c562:	3a30      	subs	r2, #48	; 0x30
 800c564:	2a09      	cmp	r2, #9
 800c566:	d903      	bls.n	800c570 <_svfiprintf_r+0x1a8>
 800c568:	2b00      	cmp	r3, #0
 800c56a:	d0c5      	beq.n	800c4f8 <_svfiprintf_r+0x130>
 800c56c:	9105      	str	r1, [sp, #20]
 800c56e:	e7c3      	b.n	800c4f8 <_svfiprintf_r+0x130>
 800c570:	fb0c 2101 	mla	r1, ip, r1, r2
 800c574:	4604      	mov	r4, r0
 800c576:	2301      	movs	r3, #1
 800c578:	e7f0      	b.n	800c55c <_svfiprintf_r+0x194>
 800c57a:	ab03      	add	r3, sp, #12
 800c57c:	9300      	str	r3, [sp, #0]
 800c57e:	462a      	mov	r2, r5
 800c580:	4b0f      	ldr	r3, [pc, #60]	; (800c5c0 <_svfiprintf_r+0x1f8>)
 800c582:	a904      	add	r1, sp, #16
 800c584:	4638      	mov	r0, r7
 800c586:	f7fd fe7d 	bl	800a284 <_printf_float>
 800c58a:	1c42      	adds	r2, r0, #1
 800c58c:	4606      	mov	r6, r0
 800c58e:	d1d6      	bne.n	800c53e <_svfiprintf_r+0x176>
 800c590:	89ab      	ldrh	r3, [r5, #12]
 800c592:	065b      	lsls	r3, r3, #25
 800c594:	f53f af2c 	bmi.w	800c3f0 <_svfiprintf_r+0x28>
 800c598:	9809      	ldr	r0, [sp, #36]	; 0x24
 800c59a:	b01d      	add	sp, #116	; 0x74
 800c59c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c5a0:	ab03      	add	r3, sp, #12
 800c5a2:	9300      	str	r3, [sp, #0]
 800c5a4:	462a      	mov	r2, r5
 800c5a6:	4b06      	ldr	r3, [pc, #24]	; (800c5c0 <_svfiprintf_r+0x1f8>)
 800c5a8:	a904      	add	r1, sp, #16
 800c5aa:	4638      	mov	r0, r7
 800c5ac:	f7fe f90e 	bl	800a7cc <_printf_i>
 800c5b0:	e7eb      	b.n	800c58a <_svfiprintf_r+0x1c2>
 800c5b2:	bf00      	nop
 800c5b4:	0800d91c 	.word	0x0800d91c
 800c5b8:	0800d926 	.word	0x0800d926
 800c5bc:	0800a285 	.word	0x0800a285
 800c5c0:	0800c311 	.word	0x0800c311
 800c5c4:	0800d922 	.word	0x0800d922

0800c5c8 <__sfputc_r>:
 800c5c8:	6893      	ldr	r3, [r2, #8]
 800c5ca:	3b01      	subs	r3, #1
 800c5cc:	2b00      	cmp	r3, #0
 800c5ce:	b410      	push	{r4}
 800c5d0:	6093      	str	r3, [r2, #8]
 800c5d2:	da08      	bge.n	800c5e6 <__sfputc_r+0x1e>
 800c5d4:	6994      	ldr	r4, [r2, #24]
 800c5d6:	42a3      	cmp	r3, r4
 800c5d8:	db01      	blt.n	800c5de <__sfputc_r+0x16>
 800c5da:	290a      	cmp	r1, #10
 800c5dc:	d103      	bne.n	800c5e6 <__sfputc_r+0x1e>
 800c5de:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c5e2:	f000 b95b 	b.w	800c89c <__swbuf_r>
 800c5e6:	6813      	ldr	r3, [r2, #0]
 800c5e8:	1c58      	adds	r0, r3, #1
 800c5ea:	6010      	str	r0, [r2, #0]
 800c5ec:	7019      	strb	r1, [r3, #0]
 800c5ee:	4608      	mov	r0, r1
 800c5f0:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c5f4:	4770      	bx	lr

0800c5f6 <__sfputs_r>:
 800c5f6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c5f8:	4606      	mov	r6, r0
 800c5fa:	460f      	mov	r7, r1
 800c5fc:	4614      	mov	r4, r2
 800c5fe:	18d5      	adds	r5, r2, r3
 800c600:	42ac      	cmp	r4, r5
 800c602:	d101      	bne.n	800c608 <__sfputs_r+0x12>
 800c604:	2000      	movs	r0, #0
 800c606:	e007      	b.n	800c618 <__sfputs_r+0x22>
 800c608:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c60c:	463a      	mov	r2, r7
 800c60e:	4630      	mov	r0, r6
 800c610:	f7ff ffda 	bl	800c5c8 <__sfputc_r>
 800c614:	1c43      	adds	r3, r0, #1
 800c616:	d1f3      	bne.n	800c600 <__sfputs_r+0xa>
 800c618:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800c61c <_vfiprintf_r>:
 800c61c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c620:	460d      	mov	r5, r1
 800c622:	b09d      	sub	sp, #116	; 0x74
 800c624:	4614      	mov	r4, r2
 800c626:	4698      	mov	r8, r3
 800c628:	4606      	mov	r6, r0
 800c62a:	b118      	cbz	r0, 800c634 <_vfiprintf_r+0x18>
 800c62c:	6983      	ldr	r3, [r0, #24]
 800c62e:	b90b      	cbnz	r3, 800c634 <_vfiprintf_r+0x18>
 800c630:	f000 fb16 	bl	800cc60 <__sinit>
 800c634:	4b89      	ldr	r3, [pc, #548]	; (800c85c <_vfiprintf_r+0x240>)
 800c636:	429d      	cmp	r5, r3
 800c638:	d11b      	bne.n	800c672 <_vfiprintf_r+0x56>
 800c63a:	6875      	ldr	r5, [r6, #4]
 800c63c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800c63e:	07d9      	lsls	r1, r3, #31
 800c640:	d405      	bmi.n	800c64e <_vfiprintf_r+0x32>
 800c642:	89ab      	ldrh	r3, [r5, #12]
 800c644:	059a      	lsls	r2, r3, #22
 800c646:	d402      	bmi.n	800c64e <_vfiprintf_r+0x32>
 800c648:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800c64a:	f000 fba7 	bl	800cd9c <__retarget_lock_acquire_recursive>
 800c64e:	89ab      	ldrh	r3, [r5, #12]
 800c650:	071b      	lsls	r3, r3, #28
 800c652:	d501      	bpl.n	800c658 <_vfiprintf_r+0x3c>
 800c654:	692b      	ldr	r3, [r5, #16]
 800c656:	b9eb      	cbnz	r3, 800c694 <_vfiprintf_r+0x78>
 800c658:	4629      	mov	r1, r5
 800c65a:	4630      	mov	r0, r6
 800c65c:	f000 f970 	bl	800c940 <__swsetup_r>
 800c660:	b1c0      	cbz	r0, 800c694 <_vfiprintf_r+0x78>
 800c662:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800c664:	07dc      	lsls	r4, r3, #31
 800c666:	d50e      	bpl.n	800c686 <_vfiprintf_r+0x6a>
 800c668:	f04f 30ff 	mov.w	r0, #4294967295
 800c66c:	b01d      	add	sp, #116	; 0x74
 800c66e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c672:	4b7b      	ldr	r3, [pc, #492]	; (800c860 <_vfiprintf_r+0x244>)
 800c674:	429d      	cmp	r5, r3
 800c676:	d101      	bne.n	800c67c <_vfiprintf_r+0x60>
 800c678:	68b5      	ldr	r5, [r6, #8]
 800c67a:	e7df      	b.n	800c63c <_vfiprintf_r+0x20>
 800c67c:	4b79      	ldr	r3, [pc, #484]	; (800c864 <_vfiprintf_r+0x248>)
 800c67e:	429d      	cmp	r5, r3
 800c680:	bf08      	it	eq
 800c682:	68f5      	ldreq	r5, [r6, #12]
 800c684:	e7da      	b.n	800c63c <_vfiprintf_r+0x20>
 800c686:	89ab      	ldrh	r3, [r5, #12]
 800c688:	0598      	lsls	r0, r3, #22
 800c68a:	d4ed      	bmi.n	800c668 <_vfiprintf_r+0x4c>
 800c68c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800c68e:	f000 fb86 	bl	800cd9e <__retarget_lock_release_recursive>
 800c692:	e7e9      	b.n	800c668 <_vfiprintf_r+0x4c>
 800c694:	2300      	movs	r3, #0
 800c696:	9309      	str	r3, [sp, #36]	; 0x24
 800c698:	2320      	movs	r3, #32
 800c69a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800c69e:	f8cd 800c 	str.w	r8, [sp, #12]
 800c6a2:	2330      	movs	r3, #48	; 0x30
 800c6a4:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800c868 <_vfiprintf_r+0x24c>
 800c6a8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800c6ac:	f04f 0901 	mov.w	r9, #1
 800c6b0:	4623      	mov	r3, r4
 800c6b2:	469a      	mov	sl, r3
 800c6b4:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c6b8:	b10a      	cbz	r2, 800c6be <_vfiprintf_r+0xa2>
 800c6ba:	2a25      	cmp	r2, #37	; 0x25
 800c6bc:	d1f9      	bne.n	800c6b2 <_vfiprintf_r+0x96>
 800c6be:	ebba 0b04 	subs.w	fp, sl, r4
 800c6c2:	d00b      	beq.n	800c6dc <_vfiprintf_r+0xc0>
 800c6c4:	465b      	mov	r3, fp
 800c6c6:	4622      	mov	r2, r4
 800c6c8:	4629      	mov	r1, r5
 800c6ca:	4630      	mov	r0, r6
 800c6cc:	f7ff ff93 	bl	800c5f6 <__sfputs_r>
 800c6d0:	3001      	adds	r0, #1
 800c6d2:	f000 80aa 	beq.w	800c82a <_vfiprintf_r+0x20e>
 800c6d6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c6d8:	445a      	add	r2, fp
 800c6da:	9209      	str	r2, [sp, #36]	; 0x24
 800c6dc:	f89a 3000 	ldrb.w	r3, [sl]
 800c6e0:	2b00      	cmp	r3, #0
 800c6e2:	f000 80a2 	beq.w	800c82a <_vfiprintf_r+0x20e>
 800c6e6:	2300      	movs	r3, #0
 800c6e8:	f04f 32ff 	mov.w	r2, #4294967295
 800c6ec:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c6f0:	f10a 0a01 	add.w	sl, sl, #1
 800c6f4:	9304      	str	r3, [sp, #16]
 800c6f6:	9307      	str	r3, [sp, #28]
 800c6f8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800c6fc:	931a      	str	r3, [sp, #104]	; 0x68
 800c6fe:	4654      	mov	r4, sl
 800c700:	2205      	movs	r2, #5
 800c702:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c706:	4858      	ldr	r0, [pc, #352]	; (800c868 <_vfiprintf_r+0x24c>)
 800c708:	f7f3 fda2 	bl	8000250 <memchr>
 800c70c:	9a04      	ldr	r2, [sp, #16]
 800c70e:	b9d8      	cbnz	r0, 800c748 <_vfiprintf_r+0x12c>
 800c710:	06d1      	lsls	r1, r2, #27
 800c712:	bf44      	itt	mi
 800c714:	2320      	movmi	r3, #32
 800c716:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c71a:	0713      	lsls	r3, r2, #28
 800c71c:	bf44      	itt	mi
 800c71e:	232b      	movmi	r3, #43	; 0x2b
 800c720:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c724:	f89a 3000 	ldrb.w	r3, [sl]
 800c728:	2b2a      	cmp	r3, #42	; 0x2a
 800c72a:	d015      	beq.n	800c758 <_vfiprintf_r+0x13c>
 800c72c:	9a07      	ldr	r2, [sp, #28]
 800c72e:	4654      	mov	r4, sl
 800c730:	2000      	movs	r0, #0
 800c732:	f04f 0c0a 	mov.w	ip, #10
 800c736:	4621      	mov	r1, r4
 800c738:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c73c:	3b30      	subs	r3, #48	; 0x30
 800c73e:	2b09      	cmp	r3, #9
 800c740:	d94e      	bls.n	800c7e0 <_vfiprintf_r+0x1c4>
 800c742:	b1b0      	cbz	r0, 800c772 <_vfiprintf_r+0x156>
 800c744:	9207      	str	r2, [sp, #28]
 800c746:	e014      	b.n	800c772 <_vfiprintf_r+0x156>
 800c748:	eba0 0308 	sub.w	r3, r0, r8
 800c74c:	fa09 f303 	lsl.w	r3, r9, r3
 800c750:	4313      	orrs	r3, r2
 800c752:	9304      	str	r3, [sp, #16]
 800c754:	46a2      	mov	sl, r4
 800c756:	e7d2      	b.n	800c6fe <_vfiprintf_r+0xe2>
 800c758:	9b03      	ldr	r3, [sp, #12]
 800c75a:	1d19      	adds	r1, r3, #4
 800c75c:	681b      	ldr	r3, [r3, #0]
 800c75e:	9103      	str	r1, [sp, #12]
 800c760:	2b00      	cmp	r3, #0
 800c762:	bfbb      	ittet	lt
 800c764:	425b      	neglt	r3, r3
 800c766:	f042 0202 	orrlt.w	r2, r2, #2
 800c76a:	9307      	strge	r3, [sp, #28]
 800c76c:	9307      	strlt	r3, [sp, #28]
 800c76e:	bfb8      	it	lt
 800c770:	9204      	strlt	r2, [sp, #16]
 800c772:	7823      	ldrb	r3, [r4, #0]
 800c774:	2b2e      	cmp	r3, #46	; 0x2e
 800c776:	d10c      	bne.n	800c792 <_vfiprintf_r+0x176>
 800c778:	7863      	ldrb	r3, [r4, #1]
 800c77a:	2b2a      	cmp	r3, #42	; 0x2a
 800c77c:	d135      	bne.n	800c7ea <_vfiprintf_r+0x1ce>
 800c77e:	9b03      	ldr	r3, [sp, #12]
 800c780:	1d1a      	adds	r2, r3, #4
 800c782:	681b      	ldr	r3, [r3, #0]
 800c784:	9203      	str	r2, [sp, #12]
 800c786:	2b00      	cmp	r3, #0
 800c788:	bfb8      	it	lt
 800c78a:	f04f 33ff 	movlt.w	r3, #4294967295
 800c78e:	3402      	adds	r4, #2
 800c790:	9305      	str	r3, [sp, #20]
 800c792:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800c878 <_vfiprintf_r+0x25c>
 800c796:	7821      	ldrb	r1, [r4, #0]
 800c798:	2203      	movs	r2, #3
 800c79a:	4650      	mov	r0, sl
 800c79c:	f7f3 fd58 	bl	8000250 <memchr>
 800c7a0:	b140      	cbz	r0, 800c7b4 <_vfiprintf_r+0x198>
 800c7a2:	2340      	movs	r3, #64	; 0x40
 800c7a4:	eba0 000a 	sub.w	r0, r0, sl
 800c7a8:	fa03 f000 	lsl.w	r0, r3, r0
 800c7ac:	9b04      	ldr	r3, [sp, #16]
 800c7ae:	4303      	orrs	r3, r0
 800c7b0:	3401      	adds	r4, #1
 800c7b2:	9304      	str	r3, [sp, #16]
 800c7b4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c7b8:	482c      	ldr	r0, [pc, #176]	; (800c86c <_vfiprintf_r+0x250>)
 800c7ba:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800c7be:	2206      	movs	r2, #6
 800c7c0:	f7f3 fd46 	bl	8000250 <memchr>
 800c7c4:	2800      	cmp	r0, #0
 800c7c6:	d03f      	beq.n	800c848 <_vfiprintf_r+0x22c>
 800c7c8:	4b29      	ldr	r3, [pc, #164]	; (800c870 <_vfiprintf_r+0x254>)
 800c7ca:	bb1b      	cbnz	r3, 800c814 <_vfiprintf_r+0x1f8>
 800c7cc:	9b03      	ldr	r3, [sp, #12]
 800c7ce:	3307      	adds	r3, #7
 800c7d0:	f023 0307 	bic.w	r3, r3, #7
 800c7d4:	3308      	adds	r3, #8
 800c7d6:	9303      	str	r3, [sp, #12]
 800c7d8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c7da:	443b      	add	r3, r7
 800c7dc:	9309      	str	r3, [sp, #36]	; 0x24
 800c7de:	e767      	b.n	800c6b0 <_vfiprintf_r+0x94>
 800c7e0:	fb0c 3202 	mla	r2, ip, r2, r3
 800c7e4:	460c      	mov	r4, r1
 800c7e6:	2001      	movs	r0, #1
 800c7e8:	e7a5      	b.n	800c736 <_vfiprintf_r+0x11a>
 800c7ea:	2300      	movs	r3, #0
 800c7ec:	3401      	adds	r4, #1
 800c7ee:	9305      	str	r3, [sp, #20]
 800c7f0:	4619      	mov	r1, r3
 800c7f2:	f04f 0c0a 	mov.w	ip, #10
 800c7f6:	4620      	mov	r0, r4
 800c7f8:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c7fc:	3a30      	subs	r2, #48	; 0x30
 800c7fe:	2a09      	cmp	r2, #9
 800c800:	d903      	bls.n	800c80a <_vfiprintf_r+0x1ee>
 800c802:	2b00      	cmp	r3, #0
 800c804:	d0c5      	beq.n	800c792 <_vfiprintf_r+0x176>
 800c806:	9105      	str	r1, [sp, #20]
 800c808:	e7c3      	b.n	800c792 <_vfiprintf_r+0x176>
 800c80a:	fb0c 2101 	mla	r1, ip, r1, r2
 800c80e:	4604      	mov	r4, r0
 800c810:	2301      	movs	r3, #1
 800c812:	e7f0      	b.n	800c7f6 <_vfiprintf_r+0x1da>
 800c814:	ab03      	add	r3, sp, #12
 800c816:	9300      	str	r3, [sp, #0]
 800c818:	462a      	mov	r2, r5
 800c81a:	4b16      	ldr	r3, [pc, #88]	; (800c874 <_vfiprintf_r+0x258>)
 800c81c:	a904      	add	r1, sp, #16
 800c81e:	4630      	mov	r0, r6
 800c820:	f7fd fd30 	bl	800a284 <_printf_float>
 800c824:	4607      	mov	r7, r0
 800c826:	1c78      	adds	r0, r7, #1
 800c828:	d1d6      	bne.n	800c7d8 <_vfiprintf_r+0x1bc>
 800c82a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800c82c:	07d9      	lsls	r1, r3, #31
 800c82e:	d405      	bmi.n	800c83c <_vfiprintf_r+0x220>
 800c830:	89ab      	ldrh	r3, [r5, #12]
 800c832:	059a      	lsls	r2, r3, #22
 800c834:	d402      	bmi.n	800c83c <_vfiprintf_r+0x220>
 800c836:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800c838:	f000 fab1 	bl	800cd9e <__retarget_lock_release_recursive>
 800c83c:	89ab      	ldrh	r3, [r5, #12]
 800c83e:	065b      	lsls	r3, r3, #25
 800c840:	f53f af12 	bmi.w	800c668 <_vfiprintf_r+0x4c>
 800c844:	9809      	ldr	r0, [sp, #36]	; 0x24
 800c846:	e711      	b.n	800c66c <_vfiprintf_r+0x50>
 800c848:	ab03      	add	r3, sp, #12
 800c84a:	9300      	str	r3, [sp, #0]
 800c84c:	462a      	mov	r2, r5
 800c84e:	4b09      	ldr	r3, [pc, #36]	; (800c874 <_vfiprintf_r+0x258>)
 800c850:	a904      	add	r1, sp, #16
 800c852:	4630      	mov	r0, r6
 800c854:	f7fd ffba 	bl	800a7cc <_printf_i>
 800c858:	e7e4      	b.n	800c824 <_vfiprintf_r+0x208>
 800c85a:	bf00      	nop
 800c85c:	0800d950 	.word	0x0800d950
 800c860:	0800d970 	.word	0x0800d970
 800c864:	0800d930 	.word	0x0800d930
 800c868:	0800d91c 	.word	0x0800d91c
 800c86c:	0800d926 	.word	0x0800d926
 800c870:	0800a285 	.word	0x0800a285
 800c874:	0800c5f7 	.word	0x0800c5f7
 800c878:	0800d922 	.word	0x0800d922

0800c87c <_sbrk_r>:
 800c87c:	b538      	push	{r3, r4, r5, lr}
 800c87e:	4d06      	ldr	r5, [pc, #24]	; (800c898 <_sbrk_r+0x1c>)
 800c880:	2300      	movs	r3, #0
 800c882:	4604      	mov	r4, r0
 800c884:	4608      	mov	r0, r1
 800c886:	602b      	str	r3, [r5, #0]
 800c888:	f7f5 fba0 	bl	8001fcc <_sbrk>
 800c88c:	1c43      	adds	r3, r0, #1
 800c88e:	d102      	bne.n	800c896 <_sbrk_r+0x1a>
 800c890:	682b      	ldr	r3, [r5, #0]
 800c892:	b103      	cbz	r3, 800c896 <_sbrk_r+0x1a>
 800c894:	6023      	str	r3, [r4, #0]
 800c896:	bd38      	pop	{r3, r4, r5, pc}
 800c898:	200005e8 	.word	0x200005e8

0800c89c <__swbuf_r>:
 800c89c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c89e:	460e      	mov	r6, r1
 800c8a0:	4614      	mov	r4, r2
 800c8a2:	4605      	mov	r5, r0
 800c8a4:	b118      	cbz	r0, 800c8ae <__swbuf_r+0x12>
 800c8a6:	6983      	ldr	r3, [r0, #24]
 800c8a8:	b90b      	cbnz	r3, 800c8ae <__swbuf_r+0x12>
 800c8aa:	f000 f9d9 	bl	800cc60 <__sinit>
 800c8ae:	4b21      	ldr	r3, [pc, #132]	; (800c934 <__swbuf_r+0x98>)
 800c8b0:	429c      	cmp	r4, r3
 800c8b2:	d12b      	bne.n	800c90c <__swbuf_r+0x70>
 800c8b4:	686c      	ldr	r4, [r5, #4]
 800c8b6:	69a3      	ldr	r3, [r4, #24]
 800c8b8:	60a3      	str	r3, [r4, #8]
 800c8ba:	89a3      	ldrh	r3, [r4, #12]
 800c8bc:	071a      	lsls	r2, r3, #28
 800c8be:	d52f      	bpl.n	800c920 <__swbuf_r+0x84>
 800c8c0:	6923      	ldr	r3, [r4, #16]
 800c8c2:	b36b      	cbz	r3, 800c920 <__swbuf_r+0x84>
 800c8c4:	6923      	ldr	r3, [r4, #16]
 800c8c6:	6820      	ldr	r0, [r4, #0]
 800c8c8:	1ac0      	subs	r0, r0, r3
 800c8ca:	6963      	ldr	r3, [r4, #20]
 800c8cc:	b2f6      	uxtb	r6, r6
 800c8ce:	4283      	cmp	r3, r0
 800c8d0:	4637      	mov	r7, r6
 800c8d2:	dc04      	bgt.n	800c8de <__swbuf_r+0x42>
 800c8d4:	4621      	mov	r1, r4
 800c8d6:	4628      	mov	r0, r5
 800c8d8:	f000 f92e 	bl	800cb38 <_fflush_r>
 800c8dc:	bb30      	cbnz	r0, 800c92c <__swbuf_r+0x90>
 800c8de:	68a3      	ldr	r3, [r4, #8]
 800c8e0:	3b01      	subs	r3, #1
 800c8e2:	60a3      	str	r3, [r4, #8]
 800c8e4:	6823      	ldr	r3, [r4, #0]
 800c8e6:	1c5a      	adds	r2, r3, #1
 800c8e8:	6022      	str	r2, [r4, #0]
 800c8ea:	701e      	strb	r6, [r3, #0]
 800c8ec:	6963      	ldr	r3, [r4, #20]
 800c8ee:	3001      	adds	r0, #1
 800c8f0:	4283      	cmp	r3, r0
 800c8f2:	d004      	beq.n	800c8fe <__swbuf_r+0x62>
 800c8f4:	89a3      	ldrh	r3, [r4, #12]
 800c8f6:	07db      	lsls	r3, r3, #31
 800c8f8:	d506      	bpl.n	800c908 <__swbuf_r+0x6c>
 800c8fa:	2e0a      	cmp	r6, #10
 800c8fc:	d104      	bne.n	800c908 <__swbuf_r+0x6c>
 800c8fe:	4621      	mov	r1, r4
 800c900:	4628      	mov	r0, r5
 800c902:	f000 f919 	bl	800cb38 <_fflush_r>
 800c906:	b988      	cbnz	r0, 800c92c <__swbuf_r+0x90>
 800c908:	4638      	mov	r0, r7
 800c90a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c90c:	4b0a      	ldr	r3, [pc, #40]	; (800c938 <__swbuf_r+0x9c>)
 800c90e:	429c      	cmp	r4, r3
 800c910:	d101      	bne.n	800c916 <__swbuf_r+0x7a>
 800c912:	68ac      	ldr	r4, [r5, #8]
 800c914:	e7cf      	b.n	800c8b6 <__swbuf_r+0x1a>
 800c916:	4b09      	ldr	r3, [pc, #36]	; (800c93c <__swbuf_r+0xa0>)
 800c918:	429c      	cmp	r4, r3
 800c91a:	bf08      	it	eq
 800c91c:	68ec      	ldreq	r4, [r5, #12]
 800c91e:	e7ca      	b.n	800c8b6 <__swbuf_r+0x1a>
 800c920:	4621      	mov	r1, r4
 800c922:	4628      	mov	r0, r5
 800c924:	f000 f80c 	bl	800c940 <__swsetup_r>
 800c928:	2800      	cmp	r0, #0
 800c92a:	d0cb      	beq.n	800c8c4 <__swbuf_r+0x28>
 800c92c:	f04f 37ff 	mov.w	r7, #4294967295
 800c930:	e7ea      	b.n	800c908 <__swbuf_r+0x6c>
 800c932:	bf00      	nop
 800c934:	0800d950 	.word	0x0800d950
 800c938:	0800d970 	.word	0x0800d970
 800c93c:	0800d930 	.word	0x0800d930

0800c940 <__swsetup_r>:
 800c940:	4b32      	ldr	r3, [pc, #200]	; (800ca0c <__swsetup_r+0xcc>)
 800c942:	b570      	push	{r4, r5, r6, lr}
 800c944:	681d      	ldr	r5, [r3, #0]
 800c946:	4606      	mov	r6, r0
 800c948:	460c      	mov	r4, r1
 800c94a:	b125      	cbz	r5, 800c956 <__swsetup_r+0x16>
 800c94c:	69ab      	ldr	r3, [r5, #24]
 800c94e:	b913      	cbnz	r3, 800c956 <__swsetup_r+0x16>
 800c950:	4628      	mov	r0, r5
 800c952:	f000 f985 	bl	800cc60 <__sinit>
 800c956:	4b2e      	ldr	r3, [pc, #184]	; (800ca10 <__swsetup_r+0xd0>)
 800c958:	429c      	cmp	r4, r3
 800c95a:	d10f      	bne.n	800c97c <__swsetup_r+0x3c>
 800c95c:	686c      	ldr	r4, [r5, #4]
 800c95e:	89a3      	ldrh	r3, [r4, #12]
 800c960:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800c964:	0719      	lsls	r1, r3, #28
 800c966:	d42c      	bmi.n	800c9c2 <__swsetup_r+0x82>
 800c968:	06dd      	lsls	r5, r3, #27
 800c96a:	d411      	bmi.n	800c990 <__swsetup_r+0x50>
 800c96c:	2309      	movs	r3, #9
 800c96e:	6033      	str	r3, [r6, #0]
 800c970:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800c974:	81a3      	strh	r3, [r4, #12]
 800c976:	f04f 30ff 	mov.w	r0, #4294967295
 800c97a:	e03e      	b.n	800c9fa <__swsetup_r+0xba>
 800c97c:	4b25      	ldr	r3, [pc, #148]	; (800ca14 <__swsetup_r+0xd4>)
 800c97e:	429c      	cmp	r4, r3
 800c980:	d101      	bne.n	800c986 <__swsetup_r+0x46>
 800c982:	68ac      	ldr	r4, [r5, #8]
 800c984:	e7eb      	b.n	800c95e <__swsetup_r+0x1e>
 800c986:	4b24      	ldr	r3, [pc, #144]	; (800ca18 <__swsetup_r+0xd8>)
 800c988:	429c      	cmp	r4, r3
 800c98a:	bf08      	it	eq
 800c98c:	68ec      	ldreq	r4, [r5, #12]
 800c98e:	e7e6      	b.n	800c95e <__swsetup_r+0x1e>
 800c990:	0758      	lsls	r0, r3, #29
 800c992:	d512      	bpl.n	800c9ba <__swsetup_r+0x7a>
 800c994:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800c996:	b141      	cbz	r1, 800c9aa <__swsetup_r+0x6a>
 800c998:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800c99c:	4299      	cmp	r1, r3
 800c99e:	d002      	beq.n	800c9a6 <__swsetup_r+0x66>
 800c9a0:	4630      	mov	r0, r6
 800c9a2:	f7ff fbd5 	bl	800c150 <_free_r>
 800c9a6:	2300      	movs	r3, #0
 800c9a8:	6363      	str	r3, [r4, #52]	; 0x34
 800c9aa:	89a3      	ldrh	r3, [r4, #12]
 800c9ac:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800c9b0:	81a3      	strh	r3, [r4, #12]
 800c9b2:	2300      	movs	r3, #0
 800c9b4:	6063      	str	r3, [r4, #4]
 800c9b6:	6923      	ldr	r3, [r4, #16]
 800c9b8:	6023      	str	r3, [r4, #0]
 800c9ba:	89a3      	ldrh	r3, [r4, #12]
 800c9bc:	f043 0308 	orr.w	r3, r3, #8
 800c9c0:	81a3      	strh	r3, [r4, #12]
 800c9c2:	6923      	ldr	r3, [r4, #16]
 800c9c4:	b94b      	cbnz	r3, 800c9da <__swsetup_r+0x9a>
 800c9c6:	89a3      	ldrh	r3, [r4, #12]
 800c9c8:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800c9cc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800c9d0:	d003      	beq.n	800c9da <__swsetup_r+0x9a>
 800c9d2:	4621      	mov	r1, r4
 800c9d4:	4630      	mov	r0, r6
 800c9d6:	f000 fa09 	bl	800cdec <__smakebuf_r>
 800c9da:	89a0      	ldrh	r0, [r4, #12]
 800c9dc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800c9e0:	f010 0301 	ands.w	r3, r0, #1
 800c9e4:	d00a      	beq.n	800c9fc <__swsetup_r+0xbc>
 800c9e6:	2300      	movs	r3, #0
 800c9e8:	60a3      	str	r3, [r4, #8]
 800c9ea:	6963      	ldr	r3, [r4, #20]
 800c9ec:	425b      	negs	r3, r3
 800c9ee:	61a3      	str	r3, [r4, #24]
 800c9f0:	6923      	ldr	r3, [r4, #16]
 800c9f2:	b943      	cbnz	r3, 800ca06 <__swsetup_r+0xc6>
 800c9f4:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800c9f8:	d1ba      	bne.n	800c970 <__swsetup_r+0x30>
 800c9fa:	bd70      	pop	{r4, r5, r6, pc}
 800c9fc:	0781      	lsls	r1, r0, #30
 800c9fe:	bf58      	it	pl
 800ca00:	6963      	ldrpl	r3, [r4, #20]
 800ca02:	60a3      	str	r3, [r4, #8]
 800ca04:	e7f4      	b.n	800c9f0 <__swsetup_r+0xb0>
 800ca06:	2000      	movs	r0, #0
 800ca08:	e7f7      	b.n	800c9fa <__swsetup_r+0xba>
 800ca0a:	bf00      	nop
 800ca0c:	2000001c 	.word	0x2000001c
 800ca10:	0800d950 	.word	0x0800d950
 800ca14:	0800d970 	.word	0x0800d970
 800ca18:	0800d930 	.word	0x0800d930

0800ca1c <abort>:
 800ca1c:	b508      	push	{r3, lr}
 800ca1e:	2006      	movs	r0, #6
 800ca20:	f000 fab4 	bl	800cf8c <raise>
 800ca24:	2001      	movs	r0, #1
 800ca26:	f7f5 fa59 	bl	8001edc <_exit>
	...

0800ca2c <__sflush_r>:
 800ca2c:	898a      	ldrh	r2, [r1, #12]
 800ca2e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ca32:	4605      	mov	r5, r0
 800ca34:	0710      	lsls	r0, r2, #28
 800ca36:	460c      	mov	r4, r1
 800ca38:	d458      	bmi.n	800caec <__sflush_r+0xc0>
 800ca3a:	684b      	ldr	r3, [r1, #4]
 800ca3c:	2b00      	cmp	r3, #0
 800ca3e:	dc05      	bgt.n	800ca4c <__sflush_r+0x20>
 800ca40:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800ca42:	2b00      	cmp	r3, #0
 800ca44:	dc02      	bgt.n	800ca4c <__sflush_r+0x20>
 800ca46:	2000      	movs	r0, #0
 800ca48:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ca4c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800ca4e:	2e00      	cmp	r6, #0
 800ca50:	d0f9      	beq.n	800ca46 <__sflush_r+0x1a>
 800ca52:	2300      	movs	r3, #0
 800ca54:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800ca58:	682f      	ldr	r7, [r5, #0]
 800ca5a:	602b      	str	r3, [r5, #0]
 800ca5c:	d032      	beq.n	800cac4 <__sflush_r+0x98>
 800ca5e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800ca60:	89a3      	ldrh	r3, [r4, #12]
 800ca62:	075a      	lsls	r2, r3, #29
 800ca64:	d505      	bpl.n	800ca72 <__sflush_r+0x46>
 800ca66:	6863      	ldr	r3, [r4, #4]
 800ca68:	1ac0      	subs	r0, r0, r3
 800ca6a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800ca6c:	b10b      	cbz	r3, 800ca72 <__sflush_r+0x46>
 800ca6e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800ca70:	1ac0      	subs	r0, r0, r3
 800ca72:	2300      	movs	r3, #0
 800ca74:	4602      	mov	r2, r0
 800ca76:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800ca78:	6a21      	ldr	r1, [r4, #32]
 800ca7a:	4628      	mov	r0, r5
 800ca7c:	47b0      	blx	r6
 800ca7e:	1c43      	adds	r3, r0, #1
 800ca80:	89a3      	ldrh	r3, [r4, #12]
 800ca82:	d106      	bne.n	800ca92 <__sflush_r+0x66>
 800ca84:	6829      	ldr	r1, [r5, #0]
 800ca86:	291d      	cmp	r1, #29
 800ca88:	d82c      	bhi.n	800cae4 <__sflush_r+0xb8>
 800ca8a:	4a2a      	ldr	r2, [pc, #168]	; (800cb34 <__sflush_r+0x108>)
 800ca8c:	40ca      	lsrs	r2, r1
 800ca8e:	07d6      	lsls	r6, r2, #31
 800ca90:	d528      	bpl.n	800cae4 <__sflush_r+0xb8>
 800ca92:	2200      	movs	r2, #0
 800ca94:	6062      	str	r2, [r4, #4]
 800ca96:	04d9      	lsls	r1, r3, #19
 800ca98:	6922      	ldr	r2, [r4, #16]
 800ca9a:	6022      	str	r2, [r4, #0]
 800ca9c:	d504      	bpl.n	800caa8 <__sflush_r+0x7c>
 800ca9e:	1c42      	adds	r2, r0, #1
 800caa0:	d101      	bne.n	800caa6 <__sflush_r+0x7a>
 800caa2:	682b      	ldr	r3, [r5, #0]
 800caa4:	b903      	cbnz	r3, 800caa8 <__sflush_r+0x7c>
 800caa6:	6560      	str	r0, [r4, #84]	; 0x54
 800caa8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800caaa:	602f      	str	r7, [r5, #0]
 800caac:	2900      	cmp	r1, #0
 800caae:	d0ca      	beq.n	800ca46 <__sflush_r+0x1a>
 800cab0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800cab4:	4299      	cmp	r1, r3
 800cab6:	d002      	beq.n	800cabe <__sflush_r+0x92>
 800cab8:	4628      	mov	r0, r5
 800caba:	f7ff fb49 	bl	800c150 <_free_r>
 800cabe:	2000      	movs	r0, #0
 800cac0:	6360      	str	r0, [r4, #52]	; 0x34
 800cac2:	e7c1      	b.n	800ca48 <__sflush_r+0x1c>
 800cac4:	6a21      	ldr	r1, [r4, #32]
 800cac6:	2301      	movs	r3, #1
 800cac8:	4628      	mov	r0, r5
 800caca:	47b0      	blx	r6
 800cacc:	1c41      	adds	r1, r0, #1
 800cace:	d1c7      	bne.n	800ca60 <__sflush_r+0x34>
 800cad0:	682b      	ldr	r3, [r5, #0]
 800cad2:	2b00      	cmp	r3, #0
 800cad4:	d0c4      	beq.n	800ca60 <__sflush_r+0x34>
 800cad6:	2b1d      	cmp	r3, #29
 800cad8:	d001      	beq.n	800cade <__sflush_r+0xb2>
 800cada:	2b16      	cmp	r3, #22
 800cadc:	d101      	bne.n	800cae2 <__sflush_r+0xb6>
 800cade:	602f      	str	r7, [r5, #0]
 800cae0:	e7b1      	b.n	800ca46 <__sflush_r+0x1a>
 800cae2:	89a3      	ldrh	r3, [r4, #12]
 800cae4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800cae8:	81a3      	strh	r3, [r4, #12]
 800caea:	e7ad      	b.n	800ca48 <__sflush_r+0x1c>
 800caec:	690f      	ldr	r7, [r1, #16]
 800caee:	2f00      	cmp	r7, #0
 800caf0:	d0a9      	beq.n	800ca46 <__sflush_r+0x1a>
 800caf2:	0793      	lsls	r3, r2, #30
 800caf4:	680e      	ldr	r6, [r1, #0]
 800caf6:	bf08      	it	eq
 800caf8:	694b      	ldreq	r3, [r1, #20]
 800cafa:	600f      	str	r7, [r1, #0]
 800cafc:	bf18      	it	ne
 800cafe:	2300      	movne	r3, #0
 800cb00:	eba6 0807 	sub.w	r8, r6, r7
 800cb04:	608b      	str	r3, [r1, #8]
 800cb06:	f1b8 0f00 	cmp.w	r8, #0
 800cb0a:	dd9c      	ble.n	800ca46 <__sflush_r+0x1a>
 800cb0c:	6a21      	ldr	r1, [r4, #32]
 800cb0e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800cb10:	4643      	mov	r3, r8
 800cb12:	463a      	mov	r2, r7
 800cb14:	4628      	mov	r0, r5
 800cb16:	47b0      	blx	r6
 800cb18:	2800      	cmp	r0, #0
 800cb1a:	dc06      	bgt.n	800cb2a <__sflush_r+0xfe>
 800cb1c:	89a3      	ldrh	r3, [r4, #12]
 800cb1e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800cb22:	81a3      	strh	r3, [r4, #12]
 800cb24:	f04f 30ff 	mov.w	r0, #4294967295
 800cb28:	e78e      	b.n	800ca48 <__sflush_r+0x1c>
 800cb2a:	4407      	add	r7, r0
 800cb2c:	eba8 0800 	sub.w	r8, r8, r0
 800cb30:	e7e9      	b.n	800cb06 <__sflush_r+0xda>
 800cb32:	bf00      	nop
 800cb34:	20400001 	.word	0x20400001

0800cb38 <_fflush_r>:
 800cb38:	b538      	push	{r3, r4, r5, lr}
 800cb3a:	690b      	ldr	r3, [r1, #16]
 800cb3c:	4605      	mov	r5, r0
 800cb3e:	460c      	mov	r4, r1
 800cb40:	b913      	cbnz	r3, 800cb48 <_fflush_r+0x10>
 800cb42:	2500      	movs	r5, #0
 800cb44:	4628      	mov	r0, r5
 800cb46:	bd38      	pop	{r3, r4, r5, pc}
 800cb48:	b118      	cbz	r0, 800cb52 <_fflush_r+0x1a>
 800cb4a:	6983      	ldr	r3, [r0, #24]
 800cb4c:	b90b      	cbnz	r3, 800cb52 <_fflush_r+0x1a>
 800cb4e:	f000 f887 	bl	800cc60 <__sinit>
 800cb52:	4b14      	ldr	r3, [pc, #80]	; (800cba4 <_fflush_r+0x6c>)
 800cb54:	429c      	cmp	r4, r3
 800cb56:	d11b      	bne.n	800cb90 <_fflush_r+0x58>
 800cb58:	686c      	ldr	r4, [r5, #4]
 800cb5a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800cb5e:	2b00      	cmp	r3, #0
 800cb60:	d0ef      	beq.n	800cb42 <_fflush_r+0xa>
 800cb62:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800cb64:	07d0      	lsls	r0, r2, #31
 800cb66:	d404      	bmi.n	800cb72 <_fflush_r+0x3a>
 800cb68:	0599      	lsls	r1, r3, #22
 800cb6a:	d402      	bmi.n	800cb72 <_fflush_r+0x3a>
 800cb6c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800cb6e:	f000 f915 	bl	800cd9c <__retarget_lock_acquire_recursive>
 800cb72:	4628      	mov	r0, r5
 800cb74:	4621      	mov	r1, r4
 800cb76:	f7ff ff59 	bl	800ca2c <__sflush_r>
 800cb7a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800cb7c:	07da      	lsls	r2, r3, #31
 800cb7e:	4605      	mov	r5, r0
 800cb80:	d4e0      	bmi.n	800cb44 <_fflush_r+0xc>
 800cb82:	89a3      	ldrh	r3, [r4, #12]
 800cb84:	059b      	lsls	r3, r3, #22
 800cb86:	d4dd      	bmi.n	800cb44 <_fflush_r+0xc>
 800cb88:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800cb8a:	f000 f908 	bl	800cd9e <__retarget_lock_release_recursive>
 800cb8e:	e7d9      	b.n	800cb44 <_fflush_r+0xc>
 800cb90:	4b05      	ldr	r3, [pc, #20]	; (800cba8 <_fflush_r+0x70>)
 800cb92:	429c      	cmp	r4, r3
 800cb94:	d101      	bne.n	800cb9a <_fflush_r+0x62>
 800cb96:	68ac      	ldr	r4, [r5, #8]
 800cb98:	e7df      	b.n	800cb5a <_fflush_r+0x22>
 800cb9a:	4b04      	ldr	r3, [pc, #16]	; (800cbac <_fflush_r+0x74>)
 800cb9c:	429c      	cmp	r4, r3
 800cb9e:	bf08      	it	eq
 800cba0:	68ec      	ldreq	r4, [r5, #12]
 800cba2:	e7da      	b.n	800cb5a <_fflush_r+0x22>
 800cba4:	0800d950 	.word	0x0800d950
 800cba8:	0800d970 	.word	0x0800d970
 800cbac:	0800d930 	.word	0x0800d930

0800cbb0 <std>:
 800cbb0:	2300      	movs	r3, #0
 800cbb2:	b510      	push	{r4, lr}
 800cbb4:	4604      	mov	r4, r0
 800cbb6:	e9c0 3300 	strd	r3, r3, [r0]
 800cbba:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800cbbe:	6083      	str	r3, [r0, #8]
 800cbc0:	8181      	strh	r1, [r0, #12]
 800cbc2:	6643      	str	r3, [r0, #100]	; 0x64
 800cbc4:	81c2      	strh	r2, [r0, #14]
 800cbc6:	6183      	str	r3, [r0, #24]
 800cbc8:	4619      	mov	r1, r3
 800cbca:	2208      	movs	r2, #8
 800cbcc:	305c      	adds	r0, #92	; 0x5c
 800cbce:	f7fd fab1 	bl	800a134 <memset>
 800cbd2:	4b05      	ldr	r3, [pc, #20]	; (800cbe8 <std+0x38>)
 800cbd4:	6263      	str	r3, [r4, #36]	; 0x24
 800cbd6:	4b05      	ldr	r3, [pc, #20]	; (800cbec <std+0x3c>)
 800cbd8:	62a3      	str	r3, [r4, #40]	; 0x28
 800cbda:	4b05      	ldr	r3, [pc, #20]	; (800cbf0 <std+0x40>)
 800cbdc:	62e3      	str	r3, [r4, #44]	; 0x2c
 800cbde:	4b05      	ldr	r3, [pc, #20]	; (800cbf4 <std+0x44>)
 800cbe0:	6224      	str	r4, [r4, #32]
 800cbe2:	6323      	str	r3, [r4, #48]	; 0x30
 800cbe4:	bd10      	pop	{r4, pc}
 800cbe6:	bf00      	nop
 800cbe8:	0800cfc5 	.word	0x0800cfc5
 800cbec:	0800cfe7 	.word	0x0800cfe7
 800cbf0:	0800d01f 	.word	0x0800d01f
 800cbf4:	0800d043 	.word	0x0800d043

0800cbf8 <_cleanup_r>:
 800cbf8:	4901      	ldr	r1, [pc, #4]	; (800cc00 <_cleanup_r+0x8>)
 800cbfa:	f000 b8af 	b.w	800cd5c <_fwalk_reent>
 800cbfe:	bf00      	nop
 800cc00:	0800cb39 	.word	0x0800cb39

0800cc04 <__sfmoreglue>:
 800cc04:	b570      	push	{r4, r5, r6, lr}
 800cc06:	2268      	movs	r2, #104	; 0x68
 800cc08:	1e4d      	subs	r5, r1, #1
 800cc0a:	4355      	muls	r5, r2
 800cc0c:	460e      	mov	r6, r1
 800cc0e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800cc12:	f7ff fb09 	bl	800c228 <_malloc_r>
 800cc16:	4604      	mov	r4, r0
 800cc18:	b140      	cbz	r0, 800cc2c <__sfmoreglue+0x28>
 800cc1a:	2100      	movs	r1, #0
 800cc1c:	e9c0 1600 	strd	r1, r6, [r0]
 800cc20:	300c      	adds	r0, #12
 800cc22:	60a0      	str	r0, [r4, #8]
 800cc24:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800cc28:	f7fd fa84 	bl	800a134 <memset>
 800cc2c:	4620      	mov	r0, r4
 800cc2e:	bd70      	pop	{r4, r5, r6, pc}

0800cc30 <__sfp_lock_acquire>:
 800cc30:	4801      	ldr	r0, [pc, #4]	; (800cc38 <__sfp_lock_acquire+0x8>)
 800cc32:	f000 b8b3 	b.w	800cd9c <__retarget_lock_acquire_recursive>
 800cc36:	bf00      	nop
 800cc38:	200005e5 	.word	0x200005e5

0800cc3c <__sfp_lock_release>:
 800cc3c:	4801      	ldr	r0, [pc, #4]	; (800cc44 <__sfp_lock_release+0x8>)
 800cc3e:	f000 b8ae 	b.w	800cd9e <__retarget_lock_release_recursive>
 800cc42:	bf00      	nop
 800cc44:	200005e5 	.word	0x200005e5

0800cc48 <__sinit_lock_acquire>:
 800cc48:	4801      	ldr	r0, [pc, #4]	; (800cc50 <__sinit_lock_acquire+0x8>)
 800cc4a:	f000 b8a7 	b.w	800cd9c <__retarget_lock_acquire_recursive>
 800cc4e:	bf00      	nop
 800cc50:	200005e6 	.word	0x200005e6

0800cc54 <__sinit_lock_release>:
 800cc54:	4801      	ldr	r0, [pc, #4]	; (800cc5c <__sinit_lock_release+0x8>)
 800cc56:	f000 b8a2 	b.w	800cd9e <__retarget_lock_release_recursive>
 800cc5a:	bf00      	nop
 800cc5c:	200005e6 	.word	0x200005e6

0800cc60 <__sinit>:
 800cc60:	b510      	push	{r4, lr}
 800cc62:	4604      	mov	r4, r0
 800cc64:	f7ff fff0 	bl	800cc48 <__sinit_lock_acquire>
 800cc68:	69a3      	ldr	r3, [r4, #24]
 800cc6a:	b11b      	cbz	r3, 800cc74 <__sinit+0x14>
 800cc6c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800cc70:	f7ff bff0 	b.w	800cc54 <__sinit_lock_release>
 800cc74:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800cc78:	6523      	str	r3, [r4, #80]	; 0x50
 800cc7a:	4b13      	ldr	r3, [pc, #76]	; (800ccc8 <__sinit+0x68>)
 800cc7c:	4a13      	ldr	r2, [pc, #76]	; (800cccc <__sinit+0x6c>)
 800cc7e:	681b      	ldr	r3, [r3, #0]
 800cc80:	62a2      	str	r2, [r4, #40]	; 0x28
 800cc82:	42a3      	cmp	r3, r4
 800cc84:	bf04      	itt	eq
 800cc86:	2301      	moveq	r3, #1
 800cc88:	61a3      	streq	r3, [r4, #24]
 800cc8a:	4620      	mov	r0, r4
 800cc8c:	f000 f820 	bl	800ccd0 <__sfp>
 800cc90:	6060      	str	r0, [r4, #4]
 800cc92:	4620      	mov	r0, r4
 800cc94:	f000 f81c 	bl	800ccd0 <__sfp>
 800cc98:	60a0      	str	r0, [r4, #8]
 800cc9a:	4620      	mov	r0, r4
 800cc9c:	f000 f818 	bl	800ccd0 <__sfp>
 800cca0:	2200      	movs	r2, #0
 800cca2:	60e0      	str	r0, [r4, #12]
 800cca4:	2104      	movs	r1, #4
 800cca6:	6860      	ldr	r0, [r4, #4]
 800cca8:	f7ff ff82 	bl	800cbb0 <std>
 800ccac:	68a0      	ldr	r0, [r4, #8]
 800ccae:	2201      	movs	r2, #1
 800ccb0:	2109      	movs	r1, #9
 800ccb2:	f7ff ff7d 	bl	800cbb0 <std>
 800ccb6:	68e0      	ldr	r0, [r4, #12]
 800ccb8:	2202      	movs	r2, #2
 800ccba:	2112      	movs	r1, #18
 800ccbc:	f7ff ff78 	bl	800cbb0 <std>
 800ccc0:	2301      	movs	r3, #1
 800ccc2:	61a3      	str	r3, [r4, #24]
 800ccc4:	e7d2      	b.n	800cc6c <__sinit+0xc>
 800ccc6:	bf00      	nop
 800ccc8:	0800d55c 	.word	0x0800d55c
 800cccc:	0800cbf9 	.word	0x0800cbf9

0800ccd0 <__sfp>:
 800ccd0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ccd2:	4607      	mov	r7, r0
 800ccd4:	f7ff ffac 	bl	800cc30 <__sfp_lock_acquire>
 800ccd8:	4b1e      	ldr	r3, [pc, #120]	; (800cd54 <__sfp+0x84>)
 800ccda:	681e      	ldr	r6, [r3, #0]
 800ccdc:	69b3      	ldr	r3, [r6, #24]
 800ccde:	b913      	cbnz	r3, 800cce6 <__sfp+0x16>
 800cce0:	4630      	mov	r0, r6
 800cce2:	f7ff ffbd 	bl	800cc60 <__sinit>
 800cce6:	3648      	adds	r6, #72	; 0x48
 800cce8:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800ccec:	3b01      	subs	r3, #1
 800ccee:	d503      	bpl.n	800ccf8 <__sfp+0x28>
 800ccf0:	6833      	ldr	r3, [r6, #0]
 800ccf2:	b30b      	cbz	r3, 800cd38 <__sfp+0x68>
 800ccf4:	6836      	ldr	r6, [r6, #0]
 800ccf6:	e7f7      	b.n	800cce8 <__sfp+0x18>
 800ccf8:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800ccfc:	b9d5      	cbnz	r5, 800cd34 <__sfp+0x64>
 800ccfe:	4b16      	ldr	r3, [pc, #88]	; (800cd58 <__sfp+0x88>)
 800cd00:	60e3      	str	r3, [r4, #12]
 800cd02:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800cd06:	6665      	str	r5, [r4, #100]	; 0x64
 800cd08:	f000 f847 	bl	800cd9a <__retarget_lock_init_recursive>
 800cd0c:	f7ff ff96 	bl	800cc3c <__sfp_lock_release>
 800cd10:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800cd14:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800cd18:	6025      	str	r5, [r4, #0]
 800cd1a:	61a5      	str	r5, [r4, #24]
 800cd1c:	2208      	movs	r2, #8
 800cd1e:	4629      	mov	r1, r5
 800cd20:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800cd24:	f7fd fa06 	bl	800a134 <memset>
 800cd28:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800cd2c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800cd30:	4620      	mov	r0, r4
 800cd32:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800cd34:	3468      	adds	r4, #104	; 0x68
 800cd36:	e7d9      	b.n	800ccec <__sfp+0x1c>
 800cd38:	2104      	movs	r1, #4
 800cd3a:	4638      	mov	r0, r7
 800cd3c:	f7ff ff62 	bl	800cc04 <__sfmoreglue>
 800cd40:	4604      	mov	r4, r0
 800cd42:	6030      	str	r0, [r6, #0]
 800cd44:	2800      	cmp	r0, #0
 800cd46:	d1d5      	bne.n	800ccf4 <__sfp+0x24>
 800cd48:	f7ff ff78 	bl	800cc3c <__sfp_lock_release>
 800cd4c:	230c      	movs	r3, #12
 800cd4e:	603b      	str	r3, [r7, #0]
 800cd50:	e7ee      	b.n	800cd30 <__sfp+0x60>
 800cd52:	bf00      	nop
 800cd54:	0800d55c 	.word	0x0800d55c
 800cd58:	ffff0001 	.word	0xffff0001

0800cd5c <_fwalk_reent>:
 800cd5c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800cd60:	4606      	mov	r6, r0
 800cd62:	4688      	mov	r8, r1
 800cd64:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800cd68:	2700      	movs	r7, #0
 800cd6a:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800cd6e:	f1b9 0901 	subs.w	r9, r9, #1
 800cd72:	d505      	bpl.n	800cd80 <_fwalk_reent+0x24>
 800cd74:	6824      	ldr	r4, [r4, #0]
 800cd76:	2c00      	cmp	r4, #0
 800cd78:	d1f7      	bne.n	800cd6a <_fwalk_reent+0xe>
 800cd7a:	4638      	mov	r0, r7
 800cd7c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800cd80:	89ab      	ldrh	r3, [r5, #12]
 800cd82:	2b01      	cmp	r3, #1
 800cd84:	d907      	bls.n	800cd96 <_fwalk_reent+0x3a>
 800cd86:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800cd8a:	3301      	adds	r3, #1
 800cd8c:	d003      	beq.n	800cd96 <_fwalk_reent+0x3a>
 800cd8e:	4629      	mov	r1, r5
 800cd90:	4630      	mov	r0, r6
 800cd92:	47c0      	blx	r8
 800cd94:	4307      	orrs	r7, r0
 800cd96:	3568      	adds	r5, #104	; 0x68
 800cd98:	e7e9      	b.n	800cd6e <_fwalk_reent+0x12>

0800cd9a <__retarget_lock_init_recursive>:
 800cd9a:	4770      	bx	lr

0800cd9c <__retarget_lock_acquire_recursive>:
 800cd9c:	4770      	bx	lr

0800cd9e <__retarget_lock_release_recursive>:
 800cd9e:	4770      	bx	lr

0800cda0 <__swhatbuf_r>:
 800cda0:	b570      	push	{r4, r5, r6, lr}
 800cda2:	460e      	mov	r6, r1
 800cda4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cda8:	2900      	cmp	r1, #0
 800cdaa:	b096      	sub	sp, #88	; 0x58
 800cdac:	4614      	mov	r4, r2
 800cdae:	461d      	mov	r5, r3
 800cdb0:	da08      	bge.n	800cdc4 <__swhatbuf_r+0x24>
 800cdb2:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800cdb6:	2200      	movs	r2, #0
 800cdb8:	602a      	str	r2, [r5, #0]
 800cdba:	061a      	lsls	r2, r3, #24
 800cdbc:	d410      	bmi.n	800cde0 <__swhatbuf_r+0x40>
 800cdbe:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800cdc2:	e00e      	b.n	800cde2 <__swhatbuf_r+0x42>
 800cdc4:	466a      	mov	r2, sp
 800cdc6:	f000 f96f 	bl	800d0a8 <_fstat_r>
 800cdca:	2800      	cmp	r0, #0
 800cdcc:	dbf1      	blt.n	800cdb2 <__swhatbuf_r+0x12>
 800cdce:	9a01      	ldr	r2, [sp, #4]
 800cdd0:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800cdd4:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800cdd8:	425a      	negs	r2, r3
 800cdda:	415a      	adcs	r2, r3
 800cddc:	602a      	str	r2, [r5, #0]
 800cdde:	e7ee      	b.n	800cdbe <__swhatbuf_r+0x1e>
 800cde0:	2340      	movs	r3, #64	; 0x40
 800cde2:	2000      	movs	r0, #0
 800cde4:	6023      	str	r3, [r4, #0]
 800cde6:	b016      	add	sp, #88	; 0x58
 800cde8:	bd70      	pop	{r4, r5, r6, pc}
	...

0800cdec <__smakebuf_r>:
 800cdec:	898b      	ldrh	r3, [r1, #12]
 800cdee:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800cdf0:	079d      	lsls	r5, r3, #30
 800cdf2:	4606      	mov	r6, r0
 800cdf4:	460c      	mov	r4, r1
 800cdf6:	d507      	bpl.n	800ce08 <__smakebuf_r+0x1c>
 800cdf8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800cdfc:	6023      	str	r3, [r4, #0]
 800cdfe:	6123      	str	r3, [r4, #16]
 800ce00:	2301      	movs	r3, #1
 800ce02:	6163      	str	r3, [r4, #20]
 800ce04:	b002      	add	sp, #8
 800ce06:	bd70      	pop	{r4, r5, r6, pc}
 800ce08:	ab01      	add	r3, sp, #4
 800ce0a:	466a      	mov	r2, sp
 800ce0c:	f7ff ffc8 	bl	800cda0 <__swhatbuf_r>
 800ce10:	9900      	ldr	r1, [sp, #0]
 800ce12:	4605      	mov	r5, r0
 800ce14:	4630      	mov	r0, r6
 800ce16:	f7ff fa07 	bl	800c228 <_malloc_r>
 800ce1a:	b948      	cbnz	r0, 800ce30 <__smakebuf_r+0x44>
 800ce1c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ce20:	059a      	lsls	r2, r3, #22
 800ce22:	d4ef      	bmi.n	800ce04 <__smakebuf_r+0x18>
 800ce24:	f023 0303 	bic.w	r3, r3, #3
 800ce28:	f043 0302 	orr.w	r3, r3, #2
 800ce2c:	81a3      	strh	r3, [r4, #12]
 800ce2e:	e7e3      	b.n	800cdf8 <__smakebuf_r+0xc>
 800ce30:	4b0d      	ldr	r3, [pc, #52]	; (800ce68 <__smakebuf_r+0x7c>)
 800ce32:	62b3      	str	r3, [r6, #40]	; 0x28
 800ce34:	89a3      	ldrh	r3, [r4, #12]
 800ce36:	6020      	str	r0, [r4, #0]
 800ce38:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ce3c:	81a3      	strh	r3, [r4, #12]
 800ce3e:	9b00      	ldr	r3, [sp, #0]
 800ce40:	6163      	str	r3, [r4, #20]
 800ce42:	9b01      	ldr	r3, [sp, #4]
 800ce44:	6120      	str	r0, [r4, #16]
 800ce46:	b15b      	cbz	r3, 800ce60 <__smakebuf_r+0x74>
 800ce48:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ce4c:	4630      	mov	r0, r6
 800ce4e:	f000 f93d 	bl	800d0cc <_isatty_r>
 800ce52:	b128      	cbz	r0, 800ce60 <__smakebuf_r+0x74>
 800ce54:	89a3      	ldrh	r3, [r4, #12]
 800ce56:	f023 0303 	bic.w	r3, r3, #3
 800ce5a:	f043 0301 	orr.w	r3, r3, #1
 800ce5e:	81a3      	strh	r3, [r4, #12]
 800ce60:	89a0      	ldrh	r0, [r4, #12]
 800ce62:	4305      	orrs	r5, r0
 800ce64:	81a5      	strh	r5, [r4, #12]
 800ce66:	e7cd      	b.n	800ce04 <__smakebuf_r+0x18>
 800ce68:	0800cbf9 	.word	0x0800cbf9

0800ce6c <__ascii_mbtowc>:
 800ce6c:	b082      	sub	sp, #8
 800ce6e:	b901      	cbnz	r1, 800ce72 <__ascii_mbtowc+0x6>
 800ce70:	a901      	add	r1, sp, #4
 800ce72:	b142      	cbz	r2, 800ce86 <__ascii_mbtowc+0x1a>
 800ce74:	b14b      	cbz	r3, 800ce8a <__ascii_mbtowc+0x1e>
 800ce76:	7813      	ldrb	r3, [r2, #0]
 800ce78:	600b      	str	r3, [r1, #0]
 800ce7a:	7812      	ldrb	r2, [r2, #0]
 800ce7c:	1e10      	subs	r0, r2, #0
 800ce7e:	bf18      	it	ne
 800ce80:	2001      	movne	r0, #1
 800ce82:	b002      	add	sp, #8
 800ce84:	4770      	bx	lr
 800ce86:	4610      	mov	r0, r2
 800ce88:	e7fb      	b.n	800ce82 <__ascii_mbtowc+0x16>
 800ce8a:	f06f 0001 	mvn.w	r0, #1
 800ce8e:	e7f8      	b.n	800ce82 <__ascii_mbtowc+0x16>

0800ce90 <memmove>:
 800ce90:	4288      	cmp	r0, r1
 800ce92:	b510      	push	{r4, lr}
 800ce94:	eb01 0402 	add.w	r4, r1, r2
 800ce98:	d902      	bls.n	800cea0 <memmove+0x10>
 800ce9a:	4284      	cmp	r4, r0
 800ce9c:	4623      	mov	r3, r4
 800ce9e:	d807      	bhi.n	800ceb0 <memmove+0x20>
 800cea0:	1e43      	subs	r3, r0, #1
 800cea2:	42a1      	cmp	r1, r4
 800cea4:	d008      	beq.n	800ceb8 <memmove+0x28>
 800cea6:	f811 2b01 	ldrb.w	r2, [r1], #1
 800ceaa:	f803 2f01 	strb.w	r2, [r3, #1]!
 800ceae:	e7f8      	b.n	800cea2 <memmove+0x12>
 800ceb0:	4402      	add	r2, r0
 800ceb2:	4601      	mov	r1, r0
 800ceb4:	428a      	cmp	r2, r1
 800ceb6:	d100      	bne.n	800ceba <memmove+0x2a>
 800ceb8:	bd10      	pop	{r4, pc}
 800ceba:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800cebe:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800cec2:	e7f7      	b.n	800ceb4 <memmove+0x24>

0800cec4 <__malloc_lock>:
 800cec4:	4801      	ldr	r0, [pc, #4]	; (800cecc <__malloc_lock+0x8>)
 800cec6:	f7ff bf69 	b.w	800cd9c <__retarget_lock_acquire_recursive>
 800ceca:	bf00      	nop
 800cecc:	200005e4 	.word	0x200005e4

0800ced0 <__malloc_unlock>:
 800ced0:	4801      	ldr	r0, [pc, #4]	; (800ced8 <__malloc_unlock+0x8>)
 800ced2:	f7ff bf64 	b.w	800cd9e <__retarget_lock_release_recursive>
 800ced6:	bf00      	nop
 800ced8:	200005e4 	.word	0x200005e4

0800cedc <_realloc_r>:
 800cedc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cee0:	4680      	mov	r8, r0
 800cee2:	4614      	mov	r4, r2
 800cee4:	460e      	mov	r6, r1
 800cee6:	b921      	cbnz	r1, 800cef2 <_realloc_r+0x16>
 800cee8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ceec:	4611      	mov	r1, r2
 800ceee:	f7ff b99b 	b.w	800c228 <_malloc_r>
 800cef2:	b92a      	cbnz	r2, 800cf00 <_realloc_r+0x24>
 800cef4:	f7ff f92c 	bl	800c150 <_free_r>
 800cef8:	4625      	mov	r5, r4
 800cefa:	4628      	mov	r0, r5
 800cefc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cf00:	f000 f906 	bl	800d110 <_malloc_usable_size_r>
 800cf04:	4284      	cmp	r4, r0
 800cf06:	4607      	mov	r7, r0
 800cf08:	d802      	bhi.n	800cf10 <_realloc_r+0x34>
 800cf0a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800cf0e:	d812      	bhi.n	800cf36 <_realloc_r+0x5a>
 800cf10:	4621      	mov	r1, r4
 800cf12:	4640      	mov	r0, r8
 800cf14:	f7ff f988 	bl	800c228 <_malloc_r>
 800cf18:	4605      	mov	r5, r0
 800cf1a:	2800      	cmp	r0, #0
 800cf1c:	d0ed      	beq.n	800cefa <_realloc_r+0x1e>
 800cf1e:	42bc      	cmp	r4, r7
 800cf20:	4622      	mov	r2, r4
 800cf22:	4631      	mov	r1, r6
 800cf24:	bf28      	it	cs
 800cf26:	463a      	movcs	r2, r7
 800cf28:	f7fe fd6a 	bl	800ba00 <memcpy>
 800cf2c:	4631      	mov	r1, r6
 800cf2e:	4640      	mov	r0, r8
 800cf30:	f7ff f90e 	bl	800c150 <_free_r>
 800cf34:	e7e1      	b.n	800cefa <_realloc_r+0x1e>
 800cf36:	4635      	mov	r5, r6
 800cf38:	e7df      	b.n	800cefa <_realloc_r+0x1e>

0800cf3a <_raise_r>:
 800cf3a:	291f      	cmp	r1, #31
 800cf3c:	b538      	push	{r3, r4, r5, lr}
 800cf3e:	4604      	mov	r4, r0
 800cf40:	460d      	mov	r5, r1
 800cf42:	d904      	bls.n	800cf4e <_raise_r+0x14>
 800cf44:	2316      	movs	r3, #22
 800cf46:	6003      	str	r3, [r0, #0]
 800cf48:	f04f 30ff 	mov.w	r0, #4294967295
 800cf4c:	bd38      	pop	{r3, r4, r5, pc}
 800cf4e:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800cf50:	b112      	cbz	r2, 800cf58 <_raise_r+0x1e>
 800cf52:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800cf56:	b94b      	cbnz	r3, 800cf6c <_raise_r+0x32>
 800cf58:	4620      	mov	r0, r4
 800cf5a:	f000 f831 	bl	800cfc0 <_getpid_r>
 800cf5e:	462a      	mov	r2, r5
 800cf60:	4601      	mov	r1, r0
 800cf62:	4620      	mov	r0, r4
 800cf64:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800cf68:	f000 b818 	b.w	800cf9c <_kill_r>
 800cf6c:	2b01      	cmp	r3, #1
 800cf6e:	d00a      	beq.n	800cf86 <_raise_r+0x4c>
 800cf70:	1c59      	adds	r1, r3, #1
 800cf72:	d103      	bne.n	800cf7c <_raise_r+0x42>
 800cf74:	2316      	movs	r3, #22
 800cf76:	6003      	str	r3, [r0, #0]
 800cf78:	2001      	movs	r0, #1
 800cf7a:	e7e7      	b.n	800cf4c <_raise_r+0x12>
 800cf7c:	2400      	movs	r4, #0
 800cf7e:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800cf82:	4628      	mov	r0, r5
 800cf84:	4798      	blx	r3
 800cf86:	2000      	movs	r0, #0
 800cf88:	e7e0      	b.n	800cf4c <_raise_r+0x12>
	...

0800cf8c <raise>:
 800cf8c:	4b02      	ldr	r3, [pc, #8]	; (800cf98 <raise+0xc>)
 800cf8e:	4601      	mov	r1, r0
 800cf90:	6818      	ldr	r0, [r3, #0]
 800cf92:	f7ff bfd2 	b.w	800cf3a <_raise_r>
 800cf96:	bf00      	nop
 800cf98:	2000001c 	.word	0x2000001c

0800cf9c <_kill_r>:
 800cf9c:	b538      	push	{r3, r4, r5, lr}
 800cf9e:	4d07      	ldr	r5, [pc, #28]	; (800cfbc <_kill_r+0x20>)
 800cfa0:	2300      	movs	r3, #0
 800cfa2:	4604      	mov	r4, r0
 800cfa4:	4608      	mov	r0, r1
 800cfa6:	4611      	mov	r1, r2
 800cfa8:	602b      	str	r3, [r5, #0]
 800cfaa:	f7f4 ff87 	bl	8001ebc <_kill>
 800cfae:	1c43      	adds	r3, r0, #1
 800cfb0:	d102      	bne.n	800cfb8 <_kill_r+0x1c>
 800cfb2:	682b      	ldr	r3, [r5, #0]
 800cfb4:	b103      	cbz	r3, 800cfb8 <_kill_r+0x1c>
 800cfb6:	6023      	str	r3, [r4, #0]
 800cfb8:	bd38      	pop	{r3, r4, r5, pc}
 800cfba:	bf00      	nop
 800cfbc:	200005e8 	.word	0x200005e8

0800cfc0 <_getpid_r>:
 800cfc0:	f7f4 bf74 	b.w	8001eac <_getpid>

0800cfc4 <__sread>:
 800cfc4:	b510      	push	{r4, lr}
 800cfc6:	460c      	mov	r4, r1
 800cfc8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cfcc:	f000 f8a8 	bl	800d120 <_read_r>
 800cfd0:	2800      	cmp	r0, #0
 800cfd2:	bfab      	itete	ge
 800cfd4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800cfd6:	89a3      	ldrhlt	r3, [r4, #12]
 800cfd8:	181b      	addge	r3, r3, r0
 800cfda:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800cfde:	bfac      	ite	ge
 800cfe0:	6563      	strge	r3, [r4, #84]	; 0x54
 800cfe2:	81a3      	strhlt	r3, [r4, #12]
 800cfe4:	bd10      	pop	{r4, pc}

0800cfe6 <__swrite>:
 800cfe6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cfea:	461f      	mov	r7, r3
 800cfec:	898b      	ldrh	r3, [r1, #12]
 800cfee:	05db      	lsls	r3, r3, #23
 800cff0:	4605      	mov	r5, r0
 800cff2:	460c      	mov	r4, r1
 800cff4:	4616      	mov	r6, r2
 800cff6:	d505      	bpl.n	800d004 <__swrite+0x1e>
 800cff8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cffc:	2302      	movs	r3, #2
 800cffe:	2200      	movs	r2, #0
 800d000:	f000 f874 	bl	800d0ec <_lseek_r>
 800d004:	89a3      	ldrh	r3, [r4, #12]
 800d006:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d00a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800d00e:	81a3      	strh	r3, [r4, #12]
 800d010:	4632      	mov	r2, r6
 800d012:	463b      	mov	r3, r7
 800d014:	4628      	mov	r0, r5
 800d016:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d01a:	f000 b823 	b.w	800d064 <_write_r>

0800d01e <__sseek>:
 800d01e:	b510      	push	{r4, lr}
 800d020:	460c      	mov	r4, r1
 800d022:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d026:	f000 f861 	bl	800d0ec <_lseek_r>
 800d02a:	1c43      	adds	r3, r0, #1
 800d02c:	89a3      	ldrh	r3, [r4, #12]
 800d02e:	bf15      	itete	ne
 800d030:	6560      	strne	r0, [r4, #84]	; 0x54
 800d032:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800d036:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800d03a:	81a3      	strheq	r3, [r4, #12]
 800d03c:	bf18      	it	ne
 800d03e:	81a3      	strhne	r3, [r4, #12]
 800d040:	bd10      	pop	{r4, pc}

0800d042 <__sclose>:
 800d042:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d046:	f000 b81f 	b.w	800d088 <_close_r>

0800d04a <__ascii_wctomb>:
 800d04a:	b149      	cbz	r1, 800d060 <__ascii_wctomb+0x16>
 800d04c:	2aff      	cmp	r2, #255	; 0xff
 800d04e:	bf85      	ittet	hi
 800d050:	238a      	movhi	r3, #138	; 0x8a
 800d052:	6003      	strhi	r3, [r0, #0]
 800d054:	700a      	strbls	r2, [r1, #0]
 800d056:	f04f 30ff 	movhi.w	r0, #4294967295
 800d05a:	bf98      	it	ls
 800d05c:	2001      	movls	r0, #1
 800d05e:	4770      	bx	lr
 800d060:	4608      	mov	r0, r1
 800d062:	4770      	bx	lr

0800d064 <_write_r>:
 800d064:	b538      	push	{r3, r4, r5, lr}
 800d066:	4d07      	ldr	r5, [pc, #28]	; (800d084 <_write_r+0x20>)
 800d068:	4604      	mov	r4, r0
 800d06a:	4608      	mov	r0, r1
 800d06c:	4611      	mov	r1, r2
 800d06e:	2200      	movs	r2, #0
 800d070:	602a      	str	r2, [r5, #0]
 800d072:	461a      	mov	r2, r3
 800d074:	f7f4 ff59 	bl	8001f2a <_write>
 800d078:	1c43      	adds	r3, r0, #1
 800d07a:	d102      	bne.n	800d082 <_write_r+0x1e>
 800d07c:	682b      	ldr	r3, [r5, #0]
 800d07e:	b103      	cbz	r3, 800d082 <_write_r+0x1e>
 800d080:	6023      	str	r3, [r4, #0]
 800d082:	bd38      	pop	{r3, r4, r5, pc}
 800d084:	200005e8 	.word	0x200005e8

0800d088 <_close_r>:
 800d088:	b538      	push	{r3, r4, r5, lr}
 800d08a:	4d06      	ldr	r5, [pc, #24]	; (800d0a4 <_close_r+0x1c>)
 800d08c:	2300      	movs	r3, #0
 800d08e:	4604      	mov	r4, r0
 800d090:	4608      	mov	r0, r1
 800d092:	602b      	str	r3, [r5, #0]
 800d094:	f7f4 ff65 	bl	8001f62 <_close>
 800d098:	1c43      	adds	r3, r0, #1
 800d09a:	d102      	bne.n	800d0a2 <_close_r+0x1a>
 800d09c:	682b      	ldr	r3, [r5, #0]
 800d09e:	b103      	cbz	r3, 800d0a2 <_close_r+0x1a>
 800d0a0:	6023      	str	r3, [r4, #0]
 800d0a2:	bd38      	pop	{r3, r4, r5, pc}
 800d0a4:	200005e8 	.word	0x200005e8

0800d0a8 <_fstat_r>:
 800d0a8:	b538      	push	{r3, r4, r5, lr}
 800d0aa:	4d07      	ldr	r5, [pc, #28]	; (800d0c8 <_fstat_r+0x20>)
 800d0ac:	2300      	movs	r3, #0
 800d0ae:	4604      	mov	r4, r0
 800d0b0:	4608      	mov	r0, r1
 800d0b2:	4611      	mov	r1, r2
 800d0b4:	602b      	str	r3, [r5, #0]
 800d0b6:	f7f4 ff60 	bl	8001f7a <_fstat>
 800d0ba:	1c43      	adds	r3, r0, #1
 800d0bc:	d102      	bne.n	800d0c4 <_fstat_r+0x1c>
 800d0be:	682b      	ldr	r3, [r5, #0]
 800d0c0:	b103      	cbz	r3, 800d0c4 <_fstat_r+0x1c>
 800d0c2:	6023      	str	r3, [r4, #0]
 800d0c4:	bd38      	pop	{r3, r4, r5, pc}
 800d0c6:	bf00      	nop
 800d0c8:	200005e8 	.word	0x200005e8

0800d0cc <_isatty_r>:
 800d0cc:	b538      	push	{r3, r4, r5, lr}
 800d0ce:	4d06      	ldr	r5, [pc, #24]	; (800d0e8 <_isatty_r+0x1c>)
 800d0d0:	2300      	movs	r3, #0
 800d0d2:	4604      	mov	r4, r0
 800d0d4:	4608      	mov	r0, r1
 800d0d6:	602b      	str	r3, [r5, #0]
 800d0d8:	f7f4 ff5f 	bl	8001f9a <_isatty>
 800d0dc:	1c43      	adds	r3, r0, #1
 800d0de:	d102      	bne.n	800d0e6 <_isatty_r+0x1a>
 800d0e0:	682b      	ldr	r3, [r5, #0]
 800d0e2:	b103      	cbz	r3, 800d0e6 <_isatty_r+0x1a>
 800d0e4:	6023      	str	r3, [r4, #0]
 800d0e6:	bd38      	pop	{r3, r4, r5, pc}
 800d0e8:	200005e8 	.word	0x200005e8

0800d0ec <_lseek_r>:
 800d0ec:	b538      	push	{r3, r4, r5, lr}
 800d0ee:	4d07      	ldr	r5, [pc, #28]	; (800d10c <_lseek_r+0x20>)
 800d0f0:	4604      	mov	r4, r0
 800d0f2:	4608      	mov	r0, r1
 800d0f4:	4611      	mov	r1, r2
 800d0f6:	2200      	movs	r2, #0
 800d0f8:	602a      	str	r2, [r5, #0]
 800d0fa:	461a      	mov	r2, r3
 800d0fc:	f7f4 ff58 	bl	8001fb0 <_lseek>
 800d100:	1c43      	adds	r3, r0, #1
 800d102:	d102      	bne.n	800d10a <_lseek_r+0x1e>
 800d104:	682b      	ldr	r3, [r5, #0]
 800d106:	b103      	cbz	r3, 800d10a <_lseek_r+0x1e>
 800d108:	6023      	str	r3, [r4, #0]
 800d10a:	bd38      	pop	{r3, r4, r5, pc}
 800d10c:	200005e8 	.word	0x200005e8

0800d110 <_malloc_usable_size_r>:
 800d110:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d114:	1f18      	subs	r0, r3, #4
 800d116:	2b00      	cmp	r3, #0
 800d118:	bfbc      	itt	lt
 800d11a:	580b      	ldrlt	r3, [r1, r0]
 800d11c:	18c0      	addlt	r0, r0, r3
 800d11e:	4770      	bx	lr

0800d120 <_read_r>:
 800d120:	b538      	push	{r3, r4, r5, lr}
 800d122:	4d07      	ldr	r5, [pc, #28]	; (800d140 <_read_r+0x20>)
 800d124:	4604      	mov	r4, r0
 800d126:	4608      	mov	r0, r1
 800d128:	4611      	mov	r1, r2
 800d12a:	2200      	movs	r2, #0
 800d12c:	602a      	str	r2, [r5, #0]
 800d12e:	461a      	mov	r2, r3
 800d130:	f7f4 fede 	bl	8001ef0 <_read>
 800d134:	1c43      	adds	r3, r0, #1
 800d136:	d102      	bne.n	800d13e <_read_r+0x1e>
 800d138:	682b      	ldr	r3, [r5, #0]
 800d13a:	b103      	cbz	r3, 800d13e <_read_r+0x1e>
 800d13c:	6023      	str	r3, [r4, #0]
 800d13e:	bd38      	pop	{r3, r4, r5, pc}
 800d140:	200005e8 	.word	0x200005e8

0800d144 <_init>:
 800d144:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d146:	bf00      	nop
 800d148:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d14a:	bc08      	pop	{r3}
 800d14c:	469e      	mov	lr, r3
 800d14e:	4770      	bx	lr

0800d150 <_fini>:
 800d150:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d152:	bf00      	nop
 800d154:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d156:	bc08      	pop	{r3}
 800d158:	469e      	mov	lr, r3
 800d15a:	4770      	bx	lr
