
Hydra 1.0.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000e9bc  080000bc  080000bc  000100bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000ae8  0800ea78  0800ea78  0001ea78  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800f560  0800f560  0002007c  2**0
                  CONTENTS
  4 .ARM          00000008  0800f560  0800f560  0001f560  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800f568  0800f568  0002007c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800f568  0800f568  0001f568  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800f56c  0800f56c  0001f56c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000007c  20000000  0800f570  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000110c  20000080  0800f5ec  00020080  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  2000118c  0800f5ec  0002118c  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002007c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002410f  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00004fa4  00000000  00000000  000441b3  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000016e8  00000000  00000000  00049158  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001460  00000000  00000000  0004a840  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0001b922  00000000  00000000  0004bca0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   000194cc  00000000  00000000  000675c2  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000a04da  00000000  00000000  00080a8e  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00120f68  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005cbc  00000000  00000000  00120fe4  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	; (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	; (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	; (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	20000080 	.word	0x20000080
 80000dc:	00000000 	.word	0x00000000
 80000e0:	0800ea60 	.word	0x0800ea60

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	; (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	; (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	; (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			; (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	20000084 	.word	0x20000084
 8000100:	0800ea60 	.word	0x0800ea60

08000104 <__udivsi3>:
 8000104:	2200      	movs	r2, #0
 8000106:	0843      	lsrs	r3, r0, #1
 8000108:	428b      	cmp	r3, r1
 800010a:	d374      	bcc.n	80001f6 <__udivsi3+0xf2>
 800010c:	0903      	lsrs	r3, r0, #4
 800010e:	428b      	cmp	r3, r1
 8000110:	d35f      	bcc.n	80001d2 <__udivsi3+0xce>
 8000112:	0a03      	lsrs	r3, r0, #8
 8000114:	428b      	cmp	r3, r1
 8000116:	d344      	bcc.n	80001a2 <__udivsi3+0x9e>
 8000118:	0b03      	lsrs	r3, r0, #12
 800011a:	428b      	cmp	r3, r1
 800011c:	d328      	bcc.n	8000170 <__udivsi3+0x6c>
 800011e:	0c03      	lsrs	r3, r0, #16
 8000120:	428b      	cmp	r3, r1
 8000122:	d30d      	bcc.n	8000140 <__udivsi3+0x3c>
 8000124:	22ff      	movs	r2, #255	; 0xff
 8000126:	0209      	lsls	r1, r1, #8
 8000128:	ba12      	rev	r2, r2
 800012a:	0c03      	lsrs	r3, r0, #16
 800012c:	428b      	cmp	r3, r1
 800012e:	d302      	bcc.n	8000136 <__udivsi3+0x32>
 8000130:	1212      	asrs	r2, r2, #8
 8000132:	0209      	lsls	r1, r1, #8
 8000134:	d065      	beq.n	8000202 <__udivsi3+0xfe>
 8000136:	0b03      	lsrs	r3, r0, #12
 8000138:	428b      	cmp	r3, r1
 800013a:	d319      	bcc.n	8000170 <__udivsi3+0x6c>
 800013c:	e000      	b.n	8000140 <__udivsi3+0x3c>
 800013e:	0a09      	lsrs	r1, r1, #8
 8000140:	0bc3      	lsrs	r3, r0, #15
 8000142:	428b      	cmp	r3, r1
 8000144:	d301      	bcc.n	800014a <__udivsi3+0x46>
 8000146:	03cb      	lsls	r3, r1, #15
 8000148:	1ac0      	subs	r0, r0, r3
 800014a:	4152      	adcs	r2, r2
 800014c:	0b83      	lsrs	r3, r0, #14
 800014e:	428b      	cmp	r3, r1
 8000150:	d301      	bcc.n	8000156 <__udivsi3+0x52>
 8000152:	038b      	lsls	r3, r1, #14
 8000154:	1ac0      	subs	r0, r0, r3
 8000156:	4152      	adcs	r2, r2
 8000158:	0b43      	lsrs	r3, r0, #13
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x5e>
 800015e:	034b      	lsls	r3, r1, #13
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b03      	lsrs	r3, r0, #12
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x6a>
 800016a:	030b      	lsls	r3, r1, #12
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0ac3      	lsrs	r3, r0, #11
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x76>
 8000176:	02cb      	lsls	r3, r1, #11
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0a83      	lsrs	r3, r0, #10
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x82>
 8000182:	028b      	lsls	r3, r1, #10
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0a43      	lsrs	r3, r0, #9
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x8e>
 800018e:	024b      	lsls	r3, r1, #9
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a03      	lsrs	r3, r0, #8
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x9a>
 800019a:	020b      	lsls	r3, r1, #8
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	d2cd      	bcs.n	800013e <__udivsi3+0x3a>
 80001a2:	09c3      	lsrs	r3, r0, #7
 80001a4:	428b      	cmp	r3, r1
 80001a6:	d301      	bcc.n	80001ac <__udivsi3+0xa8>
 80001a8:	01cb      	lsls	r3, r1, #7
 80001aa:	1ac0      	subs	r0, r0, r3
 80001ac:	4152      	adcs	r2, r2
 80001ae:	0983      	lsrs	r3, r0, #6
 80001b0:	428b      	cmp	r3, r1
 80001b2:	d301      	bcc.n	80001b8 <__udivsi3+0xb4>
 80001b4:	018b      	lsls	r3, r1, #6
 80001b6:	1ac0      	subs	r0, r0, r3
 80001b8:	4152      	adcs	r2, r2
 80001ba:	0943      	lsrs	r3, r0, #5
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xc0>
 80001c0:	014b      	lsls	r3, r1, #5
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0903      	lsrs	r3, r0, #4
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xcc>
 80001cc:	010b      	lsls	r3, r1, #4
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	08c3      	lsrs	r3, r0, #3
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xd8>
 80001d8:	00cb      	lsls	r3, r1, #3
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0883      	lsrs	r3, r0, #2
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xe4>
 80001e4:	008b      	lsls	r3, r1, #2
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0843      	lsrs	r3, r0, #1
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xf0>
 80001f0:	004b      	lsls	r3, r1, #1
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	1a41      	subs	r1, r0, r1
 80001f8:	d200      	bcs.n	80001fc <__udivsi3+0xf8>
 80001fa:	4601      	mov	r1, r0
 80001fc:	4152      	adcs	r2, r2
 80001fe:	4610      	mov	r0, r2
 8000200:	4770      	bx	lr
 8000202:	e7ff      	b.n	8000204 <__udivsi3+0x100>
 8000204:	b501      	push	{r0, lr}
 8000206:	2000      	movs	r0, #0
 8000208:	f000 f8f0 	bl	80003ec <__aeabi_idiv0>
 800020c:	bd02      	pop	{r1, pc}
 800020e:	46c0      	nop			; (mov r8, r8)

08000210 <__aeabi_uidivmod>:
 8000210:	2900      	cmp	r1, #0
 8000212:	d0f7      	beq.n	8000204 <__udivsi3+0x100>
 8000214:	e776      	b.n	8000104 <__udivsi3>
 8000216:	4770      	bx	lr

08000218 <__divsi3>:
 8000218:	4603      	mov	r3, r0
 800021a:	430b      	orrs	r3, r1
 800021c:	d47f      	bmi.n	800031e <__divsi3+0x106>
 800021e:	2200      	movs	r2, #0
 8000220:	0843      	lsrs	r3, r0, #1
 8000222:	428b      	cmp	r3, r1
 8000224:	d374      	bcc.n	8000310 <__divsi3+0xf8>
 8000226:	0903      	lsrs	r3, r0, #4
 8000228:	428b      	cmp	r3, r1
 800022a:	d35f      	bcc.n	80002ec <__divsi3+0xd4>
 800022c:	0a03      	lsrs	r3, r0, #8
 800022e:	428b      	cmp	r3, r1
 8000230:	d344      	bcc.n	80002bc <__divsi3+0xa4>
 8000232:	0b03      	lsrs	r3, r0, #12
 8000234:	428b      	cmp	r3, r1
 8000236:	d328      	bcc.n	800028a <__divsi3+0x72>
 8000238:	0c03      	lsrs	r3, r0, #16
 800023a:	428b      	cmp	r3, r1
 800023c:	d30d      	bcc.n	800025a <__divsi3+0x42>
 800023e:	22ff      	movs	r2, #255	; 0xff
 8000240:	0209      	lsls	r1, r1, #8
 8000242:	ba12      	rev	r2, r2
 8000244:	0c03      	lsrs	r3, r0, #16
 8000246:	428b      	cmp	r3, r1
 8000248:	d302      	bcc.n	8000250 <__divsi3+0x38>
 800024a:	1212      	asrs	r2, r2, #8
 800024c:	0209      	lsls	r1, r1, #8
 800024e:	d065      	beq.n	800031c <__divsi3+0x104>
 8000250:	0b03      	lsrs	r3, r0, #12
 8000252:	428b      	cmp	r3, r1
 8000254:	d319      	bcc.n	800028a <__divsi3+0x72>
 8000256:	e000      	b.n	800025a <__divsi3+0x42>
 8000258:	0a09      	lsrs	r1, r1, #8
 800025a:	0bc3      	lsrs	r3, r0, #15
 800025c:	428b      	cmp	r3, r1
 800025e:	d301      	bcc.n	8000264 <__divsi3+0x4c>
 8000260:	03cb      	lsls	r3, r1, #15
 8000262:	1ac0      	subs	r0, r0, r3
 8000264:	4152      	adcs	r2, r2
 8000266:	0b83      	lsrs	r3, r0, #14
 8000268:	428b      	cmp	r3, r1
 800026a:	d301      	bcc.n	8000270 <__divsi3+0x58>
 800026c:	038b      	lsls	r3, r1, #14
 800026e:	1ac0      	subs	r0, r0, r3
 8000270:	4152      	adcs	r2, r2
 8000272:	0b43      	lsrs	r3, r0, #13
 8000274:	428b      	cmp	r3, r1
 8000276:	d301      	bcc.n	800027c <__divsi3+0x64>
 8000278:	034b      	lsls	r3, r1, #13
 800027a:	1ac0      	subs	r0, r0, r3
 800027c:	4152      	adcs	r2, r2
 800027e:	0b03      	lsrs	r3, r0, #12
 8000280:	428b      	cmp	r3, r1
 8000282:	d301      	bcc.n	8000288 <__divsi3+0x70>
 8000284:	030b      	lsls	r3, r1, #12
 8000286:	1ac0      	subs	r0, r0, r3
 8000288:	4152      	adcs	r2, r2
 800028a:	0ac3      	lsrs	r3, r0, #11
 800028c:	428b      	cmp	r3, r1
 800028e:	d301      	bcc.n	8000294 <__divsi3+0x7c>
 8000290:	02cb      	lsls	r3, r1, #11
 8000292:	1ac0      	subs	r0, r0, r3
 8000294:	4152      	adcs	r2, r2
 8000296:	0a83      	lsrs	r3, r0, #10
 8000298:	428b      	cmp	r3, r1
 800029a:	d301      	bcc.n	80002a0 <__divsi3+0x88>
 800029c:	028b      	lsls	r3, r1, #10
 800029e:	1ac0      	subs	r0, r0, r3
 80002a0:	4152      	adcs	r2, r2
 80002a2:	0a43      	lsrs	r3, r0, #9
 80002a4:	428b      	cmp	r3, r1
 80002a6:	d301      	bcc.n	80002ac <__divsi3+0x94>
 80002a8:	024b      	lsls	r3, r1, #9
 80002aa:	1ac0      	subs	r0, r0, r3
 80002ac:	4152      	adcs	r2, r2
 80002ae:	0a03      	lsrs	r3, r0, #8
 80002b0:	428b      	cmp	r3, r1
 80002b2:	d301      	bcc.n	80002b8 <__divsi3+0xa0>
 80002b4:	020b      	lsls	r3, r1, #8
 80002b6:	1ac0      	subs	r0, r0, r3
 80002b8:	4152      	adcs	r2, r2
 80002ba:	d2cd      	bcs.n	8000258 <__divsi3+0x40>
 80002bc:	09c3      	lsrs	r3, r0, #7
 80002be:	428b      	cmp	r3, r1
 80002c0:	d301      	bcc.n	80002c6 <__divsi3+0xae>
 80002c2:	01cb      	lsls	r3, r1, #7
 80002c4:	1ac0      	subs	r0, r0, r3
 80002c6:	4152      	adcs	r2, r2
 80002c8:	0983      	lsrs	r3, r0, #6
 80002ca:	428b      	cmp	r3, r1
 80002cc:	d301      	bcc.n	80002d2 <__divsi3+0xba>
 80002ce:	018b      	lsls	r3, r1, #6
 80002d0:	1ac0      	subs	r0, r0, r3
 80002d2:	4152      	adcs	r2, r2
 80002d4:	0943      	lsrs	r3, r0, #5
 80002d6:	428b      	cmp	r3, r1
 80002d8:	d301      	bcc.n	80002de <__divsi3+0xc6>
 80002da:	014b      	lsls	r3, r1, #5
 80002dc:	1ac0      	subs	r0, r0, r3
 80002de:	4152      	adcs	r2, r2
 80002e0:	0903      	lsrs	r3, r0, #4
 80002e2:	428b      	cmp	r3, r1
 80002e4:	d301      	bcc.n	80002ea <__divsi3+0xd2>
 80002e6:	010b      	lsls	r3, r1, #4
 80002e8:	1ac0      	subs	r0, r0, r3
 80002ea:	4152      	adcs	r2, r2
 80002ec:	08c3      	lsrs	r3, r0, #3
 80002ee:	428b      	cmp	r3, r1
 80002f0:	d301      	bcc.n	80002f6 <__divsi3+0xde>
 80002f2:	00cb      	lsls	r3, r1, #3
 80002f4:	1ac0      	subs	r0, r0, r3
 80002f6:	4152      	adcs	r2, r2
 80002f8:	0883      	lsrs	r3, r0, #2
 80002fa:	428b      	cmp	r3, r1
 80002fc:	d301      	bcc.n	8000302 <__divsi3+0xea>
 80002fe:	008b      	lsls	r3, r1, #2
 8000300:	1ac0      	subs	r0, r0, r3
 8000302:	4152      	adcs	r2, r2
 8000304:	0843      	lsrs	r3, r0, #1
 8000306:	428b      	cmp	r3, r1
 8000308:	d301      	bcc.n	800030e <__divsi3+0xf6>
 800030a:	004b      	lsls	r3, r1, #1
 800030c:	1ac0      	subs	r0, r0, r3
 800030e:	4152      	adcs	r2, r2
 8000310:	1a41      	subs	r1, r0, r1
 8000312:	d200      	bcs.n	8000316 <__divsi3+0xfe>
 8000314:	4601      	mov	r1, r0
 8000316:	4152      	adcs	r2, r2
 8000318:	4610      	mov	r0, r2
 800031a:	4770      	bx	lr
 800031c:	e05d      	b.n	80003da <__divsi3+0x1c2>
 800031e:	0fca      	lsrs	r2, r1, #31
 8000320:	d000      	beq.n	8000324 <__divsi3+0x10c>
 8000322:	4249      	negs	r1, r1
 8000324:	1003      	asrs	r3, r0, #32
 8000326:	d300      	bcc.n	800032a <__divsi3+0x112>
 8000328:	4240      	negs	r0, r0
 800032a:	4053      	eors	r3, r2
 800032c:	2200      	movs	r2, #0
 800032e:	469c      	mov	ip, r3
 8000330:	0903      	lsrs	r3, r0, #4
 8000332:	428b      	cmp	r3, r1
 8000334:	d32d      	bcc.n	8000392 <__divsi3+0x17a>
 8000336:	0a03      	lsrs	r3, r0, #8
 8000338:	428b      	cmp	r3, r1
 800033a:	d312      	bcc.n	8000362 <__divsi3+0x14a>
 800033c:	22fc      	movs	r2, #252	; 0xfc
 800033e:	0189      	lsls	r1, r1, #6
 8000340:	ba12      	rev	r2, r2
 8000342:	0a03      	lsrs	r3, r0, #8
 8000344:	428b      	cmp	r3, r1
 8000346:	d30c      	bcc.n	8000362 <__divsi3+0x14a>
 8000348:	0189      	lsls	r1, r1, #6
 800034a:	1192      	asrs	r2, r2, #6
 800034c:	428b      	cmp	r3, r1
 800034e:	d308      	bcc.n	8000362 <__divsi3+0x14a>
 8000350:	0189      	lsls	r1, r1, #6
 8000352:	1192      	asrs	r2, r2, #6
 8000354:	428b      	cmp	r3, r1
 8000356:	d304      	bcc.n	8000362 <__divsi3+0x14a>
 8000358:	0189      	lsls	r1, r1, #6
 800035a:	d03a      	beq.n	80003d2 <__divsi3+0x1ba>
 800035c:	1192      	asrs	r2, r2, #6
 800035e:	e000      	b.n	8000362 <__divsi3+0x14a>
 8000360:	0989      	lsrs	r1, r1, #6
 8000362:	09c3      	lsrs	r3, r0, #7
 8000364:	428b      	cmp	r3, r1
 8000366:	d301      	bcc.n	800036c <__divsi3+0x154>
 8000368:	01cb      	lsls	r3, r1, #7
 800036a:	1ac0      	subs	r0, r0, r3
 800036c:	4152      	adcs	r2, r2
 800036e:	0983      	lsrs	r3, r0, #6
 8000370:	428b      	cmp	r3, r1
 8000372:	d301      	bcc.n	8000378 <__divsi3+0x160>
 8000374:	018b      	lsls	r3, r1, #6
 8000376:	1ac0      	subs	r0, r0, r3
 8000378:	4152      	adcs	r2, r2
 800037a:	0943      	lsrs	r3, r0, #5
 800037c:	428b      	cmp	r3, r1
 800037e:	d301      	bcc.n	8000384 <__divsi3+0x16c>
 8000380:	014b      	lsls	r3, r1, #5
 8000382:	1ac0      	subs	r0, r0, r3
 8000384:	4152      	adcs	r2, r2
 8000386:	0903      	lsrs	r3, r0, #4
 8000388:	428b      	cmp	r3, r1
 800038a:	d301      	bcc.n	8000390 <__divsi3+0x178>
 800038c:	010b      	lsls	r3, r1, #4
 800038e:	1ac0      	subs	r0, r0, r3
 8000390:	4152      	adcs	r2, r2
 8000392:	08c3      	lsrs	r3, r0, #3
 8000394:	428b      	cmp	r3, r1
 8000396:	d301      	bcc.n	800039c <__divsi3+0x184>
 8000398:	00cb      	lsls	r3, r1, #3
 800039a:	1ac0      	subs	r0, r0, r3
 800039c:	4152      	adcs	r2, r2
 800039e:	0883      	lsrs	r3, r0, #2
 80003a0:	428b      	cmp	r3, r1
 80003a2:	d301      	bcc.n	80003a8 <__divsi3+0x190>
 80003a4:	008b      	lsls	r3, r1, #2
 80003a6:	1ac0      	subs	r0, r0, r3
 80003a8:	4152      	adcs	r2, r2
 80003aa:	d2d9      	bcs.n	8000360 <__divsi3+0x148>
 80003ac:	0843      	lsrs	r3, r0, #1
 80003ae:	428b      	cmp	r3, r1
 80003b0:	d301      	bcc.n	80003b6 <__divsi3+0x19e>
 80003b2:	004b      	lsls	r3, r1, #1
 80003b4:	1ac0      	subs	r0, r0, r3
 80003b6:	4152      	adcs	r2, r2
 80003b8:	1a41      	subs	r1, r0, r1
 80003ba:	d200      	bcs.n	80003be <__divsi3+0x1a6>
 80003bc:	4601      	mov	r1, r0
 80003be:	4663      	mov	r3, ip
 80003c0:	4152      	adcs	r2, r2
 80003c2:	105b      	asrs	r3, r3, #1
 80003c4:	4610      	mov	r0, r2
 80003c6:	d301      	bcc.n	80003cc <__divsi3+0x1b4>
 80003c8:	4240      	negs	r0, r0
 80003ca:	2b00      	cmp	r3, #0
 80003cc:	d500      	bpl.n	80003d0 <__divsi3+0x1b8>
 80003ce:	4249      	negs	r1, r1
 80003d0:	4770      	bx	lr
 80003d2:	4663      	mov	r3, ip
 80003d4:	105b      	asrs	r3, r3, #1
 80003d6:	d300      	bcc.n	80003da <__divsi3+0x1c2>
 80003d8:	4240      	negs	r0, r0
 80003da:	b501      	push	{r0, lr}
 80003dc:	2000      	movs	r0, #0
 80003de:	f000 f805 	bl	80003ec <__aeabi_idiv0>
 80003e2:	bd02      	pop	{r1, pc}

080003e4 <__aeabi_idivmod>:
 80003e4:	2900      	cmp	r1, #0
 80003e6:	d0f8      	beq.n	80003da <__divsi3+0x1c2>
 80003e8:	e716      	b.n	8000218 <__divsi3>
 80003ea:	4770      	bx	lr

080003ec <__aeabi_idiv0>:
 80003ec:	4770      	bx	lr
 80003ee:	46c0      	nop			; (mov r8, r8)

080003f0 <__aeabi_cdrcmple>:
 80003f0:	4684      	mov	ip, r0
 80003f2:	1c10      	adds	r0, r2, #0
 80003f4:	4662      	mov	r2, ip
 80003f6:	468c      	mov	ip, r1
 80003f8:	1c19      	adds	r1, r3, #0
 80003fa:	4663      	mov	r3, ip
 80003fc:	e000      	b.n	8000400 <__aeabi_cdcmpeq>
 80003fe:	46c0      	nop			; (mov r8, r8)

08000400 <__aeabi_cdcmpeq>:
 8000400:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8000402:	f001 ff55 	bl	80022b0 <__ledf2>
 8000406:	2800      	cmp	r0, #0
 8000408:	d401      	bmi.n	800040e <__aeabi_cdcmpeq+0xe>
 800040a:	2100      	movs	r1, #0
 800040c:	42c8      	cmn	r0, r1
 800040e:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08000410 <__aeabi_dcmpeq>:
 8000410:	b510      	push	{r4, lr}
 8000412:	f001 fead 	bl	8002170 <__eqdf2>
 8000416:	4240      	negs	r0, r0
 8000418:	3001      	adds	r0, #1
 800041a:	bd10      	pop	{r4, pc}

0800041c <__aeabi_dcmplt>:
 800041c:	b510      	push	{r4, lr}
 800041e:	f001 ff47 	bl	80022b0 <__ledf2>
 8000422:	2800      	cmp	r0, #0
 8000424:	db01      	blt.n	800042a <__aeabi_dcmplt+0xe>
 8000426:	2000      	movs	r0, #0
 8000428:	bd10      	pop	{r4, pc}
 800042a:	2001      	movs	r0, #1
 800042c:	bd10      	pop	{r4, pc}
 800042e:	46c0      	nop			; (mov r8, r8)

08000430 <__aeabi_dcmple>:
 8000430:	b510      	push	{r4, lr}
 8000432:	f001 ff3d 	bl	80022b0 <__ledf2>
 8000436:	2800      	cmp	r0, #0
 8000438:	dd01      	ble.n	800043e <__aeabi_dcmple+0xe>
 800043a:	2000      	movs	r0, #0
 800043c:	bd10      	pop	{r4, pc}
 800043e:	2001      	movs	r0, #1
 8000440:	bd10      	pop	{r4, pc}
 8000442:	46c0      	nop			; (mov r8, r8)

08000444 <__aeabi_dcmpgt>:
 8000444:	b510      	push	{r4, lr}
 8000446:	f001 fecf 	bl	80021e8 <__gedf2>
 800044a:	2800      	cmp	r0, #0
 800044c:	dc01      	bgt.n	8000452 <__aeabi_dcmpgt+0xe>
 800044e:	2000      	movs	r0, #0
 8000450:	bd10      	pop	{r4, pc}
 8000452:	2001      	movs	r0, #1
 8000454:	bd10      	pop	{r4, pc}
 8000456:	46c0      	nop			; (mov r8, r8)

08000458 <__aeabi_dcmpge>:
 8000458:	b510      	push	{r4, lr}
 800045a:	f001 fec5 	bl	80021e8 <__gedf2>
 800045e:	2800      	cmp	r0, #0
 8000460:	da01      	bge.n	8000466 <__aeabi_dcmpge+0xe>
 8000462:	2000      	movs	r0, #0
 8000464:	bd10      	pop	{r4, pc}
 8000466:	2001      	movs	r0, #1
 8000468:	bd10      	pop	{r4, pc}
 800046a:	46c0      	nop			; (mov r8, r8)

0800046c <__aeabi_cfrcmple>:
 800046c:	4684      	mov	ip, r0
 800046e:	1c08      	adds	r0, r1, #0
 8000470:	4661      	mov	r1, ip
 8000472:	e7ff      	b.n	8000474 <__aeabi_cfcmpeq>

08000474 <__aeabi_cfcmpeq>:
 8000474:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8000476:	f000 fc6d 	bl	8000d54 <__lesf2>
 800047a:	2800      	cmp	r0, #0
 800047c:	d401      	bmi.n	8000482 <__aeabi_cfcmpeq+0xe>
 800047e:	2100      	movs	r1, #0
 8000480:	42c8      	cmn	r0, r1
 8000482:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08000484 <__aeabi_fcmpeq>:
 8000484:	b510      	push	{r4, lr}
 8000486:	f000 fbef 	bl	8000c68 <__eqsf2>
 800048a:	4240      	negs	r0, r0
 800048c:	3001      	adds	r0, #1
 800048e:	bd10      	pop	{r4, pc}

08000490 <__aeabi_fcmplt>:
 8000490:	b510      	push	{r4, lr}
 8000492:	f000 fc5f 	bl	8000d54 <__lesf2>
 8000496:	2800      	cmp	r0, #0
 8000498:	db01      	blt.n	800049e <__aeabi_fcmplt+0xe>
 800049a:	2000      	movs	r0, #0
 800049c:	bd10      	pop	{r4, pc}
 800049e:	2001      	movs	r0, #1
 80004a0:	bd10      	pop	{r4, pc}
 80004a2:	46c0      	nop			; (mov r8, r8)

080004a4 <__aeabi_fcmple>:
 80004a4:	b510      	push	{r4, lr}
 80004a6:	f000 fc55 	bl	8000d54 <__lesf2>
 80004aa:	2800      	cmp	r0, #0
 80004ac:	dd01      	ble.n	80004b2 <__aeabi_fcmple+0xe>
 80004ae:	2000      	movs	r0, #0
 80004b0:	bd10      	pop	{r4, pc}
 80004b2:	2001      	movs	r0, #1
 80004b4:	bd10      	pop	{r4, pc}
 80004b6:	46c0      	nop			; (mov r8, r8)

080004b8 <__aeabi_fcmpgt>:
 80004b8:	b510      	push	{r4, lr}
 80004ba:	f000 fbfd 	bl	8000cb8 <__gesf2>
 80004be:	2800      	cmp	r0, #0
 80004c0:	dc01      	bgt.n	80004c6 <__aeabi_fcmpgt+0xe>
 80004c2:	2000      	movs	r0, #0
 80004c4:	bd10      	pop	{r4, pc}
 80004c6:	2001      	movs	r0, #1
 80004c8:	bd10      	pop	{r4, pc}
 80004ca:	46c0      	nop			; (mov r8, r8)

080004cc <__aeabi_fcmpge>:
 80004cc:	b510      	push	{r4, lr}
 80004ce:	f000 fbf3 	bl	8000cb8 <__gesf2>
 80004d2:	2800      	cmp	r0, #0
 80004d4:	da01      	bge.n	80004da <__aeabi_fcmpge+0xe>
 80004d6:	2000      	movs	r0, #0
 80004d8:	bd10      	pop	{r4, pc}
 80004da:	2001      	movs	r0, #1
 80004dc:	bd10      	pop	{r4, pc}
 80004de:	46c0      	nop			; (mov r8, r8)

080004e0 <__aeabi_uldivmod>:
 80004e0:	2b00      	cmp	r3, #0
 80004e2:	d111      	bne.n	8000508 <__aeabi_uldivmod+0x28>
 80004e4:	2a00      	cmp	r2, #0
 80004e6:	d10f      	bne.n	8000508 <__aeabi_uldivmod+0x28>
 80004e8:	2900      	cmp	r1, #0
 80004ea:	d100      	bne.n	80004ee <__aeabi_uldivmod+0xe>
 80004ec:	2800      	cmp	r0, #0
 80004ee:	d002      	beq.n	80004f6 <__aeabi_uldivmod+0x16>
 80004f0:	2100      	movs	r1, #0
 80004f2:	43c9      	mvns	r1, r1
 80004f4:	1c08      	adds	r0, r1, #0
 80004f6:	b407      	push	{r0, r1, r2}
 80004f8:	4802      	ldr	r0, [pc, #8]	; (8000504 <__aeabi_uldivmod+0x24>)
 80004fa:	a102      	add	r1, pc, #8	; (adr r1, 8000504 <__aeabi_uldivmod+0x24>)
 80004fc:	1840      	adds	r0, r0, r1
 80004fe:	9002      	str	r0, [sp, #8]
 8000500:	bd03      	pop	{r0, r1, pc}
 8000502:	46c0      	nop			; (mov r8, r8)
 8000504:	fffffee9 	.word	0xfffffee9
 8000508:	b403      	push	{r0, r1}
 800050a:	4668      	mov	r0, sp
 800050c:	b501      	push	{r0, lr}
 800050e:	9802      	ldr	r0, [sp, #8]
 8000510:	f000 f83c 	bl	800058c <__udivmoddi4>
 8000514:	9b01      	ldr	r3, [sp, #4]
 8000516:	469e      	mov	lr, r3
 8000518:	b002      	add	sp, #8
 800051a:	bc0c      	pop	{r2, r3}
 800051c:	4770      	bx	lr
 800051e:	46c0      	nop			; (mov r8, r8)

08000520 <__aeabi_f2uiz>:
 8000520:	219e      	movs	r1, #158	; 0x9e
 8000522:	b510      	push	{r4, lr}
 8000524:	05c9      	lsls	r1, r1, #23
 8000526:	1c04      	adds	r4, r0, #0
 8000528:	f7ff ffd0 	bl	80004cc <__aeabi_fcmpge>
 800052c:	2800      	cmp	r0, #0
 800052e:	d103      	bne.n	8000538 <__aeabi_f2uiz+0x18>
 8000530:	1c20      	adds	r0, r4, #0
 8000532:	f000 ff55 	bl	80013e0 <__aeabi_f2iz>
 8000536:	bd10      	pop	{r4, pc}
 8000538:	219e      	movs	r1, #158	; 0x9e
 800053a:	1c20      	adds	r0, r4, #0
 800053c:	05c9      	lsls	r1, r1, #23
 800053e:	f000 fd8b 	bl	8001058 <__aeabi_fsub>
 8000542:	f000 ff4d 	bl	80013e0 <__aeabi_f2iz>
 8000546:	2380      	movs	r3, #128	; 0x80
 8000548:	061b      	lsls	r3, r3, #24
 800054a:	469c      	mov	ip, r3
 800054c:	4460      	add	r0, ip
 800054e:	e7f2      	b.n	8000536 <__aeabi_f2uiz+0x16>

08000550 <__aeabi_d2uiz>:
 8000550:	b570      	push	{r4, r5, r6, lr}
 8000552:	2200      	movs	r2, #0
 8000554:	4b0c      	ldr	r3, [pc, #48]	; (8000588 <__aeabi_d2uiz+0x38>)
 8000556:	0004      	movs	r4, r0
 8000558:	000d      	movs	r5, r1
 800055a:	f7ff ff7d 	bl	8000458 <__aeabi_dcmpge>
 800055e:	2800      	cmp	r0, #0
 8000560:	d104      	bne.n	800056c <__aeabi_d2uiz+0x1c>
 8000562:	0020      	movs	r0, r4
 8000564:	0029      	movs	r1, r5
 8000566:	f002 fce1 	bl	8002f2c <__aeabi_d2iz>
 800056a:	bd70      	pop	{r4, r5, r6, pc}
 800056c:	4b06      	ldr	r3, [pc, #24]	; (8000588 <__aeabi_d2uiz+0x38>)
 800056e:	2200      	movs	r2, #0
 8000570:	0020      	movs	r0, r4
 8000572:	0029      	movs	r1, r5
 8000574:	f002 f976 	bl	8002864 <__aeabi_dsub>
 8000578:	f002 fcd8 	bl	8002f2c <__aeabi_d2iz>
 800057c:	2380      	movs	r3, #128	; 0x80
 800057e:	061b      	lsls	r3, r3, #24
 8000580:	469c      	mov	ip, r3
 8000582:	4460      	add	r0, ip
 8000584:	e7f1      	b.n	800056a <__aeabi_d2uiz+0x1a>
 8000586:	46c0      	nop			; (mov r8, r8)
 8000588:	41e00000 	.word	0x41e00000

0800058c <__udivmoddi4>:
 800058c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800058e:	464f      	mov	r7, r9
 8000590:	4646      	mov	r6, r8
 8000592:	46d6      	mov	lr, sl
 8000594:	b5c0      	push	{r6, r7, lr}
 8000596:	0004      	movs	r4, r0
 8000598:	b082      	sub	sp, #8
 800059a:	000d      	movs	r5, r1
 800059c:	4691      	mov	r9, r2
 800059e:	4698      	mov	r8, r3
 80005a0:	428b      	cmp	r3, r1
 80005a2:	d82f      	bhi.n	8000604 <__udivmoddi4+0x78>
 80005a4:	d02c      	beq.n	8000600 <__udivmoddi4+0x74>
 80005a6:	4641      	mov	r1, r8
 80005a8:	4648      	mov	r0, r9
 80005aa:	f002 fe23 	bl	80031f4 <__clzdi2>
 80005ae:	0029      	movs	r1, r5
 80005b0:	0006      	movs	r6, r0
 80005b2:	0020      	movs	r0, r4
 80005b4:	f002 fe1e 	bl	80031f4 <__clzdi2>
 80005b8:	1a33      	subs	r3, r6, r0
 80005ba:	469c      	mov	ip, r3
 80005bc:	3b20      	subs	r3, #32
 80005be:	469a      	mov	sl, r3
 80005c0:	d500      	bpl.n	80005c4 <__udivmoddi4+0x38>
 80005c2:	e076      	b.n	80006b2 <__udivmoddi4+0x126>
 80005c4:	464b      	mov	r3, r9
 80005c6:	4652      	mov	r2, sl
 80005c8:	4093      	lsls	r3, r2
 80005ca:	001f      	movs	r7, r3
 80005cc:	464b      	mov	r3, r9
 80005ce:	4662      	mov	r2, ip
 80005d0:	4093      	lsls	r3, r2
 80005d2:	001e      	movs	r6, r3
 80005d4:	42af      	cmp	r7, r5
 80005d6:	d828      	bhi.n	800062a <__udivmoddi4+0x9e>
 80005d8:	d025      	beq.n	8000626 <__udivmoddi4+0x9a>
 80005da:	4653      	mov	r3, sl
 80005dc:	1ba4      	subs	r4, r4, r6
 80005de:	41bd      	sbcs	r5, r7
 80005e0:	2b00      	cmp	r3, #0
 80005e2:	da00      	bge.n	80005e6 <__udivmoddi4+0x5a>
 80005e4:	e07b      	b.n	80006de <__udivmoddi4+0x152>
 80005e6:	2200      	movs	r2, #0
 80005e8:	2300      	movs	r3, #0
 80005ea:	9200      	str	r2, [sp, #0]
 80005ec:	9301      	str	r3, [sp, #4]
 80005ee:	2301      	movs	r3, #1
 80005f0:	4652      	mov	r2, sl
 80005f2:	4093      	lsls	r3, r2
 80005f4:	9301      	str	r3, [sp, #4]
 80005f6:	2301      	movs	r3, #1
 80005f8:	4662      	mov	r2, ip
 80005fa:	4093      	lsls	r3, r2
 80005fc:	9300      	str	r3, [sp, #0]
 80005fe:	e018      	b.n	8000632 <__udivmoddi4+0xa6>
 8000600:	4282      	cmp	r2, r0
 8000602:	d9d0      	bls.n	80005a6 <__udivmoddi4+0x1a>
 8000604:	2200      	movs	r2, #0
 8000606:	2300      	movs	r3, #0
 8000608:	9200      	str	r2, [sp, #0]
 800060a:	9301      	str	r3, [sp, #4]
 800060c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800060e:	2b00      	cmp	r3, #0
 8000610:	d001      	beq.n	8000616 <__udivmoddi4+0x8a>
 8000612:	601c      	str	r4, [r3, #0]
 8000614:	605d      	str	r5, [r3, #4]
 8000616:	9800      	ldr	r0, [sp, #0]
 8000618:	9901      	ldr	r1, [sp, #4]
 800061a:	b002      	add	sp, #8
 800061c:	bc1c      	pop	{r2, r3, r4}
 800061e:	4690      	mov	r8, r2
 8000620:	4699      	mov	r9, r3
 8000622:	46a2      	mov	sl, r4
 8000624:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000626:	42a3      	cmp	r3, r4
 8000628:	d9d7      	bls.n	80005da <__udivmoddi4+0x4e>
 800062a:	2200      	movs	r2, #0
 800062c:	2300      	movs	r3, #0
 800062e:	9200      	str	r2, [sp, #0]
 8000630:	9301      	str	r3, [sp, #4]
 8000632:	4663      	mov	r3, ip
 8000634:	2b00      	cmp	r3, #0
 8000636:	d0e9      	beq.n	800060c <__udivmoddi4+0x80>
 8000638:	07fb      	lsls	r3, r7, #31
 800063a:	4698      	mov	r8, r3
 800063c:	4641      	mov	r1, r8
 800063e:	0872      	lsrs	r2, r6, #1
 8000640:	430a      	orrs	r2, r1
 8000642:	087b      	lsrs	r3, r7, #1
 8000644:	4666      	mov	r6, ip
 8000646:	e00e      	b.n	8000666 <__udivmoddi4+0xda>
 8000648:	42ab      	cmp	r3, r5
 800064a:	d101      	bne.n	8000650 <__udivmoddi4+0xc4>
 800064c:	42a2      	cmp	r2, r4
 800064e:	d80c      	bhi.n	800066a <__udivmoddi4+0xde>
 8000650:	1aa4      	subs	r4, r4, r2
 8000652:	419d      	sbcs	r5, r3
 8000654:	2001      	movs	r0, #1
 8000656:	1924      	adds	r4, r4, r4
 8000658:	416d      	adcs	r5, r5
 800065a:	2100      	movs	r1, #0
 800065c:	3e01      	subs	r6, #1
 800065e:	1824      	adds	r4, r4, r0
 8000660:	414d      	adcs	r5, r1
 8000662:	2e00      	cmp	r6, #0
 8000664:	d006      	beq.n	8000674 <__udivmoddi4+0xe8>
 8000666:	42ab      	cmp	r3, r5
 8000668:	d9ee      	bls.n	8000648 <__udivmoddi4+0xbc>
 800066a:	3e01      	subs	r6, #1
 800066c:	1924      	adds	r4, r4, r4
 800066e:	416d      	adcs	r5, r5
 8000670:	2e00      	cmp	r6, #0
 8000672:	d1f8      	bne.n	8000666 <__udivmoddi4+0xda>
 8000674:	9800      	ldr	r0, [sp, #0]
 8000676:	9901      	ldr	r1, [sp, #4]
 8000678:	4653      	mov	r3, sl
 800067a:	1900      	adds	r0, r0, r4
 800067c:	4169      	adcs	r1, r5
 800067e:	2b00      	cmp	r3, #0
 8000680:	db23      	blt.n	80006ca <__udivmoddi4+0x13e>
 8000682:	002b      	movs	r3, r5
 8000684:	4652      	mov	r2, sl
 8000686:	40d3      	lsrs	r3, r2
 8000688:	002a      	movs	r2, r5
 800068a:	4664      	mov	r4, ip
 800068c:	40e2      	lsrs	r2, r4
 800068e:	001c      	movs	r4, r3
 8000690:	4653      	mov	r3, sl
 8000692:	0015      	movs	r5, r2
 8000694:	2b00      	cmp	r3, #0
 8000696:	db2d      	blt.n	80006f4 <__udivmoddi4+0x168>
 8000698:	0026      	movs	r6, r4
 800069a:	4657      	mov	r7, sl
 800069c:	40be      	lsls	r6, r7
 800069e:	0033      	movs	r3, r6
 80006a0:	0026      	movs	r6, r4
 80006a2:	4667      	mov	r7, ip
 80006a4:	40be      	lsls	r6, r7
 80006a6:	0032      	movs	r2, r6
 80006a8:	1a80      	subs	r0, r0, r2
 80006aa:	4199      	sbcs	r1, r3
 80006ac:	9000      	str	r0, [sp, #0]
 80006ae:	9101      	str	r1, [sp, #4]
 80006b0:	e7ac      	b.n	800060c <__udivmoddi4+0x80>
 80006b2:	4662      	mov	r2, ip
 80006b4:	2320      	movs	r3, #32
 80006b6:	1a9b      	subs	r3, r3, r2
 80006b8:	464a      	mov	r2, r9
 80006ba:	40da      	lsrs	r2, r3
 80006bc:	4661      	mov	r1, ip
 80006be:	0013      	movs	r3, r2
 80006c0:	4642      	mov	r2, r8
 80006c2:	408a      	lsls	r2, r1
 80006c4:	0017      	movs	r7, r2
 80006c6:	431f      	orrs	r7, r3
 80006c8:	e780      	b.n	80005cc <__udivmoddi4+0x40>
 80006ca:	4662      	mov	r2, ip
 80006cc:	2320      	movs	r3, #32
 80006ce:	1a9b      	subs	r3, r3, r2
 80006d0:	002a      	movs	r2, r5
 80006d2:	4666      	mov	r6, ip
 80006d4:	409a      	lsls	r2, r3
 80006d6:	0023      	movs	r3, r4
 80006d8:	40f3      	lsrs	r3, r6
 80006da:	4313      	orrs	r3, r2
 80006dc:	e7d4      	b.n	8000688 <__udivmoddi4+0xfc>
 80006de:	4662      	mov	r2, ip
 80006e0:	2320      	movs	r3, #32
 80006e2:	2100      	movs	r1, #0
 80006e4:	1a9b      	subs	r3, r3, r2
 80006e6:	2200      	movs	r2, #0
 80006e8:	9100      	str	r1, [sp, #0]
 80006ea:	9201      	str	r2, [sp, #4]
 80006ec:	2201      	movs	r2, #1
 80006ee:	40da      	lsrs	r2, r3
 80006f0:	9201      	str	r2, [sp, #4]
 80006f2:	e780      	b.n	80005f6 <__udivmoddi4+0x6a>
 80006f4:	2320      	movs	r3, #32
 80006f6:	4662      	mov	r2, ip
 80006f8:	0026      	movs	r6, r4
 80006fa:	1a9b      	subs	r3, r3, r2
 80006fc:	40de      	lsrs	r6, r3
 80006fe:	002f      	movs	r7, r5
 8000700:	46b0      	mov	r8, r6
 8000702:	4666      	mov	r6, ip
 8000704:	40b7      	lsls	r7, r6
 8000706:	4646      	mov	r6, r8
 8000708:	003b      	movs	r3, r7
 800070a:	4333      	orrs	r3, r6
 800070c:	e7c8      	b.n	80006a0 <__udivmoddi4+0x114>
 800070e:	46c0      	nop			; (mov r8, r8)

08000710 <__aeabi_fadd>:
 8000710:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000712:	4647      	mov	r7, r8
 8000714:	46ce      	mov	lr, r9
 8000716:	0243      	lsls	r3, r0, #9
 8000718:	0a5b      	lsrs	r3, r3, #9
 800071a:	0044      	lsls	r4, r0, #1
 800071c:	0fc2      	lsrs	r2, r0, #31
 800071e:	469c      	mov	ip, r3
 8000720:	0048      	lsls	r0, r1, #1
 8000722:	00dd      	lsls	r5, r3, #3
 8000724:	024b      	lsls	r3, r1, #9
 8000726:	0e24      	lsrs	r4, r4, #24
 8000728:	0a5b      	lsrs	r3, r3, #9
 800072a:	0e00      	lsrs	r0, r0, #24
 800072c:	b580      	push	{r7, lr}
 800072e:	4698      	mov	r8, r3
 8000730:	0026      	movs	r6, r4
 8000732:	4691      	mov	r9, r2
 8000734:	0fc9      	lsrs	r1, r1, #31
 8000736:	00db      	lsls	r3, r3, #3
 8000738:	1a27      	subs	r7, r4, r0
 800073a:	428a      	cmp	r2, r1
 800073c:	d029      	beq.n	8000792 <__aeabi_fadd+0x82>
 800073e:	2f00      	cmp	r7, #0
 8000740:	dd15      	ble.n	800076e <__aeabi_fadd+0x5e>
 8000742:	2800      	cmp	r0, #0
 8000744:	d14a      	bne.n	80007dc <__aeabi_fadd+0xcc>
 8000746:	2b00      	cmp	r3, #0
 8000748:	d000      	beq.n	800074c <__aeabi_fadd+0x3c>
 800074a:	e095      	b.n	8000878 <__aeabi_fadd+0x168>
 800074c:	08ed      	lsrs	r5, r5, #3
 800074e:	2cff      	cmp	r4, #255	; 0xff
 8000750:	d100      	bne.n	8000754 <__aeabi_fadd+0x44>
 8000752:	e088      	b.n	8000866 <__aeabi_fadd+0x156>
 8000754:	026b      	lsls	r3, r5, #9
 8000756:	0a5b      	lsrs	r3, r3, #9
 8000758:	b2e6      	uxtb	r6, r4
 800075a:	025b      	lsls	r3, r3, #9
 800075c:	05f6      	lsls	r6, r6, #23
 800075e:	0a58      	lsrs	r0, r3, #9
 8000760:	4330      	orrs	r0, r6
 8000762:	07d2      	lsls	r2, r2, #31
 8000764:	4310      	orrs	r0, r2
 8000766:	bc0c      	pop	{r2, r3}
 8000768:	4690      	mov	r8, r2
 800076a:	4699      	mov	r9, r3
 800076c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800076e:	2f00      	cmp	r7, #0
 8000770:	d000      	beq.n	8000774 <__aeabi_fadd+0x64>
 8000772:	e087      	b.n	8000884 <__aeabi_fadd+0x174>
 8000774:	1c60      	adds	r0, r4, #1
 8000776:	b2c0      	uxtb	r0, r0
 8000778:	2801      	cmp	r0, #1
 800077a:	dc00      	bgt.n	800077e <__aeabi_fadd+0x6e>
 800077c:	e0b6      	b.n	80008ec <__aeabi_fadd+0x1dc>
 800077e:	1aee      	subs	r6, r5, r3
 8000780:	0172      	lsls	r2, r6, #5
 8000782:	d500      	bpl.n	8000786 <__aeabi_fadd+0x76>
 8000784:	e0c5      	b.n	8000912 <__aeabi_fadd+0x202>
 8000786:	2e00      	cmp	r6, #0
 8000788:	d13d      	bne.n	8000806 <__aeabi_fadd+0xf6>
 800078a:	2200      	movs	r2, #0
 800078c:	2600      	movs	r6, #0
 800078e:	2300      	movs	r3, #0
 8000790:	e7e3      	b.n	800075a <__aeabi_fadd+0x4a>
 8000792:	2f00      	cmp	r7, #0
 8000794:	dc00      	bgt.n	8000798 <__aeabi_fadd+0x88>
 8000796:	e096      	b.n	80008c6 <__aeabi_fadd+0x1b6>
 8000798:	2800      	cmp	r0, #0
 800079a:	d05d      	beq.n	8000858 <__aeabi_fadd+0x148>
 800079c:	2cff      	cmp	r4, #255	; 0xff
 800079e:	d060      	beq.n	8000862 <__aeabi_fadd+0x152>
 80007a0:	2280      	movs	r2, #128	; 0x80
 80007a2:	04d2      	lsls	r2, r2, #19
 80007a4:	4313      	orrs	r3, r2
 80007a6:	2f1b      	cmp	r7, #27
 80007a8:	dd00      	ble.n	80007ac <__aeabi_fadd+0x9c>
 80007aa:	e0ec      	b.n	8000986 <__aeabi_fadd+0x276>
 80007ac:	2220      	movs	r2, #32
 80007ae:	1bd2      	subs	r2, r2, r7
 80007b0:	0018      	movs	r0, r3
 80007b2:	4093      	lsls	r3, r2
 80007b4:	40f8      	lsrs	r0, r7
 80007b6:	1e5a      	subs	r2, r3, #1
 80007b8:	4193      	sbcs	r3, r2
 80007ba:	4303      	orrs	r3, r0
 80007bc:	18ed      	adds	r5, r5, r3
 80007be:	016b      	lsls	r3, r5, #5
 80007c0:	d57b      	bpl.n	80008ba <__aeabi_fadd+0x1aa>
 80007c2:	3401      	adds	r4, #1
 80007c4:	2cff      	cmp	r4, #255	; 0xff
 80007c6:	d100      	bne.n	80007ca <__aeabi_fadd+0xba>
 80007c8:	e0b7      	b.n	800093a <__aeabi_fadd+0x22a>
 80007ca:	2201      	movs	r2, #1
 80007cc:	2607      	movs	r6, #7
 80007ce:	402a      	ands	r2, r5
 80007d0:	086b      	lsrs	r3, r5, #1
 80007d2:	4d9a      	ldr	r5, [pc, #616]	; (8000a3c <__aeabi_fadd+0x32c>)
 80007d4:	401d      	ands	r5, r3
 80007d6:	4315      	orrs	r5, r2
 80007d8:	402e      	ands	r6, r5
 80007da:	e029      	b.n	8000830 <__aeabi_fadd+0x120>
 80007dc:	2cff      	cmp	r4, #255	; 0xff
 80007de:	d0b5      	beq.n	800074c <__aeabi_fadd+0x3c>
 80007e0:	2280      	movs	r2, #128	; 0x80
 80007e2:	04d2      	lsls	r2, r2, #19
 80007e4:	4313      	orrs	r3, r2
 80007e6:	2f1b      	cmp	r7, #27
 80007e8:	dd00      	ble.n	80007ec <__aeabi_fadd+0xdc>
 80007ea:	e0b2      	b.n	8000952 <__aeabi_fadd+0x242>
 80007ec:	2220      	movs	r2, #32
 80007ee:	1bd2      	subs	r2, r2, r7
 80007f0:	0019      	movs	r1, r3
 80007f2:	4093      	lsls	r3, r2
 80007f4:	40f9      	lsrs	r1, r7
 80007f6:	1e5a      	subs	r2, r3, #1
 80007f8:	4193      	sbcs	r3, r2
 80007fa:	430b      	orrs	r3, r1
 80007fc:	1aed      	subs	r5, r5, r3
 80007fe:	016b      	lsls	r3, r5, #5
 8000800:	d55b      	bpl.n	80008ba <__aeabi_fadd+0x1aa>
 8000802:	01ad      	lsls	r5, r5, #6
 8000804:	09ae      	lsrs	r6, r5, #6
 8000806:	0030      	movs	r0, r6
 8000808:	f002 fcd6 	bl	80031b8 <__clzsi2>
 800080c:	3805      	subs	r0, #5
 800080e:	4086      	lsls	r6, r0
 8000810:	4284      	cmp	r4, r0
 8000812:	dc65      	bgt.n	80008e0 <__aeabi_fadd+0x1d0>
 8000814:	1b04      	subs	r4, r0, r4
 8000816:	0033      	movs	r3, r6
 8000818:	2020      	movs	r0, #32
 800081a:	3401      	adds	r4, #1
 800081c:	40e3      	lsrs	r3, r4
 800081e:	1b04      	subs	r4, r0, r4
 8000820:	40a6      	lsls	r6, r4
 8000822:	1e75      	subs	r5, r6, #1
 8000824:	41ae      	sbcs	r6, r5
 8000826:	4333      	orrs	r3, r6
 8000828:	2607      	movs	r6, #7
 800082a:	001d      	movs	r5, r3
 800082c:	2400      	movs	r4, #0
 800082e:	401e      	ands	r6, r3
 8000830:	2201      	movs	r2, #1
 8000832:	464b      	mov	r3, r9
 8000834:	401a      	ands	r2, r3
 8000836:	2e00      	cmp	r6, #0
 8000838:	d004      	beq.n	8000844 <__aeabi_fadd+0x134>
 800083a:	230f      	movs	r3, #15
 800083c:	402b      	ands	r3, r5
 800083e:	2b04      	cmp	r3, #4
 8000840:	d000      	beq.n	8000844 <__aeabi_fadd+0x134>
 8000842:	3504      	adds	r5, #4
 8000844:	016b      	lsls	r3, r5, #5
 8000846:	d400      	bmi.n	800084a <__aeabi_fadd+0x13a>
 8000848:	e780      	b.n	800074c <__aeabi_fadd+0x3c>
 800084a:	3401      	adds	r4, #1
 800084c:	b2e6      	uxtb	r6, r4
 800084e:	2cff      	cmp	r4, #255	; 0xff
 8000850:	d12f      	bne.n	80008b2 <__aeabi_fadd+0x1a2>
 8000852:	26ff      	movs	r6, #255	; 0xff
 8000854:	2300      	movs	r3, #0
 8000856:	e780      	b.n	800075a <__aeabi_fadd+0x4a>
 8000858:	2b00      	cmp	r3, #0
 800085a:	d152      	bne.n	8000902 <__aeabi_fadd+0x1f2>
 800085c:	2cff      	cmp	r4, #255	; 0xff
 800085e:	d000      	beq.n	8000862 <__aeabi_fadd+0x152>
 8000860:	e774      	b.n	800074c <__aeabi_fadd+0x3c>
 8000862:	000a      	movs	r2, r1
 8000864:	08ed      	lsrs	r5, r5, #3
 8000866:	2d00      	cmp	r5, #0
 8000868:	d0f3      	beq.n	8000852 <__aeabi_fadd+0x142>
 800086a:	2380      	movs	r3, #128	; 0x80
 800086c:	03db      	lsls	r3, r3, #15
 800086e:	432b      	orrs	r3, r5
 8000870:	025b      	lsls	r3, r3, #9
 8000872:	0a5b      	lsrs	r3, r3, #9
 8000874:	26ff      	movs	r6, #255	; 0xff
 8000876:	e770      	b.n	800075a <__aeabi_fadd+0x4a>
 8000878:	3f01      	subs	r7, #1
 800087a:	2f00      	cmp	r7, #0
 800087c:	d0be      	beq.n	80007fc <__aeabi_fadd+0xec>
 800087e:	2cff      	cmp	r4, #255	; 0xff
 8000880:	d1b1      	bne.n	80007e6 <__aeabi_fadd+0xd6>
 8000882:	e763      	b.n	800074c <__aeabi_fadd+0x3c>
 8000884:	2c00      	cmp	r4, #0
 8000886:	d047      	beq.n	8000918 <__aeabi_fadd+0x208>
 8000888:	28ff      	cmp	r0, #255	; 0xff
 800088a:	d069      	beq.n	8000960 <__aeabi_fadd+0x250>
 800088c:	2480      	movs	r4, #128	; 0x80
 800088e:	04e4      	lsls	r4, r4, #19
 8000890:	427a      	negs	r2, r7
 8000892:	4325      	orrs	r5, r4
 8000894:	2a1b      	cmp	r2, #27
 8000896:	dd00      	ble.n	800089a <__aeabi_fadd+0x18a>
 8000898:	e0c5      	b.n	8000a26 <__aeabi_fadd+0x316>
 800089a:	002c      	movs	r4, r5
 800089c:	2620      	movs	r6, #32
 800089e:	40d4      	lsrs	r4, r2
 80008a0:	1ab2      	subs	r2, r6, r2
 80008a2:	4095      	lsls	r5, r2
 80008a4:	1e6a      	subs	r2, r5, #1
 80008a6:	4195      	sbcs	r5, r2
 80008a8:	4325      	orrs	r5, r4
 80008aa:	1b5d      	subs	r5, r3, r5
 80008ac:	0004      	movs	r4, r0
 80008ae:	4689      	mov	r9, r1
 80008b0:	e7a5      	b.n	80007fe <__aeabi_fadd+0xee>
 80008b2:	01ab      	lsls	r3, r5, #6
 80008b4:	0a5b      	lsrs	r3, r3, #9
 80008b6:	e750      	b.n	800075a <__aeabi_fadd+0x4a>
 80008b8:	2400      	movs	r4, #0
 80008ba:	2201      	movs	r2, #1
 80008bc:	464b      	mov	r3, r9
 80008be:	401a      	ands	r2, r3
 80008c0:	076b      	lsls	r3, r5, #29
 80008c2:	d1ba      	bne.n	800083a <__aeabi_fadd+0x12a>
 80008c4:	e742      	b.n	800074c <__aeabi_fadd+0x3c>
 80008c6:	2f00      	cmp	r7, #0
 80008c8:	d13b      	bne.n	8000942 <__aeabi_fadd+0x232>
 80008ca:	3401      	adds	r4, #1
 80008cc:	b2e0      	uxtb	r0, r4
 80008ce:	2801      	cmp	r0, #1
 80008d0:	dd4a      	ble.n	8000968 <__aeabi_fadd+0x258>
 80008d2:	2cff      	cmp	r4, #255	; 0xff
 80008d4:	d0bd      	beq.n	8000852 <__aeabi_fadd+0x142>
 80008d6:	2607      	movs	r6, #7
 80008d8:	18ed      	adds	r5, r5, r3
 80008da:	086d      	lsrs	r5, r5, #1
 80008dc:	402e      	ands	r6, r5
 80008de:	e7a7      	b.n	8000830 <__aeabi_fadd+0x120>
 80008e0:	2307      	movs	r3, #7
 80008e2:	4d57      	ldr	r5, [pc, #348]	; (8000a40 <__aeabi_fadd+0x330>)
 80008e4:	1a24      	subs	r4, r4, r0
 80008e6:	4035      	ands	r5, r6
 80008e8:	401e      	ands	r6, r3
 80008ea:	e7a1      	b.n	8000830 <__aeabi_fadd+0x120>
 80008ec:	2c00      	cmp	r4, #0
 80008ee:	d11b      	bne.n	8000928 <__aeabi_fadd+0x218>
 80008f0:	2d00      	cmp	r5, #0
 80008f2:	d16e      	bne.n	80009d2 <__aeabi_fadd+0x2c2>
 80008f4:	2b00      	cmp	r3, #0
 80008f6:	d100      	bne.n	80008fa <__aeabi_fadd+0x1ea>
 80008f8:	e09a      	b.n	8000a30 <__aeabi_fadd+0x320>
 80008fa:	000a      	movs	r2, r1
 80008fc:	001d      	movs	r5, r3
 80008fe:	003c      	movs	r4, r7
 8000900:	e724      	b.n	800074c <__aeabi_fadd+0x3c>
 8000902:	3f01      	subs	r7, #1
 8000904:	2f00      	cmp	r7, #0
 8000906:	d100      	bne.n	800090a <__aeabi_fadd+0x1fa>
 8000908:	e758      	b.n	80007bc <__aeabi_fadd+0xac>
 800090a:	2cff      	cmp	r4, #255	; 0xff
 800090c:	d000      	beq.n	8000910 <__aeabi_fadd+0x200>
 800090e:	e74a      	b.n	80007a6 <__aeabi_fadd+0x96>
 8000910:	e7a7      	b.n	8000862 <__aeabi_fadd+0x152>
 8000912:	1b5e      	subs	r6, r3, r5
 8000914:	4689      	mov	r9, r1
 8000916:	e776      	b.n	8000806 <__aeabi_fadd+0xf6>
 8000918:	2d00      	cmp	r5, #0
 800091a:	d11c      	bne.n	8000956 <__aeabi_fadd+0x246>
 800091c:	000a      	movs	r2, r1
 800091e:	28ff      	cmp	r0, #255	; 0xff
 8000920:	d01f      	beq.n	8000962 <__aeabi_fadd+0x252>
 8000922:	0004      	movs	r4, r0
 8000924:	001d      	movs	r5, r3
 8000926:	e711      	b.n	800074c <__aeabi_fadd+0x3c>
 8000928:	2d00      	cmp	r5, #0
 800092a:	d15d      	bne.n	80009e8 <__aeabi_fadd+0x2d8>
 800092c:	2b00      	cmp	r3, #0
 800092e:	d117      	bne.n	8000960 <__aeabi_fadd+0x250>
 8000930:	2380      	movs	r3, #128	; 0x80
 8000932:	2200      	movs	r2, #0
 8000934:	03db      	lsls	r3, r3, #15
 8000936:	26ff      	movs	r6, #255	; 0xff
 8000938:	e70f      	b.n	800075a <__aeabi_fadd+0x4a>
 800093a:	000a      	movs	r2, r1
 800093c:	26ff      	movs	r6, #255	; 0xff
 800093e:	2300      	movs	r3, #0
 8000940:	e70b      	b.n	800075a <__aeabi_fadd+0x4a>
 8000942:	2c00      	cmp	r4, #0
 8000944:	d121      	bne.n	800098a <__aeabi_fadd+0x27a>
 8000946:	2d00      	cmp	r5, #0
 8000948:	d166      	bne.n	8000a18 <__aeabi_fadd+0x308>
 800094a:	28ff      	cmp	r0, #255	; 0xff
 800094c:	d1e9      	bne.n	8000922 <__aeabi_fadd+0x212>
 800094e:	001d      	movs	r5, r3
 8000950:	e787      	b.n	8000862 <__aeabi_fadd+0x152>
 8000952:	2301      	movs	r3, #1
 8000954:	e752      	b.n	80007fc <__aeabi_fadd+0xec>
 8000956:	1c7a      	adds	r2, r7, #1
 8000958:	d0a7      	beq.n	80008aa <__aeabi_fadd+0x19a>
 800095a:	43fa      	mvns	r2, r7
 800095c:	28ff      	cmp	r0, #255	; 0xff
 800095e:	d199      	bne.n	8000894 <__aeabi_fadd+0x184>
 8000960:	000a      	movs	r2, r1
 8000962:	001d      	movs	r5, r3
 8000964:	24ff      	movs	r4, #255	; 0xff
 8000966:	e6f1      	b.n	800074c <__aeabi_fadd+0x3c>
 8000968:	2e00      	cmp	r6, #0
 800096a:	d121      	bne.n	80009b0 <__aeabi_fadd+0x2a0>
 800096c:	2d00      	cmp	r5, #0
 800096e:	d04f      	beq.n	8000a10 <__aeabi_fadd+0x300>
 8000970:	2b00      	cmp	r3, #0
 8000972:	d04c      	beq.n	8000a0e <__aeabi_fadd+0x2fe>
 8000974:	18ed      	adds	r5, r5, r3
 8000976:	016b      	lsls	r3, r5, #5
 8000978:	d59e      	bpl.n	80008b8 <__aeabi_fadd+0x1a8>
 800097a:	4b31      	ldr	r3, [pc, #196]	; (8000a40 <__aeabi_fadd+0x330>)
 800097c:	3607      	adds	r6, #7
 800097e:	402e      	ands	r6, r5
 8000980:	2401      	movs	r4, #1
 8000982:	401d      	ands	r5, r3
 8000984:	e754      	b.n	8000830 <__aeabi_fadd+0x120>
 8000986:	2301      	movs	r3, #1
 8000988:	e718      	b.n	80007bc <__aeabi_fadd+0xac>
 800098a:	28ff      	cmp	r0, #255	; 0xff
 800098c:	d0df      	beq.n	800094e <__aeabi_fadd+0x23e>
 800098e:	2480      	movs	r4, #128	; 0x80
 8000990:	04e4      	lsls	r4, r4, #19
 8000992:	427f      	negs	r7, r7
 8000994:	4325      	orrs	r5, r4
 8000996:	2f1b      	cmp	r7, #27
 8000998:	dc4d      	bgt.n	8000a36 <__aeabi_fadd+0x326>
 800099a:	2620      	movs	r6, #32
 800099c:	1bf6      	subs	r6, r6, r7
 800099e:	002c      	movs	r4, r5
 80009a0:	40b5      	lsls	r5, r6
 80009a2:	40fc      	lsrs	r4, r7
 80009a4:	1e6a      	subs	r2, r5, #1
 80009a6:	4195      	sbcs	r5, r2
 80009a8:	4325      	orrs	r5, r4
 80009aa:	18ed      	adds	r5, r5, r3
 80009ac:	0004      	movs	r4, r0
 80009ae:	e706      	b.n	80007be <__aeabi_fadd+0xae>
 80009b0:	2d00      	cmp	r5, #0
 80009b2:	d0cc      	beq.n	800094e <__aeabi_fadd+0x23e>
 80009b4:	2b00      	cmp	r3, #0
 80009b6:	d100      	bne.n	80009ba <__aeabi_fadd+0x2aa>
 80009b8:	e753      	b.n	8000862 <__aeabi_fadd+0x152>
 80009ba:	2180      	movs	r1, #128	; 0x80
 80009bc:	4660      	mov	r0, ip
 80009be:	03c9      	lsls	r1, r1, #15
 80009c0:	4208      	tst	r0, r1
 80009c2:	d003      	beq.n	80009cc <__aeabi_fadd+0x2bc>
 80009c4:	4640      	mov	r0, r8
 80009c6:	4208      	tst	r0, r1
 80009c8:	d100      	bne.n	80009cc <__aeabi_fadd+0x2bc>
 80009ca:	001d      	movs	r5, r3
 80009cc:	2101      	movs	r1, #1
 80009ce:	4011      	ands	r1, r2
 80009d0:	e747      	b.n	8000862 <__aeabi_fadd+0x152>
 80009d2:	2b00      	cmp	r3, #0
 80009d4:	d100      	bne.n	80009d8 <__aeabi_fadd+0x2c8>
 80009d6:	e6b9      	b.n	800074c <__aeabi_fadd+0x3c>
 80009d8:	1aea      	subs	r2, r5, r3
 80009da:	0150      	lsls	r0, r2, #5
 80009dc:	d525      	bpl.n	8000a2a <__aeabi_fadd+0x31a>
 80009de:	2607      	movs	r6, #7
 80009e0:	1b5d      	subs	r5, r3, r5
 80009e2:	402e      	ands	r6, r5
 80009e4:	4689      	mov	r9, r1
 80009e6:	e723      	b.n	8000830 <__aeabi_fadd+0x120>
 80009e8:	24ff      	movs	r4, #255	; 0xff
 80009ea:	2b00      	cmp	r3, #0
 80009ec:	d100      	bne.n	80009f0 <__aeabi_fadd+0x2e0>
 80009ee:	e6ad      	b.n	800074c <__aeabi_fadd+0x3c>
 80009f0:	2280      	movs	r2, #128	; 0x80
 80009f2:	4660      	mov	r0, ip
 80009f4:	03d2      	lsls	r2, r2, #15
 80009f6:	4210      	tst	r0, r2
 80009f8:	d004      	beq.n	8000a04 <__aeabi_fadd+0x2f4>
 80009fa:	4640      	mov	r0, r8
 80009fc:	4210      	tst	r0, r2
 80009fe:	d101      	bne.n	8000a04 <__aeabi_fadd+0x2f4>
 8000a00:	001d      	movs	r5, r3
 8000a02:	4689      	mov	r9, r1
 8000a04:	2201      	movs	r2, #1
 8000a06:	464b      	mov	r3, r9
 8000a08:	24ff      	movs	r4, #255	; 0xff
 8000a0a:	401a      	ands	r2, r3
 8000a0c:	e69e      	b.n	800074c <__aeabi_fadd+0x3c>
 8000a0e:	002b      	movs	r3, r5
 8000a10:	08dd      	lsrs	r5, r3, #3
 8000a12:	000a      	movs	r2, r1
 8000a14:	2400      	movs	r4, #0
 8000a16:	e69d      	b.n	8000754 <__aeabi_fadd+0x44>
 8000a18:	1c7a      	adds	r2, r7, #1
 8000a1a:	d0c6      	beq.n	80009aa <__aeabi_fadd+0x29a>
 8000a1c:	43ff      	mvns	r7, r7
 8000a1e:	28ff      	cmp	r0, #255	; 0xff
 8000a20:	d1b9      	bne.n	8000996 <__aeabi_fadd+0x286>
 8000a22:	001d      	movs	r5, r3
 8000a24:	e71d      	b.n	8000862 <__aeabi_fadd+0x152>
 8000a26:	2501      	movs	r5, #1
 8000a28:	e73f      	b.n	80008aa <__aeabi_fadd+0x19a>
 8000a2a:	1e15      	subs	r5, r2, #0
 8000a2c:	d000      	beq.n	8000a30 <__aeabi_fadd+0x320>
 8000a2e:	e744      	b.n	80008ba <__aeabi_fadd+0x1aa>
 8000a30:	2200      	movs	r2, #0
 8000a32:	2300      	movs	r3, #0
 8000a34:	e691      	b.n	800075a <__aeabi_fadd+0x4a>
 8000a36:	2501      	movs	r5, #1
 8000a38:	e7b7      	b.n	80009aa <__aeabi_fadd+0x29a>
 8000a3a:	46c0      	nop			; (mov r8, r8)
 8000a3c:	7dffffff 	.word	0x7dffffff
 8000a40:	fbffffff 	.word	0xfbffffff

08000a44 <__aeabi_fdiv>:
 8000a44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000a46:	4657      	mov	r7, sl
 8000a48:	464e      	mov	r6, r9
 8000a4a:	4645      	mov	r5, r8
 8000a4c:	46de      	mov	lr, fp
 8000a4e:	0244      	lsls	r4, r0, #9
 8000a50:	b5e0      	push	{r5, r6, r7, lr}
 8000a52:	0046      	lsls	r6, r0, #1
 8000a54:	4688      	mov	r8, r1
 8000a56:	0a64      	lsrs	r4, r4, #9
 8000a58:	0e36      	lsrs	r6, r6, #24
 8000a5a:	0fc7      	lsrs	r7, r0, #31
 8000a5c:	2e00      	cmp	r6, #0
 8000a5e:	d063      	beq.n	8000b28 <__aeabi_fdiv+0xe4>
 8000a60:	2eff      	cmp	r6, #255	; 0xff
 8000a62:	d024      	beq.n	8000aae <__aeabi_fdiv+0x6a>
 8000a64:	2380      	movs	r3, #128	; 0x80
 8000a66:	00e4      	lsls	r4, r4, #3
 8000a68:	04db      	lsls	r3, r3, #19
 8000a6a:	431c      	orrs	r4, r3
 8000a6c:	2300      	movs	r3, #0
 8000a6e:	4699      	mov	r9, r3
 8000a70:	469b      	mov	fp, r3
 8000a72:	3e7f      	subs	r6, #127	; 0x7f
 8000a74:	4643      	mov	r3, r8
 8000a76:	4642      	mov	r2, r8
 8000a78:	025d      	lsls	r5, r3, #9
 8000a7a:	0fd2      	lsrs	r2, r2, #31
 8000a7c:	005b      	lsls	r3, r3, #1
 8000a7e:	0a6d      	lsrs	r5, r5, #9
 8000a80:	0e1b      	lsrs	r3, r3, #24
 8000a82:	4690      	mov	r8, r2
 8000a84:	4692      	mov	sl, r2
 8000a86:	d065      	beq.n	8000b54 <__aeabi_fdiv+0x110>
 8000a88:	2bff      	cmp	r3, #255	; 0xff
 8000a8a:	d055      	beq.n	8000b38 <__aeabi_fdiv+0xf4>
 8000a8c:	2280      	movs	r2, #128	; 0x80
 8000a8e:	2100      	movs	r1, #0
 8000a90:	00ed      	lsls	r5, r5, #3
 8000a92:	04d2      	lsls	r2, r2, #19
 8000a94:	3b7f      	subs	r3, #127	; 0x7f
 8000a96:	4315      	orrs	r5, r2
 8000a98:	1af6      	subs	r6, r6, r3
 8000a9a:	4643      	mov	r3, r8
 8000a9c:	464a      	mov	r2, r9
 8000a9e:	407b      	eors	r3, r7
 8000aa0:	2a0f      	cmp	r2, #15
 8000aa2:	d900      	bls.n	8000aa6 <__aeabi_fdiv+0x62>
 8000aa4:	e08d      	b.n	8000bc2 <__aeabi_fdiv+0x17e>
 8000aa6:	486d      	ldr	r0, [pc, #436]	; (8000c5c <__aeabi_fdiv+0x218>)
 8000aa8:	0092      	lsls	r2, r2, #2
 8000aaa:	5882      	ldr	r2, [r0, r2]
 8000aac:	4697      	mov	pc, r2
 8000aae:	2c00      	cmp	r4, #0
 8000ab0:	d154      	bne.n	8000b5c <__aeabi_fdiv+0x118>
 8000ab2:	2308      	movs	r3, #8
 8000ab4:	4699      	mov	r9, r3
 8000ab6:	3b06      	subs	r3, #6
 8000ab8:	26ff      	movs	r6, #255	; 0xff
 8000aba:	469b      	mov	fp, r3
 8000abc:	e7da      	b.n	8000a74 <__aeabi_fdiv+0x30>
 8000abe:	2500      	movs	r5, #0
 8000ac0:	4653      	mov	r3, sl
 8000ac2:	2902      	cmp	r1, #2
 8000ac4:	d01b      	beq.n	8000afe <__aeabi_fdiv+0xba>
 8000ac6:	2903      	cmp	r1, #3
 8000ac8:	d100      	bne.n	8000acc <__aeabi_fdiv+0x88>
 8000aca:	e0bf      	b.n	8000c4c <__aeabi_fdiv+0x208>
 8000acc:	2901      	cmp	r1, #1
 8000ace:	d028      	beq.n	8000b22 <__aeabi_fdiv+0xde>
 8000ad0:	0030      	movs	r0, r6
 8000ad2:	307f      	adds	r0, #127	; 0x7f
 8000ad4:	2800      	cmp	r0, #0
 8000ad6:	dd20      	ble.n	8000b1a <__aeabi_fdiv+0xd6>
 8000ad8:	076a      	lsls	r2, r5, #29
 8000ada:	d004      	beq.n	8000ae6 <__aeabi_fdiv+0xa2>
 8000adc:	220f      	movs	r2, #15
 8000ade:	402a      	ands	r2, r5
 8000ae0:	2a04      	cmp	r2, #4
 8000ae2:	d000      	beq.n	8000ae6 <__aeabi_fdiv+0xa2>
 8000ae4:	3504      	adds	r5, #4
 8000ae6:	012a      	lsls	r2, r5, #4
 8000ae8:	d503      	bpl.n	8000af2 <__aeabi_fdiv+0xae>
 8000aea:	0030      	movs	r0, r6
 8000aec:	4a5c      	ldr	r2, [pc, #368]	; (8000c60 <__aeabi_fdiv+0x21c>)
 8000aee:	3080      	adds	r0, #128	; 0x80
 8000af0:	4015      	ands	r5, r2
 8000af2:	28fe      	cmp	r0, #254	; 0xfe
 8000af4:	dc03      	bgt.n	8000afe <__aeabi_fdiv+0xba>
 8000af6:	01ac      	lsls	r4, r5, #6
 8000af8:	0a64      	lsrs	r4, r4, #9
 8000afa:	b2c2      	uxtb	r2, r0
 8000afc:	e001      	b.n	8000b02 <__aeabi_fdiv+0xbe>
 8000afe:	22ff      	movs	r2, #255	; 0xff
 8000b00:	2400      	movs	r4, #0
 8000b02:	0264      	lsls	r4, r4, #9
 8000b04:	05d2      	lsls	r2, r2, #23
 8000b06:	0a60      	lsrs	r0, r4, #9
 8000b08:	07db      	lsls	r3, r3, #31
 8000b0a:	4310      	orrs	r0, r2
 8000b0c:	4318      	orrs	r0, r3
 8000b0e:	bc3c      	pop	{r2, r3, r4, r5}
 8000b10:	4690      	mov	r8, r2
 8000b12:	4699      	mov	r9, r3
 8000b14:	46a2      	mov	sl, r4
 8000b16:	46ab      	mov	fp, r5
 8000b18:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000b1a:	2201      	movs	r2, #1
 8000b1c:	1a10      	subs	r0, r2, r0
 8000b1e:	281b      	cmp	r0, #27
 8000b20:	dd7c      	ble.n	8000c1c <__aeabi_fdiv+0x1d8>
 8000b22:	2200      	movs	r2, #0
 8000b24:	2400      	movs	r4, #0
 8000b26:	e7ec      	b.n	8000b02 <__aeabi_fdiv+0xbe>
 8000b28:	2c00      	cmp	r4, #0
 8000b2a:	d11d      	bne.n	8000b68 <__aeabi_fdiv+0x124>
 8000b2c:	2304      	movs	r3, #4
 8000b2e:	4699      	mov	r9, r3
 8000b30:	3b03      	subs	r3, #3
 8000b32:	2600      	movs	r6, #0
 8000b34:	469b      	mov	fp, r3
 8000b36:	e79d      	b.n	8000a74 <__aeabi_fdiv+0x30>
 8000b38:	3eff      	subs	r6, #255	; 0xff
 8000b3a:	2d00      	cmp	r5, #0
 8000b3c:	d120      	bne.n	8000b80 <__aeabi_fdiv+0x13c>
 8000b3e:	2102      	movs	r1, #2
 8000b40:	4643      	mov	r3, r8
 8000b42:	464a      	mov	r2, r9
 8000b44:	407b      	eors	r3, r7
 8000b46:	430a      	orrs	r2, r1
 8000b48:	2a0f      	cmp	r2, #15
 8000b4a:	d8d8      	bhi.n	8000afe <__aeabi_fdiv+0xba>
 8000b4c:	4845      	ldr	r0, [pc, #276]	; (8000c64 <__aeabi_fdiv+0x220>)
 8000b4e:	0092      	lsls	r2, r2, #2
 8000b50:	5882      	ldr	r2, [r0, r2]
 8000b52:	4697      	mov	pc, r2
 8000b54:	2d00      	cmp	r5, #0
 8000b56:	d119      	bne.n	8000b8c <__aeabi_fdiv+0x148>
 8000b58:	2101      	movs	r1, #1
 8000b5a:	e7f1      	b.n	8000b40 <__aeabi_fdiv+0xfc>
 8000b5c:	230c      	movs	r3, #12
 8000b5e:	4699      	mov	r9, r3
 8000b60:	3b09      	subs	r3, #9
 8000b62:	26ff      	movs	r6, #255	; 0xff
 8000b64:	469b      	mov	fp, r3
 8000b66:	e785      	b.n	8000a74 <__aeabi_fdiv+0x30>
 8000b68:	0020      	movs	r0, r4
 8000b6a:	f002 fb25 	bl	80031b8 <__clzsi2>
 8000b6e:	2676      	movs	r6, #118	; 0x76
 8000b70:	1f43      	subs	r3, r0, #5
 8000b72:	409c      	lsls	r4, r3
 8000b74:	2300      	movs	r3, #0
 8000b76:	4276      	negs	r6, r6
 8000b78:	1a36      	subs	r6, r6, r0
 8000b7a:	4699      	mov	r9, r3
 8000b7c:	469b      	mov	fp, r3
 8000b7e:	e779      	b.n	8000a74 <__aeabi_fdiv+0x30>
 8000b80:	464a      	mov	r2, r9
 8000b82:	2303      	movs	r3, #3
 8000b84:	431a      	orrs	r2, r3
 8000b86:	4691      	mov	r9, r2
 8000b88:	2103      	movs	r1, #3
 8000b8a:	e786      	b.n	8000a9a <__aeabi_fdiv+0x56>
 8000b8c:	0028      	movs	r0, r5
 8000b8e:	f002 fb13 	bl	80031b8 <__clzsi2>
 8000b92:	1f43      	subs	r3, r0, #5
 8000b94:	1836      	adds	r6, r6, r0
 8000b96:	409d      	lsls	r5, r3
 8000b98:	3676      	adds	r6, #118	; 0x76
 8000b9a:	2100      	movs	r1, #0
 8000b9c:	e77d      	b.n	8000a9a <__aeabi_fdiv+0x56>
 8000b9e:	2480      	movs	r4, #128	; 0x80
 8000ba0:	2300      	movs	r3, #0
 8000ba2:	03e4      	lsls	r4, r4, #15
 8000ba4:	22ff      	movs	r2, #255	; 0xff
 8000ba6:	e7ac      	b.n	8000b02 <__aeabi_fdiv+0xbe>
 8000ba8:	2500      	movs	r5, #0
 8000baa:	2380      	movs	r3, #128	; 0x80
 8000bac:	03db      	lsls	r3, r3, #15
 8000bae:	421c      	tst	r4, r3
 8000bb0:	d028      	beq.n	8000c04 <__aeabi_fdiv+0x1c0>
 8000bb2:	421d      	tst	r5, r3
 8000bb4:	d126      	bne.n	8000c04 <__aeabi_fdiv+0x1c0>
 8000bb6:	432b      	orrs	r3, r5
 8000bb8:	025c      	lsls	r4, r3, #9
 8000bba:	0a64      	lsrs	r4, r4, #9
 8000bbc:	4643      	mov	r3, r8
 8000bbe:	22ff      	movs	r2, #255	; 0xff
 8000bc0:	e79f      	b.n	8000b02 <__aeabi_fdiv+0xbe>
 8000bc2:	0162      	lsls	r2, r4, #5
 8000bc4:	016c      	lsls	r4, r5, #5
 8000bc6:	42a2      	cmp	r2, r4
 8000bc8:	d224      	bcs.n	8000c14 <__aeabi_fdiv+0x1d0>
 8000bca:	211b      	movs	r1, #27
 8000bcc:	2500      	movs	r5, #0
 8000bce:	3e01      	subs	r6, #1
 8000bd0:	2701      	movs	r7, #1
 8000bd2:	0010      	movs	r0, r2
 8000bd4:	006d      	lsls	r5, r5, #1
 8000bd6:	0052      	lsls	r2, r2, #1
 8000bd8:	2800      	cmp	r0, #0
 8000bda:	db01      	blt.n	8000be0 <__aeabi_fdiv+0x19c>
 8000bdc:	4294      	cmp	r4, r2
 8000bde:	d801      	bhi.n	8000be4 <__aeabi_fdiv+0x1a0>
 8000be0:	1b12      	subs	r2, r2, r4
 8000be2:	433d      	orrs	r5, r7
 8000be4:	3901      	subs	r1, #1
 8000be6:	2900      	cmp	r1, #0
 8000be8:	d1f3      	bne.n	8000bd2 <__aeabi_fdiv+0x18e>
 8000bea:	0014      	movs	r4, r2
 8000bec:	1e62      	subs	r2, r4, #1
 8000bee:	4194      	sbcs	r4, r2
 8000bf0:	4325      	orrs	r5, r4
 8000bf2:	e76d      	b.n	8000ad0 <__aeabi_fdiv+0x8c>
 8000bf4:	46ba      	mov	sl, r7
 8000bf6:	4659      	mov	r1, fp
 8000bf8:	0025      	movs	r5, r4
 8000bfa:	4653      	mov	r3, sl
 8000bfc:	2902      	cmp	r1, #2
 8000bfe:	d000      	beq.n	8000c02 <__aeabi_fdiv+0x1be>
 8000c00:	e761      	b.n	8000ac6 <__aeabi_fdiv+0x82>
 8000c02:	e77c      	b.n	8000afe <__aeabi_fdiv+0xba>
 8000c04:	2380      	movs	r3, #128	; 0x80
 8000c06:	03db      	lsls	r3, r3, #15
 8000c08:	431c      	orrs	r4, r3
 8000c0a:	0264      	lsls	r4, r4, #9
 8000c0c:	0a64      	lsrs	r4, r4, #9
 8000c0e:	003b      	movs	r3, r7
 8000c10:	22ff      	movs	r2, #255	; 0xff
 8000c12:	e776      	b.n	8000b02 <__aeabi_fdiv+0xbe>
 8000c14:	1b12      	subs	r2, r2, r4
 8000c16:	211a      	movs	r1, #26
 8000c18:	2501      	movs	r5, #1
 8000c1a:	e7d9      	b.n	8000bd0 <__aeabi_fdiv+0x18c>
 8000c1c:	369e      	adds	r6, #158	; 0x9e
 8000c1e:	002a      	movs	r2, r5
 8000c20:	40b5      	lsls	r5, r6
 8000c22:	002c      	movs	r4, r5
 8000c24:	40c2      	lsrs	r2, r0
 8000c26:	1e65      	subs	r5, r4, #1
 8000c28:	41ac      	sbcs	r4, r5
 8000c2a:	4314      	orrs	r4, r2
 8000c2c:	0762      	lsls	r2, r4, #29
 8000c2e:	d004      	beq.n	8000c3a <__aeabi_fdiv+0x1f6>
 8000c30:	220f      	movs	r2, #15
 8000c32:	4022      	ands	r2, r4
 8000c34:	2a04      	cmp	r2, #4
 8000c36:	d000      	beq.n	8000c3a <__aeabi_fdiv+0x1f6>
 8000c38:	3404      	adds	r4, #4
 8000c3a:	0162      	lsls	r2, r4, #5
 8000c3c:	d403      	bmi.n	8000c46 <__aeabi_fdiv+0x202>
 8000c3e:	01a4      	lsls	r4, r4, #6
 8000c40:	0a64      	lsrs	r4, r4, #9
 8000c42:	2200      	movs	r2, #0
 8000c44:	e75d      	b.n	8000b02 <__aeabi_fdiv+0xbe>
 8000c46:	2201      	movs	r2, #1
 8000c48:	2400      	movs	r4, #0
 8000c4a:	e75a      	b.n	8000b02 <__aeabi_fdiv+0xbe>
 8000c4c:	2480      	movs	r4, #128	; 0x80
 8000c4e:	03e4      	lsls	r4, r4, #15
 8000c50:	432c      	orrs	r4, r5
 8000c52:	0264      	lsls	r4, r4, #9
 8000c54:	0a64      	lsrs	r4, r4, #9
 8000c56:	22ff      	movs	r2, #255	; 0xff
 8000c58:	e753      	b.n	8000b02 <__aeabi_fdiv+0xbe>
 8000c5a:	46c0      	nop			; (mov r8, r8)
 8000c5c:	0800f188 	.word	0x0800f188
 8000c60:	f7ffffff 	.word	0xf7ffffff
 8000c64:	0800f1c8 	.word	0x0800f1c8

08000c68 <__eqsf2>:
 8000c68:	b570      	push	{r4, r5, r6, lr}
 8000c6a:	0042      	lsls	r2, r0, #1
 8000c6c:	024e      	lsls	r6, r1, #9
 8000c6e:	004c      	lsls	r4, r1, #1
 8000c70:	0245      	lsls	r5, r0, #9
 8000c72:	0a6d      	lsrs	r5, r5, #9
 8000c74:	0e12      	lsrs	r2, r2, #24
 8000c76:	0fc3      	lsrs	r3, r0, #31
 8000c78:	0a76      	lsrs	r6, r6, #9
 8000c7a:	0e24      	lsrs	r4, r4, #24
 8000c7c:	0fc9      	lsrs	r1, r1, #31
 8000c7e:	2aff      	cmp	r2, #255	; 0xff
 8000c80:	d00f      	beq.n	8000ca2 <__eqsf2+0x3a>
 8000c82:	2cff      	cmp	r4, #255	; 0xff
 8000c84:	d011      	beq.n	8000caa <__eqsf2+0x42>
 8000c86:	2001      	movs	r0, #1
 8000c88:	42a2      	cmp	r2, r4
 8000c8a:	d000      	beq.n	8000c8e <__eqsf2+0x26>
 8000c8c:	bd70      	pop	{r4, r5, r6, pc}
 8000c8e:	42b5      	cmp	r5, r6
 8000c90:	d1fc      	bne.n	8000c8c <__eqsf2+0x24>
 8000c92:	428b      	cmp	r3, r1
 8000c94:	d00d      	beq.n	8000cb2 <__eqsf2+0x4a>
 8000c96:	2a00      	cmp	r2, #0
 8000c98:	d1f8      	bne.n	8000c8c <__eqsf2+0x24>
 8000c9a:	0028      	movs	r0, r5
 8000c9c:	1e45      	subs	r5, r0, #1
 8000c9e:	41a8      	sbcs	r0, r5
 8000ca0:	e7f4      	b.n	8000c8c <__eqsf2+0x24>
 8000ca2:	2001      	movs	r0, #1
 8000ca4:	2d00      	cmp	r5, #0
 8000ca6:	d1f1      	bne.n	8000c8c <__eqsf2+0x24>
 8000ca8:	e7eb      	b.n	8000c82 <__eqsf2+0x1a>
 8000caa:	2001      	movs	r0, #1
 8000cac:	2e00      	cmp	r6, #0
 8000cae:	d1ed      	bne.n	8000c8c <__eqsf2+0x24>
 8000cb0:	e7e9      	b.n	8000c86 <__eqsf2+0x1e>
 8000cb2:	2000      	movs	r0, #0
 8000cb4:	e7ea      	b.n	8000c8c <__eqsf2+0x24>
 8000cb6:	46c0      	nop			; (mov r8, r8)

08000cb8 <__gesf2>:
 8000cb8:	b570      	push	{r4, r5, r6, lr}
 8000cba:	004a      	lsls	r2, r1, #1
 8000cbc:	024e      	lsls	r6, r1, #9
 8000cbe:	0245      	lsls	r5, r0, #9
 8000cc0:	0044      	lsls	r4, r0, #1
 8000cc2:	0a6d      	lsrs	r5, r5, #9
 8000cc4:	0e24      	lsrs	r4, r4, #24
 8000cc6:	0fc3      	lsrs	r3, r0, #31
 8000cc8:	0a76      	lsrs	r6, r6, #9
 8000cca:	0e12      	lsrs	r2, r2, #24
 8000ccc:	0fc9      	lsrs	r1, r1, #31
 8000cce:	2cff      	cmp	r4, #255	; 0xff
 8000cd0:	d015      	beq.n	8000cfe <__gesf2+0x46>
 8000cd2:	2aff      	cmp	r2, #255	; 0xff
 8000cd4:	d00e      	beq.n	8000cf4 <__gesf2+0x3c>
 8000cd6:	2c00      	cmp	r4, #0
 8000cd8:	d115      	bne.n	8000d06 <__gesf2+0x4e>
 8000cda:	2a00      	cmp	r2, #0
 8000cdc:	d101      	bne.n	8000ce2 <__gesf2+0x2a>
 8000cde:	2e00      	cmp	r6, #0
 8000ce0:	d01c      	beq.n	8000d1c <__gesf2+0x64>
 8000ce2:	2d00      	cmp	r5, #0
 8000ce4:	d014      	beq.n	8000d10 <__gesf2+0x58>
 8000ce6:	428b      	cmp	r3, r1
 8000ce8:	d027      	beq.n	8000d3a <__gesf2+0x82>
 8000cea:	2002      	movs	r0, #2
 8000cec:	3b01      	subs	r3, #1
 8000cee:	4018      	ands	r0, r3
 8000cf0:	3801      	subs	r0, #1
 8000cf2:	bd70      	pop	{r4, r5, r6, pc}
 8000cf4:	2e00      	cmp	r6, #0
 8000cf6:	d0ee      	beq.n	8000cd6 <__gesf2+0x1e>
 8000cf8:	2002      	movs	r0, #2
 8000cfa:	4240      	negs	r0, r0
 8000cfc:	e7f9      	b.n	8000cf2 <__gesf2+0x3a>
 8000cfe:	2d00      	cmp	r5, #0
 8000d00:	d1fa      	bne.n	8000cf8 <__gesf2+0x40>
 8000d02:	2aff      	cmp	r2, #255	; 0xff
 8000d04:	d00e      	beq.n	8000d24 <__gesf2+0x6c>
 8000d06:	2a00      	cmp	r2, #0
 8000d08:	d10e      	bne.n	8000d28 <__gesf2+0x70>
 8000d0a:	2e00      	cmp	r6, #0
 8000d0c:	d0ed      	beq.n	8000cea <__gesf2+0x32>
 8000d0e:	e00b      	b.n	8000d28 <__gesf2+0x70>
 8000d10:	2301      	movs	r3, #1
 8000d12:	3901      	subs	r1, #1
 8000d14:	4399      	bics	r1, r3
 8000d16:	0008      	movs	r0, r1
 8000d18:	3001      	adds	r0, #1
 8000d1a:	e7ea      	b.n	8000cf2 <__gesf2+0x3a>
 8000d1c:	2000      	movs	r0, #0
 8000d1e:	2d00      	cmp	r5, #0
 8000d20:	d0e7      	beq.n	8000cf2 <__gesf2+0x3a>
 8000d22:	e7e2      	b.n	8000cea <__gesf2+0x32>
 8000d24:	2e00      	cmp	r6, #0
 8000d26:	d1e7      	bne.n	8000cf8 <__gesf2+0x40>
 8000d28:	428b      	cmp	r3, r1
 8000d2a:	d1de      	bne.n	8000cea <__gesf2+0x32>
 8000d2c:	4294      	cmp	r4, r2
 8000d2e:	dd05      	ble.n	8000d3c <__gesf2+0x84>
 8000d30:	2102      	movs	r1, #2
 8000d32:	1e58      	subs	r0, r3, #1
 8000d34:	4008      	ands	r0, r1
 8000d36:	3801      	subs	r0, #1
 8000d38:	e7db      	b.n	8000cf2 <__gesf2+0x3a>
 8000d3a:	2400      	movs	r4, #0
 8000d3c:	42a2      	cmp	r2, r4
 8000d3e:	dc04      	bgt.n	8000d4a <__gesf2+0x92>
 8000d40:	42b5      	cmp	r5, r6
 8000d42:	d8d2      	bhi.n	8000cea <__gesf2+0x32>
 8000d44:	2000      	movs	r0, #0
 8000d46:	42b5      	cmp	r5, r6
 8000d48:	d2d3      	bcs.n	8000cf2 <__gesf2+0x3a>
 8000d4a:	1e58      	subs	r0, r3, #1
 8000d4c:	2301      	movs	r3, #1
 8000d4e:	4398      	bics	r0, r3
 8000d50:	3001      	adds	r0, #1
 8000d52:	e7ce      	b.n	8000cf2 <__gesf2+0x3a>

08000d54 <__lesf2>:
 8000d54:	b530      	push	{r4, r5, lr}
 8000d56:	0042      	lsls	r2, r0, #1
 8000d58:	0244      	lsls	r4, r0, #9
 8000d5a:	024d      	lsls	r5, r1, #9
 8000d5c:	0fc3      	lsrs	r3, r0, #31
 8000d5e:	0048      	lsls	r0, r1, #1
 8000d60:	0a64      	lsrs	r4, r4, #9
 8000d62:	0e12      	lsrs	r2, r2, #24
 8000d64:	0a6d      	lsrs	r5, r5, #9
 8000d66:	0e00      	lsrs	r0, r0, #24
 8000d68:	0fc9      	lsrs	r1, r1, #31
 8000d6a:	2aff      	cmp	r2, #255	; 0xff
 8000d6c:	d012      	beq.n	8000d94 <__lesf2+0x40>
 8000d6e:	28ff      	cmp	r0, #255	; 0xff
 8000d70:	d00c      	beq.n	8000d8c <__lesf2+0x38>
 8000d72:	2a00      	cmp	r2, #0
 8000d74:	d112      	bne.n	8000d9c <__lesf2+0x48>
 8000d76:	2800      	cmp	r0, #0
 8000d78:	d119      	bne.n	8000dae <__lesf2+0x5a>
 8000d7a:	2d00      	cmp	r5, #0
 8000d7c:	d117      	bne.n	8000dae <__lesf2+0x5a>
 8000d7e:	2c00      	cmp	r4, #0
 8000d80:	d02b      	beq.n	8000dda <__lesf2+0x86>
 8000d82:	2002      	movs	r0, #2
 8000d84:	3b01      	subs	r3, #1
 8000d86:	4018      	ands	r0, r3
 8000d88:	3801      	subs	r0, #1
 8000d8a:	e026      	b.n	8000dda <__lesf2+0x86>
 8000d8c:	2d00      	cmp	r5, #0
 8000d8e:	d0f0      	beq.n	8000d72 <__lesf2+0x1e>
 8000d90:	2002      	movs	r0, #2
 8000d92:	e022      	b.n	8000dda <__lesf2+0x86>
 8000d94:	2c00      	cmp	r4, #0
 8000d96:	d1fb      	bne.n	8000d90 <__lesf2+0x3c>
 8000d98:	28ff      	cmp	r0, #255	; 0xff
 8000d9a:	d01f      	beq.n	8000ddc <__lesf2+0x88>
 8000d9c:	2800      	cmp	r0, #0
 8000d9e:	d11f      	bne.n	8000de0 <__lesf2+0x8c>
 8000da0:	2d00      	cmp	r5, #0
 8000da2:	d11d      	bne.n	8000de0 <__lesf2+0x8c>
 8000da4:	2002      	movs	r0, #2
 8000da6:	3b01      	subs	r3, #1
 8000da8:	4018      	ands	r0, r3
 8000daa:	3801      	subs	r0, #1
 8000dac:	e015      	b.n	8000dda <__lesf2+0x86>
 8000dae:	2c00      	cmp	r4, #0
 8000db0:	d00e      	beq.n	8000dd0 <__lesf2+0x7c>
 8000db2:	428b      	cmp	r3, r1
 8000db4:	d1e5      	bne.n	8000d82 <__lesf2+0x2e>
 8000db6:	2200      	movs	r2, #0
 8000db8:	4290      	cmp	r0, r2
 8000dba:	dc04      	bgt.n	8000dc6 <__lesf2+0x72>
 8000dbc:	42ac      	cmp	r4, r5
 8000dbe:	d8e0      	bhi.n	8000d82 <__lesf2+0x2e>
 8000dc0:	2000      	movs	r0, #0
 8000dc2:	42ac      	cmp	r4, r5
 8000dc4:	d209      	bcs.n	8000dda <__lesf2+0x86>
 8000dc6:	1e58      	subs	r0, r3, #1
 8000dc8:	2301      	movs	r3, #1
 8000dca:	4398      	bics	r0, r3
 8000dcc:	3001      	adds	r0, #1
 8000dce:	e004      	b.n	8000dda <__lesf2+0x86>
 8000dd0:	2301      	movs	r3, #1
 8000dd2:	3901      	subs	r1, #1
 8000dd4:	4399      	bics	r1, r3
 8000dd6:	0008      	movs	r0, r1
 8000dd8:	3001      	adds	r0, #1
 8000dda:	bd30      	pop	{r4, r5, pc}
 8000ddc:	2d00      	cmp	r5, #0
 8000dde:	d1d7      	bne.n	8000d90 <__lesf2+0x3c>
 8000de0:	428b      	cmp	r3, r1
 8000de2:	d1ce      	bne.n	8000d82 <__lesf2+0x2e>
 8000de4:	4282      	cmp	r2, r0
 8000de6:	dde7      	ble.n	8000db8 <__lesf2+0x64>
 8000de8:	2102      	movs	r1, #2
 8000dea:	1e58      	subs	r0, r3, #1
 8000dec:	4008      	ands	r0, r1
 8000dee:	3801      	subs	r0, #1
 8000df0:	e7f3      	b.n	8000dda <__lesf2+0x86>
 8000df2:	46c0      	nop			; (mov r8, r8)

08000df4 <__aeabi_fmul>:
 8000df4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000df6:	464e      	mov	r6, r9
 8000df8:	4657      	mov	r7, sl
 8000dfa:	4645      	mov	r5, r8
 8000dfc:	46de      	mov	lr, fp
 8000dfe:	b5e0      	push	{r5, r6, r7, lr}
 8000e00:	0243      	lsls	r3, r0, #9
 8000e02:	0a5b      	lsrs	r3, r3, #9
 8000e04:	0045      	lsls	r5, r0, #1
 8000e06:	b083      	sub	sp, #12
 8000e08:	1c0f      	adds	r7, r1, #0
 8000e0a:	4699      	mov	r9, r3
 8000e0c:	0e2d      	lsrs	r5, r5, #24
 8000e0e:	0fc6      	lsrs	r6, r0, #31
 8000e10:	2d00      	cmp	r5, #0
 8000e12:	d057      	beq.n	8000ec4 <__aeabi_fmul+0xd0>
 8000e14:	2dff      	cmp	r5, #255	; 0xff
 8000e16:	d024      	beq.n	8000e62 <__aeabi_fmul+0x6e>
 8000e18:	2080      	movs	r0, #128	; 0x80
 8000e1a:	00db      	lsls	r3, r3, #3
 8000e1c:	04c0      	lsls	r0, r0, #19
 8000e1e:	4318      	orrs	r0, r3
 8000e20:	2300      	movs	r3, #0
 8000e22:	4681      	mov	r9, r0
 8000e24:	469a      	mov	sl, r3
 8000e26:	469b      	mov	fp, r3
 8000e28:	3d7f      	subs	r5, #127	; 0x7f
 8000e2a:	027c      	lsls	r4, r7, #9
 8000e2c:	007a      	lsls	r2, r7, #1
 8000e2e:	0ffb      	lsrs	r3, r7, #31
 8000e30:	0a64      	lsrs	r4, r4, #9
 8000e32:	0e12      	lsrs	r2, r2, #24
 8000e34:	4698      	mov	r8, r3
 8000e36:	d023      	beq.n	8000e80 <__aeabi_fmul+0x8c>
 8000e38:	2aff      	cmp	r2, #255	; 0xff
 8000e3a:	d04b      	beq.n	8000ed4 <__aeabi_fmul+0xe0>
 8000e3c:	00e3      	lsls	r3, r4, #3
 8000e3e:	2480      	movs	r4, #128	; 0x80
 8000e40:	2000      	movs	r0, #0
 8000e42:	04e4      	lsls	r4, r4, #19
 8000e44:	3a7f      	subs	r2, #127	; 0x7f
 8000e46:	431c      	orrs	r4, r3
 8000e48:	18ad      	adds	r5, r5, r2
 8000e4a:	1c6b      	adds	r3, r5, #1
 8000e4c:	4647      	mov	r7, r8
 8000e4e:	9301      	str	r3, [sp, #4]
 8000e50:	4653      	mov	r3, sl
 8000e52:	4077      	eors	r7, r6
 8000e54:	003a      	movs	r2, r7
 8000e56:	2b0f      	cmp	r3, #15
 8000e58:	d848      	bhi.n	8000eec <__aeabi_fmul+0xf8>
 8000e5a:	497d      	ldr	r1, [pc, #500]	; (8001050 <__aeabi_fmul+0x25c>)
 8000e5c:	009b      	lsls	r3, r3, #2
 8000e5e:	58cb      	ldr	r3, [r1, r3]
 8000e60:	469f      	mov	pc, r3
 8000e62:	2b00      	cmp	r3, #0
 8000e64:	d000      	beq.n	8000e68 <__aeabi_fmul+0x74>
 8000e66:	e085      	b.n	8000f74 <__aeabi_fmul+0x180>
 8000e68:	3308      	adds	r3, #8
 8000e6a:	469a      	mov	sl, r3
 8000e6c:	3b06      	subs	r3, #6
 8000e6e:	469b      	mov	fp, r3
 8000e70:	027c      	lsls	r4, r7, #9
 8000e72:	007a      	lsls	r2, r7, #1
 8000e74:	0ffb      	lsrs	r3, r7, #31
 8000e76:	25ff      	movs	r5, #255	; 0xff
 8000e78:	0a64      	lsrs	r4, r4, #9
 8000e7a:	0e12      	lsrs	r2, r2, #24
 8000e7c:	4698      	mov	r8, r3
 8000e7e:	d1db      	bne.n	8000e38 <__aeabi_fmul+0x44>
 8000e80:	2c00      	cmp	r4, #0
 8000e82:	d000      	beq.n	8000e86 <__aeabi_fmul+0x92>
 8000e84:	e090      	b.n	8000fa8 <__aeabi_fmul+0x1b4>
 8000e86:	4652      	mov	r2, sl
 8000e88:	2301      	movs	r3, #1
 8000e8a:	431a      	orrs	r2, r3
 8000e8c:	4692      	mov	sl, r2
 8000e8e:	2001      	movs	r0, #1
 8000e90:	e7db      	b.n	8000e4a <__aeabi_fmul+0x56>
 8000e92:	464c      	mov	r4, r9
 8000e94:	4658      	mov	r0, fp
 8000e96:	0017      	movs	r7, r2
 8000e98:	2802      	cmp	r0, #2
 8000e9a:	d024      	beq.n	8000ee6 <__aeabi_fmul+0xf2>
 8000e9c:	2803      	cmp	r0, #3
 8000e9e:	d100      	bne.n	8000ea2 <__aeabi_fmul+0xae>
 8000ea0:	e0cf      	b.n	8001042 <__aeabi_fmul+0x24e>
 8000ea2:	2200      	movs	r2, #0
 8000ea4:	2300      	movs	r3, #0
 8000ea6:	2801      	cmp	r0, #1
 8000ea8:	d14d      	bne.n	8000f46 <__aeabi_fmul+0x152>
 8000eaa:	0258      	lsls	r0, r3, #9
 8000eac:	05d2      	lsls	r2, r2, #23
 8000eae:	0a40      	lsrs	r0, r0, #9
 8000eb0:	07ff      	lsls	r7, r7, #31
 8000eb2:	4310      	orrs	r0, r2
 8000eb4:	4338      	orrs	r0, r7
 8000eb6:	b003      	add	sp, #12
 8000eb8:	bc3c      	pop	{r2, r3, r4, r5}
 8000eba:	4690      	mov	r8, r2
 8000ebc:	4699      	mov	r9, r3
 8000ebe:	46a2      	mov	sl, r4
 8000ec0:	46ab      	mov	fp, r5
 8000ec2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000ec4:	2b00      	cmp	r3, #0
 8000ec6:	d15b      	bne.n	8000f80 <__aeabi_fmul+0x18c>
 8000ec8:	2304      	movs	r3, #4
 8000eca:	469a      	mov	sl, r3
 8000ecc:	3b03      	subs	r3, #3
 8000ece:	2500      	movs	r5, #0
 8000ed0:	469b      	mov	fp, r3
 8000ed2:	e7aa      	b.n	8000e2a <__aeabi_fmul+0x36>
 8000ed4:	35ff      	adds	r5, #255	; 0xff
 8000ed6:	2c00      	cmp	r4, #0
 8000ed8:	d160      	bne.n	8000f9c <__aeabi_fmul+0x1a8>
 8000eda:	4652      	mov	r2, sl
 8000edc:	2302      	movs	r3, #2
 8000ede:	431a      	orrs	r2, r3
 8000ee0:	4692      	mov	sl, r2
 8000ee2:	2002      	movs	r0, #2
 8000ee4:	e7b1      	b.n	8000e4a <__aeabi_fmul+0x56>
 8000ee6:	22ff      	movs	r2, #255	; 0xff
 8000ee8:	2300      	movs	r3, #0
 8000eea:	e7de      	b.n	8000eaa <__aeabi_fmul+0xb6>
 8000eec:	464b      	mov	r3, r9
 8000eee:	0c1b      	lsrs	r3, r3, #16
 8000ef0:	469c      	mov	ip, r3
 8000ef2:	464b      	mov	r3, r9
 8000ef4:	0426      	lsls	r6, r4, #16
 8000ef6:	0c36      	lsrs	r6, r6, #16
 8000ef8:	0418      	lsls	r0, r3, #16
 8000efa:	4661      	mov	r1, ip
 8000efc:	0033      	movs	r3, r6
 8000efe:	0c22      	lsrs	r2, r4, #16
 8000f00:	4664      	mov	r4, ip
 8000f02:	0c00      	lsrs	r0, r0, #16
 8000f04:	4343      	muls	r3, r0
 8000f06:	434e      	muls	r6, r1
 8000f08:	4350      	muls	r0, r2
 8000f0a:	4354      	muls	r4, r2
 8000f0c:	1980      	adds	r0, r0, r6
 8000f0e:	0c1a      	lsrs	r2, r3, #16
 8000f10:	1812      	adds	r2, r2, r0
 8000f12:	4296      	cmp	r6, r2
 8000f14:	d903      	bls.n	8000f1e <__aeabi_fmul+0x12a>
 8000f16:	2180      	movs	r1, #128	; 0x80
 8000f18:	0249      	lsls	r1, r1, #9
 8000f1a:	468c      	mov	ip, r1
 8000f1c:	4464      	add	r4, ip
 8000f1e:	041b      	lsls	r3, r3, #16
 8000f20:	0c1b      	lsrs	r3, r3, #16
 8000f22:	0410      	lsls	r0, r2, #16
 8000f24:	18c0      	adds	r0, r0, r3
 8000f26:	0183      	lsls	r3, r0, #6
 8000f28:	1e5e      	subs	r6, r3, #1
 8000f2a:	41b3      	sbcs	r3, r6
 8000f2c:	0e80      	lsrs	r0, r0, #26
 8000f2e:	4318      	orrs	r0, r3
 8000f30:	0c13      	lsrs	r3, r2, #16
 8000f32:	191b      	adds	r3, r3, r4
 8000f34:	019b      	lsls	r3, r3, #6
 8000f36:	4303      	orrs	r3, r0
 8000f38:	001c      	movs	r4, r3
 8000f3a:	0123      	lsls	r3, r4, #4
 8000f3c:	d579      	bpl.n	8001032 <__aeabi_fmul+0x23e>
 8000f3e:	2301      	movs	r3, #1
 8000f40:	0862      	lsrs	r2, r4, #1
 8000f42:	401c      	ands	r4, r3
 8000f44:	4314      	orrs	r4, r2
 8000f46:	9a01      	ldr	r2, [sp, #4]
 8000f48:	327f      	adds	r2, #127	; 0x7f
 8000f4a:	2a00      	cmp	r2, #0
 8000f4c:	dd4d      	ble.n	8000fea <__aeabi_fmul+0x1f6>
 8000f4e:	0763      	lsls	r3, r4, #29
 8000f50:	d004      	beq.n	8000f5c <__aeabi_fmul+0x168>
 8000f52:	230f      	movs	r3, #15
 8000f54:	4023      	ands	r3, r4
 8000f56:	2b04      	cmp	r3, #4
 8000f58:	d000      	beq.n	8000f5c <__aeabi_fmul+0x168>
 8000f5a:	3404      	adds	r4, #4
 8000f5c:	0123      	lsls	r3, r4, #4
 8000f5e:	d503      	bpl.n	8000f68 <__aeabi_fmul+0x174>
 8000f60:	4b3c      	ldr	r3, [pc, #240]	; (8001054 <__aeabi_fmul+0x260>)
 8000f62:	9a01      	ldr	r2, [sp, #4]
 8000f64:	401c      	ands	r4, r3
 8000f66:	3280      	adds	r2, #128	; 0x80
 8000f68:	2afe      	cmp	r2, #254	; 0xfe
 8000f6a:	dcbc      	bgt.n	8000ee6 <__aeabi_fmul+0xf2>
 8000f6c:	01a3      	lsls	r3, r4, #6
 8000f6e:	0a5b      	lsrs	r3, r3, #9
 8000f70:	b2d2      	uxtb	r2, r2
 8000f72:	e79a      	b.n	8000eaa <__aeabi_fmul+0xb6>
 8000f74:	230c      	movs	r3, #12
 8000f76:	469a      	mov	sl, r3
 8000f78:	3b09      	subs	r3, #9
 8000f7a:	25ff      	movs	r5, #255	; 0xff
 8000f7c:	469b      	mov	fp, r3
 8000f7e:	e754      	b.n	8000e2a <__aeabi_fmul+0x36>
 8000f80:	0018      	movs	r0, r3
 8000f82:	f002 f919 	bl	80031b8 <__clzsi2>
 8000f86:	464a      	mov	r2, r9
 8000f88:	1f43      	subs	r3, r0, #5
 8000f8a:	2576      	movs	r5, #118	; 0x76
 8000f8c:	409a      	lsls	r2, r3
 8000f8e:	2300      	movs	r3, #0
 8000f90:	426d      	negs	r5, r5
 8000f92:	4691      	mov	r9, r2
 8000f94:	1a2d      	subs	r5, r5, r0
 8000f96:	469a      	mov	sl, r3
 8000f98:	469b      	mov	fp, r3
 8000f9a:	e746      	b.n	8000e2a <__aeabi_fmul+0x36>
 8000f9c:	4652      	mov	r2, sl
 8000f9e:	2303      	movs	r3, #3
 8000fa0:	431a      	orrs	r2, r3
 8000fa2:	4692      	mov	sl, r2
 8000fa4:	2003      	movs	r0, #3
 8000fa6:	e750      	b.n	8000e4a <__aeabi_fmul+0x56>
 8000fa8:	0020      	movs	r0, r4
 8000faa:	f002 f905 	bl	80031b8 <__clzsi2>
 8000fae:	1f43      	subs	r3, r0, #5
 8000fb0:	1a2d      	subs	r5, r5, r0
 8000fb2:	409c      	lsls	r4, r3
 8000fb4:	3d76      	subs	r5, #118	; 0x76
 8000fb6:	2000      	movs	r0, #0
 8000fb8:	e747      	b.n	8000e4a <__aeabi_fmul+0x56>
 8000fba:	2380      	movs	r3, #128	; 0x80
 8000fbc:	2700      	movs	r7, #0
 8000fbe:	03db      	lsls	r3, r3, #15
 8000fc0:	22ff      	movs	r2, #255	; 0xff
 8000fc2:	e772      	b.n	8000eaa <__aeabi_fmul+0xb6>
 8000fc4:	4642      	mov	r2, r8
 8000fc6:	e766      	b.n	8000e96 <__aeabi_fmul+0xa2>
 8000fc8:	464c      	mov	r4, r9
 8000fca:	0032      	movs	r2, r6
 8000fcc:	4658      	mov	r0, fp
 8000fce:	e762      	b.n	8000e96 <__aeabi_fmul+0xa2>
 8000fd0:	2380      	movs	r3, #128	; 0x80
 8000fd2:	464a      	mov	r2, r9
 8000fd4:	03db      	lsls	r3, r3, #15
 8000fd6:	421a      	tst	r2, r3
 8000fd8:	d022      	beq.n	8001020 <__aeabi_fmul+0x22c>
 8000fda:	421c      	tst	r4, r3
 8000fdc:	d120      	bne.n	8001020 <__aeabi_fmul+0x22c>
 8000fde:	4323      	orrs	r3, r4
 8000fe0:	025b      	lsls	r3, r3, #9
 8000fe2:	0a5b      	lsrs	r3, r3, #9
 8000fe4:	4647      	mov	r7, r8
 8000fe6:	22ff      	movs	r2, #255	; 0xff
 8000fe8:	e75f      	b.n	8000eaa <__aeabi_fmul+0xb6>
 8000fea:	2301      	movs	r3, #1
 8000fec:	1a9a      	subs	r2, r3, r2
 8000fee:	2a1b      	cmp	r2, #27
 8000ff0:	dc21      	bgt.n	8001036 <__aeabi_fmul+0x242>
 8000ff2:	0023      	movs	r3, r4
 8000ff4:	9901      	ldr	r1, [sp, #4]
 8000ff6:	40d3      	lsrs	r3, r2
 8000ff8:	319e      	adds	r1, #158	; 0x9e
 8000ffa:	408c      	lsls	r4, r1
 8000ffc:	001a      	movs	r2, r3
 8000ffe:	0023      	movs	r3, r4
 8001000:	1e5c      	subs	r4, r3, #1
 8001002:	41a3      	sbcs	r3, r4
 8001004:	4313      	orrs	r3, r2
 8001006:	075a      	lsls	r2, r3, #29
 8001008:	d004      	beq.n	8001014 <__aeabi_fmul+0x220>
 800100a:	220f      	movs	r2, #15
 800100c:	401a      	ands	r2, r3
 800100e:	2a04      	cmp	r2, #4
 8001010:	d000      	beq.n	8001014 <__aeabi_fmul+0x220>
 8001012:	3304      	adds	r3, #4
 8001014:	015a      	lsls	r2, r3, #5
 8001016:	d411      	bmi.n	800103c <__aeabi_fmul+0x248>
 8001018:	019b      	lsls	r3, r3, #6
 800101a:	0a5b      	lsrs	r3, r3, #9
 800101c:	2200      	movs	r2, #0
 800101e:	e744      	b.n	8000eaa <__aeabi_fmul+0xb6>
 8001020:	2380      	movs	r3, #128	; 0x80
 8001022:	464a      	mov	r2, r9
 8001024:	03db      	lsls	r3, r3, #15
 8001026:	4313      	orrs	r3, r2
 8001028:	025b      	lsls	r3, r3, #9
 800102a:	0a5b      	lsrs	r3, r3, #9
 800102c:	0037      	movs	r7, r6
 800102e:	22ff      	movs	r2, #255	; 0xff
 8001030:	e73b      	b.n	8000eaa <__aeabi_fmul+0xb6>
 8001032:	9501      	str	r5, [sp, #4]
 8001034:	e787      	b.n	8000f46 <__aeabi_fmul+0x152>
 8001036:	2200      	movs	r2, #0
 8001038:	2300      	movs	r3, #0
 800103a:	e736      	b.n	8000eaa <__aeabi_fmul+0xb6>
 800103c:	2201      	movs	r2, #1
 800103e:	2300      	movs	r3, #0
 8001040:	e733      	b.n	8000eaa <__aeabi_fmul+0xb6>
 8001042:	2380      	movs	r3, #128	; 0x80
 8001044:	03db      	lsls	r3, r3, #15
 8001046:	4323      	orrs	r3, r4
 8001048:	025b      	lsls	r3, r3, #9
 800104a:	0a5b      	lsrs	r3, r3, #9
 800104c:	22ff      	movs	r2, #255	; 0xff
 800104e:	e72c      	b.n	8000eaa <__aeabi_fmul+0xb6>
 8001050:	0800f208 	.word	0x0800f208
 8001054:	f7ffffff 	.word	0xf7ffffff

08001058 <__aeabi_fsub>:
 8001058:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800105a:	4647      	mov	r7, r8
 800105c:	46ce      	mov	lr, r9
 800105e:	0044      	lsls	r4, r0, #1
 8001060:	0fc2      	lsrs	r2, r0, #31
 8001062:	b580      	push	{r7, lr}
 8001064:	0247      	lsls	r7, r0, #9
 8001066:	0248      	lsls	r0, r1, #9
 8001068:	0a40      	lsrs	r0, r0, #9
 800106a:	4684      	mov	ip, r0
 800106c:	4666      	mov	r6, ip
 800106e:	0048      	lsls	r0, r1, #1
 8001070:	0a7f      	lsrs	r7, r7, #9
 8001072:	0e24      	lsrs	r4, r4, #24
 8001074:	00f6      	lsls	r6, r6, #3
 8001076:	0025      	movs	r5, r4
 8001078:	4690      	mov	r8, r2
 800107a:	00fb      	lsls	r3, r7, #3
 800107c:	0e00      	lsrs	r0, r0, #24
 800107e:	0fc9      	lsrs	r1, r1, #31
 8001080:	46b1      	mov	r9, r6
 8001082:	28ff      	cmp	r0, #255	; 0xff
 8001084:	d100      	bne.n	8001088 <__aeabi_fsub+0x30>
 8001086:	e085      	b.n	8001194 <__aeabi_fsub+0x13c>
 8001088:	2601      	movs	r6, #1
 800108a:	4071      	eors	r1, r6
 800108c:	1a26      	subs	r6, r4, r0
 800108e:	4291      	cmp	r1, r2
 8001090:	d057      	beq.n	8001142 <__aeabi_fsub+0xea>
 8001092:	2e00      	cmp	r6, #0
 8001094:	dd43      	ble.n	800111e <__aeabi_fsub+0xc6>
 8001096:	2800      	cmp	r0, #0
 8001098:	d000      	beq.n	800109c <__aeabi_fsub+0x44>
 800109a:	e07f      	b.n	800119c <__aeabi_fsub+0x144>
 800109c:	4649      	mov	r1, r9
 800109e:	2900      	cmp	r1, #0
 80010a0:	d100      	bne.n	80010a4 <__aeabi_fsub+0x4c>
 80010a2:	e0aa      	b.n	80011fa <__aeabi_fsub+0x1a2>
 80010a4:	3e01      	subs	r6, #1
 80010a6:	2e00      	cmp	r6, #0
 80010a8:	d000      	beq.n	80010ac <__aeabi_fsub+0x54>
 80010aa:	e0f7      	b.n	800129c <__aeabi_fsub+0x244>
 80010ac:	1a5b      	subs	r3, r3, r1
 80010ae:	015a      	lsls	r2, r3, #5
 80010b0:	d400      	bmi.n	80010b4 <__aeabi_fsub+0x5c>
 80010b2:	e08b      	b.n	80011cc <__aeabi_fsub+0x174>
 80010b4:	019b      	lsls	r3, r3, #6
 80010b6:	099c      	lsrs	r4, r3, #6
 80010b8:	0020      	movs	r0, r4
 80010ba:	f002 f87d 	bl	80031b8 <__clzsi2>
 80010be:	3805      	subs	r0, #5
 80010c0:	4084      	lsls	r4, r0
 80010c2:	4285      	cmp	r5, r0
 80010c4:	dd00      	ble.n	80010c8 <__aeabi_fsub+0x70>
 80010c6:	e0d3      	b.n	8001270 <__aeabi_fsub+0x218>
 80010c8:	1b45      	subs	r5, r0, r5
 80010ca:	0023      	movs	r3, r4
 80010cc:	2020      	movs	r0, #32
 80010ce:	3501      	adds	r5, #1
 80010d0:	40eb      	lsrs	r3, r5
 80010d2:	1b45      	subs	r5, r0, r5
 80010d4:	40ac      	lsls	r4, r5
 80010d6:	1e62      	subs	r2, r4, #1
 80010d8:	4194      	sbcs	r4, r2
 80010da:	4323      	orrs	r3, r4
 80010dc:	2407      	movs	r4, #7
 80010de:	2500      	movs	r5, #0
 80010e0:	401c      	ands	r4, r3
 80010e2:	2201      	movs	r2, #1
 80010e4:	4641      	mov	r1, r8
 80010e6:	400a      	ands	r2, r1
 80010e8:	2c00      	cmp	r4, #0
 80010ea:	d004      	beq.n	80010f6 <__aeabi_fsub+0x9e>
 80010ec:	210f      	movs	r1, #15
 80010ee:	4019      	ands	r1, r3
 80010f0:	2904      	cmp	r1, #4
 80010f2:	d000      	beq.n	80010f6 <__aeabi_fsub+0x9e>
 80010f4:	3304      	adds	r3, #4
 80010f6:	0159      	lsls	r1, r3, #5
 80010f8:	d400      	bmi.n	80010fc <__aeabi_fsub+0xa4>
 80010fa:	e080      	b.n	80011fe <__aeabi_fsub+0x1a6>
 80010fc:	3501      	adds	r5, #1
 80010fe:	b2ec      	uxtb	r4, r5
 8001100:	2dff      	cmp	r5, #255	; 0xff
 8001102:	d000      	beq.n	8001106 <__aeabi_fsub+0xae>
 8001104:	e0a3      	b.n	800124e <__aeabi_fsub+0x1f6>
 8001106:	24ff      	movs	r4, #255	; 0xff
 8001108:	2300      	movs	r3, #0
 800110a:	025b      	lsls	r3, r3, #9
 800110c:	05e4      	lsls	r4, r4, #23
 800110e:	0a58      	lsrs	r0, r3, #9
 8001110:	07d2      	lsls	r2, r2, #31
 8001112:	4320      	orrs	r0, r4
 8001114:	4310      	orrs	r0, r2
 8001116:	bc0c      	pop	{r2, r3}
 8001118:	4690      	mov	r8, r2
 800111a:	4699      	mov	r9, r3
 800111c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800111e:	2e00      	cmp	r6, #0
 8001120:	d174      	bne.n	800120c <__aeabi_fsub+0x1b4>
 8001122:	1c60      	adds	r0, r4, #1
 8001124:	b2c0      	uxtb	r0, r0
 8001126:	2801      	cmp	r0, #1
 8001128:	dc00      	bgt.n	800112c <__aeabi_fsub+0xd4>
 800112a:	e0a7      	b.n	800127c <__aeabi_fsub+0x224>
 800112c:	464a      	mov	r2, r9
 800112e:	1a9c      	subs	r4, r3, r2
 8001130:	0162      	lsls	r2, r4, #5
 8001132:	d500      	bpl.n	8001136 <__aeabi_fsub+0xde>
 8001134:	e0b6      	b.n	80012a4 <__aeabi_fsub+0x24c>
 8001136:	2c00      	cmp	r4, #0
 8001138:	d1be      	bne.n	80010b8 <__aeabi_fsub+0x60>
 800113a:	2200      	movs	r2, #0
 800113c:	2400      	movs	r4, #0
 800113e:	2300      	movs	r3, #0
 8001140:	e7e3      	b.n	800110a <__aeabi_fsub+0xb2>
 8001142:	2e00      	cmp	r6, #0
 8001144:	dc00      	bgt.n	8001148 <__aeabi_fsub+0xf0>
 8001146:	e085      	b.n	8001254 <__aeabi_fsub+0x1fc>
 8001148:	2800      	cmp	r0, #0
 800114a:	d046      	beq.n	80011da <__aeabi_fsub+0x182>
 800114c:	2cff      	cmp	r4, #255	; 0xff
 800114e:	d049      	beq.n	80011e4 <__aeabi_fsub+0x18c>
 8001150:	2280      	movs	r2, #128	; 0x80
 8001152:	4648      	mov	r0, r9
 8001154:	04d2      	lsls	r2, r2, #19
 8001156:	4310      	orrs	r0, r2
 8001158:	4681      	mov	r9, r0
 800115a:	2201      	movs	r2, #1
 800115c:	2e1b      	cmp	r6, #27
 800115e:	dc09      	bgt.n	8001174 <__aeabi_fsub+0x11c>
 8001160:	2020      	movs	r0, #32
 8001162:	464c      	mov	r4, r9
 8001164:	1b80      	subs	r0, r0, r6
 8001166:	4084      	lsls	r4, r0
 8001168:	464a      	mov	r2, r9
 800116a:	0020      	movs	r0, r4
 800116c:	40f2      	lsrs	r2, r6
 800116e:	1e44      	subs	r4, r0, #1
 8001170:	41a0      	sbcs	r0, r4
 8001172:	4302      	orrs	r2, r0
 8001174:	189b      	adds	r3, r3, r2
 8001176:	015a      	lsls	r2, r3, #5
 8001178:	d528      	bpl.n	80011cc <__aeabi_fsub+0x174>
 800117a:	3501      	adds	r5, #1
 800117c:	2dff      	cmp	r5, #255	; 0xff
 800117e:	d100      	bne.n	8001182 <__aeabi_fsub+0x12a>
 8001180:	e0a8      	b.n	80012d4 <__aeabi_fsub+0x27c>
 8001182:	2201      	movs	r2, #1
 8001184:	2407      	movs	r4, #7
 8001186:	4994      	ldr	r1, [pc, #592]	; (80013d8 <__aeabi_fsub+0x380>)
 8001188:	401a      	ands	r2, r3
 800118a:	085b      	lsrs	r3, r3, #1
 800118c:	400b      	ands	r3, r1
 800118e:	4313      	orrs	r3, r2
 8001190:	401c      	ands	r4, r3
 8001192:	e7a6      	b.n	80010e2 <__aeabi_fsub+0x8a>
 8001194:	2e00      	cmp	r6, #0
 8001196:	d000      	beq.n	800119a <__aeabi_fsub+0x142>
 8001198:	e778      	b.n	800108c <__aeabi_fsub+0x34>
 800119a:	e775      	b.n	8001088 <__aeabi_fsub+0x30>
 800119c:	2cff      	cmp	r4, #255	; 0xff
 800119e:	d054      	beq.n	800124a <__aeabi_fsub+0x1f2>
 80011a0:	2280      	movs	r2, #128	; 0x80
 80011a2:	4649      	mov	r1, r9
 80011a4:	04d2      	lsls	r2, r2, #19
 80011a6:	4311      	orrs	r1, r2
 80011a8:	4689      	mov	r9, r1
 80011aa:	2201      	movs	r2, #1
 80011ac:	2e1b      	cmp	r6, #27
 80011ae:	dc09      	bgt.n	80011c4 <__aeabi_fsub+0x16c>
 80011b0:	2120      	movs	r1, #32
 80011b2:	4648      	mov	r0, r9
 80011b4:	1b89      	subs	r1, r1, r6
 80011b6:	4088      	lsls	r0, r1
 80011b8:	464a      	mov	r2, r9
 80011ba:	0001      	movs	r1, r0
 80011bc:	40f2      	lsrs	r2, r6
 80011be:	1e48      	subs	r0, r1, #1
 80011c0:	4181      	sbcs	r1, r0
 80011c2:	430a      	orrs	r2, r1
 80011c4:	1a9b      	subs	r3, r3, r2
 80011c6:	015a      	lsls	r2, r3, #5
 80011c8:	d500      	bpl.n	80011cc <__aeabi_fsub+0x174>
 80011ca:	e773      	b.n	80010b4 <__aeabi_fsub+0x5c>
 80011cc:	2201      	movs	r2, #1
 80011ce:	4641      	mov	r1, r8
 80011d0:	400a      	ands	r2, r1
 80011d2:	0759      	lsls	r1, r3, #29
 80011d4:	d000      	beq.n	80011d8 <__aeabi_fsub+0x180>
 80011d6:	e789      	b.n	80010ec <__aeabi_fsub+0x94>
 80011d8:	e011      	b.n	80011fe <__aeabi_fsub+0x1a6>
 80011da:	4648      	mov	r0, r9
 80011dc:	2800      	cmp	r0, #0
 80011de:	d158      	bne.n	8001292 <__aeabi_fsub+0x23a>
 80011e0:	2cff      	cmp	r4, #255	; 0xff
 80011e2:	d10c      	bne.n	80011fe <__aeabi_fsub+0x1a6>
 80011e4:	08db      	lsrs	r3, r3, #3
 80011e6:	2b00      	cmp	r3, #0
 80011e8:	d100      	bne.n	80011ec <__aeabi_fsub+0x194>
 80011ea:	e78c      	b.n	8001106 <__aeabi_fsub+0xae>
 80011ec:	2080      	movs	r0, #128	; 0x80
 80011ee:	03c0      	lsls	r0, r0, #15
 80011f0:	4303      	orrs	r3, r0
 80011f2:	025b      	lsls	r3, r3, #9
 80011f4:	0a5b      	lsrs	r3, r3, #9
 80011f6:	24ff      	movs	r4, #255	; 0xff
 80011f8:	e787      	b.n	800110a <__aeabi_fsub+0xb2>
 80011fa:	2cff      	cmp	r4, #255	; 0xff
 80011fc:	d025      	beq.n	800124a <__aeabi_fsub+0x1f2>
 80011fe:	08db      	lsrs	r3, r3, #3
 8001200:	2dff      	cmp	r5, #255	; 0xff
 8001202:	d0f0      	beq.n	80011e6 <__aeabi_fsub+0x18e>
 8001204:	025b      	lsls	r3, r3, #9
 8001206:	0a5b      	lsrs	r3, r3, #9
 8001208:	b2ec      	uxtb	r4, r5
 800120a:	e77e      	b.n	800110a <__aeabi_fsub+0xb2>
 800120c:	2c00      	cmp	r4, #0
 800120e:	d04d      	beq.n	80012ac <__aeabi_fsub+0x254>
 8001210:	28ff      	cmp	r0, #255	; 0xff
 8001212:	d018      	beq.n	8001246 <__aeabi_fsub+0x1ee>
 8001214:	2480      	movs	r4, #128	; 0x80
 8001216:	04e4      	lsls	r4, r4, #19
 8001218:	4272      	negs	r2, r6
 800121a:	4323      	orrs	r3, r4
 800121c:	2a1b      	cmp	r2, #27
 800121e:	dd00      	ble.n	8001222 <__aeabi_fsub+0x1ca>
 8001220:	e0c4      	b.n	80013ac <__aeabi_fsub+0x354>
 8001222:	001c      	movs	r4, r3
 8001224:	2520      	movs	r5, #32
 8001226:	40d4      	lsrs	r4, r2
 8001228:	1aaa      	subs	r2, r5, r2
 800122a:	4093      	lsls	r3, r2
 800122c:	1e5a      	subs	r2, r3, #1
 800122e:	4193      	sbcs	r3, r2
 8001230:	4323      	orrs	r3, r4
 8001232:	464a      	mov	r2, r9
 8001234:	0005      	movs	r5, r0
 8001236:	1ad3      	subs	r3, r2, r3
 8001238:	4688      	mov	r8, r1
 800123a:	e738      	b.n	80010ae <__aeabi_fsub+0x56>
 800123c:	1c72      	adds	r2, r6, #1
 800123e:	d0f8      	beq.n	8001232 <__aeabi_fsub+0x1da>
 8001240:	43f2      	mvns	r2, r6
 8001242:	28ff      	cmp	r0, #255	; 0xff
 8001244:	d1ea      	bne.n	800121c <__aeabi_fsub+0x1c4>
 8001246:	000a      	movs	r2, r1
 8001248:	464b      	mov	r3, r9
 800124a:	25ff      	movs	r5, #255	; 0xff
 800124c:	e7d7      	b.n	80011fe <__aeabi_fsub+0x1a6>
 800124e:	019b      	lsls	r3, r3, #6
 8001250:	0a5b      	lsrs	r3, r3, #9
 8001252:	e75a      	b.n	800110a <__aeabi_fsub+0xb2>
 8001254:	2e00      	cmp	r6, #0
 8001256:	d141      	bne.n	80012dc <__aeabi_fsub+0x284>
 8001258:	1c65      	adds	r5, r4, #1
 800125a:	b2e9      	uxtb	r1, r5
 800125c:	2901      	cmp	r1, #1
 800125e:	dd45      	ble.n	80012ec <__aeabi_fsub+0x294>
 8001260:	2dff      	cmp	r5, #255	; 0xff
 8001262:	d100      	bne.n	8001266 <__aeabi_fsub+0x20e>
 8001264:	e74f      	b.n	8001106 <__aeabi_fsub+0xae>
 8001266:	2407      	movs	r4, #7
 8001268:	444b      	add	r3, r9
 800126a:	085b      	lsrs	r3, r3, #1
 800126c:	401c      	ands	r4, r3
 800126e:	e738      	b.n	80010e2 <__aeabi_fsub+0x8a>
 8001270:	2207      	movs	r2, #7
 8001272:	4b5a      	ldr	r3, [pc, #360]	; (80013dc <__aeabi_fsub+0x384>)
 8001274:	1a2d      	subs	r5, r5, r0
 8001276:	4023      	ands	r3, r4
 8001278:	4014      	ands	r4, r2
 800127a:	e732      	b.n	80010e2 <__aeabi_fsub+0x8a>
 800127c:	2c00      	cmp	r4, #0
 800127e:	d11d      	bne.n	80012bc <__aeabi_fsub+0x264>
 8001280:	2b00      	cmp	r3, #0
 8001282:	d17a      	bne.n	800137a <__aeabi_fsub+0x322>
 8001284:	464b      	mov	r3, r9
 8001286:	2b00      	cmp	r3, #0
 8001288:	d100      	bne.n	800128c <__aeabi_fsub+0x234>
 800128a:	e091      	b.n	80013b0 <__aeabi_fsub+0x358>
 800128c:	000a      	movs	r2, r1
 800128e:	2500      	movs	r5, #0
 8001290:	e7b5      	b.n	80011fe <__aeabi_fsub+0x1a6>
 8001292:	3e01      	subs	r6, #1
 8001294:	2e00      	cmp	r6, #0
 8001296:	d119      	bne.n	80012cc <__aeabi_fsub+0x274>
 8001298:	444b      	add	r3, r9
 800129a:	e76c      	b.n	8001176 <__aeabi_fsub+0x11e>
 800129c:	2cff      	cmp	r4, #255	; 0xff
 800129e:	d184      	bne.n	80011aa <__aeabi_fsub+0x152>
 80012a0:	25ff      	movs	r5, #255	; 0xff
 80012a2:	e7ac      	b.n	80011fe <__aeabi_fsub+0x1a6>
 80012a4:	464a      	mov	r2, r9
 80012a6:	4688      	mov	r8, r1
 80012a8:	1ad4      	subs	r4, r2, r3
 80012aa:	e705      	b.n	80010b8 <__aeabi_fsub+0x60>
 80012ac:	2b00      	cmp	r3, #0
 80012ae:	d1c5      	bne.n	800123c <__aeabi_fsub+0x1e4>
 80012b0:	000a      	movs	r2, r1
 80012b2:	28ff      	cmp	r0, #255	; 0xff
 80012b4:	d0c8      	beq.n	8001248 <__aeabi_fsub+0x1f0>
 80012b6:	0005      	movs	r5, r0
 80012b8:	464b      	mov	r3, r9
 80012ba:	e7a0      	b.n	80011fe <__aeabi_fsub+0x1a6>
 80012bc:	2b00      	cmp	r3, #0
 80012be:	d149      	bne.n	8001354 <__aeabi_fsub+0x2fc>
 80012c0:	464b      	mov	r3, r9
 80012c2:	2b00      	cmp	r3, #0
 80012c4:	d077      	beq.n	80013b6 <__aeabi_fsub+0x35e>
 80012c6:	000a      	movs	r2, r1
 80012c8:	25ff      	movs	r5, #255	; 0xff
 80012ca:	e798      	b.n	80011fe <__aeabi_fsub+0x1a6>
 80012cc:	2cff      	cmp	r4, #255	; 0xff
 80012ce:	d000      	beq.n	80012d2 <__aeabi_fsub+0x27a>
 80012d0:	e743      	b.n	800115a <__aeabi_fsub+0x102>
 80012d2:	e787      	b.n	80011e4 <__aeabi_fsub+0x18c>
 80012d4:	000a      	movs	r2, r1
 80012d6:	24ff      	movs	r4, #255	; 0xff
 80012d8:	2300      	movs	r3, #0
 80012da:	e716      	b.n	800110a <__aeabi_fsub+0xb2>
 80012dc:	2c00      	cmp	r4, #0
 80012de:	d115      	bne.n	800130c <__aeabi_fsub+0x2b4>
 80012e0:	2b00      	cmp	r3, #0
 80012e2:	d157      	bne.n	8001394 <__aeabi_fsub+0x33c>
 80012e4:	28ff      	cmp	r0, #255	; 0xff
 80012e6:	d1e6      	bne.n	80012b6 <__aeabi_fsub+0x25e>
 80012e8:	464b      	mov	r3, r9
 80012ea:	e77b      	b.n	80011e4 <__aeabi_fsub+0x18c>
 80012ec:	2c00      	cmp	r4, #0
 80012ee:	d120      	bne.n	8001332 <__aeabi_fsub+0x2da>
 80012f0:	2b00      	cmp	r3, #0
 80012f2:	d057      	beq.n	80013a4 <__aeabi_fsub+0x34c>
 80012f4:	4649      	mov	r1, r9
 80012f6:	2900      	cmp	r1, #0
 80012f8:	d053      	beq.n	80013a2 <__aeabi_fsub+0x34a>
 80012fa:	444b      	add	r3, r9
 80012fc:	015a      	lsls	r2, r3, #5
 80012fe:	d568      	bpl.n	80013d2 <__aeabi_fsub+0x37a>
 8001300:	2407      	movs	r4, #7
 8001302:	4a36      	ldr	r2, [pc, #216]	; (80013dc <__aeabi_fsub+0x384>)
 8001304:	401c      	ands	r4, r3
 8001306:	2501      	movs	r5, #1
 8001308:	4013      	ands	r3, r2
 800130a:	e6ea      	b.n	80010e2 <__aeabi_fsub+0x8a>
 800130c:	28ff      	cmp	r0, #255	; 0xff
 800130e:	d0eb      	beq.n	80012e8 <__aeabi_fsub+0x290>
 8001310:	2280      	movs	r2, #128	; 0x80
 8001312:	04d2      	lsls	r2, r2, #19
 8001314:	4276      	negs	r6, r6
 8001316:	4313      	orrs	r3, r2
 8001318:	2e1b      	cmp	r6, #27
 800131a:	dc53      	bgt.n	80013c4 <__aeabi_fsub+0x36c>
 800131c:	2520      	movs	r5, #32
 800131e:	1bad      	subs	r5, r5, r6
 8001320:	001a      	movs	r2, r3
 8001322:	40ab      	lsls	r3, r5
 8001324:	40f2      	lsrs	r2, r6
 8001326:	1e5c      	subs	r4, r3, #1
 8001328:	41a3      	sbcs	r3, r4
 800132a:	4313      	orrs	r3, r2
 800132c:	444b      	add	r3, r9
 800132e:	0005      	movs	r5, r0
 8001330:	e721      	b.n	8001176 <__aeabi_fsub+0x11e>
 8001332:	2b00      	cmp	r3, #0
 8001334:	d0d8      	beq.n	80012e8 <__aeabi_fsub+0x290>
 8001336:	4649      	mov	r1, r9
 8001338:	2900      	cmp	r1, #0
 800133a:	d100      	bne.n	800133e <__aeabi_fsub+0x2e6>
 800133c:	e752      	b.n	80011e4 <__aeabi_fsub+0x18c>
 800133e:	2180      	movs	r1, #128	; 0x80
 8001340:	03c9      	lsls	r1, r1, #15
 8001342:	420f      	tst	r7, r1
 8001344:	d100      	bne.n	8001348 <__aeabi_fsub+0x2f0>
 8001346:	e74d      	b.n	80011e4 <__aeabi_fsub+0x18c>
 8001348:	4660      	mov	r0, ip
 800134a:	4208      	tst	r0, r1
 800134c:	d000      	beq.n	8001350 <__aeabi_fsub+0x2f8>
 800134e:	e749      	b.n	80011e4 <__aeabi_fsub+0x18c>
 8001350:	464b      	mov	r3, r9
 8001352:	e747      	b.n	80011e4 <__aeabi_fsub+0x18c>
 8001354:	4648      	mov	r0, r9
 8001356:	25ff      	movs	r5, #255	; 0xff
 8001358:	2800      	cmp	r0, #0
 800135a:	d100      	bne.n	800135e <__aeabi_fsub+0x306>
 800135c:	e74f      	b.n	80011fe <__aeabi_fsub+0x1a6>
 800135e:	2280      	movs	r2, #128	; 0x80
 8001360:	03d2      	lsls	r2, r2, #15
 8001362:	4217      	tst	r7, r2
 8001364:	d004      	beq.n	8001370 <__aeabi_fsub+0x318>
 8001366:	4660      	mov	r0, ip
 8001368:	4210      	tst	r0, r2
 800136a:	d101      	bne.n	8001370 <__aeabi_fsub+0x318>
 800136c:	464b      	mov	r3, r9
 800136e:	4688      	mov	r8, r1
 8001370:	2201      	movs	r2, #1
 8001372:	4641      	mov	r1, r8
 8001374:	25ff      	movs	r5, #255	; 0xff
 8001376:	400a      	ands	r2, r1
 8001378:	e741      	b.n	80011fe <__aeabi_fsub+0x1a6>
 800137a:	4648      	mov	r0, r9
 800137c:	2800      	cmp	r0, #0
 800137e:	d01f      	beq.n	80013c0 <__aeabi_fsub+0x368>
 8001380:	1a1a      	subs	r2, r3, r0
 8001382:	0150      	lsls	r0, r2, #5
 8001384:	d520      	bpl.n	80013c8 <__aeabi_fsub+0x370>
 8001386:	464a      	mov	r2, r9
 8001388:	2407      	movs	r4, #7
 800138a:	1ad3      	subs	r3, r2, r3
 800138c:	401c      	ands	r4, r3
 800138e:	4688      	mov	r8, r1
 8001390:	2500      	movs	r5, #0
 8001392:	e6a6      	b.n	80010e2 <__aeabi_fsub+0x8a>
 8001394:	1c74      	adds	r4, r6, #1
 8001396:	d0c9      	beq.n	800132c <__aeabi_fsub+0x2d4>
 8001398:	43f6      	mvns	r6, r6
 800139a:	28ff      	cmp	r0, #255	; 0xff
 800139c:	d1bc      	bne.n	8001318 <__aeabi_fsub+0x2c0>
 800139e:	464b      	mov	r3, r9
 80013a0:	e720      	b.n	80011e4 <__aeabi_fsub+0x18c>
 80013a2:	4699      	mov	r9, r3
 80013a4:	464b      	mov	r3, r9
 80013a6:	2500      	movs	r5, #0
 80013a8:	08db      	lsrs	r3, r3, #3
 80013aa:	e72b      	b.n	8001204 <__aeabi_fsub+0x1ac>
 80013ac:	2301      	movs	r3, #1
 80013ae:	e740      	b.n	8001232 <__aeabi_fsub+0x1da>
 80013b0:	2200      	movs	r2, #0
 80013b2:	2300      	movs	r3, #0
 80013b4:	e6a9      	b.n	800110a <__aeabi_fsub+0xb2>
 80013b6:	2380      	movs	r3, #128	; 0x80
 80013b8:	2200      	movs	r2, #0
 80013ba:	03db      	lsls	r3, r3, #15
 80013bc:	24ff      	movs	r4, #255	; 0xff
 80013be:	e6a4      	b.n	800110a <__aeabi_fsub+0xb2>
 80013c0:	2500      	movs	r5, #0
 80013c2:	e71c      	b.n	80011fe <__aeabi_fsub+0x1a6>
 80013c4:	2301      	movs	r3, #1
 80013c6:	e7b1      	b.n	800132c <__aeabi_fsub+0x2d4>
 80013c8:	2a00      	cmp	r2, #0
 80013ca:	d0f1      	beq.n	80013b0 <__aeabi_fsub+0x358>
 80013cc:	0013      	movs	r3, r2
 80013ce:	2500      	movs	r5, #0
 80013d0:	e6fc      	b.n	80011cc <__aeabi_fsub+0x174>
 80013d2:	2500      	movs	r5, #0
 80013d4:	e6fa      	b.n	80011cc <__aeabi_fsub+0x174>
 80013d6:	46c0      	nop			; (mov r8, r8)
 80013d8:	7dffffff 	.word	0x7dffffff
 80013dc:	fbffffff 	.word	0xfbffffff

080013e0 <__aeabi_f2iz>:
 80013e0:	0241      	lsls	r1, r0, #9
 80013e2:	0042      	lsls	r2, r0, #1
 80013e4:	0fc3      	lsrs	r3, r0, #31
 80013e6:	0a49      	lsrs	r1, r1, #9
 80013e8:	0e12      	lsrs	r2, r2, #24
 80013ea:	2000      	movs	r0, #0
 80013ec:	2a7e      	cmp	r2, #126	; 0x7e
 80013ee:	d90d      	bls.n	800140c <__aeabi_f2iz+0x2c>
 80013f0:	2a9d      	cmp	r2, #157	; 0x9d
 80013f2:	d80c      	bhi.n	800140e <__aeabi_f2iz+0x2e>
 80013f4:	2080      	movs	r0, #128	; 0x80
 80013f6:	0400      	lsls	r0, r0, #16
 80013f8:	4301      	orrs	r1, r0
 80013fa:	2a95      	cmp	r2, #149	; 0x95
 80013fc:	dc0a      	bgt.n	8001414 <__aeabi_f2iz+0x34>
 80013fe:	2096      	movs	r0, #150	; 0x96
 8001400:	1a82      	subs	r2, r0, r2
 8001402:	40d1      	lsrs	r1, r2
 8001404:	4248      	negs	r0, r1
 8001406:	2b00      	cmp	r3, #0
 8001408:	d100      	bne.n	800140c <__aeabi_f2iz+0x2c>
 800140a:	0008      	movs	r0, r1
 800140c:	4770      	bx	lr
 800140e:	4a03      	ldr	r2, [pc, #12]	; (800141c <__aeabi_f2iz+0x3c>)
 8001410:	1898      	adds	r0, r3, r2
 8001412:	e7fb      	b.n	800140c <__aeabi_f2iz+0x2c>
 8001414:	3a96      	subs	r2, #150	; 0x96
 8001416:	4091      	lsls	r1, r2
 8001418:	e7f4      	b.n	8001404 <__aeabi_f2iz+0x24>
 800141a:	46c0      	nop			; (mov r8, r8)
 800141c:	7fffffff 	.word	0x7fffffff

08001420 <__aeabi_i2f>:
 8001420:	b570      	push	{r4, r5, r6, lr}
 8001422:	2800      	cmp	r0, #0
 8001424:	d03d      	beq.n	80014a2 <__aeabi_i2f+0x82>
 8001426:	17c3      	asrs	r3, r0, #31
 8001428:	18c5      	adds	r5, r0, r3
 800142a:	405d      	eors	r5, r3
 800142c:	0fc4      	lsrs	r4, r0, #31
 800142e:	0028      	movs	r0, r5
 8001430:	f001 fec2 	bl	80031b8 <__clzsi2>
 8001434:	229e      	movs	r2, #158	; 0x9e
 8001436:	1a12      	subs	r2, r2, r0
 8001438:	2a96      	cmp	r2, #150	; 0x96
 800143a:	dc07      	bgt.n	800144c <__aeabi_i2f+0x2c>
 800143c:	b2d2      	uxtb	r2, r2
 800143e:	2808      	cmp	r0, #8
 8001440:	dd33      	ble.n	80014aa <__aeabi_i2f+0x8a>
 8001442:	3808      	subs	r0, #8
 8001444:	4085      	lsls	r5, r0
 8001446:	0268      	lsls	r0, r5, #9
 8001448:	0a40      	lsrs	r0, r0, #9
 800144a:	e023      	b.n	8001494 <__aeabi_i2f+0x74>
 800144c:	2a99      	cmp	r2, #153	; 0x99
 800144e:	dd0b      	ble.n	8001468 <__aeabi_i2f+0x48>
 8001450:	2305      	movs	r3, #5
 8001452:	0029      	movs	r1, r5
 8001454:	1a1b      	subs	r3, r3, r0
 8001456:	40d9      	lsrs	r1, r3
 8001458:	0003      	movs	r3, r0
 800145a:	331b      	adds	r3, #27
 800145c:	409d      	lsls	r5, r3
 800145e:	002b      	movs	r3, r5
 8001460:	1e5d      	subs	r5, r3, #1
 8001462:	41ab      	sbcs	r3, r5
 8001464:	4319      	orrs	r1, r3
 8001466:	000d      	movs	r5, r1
 8001468:	2805      	cmp	r0, #5
 800146a:	dd01      	ble.n	8001470 <__aeabi_i2f+0x50>
 800146c:	1f43      	subs	r3, r0, #5
 800146e:	409d      	lsls	r5, r3
 8001470:	002b      	movs	r3, r5
 8001472:	490f      	ldr	r1, [pc, #60]	; (80014b0 <__aeabi_i2f+0x90>)
 8001474:	400b      	ands	r3, r1
 8001476:	076e      	lsls	r6, r5, #29
 8001478:	d009      	beq.n	800148e <__aeabi_i2f+0x6e>
 800147a:	260f      	movs	r6, #15
 800147c:	4035      	ands	r5, r6
 800147e:	2d04      	cmp	r5, #4
 8001480:	d005      	beq.n	800148e <__aeabi_i2f+0x6e>
 8001482:	3304      	adds	r3, #4
 8001484:	015d      	lsls	r5, r3, #5
 8001486:	d502      	bpl.n	800148e <__aeabi_i2f+0x6e>
 8001488:	229f      	movs	r2, #159	; 0x9f
 800148a:	400b      	ands	r3, r1
 800148c:	1a12      	subs	r2, r2, r0
 800148e:	019b      	lsls	r3, r3, #6
 8001490:	0a58      	lsrs	r0, r3, #9
 8001492:	b2d2      	uxtb	r2, r2
 8001494:	0240      	lsls	r0, r0, #9
 8001496:	05d2      	lsls	r2, r2, #23
 8001498:	0a40      	lsrs	r0, r0, #9
 800149a:	07e4      	lsls	r4, r4, #31
 800149c:	4310      	orrs	r0, r2
 800149e:	4320      	orrs	r0, r4
 80014a0:	bd70      	pop	{r4, r5, r6, pc}
 80014a2:	2400      	movs	r4, #0
 80014a4:	2200      	movs	r2, #0
 80014a6:	2000      	movs	r0, #0
 80014a8:	e7f4      	b.n	8001494 <__aeabi_i2f+0x74>
 80014aa:	0268      	lsls	r0, r5, #9
 80014ac:	0a40      	lsrs	r0, r0, #9
 80014ae:	e7f1      	b.n	8001494 <__aeabi_i2f+0x74>
 80014b0:	fbffffff 	.word	0xfbffffff

080014b4 <__aeabi_ui2f>:
 80014b4:	b570      	push	{r4, r5, r6, lr}
 80014b6:	1e04      	subs	r4, r0, #0
 80014b8:	d034      	beq.n	8001524 <__aeabi_ui2f+0x70>
 80014ba:	f001 fe7d 	bl	80031b8 <__clzsi2>
 80014be:	229e      	movs	r2, #158	; 0x9e
 80014c0:	1a12      	subs	r2, r2, r0
 80014c2:	2a96      	cmp	r2, #150	; 0x96
 80014c4:	dc07      	bgt.n	80014d6 <__aeabi_ui2f+0x22>
 80014c6:	b2d2      	uxtb	r2, r2
 80014c8:	2808      	cmp	r0, #8
 80014ca:	dd2e      	ble.n	800152a <__aeabi_ui2f+0x76>
 80014cc:	3808      	subs	r0, #8
 80014ce:	4084      	lsls	r4, r0
 80014d0:	0260      	lsls	r0, r4, #9
 80014d2:	0a40      	lsrs	r0, r0, #9
 80014d4:	e021      	b.n	800151a <__aeabi_ui2f+0x66>
 80014d6:	2a99      	cmp	r2, #153	; 0x99
 80014d8:	dd09      	ble.n	80014ee <__aeabi_ui2f+0x3a>
 80014da:	0003      	movs	r3, r0
 80014dc:	0021      	movs	r1, r4
 80014de:	331b      	adds	r3, #27
 80014e0:	4099      	lsls	r1, r3
 80014e2:	1e4b      	subs	r3, r1, #1
 80014e4:	4199      	sbcs	r1, r3
 80014e6:	2305      	movs	r3, #5
 80014e8:	1a1b      	subs	r3, r3, r0
 80014ea:	40dc      	lsrs	r4, r3
 80014ec:	430c      	orrs	r4, r1
 80014ee:	2805      	cmp	r0, #5
 80014f0:	dd01      	ble.n	80014f6 <__aeabi_ui2f+0x42>
 80014f2:	1f43      	subs	r3, r0, #5
 80014f4:	409c      	lsls	r4, r3
 80014f6:	0023      	movs	r3, r4
 80014f8:	490d      	ldr	r1, [pc, #52]	; (8001530 <__aeabi_ui2f+0x7c>)
 80014fa:	400b      	ands	r3, r1
 80014fc:	0765      	lsls	r5, r4, #29
 80014fe:	d009      	beq.n	8001514 <__aeabi_ui2f+0x60>
 8001500:	250f      	movs	r5, #15
 8001502:	402c      	ands	r4, r5
 8001504:	2c04      	cmp	r4, #4
 8001506:	d005      	beq.n	8001514 <__aeabi_ui2f+0x60>
 8001508:	3304      	adds	r3, #4
 800150a:	015c      	lsls	r4, r3, #5
 800150c:	d502      	bpl.n	8001514 <__aeabi_ui2f+0x60>
 800150e:	229f      	movs	r2, #159	; 0x9f
 8001510:	400b      	ands	r3, r1
 8001512:	1a12      	subs	r2, r2, r0
 8001514:	019b      	lsls	r3, r3, #6
 8001516:	0a58      	lsrs	r0, r3, #9
 8001518:	b2d2      	uxtb	r2, r2
 800151a:	0240      	lsls	r0, r0, #9
 800151c:	05d2      	lsls	r2, r2, #23
 800151e:	0a40      	lsrs	r0, r0, #9
 8001520:	4310      	orrs	r0, r2
 8001522:	bd70      	pop	{r4, r5, r6, pc}
 8001524:	2200      	movs	r2, #0
 8001526:	2000      	movs	r0, #0
 8001528:	e7f7      	b.n	800151a <__aeabi_ui2f+0x66>
 800152a:	0260      	lsls	r0, r4, #9
 800152c:	0a40      	lsrs	r0, r0, #9
 800152e:	e7f4      	b.n	800151a <__aeabi_ui2f+0x66>
 8001530:	fbffffff 	.word	0xfbffffff

08001534 <__aeabi_dadd>:
 8001534:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001536:	464f      	mov	r7, r9
 8001538:	4646      	mov	r6, r8
 800153a:	46d6      	mov	lr, sl
 800153c:	000c      	movs	r4, r1
 800153e:	0309      	lsls	r1, r1, #12
 8001540:	b5c0      	push	{r6, r7, lr}
 8001542:	0a49      	lsrs	r1, r1, #9
 8001544:	0f47      	lsrs	r7, r0, #29
 8001546:	005e      	lsls	r6, r3, #1
 8001548:	4339      	orrs	r1, r7
 800154a:	031f      	lsls	r7, r3, #12
 800154c:	0fdb      	lsrs	r3, r3, #31
 800154e:	469c      	mov	ip, r3
 8001550:	0065      	lsls	r5, r4, #1
 8001552:	0a7b      	lsrs	r3, r7, #9
 8001554:	0f57      	lsrs	r7, r2, #29
 8001556:	431f      	orrs	r7, r3
 8001558:	0d6d      	lsrs	r5, r5, #21
 800155a:	0fe4      	lsrs	r4, r4, #31
 800155c:	0d76      	lsrs	r6, r6, #21
 800155e:	46a1      	mov	r9, r4
 8001560:	00c0      	lsls	r0, r0, #3
 8001562:	46b8      	mov	r8, r7
 8001564:	00d2      	lsls	r2, r2, #3
 8001566:	1bab      	subs	r3, r5, r6
 8001568:	4564      	cmp	r4, ip
 800156a:	d07b      	beq.n	8001664 <__aeabi_dadd+0x130>
 800156c:	2b00      	cmp	r3, #0
 800156e:	dd5f      	ble.n	8001630 <__aeabi_dadd+0xfc>
 8001570:	2e00      	cmp	r6, #0
 8001572:	d000      	beq.n	8001576 <__aeabi_dadd+0x42>
 8001574:	e0a4      	b.n	80016c0 <__aeabi_dadd+0x18c>
 8001576:	003e      	movs	r6, r7
 8001578:	4316      	orrs	r6, r2
 800157a:	d100      	bne.n	800157e <__aeabi_dadd+0x4a>
 800157c:	e112      	b.n	80017a4 <__aeabi_dadd+0x270>
 800157e:	1e5e      	subs	r6, r3, #1
 8001580:	2e00      	cmp	r6, #0
 8001582:	d000      	beq.n	8001586 <__aeabi_dadd+0x52>
 8001584:	e19e      	b.n	80018c4 <__aeabi_dadd+0x390>
 8001586:	1a87      	subs	r7, r0, r2
 8001588:	4643      	mov	r3, r8
 800158a:	42b8      	cmp	r0, r7
 800158c:	4180      	sbcs	r0, r0
 800158e:	2501      	movs	r5, #1
 8001590:	1ac9      	subs	r1, r1, r3
 8001592:	4240      	negs	r0, r0
 8001594:	1a09      	subs	r1, r1, r0
 8001596:	020b      	lsls	r3, r1, #8
 8001598:	d400      	bmi.n	800159c <__aeabi_dadd+0x68>
 800159a:	e131      	b.n	8001800 <__aeabi_dadd+0x2cc>
 800159c:	0249      	lsls	r1, r1, #9
 800159e:	0a4e      	lsrs	r6, r1, #9
 80015a0:	2e00      	cmp	r6, #0
 80015a2:	d100      	bne.n	80015a6 <__aeabi_dadd+0x72>
 80015a4:	e16e      	b.n	8001884 <__aeabi_dadd+0x350>
 80015a6:	0030      	movs	r0, r6
 80015a8:	f001 fe06 	bl	80031b8 <__clzsi2>
 80015ac:	0003      	movs	r3, r0
 80015ae:	3b08      	subs	r3, #8
 80015b0:	2b1f      	cmp	r3, #31
 80015b2:	dd00      	ble.n	80015b6 <__aeabi_dadd+0x82>
 80015b4:	e161      	b.n	800187a <__aeabi_dadd+0x346>
 80015b6:	2220      	movs	r2, #32
 80015b8:	0039      	movs	r1, r7
 80015ba:	1ad2      	subs	r2, r2, r3
 80015bc:	409e      	lsls	r6, r3
 80015be:	40d1      	lsrs	r1, r2
 80015c0:	409f      	lsls	r7, r3
 80015c2:	430e      	orrs	r6, r1
 80015c4:	429d      	cmp	r5, r3
 80015c6:	dd00      	ble.n	80015ca <__aeabi_dadd+0x96>
 80015c8:	e151      	b.n	800186e <__aeabi_dadd+0x33a>
 80015ca:	1b5d      	subs	r5, r3, r5
 80015cc:	1c6b      	adds	r3, r5, #1
 80015ce:	2b1f      	cmp	r3, #31
 80015d0:	dd00      	ble.n	80015d4 <__aeabi_dadd+0xa0>
 80015d2:	e17c      	b.n	80018ce <__aeabi_dadd+0x39a>
 80015d4:	2120      	movs	r1, #32
 80015d6:	1ac9      	subs	r1, r1, r3
 80015d8:	003d      	movs	r5, r7
 80015da:	0030      	movs	r0, r6
 80015dc:	408f      	lsls	r7, r1
 80015de:	4088      	lsls	r0, r1
 80015e0:	40dd      	lsrs	r5, r3
 80015e2:	1e79      	subs	r1, r7, #1
 80015e4:	418f      	sbcs	r7, r1
 80015e6:	0031      	movs	r1, r6
 80015e8:	2207      	movs	r2, #7
 80015ea:	4328      	orrs	r0, r5
 80015ec:	40d9      	lsrs	r1, r3
 80015ee:	2500      	movs	r5, #0
 80015f0:	4307      	orrs	r7, r0
 80015f2:	403a      	ands	r2, r7
 80015f4:	2a00      	cmp	r2, #0
 80015f6:	d009      	beq.n	800160c <__aeabi_dadd+0xd8>
 80015f8:	230f      	movs	r3, #15
 80015fa:	403b      	ands	r3, r7
 80015fc:	2b04      	cmp	r3, #4
 80015fe:	d005      	beq.n	800160c <__aeabi_dadd+0xd8>
 8001600:	1d3b      	adds	r3, r7, #4
 8001602:	42bb      	cmp	r3, r7
 8001604:	41bf      	sbcs	r7, r7
 8001606:	427f      	negs	r7, r7
 8001608:	19c9      	adds	r1, r1, r7
 800160a:	001f      	movs	r7, r3
 800160c:	020b      	lsls	r3, r1, #8
 800160e:	d400      	bmi.n	8001612 <__aeabi_dadd+0xde>
 8001610:	e226      	b.n	8001a60 <__aeabi_dadd+0x52c>
 8001612:	1c6a      	adds	r2, r5, #1
 8001614:	4bc6      	ldr	r3, [pc, #792]	; (8001930 <__aeabi_dadd+0x3fc>)
 8001616:	0555      	lsls	r5, r2, #21
 8001618:	0d6d      	lsrs	r5, r5, #21
 800161a:	429a      	cmp	r2, r3
 800161c:	d100      	bne.n	8001620 <__aeabi_dadd+0xec>
 800161e:	e106      	b.n	800182e <__aeabi_dadd+0x2fa>
 8001620:	4ac4      	ldr	r2, [pc, #784]	; (8001934 <__aeabi_dadd+0x400>)
 8001622:	08ff      	lsrs	r7, r7, #3
 8001624:	400a      	ands	r2, r1
 8001626:	0753      	lsls	r3, r2, #29
 8001628:	0252      	lsls	r2, r2, #9
 800162a:	433b      	orrs	r3, r7
 800162c:	0b12      	lsrs	r2, r2, #12
 800162e:	e08e      	b.n	800174e <__aeabi_dadd+0x21a>
 8001630:	2b00      	cmp	r3, #0
 8001632:	d000      	beq.n	8001636 <__aeabi_dadd+0x102>
 8001634:	e0b8      	b.n	80017a8 <__aeabi_dadd+0x274>
 8001636:	1c6b      	adds	r3, r5, #1
 8001638:	055b      	lsls	r3, r3, #21
 800163a:	0d5b      	lsrs	r3, r3, #21
 800163c:	2b01      	cmp	r3, #1
 800163e:	dc00      	bgt.n	8001642 <__aeabi_dadd+0x10e>
 8001640:	e130      	b.n	80018a4 <__aeabi_dadd+0x370>
 8001642:	1a87      	subs	r7, r0, r2
 8001644:	4643      	mov	r3, r8
 8001646:	42b8      	cmp	r0, r7
 8001648:	41b6      	sbcs	r6, r6
 800164a:	1acb      	subs	r3, r1, r3
 800164c:	4276      	negs	r6, r6
 800164e:	1b9e      	subs	r6, r3, r6
 8001650:	0233      	lsls	r3, r6, #8
 8001652:	d500      	bpl.n	8001656 <__aeabi_dadd+0x122>
 8001654:	e14c      	b.n	80018f0 <__aeabi_dadd+0x3bc>
 8001656:	003b      	movs	r3, r7
 8001658:	4333      	orrs	r3, r6
 800165a:	d1a1      	bne.n	80015a0 <__aeabi_dadd+0x6c>
 800165c:	2200      	movs	r2, #0
 800165e:	2400      	movs	r4, #0
 8001660:	2500      	movs	r5, #0
 8001662:	e070      	b.n	8001746 <__aeabi_dadd+0x212>
 8001664:	2b00      	cmp	r3, #0
 8001666:	dc00      	bgt.n	800166a <__aeabi_dadd+0x136>
 8001668:	e0e5      	b.n	8001836 <__aeabi_dadd+0x302>
 800166a:	2e00      	cmp	r6, #0
 800166c:	d100      	bne.n	8001670 <__aeabi_dadd+0x13c>
 800166e:	e083      	b.n	8001778 <__aeabi_dadd+0x244>
 8001670:	4eaf      	ldr	r6, [pc, #700]	; (8001930 <__aeabi_dadd+0x3fc>)
 8001672:	42b5      	cmp	r5, r6
 8001674:	d060      	beq.n	8001738 <__aeabi_dadd+0x204>
 8001676:	2680      	movs	r6, #128	; 0x80
 8001678:	0436      	lsls	r6, r6, #16
 800167a:	4337      	orrs	r7, r6
 800167c:	46b8      	mov	r8, r7
 800167e:	2b38      	cmp	r3, #56	; 0x38
 8001680:	dc00      	bgt.n	8001684 <__aeabi_dadd+0x150>
 8001682:	e13e      	b.n	8001902 <__aeabi_dadd+0x3ce>
 8001684:	4643      	mov	r3, r8
 8001686:	4313      	orrs	r3, r2
 8001688:	001f      	movs	r7, r3
 800168a:	1e7a      	subs	r2, r7, #1
 800168c:	4197      	sbcs	r7, r2
 800168e:	183f      	adds	r7, r7, r0
 8001690:	4287      	cmp	r7, r0
 8001692:	4180      	sbcs	r0, r0
 8001694:	4240      	negs	r0, r0
 8001696:	1809      	adds	r1, r1, r0
 8001698:	020b      	lsls	r3, r1, #8
 800169a:	d400      	bmi.n	800169e <__aeabi_dadd+0x16a>
 800169c:	e0b0      	b.n	8001800 <__aeabi_dadd+0x2cc>
 800169e:	4ba4      	ldr	r3, [pc, #656]	; (8001930 <__aeabi_dadd+0x3fc>)
 80016a0:	3501      	adds	r5, #1
 80016a2:	429d      	cmp	r5, r3
 80016a4:	d100      	bne.n	80016a8 <__aeabi_dadd+0x174>
 80016a6:	e0c3      	b.n	8001830 <__aeabi_dadd+0x2fc>
 80016a8:	4aa2      	ldr	r2, [pc, #648]	; (8001934 <__aeabi_dadd+0x400>)
 80016aa:	087b      	lsrs	r3, r7, #1
 80016ac:	400a      	ands	r2, r1
 80016ae:	2101      	movs	r1, #1
 80016b0:	400f      	ands	r7, r1
 80016b2:	431f      	orrs	r7, r3
 80016b4:	0851      	lsrs	r1, r2, #1
 80016b6:	07d3      	lsls	r3, r2, #31
 80016b8:	2207      	movs	r2, #7
 80016ba:	431f      	orrs	r7, r3
 80016bc:	403a      	ands	r2, r7
 80016be:	e799      	b.n	80015f4 <__aeabi_dadd+0xc0>
 80016c0:	4e9b      	ldr	r6, [pc, #620]	; (8001930 <__aeabi_dadd+0x3fc>)
 80016c2:	42b5      	cmp	r5, r6
 80016c4:	d038      	beq.n	8001738 <__aeabi_dadd+0x204>
 80016c6:	2680      	movs	r6, #128	; 0x80
 80016c8:	0436      	lsls	r6, r6, #16
 80016ca:	4337      	orrs	r7, r6
 80016cc:	46b8      	mov	r8, r7
 80016ce:	2b38      	cmp	r3, #56	; 0x38
 80016d0:	dd00      	ble.n	80016d4 <__aeabi_dadd+0x1a0>
 80016d2:	e0dc      	b.n	800188e <__aeabi_dadd+0x35a>
 80016d4:	2b1f      	cmp	r3, #31
 80016d6:	dc00      	bgt.n	80016da <__aeabi_dadd+0x1a6>
 80016d8:	e130      	b.n	800193c <__aeabi_dadd+0x408>
 80016da:	001e      	movs	r6, r3
 80016dc:	4647      	mov	r7, r8
 80016de:	3e20      	subs	r6, #32
 80016e0:	40f7      	lsrs	r7, r6
 80016e2:	46bc      	mov	ip, r7
 80016e4:	2b20      	cmp	r3, #32
 80016e6:	d004      	beq.n	80016f2 <__aeabi_dadd+0x1be>
 80016e8:	2640      	movs	r6, #64	; 0x40
 80016ea:	1af3      	subs	r3, r6, r3
 80016ec:	4646      	mov	r6, r8
 80016ee:	409e      	lsls	r6, r3
 80016f0:	4332      	orrs	r2, r6
 80016f2:	0017      	movs	r7, r2
 80016f4:	4663      	mov	r3, ip
 80016f6:	1e7a      	subs	r2, r7, #1
 80016f8:	4197      	sbcs	r7, r2
 80016fa:	431f      	orrs	r7, r3
 80016fc:	e0cc      	b.n	8001898 <__aeabi_dadd+0x364>
 80016fe:	2b00      	cmp	r3, #0
 8001700:	d100      	bne.n	8001704 <__aeabi_dadd+0x1d0>
 8001702:	e204      	b.n	8001b0e <__aeabi_dadd+0x5da>
 8001704:	4643      	mov	r3, r8
 8001706:	4313      	orrs	r3, r2
 8001708:	d100      	bne.n	800170c <__aeabi_dadd+0x1d8>
 800170a:	e159      	b.n	80019c0 <__aeabi_dadd+0x48c>
 800170c:	074b      	lsls	r3, r1, #29
 800170e:	08c0      	lsrs	r0, r0, #3
 8001710:	4318      	orrs	r0, r3
 8001712:	2380      	movs	r3, #128	; 0x80
 8001714:	08c9      	lsrs	r1, r1, #3
 8001716:	031b      	lsls	r3, r3, #12
 8001718:	4219      	tst	r1, r3
 800171a:	d008      	beq.n	800172e <__aeabi_dadd+0x1fa>
 800171c:	4645      	mov	r5, r8
 800171e:	08ed      	lsrs	r5, r5, #3
 8001720:	421d      	tst	r5, r3
 8001722:	d104      	bne.n	800172e <__aeabi_dadd+0x1fa>
 8001724:	4643      	mov	r3, r8
 8001726:	08d0      	lsrs	r0, r2, #3
 8001728:	0759      	lsls	r1, r3, #29
 800172a:	4308      	orrs	r0, r1
 800172c:	0029      	movs	r1, r5
 800172e:	0f42      	lsrs	r2, r0, #29
 8001730:	00c9      	lsls	r1, r1, #3
 8001732:	4d7f      	ldr	r5, [pc, #508]	; (8001930 <__aeabi_dadd+0x3fc>)
 8001734:	4311      	orrs	r1, r2
 8001736:	00c0      	lsls	r0, r0, #3
 8001738:	074b      	lsls	r3, r1, #29
 800173a:	08ca      	lsrs	r2, r1, #3
 800173c:	497c      	ldr	r1, [pc, #496]	; (8001930 <__aeabi_dadd+0x3fc>)
 800173e:	08c0      	lsrs	r0, r0, #3
 8001740:	4303      	orrs	r3, r0
 8001742:	428d      	cmp	r5, r1
 8001744:	d068      	beq.n	8001818 <__aeabi_dadd+0x2e4>
 8001746:	0312      	lsls	r2, r2, #12
 8001748:	056d      	lsls	r5, r5, #21
 800174a:	0b12      	lsrs	r2, r2, #12
 800174c:	0d6d      	lsrs	r5, r5, #21
 800174e:	2100      	movs	r1, #0
 8001750:	0312      	lsls	r2, r2, #12
 8001752:	0018      	movs	r0, r3
 8001754:	0b13      	lsrs	r3, r2, #12
 8001756:	0d0a      	lsrs	r2, r1, #20
 8001758:	0512      	lsls	r2, r2, #20
 800175a:	431a      	orrs	r2, r3
 800175c:	4b76      	ldr	r3, [pc, #472]	; (8001938 <__aeabi_dadd+0x404>)
 800175e:	052d      	lsls	r5, r5, #20
 8001760:	4013      	ands	r3, r2
 8001762:	432b      	orrs	r3, r5
 8001764:	005b      	lsls	r3, r3, #1
 8001766:	07e4      	lsls	r4, r4, #31
 8001768:	085b      	lsrs	r3, r3, #1
 800176a:	4323      	orrs	r3, r4
 800176c:	0019      	movs	r1, r3
 800176e:	bc1c      	pop	{r2, r3, r4}
 8001770:	4690      	mov	r8, r2
 8001772:	4699      	mov	r9, r3
 8001774:	46a2      	mov	sl, r4
 8001776:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001778:	003e      	movs	r6, r7
 800177a:	4316      	orrs	r6, r2
 800177c:	d012      	beq.n	80017a4 <__aeabi_dadd+0x270>
 800177e:	1e5e      	subs	r6, r3, #1
 8001780:	2e00      	cmp	r6, #0
 8001782:	d000      	beq.n	8001786 <__aeabi_dadd+0x252>
 8001784:	e100      	b.n	8001988 <__aeabi_dadd+0x454>
 8001786:	1887      	adds	r7, r0, r2
 8001788:	4287      	cmp	r7, r0
 800178a:	4180      	sbcs	r0, r0
 800178c:	4441      	add	r1, r8
 800178e:	4240      	negs	r0, r0
 8001790:	1809      	adds	r1, r1, r0
 8001792:	2501      	movs	r5, #1
 8001794:	020b      	lsls	r3, r1, #8
 8001796:	d533      	bpl.n	8001800 <__aeabi_dadd+0x2cc>
 8001798:	2502      	movs	r5, #2
 800179a:	e785      	b.n	80016a8 <__aeabi_dadd+0x174>
 800179c:	4664      	mov	r4, ip
 800179e:	0033      	movs	r3, r6
 80017a0:	4641      	mov	r1, r8
 80017a2:	0010      	movs	r0, r2
 80017a4:	001d      	movs	r5, r3
 80017a6:	e7c7      	b.n	8001738 <__aeabi_dadd+0x204>
 80017a8:	2d00      	cmp	r5, #0
 80017aa:	d000      	beq.n	80017ae <__aeabi_dadd+0x27a>
 80017ac:	e0da      	b.n	8001964 <__aeabi_dadd+0x430>
 80017ae:	000c      	movs	r4, r1
 80017b0:	4304      	orrs	r4, r0
 80017b2:	d0f3      	beq.n	800179c <__aeabi_dadd+0x268>
 80017b4:	1c5c      	adds	r4, r3, #1
 80017b6:	d100      	bne.n	80017ba <__aeabi_dadd+0x286>
 80017b8:	e19f      	b.n	8001afa <__aeabi_dadd+0x5c6>
 80017ba:	4c5d      	ldr	r4, [pc, #372]	; (8001930 <__aeabi_dadd+0x3fc>)
 80017bc:	42a6      	cmp	r6, r4
 80017be:	d100      	bne.n	80017c2 <__aeabi_dadd+0x28e>
 80017c0:	e12f      	b.n	8001a22 <__aeabi_dadd+0x4ee>
 80017c2:	43db      	mvns	r3, r3
 80017c4:	2b38      	cmp	r3, #56	; 0x38
 80017c6:	dd00      	ble.n	80017ca <__aeabi_dadd+0x296>
 80017c8:	e166      	b.n	8001a98 <__aeabi_dadd+0x564>
 80017ca:	2b1f      	cmp	r3, #31
 80017cc:	dd00      	ble.n	80017d0 <__aeabi_dadd+0x29c>
 80017ce:	e183      	b.n	8001ad8 <__aeabi_dadd+0x5a4>
 80017d0:	2420      	movs	r4, #32
 80017d2:	0005      	movs	r5, r0
 80017d4:	1ae4      	subs	r4, r4, r3
 80017d6:	000f      	movs	r7, r1
 80017d8:	40dd      	lsrs	r5, r3
 80017da:	40d9      	lsrs	r1, r3
 80017dc:	40a0      	lsls	r0, r4
 80017de:	4643      	mov	r3, r8
 80017e0:	40a7      	lsls	r7, r4
 80017e2:	1a5b      	subs	r3, r3, r1
 80017e4:	1e44      	subs	r4, r0, #1
 80017e6:	41a0      	sbcs	r0, r4
 80017e8:	4698      	mov	r8, r3
 80017ea:	432f      	orrs	r7, r5
 80017ec:	4338      	orrs	r0, r7
 80017ee:	1a17      	subs	r7, r2, r0
 80017f0:	42ba      	cmp	r2, r7
 80017f2:	4192      	sbcs	r2, r2
 80017f4:	4643      	mov	r3, r8
 80017f6:	4252      	negs	r2, r2
 80017f8:	1a99      	subs	r1, r3, r2
 80017fa:	4664      	mov	r4, ip
 80017fc:	0035      	movs	r5, r6
 80017fe:	e6ca      	b.n	8001596 <__aeabi_dadd+0x62>
 8001800:	2207      	movs	r2, #7
 8001802:	403a      	ands	r2, r7
 8001804:	2a00      	cmp	r2, #0
 8001806:	d000      	beq.n	800180a <__aeabi_dadd+0x2d6>
 8001808:	e6f6      	b.n	80015f8 <__aeabi_dadd+0xc4>
 800180a:	074b      	lsls	r3, r1, #29
 800180c:	08ca      	lsrs	r2, r1, #3
 800180e:	4948      	ldr	r1, [pc, #288]	; (8001930 <__aeabi_dadd+0x3fc>)
 8001810:	08ff      	lsrs	r7, r7, #3
 8001812:	433b      	orrs	r3, r7
 8001814:	428d      	cmp	r5, r1
 8001816:	d196      	bne.n	8001746 <__aeabi_dadd+0x212>
 8001818:	0019      	movs	r1, r3
 800181a:	4311      	orrs	r1, r2
 800181c:	d100      	bne.n	8001820 <__aeabi_dadd+0x2ec>
 800181e:	e19e      	b.n	8001b5e <__aeabi_dadd+0x62a>
 8001820:	2180      	movs	r1, #128	; 0x80
 8001822:	0309      	lsls	r1, r1, #12
 8001824:	430a      	orrs	r2, r1
 8001826:	0312      	lsls	r2, r2, #12
 8001828:	0b12      	lsrs	r2, r2, #12
 800182a:	4d41      	ldr	r5, [pc, #260]	; (8001930 <__aeabi_dadd+0x3fc>)
 800182c:	e78f      	b.n	800174e <__aeabi_dadd+0x21a>
 800182e:	0015      	movs	r5, r2
 8001830:	2200      	movs	r2, #0
 8001832:	2300      	movs	r3, #0
 8001834:	e78b      	b.n	800174e <__aeabi_dadd+0x21a>
 8001836:	2b00      	cmp	r3, #0
 8001838:	d000      	beq.n	800183c <__aeabi_dadd+0x308>
 800183a:	e0c7      	b.n	80019cc <__aeabi_dadd+0x498>
 800183c:	1c6b      	adds	r3, r5, #1
 800183e:	055f      	lsls	r7, r3, #21
 8001840:	0d7f      	lsrs	r7, r7, #21
 8001842:	2f01      	cmp	r7, #1
 8001844:	dc00      	bgt.n	8001848 <__aeabi_dadd+0x314>
 8001846:	e0f1      	b.n	8001a2c <__aeabi_dadd+0x4f8>
 8001848:	4d39      	ldr	r5, [pc, #228]	; (8001930 <__aeabi_dadd+0x3fc>)
 800184a:	42ab      	cmp	r3, r5
 800184c:	d100      	bne.n	8001850 <__aeabi_dadd+0x31c>
 800184e:	e0b9      	b.n	80019c4 <__aeabi_dadd+0x490>
 8001850:	1885      	adds	r5, r0, r2
 8001852:	000a      	movs	r2, r1
 8001854:	4285      	cmp	r5, r0
 8001856:	4189      	sbcs	r1, r1
 8001858:	4442      	add	r2, r8
 800185a:	4249      	negs	r1, r1
 800185c:	1851      	adds	r1, r2, r1
 800185e:	2207      	movs	r2, #7
 8001860:	07cf      	lsls	r7, r1, #31
 8001862:	086d      	lsrs	r5, r5, #1
 8001864:	432f      	orrs	r7, r5
 8001866:	0849      	lsrs	r1, r1, #1
 8001868:	403a      	ands	r2, r7
 800186a:	001d      	movs	r5, r3
 800186c:	e6c2      	b.n	80015f4 <__aeabi_dadd+0xc0>
 800186e:	2207      	movs	r2, #7
 8001870:	4930      	ldr	r1, [pc, #192]	; (8001934 <__aeabi_dadd+0x400>)
 8001872:	1aed      	subs	r5, r5, r3
 8001874:	4031      	ands	r1, r6
 8001876:	403a      	ands	r2, r7
 8001878:	e6bc      	b.n	80015f4 <__aeabi_dadd+0xc0>
 800187a:	003e      	movs	r6, r7
 800187c:	3828      	subs	r0, #40	; 0x28
 800187e:	4086      	lsls	r6, r0
 8001880:	2700      	movs	r7, #0
 8001882:	e69f      	b.n	80015c4 <__aeabi_dadd+0x90>
 8001884:	0038      	movs	r0, r7
 8001886:	f001 fc97 	bl	80031b8 <__clzsi2>
 800188a:	3020      	adds	r0, #32
 800188c:	e68e      	b.n	80015ac <__aeabi_dadd+0x78>
 800188e:	4643      	mov	r3, r8
 8001890:	4313      	orrs	r3, r2
 8001892:	001f      	movs	r7, r3
 8001894:	1e7a      	subs	r2, r7, #1
 8001896:	4197      	sbcs	r7, r2
 8001898:	1bc7      	subs	r7, r0, r7
 800189a:	42b8      	cmp	r0, r7
 800189c:	4180      	sbcs	r0, r0
 800189e:	4240      	negs	r0, r0
 80018a0:	1a09      	subs	r1, r1, r0
 80018a2:	e678      	b.n	8001596 <__aeabi_dadd+0x62>
 80018a4:	000e      	movs	r6, r1
 80018a6:	003b      	movs	r3, r7
 80018a8:	4306      	orrs	r6, r0
 80018aa:	4313      	orrs	r3, r2
 80018ac:	2d00      	cmp	r5, #0
 80018ae:	d161      	bne.n	8001974 <__aeabi_dadd+0x440>
 80018b0:	2e00      	cmp	r6, #0
 80018b2:	d000      	beq.n	80018b6 <__aeabi_dadd+0x382>
 80018b4:	e0f4      	b.n	8001aa0 <__aeabi_dadd+0x56c>
 80018b6:	2b00      	cmp	r3, #0
 80018b8:	d100      	bne.n	80018bc <__aeabi_dadd+0x388>
 80018ba:	e11b      	b.n	8001af4 <__aeabi_dadd+0x5c0>
 80018bc:	4664      	mov	r4, ip
 80018be:	0039      	movs	r1, r7
 80018c0:	0010      	movs	r0, r2
 80018c2:	e739      	b.n	8001738 <__aeabi_dadd+0x204>
 80018c4:	4f1a      	ldr	r7, [pc, #104]	; (8001930 <__aeabi_dadd+0x3fc>)
 80018c6:	42bb      	cmp	r3, r7
 80018c8:	d07a      	beq.n	80019c0 <__aeabi_dadd+0x48c>
 80018ca:	0033      	movs	r3, r6
 80018cc:	e6ff      	b.n	80016ce <__aeabi_dadd+0x19a>
 80018ce:	0030      	movs	r0, r6
 80018d0:	3d1f      	subs	r5, #31
 80018d2:	40e8      	lsrs	r0, r5
 80018d4:	2b20      	cmp	r3, #32
 80018d6:	d003      	beq.n	80018e0 <__aeabi_dadd+0x3ac>
 80018d8:	2140      	movs	r1, #64	; 0x40
 80018da:	1acb      	subs	r3, r1, r3
 80018dc:	409e      	lsls	r6, r3
 80018de:	4337      	orrs	r7, r6
 80018e0:	1e7b      	subs	r3, r7, #1
 80018e2:	419f      	sbcs	r7, r3
 80018e4:	2207      	movs	r2, #7
 80018e6:	4307      	orrs	r7, r0
 80018e8:	403a      	ands	r2, r7
 80018ea:	2100      	movs	r1, #0
 80018ec:	2500      	movs	r5, #0
 80018ee:	e789      	b.n	8001804 <__aeabi_dadd+0x2d0>
 80018f0:	1a17      	subs	r7, r2, r0
 80018f2:	4643      	mov	r3, r8
 80018f4:	42ba      	cmp	r2, r7
 80018f6:	41b6      	sbcs	r6, r6
 80018f8:	1a59      	subs	r1, r3, r1
 80018fa:	4276      	negs	r6, r6
 80018fc:	1b8e      	subs	r6, r1, r6
 80018fe:	4664      	mov	r4, ip
 8001900:	e64e      	b.n	80015a0 <__aeabi_dadd+0x6c>
 8001902:	2b1f      	cmp	r3, #31
 8001904:	dd00      	ble.n	8001908 <__aeabi_dadd+0x3d4>
 8001906:	e0ad      	b.n	8001a64 <__aeabi_dadd+0x530>
 8001908:	2620      	movs	r6, #32
 800190a:	4647      	mov	r7, r8
 800190c:	1af6      	subs	r6, r6, r3
 800190e:	40b7      	lsls	r7, r6
 8001910:	46b9      	mov	r9, r7
 8001912:	0017      	movs	r7, r2
 8001914:	46b2      	mov	sl, r6
 8001916:	40df      	lsrs	r7, r3
 8001918:	464e      	mov	r6, r9
 800191a:	433e      	orrs	r6, r7
 800191c:	0037      	movs	r7, r6
 800191e:	4656      	mov	r6, sl
 8001920:	40b2      	lsls	r2, r6
 8001922:	1e56      	subs	r6, r2, #1
 8001924:	41b2      	sbcs	r2, r6
 8001926:	4317      	orrs	r7, r2
 8001928:	4642      	mov	r2, r8
 800192a:	40da      	lsrs	r2, r3
 800192c:	1889      	adds	r1, r1, r2
 800192e:	e6ae      	b.n	800168e <__aeabi_dadd+0x15a>
 8001930:	000007ff 	.word	0x000007ff
 8001934:	ff7fffff 	.word	0xff7fffff
 8001938:	800fffff 	.word	0x800fffff
 800193c:	2620      	movs	r6, #32
 800193e:	4647      	mov	r7, r8
 8001940:	1af6      	subs	r6, r6, r3
 8001942:	40b7      	lsls	r7, r6
 8001944:	46b9      	mov	r9, r7
 8001946:	0017      	movs	r7, r2
 8001948:	46b2      	mov	sl, r6
 800194a:	40df      	lsrs	r7, r3
 800194c:	464e      	mov	r6, r9
 800194e:	433e      	orrs	r6, r7
 8001950:	0037      	movs	r7, r6
 8001952:	4656      	mov	r6, sl
 8001954:	40b2      	lsls	r2, r6
 8001956:	1e56      	subs	r6, r2, #1
 8001958:	41b2      	sbcs	r2, r6
 800195a:	4317      	orrs	r7, r2
 800195c:	4642      	mov	r2, r8
 800195e:	40da      	lsrs	r2, r3
 8001960:	1a89      	subs	r1, r1, r2
 8001962:	e799      	b.n	8001898 <__aeabi_dadd+0x364>
 8001964:	4c7f      	ldr	r4, [pc, #508]	; (8001b64 <__aeabi_dadd+0x630>)
 8001966:	42a6      	cmp	r6, r4
 8001968:	d05b      	beq.n	8001a22 <__aeabi_dadd+0x4ee>
 800196a:	2480      	movs	r4, #128	; 0x80
 800196c:	0424      	lsls	r4, r4, #16
 800196e:	425b      	negs	r3, r3
 8001970:	4321      	orrs	r1, r4
 8001972:	e727      	b.n	80017c4 <__aeabi_dadd+0x290>
 8001974:	2e00      	cmp	r6, #0
 8001976:	d10c      	bne.n	8001992 <__aeabi_dadd+0x45e>
 8001978:	2b00      	cmp	r3, #0
 800197a:	d100      	bne.n	800197e <__aeabi_dadd+0x44a>
 800197c:	e0cb      	b.n	8001b16 <__aeabi_dadd+0x5e2>
 800197e:	4664      	mov	r4, ip
 8001980:	0039      	movs	r1, r7
 8001982:	0010      	movs	r0, r2
 8001984:	4d77      	ldr	r5, [pc, #476]	; (8001b64 <__aeabi_dadd+0x630>)
 8001986:	e6d7      	b.n	8001738 <__aeabi_dadd+0x204>
 8001988:	4f76      	ldr	r7, [pc, #472]	; (8001b64 <__aeabi_dadd+0x630>)
 800198a:	42bb      	cmp	r3, r7
 800198c:	d018      	beq.n	80019c0 <__aeabi_dadd+0x48c>
 800198e:	0033      	movs	r3, r6
 8001990:	e675      	b.n	800167e <__aeabi_dadd+0x14a>
 8001992:	2b00      	cmp	r3, #0
 8001994:	d014      	beq.n	80019c0 <__aeabi_dadd+0x48c>
 8001996:	074b      	lsls	r3, r1, #29
 8001998:	08c0      	lsrs	r0, r0, #3
 800199a:	4318      	orrs	r0, r3
 800199c:	2380      	movs	r3, #128	; 0x80
 800199e:	08c9      	lsrs	r1, r1, #3
 80019a0:	031b      	lsls	r3, r3, #12
 80019a2:	4219      	tst	r1, r3
 80019a4:	d007      	beq.n	80019b6 <__aeabi_dadd+0x482>
 80019a6:	08fc      	lsrs	r4, r7, #3
 80019a8:	421c      	tst	r4, r3
 80019aa:	d104      	bne.n	80019b6 <__aeabi_dadd+0x482>
 80019ac:	0779      	lsls	r1, r7, #29
 80019ae:	08d0      	lsrs	r0, r2, #3
 80019b0:	4308      	orrs	r0, r1
 80019b2:	46e1      	mov	r9, ip
 80019b4:	0021      	movs	r1, r4
 80019b6:	464c      	mov	r4, r9
 80019b8:	0f42      	lsrs	r2, r0, #29
 80019ba:	00c9      	lsls	r1, r1, #3
 80019bc:	4311      	orrs	r1, r2
 80019be:	00c0      	lsls	r0, r0, #3
 80019c0:	4d68      	ldr	r5, [pc, #416]	; (8001b64 <__aeabi_dadd+0x630>)
 80019c2:	e6b9      	b.n	8001738 <__aeabi_dadd+0x204>
 80019c4:	001d      	movs	r5, r3
 80019c6:	2200      	movs	r2, #0
 80019c8:	2300      	movs	r3, #0
 80019ca:	e6c0      	b.n	800174e <__aeabi_dadd+0x21a>
 80019cc:	2d00      	cmp	r5, #0
 80019ce:	d15b      	bne.n	8001a88 <__aeabi_dadd+0x554>
 80019d0:	000d      	movs	r5, r1
 80019d2:	4305      	orrs	r5, r0
 80019d4:	d100      	bne.n	80019d8 <__aeabi_dadd+0x4a4>
 80019d6:	e6e2      	b.n	800179e <__aeabi_dadd+0x26a>
 80019d8:	1c5d      	adds	r5, r3, #1
 80019da:	d100      	bne.n	80019de <__aeabi_dadd+0x4aa>
 80019dc:	e0b0      	b.n	8001b40 <__aeabi_dadd+0x60c>
 80019de:	4d61      	ldr	r5, [pc, #388]	; (8001b64 <__aeabi_dadd+0x630>)
 80019e0:	42ae      	cmp	r6, r5
 80019e2:	d01f      	beq.n	8001a24 <__aeabi_dadd+0x4f0>
 80019e4:	43db      	mvns	r3, r3
 80019e6:	2b38      	cmp	r3, #56	; 0x38
 80019e8:	dc71      	bgt.n	8001ace <__aeabi_dadd+0x59a>
 80019ea:	2b1f      	cmp	r3, #31
 80019ec:	dd00      	ble.n	80019f0 <__aeabi_dadd+0x4bc>
 80019ee:	e096      	b.n	8001b1e <__aeabi_dadd+0x5ea>
 80019f0:	2520      	movs	r5, #32
 80019f2:	000f      	movs	r7, r1
 80019f4:	1aed      	subs	r5, r5, r3
 80019f6:	40af      	lsls	r7, r5
 80019f8:	46b9      	mov	r9, r7
 80019fa:	0007      	movs	r7, r0
 80019fc:	46aa      	mov	sl, r5
 80019fe:	40df      	lsrs	r7, r3
 8001a00:	464d      	mov	r5, r9
 8001a02:	433d      	orrs	r5, r7
 8001a04:	002f      	movs	r7, r5
 8001a06:	4655      	mov	r5, sl
 8001a08:	40a8      	lsls	r0, r5
 8001a0a:	40d9      	lsrs	r1, r3
 8001a0c:	1e45      	subs	r5, r0, #1
 8001a0e:	41a8      	sbcs	r0, r5
 8001a10:	4488      	add	r8, r1
 8001a12:	4307      	orrs	r7, r0
 8001a14:	18bf      	adds	r7, r7, r2
 8001a16:	4297      	cmp	r7, r2
 8001a18:	4192      	sbcs	r2, r2
 8001a1a:	4251      	negs	r1, r2
 8001a1c:	4441      	add	r1, r8
 8001a1e:	0035      	movs	r5, r6
 8001a20:	e63a      	b.n	8001698 <__aeabi_dadd+0x164>
 8001a22:	4664      	mov	r4, ip
 8001a24:	0035      	movs	r5, r6
 8001a26:	4641      	mov	r1, r8
 8001a28:	0010      	movs	r0, r2
 8001a2a:	e685      	b.n	8001738 <__aeabi_dadd+0x204>
 8001a2c:	000b      	movs	r3, r1
 8001a2e:	4303      	orrs	r3, r0
 8001a30:	2d00      	cmp	r5, #0
 8001a32:	d000      	beq.n	8001a36 <__aeabi_dadd+0x502>
 8001a34:	e663      	b.n	80016fe <__aeabi_dadd+0x1ca>
 8001a36:	2b00      	cmp	r3, #0
 8001a38:	d0f5      	beq.n	8001a26 <__aeabi_dadd+0x4f2>
 8001a3a:	4643      	mov	r3, r8
 8001a3c:	4313      	orrs	r3, r2
 8001a3e:	d100      	bne.n	8001a42 <__aeabi_dadd+0x50e>
 8001a40:	e67a      	b.n	8001738 <__aeabi_dadd+0x204>
 8001a42:	1887      	adds	r7, r0, r2
 8001a44:	4287      	cmp	r7, r0
 8001a46:	4180      	sbcs	r0, r0
 8001a48:	2207      	movs	r2, #7
 8001a4a:	4441      	add	r1, r8
 8001a4c:	4240      	negs	r0, r0
 8001a4e:	1809      	adds	r1, r1, r0
 8001a50:	403a      	ands	r2, r7
 8001a52:	020b      	lsls	r3, r1, #8
 8001a54:	d400      	bmi.n	8001a58 <__aeabi_dadd+0x524>
 8001a56:	e6d5      	b.n	8001804 <__aeabi_dadd+0x2d0>
 8001a58:	4b43      	ldr	r3, [pc, #268]	; (8001b68 <__aeabi_dadd+0x634>)
 8001a5a:	3501      	adds	r5, #1
 8001a5c:	4019      	ands	r1, r3
 8001a5e:	e5c9      	b.n	80015f4 <__aeabi_dadd+0xc0>
 8001a60:	0038      	movs	r0, r7
 8001a62:	e669      	b.n	8001738 <__aeabi_dadd+0x204>
 8001a64:	001e      	movs	r6, r3
 8001a66:	4647      	mov	r7, r8
 8001a68:	3e20      	subs	r6, #32
 8001a6a:	40f7      	lsrs	r7, r6
 8001a6c:	46bc      	mov	ip, r7
 8001a6e:	2b20      	cmp	r3, #32
 8001a70:	d004      	beq.n	8001a7c <__aeabi_dadd+0x548>
 8001a72:	2640      	movs	r6, #64	; 0x40
 8001a74:	1af3      	subs	r3, r6, r3
 8001a76:	4646      	mov	r6, r8
 8001a78:	409e      	lsls	r6, r3
 8001a7a:	4332      	orrs	r2, r6
 8001a7c:	0017      	movs	r7, r2
 8001a7e:	4663      	mov	r3, ip
 8001a80:	1e7a      	subs	r2, r7, #1
 8001a82:	4197      	sbcs	r7, r2
 8001a84:	431f      	orrs	r7, r3
 8001a86:	e602      	b.n	800168e <__aeabi_dadd+0x15a>
 8001a88:	4d36      	ldr	r5, [pc, #216]	; (8001b64 <__aeabi_dadd+0x630>)
 8001a8a:	42ae      	cmp	r6, r5
 8001a8c:	d0ca      	beq.n	8001a24 <__aeabi_dadd+0x4f0>
 8001a8e:	2580      	movs	r5, #128	; 0x80
 8001a90:	042d      	lsls	r5, r5, #16
 8001a92:	425b      	negs	r3, r3
 8001a94:	4329      	orrs	r1, r5
 8001a96:	e7a6      	b.n	80019e6 <__aeabi_dadd+0x4b2>
 8001a98:	4308      	orrs	r0, r1
 8001a9a:	1e41      	subs	r1, r0, #1
 8001a9c:	4188      	sbcs	r0, r1
 8001a9e:	e6a6      	b.n	80017ee <__aeabi_dadd+0x2ba>
 8001aa0:	2b00      	cmp	r3, #0
 8001aa2:	d100      	bne.n	8001aa6 <__aeabi_dadd+0x572>
 8001aa4:	e648      	b.n	8001738 <__aeabi_dadd+0x204>
 8001aa6:	1a87      	subs	r7, r0, r2
 8001aa8:	4643      	mov	r3, r8
 8001aaa:	42b8      	cmp	r0, r7
 8001aac:	41b6      	sbcs	r6, r6
 8001aae:	1acb      	subs	r3, r1, r3
 8001ab0:	4276      	negs	r6, r6
 8001ab2:	1b9e      	subs	r6, r3, r6
 8001ab4:	0233      	lsls	r3, r6, #8
 8001ab6:	d54b      	bpl.n	8001b50 <__aeabi_dadd+0x61c>
 8001ab8:	1a17      	subs	r7, r2, r0
 8001aba:	4643      	mov	r3, r8
 8001abc:	42ba      	cmp	r2, r7
 8001abe:	4192      	sbcs	r2, r2
 8001ac0:	1a59      	subs	r1, r3, r1
 8001ac2:	4252      	negs	r2, r2
 8001ac4:	1a89      	subs	r1, r1, r2
 8001ac6:	2207      	movs	r2, #7
 8001ac8:	4664      	mov	r4, ip
 8001aca:	403a      	ands	r2, r7
 8001acc:	e592      	b.n	80015f4 <__aeabi_dadd+0xc0>
 8001ace:	4301      	orrs	r1, r0
 8001ad0:	000f      	movs	r7, r1
 8001ad2:	1e79      	subs	r1, r7, #1
 8001ad4:	418f      	sbcs	r7, r1
 8001ad6:	e79d      	b.n	8001a14 <__aeabi_dadd+0x4e0>
 8001ad8:	001c      	movs	r4, r3
 8001ada:	000f      	movs	r7, r1
 8001adc:	3c20      	subs	r4, #32
 8001ade:	40e7      	lsrs	r7, r4
 8001ae0:	2b20      	cmp	r3, #32
 8001ae2:	d003      	beq.n	8001aec <__aeabi_dadd+0x5b8>
 8001ae4:	2440      	movs	r4, #64	; 0x40
 8001ae6:	1ae3      	subs	r3, r4, r3
 8001ae8:	4099      	lsls	r1, r3
 8001aea:	4308      	orrs	r0, r1
 8001aec:	1e41      	subs	r1, r0, #1
 8001aee:	4188      	sbcs	r0, r1
 8001af0:	4338      	orrs	r0, r7
 8001af2:	e67c      	b.n	80017ee <__aeabi_dadd+0x2ba>
 8001af4:	2200      	movs	r2, #0
 8001af6:	2400      	movs	r4, #0
 8001af8:	e625      	b.n	8001746 <__aeabi_dadd+0x212>
 8001afa:	1a17      	subs	r7, r2, r0
 8001afc:	4643      	mov	r3, r8
 8001afe:	42ba      	cmp	r2, r7
 8001b00:	4192      	sbcs	r2, r2
 8001b02:	1a59      	subs	r1, r3, r1
 8001b04:	4252      	negs	r2, r2
 8001b06:	1a89      	subs	r1, r1, r2
 8001b08:	4664      	mov	r4, ip
 8001b0a:	0035      	movs	r5, r6
 8001b0c:	e543      	b.n	8001596 <__aeabi_dadd+0x62>
 8001b0e:	4641      	mov	r1, r8
 8001b10:	0010      	movs	r0, r2
 8001b12:	4d14      	ldr	r5, [pc, #80]	; (8001b64 <__aeabi_dadd+0x630>)
 8001b14:	e610      	b.n	8001738 <__aeabi_dadd+0x204>
 8001b16:	2280      	movs	r2, #128	; 0x80
 8001b18:	2400      	movs	r4, #0
 8001b1a:	0312      	lsls	r2, r2, #12
 8001b1c:	e680      	b.n	8001820 <__aeabi_dadd+0x2ec>
 8001b1e:	001d      	movs	r5, r3
 8001b20:	000f      	movs	r7, r1
 8001b22:	3d20      	subs	r5, #32
 8001b24:	40ef      	lsrs	r7, r5
 8001b26:	46bc      	mov	ip, r7
 8001b28:	2b20      	cmp	r3, #32
 8001b2a:	d003      	beq.n	8001b34 <__aeabi_dadd+0x600>
 8001b2c:	2540      	movs	r5, #64	; 0x40
 8001b2e:	1aeb      	subs	r3, r5, r3
 8001b30:	4099      	lsls	r1, r3
 8001b32:	4308      	orrs	r0, r1
 8001b34:	0007      	movs	r7, r0
 8001b36:	4663      	mov	r3, ip
 8001b38:	1e78      	subs	r0, r7, #1
 8001b3a:	4187      	sbcs	r7, r0
 8001b3c:	431f      	orrs	r7, r3
 8001b3e:	e769      	b.n	8001a14 <__aeabi_dadd+0x4e0>
 8001b40:	1887      	adds	r7, r0, r2
 8001b42:	4297      	cmp	r7, r2
 8001b44:	419b      	sbcs	r3, r3
 8001b46:	4441      	add	r1, r8
 8001b48:	425b      	negs	r3, r3
 8001b4a:	18c9      	adds	r1, r1, r3
 8001b4c:	0035      	movs	r5, r6
 8001b4e:	e5a3      	b.n	8001698 <__aeabi_dadd+0x164>
 8001b50:	003b      	movs	r3, r7
 8001b52:	4333      	orrs	r3, r6
 8001b54:	d0ce      	beq.n	8001af4 <__aeabi_dadd+0x5c0>
 8001b56:	2207      	movs	r2, #7
 8001b58:	0031      	movs	r1, r6
 8001b5a:	403a      	ands	r2, r7
 8001b5c:	e652      	b.n	8001804 <__aeabi_dadd+0x2d0>
 8001b5e:	2300      	movs	r3, #0
 8001b60:	001a      	movs	r2, r3
 8001b62:	e5f4      	b.n	800174e <__aeabi_dadd+0x21a>
 8001b64:	000007ff 	.word	0x000007ff
 8001b68:	ff7fffff 	.word	0xff7fffff

08001b6c <__aeabi_ddiv>:
 8001b6c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001b6e:	4657      	mov	r7, sl
 8001b70:	46de      	mov	lr, fp
 8001b72:	464e      	mov	r6, r9
 8001b74:	4645      	mov	r5, r8
 8001b76:	b5e0      	push	{r5, r6, r7, lr}
 8001b78:	4683      	mov	fp, r0
 8001b7a:	0007      	movs	r7, r0
 8001b7c:	030e      	lsls	r6, r1, #12
 8001b7e:	0048      	lsls	r0, r1, #1
 8001b80:	b085      	sub	sp, #20
 8001b82:	4692      	mov	sl, r2
 8001b84:	001c      	movs	r4, r3
 8001b86:	0b36      	lsrs	r6, r6, #12
 8001b88:	0d40      	lsrs	r0, r0, #21
 8001b8a:	0fcd      	lsrs	r5, r1, #31
 8001b8c:	2800      	cmp	r0, #0
 8001b8e:	d100      	bne.n	8001b92 <__aeabi_ddiv+0x26>
 8001b90:	e09d      	b.n	8001cce <__aeabi_ddiv+0x162>
 8001b92:	4b95      	ldr	r3, [pc, #596]	; (8001de8 <__aeabi_ddiv+0x27c>)
 8001b94:	4298      	cmp	r0, r3
 8001b96:	d039      	beq.n	8001c0c <__aeabi_ddiv+0xa0>
 8001b98:	2380      	movs	r3, #128	; 0x80
 8001b9a:	00f6      	lsls	r6, r6, #3
 8001b9c:	041b      	lsls	r3, r3, #16
 8001b9e:	431e      	orrs	r6, r3
 8001ba0:	4a92      	ldr	r2, [pc, #584]	; (8001dec <__aeabi_ddiv+0x280>)
 8001ba2:	0f7b      	lsrs	r3, r7, #29
 8001ba4:	4333      	orrs	r3, r6
 8001ba6:	4699      	mov	r9, r3
 8001ba8:	4694      	mov	ip, r2
 8001baa:	0003      	movs	r3, r0
 8001bac:	4463      	add	r3, ip
 8001bae:	9300      	str	r3, [sp, #0]
 8001bb0:	2300      	movs	r3, #0
 8001bb2:	2600      	movs	r6, #0
 8001bb4:	00ff      	lsls	r7, r7, #3
 8001bb6:	9302      	str	r3, [sp, #8]
 8001bb8:	0323      	lsls	r3, r4, #12
 8001bba:	0b1b      	lsrs	r3, r3, #12
 8001bbc:	4698      	mov	r8, r3
 8001bbe:	0063      	lsls	r3, r4, #1
 8001bc0:	0fe4      	lsrs	r4, r4, #31
 8001bc2:	4652      	mov	r2, sl
 8001bc4:	0d5b      	lsrs	r3, r3, #21
 8001bc6:	9401      	str	r4, [sp, #4]
 8001bc8:	d100      	bne.n	8001bcc <__aeabi_ddiv+0x60>
 8001bca:	e0b3      	b.n	8001d34 <__aeabi_ddiv+0x1c8>
 8001bcc:	4986      	ldr	r1, [pc, #536]	; (8001de8 <__aeabi_ddiv+0x27c>)
 8001bce:	428b      	cmp	r3, r1
 8001bd0:	d100      	bne.n	8001bd4 <__aeabi_ddiv+0x68>
 8001bd2:	e09e      	b.n	8001d12 <__aeabi_ddiv+0x1a6>
 8001bd4:	4642      	mov	r2, r8
 8001bd6:	00d1      	lsls	r1, r2, #3
 8001bd8:	2280      	movs	r2, #128	; 0x80
 8001bda:	0412      	lsls	r2, r2, #16
 8001bdc:	430a      	orrs	r2, r1
 8001bde:	4651      	mov	r1, sl
 8001be0:	0f49      	lsrs	r1, r1, #29
 8001be2:	4311      	orrs	r1, r2
 8001be4:	468b      	mov	fp, r1
 8001be6:	4981      	ldr	r1, [pc, #516]	; (8001dec <__aeabi_ddiv+0x280>)
 8001be8:	4652      	mov	r2, sl
 8001bea:	468c      	mov	ip, r1
 8001bec:	9900      	ldr	r1, [sp, #0]
 8001bee:	4463      	add	r3, ip
 8001bf0:	1acb      	subs	r3, r1, r3
 8001bf2:	2100      	movs	r1, #0
 8001bf4:	00d2      	lsls	r2, r2, #3
 8001bf6:	9300      	str	r3, [sp, #0]
 8001bf8:	002b      	movs	r3, r5
 8001bfa:	4063      	eors	r3, r4
 8001bfc:	469a      	mov	sl, r3
 8001bfe:	2e0f      	cmp	r6, #15
 8001c00:	d900      	bls.n	8001c04 <__aeabi_ddiv+0x98>
 8001c02:	e105      	b.n	8001e10 <__aeabi_ddiv+0x2a4>
 8001c04:	4b7a      	ldr	r3, [pc, #488]	; (8001df0 <__aeabi_ddiv+0x284>)
 8001c06:	00b6      	lsls	r6, r6, #2
 8001c08:	599b      	ldr	r3, [r3, r6]
 8001c0a:	469f      	mov	pc, r3
 8001c0c:	465b      	mov	r3, fp
 8001c0e:	4333      	orrs	r3, r6
 8001c10:	4699      	mov	r9, r3
 8001c12:	d000      	beq.n	8001c16 <__aeabi_ddiv+0xaa>
 8001c14:	e0b8      	b.n	8001d88 <__aeabi_ddiv+0x21c>
 8001c16:	2302      	movs	r3, #2
 8001c18:	2608      	movs	r6, #8
 8001c1a:	2700      	movs	r7, #0
 8001c1c:	9000      	str	r0, [sp, #0]
 8001c1e:	9302      	str	r3, [sp, #8]
 8001c20:	e7ca      	b.n	8001bb8 <__aeabi_ddiv+0x4c>
 8001c22:	46cb      	mov	fp, r9
 8001c24:	003a      	movs	r2, r7
 8001c26:	9902      	ldr	r1, [sp, #8]
 8001c28:	9501      	str	r5, [sp, #4]
 8001c2a:	9b01      	ldr	r3, [sp, #4]
 8001c2c:	469a      	mov	sl, r3
 8001c2e:	2902      	cmp	r1, #2
 8001c30:	d027      	beq.n	8001c82 <__aeabi_ddiv+0x116>
 8001c32:	2903      	cmp	r1, #3
 8001c34:	d100      	bne.n	8001c38 <__aeabi_ddiv+0xcc>
 8001c36:	e280      	b.n	800213a <__aeabi_ddiv+0x5ce>
 8001c38:	2901      	cmp	r1, #1
 8001c3a:	d044      	beq.n	8001cc6 <__aeabi_ddiv+0x15a>
 8001c3c:	496d      	ldr	r1, [pc, #436]	; (8001df4 <__aeabi_ddiv+0x288>)
 8001c3e:	9b00      	ldr	r3, [sp, #0]
 8001c40:	468c      	mov	ip, r1
 8001c42:	4463      	add	r3, ip
 8001c44:	001c      	movs	r4, r3
 8001c46:	2c00      	cmp	r4, #0
 8001c48:	dd38      	ble.n	8001cbc <__aeabi_ddiv+0x150>
 8001c4a:	0753      	lsls	r3, r2, #29
 8001c4c:	d000      	beq.n	8001c50 <__aeabi_ddiv+0xe4>
 8001c4e:	e213      	b.n	8002078 <__aeabi_ddiv+0x50c>
 8001c50:	08d2      	lsrs	r2, r2, #3
 8001c52:	465b      	mov	r3, fp
 8001c54:	01db      	lsls	r3, r3, #7
 8001c56:	d509      	bpl.n	8001c6c <__aeabi_ddiv+0x100>
 8001c58:	4659      	mov	r1, fp
 8001c5a:	4b67      	ldr	r3, [pc, #412]	; (8001df8 <__aeabi_ddiv+0x28c>)
 8001c5c:	4019      	ands	r1, r3
 8001c5e:	468b      	mov	fp, r1
 8001c60:	2180      	movs	r1, #128	; 0x80
 8001c62:	00c9      	lsls	r1, r1, #3
 8001c64:	468c      	mov	ip, r1
 8001c66:	9b00      	ldr	r3, [sp, #0]
 8001c68:	4463      	add	r3, ip
 8001c6a:	001c      	movs	r4, r3
 8001c6c:	4b63      	ldr	r3, [pc, #396]	; (8001dfc <__aeabi_ddiv+0x290>)
 8001c6e:	429c      	cmp	r4, r3
 8001c70:	dc07      	bgt.n	8001c82 <__aeabi_ddiv+0x116>
 8001c72:	465b      	mov	r3, fp
 8001c74:	0564      	lsls	r4, r4, #21
 8001c76:	075f      	lsls	r7, r3, #29
 8001c78:	025b      	lsls	r3, r3, #9
 8001c7a:	4317      	orrs	r7, r2
 8001c7c:	0b1b      	lsrs	r3, r3, #12
 8001c7e:	0d62      	lsrs	r2, r4, #21
 8001c80:	e002      	b.n	8001c88 <__aeabi_ddiv+0x11c>
 8001c82:	2300      	movs	r3, #0
 8001c84:	2700      	movs	r7, #0
 8001c86:	4a58      	ldr	r2, [pc, #352]	; (8001de8 <__aeabi_ddiv+0x27c>)
 8001c88:	2100      	movs	r1, #0
 8001c8a:	031b      	lsls	r3, r3, #12
 8001c8c:	0b1c      	lsrs	r4, r3, #12
 8001c8e:	0d0b      	lsrs	r3, r1, #20
 8001c90:	051b      	lsls	r3, r3, #20
 8001c92:	4323      	orrs	r3, r4
 8001c94:	0514      	lsls	r4, r2, #20
 8001c96:	4a5a      	ldr	r2, [pc, #360]	; (8001e00 <__aeabi_ddiv+0x294>)
 8001c98:	0038      	movs	r0, r7
 8001c9a:	4013      	ands	r3, r2
 8001c9c:	431c      	orrs	r4, r3
 8001c9e:	4653      	mov	r3, sl
 8001ca0:	0064      	lsls	r4, r4, #1
 8001ca2:	07db      	lsls	r3, r3, #31
 8001ca4:	0864      	lsrs	r4, r4, #1
 8001ca6:	431c      	orrs	r4, r3
 8001ca8:	0021      	movs	r1, r4
 8001caa:	b005      	add	sp, #20
 8001cac:	bc3c      	pop	{r2, r3, r4, r5}
 8001cae:	4690      	mov	r8, r2
 8001cb0:	4699      	mov	r9, r3
 8001cb2:	46a2      	mov	sl, r4
 8001cb4:	46ab      	mov	fp, r5
 8001cb6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001cb8:	2201      	movs	r2, #1
 8001cba:	4252      	negs	r2, r2
 8001cbc:	2301      	movs	r3, #1
 8001cbe:	1b1b      	subs	r3, r3, r4
 8001cc0:	2b38      	cmp	r3, #56	; 0x38
 8001cc2:	dc00      	bgt.n	8001cc6 <__aeabi_ddiv+0x15a>
 8001cc4:	e1ad      	b.n	8002022 <__aeabi_ddiv+0x4b6>
 8001cc6:	2200      	movs	r2, #0
 8001cc8:	2300      	movs	r3, #0
 8001cca:	2700      	movs	r7, #0
 8001ccc:	e7dc      	b.n	8001c88 <__aeabi_ddiv+0x11c>
 8001cce:	465b      	mov	r3, fp
 8001cd0:	4333      	orrs	r3, r6
 8001cd2:	4699      	mov	r9, r3
 8001cd4:	d05e      	beq.n	8001d94 <__aeabi_ddiv+0x228>
 8001cd6:	2e00      	cmp	r6, #0
 8001cd8:	d100      	bne.n	8001cdc <__aeabi_ddiv+0x170>
 8001cda:	e18a      	b.n	8001ff2 <__aeabi_ddiv+0x486>
 8001cdc:	0030      	movs	r0, r6
 8001cde:	f001 fa6b 	bl	80031b8 <__clzsi2>
 8001ce2:	0003      	movs	r3, r0
 8001ce4:	3b0b      	subs	r3, #11
 8001ce6:	2b1c      	cmp	r3, #28
 8001ce8:	dd00      	ble.n	8001cec <__aeabi_ddiv+0x180>
 8001cea:	e17b      	b.n	8001fe4 <__aeabi_ddiv+0x478>
 8001cec:	221d      	movs	r2, #29
 8001cee:	1ad3      	subs	r3, r2, r3
 8001cf0:	465a      	mov	r2, fp
 8001cf2:	0001      	movs	r1, r0
 8001cf4:	40da      	lsrs	r2, r3
 8001cf6:	3908      	subs	r1, #8
 8001cf8:	408e      	lsls	r6, r1
 8001cfa:	0013      	movs	r3, r2
 8001cfc:	465f      	mov	r7, fp
 8001cfe:	4333      	orrs	r3, r6
 8001d00:	4699      	mov	r9, r3
 8001d02:	408f      	lsls	r7, r1
 8001d04:	4b3f      	ldr	r3, [pc, #252]	; (8001e04 <__aeabi_ddiv+0x298>)
 8001d06:	2600      	movs	r6, #0
 8001d08:	1a1b      	subs	r3, r3, r0
 8001d0a:	9300      	str	r3, [sp, #0]
 8001d0c:	2300      	movs	r3, #0
 8001d0e:	9302      	str	r3, [sp, #8]
 8001d10:	e752      	b.n	8001bb8 <__aeabi_ddiv+0x4c>
 8001d12:	4641      	mov	r1, r8
 8001d14:	4653      	mov	r3, sl
 8001d16:	430b      	orrs	r3, r1
 8001d18:	493b      	ldr	r1, [pc, #236]	; (8001e08 <__aeabi_ddiv+0x29c>)
 8001d1a:	469b      	mov	fp, r3
 8001d1c:	468c      	mov	ip, r1
 8001d1e:	9b00      	ldr	r3, [sp, #0]
 8001d20:	4463      	add	r3, ip
 8001d22:	9300      	str	r3, [sp, #0]
 8001d24:	465b      	mov	r3, fp
 8001d26:	2b00      	cmp	r3, #0
 8001d28:	d13b      	bne.n	8001da2 <__aeabi_ddiv+0x236>
 8001d2a:	2302      	movs	r3, #2
 8001d2c:	2200      	movs	r2, #0
 8001d2e:	431e      	orrs	r6, r3
 8001d30:	2102      	movs	r1, #2
 8001d32:	e761      	b.n	8001bf8 <__aeabi_ddiv+0x8c>
 8001d34:	4643      	mov	r3, r8
 8001d36:	4313      	orrs	r3, r2
 8001d38:	469b      	mov	fp, r3
 8001d3a:	d037      	beq.n	8001dac <__aeabi_ddiv+0x240>
 8001d3c:	4643      	mov	r3, r8
 8001d3e:	2b00      	cmp	r3, #0
 8001d40:	d100      	bne.n	8001d44 <__aeabi_ddiv+0x1d8>
 8001d42:	e162      	b.n	800200a <__aeabi_ddiv+0x49e>
 8001d44:	4640      	mov	r0, r8
 8001d46:	f001 fa37 	bl	80031b8 <__clzsi2>
 8001d4a:	0003      	movs	r3, r0
 8001d4c:	3b0b      	subs	r3, #11
 8001d4e:	2b1c      	cmp	r3, #28
 8001d50:	dd00      	ble.n	8001d54 <__aeabi_ddiv+0x1e8>
 8001d52:	e153      	b.n	8001ffc <__aeabi_ddiv+0x490>
 8001d54:	0002      	movs	r2, r0
 8001d56:	4641      	mov	r1, r8
 8001d58:	3a08      	subs	r2, #8
 8001d5a:	4091      	lsls	r1, r2
 8001d5c:	4688      	mov	r8, r1
 8001d5e:	211d      	movs	r1, #29
 8001d60:	1acb      	subs	r3, r1, r3
 8001d62:	4651      	mov	r1, sl
 8001d64:	40d9      	lsrs	r1, r3
 8001d66:	000b      	movs	r3, r1
 8001d68:	4641      	mov	r1, r8
 8001d6a:	430b      	orrs	r3, r1
 8001d6c:	469b      	mov	fp, r3
 8001d6e:	4653      	mov	r3, sl
 8001d70:	4093      	lsls	r3, r2
 8001d72:	001a      	movs	r2, r3
 8001d74:	9b00      	ldr	r3, [sp, #0]
 8001d76:	4925      	ldr	r1, [pc, #148]	; (8001e0c <__aeabi_ddiv+0x2a0>)
 8001d78:	469c      	mov	ip, r3
 8001d7a:	4460      	add	r0, ip
 8001d7c:	0003      	movs	r3, r0
 8001d7e:	468c      	mov	ip, r1
 8001d80:	4463      	add	r3, ip
 8001d82:	9300      	str	r3, [sp, #0]
 8001d84:	2100      	movs	r1, #0
 8001d86:	e737      	b.n	8001bf8 <__aeabi_ddiv+0x8c>
 8001d88:	2303      	movs	r3, #3
 8001d8a:	46b1      	mov	r9, r6
 8001d8c:	9000      	str	r0, [sp, #0]
 8001d8e:	260c      	movs	r6, #12
 8001d90:	9302      	str	r3, [sp, #8]
 8001d92:	e711      	b.n	8001bb8 <__aeabi_ddiv+0x4c>
 8001d94:	2300      	movs	r3, #0
 8001d96:	9300      	str	r3, [sp, #0]
 8001d98:	3301      	adds	r3, #1
 8001d9a:	2604      	movs	r6, #4
 8001d9c:	2700      	movs	r7, #0
 8001d9e:	9302      	str	r3, [sp, #8]
 8001da0:	e70a      	b.n	8001bb8 <__aeabi_ddiv+0x4c>
 8001da2:	2303      	movs	r3, #3
 8001da4:	46c3      	mov	fp, r8
 8001da6:	431e      	orrs	r6, r3
 8001da8:	2103      	movs	r1, #3
 8001daa:	e725      	b.n	8001bf8 <__aeabi_ddiv+0x8c>
 8001dac:	3301      	adds	r3, #1
 8001dae:	431e      	orrs	r6, r3
 8001db0:	2200      	movs	r2, #0
 8001db2:	2101      	movs	r1, #1
 8001db4:	e720      	b.n	8001bf8 <__aeabi_ddiv+0x8c>
 8001db6:	2300      	movs	r3, #0
 8001db8:	469a      	mov	sl, r3
 8001dba:	2380      	movs	r3, #128	; 0x80
 8001dbc:	2700      	movs	r7, #0
 8001dbe:	031b      	lsls	r3, r3, #12
 8001dc0:	4a09      	ldr	r2, [pc, #36]	; (8001de8 <__aeabi_ddiv+0x27c>)
 8001dc2:	e761      	b.n	8001c88 <__aeabi_ddiv+0x11c>
 8001dc4:	2380      	movs	r3, #128	; 0x80
 8001dc6:	4649      	mov	r1, r9
 8001dc8:	031b      	lsls	r3, r3, #12
 8001dca:	4219      	tst	r1, r3
 8001dcc:	d100      	bne.n	8001dd0 <__aeabi_ddiv+0x264>
 8001dce:	e0e2      	b.n	8001f96 <__aeabi_ddiv+0x42a>
 8001dd0:	4659      	mov	r1, fp
 8001dd2:	4219      	tst	r1, r3
 8001dd4:	d000      	beq.n	8001dd8 <__aeabi_ddiv+0x26c>
 8001dd6:	e0de      	b.n	8001f96 <__aeabi_ddiv+0x42a>
 8001dd8:	430b      	orrs	r3, r1
 8001dda:	031b      	lsls	r3, r3, #12
 8001ddc:	0017      	movs	r7, r2
 8001dde:	0b1b      	lsrs	r3, r3, #12
 8001de0:	46a2      	mov	sl, r4
 8001de2:	4a01      	ldr	r2, [pc, #4]	; (8001de8 <__aeabi_ddiv+0x27c>)
 8001de4:	e750      	b.n	8001c88 <__aeabi_ddiv+0x11c>
 8001de6:	46c0      	nop			; (mov r8, r8)
 8001de8:	000007ff 	.word	0x000007ff
 8001dec:	fffffc01 	.word	0xfffffc01
 8001df0:	0800f248 	.word	0x0800f248
 8001df4:	000003ff 	.word	0x000003ff
 8001df8:	feffffff 	.word	0xfeffffff
 8001dfc:	000007fe 	.word	0x000007fe
 8001e00:	800fffff 	.word	0x800fffff
 8001e04:	fffffc0d 	.word	0xfffffc0d
 8001e08:	fffff801 	.word	0xfffff801
 8001e0c:	000003f3 	.word	0x000003f3
 8001e10:	45d9      	cmp	r9, fp
 8001e12:	d900      	bls.n	8001e16 <__aeabi_ddiv+0x2aa>
 8001e14:	e0cb      	b.n	8001fae <__aeabi_ddiv+0x442>
 8001e16:	d100      	bne.n	8001e1a <__aeabi_ddiv+0x2ae>
 8001e18:	e0c6      	b.n	8001fa8 <__aeabi_ddiv+0x43c>
 8001e1a:	003c      	movs	r4, r7
 8001e1c:	4648      	mov	r0, r9
 8001e1e:	2700      	movs	r7, #0
 8001e20:	9b00      	ldr	r3, [sp, #0]
 8001e22:	3b01      	subs	r3, #1
 8001e24:	9300      	str	r3, [sp, #0]
 8001e26:	465b      	mov	r3, fp
 8001e28:	0e16      	lsrs	r6, r2, #24
 8001e2a:	021b      	lsls	r3, r3, #8
 8001e2c:	431e      	orrs	r6, r3
 8001e2e:	0213      	lsls	r3, r2, #8
 8001e30:	4698      	mov	r8, r3
 8001e32:	0433      	lsls	r3, r6, #16
 8001e34:	0c1b      	lsrs	r3, r3, #16
 8001e36:	4699      	mov	r9, r3
 8001e38:	0c31      	lsrs	r1, r6, #16
 8001e3a:	9101      	str	r1, [sp, #4]
 8001e3c:	f7fe f9e8 	bl	8000210 <__aeabi_uidivmod>
 8001e40:	464a      	mov	r2, r9
 8001e42:	4342      	muls	r2, r0
 8001e44:	040b      	lsls	r3, r1, #16
 8001e46:	0c21      	lsrs	r1, r4, #16
 8001e48:	0005      	movs	r5, r0
 8001e4a:	4319      	orrs	r1, r3
 8001e4c:	428a      	cmp	r2, r1
 8001e4e:	d907      	bls.n	8001e60 <__aeabi_ddiv+0x2f4>
 8001e50:	1989      	adds	r1, r1, r6
 8001e52:	3d01      	subs	r5, #1
 8001e54:	428e      	cmp	r6, r1
 8001e56:	d803      	bhi.n	8001e60 <__aeabi_ddiv+0x2f4>
 8001e58:	428a      	cmp	r2, r1
 8001e5a:	d901      	bls.n	8001e60 <__aeabi_ddiv+0x2f4>
 8001e5c:	1e85      	subs	r5, r0, #2
 8001e5e:	1989      	adds	r1, r1, r6
 8001e60:	1a88      	subs	r0, r1, r2
 8001e62:	9901      	ldr	r1, [sp, #4]
 8001e64:	f7fe f9d4 	bl	8000210 <__aeabi_uidivmod>
 8001e68:	0409      	lsls	r1, r1, #16
 8001e6a:	468c      	mov	ip, r1
 8001e6c:	464a      	mov	r2, r9
 8001e6e:	0421      	lsls	r1, r4, #16
 8001e70:	4664      	mov	r4, ip
 8001e72:	4342      	muls	r2, r0
 8001e74:	0c09      	lsrs	r1, r1, #16
 8001e76:	0003      	movs	r3, r0
 8001e78:	4321      	orrs	r1, r4
 8001e7a:	428a      	cmp	r2, r1
 8001e7c:	d904      	bls.n	8001e88 <__aeabi_ddiv+0x31c>
 8001e7e:	1989      	adds	r1, r1, r6
 8001e80:	3b01      	subs	r3, #1
 8001e82:	428e      	cmp	r6, r1
 8001e84:	d800      	bhi.n	8001e88 <__aeabi_ddiv+0x31c>
 8001e86:	e0f1      	b.n	800206c <__aeabi_ddiv+0x500>
 8001e88:	042d      	lsls	r5, r5, #16
 8001e8a:	431d      	orrs	r5, r3
 8001e8c:	46ab      	mov	fp, r5
 8001e8e:	4643      	mov	r3, r8
 8001e90:	1a89      	subs	r1, r1, r2
 8001e92:	4642      	mov	r2, r8
 8001e94:	0c28      	lsrs	r0, r5, #16
 8001e96:	0412      	lsls	r2, r2, #16
 8001e98:	0c1d      	lsrs	r5, r3, #16
 8001e9a:	465b      	mov	r3, fp
 8001e9c:	0c14      	lsrs	r4, r2, #16
 8001e9e:	0022      	movs	r2, r4
 8001ea0:	041b      	lsls	r3, r3, #16
 8001ea2:	0c1b      	lsrs	r3, r3, #16
 8001ea4:	435a      	muls	r2, r3
 8001ea6:	9403      	str	r4, [sp, #12]
 8001ea8:	436b      	muls	r3, r5
 8001eaa:	4344      	muls	r4, r0
 8001eac:	9502      	str	r5, [sp, #8]
 8001eae:	4368      	muls	r0, r5
 8001eb0:	191b      	adds	r3, r3, r4
 8001eb2:	0c15      	lsrs	r5, r2, #16
 8001eb4:	18eb      	adds	r3, r5, r3
 8001eb6:	429c      	cmp	r4, r3
 8001eb8:	d903      	bls.n	8001ec2 <__aeabi_ddiv+0x356>
 8001eba:	2480      	movs	r4, #128	; 0x80
 8001ebc:	0264      	lsls	r4, r4, #9
 8001ebe:	46a4      	mov	ip, r4
 8001ec0:	4460      	add	r0, ip
 8001ec2:	0c1c      	lsrs	r4, r3, #16
 8001ec4:	0415      	lsls	r5, r2, #16
 8001ec6:	041b      	lsls	r3, r3, #16
 8001ec8:	0c2d      	lsrs	r5, r5, #16
 8001eca:	1820      	adds	r0, r4, r0
 8001ecc:	195d      	adds	r5, r3, r5
 8001ece:	4281      	cmp	r1, r0
 8001ed0:	d377      	bcc.n	8001fc2 <__aeabi_ddiv+0x456>
 8001ed2:	d073      	beq.n	8001fbc <__aeabi_ddiv+0x450>
 8001ed4:	1a0c      	subs	r4, r1, r0
 8001ed6:	4aa2      	ldr	r2, [pc, #648]	; (8002160 <__aeabi_ddiv+0x5f4>)
 8001ed8:	1b7d      	subs	r5, r7, r5
 8001eda:	42af      	cmp	r7, r5
 8001edc:	41bf      	sbcs	r7, r7
 8001ede:	4694      	mov	ip, r2
 8001ee0:	9b00      	ldr	r3, [sp, #0]
 8001ee2:	427f      	negs	r7, r7
 8001ee4:	4463      	add	r3, ip
 8001ee6:	1be0      	subs	r0, r4, r7
 8001ee8:	001c      	movs	r4, r3
 8001eea:	4286      	cmp	r6, r0
 8001eec:	d100      	bne.n	8001ef0 <__aeabi_ddiv+0x384>
 8001eee:	e0db      	b.n	80020a8 <__aeabi_ddiv+0x53c>
 8001ef0:	9901      	ldr	r1, [sp, #4]
 8001ef2:	f7fe f98d 	bl	8000210 <__aeabi_uidivmod>
 8001ef6:	464a      	mov	r2, r9
 8001ef8:	4342      	muls	r2, r0
 8001efa:	040b      	lsls	r3, r1, #16
 8001efc:	0c29      	lsrs	r1, r5, #16
 8001efe:	0007      	movs	r7, r0
 8001f00:	4319      	orrs	r1, r3
 8001f02:	428a      	cmp	r2, r1
 8001f04:	d907      	bls.n	8001f16 <__aeabi_ddiv+0x3aa>
 8001f06:	1989      	adds	r1, r1, r6
 8001f08:	3f01      	subs	r7, #1
 8001f0a:	428e      	cmp	r6, r1
 8001f0c:	d803      	bhi.n	8001f16 <__aeabi_ddiv+0x3aa>
 8001f0e:	428a      	cmp	r2, r1
 8001f10:	d901      	bls.n	8001f16 <__aeabi_ddiv+0x3aa>
 8001f12:	1e87      	subs	r7, r0, #2
 8001f14:	1989      	adds	r1, r1, r6
 8001f16:	1a88      	subs	r0, r1, r2
 8001f18:	9901      	ldr	r1, [sp, #4]
 8001f1a:	f7fe f979 	bl	8000210 <__aeabi_uidivmod>
 8001f1e:	0409      	lsls	r1, r1, #16
 8001f20:	464a      	mov	r2, r9
 8001f22:	4689      	mov	r9, r1
 8001f24:	0429      	lsls	r1, r5, #16
 8001f26:	464d      	mov	r5, r9
 8001f28:	4342      	muls	r2, r0
 8001f2a:	0c09      	lsrs	r1, r1, #16
 8001f2c:	0003      	movs	r3, r0
 8001f2e:	4329      	orrs	r1, r5
 8001f30:	428a      	cmp	r2, r1
 8001f32:	d907      	bls.n	8001f44 <__aeabi_ddiv+0x3d8>
 8001f34:	1989      	adds	r1, r1, r6
 8001f36:	3b01      	subs	r3, #1
 8001f38:	428e      	cmp	r6, r1
 8001f3a:	d803      	bhi.n	8001f44 <__aeabi_ddiv+0x3d8>
 8001f3c:	428a      	cmp	r2, r1
 8001f3e:	d901      	bls.n	8001f44 <__aeabi_ddiv+0x3d8>
 8001f40:	1e83      	subs	r3, r0, #2
 8001f42:	1989      	adds	r1, r1, r6
 8001f44:	043f      	lsls	r7, r7, #16
 8001f46:	1a89      	subs	r1, r1, r2
 8001f48:	003a      	movs	r2, r7
 8001f4a:	9f03      	ldr	r7, [sp, #12]
 8001f4c:	431a      	orrs	r2, r3
 8001f4e:	0038      	movs	r0, r7
 8001f50:	0413      	lsls	r3, r2, #16
 8001f52:	0c1b      	lsrs	r3, r3, #16
 8001f54:	4358      	muls	r0, r3
 8001f56:	4681      	mov	r9, r0
 8001f58:	9802      	ldr	r0, [sp, #8]
 8001f5a:	0c15      	lsrs	r5, r2, #16
 8001f5c:	436f      	muls	r7, r5
 8001f5e:	4343      	muls	r3, r0
 8001f60:	4345      	muls	r5, r0
 8001f62:	4648      	mov	r0, r9
 8001f64:	0c00      	lsrs	r0, r0, #16
 8001f66:	4684      	mov	ip, r0
 8001f68:	19db      	adds	r3, r3, r7
 8001f6a:	4463      	add	r3, ip
 8001f6c:	429f      	cmp	r7, r3
 8001f6e:	d903      	bls.n	8001f78 <__aeabi_ddiv+0x40c>
 8001f70:	2080      	movs	r0, #128	; 0x80
 8001f72:	0240      	lsls	r0, r0, #9
 8001f74:	4684      	mov	ip, r0
 8001f76:	4465      	add	r5, ip
 8001f78:	4648      	mov	r0, r9
 8001f7a:	0c1f      	lsrs	r7, r3, #16
 8001f7c:	0400      	lsls	r0, r0, #16
 8001f7e:	041b      	lsls	r3, r3, #16
 8001f80:	0c00      	lsrs	r0, r0, #16
 8001f82:	197d      	adds	r5, r7, r5
 8001f84:	1818      	adds	r0, r3, r0
 8001f86:	42a9      	cmp	r1, r5
 8001f88:	d200      	bcs.n	8001f8c <__aeabi_ddiv+0x420>
 8001f8a:	e084      	b.n	8002096 <__aeabi_ddiv+0x52a>
 8001f8c:	d100      	bne.n	8001f90 <__aeabi_ddiv+0x424>
 8001f8e:	e07f      	b.n	8002090 <__aeabi_ddiv+0x524>
 8001f90:	2301      	movs	r3, #1
 8001f92:	431a      	orrs	r2, r3
 8001f94:	e657      	b.n	8001c46 <__aeabi_ddiv+0xda>
 8001f96:	2380      	movs	r3, #128	; 0x80
 8001f98:	464a      	mov	r2, r9
 8001f9a:	031b      	lsls	r3, r3, #12
 8001f9c:	4313      	orrs	r3, r2
 8001f9e:	031b      	lsls	r3, r3, #12
 8001fa0:	0b1b      	lsrs	r3, r3, #12
 8001fa2:	46aa      	mov	sl, r5
 8001fa4:	4a6f      	ldr	r2, [pc, #444]	; (8002164 <__aeabi_ddiv+0x5f8>)
 8001fa6:	e66f      	b.n	8001c88 <__aeabi_ddiv+0x11c>
 8001fa8:	42ba      	cmp	r2, r7
 8001faa:	d900      	bls.n	8001fae <__aeabi_ddiv+0x442>
 8001fac:	e735      	b.n	8001e1a <__aeabi_ddiv+0x2ae>
 8001fae:	464b      	mov	r3, r9
 8001fb0:	07dc      	lsls	r4, r3, #31
 8001fb2:	0858      	lsrs	r0, r3, #1
 8001fb4:	087b      	lsrs	r3, r7, #1
 8001fb6:	431c      	orrs	r4, r3
 8001fb8:	07ff      	lsls	r7, r7, #31
 8001fba:	e734      	b.n	8001e26 <__aeabi_ddiv+0x2ba>
 8001fbc:	2400      	movs	r4, #0
 8001fbe:	42af      	cmp	r7, r5
 8001fc0:	d289      	bcs.n	8001ed6 <__aeabi_ddiv+0x36a>
 8001fc2:	4447      	add	r7, r8
 8001fc4:	4547      	cmp	r7, r8
 8001fc6:	41a4      	sbcs	r4, r4
 8001fc8:	465b      	mov	r3, fp
 8001fca:	4264      	negs	r4, r4
 8001fcc:	19a4      	adds	r4, r4, r6
 8001fce:	1864      	adds	r4, r4, r1
 8001fd0:	3b01      	subs	r3, #1
 8001fd2:	42a6      	cmp	r6, r4
 8001fd4:	d21e      	bcs.n	8002014 <__aeabi_ddiv+0x4a8>
 8001fd6:	42a0      	cmp	r0, r4
 8001fd8:	d86d      	bhi.n	80020b6 <__aeabi_ddiv+0x54a>
 8001fda:	d100      	bne.n	8001fde <__aeabi_ddiv+0x472>
 8001fdc:	e0b6      	b.n	800214c <__aeabi_ddiv+0x5e0>
 8001fde:	1a24      	subs	r4, r4, r0
 8001fe0:	469b      	mov	fp, r3
 8001fe2:	e778      	b.n	8001ed6 <__aeabi_ddiv+0x36a>
 8001fe4:	0003      	movs	r3, r0
 8001fe6:	465a      	mov	r2, fp
 8001fe8:	3b28      	subs	r3, #40	; 0x28
 8001fea:	409a      	lsls	r2, r3
 8001fec:	2700      	movs	r7, #0
 8001fee:	4691      	mov	r9, r2
 8001ff0:	e688      	b.n	8001d04 <__aeabi_ddiv+0x198>
 8001ff2:	4658      	mov	r0, fp
 8001ff4:	f001 f8e0 	bl	80031b8 <__clzsi2>
 8001ff8:	3020      	adds	r0, #32
 8001ffa:	e672      	b.n	8001ce2 <__aeabi_ddiv+0x176>
 8001ffc:	0003      	movs	r3, r0
 8001ffe:	4652      	mov	r2, sl
 8002000:	3b28      	subs	r3, #40	; 0x28
 8002002:	409a      	lsls	r2, r3
 8002004:	4693      	mov	fp, r2
 8002006:	2200      	movs	r2, #0
 8002008:	e6b4      	b.n	8001d74 <__aeabi_ddiv+0x208>
 800200a:	4650      	mov	r0, sl
 800200c:	f001 f8d4 	bl	80031b8 <__clzsi2>
 8002010:	3020      	adds	r0, #32
 8002012:	e69a      	b.n	8001d4a <__aeabi_ddiv+0x1de>
 8002014:	42a6      	cmp	r6, r4
 8002016:	d1e2      	bne.n	8001fde <__aeabi_ddiv+0x472>
 8002018:	45b8      	cmp	r8, r7
 800201a:	d9dc      	bls.n	8001fd6 <__aeabi_ddiv+0x46a>
 800201c:	1a34      	subs	r4, r6, r0
 800201e:	469b      	mov	fp, r3
 8002020:	e759      	b.n	8001ed6 <__aeabi_ddiv+0x36a>
 8002022:	2b1f      	cmp	r3, #31
 8002024:	dc65      	bgt.n	80020f2 <__aeabi_ddiv+0x586>
 8002026:	4c50      	ldr	r4, [pc, #320]	; (8002168 <__aeabi_ddiv+0x5fc>)
 8002028:	9900      	ldr	r1, [sp, #0]
 800202a:	46a4      	mov	ip, r4
 800202c:	465c      	mov	r4, fp
 800202e:	4461      	add	r1, ip
 8002030:	0008      	movs	r0, r1
 8002032:	408c      	lsls	r4, r1
 8002034:	0011      	movs	r1, r2
 8002036:	4082      	lsls	r2, r0
 8002038:	40d9      	lsrs	r1, r3
 800203a:	1e50      	subs	r0, r2, #1
 800203c:	4182      	sbcs	r2, r0
 800203e:	430c      	orrs	r4, r1
 8002040:	4314      	orrs	r4, r2
 8002042:	465a      	mov	r2, fp
 8002044:	40da      	lsrs	r2, r3
 8002046:	0013      	movs	r3, r2
 8002048:	0762      	lsls	r2, r4, #29
 800204a:	d009      	beq.n	8002060 <__aeabi_ddiv+0x4f4>
 800204c:	220f      	movs	r2, #15
 800204e:	4022      	ands	r2, r4
 8002050:	2a04      	cmp	r2, #4
 8002052:	d005      	beq.n	8002060 <__aeabi_ddiv+0x4f4>
 8002054:	0022      	movs	r2, r4
 8002056:	1d14      	adds	r4, r2, #4
 8002058:	4294      	cmp	r4, r2
 800205a:	4189      	sbcs	r1, r1
 800205c:	4249      	negs	r1, r1
 800205e:	185b      	adds	r3, r3, r1
 8002060:	021a      	lsls	r2, r3, #8
 8002062:	d562      	bpl.n	800212a <__aeabi_ddiv+0x5be>
 8002064:	2201      	movs	r2, #1
 8002066:	2300      	movs	r3, #0
 8002068:	2700      	movs	r7, #0
 800206a:	e60d      	b.n	8001c88 <__aeabi_ddiv+0x11c>
 800206c:	428a      	cmp	r2, r1
 800206e:	d800      	bhi.n	8002072 <__aeabi_ddiv+0x506>
 8002070:	e70a      	b.n	8001e88 <__aeabi_ddiv+0x31c>
 8002072:	1e83      	subs	r3, r0, #2
 8002074:	1989      	adds	r1, r1, r6
 8002076:	e707      	b.n	8001e88 <__aeabi_ddiv+0x31c>
 8002078:	230f      	movs	r3, #15
 800207a:	4013      	ands	r3, r2
 800207c:	2b04      	cmp	r3, #4
 800207e:	d100      	bne.n	8002082 <__aeabi_ddiv+0x516>
 8002080:	e5e6      	b.n	8001c50 <__aeabi_ddiv+0xe4>
 8002082:	1d17      	adds	r7, r2, #4
 8002084:	4297      	cmp	r7, r2
 8002086:	4192      	sbcs	r2, r2
 8002088:	4253      	negs	r3, r2
 800208a:	449b      	add	fp, r3
 800208c:	08fa      	lsrs	r2, r7, #3
 800208e:	e5e0      	b.n	8001c52 <__aeabi_ddiv+0xe6>
 8002090:	2800      	cmp	r0, #0
 8002092:	d100      	bne.n	8002096 <__aeabi_ddiv+0x52a>
 8002094:	e5d7      	b.n	8001c46 <__aeabi_ddiv+0xda>
 8002096:	1871      	adds	r1, r6, r1
 8002098:	1e53      	subs	r3, r2, #1
 800209a:	42b1      	cmp	r1, r6
 800209c:	d327      	bcc.n	80020ee <__aeabi_ddiv+0x582>
 800209e:	42a9      	cmp	r1, r5
 80020a0:	d315      	bcc.n	80020ce <__aeabi_ddiv+0x562>
 80020a2:	d058      	beq.n	8002156 <__aeabi_ddiv+0x5ea>
 80020a4:	001a      	movs	r2, r3
 80020a6:	e773      	b.n	8001f90 <__aeabi_ddiv+0x424>
 80020a8:	2b00      	cmp	r3, #0
 80020aa:	dc00      	bgt.n	80020ae <__aeabi_ddiv+0x542>
 80020ac:	e604      	b.n	8001cb8 <__aeabi_ddiv+0x14c>
 80020ae:	2301      	movs	r3, #1
 80020b0:	2200      	movs	r2, #0
 80020b2:	449b      	add	fp, r3
 80020b4:	e5cd      	b.n	8001c52 <__aeabi_ddiv+0xe6>
 80020b6:	2302      	movs	r3, #2
 80020b8:	4447      	add	r7, r8
 80020ba:	4547      	cmp	r7, r8
 80020bc:	4189      	sbcs	r1, r1
 80020be:	425b      	negs	r3, r3
 80020c0:	469c      	mov	ip, r3
 80020c2:	4249      	negs	r1, r1
 80020c4:	1989      	adds	r1, r1, r6
 80020c6:	190c      	adds	r4, r1, r4
 80020c8:	44e3      	add	fp, ip
 80020ca:	1a24      	subs	r4, r4, r0
 80020cc:	e703      	b.n	8001ed6 <__aeabi_ddiv+0x36a>
 80020ce:	4643      	mov	r3, r8
 80020d0:	005f      	lsls	r7, r3, #1
 80020d2:	4547      	cmp	r7, r8
 80020d4:	419b      	sbcs	r3, r3
 80020d6:	46b8      	mov	r8, r7
 80020d8:	425b      	negs	r3, r3
 80020da:	199e      	adds	r6, r3, r6
 80020dc:	3a02      	subs	r2, #2
 80020de:	1989      	adds	r1, r1, r6
 80020e0:	42a9      	cmp	r1, r5
 80020e2:	d000      	beq.n	80020e6 <__aeabi_ddiv+0x57a>
 80020e4:	e754      	b.n	8001f90 <__aeabi_ddiv+0x424>
 80020e6:	4540      	cmp	r0, r8
 80020e8:	d000      	beq.n	80020ec <__aeabi_ddiv+0x580>
 80020ea:	e751      	b.n	8001f90 <__aeabi_ddiv+0x424>
 80020ec:	e5ab      	b.n	8001c46 <__aeabi_ddiv+0xda>
 80020ee:	001a      	movs	r2, r3
 80020f0:	e7f6      	b.n	80020e0 <__aeabi_ddiv+0x574>
 80020f2:	211f      	movs	r1, #31
 80020f4:	465f      	mov	r7, fp
 80020f6:	4249      	negs	r1, r1
 80020f8:	1b0c      	subs	r4, r1, r4
 80020fa:	40e7      	lsrs	r7, r4
 80020fc:	2b20      	cmp	r3, #32
 80020fe:	d007      	beq.n	8002110 <__aeabi_ddiv+0x5a4>
 8002100:	491a      	ldr	r1, [pc, #104]	; (800216c <__aeabi_ddiv+0x600>)
 8002102:	9b00      	ldr	r3, [sp, #0]
 8002104:	468c      	mov	ip, r1
 8002106:	4463      	add	r3, ip
 8002108:	0018      	movs	r0, r3
 800210a:	465b      	mov	r3, fp
 800210c:	4083      	lsls	r3, r0
 800210e:	431a      	orrs	r2, r3
 8002110:	1e50      	subs	r0, r2, #1
 8002112:	4182      	sbcs	r2, r0
 8002114:	433a      	orrs	r2, r7
 8002116:	2707      	movs	r7, #7
 8002118:	2300      	movs	r3, #0
 800211a:	4017      	ands	r7, r2
 800211c:	d009      	beq.n	8002132 <__aeabi_ddiv+0x5c6>
 800211e:	210f      	movs	r1, #15
 8002120:	2300      	movs	r3, #0
 8002122:	4011      	ands	r1, r2
 8002124:	0014      	movs	r4, r2
 8002126:	2904      	cmp	r1, #4
 8002128:	d195      	bne.n	8002056 <__aeabi_ddiv+0x4ea>
 800212a:	0022      	movs	r2, r4
 800212c:	075f      	lsls	r7, r3, #29
 800212e:	025b      	lsls	r3, r3, #9
 8002130:	0b1b      	lsrs	r3, r3, #12
 8002132:	08d2      	lsrs	r2, r2, #3
 8002134:	4317      	orrs	r7, r2
 8002136:	2200      	movs	r2, #0
 8002138:	e5a6      	b.n	8001c88 <__aeabi_ddiv+0x11c>
 800213a:	2380      	movs	r3, #128	; 0x80
 800213c:	4659      	mov	r1, fp
 800213e:	031b      	lsls	r3, r3, #12
 8002140:	430b      	orrs	r3, r1
 8002142:	031b      	lsls	r3, r3, #12
 8002144:	0017      	movs	r7, r2
 8002146:	0b1b      	lsrs	r3, r3, #12
 8002148:	4a06      	ldr	r2, [pc, #24]	; (8002164 <__aeabi_ddiv+0x5f8>)
 800214a:	e59d      	b.n	8001c88 <__aeabi_ddiv+0x11c>
 800214c:	42bd      	cmp	r5, r7
 800214e:	d8b2      	bhi.n	80020b6 <__aeabi_ddiv+0x54a>
 8002150:	469b      	mov	fp, r3
 8002152:	2400      	movs	r4, #0
 8002154:	e6bf      	b.n	8001ed6 <__aeabi_ddiv+0x36a>
 8002156:	4580      	cmp	r8, r0
 8002158:	d3b9      	bcc.n	80020ce <__aeabi_ddiv+0x562>
 800215a:	001a      	movs	r2, r3
 800215c:	e7c3      	b.n	80020e6 <__aeabi_ddiv+0x57a>
 800215e:	46c0      	nop			; (mov r8, r8)
 8002160:	000003ff 	.word	0x000003ff
 8002164:	000007ff 	.word	0x000007ff
 8002168:	0000041e 	.word	0x0000041e
 800216c:	0000043e 	.word	0x0000043e

08002170 <__eqdf2>:
 8002170:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002172:	464f      	mov	r7, r9
 8002174:	4646      	mov	r6, r8
 8002176:	46d6      	mov	lr, sl
 8002178:	4684      	mov	ip, r0
 800217a:	b5c0      	push	{r6, r7, lr}
 800217c:	4680      	mov	r8, r0
 800217e:	4e19      	ldr	r6, [pc, #100]	; (80021e4 <__eqdf2+0x74>)
 8002180:	0318      	lsls	r0, r3, #12
 8002182:	030f      	lsls	r7, r1, #12
 8002184:	004d      	lsls	r5, r1, #1
 8002186:	0b00      	lsrs	r0, r0, #12
 8002188:	005c      	lsls	r4, r3, #1
 800218a:	4682      	mov	sl, r0
 800218c:	0b3f      	lsrs	r7, r7, #12
 800218e:	0d6d      	lsrs	r5, r5, #21
 8002190:	0fc9      	lsrs	r1, r1, #31
 8002192:	4691      	mov	r9, r2
 8002194:	0d64      	lsrs	r4, r4, #21
 8002196:	0fdb      	lsrs	r3, r3, #31
 8002198:	2001      	movs	r0, #1
 800219a:	42b5      	cmp	r5, r6
 800219c:	d00a      	beq.n	80021b4 <__eqdf2+0x44>
 800219e:	42b4      	cmp	r4, r6
 80021a0:	d003      	beq.n	80021aa <__eqdf2+0x3a>
 80021a2:	42a5      	cmp	r5, r4
 80021a4:	d101      	bne.n	80021aa <__eqdf2+0x3a>
 80021a6:	4557      	cmp	r7, sl
 80021a8:	d00c      	beq.n	80021c4 <__eqdf2+0x54>
 80021aa:	bc1c      	pop	{r2, r3, r4}
 80021ac:	4690      	mov	r8, r2
 80021ae:	4699      	mov	r9, r3
 80021b0:	46a2      	mov	sl, r4
 80021b2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80021b4:	4666      	mov	r6, ip
 80021b6:	433e      	orrs	r6, r7
 80021b8:	d1f7      	bne.n	80021aa <__eqdf2+0x3a>
 80021ba:	42ac      	cmp	r4, r5
 80021bc:	d1f5      	bne.n	80021aa <__eqdf2+0x3a>
 80021be:	4654      	mov	r4, sl
 80021c0:	4314      	orrs	r4, r2
 80021c2:	d1f2      	bne.n	80021aa <__eqdf2+0x3a>
 80021c4:	2001      	movs	r0, #1
 80021c6:	45c8      	cmp	r8, r9
 80021c8:	d1ef      	bne.n	80021aa <__eqdf2+0x3a>
 80021ca:	4299      	cmp	r1, r3
 80021cc:	d007      	beq.n	80021de <__eqdf2+0x6e>
 80021ce:	2d00      	cmp	r5, #0
 80021d0:	d1eb      	bne.n	80021aa <__eqdf2+0x3a>
 80021d2:	4663      	mov	r3, ip
 80021d4:	431f      	orrs	r7, r3
 80021d6:	0038      	movs	r0, r7
 80021d8:	1e47      	subs	r7, r0, #1
 80021da:	41b8      	sbcs	r0, r7
 80021dc:	e7e5      	b.n	80021aa <__eqdf2+0x3a>
 80021de:	2000      	movs	r0, #0
 80021e0:	e7e3      	b.n	80021aa <__eqdf2+0x3a>
 80021e2:	46c0      	nop			; (mov r8, r8)
 80021e4:	000007ff 	.word	0x000007ff

080021e8 <__gedf2>:
 80021e8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80021ea:	464f      	mov	r7, r9
 80021ec:	4646      	mov	r6, r8
 80021ee:	46d6      	mov	lr, sl
 80021f0:	004d      	lsls	r5, r1, #1
 80021f2:	b5c0      	push	{r6, r7, lr}
 80021f4:	030e      	lsls	r6, r1, #12
 80021f6:	0fc9      	lsrs	r1, r1, #31
 80021f8:	468a      	mov	sl, r1
 80021fa:	492c      	ldr	r1, [pc, #176]	; (80022ac <__gedf2+0xc4>)
 80021fc:	031f      	lsls	r7, r3, #12
 80021fe:	005c      	lsls	r4, r3, #1
 8002200:	4680      	mov	r8, r0
 8002202:	0b36      	lsrs	r6, r6, #12
 8002204:	0d6d      	lsrs	r5, r5, #21
 8002206:	4691      	mov	r9, r2
 8002208:	0b3f      	lsrs	r7, r7, #12
 800220a:	0d64      	lsrs	r4, r4, #21
 800220c:	0fdb      	lsrs	r3, r3, #31
 800220e:	428d      	cmp	r5, r1
 8002210:	d01e      	beq.n	8002250 <__gedf2+0x68>
 8002212:	428c      	cmp	r4, r1
 8002214:	d016      	beq.n	8002244 <__gedf2+0x5c>
 8002216:	2d00      	cmp	r5, #0
 8002218:	d11e      	bne.n	8002258 <__gedf2+0x70>
 800221a:	4330      	orrs	r0, r6
 800221c:	4684      	mov	ip, r0
 800221e:	2c00      	cmp	r4, #0
 8002220:	d101      	bne.n	8002226 <__gedf2+0x3e>
 8002222:	433a      	orrs	r2, r7
 8002224:	d023      	beq.n	800226e <__gedf2+0x86>
 8002226:	4662      	mov	r2, ip
 8002228:	2a00      	cmp	r2, #0
 800222a:	d01a      	beq.n	8002262 <__gedf2+0x7a>
 800222c:	459a      	cmp	sl, r3
 800222e:	d029      	beq.n	8002284 <__gedf2+0x9c>
 8002230:	4651      	mov	r1, sl
 8002232:	2002      	movs	r0, #2
 8002234:	3901      	subs	r1, #1
 8002236:	4008      	ands	r0, r1
 8002238:	3801      	subs	r0, #1
 800223a:	bc1c      	pop	{r2, r3, r4}
 800223c:	4690      	mov	r8, r2
 800223e:	4699      	mov	r9, r3
 8002240:	46a2      	mov	sl, r4
 8002242:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002244:	0039      	movs	r1, r7
 8002246:	4311      	orrs	r1, r2
 8002248:	d0e5      	beq.n	8002216 <__gedf2+0x2e>
 800224a:	2002      	movs	r0, #2
 800224c:	4240      	negs	r0, r0
 800224e:	e7f4      	b.n	800223a <__gedf2+0x52>
 8002250:	4330      	orrs	r0, r6
 8002252:	d1fa      	bne.n	800224a <__gedf2+0x62>
 8002254:	42ac      	cmp	r4, r5
 8002256:	d00f      	beq.n	8002278 <__gedf2+0x90>
 8002258:	2c00      	cmp	r4, #0
 800225a:	d10f      	bne.n	800227c <__gedf2+0x94>
 800225c:	433a      	orrs	r2, r7
 800225e:	d0e7      	beq.n	8002230 <__gedf2+0x48>
 8002260:	e00c      	b.n	800227c <__gedf2+0x94>
 8002262:	2201      	movs	r2, #1
 8002264:	3b01      	subs	r3, #1
 8002266:	4393      	bics	r3, r2
 8002268:	0018      	movs	r0, r3
 800226a:	3001      	adds	r0, #1
 800226c:	e7e5      	b.n	800223a <__gedf2+0x52>
 800226e:	4663      	mov	r3, ip
 8002270:	2000      	movs	r0, #0
 8002272:	2b00      	cmp	r3, #0
 8002274:	d0e1      	beq.n	800223a <__gedf2+0x52>
 8002276:	e7db      	b.n	8002230 <__gedf2+0x48>
 8002278:	433a      	orrs	r2, r7
 800227a:	d1e6      	bne.n	800224a <__gedf2+0x62>
 800227c:	459a      	cmp	sl, r3
 800227e:	d1d7      	bne.n	8002230 <__gedf2+0x48>
 8002280:	42a5      	cmp	r5, r4
 8002282:	dcd5      	bgt.n	8002230 <__gedf2+0x48>
 8002284:	42a5      	cmp	r5, r4
 8002286:	db05      	blt.n	8002294 <__gedf2+0xac>
 8002288:	42be      	cmp	r6, r7
 800228a:	d8d1      	bhi.n	8002230 <__gedf2+0x48>
 800228c:	d008      	beq.n	80022a0 <__gedf2+0xb8>
 800228e:	2000      	movs	r0, #0
 8002290:	42be      	cmp	r6, r7
 8002292:	d2d2      	bcs.n	800223a <__gedf2+0x52>
 8002294:	4650      	mov	r0, sl
 8002296:	2301      	movs	r3, #1
 8002298:	3801      	subs	r0, #1
 800229a:	4398      	bics	r0, r3
 800229c:	3001      	adds	r0, #1
 800229e:	e7cc      	b.n	800223a <__gedf2+0x52>
 80022a0:	45c8      	cmp	r8, r9
 80022a2:	d8c5      	bhi.n	8002230 <__gedf2+0x48>
 80022a4:	2000      	movs	r0, #0
 80022a6:	45c8      	cmp	r8, r9
 80022a8:	d3f4      	bcc.n	8002294 <__gedf2+0xac>
 80022aa:	e7c6      	b.n	800223a <__gedf2+0x52>
 80022ac:	000007ff 	.word	0x000007ff

080022b0 <__ledf2>:
 80022b0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80022b2:	464f      	mov	r7, r9
 80022b4:	4646      	mov	r6, r8
 80022b6:	46d6      	mov	lr, sl
 80022b8:	004d      	lsls	r5, r1, #1
 80022ba:	b5c0      	push	{r6, r7, lr}
 80022bc:	030e      	lsls	r6, r1, #12
 80022be:	0fc9      	lsrs	r1, r1, #31
 80022c0:	468a      	mov	sl, r1
 80022c2:	492e      	ldr	r1, [pc, #184]	; (800237c <__ledf2+0xcc>)
 80022c4:	031f      	lsls	r7, r3, #12
 80022c6:	005c      	lsls	r4, r3, #1
 80022c8:	4680      	mov	r8, r0
 80022ca:	0b36      	lsrs	r6, r6, #12
 80022cc:	0d6d      	lsrs	r5, r5, #21
 80022ce:	4691      	mov	r9, r2
 80022d0:	0b3f      	lsrs	r7, r7, #12
 80022d2:	0d64      	lsrs	r4, r4, #21
 80022d4:	0fdb      	lsrs	r3, r3, #31
 80022d6:	428d      	cmp	r5, r1
 80022d8:	d018      	beq.n	800230c <__ledf2+0x5c>
 80022da:	428c      	cmp	r4, r1
 80022dc:	d011      	beq.n	8002302 <__ledf2+0x52>
 80022de:	2d00      	cmp	r5, #0
 80022e0:	d118      	bne.n	8002314 <__ledf2+0x64>
 80022e2:	4330      	orrs	r0, r6
 80022e4:	4684      	mov	ip, r0
 80022e6:	2c00      	cmp	r4, #0
 80022e8:	d11e      	bne.n	8002328 <__ledf2+0x78>
 80022ea:	433a      	orrs	r2, r7
 80022ec:	d11c      	bne.n	8002328 <__ledf2+0x78>
 80022ee:	4663      	mov	r3, ip
 80022f0:	2000      	movs	r0, #0
 80022f2:	2b00      	cmp	r3, #0
 80022f4:	d030      	beq.n	8002358 <__ledf2+0xa8>
 80022f6:	4651      	mov	r1, sl
 80022f8:	2002      	movs	r0, #2
 80022fa:	3901      	subs	r1, #1
 80022fc:	4008      	ands	r0, r1
 80022fe:	3801      	subs	r0, #1
 8002300:	e02a      	b.n	8002358 <__ledf2+0xa8>
 8002302:	0039      	movs	r1, r7
 8002304:	4311      	orrs	r1, r2
 8002306:	d0ea      	beq.n	80022de <__ledf2+0x2e>
 8002308:	2002      	movs	r0, #2
 800230a:	e025      	b.n	8002358 <__ledf2+0xa8>
 800230c:	4330      	orrs	r0, r6
 800230e:	d1fb      	bne.n	8002308 <__ledf2+0x58>
 8002310:	42ac      	cmp	r4, r5
 8002312:	d026      	beq.n	8002362 <__ledf2+0xb2>
 8002314:	2c00      	cmp	r4, #0
 8002316:	d126      	bne.n	8002366 <__ledf2+0xb6>
 8002318:	433a      	orrs	r2, r7
 800231a:	d124      	bne.n	8002366 <__ledf2+0xb6>
 800231c:	4651      	mov	r1, sl
 800231e:	2002      	movs	r0, #2
 8002320:	3901      	subs	r1, #1
 8002322:	4008      	ands	r0, r1
 8002324:	3801      	subs	r0, #1
 8002326:	e017      	b.n	8002358 <__ledf2+0xa8>
 8002328:	4662      	mov	r2, ip
 800232a:	2a00      	cmp	r2, #0
 800232c:	d00f      	beq.n	800234e <__ledf2+0x9e>
 800232e:	459a      	cmp	sl, r3
 8002330:	d1e1      	bne.n	80022f6 <__ledf2+0x46>
 8002332:	42a5      	cmp	r5, r4
 8002334:	db05      	blt.n	8002342 <__ledf2+0x92>
 8002336:	42be      	cmp	r6, r7
 8002338:	d8dd      	bhi.n	80022f6 <__ledf2+0x46>
 800233a:	d019      	beq.n	8002370 <__ledf2+0xc0>
 800233c:	2000      	movs	r0, #0
 800233e:	42be      	cmp	r6, r7
 8002340:	d20a      	bcs.n	8002358 <__ledf2+0xa8>
 8002342:	4650      	mov	r0, sl
 8002344:	2301      	movs	r3, #1
 8002346:	3801      	subs	r0, #1
 8002348:	4398      	bics	r0, r3
 800234a:	3001      	adds	r0, #1
 800234c:	e004      	b.n	8002358 <__ledf2+0xa8>
 800234e:	2201      	movs	r2, #1
 8002350:	3b01      	subs	r3, #1
 8002352:	4393      	bics	r3, r2
 8002354:	0018      	movs	r0, r3
 8002356:	3001      	adds	r0, #1
 8002358:	bc1c      	pop	{r2, r3, r4}
 800235a:	4690      	mov	r8, r2
 800235c:	4699      	mov	r9, r3
 800235e:	46a2      	mov	sl, r4
 8002360:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002362:	433a      	orrs	r2, r7
 8002364:	d1d0      	bne.n	8002308 <__ledf2+0x58>
 8002366:	459a      	cmp	sl, r3
 8002368:	d1c5      	bne.n	80022f6 <__ledf2+0x46>
 800236a:	42a5      	cmp	r5, r4
 800236c:	dcc3      	bgt.n	80022f6 <__ledf2+0x46>
 800236e:	e7e0      	b.n	8002332 <__ledf2+0x82>
 8002370:	45c8      	cmp	r8, r9
 8002372:	d8c0      	bhi.n	80022f6 <__ledf2+0x46>
 8002374:	2000      	movs	r0, #0
 8002376:	45c8      	cmp	r8, r9
 8002378:	d3e3      	bcc.n	8002342 <__ledf2+0x92>
 800237a:	e7ed      	b.n	8002358 <__ledf2+0xa8>
 800237c:	000007ff 	.word	0x000007ff

08002380 <__aeabi_dmul>:
 8002380:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002382:	4657      	mov	r7, sl
 8002384:	46de      	mov	lr, fp
 8002386:	464e      	mov	r6, r9
 8002388:	4645      	mov	r5, r8
 800238a:	b5e0      	push	{r5, r6, r7, lr}
 800238c:	4683      	mov	fp, r0
 800238e:	0006      	movs	r6, r0
 8002390:	030f      	lsls	r7, r1, #12
 8002392:	0048      	lsls	r0, r1, #1
 8002394:	b087      	sub	sp, #28
 8002396:	4692      	mov	sl, r2
 8002398:	001d      	movs	r5, r3
 800239a:	0b3f      	lsrs	r7, r7, #12
 800239c:	0d40      	lsrs	r0, r0, #21
 800239e:	0fcc      	lsrs	r4, r1, #31
 80023a0:	2800      	cmp	r0, #0
 80023a2:	d100      	bne.n	80023a6 <__aeabi_dmul+0x26>
 80023a4:	e06f      	b.n	8002486 <__aeabi_dmul+0x106>
 80023a6:	4bde      	ldr	r3, [pc, #888]	; (8002720 <__aeabi_dmul+0x3a0>)
 80023a8:	4298      	cmp	r0, r3
 80023aa:	d038      	beq.n	800241e <__aeabi_dmul+0x9e>
 80023ac:	2380      	movs	r3, #128	; 0x80
 80023ae:	00ff      	lsls	r7, r7, #3
 80023b0:	041b      	lsls	r3, r3, #16
 80023b2:	431f      	orrs	r7, r3
 80023b4:	0f73      	lsrs	r3, r6, #29
 80023b6:	433b      	orrs	r3, r7
 80023b8:	9301      	str	r3, [sp, #4]
 80023ba:	4bda      	ldr	r3, [pc, #872]	; (8002724 <__aeabi_dmul+0x3a4>)
 80023bc:	2700      	movs	r7, #0
 80023be:	4699      	mov	r9, r3
 80023c0:	2300      	movs	r3, #0
 80023c2:	469b      	mov	fp, r3
 80023c4:	00f6      	lsls	r6, r6, #3
 80023c6:	4481      	add	r9, r0
 80023c8:	032b      	lsls	r3, r5, #12
 80023ca:	0069      	lsls	r1, r5, #1
 80023cc:	0b1b      	lsrs	r3, r3, #12
 80023ce:	4652      	mov	r2, sl
 80023d0:	4698      	mov	r8, r3
 80023d2:	0d49      	lsrs	r1, r1, #21
 80023d4:	0fed      	lsrs	r5, r5, #31
 80023d6:	2900      	cmp	r1, #0
 80023d8:	d100      	bne.n	80023dc <__aeabi_dmul+0x5c>
 80023da:	e085      	b.n	80024e8 <__aeabi_dmul+0x168>
 80023dc:	4bd0      	ldr	r3, [pc, #832]	; (8002720 <__aeabi_dmul+0x3a0>)
 80023de:	4299      	cmp	r1, r3
 80023e0:	d100      	bne.n	80023e4 <__aeabi_dmul+0x64>
 80023e2:	e073      	b.n	80024cc <__aeabi_dmul+0x14c>
 80023e4:	4643      	mov	r3, r8
 80023e6:	00da      	lsls	r2, r3, #3
 80023e8:	2380      	movs	r3, #128	; 0x80
 80023ea:	041b      	lsls	r3, r3, #16
 80023ec:	4313      	orrs	r3, r2
 80023ee:	4652      	mov	r2, sl
 80023f0:	48cc      	ldr	r0, [pc, #816]	; (8002724 <__aeabi_dmul+0x3a4>)
 80023f2:	0f52      	lsrs	r2, r2, #29
 80023f4:	4684      	mov	ip, r0
 80023f6:	4313      	orrs	r3, r2
 80023f8:	4652      	mov	r2, sl
 80023fa:	2000      	movs	r0, #0
 80023fc:	4461      	add	r1, ip
 80023fe:	00d2      	lsls	r2, r2, #3
 8002400:	4489      	add	r9, r1
 8002402:	0021      	movs	r1, r4
 8002404:	4069      	eors	r1, r5
 8002406:	9100      	str	r1, [sp, #0]
 8002408:	468c      	mov	ip, r1
 800240a:	2101      	movs	r1, #1
 800240c:	4449      	add	r1, r9
 800240e:	468a      	mov	sl, r1
 8002410:	2f0f      	cmp	r7, #15
 8002412:	d900      	bls.n	8002416 <__aeabi_dmul+0x96>
 8002414:	e090      	b.n	8002538 <__aeabi_dmul+0x1b8>
 8002416:	49c4      	ldr	r1, [pc, #784]	; (8002728 <__aeabi_dmul+0x3a8>)
 8002418:	00bf      	lsls	r7, r7, #2
 800241a:	59cf      	ldr	r7, [r1, r7]
 800241c:	46bf      	mov	pc, r7
 800241e:	465b      	mov	r3, fp
 8002420:	433b      	orrs	r3, r7
 8002422:	9301      	str	r3, [sp, #4]
 8002424:	d000      	beq.n	8002428 <__aeabi_dmul+0xa8>
 8002426:	e16a      	b.n	80026fe <__aeabi_dmul+0x37e>
 8002428:	2302      	movs	r3, #2
 800242a:	2708      	movs	r7, #8
 800242c:	2600      	movs	r6, #0
 800242e:	4681      	mov	r9, r0
 8002430:	469b      	mov	fp, r3
 8002432:	e7c9      	b.n	80023c8 <__aeabi_dmul+0x48>
 8002434:	0032      	movs	r2, r6
 8002436:	4658      	mov	r0, fp
 8002438:	9b01      	ldr	r3, [sp, #4]
 800243a:	4661      	mov	r1, ip
 800243c:	9100      	str	r1, [sp, #0]
 800243e:	2802      	cmp	r0, #2
 8002440:	d100      	bne.n	8002444 <__aeabi_dmul+0xc4>
 8002442:	e075      	b.n	8002530 <__aeabi_dmul+0x1b0>
 8002444:	2803      	cmp	r0, #3
 8002446:	d100      	bne.n	800244a <__aeabi_dmul+0xca>
 8002448:	e1fe      	b.n	8002848 <__aeabi_dmul+0x4c8>
 800244a:	2801      	cmp	r0, #1
 800244c:	d000      	beq.n	8002450 <__aeabi_dmul+0xd0>
 800244e:	e12c      	b.n	80026aa <__aeabi_dmul+0x32a>
 8002450:	2300      	movs	r3, #0
 8002452:	2700      	movs	r7, #0
 8002454:	2600      	movs	r6, #0
 8002456:	2500      	movs	r5, #0
 8002458:	033f      	lsls	r7, r7, #12
 800245a:	0d2a      	lsrs	r2, r5, #20
 800245c:	0b3f      	lsrs	r7, r7, #12
 800245e:	48b3      	ldr	r0, [pc, #716]	; (800272c <__aeabi_dmul+0x3ac>)
 8002460:	0512      	lsls	r2, r2, #20
 8002462:	433a      	orrs	r2, r7
 8002464:	4002      	ands	r2, r0
 8002466:	051b      	lsls	r3, r3, #20
 8002468:	4313      	orrs	r3, r2
 800246a:	9a00      	ldr	r2, [sp, #0]
 800246c:	005b      	lsls	r3, r3, #1
 800246e:	07d1      	lsls	r1, r2, #31
 8002470:	085b      	lsrs	r3, r3, #1
 8002472:	430b      	orrs	r3, r1
 8002474:	0030      	movs	r0, r6
 8002476:	0019      	movs	r1, r3
 8002478:	b007      	add	sp, #28
 800247a:	bc3c      	pop	{r2, r3, r4, r5}
 800247c:	4690      	mov	r8, r2
 800247e:	4699      	mov	r9, r3
 8002480:	46a2      	mov	sl, r4
 8002482:	46ab      	mov	fp, r5
 8002484:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002486:	465b      	mov	r3, fp
 8002488:	433b      	orrs	r3, r7
 800248a:	9301      	str	r3, [sp, #4]
 800248c:	d100      	bne.n	8002490 <__aeabi_dmul+0x110>
 800248e:	e12f      	b.n	80026f0 <__aeabi_dmul+0x370>
 8002490:	2f00      	cmp	r7, #0
 8002492:	d100      	bne.n	8002496 <__aeabi_dmul+0x116>
 8002494:	e1a5      	b.n	80027e2 <__aeabi_dmul+0x462>
 8002496:	0038      	movs	r0, r7
 8002498:	f000 fe8e 	bl	80031b8 <__clzsi2>
 800249c:	0003      	movs	r3, r0
 800249e:	3b0b      	subs	r3, #11
 80024a0:	2b1c      	cmp	r3, #28
 80024a2:	dd00      	ble.n	80024a6 <__aeabi_dmul+0x126>
 80024a4:	e196      	b.n	80027d4 <__aeabi_dmul+0x454>
 80024a6:	221d      	movs	r2, #29
 80024a8:	1ad3      	subs	r3, r2, r3
 80024aa:	465a      	mov	r2, fp
 80024ac:	0001      	movs	r1, r0
 80024ae:	40da      	lsrs	r2, r3
 80024b0:	465e      	mov	r6, fp
 80024b2:	3908      	subs	r1, #8
 80024b4:	408f      	lsls	r7, r1
 80024b6:	0013      	movs	r3, r2
 80024b8:	408e      	lsls	r6, r1
 80024ba:	433b      	orrs	r3, r7
 80024bc:	9301      	str	r3, [sp, #4]
 80024be:	4b9c      	ldr	r3, [pc, #624]	; (8002730 <__aeabi_dmul+0x3b0>)
 80024c0:	2700      	movs	r7, #0
 80024c2:	1a1b      	subs	r3, r3, r0
 80024c4:	4699      	mov	r9, r3
 80024c6:	2300      	movs	r3, #0
 80024c8:	469b      	mov	fp, r3
 80024ca:	e77d      	b.n	80023c8 <__aeabi_dmul+0x48>
 80024cc:	4641      	mov	r1, r8
 80024ce:	4653      	mov	r3, sl
 80024d0:	430b      	orrs	r3, r1
 80024d2:	4993      	ldr	r1, [pc, #588]	; (8002720 <__aeabi_dmul+0x3a0>)
 80024d4:	468c      	mov	ip, r1
 80024d6:	44e1      	add	r9, ip
 80024d8:	2b00      	cmp	r3, #0
 80024da:	d000      	beq.n	80024de <__aeabi_dmul+0x15e>
 80024dc:	e11a      	b.n	8002714 <__aeabi_dmul+0x394>
 80024de:	2202      	movs	r2, #2
 80024e0:	2002      	movs	r0, #2
 80024e2:	4317      	orrs	r7, r2
 80024e4:	2200      	movs	r2, #0
 80024e6:	e78c      	b.n	8002402 <__aeabi_dmul+0x82>
 80024e8:	4313      	orrs	r3, r2
 80024ea:	d100      	bne.n	80024ee <__aeabi_dmul+0x16e>
 80024ec:	e10d      	b.n	800270a <__aeabi_dmul+0x38a>
 80024ee:	4643      	mov	r3, r8
 80024f0:	2b00      	cmp	r3, #0
 80024f2:	d100      	bne.n	80024f6 <__aeabi_dmul+0x176>
 80024f4:	e181      	b.n	80027fa <__aeabi_dmul+0x47a>
 80024f6:	4640      	mov	r0, r8
 80024f8:	f000 fe5e 	bl	80031b8 <__clzsi2>
 80024fc:	0002      	movs	r2, r0
 80024fe:	3a0b      	subs	r2, #11
 8002500:	2a1c      	cmp	r2, #28
 8002502:	dd00      	ble.n	8002506 <__aeabi_dmul+0x186>
 8002504:	e172      	b.n	80027ec <__aeabi_dmul+0x46c>
 8002506:	0001      	movs	r1, r0
 8002508:	4643      	mov	r3, r8
 800250a:	3908      	subs	r1, #8
 800250c:	408b      	lsls	r3, r1
 800250e:	4698      	mov	r8, r3
 8002510:	231d      	movs	r3, #29
 8002512:	1a9a      	subs	r2, r3, r2
 8002514:	4653      	mov	r3, sl
 8002516:	40d3      	lsrs	r3, r2
 8002518:	001a      	movs	r2, r3
 800251a:	4643      	mov	r3, r8
 800251c:	4313      	orrs	r3, r2
 800251e:	4652      	mov	r2, sl
 8002520:	408a      	lsls	r2, r1
 8002522:	4649      	mov	r1, r9
 8002524:	1a08      	subs	r0, r1, r0
 8002526:	4982      	ldr	r1, [pc, #520]	; (8002730 <__aeabi_dmul+0x3b0>)
 8002528:	4689      	mov	r9, r1
 800252a:	4481      	add	r9, r0
 800252c:	2000      	movs	r0, #0
 800252e:	e768      	b.n	8002402 <__aeabi_dmul+0x82>
 8002530:	4b7b      	ldr	r3, [pc, #492]	; (8002720 <__aeabi_dmul+0x3a0>)
 8002532:	2700      	movs	r7, #0
 8002534:	2600      	movs	r6, #0
 8002536:	e78e      	b.n	8002456 <__aeabi_dmul+0xd6>
 8002538:	0c14      	lsrs	r4, r2, #16
 800253a:	0412      	lsls	r2, r2, #16
 800253c:	0c12      	lsrs	r2, r2, #16
 800253e:	0011      	movs	r1, r2
 8002540:	0c37      	lsrs	r7, r6, #16
 8002542:	0436      	lsls	r6, r6, #16
 8002544:	0c35      	lsrs	r5, r6, #16
 8002546:	4379      	muls	r1, r7
 8002548:	0028      	movs	r0, r5
 800254a:	468c      	mov	ip, r1
 800254c:	002e      	movs	r6, r5
 800254e:	4360      	muls	r0, r4
 8002550:	4460      	add	r0, ip
 8002552:	4683      	mov	fp, r0
 8002554:	4356      	muls	r6, r2
 8002556:	0021      	movs	r1, r4
 8002558:	0c30      	lsrs	r0, r6, #16
 800255a:	4680      	mov	r8, r0
 800255c:	4658      	mov	r0, fp
 800255e:	4379      	muls	r1, r7
 8002560:	4440      	add	r0, r8
 8002562:	9102      	str	r1, [sp, #8]
 8002564:	4584      	cmp	ip, r0
 8002566:	d906      	bls.n	8002576 <__aeabi_dmul+0x1f6>
 8002568:	4688      	mov	r8, r1
 800256a:	2180      	movs	r1, #128	; 0x80
 800256c:	0249      	lsls	r1, r1, #9
 800256e:	468c      	mov	ip, r1
 8002570:	44e0      	add	r8, ip
 8002572:	4641      	mov	r1, r8
 8002574:	9102      	str	r1, [sp, #8]
 8002576:	0436      	lsls	r6, r6, #16
 8002578:	0c01      	lsrs	r1, r0, #16
 800257a:	0c36      	lsrs	r6, r6, #16
 800257c:	0400      	lsls	r0, r0, #16
 800257e:	468b      	mov	fp, r1
 8002580:	1981      	adds	r1, r0, r6
 8002582:	0c1e      	lsrs	r6, r3, #16
 8002584:	041b      	lsls	r3, r3, #16
 8002586:	0c1b      	lsrs	r3, r3, #16
 8002588:	9103      	str	r1, [sp, #12]
 800258a:	0019      	movs	r1, r3
 800258c:	4379      	muls	r1, r7
 800258e:	468c      	mov	ip, r1
 8002590:	0028      	movs	r0, r5
 8002592:	4375      	muls	r5, r6
 8002594:	4465      	add	r5, ip
 8002596:	46a8      	mov	r8, r5
 8002598:	4358      	muls	r0, r3
 800259a:	0c05      	lsrs	r5, r0, #16
 800259c:	4445      	add	r5, r8
 800259e:	4377      	muls	r7, r6
 80025a0:	42a9      	cmp	r1, r5
 80025a2:	d903      	bls.n	80025ac <__aeabi_dmul+0x22c>
 80025a4:	2180      	movs	r1, #128	; 0x80
 80025a6:	0249      	lsls	r1, r1, #9
 80025a8:	468c      	mov	ip, r1
 80025aa:	4467      	add	r7, ip
 80025ac:	0c29      	lsrs	r1, r5, #16
 80025ae:	468c      	mov	ip, r1
 80025b0:	0039      	movs	r1, r7
 80025b2:	0400      	lsls	r0, r0, #16
 80025b4:	0c00      	lsrs	r0, r0, #16
 80025b6:	042d      	lsls	r5, r5, #16
 80025b8:	182d      	adds	r5, r5, r0
 80025ba:	4461      	add	r1, ip
 80025bc:	44ab      	add	fp, r5
 80025be:	9105      	str	r1, [sp, #20]
 80025c0:	4659      	mov	r1, fp
 80025c2:	9104      	str	r1, [sp, #16]
 80025c4:	9901      	ldr	r1, [sp, #4]
 80025c6:	040f      	lsls	r7, r1, #16
 80025c8:	0c3f      	lsrs	r7, r7, #16
 80025ca:	0c08      	lsrs	r0, r1, #16
 80025cc:	0039      	movs	r1, r7
 80025ce:	4351      	muls	r1, r2
 80025d0:	4342      	muls	r2, r0
 80025d2:	4690      	mov	r8, r2
 80025d4:	0002      	movs	r2, r0
 80025d6:	468c      	mov	ip, r1
 80025d8:	0c09      	lsrs	r1, r1, #16
 80025da:	468b      	mov	fp, r1
 80025dc:	4362      	muls	r2, r4
 80025de:	437c      	muls	r4, r7
 80025e0:	4444      	add	r4, r8
 80025e2:	445c      	add	r4, fp
 80025e4:	45a0      	cmp	r8, r4
 80025e6:	d903      	bls.n	80025f0 <__aeabi_dmul+0x270>
 80025e8:	2180      	movs	r1, #128	; 0x80
 80025ea:	0249      	lsls	r1, r1, #9
 80025ec:	4688      	mov	r8, r1
 80025ee:	4442      	add	r2, r8
 80025f0:	0c21      	lsrs	r1, r4, #16
 80025f2:	4688      	mov	r8, r1
 80025f4:	4661      	mov	r1, ip
 80025f6:	0409      	lsls	r1, r1, #16
 80025f8:	0c09      	lsrs	r1, r1, #16
 80025fa:	468c      	mov	ip, r1
 80025fc:	0039      	movs	r1, r7
 80025fe:	4359      	muls	r1, r3
 8002600:	4343      	muls	r3, r0
 8002602:	4370      	muls	r0, r6
 8002604:	437e      	muls	r6, r7
 8002606:	0c0f      	lsrs	r7, r1, #16
 8002608:	18f6      	adds	r6, r6, r3
 800260a:	0424      	lsls	r4, r4, #16
 800260c:	19be      	adds	r6, r7, r6
 800260e:	4464      	add	r4, ip
 8002610:	4442      	add	r2, r8
 8002612:	468c      	mov	ip, r1
 8002614:	42b3      	cmp	r3, r6
 8002616:	d903      	bls.n	8002620 <__aeabi_dmul+0x2a0>
 8002618:	2380      	movs	r3, #128	; 0x80
 800261a:	025b      	lsls	r3, r3, #9
 800261c:	4698      	mov	r8, r3
 800261e:	4440      	add	r0, r8
 8002620:	9b02      	ldr	r3, [sp, #8]
 8002622:	4661      	mov	r1, ip
 8002624:	4698      	mov	r8, r3
 8002626:	9b04      	ldr	r3, [sp, #16]
 8002628:	0437      	lsls	r7, r6, #16
 800262a:	4443      	add	r3, r8
 800262c:	469b      	mov	fp, r3
 800262e:	45ab      	cmp	fp, r5
 8002630:	41ad      	sbcs	r5, r5
 8002632:	426b      	negs	r3, r5
 8002634:	040d      	lsls	r5, r1, #16
 8002636:	9905      	ldr	r1, [sp, #20]
 8002638:	0c2d      	lsrs	r5, r5, #16
 800263a:	468c      	mov	ip, r1
 800263c:	197f      	adds	r7, r7, r5
 800263e:	4467      	add	r7, ip
 8002640:	18fd      	adds	r5, r7, r3
 8002642:	46a8      	mov	r8, r5
 8002644:	465d      	mov	r5, fp
 8002646:	192d      	adds	r5, r5, r4
 8002648:	42a5      	cmp	r5, r4
 800264a:	41a4      	sbcs	r4, r4
 800264c:	4693      	mov	fp, r2
 800264e:	4264      	negs	r4, r4
 8002650:	46a4      	mov	ip, r4
 8002652:	44c3      	add	fp, r8
 8002654:	44dc      	add	ip, fp
 8002656:	428f      	cmp	r7, r1
 8002658:	41bf      	sbcs	r7, r7
 800265a:	4598      	cmp	r8, r3
 800265c:	419b      	sbcs	r3, r3
 800265e:	4593      	cmp	fp, r2
 8002660:	4192      	sbcs	r2, r2
 8002662:	45a4      	cmp	ip, r4
 8002664:	41a4      	sbcs	r4, r4
 8002666:	425b      	negs	r3, r3
 8002668:	427f      	negs	r7, r7
 800266a:	431f      	orrs	r7, r3
 800266c:	0c36      	lsrs	r6, r6, #16
 800266e:	4252      	negs	r2, r2
 8002670:	4264      	negs	r4, r4
 8002672:	19bf      	adds	r7, r7, r6
 8002674:	4322      	orrs	r2, r4
 8002676:	18bf      	adds	r7, r7, r2
 8002678:	4662      	mov	r2, ip
 800267a:	1838      	adds	r0, r7, r0
 800267c:	0243      	lsls	r3, r0, #9
 800267e:	0dd2      	lsrs	r2, r2, #23
 8002680:	9903      	ldr	r1, [sp, #12]
 8002682:	4313      	orrs	r3, r2
 8002684:	026a      	lsls	r2, r5, #9
 8002686:	430a      	orrs	r2, r1
 8002688:	1e50      	subs	r0, r2, #1
 800268a:	4182      	sbcs	r2, r0
 800268c:	4661      	mov	r1, ip
 800268e:	0ded      	lsrs	r5, r5, #23
 8002690:	432a      	orrs	r2, r5
 8002692:	024e      	lsls	r6, r1, #9
 8002694:	4332      	orrs	r2, r6
 8002696:	01d9      	lsls	r1, r3, #7
 8002698:	d400      	bmi.n	800269c <__aeabi_dmul+0x31c>
 800269a:	e0b3      	b.n	8002804 <__aeabi_dmul+0x484>
 800269c:	2601      	movs	r6, #1
 800269e:	0850      	lsrs	r0, r2, #1
 80026a0:	4032      	ands	r2, r6
 80026a2:	4302      	orrs	r2, r0
 80026a4:	07de      	lsls	r6, r3, #31
 80026a6:	4332      	orrs	r2, r6
 80026a8:	085b      	lsrs	r3, r3, #1
 80026aa:	4c22      	ldr	r4, [pc, #136]	; (8002734 <__aeabi_dmul+0x3b4>)
 80026ac:	4454      	add	r4, sl
 80026ae:	2c00      	cmp	r4, #0
 80026b0:	dd62      	ble.n	8002778 <__aeabi_dmul+0x3f8>
 80026b2:	0751      	lsls	r1, r2, #29
 80026b4:	d009      	beq.n	80026ca <__aeabi_dmul+0x34a>
 80026b6:	200f      	movs	r0, #15
 80026b8:	4010      	ands	r0, r2
 80026ba:	2804      	cmp	r0, #4
 80026bc:	d005      	beq.n	80026ca <__aeabi_dmul+0x34a>
 80026be:	1d10      	adds	r0, r2, #4
 80026c0:	4290      	cmp	r0, r2
 80026c2:	4192      	sbcs	r2, r2
 80026c4:	4252      	negs	r2, r2
 80026c6:	189b      	adds	r3, r3, r2
 80026c8:	0002      	movs	r2, r0
 80026ca:	01d9      	lsls	r1, r3, #7
 80026cc:	d504      	bpl.n	80026d8 <__aeabi_dmul+0x358>
 80026ce:	2480      	movs	r4, #128	; 0x80
 80026d0:	4819      	ldr	r0, [pc, #100]	; (8002738 <__aeabi_dmul+0x3b8>)
 80026d2:	00e4      	lsls	r4, r4, #3
 80026d4:	4003      	ands	r3, r0
 80026d6:	4454      	add	r4, sl
 80026d8:	4818      	ldr	r0, [pc, #96]	; (800273c <__aeabi_dmul+0x3bc>)
 80026da:	4284      	cmp	r4, r0
 80026dc:	dd00      	ble.n	80026e0 <__aeabi_dmul+0x360>
 80026de:	e727      	b.n	8002530 <__aeabi_dmul+0x1b0>
 80026e0:	075e      	lsls	r6, r3, #29
 80026e2:	025b      	lsls	r3, r3, #9
 80026e4:	08d2      	lsrs	r2, r2, #3
 80026e6:	0b1f      	lsrs	r7, r3, #12
 80026e8:	0563      	lsls	r3, r4, #21
 80026ea:	4316      	orrs	r6, r2
 80026ec:	0d5b      	lsrs	r3, r3, #21
 80026ee:	e6b2      	b.n	8002456 <__aeabi_dmul+0xd6>
 80026f0:	2300      	movs	r3, #0
 80026f2:	4699      	mov	r9, r3
 80026f4:	3301      	adds	r3, #1
 80026f6:	2704      	movs	r7, #4
 80026f8:	2600      	movs	r6, #0
 80026fa:	469b      	mov	fp, r3
 80026fc:	e664      	b.n	80023c8 <__aeabi_dmul+0x48>
 80026fe:	2303      	movs	r3, #3
 8002700:	9701      	str	r7, [sp, #4]
 8002702:	4681      	mov	r9, r0
 8002704:	270c      	movs	r7, #12
 8002706:	469b      	mov	fp, r3
 8002708:	e65e      	b.n	80023c8 <__aeabi_dmul+0x48>
 800270a:	2201      	movs	r2, #1
 800270c:	2001      	movs	r0, #1
 800270e:	4317      	orrs	r7, r2
 8002710:	2200      	movs	r2, #0
 8002712:	e676      	b.n	8002402 <__aeabi_dmul+0x82>
 8002714:	2303      	movs	r3, #3
 8002716:	2003      	movs	r0, #3
 8002718:	431f      	orrs	r7, r3
 800271a:	4643      	mov	r3, r8
 800271c:	e671      	b.n	8002402 <__aeabi_dmul+0x82>
 800271e:	46c0      	nop			; (mov r8, r8)
 8002720:	000007ff 	.word	0x000007ff
 8002724:	fffffc01 	.word	0xfffffc01
 8002728:	0800f288 	.word	0x0800f288
 800272c:	800fffff 	.word	0x800fffff
 8002730:	fffffc0d 	.word	0xfffffc0d
 8002734:	000003ff 	.word	0x000003ff
 8002738:	feffffff 	.word	0xfeffffff
 800273c:	000007fe 	.word	0x000007fe
 8002740:	2300      	movs	r3, #0
 8002742:	2780      	movs	r7, #128	; 0x80
 8002744:	9300      	str	r3, [sp, #0]
 8002746:	033f      	lsls	r7, r7, #12
 8002748:	2600      	movs	r6, #0
 800274a:	4b43      	ldr	r3, [pc, #268]	; (8002858 <__aeabi_dmul+0x4d8>)
 800274c:	e683      	b.n	8002456 <__aeabi_dmul+0xd6>
 800274e:	9b01      	ldr	r3, [sp, #4]
 8002750:	0032      	movs	r2, r6
 8002752:	46a4      	mov	ip, r4
 8002754:	4658      	mov	r0, fp
 8002756:	e670      	b.n	800243a <__aeabi_dmul+0xba>
 8002758:	46ac      	mov	ip, r5
 800275a:	e66e      	b.n	800243a <__aeabi_dmul+0xba>
 800275c:	2780      	movs	r7, #128	; 0x80
 800275e:	9901      	ldr	r1, [sp, #4]
 8002760:	033f      	lsls	r7, r7, #12
 8002762:	4239      	tst	r1, r7
 8002764:	d02d      	beq.n	80027c2 <__aeabi_dmul+0x442>
 8002766:	423b      	tst	r3, r7
 8002768:	d12b      	bne.n	80027c2 <__aeabi_dmul+0x442>
 800276a:	431f      	orrs	r7, r3
 800276c:	033f      	lsls	r7, r7, #12
 800276e:	0b3f      	lsrs	r7, r7, #12
 8002770:	9500      	str	r5, [sp, #0]
 8002772:	0016      	movs	r6, r2
 8002774:	4b38      	ldr	r3, [pc, #224]	; (8002858 <__aeabi_dmul+0x4d8>)
 8002776:	e66e      	b.n	8002456 <__aeabi_dmul+0xd6>
 8002778:	2501      	movs	r5, #1
 800277a:	1b2d      	subs	r5, r5, r4
 800277c:	2d38      	cmp	r5, #56	; 0x38
 800277e:	dd00      	ble.n	8002782 <__aeabi_dmul+0x402>
 8002780:	e666      	b.n	8002450 <__aeabi_dmul+0xd0>
 8002782:	2d1f      	cmp	r5, #31
 8002784:	dc40      	bgt.n	8002808 <__aeabi_dmul+0x488>
 8002786:	4835      	ldr	r0, [pc, #212]	; (800285c <__aeabi_dmul+0x4dc>)
 8002788:	001c      	movs	r4, r3
 800278a:	4450      	add	r0, sl
 800278c:	0016      	movs	r6, r2
 800278e:	4082      	lsls	r2, r0
 8002790:	4084      	lsls	r4, r0
 8002792:	40ee      	lsrs	r6, r5
 8002794:	1e50      	subs	r0, r2, #1
 8002796:	4182      	sbcs	r2, r0
 8002798:	4334      	orrs	r4, r6
 800279a:	4314      	orrs	r4, r2
 800279c:	40eb      	lsrs	r3, r5
 800279e:	0762      	lsls	r2, r4, #29
 80027a0:	d009      	beq.n	80027b6 <__aeabi_dmul+0x436>
 80027a2:	220f      	movs	r2, #15
 80027a4:	4022      	ands	r2, r4
 80027a6:	2a04      	cmp	r2, #4
 80027a8:	d005      	beq.n	80027b6 <__aeabi_dmul+0x436>
 80027aa:	0022      	movs	r2, r4
 80027ac:	1d14      	adds	r4, r2, #4
 80027ae:	4294      	cmp	r4, r2
 80027b0:	4180      	sbcs	r0, r0
 80027b2:	4240      	negs	r0, r0
 80027b4:	181b      	adds	r3, r3, r0
 80027b6:	021a      	lsls	r2, r3, #8
 80027b8:	d53e      	bpl.n	8002838 <__aeabi_dmul+0x4b8>
 80027ba:	2301      	movs	r3, #1
 80027bc:	2700      	movs	r7, #0
 80027be:	2600      	movs	r6, #0
 80027c0:	e649      	b.n	8002456 <__aeabi_dmul+0xd6>
 80027c2:	2780      	movs	r7, #128	; 0x80
 80027c4:	9b01      	ldr	r3, [sp, #4]
 80027c6:	033f      	lsls	r7, r7, #12
 80027c8:	431f      	orrs	r7, r3
 80027ca:	033f      	lsls	r7, r7, #12
 80027cc:	0b3f      	lsrs	r7, r7, #12
 80027ce:	9400      	str	r4, [sp, #0]
 80027d0:	4b21      	ldr	r3, [pc, #132]	; (8002858 <__aeabi_dmul+0x4d8>)
 80027d2:	e640      	b.n	8002456 <__aeabi_dmul+0xd6>
 80027d4:	0003      	movs	r3, r0
 80027d6:	465a      	mov	r2, fp
 80027d8:	3b28      	subs	r3, #40	; 0x28
 80027da:	409a      	lsls	r2, r3
 80027dc:	2600      	movs	r6, #0
 80027de:	9201      	str	r2, [sp, #4]
 80027e0:	e66d      	b.n	80024be <__aeabi_dmul+0x13e>
 80027e2:	4658      	mov	r0, fp
 80027e4:	f000 fce8 	bl	80031b8 <__clzsi2>
 80027e8:	3020      	adds	r0, #32
 80027ea:	e657      	b.n	800249c <__aeabi_dmul+0x11c>
 80027ec:	0003      	movs	r3, r0
 80027ee:	4652      	mov	r2, sl
 80027f0:	3b28      	subs	r3, #40	; 0x28
 80027f2:	409a      	lsls	r2, r3
 80027f4:	0013      	movs	r3, r2
 80027f6:	2200      	movs	r2, #0
 80027f8:	e693      	b.n	8002522 <__aeabi_dmul+0x1a2>
 80027fa:	4650      	mov	r0, sl
 80027fc:	f000 fcdc 	bl	80031b8 <__clzsi2>
 8002800:	3020      	adds	r0, #32
 8002802:	e67b      	b.n	80024fc <__aeabi_dmul+0x17c>
 8002804:	46ca      	mov	sl, r9
 8002806:	e750      	b.n	80026aa <__aeabi_dmul+0x32a>
 8002808:	201f      	movs	r0, #31
 800280a:	001e      	movs	r6, r3
 800280c:	4240      	negs	r0, r0
 800280e:	1b04      	subs	r4, r0, r4
 8002810:	40e6      	lsrs	r6, r4
 8002812:	2d20      	cmp	r5, #32
 8002814:	d003      	beq.n	800281e <__aeabi_dmul+0x49e>
 8002816:	4c12      	ldr	r4, [pc, #72]	; (8002860 <__aeabi_dmul+0x4e0>)
 8002818:	4454      	add	r4, sl
 800281a:	40a3      	lsls	r3, r4
 800281c:	431a      	orrs	r2, r3
 800281e:	1e50      	subs	r0, r2, #1
 8002820:	4182      	sbcs	r2, r0
 8002822:	4332      	orrs	r2, r6
 8002824:	2607      	movs	r6, #7
 8002826:	2700      	movs	r7, #0
 8002828:	4016      	ands	r6, r2
 800282a:	d009      	beq.n	8002840 <__aeabi_dmul+0x4c0>
 800282c:	200f      	movs	r0, #15
 800282e:	2300      	movs	r3, #0
 8002830:	4010      	ands	r0, r2
 8002832:	0014      	movs	r4, r2
 8002834:	2804      	cmp	r0, #4
 8002836:	d1b9      	bne.n	80027ac <__aeabi_dmul+0x42c>
 8002838:	0022      	movs	r2, r4
 800283a:	075e      	lsls	r6, r3, #29
 800283c:	025b      	lsls	r3, r3, #9
 800283e:	0b1f      	lsrs	r7, r3, #12
 8002840:	08d2      	lsrs	r2, r2, #3
 8002842:	4316      	orrs	r6, r2
 8002844:	2300      	movs	r3, #0
 8002846:	e606      	b.n	8002456 <__aeabi_dmul+0xd6>
 8002848:	2780      	movs	r7, #128	; 0x80
 800284a:	033f      	lsls	r7, r7, #12
 800284c:	431f      	orrs	r7, r3
 800284e:	033f      	lsls	r7, r7, #12
 8002850:	0b3f      	lsrs	r7, r7, #12
 8002852:	0016      	movs	r6, r2
 8002854:	4b00      	ldr	r3, [pc, #0]	; (8002858 <__aeabi_dmul+0x4d8>)
 8002856:	e5fe      	b.n	8002456 <__aeabi_dmul+0xd6>
 8002858:	000007ff 	.word	0x000007ff
 800285c:	0000041e 	.word	0x0000041e
 8002860:	0000043e 	.word	0x0000043e

08002864 <__aeabi_dsub>:
 8002864:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002866:	4657      	mov	r7, sl
 8002868:	464e      	mov	r6, r9
 800286a:	4645      	mov	r5, r8
 800286c:	46de      	mov	lr, fp
 800286e:	000c      	movs	r4, r1
 8002870:	0309      	lsls	r1, r1, #12
 8002872:	b5e0      	push	{r5, r6, r7, lr}
 8002874:	0a49      	lsrs	r1, r1, #9
 8002876:	0f46      	lsrs	r6, r0, #29
 8002878:	005f      	lsls	r7, r3, #1
 800287a:	4331      	orrs	r1, r6
 800287c:	031e      	lsls	r6, r3, #12
 800287e:	0fdb      	lsrs	r3, r3, #31
 8002880:	0a76      	lsrs	r6, r6, #9
 8002882:	469b      	mov	fp, r3
 8002884:	0f53      	lsrs	r3, r2, #29
 8002886:	4333      	orrs	r3, r6
 8002888:	4ec8      	ldr	r6, [pc, #800]	; (8002bac <__aeabi_dsub+0x348>)
 800288a:	0065      	lsls	r5, r4, #1
 800288c:	00c0      	lsls	r0, r0, #3
 800288e:	0fe4      	lsrs	r4, r4, #31
 8002890:	00d2      	lsls	r2, r2, #3
 8002892:	0d6d      	lsrs	r5, r5, #21
 8002894:	46a2      	mov	sl, r4
 8002896:	4681      	mov	r9, r0
 8002898:	0d7f      	lsrs	r7, r7, #21
 800289a:	469c      	mov	ip, r3
 800289c:	4690      	mov	r8, r2
 800289e:	42b7      	cmp	r7, r6
 80028a0:	d100      	bne.n	80028a4 <__aeabi_dsub+0x40>
 80028a2:	e0b9      	b.n	8002a18 <__aeabi_dsub+0x1b4>
 80028a4:	465b      	mov	r3, fp
 80028a6:	2601      	movs	r6, #1
 80028a8:	4073      	eors	r3, r6
 80028aa:	469b      	mov	fp, r3
 80028ac:	1bee      	subs	r6, r5, r7
 80028ae:	45a3      	cmp	fp, r4
 80028b0:	d100      	bne.n	80028b4 <__aeabi_dsub+0x50>
 80028b2:	e083      	b.n	80029bc <__aeabi_dsub+0x158>
 80028b4:	2e00      	cmp	r6, #0
 80028b6:	dd63      	ble.n	8002980 <__aeabi_dsub+0x11c>
 80028b8:	2f00      	cmp	r7, #0
 80028ba:	d000      	beq.n	80028be <__aeabi_dsub+0x5a>
 80028bc:	e0b1      	b.n	8002a22 <__aeabi_dsub+0x1be>
 80028be:	4663      	mov	r3, ip
 80028c0:	4313      	orrs	r3, r2
 80028c2:	d100      	bne.n	80028c6 <__aeabi_dsub+0x62>
 80028c4:	e123      	b.n	8002b0e <__aeabi_dsub+0x2aa>
 80028c6:	1e73      	subs	r3, r6, #1
 80028c8:	2b00      	cmp	r3, #0
 80028ca:	d000      	beq.n	80028ce <__aeabi_dsub+0x6a>
 80028cc:	e1ba      	b.n	8002c44 <__aeabi_dsub+0x3e0>
 80028ce:	1a86      	subs	r6, r0, r2
 80028d0:	4663      	mov	r3, ip
 80028d2:	42b0      	cmp	r0, r6
 80028d4:	4180      	sbcs	r0, r0
 80028d6:	2501      	movs	r5, #1
 80028d8:	1ac9      	subs	r1, r1, r3
 80028da:	4240      	negs	r0, r0
 80028dc:	1a09      	subs	r1, r1, r0
 80028de:	020b      	lsls	r3, r1, #8
 80028e0:	d400      	bmi.n	80028e4 <__aeabi_dsub+0x80>
 80028e2:	e147      	b.n	8002b74 <__aeabi_dsub+0x310>
 80028e4:	0249      	lsls	r1, r1, #9
 80028e6:	0a4b      	lsrs	r3, r1, #9
 80028e8:	4698      	mov	r8, r3
 80028ea:	4643      	mov	r3, r8
 80028ec:	2b00      	cmp	r3, #0
 80028ee:	d100      	bne.n	80028f2 <__aeabi_dsub+0x8e>
 80028f0:	e189      	b.n	8002c06 <__aeabi_dsub+0x3a2>
 80028f2:	4640      	mov	r0, r8
 80028f4:	f000 fc60 	bl	80031b8 <__clzsi2>
 80028f8:	0003      	movs	r3, r0
 80028fa:	3b08      	subs	r3, #8
 80028fc:	2b1f      	cmp	r3, #31
 80028fe:	dd00      	ble.n	8002902 <__aeabi_dsub+0x9e>
 8002900:	e17c      	b.n	8002bfc <__aeabi_dsub+0x398>
 8002902:	2220      	movs	r2, #32
 8002904:	0030      	movs	r0, r6
 8002906:	1ad2      	subs	r2, r2, r3
 8002908:	4641      	mov	r1, r8
 800290a:	40d0      	lsrs	r0, r2
 800290c:	4099      	lsls	r1, r3
 800290e:	0002      	movs	r2, r0
 8002910:	409e      	lsls	r6, r3
 8002912:	430a      	orrs	r2, r1
 8002914:	429d      	cmp	r5, r3
 8002916:	dd00      	ble.n	800291a <__aeabi_dsub+0xb6>
 8002918:	e16a      	b.n	8002bf0 <__aeabi_dsub+0x38c>
 800291a:	1b5d      	subs	r5, r3, r5
 800291c:	1c6b      	adds	r3, r5, #1
 800291e:	2b1f      	cmp	r3, #31
 8002920:	dd00      	ble.n	8002924 <__aeabi_dsub+0xc0>
 8002922:	e194      	b.n	8002c4e <__aeabi_dsub+0x3ea>
 8002924:	2120      	movs	r1, #32
 8002926:	0010      	movs	r0, r2
 8002928:	0035      	movs	r5, r6
 800292a:	1ac9      	subs	r1, r1, r3
 800292c:	408e      	lsls	r6, r1
 800292e:	40da      	lsrs	r2, r3
 8002930:	4088      	lsls	r0, r1
 8002932:	40dd      	lsrs	r5, r3
 8002934:	1e71      	subs	r1, r6, #1
 8002936:	418e      	sbcs	r6, r1
 8002938:	0011      	movs	r1, r2
 800293a:	2207      	movs	r2, #7
 800293c:	4328      	orrs	r0, r5
 800293e:	2500      	movs	r5, #0
 8002940:	4306      	orrs	r6, r0
 8002942:	4032      	ands	r2, r6
 8002944:	2a00      	cmp	r2, #0
 8002946:	d009      	beq.n	800295c <__aeabi_dsub+0xf8>
 8002948:	230f      	movs	r3, #15
 800294a:	4033      	ands	r3, r6
 800294c:	2b04      	cmp	r3, #4
 800294e:	d005      	beq.n	800295c <__aeabi_dsub+0xf8>
 8002950:	1d33      	adds	r3, r6, #4
 8002952:	42b3      	cmp	r3, r6
 8002954:	41b6      	sbcs	r6, r6
 8002956:	4276      	negs	r6, r6
 8002958:	1989      	adds	r1, r1, r6
 800295a:	001e      	movs	r6, r3
 800295c:	020b      	lsls	r3, r1, #8
 800295e:	d400      	bmi.n	8002962 <__aeabi_dsub+0xfe>
 8002960:	e23d      	b.n	8002dde <__aeabi_dsub+0x57a>
 8002962:	1c6a      	adds	r2, r5, #1
 8002964:	4b91      	ldr	r3, [pc, #580]	; (8002bac <__aeabi_dsub+0x348>)
 8002966:	0555      	lsls	r5, r2, #21
 8002968:	0d6d      	lsrs	r5, r5, #21
 800296a:	429a      	cmp	r2, r3
 800296c:	d100      	bne.n	8002970 <__aeabi_dsub+0x10c>
 800296e:	e119      	b.n	8002ba4 <__aeabi_dsub+0x340>
 8002970:	4a8f      	ldr	r2, [pc, #572]	; (8002bb0 <__aeabi_dsub+0x34c>)
 8002972:	08f6      	lsrs	r6, r6, #3
 8002974:	400a      	ands	r2, r1
 8002976:	0757      	lsls	r7, r2, #29
 8002978:	0252      	lsls	r2, r2, #9
 800297a:	4337      	orrs	r7, r6
 800297c:	0b12      	lsrs	r2, r2, #12
 800297e:	e09b      	b.n	8002ab8 <__aeabi_dsub+0x254>
 8002980:	2e00      	cmp	r6, #0
 8002982:	d000      	beq.n	8002986 <__aeabi_dsub+0x122>
 8002984:	e0c5      	b.n	8002b12 <__aeabi_dsub+0x2ae>
 8002986:	1c6e      	adds	r6, r5, #1
 8002988:	0576      	lsls	r6, r6, #21
 800298a:	0d76      	lsrs	r6, r6, #21
 800298c:	2e01      	cmp	r6, #1
 800298e:	dc00      	bgt.n	8002992 <__aeabi_dsub+0x12e>
 8002990:	e148      	b.n	8002c24 <__aeabi_dsub+0x3c0>
 8002992:	4667      	mov	r7, ip
 8002994:	1a86      	subs	r6, r0, r2
 8002996:	1bcb      	subs	r3, r1, r7
 8002998:	42b0      	cmp	r0, r6
 800299a:	41bf      	sbcs	r7, r7
 800299c:	427f      	negs	r7, r7
 800299e:	46b8      	mov	r8, r7
 80029a0:	001f      	movs	r7, r3
 80029a2:	4643      	mov	r3, r8
 80029a4:	1aff      	subs	r7, r7, r3
 80029a6:	003b      	movs	r3, r7
 80029a8:	46b8      	mov	r8, r7
 80029aa:	021b      	lsls	r3, r3, #8
 80029ac:	d500      	bpl.n	80029b0 <__aeabi_dsub+0x14c>
 80029ae:	e15f      	b.n	8002c70 <__aeabi_dsub+0x40c>
 80029b0:	4337      	orrs	r7, r6
 80029b2:	d19a      	bne.n	80028ea <__aeabi_dsub+0x86>
 80029b4:	2200      	movs	r2, #0
 80029b6:	2400      	movs	r4, #0
 80029b8:	2500      	movs	r5, #0
 80029ba:	e079      	b.n	8002ab0 <__aeabi_dsub+0x24c>
 80029bc:	2e00      	cmp	r6, #0
 80029be:	dc00      	bgt.n	80029c2 <__aeabi_dsub+0x15e>
 80029c0:	e0fa      	b.n	8002bb8 <__aeabi_dsub+0x354>
 80029c2:	2f00      	cmp	r7, #0
 80029c4:	d100      	bne.n	80029c8 <__aeabi_dsub+0x164>
 80029c6:	e08d      	b.n	8002ae4 <__aeabi_dsub+0x280>
 80029c8:	4b78      	ldr	r3, [pc, #480]	; (8002bac <__aeabi_dsub+0x348>)
 80029ca:	429d      	cmp	r5, r3
 80029cc:	d067      	beq.n	8002a9e <__aeabi_dsub+0x23a>
 80029ce:	2380      	movs	r3, #128	; 0x80
 80029d0:	4667      	mov	r7, ip
 80029d2:	041b      	lsls	r3, r3, #16
 80029d4:	431f      	orrs	r7, r3
 80029d6:	46bc      	mov	ip, r7
 80029d8:	2e38      	cmp	r6, #56	; 0x38
 80029da:	dc00      	bgt.n	80029de <__aeabi_dsub+0x17a>
 80029dc:	e152      	b.n	8002c84 <__aeabi_dsub+0x420>
 80029de:	4663      	mov	r3, ip
 80029e0:	4313      	orrs	r3, r2
 80029e2:	1e5a      	subs	r2, r3, #1
 80029e4:	4193      	sbcs	r3, r2
 80029e6:	181e      	adds	r6, r3, r0
 80029e8:	4286      	cmp	r6, r0
 80029ea:	4180      	sbcs	r0, r0
 80029ec:	4240      	negs	r0, r0
 80029ee:	1809      	adds	r1, r1, r0
 80029f0:	020b      	lsls	r3, r1, #8
 80029f2:	d400      	bmi.n	80029f6 <__aeabi_dsub+0x192>
 80029f4:	e0be      	b.n	8002b74 <__aeabi_dsub+0x310>
 80029f6:	4b6d      	ldr	r3, [pc, #436]	; (8002bac <__aeabi_dsub+0x348>)
 80029f8:	3501      	adds	r5, #1
 80029fa:	429d      	cmp	r5, r3
 80029fc:	d100      	bne.n	8002a00 <__aeabi_dsub+0x19c>
 80029fe:	e0d2      	b.n	8002ba6 <__aeabi_dsub+0x342>
 8002a00:	4a6b      	ldr	r2, [pc, #428]	; (8002bb0 <__aeabi_dsub+0x34c>)
 8002a02:	0873      	lsrs	r3, r6, #1
 8002a04:	400a      	ands	r2, r1
 8002a06:	2101      	movs	r1, #1
 8002a08:	400e      	ands	r6, r1
 8002a0a:	431e      	orrs	r6, r3
 8002a0c:	0851      	lsrs	r1, r2, #1
 8002a0e:	07d3      	lsls	r3, r2, #31
 8002a10:	2207      	movs	r2, #7
 8002a12:	431e      	orrs	r6, r3
 8002a14:	4032      	ands	r2, r6
 8002a16:	e795      	b.n	8002944 <__aeabi_dsub+0xe0>
 8002a18:	001e      	movs	r6, r3
 8002a1a:	4316      	orrs	r6, r2
 8002a1c:	d000      	beq.n	8002a20 <__aeabi_dsub+0x1bc>
 8002a1e:	e745      	b.n	80028ac <__aeabi_dsub+0x48>
 8002a20:	e740      	b.n	80028a4 <__aeabi_dsub+0x40>
 8002a22:	4b62      	ldr	r3, [pc, #392]	; (8002bac <__aeabi_dsub+0x348>)
 8002a24:	429d      	cmp	r5, r3
 8002a26:	d03a      	beq.n	8002a9e <__aeabi_dsub+0x23a>
 8002a28:	2380      	movs	r3, #128	; 0x80
 8002a2a:	4667      	mov	r7, ip
 8002a2c:	041b      	lsls	r3, r3, #16
 8002a2e:	431f      	orrs	r7, r3
 8002a30:	46bc      	mov	ip, r7
 8002a32:	2e38      	cmp	r6, #56	; 0x38
 8002a34:	dd00      	ble.n	8002a38 <__aeabi_dsub+0x1d4>
 8002a36:	e0eb      	b.n	8002c10 <__aeabi_dsub+0x3ac>
 8002a38:	2e1f      	cmp	r6, #31
 8002a3a:	dc00      	bgt.n	8002a3e <__aeabi_dsub+0x1da>
 8002a3c:	e13a      	b.n	8002cb4 <__aeabi_dsub+0x450>
 8002a3e:	0033      	movs	r3, r6
 8002a40:	4667      	mov	r7, ip
 8002a42:	3b20      	subs	r3, #32
 8002a44:	40df      	lsrs	r7, r3
 8002a46:	003b      	movs	r3, r7
 8002a48:	2e20      	cmp	r6, #32
 8002a4a:	d005      	beq.n	8002a58 <__aeabi_dsub+0x1f4>
 8002a4c:	2740      	movs	r7, #64	; 0x40
 8002a4e:	1bbf      	subs	r7, r7, r6
 8002a50:	4666      	mov	r6, ip
 8002a52:	40be      	lsls	r6, r7
 8002a54:	4332      	orrs	r2, r6
 8002a56:	4690      	mov	r8, r2
 8002a58:	4646      	mov	r6, r8
 8002a5a:	1e72      	subs	r2, r6, #1
 8002a5c:	4196      	sbcs	r6, r2
 8002a5e:	4333      	orrs	r3, r6
 8002a60:	e0da      	b.n	8002c18 <__aeabi_dsub+0x3b4>
 8002a62:	2b00      	cmp	r3, #0
 8002a64:	d100      	bne.n	8002a68 <__aeabi_dsub+0x204>
 8002a66:	e214      	b.n	8002e92 <__aeabi_dsub+0x62e>
 8002a68:	4663      	mov	r3, ip
 8002a6a:	4313      	orrs	r3, r2
 8002a6c:	d100      	bne.n	8002a70 <__aeabi_dsub+0x20c>
 8002a6e:	e168      	b.n	8002d42 <__aeabi_dsub+0x4de>
 8002a70:	2380      	movs	r3, #128	; 0x80
 8002a72:	074e      	lsls	r6, r1, #29
 8002a74:	08c0      	lsrs	r0, r0, #3
 8002a76:	08c9      	lsrs	r1, r1, #3
 8002a78:	031b      	lsls	r3, r3, #12
 8002a7a:	4306      	orrs	r6, r0
 8002a7c:	4219      	tst	r1, r3
 8002a7e:	d008      	beq.n	8002a92 <__aeabi_dsub+0x22e>
 8002a80:	4660      	mov	r0, ip
 8002a82:	08c0      	lsrs	r0, r0, #3
 8002a84:	4218      	tst	r0, r3
 8002a86:	d104      	bne.n	8002a92 <__aeabi_dsub+0x22e>
 8002a88:	4663      	mov	r3, ip
 8002a8a:	0001      	movs	r1, r0
 8002a8c:	08d2      	lsrs	r2, r2, #3
 8002a8e:	075e      	lsls	r6, r3, #29
 8002a90:	4316      	orrs	r6, r2
 8002a92:	00f3      	lsls	r3, r6, #3
 8002a94:	4699      	mov	r9, r3
 8002a96:	00c9      	lsls	r1, r1, #3
 8002a98:	0f72      	lsrs	r2, r6, #29
 8002a9a:	4d44      	ldr	r5, [pc, #272]	; (8002bac <__aeabi_dsub+0x348>)
 8002a9c:	4311      	orrs	r1, r2
 8002a9e:	464b      	mov	r3, r9
 8002aa0:	08de      	lsrs	r6, r3, #3
 8002aa2:	4b42      	ldr	r3, [pc, #264]	; (8002bac <__aeabi_dsub+0x348>)
 8002aa4:	074f      	lsls	r7, r1, #29
 8002aa6:	4337      	orrs	r7, r6
 8002aa8:	08ca      	lsrs	r2, r1, #3
 8002aaa:	429d      	cmp	r5, r3
 8002aac:	d100      	bne.n	8002ab0 <__aeabi_dsub+0x24c>
 8002aae:	e06e      	b.n	8002b8e <__aeabi_dsub+0x32a>
 8002ab0:	0312      	lsls	r2, r2, #12
 8002ab2:	056d      	lsls	r5, r5, #21
 8002ab4:	0b12      	lsrs	r2, r2, #12
 8002ab6:	0d6d      	lsrs	r5, r5, #21
 8002ab8:	2100      	movs	r1, #0
 8002aba:	0312      	lsls	r2, r2, #12
 8002abc:	0b13      	lsrs	r3, r2, #12
 8002abe:	0d0a      	lsrs	r2, r1, #20
 8002ac0:	0512      	lsls	r2, r2, #20
 8002ac2:	431a      	orrs	r2, r3
 8002ac4:	4b3b      	ldr	r3, [pc, #236]	; (8002bb4 <__aeabi_dsub+0x350>)
 8002ac6:	052d      	lsls	r5, r5, #20
 8002ac8:	4013      	ands	r3, r2
 8002aca:	432b      	orrs	r3, r5
 8002acc:	005b      	lsls	r3, r3, #1
 8002ace:	07e4      	lsls	r4, r4, #31
 8002ad0:	085b      	lsrs	r3, r3, #1
 8002ad2:	4323      	orrs	r3, r4
 8002ad4:	0038      	movs	r0, r7
 8002ad6:	0019      	movs	r1, r3
 8002ad8:	bc3c      	pop	{r2, r3, r4, r5}
 8002ada:	4690      	mov	r8, r2
 8002adc:	4699      	mov	r9, r3
 8002ade:	46a2      	mov	sl, r4
 8002ae0:	46ab      	mov	fp, r5
 8002ae2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002ae4:	4663      	mov	r3, ip
 8002ae6:	4313      	orrs	r3, r2
 8002ae8:	d011      	beq.n	8002b0e <__aeabi_dsub+0x2aa>
 8002aea:	1e73      	subs	r3, r6, #1
 8002aec:	2b00      	cmp	r3, #0
 8002aee:	d000      	beq.n	8002af2 <__aeabi_dsub+0x28e>
 8002af0:	e107      	b.n	8002d02 <__aeabi_dsub+0x49e>
 8002af2:	1886      	adds	r6, r0, r2
 8002af4:	4286      	cmp	r6, r0
 8002af6:	4180      	sbcs	r0, r0
 8002af8:	4461      	add	r1, ip
 8002afa:	4240      	negs	r0, r0
 8002afc:	1809      	adds	r1, r1, r0
 8002afe:	2501      	movs	r5, #1
 8002b00:	020b      	lsls	r3, r1, #8
 8002b02:	d537      	bpl.n	8002b74 <__aeabi_dsub+0x310>
 8002b04:	2502      	movs	r5, #2
 8002b06:	e77b      	b.n	8002a00 <__aeabi_dsub+0x19c>
 8002b08:	003e      	movs	r6, r7
 8002b0a:	4661      	mov	r1, ip
 8002b0c:	4691      	mov	r9, r2
 8002b0e:	0035      	movs	r5, r6
 8002b10:	e7c5      	b.n	8002a9e <__aeabi_dsub+0x23a>
 8002b12:	465c      	mov	r4, fp
 8002b14:	2d00      	cmp	r5, #0
 8002b16:	d000      	beq.n	8002b1a <__aeabi_dsub+0x2b6>
 8002b18:	e0e1      	b.n	8002cde <__aeabi_dsub+0x47a>
 8002b1a:	000b      	movs	r3, r1
 8002b1c:	4303      	orrs	r3, r0
 8002b1e:	d0f3      	beq.n	8002b08 <__aeabi_dsub+0x2a4>
 8002b20:	1c73      	adds	r3, r6, #1
 8002b22:	d100      	bne.n	8002b26 <__aeabi_dsub+0x2c2>
 8002b24:	e1ac      	b.n	8002e80 <__aeabi_dsub+0x61c>
 8002b26:	4b21      	ldr	r3, [pc, #132]	; (8002bac <__aeabi_dsub+0x348>)
 8002b28:	429f      	cmp	r7, r3
 8002b2a:	d100      	bne.n	8002b2e <__aeabi_dsub+0x2ca>
 8002b2c:	e13a      	b.n	8002da4 <__aeabi_dsub+0x540>
 8002b2e:	43f3      	mvns	r3, r6
 8002b30:	2b38      	cmp	r3, #56	; 0x38
 8002b32:	dd00      	ble.n	8002b36 <__aeabi_dsub+0x2d2>
 8002b34:	e16f      	b.n	8002e16 <__aeabi_dsub+0x5b2>
 8002b36:	2b1f      	cmp	r3, #31
 8002b38:	dd00      	ble.n	8002b3c <__aeabi_dsub+0x2d8>
 8002b3a:	e18c      	b.n	8002e56 <__aeabi_dsub+0x5f2>
 8002b3c:	2520      	movs	r5, #32
 8002b3e:	000e      	movs	r6, r1
 8002b40:	1aed      	subs	r5, r5, r3
 8002b42:	40ae      	lsls	r6, r5
 8002b44:	46b0      	mov	r8, r6
 8002b46:	0006      	movs	r6, r0
 8002b48:	46aa      	mov	sl, r5
 8002b4a:	40de      	lsrs	r6, r3
 8002b4c:	4645      	mov	r5, r8
 8002b4e:	4335      	orrs	r5, r6
 8002b50:	002e      	movs	r6, r5
 8002b52:	4655      	mov	r5, sl
 8002b54:	40d9      	lsrs	r1, r3
 8002b56:	40a8      	lsls	r0, r5
 8002b58:	4663      	mov	r3, ip
 8002b5a:	1e45      	subs	r5, r0, #1
 8002b5c:	41a8      	sbcs	r0, r5
 8002b5e:	1a5b      	subs	r3, r3, r1
 8002b60:	469c      	mov	ip, r3
 8002b62:	4330      	orrs	r0, r6
 8002b64:	1a16      	subs	r6, r2, r0
 8002b66:	42b2      	cmp	r2, r6
 8002b68:	4192      	sbcs	r2, r2
 8002b6a:	4663      	mov	r3, ip
 8002b6c:	4252      	negs	r2, r2
 8002b6e:	1a99      	subs	r1, r3, r2
 8002b70:	003d      	movs	r5, r7
 8002b72:	e6b4      	b.n	80028de <__aeabi_dsub+0x7a>
 8002b74:	2207      	movs	r2, #7
 8002b76:	4032      	ands	r2, r6
 8002b78:	2a00      	cmp	r2, #0
 8002b7a:	d000      	beq.n	8002b7e <__aeabi_dsub+0x31a>
 8002b7c:	e6e4      	b.n	8002948 <__aeabi_dsub+0xe4>
 8002b7e:	4b0b      	ldr	r3, [pc, #44]	; (8002bac <__aeabi_dsub+0x348>)
 8002b80:	08f6      	lsrs	r6, r6, #3
 8002b82:	074f      	lsls	r7, r1, #29
 8002b84:	4337      	orrs	r7, r6
 8002b86:	08ca      	lsrs	r2, r1, #3
 8002b88:	429d      	cmp	r5, r3
 8002b8a:	d000      	beq.n	8002b8e <__aeabi_dsub+0x32a>
 8002b8c:	e790      	b.n	8002ab0 <__aeabi_dsub+0x24c>
 8002b8e:	003b      	movs	r3, r7
 8002b90:	4313      	orrs	r3, r2
 8002b92:	d100      	bne.n	8002b96 <__aeabi_dsub+0x332>
 8002b94:	e1a6      	b.n	8002ee4 <__aeabi_dsub+0x680>
 8002b96:	2380      	movs	r3, #128	; 0x80
 8002b98:	031b      	lsls	r3, r3, #12
 8002b9a:	431a      	orrs	r2, r3
 8002b9c:	0312      	lsls	r2, r2, #12
 8002b9e:	0b12      	lsrs	r2, r2, #12
 8002ba0:	4d02      	ldr	r5, [pc, #8]	; (8002bac <__aeabi_dsub+0x348>)
 8002ba2:	e789      	b.n	8002ab8 <__aeabi_dsub+0x254>
 8002ba4:	0015      	movs	r5, r2
 8002ba6:	2200      	movs	r2, #0
 8002ba8:	2700      	movs	r7, #0
 8002baa:	e785      	b.n	8002ab8 <__aeabi_dsub+0x254>
 8002bac:	000007ff 	.word	0x000007ff
 8002bb0:	ff7fffff 	.word	0xff7fffff
 8002bb4:	800fffff 	.word	0x800fffff
 8002bb8:	2e00      	cmp	r6, #0
 8002bba:	d000      	beq.n	8002bbe <__aeabi_dsub+0x35a>
 8002bbc:	e0c7      	b.n	8002d4e <__aeabi_dsub+0x4ea>
 8002bbe:	1c6b      	adds	r3, r5, #1
 8002bc0:	055e      	lsls	r6, r3, #21
 8002bc2:	0d76      	lsrs	r6, r6, #21
 8002bc4:	2e01      	cmp	r6, #1
 8002bc6:	dc00      	bgt.n	8002bca <__aeabi_dsub+0x366>
 8002bc8:	e0f0      	b.n	8002dac <__aeabi_dsub+0x548>
 8002bca:	4dc8      	ldr	r5, [pc, #800]	; (8002eec <__aeabi_dsub+0x688>)
 8002bcc:	42ab      	cmp	r3, r5
 8002bce:	d100      	bne.n	8002bd2 <__aeabi_dsub+0x36e>
 8002bd0:	e0b9      	b.n	8002d46 <__aeabi_dsub+0x4e2>
 8002bd2:	1885      	adds	r5, r0, r2
 8002bd4:	000a      	movs	r2, r1
 8002bd6:	4285      	cmp	r5, r0
 8002bd8:	4189      	sbcs	r1, r1
 8002bda:	4462      	add	r2, ip
 8002bdc:	4249      	negs	r1, r1
 8002bde:	1851      	adds	r1, r2, r1
 8002be0:	2207      	movs	r2, #7
 8002be2:	07ce      	lsls	r6, r1, #31
 8002be4:	086d      	lsrs	r5, r5, #1
 8002be6:	432e      	orrs	r6, r5
 8002be8:	0849      	lsrs	r1, r1, #1
 8002bea:	4032      	ands	r2, r6
 8002bec:	001d      	movs	r5, r3
 8002bee:	e6a9      	b.n	8002944 <__aeabi_dsub+0xe0>
 8002bf0:	49bf      	ldr	r1, [pc, #764]	; (8002ef0 <__aeabi_dsub+0x68c>)
 8002bf2:	1aed      	subs	r5, r5, r3
 8002bf4:	4011      	ands	r1, r2
 8002bf6:	2207      	movs	r2, #7
 8002bf8:	4032      	ands	r2, r6
 8002bfa:	e6a3      	b.n	8002944 <__aeabi_dsub+0xe0>
 8002bfc:	0032      	movs	r2, r6
 8002bfe:	3828      	subs	r0, #40	; 0x28
 8002c00:	4082      	lsls	r2, r0
 8002c02:	2600      	movs	r6, #0
 8002c04:	e686      	b.n	8002914 <__aeabi_dsub+0xb0>
 8002c06:	0030      	movs	r0, r6
 8002c08:	f000 fad6 	bl	80031b8 <__clzsi2>
 8002c0c:	3020      	adds	r0, #32
 8002c0e:	e673      	b.n	80028f8 <__aeabi_dsub+0x94>
 8002c10:	4663      	mov	r3, ip
 8002c12:	4313      	orrs	r3, r2
 8002c14:	1e5a      	subs	r2, r3, #1
 8002c16:	4193      	sbcs	r3, r2
 8002c18:	1ac6      	subs	r6, r0, r3
 8002c1a:	42b0      	cmp	r0, r6
 8002c1c:	4180      	sbcs	r0, r0
 8002c1e:	4240      	negs	r0, r0
 8002c20:	1a09      	subs	r1, r1, r0
 8002c22:	e65c      	b.n	80028de <__aeabi_dsub+0x7a>
 8002c24:	000e      	movs	r6, r1
 8002c26:	4667      	mov	r7, ip
 8002c28:	4306      	orrs	r6, r0
 8002c2a:	4317      	orrs	r7, r2
 8002c2c:	2d00      	cmp	r5, #0
 8002c2e:	d15e      	bne.n	8002cee <__aeabi_dsub+0x48a>
 8002c30:	2e00      	cmp	r6, #0
 8002c32:	d000      	beq.n	8002c36 <__aeabi_dsub+0x3d2>
 8002c34:	e0f3      	b.n	8002e1e <__aeabi_dsub+0x5ba>
 8002c36:	2f00      	cmp	r7, #0
 8002c38:	d100      	bne.n	8002c3c <__aeabi_dsub+0x3d8>
 8002c3a:	e11e      	b.n	8002e7a <__aeabi_dsub+0x616>
 8002c3c:	465c      	mov	r4, fp
 8002c3e:	4661      	mov	r1, ip
 8002c40:	4691      	mov	r9, r2
 8002c42:	e72c      	b.n	8002a9e <__aeabi_dsub+0x23a>
 8002c44:	4fa9      	ldr	r7, [pc, #676]	; (8002eec <__aeabi_dsub+0x688>)
 8002c46:	42be      	cmp	r6, r7
 8002c48:	d07b      	beq.n	8002d42 <__aeabi_dsub+0x4de>
 8002c4a:	001e      	movs	r6, r3
 8002c4c:	e6f1      	b.n	8002a32 <__aeabi_dsub+0x1ce>
 8002c4e:	0010      	movs	r0, r2
 8002c50:	3d1f      	subs	r5, #31
 8002c52:	40e8      	lsrs	r0, r5
 8002c54:	2b20      	cmp	r3, #32
 8002c56:	d003      	beq.n	8002c60 <__aeabi_dsub+0x3fc>
 8002c58:	2140      	movs	r1, #64	; 0x40
 8002c5a:	1acb      	subs	r3, r1, r3
 8002c5c:	409a      	lsls	r2, r3
 8002c5e:	4316      	orrs	r6, r2
 8002c60:	1e73      	subs	r3, r6, #1
 8002c62:	419e      	sbcs	r6, r3
 8002c64:	2207      	movs	r2, #7
 8002c66:	4306      	orrs	r6, r0
 8002c68:	4032      	ands	r2, r6
 8002c6a:	2100      	movs	r1, #0
 8002c6c:	2500      	movs	r5, #0
 8002c6e:	e783      	b.n	8002b78 <__aeabi_dsub+0x314>
 8002c70:	1a16      	subs	r6, r2, r0
 8002c72:	4663      	mov	r3, ip
 8002c74:	42b2      	cmp	r2, r6
 8002c76:	4180      	sbcs	r0, r0
 8002c78:	1a59      	subs	r1, r3, r1
 8002c7a:	4240      	negs	r0, r0
 8002c7c:	1a0b      	subs	r3, r1, r0
 8002c7e:	4698      	mov	r8, r3
 8002c80:	465c      	mov	r4, fp
 8002c82:	e632      	b.n	80028ea <__aeabi_dsub+0x86>
 8002c84:	2e1f      	cmp	r6, #31
 8002c86:	dd00      	ble.n	8002c8a <__aeabi_dsub+0x426>
 8002c88:	e0ab      	b.n	8002de2 <__aeabi_dsub+0x57e>
 8002c8a:	2720      	movs	r7, #32
 8002c8c:	1bbb      	subs	r3, r7, r6
 8002c8e:	469a      	mov	sl, r3
 8002c90:	4663      	mov	r3, ip
 8002c92:	4657      	mov	r7, sl
 8002c94:	40bb      	lsls	r3, r7
 8002c96:	4699      	mov	r9, r3
 8002c98:	0013      	movs	r3, r2
 8002c9a:	464f      	mov	r7, r9
 8002c9c:	40f3      	lsrs	r3, r6
 8002c9e:	431f      	orrs	r7, r3
 8002ca0:	003b      	movs	r3, r7
 8002ca2:	4657      	mov	r7, sl
 8002ca4:	40ba      	lsls	r2, r7
 8002ca6:	1e57      	subs	r7, r2, #1
 8002ca8:	41ba      	sbcs	r2, r7
 8002caa:	4313      	orrs	r3, r2
 8002cac:	4662      	mov	r2, ip
 8002cae:	40f2      	lsrs	r2, r6
 8002cb0:	1889      	adds	r1, r1, r2
 8002cb2:	e698      	b.n	80029e6 <__aeabi_dsub+0x182>
 8002cb4:	2720      	movs	r7, #32
 8002cb6:	1bbb      	subs	r3, r7, r6
 8002cb8:	469a      	mov	sl, r3
 8002cba:	4663      	mov	r3, ip
 8002cbc:	4657      	mov	r7, sl
 8002cbe:	40bb      	lsls	r3, r7
 8002cc0:	4699      	mov	r9, r3
 8002cc2:	0013      	movs	r3, r2
 8002cc4:	464f      	mov	r7, r9
 8002cc6:	40f3      	lsrs	r3, r6
 8002cc8:	431f      	orrs	r7, r3
 8002cca:	003b      	movs	r3, r7
 8002ccc:	4657      	mov	r7, sl
 8002cce:	40ba      	lsls	r2, r7
 8002cd0:	1e57      	subs	r7, r2, #1
 8002cd2:	41ba      	sbcs	r2, r7
 8002cd4:	4313      	orrs	r3, r2
 8002cd6:	4662      	mov	r2, ip
 8002cd8:	40f2      	lsrs	r2, r6
 8002cda:	1a89      	subs	r1, r1, r2
 8002cdc:	e79c      	b.n	8002c18 <__aeabi_dsub+0x3b4>
 8002cde:	4b83      	ldr	r3, [pc, #524]	; (8002eec <__aeabi_dsub+0x688>)
 8002ce0:	429f      	cmp	r7, r3
 8002ce2:	d05f      	beq.n	8002da4 <__aeabi_dsub+0x540>
 8002ce4:	2580      	movs	r5, #128	; 0x80
 8002ce6:	042d      	lsls	r5, r5, #16
 8002ce8:	4273      	negs	r3, r6
 8002cea:	4329      	orrs	r1, r5
 8002cec:	e720      	b.n	8002b30 <__aeabi_dsub+0x2cc>
 8002cee:	2e00      	cmp	r6, #0
 8002cf0:	d10c      	bne.n	8002d0c <__aeabi_dsub+0x4a8>
 8002cf2:	2f00      	cmp	r7, #0
 8002cf4:	d100      	bne.n	8002cf8 <__aeabi_dsub+0x494>
 8002cf6:	e0d0      	b.n	8002e9a <__aeabi_dsub+0x636>
 8002cf8:	465c      	mov	r4, fp
 8002cfa:	4661      	mov	r1, ip
 8002cfc:	4691      	mov	r9, r2
 8002cfe:	4d7b      	ldr	r5, [pc, #492]	; (8002eec <__aeabi_dsub+0x688>)
 8002d00:	e6cd      	b.n	8002a9e <__aeabi_dsub+0x23a>
 8002d02:	4f7a      	ldr	r7, [pc, #488]	; (8002eec <__aeabi_dsub+0x688>)
 8002d04:	42be      	cmp	r6, r7
 8002d06:	d01c      	beq.n	8002d42 <__aeabi_dsub+0x4de>
 8002d08:	001e      	movs	r6, r3
 8002d0a:	e665      	b.n	80029d8 <__aeabi_dsub+0x174>
 8002d0c:	2f00      	cmp	r7, #0
 8002d0e:	d018      	beq.n	8002d42 <__aeabi_dsub+0x4de>
 8002d10:	08c0      	lsrs	r0, r0, #3
 8002d12:	074e      	lsls	r6, r1, #29
 8002d14:	4306      	orrs	r6, r0
 8002d16:	2080      	movs	r0, #128	; 0x80
 8002d18:	08c9      	lsrs	r1, r1, #3
 8002d1a:	0300      	lsls	r0, r0, #12
 8002d1c:	4201      	tst	r1, r0
 8002d1e:	d008      	beq.n	8002d32 <__aeabi_dsub+0x4ce>
 8002d20:	4663      	mov	r3, ip
 8002d22:	08dc      	lsrs	r4, r3, #3
 8002d24:	4204      	tst	r4, r0
 8002d26:	d104      	bne.n	8002d32 <__aeabi_dsub+0x4ce>
 8002d28:	0021      	movs	r1, r4
 8002d2a:	46da      	mov	sl, fp
 8002d2c:	08d2      	lsrs	r2, r2, #3
 8002d2e:	075e      	lsls	r6, r3, #29
 8002d30:	4316      	orrs	r6, r2
 8002d32:	00f3      	lsls	r3, r6, #3
 8002d34:	4699      	mov	r9, r3
 8002d36:	2401      	movs	r4, #1
 8002d38:	4653      	mov	r3, sl
 8002d3a:	00c9      	lsls	r1, r1, #3
 8002d3c:	0f72      	lsrs	r2, r6, #29
 8002d3e:	4311      	orrs	r1, r2
 8002d40:	401c      	ands	r4, r3
 8002d42:	4d6a      	ldr	r5, [pc, #424]	; (8002eec <__aeabi_dsub+0x688>)
 8002d44:	e6ab      	b.n	8002a9e <__aeabi_dsub+0x23a>
 8002d46:	001d      	movs	r5, r3
 8002d48:	2200      	movs	r2, #0
 8002d4a:	2700      	movs	r7, #0
 8002d4c:	e6b4      	b.n	8002ab8 <__aeabi_dsub+0x254>
 8002d4e:	2d00      	cmp	r5, #0
 8002d50:	d159      	bne.n	8002e06 <__aeabi_dsub+0x5a2>
 8002d52:	000b      	movs	r3, r1
 8002d54:	4303      	orrs	r3, r0
 8002d56:	d100      	bne.n	8002d5a <__aeabi_dsub+0x4f6>
 8002d58:	e6d6      	b.n	8002b08 <__aeabi_dsub+0x2a4>
 8002d5a:	1c73      	adds	r3, r6, #1
 8002d5c:	d100      	bne.n	8002d60 <__aeabi_dsub+0x4fc>
 8002d5e:	e0b2      	b.n	8002ec6 <__aeabi_dsub+0x662>
 8002d60:	4b62      	ldr	r3, [pc, #392]	; (8002eec <__aeabi_dsub+0x688>)
 8002d62:	429f      	cmp	r7, r3
 8002d64:	d01e      	beq.n	8002da4 <__aeabi_dsub+0x540>
 8002d66:	43f3      	mvns	r3, r6
 8002d68:	2b38      	cmp	r3, #56	; 0x38
 8002d6a:	dc6f      	bgt.n	8002e4c <__aeabi_dsub+0x5e8>
 8002d6c:	2b1f      	cmp	r3, #31
 8002d6e:	dd00      	ble.n	8002d72 <__aeabi_dsub+0x50e>
 8002d70:	e097      	b.n	8002ea2 <__aeabi_dsub+0x63e>
 8002d72:	2520      	movs	r5, #32
 8002d74:	000e      	movs	r6, r1
 8002d76:	1aed      	subs	r5, r5, r3
 8002d78:	40ae      	lsls	r6, r5
 8002d7a:	46b0      	mov	r8, r6
 8002d7c:	0006      	movs	r6, r0
 8002d7e:	46aa      	mov	sl, r5
 8002d80:	40de      	lsrs	r6, r3
 8002d82:	4645      	mov	r5, r8
 8002d84:	4335      	orrs	r5, r6
 8002d86:	002e      	movs	r6, r5
 8002d88:	4655      	mov	r5, sl
 8002d8a:	40a8      	lsls	r0, r5
 8002d8c:	40d9      	lsrs	r1, r3
 8002d8e:	1e45      	subs	r5, r0, #1
 8002d90:	41a8      	sbcs	r0, r5
 8002d92:	448c      	add	ip, r1
 8002d94:	4306      	orrs	r6, r0
 8002d96:	18b6      	adds	r6, r6, r2
 8002d98:	4296      	cmp	r6, r2
 8002d9a:	4192      	sbcs	r2, r2
 8002d9c:	4251      	negs	r1, r2
 8002d9e:	4461      	add	r1, ip
 8002da0:	003d      	movs	r5, r7
 8002da2:	e625      	b.n	80029f0 <__aeabi_dsub+0x18c>
 8002da4:	003d      	movs	r5, r7
 8002da6:	4661      	mov	r1, ip
 8002da8:	4691      	mov	r9, r2
 8002daa:	e678      	b.n	8002a9e <__aeabi_dsub+0x23a>
 8002dac:	000b      	movs	r3, r1
 8002dae:	4303      	orrs	r3, r0
 8002db0:	2d00      	cmp	r5, #0
 8002db2:	d000      	beq.n	8002db6 <__aeabi_dsub+0x552>
 8002db4:	e655      	b.n	8002a62 <__aeabi_dsub+0x1fe>
 8002db6:	2b00      	cmp	r3, #0
 8002db8:	d0f5      	beq.n	8002da6 <__aeabi_dsub+0x542>
 8002dba:	4663      	mov	r3, ip
 8002dbc:	4313      	orrs	r3, r2
 8002dbe:	d100      	bne.n	8002dc2 <__aeabi_dsub+0x55e>
 8002dc0:	e66d      	b.n	8002a9e <__aeabi_dsub+0x23a>
 8002dc2:	1886      	adds	r6, r0, r2
 8002dc4:	4286      	cmp	r6, r0
 8002dc6:	4180      	sbcs	r0, r0
 8002dc8:	4461      	add	r1, ip
 8002dca:	4240      	negs	r0, r0
 8002dcc:	1809      	adds	r1, r1, r0
 8002dce:	2200      	movs	r2, #0
 8002dd0:	020b      	lsls	r3, r1, #8
 8002dd2:	d400      	bmi.n	8002dd6 <__aeabi_dsub+0x572>
 8002dd4:	e6d0      	b.n	8002b78 <__aeabi_dsub+0x314>
 8002dd6:	4b46      	ldr	r3, [pc, #280]	; (8002ef0 <__aeabi_dsub+0x68c>)
 8002dd8:	3501      	adds	r5, #1
 8002dda:	4019      	ands	r1, r3
 8002ddc:	e5b2      	b.n	8002944 <__aeabi_dsub+0xe0>
 8002dde:	46b1      	mov	r9, r6
 8002de0:	e65d      	b.n	8002a9e <__aeabi_dsub+0x23a>
 8002de2:	0033      	movs	r3, r6
 8002de4:	4667      	mov	r7, ip
 8002de6:	3b20      	subs	r3, #32
 8002de8:	40df      	lsrs	r7, r3
 8002dea:	003b      	movs	r3, r7
 8002dec:	2e20      	cmp	r6, #32
 8002dee:	d005      	beq.n	8002dfc <__aeabi_dsub+0x598>
 8002df0:	2740      	movs	r7, #64	; 0x40
 8002df2:	1bbf      	subs	r7, r7, r6
 8002df4:	4666      	mov	r6, ip
 8002df6:	40be      	lsls	r6, r7
 8002df8:	4332      	orrs	r2, r6
 8002dfa:	4690      	mov	r8, r2
 8002dfc:	4646      	mov	r6, r8
 8002dfe:	1e72      	subs	r2, r6, #1
 8002e00:	4196      	sbcs	r6, r2
 8002e02:	4333      	orrs	r3, r6
 8002e04:	e5ef      	b.n	80029e6 <__aeabi_dsub+0x182>
 8002e06:	4b39      	ldr	r3, [pc, #228]	; (8002eec <__aeabi_dsub+0x688>)
 8002e08:	429f      	cmp	r7, r3
 8002e0a:	d0cb      	beq.n	8002da4 <__aeabi_dsub+0x540>
 8002e0c:	2580      	movs	r5, #128	; 0x80
 8002e0e:	042d      	lsls	r5, r5, #16
 8002e10:	4273      	negs	r3, r6
 8002e12:	4329      	orrs	r1, r5
 8002e14:	e7a8      	b.n	8002d68 <__aeabi_dsub+0x504>
 8002e16:	4308      	orrs	r0, r1
 8002e18:	1e41      	subs	r1, r0, #1
 8002e1a:	4188      	sbcs	r0, r1
 8002e1c:	e6a2      	b.n	8002b64 <__aeabi_dsub+0x300>
 8002e1e:	2f00      	cmp	r7, #0
 8002e20:	d100      	bne.n	8002e24 <__aeabi_dsub+0x5c0>
 8002e22:	e63c      	b.n	8002a9e <__aeabi_dsub+0x23a>
 8002e24:	4663      	mov	r3, ip
 8002e26:	1a86      	subs	r6, r0, r2
 8002e28:	1acf      	subs	r7, r1, r3
 8002e2a:	42b0      	cmp	r0, r6
 8002e2c:	419b      	sbcs	r3, r3
 8002e2e:	425b      	negs	r3, r3
 8002e30:	1afb      	subs	r3, r7, r3
 8002e32:	4698      	mov	r8, r3
 8002e34:	021b      	lsls	r3, r3, #8
 8002e36:	d54e      	bpl.n	8002ed6 <__aeabi_dsub+0x672>
 8002e38:	1a16      	subs	r6, r2, r0
 8002e3a:	4663      	mov	r3, ip
 8002e3c:	42b2      	cmp	r2, r6
 8002e3e:	4192      	sbcs	r2, r2
 8002e40:	1a59      	subs	r1, r3, r1
 8002e42:	4252      	negs	r2, r2
 8002e44:	1a89      	subs	r1, r1, r2
 8002e46:	465c      	mov	r4, fp
 8002e48:	2200      	movs	r2, #0
 8002e4a:	e57b      	b.n	8002944 <__aeabi_dsub+0xe0>
 8002e4c:	4301      	orrs	r1, r0
 8002e4e:	000e      	movs	r6, r1
 8002e50:	1e71      	subs	r1, r6, #1
 8002e52:	418e      	sbcs	r6, r1
 8002e54:	e79f      	b.n	8002d96 <__aeabi_dsub+0x532>
 8002e56:	001d      	movs	r5, r3
 8002e58:	000e      	movs	r6, r1
 8002e5a:	3d20      	subs	r5, #32
 8002e5c:	40ee      	lsrs	r6, r5
 8002e5e:	46b0      	mov	r8, r6
 8002e60:	2b20      	cmp	r3, #32
 8002e62:	d004      	beq.n	8002e6e <__aeabi_dsub+0x60a>
 8002e64:	2540      	movs	r5, #64	; 0x40
 8002e66:	1aeb      	subs	r3, r5, r3
 8002e68:	4099      	lsls	r1, r3
 8002e6a:	4308      	orrs	r0, r1
 8002e6c:	4681      	mov	r9, r0
 8002e6e:	4648      	mov	r0, r9
 8002e70:	4643      	mov	r3, r8
 8002e72:	1e41      	subs	r1, r0, #1
 8002e74:	4188      	sbcs	r0, r1
 8002e76:	4318      	orrs	r0, r3
 8002e78:	e674      	b.n	8002b64 <__aeabi_dsub+0x300>
 8002e7a:	2200      	movs	r2, #0
 8002e7c:	2400      	movs	r4, #0
 8002e7e:	e617      	b.n	8002ab0 <__aeabi_dsub+0x24c>
 8002e80:	1a16      	subs	r6, r2, r0
 8002e82:	4663      	mov	r3, ip
 8002e84:	42b2      	cmp	r2, r6
 8002e86:	4192      	sbcs	r2, r2
 8002e88:	1a59      	subs	r1, r3, r1
 8002e8a:	4252      	negs	r2, r2
 8002e8c:	1a89      	subs	r1, r1, r2
 8002e8e:	003d      	movs	r5, r7
 8002e90:	e525      	b.n	80028de <__aeabi_dsub+0x7a>
 8002e92:	4661      	mov	r1, ip
 8002e94:	4691      	mov	r9, r2
 8002e96:	4d15      	ldr	r5, [pc, #84]	; (8002eec <__aeabi_dsub+0x688>)
 8002e98:	e601      	b.n	8002a9e <__aeabi_dsub+0x23a>
 8002e9a:	2280      	movs	r2, #128	; 0x80
 8002e9c:	2400      	movs	r4, #0
 8002e9e:	0312      	lsls	r2, r2, #12
 8002ea0:	e679      	b.n	8002b96 <__aeabi_dsub+0x332>
 8002ea2:	001d      	movs	r5, r3
 8002ea4:	000e      	movs	r6, r1
 8002ea6:	3d20      	subs	r5, #32
 8002ea8:	40ee      	lsrs	r6, r5
 8002eaa:	46b0      	mov	r8, r6
 8002eac:	2b20      	cmp	r3, #32
 8002eae:	d004      	beq.n	8002eba <__aeabi_dsub+0x656>
 8002eb0:	2540      	movs	r5, #64	; 0x40
 8002eb2:	1aeb      	subs	r3, r5, r3
 8002eb4:	4099      	lsls	r1, r3
 8002eb6:	4308      	orrs	r0, r1
 8002eb8:	4681      	mov	r9, r0
 8002eba:	464e      	mov	r6, r9
 8002ebc:	4643      	mov	r3, r8
 8002ebe:	1e71      	subs	r1, r6, #1
 8002ec0:	418e      	sbcs	r6, r1
 8002ec2:	431e      	orrs	r6, r3
 8002ec4:	e767      	b.n	8002d96 <__aeabi_dsub+0x532>
 8002ec6:	1886      	adds	r6, r0, r2
 8002ec8:	4296      	cmp	r6, r2
 8002eca:	419b      	sbcs	r3, r3
 8002ecc:	4461      	add	r1, ip
 8002ece:	425b      	negs	r3, r3
 8002ed0:	18c9      	adds	r1, r1, r3
 8002ed2:	003d      	movs	r5, r7
 8002ed4:	e58c      	b.n	80029f0 <__aeabi_dsub+0x18c>
 8002ed6:	4647      	mov	r7, r8
 8002ed8:	4337      	orrs	r7, r6
 8002eda:	d0ce      	beq.n	8002e7a <__aeabi_dsub+0x616>
 8002edc:	2207      	movs	r2, #7
 8002ede:	4641      	mov	r1, r8
 8002ee0:	4032      	ands	r2, r6
 8002ee2:	e649      	b.n	8002b78 <__aeabi_dsub+0x314>
 8002ee4:	2700      	movs	r7, #0
 8002ee6:	003a      	movs	r2, r7
 8002ee8:	e5e6      	b.n	8002ab8 <__aeabi_dsub+0x254>
 8002eea:	46c0      	nop			; (mov r8, r8)
 8002eec:	000007ff 	.word	0x000007ff
 8002ef0:	ff7fffff 	.word	0xff7fffff

08002ef4 <__aeabi_dcmpun>:
 8002ef4:	b570      	push	{r4, r5, r6, lr}
 8002ef6:	4e0c      	ldr	r6, [pc, #48]	; (8002f28 <__aeabi_dcmpun+0x34>)
 8002ef8:	030d      	lsls	r5, r1, #12
 8002efa:	031c      	lsls	r4, r3, #12
 8002efc:	0049      	lsls	r1, r1, #1
 8002efe:	005b      	lsls	r3, r3, #1
 8002f00:	0b2d      	lsrs	r5, r5, #12
 8002f02:	0d49      	lsrs	r1, r1, #21
 8002f04:	0b24      	lsrs	r4, r4, #12
 8002f06:	0d5b      	lsrs	r3, r3, #21
 8002f08:	42b1      	cmp	r1, r6
 8002f0a:	d008      	beq.n	8002f1e <__aeabi_dcmpun+0x2a>
 8002f0c:	4906      	ldr	r1, [pc, #24]	; (8002f28 <__aeabi_dcmpun+0x34>)
 8002f0e:	2000      	movs	r0, #0
 8002f10:	428b      	cmp	r3, r1
 8002f12:	d103      	bne.n	8002f1c <__aeabi_dcmpun+0x28>
 8002f14:	4314      	orrs	r4, r2
 8002f16:	0020      	movs	r0, r4
 8002f18:	1e44      	subs	r4, r0, #1
 8002f1a:	41a0      	sbcs	r0, r4
 8002f1c:	bd70      	pop	{r4, r5, r6, pc}
 8002f1e:	4305      	orrs	r5, r0
 8002f20:	2001      	movs	r0, #1
 8002f22:	2d00      	cmp	r5, #0
 8002f24:	d1fa      	bne.n	8002f1c <__aeabi_dcmpun+0x28>
 8002f26:	e7f1      	b.n	8002f0c <__aeabi_dcmpun+0x18>
 8002f28:	000007ff 	.word	0x000007ff

08002f2c <__aeabi_d2iz>:
 8002f2c:	b530      	push	{r4, r5, lr}
 8002f2e:	4d14      	ldr	r5, [pc, #80]	; (8002f80 <__aeabi_d2iz+0x54>)
 8002f30:	030a      	lsls	r2, r1, #12
 8002f32:	004b      	lsls	r3, r1, #1
 8002f34:	0b12      	lsrs	r2, r2, #12
 8002f36:	0d5b      	lsrs	r3, r3, #21
 8002f38:	0fc9      	lsrs	r1, r1, #31
 8002f3a:	2400      	movs	r4, #0
 8002f3c:	42ab      	cmp	r3, r5
 8002f3e:	dd11      	ble.n	8002f64 <__aeabi_d2iz+0x38>
 8002f40:	4c10      	ldr	r4, [pc, #64]	; (8002f84 <__aeabi_d2iz+0x58>)
 8002f42:	42a3      	cmp	r3, r4
 8002f44:	dc10      	bgt.n	8002f68 <__aeabi_d2iz+0x3c>
 8002f46:	2480      	movs	r4, #128	; 0x80
 8002f48:	0364      	lsls	r4, r4, #13
 8002f4a:	4322      	orrs	r2, r4
 8002f4c:	4c0e      	ldr	r4, [pc, #56]	; (8002f88 <__aeabi_d2iz+0x5c>)
 8002f4e:	1ae4      	subs	r4, r4, r3
 8002f50:	2c1f      	cmp	r4, #31
 8002f52:	dd0c      	ble.n	8002f6e <__aeabi_d2iz+0x42>
 8002f54:	480d      	ldr	r0, [pc, #52]	; (8002f8c <__aeabi_d2iz+0x60>)
 8002f56:	1ac3      	subs	r3, r0, r3
 8002f58:	40da      	lsrs	r2, r3
 8002f5a:	0013      	movs	r3, r2
 8002f5c:	425c      	negs	r4, r3
 8002f5e:	2900      	cmp	r1, #0
 8002f60:	d100      	bne.n	8002f64 <__aeabi_d2iz+0x38>
 8002f62:	001c      	movs	r4, r3
 8002f64:	0020      	movs	r0, r4
 8002f66:	bd30      	pop	{r4, r5, pc}
 8002f68:	4b09      	ldr	r3, [pc, #36]	; (8002f90 <__aeabi_d2iz+0x64>)
 8002f6a:	18cc      	adds	r4, r1, r3
 8002f6c:	e7fa      	b.n	8002f64 <__aeabi_d2iz+0x38>
 8002f6e:	4d09      	ldr	r5, [pc, #36]	; (8002f94 <__aeabi_d2iz+0x68>)
 8002f70:	40e0      	lsrs	r0, r4
 8002f72:	46ac      	mov	ip, r5
 8002f74:	4463      	add	r3, ip
 8002f76:	409a      	lsls	r2, r3
 8002f78:	0013      	movs	r3, r2
 8002f7a:	4303      	orrs	r3, r0
 8002f7c:	e7ee      	b.n	8002f5c <__aeabi_d2iz+0x30>
 8002f7e:	46c0      	nop			; (mov r8, r8)
 8002f80:	000003fe 	.word	0x000003fe
 8002f84:	0000041d 	.word	0x0000041d
 8002f88:	00000433 	.word	0x00000433
 8002f8c:	00000413 	.word	0x00000413
 8002f90:	7fffffff 	.word	0x7fffffff
 8002f94:	fffffbed 	.word	0xfffffbed

08002f98 <__aeabi_i2d>:
 8002f98:	b570      	push	{r4, r5, r6, lr}
 8002f9a:	2800      	cmp	r0, #0
 8002f9c:	d02d      	beq.n	8002ffa <__aeabi_i2d+0x62>
 8002f9e:	17c3      	asrs	r3, r0, #31
 8002fa0:	18c5      	adds	r5, r0, r3
 8002fa2:	405d      	eors	r5, r3
 8002fa4:	0fc4      	lsrs	r4, r0, #31
 8002fa6:	0028      	movs	r0, r5
 8002fa8:	f000 f906 	bl	80031b8 <__clzsi2>
 8002fac:	4b15      	ldr	r3, [pc, #84]	; (8003004 <__aeabi_i2d+0x6c>)
 8002fae:	1a1b      	subs	r3, r3, r0
 8002fb0:	055b      	lsls	r3, r3, #21
 8002fb2:	0d5b      	lsrs	r3, r3, #21
 8002fb4:	280a      	cmp	r0, #10
 8002fb6:	dd15      	ble.n	8002fe4 <__aeabi_i2d+0x4c>
 8002fb8:	380b      	subs	r0, #11
 8002fba:	4085      	lsls	r5, r0
 8002fbc:	2200      	movs	r2, #0
 8002fbe:	032d      	lsls	r5, r5, #12
 8002fc0:	0b2d      	lsrs	r5, r5, #12
 8002fc2:	2100      	movs	r1, #0
 8002fc4:	0010      	movs	r0, r2
 8002fc6:	032d      	lsls	r5, r5, #12
 8002fc8:	0d0a      	lsrs	r2, r1, #20
 8002fca:	0b2d      	lsrs	r5, r5, #12
 8002fcc:	0512      	lsls	r2, r2, #20
 8002fce:	432a      	orrs	r2, r5
 8002fd0:	4d0d      	ldr	r5, [pc, #52]	; (8003008 <__aeabi_i2d+0x70>)
 8002fd2:	051b      	lsls	r3, r3, #20
 8002fd4:	402a      	ands	r2, r5
 8002fd6:	4313      	orrs	r3, r2
 8002fd8:	005b      	lsls	r3, r3, #1
 8002fda:	07e4      	lsls	r4, r4, #31
 8002fdc:	085b      	lsrs	r3, r3, #1
 8002fde:	4323      	orrs	r3, r4
 8002fe0:	0019      	movs	r1, r3
 8002fe2:	bd70      	pop	{r4, r5, r6, pc}
 8002fe4:	0002      	movs	r2, r0
 8002fe6:	0029      	movs	r1, r5
 8002fe8:	3215      	adds	r2, #21
 8002fea:	4091      	lsls	r1, r2
 8002fec:	000a      	movs	r2, r1
 8002fee:	210b      	movs	r1, #11
 8002ff0:	1a08      	subs	r0, r1, r0
 8002ff2:	40c5      	lsrs	r5, r0
 8002ff4:	032d      	lsls	r5, r5, #12
 8002ff6:	0b2d      	lsrs	r5, r5, #12
 8002ff8:	e7e3      	b.n	8002fc2 <__aeabi_i2d+0x2a>
 8002ffa:	2400      	movs	r4, #0
 8002ffc:	2300      	movs	r3, #0
 8002ffe:	2500      	movs	r5, #0
 8003000:	2200      	movs	r2, #0
 8003002:	e7de      	b.n	8002fc2 <__aeabi_i2d+0x2a>
 8003004:	0000041e 	.word	0x0000041e
 8003008:	800fffff 	.word	0x800fffff

0800300c <__aeabi_f2d>:
 800300c:	0041      	lsls	r1, r0, #1
 800300e:	0e09      	lsrs	r1, r1, #24
 8003010:	1c4b      	adds	r3, r1, #1
 8003012:	b570      	push	{r4, r5, r6, lr}
 8003014:	b2db      	uxtb	r3, r3
 8003016:	0246      	lsls	r6, r0, #9
 8003018:	0a75      	lsrs	r5, r6, #9
 800301a:	0fc4      	lsrs	r4, r0, #31
 800301c:	2b01      	cmp	r3, #1
 800301e:	dd14      	ble.n	800304a <__aeabi_f2d+0x3e>
 8003020:	23e0      	movs	r3, #224	; 0xe0
 8003022:	009b      	lsls	r3, r3, #2
 8003024:	076d      	lsls	r5, r5, #29
 8003026:	0b36      	lsrs	r6, r6, #12
 8003028:	18cb      	adds	r3, r1, r3
 800302a:	2100      	movs	r1, #0
 800302c:	0d0a      	lsrs	r2, r1, #20
 800302e:	0028      	movs	r0, r5
 8003030:	0512      	lsls	r2, r2, #20
 8003032:	4d1c      	ldr	r5, [pc, #112]	; (80030a4 <__aeabi_f2d+0x98>)
 8003034:	4332      	orrs	r2, r6
 8003036:	055b      	lsls	r3, r3, #21
 8003038:	402a      	ands	r2, r5
 800303a:	085b      	lsrs	r3, r3, #1
 800303c:	4313      	orrs	r3, r2
 800303e:	005b      	lsls	r3, r3, #1
 8003040:	07e4      	lsls	r4, r4, #31
 8003042:	085b      	lsrs	r3, r3, #1
 8003044:	4323      	orrs	r3, r4
 8003046:	0019      	movs	r1, r3
 8003048:	bd70      	pop	{r4, r5, r6, pc}
 800304a:	2900      	cmp	r1, #0
 800304c:	d114      	bne.n	8003078 <__aeabi_f2d+0x6c>
 800304e:	2d00      	cmp	r5, #0
 8003050:	d01e      	beq.n	8003090 <__aeabi_f2d+0x84>
 8003052:	0028      	movs	r0, r5
 8003054:	f000 f8b0 	bl	80031b8 <__clzsi2>
 8003058:	280a      	cmp	r0, #10
 800305a:	dc1c      	bgt.n	8003096 <__aeabi_f2d+0x8a>
 800305c:	230b      	movs	r3, #11
 800305e:	002a      	movs	r2, r5
 8003060:	1a1b      	subs	r3, r3, r0
 8003062:	40da      	lsrs	r2, r3
 8003064:	0003      	movs	r3, r0
 8003066:	3315      	adds	r3, #21
 8003068:	409d      	lsls	r5, r3
 800306a:	4b0f      	ldr	r3, [pc, #60]	; (80030a8 <__aeabi_f2d+0x9c>)
 800306c:	0312      	lsls	r2, r2, #12
 800306e:	1a1b      	subs	r3, r3, r0
 8003070:	055b      	lsls	r3, r3, #21
 8003072:	0b16      	lsrs	r6, r2, #12
 8003074:	0d5b      	lsrs	r3, r3, #21
 8003076:	e7d8      	b.n	800302a <__aeabi_f2d+0x1e>
 8003078:	2d00      	cmp	r5, #0
 800307a:	d006      	beq.n	800308a <__aeabi_f2d+0x7e>
 800307c:	0b32      	lsrs	r2, r6, #12
 800307e:	2680      	movs	r6, #128	; 0x80
 8003080:	0336      	lsls	r6, r6, #12
 8003082:	076d      	lsls	r5, r5, #29
 8003084:	4316      	orrs	r6, r2
 8003086:	4b09      	ldr	r3, [pc, #36]	; (80030ac <__aeabi_f2d+0xa0>)
 8003088:	e7cf      	b.n	800302a <__aeabi_f2d+0x1e>
 800308a:	4b08      	ldr	r3, [pc, #32]	; (80030ac <__aeabi_f2d+0xa0>)
 800308c:	2600      	movs	r6, #0
 800308e:	e7cc      	b.n	800302a <__aeabi_f2d+0x1e>
 8003090:	2300      	movs	r3, #0
 8003092:	2600      	movs	r6, #0
 8003094:	e7c9      	b.n	800302a <__aeabi_f2d+0x1e>
 8003096:	0003      	movs	r3, r0
 8003098:	002a      	movs	r2, r5
 800309a:	3b0b      	subs	r3, #11
 800309c:	409a      	lsls	r2, r3
 800309e:	2500      	movs	r5, #0
 80030a0:	e7e3      	b.n	800306a <__aeabi_f2d+0x5e>
 80030a2:	46c0      	nop			; (mov r8, r8)
 80030a4:	800fffff 	.word	0x800fffff
 80030a8:	00000389 	.word	0x00000389
 80030ac:	000007ff 	.word	0x000007ff

080030b0 <__aeabi_d2f>:
 80030b0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80030b2:	004c      	lsls	r4, r1, #1
 80030b4:	0d64      	lsrs	r4, r4, #21
 80030b6:	030b      	lsls	r3, r1, #12
 80030b8:	1c62      	adds	r2, r4, #1
 80030ba:	0a5b      	lsrs	r3, r3, #9
 80030bc:	0f46      	lsrs	r6, r0, #29
 80030be:	0552      	lsls	r2, r2, #21
 80030c0:	0fc9      	lsrs	r1, r1, #31
 80030c2:	431e      	orrs	r6, r3
 80030c4:	00c5      	lsls	r5, r0, #3
 80030c6:	0d52      	lsrs	r2, r2, #21
 80030c8:	2a01      	cmp	r2, #1
 80030ca:	dd29      	ble.n	8003120 <__aeabi_d2f+0x70>
 80030cc:	4b37      	ldr	r3, [pc, #220]	; (80031ac <__aeabi_d2f+0xfc>)
 80030ce:	18e7      	adds	r7, r4, r3
 80030d0:	2ffe      	cmp	r7, #254	; 0xfe
 80030d2:	dc1c      	bgt.n	800310e <__aeabi_d2f+0x5e>
 80030d4:	2f00      	cmp	r7, #0
 80030d6:	dd3b      	ble.n	8003150 <__aeabi_d2f+0xa0>
 80030d8:	0180      	lsls	r0, r0, #6
 80030da:	1e43      	subs	r3, r0, #1
 80030dc:	4198      	sbcs	r0, r3
 80030de:	2207      	movs	r2, #7
 80030e0:	00f3      	lsls	r3, r6, #3
 80030e2:	0f6d      	lsrs	r5, r5, #29
 80030e4:	4303      	orrs	r3, r0
 80030e6:	432b      	orrs	r3, r5
 80030e8:	401a      	ands	r2, r3
 80030ea:	2a00      	cmp	r2, #0
 80030ec:	d004      	beq.n	80030f8 <__aeabi_d2f+0x48>
 80030ee:	220f      	movs	r2, #15
 80030f0:	401a      	ands	r2, r3
 80030f2:	2a04      	cmp	r2, #4
 80030f4:	d000      	beq.n	80030f8 <__aeabi_d2f+0x48>
 80030f6:	3304      	adds	r3, #4
 80030f8:	2280      	movs	r2, #128	; 0x80
 80030fa:	04d2      	lsls	r2, r2, #19
 80030fc:	401a      	ands	r2, r3
 80030fe:	d024      	beq.n	800314a <__aeabi_d2f+0x9a>
 8003100:	3701      	adds	r7, #1
 8003102:	b2fa      	uxtb	r2, r7
 8003104:	2fff      	cmp	r7, #255	; 0xff
 8003106:	d002      	beq.n	800310e <__aeabi_d2f+0x5e>
 8003108:	019b      	lsls	r3, r3, #6
 800310a:	0a58      	lsrs	r0, r3, #9
 800310c:	e001      	b.n	8003112 <__aeabi_d2f+0x62>
 800310e:	22ff      	movs	r2, #255	; 0xff
 8003110:	2000      	movs	r0, #0
 8003112:	0240      	lsls	r0, r0, #9
 8003114:	05d2      	lsls	r2, r2, #23
 8003116:	0a40      	lsrs	r0, r0, #9
 8003118:	07c9      	lsls	r1, r1, #31
 800311a:	4310      	orrs	r0, r2
 800311c:	4308      	orrs	r0, r1
 800311e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003120:	4335      	orrs	r5, r6
 8003122:	2c00      	cmp	r4, #0
 8003124:	d104      	bne.n	8003130 <__aeabi_d2f+0x80>
 8003126:	2d00      	cmp	r5, #0
 8003128:	d10a      	bne.n	8003140 <__aeabi_d2f+0x90>
 800312a:	2200      	movs	r2, #0
 800312c:	2000      	movs	r0, #0
 800312e:	e7f0      	b.n	8003112 <__aeabi_d2f+0x62>
 8003130:	2d00      	cmp	r5, #0
 8003132:	d0ec      	beq.n	800310e <__aeabi_d2f+0x5e>
 8003134:	2080      	movs	r0, #128	; 0x80
 8003136:	03c0      	lsls	r0, r0, #15
 8003138:	4330      	orrs	r0, r6
 800313a:	22ff      	movs	r2, #255	; 0xff
 800313c:	e7e9      	b.n	8003112 <__aeabi_d2f+0x62>
 800313e:	2400      	movs	r4, #0
 8003140:	2300      	movs	r3, #0
 8003142:	025b      	lsls	r3, r3, #9
 8003144:	0a58      	lsrs	r0, r3, #9
 8003146:	b2e2      	uxtb	r2, r4
 8003148:	e7e3      	b.n	8003112 <__aeabi_d2f+0x62>
 800314a:	08db      	lsrs	r3, r3, #3
 800314c:	003c      	movs	r4, r7
 800314e:	e7f8      	b.n	8003142 <__aeabi_d2f+0x92>
 8003150:	003b      	movs	r3, r7
 8003152:	3317      	adds	r3, #23
 8003154:	dbf3      	blt.n	800313e <__aeabi_d2f+0x8e>
 8003156:	2380      	movs	r3, #128	; 0x80
 8003158:	041b      	lsls	r3, r3, #16
 800315a:	4333      	orrs	r3, r6
 800315c:	261e      	movs	r6, #30
 800315e:	1bf6      	subs	r6, r6, r7
 8003160:	2e1f      	cmp	r6, #31
 8003162:	dd14      	ble.n	800318e <__aeabi_d2f+0xde>
 8003164:	2202      	movs	r2, #2
 8003166:	4252      	negs	r2, r2
 8003168:	1bd7      	subs	r7, r2, r7
 800316a:	001a      	movs	r2, r3
 800316c:	40fa      	lsrs	r2, r7
 800316e:	0017      	movs	r7, r2
 8003170:	2e20      	cmp	r6, #32
 8003172:	d004      	beq.n	800317e <__aeabi_d2f+0xce>
 8003174:	4a0e      	ldr	r2, [pc, #56]	; (80031b0 <__aeabi_d2f+0x100>)
 8003176:	4694      	mov	ip, r2
 8003178:	4464      	add	r4, ip
 800317a:	40a3      	lsls	r3, r4
 800317c:	431d      	orrs	r5, r3
 800317e:	002b      	movs	r3, r5
 8003180:	1e5d      	subs	r5, r3, #1
 8003182:	41ab      	sbcs	r3, r5
 8003184:	2207      	movs	r2, #7
 8003186:	433b      	orrs	r3, r7
 8003188:	401a      	ands	r2, r3
 800318a:	2700      	movs	r7, #0
 800318c:	e7ad      	b.n	80030ea <__aeabi_d2f+0x3a>
 800318e:	4a09      	ldr	r2, [pc, #36]	; (80031b4 <__aeabi_d2f+0x104>)
 8003190:	0028      	movs	r0, r5
 8003192:	18a2      	adds	r2, r4, r2
 8003194:	4095      	lsls	r5, r2
 8003196:	4093      	lsls	r3, r2
 8003198:	1e6c      	subs	r4, r5, #1
 800319a:	41a5      	sbcs	r5, r4
 800319c:	40f0      	lsrs	r0, r6
 800319e:	2207      	movs	r2, #7
 80031a0:	432b      	orrs	r3, r5
 80031a2:	4303      	orrs	r3, r0
 80031a4:	401a      	ands	r2, r3
 80031a6:	2700      	movs	r7, #0
 80031a8:	e79f      	b.n	80030ea <__aeabi_d2f+0x3a>
 80031aa:	46c0      	nop			; (mov r8, r8)
 80031ac:	fffffc80 	.word	0xfffffc80
 80031b0:	fffffca2 	.word	0xfffffca2
 80031b4:	fffffc82 	.word	0xfffffc82

080031b8 <__clzsi2>:
 80031b8:	211c      	movs	r1, #28
 80031ba:	2301      	movs	r3, #1
 80031bc:	041b      	lsls	r3, r3, #16
 80031be:	4298      	cmp	r0, r3
 80031c0:	d301      	bcc.n	80031c6 <__clzsi2+0xe>
 80031c2:	0c00      	lsrs	r0, r0, #16
 80031c4:	3910      	subs	r1, #16
 80031c6:	0a1b      	lsrs	r3, r3, #8
 80031c8:	4298      	cmp	r0, r3
 80031ca:	d301      	bcc.n	80031d0 <__clzsi2+0x18>
 80031cc:	0a00      	lsrs	r0, r0, #8
 80031ce:	3908      	subs	r1, #8
 80031d0:	091b      	lsrs	r3, r3, #4
 80031d2:	4298      	cmp	r0, r3
 80031d4:	d301      	bcc.n	80031da <__clzsi2+0x22>
 80031d6:	0900      	lsrs	r0, r0, #4
 80031d8:	3904      	subs	r1, #4
 80031da:	a202      	add	r2, pc, #8	; (adr r2, 80031e4 <__clzsi2+0x2c>)
 80031dc:	5c10      	ldrb	r0, [r2, r0]
 80031de:	1840      	adds	r0, r0, r1
 80031e0:	4770      	bx	lr
 80031e2:	46c0      	nop			; (mov r8, r8)
 80031e4:	02020304 	.word	0x02020304
 80031e8:	01010101 	.word	0x01010101
	...

080031f4 <__clzdi2>:
 80031f4:	b510      	push	{r4, lr}
 80031f6:	2900      	cmp	r1, #0
 80031f8:	d103      	bne.n	8003202 <__clzdi2+0xe>
 80031fa:	f7ff ffdd 	bl	80031b8 <__clzsi2>
 80031fe:	3020      	adds	r0, #32
 8003200:	e002      	b.n	8003208 <__clzdi2+0x14>
 8003202:	1c08      	adds	r0, r1, #0
 8003204:	f7ff ffd8 	bl	80031b8 <__clzsi2>
 8003208:	bd10      	pop	{r4, pc}
 800320a:	46c0      	nop			; (mov r8, r8)

0800320c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800320c:	b580      	push	{r7, lr}
 800320e:	b082      	sub	sp, #8
 8003210:	af00      	add	r7, sp, #0
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8003212:	f004 fb8d 	bl	8007930 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8003216:	f000 f829 	bl	800326c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800321a:	f000 fb03 	bl	8003824 <MX_GPIO_Init>
  MX_DMA_Init();
 800321e:	f000 fae3 	bl	80037e8 <MX_DMA_Init>
  MX_I2C2_Init();
 8003222:	f000 f937 	bl	8003494 <MX_I2C2_Init>
  MX_RTC_Init();
 8003226:	f000 f975 	bl	8003514 <MX_RTC_Init>
  MX_SPI1_Init();
 800322a:	f000 f9df 	bl	80035ec <MX_SPI1_Init>
  MX_SPI2_Init();
 800322e:	f000 fa1b 	bl	8003668 <MX_SPI2_Init>
  MX_USART1_UART_Init();
 8003232:	f000 fa57 	bl	80036e4 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 8003236:	f000 faa3 	bl	8003780 <MX_USART2_UART_Init>
  MX_ADC1_Init();
 800323a:	f000 f899 	bl	8003370 <MX_ADC1_Init>
  MX_CRC_Init();
 800323e:	f000 f903 	bl	8003448 <MX_CRC_Init>
  /* USER CODE BEGIN 2 */
  printf( "Hydra Management Processor Running\r\n" );
 8003242:	4b09      	ldr	r3, [pc, #36]	; (8003268 <main+0x5c>)
 8003244:	0018      	movs	r0, r3
 8003246:	f009 fcbd 	bl	800cbc4 <puts>
  system_init();
 800324a:	f004 fb05 	bl	8007858 <system_init>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
		current_time = HAL_GetTick();
 800324e:	f004 fbe9 	bl	8007a24 <HAL_GetTick>
 8003252:	0003      	movs	r3, r0
 8003254:	607b      	str	r3, [r7, #4]
		/*
		 * Operate each module as a state machine so that they can perform different small tasks each time
		 */
		// process_wifi_module();

		i2c_sensor_process( current_time );
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	0018      	movs	r0, r3
 800325a:	f002 fd4b 	bl	8005cf4 <i2c_sensor_process>
		process_led_display( current_time );
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	0018      	movs	r0, r3
 8003262:	f000 ff3d 	bl	80040e0 <process_led_display>
		current_time = HAL_GetTick();
 8003266:	e7f2      	b.n	800324e <main+0x42>
 8003268:	0800ea78 	.word	0x0800ea78

0800326c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800326c:	b590      	push	{r4, r7, lr}
 800326e:	b09d      	sub	sp, #116	; 0x74
 8003270:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003272:	2438      	movs	r4, #56	; 0x38
 8003274:	193b      	adds	r3, r7, r4
 8003276:	0018      	movs	r0, r3
 8003278:	2338      	movs	r3, #56	; 0x38
 800327a:	001a      	movs	r2, r3
 800327c:	2100      	movs	r1, #0
 800327e:	f009 fc1e 	bl	800cabe <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003282:	2328      	movs	r3, #40	; 0x28
 8003284:	18fb      	adds	r3, r7, r3
 8003286:	0018      	movs	r0, r3
 8003288:	2310      	movs	r3, #16
 800328a:	001a      	movs	r2, r3
 800328c:	2100      	movs	r1, #0
 800328e:	f009 fc16 	bl	800cabe <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003292:	003b      	movs	r3, r7
 8003294:	0018      	movs	r0, r3
 8003296:	2328      	movs	r3, #40	; 0x28
 8003298:	001a      	movs	r2, r3
 800329a:	2100      	movs	r1, #0
 800329c:	f009 fc0f 	bl	800cabe <memset>

  /** Configure the main internal regulator output voltage 
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 80032a0:	2380      	movs	r3, #128	; 0x80
 80032a2:	009b      	lsls	r3, r3, #2
 80032a4:	0018      	movs	r0, r3
 80032a6:	f006 fb1d 	bl	80098e4 <HAL_PWREx_ControlVoltageScaling>
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 80032aa:	193b      	adds	r3, r7, r4
 80032ac:	220a      	movs	r2, #10
 80032ae:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80032b0:	193b      	adds	r3, r7, r4
 80032b2:	2280      	movs	r2, #128	; 0x80
 80032b4:	0052      	lsls	r2, r2, #1
 80032b6:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 80032b8:	0021      	movs	r1, r4
 80032ba:	187b      	adds	r3, r7, r1
 80032bc:	2200      	movs	r2, #0
 80032be:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80032c0:	187b      	adds	r3, r7, r1
 80032c2:	2240      	movs	r2, #64	; 0x40
 80032c4:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 80032c6:	187b      	adds	r3, r7, r1
 80032c8:	2201      	movs	r2, #1
 80032ca:	619a      	str	r2, [r3, #24]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80032cc:	187b      	adds	r3, r7, r1
 80032ce:	2202      	movs	r2, #2
 80032d0:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80032d2:	187b      	adds	r3, r7, r1
 80032d4:	2202      	movs	r2, #2
 80032d6:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 80032d8:	187b      	adds	r3, r7, r1
 80032da:	2200      	movs	r2, #0
 80032dc:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLN = 16;
 80032de:	187b      	adds	r3, r7, r1
 80032e0:	2210      	movs	r2, #16
 80032e2:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80032e4:	187b      	adds	r3, r7, r1
 80032e6:	2280      	movs	r2, #128	; 0x80
 80032e8:	0292      	lsls	r2, r2, #10
 80032ea:	62da      	str	r2, [r3, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80032ec:	187b      	adds	r3, r7, r1
 80032ee:	2280      	movs	r2, #128	; 0x80
 80032f0:	0492      	lsls	r2, r2, #18
 80032f2:	631a      	str	r2, [r3, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV5;
 80032f4:	187b      	adds	r3, r7, r1
 80032f6:	2280      	movs	r2, #128	; 0x80
 80032f8:	0612      	lsls	r2, r2, #24
 80032fa:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80032fc:	187b      	adds	r3, r7, r1
 80032fe:	0018      	movs	r0, r3
 8003300:	f006 fb3c 	bl	800997c <HAL_RCC_OscConfig>
 8003304:	1e03      	subs	r3, r0, #0
 8003306:	d001      	beq.n	800330c <SystemClock_Config+0xa0>
  {
    Error_Handler();
 8003308:	f000 fb58 	bl	80039bc <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800330c:	2128      	movs	r1, #40	; 0x28
 800330e:	187b      	adds	r3, r7, r1
 8003310:	2207      	movs	r2, #7
 8003312:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003314:	187b      	adds	r3, r7, r1
 8003316:	2202      	movs	r2, #2
 8003318:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800331a:	187b      	adds	r3, r7, r1
 800331c:	2200      	movs	r2, #0
 800331e:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8003320:	187b      	adds	r3, r7, r1
 8003322:	2200      	movs	r2, #0
 8003324:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8003326:	187b      	adds	r3, r7, r1
 8003328:	2102      	movs	r1, #2
 800332a:	0018      	movs	r0, r3
 800332c:	f006 fe46 	bl	8009fbc <HAL_RCC_ClockConfig>
 8003330:	1e03      	subs	r3, r0, #0
 8003332:	d001      	beq.n	8003338 <SystemClock_Config+0xcc>
  {
    Error_Handler();
 8003334:	f000 fb42 	bl	80039bc <Error_Handler>
  }
  /** Initializes the peripherals clocks 
  */
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC|RCC_PERIPHCLK_USART1
 8003338:	003b      	movs	r3, r7
 800333a:	4a0c      	ldr	r2, [pc, #48]	; (800336c <SystemClock_Config+0x100>)
 800333c:	601a      	str	r2, [r3, #0]
                              |RCC_PERIPHCLK_ADC;
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 800333e:	003b      	movs	r3, r7
 8003340:	2200      	movs	r2, #0
 8003342:	605a      	str	r2, [r3, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_SYSCLK;
 8003344:	003b      	movs	r3, r7
 8003346:	2200      	movs	r2, #0
 8003348:	61da      	str	r2, [r3, #28]
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 800334a:	003b      	movs	r3, r7
 800334c:	2280      	movs	r2, #128	; 0x80
 800334e:	0092      	lsls	r2, r2, #2
 8003350:	625a      	str	r2, [r3, #36]	; 0x24

  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003352:	003b      	movs	r3, r7
 8003354:	0018      	movs	r0, r3
 8003356:	f006 ffdb 	bl	800a310 <HAL_RCCEx_PeriphCLKConfig>
 800335a:	1e03      	subs	r3, r0, #0
 800335c:	d001      	beq.n	8003362 <SystemClock_Config+0xf6>
  {
    Error_Handler();
 800335e:	f000 fb2d 	bl	80039bc <Error_Handler>
  }
}
 8003362:	46c0      	nop			; (mov r8, r8)
 8003364:	46bd      	mov	sp, r7
 8003366:	b01d      	add	sp, #116	; 0x74
 8003368:	bd90      	pop	{r4, r7, pc}
 800336a:	46c0      	nop			; (mov r8, r8)
 800336c:	00024001 	.word	0x00024001

08003370 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8003370:	b580      	push	{r7, lr}
 8003372:	b084      	sub	sp, #16
 8003374:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8003376:	1d3b      	adds	r3, r7, #4
 8003378:	0018      	movs	r0, r3
 800337a:	230c      	movs	r3, #12
 800337c:	001a      	movs	r2, r3
 800337e:	2100      	movs	r1, #0
 8003380:	f009 fb9d 	bl	800cabe <memset>
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion) 
  */
  hadc1.Instance = ADC1;
 8003384:	4b2d      	ldr	r3, [pc, #180]	; (800343c <MX_ADC1_Init+0xcc>)
 8003386:	4a2e      	ldr	r2, [pc, #184]	; (8003440 <MX_ADC1_Init+0xd0>)
 8003388:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 800338a:	4b2c      	ldr	r3, [pc, #176]	; (800343c <MX_ADC1_Init+0xcc>)
 800338c:	2280      	movs	r2, #128	; 0x80
 800338e:	05d2      	lsls	r2, r2, #23
 8003390:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8003392:	4b2a      	ldr	r3, [pc, #168]	; (800343c <MX_ADC1_Init+0xcc>)
 8003394:	2200      	movs	r2, #0
 8003396:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8003398:	4b28      	ldr	r3, [pc, #160]	; (800343c <MX_ADC1_Init+0xcc>)
 800339a:	2200      	movs	r2, #0
 800339c:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800339e:	4b27      	ldr	r3, [pc, #156]	; (800343c <MX_ADC1_Init+0xcc>)
 80033a0:	2200      	movs	r2, #0
 80033a2:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80033a4:	4b25      	ldr	r3, [pc, #148]	; (800343c <MX_ADC1_Init+0xcc>)
 80033a6:	2204      	movs	r2, #4
 80033a8:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80033aa:	4b24      	ldr	r3, [pc, #144]	; (800343c <MX_ADC1_Init+0xcc>)
 80033ac:	2200      	movs	r2, #0
 80033ae:	761a      	strb	r2, [r3, #24]
  hadc1.Init.LowPowerAutoPowerOff = DISABLE;
 80033b0:	4b22      	ldr	r3, [pc, #136]	; (800343c <MX_ADC1_Init+0xcc>)
 80033b2:	2200      	movs	r2, #0
 80033b4:	765a      	strb	r2, [r3, #25]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80033b6:	4b21      	ldr	r3, [pc, #132]	; (800343c <MX_ADC1_Init+0xcc>)
 80033b8:	2200      	movs	r2, #0
 80033ba:	769a      	strb	r2, [r3, #26]
  hadc1.Init.NbrOfConversion = 1;
 80033bc:	4b1f      	ldr	r3, [pc, #124]	; (800343c <MX_ADC1_Init+0xcc>)
 80033be:	2201      	movs	r2, #1
 80033c0:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80033c2:	4b1e      	ldr	r3, [pc, #120]	; (800343c <MX_ADC1_Init+0xcc>)
 80033c4:	2220      	movs	r2, #32
 80033c6:	2100      	movs	r1, #0
 80033c8:	5499      	strb	r1, [r3, r2]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80033ca:	4b1c      	ldr	r3, [pc, #112]	; (800343c <MX_ADC1_Init+0xcc>)
 80033cc:	2200      	movs	r2, #0
 80033ce:	625a      	str	r2, [r3, #36]	; 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80033d0:	4b1a      	ldr	r3, [pc, #104]	; (800343c <MX_ADC1_Init+0xcc>)
 80033d2:	2200      	movs	r2, #0
 80033d4:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80033d6:	4b19      	ldr	r3, [pc, #100]	; (800343c <MX_ADC1_Init+0xcc>)
 80033d8:	222c      	movs	r2, #44	; 0x2c
 80033da:	2100      	movs	r1, #0
 80033dc:	5499      	strb	r1, [r3, r2]
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80033de:	4b17      	ldr	r3, [pc, #92]	; (800343c <MX_ADC1_Init+0xcc>)
 80033e0:	2200      	movs	r2, #0
 80033e2:	631a      	str	r2, [r3, #48]	; 0x30
  hadc1.Init.SamplingTimeCommon1 = ADC_SAMPLETIME_1CYCLE_5;
 80033e4:	4b15      	ldr	r3, [pc, #84]	; (800343c <MX_ADC1_Init+0xcc>)
 80033e6:	2200      	movs	r2, #0
 80033e8:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.SamplingTimeCommon2 = ADC_SAMPLETIME_1CYCLE_5;
 80033ea:	4b14      	ldr	r3, [pc, #80]	; (800343c <MX_ADC1_Init+0xcc>)
 80033ec:	2200      	movs	r2, #0
 80033ee:	639a      	str	r2, [r3, #56]	; 0x38
  hadc1.Init.OversamplingMode = DISABLE;
 80033f0:	4b12      	ldr	r3, [pc, #72]	; (800343c <MX_ADC1_Init+0xcc>)
 80033f2:	223c      	movs	r2, #60	; 0x3c
 80033f4:	2100      	movs	r1, #0
 80033f6:	5499      	strb	r1, [r3, r2]
  hadc1.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 80033f8:	4b10      	ldr	r3, [pc, #64]	; (800343c <MX_ADC1_Init+0xcc>)
 80033fa:	2200      	movs	r2, #0
 80033fc:	64da      	str	r2, [r3, #76]	; 0x4c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80033fe:	4b0f      	ldr	r3, [pc, #60]	; (800343c <MX_ADC1_Init+0xcc>)
 8003400:	0018      	movs	r0, r3
 8003402:	f004 fc23 	bl	8007c4c <HAL_ADC_Init>
 8003406:	1e03      	subs	r3, r0, #0
 8003408:	d001      	beq.n	800340e <MX_ADC1_Init+0x9e>
  {
    Error_Handler();
 800340a:	f000 fad7 	bl	80039bc <Error_Handler>
  }
  /** Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_8;
 800340e:	1d3b      	adds	r3, r7, #4
 8003410:	4a0c      	ldr	r2, [pc, #48]	; (8003444 <MX_ADC1_Init+0xd4>)
 8003412:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8003414:	1d3b      	adds	r3, r7, #4
 8003416:	2200      	movs	r2, #0
 8003418:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_1;
 800341a:	1d3b      	adds	r3, r7, #4
 800341c:	2200      	movs	r2, #0
 800341e:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8003420:	1d3a      	adds	r2, r7, #4
 8003422:	4b06      	ldr	r3, [pc, #24]	; (800343c <MX_ADC1_Init+0xcc>)
 8003424:	0011      	movs	r1, r2
 8003426:	0018      	movs	r0, r3
 8003428:	f004 fde6 	bl	8007ff8 <HAL_ADC_ConfigChannel>
 800342c:	1e03      	subs	r3, r0, #0
 800342e:	d001      	beq.n	8003434 <MX_ADC1_Init+0xc4>
  {
    Error_Handler();
 8003430:	f000 fac4 	bl	80039bc <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8003434:	46c0      	nop			; (mov r8, r8)
 8003436:	46bd      	mov	sp, r7
 8003438:	b004      	add	sp, #16
 800343a:	bd80      	pop	{r7, pc}
 800343c:	20000c7c 	.word	0x20000c7c
 8003440:	40012400 	.word	0x40012400
 8003444:	20000100 	.word	0x20000100

08003448 <MX_CRC_Init>:
  * @brief CRC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRC_Init(void)
{
 8003448:	b580      	push	{r7, lr}
 800344a:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 800344c:	4b0f      	ldr	r3, [pc, #60]	; (800348c <MX_CRC_Init+0x44>)
 800344e:	4a10      	ldr	r2, [pc, #64]	; (8003490 <MX_CRC_Init+0x48>)
 8003450:	601a      	str	r2, [r3, #0]
  hcrc.Init.DefaultPolynomialUse = DEFAULT_POLYNOMIAL_ENABLE;
 8003452:	4b0e      	ldr	r3, [pc, #56]	; (800348c <MX_CRC_Init+0x44>)
 8003454:	2200      	movs	r2, #0
 8003456:	711a      	strb	r2, [r3, #4]
  hcrc.Init.DefaultInitValueUse = DEFAULT_INIT_VALUE_DISABLE;
 8003458:	4b0c      	ldr	r3, [pc, #48]	; (800348c <MX_CRC_Init+0x44>)
 800345a:	2201      	movs	r2, #1
 800345c:	715a      	strb	r2, [r3, #5]
  hcrc.Init.InitValue = 0;
 800345e:	4b0b      	ldr	r3, [pc, #44]	; (800348c <MX_CRC_Init+0x44>)
 8003460:	2200      	movs	r2, #0
 8003462:	611a      	str	r2, [r3, #16]
  hcrc.Init.InputDataInversionMode = CRC_INPUTDATA_INVERSION_NONE;
 8003464:	4b09      	ldr	r3, [pc, #36]	; (800348c <MX_CRC_Init+0x44>)
 8003466:	2200      	movs	r2, #0
 8003468:	615a      	str	r2, [r3, #20]
  hcrc.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_DISABLE;
 800346a:	4b08      	ldr	r3, [pc, #32]	; (800348c <MX_CRC_Init+0x44>)
 800346c:	2200      	movs	r2, #0
 800346e:	619a      	str	r2, [r3, #24]
  hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_WORDS;
 8003470:	4b06      	ldr	r3, [pc, #24]	; (800348c <MX_CRC_Init+0x44>)
 8003472:	2203      	movs	r2, #3
 8003474:	621a      	str	r2, [r3, #32]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 8003476:	4b05      	ldr	r3, [pc, #20]	; (800348c <MX_CRC_Init+0x44>)
 8003478:	0018      	movs	r0, r3
 800347a:	f005 f86f 	bl	800855c <HAL_CRC_Init>
 800347e:	1e03      	subs	r3, r0, #0
 8003480:	d001      	beq.n	8003486 <MX_CRC_Init+0x3e>
  {
    Error_Handler();
 8003482:	f000 fa9b 	bl	80039bc <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 8003486:	46c0      	nop			; (mov r8, r8)
 8003488:	46bd      	mov	sp, r7
 800348a:	bd80      	pop	{r7, pc}
 800348c:	20000c0c 	.word	0x20000c0c
 8003490:	40023000 	.word	0x40023000

08003494 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8003494:	b580      	push	{r7, lr}
 8003496:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8003498:	4b1b      	ldr	r3, [pc, #108]	; (8003508 <MX_I2C2_Init+0x74>)
 800349a:	4a1c      	ldr	r2, [pc, #112]	; (800350c <MX_I2C2_Init+0x78>)
 800349c:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x00501A5B;
 800349e:	4b1a      	ldr	r3, [pc, #104]	; (8003508 <MX_I2C2_Init+0x74>)
 80034a0:	4a1b      	ldr	r2, [pc, #108]	; (8003510 <MX_I2C2_Init+0x7c>)
 80034a2:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 80034a4:	4b18      	ldr	r3, [pc, #96]	; (8003508 <MX_I2C2_Init+0x74>)
 80034a6:	2200      	movs	r2, #0
 80034a8:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80034aa:	4b17      	ldr	r3, [pc, #92]	; (8003508 <MX_I2C2_Init+0x74>)
 80034ac:	2201      	movs	r2, #1
 80034ae:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80034b0:	4b15      	ldr	r3, [pc, #84]	; (8003508 <MX_I2C2_Init+0x74>)
 80034b2:	2200      	movs	r2, #0
 80034b4:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 80034b6:	4b14      	ldr	r3, [pc, #80]	; (8003508 <MX_I2C2_Init+0x74>)
 80034b8:	2200      	movs	r2, #0
 80034ba:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80034bc:	4b12      	ldr	r3, [pc, #72]	; (8003508 <MX_I2C2_Init+0x74>)
 80034be:	2200      	movs	r2, #0
 80034c0:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80034c2:	4b11      	ldr	r3, [pc, #68]	; (8003508 <MX_I2C2_Init+0x74>)
 80034c4:	2200      	movs	r2, #0
 80034c6:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80034c8:	4b0f      	ldr	r3, [pc, #60]	; (8003508 <MX_I2C2_Init+0x74>)
 80034ca:	2200      	movs	r2, #0
 80034cc:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 80034ce:	4b0e      	ldr	r3, [pc, #56]	; (8003508 <MX_I2C2_Init+0x74>)
 80034d0:	0018      	movs	r0, r3
 80034d2:	f005 fce5 	bl	8008ea0 <HAL_I2C_Init>
 80034d6:	1e03      	subs	r3, r0, #0
 80034d8:	d001      	beq.n	80034de <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 80034da:	f000 fa6f 	bl	80039bc <Error_Handler>
  }
  /** Configure Analogue filter 
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80034de:	4b0a      	ldr	r3, [pc, #40]	; (8003508 <MX_I2C2_Init+0x74>)
 80034e0:	2100      	movs	r1, #0
 80034e2:	0018      	movs	r0, r3
 80034e4:	f006 f966 	bl	80097b4 <HAL_I2CEx_ConfigAnalogFilter>
 80034e8:	1e03      	subs	r3, r0, #0
 80034ea:	d001      	beq.n	80034f0 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 80034ec:	f000 fa66 	bl	80039bc <Error_Handler>
  }
  /** Configure Digital filter 
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 80034f0:	4b05      	ldr	r3, [pc, #20]	; (8003508 <MX_I2C2_Init+0x74>)
 80034f2:	2100      	movs	r1, #0
 80034f4:	0018      	movs	r0, r3
 80034f6:	f006 f9a9 	bl	800984c <HAL_I2CEx_ConfigDigitalFilter>
 80034fa:	1e03      	subs	r3, r0, #0
 80034fc:	d001      	beq.n	8003502 <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 80034fe:	f000 fa5d 	bl	80039bc <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8003502:	46c0      	nop			; (mov r8, r8)
 8003504:	46bd      	mov	sp, r7
 8003506:	bd80      	pop	{r7, pc}
 8003508:	20000c30 	.word	0x20000c30
 800350c:	40005800 	.word	0x40005800
 8003510:	00501a5b 	.word	0x00501a5b

08003514 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8003514:	b580      	push	{r7, lr}
 8003516:	b086      	sub	sp, #24
 8003518:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 800351a:	1d3b      	adds	r3, r7, #4
 800351c:	0018      	movs	r0, r3
 800351e:	2314      	movs	r3, #20
 8003520:	001a      	movs	r2, r3
 8003522:	2100      	movs	r1, #0
 8003524:	f009 facb 	bl	800cabe <memset>
  RTC_DateTypeDef sDate = {0};
 8003528:	003b      	movs	r3, r7
 800352a:	2200      	movs	r2, #0
 800352c:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_Init 1 */

  /* USER CODE END RTC_Init 1 */
  /** Initialize RTC Only 
  */
  hrtc.Instance = RTC;
 800352e:	4b2d      	ldr	r3, [pc, #180]	; (80035e4 <MX_RTC_Init+0xd0>)
 8003530:	4a2d      	ldr	r2, [pc, #180]	; (80035e8 <MX_RTC_Init+0xd4>)
 8003532:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8003534:	4b2b      	ldr	r3, [pc, #172]	; (80035e4 <MX_RTC_Init+0xd0>)
 8003536:	2200      	movs	r2, #0
 8003538:	609a      	str	r2, [r3, #8]
  hrtc.Init.AsynchPrediv = 127;
 800353a:	4b2a      	ldr	r3, [pc, #168]	; (80035e4 <MX_RTC_Init+0xd0>)
 800353c:	227f      	movs	r2, #127	; 0x7f
 800353e:	60da      	str	r2, [r3, #12]
  hrtc.Init.SynchPrediv = 255;
 8003540:	4b28      	ldr	r3, [pc, #160]	; (80035e4 <MX_RTC_Init+0xd0>)
 8003542:	22ff      	movs	r2, #255	; 0xff
 8003544:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8003546:	4b27      	ldr	r3, [pc, #156]	; (80035e4 <MX_RTC_Init+0xd0>)
 8003548:	2200      	movs	r2, #0
 800354a:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 800354c:	4b25      	ldr	r3, [pc, #148]	; (80035e4 <MX_RTC_Init+0xd0>)
 800354e:	2200      	movs	r2, #0
 8003550:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8003552:	4b24      	ldr	r3, [pc, #144]	; (80035e4 <MX_RTC_Init+0xd0>)
 8003554:	2200      	movs	r2, #0
 8003556:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8003558:	4b22      	ldr	r3, [pc, #136]	; (80035e4 <MX_RTC_Init+0xd0>)
 800355a:	2280      	movs	r2, #128	; 0x80
 800355c:	05d2      	lsls	r2, r2, #23
 800355e:	621a      	str	r2, [r3, #32]
  hrtc.Init.OutPutPullUp = RTC_OUTPUT_PULLUP_NONE;
 8003560:	4b20      	ldr	r3, [pc, #128]	; (80035e4 <MX_RTC_Init+0xd0>)
 8003562:	2200      	movs	r2, #0
 8003564:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8003566:	4b1f      	ldr	r3, [pc, #124]	; (80035e4 <MX_RTC_Init+0xd0>)
 8003568:	0018      	movs	r0, r3
 800356a:	f007 f84b 	bl	800a604 <HAL_RTC_Init>
 800356e:	1e03      	subs	r3, r0, #0
 8003570:	d001      	beq.n	8003576 <MX_RTC_Init+0x62>
  {
    Error_Handler();
 8003572:	f000 fa23 	bl	80039bc <Error_Handler>
    
  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date 
  */
  sTime.Hours = 0x0;
 8003576:	1d3b      	adds	r3, r7, #4
 8003578:	2200      	movs	r2, #0
 800357a:	701a      	strb	r2, [r3, #0]
  sTime.Minutes = 0x0;
 800357c:	1d3b      	adds	r3, r7, #4
 800357e:	2200      	movs	r2, #0
 8003580:	705a      	strb	r2, [r3, #1]
  sTime.Seconds = 0x0;
 8003582:	1d3b      	adds	r3, r7, #4
 8003584:	2200      	movs	r2, #0
 8003586:	709a      	strb	r2, [r3, #2]
  sTime.SubSeconds = 0x0;
 8003588:	1d3b      	adds	r3, r7, #4
 800358a:	2200      	movs	r2, #0
 800358c:	605a      	str	r2, [r3, #4]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 800358e:	1d3b      	adds	r3, r7, #4
 8003590:	2200      	movs	r2, #0
 8003592:	60da      	str	r2, [r3, #12]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8003594:	1d3b      	adds	r3, r7, #4
 8003596:	2200      	movs	r2, #0
 8003598:	611a      	str	r2, [r3, #16]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 800359a:	1d39      	adds	r1, r7, #4
 800359c:	4b11      	ldr	r3, [pc, #68]	; (80035e4 <MX_RTC_Init+0xd0>)
 800359e:	2201      	movs	r2, #1
 80035a0:	0018      	movs	r0, r3
 80035a2:	f007 f8c5 	bl	800a730 <HAL_RTC_SetTime>
 80035a6:	1e03      	subs	r3, r0, #0
 80035a8:	d001      	beq.n	80035ae <MX_RTC_Init+0x9a>
  {
    Error_Handler();
 80035aa:	f000 fa07 	bl	80039bc <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 80035ae:	003b      	movs	r3, r7
 80035b0:	2201      	movs	r2, #1
 80035b2:	701a      	strb	r2, [r3, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 80035b4:	003b      	movs	r3, r7
 80035b6:	2201      	movs	r2, #1
 80035b8:	705a      	strb	r2, [r3, #1]
  sDate.Date = 0x1;
 80035ba:	003b      	movs	r3, r7
 80035bc:	2201      	movs	r2, #1
 80035be:	709a      	strb	r2, [r3, #2]
  sDate.Year = 0x0;
 80035c0:	003b      	movs	r3, r7
 80035c2:	2200      	movs	r2, #0
 80035c4:	70da      	strb	r2, [r3, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 80035c6:	0039      	movs	r1, r7
 80035c8:	4b06      	ldr	r3, [pc, #24]	; (80035e4 <MX_RTC_Init+0xd0>)
 80035ca:	2201      	movs	r2, #1
 80035cc:	0018      	movs	r0, r3
 80035ce:	f007 f957 	bl	800a880 <HAL_RTC_SetDate>
 80035d2:	1e03      	subs	r3, r0, #0
 80035d4:	d001      	beq.n	80035da <MX_RTC_Init+0xc6>
  {
    Error_Handler();
 80035d6:	f000 f9f1 	bl	80039bc <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 80035da:	46c0      	nop			; (mov r8, r8)
 80035dc:	46bd      	mov	sp, r7
 80035de:	b006      	add	sp, #24
 80035e0:	bd80      	pop	{r7, pc}
 80035e2:	46c0      	nop			; (mov r8, r8)
 80035e4:	20000d6c 	.word	0x20000d6c
 80035e8:	40002800 	.word	0x40002800

080035ec <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80035ec:	b580      	push	{r7, lr}
 80035ee:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80035f0:	4b1b      	ldr	r3, [pc, #108]	; (8003660 <MX_SPI1_Init+0x74>)
 80035f2:	4a1c      	ldr	r2, [pc, #112]	; (8003664 <MX_SPI1_Init+0x78>)
 80035f4:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80035f6:	4b1a      	ldr	r3, [pc, #104]	; (8003660 <MX_SPI1_Init+0x74>)
 80035f8:	2282      	movs	r2, #130	; 0x82
 80035fa:	0052      	lsls	r2, r2, #1
 80035fc:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80035fe:	4b18      	ldr	r3, [pc, #96]	; (8003660 <MX_SPI1_Init+0x74>)
 8003600:	2200      	movs	r2, #0
 8003602:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8003604:	4b16      	ldr	r3, [pc, #88]	; (8003660 <MX_SPI1_Init+0x74>)
 8003606:	22e0      	movs	r2, #224	; 0xe0
 8003608:	00d2      	lsls	r2, r2, #3
 800360a:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800360c:	4b14      	ldr	r3, [pc, #80]	; (8003660 <MX_SPI1_Init+0x74>)
 800360e:	2200      	movs	r2, #0
 8003610:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8003612:	4b13      	ldr	r3, [pc, #76]	; (8003660 <MX_SPI1_Init+0x74>)
 8003614:	2200      	movs	r2, #0
 8003616:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8003618:	4b11      	ldr	r3, [pc, #68]	; (8003660 <MX_SPI1_Init+0x74>)
 800361a:	2280      	movs	r2, #128	; 0x80
 800361c:	0092      	lsls	r2, r2, #2
 800361e:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003620:	4b0f      	ldr	r3, [pc, #60]	; (8003660 <MX_SPI1_Init+0x74>)
 8003622:	2200      	movs	r2, #0
 8003624:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8003626:	4b0e      	ldr	r3, [pc, #56]	; (8003660 <MX_SPI1_Init+0x74>)
 8003628:	2200      	movs	r2, #0
 800362a:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800362c:	4b0c      	ldr	r3, [pc, #48]	; (8003660 <MX_SPI1_Init+0x74>)
 800362e:	2200      	movs	r2, #0
 8003630:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003632:	4b0b      	ldr	r3, [pc, #44]	; (8003660 <MX_SPI1_Init+0x74>)
 8003634:	2200      	movs	r2, #0
 8003636:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8003638:	4b09      	ldr	r3, [pc, #36]	; (8003660 <MX_SPI1_Init+0x74>)
 800363a:	2207      	movs	r2, #7
 800363c:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800363e:	4b08      	ldr	r3, [pc, #32]	; (8003660 <MX_SPI1_Init+0x74>)
 8003640:	2200      	movs	r2, #0
 8003642:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8003644:	4b06      	ldr	r3, [pc, #24]	; (8003660 <MX_SPI1_Init+0x74>)
 8003646:	2200      	movs	r2, #0
 8003648:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800364a:	4b05      	ldr	r3, [pc, #20]	; (8003660 <MX_SPI1_Init+0x74>)
 800364c:	0018      	movs	r0, r3
 800364e:	f007 fa83 	bl	800ab58 <HAL_SPI_Init>
 8003652:	1e03      	subs	r3, r0, #0
 8003654:	d001      	beq.n	800365a <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8003656:	f000 f9b1 	bl	80039bc <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800365a:	46c0      	nop			; (mov r8, r8)
 800365c:	46bd      	mov	sp, r7
 800365e:	bd80      	pop	{r7, pc}
 8003660:	20000d98 	.word	0x20000d98
 8003664:	40013000 	.word	0x40013000

08003668 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8003668:	b580      	push	{r7, lr}
 800366a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 800366c:	4b1b      	ldr	r3, [pc, #108]	; (80036dc <MX_SPI2_Init+0x74>)
 800366e:	4a1c      	ldr	r2, [pc, #112]	; (80036e0 <MX_SPI2_Init+0x78>)
 8003670:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8003672:	4b1a      	ldr	r3, [pc, #104]	; (80036dc <MX_SPI2_Init+0x74>)
 8003674:	2282      	movs	r2, #130	; 0x82
 8003676:	0052      	lsls	r2, r2, #1
 8003678:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800367a:	4b18      	ldr	r3, [pc, #96]	; (80036dc <MX_SPI2_Init+0x74>)
 800367c:	2200      	movs	r2, #0
 800367e:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8003680:	4b16      	ldr	r3, [pc, #88]	; (80036dc <MX_SPI2_Init+0x74>)
 8003682:	22e0      	movs	r2, #224	; 0xe0
 8003684:	00d2      	lsls	r2, r2, #3
 8003686:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8003688:	4b14      	ldr	r3, [pc, #80]	; (80036dc <MX_SPI2_Init+0x74>)
 800368a:	2200      	movs	r2, #0
 800368c:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 800368e:	4b13      	ldr	r3, [pc, #76]	; (80036dc <MX_SPI2_Init+0x74>)
 8003690:	2200      	movs	r2, #0
 8003692:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8003694:	4b11      	ldr	r3, [pc, #68]	; (80036dc <MX_SPI2_Init+0x74>)
 8003696:	2280      	movs	r2, #128	; 0x80
 8003698:	0092      	lsls	r2, r2, #2
 800369a:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800369c:	4b0f      	ldr	r3, [pc, #60]	; (80036dc <MX_SPI2_Init+0x74>)
 800369e:	2200      	movs	r2, #0
 80036a0:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_LSB;
 80036a2:	4b0e      	ldr	r3, [pc, #56]	; (80036dc <MX_SPI2_Init+0x74>)
 80036a4:	2280      	movs	r2, #128	; 0x80
 80036a6:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80036a8:	4b0c      	ldr	r3, [pc, #48]	; (80036dc <MX_SPI2_Init+0x74>)
 80036aa:	2200      	movs	r2, #0
 80036ac:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80036ae:	4b0b      	ldr	r3, [pc, #44]	; (80036dc <MX_SPI2_Init+0x74>)
 80036b0:	2200      	movs	r2, #0
 80036b2:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 7;
 80036b4:	4b09      	ldr	r3, [pc, #36]	; (80036dc <MX_SPI2_Init+0x74>)
 80036b6:	2207      	movs	r2, #7
 80036b8:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80036ba:	4b08      	ldr	r3, [pc, #32]	; (80036dc <MX_SPI2_Init+0x74>)
 80036bc:	2200      	movs	r2, #0
 80036be:	631a      	str	r2, [r3, #48]	; 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80036c0:	4b06      	ldr	r3, [pc, #24]	; (80036dc <MX_SPI2_Init+0x74>)
 80036c2:	2208      	movs	r2, #8
 80036c4:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80036c6:	4b05      	ldr	r3, [pc, #20]	; (80036dc <MX_SPI2_Init+0x74>)
 80036c8:	0018      	movs	r0, r3
 80036ca:	f007 fa45 	bl	800ab58 <HAL_SPI_Init>
 80036ce:	1e03      	subs	r3, r0, #0
 80036d0:	d001      	beq.n	80036d6 <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 80036d2:	f000 f973 	bl	80039bc <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 80036d6:	46c0      	nop			; (mov r8, r8)
 80036d8:	46bd      	mov	sp, r7
 80036da:	bd80      	pop	{r7, pc}
 80036dc:	20000694 	.word	0x20000694
 80036e0:	40003800 	.word	0x40003800

080036e4 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80036e4:	b580      	push	{r7, lr}
 80036e6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80036e8:	4b23      	ldr	r3, [pc, #140]	; (8003778 <MX_USART1_UART_Init+0x94>)
 80036ea:	4a24      	ldr	r2, [pc, #144]	; (800377c <MX_USART1_UART_Init+0x98>)
 80036ec:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80036ee:	4b22      	ldr	r3, [pc, #136]	; (8003778 <MX_USART1_UART_Init+0x94>)
 80036f0:	22e1      	movs	r2, #225	; 0xe1
 80036f2:	0252      	lsls	r2, r2, #9
 80036f4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80036f6:	4b20      	ldr	r3, [pc, #128]	; (8003778 <MX_USART1_UART_Init+0x94>)
 80036f8:	2200      	movs	r2, #0
 80036fa:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80036fc:	4b1e      	ldr	r3, [pc, #120]	; (8003778 <MX_USART1_UART_Init+0x94>)
 80036fe:	2200      	movs	r2, #0
 8003700:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8003702:	4b1d      	ldr	r3, [pc, #116]	; (8003778 <MX_USART1_UART_Init+0x94>)
 8003704:	2200      	movs	r2, #0
 8003706:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8003708:	4b1b      	ldr	r3, [pc, #108]	; (8003778 <MX_USART1_UART_Init+0x94>)
 800370a:	220c      	movs	r2, #12
 800370c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800370e:	4b1a      	ldr	r3, [pc, #104]	; (8003778 <MX_USART1_UART_Init+0x94>)
 8003710:	2200      	movs	r2, #0
 8003712:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8003714:	4b18      	ldr	r3, [pc, #96]	; (8003778 <MX_USART1_UART_Init+0x94>)
 8003716:	2200      	movs	r2, #0
 8003718:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800371a:	4b17      	ldr	r3, [pc, #92]	; (8003778 <MX_USART1_UART_Init+0x94>)
 800371c:	2200      	movs	r2, #0
 800371e:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8003720:	4b15      	ldr	r3, [pc, #84]	; (8003778 <MX_USART1_UART_Init+0x94>)
 8003722:	2200      	movs	r2, #0
 8003724:	625a      	str	r2, [r3, #36]	; 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003726:	4b14      	ldr	r3, [pc, #80]	; (8003778 <MX_USART1_UART_Init+0x94>)
 8003728:	2200      	movs	r2, #0
 800372a:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800372c:	4b12      	ldr	r3, [pc, #72]	; (8003778 <MX_USART1_UART_Init+0x94>)
 800372e:	0018      	movs	r0, r3
 8003730:	f007 fd72 	bl	800b218 <HAL_UART_Init>
 8003734:	1e03      	subs	r3, r0, #0
 8003736:	d001      	beq.n	800373c <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8003738:	f000 f940 	bl	80039bc <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800373c:	4b0e      	ldr	r3, [pc, #56]	; (8003778 <MX_USART1_UART_Init+0x94>)
 800373e:	2100      	movs	r1, #0
 8003740:	0018      	movs	r0, r3
 8003742:	f009 f89d 	bl	800c880 <HAL_UARTEx_SetTxFifoThreshold>
 8003746:	1e03      	subs	r3, r0, #0
 8003748:	d001      	beq.n	800374e <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 800374a:	f000 f937 	bl	80039bc <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800374e:	4b0a      	ldr	r3, [pc, #40]	; (8003778 <MX_USART1_UART_Init+0x94>)
 8003750:	2100      	movs	r1, #0
 8003752:	0018      	movs	r0, r3
 8003754:	f009 f8d4 	bl	800c900 <HAL_UARTEx_SetRxFifoThreshold>
 8003758:	1e03      	subs	r3, r0, #0
 800375a:	d001      	beq.n	8003760 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 800375c:	f000 f92e 	bl	80039bc <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8003760:	4b05      	ldr	r3, [pc, #20]	; (8003778 <MX_USART1_UART_Init+0x94>)
 8003762:	0018      	movs	r0, r3
 8003764:	f009 f852 	bl	800c80c <HAL_UARTEx_DisableFifoMode>
 8003768:	1e03      	subs	r3, r0, #0
 800376a:	d001      	beq.n	8003770 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 800376c:	f000 f926 	bl	80039bc <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8003770:	46c0      	nop			; (mov r8, r8)
 8003772:	46bd      	mov	sp, r7
 8003774:	bd80      	pop	{r7, pc}
 8003776:	46c0      	nop			; (mov r8, r8)
 8003778:	20000ce0 	.word	0x20000ce0
 800377c:	40013800 	.word	0x40013800

08003780 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8003780:	b580      	push	{r7, lr}
 8003782:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8003784:	4b16      	ldr	r3, [pc, #88]	; (80037e0 <MX_USART2_UART_Init+0x60>)
 8003786:	4a17      	ldr	r2, [pc, #92]	; (80037e4 <MX_USART2_UART_Init+0x64>)
 8003788:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800378a:	4b15      	ldr	r3, [pc, #84]	; (80037e0 <MX_USART2_UART_Init+0x60>)
 800378c:	22e1      	movs	r2, #225	; 0xe1
 800378e:	0252      	lsls	r2, r2, #9
 8003790:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8003792:	4b13      	ldr	r3, [pc, #76]	; (80037e0 <MX_USART2_UART_Init+0x60>)
 8003794:	2200      	movs	r2, #0
 8003796:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8003798:	4b11      	ldr	r3, [pc, #68]	; (80037e0 <MX_USART2_UART_Init+0x60>)
 800379a:	2200      	movs	r2, #0
 800379c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800379e:	4b10      	ldr	r3, [pc, #64]	; (80037e0 <MX_USART2_UART_Init+0x60>)
 80037a0:	2200      	movs	r2, #0
 80037a2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80037a4:	4b0e      	ldr	r3, [pc, #56]	; (80037e0 <MX_USART2_UART_Init+0x60>)
 80037a6:	220c      	movs	r2, #12
 80037a8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80037aa:	4b0d      	ldr	r3, [pc, #52]	; (80037e0 <MX_USART2_UART_Init+0x60>)
 80037ac:	2200      	movs	r2, #0
 80037ae:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80037b0:	4b0b      	ldr	r3, [pc, #44]	; (80037e0 <MX_USART2_UART_Init+0x60>)
 80037b2:	2200      	movs	r2, #0
 80037b4:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80037b6:	4b0a      	ldr	r3, [pc, #40]	; (80037e0 <MX_USART2_UART_Init+0x60>)
 80037b8:	2200      	movs	r2, #0
 80037ba:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80037bc:	4b08      	ldr	r3, [pc, #32]	; (80037e0 <MX_USART2_UART_Init+0x60>)
 80037be:	2200      	movs	r2, #0
 80037c0:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80037c2:	4b07      	ldr	r3, [pc, #28]	; (80037e0 <MX_USART2_UART_Init+0x60>)
 80037c4:	2200      	movs	r2, #0
 80037c6:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80037c8:	4b05      	ldr	r3, [pc, #20]	; (80037e0 <MX_USART2_UART_Init+0x60>)
 80037ca:	0018      	movs	r0, r3
 80037cc:	f007 fd24 	bl	800b218 <HAL_UART_Init>
 80037d0:	1e03      	subs	r3, r0, #0
 80037d2:	d001      	beq.n	80037d8 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 80037d4:	f000 f8f2 	bl	80039bc <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80037d8:	46c0      	nop			; (mov r8, r8)
 80037da:	46bd      	mov	sp, r7
 80037dc:	bd80      	pop	{r7, pc}
 80037de:	46c0      	nop			; (mov r8, r8)
 80037e0:	20000dfc 	.word	0x20000dfc
 80037e4:	40004400 	.word	0x40004400

080037e8 <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void) 
{
 80037e8:	b580      	push	{r7, lr}
 80037ea:	b082      	sub	sp, #8
 80037ec:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80037ee:	4b0c      	ldr	r3, [pc, #48]	; (8003820 <MX_DMA_Init+0x38>)
 80037f0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80037f2:	4b0b      	ldr	r3, [pc, #44]	; (8003820 <MX_DMA_Init+0x38>)
 80037f4:	2101      	movs	r1, #1
 80037f6:	430a      	orrs	r2, r1
 80037f8:	639a      	str	r2, [r3, #56]	; 0x38
 80037fa:	4b09      	ldr	r3, [pc, #36]	; (8003820 <MX_DMA_Init+0x38>)
 80037fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80037fe:	2201      	movs	r2, #1
 8003800:	4013      	ands	r3, r2
 8003802:	607b      	str	r3, [r7, #4]
 8003804:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8003806:	2200      	movs	r2, #0
 8003808:	2100      	movs	r1, #0
 800380a:	2009      	movs	r0, #9
 800380c:	f004 fe74 	bl	80084f8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8003810:	2009      	movs	r0, #9
 8003812:	f004 fe86 	bl	8008522 <HAL_NVIC_EnableIRQ>

}
 8003816:	46c0      	nop			; (mov r8, r8)
 8003818:	46bd      	mov	sp, r7
 800381a:	b002      	add	sp, #8
 800381c:	bd80      	pop	{r7, pc}
 800381e:	46c0      	nop			; (mov r8, r8)
 8003820:	40021000 	.word	0x40021000

08003824 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8003824:	b590      	push	{r4, r7, lr}
 8003826:	b089      	sub	sp, #36	; 0x24
 8003828:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800382a:	240c      	movs	r4, #12
 800382c:	193b      	adds	r3, r7, r4
 800382e:	0018      	movs	r0, r3
 8003830:	2314      	movs	r3, #20
 8003832:	001a      	movs	r2, r3
 8003834:	2100      	movs	r1, #0
 8003836:	f009 f942 	bl	800cabe <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800383a:	4b52      	ldr	r3, [pc, #328]	; (8003984 <MX_GPIO_Init+0x160>)
 800383c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800383e:	4b51      	ldr	r3, [pc, #324]	; (8003984 <MX_GPIO_Init+0x160>)
 8003840:	2102      	movs	r1, #2
 8003842:	430a      	orrs	r2, r1
 8003844:	635a      	str	r2, [r3, #52]	; 0x34
 8003846:	4b4f      	ldr	r3, [pc, #316]	; (8003984 <MX_GPIO_Init+0x160>)
 8003848:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800384a:	2202      	movs	r2, #2
 800384c:	4013      	ands	r3, r2
 800384e:	60bb      	str	r3, [r7, #8]
 8003850:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003852:	4b4c      	ldr	r3, [pc, #304]	; (8003984 <MX_GPIO_Init+0x160>)
 8003854:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003856:	4b4b      	ldr	r3, [pc, #300]	; (8003984 <MX_GPIO_Init+0x160>)
 8003858:	2101      	movs	r1, #1
 800385a:	430a      	orrs	r2, r1
 800385c:	635a      	str	r2, [r3, #52]	; 0x34
 800385e:	4b49      	ldr	r3, [pc, #292]	; (8003984 <MX_GPIO_Init+0x160>)
 8003860:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003862:	2201      	movs	r2, #1
 8003864:	4013      	ands	r3, r2
 8003866:	607b      	str	r3, [r7, #4]
 8003868:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800386a:	4b46      	ldr	r3, [pc, #280]	; (8003984 <MX_GPIO_Init+0x160>)
 800386c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800386e:	4b45      	ldr	r3, [pc, #276]	; (8003984 <MX_GPIO_Init+0x160>)
 8003870:	2104      	movs	r1, #4
 8003872:	430a      	orrs	r2, r1
 8003874:	635a      	str	r2, [r3, #52]	; 0x34
 8003876:	4b43      	ldr	r3, [pc, #268]	; (8003984 <MX_GPIO_Init+0x160>)
 8003878:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800387a:	2204      	movs	r2, #4
 800387c:	4013      	ands	r3, r2
 800387e:	603b      	str	r3, [r7, #0]
 8003880:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, Enable_Comm_Processor_3V3_Pin|LED_Array_Enable___Pin|LED_Power_Enable_Pin, GPIO_PIN_RESET);
 8003882:	238c      	movs	r3, #140	; 0x8c
 8003884:	009b      	lsls	r3, r3, #2
 8003886:	4840      	ldr	r0, [pc, #256]	; (8003988 <MX_GPIO_Init+0x164>)
 8003888:	2200      	movs	r2, #0
 800388a:	0019      	movs	r1, r3
 800388c:	f005 faea 	bl	8008e64 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI_FLASH_CS_GPIO_Port, SPI_FLASH_CS_Pin, GPIO_PIN_SET);
 8003890:	23a0      	movs	r3, #160	; 0xa0
 8003892:	05db      	lsls	r3, r3, #23
 8003894:	2201      	movs	r2, #1
 8003896:	2110      	movs	r1, #16
 8003898:	0018      	movs	r0, r3
 800389a:	f005 fae3 	bl	8008e64 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : Enable_Comm_Processor_3V3_Pin LED_Array_Enable___Pin LED_Power_Enable_Pin */
  GPIO_InitStruct.Pin = Enable_Comm_Processor_3V3_Pin|LED_Array_Enable___Pin|LED_Power_Enable_Pin;
 800389e:	193b      	adds	r3, r7, r4
 80038a0:	228c      	movs	r2, #140	; 0x8c
 80038a2:	0092      	lsls	r2, r2, #2
 80038a4:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80038a6:	193b      	adds	r3, r7, r4
 80038a8:	2201      	movs	r2, #1
 80038aa:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80038ac:	193b      	adds	r3, r7, r4
 80038ae:	2200      	movs	r2, #0
 80038b0:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80038b2:	193b      	adds	r3, r7, r4
 80038b4:	2200      	movs	r2, #0
 80038b6:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80038b8:	193b      	adds	r3, r7, r4
 80038ba:	4a33      	ldr	r2, [pc, #204]	; (8003988 <MX_GPIO_Init+0x164>)
 80038bc:	0019      	movs	r1, r3
 80038be:	0010      	movs	r0, r2
 80038c0:	f005 f96c 	bl	8008b9c <HAL_GPIO_Init>

  /*Configure GPIO pins : PA1 Charge_INT___Pin Power_Down___Pin UFP_Fault___Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_1|Charge_INT___Pin|Power_Down___Pin|UFP_Fault___Pin;
 80038c4:	193b      	adds	r3, r7, r4
 80038c6:	4a31      	ldr	r2, [pc, #196]	; (800398c <MX_GPIO_Init+0x168>)
 80038c8:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80038ca:	193b      	adds	r3, r7, r4
 80038cc:	2200      	movs	r2, #0
 80038ce:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80038d0:	193b      	adds	r3, r7, r4
 80038d2:	2200      	movs	r2, #0
 80038d4:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80038d6:	193a      	adds	r2, r7, r4
 80038d8:	23a0      	movs	r3, #160	; 0xa0
 80038da:	05db      	lsls	r3, r3, #23
 80038dc:	0011      	movs	r1, r2
 80038de:	0018      	movs	r0, r3
 80038e0:	f005 f95c 	bl	8008b9c <HAL_GPIO_Init>

  /*Configure GPIO pin : SPI_FLASH_CS_Pin */
  GPIO_InitStruct.Pin = SPI_FLASH_CS_Pin;
 80038e4:	193b      	adds	r3, r7, r4
 80038e6:	2210      	movs	r2, #16
 80038e8:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80038ea:	193b      	adds	r3, r7, r4
 80038ec:	2201      	movs	r2, #1
 80038ee:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80038f0:	193b      	adds	r3, r7, r4
 80038f2:	2200      	movs	r2, #0
 80038f4:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80038f6:	193b      	adds	r3, r7, r4
 80038f8:	2202      	movs	r2, #2
 80038fa:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(SPI_FLASH_CS_GPIO_Port, &GPIO_InitStruct);
 80038fc:	193a      	adds	r2, r7, r4
 80038fe:	23a0      	movs	r3, #160	; 0xa0
 8003900:	05db      	lsls	r3, r3, #23
 8003902:	0011      	movs	r1, r2
 8003904:	0018      	movs	r0, r3
 8003906:	f005 f949 	bl	8008b9c <HAL_GPIO_Init>

  /*Configure GPIO pins : PMID___4_Pin VSYS___2_Pin */
  GPIO_InitStruct.Pin = PMID___4_Pin|VSYS___2_Pin;
 800390a:	0021      	movs	r1, r4
 800390c:	187b      	adds	r3, r7, r1
 800390e:	220c      	movs	r2, #12
 8003910:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003912:	187b      	adds	r3, r7, r1
 8003914:	2203      	movs	r2, #3
 8003916:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003918:	187b      	adds	r3, r7, r1
 800391a:	2200      	movs	r2, #0
 800391c:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800391e:	000c      	movs	r4, r1
 8003920:	187b      	adds	r3, r7, r1
 8003922:	4a19      	ldr	r2, [pc, #100]	; (8003988 <MX_GPIO_Init+0x164>)
 8003924:	0019      	movs	r1, r3
 8003926:	0010      	movs	r0, r2
 8003928:	f005 f938 	bl	8008b9c <HAL_GPIO_Init>

  /*Configure GPIO pin : Dead_Battery___Pin */
  GPIO_InitStruct.Pin = Dead_Battery___Pin;
 800392c:	0021      	movs	r1, r4
 800392e:	187b      	adds	r3, r7, r1
 8003930:	2240      	movs	r2, #64	; 0x40
 8003932:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003934:	187b      	adds	r3, r7, r1
 8003936:	2200      	movs	r2, #0
 8003938:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800393a:	187b      	adds	r3, r7, r1
 800393c:	2200      	movs	r2, #0
 800393e:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(Dead_Battery___GPIO_Port, &GPIO_InitStruct);
 8003940:	000c      	movs	r4, r1
 8003942:	187b      	adds	r3, r7, r1
 8003944:	4a12      	ldr	r2, [pc, #72]	; (8003990 <MX_GPIO_Init+0x16c>)
 8003946:	0019      	movs	r1, r3
 8003948:	0010      	movs	r0, r2
 800394a:	f005 f927 	bl	8008b9c <HAL_GPIO_Init>

  /*Configure GPIO pin : Beeper_Pin */
  GPIO_InitStruct.Pin = Beeper_Pin;
 800394e:	0021      	movs	r1, r4
 8003950:	187b      	adds	r3, r7, r1
 8003952:	2280      	movs	r2, #128	; 0x80
 8003954:	0052      	lsls	r2, r2, #1
 8003956:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003958:	187b      	adds	r3, r7, r1
 800395a:	2202      	movs	r2, #2
 800395c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800395e:	187b      	adds	r3, r7, r1
 8003960:	2200      	movs	r2, #0
 8003962:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003964:	187b      	adds	r3, r7, r1
 8003966:	2200      	movs	r2, #0
 8003968:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM16;
 800396a:	187b      	adds	r3, r7, r1
 800396c:	2202      	movs	r2, #2
 800396e:	611a      	str	r2, [r3, #16]
  HAL_GPIO_Init(Beeper_GPIO_Port, &GPIO_InitStruct);
 8003970:	187b      	adds	r3, r7, r1
 8003972:	4a05      	ldr	r2, [pc, #20]	; (8003988 <MX_GPIO_Init+0x164>)
 8003974:	0019      	movs	r1, r3
 8003976:	0010      	movs	r0, r2
 8003978:	f005 f910 	bl	8008b9c <HAL_GPIO_Init>

}
 800397c:	46c0      	nop			; (mov r8, r8)
 800397e:	46bd      	mov	sp, r7
 8003980:	b009      	add	sp, #36	; 0x24
 8003982:	bd90      	pop	{r4, r7, pc}
 8003984:	40021000 	.word	0x40021000
 8003988:	50000400 	.word	0x50000400
 800398c:	00008302 	.word	0x00008302
 8003990:	50000800 	.word	0x50000800

08003994 <__io_putchar>:
  * @brief  Retargets the C library printf function to the USART.
  * @param  None
  * @retval None
  */
PUTCHAR_PROTOTYPE
{
 8003994:	b580      	push	{r7, lr}
 8003996:	b082      	sub	sp, #8
 8003998:	af00      	add	r7, sp, #0
 800399a:	6078      	str	r0, [r7, #4]
  /* Place your implementation of fputc here */
  /* e.g. write a character to the USART2 and Loop until the end of transmission */
  HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, 0xFFFF);
 800399c:	4b05      	ldr	r3, [pc, #20]	; (80039b4 <__io_putchar+0x20>)
 800399e:	1d39      	adds	r1, r7, #4
 80039a0:	4805      	ldr	r0, [pc, #20]	; (80039b8 <__io_putchar+0x24>)
 80039a2:	2201      	movs	r2, #1
 80039a4:	f007 fc8e 	bl	800b2c4 <HAL_UART_Transmit>

  return ch;
 80039a8:	687b      	ldr	r3, [r7, #4]
}
 80039aa:	0018      	movs	r0, r3
 80039ac:	46bd      	mov	sp, r7
 80039ae:	b002      	add	sp, #8
 80039b0:	bd80      	pop	{r7, pc}
 80039b2:	46c0      	nop			; (mov r8, r8)
 80039b4:	0000ffff 	.word	0x0000ffff
 80039b8:	20000dfc 	.word	0x20000dfc

080039bc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80039bc:	b580      	push	{r7, lr}
 80039be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80039c0:	46c0      	nop			; (mov r8, r8)
 80039c2:	46bd      	mov	sp, r7
 80039c4:	bd80      	pop	{r7, pc}
	...

080039c8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80039c8:	b580      	push	{r7, lr}
 80039ca:	b082      	sub	sp, #8
 80039cc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80039ce:	4b0f      	ldr	r3, [pc, #60]	; (8003a0c <HAL_MspInit+0x44>)
 80039d0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80039d2:	4b0e      	ldr	r3, [pc, #56]	; (8003a0c <HAL_MspInit+0x44>)
 80039d4:	2101      	movs	r1, #1
 80039d6:	430a      	orrs	r2, r1
 80039d8:	641a      	str	r2, [r3, #64]	; 0x40
 80039da:	4b0c      	ldr	r3, [pc, #48]	; (8003a0c <HAL_MspInit+0x44>)
 80039dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039de:	2201      	movs	r2, #1
 80039e0:	4013      	ands	r3, r2
 80039e2:	607b      	str	r3, [r7, #4]
 80039e4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80039e6:	4b09      	ldr	r3, [pc, #36]	; (8003a0c <HAL_MspInit+0x44>)
 80039e8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80039ea:	4b08      	ldr	r3, [pc, #32]	; (8003a0c <HAL_MspInit+0x44>)
 80039ec:	2180      	movs	r1, #128	; 0x80
 80039ee:	0549      	lsls	r1, r1, #21
 80039f0:	430a      	orrs	r2, r1
 80039f2:	63da      	str	r2, [r3, #60]	; 0x3c
 80039f4:	4b05      	ldr	r3, [pc, #20]	; (8003a0c <HAL_MspInit+0x44>)
 80039f6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80039f8:	2380      	movs	r3, #128	; 0x80
 80039fa:	055b      	lsls	r3, r3, #21
 80039fc:	4013      	ands	r3, r2
 80039fe:	603b      	str	r3, [r7, #0]
 8003a00:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003a02:	46c0      	nop			; (mov r8, r8)
 8003a04:	46bd      	mov	sp, r7
 8003a06:	b002      	add	sp, #8
 8003a08:	bd80      	pop	{r7, pc}
 8003a0a:	46c0      	nop			; (mov r8, r8)
 8003a0c:	40021000 	.word	0x40021000

08003a10 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8003a10:	b580      	push	{r7, lr}
 8003a12:	b08a      	sub	sp, #40	; 0x28
 8003a14:	af00      	add	r7, sp, #0
 8003a16:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003a18:	2314      	movs	r3, #20
 8003a1a:	18fb      	adds	r3, r7, r3
 8003a1c:	0018      	movs	r0, r3
 8003a1e:	2314      	movs	r3, #20
 8003a20:	001a      	movs	r2, r3
 8003a22:	2100      	movs	r1, #0
 8003a24:	f009 f84b 	bl	800cabe <memset>
  if(hadc->Instance==ADC1)
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	4a18      	ldr	r2, [pc, #96]	; (8003a90 <HAL_ADC_MspInit+0x80>)
 8003a2e:	4293      	cmp	r3, r2
 8003a30:	d129      	bne.n	8003a86 <HAL_ADC_MspInit+0x76>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8003a32:	4b18      	ldr	r3, [pc, #96]	; (8003a94 <HAL_ADC_MspInit+0x84>)
 8003a34:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003a36:	4b17      	ldr	r3, [pc, #92]	; (8003a94 <HAL_ADC_MspInit+0x84>)
 8003a38:	2180      	movs	r1, #128	; 0x80
 8003a3a:	0349      	lsls	r1, r1, #13
 8003a3c:	430a      	orrs	r2, r1
 8003a3e:	641a      	str	r2, [r3, #64]	; 0x40
 8003a40:	4b14      	ldr	r3, [pc, #80]	; (8003a94 <HAL_ADC_MspInit+0x84>)
 8003a42:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003a44:	2380      	movs	r3, #128	; 0x80
 8003a46:	035b      	lsls	r3, r3, #13
 8003a48:	4013      	ands	r3, r2
 8003a4a:	613b      	str	r3, [r7, #16]
 8003a4c:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003a4e:	4b11      	ldr	r3, [pc, #68]	; (8003a94 <HAL_ADC_MspInit+0x84>)
 8003a50:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003a52:	4b10      	ldr	r3, [pc, #64]	; (8003a94 <HAL_ADC_MspInit+0x84>)
 8003a54:	2102      	movs	r1, #2
 8003a56:	430a      	orrs	r2, r1
 8003a58:	635a      	str	r2, [r3, #52]	; 0x34
 8003a5a:	4b0e      	ldr	r3, [pc, #56]	; (8003a94 <HAL_ADC_MspInit+0x84>)
 8003a5c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003a5e:	2202      	movs	r2, #2
 8003a60:	4013      	ands	r3, r2
 8003a62:	60fb      	str	r3, [r7, #12]
 8003a64:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration    
    PB0     ------> ADC1_IN8
    PB1     ------> ADC1_IN9 
    */
    GPIO_InitStruct.Pin = USB_C_in_1_Pin|USB_C_in_2_Pin;
 8003a66:	2114      	movs	r1, #20
 8003a68:	187b      	adds	r3, r7, r1
 8003a6a:	2203      	movs	r2, #3
 8003a6c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003a6e:	187b      	adds	r3, r7, r1
 8003a70:	2203      	movs	r2, #3
 8003a72:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a74:	187b      	adds	r3, r7, r1
 8003a76:	2200      	movs	r2, #0
 8003a78:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003a7a:	187b      	adds	r3, r7, r1
 8003a7c:	4a06      	ldr	r2, [pc, #24]	; (8003a98 <HAL_ADC_MspInit+0x88>)
 8003a7e:	0019      	movs	r1, r3
 8003a80:	0010      	movs	r0, r2
 8003a82:	f005 f88b 	bl	8008b9c <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8003a86:	46c0      	nop			; (mov r8, r8)
 8003a88:	46bd      	mov	sp, r7
 8003a8a:	b00a      	add	sp, #40	; 0x28
 8003a8c:	bd80      	pop	{r7, pc}
 8003a8e:	46c0      	nop			; (mov r8, r8)
 8003a90:	40012400 	.word	0x40012400
 8003a94:	40021000 	.word	0x40021000
 8003a98:	50000400 	.word	0x50000400

08003a9c <HAL_CRC_MspInit>:
* This function configures the hardware resources used in this example
* @param hcrc: CRC handle pointer
* @retval None
*/
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 8003a9c:	b580      	push	{r7, lr}
 8003a9e:	b084      	sub	sp, #16
 8003aa0:	af00      	add	r7, sp, #0
 8003aa2:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	4a0a      	ldr	r2, [pc, #40]	; (8003ad4 <HAL_CRC_MspInit+0x38>)
 8003aaa:	4293      	cmp	r3, r2
 8003aac:	d10d      	bne.n	8003aca <HAL_CRC_MspInit+0x2e>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 8003aae:	4b0a      	ldr	r3, [pc, #40]	; (8003ad8 <HAL_CRC_MspInit+0x3c>)
 8003ab0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003ab2:	4b09      	ldr	r3, [pc, #36]	; (8003ad8 <HAL_CRC_MspInit+0x3c>)
 8003ab4:	2180      	movs	r1, #128	; 0x80
 8003ab6:	0149      	lsls	r1, r1, #5
 8003ab8:	430a      	orrs	r2, r1
 8003aba:	639a      	str	r2, [r3, #56]	; 0x38
 8003abc:	4b06      	ldr	r3, [pc, #24]	; (8003ad8 <HAL_CRC_MspInit+0x3c>)
 8003abe:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003ac0:	2380      	movs	r3, #128	; 0x80
 8003ac2:	015b      	lsls	r3, r3, #5
 8003ac4:	4013      	ands	r3, r2
 8003ac6:	60fb      	str	r3, [r7, #12]
 8003ac8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }

}
 8003aca:	46c0      	nop			; (mov r8, r8)
 8003acc:	46bd      	mov	sp, r7
 8003ace:	b004      	add	sp, #16
 8003ad0:	bd80      	pop	{r7, pc}
 8003ad2:	46c0      	nop			; (mov r8, r8)
 8003ad4:	40023000 	.word	0x40023000
 8003ad8:	40021000 	.word	0x40021000

08003adc <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8003adc:	b580      	push	{r7, lr}
 8003ade:	b08a      	sub	sp, #40	; 0x28
 8003ae0:	af00      	add	r7, sp, #0
 8003ae2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003ae4:	2314      	movs	r3, #20
 8003ae6:	18fb      	adds	r3, r7, r3
 8003ae8:	0018      	movs	r0, r3
 8003aea:	2314      	movs	r3, #20
 8003aec:	001a      	movs	r2, r3
 8003aee:	2100      	movs	r1, #0
 8003af0:	f008 ffe5 	bl	800cabe <memset>
  if(hi2c->Instance==I2C2)
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	4a1c      	ldr	r2, [pc, #112]	; (8003b6c <HAL_I2C_MspInit+0x90>)
 8003afa:	4293      	cmp	r3, r2
 8003afc:	d131      	bne.n	8003b62 <HAL_I2C_MspInit+0x86>
  {
  /* USER CODE BEGIN I2C2_MspInit 0 */

  /* USER CODE END I2C2_MspInit 0 */
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003afe:	4b1c      	ldr	r3, [pc, #112]	; (8003b70 <HAL_I2C_MspInit+0x94>)
 8003b00:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003b02:	4b1b      	ldr	r3, [pc, #108]	; (8003b70 <HAL_I2C_MspInit+0x94>)
 8003b04:	2101      	movs	r1, #1
 8003b06:	430a      	orrs	r2, r1
 8003b08:	635a      	str	r2, [r3, #52]	; 0x34
 8003b0a:	4b19      	ldr	r3, [pc, #100]	; (8003b70 <HAL_I2C_MspInit+0x94>)
 8003b0c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003b0e:	2201      	movs	r2, #1
 8003b10:	4013      	ands	r3, r2
 8003b12:	613b      	str	r3, [r7, #16]
 8003b14:	693b      	ldr	r3, [r7, #16]
    /**I2C2 GPIO Configuration    
    PA11 [PA9]     ------> I2C2_SCL
    PA12 [PA10]     ------> I2C2_SDA 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8003b16:	2114      	movs	r1, #20
 8003b18:	187b      	adds	r3, r7, r1
 8003b1a:	22c0      	movs	r2, #192	; 0xc0
 8003b1c:	0152      	lsls	r2, r2, #5
 8003b1e:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003b20:	187b      	adds	r3, r7, r1
 8003b22:	2212      	movs	r2, #18
 8003b24:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003b26:	187b      	adds	r3, r7, r1
 8003b28:	2201      	movs	r2, #1
 8003b2a:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003b2c:	187b      	adds	r3, r7, r1
 8003b2e:	2200      	movs	r2, #0
 8003b30:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF6_I2C2;
 8003b32:	187b      	adds	r3, r7, r1
 8003b34:	2206      	movs	r2, #6
 8003b36:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003b38:	187a      	adds	r2, r7, r1
 8003b3a:	23a0      	movs	r3, #160	; 0xa0
 8003b3c:	05db      	lsls	r3, r3, #23
 8003b3e:	0011      	movs	r1, r2
 8003b40:	0018      	movs	r0, r3
 8003b42:	f005 f82b 	bl	8008b9c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8003b46:	4b0a      	ldr	r3, [pc, #40]	; (8003b70 <HAL_I2C_MspInit+0x94>)
 8003b48:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003b4a:	4b09      	ldr	r3, [pc, #36]	; (8003b70 <HAL_I2C_MspInit+0x94>)
 8003b4c:	2180      	movs	r1, #128	; 0x80
 8003b4e:	03c9      	lsls	r1, r1, #15
 8003b50:	430a      	orrs	r2, r1
 8003b52:	63da      	str	r2, [r3, #60]	; 0x3c
 8003b54:	4b06      	ldr	r3, [pc, #24]	; (8003b70 <HAL_I2C_MspInit+0x94>)
 8003b56:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003b58:	2380      	movs	r3, #128	; 0x80
 8003b5a:	03db      	lsls	r3, r3, #15
 8003b5c:	4013      	ands	r3, r2
 8003b5e:	60fb      	str	r3, [r7, #12]
 8003b60:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8003b62:	46c0      	nop			; (mov r8, r8)
 8003b64:	46bd      	mov	sp, r7
 8003b66:	b00a      	add	sp, #40	; 0x28
 8003b68:	bd80      	pop	{r7, pc}
 8003b6a:	46c0      	nop			; (mov r8, r8)
 8003b6c:	40005800 	.word	0x40005800
 8003b70:	40021000 	.word	0x40021000

08003b74 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8003b74:	b580      	push	{r7, lr}
 8003b76:	b084      	sub	sp, #16
 8003b78:	af00      	add	r7, sp, #0
 8003b7a:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	4a0d      	ldr	r2, [pc, #52]	; (8003bb8 <HAL_RTC_MspInit+0x44>)
 8003b82:	4293      	cmp	r3, r2
 8003b84:	d114      	bne.n	8003bb0 <HAL_RTC_MspInit+0x3c>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8003b86:	4b0d      	ldr	r3, [pc, #52]	; (8003bbc <HAL_RTC_MspInit+0x48>)
 8003b88:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8003b8a:	4b0c      	ldr	r3, [pc, #48]	; (8003bbc <HAL_RTC_MspInit+0x48>)
 8003b8c:	2180      	movs	r1, #128	; 0x80
 8003b8e:	0209      	lsls	r1, r1, #8
 8003b90:	430a      	orrs	r2, r1
 8003b92:	65da      	str	r2, [r3, #92]	; 0x5c
    __HAL_RCC_RTCAPB_CLK_ENABLE();
 8003b94:	4b09      	ldr	r3, [pc, #36]	; (8003bbc <HAL_RTC_MspInit+0x48>)
 8003b96:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003b98:	4b08      	ldr	r3, [pc, #32]	; (8003bbc <HAL_RTC_MspInit+0x48>)
 8003b9a:	2180      	movs	r1, #128	; 0x80
 8003b9c:	00c9      	lsls	r1, r1, #3
 8003b9e:	430a      	orrs	r2, r1
 8003ba0:	63da      	str	r2, [r3, #60]	; 0x3c
 8003ba2:	4b06      	ldr	r3, [pc, #24]	; (8003bbc <HAL_RTC_MspInit+0x48>)
 8003ba4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003ba6:	2380      	movs	r3, #128	; 0x80
 8003ba8:	00db      	lsls	r3, r3, #3
 8003baa:	4013      	ands	r3, r2
 8003bac:	60fb      	str	r3, [r7, #12]
 8003bae:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8003bb0:	46c0      	nop			; (mov r8, r8)
 8003bb2:	46bd      	mov	sp, r7
 8003bb4:	b004      	add	sp, #16
 8003bb6:	bd80      	pop	{r7, pc}
 8003bb8:	40002800 	.word	0x40002800
 8003bbc:	40021000 	.word	0x40021000

08003bc0 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8003bc0:	b580      	push	{r7, lr}
 8003bc2:	b08c      	sub	sp, #48	; 0x30
 8003bc4:	af00      	add	r7, sp, #0
 8003bc6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003bc8:	231c      	movs	r3, #28
 8003bca:	18fb      	adds	r3, r7, r3
 8003bcc:	0018      	movs	r0, r3
 8003bce:	2314      	movs	r3, #20
 8003bd0:	001a      	movs	r2, r3
 8003bd2:	2100      	movs	r1, #0
 8003bd4:	f008 ff73 	bl	800cabe <memset>
  if(hspi->Instance==SPI1)
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	4a4b      	ldr	r2, [pc, #300]	; (8003d0c <HAL_SPI_MspInit+0x14c>)
 8003bde:	4293      	cmp	r3, r2
 8003be0:	d131      	bne.n	8003c46 <HAL_SPI_MspInit+0x86>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8003be2:	4b4b      	ldr	r3, [pc, #300]	; (8003d10 <HAL_SPI_MspInit+0x150>)
 8003be4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003be6:	4b4a      	ldr	r3, [pc, #296]	; (8003d10 <HAL_SPI_MspInit+0x150>)
 8003be8:	2180      	movs	r1, #128	; 0x80
 8003bea:	0149      	lsls	r1, r1, #5
 8003bec:	430a      	orrs	r2, r1
 8003bee:	641a      	str	r2, [r3, #64]	; 0x40
 8003bf0:	4b47      	ldr	r3, [pc, #284]	; (8003d10 <HAL_SPI_MspInit+0x150>)
 8003bf2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003bf4:	2380      	movs	r3, #128	; 0x80
 8003bf6:	015b      	lsls	r3, r3, #5
 8003bf8:	4013      	ands	r3, r2
 8003bfa:	61bb      	str	r3, [r7, #24]
 8003bfc:	69bb      	ldr	r3, [r7, #24]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003bfe:	4b44      	ldr	r3, [pc, #272]	; (8003d10 <HAL_SPI_MspInit+0x150>)
 8003c00:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003c02:	4b43      	ldr	r3, [pc, #268]	; (8003d10 <HAL_SPI_MspInit+0x150>)
 8003c04:	2101      	movs	r1, #1
 8003c06:	430a      	orrs	r2, r1
 8003c08:	635a      	str	r2, [r3, #52]	; 0x34
 8003c0a:	4b41      	ldr	r3, [pc, #260]	; (8003d10 <HAL_SPI_MspInit+0x150>)
 8003c0c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003c0e:	2201      	movs	r2, #1
 8003c10:	4013      	ands	r3, r2
 8003c12:	617b      	str	r3, [r7, #20]
 8003c14:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration    
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI 
    */
    GPIO_InitStruct.Pin = SPI_SFLASH_CLK_Pin|SPI_SFLASH_MISO_Pin|SPI_SFLASH_MOSI_Pin;
 8003c16:	211c      	movs	r1, #28
 8003c18:	187b      	adds	r3, r7, r1
 8003c1a:	22e0      	movs	r2, #224	; 0xe0
 8003c1c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003c1e:	187b      	adds	r3, r7, r1
 8003c20:	2202      	movs	r2, #2
 8003c22:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c24:	187b      	adds	r3, r7, r1
 8003c26:	2200      	movs	r2, #0
 8003c28:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003c2a:	187b      	adds	r3, r7, r1
 8003c2c:	2200      	movs	r2, #0
 8003c2e:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 8003c30:	187b      	adds	r3, r7, r1
 8003c32:	2200      	movs	r2, #0
 8003c34:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003c36:	187a      	adds	r2, r7, r1
 8003c38:	23a0      	movs	r3, #160	; 0xa0
 8003c3a:	05db      	lsls	r3, r3, #23
 8003c3c:	0011      	movs	r1, r2
 8003c3e:	0018      	movs	r0, r3
 8003c40:	f004 ffac 	bl	8008b9c <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8003c44:	e05e      	b.n	8003d04 <HAL_SPI_MspInit+0x144>
  else if(hspi->Instance==SPI2)
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	4a32      	ldr	r2, [pc, #200]	; (8003d14 <HAL_SPI_MspInit+0x154>)
 8003c4c:	4293      	cmp	r3, r2
 8003c4e:	d159      	bne.n	8003d04 <HAL_SPI_MspInit+0x144>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8003c50:	4b2f      	ldr	r3, [pc, #188]	; (8003d10 <HAL_SPI_MspInit+0x150>)
 8003c52:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003c54:	4b2e      	ldr	r3, [pc, #184]	; (8003d10 <HAL_SPI_MspInit+0x150>)
 8003c56:	2180      	movs	r1, #128	; 0x80
 8003c58:	01c9      	lsls	r1, r1, #7
 8003c5a:	430a      	orrs	r2, r1
 8003c5c:	63da      	str	r2, [r3, #60]	; 0x3c
 8003c5e:	4b2c      	ldr	r3, [pc, #176]	; (8003d10 <HAL_SPI_MspInit+0x150>)
 8003c60:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003c62:	2380      	movs	r3, #128	; 0x80
 8003c64:	01db      	lsls	r3, r3, #7
 8003c66:	4013      	ands	r3, r2
 8003c68:	613b      	str	r3, [r7, #16]
 8003c6a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003c6c:	4b28      	ldr	r3, [pc, #160]	; (8003d10 <HAL_SPI_MspInit+0x150>)
 8003c6e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003c70:	4b27      	ldr	r3, [pc, #156]	; (8003d10 <HAL_SPI_MspInit+0x150>)
 8003c72:	2101      	movs	r1, #1
 8003c74:	430a      	orrs	r2, r1
 8003c76:	635a      	str	r2, [r3, #52]	; 0x34
 8003c78:	4b25      	ldr	r3, [pc, #148]	; (8003d10 <HAL_SPI_MspInit+0x150>)
 8003c7a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003c7c:	2201      	movs	r2, #1
 8003c7e:	4013      	ands	r3, r2
 8003c80:	60fb      	str	r3, [r7, #12]
 8003c82:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = SPI2_CLK___Not_Used_Pin|SPI2_OUT_LED_Display_Pin;
 8003c84:	211c      	movs	r1, #28
 8003c86:	187b      	adds	r3, r7, r1
 8003c88:	4a23      	ldr	r2, [pc, #140]	; (8003d18 <HAL_SPI_MspInit+0x158>)
 8003c8a:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003c8c:	187b      	adds	r3, r7, r1
 8003c8e:	2202      	movs	r2, #2
 8003c90:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c92:	187b      	adds	r3, r7, r1
 8003c94:	2200      	movs	r2, #0
 8003c96:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003c98:	187b      	adds	r3, r7, r1
 8003c9a:	2200      	movs	r2, #0
 8003c9c:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI2;
 8003c9e:	187b      	adds	r3, r7, r1
 8003ca0:	2200      	movs	r2, #0
 8003ca2:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003ca4:	187a      	adds	r2, r7, r1
 8003ca6:	23a0      	movs	r3, #160	; 0xa0
 8003ca8:	05db      	lsls	r3, r3, #23
 8003caa:	0011      	movs	r1, r2
 8003cac:	0018      	movs	r0, r3
 8003cae:	f004 ff75 	bl	8008b9c <HAL_GPIO_Init>
    hdma_spi2_tx.Instance = DMA1_Channel1;
 8003cb2:	4b1a      	ldr	r3, [pc, #104]	; (8003d1c <HAL_SPI_MspInit+0x15c>)
 8003cb4:	4a1a      	ldr	r2, [pc, #104]	; (8003d20 <HAL_SPI_MspInit+0x160>)
 8003cb6:	601a      	str	r2, [r3, #0]
    hdma_spi2_tx.Init.Request = DMA_REQUEST_SPI2_TX;
 8003cb8:	4b18      	ldr	r3, [pc, #96]	; (8003d1c <HAL_SPI_MspInit+0x15c>)
 8003cba:	2213      	movs	r2, #19
 8003cbc:	605a      	str	r2, [r3, #4]
    hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003cbe:	4b17      	ldr	r3, [pc, #92]	; (8003d1c <HAL_SPI_MspInit+0x15c>)
 8003cc0:	2210      	movs	r2, #16
 8003cc2:	609a      	str	r2, [r3, #8]
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003cc4:	4b15      	ldr	r3, [pc, #84]	; (8003d1c <HAL_SPI_MspInit+0x15c>)
 8003cc6:	2200      	movs	r2, #0
 8003cc8:	60da      	str	r2, [r3, #12]
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8003cca:	4b14      	ldr	r3, [pc, #80]	; (8003d1c <HAL_SPI_MspInit+0x15c>)
 8003ccc:	2280      	movs	r2, #128	; 0x80
 8003cce:	611a      	str	r2, [r3, #16]
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003cd0:	4b12      	ldr	r3, [pc, #72]	; (8003d1c <HAL_SPI_MspInit+0x15c>)
 8003cd2:	2200      	movs	r2, #0
 8003cd4:	615a      	str	r2, [r3, #20]
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003cd6:	4b11      	ldr	r3, [pc, #68]	; (8003d1c <HAL_SPI_MspInit+0x15c>)
 8003cd8:	2200      	movs	r2, #0
 8003cda:	619a      	str	r2, [r3, #24]
    hdma_spi2_tx.Init.Mode = DMA_NORMAL;
 8003cdc:	4b0f      	ldr	r3, [pc, #60]	; (8003d1c <HAL_SPI_MspInit+0x15c>)
 8003cde:	2200      	movs	r2, #0
 8003ce0:	61da      	str	r2, [r3, #28]
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8003ce2:	4b0e      	ldr	r3, [pc, #56]	; (8003d1c <HAL_SPI_MspInit+0x15c>)
 8003ce4:	2200      	movs	r2, #0
 8003ce6:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 8003ce8:	4b0c      	ldr	r3, [pc, #48]	; (8003d1c <HAL_SPI_MspInit+0x15c>)
 8003cea:	0018      	movs	r0, r3
 8003cec:	f004 fd02 	bl	80086f4 <HAL_DMA_Init>
 8003cf0:	1e03      	subs	r3, r0, #0
 8003cf2:	d001      	beq.n	8003cf8 <HAL_SPI_MspInit+0x138>
      Error_Handler();
 8003cf4:	f7ff fe62 	bl	80039bc <Error_Handler>
    __HAL_LINKDMA(hspi,hdmatx,hdma_spi2_tx);
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	4a08      	ldr	r2, [pc, #32]	; (8003d1c <HAL_SPI_MspInit+0x15c>)
 8003cfc:	655a      	str	r2, [r3, #84]	; 0x54
 8003cfe:	4b07      	ldr	r3, [pc, #28]	; (8003d1c <HAL_SPI_MspInit+0x15c>)
 8003d00:	687a      	ldr	r2, [r7, #4]
 8003d02:	629a      	str	r2, [r3, #40]	; 0x28
}
 8003d04:	46c0      	nop			; (mov r8, r8)
 8003d06:	46bd      	mov	sp, r7
 8003d08:	b00c      	add	sp, #48	; 0x30
 8003d0a:	bd80      	pop	{r7, pc}
 8003d0c:	40013000 	.word	0x40013000
 8003d10:	40021000 	.word	0x40021000
 8003d14:	40003800 	.word	0x40003800
 8003d18:	00000401 	.word	0x00000401
 8003d1c:	20000e88 	.word	0x20000e88
 8003d20:	40020008 	.word	0x40020008

08003d24 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003d24:	b580      	push	{r7, lr}
 8003d26:	b08c      	sub	sp, #48	; 0x30
 8003d28:	af00      	add	r7, sp, #0
 8003d2a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003d2c:	231c      	movs	r3, #28
 8003d2e:	18fb      	adds	r3, r7, r3
 8003d30:	0018      	movs	r0, r3
 8003d32:	2314      	movs	r3, #20
 8003d34:	001a      	movs	r2, r3
 8003d36:	2100      	movs	r1, #0
 8003d38:	f008 fec1 	bl	800cabe <memset>
  if(huart->Instance==USART1)
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	4a36      	ldr	r2, [pc, #216]	; (8003e1c <HAL_UART_MspInit+0xf8>)
 8003d42:	4293      	cmp	r3, r2
 8003d44:	d130      	bne.n	8003da8 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8003d46:	4b36      	ldr	r3, [pc, #216]	; (8003e20 <HAL_UART_MspInit+0xfc>)
 8003d48:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003d4a:	4b35      	ldr	r3, [pc, #212]	; (8003e20 <HAL_UART_MspInit+0xfc>)
 8003d4c:	2180      	movs	r1, #128	; 0x80
 8003d4e:	01c9      	lsls	r1, r1, #7
 8003d50:	430a      	orrs	r2, r1
 8003d52:	641a      	str	r2, [r3, #64]	; 0x40
 8003d54:	4b32      	ldr	r3, [pc, #200]	; (8003e20 <HAL_UART_MspInit+0xfc>)
 8003d56:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003d58:	2380      	movs	r3, #128	; 0x80
 8003d5a:	01db      	lsls	r3, r3, #7
 8003d5c:	4013      	ands	r3, r2
 8003d5e:	61bb      	str	r3, [r7, #24]
 8003d60:	69bb      	ldr	r3, [r7, #24]
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003d62:	4b2f      	ldr	r3, [pc, #188]	; (8003e20 <HAL_UART_MspInit+0xfc>)
 8003d64:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003d66:	4b2e      	ldr	r3, [pc, #184]	; (8003e20 <HAL_UART_MspInit+0xfc>)
 8003d68:	2102      	movs	r1, #2
 8003d6a:	430a      	orrs	r2, r1
 8003d6c:	635a      	str	r2, [r3, #52]	; 0x34
 8003d6e:	4b2c      	ldr	r3, [pc, #176]	; (8003e20 <HAL_UART_MspInit+0xfc>)
 8003d70:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003d72:	2202      	movs	r2, #2
 8003d74:	4013      	ands	r3, r2
 8003d76:	617b      	str	r3, [r7, #20]
 8003d78:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration    
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX 
    */
    GPIO_InitStruct.Pin = TX_to_Comm_Processor_Pin|RX_from_Comm_Processor_Pin;
 8003d7a:	211c      	movs	r1, #28
 8003d7c:	187b      	adds	r3, r7, r1
 8003d7e:	22c0      	movs	r2, #192	; 0xc0
 8003d80:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003d82:	187b      	adds	r3, r7, r1
 8003d84:	2202      	movs	r2, #2
 8003d86:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003d88:	187b      	adds	r3, r7, r1
 8003d8a:	2200      	movs	r2, #0
 8003d8c:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003d8e:	187b      	adds	r3, r7, r1
 8003d90:	2200      	movs	r2, #0
 8003d92:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_USART1;
 8003d94:	187b      	adds	r3, r7, r1
 8003d96:	2200      	movs	r2, #0
 8003d98:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003d9a:	187b      	adds	r3, r7, r1
 8003d9c:	4a21      	ldr	r2, [pc, #132]	; (8003e24 <HAL_UART_MspInit+0x100>)
 8003d9e:	0019      	movs	r1, r3
 8003da0:	0010      	movs	r0, r2
 8003da2:	f004 fefb 	bl	8008b9c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8003da6:	e035      	b.n	8003e14 <HAL_UART_MspInit+0xf0>
  else if(huart->Instance==USART2)
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	4a1e      	ldr	r2, [pc, #120]	; (8003e28 <HAL_UART_MspInit+0x104>)
 8003dae:	4293      	cmp	r3, r2
 8003db0:	d130      	bne.n	8003e14 <HAL_UART_MspInit+0xf0>
    __HAL_RCC_USART2_CLK_ENABLE();
 8003db2:	4b1b      	ldr	r3, [pc, #108]	; (8003e20 <HAL_UART_MspInit+0xfc>)
 8003db4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003db6:	4b1a      	ldr	r3, [pc, #104]	; (8003e20 <HAL_UART_MspInit+0xfc>)
 8003db8:	2180      	movs	r1, #128	; 0x80
 8003dba:	0289      	lsls	r1, r1, #10
 8003dbc:	430a      	orrs	r2, r1
 8003dbe:	63da      	str	r2, [r3, #60]	; 0x3c
 8003dc0:	4b17      	ldr	r3, [pc, #92]	; (8003e20 <HAL_UART_MspInit+0xfc>)
 8003dc2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003dc4:	2380      	movs	r3, #128	; 0x80
 8003dc6:	029b      	lsls	r3, r3, #10
 8003dc8:	4013      	ands	r3, r2
 8003dca:	613b      	str	r3, [r7, #16]
 8003dcc:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003dce:	4b14      	ldr	r3, [pc, #80]	; (8003e20 <HAL_UART_MspInit+0xfc>)
 8003dd0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003dd2:	4b13      	ldr	r3, [pc, #76]	; (8003e20 <HAL_UART_MspInit+0xfc>)
 8003dd4:	2101      	movs	r1, #1
 8003dd6:	430a      	orrs	r2, r1
 8003dd8:	635a      	str	r2, [r3, #52]	; 0x34
 8003dda:	4b11      	ldr	r3, [pc, #68]	; (8003e20 <HAL_UART_MspInit+0xfc>)
 8003ddc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003dde:	2201      	movs	r2, #1
 8003de0:	4013      	ands	r3, r2
 8003de2:	60fb      	str	r3, [r7, #12]
 8003de4:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = Debug_TX_Pin|Debug_RX_Pin;
 8003de6:	211c      	movs	r1, #28
 8003de8:	187b      	adds	r3, r7, r1
 8003dea:	220c      	movs	r2, #12
 8003dec:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003dee:	187b      	adds	r3, r7, r1
 8003df0:	2202      	movs	r2, #2
 8003df2:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003df4:	187b      	adds	r3, r7, r1
 8003df6:	2200      	movs	r2, #0
 8003df8:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003dfa:	187b      	adds	r3, r7, r1
 8003dfc:	2200      	movs	r2, #0
 8003dfe:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8003e00:	187b      	adds	r3, r7, r1
 8003e02:	2201      	movs	r2, #1
 8003e04:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003e06:	187a      	adds	r2, r7, r1
 8003e08:	23a0      	movs	r3, #160	; 0xa0
 8003e0a:	05db      	lsls	r3, r3, #23
 8003e0c:	0011      	movs	r1, r2
 8003e0e:	0018      	movs	r0, r3
 8003e10:	f004 fec4 	bl	8008b9c <HAL_GPIO_Init>
}
 8003e14:	46c0      	nop			; (mov r8, r8)
 8003e16:	46bd      	mov	sp, r7
 8003e18:	b00c      	add	sp, #48	; 0x30
 8003e1a:	bd80      	pop	{r7, pc}
 8003e1c:	40013800 	.word	0x40013800
 8003e20:	40021000 	.word	0x40021000
 8003e24:	50000400 	.word	0x50000400
 8003e28:	40004400 	.word	0x40004400

08003e2c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003e2c:	b580      	push	{r7, lr}
 8003e2e:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8003e30:	46c0      	nop			; (mov r8, r8)
 8003e32:	46bd      	mov	sp, r7
 8003e34:	bd80      	pop	{r7, pc}

08003e36 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003e36:	b580      	push	{r7, lr}
 8003e38:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003e3a:	e7fe      	b.n	8003e3a <HardFault_Handler+0x4>

08003e3c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003e3c:	b580      	push	{r7, lr}
 8003e3e:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8003e40:	46c0      	nop			; (mov r8, r8)
 8003e42:	46bd      	mov	sp, r7
 8003e44:	bd80      	pop	{r7, pc}

08003e46 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003e46:	b580      	push	{r7, lr}
 8003e48:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003e4a:	46c0      	nop			; (mov r8, r8)
 8003e4c:	46bd      	mov	sp, r7
 8003e4e:	bd80      	pop	{r7, pc}

08003e50 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003e50:	b580      	push	{r7, lr}
 8003e52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003e54:	f003 fdd6 	bl	8007a04 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003e58:	46c0      	nop			; (mov r8, r8)
 8003e5a:	46bd      	mov	sp, r7
 8003e5c:	bd80      	pop	{r7, pc}
	...

08003e60 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 1 interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8003e60:	b580      	push	{r7, lr}
 8003e62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_tx);
 8003e64:	4b04      	ldr	r3, [pc, #16]	; (8003e78 <DMA1_Channel1_IRQHandler+0x18>)
 8003e66:	0018      	movs	r0, r3
 8003e68:	f004 fd56 	bl	8008918 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */
  LED_display_update_completed = true;
 8003e6c:	4b03      	ldr	r3, [pc, #12]	; (8003e7c <DMA1_Channel1_IRQHandler+0x1c>)
 8003e6e:	2201      	movs	r2, #1
 8003e70:	701a      	strb	r2, [r3, #0]
  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8003e72:	46c0      	nop			; (mov r8, r8)
 8003e74:	46bd      	mov	sp, r7
 8003e76:	bd80      	pop	{r7, pc}
 8003e78:	20000e88 	.word	0x20000e88
 8003e7c:	20000ee4 	.word	0x20000ee4

08003e80 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003e80:	b580      	push	{r7, lr}
 8003e82:	b086      	sub	sp, #24
 8003e84:	af00      	add	r7, sp, #0
 8003e86:	60f8      	str	r0, [r7, #12]
 8003e88:	60b9      	str	r1, [r7, #8]
 8003e8a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003e8c:	2300      	movs	r3, #0
 8003e8e:	617b      	str	r3, [r7, #20]
 8003e90:	e00a      	b.n	8003ea8 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8003e92:	e000      	b.n	8003e96 <_read+0x16>
 8003e94:	bf00      	nop
 8003e96:	0001      	movs	r1, r0
 8003e98:	68bb      	ldr	r3, [r7, #8]
 8003e9a:	1c5a      	adds	r2, r3, #1
 8003e9c:	60ba      	str	r2, [r7, #8]
 8003e9e:	b2ca      	uxtb	r2, r1
 8003ea0:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003ea2:	697b      	ldr	r3, [r7, #20]
 8003ea4:	3301      	adds	r3, #1
 8003ea6:	617b      	str	r3, [r7, #20]
 8003ea8:	697a      	ldr	r2, [r7, #20]
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	429a      	cmp	r2, r3
 8003eae:	dbf0      	blt.n	8003e92 <_read+0x12>
	}

return len;
 8003eb0:	687b      	ldr	r3, [r7, #4]
}
 8003eb2:	0018      	movs	r0, r3
 8003eb4:	46bd      	mov	sp, r7
 8003eb6:	b006      	add	sp, #24
 8003eb8:	bd80      	pop	{r7, pc}

08003eba <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003eba:	b580      	push	{r7, lr}
 8003ebc:	b086      	sub	sp, #24
 8003ebe:	af00      	add	r7, sp, #0
 8003ec0:	60f8      	str	r0, [r7, #12]
 8003ec2:	60b9      	str	r1, [r7, #8]
 8003ec4:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003ec6:	2300      	movs	r3, #0
 8003ec8:	617b      	str	r3, [r7, #20]
 8003eca:	e009      	b.n	8003ee0 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8003ecc:	68bb      	ldr	r3, [r7, #8]
 8003ece:	1c5a      	adds	r2, r3, #1
 8003ed0:	60ba      	str	r2, [r7, #8]
 8003ed2:	781b      	ldrb	r3, [r3, #0]
 8003ed4:	0018      	movs	r0, r3
 8003ed6:	f7ff fd5d 	bl	8003994 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003eda:	697b      	ldr	r3, [r7, #20]
 8003edc:	3301      	adds	r3, #1
 8003ede:	617b      	str	r3, [r7, #20]
 8003ee0:	697a      	ldr	r2, [r7, #20]
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	429a      	cmp	r2, r3
 8003ee6:	dbf1      	blt.n	8003ecc <_write+0x12>
	}
	return len;
 8003ee8:	687b      	ldr	r3, [r7, #4]
}
 8003eea:	0018      	movs	r0, r3
 8003eec:	46bd      	mov	sp, r7
 8003eee:	b006      	add	sp, #24
 8003ef0:	bd80      	pop	{r7, pc}

08003ef2 <_close>:

int _close(int file)
{
 8003ef2:	b580      	push	{r7, lr}
 8003ef4:	b082      	sub	sp, #8
 8003ef6:	af00      	add	r7, sp, #0
 8003ef8:	6078      	str	r0, [r7, #4]
	return -1;
 8003efa:	2301      	movs	r3, #1
 8003efc:	425b      	negs	r3, r3
}
 8003efe:	0018      	movs	r0, r3
 8003f00:	46bd      	mov	sp, r7
 8003f02:	b002      	add	sp, #8
 8003f04:	bd80      	pop	{r7, pc}

08003f06 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003f06:	b580      	push	{r7, lr}
 8003f08:	b082      	sub	sp, #8
 8003f0a:	af00      	add	r7, sp, #0
 8003f0c:	6078      	str	r0, [r7, #4]
 8003f0e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8003f10:	683b      	ldr	r3, [r7, #0]
 8003f12:	2280      	movs	r2, #128	; 0x80
 8003f14:	0192      	lsls	r2, r2, #6
 8003f16:	605a      	str	r2, [r3, #4]
	return 0;
 8003f18:	2300      	movs	r3, #0
}
 8003f1a:	0018      	movs	r0, r3
 8003f1c:	46bd      	mov	sp, r7
 8003f1e:	b002      	add	sp, #8
 8003f20:	bd80      	pop	{r7, pc}

08003f22 <_isatty>:

int _isatty(int file)
{
 8003f22:	b580      	push	{r7, lr}
 8003f24:	b082      	sub	sp, #8
 8003f26:	af00      	add	r7, sp, #0
 8003f28:	6078      	str	r0, [r7, #4]
	return 1;
 8003f2a:	2301      	movs	r3, #1
}
 8003f2c:	0018      	movs	r0, r3
 8003f2e:	46bd      	mov	sp, r7
 8003f30:	b002      	add	sp, #8
 8003f32:	bd80      	pop	{r7, pc}

08003f34 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003f34:	b580      	push	{r7, lr}
 8003f36:	b084      	sub	sp, #16
 8003f38:	af00      	add	r7, sp, #0
 8003f3a:	60f8      	str	r0, [r7, #12]
 8003f3c:	60b9      	str	r1, [r7, #8]
 8003f3e:	607a      	str	r2, [r7, #4]
	return 0;
 8003f40:	2300      	movs	r3, #0
}
 8003f42:	0018      	movs	r0, r3
 8003f44:	46bd      	mov	sp, r7
 8003f46:	b004      	add	sp, #16
 8003f48:	bd80      	pop	{r7, pc}
	...

08003f4c <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8003f4c:	b580      	push	{r7, lr}
 8003f4e:	b084      	sub	sp, #16
 8003f50:	af00      	add	r7, sp, #0
 8003f52:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8003f54:	4b11      	ldr	r3, [pc, #68]	; (8003f9c <_sbrk+0x50>)
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	2b00      	cmp	r3, #0
 8003f5a:	d102      	bne.n	8003f62 <_sbrk+0x16>
		heap_end = &end;
 8003f5c:	4b0f      	ldr	r3, [pc, #60]	; (8003f9c <_sbrk+0x50>)
 8003f5e:	4a10      	ldr	r2, [pc, #64]	; (8003fa0 <_sbrk+0x54>)
 8003f60:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8003f62:	4b0e      	ldr	r3, [pc, #56]	; (8003f9c <_sbrk+0x50>)
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8003f68:	4b0c      	ldr	r3, [pc, #48]	; (8003f9c <_sbrk+0x50>)
 8003f6a:	681a      	ldr	r2, [r3, #0]
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	18d3      	adds	r3, r2, r3
 8003f70:	466a      	mov	r2, sp
 8003f72:	4293      	cmp	r3, r2
 8003f74:	d907      	bls.n	8003f86 <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8003f76:	f008 fd6f 	bl	800ca58 <__errno>
 8003f7a:	0003      	movs	r3, r0
 8003f7c:	220c      	movs	r2, #12
 8003f7e:	601a      	str	r2, [r3, #0]
		return (caddr_t) -1;
 8003f80:	2301      	movs	r3, #1
 8003f82:	425b      	negs	r3, r3
 8003f84:	e006      	b.n	8003f94 <_sbrk+0x48>
	}

	heap_end += incr;
 8003f86:	4b05      	ldr	r3, [pc, #20]	; (8003f9c <_sbrk+0x50>)
 8003f88:	681a      	ldr	r2, [r3, #0]
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	18d2      	adds	r2, r2, r3
 8003f8e:	4b03      	ldr	r3, [pc, #12]	; (8003f9c <_sbrk+0x50>)
 8003f90:	601a      	str	r2, [r3, #0]

	return (caddr_t) prev_heap_end;
 8003f92:	68fb      	ldr	r3, [r7, #12]
}
 8003f94:	0018      	movs	r0, r3
 8003f96:	46bd      	mov	sp, r7
 8003f98:	b004      	add	sp, #16
 8003f9a:	bd80      	pop	{r7, pc}
 8003f9c:	2000009c 	.word	0x2000009c
 8003fa0:	20001190 	.word	0x20001190

08003fa4 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003fa4:	b580      	push	{r7, lr}
 8003fa6:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8003fa8:	4b03      	ldr	r3, [pc, #12]	; (8003fb8 <SystemInit+0x14>)
 8003faa:	2280      	movs	r2, #128	; 0x80
 8003fac:	0512      	lsls	r2, r2, #20
 8003fae:	609a      	str	r2, [r3, #8]
#endif
}
 8003fb0:	46c0      	nop			; (mov r8, r8)
 8003fb2:	46bd      	mov	sp, r7
 8003fb4:	bd80      	pop	{r7, pc}
 8003fb6:	46c0      	nop			; (mov r8, r8)
 8003fb8:	e000ed00 	.word	0xe000ed00

08003fbc <init_bme680>:
  * @param  None
  * @retval : None
  */

bool init_bme680(void)
{
 8003fbc:	b580      	push	{r7, lr}
 8003fbe:	af00      	add	r7, sp, #0
	return false;
 8003fc0:	2300      	movs	r3, #0
}
 8003fc2:	0018      	movs	r0, r3
 8003fc4:	46bd      	mov	sp, r7
 8003fc6:	bd80      	pop	{r7, pc}

08003fc8 <bsec_sensor_control>:
bsec_library_return_t bsec_sensor_control(const int64_t time_stamp, bsec_bme_settings_t *sensor_settings)
{
 8003fc8:	b580      	push	{r7, lr}
 8003fca:	b084      	sub	sp, #16
 8003fcc:	af00      	add	r7, sp, #0
 8003fce:	60b8      	str	r0, [r7, #8]
 8003fd0:	60f9      	str	r1, [r7, #12]
 8003fd2:	607a      	str	r2, [r7, #4]
	return 0;
 8003fd4:	2300      	movs	r3, #0
}
 8003fd6:	0018      	movs	r0, r3
 8003fd8:	46bd      	mov	sp, r7
 8003fda:	b004      	add	sp, #16
 8003fdc:	bd80      	pop	{r7, pc}

08003fde <bme680_bsec_trigger_measurement>:
void bme680_bsec_trigger_measurement(bsec_bme_settings_t *sensor_settings, uint32_t sleep)
{
 8003fde:	b580      	push	{r7, lr}
 8003fe0:	b082      	sub	sp, #8
 8003fe2:	af00      	add	r7, sp, #0
 8003fe4:	6078      	str	r0, [r7, #4]
 8003fe6:	6039      	str	r1, [r7, #0]

}
 8003fe8:	46c0      	nop			; (mov r8, r8)
 8003fea:	46bd      	mov	sp, r7
 8003fec:	b002      	add	sp, #8
 8003fee:	bd80      	pop	{r7, pc}

08003ff0 <bme680_bsec_read_data>:
void bme680_bsec_read_data(int64_t time_stamp_trigger, bsec_input_t *inputs, uint8_t *num_bsec_inputs, int32_t bsec_process_data)
{
 8003ff0:	b580      	push	{r7, lr}
 8003ff2:	b084      	sub	sp, #16
 8003ff4:	af00      	add	r7, sp, #0
 8003ff6:	60b8      	str	r0, [r7, #8]
 8003ff8:	60f9      	str	r1, [r7, #12]
 8003ffa:	607a      	str	r2, [r7, #4]
 8003ffc:	603b      	str	r3, [r7, #0]

}
 8003ffe:	46c0      	nop			; (mov r8, r8)
 8004000:	46bd      	mov	sp, r7
 8004002:	b004      	add	sp, #16
 8004004:	bd80      	pop	{r7, pc}

08004006 <bme680_bsec_process_data>:
bme680_bsec_process_data(bsec_inputs, num_bsec_inputs, output_ready)
{
 8004006:	b580      	push	{r7, lr}
 8004008:	b084      	sub	sp, #16
 800400a:	af00      	add	r7, sp, #0
 800400c:	60f8      	str	r0, [r7, #12]
 800400e:	60b9      	str	r1, [r7, #8]
 8004010:	607a      	str	r2, [r7, #4]

}
 8004012:	46c0      	nop			; (mov r8, r8)
 8004014:	0018      	movs	r0, r3
 8004016:	46bd      	mov	sp, r7
 8004018:	b004      	add	sp, #16
 800401a:	bd80      	pop	{r7, pc}

0800401c <bsec_get_state>:
bsec_library_return_t bsec_get_state(const uint8_t state_set_id, uint8_t * serialized_state,
                const uint32_t n_serialized_state_max, uint8_t * work_buffer, const uint32_t n_work_buffer,
                uint32_t * n_serialized_state)
{
 800401c:	b580      	push	{r7, lr}
 800401e:	b084      	sub	sp, #16
 8004020:	af00      	add	r7, sp, #0
 8004022:	60b9      	str	r1, [r7, #8]
 8004024:	607a      	str	r2, [r7, #4]
 8004026:	603b      	str	r3, [r7, #0]
 8004028:	230f      	movs	r3, #15
 800402a:	18fb      	adds	r3, r7, r3
 800402c:	1c02      	adds	r2, r0, #0
 800402e:	701a      	strb	r2, [r3, #0]

}
 8004030:	46c0      	nop			; (mov r8, r8)
 8004032:	0018      	movs	r0, r3
 8004034:	46bd      	mov	sp, r7
 8004036:	b004      	add	sp, #16
 8004038:	bd80      	pop	{r7, pc}
	...

0800403c <update_co2_voc>:
  * @brief update CO2 & VOC setting - this for routines that need instant values
  * @param  None
  * @retval : True / False
  */
bool update_co2_voc(void)
{
 800403c:	b580      	push	{r7, lr}
 800403e:	b082      	sub	sp, #8
 8004040:	af00      	add	r7, sp, #0
    uint16_t tvoc_ppb, co2_eq_ppm;
    if( get_voc_co2_eq( &tvoc_ppb, &co2_eq_ppm ) == true ) {
 8004042:	1d3a      	adds	r2, r7, #4
 8004044:	1dbb      	adds	r3, r7, #6
 8004046:	0011      	movs	r1, r2
 8004048:	0018      	movs	r0, r3
 800404a:	f002 fa57 	bl	80064fc <get_voc_co2_eq>
 800404e:	1e03      	subs	r3, r0, #0
 8004050:	d01a      	beq.n	8004088 <update_co2_voc+0x4c>
        hs.current_tvoc_level = tvoc_ppb;
 8004052:	1dbb      	adds	r3, r7, #6
 8004054:	881b      	ldrh	r3, [r3, #0]
 8004056:	001a      	movs	r2, r3
 8004058:	4b0e      	ldr	r3, [pc, #56]	; (8004094 <update_co2_voc+0x58>)
 800405a:	631a      	str	r2, [r3, #48]	; 0x30
        hs.valid_tvoc_level = true;
 800405c:	4a0d      	ldr	r2, [pc, #52]	; (8004094 <update_co2_voc+0x58>)
 800405e:	23a2      	movs	r3, #162	; 0xa2
 8004060:	00db      	lsls	r3, r3, #3
 8004062:	5cd1      	ldrb	r1, [r2, r3]
 8004064:	2080      	movs	r0, #128	; 0x80
 8004066:	4240      	negs	r0, r0
 8004068:	4301      	orrs	r1, r0
 800406a:	54d1      	strb	r1, [r2, r3]
        hs.current_co2_level = co2_eq_ppm;
 800406c:	1d3b      	adds	r3, r7, #4
 800406e:	881b      	ldrh	r3, [r3, #0]
 8004070:	001a      	movs	r2, r3
 8004072:	4b08      	ldr	r3, [pc, #32]	; (8004094 <update_co2_voc+0x58>)
 8004074:	62da      	str	r2, [r3, #44]	; 0x2c
        hs.valid_co2_level = true;
 8004076:	4a07      	ldr	r2, [pc, #28]	; (8004094 <update_co2_voc+0x58>)
 8004078:	23a2      	movs	r3, #162	; 0xa2
 800407a:	00db      	lsls	r3, r3, #3
 800407c:	5cd1      	ldrb	r1, [r2, r3]
 800407e:	2040      	movs	r0, #64	; 0x40
 8004080:	4301      	orrs	r1, r0
 8004082:	54d1      	strb	r1, [r2, r3]
        return true;
 8004084:	2301      	movs	r3, #1
 8004086:	e000      	b.n	800408a <update_co2_voc+0x4e>
    } else {
        return false;
 8004088:	2300      	movs	r3, #0
    }
}
 800408a:	0018      	movs	r0, r3
 800408c:	46bd      	mov	sp, r7
 800408e:	b002      	add	sp, #8
 8004090:	bd80      	pop	{r7, pc}
 8004092:	46c0      	nop			; (mov r8, r8)
 8004094:	200006f8 	.word	0x200006f8

08004098 <led_init>:
  * @brief	Initialize the LED Display
  * @param  None
  * @retval : None
  */
void led_init(void)
{
 8004098:	b580      	push	{r7, lr}
 800409a:	af00      	add	r7, sp, #0
	/*
	 * Set flag to indicate that the SPI is available to load new data
	 */
	LED_display_update_completed = true;
 800409c:	4b0e      	ldr	r3, [pc, #56]	; (80040d8 <led_init+0x40>)
 800409e:	2201      	movs	r2, #1
 80040a0:	701a      	strb	r2, [r3, #0]
	hs.led_bar_state = LED_BAR_INIT;
 80040a2:	4b0e      	ldr	r3, [pc, #56]	; (80040dc <led_init+0x44>)
 80040a4:	2200      	movs	r2, #0
 80040a6:	731a      	strb	r2, [r3, #12]
    hs.ev_display_scan_mode = true;
 80040a8:	4a0c      	ldr	r2, [pc, #48]	; (80040dc <led_init+0x44>)
 80040aa:	23a2      	movs	r3, #162	; 0xa2
 80040ac:	00db      	lsls	r3, r3, #3
 80040ae:	5cd1      	ldrb	r1, [r2, r3]
 80040b0:	2010      	movs	r0, #16
 80040b2:	4301      	orrs	r1, r0
 80040b4:	54d1      	strb	r1, [r2, r3]
    hs.led_bar_display_status = true;
 80040b6:	4a09      	ldr	r2, [pc, #36]	; (80040dc <led_init+0x44>)
 80040b8:	23a2      	movs	r3, #162	; 0xa2
 80040ba:	00db      	lsls	r3, r3, #3
 80040bc:	5cd1      	ldrb	r1, [r2, r3]
 80040be:	2008      	movs	r0, #8
 80040c0:	4301      	orrs	r1, r0
 80040c2:	54d1      	strb	r1, [r2, r3]
    led_bar_scan_setup( green_blend_scan[ 0 ], green_blend_scan[ 1 ], green_blend_scan[ 2 ], 250 );
 80040c4:	2000      	movs	r0, #0
 80040c6:	21ff      	movs	r1, #255	; 0xff
 80040c8:	2255      	movs	r2, #85	; 0x55
 80040ca:	23fa      	movs	r3, #250	; 0xfa
 80040cc:	f000 f87e 	bl	80041cc <led_bar_scan_setup>
}
 80040d0:	46c0      	nop			; (mov r8, r8)
 80040d2:	46bd      	mov	sp, r7
 80040d4:	bd80      	pop	{r7, pc}
 80040d6:	46c0      	nop			; (mov r8, r8)
 80040d8:	20000ee4 	.word	0x20000ee4
 80040dc:	200006f8 	.word	0x200006f8

080040e0 <process_led_display>:
  * @brief	Process the LED Display
  * @param  None
  * @retval : None
  */
void process_led_display( uint32_t current_time )
{
 80040e0:	b580      	push	{r7, lr}
 80040e2:	b082      	sub	sp, #8
 80040e4:	af00      	add	r7, sp, #0
 80040e6:	6078      	str	r0, [r7, #4]
//	led_bar_test();
	led_bar_scan_mode_left( current_time );
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	0018      	movs	r0, r3
 80040ec:	f000 fa40 	bl	8004570 <led_bar_scan_mode_left>
}
 80040f0:	46c0      	nop			; (mov r8, r8)
 80040f2:	46bd      	mov	sp, r7
 80040f4:	b002      	add	sp, #8
 80040f6:	bd80      	pop	{r7, pc}

080040f8 <set_led_bar_raw>:
  * @brief set_led_bar_raw
  * @param  LED, Color Values R G B
  * @retval : None
  */
void set_led_bar_raw( uint8_t led, uint16_t raw_red_level, uint16_t raw_green_level, uint16_t raw_blue_level )
{
 80040f8:	b5b0      	push	{r4, r5, r7, lr}
 80040fa:	b082      	sub	sp, #8
 80040fc:	af00      	add	r7, sp, #0
 80040fe:	0005      	movs	r5, r0
 8004100:	000c      	movs	r4, r1
 8004102:	0010      	movs	r0, r2
 8004104:	0019      	movs	r1, r3
 8004106:	1dfb      	adds	r3, r7, #7
 8004108:	1c2a      	adds	r2, r5, #0
 800410a:	701a      	strb	r2, [r3, #0]
 800410c:	1d3b      	adds	r3, r7, #4
 800410e:	1c22      	adds	r2, r4, #0
 8004110:	801a      	strh	r2, [r3, #0]
 8004112:	1cbb      	adds	r3, r7, #2
 8004114:	1c02      	adds	r2, r0, #0
 8004116:	801a      	strh	r2, [r3, #0]
 8004118:	003b      	movs	r3, r7
 800411a:	1c0a      	adds	r2, r1, #0
 800411c:	801a      	strh	r2, [r3, #0]
     *
     * Adjust based on https://www.ledsmagazine.com/smart-lighting-iot/color-tuning/article/16695054/understand-rgb-led-mixing-ratios-to-realize-optimal-color-in-signs-and-displays-magazine
     *
     * Color values and scale
     */
	if( raw_red_level > 255 )
 800411e:	1d3b      	adds	r3, r7, #4
 8004120:	881b      	ldrh	r3, [r3, #0]
 8004122:	2bff      	cmp	r3, #255	; 0xff
 8004124:	d902      	bls.n	800412c <set_led_bar_raw+0x34>
		raw_red_level = 255;
 8004126:	1d3b      	adds	r3, r7, #4
 8004128:	22ff      	movs	r2, #255	; 0xff
 800412a:	801a      	strh	r2, [r3, #0]
	if( raw_green_level > 255 )
 800412c:	1cbb      	adds	r3, r7, #2
 800412e:	881b      	ldrh	r3, [r3, #0]
 8004130:	2bff      	cmp	r3, #255	; 0xff
 8004132:	d902      	bls.n	800413a <set_led_bar_raw+0x42>
		raw_green_level = 255;
 8004134:	1cbb      	adds	r3, r7, #2
 8004136:	22ff      	movs	r2, #255	; 0xff
 8004138:	801a      	strh	r2, [r3, #0]
	if( raw_blue_level > 255 )
 800413a:	003b      	movs	r3, r7
 800413c:	881b      	ldrh	r3, [r3, #0]
 800413e:	2bff      	cmp	r3, #255	; 0xff
 8004140:	d902      	bls.n	8004148 <set_led_bar_raw+0x50>
		raw_blue_level = 255;
 8004142:	003b      	movs	r3, r7
 8004144:	22ff      	movs	r2, #255	; 0xff
 8004146:	801a      	strh	r2, [r3, #0]

    if( led < LED_BAR_NO_LEDS ) {
 8004148:	1dfb      	adds	r3, r7, #7
 800414a:	781b      	ldrb	r3, [r3, #0]
 800414c:	2b0b      	cmp	r3, #11
 800414e:	d82d      	bhi.n	80041ac <set_led_bar_raw+0xb4>
        led_display[ led ][ EV_LED_RED ] =  cie[ raw_red_level ];		// (uint8_t) (float) ( raw_red_level * ( 4.0 * ( 255 / 1020 ) ) );
 8004150:	1d3b      	adds	r3, r7, #4
 8004152:	881b      	ldrh	r3, [r3, #0]
 8004154:	4a17      	ldr	r2, [pc, #92]	; (80041b4 <set_led_bar_raw+0xbc>)
 8004156:	5cd1      	ldrb	r1, [r2, r3]
 8004158:	1dfb      	adds	r3, r7, #7
 800415a:	781a      	ldrb	r2, [r3, #0]
 800415c:	b288      	uxth	r0, r1
 800415e:	4916      	ldr	r1, [pc, #88]	; (80041b8 <set_led_bar_raw+0xc0>)
 8004160:	0013      	movs	r3, r2
 8004162:	005b      	lsls	r3, r3, #1
 8004164:	189b      	adds	r3, r3, r2
 8004166:	005b      	lsls	r3, r3, #1
 8004168:	18cb      	adds	r3, r1, r3
 800416a:	3302      	adds	r3, #2
 800416c:	1c02      	adds	r2, r0, #0
 800416e:	801a      	strh	r2, [r3, #0]
        led_display[ led ][ EV_LED_GREEN ] =  cie[ raw_green_level ];	// (uint8_t) (float) ( raw_green_level * ( 3.0 * ( 255 / 1020 ) ) );
 8004170:	1cbb      	adds	r3, r7, #2
 8004172:	881b      	ldrh	r3, [r3, #0]
 8004174:	4a0f      	ldr	r2, [pc, #60]	; (80041b4 <set_led_bar_raw+0xbc>)
 8004176:	5cd1      	ldrb	r1, [r2, r3]
 8004178:	1dfb      	adds	r3, r7, #7
 800417a:	781a      	ldrb	r2, [r3, #0]
 800417c:	b288      	uxth	r0, r1
 800417e:	490e      	ldr	r1, [pc, #56]	; (80041b8 <set_led_bar_raw+0xc0>)
 8004180:	0013      	movs	r3, r2
 8004182:	005b      	lsls	r3, r3, #1
 8004184:	189b      	adds	r3, r3, r2
 8004186:	005b      	lsls	r3, r3, #1
 8004188:	1c02      	adds	r2, r0, #0
 800418a:	525a      	strh	r2, [r3, r1]
        led_display[ led ][ EV_LED_BLUE ] =  cie[ raw_blue_level ];	// (uint8_t) (float) ( raw_blue_level * ( 1.0 * ( 255 / 1020 ) ) );
 800418c:	003b      	movs	r3, r7
 800418e:	881b      	ldrh	r3, [r3, #0]
 8004190:	4a08      	ldr	r2, [pc, #32]	; (80041b4 <set_led_bar_raw+0xbc>)
 8004192:	5cd1      	ldrb	r1, [r2, r3]
 8004194:	1dfb      	adds	r3, r7, #7
 8004196:	781a      	ldrb	r2, [r3, #0]
 8004198:	b288      	uxth	r0, r1
 800419a:	4907      	ldr	r1, [pc, #28]	; (80041b8 <set_led_bar_raw+0xc0>)
 800419c:	0013      	movs	r3, r2
 800419e:	005b      	lsls	r3, r3, #1
 80041a0:	189b      	adds	r3, r3, r2
 80041a2:	005b      	lsls	r3, r3, #1
 80041a4:	18cb      	adds	r3, r1, r3
 80041a6:	3304      	adds	r3, #4
 80041a8:	1c02      	adds	r2, r0, #0
 80041aa:	801a      	strh	r2, [r3, #0]
    }
}
 80041ac:	46c0      	nop			; (mov r8, r8)
 80041ae:	46bd      	mov	sp, r7
 80041b0:	b002      	add	sp, #8
 80041b2:	bdb0      	pop	{r4, r5, r7, pc}
 80041b4:	0800f328 	.word	0x0800f328
 80041b8:	20000ee8 	.word	0x20000ee8

080041bc <init_led_bar>:
  * @brief init_led_bar
  * @param  None
  * @retval : None
  */
void init_led_bar(void)
{
 80041bc:	b580      	push	{r7, lr}
 80041be:	af00      	add	r7, sp, #0
    led_bar_off();
 80041c0:	f000 fa68 	bl	8004694 <led_bar_off>
}
 80041c4:	46c0      	nop			; (mov r8, r8)
 80041c6:	46bd      	mov	sp, r7
 80041c8:	bd80      	pop	{r7, pc}
	...

080041cc <led_bar_scan_setup>:
#define EVD_MAX     1.00
#define EVD_HIGH    0.70
#define EVD_MED     0.40
#define EVD_LOW     0.20
void led_bar_scan_setup( uint16_t red, uint16_t green, uint16_t blue, uint16_t transision_period )
{
 80041cc:	b5b0      	push	{r4, r5, r7, lr}
 80041ce:	b084      	sub	sp, #16
 80041d0:	af00      	add	r7, sp, #0
 80041d2:	0005      	movs	r5, r0
 80041d4:	000c      	movs	r4, r1
 80041d6:	0010      	movs	r0, r2
 80041d8:	0019      	movs	r1, r3
 80041da:	1dbb      	adds	r3, r7, #6
 80041dc:	1c2a      	adds	r2, r5, #0
 80041de:	801a      	strh	r2, [r3, #0]
 80041e0:	1d3b      	adds	r3, r7, #4
 80041e2:	1c22      	adds	r2, r4, #0
 80041e4:	801a      	strh	r2, [r3, #0]
 80041e6:	1cbb      	adds	r3, r7, #2
 80041e8:	1c02      	adds	r2, r0, #0
 80041ea:	801a      	strh	r2, [r3, #0]
 80041ec:	003b      	movs	r3, r7
 80041ee:	1c0a      	adds	r2, r1, #0
 80041f0:	801a      	strh	r2, [r3, #0]

    uint16_t i;
    /*
     * Set all to low first
     */
    for( i = 0; i < LED_BAR_NO_LEDS; i++ ) {
 80041f2:	230e      	movs	r3, #14
 80041f4:	18fb      	adds	r3, r7, r3
 80041f6:	2200      	movs	r2, #0
 80041f8:	801a      	strh	r2, [r3, #0]
 80041fa:	e068      	b.n	80042ce <led_bar_scan_setup+0x102>
    	display_state_levels[ i ][ EV_LED_RED ] = (uint16_t) ( (float) red * EVD_LOW );
 80041fc:	1dbb      	adds	r3, r7, #6
 80041fe:	881b      	ldrh	r3, [r3, #0]
 8004200:	0018      	movs	r0, r3
 8004202:	f7fd f957 	bl	80014b4 <__aeabi_ui2f>
 8004206:	1c03      	adds	r3, r0, #0
 8004208:	1c18      	adds	r0, r3, #0
 800420a:	f7fe feff 	bl	800300c <__aeabi_f2d>
 800420e:	4ad1      	ldr	r2, [pc, #836]	; (8004554 <led_bar_scan_setup+0x388>)
 8004210:	4bd1      	ldr	r3, [pc, #836]	; (8004558 <led_bar_scan_setup+0x38c>)
 8004212:	f7fe f8b5 	bl	8002380 <__aeabi_dmul>
 8004216:	0003      	movs	r3, r0
 8004218:	000c      	movs	r4, r1
 800421a:	0019      	movs	r1, r3
 800421c:	0022      	movs	r2, r4
 800421e:	250e      	movs	r5, #14
 8004220:	197b      	adds	r3, r7, r5
 8004222:	881c      	ldrh	r4, [r3, #0]
 8004224:	0008      	movs	r0, r1
 8004226:	0011      	movs	r1, r2
 8004228:	f7fc f992 	bl	8000550 <__aeabi_d2uiz>
 800422c:	0003      	movs	r3, r0
 800422e:	b299      	uxth	r1, r3
 8004230:	4aca      	ldr	r2, [pc, #808]	; (800455c <led_bar_scan_setup+0x390>)
 8004232:	0023      	movs	r3, r4
 8004234:	005b      	lsls	r3, r3, #1
 8004236:	191b      	adds	r3, r3, r4
 8004238:	005b      	lsls	r3, r3, #1
 800423a:	18d3      	adds	r3, r2, r3
 800423c:	3302      	adds	r3, #2
 800423e:	1c0a      	adds	r2, r1, #0
 8004240:	801a      	strh	r2, [r3, #0]
    	display_state_levels[ i ][ EV_LED_GREEN ] = (uint16_t) ( (float) green * EVD_LOW );
 8004242:	1d3b      	adds	r3, r7, #4
 8004244:	881b      	ldrh	r3, [r3, #0]
 8004246:	0018      	movs	r0, r3
 8004248:	f7fd f934 	bl	80014b4 <__aeabi_ui2f>
 800424c:	1c03      	adds	r3, r0, #0
 800424e:	1c18      	adds	r0, r3, #0
 8004250:	f7fe fedc 	bl	800300c <__aeabi_f2d>
 8004254:	4abf      	ldr	r2, [pc, #764]	; (8004554 <led_bar_scan_setup+0x388>)
 8004256:	4bc0      	ldr	r3, [pc, #768]	; (8004558 <led_bar_scan_setup+0x38c>)
 8004258:	f7fe f892 	bl	8002380 <__aeabi_dmul>
 800425c:	0003      	movs	r3, r0
 800425e:	000c      	movs	r4, r1
 8004260:	0019      	movs	r1, r3
 8004262:	0022      	movs	r2, r4
 8004264:	197b      	adds	r3, r7, r5
 8004266:	881c      	ldrh	r4, [r3, #0]
 8004268:	0008      	movs	r0, r1
 800426a:	0011      	movs	r1, r2
 800426c:	f7fc f970 	bl	8000550 <__aeabi_d2uiz>
 8004270:	0003      	movs	r3, r0
 8004272:	b299      	uxth	r1, r3
 8004274:	4ab9      	ldr	r2, [pc, #740]	; (800455c <led_bar_scan_setup+0x390>)
 8004276:	0023      	movs	r3, r4
 8004278:	005b      	lsls	r3, r3, #1
 800427a:	191b      	adds	r3, r3, r4
 800427c:	005b      	lsls	r3, r3, #1
 800427e:	5299      	strh	r1, [r3, r2]
    	display_state_levels[ i ][ EV_LED_BLUE ] = (uint16_t) ( (float) blue * EVD_LOW );
 8004280:	1cbb      	adds	r3, r7, #2
 8004282:	881b      	ldrh	r3, [r3, #0]
 8004284:	0018      	movs	r0, r3
 8004286:	f7fd f915 	bl	80014b4 <__aeabi_ui2f>
 800428a:	1c03      	adds	r3, r0, #0
 800428c:	1c18      	adds	r0, r3, #0
 800428e:	f7fe febd 	bl	800300c <__aeabi_f2d>
 8004292:	4ab0      	ldr	r2, [pc, #704]	; (8004554 <led_bar_scan_setup+0x388>)
 8004294:	4bb0      	ldr	r3, [pc, #704]	; (8004558 <led_bar_scan_setup+0x38c>)
 8004296:	f7fe f873 	bl	8002380 <__aeabi_dmul>
 800429a:	0003      	movs	r3, r0
 800429c:	000c      	movs	r4, r1
 800429e:	0019      	movs	r1, r3
 80042a0:	0022      	movs	r2, r4
 80042a2:	197b      	adds	r3, r7, r5
 80042a4:	881c      	ldrh	r4, [r3, #0]
 80042a6:	0008      	movs	r0, r1
 80042a8:	0011      	movs	r1, r2
 80042aa:	f7fc f951 	bl	8000550 <__aeabi_d2uiz>
 80042ae:	0003      	movs	r3, r0
 80042b0:	b299      	uxth	r1, r3
 80042b2:	4aaa      	ldr	r2, [pc, #680]	; (800455c <led_bar_scan_setup+0x390>)
 80042b4:	0023      	movs	r3, r4
 80042b6:	005b      	lsls	r3, r3, #1
 80042b8:	191b      	adds	r3, r3, r4
 80042ba:	005b      	lsls	r3, r3, #1
 80042bc:	18d3      	adds	r3, r2, r3
 80042be:	3304      	adds	r3, #4
 80042c0:	1c0a      	adds	r2, r1, #0
 80042c2:	801a      	strh	r2, [r3, #0]
    for( i = 0; i < LED_BAR_NO_LEDS; i++ ) {
 80042c4:	197b      	adds	r3, r7, r5
 80042c6:	881a      	ldrh	r2, [r3, #0]
 80042c8:	197b      	adds	r3, r7, r5
 80042ca:	3201      	adds	r2, #1
 80042cc:	801a      	strh	r2, [r3, #0]
 80042ce:	230e      	movs	r3, #14
 80042d0:	18fb      	adds	r3, r7, r3
 80042d2:	881b      	ldrh	r3, [r3, #0]
 80042d4:	2b0b      	cmp	r3, #11
 80042d6:	d991      	bls.n	80041fc <led_bar_scan_setup+0x30>
     */
    /*
     *  0  ...  3   4     5    6    7     8   9       11
     * LOW ... LOW MED, HIGH, MAX, HIGH, MED LOW .... LOW
     */
    display_state_levels[ 4 ][ EV_LED_RED ] = (uint16_t) ( (float) red * EVD_MED );
 80042d8:	1dbb      	adds	r3, r7, #6
 80042da:	881b      	ldrh	r3, [r3, #0]
 80042dc:	0018      	movs	r0, r3
 80042de:	f7fd f8e9 	bl	80014b4 <__aeabi_ui2f>
 80042e2:	1c03      	adds	r3, r0, #0
 80042e4:	1c18      	adds	r0, r3, #0
 80042e6:	f7fe fe91 	bl	800300c <__aeabi_f2d>
 80042ea:	4a9a      	ldr	r2, [pc, #616]	; (8004554 <led_bar_scan_setup+0x388>)
 80042ec:	4b9c      	ldr	r3, [pc, #624]	; (8004560 <led_bar_scan_setup+0x394>)
 80042ee:	f7fe f847 	bl	8002380 <__aeabi_dmul>
 80042f2:	0003      	movs	r3, r0
 80042f4:	000c      	movs	r4, r1
 80042f6:	0018      	movs	r0, r3
 80042f8:	0021      	movs	r1, r4
 80042fa:	f7fc f929 	bl	8000550 <__aeabi_d2uiz>
 80042fe:	0003      	movs	r3, r0
 8004300:	b29a      	uxth	r2, r3
 8004302:	4b96      	ldr	r3, [pc, #600]	; (800455c <led_bar_scan_setup+0x390>)
 8004304:	835a      	strh	r2, [r3, #26]
    display_state_levels[ 4 ][ EV_LED_GREEN ] = (uint16_t) ( (float) green * EVD_MED );
 8004306:	1d3b      	adds	r3, r7, #4
 8004308:	881b      	ldrh	r3, [r3, #0]
 800430a:	0018      	movs	r0, r3
 800430c:	f7fd f8d2 	bl	80014b4 <__aeabi_ui2f>
 8004310:	1c03      	adds	r3, r0, #0
 8004312:	1c18      	adds	r0, r3, #0
 8004314:	f7fe fe7a 	bl	800300c <__aeabi_f2d>
 8004318:	4a8e      	ldr	r2, [pc, #568]	; (8004554 <led_bar_scan_setup+0x388>)
 800431a:	4b91      	ldr	r3, [pc, #580]	; (8004560 <led_bar_scan_setup+0x394>)
 800431c:	f7fe f830 	bl	8002380 <__aeabi_dmul>
 8004320:	0003      	movs	r3, r0
 8004322:	000c      	movs	r4, r1
 8004324:	0018      	movs	r0, r3
 8004326:	0021      	movs	r1, r4
 8004328:	f7fc f912 	bl	8000550 <__aeabi_d2uiz>
 800432c:	0003      	movs	r3, r0
 800432e:	b29a      	uxth	r2, r3
 8004330:	4b8a      	ldr	r3, [pc, #552]	; (800455c <led_bar_scan_setup+0x390>)
 8004332:	831a      	strh	r2, [r3, #24]
    display_state_levels[ 4 ][ EV_LED_BLUE ] = (uint16_t) ( (float) blue * EVD_MED );
 8004334:	1cbb      	adds	r3, r7, #2
 8004336:	881b      	ldrh	r3, [r3, #0]
 8004338:	0018      	movs	r0, r3
 800433a:	f7fd f8bb 	bl	80014b4 <__aeabi_ui2f>
 800433e:	1c03      	adds	r3, r0, #0
 8004340:	1c18      	adds	r0, r3, #0
 8004342:	f7fe fe63 	bl	800300c <__aeabi_f2d>
 8004346:	4a83      	ldr	r2, [pc, #524]	; (8004554 <led_bar_scan_setup+0x388>)
 8004348:	4b85      	ldr	r3, [pc, #532]	; (8004560 <led_bar_scan_setup+0x394>)
 800434a:	f7fe f819 	bl	8002380 <__aeabi_dmul>
 800434e:	0003      	movs	r3, r0
 8004350:	000c      	movs	r4, r1
 8004352:	0018      	movs	r0, r3
 8004354:	0021      	movs	r1, r4
 8004356:	f7fc f8fb 	bl	8000550 <__aeabi_d2uiz>
 800435a:	0003      	movs	r3, r0
 800435c:	b29a      	uxth	r2, r3
 800435e:	4b7f      	ldr	r3, [pc, #508]	; (800455c <led_bar_scan_setup+0x390>)
 8004360:	839a      	strh	r2, [r3, #28]

    display_state_levels[ 5 ][ EV_LED_RED ] = (uint16_t) ( (float) red * EVD_HIGH );
 8004362:	1dbb      	adds	r3, r7, #6
 8004364:	881b      	ldrh	r3, [r3, #0]
 8004366:	0018      	movs	r0, r3
 8004368:	f7fd f8a4 	bl	80014b4 <__aeabi_ui2f>
 800436c:	1c03      	adds	r3, r0, #0
 800436e:	1c18      	adds	r0, r3, #0
 8004370:	f7fe fe4c 	bl	800300c <__aeabi_f2d>
 8004374:	4a7b      	ldr	r2, [pc, #492]	; (8004564 <led_bar_scan_setup+0x398>)
 8004376:	4b7c      	ldr	r3, [pc, #496]	; (8004568 <led_bar_scan_setup+0x39c>)
 8004378:	f7fe f802 	bl	8002380 <__aeabi_dmul>
 800437c:	0003      	movs	r3, r0
 800437e:	000c      	movs	r4, r1
 8004380:	0018      	movs	r0, r3
 8004382:	0021      	movs	r1, r4
 8004384:	f7fc f8e4 	bl	8000550 <__aeabi_d2uiz>
 8004388:	0003      	movs	r3, r0
 800438a:	b29a      	uxth	r2, r3
 800438c:	4b73      	ldr	r3, [pc, #460]	; (800455c <led_bar_scan_setup+0x390>)
 800438e:	841a      	strh	r2, [r3, #32]
    display_state_levels[ 5 ][ EV_LED_GREEN ] = (uint16_t) ( (float) green * EVD_HIGH );
 8004390:	1d3b      	adds	r3, r7, #4
 8004392:	881b      	ldrh	r3, [r3, #0]
 8004394:	0018      	movs	r0, r3
 8004396:	f7fd f88d 	bl	80014b4 <__aeabi_ui2f>
 800439a:	1c03      	adds	r3, r0, #0
 800439c:	1c18      	adds	r0, r3, #0
 800439e:	f7fe fe35 	bl	800300c <__aeabi_f2d>
 80043a2:	4a70      	ldr	r2, [pc, #448]	; (8004564 <led_bar_scan_setup+0x398>)
 80043a4:	4b70      	ldr	r3, [pc, #448]	; (8004568 <led_bar_scan_setup+0x39c>)
 80043a6:	f7fd ffeb 	bl	8002380 <__aeabi_dmul>
 80043aa:	0003      	movs	r3, r0
 80043ac:	000c      	movs	r4, r1
 80043ae:	0018      	movs	r0, r3
 80043b0:	0021      	movs	r1, r4
 80043b2:	f7fc f8cd 	bl	8000550 <__aeabi_d2uiz>
 80043b6:	0003      	movs	r3, r0
 80043b8:	b29a      	uxth	r2, r3
 80043ba:	4b68      	ldr	r3, [pc, #416]	; (800455c <led_bar_scan_setup+0x390>)
 80043bc:	83da      	strh	r2, [r3, #30]
    display_state_levels[ 5 ][ EV_LED_BLUE ] = (uint16_t) ( (float) blue * EVD_HIGH );
 80043be:	1cbb      	adds	r3, r7, #2
 80043c0:	881b      	ldrh	r3, [r3, #0]
 80043c2:	0018      	movs	r0, r3
 80043c4:	f7fd f876 	bl	80014b4 <__aeabi_ui2f>
 80043c8:	1c03      	adds	r3, r0, #0
 80043ca:	1c18      	adds	r0, r3, #0
 80043cc:	f7fe fe1e 	bl	800300c <__aeabi_f2d>
 80043d0:	4a64      	ldr	r2, [pc, #400]	; (8004564 <led_bar_scan_setup+0x398>)
 80043d2:	4b65      	ldr	r3, [pc, #404]	; (8004568 <led_bar_scan_setup+0x39c>)
 80043d4:	f7fd ffd4 	bl	8002380 <__aeabi_dmul>
 80043d8:	0003      	movs	r3, r0
 80043da:	000c      	movs	r4, r1
 80043dc:	0018      	movs	r0, r3
 80043de:	0021      	movs	r1, r4
 80043e0:	f7fc f8b6 	bl	8000550 <__aeabi_d2uiz>
 80043e4:	0003      	movs	r3, r0
 80043e6:	b29a      	uxth	r2, r3
 80043e8:	4b5c      	ldr	r3, [pc, #368]	; (800455c <led_bar_scan_setup+0x390>)
 80043ea:	845a      	strh	r2, [r3, #34]	; 0x22

    display_state_levels[ 6 ][ EV_LED_RED ] = red;
 80043ec:	4b5b      	ldr	r3, [pc, #364]	; (800455c <led_bar_scan_setup+0x390>)
 80043ee:	1dba      	adds	r2, r7, #6
 80043f0:	8812      	ldrh	r2, [r2, #0]
 80043f2:	84da      	strh	r2, [r3, #38]	; 0x26
    display_state_levels[ 6 ][ EV_LED_GREEN ] = green;
 80043f4:	4b59      	ldr	r3, [pc, #356]	; (800455c <led_bar_scan_setup+0x390>)
 80043f6:	1d3a      	adds	r2, r7, #4
 80043f8:	8812      	ldrh	r2, [r2, #0]
 80043fa:	849a      	strh	r2, [r3, #36]	; 0x24
    display_state_levels[ 6 ][ EV_LED_BLUE] = blue;
 80043fc:	4b57      	ldr	r3, [pc, #348]	; (800455c <led_bar_scan_setup+0x390>)
 80043fe:	1cba      	adds	r2, r7, #2
 8004400:	8812      	ldrh	r2, [r2, #0]
 8004402:	851a      	strh	r2, [r3, #40]	; 0x28

    display_state_levels[ 7 ][ EV_LED_RED ] = (uint16_t) ( (float) red * EVD_HIGH );
 8004404:	1dbb      	adds	r3, r7, #6
 8004406:	881b      	ldrh	r3, [r3, #0]
 8004408:	0018      	movs	r0, r3
 800440a:	f7fd f853 	bl	80014b4 <__aeabi_ui2f>
 800440e:	1c03      	adds	r3, r0, #0
 8004410:	1c18      	adds	r0, r3, #0
 8004412:	f7fe fdfb 	bl	800300c <__aeabi_f2d>
 8004416:	4a53      	ldr	r2, [pc, #332]	; (8004564 <led_bar_scan_setup+0x398>)
 8004418:	4b53      	ldr	r3, [pc, #332]	; (8004568 <led_bar_scan_setup+0x39c>)
 800441a:	f7fd ffb1 	bl	8002380 <__aeabi_dmul>
 800441e:	0003      	movs	r3, r0
 8004420:	000c      	movs	r4, r1
 8004422:	0018      	movs	r0, r3
 8004424:	0021      	movs	r1, r4
 8004426:	f7fc f893 	bl	8000550 <__aeabi_d2uiz>
 800442a:	0003      	movs	r3, r0
 800442c:	b29a      	uxth	r2, r3
 800442e:	4b4b      	ldr	r3, [pc, #300]	; (800455c <led_bar_scan_setup+0x390>)
 8004430:	859a      	strh	r2, [r3, #44]	; 0x2c
    display_state_levels[ 7 ][ EV_LED_GREEN ] = (uint16_t) ( (float) green * EVD_HIGH );
 8004432:	1d3b      	adds	r3, r7, #4
 8004434:	881b      	ldrh	r3, [r3, #0]
 8004436:	0018      	movs	r0, r3
 8004438:	f7fd f83c 	bl	80014b4 <__aeabi_ui2f>
 800443c:	1c03      	adds	r3, r0, #0
 800443e:	1c18      	adds	r0, r3, #0
 8004440:	f7fe fde4 	bl	800300c <__aeabi_f2d>
 8004444:	4a47      	ldr	r2, [pc, #284]	; (8004564 <led_bar_scan_setup+0x398>)
 8004446:	4b48      	ldr	r3, [pc, #288]	; (8004568 <led_bar_scan_setup+0x39c>)
 8004448:	f7fd ff9a 	bl	8002380 <__aeabi_dmul>
 800444c:	0003      	movs	r3, r0
 800444e:	000c      	movs	r4, r1
 8004450:	0018      	movs	r0, r3
 8004452:	0021      	movs	r1, r4
 8004454:	f7fc f87c 	bl	8000550 <__aeabi_d2uiz>
 8004458:	0003      	movs	r3, r0
 800445a:	b29a      	uxth	r2, r3
 800445c:	4b3f      	ldr	r3, [pc, #252]	; (800455c <led_bar_scan_setup+0x390>)
 800445e:	855a      	strh	r2, [r3, #42]	; 0x2a
    display_state_levels[ 7 ][ EV_LED_BLUE ] = (uint16_t) ( (float) blue * EVD_HIGH );
 8004460:	1cbb      	adds	r3, r7, #2
 8004462:	881b      	ldrh	r3, [r3, #0]
 8004464:	0018      	movs	r0, r3
 8004466:	f7fd f825 	bl	80014b4 <__aeabi_ui2f>
 800446a:	1c03      	adds	r3, r0, #0
 800446c:	1c18      	adds	r0, r3, #0
 800446e:	f7fe fdcd 	bl	800300c <__aeabi_f2d>
 8004472:	4a3c      	ldr	r2, [pc, #240]	; (8004564 <led_bar_scan_setup+0x398>)
 8004474:	4b3c      	ldr	r3, [pc, #240]	; (8004568 <led_bar_scan_setup+0x39c>)
 8004476:	f7fd ff83 	bl	8002380 <__aeabi_dmul>
 800447a:	0003      	movs	r3, r0
 800447c:	000c      	movs	r4, r1
 800447e:	0018      	movs	r0, r3
 8004480:	0021      	movs	r1, r4
 8004482:	f7fc f865 	bl	8000550 <__aeabi_d2uiz>
 8004486:	0003      	movs	r3, r0
 8004488:	b29a      	uxth	r2, r3
 800448a:	4b34      	ldr	r3, [pc, #208]	; (800455c <led_bar_scan_setup+0x390>)
 800448c:	85da      	strh	r2, [r3, #46]	; 0x2e

    display_state_levels[ 8 ][ EV_LED_RED ] = (uint16_t) ( (float) red * EVD_MED );
 800448e:	1dbb      	adds	r3, r7, #6
 8004490:	881b      	ldrh	r3, [r3, #0]
 8004492:	0018      	movs	r0, r3
 8004494:	f7fd f80e 	bl	80014b4 <__aeabi_ui2f>
 8004498:	1c03      	adds	r3, r0, #0
 800449a:	1c18      	adds	r0, r3, #0
 800449c:	f7fe fdb6 	bl	800300c <__aeabi_f2d>
 80044a0:	4a2c      	ldr	r2, [pc, #176]	; (8004554 <led_bar_scan_setup+0x388>)
 80044a2:	4b2f      	ldr	r3, [pc, #188]	; (8004560 <led_bar_scan_setup+0x394>)
 80044a4:	f7fd ff6c 	bl	8002380 <__aeabi_dmul>
 80044a8:	0003      	movs	r3, r0
 80044aa:	000c      	movs	r4, r1
 80044ac:	0018      	movs	r0, r3
 80044ae:	0021      	movs	r1, r4
 80044b0:	f7fc f84e 	bl	8000550 <__aeabi_d2uiz>
 80044b4:	0003      	movs	r3, r0
 80044b6:	b29a      	uxth	r2, r3
 80044b8:	4b28      	ldr	r3, [pc, #160]	; (800455c <led_bar_scan_setup+0x390>)
 80044ba:	865a      	strh	r2, [r3, #50]	; 0x32
    display_state_levels[ 8 ][ EV_LED_GREEN ] = (uint16_t) ( (float) green * EVD_MED );
 80044bc:	1d3b      	adds	r3, r7, #4
 80044be:	881b      	ldrh	r3, [r3, #0]
 80044c0:	0018      	movs	r0, r3
 80044c2:	f7fc fff7 	bl	80014b4 <__aeabi_ui2f>
 80044c6:	1c03      	adds	r3, r0, #0
 80044c8:	1c18      	adds	r0, r3, #0
 80044ca:	f7fe fd9f 	bl	800300c <__aeabi_f2d>
 80044ce:	4a21      	ldr	r2, [pc, #132]	; (8004554 <led_bar_scan_setup+0x388>)
 80044d0:	4b23      	ldr	r3, [pc, #140]	; (8004560 <led_bar_scan_setup+0x394>)
 80044d2:	f7fd ff55 	bl	8002380 <__aeabi_dmul>
 80044d6:	0003      	movs	r3, r0
 80044d8:	000c      	movs	r4, r1
 80044da:	0018      	movs	r0, r3
 80044dc:	0021      	movs	r1, r4
 80044de:	f7fc f837 	bl	8000550 <__aeabi_d2uiz>
 80044e2:	0003      	movs	r3, r0
 80044e4:	b29a      	uxth	r2, r3
 80044e6:	4b1d      	ldr	r3, [pc, #116]	; (800455c <led_bar_scan_setup+0x390>)
 80044e8:	861a      	strh	r2, [r3, #48]	; 0x30
    display_state_levels[ 8 ][ EV_LED_BLUE ] = (uint16_t) ( (float) blue * EVD_MED );
 80044ea:	1cbb      	adds	r3, r7, #2
 80044ec:	881b      	ldrh	r3, [r3, #0]
 80044ee:	0018      	movs	r0, r3
 80044f0:	f7fc ffe0 	bl	80014b4 <__aeabi_ui2f>
 80044f4:	1c03      	adds	r3, r0, #0
 80044f6:	1c18      	adds	r0, r3, #0
 80044f8:	f7fe fd88 	bl	800300c <__aeabi_f2d>
 80044fc:	4a15      	ldr	r2, [pc, #84]	; (8004554 <led_bar_scan_setup+0x388>)
 80044fe:	4b18      	ldr	r3, [pc, #96]	; (8004560 <led_bar_scan_setup+0x394>)
 8004500:	f7fd ff3e 	bl	8002380 <__aeabi_dmul>
 8004504:	0003      	movs	r3, r0
 8004506:	000c      	movs	r4, r1
 8004508:	0018      	movs	r0, r3
 800450a:	0021      	movs	r1, r4
 800450c:	f7fc f820 	bl	8000550 <__aeabi_d2uiz>
 8004510:	0003      	movs	r3, r0
 8004512:	b29a      	uxth	r2, r3
 8004514:	4b11      	ldr	r3, [pc, #68]	; (800455c <led_bar_scan_setup+0x390>)
 8004516:	869a      	strh	r2, [r3, #52]	; 0x34

    hs.led_transistion_time = transision_period;
 8004518:	003b      	movs	r3, r7
 800451a:	881a      	ldrh	r2, [r3, #0]
 800451c:	4b13      	ldr	r3, [pc, #76]	; (800456c <led_bar_scan_setup+0x3a0>)
 800451e:	609a      	str	r2, [r3, #8]
    hs.led_bar_state = LED_BAR_INIT;
 8004520:	4b12      	ldr	r3, [pc, #72]	; (800456c <led_bar_scan_setup+0x3a0>)
 8004522:	2200      	movs	r2, #0
 8004524:	731a      	strb	r2, [r3, #12]
    hs.ev_display_scan_mode = true;
 8004526:	4a11      	ldr	r2, [pc, #68]	; (800456c <led_bar_scan_setup+0x3a0>)
 8004528:	23a2      	movs	r3, #162	; 0xa2
 800452a:	00db      	lsls	r3, r3, #3
 800452c:	5cd1      	ldrb	r1, [r2, r3]
 800452e:	2010      	movs	r0, #16
 8004530:	4301      	orrs	r1, r0
 8004532:	54d1      	strb	r1, [r2, r3]
    hs.led_bar_display_status = true;
 8004534:	4a0d      	ldr	r2, [pc, #52]	; (800456c <led_bar_scan_setup+0x3a0>)
 8004536:	23a2      	movs	r3, #162	; 0xa2
 8004538:	00db      	lsls	r3, r3, #3
 800453a:	5cd1      	ldrb	r1, [r2, r3]
 800453c:	2008      	movs	r0, #8
 800453e:	4301      	orrs	r1, r0
 8004540:	54d1      	strb	r1, [r2, r3]
    led_bar_off();
 8004542:	f000 f8a7 	bl	8004694 <led_bar_off>
    hs.max_loop_count = DEFAULT_LOOP_COUNT;
 8004546:	4b09      	ldr	r3, [pc, #36]	; (800456c <led_bar_scan_setup+0x3a0>)
 8004548:	2204      	movs	r2, #4
 800454a:	82da      	strh	r2, [r3, #22]
}
 800454c:	46c0      	nop			; (mov r8, r8)
 800454e:	46bd      	mov	sp, r7
 8004550:	b004      	add	sp, #16
 8004552:	bdb0      	pop	{r4, r5, r7, pc}
 8004554:	9999999a 	.word	0x9999999a
 8004558:	3fc99999 	.word	0x3fc99999
 800455c:	20000f30 	.word	0x20000f30
 8004560:	3fd99999 	.word	0x3fd99999
 8004564:	66666666 	.word	0x66666666
 8004568:	3fe66666 	.word	0x3fe66666
 800456c:	200006f8 	.word	0x200006f8

08004570 <led_bar_scan_mode_left>:
  * @brief Do the LED BAR Scanning function left
  * @param  None
  * @retval : None
  */
void led_bar_scan_mode_left( uint32_t current_time )
{
 8004570:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004572:	b085      	sub	sp, #20
 8004574:	af00      	add	r7, sp, #0
 8004576:	6078      	str	r0, [r7, #4]
    uint16_t index;

    /*
     * Show a Wi Fi Setup display
     */
    switch( hs.led_bar_state ) {
 8004578:	4b44      	ldr	r3, [pc, #272]	; (800468c <led_bar_scan_mode_left+0x11c>)
 800457a:	7b1b      	ldrb	r3, [r3, #12]
 800457c:	2b00      	cmp	r3, #0
 800457e:	d002      	beq.n	8004586 <led_bar_scan_mode_left+0x16>
 8004580:	2b01      	cmp	r3, #1
 8004582:	d00f      	beq.n	80045a4 <led_bar_scan_mode_left+0x34>
 8004584:	e079      	b.n	800467a <led_bar_scan_mode_left+0x10a>
        case LED_BAR_INIT :
            hs.led_bar_display_state = 0;
 8004586:	4b41      	ldr	r3, [pc, #260]	; (800468c <led_bar_scan_mode_left+0x11c>)
 8004588:	2200      	movs	r2, #0
 800458a:	809a      	strh	r2, [r3, #4]
            hs.led_bar_last_update = current_time;
 800458c:	4b3f      	ldr	r3, [pc, #252]	; (800468c <led_bar_scan_mode_left+0x11c>)
 800458e:	687a      	ldr	r2, [r7, #4]
 8004590:	611a      	str	r2, [r3, #16]
            led_bar_off();      // Start in known state
 8004592:	f000 f87f 	bl	8004694 <led_bar_off>
            hs.loop_count = 0;
 8004596:	4b3d      	ldr	r3, [pc, #244]	; (800468c <led_bar_scan_mode_left+0x11c>)
 8004598:	2200      	movs	r2, #0
 800459a:	829a      	strh	r2, [r3, #20]
            hs.led_bar_state = LED_BAR_SCAN_LEFT;
 800459c:	4b3b      	ldr	r3, [pc, #236]	; (800468c <led_bar_scan_mode_left+0x11c>)
 800459e:	2201      	movs	r2, #1
 80045a0:	731a      	strb	r2, [r3, #12]
            break;
 80045a2:	e06f      	b.n	8004684 <led_bar_scan_mode_left+0x114>
        case LED_BAR_SCAN_LEFT :
            if( imx_is_later( current_time, hs.led_bar_last_update + hs.led_transistion_time ) ) {
 80045a4:	4b39      	ldr	r3, [pc, #228]	; (800468c <led_bar_scan_mode_left+0x11c>)
 80045a6:	691a      	ldr	r2, [r3, #16]
 80045a8:	4b38      	ldr	r3, [pc, #224]	; (800468c <led_bar_scan_mode_left+0x11c>)
 80045aa:	689b      	ldr	r3, [r3, #8]
 80045ac:	18d2      	adds	r2, r2, r3
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	0011      	movs	r1, r2
 80045b2:	0018      	movs	r0, r3
 80045b4:	f003 f963 	bl	800787e <imx_is_later>
 80045b8:	1e03      	subs	r3, r0, #0
 80045ba:	d062      	beq.n	8004682 <led_bar_scan_mode_left+0x112>
                for( i = 0; i < LED_BAR_NO_LEDS; i++ ) {
 80045bc:	230e      	movs	r3, #14
 80045be:	18fb      	adds	r3, r7, r3
 80045c0:	2200      	movs	r2, #0
 80045c2:	801a      	strh	r2, [r3, #0]
 80045c4:	e040      	b.n	8004648 <led_bar_scan_mode_left+0xd8>
                	index = hs.led_bar_display_state + i;
 80045c6:	4b31      	ldr	r3, [pc, #196]	; (800468c <led_bar_scan_mode_left+0x11c>)
 80045c8:	8899      	ldrh	r1, [r3, #4]
 80045ca:	230e      	movs	r3, #14
 80045cc:	18fb      	adds	r3, r7, r3
 80045ce:	881a      	ldrh	r2, [r3, #0]
 80045d0:	200c      	movs	r0, #12
 80045d2:	183b      	adds	r3, r7, r0
 80045d4:	188a      	adds	r2, r1, r2
 80045d6:	801a      	strh	r2, [r3, #0]
                	if( index >= LED_BAR_NO_LEDS )
 80045d8:	183b      	adds	r3, r7, r0
 80045da:	881b      	ldrh	r3, [r3, #0]
 80045dc:	2b0b      	cmp	r3, #11
 80045de:	d905      	bls.n	80045ec <led_bar_scan_mode_left+0x7c>
                		index = index - LED_BAR_NO_LEDS;	// Wrap around
 80045e0:	220c      	movs	r2, #12
 80045e2:	18bb      	adds	r3, r7, r2
 80045e4:	18ba      	adds	r2, r7, r2
 80045e6:	8812      	ldrh	r2, [r2, #0]
 80045e8:	3a0c      	subs	r2, #12
 80045ea:	801a      	strh	r2, [r3, #0]
                	set_led_bar_raw( i, display_state_levels[ index ][ EV_LED_RED ],
 80045ec:	260e      	movs	r6, #14
 80045ee:	19bb      	adds	r3, r7, r6
 80045f0:	881b      	ldrh	r3, [r3, #0]
 80045f2:	b2d8      	uxtb	r0, r3
 80045f4:	250c      	movs	r5, #12
 80045f6:	197b      	adds	r3, r7, r5
 80045f8:	881a      	ldrh	r2, [r3, #0]
 80045fa:	4925      	ldr	r1, [pc, #148]	; (8004690 <led_bar_scan_mode_left+0x120>)
 80045fc:	0013      	movs	r3, r2
 80045fe:	005b      	lsls	r3, r3, #1
 8004600:	189b      	adds	r3, r3, r2
 8004602:	005b      	lsls	r3, r3, #1
 8004604:	18cb      	adds	r3, r1, r3
 8004606:	3302      	adds	r3, #2
 8004608:	881c      	ldrh	r4, [r3, #0]
 800460a:	197b      	adds	r3, r7, r5
 800460c:	881a      	ldrh	r2, [r3, #0]
 800460e:	4920      	ldr	r1, [pc, #128]	; (8004690 <led_bar_scan_mode_left+0x120>)
 8004610:	0013      	movs	r3, r2
 8004612:	005b      	lsls	r3, r3, #1
 8004614:	189b      	adds	r3, r3, r2
 8004616:	005b      	lsls	r3, r3, #1
 8004618:	5a5d      	ldrh	r5, [r3, r1]
 800461a:	230c      	movs	r3, #12
 800461c:	18fb      	adds	r3, r7, r3
 800461e:	881a      	ldrh	r2, [r3, #0]
 8004620:	491b      	ldr	r1, [pc, #108]	; (8004690 <led_bar_scan_mode_left+0x120>)
 8004622:	0013      	movs	r3, r2
 8004624:	005b      	lsls	r3, r3, #1
 8004626:	189b      	adds	r3, r3, r2
 8004628:	005b      	lsls	r3, r3, #1
 800462a:	18cb      	adds	r3, r1, r3
 800462c:	3304      	adds	r3, #4
 800462e:	881b      	ldrh	r3, [r3, #0]
 8004630:	002a      	movs	r2, r5
 8004632:	0021      	movs	r1, r4
 8004634:	f7ff fd60 	bl	80040f8 <set_led_bar_raw>
                for( i = 0; i < LED_BAR_NO_LEDS; i++ ) {
 8004638:	19bb      	adds	r3, r7, r6
 800463a:	2200      	movs	r2, #0
 800463c:	5e9b      	ldrsh	r3, [r3, r2]
 800463e:	b29b      	uxth	r3, r3
 8004640:	3301      	adds	r3, #1
 8004642:	b29a      	uxth	r2, r3
 8004644:	19bb      	adds	r3, r7, r6
 8004646:	801a      	strh	r2, [r3, #0]
 8004648:	230e      	movs	r3, #14
 800464a:	18fb      	adds	r3, r7, r3
 800464c:	2200      	movs	r2, #0
 800464e:	5e9b      	ldrsh	r3, [r3, r2]
 8004650:	2b0b      	cmp	r3, #11
 8004652:	ddb8      	ble.n	80045c6 <led_bar_scan_mode_left+0x56>
                			display_state_levels[ index ][ EV_LED_GREEN ],
							display_state_levels[ index ][ EV_LED_BLUE ]);
                }
                update_led_bar();
 8004654:	f000 f8de 	bl	8004814 <update_led_bar>
                hs.led_bar_last_update = current_time;
 8004658:	4b0c      	ldr	r3, [pc, #48]	; (800468c <led_bar_scan_mode_left+0x11c>)
 800465a:	687a      	ldr	r2, [r7, #4]
 800465c:	611a      	str	r2, [r3, #16]
                hs.led_bar_display_state += 1;
 800465e:	4b0b      	ldr	r3, [pc, #44]	; (800468c <led_bar_scan_mode_left+0x11c>)
 8004660:	889b      	ldrh	r3, [r3, #4]
 8004662:	3301      	adds	r3, #1
 8004664:	b29a      	uxth	r2, r3
 8004666:	4b09      	ldr	r3, [pc, #36]	; (800468c <led_bar_scan_mode_left+0x11c>)
 8004668:	809a      	strh	r2, [r3, #4]
                /*
                 * Check if we have done a full lap
                 */
                if( hs.led_bar_display_state >= LED_BAR_NO_LEDS ) {
 800466a:	4b08      	ldr	r3, [pc, #32]	; (800468c <led_bar_scan_mode_left+0x11c>)
 800466c:	889b      	ldrh	r3, [r3, #4]
 800466e:	2b0b      	cmp	r3, #11
 8004670:	d907      	bls.n	8004682 <led_bar_scan_mode_left+0x112>
                	hs.led_bar_display_state = 0;	// Do it again
 8004672:	4b06      	ldr	r3, [pc, #24]	; (800468c <led_bar_scan_mode_left+0x11c>)
 8004674:	2200      	movs	r2, #0
 8004676:	809a      	strh	r2, [r3, #4]
                }
            }
            break;
 8004678:	e003      	b.n	8004682 <led_bar_scan_mode_left+0x112>
        default :
        	hs.led_bar_state = LED_BAR_INIT;
 800467a:	4b04      	ldr	r3, [pc, #16]	; (800468c <led_bar_scan_mode_left+0x11c>)
 800467c:	2200      	movs	r2, #0
 800467e:	731a      	strb	r2, [r3, #12]
            break;
 8004680:	e000      	b.n	8004684 <led_bar_scan_mode_left+0x114>
            break;
 8004682:	46c0      	nop			; (mov r8, r8)
    }
}
 8004684:	46c0      	nop			; (mov r8, r8)
 8004686:	46bd      	mov	sp, r7
 8004688:	b005      	add	sp, #20
 800468a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800468c:	200006f8 	.word	0x200006f8
 8004690:	20000f30 	.word	0x20000f30

08004694 <led_bar_off>:
  * @brief led_bar_off
  * @param  None
  * @retval : None
  */
void led_bar_off(void)
{
 8004694:	b580      	push	{r7, lr}
 8004696:	af00      	add	r7, sp, #0
    memset( &led_display, 0x00, sizeof( led_display ) );
 8004698:	4b05      	ldr	r3, [pc, #20]	; (80046b0 <led_bar_off+0x1c>)
 800469a:	2248      	movs	r2, #72	; 0x48
 800469c:	2100      	movs	r1, #0
 800469e:	0018      	movs	r0, r3
 80046a0:	f008 fa0d 	bl	800cabe <memset>
    update_led_bar();
 80046a4:	f000 f8b6 	bl	8004814 <update_led_bar>
}/*
 80046a8:	46c0      	nop			; (mov r8, r8)
 80046aa:	46bd      	mov	sp, r7
 80046ac:	bd80      	pop	{r7, pc}
 80046ae:	46c0      	nop			; (mov r8, r8)
 80046b0:	20000ee8 	.word	0x20000ee8

080046b4 <generate_led_pwm>:
  * @brief Generate the PWM levels based on lux level
  * @param  None
  * @retval : None
  */
void generate_led_pwm(void)
{
 80046b4:	b590      	push	{r4, r7, lr}
 80046b6:	b085      	sub	sp, #20
 80046b8:	af00      	add	r7, sp, #0
    uint8_t led_level, mask;
    int16_t i, j, index;
    float lux_scale;

    if( hs.valid_lux_level == true ) {
 80046ba:	4b4f      	ldr	r3, [pc, #316]	; (80047f8 <generate_led_pwm+0x144>)
 80046bc:	4a4f      	ldr	r2, [pc, #316]	; (80047fc <generate_led_pwm+0x148>)
 80046be:	5c9b      	ldrb	r3, [r3, r2]
 80046c0:	2204      	movs	r2, #4
 80046c2:	4013      	ands	r3, r2
 80046c4:	b2db      	uxtb	r3, r3
 80046c6:	2b00      	cmp	r3, #0
 80046c8:	d003      	beq.n	80046d2 <generate_led_pwm+0x1e>
        lux_scale = 0.5;        // determine correct levels later - use a calculation
 80046ca:	23fc      	movs	r3, #252	; 0xfc
 80046cc:	059b      	lsls	r3, r3, #22
 80046ce:	607b      	str	r3, [r7, #4]
 80046d0:	e002      	b.n	80046d8 <generate_led_pwm+0x24>
    } else
        lux_scale = 0.5;
 80046d2:	23fc      	movs	r3, #252	; 0xfc
 80046d4:	059b      	lsls	r3, r3, #22
 80046d6:	607b      	str	r3, [r7, #4]
    /*
     * Output PWM Bits are sent for the last LED first and each of the 24 bits are sent in order of G R B bit order 7-0
     *
     * The Array contains additional byte to generate reload of data
     */
    memset( (void *) &ld.pwm_output, 0x00, sizeof( ld.pwm_output ) );
 80046d8:	23a4      	movs	r3, #164	; 0xa4
 80046da:	00da      	lsls	r2, r3, #3
 80046dc:	4b48      	ldr	r3, [pc, #288]	; (8004800 <generate_led_pwm+0x14c>)
 80046de:	2100      	movs	r1, #0
 80046e0:	0018      	movs	r0, r3
 80046e2:	f008 f9ec 	bl	800cabe <memset>
    index = WS2812B_RESET_TIME;   // Start after some preamble
 80046e6:	2308      	movs	r3, #8
 80046e8:	18fb      	adds	r3, r7, r3
 80046ea:	2214      	movs	r2, #20
 80046ec:	801a      	strh	r2, [r3, #0]
    for( i = 0; i < LED_BAR_NO_LEDS;  i++ ) {
 80046ee:	230c      	movs	r3, #12
 80046f0:	18fb      	adds	r3, r7, r3
 80046f2:	2200      	movs	r2, #0
 80046f4:	801a      	strh	r2, [r3, #0]
 80046f6:	e074      	b.n	80047e2 <generate_led_pwm+0x12e>
        for( j = 0; j < LEDS_NO_LEDS; j++ ) {
 80046f8:	230a      	movs	r3, #10
 80046fa:	18fb      	adds	r3, r7, r3
 80046fc:	2200      	movs	r2, #0
 80046fe:	801a      	strh	r2, [r3, #0]
 8004700:	e060      	b.n	80047c4 <generate_led_pwm+0x110>
            led_level = (uint8_t) ( lux_scale * (float) led_display[ i ][ j ] );
 8004702:	230c      	movs	r3, #12
 8004704:	18fb      	adds	r3, r7, r3
 8004706:	2200      	movs	r2, #0
 8004708:	5e9a      	ldrsh	r2, [r3, r2]
 800470a:	230a      	movs	r3, #10
 800470c:	18fb      	adds	r3, r7, r3
 800470e:	2000      	movs	r0, #0
 8004710:	5e18      	ldrsh	r0, [r3, r0]
 8004712:	493c      	ldr	r1, [pc, #240]	; (8004804 <generate_led_pwm+0x150>)
 8004714:	0013      	movs	r3, r2
 8004716:	005b      	lsls	r3, r3, #1
 8004718:	189b      	adds	r3, r3, r2
 800471a:	181b      	adds	r3, r3, r0
 800471c:	005b      	lsls	r3, r3, #1
 800471e:	5a5b      	ldrh	r3, [r3, r1]
 8004720:	0018      	movs	r0, r3
 8004722:	f7fc fec7 	bl	80014b4 <__aeabi_ui2f>
 8004726:	1c03      	adds	r3, r0, #0
 8004728:	6879      	ldr	r1, [r7, #4]
 800472a:	1c18      	adds	r0, r3, #0
 800472c:	f7fc fb62 	bl	8000df4 <__aeabi_fmul>
 8004730:	1c03      	adds	r3, r0, #0
 8004732:	1cfc      	adds	r4, r7, #3
 8004734:	1c18      	adds	r0, r3, #0
 8004736:	f7fb fef3 	bl	8000520 <__aeabi_f2uiz>
 800473a:	0003      	movs	r3, r0
 800473c:	7023      	strb	r3, [r4, #0]
            for( mask = 0x80; mask != 0 ; mask >>= 1 ) {
 800473e:	230f      	movs	r3, #15
 8004740:	18fb      	adds	r3, r7, r3
 8004742:	2280      	movs	r2, #128	; 0x80
 8004744:	701a      	strb	r2, [r3, #0]
 8004746:	e02f      	b.n	80047a8 <generate_led_pwm+0xf4>
                if( ( led_level & mask ) == 0x00 ) {
 8004748:	1cfb      	adds	r3, r7, #3
 800474a:	220f      	movs	r2, #15
 800474c:	18ba      	adds	r2, r7, r2
 800474e:	781b      	ldrb	r3, [r3, #0]
 8004750:	7812      	ldrb	r2, [r2, #0]
 8004752:	4013      	ands	r3, r2
 8004754:	b2db      	uxtb	r3, r3
 8004756:	2b00      	cmp	r3, #0
 8004758:	d110      	bne.n	800477c <generate_led_pwm+0xc8>
                    ld.pwm_output[ index++ ] = NZR_0;
 800475a:	2008      	movs	r0, #8
 800475c:	183b      	adds	r3, r7, r0
 800475e:	2200      	movs	r2, #0
 8004760:	5e9a      	ldrsh	r2, [r3, r2]
 8004762:	b293      	uxth	r3, r2
 8004764:	3301      	adds	r3, #1
 8004766:	b299      	uxth	r1, r3
 8004768:	183b      	adds	r3, r7, r0
 800476a:	8019      	strh	r1, [r3, #0]
 800476c:	0013      	movs	r3, r2
 800476e:	4a26      	ldr	r2, [pc, #152]	; (8004808 <generate_led_pwm+0x154>)
 8004770:	009b      	lsls	r3, r3, #2
 8004772:	18d3      	adds	r3, r2, r3
 8004774:	3304      	adds	r3, #4
 8004776:	4a25      	ldr	r2, [pc, #148]	; (800480c <generate_led_pwm+0x158>)
 8004778:	601a      	str	r2, [r3, #0]
 800477a:	e00f      	b.n	800479c <generate_led_pwm+0xe8>
                } else {
                    ld.pwm_output[ index++ ] = NZR_1;
 800477c:	2008      	movs	r0, #8
 800477e:	183b      	adds	r3, r7, r0
 8004780:	2200      	movs	r2, #0
 8004782:	5e9a      	ldrsh	r2, [r3, r2]
 8004784:	b293      	uxth	r3, r2
 8004786:	3301      	adds	r3, #1
 8004788:	b299      	uxth	r1, r3
 800478a:	183b      	adds	r3, r7, r0
 800478c:	8019      	strh	r1, [r3, #0]
 800478e:	0013      	movs	r3, r2
 8004790:	4a1d      	ldr	r2, [pc, #116]	; (8004808 <generate_led_pwm+0x154>)
 8004792:	009b      	lsls	r3, r3, #2
 8004794:	18d3      	adds	r3, r2, r3
 8004796:	3304      	adds	r3, #4
 8004798:	4a1d      	ldr	r2, [pc, #116]	; (8004810 <generate_led_pwm+0x15c>)
 800479a:	601a      	str	r2, [r3, #0]
            for( mask = 0x80; mask != 0 ; mask >>= 1 ) {
 800479c:	220f      	movs	r2, #15
 800479e:	18bb      	adds	r3, r7, r2
 80047a0:	18ba      	adds	r2, r7, r2
 80047a2:	7812      	ldrb	r2, [r2, #0]
 80047a4:	0852      	lsrs	r2, r2, #1
 80047a6:	701a      	strb	r2, [r3, #0]
 80047a8:	230f      	movs	r3, #15
 80047aa:	18fb      	adds	r3, r7, r3
 80047ac:	781b      	ldrb	r3, [r3, #0]
 80047ae:	2b00      	cmp	r3, #0
 80047b0:	d1ca      	bne.n	8004748 <generate_led_pwm+0x94>
        for( j = 0; j < LEDS_NO_LEDS; j++ ) {
 80047b2:	210a      	movs	r1, #10
 80047b4:	187b      	adds	r3, r7, r1
 80047b6:	2200      	movs	r2, #0
 80047b8:	5e9b      	ldrsh	r3, [r3, r2]
 80047ba:	b29b      	uxth	r3, r3
 80047bc:	3301      	adds	r3, #1
 80047be:	b29a      	uxth	r2, r3
 80047c0:	187b      	adds	r3, r7, r1
 80047c2:	801a      	strh	r2, [r3, #0]
 80047c4:	230a      	movs	r3, #10
 80047c6:	18fb      	adds	r3, r7, r3
 80047c8:	2200      	movs	r2, #0
 80047ca:	5e9b      	ldrsh	r3, [r3, r2]
 80047cc:	2b02      	cmp	r3, #2
 80047ce:	dd98      	ble.n	8004702 <generate_led_pwm+0x4e>
    for( i = 0; i < LED_BAR_NO_LEDS;  i++ ) {
 80047d0:	210c      	movs	r1, #12
 80047d2:	187b      	adds	r3, r7, r1
 80047d4:	2200      	movs	r2, #0
 80047d6:	5e9b      	ldrsh	r3, [r3, r2]
 80047d8:	b29b      	uxth	r3, r3
 80047da:	3301      	adds	r3, #1
 80047dc:	b29a      	uxth	r2, r3
 80047de:	187b      	adds	r3, r7, r1
 80047e0:	801a      	strh	r2, [r3, #0]
 80047e2:	230c      	movs	r3, #12
 80047e4:	18fb      	adds	r3, r7, r3
 80047e6:	2200      	movs	r2, #0
 80047e8:	5e9b      	ldrsh	r3, [r3, r2]
 80047ea:	2b0b      	cmp	r3, #11
 80047ec:	dd84      	ble.n	80046f8 <generate_led_pwm+0x44>
                }
            }
        }
    }
}
 80047ee:	46c0      	nop			; (mov r8, r8)
 80047f0:	46bd      	mov	sp, r7
 80047f2:	b005      	add	sp, #20
 80047f4:	bd90      	pop	{r4, r7, pc}
 80047f6:	46c0      	nop			; (mov r8, r8)
 80047f8:	200006f8 	.word	0x200006f8
 80047fc:	00000511 	.word	0x00000511
 8004800:	200000a4 	.word	0x200000a4
 8004804:	20000ee8 	.word	0x20000ee8
 8004808:	200000a0 	.word	0x200000a0
 800480c:	ffc00000 	.word	0xffc00000
 8004810:	fffff000 	.word	0xfffff000

08004814 <update_led_bar>:
  * @brief update_led_bar
  * @param  None
  * @retval : None
  */
void update_led_bar(void)
{
 8004814:	b580      	push	{r7, lr}
 8004816:	af00      	add	r7, sp, #0
	/*
	 * Generate PWM Waveform
	 */
	generate_led_pwm();
 8004818:	f7ff ff4c 	bl	80046b4 <generate_led_pwm>
	/*
	 * Take the data that has been prepared using generate pwm and output over SPI 2
	 */
	LED_display_update_completed = false;
 800481c:	4b0a      	ldr	r3, [pc, #40]	; (8004848 <update_led_bar+0x34>)
 800481e:	2200      	movs	r2, #0
 8004820:	701a      	strb	r2, [r3, #0]
	/*
	 * Initiate Transfer
	 */
	HAL_SPI_Transmit_DMA( &hspi2, (uint8_t *) ld.pwm_output, sizeof( ld.pwm_output ) );
 8004822:	23a4      	movs	r3, #164	; 0xa4
 8004824:	00da      	lsls	r2, r3, #3
 8004826:	4909      	ldr	r1, [pc, #36]	; (800484c <update_led_bar+0x38>)
 8004828:	4b09      	ldr	r3, [pc, #36]	; (8004850 <update_led_bar+0x3c>)
 800482a:	0018      	movs	r0, r3
 800482c:	f006 fa2e 	bl	800ac8c <HAL_SPI_Transmit_DMA>
	/*
	 * Wait for it to complete - Later make this checked in main loop for LED management to speed operations up
	 */
	while( LED_display_update_completed == false )
 8004830:	46c0      	nop			; (mov r8, r8)
 8004832:	4b05      	ldr	r3, [pc, #20]	; (8004848 <update_led_bar+0x34>)
 8004834:	781b      	ldrb	r3, [r3, #0]
 8004836:	b2db      	uxtb	r3, r3
 8004838:	2201      	movs	r2, #1
 800483a:	4053      	eors	r3, r2
 800483c:	b2db      	uxtb	r3, r3
 800483e:	2b00      	cmp	r3, #0
 8004840:	d1f7      	bne.n	8004832 <update_led_bar+0x1e>
		;
}
 8004842:	46c0      	nop			; (mov r8, r8)
 8004844:	46bd      	mov	sp, r7
 8004846:	bd80      	pop	{r7, pc}
 8004848:	20000ee4 	.word	0x20000ee4
 800484c:	200000a4 	.word	0x200000a4
 8004850:	20000694 	.word	0x20000694

08004854 <update_lux>:
  * @brief update lux read setting - this for routines that need instant values
  * @param  None
  * @retval : None
  */
bool update_lux(void)
{
 8004854:	b580      	push	{r7, lr}
 8004856:	b082      	sub	sp, #8
 8004858:	af00      	add	r7, sp, #0
    float lux_level, ir_level;

    if( LTR_329ALS_get_lux_level( &lux_level, &ir_level ) == true ) {
 800485a:	003a      	movs	r2, r7
 800485c:	1d3b      	adds	r3, r7, #4
 800485e:	0011      	movs	r1, r2
 8004860:	0018      	movs	r0, r3
 8004862:	f000 f941 	bl	8004ae8 <LTR_329ALS_get_lux_level>
 8004866:	1e03      	subs	r3, r0, #0
 8004868:	d030      	beq.n	80048cc <update_lux+0x78>
//        imx_printf( "Got LUX level: %f\r\n", lux_level );
        if( lux_level != 0 )  { // Ignore 0 reading - but count as an error - for review of performance
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	2100      	movs	r1, #0
 800486e:	1c18      	adds	r0, r3, #0
 8004870:	f7fb fe08 	bl	8000484 <__aeabi_fcmpeq>
 8004874:	1e03      	subs	r3, r0, #0
 8004876:	d11e      	bne.n	80048b6 <update_lux+0x62>
            /*
             * Save values
             */
            hs.current_lux_level = lux_level;
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	1c18      	adds	r0, r3, #0
 800487c:	f7fb fe50 	bl	8000520 <__aeabi_f2uiz>
 8004880:	0002      	movs	r2, r0
 8004882:	4b15      	ldr	r3, [pc, #84]	; (80048d8 <update_lux+0x84>)
 8004884:	63da      	str	r2, [r3, #60]	; 0x3c
            hs.current_ir_lux_level = ir_level;
 8004886:	683b      	ldr	r3, [r7, #0]
 8004888:	1c18      	adds	r0, r3, #0
 800488a:	f7fb fe49 	bl	8000520 <__aeabi_f2uiz>
 800488e:	0002      	movs	r2, r0
 8004890:	4b11      	ldr	r3, [pc, #68]	; (80048d8 <update_lux+0x84>)
 8004892:	641a      	str	r2, [r3, #64]	; 0x40
            hs.valid_lux_level = true;
 8004894:	4a10      	ldr	r2, [pc, #64]	; (80048d8 <update_lux+0x84>)
 8004896:	23a2      	movs	r3, #162	; 0xa2
 8004898:	00db      	lsls	r3, r3, #3
 800489a:	18d3      	adds	r3, r2, r3
 800489c:	785a      	ldrb	r2, [r3, #1]
 800489e:	2104      	movs	r1, #4
 80048a0:	430a      	orrs	r2, r1
 80048a2:	705a      	strb	r2, [r3, #1]
            hs.valid_ir_lux_level = true;
 80048a4:	4a0c      	ldr	r2, [pc, #48]	; (80048d8 <update_lux+0x84>)
 80048a6:	23a2      	movs	r3, #162	; 0xa2
 80048a8:	00db      	lsls	r3, r3, #3
 80048aa:	18d3      	adds	r3, r2, r3
 80048ac:	785a      	ldrb	r2, [r3, #1]
 80048ae:	2108      	movs	r1, #8
 80048b0:	430a      	orrs	r2, r1
 80048b2:	705a      	strb	r2, [r3, #1]
 80048b4:	e008      	b.n	80048c8 <update_lux+0x74>
        } else
            hs.false_lux_count += 1;
 80048b6:	4a08      	ldr	r2, [pc, #32]	; (80048d8 <update_lux+0x84>)
 80048b8:	23ba      	movs	r3, #186	; 0xba
 80048ba:	005b      	lsls	r3, r3, #1
 80048bc:	58d3      	ldr	r3, [r2, r3]
 80048be:	1c59      	adds	r1, r3, #1
 80048c0:	4a05      	ldr	r2, [pc, #20]	; (80048d8 <update_lux+0x84>)
 80048c2:	23ba      	movs	r3, #186	; 0xba
 80048c4:	005b      	lsls	r3, r3, #1
 80048c6:	50d1      	str	r1, [r2, r3]
        return true;
 80048c8:	2301      	movs	r3, #1
 80048ca:	e000      	b.n	80048ce <update_lux+0x7a>
    } else
        return false;
 80048cc:	2300      	movs	r3, #0
}
 80048ce:	0018      	movs	r0, r3
 80048d0:	46bd      	mov	sp, r7
 80048d2:	b002      	add	sp, #8
 80048d4:	bd80      	pop	{r7, pc}
 80048d6:	46c0      	nop			; (mov r8, r8)
 80048d8:	200006f8 	.word	0x200006f8

080048dc <update_temp_humidity>:
  * @param  None
  * @retval : success / failure
  */

bool update_temp_humidity(void)
{
 80048dc:	b580      	push	{r7, lr}
 80048de:	b082      	sub	sp, #8
 80048e0:	af00      	add	r7, sp, #0
    float temperature, humidity;
    if( Si7020_get_temp( &temperature, &humidity ) == true ) {
 80048e2:	003a      	movs	r2, r7
 80048e4:	1d3b      	adds	r3, r7, #4
 80048e6:	0011      	movs	r1, r2
 80048e8:	0018      	movs	r0, r3
 80048ea:	f000 fd7d 	bl	80053e8 <Si7020_get_temp>
 80048ee:	1e03      	subs	r3, r0, #0
 80048f0:	d01b      	beq.n	800492a <update_temp_humidity+0x4e>
        hs.current_temp_level = temperature;
 80048f2:	687a      	ldr	r2, [r7, #4]
 80048f4:	4b0f      	ldr	r3, [pc, #60]	; (8004934 <update_temp_humidity+0x58>)
 80048f6:	639a      	str	r2, [r3, #56]	; 0x38
        hs.current_humidity_level = humidity;
 80048f8:	683b      	ldr	r3, [r7, #0]
 80048fa:	1c18      	adds	r0, r3, #0
 80048fc:	f7fb fe10 	bl	8000520 <__aeabi_f2uiz>
 8004900:	0002      	movs	r2, r0
 8004902:	4b0c      	ldr	r3, [pc, #48]	; (8004934 <update_temp_humidity+0x58>)
 8004904:	635a      	str	r2, [r3, #52]	; 0x34
        hs.valid_temp_level = true;
 8004906:	4a0b      	ldr	r2, [pc, #44]	; (8004934 <update_temp_humidity+0x58>)
 8004908:	23a2      	movs	r3, #162	; 0xa2
 800490a:	00db      	lsls	r3, r3, #3
 800490c:	18d3      	adds	r3, r2, r3
 800490e:	785a      	ldrb	r2, [r3, #1]
 8004910:	2102      	movs	r1, #2
 8004912:	430a      	orrs	r2, r1
 8004914:	705a      	strb	r2, [r3, #1]
        hs.valid_humidity_level = true;
 8004916:	4a07      	ldr	r2, [pc, #28]	; (8004934 <update_temp_humidity+0x58>)
 8004918:	23a2      	movs	r3, #162	; 0xa2
 800491a:	00db      	lsls	r3, r3, #3
 800491c:	18d3      	adds	r3, r2, r3
 800491e:	785a      	ldrb	r2, [r3, #1]
 8004920:	2101      	movs	r1, #1
 8004922:	430a      	orrs	r2, r1
 8004924:	705a      	strb	r2, [r3, #1]
        return true;
 8004926:	2301      	movs	r3, #1
 8004928:	e000      	b.n	800492c <update_temp_humidity+0x50>
    } else
        return false;
 800492a:	2300      	movs	r3, #0
}
 800492c:	0018      	movs	r0, r3
 800492e:	46bd      	mov	sp, r7
 8004930:	b002      	add	sp, #8
 8004932:	bd80      	pop	{r7, pc}
 8004934:	200006f8 	.word	0x200006f8

08004938 <init_LTR_329ALS>:
  * @brief  i2c_init_I2C_LTR_329ALS
  * @param  None
  * @retval : None
  */
bool init_LTR_329ALS(void)
{
 8004938:	b5b0      	push	{r4, r5, r7, lr}
 800493a:	b086      	sub	sp, #24
 800493c:	af02      	add	r7, sp, #8
    bool result;
    uint8_t tx_buffer[ 4 ];
    uint8_t rx_buffer[ 4 ];

    hs.lux_noise_count = 0;
 800493e:	4a62      	ldr	r2, [pc, #392]	; (8004ac8 <init_LTR_329ALS+0x190>)
 8004940:	23b6      	movs	r3, #182	; 0xb6
 8004942:	005b      	lsls	r3, r3, #1
 8004944:	2100      	movs	r1, #0
 8004946:	50d1      	str	r1, [r2, r3]
    hs.last_lux_level = 0;
 8004948:	4a5f      	ldr	r2, [pc, #380]	; (8004ac8 <init_LTR_329ALS+0x190>)
 800494a:	23b8      	movs	r3, #184	; 0xb8
 800494c:	005b      	lsls	r3, r3, #1
 800494e:	2100      	movs	r1, #0
 8004950:	50d1      	str	r1, [r2, r3]
    als_time = ALS_INT_100;
 8004952:	4b5e      	ldr	r3, [pc, #376]	; (8004acc <init_LTR_329ALS+0x194>)
 8004954:	2200      	movs	r2, #0
 8004956:	801a      	strh	r2, [r3, #0]
    ignore_sensor = true;
 8004958:	4b5d      	ldr	r3, [pc, #372]	; (8004ad0 <init_LTR_329ALS+0x198>)
 800495a:	2201      	movs	r2, #1
 800495c:	801a      	strh	r2, [r3, #0]

    tx_buffer[ 0 ] = ALS_CONTR;
 800495e:	2108      	movs	r1, #8
 8004960:	187b      	adds	r3, r7, r1
 8004962:	2280      	movs	r2, #128	; 0x80
 8004964:	701a      	strb	r2, [r3, #0]
    tx_buffer[ 1 ] = ALS_ACTIVE;  // Wake up
 8004966:	187b      	adds	r3, r7, r1
 8004968:	2201      	movs	r2, #1
 800496a:	705a      	strb	r2, [r3, #1]

    result = i2c_write_sensor( I2C_LTR_329ALS , tx_buffer, 2 );
 800496c:	250f      	movs	r5, #15
 800496e:	197c      	adds	r4, r7, r5
 8004970:	187b      	adds	r3, r7, r1
 8004972:	2202      	movs	r2, #2
 8004974:	0019      	movs	r1, r3
 8004976:	2000      	movs	r0, #0
 8004978:	f001 fbce 	bl	8006118 <i2c_write_sensor>
 800497c:	0003      	movs	r3, r0
 800497e:	7023      	strb	r3, [r4, #0]
    if( result == false ) {
 8004980:	197b      	adds	r3, r7, r5
 8004982:	781b      	ldrb	r3, [r3, #0]
 8004984:	2201      	movs	r2, #1
 8004986:	4053      	eors	r3, r2
 8004988:	b2db      	uxtb	r3, r3
 800498a:	2b00      	cmp	r3, #0
 800498c:	d005      	beq.n	800499a <init_LTR_329ALS+0x62>
        printf( "*** LTR-329ALS Wake up Failed\r\n" );
 800498e:	4b51      	ldr	r3, [pc, #324]	; (8004ad4 <init_LTR_329ALS+0x19c>)
 8004990:	0018      	movs	r0, r3
 8004992:	f008 f917 	bl	800cbc4 <puts>
        return false;
 8004996:	2300      	movs	r3, #0
 8004998:	e091      	b.n	8004abe <init_LTR_329ALS+0x186>
    }
    HAL_Delay( 10 );       // Time to be active.
 800499a:	200a      	movs	r0, #10
 800499c:	f003 f84c 	bl	8007a38 <HAL_Delay>

    tx_buffer[ 0 ] = PART_ID;
 80049a0:	2108      	movs	r1, #8
 80049a2:	187b      	adds	r3, r7, r1
 80049a4:	2286      	movs	r2, #134	; 0x86
 80049a6:	701a      	strb	r2, [r3, #0]
    if( i2c_write_read_sensor( I2C_LTR_329ALS, tx_buffer, 1, rx_buffer, 1 ) == false ) {
 80049a8:	1d3a      	adds	r2, r7, #4
 80049aa:	1879      	adds	r1, r7, r1
 80049ac:	2301      	movs	r3, #1
 80049ae:	9300      	str	r3, [sp, #0]
 80049b0:	0013      	movs	r3, r2
 80049b2:	2201      	movs	r2, #1
 80049b4:	2000      	movs	r0, #0
 80049b6:	f001 fb2f 	bl	8006018 <i2c_write_read_sensor>
 80049ba:	0003      	movs	r3, r0
 80049bc:	001a      	movs	r2, r3
 80049be:	2301      	movs	r3, #1
 80049c0:	4053      	eors	r3, r2
 80049c2:	b2db      	uxtb	r3, r3
 80049c4:	2b00      	cmp	r3, #0
 80049c6:	d001      	beq.n	80049cc <init_LTR_329ALS+0x94>
        PRINTF( "LTR 329ALS Failed to read Part ID, result: %d\r\n", result );
        return false;
 80049c8:	2300      	movs	r3, #0
 80049ca:	e078      	b.n	8004abe <init_LTR_329ALS+0x186>
    }
    printf( "LUX Sensor Part ID: 0x%02X\r\n", rx_buffer[ 0 ] );
 80049cc:	1d3b      	adds	r3, r7, #4
 80049ce:	781b      	ldrb	r3, [r3, #0]
 80049d0:	001a      	movs	r2, r3
 80049d2:	4b41      	ldr	r3, [pc, #260]	; (8004ad8 <init_LTR_329ALS+0x1a0>)
 80049d4:	0011      	movs	r1, r2
 80049d6:	0018      	movs	r0, r3
 80049d8:	f008 f87a 	bl	800cad0 <iprintf>

    tx_buffer[ 0 ] = MANUFAC_ID;
 80049dc:	2108      	movs	r1, #8
 80049de:	187b      	adds	r3, r7, r1
 80049e0:	2287      	movs	r2, #135	; 0x87
 80049e2:	701a      	strb	r2, [r3, #0]
    if( i2c_write_read_sensor( I2C_LTR_329ALS, tx_buffer, 1, rx_buffer, 1 ) == false ) {
 80049e4:	1d3a      	adds	r2, r7, #4
 80049e6:	1879      	adds	r1, r7, r1
 80049e8:	2301      	movs	r3, #1
 80049ea:	9300      	str	r3, [sp, #0]
 80049ec:	0013      	movs	r3, r2
 80049ee:	2201      	movs	r2, #1
 80049f0:	2000      	movs	r0, #0
 80049f2:	f001 fb11 	bl	8006018 <i2c_write_read_sensor>
 80049f6:	0003      	movs	r3, r0
 80049f8:	001a      	movs	r2, r3
 80049fa:	2301      	movs	r3, #1
 80049fc:	4053      	eors	r3, r2
 80049fe:	b2db      	uxtb	r3, r3
 8004a00:	2b00      	cmp	r3, #0
 8004a02:	d001      	beq.n	8004a08 <init_LTR_329ALS+0xd0>
        PRINTF( "LTR 329ALS Failed to read Manufacturing ID, result: %d\r\n", result );
        return false;
 8004a04:	2300      	movs	r3, #0
 8004a06:	e05a      	b.n	8004abe <init_LTR_329ALS+0x186>
    }
    printf( "LUX Sensor Manufacturing ID: 0x%02X\r\n", rx_buffer[ 0 ] );
 8004a08:	1d3b      	adds	r3, r7, #4
 8004a0a:	781b      	ldrb	r3, [r3, #0]
 8004a0c:	001a      	movs	r2, r3
 8004a0e:	4b33      	ldr	r3, [pc, #204]	; (8004adc <init_LTR_329ALS+0x1a4>)
 8004a10:	0011      	movs	r1, r2
 8004a12:	0018      	movs	r0, r3
 8004a14:	f008 f85c 	bl	800cad0 <iprintf>


    tx_buffer[ 0 ] = ALS_CONTR;
 8004a18:	2108      	movs	r1, #8
 8004a1a:	187b      	adds	r3, r7, r1
 8004a1c:	2280      	movs	r2, #128	; 0x80
 8004a1e:	701a      	strb	r2, [r3, #0]
    tx_buffer[ 1 ] = ALS_GAIN_1 | ALS_ACTIVE;  // Start with 1X Gain
 8004a20:	187b      	adds	r3, r7, r1
 8004a22:	2201      	movs	r2, #1
 8004a24:	705a      	strb	r2, [r3, #1]

    result = i2c_write_sensor(  I2C_LTR_329ALS , tx_buffer, 2 );
 8004a26:	250f      	movs	r5, #15
 8004a28:	197c      	adds	r4, r7, r5
 8004a2a:	187b      	adds	r3, r7, r1
 8004a2c:	2202      	movs	r2, #2
 8004a2e:	0019      	movs	r1, r3
 8004a30:	2000      	movs	r0, #0
 8004a32:	f001 fb71 	bl	8006118 <i2c_write_sensor>
 8004a36:	0003      	movs	r3, r0
 8004a38:	7023      	strb	r3, [r4, #0]
    if( result == false ) {
 8004a3a:	197b      	adds	r3, r7, r5
 8004a3c:	781b      	ldrb	r3, [r3, #0]
 8004a3e:	2201      	movs	r2, #1
 8004a40:	4053      	eors	r3, r2
 8004a42:	b2db      	uxtb	r3, r3
 8004a44:	2b00      	cmp	r3, #0
 8004a46:	d009      	beq.n	8004a5c <init_LTR_329ALS+0x124>
        printf( "\r\nLTR-329ALS Set Mode (Gain) Failed: %u\r\n", result );
 8004a48:	230f      	movs	r3, #15
 8004a4a:	18fb      	adds	r3, r7, r3
 8004a4c:	781a      	ldrb	r2, [r3, #0]
 8004a4e:	4b24      	ldr	r3, [pc, #144]	; (8004ae0 <init_LTR_329ALS+0x1a8>)
 8004a50:	0011      	movs	r1, r2
 8004a52:	0018      	movs	r0, r3
 8004a54:	f008 f83c 	bl	800cad0 <iprintf>
        return false;
 8004a58:	2300      	movs	r3, #0
 8004a5a:	e030      	b.n	8004abe <init_LTR_329ALS+0x186>
    }

    tx_buffer[ 0 ] = ALS_MEAS_RATE;  // Measurement Rate Register
 8004a5c:	2108      	movs	r1, #8
 8004a5e:	187b      	adds	r3, r7, r1
 8004a60:	2285      	movs	r2, #133	; 0x85
 8004a62:	701a      	strb	r2, [r3, #0]
    als_time = ALS_INT_100; // save for later calculation
 8004a64:	4b19      	ldr	r3, [pc, #100]	; (8004acc <init_LTR_329ALS+0x194>)
 8004a66:	2200      	movs	r2, #0
 8004a68:	801a      	strh	r2, [r3, #0]
    tx_buffer[ 1 ] = ( als_time  << 3  ) | ALS_MES_500;  // Defaults
 8004a6a:	4b18      	ldr	r3, [pc, #96]	; (8004acc <init_LTR_329ALS+0x194>)
 8004a6c:	2200      	movs	r2, #0
 8004a6e:	5e9b      	ldrsh	r3, [r3, r2]
 8004a70:	00db      	lsls	r3, r3, #3
 8004a72:	b25b      	sxtb	r3, r3
 8004a74:	2203      	movs	r2, #3
 8004a76:	4313      	orrs	r3, r2
 8004a78:	b25b      	sxtb	r3, r3
 8004a7a:	b2da      	uxtb	r2, r3
 8004a7c:	187b      	adds	r3, r7, r1
 8004a7e:	705a      	strb	r2, [r3, #1]

    result = i2c_write_sensor(  I2C_LTR_329ALS , tx_buffer, 2 );
 8004a80:	250f      	movs	r5, #15
 8004a82:	197c      	adds	r4, r7, r5
 8004a84:	187b      	adds	r3, r7, r1
 8004a86:	2202      	movs	r2, #2
 8004a88:	0019      	movs	r1, r3
 8004a8a:	2000      	movs	r0, #0
 8004a8c:	f001 fb44 	bl	8006118 <i2c_write_sensor>
 8004a90:	0003      	movs	r3, r0
 8004a92:	7023      	strb	r3, [r4, #0]
    if( result == false ) {
 8004a94:	197b      	adds	r3, r7, r5
 8004a96:	781b      	ldrb	r3, [r3, #0]
 8004a98:	2201      	movs	r2, #1
 8004a9a:	4053      	eors	r3, r2
 8004a9c:	b2db      	uxtb	r3, r3
 8004a9e:	2b00      	cmp	r3, #0
 8004aa0:	d009      	beq.n	8004ab6 <init_LTR_329ALS+0x17e>
        printf( "\r\nLTR-329ALS Config Rate up failed: %u\r\n", result );
 8004aa2:	230f      	movs	r3, #15
 8004aa4:	18fb      	adds	r3, r7, r3
 8004aa6:	781a      	ldrb	r2, [r3, #0]
 8004aa8:	4b0e      	ldr	r3, [pc, #56]	; (8004ae4 <init_LTR_329ALS+0x1ac>)
 8004aaa:	0011      	movs	r1, r2
 8004aac:	0018      	movs	r0, r3
 8004aae:	f008 f80f 	bl	800cad0 <iprintf>
        return false;
 8004ab2:	2300      	movs	r3, #0
 8004ab4:	e003      	b.n	8004abe <init_LTR_329ALS+0x186>
    }
    ignore_sensor = false;
 8004ab6:	4b06      	ldr	r3, [pc, #24]	; (8004ad0 <init_LTR_329ALS+0x198>)
 8004ab8:	2200      	movs	r2, #0
 8004aba:	801a      	strh	r2, [r3, #0]
    return true;
 8004abc:	2301      	movs	r3, #1
}
 8004abe:	0018      	movs	r0, r3
 8004ac0:	46bd      	mov	sp, r7
 8004ac2:	b004      	add	sp, #16
 8004ac4:	bdb0      	pop	{r4, r5, r7, pc}
 8004ac6:	46c0      	nop			; (mov r8, r8)
 8004ac8:	200006f8 	.word	0x200006f8
 8004acc:	200005cc 	.word	0x200005cc
 8004ad0:	200005ce 	.word	0x200005ce
 8004ad4:	0800ea9c 	.word	0x0800ea9c
 8004ad8:	0800eabc 	.word	0x0800eabc
 8004adc:	0800eadc 	.word	0x0800eadc
 8004ae0:	0800eb04 	.word	0x0800eb04
 8004ae4:	0800eb30 	.word	0x0800eb30

08004ae8 <LTR_329ALS_get_lux_level>:
  * @param  pointers to lux and ir level integers
  * @retval : true if result is valid
  */

bool LTR_329ALS_get_lux_level( float *lux_level, float *ir_level )
{
 8004ae8:	b5b0      	push	{r4, r5, r7, lr}
 8004aea:	b088      	sub	sp, #32
 8004aec:	af02      	add	r7, sp, #8
 8004aee:	6078      	str	r0, [r7, #4]
 8004af0:	6039      	str	r1, [r7, #0]

    uint16_t result, count;
    uint8_t rx_buffer[ 4 ], tx_buffer[ 4 ], gain;
    // uint8_t old_gain_setting;

    result = false;
 8004af2:	2316      	movs	r3, #22
 8004af4:	18fb      	adds	r3, r7, r3
 8004af6:	2200      	movs	r2, #0
 8004af8:	801a      	strh	r2, [r3, #0]
    count = 0;
 8004afa:	2314      	movs	r3, #20
 8004afc:	18fb      	adds	r3, r7, r3
 8004afe:	2200      	movs	r2, #0
 8004b00:	801a      	strh	r2, [r3, #0]

    do {
        tx_buffer[ 0 ] = 0x8C;
 8004b02:	2108      	movs	r1, #8
 8004b04:	187b      	adds	r3, r7, r1
 8004b06:	228c      	movs	r2, #140	; 0x8c
 8004b08:	701a      	strb	r2, [r3, #0]
        if( i2c_write_read_sensor(  I2C_LTR_329ALS , tx_buffer, 1, rx_buffer, 1 ) == false ) {
 8004b0a:	230c      	movs	r3, #12
 8004b0c:	18fa      	adds	r2, r7, r3
 8004b0e:	1879      	adds	r1, r7, r1
 8004b10:	2301      	movs	r3, #1
 8004b12:	9300      	str	r3, [sp, #0]
 8004b14:	0013      	movs	r3, r2
 8004b16:	2201      	movs	r2, #1
 8004b18:	2000      	movs	r0, #0
 8004b1a:	f001 fa7d 	bl	8006018 <i2c_write_read_sensor>
 8004b1e:	0003      	movs	r3, r0
 8004b20:	001a      	movs	r2, r3
 8004b22:	2301      	movs	r3, #1
 8004b24:	4053      	eors	r3, r2
 8004b26:	b2db      	uxtb	r3, r3
 8004b28:	2b00      	cmp	r3, #0
 8004b2a:	d148      	bne.n	8004bbe <LTR_329ALS_get_lux_level+0xd6>
            goto fail_read;
        }

        PRINTF( "LTR-329ALS Read 0x8C, Value: 0x%02x\r\n", rx_buffer[ 0 ] );

        if( (rx_buffer[ 0 ] & ALS_DATA_INVALID ) ) {
 8004b2c:	230c      	movs	r3, #12
 8004b2e:	18fb      	adds	r3, r7, r3
 8004b30:	781b      	ldrb	r3, [r3, #0]
 8004b32:	b25b      	sxtb	r3, r3
 8004b34:	2b00      	cmp	r3, #0
 8004b36:	da16      	bge.n	8004b66 <LTR_329ALS_get_lux_level+0x7e>
           //printf( "LTR 329ALS has Bad data: 0x%02x\r\n", rx_buffer[ 0 ] );
           /*
            * Read the bad data and drop it
            */
           tx_buffer[ 0 ] = ALS_DATA_CH1_0;
 8004b38:	2108      	movs	r1, #8
 8004b3a:	187b      	adds	r3, r7, r1
 8004b3c:	2288      	movs	r2, #136	; 0x88
 8004b3e:	701a      	strb	r2, [r3, #0]
           if( i2c_write_read_sensor( I2C_LTR_329ALS, tx_buffer, 1, rx_buffer, 4 ) == false ) {
 8004b40:	230c      	movs	r3, #12
 8004b42:	18fa      	adds	r2, r7, r3
 8004b44:	1879      	adds	r1, r7, r1
 8004b46:	2304      	movs	r3, #4
 8004b48:	9300      	str	r3, [sp, #0]
 8004b4a:	0013      	movs	r3, r2
 8004b4c:	2201      	movs	r2, #1
 8004b4e:	2000      	movs	r0, #0
 8004b50:	f001 fa62 	bl	8006018 <i2c_write_read_sensor>
 8004b54:	0003      	movs	r3, r0
 8004b56:	001a      	movs	r2, r3
 8004b58:	2301      	movs	r3, #1
 8004b5a:	4053      	eors	r3, r2
 8004b5c:	b2db      	uxtb	r3, r3
 8004b5e:	2b00      	cmp	r3, #0
 8004b60:	d100      	bne.n	8004b64 <LTR_329ALS_get_lux_level+0x7c>
 8004b62:	e09f      	b.n	8004ca4 <LTR_329ALS_get_lux_level+0x1bc>
               PRINTF( "2)LTR 329ALS I2C write failed, result: %d\r\n" );
               goto fail_read;
 8004b64:	e02e      	b.n	8004bc4 <LTR_329ALS_get_lux_level+0xdc>
           PRINTF( "LTR-329ALS Read Invalid Data from 0x88, Value: 0x%02x, 0x%02x, 0x%02x, 0x%02x\r\n", rx_buffer[ 0 ], rx_buffer[ 1 ], rx_buffer[ 2 ], rx_buffer[ 3 ] );

           goto return_old_data;
        }

        if( !(rx_buffer[ 0 ] & ALS_DATA_NEW ) ) {
 8004b66:	230c      	movs	r3, #12
 8004b68:	18fb      	adds	r3, r7, r3
 8004b6a:	781b      	ldrb	r3, [r3, #0]
 8004b6c:	001a      	movs	r2, r3
 8004b6e:	2304      	movs	r3, #4
 8004b70:	4013      	ands	r3, r2
 8004b72:	d100      	bne.n	8004b76 <LTR_329ALS_get_lux_level+0x8e>
 8004b74:	e098      	b.n	8004ca8 <LTR_329ALS_get_lux_level+0x1c0>
        	goto return_old_data;
        }

//        old_gain_setting = rx_buffer[ 0 ] & 0x70;

        gain = als_gain[ ( ( rx_buffer[ 0 ] & 0x70 ) >> 4 ) ];    // Read what the div rate should be
 8004b76:	200c      	movs	r0, #12
 8004b78:	183b      	adds	r3, r7, r0
 8004b7a:	781b      	ldrb	r3, [r3, #0]
 8004b7c:	111b      	asrs	r3, r3, #4
 8004b7e:	2207      	movs	r2, #7
 8004b80:	401a      	ands	r2, r3
 8004b82:	2313      	movs	r3, #19
 8004b84:	18fb      	adds	r3, r7, r3
 8004b86:	4953      	ldr	r1, [pc, #332]	; (8004cd4 <LTR_329ALS_get_lux_level+0x1ec>)
 8004b88:	5c8a      	ldrb	r2, [r1, r2]
 8004b8a:	701a      	strb	r2, [r3, #0]
        tx_buffer[ 0 ] = ALS_DATA_CH1_0;
 8004b8c:	2108      	movs	r1, #8
 8004b8e:	187b      	adds	r3, r7, r1
 8004b90:	2288      	movs	r2, #136	; 0x88
 8004b92:	701a      	strb	r2, [r3, #0]
        if( i2c_write_read_sensor( I2C_LTR_329ALS, tx_buffer, 1, rx_buffer, 4 ) == false ) {
 8004b94:	183a      	adds	r2, r7, r0
 8004b96:	1879      	adds	r1, r7, r1
 8004b98:	2304      	movs	r3, #4
 8004b9a:	9300      	str	r3, [sp, #0]
 8004b9c:	0013      	movs	r3, r2
 8004b9e:	2201      	movs	r2, #1
 8004ba0:	2000      	movs	r0, #0
 8004ba2:	f001 fa39 	bl	8006018 <i2c_write_read_sensor>
 8004ba6:	0003      	movs	r3, r0
 8004ba8:	001a      	movs	r2, r3
 8004baa:	2301      	movs	r3, #1
 8004bac:	4053      	eors	r3, r2
 8004bae:	b2db      	uxtb	r3, r3
 8004bb0:	2b00      	cmp	r3, #0
 8004bb2:	d106      	bne.n	8004bc2 <LTR_329ALS_get_lux_level+0xda>
            goto fail_read;
        }

        PRINTF( "LTR-329ALS Read ALS_DATA_CH1_0, Values: 0x%02x, 0x%02x, 0x%02x, 0x%02x\r\n", rx_buffer[ 0 ], rx_buffer[ 1 ], rx_buffer[ 2 ], rx_buffer[ 3 ] );

        result = true;
 8004bb4:	2316      	movs	r3, #22
 8004bb6:	18fb      	adds	r3, r7, r3
 8004bb8:	2201      	movs	r2, #1
 8004bba:	801a      	strh	r2, [r3, #0]
 8004bbc:	e002      	b.n	8004bc4 <LTR_329ALS_get_lux_level+0xdc>
            goto fail_read;
 8004bbe:	46c0      	nop			; (mov r8, r8)
 8004bc0:	e000      	b.n	8004bc4 <LTR_329ALS_get_lux_level+0xdc>
            goto fail_read;
 8004bc2:	46c0      	nop			; (mov r8, r8)
fail_read:
        if( count > 0 )
        	PRINTF( "LUX Bad data count:%u\r\n", count );
        count += 1;
 8004bc4:	2114      	movs	r1, #20
 8004bc6:	187b      	adds	r3, r7, r1
 8004bc8:	187a      	adds	r2, r7, r1
 8004bca:	8812      	ldrh	r2, [r2, #0]
 8004bcc:	3201      	adds	r2, #1
 8004bce:	801a      	strh	r2, [r3, #0]

    } while( ( count < 10 ) && ( result == false ) );
 8004bd0:	187b      	adds	r3, r7, r1
 8004bd2:	881b      	ldrh	r3, [r3, #0]
 8004bd4:	2b09      	cmp	r3, #9
 8004bd6:	d804      	bhi.n	8004be2 <LTR_329ALS_get_lux_level+0xfa>
 8004bd8:	2316      	movs	r3, #22
 8004bda:	18fb      	adds	r3, r7, r3
 8004bdc:	881b      	ldrh	r3, [r3, #0]
 8004bde:	2b00      	cmp	r3, #0
 8004be0:	d08f      	beq.n	8004b02 <LTR_329ALS_get_lux_level+0x1a>

    if( result == false ) {
 8004be2:	2316      	movs	r3, #22
 8004be4:	18fb      	adds	r3, r7, r3
 8004be6:	881b      	ldrh	r3, [r3, #0]
 8004be8:	2b00      	cmp	r3, #0
 8004bea:	d101      	bne.n	8004bf0 <LTR_329ALS_get_lux_level+0x108>
    	/*
    	 * Failing to read SPI Bus, should probably do a reset - more testing before we enable this feature
    	 */
    	return false;
 8004bec:	2300      	movs	r3, #0
 8004bee:	e06d      	b.n	8004ccc <LTR_329ALS_get_lux_level+0x1e4>
    }
    calc_lux( lux_level, ir_level, gain, rx_buffer );
 8004bf0:	2313      	movs	r3, #19
 8004bf2:	18fb      	adds	r3, r7, r3
 8004bf4:	781b      	ldrb	r3, [r3, #0]
 8004bf6:	0018      	movs	r0, r3
 8004bf8:	f7fc fc5c 	bl	80014b4 <__aeabi_ui2f>
 8004bfc:	1c02      	adds	r2, r0, #0
 8004bfe:	230c      	movs	r3, #12
 8004c00:	18fb      	adds	r3, r7, r3
 8004c02:	6839      	ldr	r1, [r7, #0]
 8004c04:	6878      	ldr	r0, [r7, #4]
 8004c06:	f000 f86d 	bl	8004ce4 <calc_lux>
    /*
     * Check if we have random noise from the LUX sensor - don't want a random glitch to change real data - change can not be > 10% between samples, if it is, then must exist for 5 steps (5 Seconds)
     * Ignore during provisioning as laser activity (lux spikes) are expected
     */
    if( fabs( *lux_level - hs.last_lux_level ) > ( *lux_level * 0.10 ) ) {
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	681c      	ldr	r4, [r3, #0]
 8004c0e:	4a32      	ldr	r2, [pc, #200]	; (8004cd8 <LTR_329ALS_get_lux_level+0x1f0>)
 8004c10:	23b8      	movs	r3, #184	; 0xb8
 8004c12:	005b      	lsls	r3, r3, #1
 8004c14:	58d3      	ldr	r3, [r2, r3]
 8004c16:	0018      	movs	r0, r3
 8004c18:	f7fc fc4c 	bl	80014b4 <__aeabi_ui2f>
 8004c1c:	1c03      	adds	r3, r0, #0
 8004c1e:	1c19      	adds	r1, r3, #0
 8004c20:	1c20      	adds	r0, r4, #0
 8004c22:	f7fc fa19 	bl	8001058 <__aeabi_fsub>
 8004c26:	1c03      	adds	r3, r0, #0
 8004c28:	005b      	lsls	r3, r3, #1
 8004c2a:	085b      	lsrs	r3, r3, #1
 8004c2c:	1c18      	adds	r0, r3, #0
 8004c2e:	f7fe f9ed 	bl	800300c <__aeabi_f2d>
 8004c32:	0004      	movs	r4, r0
 8004c34:	000d      	movs	r5, r1
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	1c18      	adds	r0, r3, #0
 8004c3c:	f7fe f9e6 	bl	800300c <__aeabi_f2d>
 8004c40:	4a26      	ldr	r2, [pc, #152]	; (8004cdc <LTR_329ALS_get_lux_level+0x1f4>)
 8004c42:	4b27      	ldr	r3, [pc, #156]	; (8004ce0 <LTR_329ALS_get_lux_level+0x1f8>)
 8004c44:	f7fd fb9c 	bl	8002380 <__aeabi_dmul>
 8004c48:	0002      	movs	r2, r0
 8004c4a:	000b      	movs	r3, r1
 8004c4c:	0020      	movs	r0, r4
 8004c4e:	0029      	movs	r1, r5
 8004c50:	f7fb fbf8 	bl	8000444 <__aeabi_dcmpgt>
 8004c54:	1e03      	subs	r3, r0, #0
 8004c56:	d014      	beq.n	8004c82 <LTR_329ALS_get_lux_level+0x19a>
        if( hs.lux_noise_count < 5 ) {
 8004c58:	4a1f      	ldr	r2, [pc, #124]	; (8004cd8 <LTR_329ALS_get_lux_level+0x1f0>)
 8004c5a:	23b6      	movs	r3, #182	; 0xb6
 8004c5c:	005b      	lsls	r3, r3, #1
 8004c5e:	58d3      	ldr	r3, [r2, r3]
 8004c60:	2b04      	cmp	r3, #4
 8004c62:	d809      	bhi.n	8004c78 <LTR_329ALS_get_lux_level+0x190>
            PRINTF( "Ignoring LUX reading: Last valid: %0.2f, Current: %0.2f\r\n", hs.last_lux_level , hs.current_lux_level );
            hs.lux_noise_count += 1;
 8004c64:	4a1c      	ldr	r2, [pc, #112]	; (8004cd8 <LTR_329ALS_get_lux_level+0x1f0>)
 8004c66:	23b6      	movs	r3, #182	; 0xb6
 8004c68:	005b      	lsls	r3, r3, #1
 8004c6a:	58d3      	ldr	r3, [r2, r3]
 8004c6c:	1c59      	adds	r1, r3, #1
 8004c6e:	4a1a      	ldr	r2, [pc, #104]	; (8004cd8 <LTR_329ALS_get_lux_level+0x1f0>)
 8004c70:	23b6      	movs	r3, #182	; 0xb6
 8004c72:	005b      	lsls	r3, r3, #1
 8004c74:	50d1      	str	r1, [r2, r3]
            goto return_old_data;
 8004c76:	e018      	b.n	8004caa <LTR_329ALS_get_lux_level+0x1c2>
        } else {
            hs.lux_noise_count = 0;
 8004c78:	4a17      	ldr	r2, [pc, #92]	; (8004cd8 <LTR_329ALS_get_lux_level+0x1f0>)
 8004c7a:	23b6      	movs	r3, #182	; 0xb6
 8004c7c:	005b      	lsls	r3, r3, #1
 8004c7e:	2100      	movs	r1, #0
 8004c80:	50d1      	str	r1, [r2, r3]
        }
    }
    hs.lux_noise_count = 0;
 8004c82:	4a15      	ldr	r2, [pc, #84]	; (8004cd8 <LTR_329ALS_get_lux_level+0x1f0>)
 8004c84:	23b6      	movs	r3, #182	; 0xb6
 8004c86:	005b      	lsls	r3, r3, #1
 8004c88:	2100      	movs	r1, #0
 8004c8a:	50d1      	str	r1, [r2, r3]
    hs.last_lux_level = *lux_level;
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	1c18      	adds	r0, r3, #0
 8004c92:	f7fb fc45 	bl	8000520 <__aeabi_f2uiz>
 8004c96:	0001      	movs	r1, r0
 8004c98:	4a0f      	ldr	r2, [pc, #60]	; (8004cd8 <LTR_329ALS_get_lux_level+0x1f0>)
 8004c9a:	23b8      	movs	r3, #184	; 0xb8
 8004c9c:	005b      	lsls	r3, r3, #1
 8004c9e:	50d1      	str	r1, [r2, r3]
    return( true );
 8004ca0:	2301      	movs	r3, #1
 8004ca2:	e013      	b.n	8004ccc <LTR_329ALS_get_lux_level+0x1e4>
           goto return_old_data;
 8004ca4:	46c0      	nop			; (mov r8, r8)
 8004ca6:	e000      	b.n	8004caa <LTR_329ALS_get_lux_level+0x1c2>
        	goto return_old_data;
 8004ca8:	46c0      	nop			; (mov r8, r8)
	/*
	 * Use old data
	 */
return_old_data:
	*lux_level = hs.current_lux_level;
 8004caa:	4b0b      	ldr	r3, [pc, #44]	; (8004cd8 <LTR_329ALS_get_lux_level+0x1f0>)
 8004cac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004cae:	0018      	movs	r0, r3
 8004cb0:	f7fc fc00 	bl	80014b4 <__aeabi_ui2f>
 8004cb4:	1c02      	adds	r2, r0, #0
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	601a      	str	r2, [r3, #0]
	*ir_level = hs.current_ir_lux_level;
 8004cba:	4b07      	ldr	r3, [pc, #28]	; (8004cd8 <LTR_329ALS_get_lux_level+0x1f0>)
 8004cbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004cbe:	0018      	movs	r0, r3
 8004cc0:	f7fc fbf8 	bl	80014b4 <__aeabi_ui2f>
 8004cc4:	1c02      	adds	r2, r0, #0
 8004cc6:	683b      	ldr	r3, [r7, #0]
 8004cc8:	601a      	str	r2, [r3, #0]
	return( true );
 8004cca:	2301      	movs	r3, #1

}
 8004ccc:	0018      	movs	r0, r3
 8004cce:	46bd      	mov	sp, r7
 8004cd0:	b006      	add	sp, #24
 8004cd2:	bdb0      	pop	{r4, r5, r7, pc}
 8004cd4:	0800f428 	.word	0x0800f428
 8004cd8:	200006f8 	.word	0x200006f8
 8004cdc:	9999999a 	.word	0x9999999a
 8004ce0:	3fb99999 	.word	0x3fb99999

08004ce4 <calc_lux>:
/*
 * Calculate the LUX based on received values
 */
void calc_lux( float *lux_level, float *ir_level, float gain, uint8_t *rx_buffer )

{
 8004ce4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004ce6:	b089      	sub	sp, #36	; 0x24
 8004ce8:	af00      	add	r7, sp, #0
 8004cea:	60f8      	str	r0, [r7, #12]
 8004cec:	60b9      	str	r1, [r7, #8]
 8004cee:	607a      	str	r2, [r7, #4]
 8004cf0:	603b      	str	r3, [r7, #0]
    uint16_t lux_ch0, lux_ch1;
    float PFactor, ratio, als_lux;

    lux_ch1 = ( rx_buffer[ 0 ] | (uint16_t) ( rx_buffer[ 1 ] << 8 ) );
 8004cf2:	683b      	ldr	r3, [r7, #0]
 8004cf4:	781b      	ldrb	r3, [r3, #0]
 8004cf6:	b299      	uxth	r1, r3
 8004cf8:	683b      	ldr	r3, [r7, #0]
 8004cfa:	3301      	adds	r3, #1
 8004cfc:	781b      	ldrb	r3, [r3, #0]
 8004cfe:	b29b      	uxth	r3, r3
 8004d00:	021b      	lsls	r3, r3, #8
 8004d02:	b29a      	uxth	r2, r3
 8004d04:	201a      	movs	r0, #26
 8004d06:	183b      	adds	r3, r7, r0
 8004d08:	430a      	orrs	r2, r1
 8004d0a:	801a      	strh	r2, [r3, #0]

    lux_ch0 = ( rx_buffer[ 2 ] | (uint16_t) ( rx_buffer[ 3 ] << 8 ) );
 8004d0c:	683b      	ldr	r3, [r7, #0]
 8004d0e:	3302      	adds	r3, #2
 8004d10:	781b      	ldrb	r3, [r3, #0]
 8004d12:	b299      	uxth	r1, r3
 8004d14:	683b      	ldr	r3, [r7, #0]
 8004d16:	3303      	adds	r3, #3
 8004d18:	781b      	ldrb	r3, [r3, #0]
 8004d1a:	b29b      	uxth	r3, r3
 8004d1c:	021b      	lsls	r3, r3, #8
 8004d1e:	b29a      	uxth	r2, r3
 8004d20:	2618      	movs	r6, #24
 8004d22:	19bb      	adds	r3, r7, r6
 8004d24:	430a      	orrs	r2, r1
 8004d26:	801a      	strh	r2, [r3, #0]
    *   ALS_LUX = 0
    *  END
    *
    */

    PFactor = 1;
 8004d28:	23fe      	movs	r3, #254	; 0xfe
 8004d2a:	059b      	lsls	r3, r3, #22
 8004d2c:	617b      	str	r3, [r7, #20]

    ratio = (float)(lux_ch1) / (float) ( ( lux_ch0 + lux_ch1 ) );
 8004d2e:	0005      	movs	r5, r0
 8004d30:	183b      	adds	r3, r7, r0
 8004d32:	881b      	ldrh	r3, [r3, #0]
 8004d34:	0018      	movs	r0, r3
 8004d36:	f7fc fbbd 	bl	80014b4 <__aeabi_ui2f>
 8004d3a:	1c04      	adds	r4, r0, #0
 8004d3c:	19bb      	adds	r3, r7, r6
 8004d3e:	881a      	ldrh	r2, [r3, #0]
 8004d40:	0028      	movs	r0, r5
 8004d42:	183b      	adds	r3, r7, r0
 8004d44:	881b      	ldrh	r3, [r3, #0]
 8004d46:	18d3      	adds	r3, r2, r3
 8004d48:	0018      	movs	r0, r3
 8004d4a:	f7fc fb69 	bl	8001420 <__aeabi_i2f>
 8004d4e:	1c03      	adds	r3, r0, #0
 8004d50:	1c19      	adds	r1, r3, #0
 8004d52:	1c20      	adds	r0, r4, #0
 8004d54:	f7fb fe76 	bl	8000a44 <__aeabi_fdiv>
 8004d58:	1c03      	adds	r3, r0, #0
 8004d5a:	613b      	str	r3, [r7, #16]
    if( ratio < 0.45 )
 8004d5c:	6938      	ldr	r0, [r7, #16]
 8004d5e:	f7fe f955 	bl	800300c <__aeabi_f2d>
 8004d62:	4acf      	ldr	r2, [pc, #828]	; (80050a0 <calc_lux+0x3bc>)
 8004d64:	4bcf      	ldr	r3, [pc, #828]	; (80050a4 <calc_lux+0x3c0>)
 8004d66:	f7fb fb59 	bl	800041c <__aeabi_dcmplt>
 8004d6a:	1e03      	subs	r3, r0, #0
 8004d6c:	d05c      	beq.n	8004e28 <calc_lux+0x144>
        als_lux = ( ( ( ( 1.7743 * (float) lux_ch0 ) + ( 1.1059 * (float) lux_ch1 ) ) / (float) gain ) / als_val[ als_time ] ) * PFactor;
 8004d6e:	2318      	movs	r3, #24
 8004d70:	18fb      	adds	r3, r7, r3
 8004d72:	881b      	ldrh	r3, [r3, #0]
 8004d74:	0018      	movs	r0, r3
 8004d76:	f7fc fb9d 	bl	80014b4 <__aeabi_ui2f>
 8004d7a:	1c03      	adds	r3, r0, #0
 8004d7c:	1c18      	adds	r0, r3, #0
 8004d7e:	f7fe f945 	bl	800300c <__aeabi_f2d>
 8004d82:	4ac9      	ldr	r2, [pc, #804]	; (80050a8 <calc_lux+0x3c4>)
 8004d84:	4bc9      	ldr	r3, [pc, #804]	; (80050ac <calc_lux+0x3c8>)
 8004d86:	f7fd fafb 	bl	8002380 <__aeabi_dmul>
 8004d8a:	0003      	movs	r3, r0
 8004d8c:	000c      	movs	r4, r1
 8004d8e:	0025      	movs	r5, r4
 8004d90:	001c      	movs	r4, r3
 8004d92:	231a      	movs	r3, #26
 8004d94:	18fb      	adds	r3, r7, r3
 8004d96:	881b      	ldrh	r3, [r3, #0]
 8004d98:	0018      	movs	r0, r3
 8004d9a:	f7fc fb8b 	bl	80014b4 <__aeabi_ui2f>
 8004d9e:	1c03      	adds	r3, r0, #0
 8004da0:	1c18      	adds	r0, r3, #0
 8004da2:	f7fe f933 	bl	800300c <__aeabi_f2d>
 8004da6:	4ac2      	ldr	r2, [pc, #776]	; (80050b0 <calc_lux+0x3cc>)
 8004da8:	4bc2      	ldr	r3, [pc, #776]	; (80050b4 <calc_lux+0x3d0>)
 8004daa:	f7fd fae9 	bl	8002380 <__aeabi_dmul>
 8004dae:	0002      	movs	r2, r0
 8004db0:	000b      	movs	r3, r1
 8004db2:	0020      	movs	r0, r4
 8004db4:	0029      	movs	r1, r5
 8004db6:	f7fc fbbd 	bl	8001534 <__aeabi_dadd>
 8004dba:	0003      	movs	r3, r0
 8004dbc:	000c      	movs	r4, r1
 8004dbe:	0025      	movs	r5, r4
 8004dc0:	001c      	movs	r4, r3
 8004dc2:	6878      	ldr	r0, [r7, #4]
 8004dc4:	f7fe f922 	bl	800300c <__aeabi_f2d>
 8004dc8:	0002      	movs	r2, r0
 8004dca:	000b      	movs	r3, r1
 8004dcc:	0020      	movs	r0, r4
 8004dce:	0029      	movs	r1, r5
 8004dd0:	f7fc fecc 	bl	8001b6c <__aeabi_ddiv>
 8004dd4:	0003      	movs	r3, r0
 8004dd6:	000c      	movs	r4, r1
 8004dd8:	0025      	movs	r5, r4
 8004dda:	001c      	movs	r4, r3
 8004ddc:	4bb6      	ldr	r3, [pc, #728]	; (80050b8 <calc_lux+0x3d4>)
 8004dde:	2200      	movs	r2, #0
 8004de0:	5e9b      	ldrsh	r3, [r3, r2]
 8004de2:	001a      	movs	r2, r3
 8004de4:	4bb5      	ldr	r3, [pc, #724]	; (80050bc <calc_lux+0x3d8>)
 8004de6:	0092      	lsls	r2, r2, #2
 8004de8:	58d3      	ldr	r3, [r2, r3]
 8004dea:	1c18      	adds	r0, r3, #0
 8004dec:	f7fe f90e 	bl	800300c <__aeabi_f2d>
 8004df0:	0002      	movs	r2, r0
 8004df2:	000b      	movs	r3, r1
 8004df4:	0020      	movs	r0, r4
 8004df6:	0029      	movs	r1, r5
 8004df8:	f7fc feb8 	bl	8001b6c <__aeabi_ddiv>
 8004dfc:	0003      	movs	r3, r0
 8004dfe:	000c      	movs	r4, r1
 8004e00:	0025      	movs	r5, r4
 8004e02:	001c      	movs	r4, r3
 8004e04:	6978      	ldr	r0, [r7, #20]
 8004e06:	f7fe f901 	bl	800300c <__aeabi_f2d>
 8004e0a:	0002      	movs	r2, r0
 8004e0c:	000b      	movs	r3, r1
 8004e0e:	0020      	movs	r0, r4
 8004e10:	0029      	movs	r1, r5
 8004e12:	f7fd fab5 	bl	8002380 <__aeabi_dmul>
 8004e16:	0003      	movs	r3, r0
 8004e18:	000c      	movs	r4, r1
 8004e1a:	0018      	movs	r0, r3
 8004e1c:	0021      	movs	r1, r4
 8004e1e:	f7fe f947 	bl	80030b0 <__aeabi_d2f>
 8004e22:	1c03      	adds	r3, r0, #0
 8004e24:	61fb      	str	r3, [r7, #28]
 8004e26:	e0df      	b.n	8004fe8 <calc_lux+0x304>
    else if ( ratio < 0.64 && ratio >= 0.45 )
 8004e28:	6938      	ldr	r0, [r7, #16]
 8004e2a:	f7fe f8ef 	bl	800300c <__aeabi_f2d>
 8004e2e:	4aa4      	ldr	r2, [pc, #656]	; (80050c0 <calc_lux+0x3dc>)
 8004e30:	4ba4      	ldr	r3, [pc, #656]	; (80050c4 <calc_lux+0x3e0>)
 8004e32:	f7fb faf3 	bl	800041c <__aeabi_dcmplt>
 8004e36:	1e03      	subs	r3, r0, #0
 8004e38:	d065      	beq.n	8004f06 <calc_lux+0x222>
 8004e3a:	6938      	ldr	r0, [r7, #16]
 8004e3c:	f7fe f8e6 	bl	800300c <__aeabi_f2d>
 8004e40:	4a97      	ldr	r2, [pc, #604]	; (80050a0 <calc_lux+0x3bc>)
 8004e42:	4b98      	ldr	r3, [pc, #608]	; (80050a4 <calc_lux+0x3c0>)
 8004e44:	f7fb fb08 	bl	8000458 <__aeabi_dcmpge>
 8004e48:	1e03      	subs	r3, r0, #0
 8004e4a:	d05c      	beq.n	8004f06 <calc_lux+0x222>
        als_lux = ( ( ( ( 4.2785 * (float) lux_ch0 ) - ( 1.9548 * (float) lux_ch1 ) ) / (float) gain ) / als_val[ als_time ] ) * PFactor;
 8004e4c:	2318      	movs	r3, #24
 8004e4e:	18fb      	adds	r3, r7, r3
 8004e50:	881b      	ldrh	r3, [r3, #0]
 8004e52:	0018      	movs	r0, r3
 8004e54:	f7fc fb2e 	bl	80014b4 <__aeabi_ui2f>
 8004e58:	1c03      	adds	r3, r0, #0
 8004e5a:	1c18      	adds	r0, r3, #0
 8004e5c:	f7fe f8d6 	bl	800300c <__aeabi_f2d>
 8004e60:	4a99      	ldr	r2, [pc, #612]	; (80050c8 <calc_lux+0x3e4>)
 8004e62:	4b9a      	ldr	r3, [pc, #616]	; (80050cc <calc_lux+0x3e8>)
 8004e64:	f7fd fa8c 	bl	8002380 <__aeabi_dmul>
 8004e68:	0003      	movs	r3, r0
 8004e6a:	000c      	movs	r4, r1
 8004e6c:	0025      	movs	r5, r4
 8004e6e:	001c      	movs	r4, r3
 8004e70:	231a      	movs	r3, #26
 8004e72:	18fb      	adds	r3, r7, r3
 8004e74:	881b      	ldrh	r3, [r3, #0]
 8004e76:	0018      	movs	r0, r3
 8004e78:	f7fc fb1c 	bl	80014b4 <__aeabi_ui2f>
 8004e7c:	1c03      	adds	r3, r0, #0
 8004e7e:	1c18      	adds	r0, r3, #0
 8004e80:	f7fe f8c4 	bl	800300c <__aeabi_f2d>
 8004e84:	4a92      	ldr	r2, [pc, #584]	; (80050d0 <calc_lux+0x3ec>)
 8004e86:	4b93      	ldr	r3, [pc, #588]	; (80050d4 <calc_lux+0x3f0>)
 8004e88:	f7fd fa7a 	bl	8002380 <__aeabi_dmul>
 8004e8c:	0002      	movs	r2, r0
 8004e8e:	000b      	movs	r3, r1
 8004e90:	0020      	movs	r0, r4
 8004e92:	0029      	movs	r1, r5
 8004e94:	f7fd fce6 	bl	8002864 <__aeabi_dsub>
 8004e98:	0003      	movs	r3, r0
 8004e9a:	000c      	movs	r4, r1
 8004e9c:	0025      	movs	r5, r4
 8004e9e:	001c      	movs	r4, r3
 8004ea0:	6878      	ldr	r0, [r7, #4]
 8004ea2:	f7fe f8b3 	bl	800300c <__aeabi_f2d>
 8004ea6:	0002      	movs	r2, r0
 8004ea8:	000b      	movs	r3, r1
 8004eaa:	0020      	movs	r0, r4
 8004eac:	0029      	movs	r1, r5
 8004eae:	f7fc fe5d 	bl	8001b6c <__aeabi_ddiv>
 8004eb2:	0003      	movs	r3, r0
 8004eb4:	000c      	movs	r4, r1
 8004eb6:	0025      	movs	r5, r4
 8004eb8:	001c      	movs	r4, r3
 8004eba:	4b7f      	ldr	r3, [pc, #508]	; (80050b8 <calc_lux+0x3d4>)
 8004ebc:	2200      	movs	r2, #0
 8004ebe:	5e9b      	ldrsh	r3, [r3, r2]
 8004ec0:	001a      	movs	r2, r3
 8004ec2:	4b7e      	ldr	r3, [pc, #504]	; (80050bc <calc_lux+0x3d8>)
 8004ec4:	0092      	lsls	r2, r2, #2
 8004ec6:	58d3      	ldr	r3, [r2, r3]
 8004ec8:	1c18      	adds	r0, r3, #0
 8004eca:	f7fe f89f 	bl	800300c <__aeabi_f2d>
 8004ece:	0002      	movs	r2, r0
 8004ed0:	000b      	movs	r3, r1
 8004ed2:	0020      	movs	r0, r4
 8004ed4:	0029      	movs	r1, r5
 8004ed6:	f7fc fe49 	bl	8001b6c <__aeabi_ddiv>
 8004eda:	0003      	movs	r3, r0
 8004edc:	000c      	movs	r4, r1
 8004ede:	0025      	movs	r5, r4
 8004ee0:	001c      	movs	r4, r3
 8004ee2:	6978      	ldr	r0, [r7, #20]
 8004ee4:	f7fe f892 	bl	800300c <__aeabi_f2d>
 8004ee8:	0002      	movs	r2, r0
 8004eea:	000b      	movs	r3, r1
 8004eec:	0020      	movs	r0, r4
 8004eee:	0029      	movs	r1, r5
 8004ef0:	f7fd fa46 	bl	8002380 <__aeabi_dmul>
 8004ef4:	0003      	movs	r3, r0
 8004ef6:	000c      	movs	r4, r1
 8004ef8:	0018      	movs	r0, r3
 8004efa:	0021      	movs	r1, r4
 8004efc:	f7fe f8d8 	bl	80030b0 <__aeabi_d2f>
 8004f00:	1c03      	adds	r3, r0, #0
 8004f02:	61fb      	str	r3, [r7, #28]
 8004f04:	e070      	b.n	8004fe8 <calc_lux+0x304>
    else if ( ratio < 0.85 && ratio >= 0.64 )
 8004f06:	6938      	ldr	r0, [r7, #16]
 8004f08:	f7fe f880 	bl	800300c <__aeabi_f2d>
 8004f0c:	4a72      	ldr	r2, [pc, #456]	; (80050d8 <calc_lux+0x3f4>)
 8004f0e:	4b73      	ldr	r3, [pc, #460]	; (80050dc <calc_lux+0x3f8>)
 8004f10:	f7fb fa84 	bl	800041c <__aeabi_dcmplt>
 8004f14:	1e03      	subs	r3, r0, #0
 8004f16:	d065      	beq.n	8004fe4 <calc_lux+0x300>
 8004f18:	6938      	ldr	r0, [r7, #16]
 8004f1a:	f7fe f877 	bl	800300c <__aeabi_f2d>
 8004f1e:	4a68      	ldr	r2, [pc, #416]	; (80050c0 <calc_lux+0x3dc>)
 8004f20:	4b68      	ldr	r3, [pc, #416]	; (80050c4 <calc_lux+0x3e0>)
 8004f22:	f7fb fa99 	bl	8000458 <__aeabi_dcmpge>
 8004f26:	1e03      	subs	r3, r0, #0
 8004f28:	d05c      	beq.n	8004fe4 <calc_lux+0x300>
        als_lux = ( ( ( ( 0.5926 * (float) lux_ch0 ) + ( 0.1185 * (float) lux_ch1 ) ) / (float) gain ) / als_val[ als_time ] ) * PFactor;
 8004f2a:	2318      	movs	r3, #24
 8004f2c:	18fb      	adds	r3, r7, r3
 8004f2e:	881b      	ldrh	r3, [r3, #0]
 8004f30:	0018      	movs	r0, r3
 8004f32:	f7fc fabf 	bl	80014b4 <__aeabi_ui2f>
 8004f36:	1c03      	adds	r3, r0, #0
 8004f38:	1c18      	adds	r0, r3, #0
 8004f3a:	f7fe f867 	bl	800300c <__aeabi_f2d>
 8004f3e:	4a68      	ldr	r2, [pc, #416]	; (80050e0 <calc_lux+0x3fc>)
 8004f40:	4b68      	ldr	r3, [pc, #416]	; (80050e4 <calc_lux+0x400>)
 8004f42:	f7fd fa1d 	bl	8002380 <__aeabi_dmul>
 8004f46:	0003      	movs	r3, r0
 8004f48:	000c      	movs	r4, r1
 8004f4a:	0025      	movs	r5, r4
 8004f4c:	001c      	movs	r4, r3
 8004f4e:	231a      	movs	r3, #26
 8004f50:	18fb      	adds	r3, r7, r3
 8004f52:	881b      	ldrh	r3, [r3, #0]
 8004f54:	0018      	movs	r0, r3
 8004f56:	f7fc faad 	bl	80014b4 <__aeabi_ui2f>
 8004f5a:	1c03      	adds	r3, r0, #0
 8004f5c:	1c18      	adds	r0, r3, #0
 8004f5e:	f7fe f855 	bl	800300c <__aeabi_f2d>
 8004f62:	4a61      	ldr	r2, [pc, #388]	; (80050e8 <calc_lux+0x404>)
 8004f64:	4b61      	ldr	r3, [pc, #388]	; (80050ec <calc_lux+0x408>)
 8004f66:	f7fd fa0b 	bl	8002380 <__aeabi_dmul>
 8004f6a:	0002      	movs	r2, r0
 8004f6c:	000b      	movs	r3, r1
 8004f6e:	0020      	movs	r0, r4
 8004f70:	0029      	movs	r1, r5
 8004f72:	f7fc fadf 	bl	8001534 <__aeabi_dadd>
 8004f76:	0003      	movs	r3, r0
 8004f78:	000c      	movs	r4, r1
 8004f7a:	0025      	movs	r5, r4
 8004f7c:	001c      	movs	r4, r3
 8004f7e:	6878      	ldr	r0, [r7, #4]
 8004f80:	f7fe f844 	bl	800300c <__aeabi_f2d>
 8004f84:	0002      	movs	r2, r0
 8004f86:	000b      	movs	r3, r1
 8004f88:	0020      	movs	r0, r4
 8004f8a:	0029      	movs	r1, r5
 8004f8c:	f7fc fdee 	bl	8001b6c <__aeabi_ddiv>
 8004f90:	0003      	movs	r3, r0
 8004f92:	000c      	movs	r4, r1
 8004f94:	0025      	movs	r5, r4
 8004f96:	001c      	movs	r4, r3
 8004f98:	4b47      	ldr	r3, [pc, #284]	; (80050b8 <calc_lux+0x3d4>)
 8004f9a:	2200      	movs	r2, #0
 8004f9c:	5e9b      	ldrsh	r3, [r3, r2]
 8004f9e:	001a      	movs	r2, r3
 8004fa0:	4b46      	ldr	r3, [pc, #280]	; (80050bc <calc_lux+0x3d8>)
 8004fa2:	0092      	lsls	r2, r2, #2
 8004fa4:	58d3      	ldr	r3, [r2, r3]
 8004fa6:	1c18      	adds	r0, r3, #0
 8004fa8:	f7fe f830 	bl	800300c <__aeabi_f2d>
 8004fac:	0002      	movs	r2, r0
 8004fae:	000b      	movs	r3, r1
 8004fb0:	0020      	movs	r0, r4
 8004fb2:	0029      	movs	r1, r5
 8004fb4:	f7fc fdda 	bl	8001b6c <__aeabi_ddiv>
 8004fb8:	0003      	movs	r3, r0
 8004fba:	000c      	movs	r4, r1
 8004fbc:	0025      	movs	r5, r4
 8004fbe:	001c      	movs	r4, r3
 8004fc0:	6978      	ldr	r0, [r7, #20]
 8004fc2:	f7fe f823 	bl	800300c <__aeabi_f2d>
 8004fc6:	0002      	movs	r2, r0
 8004fc8:	000b      	movs	r3, r1
 8004fca:	0020      	movs	r0, r4
 8004fcc:	0029      	movs	r1, r5
 8004fce:	f7fd f9d7 	bl	8002380 <__aeabi_dmul>
 8004fd2:	0003      	movs	r3, r0
 8004fd4:	000c      	movs	r4, r1
 8004fd6:	0018      	movs	r0, r3
 8004fd8:	0021      	movs	r1, r4
 8004fda:	f7fe f869 	bl	80030b0 <__aeabi_d2f>
 8004fde:	1c03      	adds	r3, r0, #0
 8004fe0:	61fb      	str	r3, [r7, #28]
 8004fe2:	e001      	b.n	8004fe8 <calc_lux+0x304>
    else
        als_lux = 0;
 8004fe4:	2300      	movs	r3, #0
 8004fe6:	61fb      	str	r3, [r7, #28]

    *lux_level = als_lux;
 8004fe8:	68fb      	ldr	r3, [r7, #12]
 8004fea:	69fa      	ldr	r2, [r7, #28]
 8004fec:	601a      	str	r2, [r3, #0]

    if( ratio < 0.45 )
 8004fee:	6938      	ldr	r0, [r7, #16]
 8004ff0:	f7fe f80c 	bl	800300c <__aeabi_f2d>
 8004ff4:	4a2a      	ldr	r2, [pc, #168]	; (80050a0 <calc_lux+0x3bc>)
 8004ff6:	4b2b      	ldr	r3, [pc, #172]	; (80050a4 <calc_lux+0x3c0>)
 8004ff8:	f7fb fa10 	bl	800041c <__aeabi_dcmplt>
 8004ffc:	1e03      	subs	r3, r0, #0
 8004ffe:	d077      	beq.n	80050f0 <calc_lux+0x40c>
        als_lux = ( ( ( ( 1.7743 * (float) lux_ch0 ) + ( 1.1059 * (float) lux_ch1 ) ) / (float) gain ) / als_val[ als_time ] );
 8005000:	2318      	movs	r3, #24
 8005002:	18fb      	adds	r3, r7, r3
 8005004:	881b      	ldrh	r3, [r3, #0]
 8005006:	0018      	movs	r0, r3
 8005008:	f7fc fa54 	bl	80014b4 <__aeabi_ui2f>
 800500c:	1c03      	adds	r3, r0, #0
 800500e:	1c18      	adds	r0, r3, #0
 8005010:	f7fd fffc 	bl	800300c <__aeabi_f2d>
 8005014:	4a24      	ldr	r2, [pc, #144]	; (80050a8 <calc_lux+0x3c4>)
 8005016:	4b25      	ldr	r3, [pc, #148]	; (80050ac <calc_lux+0x3c8>)
 8005018:	f7fd f9b2 	bl	8002380 <__aeabi_dmul>
 800501c:	0003      	movs	r3, r0
 800501e:	000c      	movs	r4, r1
 8005020:	0025      	movs	r5, r4
 8005022:	001c      	movs	r4, r3
 8005024:	231a      	movs	r3, #26
 8005026:	18fb      	adds	r3, r7, r3
 8005028:	881b      	ldrh	r3, [r3, #0]
 800502a:	0018      	movs	r0, r3
 800502c:	f7fc fa42 	bl	80014b4 <__aeabi_ui2f>
 8005030:	1c03      	adds	r3, r0, #0
 8005032:	1c18      	adds	r0, r3, #0
 8005034:	f7fd ffea 	bl	800300c <__aeabi_f2d>
 8005038:	4a1d      	ldr	r2, [pc, #116]	; (80050b0 <calc_lux+0x3cc>)
 800503a:	4b1e      	ldr	r3, [pc, #120]	; (80050b4 <calc_lux+0x3d0>)
 800503c:	f7fd f9a0 	bl	8002380 <__aeabi_dmul>
 8005040:	0002      	movs	r2, r0
 8005042:	000b      	movs	r3, r1
 8005044:	0020      	movs	r0, r4
 8005046:	0029      	movs	r1, r5
 8005048:	f7fc fa74 	bl	8001534 <__aeabi_dadd>
 800504c:	0003      	movs	r3, r0
 800504e:	000c      	movs	r4, r1
 8005050:	0025      	movs	r5, r4
 8005052:	001c      	movs	r4, r3
 8005054:	6878      	ldr	r0, [r7, #4]
 8005056:	f7fd ffd9 	bl	800300c <__aeabi_f2d>
 800505a:	0002      	movs	r2, r0
 800505c:	000b      	movs	r3, r1
 800505e:	0020      	movs	r0, r4
 8005060:	0029      	movs	r1, r5
 8005062:	f7fc fd83 	bl	8001b6c <__aeabi_ddiv>
 8005066:	0003      	movs	r3, r0
 8005068:	000c      	movs	r4, r1
 800506a:	0025      	movs	r5, r4
 800506c:	001c      	movs	r4, r3
 800506e:	4b12      	ldr	r3, [pc, #72]	; (80050b8 <calc_lux+0x3d4>)
 8005070:	2200      	movs	r2, #0
 8005072:	5e9b      	ldrsh	r3, [r3, r2]
 8005074:	001a      	movs	r2, r3
 8005076:	4b11      	ldr	r3, [pc, #68]	; (80050bc <calc_lux+0x3d8>)
 8005078:	0092      	lsls	r2, r2, #2
 800507a:	58d3      	ldr	r3, [r2, r3]
 800507c:	1c18      	adds	r0, r3, #0
 800507e:	f7fd ffc5 	bl	800300c <__aeabi_f2d>
 8005082:	0002      	movs	r2, r0
 8005084:	000b      	movs	r3, r1
 8005086:	0020      	movs	r0, r4
 8005088:	0029      	movs	r1, r5
 800508a:	f7fc fd6f 	bl	8001b6c <__aeabi_ddiv>
 800508e:	0003      	movs	r3, r0
 8005090:	000c      	movs	r4, r1
 8005092:	0018      	movs	r0, r3
 8005094:	0021      	movs	r1, r4
 8005096:	f7fe f80b 	bl	80030b0 <__aeabi_d2f>
 800509a:	1c03      	adds	r3, r0, #0
 800509c:	61fb      	str	r3, [r7, #28]
 800509e:	e0ed      	b.n	800527c <calc_lux+0x598>
 80050a0:	cccccccd 	.word	0xcccccccd
 80050a4:	3fdccccc 	.word	0x3fdccccc
 80050a8:	6594af4f 	.word	0x6594af4f
 80050ac:	3ffc6388 	.word	0x3ffc6388
 80050b0:	32ca57a8 	.word	0x32ca57a8
 80050b4:	3ff1b1c4 	.word	0x3ff1b1c4
 80050b8:	200005cc 	.word	0x200005cc
 80050bc:	0800f430 	.word	0x0800f430
 80050c0:	47ae147b 	.word	0x47ae147b
 80050c4:	3fe47ae1 	.word	0x3fe47ae1
 80050c8:	1a9fbe77 	.word	0x1a9fbe77
 80050cc:	40111d2f 	.word	0x40111d2f
 80050d0:	5d638866 	.word	0x5d638866
 80050d4:	3fff46dc 	.word	0x3fff46dc
 80050d8:	33333333 	.word	0x33333333
 80050dc:	3feb3333 	.word	0x3feb3333
 80050e0:	467381d8 	.word	0x467381d8
 80050e4:	3fe2f694 	.word	0x3fe2f694
 80050e8:	189374bc 	.word	0x189374bc
 80050ec:	3fbe5604 	.word	0x3fbe5604
    else if ( ratio < 0.64 && ratio >= 0.45 )
 80050f0:	6938      	ldr	r0, [r7, #16]
 80050f2:	f7fd ff8b 	bl	800300c <__aeabi_f2d>
 80050f6:	4a65      	ldr	r2, [pc, #404]	; (800528c <calc_lux+0x5a8>)
 80050f8:	4b65      	ldr	r3, [pc, #404]	; (8005290 <calc_lux+0x5ac>)
 80050fa:	f7fb f98f 	bl	800041c <__aeabi_dcmplt>
 80050fe:	1e03      	subs	r3, r0, #0
 8005100:	d058      	beq.n	80051b4 <calc_lux+0x4d0>
 8005102:	6938      	ldr	r0, [r7, #16]
 8005104:	f7fd ff82 	bl	800300c <__aeabi_f2d>
 8005108:	4a62      	ldr	r2, [pc, #392]	; (8005294 <calc_lux+0x5b0>)
 800510a:	4b63      	ldr	r3, [pc, #396]	; (8005298 <calc_lux+0x5b4>)
 800510c:	f7fb f9a4 	bl	8000458 <__aeabi_dcmpge>
 8005110:	1e03      	subs	r3, r0, #0
 8005112:	d04f      	beq.n	80051b4 <calc_lux+0x4d0>
        als_lux = ( ( ( ( 4.2785 * (float) lux_ch0 ) - ( 1.9548 * (float) lux_ch1 ) ) / (float) gain ) / als_val[ als_time ] );
 8005114:	2318      	movs	r3, #24
 8005116:	18fb      	adds	r3, r7, r3
 8005118:	881b      	ldrh	r3, [r3, #0]
 800511a:	0018      	movs	r0, r3
 800511c:	f7fc f9ca 	bl	80014b4 <__aeabi_ui2f>
 8005120:	1c03      	adds	r3, r0, #0
 8005122:	1c18      	adds	r0, r3, #0
 8005124:	f7fd ff72 	bl	800300c <__aeabi_f2d>
 8005128:	4a5c      	ldr	r2, [pc, #368]	; (800529c <calc_lux+0x5b8>)
 800512a:	4b5d      	ldr	r3, [pc, #372]	; (80052a0 <calc_lux+0x5bc>)
 800512c:	f7fd f928 	bl	8002380 <__aeabi_dmul>
 8005130:	0003      	movs	r3, r0
 8005132:	000c      	movs	r4, r1
 8005134:	0025      	movs	r5, r4
 8005136:	001c      	movs	r4, r3
 8005138:	231a      	movs	r3, #26
 800513a:	18fb      	adds	r3, r7, r3
 800513c:	881b      	ldrh	r3, [r3, #0]
 800513e:	0018      	movs	r0, r3
 8005140:	f7fc f9b8 	bl	80014b4 <__aeabi_ui2f>
 8005144:	1c03      	adds	r3, r0, #0
 8005146:	1c18      	adds	r0, r3, #0
 8005148:	f7fd ff60 	bl	800300c <__aeabi_f2d>
 800514c:	4a55      	ldr	r2, [pc, #340]	; (80052a4 <calc_lux+0x5c0>)
 800514e:	4b56      	ldr	r3, [pc, #344]	; (80052a8 <calc_lux+0x5c4>)
 8005150:	f7fd f916 	bl	8002380 <__aeabi_dmul>
 8005154:	0002      	movs	r2, r0
 8005156:	000b      	movs	r3, r1
 8005158:	0020      	movs	r0, r4
 800515a:	0029      	movs	r1, r5
 800515c:	f7fd fb82 	bl	8002864 <__aeabi_dsub>
 8005160:	0003      	movs	r3, r0
 8005162:	000c      	movs	r4, r1
 8005164:	0025      	movs	r5, r4
 8005166:	001c      	movs	r4, r3
 8005168:	6878      	ldr	r0, [r7, #4]
 800516a:	f7fd ff4f 	bl	800300c <__aeabi_f2d>
 800516e:	0002      	movs	r2, r0
 8005170:	000b      	movs	r3, r1
 8005172:	0020      	movs	r0, r4
 8005174:	0029      	movs	r1, r5
 8005176:	f7fc fcf9 	bl	8001b6c <__aeabi_ddiv>
 800517a:	0003      	movs	r3, r0
 800517c:	000c      	movs	r4, r1
 800517e:	0025      	movs	r5, r4
 8005180:	001c      	movs	r4, r3
 8005182:	4b4a      	ldr	r3, [pc, #296]	; (80052ac <calc_lux+0x5c8>)
 8005184:	2200      	movs	r2, #0
 8005186:	5e9b      	ldrsh	r3, [r3, r2]
 8005188:	001a      	movs	r2, r3
 800518a:	4b49      	ldr	r3, [pc, #292]	; (80052b0 <calc_lux+0x5cc>)
 800518c:	0092      	lsls	r2, r2, #2
 800518e:	58d3      	ldr	r3, [r2, r3]
 8005190:	1c18      	adds	r0, r3, #0
 8005192:	f7fd ff3b 	bl	800300c <__aeabi_f2d>
 8005196:	0002      	movs	r2, r0
 8005198:	000b      	movs	r3, r1
 800519a:	0020      	movs	r0, r4
 800519c:	0029      	movs	r1, r5
 800519e:	f7fc fce5 	bl	8001b6c <__aeabi_ddiv>
 80051a2:	0003      	movs	r3, r0
 80051a4:	000c      	movs	r4, r1
 80051a6:	0018      	movs	r0, r3
 80051a8:	0021      	movs	r1, r4
 80051aa:	f7fd ff81 	bl	80030b0 <__aeabi_d2f>
 80051ae:	1c03      	adds	r3, r0, #0
 80051b0:	61fb      	str	r3, [r7, #28]
 80051b2:	e063      	b.n	800527c <calc_lux+0x598>
    else if ( ratio < 0.85 && ratio >= 0.64 )
 80051b4:	6938      	ldr	r0, [r7, #16]
 80051b6:	f7fd ff29 	bl	800300c <__aeabi_f2d>
 80051ba:	4a3e      	ldr	r2, [pc, #248]	; (80052b4 <calc_lux+0x5d0>)
 80051bc:	4b3e      	ldr	r3, [pc, #248]	; (80052b8 <calc_lux+0x5d4>)
 80051be:	f7fb f92d 	bl	800041c <__aeabi_dcmplt>
 80051c2:	1e03      	subs	r3, r0, #0
 80051c4:	d058      	beq.n	8005278 <calc_lux+0x594>
 80051c6:	6938      	ldr	r0, [r7, #16]
 80051c8:	f7fd ff20 	bl	800300c <__aeabi_f2d>
 80051cc:	4a2f      	ldr	r2, [pc, #188]	; (800528c <calc_lux+0x5a8>)
 80051ce:	4b30      	ldr	r3, [pc, #192]	; (8005290 <calc_lux+0x5ac>)
 80051d0:	f7fb f942 	bl	8000458 <__aeabi_dcmpge>
 80051d4:	1e03      	subs	r3, r0, #0
 80051d6:	d04f      	beq.n	8005278 <calc_lux+0x594>
        als_lux = ( ( ( ( 0.5926 * (float) lux_ch0 ) + ( 0.1185 * (float) lux_ch1 ) ) / (float) gain ) / als_val[ als_time ] );
 80051d8:	2318      	movs	r3, #24
 80051da:	18fb      	adds	r3, r7, r3
 80051dc:	881b      	ldrh	r3, [r3, #0]
 80051de:	0018      	movs	r0, r3
 80051e0:	f7fc f968 	bl	80014b4 <__aeabi_ui2f>
 80051e4:	1c03      	adds	r3, r0, #0
 80051e6:	1c18      	adds	r0, r3, #0
 80051e8:	f7fd ff10 	bl	800300c <__aeabi_f2d>
 80051ec:	4a33      	ldr	r2, [pc, #204]	; (80052bc <calc_lux+0x5d8>)
 80051ee:	4b34      	ldr	r3, [pc, #208]	; (80052c0 <calc_lux+0x5dc>)
 80051f0:	f7fd f8c6 	bl	8002380 <__aeabi_dmul>
 80051f4:	0003      	movs	r3, r0
 80051f6:	000c      	movs	r4, r1
 80051f8:	0025      	movs	r5, r4
 80051fa:	001c      	movs	r4, r3
 80051fc:	231a      	movs	r3, #26
 80051fe:	18fb      	adds	r3, r7, r3
 8005200:	881b      	ldrh	r3, [r3, #0]
 8005202:	0018      	movs	r0, r3
 8005204:	f7fc f956 	bl	80014b4 <__aeabi_ui2f>
 8005208:	1c03      	adds	r3, r0, #0
 800520a:	1c18      	adds	r0, r3, #0
 800520c:	f7fd fefe 	bl	800300c <__aeabi_f2d>
 8005210:	4a2c      	ldr	r2, [pc, #176]	; (80052c4 <calc_lux+0x5e0>)
 8005212:	4b2d      	ldr	r3, [pc, #180]	; (80052c8 <calc_lux+0x5e4>)
 8005214:	f7fd f8b4 	bl	8002380 <__aeabi_dmul>
 8005218:	0002      	movs	r2, r0
 800521a:	000b      	movs	r3, r1
 800521c:	0020      	movs	r0, r4
 800521e:	0029      	movs	r1, r5
 8005220:	f7fc f988 	bl	8001534 <__aeabi_dadd>
 8005224:	0003      	movs	r3, r0
 8005226:	000c      	movs	r4, r1
 8005228:	0025      	movs	r5, r4
 800522a:	001c      	movs	r4, r3
 800522c:	6878      	ldr	r0, [r7, #4]
 800522e:	f7fd feed 	bl	800300c <__aeabi_f2d>
 8005232:	0002      	movs	r2, r0
 8005234:	000b      	movs	r3, r1
 8005236:	0020      	movs	r0, r4
 8005238:	0029      	movs	r1, r5
 800523a:	f7fc fc97 	bl	8001b6c <__aeabi_ddiv>
 800523e:	0003      	movs	r3, r0
 8005240:	000c      	movs	r4, r1
 8005242:	0025      	movs	r5, r4
 8005244:	001c      	movs	r4, r3
 8005246:	4b19      	ldr	r3, [pc, #100]	; (80052ac <calc_lux+0x5c8>)
 8005248:	2200      	movs	r2, #0
 800524a:	5e9b      	ldrsh	r3, [r3, r2]
 800524c:	001a      	movs	r2, r3
 800524e:	4b18      	ldr	r3, [pc, #96]	; (80052b0 <calc_lux+0x5cc>)
 8005250:	0092      	lsls	r2, r2, #2
 8005252:	58d3      	ldr	r3, [r2, r3]
 8005254:	1c18      	adds	r0, r3, #0
 8005256:	f7fd fed9 	bl	800300c <__aeabi_f2d>
 800525a:	0002      	movs	r2, r0
 800525c:	000b      	movs	r3, r1
 800525e:	0020      	movs	r0, r4
 8005260:	0029      	movs	r1, r5
 8005262:	f7fc fc83 	bl	8001b6c <__aeabi_ddiv>
 8005266:	0003      	movs	r3, r0
 8005268:	000c      	movs	r4, r1
 800526a:	0018      	movs	r0, r3
 800526c:	0021      	movs	r1, r4
 800526e:	f7fd ff1f 	bl	80030b0 <__aeabi_d2f>
 8005272:	1c03      	adds	r3, r0, #0
 8005274:	61fb      	str	r3, [r7, #28]
 8005276:	e001      	b.n	800527c <calc_lux+0x598>
    else
        als_lux = 0;
 8005278:	2300      	movs	r3, #0
 800527a:	61fb      	str	r3, [r7, #28]

    *ir_level = als_lux;
 800527c:	68bb      	ldr	r3, [r7, #8]
 800527e:	69fa      	ldr	r2, [r7, #28]
 8005280:	601a      	str	r2, [r3, #0]
            printf( "LTR-329ALS Set Mode (Gain) Failed, result: %d\r\n", wiced_result );
        }
    }
     */

}
 8005282:	46c0      	nop			; (mov r8, r8)
 8005284:	46bd      	mov	sp, r7
 8005286:	b009      	add	sp, #36	; 0x24
 8005288:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800528a:	46c0      	nop			; (mov r8, r8)
 800528c:	47ae147b 	.word	0x47ae147b
 8005290:	3fe47ae1 	.word	0x3fe47ae1
 8005294:	cccccccd 	.word	0xcccccccd
 8005298:	3fdccccc 	.word	0x3fdccccc
 800529c:	1a9fbe77 	.word	0x1a9fbe77
 80052a0:	40111d2f 	.word	0x40111d2f
 80052a4:	5d638866 	.word	0x5d638866
 80052a8:	3fff46dc 	.word	0x3fff46dc
 80052ac:	200005cc 	.word	0x200005cc
 80052b0:	0800f430 	.word	0x0800f430
 80052b4:	33333333 	.word	0x33333333
 80052b8:	3feb3333 	.word	0x3feb3333
 80052bc:	467381d8 	.word	0x467381d8
 80052c0:	3fe2f694 	.word	0x3fe2f694
 80052c4:	189374bc 	.word	0x189374bc
 80052c8:	3fbe5604 	.word	0x3fbe5604

080052cc <init_Si7020>:
  * @brief  init_Si7020
  * @param  None
  * @retval : None
  */
bool init_Si7020(void)
{
 80052cc:	b5b0      	push	{r4, r5, r7, lr}
 80052ce:	b086      	sub	sp, #24
 80052d0:	af00      	add	r7, sp, #0
    PRINTF( "Setting up I2C for Si7020\r\n" );

    /*
     * Set up the config for the the Silicon Labs Temp and Humidity Sensor
     */
    tx_buffer[ 0 ] = 0xE6;      // Write RH/T User Register
 80052d2:	2110      	movs	r1, #16
 80052d4:	187b      	adds	r3, r7, r1
 80052d6:	22e6      	movs	r2, #230	; 0xe6
 80052d8:	701a      	strb	r2, [r3, #0]
    tx_buffer[ 1 ] = 0x00;      // 12 Bit RH & 14 Bit Temp - No Heater
 80052da:	187b      	adds	r3, r7, r1
 80052dc:	2200      	movs	r2, #0
 80052de:	705a      	strb	r2, [r3, #1]
    result = i2c_write_sensor( I2C_Si7020, tx_buffer, 2 );
 80052e0:	2517      	movs	r5, #23
 80052e2:	197c      	adds	r4, r7, r5
 80052e4:	187b      	adds	r3, r7, r1
 80052e6:	2202      	movs	r2, #2
 80052e8:	0019      	movs	r1, r3
 80052ea:	2001      	movs	r0, #1
 80052ec:	f000 ff14 	bl	8006118 <i2c_write_sensor>
 80052f0:	0003      	movs	r3, r0
 80052f2:	7023      	strb	r3, [r4, #0]
    if( result != true ) {
 80052f4:	197b      	adds	r3, r7, r5
 80052f6:	781b      	ldrb	r3, [r3, #0]
 80052f8:	2201      	movs	r2, #1
 80052fa:	4053      	eors	r3, r2
 80052fc:	b2db      	uxtb	r3, r3
 80052fe:	2b00      	cmp	r3, #0
 8005300:	d001      	beq.n	8005306 <init_Si7020+0x3a>
        PRINTF( "\r\nSi7020 I2C transmit Failed\r\n" );
        return false;
 8005302:	2300      	movs	r3, #0
 8005304:	e06b      	b.n	80053de <init_Si7020+0x112>
    }
    /*
     * Read the serial number
     */
    tx_buffer[ 0 ] = 0xFA;      // Read from First Byte of ID
 8005306:	2110      	movs	r1, #16
 8005308:	187b      	adds	r3, r7, r1
 800530a:	22fa      	movs	r2, #250	; 0xfa
 800530c:	701a      	strb	r2, [r3, #0]
    tx_buffer[ 1 ] = 0x0F;      //
 800530e:	187b      	adds	r3, r7, r1
 8005310:	220f      	movs	r2, #15
 8005312:	705a      	strb	r2, [r3, #1]
    result = i2c_write_sensor( I2C_Si7020, tx_buffer, 2 );
 8005314:	2517      	movs	r5, #23
 8005316:	197c      	adds	r4, r7, r5
 8005318:	187b      	adds	r3, r7, r1
 800531a:	2202      	movs	r2, #2
 800531c:	0019      	movs	r1, r3
 800531e:	2001      	movs	r0, #1
 8005320:	f000 fefa 	bl	8006118 <i2c_write_sensor>
 8005324:	0003      	movs	r3, r0
 8005326:	7023      	strb	r3, [r4, #0]
    if( result != true ) {
 8005328:	197b      	adds	r3, r7, r5
 800532a:	781b      	ldrb	r3, [r3, #0]
 800532c:	2201      	movs	r2, #1
 800532e:	4053      	eors	r3, r2
 8005330:	b2db      	uxtb	r3, r3
 8005332:	2b00      	cmp	r3, #0
 8005334:	d001      	beq.n	800533a <init_Si7020+0x6e>
        PRINTF( "\r\nSi7020 I2C transmit Failed\r\n" );
        return false;
 8005336:	2300      	movs	r3, #0
 8005338:	e051      	b.n	80053de <init_Si7020+0x112>
    }

    result = i2c_read_sensor( I2C_Si7020, rx_buffer, 8 );
 800533a:	2517      	movs	r5, #23
 800533c:	197c      	adds	r4, r7, r5
 800533e:	2308      	movs	r3, #8
 8005340:	18fb      	adds	r3, r7, r3
 8005342:	2208      	movs	r2, #8
 8005344:	0019      	movs	r1, r3
 8005346:	2001      	movs	r0, #1
 8005348:	f000 ff2c 	bl	80061a4 <i2c_read_sensor>
 800534c:	0003      	movs	r3, r0
 800534e:	7023      	strb	r3, [r4, #0]
    if( result != true ) {
 8005350:	197b      	adds	r3, r7, r5
 8005352:	781b      	ldrb	r3, [r3, #0]
 8005354:	2201      	movs	r2, #1
 8005356:	4053      	eors	r3, r2
 8005358:	b2db      	uxtb	r3, r3
 800535a:	2b00      	cmp	r3, #0
 800535c:	d001      	beq.n	8005362 <init_Si7020+0x96>
        PRINTF( "\r\nSi7020 I2C read Serial Number\r\n" );
        return false;
 800535e:	2300      	movs	r3, #0
 8005360:	e03d      	b.n	80053de <init_Si7020+0x112>
    }
    PRINTF( "Temperature Sensor serial number output: %02X%02X%02X%02X%02X%02X%02X%02X", rx_buffer[ 0 ], rx_buffer[ 1 ], rx_buffer[ 2 ], rx_buffer[ 3 ],
    		rx_buffer[ 4 ], rx_buffer[ 5 ], rx_buffer[ 6 ], rx_buffer[ 7 ] );

    tx_buffer[ 0 ] = 0xFC;      // Read from 2nd Byte of ID
 8005362:	2110      	movs	r1, #16
 8005364:	187b      	adds	r3, r7, r1
 8005366:	22fc      	movs	r2, #252	; 0xfc
 8005368:	701a      	strb	r2, [r3, #0]
    tx_buffer[ 1 ] = 0xC9;      //
 800536a:	187b      	adds	r3, r7, r1
 800536c:	22c9      	movs	r2, #201	; 0xc9
 800536e:	705a      	strb	r2, [r3, #1]
    result = i2c_write_sensor( I2C_Si7020, tx_buffer, 2 );
 8005370:	2517      	movs	r5, #23
 8005372:	197c      	adds	r4, r7, r5
 8005374:	187b      	adds	r3, r7, r1
 8005376:	2202      	movs	r2, #2
 8005378:	0019      	movs	r1, r3
 800537a:	2001      	movs	r0, #1
 800537c:	f000 fecc 	bl	8006118 <i2c_write_sensor>
 8005380:	0003      	movs	r3, r0
 8005382:	7023      	strb	r3, [r4, #0]
    if( result != true ) {
 8005384:	197b      	adds	r3, r7, r5
 8005386:	781b      	ldrb	r3, [r3, #0]
 8005388:	2201      	movs	r2, #1
 800538a:	4053      	eors	r3, r2
 800538c:	b2db      	uxtb	r3, r3
 800538e:	2b00      	cmp	r3, #0
 8005390:	d001      	beq.n	8005396 <init_Si7020+0xca>
        PRINTF( "\r\nSi7020 I2C transmit Failed\r\n" );
        return false;
 8005392:	2300      	movs	r3, #0
 8005394:	e023      	b.n	80053de <init_Si7020+0x112>
    }

    result = i2c_read_sensor( I2C_Si7020, rx_buffer, 6 );
 8005396:	2517      	movs	r5, #23
 8005398:	197c      	adds	r4, r7, r5
 800539a:	2308      	movs	r3, #8
 800539c:	18fb      	adds	r3, r7, r3
 800539e:	2206      	movs	r2, #6
 80053a0:	0019      	movs	r1, r3
 80053a2:	2001      	movs	r0, #1
 80053a4:	f000 fefe 	bl	80061a4 <i2c_read_sensor>
 80053a8:	0003      	movs	r3, r0
 80053aa:	7023      	strb	r3, [r4, #0]
    if( result != true ) {
 80053ac:	197b      	adds	r3, r7, r5
 80053ae:	781b      	ldrb	r3, [r3, #0]
 80053b0:	2201      	movs	r2, #1
 80053b2:	4053      	eors	r3, r2
 80053b4:	b2db      	uxtb	r3, r3
 80053b6:	2b00      	cmp	r3, #0
 80053b8:	d001      	beq.n	80053be <init_Si7020+0xf2>
        PRINTF( "\r\nSi7020 I2C read Serial Number\r\n" );
        return false;
 80053ba:	2300      	movs	r3, #0
 80053bc:	e00f      	b.n	80053de <init_Si7020+0x112>
    }
    PRINTF( "-%02X%02X%02X%02X%02X%02X\r\n", rx_buffer[ 0 ], rx_buffer[ 1 ], rx_buffer[ 2 ], rx_buffer[ 3 ],
    		rx_buffer[ 4 ], rx_buffer[ 5 ] );
    if( Si7020_get_temp( &temp, &humidity ) == false )
 80053be:	003a      	movs	r2, r7
 80053c0:	1d3b      	adds	r3, r7, #4
 80053c2:	0011      	movs	r1, r2
 80053c4:	0018      	movs	r0, r3
 80053c6:	f000 f80f 	bl	80053e8 <Si7020_get_temp>
 80053ca:	0003      	movs	r3, r0
 80053cc:	001a      	movs	r2, r3
 80053ce:	2301      	movs	r3, #1
 80053d0:	4053      	eors	r3, r2
 80053d2:	b2db      	uxtb	r3, r3
 80053d4:	2b00      	cmp	r3, #0
 80053d6:	d001      	beq.n	80053dc <init_Si7020+0x110>
        return false;
 80053d8:	2300      	movs	r3, #0
 80053da:	e000      	b.n	80053de <init_Si7020+0x112>
    /*
     * Display if in debug mode
     */
    PRINTF( "I2C Si7020 Temp: %0.02fC, Humidity: %0.02f%%RH\r\n", temp, humidity );
    return true;
 80053dc:	2301      	movs	r3, #1
}
 80053de:	0018      	movs	r0, r3
 80053e0:	46bd      	mov	sp, r7
 80053e2:	b006      	add	sp, #24
 80053e4:	bdb0      	pop	{r4, r5, r7, pc}
	...

080053e8 <Si7020_get_temp>:
  * @param  None
  * @retval : None
  */

bool Si7020_get_temp(float *temp, float *humidity)
{
 80053e8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80053ea:	b087      	sub	sp, #28
 80053ec:	af00      	add	r7, sp, #0
 80053ee:	6078      	str	r0, [r7, #4]
 80053f0:	6039      	str	r1, [r7, #0]

    /*
     * Read the Temp and Humidity Sensor
     */

    tx_buffer[ 0 ] = 0xF5;      // Read RH first then Temp should be available without delay
 80053f2:	210c      	movs	r1, #12
 80053f4:	187b      	adds	r3, r7, r1
 80053f6:	22f5      	movs	r2, #245	; 0xf5
 80053f8:	701a      	strb	r2, [r3, #0]
    result = i2c_write_sensor( I2C_Si7020, tx_buffer, 1 );
 80053fa:	2517      	movs	r5, #23
 80053fc:	197c      	adds	r4, r7, r5
 80053fe:	187b      	adds	r3, r7, r1
 8005400:	2201      	movs	r2, #1
 8005402:	0019      	movs	r1, r3
 8005404:	2001      	movs	r0, #1
 8005406:	f000 fe87 	bl	8006118 <i2c_write_sensor>
 800540a:	0003      	movs	r3, r0
 800540c:	7023      	strb	r3, [r4, #0]
    if( result != true ) {
 800540e:	197b      	adds	r3, r7, r5
 8005410:	781b      	ldrb	r3, [r3, #0]
 8005412:	2201      	movs	r2, #1
 8005414:	4053      	eors	r3, r2
 8005416:	b2db      	uxtb	r3, r3
 8005418:	2b00      	cmp	r3, #0
 800541a:	d001      	beq.n	8005420 <Si7020_get_temp+0x38>
        PRINTF( "\r\nSi7020 I2C write Failed\r\n" );
        return false;
 800541c:	2300      	movs	r3, #0
 800541e:	e0f7      	b.n	8005610 <Si7020_get_temp+0x228>
    }

    HAL_Delay( 25 );    // Wait for device to process
 8005420:	2019      	movs	r0, #25
 8005422:	f002 fb09 	bl	8007a38 <HAL_Delay>

    result = i2c_read_sensor( I2C_Si7020, rx_buffer, 3 );
 8005426:	2517      	movs	r5, #23
 8005428:	197c      	adds	r4, r7, r5
 800542a:	2310      	movs	r3, #16
 800542c:	18fb      	adds	r3, r7, r3
 800542e:	2203      	movs	r2, #3
 8005430:	0019      	movs	r1, r3
 8005432:	2001      	movs	r0, #1
 8005434:	f000 feb6 	bl	80061a4 <i2c_read_sensor>
 8005438:	0003      	movs	r3, r0
 800543a:	7023      	strb	r3, [r4, #0]
    if( result != true ) {
 800543c:	197b      	adds	r3, r7, r5
 800543e:	781b      	ldrb	r3, [r3, #0]
 8005440:	2201      	movs	r2, #1
 8005442:	4053      	eors	r3, r2
 8005444:	b2db      	uxtb	r3, r3
 8005446:	2b00      	cmp	r3, #0
 8005448:	d001      	beq.n	800544e <Si7020_get_temp+0x66>
        PRINTF( "\r\nSi7020 I2C read humidity Failed\r\n" );
        return false;
 800544a:	2300      	movs	r3, #0
 800544c:	e0e0      	b.n	8005610 <Si7020_get_temp+0x228>
    }

    crc = Si_crc( &rx_buffer[ 0 ], 2 );
 800544e:	2516      	movs	r5, #22
 8005450:	197c      	adds	r4, r7, r5
 8005452:	2610      	movs	r6, #16
 8005454:	19bb      	adds	r3, r7, r6
 8005456:	2102      	movs	r1, #2
 8005458:	0018      	movs	r0, r3
 800545a:	f000 f8ef 	bl	800563c <Si_crc>
 800545e:	0003      	movs	r3, r0
 8005460:	7023      	strb	r3, [r4, #0]
    PRINTF( "Humidity Read: 0x%02x, 0x%02x, 0x%02x CRC: 0x%02x\r\n", rx_buffer[ 0 ], rx_buffer[ 1 ], rx_buffer[ 2 ], crc );

    if( rx_buffer[ 2 ] == crc ) {  // Verify CRC
 8005462:	19bb      	adds	r3, r7, r6
 8005464:	789b      	ldrb	r3, [r3, #2]
 8005466:	197a      	adds	r2, r7, r5
 8005468:	7812      	ldrb	r2, [r2, #0]
 800546a:	429a      	cmp	r2, r3
 800546c:	d000      	beq.n	8005470 <Si7020_get_temp+0x88>
 800546e:	e0c5      	b.n	80055fc <Si7020_get_temp+0x214>
        calc = ( (uint16_t)( rx_buffer[ 0 ] ) << 8 ) | (uint16_t) rx_buffer[ 1 ];
 8005470:	2110      	movs	r1, #16
 8005472:	187b      	adds	r3, r7, r1
 8005474:	781b      	ldrb	r3, [r3, #0]
 8005476:	021b      	lsls	r3, r3, #8
 8005478:	b21a      	sxth	r2, r3
 800547a:	187b      	adds	r3, r7, r1
 800547c:	785b      	ldrb	r3, [r3, #1]
 800547e:	b21b      	sxth	r3, r3
 8005480:	4313      	orrs	r3, r2
 8005482:	b21a      	sxth	r2, r3
 8005484:	2114      	movs	r1, #20
 8005486:	187b      	adds	r3, r7, r1
 8005488:	801a      	strh	r2, [r3, #0]
        *humidity = ( ( 125.0 * (float) calc ) / 65536.0 ) - 6;    // From data sheet
 800548a:	187b      	adds	r3, r7, r1
 800548c:	881b      	ldrh	r3, [r3, #0]
 800548e:	0018      	movs	r0, r3
 8005490:	f7fc f810 	bl	80014b4 <__aeabi_ui2f>
 8005494:	1c03      	adds	r3, r0, #0
 8005496:	1c18      	adds	r0, r3, #0
 8005498:	f7fd fdb8 	bl	800300c <__aeabi_f2d>
 800549c:	2200      	movs	r2, #0
 800549e:	4b5e      	ldr	r3, [pc, #376]	; (8005618 <Si7020_get_temp+0x230>)
 80054a0:	f7fc ff6e 	bl	8002380 <__aeabi_dmul>
 80054a4:	0003      	movs	r3, r0
 80054a6:	000c      	movs	r4, r1
 80054a8:	0018      	movs	r0, r3
 80054aa:	0021      	movs	r1, r4
 80054ac:	2200      	movs	r2, #0
 80054ae:	4b5b      	ldr	r3, [pc, #364]	; (800561c <Si7020_get_temp+0x234>)
 80054b0:	f7fc fb5c 	bl	8001b6c <__aeabi_ddiv>
 80054b4:	0003      	movs	r3, r0
 80054b6:	000c      	movs	r4, r1
 80054b8:	0018      	movs	r0, r3
 80054ba:	0021      	movs	r1, r4
 80054bc:	2200      	movs	r2, #0
 80054be:	4b58      	ldr	r3, [pc, #352]	; (8005620 <Si7020_get_temp+0x238>)
 80054c0:	f7fd f9d0 	bl	8002864 <__aeabi_dsub>
 80054c4:	0003      	movs	r3, r0
 80054c6:	000c      	movs	r4, r1
 80054c8:	0018      	movs	r0, r3
 80054ca:	0021      	movs	r1, r4
 80054cc:	f7fd fdf0 	bl	80030b0 <__aeabi_d2f>
 80054d0:	1c02      	adds	r2, r0, #0
 80054d2:	683b      	ldr	r3, [r7, #0]
 80054d4:	601a      	str	r2, [r3, #0]
        /*
         *  Check if this passes the sniff test
         */
        if( *humidity > 100)
 80054d6:	683b      	ldr	r3, [r7, #0]
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	4952      	ldr	r1, [pc, #328]	; (8005624 <Si7020_get_temp+0x23c>)
 80054dc:	1c18      	adds	r0, r3, #0
 80054de:	f7fa ffeb 	bl	80004b8 <__aeabi_fcmpgt>
 80054e2:	1e03      	subs	r3, r0, #0
 80054e4:	d003      	beq.n	80054ee <Si7020_get_temp+0x106>
            *humidity  = 100.0;  // Check for out of range values
 80054e6:	683b      	ldr	r3, [r7, #0]
 80054e8:	4a4e      	ldr	r2, [pc, #312]	; (8005624 <Si7020_get_temp+0x23c>)
 80054ea:	601a      	str	r2, [r3, #0]
 80054ec:	e00a      	b.n	8005504 <Si7020_get_temp+0x11c>
        else if ( *humidity < 0.0 )
 80054ee:	683b      	ldr	r3, [r7, #0]
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	2100      	movs	r1, #0
 80054f4:	1c18      	adds	r0, r3, #0
 80054f6:	f7fa ffcb 	bl	8000490 <__aeabi_fcmplt>
 80054fa:	1e03      	subs	r3, r0, #0
 80054fc:	d002      	beq.n	8005504 <Si7020_get_temp+0x11c>
            *humidity = 0.0;
 80054fe:	683b      	ldr	r3, [r7, #0]
 8005500:	2200      	movs	r2, #0
 8005502:	601a      	str	r2, [r3, #0]

        tx_buffer[ 0 ] = 0xF3;      // Read Temp from last RH reading
 8005504:	210c      	movs	r1, #12
 8005506:	187b      	adds	r3, r7, r1
 8005508:	22f3      	movs	r2, #243	; 0xf3
 800550a:	701a      	strb	r2, [r3, #0]
        result = i2c_write_sensor( I2C_Si7020, tx_buffer, 1 );
 800550c:	2517      	movs	r5, #23
 800550e:	197c      	adds	r4, r7, r5
 8005510:	187b      	adds	r3, r7, r1
 8005512:	2201      	movs	r2, #1
 8005514:	0019      	movs	r1, r3
 8005516:	2001      	movs	r0, #1
 8005518:	f000 fdfe 	bl	8006118 <i2c_write_sensor>
 800551c:	0003      	movs	r3, r0
 800551e:	7023      	strb	r3, [r4, #0]
        if( result != true ) {
 8005520:	197b      	adds	r3, r7, r5
 8005522:	781b      	ldrb	r3, [r3, #0]
 8005524:	2201      	movs	r2, #1
 8005526:	4053      	eors	r3, r2
 8005528:	b2db      	uxtb	r3, r3
 800552a:	2b00      	cmp	r3, #0
 800552c:	d001      	beq.n	8005532 <Si7020_get_temp+0x14a>
            PRINTF( "\r\nSi7020 I2C write Failed\r\n" );
            return false;
 800552e:	2300      	movs	r3, #0
 8005530:	e06e      	b.n	8005610 <Si7020_get_temp+0x228>
        }

        HAL_Delay( 25 );    // Wait for device to process
 8005532:	2019      	movs	r0, #25
 8005534:	f002 fa80 	bl	8007a38 <HAL_Delay>

        result = i2c_read_sensor( I2C_Si7020, rx_buffer, 3 );
 8005538:	2517      	movs	r5, #23
 800553a:	197c      	adds	r4, r7, r5
 800553c:	2310      	movs	r3, #16
 800553e:	18fb      	adds	r3, r7, r3
 8005540:	2203      	movs	r2, #3
 8005542:	0019      	movs	r1, r3
 8005544:	2001      	movs	r0, #1
 8005546:	f000 fe2d 	bl	80061a4 <i2c_read_sensor>
 800554a:	0003      	movs	r3, r0
 800554c:	7023      	strb	r3, [r4, #0]
        if( result != true ) {
 800554e:	197b      	adds	r3, r7, r5
 8005550:	781b      	ldrb	r3, [r3, #0]
 8005552:	2201      	movs	r2, #1
 8005554:	4053      	eors	r3, r2
 8005556:	b2db      	uxtb	r3, r3
 8005558:	2b00      	cmp	r3, #0
 800555a:	d001      	beq.n	8005560 <Si7020_get_temp+0x178>
            PRINTF( "\r\nSi7020 I2C read temp Failed\r\n" );
            return false;
 800555c:	2300      	movs	r3, #0
 800555e:	e057      	b.n	8005610 <Si7020_get_temp+0x228>
        }

        crc = Si_crc( &rx_buffer[ 0 ], 2 );
 8005560:	2516      	movs	r5, #22
 8005562:	197c      	adds	r4, r7, r5
 8005564:	2610      	movs	r6, #16
 8005566:	19bb      	adds	r3, r7, r6
 8005568:	2102      	movs	r1, #2
 800556a:	0018      	movs	r0, r3
 800556c:	f000 f866 	bl	800563c <Si_crc>
 8005570:	0003      	movs	r3, r0
 8005572:	7023      	strb	r3, [r4, #0]
        PRINTF( "Temp Read: 0x%02x, 0x%02x, 0x%02x CRC: 0x%02x\r\n", rx_buffer[ 0 ], rx_buffer[ 1 ], rx_buffer[ 2 ], Si_crc( &rx_buffer[ 0 ], 2 ) );

        if( rx_buffer[ 2 ] == crc ) {  // Verify CRC
 8005574:	19bb      	adds	r3, r7, r6
 8005576:	789b      	ldrb	r3, [r3, #2]
 8005578:	197a      	adds	r2, r7, r5
 800557a:	7812      	ldrb	r2, [r2, #0]
 800557c:	429a      	cmp	r2, r3
 800557e:	d133      	bne.n	80055e8 <Si7020_get_temp+0x200>
            calc = ( (uint16_t)( rx_buffer[ 0 ] ) << 8 ) | (uint16_t) rx_buffer[ 1 ];
 8005580:	2110      	movs	r1, #16
 8005582:	187b      	adds	r3, r7, r1
 8005584:	781b      	ldrb	r3, [r3, #0]
 8005586:	021b      	lsls	r3, r3, #8
 8005588:	b21a      	sxth	r2, r3
 800558a:	187b      	adds	r3, r7, r1
 800558c:	785b      	ldrb	r3, [r3, #1]
 800558e:	b21b      	sxth	r3, r3
 8005590:	4313      	orrs	r3, r2
 8005592:	b21a      	sxth	r2, r3
 8005594:	2114      	movs	r1, #20
 8005596:	187b      	adds	r3, r7, r1
 8005598:	801a      	strh	r2, [r3, #0]
            *temp = ( ( 175.72 * (float) calc ) / 65536.0 ) - 46.85;
 800559a:	187b      	adds	r3, r7, r1
 800559c:	881b      	ldrh	r3, [r3, #0]
 800559e:	0018      	movs	r0, r3
 80055a0:	f7fb ff88 	bl	80014b4 <__aeabi_ui2f>
 80055a4:	1c03      	adds	r3, r0, #0
 80055a6:	1c18      	adds	r0, r3, #0
 80055a8:	f7fd fd30 	bl	800300c <__aeabi_f2d>
 80055ac:	4a1e      	ldr	r2, [pc, #120]	; (8005628 <Si7020_get_temp+0x240>)
 80055ae:	4b1f      	ldr	r3, [pc, #124]	; (800562c <Si7020_get_temp+0x244>)
 80055b0:	f7fc fee6 	bl	8002380 <__aeabi_dmul>
 80055b4:	0003      	movs	r3, r0
 80055b6:	000c      	movs	r4, r1
 80055b8:	0018      	movs	r0, r3
 80055ba:	0021      	movs	r1, r4
 80055bc:	2200      	movs	r2, #0
 80055be:	4b17      	ldr	r3, [pc, #92]	; (800561c <Si7020_get_temp+0x234>)
 80055c0:	f7fc fad4 	bl	8001b6c <__aeabi_ddiv>
 80055c4:	0003      	movs	r3, r0
 80055c6:	000c      	movs	r4, r1
 80055c8:	0018      	movs	r0, r3
 80055ca:	0021      	movs	r1, r4
 80055cc:	4a18      	ldr	r2, [pc, #96]	; (8005630 <Si7020_get_temp+0x248>)
 80055ce:	4b19      	ldr	r3, [pc, #100]	; (8005634 <Si7020_get_temp+0x24c>)
 80055d0:	f7fd f948 	bl	8002864 <__aeabi_dsub>
 80055d4:	0003      	movs	r3, r0
 80055d6:	000c      	movs	r4, r1
 80055d8:	0018      	movs	r0, r3
 80055da:	0021      	movs	r1, r4
 80055dc:	f7fd fd68 	bl	80030b0 <__aeabi_d2f>
 80055e0:	1c02      	adds	r2, r0, #0
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	601a      	str	r2, [r3, #0]
 80055e6:	e012      	b.n	800560e <Si7020_get_temp+0x226>

            PRINTF( "I2C Si7020 Temp: %0.02fC, Humidity: %0.02f%%RH\r\n", *temp, *humidity );

        } else {
            PRINTF( "Failed Temperature CRC\r\n" );
            hs.false_temp_count += 1;
 80055e8:	4a13      	ldr	r2, [pc, #76]	; (8005638 <Si7020_get_temp+0x250>)
 80055ea:	23b2      	movs	r3, #178	; 0xb2
 80055ec:	005b      	lsls	r3, r3, #1
 80055ee:	58d3      	ldr	r3, [r2, r3]
 80055f0:	1c59      	adds	r1, r3, #1
 80055f2:	4a11      	ldr	r2, [pc, #68]	; (8005638 <Si7020_get_temp+0x250>)
 80055f4:	23b2      	movs	r3, #178	; 0xb2
 80055f6:	005b      	lsls	r3, r3, #1
 80055f8:	50d1      	str	r1, [r2, r3]
 80055fa:	e008      	b.n	800560e <Si7020_get_temp+0x226>
        }
    } else {
        PRINTF( "Failed Humidity CRC\r\n" );
        hs.false_temp_count += 1;
 80055fc:	4a0e      	ldr	r2, [pc, #56]	; (8005638 <Si7020_get_temp+0x250>)
 80055fe:	23b2      	movs	r3, #178	; 0xb2
 8005600:	005b      	lsls	r3, r3, #1
 8005602:	58d3      	ldr	r3, [r2, r3]
 8005604:	1c59      	adds	r1, r3, #1
 8005606:	4a0c      	ldr	r2, [pc, #48]	; (8005638 <Si7020_get_temp+0x250>)
 8005608:	23b2      	movs	r3, #178	; 0xb2
 800560a:	005b      	lsls	r3, r3, #1
 800560c:	50d1      	str	r1, [r2, r3]
    }
    return true;
 800560e:	2301      	movs	r3, #1
}
 8005610:	0018      	movs	r0, r3
 8005612:	46bd      	mov	sp, r7
 8005614:	b007      	add	sp, #28
 8005616:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005618:	405f4000 	.word	0x405f4000
 800561c:	40f00000 	.word	0x40f00000
 8005620:	40180000 	.word	0x40180000
 8005624:	42c80000 	.word	0x42c80000
 8005628:	3d70a3d7 	.word	0x3d70a3d7
 800562c:	4065f70a 	.word	0x4065f70a
 8005630:	cccccccd 	.word	0xcccccccd
 8005634:	40476ccc 	.word	0x40476ccc
 8005638:	200006f8 	.word	0x200006f8

0800563c <Si_crc>:
/*
 * Calculate the CRC generator polynomial of x8 + x5 + x4 + 1, with an initialization of 0x00.
 */
uint8_t Si_crc( uint8_t *bytes, uint16_t length )
{
 800563c:	b580      	push	{r7, lr}
 800563e:	b084      	sub	sp, #16
 8005640:	af00      	add	r7, sp, #0
 8005642:	6078      	str	r0, [r7, #4]
 8005644:	000a      	movs	r2, r1
 8005646:	1cbb      	adds	r3, r7, #2
 8005648:	801a      	strh	r2, [r3, #0]

	uint8_t crc, i, j;

	crc = 0;
 800564a:	230f      	movs	r3, #15
 800564c:	18fb      	adds	r3, r7, r3
 800564e:	2200      	movs	r2, #0
 8005650:	701a      	strb	r2, [r3, #0]

	for( i = 0; i < length; i++ ) {
 8005652:	230e      	movs	r3, #14
 8005654:	18fb      	adds	r3, r7, r3
 8005656:	2200      	movs	r2, #0
 8005658:	701a      	strb	r2, [r3, #0]
 800565a:	e038      	b.n	80056ce <Si_crc+0x92>
		crc ^= bytes[ i ];
 800565c:	230e      	movs	r3, #14
 800565e:	18fb      	adds	r3, r7, r3
 8005660:	781b      	ldrb	r3, [r3, #0]
 8005662:	687a      	ldr	r2, [r7, #4]
 8005664:	18d3      	adds	r3, r2, r3
 8005666:	7819      	ldrb	r1, [r3, #0]
 8005668:	220f      	movs	r2, #15
 800566a:	18bb      	adds	r3, r7, r2
 800566c:	18ba      	adds	r2, r7, r2
 800566e:	7812      	ldrb	r2, [r2, #0]
 8005670:	404a      	eors	r2, r1
 8005672:	701a      	strb	r2, [r3, #0]
	    for( j = 8; j > 0; j-- ) {
 8005674:	230d      	movs	r3, #13
 8005676:	18fb      	adds	r3, r7, r3
 8005678:	2208      	movs	r2, #8
 800567a:	701a      	strb	r2, [r3, #0]
 800567c:	e01c      	b.n	80056b8 <Si_crc+0x7c>
	    	if( crc & 0x80 )
 800567e:	230f      	movs	r3, #15
 8005680:	18fb      	adds	r3, r7, r3
 8005682:	781b      	ldrb	r3, [r3, #0]
 8005684:	b25b      	sxtb	r3, r3
 8005686:	2b00      	cmp	r3, #0
 8005688:	da0a      	bge.n	80056a0 <Si_crc+0x64>
	    		crc = ( crc << 1 ) ^ 0x131;
 800568a:	210f      	movs	r1, #15
 800568c:	187b      	adds	r3, r7, r1
 800568e:	781b      	ldrb	r3, [r3, #0]
 8005690:	005b      	lsls	r3, r3, #1
 8005692:	b25b      	sxtb	r3, r3
 8005694:	2231      	movs	r2, #49	; 0x31
 8005696:	4053      	eors	r3, r2
 8005698:	b25a      	sxtb	r2, r3
 800569a:	187b      	adds	r3, r7, r1
 800569c:	701a      	strb	r2, [r3, #0]
 800569e:	e005      	b.n	80056ac <Si_crc+0x70>
	    	else
	    		crc = ( crc << 1 );
 80056a0:	230f      	movs	r3, #15
 80056a2:	18fa      	adds	r2, r7, r3
 80056a4:	18fb      	adds	r3, r7, r3
 80056a6:	781b      	ldrb	r3, [r3, #0]
 80056a8:	18db      	adds	r3, r3, r3
 80056aa:	7013      	strb	r3, [r2, #0]
	    for( j = 8; j > 0; j-- ) {
 80056ac:	210d      	movs	r1, #13
 80056ae:	187b      	adds	r3, r7, r1
 80056b0:	781a      	ldrb	r2, [r3, #0]
 80056b2:	187b      	adds	r3, r7, r1
 80056b4:	3a01      	subs	r2, #1
 80056b6:	701a      	strb	r2, [r3, #0]
 80056b8:	230d      	movs	r3, #13
 80056ba:	18fb      	adds	r3, r7, r3
 80056bc:	781b      	ldrb	r3, [r3, #0]
 80056be:	2b00      	cmp	r3, #0
 80056c0:	d1dd      	bne.n	800567e <Si_crc+0x42>
	for( i = 0; i < length; i++ ) {
 80056c2:	210e      	movs	r1, #14
 80056c4:	187b      	adds	r3, r7, r1
 80056c6:	781a      	ldrb	r2, [r3, #0]
 80056c8:	187b      	adds	r3, r7, r1
 80056ca:	3201      	adds	r2, #1
 80056cc:	701a      	strb	r2, [r3, #0]
 80056ce:	230e      	movs	r3, #14
 80056d0:	18fb      	adds	r3, r7, r3
 80056d2:	781b      	ldrb	r3, [r3, #0]
 80056d4:	b29b      	uxth	r3, r3
 80056d6:	1cba      	adds	r2, r7, #2
 80056d8:	8812      	ldrh	r2, [r2, #0]
 80056da:	429a      	cmp	r2, r3
 80056dc:	d8be      	bhi.n	800565c <Si_crc+0x20>
	    }

	}
	return crc;
 80056de:	230f      	movs	r3, #15
 80056e0:	18fb      	adds	r3, r7, r3
 80056e2:	781b      	ldrb	r3, [r3, #0]

}
 80056e4:	0018      	movs	r0, r3
 80056e6:	46bd      	mov	sp, r7
 80056e8:	b004      	add	sp, #16
 80056ea:	bd80      	pop	{r7, pc}

080056ec <get_environmental_sensor_measurement>:
uint8_t work_buffer[ BSEC_MAX_STATE_BLOB_SIZE ];
uint32_t bsec_state_len = 0;
uint32_t n_samples = 0;

bool get_environmental_sensor_measurement( uint32_t current_time )
{
 80056ec:	b5f0      	push	{r4, r5, r6, r7, lr}
 80056ee:	b08f      	sub	sp, #60	; 0x3c
 80056f0:	af02      	add	r7, sp, #8
 80056f2:	61f8      	str	r0, [r7, #28]

    int64_t time_stamp;

    bsec_library_return_t bsec_status = BSEC_OK;
 80056f4:	2317      	movs	r3, #23
 80056f6:	2218      	movs	r2, #24
 80056f8:	4694      	mov	ip, r2
 80056fa:	44bc      	add	ip, r7
 80056fc:	4463      	add	r3, ip
 80056fe:	2000      	movs	r0, #0
 8005700:	7018      	strb	r0, [r3, #0]

    /*
     * Get the timestamp in nanoseconds before calling bsec_sensor_control()
     */
    time_stamp = (uint64_t) current_time * 1000000;
 8005702:	69fb      	ldr	r3, [r7, #28]
 8005704:	001d      	movs	r5, r3
 8005706:	2300      	movs	r3, #0
 8005708:	001e      	movs	r6, r3
 800570a:	002b      	movs	r3, r5
 800570c:	0034      	movs	r4, r6
 800570e:	0ed8      	lsrs	r0, r3, #27
 8005710:	0162      	lsls	r2, r4, #5
 8005712:	617a      	str	r2, [r7, #20]
 8005714:	697a      	ldr	r2, [r7, #20]
 8005716:	4302      	orrs	r2, r0
 8005718:	617a      	str	r2, [r7, #20]
 800571a:	015b      	lsls	r3, r3, #5
 800571c:	613b      	str	r3, [r7, #16]
 800571e:	693b      	ldr	r3, [r7, #16]
 8005720:	697c      	ldr	r4, [r7, #20]
 8005722:	1b5b      	subs	r3, r3, r5
 8005724:	41b4      	sbcs	r4, r6
 8005726:	0dd8      	lsrs	r0, r3, #23
 8005728:	0262      	lsls	r2, r4, #9
 800572a:	60fa      	str	r2, [r7, #12]
 800572c:	68fa      	ldr	r2, [r7, #12]
 800572e:	4302      	orrs	r2, r0
 8005730:	60fa      	str	r2, [r7, #12]
 8005732:	025b      	lsls	r3, r3, #9
 8005734:	60bb      	str	r3, [r7, #8]
 8005736:	68bb      	ldr	r3, [r7, #8]
 8005738:	68fc      	ldr	r4, [r7, #12]
 800573a:	195b      	adds	r3, r3, r5
 800573c:	4174      	adcs	r4, r6
 800573e:	0e98      	lsrs	r0, r3, #26
 8005740:	01a2      	lsls	r2, r4, #6
 8005742:	607a      	str	r2, [r7, #4]
 8005744:	687a      	ldr	r2, [r7, #4]
 8005746:	4302      	orrs	r2, r0
 8005748:	607a      	str	r2, [r7, #4]
 800574a:	019a      	lsls	r2, r3, #6
 800574c:	603a      	str	r2, [r7, #0]
 800574e:	6839      	ldr	r1, [r7, #0]
 8005750:	687a      	ldr	r2, [r7, #4]
 8005752:	1ac9      	subs	r1, r1, r3
 8005754:	41a2      	sbcs	r2, r4
 8005756:	000b      	movs	r3, r1
 8005758:	0014      	movs	r4, r2
 800575a:	195b      	adds	r3, r3, r5
 800575c:	4174      	adcs	r4, r6
 800575e:	623b      	str	r3, [r7, #32]
 8005760:	627c      	str	r4, [r7, #36]	; 0x24

    /* Retrieve sensor settings to be used in this time instant by calling bsec_sensor_control */
    bsec_sensor_control( time_stamp, &sensor_settings );
 8005762:	4a28      	ldr	r2, [pc, #160]	; (8005804 <get_environmental_sensor_measurement+0x118>)
 8005764:	6a3b      	ldr	r3, [r7, #32]
 8005766:	6a7c      	ldr	r4, [r7, #36]	; 0x24
 8005768:	0018      	movs	r0, r3
 800576a:	0021      	movs	r1, r4
 800576c:	f7fe fc2c 	bl	8003fc8 <bsec_sensor_control>

    /* Trigger a measurement if necessary */
    bme680_bsec_trigger_measurement( &sensor_settings, sleep );
 8005770:	4a25      	ldr	r2, [pc, #148]	; (8005808 <get_environmental_sensor_measurement+0x11c>)
 8005772:	4b24      	ldr	r3, [pc, #144]	; (8005804 <get_environmental_sensor_measurement+0x118>)
 8005774:	0011      	movs	r1, r2
 8005776:	0018      	movs	r0, r3
 8005778:	f7fe fc31 	bl	8003fde <bme680_bsec_trigger_measurement>

    /* Read data from last measurement */
    num_bsec_inputs = 0;
 800577c:	4b23      	ldr	r3, [pc, #140]	; (800580c <get_environmental_sensor_measurement+0x120>)
 800577e:	2200      	movs	r2, #0
 8005780:	701a      	strb	r2, [r3, #0]
    bme680_bsec_read_data(time_stamp, bsec_inputs, &num_bsec_inputs, sensor_settings.process_data);
 8005782:	4b20      	ldr	r3, [pc, #128]	; (8005804 <get_environmental_sensor_measurement+0x118>)
 8005784:	689b      	ldr	r3, [r3, #8]
 8005786:	001c      	movs	r4, r3
 8005788:	4b20      	ldr	r3, [pc, #128]	; (800580c <get_environmental_sensor_measurement+0x120>)
 800578a:	4a21      	ldr	r2, [pc, #132]	; (8005810 <get_environmental_sensor_measurement+0x124>)
 800578c:	6a38      	ldr	r0, [r7, #32]
 800578e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8005790:	9400      	str	r4, [sp, #0]
 8005792:	f7fe fc2d 	bl	8003ff0 <bme680_bsec_read_data>

    /* Time to invoke BSEC to perform the actual processing */
    bme680_bsec_process_data(bsec_inputs, num_bsec_inputs, output_ready);
 8005796:	4b1d      	ldr	r3, [pc, #116]	; (800580c <get_environmental_sensor_measurement+0x120>)
 8005798:	7819      	ldrb	r1, [r3, #0]
 800579a:	4a1e      	ldr	r2, [pc, #120]	; (8005814 <get_environmental_sensor_measurement+0x128>)
 800579c:	4b1c      	ldr	r3, [pc, #112]	; (8005810 <get_environmental_sensor_measurement+0x124>)
 800579e:	0018      	movs	r0, r3
 80057a0:	f7fe fc31 	bl	8004006 <bme680_bsec_process_data>

    /* Increment sample counter */
    n_samples++;
 80057a4:	4b1c      	ldr	r3, [pc, #112]	; (8005818 <get_environmental_sensor_measurement+0x12c>)
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	1c5a      	adds	r2, r3, #1
 80057aa:	4b1b      	ldr	r3, [pc, #108]	; (8005818 <get_environmental_sensor_measurement+0x12c>)
 80057ac:	601a      	str	r2, [r3, #0]

    /* Retrieve and store state if the passed save_intvl */
    if ( n_samples >= BME680_SAVE_STATE_INTERVAL )  {
 80057ae:	4b1a      	ldr	r3, [pc, #104]	; (8005818 <get_environmental_sensor_measurement+0x12c>)
 80057b0:	681b      	ldr	r3, [r3, #0]
 80057b2:	2b04      	cmp	r3, #4
 80057b4:	d921      	bls.n	80057fa <get_environmental_sensor_measurement+0x10e>
        bsec_status = bsec_get_state(0, bsec_state, sizeof(bsec_state), work_buffer, sizeof(work_buffer), &bsec_state_len);
 80057b6:	2517      	movs	r5, #23
 80057b8:	2318      	movs	r3, #24
 80057ba:	18fb      	adds	r3, r7, r3
 80057bc:	195c      	adds	r4, r3, r5
 80057be:	4a17      	ldr	r2, [pc, #92]	; (800581c <get_environmental_sensor_measurement+0x130>)
 80057c0:	4917      	ldr	r1, [pc, #92]	; (8005820 <get_environmental_sensor_measurement+0x134>)
 80057c2:	4b18      	ldr	r3, [pc, #96]	; (8005824 <get_environmental_sensor_measurement+0x138>)
 80057c4:	9301      	str	r3, [sp, #4]
 80057c6:	238b      	movs	r3, #139	; 0x8b
 80057c8:	9300      	str	r3, [sp, #0]
 80057ca:	0013      	movs	r3, r2
 80057cc:	228b      	movs	r2, #139	; 0x8b
 80057ce:	2000      	movs	r0, #0
 80057d0:	f7fe fc24 	bl	800401c <bsec_get_state>
 80057d4:	0003      	movs	r3, r0
 80057d6:	7023      	strb	r3, [r4, #0]
        if (bsec_status == BSEC_OK)  {
 80057d8:	2318      	movs	r3, #24
 80057da:	18fb      	adds	r3, r7, r3
 80057dc:	195b      	adds	r3, r3, r5
 80057de:	781b      	ldrb	r3, [r3, #0]
 80057e0:	b25b      	sxtb	r3, r3
 80057e2:	2b00      	cmp	r3, #0
 80057e4:	d106      	bne.n	80057f4 <get_environmental_sensor_measurement+0x108>
            state_save( bsec_state, bsec_state_len );
 80057e6:	4b0f      	ldr	r3, [pc, #60]	; (8005824 <get_environmental_sensor_measurement+0x138>)
 80057e8:	681a      	ldr	r2, [r3, #0]
 80057ea:	4b0d      	ldr	r3, [pc, #52]	; (8005820 <get_environmental_sensor_measurement+0x134>)
 80057ec:	0011      	movs	r1, r2
 80057ee:	0018      	movs	r0, r3
 80057f0:	f000 f89a 	bl	8005928 <state_save>
        }
        n_samples = 0;
 80057f4:	4b08      	ldr	r3, [pc, #32]	; (8005818 <get_environmental_sensor_measurement+0x12c>)
 80057f6:	2200      	movs	r2, #0
 80057f8:	601a      	str	r2, [r3, #0]
    }
    /*
     * Data was stored in callback function as argument to bme680_bsec_process_data
     */
    return true;
 80057fa:	2301      	movs	r3, #1
}
 80057fc:	0018      	movs	r0, r3
 80057fe:	46bd      	mov	sp, r7
 8005800:	b00d      	add	sp, #52	; 0x34
 8005802:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005804:	20001008 	.word	0x20001008
 8005808:	08005829 	.word	0x08005829
 800580c:	200005d0 	.word	0x200005d0
 8005810:	20001020 	.word	0x20001020
 8005814:	08005841 	.word	0x08005841
 8005818:	200005d8 	.word	0x200005d8
 800581c:	20000f78 	.word	0x20000f78
 8005820:	200010a0 	.word	0x200010a0
 8005824:	200005d4 	.word	0x200005d4

08005828 <sleep>:
 * @param[in]       t_ms    time in milliseconds
 *
 * @return          none
 */
void sleep(uint32_t t_ms)
{
 8005828:	b580      	push	{r7, lr}
 800582a:	b082      	sub	sp, #8
 800582c:	af00      	add	r7, sp, #0
 800582e:	6078      	str	r0, [r7, #4]
    // ...
    // Please insert system specific function sleep or delay for t_ms milliseconds
    // ...
    HAL_Delay( t_ms );
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	0018      	movs	r0, r3
 8005834:	f002 f900 	bl	8007a38 <HAL_Delay>
}
 8005838:	46c0      	nop			; (mov r8, r8)
 800583a:	46bd      	mov	sp, r7
 800583c:	b002      	add	sp, #8
 800583e:	bd80      	pop	{r7, pc}

08005840 <output_ready>:
 * @return          none
 */
void output_ready(int64_t timestamp, float iaq, uint8_t iaq_accuracy, float temperature, float humidity,
     float pressure, float raw_temperature, float raw_humidity, float gas, bsec_library_return_t bsec_status,
     float static_iaq, float co2_equivalent, float breath_voc_equivalent)
{
 8005840:	b590      	push	{r4, r7, lr}
 8005842:	b087      	sub	sp, #28
 8005844:	af00      	add	r7, sp, #0
 8005846:	60b8      	str	r0, [r7, #8]
 8005848:	60f9      	str	r1, [r7, #12]
 800584a:	607a      	str	r2, [r7, #4]
 800584c:	001a      	movs	r2, r3
 800584e:	1cfb      	adds	r3, r7, #3
 8005850:	701a      	strb	r2, [r3, #0]
    float altitude;

    // ...
    // Please insert system specific code to further process or display the BSEC outputs
    // ...
    altitude = 44330 * (1 - (pow( ( pressure / 1013.25 ), (1/5.255) ) ) );
 8005852:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8005854:	f7fd fbda 	bl	800300c <__aeabi_f2d>
 8005858:	2200      	movs	r2, #0
 800585a:	4b2c      	ldr	r3, [pc, #176]	; (800590c <output_ready+0xcc>)
 800585c:	f7fc f986 	bl	8001b6c <__aeabi_ddiv>
 8005860:	0003      	movs	r3, r0
 8005862:	000c      	movs	r4, r1
 8005864:	0018      	movs	r0, r3
 8005866:	0021      	movs	r1, r4
 8005868:	4b29      	ldr	r3, [pc, #164]	; (8005910 <output_ready+0xd0>)
 800586a:	4c2a      	ldr	r4, [pc, #168]	; (8005914 <output_ready+0xd4>)
 800586c:	001a      	movs	r2, r3
 800586e:	0023      	movs	r3, r4
 8005870:	f008 f8b0 	bl	800d9d4 <pow>
 8005874:	0003      	movs	r3, r0
 8005876:	000c      	movs	r4, r1
 8005878:	001a      	movs	r2, r3
 800587a:	0023      	movs	r3, r4
 800587c:	2000      	movs	r0, #0
 800587e:	4926      	ldr	r1, [pc, #152]	; (8005918 <output_ready+0xd8>)
 8005880:	f7fc fff0 	bl	8002864 <__aeabi_dsub>
 8005884:	0003      	movs	r3, r0
 8005886:	000c      	movs	r4, r1
 8005888:	0018      	movs	r0, r3
 800588a:	0021      	movs	r1, r4
 800588c:	2200      	movs	r2, #0
 800588e:	4b23      	ldr	r3, [pc, #140]	; (800591c <output_ready+0xdc>)
 8005890:	f7fc fd76 	bl	8002380 <__aeabi_dmul>
 8005894:	0003      	movs	r3, r0
 8005896:	000c      	movs	r4, r1
 8005898:	0018      	movs	r0, r3
 800589a:	0021      	movs	r1, r4
 800589c:	f7fd fc08 	bl	80030b0 <__aeabi_d2f>
 80058a0:	1c03      	adds	r3, r0, #0
 80058a2:	617b      	str	r3, [r7, #20]
            bsec_status, iaq, (uint16_t) iaq_accuracy, temperature, humidity, pressure, altitude, raw_temperature, raw_humidity, gas, co2_equivalent, breath_voc_equivalent );
            */
    /*
     * Update current settings
     */
    hs.current_iaq = iaq;
 80058a4:	4b1e      	ldr	r3, [pc, #120]	; (8005920 <output_ready+0xe0>)
 80058a6:	687a      	ldr	r2, [r7, #4]
 80058a8:	645a      	str	r2, [r3, #68]	; 0x44
    hs.current_iaq_accuracy = iaq_accuracy;
 80058aa:	1cfb      	adds	r3, r7, #3
 80058ac:	781b      	ldrb	r3, [r3, #0]
 80058ae:	b299      	uxth	r1, r3
 80058b0:	4b1b      	ldr	r3, [pc, #108]	; (8005920 <output_ready+0xe0>)
 80058b2:	2248      	movs	r2, #72	; 0x48
 80058b4:	5299      	strh	r1, [r3, r2]
    hs.current_temperature = temperature;
 80058b6:	4b1a      	ldr	r3, [pc, #104]	; (8005920 <output_ready+0xe0>)
 80058b8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80058ba:	64da      	str	r2, [r3, #76]	; 0x4c
    hs.current_humidity = humidity;
 80058bc:	4b18      	ldr	r3, [pc, #96]	; (8005920 <output_ready+0xe0>)
 80058be:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80058c0:	651a      	str	r2, [r3, #80]	; 0x50
    hs.current_pressure = pressure;
 80058c2:	4b17      	ldr	r3, [pc, #92]	; (8005920 <output_ready+0xe0>)
 80058c4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80058c6:	655a      	str	r2, [r3, #84]	; 0x54
    hs.current_altitude = altitude;
 80058c8:	4b15      	ldr	r3, [pc, #84]	; (8005920 <output_ready+0xe0>)
 80058ca:	697a      	ldr	r2, [r7, #20]
 80058cc:	659a      	str	r2, [r3, #88]	; 0x58
    hs.current_raw_temperature = raw_temperature;
 80058ce:	4b14      	ldr	r3, [pc, #80]	; (8005920 <output_ready+0xe0>)
 80058d0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80058d2:	65da      	str	r2, [r3, #92]	; 0x5c
    hs.current_raw_humidity = raw_humidity;
 80058d4:	4b12      	ldr	r3, [pc, #72]	; (8005920 <output_ready+0xe0>)
 80058d6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80058d8:	661a      	str	r2, [r3, #96]	; 0x60
    hs.current_gas = gas;
 80058da:	4b11      	ldr	r3, [pc, #68]	; (8005920 <output_ready+0xe0>)
 80058dc:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80058de:	665a      	str	r2, [r3, #100]	; 0x64
    hs.current_co2_equivalent = co2_equivalent;
 80058e0:	4b0f      	ldr	r3, [pc, #60]	; (8005920 <output_ready+0xe0>)
 80058e2:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80058e4:	669a      	str	r2, [r3, #104]	; 0x68
    hs.current_breath_voc_equivalent = breath_voc_equivalent;
 80058e6:	4b0e      	ldr	r3, [pc, #56]	; (8005920 <output_ready+0xe0>)
 80058e8:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80058ea:	66da      	str	r2, [r3, #108]	; 0x6c
    hs.valid_environmental_sensor = true;
 80058ec:	4a0c      	ldr	r2, [pc, #48]	; (8005920 <output_ready+0xe0>)
 80058ee:	23a2      	movs	r3, #162	; 0xa2
 80058f0:	00db      	lsls	r3, r3, #3
 80058f2:	18d3      	adds	r3, r2, r3
 80058f4:	785a      	ldrb	r2, [r3, #1]
 80058f6:	2120      	movs	r1, #32
 80058f8:	430a      	orrs	r2, r1
 80058fa:	705a      	strb	r2, [r3, #1]
    bms680_ready_request_pending = false;   // Got the data its good
 80058fc:	4b09      	ldr	r3, [pc, #36]	; (8005924 <output_ready+0xe4>)
 80058fe:	2200      	movs	r2, #0
 8005900:	701a      	strb	r2, [r3, #0]
}
 8005902:	46c0      	nop			; (mov r8, r8)
 8005904:	46bd      	mov	sp, r7
 8005906:	b007      	add	sp, #28
 8005908:	bd90      	pop	{r4, r7, pc}
 800590a:	46c0      	nop			; (mov r8, r8)
 800590c:	408faa00 	.word	0x408faa00
 8005910:	ccd9456c 	.word	0xccd9456c
 8005914:	3fc85b95 	.word	0x3fc85b95
 8005918:	3ff00000 	.word	0x3ff00000
 800591c:	40e5a540 	.word	0x40e5a540
 8005920:	200006f8 	.word	0x200006f8
 8005924:	20000004 	.word	0x20000004

08005928 <state_save>:
 * @param[in]       length          length of the state string to be stored
 *
 * @return          none
 */
void state_save(const uint8_t *state_buffer, uint32_t length)
{
 8005928:	b580      	push	{r7, lr}
 800592a:	b082      	sub	sp, #8
 800592c:	af00      	add	r7, sp, #0
 800592e:	6078      	str	r0, [r7, #4]
 8005930:	6039      	str	r1, [r7, #0]
    // ...
    // Save the string some form of non-volatile memory, if possible.
    // ...
    printf( "BME680 Requesting: %lu Bytes for State storage\r\n", length );
 8005932:	683a      	ldr	r2, [r7, #0]
 8005934:	4b0d      	ldr	r3, [pc, #52]	; (800596c <state_save+0x44>)
 8005936:	0011      	movs	r1, r2
 8005938:	0018      	movs	r0, r3
 800593a:	f007 f8c9 	bl	800cad0 <iprintf>
    if( length > BSEC_MAX_PROPERTY_BLOB_SIZE )
 800593e:	683a      	ldr	r2, [r7, #0]
 8005940:	23e3      	movs	r3, #227	; 0xe3
 8005942:	005b      	lsls	r3, r3, #1
 8005944:	429a      	cmp	r2, r3
 8005946:	d80d      	bhi.n	8005964 <state_save+0x3c>
        return;

    memcpy( &hs.bsec_state, state_buffer, length );
 8005948:	683a      	ldr	r2, [r7, #0]
 800594a:	6879      	ldr	r1, [r7, #4]
 800594c:	4b08      	ldr	r3, [pc, #32]	; (8005970 <state_save+0x48>)
 800594e:	0018      	movs	r0, r3
 8005950:	f007 f8ac 	bl	800caac <memcpy>
    hs.bsec_state_valid = true;
 8005954:	4a07      	ldr	r2, [pc, #28]	; (8005974 <state_save+0x4c>)
 8005956:	23a2      	movs	r3, #162	; 0xa2
 8005958:	00db      	lsls	r3, r3, #3
 800595a:	5cd1      	ldrb	r1, [r2, r3]
 800595c:	2004      	movs	r0, #4
 800595e:	4301      	orrs	r1, r0
 8005960:	54d1      	strb	r1, [r2, r3]
 8005962:	e000      	b.n	8005966 <state_save+0x3e>
        return;
 8005964:	46c0      	nop			; (mov r8, r8)
}
 8005966:	46bd      	mov	sp, r7
 8005968:	b002      	add	sp, #8
 800596a:	bd80      	pop	{r7, pc}
 800596c:	0800ecb8 	.word	0x0800ecb8
 8005970:	2000087c 	.word	0x2000087c
 8005974:	200006f8 	.word	0x200006f8

08005978 <i2c_init_lux>:
    };
/******************************************************
 *               Function Definitions
 ******************************************************/
void i2c_init_lux(void)
{
 8005978:	b580      	push	{r7, lr}
 800597a:	af00      	add	r7, sp, #0
    if( init_LTR_329ALS() == true ) {
 800597c:	f7fe ffdc 	bl	8004938 <init_LTR_329ALS>
 8005980:	1e03      	subs	r3, r0, #0
 8005982:	d00a      	beq.n	800599a <i2c_init_lux+0x22>
        PRINTF( "Lux Initialized\r\n" );
        i2c_devices[ I2C_LTR_329ALS ].enabled = true;
 8005984:	4b0d      	ldr	r3, [pc, #52]	; (80059bc <i2c_init_lux+0x44>)
 8005986:	7f1a      	ldrb	r2, [r3, #28]
 8005988:	2102      	movs	r1, #2
 800598a:	430a      	orrs	r2, r1
 800598c:	771a      	strb	r2, [r3, #28]
        i2c_devices[ I2C_LTR_329ALS ].sensor_error = false;
 800598e:	4b0b      	ldr	r3, [pc, #44]	; (80059bc <i2c_init_lux+0x44>)
 8005990:	7f1a      	ldrb	r2, [r3, #28]
 8005992:	2101      	movs	r1, #1
 8005994:	438a      	bics	r2, r1
 8005996:	771a      	strb	r2, [r3, #28]
        PRINTF( "Failed to initialize Lux sensor\r\n" );
        reset_i2c( I2C_LTR_329ALS );
        i2c_devices[ I2C_LTR_329ALS ].enabled = false;
        i2c_devices[ I2C_LTR_329ALS ].sensor_error = true;
    }
}
 8005998:	e00c      	b.n	80059b4 <i2c_init_lux+0x3c>
        reset_i2c( I2C_LTR_329ALS );
 800599a:	2000      	movs	r0, #0
 800599c:	f000 fc48 	bl	8006230 <reset_i2c>
        i2c_devices[ I2C_LTR_329ALS ].enabled = false;
 80059a0:	4b06      	ldr	r3, [pc, #24]	; (80059bc <i2c_init_lux+0x44>)
 80059a2:	7f1a      	ldrb	r2, [r3, #28]
 80059a4:	2102      	movs	r1, #2
 80059a6:	438a      	bics	r2, r1
 80059a8:	771a      	strb	r2, [r3, #28]
        i2c_devices[ I2C_LTR_329ALS ].sensor_error = true;
 80059aa:	4b04      	ldr	r3, [pc, #16]	; (80059bc <i2c_init_lux+0x44>)
 80059ac:	7f1a      	ldrb	r2, [r3, #28]
 80059ae:	2101      	movs	r1, #1
 80059b0:	430a      	orrs	r2, r1
 80059b2:	771a      	strb	r2, [r3, #28]
}
 80059b4:	46c0      	nop			; (mov r8, r8)
 80059b6:	46bd      	mov	sp, r7
 80059b8:	bd80      	pop	{r7, pc}
 80059ba:	46c0      	nop			; (mov r8, r8)
 80059bc:	200005e8 	.word	0x200005e8

080059c0 <i2c_init_temp_humidity>:
void i2c_init_temp_humidity(void)
{
 80059c0:	b580      	push	{r7, lr}
 80059c2:	af00      	add	r7, sp, #0
    if( init_Si7020() == true ) {
 80059c4:	f7ff fc82 	bl	80052cc <init_Si7020>
 80059c8:	1e03      	subs	r3, r0, #0
 80059ca:	d00c      	beq.n	80059e6 <i2c_init_temp_humidity+0x26>
        PRINTF( "Temp Initialized\r\n" );
        i2c_devices[ I2C_Si7020 ].enabled = true;
 80059cc:	4b0f      	ldr	r3, [pc, #60]	; (8005a0c <i2c_init_temp_humidity+0x4c>)
 80059ce:	223c      	movs	r2, #60	; 0x3c
 80059d0:	5c99      	ldrb	r1, [r3, r2]
 80059d2:	2002      	movs	r0, #2
 80059d4:	4301      	orrs	r1, r0
 80059d6:	5499      	strb	r1, [r3, r2]
        i2c_devices[ I2C_Si7020 ].sensor_error = false;
 80059d8:	4b0c      	ldr	r3, [pc, #48]	; (8005a0c <i2c_init_temp_humidity+0x4c>)
 80059da:	223c      	movs	r2, #60	; 0x3c
 80059dc:	5c99      	ldrb	r1, [r3, r2]
 80059de:	2001      	movs	r0, #1
 80059e0:	4381      	bics	r1, r0
 80059e2:	5499      	strb	r1, [r3, r2]
        PRINTF( "Failed to initialize Temp sensor\r\n" );
        reset_i2c( I2C_Si7020 );
        i2c_devices[ I2C_Si7020 ].enabled = false;
        i2c_devices[ I2C_Si7020 ].sensor_error = true;
    }
}
 80059e4:	e00e      	b.n	8005a04 <i2c_init_temp_humidity+0x44>
        reset_i2c( I2C_Si7020 );
 80059e6:	2001      	movs	r0, #1
 80059e8:	f000 fc22 	bl	8006230 <reset_i2c>
        i2c_devices[ I2C_Si7020 ].enabled = false;
 80059ec:	4b07      	ldr	r3, [pc, #28]	; (8005a0c <i2c_init_temp_humidity+0x4c>)
 80059ee:	223c      	movs	r2, #60	; 0x3c
 80059f0:	5c99      	ldrb	r1, [r3, r2]
 80059f2:	2002      	movs	r0, #2
 80059f4:	4381      	bics	r1, r0
 80059f6:	5499      	strb	r1, [r3, r2]
        i2c_devices[ I2C_Si7020 ].sensor_error = true;
 80059f8:	4b04      	ldr	r3, [pc, #16]	; (8005a0c <i2c_init_temp_humidity+0x4c>)
 80059fa:	223c      	movs	r2, #60	; 0x3c
 80059fc:	5c99      	ldrb	r1, [r3, r2]
 80059fe:	2001      	movs	r0, #1
 8005a00:	4301      	orrs	r1, r0
 8005a02:	5499      	strb	r1, [r3, r2]
}
 8005a04:	46c0      	nop			; (mov r8, r8)
 8005a06:	46bd      	mov	sp, r7
 8005a08:	bd80      	pop	{r7, pc}
 8005a0a:	46c0      	nop			; (mov r8, r8)
 8005a0c:	200005e8 	.word	0x200005e8

08005a10 <i2c_init_CO2_voc>:
void i2c_init_CO2_voc(void)
{
 8005a10:	b580      	push	{r7, lr}
 8005a12:	af00      	add	r7, sp, #0
    if( init_SGP30() == true )  {
 8005a14:	f000 fc92 	bl	800633c <init_SGP30>
 8005a18:	1e03      	subs	r3, r0, #0
 8005a1a:	d00c      	beq.n	8005a36 <i2c_init_CO2_voc+0x26>
        PRINTF( "CO2/VOC Initialized\r\n" );
        i2c_devices[ I2C_SGP30 ].enabled = true;
 8005a1c:	4b0f      	ldr	r3, [pc, #60]	; (8005a5c <i2c_init_CO2_voc+0x4c>)
 8005a1e:	225c      	movs	r2, #92	; 0x5c
 8005a20:	5c99      	ldrb	r1, [r3, r2]
 8005a22:	2002      	movs	r0, #2
 8005a24:	4301      	orrs	r1, r0
 8005a26:	5499      	strb	r1, [r3, r2]
        i2c_devices[ I2C_SGP30 ].sensor_error = false;
 8005a28:	4b0c      	ldr	r3, [pc, #48]	; (8005a5c <i2c_init_CO2_voc+0x4c>)
 8005a2a:	225c      	movs	r2, #92	; 0x5c
 8005a2c:	5c99      	ldrb	r1, [r3, r2]
 8005a2e:	2001      	movs	r0, #1
 8005a30:	4381      	bics	r1, r0
 8005a32:	5499      	strb	r1, [r3, r2]
        PRINTF( "Failed to initialize CO2/VOC sensor\r\n" );
        reset_i2c( I2C_SGP30 );
        i2c_devices[ I2C_SGP30 ].enabled = false;
        i2c_devices[ I2C_SGP30 ].sensor_error = true;
    }
}
 8005a34:	e00e      	b.n	8005a54 <i2c_init_CO2_voc+0x44>
        reset_i2c( I2C_SGP30 );
 8005a36:	2002      	movs	r0, #2
 8005a38:	f000 fbfa 	bl	8006230 <reset_i2c>
        i2c_devices[ I2C_SGP30 ].enabled = false;
 8005a3c:	4b07      	ldr	r3, [pc, #28]	; (8005a5c <i2c_init_CO2_voc+0x4c>)
 8005a3e:	225c      	movs	r2, #92	; 0x5c
 8005a40:	5c99      	ldrb	r1, [r3, r2]
 8005a42:	2002      	movs	r0, #2
 8005a44:	4381      	bics	r1, r0
 8005a46:	5499      	strb	r1, [r3, r2]
        i2c_devices[ I2C_SGP30 ].sensor_error = true;
 8005a48:	4b04      	ldr	r3, [pc, #16]	; (8005a5c <i2c_init_CO2_voc+0x4c>)
 8005a4a:	225c      	movs	r2, #92	; 0x5c
 8005a4c:	5c99      	ldrb	r1, [r3, r2]
 8005a4e:	2001      	movs	r0, #1
 8005a50:	4301      	orrs	r1, r0
 8005a52:	5499      	strb	r1, [r3, r2]
}
 8005a54:	46c0      	nop			; (mov r8, r8)
 8005a56:	46bd      	mov	sp, r7
 8005a58:	bd80      	pop	{r7, pc}
 8005a5a:	46c0      	nop			; (mov r8, r8)
 8005a5c:	200005e8 	.word	0x200005e8

08005a60 <i2c_init_particulate_matter>:
void i2c_init_particulate_matter(void)
{
 8005a60:	b580      	push	{r7, lr}
 8005a62:	af00      	add	r7, sp, #0
    if( init_SPS30() == true )  {
 8005a64:	f000 fd9c 	bl	80065a0 <init_SPS30>
 8005a68:	1e03      	subs	r3, r0, #0
 8005a6a:	d00c      	beq.n	8005a86 <i2c_init_particulate_matter+0x26>
        PRINTF( "Particulate Matter Sensor Initialized\r\n" );
        i2c_devices[ I2C_SPS30 ].enabled = true;
 8005a6c:	4b0f      	ldr	r3, [pc, #60]	; (8005aac <i2c_init_particulate_matter+0x4c>)
 8005a6e:	227c      	movs	r2, #124	; 0x7c
 8005a70:	5c99      	ldrb	r1, [r3, r2]
 8005a72:	2002      	movs	r0, #2
 8005a74:	4301      	orrs	r1, r0
 8005a76:	5499      	strb	r1, [r3, r2]
        i2c_devices[ I2C_SPS30 ].sensor_error = false;
 8005a78:	4b0c      	ldr	r3, [pc, #48]	; (8005aac <i2c_init_particulate_matter+0x4c>)
 8005a7a:	227c      	movs	r2, #124	; 0x7c
 8005a7c:	5c99      	ldrb	r1, [r3, r2]
 8005a7e:	2001      	movs	r0, #1
 8005a80:	4381      	bics	r1, r0
 8005a82:	5499      	strb	r1, [r3, r2]
        PRINTF( "Failed to initialize Particulate Matter sensor\r\n" );
        reset_i2c( I2C_SPS30 );
        i2c_devices[ I2C_SPS30 ].enabled = false;
        i2c_devices[ I2C_SPS30 ].sensor_error = true;
    }
}
 8005a84:	e00e      	b.n	8005aa4 <i2c_init_particulate_matter+0x44>
        reset_i2c( I2C_SPS30 );
 8005a86:	2003      	movs	r0, #3
 8005a88:	f000 fbd2 	bl	8006230 <reset_i2c>
        i2c_devices[ I2C_SPS30 ].enabled = false;
 8005a8c:	4b07      	ldr	r3, [pc, #28]	; (8005aac <i2c_init_particulate_matter+0x4c>)
 8005a8e:	227c      	movs	r2, #124	; 0x7c
 8005a90:	5c99      	ldrb	r1, [r3, r2]
 8005a92:	2002      	movs	r0, #2
 8005a94:	4381      	bics	r1, r0
 8005a96:	5499      	strb	r1, [r3, r2]
        i2c_devices[ I2C_SPS30 ].sensor_error = true;
 8005a98:	4b04      	ldr	r3, [pc, #16]	; (8005aac <i2c_init_particulate_matter+0x4c>)
 8005a9a:	227c      	movs	r2, #124	; 0x7c
 8005a9c:	5c99      	ldrb	r1, [r3, r2]
 8005a9e:	2001      	movs	r0, #1
 8005aa0:	4301      	orrs	r1, r0
 8005aa2:	5499      	strb	r1, [r3, r2]
}
 8005aa4:	46c0      	nop			; (mov r8, r8)
 8005aa6:	46bd      	mov	sp, r7
 8005aa8:	bd80      	pop	{r7, pc}
 8005aaa:	46c0      	nop			; (mov r8, r8)
 8005aac:	200005e8 	.word	0x200005e8

08005ab0 <i2c_init_enviromental>:
void i2c_init_enviromental(void)
{
 8005ab0:	b580      	push	{r7, lr}
 8005ab2:	af00      	add	r7, sp, #0
    if( init_bme680() == true )  {
 8005ab4:	f7fe fa82 	bl	8003fbc <init_bme680>
 8005ab8:	1e03      	subs	r3, r0, #0
 8005aba:	d00c      	beq.n	8005ad6 <i2c_init_enviromental+0x26>
        PRINTF( "Environmental Sensor Initialized\r\n" );
        i2c_devices[ I2C_BME680 ].enabled = true;
 8005abc:	4b0f      	ldr	r3, [pc, #60]	; (8005afc <i2c_init_enviromental+0x4c>)
 8005abe:	229c      	movs	r2, #156	; 0x9c
 8005ac0:	5c99      	ldrb	r1, [r3, r2]
 8005ac2:	2002      	movs	r0, #2
 8005ac4:	4301      	orrs	r1, r0
 8005ac6:	5499      	strb	r1, [r3, r2]
        i2c_devices[ I2C_BME680 ].sensor_error = false;
 8005ac8:	4b0c      	ldr	r3, [pc, #48]	; (8005afc <i2c_init_enviromental+0x4c>)
 8005aca:	229c      	movs	r2, #156	; 0x9c
 8005acc:	5c99      	ldrb	r1, [r3, r2]
 8005ace:	2001      	movs	r0, #1
 8005ad0:	4381      	bics	r1, r0
 8005ad2:	5499      	strb	r1, [r3, r2]
        PRINTF( "Failed to initialize Environmental sensor\r\n" );
        reset_i2c( I2C_BME680 );
        i2c_devices[ I2C_BME680 ].enabled = false;
        i2c_devices[ I2C_BME680 ].sensor_error = true;
    }
}
 8005ad4:	e00e      	b.n	8005af4 <i2c_init_enviromental+0x44>
        reset_i2c( I2C_BME680 );
 8005ad6:	2004      	movs	r0, #4
 8005ad8:	f000 fbaa 	bl	8006230 <reset_i2c>
        i2c_devices[ I2C_BME680 ].enabled = false;
 8005adc:	4b07      	ldr	r3, [pc, #28]	; (8005afc <i2c_init_enviromental+0x4c>)
 8005ade:	229c      	movs	r2, #156	; 0x9c
 8005ae0:	5c99      	ldrb	r1, [r3, r2]
 8005ae2:	2002      	movs	r0, #2
 8005ae4:	4381      	bics	r1, r0
 8005ae6:	5499      	strb	r1, [r3, r2]
        i2c_devices[ I2C_BME680 ].sensor_error = true;
 8005ae8:	4b04      	ldr	r3, [pc, #16]	; (8005afc <i2c_init_enviromental+0x4c>)
 8005aea:	229c      	movs	r2, #156	; 0x9c
 8005aec:	5c99      	ldrb	r1, [r3, r2]
 8005aee:	2001      	movs	r0, #1
 8005af0:	4301      	orrs	r1, r0
 8005af2:	5499      	strb	r1, [r3, r2]
}
 8005af4:	46c0      	nop			; (mov r8, r8)
 8005af6:	46bd      	mov	sp, r7
 8005af8:	bd80      	pop	{r7, pc}
 8005afa:	46c0      	nop			; (mov r8, r8)
 8005afc:	200005e8 	.word	0x200005e8

08005b00 <i2c_init>:
  * @brief  i2c_init - i2c functions are called on timer based devices - setup a mutex to prevent reentantancy issues.
  * @param  None
  * @retval : None
  */
void i2c_init(void)
{
 8005b00:	b580      	push	{r7, lr}
 8005b02:	af00      	add	r7, sp, #0
    i2c_init_lux();
 8005b04:	f7ff ff38 	bl	8005978 <i2c_init_lux>
    i2c_init_temp_humidity();
 8005b08:	f7ff ff5a 	bl	80059c0 <i2c_init_temp_humidity>
    i2c_init_CO2_voc();
 8005b0c:	f7ff ff80 	bl	8005a10 <i2c_init_CO2_voc>
    i2c_init_particulate_matter();
 8005b10:	f7ff ffa6 	bl	8005a60 <i2c_init_particulate_matter>
    i2c_init_enviromental();
 8005b14:	f7ff ffcc 	bl	8005ab0 <i2c_init_enviromental>

    printf( "I2C Devices Initialized\r\n" );
 8005b18:	4b03      	ldr	r3, [pc, #12]	; (8005b28 <i2c_init+0x28>)
 8005b1a:	0018      	movs	r0, r3
 8005b1c:	f007 f852 	bl	800cbc4 <puts>
}
 8005b20:	46c0      	nop			; (mov r8, r8)
 8005b22:	46bd      	mov	sp, r7
 8005b24:	bd80      	pop	{r7, pc}
 8005b26:	46c0      	nop			; (mov r8, r8)
 8005b28:	0800edf0 	.word	0x0800edf0

08005b2c <i2c_manager_init>:
  * @brief  Initialize the i2c peripherals system
  * @param  None
  * @retval : None
  */
void i2c_manager_init( uint32_t current_time )
{
 8005b2c:	b580      	push	{r7, lr}
 8005b2e:	b082      	sub	sp, #8
 8005b30:	af00      	add	r7, sp, #0
 8005b32:	6078      	str	r0, [r7, #4]

    /*
     * Start clean
     */
    memset( &i2c_devices, 0x00, sizeof( i2c_devices ) );
 8005b34:	4b67      	ldr	r3, [pc, #412]	; (8005cd4 <i2c_manager_init+0x1a8>)
 8005b36:	22a0      	movs	r2, #160	; 0xa0
 8005b38:	2100      	movs	r1, #0
 8005b3a:	0018      	movs	r0, r3
 8005b3c:	f006 ffbf 	bl	800cabe <memset>
     * Setup each device
     */
    /*
     * LTR_329ALS, - Lux sensor
     */
    i2c_devices[ I2C_LTR_329ALS ].device = &hi2c2;
 8005b40:	4b64      	ldr	r3, [pc, #400]	; (8005cd4 <i2c_manager_init+0x1a8>)
 8005b42:	4a65      	ldr	r2, [pc, #404]	; (8005cd8 <i2c_manager_init+0x1ac>)
 8005b44:	601a      	str	r2, [r3, #0]
    i2c_devices[ I2C_LTR_329ALS ].address = I2C_LTR_329ALS_ADDRESS;    // External LUX Sensor LTR-329ALS
 8005b46:	4b63      	ldr	r3, [pc, #396]	; (8005cd4 <i2c_manager_init+0x1a8>)
 8005b48:	2229      	movs	r2, #41	; 0x29
 8005b4a:	711a      	strb	r2, [r3, #4]

    i2c_devices[ I2C_LTR_329ALS ].samples = 0;
 8005b4c:	4b61      	ldr	r3, [pc, #388]	; (8005cd4 <i2c_manager_init+0x1a8>)
 8005b4e:	2200      	movs	r2, #0
 8005b50:	609a      	str	r2, [r3, #8]
    i2c_devices[ I2C_LTR_329ALS ].sample_rate = DEFAULT_SAMPLE_RATE;
 8005b52:	4b60      	ldr	r3, [pc, #384]	; (8005cd4 <i2c_manager_init+0x1a8>)
 8005b54:	22fa      	movs	r2, #250	; 0xfa
 8005b56:	0092      	lsls	r2, r2, #2
 8005b58:	60da      	str	r2, [r3, #12]
    i2c_devices[ I2C_LTR_329ALS ].last_sample_time = current_time - ( SAMPLE_STAGGER * 2 );
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	3b91      	subs	r3, #145	; 0x91
 8005b5e:	3bff      	subs	r3, #255	; 0xff
 8005b60:	001a      	movs	r2, r3
 8005b62:	4b5c      	ldr	r3, [pc, #368]	; (8005cd4 <i2c_manager_init+0x1a8>)
 8005b64:	611a      	str	r2, [r3, #16]
    i2c_devices[ I2C_LTR_329ALS ].sensor_delay = 0;         // Ready to read immediately
 8005b66:	4b5b      	ldr	r3, [pc, #364]	; (8005cd4 <i2c_manager_init+0x1a8>)
 8005b68:	2200      	movs	r2, #0
 8005b6a:	615a      	str	r2, [r3, #20]
    i2c_devices[ I2C_LTR_329ALS ].error_count = 0;
 8005b6c:	4b59      	ldr	r3, [pc, #356]	; (8005cd4 <i2c_manager_init+0x1a8>)
 8005b6e:	2200      	movs	r2, #0
 8005b70:	619a      	str	r2, [r3, #24]
    i2c_devices[ I2C_LTR_329ALS ].sensor_error = false;
 8005b72:	4b58      	ldr	r3, [pc, #352]	; (8005cd4 <i2c_manager_init+0x1a8>)
 8005b74:	7f1a      	ldrb	r2, [r3, #28]
 8005b76:	2101      	movs	r1, #1
 8005b78:	438a      	bics	r2, r1
 8005b7a:	771a      	strb	r2, [r3, #28]
    i2c_devices[ I2C_LTR_329ALS ].enabled = true;
 8005b7c:	4b55      	ldr	r3, [pc, #340]	; (8005cd4 <i2c_manager_init+0x1a8>)
 8005b7e:	7f1a      	ldrb	r2, [r3, #28]
 8005b80:	2102      	movs	r1, #2
 8005b82:	430a      	orrs	r2, r1
 8005b84:	771a      	strb	r2, [r3, #28]
    /*
     * Si7020 - Temperature Humidity Sensor
     */
    i2c_devices[ I2C_Si7020 ].device = &hi2c2;
 8005b86:	4b53      	ldr	r3, [pc, #332]	; (8005cd4 <i2c_manager_init+0x1a8>)
 8005b88:	4a53      	ldr	r2, [pc, #332]	; (8005cd8 <i2c_manager_init+0x1ac>)
 8005b8a:	621a      	str	r2, [r3, #32]
    i2c_devices[ I2C_Si7020 ].address = I2C_Si7020_ADDRESS;        // Default for on board Temp / Humidity Sensor Si7020
 8005b8c:	4b51      	ldr	r3, [pc, #324]	; (8005cd4 <i2c_manager_init+0x1a8>)
 8005b8e:	2224      	movs	r2, #36	; 0x24
 8005b90:	2140      	movs	r1, #64	; 0x40
 8005b92:	5499      	strb	r1, [r3, r2]

    i2c_devices[ I2C_Si7020 ].samples = 0;
 8005b94:	4b4f      	ldr	r3, [pc, #316]	; (8005cd4 <i2c_manager_init+0x1a8>)
 8005b96:	2200      	movs	r2, #0
 8005b98:	629a      	str	r2, [r3, #40]	; 0x28
    i2c_devices[ I2C_Si7020 ].sample_rate = DEFAULT_SAMPLE_RATE;
 8005b9a:	4b4e      	ldr	r3, [pc, #312]	; (8005cd4 <i2c_manager_init+0x1a8>)
 8005b9c:	22fa      	movs	r2, #250	; 0xfa
 8005b9e:	0092      	lsls	r2, r2, #2
 8005ba0:	62da      	str	r2, [r3, #44]	; 0x2c
    i2c_devices[ I2C_Si7020 ].last_sample_time = current_time - ( SAMPLE_STAGGER * 3 );
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	4a4d      	ldr	r2, [pc, #308]	; (8005cdc <i2c_manager_init+0x1b0>)
 8005ba6:	189a      	adds	r2, r3, r2
 8005ba8:	4b4a      	ldr	r3, [pc, #296]	; (8005cd4 <i2c_manager_init+0x1a8>)
 8005baa:	631a      	str	r2, [r3, #48]	; 0x30
    i2c_devices[ I2C_Si7020 ].sensor_delay = 0;             // Ready to read immediately
 8005bac:	4b49      	ldr	r3, [pc, #292]	; (8005cd4 <i2c_manager_init+0x1a8>)
 8005bae:	2200      	movs	r2, #0
 8005bb0:	635a      	str	r2, [r3, #52]	; 0x34
    i2c_devices[ I2C_Si7020 ].error_count = 0;
 8005bb2:	4b48      	ldr	r3, [pc, #288]	; (8005cd4 <i2c_manager_init+0x1a8>)
 8005bb4:	2200      	movs	r2, #0
 8005bb6:	639a      	str	r2, [r3, #56]	; 0x38
    i2c_devices[ I2C_Si7020 ].sensor_error = false;
 8005bb8:	4b46      	ldr	r3, [pc, #280]	; (8005cd4 <i2c_manager_init+0x1a8>)
 8005bba:	223c      	movs	r2, #60	; 0x3c
 8005bbc:	5c99      	ldrb	r1, [r3, r2]
 8005bbe:	2001      	movs	r0, #1
 8005bc0:	4381      	bics	r1, r0
 8005bc2:	5499      	strb	r1, [r3, r2]
    i2c_devices[ I2C_Si7020 ].enabled = true;
 8005bc4:	4b43      	ldr	r3, [pc, #268]	; (8005cd4 <i2c_manager_init+0x1a8>)
 8005bc6:	223c      	movs	r2, #60	; 0x3c
 8005bc8:	5c99      	ldrb	r1, [r3, r2]
 8005bca:	2002      	movs	r0, #2
 8005bcc:	4301      	orrs	r1, r0
 8005bce:	5499      	strb	r1, [r3, r2]
    /*
     * SGP30 - CO2 / VOC Sensor
     */
    i2c_devices[ I2C_SGP30 ].device = &hi2c2;
 8005bd0:	4b40      	ldr	r3, [pc, #256]	; (8005cd4 <i2c_manager_init+0x1a8>)
 8005bd2:	4a41      	ldr	r2, [pc, #260]	; (8005cd8 <i2c_manager_init+0x1ac>)
 8005bd4:	641a      	str	r2, [r3, #64]	; 0x40
    i2c_devices[ I2C_SGP30 ].address = I2C_SGP30_ADDRESS;
 8005bd6:	4b3f      	ldr	r3, [pc, #252]	; (8005cd4 <i2c_manager_init+0x1a8>)
 8005bd8:	2244      	movs	r2, #68	; 0x44
 8005bda:	2158      	movs	r1, #88	; 0x58
 8005bdc:	5499      	strb	r1, [r3, r2]

    i2c_devices[ I2C_SGP30 ].samples = 0;
 8005bde:	4b3d      	ldr	r3, [pc, #244]	; (8005cd4 <i2c_manager_init+0x1a8>)
 8005be0:	2200      	movs	r2, #0
 8005be2:	649a      	str	r2, [r3, #72]	; 0x48
    i2c_devices[ I2C_SGP30 ].sample_rate = DEFAULT_SAMPLE_RATE;
 8005be4:	4b3b      	ldr	r3, [pc, #236]	; (8005cd4 <i2c_manager_init+0x1a8>)
 8005be6:	22fa      	movs	r2, #250	; 0xfa
 8005be8:	0092      	lsls	r2, r2, #2
 8005bea:	64da      	str	r2, [r3, #76]	; 0x4c
    i2c_devices[ I2C_SGP30 ].last_sample_time = current_time - ( SAMPLE_STAGGER * 4 );
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	4a3c      	ldr	r2, [pc, #240]	; (8005ce0 <i2c_manager_init+0x1b4>)
 8005bf0:	189a      	adds	r2, r3, r2
 8005bf2:	4b38      	ldr	r3, [pc, #224]	; (8005cd4 <i2c_manager_init+0x1a8>)
 8005bf4:	651a      	str	r2, [r3, #80]	; 0x50
    i2c_devices[ I2C_SGP30 ].sensor_delay = 0;             // Ready to read immediately
 8005bf6:	4b37      	ldr	r3, [pc, #220]	; (8005cd4 <i2c_manager_init+0x1a8>)
 8005bf8:	2200      	movs	r2, #0
 8005bfa:	655a      	str	r2, [r3, #84]	; 0x54
    i2c_devices[ I2C_SGP30 ].error_count = 0;
 8005bfc:	4b35      	ldr	r3, [pc, #212]	; (8005cd4 <i2c_manager_init+0x1a8>)
 8005bfe:	2200      	movs	r2, #0
 8005c00:	659a      	str	r2, [r3, #88]	; 0x58
    i2c_devices[ I2C_SGP30 ].sensor_error = false;
 8005c02:	4b34      	ldr	r3, [pc, #208]	; (8005cd4 <i2c_manager_init+0x1a8>)
 8005c04:	225c      	movs	r2, #92	; 0x5c
 8005c06:	5c99      	ldrb	r1, [r3, r2]
 8005c08:	2001      	movs	r0, #1
 8005c0a:	4381      	bics	r1, r0
 8005c0c:	5499      	strb	r1, [r3, r2]
    i2c_devices[ I2C_SGP30 ].enabled = true;
 8005c0e:	4b31      	ldr	r3, [pc, #196]	; (8005cd4 <i2c_manager_init+0x1a8>)
 8005c10:	225c      	movs	r2, #92	; 0x5c
 8005c12:	5c99      	ldrb	r1, [r3, r2]
 8005c14:	2002      	movs	r0, #2
 8005c16:	4301      	orrs	r1, r0
 8005c18:	5499      	strb	r1, [r3, r2]
    /*
     * SPS30 - Particulate Matter
     */
    i2c_devices[ I2C_SPS30 ].device = &hi2c2;
 8005c1a:	4b2e      	ldr	r3, [pc, #184]	; (8005cd4 <i2c_manager_init+0x1a8>)
 8005c1c:	4a2e      	ldr	r2, [pc, #184]	; (8005cd8 <i2c_manager_init+0x1ac>)
 8005c1e:	661a      	str	r2, [r3, #96]	; 0x60
    i2c_devices[ I2C_SPS30 ].address = I2C_SPS30_ADDRESS;
 8005c20:	4b2c      	ldr	r3, [pc, #176]	; (8005cd4 <i2c_manager_init+0x1a8>)
 8005c22:	2264      	movs	r2, #100	; 0x64
 8005c24:	2169      	movs	r1, #105	; 0x69
 8005c26:	5499      	strb	r1, [r3, r2]

    i2c_devices[ I2C_SPS30 ].samples = 0;
 8005c28:	4b2a      	ldr	r3, [pc, #168]	; (8005cd4 <i2c_manager_init+0x1a8>)
 8005c2a:	2200      	movs	r2, #0
 8005c2c:	669a      	str	r2, [r3, #104]	; 0x68
    i2c_devices[ I2C_SPS30 ].sample_rate = DEFAULT_SAMPLE_RATE;
 8005c2e:	4b29      	ldr	r3, [pc, #164]	; (8005cd4 <i2c_manager_init+0x1a8>)
 8005c30:	22fa      	movs	r2, #250	; 0xfa
 8005c32:	0092      	lsls	r2, r2, #2
 8005c34:	66da      	str	r2, [r3, #108]	; 0x6c
    i2c_devices[ I2C_SPS30 ].last_sample_time = current_time - ( SAMPLE_STAGGER * 5 );
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	4a2a      	ldr	r2, [pc, #168]	; (8005ce4 <i2c_manager_init+0x1b8>)
 8005c3a:	189a      	adds	r2, r3, r2
 8005c3c:	4b25      	ldr	r3, [pc, #148]	; (8005cd4 <i2c_manager_init+0x1a8>)
 8005c3e:	671a      	str	r2, [r3, #112]	; 0x70
    i2c_devices[ I2C_SPS30 ].sensor_delay = 1000;
 8005c40:	4b24      	ldr	r3, [pc, #144]	; (8005cd4 <i2c_manager_init+0x1a8>)
 8005c42:	22fa      	movs	r2, #250	; 0xfa
 8005c44:	0092      	lsls	r2, r2, #2
 8005c46:	675a      	str	r2, [r3, #116]	; 0x74
    i2c_devices[ I2C_SPS30 ].error_count = 0;
 8005c48:	4b22      	ldr	r3, [pc, #136]	; (8005cd4 <i2c_manager_init+0x1a8>)
 8005c4a:	2200      	movs	r2, #0
 8005c4c:	679a      	str	r2, [r3, #120]	; 0x78
    i2c_devices[ I2C_SPS30 ].sensor_error = false;
 8005c4e:	4b21      	ldr	r3, [pc, #132]	; (8005cd4 <i2c_manager_init+0x1a8>)
 8005c50:	227c      	movs	r2, #124	; 0x7c
 8005c52:	5c99      	ldrb	r1, [r3, r2]
 8005c54:	2001      	movs	r0, #1
 8005c56:	4381      	bics	r1, r0
 8005c58:	5499      	strb	r1, [r3, r2]
    i2c_devices[ I2C_SPS30 ].enabled = true;
 8005c5a:	4b1e      	ldr	r3, [pc, #120]	; (8005cd4 <i2c_manager_init+0x1a8>)
 8005c5c:	227c      	movs	r2, #124	; 0x7c
 8005c5e:	5c99      	ldrb	r1, [r3, r2]
 8005c60:	2002      	movs	r0, #2
 8005c62:	4301      	orrs	r1, r0
 8005c64:	5499      	strb	r1, [r3, r2]
    /*
     * BME680 - Environmental Sensor
     */
    i2c_devices[ I2C_BME680 ].device = &hi2c2;
 8005c66:	4b1b      	ldr	r3, [pc, #108]	; (8005cd4 <i2c_manager_init+0x1a8>)
 8005c68:	2180      	movs	r1, #128	; 0x80
 8005c6a:	4a1b      	ldr	r2, [pc, #108]	; (8005cd8 <i2c_manager_init+0x1ac>)
 8005c6c:	505a      	str	r2, [r3, r1]
    i2c_devices[ I2C_BME680 ].address = I2C_BME680_ADDRESS;
 8005c6e:	4b19      	ldr	r3, [pc, #100]	; (8005cd4 <i2c_manager_init+0x1a8>)
 8005c70:	2284      	movs	r2, #132	; 0x84
 8005c72:	2176      	movs	r1, #118	; 0x76
 8005c74:	5499      	strb	r1, [r3, r2]

    i2c_devices[ I2C_BME680 ].samples = 0;
 8005c76:	4b17      	ldr	r3, [pc, #92]	; (8005cd4 <i2c_manager_init+0x1a8>)
 8005c78:	2288      	movs	r2, #136	; 0x88
 8005c7a:	2100      	movs	r1, #0
 8005c7c:	5099      	str	r1, [r3, r2]
    i2c_devices[ I2C_BME680 ].sample_rate = 3000;
 8005c7e:	4b15      	ldr	r3, [pc, #84]	; (8005cd4 <i2c_manager_init+0x1a8>)
 8005c80:	228c      	movs	r2, #140	; 0x8c
 8005c82:	4919      	ldr	r1, [pc, #100]	; (8005ce8 <i2c_manager_init+0x1bc>)
 8005c84:	5099      	str	r1, [r3, r2]
    i2c_devices[ I2C_BME680 ].last_sample_time = current_time - ( SAMPLE_STAGGER * 6 );
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	4a18      	ldr	r2, [pc, #96]	; (8005cec <i2c_manager_init+0x1c0>)
 8005c8a:	189a      	adds	r2, r3, r2
 8005c8c:	4b11      	ldr	r3, [pc, #68]	; (8005cd4 <i2c_manager_init+0x1a8>)
 8005c8e:	2190      	movs	r1, #144	; 0x90
 8005c90:	505a      	str	r2, [r3, r1]
    i2c_devices[ I2C_BME680 ].sensor_delay = 0;
 8005c92:	4b10      	ldr	r3, [pc, #64]	; (8005cd4 <i2c_manager_init+0x1a8>)
 8005c94:	2294      	movs	r2, #148	; 0x94
 8005c96:	2100      	movs	r1, #0
 8005c98:	5099      	str	r1, [r3, r2]
    i2c_devices[ I2C_BME680 ].error_count = 0;
 8005c9a:	4b0e      	ldr	r3, [pc, #56]	; (8005cd4 <i2c_manager_init+0x1a8>)
 8005c9c:	2298      	movs	r2, #152	; 0x98
 8005c9e:	2100      	movs	r1, #0
 8005ca0:	5099      	str	r1, [r3, r2]
    i2c_devices[ I2C_BME680 ].sensor_error = false;
 8005ca2:	4b0c      	ldr	r3, [pc, #48]	; (8005cd4 <i2c_manager_init+0x1a8>)
 8005ca4:	229c      	movs	r2, #156	; 0x9c
 8005ca6:	5c99      	ldrb	r1, [r3, r2]
 8005ca8:	2001      	movs	r0, #1
 8005caa:	4381      	bics	r1, r0
 8005cac:	5499      	strb	r1, [r3, r2]
    i2c_devices[ I2C_BME680 ].enabled = true;
 8005cae:	4b09      	ldr	r3, [pc, #36]	; (8005cd4 <i2c_manager_init+0x1a8>)
 8005cb0:	229c      	movs	r2, #156	; 0x9c
 8005cb2:	5c99      	ldrb	r1, [r3, r2]
 8005cb4:	2002      	movs	r0, #2
 8005cb6:	4301      	orrs	r1, r0
 8005cb8:	5499      	strb	r1, [r3, r2]
    /*
     * Initialize all sensors now data structures are setup
     */
    i2c_init();
 8005cba:	f7ff ff21 	bl	8005b00 <i2c_init>
    i2c.error_reset_count = 0;
 8005cbe:	4b0c      	ldr	r3, [pc, #48]	; (8005cf0 <i2c_manager_init+0x1c4>)
 8005cc0:	2200      	movs	r2, #0
 8005cc2:	805a      	strh	r2, [r3, #2]
    i2c.state = SENSOR_SELECT_INIT;
 8005cc4:	4b0a      	ldr	r3, [pc, #40]	; (8005cf0 <i2c_manager_init+0x1c4>)
 8005cc6:	2201      	movs	r2, #1
 8005cc8:	701a      	strb	r2, [r3, #0]
}
 8005cca:	46c0      	nop			; (mov r8, r8)
 8005ccc:	46bd      	mov	sp, r7
 8005cce:	b002      	add	sp, #8
 8005cd0:	bd80      	pop	{r7, pc}
 8005cd2:	46c0      	nop			; (mov r8, r8)
 8005cd4:	200005e8 	.word	0x200005e8
 8005cd8:	20000c30 	.word	0x20000c30
 8005cdc:	fffffda8 	.word	0xfffffda8
 8005ce0:	fffffce0 	.word	0xfffffce0
 8005ce4:	fffffc18 	.word	0xfffffc18
 8005ce8:	00000bb8 	.word	0x00000bb8
 8005cec:	fffffb50 	.word	0xfffffb50
 8005cf0:	200005dc 	.word	0x200005dc

08005cf4 <i2c_sensor_process>:

void i2c_sensor_process( uint32_t current_time )
{
 8005cf4:	b580      	push	{r7, lr}
 8005cf6:	b084      	sub	sp, #16
 8005cf8:	af00      	add	r7, sp, #0
 8005cfa:	6078      	str	r0, [r7, #4]
    return;
#endif
    bool complete;
    uint16_t debug_factor;

    debug_factor = 1;
 8005cfc:	230c      	movs	r3, #12
 8005cfe:	18fb      	adds	r3, r7, r3
 8005d00:	2201      	movs	r2, #1
 8005d02:	801a      	strh	r2, [r3, #0]
        debug_factor = 10;
    }
#endif

    do {
        complete = false;
 8005d04:	230f      	movs	r3, #15
 8005d06:	18fb      	adds	r3, r7, r3
 8005d08:	2200      	movs	r2, #0
 8005d0a:	701a      	strb	r2, [r3, #0]
        switch( i2c.state ) {
 8005d0c:	4bbd      	ldr	r3, [pc, #756]	; (8006004 <i2c_sensor_process+0x310>)
 8005d0e:	781b      	ldrb	r3, [r3, #0]
 8005d10:	2b07      	cmp	r3, #7
 8005d12:	d900      	bls.n	8005d16 <i2c_sensor_process+0x22>
 8005d14:	e163      	b.n	8005fde <i2c_sensor_process+0x2ea>
 8005d16:	009a      	lsls	r2, r3, #2
 8005d18:	4bbb      	ldr	r3, [pc, #748]	; (8006008 <i2c_sensor_process+0x314>)
 8005d1a:	18d3      	adds	r3, r2, r3
 8005d1c:	681b      	ldr	r3, [r3, #0]
 8005d1e:	469f      	mov	pc, r3
            case SENSOR_RESET_I2C :
                i2c_init();
 8005d20:	f7ff feee 	bl	8005b00 <i2c_init>
                i2c.state = SENSOR_SELECT_INIT;
 8005d24:	4bb7      	ldr	r3, [pc, #732]	; (8006004 <i2c_sensor_process+0x310>)
 8005d26:	2201      	movs	r2, #1
 8005d28:	701a      	strb	r2, [r3, #0]
                break;
 8005d2a:	e15d      	b.n	8005fe8 <i2c_sensor_process+0x2f4>
            case SENSOR_SELECT_INIT :
                i2c.device = 0;
 8005d2c:	4bb5      	ldr	r3, [pc, #724]	; (8006004 <i2c_sensor_process+0x310>)
 8005d2e:	2200      	movs	r2, #0
 8005d30:	711a      	strb	r2, [r3, #4]
                i2c.state = SENSOR_SELECT_SENSOR;
 8005d32:	4bb4      	ldr	r3, [pc, #720]	; (8006004 <i2c_sensor_process+0x310>)
 8005d34:	2202      	movs	r2, #2
 8005d36:	701a      	strb	r2, [r3, #0]
                break;
 8005d38:	e156      	b.n	8005fe8 <i2c_sensor_process+0x2f4>
            case SENSOR_SELECT_SENSOR :
                if( ( i2c_devices[ i2c.device ].enabled == true ) && ( i2c_devices[ i2c.device ].sample_rate != 0 ) &&
 8005d3a:	4bb2      	ldr	r3, [pc, #712]	; (8006004 <i2c_sensor_process+0x310>)
 8005d3c:	791b      	ldrb	r3, [r3, #4]
 8005d3e:	4ab3      	ldr	r2, [pc, #716]	; (800600c <i2c_sensor_process+0x318>)
 8005d40:	2118      	movs	r1, #24
 8005d42:	015b      	lsls	r3, r3, #5
 8005d44:	18d3      	adds	r3, r2, r3
 8005d46:	185b      	adds	r3, r3, r1
 8005d48:	791b      	ldrb	r3, [r3, #4]
 8005d4a:	079b      	lsls	r3, r3, #30
 8005d4c:	0fdb      	lsrs	r3, r3, #31
 8005d4e:	b2db      	uxtb	r3, r3
 8005d50:	2b01      	cmp	r3, #1
 8005d52:	d12e      	bne.n	8005db2 <i2c_sensor_process+0xbe>
 8005d54:	4bab      	ldr	r3, [pc, #684]	; (8006004 <i2c_sensor_process+0x310>)
 8005d56:	791b      	ldrb	r3, [r3, #4]
 8005d58:	4aac      	ldr	r2, [pc, #688]	; (800600c <i2c_sensor_process+0x318>)
 8005d5a:	015b      	lsls	r3, r3, #5
 8005d5c:	18d3      	adds	r3, r2, r3
 8005d5e:	330c      	adds	r3, #12
 8005d60:	681b      	ldr	r3, [r3, #0]
 8005d62:	2b00      	cmp	r3, #0
 8005d64:	d025      	beq.n	8005db2 <i2c_sensor_process+0xbe>
                        ( imx_is_later( current_time, i2c_devices[ i2c.device ].last_sample_time +
 8005d66:	4ba7      	ldr	r3, [pc, #668]	; (8006004 <i2c_sensor_process+0x310>)
 8005d68:	791b      	ldrb	r3, [r3, #4]
 8005d6a:	4aa8      	ldr	r2, [pc, #672]	; (800600c <i2c_sensor_process+0x318>)
 8005d6c:	015b      	lsls	r3, r3, #5
 8005d6e:	18d3      	adds	r3, r2, r3
 8005d70:	3310      	adds	r3, #16
 8005d72:	681a      	ldr	r2, [r3, #0]
                        ( i2c_devices[ i2c.device ].sample_rate * debug_factor ) ) == true)  ) {
 8005d74:	4ba3      	ldr	r3, [pc, #652]	; (8006004 <i2c_sensor_process+0x310>)
 8005d76:	791b      	ldrb	r3, [r3, #4]
 8005d78:	49a4      	ldr	r1, [pc, #656]	; (800600c <i2c_sensor_process+0x318>)
 8005d7a:	015b      	lsls	r3, r3, #5
 8005d7c:	18cb      	adds	r3, r1, r3
 8005d7e:	330c      	adds	r3, #12
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	210c      	movs	r1, #12
 8005d84:	1879      	adds	r1, r7, r1
 8005d86:	8809      	ldrh	r1, [r1, #0]
 8005d88:	434b      	muls	r3, r1
                        ( imx_is_later( current_time, i2c_devices[ i2c.device ].last_sample_time +
 8005d8a:	18d2      	adds	r2, r2, r3
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	0011      	movs	r1, r2
 8005d90:	0018      	movs	r0, r3
 8005d92:	f001 fd74 	bl	800787e <imx_is_later>
 8005d96:	1e03      	subs	r3, r0, #0
                if( ( i2c_devices[ i2c.device ].enabled == true ) && ( i2c_devices[ i2c.device ].sample_rate != 0 ) &&
 8005d98:	d00b      	beq.n	8005db2 <i2c_sensor_process+0xbe>
                    /*
                     * Process this device
                     */
                    i2c_devices[ i2c.device ].last_sample_time = current_time;
 8005d9a:	4b9a      	ldr	r3, [pc, #616]	; (8006004 <i2c_sensor_process+0x310>)
 8005d9c:	791b      	ldrb	r3, [r3, #4]
 8005d9e:	4a9b      	ldr	r2, [pc, #620]	; (800600c <i2c_sensor_process+0x318>)
 8005da0:	015b      	lsls	r3, r3, #5
 8005da2:	18d3      	adds	r3, r2, r3
 8005da4:	3310      	adds	r3, #16
 8005da6:	687a      	ldr	r2, [r7, #4]
 8005da8:	601a      	str	r2, [r3, #0]
                    i2c.state = SENSOR_REQUEST;
 8005daa:	4b96      	ldr	r3, [pc, #600]	; (8006004 <i2c_sensor_process+0x310>)
 8005dac:	2203      	movs	r2, #3
 8005dae:	701a      	strb	r2, [r3, #0]
                } else
                    i2c.state = SENSOR_NEXT;
                break;
 8005db0:	e11a      	b.n	8005fe8 <i2c_sensor_process+0x2f4>
                    i2c.state = SENSOR_NEXT;
 8005db2:	4b94      	ldr	r3, [pc, #592]	; (8006004 <i2c_sensor_process+0x310>)
 8005db4:	2206      	movs	r2, #6
 8005db6:	701a      	strb	r2, [r3, #0]
                break;
 8005db8:	e116      	b.n	8005fe8 <i2c_sensor_process+0x2f4>
            case SENSOR_REQUEST :
                i2c_devices[ i2c.device ].samples += 1;
 8005dba:	4b92      	ldr	r3, [pc, #584]	; (8006004 <i2c_sensor_process+0x310>)
 8005dbc:	791b      	ldrb	r3, [r3, #4]
 8005dbe:	4a93      	ldr	r2, [pc, #588]	; (800600c <i2c_sensor_process+0x318>)
 8005dc0:	015b      	lsls	r3, r3, #5
 8005dc2:	18d3      	adds	r3, r2, r3
 8005dc4:	3308      	adds	r3, #8
 8005dc6:	681b      	ldr	r3, [r3, #0]
 8005dc8:	4a8e      	ldr	r2, [pc, #568]	; (8006004 <i2c_sensor_process+0x310>)
 8005dca:	7912      	ldrb	r2, [r2, #4]
 8005dcc:	0010      	movs	r0, r2
 8005dce:	1c5a      	adds	r2, r3, #1
 8005dd0:	498e      	ldr	r1, [pc, #568]	; (800600c <i2c_sensor_process+0x318>)
 8005dd2:	0143      	lsls	r3, r0, #5
 8005dd4:	18cb      	adds	r3, r1, r3
 8005dd6:	3308      	adds	r3, #8
 8005dd8:	601a      	str	r2, [r3, #0]
                PRINTF( "Sensor Request, Sensor: %u\r\n", i2c.device );
                switch( i2c.device ) {
 8005dda:	4b8a      	ldr	r3, [pc, #552]	; (8006004 <i2c_sensor_process+0x310>)
 8005ddc:	791b      	ldrb	r3, [r3, #4]
 8005dde:	2b04      	cmp	r3, #4
 8005de0:	d900      	bls.n	8005de4 <i2c_sensor_process+0xf0>
 8005de2:	e06d      	b.n	8005ec0 <i2c_sensor_process+0x1cc>
 8005de4:	009a      	lsls	r2, r3, #2
 8005de6:	4b8a      	ldr	r3, [pc, #552]	; (8006010 <i2c_sensor_process+0x31c>)
 8005de8:	18d3      	adds	r3, r2, r3
 8005dea:	681b      	ldr	r3, [r3, #0]
 8005dec:	469f      	mov	pc, r3
                    case I2C_LTR_329ALS :
                        if( update_lux() == true ){
 8005dee:	f7fe fd31 	bl	8004854 <update_lux>
 8005df2:	1e03      	subs	r3, r0, #0
 8005df4:	d005      	beq.n	8005e02 <i2c_sensor_process+0x10e>
                            i2c_devices[ I2C_LTR_329ALS ].sensor_error = false;
 8005df6:	4b85      	ldr	r3, [pc, #532]	; (800600c <i2c_sensor_process+0x318>)
 8005df8:	7f1a      	ldrb	r2, [r3, #28]
 8005dfa:	2101      	movs	r1, #1
 8005dfc:	438a      	bics	r2, r1
 8005dfe:	771a      	strb	r2, [r3, #28]
 8005e00:	e004      	b.n	8005e0c <i2c_sensor_process+0x118>
                        } else
                            i2c_devices[ I2C_LTR_329ALS ].sensor_error = true;
 8005e02:	4b82      	ldr	r3, [pc, #520]	; (800600c <i2c_sensor_process+0x318>)
 8005e04:	7f1a      	ldrb	r2, [r3, #28]
 8005e06:	2101      	movs	r1, #1
 8005e08:	430a      	orrs	r2, r1
 8005e0a:	771a      	strb	r2, [r3, #28]
                        i2c.state = SENSOR_REQUEST_COMPLETE;
 8005e0c:	4b7d      	ldr	r3, [pc, #500]	; (8006004 <i2c_sensor_process+0x310>)
 8005e0e:	2207      	movs	r2, #7
 8005e10:	701a      	strb	r2, [r3, #0]
                        break;
 8005e12:	e059      	b.n	8005ec8 <i2c_sensor_process+0x1d4>
                    case I2C_Si7020 :
                        if( update_temp_humidity() == true ) {
 8005e14:	f7fe fd62 	bl	80048dc <update_temp_humidity>
 8005e18:	1e03      	subs	r3, r0, #0
 8005e1a:	d006      	beq.n	8005e2a <i2c_sensor_process+0x136>
                            /*
                             * Reset any sensor error
                             */
                            i2c_devices[ I2C_Si7020 ].sensor_error = false;
 8005e1c:	4b7b      	ldr	r3, [pc, #492]	; (800600c <i2c_sensor_process+0x318>)
 8005e1e:	223c      	movs	r2, #60	; 0x3c
 8005e20:	5c99      	ldrb	r1, [r3, r2]
 8005e22:	2001      	movs	r0, #1
 8005e24:	4381      	bics	r1, r0
 8005e26:	5499      	strb	r1, [r3, r2]
 8005e28:	e005      	b.n	8005e36 <i2c_sensor_process+0x142>
                        } else {
                            i2c_devices[ I2C_Si7020 ].sensor_error = true;
 8005e2a:	4b78      	ldr	r3, [pc, #480]	; (800600c <i2c_sensor_process+0x318>)
 8005e2c:	223c      	movs	r2, #60	; 0x3c
 8005e2e:	5c99      	ldrb	r1, [r3, r2]
 8005e30:	2001      	movs	r0, #1
 8005e32:	4301      	orrs	r1, r0
 8005e34:	5499      	strb	r1, [r3, r2]
                        }
                        i2c.state = SENSOR_REQUEST_COMPLETE;
 8005e36:	4b73      	ldr	r3, [pc, #460]	; (8006004 <i2c_sensor_process+0x310>)
 8005e38:	2207      	movs	r2, #7
 8005e3a:	701a      	strb	r2, [r3, #0]
                        break;
 8005e3c:	e044      	b.n	8005ec8 <i2c_sensor_process+0x1d4>
                    case I2C_SGP30 :
                        if( update_co2_voc() == true ) {
 8005e3e:	f7fe f8fd 	bl	800403c <update_co2_voc>
 8005e42:	1e03      	subs	r3, r0, #0
 8005e44:	d006      	beq.n	8005e54 <i2c_sensor_process+0x160>
                            /*
                             * Reset any sensor error
                             */
                            i2c_devices[ I2C_SGP30 ].sensor_error = false;
 8005e46:	4b71      	ldr	r3, [pc, #452]	; (800600c <i2c_sensor_process+0x318>)
 8005e48:	225c      	movs	r2, #92	; 0x5c
 8005e4a:	5c99      	ldrb	r1, [r3, r2]
 8005e4c:	2001      	movs	r0, #1
 8005e4e:	4381      	bics	r1, r0
 8005e50:	5499      	strb	r1, [r3, r2]
 8005e52:	e005      	b.n	8005e60 <i2c_sensor_process+0x16c>
                        } else {
                            i2c_devices[ I2C_SGP30 ].sensor_error = true;
 8005e54:	4b6d      	ldr	r3, [pc, #436]	; (800600c <i2c_sensor_process+0x318>)
 8005e56:	225c      	movs	r2, #92	; 0x5c
 8005e58:	5c99      	ldrb	r1, [r3, r2]
 8005e5a:	2001      	movs	r0, #1
 8005e5c:	4301      	orrs	r1, r0
 8005e5e:	5499      	strb	r1, [r3, r2]
                        }
                        i2c.state = SENSOR_REQUEST_COMPLETE;
 8005e60:	4b68      	ldr	r3, [pc, #416]	; (8006004 <i2c_sensor_process+0x310>)
 8005e62:	2207      	movs	r2, #7
 8005e64:	701a      	strb	r2, [r3, #0]
                        break;
 8005e66:	e02f      	b.n	8005ec8 <i2c_sensor_process+0x1d4>
                    case I2C_SPS30 :
                        if( start_particulate_matter_measurement() == true ) {
 8005e68:	f000 fc48 	bl	80066fc <start_particulate_matter_measurement>
 8005e6c:	1e03      	subs	r3, r0, #0
 8005e6e:	d006      	beq.n	8005e7e <i2c_sensor_process+0x18a>
                            /*
                             * Reset any sensor error
                             */
                            i2c_devices[ I2C_SPS30 ].sensor_error = false;
 8005e70:	4b66      	ldr	r3, [pc, #408]	; (800600c <i2c_sensor_process+0x318>)
 8005e72:	227c      	movs	r2, #124	; 0x7c
 8005e74:	5c99      	ldrb	r1, [r3, r2]
 8005e76:	2001      	movs	r0, #1
 8005e78:	4381      	bics	r1, r0
 8005e7a:	5499      	strb	r1, [r3, r2]
 8005e7c:	e005      	b.n	8005e8a <i2c_sensor_process+0x196>
                        } else {
                            i2c_devices[ I2C_SPS30 ].sensor_error = true;
 8005e7e:	4b63      	ldr	r3, [pc, #396]	; (800600c <i2c_sensor_process+0x318>)
 8005e80:	227c      	movs	r2, #124	; 0x7c
 8005e82:	5c99      	ldrb	r1, [r3, r2]
 8005e84:	2001      	movs	r0, #1
 8005e86:	4301      	orrs	r1, r0
 8005e88:	5499      	strb	r1, [r3, r2]
                        }
                        i2c.state = SENSOR_WAIT_SENSOR_PROCESSING_TIME;
 8005e8a:	4b5e      	ldr	r3, [pc, #376]	; (8006004 <i2c_sensor_process+0x310>)
 8005e8c:	2204      	movs	r2, #4
 8005e8e:	701a      	strb	r2, [r3, #0]
                        break;
 8005e90:	e01a      	b.n	8005ec8 <i2c_sensor_process+0x1d4>
                    case I2C_BME680 :
                        if( get_environmental_sensor_measurement( current_time ) == true ) {
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	0018      	movs	r0, r3
 8005e96:	f7ff fc29 	bl	80056ec <get_environmental_sensor_measurement>
 8005e9a:	1e03      	subs	r3, r0, #0
 8005e9c:	d006      	beq.n	8005eac <i2c_sensor_process+0x1b8>
                            /*
                             * Reset any sensor error
                             */
                            i2c_devices[ I2C_BME680 ].sensor_error = false;
 8005e9e:	4b5b      	ldr	r3, [pc, #364]	; (800600c <i2c_sensor_process+0x318>)
 8005ea0:	229c      	movs	r2, #156	; 0x9c
 8005ea2:	5c99      	ldrb	r1, [r3, r2]
 8005ea4:	2001      	movs	r0, #1
 8005ea6:	4381      	bics	r1, r0
 8005ea8:	5499      	strb	r1, [r3, r2]
 8005eaa:	e005      	b.n	8005eb8 <i2c_sensor_process+0x1c4>
                        } else {
                            i2c_devices[ I2C_BME680 ].sensor_error = true;
 8005eac:	4b57      	ldr	r3, [pc, #348]	; (800600c <i2c_sensor_process+0x318>)
 8005eae:	229c      	movs	r2, #156	; 0x9c
 8005eb0:	5c99      	ldrb	r1, [r3, r2]
 8005eb2:	2001      	movs	r0, #1
 8005eb4:	4301      	orrs	r1, r0
 8005eb6:	5499      	strb	r1, [r3, r2]
                        }
                        i2c.state = SENSOR_WAIT_SENSOR_PROCESSING_TIME;
 8005eb8:	4b52      	ldr	r3, [pc, #328]	; (8006004 <i2c_sensor_process+0x310>)
 8005eba:	2204      	movs	r2, #4
 8005ebc:	701a      	strb	r2, [r3, #0]
                        break;
 8005ebe:	e003      	b.n	8005ec8 <i2c_sensor_process+0x1d4>

                    default :   // Something wrong here
                        i2c.state = SENSOR_SELECT_INIT;
 8005ec0:	4b50      	ldr	r3, [pc, #320]	; (8006004 <i2c_sensor_process+0x310>)
 8005ec2:	2201      	movs	r2, #1
 8005ec4:	701a      	strb	r2, [r3, #0]
                        break;
 8005ec6:	46c0      	nop			; (mov r8, r8)
                }
                break;
 8005ec8:	e08e      	b.n	8005fe8 <i2c_sensor_process+0x2f4>
            case SENSOR_WAIT_SENSOR_PROCESSING_TIME :
                if( imx_is_later( current_time, i2c.write_time + i2c_devices[ i2c.device ].sensor_delay ) )
 8005eca:	4b4e      	ldr	r3, [pc, #312]	; (8006004 <i2c_sensor_process+0x310>)
 8005ecc:	689a      	ldr	r2, [r3, #8]
 8005ece:	4b4d      	ldr	r3, [pc, #308]	; (8006004 <i2c_sensor_process+0x310>)
 8005ed0:	791b      	ldrb	r3, [r3, #4]
 8005ed2:	494e      	ldr	r1, [pc, #312]	; (800600c <i2c_sensor_process+0x318>)
 8005ed4:	015b      	lsls	r3, r3, #5
 8005ed6:	18cb      	adds	r3, r1, r3
 8005ed8:	3314      	adds	r3, #20
 8005eda:	681b      	ldr	r3, [r3, #0]
 8005edc:	18d2      	adds	r2, r2, r3
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	0011      	movs	r1, r2
 8005ee2:	0018      	movs	r0, r3
 8005ee4:	f001 fccb 	bl	800787e <imx_is_later>
 8005ee8:	1e03      	subs	r3, r0, #0
 8005eea:	d100      	bne.n	8005eee <i2c_sensor_process+0x1fa>
 8005eec:	e07b      	b.n	8005fe6 <i2c_sensor_process+0x2f2>
                    i2c.state = SENSOR_READ;
 8005eee:	4b45      	ldr	r3, [pc, #276]	; (8006004 <i2c_sensor_process+0x310>)
 8005ef0:	2205      	movs	r2, #5
 8005ef2:	701a      	strb	r2, [r3, #0]
                break;
 8005ef4:	e077      	b.n	8005fe6 <i2c_sensor_process+0x2f2>
            case SENSOR_READ :
                switch( i2c.device ) {
 8005ef6:	4b43      	ldr	r3, [pc, #268]	; (8006004 <i2c_sensor_process+0x310>)
 8005ef8:	791b      	ldrb	r3, [r3, #4]
 8005efa:	2b03      	cmp	r3, #3
 8005efc:	d114      	bne.n	8005f28 <i2c_sensor_process+0x234>
                    case I2C_SPS30 :
                        if( update_particulate_matter() == true ) {
 8005efe:	f000 fc11 	bl	8006724 <update_particulate_matter>
 8005f02:	1e03      	subs	r3, r0, #0
 8005f04:	d006      	beq.n	8005f14 <i2c_sensor_process+0x220>
                            i2c_devices[ I2C_SPS30 ].sensor_error = false;
 8005f06:	4b41      	ldr	r3, [pc, #260]	; (800600c <i2c_sensor_process+0x318>)
 8005f08:	227c      	movs	r2, #124	; 0x7c
 8005f0a:	5c99      	ldrb	r1, [r3, r2]
 8005f0c:	2001      	movs	r0, #1
 8005f0e:	4381      	bics	r1, r0
 8005f10:	5499      	strb	r1, [r3, r2]
 8005f12:	e005      	b.n	8005f20 <i2c_sensor_process+0x22c>
                        } else {
                            i2c_devices[ I2C_SPS30 ].sensor_error = true;
 8005f14:	4b3d      	ldr	r3, [pc, #244]	; (800600c <i2c_sensor_process+0x318>)
 8005f16:	227c      	movs	r2, #124	; 0x7c
 8005f18:	5c99      	ldrb	r1, [r3, r2]
 8005f1a:	2001      	movs	r0, #1
 8005f1c:	4301      	orrs	r1, r0
 8005f1e:	5499      	strb	r1, [r3, r2]
                        }
                        i2c.state = SENSOR_REQUEST_COMPLETE;
 8005f20:	4b38      	ldr	r3, [pc, #224]	; (8006004 <i2c_sensor_process+0x310>)
 8005f22:	2207      	movs	r2, #7
 8005f24:	701a      	strb	r2, [r3, #0]
                        break;
 8005f26:	e003      	b.n	8005f30 <i2c_sensor_process+0x23c>
                default:
                        i2c.state = SENSOR_REQUEST_COMPLETE;
 8005f28:	4b36      	ldr	r3, [pc, #216]	; (8006004 <i2c_sensor_process+0x310>)
 8005f2a:	2207      	movs	r2, #7
 8005f2c:	701a      	strb	r2, [r3, #0]
                        break;
 8005f2e:	46c0      	nop			; (mov r8, r8)
                }
                break;
 8005f30:	e05a      	b.n	8005fe8 <i2c_sensor_process+0x2f4>
            case SENSOR_REQUEST_COMPLETE :
                i2c_devices[ i2c.device ].last_sample_time = current_time;
 8005f32:	4b34      	ldr	r3, [pc, #208]	; (8006004 <i2c_sensor_process+0x310>)
 8005f34:	791b      	ldrb	r3, [r3, #4]
 8005f36:	4a35      	ldr	r2, [pc, #212]	; (800600c <i2c_sensor_process+0x318>)
 8005f38:	015b      	lsls	r3, r3, #5
 8005f3a:	18d3      	adds	r3, r2, r3
 8005f3c:	3310      	adds	r3, #16
 8005f3e:	687a      	ldr	r2, [r7, #4]
 8005f40:	601a      	str	r2, [r3, #0]
                i2c.state = SENSOR_NEXT;
 8005f42:	4b30      	ldr	r3, [pc, #192]	; (8006004 <i2c_sensor_process+0x310>)
 8005f44:	2206      	movs	r2, #6
 8005f46:	701a      	strb	r2, [r3, #0]
                break;
 8005f48:	e04e      	b.n	8005fe8 <i2c_sensor_process+0x2f4>
            case SENSOR_NEXT :
                i2c.device += 1;
 8005f4a:	4b2e      	ldr	r3, [pc, #184]	; (8006004 <i2c_sensor_process+0x310>)
 8005f4c:	791b      	ldrb	r3, [r3, #4]
 8005f4e:	3301      	adds	r3, #1
 8005f50:	b2da      	uxtb	r2, r3
 8005f52:	4b2c      	ldr	r3, [pc, #176]	; (8006004 <i2c_sensor_process+0x310>)
 8005f54:	711a      	strb	r2, [r3, #4]
                if( i2c.device >= NO_I2C_DEVICES ) {
 8005f56:	4b2b      	ldr	r3, [pc, #172]	; (8006004 <i2c_sensor_process+0x310>)
 8005f58:	791b      	ldrb	r3, [r3, #4]
 8005f5a:	2b04      	cmp	r3, #4
 8005f5c:	d937      	bls.n	8005fce <i2c_sensor_process+0x2da>
                    /*
                     * See if we have any sensors in error condition and try to re initialize them
                     */
                    i2c.error_reset_count += 1;
 8005f5e:	4b29      	ldr	r3, [pc, #164]	; (8006004 <i2c_sensor_process+0x310>)
 8005f60:	885b      	ldrh	r3, [r3, #2]
 8005f62:	3301      	adds	r3, #1
 8005f64:	b29a      	uxth	r2, r3
 8005f66:	4b27      	ldr	r3, [pc, #156]	; (8006004 <i2c_sensor_process+0x310>)
 8005f68:	805a      	strh	r2, [r3, #2]
                    if( i2c.error_reset_count >= ERROR_RESET_MAX ) {
 8005f6a:	4b26      	ldr	r3, [pc, #152]	; (8006004 <i2c_sensor_process+0x310>)
 8005f6c:	885b      	ldrh	r3, [r3, #2]
 8005f6e:	4a29      	ldr	r2, [pc, #164]	; (8006014 <i2c_sensor_process+0x320>)
 8005f70:	4293      	cmp	r3, r2
 8005f72:	d929      	bls.n	8005fc8 <i2c_sensor_process+0x2d4>
                        if( i2c_devices[ I2C_LTR_329ALS ].sensor_error == true ) {
 8005f74:	4b25      	ldr	r3, [pc, #148]	; (800600c <i2c_sensor_process+0x318>)
 8005f76:	7f1b      	ldrb	r3, [r3, #28]
 8005f78:	2201      	movs	r2, #1
 8005f7a:	4013      	ands	r3, r2
 8005f7c:	b2db      	uxtb	r3, r3
 8005f7e:	2b00      	cmp	r3, #0
 8005f80:	d001      	beq.n	8005f86 <i2c_sensor_process+0x292>
                            i2c_init_lux();
 8005f82:	f7ff fcf9 	bl	8005978 <i2c_init_lux>
                        }
                        if( i2c_devices[ I2C_Si7020 ].sensor_error == true ) {
 8005f86:	4b21      	ldr	r3, [pc, #132]	; (800600c <i2c_sensor_process+0x318>)
 8005f88:	223c      	movs	r2, #60	; 0x3c
 8005f8a:	5c9b      	ldrb	r3, [r3, r2]
 8005f8c:	2201      	movs	r2, #1
 8005f8e:	4013      	ands	r3, r2
 8005f90:	b2db      	uxtb	r3, r3
 8005f92:	2b00      	cmp	r3, #0
 8005f94:	d001      	beq.n	8005f9a <i2c_sensor_process+0x2a6>
                            i2c_init_temp_humidity();
 8005f96:	f7ff fd13 	bl	80059c0 <i2c_init_temp_humidity>
                        }
                        if( i2c_devices[ I2C_SGP30 ].sensor_error == true ) {
 8005f9a:	4b1c      	ldr	r3, [pc, #112]	; (800600c <i2c_sensor_process+0x318>)
 8005f9c:	225c      	movs	r2, #92	; 0x5c
 8005f9e:	5c9b      	ldrb	r3, [r3, r2]
 8005fa0:	2201      	movs	r2, #1
 8005fa2:	4013      	ands	r3, r2
 8005fa4:	b2db      	uxtb	r3, r3
 8005fa6:	2b00      	cmp	r3, #0
 8005fa8:	d001      	beq.n	8005fae <i2c_sensor_process+0x2ba>
                            i2c_init_CO2_voc();
 8005faa:	f7ff fd31 	bl	8005a10 <i2c_init_CO2_voc>
                        }
                        if( i2c_devices[ I2C_SPS30 ].sensor_error == true ) {
 8005fae:	4b17      	ldr	r3, [pc, #92]	; (800600c <i2c_sensor_process+0x318>)
 8005fb0:	227c      	movs	r2, #124	; 0x7c
 8005fb2:	5c9b      	ldrb	r3, [r3, r2]
 8005fb4:	2201      	movs	r2, #1
 8005fb6:	4013      	ands	r3, r2
 8005fb8:	b2db      	uxtb	r3, r3
 8005fba:	2b00      	cmp	r3, #0
 8005fbc:	d001      	beq.n	8005fc2 <i2c_sensor_process+0x2ce>
                            i2c_init_particulate_matter();
 8005fbe:	f7ff fd4f 	bl	8005a60 <i2c_init_particulate_matter>
                        /*
                        if( i2c_devices[ I2C_BME680 ].sensor_error == true ) {
                            i2c_init_enviromental();
                        }
                        */
                        i2c.error_reset_count = 0;
 8005fc2:	4b10      	ldr	r3, [pc, #64]	; (8006004 <i2c_sensor_process+0x310>)
 8005fc4:	2200      	movs	r2, #0
 8005fc6:	805a      	strh	r2, [r3, #2]
                    }

                    i2c.device = 0;
 8005fc8:	4b0e      	ldr	r3, [pc, #56]	; (8006004 <i2c_sensor_process+0x310>)
 8005fca:	2200      	movs	r2, #0
 8005fcc:	711a      	strb	r2, [r3, #4]
                }
                i2c.state = SENSOR_SELECT_SENSOR;
 8005fce:	4b0d      	ldr	r3, [pc, #52]	; (8006004 <i2c_sensor_process+0x310>)
 8005fd0:	2202      	movs	r2, #2
 8005fd2:	701a      	strb	r2, [r3, #0]
                complete = true;
 8005fd4:	230f      	movs	r3, #15
 8005fd6:	18fb      	adds	r3, r7, r3
 8005fd8:	2201      	movs	r2, #1
 8005fda:	701a      	strb	r2, [r3, #0]
                break;
 8005fdc:	e004      	b.n	8005fe8 <i2c_sensor_process+0x2f4>
            default :
                i2c.state = SENSOR_RESET_I2C;
 8005fde:	4b09      	ldr	r3, [pc, #36]	; (8006004 <i2c_sensor_process+0x310>)
 8005fe0:	2200      	movs	r2, #0
 8005fe2:	701a      	strb	r2, [r3, #0]
                break;
 8005fe4:	e000      	b.n	8005fe8 <i2c_sensor_process+0x2f4>
                break;
 8005fe6:	46c0      	nop			; (mov r8, r8)
        }

    } while( complete == false );
 8005fe8:	230f      	movs	r3, #15
 8005fea:	18fb      	adds	r3, r7, r3
 8005fec:	781b      	ldrb	r3, [r3, #0]
 8005fee:	2201      	movs	r2, #1
 8005ff0:	4053      	eors	r3, r2
 8005ff2:	b2db      	uxtb	r3, r3
 8005ff4:	2b00      	cmp	r3, #0
 8005ff6:	d000      	beq.n	8005ffa <i2c_sensor_process+0x306>
 8005ff8:	e684      	b.n	8005d04 <i2c_sensor_process+0x10>

}
 8005ffa:	46c0      	nop			; (mov r8, r8)
 8005ffc:	46bd      	mov	sp, r7
 8005ffe:	b004      	add	sp, #16
 8006000:	bd80      	pop	{r7, pc}
 8006002:	46c0      	nop			; (mov r8, r8)
 8006004:	200005dc 	.word	0x200005dc
 8006008:	0800f450 	.word	0x0800f450
 800600c:	200005e8 	.word	0x200005e8
 8006010:	0800f470 	.word	0x0800f470
 8006014:	000003e7 	.word	0x000003e7

08006018 <i2c_write_read_sensor>:
  * @param  Perphieral ID, Buffer, count
  * @retval : true/false based on succcess
  */

bool i2c_write_read_sensor( i2c_devices_t i2c_device, uint8_t *tx_data, uint16_t tx_count, uint8_t *rx_data, uint16_t rx_count )
{
 8006018:	b5f0      	push	{r4, r5, r6, r7, lr}
 800601a:	b089      	sub	sp, #36	; 0x24
 800601c:	af02      	add	r7, sp, #8
 800601e:	60b9      	str	r1, [r7, #8]
 8006020:	0011      	movs	r1, r2
 8006022:	607b      	str	r3, [r7, #4]
 8006024:	240f      	movs	r4, #15
 8006026:	193b      	adds	r3, r7, r4
 8006028:	1c02      	adds	r2, r0, #0
 800602a:	701a      	strb	r2, [r3, #0]
 800602c:	230c      	movs	r3, #12
 800602e:	18fb      	adds	r3, r7, r3
 8006030:	1c0a      	adds	r2, r1, #0
 8006032:	801a      	strh	r2, [r3, #0]
	HAL_StatusTypeDef i2c_result;

    if( i2c_device >= NO_I2C_DEVICES)
 8006034:	193b      	adds	r3, r7, r4
 8006036:	781b      	ldrb	r3, [r3, #0]
 8006038:	2b04      	cmp	r3, #4
 800603a:	d901      	bls.n	8006040 <i2c_write_read_sensor+0x28>
        return false;
 800603c:	2300      	movs	r3, #0
 800603e:	e065      	b.n	800610c <i2c_write_read_sensor+0xf4>

    /*
     * Send the write request out first
     */
    i2c_result = HAL_I2C_Master_Transmit( i2c_devices[ i2c_device ].device, i2c_devices[ i2c_device ].address, tx_data, tx_count, I2C_DEFAULT_TIMEOUT );
 8006040:	210f      	movs	r1, #15
 8006042:	187b      	adds	r3, r7, r1
 8006044:	781a      	ldrb	r2, [r3, #0]
 8006046:	4b33      	ldr	r3, [pc, #204]	; (8006114 <i2c_write_read_sensor+0xfc>)
 8006048:	0152      	lsls	r2, r2, #5
 800604a:	58d0      	ldr	r0, [r2, r3]
 800604c:	187b      	adds	r3, r7, r1
 800604e:	781b      	ldrb	r3, [r3, #0]
 8006050:	4a30      	ldr	r2, [pc, #192]	; (8006114 <i2c_write_read_sensor+0xfc>)
 8006052:	015b      	lsls	r3, r3, #5
 8006054:	18d3      	adds	r3, r2, r3
 8006056:	3304      	adds	r3, #4
 8006058:	781b      	ldrb	r3, [r3, #0]
 800605a:	b299      	uxth	r1, r3
 800605c:	2617      	movs	r6, #23
 800605e:	19bc      	adds	r4, r7, r6
 8006060:	230c      	movs	r3, #12
 8006062:	18fb      	adds	r3, r7, r3
 8006064:	881d      	ldrh	r5, [r3, #0]
 8006066:	68ba      	ldr	r2, [r7, #8]
 8006068:	230a      	movs	r3, #10
 800606a:	9300      	str	r3, [sp, #0]
 800606c:	002b      	movs	r3, r5
 800606e:	f002 ffad 	bl	8008fcc <HAL_I2C_Master_Transmit>
 8006072:	0003      	movs	r3, r0
 8006074:	7023      	strb	r3, [r4, #0]
    if( i2c_result != HAL_OK ) {
 8006076:	19bb      	adds	r3, r7, r6
 8006078:	781b      	ldrb	r3, [r3, #0]
 800607a:	2b00      	cmp	r3, #0
 800607c:	d011      	beq.n	80060a2 <i2c_write_read_sensor+0x8a>
        i2c_devices[ i2c_device ].error_count += 1;
 800607e:	210f      	movs	r1, #15
 8006080:	187b      	adds	r3, r7, r1
 8006082:	781b      	ldrb	r3, [r3, #0]
 8006084:	4a23      	ldr	r2, [pc, #140]	; (8006114 <i2c_write_read_sensor+0xfc>)
 8006086:	015b      	lsls	r3, r3, #5
 8006088:	18d3      	adds	r3, r2, r3
 800608a:	3318      	adds	r3, #24
 800608c:	681a      	ldr	r2, [r3, #0]
 800608e:	187b      	adds	r3, r7, r1
 8006090:	781b      	ldrb	r3, [r3, #0]
 8006092:	3201      	adds	r2, #1
 8006094:	491f      	ldr	r1, [pc, #124]	; (8006114 <i2c_write_read_sensor+0xfc>)
 8006096:	015b      	lsls	r3, r3, #5
 8006098:	18cb      	adds	r3, r1, r3
 800609a:	3318      	adds	r3, #24
 800609c:	601a      	str	r2, [r3, #0]
        PRINTF( "Failed to transmit message, for i2c device %u: result: %u\r\n", i2c_device, i2c_result );
        return false;
 800609e:	2300      	movs	r3, #0
 80060a0:	e034      	b.n	800610c <i2c_write_read_sensor+0xf4>
    }
    /*
     * Get read response
     */
    i2c_result = HAL_I2C_Master_Receive( i2c_devices[ i2c_device ].device, i2c_devices[ i2c_device ].address, rx_data, rx_count, I2C_DEFAULT_TIMEOUT );
 80060a2:	210f      	movs	r1, #15
 80060a4:	187b      	adds	r3, r7, r1
 80060a6:	781a      	ldrb	r2, [r3, #0]
 80060a8:	4b1a      	ldr	r3, [pc, #104]	; (8006114 <i2c_write_read_sensor+0xfc>)
 80060aa:	0152      	lsls	r2, r2, #5
 80060ac:	58d0      	ldr	r0, [r2, r3]
 80060ae:	187b      	adds	r3, r7, r1
 80060b0:	781b      	ldrb	r3, [r3, #0]
 80060b2:	4a18      	ldr	r2, [pc, #96]	; (8006114 <i2c_write_read_sensor+0xfc>)
 80060b4:	015b      	lsls	r3, r3, #5
 80060b6:	18d3      	adds	r3, r2, r3
 80060b8:	3304      	adds	r3, #4
 80060ba:	781b      	ldrb	r3, [r3, #0]
 80060bc:	b299      	uxth	r1, r3
 80060be:	2617      	movs	r6, #23
 80060c0:	19bc      	adds	r4, r7, r6
 80060c2:	2328      	movs	r3, #40	; 0x28
 80060c4:	2208      	movs	r2, #8
 80060c6:	4694      	mov	ip, r2
 80060c8:	44bc      	add	ip, r7
 80060ca:	4463      	add	r3, ip
 80060cc:	881d      	ldrh	r5, [r3, #0]
 80060ce:	687a      	ldr	r2, [r7, #4]
 80060d0:	230a      	movs	r3, #10
 80060d2:	9300      	str	r3, [sp, #0]
 80060d4:	002b      	movs	r3, r5
 80060d6:	f003 f881 	bl	80091dc <HAL_I2C_Master_Receive>
 80060da:	0003      	movs	r3, r0
 80060dc:	7023      	strb	r3, [r4, #0]
    if( i2c_result != HAL_OK ) {
 80060de:	19bb      	adds	r3, r7, r6
 80060e0:	781b      	ldrb	r3, [r3, #0]
 80060e2:	2b00      	cmp	r3, #0
 80060e4:	d011      	beq.n	800610a <i2c_write_read_sensor+0xf2>
        i2c_devices[ i2c_device ].error_count += 1;
 80060e6:	210f      	movs	r1, #15
 80060e8:	187b      	adds	r3, r7, r1
 80060ea:	781b      	ldrb	r3, [r3, #0]
 80060ec:	4a09      	ldr	r2, [pc, #36]	; (8006114 <i2c_write_read_sensor+0xfc>)
 80060ee:	015b      	lsls	r3, r3, #5
 80060f0:	18d3      	adds	r3, r2, r3
 80060f2:	3318      	adds	r3, #24
 80060f4:	681a      	ldr	r2, [r3, #0]
 80060f6:	187b      	adds	r3, r7, r1
 80060f8:	781b      	ldrb	r3, [r3, #0]
 80060fa:	3201      	adds	r2, #1
 80060fc:	4905      	ldr	r1, [pc, #20]	; (8006114 <i2c_write_read_sensor+0xfc>)
 80060fe:	015b      	lsls	r3, r3, #5
 8006100:	18cb      	adds	r3, r1, r3
 8006102:	3318      	adds	r3, #24
 8006104:	601a      	str	r2, [r3, #0]
        PRINTF( "Failed to receive message, for i2c device %u: result: %u\r\n", i2c_device, i2c_result );
        return false;
 8006106:	2300      	movs	r3, #0
 8006108:	e000      	b.n	800610c <i2c_write_read_sensor+0xf4>
    }

    return true;
 800610a:	2301      	movs	r3, #1
}
 800610c:	0018      	movs	r0, r3
 800610e:	46bd      	mov	sp, r7
 8006110:	b007      	add	sp, #28
 8006112:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006114:	200005e8 	.word	0x200005e8

08006118 <i2c_write_sensor>:
  * @param  Perphieral ID, Buffer, count
  * @retval : true/false based on succcess
  */

bool i2c_write_sensor( i2c_devices_t i2c_device, uint8_t *tx_data, uint16_t tx_count )
{
 8006118:	b5f0      	push	{r4, r5, r6, r7, lr}
 800611a:	b087      	sub	sp, #28
 800611c:	af02      	add	r7, sp, #8
 800611e:	6039      	str	r1, [r7, #0]
 8006120:	0011      	movs	r1, r2
 8006122:	1dfb      	adds	r3, r7, #7
 8006124:	1c02      	adds	r2, r0, #0
 8006126:	701a      	strb	r2, [r3, #0]
 8006128:	1d3b      	adds	r3, r7, #4
 800612a:	1c0a      	adds	r2, r1, #0
 800612c:	801a      	strh	r2, [r3, #0]
	HAL_StatusTypeDef i2c_result;

    if( i2c_device >= NO_I2C_DEVICES)
 800612e:	1dfb      	adds	r3, r7, #7
 8006130:	781b      	ldrb	r3, [r3, #0]
 8006132:	2b04      	cmp	r3, #4
 8006134:	d901      	bls.n	800613a <i2c_write_sensor+0x22>
        return false;
 8006136:	2300      	movs	r3, #0
 8006138:	e02e      	b.n	8006198 <i2c_write_sensor+0x80>

    /*
     * Send the write request
     */
    i2c_result = HAL_I2C_Master_Transmit( i2c_devices[ i2c_device ].device, i2c_devices[ i2c_device ].address, tx_data, tx_count, I2C_DEFAULT_TIMEOUT );
 800613a:	1dfb      	adds	r3, r7, #7
 800613c:	781a      	ldrb	r2, [r3, #0]
 800613e:	4b18      	ldr	r3, [pc, #96]	; (80061a0 <i2c_write_sensor+0x88>)
 8006140:	0152      	lsls	r2, r2, #5
 8006142:	58d0      	ldr	r0, [r2, r3]
 8006144:	1dfb      	adds	r3, r7, #7
 8006146:	781b      	ldrb	r3, [r3, #0]
 8006148:	4a15      	ldr	r2, [pc, #84]	; (80061a0 <i2c_write_sensor+0x88>)
 800614a:	015b      	lsls	r3, r3, #5
 800614c:	18d3      	adds	r3, r2, r3
 800614e:	3304      	adds	r3, #4
 8006150:	781b      	ldrb	r3, [r3, #0]
 8006152:	b299      	uxth	r1, r3
 8006154:	260f      	movs	r6, #15
 8006156:	19bc      	adds	r4, r7, r6
 8006158:	1d3b      	adds	r3, r7, #4
 800615a:	881d      	ldrh	r5, [r3, #0]
 800615c:	683a      	ldr	r2, [r7, #0]
 800615e:	230a      	movs	r3, #10
 8006160:	9300      	str	r3, [sp, #0]
 8006162:	002b      	movs	r3, r5
 8006164:	f002 ff32 	bl	8008fcc <HAL_I2C_Master_Transmit>
 8006168:	0003      	movs	r3, r0
 800616a:	7023      	strb	r3, [r4, #0]
    if( i2c_result != HAL_OK ) {
 800616c:	19bb      	adds	r3, r7, r6
 800616e:	781b      	ldrb	r3, [r3, #0]
 8006170:	2b00      	cmp	r3, #0
 8006172:	d010      	beq.n	8006196 <i2c_write_sensor+0x7e>
        i2c_devices[ i2c_device ].error_count += 1;
 8006174:	1dfb      	adds	r3, r7, #7
 8006176:	781b      	ldrb	r3, [r3, #0]
 8006178:	4a09      	ldr	r2, [pc, #36]	; (80061a0 <i2c_write_sensor+0x88>)
 800617a:	015b      	lsls	r3, r3, #5
 800617c:	18d3      	adds	r3, r2, r3
 800617e:	3318      	adds	r3, #24
 8006180:	681a      	ldr	r2, [r3, #0]
 8006182:	1dfb      	adds	r3, r7, #7
 8006184:	781b      	ldrb	r3, [r3, #0]
 8006186:	3201      	adds	r2, #1
 8006188:	4905      	ldr	r1, [pc, #20]	; (80061a0 <i2c_write_sensor+0x88>)
 800618a:	015b      	lsls	r3, r3, #5
 800618c:	18cb      	adds	r3, r1, r3
 800618e:	3318      	adds	r3, #24
 8006190:	601a      	str	r2, [r3, #0]
        PRINTF( "Failed to transmit message, for i2c device %u: result: %u\r\n", i2c_device, i2c_result );
        return false;
 8006192:	2300      	movs	r3, #0
 8006194:	e000      	b.n	8006198 <i2c_write_sensor+0x80>
    }

    return true;
 8006196:	2301      	movs	r3, #1
}
 8006198:	0018      	movs	r0, r3
 800619a:	46bd      	mov	sp, r7
 800619c:	b005      	add	sp, #20
 800619e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80061a0:	200005e8 	.word	0x200005e8

080061a4 <i2c_read_sensor>:
  * @param  Perphieral ID, Buffer, count
  * @retval : true/false based on succcess
  */

bool i2c_read_sensor( i2c_devices_t i2c_device, uint8_t *rx_data, uint16_t rx_count )
{
 80061a4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80061a6:	b087      	sub	sp, #28
 80061a8:	af02      	add	r7, sp, #8
 80061aa:	6039      	str	r1, [r7, #0]
 80061ac:	0011      	movs	r1, r2
 80061ae:	1dfb      	adds	r3, r7, #7
 80061b0:	1c02      	adds	r2, r0, #0
 80061b2:	701a      	strb	r2, [r3, #0]
 80061b4:	1d3b      	adds	r3, r7, #4
 80061b6:	1c0a      	adds	r2, r1, #0
 80061b8:	801a      	strh	r2, [r3, #0]
	HAL_StatusTypeDef i2c_result;

    if( i2c_device >= NO_I2C_DEVICES)
 80061ba:	1dfb      	adds	r3, r7, #7
 80061bc:	781b      	ldrb	r3, [r3, #0]
 80061be:	2b04      	cmp	r3, #4
 80061c0:	d901      	bls.n	80061c6 <i2c_read_sensor+0x22>
        return false;
 80061c2:	2300      	movs	r3, #0
 80061c4:	e02e      	b.n	8006224 <i2c_read_sensor+0x80>

    /*
     * Send the read request
     */
    i2c_result = HAL_I2C_Master_Receive( i2c_devices[ i2c_device ].device, i2c_devices[ i2c_device ].address, rx_data, rx_count, I2C_DEFAULT_TIMEOUT );
 80061c6:	1dfb      	adds	r3, r7, #7
 80061c8:	781a      	ldrb	r2, [r3, #0]
 80061ca:	4b18      	ldr	r3, [pc, #96]	; (800622c <i2c_read_sensor+0x88>)
 80061cc:	0152      	lsls	r2, r2, #5
 80061ce:	58d0      	ldr	r0, [r2, r3]
 80061d0:	1dfb      	adds	r3, r7, #7
 80061d2:	781b      	ldrb	r3, [r3, #0]
 80061d4:	4a15      	ldr	r2, [pc, #84]	; (800622c <i2c_read_sensor+0x88>)
 80061d6:	015b      	lsls	r3, r3, #5
 80061d8:	18d3      	adds	r3, r2, r3
 80061da:	3304      	adds	r3, #4
 80061dc:	781b      	ldrb	r3, [r3, #0]
 80061de:	b299      	uxth	r1, r3
 80061e0:	260f      	movs	r6, #15
 80061e2:	19bc      	adds	r4, r7, r6
 80061e4:	1d3b      	adds	r3, r7, #4
 80061e6:	881d      	ldrh	r5, [r3, #0]
 80061e8:	683a      	ldr	r2, [r7, #0]
 80061ea:	230a      	movs	r3, #10
 80061ec:	9300      	str	r3, [sp, #0]
 80061ee:	002b      	movs	r3, r5
 80061f0:	f002 fff4 	bl	80091dc <HAL_I2C_Master_Receive>
 80061f4:	0003      	movs	r3, r0
 80061f6:	7023      	strb	r3, [r4, #0]
    if( i2c_result != HAL_OK ) {
 80061f8:	19bb      	adds	r3, r7, r6
 80061fa:	781b      	ldrb	r3, [r3, #0]
 80061fc:	2b00      	cmp	r3, #0
 80061fe:	d010      	beq.n	8006222 <i2c_read_sensor+0x7e>
        i2c_devices[ i2c_device ].error_count += 1;
 8006200:	1dfb      	adds	r3, r7, #7
 8006202:	781b      	ldrb	r3, [r3, #0]
 8006204:	4a09      	ldr	r2, [pc, #36]	; (800622c <i2c_read_sensor+0x88>)
 8006206:	015b      	lsls	r3, r3, #5
 8006208:	18d3      	adds	r3, r2, r3
 800620a:	3318      	adds	r3, #24
 800620c:	681a      	ldr	r2, [r3, #0]
 800620e:	1dfb      	adds	r3, r7, #7
 8006210:	781b      	ldrb	r3, [r3, #0]
 8006212:	3201      	adds	r2, #1
 8006214:	4905      	ldr	r1, [pc, #20]	; (800622c <i2c_read_sensor+0x88>)
 8006216:	015b      	lsls	r3, r3, #5
 8006218:	18cb      	adds	r3, r1, r3
 800621a:	3318      	adds	r3, #24
 800621c:	601a      	str	r2, [r3, #0]
        PRINTF( "Failed to receive message, for i2c device %u: result: %u\r\n", i2c_device, i2c_result );
        return false;
 800621e:	2300      	movs	r3, #0
 8006220:	e000      	b.n	8006224 <i2c_read_sensor+0x80>
    }

    return true;
 8006222:	2301      	movs	r3, #1
}
 8006224:	0018      	movs	r0, r3
 8006226:	46bd      	mov	sp, r7
 8006228:	b005      	add	sp, #20
 800622a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800622c:	200005e8 	.word	0x200005e8

08006230 <reset_i2c>:
  * @brief Force SCL and SDA High
  * @param  I2C Device
  * @retval : None
  */
static void reset_i2c(uint16_t i2c_device )
{
 8006230:	b580      	push	{r7, lr}
 8006232:	b082      	sub	sp, #8
 8006234:	af00      	add	r7, sp, #0
 8006236:	0002      	movs	r2, r0
 8006238:	1dbb      	adds	r3, r7, #6
 800623a:	801a      	strh	r2, [r3, #0]

    return;
 800623c:	46c0      	nop			; (mov r8, r8)
/*
    wiced_gpio_output_high( WICED_GPIO_9  );    // SCL
    wiced_rtos_delay_milliseconds( 1 );
    wiced_gpio_output_high( WICED_GPIO_10  );   // SDA
*/
}
 800623e:	46bd      	mov	sp, r7
 8006240:	b002      	add	sp, #8
 8006242:	bd80      	pop	{r7, pc}

08006244 <sensirion_sleep_usec>:
  * @brief sleep some uS
  * @param  micro seconds to sleep
  * @retval : None
  */
void sensirion_sleep_usec(uint32_t useconds)
{
 8006244:	b580      	push	{r7, lr}
 8006246:	b082      	sub	sp, #8
 8006248:	af00      	add	r7, sp, #0
 800624a:	6078      	str	r0, [r7, #4]
    HAL_Delay( useconds / 1000 );
 800624c:	687a      	ldr	r2, [r7, #4]
 800624e:	23fa      	movs	r3, #250	; 0xfa
 8006250:	0099      	lsls	r1, r3, #2
 8006252:	0010      	movs	r0, r2
 8006254:	f7f9 ff56 	bl	8000104 <__udivsi3>
 8006258:	0003      	movs	r3, r0
 800625a:	0018      	movs	r0, r3
 800625c:	f001 fbec 	bl	8007a38 <HAL_Delay>
}
 8006260:	46c0      	nop			; (mov r8, r8)
 8006262:	46bd      	mov	sp, r7
 8006264:	b002      	add	sp, #8
 8006266:	bd80      	pop	{r7, pc}

08006268 <sensirion_i2c_init>:
  * @brief setup I2C
  * @param  None
  * @retval : None
  */
void sensirion_i2c_init(void)
{
 8006268:	b580      	push	{r7, lr}
 800626a:	af00      	add	r7, sp, #0
    /*
     * This is handled automatically in i2c handler code
     */
}
 800626c:	46c0      	nop			; (mov r8, r8)
 800626e:	46bd      	mov	sp, r7
 8006270:	bd80      	pop	{r7, pc}

08006272 <sensirion_i2c_read>:
  * @brief Read from I2C bus
  * @param  Address, pointer to data, count of data
  * @retval : True/False
  */
uint8_t sensirion_i2c_read(uint8_t address, uint8_t* data, uint16_t count)
{
 8006272:	b580      	push	{r7, lr}
 8006274:	b082      	sub	sp, #8
 8006276:	af00      	add	r7, sp, #0
 8006278:	6039      	str	r1, [r7, #0]
 800627a:	0011      	movs	r1, r2
 800627c:	1dfb      	adds	r3, r7, #7
 800627e:	1c02      	adds	r2, r0, #0
 8006280:	701a      	strb	r2, [r3, #0]
 8006282:	1d3b      	adds	r3, r7, #4
 8006284:	1c0a      	adds	r2, r1, #0
 8006286:	801a      	strh	r2, [r3, #0]

    if( address == I2C_SGP30_ADDRESS ) {
 8006288:	1dfb      	adds	r3, r7, #7
 800628a:	781b      	ldrb	r3, [r3, #0]
 800628c:	2b58      	cmp	r3, #88	; 0x58
 800628e:	d10c      	bne.n	80062aa <sensirion_i2c_read+0x38>
        if( i2c_read_sensor( I2C_SGP30, data, count ) == true )
 8006290:	1d3b      	adds	r3, r7, #4
 8006292:	881a      	ldrh	r2, [r3, #0]
 8006294:	683b      	ldr	r3, [r7, #0]
 8006296:	0019      	movs	r1, r3
 8006298:	2002      	movs	r0, #2
 800629a:	f7ff ff83 	bl	80061a4 <i2c_read_sensor>
 800629e:	1e03      	subs	r3, r0, #0
 80062a0:	d001      	beq.n	80062a6 <sensirion_i2c_read+0x34>
            return STATUS_OK;
 80062a2:	2300      	movs	r3, #0
 80062a4:	e013      	b.n	80062ce <sensirion_i2c_read+0x5c>
        else
            return STATUS_FAIL;
 80062a6:	23ff      	movs	r3, #255	; 0xff
 80062a8:	e011      	b.n	80062ce <sensirion_i2c_read+0x5c>
    } else if( address == I2C_SPS30_ADDRESS ) {
 80062aa:	1dfb      	adds	r3, r7, #7
 80062ac:	781b      	ldrb	r3, [r3, #0]
 80062ae:	2b69      	cmp	r3, #105	; 0x69
 80062b0:	d10c      	bne.n	80062cc <sensirion_i2c_read+0x5a>
        if( i2c_read_sensor( I2C_SPS30, data, count ) == true )
 80062b2:	1d3b      	adds	r3, r7, #4
 80062b4:	881a      	ldrh	r2, [r3, #0]
 80062b6:	683b      	ldr	r3, [r7, #0]
 80062b8:	0019      	movs	r1, r3
 80062ba:	2003      	movs	r0, #3
 80062bc:	f7ff ff72 	bl	80061a4 <i2c_read_sensor>
 80062c0:	1e03      	subs	r3, r0, #0
 80062c2:	d001      	beq.n	80062c8 <sensirion_i2c_read+0x56>
            return STATUS_OK;
 80062c4:	2300      	movs	r3, #0
 80062c6:	e002      	b.n	80062ce <sensirion_i2c_read+0x5c>
        else
            return STATUS_FAIL;
 80062c8:	23ff      	movs	r3, #255	; 0xff
 80062ca:	e000      	b.n	80062ce <sensirion_i2c_read+0x5c>
    } else
        return STATUS_FAIL;
 80062cc:	23ff      	movs	r3, #255	; 0xff
}
 80062ce:	0018      	movs	r0, r3
 80062d0:	46bd      	mov	sp, r7
 80062d2:	b002      	add	sp, #8
 80062d4:	bd80      	pop	{r7, pc}

080062d6 <sensirion_i2c_write>:
  * @brief Read from I2C bus
  * @param  Address, pointer to data, count of data
  * @retval : True/False
  */
uint8_t sensirion_i2c_write(uint8_t address, const uint8_t* data, uint16_t count)
{
 80062d6:	b580      	push	{r7, lr}
 80062d8:	b082      	sub	sp, #8
 80062da:	af00      	add	r7, sp, #0
 80062dc:	6039      	str	r1, [r7, #0]
 80062de:	0011      	movs	r1, r2
 80062e0:	1dfb      	adds	r3, r7, #7
 80062e2:	1c02      	adds	r2, r0, #0
 80062e4:	701a      	strb	r2, [r3, #0]
 80062e6:	1d3b      	adds	r3, r7, #4
 80062e8:	1c0a      	adds	r2, r1, #0
 80062ea:	801a      	strh	r2, [r3, #0]

    if( address == I2C_SGP30_ADDRESS ) {
 80062ec:	1dfb      	adds	r3, r7, #7
 80062ee:	781b      	ldrb	r3, [r3, #0]
 80062f0:	2b58      	cmp	r3, #88	; 0x58
 80062f2:	d10c      	bne.n	800630e <sensirion_i2c_write+0x38>
        if( i2c_write_sensor( I2C_SGP30, (uint8_t *) data, count ) == true )
 80062f4:	1d3b      	adds	r3, r7, #4
 80062f6:	881a      	ldrh	r2, [r3, #0]
 80062f8:	683b      	ldr	r3, [r7, #0]
 80062fa:	0019      	movs	r1, r3
 80062fc:	2002      	movs	r0, #2
 80062fe:	f7ff ff0b 	bl	8006118 <i2c_write_sensor>
 8006302:	1e03      	subs	r3, r0, #0
 8006304:	d001      	beq.n	800630a <sensirion_i2c_write+0x34>
            return STATUS_OK;
 8006306:	2300      	movs	r3, #0
 8006308:	e013      	b.n	8006332 <sensirion_i2c_write+0x5c>
        else
            return STATUS_FAIL;
 800630a:	23ff      	movs	r3, #255	; 0xff
 800630c:	e011      	b.n	8006332 <sensirion_i2c_write+0x5c>
    } else if( address == I2C_SPS30_ADDRESS ) {
 800630e:	1dfb      	adds	r3, r7, #7
 8006310:	781b      	ldrb	r3, [r3, #0]
 8006312:	2b69      	cmp	r3, #105	; 0x69
 8006314:	d10c      	bne.n	8006330 <sensirion_i2c_write+0x5a>
        if( i2c_write_sensor( I2C_SPS30, (uint8_t *) data, count ) == true )
 8006316:	1d3b      	adds	r3, r7, #4
 8006318:	881a      	ldrh	r2, [r3, #0]
 800631a:	683b      	ldr	r3, [r7, #0]
 800631c:	0019      	movs	r1, r3
 800631e:	2003      	movs	r0, #3
 8006320:	f7ff fefa 	bl	8006118 <i2c_write_sensor>
 8006324:	1e03      	subs	r3, r0, #0
 8006326:	d001      	beq.n	800632c <sensirion_i2c_write+0x56>
            return STATUS_OK;
 8006328:	2300      	movs	r3, #0
 800632a:	e002      	b.n	8006332 <sensirion_i2c_write+0x5c>
        else
            return STATUS_FAIL;
 800632c:	23ff      	movs	r3, #255	; 0xff
 800632e:	e000      	b.n	8006332 <sensirion_i2c_write+0x5c>
    } else
        return STATUS_FAIL;
 8006330:	23ff      	movs	r3, #255	; 0xff
}
 8006332:	0018      	movs	r0, r3
 8006334:	46bd      	mov	sp, r7
 8006336:	b002      	add	sp, #8
 8006338:	bd80      	pop	{r7, pc}
	...

0800633c <init_SGP30>:
  * @brief Initialize the SPS30 Sensor
  * @param  None
  * @retval : None
  */
bool init_SGP30(void)
{
 800633c:	b5b0      	push	{r4, r5, r7, lr}
 800633e:	b086      	sub	sp, #24
 8006340:	af00      	add	r7, sp, #0
    uint16_t feature_set_version;
    uint8_t product_type;
    uint16_t ethanol_raw_signal;
    uint16_t h2_raw_signal;

    const char *driver_version = sgp30_get_driver_version();
 8006342:	f000 fe45 	bl	8006fd0 <sgp30_get_driver_version>
 8006346:	0003      	movs	r3, r0
 8006348:	617b      	str	r3, [r7, #20]
    if (driver_version) {
 800634a:	697b      	ldr	r3, [r7, #20]
 800634c:	2b00      	cmp	r3, #0
 800634e:	d011      	beq.n	8006374 <init_SGP30+0x38>
        printf("SGP30 driver version %s\r\n", driver_version);
 8006350:	697a      	ldr	r2, [r7, #20]
 8006352:	4b5c      	ldr	r3, [pc, #368]	; (80064c4 <init_SGP30+0x188>)
 8006354:	0011      	movs	r1, r2
 8006356:	0018      	movs	r0, r3
 8006358:	f006 fbba 	bl	800cad0 <iprintf>
    } else {
        printf("fatal: Getting driver version failed\r\n");
        return false;
    }

    if( ( probe = sgp30_probe() ) != STATUS_OK) {
 800635c:	f000 fefc 	bl	8007158 <sgp30_probe>
 8006360:	0003      	movs	r3, r0
 8006362:	001a      	movs	r2, r3
 8006364:	2112      	movs	r1, #18
 8006366:	187b      	adds	r3, r7, r1
 8006368:	801a      	strh	r2, [r3, #0]
 800636a:	187b      	adds	r3, r7, r1
 800636c:	881b      	ldrh	r3, [r3, #0]
 800636e:	2b00      	cmp	r3, #0
 8006370:	d00c      	beq.n	800638c <init_SGP30+0x50>
 8006372:	e005      	b.n	8006380 <init_SGP30+0x44>
        printf("fatal: Getting driver version failed\r\n");
 8006374:	4b54      	ldr	r3, [pc, #336]	; (80064c8 <init_SGP30+0x18c>)
 8006376:	0018      	movs	r0, r3
 8006378:	f006 fc24 	bl	800cbc4 <puts>
        return false;
 800637c:	2300      	movs	r3, #0
 800637e:	e09d      	b.n	80064bc <init_SGP30+0x180>
        if (probe == SGP30_ERR_UNSUPPORTED_FEATURE_SET)
            printf( "Your sensor needs at least feature set version 1.0 (0x20)\r\n" );
        printf("SGP sensor probing failed\r\n");
 8006380:	4b52      	ldr	r3, [pc, #328]	; (80064cc <init_SGP30+0x190>)
 8006382:	0018      	movs	r0, r3
 8006384:	f006 fc1e 	bl	800cbc4 <puts>
        return false;
 8006388:	2300      	movs	r3, #0
 800638a:	e097      	b.n	80064bc <init_SGP30+0x180>
    }
    printf("SGP sensor probing successful\r\n");
 800638c:	4b50      	ldr	r3, [pc, #320]	; (80064d0 <init_SGP30+0x194>)
 800638e:	0018      	movs	r0, r3
 8006390:	f006 fc18 	bl	800cbc4 <puts>

    err = sgp30_get_feature_set_version(&feature_set_version, &product_type);
 8006394:	230d      	movs	r3, #13
 8006396:	18fa      	adds	r2, r7, r3
 8006398:	230e      	movs	r3, #14
 800639a:	18fb      	adds	r3, r7, r3
 800639c:	0011      	movs	r1, r2
 800639e:	0018      	movs	r0, r3
 80063a0:	f000 fe20 	bl	8006fe4 <sgp30_get_feature_set_version>
 80063a4:	0003      	movs	r3, r0
 80063a6:	001a      	movs	r2, r3
 80063a8:	2110      	movs	r1, #16
 80063aa:	187b      	adds	r3, r7, r1
 80063ac:	801a      	strh	r2, [r3, #0]
    if (err == STATUS_OK) {
 80063ae:	187b      	adds	r3, r7, r1
 80063b0:	881b      	ldrh	r3, [r3, #0]
 80063b2:	2b00      	cmp	r3, #0
 80063b4:	d11f      	bne.n	80063f6 <init_SGP30+0xba>
        printf("Feature set version: %u\r\n", feature_set_version);
 80063b6:	230e      	movs	r3, #14
 80063b8:	18fb      	adds	r3, r7, r3
 80063ba:	881b      	ldrh	r3, [r3, #0]
 80063bc:	001a      	movs	r2, r3
 80063be:	4b45      	ldr	r3, [pc, #276]	; (80064d4 <init_SGP30+0x198>)
 80063c0:	0011      	movs	r1, r2
 80063c2:	0018      	movs	r0, r3
 80063c4:	f006 fb84 	bl	800cad0 <iprintf>
        printf("Product type: %u\r\n", product_type);
 80063c8:	230d      	movs	r3, #13
 80063ca:	18fb      	adds	r3, r7, r3
 80063cc:	781b      	ldrb	r3, [r3, #0]
 80063ce:	001a      	movs	r2, r3
 80063d0:	4b41      	ldr	r3, [pc, #260]	; (80064d8 <init_SGP30+0x19c>)
 80063d2:	0011      	movs	r1, r2
 80063d4:	0018      	movs	r0, r3
 80063d6:	f006 fb7b 	bl	800cad0 <iprintf>
        printf("sgp30_get_feature_set_version failed!\r\n");
        return false;
    }

    uint64_t serial_id;
    err = sgp30_get_serial_id(&serial_id);
 80063da:	003b      	movs	r3, r7
 80063dc:	0018      	movs	r0, r3
 80063de:	f000 fe37 	bl	8007050 <sgp30_get_serial_id>
 80063e2:	0003      	movs	r3, r0
 80063e4:	001a      	movs	r2, r3
 80063e6:	2110      	movs	r1, #16
 80063e8:	187b      	adds	r3, r7, r1
 80063ea:	801a      	strh	r2, [r3, #0]
    if (err == STATUS_OK) {
 80063ec:	187b      	adds	r3, r7, r1
 80063ee:	881b      	ldrh	r3, [r3, #0]
 80063f0:	2b00      	cmp	r3, #0
 80063f2:	d130      	bne.n	8006456 <init_SGP30+0x11a>
 80063f4:	e005      	b.n	8006402 <init_SGP30+0xc6>
        printf("sgp30_get_feature_set_version failed!\r\n");
 80063f6:	4b39      	ldr	r3, [pc, #228]	; (80064dc <init_SGP30+0x1a0>)
 80063f8:	0018      	movs	r0, r3
 80063fa:	f006 fbe3 	bl	800cbc4 <puts>
        return false;
 80063fe:	2300      	movs	r3, #0
 8006400:	e05c      	b.n	80064bc <init_SGP30+0x180>
        printf("SerialID: 0x%lx%lx\r\n", (uint32_t) ( ( serial_id & 0xFFFFFFFF00000000 ) > 32 ), (uint32_t) ( serial_id & 0x00000000FFFFFFFF ) );
 8006402:	683a      	ldr	r2, [r7, #0]
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	2100      	movs	r1, #0
 8006408:	4011      	ands	r1, r2
 800640a:	000c      	movs	r4, r1
 800640c:	2100      	movs	r1, #0
 800640e:	438b      	bics	r3, r1
 8006410:	001d      	movs	r5, r3
 8006412:	2301      	movs	r3, #1
 8006414:	2d00      	cmp	r5, #0
 8006416:	d103      	bne.n	8006420 <init_SGP30+0xe4>
 8006418:	d101      	bne.n	800641e <init_SGP30+0xe2>
 800641a:	2c20      	cmp	r4, #32
 800641c:	d800      	bhi.n	8006420 <init_SGP30+0xe4>
 800641e:	2300      	movs	r3, #0
 8006420:	b2db      	uxtb	r3, r3
 8006422:	0019      	movs	r1, r3
 8006424:	683b      	ldr	r3, [r7, #0]
 8006426:	687c      	ldr	r4, [r7, #4]
 8006428:	001a      	movs	r2, r3
 800642a:	4b2d      	ldr	r3, [pc, #180]	; (80064e0 <init_SGP30+0x1a4>)
 800642c:	0018      	movs	r0, r3
 800642e:	f006 fb4f 	bl	800cad0 <iprintf>
        printf("sgp30_get_serial_id failed!\n");
        return false;
    }

    /* Read gas raw signals */
    err = sgp30_measure_raw_blocking_read(&ethanol_raw_signal, &h2_raw_signal);
 8006432:	2308      	movs	r3, #8
 8006434:	18fa      	adds	r2, r7, r3
 8006436:	230a      	movs	r3, #10
 8006438:	18fb      	adds	r3, r7, r3
 800643a:	0011      	movs	r1, r2
 800643c:	0018      	movs	r0, r3
 800643e:	f000 fd29 	bl	8006e94 <sgp30_measure_raw_blocking_read>
 8006442:	0003      	movs	r3, r0
 8006444:	001a      	movs	r2, r3
 8006446:	2110      	movs	r1, #16
 8006448:	187b      	adds	r3, r7, r1
 800644a:	801a      	strh	r2, [r3, #0]
    if (err == STATUS_OK) {
 800644c:	187b      	adds	r3, r7, r1
 800644e:	881b      	ldrh	r3, [r3, #0]
 8006450:	2b00      	cmp	r3, #0
 8006452:	d119      	bne.n	8006488 <init_SGP30+0x14c>
 8006454:	e005      	b.n	8006462 <init_SGP30+0x126>
        printf("sgp30_get_serial_id failed!\n");
 8006456:	4b23      	ldr	r3, [pc, #140]	; (80064e4 <init_SGP30+0x1a8>)
 8006458:	0018      	movs	r0, r3
 800645a:	f006 fbb3 	bl	800cbc4 <puts>
        return false;
 800645e:	2300      	movs	r3, #0
 8006460:	e02c      	b.n	80064bc <init_SGP30+0x180>
        /* Print ethanol raw signal and h2 raw signal */
        printf("Ethanol raw signal: %u\n", ethanol_raw_signal);
 8006462:	230a      	movs	r3, #10
 8006464:	18fb      	adds	r3, r7, r3
 8006466:	881b      	ldrh	r3, [r3, #0]
 8006468:	001a      	movs	r2, r3
 800646a:	4b1f      	ldr	r3, [pc, #124]	; (80064e8 <init_SGP30+0x1ac>)
 800646c:	0011      	movs	r1, r2
 800646e:	0018      	movs	r0, r3
 8006470:	f006 fb2e 	bl	800cad0 <iprintf>
        printf("H2 raw signal: %u\n", h2_raw_signal);
 8006474:	2308      	movs	r3, #8
 8006476:	18fb      	adds	r3, r7, r3
 8006478:	881b      	ldrh	r3, [r3, #0]
 800647a:	001a      	movs	r2, r3
 800647c:	4b1b      	ldr	r3, [pc, #108]	; (80064ec <init_SGP30+0x1b0>)
 800647e:	0011      	movs	r1, r2
 8006480:	0018      	movs	r0, r3
 8006482:	f006 fb25 	bl	800cad0 <iprintf>
 8006486:	e003      	b.n	8006490 <init_SGP30+0x154>
    } else {
        printf("error reading raw signals\n");
 8006488:	4b19      	ldr	r3, [pc, #100]	; (80064f0 <init_SGP30+0x1b4>)
 800648a:	0018      	movs	r0, r3
 800648c:	f006 fb9a 	bl	800cbc4 <puts>

    /* Consider the two cases (A) and (B):
     * (A) If no baseline is available or the most recent baseline is more than
     *     one week old, it must discarded. A new baseline is found with
     *     sgp30_iaq_init() */
    err = sgp30_iaq_init();
 8006490:	f000 fe46 	bl	8007120 <sgp30_iaq_init>
 8006494:	0003      	movs	r3, r0
 8006496:	001a      	movs	r2, r3
 8006498:	2110      	movs	r1, #16
 800649a:	187b      	adds	r3, r7, r1
 800649c:	801a      	strh	r2, [r3, #0]
    if (err == STATUS_OK) {
 800649e:	187b      	adds	r3, r7, r1
 80064a0:	881b      	ldrh	r3, [r3, #0]
 80064a2:	2b00      	cmp	r3, #0
 80064a4:	d105      	bne.n	80064b2 <init_SGP30+0x176>
        printf("sgp30_iaq_init done\r\n");
 80064a6:	4b13      	ldr	r3, [pc, #76]	; (80064f4 <init_SGP30+0x1b8>)
 80064a8:	0018      	movs	r0, r3
 80064aa:	f006 fb8b 	bl	800cbc4 <puts>
     * faster start-up */
    /* IMPLEMENT: retrieve iaq_baseline from presistent storage;
     * err = sgp30_set_iaq_baseline(iaq_baseline);
     */

    return true;
 80064ae:	2301      	movs	r3, #1
 80064b0:	e004      	b.n	80064bc <init_SGP30+0x180>
        printf("sgp30_iaq_init failed!\r\n");
 80064b2:	4b11      	ldr	r3, [pc, #68]	; (80064f8 <init_SGP30+0x1bc>)
 80064b4:	0018      	movs	r0, r3
 80064b6:	f006 fb85 	bl	800cbc4 <puts>
        return false;
 80064ba:	2300      	movs	r3, #0
}
 80064bc:	0018      	movs	r0, r3
 80064be:	46bd      	mov	sp, r7
 80064c0:	b006      	add	sp, #24
 80064c2:	bdb0      	pop	{r4, r5, r7, pc}
 80064c4:	0800efd8 	.word	0x0800efd8
 80064c8:	0800eff4 	.word	0x0800eff4
 80064cc:	0800f01c 	.word	0x0800f01c
 80064d0:	0800f038 	.word	0x0800f038
 80064d4:	0800f058 	.word	0x0800f058
 80064d8:	0800f074 	.word	0x0800f074
 80064dc:	0800f088 	.word	0x0800f088
 80064e0:	0800f0b0 	.word	0x0800f0b0
 80064e4:	0800f0c8 	.word	0x0800f0c8
 80064e8:	0800f0e4 	.word	0x0800f0e4
 80064ec:	0800f0fc 	.word	0x0800f0fc
 80064f0:	0800f110 	.word	0x0800f110
 80064f4:	0800f12c 	.word	0x0800f12c
 80064f8:	0800f144 	.word	0x0800f144

080064fc <get_voc_co2_eq>:

static uint16_t reading_count = 0;
bool get_voc_co2_eq( uint16_t *tvoc_ppb, uint16_t *co2_eq_ppm )
{
 80064fc:	b580      	push	{r7, lr}
 80064fe:	b084      	sub	sp, #16
 8006500:	af00      	add	r7, sp, #0
 8006502:	6078      	str	r0, [r7, #4]
 8006504:	6039      	str	r1, [r7, #0]
    uint16_t err;

    if( hs.valid_humidity_level == true ) {
 8006506:	4b20      	ldr	r3, [pc, #128]	; (8006588 <get_voc_co2_eq+0x8c>)
 8006508:	4a20      	ldr	r2, [pc, #128]	; (800658c <get_voc_co2_eq+0x90>)
 800650a:	5c9b      	ldrb	r3, [r3, r2]
 800650c:	2201      	movs	r2, #1
 800650e:	4013      	ands	r3, r2
 8006510:	b2db      	uxtb	r3, r3
 8006512:	2b00      	cmp	r3, #0
 8006514:	d002      	beq.n	800651c <get_voc_co2_eq+0x20>
        uint32_t ah = hs.current_humidity_level;   // absolute humidity in mg/m^3
 8006516:	4b1c      	ldr	r3, [pc, #112]	; (8006588 <get_voc_co2_eq+0x8c>)
 8006518:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800651a:	60fb      	str	r3, [r7, #12]
        //  sgp30_set_absolute_humidity(ah);        // Enable once we have Pressure
    }

    err = sgp30_measure_iaq_blocking_read( tvoc_ppb, co2_eq_ppm );
 800651c:	683a      	ldr	r2, [r7, #0]
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	0011      	movs	r1, r2
 8006522:	0018      	movs	r0, r3
 8006524:	f000 fc90 	bl	8006e48 <sgp30_measure_iaq_blocking_read>
 8006528:	0003      	movs	r3, r0
 800652a:	001a      	movs	r2, r3
 800652c:	210a      	movs	r1, #10
 800652e:	187b      	adds	r3, r7, r1
 8006530:	801a      	strh	r2, [r3, #0]
    if( err == STATUS_OK) {
 8006532:	187b      	adds	r3, r7, r1
 8006534:	881b      	ldrh	r3, [r3, #0]
 8006536:	2b00      	cmp	r3, #0
 8006538:	d005      	beq.n	8006546 <get_voc_co2_eq+0x4a>
        PRINTF("tVOC  Concentration: %uppb\r\n", *tvoc_ppb);
        PRINTF("CO2eq Concentration: %uppm\r\n", *co2_eq_ppm);
    } else {
        printf("error reading IAQ values\n");
 800653a:	4b15      	ldr	r3, [pc, #84]	; (8006590 <get_voc_co2_eq+0x94>)
 800653c:	0018      	movs	r0, r3
 800653e:	f006 fb41 	bl	800cbc4 <puts>
        return false;
 8006542:	2300      	movs	r3, #0
 8006544:	e01b      	b.n	800657e <get_voc_co2_eq+0x82>
    }

    /* Persist the current baseline every hour */
    if( ++reading_count % 3600 == 3599) {
 8006546:	4b13      	ldr	r3, [pc, #76]	; (8006594 <get_voc_co2_eq+0x98>)
 8006548:	881b      	ldrh	r3, [r3, #0]
 800654a:	3301      	adds	r3, #1
 800654c:	b29a      	uxth	r2, r3
 800654e:	4b11      	ldr	r3, [pc, #68]	; (8006594 <get_voc_co2_eq+0x98>)
 8006550:	801a      	strh	r2, [r3, #0]
 8006552:	4b10      	ldr	r3, [pc, #64]	; (8006594 <get_voc_co2_eq+0x98>)
 8006554:	881a      	ldrh	r2, [r3, #0]
 8006556:	23e1      	movs	r3, #225	; 0xe1
 8006558:	0119      	lsls	r1, r3, #4
 800655a:	0010      	movs	r0, r2
 800655c:	f7f9 fe58 	bl	8000210 <__aeabi_uidivmod>
 8006560:	000b      	movs	r3, r1
 8006562:	b29b      	uxth	r3, r3
 8006564:	4a0c      	ldr	r2, [pc, #48]	; (8006598 <get_voc_co2_eq+0x9c>)
 8006566:	4293      	cmp	r3, r2
 8006568:	d108      	bne.n	800657c <get_voc_co2_eq+0x80>
        err = sgp30_get_iaq_baseline( &hs.iaq_baseline );
 800656a:	4b0c      	ldr	r3, [pc, #48]	; (800659c <get_voc_co2_eq+0xa0>)
 800656c:	0018      	movs	r0, r3
 800656e:	f000 fce5 	bl	8006f3c <sgp30_get_iaq_baseline>
 8006572:	0003      	movs	r3, r0
 8006574:	001a      	movs	r2, r3
 8006576:	230a      	movs	r3, #10
 8006578:	18fb      	adds	r3, r7, r3
 800657a:	801a      	strh	r2, [r3, #0]
        if (err == STATUS_OK) {
            /* IMPLEMENT: store baseline to persistent storage */
        }
    }

    return true;
 800657c:	2301      	movs	r3, #1
}
 800657e:	0018      	movs	r0, r3
 8006580:	46bd      	mov	sp, r7
 8006582:	b004      	add	sp, #16
 8006584:	bd80      	pop	{r7, pc}
 8006586:	46c0      	nop			; (mov r8, r8)
 8006588:	200006f8 	.word	0x200006f8
 800658c:	00000511 	.word	0x00000511
 8006590:	0800f15c 	.word	0x0800f15c
 8006594:	20000688 	.word	0x20000688
 8006598:	00000e0f 	.word	0x00000e0f
 800659c:	20000870 	.word	0x20000870

080065a0 <init_SPS30>:
  * @brief Initialize the SPS30 Sensor
  * @param  None
  * @retval : None
  */
bool init_SPS30(void)
{
 80065a0:	b5b0      	push	{r4, r5, r7, lr}
 80065a2:	b08e      	sub	sp, #56	; 0x38
 80065a4:	af02      	add	r7, sp, #8
    struct sps30_measurement m;
    int16_t ret;

    /* Initialize I2C bus */
    sensirion_i2c_init();
 80065a6:	f7ff fe5f 	bl	8006268 <sensirion_i2c_init>

    if( sps30_probe() != 0) {
 80065aa:	f000 fdee 	bl	800718a <sps30_probe>
 80065ae:	1e03      	subs	r3, r0, #0
 80065b0:	d001      	beq.n	80065b6 <init_SPS30+0x16>
        PRINTF("SPS sensor probing failed\n");
        return false;
 80065b2:	2300      	movs	r3, #0
 80065b4:	e084      	b.n	80066c0 <init_SPS30+0x120>
    }

    PRINTF("SPS sensor probing successful\n");

    ret = sps30_start_measurement();
 80065b6:	252e      	movs	r5, #46	; 0x2e
 80065b8:	197c      	adds	r4, r7, r5
 80065ba:	f000 fe6b 	bl	8007294 <sps30_start_measurement>
 80065be:	0003      	movs	r3, r0
 80065c0:	8023      	strh	r3, [r4, #0]
    if (ret < 0) {
 80065c2:	197b      	adds	r3, r7, r5
 80065c4:	2200      	movs	r2, #0
 80065c6:	5e9b      	ldrsh	r3, [r3, r2]
 80065c8:	2b00      	cmp	r3, #0
 80065ca:	da01      	bge.n	80065d0 <init_SPS30+0x30>
        PRINTF("error starting Particulate measurement\n");
        return false;
 80065cc:	2300      	movs	r3, #0
 80065ce:	e077      	b.n	80066c0 <init_SPS30+0x120>
    }
//    PRINTF("measurements started\n");

    sensirion_sleep_usec(SPS30_MEASUREMENT_DURATION_USEC); /* wait 1s */
 80065d0:	4b3d      	ldr	r3, [pc, #244]	; (80066c8 <init_SPS30+0x128>)
 80065d2:	0018      	movs	r0, r3
 80065d4:	f7ff fe36 	bl	8006244 <sensirion_sleep_usec>
    ret = sps30_read_measurement( &m );
 80065d8:	252e      	movs	r5, #46	; 0x2e
 80065da:	197c      	adds	r4, r7, r5
 80065dc:	1d3b      	adds	r3, r7, #4
 80065de:	0018      	movs	r0, r3
 80065e0:	f000 fe76 	bl	80072d0 <sps30_read_measurement>
 80065e4:	0003      	movs	r3, r0
 80065e6:	8023      	strh	r3, [r4, #0]
    if (ret < 0) {
 80065e8:	197b      	adds	r3, r7, r5
 80065ea:	2200      	movs	r2, #0
 80065ec:	5e9b      	ldrsh	r3, [r3, r2]
 80065ee:	2b00      	cmp	r3, #0
 80065f0:	da01      	bge.n	80065f6 <init_SPS30+0x56>
        PRINTF("error reading Particulate measurement: %d\n", ret );
        return false;
 80065f2:	2300      	movs	r3, #0
 80065f4:	e064      	b.n	80066c0 <init_SPS30+0x120>
        ;
    }
    /*
     * Initialize the Kalman Filters
     */
    imx_kalman_filter_init( &hs.kf_PM_1_0, 6, 6, 0.2, m.mc_1p0 );
 80065f6:	1d3b      	adds	r3, r7, #4
 80065f8:	681b      	ldr	r3, [r3, #0]
 80065fa:	4c34      	ldr	r4, [pc, #208]	; (80066cc <init_SPS30+0x12c>)
 80065fc:	4a34      	ldr	r2, [pc, #208]	; (80066d0 <init_SPS30+0x130>)
 80065fe:	4934      	ldr	r1, [pc, #208]	; (80066d0 <init_SPS30+0x130>)
 8006600:	4834      	ldr	r0, [pc, #208]	; (80066d4 <init_SPS30+0x134>)
 8006602:	9300      	str	r3, [sp, #0]
 8006604:	1c23      	adds	r3, r4, #0
 8006606:	f001 f88d 	bl	8007724 <imx_kalman_filter_init>
    imx_kalman_filter_init( &hs.kf_PM_2_5, 6, 6, 0.2, m.mc_2p5 );
 800660a:	1d3b      	adds	r3, r7, #4
 800660c:	685b      	ldr	r3, [r3, #4]
 800660e:	4c2f      	ldr	r4, [pc, #188]	; (80066cc <init_SPS30+0x12c>)
 8006610:	4a2f      	ldr	r2, [pc, #188]	; (80066d0 <init_SPS30+0x130>)
 8006612:	492f      	ldr	r1, [pc, #188]	; (80066d0 <init_SPS30+0x130>)
 8006614:	4830      	ldr	r0, [pc, #192]	; (80066d8 <init_SPS30+0x138>)
 8006616:	9300      	str	r3, [sp, #0]
 8006618:	1c23      	adds	r3, r4, #0
 800661a:	f001 f883 	bl	8007724 <imx_kalman_filter_init>
    imx_kalman_filter_init( &hs.kf_PM_4_0, 6, 6, 0.2, m.mc_4p0 );
 800661e:	1d3b      	adds	r3, r7, #4
 8006620:	689b      	ldr	r3, [r3, #8]
 8006622:	4c2a      	ldr	r4, [pc, #168]	; (80066cc <init_SPS30+0x12c>)
 8006624:	4a2a      	ldr	r2, [pc, #168]	; (80066d0 <init_SPS30+0x130>)
 8006626:	492a      	ldr	r1, [pc, #168]	; (80066d0 <init_SPS30+0x130>)
 8006628:	482c      	ldr	r0, [pc, #176]	; (80066dc <init_SPS30+0x13c>)
 800662a:	9300      	str	r3, [sp, #0]
 800662c:	1c23      	adds	r3, r4, #0
 800662e:	f001 f879 	bl	8007724 <imx_kalman_filter_init>
    imx_kalman_filter_init( &hs.kf_PM_10_0, 6, 6, 0.2, m.mc_10p0 );
 8006632:	1d3b      	adds	r3, r7, #4
 8006634:	68db      	ldr	r3, [r3, #12]
 8006636:	4c25      	ldr	r4, [pc, #148]	; (80066cc <init_SPS30+0x12c>)
 8006638:	4a25      	ldr	r2, [pc, #148]	; (80066d0 <init_SPS30+0x130>)
 800663a:	4925      	ldr	r1, [pc, #148]	; (80066d0 <init_SPS30+0x130>)
 800663c:	4828      	ldr	r0, [pc, #160]	; (80066e0 <init_SPS30+0x140>)
 800663e:	9300      	str	r3, [sp, #0]
 8006640:	1c23      	adds	r3, r4, #0
 8006642:	f001 f86f 	bl	8007724 <imx_kalman_filter_init>
    imx_kalman_filter_init( &hs.kf_no_PM_0_5, 6, 6, 0.2, m.nc_0p5 );
 8006646:	1d3b      	adds	r3, r7, #4
 8006648:	691b      	ldr	r3, [r3, #16]
 800664a:	4c20      	ldr	r4, [pc, #128]	; (80066cc <init_SPS30+0x12c>)
 800664c:	4a20      	ldr	r2, [pc, #128]	; (80066d0 <init_SPS30+0x130>)
 800664e:	4920      	ldr	r1, [pc, #128]	; (80066d0 <init_SPS30+0x130>)
 8006650:	4824      	ldr	r0, [pc, #144]	; (80066e4 <init_SPS30+0x144>)
 8006652:	9300      	str	r3, [sp, #0]
 8006654:	1c23      	adds	r3, r4, #0
 8006656:	f001 f865 	bl	8007724 <imx_kalman_filter_init>
    imx_kalman_filter_init( &hs.kf_no_PM_1_0, 6, 6, 0.2, m.nc_1p0 );
 800665a:	1d3b      	adds	r3, r7, #4
 800665c:	695b      	ldr	r3, [r3, #20]
 800665e:	4c1b      	ldr	r4, [pc, #108]	; (80066cc <init_SPS30+0x12c>)
 8006660:	4a1b      	ldr	r2, [pc, #108]	; (80066d0 <init_SPS30+0x130>)
 8006662:	491b      	ldr	r1, [pc, #108]	; (80066d0 <init_SPS30+0x130>)
 8006664:	4820      	ldr	r0, [pc, #128]	; (80066e8 <init_SPS30+0x148>)
 8006666:	9300      	str	r3, [sp, #0]
 8006668:	1c23      	adds	r3, r4, #0
 800666a:	f001 f85b 	bl	8007724 <imx_kalman_filter_init>
    imx_kalman_filter_init( &hs.kf_no_PM_2_5, 6, 6, 0.2, m.nc_2p5 );
 800666e:	1d3b      	adds	r3, r7, #4
 8006670:	699b      	ldr	r3, [r3, #24]
 8006672:	4c16      	ldr	r4, [pc, #88]	; (80066cc <init_SPS30+0x12c>)
 8006674:	4a16      	ldr	r2, [pc, #88]	; (80066d0 <init_SPS30+0x130>)
 8006676:	4916      	ldr	r1, [pc, #88]	; (80066d0 <init_SPS30+0x130>)
 8006678:	481c      	ldr	r0, [pc, #112]	; (80066ec <init_SPS30+0x14c>)
 800667a:	9300      	str	r3, [sp, #0]
 800667c:	1c23      	adds	r3, r4, #0
 800667e:	f001 f851 	bl	8007724 <imx_kalman_filter_init>
    imx_kalman_filter_init( &hs.kf_no_PM_4_0, 6, 6, 0.2, m.nc_4p0 );
 8006682:	1d3b      	adds	r3, r7, #4
 8006684:	69db      	ldr	r3, [r3, #28]
 8006686:	4c11      	ldr	r4, [pc, #68]	; (80066cc <init_SPS30+0x12c>)
 8006688:	4a11      	ldr	r2, [pc, #68]	; (80066d0 <init_SPS30+0x130>)
 800668a:	4911      	ldr	r1, [pc, #68]	; (80066d0 <init_SPS30+0x130>)
 800668c:	4818      	ldr	r0, [pc, #96]	; (80066f0 <init_SPS30+0x150>)
 800668e:	9300      	str	r3, [sp, #0]
 8006690:	1c23      	adds	r3, r4, #0
 8006692:	f001 f847 	bl	8007724 <imx_kalman_filter_init>
    imx_kalman_filter_init( &hs.kf_no_PM_10_0, 6, 6, 0.2, m.nc_10p0 );
 8006696:	1d3b      	adds	r3, r7, #4
 8006698:	6a1b      	ldr	r3, [r3, #32]
 800669a:	4c0c      	ldr	r4, [pc, #48]	; (80066cc <init_SPS30+0x12c>)
 800669c:	4a0c      	ldr	r2, [pc, #48]	; (80066d0 <init_SPS30+0x130>)
 800669e:	490c      	ldr	r1, [pc, #48]	; (80066d0 <init_SPS30+0x130>)
 80066a0:	4814      	ldr	r0, [pc, #80]	; (80066f4 <init_SPS30+0x154>)
 80066a2:	9300      	str	r3, [sp, #0]
 80066a4:	1c23      	adds	r3, r4, #0
 80066a6:	f001 f83d 	bl	8007724 <imx_kalman_filter_init>
    imx_kalman_filter_init( &hs.kf_typical_particle, 6, 6, 0.2, m.typical_particle_size );
 80066aa:	1d3b      	adds	r3, r7, #4
 80066ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80066ae:	4c07      	ldr	r4, [pc, #28]	; (80066cc <init_SPS30+0x12c>)
 80066b0:	4a07      	ldr	r2, [pc, #28]	; (80066d0 <init_SPS30+0x130>)
 80066b2:	4907      	ldr	r1, [pc, #28]	; (80066d0 <init_SPS30+0x130>)
 80066b4:	4810      	ldr	r0, [pc, #64]	; (80066f8 <init_SPS30+0x158>)
 80066b6:	9300      	str	r3, [sp, #0]
 80066b8:	1c23      	adds	r3, r4, #0
 80066ba:	f001 f833 	bl	8007724 <imx_kalman_filter_init>
    return true;
 80066be:	2301      	movs	r3, #1
}
 80066c0:	0018      	movs	r0, r3
 80066c2:	46bd      	mov	sp, r7
 80066c4:	b00c      	add	sp, #48	; 0x30
 80066c6:	bdb0      	pop	{r4, r5, r7, pc}
 80066c8:	000f4240 	.word	0x000f4240
 80066cc:	3e4ccccd 	.word	0x3e4ccccd
 80066d0:	40c00000 	.word	0x40c00000
 80066d4:	20000794 	.word	0x20000794
 80066d8:	200007a8 	.word	0x200007a8
 80066dc:	200007bc 	.word	0x200007bc
 80066e0:	200007d0 	.word	0x200007d0
 80066e4:	200007e4 	.word	0x200007e4
 80066e8:	200007f8 	.word	0x200007f8
 80066ec:	2000080c 	.word	0x2000080c
 80066f0:	20000820 	.word	0x20000820
 80066f4:	20000834 	.word	0x20000834
 80066f8:	20000848 	.word	0x20000848

080066fc <start_particulate_matter_measurement>:

bool start_particulate_matter_measurement(void)
{
 80066fc:	b590      	push	{r4, r7, lr}
 80066fe:	b083      	sub	sp, #12
 8006700:	af00      	add	r7, sp, #0
    int16_t ret;

    ret = sps30_start_measurement();
 8006702:	1dbc      	adds	r4, r7, #6
 8006704:	f000 fdc6 	bl	8007294 <sps30_start_measurement>
 8006708:	0003      	movs	r3, r0
 800670a:	8023      	strh	r3, [r4, #0]
    if (ret < 0) {
 800670c:	1dbb      	adds	r3, r7, #6
 800670e:	2200      	movs	r2, #0
 8006710:	5e9b      	ldrsh	r3, [r3, r2]
 8006712:	2b00      	cmp	r3, #0
 8006714:	da01      	bge.n	800671a <start_particulate_matter_measurement+0x1e>
        return false;
 8006716:	2300      	movs	r3, #0
 8006718:	e000      	b.n	800671c <start_particulate_matter_measurement+0x20>
    }
    return true;
 800671a:	2301      	movs	r3, #1
}
 800671c:	0018      	movs	r0, r3
 800671e:	46bd      	mov	sp, r7
 8006720:	b003      	add	sp, #12
 8006722:	bd90      	pop	{r4, r7, pc}

08006724 <update_particulate_matter>:

bool update_particulate_matter(void)
{
 8006724:	b5b0      	push	{r4, r5, r7, lr}
 8006726:	b08c      	sub	sp, #48	; 0x30
 8006728:	af00      	add	r7, sp, #0
    struct sps30_measurement m;
    int16_t ret;

    ret = sps30_read_measurement( &m );
 800672a:	252e      	movs	r5, #46	; 0x2e
 800672c:	197c      	adds	r4, r7, r5
 800672e:	1d3b      	adds	r3, r7, #4
 8006730:	0018      	movs	r0, r3
 8006732:	f000 fdcd 	bl	80072d0 <sps30_read_measurement>
 8006736:	0003      	movs	r3, r0
 8006738:	8023      	strh	r3, [r4, #0]
    if (ret < 0) {
 800673a:	197b      	adds	r3, r7, r5
 800673c:	2200      	movs	r2, #0
 800673e:	5e9b      	ldrsh	r3, [r3, r2]
 8006740:	2b00      	cmp	r3, #0
 8006742:	da01      	bge.n	8006748 <update_particulate_matter+0x24>
        return false;
 8006744:	2300      	movs	r3, #0
 8006746:	e076      	b.n	8006836 <update_particulate_matter+0x112>
    } else {
        hs.current_PM_1_0 = imx_kalman_filter_update_estimate( &hs.kf_PM_1_0, m.mc_1p0, 0 );
 8006748:	1d3b      	adds	r3, r7, #4
 800674a:	6819      	ldr	r1, [r3, #0]
 800674c:	2200      	movs	r2, #0
 800674e:	4b3c      	ldr	r3, [pc, #240]	; (8006840 <update_particulate_matter+0x11c>)
 8006750:	0018      	movs	r0, r3
 8006752:	f000 ffff 	bl	8007754 <imx_kalman_filter_update_estimate>
 8006756:	1c02      	adds	r2, r0, #0
 8006758:	4b3a      	ldr	r3, [pc, #232]	; (8006844 <update_particulate_matter+0x120>)
 800675a:	671a      	str	r2, [r3, #112]	; 0x70
        hs.current_PM_2_5 = imx_kalman_filter_update_estimate( &hs.kf_PM_2_5, m.mc_2p5, 0  );
 800675c:	1d3b      	adds	r3, r7, #4
 800675e:	6859      	ldr	r1, [r3, #4]
 8006760:	2200      	movs	r2, #0
 8006762:	4b39      	ldr	r3, [pc, #228]	; (8006848 <update_particulate_matter+0x124>)
 8006764:	0018      	movs	r0, r3
 8006766:	f000 fff5 	bl	8007754 <imx_kalman_filter_update_estimate>
 800676a:	1c02      	adds	r2, r0, #0
 800676c:	4b35      	ldr	r3, [pc, #212]	; (8006844 <update_particulate_matter+0x120>)
 800676e:	675a      	str	r2, [r3, #116]	; 0x74
        hs.current_PM_4_0 = imx_kalman_filter_update_estimate( &hs.kf_PM_4_0, m.mc_4p0, 0  );
 8006770:	1d3b      	adds	r3, r7, #4
 8006772:	6899      	ldr	r1, [r3, #8]
 8006774:	2200      	movs	r2, #0
 8006776:	4b35      	ldr	r3, [pc, #212]	; (800684c <update_particulate_matter+0x128>)
 8006778:	0018      	movs	r0, r3
 800677a:	f000 ffeb 	bl	8007754 <imx_kalman_filter_update_estimate>
 800677e:	1c02      	adds	r2, r0, #0
 8006780:	4b30      	ldr	r3, [pc, #192]	; (8006844 <update_particulate_matter+0x120>)
 8006782:	679a      	str	r2, [r3, #120]	; 0x78
        hs.current_PM_10_0 = imx_kalman_filter_update_estimate( &hs.kf_PM_10_0, m.mc_10p0, 0  );
 8006784:	1d3b      	adds	r3, r7, #4
 8006786:	68d9      	ldr	r1, [r3, #12]
 8006788:	2200      	movs	r2, #0
 800678a:	4b31      	ldr	r3, [pc, #196]	; (8006850 <update_particulate_matter+0x12c>)
 800678c:	0018      	movs	r0, r3
 800678e:	f000 ffe1 	bl	8007754 <imx_kalman_filter_update_estimate>
 8006792:	1c02      	adds	r2, r0, #0
 8006794:	4b2b      	ldr	r3, [pc, #172]	; (8006844 <update_particulate_matter+0x120>)
 8006796:	67da      	str	r2, [r3, #124]	; 0x7c
        hs.current_no_PM_0_5 = imx_kalman_filter_update_estimate( &hs.kf_no_PM_0_5, m.nc_0p5, 0  );
 8006798:	1d3b      	adds	r3, r7, #4
 800679a:	6919      	ldr	r1, [r3, #16]
 800679c:	2200      	movs	r2, #0
 800679e:	4b2d      	ldr	r3, [pc, #180]	; (8006854 <update_particulate_matter+0x130>)
 80067a0:	0018      	movs	r0, r3
 80067a2:	f000 ffd7 	bl	8007754 <imx_kalman_filter_update_estimate>
 80067a6:	1c01      	adds	r1, r0, #0
 80067a8:	4b26      	ldr	r3, [pc, #152]	; (8006844 <update_particulate_matter+0x120>)
 80067aa:	2280      	movs	r2, #128	; 0x80
 80067ac:	5099      	str	r1, [r3, r2]
        hs.current_no_PM_1_0 = imx_kalman_filter_update_estimate( &hs.kf_no_PM_1_0, m.nc_1p0, 0  );
 80067ae:	1d3b      	adds	r3, r7, #4
 80067b0:	6959      	ldr	r1, [r3, #20]
 80067b2:	2200      	movs	r2, #0
 80067b4:	4b28      	ldr	r3, [pc, #160]	; (8006858 <update_particulate_matter+0x134>)
 80067b6:	0018      	movs	r0, r3
 80067b8:	f000 ffcc 	bl	8007754 <imx_kalman_filter_update_estimate>
 80067bc:	1c01      	adds	r1, r0, #0
 80067be:	4b21      	ldr	r3, [pc, #132]	; (8006844 <update_particulate_matter+0x120>)
 80067c0:	2284      	movs	r2, #132	; 0x84
 80067c2:	5099      	str	r1, [r3, r2]
        hs.current_no_PM_2_5 = imx_kalman_filter_update_estimate( &hs.kf_no_PM_2_5, m.nc_2p5, 0  );
 80067c4:	1d3b      	adds	r3, r7, #4
 80067c6:	6999      	ldr	r1, [r3, #24]
 80067c8:	2200      	movs	r2, #0
 80067ca:	4b24      	ldr	r3, [pc, #144]	; (800685c <update_particulate_matter+0x138>)
 80067cc:	0018      	movs	r0, r3
 80067ce:	f000 ffc1 	bl	8007754 <imx_kalman_filter_update_estimate>
 80067d2:	1c01      	adds	r1, r0, #0
 80067d4:	4b1b      	ldr	r3, [pc, #108]	; (8006844 <update_particulate_matter+0x120>)
 80067d6:	2288      	movs	r2, #136	; 0x88
 80067d8:	5099      	str	r1, [r3, r2]
        hs.current_no_PM_4_0 = imx_kalman_filter_update_estimate( &hs.kf_no_PM_4_0, m.nc_4p0, 0  );
 80067da:	1d3b      	adds	r3, r7, #4
 80067dc:	69d9      	ldr	r1, [r3, #28]
 80067de:	2200      	movs	r2, #0
 80067e0:	4b1f      	ldr	r3, [pc, #124]	; (8006860 <update_particulate_matter+0x13c>)
 80067e2:	0018      	movs	r0, r3
 80067e4:	f000 ffb6 	bl	8007754 <imx_kalman_filter_update_estimate>
 80067e8:	1c01      	adds	r1, r0, #0
 80067ea:	4b16      	ldr	r3, [pc, #88]	; (8006844 <update_particulate_matter+0x120>)
 80067ec:	228c      	movs	r2, #140	; 0x8c
 80067ee:	5099      	str	r1, [r3, r2]
        hs.current_no_PM_10_0 = imx_kalman_filter_update_estimate( &hs.kf_no_PM_10_0, m.nc_10p0, 0  );
 80067f0:	1d3b      	adds	r3, r7, #4
 80067f2:	6a19      	ldr	r1, [r3, #32]
 80067f4:	2200      	movs	r2, #0
 80067f6:	4b1b      	ldr	r3, [pc, #108]	; (8006864 <update_particulate_matter+0x140>)
 80067f8:	0018      	movs	r0, r3
 80067fa:	f000 ffab 	bl	8007754 <imx_kalman_filter_update_estimate>
 80067fe:	1c01      	adds	r1, r0, #0
 8006800:	4b10      	ldr	r3, [pc, #64]	; (8006844 <update_particulate_matter+0x120>)
 8006802:	2290      	movs	r2, #144	; 0x90
 8006804:	5099      	str	r1, [r3, r2]
        hs.current_PM_index = 0;           // Calculate this value somehow
 8006806:	4b0f      	ldr	r3, [pc, #60]	; (8006844 <update_particulate_matter+0x120>)
 8006808:	2298      	movs	r2, #152	; 0x98
 800680a:	2100      	movs	r1, #0
 800680c:	5099      	str	r1, [r3, r2]
        hs.current_typical_particle = imx_kalman_filter_update_estimate( &hs.kf_typical_particle, m.typical_particle_size, 0 );
 800680e:	1d3b      	adds	r3, r7, #4
 8006810:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8006812:	2200      	movs	r2, #0
 8006814:	4b14      	ldr	r3, [pc, #80]	; (8006868 <update_particulate_matter+0x144>)
 8006816:	0018      	movs	r0, r3
 8006818:	f000 ff9c 	bl	8007754 <imx_kalman_filter_update_estimate>
 800681c:	1c01      	adds	r1, r0, #0
 800681e:	4b09      	ldr	r3, [pc, #36]	; (8006844 <update_particulate_matter+0x120>)
 8006820:	2294      	movs	r2, #148	; 0x94
 8006822:	5099      	str	r1, [r3, r2]
        hs.valid_particulate_matter = true;
 8006824:	4a07      	ldr	r2, [pc, #28]	; (8006844 <update_particulate_matter+0x120>)
 8006826:	23a2      	movs	r3, #162	; 0xa2
 8006828:	00db      	lsls	r3, r3, #3
 800682a:	18d3      	adds	r3, r2, r3
 800682c:	785a      	ldrb	r2, [r3, #1]
 800682e:	2110      	movs	r1, #16
 8006830:	430a      	orrs	r2, r1
 8006832:	705a      	strb	r2, [r3, #1]

    }
    return true;
 8006834:	2301      	movs	r3, #1
}
 8006836:	0018      	movs	r0, r3
 8006838:	46bd      	mov	sp, r7
 800683a:	b00c      	add	sp, #48	; 0x30
 800683c:	bdb0      	pop	{r4, r5, r7, pc}
 800683e:	46c0      	nop			; (mov r8, r8)
 8006840:	20000794 	.word	0x20000794
 8006844:	200006f8 	.word	0x200006f8
 8006848:	200007a8 	.word	0x200007a8
 800684c:	200007bc 	.word	0x200007bc
 8006850:	200007d0 	.word	0x200007d0
 8006854:	200007e4 	.word	0x200007e4
 8006858:	200007f8 	.word	0x200007f8
 800685c:	2000080c 	.word	0x2000080c
 8006860:	20000820 	.word	0x20000820
 8006864:	20000834 	.word	0x20000834
 8006868:	20000848 	.word	0x20000848

0800686c <sensirion_common_generate_crc>:
 */

#include "sensirion_common.h"
#include "sensirion_i2c.h"

uint8_t sensirion_common_generate_crc(uint8_t *data, uint16_t count) {
 800686c:	b580      	push	{r7, lr}
 800686e:	b084      	sub	sp, #16
 8006870:	af00      	add	r7, sp, #0
 8006872:	6078      	str	r0, [r7, #4]
 8006874:	000a      	movs	r2, r1
 8006876:	1cbb      	adds	r3, r7, #2
 8006878:	801a      	strh	r2, [r3, #0]
    uint16_t current_byte;
    uint8_t crc = CRC8_INIT;
 800687a:	230d      	movs	r3, #13
 800687c:	18fb      	adds	r3, r7, r3
 800687e:	22ff      	movs	r2, #255	; 0xff
 8006880:	701a      	strb	r2, [r3, #0]
    uint8_t crc_bit;

    /* calculates 8-Bit checksum with given polynomial */
    for (current_byte = 0; current_byte < count; ++current_byte) {
 8006882:	230e      	movs	r3, #14
 8006884:	18fb      	adds	r3, r7, r3
 8006886:	2200      	movs	r2, #0
 8006888:	801a      	strh	r2, [r3, #0]
 800688a:	e038      	b.n	80068fe <sensirion_common_generate_crc+0x92>
        crc ^= (data[current_byte]);
 800688c:	230e      	movs	r3, #14
 800688e:	18fb      	adds	r3, r7, r3
 8006890:	881b      	ldrh	r3, [r3, #0]
 8006892:	687a      	ldr	r2, [r7, #4]
 8006894:	18d3      	adds	r3, r2, r3
 8006896:	7819      	ldrb	r1, [r3, #0]
 8006898:	220d      	movs	r2, #13
 800689a:	18bb      	adds	r3, r7, r2
 800689c:	18ba      	adds	r2, r7, r2
 800689e:	7812      	ldrb	r2, [r2, #0]
 80068a0:	404a      	eors	r2, r1
 80068a2:	701a      	strb	r2, [r3, #0]
        for (crc_bit = 8; crc_bit > 0; --crc_bit) {
 80068a4:	230c      	movs	r3, #12
 80068a6:	18fb      	adds	r3, r7, r3
 80068a8:	2208      	movs	r2, #8
 80068aa:	701a      	strb	r2, [r3, #0]
 80068ac:	e01c      	b.n	80068e8 <sensirion_common_generate_crc+0x7c>
            if (crc & 0x80)
 80068ae:	230d      	movs	r3, #13
 80068b0:	18fb      	adds	r3, r7, r3
 80068b2:	781b      	ldrb	r3, [r3, #0]
 80068b4:	b25b      	sxtb	r3, r3
 80068b6:	2b00      	cmp	r3, #0
 80068b8:	da0a      	bge.n	80068d0 <sensirion_common_generate_crc+0x64>
                crc = (crc << 1) ^ CRC8_POLYNOMIAL;
 80068ba:	210d      	movs	r1, #13
 80068bc:	187b      	adds	r3, r7, r1
 80068be:	781b      	ldrb	r3, [r3, #0]
 80068c0:	005b      	lsls	r3, r3, #1
 80068c2:	b25b      	sxtb	r3, r3
 80068c4:	2231      	movs	r2, #49	; 0x31
 80068c6:	4053      	eors	r3, r2
 80068c8:	b25a      	sxtb	r2, r3
 80068ca:	187b      	adds	r3, r7, r1
 80068cc:	701a      	strb	r2, [r3, #0]
 80068ce:	e005      	b.n	80068dc <sensirion_common_generate_crc+0x70>
            else
                crc = (crc << 1);
 80068d0:	230d      	movs	r3, #13
 80068d2:	18fa      	adds	r2, r7, r3
 80068d4:	18fb      	adds	r3, r7, r3
 80068d6:	781b      	ldrb	r3, [r3, #0]
 80068d8:	18db      	adds	r3, r3, r3
 80068da:	7013      	strb	r3, [r2, #0]
        for (crc_bit = 8; crc_bit > 0; --crc_bit) {
 80068dc:	220c      	movs	r2, #12
 80068de:	18bb      	adds	r3, r7, r2
 80068e0:	18ba      	adds	r2, r7, r2
 80068e2:	7812      	ldrb	r2, [r2, #0]
 80068e4:	3a01      	subs	r2, #1
 80068e6:	701a      	strb	r2, [r3, #0]
 80068e8:	230c      	movs	r3, #12
 80068ea:	18fb      	adds	r3, r7, r3
 80068ec:	781b      	ldrb	r3, [r3, #0]
 80068ee:	2b00      	cmp	r3, #0
 80068f0:	d1dd      	bne.n	80068ae <sensirion_common_generate_crc+0x42>
    for (current_byte = 0; current_byte < count; ++current_byte) {
 80068f2:	220e      	movs	r2, #14
 80068f4:	18bb      	adds	r3, r7, r2
 80068f6:	18ba      	adds	r2, r7, r2
 80068f8:	8812      	ldrh	r2, [r2, #0]
 80068fa:	3201      	adds	r2, #1
 80068fc:	801a      	strh	r2, [r3, #0]
 80068fe:	230e      	movs	r3, #14
 8006900:	18fa      	adds	r2, r7, r3
 8006902:	1cbb      	adds	r3, r7, #2
 8006904:	8812      	ldrh	r2, [r2, #0]
 8006906:	881b      	ldrh	r3, [r3, #0]
 8006908:	429a      	cmp	r2, r3
 800690a:	d3bf      	bcc.n	800688c <sensirion_common_generate_crc+0x20>
        }
    }
    return crc;
 800690c:	230d      	movs	r3, #13
 800690e:	18fb      	adds	r3, r7, r3
 8006910:	781b      	ldrb	r3, [r3, #0]
}
 8006912:	0018      	movs	r0, r3
 8006914:	46bd      	mov	sp, r7
 8006916:	b004      	add	sp, #16
 8006918:	bd80      	pop	{r7, pc}

0800691a <sensirion_common_check_crc>:

int8_t sensirion_common_check_crc(uint8_t *data, uint16_t count,
                                  uint8_t checksum) {
 800691a:	b580      	push	{r7, lr}
 800691c:	b082      	sub	sp, #8
 800691e:	af00      	add	r7, sp, #0
 8006920:	6078      	str	r0, [r7, #4]
 8006922:	0008      	movs	r0, r1
 8006924:	0011      	movs	r1, r2
 8006926:	1cbb      	adds	r3, r7, #2
 8006928:	1c02      	adds	r2, r0, #0
 800692a:	801a      	strh	r2, [r3, #0]
 800692c:	1c7b      	adds	r3, r7, #1
 800692e:	1c0a      	adds	r2, r1, #0
 8006930:	701a      	strb	r2, [r3, #0]
    if (sensirion_common_generate_crc(data, count) != checksum)
 8006932:	1cbb      	adds	r3, r7, #2
 8006934:	881a      	ldrh	r2, [r3, #0]
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	0011      	movs	r1, r2
 800693a:	0018      	movs	r0, r3
 800693c:	f7ff ff96 	bl	800686c <sensirion_common_generate_crc>
 8006940:	0003      	movs	r3, r0
 8006942:	001a      	movs	r2, r3
 8006944:	1c7b      	adds	r3, r7, #1
 8006946:	781b      	ldrb	r3, [r3, #0]
 8006948:	4293      	cmp	r3, r2
 800694a:	d002      	beq.n	8006952 <sensirion_common_check_crc+0x38>
        return STATUS_FAIL;
 800694c:	2301      	movs	r3, #1
 800694e:	425b      	negs	r3, r3
 8006950:	e000      	b.n	8006954 <sensirion_common_check_crc+0x3a>
    return STATUS_OK;
 8006952:	2300      	movs	r3, #0
}
 8006954:	0018      	movs	r0, r3
 8006956:	46bd      	mov	sp, r7
 8006958:	b002      	add	sp, #8
 800695a:	bd80      	pop	{r7, pc}

0800695c <sensirion_fill_cmd_send_buf>:

uint16_t sensirion_fill_cmd_send_buf(uint8_t *buf, uint16_t cmd,
                                     const uint16_t *args, uint8_t num_args) {
 800695c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800695e:	b087      	sub	sp, #28
 8006960:	af00      	add	r7, sp, #0
 8006962:	60f8      	str	r0, [r7, #12]
 8006964:	0008      	movs	r0, r1
 8006966:	607a      	str	r2, [r7, #4]
 8006968:	0019      	movs	r1, r3
 800696a:	250a      	movs	r5, #10
 800696c:	197b      	adds	r3, r7, r5
 800696e:	1c02      	adds	r2, r0, #0
 8006970:	801a      	strh	r2, [r3, #0]
 8006972:	2309      	movs	r3, #9
 8006974:	18fb      	adds	r3, r7, r3
 8006976:	1c0a      	adds	r2, r1, #0
 8006978:	701a      	strb	r2, [r3, #0]
    uint8_t crc;
    uint8_t i;
    uint16_t idx = 0;
 800697a:	2014      	movs	r0, #20
 800697c:	183b      	adds	r3, r7, r0
 800697e:	2200      	movs	r2, #0
 8006980:	801a      	strh	r2, [r3, #0]

    buf[idx++] = (uint8_t)((cmd & 0xFF00) >> 8);
 8006982:	197b      	adds	r3, r7, r5
 8006984:	881b      	ldrh	r3, [r3, #0]
 8006986:	0a1b      	lsrs	r3, r3, #8
 8006988:	b299      	uxth	r1, r3
 800698a:	183b      	adds	r3, r7, r0
 800698c:	881b      	ldrh	r3, [r3, #0]
 800698e:	0004      	movs	r4, r0
 8006990:	183a      	adds	r2, r7, r0
 8006992:	1c58      	adds	r0, r3, #1
 8006994:	8010      	strh	r0, [r2, #0]
 8006996:	001a      	movs	r2, r3
 8006998:	68fb      	ldr	r3, [r7, #12]
 800699a:	189b      	adds	r3, r3, r2
 800699c:	b2ca      	uxtb	r2, r1
 800699e:	701a      	strb	r2, [r3, #0]
    buf[idx++] = (uint8_t)((cmd & 0x00FF) >> 0);
 80069a0:	0020      	movs	r0, r4
 80069a2:	183b      	adds	r3, r7, r0
 80069a4:	881b      	ldrh	r3, [r3, #0]
 80069a6:	183a      	adds	r2, r7, r0
 80069a8:	1c59      	adds	r1, r3, #1
 80069aa:	8011      	strh	r1, [r2, #0]
 80069ac:	001a      	movs	r2, r3
 80069ae:	68fb      	ldr	r3, [r7, #12]
 80069b0:	189b      	adds	r3, r3, r2
 80069b2:	197a      	adds	r2, r7, r5
 80069b4:	8812      	ldrh	r2, [r2, #0]
 80069b6:	b2d2      	uxtb	r2, r2
 80069b8:	701a      	strb	r2, [r3, #0]

    for (i = 0; i < num_args; ++i) {
 80069ba:	2317      	movs	r3, #23
 80069bc:	18fb      	adds	r3, r7, r3
 80069be:	2200      	movs	r2, #0
 80069c0:	701a      	strb	r2, [r3, #0]
 80069c2:	e042      	b.n	8006a4a <sensirion_fill_cmd_send_buf+0xee>
        buf[idx++] = (uint8_t)((args[i] & 0xFF00) >> 8);
 80069c4:	2617      	movs	r6, #23
 80069c6:	19bb      	adds	r3, r7, r6
 80069c8:	781b      	ldrb	r3, [r3, #0]
 80069ca:	005b      	lsls	r3, r3, #1
 80069cc:	687a      	ldr	r2, [r7, #4]
 80069ce:	18d3      	adds	r3, r2, r3
 80069d0:	881b      	ldrh	r3, [r3, #0]
 80069d2:	0a1b      	lsrs	r3, r3, #8
 80069d4:	b299      	uxth	r1, r3
 80069d6:	2414      	movs	r4, #20
 80069d8:	193b      	adds	r3, r7, r4
 80069da:	881b      	ldrh	r3, [r3, #0]
 80069dc:	193a      	adds	r2, r7, r4
 80069de:	1c58      	adds	r0, r3, #1
 80069e0:	8010      	strh	r0, [r2, #0]
 80069e2:	001a      	movs	r2, r3
 80069e4:	68fb      	ldr	r3, [r7, #12]
 80069e6:	189b      	adds	r3, r3, r2
 80069e8:	b2ca      	uxtb	r2, r1
 80069ea:	701a      	strb	r2, [r3, #0]
        buf[idx++] = (uint8_t)((args[i] & 0x00FF) >> 0);
 80069ec:	19bb      	adds	r3, r7, r6
 80069ee:	781b      	ldrb	r3, [r3, #0]
 80069f0:	005b      	lsls	r3, r3, #1
 80069f2:	687a      	ldr	r2, [r7, #4]
 80069f4:	18d3      	adds	r3, r2, r3
 80069f6:	8819      	ldrh	r1, [r3, #0]
 80069f8:	193b      	adds	r3, r7, r4
 80069fa:	881b      	ldrh	r3, [r3, #0]
 80069fc:	193a      	adds	r2, r7, r4
 80069fe:	1c58      	adds	r0, r3, #1
 8006a00:	8010      	strh	r0, [r2, #0]
 8006a02:	001a      	movs	r2, r3
 8006a04:	68fb      	ldr	r3, [r7, #12]
 8006a06:	189b      	adds	r3, r3, r2
 8006a08:	b2ca      	uxtb	r2, r1
 8006a0a:	701a      	strb	r2, [r3, #0]

        crc = sensirion_common_generate_crc((uint8_t *)&buf[idx - 2],
 8006a0c:	0025      	movs	r5, r4
 8006a0e:	193b      	adds	r3, r7, r4
 8006a10:	881b      	ldrh	r3, [r3, #0]
 8006a12:	3b02      	subs	r3, #2
 8006a14:	68fa      	ldr	r2, [r7, #12]
 8006a16:	18d3      	adds	r3, r2, r3
 8006a18:	2213      	movs	r2, #19
 8006a1a:	18bc      	adds	r4, r7, r2
 8006a1c:	2102      	movs	r1, #2
 8006a1e:	0018      	movs	r0, r3
 8006a20:	f7ff ff24 	bl	800686c <sensirion_common_generate_crc>
 8006a24:	0003      	movs	r3, r0
 8006a26:	7023      	strb	r3, [r4, #0]
                                            SENSIRION_WORD_SIZE);
        buf[idx++] = crc;
 8006a28:	197b      	adds	r3, r7, r5
 8006a2a:	881b      	ldrh	r3, [r3, #0]
 8006a2c:	197a      	adds	r2, r7, r5
 8006a2e:	1c59      	adds	r1, r3, #1
 8006a30:	8011      	strh	r1, [r2, #0]
 8006a32:	001a      	movs	r2, r3
 8006a34:	68fb      	ldr	r3, [r7, #12]
 8006a36:	189b      	adds	r3, r3, r2
 8006a38:	2213      	movs	r2, #19
 8006a3a:	18ba      	adds	r2, r7, r2
 8006a3c:	7812      	ldrb	r2, [r2, #0]
 8006a3e:	701a      	strb	r2, [r3, #0]
    for (i = 0; i < num_args; ++i) {
 8006a40:	19bb      	adds	r3, r7, r6
 8006a42:	19ba      	adds	r2, r7, r6
 8006a44:	7812      	ldrb	r2, [r2, #0]
 8006a46:	3201      	adds	r2, #1
 8006a48:	701a      	strb	r2, [r3, #0]
 8006a4a:	2317      	movs	r3, #23
 8006a4c:	18fa      	adds	r2, r7, r3
 8006a4e:	2309      	movs	r3, #9
 8006a50:	18fb      	adds	r3, r7, r3
 8006a52:	7812      	ldrb	r2, [r2, #0]
 8006a54:	781b      	ldrb	r3, [r3, #0]
 8006a56:	429a      	cmp	r2, r3
 8006a58:	d3b4      	bcc.n	80069c4 <sensirion_fill_cmd_send_buf+0x68>
    }
    return idx;
 8006a5a:	2314      	movs	r3, #20
 8006a5c:	18fb      	adds	r3, r7, r3
 8006a5e:	881b      	ldrh	r3, [r3, #0]
}
 8006a60:	0018      	movs	r0, r3
 8006a62:	46bd      	mov	sp, r7
 8006a64:	b007      	add	sp, #28
 8006a66:	bdf0      	pop	{r4, r5, r6, r7, pc}

08006a68 <sensirion_i2c_read_bytes>:

int16_t sensirion_i2c_read_bytes(uint8_t address, uint8_t *data,
                                 uint16_t num_words) {
 8006a68:	b5b0      	push	{r4, r5, r7, lr}
 8006a6a:	b096      	sub	sp, #88	; 0x58
 8006a6c:	af00      	add	r7, sp, #0
 8006a6e:	6039      	str	r1, [r7, #0]
 8006a70:	0011      	movs	r1, r2
 8006a72:	1dfb      	adds	r3, r7, #7
 8006a74:	1c02      	adds	r2, r0, #0
 8006a76:	701a      	strb	r2, [r3, #0]
 8006a78:	1d3b      	adds	r3, r7, #4
 8006a7a:	1c0a      	adds	r2, r1, #0
 8006a7c:	801a      	strh	r2, [r3, #0]
    int16_t ret;
    uint16_t i, j;
    uint16_t size = num_words * (SENSIRION_WORD_SIZE + CRC8_LEN);
 8006a7e:	2052      	movs	r0, #82	; 0x52
 8006a80:	1839      	adds	r1, r7, r0
 8006a82:	1d3b      	adds	r3, r7, #4
 8006a84:	881b      	ldrh	r3, [r3, #0]
 8006a86:	1c1a      	adds	r2, r3, #0
 8006a88:	1892      	adds	r2, r2, r2
 8006a8a:	18d3      	adds	r3, r2, r3
 8006a8c:	800b      	strh	r3, [r1, #0]
    uint16_t word_buf[SENSIRION_MAX_BUFFER_WORDS];
    uint8_t *const buf8 = (uint8_t *)word_buf;
 8006a8e:	2308      	movs	r3, #8
 8006a90:	18fb      	adds	r3, r7, r3
 8006a92:	64fb      	str	r3, [r7, #76]	; 0x4c

    ret = sensirion_i2c_read(address, buf8, size);
 8006a94:	183b      	adds	r3, r7, r0
 8006a96:	881a      	ldrh	r2, [r3, #0]
 8006a98:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 8006a9a:	1dfb      	adds	r3, r7, #7
 8006a9c:	781b      	ldrb	r3, [r3, #0]
 8006a9e:	0018      	movs	r0, r3
 8006aa0:	f7ff fbe7 	bl	8006272 <sensirion_i2c_read>
 8006aa4:	0003      	movs	r3, r0
 8006aa6:	001a      	movs	r2, r3
 8006aa8:	214a      	movs	r1, #74	; 0x4a
 8006aaa:	187b      	adds	r3, r7, r1
 8006aac:	801a      	strh	r2, [r3, #0]
    if (ret != STATUS_OK)
 8006aae:	187b      	adds	r3, r7, r1
 8006ab0:	2200      	movs	r2, #0
 8006ab2:	5e9b      	ldrsh	r3, [r3, r2]
 8006ab4:	2b00      	cmp	r3, #0
 8006ab6:	d004      	beq.n	8006ac2 <sensirion_i2c_read_bytes+0x5a>
        return ret;
 8006ab8:	234a      	movs	r3, #74	; 0x4a
 8006aba:	18fb      	adds	r3, r7, r3
 8006abc:	2200      	movs	r2, #0
 8006abe:	5e9b      	ldrsh	r3, [r3, r2]
 8006ac0:	e053      	b.n	8006b6a <sensirion_i2c_read_bytes+0x102>

    /* check the CRC for each word */
    for (i = 0, j = 0; i < size; i += SENSIRION_WORD_SIZE + CRC8_LEN) {
 8006ac2:	2356      	movs	r3, #86	; 0x56
 8006ac4:	18fb      	adds	r3, r7, r3
 8006ac6:	2200      	movs	r2, #0
 8006ac8:	801a      	strh	r2, [r3, #0]
 8006aca:	2354      	movs	r3, #84	; 0x54
 8006acc:	18fb      	adds	r3, r7, r3
 8006ace:	2200      	movs	r2, #0
 8006ad0:	801a      	strh	r2, [r3, #0]
 8006ad2:	e041      	b.n	8006b58 <sensirion_i2c_read_bytes+0xf0>

        ret = sensirion_common_check_crc(&buf8[i], SENSIRION_WORD_SIZE,
 8006ad4:	2156      	movs	r1, #86	; 0x56
 8006ad6:	187b      	adds	r3, r7, r1
 8006ad8:	881b      	ldrh	r3, [r3, #0]
 8006ada:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8006adc:	18d0      	adds	r0, r2, r3
                                         buf8[i + SENSIRION_WORD_SIZE]);
 8006ade:	187b      	adds	r3, r7, r1
 8006ae0:	881b      	ldrh	r3, [r3, #0]
 8006ae2:	3302      	adds	r3, #2
 8006ae4:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8006ae6:	18d3      	adds	r3, r2, r3
        ret = sensirion_common_check_crc(&buf8[i], SENSIRION_WORD_SIZE,
 8006ae8:	781b      	ldrb	r3, [r3, #0]
 8006aea:	001a      	movs	r2, r3
 8006aec:	2102      	movs	r1, #2
 8006aee:	f7ff ff14 	bl	800691a <sensirion_common_check_crc>
 8006af2:	0003      	movs	r3, r0
 8006af4:	001a      	movs	r2, r3
 8006af6:	214a      	movs	r1, #74	; 0x4a
 8006af8:	187b      	adds	r3, r7, r1
 8006afa:	801a      	strh	r2, [r3, #0]
        if (ret != STATUS_OK)
 8006afc:	187b      	adds	r3, r7, r1
 8006afe:	2200      	movs	r2, #0
 8006b00:	5e9b      	ldrsh	r3, [r3, r2]
 8006b02:	2b00      	cmp	r3, #0
 8006b04:	d004      	beq.n	8006b10 <sensirion_i2c_read_bytes+0xa8>
            return ret;
 8006b06:	234a      	movs	r3, #74	; 0x4a
 8006b08:	18fb      	adds	r3, r7, r3
 8006b0a:	2200      	movs	r2, #0
 8006b0c:	5e9b      	ldrsh	r3, [r3, r2]
 8006b0e:	e02c      	b.n	8006b6a <sensirion_i2c_read_bytes+0x102>

        data[j++] = buf8[i];
 8006b10:	2456      	movs	r4, #86	; 0x56
 8006b12:	193b      	adds	r3, r7, r4
 8006b14:	881b      	ldrh	r3, [r3, #0]
 8006b16:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8006b18:	18d2      	adds	r2, r2, r3
 8006b1a:	2554      	movs	r5, #84	; 0x54
 8006b1c:	197b      	adds	r3, r7, r5
 8006b1e:	881b      	ldrh	r3, [r3, #0]
 8006b20:	1979      	adds	r1, r7, r5
 8006b22:	1c58      	adds	r0, r3, #1
 8006b24:	8008      	strh	r0, [r1, #0]
 8006b26:	0019      	movs	r1, r3
 8006b28:	683b      	ldr	r3, [r7, #0]
 8006b2a:	185b      	adds	r3, r3, r1
 8006b2c:	7812      	ldrb	r2, [r2, #0]
 8006b2e:	701a      	strb	r2, [r3, #0]
        data[j++] = buf8[i + 1];
 8006b30:	193b      	adds	r3, r7, r4
 8006b32:	881b      	ldrh	r3, [r3, #0]
 8006b34:	3301      	adds	r3, #1
 8006b36:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8006b38:	18d2      	adds	r2, r2, r3
 8006b3a:	197b      	adds	r3, r7, r5
 8006b3c:	881b      	ldrh	r3, [r3, #0]
 8006b3e:	1979      	adds	r1, r7, r5
 8006b40:	1c58      	adds	r0, r3, #1
 8006b42:	8008      	strh	r0, [r1, #0]
 8006b44:	0019      	movs	r1, r3
 8006b46:	683b      	ldr	r3, [r7, #0]
 8006b48:	185b      	adds	r3, r3, r1
 8006b4a:	7812      	ldrb	r2, [r2, #0]
 8006b4c:	701a      	strb	r2, [r3, #0]
    for (i = 0, j = 0; i < size; i += SENSIRION_WORD_SIZE + CRC8_LEN) {
 8006b4e:	193b      	adds	r3, r7, r4
 8006b50:	193a      	adds	r2, r7, r4
 8006b52:	8812      	ldrh	r2, [r2, #0]
 8006b54:	3203      	adds	r2, #3
 8006b56:	801a      	strh	r2, [r3, #0]
 8006b58:	2356      	movs	r3, #86	; 0x56
 8006b5a:	18fa      	adds	r2, r7, r3
 8006b5c:	2352      	movs	r3, #82	; 0x52
 8006b5e:	18fb      	adds	r3, r7, r3
 8006b60:	8812      	ldrh	r2, [r2, #0]
 8006b62:	881b      	ldrh	r3, [r3, #0]
 8006b64:	429a      	cmp	r2, r3
 8006b66:	d3b5      	bcc.n	8006ad4 <sensirion_i2c_read_bytes+0x6c>
    }

    return STATUS_OK;
 8006b68:	2300      	movs	r3, #0
}
 8006b6a:	0018      	movs	r0, r3
 8006b6c:	46bd      	mov	sp, r7
 8006b6e:	b016      	add	sp, #88	; 0x58
 8006b70:	bdb0      	pop	{r4, r5, r7, pc}

08006b72 <sensirion_i2c_read_words>:

int16_t sensirion_i2c_read_words(uint8_t address, uint16_t *data_words,
                                 uint16_t num_words) {
 8006b72:	b5b0      	push	{r4, r5, r7, lr}
 8006b74:	b084      	sub	sp, #16
 8006b76:	af00      	add	r7, sp, #0
 8006b78:	6039      	str	r1, [r7, #0]
 8006b7a:	0011      	movs	r1, r2
 8006b7c:	1dfb      	adds	r3, r7, #7
 8006b7e:	1c02      	adds	r2, r0, #0
 8006b80:	701a      	strb	r2, [r3, #0]
 8006b82:	1d3b      	adds	r3, r7, #4
 8006b84:	1c0a      	adds	r2, r1, #0
 8006b86:	801a      	strh	r2, [r3, #0]
    int16_t ret;
    uint8_t i;

    ret = sensirion_i2c_read_bytes(address, (uint8_t *)data_words, num_words);
 8006b88:	250c      	movs	r5, #12
 8006b8a:	197c      	adds	r4, r7, r5
 8006b8c:	1d3b      	adds	r3, r7, #4
 8006b8e:	881a      	ldrh	r2, [r3, #0]
 8006b90:	6839      	ldr	r1, [r7, #0]
 8006b92:	1dfb      	adds	r3, r7, #7
 8006b94:	781b      	ldrb	r3, [r3, #0]
 8006b96:	0018      	movs	r0, r3
 8006b98:	f7ff ff66 	bl	8006a68 <sensirion_i2c_read_bytes>
 8006b9c:	0003      	movs	r3, r0
 8006b9e:	8023      	strh	r3, [r4, #0]
    if (ret != STATUS_OK)
 8006ba0:	197b      	adds	r3, r7, r5
 8006ba2:	2200      	movs	r2, #0
 8006ba4:	5e9b      	ldrsh	r3, [r3, r2]
 8006ba6:	2b00      	cmp	r3, #0
 8006ba8:	d004      	beq.n	8006bb4 <sensirion_i2c_read_words+0x42>
        return ret;
 8006baa:	230c      	movs	r3, #12
 8006bac:	18fb      	adds	r3, r7, r3
 8006bae:	2200      	movs	r2, #0
 8006bb0:	5e9b      	ldrsh	r3, [r3, r2]
 8006bb2:	e02d      	b.n	8006c10 <sensirion_i2c_read_words+0x9e>

    for (i = 0; i < num_words; ++i)
 8006bb4:	230f      	movs	r3, #15
 8006bb6:	18fb      	adds	r3, r7, r3
 8006bb8:	2200      	movs	r2, #0
 8006bba:	701a      	strb	r2, [r3, #0]
 8006bbc:	e01f      	b.n	8006bfe <sensirion_i2c_read_words+0x8c>
        data_words[i] = be16_to_cpu(data_words[i]);
 8006bbe:	200f      	movs	r0, #15
 8006bc0:	183b      	adds	r3, r7, r0
 8006bc2:	781b      	ldrb	r3, [r3, #0]
 8006bc4:	005b      	lsls	r3, r3, #1
 8006bc6:	683a      	ldr	r2, [r7, #0]
 8006bc8:	18d3      	adds	r3, r2, r3
 8006bca:	881b      	ldrh	r3, [r3, #0]
 8006bcc:	021b      	lsls	r3, r3, #8
 8006bce:	b21a      	sxth	r2, r3
 8006bd0:	183b      	adds	r3, r7, r0
 8006bd2:	781b      	ldrb	r3, [r3, #0]
 8006bd4:	005b      	lsls	r3, r3, #1
 8006bd6:	6839      	ldr	r1, [r7, #0]
 8006bd8:	18cb      	adds	r3, r1, r3
 8006bda:	881b      	ldrh	r3, [r3, #0]
 8006bdc:	0a1b      	lsrs	r3, r3, #8
 8006bde:	b29b      	uxth	r3, r3
 8006be0:	b21b      	sxth	r3, r3
 8006be2:	4313      	orrs	r3, r2
 8006be4:	b219      	sxth	r1, r3
 8006be6:	183b      	adds	r3, r7, r0
 8006be8:	781b      	ldrb	r3, [r3, #0]
 8006bea:	005b      	lsls	r3, r3, #1
 8006bec:	683a      	ldr	r2, [r7, #0]
 8006bee:	18d3      	adds	r3, r2, r3
 8006bf0:	b28a      	uxth	r2, r1
 8006bf2:	801a      	strh	r2, [r3, #0]
    for (i = 0; i < num_words; ++i)
 8006bf4:	183b      	adds	r3, r7, r0
 8006bf6:	183a      	adds	r2, r7, r0
 8006bf8:	7812      	ldrb	r2, [r2, #0]
 8006bfa:	3201      	adds	r2, #1
 8006bfc:	701a      	strb	r2, [r3, #0]
 8006bfe:	230f      	movs	r3, #15
 8006c00:	18fb      	adds	r3, r7, r3
 8006c02:	781b      	ldrb	r3, [r3, #0]
 8006c04:	b29b      	uxth	r3, r3
 8006c06:	1d3a      	adds	r2, r7, #4
 8006c08:	8812      	ldrh	r2, [r2, #0]
 8006c0a:	429a      	cmp	r2, r3
 8006c0c:	d8d7      	bhi.n	8006bbe <sensirion_i2c_read_words+0x4c>

    return STATUS_OK;
 8006c0e:	2300      	movs	r3, #0
}
 8006c10:	0018      	movs	r0, r3
 8006c12:	46bd      	mov	sp, r7
 8006c14:	b004      	add	sp, #16
 8006c16:	bdb0      	pop	{r4, r5, r7, pc}

08006c18 <sensirion_i2c_write_cmd>:

int16_t sensirion_i2c_write_cmd(uint8_t address, uint16_t command) {
 8006c18:	b590      	push	{r4, r7, lr}
 8006c1a:	b085      	sub	sp, #20
 8006c1c:	af00      	add	r7, sp, #0
 8006c1e:	0002      	movs	r2, r0
 8006c20:	1dfb      	adds	r3, r7, #7
 8006c22:	701a      	strb	r2, [r3, #0]
 8006c24:	1d3b      	adds	r3, r7, #4
 8006c26:	1c0a      	adds	r2, r1, #0
 8006c28:	801a      	strh	r2, [r3, #0]
    uint8_t buf[SENSIRION_COMMAND_SIZE];

    sensirion_fill_cmd_send_buf(buf, command, NULL, 0);
 8006c2a:	1d3b      	adds	r3, r7, #4
 8006c2c:	8819      	ldrh	r1, [r3, #0]
 8006c2e:	240c      	movs	r4, #12
 8006c30:	1938      	adds	r0, r7, r4
 8006c32:	2300      	movs	r3, #0
 8006c34:	2200      	movs	r2, #0
 8006c36:	f7ff fe91 	bl	800695c <sensirion_fill_cmd_send_buf>
    return sensirion_i2c_write(address, buf, SENSIRION_COMMAND_SIZE);
 8006c3a:	1939      	adds	r1, r7, r4
 8006c3c:	1dfb      	adds	r3, r7, #7
 8006c3e:	781b      	ldrb	r3, [r3, #0]
 8006c40:	2202      	movs	r2, #2
 8006c42:	0018      	movs	r0, r3
 8006c44:	f7ff fb47 	bl	80062d6 <sensirion_i2c_write>
 8006c48:	0003      	movs	r3, r0
 8006c4a:	b21b      	sxth	r3, r3
}
 8006c4c:	0018      	movs	r0, r3
 8006c4e:	46bd      	mov	sp, r7
 8006c50:	b005      	add	sp, #20
 8006c52:	bd90      	pop	{r4, r7, pc}

08006c54 <sensirion_i2c_write_cmd_with_args>:

int16_t sensirion_i2c_write_cmd_with_args(uint8_t address, uint16_t command,
                                          const uint16_t *data_words,
                                          uint16_t num_words) {
 8006c54:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006c56:	b08f      	sub	sp, #60	; 0x3c
 8006c58:	af00      	add	r7, sp, #0
 8006c5a:	0004      	movs	r4, r0
 8006c5c:	0008      	movs	r0, r1
 8006c5e:	60ba      	str	r2, [r7, #8]
 8006c60:	0019      	movs	r1, r3
 8006c62:	260f      	movs	r6, #15
 8006c64:	19bb      	adds	r3, r7, r6
 8006c66:	1c22      	adds	r2, r4, #0
 8006c68:	701a      	strb	r2, [r3, #0]
 8006c6a:	230c      	movs	r3, #12
 8006c6c:	18fb      	adds	r3, r7, r3
 8006c6e:	1c02      	adds	r2, r0, #0
 8006c70:	801a      	strh	r2, [r3, #0]
 8006c72:	1dbb      	adds	r3, r7, #6
 8006c74:	1c0a      	adds	r2, r1, #0
 8006c76:	801a      	strh	r2, [r3, #0]
    uint8_t buf[SENSIRION_MAX_BUFFER_WORDS];
    uint16_t buf_size;

    buf_size = sensirion_fill_cmd_send_buf(buf, command, data_words, num_words);
 8006c78:	1dbb      	adds	r3, r7, #6
 8006c7a:	881b      	ldrh	r3, [r3, #0]
 8006c7c:	b2dd      	uxtb	r5, r3
 8006c7e:	2236      	movs	r2, #54	; 0x36
 8006c80:	18bc      	adds	r4, r7, r2
 8006c82:	68ba      	ldr	r2, [r7, #8]
 8006c84:	230c      	movs	r3, #12
 8006c86:	18fb      	adds	r3, r7, r3
 8006c88:	8819      	ldrh	r1, [r3, #0]
 8006c8a:	2314      	movs	r3, #20
 8006c8c:	18f8      	adds	r0, r7, r3
 8006c8e:	002b      	movs	r3, r5
 8006c90:	f7ff fe64 	bl	800695c <sensirion_fill_cmd_send_buf>
 8006c94:	0003      	movs	r3, r0
 8006c96:	8023      	strh	r3, [r4, #0]
    return sensirion_i2c_write(address, buf, buf_size);
 8006c98:	2236      	movs	r2, #54	; 0x36
 8006c9a:	18bb      	adds	r3, r7, r2
 8006c9c:	881a      	ldrh	r2, [r3, #0]
 8006c9e:	2314      	movs	r3, #20
 8006ca0:	18f9      	adds	r1, r7, r3
 8006ca2:	19bb      	adds	r3, r7, r6
 8006ca4:	781b      	ldrb	r3, [r3, #0]
 8006ca6:	0018      	movs	r0, r3
 8006ca8:	f7ff fb15 	bl	80062d6 <sensirion_i2c_write>
 8006cac:	0003      	movs	r3, r0
 8006cae:	b21b      	sxth	r3, r3
}
 8006cb0:	0018      	movs	r0, r3
 8006cb2:	46bd      	mov	sp, r7
 8006cb4:	b00f      	add	sp, #60	; 0x3c
 8006cb6:	bdf0      	pop	{r4, r5, r6, r7, pc}

08006cb8 <sensirion_i2c_delayed_read_cmd>:

int16_t sensirion_i2c_delayed_read_cmd(uint8_t address, uint16_t cmd,
                                       uint32_t delay_us, uint16_t *data_words,
                                       uint16_t num_words) {
 8006cb8:	b5b0      	push	{r4, r5, r7, lr}
 8006cba:	b086      	sub	sp, #24
 8006cbc:	af00      	add	r7, sp, #0
 8006cbe:	60ba      	str	r2, [r7, #8]
 8006cc0:	607b      	str	r3, [r7, #4]
 8006cc2:	240f      	movs	r4, #15
 8006cc4:	193b      	adds	r3, r7, r4
 8006cc6:	1c02      	adds	r2, r0, #0
 8006cc8:	701a      	strb	r2, [r3, #0]
 8006cca:	200c      	movs	r0, #12
 8006ccc:	183b      	adds	r3, r7, r0
 8006cce:	1c0a      	adds	r2, r1, #0
 8006cd0:	801a      	strh	r2, [r3, #0]
    int16_t ret;
    uint8_t buf[SENSIRION_COMMAND_SIZE];

    sensirion_fill_cmd_send_buf(buf, cmd, NULL, 0);
 8006cd2:	183b      	adds	r3, r7, r0
 8006cd4:	8819      	ldrh	r1, [r3, #0]
 8006cd6:	2514      	movs	r5, #20
 8006cd8:	1978      	adds	r0, r7, r5
 8006cda:	2300      	movs	r3, #0
 8006cdc:	2200      	movs	r2, #0
 8006cde:	f7ff fe3d 	bl	800695c <sensirion_fill_cmd_send_buf>
    ret = sensirion_i2c_write(address, buf, SENSIRION_COMMAND_SIZE);
 8006ce2:	1979      	adds	r1, r7, r5
 8006ce4:	193b      	adds	r3, r7, r4
 8006ce6:	781b      	ldrb	r3, [r3, #0]
 8006ce8:	2202      	movs	r2, #2
 8006cea:	0018      	movs	r0, r3
 8006cec:	f7ff faf3 	bl	80062d6 <sensirion_i2c_write>
 8006cf0:	0003      	movs	r3, r0
 8006cf2:	001a      	movs	r2, r3
 8006cf4:	2116      	movs	r1, #22
 8006cf6:	187b      	adds	r3, r7, r1
 8006cf8:	801a      	strh	r2, [r3, #0]
    if (ret != STATUS_OK)
 8006cfa:	187b      	adds	r3, r7, r1
 8006cfc:	2200      	movs	r2, #0
 8006cfe:	5e9b      	ldrsh	r3, [r3, r2]
 8006d00:	2b00      	cmp	r3, #0
 8006d02:	d004      	beq.n	8006d0e <sensirion_i2c_delayed_read_cmd+0x56>
        return ret;
 8006d04:	2316      	movs	r3, #22
 8006d06:	18fb      	adds	r3, r7, r3
 8006d08:	2200      	movs	r2, #0
 8006d0a:	5e9b      	ldrsh	r3, [r3, r2]
 8006d0c:	e014      	b.n	8006d38 <sensirion_i2c_delayed_read_cmd+0x80>

    if (delay_us)
 8006d0e:	68bb      	ldr	r3, [r7, #8]
 8006d10:	2b00      	cmp	r3, #0
 8006d12:	d003      	beq.n	8006d1c <sensirion_i2c_delayed_read_cmd+0x64>
        sensirion_sleep_usec(delay_us);
 8006d14:	68bb      	ldr	r3, [r7, #8]
 8006d16:	0018      	movs	r0, r3
 8006d18:	f7ff fa94 	bl	8006244 <sensirion_sleep_usec>

    return sensirion_i2c_read_words(address, data_words, num_words);
 8006d1c:	2320      	movs	r3, #32
 8006d1e:	2208      	movs	r2, #8
 8006d20:	4694      	mov	ip, r2
 8006d22:	44bc      	add	ip, r7
 8006d24:	4463      	add	r3, ip
 8006d26:	881a      	ldrh	r2, [r3, #0]
 8006d28:	6879      	ldr	r1, [r7, #4]
 8006d2a:	230f      	movs	r3, #15
 8006d2c:	18fb      	adds	r3, r7, r3
 8006d2e:	781b      	ldrb	r3, [r3, #0]
 8006d30:	0018      	movs	r0, r3
 8006d32:	f7ff ff1e 	bl	8006b72 <sensirion_i2c_read_words>
 8006d36:	0003      	movs	r3, r0
}
 8006d38:	0018      	movs	r0, r3
 8006d3a:	46bd      	mov	sp, r7
 8006d3c:	b006      	add	sp, #24
 8006d3e:	bdb0      	pop	{r4, r5, r7, pc}

08006d40 <sensirion_i2c_read_cmd>:

int16_t sensirion_i2c_read_cmd(uint8_t address, uint16_t cmd,
                               uint16_t *data_words, uint16_t num_words) {
 8006d40:	b5b0      	push	{r4, r5, r7, lr}
 8006d42:	b086      	sub	sp, #24
 8006d44:	af02      	add	r7, sp, #8
 8006d46:	0004      	movs	r4, r0
 8006d48:	0008      	movs	r0, r1
 8006d4a:	60ba      	str	r2, [r7, #8]
 8006d4c:	0019      	movs	r1, r3
 8006d4e:	250f      	movs	r5, #15
 8006d50:	197b      	adds	r3, r7, r5
 8006d52:	1c22      	adds	r2, r4, #0
 8006d54:	701a      	strb	r2, [r3, #0]
 8006d56:	240c      	movs	r4, #12
 8006d58:	193b      	adds	r3, r7, r4
 8006d5a:	1c02      	adds	r2, r0, #0
 8006d5c:	801a      	strh	r2, [r3, #0]
 8006d5e:	1dbb      	adds	r3, r7, #6
 8006d60:	1c0a      	adds	r2, r1, #0
 8006d62:	801a      	strh	r2, [r3, #0]
    return sensirion_i2c_delayed_read_cmd(address, cmd, 0, data_words,
 8006d64:	68ba      	ldr	r2, [r7, #8]
 8006d66:	193b      	adds	r3, r7, r4
 8006d68:	8819      	ldrh	r1, [r3, #0]
 8006d6a:	197b      	adds	r3, r7, r5
 8006d6c:	7818      	ldrb	r0, [r3, #0]
 8006d6e:	1dbb      	adds	r3, r7, #6
 8006d70:	881b      	ldrh	r3, [r3, #0]
 8006d72:	9300      	str	r3, [sp, #0]
 8006d74:	0013      	movs	r3, r2
 8006d76:	2200      	movs	r2, #0
 8006d78:	f7ff ff9e 	bl	8006cb8 <sensirion_i2c_delayed_read_cmd>
 8006d7c:	0003      	movs	r3, r0
                                          num_words);
}
 8006d7e:	0018      	movs	r0, r3
 8006d80:	46bd      	mov	sp, r7
 8006d82:	b004      	add	sp, #16
 8006d84:	bdb0      	pop	{r4, r5, r7, pc}

08006d86 <sgp30_check_featureset>:
 *         SGP30_ERR_INVALID_PRODUCT_TYPE if the sensor is not an SGP30,
 *         SGP30_ERR_UNSUPPORTED_FEATURE_SET if the sensor does not
 *                                           have the required FS,
 *         an error code otherwise
 */
static int16_t sgp30_check_featureset(uint16_t needed_fs) {
 8006d86:	b5b0      	push	{r4, r5, r7, lr}
 8006d88:	b084      	sub	sp, #16
 8006d8a:	af00      	add	r7, sp, #0
 8006d8c:	0002      	movs	r2, r0
 8006d8e:	1dbb      	adds	r3, r7, #6
 8006d90:	801a      	strh	r2, [r3, #0]
    int16_t ret;
    uint16_t fs_version;
    uint8_t product_type;

    ret = sgp30_get_feature_set_version(&fs_version, &product_type);
 8006d92:	250e      	movs	r5, #14
 8006d94:	197c      	adds	r4, r7, r5
 8006d96:	230b      	movs	r3, #11
 8006d98:	18fa      	adds	r2, r7, r3
 8006d9a:	230c      	movs	r3, #12
 8006d9c:	18fb      	adds	r3, r7, r3
 8006d9e:	0011      	movs	r1, r2
 8006da0:	0018      	movs	r0, r3
 8006da2:	f000 f91f 	bl	8006fe4 <sgp30_get_feature_set_version>
 8006da6:	0003      	movs	r3, r0
 8006da8:	8023      	strh	r3, [r4, #0]
    if (ret != STATUS_OK)
 8006daa:	197b      	adds	r3, r7, r5
 8006dac:	2200      	movs	r2, #0
 8006dae:	5e9b      	ldrsh	r3, [r3, r2]
 8006db0:	2b00      	cmp	r3, #0
 8006db2:	d004      	beq.n	8006dbe <sgp30_check_featureset+0x38>
        return ret;
 8006db4:	230e      	movs	r3, #14
 8006db6:	18fb      	adds	r3, r7, r3
 8006db8:	2200      	movs	r2, #0
 8006dba:	5e9b      	ldrsh	r3, [r3, r2]
 8006dbc:	e012      	b.n	8006de4 <sgp30_check_featureset+0x5e>

    if (product_type != SGP30_PRODUCT_TYPE)
 8006dbe:	230b      	movs	r3, #11
 8006dc0:	18fb      	adds	r3, r7, r3
 8006dc2:	781b      	ldrb	r3, [r3, #0]
 8006dc4:	2b00      	cmp	r3, #0
 8006dc6:	d002      	beq.n	8006dce <sgp30_check_featureset+0x48>
        return SGP30_ERR_INVALID_PRODUCT_TYPE;
 8006dc8:	230c      	movs	r3, #12
 8006dca:	425b      	negs	r3, r3
 8006dcc:	e00a      	b.n	8006de4 <sgp30_check_featureset+0x5e>

    if (fs_version < needed_fs)
 8006dce:	230c      	movs	r3, #12
 8006dd0:	18fb      	adds	r3, r7, r3
 8006dd2:	881b      	ldrh	r3, [r3, #0]
 8006dd4:	1dba      	adds	r2, r7, #6
 8006dd6:	8812      	ldrh	r2, [r2, #0]
 8006dd8:	429a      	cmp	r2, r3
 8006dda:	d902      	bls.n	8006de2 <sgp30_check_featureset+0x5c>
        return SGP30_ERR_UNSUPPORTED_FEATURE_SET;
 8006ddc:	230a      	movs	r3, #10
 8006dde:	425b      	negs	r3, r3
 8006de0:	e000      	b.n	8006de4 <sgp30_check_featureset+0x5e>

    return STATUS_OK;
 8006de2:	2300      	movs	r3, #0
}
 8006de4:	0018      	movs	r0, r3
 8006de6:	46bd      	mov	sp, r7
 8006de8:	b004      	add	sp, #16
 8006dea:	bdb0      	pop	{r4, r5, r7, pc}

08006dec <sgp30_measure_iaq>:
        return STATUS_OK;

    return STATUS_FAIL;
}

int16_t sgp30_measure_iaq() {
 8006dec:	b580      	push	{r7, lr}
 8006dee:	af00      	add	r7, sp, #0
    return sensirion_i2c_write_cmd(SGP30_I2C_ADDRESS, SGP30_CMD_IAQ_MEASURE);
 8006df0:	2358      	movs	r3, #88	; 0x58
 8006df2:	4a04      	ldr	r2, [pc, #16]	; (8006e04 <sgp30_measure_iaq+0x18>)
 8006df4:	0011      	movs	r1, r2
 8006df6:	0018      	movs	r0, r3
 8006df8:	f7ff ff0e 	bl	8006c18 <sensirion_i2c_write_cmd>
 8006dfc:	0003      	movs	r3, r0
}
 8006dfe:	0018      	movs	r0, r3
 8006e00:	46bd      	mov	sp, r7
 8006e02:	bd80      	pop	{r7, pc}
 8006e04:	00002008 	.word	0x00002008

08006e08 <sgp30_read_iaq>:

int16_t sgp30_read_iaq(uint16_t *tvoc_ppb, uint16_t *co2_eq_ppm) {
 8006e08:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006e0a:	b085      	sub	sp, #20
 8006e0c:	af00      	add	r7, sp, #0
 8006e0e:	6078      	str	r0, [r7, #4]
 8006e10:	6039      	str	r1, [r7, #0]
    int16_t ret;
    uint16_t words[SGP30_CMD_IAQ_MEASURE_WORDS];

    ret = sensirion_i2c_read_words(SGP30_I2C_ADDRESS, words,
 8006e12:	2058      	movs	r0, #88	; 0x58
 8006e14:	260e      	movs	r6, #14
 8006e16:	19bc      	adds	r4, r7, r6
 8006e18:	2508      	movs	r5, #8
 8006e1a:	197b      	adds	r3, r7, r5
 8006e1c:	2202      	movs	r2, #2
 8006e1e:	0019      	movs	r1, r3
 8006e20:	f7ff fea7 	bl	8006b72 <sensirion_i2c_read_words>
 8006e24:	0003      	movs	r3, r0
 8006e26:	8023      	strh	r3, [r4, #0]
                                   SGP30_CMD_IAQ_MEASURE_WORDS);

    *tvoc_ppb = words[1];
 8006e28:	197b      	adds	r3, r7, r5
 8006e2a:	885a      	ldrh	r2, [r3, #2]
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	801a      	strh	r2, [r3, #0]
    *co2_eq_ppm = words[0];
 8006e30:	197b      	adds	r3, r7, r5
 8006e32:	881a      	ldrh	r2, [r3, #0]
 8006e34:	683b      	ldr	r3, [r7, #0]
 8006e36:	801a      	strh	r2, [r3, #0]

    return ret;
 8006e38:	19bb      	adds	r3, r7, r6
 8006e3a:	2200      	movs	r2, #0
 8006e3c:	5e9b      	ldrsh	r3, [r3, r2]
}
 8006e3e:	0018      	movs	r0, r3
 8006e40:	46bd      	mov	sp, r7
 8006e42:	b005      	add	sp, #20
 8006e44:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

08006e48 <sgp30_measure_iaq_blocking_read>:

int16_t sgp30_measure_iaq_blocking_read(uint16_t *tvoc_ppb,
                                        uint16_t *co2_eq_ppm) {
 8006e48:	b5b0      	push	{r4, r5, r7, lr}
 8006e4a:	b084      	sub	sp, #16
 8006e4c:	af00      	add	r7, sp, #0
 8006e4e:	6078      	str	r0, [r7, #4]
 8006e50:	6039      	str	r1, [r7, #0]
    int16_t ret;

    ret = sgp30_measure_iaq();
 8006e52:	250e      	movs	r5, #14
 8006e54:	197c      	adds	r4, r7, r5
 8006e56:	f7ff ffc9 	bl	8006dec <sgp30_measure_iaq>
 8006e5a:	0003      	movs	r3, r0
 8006e5c:	8023      	strh	r3, [r4, #0]
    if (ret != STATUS_OK)
 8006e5e:	197b      	adds	r3, r7, r5
 8006e60:	2200      	movs	r2, #0
 8006e62:	5e9b      	ldrsh	r3, [r3, r2]
 8006e64:	2b00      	cmp	r3, #0
 8006e66:	d004      	beq.n	8006e72 <sgp30_measure_iaq_blocking_read+0x2a>
        return ret;
 8006e68:	230e      	movs	r3, #14
 8006e6a:	18fb      	adds	r3, r7, r3
 8006e6c:	2200      	movs	r2, #0
 8006e6e:	5e9b      	ldrsh	r3, [r3, r2]
 8006e70:	e00a      	b.n	8006e88 <sgp30_measure_iaq_blocking_read+0x40>

    sensirion_sleep_usec(SGP30_CMD_IAQ_MEASURE_DURATION_US);
 8006e72:	4b07      	ldr	r3, [pc, #28]	; (8006e90 <sgp30_measure_iaq_blocking_read+0x48>)
 8006e74:	0018      	movs	r0, r3
 8006e76:	f7ff f9e5 	bl	8006244 <sensirion_sleep_usec>

    return sgp30_read_iaq(tvoc_ppb, co2_eq_ppm);
 8006e7a:	683a      	ldr	r2, [r7, #0]
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	0011      	movs	r1, r2
 8006e80:	0018      	movs	r0, r3
 8006e82:	f7ff ffc1 	bl	8006e08 <sgp30_read_iaq>
 8006e86:	0003      	movs	r3, r0
}
 8006e88:	0018      	movs	r0, r3
 8006e8a:	46bd      	mov	sp, r7
 8006e8c:	b004      	add	sp, #16
 8006e8e:	bdb0      	pop	{r4, r5, r7, pc}
 8006e90:	00002ee0 	.word	0x00002ee0

08006e94 <sgp30_measure_raw_blocking_read>:
    uint16_t tvoc_ppb;
    return sgp30_measure_iaq_blocking_read(&tvoc_ppb, co2_eq_ppm);
}

int16_t sgp30_measure_raw_blocking_read(uint16_t *ethanol_raw_signal,
                                        uint16_t *h2_raw_signal) {
 8006e94:	b5b0      	push	{r4, r5, r7, lr}
 8006e96:	b084      	sub	sp, #16
 8006e98:	af00      	add	r7, sp, #0
 8006e9a:	6078      	str	r0, [r7, #4]
 8006e9c:	6039      	str	r1, [r7, #0]
    int16_t ret;

    ret = sgp30_measure_raw();
 8006e9e:	250e      	movs	r5, #14
 8006ea0:	197c      	adds	r4, r7, r5
 8006ea2:	f000 f81d 	bl	8006ee0 <sgp30_measure_raw>
 8006ea6:	0003      	movs	r3, r0
 8006ea8:	8023      	strh	r3, [r4, #0]
    if (ret != STATUS_OK)
 8006eaa:	197b      	adds	r3, r7, r5
 8006eac:	2200      	movs	r2, #0
 8006eae:	5e9b      	ldrsh	r3, [r3, r2]
 8006eb0:	2b00      	cmp	r3, #0
 8006eb2:	d004      	beq.n	8006ebe <sgp30_measure_raw_blocking_read+0x2a>
        return ret;
 8006eb4:	230e      	movs	r3, #14
 8006eb6:	18fb      	adds	r3, r7, r3
 8006eb8:	2200      	movs	r2, #0
 8006eba:	5e9b      	ldrsh	r3, [r3, r2]
 8006ebc:	e00a      	b.n	8006ed4 <sgp30_measure_raw_blocking_read+0x40>

    sensirion_sleep_usec(SGP30_CMD_RAW_MEASURE_DURATION_US);
 8006ebe:	4b07      	ldr	r3, [pc, #28]	; (8006edc <sgp30_measure_raw_blocking_read+0x48>)
 8006ec0:	0018      	movs	r0, r3
 8006ec2:	f7ff f9bf 	bl	8006244 <sensirion_sleep_usec>

    return sgp30_read_raw(ethanol_raw_signal, h2_raw_signal);
 8006ec6:	683a      	ldr	r2, [r7, #0]
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	0011      	movs	r1, r2
 8006ecc:	0018      	movs	r0, r3
 8006ece:	f000 f815 	bl	8006efc <sgp30_read_raw>
 8006ed2:	0003      	movs	r3, r0
}
 8006ed4:	0018      	movs	r0, r3
 8006ed6:	46bd      	mov	sp, r7
 8006ed8:	b004      	add	sp, #16
 8006eda:	bdb0      	pop	{r4, r5, r7, pc}
 8006edc:	000061a8 	.word	0x000061a8

08006ee0 <sgp30_measure_raw>:

int16_t sgp30_measure_raw() {
 8006ee0:	b580      	push	{r7, lr}
 8006ee2:	af00      	add	r7, sp, #0
    return sensirion_i2c_write_cmd(SGP30_I2C_ADDRESS, SGP30_CMD_RAW_MEASURE);
 8006ee4:	2358      	movs	r3, #88	; 0x58
 8006ee6:	4a04      	ldr	r2, [pc, #16]	; (8006ef8 <sgp30_measure_raw+0x18>)
 8006ee8:	0011      	movs	r1, r2
 8006eea:	0018      	movs	r0, r3
 8006eec:	f7ff fe94 	bl	8006c18 <sensirion_i2c_write_cmd>
 8006ef0:	0003      	movs	r3, r0
}
 8006ef2:	0018      	movs	r0, r3
 8006ef4:	46bd      	mov	sp, r7
 8006ef6:	bd80      	pop	{r7, pc}
 8006ef8:	00002050 	.word	0x00002050

08006efc <sgp30_read_raw>:

int16_t sgp30_read_raw(uint16_t *ethanol_raw_signal, uint16_t *h2_raw_signal) {
 8006efc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006efe:	b085      	sub	sp, #20
 8006f00:	af00      	add	r7, sp, #0
 8006f02:	6078      	str	r0, [r7, #4]
 8006f04:	6039      	str	r1, [r7, #0]
    int16_t ret;
    uint16_t words[SGP30_CMD_RAW_MEASURE_WORDS];

    ret = sensirion_i2c_read_words(SGP30_I2C_ADDRESS, words,
 8006f06:	2058      	movs	r0, #88	; 0x58
 8006f08:	260e      	movs	r6, #14
 8006f0a:	19bc      	adds	r4, r7, r6
 8006f0c:	2508      	movs	r5, #8
 8006f0e:	197b      	adds	r3, r7, r5
 8006f10:	2202      	movs	r2, #2
 8006f12:	0019      	movs	r1, r3
 8006f14:	f7ff fe2d 	bl	8006b72 <sensirion_i2c_read_words>
 8006f18:	0003      	movs	r3, r0
 8006f1a:	8023      	strh	r3, [r4, #0]
                                   SGP30_CMD_RAW_MEASURE_WORDS);

    *ethanol_raw_signal = words[1];
 8006f1c:	197b      	adds	r3, r7, r5
 8006f1e:	885a      	ldrh	r2, [r3, #2]
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	801a      	strh	r2, [r3, #0]
    *h2_raw_signal = words[0];
 8006f24:	197b      	adds	r3, r7, r5
 8006f26:	881a      	ldrh	r2, [r3, #0]
 8006f28:	683b      	ldr	r3, [r7, #0]
 8006f2a:	801a      	strh	r2, [r3, #0]

    return ret;
 8006f2c:	19bb      	adds	r3, r7, r6
 8006f2e:	2200      	movs	r2, #0
 8006f30:	5e9b      	ldrsh	r3, [r3, r2]
}
 8006f32:	0018      	movs	r0, r3
 8006f34:	46bd      	mov	sp, r7
 8006f36:	b005      	add	sp, #20
 8006f38:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

08006f3c <sgp30_get_iaq_baseline>:

int16_t sgp30_get_iaq_baseline(uint32_t *baseline) {
 8006f3c:	b5b0      	push	{r4, r5, r7, lr}
 8006f3e:	b084      	sub	sp, #16
 8006f40:	af00      	add	r7, sp, #0
 8006f42:	6078      	str	r0, [r7, #4]
    int16_t ret;
    uint16_t words[SGP30_CMD_GET_IAQ_BASELINE_WORDS];

    ret =
        sensirion_i2c_write_cmd(SGP30_I2C_ADDRESS, SGP30_CMD_GET_IAQ_BASELINE);
 8006f44:	2358      	movs	r3, #88	; 0x58
    ret =
 8006f46:	250e      	movs	r5, #14
 8006f48:	197c      	adds	r4, r7, r5
 8006f4a:	4a1f      	ldr	r2, [pc, #124]	; (8006fc8 <sgp30_get_iaq_baseline+0x8c>)
 8006f4c:	0011      	movs	r1, r2
 8006f4e:	0018      	movs	r0, r3
 8006f50:	f7ff fe62 	bl	8006c18 <sensirion_i2c_write_cmd>
 8006f54:	0003      	movs	r3, r0
 8006f56:	8023      	strh	r3, [r4, #0]

    if (ret != STATUS_OK)
 8006f58:	197b      	adds	r3, r7, r5
 8006f5a:	2200      	movs	r2, #0
 8006f5c:	5e9b      	ldrsh	r3, [r3, r2]
 8006f5e:	2b00      	cmp	r3, #0
 8006f60:	d004      	beq.n	8006f6c <sgp30_get_iaq_baseline+0x30>
        return ret;
 8006f62:	230e      	movs	r3, #14
 8006f64:	18fb      	adds	r3, r7, r3
 8006f66:	2200      	movs	r2, #0
 8006f68:	5e9b      	ldrsh	r3, [r3, r2]
 8006f6a:	e029      	b.n	8006fc0 <sgp30_get_iaq_baseline+0x84>

    sensirion_sleep_usec(SGP30_CMD_GET_IAQ_BASELINE_DURATION_US);
 8006f6c:	4b17      	ldr	r3, [pc, #92]	; (8006fcc <sgp30_get_iaq_baseline+0x90>)
 8006f6e:	0018      	movs	r0, r3
 8006f70:	f7ff f968 	bl	8006244 <sensirion_sleep_usec>

    ret = sensirion_i2c_read_words(SGP30_I2C_ADDRESS, words,
 8006f74:	2058      	movs	r0, #88	; 0x58
 8006f76:	250e      	movs	r5, #14
 8006f78:	197c      	adds	r4, r7, r5
 8006f7a:	2308      	movs	r3, #8
 8006f7c:	18fb      	adds	r3, r7, r3
 8006f7e:	2202      	movs	r2, #2
 8006f80:	0019      	movs	r1, r3
 8006f82:	f7ff fdf6 	bl	8006b72 <sensirion_i2c_read_words>
 8006f86:	0003      	movs	r3, r0
 8006f88:	8023      	strh	r3, [r4, #0]
                                   SGP30_CMD_GET_IAQ_BASELINE_WORDS);

    if (ret != STATUS_OK)
 8006f8a:	197b      	adds	r3, r7, r5
 8006f8c:	2200      	movs	r2, #0
 8006f8e:	5e9b      	ldrsh	r3, [r3, r2]
 8006f90:	2b00      	cmp	r3, #0
 8006f92:	d004      	beq.n	8006f9e <sgp30_get_iaq_baseline+0x62>
        return ret;
 8006f94:	230e      	movs	r3, #14
 8006f96:	18fb      	adds	r3, r7, r3
 8006f98:	2200      	movs	r2, #0
 8006f9a:	5e9b      	ldrsh	r3, [r3, r2]
 8006f9c:	e010      	b.n	8006fc0 <sgp30_get_iaq_baseline+0x84>

    *baseline = ((uint32_t)words[1] << 16) | ((uint32_t)words[0]);
 8006f9e:	2208      	movs	r2, #8
 8006fa0:	18bb      	adds	r3, r7, r2
 8006fa2:	885b      	ldrh	r3, [r3, #2]
 8006fa4:	041b      	lsls	r3, r3, #16
 8006fa6:	18ba      	adds	r2, r7, r2
 8006fa8:	8812      	ldrh	r2, [r2, #0]
 8006faa:	431a      	orrs	r2, r3
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	601a      	str	r2, [r3, #0]

    if (*baseline)
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	681b      	ldr	r3, [r3, #0]
 8006fb4:	2b00      	cmp	r3, #0
 8006fb6:	d001      	beq.n	8006fbc <sgp30_get_iaq_baseline+0x80>
        return STATUS_OK;
 8006fb8:	2300      	movs	r3, #0
 8006fba:	e001      	b.n	8006fc0 <sgp30_get_iaq_baseline+0x84>
    return STATUS_FAIL;
 8006fbc:	2301      	movs	r3, #1
 8006fbe:	425b      	negs	r3, r3
}
 8006fc0:	0018      	movs	r0, r3
 8006fc2:	46bd      	mov	sp, r7
 8006fc4:	b004      	add	sp, #16
 8006fc6:	bdb0      	pop	{r4, r5, r7, pc}
 8006fc8:	00002015 	.word	0x00002015
 8006fcc:	00002710 	.word	0x00002710

08006fd0 <sgp30_get_driver_version>:
    sensirion_sleep_usec(SGP30_CMD_SET_ABSOLUTE_HUMIDITY_DURATION_US);

    return ret;
}

const char *sgp30_get_driver_version() {
 8006fd0:	b580      	push	{r7, lr}
 8006fd2:	af00      	add	r7, sp, #0
    return SGP_DRV_VERSION_STR;
 8006fd4:	4b02      	ldr	r3, [pc, #8]	; (8006fe0 <sgp30_get_driver_version+0x10>)
 8006fd6:	681b      	ldr	r3, [r3, #0]
}
 8006fd8:	0018      	movs	r0, r3
 8006fda:	46bd      	mov	sp, r7
 8006fdc:	bd80      	pop	{r7, pc}
 8006fde:	46c0      	nop			; (mov r8, r8)
 8006fe0:	20000008 	.word	0x20000008

08006fe4 <sgp30_get_feature_set_version>:
uint8_t sgp30_get_configured_address() {
    return SGP30_I2C_ADDRESS;
}

int16_t sgp30_get_feature_set_version(uint16_t *feature_set_version,
                                      uint8_t *product_type) {
 8006fe4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006fe6:	b087      	sub	sp, #28
 8006fe8:	af02      	add	r7, sp, #8
 8006fea:	6078      	str	r0, [r7, #4]
 8006fec:	6039      	str	r1, [r7, #0]
    int16_t ret;
    uint16_t words[SGP30_CMD_GET_FEATURESET_WORDS];

    ret = sensirion_i2c_delayed_read_cmd(SGP30_I2C_ADDRESS,
 8006fee:	2058      	movs	r0, #88	; 0x58
 8006ff0:	260e      	movs	r6, #14
 8006ff2:	19bc      	adds	r4, r7, r6
 8006ff4:	230c      	movs	r3, #12
 8006ff6:	18fa      	adds	r2, r7, r3
 8006ff8:	4d13      	ldr	r5, [pc, #76]	; (8007048 <sgp30_get_feature_set_version+0x64>)
 8006ffa:	4914      	ldr	r1, [pc, #80]	; (800704c <sgp30_get_feature_set_version+0x68>)
 8006ffc:	2301      	movs	r3, #1
 8006ffe:	9300      	str	r3, [sp, #0]
 8007000:	0013      	movs	r3, r2
 8007002:	002a      	movs	r2, r5
 8007004:	f7ff fe58 	bl	8006cb8 <sensirion_i2c_delayed_read_cmd>
 8007008:	0003      	movs	r3, r0
 800700a:	8023      	strh	r3, [r4, #0]
                                         SGP30_CMD_GET_FEATURESET,
                                         SGP30_CMD_GET_FEATURESET_DURATION_US,
                                         words, SGP30_CMD_GET_FEATURESET_WORDS);

    if (ret != STATUS_OK)
 800700c:	19bb      	adds	r3, r7, r6
 800700e:	2200      	movs	r2, #0
 8007010:	5e9b      	ldrsh	r3, [r3, r2]
 8007012:	2b00      	cmp	r3, #0
 8007014:	d004      	beq.n	8007020 <sgp30_get_feature_set_version+0x3c>
        return ret;
 8007016:	230e      	movs	r3, #14
 8007018:	18fb      	adds	r3, r7, r3
 800701a:	2200      	movs	r2, #0
 800701c:	5e9b      	ldrsh	r3, [r3, r2]
 800701e:	e00f      	b.n	8007040 <sgp30_get_feature_set_version+0x5c>

    *feature_set_version = words[0] & 0x00FF;
 8007020:	210c      	movs	r1, #12
 8007022:	187b      	adds	r3, r7, r1
 8007024:	881b      	ldrh	r3, [r3, #0]
 8007026:	22ff      	movs	r2, #255	; 0xff
 8007028:	4013      	ands	r3, r2
 800702a:	b29a      	uxth	r2, r3
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	801a      	strh	r2, [r3, #0]
    *product_type = (uint8_t)((words[0] & 0xF000) >> 12);
 8007030:	187b      	adds	r3, r7, r1
 8007032:	881b      	ldrh	r3, [r3, #0]
 8007034:	0b1b      	lsrs	r3, r3, #12
 8007036:	b29b      	uxth	r3, r3
 8007038:	b2da      	uxtb	r2, r3
 800703a:	683b      	ldr	r3, [r7, #0]
 800703c:	701a      	strb	r2, [r3, #0]

    return STATUS_OK;
 800703e:	2300      	movs	r3, #0
}
 8007040:	0018      	movs	r0, r3
 8007042:	46bd      	mov	sp, r7
 8007044:	b005      	add	sp, #20
 8007046:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007048:	00002710 	.word	0x00002710
 800704c:	0000202f 	.word	0x0000202f

08007050 <sgp30_get_serial_id>:

int16_t sgp30_get_serial_id(uint64_t *serial_id) {
 8007050:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007052:	b093      	sub	sp, #76	; 0x4c
 8007054:	af02      	add	r7, sp, #8
 8007056:	6378      	str	r0, [r7, #52]	; 0x34
    int16_t ret;
    uint16_t words[SGP30_CMD_GET_SERIAL_ID_WORDS];

    ret = sensirion_i2c_delayed_read_cmd(SGP30_I2C_ADDRESS,
 8007058:	2358      	movs	r3, #88	; 0x58
 800705a:	633b      	str	r3, [r7, #48]	; 0x30
 800705c:	230e      	movs	r3, #14
 800705e:	2130      	movs	r1, #48	; 0x30
 8007060:	187a      	adds	r2, r7, r1
 8007062:	18d6      	adds	r6, r2, r3
 8007064:	2208      	movs	r2, #8
 8007066:	187b      	adds	r3, r7, r1
 8007068:	1899      	adds	r1, r3, r2
 800706a:	23fa      	movs	r3, #250	; 0xfa
 800706c:	005a      	lsls	r2, r3, #1
 800706e:	482b      	ldr	r0, [pc, #172]	; (800711c <sgp30_get_serial_id+0xcc>)
 8007070:	2303      	movs	r3, #3
 8007072:	9300      	str	r3, [sp, #0]
 8007074:	000b      	movs	r3, r1
 8007076:	0001      	movs	r1, r0
 8007078:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800707a:	f7ff fe1d 	bl	8006cb8 <sensirion_i2c_delayed_read_cmd>
 800707e:	0003      	movs	r3, r0
 8007080:	8033      	strh	r3, [r6, #0]
                                         SGP30_CMD_GET_SERIAL_ID,
                                         SGP30_CMD_GET_SERIAL_ID_DURATION_US,
                                         words, SGP30_CMD_GET_SERIAL_ID_WORDS);

    if (ret != STATUS_OK)
 8007082:	230e      	movs	r3, #14
 8007084:	2230      	movs	r2, #48	; 0x30
 8007086:	4694      	mov	ip, r2
 8007088:	44bc      	add	ip, r7
 800708a:	4463      	add	r3, ip
 800708c:	2200      	movs	r2, #0
 800708e:	5e9b      	ldrsh	r3, [r3, r2]
 8007090:	2b00      	cmp	r3, #0
 8007092:	d007      	beq.n	80070a4 <sgp30_get_serial_id+0x54>
        return ret;
 8007094:	230e      	movs	r3, #14
 8007096:	2230      	movs	r2, #48	; 0x30
 8007098:	4694      	mov	ip, r2
 800709a:	44bc      	add	ip, r7
 800709c:	4463      	add	r3, ip
 800709e:	2200      	movs	r2, #0
 80070a0:	5e9b      	ldrsh	r3, [r3, r2]
 80070a2:	e037      	b.n	8007114 <sgp30_get_serial_id+0xc4>

    *serial_id = (((uint64_t)words[0]) << 32) | (((uint64_t)words[1]) << 16) |
 80070a4:	2208      	movs	r2, #8
 80070a6:	2130      	movs	r1, #48	; 0x30
 80070a8:	187b      	adds	r3, r7, r1
 80070aa:	189b      	adds	r3, r3, r2
 80070ac:	881b      	ldrh	r3, [r3, #0]
 80070ae:	623b      	str	r3, [r7, #32]
 80070b0:	2300      	movs	r3, #0
 80070b2:	627b      	str	r3, [r7, #36]	; 0x24
 80070b4:	6a3b      	ldr	r3, [r7, #32]
 80070b6:	001b      	movs	r3, r3
 80070b8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80070ba:	2300      	movs	r3, #0
 80070bc:	62bb      	str	r3, [r7, #40]	; 0x28
 80070be:	187b      	adds	r3, r7, r1
 80070c0:	189b      	adds	r3, r3, r2
 80070c2:	885b      	ldrh	r3, [r3, #2]
 80070c4:	61bb      	str	r3, [r7, #24]
 80070c6:	2300      	movs	r3, #0
 80070c8:	61fb      	str	r3, [r7, #28]
 80070ca:	69b8      	ldr	r0, [r7, #24]
 80070cc:	69f9      	ldr	r1, [r7, #28]
 80070ce:	0003      	movs	r3, r0
 80070d0:	0c1b      	lsrs	r3, r3, #16
 80070d2:	617b      	str	r3, [r7, #20]
 80070d4:	0003      	movs	r3, r0
 80070d6:	041b      	lsls	r3, r3, #16
 80070d8:	613b      	str	r3, [r7, #16]
 80070da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80070dc:	6938      	ldr	r0, [r7, #16]
 80070de:	6979      	ldr	r1, [r7, #20]
 80070e0:	0006      	movs	r6, r0
 80070e2:	4333      	orrs	r3, r6
 80070e4:	001c      	movs	r4, r3
 80070e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80070e8:	430b      	orrs	r3, r1
 80070ea:	001d      	movs	r5, r3
                 (((uint64_t)words[2]) << 0);
 80070ec:	2130      	movs	r1, #48	; 0x30
 80070ee:	187b      	adds	r3, r7, r1
 80070f0:	189b      	adds	r3, r3, r2
 80070f2:	889b      	ldrh	r3, [r3, #4]
 80070f4:	60bb      	str	r3, [r7, #8]
 80070f6:	2300      	movs	r3, #0
 80070f8:	60fb      	str	r3, [r7, #12]
    *serial_id = (((uint64_t)words[0]) << 32) | (((uint64_t)words[1]) << 16) |
 80070fa:	68ba      	ldr	r2, [r7, #8]
 80070fc:	68fb      	ldr	r3, [r7, #12]
 80070fe:	0011      	movs	r1, r2
 8007100:	4321      	orrs	r1, r4
 8007102:	6039      	str	r1, [r7, #0]
 8007104:	432b      	orrs	r3, r5
 8007106:	607b      	str	r3, [r7, #4]
 8007108:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800710a:	6839      	ldr	r1, [r7, #0]
 800710c:	687a      	ldr	r2, [r7, #4]
 800710e:	6019      	str	r1, [r3, #0]
 8007110:	605a      	str	r2, [r3, #4]

    return STATUS_OK;
 8007112:	2300      	movs	r3, #0
}
 8007114:	0018      	movs	r0, r3
 8007116:	46bd      	mov	sp, r7
 8007118:	b011      	add	sp, #68	; 0x44
 800711a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800711c:	00003682 	.word	0x00003682

08007120 <sgp30_iaq_init>:

int16_t sgp30_iaq_init() {
 8007120:	b590      	push	{r4, r7, lr}
 8007122:	b083      	sub	sp, #12
 8007124:	af00      	add	r7, sp, #0
    int16_t ret =
        sensirion_i2c_write_cmd(SGP30_I2C_ADDRESS, SGP30_CMD_IAQ_INIT);
 8007126:	2358      	movs	r3, #88	; 0x58
    int16_t ret =
 8007128:	1dbc      	adds	r4, r7, #6
 800712a:	4a09      	ldr	r2, [pc, #36]	; (8007150 <sgp30_iaq_init+0x30>)
 800712c:	0011      	movs	r1, r2
 800712e:	0018      	movs	r0, r3
 8007130:	f7ff fd72 	bl	8006c18 <sensirion_i2c_write_cmd>
 8007134:	0003      	movs	r3, r0
 8007136:	8023      	strh	r3, [r4, #0]
    sensirion_sleep_usec(SGP30_CMD_IAQ_INIT_DURATION_US);
 8007138:	4b06      	ldr	r3, [pc, #24]	; (8007154 <sgp30_iaq_init+0x34>)
 800713a:	0018      	movs	r0, r3
 800713c:	f7ff f882 	bl	8006244 <sensirion_sleep_usec>
    return ret;
 8007140:	1dbb      	adds	r3, r7, #6
 8007142:	2200      	movs	r2, #0
 8007144:	5e9b      	ldrsh	r3, [r3, r2]
}
 8007146:	0018      	movs	r0, r3
 8007148:	46bd      	mov	sp, r7
 800714a:	b003      	add	sp, #12
 800714c:	bd90      	pop	{r4, r7, pc}
 800714e:	46c0      	nop			; (mov r8, r8)
 8007150:	00002003 	.word	0x00002003
 8007154:	00002710 	.word	0x00002710

08007158 <sgp30_probe>:

int16_t sgp30_probe() {
 8007158:	b590      	push	{r4, r7, lr}
 800715a:	b083      	sub	sp, #12
 800715c:	af00      	add	r7, sp, #0
    int16_t ret = sgp30_check_featureset(0x20);
 800715e:	1dbc      	adds	r4, r7, #6
 8007160:	2020      	movs	r0, #32
 8007162:	f7ff fe10 	bl	8006d86 <sgp30_check_featureset>
 8007166:	0003      	movs	r3, r0
 8007168:	8023      	strh	r3, [r4, #0]

    if (ret != STATUS_OK)
 800716a:	1dbb      	adds	r3, r7, #6
 800716c:	2200      	movs	r2, #0
 800716e:	5e9b      	ldrsh	r3, [r3, r2]
 8007170:	2b00      	cmp	r3, #0
 8007172:	d003      	beq.n	800717c <sgp30_probe+0x24>
        return ret;
 8007174:	1dbb      	adds	r3, r7, #6
 8007176:	2200      	movs	r2, #0
 8007178:	5e9b      	ldrsh	r3, [r3, r2]
 800717a:	e002      	b.n	8007182 <sgp30_probe+0x2a>

    return sgp30_iaq_init();
 800717c:	f7ff ffd0 	bl	8007120 <sgp30_iaq_init>
 8007180:	0003      	movs	r3, r0
}
 8007182:	0018      	movs	r0, r3
 8007184:	46bd      	mov	sp, r7
 8007186:	b003      	add	sp, #12
 8007188:	bd90      	pop	{r4, r7, pc}

0800718a <sps30_probe>:

const char *sps_get_driver_version() {
    return "x";
}

int16_t sps30_probe() {
 800718a:	b580      	push	{r7, lr}
 800718c:	b088      	sub	sp, #32
 800718e:	af00      	add	r7, sp, #0
    char serial[SPS30_MAX_SERIAL_LEN];

    return sps30_get_serial(serial);
 8007190:	003b      	movs	r3, r7
 8007192:	0018      	movs	r0, r3
 8007194:	f000 f806 	bl	80071a4 <sps30_get_serial>
 8007198:	0003      	movs	r3, r0
}
 800719a:	0018      	movs	r0, r3
 800719c:	46bd      	mov	sp, r7
 800719e:	b008      	add	sp, #32
 80071a0:	bd80      	pop	{r7, pc}
	...

080071a4 <sps30_get_serial>:
    *major = (version & 0xff00) >> 8;
    *minor = (version & 0x00ff);
    return ret;
}

int16_t sps30_get_serial(char *serial) {
 80071a4:	b5b0      	push	{r4, r5, r7, lr}
 80071a6:	b08e      	sub	sp, #56	; 0x38
 80071a8:	af00      	add	r7, sp, #0
 80071aa:	6078      	str	r0, [r7, #4]
    union {
        char serial[SPS30_MAX_SERIAL_LEN];
        uint16_t __enforce_alignment;
    } buffer;

    ret = sensirion_i2c_read_cmd(SPS30_I2C_ADDRESS, SPS_CMD_GET_SERIAL,
 80071ac:	2532      	movs	r5, #50	; 0x32
 80071ae:	197c      	adds	r4, r7, r5
 80071b0:	2308      	movs	r3, #8
 80071b2:	18fa      	adds	r2, r7, r3
 80071b4:	4936      	ldr	r1, [pc, #216]	; (8007290 <sps30_get_serial+0xec>)
 80071b6:	2310      	movs	r3, #16
 80071b8:	2069      	movs	r0, #105	; 0x69
 80071ba:	f7ff fdc1 	bl	8006d40 <sensirion_i2c_read_cmd>
 80071be:	0003      	movs	r3, r0
 80071c0:	8023      	strh	r3, [r4, #0]
                                 (uint16_t *)buffer.serial,
                                 SENSIRION_NUM_WORDS(buffer.serial));
    if (ret != STATUS_OK)
 80071c2:	197b      	adds	r3, r7, r5
 80071c4:	2200      	movs	r2, #0
 80071c6:	5e9b      	ldrsh	r3, [r3, r2]
 80071c8:	2b00      	cmp	r3, #0
 80071ca:	d004      	beq.n	80071d6 <sps30_get_serial+0x32>
        return ret;
 80071cc:	2332      	movs	r3, #50	; 0x32
 80071ce:	18fb      	adds	r3, r7, r3
 80071d0:	2200      	movs	r2, #0
 80071d2:	5e9b      	ldrsh	r3, [r3, r2]
 80071d4:	e058      	b.n	8007288 <sps30_get_serial+0xe4>

    SENSIRION_WORDS_TO_BYTES(buffer.serial, SENSIRION_NUM_WORDS(buffer.serial));
 80071d6:	2308      	movs	r3, #8
 80071d8:	18fb      	adds	r3, r7, r3
 80071da:	62fb      	str	r3, [r7, #44]	; 0x2c
 80071dc:	232a      	movs	r3, #42	; 0x2a
 80071de:	18fb      	adds	r3, r7, r3
 80071e0:	2210      	movs	r2, #16
 80071e2:	801a      	strh	r2, [r3, #0]
 80071e4:	2334      	movs	r3, #52	; 0x34
 80071e6:	18fb      	adds	r3, r7, r3
 80071e8:	2200      	movs	r2, #0
 80071ea:	801a      	strh	r2, [r3, #0]
 80071ec:	e01f      	b.n	800722e <sps30_get_serial+0x8a>
 80071ee:	2034      	movs	r0, #52	; 0x34
 80071f0:	183b      	adds	r3, r7, r0
 80071f2:	881b      	ldrh	r3, [r3, #0]
 80071f4:	005b      	lsls	r3, r3, #1
 80071f6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80071f8:	18d3      	adds	r3, r2, r3
 80071fa:	881b      	ldrh	r3, [r3, #0]
 80071fc:	021b      	lsls	r3, r3, #8
 80071fe:	b21a      	sxth	r2, r3
 8007200:	183b      	adds	r3, r7, r0
 8007202:	881b      	ldrh	r3, [r3, #0]
 8007204:	005b      	lsls	r3, r3, #1
 8007206:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8007208:	18cb      	adds	r3, r1, r3
 800720a:	881b      	ldrh	r3, [r3, #0]
 800720c:	0a1b      	lsrs	r3, r3, #8
 800720e:	b29b      	uxth	r3, r3
 8007210:	b21b      	sxth	r3, r3
 8007212:	4313      	orrs	r3, r2
 8007214:	b219      	sxth	r1, r3
 8007216:	183b      	adds	r3, r7, r0
 8007218:	881b      	ldrh	r3, [r3, #0]
 800721a:	005b      	lsls	r3, r3, #1
 800721c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800721e:	18d3      	adds	r3, r2, r3
 8007220:	b28a      	uxth	r2, r1
 8007222:	801a      	strh	r2, [r3, #0]
 8007224:	183b      	adds	r3, r7, r0
 8007226:	183a      	adds	r2, r7, r0
 8007228:	8812      	ldrh	r2, [r2, #0]
 800722a:	3201      	adds	r2, #1
 800722c:	801a      	strh	r2, [r3, #0]
 800722e:	2334      	movs	r3, #52	; 0x34
 8007230:	18fa      	adds	r2, r7, r3
 8007232:	232a      	movs	r3, #42	; 0x2a
 8007234:	18fb      	adds	r3, r7, r3
 8007236:	8812      	ldrh	r2, [r2, #0]
 8007238:	881b      	ldrh	r3, [r3, #0]
 800723a:	429a      	cmp	r2, r3
 800723c:	d3d7      	bcc.n	80071ee <sps30_get_serial+0x4a>
    for (i = 0; i < SPS30_MAX_SERIAL_LEN; ++i) {
 800723e:	2336      	movs	r3, #54	; 0x36
 8007240:	18fb      	adds	r3, r7, r3
 8007242:	2200      	movs	r2, #0
 8007244:	801a      	strh	r2, [r3, #0]
 8007246:	e019      	b.n	800727c <sps30_get_serial+0xd8>
        serial[i] = buffer.serial[i];
 8007248:	2036      	movs	r0, #54	; 0x36
 800724a:	183b      	adds	r3, r7, r0
 800724c:	881a      	ldrh	r2, [r3, #0]
 800724e:	183b      	adds	r3, r7, r0
 8007250:	881b      	ldrh	r3, [r3, #0]
 8007252:	6879      	ldr	r1, [r7, #4]
 8007254:	18cb      	adds	r3, r1, r3
 8007256:	2108      	movs	r1, #8
 8007258:	1879      	adds	r1, r7, r1
 800725a:	5c8a      	ldrb	r2, [r1, r2]
 800725c:	701a      	strb	r2, [r3, #0]
        if (serial[i] == '\0')
 800725e:	183b      	adds	r3, r7, r0
 8007260:	881b      	ldrh	r3, [r3, #0]
 8007262:	687a      	ldr	r2, [r7, #4]
 8007264:	18d3      	adds	r3, r2, r3
 8007266:	781b      	ldrb	r3, [r3, #0]
 8007268:	2b00      	cmp	r3, #0
 800726a:	d101      	bne.n	8007270 <sps30_get_serial+0xcc>
            return 0;
 800726c:	2300      	movs	r3, #0
 800726e:	e00b      	b.n	8007288 <sps30_get_serial+0xe4>
    for (i = 0; i < SPS30_MAX_SERIAL_LEN; ++i) {
 8007270:	2236      	movs	r2, #54	; 0x36
 8007272:	18bb      	adds	r3, r7, r2
 8007274:	18ba      	adds	r2, r7, r2
 8007276:	8812      	ldrh	r2, [r2, #0]
 8007278:	3201      	adds	r2, #1
 800727a:	801a      	strh	r2, [r3, #0]
 800727c:	2336      	movs	r3, #54	; 0x36
 800727e:	18fb      	adds	r3, r7, r3
 8007280:	881b      	ldrh	r3, [r3, #0]
 8007282:	2b1f      	cmp	r3, #31
 8007284:	d9e0      	bls.n	8007248 <sps30_get_serial+0xa4>
    }

    return 0;
 8007286:	2300      	movs	r3, #0
}
 8007288:	0018      	movs	r0, r3
 800728a:	46bd      	mov	sp, r7
 800728c:	b00e      	add	sp, #56	; 0x38
 800728e:	bdb0      	pop	{r4, r5, r7, pc}
 8007290:	0000d033 	.word	0x0000d033

08007294 <sps30_start_measurement>:

int16_t sps30_start_measurement() {
 8007294:	b590      	push	{r4, r7, lr}
 8007296:	b083      	sub	sp, #12
 8007298:	af00      	add	r7, sp, #0
    const uint16_t arg = SPS_CMD_START_MEASUREMENT_ARG;
 800729a:	1d3b      	adds	r3, r7, #4
 800729c:	22c0      	movs	r2, #192	; 0xc0
 800729e:	0092      	lsls	r2, r2, #2
 80072a0:	801a      	strh	r2, [r3, #0]

    int16_t ret = sensirion_i2c_write_cmd_with_args(
 80072a2:	1dbc      	adds	r4, r7, #6
 80072a4:	1d3a      	adds	r2, r7, #4
 80072a6:	2301      	movs	r3, #1
 80072a8:	2110      	movs	r1, #16
 80072aa:	2069      	movs	r0, #105	; 0x69
 80072ac:	f7ff fcd2 	bl	8006c54 <sensirion_i2c_write_cmd_with_args>
 80072b0:	0003      	movs	r3, r0
 80072b2:	8023      	strh	r3, [r4, #0]
        SPS30_I2C_ADDRESS, SPS_CMD_START_MEASUREMENT, &arg,
        SENSIRION_NUM_WORDS(arg));

    sensirion_sleep_usec(SPS_CMD_DELAY_USEC);
 80072b4:	4b05      	ldr	r3, [pc, #20]	; (80072cc <sps30_start_measurement+0x38>)
 80072b6:	0018      	movs	r0, r3
 80072b8:	f7fe ffc4 	bl	8006244 <sensirion_sleep_usec>

    return ret;
 80072bc:	1dbb      	adds	r3, r7, #6
 80072be:	2200      	movs	r2, #0
 80072c0:	5e9b      	ldrsh	r3, [r3, r2]
}
 80072c2:	0018      	movs	r0, r3
 80072c4:	46bd      	mov	sp, r7
 80072c6:	b003      	add	sp, #12
 80072c8:	bd90      	pop	{r4, r7, pc}
 80072ca:	46c0      	nop			; (mov r8, r8)
 80072cc:	00002710 	.word	0x00002710

080072d0 <sps30_read_measurement>:
int16_t sps30_read_data_ready(uint16_t *data_ready) {
    return sensirion_i2c_read_cmd(SPS30_I2C_ADDRESS, SPS_CMD_GET_DATA_READY,
                                  data_ready, SENSIRION_NUM_WORDS(*data_ready));
}

int16_t sps30_read_measurement(struct sps30_measurement *measurement) {
 80072d0:	b5b0      	push	{r4, r5, r7, lr}
 80072d2:	b090      	sub	sp, #64	; 0x40
 80072d4:	af00      	add	r7, sp, #0
 80072d6:	6078      	str	r0, [r7, #4]
        uint16_t u16_value[2];
        uint32_t u32_value;
        float32_t f32_value;
    } val, data[10];

    ret = sensirion_i2c_read_cmd(SPS30_I2C_ADDRESS, SPS_CMD_READ_MEASUREMENT,
 80072d8:	253c      	movs	r5, #60	; 0x3c
 80072da:	197c      	adds	r4, r7, r5
 80072dc:	2308      	movs	r3, #8
 80072de:	18fa      	adds	r2, r7, r3
 80072e0:	23c0      	movs	r3, #192	; 0xc0
 80072e2:	0099      	lsls	r1, r3, #2
 80072e4:	2314      	movs	r3, #20
 80072e6:	2069      	movs	r0, #105	; 0x69
 80072e8:	f7ff fd2a 	bl	8006d40 <sensirion_i2c_read_cmd>
 80072ec:	0003      	movs	r3, r0
 80072ee:	8023      	strh	r3, [r4, #0]
                                 data->u16_value, SENSIRION_NUM_WORDS(data));
    if (ret != STATUS_OK)
 80072f0:	197b      	adds	r3, r7, r5
 80072f2:	2200      	movs	r2, #0
 80072f4:	5e9b      	ldrsh	r3, [r3, r2]
 80072f6:	2b00      	cmp	r3, #0
 80072f8:	d004      	beq.n	8007304 <sps30_read_measurement+0x34>
        return ret;
 80072fa:	233c      	movs	r3, #60	; 0x3c
 80072fc:	18fb      	adds	r3, r7, r3
 80072fe:	2200      	movs	r2, #0
 8007300:	5e9b      	ldrsh	r3, [r3, r2]
 8007302:	e20b      	b.n	800771c <sps30_read_measurement+0x44c>

    SENSIRION_WORDS_TO_BYTES(data->u16_value, SENSIRION_NUM_WORDS(data));
 8007304:	2308      	movs	r3, #8
 8007306:	18fb      	adds	r3, r7, r3
 8007308:	63bb      	str	r3, [r7, #56]	; 0x38
 800730a:	2336      	movs	r3, #54	; 0x36
 800730c:	18fb      	adds	r3, r7, r3
 800730e:	2214      	movs	r2, #20
 8007310:	801a      	strh	r2, [r3, #0]
 8007312:	233e      	movs	r3, #62	; 0x3e
 8007314:	18fb      	adds	r3, r7, r3
 8007316:	2200      	movs	r2, #0
 8007318:	801a      	strh	r2, [r3, #0]
 800731a:	e01f      	b.n	800735c <sps30_read_measurement+0x8c>
 800731c:	203e      	movs	r0, #62	; 0x3e
 800731e:	183b      	adds	r3, r7, r0
 8007320:	881b      	ldrh	r3, [r3, #0]
 8007322:	005b      	lsls	r3, r3, #1
 8007324:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007326:	18d3      	adds	r3, r2, r3
 8007328:	881b      	ldrh	r3, [r3, #0]
 800732a:	021b      	lsls	r3, r3, #8
 800732c:	b21a      	sxth	r2, r3
 800732e:	183b      	adds	r3, r7, r0
 8007330:	881b      	ldrh	r3, [r3, #0]
 8007332:	005b      	lsls	r3, r3, #1
 8007334:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8007336:	18cb      	adds	r3, r1, r3
 8007338:	881b      	ldrh	r3, [r3, #0]
 800733a:	0a1b      	lsrs	r3, r3, #8
 800733c:	b29b      	uxth	r3, r3
 800733e:	b21b      	sxth	r3, r3
 8007340:	4313      	orrs	r3, r2
 8007342:	b219      	sxth	r1, r3
 8007344:	183b      	adds	r3, r7, r0
 8007346:	881b      	ldrh	r3, [r3, #0]
 8007348:	005b      	lsls	r3, r3, #1
 800734a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800734c:	18d3      	adds	r3, r2, r3
 800734e:	b28a      	uxth	r2, r1
 8007350:	801a      	strh	r2, [r3, #0]
 8007352:	183b      	adds	r3, r7, r0
 8007354:	183a      	adds	r2, r7, r0
 8007356:	8812      	ldrh	r2, [r2, #0]
 8007358:	3201      	adds	r2, #1
 800735a:	801a      	strh	r2, [r3, #0]
 800735c:	233e      	movs	r3, #62	; 0x3e
 800735e:	18fa      	adds	r2, r7, r3
 8007360:	2336      	movs	r3, #54	; 0x36
 8007362:	18fb      	adds	r3, r7, r3
 8007364:	8812      	ldrh	r2, [r2, #0]
 8007366:	881b      	ldrh	r3, [r3, #0]
 8007368:	429a      	cmp	r2, r3
 800736a:	d3d7      	bcc.n	800731c <sps30_read_measurement+0x4c>

    idx = 0;
 800736c:	2434      	movs	r4, #52	; 0x34
 800736e:	193b      	adds	r3, r7, r4
 8007370:	2200      	movs	r2, #0
 8007372:	801a      	strh	r2, [r3, #0]
    val.u32_value = be32_to_cpu(data[idx].u32_value);
 8007374:	193b      	adds	r3, r7, r4
 8007376:	881a      	ldrh	r2, [r3, #0]
 8007378:	2508      	movs	r5, #8
 800737a:	197b      	adds	r3, r7, r5
 800737c:	0092      	lsls	r2, r2, #2
 800737e:	58d3      	ldr	r3, [r2, r3]
 8007380:	b29b      	uxth	r3, r3
 8007382:	021b      	lsls	r3, r3, #8
 8007384:	193a      	adds	r2, r7, r4
 8007386:	8811      	ldrh	r1, [r2, #0]
 8007388:	197a      	adds	r2, r7, r5
 800738a:	0089      	lsls	r1, r1, #2
 800738c:	588a      	ldr	r2, [r1, r2]
 800738e:	b292      	uxth	r2, r2
 8007390:	0a12      	lsrs	r2, r2, #8
 8007392:	b292      	uxth	r2, r2
 8007394:	4313      	orrs	r3, r2
 8007396:	041a      	lsls	r2, r3, #16
 8007398:	193b      	adds	r3, r7, r4
 800739a:	8819      	ldrh	r1, [r3, #0]
 800739c:	197b      	adds	r3, r7, r5
 800739e:	0089      	lsls	r1, r1, #2
 80073a0:	58cb      	ldr	r3, [r1, r3]
 80073a2:	0c1b      	lsrs	r3, r3, #16
 80073a4:	b29b      	uxth	r3, r3
 80073a6:	021b      	lsls	r3, r3, #8
 80073a8:	1939      	adds	r1, r7, r4
 80073aa:	8808      	ldrh	r0, [r1, #0]
 80073ac:	1979      	adds	r1, r7, r5
 80073ae:	0080      	lsls	r0, r0, #2
 80073b0:	5841      	ldr	r1, [r0, r1]
 80073b2:	0c09      	lsrs	r1, r1, #16
 80073b4:	b289      	uxth	r1, r1
 80073b6:	0a09      	lsrs	r1, r1, #8
 80073b8:	b289      	uxth	r1, r1
 80073ba:	430b      	orrs	r3, r1
 80073bc:	041b      	lsls	r3, r3, #16
 80073be:	0c1b      	lsrs	r3, r3, #16
 80073c0:	4313      	orrs	r3, r2
 80073c2:	633b      	str	r3, [r7, #48]	; 0x30
    measurement->mc_1p0 = val.f32_value;
 80073c4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	601a      	str	r2, [r3, #0]
    ++idx;
 80073ca:	193b      	adds	r3, r7, r4
 80073cc:	193a      	adds	r2, r7, r4
 80073ce:	8812      	ldrh	r2, [r2, #0]
 80073d0:	3201      	adds	r2, #1
 80073d2:	801a      	strh	r2, [r3, #0]
    val.u32_value = be32_to_cpu(data[idx].u32_value);
 80073d4:	193b      	adds	r3, r7, r4
 80073d6:	881a      	ldrh	r2, [r3, #0]
 80073d8:	197b      	adds	r3, r7, r5
 80073da:	0092      	lsls	r2, r2, #2
 80073dc:	58d3      	ldr	r3, [r2, r3]
 80073de:	b29b      	uxth	r3, r3
 80073e0:	021b      	lsls	r3, r3, #8
 80073e2:	193a      	adds	r2, r7, r4
 80073e4:	8811      	ldrh	r1, [r2, #0]
 80073e6:	197a      	adds	r2, r7, r5
 80073e8:	0089      	lsls	r1, r1, #2
 80073ea:	588a      	ldr	r2, [r1, r2]
 80073ec:	b292      	uxth	r2, r2
 80073ee:	0a12      	lsrs	r2, r2, #8
 80073f0:	b292      	uxth	r2, r2
 80073f2:	4313      	orrs	r3, r2
 80073f4:	041a      	lsls	r2, r3, #16
 80073f6:	193b      	adds	r3, r7, r4
 80073f8:	8819      	ldrh	r1, [r3, #0]
 80073fa:	197b      	adds	r3, r7, r5
 80073fc:	0089      	lsls	r1, r1, #2
 80073fe:	58cb      	ldr	r3, [r1, r3]
 8007400:	0c1b      	lsrs	r3, r3, #16
 8007402:	b29b      	uxth	r3, r3
 8007404:	021b      	lsls	r3, r3, #8
 8007406:	1939      	adds	r1, r7, r4
 8007408:	8808      	ldrh	r0, [r1, #0]
 800740a:	1979      	adds	r1, r7, r5
 800740c:	0080      	lsls	r0, r0, #2
 800740e:	5841      	ldr	r1, [r0, r1]
 8007410:	0c09      	lsrs	r1, r1, #16
 8007412:	b289      	uxth	r1, r1
 8007414:	0a09      	lsrs	r1, r1, #8
 8007416:	b289      	uxth	r1, r1
 8007418:	430b      	orrs	r3, r1
 800741a:	041b      	lsls	r3, r3, #16
 800741c:	0c1b      	lsrs	r3, r3, #16
 800741e:	4313      	orrs	r3, r2
 8007420:	633b      	str	r3, [r7, #48]	; 0x30
    measurement->mc_2p5 = val.f32_value;
 8007422:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	605a      	str	r2, [r3, #4]
    ++idx;
 8007428:	193b      	adds	r3, r7, r4
 800742a:	193a      	adds	r2, r7, r4
 800742c:	8812      	ldrh	r2, [r2, #0]
 800742e:	3201      	adds	r2, #1
 8007430:	801a      	strh	r2, [r3, #0]
    val.u32_value = be32_to_cpu(data[idx].u32_value);
 8007432:	193b      	adds	r3, r7, r4
 8007434:	881a      	ldrh	r2, [r3, #0]
 8007436:	197b      	adds	r3, r7, r5
 8007438:	0092      	lsls	r2, r2, #2
 800743a:	58d3      	ldr	r3, [r2, r3]
 800743c:	b29b      	uxth	r3, r3
 800743e:	021b      	lsls	r3, r3, #8
 8007440:	193a      	adds	r2, r7, r4
 8007442:	8811      	ldrh	r1, [r2, #0]
 8007444:	197a      	adds	r2, r7, r5
 8007446:	0089      	lsls	r1, r1, #2
 8007448:	588a      	ldr	r2, [r1, r2]
 800744a:	b292      	uxth	r2, r2
 800744c:	0a12      	lsrs	r2, r2, #8
 800744e:	b292      	uxth	r2, r2
 8007450:	4313      	orrs	r3, r2
 8007452:	041a      	lsls	r2, r3, #16
 8007454:	193b      	adds	r3, r7, r4
 8007456:	8819      	ldrh	r1, [r3, #0]
 8007458:	197b      	adds	r3, r7, r5
 800745a:	0089      	lsls	r1, r1, #2
 800745c:	58cb      	ldr	r3, [r1, r3]
 800745e:	0c1b      	lsrs	r3, r3, #16
 8007460:	b29b      	uxth	r3, r3
 8007462:	021b      	lsls	r3, r3, #8
 8007464:	1939      	adds	r1, r7, r4
 8007466:	8808      	ldrh	r0, [r1, #0]
 8007468:	1979      	adds	r1, r7, r5
 800746a:	0080      	lsls	r0, r0, #2
 800746c:	5841      	ldr	r1, [r0, r1]
 800746e:	0c09      	lsrs	r1, r1, #16
 8007470:	b289      	uxth	r1, r1
 8007472:	0a09      	lsrs	r1, r1, #8
 8007474:	b289      	uxth	r1, r1
 8007476:	430b      	orrs	r3, r1
 8007478:	041b      	lsls	r3, r3, #16
 800747a:	0c1b      	lsrs	r3, r3, #16
 800747c:	4313      	orrs	r3, r2
 800747e:	633b      	str	r3, [r7, #48]	; 0x30
    measurement->mc_4p0 = val.f32_value;
 8007480:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007482:	687b      	ldr	r3, [r7, #4]
 8007484:	609a      	str	r2, [r3, #8]
    ++idx;
 8007486:	193b      	adds	r3, r7, r4
 8007488:	193a      	adds	r2, r7, r4
 800748a:	8812      	ldrh	r2, [r2, #0]
 800748c:	3201      	adds	r2, #1
 800748e:	801a      	strh	r2, [r3, #0]
    val.u32_value = be32_to_cpu(data[idx].u32_value);
 8007490:	193b      	adds	r3, r7, r4
 8007492:	881a      	ldrh	r2, [r3, #0]
 8007494:	197b      	adds	r3, r7, r5
 8007496:	0092      	lsls	r2, r2, #2
 8007498:	58d3      	ldr	r3, [r2, r3]
 800749a:	b29b      	uxth	r3, r3
 800749c:	021b      	lsls	r3, r3, #8
 800749e:	193a      	adds	r2, r7, r4
 80074a0:	8811      	ldrh	r1, [r2, #0]
 80074a2:	197a      	adds	r2, r7, r5
 80074a4:	0089      	lsls	r1, r1, #2
 80074a6:	588a      	ldr	r2, [r1, r2]
 80074a8:	b292      	uxth	r2, r2
 80074aa:	0a12      	lsrs	r2, r2, #8
 80074ac:	b292      	uxth	r2, r2
 80074ae:	4313      	orrs	r3, r2
 80074b0:	041a      	lsls	r2, r3, #16
 80074b2:	193b      	adds	r3, r7, r4
 80074b4:	8819      	ldrh	r1, [r3, #0]
 80074b6:	197b      	adds	r3, r7, r5
 80074b8:	0089      	lsls	r1, r1, #2
 80074ba:	58cb      	ldr	r3, [r1, r3]
 80074bc:	0c1b      	lsrs	r3, r3, #16
 80074be:	b29b      	uxth	r3, r3
 80074c0:	021b      	lsls	r3, r3, #8
 80074c2:	1939      	adds	r1, r7, r4
 80074c4:	8808      	ldrh	r0, [r1, #0]
 80074c6:	1979      	adds	r1, r7, r5
 80074c8:	0080      	lsls	r0, r0, #2
 80074ca:	5841      	ldr	r1, [r0, r1]
 80074cc:	0c09      	lsrs	r1, r1, #16
 80074ce:	b289      	uxth	r1, r1
 80074d0:	0a09      	lsrs	r1, r1, #8
 80074d2:	b289      	uxth	r1, r1
 80074d4:	430b      	orrs	r3, r1
 80074d6:	041b      	lsls	r3, r3, #16
 80074d8:	0c1b      	lsrs	r3, r3, #16
 80074da:	4313      	orrs	r3, r2
 80074dc:	633b      	str	r3, [r7, #48]	; 0x30
    measurement->mc_10p0 = val.f32_value;
 80074de:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	60da      	str	r2, [r3, #12]
    ++idx;
 80074e4:	193b      	adds	r3, r7, r4
 80074e6:	193a      	adds	r2, r7, r4
 80074e8:	8812      	ldrh	r2, [r2, #0]
 80074ea:	3201      	adds	r2, #1
 80074ec:	801a      	strh	r2, [r3, #0]
    val.u32_value = be32_to_cpu(data[idx].u32_value);
 80074ee:	193b      	adds	r3, r7, r4
 80074f0:	881a      	ldrh	r2, [r3, #0]
 80074f2:	197b      	adds	r3, r7, r5
 80074f4:	0092      	lsls	r2, r2, #2
 80074f6:	58d3      	ldr	r3, [r2, r3]
 80074f8:	b29b      	uxth	r3, r3
 80074fa:	021b      	lsls	r3, r3, #8
 80074fc:	193a      	adds	r2, r7, r4
 80074fe:	8811      	ldrh	r1, [r2, #0]
 8007500:	197a      	adds	r2, r7, r5
 8007502:	0089      	lsls	r1, r1, #2
 8007504:	588a      	ldr	r2, [r1, r2]
 8007506:	b292      	uxth	r2, r2
 8007508:	0a12      	lsrs	r2, r2, #8
 800750a:	b292      	uxth	r2, r2
 800750c:	4313      	orrs	r3, r2
 800750e:	041a      	lsls	r2, r3, #16
 8007510:	193b      	adds	r3, r7, r4
 8007512:	8819      	ldrh	r1, [r3, #0]
 8007514:	197b      	adds	r3, r7, r5
 8007516:	0089      	lsls	r1, r1, #2
 8007518:	58cb      	ldr	r3, [r1, r3]
 800751a:	0c1b      	lsrs	r3, r3, #16
 800751c:	b29b      	uxth	r3, r3
 800751e:	021b      	lsls	r3, r3, #8
 8007520:	1939      	adds	r1, r7, r4
 8007522:	8808      	ldrh	r0, [r1, #0]
 8007524:	1979      	adds	r1, r7, r5
 8007526:	0080      	lsls	r0, r0, #2
 8007528:	5841      	ldr	r1, [r0, r1]
 800752a:	0c09      	lsrs	r1, r1, #16
 800752c:	b289      	uxth	r1, r1
 800752e:	0a09      	lsrs	r1, r1, #8
 8007530:	b289      	uxth	r1, r1
 8007532:	430b      	orrs	r3, r1
 8007534:	041b      	lsls	r3, r3, #16
 8007536:	0c1b      	lsrs	r3, r3, #16
 8007538:	4313      	orrs	r3, r2
 800753a:	633b      	str	r3, [r7, #48]	; 0x30
    measurement->nc_0p5 = val.f32_value;
 800753c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800753e:	687b      	ldr	r3, [r7, #4]
 8007540:	611a      	str	r2, [r3, #16]
    ++idx;
 8007542:	193b      	adds	r3, r7, r4
 8007544:	193a      	adds	r2, r7, r4
 8007546:	8812      	ldrh	r2, [r2, #0]
 8007548:	3201      	adds	r2, #1
 800754a:	801a      	strh	r2, [r3, #0]
    val.u32_value = be32_to_cpu(data[idx].u32_value);
 800754c:	193b      	adds	r3, r7, r4
 800754e:	881a      	ldrh	r2, [r3, #0]
 8007550:	197b      	adds	r3, r7, r5
 8007552:	0092      	lsls	r2, r2, #2
 8007554:	58d3      	ldr	r3, [r2, r3]
 8007556:	b29b      	uxth	r3, r3
 8007558:	021b      	lsls	r3, r3, #8
 800755a:	193a      	adds	r2, r7, r4
 800755c:	8811      	ldrh	r1, [r2, #0]
 800755e:	197a      	adds	r2, r7, r5
 8007560:	0089      	lsls	r1, r1, #2
 8007562:	588a      	ldr	r2, [r1, r2]
 8007564:	b292      	uxth	r2, r2
 8007566:	0a12      	lsrs	r2, r2, #8
 8007568:	b292      	uxth	r2, r2
 800756a:	4313      	orrs	r3, r2
 800756c:	041a      	lsls	r2, r3, #16
 800756e:	193b      	adds	r3, r7, r4
 8007570:	8819      	ldrh	r1, [r3, #0]
 8007572:	197b      	adds	r3, r7, r5
 8007574:	0089      	lsls	r1, r1, #2
 8007576:	58cb      	ldr	r3, [r1, r3]
 8007578:	0c1b      	lsrs	r3, r3, #16
 800757a:	b29b      	uxth	r3, r3
 800757c:	021b      	lsls	r3, r3, #8
 800757e:	1939      	adds	r1, r7, r4
 8007580:	8808      	ldrh	r0, [r1, #0]
 8007582:	1979      	adds	r1, r7, r5
 8007584:	0080      	lsls	r0, r0, #2
 8007586:	5841      	ldr	r1, [r0, r1]
 8007588:	0c09      	lsrs	r1, r1, #16
 800758a:	b289      	uxth	r1, r1
 800758c:	0a09      	lsrs	r1, r1, #8
 800758e:	b289      	uxth	r1, r1
 8007590:	430b      	orrs	r3, r1
 8007592:	041b      	lsls	r3, r3, #16
 8007594:	0c1b      	lsrs	r3, r3, #16
 8007596:	4313      	orrs	r3, r2
 8007598:	633b      	str	r3, [r7, #48]	; 0x30
    measurement->nc_1p0 = val.f32_value;
 800759a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	615a      	str	r2, [r3, #20]
    ++idx;
 80075a0:	193b      	adds	r3, r7, r4
 80075a2:	193a      	adds	r2, r7, r4
 80075a4:	8812      	ldrh	r2, [r2, #0]
 80075a6:	3201      	adds	r2, #1
 80075a8:	801a      	strh	r2, [r3, #0]
    val.u32_value = be32_to_cpu(data[idx].u32_value);
 80075aa:	193b      	adds	r3, r7, r4
 80075ac:	881a      	ldrh	r2, [r3, #0]
 80075ae:	197b      	adds	r3, r7, r5
 80075b0:	0092      	lsls	r2, r2, #2
 80075b2:	58d3      	ldr	r3, [r2, r3]
 80075b4:	b29b      	uxth	r3, r3
 80075b6:	021b      	lsls	r3, r3, #8
 80075b8:	193a      	adds	r2, r7, r4
 80075ba:	8811      	ldrh	r1, [r2, #0]
 80075bc:	197a      	adds	r2, r7, r5
 80075be:	0089      	lsls	r1, r1, #2
 80075c0:	588a      	ldr	r2, [r1, r2]
 80075c2:	b292      	uxth	r2, r2
 80075c4:	0a12      	lsrs	r2, r2, #8
 80075c6:	b292      	uxth	r2, r2
 80075c8:	4313      	orrs	r3, r2
 80075ca:	041a      	lsls	r2, r3, #16
 80075cc:	193b      	adds	r3, r7, r4
 80075ce:	8819      	ldrh	r1, [r3, #0]
 80075d0:	197b      	adds	r3, r7, r5
 80075d2:	0089      	lsls	r1, r1, #2
 80075d4:	58cb      	ldr	r3, [r1, r3]
 80075d6:	0c1b      	lsrs	r3, r3, #16
 80075d8:	b29b      	uxth	r3, r3
 80075da:	021b      	lsls	r3, r3, #8
 80075dc:	1939      	adds	r1, r7, r4
 80075de:	8808      	ldrh	r0, [r1, #0]
 80075e0:	1979      	adds	r1, r7, r5
 80075e2:	0080      	lsls	r0, r0, #2
 80075e4:	5841      	ldr	r1, [r0, r1]
 80075e6:	0c09      	lsrs	r1, r1, #16
 80075e8:	b289      	uxth	r1, r1
 80075ea:	0a09      	lsrs	r1, r1, #8
 80075ec:	b289      	uxth	r1, r1
 80075ee:	430b      	orrs	r3, r1
 80075f0:	041b      	lsls	r3, r3, #16
 80075f2:	0c1b      	lsrs	r3, r3, #16
 80075f4:	4313      	orrs	r3, r2
 80075f6:	633b      	str	r3, [r7, #48]	; 0x30
    measurement->nc_2p5 = val.f32_value;
 80075f8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	619a      	str	r2, [r3, #24]
    ++idx;
 80075fe:	193b      	adds	r3, r7, r4
 8007600:	193a      	adds	r2, r7, r4
 8007602:	8812      	ldrh	r2, [r2, #0]
 8007604:	3201      	adds	r2, #1
 8007606:	801a      	strh	r2, [r3, #0]
    val.u32_value = be32_to_cpu(data[idx].u32_value);
 8007608:	193b      	adds	r3, r7, r4
 800760a:	881a      	ldrh	r2, [r3, #0]
 800760c:	197b      	adds	r3, r7, r5
 800760e:	0092      	lsls	r2, r2, #2
 8007610:	58d3      	ldr	r3, [r2, r3]
 8007612:	b29b      	uxth	r3, r3
 8007614:	021b      	lsls	r3, r3, #8
 8007616:	193a      	adds	r2, r7, r4
 8007618:	8811      	ldrh	r1, [r2, #0]
 800761a:	197a      	adds	r2, r7, r5
 800761c:	0089      	lsls	r1, r1, #2
 800761e:	588a      	ldr	r2, [r1, r2]
 8007620:	b292      	uxth	r2, r2
 8007622:	0a12      	lsrs	r2, r2, #8
 8007624:	b292      	uxth	r2, r2
 8007626:	4313      	orrs	r3, r2
 8007628:	041a      	lsls	r2, r3, #16
 800762a:	193b      	adds	r3, r7, r4
 800762c:	8819      	ldrh	r1, [r3, #0]
 800762e:	197b      	adds	r3, r7, r5
 8007630:	0089      	lsls	r1, r1, #2
 8007632:	58cb      	ldr	r3, [r1, r3]
 8007634:	0c1b      	lsrs	r3, r3, #16
 8007636:	b29b      	uxth	r3, r3
 8007638:	021b      	lsls	r3, r3, #8
 800763a:	1939      	adds	r1, r7, r4
 800763c:	8808      	ldrh	r0, [r1, #0]
 800763e:	1979      	adds	r1, r7, r5
 8007640:	0080      	lsls	r0, r0, #2
 8007642:	5841      	ldr	r1, [r0, r1]
 8007644:	0c09      	lsrs	r1, r1, #16
 8007646:	b289      	uxth	r1, r1
 8007648:	0a09      	lsrs	r1, r1, #8
 800764a:	b289      	uxth	r1, r1
 800764c:	430b      	orrs	r3, r1
 800764e:	041b      	lsls	r3, r3, #16
 8007650:	0c1b      	lsrs	r3, r3, #16
 8007652:	4313      	orrs	r3, r2
 8007654:	633b      	str	r3, [r7, #48]	; 0x30
    measurement->nc_4p0 = val.f32_value;
 8007656:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007658:	687b      	ldr	r3, [r7, #4]
 800765a:	61da      	str	r2, [r3, #28]
    ++idx;
 800765c:	193b      	adds	r3, r7, r4
 800765e:	193a      	adds	r2, r7, r4
 8007660:	8812      	ldrh	r2, [r2, #0]
 8007662:	3201      	adds	r2, #1
 8007664:	801a      	strh	r2, [r3, #0]
    val.u32_value = be32_to_cpu(data[idx].u32_value);
 8007666:	193b      	adds	r3, r7, r4
 8007668:	881a      	ldrh	r2, [r3, #0]
 800766a:	197b      	adds	r3, r7, r5
 800766c:	0092      	lsls	r2, r2, #2
 800766e:	58d3      	ldr	r3, [r2, r3]
 8007670:	b29b      	uxth	r3, r3
 8007672:	021b      	lsls	r3, r3, #8
 8007674:	193a      	adds	r2, r7, r4
 8007676:	8811      	ldrh	r1, [r2, #0]
 8007678:	197a      	adds	r2, r7, r5
 800767a:	0089      	lsls	r1, r1, #2
 800767c:	588a      	ldr	r2, [r1, r2]
 800767e:	b292      	uxth	r2, r2
 8007680:	0a12      	lsrs	r2, r2, #8
 8007682:	b292      	uxth	r2, r2
 8007684:	4313      	orrs	r3, r2
 8007686:	041a      	lsls	r2, r3, #16
 8007688:	193b      	adds	r3, r7, r4
 800768a:	8819      	ldrh	r1, [r3, #0]
 800768c:	197b      	adds	r3, r7, r5
 800768e:	0089      	lsls	r1, r1, #2
 8007690:	58cb      	ldr	r3, [r1, r3]
 8007692:	0c1b      	lsrs	r3, r3, #16
 8007694:	b29b      	uxth	r3, r3
 8007696:	021b      	lsls	r3, r3, #8
 8007698:	1939      	adds	r1, r7, r4
 800769a:	8808      	ldrh	r0, [r1, #0]
 800769c:	1979      	adds	r1, r7, r5
 800769e:	0080      	lsls	r0, r0, #2
 80076a0:	5841      	ldr	r1, [r0, r1]
 80076a2:	0c09      	lsrs	r1, r1, #16
 80076a4:	b289      	uxth	r1, r1
 80076a6:	0a09      	lsrs	r1, r1, #8
 80076a8:	b289      	uxth	r1, r1
 80076aa:	430b      	orrs	r3, r1
 80076ac:	041b      	lsls	r3, r3, #16
 80076ae:	0c1b      	lsrs	r3, r3, #16
 80076b0:	4313      	orrs	r3, r2
 80076b2:	633b      	str	r3, [r7, #48]	; 0x30
    measurement->nc_10p0 = val.f32_value;
 80076b4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80076b6:	687b      	ldr	r3, [r7, #4]
 80076b8:	621a      	str	r2, [r3, #32]
    ++idx;
 80076ba:	0020      	movs	r0, r4
 80076bc:	183b      	adds	r3, r7, r0
 80076be:	183a      	adds	r2, r7, r0
 80076c0:	8812      	ldrh	r2, [r2, #0]
 80076c2:	3201      	adds	r2, #1
 80076c4:	801a      	strh	r2, [r3, #0]
    val.u32_value = be32_to_cpu(data[idx].u32_value);
 80076c6:	183b      	adds	r3, r7, r0
 80076c8:	881a      	ldrh	r2, [r3, #0]
 80076ca:	197b      	adds	r3, r7, r5
 80076cc:	0092      	lsls	r2, r2, #2
 80076ce:	58d3      	ldr	r3, [r2, r3]
 80076d0:	b29b      	uxth	r3, r3
 80076d2:	021b      	lsls	r3, r3, #8
 80076d4:	183a      	adds	r2, r7, r0
 80076d6:	8811      	ldrh	r1, [r2, #0]
 80076d8:	197a      	adds	r2, r7, r5
 80076da:	0089      	lsls	r1, r1, #2
 80076dc:	588a      	ldr	r2, [r1, r2]
 80076de:	b292      	uxth	r2, r2
 80076e0:	0a12      	lsrs	r2, r2, #8
 80076e2:	b292      	uxth	r2, r2
 80076e4:	4313      	orrs	r3, r2
 80076e6:	041a      	lsls	r2, r3, #16
 80076e8:	183b      	adds	r3, r7, r0
 80076ea:	8819      	ldrh	r1, [r3, #0]
 80076ec:	197b      	adds	r3, r7, r5
 80076ee:	0089      	lsls	r1, r1, #2
 80076f0:	58cb      	ldr	r3, [r1, r3]
 80076f2:	0c1b      	lsrs	r3, r3, #16
 80076f4:	b29b      	uxth	r3, r3
 80076f6:	021b      	lsls	r3, r3, #8
 80076f8:	1839      	adds	r1, r7, r0
 80076fa:	8808      	ldrh	r0, [r1, #0]
 80076fc:	1979      	adds	r1, r7, r5
 80076fe:	0080      	lsls	r0, r0, #2
 8007700:	5841      	ldr	r1, [r0, r1]
 8007702:	0c09      	lsrs	r1, r1, #16
 8007704:	b289      	uxth	r1, r1
 8007706:	0a09      	lsrs	r1, r1, #8
 8007708:	b289      	uxth	r1, r1
 800770a:	430b      	orrs	r3, r1
 800770c:	041b      	lsls	r3, r3, #16
 800770e:	0c1b      	lsrs	r3, r3, #16
 8007710:	4313      	orrs	r3, r2
 8007712:	633b      	str	r3, [r7, #48]	; 0x30
    measurement->typical_particle_size = val.f32_value;
 8007714:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	625a      	str	r2, [r3, #36]	; 0x24

    return 0;
 800771a:	2300      	movs	r3, #0
}
 800771c:	0018      	movs	r0, r3
 800771e:	46bd      	mov	sp, r7
 8007720:	b010      	add	sp, #64	; 0x40
 8007722:	bdb0      	pop	{r4, r5, r7, pc}

08007724 <imx_kalman_filter_init>:
 * SimpleKalmanFilter - a Kalman Filter implementation for single variable models.
 * Created by Denys Sene, January, 1, 2017.
 * Released under MIT License - see LICENSE file for details.
 */
void imx_kalman_filter_init( kalman_filter_t * kf, float error_measurement, float error_estimate, float q, float last_estimate )
{
 8007724:	b580      	push	{r7, lr}
 8007726:	b084      	sub	sp, #16
 8007728:	af00      	add	r7, sp, #0
 800772a:	60f8      	str	r0, [r7, #12]
 800772c:	60b9      	str	r1, [r7, #8]
 800772e:	607a      	str	r2, [r7, #4]
 8007730:	603b      	str	r3, [r7, #0]
  kf->error_measure = error_measurement;
 8007732:	68fb      	ldr	r3, [r7, #12]
 8007734:	68ba      	ldr	r2, [r7, #8]
 8007736:	601a      	str	r2, [r3, #0]
  kf->error_estimate = error_estimate;
 8007738:	68fb      	ldr	r3, [r7, #12]
 800773a:	687a      	ldr	r2, [r7, #4]
 800773c:	605a      	str	r2, [r3, #4]
  kf->last_estimate = last_estimate;
 800773e:	68fb      	ldr	r3, [r7, #12]
 8007740:	69ba      	ldr	r2, [r7, #24]
 8007742:	60da      	str	r2, [r3, #12]
  kf->q = q;
 8007744:	68fb      	ldr	r3, [r7, #12]
 8007746:	683a      	ldr	r2, [r7, #0]
 8007748:	609a      	str	r2, [r3, #8]
}
 800774a:	46c0      	nop			; (mov r8, r8)
 800774c:	46bd      	mov	sp, r7
 800774e:	b004      	add	sp, #16
 8007750:	bd80      	pop	{r7, pc}
	...

08007754 <imx_kalman_filter_update_estimate>:

float imx_kalman_filter_update_estimate( kalman_filter_t *kf, float  measurement, float kalman_gain )
{
 8007754:	b5b0      	push	{r4, r5, r7, lr}
 8007756:	b088      	sub	sp, #32
 8007758:	af00      	add	r7, sp, #0
 800775a:	6178      	str	r0, [r7, #20]
 800775c:	6139      	str	r1, [r7, #16]
 800775e:	60fa      	str	r2, [r7, #12]
    float current_estimate;

    if( kalman_gain == 0 )  // Calculate or use provide value
 8007760:	2100      	movs	r1, #0
 8007762:	68f8      	ldr	r0, [r7, #12]
 8007764:	f7f8 fe8e 	bl	8000484 <__aeabi_fcmpeq>
 8007768:	1e03      	subs	r3, r0, #0
 800776a:	d010      	beq.n	800778e <imx_kalman_filter_update_estimate+0x3a>
        kalman_gain = kf->error_estimate / ( kf->error_estimate + kf->error_measure );
 800776c:	697b      	ldr	r3, [r7, #20]
 800776e:	685c      	ldr	r4, [r3, #4]
 8007770:	697b      	ldr	r3, [r7, #20]
 8007772:	685a      	ldr	r2, [r3, #4]
 8007774:	697b      	ldr	r3, [r7, #20]
 8007776:	681b      	ldr	r3, [r3, #0]
 8007778:	1c19      	adds	r1, r3, #0
 800777a:	1c10      	adds	r0, r2, #0
 800777c:	f7f8 ffc8 	bl	8000710 <__aeabi_fadd>
 8007780:	1c03      	adds	r3, r0, #0
 8007782:	1c19      	adds	r1, r3, #0
 8007784:	1c20      	adds	r0, r4, #0
 8007786:	f7f9 f95d 	bl	8000a44 <__aeabi_fdiv>
 800778a:	1c03      	adds	r3, r0, #0
 800778c:	60fb      	str	r3, [r7, #12]
    current_estimate = kf->last_estimate + ( kalman_gain * ( measurement - kf->last_estimate) );
 800778e:	697b      	ldr	r3, [r7, #20]
 8007790:	68dc      	ldr	r4, [r3, #12]
 8007792:	697b      	ldr	r3, [r7, #20]
 8007794:	68db      	ldr	r3, [r3, #12]
 8007796:	1c19      	adds	r1, r3, #0
 8007798:	6938      	ldr	r0, [r7, #16]
 800779a:	f7f9 fc5d 	bl	8001058 <__aeabi_fsub>
 800779e:	1c03      	adds	r3, r0, #0
 80077a0:	68f9      	ldr	r1, [r7, #12]
 80077a2:	1c18      	adds	r0, r3, #0
 80077a4:	f7f9 fb26 	bl	8000df4 <__aeabi_fmul>
 80077a8:	1c03      	adds	r3, r0, #0
 80077aa:	1c19      	adds	r1, r3, #0
 80077ac:	1c20      	adds	r0, r4, #0
 80077ae:	f7f8 ffaf 	bl	8000710 <__aeabi_fadd>
 80077b2:	1c03      	adds	r3, r0, #0
 80077b4:	61fb      	str	r3, [r7, #28]
    kf->error_estimate =  ( ( 1.0 - kalman_gain ) * kf->error_estimate ) + ( fabs( kf->last_estimate - current_estimate) * kf->q );
 80077b6:	68f8      	ldr	r0, [r7, #12]
 80077b8:	f7fb fc28 	bl	800300c <__aeabi_f2d>
 80077bc:	0003      	movs	r3, r0
 80077be:	000c      	movs	r4, r1
 80077c0:	001a      	movs	r2, r3
 80077c2:	0023      	movs	r3, r4
 80077c4:	2000      	movs	r0, #0
 80077c6:	4923      	ldr	r1, [pc, #140]	; (8007854 <imx_kalman_filter_update_estimate+0x100>)
 80077c8:	f7fb f84c 	bl	8002864 <__aeabi_dsub>
 80077cc:	0003      	movs	r3, r0
 80077ce:	000c      	movs	r4, r1
 80077d0:	0025      	movs	r5, r4
 80077d2:	001c      	movs	r4, r3
 80077d4:	697b      	ldr	r3, [r7, #20]
 80077d6:	685b      	ldr	r3, [r3, #4]
 80077d8:	1c18      	adds	r0, r3, #0
 80077da:	f7fb fc17 	bl	800300c <__aeabi_f2d>
 80077de:	0002      	movs	r2, r0
 80077e0:	000b      	movs	r3, r1
 80077e2:	0020      	movs	r0, r4
 80077e4:	0029      	movs	r1, r5
 80077e6:	f7fa fdcb 	bl	8002380 <__aeabi_dmul>
 80077ea:	0003      	movs	r3, r0
 80077ec:	000c      	movs	r4, r1
 80077ee:	0025      	movs	r5, r4
 80077f0:	001c      	movs	r4, r3
 80077f2:	697b      	ldr	r3, [r7, #20]
 80077f4:	68db      	ldr	r3, [r3, #12]
 80077f6:	69f9      	ldr	r1, [r7, #28]
 80077f8:	1c18      	adds	r0, r3, #0
 80077fa:	f7f9 fc2d 	bl	8001058 <__aeabi_fsub>
 80077fe:	1c03      	adds	r3, r0, #0
 8007800:	005b      	lsls	r3, r3, #1
 8007802:	085b      	lsrs	r3, r3, #1
 8007804:	1c18      	adds	r0, r3, #0
 8007806:	f7fb fc01 	bl	800300c <__aeabi_f2d>
 800780a:	6038      	str	r0, [r7, #0]
 800780c:	6079      	str	r1, [r7, #4]
 800780e:	697b      	ldr	r3, [r7, #20]
 8007810:	689b      	ldr	r3, [r3, #8]
 8007812:	1c18      	adds	r0, r3, #0
 8007814:	f7fb fbfa 	bl	800300c <__aeabi_f2d>
 8007818:	0002      	movs	r2, r0
 800781a:	000b      	movs	r3, r1
 800781c:	6838      	ldr	r0, [r7, #0]
 800781e:	6879      	ldr	r1, [r7, #4]
 8007820:	f7fa fdae 	bl	8002380 <__aeabi_dmul>
 8007824:	0002      	movs	r2, r0
 8007826:	000b      	movs	r3, r1
 8007828:	0020      	movs	r0, r4
 800782a:	0029      	movs	r1, r5
 800782c:	f7f9 fe82 	bl	8001534 <__aeabi_dadd>
 8007830:	0003      	movs	r3, r0
 8007832:	000c      	movs	r4, r1
 8007834:	0018      	movs	r0, r3
 8007836:	0021      	movs	r1, r4
 8007838:	f7fb fc3a 	bl	80030b0 <__aeabi_d2f>
 800783c:	1c02      	adds	r2, r0, #0
 800783e:	697b      	ldr	r3, [r7, #20]
 8007840:	605a      	str	r2, [r3, #4]
    kf->last_estimate = current_estimate;
 8007842:	697b      	ldr	r3, [r7, #20]
 8007844:	69fa      	ldr	r2, [r7, #28]
 8007846:	60da      	str	r2, [r3, #12]

  return current_estimate;
 8007848:	69fb      	ldr	r3, [r7, #28]
}
 800784a:	1c18      	adds	r0, r3, #0
 800784c:	46bd      	mov	sp, r7
 800784e:	b008      	add	sp, #32
 8007850:	bdb0      	pop	{r4, r5, r7, pc}
 8007852:	46c0      	nop			; (mov r8, r8)
 8007854:	3ff00000 	.word	0x3ff00000

08007858 <system_init>:
  * @brief	Initialize all elements of the system
  * @param  None
  * @retval : None
  */
void system_init(void)
{
 8007858:	b580      	push	{r7, lr}
 800785a:	b082      	sub	sp, #8
 800785c:	af00      	add	r7, sp, #0
	uint32_t current_time;
	/*
	 * Initialize each of the sub systems
	 */
	led_init();
 800785e:	f7fc fc1b 	bl	8004098 <led_init>
	init_led_bar();
 8007862:	f7fc fcab 	bl	80041bc <init_led_bar>
	current_time = HAL_GetTick();
 8007866:	f000 f8dd 	bl	8007a24 <HAL_GetTick>
 800786a:	0003      	movs	r3, r0
 800786c:	607b      	str	r3, [r7, #4]
	i2c_manager_init( current_time );
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	0018      	movs	r0, r3
 8007872:	f7fe f95b 	bl	8005b2c <i2c_manager_init>
}
 8007876:	46c0      	nop			; (mov r8, r8)
 8007878:	46bd      	mov	sp, r7
 800787a:	b002      	add	sp, #8
 800787c:	bd80      	pop	{r7, pc}

0800787e <imx_is_later>:
 * NOTE: Assume that the two times are no more than a quarter of the possible range of values apart.
 *
 * written by Eric Thelin 29 June 2016
 */
bool imx_is_later( uint32_t time1, uint32_t time2 )
{
 800787e:	b580      	push	{r7, lr}
 8007880:	b086      	sub	sp, #24
 8007882:	af00      	add	r7, sp, #0
 8007884:	6078      	str	r0, [r7, #4]
 8007886:	6039      	str	r1, [r7, #0]
	const uint32_t range_top_quarter = 0xC0000000;
 8007888:	23c0      	movs	r3, #192	; 0xc0
 800788a:	061b      	lsls	r3, r3, #24
 800788c:	617b      	str	r3, [r7, #20]
	const uint32_t range_mid_point =   0x80000000;
 800788e:	2380      	movs	r3, #128	; 0x80
 8007890:	061b      	lsls	r3, r3, #24
 8007892:	613b      	str	r3, [r7, #16]
	const uint32_t range_low_quarter = 0x40000000;
 8007894:	2380      	movs	r3, #128	; 0x80
 8007896:	05db      	lsls	r3, r3, #23
 8007898:	60fb      	str	r3, [r7, #12]

	if ( time1 >= range_mid_point ) {
 800789a:	687a      	ldr	r2, [r7, #4]
 800789c:	693b      	ldr	r3, [r7, #16]
 800789e:	429a      	cmp	r2, r3
 80078a0:	d30c      	bcc.n	80078bc <imx_is_later+0x3e>
		if ( time2 >= range_low_quarter ) {
 80078a2:	683a      	ldr	r2, [r7, #0]
 80078a4:	68fb      	ldr	r3, [r7, #12]
 80078a6:	429a      	cmp	r2, r3
 80078a8:	d306      	bcc.n	80078b8 <imx_is_later+0x3a>
			return ( time1 > time2 );
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	683a      	ldr	r2, [r7, #0]
 80078ae:	429a      	cmp	r2, r3
 80078b0:	419b      	sbcs	r3, r3
 80078b2:	425b      	negs	r3, r3
 80078b4:	b2db      	uxtb	r3, r3
 80078b6:	e00d      	b.n	80078d4 <imx_is_later+0x56>
		}
		else {// Assume that time2 has rolled over and is really the bigger number
			return false;
 80078b8:	2300      	movs	r3, #0
 80078ba:	e00b      	b.n	80078d4 <imx_is_later+0x56>
		}
	}
	else {// time1 is in the low half of the range

		if ( time2 <= range_top_quarter ) {
 80078bc:	683a      	ldr	r2, [r7, #0]
 80078be:	697b      	ldr	r3, [r7, #20]
 80078c0:	429a      	cmp	r2, r3
 80078c2:	d806      	bhi.n	80078d2 <imx_is_later+0x54>
			return ( time1 > time2 );
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	683a      	ldr	r2, [r7, #0]
 80078c8:	429a      	cmp	r2, r3
 80078ca:	419b      	sbcs	r3, r3
 80078cc:	425b      	negs	r3, r3
 80078ce:	b2db      	uxtb	r3, r3
 80078d0:	e000      	b.n	80078d4 <imx_is_later+0x56>
		}
		else {// Assume time1 has rolled over and is really the bigger number
			return true;
 80078d2:	2301      	movs	r3, #1
		}
	}
}
 80078d4:	0018      	movs	r0, r3
 80078d6:	46bd      	mov	sp, r7
 80078d8:	b006      	add	sp, #24
 80078da:	bd80      	pop	{r7, pc}

080078dc <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80078dc:	480d      	ldr	r0, [pc, #52]	; (8007914 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80078de:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 80078e0:	2100      	movs	r1, #0
  b LoopCopyDataInit
 80078e2:	e003      	b.n	80078ec <LoopCopyDataInit>

080078e4 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 80078e4:	4b0c      	ldr	r3, [pc, #48]	; (8007918 <LoopForever+0x6>)
  ldr r3, [r3, r1]
 80078e6:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 80078e8:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 80078ea:	3104      	adds	r1, #4

080078ec <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 80078ec:	480b      	ldr	r0, [pc, #44]	; (800791c <LoopForever+0xa>)
  ldr r3, =_edata
 80078ee:	4b0c      	ldr	r3, [pc, #48]	; (8007920 <LoopForever+0xe>)
  adds r2, r0, r1
 80078f0:	1842      	adds	r2, r0, r1
  cmp r2, r3
 80078f2:	429a      	cmp	r2, r3
  bcc CopyDataInit
 80078f4:	d3f6      	bcc.n	80078e4 <CopyDataInit>
  ldr r2, =_sbss
 80078f6:	4a0b      	ldr	r2, [pc, #44]	; (8007924 <LoopForever+0x12>)
  b LoopFillZerobss
 80078f8:	e002      	b.n	8007900 <LoopFillZerobss>

080078fa <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 80078fa:	2300      	movs	r3, #0
  str  r3, [r2]
 80078fc:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80078fe:	3204      	adds	r2, #4

08007900 <LoopFillZerobss>:


LoopFillZerobss:
  ldr r3, = _ebss
 8007900:	4b09      	ldr	r3, [pc, #36]	; (8007928 <LoopForever+0x16>)
  cmp r2, r3
 8007902:	429a      	cmp	r2, r3
  bcc FillZerobss
 8007904:	d3f9      	bcc.n	80078fa <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8007906:	f7fc fb4d 	bl	8003fa4 <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 800790a:	f005 f8ab 	bl	800ca64 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800790e:	f7fb fc7d 	bl	800320c <main>

08007912 <LoopForever>:

LoopForever:
    b LoopForever
 8007912:	e7fe      	b.n	8007912 <LoopForever>
  ldr   r0, =_estack
 8007914:	20002000 	.word	0x20002000
  ldr r3, =_sidata
 8007918:	0800f570 	.word	0x0800f570
  ldr r0, =_sdata
 800791c:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8007920:	2000007c 	.word	0x2000007c
  ldr r2, =_sbss
 8007924:	20000080 	.word	0x20000080
  ldr r3, = _ebss
 8007928:	2000118c 	.word	0x2000118c

0800792c <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800792c:	e7fe      	b.n	800792c <ADC1_IRQHandler>
	...

08007930 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8007930:	b580      	push	{r7, lr}
 8007932:	b082      	sub	sp, #8
 8007934:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8007936:	1dfb      	adds	r3, r7, #7
 8007938:	2200      	movs	r2, #0
 800793a:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800793c:	4b0b      	ldr	r3, [pc, #44]	; (800796c <HAL_Init+0x3c>)
 800793e:	681a      	ldr	r2, [r3, #0]
 8007940:	4b0a      	ldr	r3, [pc, #40]	; (800796c <HAL_Init+0x3c>)
 8007942:	2180      	movs	r1, #128	; 0x80
 8007944:	0049      	lsls	r1, r1, #1
 8007946:	430a      	orrs	r2, r1
 8007948:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800794a:	2000      	movs	r0, #0
 800794c:	f000 f810 	bl	8007970 <HAL_InitTick>
 8007950:	1e03      	subs	r3, r0, #0
 8007952:	d003      	beq.n	800795c <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8007954:	1dfb      	adds	r3, r7, #7
 8007956:	2201      	movs	r2, #1
 8007958:	701a      	strb	r2, [r3, #0]
 800795a:	e001      	b.n	8007960 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 800795c:	f7fc f834 	bl	80039c8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8007960:	1dfb      	adds	r3, r7, #7
 8007962:	781b      	ldrb	r3, [r3, #0]
}
 8007964:	0018      	movs	r0, r3
 8007966:	46bd      	mov	sp, r7
 8007968:	b002      	add	sp, #8
 800796a:	bd80      	pop	{r7, pc}
 800796c:	40022000 	.word	0x40022000

08007970 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8007970:	b590      	push	{r4, r7, lr}
 8007972:	b085      	sub	sp, #20
 8007974:	af00      	add	r7, sp, #0
 8007976:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8007978:	230f      	movs	r3, #15
 800797a:	18fb      	adds	r3, r7, r3
 800797c:	2200      	movs	r2, #0
 800797e:	701a      	strb	r2, [r3, #0]

  if (uwTickFreq != 0U)
 8007980:	4b1d      	ldr	r3, [pc, #116]	; (80079f8 <HAL_InitTick+0x88>)
 8007982:	681b      	ldr	r3, [r3, #0]
 8007984:	2b00      	cmp	r3, #0
 8007986:	d02b      	beq.n	80079e0 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /uwTickFreq)) == 0U)
 8007988:	4b1c      	ldr	r3, [pc, #112]	; (80079fc <HAL_InitTick+0x8c>)
 800798a:	681c      	ldr	r4, [r3, #0]
 800798c:	4b1a      	ldr	r3, [pc, #104]	; (80079f8 <HAL_InitTick+0x88>)
 800798e:	681b      	ldr	r3, [r3, #0]
 8007990:	0019      	movs	r1, r3
 8007992:	23fa      	movs	r3, #250	; 0xfa
 8007994:	0098      	lsls	r0, r3, #2
 8007996:	f7f8 fbb5 	bl	8000104 <__udivsi3>
 800799a:	0003      	movs	r3, r0
 800799c:	0019      	movs	r1, r3
 800799e:	0020      	movs	r0, r4
 80079a0:	f7f8 fbb0 	bl	8000104 <__udivsi3>
 80079a4:	0003      	movs	r3, r0
 80079a6:	0018      	movs	r0, r3
 80079a8:	f000 fdcb 	bl	8008542 <HAL_SYSTICK_Config>
 80079ac:	1e03      	subs	r3, r0, #0
 80079ae:	d112      	bne.n	80079d6 <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80079b0:	687b      	ldr	r3, [r7, #4]
 80079b2:	2b03      	cmp	r3, #3
 80079b4:	d80a      	bhi.n	80079cc <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80079b6:	6879      	ldr	r1, [r7, #4]
 80079b8:	2301      	movs	r3, #1
 80079ba:	425b      	negs	r3, r3
 80079bc:	2200      	movs	r2, #0
 80079be:	0018      	movs	r0, r3
 80079c0:	f000 fd9a 	bl	80084f8 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80079c4:	4b0e      	ldr	r3, [pc, #56]	; (8007a00 <HAL_InitTick+0x90>)
 80079c6:	687a      	ldr	r2, [r7, #4]
 80079c8:	601a      	str	r2, [r3, #0]
 80079ca:	e00d      	b.n	80079e8 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 80079cc:	230f      	movs	r3, #15
 80079ce:	18fb      	adds	r3, r7, r3
 80079d0:	2201      	movs	r2, #1
 80079d2:	701a      	strb	r2, [r3, #0]
 80079d4:	e008      	b.n	80079e8 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 80079d6:	230f      	movs	r3, #15
 80079d8:	18fb      	adds	r3, r7, r3
 80079da:	2201      	movs	r2, #1
 80079dc:	701a      	strb	r2, [r3, #0]
 80079de:	e003      	b.n	80079e8 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 80079e0:	230f      	movs	r3, #15
 80079e2:	18fb      	adds	r3, r7, r3
 80079e4:	2201      	movs	r2, #1
 80079e6:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 80079e8:	230f      	movs	r3, #15
 80079ea:	18fb      	adds	r3, r7, r3
 80079ec:	781b      	ldrb	r3, [r3, #0]
}
 80079ee:	0018      	movs	r0, r3
 80079f0:	46bd      	mov	sp, r7
 80079f2:	b005      	add	sp, #20
 80079f4:	bd90      	pop	{r4, r7, pc}
 80079f6:	46c0      	nop			; (mov r8, r8)
 80079f8:	20000010 	.word	0x20000010
 80079fc:	20000000 	.word	0x20000000
 8007a00:	2000000c 	.word	0x2000000c

08007a04 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8007a04:	b580      	push	{r7, lr}
 8007a06:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8007a08:	4b04      	ldr	r3, [pc, #16]	; (8007a1c <HAL_IncTick+0x18>)
 8007a0a:	681a      	ldr	r2, [r3, #0]
 8007a0c:	4b04      	ldr	r3, [pc, #16]	; (8007a20 <HAL_IncTick+0x1c>)
 8007a0e:	681b      	ldr	r3, [r3, #0]
 8007a10:	18d2      	adds	r2, r2, r3
 8007a12:	4b02      	ldr	r3, [pc, #8]	; (8007a1c <HAL_IncTick+0x18>)
 8007a14:	601a      	str	r2, [r3, #0]
}
 8007a16:	46c0      	nop			; (mov r8, r8)
 8007a18:	46bd      	mov	sp, r7
 8007a1a:	bd80      	pop	{r7, pc}
 8007a1c:	20001184 	.word	0x20001184
 8007a20:	20000010 	.word	0x20000010

08007a24 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8007a24:	b580      	push	{r7, lr}
 8007a26:	af00      	add	r7, sp, #0
  return uwTick;
 8007a28:	4b02      	ldr	r3, [pc, #8]	; (8007a34 <HAL_GetTick+0x10>)
 8007a2a:	681b      	ldr	r3, [r3, #0]
}
 8007a2c:	0018      	movs	r0, r3
 8007a2e:	46bd      	mov	sp, r7
 8007a30:	bd80      	pop	{r7, pc}
 8007a32:	46c0      	nop			; (mov r8, r8)
 8007a34:	20001184 	.word	0x20001184

08007a38 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8007a38:	b580      	push	{r7, lr}
 8007a3a:	b084      	sub	sp, #16
 8007a3c:	af00      	add	r7, sp, #0
 8007a3e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8007a40:	f7ff fff0 	bl	8007a24 <HAL_GetTick>
 8007a44:	0003      	movs	r3, r0
 8007a46:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8007a4c:	68fb      	ldr	r3, [r7, #12]
 8007a4e:	3301      	adds	r3, #1
 8007a50:	d004      	beq.n	8007a5c <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8007a52:	4b09      	ldr	r3, [pc, #36]	; (8007a78 <HAL_Delay+0x40>)
 8007a54:	681b      	ldr	r3, [r3, #0]
 8007a56:	68fa      	ldr	r2, [r7, #12]
 8007a58:	18d3      	adds	r3, r2, r3
 8007a5a:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8007a5c:	46c0      	nop			; (mov r8, r8)
 8007a5e:	f7ff ffe1 	bl	8007a24 <HAL_GetTick>
 8007a62:	0002      	movs	r2, r0
 8007a64:	68bb      	ldr	r3, [r7, #8]
 8007a66:	1ad3      	subs	r3, r2, r3
 8007a68:	68fa      	ldr	r2, [r7, #12]
 8007a6a:	429a      	cmp	r2, r3
 8007a6c:	d8f7      	bhi.n	8007a5e <HAL_Delay+0x26>
  {
  }
}
 8007a6e:	46c0      	nop			; (mov r8, r8)
 8007a70:	46bd      	mov	sp, r7
 8007a72:	b004      	add	sp, #16
 8007a74:	bd80      	pop	{r7, pc}
 8007a76:	46c0      	nop			; (mov r8, r8)
 8007a78:	20000010 	.word	0x20000010

08007a7c <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8007a7c:	b580      	push	{r7, lr}
 8007a7e:	b082      	sub	sp, #8
 8007a80:	af00      	add	r7, sp, #0
 8007a82:	6078      	str	r0, [r7, #4]
 8007a84:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8007a86:	687b      	ldr	r3, [r7, #4]
 8007a88:	681b      	ldr	r3, [r3, #0]
 8007a8a:	4a05      	ldr	r2, [pc, #20]	; (8007aa0 <LL_ADC_SetCommonPathInternalCh+0x24>)
 8007a8c:	401a      	ands	r2, r3
 8007a8e:	683b      	ldr	r3, [r7, #0]
 8007a90:	431a      	orrs	r2, r3
 8007a92:	687b      	ldr	r3, [r7, #4]
 8007a94:	601a      	str	r2, [r3, #0]
}
 8007a96:	46c0      	nop			; (mov r8, r8)
 8007a98:	46bd      	mov	sp, r7
 8007a9a:	b002      	add	sp, #8
 8007a9c:	bd80      	pop	{r7, pc}
 8007a9e:	46c0      	nop			; (mov r8, r8)
 8007aa0:	fe3fffff 	.word	0xfe3fffff

08007aa4 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8007aa4:	b580      	push	{r7, lr}
 8007aa6:	b082      	sub	sp, #8
 8007aa8:	af00      	add	r7, sp, #0
 8007aaa:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8007aac:	687b      	ldr	r3, [r7, #4]
 8007aae:	681a      	ldr	r2, [r3, #0]
 8007ab0:	23e0      	movs	r3, #224	; 0xe0
 8007ab2:	045b      	lsls	r3, r3, #17
 8007ab4:	4013      	ands	r3, r2
}
 8007ab6:	0018      	movs	r0, r3
 8007ab8:	46bd      	mov	sp, r7
 8007aba:	b002      	add	sp, #8
 8007abc:	bd80      	pop	{r7, pc}

08007abe <LL_ADC_SetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_79CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY, uint32_t SamplingTime)
{
 8007abe:	b580      	push	{r7, lr}
 8007ac0:	b084      	sub	sp, #16
 8007ac2:	af00      	add	r7, sp, #0
 8007ac4:	60f8      	str	r0, [r7, #12]
 8007ac6:	60b9      	str	r1, [r7, #8]
 8007ac8:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->SMPR,
 8007aca:	68fb      	ldr	r3, [r7, #12]
 8007acc:	695b      	ldr	r3, [r3, #20]
 8007ace:	68ba      	ldr	r2, [r7, #8]
 8007ad0:	2104      	movs	r1, #4
 8007ad2:	400a      	ands	r2, r1
 8007ad4:	2107      	movs	r1, #7
 8007ad6:	4091      	lsls	r1, r2
 8007ad8:	000a      	movs	r2, r1
 8007ada:	43d2      	mvns	r2, r2
 8007adc:	401a      	ands	r2, r3
 8007ade:	68bb      	ldr	r3, [r7, #8]
 8007ae0:	2104      	movs	r1, #4
 8007ae2:	400b      	ands	r3, r1
 8007ae4:	6879      	ldr	r1, [r7, #4]
 8007ae6:	4099      	lsls	r1, r3
 8007ae8:	000b      	movs	r3, r1
 8007aea:	431a      	orrs	r2, r3
 8007aec:	68fb      	ldr	r3, [r7, #12]
 8007aee:	615a      	str	r2, [r3, #20]
             ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK),
             SamplingTime << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
}
 8007af0:	46c0      	nop			; (mov r8, r8)
 8007af2:	46bd      	mov	sp, r7
 8007af4:	b004      	add	sp, #16
 8007af6:	bd80      	pop	{r7, pc}

08007af8 <LL_ADC_REG_SetSequencerRanks>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8007af8:	b580      	push	{r7, lr}
 8007afa:	b084      	sub	sp, #16
 8007afc:	af00      	add	r7, sp, #0
 8007afe:	60f8      	str	r0, [r7, #12]
 8007b00:	60b9      	str	r1, [r7, #8]
 8007b02:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register depending on parameter "Rank".                               */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->CHSELR,
 8007b04:	68fb      	ldr	r3, [r7, #12]
 8007b06:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007b08:	68ba      	ldr	r2, [r7, #8]
 8007b0a:	211f      	movs	r1, #31
 8007b0c:	400a      	ands	r2, r1
 8007b0e:	210f      	movs	r1, #15
 8007b10:	4091      	lsls	r1, r2
 8007b12:	000a      	movs	r2, r1
 8007b14:	43d2      	mvns	r2, r2
 8007b16:	401a      	ands	r2, r3
 8007b18:	687b      	ldr	r3, [r7, #4]
 8007b1a:	0e9b      	lsrs	r3, r3, #26
 8007b1c:	210f      	movs	r1, #15
 8007b1e:	4019      	ands	r1, r3
 8007b20:	68bb      	ldr	r3, [r7, #8]
 8007b22:	201f      	movs	r0, #31
 8007b24:	4003      	ands	r3, r0
 8007b26:	4099      	lsls	r1, r3
 8007b28:	000b      	movs	r3, r1
 8007b2a:	431a      	orrs	r2, r3
 8007b2c:	68fb      	ldr	r3, [r7, #12]
 8007b2e:	629a      	str	r2, [r3, #40]	; 0x28
             ADC_CHSELR_SQ1 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK_SEQ) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8007b30:	46c0      	nop			; (mov r8, r8)
 8007b32:	46bd      	mov	sp, r7
 8007b34:	b004      	add	sp, #16
 8007b36:	bd80      	pop	{r7, pc}

08007b38 <LL_ADC_REG_SetSequencerChAdd>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChAdd(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8007b38:	b580      	push	{r7, lr}
 8007b3a:	b082      	sub	sp, #8
 8007b3c:	af00      	add	r7, sp, #0
 8007b3e:	6078      	str	r0, [r7, #4]
 8007b40:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  SET_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8007b42:	687b      	ldr	r3, [r7, #4]
 8007b44:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8007b46:	683b      	ldr	r3, [r7, #0]
 8007b48:	035b      	lsls	r3, r3, #13
 8007b4a:	0b5b      	lsrs	r3, r3, #13
 8007b4c:	431a      	orrs	r2, r3
 8007b4e:	687b      	ldr	r3, [r7, #4]
 8007b50:	629a      	str	r2, [r3, #40]	; 0x28
}
 8007b52:	46c0      	nop			; (mov r8, r8)
 8007b54:	46bd      	mov	sp, r7
 8007b56:	b002      	add	sp, #8
 8007b58:	bd80      	pop	{r7, pc}

08007b5a <LL_ADC_REG_SetSequencerChRem>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChRem(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8007b5a:	b580      	push	{r7, lr}
 8007b5c:	b082      	sub	sp, #8
 8007b5e:	af00      	add	r7, sp, #0
 8007b60:	6078      	str	r0, [r7, #4]
 8007b62:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  CLEAR_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8007b64:	687b      	ldr	r3, [r7, #4]
 8007b66:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007b68:	683a      	ldr	r2, [r7, #0]
 8007b6a:	0352      	lsls	r2, r2, #13
 8007b6c:	0b52      	lsrs	r2, r2, #13
 8007b6e:	43d2      	mvns	r2, r2
 8007b70:	401a      	ands	r2, r3
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	629a      	str	r2, [r3, #40]	; 0x28
}
 8007b76:	46c0      	nop			; (mov r8, r8)
 8007b78:	46bd      	mov	sp, r7
 8007b7a:	b002      	add	sp, #8
 8007b7c:	bd80      	pop	{r7, pc}
	...

08007b80 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_1
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_2
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTimeY)
{
 8007b80:	b580      	push	{r7, lr}
 8007b82:	b084      	sub	sp, #16
 8007b84:	af00      	add	r7, sp, #0
 8007b86:	60f8      	str	r0, [r7, #12]
 8007b88:	60b9      	str	r1, [r7, #8]
 8007b8a:	607a      	str	r2, [r7, #4]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->SMPR,
 8007b8c:	68fb      	ldr	r3, [r7, #12]
 8007b8e:	695b      	ldr	r3, [r3, #20]
 8007b90:	68ba      	ldr	r2, [r7, #8]
 8007b92:	0212      	lsls	r2, r2, #8
 8007b94:	43d2      	mvns	r2, r2
 8007b96:	401a      	ands	r2, r3
 8007b98:	68bb      	ldr	r3, [r7, #8]
 8007b9a:	021b      	lsls	r3, r3, #8
 8007b9c:	6879      	ldr	r1, [r7, #4]
 8007b9e:	400b      	ands	r3, r1
 8007ba0:	4904      	ldr	r1, [pc, #16]	; (8007bb4 <LL_ADC_SetChannelSamplingTime+0x34>)
 8007ba2:	400b      	ands	r3, r1
 8007ba4:	431a      	orrs	r2, r3
 8007ba6:	68fb      	ldr	r3, [r7, #12]
 8007ba8:	615a      	str	r2, [r3, #20]
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS),
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS) & (SamplingTimeY & ADC_SAMPLING_TIME_CH_MASK)
            );
}
 8007baa:	46c0      	nop			; (mov r8, r8)
 8007bac:	46bd      	mov	sp, r7
 8007bae:	b004      	add	sp, #16
 8007bb0:	bd80      	pop	{r7, pc}
 8007bb2:	46c0      	nop			; (mov r8, r8)
 8007bb4:	07ffff00 	.word	0x07ffff00

08007bb8 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8007bb8:	b580      	push	{r7, lr}
 8007bba:	b082      	sub	sp, #8
 8007bbc:	af00      	add	r7, sp, #0
 8007bbe:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8007bc0:	687b      	ldr	r3, [r7, #4]
 8007bc2:	689b      	ldr	r3, [r3, #8]
 8007bc4:	4a05      	ldr	r2, [pc, #20]	; (8007bdc <LL_ADC_EnableInternalRegulator+0x24>)
 8007bc6:	4013      	ands	r3, r2
 8007bc8:	2280      	movs	r2, #128	; 0x80
 8007bca:	0552      	lsls	r2, r2, #21
 8007bcc:	431a      	orrs	r2, r3
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8007bd2:	46c0      	nop			; (mov r8, r8)
 8007bd4:	46bd      	mov	sp, r7
 8007bd6:	b002      	add	sp, #8
 8007bd8:	bd80      	pop	{r7, pc}
 8007bda:	46c0      	nop			; (mov r8, r8)
 8007bdc:	6fffffe8 	.word	0x6fffffe8

08007be0 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8007be0:	b580      	push	{r7, lr}
 8007be2:	b082      	sub	sp, #8
 8007be4:	af00      	add	r7, sp, #0
 8007be6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	689a      	ldr	r2, [r3, #8]
 8007bec:	2380      	movs	r3, #128	; 0x80
 8007bee:	055b      	lsls	r3, r3, #21
 8007bf0:	401a      	ands	r2, r3
 8007bf2:	2380      	movs	r3, #128	; 0x80
 8007bf4:	055b      	lsls	r3, r3, #21
 8007bf6:	429a      	cmp	r2, r3
 8007bf8:	d101      	bne.n	8007bfe <LL_ADC_IsInternalRegulatorEnabled+0x1e>
 8007bfa:	2301      	movs	r3, #1
 8007bfc:	e000      	b.n	8007c00 <LL_ADC_IsInternalRegulatorEnabled+0x20>
 8007bfe:	2300      	movs	r3, #0
}
 8007c00:	0018      	movs	r0, r3
 8007c02:	46bd      	mov	sp, r7
 8007c04:	b002      	add	sp, #8
 8007c06:	bd80      	pop	{r7, pc}

08007c08 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8007c08:	b580      	push	{r7, lr}
 8007c0a:	b082      	sub	sp, #8
 8007c0c:	af00      	add	r7, sp, #0
 8007c0e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	689b      	ldr	r3, [r3, #8]
 8007c14:	2201      	movs	r2, #1
 8007c16:	4013      	ands	r3, r2
 8007c18:	2b01      	cmp	r3, #1
 8007c1a:	d101      	bne.n	8007c20 <LL_ADC_IsEnabled+0x18>
 8007c1c:	2301      	movs	r3, #1
 8007c1e:	e000      	b.n	8007c22 <LL_ADC_IsEnabled+0x1a>
 8007c20:	2300      	movs	r3, #0
}
 8007c22:	0018      	movs	r0, r3
 8007c24:	46bd      	mov	sp, r7
 8007c26:	b002      	add	sp, #8
 8007c28:	bd80      	pop	{r7, pc}

08007c2a <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8007c2a:	b580      	push	{r7, lr}
 8007c2c:	b082      	sub	sp, #8
 8007c2e:	af00      	add	r7, sp, #0
 8007c30:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8007c32:	687b      	ldr	r3, [r7, #4]
 8007c34:	689b      	ldr	r3, [r3, #8]
 8007c36:	2204      	movs	r2, #4
 8007c38:	4013      	ands	r3, r2
 8007c3a:	2b04      	cmp	r3, #4
 8007c3c:	d101      	bne.n	8007c42 <LL_ADC_REG_IsConversionOngoing+0x18>
 8007c3e:	2301      	movs	r3, #1
 8007c40:	e000      	b.n	8007c44 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8007c42:	2300      	movs	r3, #0
}
 8007c44:	0018      	movs	r0, r3
 8007c46:	46bd      	mov	sp, r7
 8007c48:	b002      	add	sp, #8
 8007c4a:	bd80      	pop	{r7, pc}

08007c4c <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8007c4c:	b580      	push	{r7, lr}
 8007c4e:	b088      	sub	sp, #32
 8007c50:	af00      	add	r7, sp, #0
 8007c52:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8007c54:	231f      	movs	r3, #31
 8007c56:	18fb      	adds	r3, r7, r3
 8007c58:	2200      	movs	r2, #0
 8007c5a:	701a      	strb	r2, [r3, #0]
  uint32_t tmpCFGR1 = 0UL;
 8007c5c:	2300      	movs	r3, #0
 8007c5e:	61bb      	str	r3, [r7, #24]
  uint32_t tmpCFGR2 = 0UL;
 8007c60:	2300      	movs	r3, #0
 8007c62:	617b      	str	r3, [r7, #20]
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8007c64:	2300      	movs	r3, #0
 8007c66:	60bb      	str	r3, [r7, #8]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	2b00      	cmp	r3, #0
 8007c6c:	d101      	bne.n	8007c72 <HAL_ADC_Init+0x26>
  {
    return HAL_ERROR;
 8007c6e:	2301      	movs	r3, #1
 8007c70:	e1aa      	b.n	8007fc8 <HAL_ADC_Init+0x37c>
  /* continuous mode is disabled.                                             */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));
  
  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if(hadc->State == HAL_ADC_STATE_RESET)
 8007c72:	687b      	ldr	r3, [r7, #4]
 8007c74:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007c76:	2b00      	cmp	r3, #0
 8007c78:	d10a      	bne.n	8007c90 <HAL_ADC_Init+0x44>
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8007c7a:	687b      	ldr	r3, [r7, #4]
 8007c7c:	0018      	movs	r0, r3
 8007c7e:	f7fb fec7 	bl	8003a10 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8007c82:	687b      	ldr	r3, [r7, #4]
 8007c84:	2200      	movs	r2, #0
 8007c86:	65da      	str	r2, [r3, #92]	; 0x5c
    
    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8007c88:	687b      	ldr	r3, [r7, #4]
 8007c8a:	2254      	movs	r2, #84	; 0x54
 8007c8c:	2100      	movs	r1, #0
 8007c8e:	5499      	strb	r1, [r3, r2]
  }
  
  if(LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8007c90:	687b      	ldr	r3, [r7, #4]
 8007c92:	681b      	ldr	r3, [r3, #0]
 8007c94:	0018      	movs	r0, r3
 8007c96:	f7ff ffa3 	bl	8007be0 <LL_ADC_IsInternalRegulatorEnabled>
 8007c9a:	1e03      	subs	r3, r0, #0
 8007c9c:	d114      	bne.n	8007cc8 <HAL_ADC_Init+0x7c>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8007c9e:	687b      	ldr	r3, [r7, #4]
 8007ca0:	681b      	ldr	r3, [r3, #0]
 8007ca2:	0018      	movs	r0, r3
 8007ca4:	f7ff ff88 	bl	8007bb8 <LL_ADC_EnableInternalRegulator>
    /* Delay for ADC stabilization time */
    /* Wait loop initialization and execution */
    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 8007ca8:	4bc9      	ldr	r3, [pc, #804]	; (8007fd0 <HAL_ADC_Init+0x384>)
 8007caa:	681b      	ldr	r3, [r3, #0]
 8007cac:	49c9      	ldr	r1, [pc, #804]	; (8007fd4 <HAL_ADC_Init+0x388>)
 8007cae:	0018      	movs	r0, r3
 8007cb0:	f7f8 fa28 	bl	8000104 <__udivsi3>
 8007cb4:	0003      	movs	r3, r0
 8007cb6:	005b      	lsls	r3, r3, #1
 8007cb8:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0UL)
 8007cba:	e002      	b.n	8007cc2 <HAL_ADC_Init+0x76>
    {
      wait_loop_index--;
 8007cbc:	68bb      	ldr	r3, [r7, #8]
 8007cbe:	3b01      	subs	r3, #1
 8007cc0:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0UL)
 8007cc2:	68bb      	ldr	r3, [r7, #8]
 8007cc4:	2b00      	cmp	r3, #0
 8007cc6:	d1f9      	bne.n	8007cbc <HAL_ADC_Init+0x70>
  }
  
  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if(LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8007cc8:	687b      	ldr	r3, [r7, #4]
 8007cca:	681b      	ldr	r3, [r3, #0]
 8007ccc:	0018      	movs	r0, r3
 8007cce:	f7ff ff87 	bl	8007be0 <LL_ADC_IsInternalRegulatorEnabled>
 8007cd2:	1e03      	subs	r3, r0, #0
 8007cd4:	d10f      	bne.n	8007cf6 <HAL_ADC_Init+0xaa>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8007cd6:	687b      	ldr	r3, [r7, #4]
 8007cd8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007cda:	2210      	movs	r2, #16
 8007cdc:	431a      	orrs	r2, r3
 8007cde:	687b      	ldr	r3, [r7, #4]
 8007ce0:	659a      	str	r2, [r3, #88]	; 0x58
    
    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8007ce2:	687b      	ldr	r3, [r7, #4]
 8007ce4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007ce6:	2201      	movs	r2, #1
 8007ce8:	431a      	orrs	r2, r3
 8007cea:	687b      	ldr	r3, [r7, #4]
 8007cec:	65da      	str	r2, [r3, #92]	; 0x5c
    
    tmp_hal_status = HAL_ERROR;
 8007cee:	231f      	movs	r3, #31
 8007cf0:	18fb      	adds	r3, r7, r3
 8007cf2:	2201      	movs	r2, #1
 8007cf4:	701a      	strb	r2, [r3, #0]
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8007cf6:	687b      	ldr	r3, [r7, #4]
 8007cf8:	681b      	ldr	r3, [r3, #0]
 8007cfa:	0018      	movs	r0, r3
 8007cfc:	f7ff ff95 	bl	8007c2a <LL_ADC_REG_IsConversionOngoing>
 8007d00:	0003      	movs	r3, r0
 8007d02:	60fb      	str	r3, [r7, #12]
  
  if(   ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8007d04:	687b      	ldr	r3, [r7, #4]
 8007d06:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007d08:	2210      	movs	r2, #16
 8007d0a:	4013      	ands	r3, r2
 8007d0c:	d000      	beq.n	8007d10 <HAL_ADC_Init+0xc4>
 8007d0e:	e14e      	b.n	8007fae <HAL_ADC_Init+0x362>
     && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8007d10:	68fb      	ldr	r3, [r7, #12]
 8007d12:	2b00      	cmp	r3, #0
 8007d14:	d000      	beq.n	8007d18 <HAL_ADC_Init+0xcc>
 8007d16:	e14a      	b.n	8007fae <HAL_ADC_Init+0x362>
    )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8007d18:	687b      	ldr	r3, [r7, #4]
 8007d1a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007d1c:	4aae      	ldr	r2, [pc, #696]	; (8007fd8 <HAL_ADC_Init+0x38c>)
 8007d1e:	4013      	ands	r3, r2
 8007d20:	2202      	movs	r2, #2
 8007d22:	431a      	orrs	r2, r3
 8007d24:	687b      	ldr	r3, [r7, #4]
 8007d26:	659a      	str	r2, [r3, #88]	; 0x58
    /*  - Clock configuration                                                 */
    /*  - ADC resolution                                                      */
    /* Note: If low power mode AutoPowerOff is enabled, ADC enable            */
    /*       and disable phases are performed automatically by hardware       */
    /*       (in this case, flag ADC_FLAG_RDY is not set).                    */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8007d28:	687b      	ldr	r3, [r7, #4]
 8007d2a:	681b      	ldr	r3, [r3, #0]
 8007d2c:	0018      	movs	r0, r3
 8007d2e:	f7ff ff6b 	bl	8007c08 <LL_ADC_IsEnabled>
 8007d32:	1e03      	subs	r3, r0, #0
 8007d34:	d137      	bne.n	8007da6 <HAL_ADC_Init+0x15a>
      /* parameters):                                                         */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() )                              */
      
      /* Configuration of ADC resolution                                      */
      MODIFY_REG(hadc->Instance->CFGR1,
 8007d36:	687b      	ldr	r3, [r7, #4]
 8007d38:	681b      	ldr	r3, [r3, #0]
 8007d3a:	68db      	ldr	r3, [r3, #12]
 8007d3c:	2218      	movs	r2, #24
 8007d3e:	4393      	bics	r3, r2
 8007d40:	0019      	movs	r1, r3
 8007d42:	687b      	ldr	r3, [r7, #4]
 8007d44:	689a      	ldr	r2, [r3, #8]
 8007d46:	687b      	ldr	r3, [r7, #4]
 8007d48:	681b      	ldr	r3, [r3, #0]
 8007d4a:	430a      	orrs	r2, r1
 8007d4c:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_RES        ,
                 hadc->Init.Resolution );
      
      /* Configuration of ADC clock mode: clock source AHB or HSI with        */
      /* selectable prescaler.                                                */
      MODIFY_REG(hadc->Instance->CFGR2                       ,
 8007d4e:	687b      	ldr	r3, [r7, #4]
 8007d50:	681b      	ldr	r3, [r3, #0]
 8007d52:	691b      	ldr	r3, [r3, #16]
 8007d54:	009b      	lsls	r3, r3, #2
 8007d56:	0899      	lsrs	r1, r3, #2
 8007d58:	687b      	ldr	r3, [r7, #4]
 8007d5a:	685b      	ldr	r3, [r3, #4]
 8007d5c:	0f9b      	lsrs	r3, r3, #30
 8007d5e:	079a      	lsls	r2, r3, #30
 8007d60:	687b      	ldr	r3, [r7, #4]
 8007d62:	681b      	ldr	r3, [r3, #0]
 8007d64:	430a      	orrs	r2, r1
 8007d66:	611a      	str	r2, [r3, #16]
                 ADC_CFGR2_CKMODE                            ,
                 hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE );
      
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8007d68:	687b      	ldr	r3, [r7, #4]
 8007d6a:	685a      	ldr	r2, [r3, #4]
 8007d6c:	23c0      	movs	r3, #192	; 0xc0
 8007d6e:	061b      	lsls	r3, r3, #24
 8007d70:	429a      	cmp	r2, r3
 8007d72:	d018      	beq.n	8007da6 <HAL_ADC_Init+0x15a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 8007d74:	687b      	ldr	r3, [r7, #4]
 8007d76:	685a      	ldr	r2, [r3, #4]
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8007d78:	2380      	movs	r3, #128	; 0x80
 8007d7a:	05db      	lsls	r3, r3, #23
 8007d7c:	429a      	cmp	r2, r3
 8007d7e:	d012      	beq.n	8007da6 <HAL_ADC_Init+0x15a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV4))
 8007d80:	687b      	ldr	r3, [r7, #4]
 8007d82:	685a      	ldr	r2, [r3, #4]
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 8007d84:	2380      	movs	r3, #128	; 0x80
 8007d86:	061b      	lsls	r3, r3, #24
 8007d88:	429a      	cmp	r2, r3
 8007d8a:	d00c      	beq.n	8007da6 <HAL_ADC_Init+0x15a>
      {
        MODIFY_REG(ADC1_COMMON->CCR                         ,
 8007d8c:	4b93      	ldr	r3, [pc, #588]	; (8007fdc <HAL_ADC_Init+0x390>)
 8007d8e:	681b      	ldr	r3, [r3, #0]
 8007d90:	4a93      	ldr	r2, [pc, #588]	; (8007fe0 <HAL_ADC_Init+0x394>)
 8007d92:	4013      	ands	r3, r2
 8007d94:	0019      	movs	r1, r3
 8007d96:	687b      	ldr	r3, [r7, #4]
 8007d98:	685a      	ldr	r2, [r3, #4]
 8007d9a:	23f0      	movs	r3, #240	; 0xf0
 8007d9c:	039b      	lsls	r3, r3, #14
 8007d9e:	401a      	ands	r2, r3
 8007da0:	4b8e      	ldr	r3, [pc, #568]	; (8007fdc <HAL_ADC_Init+0x390>)
 8007da2:	430a      	orrs	r2, r1
 8007da4:	601a      	str	r2, [r3, #0]
    /*  - external trigger polarity                                           */
    /*  - data alignment                                                      */
    /*  - resolution                                                          */
    /*  - scan direction                                                      */
    /*  - DMA continuous request                                              */
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8007da6:	687b      	ldr	r3, [r7, #4]
 8007da8:	7e1b      	ldrb	r3, [r3, #24]
 8007daa:	039a      	lsls	r2, r3, #14
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	7e5b      	ldrb	r3, [r3, #25]
 8007db0:	03db      	lsls	r3, r3, #15
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8007db2:	431a      	orrs	r2, r3
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8007db4:	687b      	ldr	r3, [r7, #4]
 8007db6:	7e9b      	ldrb	r3, [r3, #26]
 8007db8:	035b      	lsls	r3, r3, #13
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 8007dba:	431a      	orrs	r2, r3
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 8007dbc:	687b      	ldr	r3, [r7, #4]
 8007dbe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007dc0:	2b00      	cmp	r3, #0
 8007dc2:	d002      	beq.n	8007dca <HAL_ADC_Init+0x17e>
 8007dc4:	2380      	movs	r3, #128	; 0x80
 8007dc6:	015b      	lsls	r3, r3, #5
 8007dc8:	e000      	b.n	8007dcc <HAL_ADC_Init+0x180>
 8007dca:	2300      	movs	r3, #0
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8007dcc:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                             |
 8007dce:	687b      	ldr	r3, [r7, #4]
 8007dd0:	68db      	ldr	r3, [r3, #12]
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 8007dd2:	431a      	orrs	r2, r3
                 ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                       |
 8007dd4:	687b      	ldr	r3, [r7, #4]
 8007dd6:	691b      	ldr	r3, [r3, #16]
 8007dd8:	2b00      	cmp	r3, #0
 8007dda:	da04      	bge.n	8007de6 <HAL_ADC_Init+0x19a>
 8007ddc:	687b      	ldr	r3, [r7, #4]
 8007dde:	691b      	ldr	r3, [r3, #16]
 8007de0:	005b      	lsls	r3, r3, #1
 8007de2:	085b      	lsrs	r3, r3, #1
 8007de4:	e001      	b.n	8007dea <HAL_ADC_Init+0x19e>
 8007de6:	2380      	movs	r3, #128	; 0x80
 8007de8:	039b      	lsls	r3, r3, #14
                 hadc->Init.DataAlign                                             |
 8007dea:	431a      	orrs	r2, r3
                 ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests)  );
 8007dec:	687b      	ldr	r3, [r7, #4]
 8007dee:	212c      	movs	r1, #44	; 0x2c
 8007df0:	5c5b      	ldrb	r3, [r3, r1]
 8007df2:	005b      	lsls	r3, r3, #1
                 ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                       |
 8007df4:	4313      	orrs	r3, r2
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8007df6:	69ba      	ldr	r2, [r7, #24]
 8007df8:	4313      	orrs	r3, r2
 8007dfa:	61bb      	str	r3, [r7, #24]
    
    /* Update setting of discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8007dfc:	687b      	ldr	r3, [r7, #4]
 8007dfe:	2220      	movs	r2, #32
 8007e00:	5c9b      	ldrb	r3, [r3, r2]
 8007e02:	2b01      	cmp	r3, #1
 8007e04:	d115      	bne.n	8007e32 <HAL_ADC_Init+0x1e6>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8007e06:	687b      	ldr	r3, [r7, #4]
 8007e08:	7e9b      	ldrb	r3, [r3, #26]
 8007e0a:	2b00      	cmp	r3, #0
 8007e0c:	d105      	bne.n	8007e1a <HAL_ADC_Init+0x1ce>
      {
        /* Enable the selected ADC group regular discontinuous mode */
        tmpCFGR1 |= ADC_CFGR1_DISCEN;
 8007e0e:	69bb      	ldr	r3, [r7, #24]
 8007e10:	2280      	movs	r2, #128	; 0x80
 8007e12:	0252      	lsls	r2, r2, #9
 8007e14:	4313      	orrs	r3, r2
 8007e16:	61bb      	str	r3, [r7, #24]
 8007e18:	e00b      	b.n	8007e32 <HAL_ADC_Init+0x1e6>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8007e1a:	687b      	ldr	r3, [r7, #4]
 8007e1c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007e1e:	2220      	movs	r2, #32
 8007e20:	431a      	orrs	r2, r3
 8007e22:	687b      	ldr	r3, [r7, #4]
 8007e24:	659a      	str	r2, [r3, #88]	; 0x58
        
        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8007e26:	687b      	ldr	r3, [r7, #4]
 8007e28:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007e2a:	2201      	movs	r2, #1
 8007e2c:	431a      	orrs	r2, r3
 8007e2e:	687b      	ldr	r3, [r7, #4]
 8007e30:	65da      	str	r2, [r3, #92]	; 0x5c
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8007e32:	687b      	ldr	r3, [r7, #4]
 8007e34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007e36:	2b00      	cmp	r3, #0
 8007e38:	d00a      	beq.n	8007e50 <HAL_ADC_Init+0x204>
    {
      tmpCFGR1 |= ( (hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8007e3a:	687b      	ldr	r3, [r7, #4]
 8007e3c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007e3e:	23e0      	movs	r3, #224	; 0xe0
 8007e40:	005b      	lsls	r3, r3, #1
 8007e42:	401a      	ands	r2, r3
                     hadc->Init.ExternalTrigConvEdge );
 8007e44:	687b      	ldr	r3, [r7, #4]
 8007e46:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      tmpCFGR1 |= ( (hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8007e48:	4313      	orrs	r3, r2
 8007e4a:	69ba      	ldr	r2, [r7, #24]
 8007e4c:	4313      	orrs	r3, r2
 8007e4e:	61bb      	str	r3, [r7, #24]
    /*  - oversampling enable                                                 */
    /*  - oversampling ratio                                                  */
    /*  - oversampling shift                                                  */
    /*  - oversampling discontinuous mode (triggered mode)                    */
    /*  - trigger frequency mode                                              */
    tmpCFGR2 |= ( hadc->Init.Oversampling.Ratio         |
 8007e50:	687b      	ldr	r3, [r7, #4]
 8007e52:	6c1a      	ldr	r2, [r3, #64]	; 0x40
                  hadc->Init.Oversampling.RightBitShift |
 8007e54:	687b      	ldr	r3, [r7, #4]
 8007e56:	6c5b      	ldr	r3, [r3, #68]	; 0x44
    tmpCFGR2 |= ( hadc->Init.Oversampling.Ratio         |
 8007e58:	431a      	orrs	r2, r3
                  hadc->Init.Oversampling.TriggeredMode |
 8007e5a:	687b      	ldr	r3, [r7, #4]
 8007e5c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
                  hadc->Init.Oversampling.RightBitShift |
 8007e5e:	431a      	orrs	r2, r3
                  hadc->Init.TriggerFrequencyMode
 8007e60:	687b      	ldr	r3, [r7, #4]
 8007e62:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
                  hadc->Init.Oversampling.TriggeredMode |
 8007e64:	4313      	orrs	r3, r2
    tmpCFGR2 |= ( hadc->Init.Oversampling.Ratio         |
 8007e66:	697a      	ldr	r2, [r7, #20]
 8007e68:	4313      	orrs	r3, r2
 8007e6a:	617b      	str	r3, [r7, #20]
                  );
    
    if (hadc->Init.OversamplingMode == ENABLE)
 8007e6c:	687b      	ldr	r3, [r7, #4]
 8007e6e:	223c      	movs	r2, #60	; 0x3c
 8007e70:	5c9b      	ldrb	r3, [r3, r2]
 8007e72:	2b01      	cmp	r3, #1
 8007e74:	d103      	bne.n	8007e7e <HAL_ADC_Init+0x232>
    {
      SET_BIT(tmpCFGR2, ADC_CFGR2_OVSE);
 8007e76:	697b      	ldr	r3, [r7, #20]
 8007e78:	2201      	movs	r2, #1
 8007e7a:	4313      	orrs	r3, r2
 8007e7c:	617b      	str	r3, [r7, #20]
    }
    
    /* Update ADC configuration register with previous settings */
    MODIFY_REG(hadc->Instance->CFGR1,
 8007e7e:	687b      	ldr	r3, [r7, #4]
 8007e80:	681b      	ldr	r3, [r3, #0]
 8007e82:	68db      	ldr	r3, [r3, #12]
 8007e84:	4a57      	ldr	r2, [pc, #348]	; (8007fe4 <HAL_ADC_Init+0x398>)
 8007e86:	4013      	ands	r3, r2
 8007e88:	0019      	movs	r1, r3
 8007e8a:	687b      	ldr	r3, [r7, #4]
 8007e8c:	681b      	ldr	r3, [r3, #0]
 8007e8e:	69ba      	ldr	r2, [r7, #24]
 8007e90:	430a      	orrs	r2, r1
 8007e92:	60da      	str	r2, [r3, #12]
               ADC_CFGR1_ALIGN   |
               ADC_CFGR1_SCANDIR |
               ADC_CFGR1_DMACFG     ,
               tmpCFGR1              );
    
    MODIFY_REG(hadc->Instance->CFGR2,
 8007e94:	687b      	ldr	r3, [r7, #4]
 8007e96:	681b      	ldr	r3, [r3, #0]
 8007e98:	691b      	ldr	r3, [r3, #16]
 8007e9a:	4a53      	ldr	r2, [pc, #332]	; (8007fe8 <HAL_ADC_Init+0x39c>)
 8007e9c:	4013      	ands	r3, r2
 8007e9e:	0019      	movs	r1, r3
 8007ea0:	687b      	ldr	r3, [r7, #4]
 8007ea2:	681b      	ldr	r3, [r3, #0]
 8007ea4:	697a      	ldr	r2, [r7, #20]
 8007ea6:	430a      	orrs	r2, r1
 8007ea8:	611a      	str	r2, [r3, #16]
               ADC_CFGR2_OVSS   |
               ADC_CFGR2_TOVS       ,
               tmpCFGR2              );
    
    /* Channel sampling time configuration */
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1, hadc->Init.SamplingTimeCommon1);
 8007eaa:	687b      	ldr	r3, [r7, #4]
 8007eac:	6818      	ldr	r0, [r3, #0]
 8007eae:	687b      	ldr	r3, [r7, #4]
 8007eb0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007eb2:	001a      	movs	r2, r3
 8007eb4:	2100      	movs	r1, #0
 8007eb6:	f7ff fe02 	bl	8007abe <LL_ADC_SetSamplingTimeCommonChannels>
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_2, hadc->Init.SamplingTimeCommon2);
 8007eba:	687b      	ldr	r3, [r7, #4]
 8007ebc:	6818      	ldr	r0, [r3, #0]
 8007ebe:	687b      	ldr	r3, [r7, #4]
 8007ec0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007ec2:	494a      	ldr	r1, [pc, #296]	; (8007fec <HAL_ADC_Init+0x3a0>)
 8007ec4:	001a      	movs	r2, r3
 8007ec6:	f7ff fdfa 	bl	8007abe <LL_ADC_SetSamplingTimeCommonChannels>
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */
    /*   Channels must be configured into each rank using function            */
    /*   "HAL_ADC_ConfigChannel()".                                           */
    if(hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)
 8007eca:	687b      	ldr	r3, [r7, #4]
 8007ecc:	691b      	ldr	r3, [r3, #16]
 8007ece:	2b00      	cmp	r3, #0
 8007ed0:	d109      	bne.n	8007ee6 <HAL_ADC_Init+0x29a>
    {
      /* Set sequencer scan length by clearing ranks above rank 1             */
      /* and do not modify rank 1 value.                                      */
      SET_BIT(hadc->Instance->CHSELR,
 8007ed2:	687b      	ldr	r3, [r7, #4]
 8007ed4:	681b      	ldr	r3, [r3, #0]
 8007ed6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8007ed8:	687b      	ldr	r3, [r7, #4]
 8007eda:	681b      	ldr	r3, [r3, #0]
 8007edc:	2110      	movs	r1, #16
 8007ede:	4249      	negs	r1, r1
 8007ee0:	430a      	orrs	r2, r1
 8007ee2:	629a      	str	r2, [r3, #40]	; 0x28
 8007ee4:	e03c      	b.n	8007f60 <HAL_ADC_Init+0x314>
              ADC_CHSELR_SQ2_TO_SQ8);
    }
    else if(hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8007ee6:	687b      	ldr	r3, [r7, #4]
 8007ee8:	691a      	ldr	r2, [r3, #16]
 8007eea:	2380      	movs	r3, #128	; 0x80
 8007eec:	039b      	lsls	r3, r3, #14
 8007eee:	429a      	cmp	r2, r3
 8007ef0:	d136      	bne.n	8007f60 <HAL_ADC_Init+0x314>
    {
      /* Count number of ranks available in HAL ADC handle variable */
      uint32_t ADCGroupRegularSequencerRanksCount;
      
      /* Parse all ranks from 1 to 8 */
      for(ADCGroupRegularSequencerRanksCount = 0UL; ADCGroupRegularSequencerRanksCount < (8UL); ADCGroupRegularSequencerRanksCount++)
 8007ef2:	2300      	movs	r3, #0
 8007ef4:	613b      	str	r3, [r7, #16]
 8007ef6:	e00c      	b.n	8007f12 <HAL_ADC_Init+0x2c6>
      {
        /* Check each sequencer rank until value of end of sequence */
        if(((hadc->ADCGroupRegularSequencerRanks >> (ADCGroupRegularSequencerRanksCount * 4UL)) & ADC_CHSELR_SQ1) == ADC_CHSELR_SQ1)
 8007ef8:	687b      	ldr	r3, [r7, #4]
 8007efa:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8007efc:	693b      	ldr	r3, [r7, #16]
 8007efe:	009b      	lsls	r3, r3, #2
 8007f00:	40da      	lsrs	r2, r3
 8007f02:	0013      	movs	r3, r2
 8007f04:	220f      	movs	r2, #15
 8007f06:	4013      	ands	r3, r2
 8007f08:	2b0f      	cmp	r3, #15
 8007f0a:	d006      	beq.n	8007f1a <HAL_ADC_Init+0x2ce>
      for(ADCGroupRegularSequencerRanksCount = 0UL; ADCGroupRegularSequencerRanksCount < (8UL); ADCGroupRegularSequencerRanksCount++)
 8007f0c:	693b      	ldr	r3, [r7, #16]
 8007f0e:	3301      	adds	r3, #1
 8007f10:	613b      	str	r3, [r7, #16]
 8007f12:	693b      	ldr	r3, [r7, #16]
 8007f14:	2b07      	cmp	r3, #7
 8007f16:	d9ef      	bls.n	8007ef8 <HAL_ADC_Init+0x2ac>
 8007f18:	e000      	b.n	8007f1c <HAL_ADC_Init+0x2d0>
        {
          break;
 8007f1a:	46c0      	nop			; (mov r8, r8)
        }
      }
      
      if(ADCGroupRegularSequencerRanksCount == 1UL)
 8007f1c:	693b      	ldr	r3, [r7, #16]
 8007f1e:	2b01      	cmp	r3, #1
 8007f20:	d109      	bne.n	8007f36 <HAL_ADC_Init+0x2ea>
      {
        /* Set ADC group regular sequencer:                                   */
        /* Set sequencer scan length by clearing ranks above rank 1           */
        /* and do not modify rank 1 value.                                    */
        SET_BIT(hadc->Instance->CHSELR,
 8007f22:	687b      	ldr	r3, [r7, #4]
 8007f24:	681b      	ldr	r3, [r3, #0]
 8007f26:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8007f28:	687b      	ldr	r3, [r7, #4]
 8007f2a:	681b      	ldr	r3, [r3, #0]
 8007f2c:	2110      	movs	r1, #16
 8007f2e:	4249      	negs	r1, r1
 8007f30:	430a      	orrs	r2, r1
 8007f32:	629a      	str	r2, [r3, #40]	; 0x28
 8007f34:	e014      	b.n	8007f60 <HAL_ADC_Init+0x314>
        /*          therefore afer the first call of "HAL_ADC_Init()",        */
        /*          each rank corresponding to parameter "NbrOfConversion"    */
        /*          must be set using "HAL_ADC_ConfigChannel()".              */
        /*  - Set sequencer scan length by clearing ranks above maximum rank  */
        /*    and do not modify other ranks value.                            */
        MODIFY_REG(hadc->Instance->CHSELR,
 8007f36:	687b      	ldr	r3, [r7, #4]
 8007f38:	681b      	ldr	r3, [r3, #0]
 8007f3a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007f3c:	687b      	ldr	r3, [r7, #4]
 8007f3e:	69db      	ldr	r3, [r3, #28]
 8007f40:	4a2b      	ldr	r2, [pc, #172]	; (8007ff0 <HAL_ADC_Init+0x3a4>)
 8007f42:	4694      	mov	ip, r2
 8007f44:	4463      	add	r3, ip
 8007f46:	009b      	lsls	r3, r3, #2
 8007f48:	221c      	movs	r2, #28
 8007f4a:	4013      	ands	r3, r2
 8007f4c:	2210      	movs	r2, #16
 8007f4e:	4252      	negs	r2, r2
 8007f50:	409a      	lsls	r2, r3
 8007f52:	0011      	movs	r1, r2
 8007f54:	687b      	ldr	r3, [r7, #4]
 8007f56:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8007f58:	687b      	ldr	r3, [r7, #4]
 8007f5a:	681b      	ldr	r3, [r3, #0]
 8007f5c:	430a      	orrs	r2, r1
 8007f5e:	629a      	str	r2, [r3, #40]	; 0x28
    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core peripheral clocking.        */
    /* Check through register CFGR1 (excluding analog watchdog configuration: */
    /* set into separate dedicated function, and bits of ADC resolution set   */
    /* out of temporary variable 'tmpCFGR1').                                 */
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWD1CH | ADC_CFGR1_AWD1EN | ADC_CFGR1_AWD1SGL | ADC_CFGR1_RES))
 8007f60:	687b      	ldr	r3, [r7, #4]
 8007f62:	681b      	ldr	r3, [r3, #0]
 8007f64:	68db      	ldr	r3, [r3, #12]
 8007f66:	4a23      	ldr	r2, [pc, #140]	; (8007ff4 <HAL_ADC_Init+0x3a8>)
 8007f68:	4013      	ands	r3, r2
 8007f6a:	69ba      	ldr	r2, [r7, #24]
 8007f6c:	429a      	cmp	r2, r3
 8007f6e:	d10b      	bne.n	8007f88 <HAL_ADC_Init+0x33c>
         == tmpCFGR1)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8007f70:	687b      	ldr	r3, [r7, #4]
 8007f72:	2200      	movs	r2, #0
 8007f74:	65da      	str	r2, [r3, #92]	; 0x5c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8007f76:	687b      	ldr	r3, [r7, #4]
 8007f78:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007f7a:	2203      	movs	r2, #3
 8007f7c:	4393      	bics	r3, r2
 8007f7e:	2201      	movs	r2, #1
 8007f80:	431a      	orrs	r2, r3
 8007f82:	687b      	ldr	r3, [r7, #4]
 8007f84:	659a      	str	r2, [r3, #88]	; 0x58
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWD1CH | ADC_CFGR1_AWD1EN | ADC_CFGR1_AWD1SGL | ADC_CFGR1_RES))
 8007f86:	e01c      	b.n	8007fc2 <HAL_ADC_Init+0x376>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8007f88:	687b      	ldr	r3, [r7, #4]
 8007f8a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007f8c:	2212      	movs	r2, #18
 8007f8e:	4393      	bics	r3, r2
 8007f90:	2210      	movs	r2, #16
 8007f92:	431a      	orrs	r2, r3
 8007f94:	687b      	ldr	r3, [r7, #4]
 8007f96:	659a      	str	r2, [r3, #88]	; 0x58
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8007f98:	687b      	ldr	r3, [r7, #4]
 8007f9a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007f9c:	2201      	movs	r2, #1
 8007f9e:	431a      	orrs	r2, r3
 8007fa0:	687b      	ldr	r3, [r7, #4]
 8007fa2:	65da      	str	r2, [r3, #92]	; 0x5c
      
      tmp_hal_status = HAL_ERROR;
 8007fa4:	231f      	movs	r3, #31
 8007fa6:	18fb      	adds	r3, r7, r3
 8007fa8:	2201      	movs	r2, #1
 8007faa:	701a      	strb	r2, [r3, #0]
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWD1CH | ADC_CFGR1_AWD1EN | ADC_CFGR1_AWD1SGL | ADC_CFGR1_RES))
 8007fac:	e009      	b.n	8007fc2 <HAL_ADC_Init+0x376>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8007fae:	687b      	ldr	r3, [r7, #4]
 8007fb0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007fb2:	2210      	movs	r2, #16
 8007fb4:	431a      	orrs	r2, r3
 8007fb6:	687b      	ldr	r3, [r7, #4]
 8007fb8:	659a      	str	r2, [r3, #88]	; 0x58
    
    tmp_hal_status = HAL_ERROR;
 8007fba:	231f      	movs	r3, #31
 8007fbc:	18fb      	adds	r3, r7, r3
 8007fbe:	2201      	movs	r2, #1
 8007fc0:	701a      	strb	r2, [r3, #0]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8007fc2:	231f      	movs	r3, #31
 8007fc4:	18fb      	adds	r3, r7, r3
 8007fc6:	781b      	ldrb	r3, [r3, #0]
}
 8007fc8:	0018      	movs	r0, r3
 8007fca:	46bd      	mov	sp, r7
 8007fcc:	b008      	add	sp, #32
 8007fce:	bd80      	pop	{r7, pc}
 8007fd0:	20000000 	.word	0x20000000
 8007fd4:	00030d40 	.word	0x00030d40
 8007fd8:	fffffefd 	.word	0xfffffefd
 8007fdc:	40012708 	.word	0x40012708
 8007fe0:	ffc3ffff 	.word	0xffc3ffff
 8007fe4:	fffe0219 	.word	0xfffe0219
 8007fe8:	dffffc02 	.word	0xdffffc02
 8007fec:	07ffff04 	.word	0x07ffff04
 8007ff0:	3fffffff 	.word	0x3fffffff
 8007ff4:	833fffe7 	.word	0x833fffe7

08007ff8 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8007ff8:	b580      	push	{r7, lr}
 8007ffa:	b086      	sub	sp, #24
 8007ffc:	af00      	add	r7, sp, #0
 8007ffe:	6078      	str	r0, [r7, #4]
 8008000:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8008002:	2317      	movs	r3, #23
 8008004:	18fb      	adds	r3, r7, r3
 8008006:	2200      	movs	r2, #0
 8008008:	701a      	strb	r2, [r3, #0]
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 800800a:	2300      	movs	r3, #0
 800800c:	60fb      	str	r3, [r7, #12]
    
    assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800800e:	687b      	ldr	r3, [r7, #4]
 8008010:	2254      	movs	r2, #84	; 0x54
 8008012:	5c9b      	ldrb	r3, [r3, r2]
 8008014:	2b01      	cmp	r3, #1
 8008016:	d101      	bne.n	800801c <HAL_ADC_ConfigChannel+0x24>
 8008018:	2302      	movs	r3, #2
 800801a:	e1bc      	b.n	8008396 <HAL_ADC_ConfigChannel+0x39e>
 800801c:	687b      	ldr	r3, [r7, #4]
 800801e:	2254      	movs	r2, #84	; 0x54
 8008020:	2101      	movs	r1, #1
 8008022:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8008024:	687b      	ldr	r3, [r7, #4]
 8008026:	681b      	ldr	r3, [r3, #0]
 8008028:	0018      	movs	r0, r3
 800802a:	f7ff fdfe 	bl	8007c2a <LL_ADC_REG_IsConversionOngoing>
 800802e:	1e03      	subs	r3, r0, #0
 8008030:	d000      	beq.n	8008034 <HAL_ADC_ConfigChannel+0x3c>
 8008032:	e19f      	b.n	8008374 <HAL_ADC_ConfigChannel+0x37c>
    /* If sequencer set to not fully configurable with channel rank set to    */
    /* none, remove the channel from the sequencer.                           */
    /* Otherwise (sequencer set to fully configurable or to to not fully      */
    /* configurable with channel rank to be set), configure the selected      */
    /* channel.                                                               */
    if(sConfig->Rank != ADC_RANK_NONE)
 8008034:	683b      	ldr	r3, [r7, #0]
 8008036:	685b      	ldr	r3, [r3, #4]
 8008038:	2b02      	cmp	r3, #2
 800803a:	d100      	bne.n	800803e <HAL_ADC_ConfigChannel+0x46>
 800803c:	e13e      	b.n	80082bc <HAL_ADC_ConfigChannel+0x2c4>
      /* Note: ADC channel configuration requires few ADC clock cycles        */
      /*       to be ready. Processing of ADC settings in this function       */
      /*       induce that a specific wait time is not necessary.             */
      /*       For more details on ADC channel configuration ready,           */
      /*       refer to function "LL_ADC_IsActiveFlag_CCRDY()".               */
      if((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)         ||
 800803e:	687b      	ldr	r3, [r7, #4]
 8008040:	691a      	ldr	r2, [r3, #16]
 8008042:	2380      	movs	r3, #128	; 0x80
 8008044:	061b      	lsls	r3, r3, #24
 8008046:	429a      	cmp	r2, r3
 8008048:	d004      	beq.n	8008054 <HAL_ADC_ConfigChannel+0x5c>
         (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD)  )
 800804a:	687b      	ldr	r3, [r7, #4]
 800804c:	691b      	ldr	r3, [r3, #16]
      if((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)         ||
 800804e:	4abf      	ldr	r2, [pc, #764]	; (800834c <HAL_ADC_ConfigChannel+0x354>)
 8008050:	4293      	cmp	r3, r2
 8008052:	d108      	bne.n	8008066 <HAL_ADC_ConfigChannel+0x6e>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Set the channel by enabling the corresponding bitfield.            */
        LL_ADC_REG_SetSequencerChAdd(hadc->Instance, sConfig->Channel);
 8008054:	687b      	ldr	r3, [r7, #4]
 8008056:	681a      	ldr	r2, [r3, #0]
 8008058:	683b      	ldr	r3, [r7, #0]
 800805a:	681b      	ldr	r3, [r3, #0]
 800805c:	0019      	movs	r1, r3
 800805e:	0010      	movs	r0, r2
 8008060:	f7ff fd6a 	bl	8007b38 <LL_ADC_REG_SetSequencerChAdd>
 8008064:	e0c9      	b.n	80081fa <HAL_ADC_ConfigChannel+0x202>
      {
        /* Sequencer set to fully configurable:                               */
        /* Set the channel by entering it into the selected rank.             */
        
        /* Memorize the channel set into variable in HAL ADC handle */
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 8008066:	687b      	ldr	r3, [r7, #4]
 8008068:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800806a:	683b      	ldr	r3, [r7, #0]
 800806c:	685b      	ldr	r3, [r3, #4]
 800806e:	211f      	movs	r1, #31
 8008070:	400b      	ands	r3, r1
 8008072:	210f      	movs	r1, #15
 8008074:	4099      	lsls	r1, r3
 8008076:	000b      	movs	r3, r1
 8008078:	43db      	mvns	r3, r3
 800807a:	4013      	ands	r3, r2
 800807c:	0019      	movs	r1, r3
 800807e:	683b      	ldr	r3, [r7, #0]
 8008080:	681b      	ldr	r3, [r3, #0]
 8008082:	035b      	lsls	r3, r3, #13
 8008084:	0b5b      	lsrs	r3, r3, #13
 8008086:	d105      	bne.n	8008094 <HAL_ADC_ConfigChannel+0x9c>
 8008088:	683b      	ldr	r3, [r7, #0]
 800808a:	681b      	ldr	r3, [r3, #0]
 800808c:	0e9b      	lsrs	r3, r3, #26
 800808e:	221f      	movs	r2, #31
 8008090:	4013      	ands	r3, r2
 8008092:	e098      	b.n	80081c6 <HAL_ADC_ConfigChannel+0x1ce>
 8008094:	683b      	ldr	r3, [r7, #0]
 8008096:	681b      	ldr	r3, [r3, #0]
 8008098:	2201      	movs	r2, #1
 800809a:	4013      	ands	r3, r2
 800809c:	d000      	beq.n	80080a0 <HAL_ADC_ConfigChannel+0xa8>
 800809e:	e091      	b.n	80081c4 <HAL_ADC_ConfigChannel+0x1cc>
 80080a0:	683b      	ldr	r3, [r7, #0]
 80080a2:	681b      	ldr	r3, [r3, #0]
 80080a4:	2202      	movs	r2, #2
 80080a6:	4013      	ands	r3, r2
 80080a8:	d000      	beq.n	80080ac <HAL_ADC_ConfigChannel+0xb4>
 80080aa:	e089      	b.n	80081c0 <HAL_ADC_ConfigChannel+0x1c8>
 80080ac:	683b      	ldr	r3, [r7, #0]
 80080ae:	681b      	ldr	r3, [r3, #0]
 80080b0:	2204      	movs	r2, #4
 80080b2:	4013      	ands	r3, r2
 80080b4:	d000      	beq.n	80080b8 <HAL_ADC_ConfigChannel+0xc0>
 80080b6:	e081      	b.n	80081bc <HAL_ADC_ConfigChannel+0x1c4>
 80080b8:	683b      	ldr	r3, [r7, #0]
 80080ba:	681b      	ldr	r3, [r3, #0]
 80080bc:	2208      	movs	r2, #8
 80080be:	4013      	ands	r3, r2
 80080c0:	d000      	beq.n	80080c4 <HAL_ADC_ConfigChannel+0xcc>
 80080c2:	e079      	b.n	80081b8 <HAL_ADC_ConfigChannel+0x1c0>
 80080c4:	683b      	ldr	r3, [r7, #0]
 80080c6:	681b      	ldr	r3, [r3, #0]
 80080c8:	2210      	movs	r2, #16
 80080ca:	4013      	ands	r3, r2
 80080cc:	d000      	beq.n	80080d0 <HAL_ADC_ConfigChannel+0xd8>
 80080ce:	e071      	b.n	80081b4 <HAL_ADC_ConfigChannel+0x1bc>
 80080d0:	683b      	ldr	r3, [r7, #0]
 80080d2:	681b      	ldr	r3, [r3, #0]
 80080d4:	2220      	movs	r2, #32
 80080d6:	4013      	ands	r3, r2
 80080d8:	d000      	beq.n	80080dc <HAL_ADC_ConfigChannel+0xe4>
 80080da:	e069      	b.n	80081b0 <HAL_ADC_ConfigChannel+0x1b8>
 80080dc:	683b      	ldr	r3, [r7, #0]
 80080de:	681b      	ldr	r3, [r3, #0]
 80080e0:	2240      	movs	r2, #64	; 0x40
 80080e2:	4013      	ands	r3, r2
 80080e4:	d000      	beq.n	80080e8 <HAL_ADC_ConfigChannel+0xf0>
 80080e6:	e061      	b.n	80081ac <HAL_ADC_ConfigChannel+0x1b4>
 80080e8:	683b      	ldr	r3, [r7, #0]
 80080ea:	681b      	ldr	r3, [r3, #0]
 80080ec:	2280      	movs	r2, #128	; 0x80
 80080ee:	4013      	ands	r3, r2
 80080f0:	d000      	beq.n	80080f4 <HAL_ADC_ConfigChannel+0xfc>
 80080f2:	e059      	b.n	80081a8 <HAL_ADC_ConfigChannel+0x1b0>
 80080f4:	683b      	ldr	r3, [r7, #0]
 80080f6:	681a      	ldr	r2, [r3, #0]
 80080f8:	2380      	movs	r3, #128	; 0x80
 80080fa:	005b      	lsls	r3, r3, #1
 80080fc:	4013      	ands	r3, r2
 80080fe:	d151      	bne.n	80081a4 <HAL_ADC_ConfigChannel+0x1ac>
 8008100:	683b      	ldr	r3, [r7, #0]
 8008102:	681a      	ldr	r2, [r3, #0]
 8008104:	2380      	movs	r3, #128	; 0x80
 8008106:	009b      	lsls	r3, r3, #2
 8008108:	4013      	ands	r3, r2
 800810a:	d149      	bne.n	80081a0 <HAL_ADC_ConfigChannel+0x1a8>
 800810c:	683b      	ldr	r3, [r7, #0]
 800810e:	681a      	ldr	r2, [r3, #0]
 8008110:	2380      	movs	r3, #128	; 0x80
 8008112:	00db      	lsls	r3, r3, #3
 8008114:	4013      	ands	r3, r2
 8008116:	d141      	bne.n	800819c <HAL_ADC_ConfigChannel+0x1a4>
 8008118:	683b      	ldr	r3, [r7, #0]
 800811a:	681a      	ldr	r2, [r3, #0]
 800811c:	2380      	movs	r3, #128	; 0x80
 800811e:	011b      	lsls	r3, r3, #4
 8008120:	4013      	ands	r3, r2
 8008122:	d139      	bne.n	8008198 <HAL_ADC_ConfigChannel+0x1a0>
 8008124:	683b      	ldr	r3, [r7, #0]
 8008126:	681a      	ldr	r2, [r3, #0]
 8008128:	2380      	movs	r3, #128	; 0x80
 800812a:	015b      	lsls	r3, r3, #5
 800812c:	4013      	ands	r3, r2
 800812e:	d131      	bne.n	8008194 <HAL_ADC_ConfigChannel+0x19c>
 8008130:	683b      	ldr	r3, [r7, #0]
 8008132:	681a      	ldr	r2, [r3, #0]
 8008134:	2380      	movs	r3, #128	; 0x80
 8008136:	019b      	lsls	r3, r3, #6
 8008138:	4013      	ands	r3, r2
 800813a:	d129      	bne.n	8008190 <HAL_ADC_ConfigChannel+0x198>
 800813c:	683b      	ldr	r3, [r7, #0]
 800813e:	681a      	ldr	r2, [r3, #0]
 8008140:	2380      	movs	r3, #128	; 0x80
 8008142:	01db      	lsls	r3, r3, #7
 8008144:	4013      	ands	r3, r2
 8008146:	d121      	bne.n	800818c <HAL_ADC_ConfigChannel+0x194>
 8008148:	683b      	ldr	r3, [r7, #0]
 800814a:	681a      	ldr	r2, [r3, #0]
 800814c:	2380      	movs	r3, #128	; 0x80
 800814e:	021b      	lsls	r3, r3, #8
 8008150:	4013      	ands	r3, r2
 8008152:	d119      	bne.n	8008188 <HAL_ADC_ConfigChannel+0x190>
 8008154:	683b      	ldr	r3, [r7, #0]
 8008156:	681a      	ldr	r2, [r3, #0]
 8008158:	2380      	movs	r3, #128	; 0x80
 800815a:	025b      	lsls	r3, r3, #9
 800815c:	4013      	ands	r3, r2
 800815e:	d111      	bne.n	8008184 <HAL_ADC_ConfigChannel+0x18c>
 8008160:	683b      	ldr	r3, [r7, #0]
 8008162:	681a      	ldr	r2, [r3, #0]
 8008164:	2380      	movs	r3, #128	; 0x80
 8008166:	029b      	lsls	r3, r3, #10
 8008168:	4013      	ands	r3, r2
 800816a:	d109      	bne.n	8008180 <HAL_ADC_ConfigChannel+0x188>
 800816c:	683b      	ldr	r3, [r7, #0]
 800816e:	681a      	ldr	r2, [r3, #0]
 8008170:	2380      	movs	r3, #128	; 0x80
 8008172:	02db      	lsls	r3, r3, #11
 8008174:	4013      	ands	r3, r2
 8008176:	d001      	beq.n	800817c <HAL_ADC_ConfigChannel+0x184>
 8008178:	2312      	movs	r3, #18
 800817a:	e024      	b.n	80081c6 <HAL_ADC_ConfigChannel+0x1ce>
 800817c:	2300      	movs	r3, #0
 800817e:	e022      	b.n	80081c6 <HAL_ADC_ConfigChannel+0x1ce>
 8008180:	2311      	movs	r3, #17
 8008182:	e020      	b.n	80081c6 <HAL_ADC_ConfigChannel+0x1ce>
 8008184:	2310      	movs	r3, #16
 8008186:	e01e      	b.n	80081c6 <HAL_ADC_ConfigChannel+0x1ce>
 8008188:	230f      	movs	r3, #15
 800818a:	e01c      	b.n	80081c6 <HAL_ADC_ConfigChannel+0x1ce>
 800818c:	230e      	movs	r3, #14
 800818e:	e01a      	b.n	80081c6 <HAL_ADC_ConfigChannel+0x1ce>
 8008190:	230d      	movs	r3, #13
 8008192:	e018      	b.n	80081c6 <HAL_ADC_ConfigChannel+0x1ce>
 8008194:	230c      	movs	r3, #12
 8008196:	e016      	b.n	80081c6 <HAL_ADC_ConfigChannel+0x1ce>
 8008198:	230b      	movs	r3, #11
 800819a:	e014      	b.n	80081c6 <HAL_ADC_ConfigChannel+0x1ce>
 800819c:	230a      	movs	r3, #10
 800819e:	e012      	b.n	80081c6 <HAL_ADC_ConfigChannel+0x1ce>
 80081a0:	2309      	movs	r3, #9
 80081a2:	e010      	b.n	80081c6 <HAL_ADC_ConfigChannel+0x1ce>
 80081a4:	2308      	movs	r3, #8
 80081a6:	e00e      	b.n	80081c6 <HAL_ADC_ConfigChannel+0x1ce>
 80081a8:	2307      	movs	r3, #7
 80081aa:	e00c      	b.n	80081c6 <HAL_ADC_ConfigChannel+0x1ce>
 80081ac:	2306      	movs	r3, #6
 80081ae:	e00a      	b.n	80081c6 <HAL_ADC_ConfigChannel+0x1ce>
 80081b0:	2305      	movs	r3, #5
 80081b2:	e008      	b.n	80081c6 <HAL_ADC_ConfigChannel+0x1ce>
 80081b4:	2304      	movs	r3, #4
 80081b6:	e006      	b.n	80081c6 <HAL_ADC_ConfigChannel+0x1ce>
 80081b8:	2303      	movs	r3, #3
 80081ba:	e004      	b.n	80081c6 <HAL_ADC_ConfigChannel+0x1ce>
 80081bc:	2302      	movs	r3, #2
 80081be:	e002      	b.n	80081c6 <HAL_ADC_ConfigChannel+0x1ce>
 80081c0:	2301      	movs	r3, #1
 80081c2:	e000      	b.n	80081c6 <HAL_ADC_ConfigChannel+0x1ce>
 80081c4:	2300      	movs	r3, #0
 80081c6:	683a      	ldr	r2, [r7, #0]
 80081c8:	6852      	ldr	r2, [r2, #4]
 80081ca:	201f      	movs	r0, #31
 80081cc:	4002      	ands	r2, r0
 80081ce:	4093      	lsls	r3, r2
 80081d0:	000a      	movs	r2, r1
 80081d2:	431a      	orrs	r2, r3
 80081d4:	687b      	ldr	r3, [r7, #4]
 80081d6:	661a      	str	r2, [r3, #96]	; 0x60
        
        /* If the selected rank is below ADC group regular sequencer length,  */
        /* apply the configuration in ADC register.                           */
        /* Note: Otherwise, configuration is not applied.                     */
        /*       To apply it, parameter'NbrOfConversion' must be increased.   */        
        if(((sConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 80081d8:	683b      	ldr	r3, [r7, #0]
 80081da:	685b      	ldr	r3, [r3, #4]
 80081dc:	089b      	lsrs	r3, r3, #2
 80081de:	1c5a      	adds	r2, r3, #1
 80081e0:	687b      	ldr	r3, [r7, #4]
 80081e2:	69db      	ldr	r3, [r3, #28]
 80081e4:	429a      	cmp	r2, r3
 80081e6:	d808      	bhi.n	80081fa <HAL_ADC_ConfigChannel+0x202>
        {
          LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 80081e8:	687b      	ldr	r3, [r7, #4]
 80081ea:	6818      	ldr	r0, [r3, #0]
 80081ec:	683b      	ldr	r3, [r7, #0]
 80081ee:	6859      	ldr	r1, [r3, #4]
 80081f0:	683b      	ldr	r3, [r7, #0]
 80081f2:	681b      	ldr	r3, [r3, #0]
 80081f4:	001a      	movs	r2, r3
 80081f6:	f7ff fc7f 	bl	8007af8 <LL_ADC_REG_SetSequencerRanks>
        }
      }
      
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 80081fa:	687b      	ldr	r3, [r7, #4]
 80081fc:	6818      	ldr	r0, [r3, #0]
 80081fe:	683b      	ldr	r3, [r7, #0]
 8008200:	6819      	ldr	r1, [r3, #0]
 8008202:	683b      	ldr	r3, [r7, #0]
 8008204:	689b      	ldr	r3, [r3, #8]
 8008206:	001a      	movs	r2, r3
 8008208:	f7ff fcba 	bl	8007b80 <LL_ADC_SetChannelSamplingTime>
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if(__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 800820c:	683b      	ldr	r3, [r7, #0]
 800820e:	681b      	ldr	r3, [r3, #0]
 8008210:	2b00      	cmp	r3, #0
 8008212:	db00      	blt.n	8008216 <HAL_ADC_ConfigChannel+0x21e>
 8008214:	e0b8      	b.n	8008388 <HAL_ADC_ConfigChannel+0x390>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8008216:	4b4e      	ldr	r3, [pc, #312]	; (8008350 <HAL_ADC_ConfigChannel+0x358>)
 8008218:	0018      	movs	r0, r3
 800821a:	f7ff fc43 	bl	8007aa4 <LL_ADC_GetCommonPathInternalCh>
 800821e:	0003      	movs	r3, r0
 8008220:	613b      	str	r3, [r7, #16]
        
        /* If the requested internal measurement path has already been enabled,   */
        /* bypass the configuration processing.                                   */
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8008222:	683b      	ldr	r3, [r7, #0]
 8008224:	681b      	ldr	r3, [r3, #0]
 8008226:	4a4b      	ldr	r2, [pc, #300]	; (8008354 <HAL_ADC_ConfigChannel+0x35c>)
 8008228:	4293      	cmp	r3, r2
 800822a:	d11d      	bne.n	8008268 <HAL_ADC_ConfigChannel+0x270>
 800822c:	693a      	ldr	r2, [r7, #16]
 800822e:	2380      	movs	r3, #128	; 0x80
 8008230:	041b      	lsls	r3, r3, #16
 8008232:	4013      	ands	r3, r2
 8008234:	d118      	bne.n	8008268 <HAL_ADC_ConfigChannel+0x270>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 8008236:	693b      	ldr	r3, [r7, #16]
 8008238:	2280      	movs	r2, #128	; 0x80
 800823a:	0412      	lsls	r2, r2, #16
 800823c:	4313      	orrs	r3, r2
 800823e:	4a44      	ldr	r2, [pc, #272]	; (8008350 <HAL_ADC_ConfigChannel+0x358>)
 8008240:	0019      	movs	r1, r3
 8008242:	0010      	movs	r0, r2
 8008244:	f7ff fc1a 	bl	8007a7c <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 8008248:	4b43      	ldr	r3, [pc, #268]	; (8008358 <HAL_ADC_ConfigChannel+0x360>)
 800824a:	681b      	ldr	r3, [r3, #0]
 800824c:	4943      	ldr	r1, [pc, #268]	; (800835c <HAL_ADC_ConfigChannel+0x364>)
 800824e:	0018      	movs	r0, r3
 8008250:	f7f7 ff58 	bl	8000104 <__udivsi3>
 8008254:	0003      	movs	r3, r0
 8008256:	60fb      	str	r3, [r7, #12]
          while(wait_loop_index != 0UL)
 8008258:	e002      	b.n	8008260 <HAL_ADC_ConfigChannel+0x268>
          {
            wait_loop_index--;
 800825a:	68fb      	ldr	r3, [r7, #12]
 800825c:	3b01      	subs	r3, #1
 800825e:	60fb      	str	r3, [r7, #12]
          while(wait_loop_index != 0UL)
 8008260:	68fb      	ldr	r3, [r7, #12]
 8008262:	2b00      	cmp	r3, #0
 8008264:	d1f9      	bne.n	800825a <HAL_ADC_ConfigChannel+0x262>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8008266:	e08f      	b.n	8008388 <HAL_ADC_ConfigChannel+0x390>
          }
        }
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8008268:	683b      	ldr	r3, [r7, #0]
 800826a:	681b      	ldr	r3, [r3, #0]
 800826c:	4a3c      	ldr	r2, [pc, #240]	; (8008360 <HAL_ADC_ConfigChannel+0x368>)
 800826e:	4293      	cmp	r3, r2
 8008270:	d10e      	bne.n	8008290 <HAL_ADC_ConfigChannel+0x298>
 8008272:	693a      	ldr	r2, [r7, #16]
 8008274:	2380      	movs	r3, #128	; 0x80
 8008276:	045b      	lsls	r3, r3, #17
 8008278:	4013      	ands	r3, r2
 800827a:	d109      	bne.n	8008290 <HAL_ADC_ConfigChannel+0x298>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 800827c:	693b      	ldr	r3, [r7, #16]
 800827e:	2280      	movs	r2, #128	; 0x80
 8008280:	0452      	lsls	r2, r2, #17
 8008282:	4313      	orrs	r3, r2
 8008284:	4a32      	ldr	r2, [pc, #200]	; (8008350 <HAL_ADC_ConfigChannel+0x358>)
 8008286:	0019      	movs	r1, r3
 8008288:	0010      	movs	r0, r2
 800828a:	f7ff fbf7 	bl	8007a7c <LL_ADC_SetCommonPathInternalCh>
 800828e:	e07b      	b.n	8008388 <HAL_ADC_ConfigChannel+0x390>
        }
        else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8008290:	683b      	ldr	r3, [r7, #0]
 8008292:	681b      	ldr	r3, [r3, #0]
 8008294:	4a33      	ldr	r2, [pc, #204]	; (8008364 <HAL_ADC_ConfigChannel+0x36c>)
 8008296:	4293      	cmp	r3, r2
 8008298:	d000      	beq.n	800829c <HAL_ADC_ConfigChannel+0x2a4>
 800829a:	e075      	b.n	8008388 <HAL_ADC_ConfigChannel+0x390>
 800829c:	693a      	ldr	r2, [r7, #16]
 800829e:	2380      	movs	r3, #128	; 0x80
 80082a0:	03db      	lsls	r3, r3, #15
 80082a2:	4013      	ands	r3, r2
 80082a4:	d000      	beq.n	80082a8 <HAL_ADC_ConfigChannel+0x2b0>
 80082a6:	e06f      	b.n	8008388 <HAL_ADC_ConfigChannel+0x390>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 80082a8:	693b      	ldr	r3, [r7, #16]
 80082aa:	2280      	movs	r2, #128	; 0x80
 80082ac:	03d2      	lsls	r2, r2, #15
 80082ae:	4313      	orrs	r3, r2
 80082b0:	4a27      	ldr	r2, [pc, #156]	; (8008350 <HAL_ADC_ConfigChannel+0x358>)
 80082b2:	0019      	movs	r1, r3
 80082b4:	0010      	movs	r0, r2
 80082b6:	f7ff fbe1 	bl	8007a7c <LL_ADC_SetCommonPathInternalCh>
 80082ba:	e065      	b.n	8008388 <HAL_ADC_ConfigChannel+0x390>
      /* Regular sequencer configuration */
      /* Note: Case of sequencer set to fully configurable:                   */
      /*       Sequencer rank cannot be disabled, only affected to            */
      /*       another channel.                                               */
      /*       To remove a rank, use parameter 'NbrOfConversion".             */
      if((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)         ||
 80082bc:	687b      	ldr	r3, [r7, #4]
 80082be:	691a      	ldr	r2, [r3, #16]
 80082c0:	2380      	movs	r3, #128	; 0x80
 80082c2:	061b      	lsls	r3, r3, #24
 80082c4:	429a      	cmp	r2, r3
 80082c6:	d004      	beq.n	80082d2 <HAL_ADC_ConfigChannel+0x2da>
         (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD)  )
 80082c8:	687b      	ldr	r3, [r7, #4]
 80082ca:	691b      	ldr	r3, [r3, #16]
      if((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)         ||
 80082cc:	4a1f      	ldr	r2, [pc, #124]	; (800834c <HAL_ADC_ConfigChannel+0x354>)
 80082ce:	4293      	cmp	r3, r2
 80082d0:	d107      	bne.n	80082e2 <HAL_ADC_ConfigChannel+0x2ea>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Reset the channel by disabling the corresponding bitfield.         */
        LL_ADC_REG_SetSequencerChRem(hadc->Instance, sConfig->Channel);
 80082d2:	687b      	ldr	r3, [r7, #4]
 80082d4:	681a      	ldr	r2, [r3, #0]
 80082d6:	683b      	ldr	r3, [r7, #0]
 80082d8:	681b      	ldr	r3, [r3, #0]
 80082da:	0019      	movs	r1, r3
 80082dc:	0010      	movs	r0, r2
 80082de:	f7ff fc3c 	bl	8007b5a <LL_ADC_REG_SetSequencerChRem>
      }
      
      /* Management of internal measurement channels: Vbat/VrefInt/TempSensor.  */
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      if(__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 80082e2:	683b      	ldr	r3, [r7, #0]
 80082e4:	681b      	ldr	r3, [r3, #0]
 80082e6:	2b00      	cmp	r3, #0
 80082e8:	da4e      	bge.n	8008388 <HAL_ADC_ConfigChannel+0x390>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80082ea:	4b19      	ldr	r3, [pc, #100]	; (8008350 <HAL_ADC_ConfigChannel+0x358>)
 80082ec:	0018      	movs	r0, r3
 80082ee:	f7ff fbd9 	bl	8007aa4 <LL_ADC_GetCommonPathInternalCh>
 80082f2:	0003      	movs	r3, r0
 80082f4:	613b      	str	r3, [r7, #16]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80082f6:	683b      	ldr	r3, [r7, #0]
 80082f8:	681b      	ldr	r3, [r3, #0]
 80082fa:	4a16      	ldr	r2, [pc, #88]	; (8008354 <HAL_ADC_ConfigChannel+0x35c>)
 80082fc:	4293      	cmp	r3, r2
 80082fe:	d108      	bne.n	8008312 <HAL_ADC_ConfigChannel+0x31a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), ~LL_ADC_PATH_INTERNAL_TEMPSENSOR & tmp_config_internal_channel);
 8008300:	693b      	ldr	r3, [r7, #16]
 8008302:	4a19      	ldr	r2, [pc, #100]	; (8008368 <HAL_ADC_ConfigChannel+0x370>)
 8008304:	4013      	ands	r3, r2
 8008306:	4a12      	ldr	r2, [pc, #72]	; (8008350 <HAL_ADC_ConfigChannel+0x358>)
 8008308:	0019      	movs	r1, r3
 800830a:	0010      	movs	r0, r2
 800830c:	f7ff fbb6 	bl	8007a7c <LL_ADC_SetCommonPathInternalCh>
 8008310:	e03a      	b.n	8008388 <HAL_ADC_ConfigChannel+0x390>
        }
        else if (sConfig->Channel == ADC_CHANNEL_VBAT)
 8008312:	683b      	ldr	r3, [r7, #0]
 8008314:	681b      	ldr	r3, [r3, #0]
 8008316:	4a12      	ldr	r2, [pc, #72]	; (8008360 <HAL_ADC_ConfigChannel+0x368>)
 8008318:	4293      	cmp	r3, r2
 800831a:	d108      	bne.n	800832e <HAL_ADC_ConfigChannel+0x336>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), ~LL_ADC_PATH_INTERNAL_VBAT & tmp_config_internal_channel);
 800831c:	693b      	ldr	r3, [r7, #16]
 800831e:	4a13      	ldr	r2, [pc, #76]	; (800836c <HAL_ADC_ConfigChannel+0x374>)
 8008320:	4013      	ands	r3, r2
 8008322:	4a0b      	ldr	r2, [pc, #44]	; (8008350 <HAL_ADC_ConfigChannel+0x358>)
 8008324:	0019      	movs	r1, r3
 8008326:	0010      	movs	r0, r2
 8008328:	f7ff fba8 	bl	8007a7c <LL_ADC_SetCommonPathInternalCh>
 800832c:	e02c      	b.n	8008388 <HAL_ADC_ConfigChannel+0x390>
        }
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 800832e:	683b      	ldr	r3, [r7, #0]
 8008330:	681b      	ldr	r3, [r3, #0]
 8008332:	4a0c      	ldr	r2, [pc, #48]	; (8008364 <HAL_ADC_ConfigChannel+0x36c>)
 8008334:	4293      	cmp	r3, r2
 8008336:	d127      	bne.n	8008388 <HAL_ADC_ConfigChannel+0x390>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), ~LL_ADC_PATH_INTERNAL_VREFINT & tmp_config_internal_channel);
 8008338:	693b      	ldr	r3, [r7, #16]
 800833a:	4a0d      	ldr	r2, [pc, #52]	; (8008370 <HAL_ADC_ConfigChannel+0x378>)
 800833c:	4013      	ands	r3, r2
 800833e:	4a04      	ldr	r2, [pc, #16]	; (8008350 <HAL_ADC_ConfigChannel+0x358>)
 8008340:	0019      	movs	r1, r3
 8008342:	0010      	movs	r0, r2
 8008344:	f7ff fb9a 	bl	8007a7c <LL_ADC_SetCommonPathInternalCh>
 8008348:	e01e      	b.n	8008388 <HAL_ADC_ConfigChannel+0x390>
 800834a:	46c0      	nop			; (mov r8, r8)
 800834c:	80000004 	.word	0x80000004
 8008350:	40012708 	.word	0x40012708
 8008354:	b0001000 	.word	0xb0001000
 8008358:	20000000 	.word	0x20000000
 800835c:	00030d40 	.word	0x00030d40
 8008360:	b8004000 	.word	0xb8004000
 8008364:	b4002000 	.word	0xb4002000
 8008368:	ff7fffff 	.word	0xff7fffff
 800836c:	feffffff 	.word	0xfeffffff
 8008370:	ffbfffff 	.word	0xffbfffff
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8008374:	687b      	ldr	r3, [r7, #4]
 8008376:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008378:	2220      	movs	r2, #32
 800837a:	431a      	orrs	r2, r3
 800837c:	687b      	ldr	r3, [r7, #4]
 800837e:	659a      	str	r2, [r3, #88]	; 0x58
    
    tmp_hal_status = HAL_ERROR;
 8008380:	2317      	movs	r3, #23
 8008382:	18fb      	adds	r3, r7, r3
 8008384:	2201      	movs	r2, #1
 8008386:	701a      	strb	r2, [r3, #0]
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8008388:	687b      	ldr	r3, [r7, #4]
 800838a:	2254      	movs	r2, #84	; 0x54
 800838c:	2100      	movs	r1, #0
 800838e:	5499      	strb	r1, [r3, r2]
  
  /* Return function status */
  return tmp_hal_status;
 8008390:	2317      	movs	r3, #23
 8008392:	18fb      	adds	r3, r7, r3
 8008394:	781b      	ldrb	r3, [r3, #0]
}
 8008396:	0018      	movs	r0, r3
 8008398:	46bd      	mov	sp, r7
 800839a:	b006      	add	sp, #24
 800839c:	bd80      	pop	{r7, pc}
 800839e:	46c0      	nop			; (mov r8, r8)

080083a0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80083a0:	b580      	push	{r7, lr}
 80083a2:	b082      	sub	sp, #8
 80083a4:	af00      	add	r7, sp, #0
 80083a6:	0002      	movs	r2, r0
 80083a8:	1dfb      	adds	r3, r7, #7
 80083aa:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80083ac:	1dfb      	adds	r3, r7, #7
 80083ae:	781b      	ldrb	r3, [r3, #0]
 80083b0:	2b7f      	cmp	r3, #127	; 0x7f
 80083b2:	d809      	bhi.n	80083c8 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80083b4:	1dfb      	adds	r3, r7, #7
 80083b6:	781b      	ldrb	r3, [r3, #0]
 80083b8:	001a      	movs	r2, r3
 80083ba:	231f      	movs	r3, #31
 80083bc:	401a      	ands	r2, r3
 80083be:	4b04      	ldr	r3, [pc, #16]	; (80083d0 <__NVIC_EnableIRQ+0x30>)
 80083c0:	2101      	movs	r1, #1
 80083c2:	4091      	lsls	r1, r2
 80083c4:	000a      	movs	r2, r1
 80083c6:	601a      	str	r2, [r3, #0]
  }
}
 80083c8:	46c0      	nop			; (mov r8, r8)
 80083ca:	46bd      	mov	sp, r7
 80083cc:	b002      	add	sp, #8
 80083ce:	bd80      	pop	{r7, pc}
 80083d0:	e000e100 	.word	0xe000e100

080083d4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80083d4:	b590      	push	{r4, r7, lr}
 80083d6:	b083      	sub	sp, #12
 80083d8:	af00      	add	r7, sp, #0
 80083da:	0002      	movs	r2, r0
 80083dc:	6039      	str	r1, [r7, #0]
 80083de:	1dfb      	adds	r3, r7, #7
 80083e0:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80083e2:	1dfb      	adds	r3, r7, #7
 80083e4:	781b      	ldrb	r3, [r3, #0]
 80083e6:	2b7f      	cmp	r3, #127	; 0x7f
 80083e8:	d828      	bhi.n	800843c <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80083ea:	4a2f      	ldr	r2, [pc, #188]	; (80084a8 <__NVIC_SetPriority+0xd4>)
 80083ec:	1dfb      	adds	r3, r7, #7
 80083ee:	781b      	ldrb	r3, [r3, #0]
 80083f0:	b25b      	sxtb	r3, r3
 80083f2:	089b      	lsrs	r3, r3, #2
 80083f4:	33c0      	adds	r3, #192	; 0xc0
 80083f6:	009b      	lsls	r3, r3, #2
 80083f8:	589b      	ldr	r3, [r3, r2]
 80083fa:	1dfa      	adds	r2, r7, #7
 80083fc:	7812      	ldrb	r2, [r2, #0]
 80083fe:	0011      	movs	r1, r2
 8008400:	2203      	movs	r2, #3
 8008402:	400a      	ands	r2, r1
 8008404:	00d2      	lsls	r2, r2, #3
 8008406:	21ff      	movs	r1, #255	; 0xff
 8008408:	4091      	lsls	r1, r2
 800840a:	000a      	movs	r2, r1
 800840c:	43d2      	mvns	r2, r2
 800840e:	401a      	ands	r2, r3
 8008410:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8008412:	683b      	ldr	r3, [r7, #0]
 8008414:	019b      	lsls	r3, r3, #6
 8008416:	22ff      	movs	r2, #255	; 0xff
 8008418:	401a      	ands	r2, r3
 800841a:	1dfb      	adds	r3, r7, #7
 800841c:	781b      	ldrb	r3, [r3, #0]
 800841e:	0018      	movs	r0, r3
 8008420:	2303      	movs	r3, #3
 8008422:	4003      	ands	r3, r0
 8008424:	00db      	lsls	r3, r3, #3
 8008426:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8008428:	481f      	ldr	r0, [pc, #124]	; (80084a8 <__NVIC_SetPriority+0xd4>)
 800842a:	1dfb      	adds	r3, r7, #7
 800842c:	781b      	ldrb	r3, [r3, #0]
 800842e:	b25b      	sxtb	r3, r3
 8008430:	089b      	lsrs	r3, r3, #2
 8008432:	430a      	orrs	r2, r1
 8008434:	33c0      	adds	r3, #192	; 0xc0
 8008436:	009b      	lsls	r3, r3, #2
 8008438:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 800843a:	e031      	b.n	80084a0 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800843c:	4a1b      	ldr	r2, [pc, #108]	; (80084ac <__NVIC_SetPriority+0xd8>)
 800843e:	1dfb      	adds	r3, r7, #7
 8008440:	781b      	ldrb	r3, [r3, #0]
 8008442:	0019      	movs	r1, r3
 8008444:	230f      	movs	r3, #15
 8008446:	400b      	ands	r3, r1
 8008448:	3b08      	subs	r3, #8
 800844a:	089b      	lsrs	r3, r3, #2
 800844c:	3306      	adds	r3, #6
 800844e:	009b      	lsls	r3, r3, #2
 8008450:	18d3      	adds	r3, r2, r3
 8008452:	3304      	adds	r3, #4
 8008454:	681b      	ldr	r3, [r3, #0]
 8008456:	1dfa      	adds	r2, r7, #7
 8008458:	7812      	ldrb	r2, [r2, #0]
 800845a:	0011      	movs	r1, r2
 800845c:	2203      	movs	r2, #3
 800845e:	400a      	ands	r2, r1
 8008460:	00d2      	lsls	r2, r2, #3
 8008462:	21ff      	movs	r1, #255	; 0xff
 8008464:	4091      	lsls	r1, r2
 8008466:	000a      	movs	r2, r1
 8008468:	43d2      	mvns	r2, r2
 800846a:	401a      	ands	r2, r3
 800846c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800846e:	683b      	ldr	r3, [r7, #0]
 8008470:	019b      	lsls	r3, r3, #6
 8008472:	22ff      	movs	r2, #255	; 0xff
 8008474:	401a      	ands	r2, r3
 8008476:	1dfb      	adds	r3, r7, #7
 8008478:	781b      	ldrb	r3, [r3, #0]
 800847a:	0018      	movs	r0, r3
 800847c:	2303      	movs	r3, #3
 800847e:	4003      	ands	r3, r0
 8008480:	00db      	lsls	r3, r3, #3
 8008482:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8008484:	4809      	ldr	r0, [pc, #36]	; (80084ac <__NVIC_SetPriority+0xd8>)
 8008486:	1dfb      	adds	r3, r7, #7
 8008488:	781b      	ldrb	r3, [r3, #0]
 800848a:	001c      	movs	r4, r3
 800848c:	230f      	movs	r3, #15
 800848e:	4023      	ands	r3, r4
 8008490:	3b08      	subs	r3, #8
 8008492:	089b      	lsrs	r3, r3, #2
 8008494:	430a      	orrs	r2, r1
 8008496:	3306      	adds	r3, #6
 8008498:	009b      	lsls	r3, r3, #2
 800849a:	18c3      	adds	r3, r0, r3
 800849c:	3304      	adds	r3, #4
 800849e:	601a      	str	r2, [r3, #0]
}
 80084a0:	46c0      	nop			; (mov r8, r8)
 80084a2:	46bd      	mov	sp, r7
 80084a4:	b003      	add	sp, #12
 80084a6:	bd90      	pop	{r4, r7, pc}
 80084a8:	e000e100 	.word	0xe000e100
 80084ac:	e000ed00 	.word	0xe000ed00

080084b0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80084b0:	b580      	push	{r7, lr}
 80084b2:	b082      	sub	sp, #8
 80084b4:	af00      	add	r7, sp, #0
 80084b6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80084b8:	687b      	ldr	r3, [r7, #4]
 80084ba:	3b01      	subs	r3, #1
 80084bc:	4a0c      	ldr	r2, [pc, #48]	; (80084f0 <SysTick_Config+0x40>)
 80084be:	4293      	cmp	r3, r2
 80084c0:	d901      	bls.n	80084c6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80084c2:	2301      	movs	r3, #1
 80084c4:	e010      	b.n	80084e8 <SysTick_Config+0x38>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80084c6:	4b0b      	ldr	r3, [pc, #44]	; (80084f4 <SysTick_Config+0x44>)
 80084c8:	687a      	ldr	r2, [r7, #4]
 80084ca:	3a01      	subs	r2, #1
 80084cc:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80084ce:	2301      	movs	r3, #1
 80084d0:	425b      	negs	r3, r3
 80084d2:	2103      	movs	r1, #3
 80084d4:	0018      	movs	r0, r3
 80084d6:	f7ff ff7d 	bl	80083d4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80084da:	4b06      	ldr	r3, [pc, #24]	; (80084f4 <SysTick_Config+0x44>)
 80084dc:	2200      	movs	r2, #0
 80084de:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80084e0:	4b04      	ldr	r3, [pc, #16]	; (80084f4 <SysTick_Config+0x44>)
 80084e2:	2207      	movs	r2, #7
 80084e4:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80084e6:	2300      	movs	r3, #0
}
 80084e8:	0018      	movs	r0, r3
 80084ea:	46bd      	mov	sp, r7
 80084ec:	b002      	add	sp, #8
 80084ee:	bd80      	pop	{r7, pc}
 80084f0:	00ffffff 	.word	0x00ffffff
 80084f4:	e000e010 	.word	0xe000e010

080084f8 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80084f8:	b580      	push	{r7, lr}
 80084fa:	b084      	sub	sp, #16
 80084fc:	af00      	add	r7, sp, #0
 80084fe:	60b9      	str	r1, [r7, #8]
 8008500:	607a      	str	r2, [r7, #4]
 8008502:	210f      	movs	r1, #15
 8008504:	187b      	adds	r3, r7, r1
 8008506:	1c02      	adds	r2, r0, #0
 8008508:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 800850a:	68ba      	ldr	r2, [r7, #8]
 800850c:	187b      	adds	r3, r7, r1
 800850e:	781b      	ldrb	r3, [r3, #0]
 8008510:	b25b      	sxtb	r3, r3
 8008512:	0011      	movs	r1, r2
 8008514:	0018      	movs	r0, r3
 8008516:	f7ff ff5d 	bl	80083d4 <__NVIC_SetPriority>
}
 800851a:	46c0      	nop			; (mov r8, r8)
 800851c:	46bd      	mov	sp, r7
 800851e:	b004      	add	sp, #16
 8008520:	bd80      	pop	{r7, pc}

08008522 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8008522:	b580      	push	{r7, lr}
 8008524:	b082      	sub	sp, #8
 8008526:	af00      	add	r7, sp, #0
 8008528:	0002      	movs	r2, r0
 800852a:	1dfb      	adds	r3, r7, #7
 800852c:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800852e:	1dfb      	adds	r3, r7, #7
 8008530:	781b      	ldrb	r3, [r3, #0]
 8008532:	b25b      	sxtb	r3, r3
 8008534:	0018      	movs	r0, r3
 8008536:	f7ff ff33 	bl	80083a0 <__NVIC_EnableIRQ>
}
 800853a:	46c0      	nop			; (mov r8, r8)
 800853c:	46bd      	mov	sp, r7
 800853e:	b002      	add	sp, #8
 8008540:	bd80      	pop	{r7, pc}

08008542 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8008542:	b580      	push	{r7, lr}
 8008544:	b082      	sub	sp, #8
 8008546:	af00      	add	r7, sp, #0
 8008548:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 800854a:	687b      	ldr	r3, [r7, #4]
 800854c:	0018      	movs	r0, r3
 800854e:	f7ff ffaf 	bl	80084b0 <SysTick_Config>
 8008552:	0003      	movs	r3, r0
}
 8008554:	0018      	movs	r0, r3
 8008556:	46bd      	mov	sp, r7
 8008558:	b002      	add	sp, #8
 800855a:	bd80      	pop	{r7, pc}

0800855c <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 800855c:	b580      	push	{r7, lr}
 800855e:	b082      	sub	sp, #8
 8008560:	af00      	add	r7, sp, #0
 8008562:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8008564:	687b      	ldr	r3, [r7, #4]
 8008566:	2b00      	cmp	r3, #0
 8008568:	d101      	bne.n	800856e <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 800856a:	2301      	movs	r3, #1
 800856c:	e056      	b.n	800861c <HAL_CRC_Init+0xc0>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 800856e:	687b      	ldr	r3, [r7, #4]
 8008570:	7f5b      	ldrb	r3, [r3, #29]
 8008572:	b2db      	uxtb	r3, r3
 8008574:	2b00      	cmp	r3, #0
 8008576:	d106      	bne.n	8008586 <HAL_CRC_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 8008578:	687b      	ldr	r3, [r7, #4]
 800857a:	2200      	movs	r2, #0
 800857c:	771a      	strb	r2, [r3, #28]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 800857e:	687b      	ldr	r3, [r7, #4]
 8008580:	0018      	movs	r0, r3
 8008582:	f7fb fa8b 	bl	8003a9c <HAL_CRC_MspInit>
  }

  hcrc->State = HAL_CRC_STATE_BUSY;
 8008586:	687b      	ldr	r3, [r7, #4]
 8008588:	2202      	movs	r2, #2
 800858a:	775a      	strb	r2, [r3, #29]

  /* check whether or not non-default generating polynomial has been
   * picked up by user */
  assert_param(IS_DEFAULT_POLYNOMIAL(hcrc->Init.DefaultPolynomialUse));
  if (hcrc->Init.DefaultPolynomialUse == DEFAULT_POLYNOMIAL_ENABLE)
 800858c:	687b      	ldr	r3, [r7, #4]
 800858e:	791b      	ldrb	r3, [r3, #4]
 8008590:	2b00      	cmp	r3, #0
 8008592:	d10c      	bne.n	80085ae <HAL_CRC_Init+0x52>
  {
    /* initialize peripheral with default generating polynomial */
    WRITE_REG(hcrc->Instance->POL, DEFAULT_CRC32_POLY);
 8008594:	687b      	ldr	r3, [r7, #4]
 8008596:	681b      	ldr	r3, [r3, #0]
 8008598:	4a22      	ldr	r2, [pc, #136]	; (8008624 <HAL_CRC_Init+0xc8>)
 800859a:	615a      	str	r2, [r3, #20]
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, CRC_POLYLENGTH_32B);
 800859c:	687b      	ldr	r3, [r7, #4]
 800859e:	681b      	ldr	r3, [r3, #0]
 80085a0:	689a      	ldr	r2, [r3, #8]
 80085a2:	687b      	ldr	r3, [r7, #4]
 80085a4:	681b      	ldr	r3, [r3, #0]
 80085a6:	2118      	movs	r1, #24
 80085a8:	438a      	bics	r2, r1
 80085aa:	609a      	str	r2, [r3, #8]
 80085ac:	e00b      	b.n	80085c6 <HAL_CRC_Init+0x6a>
  }
  else
  {
    /* initialize CRC peripheral with generating polynomial defined by user */
    if (HAL_CRCEx_Polynomial_Set(hcrc, hcrc->Init.GeneratingPolynomial, hcrc->Init.CRCLength) != HAL_OK)
 80085ae:	687b      	ldr	r3, [r7, #4]
 80085b0:	6899      	ldr	r1, [r3, #8]
 80085b2:	687b      	ldr	r3, [r7, #4]
 80085b4:	68da      	ldr	r2, [r3, #12]
 80085b6:	687b      	ldr	r3, [r7, #4]
 80085b8:	0018      	movs	r0, r3
 80085ba:	f000 f835 	bl	8008628 <HAL_CRCEx_Polynomial_Set>
 80085be:	1e03      	subs	r3, r0, #0
 80085c0:	d001      	beq.n	80085c6 <HAL_CRC_Init+0x6a>
    {
      return HAL_ERROR;
 80085c2:	2301      	movs	r3, #1
 80085c4:	e02a      	b.n	800861c <HAL_CRC_Init+0xc0>
  }

  /* check whether or not non-default CRC initial value has been
   * picked up by user */
  assert_param(IS_DEFAULT_INIT_VALUE(hcrc->Init.DefaultInitValueUse));
  if (hcrc->Init.DefaultInitValueUse == DEFAULT_INIT_VALUE_ENABLE)
 80085c6:	687b      	ldr	r3, [r7, #4]
 80085c8:	795b      	ldrb	r3, [r3, #5]
 80085ca:	2b00      	cmp	r3, #0
 80085cc:	d105      	bne.n	80085da <HAL_CRC_Init+0x7e>
  {
    WRITE_REG(hcrc->Instance->INIT, DEFAULT_CRC_INITVALUE);
 80085ce:	687b      	ldr	r3, [r7, #4]
 80085d0:	681b      	ldr	r3, [r3, #0]
 80085d2:	2201      	movs	r2, #1
 80085d4:	4252      	negs	r2, r2
 80085d6:	611a      	str	r2, [r3, #16]
 80085d8:	e004      	b.n	80085e4 <HAL_CRC_Init+0x88>
  }
  else
  {
    WRITE_REG(hcrc->Instance->INIT, hcrc->Init.InitValue);
 80085da:	687b      	ldr	r3, [r7, #4]
 80085dc:	681b      	ldr	r3, [r3, #0]
 80085de:	687a      	ldr	r2, [r7, #4]
 80085e0:	6912      	ldr	r2, [r2, #16]
 80085e2:	611a      	str	r2, [r3, #16]
  }


  /* set input data inversion mode */
  assert_param(IS_CRC_INPUTDATA_INVERSION_MODE(hcrc->Init.InputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, hcrc->Init.InputDataInversionMode);
 80085e4:	687b      	ldr	r3, [r7, #4]
 80085e6:	681b      	ldr	r3, [r3, #0]
 80085e8:	689b      	ldr	r3, [r3, #8]
 80085ea:	2260      	movs	r2, #96	; 0x60
 80085ec:	4393      	bics	r3, r2
 80085ee:	0019      	movs	r1, r3
 80085f0:	687b      	ldr	r3, [r7, #4]
 80085f2:	695a      	ldr	r2, [r3, #20]
 80085f4:	687b      	ldr	r3, [r7, #4]
 80085f6:	681b      	ldr	r3, [r3, #0]
 80085f8:	430a      	orrs	r2, r1
 80085fa:	609a      	str	r2, [r3, #8]

  /* set output data inversion mode */
  assert_param(IS_CRC_OUTPUTDATA_INVERSION_MODE(hcrc->Init.OutputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
 80085fc:	687b      	ldr	r3, [r7, #4]
 80085fe:	681b      	ldr	r3, [r3, #0]
 8008600:	689b      	ldr	r3, [r3, #8]
 8008602:	2280      	movs	r2, #128	; 0x80
 8008604:	4393      	bics	r3, r2
 8008606:	0019      	movs	r1, r3
 8008608:	687b      	ldr	r3, [r7, #4]
 800860a:	699a      	ldr	r2, [r3, #24]
 800860c:	687b      	ldr	r3, [r7, #4]
 800860e:	681b      	ldr	r3, [r3, #0]
 8008610:	430a      	orrs	r2, r1
 8008612:	609a      	str	r2, [r3, #8]
  /* makes sure the input data format (bytes, halfwords or words stream)
   * is properly specified by user */
  assert_param(IS_CRC_INPUTDATA_FORMAT(hcrc->InputDataFormat));

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8008614:	687b      	ldr	r3, [r7, #4]
 8008616:	2201      	movs	r2, #1
 8008618:	775a      	strb	r2, [r3, #29]

  /* Return function status */
  return HAL_OK;
 800861a:	2300      	movs	r3, #0
}
 800861c:	0018      	movs	r0, r3
 800861e:	46bd      	mov	sp, r7
 8008620:	b002      	add	sp, #8
 8008622:	bd80      	pop	{r7, pc}
 8008624:	04c11db7 	.word	0x04c11db7

08008628 <HAL_CRCEx_Polynomial_Set>:
  *          @arg @ref CRC_POLYLENGTH_16B 16-bit long CRC (generating polynomial of degree 16)
  *          @arg @ref CRC_POLYLENGTH_32B 32-bit long CRC (generating polynomial of degree 32)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRCEx_Polynomial_Set(CRC_HandleTypeDef *hcrc, uint32_t Pol, uint32_t PolyLength)
{
 8008628:	b580      	push	{r7, lr}
 800862a:	b086      	sub	sp, #24
 800862c:	af00      	add	r7, sp, #0
 800862e:	60f8      	str	r0, [r7, #12]
 8008630:	60b9      	str	r1, [r7, #8]
 8008632:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008634:	2317      	movs	r3, #23
 8008636:	18fb      	adds	r3, r7, r3
 8008638:	2200      	movs	r2, #0
 800863a:	701a      	strb	r2, [r3, #0]
  uint32_t msb = 31U; /* polynomial degree is 32 at most, so msb is initialized to max value */
 800863c:	231f      	movs	r3, #31
 800863e:	613b      	str	r3, [r7, #16]
   * definition. HAL_ERROR is reported if Pol degree is
   * larger than that indicated by PolyLength.
   * Look for MSB position: msb will contain the degree of
   *  the second to the largest polynomial member. E.g., for
   *  X^7 + X^6 + X^5 + X^2 + 1, msb = 6. */
  while ((msb-- > 0U) && ((Pol & ((uint32_t)(0x1U) << (msb & 0x1FU))) == 0U))
 8008640:	46c0      	nop			; (mov r8, r8)
 8008642:	693b      	ldr	r3, [r7, #16]
 8008644:	1e5a      	subs	r2, r3, #1
 8008646:	613a      	str	r2, [r7, #16]
 8008648:	2b00      	cmp	r3, #0
 800864a:	d008      	beq.n	800865e <HAL_CRCEx_Polynomial_Set+0x36>
 800864c:	693b      	ldr	r3, [r7, #16]
 800864e:	221f      	movs	r2, #31
 8008650:	4013      	ands	r3, r2
 8008652:	68ba      	ldr	r2, [r7, #8]
 8008654:	40da      	lsrs	r2, r3
 8008656:	0013      	movs	r3, r2
 8008658:	2201      	movs	r2, #1
 800865a:	4013      	ands	r3, r2
 800865c:	d0f1      	beq.n	8008642 <HAL_CRCEx_Polynomial_Set+0x1a>
  {
  }

  switch (PolyLength)
 800865e:	687b      	ldr	r3, [r7, #4]
 8008660:	2b08      	cmp	r3, #8
 8008662:	d017      	beq.n	8008694 <HAL_CRCEx_Polynomial_Set+0x6c>
 8008664:	d802      	bhi.n	800866c <HAL_CRCEx_Polynomial_Set+0x44>
 8008666:	2b00      	cmp	r3, #0
 8008668:	d021      	beq.n	80086ae <HAL_CRCEx_Polynomial_Set+0x86>
 800866a:	e01b      	b.n	80086a4 <HAL_CRCEx_Polynomial_Set+0x7c>
 800866c:	2b10      	cmp	r3, #16
 800866e:	d009      	beq.n	8008684 <HAL_CRCEx_Polynomial_Set+0x5c>
 8008670:	2b18      	cmp	r3, #24
 8008672:	d117      	bne.n	80086a4 <HAL_CRCEx_Polynomial_Set+0x7c>
  {
    case CRC_POLYLENGTH_7B:
      if (msb >= HAL_CRC_LENGTH_7B)
 8008674:	693b      	ldr	r3, [r7, #16]
 8008676:	2b06      	cmp	r3, #6
 8008678:	d91b      	bls.n	80086b2 <HAL_CRCEx_Polynomial_Set+0x8a>
      {
        status =   HAL_ERROR;
 800867a:	2317      	movs	r3, #23
 800867c:	18fb      	adds	r3, r7, r3
 800867e:	2201      	movs	r2, #1
 8008680:	701a      	strb	r2, [r3, #0]
      }
      break;
 8008682:	e016      	b.n	80086b2 <HAL_CRCEx_Polynomial_Set+0x8a>
    case CRC_POLYLENGTH_8B:
      if (msb >= HAL_CRC_LENGTH_8B)
 8008684:	693b      	ldr	r3, [r7, #16]
 8008686:	2b07      	cmp	r3, #7
 8008688:	d915      	bls.n	80086b6 <HAL_CRCEx_Polynomial_Set+0x8e>
      {
        status =   HAL_ERROR;
 800868a:	2317      	movs	r3, #23
 800868c:	18fb      	adds	r3, r7, r3
 800868e:	2201      	movs	r2, #1
 8008690:	701a      	strb	r2, [r3, #0]
      }
      break;
 8008692:	e010      	b.n	80086b6 <HAL_CRCEx_Polynomial_Set+0x8e>
    case CRC_POLYLENGTH_16B:
      if (msb >= HAL_CRC_LENGTH_16B)
 8008694:	693b      	ldr	r3, [r7, #16]
 8008696:	2b0f      	cmp	r3, #15
 8008698:	d90f      	bls.n	80086ba <HAL_CRCEx_Polynomial_Set+0x92>
      {
        status =   HAL_ERROR;
 800869a:	2317      	movs	r3, #23
 800869c:	18fb      	adds	r3, r7, r3
 800869e:	2201      	movs	r2, #1
 80086a0:	701a      	strb	r2, [r3, #0]
      }
      break;
 80086a2:	e00a      	b.n	80086ba <HAL_CRCEx_Polynomial_Set+0x92>

    case CRC_POLYLENGTH_32B:
      /* no polynomial definition vs. polynomial length issue possible */
      break;
    default:
      status =  HAL_ERROR;
 80086a4:	2317      	movs	r3, #23
 80086a6:	18fb      	adds	r3, r7, r3
 80086a8:	2201      	movs	r2, #1
 80086aa:	701a      	strb	r2, [r3, #0]
      break;
 80086ac:	e006      	b.n	80086bc <HAL_CRCEx_Polynomial_Set+0x94>
      break;
 80086ae:	46c0      	nop			; (mov r8, r8)
 80086b0:	e004      	b.n	80086bc <HAL_CRCEx_Polynomial_Set+0x94>
      break;
 80086b2:	46c0      	nop			; (mov r8, r8)
 80086b4:	e002      	b.n	80086bc <HAL_CRCEx_Polynomial_Set+0x94>
      break;
 80086b6:	46c0      	nop			; (mov r8, r8)
 80086b8:	e000      	b.n	80086bc <HAL_CRCEx_Polynomial_Set+0x94>
      break;
 80086ba:	46c0      	nop			; (mov r8, r8)
  }
  if (status == HAL_OK)
 80086bc:	2317      	movs	r3, #23
 80086be:	18fb      	adds	r3, r7, r3
 80086c0:	781b      	ldrb	r3, [r3, #0]
 80086c2:	2b00      	cmp	r3, #0
 80086c4:	d10e      	bne.n	80086e4 <HAL_CRCEx_Polynomial_Set+0xbc>
  {
    /* set generating polynomial */
    WRITE_REG(hcrc->Instance->POL, Pol);
 80086c6:	68fb      	ldr	r3, [r7, #12]
 80086c8:	681b      	ldr	r3, [r3, #0]
 80086ca:	68ba      	ldr	r2, [r7, #8]
 80086cc:	615a      	str	r2, [r3, #20]

    /* set generating polynomial size */
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, PolyLength);
 80086ce:	68fb      	ldr	r3, [r7, #12]
 80086d0:	681b      	ldr	r3, [r3, #0]
 80086d2:	689b      	ldr	r3, [r3, #8]
 80086d4:	2218      	movs	r2, #24
 80086d6:	4393      	bics	r3, r2
 80086d8:	0019      	movs	r1, r3
 80086da:	68fb      	ldr	r3, [r7, #12]
 80086dc:	681b      	ldr	r3, [r3, #0]
 80086de:	687a      	ldr	r2, [r7, #4]
 80086e0:	430a      	orrs	r2, r1
 80086e2:	609a      	str	r2, [r3, #8]
  }
  /* Return function status */
  return status;
 80086e4:	2317      	movs	r3, #23
 80086e6:	18fb      	adds	r3, r7, r3
 80086e8:	781b      	ldrb	r3, [r3, #0]
}
 80086ea:	0018      	movs	r0, r3
 80086ec:	46bd      	mov	sp, r7
 80086ee:	b006      	add	sp, #24
 80086f0:	bd80      	pop	{r7, pc}
	...

080086f4 <HAL_DMA_Init>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80086f4:	b580      	push	{r7, lr}
 80086f6:	b082      	sub	sp, #8
 80086f8:	af00      	add	r7, sp, #0
 80086fa:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if (hdma == NULL)
 80086fc:	687b      	ldr	r3, [r7, #4]
 80086fe:	2b00      	cmp	r3, #0
 8008700:	d101      	bne.n	8008706 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8008702:	2301      	movs	r3, #1
 8008704:	e077      	b.n	80087f6 <HAL_DMA_Init+0x102>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  /* calculation of the channel index */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8008706:	687b      	ldr	r3, [r7, #4]
 8008708:	681b      	ldr	r3, [r3, #0]
 800870a:	4a3d      	ldr	r2, [pc, #244]	; (8008800 <HAL_DMA_Init+0x10c>)
 800870c:	4694      	mov	ip, r2
 800870e:	4463      	add	r3, ip
 8008710:	2114      	movs	r1, #20
 8008712:	0018      	movs	r0, r3
 8008714:	f7f7 fcf6 	bl	8000104 <__udivsi3>
 8008718:	0003      	movs	r3, r0
 800871a:	009a      	lsls	r2, r3, #2
 800871c:	687b      	ldr	r3, [r7, #4]
 800871e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8008720:	687b      	ldr	r3, [r7, #4]
 8008722:	2225      	movs	r2, #37	; 0x25
 8008724:	2102      	movs	r1, #2
 8008726:	5499      	strb	r1, [r3, r2]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  CLEAR_BIT(hdma->Instance->CCR, (DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8008728:	687b      	ldr	r3, [r7, #4]
 800872a:	681b      	ldr	r3, [r3, #0]
 800872c:	681a      	ldr	r2, [r3, #0]
 800872e:	687b      	ldr	r3, [r7, #4]
 8008730:	681b      	ldr	r3, [r3, #0]
 8008732:	4934      	ldr	r1, [pc, #208]	; (8008804 <HAL_DMA_Init+0x110>)
 8008734:	400a      	ands	r2, r1
 8008736:	601a      	str	r2, [r3, #0]
                                  DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                                  DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Set the DMA Channel configuration */
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 8008738:	687b      	ldr	r3, [r7, #4]
 800873a:	681b      	ldr	r3, [r3, #0]
 800873c:	6819      	ldr	r1, [r3, #0]
 800873e:	687b      	ldr	r3, [r7, #4]
 8008740:	689a      	ldr	r2, [r3, #8]
 8008742:	687b      	ldr	r3, [r7, #4]
 8008744:	68db      	ldr	r3, [r3, #12]
 8008746:	431a      	orrs	r2, r3
 8008748:	687b      	ldr	r3, [r7, #4]
 800874a:	691b      	ldr	r3, [r3, #16]
 800874c:	431a      	orrs	r2, r3
 800874e:	687b      	ldr	r3, [r7, #4]
 8008750:	695b      	ldr	r3, [r3, #20]
 8008752:	431a      	orrs	r2, r3
 8008754:	687b      	ldr	r3, [r7, #4]
 8008756:	699b      	ldr	r3, [r3, #24]
 8008758:	431a      	orrs	r2, r3
 800875a:	687b      	ldr	r3, [r7, #4]
 800875c:	69db      	ldr	r3, [r3, #28]
 800875e:	431a      	orrs	r2, r3
 8008760:	687b      	ldr	r3, [r7, #4]
 8008762:	6a1b      	ldr	r3, [r3, #32]
 8008764:	431a      	orrs	r2, r3
 8008766:	687b      	ldr	r3, [r7, #4]
 8008768:	681b      	ldr	r3, [r3, #0]
 800876a:	430a      	orrs	r2, r1
 800876c:	601a      	str	r2, [r3, #0]
                                hdma->Init.Mode                | hdma->Init.Priority));

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 800876e:	687b      	ldr	r3, [r7, #4]
 8008770:	0018      	movs	r0, r3
 8008772:	f000 f9c3 	bl	8008afc <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8008776:	687b      	ldr	r3, [r7, #4]
 8008778:	689a      	ldr	r2, [r3, #8]
 800877a:	2380      	movs	r3, #128	; 0x80
 800877c:	01db      	lsls	r3, r3, #7
 800877e:	429a      	cmp	r2, r3
 8008780:	d102      	bne.n	8008788 <HAL_DMA_Init+0x94>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8008782:	687b      	ldr	r3, [r7, #4]
 8008784:	2200      	movs	r2, #0
 8008786:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8008788:	687b      	ldr	r3, [r7, #4]
 800878a:	685a      	ldr	r2, [r3, #4]
 800878c:	687b      	ldr	r3, [r7, #4]
 800878e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008790:	21ff      	movs	r1, #255	; 0xff
 8008792:	400a      	ands	r2, r1
 8008794:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8008796:	687b      	ldr	r3, [r7, #4]
 8008798:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800879a:	687a      	ldr	r2, [r7, #4]
 800879c:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 800879e:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 80087a0:	687b      	ldr	r3, [r7, #4]
 80087a2:	685b      	ldr	r3, [r3, #4]
 80087a4:	2b00      	cmp	r3, #0
 80087a6:	d011      	beq.n	80087cc <HAL_DMA_Init+0xd8>
 80087a8:	687b      	ldr	r3, [r7, #4]
 80087aa:	685b      	ldr	r3, [r3, #4]
 80087ac:	2b04      	cmp	r3, #4
 80087ae:	d80d      	bhi.n	80087cc <HAL_DMA_Init+0xd8>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 80087b0:	687b      	ldr	r3, [r7, #4]
 80087b2:	0018      	movs	r0, r3
 80087b4:	f000 f9ce 	bl	8008b54 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 80087b8:	687b      	ldr	r3, [r7, #4]
 80087ba:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80087bc:	2200      	movs	r2, #0
 80087be:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80087c0:	687b      	ldr	r3, [r7, #4]
 80087c2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80087c4:	687a      	ldr	r2, [r7, #4]
 80087c6:	6d92      	ldr	r2, [r2, #88]	; 0x58
 80087c8:	605a      	str	r2, [r3, #4]
 80087ca:	e008      	b.n	80087de <HAL_DMA_Init+0xea>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 80087cc:	687b      	ldr	r3, [r7, #4]
 80087ce:	2200      	movs	r2, #0
 80087d0:	651a      	str	r2, [r3, #80]	; 0x50
    hdma->DMAmuxRequestGenStatus = 0U;
 80087d2:	687b      	ldr	r3, [r7, #4]
 80087d4:	2200      	movs	r2, #0
 80087d6:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatusMask = 0U;
 80087d8:	687b      	ldr	r3, [r7, #4]
 80087da:	2200      	movs	r2, #0
 80087dc:	659a      	str	r2, [r3, #88]	; 0x58
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80087de:	687b      	ldr	r3, [r7, #4]
 80087e0:	2200      	movs	r2, #0
 80087e2:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 80087e4:	687b      	ldr	r3, [r7, #4]
 80087e6:	2225      	movs	r2, #37	; 0x25
 80087e8:	2101      	movs	r1, #1
 80087ea:	5499      	strb	r1, [r3, r2]

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 80087ec:	687b      	ldr	r3, [r7, #4]
 80087ee:	2224      	movs	r2, #36	; 0x24
 80087f0:	2100      	movs	r1, #0
 80087f2:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80087f4:	2300      	movs	r3, #0
}
 80087f6:	0018      	movs	r0, r3
 80087f8:	46bd      	mov	sp, r7
 80087fa:	b002      	add	sp, #8
 80087fc:	bd80      	pop	{r7, pc}
 80087fe:	46c0      	nop			; (mov r8, r8)
 8008800:	bffdfff8 	.word	0xbffdfff8
 8008804:	ffff800f 	.word	0xffff800f

08008808 <HAL_DMA_Start_IT>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8008808:	b580      	push	{r7, lr}
 800880a:	b086      	sub	sp, #24
 800880c:	af00      	add	r7, sp, #0
 800880e:	60f8      	str	r0, [r7, #12]
 8008810:	60b9      	str	r1, [r7, #8]
 8008812:	607a      	str	r2, [r7, #4]
 8008814:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8008816:	2317      	movs	r3, #23
 8008818:	18fb      	adds	r3, r7, r3
 800881a:	2200      	movs	r2, #0
 800881c:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800881e:	68fb      	ldr	r3, [r7, #12]
 8008820:	2224      	movs	r2, #36	; 0x24
 8008822:	5c9b      	ldrb	r3, [r3, r2]
 8008824:	2b01      	cmp	r3, #1
 8008826:	d101      	bne.n	800882c <HAL_DMA_Start_IT+0x24>
 8008828:	2302      	movs	r3, #2
 800882a:	e070      	b.n	800890e <HAL_DMA_Start_IT+0x106>
 800882c:	68fb      	ldr	r3, [r7, #12]
 800882e:	2224      	movs	r2, #36	; 0x24
 8008830:	2101      	movs	r1, #1
 8008832:	5499      	strb	r1, [r3, r2]

  if (HAL_DMA_STATE_READY == hdma->State)
 8008834:	68fb      	ldr	r3, [r7, #12]
 8008836:	2225      	movs	r2, #37	; 0x25
 8008838:	5c9b      	ldrb	r3, [r3, r2]
 800883a:	b2db      	uxtb	r3, r3
 800883c:	2b01      	cmp	r3, #1
 800883e:	d157      	bne.n	80088f0 <HAL_DMA_Start_IT+0xe8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8008840:	68fb      	ldr	r3, [r7, #12]
 8008842:	2225      	movs	r2, #37	; 0x25
 8008844:	2102      	movs	r1, #2
 8008846:	5499      	strb	r1, [r3, r2]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8008848:	68fb      	ldr	r3, [r7, #12]
 800884a:	2200      	movs	r2, #0
 800884c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800884e:	68fb      	ldr	r3, [r7, #12]
 8008850:	681b      	ldr	r3, [r3, #0]
 8008852:	681a      	ldr	r2, [r3, #0]
 8008854:	68fb      	ldr	r3, [r7, #12]
 8008856:	681b      	ldr	r3, [r3, #0]
 8008858:	2101      	movs	r1, #1
 800885a:	438a      	bics	r2, r1
 800885c:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800885e:	683b      	ldr	r3, [r7, #0]
 8008860:	687a      	ldr	r2, [r7, #4]
 8008862:	68b9      	ldr	r1, [r7, #8]
 8008864:	68f8      	ldr	r0, [r7, #12]
 8008866:	f000 f909 	bl	8008a7c <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 800886a:	68fb      	ldr	r3, [r7, #12]
 800886c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800886e:	2b00      	cmp	r3, #0
 8008870:	d008      	beq.n	8008884 <HAL_DMA_Start_IT+0x7c>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8008872:	68fb      	ldr	r3, [r7, #12]
 8008874:	681b      	ldr	r3, [r3, #0]
 8008876:	681a      	ldr	r2, [r3, #0]
 8008878:	68fb      	ldr	r3, [r7, #12]
 800887a:	681b      	ldr	r3, [r3, #0]
 800887c:	210e      	movs	r1, #14
 800887e:	430a      	orrs	r2, r1
 8008880:	601a      	str	r2, [r3, #0]
 8008882:	e00f      	b.n	80088a4 <HAL_DMA_Start_IT+0x9c>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8008884:	68fb      	ldr	r3, [r7, #12]
 8008886:	681b      	ldr	r3, [r3, #0]
 8008888:	681a      	ldr	r2, [r3, #0]
 800888a:	68fb      	ldr	r3, [r7, #12]
 800888c:	681b      	ldr	r3, [r3, #0]
 800888e:	2104      	movs	r1, #4
 8008890:	438a      	bics	r2, r1
 8008892:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8008894:	68fb      	ldr	r3, [r7, #12]
 8008896:	681b      	ldr	r3, [r3, #0]
 8008898:	681a      	ldr	r2, [r3, #0]
 800889a:	68fb      	ldr	r3, [r7, #12]
 800889c:	681b      	ldr	r3, [r3, #0]
 800889e:	210a      	movs	r1, #10
 80088a0:	430a      	orrs	r2, r1
 80088a2:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 80088a4:	68fb      	ldr	r3, [r7, #12]
 80088a6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80088a8:	681a      	ldr	r2, [r3, #0]
 80088aa:	2380      	movs	r3, #128	; 0x80
 80088ac:	025b      	lsls	r3, r3, #9
 80088ae:	4013      	ands	r3, r2
 80088b0:	d008      	beq.n	80088c4 <HAL_DMA_Start_IT+0xbc>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 80088b2:	68fb      	ldr	r3, [r7, #12]
 80088b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80088b6:	681a      	ldr	r2, [r3, #0]
 80088b8:	68fb      	ldr	r3, [r7, #12]
 80088ba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80088bc:	2180      	movs	r1, #128	; 0x80
 80088be:	0049      	lsls	r1, r1, #1
 80088c0:	430a      	orrs	r2, r1
 80088c2:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 80088c4:	68fb      	ldr	r3, [r7, #12]
 80088c6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80088c8:	2b00      	cmp	r3, #0
 80088ca:	d008      	beq.n	80088de <HAL_DMA_Start_IT+0xd6>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 80088cc:	68fb      	ldr	r3, [r7, #12]
 80088ce:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80088d0:	681a      	ldr	r2, [r3, #0]
 80088d2:	68fb      	ldr	r3, [r7, #12]
 80088d4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80088d6:	2180      	movs	r1, #128	; 0x80
 80088d8:	0049      	lsls	r1, r1, #1
 80088da:	430a      	orrs	r2, r1
 80088dc:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80088de:	68fb      	ldr	r3, [r7, #12]
 80088e0:	681b      	ldr	r3, [r3, #0]
 80088e2:	681a      	ldr	r2, [r3, #0]
 80088e4:	68fb      	ldr	r3, [r7, #12]
 80088e6:	681b      	ldr	r3, [r3, #0]
 80088e8:	2101      	movs	r1, #1
 80088ea:	430a      	orrs	r2, r1
 80088ec:	601a      	str	r2, [r3, #0]
 80088ee:	e007      	b.n	8008900 <HAL_DMA_Start_IT+0xf8>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80088f0:	68fb      	ldr	r3, [r7, #12]
 80088f2:	2224      	movs	r2, #36	; 0x24
 80088f4:	2100      	movs	r1, #0
 80088f6:	5499      	strb	r1, [r3, r2]

    /* Remain BUSY */
    status = HAL_BUSY;
 80088f8:	2317      	movs	r3, #23
 80088fa:	18fb      	adds	r3, r7, r3
 80088fc:	2202      	movs	r2, #2
 80088fe:	701a      	strb	r2, [r3, #0]
  }

  /* Process unlocked */
  __HAL_UNLOCK(hdma);
 8008900:	68fb      	ldr	r3, [r7, #12]
 8008902:	2224      	movs	r2, #36	; 0x24
 8008904:	2100      	movs	r1, #0
 8008906:	5499      	strb	r1, [r3, r2]

  return status;
 8008908:	2317      	movs	r3, #23
 800890a:	18fb      	adds	r3, r7, r3
 800890c:	781b      	ldrb	r3, [r3, #0]
}
 800890e:	0018      	movs	r0, r3
 8008910:	46bd      	mov	sp, r7
 8008912:	b006      	add	sp, #24
 8008914:	bd80      	pop	{r7, pc}
	...

08008918 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8008918:	b580      	push	{r7, lr}
 800891a:	b084      	sub	sp, #16
 800891c:	af00      	add	r7, sp, #0
 800891e:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = DMA1->ISR;
 8008920:	4b55      	ldr	r3, [pc, #340]	; (8008a78 <HAL_DMA_IRQHandler+0x160>)
 8008922:	681b      	ldr	r3, [r3, #0]
 8008924:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8008926:	687b      	ldr	r3, [r7, #4]
 8008928:	681b      	ldr	r3, [r3, #0]
 800892a:	681b      	ldr	r3, [r3, #0]
 800892c:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 800892e:	687b      	ldr	r3, [r7, #4]
 8008930:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008932:	221c      	movs	r2, #28
 8008934:	4013      	ands	r3, r2
 8008936:	2204      	movs	r2, #4
 8008938:	409a      	lsls	r2, r3
 800893a:	0013      	movs	r3, r2
 800893c:	68fa      	ldr	r2, [r7, #12]
 800893e:	4013      	ands	r3, r2
 8008940:	d027      	beq.n	8008992 <HAL_DMA_IRQHandler+0x7a>
 8008942:	68bb      	ldr	r3, [r7, #8]
 8008944:	2204      	movs	r2, #4
 8008946:	4013      	ands	r3, r2
 8008948:	d023      	beq.n	8008992 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800894a:	687b      	ldr	r3, [r7, #4]
 800894c:	681b      	ldr	r3, [r3, #0]
 800894e:	681b      	ldr	r3, [r3, #0]
 8008950:	2220      	movs	r2, #32
 8008952:	4013      	ands	r3, r2
 8008954:	d107      	bne.n	8008966 <HAL_DMA_IRQHandler+0x4e>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8008956:	687b      	ldr	r3, [r7, #4]
 8008958:	681b      	ldr	r3, [r3, #0]
 800895a:	681a      	ldr	r2, [r3, #0]
 800895c:	687b      	ldr	r3, [r7, #4]
 800895e:	681b      	ldr	r3, [r3, #0]
 8008960:	2104      	movs	r1, #4
 8008962:	438a      	bics	r2, r1
 8008964:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU)));
 8008966:	4b44      	ldr	r3, [pc, #272]	; (8008a78 <HAL_DMA_IRQHandler+0x160>)
 8008968:	6859      	ldr	r1, [r3, #4]
 800896a:	687b      	ldr	r3, [r7, #4]
 800896c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800896e:	221c      	movs	r2, #28
 8008970:	4013      	ands	r3, r2
 8008972:	2204      	movs	r2, #4
 8008974:	409a      	lsls	r2, r3
 8008976:	4b40      	ldr	r3, [pc, #256]	; (8008a78 <HAL_DMA_IRQHandler+0x160>)
 8008978:	430a      	orrs	r2, r1
 800897a:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 800897c:	687b      	ldr	r3, [r7, #4]
 800897e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008980:	2b00      	cmp	r3, #0
 8008982:	d100      	bne.n	8008986 <HAL_DMA_IRQHandler+0x6e>
 8008984:	e073      	b.n	8008a6e <HAL_DMA_IRQHandler+0x156>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8008986:	687b      	ldr	r3, [r7, #4]
 8008988:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800898a:	687a      	ldr	r2, [r7, #4]
 800898c:	0010      	movs	r0, r2
 800898e:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8008990:	e06d      	b.n	8008a6e <HAL_DMA_IRQHandler+0x156>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_TC)))
 8008992:	687b      	ldr	r3, [r7, #4]
 8008994:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008996:	221c      	movs	r2, #28
 8008998:	4013      	ands	r3, r2
 800899a:	2202      	movs	r2, #2
 800899c:	409a      	lsls	r2, r3
 800899e:	0013      	movs	r3, r2
 80089a0:	68fa      	ldr	r2, [r7, #12]
 80089a2:	4013      	ands	r3, r2
 80089a4:	d02e      	beq.n	8008a04 <HAL_DMA_IRQHandler+0xec>
 80089a6:	68bb      	ldr	r3, [r7, #8]
 80089a8:	2202      	movs	r2, #2
 80089aa:	4013      	ands	r3, r2
 80089ac:	d02a      	beq.n	8008a04 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80089ae:	687b      	ldr	r3, [r7, #4]
 80089b0:	681b      	ldr	r3, [r3, #0]
 80089b2:	681b      	ldr	r3, [r3, #0]
 80089b4:	2220      	movs	r2, #32
 80089b6:	4013      	ands	r3, r2
 80089b8:	d10b      	bne.n	80089d2 <HAL_DMA_IRQHandler+0xba>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80089ba:	687b      	ldr	r3, [r7, #4]
 80089bc:	681b      	ldr	r3, [r3, #0]
 80089be:	681a      	ldr	r2, [r3, #0]
 80089c0:	687b      	ldr	r3, [r7, #4]
 80089c2:	681b      	ldr	r3, [r3, #0]
 80089c4:	210a      	movs	r1, #10
 80089c6:	438a      	bics	r2, r1
 80089c8:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80089ca:	687b      	ldr	r3, [r7, #4]
 80089cc:	2225      	movs	r2, #37	; 0x25
 80089ce:	2101      	movs	r1, #1
 80089d0:	5499      	strb	r1, [r3, r2]
    }
    /* Clear the transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1cU)));
 80089d2:	4b29      	ldr	r3, [pc, #164]	; (8008a78 <HAL_DMA_IRQHandler+0x160>)
 80089d4:	6859      	ldr	r1, [r3, #4]
 80089d6:	687b      	ldr	r3, [r7, #4]
 80089d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80089da:	221c      	movs	r2, #28
 80089dc:	4013      	ands	r3, r2
 80089de:	2202      	movs	r2, #2
 80089e0:	409a      	lsls	r2, r3
 80089e2:	4b25      	ldr	r3, [pc, #148]	; (8008a78 <HAL_DMA_IRQHandler+0x160>)
 80089e4:	430a      	orrs	r2, r1
 80089e6:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80089e8:	687b      	ldr	r3, [r7, #4]
 80089ea:	2224      	movs	r2, #36	; 0x24
 80089ec:	2100      	movs	r1, #0
 80089ee:	5499      	strb	r1, [r3, r2]

    if (hdma->XferCpltCallback != NULL)
 80089f0:	687b      	ldr	r3, [r7, #4]
 80089f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80089f4:	2b00      	cmp	r3, #0
 80089f6:	d03a      	beq.n	8008a6e <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80089f8:	687b      	ldr	r3, [r7, #4]
 80089fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80089fc:	687a      	ldr	r2, [r7, #4]
 80089fe:	0010      	movs	r0, r2
 8008a00:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8008a02:	e034      	b.n	8008a6e <HAL_DMA_IRQHandler+0x156>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1cU)))!= 0U) && ((source_it & DMA_IT_TE) != 0U))
 8008a04:	687b      	ldr	r3, [r7, #4]
 8008a06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008a08:	221c      	movs	r2, #28
 8008a0a:	4013      	ands	r3, r2
 8008a0c:	2208      	movs	r2, #8
 8008a0e:	409a      	lsls	r2, r3
 8008a10:	0013      	movs	r3, r2
 8008a12:	68fa      	ldr	r2, [r7, #12]
 8008a14:	4013      	ands	r3, r2
 8008a16:	d02b      	beq.n	8008a70 <HAL_DMA_IRQHandler+0x158>
 8008a18:	68bb      	ldr	r3, [r7, #8]
 8008a1a:	2208      	movs	r2, #8
 8008a1c:	4013      	ands	r3, r2
 8008a1e:	d027      	beq.n	8008a70 <HAL_DMA_IRQHandler+0x158>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8008a20:	687b      	ldr	r3, [r7, #4]
 8008a22:	681b      	ldr	r3, [r3, #0]
 8008a24:	681a      	ldr	r2, [r3, #0]
 8008a26:	687b      	ldr	r3, [r7, #4]
 8008a28:	681b      	ldr	r3, [r3, #0]
 8008a2a:	210e      	movs	r1, #14
 8008a2c:	438a      	bics	r2, r1
 8008a2e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex& 0x1cU)));
 8008a30:	4b11      	ldr	r3, [pc, #68]	; (8008a78 <HAL_DMA_IRQHandler+0x160>)
 8008a32:	6859      	ldr	r1, [r3, #4]
 8008a34:	687b      	ldr	r3, [r7, #4]
 8008a36:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008a38:	221c      	movs	r2, #28
 8008a3a:	4013      	ands	r3, r2
 8008a3c:	2201      	movs	r2, #1
 8008a3e:	409a      	lsls	r2, r3
 8008a40:	4b0d      	ldr	r3, [pc, #52]	; (8008a78 <HAL_DMA_IRQHandler+0x160>)
 8008a42:	430a      	orrs	r2, r1
 8008a44:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8008a46:	687b      	ldr	r3, [r7, #4]
 8008a48:	2201      	movs	r2, #1
 8008a4a:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8008a4c:	687b      	ldr	r3, [r7, #4]
 8008a4e:	2225      	movs	r2, #37	; 0x25
 8008a50:	2101      	movs	r1, #1
 8008a52:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8008a54:	687b      	ldr	r3, [r7, #4]
 8008a56:	2224      	movs	r2, #36	; 0x24
 8008a58:	2100      	movs	r1, #0
 8008a5a:	5499      	strb	r1, [r3, r2]

    if (hdma->XferErrorCallback != NULL)
 8008a5c:	687b      	ldr	r3, [r7, #4]
 8008a5e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008a60:	2b00      	cmp	r3, #0
 8008a62:	d005      	beq.n	8008a70 <HAL_DMA_IRQHandler+0x158>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8008a64:	687b      	ldr	r3, [r7, #4]
 8008a66:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008a68:	687a      	ldr	r2, [r7, #4]
 8008a6a:	0010      	movs	r0, r2
 8008a6c:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8008a6e:	46c0      	nop			; (mov r8, r8)
 8008a70:	46c0      	nop			; (mov r8, r8)
}
 8008a72:	46bd      	mov	sp, r7
 8008a74:	b004      	add	sp, #16
 8008a76:	bd80      	pop	{r7, pc}
 8008a78:	40020000 	.word	0x40020000

08008a7c <DMA_SetConfig>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8008a7c:	b580      	push	{r7, lr}
 8008a7e:	b084      	sub	sp, #16
 8008a80:	af00      	add	r7, sp, #0
 8008a82:	60f8      	str	r0, [r7, #12]
 8008a84:	60b9      	str	r1, [r7, #8]
 8008a86:	607a      	str	r2, [r7, #4]
 8008a88:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8008a8a:	68fb      	ldr	r3, [r7, #12]
 8008a8c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008a8e:	68fa      	ldr	r2, [r7, #12]
 8008a90:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8008a92:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8008a94:	68fb      	ldr	r3, [r7, #12]
 8008a96:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008a98:	2b00      	cmp	r3, #0
 8008a9a:	d004      	beq.n	8008aa6 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8008a9c:	68fb      	ldr	r3, [r7, #12]
 8008a9e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008aa0:	68fa      	ldr	r2, [r7, #12]
 8008aa2:	6d92      	ldr	r2, [r2, #88]	; 0x58
 8008aa4:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1cU)));
 8008aa6:	4b14      	ldr	r3, [pc, #80]	; (8008af8 <DMA_SetConfig+0x7c>)
 8008aa8:	6859      	ldr	r1, [r3, #4]
 8008aaa:	68fb      	ldr	r3, [r7, #12]
 8008aac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008aae:	221c      	movs	r2, #28
 8008ab0:	4013      	ands	r3, r2
 8008ab2:	2201      	movs	r2, #1
 8008ab4:	409a      	lsls	r2, r3
 8008ab6:	4b10      	ldr	r3, [pc, #64]	; (8008af8 <DMA_SetConfig+0x7c>)
 8008ab8:	430a      	orrs	r2, r1
 8008aba:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8008abc:	68fb      	ldr	r3, [r7, #12]
 8008abe:	681b      	ldr	r3, [r3, #0]
 8008ac0:	683a      	ldr	r2, [r7, #0]
 8008ac2:	605a      	str	r2, [r3, #4]

  /* Peripheral to Memory */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8008ac4:	68fb      	ldr	r3, [r7, #12]
 8008ac6:	689b      	ldr	r3, [r3, #8]
 8008ac8:	2b10      	cmp	r3, #16
 8008aca:	d108      	bne.n	8008ade <DMA_SetConfig+0x62>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8008acc:	68fb      	ldr	r3, [r7, #12]
 8008ace:	681b      	ldr	r3, [r3, #0]
 8008ad0:	687a      	ldr	r2, [r7, #4]
 8008ad2:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8008ad4:	68fb      	ldr	r3, [r7, #12]
 8008ad6:	681b      	ldr	r3, [r3, #0]
 8008ad8:	68ba      	ldr	r2, [r7, #8]
 8008ada:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8008adc:	e007      	b.n	8008aee <DMA_SetConfig+0x72>
    hdma->Instance->CPAR = SrcAddress;
 8008ade:	68fb      	ldr	r3, [r7, #12]
 8008ae0:	681b      	ldr	r3, [r3, #0]
 8008ae2:	68ba      	ldr	r2, [r7, #8]
 8008ae4:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8008ae6:	68fb      	ldr	r3, [r7, #12]
 8008ae8:	681b      	ldr	r3, [r3, #0]
 8008aea:	687a      	ldr	r2, [r7, #4]
 8008aec:	60da      	str	r2, [r3, #12]
}
 8008aee:	46c0      	nop			; (mov r8, r8)
 8008af0:	46bd      	mov	sp, r7
 8008af2:	b004      	add	sp, #16
 8008af4:	bd80      	pop	{r7, pc}
 8008af6:	46c0      	nop			; (mov r8, r8)
 8008af8:	40020000 	.word	0x40020000

08008afc <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8008afc:	b580      	push	{r7, lr}
 8008afe:	b084      	sub	sp, #16
 8008b00:	af00      	add	r7, sp, #0
 8008b02:	6078      	str	r0, [r7, #4]
  uint32_t channel_number;

  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8008b04:	687b      	ldr	r3, [r7, #4]
 8008b06:	681b      	ldr	r3, [r3, #0]
 8008b08:	001a      	movs	r2, r3
 8008b0a:	23ff      	movs	r3, #255	; 0xff
 8008b0c:	4013      	ands	r3, r2
 8008b0e:	3b08      	subs	r3, #8
 8008b10:	2114      	movs	r1, #20
 8008b12:	0018      	movs	r0, r3
 8008b14:	f7f7 faf6 	bl	8000104 <__udivsi3>
 8008b18:	0003      	movs	r3, r0
 8008b1a:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)((uint32_t)DMAMUX1_Channel0 + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8008b1c:	687b      	ldr	r3, [r7, #4]
 8008b1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008b20:	089b      	lsrs	r3, r3, #2
 8008b22:	4a0a      	ldr	r2, [pc, #40]	; (8008b4c <DMA_CalcDMAMUXChannelBaseAndMask+0x50>)
 8008b24:	4694      	mov	ip, r2
 8008b26:	4463      	add	r3, ip
 8008b28:	009b      	lsls	r3, r3, #2
 8008b2a:	001a      	movs	r2, r3
 8008b2c:	687b      	ldr	r3, [r7, #4]
 8008b2e:	645a      	str	r2, [r3, #68]	; 0x44
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8008b30:	687b      	ldr	r3, [r7, #4]
 8008b32:	4a07      	ldr	r2, [pc, #28]	; (8008b50 <DMA_CalcDMAMUXChannelBaseAndMask+0x54>)
 8008b34:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1cU);
 8008b36:	68fb      	ldr	r3, [r7, #12]
 8008b38:	221c      	movs	r2, #28
 8008b3a:	4013      	ands	r3, r2
 8008b3c:	2201      	movs	r2, #1
 8008b3e:	409a      	lsls	r2, r3
 8008b40:	687b      	ldr	r3, [r7, #4]
 8008b42:	64da      	str	r2, [r3, #76]	; 0x4c
}
 8008b44:	46c0      	nop			; (mov r8, r8)
 8008b46:	46bd      	mov	sp, r7
 8008b48:	b004      	add	sp, #16
 8008b4a:	bd80      	pop	{r7, pc}
 8008b4c:	10008200 	.word	0x10008200
 8008b50:	40020880 	.word	0x40020880

08008b54 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8008b54:	b580      	push	{r7, lr}
 8008b56:	b084      	sub	sp, #16
 8008b58:	af00      	add	r7, sp, #0
 8008b5a:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8008b5c:	687b      	ldr	r3, [r7, #4]
 8008b5e:	685b      	ldr	r3, [r3, #4]
 8008b60:	22ff      	movs	r2, #255	; 0xff
 8008b62:	4013      	ands	r3, r2
 8008b64:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8008b66:	68fb      	ldr	r3, [r7, #12]
 8008b68:	4a0a      	ldr	r2, [pc, #40]	; (8008b94 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8008b6a:	4694      	mov	ip, r2
 8008b6c:	4463      	add	r3, ip
 8008b6e:	009b      	lsls	r3, r3, #2
 8008b70:	001a      	movs	r2, r3
 8008b72:	687b      	ldr	r3, [r7, #4]
 8008b74:	651a      	str	r2, [r3, #80]	; 0x50

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8008b76:	687b      	ldr	r3, [r7, #4]
 8008b78:	4a07      	ldr	r2, [pc, #28]	; (8008b98 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8008b7a:	655a      	str	r2, [r3, #84]	; 0x54

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to 4, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 8008b7c:	68fb      	ldr	r3, [r7, #12]
 8008b7e:	3b01      	subs	r3, #1
 8008b80:	2203      	movs	r2, #3
 8008b82:	4013      	ands	r3, r2
 8008b84:	2201      	movs	r2, #1
 8008b86:	409a      	lsls	r2, r3
 8008b88:	687b      	ldr	r3, [r7, #4]
 8008b8a:	659a      	str	r2, [r3, #88]	; 0x58
}
 8008b8c:	46c0      	nop			; (mov r8, r8)
 8008b8e:	46bd      	mov	sp, r7
 8008b90:	b004      	add	sp, #16
 8008b92:	bd80      	pop	{r7, pc}
 8008b94:	1000823f 	.word	0x1000823f
 8008b98:	40020940 	.word	0x40020940

08008b9c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8008b9c:	b580      	push	{r7, lr}
 8008b9e:	b086      	sub	sp, #24
 8008ba0:	af00      	add	r7, sp, #0
 8008ba2:	6078      	str	r0, [r7, #4]
 8008ba4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8008ba6:	2300      	movs	r3, #0
 8008ba8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8008baa:	e147      	b.n	8008e3c <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8008bac:	683b      	ldr	r3, [r7, #0]
 8008bae:	681b      	ldr	r3, [r3, #0]
 8008bb0:	2101      	movs	r1, #1
 8008bb2:	697a      	ldr	r2, [r7, #20]
 8008bb4:	4091      	lsls	r1, r2
 8008bb6:	000a      	movs	r2, r1
 8008bb8:	4013      	ands	r3, r2
 8008bba:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8008bbc:	68fb      	ldr	r3, [r7, #12]
 8008bbe:	2b00      	cmp	r3, #0
 8008bc0:	d100      	bne.n	8008bc4 <HAL_GPIO_Init+0x28>
 8008bc2:	e138      	b.n	8008e36 <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8008bc4:	683b      	ldr	r3, [r7, #0]
 8008bc6:	685b      	ldr	r3, [r3, #4]
 8008bc8:	2b02      	cmp	r3, #2
 8008bca:	d003      	beq.n	8008bd4 <HAL_GPIO_Init+0x38>
 8008bcc:	683b      	ldr	r3, [r7, #0]
 8008bce:	685b      	ldr	r3, [r3, #4]
 8008bd0:	2b12      	cmp	r3, #18
 8008bd2:	d123      	bne.n	8008c1c <HAL_GPIO_Init+0x80>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8008bd4:	697b      	ldr	r3, [r7, #20]
 8008bd6:	08da      	lsrs	r2, r3, #3
 8008bd8:	687b      	ldr	r3, [r7, #4]
 8008bda:	3208      	adds	r2, #8
 8008bdc:	0092      	lsls	r2, r2, #2
 8008bde:	58d3      	ldr	r3, [r2, r3]
 8008be0:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8008be2:	697b      	ldr	r3, [r7, #20]
 8008be4:	2207      	movs	r2, #7
 8008be6:	4013      	ands	r3, r2
 8008be8:	009b      	lsls	r3, r3, #2
 8008bea:	220f      	movs	r2, #15
 8008bec:	409a      	lsls	r2, r3
 8008bee:	0013      	movs	r3, r2
 8008bf0:	43da      	mvns	r2, r3
 8008bf2:	693b      	ldr	r3, [r7, #16]
 8008bf4:	4013      	ands	r3, r2
 8008bf6:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8008bf8:	683b      	ldr	r3, [r7, #0]
 8008bfa:	691a      	ldr	r2, [r3, #16]
 8008bfc:	697b      	ldr	r3, [r7, #20]
 8008bfe:	2107      	movs	r1, #7
 8008c00:	400b      	ands	r3, r1
 8008c02:	009b      	lsls	r3, r3, #2
 8008c04:	409a      	lsls	r2, r3
 8008c06:	0013      	movs	r3, r2
 8008c08:	693a      	ldr	r2, [r7, #16]
 8008c0a:	4313      	orrs	r3, r2
 8008c0c:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8008c0e:	697b      	ldr	r3, [r7, #20]
 8008c10:	08da      	lsrs	r2, r3, #3
 8008c12:	687b      	ldr	r3, [r7, #4]
 8008c14:	3208      	adds	r2, #8
 8008c16:	0092      	lsls	r2, r2, #2
 8008c18:	6939      	ldr	r1, [r7, #16]
 8008c1a:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8008c1c:	687b      	ldr	r3, [r7, #4]
 8008c1e:	681b      	ldr	r3, [r3, #0]
 8008c20:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8008c22:	697b      	ldr	r3, [r7, #20]
 8008c24:	005b      	lsls	r3, r3, #1
 8008c26:	2203      	movs	r2, #3
 8008c28:	409a      	lsls	r2, r3
 8008c2a:	0013      	movs	r3, r2
 8008c2c:	43da      	mvns	r2, r3
 8008c2e:	693b      	ldr	r3, [r7, #16]
 8008c30:	4013      	ands	r3, r2
 8008c32:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8008c34:	683b      	ldr	r3, [r7, #0]
 8008c36:	685b      	ldr	r3, [r3, #4]
 8008c38:	2203      	movs	r2, #3
 8008c3a:	401a      	ands	r2, r3
 8008c3c:	697b      	ldr	r3, [r7, #20]
 8008c3e:	005b      	lsls	r3, r3, #1
 8008c40:	409a      	lsls	r2, r3
 8008c42:	0013      	movs	r3, r2
 8008c44:	693a      	ldr	r2, [r7, #16]
 8008c46:	4313      	orrs	r3, r2
 8008c48:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8008c4a:	687b      	ldr	r3, [r7, #4]
 8008c4c:	693a      	ldr	r2, [r7, #16]
 8008c4e:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8008c50:	683b      	ldr	r3, [r7, #0]
 8008c52:	685b      	ldr	r3, [r3, #4]
 8008c54:	2b01      	cmp	r3, #1
 8008c56:	d00b      	beq.n	8008c70 <HAL_GPIO_Init+0xd4>
 8008c58:	683b      	ldr	r3, [r7, #0]
 8008c5a:	685b      	ldr	r3, [r3, #4]
 8008c5c:	2b02      	cmp	r3, #2
 8008c5e:	d007      	beq.n	8008c70 <HAL_GPIO_Init+0xd4>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8008c60:	683b      	ldr	r3, [r7, #0]
 8008c62:	685b      	ldr	r3, [r3, #4]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8008c64:	2b11      	cmp	r3, #17
 8008c66:	d003      	beq.n	8008c70 <HAL_GPIO_Init+0xd4>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8008c68:	683b      	ldr	r3, [r7, #0]
 8008c6a:	685b      	ldr	r3, [r3, #4]
 8008c6c:	2b12      	cmp	r3, #18
 8008c6e:	d130      	bne.n	8008cd2 <HAL_GPIO_Init+0x136>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8008c70:	687b      	ldr	r3, [r7, #4]
 8008c72:	689b      	ldr	r3, [r3, #8]
 8008c74:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8008c76:	697b      	ldr	r3, [r7, #20]
 8008c78:	005b      	lsls	r3, r3, #1
 8008c7a:	2203      	movs	r2, #3
 8008c7c:	409a      	lsls	r2, r3
 8008c7e:	0013      	movs	r3, r2
 8008c80:	43da      	mvns	r2, r3
 8008c82:	693b      	ldr	r3, [r7, #16]
 8008c84:	4013      	ands	r3, r2
 8008c86:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8008c88:	683b      	ldr	r3, [r7, #0]
 8008c8a:	68da      	ldr	r2, [r3, #12]
 8008c8c:	697b      	ldr	r3, [r7, #20]
 8008c8e:	005b      	lsls	r3, r3, #1
 8008c90:	409a      	lsls	r2, r3
 8008c92:	0013      	movs	r3, r2
 8008c94:	693a      	ldr	r2, [r7, #16]
 8008c96:	4313      	orrs	r3, r2
 8008c98:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8008c9a:	687b      	ldr	r3, [r7, #4]
 8008c9c:	693a      	ldr	r2, [r7, #16]
 8008c9e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8008ca0:	687b      	ldr	r3, [r7, #4]
 8008ca2:	685b      	ldr	r3, [r3, #4]
 8008ca4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8008ca6:	2201      	movs	r2, #1
 8008ca8:	697b      	ldr	r3, [r7, #20]
 8008caa:	409a      	lsls	r2, r3
 8008cac:	0013      	movs	r3, r2
 8008cae:	43da      	mvns	r2, r3
 8008cb0:	693b      	ldr	r3, [r7, #16]
 8008cb2:	4013      	ands	r3, r2
 8008cb4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8008cb6:	683b      	ldr	r3, [r7, #0]
 8008cb8:	685b      	ldr	r3, [r3, #4]
 8008cba:	091b      	lsrs	r3, r3, #4
 8008cbc:	2201      	movs	r2, #1
 8008cbe:	401a      	ands	r2, r3
 8008cc0:	697b      	ldr	r3, [r7, #20]
 8008cc2:	409a      	lsls	r2, r3
 8008cc4:	0013      	movs	r3, r2
 8008cc6:	693a      	ldr	r2, [r7, #16]
 8008cc8:	4313      	orrs	r3, r2
 8008cca:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8008ccc:	687b      	ldr	r3, [r7, #4]
 8008cce:	693a      	ldr	r2, [r7, #16]
 8008cd0:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8008cd2:	687b      	ldr	r3, [r7, #4]
 8008cd4:	68db      	ldr	r3, [r3, #12]
 8008cd6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8008cd8:	697b      	ldr	r3, [r7, #20]
 8008cda:	005b      	lsls	r3, r3, #1
 8008cdc:	2203      	movs	r2, #3
 8008cde:	409a      	lsls	r2, r3
 8008ce0:	0013      	movs	r3, r2
 8008ce2:	43da      	mvns	r2, r3
 8008ce4:	693b      	ldr	r3, [r7, #16]
 8008ce6:	4013      	ands	r3, r2
 8008ce8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8008cea:	683b      	ldr	r3, [r7, #0]
 8008cec:	689a      	ldr	r2, [r3, #8]
 8008cee:	697b      	ldr	r3, [r7, #20]
 8008cf0:	005b      	lsls	r3, r3, #1
 8008cf2:	409a      	lsls	r2, r3
 8008cf4:	0013      	movs	r3, r2
 8008cf6:	693a      	ldr	r2, [r7, #16]
 8008cf8:	4313      	orrs	r3, r2
 8008cfa:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8008cfc:	687b      	ldr	r3, [r7, #4]
 8008cfe:	693a      	ldr	r2, [r7, #16]
 8008d00:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8008d02:	683b      	ldr	r3, [r7, #0]
 8008d04:	685a      	ldr	r2, [r3, #4]
 8008d06:	2380      	movs	r3, #128	; 0x80
 8008d08:	055b      	lsls	r3, r3, #21
 8008d0a:	4013      	ands	r3, r2
 8008d0c:	d100      	bne.n	8008d10 <HAL_GPIO_Init+0x174>
 8008d0e:	e092      	b.n	8008e36 <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 8008d10:	4a50      	ldr	r2, [pc, #320]	; (8008e54 <HAL_GPIO_Init+0x2b8>)
 8008d12:	697b      	ldr	r3, [r7, #20]
 8008d14:	089b      	lsrs	r3, r3, #2
 8008d16:	3318      	adds	r3, #24
 8008d18:	009b      	lsls	r3, r3, #2
 8008d1a:	589b      	ldr	r3, [r3, r2]
 8008d1c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8008d1e:	697b      	ldr	r3, [r7, #20]
 8008d20:	2203      	movs	r2, #3
 8008d22:	4013      	ands	r3, r2
 8008d24:	00db      	lsls	r3, r3, #3
 8008d26:	220f      	movs	r2, #15
 8008d28:	409a      	lsls	r2, r3
 8008d2a:	0013      	movs	r3, r2
 8008d2c:	43da      	mvns	r2, r3
 8008d2e:	693b      	ldr	r3, [r7, #16]
 8008d30:	4013      	ands	r3, r2
 8008d32:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8008d34:	687a      	ldr	r2, [r7, #4]
 8008d36:	23a0      	movs	r3, #160	; 0xa0
 8008d38:	05db      	lsls	r3, r3, #23
 8008d3a:	429a      	cmp	r2, r3
 8008d3c:	d013      	beq.n	8008d66 <HAL_GPIO_Init+0x1ca>
 8008d3e:	687b      	ldr	r3, [r7, #4]
 8008d40:	4a45      	ldr	r2, [pc, #276]	; (8008e58 <HAL_GPIO_Init+0x2bc>)
 8008d42:	4293      	cmp	r3, r2
 8008d44:	d00d      	beq.n	8008d62 <HAL_GPIO_Init+0x1c6>
 8008d46:	687b      	ldr	r3, [r7, #4]
 8008d48:	4a44      	ldr	r2, [pc, #272]	; (8008e5c <HAL_GPIO_Init+0x2c0>)
 8008d4a:	4293      	cmp	r3, r2
 8008d4c:	d007      	beq.n	8008d5e <HAL_GPIO_Init+0x1c2>
 8008d4e:	687b      	ldr	r3, [r7, #4]
 8008d50:	4a43      	ldr	r2, [pc, #268]	; (8008e60 <HAL_GPIO_Init+0x2c4>)
 8008d52:	4293      	cmp	r3, r2
 8008d54:	d101      	bne.n	8008d5a <HAL_GPIO_Init+0x1be>
 8008d56:	2303      	movs	r3, #3
 8008d58:	e006      	b.n	8008d68 <HAL_GPIO_Init+0x1cc>
 8008d5a:	2305      	movs	r3, #5
 8008d5c:	e004      	b.n	8008d68 <HAL_GPIO_Init+0x1cc>
 8008d5e:	2302      	movs	r3, #2
 8008d60:	e002      	b.n	8008d68 <HAL_GPIO_Init+0x1cc>
 8008d62:	2301      	movs	r3, #1
 8008d64:	e000      	b.n	8008d68 <HAL_GPIO_Init+0x1cc>
 8008d66:	2300      	movs	r3, #0
 8008d68:	697a      	ldr	r2, [r7, #20]
 8008d6a:	2103      	movs	r1, #3
 8008d6c:	400a      	ands	r2, r1
 8008d6e:	00d2      	lsls	r2, r2, #3
 8008d70:	4093      	lsls	r3, r2
 8008d72:	693a      	ldr	r2, [r7, #16]
 8008d74:	4313      	orrs	r3, r2
 8008d76:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8008d78:	4936      	ldr	r1, [pc, #216]	; (8008e54 <HAL_GPIO_Init+0x2b8>)
 8008d7a:	697b      	ldr	r3, [r7, #20]
 8008d7c:	089b      	lsrs	r3, r3, #2
 8008d7e:	3318      	adds	r3, #24
 8008d80:	009b      	lsls	r3, r3, #2
 8008d82:	693a      	ldr	r2, [r7, #16]
 8008d84:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8008d86:	4a33      	ldr	r2, [pc, #204]	; (8008e54 <HAL_GPIO_Init+0x2b8>)
 8008d88:	2380      	movs	r3, #128	; 0x80
 8008d8a:	58d3      	ldr	r3, [r2, r3]
 8008d8c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8008d8e:	68fb      	ldr	r3, [r7, #12]
 8008d90:	43da      	mvns	r2, r3
 8008d92:	693b      	ldr	r3, [r7, #16]
 8008d94:	4013      	ands	r3, r2
 8008d96:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8008d98:	683b      	ldr	r3, [r7, #0]
 8008d9a:	685a      	ldr	r2, [r3, #4]
 8008d9c:	2380      	movs	r3, #128	; 0x80
 8008d9e:	025b      	lsls	r3, r3, #9
 8008da0:	4013      	ands	r3, r2
 8008da2:	d003      	beq.n	8008dac <HAL_GPIO_Init+0x210>
        {
          temp |= iocurrent;
 8008da4:	693a      	ldr	r2, [r7, #16]
 8008da6:	68fb      	ldr	r3, [r7, #12]
 8008da8:	4313      	orrs	r3, r2
 8008daa:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8008dac:	4929      	ldr	r1, [pc, #164]	; (8008e54 <HAL_GPIO_Init+0x2b8>)
 8008dae:	2280      	movs	r2, #128	; 0x80
 8008db0:	693b      	ldr	r3, [r7, #16]
 8008db2:	508b      	str	r3, [r1, r2]

        temp = EXTI->EMR1;
 8008db4:	4a27      	ldr	r2, [pc, #156]	; (8008e54 <HAL_GPIO_Init+0x2b8>)
 8008db6:	2384      	movs	r3, #132	; 0x84
 8008db8:	58d3      	ldr	r3, [r2, r3]
 8008dba:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8008dbc:	68fb      	ldr	r3, [r7, #12]
 8008dbe:	43da      	mvns	r2, r3
 8008dc0:	693b      	ldr	r3, [r7, #16]
 8008dc2:	4013      	ands	r3, r2
 8008dc4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8008dc6:	683b      	ldr	r3, [r7, #0]
 8008dc8:	685a      	ldr	r2, [r3, #4]
 8008dca:	2380      	movs	r3, #128	; 0x80
 8008dcc:	029b      	lsls	r3, r3, #10
 8008dce:	4013      	ands	r3, r2
 8008dd0:	d003      	beq.n	8008dda <HAL_GPIO_Init+0x23e>
        {
          temp |= iocurrent;
 8008dd2:	693a      	ldr	r2, [r7, #16]
 8008dd4:	68fb      	ldr	r3, [r7, #12]
 8008dd6:	4313      	orrs	r3, r2
 8008dd8:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8008dda:	491e      	ldr	r1, [pc, #120]	; (8008e54 <HAL_GPIO_Init+0x2b8>)
 8008ddc:	2284      	movs	r2, #132	; 0x84
 8008dde:	693b      	ldr	r3, [r7, #16]
 8008de0:	508b      	str	r3, [r1, r2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8008de2:	4b1c      	ldr	r3, [pc, #112]	; (8008e54 <HAL_GPIO_Init+0x2b8>)
 8008de4:	681b      	ldr	r3, [r3, #0]
 8008de6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8008de8:	68fb      	ldr	r3, [r7, #12]
 8008dea:	43da      	mvns	r2, r3
 8008dec:	693b      	ldr	r3, [r7, #16]
 8008dee:	4013      	ands	r3, r2
 8008df0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8008df2:	683b      	ldr	r3, [r7, #0]
 8008df4:	685a      	ldr	r2, [r3, #4]
 8008df6:	2380      	movs	r3, #128	; 0x80
 8008df8:	035b      	lsls	r3, r3, #13
 8008dfa:	4013      	ands	r3, r2
 8008dfc:	d003      	beq.n	8008e06 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8008dfe:	693a      	ldr	r2, [r7, #16]
 8008e00:	68fb      	ldr	r3, [r7, #12]
 8008e02:	4313      	orrs	r3, r2
 8008e04:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8008e06:	4b13      	ldr	r3, [pc, #76]	; (8008e54 <HAL_GPIO_Init+0x2b8>)
 8008e08:	693a      	ldr	r2, [r7, #16]
 8008e0a:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 8008e0c:	4b11      	ldr	r3, [pc, #68]	; (8008e54 <HAL_GPIO_Init+0x2b8>)
 8008e0e:	685b      	ldr	r3, [r3, #4]
 8008e10:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8008e12:	68fb      	ldr	r3, [r7, #12]
 8008e14:	43da      	mvns	r2, r3
 8008e16:	693b      	ldr	r3, [r7, #16]
 8008e18:	4013      	ands	r3, r2
 8008e1a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8008e1c:	683b      	ldr	r3, [r7, #0]
 8008e1e:	685a      	ldr	r2, [r3, #4]
 8008e20:	2380      	movs	r3, #128	; 0x80
 8008e22:	039b      	lsls	r3, r3, #14
 8008e24:	4013      	ands	r3, r2
 8008e26:	d003      	beq.n	8008e30 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8008e28:	693a      	ldr	r2, [r7, #16]
 8008e2a:	68fb      	ldr	r3, [r7, #12]
 8008e2c:	4313      	orrs	r3, r2
 8008e2e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8008e30:	4b08      	ldr	r3, [pc, #32]	; (8008e54 <HAL_GPIO_Init+0x2b8>)
 8008e32:	693a      	ldr	r2, [r7, #16]
 8008e34:	605a      	str	r2, [r3, #4]
      }
    }

    position++;
 8008e36:	697b      	ldr	r3, [r7, #20]
 8008e38:	3301      	adds	r3, #1
 8008e3a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8008e3c:	683b      	ldr	r3, [r7, #0]
 8008e3e:	681a      	ldr	r2, [r3, #0]
 8008e40:	697b      	ldr	r3, [r7, #20]
 8008e42:	40da      	lsrs	r2, r3
 8008e44:	1e13      	subs	r3, r2, #0
 8008e46:	d000      	beq.n	8008e4a <HAL_GPIO_Init+0x2ae>
 8008e48:	e6b0      	b.n	8008bac <HAL_GPIO_Init+0x10>
  }
}
 8008e4a:	46c0      	nop			; (mov r8, r8)
 8008e4c:	46bd      	mov	sp, r7
 8008e4e:	b006      	add	sp, #24
 8008e50:	bd80      	pop	{r7, pc}
 8008e52:	46c0      	nop			; (mov r8, r8)
 8008e54:	40021800 	.word	0x40021800
 8008e58:	50000400 	.word	0x50000400
 8008e5c:	50000800 	.word	0x50000800
 8008e60:	50000c00 	.word	0x50000c00

08008e64 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8008e64:	b580      	push	{r7, lr}
 8008e66:	b082      	sub	sp, #8
 8008e68:	af00      	add	r7, sp, #0
 8008e6a:	6078      	str	r0, [r7, #4]
 8008e6c:	0008      	movs	r0, r1
 8008e6e:	0011      	movs	r1, r2
 8008e70:	1cbb      	adds	r3, r7, #2
 8008e72:	1c02      	adds	r2, r0, #0
 8008e74:	801a      	strh	r2, [r3, #0]
 8008e76:	1c7b      	adds	r3, r7, #1
 8008e78:	1c0a      	adds	r2, r1, #0
 8008e7a:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8008e7c:	1c7b      	adds	r3, r7, #1
 8008e7e:	781b      	ldrb	r3, [r3, #0]
 8008e80:	2b00      	cmp	r3, #0
 8008e82:	d004      	beq.n	8008e8e <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8008e84:	1cbb      	adds	r3, r7, #2
 8008e86:	881a      	ldrh	r2, [r3, #0]
 8008e88:	687b      	ldr	r3, [r7, #4]
 8008e8a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8008e8c:	e003      	b.n	8008e96 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8008e8e:	1cbb      	adds	r3, r7, #2
 8008e90:	881a      	ldrh	r2, [r3, #0]
 8008e92:	687b      	ldr	r3, [r7, #4]
 8008e94:	629a      	str	r2, [r3, #40]	; 0x28
}
 8008e96:	46c0      	nop			; (mov r8, r8)
 8008e98:	46bd      	mov	sp, r7
 8008e9a:	b002      	add	sp, #8
 8008e9c:	bd80      	pop	{r7, pc}
	...

08008ea0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8008ea0:	b580      	push	{r7, lr}
 8008ea2:	b082      	sub	sp, #8
 8008ea4:	af00      	add	r7, sp, #0
 8008ea6:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8008ea8:	687b      	ldr	r3, [r7, #4]
 8008eaa:	2b00      	cmp	r3, #0
 8008eac:	d101      	bne.n	8008eb2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8008eae:	2301      	movs	r3, #1
 8008eb0:	e082      	b.n	8008fb8 <HAL_I2C_Init+0x118>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8008eb2:	687b      	ldr	r3, [r7, #4]
 8008eb4:	2241      	movs	r2, #65	; 0x41
 8008eb6:	5c9b      	ldrb	r3, [r3, r2]
 8008eb8:	b2db      	uxtb	r3, r3
 8008eba:	2b00      	cmp	r3, #0
 8008ebc:	d107      	bne.n	8008ece <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8008ebe:	687b      	ldr	r3, [r7, #4]
 8008ec0:	2240      	movs	r2, #64	; 0x40
 8008ec2:	2100      	movs	r1, #0
 8008ec4:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8008ec6:	687b      	ldr	r3, [r7, #4]
 8008ec8:	0018      	movs	r0, r3
 8008eca:	f7fa fe07 	bl	8003adc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8008ece:	687b      	ldr	r3, [r7, #4]
 8008ed0:	2241      	movs	r2, #65	; 0x41
 8008ed2:	2124      	movs	r1, #36	; 0x24
 8008ed4:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8008ed6:	687b      	ldr	r3, [r7, #4]
 8008ed8:	681b      	ldr	r3, [r3, #0]
 8008eda:	681a      	ldr	r2, [r3, #0]
 8008edc:	687b      	ldr	r3, [r7, #4]
 8008ede:	681b      	ldr	r3, [r3, #0]
 8008ee0:	2101      	movs	r1, #1
 8008ee2:	438a      	bics	r2, r1
 8008ee4:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8008ee6:	687b      	ldr	r3, [r7, #4]
 8008ee8:	685a      	ldr	r2, [r3, #4]
 8008eea:	687b      	ldr	r3, [r7, #4]
 8008eec:	681b      	ldr	r3, [r3, #0]
 8008eee:	4934      	ldr	r1, [pc, #208]	; (8008fc0 <HAL_I2C_Init+0x120>)
 8008ef0:	400a      	ands	r2, r1
 8008ef2:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8008ef4:	687b      	ldr	r3, [r7, #4]
 8008ef6:	681b      	ldr	r3, [r3, #0]
 8008ef8:	689a      	ldr	r2, [r3, #8]
 8008efa:	687b      	ldr	r3, [r7, #4]
 8008efc:	681b      	ldr	r3, [r3, #0]
 8008efe:	4931      	ldr	r1, [pc, #196]	; (8008fc4 <HAL_I2C_Init+0x124>)
 8008f00:	400a      	ands	r2, r1
 8008f02:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8008f04:	687b      	ldr	r3, [r7, #4]
 8008f06:	68db      	ldr	r3, [r3, #12]
 8008f08:	2b01      	cmp	r3, #1
 8008f0a:	d108      	bne.n	8008f1e <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8008f0c:	687b      	ldr	r3, [r7, #4]
 8008f0e:	689a      	ldr	r2, [r3, #8]
 8008f10:	687b      	ldr	r3, [r7, #4]
 8008f12:	681b      	ldr	r3, [r3, #0]
 8008f14:	2180      	movs	r1, #128	; 0x80
 8008f16:	0209      	lsls	r1, r1, #8
 8008f18:	430a      	orrs	r2, r1
 8008f1a:	609a      	str	r2, [r3, #8]
 8008f1c:	e007      	b.n	8008f2e <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8008f1e:	687b      	ldr	r3, [r7, #4]
 8008f20:	689a      	ldr	r2, [r3, #8]
 8008f22:	687b      	ldr	r3, [r7, #4]
 8008f24:	681b      	ldr	r3, [r3, #0]
 8008f26:	2184      	movs	r1, #132	; 0x84
 8008f28:	0209      	lsls	r1, r1, #8
 8008f2a:	430a      	orrs	r2, r1
 8008f2c:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8008f2e:	687b      	ldr	r3, [r7, #4]
 8008f30:	68db      	ldr	r3, [r3, #12]
 8008f32:	2b02      	cmp	r3, #2
 8008f34:	d104      	bne.n	8008f40 <HAL_I2C_Init+0xa0>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8008f36:	687b      	ldr	r3, [r7, #4]
 8008f38:	681b      	ldr	r3, [r3, #0]
 8008f3a:	2280      	movs	r2, #128	; 0x80
 8008f3c:	0112      	lsls	r2, r2, #4
 8008f3e:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8008f40:	687b      	ldr	r3, [r7, #4]
 8008f42:	681b      	ldr	r3, [r3, #0]
 8008f44:	685a      	ldr	r2, [r3, #4]
 8008f46:	687b      	ldr	r3, [r7, #4]
 8008f48:	681b      	ldr	r3, [r3, #0]
 8008f4a:	491f      	ldr	r1, [pc, #124]	; (8008fc8 <HAL_I2C_Init+0x128>)
 8008f4c:	430a      	orrs	r2, r1
 8008f4e:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8008f50:	687b      	ldr	r3, [r7, #4]
 8008f52:	681b      	ldr	r3, [r3, #0]
 8008f54:	68da      	ldr	r2, [r3, #12]
 8008f56:	687b      	ldr	r3, [r7, #4]
 8008f58:	681b      	ldr	r3, [r3, #0]
 8008f5a:	491a      	ldr	r1, [pc, #104]	; (8008fc4 <HAL_I2C_Init+0x124>)
 8008f5c:	400a      	ands	r2, r1
 8008f5e:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8008f60:	687b      	ldr	r3, [r7, #4]
 8008f62:	691a      	ldr	r2, [r3, #16]
 8008f64:	687b      	ldr	r3, [r7, #4]
 8008f66:	695b      	ldr	r3, [r3, #20]
 8008f68:	431a      	orrs	r2, r3
 8008f6a:	0011      	movs	r1, r2
 8008f6c:	687b      	ldr	r3, [r7, #4]
 8008f6e:	699b      	ldr	r3, [r3, #24]
 8008f70:	021a      	lsls	r2, r3, #8
 8008f72:	687b      	ldr	r3, [r7, #4]
 8008f74:	681b      	ldr	r3, [r3, #0]
 8008f76:	430a      	orrs	r2, r1
 8008f78:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8008f7a:	687b      	ldr	r3, [r7, #4]
 8008f7c:	69d9      	ldr	r1, [r3, #28]
 8008f7e:	687b      	ldr	r3, [r7, #4]
 8008f80:	6a1a      	ldr	r2, [r3, #32]
 8008f82:	687b      	ldr	r3, [r7, #4]
 8008f84:	681b      	ldr	r3, [r3, #0]
 8008f86:	430a      	orrs	r2, r1
 8008f88:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8008f8a:	687b      	ldr	r3, [r7, #4]
 8008f8c:	681b      	ldr	r3, [r3, #0]
 8008f8e:	681a      	ldr	r2, [r3, #0]
 8008f90:	687b      	ldr	r3, [r7, #4]
 8008f92:	681b      	ldr	r3, [r3, #0]
 8008f94:	2101      	movs	r1, #1
 8008f96:	430a      	orrs	r2, r1
 8008f98:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8008f9a:	687b      	ldr	r3, [r7, #4]
 8008f9c:	2200      	movs	r2, #0
 8008f9e:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8008fa0:	687b      	ldr	r3, [r7, #4]
 8008fa2:	2241      	movs	r2, #65	; 0x41
 8008fa4:	2120      	movs	r1, #32
 8008fa6:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8008fa8:	687b      	ldr	r3, [r7, #4]
 8008faa:	2200      	movs	r2, #0
 8008fac:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8008fae:	687b      	ldr	r3, [r7, #4]
 8008fb0:	2242      	movs	r2, #66	; 0x42
 8008fb2:	2100      	movs	r1, #0
 8008fb4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8008fb6:	2300      	movs	r3, #0
}
 8008fb8:	0018      	movs	r0, r3
 8008fba:	46bd      	mov	sp, r7
 8008fbc:	b002      	add	sp, #8
 8008fbe:	bd80      	pop	{r7, pc}
 8008fc0:	f0ffffff 	.word	0xf0ffffff
 8008fc4:	ffff7fff 	.word	0xffff7fff
 8008fc8:	02008000 	.word	0x02008000

08008fcc <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008fcc:	b590      	push	{r4, r7, lr}
 8008fce:	b089      	sub	sp, #36	; 0x24
 8008fd0:	af02      	add	r7, sp, #8
 8008fd2:	60f8      	str	r0, [r7, #12]
 8008fd4:	0008      	movs	r0, r1
 8008fd6:	607a      	str	r2, [r7, #4]
 8008fd8:	0019      	movs	r1, r3
 8008fda:	230a      	movs	r3, #10
 8008fdc:	18fb      	adds	r3, r7, r3
 8008fde:	1c02      	adds	r2, r0, #0
 8008fe0:	801a      	strh	r2, [r3, #0]
 8008fe2:	2308      	movs	r3, #8
 8008fe4:	18fb      	adds	r3, r7, r3
 8008fe6:	1c0a      	adds	r2, r1, #0
 8008fe8:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8008fea:	68fb      	ldr	r3, [r7, #12]
 8008fec:	2241      	movs	r2, #65	; 0x41
 8008fee:	5c9b      	ldrb	r3, [r3, r2]
 8008ff0:	b2db      	uxtb	r3, r3
 8008ff2:	2b20      	cmp	r3, #32
 8008ff4:	d000      	beq.n	8008ff8 <HAL_I2C_Master_Transmit+0x2c>
 8008ff6:	e0e7      	b.n	80091c8 <HAL_I2C_Master_Transmit+0x1fc>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8008ff8:	68fb      	ldr	r3, [r7, #12]
 8008ffa:	2240      	movs	r2, #64	; 0x40
 8008ffc:	5c9b      	ldrb	r3, [r3, r2]
 8008ffe:	2b01      	cmp	r3, #1
 8009000:	d101      	bne.n	8009006 <HAL_I2C_Master_Transmit+0x3a>
 8009002:	2302      	movs	r3, #2
 8009004:	e0e1      	b.n	80091ca <HAL_I2C_Master_Transmit+0x1fe>
 8009006:	68fb      	ldr	r3, [r7, #12]
 8009008:	2240      	movs	r2, #64	; 0x40
 800900a:	2101      	movs	r1, #1
 800900c:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800900e:	f7fe fd09 	bl	8007a24 <HAL_GetTick>
 8009012:	0003      	movs	r3, r0
 8009014:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8009016:	2380      	movs	r3, #128	; 0x80
 8009018:	0219      	lsls	r1, r3, #8
 800901a:	68f8      	ldr	r0, [r7, #12]
 800901c:	697b      	ldr	r3, [r7, #20]
 800901e:	9300      	str	r3, [sp, #0]
 8009020:	2319      	movs	r3, #25
 8009022:	2201      	movs	r2, #1
 8009024:	f000 fa04 	bl	8009430 <I2C_WaitOnFlagUntilTimeout>
 8009028:	1e03      	subs	r3, r0, #0
 800902a:	d001      	beq.n	8009030 <HAL_I2C_Master_Transmit+0x64>
    {
      return HAL_ERROR;
 800902c:	2301      	movs	r3, #1
 800902e:	e0cc      	b.n	80091ca <HAL_I2C_Master_Transmit+0x1fe>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8009030:	68fb      	ldr	r3, [r7, #12]
 8009032:	2241      	movs	r2, #65	; 0x41
 8009034:	2121      	movs	r1, #33	; 0x21
 8009036:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8009038:	68fb      	ldr	r3, [r7, #12]
 800903a:	2242      	movs	r2, #66	; 0x42
 800903c:	2110      	movs	r1, #16
 800903e:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8009040:	68fb      	ldr	r3, [r7, #12]
 8009042:	2200      	movs	r2, #0
 8009044:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8009046:	68fb      	ldr	r3, [r7, #12]
 8009048:	687a      	ldr	r2, [r7, #4]
 800904a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 800904c:	68fb      	ldr	r3, [r7, #12]
 800904e:	2208      	movs	r2, #8
 8009050:	18ba      	adds	r2, r7, r2
 8009052:	8812      	ldrh	r2, [r2, #0]
 8009054:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8009056:	68fb      	ldr	r3, [r7, #12]
 8009058:	2200      	movs	r2, #0
 800905a:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800905c:	68fb      	ldr	r3, [r7, #12]
 800905e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009060:	b29b      	uxth	r3, r3
 8009062:	2bff      	cmp	r3, #255	; 0xff
 8009064:	d911      	bls.n	800908a <HAL_I2C_Master_Transmit+0xbe>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8009066:	68fb      	ldr	r3, [r7, #12]
 8009068:	22ff      	movs	r2, #255	; 0xff
 800906a:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 800906c:	68fb      	ldr	r3, [r7, #12]
 800906e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009070:	b2da      	uxtb	r2, r3
 8009072:	2380      	movs	r3, #128	; 0x80
 8009074:	045c      	lsls	r4, r3, #17
 8009076:	230a      	movs	r3, #10
 8009078:	18fb      	adds	r3, r7, r3
 800907a:	8819      	ldrh	r1, [r3, #0]
 800907c:	68f8      	ldr	r0, [r7, #12]
 800907e:	4b55      	ldr	r3, [pc, #340]	; (80091d4 <HAL_I2C_Master_Transmit+0x208>)
 8009080:	9300      	str	r3, [sp, #0]
 8009082:	0023      	movs	r3, r4
 8009084:	f000 fb60 	bl	8009748 <I2C_TransferConfig>
 8009088:	e075      	b.n	8009176 <HAL_I2C_Master_Transmit+0x1aa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800908a:	68fb      	ldr	r3, [r7, #12]
 800908c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800908e:	b29a      	uxth	r2, r3
 8009090:	68fb      	ldr	r3, [r7, #12]
 8009092:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_WRITE);
 8009094:	68fb      	ldr	r3, [r7, #12]
 8009096:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009098:	b2da      	uxtb	r2, r3
 800909a:	2380      	movs	r3, #128	; 0x80
 800909c:	049c      	lsls	r4, r3, #18
 800909e:	230a      	movs	r3, #10
 80090a0:	18fb      	adds	r3, r7, r3
 80090a2:	8819      	ldrh	r1, [r3, #0]
 80090a4:	68f8      	ldr	r0, [r7, #12]
 80090a6:	4b4b      	ldr	r3, [pc, #300]	; (80091d4 <HAL_I2C_Master_Transmit+0x208>)
 80090a8:	9300      	str	r3, [sp, #0]
 80090aa:	0023      	movs	r3, r4
 80090ac:	f000 fb4c 	bl	8009748 <I2C_TransferConfig>
    }

    while (hi2c->XferCount > 0U)
 80090b0:	e061      	b.n	8009176 <HAL_I2C_Master_Transmit+0x1aa>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80090b2:	697a      	ldr	r2, [r7, #20]
 80090b4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80090b6:	68fb      	ldr	r3, [r7, #12]
 80090b8:	0018      	movs	r0, r3
 80090ba:	f000 f9f8 	bl	80094ae <I2C_WaitOnTXISFlagUntilTimeout>
 80090be:	1e03      	subs	r3, r0, #0
 80090c0:	d001      	beq.n	80090c6 <HAL_I2C_Master_Transmit+0xfa>
      {
        return HAL_ERROR;
 80090c2:	2301      	movs	r3, #1
 80090c4:	e081      	b.n	80091ca <HAL_I2C_Master_Transmit+0x1fe>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80090c6:	68fb      	ldr	r3, [r7, #12]
 80090c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80090ca:	781a      	ldrb	r2, [r3, #0]
 80090cc:	68fb      	ldr	r3, [r7, #12]
 80090ce:	681b      	ldr	r3, [r3, #0]
 80090d0:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80090d2:	68fb      	ldr	r3, [r7, #12]
 80090d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80090d6:	1c5a      	adds	r2, r3, #1
 80090d8:	68fb      	ldr	r3, [r7, #12]
 80090da:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 80090dc:	68fb      	ldr	r3, [r7, #12]
 80090de:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80090e0:	b29b      	uxth	r3, r3
 80090e2:	3b01      	subs	r3, #1
 80090e4:	b29a      	uxth	r2, r3
 80090e6:	68fb      	ldr	r3, [r7, #12]
 80090e8:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80090ea:	68fb      	ldr	r3, [r7, #12]
 80090ec:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80090ee:	3b01      	subs	r3, #1
 80090f0:	b29a      	uxth	r2, r3
 80090f2:	68fb      	ldr	r3, [r7, #12]
 80090f4:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80090f6:	68fb      	ldr	r3, [r7, #12]
 80090f8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80090fa:	b29b      	uxth	r3, r3
 80090fc:	2b00      	cmp	r3, #0
 80090fe:	d03a      	beq.n	8009176 <HAL_I2C_Master_Transmit+0x1aa>
 8009100:	68fb      	ldr	r3, [r7, #12]
 8009102:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009104:	2b00      	cmp	r3, #0
 8009106:	d136      	bne.n	8009176 <HAL_I2C_Master_Transmit+0x1aa>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8009108:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800910a:	68f8      	ldr	r0, [r7, #12]
 800910c:	697b      	ldr	r3, [r7, #20]
 800910e:	9300      	str	r3, [sp, #0]
 8009110:	0013      	movs	r3, r2
 8009112:	2200      	movs	r2, #0
 8009114:	2180      	movs	r1, #128	; 0x80
 8009116:	f000 f98b 	bl	8009430 <I2C_WaitOnFlagUntilTimeout>
 800911a:	1e03      	subs	r3, r0, #0
 800911c:	d001      	beq.n	8009122 <HAL_I2C_Master_Transmit+0x156>
        {
          return HAL_ERROR;
 800911e:	2301      	movs	r3, #1
 8009120:	e053      	b.n	80091ca <HAL_I2C_Master_Transmit+0x1fe>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8009122:	68fb      	ldr	r3, [r7, #12]
 8009124:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009126:	b29b      	uxth	r3, r3
 8009128:	2bff      	cmp	r3, #255	; 0xff
 800912a:	d911      	bls.n	8009150 <HAL_I2C_Master_Transmit+0x184>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800912c:	68fb      	ldr	r3, [r7, #12]
 800912e:	22ff      	movs	r2, #255	; 0xff
 8009130:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8009132:	68fb      	ldr	r3, [r7, #12]
 8009134:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009136:	b2da      	uxtb	r2, r3
 8009138:	2380      	movs	r3, #128	; 0x80
 800913a:	045c      	lsls	r4, r3, #17
 800913c:	230a      	movs	r3, #10
 800913e:	18fb      	adds	r3, r7, r3
 8009140:	8819      	ldrh	r1, [r3, #0]
 8009142:	68f8      	ldr	r0, [r7, #12]
 8009144:	2300      	movs	r3, #0
 8009146:	9300      	str	r3, [sp, #0]
 8009148:	0023      	movs	r3, r4
 800914a:	f000 fafd 	bl	8009748 <I2C_TransferConfig>
 800914e:	e012      	b.n	8009176 <HAL_I2C_Master_Transmit+0x1aa>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8009150:	68fb      	ldr	r3, [r7, #12]
 8009152:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009154:	b29a      	uxth	r2, r3
 8009156:	68fb      	ldr	r3, [r7, #12]
 8009158:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800915a:	68fb      	ldr	r3, [r7, #12]
 800915c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800915e:	b2da      	uxtb	r2, r3
 8009160:	2380      	movs	r3, #128	; 0x80
 8009162:	049c      	lsls	r4, r3, #18
 8009164:	230a      	movs	r3, #10
 8009166:	18fb      	adds	r3, r7, r3
 8009168:	8819      	ldrh	r1, [r3, #0]
 800916a:	68f8      	ldr	r0, [r7, #12]
 800916c:	2300      	movs	r3, #0
 800916e:	9300      	str	r3, [sp, #0]
 8009170:	0023      	movs	r3, r4
 8009172:	f000 fae9 	bl	8009748 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8009176:	68fb      	ldr	r3, [r7, #12]
 8009178:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800917a:	b29b      	uxth	r3, r3
 800917c:	2b00      	cmp	r3, #0
 800917e:	d198      	bne.n	80090b2 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8009180:	697a      	ldr	r2, [r7, #20]
 8009182:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8009184:	68fb      	ldr	r3, [r7, #12]
 8009186:	0018      	movs	r0, r3
 8009188:	f000 f9d0 	bl	800952c <I2C_WaitOnSTOPFlagUntilTimeout>
 800918c:	1e03      	subs	r3, r0, #0
 800918e:	d001      	beq.n	8009194 <HAL_I2C_Master_Transmit+0x1c8>
    {
      return HAL_ERROR;
 8009190:	2301      	movs	r3, #1
 8009192:	e01a      	b.n	80091ca <HAL_I2C_Master_Transmit+0x1fe>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8009194:	68fb      	ldr	r3, [r7, #12]
 8009196:	681b      	ldr	r3, [r3, #0]
 8009198:	2220      	movs	r2, #32
 800919a:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800919c:	68fb      	ldr	r3, [r7, #12]
 800919e:	681b      	ldr	r3, [r3, #0]
 80091a0:	685a      	ldr	r2, [r3, #4]
 80091a2:	68fb      	ldr	r3, [r7, #12]
 80091a4:	681b      	ldr	r3, [r3, #0]
 80091a6:	490c      	ldr	r1, [pc, #48]	; (80091d8 <HAL_I2C_Master_Transmit+0x20c>)
 80091a8:	400a      	ands	r2, r1
 80091aa:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80091ac:	68fb      	ldr	r3, [r7, #12]
 80091ae:	2241      	movs	r2, #65	; 0x41
 80091b0:	2120      	movs	r1, #32
 80091b2:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80091b4:	68fb      	ldr	r3, [r7, #12]
 80091b6:	2242      	movs	r2, #66	; 0x42
 80091b8:	2100      	movs	r1, #0
 80091ba:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80091bc:	68fb      	ldr	r3, [r7, #12]
 80091be:	2240      	movs	r2, #64	; 0x40
 80091c0:	2100      	movs	r1, #0
 80091c2:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80091c4:	2300      	movs	r3, #0
 80091c6:	e000      	b.n	80091ca <HAL_I2C_Master_Transmit+0x1fe>
  }
  else
  {
    return HAL_BUSY;
 80091c8:	2302      	movs	r3, #2
  }
}
 80091ca:	0018      	movs	r0, r3
 80091cc:	46bd      	mov	sp, r7
 80091ce:	b007      	add	sp, #28
 80091d0:	bd90      	pop	{r4, r7, pc}
 80091d2:	46c0      	nop			; (mov r8, r8)
 80091d4:	80002000 	.word	0x80002000
 80091d8:	fe00e800 	.word	0xfe00e800

080091dc <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80091dc:	b590      	push	{r4, r7, lr}
 80091de:	b089      	sub	sp, #36	; 0x24
 80091e0:	af02      	add	r7, sp, #8
 80091e2:	60f8      	str	r0, [r7, #12]
 80091e4:	0008      	movs	r0, r1
 80091e6:	607a      	str	r2, [r7, #4]
 80091e8:	0019      	movs	r1, r3
 80091ea:	230a      	movs	r3, #10
 80091ec:	18fb      	adds	r3, r7, r3
 80091ee:	1c02      	adds	r2, r0, #0
 80091f0:	801a      	strh	r2, [r3, #0]
 80091f2:	2308      	movs	r3, #8
 80091f4:	18fb      	adds	r3, r7, r3
 80091f6:	1c0a      	adds	r2, r1, #0
 80091f8:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80091fa:	68fb      	ldr	r3, [r7, #12]
 80091fc:	2241      	movs	r2, #65	; 0x41
 80091fe:	5c9b      	ldrb	r3, [r3, r2]
 8009200:	b2db      	uxtb	r3, r3
 8009202:	2b20      	cmp	r3, #32
 8009204:	d000      	beq.n	8009208 <HAL_I2C_Master_Receive+0x2c>
 8009206:	e0e8      	b.n	80093da <HAL_I2C_Master_Receive+0x1fe>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8009208:	68fb      	ldr	r3, [r7, #12]
 800920a:	2240      	movs	r2, #64	; 0x40
 800920c:	5c9b      	ldrb	r3, [r3, r2]
 800920e:	2b01      	cmp	r3, #1
 8009210:	d101      	bne.n	8009216 <HAL_I2C_Master_Receive+0x3a>
 8009212:	2302      	movs	r3, #2
 8009214:	e0e2      	b.n	80093dc <HAL_I2C_Master_Receive+0x200>
 8009216:	68fb      	ldr	r3, [r7, #12]
 8009218:	2240      	movs	r2, #64	; 0x40
 800921a:	2101      	movs	r1, #1
 800921c:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800921e:	f7fe fc01 	bl	8007a24 <HAL_GetTick>
 8009222:	0003      	movs	r3, r0
 8009224:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8009226:	2380      	movs	r3, #128	; 0x80
 8009228:	0219      	lsls	r1, r3, #8
 800922a:	68f8      	ldr	r0, [r7, #12]
 800922c:	697b      	ldr	r3, [r7, #20]
 800922e:	9300      	str	r3, [sp, #0]
 8009230:	2319      	movs	r3, #25
 8009232:	2201      	movs	r2, #1
 8009234:	f000 f8fc 	bl	8009430 <I2C_WaitOnFlagUntilTimeout>
 8009238:	1e03      	subs	r3, r0, #0
 800923a:	d001      	beq.n	8009240 <HAL_I2C_Master_Receive+0x64>
    {
      return HAL_ERROR;
 800923c:	2301      	movs	r3, #1
 800923e:	e0cd      	b.n	80093dc <HAL_I2C_Master_Receive+0x200>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8009240:	68fb      	ldr	r3, [r7, #12]
 8009242:	2241      	movs	r2, #65	; 0x41
 8009244:	2122      	movs	r1, #34	; 0x22
 8009246:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8009248:	68fb      	ldr	r3, [r7, #12]
 800924a:	2242      	movs	r2, #66	; 0x42
 800924c:	2110      	movs	r1, #16
 800924e:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8009250:	68fb      	ldr	r3, [r7, #12]
 8009252:	2200      	movs	r2, #0
 8009254:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8009256:	68fb      	ldr	r3, [r7, #12]
 8009258:	687a      	ldr	r2, [r7, #4]
 800925a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 800925c:	68fb      	ldr	r3, [r7, #12]
 800925e:	2208      	movs	r2, #8
 8009260:	18ba      	adds	r2, r7, r2
 8009262:	8812      	ldrh	r2, [r2, #0]
 8009264:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8009266:	68fb      	ldr	r3, [r7, #12]
 8009268:	2200      	movs	r2, #0
 800926a:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800926c:	68fb      	ldr	r3, [r7, #12]
 800926e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009270:	b29b      	uxth	r3, r3
 8009272:	2bff      	cmp	r3, #255	; 0xff
 8009274:	d911      	bls.n	800929a <HAL_I2C_Master_Receive+0xbe>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8009276:	68fb      	ldr	r3, [r7, #12]
 8009278:	22ff      	movs	r2, #255	; 0xff
 800927a:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 800927c:	68fb      	ldr	r3, [r7, #12]
 800927e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009280:	b2da      	uxtb	r2, r3
 8009282:	2380      	movs	r3, #128	; 0x80
 8009284:	045c      	lsls	r4, r3, #17
 8009286:	230a      	movs	r3, #10
 8009288:	18fb      	adds	r3, r7, r3
 800928a:	8819      	ldrh	r1, [r3, #0]
 800928c:	68f8      	ldr	r0, [r7, #12]
 800928e:	4b55      	ldr	r3, [pc, #340]	; (80093e4 <HAL_I2C_Master_Receive+0x208>)
 8009290:	9300      	str	r3, [sp, #0]
 8009292:	0023      	movs	r3, r4
 8009294:	f000 fa58 	bl	8009748 <I2C_TransferConfig>
 8009298:	e076      	b.n	8009388 <HAL_I2C_Master_Receive+0x1ac>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800929a:	68fb      	ldr	r3, [r7, #12]
 800929c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800929e:	b29a      	uxth	r2, r3
 80092a0:	68fb      	ldr	r3, [r7, #12]
 80092a2:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 80092a4:	68fb      	ldr	r3, [r7, #12]
 80092a6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80092a8:	b2da      	uxtb	r2, r3
 80092aa:	2380      	movs	r3, #128	; 0x80
 80092ac:	049c      	lsls	r4, r3, #18
 80092ae:	230a      	movs	r3, #10
 80092b0:	18fb      	adds	r3, r7, r3
 80092b2:	8819      	ldrh	r1, [r3, #0]
 80092b4:	68f8      	ldr	r0, [r7, #12]
 80092b6:	4b4b      	ldr	r3, [pc, #300]	; (80093e4 <HAL_I2C_Master_Receive+0x208>)
 80092b8:	9300      	str	r3, [sp, #0]
 80092ba:	0023      	movs	r3, r4
 80092bc:	f000 fa44 	bl	8009748 <I2C_TransferConfig>
    }

    while (hi2c->XferCount > 0U)
 80092c0:	e062      	b.n	8009388 <HAL_I2C_Master_Receive+0x1ac>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80092c2:	697a      	ldr	r2, [r7, #20]
 80092c4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80092c6:	68fb      	ldr	r3, [r7, #12]
 80092c8:	0018      	movs	r0, r3
 80092ca:	f000 f96b 	bl	80095a4 <I2C_WaitOnRXNEFlagUntilTimeout>
 80092ce:	1e03      	subs	r3, r0, #0
 80092d0:	d001      	beq.n	80092d6 <HAL_I2C_Master_Receive+0xfa>
      {
        return HAL_ERROR;
 80092d2:	2301      	movs	r3, #1
 80092d4:	e082      	b.n	80093dc <HAL_I2C_Master_Receive+0x200>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80092d6:	68fb      	ldr	r3, [r7, #12]
 80092d8:	681b      	ldr	r3, [r3, #0]
 80092da:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80092dc:	68fb      	ldr	r3, [r7, #12]
 80092de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80092e0:	b2d2      	uxtb	r2, r2
 80092e2:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80092e4:	68fb      	ldr	r3, [r7, #12]
 80092e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80092e8:	1c5a      	adds	r2, r3, #1
 80092ea:	68fb      	ldr	r3, [r7, #12]
 80092ec:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 80092ee:	68fb      	ldr	r3, [r7, #12]
 80092f0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80092f2:	3b01      	subs	r3, #1
 80092f4:	b29a      	uxth	r2, r3
 80092f6:	68fb      	ldr	r3, [r7, #12]
 80092f8:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80092fa:	68fb      	ldr	r3, [r7, #12]
 80092fc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80092fe:	b29b      	uxth	r3, r3
 8009300:	3b01      	subs	r3, #1
 8009302:	b29a      	uxth	r2, r3
 8009304:	68fb      	ldr	r3, [r7, #12]
 8009306:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8009308:	68fb      	ldr	r3, [r7, #12]
 800930a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800930c:	b29b      	uxth	r3, r3
 800930e:	2b00      	cmp	r3, #0
 8009310:	d03a      	beq.n	8009388 <HAL_I2C_Master_Receive+0x1ac>
 8009312:	68fb      	ldr	r3, [r7, #12]
 8009314:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009316:	2b00      	cmp	r3, #0
 8009318:	d136      	bne.n	8009388 <HAL_I2C_Master_Receive+0x1ac>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800931a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800931c:	68f8      	ldr	r0, [r7, #12]
 800931e:	697b      	ldr	r3, [r7, #20]
 8009320:	9300      	str	r3, [sp, #0]
 8009322:	0013      	movs	r3, r2
 8009324:	2200      	movs	r2, #0
 8009326:	2180      	movs	r1, #128	; 0x80
 8009328:	f000 f882 	bl	8009430 <I2C_WaitOnFlagUntilTimeout>
 800932c:	1e03      	subs	r3, r0, #0
 800932e:	d001      	beq.n	8009334 <HAL_I2C_Master_Receive+0x158>
        {
          return HAL_ERROR;
 8009330:	2301      	movs	r3, #1
 8009332:	e053      	b.n	80093dc <HAL_I2C_Master_Receive+0x200>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8009334:	68fb      	ldr	r3, [r7, #12]
 8009336:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009338:	b29b      	uxth	r3, r3
 800933a:	2bff      	cmp	r3, #255	; 0xff
 800933c:	d911      	bls.n	8009362 <HAL_I2C_Master_Receive+0x186>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800933e:	68fb      	ldr	r3, [r7, #12]
 8009340:	22ff      	movs	r2, #255	; 0xff
 8009342:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8009344:	68fb      	ldr	r3, [r7, #12]
 8009346:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009348:	b2da      	uxtb	r2, r3
 800934a:	2380      	movs	r3, #128	; 0x80
 800934c:	045c      	lsls	r4, r3, #17
 800934e:	230a      	movs	r3, #10
 8009350:	18fb      	adds	r3, r7, r3
 8009352:	8819      	ldrh	r1, [r3, #0]
 8009354:	68f8      	ldr	r0, [r7, #12]
 8009356:	2300      	movs	r3, #0
 8009358:	9300      	str	r3, [sp, #0]
 800935a:	0023      	movs	r3, r4
 800935c:	f000 f9f4 	bl	8009748 <I2C_TransferConfig>
 8009360:	e012      	b.n	8009388 <HAL_I2C_Master_Receive+0x1ac>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8009362:	68fb      	ldr	r3, [r7, #12]
 8009364:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009366:	b29a      	uxth	r2, r3
 8009368:	68fb      	ldr	r3, [r7, #12]
 800936a:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800936c:	68fb      	ldr	r3, [r7, #12]
 800936e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009370:	b2da      	uxtb	r2, r3
 8009372:	2380      	movs	r3, #128	; 0x80
 8009374:	049c      	lsls	r4, r3, #18
 8009376:	230a      	movs	r3, #10
 8009378:	18fb      	adds	r3, r7, r3
 800937a:	8819      	ldrh	r1, [r3, #0]
 800937c:	68f8      	ldr	r0, [r7, #12]
 800937e:	2300      	movs	r3, #0
 8009380:	9300      	str	r3, [sp, #0]
 8009382:	0023      	movs	r3, r4
 8009384:	f000 f9e0 	bl	8009748 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8009388:	68fb      	ldr	r3, [r7, #12]
 800938a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800938c:	b29b      	uxth	r3, r3
 800938e:	2b00      	cmp	r3, #0
 8009390:	d197      	bne.n	80092c2 <HAL_I2C_Master_Receive+0xe6>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8009392:	697a      	ldr	r2, [r7, #20]
 8009394:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8009396:	68fb      	ldr	r3, [r7, #12]
 8009398:	0018      	movs	r0, r3
 800939a:	f000 f8c7 	bl	800952c <I2C_WaitOnSTOPFlagUntilTimeout>
 800939e:	1e03      	subs	r3, r0, #0
 80093a0:	d001      	beq.n	80093a6 <HAL_I2C_Master_Receive+0x1ca>
    {
      return HAL_ERROR;
 80093a2:	2301      	movs	r3, #1
 80093a4:	e01a      	b.n	80093dc <HAL_I2C_Master_Receive+0x200>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80093a6:	68fb      	ldr	r3, [r7, #12]
 80093a8:	681b      	ldr	r3, [r3, #0]
 80093aa:	2220      	movs	r2, #32
 80093ac:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80093ae:	68fb      	ldr	r3, [r7, #12]
 80093b0:	681b      	ldr	r3, [r3, #0]
 80093b2:	685a      	ldr	r2, [r3, #4]
 80093b4:	68fb      	ldr	r3, [r7, #12]
 80093b6:	681b      	ldr	r3, [r3, #0]
 80093b8:	490b      	ldr	r1, [pc, #44]	; (80093e8 <HAL_I2C_Master_Receive+0x20c>)
 80093ba:	400a      	ands	r2, r1
 80093bc:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80093be:	68fb      	ldr	r3, [r7, #12]
 80093c0:	2241      	movs	r2, #65	; 0x41
 80093c2:	2120      	movs	r1, #32
 80093c4:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80093c6:	68fb      	ldr	r3, [r7, #12]
 80093c8:	2242      	movs	r2, #66	; 0x42
 80093ca:	2100      	movs	r1, #0
 80093cc:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80093ce:	68fb      	ldr	r3, [r7, #12]
 80093d0:	2240      	movs	r2, #64	; 0x40
 80093d2:	2100      	movs	r1, #0
 80093d4:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80093d6:	2300      	movs	r3, #0
 80093d8:	e000      	b.n	80093dc <HAL_I2C_Master_Receive+0x200>
  }
  else
  {
    return HAL_BUSY;
 80093da:	2302      	movs	r3, #2
  }
}
 80093dc:	0018      	movs	r0, r3
 80093de:	46bd      	mov	sp, r7
 80093e0:	b007      	add	sp, #28
 80093e2:	bd90      	pop	{r4, r7, pc}
 80093e4:	80002400 	.word	0x80002400
 80093e8:	fe00e800 	.word	0xfe00e800

080093ec <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80093ec:	b580      	push	{r7, lr}
 80093ee:	b082      	sub	sp, #8
 80093f0:	af00      	add	r7, sp, #0
 80093f2:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80093f4:	687b      	ldr	r3, [r7, #4]
 80093f6:	681b      	ldr	r3, [r3, #0]
 80093f8:	699b      	ldr	r3, [r3, #24]
 80093fa:	2202      	movs	r2, #2
 80093fc:	4013      	ands	r3, r2
 80093fe:	2b02      	cmp	r3, #2
 8009400:	d103      	bne.n	800940a <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8009402:	687b      	ldr	r3, [r7, #4]
 8009404:	681b      	ldr	r3, [r3, #0]
 8009406:	2200      	movs	r2, #0
 8009408:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800940a:	687b      	ldr	r3, [r7, #4]
 800940c:	681b      	ldr	r3, [r3, #0]
 800940e:	699b      	ldr	r3, [r3, #24]
 8009410:	2201      	movs	r2, #1
 8009412:	4013      	ands	r3, r2
 8009414:	2b01      	cmp	r3, #1
 8009416:	d007      	beq.n	8009428 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8009418:	687b      	ldr	r3, [r7, #4]
 800941a:	681b      	ldr	r3, [r3, #0]
 800941c:	699a      	ldr	r2, [r3, #24]
 800941e:	687b      	ldr	r3, [r7, #4]
 8009420:	681b      	ldr	r3, [r3, #0]
 8009422:	2101      	movs	r1, #1
 8009424:	430a      	orrs	r2, r1
 8009426:	619a      	str	r2, [r3, #24]
  }
}
 8009428:	46c0      	nop			; (mov r8, r8)
 800942a:	46bd      	mov	sp, r7
 800942c:	b002      	add	sp, #8
 800942e:	bd80      	pop	{r7, pc}

08009430 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8009430:	b580      	push	{r7, lr}
 8009432:	b084      	sub	sp, #16
 8009434:	af00      	add	r7, sp, #0
 8009436:	60f8      	str	r0, [r7, #12]
 8009438:	60b9      	str	r1, [r7, #8]
 800943a:	603b      	str	r3, [r7, #0]
 800943c:	1dfb      	adds	r3, r7, #7
 800943e:	701a      	strb	r2, [r3, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8009440:	e021      	b.n	8009486 <I2C_WaitOnFlagUntilTimeout+0x56>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009442:	683b      	ldr	r3, [r7, #0]
 8009444:	3301      	adds	r3, #1
 8009446:	d01e      	beq.n	8009486 <I2C_WaitOnFlagUntilTimeout+0x56>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009448:	f7fe faec 	bl	8007a24 <HAL_GetTick>
 800944c:	0002      	movs	r2, r0
 800944e:	69bb      	ldr	r3, [r7, #24]
 8009450:	1ad3      	subs	r3, r2, r3
 8009452:	683a      	ldr	r2, [r7, #0]
 8009454:	429a      	cmp	r2, r3
 8009456:	d302      	bcc.n	800945e <I2C_WaitOnFlagUntilTimeout+0x2e>
 8009458:	683b      	ldr	r3, [r7, #0]
 800945a:	2b00      	cmp	r3, #0
 800945c:	d113      	bne.n	8009486 <I2C_WaitOnFlagUntilTimeout+0x56>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800945e:	68fb      	ldr	r3, [r7, #12]
 8009460:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009462:	2220      	movs	r2, #32
 8009464:	431a      	orrs	r2, r3
 8009466:	68fb      	ldr	r3, [r7, #12]
 8009468:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800946a:	68fb      	ldr	r3, [r7, #12]
 800946c:	2241      	movs	r2, #65	; 0x41
 800946e:	2120      	movs	r1, #32
 8009470:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8009472:	68fb      	ldr	r3, [r7, #12]
 8009474:	2242      	movs	r2, #66	; 0x42
 8009476:	2100      	movs	r1, #0
 8009478:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800947a:	68fb      	ldr	r3, [r7, #12]
 800947c:	2240      	movs	r2, #64	; 0x40
 800947e:	2100      	movs	r1, #0
 8009480:	5499      	strb	r1, [r3, r2]
        return HAL_ERROR;
 8009482:	2301      	movs	r3, #1
 8009484:	e00f      	b.n	80094a6 <I2C_WaitOnFlagUntilTimeout+0x76>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8009486:	68fb      	ldr	r3, [r7, #12]
 8009488:	681b      	ldr	r3, [r3, #0]
 800948a:	699b      	ldr	r3, [r3, #24]
 800948c:	68ba      	ldr	r2, [r7, #8]
 800948e:	4013      	ands	r3, r2
 8009490:	68ba      	ldr	r2, [r7, #8]
 8009492:	1ad3      	subs	r3, r2, r3
 8009494:	425a      	negs	r2, r3
 8009496:	4153      	adcs	r3, r2
 8009498:	b2db      	uxtb	r3, r3
 800949a:	001a      	movs	r2, r3
 800949c:	1dfb      	adds	r3, r7, #7
 800949e:	781b      	ldrb	r3, [r3, #0]
 80094a0:	429a      	cmp	r2, r3
 80094a2:	d0ce      	beq.n	8009442 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80094a4:	2300      	movs	r3, #0
}
 80094a6:	0018      	movs	r0, r3
 80094a8:	46bd      	mov	sp, r7
 80094aa:	b004      	add	sp, #16
 80094ac:	bd80      	pop	{r7, pc}

080094ae <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80094ae:	b580      	push	{r7, lr}
 80094b0:	b084      	sub	sp, #16
 80094b2:	af00      	add	r7, sp, #0
 80094b4:	60f8      	str	r0, [r7, #12]
 80094b6:	60b9      	str	r1, [r7, #8]
 80094b8:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80094ba:	e02b      	b.n	8009514 <I2C_WaitOnTXISFlagUntilTimeout+0x66>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 80094bc:	687a      	ldr	r2, [r7, #4]
 80094be:	68b9      	ldr	r1, [r7, #8]
 80094c0:	68fb      	ldr	r3, [r7, #12]
 80094c2:	0018      	movs	r0, r3
 80094c4:	f000 f8da 	bl	800967c <I2C_IsAcknowledgeFailed>
 80094c8:	1e03      	subs	r3, r0, #0
 80094ca:	d001      	beq.n	80094d0 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80094cc:	2301      	movs	r3, #1
 80094ce:	e029      	b.n	8009524 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80094d0:	68bb      	ldr	r3, [r7, #8]
 80094d2:	3301      	adds	r3, #1
 80094d4:	d01e      	beq.n	8009514 <I2C_WaitOnTXISFlagUntilTimeout+0x66>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80094d6:	f7fe faa5 	bl	8007a24 <HAL_GetTick>
 80094da:	0002      	movs	r2, r0
 80094dc:	687b      	ldr	r3, [r7, #4]
 80094de:	1ad3      	subs	r3, r2, r3
 80094e0:	68ba      	ldr	r2, [r7, #8]
 80094e2:	429a      	cmp	r2, r3
 80094e4:	d302      	bcc.n	80094ec <I2C_WaitOnTXISFlagUntilTimeout+0x3e>
 80094e6:	68bb      	ldr	r3, [r7, #8]
 80094e8:	2b00      	cmp	r3, #0
 80094ea:	d113      	bne.n	8009514 <I2C_WaitOnTXISFlagUntilTimeout+0x66>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80094ec:	68fb      	ldr	r3, [r7, #12]
 80094ee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80094f0:	2220      	movs	r2, #32
 80094f2:	431a      	orrs	r2, r3
 80094f4:	68fb      	ldr	r3, [r7, #12]
 80094f6:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80094f8:	68fb      	ldr	r3, [r7, #12]
 80094fa:	2241      	movs	r2, #65	; 0x41
 80094fc:	2120      	movs	r1, #32
 80094fe:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8009500:	68fb      	ldr	r3, [r7, #12]
 8009502:	2242      	movs	r2, #66	; 0x42
 8009504:	2100      	movs	r1, #0
 8009506:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8009508:	68fb      	ldr	r3, [r7, #12]
 800950a:	2240      	movs	r2, #64	; 0x40
 800950c:	2100      	movs	r1, #0
 800950e:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 8009510:	2301      	movs	r3, #1
 8009512:	e007      	b.n	8009524 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8009514:	68fb      	ldr	r3, [r7, #12]
 8009516:	681b      	ldr	r3, [r3, #0]
 8009518:	699b      	ldr	r3, [r3, #24]
 800951a:	2202      	movs	r2, #2
 800951c:	4013      	ands	r3, r2
 800951e:	2b02      	cmp	r3, #2
 8009520:	d1cc      	bne.n	80094bc <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8009522:	2300      	movs	r3, #0
}
 8009524:	0018      	movs	r0, r3
 8009526:	46bd      	mov	sp, r7
 8009528:	b004      	add	sp, #16
 800952a:	bd80      	pop	{r7, pc}

0800952c <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800952c:	b580      	push	{r7, lr}
 800952e:	b084      	sub	sp, #16
 8009530:	af00      	add	r7, sp, #0
 8009532:	60f8      	str	r0, [r7, #12]
 8009534:	60b9      	str	r1, [r7, #8]
 8009536:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8009538:	e028      	b.n	800958c <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 800953a:	687a      	ldr	r2, [r7, #4]
 800953c:	68b9      	ldr	r1, [r7, #8]
 800953e:	68fb      	ldr	r3, [r7, #12]
 8009540:	0018      	movs	r0, r3
 8009542:	f000 f89b 	bl	800967c <I2C_IsAcknowledgeFailed>
 8009546:	1e03      	subs	r3, r0, #0
 8009548:	d001      	beq.n	800954e <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800954a:	2301      	movs	r3, #1
 800954c:	e026      	b.n	800959c <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800954e:	f7fe fa69 	bl	8007a24 <HAL_GetTick>
 8009552:	0002      	movs	r2, r0
 8009554:	687b      	ldr	r3, [r7, #4]
 8009556:	1ad3      	subs	r3, r2, r3
 8009558:	68ba      	ldr	r2, [r7, #8]
 800955a:	429a      	cmp	r2, r3
 800955c:	d302      	bcc.n	8009564 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800955e:	68bb      	ldr	r3, [r7, #8]
 8009560:	2b00      	cmp	r3, #0
 8009562:	d113      	bne.n	800958c <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8009564:	68fb      	ldr	r3, [r7, #12]
 8009566:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009568:	2220      	movs	r2, #32
 800956a:	431a      	orrs	r2, r3
 800956c:	68fb      	ldr	r3, [r7, #12]
 800956e:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8009570:	68fb      	ldr	r3, [r7, #12]
 8009572:	2241      	movs	r2, #65	; 0x41
 8009574:	2120      	movs	r1, #32
 8009576:	5499      	strb	r1, [r3, r2]
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8009578:	68fb      	ldr	r3, [r7, #12]
 800957a:	2242      	movs	r2, #66	; 0x42
 800957c:	2100      	movs	r1, #0
 800957e:	5499      	strb	r1, [r3, r2]

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8009580:	68fb      	ldr	r3, [r7, #12]
 8009582:	2240      	movs	r2, #64	; 0x40
 8009584:	2100      	movs	r1, #0
 8009586:	5499      	strb	r1, [r3, r2]

      return HAL_ERROR;
 8009588:	2301      	movs	r3, #1
 800958a:	e007      	b.n	800959c <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800958c:	68fb      	ldr	r3, [r7, #12]
 800958e:	681b      	ldr	r3, [r3, #0]
 8009590:	699b      	ldr	r3, [r3, #24]
 8009592:	2220      	movs	r2, #32
 8009594:	4013      	ands	r3, r2
 8009596:	2b20      	cmp	r3, #32
 8009598:	d1cf      	bne.n	800953a <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800959a:	2300      	movs	r3, #0
}
 800959c:	0018      	movs	r0, r3
 800959e:	46bd      	mov	sp, r7
 80095a0:	b004      	add	sp, #16
 80095a2:	bd80      	pop	{r7, pc}

080095a4 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80095a4:	b580      	push	{r7, lr}
 80095a6:	b084      	sub	sp, #16
 80095a8:	af00      	add	r7, sp, #0
 80095aa:	60f8      	str	r0, [r7, #12]
 80095ac:	60b9      	str	r1, [r7, #8]
 80095ae:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80095b0:	e055      	b.n	800965e <I2C_WaitOnRXNEFlagUntilTimeout+0xba>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 80095b2:	687a      	ldr	r2, [r7, #4]
 80095b4:	68b9      	ldr	r1, [r7, #8]
 80095b6:	68fb      	ldr	r3, [r7, #12]
 80095b8:	0018      	movs	r0, r3
 80095ba:	f000 f85f 	bl	800967c <I2C_IsAcknowledgeFailed>
 80095be:	1e03      	subs	r3, r0, #0
 80095c0:	d001      	beq.n	80095c6 <I2C_WaitOnRXNEFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80095c2:	2301      	movs	r3, #1
 80095c4:	e053      	b.n	800966e <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
    }

    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80095c6:	68fb      	ldr	r3, [r7, #12]
 80095c8:	681b      	ldr	r3, [r3, #0]
 80095ca:	699b      	ldr	r3, [r3, #24]
 80095cc:	2220      	movs	r2, #32
 80095ce:	4013      	ands	r3, r2
 80095d0:	2b20      	cmp	r3, #32
 80095d2:	d129      	bne.n	8009628 <I2C_WaitOnRXNEFlagUntilTimeout+0x84>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 80095d4:	68fb      	ldr	r3, [r7, #12]
 80095d6:	681b      	ldr	r3, [r3, #0]
 80095d8:	699b      	ldr	r3, [r3, #24]
 80095da:	2204      	movs	r2, #4
 80095dc:	4013      	ands	r3, r2
 80095de:	2b04      	cmp	r3, #4
 80095e0:	d105      	bne.n	80095ee <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
 80095e2:	68fb      	ldr	r3, [r7, #12]
 80095e4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80095e6:	2b00      	cmp	r3, #0
 80095e8:	d001      	beq.n	80095ee <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        return HAL_OK;
 80095ea:	2300      	movs	r3, #0
 80095ec:	e03f      	b.n	800966e <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
      }
      else
      {
        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80095ee:	68fb      	ldr	r3, [r7, #12]
 80095f0:	681b      	ldr	r3, [r3, #0]
 80095f2:	2220      	movs	r2, #32
 80095f4:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 80095f6:	68fb      	ldr	r3, [r7, #12]
 80095f8:	681b      	ldr	r3, [r3, #0]
 80095fa:	685a      	ldr	r2, [r3, #4]
 80095fc:	68fb      	ldr	r3, [r7, #12]
 80095fe:	681b      	ldr	r3, [r3, #0]
 8009600:	491d      	ldr	r1, [pc, #116]	; (8009678 <I2C_WaitOnRXNEFlagUntilTimeout+0xd4>)
 8009602:	400a      	ands	r2, r1
 8009604:	605a      	str	r2, [r3, #4]

        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8009606:	68fb      	ldr	r3, [r7, #12]
 8009608:	2200      	movs	r2, #0
 800960a:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800960c:	68fb      	ldr	r3, [r7, #12]
 800960e:	2241      	movs	r2, #65	; 0x41
 8009610:	2120      	movs	r1, #32
 8009612:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8009614:	68fb      	ldr	r3, [r7, #12]
 8009616:	2242      	movs	r2, #66	; 0x42
 8009618:	2100      	movs	r1, #0
 800961a:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800961c:	68fb      	ldr	r3, [r7, #12]
 800961e:	2240      	movs	r2, #64	; 0x40
 8009620:	2100      	movs	r1, #0
 8009622:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 8009624:	2301      	movs	r3, #1
 8009626:	e022      	b.n	800966e <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
      }
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009628:	f7fe f9fc 	bl	8007a24 <HAL_GetTick>
 800962c:	0002      	movs	r2, r0
 800962e:	687b      	ldr	r3, [r7, #4]
 8009630:	1ad3      	subs	r3, r2, r3
 8009632:	68ba      	ldr	r2, [r7, #8]
 8009634:	429a      	cmp	r2, r3
 8009636:	d302      	bcc.n	800963e <I2C_WaitOnRXNEFlagUntilTimeout+0x9a>
 8009638:	68bb      	ldr	r3, [r7, #8]
 800963a:	2b00      	cmp	r3, #0
 800963c:	d10f      	bne.n	800965e <I2C_WaitOnRXNEFlagUntilTimeout+0xba>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800963e:	68fb      	ldr	r3, [r7, #12]
 8009640:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009642:	2220      	movs	r2, #32
 8009644:	431a      	orrs	r2, r3
 8009646:	68fb      	ldr	r3, [r7, #12]
 8009648:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 800964a:	68fb      	ldr	r3, [r7, #12]
 800964c:	2241      	movs	r2, #65	; 0x41
 800964e:	2120      	movs	r1, #32
 8009650:	5499      	strb	r1, [r3, r2]

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8009652:	68fb      	ldr	r3, [r7, #12]
 8009654:	2240      	movs	r2, #64	; 0x40
 8009656:	2100      	movs	r1, #0
 8009658:	5499      	strb	r1, [r3, r2]

      return HAL_ERROR;
 800965a:	2301      	movs	r3, #1
 800965c:	e007      	b.n	800966e <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800965e:	68fb      	ldr	r3, [r7, #12]
 8009660:	681b      	ldr	r3, [r3, #0]
 8009662:	699b      	ldr	r3, [r3, #24]
 8009664:	2204      	movs	r2, #4
 8009666:	4013      	ands	r3, r2
 8009668:	2b04      	cmp	r3, #4
 800966a:	d1a2      	bne.n	80095b2 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800966c:	2300      	movs	r3, #0
}
 800966e:	0018      	movs	r0, r3
 8009670:	46bd      	mov	sp, r7
 8009672:	b004      	add	sp, #16
 8009674:	bd80      	pop	{r7, pc}
 8009676:	46c0      	nop			; (mov r8, r8)
 8009678:	fe00e800 	.word	0xfe00e800

0800967c <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800967c:	b580      	push	{r7, lr}
 800967e:	b084      	sub	sp, #16
 8009680:	af00      	add	r7, sp, #0
 8009682:	60f8      	str	r0, [r7, #12]
 8009684:	60b9      	str	r1, [r7, #8]
 8009686:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8009688:	68fb      	ldr	r3, [r7, #12]
 800968a:	681b      	ldr	r3, [r3, #0]
 800968c:	699b      	ldr	r3, [r3, #24]
 800968e:	2210      	movs	r2, #16
 8009690:	4013      	ands	r3, r2
 8009692:	2b10      	cmp	r3, #16
 8009694:	d151      	bne.n	800973a <I2C_IsAcknowledgeFailed+0xbe>
  {
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8009696:	e021      	b.n	80096dc <I2C_IsAcknowledgeFailed+0x60>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8009698:	68bb      	ldr	r3, [r7, #8]
 800969a:	3301      	adds	r3, #1
 800969c:	d01e      	beq.n	80096dc <I2C_IsAcknowledgeFailed+0x60>
      {
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800969e:	f7fe f9c1 	bl	8007a24 <HAL_GetTick>
 80096a2:	0002      	movs	r2, r0
 80096a4:	687b      	ldr	r3, [r7, #4]
 80096a6:	1ad3      	subs	r3, r2, r3
 80096a8:	68ba      	ldr	r2, [r7, #8]
 80096aa:	429a      	cmp	r2, r3
 80096ac:	d302      	bcc.n	80096b4 <I2C_IsAcknowledgeFailed+0x38>
 80096ae:	68bb      	ldr	r3, [r7, #8]
 80096b0:	2b00      	cmp	r3, #0
 80096b2:	d113      	bne.n	80096dc <I2C_IsAcknowledgeFailed+0x60>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80096b4:	68fb      	ldr	r3, [r7, #12]
 80096b6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80096b8:	2220      	movs	r2, #32
 80096ba:	431a      	orrs	r2, r3
 80096bc:	68fb      	ldr	r3, [r7, #12]
 80096be:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80096c0:	68fb      	ldr	r3, [r7, #12]
 80096c2:	2241      	movs	r2, #65	; 0x41
 80096c4:	2120      	movs	r1, #32
 80096c6:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80096c8:	68fb      	ldr	r3, [r7, #12]
 80096ca:	2242      	movs	r2, #66	; 0x42
 80096cc:	2100      	movs	r1, #0
 80096ce:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80096d0:	68fb      	ldr	r3, [r7, #12]
 80096d2:	2240      	movs	r2, #64	; 0x40
 80096d4:	2100      	movs	r1, #0
 80096d6:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 80096d8:	2301      	movs	r3, #1
 80096da:	e02f      	b.n	800973c <I2C_IsAcknowledgeFailed+0xc0>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80096dc:	68fb      	ldr	r3, [r7, #12]
 80096de:	681b      	ldr	r3, [r3, #0]
 80096e0:	699b      	ldr	r3, [r3, #24]
 80096e2:	2220      	movs	r2, #32
 80096e4:	4013      	ands	r3, r2
 80096e6:	2b20      	cmp	r3, #32
 80096e8:	d1d6      	bne.n	8009698 <I2C_IsAcknowledgeFailed+0x1c>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80096ea:	68fb      	ldr	r3, [r7, #12]
 80096ec:	681b      	ldr	r3, [r3, #0]
 80096ee:	2210      	movs	r2, #16
 80096f0:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80096f2:	68fb      	ldr	r3, [r7, #12]
 80096f4:	681b      	ldr	r3, [r3, #0]
 80096f6:	2220      	movs	r2, #32
 80096f8:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80096fa:	68fb      	ldr	r3, [r7, #12]
 80096fc:	0018      	movs	r0, r3
 80096fe:	f7ff fe75 	bl	80093ec <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8009702:	68fb      	ldr	r3, [r7, #12]
 8009704:	681b      	ldr	r3, [r3, #0]
 8009706:	685a      	ldr	r2, [r3, #4]
 8009708:	68fb      	ldr	r3, [r7, #12]
 800970a:	681b      	ldr	r3, [r3, #0]
 800970c:	490d      	ldr	r1, [pc, #52]	; (8009744 <I2C_IsAcknowledgeFailed+0xc8>)
 800970e:	400a      	ands	r2, r1
 8009710:	605a      	str	r2, [r3, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8009712:	68fb      	ldr	r3, [r7, #12]
 8009714:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009716:	2204      	movs	r2, #4
 8009718:	431a      	orrs	r2, r3
 800971a:	68fb      	ldr	r3, [r7, #12]
 800971c:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800971e:	68fb      	ldr	r3, [r7, #12]
 8009720:	2241      	movs	r2, #65	; 0x41
 8009722:	2120      	movs	r1, #32
 8009724:	5499      	strb	r1, [r3, r2]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8009726:	68fb      	ldr	r3, [r7, #12]
 8009728:	2242      	movs	r2, #66	; 0x42
 800972a:	2100      	movs	r1, #0
 800972c:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800972e:	68fb      	ldr	r3, [r7, #12]
 8009730:	2240      	movs	r2, #64	; 0x40
 8009732:	2100      	movs	r1, #0
 8009734:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 8009736:	2301      	movs	r3, #1
 8009738:	e000      	b.n	800973c <I2C_IsAcknowledgeFailed+0xc0>
  }
  return HAL_OK;
 800973a:	2300      	movs	r3, #0
}
 800973c:	0018      	movs	r0, r3
 800973e:	46bd      	mov	sp, r7
 8009740:	b004      	add	sp, #16
 8009742:	bd80      	pop	{r7, pc}
 8009744:	fe00e800 	.word	0xfe00e800

08009748 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_READ Generate Restart for read request.
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode, uint32_t Request)
{
 8009748:	b590      	push	{r4, r7, lr}
 800974a:	b085      	sub	sp, #20
 800974c:	af00      	add	r7, sp, #0
 800974e:	60f8      	str	r0, [r7, #12]
 8009750:	0008      	movs	r0, r1
 8009752:	0011      	movs	r1, r2
 8009754:	607b      	str	r3, [r7, #4]
 8009756:	240a      	movs	r4, #10
 8009758:	193b      	adds	r3, r7, r4
 800975a:	1c02      	adds	r2, r0, #0
 800975c:	801a      	strh	r2, [r3, #0]
 800975e:	2009      	movs	r0, #9
 8009760:	183b      	adds	r3, r7, r0
 8009762:	1c0a      	adds	r2, r1, #0
 8009764:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
 8009766:	68fb      	ldr	r3, [r7, #12]
 8009768:	681b      	ldr	r3, [r3, #0]
 800976a:	685b      	ldr	r3, [r3, #4]
 800976c:	6a3a      	ldr	r2, [r7, #32]
 800976e:	0d51      	lsrs	r1, r2, #21
 8009770:	2280      	movs	r2, #128	; 0x80
 8009772:	00d2      	lsls	r2, r2, #3
 8009774:	400a      	ands	r2, r1
 8009776:	490e      	ldr	r1, [pc, #56]	; (80097b0 <I2C_TransferConfig+0x68>)
 8009778:	430a      	orrs	r2, r1
 800977a:	43d2      	mvns	r2, r2
 800977c:	401a      	ands	r2, r3
 800977e:	0011      	movs	r1, r2
 8009780:	193b      	adds	r3, r7, r4
 8009782:	881b      	ldrh	r3, [r3, #0]
 8009784:	059b      	lsls	r3, r3, #22
 8009786:	0d9a      	lsrs	r2, r3, #22
 8009788:	183b      	adds	r3, r7, r0
 800978a:	781b      	ldrb	r3, [r3, #0]
 800978c:	0418      	lsls	r0, r3, #16
 800978e:	23ff      	movs	r3, #255	; 0xff
 8009790:	041b      	lsls	r3, r3, #16
 8009792:	4003      	ands	r3, r0
 8009794:	431a      	orrs	r2, r3
 8009796:	687b      	ldr	r3, [r7, #4]
 8009798:	431a      	orrs	r2, r3
 800979a:	6a3b      	ldr	r3, [r7, #32]
 800979c:	431a      	orrs	r2, r3
 800979e:	68fb      	ldr	r3, [r7, #12]
 80097a0:	681b      	ldr	r3, [r3, #0]
 80097a2:	430a      	orrs	r2, r1
 80097a4:	605a      	str	r2, [r3, #4]
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | (uint32_t)Mode | (uint32_t)Request));
}
 80097a6:	46c0      	nop			; (mov r8, r8)
 80097a8:	46bd      	mov	sp, r7
 80097aa:	b005      	add	sp, #20
 80097ac:	bd90      	pop	{r4, r7, pc}
 80097ae:	46c0      	nop			; (mov r8, r8)
 80097b0:	03ff63ff 	.word	0x03ff63ff

080097b4 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80097b4:	b580      	push	{r7, lr}
 80097b6:	b082      	sub	sp, #8
 80097b8:	af00      	add	r7, sp, #0
 80097ba:	6078      	str	r0, [r7, #4]
 80097bc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80097be:	687b      	ldr	r3, [r7, #4]
 80097c0:	2241      	movs	r2, #65	; 0x41
 80097c2:	5c9b      	ldrb	r3, [r3, r2]
 80097c4:	b2db      	uxtb	r3, r3
 80097c6:	2b20      	cmp	r3, #32
 80097c8:	d138      	bne.n	800983c <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80097ca:	687b      	ldr	r3, [r7, #4]
 80097cc:	2240      	movs	r2, #64	; 0x40
 80097ce:	5c9b      	ldrb	r3, [r3, r2]
 80097d0:	2b01      	cmp	r3, #1
 80097d2:	d101      	bne.n	80097d8 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80097d4:	2302      	movs	r3, #2
 80097d6:	e032      	b.n	800983e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80097d8:	687b      	ldr	r3, [r7, #4]
 80097da:	2240      	movs	r2, #64	; 0x40
 80097dc:	2101      	movs	r1, #1
 80097de:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80097e0:	687b      	ldr	r3, [r7, #4]
 80097e2:	2241      	movs	r2, #65	; 0x41
 80097e4:	2124      	movs	r1, #36	; 0x24
 80097e6:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80097e8:	687b      	ldr	r3, [r7, #4]
 80097ea:	681b      	ldr	r3, [r3, #0]
 80097ec:	681a      	ldr	r2, [r3, #0]
 80097ee:	687b      	ldr	r3, [r7, #4]
 80097f0:	681b      	ldr	r3, [r3, #0]
 80097f2:	2101      	movs	r1, #1
 80097f4:	438a      	bics	r2, r1
 80097f6:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80097f8:	687b      	ldr	r3, [r7, #4]
 80097fa:	681b      	ldr	r3, [r3, #0]
 80097fc:	681a      	ldr	r2, [r3, #0]
 80097fe:	687b      	ldr	r3, [r7, #4]
 8009800:	681b      	ldr	r3, [r3, #0]
 8009802:	4911      	ldr	r1, [pc, #68]	; (8009848 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 8009804:	400a      	ands	r2, r1
 8009806:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8009808:	687b      	ldr	r3, [r7, #4]
 800980a:	681b      	ldr	r3, [r3, #0]
 800980c:	6819      	ldr	r1, [r3, #0]
 800980e:	687b      	ldr	r3, [r7, #4]
 8009810:	681b      	ldr	r3, [r3, #0]
 8009812:	683a      	ldr	r2, [r7, #0]
 8009814:	430a      	orrs	r2, r1
 8009816:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8009818:	687b      	ldr	r3, [r7, #4]
 800981a:	681b      	ldr	r3, [r3, #0]
 800981c:	681a      	ldr	r2, [r3, #0]
 800981e:	687b      	ldr	r3, [r7, #4]
 8009820:	681b      	ldr	r3, [r3, #0]
 8009822:	2101      	movs	r1, #1
 8009824:	430a      	orrs	r2, r1
 8009826:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8009828:	687b      	ldr	r3, [r7, #4]
 800982a:	2241      	movs	r2, #65	; 0x41
 800982c:	2120      	movs	r1, #32
 800982e:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009830:	687b      	ldr	r3, [r7, #4]
 8009832:	2240      	movs	r2, #64	; 0x40
 8009834:	2100      	movs	r1, #0
 8009836:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8009838:	2300      	movs	r3, #0
 800983a:	e000      	b.n	800983e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800983c:	2302      	movs	r3, #2
  }
}
 800983e:	0018      	movs	r0, r3
 8009840:	46bd      	mov	sp, r7
 8009842:	b002      	add	sp, #8
 8009844:	bd80      	pop	{r7, pc}
 8009846:	46c0      	nop			; (mov r8, r8)
 8009848:	ffffefff 	.word	0xffffefff

0800984c <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800984c:	b580      	push	{r7, lr}
 800984e:	b084      	sub	sp, #16
 8009850:	af00      	add	r7, sp, #0
 8009852:	6078      	str	r0, [r7, #4]
 8009854:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8009856:	687b      	ldr	r3, [r7, #4]
 8009858:	2241      	movs	r2, #65	; 0x41
 800985a:	5c9b      	ldrb	r3, [r3, r2]
 800985c:	b2db      	uxtb	r3, r3
 800985e:	2b20      	cmp	r3, #32
 8009860:	d139      	bne.n	80098d6 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8009862:	687b      	ldr	r3, [r7, #4]
 8009864:	2240      	movs	r2, #64	; 0x40
 8009866:	5c9b      	ldrb	r3, [r3, r2]
 8009868:	2b01      	cmp	r3, #1
 800986a:	d101      	bne.n	8009870 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800986c:	2302      	movs	r3, #2
 800986e:	e033      	b.n	80098d8 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8009870:	687b      	ldr	r3, [r7, #4]
 8009872:	2240      	movs	r2, #64	; 0x40
 8009874:	2101      	movs	r1, #1
 8009876:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8009878:	687b      	ldr	r3, [r7, #4]
 800987a:	2241      	movs	r2, #65	; 0x41
 800987c:	2124      	movs	r1, #36	; 0x24
 800987e:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8009880:	687b      	ldr	r3, [r7, #4]
 8009882:	681b      	ldr	r3, [r3, #0]
 8009884:	681a      	ldr	r2, [r3, #0]
 8009886:	687b      	ldr	r3, [r7, #4]
 8009888:	681b      	ldr	r3, [r3, #0]
 800988a:	2101      	movs	r1, #1
 800988c:	438a      	bics	r2, r1
 800988e:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8009890:	687b      	ldr	r3, [r7, #4]
 8009892:	681b      	ldr	r3, [r3, #0]
 8009894:	681b      	ldr	r3, [r3, #0]
 8009896:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8009898:	68fb      	ldr	r3, [r7, #12]
 800989a:	4a11      	ldr	r2, [pc, #68]	; (80098e0 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 800989c:	4013      	ands	r3, r2
 800989e:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80098a0:	683b      	ldr	r3, [r7, #0]
 80098a2:	021b      	lsls	r3, r3, #8
 80098a4:	68fa      	ldr	r2, [r7, #12]
 80098a6:	4313      	orrs	r3, r2
 80098a8:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80098aa:	687b      	ldr	r3, [r7, #4]
 80098ac:	681b      	ldr	r3, [r3, #0]
 80098ae:	68fa      	ldr	r2, [r7, #12]
 80098b0:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80098b2:	687b      	ldr	r3, [r7, #4]
 80098b4:	681b      	ldr	r3, [r3, #0]
 80098b6:	681a      	ldr	r2, [r3, #0]
 80098b8:	687b      	ldr	r3, [r7, #4]
 80098ba:	681b      	ldr	r3, [r3, #0]
 80098bc:	2101      	movs	r1, #1
 80098be:	430a      	orrs	r2, r1
 80098c0:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80098c2:	687b      	ldr	r3, [r7, #4]
 80098c4:	2241      	movs	r2, #65	; 0x41
 80098c6:	2120      	movs	r1, #32
 80098c8:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80098ca:	687b      	ldr	r3, [r7, #4]
 80098cc:	2240      	movs	r2, #64	; 0x40
 80098ce:	2100      	movs	r1, #0
 80098d0:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80098d2:	2300      	movs	r3, #0
 80098d4:	e000      	b.n	80098d8 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80098d6:	2302      	movs	r3, #2
  }
}
 80098d8:	0018      	movs	r0, r3
 80098da:	46bd      	mov	sp, r7
 80098dc:	b004      	add	sp, #16
 80098de:	bd80      	pop	{r7, pc}
 80098e0:	fffff0ff 	.word	0xfffff0ff

080098e4 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80098e4:	b580      	push	{r7, lr}
 80098e6:	b084      	sub	sp, #16
 80098e8:	af00      	add	r7, sp, #0
 80098ea:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 80098ec:	4b19      	ldr	r3, [pc, #100]	; (8009954 <HAL_PWREx_ControlVoltageScaling+0x70>)
 80098ee:	681b      	ldr	r3, [r3, #0]
 80098f0:	4a19      	ldr	r2, [pc, #100]	; (8009958 <HAL_PWREx_ControlVoltageScaling+0x74>)
 80098f2:	4013      	ands	r3, r2
 80098f4:	0019      	movs	r1, r3
 80098f6:	4b17      	ldr	r3, [pc, #92]	; (8009954 <HAL_PWREx_ControlVoltageScaling+0x70>)
 80098f8:	687a      	ldr	r2, [r7, #4]
 80098fa:	430a      	orrs	r2, r1
 80098fc:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if(VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80098fe:	687a      	ldr	r2, [r7, #4]
 8009900:	2380      	movs	r3, #128	; 0x80
 8009902:	009b      	lsls	r3, r3, #2
 8009904:	429a      	cmp	r2, r3
 8009906:	d11f      	bne.n	8009948 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock ) / 1000000U) + 1U;
 8009908:	4b14      	ldr	r3, [pc, #80]	; (800995c <HAL_PWREx_ControlVoltageScaling+0x78>)
 800990a:	681a      	ldr	r2, [r3, #0]
 800990c:	0013      	movs	r3, r2
 800990e:	005b      	lsls	r3, r3, #1
 8009910:	189b      	adds	r3, r3, r2
 8009912:	005b      	lsls	r3, r3, #1
 8009914:	4912      	ldr	r1, [pc, #72]	; (8009960 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 8009916:	0018      	movs	r0, r3
 8009918:	f7f6 fbf4 	bl	8000104 <__udivsi3>
 800991c:	0003      	movs	r3, r0
 800991e:	3301      	adds	r3, #1
 8009920:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while(HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8009922:	e008      	b.n	8009936 <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if(wait_loop_index != 0U)
 8009924:	68fb      	ldr	r3, [r7, #12]
 8009926:	2b00      	cmp	r3, #0
 8009928:	d003      	beq.n	8009932 <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 800992a:	68fb      	ldr	r3, [r7, #12]
 800992c:	3b01      	subs	r3, #1
 800992e:	60fb      	str	r3, [r7, #12]
 8009930:	e001      	b.n	8009936 <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 8009932:	2303      	movs	r3, #3
 8009934:	e009      	b.n	800994a <HAL_PWREx_ControlVoltageScaling+0x66>
    while(HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8009936:	4b07      	ldr	r3, [pc, #28]	; (8009954 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8009938:	695a      	ldr	r2, [r3, #20]
 800993a:	2380      	movs	r3, #128	; 0x80
 800993c:	00db      	lsls	r3, r3, #3
 800993e:	401a      	ands	r2, r3
 8009940:	2380      	movs	r3, #128	; 0x80
 8009942:	00db      	lsls	r3, r3, #3
 8009944:	429a      	cmp	r2, r3
 8009946:	d0ed      	beq.n	8009924 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 8009948:	2300      	movs	r3, #0
}
 800994a:	0018      	movs	r0, r3
 800994c:	46bd      	mov	sp, r7
 800994e:	b004      	add	sp, #16
 8009950:	bd80      	pop	{r7, pc}
 8009952:	46c0      	nop			; (mov r8, r8)
 8009954:	40007000 	.word	0x40007000
 8009958:	fffff9ff 	.word	0xfffff9ff
 800995c:	20000000 	.word	0x20000000
 8009960:	000f4240 	.word	0x000f4240

08009964 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8009964:	b580      	push	{r7, lr}
 8009966:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 8009968:	4b03      	ldr	r3, [pc, #12]	; (8009978 <LL_RCC_GetAPB1Prescaler+0x14>)
 800996a:	689a      	ldr	r2, [r3, #8]
 800996c:	23e0      	movs	r3, #224	; 0xe0
 800996e:	01db      	lsls	r3, r3, #7
 8009970:	4013      	ands	r3, r2
}
 8009972:	0018      	movs	r0, r3
 8009974:	46bd      	mov	sp, r7
 8009976:	bd80      	pop	{r7, pc}
 8009978:	40021000 	.word	0x40021000

0800997c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800997c:	b580      	push	{r7, lr}
 800997e:	b088      	sub	sp, #32
 8009980:	af00      	add	r7, sp, #0
 8009982:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8009984:	687b      	ldr	r3, [r7, #4]
 8009986:	2b00      	cmp	r3, #0
 8009988:	d101      	bne.n	800998e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800998a:	2301      	movs	r3, #1
 800998c:	e304      	b.n	8009f98 <HAL_RCC_OscConfig+0x61c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800998e:	687b      	ldr	r3, [r7, #4]
 8009990:	681b      	ldr	r3, [r3, #0]
 8009992:	2201      	movs	r2, #1
 8009994:	4013      	ands	r3, r2
 8009996:	d100      	bne.n	800999a <HAL_RCC_OscConfig+0x1e>
 8009998:	e07c      	b.n	8009a94 <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800999a:	4bc3      	ldr	r3, [pc, #780]	; (8009ca8 <HAL_RCC_OscConfig+0x32c>)
 800999c:	689b      	ldr	r3, [r3, #8]
 800999e:	2238      	movs	r2, #56	; 0x38
 80099a0:	4013      	ands	r3, r2
 80099a2:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80099a4:	4bc0      	ldr	r3, [pc, #768]	; (8009ca8 <HAL_RCC_OscConfig+0x32c>)
 80099a6:	68db      	ldr	r3, [r3, #12]
 80099a8:	2203      	movs	r2, #3
 80099aa:	4013      	ands	r3, r2
 80099ac:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 80099ae:	69bb      	ldr	r3, [r7, #24]
 80099b0:	2b10      	cmp	r3, #16
 80099b2:	d102      	bne.n	80099ba <HAL_RCC_OscConfig+0x3e>
 80099b4:	697b      	ldr	r3, [r7, #20]
 80099b6:	2b03      	cmp	r3, #3
 80099b8:	d002      	beq.n	80099c0 <HAL_RCC_OscConfig+0x44>
 80099ba:	69bb      	ldr	r3, [r7, #24]
 80099bc:	2b08      	cmp	r3, #8
 80099be:	d10b      	bne.n	80099d8 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80099c0:	4bb9      	ldr	r3, [pc, #740]	; (8009ca8 <HAL_RCC_OscConfig+0x32c>)
 80099c2:	681a      	ldr	r2, [r3, #0]
 80099c4:	2380      	movs	r3, #128	; 0x80
 80099c6:	029b      	lsls	r3, r3, #10
 80099c8:	4013      	ands	r3, r2
 80099ca:	d062      	beq.n	8009a92 <HAL_RCC_OscConfig+0x116>
 80099cc:	687b      	ldr	r3, [r7, #4]
 80099ce:	685b      	ldr	r3, [r3, #4]
 80099d0:	2b00      	cmp	r3, #0
 80099d2:	d15e      	bne.n	8009a92 <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 80099d4:	2301      	movs	r3, #1
 80099d6:	e2df      	b.n	8009f98 <HAL_RCC_OscConfig+0x61c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80099d8:	687b      	ldr	r3, [r7, #4]
 80099da:	685a      	ldr	r2, [r3, #4]
 80099dc:	2380      	movs	r3, #128	; 0x80
 80099de:	025b      	lsls	r3, r3, #9
 80099e0:	429a      	cmp	r2, r3
 80099e2:	d107      	bne.n	80099f4 <HAL_RCC_OscConfig+0x78>
 80099e4:	4bb0      	ldr	r3, [pc, #704]	; (8009ca8 <HAL_RCC_OscConfig+0x32c>)
 80099e6:	681a      	ldr	r2, [r3, #0]
 80099e8:	4baf      	ldr	r3, [pc, #700]	; (8009ca8 <HAL_RCC_OscConfig+0x32c>)
 80099ea:	2180      	movs	r1, #128	; 0x80
 80099ec:	0249      	lsls	r1, r1, #9
 80099ee:	430a      	orrs	r2, r1
 80099f0:	601a      	str	r2, [r3, #0]
 80099f2:	e020      	b.n	8009a36 <HAL_RCC_OscConfig+0xba>
 80099f4:	687b      	ldr	r3, [r7, #4]
 80099f6:	685a      	ldr	r2, [r3, #4]
 80099f8:	23a0      	movs	r3, #160	; 0xa0
 80099fa:	02db      	lsls	r3, r3, #11
 80099fc:	429a      	cmp	r2, r3
 80099fe:	d10e      	bne.n	8009a1e <HAL_RCC_OscConfig+0xa2>
 8009a00:	4ba9      	ldr	r3, [pc, #676]	; (8009ca8 <HAL_RCC_OscConfig+0x32c>)
 8009a02:	681a      	ldr	r2, [r3, #0]
 8009a04:	4ba8      	ldr	r3, [pc, #672]	; (8009ca8 <HAL_RCC_OscConfig+0x32c>)
 8009a06:	2180      	movs	r1, #128	; 0x80
 8009a08:	02c9      	lsls	r1, r1, #11
 8009a0a:	430a      	orrs	r2, r1
 8009a0c:	601a      	str	r2, [r3, #0]
 8009a0e:	4ba6      	ldr	r3, [pc, #664]	; (8009ca8 <HAL_RCC_OscConfig+0x32c>)
 8009a10:	681a      	ldr	r2, [r3, #0]
 8009a12:	4ba5      	ldr	r3, [pc, #660]	; (8009ca8 <HAL_RCC_OscConfig+0x32c>)
 8009a14:	2180      	movs	r1, #128	; 0x80
 8009a16:	0249      	lsls	r1, r1, #9
 8009a18:	430a      	orrs	r2, r1
 8009a1a:	601a      	str	r2, [r3, #0]
 8009a1c:	e00b      	b.n	8009a36 <HAL_RCC_OscConfig+0xba>
 8009a1e:	4ba2      	ldr	r3, [pc, #648]	; (8009ca8 <HAL_RCC_OscConfig+0x32c>)
 8009a20:	681a      	ldr	r2, [r3, #0]
 8009a22:	4ba1      	ldr	r3, [pc, #644]	; (8009ca8 <HAL_RCC_OscConfig+0x32c>)
 8009a24:	49a1      	ldr	r1, [pc, #644]	; (8009cac <HAL_RCC_OscConfig+0x330>)
 8009a26:	400a      	ands	r2, r1
 8009a28:	601a      	str	r2, [r3, #0]
 8009a2a:	4b9f      	ldr	r3, [pc, #636]	; (8009ca8 <HAL_RCC_OscConfig+0x32c>)
 8009a2c:	681a      	ldr	r2, [r3, #0]
 8009a2e:	4b9e      	ldr	r3, [pc, #632]	; (8009ca8 <HAL_RCC_OscConfig+0x32c>)
 8009a30:	499f      	ldr	r1, [pc, #636]	; (8009cb0 <HAL_RCC_OscConfig+0x334>)
 8009a32:	400a      	ands	r2, r1
 8009a34:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8009a36:	687b      	ldr	r3, [r7, #4]
 8009a38:	685b      	ldr	r3, [r3, #4]
 8009a3a:	2b00      	cmp	r3, #0
 8009a3c:	d014      	beq.n	8009a68 <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009a3e:	f7fd fff1 	bl	8007a24 <HAL_GetTick>
 8009a42:	0003      	movs	r3, r0
 8009a44:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8009a46:	e008      	b.n	8009a5a <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8009a48:	f7fd ffec 	bl	8007a24 <HAL_GetTick>
 8009a4c:	0002      	movs	r2, r0
 8009a4e:	693b      	ldr	r3, [r7, #16]
 8009a50:	1ad3      	subs	r3, r2, r3
 8009a52:	2b64      	cmp	r3, #100	; 0x64
 8009a54:	d901      	bls.n	8009a5a <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 8009a56:	2303      	movs	r3, #3
 8009a58:	e29e      	b.n	8009f98 <HAL_RCC_OscConfig+0x61c>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8009a5a:	4b93      	ldr	r3, [pc, #588]	; (8009ca8 <HAL_RCC_OscConfig+0x32c>)
 8009a5c:	681a      	ldr	r2, [r3, #0]
 8009a5e:	2380      	movs	r3, #128	; 0x80
 8009a60:	029b      	lsls	r3, r3, #10
 8009a62:	4013      	ands	r3, r2
 8009a64:	d0f0      	beq.n	8009a48 <HAL_RCC_OscConfig+0xcc>
 8009a66:	e015      	b.n	8009a94 <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009a68:	f7fd ffdc 	bl	8007a24 <HAL_GetTick>
 8009a6c:	0003      	movs	r3, r0
 8009a6e:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8009a70:	e008      	b.n	8009a84 <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8009a72:	f7fd ffd7 	bl	8007a24 <HAL_GetTick>
 8009a76:	0002      	movs	r2, r0
 8009a78:	693b      	ldr	r3, [r7, #16]
 8009a7a:	1ad3      	subs	r3, r2, r3
 8009a7c:	2b64      	cmp	r3, #100	; 0x64
 8009a7e:	d901      	bls.n	8009a84 <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 8009a80:	2303      	movs	r3, #3
 8009a82:	e289      	b.n	8009f98 <HAL_RCC_OscConfig+0x61c>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8009a84:	4b88      	ldr	r3, [pc, #544]	; (8009ca8 <HAL_RCC_OscConfig+0x32c>)
 8009a86:	681a      	ldr	r2, [r3, #0]
 8009a88:	2380      	movs	r3, #128	; 0x80
 8009a8a:	029b      	lsls	r3, r3, #10
 8009a8c:	4013      	ands	r3, r2
 8009a8e:	d1f0      	bne.n	8009a72 <HAL_RCC_OscConfig+0xf6>
 8009a90:	e000      	b.n	8009a94 <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8009a92:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8009a94:	687b      	ldr	r3, [r7, #4]
 8009a96:	681b      	ldr	r3, [r3, #0]
 8009a98:	2202      	movs	r2, #2
 8009a9a:	4013      	ands	r3, r2
 8009a9c:	d100      	bne.n	8009aa0 <HAL_RCC_OscConfig+0x124>
 8009a9e:	e099      	b.n	8009bd4 <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8009aa0:	4b81      	ldr	r3, [pc, #516]	; (8009ca8 <HAL_RCC_OscConfig+0x32c>)
 8009aa2:	689b      	ldr	r3, [r3, #8]
 8009aa4:	2238      	movs	r2, #56	; 0x38
 8009aa6:	4013      	ands	r3, r2
 8009aa8:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8009aaa:	4b7f      	ldr	r3, [pc, #508]	; (8009ca8 <HAL_RCC_OscConfig+0x32c>)
 8009aac:	68db      	ldr	r3, [r3, #12]
 8009aae:	2203      	movs	r2, #3
 8009ab0:	4013      	ands	r3, r2
 8009ab2:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8009ab4:	69bb      	ldr	r3, [r7, #24]
 8009ab6:	2b10      	cmp	r3, #16
 8009ab8:	d102      	bne.n	8009ac0 <HAL_RCC_OscConfig+0x144>
 8009aba:	697b      	ldr	r3, [r7, #20]
 8009abc:	2b02      	cmp	r3, #2
 8009abe:	d002      	beq.n	8009ac6 <HAL_RCC_OscConfig+0x14a>
 8009ac0:	69bb      	ldr	r3, [r7, #24]
 8009ac2:	2b00      	cmp	r3, #0
 8009ac4:	d135      	bne.n	8009b32 <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8009ac6:	4b78      	ldr	r3, [pc, #480]	; (8009ca8 <HAL_RCC_OscConfig+0x32c>)
 8009ac8:	681a      	ldr	r2, [r3, #0]
 8009aca:	2380      	movs	r3, #128	; 0x80
 8009acc:	00db      	lsls	r3, r3, #3
 8009ace:	4013      	ands	r3, r2
 8009ad0:	d005      	beq.n	8009ade <HAL_RCC_OscConfig+0x162>
 8009ad2:	687b      	ldr	r3, [r7, #4]
 8009ad4:	68db      	ldr	r3, [r3, #12]
 8009ad6:	2b00      	cmp	r3, #0
 8009ad8:	d101      	bne.n	8009ade <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 8009ada:	2301      	movs	r3, #1
 8009adc:	e25c      	b.n	8009f98 <HAL_RCC_OscConfig+0x61c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009ade:	4b72      	ldr	r3, [pc, #456]	; (8009ca8 <HAL_RCC_OscConfig+0x32c>)
 8009ae0:	685b      	ldr	r3, [r3, #4]
 8009ae2:	4a74      	ldr	r2, [pc, #464]	; (8009cb4 <HAL_RCC_OscConfig+0x338>)
 8009ae4:	4013      	ands	r3, r2
 8009ae6:	0019      	movs	r1, r3
 8009ae8:	687b      	ldr	r3, [r7, #4]
 8009aea:	695b      	ldr	r3, [r3, #20]
 8009aec:	021a      	lsls	r2, r3, #8
 8009aee:	4b6e      	ldr	r3, [pc, #440]	; (8009ca8 <HAL_RCC_OscConfig+0x32c>)
 8009af0:	430a      	orrs	r2, r1
 8009af2:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_CFGR_SWS_HSI)
 8009af4:	69bb      	ldr	r3, [r7, #24]
 8009af6:	2b00      	cmp	r3, #0
 8009af8:	d112      	bne.n	8009b20 <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8009afa:	4b6b      	ldr	r3, [pc, #428]	; (8009ca8 <HAL_RCC_OscConfig+0x32c>)
 8009afc:	681b      	ldr	r3, [r3, #0]
 8009afe:	4a6e      	ldr	r2, [pc, #440]	; (8009cb8 <HAL_RCC_OscConfig+0x33c>)
 8009b00:	4013      	ands	r3, r2
 8009b02:	0019      	movs	r1, r3
 8009b04:	687b      	ldr	r3, [r7, #4]
 8009b06:	691a      	ldr	r2, [r3, #16]
 8009b08:	4b67      	ldr	r3, [pc, #412]	; (8009ca8 <HAL_RCC_OscConfig+0x32c>)
 8009b0a:	430a      	orrs	r2, r1
 8009b0c:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8009b0e:	4b66      	ldr	r3, [pc, #408]	; (8009ca8 <HAL_RCC_OscConfig+0x32c>)
 8009b10:	681b      	ldr	r3, [r3, #0]
 8009b12:	0adb      	lsrs	r3, r3, #11
 8009b14:	2207      	movs	r2, #7
 8009b16:	4013      	ands	r3, r2
 8009b18:	4a68      	ldr	r2, [pc, #416]	; (8009cbc <HAL_RCC_OscConfig+0x340>)
 8009b1a:	40da      	lsrs	r2, r3
 8009b1c:	4b68      	ldr	r3, [pc, #416]	; (8009cc0 <HAL_RCC_OscConfig+0x344>)
 8009b1e:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8009b20:	4b68      	ldr	r3, [pc, #416]	; (8009cc4 <HAL_RCC_OscConfig+0x348>)
 8009b22:	681b      	ldr	r3, [r3, #0]
 8009b24:	0018      	movs	r0, r3
 8009b26:	f7fd ff23 	bl	8007970 <HAL_InitTick>
 8009b2a:	1e03      	subs	r3, r0, #0
 8009b2c:	d051      	beq.n	8009bd2 <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 8009b2e:	2301      	movs	r3, #1
 8009b30:	e232      	b.n	8009f98 <HAL_RCC_OscConfig+0x61c>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8009b32:	687b      	ldr	r3, [r7, #4]
 8009b34:	68db      	ldr	r3, [r3, #12]
 8009b36:	2b00      	cmp	r3, #0
 8009b38:	d030      	beq.n	8009b9c <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8009b3a:	4b5b      	ldr	r3, [pc, #364]	; (8009ca8 <HAL_RCC_OscConfig+0x32c>)
 8009b3c:	681b      	ldr	r3, [r3, #0]
 8009b3e:	4a5e      	ldr	r2, [pc, #376]	; (8009cb8 <HAL_RCC_OscConfig+0x33c>)
 8009b40:	4013      	ands	r3, r2
 8009b42:	0019      	movs	r1, r3
 8009b44:	687b      	ldr	r3, [r7, #4]
 8009b46:	691a      	ldr	r2, [r3, #16]
 8009b48:	4b57      	ldr	r3, [pc, #348]	; (8009ca8 <HAL_RCC_OscConfig+0x32c>)
 8009b4a:	430a      	orrs	r2, r1
 8009b4c:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 8009b4e:	4b56      	ldr	r3, [pc, #344]	; (8009ca8 <HAL_RCC_OscConfig+0x32c>)
 8009b50:	681a      	ldr	r2, [r3, #0]
 8009b52:	4b55      	ldr	r3, [pc, #340]	; (8009ca8 <HAL_RCC_OscConfig+0x32c>)
 8009b54:	2180      	movs	r1, #128	; 0x80
 8009b56:	0049      	lsls	r1, r1, #1
 8009b58:	430a      	orrs	r2, r1
 8009b5a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009b5c:	f7fd ff62 	bl	8007a24 <HAL_GetTick>
 8009b60:	0003      	movs	r3, r0
 8009b62:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8009b64:	e008      	b.n	8009b78 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8009b66:	f7fd ff5d 	bl	8007a24 <HAL_GetTick>
 8009b6a:	0002      	movs	r2, r0
 8009b6c:	693b      	ldr	r3, [r7, #16]
 8009b6e:	1ad3      	subs	r3, r2, r3
 8009b70:	2b02      	cmp	r3, #2
 8009b72:	d901      	bls.n	8009b78 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8009b74:	2303      	movs	r3, #3
 8009b76:	e20f      	b.n	8009f98 <HAL_RCC_OscConfig+0x61c>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8009b78:	4b4b      	ldr	r3, [pc, #300]	; (8009ca8 <HAL_RCC_OscConfig+0x32c>)
 8009b7a:	681a      	ldr	r2, [r3, #0]
 8009b7c:	2380      	movs	r3, #128	; 0x80
 8009b7e:	00db      	lsls	r3, r3, #3
 8009b80:	4013      	ands	r3, r2
 8009b82:	d0f0      	beq.n	8009b66 <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009b84:	4b48      	ldr	r3, [pc, #288]	; (8009ca8 <HAL_RCC_OscConfig+0x32c>)
 8009b86:	685b      	ldr	r3, [r3, #4]
 8009b88:	4a4a      	ldr	r2, [pc, #296]	; (8009cb4 <HAL_RCC_OscConfig+0x338>)
 8009b8a:	4013      	ands	r3, r2
 8009b8c:	0019      	movs	r1, r3
 8009b8e:	687b      	ldr	r3, [r7, #4]
 8009b90:	695b      	ldr	r3, [r3, #20]
 8009b92:	021a      	lsls	r2, r3, #8
 8009b94:	4b44      	ldr	r3, [pc, #272]	; (8009ca8 <HAL_RCC_OscConfig+0x32c>)
 8009b96:	430a      	orrs	r2, r1
 8009b98:	605a      	str	r2, [r3, #4]
 8009b9a:	e01b      	b.n	8009bd4 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 8009b9c:	4b42      	ldr	r3, [pc, #264]	; (8009ca8 <HAL_RCC_OscConfig+0x32c>)
 8009b9e:	681a      	ldr	r2, [r3, #0]
 8009ba0:	4b41      	ldr	r3, [pc, #260]	; (8009ca8 <HAL_RCC_OscConfig+0x32c>)
 8009ba2:	4949      	ldr	r1, [pc, #292]	; (8009cc8 <HAL_RCC_OscConfig+0x34c>)
 8009ba4:	400a      	ands	r2, r1
 8009ba6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009ba8:	f7fd ff3c 	bl	8007a24 <HAL_GetTick>
 8009bac:	0003      	movs	r3, r0
 8009bae:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8009bb0:	e008      	b.n	8009bc4 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8009bb2:	f7fd ff37 	bl	8007a24 <HAL_GetTick>
 8009bb6:	0002      	movs	r2, r0
 8009bb8:	693b      	ldr	r3, [r7, #16]
 8009bba:	1ad3      	subs	r3, r2, r3
 8009bbc:	2b02      	cmp	r3, #2
 8009bbe:	d901      	bls.n	8009bc4 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8009bc0:	2303      	movs	r3, #3
 8009bc2:	e1e9      	b.n	8009f98 <HAL_RCC_OscConfig+0x61c>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8009bc4:	4b38      	ldr	r3, [pc, #224]	; (8009ca8 <HAL_RCC_OscConfig+0x32c>)
 8009bc6:	681a      	ldr	r2, [r3, #0]
 8009bc8:	2380      	movs	r3, #128	; 0x80
 8009bca:	00db      	lsls	r3, r3, #3
 8009bcc:	4013      	ands	r3, r2
 8009bce:	d1f0      	bne.n	8009bb2 <HAL_RCC_OscConfig+0x236>
 8009bd0:	e000      	b.n	8009bd4 <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8009bd2:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8009bd4:	687b      	ldr	r3, [r7, #4]
 8009bd6:	681b      	ldr	r3, [r3, #0]
 8009bd8:	2208      	movs	r2, #8
 8009bda:	4013      	ands	r3, r2
 8009bdc:	d047      	beq.n	8009c6e <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSI)
 8009bde:	4b32      	ldr	r3, [pc, #200]	; (8009ca8 <HAL_RCC_OscConfig+0x32c>)
 8009be0:	689b      	ldr	r3, [r3, #8]
 8009be2:	2238      	movs	r2, #56	; 0x38
 8009be4:	4013      	ands	r3, r2
 8009be6:	2b18      	cmp	r3, #24
 8009be8:	d10a      	bne.n	8009c00 <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 8009bea:	4b2f      	ldr	r3, [pc, #188]	; (8009ca8 <HAL_RCC_OscConfig+0x32c>)
 8009bec:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009bee:	2202      	movs	r2, #2
 8009bf0:	4013      	ands	r3, r2
 8009bf2:	d03c      	beq.n	8009c6e <HAL_RCC_OscConfig+0x2f2>
 8009bf4:	687b      	ldr	r3, [r7, #4]
 8009bf6:	699b      	ldr	r3, [r3, #24]
 8009bf8:	2b00      	cmp	r3, #0
 8009bfa:	d138      	bne.n	8009c6e <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 8009bfc:	2301      	movs	r3, #1
 8009bfe:	e1cb      	b.n	8009f98 <HAL_RCC_OscConfig+0x61c>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8009c00:	687b      	ldr	r3, [r7, #4]
 8009c02:	699b      	ldr	r3, [r3, #24]
 8009c04:	2b00      	cmp	r3, #0
 8009c06:	d019      	beq.n	8009c3c <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8009c08:	4b27      	ldr	r3, [pc, #156]	; (8009ca8 <HAL_RCC_OscConfig+0x32c>)
 8009c0a:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8009c0c:	4b26      	ldr	r3, [pc, #152]	; (8009ca8 <HAL_RCC_OscConfig+0x32c>)
 8009c0e:	2101      	movs	r1, #1
 8009c10:	430a      	orrs	r2, r1
 8009c12:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009c14:	f7fd ff06 	bl	8007a24 <HAL_GetTick>
 8009c18:	0003      	movs	r3, r0
 8009c1a:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8009c1c:	e008      	b.n	8009c30 <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8009c1e:	f7fd ff01 	bl	8007a24 <HAL_GetTick>
 8009c22:	0002      	movs	r2, r0
 8009c24:	693b      	ldr	r3, [r7, #16]
 8009c26:	1ad3      	subs	r3, r2, r3
 8009c28:	2b02      	cmp	r3, #2
 8009c2a:	d901      	bls.n	8009c30 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 8009c2c:	2303      	movs	r3, #3
 8009c2e:	e1b3      	b.n	8009f98 <HAL_RCC_OscConfig+0x61c>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8009c30:	4b1d      	ldr	r3, [pc, #116]	; (8009ca8 <HAL_RCC_OscConfig+0x32c>)
 8009c32:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009c34:	2202      	movs	r2, #2
 8009c36:	4013      	ands	r3, r2
 8009c38:	d0f1      	beq.n	8009c1e <HAL_RCC_OscConfig+0x2a2>
 8009c3a:	e018      	b.n	8009c6e <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8009c3c:	4b1a      	ldr	r3, [pc, #104]	; (8009ca8 <HAL_RCC_OscConfig+0x32c>)
 8009c3e:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8009c40:	4b19      	ldr	r3, [pc, #100]	; (8009ca8 <HAL_RCC_OscConfig+0x32c>)
 8009c42:	2101      	movs	r1, #1
 8009c44:	438a      	bics	r2, r1
 8009c46:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009c48:	f7fd feec 	bl	8007a24 <HAL_GetTick>
 8009c4c:	0003      	movs	r3, r0
 8009c4e:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8009c50:	e008      	b.n	8009c64 <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8009c52:	f7fd fee7 	bl	8007a24 <HAL_GetTick>
 8009c56:	0002      	movs	r2, r0
 8009c58:	693b      	ldr	r3, [r7, #16]
 8009c5a:	1ad3      	subs	r3, r2, r3
 8009c5c:	2b02      	cmp	r3, #2
 8009c5e:	d901      	bls.n	8009c64 <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 8009c60:	2303      	movs	r3, #3
 8009c62:	e199      	b.n	8009f98 <HAL_RCC_OscConfig+0x61c>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8009c64:	4b10      	ldr	r3, [pc, #64]	; (8009ca8 <HAL_RCC_OscConfig+0x32c>)
 8009c66:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009c68:	2202      	movs	r2, #2
 8009c6a:	4013      	ands	r3, r2
 8009c6c:	d1f1      	bne.n	8009c52 <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8009c6e:	687b      	ldr	r3, [r7, #4]
 8009c70:	681b      	ldr	r3, [r3, #0]
 8009c72:	2204      	movs	r2, #4
 8009c74:	4013      	ands	r3, r2
 8009c76:	d100      	bne.n	8009c7a <HAL_RCC_OscConfig+0x2fe>
 8009c78:	e0c6      	b.n	8009e08 <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 8009c7a:	231f      	movs	r3, #31
 8009c7c:	18fb      	adds	r3, r7, r3
 8009c7e:	2200      	movs	r2, #0
 8009c80:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSE)
 8009c82:	4b09      	ldr	r3, [pc, #36]	; (8009ca8 <HAL_RCC_OscConfig+0x32c>)
 8009c84:	689b      	ldr	r3, [r3, #8]
 8009c86:	2238      	movs	r2, #56	; 0x38
 8009c88:	4013      	ands	r3, r2
 8009c8a:	2b20      	cmp	r3, #32
 8009c8c:	d11e      	bne.n	8009ccc <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 8009c8e:	4b06      	ldr	r3, [pc, #24]	; (8009ca8 <HAL_RCC_OscConfig+0x32c>)
 8009c90:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009c92:	2202      	movs	r2, #2
 8009c94:	4013      	ands	r3, r2
 8009c96:	d100      	bne.n	8009c9a <HAL_RCC_OscConfig+0x31e>
 8009c98:	e0b6      	b.n	8009e08 <HAL_RCC_OscConfig+0x48c>
 8009c9a:	687b      	ldr	r3, [r7, #4]
 8009c9c:	689b      	ldr	r3, [r3, #8]
 8009c9e:	2b00      	cmp	r3, #0
 8009ca0:	d000      	beq.n	8009ca4 <HAL_RCC_OscConfig+0x328>
 8009ca2:	e0b1      	b.n	8009e08 <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 8009ca4:	2301      	movs	r3, #1
 8009ca6:	e177      	b.n	8009f98 <HAL_RCC_OscConfig+0x61c>
 8009ca8:	40021000 	.word	0x40021000
 8009cac:	fffeffff 	.word	0xfffeffff
 8009cb0:	fffbffff 	.word	0xfffbffff
 8009cb4:	ffff80ff 	.word	0xffff80ff
 8009cb8:	ffffc7ff 	.word	0xffffc7ff
 8009cbc:	00f42400 	.word	0x00f42400
 8009cc0:	20000000 	.word	0x20000000
 8009cc4:	2000000c 	.word	0x2000000c
 8009cc8:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8009ccc:	4bb4      	ldr	r3, [pc, #720]	; (8009fa0 <HAL_RCC_OscConfig+0x624>)
 8009cce:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8009cd0:	2380      	movs	r3, #128	; 0x80
 8009cd2:	055b      	lsls	r3, r3, #21
 8009cd4:	4013      	ands	r3, r2
 8009cd6:	d101      	bne.n	8009cdc <HAL_RCC_OscConfig+0x360>
 8009cd8:	2301      	movs	r3, #1
 8009cda:	e000      	b.n	8009cde <HAL_RCC_OscConfig+0x362>
 8009cdc:	2300      	movs	r3, #0
 8009cde:	2b00      	cmp	r3, #0
 8009ce0:	d011      	beq.n	8009d06 <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8009ce2:	4baf      	ldr	r3, [pc, #700]	; (8009fa0 <HAL_RCC_OscConfig+0x624>)
 8009ce4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8009ce6:	4bae      	ldr	r3, [pc, #696]	; (8009fa0 <HAL_RCC_OscConfig+0x624>)
 8009ce8:	2180      	movs	r1, #128	; 0x80
 8009cea:	0549      	lsls	r1, r1, #21
 8009cec:	430a      	orrs	r2, r1
 8009cee:	63da      	str	r2, [r3, #60]	; 0x3c
 8009cf0:	4bab      	ldr	r3, [pc, #684]	; (8009fa0 <HAL_RCC_OscConfig+0x624>)
 8009cf2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8009cf4:	2380      	movs	r3, #128	; 0x80
 8009cf6:	055b      	lsls	r3, r3, #21
 8009cf8:	4013      	ands	r3, r2
 8009cfa:	60fb      	str	r3, [r7, #12]
 8009cfc:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 8009cfe:	231f      	movs	r3, #31
 8009d00:	18fb      	adds	r3, r7, r3
 8009d02:	2201      	movs	r2, #1
 8009d04:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8009d06:	4ba7      	ldr	r3, [pc, #668]	; (8009fa4 <HAL_RCC_OscConfig+0x628>)
 8009d08:	681a      	ldr	r2, [r3, #0]
 8009d0a:	2380      	movs	r3, #128	; 0x80
 8009d0c:	005b      	lsls	r3, r3, #1
 8009d0e:	4013      	ands	r3, r2
 8009d10:	d11a      	bne.n	8009d48 <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8009d12:	4ba4      	ldr	r3, [pc, #656]	; (8009fa4 <HAL_RCC_OscConfig+0x628>)
 8009d14:	681a      	ldr	r2, [r3, #0]
 8009d16:	4ba3      	ldr	r3, [pc, #652]	; (8009fa4 <HAL_RCC_OscConfig+0x628>)
 8009d18:	2180      	movs	r1, #128	; 0x80
 8009d1a:	0049      	lsls	r1, r1, #1
 8009d1c:	430a      	orrs	r2, r1
 8009d1e:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 8009d20:	f7fd fe80 	bl	8007a24 <HAL_GetTick>
 8009d24:	0003      	movs	r3, r0
 8009d26:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8009d28:	e008      	b.n	8009d3c <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8009d2a:	f7fd fe7b 	bl	8007a24 <HAL_GetTick>
 8009d2e:	0002      	movs	r2, r0
 8009d30:	693b      	ldr	r3, [r7, #16]
 8009d32:	1ad3      	subs	r3, r2, r3
 8009d34:	2b02      	cmp	r3, #2
 8009d36:	d901      	bls.n	8009d3c <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 8009d38:	2303      	movs	r3, #3
 8009d3a:	e12d      	b.n	8009f98 <HAL_RCC_OscConfig+0x61c>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8009d3c:	4b99      	ldr	r3, [pc, #612]	; (8009fa4 <HAL_RCC_OscConfig+0x628>)
 8009d3e:	681a      	ldr	r2, [r3, #0]
 8009d40:	2380      	movs	r3, #128	; 0x80
 8009d42:	005b      	lsls	r3, r3, #1
 8009d44:	4013      	ands	r3, r2
 8009d46:	d0f0      	beq.n	8009d2a <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8009d48:	687b      	ldr	r3, [r7, #4]
 8009d4a:	689b      	ldr	r3, [r3, #8]
 8009d4c:	2b01      	cmp	r3, #1
 8009d4e:	d106      	bne.n	8009d5e <HAL_RCC_OscConfig+0x3e2>
 8009d50:	4b93      	ldr	r3, [pc, #588]	; (8009fa0 <HAL_RCC_OscConfig+0x624>)
 8009d52:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8009d54:	4b92      	ldr	r3, [pc, #584]	; (8009fa0 <HAL_RCC_OscConfig+0x624>)
 8009d56:	2101      	movs	r1, #1
 8009d58:	430a      	orrs	r2, r1
 8009d5a:	65da      	str	r2, [r3, #92]	; 0x5c
 8009d5c:	e01c      	b.n	8009d98 <HAL_RCC_OscConfig+0x41c>
 8009d5e:	687b      	ldr	r3, [r7, #4]
 8009d60:	689b      	ldr	r3, [r3, #8]
 8009d62:	2b05      	cmp	r3, #5
 8009d64:	d10c      	bne.n	8009d80 <HAL_RCC_OscConfig+0x404>
 8009d66:	4b8e      	ldr	r3, [pc, #568]	; (8009fa0 <HAL_RCC_OscConfig+0x624>)
 8009d68:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8009d6a:	4b8d      	ldr	r3, [pc, #564]	; (8009fa0 <HAL_RCC_OscConfig+0x624>)
 8009d6c:	2104      	movs	r1, #4
 8009d6e:	430a      	orrs	r2, r1
 8009d70:	65da      	str	r2, [r3, #92]	; 0x5c
 8009d72:	4b8b      	ldr	r3, [pc, #556]	; (8009fa0 <HAL_RCC_OscConfig+0x624>)
 8009d74:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8009d76:	4b8a      	ldr	r3, [pc, #552]	; (8009fa0 <HAL_RCC_OscConfig+0x624>)
 8009d78:	2101      	movs	r1, #1
 8009d7a:	430a      	orrs	r2, r1
 8009d7c:	65da      	str	r2, [r3, #92]	; 0x5c
 8009d7e:	e00b      	b.n	8009d98 <HAL_RCC_OscConfig+0x41c>
 8009d80:	4b87      	ldr	r3, [pc, #540]	; (8009fa0 <HAL_RCC_OscConfig+0x624>)
 8009d82:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8009d84:	4b86      	ldr	r3, [pc, #536]	; (8009fa0 <HAL_RCC_OscConfig+0x624>)
 8009d86:	2101      	movs	r1, #1
 8009d88:	438a      	bics	r2, r1
 8009d8a:	65da      	str	r2, [r3, #92]	; 0x5c
 8009d8c:	4b84      	ldr	r3, [pc, #528]	; (8009fa0 <HAL_RCC_OscConfig+0x624>)
 8009d8e:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8009d90:	4b83      	ldr	r3, [pc, #524]	; (8009fa0 <HAL_RCC_OscConfig+0x624>)
 8009d92:	2104      	movs	r1, #4
 8009d94:	438a      	bics	r2, r1
 8009d96:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8009d98:	687b      	ldr	r3, [r7, #4]
 8009d9a:	689b      	ldr	r3, [r3, #8]
 8009d9c:	2b00      	cmp	r3, #0
 8009d9e:	d014      	beq.n	8009dca <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009da0:	f7fd fe40 	bl	8007a24 <HAL_GetTick>
 8009da4:	0003      	movs	r3, r0
 8009da6:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8009da8:	e009      	b.n	8009dbe <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009daa:	f7fd fe3b 	bl	8007a24 <HAL_GetTick>
 8009dae:	0002      	movs	r2, r0
 8009db0:	693b      	ldr	r3, [r7, #16]
 8009db2:	1ad3      	subs	r3, r2, r3
 8009db4:	4a7c      	ldr	r2, [pc, #496]	; (8009fa8 <HAL_RCC_OscConfig+0x62c>)
 8009db6:	4293      	cmp	r3, r2
 8009db8:	d901      	bls.n	8009dbe <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 8009dba:	2303      	movs	r3, #3
 8009dbc:	e0ec      	b.n	8009f98 <HAL_RCC_OscConfig+0x61c>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8009dbe:	4b78      	ldr	r3, [pc, #480]	; (8009fa0 <HAL_RCC_OscConfig+0x624>)
 8009dc0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009dc2:	2202      	movs	r2, #2
 8009dc4:	4013      	ands	r3, r2
 8009dc6:	d0f0      	beq.n	8009daa <HAL_RCC_OscConfig+0x42e>
 8009dc8:	e013      	b.n	8009df2 <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009dca:	f7fd fe2b 	bl	8007a24 <HAL_GetTick>
 8009dce:	0003      	movs	r3, r0
 8009dd0:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8009dd2:	e009      	b.n	8009de8 <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009dd4:	f7fd fe26 	bl	8007a24 <HAL_GetTick>
 8009dd8:	0002      	movs	r2, r0
 8009dda:	693b      	ldr	r3, [r7, #16]
 8009ddc:	1ad3      	subs	r3, r2, r3
 8009dde:	4a72      	ldr	r2, [pc, #456]	; (8009fa8 <HAL_RCC_OscConfig+0x62c>)
 8009de0:	4293      	cmp	r3, r2
 8009de2:	d901      	bls.n	8009de8 <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 8009de4:	2303      	movs	r3, #3
 8009de6:	e0d7      	b.n	8009f98 <HAL_RCC_OscConfig+0x61c>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8009de8:	4b6d      	ldr	r3, [pc, #436]	; (8009fa0 <HAL_RCC_OscConfig+0x624>)
 8009dea:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009dec:	2202      	movs	r2, #2
 8009dee:	4013      	ands	r3, r2
 8009df0:	d1f0      	bne.n	8009dd4 <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8009df2:	231f      	movs	r3, #31
 8009df4:	18fb      	adds	r3, r7, r3
 8009df6:	781b      	ldrb	r3, [r3, #0]
 8009df8:	2b01      	cmp	r3, #1
 8009dfa:	d105      	bne.n	8009e08 <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8009dfc:	4b68      	ldr	r3, [pc, #416]	; (8009fa0 <HAL_RCC_OscConfig+0x624>)
 8009dfe:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8009e00:	4b67      	ldr	r3, [pc, #412]	; (8009fa0 <HAL_RCC_OscConfig+0x624>)
 8009e02:	496a      	ldr	r1, [pc, #424]	; (8009fac <HAL_RCC_OscConfig+0x630>)
 8009e04:	400a      	ands	r2, r1
 8009e06:	63da      	str	r2, [r3, #60]	; 0x3c
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8009e08:	687b      	ldr	r3, [r7, #4]
 8009e0a:	69db      	ldr	r3, [r3, #28]
 8009e0c:	2b00      	cmp	r3, #0
 8009e0e:	d100      	bne.n	8009e12 <HAL_RCC_OscConfig+0x496>
 8009e10:	e0c1      	b.n	8009f96 <HAL_RCC_OscConfig+0x61a>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8009e12:	4b63      	ldr	r3, [pc, #396]	; (8009fa0 <HAL_RCC_OscConfig+0x624>)
 8009e14:	689b      	ldr	r3, [r3, #8]
 8009e16:	2238      	movs	r2, #56	; 0x38
 8009e18:	4013      	ands	r3, r2
 8009e1a:	2b10      	cmp	r3, #16
 8009e1c:	d100      	bne.n	8009e20 <HAL_RCC_OscConfig+0x4a4>
 8009e1e:	e081      	b.n	8009f24 <HAL_RCC_OscConfig+0x5a8>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8009e20:	687b      	ldr	r3, [r7, #4]
 8009e22:	69db      	ldr	r3, [r3, #28]
 8009e24:	2b02      	cmp	r3, #2
 8009e26:	d156      	bne.n	8009ed6 <HAL_RCC_OscConfig+0x55a>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8009e28:	4b5d      	ldr	r3, [pc, #372]	; (8009fa0 <HAL_RCC_OscConfig+0x624>)
 8009e2a:	681a      	ldr	r2, [r3, #0]
 8009e2c:	4b5c      	ldr	r3, [pc, #368]	; (8009fa0 <HAL_RCC_OscConfig+0x624>)
 8009e2e:	4960      	ldr	r1, [pc, #384]	; (8009fb0 <HAL_RCC_OscConfig+0x634>)
 8009e30:	400a      	ands	r2, r1
 8009e32:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009e34:	f7fd fdf6 	bl	8007a24 <HAL_GetTick>
 8009e38:	0003      	movs	r3, r0
 8009e3a:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8009e3c:	e008      	b.n	8009e50 <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009e3e:	f7fd fdf1 	bl	8007a24 <HAL_GetTick>
 8009e42:	0002      	movs	r2, r0
 8009e44:	693b      	ldr	r3, [r7, #16]
 8009e46:	1ad3      	subs	r3, r2, r3
 8009e48:	2b02      	cmp	r3, #2
 8009e4a:	d901      	bls.n	8009e50 <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 8009e4c:	2303      	movs	r3, #3
 8009e4e:	e0a3      	b.n	8009f98 <HAL_RCC_OscConfig+0x61c>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8009e50:	4b53      	ldr	r3, [pc, #332]	; (8009fa0 <HAL_RCC_OscConfig+0x624>)
 8009e52:	681a      	ldr	r2, [r3, #0]
 8009e54:	2380      	movs	r3, #128	; 0x80
 8009e56:	049b      	lsls	r3, r3, #18
 8009e58:	4013      	ands	r3, r2
 8009e5a:	d1f0      	bne.n	8009e3e <HAL_RCC_OscConfig+0x4c2>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8009e5c:	4b50      	ldr	r3, [pc, #320]	; (8009fa0 <HAL_RCC_OscConfig+0x624>)
 8009e5e:	68db      	ldr	r3, [r3, #12]
 8009e60:	4a54      	ldr	r2, [pc, #336]	; (8009fb4 <HAL_RCC_OscConfig+0x638>)
 8009e62:	4013      	ands	r3, r2
 8009e64:	0019      	movs	r1, r3
 8009e66:	687b      	ldr	r3, [r7, #4]
 8009e68:	6a1a      	ldr	r2, [r3, #32]
 8009e6a:	687b      	ldr	r3, [r7, #4]
 8009e6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009e6e:	431a      	orrs	r2, r3
 8009e70:	687b      	ldr	r3, [r7, #4]
 8009e72:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009e74:	021b      	lsls	r3, r3, #8
 8009e76:	431a      	orrs	r2, r3
 8009e78:	687b      	ldr	r3, [r7, #4]
 8009e7a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009e7c:	431a      	orrs	r2, r3
 8009e7e:	687b      	ldr	r3, [r7, #4]
 8009e80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009e82:	431a      	orrs	r2, r3
 8009e84:	687b      	ldr	r3, [r7, #4]
 8009e86:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009e88:	431a      	orrs	r2, r3
 8009e8a:	4b45      	ldr	r3, [pc, #276]	; (8009fa0 <HAL_RCC_OscConfig+0x624>)
 8009e8c:	430a      	orrs	r2, r1
 8009e8e:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLQ,
#endif
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8009e90:	4b43      	ldr	r3, [pc, #268]	; (8009fa0 <HAL_RCC_OscConfig+0x624>)
 8009e92:	681a      	ldr	r2, [r3, #0]
 8009e94:	4b42      	ldr	r3, [pc, #264]	; (8009fa0 <HAL_RCC_OscConfig+0x624>)
 8009e96:	2180      	movs	r1, #128	; 0x80
 8009e98:	0449      	lsls	r1, r1, #17
 8009e9a:	430a      	orrs	r2, r1
 8009e9c:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 8009e9e:	4b40      	ldr	r3, [pc, #256]	; (8009fa0 <HAL_RCC_OscConfig+0x624>)
 8009ea0:	68da      	ldr	r2, [r3, #12]
 8009ea2:	4b3f      	ldr	r3, [pc, #252]	; (8009fa0 <HAL_RCC_OscConfig+0x624>)
 8009ea4:	2180      	movs	r1, #128	; 0x80
 8009ea6:	0549      	lsls	r1, r1, #21
 8009ea8:	430a      	orrs	r2, r1
 8009eaa:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009eac:	f7fd fdba 	bl	8007a24 <HAL_GetTick>
 8009eb0:	0003      	movs	r3, r0
 8009eb2:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8009eb4:	e008      	b.n	8009ec8 <HAL_RCC_OscConfig+0x54c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009eb6:	f7fd fdb5 	bl	8007a24 <HAL_GetTick>
 8009eba:	0002      	movs	r2, r0
 8009ebc:	693b      	ldr	r3, [r7, #16]
 8009ebe:	1ad3      	subs	r3, r2, r3
 8009ec0:	2b02      	cmp	r3, #2
 8009ec2:	d901      	bls.n	8009ec8 <HAL_RCC_OscConfig+0x54c>
          {
            return HAL_TIMEOUT;
 8009ec4:	2303      	movs	r3, #3
 8009ec6:	e067      	b.n	8009f98 <HAL_RCC_OscConfig+0x61c>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8009ec8:	4b35      	ldr	r3, [pc, #212]	; (8009fa0 <HAL_RCC_OscConfig+0x624>)
 8009eca:	681a      	ldr	r2, [r3, #0]
 8009ecc:	2380      	movs	r3, #128	; 0x80
 8009ece:	049b      	lsls	r3, r3, #18
 8009ed0:	4013      	ands	r3, r2
 8009ed2:	d0f0      	beq.n	8009eb6 <HAL_RCC_OscConfig+0x53a>
 8009ed4:	e05f      	b.n	8009f96 <HAL_RCC_OscConfig+0x61a>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8009ed6:	4b32      	ldr	r3, [pc, #200]	; (8009fa0 <HAL_RCC_OscConfig+0x624>)
 8009ed8:	681a      	ldr	r2, [r3, #0]
 8009eda:	4b31      	ldr	r3, [pc, #196]	; (8009fa0 <HAL_RCC_OscConfig+0x624>)
 8009edc:	4934      	ldr	r1, [pc, #208]	; (8009fb0 <HAL_RCC_OscConfig+0x634>)
 8009ede:	400a      	ands	r2, r1
 8009ee0:	601a      	str	r2, [r3, #0]

        /* Disable all PLL outputs to save power */
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PLLSOURCE_NONE);
 8009ee2:	4b2f      	ldr	r3, [pc, #188]	; (8009fa0 <HAL_RCC_OscConfig+0x624>)
 8009ee4:	68da      	ldr	r2, [r3, #12]
 8009ee6:	4b2e      	ldr	r3, [pc, #184]	; (8009fa0 <HAL_RCC_OscConfig+0x624>)
 8009ee8:	2103      	movs	r1, #3
 8009eea:	438a      	bics	r2, r1
 8009eec:	60da      	str	r2, [r3, #12]

#if defined(RCC_PLLQ_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 8009eee:	4b2c      	ldr	r3, [pc, #176]	; (8009fa0 <HAL_RCC_OscConfig+0x624>)
 8009ef0:	68da      	ldr	r2, [r3, #12]
 8009ef2:	4b2b      	ldr	r3, [pc, #172]	; (8009fa0 <HAL_RCC_OscConfig+0x624>)
 8009ef4:	4930      	ldr	r1, [pc, #192]	; (8009fb8 <HAL_RCC_OscConfig+0x63c>)
 8009ef6:	400a      	ands	r2, r1
 8009ef8:	60da      	str	r2, [r3, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLREN);
#endif

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009efa:	f7fd fd93 	bl	8007a24 <HAL_GetTick>
 8009efe:	0003      	movs	r3, r0
 8009f00:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8009f02:	e008      	b.n	8009f16 <HAL_RCC_OscConfig+0x59a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009f04:	f7fd fd8e 	bl	8007a24 <HAL_GetTick>
 8009f08:	0002      	movs	r2, r0
 8009f0a:	693b      	ldr	r3, [r7, #16]
 8009f0c:	1ad3      	subs	r3, r2, r3
 8009f0e:	2b02      	cmp	r3, #2
 8009f10:	d901      	bls.n	8009f16 <HAL_RCC_OscConfig+0x59a>
          {
            return HAL_TIMEOUT;
 8009f12:	2303      	movs	r3, #3
 8009f14:	e040      	b.n	8009f98 <HAL_RCC_OscConfig+0x61c>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8009f16:	4b22      	ldr	r3, [pc, #136]	; (8009fa0 <HAL_RCC_OscConfig+0x624>)
 8009f18:	681a      	ldr	r2, [r3, #0]
 8009f1a:	2380      	movs	r3, #128	; 0x80
 8009f1c:	049b      	lsls	r3, r3, #18
 8009f1e:	4013      	ands	r3, r2
 8009f20:	d1f0      	bne.n	8009f04 <HAL_RCC_OscConfig+0x588>
 8009f22:	e038      	b.n	8009f96 <HAL_RCC_OscConfig+0x61a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8009f24:	687b      	ldr	r3, [r7, #4]
 8009f26:	69db      	ldr	r3, [r3, #28]
 8009f28:	2b01      	cmp	r3, #1
 8009f2a:	d101      	bne.n	8009f30 <HAL_RCC_OscConfig+0x5b4>
      {
        return HAL_ERROR;
 8009f2c:	2301      	movs	r3, #1
 8009f2e:	e033      	b.n	8009f98 <HAL_RCC_OscConfig+0x61c>
      }
      else
      {   
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 8009f30:	4b1b      	ldr	r3, [pc, #108]	; (8009fa0 <HAL_RCC_OscConfig+0x624>)
 8009f32:	68db      	ldr	r3, [r3, #12]
 8009f34:	617b      	str	r3, [r7, #20]
        if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8009f36:	697b      	ldr	r3, [r7, #20]
 8009f38:	2203      	movs	r2, #3
 8009f3a:	401a      	ands	r2, r3
 8009f3c:	687b      	ldr	r3, [r7, #4]
 8009f3e:	6a1b      	ldr	r3, [r3, #32]
 8009f40:	429a      	cmp	r2, r3
 8009f42:	d126      	bne.n	8009f92 <HAL_RCC_OscConfig+0x616>
           (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8009f44:	697b      	ldr	r3, [r7, #20]
 8009f46:	2270      	movs	r2, #112	; 0x70
 8009f48:	401a      	ands	r2, r3
 8009f4a:	687b      	ldr	r3, [r7, #4]
 8009f4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8009f4e:	429a      	cmp	r2, r3
 8009f50:	d11f      	bne.n	8009f92 <HAL_RCC_OscConfig+0x616>
           (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8009f52:	697a      	ldr	r2, [r7, #20]
 8009f54:	23fe      	movs	r3, #254	; 0xfe
 8009f56:	01db      	lsls	r3, r3, #7
 8009f58:	401a      	ands	r2, r3
 8009f5a:	687b      	ldr	r3, [r7, #4]
 8009f5c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009f5e:	021b      	lsls	r3, r3, #8
           (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8009f60:	429a      	cmp	r2, r3
 8009f62:	d116      	bne.n	8009f92 <HAL_RCC_OscConfig+0x616>
           (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8009f64:	697a      	ldr	r2, [r7, #20]
 8009f66:	23f8      	movs	r3, #248	; 0xf8
 8009f68:	039b      	lsls	r3, r3, #14
 8009f6a:	401a      	ands	r2, r3
 8009f6c:	687b      	ldr	r3, [r7, #4]
 8009f6e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8009f70:	429a      	cmp	r2, r3
 8009f72:	d10e      	bne.n	8009f92 <HAL_RCC_OscConfig+0x616>
#if defined (RCC_PLLQ_SUPPORT)
           (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8009f74:	697a      	ldr	r2, [r7, #20]
 8009f76:	23e0      	movs	r3, #224	; 0xe0
 8009f78:	051b      	lsls	r3, r3, #20
 8009f7a:	401a      	ands	r2, r3
 8009f7c:	687b      	ldr	r3, [r7, #4]
 8009f7e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
           (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8009f80:	429a      	cmp	r2, r3
 8009f82:	d106      	bne.n	8009f92 <HAL_RCC_OscConfig+0x616>
#endif
           (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8009f84:	697b      	ldr	r3, [r7, #20]
 8009f86:	0f5b      	lsrs	r3, r3, #29
 8009f88:	075a      	lsls	r2, r3, #29
 8009f8a:	687b      	ldr	r3, [r7, #4]
 8009f8c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
           (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8009f8e:	429a      	cmp	r2, r3
 8009f90:	d001      	beq.n	8009f96 <HAL_RCC_OscConfig+0x61a>
        {
          return HAL_ERROR;
 8009f92:	2301      	movs	r3, #1
 8009f94:	e000      	b.n	8009f98 <HAL_RCC_OscConfig+0x61c>
        }
      }
    }
  }
  return HAL_OK;
 8009f96:	2300      	movs	r3, #0
}
 8009f98:	0018      	movs	r0, r3
 8009f9a:	46bd      	mov	sp, r7
 8009f9c:	b008      	add	sp, #32
 8009f9e:	bd80      	pop	{r7, pc}
 8009fa0:	40021000 	.word	0x40021000
 8009fa4:	40007000 	.word	0x40007000
 8009fa8:	00001388 	.word	0x00001388
 8009fac:	efffffff 	.word	0xefffffff
 8009fb0:	feffffff 	.word	0xfeffffff
 8009fb4:	11c1808c 	.word	0x11c1808c
 8009fb8:	eefeffff 	.word	0xeefeffff

08009fbc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8009fbc:	b580      	push	{r7, lr}
 8009fbe:	b084      	sub	sp, #16
 8009fc0:	af00      	add	r7, sp, #0
 8009fc2:	6078      	str	r0, [r7, #4]
 8009fc4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8009fc6:	687b      	ldr	r3, [r7, #4]
 8009fc8:	2b00      	cmp	r3, #0
 8009fca:	d101      	bne.n	8009fd0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8009fcc:	2301      	movs	r3, #1
 8009fce:	e0e9      	b.n	800a1a4 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8009fd0:	4b76      	ldr	r3, [pc, #472]	; (800a1ac <HAL_RCC_ClockConfig+0x1f0>)
 8009fd2:	681b      	ldr	r3, [r3, #0]
 8009fd4:	2207      	movs	r2, #7
 8009fd6:	4013      	ands	r3, r2
 8009fd8:	683a      	ldr	r2, [r7, #0]
 8009fda:	429a      	cmp	r2, r3
 8009fdc:	d91e      	bls.n	800a01c <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8009fde:	4b73      	ldr	r3, [pc, #460]	; (800a1ac <HAL_RCC_ClockConfig+0x1f0>)
 8009fe0:	681b      	ldr	r3, [r3, #0]
 8009fe2:	2207      	movs	r2, #7
 8009fe4:	4393      	bics	r3, r2
 8009fe6:	0019      	movs	r1, r3
 8009fe8:	4b70      	ldr	r3, [pc, #448]	; (800a1ac <HAL_RCC_ClockConfig+0x1f0>)
 8009fea:	683a      	ldr	r2, [r7, #0]
 8009fec:	430a      	orrs	r2, r1
 8009fee:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8009ff0:	f7fd fd18 	bl	8007a24 <HAL_GetTick>
 8009ff4:	0003      	movs	r3, r0
 8009ff6:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8009ff8:	e009      	b.n	800a00e <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8009ffa:	f7fd fd13 	bl	8007a24 <HAL_GetTick>
 8009ffe:	0002      	movs	r2, r0
 800a000:	68fb      	ldr	r3, [r7, #12]
 800a002:	1ad3      	subs	r3, r2, r3
 800a004:	4a6a      	ldr	r2, [pc, #424]	; (800a1b0 <HAL_RCC_ClockConfig+0x1f4>)
 800a006:	4293      	cmp	r3, r2
 800a008:	d901      	bls.n	800a00e <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 800a00a:	2303      	movs	r3, #3
 800a00c:	e0ca      	b.n	800a1a4 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800a00e:	4b67      	ldr	r3, [pc, #412]	; (800a1ac <HAL_RCC_ClockConfig+0x1f0>)
 800a010:	681b      	ldr	r3, [r3, #0]
 800a012:	2207      	movs	r2, #7
 800a014:	4013      	ands	r3, r2
 800a016:	683a      	ldr	r2, [r7, #0]
 800a018:	429a      	cmp	r2, r3
 800a01a:	d1ee      	bne.n	8009ffa <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800a01c:	687b      	ldr	r3, [r7, #4]
 800a01e:	681b      	ldr	r3, [r3, #0]
 800a020:	2202      	movs	r2, #2
 800a022:	4013      	ands	r3, r2
 800a024:	d015      	beq.n	800a052 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800a026:	687b      	ldr	r3, [r7, #4]
 800a028:	681b      	ldr	r3, [r3, #0]
 800a02a:	2204      	movs	r2, #4
 800a02c:	4013      	ands	r3, r2
 800a02e:	d006      	beq.n	800a03e <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 800a030:	4b60      	ldr	r3, [pc, #384]	; (800a1b4 <HAL_RCC_ClockConfig+0x1f8>)
 800a032:	689a      	ldr	r2, [r3, #8]
 800a034:	4b5f      	ldr	r3, [pc, #380]	; (800a1b4 <HAL_RCC_ClockConfig+0x1f8>)
 800a036:	21e0      	movs	r1, #224	; 0xe0
 800a038:	01c9      	lsls	r1, r1, #7
 800a03a:	430a      	orrs	r2, r1
 800a03c:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800a03e:	4b5d      	ldr	r3, [pc, #372]	; (800a1b4 <HAL_RCC_ClockConfig+0x1f8>)
 800a040:	689b      	ldr	r3, [r3, #8]
 800a042:	4a5d      	ldr	r2, [pc, #372]	; (800a1b8 <HAL_RCC_ClockConfig+0x1fc>)
 800a044:	4013      	ands	r3, r2
 800a046:	0019      	movs	r1, r3
 800a048:	687b      	ldr	r3, [r7, #4]
 800a04a:	689a      	ldr	r2, [r3, #8]
 800a04c:	4b59      	ldr	r3, [pc, #356]	; (800a1b4 <HAL_RCC_ClockConfig+0x1f8>)
 800a04e:	430a      	orrs	r2, r1
 800a050:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800a052:	687b      	ldr	r3, [r7, #4]
 800a054:	681b      	ldr	r3, [r3, #0]
 800a056:	2201      	movs	r2, #1
 800a058:	4013      	ands	r3, r2
 800a05a:	d057      	beq.n	800a10c <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800a05c:	687b      	ldr	r3, [r7, #4]
 800a05e:	685b      	ldr	r3, [r3, #4]
 800a060:	2b01      	cmp	r3, #1
 800a062:	d107      	bne.n	800a074 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800a064:	4b53      	ldr	r3, [pc, #332]	; (800a1b4 <HAL_RCC_ClockConfig+0x1f8>)
 800a066:	681a      	ldr	r2, [r3, #0]
 800a068:	2380      	movs	r3, #128	; 0x80
 800a06a:	029b      	lsls	r3, r3, #10
 800a06c:	4013      	ands	r3, r2
 800a06e:	d12b      	bne.n	800a0c8 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800a070:	2301      	movs	r3, #1
 800a072:	e097      	b.n	800a1a4 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800a074:	687b      	ldr	r3, [r7, #4]
 800a076:	685b      	ldr	r3, [r3, #4]
 800a078:	2b02      	cmp	r3, #2
 800a07a:	d107      	bne.n	800a08c <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800a07c:	4b4d      	ldr	r3, [pc, #308]	; (800a1b4 <HAL_RCC_ClockConfig+0x1f8>)
 800a07e:	681a      	ldr	r2, [r3, #0]
 800a080:	2380      	movs	r3, #128	; 0x80
 800a082:	049b      	lsls	r3, r3, #18
 800a084:	4013      	ands	r3, r2
 800a086:	d11f      	bne.n	800a0c8 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800a088:	2301      	movs	r3, #1
 800a08a:	e08b      	b.n	800a1a4 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 800a08c:	687b      	ldr	r3, [r7, #4]
 800a08e:	685b      	ldr	r3, [r3, #4]
 800a090:	2b00      	cmp	r3, #0
 800a092:	d107      	bne.n	800a0a4 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800a094:	4b47      	ldr	r3, [pc, #284]	; (800a1b4 <HAL_RCC_ClockConfig+0x1f8>)
 800a096:	681a      	ldr	r2, [r3, #0]
 800a098:	2380      	movs	r3, #128	; 0x80
 800a09a:	00db      	lsls	r3, r3, #3
 800a09c:	4013      	ands	r3, r2
 800a09e:	d113      	bne.n	800a0c8 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800a0a0:	2301      	movs	r3, #1
 800a0a2:	e07f      	b.n	800a1a4 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 800a0a4:	687b      	ldr	r3, [r7, #4]
 800a0a6:	685b      	ldr	r3, [r3, #4]
 800a0a8:	2b03      	cmp	r3, #3
 800a0aa:	d106      	bne.n	800a0ba <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800a0ac:	4b41      	ldr	r3, [pc, #260]	; (800a1b4 <HAL_RCC_ClockConfig+0x1f8>)
 800a0ae:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a0b0:	2202      	movs	r2, #2
 800a0b2:	4013      	ands	r3, r2
 800a0b4:	d108      	bne.n	800a0c8 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800a0b6:	2301      	movs	r3, #1
 800a0b8:	e074      	b.n	800a1a4 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800a0ba:	4b3e      	ldr	r3, [pc, #248]	; (800a1b4 <HAL_RCC_ClockConfig+0x1f8>)
 800a0bc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a0be:	2202      	movs	r2, #2
 800a0c0:	4013      	ands	r3, r2
 800a0c2:	d101      	bne.n	800a0c8 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800a0c4:	2301      	movs	r3, #1
 800a0c6:	e06d      	b.n	800a1a4 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800a0c8:	4b3a      	ldr	r3, [pc, #232]	; (800a1b4 <HAL_RCC_ClockConfig+0x1f8>)
 800a0ca:	689b      	ldr	r3, [r3, #8]
 800a0cc:	2207      	movs	r2, #7
 800a0ce:	4393      	bics	r3, r2
 800a0d0:	0019      	movs	r1, r3
 800a0d2:	687b      	ldr	r3, [r7, #4]
 800a0d4:	685a      	ldr	r2, [r3, #4]
 800a0d6:	4b37      	ldr	r3, [pc, #220]	; (800a1b4 <HAL_RCC_ClockConfig+0x1f8>)
 800a0d8:	430a      	orrs	r2, r1
 800a0da:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800a0dc:	f7fd fca2 	bl	8007a24 <HAL_GetTick>
 800a0e0:	0003      	movs	r3, r0
 800a0e2:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800a0e4:	e009      	b.n	800a0fa <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800a0e6:	f7fd fc9d 	bl	8007a24 <HAL_GetTick>
 800a0ea:	0002      	movs	r2, r0
 800a0ec:	68fb      	ldr	r3, [r7, #12]
 800a0ee:	1ad3      	subs	r3, r2, r3
 800a0f0:	4a2f      	ldr	r2, [pc, #188]	; (800a1b0 <HAL_RCC_ClockConfig+0x1f4>)
 800a0f2:	4293      	cmp	r3, r2
 800a0f4:	d901      	bls.n	800a0fa <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 800a0f6:	2303      	movs	r3, #3
 800a0f8:	e054      	b.n	800a1a4 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800a0fa:	4b2e      	ldr	r3, [pc, #184]	; (800a1b4 <HAL_RCC_ClockConfig+0x1f8>)
 800a0fc:	689b      	ldr	r3, [r3, #8]
 800a0fe:	2238      	movs	r2, #56	; 0x38
 800a100:	401a      	ands	r2, r3
 800a102:	687b      	ldr	r3, [r7, #4]
 800a104:	685b      	ldr	r3, [r3, #4]
 800a106:	00db      	lsls	r3, r3, #3
 800a108:	429a      	cmp	r2, r3
 800a10a:	d1ec      	bne.n	800a0e6 <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800a10c:	4b27      	ldr	r3, [pc, #156]	; (800a1ac <HAL_RCC_ClockConfig+0x1f0>)
 800a10e:	681b      	ldr	r3, [r3, #0]
 800a110:	2207      	movs	r2, #7
 800a112:	4013      	ands	r3, r2
 800a114:	683a      	ldr	r2, [r7, #0]
 800a116:	429a      	cmp	r2, r3
 800a118:	d21e      	bcs.n	800a158 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800a11a:	4b24      	ldr	r3, [pc, #144]	; (800a1ac <HAL_RCC_ClockConfig+0x1f0>)
 800a11c:	681b      	ldr	r3, [r3, #0]
 800a11e:	2207      	movs	r2, #7
 800a120:	4393      	bics	r3, r2
 800a122:	0019      	movs	r1, r3
 800a124:	4b21      	ldr	r3, [pc, #132]	; (800a1ac <HAL_RCC_ClockConfig+0x1f0>)
 800a126:	683a      	ldr	r2, [r7, #0]
 800a128:	430a      	orrs	r2, r1
 800a12a:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800a12c:	f7fd fc7a 	bl	8007a24 <HAL_GetTick>
 800a130:	0003      	movs	r3, r0
 800a132:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800a134:	e009      	b.n	800a14a <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800a136:	f7fd fc75 	bl	8007a24 <HAL_GetTick>
 800a13a:	0002      	movs	r2, r0
 800a13c:	68fb      	ldr	r3, [r7, #12]
 800a13e:	1ad3      	subs	r3, r2, r3
 800a140:	4a1b      	ldr	r2, [pc, #108]	; (800a1b0 <HAL_RCC_ClockConfig+0x1f4>)
 800a142:	4293      	cmp	r3, r2
 800a144:	d901      	bls.n	800a14a <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 800a146:	2303      	movs	r3, #3
 800a148:	e02c      	b.n	800a1a4 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800a14a:	4b18      	ldr	r3, [pc, #96]	; (800a1ac <HAL_RCC_ClockConfig+0x1f0>)
 800a14c:	681b      	ldr	r3, [r3, #0]
 800a14e:	2207      	movs	r2, #7
 800a150:	4013      	ands	r3, r2
 800a152:	683a      	ldr	r2, [r7, #0]
 800a154:	429a      	cmp	r2, r3
 800a156:	d1ee      	bne.n	800a136 <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800a158:	687b      	ldr	r3, [r7, #4]
 800a15a:	681b      	ldr	r3, [r3, #0]
 800a15c:	2204      	movs	r2, #4
 800a15e:	4013      	ands	r3, r2
 800a160:	d009      	beq.n	800a176 <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 800a162:	4b14      	ldr	r3, [pc, #80]	; (800a1b4 <HAL_RCC_ClockConfig+0x1f8>)
 800a164:	689b      	ldr	r3, [r3, #8]
 800a166:	4a15      	ldr	r2, [pc, #84]	; (800a1bc <HAL_RCC_ClockConfig+0x200>)
 800a168:	4013      	ands	r3, r2
 800a16a:	0019      	movs	r1, r3
 800a16c:	687b      	ldr	r3, [r7, #4]
 800a16e:	68da      	ldr	r2, [r3, #12]
 800a170:	4b10      	ldr	r3, [pc, #64]	; (800a1b4 <HAL_RCC_ClockConfig+0x1f8>)
 800a172:	430a      	orrs	r2, r1
 800a174:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 800a176:	f000 f829 	bl	800a1cc <HAL_RCC_GetSysClockFreq>
 800a17a:	0001      	movs	r1, r0
 800a17c:	4b0d      	ldr	r3, [pc, #52]	; (800a1b4 <HAL_RCC_ClockConfig+0x1f8>)
 800a17e:	689b      	ldr	r3, [r3, #8]
 800a180:	0a1b      	lsrs	r3, r3, #8
 800a182:	220f      	movs	r2, #15
 800a184:	401a      	ands	r2, r3
 800a186:	4b0e      	ldr	r3, [pc, #56]	; (800a1c0 <HAL_RCC_ClockConfig+0x204>)
 800a188:	0092      	lsls	r2, r2, #2
 800a18a:	58d3      	ldr	r3, [r2, r3]
 800a18c:	221f      	movs	r2, #31
 800a18e:	4013      	ands	r3, r2
 800a190:	000a      	movs	r2, r1
 800a192:	40da      	lsrs	r2, r3
 800a194:	4b0b      	ldr	r3, [pc, #44]	; (800a1c4 <HAL_RCC_ClockConfig+0x208>)
 800a196:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800a198:	4b0b      	ldr	r3, [pc, #44]	; (800a1c8 <HAL_RCC_ClockConfig+0x20c>)
 800a19a:	681b      	ldr	r3, [r3, #0]
 800a19c:	0018      	movs	r0, r3
 800a19e:	f7fd fbe7 	bl	8007970 <HAL_InitTick>
 800a1a2:	0003      	movs	r3, r0
}
 800a1a4:	0018      	movs	r0, r3
 800a1a6:	46bd      	mov	sp, r7
 800a1a8:	b004      	add	sp, #16
 800a1aa:	bd80      	pop	{r7, pc}
 800a1ac:	40022000 	.word	0x40022000
 800a1b0:	00001388 	.word	0x00001388
 800a1b4:	40021000 	.word	0x40021000
 800a1b8:	fffff0ff 	.word	0xfffff0ff
 800a1bc:	ffff8fff 	.word	0xffff8fff
 800a1c0:	0800f2c8 	.word	0x0800f2c8
 800a1c4:	20000000 	.word	0x20000000
 800a1c8:	2000000c 	.word	0x2000000c

0800a1cc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800a1cc:	b580      	push	{r7, lr}
 800a1ce:	b086      	sub	sp, #24
 800a1d0:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800a1d2:	4b3c      	ldr	r3, [pc, #240]	; (800a2c4 <HAL_RCC_GetSysClockFreq+0xf8>)
 800a1d4:	689b      	ldr	r3, [r3, #8]
 800a1d6:	2238      	movs	r2, #56	; 0x38
 800a1d8:	4013      	ands	r3, r2
 800a1da:	d10f      	bne.n	800a1fc <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 800a1dc:	4b39      	ldr	r3, [pc, #228]	; (800a2c4 <HAL_RCC_GetSysClockFreq+0xf8>)
 800a1de:	681b      	ldr	r3, [r3, #0]
 800a1e0:	0adb      	lsrs	r3, r3, #11
 800a1e2:	2207      	movs	r2, #7
 800a1e4:	4013      	ands	r3, r2
 800a1e6:	2201      	movs	r2, #1
 800a1e8:	409a      	lsls	r2, r3
 800a1ea:	0013      	movs	r3, r2
 800a1ec:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 800a1ee:	6839      	ldr	r1, [r7, #0]
 800a1f0:	4835      	ldr	r0, [pc, #212]	; (800a2c8 <HAL_RCC_GetSysClockFreq+0xfc>)
 800a1f2:	f7f5 ff87 	bl	8000104 <__udivsi3>
 800a1f6:	0003      	movs	r3, r0
 800a1f8:	613b      	str	r3, [r7, #16]
 800a1fa:	e05d      	b.n	800a2b8 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 800a1fc:	4b31      	ldr	r3, [pc, #196]	; (800a2c4 <HAL_RCC_GetSysClockFreq+0xf8>)
 800a1fe:	689b      	ldr	r3, [r3, #8]
 800a200:	2238      	movs	r2, #56	; 0x38
 800a202:	4013      	ands	r3, r2
 800a204:	2b08      	cmp	r3, #8
 800a206:	d102      	bne.n	800a20e <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800a208:	4b30      	ldr	r3, [pc, #192]	; (800a2cc <HAL_RCC_GetSysClockFreq+0x100>)
 800a20a:	613b      	str	r3, [r7, #16]
 800a20c:	e054      	b.n	800a2b8 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 800a20e:	4b2d      	ldr	r3, [pc, #180]	; (800a2c4 <HAL_RCC_GetSysClockFreq+0xf8>)
 800a210:	689b      	ldr	r3, [r3, #8]
 800a212:	2238      	movs	r2, #56	; 0x38
 800a214:	4013      	ands	r3, r2
 800a216:	2b10      	cmp	r3, #16
 800a218:	d138      	bne.n	800a28c <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 800a21a:	4b2a      	ldr	r3, [pc, #168]	; (800a2c4 <HAL_RCC_GetSysClockFreq+0xf8>)
 800a21c:	68db      	ldr	r3, [r3, #12]
 800a21e:	2203      	movs	r2, #3
 800a220:	4013      	ands	r3, r2
 800a222:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800a224:	4b27      	ldr	r3, [pc, #156]	; (800a2c4 <HAL_RCC_GetSysClockFreq+0xf8>)
 800a226:	68db      	ldr	r3, [r3, #12]
 800a228:	091b      	lsrs	r3, r3, #4
 800a22a:	2207      	movs	r2, #7
 800a22c:	4013      	ands	r3, r2
 800a22e:	3301      	adds	r3, #1
 800a230:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800a232:	68fb      	ldr	r3, [r7, #12]
 800a234:	2b03      	cmp	r3, #3
 800a236:	d10d      	bne.n	800a254 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco =  (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800a238:	68b9      	ldr	r1, [r7, #8]
 800a23a:	4824      	ldr	r0, [pc, #144]	; (800a2cc <HAL_RCC_GetSysClockFreq+0x100>)
 800a23c:	f7f5 ff62 	bl	8000104 <__udivsi3>
 800a240:	0003      	movs	r3, r0
 800a242:	0019      	movs	r1, r3
 800a244:	4b1f      	ldr	r3, [pc, #124]	; (800a2c4 <HAL_RCC_GetSysClockFreq+0xf8>)
 800a246:	68db      	ldr	r3, [r3, #12]
 800a248:	0a1b      	lsrs	r3, r3, #8
 800a24a:	227f      	movs	r2, #127	; 0x7f
 800a24c:	4013      	ands	r3, r2
 800a24e:	434b      	muls	r3, r1
 800a250:	617b      	str	r3, [r7, #20]
        break;
 800a252:	e00d      	b.n	800a270 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 800a254:	68b9      	ldr	r1, [r7, #8]
 800a256:	481c      	ldr	r0, [pc, #112]	; (800a2c8 <HAL_RCC_GetSysClockFreq+0xfc>)
 800a258:	f7f5 ff54 	bl	8000104 <__udivsi3>
 800a25c:	0003      	movs	r3, r0
 800a25e:	0019      	movs	r1, r3
 800a260:	4b18      	ldr	r3, [pc, #96]	; (800a2c4 <HAL_RCC_GetSysClockFreq+0xf8>)
 800a262:	68db      	ldr	r3, [r3, #12]
 800a264:	0a1b      	lsrs	r3, r3, #8
 800a266:	227f      	movs	r2, #127	; 0x7f
 800a268:	4013      	ands	r3, r2
 800a26a:	434b      	muls	r3, r1
 800a26c:	617b      	str	r3, [r7, #20]
        break;
 800a26e:	46c0      	nop			; (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 800a270:	4b14      	ldr	r3, [pc, #80]	; (800a2c4 <HAL_RCC_GetSysClockFreq+0xf8>)
 800a272:	68db      	ldr	r3, [r3, #12]
 800a274:	0f5b      	lsrs	r3, r3, #29
 800a276:	2207      	movs	r2, #7
 800a278:	4013      	ands	r3, r2
 800a27a:	3301      	adds	r3, #1
 800a27c:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 800a27e:	6879      	ldr	r1, [r7, #4]
 800a280:	6978      	ldr	r0, [r7, #20]
 800a282:	f7f5 ff3f 	bl	8000104 <__udivsi3>
 800a286:	0003      	movs	r3, r0
 800a288:	613b      	str	r3, [r7, #16]
 800a28a:	e015      	b.n	800a2b8 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSE)
 800a28c:	4b0d      	ldr	r3, [pc, #52]	; (800a2c4 <HAL_RCC_GetSysClockFreq+0xf8>)
 800a28e:	689b      	ldr	r3, [r3, #8]
 800a290:	2238      	movs	r2, #56	; 0x38
 800a292:	4013      	ands	r3, r2
 800a294:	2b20      	cmp	r3, #32
 800a296:	d103      	bne.n	800a2a0 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 800a298:	2380      	movs	r3, #128	; 0x80
 800a29a:	021b      	lsls	r3, r3, #8
 800a29c:	613b      	str	r3, [r7, #16]
 800a29e:	e00b      	b.n	800a2b8 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSI)
 800a2a0:	4b08      	ldr	r3, [pc, #32]	; (800a2c4 <HAL_RCC_GetSysClockFreq+0xf8>)
 800a2a2:	689b      	ldr	r3, [r3, #8]
 800a2a4:	2238      	movs	r2, #56	; 0x38
 800a2a6:	4013      	ands	r3, r2
 800a2a8:	2b18      	cmp	r3, #24
 800a2aa:	d103      	bne.n	800a2b4 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 800a2ac:	23fa      	movs	r3, #250	; 0xfa
 800a2ae:	01db      	lsls	r3, r3, #7
 800a2b0:	613b      	str	r3, [r7, #16]
 800a2b2:	e001      	b.n	800a2b8 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 800a2b4:	2300      	movs	r3, #0
 800a2b6:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 800a2b8:	693b      	ldr	r3, [r7, #16]
}
 800a2ba:	0018      	movs	r0, r3
 800a2bc:	46bd      	mov	sp, r7
 800a2be:	b006      	add	sp, #24
 800a2c0:	bd80      	pop	{r7, pc}
 800a2c2:	46c0      	nop			; (mov r8, r8)
 800a2c4:	40021000 	.word	0x40021000
 800a2c8:	00f42400 	.word	0x00f42400
 800a2cc:	007a1200 	.word	0x007a1200

0800a2d0 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800a2d0:	b580      	push	{r7, lr}
 800a2d2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800a2d4:	4b02      	ldr	r3, [pc, #8]	; (800a2e0 <HAL_RCC_GetHCLKFreq+0x10>)
 800a2d6:	681b      	ldr	r3, [r3, #0]
}
 800a2d8:	0018      	movs	r0, r3
 800a2da:	46bd      	mov	sp, r7
 800a2dc:	bd80      	pop	{r7, pc}
 800a2de:	46c0      	nop			; (mov r8, r8)
 800a2e0:	20000000 	.word	0x20000000

0800a2e4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800a2e4:	b5b0      	push	{r4, r5, r7, lr}
 800a2e6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 800a2e8:	f7ff fff2 	bl	800a2d0 <HAL_RCC_GetHCLKFreq>
 800a2ec:	0004      	movs	r4, r0
 800a2ee:	f7ff fb39 	bl	8009964 <LL_RCC_GetAPB1Prescaler>
 800a2f2:	0003      	movs	r3, r0
 800a2f4:	0b1a      	lsrs	r2, r3, #12
 800a2f6:	4b05      	ldr	r3, [pc, #20]	; (800a30c <HAL_RCC_GetPCLK1Freq+0x28>)
 800a2f8:	0092      	lsls	r2, r2, #2
 800a2fa:	58d3      	ldr	r3, [r2, r3]
 800a2fc:	221f      	movs	r2, #31
 800a2fe:	4013      	ands	r3, r2
 800a300:	40dc      	lsrs	r4, r3
 800a302:	0023      	movs	r3, r4
}
 800a304:	0018      	movs	r0, r3
 800a306:	46bd      	mov	sp, r7
 800a308:	bdb0      	pop	{r4, r5, r7, pc}
 800a30a:	46c0      	nop			; (mov r8, r8)
 800a30c:	0800f308 	.word	0x0800f308

0800a310 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800a310:	b580      	push	{r7, lr}
 800a312:	b086      	sub	sp, #24
 800a314:	af00      	add	r7, sp, #0
 800a316:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 800a318:	2313      	movs	r3, #19
 800a31a:	18fb      	adds	r3, r7, r3
 800a31c:	2200      	movs	r2, #0
 800a31e:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800a320:	2312      	movs	r3, #18
 800a322:	18fb      	adds	r3, r7, r3
 800a324:	2200      	movs	r2, #0
 800a326:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800a328:	687b      	ldr	r3, [r7, #4]
 800a32a:	681a      	ldr	r2, [r3, #0]
 800a32c:	2380      	movs	r3, #128	; 0x80
 800a32e:	029b      	lsls	r3, r3, #10
 800a330:	4013      	ands	r3, r2
 800a332:	d100      	bne.n	800a336 <HAL_RCCEx_PeriphCLKConfig+0x26>
 800a334:	e0a4      	b.n	800a480 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    FlagStatus       pwrclkchanged = RESET;
 800a336:	2311      	movs	r3, #17
 800a338:	18fb      	adds	r3, r7, r3
 800a33a:	2200      	movs	r2, #0
 800a33c:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800a33e:	4ba5      	ldr	r3, [pc, #660]	; (800a5d4 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800a340:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800a342:	2380      	movs	r3, #128	; 0x80
 800a344:	055b      	lsls	r3, r3, #21
 800a346:	4013      	ands	r3, r2
 800a348:	d111      	bne.n	800a36e <HAL_RCCEx_PeriphCLKConfig+0x5e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800a34a:	4ba2      	ldr	r3, [pc, #648]	; (800a5d4 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800a34c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800a34e:	4ba1      	ldr	r3, [pc, #644]	; (800a5d4 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800a350:	2180      	movs	r1, #128	; 0x80
 800a352:	0549      	lsls	r1, r1, #21
 800a354:	430a      	orrs	r2, r1
 800a356:	63da      	str	r2, [r3, #60]	; 0x3c
 800a358:	4b9e      	ldr	r3, [pc, #632]	; (800a5d4 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800a35a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800a35c:	2380      	movs	r3, #128	; 0x80
 800a35e:	055b      	lsls	r3, r3, #21
 800a360:	4013      	ands	r3, r2
 800a362:	60bb      	str	r3, [r7, #8]
 800a364:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800a366:	2311      	movs	r3, #17
 800a368:	18fb      	adds	r3, r7, r3
 800a36a:	2201      	movs	r2, #1
 800a36c:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800a36e:	4b9a      	ldr	r3, [pc, #616]	; (800a5d8 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 800a370:	681a      	ldr	r2, [r3, #0]
 800a372:	4b99      	ldr	r3, [pc, #612]	; (800a5d8 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 800a374:	2180      	movs	r1, #128	; 0x80
 800a376:	0049      	lsls	r1, r1, #1
 800a378:	430a      	orrs	r2, r1
 800a37a:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800a37c:	f7fd fb52 	bl	8007a24 <HAL_GetTick>
 800a380:	0003      	movs	r3, r0
 800a382:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800a384:	e00b      	b.n	800a39e <HAL_RCCEx_PeriphCLKConfig+0x8e>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800a386:	f7fd fb4d 	bl	8007a24 <HAL_GetTick>
 800a38a:	0002      	movs	r2, r0
 800a38c:	68fb      	ldr	r3, [r7, #12]
 800a38e:	1ad3      	subs	r3, r2, r3
 800a390:	2b02      	cmp	r3, #2
 800a392:	d904      	bls.n	800a39e <HAL_RCCEx_PeriphCLKConfig+0x8e>
      {
        ret = HAL_TIMEOUT;
 800a394:	2313      	movs	r3, #19
 800a396:	18fb      	adds	r3, r7, r3
 800a398:	2203      	movs	r2, #3
 800a39a:	701a      	strb	r2, [r3, #0]
        break;
 800a39c:	e005      	b.n	800a3aa <HAL_RCCEx_PeriphCLKConfig+0x9a>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800a39e:	4b8e      	ldr	r3, [pc, #568]	; (800a5d8 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 800a3a0:	681a      	ldr	r2, [r3, #0]
 800a3a2:	2380      	movs	r3, #128	; 0x80
 800a3a4:	005b      	lsls	r3, r3, #1
 800a3a6:	4013      	ands	r3, r2
 800a3a8:	d0ed      	beq.n	800a386 <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }

    if (ret == HAL_OK)
 800a3aa:	2313      	movs	r3, #19
 800a3ac:	18fb      	adds	r3, r7, r3
 800a3ae:	781b      	ldrb	r3, [r3, #0]
 800a3b0:	2b00      	cmp	r3, #0
 800a3b2:	d154      	bne.n	800a45e <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800a3b4:	4b87      	ldr	r3, [pc, #540]	; (800a5d4 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800a3b6:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800a3b8:	23c0      	movs	r3, #192	; 0xc0
 800a3ba:	009b      	lsls	r3, r3, #2
 800a3bc:	4013      	ands	r3, r2
 800a3be:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800a3c0:	697b      	ldr	r3, [r7, #20]
 800a3c2:	2b00      	cmp	r3, #0
 800a3c4:	d019      	beq.n	800a3fa <HAL_RCCEx_PeriphCLKConfig+0xea>
 800a3c6:	687b      	ldr	r3, [r7, #4]
 800a3c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a3ca:	697a      	ldr	r2, [r7, #20]
 800a3cc:	429a      	cmp	r2, r3
 800a3ce:	d014      	beq.n	800a3fa <HAL_RCCEx_PeriphCLKConfig+0xea>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800a3d0:	4b80      	ldr	r3, [pc, #512]	; (800a5d4 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800a3d2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a3d4:	4a81      	ldr	r2, [pc, #516]	; (800a5dc <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 800a3d6:	4013      	ands	r3, r2
 800a3d8:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800a3da:	4b7e      	ldr	r3, [pc, #504]	; (800a5d4 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800a3dc:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800a3de:	4b7d      	ldr	r3, [pc, #500]	; (800a5d4 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800a3e0:	2180      	movs	r1, #128	; 0x80
 800a3e2:	0249      	lsls	r1, r1, #9
 800a3e4:	430a      	orrs	r2, r1
 800a3e6:	65da      	str	r2, [r3, #92]	; 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 800a3e8:	4b7a      	ldr	r3, [pc, #488]	; (800a5d4 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800a3ea:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800a3ec:	4b79      	ldr	r3, [pc, #484]	; (800a5d4 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800a3ee:	497c      	ldr	r1, [pc, #496]	; (800a5e0 <HAL_RCCEx_PeriphCLKConfig+0x2d0>)
 800a3f0:	400a      	ands	r2, r1
 800a3f2:	65da      	str	r2, [r3, #92]	; 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800a3f4:	4b77      	ldr	r3, [pc, #476]	; (800a5d4 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800a3f6:	697a      	ldr	r2, [r7, #20]
 800a3f8:	65da      	str	r2, [r3, #92]	; 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800a3fa:	697b      	ldr	r3, [r7, #20]
 800a3fc:	2201      	movs	r2, #1
 800a3fe:	4013      	ands	r3, r2
 800a400:	d016      	beq.n	800a430 <HAL_RCCEx_PeriphCLKConfig+0x120>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a402:	f7fd fb0f 	bl	8007a24 <HAL_GetTick>
 800a406:	0003      	movs	r3, r0
 800a408:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800a40a:	e00c      	b.n	800a426 <HAL_RCCEx_PeriphCLKConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a40c:	f7fd fb0a 	bl	8007a24 <HAL_GetTick>
 800a410:	0002      	movs	r2, r0
 800a412:	68fb      	ldr	r3, [r7, #12]
 800a414:	1ad3      	subs	r3, r2, r3
 800a416:	4a73      	ldr	r2, [pc, #460]	; (800a5e4 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 800a418:	4293      	cmp	r3, r2
 800a41a:	d904      	bls.n	800a426 <HAL_RCCEx_PeriphCLKConfig+0x116>
          {
            ret = HAL_TIMEOUT;
 800a41c:	2313      	movs	r3, #19
 800a41e:	18fb      	adds	r3, r7, r3
 800a420:	2203      	movs	r2, #3
 800a422:	701a      	strb	r2, [r3, #0]
            break;
 800a424:	e004      	b.n	800a430 <HAL_RCCEx_PeriphCLKConfig+0x120>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800a426:	4b6b      	ldr	r3, [pc, #428]	; (800a5d4 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800a428:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a42a:	2202      	movs	r2, #2
 800a42c:	4013      	ands	r3, r2
 800a42e:	d0ed      	beq.n	800a40c <HAL_RCCEx_PeriphCLKConfig+0xfc>
          }
        }
      }

      if (ret == HAL_OK)
 800a430:	2313      	movs	r3, #19
 800a432:	18fb      	adds	r3, r7, r3
 800a434:	781b      	ldrb	r3, [r3, #0]
 800a436:	2b00      	cmp	r3, #0
 800a438:	d10a      	bne.n	800a450 <HAL_RCCEx_PeriphCLKConfig+0x140>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800a43a:	4b66      	ldr	r3, [pc, #408]	; (800a5d4 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800a43c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a43e:	4a67      	ldr	r2, [pc, #412]	; (800a5dc <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 800a440:	4013      	ands	r3, r2
 800a442:	0019      	movs	r1, r3
 800a444:	687b      	ldr	r3, [r7, #4]
 800a446:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800a448:	4b62      	ldr	r3, [pc, #392]	; (800a5d4 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800a44a:	430a      	orrs	r2, r1
 800a44c:	65da      	str	r2, [r3, #92]	; 0x5c
 800a44e:	e00c      	b.n	800a46a <HAL_RCCEx_PeriphCLKConfig+0x15a>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800a450:	2312      	movs	r3, #18
 800a452:	18fb      	adds	r3, r7, r3
 800a454:	2213      	movs	r2, #19
 800a456:	18ba      	adds	r2, r7, r2
 800a458:	7812      	ldrb	r2, [r2, #0]
 800a45a:	701a      	strb	r2, [r3, #0]
 800a45c:	e005      	b.n	800a46a <HAL_RCCEx_PeriphCLKConfig+0x15a>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a45e:	2312      	movs	r3, #18
 800a460:	18fb      	adds	r3, r7, r3
 800a462:	2213      	movs	r2, #19
 800a464:	18ba      	adds	r2, r7, r2
 800a466:	7812      	ldrb	r2, [r2, #0]
 800a468:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800a46a:	2311      	movs	r3, #17
 800a46c:	18fb      	adds	r3, r7, r3
 800a46e:	781b      	ldrb	r3, [r3, #0]
 800a470:	2b01      	cmp	r3, #1
 800a472:	d105      	bne.n	800a480 <HAL_RCCEx_PeriphCLKConfig+0x170>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800a474:	4b57      	ldr	r3, [pc, #348]	; (800a5d4 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800a476:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800a478:	4b56      	ldr	r3, [pc, #344]	; (800a5d4 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800a47a:	495b      	ldr	r1, [pc, #364]	; (800a5e8 <HAL_RCCEx_PeriphCLKConfig+0x2d8>)
 800a47c:	400a      	ands	r2, r1
 800a47e:	63da      	str	r2, [r3, #60]	; 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800a480:	687b      	ldr	r3, [r7, #4]
 800a482:	681b      	ldr	r3, [r3, #0]
 800a484:	2201      	movs	r2, #1
 800a486:	4013      	ands	r3, r2
 800a488:	d009      	beq.n	800a49e <HAL_RCCEx_PeriphCLKConfig+0x18e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800a48a:	4b52      	ldr	r3, [pc, #328]	; (800a5d4 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800a48c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a48e:	2203      	movs	r2, #3
 800a490:	4393      	bics	r3, r2
 800a492:	0019      	movs	r1, r3
 800a494:	687b      	ldr	r3, [r7, #4]
 800a496:	685a      	ldr	r2, [r3, #4]
 800a498:	4b4e      	ldr	r3, [pc, #312]	; (800a5d4 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800a49a:	430a      	orrs	r2, r1
 800a49c:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_USART2SEL */

#if defined(RCC_CCIPR_LPUART1SEL)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800a49e:	687b      	ldr	r3, [r7, #4]
 800a4a0:	681b      	ldr	r3, [r3, #0]
 800a4a2:	2220      	movs	r2, #32
 800a4a4:	4013      	ands	r3, r2
 800a4a6:	d009      	beq.n	800a4bc <HAL_RCCEx_PeriphCLKConfig+0x1ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800a4a8:	4b4a      	ldr	r3, [pc, #296]	; (800a5d4 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800a4aa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a4ac:	4a4f      	ldr	r2, [pc, #316]	; (800a5ec <HAL_RCCEx_PeriphCLKConfig+0x2dc>)
 800a4ae:	4013      	ands	r3, r2
 800a4b0:	0019      	movs	r1, r3
 800a4b2:	687b      	ldr	r3, [r7, #4]
 800a4b4:	689a      	ldr	r2, [r3, #8]
 800a4b6:	4b47      	ldr	r3, [pc, #284]	; (800a5d4 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800a4b8:	430a      	orrs	r2, r1
 800a4ba:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPUART1SEL */

#if defined(RCC_CCIPR_LPTIM1SEL)
  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800a4bc:	687b      	ldr	r3, [r7, #4]
 800a4be:	681a      	ldr	r2, [r3, #0]
 800a4c0:	2380      	movs	r3, #128	; 0x80
 800a4c2:	009b      	lsls	r3, r3, #2
 800a4c4:	4013      	ands	r3, r2
 800a4c6:	d009      	beq.n	800a4dc <HAL_RCCEx_PeriphCLKConfig+0x1cc>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800a4c8:	4b42      	ldr	r3, [pc, #264]	; (800a5d4 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800a4ca:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a4cc:	4a48      	ldr	r2, [pc, #288]	; (800a5f0 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 800a4ce:	4013      	ands	r3, r2
 800a4d0:	0019      	movs	r1, r3
 800a4d2:	687b      	ldr	r3, [r7, #4]
 800a4d4:	695a      	ldr	r2, [r3, #20]
 800a4d6:	4b3f      	ldr	r3, [pc, #252]	; (800a5d4 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800a4d8:	430a      	orrs	r2, r1
 800a4da:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM1SEL */

#if defined(RCC_CCIPR_LPTIM2SEL)
  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800a4dc:	687b      	ldr	r3, [r7, #4]
 800a4de:	681a      	ldr	r2, [r3, #0]
 800a4e0:	2380      	movs	r3, #128	; 0x80
 800a4e2:	00db      	lsls	r3, r3, #3
 800a4e4:	4013      	ands	r3, r2
 800a4e6:	d009      	beq.n	800a4fc <HAL_RCCEx_PeriphCLKConfig+0x1ec>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800a4e8:	4b3a      	ldr	r3, [pc, #232]	; (800a5d4 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800a4ea:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a4ec:	4a41      	ldr	r2, [pc, #260]	; (800a5f4 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 800a4ee:	4013      	ands	r3, r2
 800a4f0:	0019      	movs	r1, r3
 800a4f2:	687b      	ldr	r3, [r7, #4]
 800a4f4:	699a      	ldr	r2, [r3, #24]
 800a4f6:	4b37      	ldr	r3, [pc, #220]	; (800a5d4 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800a4f8:	430a      	orrs	r2, r1
 800a4fa:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800a4fc:	687b      	ldr	r3, [r7, #4]
 800a4fe:	681b      	ldr	r3, [r3, #0]
 800a500:	2240      	movs	r2, #64	; 0x40
 800a502:	4013      	ands	r3, r2
 800a504:	d009      	beq.n	800a51a <HAL_RCCEx_PeriphCLKConfig+0x20a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800a506:	4b33      	ldr	r3, [pc, #204]	; (800a5d4 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800a508:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a50a:	4a3b      	ldr	r2, [pc, #236]	; (800a5f8 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800a50c:	4013      	ands	r3, r2
 800a50e:	0019      	movs	r1, r3
 800a510:	687b      	ldr	r3, [r7, #4]
 800a512:	68da      	ldr	r2, [r3, #12]
 800a514:	4b2f      	ldr	r3, [pc, #188]	; (800a5d4 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800a516:	430a      	orrs	r2, r1
 800a518:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RCC_CCIPR_RNGSEL */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800a51a:	687b      	ldr	r3, [r7, #4]
 800a51c:	681a      	ldr	r2, [r3, #0]
 800a51e:	2380      	movs	r3, #128	; 0x80
 800a520:	01db      	lsls	r3, r3, #7
 800a522:	4013      	ands	r3, r2
 800a524:	d015      	beq.n	800a552 <HAL_RCCEx_PeriphCLKConfig+0x242>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800a526:	4b2b      	ldr	r3, [pc, #172]	; (800a5d4 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800a528:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a52a:	009b      	lsls	r3, r3, #2
 800a52c:	0899      	lsrs	r1, r3, #2
 800a52e:	687b      	ldr	r3, [r7, #4]
 800a530:	69da      	ldr	r2, [r3, #28]
 800a532:	4b28      	ldr	r3, [pc, #160]	; (800a5d4 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800a534:	430a      	orrs	r2, r1
 800a536:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 800a538:	687b      	ldr	r3, [r7, #4]
 800a53a:	69da      	ldr	r2, [r3, #28]
 800a53c:	2380      	movs	r3, #128	; 0x80
 800a53e:	05db      	lsls	r3, r3, #23
 800a540:	429a      	cmp	r2, r3
 800a542:	d106      	bne.n	800a552 <HAL_RCCEx_PeriphCLKConfig+0x242>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 800a544:	4b23      	ldr	r3, [pc, #140]	; (800a5d4 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800a546:	68da      	ldr	r2, [r3, #12]
 800a548:	4b22      	ldr	r3, [pc, #136]	; (800a5d4 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800a54a:	2180      	movs	r1, #128	; 0x80
 800a54c:	0249      	lsls	r1, r1, #9
 800a54e:	430a      	orrs	r2, r1
 800a550:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR_CECSEL */

#if defined(RCC_CCIPR_TIM1SEL)
  /*-------------------------- TIM1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 800a552:	687b      	ldr	r3, [r7, #4]
 800a554:	681a      	ldr	r2, [r3, #0]
 800a556:	2380      	movs	r3, #128	; 0x80
 800a558:	039b      	lsls	r3, r3, #14
 800a55a:	4013      	ands	r3, r2
 800a55c:	d016      	beq.n	800a58c <HAL_RCCEx_PeriphCLKConfig+0x27c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));

    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 800a55e:	4b1d      	ldr	r3, [pc, #116]	; (800a5d4 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800a560:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a562:	4a26      	ldr	r2, [pc, #152]	; (800a5fc <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 800a564:	4013      	ands	r3, r2
 800a566:	0019      	movs	r1, r3
 800a568:	687b      	ldr	r3, [r7, #4]
 800a56a:	6a1a      	ldr	r2, [r3, #32]
 800a56c:	4b19      	ldr	r3, [pc, #100]	; (800a5d4 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800a56e:	430a      	orrs	r2, r1
 800a570:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLL)
 800a572:	687b      	ldr	r3, [r7, #4]
 800a574:	6a1a      	ldr	r2, [r3, #32]
 800a576:	2380      	movs	r3, #128	; 0x80
 800a578:	03db      	lsls	r3, r3, #15
 800a57a:	429a      	cmp	r2, r3
 800a57c:	d106      	bne.n	800a58c <HAL_RCCEx_PeriphCLKConfig+0x27c>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 800a57e:	4b15      	ldr	r3, [pc, #84]	; (800a5d4 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800a580:	68da      	ldr	r2, [r3, #12]
 800a582:	4b14      	ldr	r3, [pc, #80]	; (800a5d4 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800a584:	2180      	movs	r1, #128	; 0x80
 800a586:	0449      	lsls	r1, r1, #17
 800a588:	430a      	orrs	r2, r1
 800a58a:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 800a58c:	687b      	ldr	r3, [r7, #4]
 800a58e:	681a      	ldr	r2, [r3, #0]
 800a590:	2380      	movs	r3, #128	; 0x80
 800a592:	011b      	lsls	r3, r3, #4
 800a594:	4013      	ands	r3, r2
 800a596:	d016      	beq.n	800a5c6 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 800a598:	4b0e      	ldr	r3, [pc, #56]	; (800a5d4 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800a59a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a59c:	4a18      	ldr	r2, [pc, #96]	; (800a600 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800a59e:	4013      	ands	r3, r2
 800a5a0:	0019      	movs	r1, r3
 800a5a2:	687b      	ldr	r3, [r7, #4]
 800a5a4:	691a      	ldr	r2, [r3, #16]
 800a5a6:	4b0b      	ldr	r3, [pc, #44]	; (800a5d4 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800a5a8:	430a      	orrs	r2, r1
 800a5aa:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 800a5ac:	687b      	ldr	r3, [r7, #4]
 800a5ae:	691a      	ldr	r2, [r3, #16]
 800a5b0:	2380      	movs	r3, #128	; 0x80
 800a5b2:	01db      	lsls	r3, r3, #7
 800a5b4:	429a      	cmp	r2, r3
 800a5b6:	d106      	bne.n	800a5c6 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 800a5b8:	4b06      	ldr	r3, [pc, #24]	; (800a5d4 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800a5ba:	68da      	ldr	r2, [r3, #12]
 800a5bc:	4b05      	ldr	r3, [pc, #20]	; (800a5d4 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800a5be:	2180      	movs	r1, #128	; 0x80
 800a5c0:	0249      	lsls	r1, r1, #9
 800a5c2:	430a      	orrs	r2, r1
 800a5c4:	60da      	str	r2, [r3, #12]
    }
  }

  return status;
 800a5c6:	2312      	movs	r3, #18
 800a5c8:	18fb      	adds	r3, r7, r3
 800a5ca:	781b      	ldrb	r3, [r3, #0]
}
 800a5cc:	0018      	movs	r0, r3
 800a5ce:	46bd      	mov	sp, r7
 800a5d0:	b006      	add	sp, #24
 800a5d2:	bd80      	pop	{r7, pc}
 800a5d4:	40021000 	.word	0x40021000
 800a5d8:	40007000 	.word	0x40007000
 800a5dc:	fffffcff 	.word	0xfffffcff
 800a5e0:	fffeffff 	.word	0xfffeffff
 800a5e4:	00001388 	.word	0x00001388
 800a5e8:	efffffff 	.word	0xefffffff
 800a5ec:	fffff3ff 	.word	0xfffff3ff
 800a5f0:	fff3ffff 	.word	0xfff3ffff
 800a5f4:	ffcfffff 	.word	0xffcfffff
 800a5f8:	ffffcfff 	.word	0xffffcfff
 800a5fc:	ffbfffff 	.word	0xffbfffff
 800a600:	ffff3fff 	.word	0xffff3fff

0800a604 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 800a604:	b5b0      	push	{r4, r5, r7, lr}
 800a606:	b084      	sub	sp, #16
 800a608:	af00      	add	r7, sp, #0
 800a60a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 800a60c:	230f      	movs	r3, #15
 800a60e:	18fb      	adds	r3, r7, r3
 800a610:	2201      	movs	r2, #1
 800a612:	701a      	strb	r2, [r3, #0]

  /* Check the RTC peripheral state */
  if(hrtc != NULL)
 800a614:	687b      	ldr	r3, [r7, #4]
 800a616:	2b00      	cmp	r3, #0
 800a618:	d100      	bne.n	800a61c <HAL_RTC_Init+0x18>
 800a61a:	e07f      	b.n	800a71c <HAL_RTC_Init+0x118>
    assert_param(IS_RTC_OUTPUT_REMAP(hrtc->Init.OutPutRemap));
    assert_param(IS_RTC_OUTPUT_POL(hrtc->Init.OutPutPolarity));
    assert_param(IS_RTC_OUTPUT_TYPE(hrtc->Init.OutPutType));
    assert_param(IS_RTC_OUTPUT_PULLUP(hrtc->Init.OutPutPullUp));

  if(hrtc->State == HAL_RTC_STATE_RESET)
 800a61c:	687b      	ldr	r3, [r7, #4]
 800a61e:	2229      	movs	r2, #41	; 0x29
 800a620:	5c9b      	ldrb	r3, [r3, r2]
 800a622:	b2db      	uxtb	r3, r3
 800a624:	2b00      	cmp	r3, #0
 800a626:	d10b      	bne.n	800a640 <HAL_RTC_Init+0x3c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 800a628:	687b      	ldr	r3, [r7, #4]
 800a62a:	2228      	movs	r2, #40	; 0x28
 800a62c:	2100      	movs	r1, #0
 800a62e:	5499      	strb	r1, [r3, r2]

    /* Process TAMP peripheral offset from RTC one */
    hrtc->TampOffset = (TAMP_BASE - RTC_BASE);
 800a630:	687b      	ldr	r3, [r7, #4]
 800a632:	2288      	movs	r2, #136	; 0x88
 800a634:	0212      	lsls	r2, r2, #8
 800a636:	605a      	str	r2, [r3, #4]
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
#else
    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 800a638:	687b      	ldr	r3, [r7, #4]
 800a63a:	0018      	movs	r0, r3
 800a63c:	f7f9 fa9a 	bl	8003b74 <HAL_RTC_MspInit>
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */
  }

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 800a640:	687b      	ldr	r3, [r7, #4]
 800a642:	2229      	movs	r2, #41	; 0x29
 800a644:	2102      	movs	r1, #2
 800a646:	5499      	strb	r1, [r3, r2]

    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800a648:	687b      	ldr	r3, [r7, #4]
 800a64a:	681b      	ldr	r3, [r3, #0]
 800a64c:	22ca      	movs	r2, #202	; 0xca
 800a64e:	625a      	str	r2, [r3, #36]	; 0x24
 800a650:	687b      	ldr	r3, [r7, #4]
 800a652:	681b      	ldr	r3, [r3, #0]
 800a654:	2253      	movs	r2, #83	; 0x53
 800a656:	625a      	str	r2, [r3, #36]	; 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 800a658:	250f      	movs	r5, #15
 800a65a:	197c      	adds	r4, r7, r5
 800a65c:	687b      	ldr	r3, [r7, #4]
 800a65e:	0018      	movs	r0, r3
 800a660:	f000 f9c7 	bl	800a9f2 <RTC_EnterInitMode>
 800a664:	0003      	movs	r3, r0
 800a666:	7023      	strb	r3, [r4, #0]
    if(status == HAL_OK)
 800a668:	197b      	adds	r3, r7, r5
 800a66a:	781b      	ldrb	r3, [r3, #0]
 800a66c:	2b00      	cmp	r3, #0
 800a66e:	d148      	bne.n	800a702 <HAL_RTC_Init+0xfe>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE);
 800a670:	687b      	ldr	r3, [r7, #4]
 800a672:	681b      	ldr	r3, [r3, #0]
 800a674:	699a      	ldr	r2, [r3, #24]
 800a676:	687b      	ldr	r3, [r7, #4]
 800a678:	681b      	ldr	r3, [r3, #0]
 800a67a:	492c      	ldr	r1, [pc, #176]	; (800a72c <HAL_RTC_Init+0x128>)
 800a67c:	400a      	ands	r2, r1
 800a67e:	619a      	str	r2, [r3, #24]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 800a680:	687b      	ldr	r3, [r7, #4]
 800a682:	681b      	ldr	r3, [r3, #0]
 800a684:	6999      	ldr	r1, [r3, #24]
 800a686:	687b      	ldr	r3, [r7, #4]
 800a688:	689a      	ldr	r2, [r3, #8]
 800a68a:	687b      	ldr	r3, [r7, #4]
 800a68c:	695b      	ldr	r3, [r3, #20]
 800a68e:	431a      	orrs	r2, r3
 800a690:	687b      	ldr	r3, [r7, #4]
 800a692:	69db      	ldr	r3, [r3, #28]
 800a694:	431a      	orrs	r2, r3
 800a696:	687b      	ldr	r3, [r7, #4]
 800a698:	681b      	ldr	r3, [r3, #0]
 800a69a:	430a      	orrs	r2, r1
 800a69c:	619a      	str	r2, [r3, #24]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (hrtc->Init.SynchPrediv);
 800a69e:	687b      	ldr	r3, [r7, #4]
 800a6a0:	681b      	ldr	r3, [r3, #0]
 800a6a2:	687a      	ldr	r2, [r7, #4]
 800a6a4:	6912      	ldr	r2, [r2, #16]
 800a6a6:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 800a6a8:	687b      	ldr	r3, [r7, #4]
 800a6aa:	681b      	ldr	r3, [r3, #0]
 800a6ac:	6919      	ldr	r1, [r3, #16]
 800a6ae:	687b      	ldr	r3, [r7, #4]
 800a6b0:	68db      	ldr	r3, [r3, #12]
 800a6b2:	041a      	lsls	r2, r3, #16
 800a6b4:	687b      	ldr	r3, [r7, #4]
 800a6b6:	681b      	ldr	r3, [r3, #0]
 800a6b8:	430a      	orrs	r2, r1
 800a6ba:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 800a6bc:	250f      	movs	r5, #15
 800a6be:	197c      	adds	r4, r7, r5
 800a6c0:	687b      	ldr	r3, [r7, #4]
 800a6c2:	0018      	movs	r0, r3
 800a6c4:	f000 f9d8 	bl	800aa78 <RTC_ExitInitMode>
 800a6c8:	0003      	movs	r3, r0
 800a6ca:	7023      	strb	r3, [r4, #0]
      if (status == HAL_OK)
 800a6cc:	197b      	adds	r3, r7, r5
 800a6ce:	781b      	ldrb	r3, [r3, #0]
 800a6d0:	2b00      	cmp	r3, #0
 800a6d2:	d116      	bne.n	800a702 <HAL_RTC_Init+0xfe>
      {
        hrtc->Instance->CR &= ~(RTC_CR_TAMPALRM_PU |RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN);
 800a6d4:	687b      	ldr	r3, [r7, #4]
 800a6d6:	681b      	ldr	r3, [r3, #0]
 800a6d8:	699a      	ldr	r2, [r3, #24]
 800a6da:	687b      	ldr	r3, [r7, #4]
 800a6dc:	681b      	ldr	r3, [r3, #0]
 800a6de:	00d2      	lsls	r2, r2, #3
 800a6e0:	08d2      	lsrs	r2, r2, #3
 800a6e2:	619a      	str	r2, [r3, #24]
        hrtc->Instance->CR |= (hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 800a6e4:	687b      	ldr	r3, [r7, #4]
 800a6e6:	681b      	ldr	r3, [r3, #0]
 800a6e8:	6999      	ldr	r1, [r3, #24]
 800a6ea:	687b      	ldr	r3, [r7, #4]
 800a6ec:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800a6ee:	687b      	ldr	r3, [r7, #4]
 800a6f0:	6a1b      	ldr	r3, [r3, #32]
 800a6f2:	431a      	orrs	r2, r3
 800a6f4:	687b      	ldr	r3, [r7, #4]
 800a6f6:	699b      	ldr	r3, [r3, #24]
 800a6f8:	431a      	orrs	r2, r3
 800a6fa:	687b      	ldr	r3, [r7, #4]
 800a6fc:	681b      	ldr	r3, [r3, #0]
 800a6fe:	430a      	orrs	r2, r1
 800a700:	619a      	str	r2, [r3, #24]
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800a702:	687b      	ldr	r3, [r7, #4]
 800a704:	681b      	ldr	r3, [r3, #0]
 800a706:	22ff      	movs	r2, #255	; 0xff
 800a708:	625a      	str	r2, [r3, #36]	; 0x24

    if (status == HAL_OK)
 800a70a:	230f      	movs	r3, #15
 800a70c:	18fb      	adds	r3, r7, r3
 800a70e:	781b      	ldrb	r3, [r3, #0]
 800a710:	2b00      	cmp	r3, #0
 800a712:	d103      	bne.n	800a71c <HAL_RTC_Init+0x118>
    {
      hrtc->State = HAL_RTC_STATE_READY;
 800a714:	687b      	ldr	r3, [r7, #4]
 800a716:	2229      	movs	r2, #41	; 0x29
 800a718:	2101      	movs	r1, #1
 800a71a:	5499      	strb	r1, [r3, r2]
    }
  }

  return status;
 800a71c:	230f      	movs	r3, #15
 800a71e:	18fb      	adds	r3, r7, r3
 800a720:	781b      	ldrb	r3, [r3, #0]
}
 800a722:	0018      	movs	r0, r3
 800a724:	46bd      	mov	sp, r7
 800a726:	b004      	add	sp, #16
 800a728:	bdb0      	pop	{r4, r5, r7, pc}
 800a72a:	46c0      	nop			; (mov r8, r8)
 800a72c:	fb8fffbf 	.word	0xfb8fffbf

0800a730 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800a730:	b5b0      	push	{r4, r5, r7, lr}
 800a732:	b086      	sub	sp, #24
 800a734:	af00      	add	r7, sp, #0
 800a736:	60f8      	str	r0, [r7, #12]
 800a738:	60b9      	str	r1, [r7, #8]
 800a73a:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800a73c:	68fb      	ldr	r3, [r7, #12]
 800a73e:	2228      	movs	r2, #40	; 0x28
 800a740:	5c9b      	ldrb	r3, [r3, r2]
 800a742:	2b01      	cmp	r3, #1
 800a744:	d101      	bne.n	800a74a <HAL_RTC_SetTime+0x1a>
 800a746:	2302      	movs	r3, #2
 800a748:	e092      	b.n	800a870 <HAL_RTC_SetTime+0x140>
 800a74a:	68fb      	ldr	r3, [r7, #12]
 800a74c:	2228      	movs	r2, #40	; 0x28
 800a74e:	2101      	movs	r1, #1
 800a750:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800a752:	68fb      	ldr	r3, [r7, #12]
 800a754:	2229      	movs	r2, #41	; 0x29
 800a756:	2102      	movs	r1, #2
 800a758:	5499      	strb	r1, [r3, r2]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800a75a:	68fb      	ldr	r3, [r7, #12]
 800a75c:	681b      	ldr	r3, [r3, #0]
 800a75e:	22ca      	movs	r2, #202	; 0xca
 800a760:	625a      	str	r2, [r3, #36]	; 0x24
 800a762:	68fb      	ldr	r3, [r7, #12]
 800a764:	681b      	ldr	r3, [r3, #0]
 800a766:	2253      	movs	r2, #83	; 0x53
 800a768:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 800a76a:	2513      	movs	r5, #19
 800a76c:	197c      	adds	r4, r7, r5
 800a76e:	68fb      	ldr	r3, [r7, #12]
 800a770:	0018      	movs	r0, r3
 800a772:	f000 f93e 	bl	800a9f2 <RTC_EnterInitMode>
 800a776:	0003      	movs	r3, r0
 800a778:	7023      	strb	r3, [r4, #0]
  if(status == HAL_OK)
 800a77a:	197b      	adds	r3, r7, r5
 800a77c:	781b      	ldrb	r3, [r3, #0]
 800a77e:	2b00      	cmp	r3, #0
 800a780:	d162      	bne.n	800a848 <HAL_RTC_SetTime+0x118>
  {
    if(Format == RTC_FORMAT_BIN)
 800a782:	687b      	ldr	r3, [r7, #4]
 800a784:	2b00      	cmp	r3, #0
 800a786:	d125      	bne.n	800a7d4 <HAL_RTC_SetTime+0xa4>
    {
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800a788:	68fb      	ldr	r3, [r7, #12]
 800a78a:	681b      	ldr	r3, [r3, #0]
 800a78c:	699b      	ldr	r3, [r3, #24]
 800a78e:	2240      	movs	r2, #64	; 0x40
 800a790:	4013      	ands	r3, r2
 800a792:	d102      	bne.n	800a79a <HAL_RTC_SetTime+0x6a>
        assert_param(IS_RTC_HOUR12(sTime->Hours));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 800a794:	68bb      	ldr	r3, [r7, #8]
 800a796:	2200      	movs	r2, #0
 800a798:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(sTime->Hours));
      }
      assert_param(IS_RTC_MINUTES(sTime->Minutes));
      assert_param(IS_RTC_SECONDS(sTime->Seconds));

      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 800a79a:	68bb      	ldr	r3, [r7, #8]
 800a79c:	781b      	ldrb	r3, [r3, #0]
 800a79e:	0018      	movs	r0, r3
 800a7a0:	f000 f9b0 	bl	800ab04 <RTC_ByteToBcd2>
 800a7a4:	0003      	movs	r3, r0
 800a7a6:	041c      	lsls	r4, r3, #16
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800a7a8:	68bb      	ldr	r3, [r7, #8]
 800a7aa:	785b      	ldrb	r3, [r3, #1]
 800a7ac:	0018      	movs	r0, r3
 800a7ae:	f000 f9a9 	bl	800ab04 <RTC_ByteToBcd2>
 800a7b2:	0003      	movs	r3, r0
 800a7b4:	021b      	lsls	r3, r3, #8
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 800a7b6:	431c      	orrs	r4, r3
                          ((uint32_t)RTC_ByteToBcd2(sTime->Seconds) << RTC_TR_SU_Pos) | \
 800a7b8:	68bb      	ldr	r3, [r7, #8]
 800a7ba:	789b      	ldrb	r3, [r3, #2]
 800a7bc:	0018      	movs	r0, r3
 800a7be:	f000 f9a1 	bl	800ab04 <RTC_ByteToBcd2>
 800a7c2:	0003      	movs	r3, r0
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800a7c4:	0022      	movs	r2, r4
 800a7c6:	431a      	orrs	r2, r3
                          (((uint32_t)sTime->TimeFormat) << RTC_TR_PM_Pos));
 800a7c8:	68bb      	ldr	r3, [r7, #8]
 800a7ca:	78db      	ldrb	r3, [r3, #3]
 800a7cc:	059b      	lsls	r3, r3, #22
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 800a7ce:	4313      	orrs	r3, r2
 800a7d0:	617b      	str	r3, [r7, #20]
 800a7d2:	e017      	b.n	800a804 <HAL_RTC_SetTime+0xd4>
    }
    else
    {
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800a7d4:	68fb      	ldr	r3, [r7, #12]
 800a7d6:	681b      	ldr	r3, [r3, #0]
 800a7d8:	699b      	ldr	r3, [r3, #24]
 800a7da:	2240      	movs	r2, #64	; 0x40
 800a7dc:	4013      	ands	r3, r2
 800a7de:	d102      	bne.n	800a7e6 <HAL_RTC_SetTime+0xb6>
        assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 800a7e0:	68bb      	ldr	r3, [r7, #8]
 800a7e2:	2200      	movs	r2, #0
 800a7e4:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
      }
      assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
      assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 800a7e6:	68bb      	ldr	r3, [r7, #8]
 800a7e8:	781b      	ldrb	r3, [r3, #0]
 800a7ea:	041a      	lsls	r2, r3, #16
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800a7ec:	68bb      	ldr	r3, [r7, #8]
 800a7ee:	785b      	ldrb	r3, [r3, #1]
 800a7f0:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 800a7f2:	4313      	orrs	r3, r2
                ((uint32_t)(sTime->Seconds) << RTC_TR_SU_Pos) | \
 800a7f4:	68ba      	ldr	r2, [r7, #8]
 800a7f6:	7892      	ldrb	r2, [r2, #2]
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800a7f8:	431a      	orrs	r2, r3
                ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 800a7fa:	68bb      	ldr	r3, [r7, #8]
 800a7fc:	78db      	ldrb	r3, [r3, #3]
 800a7fe:	059b      	lsls	r3, r3, #22
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 800a800:	4313      	orrs	r3, r2
 800a802:	617b      	str	r3, [r7, #20]
    }

    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 800a804:	68fb      	ldr	r3, [r7, #12]
 800a806:	681b      	ldr	r3, [r3, #0]
 800a808:	697a      	ldr	r2, [r7, #20]
 800a80a:	491b      	ldr	r1, [pc, #108]	; (800a878 <HAL_RTC_SetTime+0x148>)
 800a80c:	400a      	ands	r2, r1
 800a80e:	601a      	str	r2, [r3, #0]

    /* Clear the bits to be configured */
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BKP);
 800a810:	68fb      	ldr	r3, [r7, #12]
 800a812:	681b      	ldr	r3, [r3, #0]
 800a814:	699a      	ldr	r2, [r3, #24]
 800a816:	68fb      	ldr	r3, [r7, #12]
 800a818:	681b      	ldr	r3, [r3, #0]
 800a81a:	4918      	ldr	r1, [pc, #96]	; (800a87c <HAL_RTC_SetTime+0x14c>)
 800a81c:	400a      	ands	r2, r1
 800a81e:	619a      	str	r2, [r3, #24]

    /* Configure the RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 800a820:	68fb      	ldr	r3, [r7, #12]
 800a822:	681b      	ldr	r3, [r3, #0]
 800a824:	6999      	ldr	r1, [r3, #24]
 800a826:	68bb      	ldr	r3, [r7, #8]
 800a828:	68da      	ldr	r2, [r3, #12]
 800a82a:	68bb      	ldr	r3, [r7, #8]
 800a82c:	691b      	ldr	r3, [r3, #16]
 800a82e:	431a      	orrs	r2, r3
 800a830:	68fb      	ldr	r3, [r7, #12]
 800a832:	681b      	ldr	r3, [r3, #0]
 800a834:	430a      	orrs	r2, r1
 800a836:	619a      	str	r2, [r3, #24]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 800a838:	2313      	movs	r3, #19
 800a83a:	18fc      	adds	r4, r7, r3
 800a83c:	68fb      	ldr	r3, [r7, #12]
 800a83e:	0018      	movs	r0, r3
 800a840:	f000 f91a 	bl	800aa78 <RTC_ExitInitMode>
 800a844:	0003      	movs	r3, r0
 800a846:	7023      	strb	r3, [r4, #0]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800a848:	68fb      	ldr	r3, [r7, #12]
 800a84a:	681b      	ldr	r3, [r3, #0]
 800a84c:	22ff      	movs	r2, #255	; 0xff
 800a84e:	625a      	str	r2, [r3, #36]	; 0x24
  
  if (status == HAL_OK)
 800a850:	2313      	movs	r3, #19
 800a852:	18fb      	adds	r3, r7, r3
 800a854:	781b      	ldrb	r3, [r3, #0]
 800a856:	2b00      	cmp	r3, #0
 800a858:	d103      	bne.n	800a862 <HAL_RTC_SetTime+0x132>
  {
   hrtc->State = HAL_RTC_STATE_READY;
 800a85a:	68fb      	ldr	r3, [r7, #12]
 800a85c:	2229      	movs	r2, #41	; 0x29
 800a85e:	2101      	movs	r1, #1
 800a860:	5499      	strb	r1, [r3, r2]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800a862:	68fb      	ldr	r3, [r7, #12]
 800a864:	2228      	movs	r2, #40	; 0x28
 800a866:	2100      	movs	r1, #0
 800a868:	5499      	strb	r1, [r3, r2]

  return status;
 800a86a:	2313      	movs	r3, #19
 800a86c:	18fb      	adds	r3, r7, r3
 800a86e:	781b      	ldrb	r3, [r3, #0]
}
 800a870:	0018      	movs	r0, r3
 800a872:	46bd      	mov	sp, r7
 800a874:	b006      	add	sp, #24
 800a876:	bdb0      	pop	{r4, r5, r7, pc}
 800a878:	007f7f7f 	.word	0x007f7f7f
 800a87c:	fffbffff 	.word	0xfffbffff

0800a880 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800a880:	b5b0      	push	{r4, r5, r7, lr}
 800a882:	b086      	sub	sp, #24
 800a884:	af00      	add	r7, sp, #0
 800a886:	60f8      	str	r0, [r7, #12]
 800a888:	60b9      	str	r1, [r7, #8]
 800a88a:	607a      	str	r2, [r7, #4]

 /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

 /* Process Locked */
 __HAL_LOCK(hrtc);
 800a88c:	68fb      	ldr	r3, [r7, #12]
 800a88e:	2228      	movs	r2, #40	; 0x28
 800a890:	5c9b      	ldrb	r3, [r3, r2]
 800a892:	2b01      	cmp	r3, #1
 800a894:	d101      	bne.n	800a89a <HAL_RTC_SetDate+0x1a>
 800a896:	2302      	movs	r3, #2
 800a898:	e07e      	b.n	800a998 <HAL_RTC_SetDate+0x118>
 800a89a:	68fb      	ldr	r3, [r7, #12]
 800a89c:	2228      	movs	r2, #40	; 0x28
 800a89e:	2101      	movs	r1, #1
 800a8a0:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800a8a2:	68fb      	ldr	r3, [r7, #12]
 800a8a4:	2229      	movs	r2, #41	; 0x29
 800a8a6:	2102      	movs	r1, #2
 800a8a8:	5499      	strb	r1, [r3, r2]

  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 800a8aa:	687b      	ldr	r3, [r7, #4]
 800a8ac:	2b00      	cmp	r3, #0
 800a8ae:	d10e      	bne.n	800a8ce <HAL_RTC_SetDate+0x4e>
 800a8b0:	68bb      	ldr	r3, [r7, #8]
 800a8b2:	785b      	ldrb	r3, [r3, #1]
 800a8b4:	001a      	movs	r2, r3
 800a8b6:	2310      	movs	r3, #16
 800a8b8:	4013      	ands	r3, r2
 800a8ba:	d008      	beq.n	800a8ce <HAL_RTC_SetDate+0x4e>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 800a8bc:	68bb      	ldr	r3, [r7, #8]
 800a8be:	785b      	ldrb	r3, [r3, #1]
 800a8c0:	2210      	movs	r2, #16
 800a8c2:	4393      	bics	r3, r2
 800a8c4:	b2db      	uxtb	r3, r3
 800a8c6:	330a      	adds	r3, #10
 800a8c8:	b2da      	uxtb	r2, r3
 800a8ca:	68bb      	ldr	r3, [r7, #8]
 800a8cc:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if(Format == RTC_FORMAT_BIN)
 800a8ce:	687b      	ldr	r3, [r7, #4]
 800a8d0:	2b00      	cmp	r3, #0
 800a8d2:	d11c      	bne.n	800a90e <HAL_RTC_SetDate+0x8e>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800a8d4:	68bb      	ldr	r3, [r7, #8]
 800a8d6:	78db      	ldrb	r3, [r3, #3]
 800a8d8:	0018      	movs	r0, r3
 800a8da:	f000 f913 	bl	800ab04 <RTC_ByteToBcd2>
 800a8de:	0003      	movs	r3, r0
 800a8e0:	041c      	lsls	r4, r3, #16
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 800a8e2:	68bb      	ldr	r3, [r7, #8]
 800a8e4:	785b      	ldrb	r3, [r3, #1]
 800a8e6:	0018      	movs	r0, r3
 800a8e8:	f000 f90c 	bl	800ab04 <RTC_ByteToBcd2>
 800a8ec:	0003      	movs	r3, r0
 800a8ee:	021b      	lsls	r3, r3, #8
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800a8f0:	431c      	orrs	r4, r3
                 ((uint32_t)RTC_ByteToBcd2(sDate->Date)  << RTC_DR_DU_Pos) | \
 800a8f2:	68bb      	ldr	r3, [r7, #8]
 800a8f4:	789b      	ldrb	r3, [r3, #2]
 800a8f6:	0018      	movs	r0, r3
 800a8f8:	f000 f904 	bl	800ab04 <RTC_ByteToBcd2>
 800a8fc:	0003      	movs	r3, r0
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 800a8fe:	0022      	movs	r2, r4
 800a900:	431a      	orrs	r2, r3
                 ((uint32_t)sDate->WeekDay << RTC_DR_WDU_Pos));
 800a902:	68bb      	ldr	r3, [r7, #8]
 800a904:	781b      	ldrb	r3, [r3, #0]
 800a906:	035b      	lsls	r3, r3, #13
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800a908:	4313      	orrs	r3, r2
 800a90a:	617b      	str	r3, [r7, #20]
 800a90c:	e00e      	b.n	800a92c <HAL_RTC_SetDate+0xac>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 800a90e:	68bb      	ldr	r3, [r7, #8]
 800a910:	78db      	ldrb	r3, [r3, #3]
 800a912:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 800a914:	68bb      	ldr	r3, [r7, #8]
 800a916:	785b      	ldrb	r3, [r3, #1]
 800a918:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 800a91a:	4313      	orrs	r3, r2
                  (((uint32_t)sDate->Date) << RTC_DR_DU_Pos)| \
 800a91c:	68ba      	ldr	r2, [r7, #8]
 800a91e:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 800a920:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 800a922:	68bb      	ldr	r3, [r7, #8]
 800a924:	781b      	ldrb	r3, [r3, #0]
 800a926:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 800a928:	4313      	orrs	r3, r2
 800a92a:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800a92c:	68fb      	ldr	r3, [r7, #12]
 800a92e:	681b      	ldr	r3, [r3, #0]
 800a930:	22ca      	movs	r2, #202	; 0xca
 800a932:	625a      	str	r2, [r3, #36]	; 0x24
 800a934:	68fb      	ldr	r3, [r7, #12]
 800a936:	681b      	ldr	r3, [r3, #0]
 800a938:	2253      	movs	r2, #83	; 0x53
 800a93a:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 800a93c:	2513      	movs	r5, #19
 800a93e:	197c      	adds	r4, r7, r5
 800a940:	68fb      	ldr	r3, [r7, #12]
 800a942:	0018      	movs	r0, r3
 800a944:	f000 f855 	bl	800a9f2 <RTC_EnterInitMode>
 800a948:	0003      	movs	r3, r0
 800a94a:	7023      	strb	r3, [r4, #0]
  if(status == HAL_OK)
 800a94c:	197b      	adds	r3, r7, r5
 800a94e:	781b      	ldrb	r3, [r3, #0]
 800a950:	2b00      	cmp	r3, #0
 800a952:	d10d      	bne.n	800a970 <HAL_RTC_SetDate+0xf0>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 800a954:	68fb      	ldr	r3, [r7, #12]
 800a956:	681b      	ldr	r3, [r3, #0]
 800a958:	697a      	ldr	r2, [r7, #20]
 800a95a:	4911      	ldr	r1, [pc, #68]	; (800a9a0 <HAL_RTC_SetDate+0x120>)
 800a95c:	400a      	ands	r2, r1
 800a95e:	605a      	str	r2, [r3, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 800a960:	2313      	movs	r3, #19
 800a962:	18fc      	adds	r4, r7, r3
 800a964:	68fb      	ldr	r3, [r7, #12]
 800a966:	0018      	movs	r0, r3
 800a968:	f000 f886 	bl	800aa78 <RTC_ExitInitMode>
 800a96c:	0003      	movs	r3, r0
 800a96e:	7023      	strb	r3, [r4, #0]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800a970:	68fb      	ldr	r3, [r7, #12]
 800a972:	681b      	ldr	r3, [r3, #0]
 800a974:	22ff      	movs	r2, #255	; 0xff
 800a976:	625a      	str	r2, [r3, #36]	; 0x24

  if (status == HAL_OK)
 800a978:	2313      	movs	r3, #19
 800a97a:	18fb      	adds	r3, r7, r3
 800a97c:	781b      	ldrb	r3, [r3, #0]
 800a97e:	2b00      	cmp	r3, #0
 800a980:	d103      	bne.n	800a98a <HAL_RTC_SetDate+0x10a>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800a982:	68fb      	ldr	r3, [r7, #12]
 800a984:	2229      	movs	r2, #41	; 0x29
 800a986:	2101      	movs	r1, #1
 800a988:	5499      	strb	r1, [r3, r2]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800a98a:	68fb      	ldr	r3, [r7, #12]
 800a98c:	2228      	movs	r2, #40	; 0x28
 800a98e:	2100      	movs	r1, #0
 800a990:	5499      	strb	r1, [r3, r2]

  return status;
 800a992:	2313      	movs	r3, #19
 800a994:	18fb      	adds	r3, r7, r3
 800a996:	781b      	ldrb	r3, [r3, #0]
}
 800a998:	0018      	movs	r0, r3
 800a99a:	46bd      	mov	sp, r7
 800a99c:	b006      	add	sp, #24
 800a99e:	bdb0      	pop	{r4, r5, r7, pc}
 800a9a0:	00ffff3f 	.word	0x00ffff3f

0800a9a4 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 800a9a4:	b580      	push	{r7, lr}
 800a9a6:	b084      	sub	sp, #16
 800a9a8:	af00      	add	r7, sp, #0
 800a9aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Clear RSF flag */
  hrtc->Instance->ICSR &= (uint32_t)RTC_RSF_MASK;
 800a9ac:	687b      	ldr	r3, [r7, #4]
 800a9ae:	681b      	ldr	r3, [r3, #0]
 800a9b0:	68da      	ldr	r2, [r3, #12]
 800a9b2:	687b      	ldr	r3, [r7, #4]
 800a9b4:	681b      	ldr	r3, [r3, #0]
 800a9b6:	21a0      	movs	r1, #160	; 0xa0
 800a9b8:	438a      	bics	r2, r1
 800a9ba:	60da      	str	r2, [r3, #12]

  tickstart = HAL_GetTick();
 800a9bc:	f7fd f832 	bl	8007a24 <HAL_GetTick>
 800a9c0:	0003      	movs	r3, r0
 800a9c2:	60fb      	str	r3, [r7, #12]

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
 800a9c4:	e00a      	b.n	800a9dc <HAL_RTC_WaitForSynchro+0x38>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 800a9c6:	f7fd f82d 	bl	8007a24 <HAL_GetTick>
 800a9ca:	0002      	movs	r2, r0
 800a9cc:	68fb      	ldr	r3, [r7, #12]
 800a9ce:	1ad2      	subs	r2, r2, r3
 800a9d0:	23fa      	movs	r3, #250	; 0xfa
 800a9d2:	009b      	lsls	r3, r3, #2
 800a9d4:	429a      	cmp	r2, r3
 800a9d6:	d901      	bls.n	800a9dc <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 800a9d8:	2303      	movs	r3, #3
 800a9da:	e006      	b.n	800a9ea <HAL_RTC_WaitForSynchro+0x46>
  while((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
 800a9dc:	687b      	ldr	r3, [r7, #4]
 800a9de:	681b      	ldr	r3, [r3, #0]
 800a9e0:	68db      	ldr	r3, [r3, #12]
 800a9e2:	2220      	movs	r2, #32
 800a9e4:	4013      	ands	r3, r2
 800a9e6:	d0ee      	beq.n	800a9c6 <HAL_RTC_WaitForSynchro+0x22>
    }
  }

  return HAL_OK;
 800a9e8:	2300      	movs	r3, #0
}
 800a9ea:	0018      	movs	r0, r3
 800a9ec:	46bd      	mov	sp, r7
 800a9ee:	b004      	add	sp, #16
 800a9f0:	bd80      	pop	{r7, pc}

0800a9f2 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 800a9f2:	b580      	push	{r7, lr}
 800a9f4:	b084      	sub	sp, #16
 800a9f6:	af00      	add	r7, sp, #0
 800a9f8:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;  
 800a9fa:	230f      	movs	r3, #15
 800a9fc:	18fb      	adds	r3, r7, r3
 800a9fe:	2200      	movs	r2, #0
 800aa00:	701a      	strb	r2, [r3, #0]

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U)
 800aa02:	687b      	ldr	r3, [r7, #4]
 800aa04:	681b      	ldr	r3, [r3, #0]
 800aa06:	68db      	ldr	r3, [r3, #12]
 800aa08:	2240      	movs	r2, #64	; 0x40
 800aa0a:	4013      	ands	r3, r2
 800aa0c:	d12d      	bne.n	800aa6a <RTC_EnterInitMode+0x78>
  {
    /* Set the Initialization mode */
    SET_BIT(hrtc->Instance->ICSR, RTC_ICSR_INIT);
 800aa0e:	687b      	ldr	r3, [r7, #4]
 800aa10:	681b      	ldr	r3, [r3, #0]
 800aa12:	68da      	ldr	r2, [r3, #12]
 800aa14:	687b      	ldr	r3, [r7, #4]
 800aa16:	681b      	ldr	r3, [r3, #0]
 800aa18:	2180      	movs	r1, #128	; 0x80
 800aa1a:	430a      	orrs	r2, r1
 800aa1c:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 800aa1e:	f7fd f801 	bl	8007a24 <HAL_GetTick>
 800aa22:	0003      	movs	r3, r0
 800aa24:	60bb      	str	r3, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while(((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 800aa26:	e015      	b.n	800aa54 <RTC_EnterInitMode+0x62>
    {
      if((HAL_GetTick()  - tickstart ) > RTC_TIMEOUT_VALUE)
 800aa28:	f7fc fffc 	bl	8007a24 <HAL_GetTick>
 800aa2c:	0002      	movs	r2, r0
 800aa2e:	68bb      	ldr	r3, [r7, #8]
 800aa30:	1ad2      	subs	r2, r2, r3
 800aa32:	210f      	movs	r1, #15
 800aa34:	187b      	adds	r3, r7, r1
 800aa36:	1879      	adds	r1, r7, r1
 800aa38:	7809      	ldrb	r1, [r1, #0]
 800aa3a:	7019      	strb	r1, [r3, #0]
 800aa3c:	23fa      	movs	r3, #250	; 0xfa
 800aa3e:	009b      	lsls	r3, r3, #2
 800aa40:	429a      	cmp	r2, r3
 800aa42:	d907      	bls.n	800aa54 <RTC_EnterInitMode+0x62>
      {
        status = HAL_TIMEOUT;
 800aa44:	230f      	movs	r3, #15
 800aa46:	18fb      	adds	r3, r7, r3
 800aa48:	2203      	movs	r2, #3
 800aa4a:	701a      	strb	r2, [r3, #0]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800aa4c:	687b      	ldr	r3, [r7, #4]
 800aa4e:	2229      	movs	r2, #41	; 0x29
 800aa50:	2103      	movs	r1, #3
 800aa52:	5499      	strb	r1, [r3, r2]
    while(((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 800aa54:	687b      	ldr	r3, [r7, #4]
 800aa56:	681b      	ldr	r3, [r3, #0]
 800aa58:	68db      	ldr	r3, [r3, #12]
 800aa5a:	2240      	movs	r2, #64	; 0x40
 800aa5c:	4013      	ands	r3, r2
 800aa5e:	d104      	bne.n	800aa6a <RTC_EnterInitMode+0x78>
 800aa60:	230f      	movs	r3, #15
 800aa62:	18fb      	adds	r3, r7, r3
 800aa64:	781b      	ldrb	r3, [r3, #0]
 800aa66:	2b03      	cmp	r3, #3
 800aa68:	d1de      	bne.n	800aa28 <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 800aa6a:	230f      	movs	r3, #15
 800aa6c:	18fb      	adds	r3, r7, r3
 800aa6e:	781b      	ldrb	r3, [r3, #0]
}
 800aa70:	0018      	movs	r0, r3
 800aa72:	46bd      	mov	sp, r7
 800aa74:	b004      	add	sp, #16
 800aa76:	bd80      	pop	{r7, pc}

0800aa78 <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 800aa78:	b580      	push	{r7, lr}
 800aa7a:	b084      	sub	sp, #16
 800aa7c:	af00      	add	r7, sp, #0
 800aa7e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800aa80:	230f      	movs	r3, #15
 800aa82:	18fb      	adds	r3, r7, r3
 800aa84:	2200      	movs	r2, #0
 800aa86:	701a      	strb	r2, [r3, #0]

  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
 800aa88:	4b1d      	ldr	r3, [pc, #116]	; (800ab00 <RTC_ExitInitMode+0x88>)
 800aa8a:	68da      	ldr	r2, [r3, #12]
 800aa8c:	4b1c      	ldr	r3, [pc, #112]	; (800ab00 <RTC_ExitInitMode+0x88>)
 800aa8e:	2180      	movs	r1, #128	; 0x80
 800aa90:	438a      	bics	r2, r1
 800aa92:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 800aa94:	4b1a      	ldr	r3, [pc, #104]	; (800ab00 <RTC_ExitInitMode+0x88>)
 800aa96:	699b      	ldr	r3, [r3, #24]
 800aa98:	2220      	movs	r2, #32
 800aa9a:	4013      	ands	r3, r2
 800aa9c:	d10e      	bne.n	800aabc <RTC_ExitInitMode+0x44>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800aa9e:	687b      	ldr	r3, [r7, #4]
 800aaa0:	0018      	movs	r0, r3
 800aaa2:	f7ff ff7f 	bl	800a9a4 <HAL_RTC_WaitForSynchro>
 800aaa6:	1e03      	subs	r3, r0, #0
 800aaa8:	d022      	beq.n	800aaf0 <RTC_ExitInitMode+0x78>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800aaaa:	687b      	ldr	r3, [r7, #4]
 800aaac:	2229      	movs	r2, #41	; 0x29
 800aaae:	2103      	movs	r1, #3
 800aab0:	5499      	strb	r1, [r3, r2]
      status = HAL_TIMEOUT;
 800aab2:	230f      	movs	r3, #15
 800aab4:	18fb      	adds	r3, r7, r3
 800aab6:	2203      	movs	r2, #3
 800aab8:	701a      	strb	r2, [r3, #0]
 800aaba:	e019      	b.n	800aaf0 <RTC_ExitInitMode+0x78>
  }
  else /* WA 2.7.1 Calendar initialization may fail in case of consecutive INIT mode entry.
          Please look at STM32G0 Errata sheet on the internet for details. */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 800aabc:	4b10      	ldr	r3, [pc, #64]	; (800ab00 <RTC_ExitInitMode+0x88>)
 800aabe:	699a      	ldr	r2, [r3, #24]
 800aac0:	4b0f      	ldr	r3, [pc, #60]	; (800ab00 <RTC_ExitInitMode+0x88>)
 800aac2:	2120      	movs	r1, #32
 800aac4:	438a      	bics	r2, r1
 800aac6:	619a      	str	r2, [r3, #24]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800aac8:	687b      	ldr	r3, [r7, #4]
 800aaca:	0018      	movs	r0, r3
 800aacc:	f7ff ff6a 	bl	800a9a4 <HAL_RTC_WaitForSynchro>
 800aad0:	1e03      	subs	r3, r0, #0
 800aad2:	d007      	beq.n	800aae4 <RTC_ExitInitMode+0x6c>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800aad4:	687b      	ldr	r3, [r7, #4]
 800aad6:	2229      	movs	r2, #41	; 0x29
 800aad8:	2103      	movs	r1, #3
 800aada:	5499      	strb	r1, [r3, r2]
      status = HAL_TIMEOUT;
 800aadc:	230f      	movs	r3, #15
 800aade:	18fb      	adds	r3, r7, r3
 800aae0:	2203      	movs	r2, #3
 800aae2:	701a      	strb	r2, [r3, #0]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 800aae4:	4b06      	ldr	r3, [pc, #24]	; (800ab00 <RTC_ExitInitMode+0x88>)
 800aae6:	699a      	ldr	r2, [r3, #24]
 800aae8:	4b05      	ldr	r3, [pc, #20]	; (800ab00 <RTC_ExitInitMode+0x88>)
 800aaea:	2120      	movs	r1, #32
 800aaec:	430a      	orrs	r2, r1
 800aaee:	619a      	str	r2, [r3, #24]
  }

  return status;
 800aaf0:	230f      	movs	r3, #15
 800aaf2:	18fb      	adds	r3, r7, r3
 800aaf4:	781b      	ldrb	r3, [r3, #0]
}
 800aaf6:	0018      	movs	r0, r3
 800aaf8:	46bd      	mov	sp, r7
 800aafa:	b004      	add	sp, #16
 800aafc:	bd80      	pop	{r7, pc}
 800aafe:	46c0      	nop			; (mov r8, r8)
 800ab00:	40002800 	.word	0x40002800

0800ab04 <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 800ab04:	b580      	push	{r7, lr}
 800ab06:	b084      	sub	sp, #16
 800ab08:	af00      	add	r7, sp, #0
 800ab0a:	0002      	movs	r2, r0
 800ab0c:	1dfb      	adds	r3, r7, #7
 800ab0e:	701a      	strb	r2, [r3, #0]
  uint32_t bcdhigh = 0U;
 800ab10:	2300      	movs	r3, #0
 800ab12:	60fb      	str	r3, [r7, #12]
  uint8_t Param = Value;
 800ab14:	230b      	movs	r3, #11
 800ab16:	18fb      	adds	r3, r7, r3
 800ab18:	1dfa      	adds	r2, r7, #7
 800ab1a:	7812      	ldrb	r2, [r2, #0]
 800ab1c:	701a      	strb	r2, [r3, #0]

  while(Param >= 10U)
 800ab1e:	e008      	b.n	800ab32 <RTC_ByteToBcd2+0x2e>
  {
    bcdhigh++;
 800ab20:	68fb      	ldr	r3, [r7, #12]
 800ab22:	3301      	adds	r3, #1
 800ab24:	60fb      	str	r3, [r7, #12]
    Param -= 10U;
 800ab26:	220b      	movs	r2, #11
 800ab28:	18bb      	adds	r3, r7, r2
 800ab2a:	18ba      	adds	r2, r7, r2
 800ab2c:	7812      	ldrb	r2, [r2, #0]
 800ab2e:	3a0a      	subs	r2, #10
 800ab30:	701a      	strb	r2, [r3, #0]
  while(Param >= 10U)
 800ab32:	230b      	movs	r3, #11
 800ab34:	18fb      	adds	r3, r7, r3
 800ab36:	781b      	ldrb	r3, [r3, #0]
 800ab38:	2b09      	cmp	r3, #9
 800ab3a:	d8f1      	bhi.n	800ab20 <RTC_ByteToBcd2+0x1c>
  }

  return  ((uint8_t)(bcdhigh << 4U) | Param);
 800ab3c:	68fb      	ldr	r3, [r7, #12]
 800ab3e:	b2db      	uxtb	r3, r3
 800ab40:	011b      	lsls	r3, r3, #4
 800ab42:	b2da      	uxtb	r2, r3
 800ab44:	230b      	movs	r3, #11
 800ab46:	18fb      	adds	r3, r7, r3
 800ab48:	781b      	ldrb	r3, [r3, #0]
 800ab4a:	4313      	orrs	r3, r2
 800ab4c:	b2db      	uxtb	r3, r3
}
 800ab4e:	0018      	movs	r0, r3
 800ab50:	46bd      	mov	sp, r7
 800ab52:	b004      	add	sp, #16
 800ab54:	bd80      	pop	{r7, pc}
	...

0800ab58 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800ab58:	b580      	push	{r7, lr}
 800ab5a:	b084      	sub	sp, #16
 800ab5c:	af00      	add	r7, sp, #0
 800ab5e:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800ab60:	687b      	ldr	r3, [r7, #4]
 800ab62:	2b00      	cmp	r3, #0
 800ab64:	d101      	bne.n	800ab6a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800ab66:	2301      	movs	r3, #1
 800ab68:	e08a      	b.n	800ac80 <HAL_SPI_Init+0x128>
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800ab6a:	687b      	ldr	r3, [r7, #4]
 800ab6c:	2200      	movs	r2, #0
 800ab6e:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800ab70:	687b      	ldr	r3, [r7, #4]
 800ab72:	225d      	movs	r2, #93	; 0x5d
 800ab74:	5c9b      	ldrb	r3, [r3, r2]
 800ab76:	b2db      	uxtb	r3, r3
 800ab78:	2b00      	cmp	r3, #0
 800ab7a:	d107      	bne.n	800ab8c <HAL_SPI_Init+0x34>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800ab7c:	687b      	ldr	r3, [r7, #4]
 800ab7e:	225c      	movs	r2, #92	; 0x5c
 800ab80:	2100      	movs	r1, #0
 800ab82:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800ab84:	687b      	ldr	r3, [r7, #4]
 800ab86:	0018      	movs	r0, r3
 800ab88:	f7f9 f81a 	bl	8003bc0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800ab8c:	687b      	ldr	r3, [r7, #4]
 800ab8e:	225d      	movs	r2, #93	; 0x5d
 800ab90:	2102      	movs	r1, #2
 800ab92:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800ab94:	687b      	ldr	r3, [r7, #4]
 800ab96:	681b      	ldr	r3, [r3, #0]
 800ab98:	681a      	ldr	r2, [r3, #0]
 800ab9a:	687b      	ldr	r3, [r7, #4]
 800ab9c:	681b      	ldr	r3, [r3, #0]
 800ab9e:	2140      	movs	r1, #64	; 0x40
 800aba0:	438a      	bics	r2, r1
 800aba2:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800aba4:	687b      	ldr	r3, [r7, #4]
 800aba6:	68da      	ldr	r2, [r3, #12]
 800aba8:	23e0      	movs	r3, #224	; 0xe0
 800abaa:	00db      	lsls	r3, r3, #3
 800abac:	429a      	cmp	r2, r3
 800abae:	d902      	bls.n	800abb6 <HAL_SPI_Init+0x5e>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800abb0:	2300      	movs	r3, #0
 800abb2:	60fb      	str	r3, [r7, #12]
 800abb4:	e002      	b.n	800abbc <HAL_SPI_Init+0x64>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800abb6:	2380      	movs	r3, #128	; 0x80
 800abb8:	015b      	lsls	r3, r3, #5
 800abba:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800abbc:	687b      	ldr	r3, [r7, #4]
 800abbe:	68da      	ldr	r2, [r3, #12]
 800abc0:	23f0      	movs	r3, #240	; 0xf0
 800abc2:	011b      	lsls	r3, r3, #4
 800abc4:	429a      	cmp	r2, r3
 800abc6:	d008      	beq.n	800abda <HAL_SPI_Init+0x82>
 800abc8:	687b      	ldr	r3, [r7, #4]
 800abca:	68da      	ldr	r2, [r3, #12]
 800abcc:	23e0      	movs	r3, #224	; 0xe0
 800abce:	00db      	lsls	r3, r3, #3
 800abd0:	429a      	cmp	r2, r3
 800abd2:	d002      	beq.n	800abda <HAL_SPI_Init+0x82>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800abd4:	687b      	ldr	r3, [r7, #4]
 800abd6:	2200      	movs	r2, #0
 800abd8:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Align the CRC Length on the data size */
  if (hspi->Init.CRCLength == SPI_CRC_LENGTH_DATASIZE)
 800abda:	687b      	ldr	r3, [r7, #4]
 800abdc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800abde:	2b00      	cmp	r3, #0
 800abe0:	d10c      	bne.n	800abfc <HAL_SPI_Init+0xa4>
  {
    /* CRC Length aligned on the data size : value set by default */
    if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800abe2:	687b      	ldr	r3, [r7, #4]
 800abe4:	68da      	ldr	r2, [r3, #12]
 800abe6:	23e0      	movs	r3, #224	; 0xe0
 800abe8:	00db      	lsls	r3, r3, #3
 800abea:	429a      	cmp	r2, r3
 800abec:	d903      	bls.n	800abf6 <HAL_SPI_Init+0x9e>
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_16BIT;
 800abee:	687b      	ldr	r3, [r7, #4]
 800abf0:	2202      	movs	r2, #2
 800abf2:	631a      	str	r2, [r3, #48]	; 0x30
 800abf4:	e002      	b.n	800abfc <HAL_SPI_Init+0xa4>
    }
    else
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_8BIT;
 800abf6:	687b      	ldr	r3, [r7, #4]
 800abf8:	2201      	movs	r2, #1
 800abfa:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction |
 800abfc:	687b      	ldr	r3, [r7, #4]
 800abfe:	685a      	ldr	r2, [r3, #4]
 800ac00:	687b      	ldr	r3, [r7, #4]
 800ac02:	689b      	ldr	r3, [r3, #8]
 800ac04:	431a      	orrs	r2, r3
 800ac06:	687b      	ldr	r3, [r7, #4]
 800ac08:	691b      	ldr	r3, [r3, #16]
 800ac0a:	431a      	orrs	r2, r3
 800ac0c:	687b      	ldr	r3, [r7, #4]
 800ac0e:	695b      	ldr	r3, [r3, #20]
 800ac10:	431a      	orrs	r2, r3
 800ac12:	687b      	ldr	r3, [r7, #4]
 800ac14:	6999      	ldr	r1, [r3, #24]
 800ac16:	2380      	movs	r3, #128	; 0x80
 800ac18:	009b      	lsls	r3, r3, #2
 800ac1a:	400b      	ands	r3, r1
 800ac1c:	431a      	orrs	r2, r3
 800ac1e:	687b      	ldr	r3, [r7, #4]
 800ac20:	69db      	ldr	r3, [r3, #28]
 800ac22:	431a      	orrs	r2, r3
 800ac24:	687b      	ldr	r3, [r7, #4]
 800ac26:	6a1b      	ldr	r3, [r3, #32]
 800ac28:	431a      	orrs	r2, r3
 800ac2a:	0011      	movs	r1, r2
 800ac2c:	687b      	ldr	r3, [r7, #4]
 800ac2e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800ac30:	687b      	ldr	r3, [r7, #4]
 800ac32:	681b      	ldr	r3, [r3, #0]
 800ac34:	430a      	orrs	r2, r1
 800ac36:	601a      	str	r2, [r3, #0]
    hspi->Instance->CR1 |= SPI_CR1_CRCL;
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode |
 800ac38:	687b      	ldr	r3, [r7, #4]
 800ac3a:	699b      	ldr	r3, [r3, #24]
 800ac3c:	0c1b      	lsrs	r3, r3, #16
 800ac3e:	2204      	movs	r2, #4
 800ac40:	401a      	ands	r2, r3
 800ac42:	687b      	ldr	r3, [r7, #4]
 800ac44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ac46:	431a      	orrs	r2, r3
 800ac48:	687b      	ldr	r3, [r7, #4]
 800ac4a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ac4c:	431a      	orrs	r2, r3
 800ac4e:	687b      	ldr	r3, [r7, #4]
 800ac50:	68db      	ldr	r3, [r3, #12]
 800ac52:	431a      	orrs	r2, r3
 800ac54:	0011      	movs	r1, r2
 800ac56:	687b      	ldr	r3, [r7, #4]
 800ac58:	681b      	ldr	r3, [r3, #0]
 800ac5a:	68fa      	ldr	r2, [r7, #12]
 800ac5c:	430a      	orrs	r2, r1
 800ac5e:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800ac60:	687b      	ldr	r3, [r7, #4]
 800ac62:	681b      	ldr	r3, [r3, #0]
 800ac64:	69da      	ldr	r2, [r3, #28]
 800ac66:	687b      	ldr	r3, [r7, #4]
 800ac68:	681b      	ldr	r3, [r3, #0]
 800ac6a:	4907      	ldr	r1, [pc, #28]	; (800ac88 <HAL_SPI_Init+0x130>)
 800ac6c:	400a      	ands	r2, r1
 800ac6e:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800ac70:	687b      	ldr	r3, [r7, #4]
 800ac72:	2200      	movs	r2, #0
 800ac74:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800ac76:	687b      	ldr	r3, [r7, #4]
 800ac78:	225d      	movs	r2, #93	; 0x5d
 800ac7a:	2101      	movs	r1, #1
 800ac7c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800ac7e:	2300      	movs	r3, #0
}
 800ac80:	0018      	movs	r0, r3
 800ac82:	46bd      	mov	sp, r7
 800ac84:	b004      	add	sp, #16
 800ac86:	bd80      	pop	{r7, pc}
 800ac88:	fffff7ff 	.word	0xfffff7ff

0800ac8c <HAL_SPI_Transmit_DMA>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_DMA(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 800ac8c:	b580      	push	{r7, lr}
 800ac8e:	b086      	sub	sp, #24
 800ac90:	af00      	add	r7, sp, #0
 800ac92:	60f8      	str	r0, [r7, #12]
 800ac94:	60b9      	str	r1, [r7, #8]
 800ac96:	1dbb      	adds	r3, r7, #6
 800ac98:	801a      	strh	r2, [r3, #0]
  HAL_StatusTypeDef errorcode = HAL_OK;
 800ac9a:	2317      	movs	r3, #23
 800ac9c:	18fb      	adds	r3, r7, r3
 800ac9e:	2200      	movs	r2, #0
 800aca0:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800aca2:	68fb      	ldr	r3, [r7, #12]
 800aca4:	225c      	movs	r2, #92	; 0x5c
 800aca6:	5c9b      	ldrb	r3, [r3, r2]
 800aca8:	2b01      	cmp	r3, #1
 800acaa:	d101      	bne.n	800acb0 <HAL_SPI_Transmit_DMA+0x24>
 800acac:	2302      	movs	r3, #2
 800acae:	e0df      	b.n	800ae70 <HAL_SPI_Transmit_DMA+0x1e4>
 800acb0:	68fb      	ldr	r3, [r7, #12]
 800acb2:	225c      	movs	r2, #92	; 0x5c
 800acb4:	2101      	movs	r1, #1
 800acb6:	5499      	strb	r1, [r3, r2]

  if (hspi->State != HAL_SPI_STATE_READY)
 800acb8:	68fb      	ldr	r3, [r7, #12]
 800acba:	225d      	movs	r2, #93	; 0x5d
 800acbc:	5c9b      	ldrb	r3, [r3, r2]
 800acbe:	b2db      	uxtb	r3, r3
 800acc0:	2b01      	cmp	r3, #1
 800acc2:	d004      	beq.n	800acce <HAL_SPI_Transmit_DMA+0x42>
  {
    errorcode = HAL_BUSY;
 800acc4:	2317      	movs	r3, #23
 800acc6:	18fb      	adds	r3, r7, r3
 800acc8:	2202      	movs	r2, #2
 800acca:	701a      	strb	r2, [r3, #0]
    goto error;
 800accc:	e0c9      	b.n	800ae62 <HAL_SPI_Transmit_DMA+0x1d6>
  }

  if ((pData == NULL) || (Size == 0U))
 800acce:	68bb      	ldr	r3, [r7, #8]
 800acd0:	2b00      	cmp	r3, #0
 800acd2:	d003      	beq.n	800acdc <HAL_SPI_Transmit_DMA+0x50>
 800acd4:	1dbb      	adds	r3, r7, #6
 800acd6:	881b      	ldrh	r3, [r3, #0]
 800acd8:	2b00      	cmp	r3, #0
 800acda:	d104      	bne.n	800ace6 <HAL_SPI_Transmit_DMA+0x5a>
  {
    errorcode = HAL_ERROR;
 800acdc:	2317      	movs	r3, #23
 800acde:	18fb      	adds	r3, r7, r3
 800ace0:	2201      	movs	r2, #1
 800ace2:	701a      	strb	r2, [r3, #0]
    goto error;
 800ace4:	e0bd      	b.n	800ae62 <HAL_SPI_Transmit_DMA+0x1d6>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800ace6:	68fb      	ldr	r3, [r7, #12]
 800ace8:	225d      	movs	r2, #93	; 0x5d
 800acea:	2103      	movs	r1, #3
 800acec:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800acee:	68fb      	ldr	r3, [r7, #12]
 800acf0:	2200      	movs	r2, #0
 800acf2:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800acf4:	68fb      	ldr	r3, [r7, #12]
 800acf6:	68ba      	ldr	r2, [r7, #8]
 800acf8:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 800acfa:	68fb      	ldr	r3, [r7, #12]
 800acfc:	1dba      	adds	r2, r7, #6
 800acfe:	8812      	ldrh	r2, [r2, #0]
 800ad00:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 800ad02:	68fb      	ldr	r3, [r7, #12]
 800ad04:	1dba      	adds	r2, r7, #6
 800ad06:	8812      	ldrh	r2, [r2, #0]
 800ad08:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800ad0a:	68fb      	ldr	r3, [r7, #12]
 800ad0c:	2200      	movs	r2, #0
 800ad0e:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800ad10:	68fb      	ldr	r3, [r7, #12]
 800ad12:	2200      	movs	r2, #0
 800ad14:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 800ad16:	68fb      	ldr	r3, [r7, #12]
 800ad18:	2200      	movs	r2, #0
 800ad1a:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->RxXferSize  = 0U;
 800ad1c:	68fb      	ldr	r3, [r7, #12]
 800ad1e:	2244      	movs	r2, #68	; 0x44
 800ad20:	2100      	movs	r1, #0
 800ad22:	5299      	strh	r1, [r3, r2]
  hspi->RxXferCount = 0U;
 800ad24:	68fb      	ldr	r3, [r7, #12]
 800ad26:	2246      	movs	r2, #70	; 0x46
 800ad28:	2100      	movs	r1, #0
 800ad2a:	5299      	strh	r1, [r3, r2]

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800ad2c:	68fb      	ldr	r3, [r7, #12]
 800ad2e:	689a      	ldr	r2, [r3, #8]
 800ad30:	2380      	movs	r3, #128	; 0x80
 800ad32:	021b      	lsls	r3, r3, #8
 800ad34:	429a      	cmp	r2, r3
 800ad36:	d108      	bne.n	800ad4a <HAL_SPI_Transmit_DMA+0xbe>
  {
    SPI_1LINE_TX(hspi);
 800ad38:	68fb      	ldr	r3, [r7, #12]
 800ad3a:	681b      	ldr	r3, [r3, #0]
 800ad3c:	681a      	ldr	r2, [r3, #0]
 800ad3e:	68fb      	ldr	r3, [r7, #12]
 800ad40:	681b      	ldr	r3, [r3, #0]
 800ad42:	2180      	movs	r1, #128	; 0x80
 800ad44:	01c9      	lsls	r1, r1, #7
 800ad46:	430a      	orrs	r2, r1
 800ad48:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the SPI TxDMA Half transfer complete callback */
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 800ad4a:	68fb      	ldr	r3, [r7, #12]
 800ad4c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ad4e:	4a4a      	ldr	r2, [pc, #296]	; (800ae78 <HAL_SPI_Transmit_DMA+0x1ec>)
 800ad50:	631a      	str	r2, [r3, #48]	; 0x30

  /* Set the SPI TxDMA transfer complete callback */
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 800ad52:	68fb      	ldr	r3, [r7, #12]
 800ad54:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ad56:	4a49      	ldr	r2, [pc, #292]	; (800ae7c <HAL_SPI_Transmit_DMA+0x1f0>)
 800ad58:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the DMA error callback */
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 800ad5a:	68fb      	ldr	r3, [r7, #12]
 800ad5c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ad5e:	4a48      	ldr	r2, [pc, #288]	; (800ae80 <HAL_SPI_Transmit_DMA+0x1f4>)
 800ad60:	635a      	str	r2, [r3, #52]	; 0x34

  /* Set the DMA AbortCpltCallback */
  hspi->hdmatx->XferAbortCallback = NULL;
 800ad62:	68fb      	ldr	r3, [r7, #12]
 800ad64:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ad66:	2200      	movs	r2, #0
 800ad68:	639a      	str	r2, [r3, #56]	; 0x38

  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 800ad6a:	68fb      	ldr	r3, [r7, #12]
 800ad6c:	681b      	ldr	r3, [r3, #0]
 800ad6e:	685a      	ldr	r2, [r3, #4]
 800ad70:	68fb      	ldr	r3, [r7, #12]
 800ad72:	681b      	ldr	r3, [r3, #0]
 800ad74:	4943      	ldr	r1, [pc, #268]	; (800ae84 <HAL_SPI_Transmit_DMA+0x1f8>)
 800ad76:	400a      	ands	r2, r1
 800ad78:	605a      	str	r2, [r3, #4]
  /* Packing mode is enabled only if the DMA setting is HALWORD */
  if ((hspi->Init.DataSize <= SPI_DATASIZE_8BIT) && (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD))
 800ad7a:	68fb      	ldr	r3, [r7, #12]
 800ad7c:	68da      	ldr	r2, [r3, #12]
 800ad7e:	23e0      	movs	r3, #224	; 0xe0
 800ad80:	00db      	lsls	r3, r3, #3
 800ad82:	429a      	cmp	r2, r3
 800ad84:	d82f      	bhi.n	800ade6 <HAL_SPI_Transmit_DMA+0x15a>
 800ad86:	68fb      	ldr	r3, [r7, #12]
 800ad88:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ad8a:	699a      	ldr	r2, [r3, #24]
 800ad8c:	2380      	movs	r3, #128	; 0x80
 800ad8e:	00db      	lsls	r3, r3, #3
 800ad90:	429a      	cmp	r2, r3
 800ad92:	d128      	bne.n	800ade6 <HAL_SPI_Transmit_DMA+0x15a>
  {
    /* Check the even/odd of the data size + crc if enabled */
    if ((hspi->TxXferCount & 0x1U) == 0U)
 800ad94:	68fb      	ldr	r3, [r7, #12]
 800ad96:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800ad98:	b29b      	uxth	r3, r3
 800ad9a:	001a      	movs	r2, r3
 800ad9c:	2301      	movs	r3, #1
 800ad9e:	4013      	ands	r3, r2
 800ada0:	d10f      	bne.n	800adc2 <HAL_SPI_Transmit_DMA+0x136>
    {
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 800ada2:	68fb      	ldr	r3, [r7, #12]
 800ada4:	681b      	ldr	r3, [r3, #0]
 800ada6:	685a      	ldr	r2, [r3, #4]
 800ada8:	68fb      	ldr	r3, [r7, #12]
 800adaa:	681b      	ldr	r3, [r3, #0]
 800adac:	4935      	ldr	r1, [pc, #212]	; (800ae84 <HAL_SPI_Transmit_DMA+0x1f8>)
 800adae:	400a      	ands	r2, r1
 800adb0:	605a      	str	r2, [r3, #4]
      hspi->TxXferCount = (hspi->TxXferCount >> 1U);
 800adb2:	68fb      	ldr	r3, [r7, #12]
 800adb4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800adb6:	b29b      	uxth	r3, r3
 800adb8:	085b      	lsrs	r3, r3, #1
 800adba:	b29a      	uxth	r2, r3
 800adbc:	68fb      	ldr	r3, [r7, #12]
 800adbe:	87da      	strh	r2, [r3, #62]	; 0x3e
 800adc0:	e011      	b.n	800ade6 <HAL_SPI_Transmit_DMA+0x15a>
    }
    else
    {
      SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 800adc2:	68fb      	ldr	r3, [r7, #12]
 800adc4:	681b      	ldr	r3, [r3, #0]
 800adc6:	685a      	ldr	r2, [r3, #4]
 800adc8:	68fb      	ldr	r3, [r7, #12]
 800adca:	681b      	ldr	r3, [r3, #0]
 800adcc:	2180      	movs	r1, #128	; 0x80
 800adce:	01c9      	lsls	r1, r1, #7
 800add0:	430a      	orrs	r2, r1
 800add2:	605a      	str	r2, [r3, #4]
      hspi->TxXferCount = (hspi->TxXferCount >> 1U) + 1U;
 800add4:	68fb      	ldr	r3, [r7, #12]
 800add6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800add8:	b29b      	uxth	r3, r3
 800adda:	085b      	lsrs	r3, r3, #1
 800addc:	b29b      	uxth	r3, r3
 800adde:	3301      	adds	r3, #1
 800ade0:	b29a      	uxth	r2, r3
 800ade2:	68fb      	ldr	r3, [r7, #12]
 800ade4:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
  }

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR, hspi->TxXferCount))
 800ade6:	68fb      	ldr	r3, [r7, #12]
 800ade8:	6d58      	ldr	r0, [r3, #84]	; 0x54
 800adea:	68fb      	ldr	r3, [r7, #12]
 800adec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800adee:	0019      	movs	r1, r3
 800adf0:	68fb      	ldr	r3, [r7, #12]
 800adf2:	681b      	ldr	r3, [r3, #0]
 800adf4:	330c      	adds	r3, #12
 800adf6:	001a      	movs	r2, r3
 800adf8:	68fb      	ldr	r3, [r7, #12]
 800adfa:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800adfc:	b29b      	uxth	r3, r3
 800adfe:	f7fd fd03 	bl	8008808 <HAL_DMA_Start_IT>
 800ae02:	1e03      	subs	r3, r0, #0
 800ae04:	d00e      	beq.n	800ae24 <HAL_SPI_Transmit_DMA+0x198>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800ae06:	68fb      	ldr	r3, [r7, #12]
 800ae08:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800ae0a:	2210      	movs	r2, #16
 800ae0c:	431a      	orrs	r2, r3
 800ae0e:	68fb      	ldr	r3, [r7, #12]
 800ae10:	661a      	str	r2, [r3, #96]	; 0x60
    errorcode = HAL_ERROR;
 800ae12:	2317      	movs	r3, #23
 800ae14:	18fb      	adds	r3, r7, r3
 800ae16:	2201      	movs	r2, #1
 800ae18:	701a      	strb	r2, [r3, #0]

    hspi->State = HAL_SPI_STATE_READY;
 800ae1a:	68fb      	ldr	r3, [r7, #12]
 800ae1c:	225d      	movs	r2, #93	; 0x5d
 800ae1e:	2101      	movs	r1, #1
 800ae20:	5499      	strb	r1, [r3, r2]
    goto error;
 800ae22:	e01e      	b.n	800ae62 <HAL_SPI_Transmit_DMA+0x1d6>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800ae24:	68fb      	ldr	r3, [r7, #12]
 800ae26:	681b      	ldr	r3, [r3, #0]
 800ae28:	681b      	ldr	r3, [r3, #0]
 800ae2a:	2240      	movs	r2, #64	; 0x40
 800ae2c:	4013      	ands	r3, r2
 800ae2e:	2b40      	cmp	r3, #64	; 0x40
 800ae30:	d007      	beq.n	800ae42 <HAL_SPI_Transmit_DMA+0x1b6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800ae32:	68fb      	ldr	r3, [r7, #12]
 800ae34:	681b      	ldr	r3, [r3, #0]
 800ae36:	681a      	ldr	r2, [r3, #0]
 800ae38:	68fb      	ldr	r3, [r7, #12]
 800ae3a:	681b      	ldr	r3, [r3, #0]
 800ae3c:	2140      	movs	r1, #64	; 0x40
 800ae3e:	430a      	orrs	r2, r1
 800ae40:	601a      	str	r2, [r3, #0]
  }

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 800ae42:	68fb      	ldr	r3, [r7, #12]
 800ae44:	681b      	ldr	r3, [r3, #0]
 800ae46:	685a      	ldr	r2, [r3, #4]
 800ae48:	68fb      	ldr	r3, [r7, #12]
 800ae4a:	681b      	ldr	r3, [r3, #0]
 800ae4c:	2120      	movs	r1, #32
 800ae4e:	430a      	orrs	r2, r1
 800ae50:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 800ae52:	68fb      	ldr	r3, [r7, #12]
 800ae54:	681b      	ldr	r3, [r3, #0]
 800ae56:	685a      	ldr	r2, [r3, #4]
 800ae58:	68fb      	ldr	r3, [r7, #12]
 800ae5a:	681b      	ldr	r3, [r3, #0]
 800ae5c:	2102      	movs	r1, #2
 800ae5e:	430a      	orrs	r2, r1
 800ae60:	605a      	str	r2, [r3, #4]

error :
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800ae62:	68fb      	ldr	r3, [r7, #12]
 800ae64:	225c      	movs	r2, #92	; 0x5c
 800ae66:	2100      	movs	r1, #0
 800ae68:	5499      	strb	r1, [r3, r2]
  return errorcode;
 800ae6a:	2317      	movs	r3, #23
 800ae6c:	18fb      	adds	r3, r7, r3
 800ae6e:	781b      	ldrb	r3, [r3, #0]
}
 800ae70:	0018      	movs	r0, r3
 800ae72:	46bd      	mov	sp, r7
 800ae74:	b006      	add	sp, #24
 800ae76:	bd80      	pop	{r7, pc}
 800ae78:	0800af65 	.word	0x0800af65
 800ae7c:	0800aeb9 	.word	0x0800aeb9
 800ae80:	0800af83 	.word	0x0800af83
 800ae84:	ffffbfff 	.word	0xffffbfff

0800ae88 <HAL_SPI_TxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 800ae88:	b580      	push	{r7, lr}
 800ae8a:	b082      	sub	sp, #8
 800ae8c:	af00      	add	r7, sp, #0
 800ae8e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxCpltCallback should be implemented in the user file
   */
}
 800ae90:	46c0      	nop			; (mov r8, r8)
 800ae92:	46bd      	mov	sp, r7
 800ae94:	b002      	add	sp, #8
 800ae96:	bd80      	pop	{r7, pc}

0800ae98 <HAL_SPI_TxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 800ae98:	b580      	push	{r7, lr}
 800ae9a:	b082      	sub	sp, #8
 800ae9c:	af00      	add	r7, sp, #0
 800ae9e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxHalfCpltCallback should be implemented in the user file
   */
}
 800aea0:	46c0      	nop			; (mov r8, r8)
 800aea2:	46bd      	mov	sp, r7
 800aea4:	b002      	add	sp, #8
 800aea6:	bd80      	pop	{r7, pc}

0800aea8 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 800aea8:	b580      	push	{r7, lr}
 800aeaa:	b082      	sub	sp, #8
 800aeac:	af00      	add	r7, sp, #0
 800aeae:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 800aeb0:	46c0      	nop			; (mov r8, r8)
 800aeb2:	46bd      	mov	sp, r7
 800aeb4:	b002      	add	sp, #8
 800aeb6:	bd80      	pop	{r7, pc}

0800aeb8 <SPI_DMATransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800aeb8:	b580      	push	{r7, lr}
 800aeba:	b086      	sub	sp, #24
 800aebc:	af00      	add	r7, sp, #0
 800aebe:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800aec0:	687b      	ldr	r3, [r7, #4]
 800aec2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800aec4:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800aec6:	f7fc fdad 	bl	8007a24 <HAL_GetTick>
 800aeca:	0003      	movs	r3, r0
 800aecc:	613b      	str	r3, [r7, #16]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 800aece:	687b      	ldr	r3, [r7, #4]
 800aed0:	681b      	ldr	r3, [r3, #0]
 800aed2:	681b      	ldr	r3, [r3, #0]
 800aed4:	2220      	movs	r2, #32
 800aed6:	4013      	ands	r3, r2
 800aed8:	2b20      	cmp	r3, #32
 800aeda:	d03c      	beq.n	800af56 <SPI_DMATransmitCplt+0x9e>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 800aedc:	697b      	ldr	r3, [r7, #20]
 800aede:	681b      	ldr	r3, [r3, #0]
 800aee0:	685a      	ldr	r2, [r3, #4]
 800aee2:	697b      	ldr	r3, [r7, #20]
 800aee4:	681b      	ldr	r3, [r3, #0]
 800aee6:	2120      	movs	r1, #32
 800aee8:	438a      	bics	r2, r1
 800aeea:	605a      	str	r2, [r3, #4]

    /* Disable Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 800aeec:	697b      	ldr	r3, [r7, #20]
 800aeee:	681b      	ldr	r3, [r3, #0]
 800aef0:	685a      	ldr	r2, [r3, #4]
 800aef2:	697b      	ldr	r3, [r7, #20]
 800aef4:	681b      	ldr	r3, [r3, #0]
 800aef6:	2102      	movs	r1, #2
 800aef8:	438a      	bics	r2, r1
 800aefa:	605a      	str	r2, [r3, #4]

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 800aefc:	693a      	ldr	r2, [r7, #16]
 800aefe:	697b      	ldr	r3, [r7, #20]
 800af00:	2164      	movs	r1, #100	; 0x64
 800af02:	0018      	movs	r0, r3
 800af04:	f000 f942 	bl	800b18c <SPI_EndRxTxTransaction>
 800af08:	1e03      	subs	r3, r0, #0
 800af0a:	d005      	beq.n	800af18 <SPI_DMATransmitCplt+0x60>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800af0c:	697b      	ldr	r3, [r7, #20]
 800af0e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800af10:	2220      	movs	r2, #32
 800af12:	431a      	orrs	r2, r3
 800af14:	697b      	ldr	r3, [r7, #20]
 800af16:	661a      	str	r2, [r3, #96]	; 0x60
    }

    /* Clear overrun flag in 2 Lines communication mode because received data is not read */
    if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800af18:	697b      	ldr	r3, [r7, #20]
 800af1a:	689b      	ldr	r3, [r3, #8]
 800af1c:	2b00      	cmp	r3, #0
 800af1e:	d10a      	bne.n	800af36 <SPI_DMATransmitCplt+0x7e>
    {
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800af20:	2300      	movs	r3, #0
 800af22:	60fb      	str	r3, [r7, #12]
 800af24:	697b      	ldr	r3, [r7, #20]
 800af26:	681b      	ldr	r3, [r3, #0]
 800af28:	68db      	ldr	r3, [r3, #12]
 800af2a:	60fb      	str	r3, [r7, #12]
 800af2c:	697b      	ldr	r3, [r7, #20]
 800af2e:	681b      	ldr	r3, [r3, #0]
 800af30:	689b      	ldr	r3, [r3, #8]
 800af32:	60fb      	str	r3, [r7, #12]
 800af34:	68fb      	ldr	r3, [r7, #12]
    }

    hspi->TxXferCount = 0U;
 800af36:	697b      	ldr	r3, [r7, #20]
 800af38:	2200      	movs	r2, #0
 800af3a:	87da      	strh	r2, [r3, #62]	; 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 800af3c:	697b      	ldr	r3, [r7, #20]
 800af3e:	225d      	movs	r2, #93	; 0x5d
 800af40:	2101      	movs	r1, #1
 800af42:	5499      	strb	r1, [r3, r2]

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800af44:	697b      	ldr	r3, [r7, #20]
 800af46:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800af48:	2b00      	cmp	r3, #0
 800af4a:	d004      	beq.n	800af56 <SPI_DMATransmitCplt+0x9e>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 800af4c:	697b      	ldr	r3, [r7, #20]
 800af4e:	0018      	movs	r0, r3
 800af50:	f7ff ffaa 	bl	800aea8 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 800af54:	e003      	b.n	800af5e <SPI_DMATransmitCplt+0xa6>
  }
  /* Call user Tx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxCpltCallback(hspi);
#else
  HAL_SPI_TxCpltCallback(hspi);
 800af56:	697b      	ldr	r3, [r7, #20]
 800af58:	0018      	movs	r0, r3
 800af5a:	f7ff ff95 	bl	800ae88 <HAL_SPI_TxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800af5e:	46bd      	mov	sp, r7
 800af60:	b006      	add	sp, #24
 800af62:	bd80      	pop	{r7, pc}

0800af64 <SPI_DMAHalfTransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitCplt(DMA_HandleTypeDef *hdma)
{
 800af64:	b580      	push	{r7, lr}
 800af66:	b084      	sub	sp, #16
 800af68:	af00      	add	r7, sp, #0
 800af6a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800af6c:	687b      	ldr	r3, [r7, #4]
 800af6e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800af70:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxHalfCpltCallback(hspi);
 800af72:	68fb      	ldr	r3, [r7, #12]
 800af74:	0018      	movs	r0, r3
 800af76:	f7ff ff8f 	bl	800ae98 <HAL_SPI_TxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800af7a:	46c0      	nop			; (mov r8, r8)
 800af7c:	46bd      	mov	sp, r7
 800af7e:	b004      	add	sp, #16
 800af80:	bd80      	pop	{r7, pc}

0800af82 <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 800af82:	b580      	push	{r7, lr}
 800af84:	b084      	sub	sp, #16
 800af86:	af00      	add	r7, sp, #0
 800af88:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800af8a:	687b      	ldr	r3, [r7, #4]
 800af8c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800af8e:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 800af90:	68fb      	ldr	r3, [r7, #12]
 800af92:	681b      	ldr	r3, [r3, #0]
 800af94:	685a      	ldr	r2, [r3, #4]
 800af96:	68fb      	ldr	r3, [r7, #12]
 800af98:	681b      	ldr	r3, [r3, #0]
 800af9a:	2103      	movs	r1, #3
 800af9c:	438a      	bics	r2, r1
 800af9e:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800afa0:	68fb      	ldr	r3, [r7, #12]
 800afa2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800afa4:	2210      	movs	r2, #16
 800afa6:	431a      	orrs	r2, r3
 800afa8:	68fb      	ldr	r3, [r7, #12]
 800afaa:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State = HAL_SPI_STATE_READY;
 800afac:	68fb      	ldr	r3, [r7, #12]
 800afae:	225d      	movs	r2, #93	; 0x5d
 800afb0:	2101      	movs	r1, #1
 800afb2:	5499      	strb	r1, [r3, r2]
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800afb4:	68fb      	ldr	r3, [r7, #12]
 800afb6:	0018      	movs	r0, r3
 800afb8:	f7ff ff76 	bl	800aea8 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800afbc:	46c0      	nop			; (mov r8, r8)
 800afbe:	46bd      	mov	sp, r7
 800afc0:	b004      	add	sp, #16
 800afc2:	bd80      	pop	{r7, pc}

0800afc4 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800afc4:	b580      	push	{r7, lr}
 800afc6:	b084      	sub	sp, #16
 800afc8:	af00      	add	r7, sp, #0
 800afca:	60f8      	str	r0, [r7, #12]
 800afcc:	60b9      	str	r1, [r7, #8]
 800afce:	603b      	str	r3, [r7, #0]
 800afd0:	1dfb      	adds	r3, r7, #7
 800afd2:	701a      	strb	r2, [r3, #0]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800afd4:	e050      	b.n	800b078 <SPI_WaitFlagStateUntilTimeout+0xb4>
  {
    if (Timeout != HAL_MAX_DELAY)
 800afd6:	683b      	ldr	r3, [r7, #0]
 800afd8:	3301      	adds	r3, #1
 800afda:	d04d      	beq.n	800b078 <SPI_WaitFlagStateUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 800afdc:	f7fc fd22 	bl	8007a24 <HAL_GetTick>
 800afe0:	0002      	movs	r2, r0
 800afe2:	69bb      	ldr	r3, [r7, #24]
 800afe4:	1ad3      	subs	r3, r2, r3
 800afe6:	683a      	ldr	r2, [r7, #0]
 800afe8:	429a      	cmp	r2, r3
 800afea:	d902      	bls.n	800aff2 <SPI_WaitFlagStateUntilTimeout+0x2e>
 800afec:	683b      	ldr	r3, [r7, #0]
 800afee:	2b00      	cmp	r3, #0
 800aff0:	d142      	bne.n	800b078 <SPI_WaitFlagStateUntilTimeout+0xb4>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800aff2:	68fb      	ldr	r3, [r7, #12]
 800aff4:	681b      	ldr	r3, [r3, #0]
 800aff6:	685a      	ldr	r2, [r3, #4]
 800aff8:	68fb      	ldr	r3, [r7, #12]
 800affa:	681b      	ldr	r3, [r3, #0]
 800affc:	21e0      	movs	r1, #224	; 0xe0
 800affe:	438a      	bics	r2, r1
 800b000:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800b002:	68fb      	ldr	r3, [r7, #12]
 800b004:	685a      	ldr	r2, [r3, #4]
 800b006:	2382      	movs	r3, #130	; 0x82
 800b008:	005b      	lsls	r3, r3, #1
 800b00a:	429a      	cmp	r2, r3
 800b00c:	d113      	bne.n	800b036 <SPI_WaitFlagStateUntilTimeout+0x72>
 800b00e:	68fb      	ldr	r3, [r7, #12]
 800b010:	689a      	ldr	r2, [r3, #8]
 800b012:	2380      	movs	r3, #128	; 0x80
 800b014:	021b      	lsls	r3, r3, #8
 800b016:	429a      	cmp	r2, r3
 800b018:	d005      	beq.n	800b026 <SPI_WaitFlagStateUntilTimeout+0x62>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800b01a:	68fb      	ldr	r3, [r7, #12]
 800b01c:	689a      	ldr	r2, [r3, #8]
 800b01e:	2380      	movs	r3, #128	; 0x80
 800b020:	00db      	lsls	r3, r3, #3
 800b022:	429a      	cmp	r2, r3
 800b024:	d107      	bne.n	800b036 <SPI_WaitFlagStateUntilTimeout+0x72>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800b026:	68fb      	ldr	r3, [r7, #12]
 800b028:	681b      	ldr	r3, [r3, #0]
 800b02a:	681a      	ldr	r2, [r3, #0]
 800b02c:	68fb      	ldr	r3, [r7, #12]
 800b02e:	681b      	ldr	r3, [r3, #0]
 800b030:	2140      	movs	r1, #64	; 0x40
 800b032:	438a      	bics	r2, r1
 800b034:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800b036:	68fb      	ldr	r3, [r7, #12]
 800b038:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800b03a:	2380      	movs	r3, #128	; 0x80
 800b03c:	019b      	lsls	r3, r3, #6
 800b03e:	429a      	cmp	r2, r3
 800b040:	d110      	bne.n	800b064 <SPI_WaitFlagStateUntilTimeout+0xa0>
        {
          SPI_RESET_CRC(hspi);
 800b042:	68fb      	ldr	r3, [r7, #12]
 800b044:	681b      	ldr	r3, [r3, #0]
 800b046:	681a      	ldr	r2, [r3, #0]
 800b048:	68fb      	ldr	r3, [r7, #12]
 800b04a:	681b      	ldr	r3, [r3, #0]
 800b04c:	4914      	ldr	r1, [pc, #80]	; (800b0a0 <SPI_WaitFlagStateUntilTimeout+0xdc>)
 800b04e:	400a      	ands	r2, r1
 800b050:	601a      	str	r2, [r3, #0]
 800b052:	68fb      	ldr	r3, [r7, #12]
 800b054:	681b      	ldr	r3, [r3, #0]
 800b056:	681a      	ldr	r2, [r3, #0]
 800b058:	68fb      	ldr	r3, [r7, #12]
 800b05a:	681b      	ldr	r3, [r3, #0]
 800b05c:	2180      	movs	r1, #128	; 0x80
 800b05e:	0189      	lsls	r1, r1, #6
 800b060:	430a      	orrs	r2, r1
 800b062:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800b064:	68fb      	ldr	r3, [r7, #12]
 800b066:	225d      	movs	r2, #93	; 0x5d
 800b068:	2101      	movs	r1, #1
 800b06a:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800b06c:	68fb      	ldr	r3, [r7, #12]
 800b06e:	225c      	movs	r2, #92	; 0x5c
 800b070:	2100      	movs	r1, #0
 800b072:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 800b074:	2303      	movs	r3, #3
 800b076:	e00f      	b.n	800b098 <SPI_WaitFlagStateUntilTimeout+0xd4>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800b078:	68fb      	ldr	r3, [r7, #12]
 800b07a:	681b      	ldr	r3, [r3, #0]
 800b07c:	689b      	ldr	r3, [r3, #8]
 800b07e:	68ba      	ldr	r2, [r7, #8]
 800b080:	4013      	ands	r3, r2
 800b082:	68ba      	ldr	r2, [r7, #8]
 800b084:	1ad3      	subs	r3, r2, r3
 800b086:	425a      	negs	r2, r3
 800b088:	4153      	adcs	r3, r2
 800b08a:	b2db      	uxtb	r3, r3
 800b08c:	001a      	movs	r2, r3
 800b08e:	1dfb      	adds	r3, r7, #7
 800b090:	781b      	ldrb	r3, [r3, #0]
 800b092:	429a      	cmp	r2, r3
 800b094:	d19f      	bne.n	800afd6 <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 800b096:	2300      	movs	r3, #0
}
 800b098:	0018      	movs	r0, r3
 800b09a:	46bd      	mov	sp, r7
 800b09c:	b004      	add	sp, #16
 800b09e:	bd80      	pop	{r7, pc}
 800b0a0:	ffffdfff 	.word	0xffffdfff

0800b0a4 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800b0a4:	b580      	push	{r7, lr}
 800b0a6:	b084      	sub	sp, #16
 800b0a8:	af00      	add	r7, sp, #0
 800b0aa:	60f8      	str	r0, [r7, #12]
 800b0ac:	60b9      	str	r1, [r7, #8]
 800b0ae:	607a      	str	r2, [r7, #4]
 800b0b0:	603b      	str	r3, [r7, #0]
  while ((hspi->Instance->SR & Fifo) != State)
 800b0b2:	e05c      	b.n	800b16e <SPI_WaitFifoStateUntilTimeout+0xca>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800b0b4:	68ba      	ldr	r2, [r7, #8]
 800b0b6:	23c0      	movs	r3, #192	; 0xc0
 800b0b8:	00db      	lsls	r3, r3, #3
 800b0ba:	429a      	cmp	r2, r3
 800b0bc:	d106      	bne.n	800b0cc <SPI_WaitFifoStateUntilTimeout+0x28>
 800b0be:	687b      	ldr	r3, [r7, #4]
 800b0c0:	2b00      	cmp	r3, #0
 800b0c2:	d103      	bne.n	800b0cc <SPI_WaitFifoStateUntilTimeout+0x28>
    {
      /* Read 8bit CRC to flush Data Register */
      READ_REG(*((__IO uint8_t *)&hspi->Instance->DR));
 800b0c4:	68fb      	ldr	r3, [r7, #12]
 800b0c6:	681b      	ldr	r3, [r3, #0]
 800b0c8:	330c      	adds	r3, #12
 800b0ca:	781b      	ldrb	r3, [r3, #0]
    }

    if (Timeout != HAL_MAX_DELAY)
 800b0cc:	683b      	ldr	r3, [r7, #0]
 800b0ce:	3301      	adds	r3, #1
 800b0d0:	d04d      	beq.n	800b16e <SPI_WaitFifoStateUntilTimeout+0xca>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 800b0d2:	f7fc fca7 	bl	8007a24 <HAL_GetTick>
 800b0d6:	0002      	movs	r2, r0
 800b0d8:	69bb      	ldr	r3, [r7, #24]
 800b0da:	1ad3      	subs	r3, r2, r3
 800b0dc:	683a      	ldr	r2, [r7, #0]
 800b0de:	429a      	cmp	r2, r3
 800b0e0:	d902      	bls.n	800b0e8 <SPI_WaitFifoStateUntilTimeout+0x44>
 800b0e2:	683b      	ldr	r3, [r7, #0]
 800b0e4:	2b00      	cmp	r3, #0
 800b0e6:	d142      	bne.n	800b16e <SPI_WaitFifoStateUntilTimeout+0xca>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800b0e8:	68fb      	ldr	r3, [r7, #12]
 800b0ea:	681b      	ldr	r3, [r3, #0]
 800b0ec:	685a      	ldr	r2, [r3, #4]
 800b0ee:	68fb      	ldr	r3, [r7, #12]
 800b0f0:	681b      	ldr	r3, [r3, #0]
 800b0f2:	21e0      	movs	r1, #224	; 0xe0
 800b0f4:	438a      	bics	r2, r1
 800b0f6:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800b0f8:	68fb      	ldr	r3, [r7, #12]
 800b0fa:	685a      	ldr	r2, [r3, #4]
 800b0fc:	2382      	movs	r3, #130	; 0x82
 800b0fe:	005b      	lsls	r3, r3, #1
 800b100:	429a      	cmp	r2, r3
 800b102:	d113      	bne.n	800b12c <SPI_WaitFifoStateUntilTimeout+0x88>
 800b104:	68fb      	ldr	r3, [r7, #12]
 800b106:	689a      	ldr	r2, [r3, #8]
 800b108:	2380      	movs	r3, #128	; 0x80
 800b10a:	021b      	lsls	r3, r3, #8
 800b10c:	429a      	cmp	r2, r3
 800b10e:	d005      	beq.n	800b11c <SPI_WaitFifoStateUntilTimeout+0x78>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800b110:	68fb      	ldr	r3, [r7, #12]
 800b112:	689a      	ldr	r2, [r3, #8]
 800b114:	2380      	movs	r3, #128	; 0x80
 800b116:	00db      	lsls	r3, r3, #3
 800b118:	429a      	cmp	r2, r3
 800b11a:	d107      	bne.n	800b12c <SPI_WaitFifoStateUntilTimeout+0x88>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800b11c:	68fb      	ldr	r3, [r7, #12]
 800b11e:	681b      	ldr	r3, [r3, #0]
 800b120:	681a      	ldr	r2, [r3, #0]
 800b122:	68fb      	ldr	r3, [r7, #12]
 800b124:	681b      	ldr	r3, [r3, #0]
 800b126:	2140      	movs	r1, #64	; 0x40
 800b128:	438a      	bics	r2, r1
 800b12a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800b12c:	68fb      	ldr	r3, [r7, #12]
 800b12e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800b130:	2380      	movs	r3, #128	; 0x80
 800b132:	019b      	lsls	r3, r3, #6
 800b134:	429a      	cmp	r2, r3
 800b136:	d110      	bne.n	800b15a <SPI_WaitFifoStateUntilTimeout+0xb6>
        {
          SPI_RESET_CRC(hspi);
 800b138:	68fb      	ldr	r3, [r7, #12]
 800b13a:	681b      	ldr	r3, [r3, #0]
 800b13c:	681a      	ldr	r2, [r3, #0]
 800b13e:	68fb      	ldr	r3, [r7, #12]
 800b140:	681b      	ldr	r3, [r3, #0]
 800b142:	4911      	ldr	r1, [pc, #68]	; (800b188 <SPI_WaitFifoStateUntilTimeout+0xe4>)
 800b144:	400a      	ands	r2, r1
 800b146:	601a      	str	r2, [r3, #0]
 800b148:	68fb      	ldr	r3, [r7, #12]
 800b14a:	681b      	ldr	r3, [r3, #0]
 800b14c:	681a      	ldr	r2, [r3, #0]
 800b14e:	68fb      	ldr	r3, [r7, #12]
 800b150:	681b      	ldr	r3, [r3, #0]
 800b152:	2180      	movs	r1, #128	; 0x80
 800b154:	0189      	lsls	r1, r1, #6
 800b156:	430a      	orrs	r2, r1
 800b158:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800b15a:	68fb      	ldr	r3, [r7, #12]
 800b15c:	225d      	movs	r2, #93	; 0x5d
 800b15e:	2101      	movs	r1, #1
 800b160:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800b162:	68fb      	ldr	r3, [r7, #12]
 800b164:	225c      	movs	r2, #92	; 0x5c
 800b166:	2100      	movs	r1, #0
 800b168:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 800b16a:	2303      	movs	r3, #3
 800b16c:	e008      	b.n	800b180 <SPI_WaitFifoStateUntilTimeout+0xdc>
  while ((hspi->Instance->SR & Fifo) != State)
 800b16e:	68fb      	ldr	r3, [r7, #12]
 800b170:	681b      	ldr	r3, [r3, #0]
 800b172:	689b      	ldr	r3, [r3, #8]
 800b174:	68ba      	ldr	r2, [r7, #8]
 800b176:	4013      	ands	r3, r2
 800b178:	687a      	ldr	r2, [r7, #4]
 800b17a:	429a      	cmp	r2, r3
 800b17c:	d19a      	bne.n	800b0b4 <SPI_WaitFifoStateUntilTimeout+0x10>
      }
    }
  }

  return HAL_OK;
 800b17e:	2300      	movs	r3, #0
}
 800b180:	0018      	movs	r0, r3
 800b182:	46bd      	mov	sp, r7
 800b184:	b004      	add	sp, #16
 800b186:	bd80      	pop	{r7, pc}
 800b188:	ffffdfff 	.word	0xffffdfff

0800b18c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800b18c:	b580      	push	{r7, lr}
 800b18e:	b086      	sub	sp, #24
 800b190:	af02      	add	r7, sp, #8
 800b192:	60f8      	str	r0, [r7, #12]
 800b194:	60b9      	str	r1, [r7, #8]
 800b196:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800b198:	68ba      	ldr	r2, [r7, #8]
 800b19a:	23c0      	movs	r3, #192	; 0xc0
 800b19c:	0159      	lsls	r1, r3, #5
 800b19e:	68f8      	ldr	r0, [r7, #12]
 800b1a0:	687b      	ldr	r3, [r7, #4]
 800b1a2:	9300      	str	r3, [sp, #0]
 800b1a4:	0013      	movs	r3, r2
 800b1a6:	2200      	movs	r2, #0
 800b1a8:	f7ff ff7c 	bl	800b0a4 <SPI_WaitFifoStateUntilTimeout>
 800b1ac:	1e03      	subs	r3, r0, #0
 800b1ae:	d007      	beq.n	800b1c0 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800b1b0:	68fb      	ldr	r3, [r7, #12]
 800b1b2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800b1b4:	2220      	movs	r2, #32
 800b1b6:	431a      	orrs	r2, r3
 800b1b8:	68fb      	ldr	r3, [r7, #12]
 800b1ba:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800b1bc:	2303      	movs	r3, #3
 800b1be:	e027      	b.n	800b210 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800b1c0:	68ba      	ldr	r2, [r7, #8]
 800b1c2:	68f8      	ldr	r0, [r7, #12]
 800b1c4:	687b      	ldr	r3, [r7, #4]
 800b1c6:	9300      	str	r3, [sp, #0]
 800b1c8:	0013      	movs	r3, r2
 800b1ca:	2200      	movs	r2, #0
 800b1cc:	2180      	movs	r1, #128	; 0x80
 800b1ce:	f7ff fef9 	bl	800afc4 <SPI_WaitFlagStateUntilTimeout>
 800b1d2:	1e03      	subs	r3, r0, #0
 800b1d4:	d007      	beq.n	800b1e6 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800b1d6:	68fb      	ldr	r3, [r7, #12]
 800b1d8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800b1da:	2220      	movs	r2, #32
 800b1dc:	431a      	orrs	r2, r3
 800b1de:	68fb      	ldr	r3, [r7, #12]
 800b1e0:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800b1e2:	2303      	movs	r3, #3
 800b1e4:	e014      	b.n	800b210 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800b1e6:	68ba      	ldr	r2, [r7, #8]
 800b1e8:	23c0      	movs	r3, #192	; 0xc0
 800b1ea:	00d9      	lsls	r1, r3, #3
 800b1ec:	68f8      	ldr	r0, [r7, #12]
 800b1ee:	687b      	ldr	r3, [r7, #4]
 800b1f0:	9300      	str	r3, [sp, #0]
 800b1f2:	0013      	movs	r3, r2
 800b1f4:	2200      	movs	r2, #0
 800b1f6:	f7ff ff55 	bl	800b0a4 <SPI_WaitFifoStateUntilTimeout>
 800b1fa:	1e03      	subs	r3, r0, #0
 800b1fc:	d007      	beq.n	800b20e <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800b1fe:	68fb      	ldr	r3, [r7, #12]
 800b200:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800b202:	2220      	movs	r2, #32
 800b204:	431a      	orrs	r2, r3
 800b206:	68fb      	ldr	r3, [r7, #12]
 800b208:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800b20a:	2303      	movs	r3, #3
 800b20c:	e000      	b.n	800b210 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800b20e:	2300      	movs	r3, #0
}
 800b210:	0018      	movs	r0, r3
 800b212:	46bd      	mov	sp, r7
 800b214:	b004      	add	sp, #16
 800b216:	bd80      	pop	{r7, pc}

0800b218 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800b218:	b580      	push	{r7, lr}
 800b21a:	b082      	sub	sp, #8
 800b21c:	af00      	add	r7, sp, #0
 800b21e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800b220:	687b      	ldr	r3, [r7, #4]
 800b222:	2b00      	cmp	r3, #0
 800b224:	d101      	bne.n	800b22a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800b226:	2301      	movs	r3, #1
 800b228:	e046      	b.n	800b2b8 <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800b22a:	687b      	ldr	r3, [r7, #4]
 800b22c:	2280      	movs	r2, #128	; 0x80
 800b22e:	589b      	ldr	r3, [r3, r2]
 800b230:	2b00      	cmp	r3, #0
 800b232:	d107      	bne.n	800b244 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800b234:	687b      	ldr	r3, [r7, #4]
 800b236:	227c      	movs	r2, #124	; 0x7c
 800b238:	2100      	movs	r1, #0
 800b23a:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800b23c:	687b      	ldr	r3, [r7, #4]
 800b23e:	0018      	movs	r0, r3
 800b240:	f7f8 fd70 	bl	8003d24 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800b244:	687b      	ldr	r3, [r7, #4]
 800b246:	2280      	movs	r2, #128	; 0x80
 800b248:	2124      	movs	r1, #36	; 0x24
 800b24a:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 800b24c:	687b      	ldr	r3, [r7, #4]
 800b24e:	681b      	ldr	r3, [r3, #0]
 800b250:	681a      	ldr	r2, [r3, #0]
 800b252:	687b      	ldr	r3, [r7, #4]
 800b254:	681b      	ldr	r3, [r3, #0]
 800b256:	2101      	movs	r1, #1
 800b258:	438a      	bics	r2, r1
 800b25a:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800b25c:	687b      	ldr	r3, [r7, #4]
 800b25e:	0018      	movs	r0, r3
 800b260:	f000 f8dc 	bl	800b41c <UART_SetConfig>
 800b264:	0003      	movs	r3, r0
 800b266:	2b01      	cmp	r3, #1
 800b268:	d101      	bne.n	800b26e <HAL_UART_Init+0x56>
  {
    return HAL_ERROR;
 800b26a:	2301      	movs	r3, #1
 800b26c:	e024      	b.n	800b2b8 <HAL_UART_Init+0xa0>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800b26e:	687b      	ldr	r3, [r7, #4]
 800b270:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b272:	2b00      	cmp	r3, #0
 800b274:	d003      	beq.n	800b27e <HAL_UART_Init+0x66>
  {
    UART_AdvFeatureConfig(huart);
 800b276:	687b      	ldr	r3, [r7, #4]
 800b278:	0018      	movs	r0, r3
 800b27a:	f001 f97d 	bl	800c578 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800b27e:	687b      	ldr	r3, [r7, #4]
 800b280:	681b      	ldr	r3, [r3, #0]
 800b282:	685a      	ldr	r2, [r3, #4]
 800b284:	687b      	ldr	r3, [r7, #4]
 800b286:	681b      	ldr	r3, [r3, #0]
 800b288:	490d      	ldr	r1, [pc, #52]	; (800b2c0 <HAL_UART_Init+0xa8>)
 800b28a:	400a      	ands	r2, r1
 800b28c:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800b28e:	687b      	ldr	r3, [r7, #4]
 800b290:	681b      	ldr	r3, [r3, #0]
 800b292:	689a      	ldr	r2, [r3, #8]
 800b294:	687b      	ldr	r3, [r7, #4]
 800b296:	681b      	ldr	r3, [r3, #0]
 800b298:	212a      	movs	r1, #42	; 0x2a
 800b29a:	438a      	bics	r2, r1
 800b29c:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800b29e:	687b      	ldr	r3, [r7, #4]
 800b2a0:	681b      	ldr	r3, [r3, #0]
 800b2a2:	681a      	ldr	r2, [r3, #0]
 800b2a4:	687b      	ldr	r3, [r7, #4]
 800b2a6:	681b      	ldr	r3, [r3, #0]
 800b2a8:	2101      	movs	r1, #1
 800b2aa:	430a      	orrs	r2, r1
 800b2ac:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800b2ae:	687b      	ldr	r3, [r7, #4]
 800b2b0:	0018      	movs	r0, r3
 800b2b2:	f001 fa15 	bl	800c6e0 <UART_CheckIdleState>
 800b2b6:	0003      	movs	r3, r0
}
 800b2b8:	0018      	movs	r0, r3
 800b2ba:	46bd      	mov	sp, r7
 800b2bc:	b002      	add	sp, #8
 800b2be:	bd80      	pop	{r7, pc}
 800b2c0:	ffffb7ff 	.word	0xffffb7ff

0800b2c4 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800b2c4:	b580      	push	{r7, lr}
 800b2c6:	b08a      	sub	sp, #40	; 0x28
 800b2c8:	af02      	add	r7, sp, #8
 800b2ca:	60f8      	str	r0, [r7, #12]
 800b2cc:	60b9      	str	r1, [r7, #8]
 800b2ce:	603b      	str	r3, [r7, #0]
 800b2d0:	1dbb      	adds	r3, r7, #6
 800b2d2:	801a      	strh	r2, [r3, #0]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800b2d4:	68fb      	ldr	r3, [r7, #12]
 800b2d6:	2280      	movs	r2, #128	; 0x80
 800b2d8:	589b      	ldr	r3, [r3, r2]
 800b2da:	2b20      	cmp	r3, #32
 800b2dc:	d000      	beq.n	800b2e0 <HAL_UART_Transmit+0x1c>
 800b2de:	e097      	b.n	800b410 <HAL_UART_Transmit+0x14c>
  {
    if ((pData == NULL) || (Size == 0U))
 800b2e0:	68bb      	ldr	r3, [r7, #8]
 800b2e2:	2b00      	cmp	r3, #0
 800b2e4:	d003      	beq.n	800b2ee <HAL_UART_Transmit+0x2a>
 800b2e6:	1dbb      	adds	r3, r7, #6
 800b2e8:	881b      	ldrh	r3, [r3, #0]
 800b2ea:	2b00      	cmp	r3, #0
 800b2ec:	d101      	bne.n	800b2f2 <HAL_UART_Transmit+0x2e>
    {
      return  HAL_ERROR;
 800b2ee:	2301      	movs	r3, #1
 800b2f0:	e08f      	b.n	800b412 <HAL_UART_Transmit+0x14e>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800b2f2:	68fb      	ldr	r3, [r7, #12]
 800b2f4:	689a      	ldr	r2, [r3, #8]
 800b2f6:	2380      	movs	r3, #128	; 0x80
 800b2f8:	015b      	lsls	r3, r3, #5
 800b2fa:	429a      	cmp	r2, r3
 800b2fc:	d109      	bne.n	800b312 <HAL_UART_Transmit+0x4e>
 800b2fe:	68fb      	ldr	r3, [r7, #12]
 800b300:	691b      	ldr	r3, [r3, #16]
 800b302:	2b00      	cmp	r3, #0
 800b304:	d105      	bne.n	800b312 <HAL_UART_Transmit+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 800b306:	68bb      	ldr	r3, [r7, #8]
 800b308:	2201      	movs	r2, #1
 800b30a:	4013      	ands	r3, r2
 800b30c:	d001      	beq.n	800b312 <HAL_UART_Transmit+0x4e>
      {
        return  HAL_ERROR;
 800b30e:	2301      	movs	r3, #1
 800b310:	e07f      	b.n	800b412 <HAL_UART_Transmit+0x14e>
      }
    }

    __HAL_LOCK(huart);
 800b312:	68fb      	ldr	r3, [r7, #12]
 800b314:	227c      	movs	r2, #124	; 0x7c
 800b316:	5c9b      	ldrb	r3, [r3, r2]
 800b318:	2b01      	cmp	r3, #1
 800b31a:	d101      	bne.n	800b320 <HAL_UART_Transmit+0x5c>
 800b31c:	2302      	movs	r3, #2
 800b31e:	e078      	b.n	800b412 <HAL_UART_Transmit+0x14e>
 800b320:	68fb      	ldr	r3, [r7, #12]
 800b322:	227c      	movs	r2, #124	; 0x7c
 800b324:	2101      	movs	r1, #1
 800b326:	5499      	strb	r1, [r3, r2]

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b328:	68fb      	ldr	r3, [r7, #12]
 800b32a:	2288      	movs	r2, #136	; 0x88
 800b32c:	2100      	movs	r1, #0
 800b32e:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800b330:	68fb      	ldr	r3, [r7, #12]
 800b332:	2280      	movs	r2, #128	; 0x80
 800b334:	2121      	movs	r1, #33	; 0x21
 800b336:	5099      	str	r1, [r3, r2]

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 800b338:	f7fc fb74 	bl	8007a24 <HAL_GetTick>
 800b33c:	0003      	movs	r3, r0
 800b33e:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 800b340:	68fb      	ldr	r3, [r7, #12]
 800b342:	1dba      	adds	r2, r7, #6
 800b344:	2154      	movs	r1, #84	; 0x54
 800b346:	8812      	ldrh	r2, [r2, #0]
 800b348:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 800b34a:	68fb      	ldr	r3, [r7, #12]
 800b34c:	1dba      	adds	r2, r7, #6
 800b34e:	2156      	movs	r1, #86	; 0x56
 800b350:	8812      	ldrh	r2, [r2, #0]
 800b352:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800b354:	68fb      	ldr	r3, [r7, #12]
 800b356:	689a      	ldr	r2, [r3, #8]
 800b358:	2380      	movs	r3, #128	; 0x80
 800b35a:	015b      	lsls	r3, r3, #5
 800b35c:	429a      	cmp	r2, r3
 800b35e:	d108      	bne.n	800b372 <HAL_UART_Transmit+0xae>
 800b360:	68fb      	ldr	r3, [r7, #12]
 800b362:	691b      	ldr	r3, [r3, #16]
 800b364:	2b00      	cmp	r3, #0
 800b366:	d104      	bne.n	800b372 <HAL_UART_Transmit+0xae>
    {
      pdata8bits  = NULL;
 800b368:	2300      	movs	r3, #0
 800b36a:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800b36c:	68bb      	ldr	r3, [r7, #8]
 800b36e:	61bb      	str	r3, [r7, #24]
 800b370:	e003      	b.n	800b37a <HAL_UART_Transmit+0xb6>
    }
    else
    {
      pdata8bits  = pData;
 800b372:	68bb      	ldr	r3, [r7, #8]
 800b374:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800b376:	2300      	movs	r3, #0
 800b378:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800b37a:	e02c      	b.n	800b3d6 <HAL_UART_Transmit+0x112>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800b37c:	697a      	ldr	r2, [r7, #20]
 800b37e:	68f8      	ldr	r0, [r7, #12]
 800b380:	683b      	ldr	r3, [r7, #0]
 800b382:	9300      	str	r3, [sp, #0]
 800b384:	0013      	movs	r3, r2
 800b386:	2200      	movs	r2, #0
 800b388:	2180      	movs	r1, #128	; 0x80
 800b38a:	f001 f9f3 	bl	800c774 <UART_WaitOnFlagUntilTimeout>
 800b38e:	1e03      	subs	r3, r0, #0
 800b390:	d001      	beq.n	800b396 <HAL_UART_Transmit+0xd2>
      {
        return HAL_TIMEOUT;
 800b392:	2303      	movs	r3, #3
 800b394:	e03d      	b.n	800b412 <HAL_UART_Transmit+0x14e>
      }
      if (pdata8bits == NULL)
 800b396:	69fb      	ldr	r3, [r7, #28]
 800b398:	2b00      	cmp	r3, #0
 800b39a:	d10b      	bne.n	800b3b4 <HAL_UART_Transmit+0xf0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800b39c:	69bb      	ldr	r3, [r7, #24]
 800b39e:	881b      	ldrh	r3, [r3, #0]
 800b3a0:	001a      	movs	r2, r3
 800b3a2:	68fb      	ldr	r3, [r7, #12]
 800b3a4:	681b      	ldr	r3, [r3, #0]
 800b3a6:	05d2      	lsls	r2, r2, #23
 800b3a8:	0dd2      	lsrs	r2, r2, #23
 800b3aa:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800b3ac:	69bb      	ldr	r3, [r7, #24]
 800b3ae:	3302      	adds	r3, #2
 800b3b0:	61bb      	str	r3, [r7, #24]
 800b3b2:	e007      	b.n	800b3c4 <HAL_UART_Transmit+0x100>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800b3b4:	69fb      	ldr	r3, [r7, #28]
 800b3b6:	781a      	ldrb	r2, [r3, #0]
 800b3b8:	68fb      	ldr	r3, [r7, #12]
 800b3ba:	681b      	ldr	r3, [r3, #0]
 800b3bc:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 800b3be:	69fb      	ldr	r3, [r7, #28]
 800b3c0:	3301      	adds	r3, #1
 800b3c2:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800b3c4:	68fb      	ldr	r3, [r7, #12]
 800b3c6:	2256      	movs	r2, #86	; 0x56
 800b3c8:	5a9b      	ldrh	r3, [r3, r2]
 800b3ca:	b29b      	uxth	r3, r3
 800b3cc:	3b01      	subs	r3, #1
 800b3ce:	b299      	uxth	r1, r3
 800b3d0:	68fb      	ldr	r3, [r7, #12]
 800b3d2:	2256      	movs	r2, #86	; 0x56
 800b3d4:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 800b3d6:	68fb      	ldr	r3, [r7, #12]
 800b3d8:	2256      	movs	r2, #86	; 0x56
 800b3da:	5a9b      	ldrh	r3, [r3, r2]
 800b3dc:	b29b      	uxth	r3, r3
 800b3de:	2b00      	cmp	r3, #0
 800b3e0:	d1cc      	bne.n	800b37c <HAL_UART_Transmit+0xb8>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800b3e2:	697a      	ldr	r2, [r7, #20]
 800b3e4:	68f8      	ldr	r0, [r7, #12]
 800b3e6:	683b      	ldr	r3, [r7, #0]
 800b3e8:	9300      	str	r3, [sp, #0]
 800b3ea:	0013      	movs	r3, r2
 800b3ec:	2200      	movs	r2, #0
 800b3ee:	2140      	movs	r1, #64	; 0x40
 800b3f0:	f001 f9c0 	bl	800c774 <UART_WaitOnFlagUntilTimeout>
 800b3f4:	1e03      	subs	r3, r0, #0
 800b3f6:	d001      	beq.n	800b3fc <HAL_UART_Transmit+0x138>
    {
      return HAL_TIMEOUT;
 800b3f8:	2303      	movs	r3, #3
 800b3fa:	e00a      	b.n	800b412 <HAL_UART_Transmit+0x14e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800b3fc:	68fb      	ldr	r3, [r7, #12]
 800b3fe:	2280      	movs	r2, #128	; 0x80
 800b400:	2120      	movs	r1, #32
 800b402:	5099      	str	r1, [r3, r2]

    __HAL_UNLOCK(huart);
 800b404:	68fb      	ldr	r3, [r7, #12]
 800b406:	227c      	movs	r2, #124	; 0x7c
 800b408:	2100      	movs	r1, #0
 800b40a:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 800b40c:	2300      	movs	r3, #0
 800b40e:	e000      	b.n	800b412 <HAL_UART_Transmit+0x14e>
  }
  else
  {
    return HAL_BUSY;
 800b410:	2302      	movs	r3, #2
  }
}
 800b412:	0018      	movs	r0, r3
 800b414:	46bd      	mov	sp, r7
 800b416:	b008      	add	sp, #32
 800b418:	bd80      	pop	{r7, pc}
	...

0800b41c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800b41c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b41e:	b0a1      	sub	sp, #132	; 0x84
 800b420:	af00      	add	r7, sp, #0
 800b422:	65f8      	str	r0, [r7, #92]	; 0x5c
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv                   = 0x00000000U;
 800b424:	2300      	movs	r3, #0
 800b426:	677b      	str	r3, [r7, #116]	; 0x74
  HAL_StatusTypeDef ret               = HAL_OK;
 800b428:	231b      	movs	r3, #27
 800b42a:	2258      	movs	r2, #88	; 0x58
 800b42c:	18ba      	adds	r2, r7, r2
 800b42e:	18d2      	adds	r2, r2, r3
 800b430:	2300      	movs	r3, #0
 800b432:	7013      	strb	r3, [r2, #0]
  uint32_t lpuart_ker_ck_pres         = 0x00000000U;
 800b434:	2300      	movs	r3, #0
 800b436:	66fb      	str	r3, [r7, #108]	; 0x6c
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800b438:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800b43a:	689a      	ldr	r2, [r3, #8]
 800b43c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800b43e:	691b      	ldr	r3, [r3, #16]
 800b440:	431a      	orrs	r2, r3
 800b442:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800b444:	695b      	ldr	r3, [r3, #20]
 800b446:	431a      	orrs	r2, r3
 800b448:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800b44a:	69db      	ldr	r3, [r3, #28]
 800b44c:	4313      	orrs	r3, r2
 800b44e:	67fb      	str	r3, [r7, #124]	; 0x7c
  tmpreg |= (uint32_t)huart->FifoMode;
 800b450:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800b452:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 800b454:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800b456:	4313      	orrs	r3, r2
 800b458:	67fb      	str	r3, [r7, #124]	; 0x7c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800b45a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800b45c:	681b      	ldr	r3, [r3, #0]
 800b45e:	681a      	ldr	r2, [r3, #0]
 800b460:	4bbe      	ldr	r3, [pc, #760]	; (800b75c <UART_SetConfig+0x340>)
 800b462:	401a      	ands	r2, r3
 800b464:	0011      	movs	r1, r2
 800b466:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800b468:	681a      	ldr	r2, [r3, #0]
 800b46a:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800b46c:	430b      	orrs	r3, r1
 800b46e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800b470:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800b472:	681b      	ldr	r3, [r3, #0]
 800b474:	685a      	ldr	r2, [r3, #4]
 800b476:	4bba      	ldr	r3, [pc, #744]	; (800b760 <UART_SetConfig+0x344>)
 800b478:	401a      	ands	r2, r3
 800b47a:	0010      	movs	r0, r2
 800b47c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800b47e:	68d9      	ldr	r1, [r3, #12]
 800b480:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800b482:	681a      	ldr	r2, [r3, #0]
 800b484:	0003      	movs	r3, r0
 800b486:	430b      	orrs	r3, r1
 800b488:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800b48a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800b48c:	699b      	ldr	r3, [r3, #24]
 800b48e:	67fb      	str	r3, [r7, #124]	; 0x7c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800b490:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800b492:	681a      	ldr	r2, [r3, #0]
 800b494:	4bb3      	ldr	r3, [pc, #716]	; (800b764 <UART_SetConfig+0x348>)
 800b496:	429a      	cmp	r2, r3
 800b498:	d004      	beq.n	800b4a4 <UART_SetConfig+0x88>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800b49a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800b49c:	6a1a      	ldr	r2, [r3, #32]
 800b49e:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800b4a0:	4313      	orrs	r3, r2
 800b4a2:	67fb      	str	r3, [r7, #124]	; 0x7c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800b4a4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800b4a6:	681b      	ldr	r3, [r3, #0]
 800b4a8:	689a      	ldr	r2, [r3, #8]
 800b4aa:	4baf      	ldr	r3, [pc, #700]	; (800b768 <UART_SetConfig+0x34c>)
 800b4ac:	401a      	ands	r2, r3
 800b4ae:	0011      	movs	r1, r2
 800b4b0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800b4b2:	681a      	ldr	r2, [r3, #0]
 800b4b4:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800b4b6:	430b      	orrs	r3, r1
 800b4b8:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800b4ba:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800b4bc:	681b      	ldr	r3, [r3, #0]
 800b4be:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b4c0:	230f      	movs	r3, #15
 800b4c2:	439a      	bics	r2, r3
 800b4c4:	0010      	movs	r0, r2
 800b4c6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800b4c8:	6a59      	ldr	r1, [r3, #36]	; 0x24
 800b4ca:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800b4cc:	681a      	ldr	r2, [r3, #0]
 800b4ce:	0003      	movs	r3, r0
 800b4d0:	430b      	orrs	r3, r1
 800b4d2:	62d3      	str	r3, [r2, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800b4d4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800b4d6:	681a      	ldr	r2, [r3, #0]
 800b4d8:	4ba4      	ldr	r3, [pc, #656]	; (800b76c <UART_SetConfig+0x350>)
 800b4da:	429a      	cmp	r2, r3
 800b4dc:	d12f      	bne.n	800b53e <UART_SetConfig+0x122>
 800b4de:	4ba4      	ldr	r3, [pc, #656]	; (800b770 <UART_SetConfig+0x354>)
 800b4e0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800b4e2:	2303      	movs	r3, #3
 800b4e4:	4013      	ands	r3, r2
 800b4e6:	2b01      	cmp	r3, #1
 800b4e8:	d013      	beq.n	800b512 <UART_SetConfig+0xf6>
 800b4ea:	d304      	bcc.n	800b4f6 <UART_SetConfig+0xda>
 800b4ec:	2b02      	cmp	r3, #2
 800b4ee:	d009      	beq.n	800b504 <UART_SetConfig+0xe8>
 800b4f0:	2b03      	cmp	r3, #3
 800b4f2:	d015      	beq.n	800b520 <UART_SetConfig+0x104>
 800b4f4:	e01b      	b.n	800b52e <UART_SetConfig+0x112>
 800b4f6:	2323      	movs	r3, #35	; 0x23
 800b4f8:	2258      	movs	r2, #88	; 0x58
 800b4fa:	18ba      	adds	r2, r7, r2
 800b4fc:	18d2      	adds	r2, r2, r3
 800b4fe:	2300      	movs	r3, #0
 800b500:	7013      	strb	r3, [r2, #0]
 800b502:	e070      	b.n	800b5e6 <UART_SetConfig+0x1ca>
 800b504:	2323      	movs	r3, #35	; 0x23
 800b506:	2258      	movs	r2, #88	; 0x58
 800b508:	18ba      	adds	r2, r7, r2
 800b50a:	18d2      	adds	r2, r2, r3
 800b50c:	2302      	movs	r3, #2
 800b50e:	7013      	strb	r3, [r2, #0]
 800b510:	e069      	b.n	800b5e6 <UART_SetConfig+0x1ca>
 800b512:	2323      	movs	r3, #35	; 0x23
 800b514:	2258      	movs	r2, #88	; 0x58
 800b516:	18ba      	adds	r2, r7, r2
 800b518:	18d2      	adds	r2, r2, r3
 800b51a:	2304      	movs	r3, #4
 800b51c:	7013      	strb	r3, [r2, #0]
 800b51e:	e062      	b.n	800b5e6 <UART_SetConfig+0x1ca>
 800b520:	2323      	movs	r3, #35	; 0x23
 800b522:	2258      	movs	r2, #88	; 0x58
 800b524:	18ba      	adds	r2, r7, r2
 800b526:	18d2      	adds	r2, r2, r3
 800b528:	2308      	movs	r3, #8
 800b52a:	7013      	strb	r3, [r2, #0]
 800b52c:	e05b      	b.n	800b5e6 <UART_SetConfig+0x1ca>
 800b52e:	2323      	movs	r3, #35	; 0x23
 800b530:	2258      	movs	r2, #88	; 0x58
 800b532:	18ba      	adds	r2, r7, r2
 800b534:	18d2      	adds	r2, r2, r3
 800b536:	2310      	movs	r3, #16
 800b538:	7013      	strb	r3, [r2, #0]
 800b53a:	46c0      	nop			; (mov r8, r8)
 800b53c:	e053      	b.n	800b5e6 <UART_SetConfig+0x1ca>
 800b53e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800b540:	681a      	ldr	r2, [r3, #0]
 800b542:	4b8c      	ldr	r3, [pc, #560]	; (800b774 <UART_SetConfig+0x358>)
 800b544:	429a      	cmp	r2, r3
 800b546:	d106      	bne.n	800b556 <UART_SetConfig+0x13a>
 800b548:	2323      	movs	r3, #35	; 0x23
 800b54a:	2258      	movs	r2, #88	; 0x58
 800b54c:	18ba      	adds	r2, r7, r2
 800b54e:	18d2      	adds	r2, r2, r3
 800b550:	2300      	movs	r3, #0
 800b552:	7013      	strb	r3, [r2, #0]
 800b554:	e047      	b.n	800b5e6 <UART_SetConfig+0x1ca>
 800b556:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800b558:	681a      	ldr	r2, [r3, #0]
 800b55a:	4b82      	ldr	r3, [pc, #520]	; (800b764 <UART_SetConfig+0x348>)
 800b55c:	429a      	cmp	r2, r3
 800b55e:	d13c      	bne.n	800b5da <UART_SetConfig+0x1be>
 800b560:	4b83      	ldr	r3, [pc, #524]	; (800b770 <UART_SetConfig+0x354>)
 800b562:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800b564:	23c0      	movs	r3, #192	; 0xc0
 800b566:	011b      	lsls	r3, r3, #4
 800b568:	401a      	ands	r2, r3
 800b56a:	2380      	movs	r3, #128	; 0x80
 800b56c:	00db      	lsls	r3, r3, #3
 800b56e:	429a      	cmp	r2, r3
 800b570:	d01d      	beq.n	800b5ae <UART_SetConfig+0x192>
 800b572:	2380      	movs	r3, #128	; 0x80
 800b574:	00db      	lsls	r3, r3, #3
 800b576:	429a      	cmp	r2, r3
 800b578:	d802      	bhi.n	800b580 <UART_SetConfig+0x164>
 800b57a:	2a00      	cmp	r2, #0
 800b57c:	d009      	beq.n	800b592 <UART_SetConfig+0x176>
 800b57e:	e024      	b.n	800b5ca <UART_SetConfig+0x1ae>
 800b580:	2380      	movs	r3, #128	; 0x80
 800b582:	011b      	lsls	r3, r3, #4
 800b584:	429a      	cmp	r2, r3
 800b586:	d00b      	beq.n	800b5a0 <UART_SetConfig+0x184>
 800b588:	23c0      	movs	r3, #192	; 0xc0
 800b58a:	011b      	lsls	r3, r3, #4
 800b58c:	429a      	cmp	r2, r3
 800b58e:	d015      	beq.n	800b5bc <UART_SetConfig+0x1a0>
 800b590:	e01b      	b.n	800b5ca <UART_SetConfig+0x1ae>
 800b592:	2323      	movs	r3, #35	; 0x23
 800b594:	2258      	movs	r2, #88	; 0x58
 800b596:	18ba      	adds	r2, r7, r2
 800b598:	18d2      	adds	r2, r2, r3
 800b59a:	2300      	movs	r3, #0
 800b59c:	7013      	strb	r3, [r2, #0]
 800b59e:	e022      	b.n	800b5e6 <UART_SetConfig+0x1ca>
 800b5a0:	2323      	movs	r3, #35	; 0x23
 800b5a2:	2258      	movs	r2, #88	; 0x58
 800b5a4:	18ba      	adds	r2, r7, r2
 800b5a6:	18d2      	adds	r2, r2, r3
 800b5a8:	2302      	movs	r3, #2
 800b5aa:	7013      	strb	r3, [r2, #0]
 800b5ac:	e01b      	b.n	800b5e6 <UART_SetConfig+0x1ca>
 800b5ae:	2323      	movs	r3, #35	; 0x23
 800b5b0:	2258      	movs	r2, #88	; 0x58
 800b5b2:	18ba      	adds	r2, r7, r2
 800b5b4:	18d2      	adds	r2, r2, r3
 800b5b6:	2304      	movs	r3, #4
 800b5b8:	7013      	strb	r3, [r2, #0]
 800b5ba:	e014      	b.n	800b5e6 <UART_SetConfig+0x1ca>
 800b5bc:	2323      	movs	r3, #35	; 0x23
 800b5be:	2258      	movs	r2, #88	; 0x58
 800b5c0:	18ba      	adds	r2, r7, r2
 800b5c2:	18d2      	adds	r2, r2, r3
 800b5c4:	2308      	movs	r3, #8
 800b5c6:	7013      	strb	r3, [r2, #0]
 800b5c8:	e00d      	b.n	800b5e6 <UART_SetConfig+0x1ca>
 800b5ca:	2323      	movs	r3, #35	; 0x23
 800b5cc:	2258      	movs	r2, #88	; 0x58
 800b5ce:	18ba      	adds	r2, r7, r2
 800b5d0:	18d2      	adds	r2, r2, r3
 800b5d2:	2310      	movs	r3, #16
 800b5d4:	7013      	strb	r3, [r2, #0]
 800b5d6:	46c0      	nop			; (mov r8, r8)
 800b5d8:	e005      	b.n	800b5e6 <UART_SetConfig+0x1ca>
 800b5da:	2323      	movs	r3, #35	; 0x23
 800b5dc:	2258      	movs	r2, #88	; 0x58
 800b5de:	18ba      	adds	r2, r7, r2
 800b5e0:	18d2      	adds	r2, r2, r3
 800b5e2:	2310      	movs	r3, #16
 800b5e4:	7013      	strb	r3, [r2, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800b5e6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800b5e8:	681a      	ldr	r2, [r3, #0]
 800b5ea:	4b5e      	ldr	r3, [pc, #376]	; (800b764 <UART_SetConfig+0x348>)
 800b5ec:	429a      	cmp	r2, r3
 800b5ee:	d001      	beq.n	800b5f4 <UART_SetConfig+0x1d8>
 800b5f0:	f000 fbe8 	bl	800bdc4 <UART_SetConfig+0x9a8>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800b5f4:	2323      	movs	r3, #35	; 0x23
 800b5f6:	2258      	movs	r2, #88	; 0x58
 800b5f8:	4694      	mov	ip, r2
 800b5fa:	44bc      	add	ip, r7
 800b5fc:	4463      	add	r3, ip
 800b5fe:	781b      	ldrb	r3, [r3, #0]
 800b600:	2b02      	cmp	r3, #2
 800b602:	d100      	bne.n	800b606 <UART_SetConfig+0x1ea>
 800b604:	e05e      	b.n	800b6c4 <UART_SetConfig+0x2a8>
 800b606:	dc02      	bgt.n	800b60e <UART_SetConfig+0x1f2>
 800b608:	2b00      	cmp	r3, #0
 800b60a:	d007      	beq.n	800b61c <UART_SetConfig+0x200>
 800b60c:	e174      	b.n	800b8f8 <UART_SetConfig+0x4dc>
 800b60e:	2b04      	cmp	r3, #4
 800b610:	d100      	bne.n	800b614 <UART_SetConfig+0x1f8>
 800b612:	e0c9      	b.n	800b7a8 <UART_SetConfig+0x38c>
 800b614:	2b08      	cmp	r3, #8
 800b616:	d100      	bne.n	800b61a <UART_SetConfig+0x1fe>
 800b618:	e11a      	b.n	800b850 <UART_SetConfig+0x434>
 800b61a:	e16d      	b.n	800b8f8 <UART_SetConfig+0x4dc>
    {
      case UART_CLOCKSOURCE_PCLK1:
        lpuart_ker_ck_pres = (HAL_RCC_GetPCLK1Freq() / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
 800b61c:	f7fe fe62 	bl	800a2e4 <HAL_RCC_GetPCLK1Freq>
 800b620:	0002      	movs	r2, r0
 800b622:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800b624:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b626:	2b00      	cmp	r3, #0
 800b628:	d044      	beq.n	800b6b4 <UART_SetConfig+0x298>
 800b62a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800b62c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b62e:	2b01      	cmp	r3, #1
 800b630:	d03e      	beq.n	800b6b0 <UART_SetConfig+0x294>
 800b632:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800b634:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b636:	2b02      	cmp	r3, #2
 800b638:	d038      	beq.n	800b6ac <UART_SetConfig+0x290>
 800b63a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800b63c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b63e:	2b03      	cmp	r3, #3
 800b640:	d032      	beq.n	800b6a8 <UART_SetConfig+0x28c>
 800b642:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800b644:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b646:	2b04      	cmp	r3, #4
 800b648:	d02c      	beq.n	800b6a4 <UART_SetConfig+0x288>
 800b64a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800b64c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b64e:	2b05      	cmp	r3, #5
 800b650:	d026      	beq.n	800b6a0 <UART_SetConfig+0x284>
 800b652:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800b654:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b656:	2b06      	cmp	r3, #6
 800b658:	d020      	beq.n	800b69c <UART_SetConfig+0x280>
 800b65a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800b65c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b65e:	2b07      	cmp	r3, #7
 800b660:	d01a      	beq.n	800b698 <UART_SetConfig+0x27c>
 800b662:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800b664:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b666:	2b08      	cmp	r3, #8
 800b668:	d014      	beq.n	800b694 <UART_SetConfig+0x278>
 800b66a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800b66c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b66e:	2b09      	cmp	r3, #9
 800b670:	d00e      	beq.n	800b690 <UART_SetConfig+0x274>
 800b672:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800b674:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b676:	2b0a      	cmp	r3, #10
 800b678:	d008      	beq.n	800b68c <UART_SetConfig+0x270>
 800b67a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800b67c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b67e:	2b0b      	cmp	r3, #11
 800b680:	d102      	bne.n	800b688 <UART_SetConfig+0x26c>
 800b682:	2380      	movs	r3, #128	; 0x80
 800b684:	005b      	lsls	r3, r3, #1
 800b686:	e016      	b.n	800b6b6 <UART_SetConfig+0x29a>
 800b688:	2301      	movs	r3, #1
 800b68a:	e014      	b.n	800b6b6 <UART_SetConfig+0x29a>
 800b68c:	2380      	movs	r3, #128	; 0x80
 800b68e:	e012      	b.n	800b6b6 <UART_SetConfig+0x29a>
 800b690:	2340      	movs	r3, #64	; 0x40
 800b692:	e010      	b.n	800b6b6 <UART_SetConfig+0x29a>
 800b694:	2320      	movs	r3, #32
 800b696:	e00e      	b.n	800b6b6 <UART_SetConfig+0x29a>
 800b698:	2310      	movs	r3, #16
 800b69a:	e00c      	b.n	800b6b6 <UART_SetConfig+0x29a>
 800b69c:	230c      	movs	r3, #12
 800b69e:	e00a      	b.n	800b6b6 <UART_SetConfig+0x29a>
 800b6a0:	230a      	movs	r3, #10
 800b6a2:	e008      	b.n	800b6b6 <UART_SetConfig+0x29a>
 800b6a4:	2308      	movs	r3, #8
 800b6a6:	e006      	b.n	800b6b6 <UART_SetConfig+0x29a>
 800b6a8:	2306      	movs	r3, #6
 800b6aa:	e004      	b.n	800b6b6 <UART_SetConfig+0x29a>
 800b6ac:	2304      	movs	r3, #4
 800b6ae:	e002      	b.n	800b6b6 <UART_SetConfig+0x29a>
 800b6b0:	2302      	movs	r3, #2
 800b6b2:	e000      	b.n	800b6b6 <UART_SetConfig+0x29a>
 800b6b4:	2301      	movs	r3, #1
 800b6b6:	0019      	movs	r1, r3
 800b6b8:	0010      	movs	r0, r2
 800b6ba:	f7f4 fd23 	bl	8000104 <__udivsi3>
 800b6be:	0003      	movs	r3, r0
 800b6c0:	66fb      	str	r3, [r7, #108]	; 0x6c
        break;
 800b6c2:	e120      	b.n	800b906 <UART_SetConfig+0x4ea>
      case UART_CLOCKSOURCE_HSI:
        lpuart_ker_ck_pres = ((uint32_t)HSI_VALUE / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
 800b6c4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800b6c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b6c8:	2b00      	cmp	r3, #0
 800b6ca:	d043      	beq.n	800b754 <UART_SetConfig+0x338>
 800b6cc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800b6ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b6d0:	2b01      	cmp	r3, #1
 800b6d2:	d03d      	beq.n	800b750 <UART_SetConfig+0x334>
 800b6d4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800b6d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b6d8:	2b02      	cmp	r3, #2
 800b6da:	d037      	beq.n	800b74c <UART_SetConfig+0x330>
 800b6dc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800b6de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b6e0:	2b03      	cmp	r3, #3
 800b6e2:	d031      	beq.n	800b748 <UART_SetConfig+0x32c>
 800b6e4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800b6e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b6e8:	2b04      	cmp	r3, #4
 800b6ea:	d02b      	beq.n	800b744 <UART_SetConfig+0x328>
 800b6ec:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800b6ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b6f0:	2b05      	cmp	r3, #5
 800b6f2:	d025      	beq.n	800b740 <UART_SetConfig+0x324>
 800b6f4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800b6f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b6f8:	2b06      	cmp	r3, #6
 800b6fa:	d01f      	beq.n	800b73c <UART_SetConfig+0x320>
 800b6fc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800b6fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b700:	2b07      	cmp	r3, #7
 800b702:	d019      	beq.n	800b738 <UART_SetConfig+0x31c>
 800b704:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800b706:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b708:	2b08      	cmp	r3, #8
 800b70a:	d013      	beq.n	800b734 <UART_SetConfig+0x318>
 800b70c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800b70e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b710:	2b09      	cmp	r3, #9
 800b712:	d00d      	beq.n	800b730 <UART_SetConfig+0x314>
 800b714:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800b716:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b718:	2b0a      	cmp	r3, #10
 800b71a:	d007      	beq.n	800b72c <UART_SetConfig+0x310>
 800b71c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800b71e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b720:	2b0b      	cmp	r3, #11
 800b722:	d101      	bne.n	800b728 <UART_SetConfig+0x30c>
 800b724:	4b14      	ldr	r3, [pc, #80]	; (800b778 <UART_SetConfig+0x35c>)
 800b726:	e016      	b.n	800b756 <UART_SetConfig+0x33a>
 800b728:	4b14      	ldr	r3, [pc, #80]	; (800b77c <UART_SetConfig+0x360>)
 800b72a:	e014      	b.n	800b756 <UART_SetConfig+0x33a>
 800b72c:	4b14      	ldr	r3, [pc, #80]	; (800b780 <UART_SetConfig+0x364>)
 800b72e:	e012      	b.n	800b756 <UART_SetConfig+0x33a>
 800b730:	4b14      	ldr	r3, [pc, #80]	; (800b784 <UART_SetConfig+0x368>)
 800b732:	e010      	b.n	800b756 <UART_SetConfig+0x33a>
 800b734:	4b14      	ldr	r3, [pc, #80]	; (800b788 <UART_SetConfig+0x36c>)
 800b736:	e00e      	b.n	800b756 <UART_SetConfig+0x33a>
 800b738:	4b14      	ldr	r3, [pc, #80]	; (800b78c <UART_SetConfig+0x370>)
 800b73a:	e00c      	b.n	800b756 <UART_SetConfig+0x33a>
 800b73c:	4b14      	ldr	r3, [pc, #80]	; (800b790 <UART_SetConfig+0x374>)
 800b73e:	e00a      	b.n	800b756 <UART_SetConfig+0x33a>
 800b740:	4b14      	ldr	r3, [pc, #80]	; (800b794 <UART_SetConfig+0x378>)
 800b742:	e008      	b.n	800b756 <UART_SetConfig+0x33a>
 800b744:	4b14      	ldr	r3, [pc, #80]	; (800b798 <UART_SetConfig+0x37c>)
 800b746:	e006      	b.n	800b756 <UART_SetConfig+0x33a>
 800b748:	4b14      	ldr	r3, [pc, #80]	; (800b79c <UART_SetConfig+0x380>)
 800b74a:	e004      	b.n	800b756 <UART_SetConfig+0x33a>
 800b74c:	4b14      	ldr	r3, [pc, #80]	; (800b7a0 <UART_SetConfig+0x384>)
 800b74e:	e002      	b.n	800b756 <UART_SetConfig+0x33a>
 800b750:	4b14      	ldr	r3, [pc, #80]	; (800b7a4 <UART_SetConfig+0x388>)
 800b752:	e000      	b.n	800b756 <UART_SetConfig+0x33a>
 800b754:	4b09      	ldr	r3, [pc, #36]	; (800b77c <UART_SetConfig+0x360>)
 800b756:	66fb      	str	r3, [r7, #108]	; 0x6c
        break;
 800b758:	e0d5      	b.n	800b906 <UART_SetConfig+0x4ea>
 800b75a:	46c0      	nop			; (mov r8, r8)
 800b75c:	cfff69f3 	.word	0xcfff69f3
 800b760:	ffffcfff 	.word	0xffffcfff
 800b764:	40008000 	.word	0x40008000
 800b768:	11fff4ff 	.word	0x11fff4ff
 800b76c:	40013800 	.word	0x40013800
 800b770:	40021000 	.word	0x40021000
 800b774:	40004400 	.word	0x40004400
 800b778:	0000f424 	.word	0x0000f424
 800b77c:	00f42400 	.word	0x00f42400
 800b780:	0001e848 	.word	0x0001e848
 800b784:	0003d090 	.word	0x0003d090
 800b788:	0007a120 	.word	0x0007a120
 800b78c:	000f4240 	.word	0x000f4240
 800b790:	00145855 	.word	0x00145855
 800b794:	00186a00 	.word	0x00186a00
 800b798:	001e8480 	.word	0x001e8480
 800b79c:	0028b0aa 	.word	0x0028b0aa
 800b7a0:	003d0900 	.word	0x003d0900
 800b7a4:	007a1200 	.word	0x007a1200
      case UART_CLOCKSOURCE_SYSCLK:
        lpuart_ker_ck_pres = (HAL_RCC_GetSysClockFreq() / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
 800b7a8:	f7fe fd10 	bl	800a1cc <HAL_RCC_GetSysClockFreq>
 800b7ac:	0002      	movs	r2, r0
 800b7ae:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800b7b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b7b2:	2b00      	cmp	r3, #0
 800b7b4:	d044      	beq.n	800b840 <UART_SetConfig+0x424>
 800b7b6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800b7b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b7ba:	2b01      	cmp	r3, #1
 800b7bc:	d03e      	beq.n	800b83c <UART_SetConfig+0x420>
 800b7be:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800b7c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b7c2:	2b02      	cmp	r3, #2
 800b7c4:	d038      	beq.n	800b838 <UART_SetConfig+0x41c>
 800b7c6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800b7c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b7ca:	2b03      	cmp	r3, #3
 800b7cc:	d032      	beq.n	800b834 <UART_SetConfig+0x418>
 800b7ce:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800b7d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b7d2:	2b04      	cmp	r3, #4
 800b7d4:	d02c      	beq.n	800b830 <UART_SetConfig+0x414>
 800b7d6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800b7d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b7da:	2b05      	cmp	r3, #5
 800b7dc:	d026      	beq.n	800b82c <UART_SetConfig+0x410>
 800b7de:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800b7e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b7e2:	2b06      	cmp	r3, #6
 800b7e4:	d020      	beq.n	800b828 <UART_SetConfig+0x40c>
 800b7e6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800b7e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b7ea:	2b07      	cmp	r3, #7
 800b7ec:	d01a      	beq.n	800b824 <UART_SetConfig+0x408>
 800b7ee:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800b7f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b7f2:	2b08      	cmp	r3, #8
 800b7f4:	d014      	beq.n	800b820 <UART_SetConfig+0x404>
 800b7f6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800b7f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b7fa:	2b09      	cmp	r3, #9
 800b7fc:	d00e      	beq.n	800b81c <UART_SetConfig+0x400>
 800b7fe:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800b800:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b802:	2b0a      	cmp	r3, #10
 800b804:	d008      	beq.n	800b818 <UART_SetConfig+0x3fc>
 800b806:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800b808:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b80a:	2b0b      	cmp	r3, #11
 800b80c:	d102      	bne.n	800b814 <UART_SetConfig+0x3f8>
 800b80e:	2380      	movs	r3, #128	; 0x80
 800b810:	005b      	lsls	r3, r3, #1
 800b812:	e016      	b.n	800b842 <UART_SetConfig+0x426>
 800b814:	2301      	movs	r3, #1
 800b816:	e014      	b.n	800b842 <UART_SetConfig+0x426>
 800b818:	2380      	movs	r3, #128	; 0x80
 800b81a:	e012      	b.n	800b842 <UART_SetConfig+0x426>
 800b81c:	2340      	movs	r3, #64	; 0x40
 800b81e:	e010      	b.n	800b842 <UART_SetConfig+0x426>
 800b820:	2320      	movs	r3, #32
 800b822:	e00e      	b.n	800b842 <UART_SetConfig+0x426>
 800b824:	2310      	movs	r3, #16
 800b826:	e00c      	b.n	800b842 <UART_SetConfig+0x426>
 800b828:	230c      	movs	r3, #12
 800b82a:	e00a      	b.n	800b842 <UART_SetConfig+0x426>
 800b82c:	230a      	movs	r3, #10
 800b82e:	e008      	b.n	800b842 <UART_SetConfig+0x426>
 800b830:	2308      	movs	r3, #8
 800b832:	e006      	b.n	800b842 <UART_SetConfig+0x426>
 800b834:	2306      	movs	r3, #6
 800b836:	e004      	b.n	800b842 <UART_SetConfig+0x426>
 800b838:	2304      	movs	r3, #4
 800b83a:	e002      	b.n	800b842 <UART_SetConfig+0x426>
 800b83c:	2302      	movs	r3, #2
 800b83e:	e000      	b.n	800b842 <UART_SetConfig+0x426>
 800b840:	2301      	movs	r3, #1
 800b842:	0019      	movs	r1, r3
 800b844:	0010      	movs	r0, r2
 800b846:	f7f4 fc5d 	bl	8000104 <__udivsi3>
 800b84a:	0003      	movs	r3, r0
 800b84c:	66fb      	str	r3, [r7, #108]	; 0x6c
        break;
 800b84e:	e05a      	b.n	800b906 <UART_SetConfig+0x4ea>
      case UART_CLOCKSOURCE_LSE:
        lpuart_ker_ck_pres = ((uint32_t)LSE_VALUE / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
 800b850:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800b852:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b854:	2b00      	cmp	r3, #0
 800b856:	d04b      	beq.n	800b8f0 <UART_SetConfig+0x4d4>
 800b858:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800b85a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b85c:	2b01      	cmp	r3, #1
 800b85e:	d044      	beq.n	800b8ea <UART_SetConfig+0x4ce>
 800b860:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800b862:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b864:	2b02      	cmp	r3, #2
 800b866:	d03d      	beq.n	800b8e4 <UART_SetConfig+0x4c8>
 800b868:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800b86a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b86c:	2b03      	cmp	r3, #3
 800b86e:	d037      	beq.n	800b8e0 <UART_SetConfig+0x4c4>
 800b870:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800b872:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b874:	2b04      	cmp	r3, #4
 800b876:	d030      	beq.n	800b8da <UART_SetConfig+0x4be>
 800b878:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800b87a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b87c:	2b05      	cmp	r3, #5
 800b87e:	d02a      	beq.n	800b8d6 <UART_SetConfig+0x4ba>
 800b880:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800b882:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b884:	2b06      	cmp	r3, #6
 800b886:	d024      	beq.n	800b8d2 <UART_SetConfig+0x4b6>
 800b888:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800b88a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b88c:	2b07      	cmp	r3, #7
 800b88e:	d01d      	beq.n	800b8cc <UART_SetConfig+0x4b0>
 800b890:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800b892:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b894:	2b08      	cmp	r3, #8
 800b896:	d016      	beq.n	800b8c6 <UART_SetConfig+0x4aa>
 800b898:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800b89a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b89c:	2b09      	cmp	r3, #9
 800b89e:	d00f      	beq.n	800b8c0 <UART_SetConfig+0x4a4>
 800b8a0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800b8a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b8a4:	2b0a      	cmp	r3, #10
 800b8a6:	d008      	beq.n	800b8ba <UART_SetConfig+0x49e>
 800b8a8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800b8aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b8ac:	2b0b      	cmp	r3, #11
 800b8ae:	d101      	bne.n	800b8b4 <UART_SetConfig+0x498>
 800b8b0:	2380      	movs	r3, #128	; 0x80
 800b8b2:	e01f      	b.n	800b8f4 <UART_SetConfig+0x4d8>
 800b8b4:	2380      	movs	r3, #128	; 0x80
 800b8b6:	021b      	lsls	r3, r3, #8
 800b8b8:	e01c      	b.n	800b8f4 <UART_SetConfig+0x4d8>
 800b8ba:	2380      	movs	r3, #128	; 0x80
 800b8bc:	005b      	lsls	r3, r3, #1
 800b8be:	e019      	b.n	800b8f4 <UART_SetConfig+0x4d8>
 800b8c0:	2380      	movs	r3, #128	; 0x80
 800b8c2:	009b      	lsls	r3, r3, #2
 800b8c4:	e016      	b.n	800b8f4 <UART_SetConfig+0x4d8>
 800b8c6:	2380      	movs	r3, #128	; 0x80
 800b8c8:	00db      	lsls	r3, r3, #3
 800b8ca:	e013      	b.n	800b8f4 <UART_SetConfig+0x4d8>
 800b8cc:	2380      	movs	r3, #128	; 0x80
 800b8ce:	011b      	lsls	r3, r3, #4
 800b8d0:	e010      	b.n	800b8f4 <UART_SetConfig+0x4d8>
 800b8d2:	4bbf      	ldr	r3, [pc, #764]	; (800bbd0 <UART_SetConfig+0x7b4>)
 800b8d4:	e00e      	b.n	800b8f4 <UART_SetConfig+0x4d8>
 800b8d6:	4bbf      	ldr	r3, [pc, #764]	; (800bbd4 <UART_SetConfig+0x7b8>)
 800b8d8:	e00c      	b.n	800b8f4 <UART_SetConfig+0x4d8>
 800b8da:	2380      	movs	r3, #128	; 0x80
 800b8dc:	015b      	lsls	r3, r3, #5
 800b8de:	e009      	b.n	800b8f4 <UART_SetConfig+0x4d8>
 800b8e0:	4bbd      	ldr	r3, [pc, #756]	; (800bbd8 <UART_SetConfig+0x7bc>)
 800b8e2:	e007      	b.n	800b8f4 <UART_SetConfig+0x4d8>
 800b8e4:	2380      	movs	r3, #128	; 0x80
 800b8e6:	019b      	lsls	r3, r3, #6
 800b8e8:	e004      	b.n	800b8f4 <UART_SetConfig+0x4d8>
 800b8ea:	2380      	movs	r3, #128	; 0x80
 800b8ec:	01db      	lsls	r3, r3, #7
 800b8ee:	e001      	b.n	800b8f4 <UART_SetConfig+0x4d8>
 800b8f0:	2380      	movs	r3, #128	; 0x80
 800b8f2:	021b      	lsls	r3, r3, #8
 800b8f4:	66fb      	str	r3, [r7, #108]	; 0x6c
        break;
 800b8f6:	e006      	b.n	800b906 <UART_SetConfig+0x4ea>
      default:
        ret = HAL_ERROR;
 800b8f8:	231b      	movs	r3, #27
 800b8fa:	2258      	movs	r2, #88	; 0x58
 800b8fc:	18ba      	adds	r2, r7, r2
 800b8fe:	18d2      	adds	r2, r2, r3
 800b900:	2301      	movs	r3, #1
 800b902:	7013      	strb	r3, [r2, #0]
        break;
 800b904:	46c0      	nop			; (mov r8, r8)
    }

    /* if proper clock source reported */
    if (lpuart_ker_ck_pres != 0U)
 800b906:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800b908:	2b00      	cmp	r3, #0
 800b90a:	d101      	bne.n	800b910 <UART_SetConfig+0x4f4>
 800b90c:	f000 fe14 	bl	800c538 <UART_SetConfig+0x111c>
    {
      /* ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800b910:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800b912:	685a      	ldr	r2, [r3, #4]
 800b914:	0013      	movs	r3, r2
 800b916:	005b      	lsls	r3, r3, #1
 800b918:	189a      	adds	r2, r3, r2
 800b91a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800b91c:	4293      	cmp	r3, r2
 800b91e:	d305      	bcc.n	800b92c <UART_SetConfig+0x510>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800b920:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800b922:	685b      	ldr	r3, [r3, #4]
 800b924:	031a      	lsls	r2, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800b926:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800b928:	4293      	cmp	r3, r2
 800b92a:	d908      	bls.n	800b93e <UART_SetConfig+0x522>
      {
        ret = HAL_ERROR;
 800b92c:	231b      	movs	r3, #27
 800b92e:	2258      	movs	r2, #88	; 0x58
 800b930:	4694      	mov	ip, r2
 800b932:	44bc      	add	ip, r7
 800b934:	4463      	add	r3, ip
 800b936:	2201      	movs	r2, #1
 800b938:	701a      	strb	r2, [r3, #0]
 800b93a:	f000 fdfd 	bl	800c538 <UART_SetConfig+0x111c>
      }
      else
      {
        switch (clocksource)
 800b93e:	2323      	movs	r3, #35	; 0x23
 800b940:	2258      	movs	r2, #88	; 0x58
 800b942:	4694      	mov	ip, r2
 800b944:	44bc      	add	ip, r7
 800b946:	4463      	add	r3, ip
 800b948:	781b      	ldrb	r3, [r3, #0]
 800b94a:	2b02      	cmp	r3, #2
 800b94c:	d100      	bne.n	800b950 <UART_SetConfig+0x534>
 800b94e:	e08c      	b.n	800ba6a <UART_SetConfig+0x64e>
 800b950:	dc02      	bgt.n	800b958 <UART_SetConfig+0x53c>
 800b952:	2b00      	cmp	r3, #0
 800b954:	d007      	beq.n	800b966 <UART_SetConfig+0x54a>
 800b956:	e216      	b.n	800bd86 <UART_SetConfig+0x96a>
 800b958:	2b04      	cmp	r3, #4
 800b95a:	d100      	bne.n	800b95e <UART_SetConfig+0x542>
 800b95c:	e0f2      	b.n	800bb44 <UART_SetConfig+0x728>
 800b95e:	2b08      	cmp	r3, #8
 800b960:	d100      	bne.n	800b964 <UART_SetConfig+0x548>
 800b962:	e199      	b.n	800bc98 <UART_SetConfig+0x87c>
 800b964:	e20f      	b.n	800bd86 <UART_SetConfig+0x96a>
        {
          case UART_CLOCKSOURCE_PCLK1:
            pclk = HAL_RCC_GetPCLK1Freq();
 800b966:	f7fe fcbd 	bl	800a2e4 <HAL_RCC_GetPCLK1Freq>
 800b96a:	0003      	movs	r3, r0
 800b96c:	66bb      	str	r3, [r7, #104]	; 0x68
            usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800b96e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800b970:	64bb      	str	r3, [r7, #72]	; 0x48
 800b972:	2300      	movs	r3, #0
 800b974:	64fb      	str	r3, [r7, #76]	; 0x4c
 800b976:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800b978:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b97a:	2b00      	cmp	r3, #0
 800b97c:	d050      	beq.n	800ba20 <UART_SetConfig+0x604>
 800b97e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800b980:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b982:	2b01      	cmp	r3, #1
 800b984:	d049      	beq.n	800ba1a <UART_SetConfig+0x5fe>
 800b986:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800b988:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b98a:	2b02      	cmp	r3, #2
 800b98c:	d042      	beq.n	800ba14 <UART_SetConfig+0x5f8>
 800b98e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800b990:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b992:	2b03      	cmp	r3, #3
 800b994:	d03b      	beq.n	800ba0e <UART_SetConfig+0x5f2>
 800b996:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800b998:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b99a:	2b04      	cmp	r3, #4
 800b99c:	d034      	beq.n	800ba08 <UART_SetConfig+0x5ec>
 800b99e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800b9a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b9a2:	2b05      	cmp	r3, #5
 800b9a4:	d02d      	beq.n	800ba02 <UART_SetConfig+0x5e6>
 800b9a6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800b9a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b9aa:	2b06      	cmp	r3, #6
 800b9ac:	d026      	beq.n	800b9fc <UART_SetConfig+0x5e0>
 800b9ae:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800b9b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b9b2:	2b07      	cmp	r3, #7
 800b9b4:	d01f      	beq.n	800b9f6 <UART_SetConfig+0x5da>
 800b9b6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800b9b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b9ba:	2b08      	cmp	r3, #8
 800b9bc:	d018      	beq.n	800b9f0 <UART_SetConfig+0x5d4>
 800b9be:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800b9c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b9c2:	2b09      	cmp	r3, #9
 800b9c4:	d011      	beq.n	800b9ea <UART_SetConfig+0x5ce>
 800b9c6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800b9c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b9ca:	2b0a      	cmp	r3, #10
 800b9cc:	d00a      	beq.n	800b9e4 <UART_SetConfig+0x5c8>
 800b9ce:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800b9d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b9d2:	2b0b      	cmp	r3, #11
 800b9d4:	d103      	bne.n	800b9de <UART_SetConfig+0x5c2>
 800b9d6:	2380      	movs	r3, #128	; 0x80
 800b9d8:	005b      	lsls	r3, r3, #1
 800b9da:	2400      	movs	r4, #0
 800b9dc:	e022      	b.n	800ba24 <UART_SetConfig+0x608>
 800b9de:	2301      	movs	r3, #1
 800b9e0:	2400      	movs	r4, #0
 800b9e2:	e01f      	b.n	800ba24 <UART_SetConfig+0x608>
 800b9e4:	2380      	movs	r3, #128	; 0x80
 800b9e6:	2400      	movs	r4, #0
 800b9e8:	e01c      	b.n	800ba24 <UART_SetConfig+0x608>
 800b9ea:	2340      	movs	r3, #64	; 0x40
 800b9ec:	2400      	movs	r4, #0
 800b9ee:	e019      	b.n	800ba24 <UART_SetConfig+0x608>
 800b9f0:	2320      	movs	r3, #32
 800b9f2:	2400      	movs	r4, #0
 800b9f4:	e016      	b.n	800ba24 <UART_SetConfig+0x608>
 800b9f6:	2310      	movs	r3, #16
 800b9f8:	2400      	movs	r4, #0
 800b9fa:	e013      	b.n	800ba24 <UART_SetConfig+0x608>
 800b9fc:	230c      	movs	r3, #12
 800b9fe:	2400      	movs	r4, #0
 800ba00:	e010      	b.n	800ba24 <UART_SetConfig+0x608>
 800ba02:	230a      	movs	r3, #10
 800ba04:	2400      	movs	r4, #0
 800ba06:	e00d      	b.n	800ba24 <UART_SetConfig+0x608>
 800ba08:	2308      	movs	r3, #8
 800ba0a:	2400      	movs	r4, #0
 800ba0c:	e00a      	b.n	800ba24 <UART_SetConfig+0x608>
 800ba0e:	2306      	movs	r3, #6
 800ba10:	2400      	movs	r4, #0
 800ba12:	e007      	b.n	800ba24 <UART_SetConfig+0x608>
 800ba14:	2304      	movs	r3, #4
 800ba16:	2400      	movs	r4, #0
 800ba18:	e004      	b.n	800ba24 <UART_SetConfig+0x608>
 800ba1a:	2302      	movs	r3, #2
 800ba1c:	2400      	movs	r4, #0
 800ba1e:	e001      	b.n	800ba24 <UART_SetConfig+0x608>
 800ba20:	2301      	movs	r3, #1
 800ba22:	2400      	movs	r4, #0
 800ba24:	001a      	movs	r2, r3
 800ba26:	0023      	movs	r3, r4
 800ba28:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 800ba2a:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800ba2c:	f7f4 fd58 	bl	80004e0 <__aeabi_uldivmod>
 800ba30:	0003      	movs	r3, r0
 800ba32:	000c      	movs	r4, r1
 800ba34:	0e1a      	lsrs	r2, r3, #24
 800ba36:	0226      	lsls	r6, r4, #8
 800ba38:	4316      	orrs	r6, r2
 800ba3a:	021d      	lsls	r5, r3, #8
 800ba3c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800ba3e:	685b      	ldr	r3, [r3, #4]
 800ba40:	085b      	lsrs	r3, r3, #1
 800ba42:	643b      	str	r3, [r7, #64]	; 0x40
 800ba44:	2300      	movs	r3, #0
 800ba46:	647b      	str	r3, [r7, #68]	; 0x44
 800ba48:	6c38      	ldr	r0, [r7, #64]	; 0x40
 800ba4a:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800ba4c:	1940      	adds	r0, r0, r5
 800ba4e:	4171      	adcs	r1, r6
 800ba50:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800ba52:	685b      	ldr	r3, [r3, #4]
 800ba54:	63bb      	str	r3, [r7, #56]	; 0x38
 800ba56:	2300      	movs	r3, #0
 800ba58:	63fb      	str	r3, [r7, #60]	; 0x3c
 800ba5a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800ba5c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ba5e:	f7f4 fd3f 	bl	80004e0 <__aeabi_uldivmod>
 800ba62:	0003      	movs	r3, r0
 800ba64:	000c      	movs	r4, r1
 800ba66:	677b      	str	r3, [r7, #116]	; 0x74
            break;
 800ba68:	e195      	b.n	800bd96 <UART_SetConfig+0x97a>
          case UART_CLOCKSOURCE_HSI:
            usartdiv = (uint32_t)(UART_DIV_LPUART(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800ba6a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800ba6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ba6e:	2b00      	cmp	r3, #0
 800ba70:	d04f      	beq.n	800bb12 <UART_SetConfig+0x6f6>
 800ba72:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800ba74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ba76:	2b01      	cmp	r3, #1
 800ba78:	d048      	beq.n	800bb0c <UART_SetConfig+0x6f0>
 800ba7a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800ba7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ba7e:	2b02      	cmp	r3, #2
 800ba80:	d041      	beq.n	800bb06 <UART_SetConfig+0x6ea>
 800ba82:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800ba84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ba86:	2b03      	cmp	r3, #3
 800ba88:	d03a      	beq.n	800bb00 <UART_SetConfig+0x6e4>
 800ba8a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800ba8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ba8e:	2b04      	cmp	r3, #4
 800ba90:	d033      	beq.n	800bafa <UART_SetConfig+0x6de>
 800ba92:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800ba94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ba96:	2b05      	cmp	r3, #5
 800ba98:	d02c      	beq.n	800baf4 <UART_SetConfig+0x6d8>
 800ba9a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800ba9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ba9e:	2b06      	cmp	r3, #6
 800baa0:	d025      	beq.n	800baee <UART_SetConfig+0x6d2>
 800baa2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800baa4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800baa6:	2b07      	cmp	r3, #7
 800baa8:	d01e      	beq.n	800bae8 <UART_SetConfig+0x6cc>
 800baaa:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800baac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800baae:	2b08      	cmp	r3, #8
 800bab0:	d017      	beq.n	800bae2 <UART_SetConfig+0x6c6>
 800bab2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800bab4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bab6:	2b09      	cmp	r3, #9
 800bab8:	d010      	beq.n	800badc <UART_SetConfig+0x6c0>
 800baba:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800babc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800babe:	2b0a      	cmp	r3, #10
 800bac0:	d009      	beq.n	800bad6 <UART_SetConfig+0x6ba>
 800bac2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800bac4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bac6:	2b0b      	cmp	r3, #11
 800bac8:	d102      	bne.n	800bad0 <UART_SetConfig+0x6b4>
 800baca:	4b44      	ldr	r3, [pc, #272]	; (800bbdc <UART_SetConfig+0x7c0>)
 800bacc:	2400      	movs	r4, #0
 800bace:	e022      	b.n	800bb16 <UART_SetConfig+0x6fa>
 800bad0:	4b43      	ldr	r3, [pc, #268]	; (800bbe0 <UART_SetConfig+0x7c4>)
 800bad2:	2400      	movs	r4, #0
 800bad4:	e01f      	b.n	800bb16 <UART_SetConfig+0x6fa>
 800bad6:	4b43      	ldr	r3, [pc, #268]	; (800bbe4 <UART_SetConfig+0x7c8>)
 800bad8:	2400      	movs	r4, #0
 800bada:	e01c      	b.n	800bb16 <UART_SetConfig+0x6fa>
 800badc:	4b42      	ldr	r3, [pc, #264]	; (800bbe8 <UART_SetConfig+0x7cc>)
 800bade:	2400      	movs	r4, #0
 800bae0:	e019      	b.n	800bb16 <UART_SetConfig+0x6fa>
 800bae2:	4b42      	ldr	r3, [pc, #264]	; (800bbec <UART_SetConfig+0x7d0>)
 800bae4:	2400      	movs	r4, #0
 800bae6:	e016      	b.n	800bb16 <UART_SetConfig+0x6fa>
 800bae8:	4b41      	ldr	r3, [pc, #260]	; (800bbf0 <UART_SetConfig+0x7d4>)
 800baea:	2400      	movs	r4, #0
 800baec:	e013      	b.n	800bb16 <UART_SetConfig+0x6fa>
 800baee:	4b41      	ldr	r3, [pc, #260]	; (800bbf4 <UART_SetConfig+0x7d8>)
 800baf0:	2400      	movs	r4, #0
 800baf2:	e010      	b.n	800bb16 <UART_SetConfig+0x6fa>
 800baf4:	4b40      	ldr	r3, [pc, #256]	; (800bbf8 <UART_SetConfig+0x7dc>)
 800baf6:	2400      	movs	r4, #0
 800baf8:	e00d      	b.n	800bb16 <UART_SetConfig+0x6fa>
 800bafa:	4b40      	ldr	r3, [pc, #256]	; (800bbfc <UART_SetConfig+0x7e0>)
 800bafc:	2400      	movs	r4, #0
 800bafe:	e00a      	b.n	800bb16 <UART_SetConfig+0x6fa>
 800bb00:	4b3f      	ldr	r3, [pc, #252]	; (800bc00 <UART_SetConfig+0x7e4>)
 800bb02:	2400      	movs	r4, #0
 800bb04:	e007      	b.n	800bb16 <UART_SetConfig+0x6fa>
 800bb06:	4b3f      	ldr	r3, [pc, #252]	; (800bc04 <UART_SetConfig+0x7e8>)
 800bb08:	2400      	movs	r4, #0
 800bb0a:	e004      	b.n	800bb16 <UART_SetConfig+0x6fa>
 800bb0c:	4b3e      	ldr	r3, [pc, #248]	; (800bc08 <UART_SetConfig+0x7ec>)
 800bb0e:	2400      	movs	r4, #0
 800bb10:	e001      	b.n	800bb16 <UART_SetConfig+0x6fa>
 800bb12:	4b33      	ldr	r3, [pc, #204]	; (800bbe0 <UART_SetConfig+0x7c4>)
 800bb14:	2400      	movs	r4, #0
 800bb16:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800bb18:	6852      	ldr	r2, [r2, #4]
 800bb1a:	0852      	lsrs	r2, r2, #1
 800bb1c:	633a      	str	r2, [r7, #48]	; 0x30
 800bb1e:	2200      	movs	r2, #0
 800bb20:	637a      	str	r2, [r7, #52]	; 0x34
 800bb22:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800bb24:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800bb26:	18c0      	adds	r0, r0, r3
 800bb28:	4161      	adcs	r1, r4
 800bb2a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800bb2c:	685b      	ldr	r3, [r3, #4]
 800bb2e:	62bb      	str	r3, [r7, #40]	; 0x28
 800bb30:	2300      	movs	r3, #0
 800bb32:	62fb      	str	r3, [r7, #44]	; 0x2c
 800bb34:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800bb36:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bb38:	f7f4 fcd2 	bl	80004e0 <__aeabi_uldivmod>
 800bb3c:	0003      	movs	r3, r0
 800bb3e:	000c      	movs	r4, r1
 800bb40:	677b      	str	r3, [r7, #116]	; 0x74
            break;
 800bb42:	e128      	b.n	800bd96 <UART_SetConfig+0x97a>
          case UART_CLOCKSOURCE_SYSCLK:
            pclk = HAL_RCC_GetSysClockFreq();
 800bb44:	f7fe fb42 	bl	800a1cc <HAL_RCC_GetSysClockFreq>
 800bb48:	0003      	movs	r3, r0
 800bb4a:	66bb      	str	r3, [r7, #104]	; 0x68
            usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800bb4c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800bb4e:	623b      	str	r3, [r7, #32]
 800bb50:	2300      	movs	r3, #0
 800bb52:	627b      	str	r3, [r7, #36]	; 0x24
 800bb54:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800bb56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bb58:	2b00      	cmp	r3, #0
 800bb5a:	d100      	bne.n	800bb5e <UART_SetConfig+0x742>
 800bb5c:	e071      	b.n	800bc42 <UART_SetConfig+0x826>
 800bb5e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800bb60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bb62:	2b01      	cmp	r3, #1
 800bb64:	d100      	bne.n	800bb68 <UART_SetConfig+0x74c>
 800bb66:	e069      	b.n	800bc3c <UART_SetConfig+0x820>
 800bb68:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800bb6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bb6c:	2b02      	cmp	r3, #2
 800bb6e:	d100      	bne.n	800bb72 <UART_SetConfig+0x756>
 800bb70:	e061      	b.n	800bc36 <UART_SetConfig+0x81a>
 800bb72:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800bb74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bb76:	2b03      	cmp	r3, #3
 800bb78:	d05a      	beq.n	800bc30 <UART_SetConfig+0x814>
 800bb7a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800bb7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bb7e:	2b04      	cmp	r3, #4
 800bb80:	d053      	beq.n	800bc2a <UART_SetConfig+0x80e>
 800bb82:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800bb84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bb86:	2b05      	cmp	r3, #5
 800bb88:	d04c      	beq.n	800bc24 <UART_SetConfig+0x808>
 800bb8a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800bb8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bb8e:	2b06      	cmp	r3, #6
 800bb90:	d045      	beq.n	800bc1e <UART_SetConfig+0x802>
 800bb92:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800bb94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bb96:	2b07      	cmp	r3, #7
 800bb98:	d03e      	beq.n	800bc18 <UART_SetConfig+0x7fc>
 800bb9a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800bb9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bb9e:	2b08      	cmp	r3, #8
 800bba0:	d037      	beq.n	800bc12 <UART_SetConfig+0x7f6>
 800bba2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800bba4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bba6:	2b09      	cmp	r3, #9
 800bba8:	d030      	beq.n	800bc0c <UART_SetConfig+0x7f0>
 800bbaa:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800bbac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bbae:	2b0a      	cmp	r3, #10
 800bbb0:	d00a      	beq.n	800bbc8 <UART_SetConfig+0x7ac>
 800bbb2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800bbb4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bbb6:	2b0b      	cmp	r3, #11
 800bbb8:	d103      	bne.n	800bbc2 <UART_SetConfig+0x7a6>
 800bbba:	2380      	movs	r3, #128	; 0x80
 800bbbc:	005b      	lsls	r3, r3, #1
 800bbbe:	2400      	movs	r4, #0
 800bbc0:	e041      	b.n	800bc46 <UART_SetConfig+0x82a>
 800bbc2:	2301      	movs	r3, #1
 800bbc4:	2400      	movs	r4, #0
 800bbc6:	e03e      	b.n	800bc46 <UART_SetConfig+0x82a>
 800bbc8:	2380      	movs	r3, #128	; 0x80
 800bbca:	2400      	movs	r4, #0
 800bbcc:	e03b      	b.n	800bc46 <UART_SetConfig+0x82a>
 800bbce:	46c0      	nop			; (mov r8, r8)
 800bbd0:	00000aaa 	.word	0x00000aaa
 800bbd4:	00000ccc 	.word	0x00000ccc
 800bbd8:	00001555 	.word	0x00001555
 800bbdc:	00f42400 	.word	0x00f42400
 800bbe0:	f4240000 	.word	0xf4240000
 800bbe4:	01e84800 	.word	0x01e84800
 800bbe8:	03d09000 	.word	0x03d09000
 800bbec:	07a12000 	.word	0x07a12000
 800bbf0:	0f424000 	.word	0x0f424000
 800bbf4:	14585500 	.word	0x14585500
 800bbf8:	186a0000 	.word	0x186a0000
 800bbfc:	1e848000 	.word	0x1e848000
 800bc00:	28b0aa00 	.word	0x28b0aa00
 800bc04:	3d090000 	.word	0x3d090000
 800bc08:	7a120000 	.word	0x7a120000
 800bc0c:	2340      	movs	r3, #64	; 0x40
 800bc0e:	2400      	movs	r4, #0
 800bc10:	e019      	b.n	800bc46 <UART_SetConfig+0x82a>
 800bc12:	2320      	movs	r3, #32
 800bc14:	2400      	movs	r4, #0
 800bc16:	e016      	b.n	800bc46 <UART_SetConfig+0x82a>
 800bc18:	2310      	movs	r3, #16
 800bc1a:	2400      	movs	r4, #0
 800bc1c:	e013      	b.n	800bc46 <UART_SetConfig+0x82a>
 800bc1e:	230c      	movs	r3, #12
 800bc20:	2400      	movs	r4, #0
 800bc22:	e010      	b.n	800bc46 <UART_SetConfig+0x82a>
 800bc24:	230a      	movs	r3, #10
 800bc26:	2400      	movs	r4, #0
 800bc28:	e00d      	b.n	800bc46 <UART_SetConfig+0x82a>
 800bc2a:	2308      	movs	r3, #8
 800bc2c:	2400      	movs	r4, #0
 800bc2e:	e00a      	b.n	800bc46 <UART_SetConfig+0x82a>
 800bc30:	2306      	movs	r3, #6
 800bc32:	2400      	movs	r4, #0
 800bc34:	e007      	b.n	800bc46 <UART_SetConfig+0x82a>
 800bc36:	2304      	movs	r3, #4
 800bc38:	2400      	movs	r4, #0
 800bc3a:	e004      	b.n	800bc46 <UART_SetConfig+0x82a>
 800bc3c:	2302      	movs	r3, #2
 800bc3e:	2400      	movs	r4, #0
 800bc40:	e001      	b.n	800bc46 <UART_SetConfig+0x82a>
 800bc42:	2301      	movs	r3, #1
 800bc44:	2400      	movs	r4, #0
 800bc46:	001a      	movs	r2, r3
 800bc48:	0023      	movs	r3, r4
 800bc4a:	6a38      	ldr	r0, [r7, #32]
 800bc4c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800bc4e:	f7f4 fc47 	bl	80004e0 <__aeabi_uldivmod>
 800bc52:	0003      	movs	r3, r0
 800bc54:	000c      	movs	r4, r1
 800bc56:	0e1a      	lsrs	r2, r3, #24
 800bc58:	0221      	lsls	r1, r4, #8
 800bc5a:	6579      	str	r1, [r7, #84]	; 0x54
 800bc5c:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800bc5e:	4311      	orrs	r1, r2
 800bc60:	6579      	str	r1, [r7, #84]	; 0x54
 800bc62:	021b      	lsls	r3, r3, #8
 800bc64:	653b      	str	r3, [r7, #80]	; 0x50
 800bc66:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800bc68:	685b      	ldr	r3, [r3, #4]
 800bc6a:	085b      	lsrs	r3, r3, #1
 800bc6c:	61bb      	str	r3, [r7, #24]
 800bc6e:	2300      	movs	r3, #0
 800bc70:	61fb      	str	r3, [r7, #28]
 800bc72:	6d38      	ldr	r0, [r7, #80]	; 0x50
 800bc74:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800bc76:	69bb      	ldr	r3, [r7, #24]
 800bc78:	69fc      	ldr	r4, [r7, #28]
 800bc7a:	18c0      	adds	r0, r0, r3
 800bc7c:	4161      	adcs	r1, r4
 800bc7e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800bc80:	685b      	ldr	r3, [r3, #4]
 800bc82:	613b      	str	r3, [r7, #16]
 800bc84:	2300      	movs	r3, #0
 800bc86:	617b      	str	r3, [r7, #20]
 800bc88:	693a      	ldr	r2, [r7, #16]
 800bc8a:	697b      	ldr	r3, [r7, #20]
 800bc8c:	f7f4 fc28 	bl	80004e0 <__aeabi_uldivmod>
 800bc90:	0003      	movs	r3, r0
 800bc92:	000c      	movs	r4, r1
 800bc94:	677b      	str	r3, [r7, #116]	; 0x74
            break;
 800bc96:	e07e      	b.n	800bd96 <UART_SetConfig+0x97a>
          case UART_CLOCKSOURCE_LSE:
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800bc98:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800bc9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bc9c:	2b00      	cmp	r3, #0
 800bc9e:	d058      	beq.n	800bd52 <UART_SetConfig+0x936>
 800bca0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800bca2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bca4:	2b01      	cmp	r3, #1
 800bca6:	d050      	beq.n	800bd4a <UART_SetConfig+0x92e>
 800bca8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800bcaa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bcac:	2b02      	cmp	r3, #2
 800bcae:	d048      	beq.n	800bd42 <UART_SetConfig+0x926>
 800bcb0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800bcb2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bcb4:	2b03      	cmp	r3, #3
 800bcb6:	d041      	beq.n	800bd3c <UART_SetConfig+0x920>
 800bcb8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800bcba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bcbc:	2b04      	cmp	r3, #4
 800bcbe:	d039      	beq.n	800bd34 <UART_SetConfig+0x918>
 800bcc0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800bcc2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bcc4:	2b05      	cmp	r3, #5
 800bcc6:	d032      	beq.n	800bd2e <UART_SetConfig+0x912>
 800bcc8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800bcca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bccc:	2b06      	cmp	r3, #6
 800bcce:	d02b      	beq.n	800bd28 <UART_SetConfig+0x90c>
 800bcd0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800bcd2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bcd4:	2b07      	cmp	r3, #7
 800bcd6:	d023      	beq.n	800bd20 <UART_SetConfig+0x904>
 800bcd8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800bcda:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bcdc:	2b08      	cmp	r3, #8
 800bcde:	d01b      	beq.n	800bd18 <UART_SetConfig+0x8fc>
 800bce0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800bce2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bce4:	2b09      	cmp	r3, #9
 800bce6:	d013      	beq.n	800bd10 <UART_SetConfig+0x8f4>
 800bce8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800bcea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bcec:	2b0a      	cmp	r3, #10
 800bcee:	d00b      	beq.n	800bd08 <UART_SetConfig+0x8ec>
 800bcf0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800bcf2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bcf4:	2b0b      	cmp	r3, #11
 800bcf6:	d103      	bne.n	800bd00 <UART_SetConfig+0x8e4>
 800bcf8:	2380      	movs	r3, #128	; 0x80
 800bcfa:	021b      	lsls	r3, r3, #8
 800bcfc:	2400      	movs	r4, #0
 800bcfe:	e02b      	b.n	800bd58 <UART_SetConfig+0x93c>
 800bd00:	2380      	movs	r3, #128	; 0x80
 800bd02:	041b      	lsls	r3, r3, #16
 800bd04:	2400      	movs	r4, #0
 800bd06:	e027      	b.n	800bd58 <UART_SetConfig+0x93c>
 800bd08:	2380      	movs	r3, #128	; 0x80
 800bd0a:	025b      	lsls	r3, r3, #9
 800bd0c:	2400      	movs	r4, #0
 800bd0e:	e023      	b.n	800bd58 <UART_SetConfig+0x93c>
 800bd10:	2380      	movs	r3, #128	; 0x80
 800bd12:	029b      	lsls	r3, r3, #10
 800bd14:	2400      	movs	r4, #0
 800bd16:	e01f      	b.n	800bd58 <UART_SetConfig+0x93c>
 800bd18:	2380      	movs	r3, #128	; 0x80
 800bd1a:	02db      	lsls	r3, r3, #11
 800bd1c:	2400      	movs	r4, #0
 800bd1e:	e01b      	b.n	800bd58 <UART_SetConfig+0x93c>
 800bd20:	2380      	movs	r3, #128	; 0x80
 800bd22:	031b      	lsls	r3, r3, #12
 800bd24:	2400      	movs	r4, #0
 800bd26:	e017      	b.n	800bd58 <UART_SetConfig+0x93c>
 800bd28:	4bb7      	ldr	r3, [pc, #732]	; (800c008 <UART_SetConfig+0xbec>)
 800bd2a:	2400      	movs	r4, #0
 800bd2c:	e014      	b.n	800bd58 <UART_SetConfig+0x93c>
 800bd2e:	4bb7      	ldr	r3, [pc, #732]	; (800c00c <UART_SetConfig+0xbf0>)
 800bd30:	2400      	movs	r4, #0
 800bd32:	e011      	b.n	800bd58 <UART_SetConfig+0x93c>
 800bd34:	2380      	movs	r3, #128	; 0x80
 800bd36:	035b      	lsls	r3, r3, #13
 800bd38:	2400      	movs	r4, #0
 800bd3a:	e00d      	b.n	800bd58 <UART_SetConfig+0x93c>
 800bd3c:	4bb4      	ldr	r3, [pc, #720]	; (800c010 <UART_SetConfig+0xbf4>)
 800bd3e:	2400      	movs	r4, #0
 800bd40:	e00a      	b.n	800bd58 <UART_SetConfig+0x93c>
 800bd42:	2380      	movs	r3, #128	; 0x80
 800bd44:	039b      	lsls	r3, r3, #14
 800bd46:	2400      	movs	r4, #0
 800bd48:	e006      	b.n	800bd58 <UART_SetConfig+0x93c>
 800bd4a:	2380      	movs	r3, #128	; 0x80
 800bd4c:	03db      	lsls	r3, r3, #15
 800bd4e:	2400      	movs	r4, #0
 800bd50:	e002      	b.n	800bd58 <UART_SetConfig+0x93c>
 800bd52:	2380      	movs	r3, #128	; 0x80
 800bd54:	041b      	lsls	r3, r3, #16
 800bd56:	2400      	movs	r4, #0
 800bd58:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800bd5a:	6852      	ldr	r2, [r2, #4]
 800bd5c:	0852      	lsrs	r2, r2, #1
 800bd5e:	60ba      	str	r2, [r7, #8]
 800bd60:	2200      	movs	r2, #0
 800bd62:	60fa      	str	r2, [r7, #12]
 800bd64:	68b8      	ldr	r0, [r7, #8]
 800bd66:	68f9      	ldr	r1, [r7, #12]
 800bd68:	18c0      	adds	r0, r0, r3
 800bd6a:	4161      	adcs	r1, r4
 800bd6c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800bd6e:	685b      	ldr	r3, [r3, #4]
 800bd70:	603b      	str	r3, [r7, #0]
 800bd72:	2300      	movs	r3, #0
 800bd74:	607b      	str	r3, [r7, #4]
 800bd76:	683a      	ldr	r2, [r7, #0]
 800bd78:	687b      	ldr	r3, [r7, #4]
 800bd7a:	f7f4 fbb1 	bl	80004e0 <__aeabi_uldivmod>
 800bd7e:	0003      	movs	r3, r0
 800bd80:	000c      	movs	r4, r1
 800bd82:	677b      	str	r3, [r7, #116]	; 0x74
            break;
 800bd84:	e007      	b.n	800bd96 <UART_SetConfig+0x97a>
          default:
            ret = HAL_ERROR;
 800bd86:	231b      	movs	r3, #27
 800bd88:	2258      	movs	r2, #88	; 0x58
 800bd8a:	4694      	mov	ip, r2
 800bd8c:	44bc      	add	ip, r7
 800bd8e:	4463      	add	r3, ip
 800bd90:	2201      	movs	r2, #1
 800bd92:	701a      	strb	r2, [r3, #0]
            break;
 800bd94:	46c0      	nop			; (mov r8, r8)
        }

        /* It is forbidden to write values lower than 0x300 in the LPUART_BRR register */
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800bd96:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800bd98:	4a9e      	ldr	r2, [pc, #632]	; (800c014 <UART_SetConfig+0xbf8>)
 800bd9a:	4293      	cmp	r3, r2
 800bd9c:	d909      	bls.n	800bdb2 <UART_SetConfig+0x996>
 800bd9e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800bda0:	4a9d      	ldr	r2, [pc, #628]	; (800c018 <UART_SetConfig+0xbfc>)
 800bda2:	4293      	cmp	r3, r2
 800bda4:	d805      	bhi.n	800bdb2 <UART_SetConfig+0x996>
        {
          huart->Instance->BRR = usartdiv;
 800bda6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800bda8:	681b      	ldr	r3, [r3, #0]
 800bdaa:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 800bdac:	60da      	str	r2, [r3, #12]
 800bdae:	f000 fbc3 	bl	800c538 <UART_SetConfig+0x111c>
        }
        else
        {
          ret = HAL_ERROR;
 800bdb2:	231b      	movs	r3, #27
 800bdb4:	2258      	movs	r2, #88	; 0x58
 800bdb6:	4694      	mov	ip, r2
 800bdb8:	44bc      	add	ip, r7
 800bdba:	4463      	add	r3, ip
 800bdbc:	2201      	movs	r2, #1
 800bdbe:	701a      	strb	r2, [r3, #0]
 800bdc0:	f000 fbba 	bl	800c538 <UART_SetConfig+0x111c>
        }
      } /*   if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) || (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (lpuart_ker_ck_pres != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800bdc4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800bdc6:	69da      	ldr	r2, [r3, #28]
 800bdc8:	2380      	movs	r3, #128	; 0x80
 800bdca:	021b      	lsls	r3, r3, #8
 800bdcc:	429a      	cmp	r2, r3
 800bdce:	d000      	beq.n	800bdd2 <UART_SetConfig+0x9b6>
 800bdd0:	e1e6      	b.n	800c1a0 <UART_SetConfig+0xd84>
  {
    switch (clocksource)
 800bdd2:	2323      	movs	r3, #35	; 0x23
 800bdd4:	2258      	movs	r2, #88	; 0x58
 800bdd6:	4694      	mov	ip, r2
 800bdd8:	44bc      	add	ip, r7
 800bdda:	4463      	add	r3, ip
 800bddc:	781b      	ldrb	r3, [r3, #0]
 800bdde:	2b02      	cmp	r3, #2
 800bde0:	d100      	bne.n	800bde4 <UART_SetConfig+0x9c8>
 800bde2:	e06c      	b.n	800bebe <UART_SetConfig+0xaa2>
 800bde4:	dc02      	bgt.n	800bdec <UART_SetConfig+0x9d0>
 800bde6:	2b00      	cmp	r3, #0
 800bde8:	d007      	beq.n	800bdfa <UART_SetConfig+0x9de>
 800bdea:	e1a5      	b.n	800c138 <UART_SetConfig+0xd1c>
 800bdec:	2b04      	cmp	r3, #4
 800bdee:	d100      	bne.n	800bdf2 <UART_SetConfig+0x9d6>
 800bdf0:	e0bc      	b.n	800bf6c <UART_SetConfig+0xb50>
 800bdf2:	2b08      	cmp	r3, #8
 800bdf4:	d100      	bne.n	800bdf8 <UART_SetConfig+0x9dc>
 800bdf6:	e13e      	b.n	800c076 <UART_SetConfig+0xc5a>
 800bdf8:	e19e      	b.n	800c138 <UART_SetConfig+0xd1c>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800bdfa:	f7fe fa73 	bl	800a2e4 <HAL_RCC_GetPCLK1Freq>
 800bdfe:	0003      	movs	r3, r0
 800be00:	66bb      	str	r3, [r7, #104]	; 0x68
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800be02:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800be04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800be06:	2b00      	cmp	r3, #0
 800be08:	d044      	beq.n	800be94 <UART_SetConfig+0xa78>
 800be0a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800be0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800be0e:	2b01      	cmp	r3, #1
 800be10:	d03e      	beq.n	800be90 <UART_SetConfig+0xa74>
 800be12:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800be14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800be16:	2b02      	cmp	r3, #2
 800be18:	d038      	beq.n	800be8c <UART_SetConfig+0xa70>
 800be1a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800be1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800be1e:	2b03      	cmp	r3, #3
 800be20:	d032      	beq.n	800be88 <UART_SetConfig+0xa6c>
 800be22:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800be24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800be26:	2b04      	cmp	r3, #4
 800be28:	d02c      	beq.n	800be84 <UART_SetConfig+0xa68>
 800be2a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800be2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800be2e:	2b05      	cmp	r3, #5
 800be30:	d026      	beq.n	800be80 <UART_SetConfig+0xa64>
 800be32:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800be34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800be36:	2b06      	cmp	r3, #6
 800be38:	d020      	beq.n	800be7c <UART_SetConfig+0xa60>
 800be3a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800be3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800be3e:	2b07      	cmp	r3, #7
 800be40:	d01a      	beq.n	800be78 <UART_SetConfig+0xa5c>
 800be42:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800be44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800be46:	2b08      	cmp	r3, #8
 800be48:	d014      	beq.n	800be74 <UART_SetConfig+0xa58>
 800be4a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800be4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800be4e:	2b09      	cmp	r3, #9
 800be50:	d00e      	beq.n	800be70 <UART_SetConfig+0xa54>
 800be52:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800be54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800be56:	2b0a      	cmp	r3, #10
 800be58:	d008      	beq.n	800be6c <UART_SetConfig+0xa50>
 800be5a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800be5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800be5e:	2b0b      	cmp	r3, #11
 800be60:	d102      	bne.n	800be68 <UART_SetConfig+0xa4c>
 800be62:	2380      	movs	r3, #128	; 0x80
 800be64:	005b      	lsls	r3, r3, #1
 800be66:	e016      	b.n	800be96 <UART_SetConfig+0xa7a>
 800be68:	2301      	movs	r3, #1
 800be6a:	e014      	b.n	800be96 <UART_SetConfig+0xa7a>
 800be6c:	2380      	movs	r3, #128	; 0x80
 800be6e:	e012      	b.n	800be96 <UART_SetConfig+0xa7a>
 800be70:	2340      	movs	r3, #64	; 0x40
 800be72:	e010      	b.n	800be96 <UART_SetConfig+0xa7a>
 800be74:	2320      	movs	r3, #32
 800be76:	e00e      	b.n	800be96 <UART_SetConfig+0xa7a>
 800be78:	2310      	movs	r3, #16
 800be7a:	e00c      	b.n	800be96 <UART_SetConfig+0xa7a>
 800be7c:	230c      	movs	r3, #12
 800be7e:	e00a      	b.n	800be96 <UART_SetConfig+0xa7a>
 800be80:	230a      	movs	r3, #10
 800be82:	e008      	b.n	800be96 <UART_SetConfig+0xa7a>
 800be84:	2308      	movs	r3, #8
 800be86:	e006      	b.n	800be96 <UART_SetConfig+0xa7a>
 800be88:	2306      	movs	r3, #6
 800be8a:	e004      	b.n	800be96 <UART_SetConfig+0xa7a>
 800be8c:	2304      	movs	r3, #4
 800be8e:	e002      	b.n	800be96 <UART_SetConfig+0xa7a>
 800be90:	2302      	movs	r3, #2
 800be92:	e000      	b.n	800be96 <UART_SetConfig+0xa7a>
 800be94:	2301      	movs	r3, #1
 800be96:	0019      	movs	r1, r3
 800be98:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 800be9a:	f7f4 f933 	bl	8000104 <__udivsi3>
 800be9e:	0003      	movs	r3, r0
 800bea0:	005a      	lsls	r2, r3, #1
 800bea2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800bea4:	685b      	ldr	r3, [r3, #4]
 800bea6:	085b      	lsrs	r3, r3, #1
 800bea8:	18d2      	adds	r2, r2, r3
 800beaa:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800beac:	685b      	ldr	r3, [r3, #4]
 800beae:	0019      	movs	r1, r3
 800beb0:	0010      	movs	r0, r2
 800beb2:	f7f4 f927 	bl	8000104 <__udivsi3>
 800beb6:	0003      	movs	r3, r0
 800beb8:	b29b      	uxth	r3, r3
 800beba:	677b      	str	r3, [r7, #116]	; 0x74
        break;
 800bebc:	e144      	b.n	800c148 <UART_SetConfig+0xd2c>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800bebe:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800bec0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bec2:	2b00      	cmp	r3, #0
 800bec4:	d043      	beq.n	800bf4e <UART_SetConfig+0xb32>
 800bec6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800bec8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800beca:	2b01      	cmp	r3, #1
 800becc:	d03d      	beq.n	800bf4a <UART_SetConfig+0xb2e>
 800bece:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800bed0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bed2:	2b02      	cmp	r3, #2
 800bed4:	d037      	beq.n	800bf46 <UART_SetConfig+0xb2a>
 800bed6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800bed8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800beda:	2b03      	cmp	r3, #3
 800bedc:	d031      	beq.n	800bf42 <UART_SetConfig+0xb26>
 800bede:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800bee0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bee2:	2b04      	cmp	r3, #4
 800bee4:	d02b      	beq.n	800bf3e <UART_SetConfig+0xb22>
 800bee6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800bee8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800beea:	2b05      	cmp	r3, #5
 800beec:	d025      	beq.n	800bf3a <UART_SetConfig+0xb1e>
 800beee:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800bef0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bef2:	2b06      	cmp	r3, #6
 800bef4:	d01f      	beq.n	800bf36 <UART_SetConfig+0xb1a>
 800bef6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800bef8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800befa:	2b07      	cmp	r3, #7
 800befc:	d019      	beq.n	800bf32 <UART_SetConfig+0xb16>
 800befe:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800bf00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bf02:	2b08      	cmp	r3, #8
 800bf04:	d013      	beq.n	800bf2e <UART_SetConfig+0xb12>
 800bf06:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800bf08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bf0a:	2b09      	cmp	r3, #9
 800bf0c:	d00d      	beq.n	800bf2a <UART_SetConfig+0xb0e>
 800bf0e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800bf10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bf12:	2b0a      	cmp	r3, #10
 800bf14:	d007      	beq.n	800bf26 <UART_SetConfig+0xb0a>
 800bf16:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800bf18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bf1a:	2b0b      	cmp	r3, #11
 800bf1c:	d101      	bne.n	800bf22 <UART_SetConfig+0xb06>
 800bf1e:	4b3f      	ldr	r3, [pc, #252]	; (800c01c <UART_SetConfig+0xc00>)
 800bf20:	e016      	b.n	800bf50 <UART_SetConfig+0xb34>
 800bf22:	4b3f      	ldr	r3, [pc, #252]	; (800c020 <UART_SetConfig+0xc04>)
 800bf24:	e014      	b.n	800bf50 <UART_SetConfig+0xb34>
 800bf26:	4b3f      	ldr	r3, [pc, #252]	; (800c024 <UART_SetConfig+0xc08>)
 800bf28:	e012      	b.n	800bf50 <UART_SetConfig+0xb34>
 800bf2a:	4b3f      	ldr	r3, [pc, #252]	; (800c028 <UART_SetConfig+0xc0c>)
 800bf2c:	e010      	b.n	800bf50 <UART_SetConfig+0xb34>
 800bf2e:	4b3f      	ldr	r3, [pc, #252]	; (800c02c <UART_SetConfig+0xc10>)
 800bf30:	e00e      	b.n	800bf50 <UART_SetConfig+0xb34>
 800bf32:	4b3f      	ldr	r3, [pc, #252]	; (800c030 <UART_SetConfig+0xc14>)
 800bf34:	e00c      	b.n	800bf50 <UART_SetConfig+0xb34>
 800bf36:	4b3f      	ldr	r3, [pc, #252]	; (800c034 <UART_SetConfig+0xc18>)
 800bf38:	e00a      	b.n	800bf50 <UART_SetConfig+0xb34>
 800bf3a:	4b3f      	ldr	r3, [pc, #252]	; (800c038 <UART_SetConfig+0xc1c>)
 800bf3c:	e008      	b.n	800bf50 <UART_SetConfig+0xb34>
 800bf3e:	4b3f      	ldr	r3, [pc, #252]	; (800c03c <UART_SetConfig+0xc20>)
 800bf40:	e006      	b.n	800bf50 <UART_SetConfig+0xb34>
 800bf42:	4b3f      	ldr	r3, [pc, #252]	; (800c040 <UART_SetConfig+0xc24>)
 800bf44:	e004      	b.n	800bf50 <UART_SetConfig+0xb34>
 800bf46:	4b3f      	ldr	r3, [pc, #252]	; (800c044 <UART_SetConfig+0xc28>)
 800bf48:	e002      	b.n	800bf50 <UART_SetConfig+0xb34>
 800bf4a:	4b3f      	ldr	r3, [pc, #252]	; (800c048 <UART_SetConfig+0xc2c>)
 800bf4c:	e000      	b.n	800bf50 <UART_SetConfig+0xb34>
 800bf4e:	4b34      	ldr	r3, [pc, #208]	; (800c020 <UART_SetConfig+0xc04>)
 800bf50:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800bf52:	6852      	ldr	r2, [r2, #4]
 800bf54:	0852      	lsrs	r2, r2, #1
 800bf56:	189a      	adds	r2, r3, r2
 800bf58:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800bf5a:	685b      	ldr	r3, [r3, #4]
 800bf5c:	0019      	movs	r1, r3
 800bf5e:	0010      	movs	r0, r2
 800bf60:	f7f4 f8d0 	bl	8000104 <__udivsi3>
 800bf64:	0003      	movs	r3, r0
 800bf66:	b29b      	uxth	r3, r3
 800bf68:	677b      	str	r3, [r7, #116]	; 0x74
        break;
 800bf6a:	e0ed      	b.n	800c148 <UART_SetConfig+0xd2c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800bf6c:	f7fe f92e 	bl	800a1cc <HAL_RCC_GetSysClockFreq>
 800bf70:	0003      	movs	r3, r0
 800bf72:	66bb      	str	r3, [r7, #104]	; 0x68
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800bf74:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800bf76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bf78:	2b00      	cmp	r3, #0
 800bf7a:	d100      	bne.n	800bf7e <UART_SetConfig+0xb62>
 800bf7c:	e066      	b.n	800c04c <UART_SetConfig+0xc30>
 800bf7e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800bf80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bf82:	2b01      	cmp	r3, #1
 800bf84:	d03e      	beq.n	800c004 <UART_SetConfig+0xbe8>
 800bf86:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800bf88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bf8a:	2b02      	cmp	r3, #2
 800bf8c:	d038      	beq.n	800c000 <UART_SetConfig+0xbe4>
 800bf8e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800bf90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bf92:	2b03      	cmp	r3, #3
 800bf94:	d032      	beq.n	800bffc <UART_SetConfig+0xbe0>
 800bf96:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800bf98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bf9a:	2b04      	cmp	r3, #4
 800bf9c:	d02c      	beq.n	800bff8 <UART_SetConfig+0xbdc>
 800bf9e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800bfa0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bfa2:	2b05      	cmp	r3, #5
 800bfa4:	d026      	beq.n	800bff4 <UART_SetConfig+0xbd8>
 800bfa6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800bfa8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bfaa:	2b06      	cmp	r3, #6
 800bfac:	d020      	beq.n	800bff0 <UART_SetConfig+0xbd4>
 800bfae:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800bfb0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bfb2:	2b07      	cmp	r3, #7
 800bfb4:	d01a      	beq.n	800bfec <UART_SetConfig+0xbd0>
 800bfb6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800bfb8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bfba:	2b08      	cmp	r3, #8
 800bfbc:	d014      	beq.n	800bfe8 <UART_SetConfig+0xbcc>
 800bfbe:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800bfc0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bfc2:	2b09      	cmp	r3, #9
 800bfc4:	d00e      	beq.n	800bfe4 <UART_SetConfig+0xbc8>
 800bfc6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800bfc8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bfca:	2b0a      	cmp	r3, #10
 800bfcc:	d008      	beq.n	800bfe0 <UART_SetConfig+0xbc4>
 800bfce:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800bfd0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bfd2:	2b0b      	cmp	r3, #11
 800bfd4:	d102      	bne.n	800bfdc <UART_SetConfig+0xbc0>
 800bfd6:	2380      	movs	r3, #128	; 0x80
 800bfd8:	005b      	lsls	r3, r3, #1
 800bfda:	e038      	b.n	800c04e <UART_SetConfig+0xc32>
 800bfdc:	2301      	movs	r3, #1
 800bfde:	e036      	b.n	800c04e <UART_SetConfig+0xc32>
 800bfe0:	2380      	movs	r3, #128	; 0x80
 800bfe2:	e034      	b.n	800c04e <UART_SetConfig+0xc32>
 800bfe4:	2340      	movs	r3, #64	; 0x40
 800bfe6:	e032      	b.n	800c04e <UART_SetConfig+0xc32>
 800bfe8:	2320      	movs	r3, #32
 800bfea:	e030      	b.n	800c04e <UART_SetConfig+0xc32>
 800bfec:	2310      	movs	r3, #16
 800bfee:	e02e      	b.n	800c04e <UART_SetConfig+0xc32>
 800bff0:	230c      	movs	r3, #12
 800bff2:	e02c      	b.n	800c04e <UART_SetConfig+0xc32>
 800bff4:	230a      	movs	r3, #10
 800bff6:	e02a      	b.n	800c04e <UART_SetConfig+0xc32>
 800bff8:	2308      	movs	r3, #8
 800bffa:	e028      	b.n	800c04e <UART_SetConfig+0xc32>
 800bffc:	2306      	movs	r3, #6
 800bffe:	e026      	b.n	800c04e <UART_SetConfig+0xc32>
 800c000:	2304      	movs	r3, #4
 800c002:	e024      	b.n	800c04e <UART_SetConfig+0xc32>
 800c004:	2302      	movs	r3, #2
 800c006:	e022      	b.n	800c04e <UART_SetConfig+0xc32>
 800c008:	000aaa00 	.word	0x000aaa00
 800c00c:	000ccc00 	.word	0x000ccc00
 800c010:	00155500 	.word	0x00155500
 800c014:	000002ff 	.word	0x000002ff
 800c018:	000fffff 	.word	0x000fffff
 800c01c:	0001e848 	.word	0x0001e848
 800c020:	01e84800 	.word	0x01e84800
 800c024:	0003d090 	.word	0x0003d090
 800c028:	0007a120 	.word	0x0007a120
 800c02c:	000f4240 	.word	0x000f4240
 800c030:	001e8480 	.word	0x001e8480
 800c034:	0028b0aa 	.word	0x0028b0aa
 800c038:	0030d400 	.word	0x0030d400
 800c03c:	003d0900 	.word	0x003d0900
 800c040:	00516154 	.word	0x00516154
 800c044:	007a1200 	.word	0x007a1200
 800c048:	00f42400 	.word	0x00f42400
 800c04c:	2301      	movs	r3, #1
 800c04e:	0019      	movs	r1, r3
 800c050:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 800c052:	f7f4 f857 	bl	8000104 <__udivsi3>
 800c056:	0003      	movs	r3, r0
 800c058:	005a      	lsls	r2, r3, #1
 800c05a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800c05c:	685b      	ldr	r3, [r3, #4]
 800c05e:	085b      	lsrs	r3, r3, #1
 800c060:	18d2      	adds	r2, r2, r3
 800c062:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800c064:	685b      	ldr	r3, [r3, #4]
 800c066:	0019      	movs	r1, r3
 800c068:	0010      	movs	r0, r2
 800c06a:	f7f4 f84b 	bl	8000104 <__udivsi3>
 800c06e:	0003      	movs	r3, r0
 800c070:	b29b      	uxth	r3, r3
 800c072:	677b      	str	r3, [r7, #116]	; 0x74
        break;
 800c074:	e068      	b.n	800c148 <UART_SetConfig+0xd2c>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8((uint32_t)LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800c076:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800c078:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c07a:	2b00      	cmp	r3, #0
 800c07c:	d04c      	beq.n	800c118 <UART_SetConfig+0xcfc>
 800c07e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800c080:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c082:	2b01      	cmp	r3, #1
 800c084:	d045      	beq.n	800c112 <UART_SetConfig+0xcf6>
 800c086:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800c088:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c08a:	2b02      	cmp	r3, #2
 800c08c:	d03e      	beq.n	800c10c <UART_SetConfig+0xcf0>
 800c08e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800c090:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c092:	2b03      	cmp	r3, #3
 800c094:	d038      	beq.n	800c108 <UART_SetConfig+0xcec>
 800c096:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800c098:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c09a:	2b04      	cmp	r3, #4
 800c09c:	d031      	beq.n	800c102 <UART_SetConfig+0xce6>
 800c09e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800c0a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c0a2:	2b05      	cmp	r3, #5
 800c0a4:	d02b      	beq.n	800c0fe <UART_SetConfig+0xce2>
 800c0a6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800c0a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c0aa:	2b06      	cmp	r3, #6
 800c0ac:	d025      	beq.n	800c0fa <UART_SetConfig+0xcde>
 800c0ae:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800c0b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c0b2:	2b07      	cmp	r3, #7
 800c0b4:	d01e      	beq.n	800c0f4 <UART_SetConfig+0xcd8>
 800c0b6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800c0b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c0ba:	2b08      	cmp	r3, #8
 800c0bc:	d017      	beq.n	800c0ee <UART_SetConfig+0xcd2>
 800c0be:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800c0c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c0c2:	2b09      	cmp	r3, #9
 800c0c4:	d010      	beq.n	800c0e8 <UART_SetConfig+0xccc>
 800c0c6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800c0c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c0ca:	2b0a      	cmp	r3, #10
 800c0cc:	d009      	beq.n	800c0e2 <UART_SetConfig+0xcc6>
 800c0ce:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800c0d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c0d2:	2b0b      	cmp	r3, #11
 800c0d4:	d102      	bne.n	800c0dc <UART_SetConfig+0xcc0>
 800c0d6:	2380      	movs	r3, #128	; 0x80
 800c0d8:	005b      	lsls	r3, r3, #1
 800c0da:	e01f      	b.n	800c11c <UART_SetConfig+0xd00>
 800c0dc:	2380      	movs	r3, #128	; 0x80
 800c0de:	025b      	lsls	r3, r3, #9
 800c0e0:	e01c      	b.n	800c11c <UART_SetConfig+0xd00>
 800c0e2:	2380      	movs	r3, #128	; 0x80
 800c0e4:	009b      	lsls	r3, r3, #2
 800c0e6:	e019      	b.n	800c11c <UART_SetConfig+0xd00>
 800c0e8:	2380      	movs	r3, #128	; 0x80
 800c0ea:	00db      	lsls	r3, r3, #3
 800c0ec:	e016      	b.n	800c11c <UART_SetConfig+0xd00>
 800c0ee:	2380      	movs	r3, #128	; 0x80
 800c0f0:	011b      	lsls	r3, r3, #4
 800c0f2:	e013      	b.n	800c11c <UART_SetConfig+0xd00>
 800c0f4:	2380      	movs	r3, #128	; 0x80
 800c0f6:	015b      	lsls	r3, r3, #5
 800c0f8:	e010      	b.n	800c11c <UART_SetConfig+0xd00>
 800c0fa:	4bb7      	ldr	r3, [pc, #732]	; (800c3d8 <UART_SetConfig+0xfbc>)
 800c0fc:	e00e      	b.n	800c11c <UART_SetConfig+0xd00>
 800c0fe:	4bb7      	ldr	r3, [pc, #732]	; (800c3dc <UART_SetConfig+0xfc0>)
 800c100:	e00c      	b.n	800c11c <UART_SetConfig+0xd00>
 800c102:	2380      	movs	r3, #128	; 0x80
 800c104:	019b      	lsls	r3, r3, #6
 800c106:	e009      	b.n	800c11c <UART_SetConfig+0xd00>
 800c108:	4bb5      	ldr	r3, [pc, #724]	; (800c3e0 <UART_SetConfig+0xfc4>)
 800c10a:	e007      	b.n	800c11c <UART_SetConfig+0xd00>
 800c10c:	2380      	movs	r3, #128	; 0x80
 800c10e:	01db      	lsls	r3, r3, #7
 800c110:	e004      	b.n	800c11c <UART_SetConfig+0xd00>
 800c112:	2380      	movs	r3, #128	; 0x80
 800c114:	021b      	lsls	r3, r3, #8
 800c116:	e001      	b.n	800c11c <UART_SetConfig+0xd00>
 800c118:	2380      	movs	r3, #128	; 0x80
 800c11a:	025b      	lsls	r3, r3, #9
 800c11c:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800c11e:	6852      	ldr	r2, [r2, #4]
 800c120:	0852      	lsrs	r2, r2, #1
 800c122:	189a      	adds	r2, r3, r2
 800c124:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800c126:	685b      	ldr	r3, [r3, #4]
 800c128:	0019      	movs	r1, r3
 800c12a:	0010      	movs	r0, r2
 800c12c:	f7f3 ffea 	bl	8000104 <__udivsi3>
 800c130:	0003      	movs	r3, r0
 800c132:	b29b      	uxth	r3, r3
 800c134:	677b      	str	r3, [r7, #116]	; 0x74
        break;
 800c136:	e007      	b.n	800c148 <UART_SetConfig+0xd2c>
      default:
        ret = HAL_ERROR;
 800c138:	231b      	movs	r3, #27
 800c13a:	2258      	movs	r2, #88	; 0x58
 800c13c:	4694      	mov	ip, r2
 800c13e:	44bc      	add	ip, r7
 800c140:	4463      	add	r3, ip
 800c142:	2201      	movs	r2, #1
 800c144:	701a      	strb	r2, [r3, #0]
        break;
 800c146:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800c148:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800c14a:	2b0f      	cmp	r3, #15
 800c14c:	d920      	bls.n	800c190 <UART_SetConfig+0xd74>
 800c14e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800c150:	4aa4      	ldr	r2, [pc, #656]	; (800c3e4 <UART_SetConfig+0xfc8>)
 800c152:	4293      	cmp	r3, r2
 800c154:	d81c      	bhi.n	800c190 <UART_SetConfig+0xd74>
    {
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800c156:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800c158:	b29a      	uxth	r2, r3
 800c15a:	200e      	movs	r0, #14
 800c15c:	2458      	movs	r4, #88	; 0x58
 800c15e:	193b      	adds	r3, r7, r4
 800c160:	181b      	adds	r3, r3, r0
 800c162:	210f      	movs	r1, #15
 800c164:	438a      	bics	r2, r1
 800c166:	801a      	strh	r2, [r3, #0]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800c168:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800c16a:	085b      	lsrs	r3, r3, #1
 800c16c:	b29b      	uxth	r3, r3
 800c16e:	2207      	movs	r2, #7
 800c170:	4013      	ands	r3, r2
 800c172:	b299      	uxth	r1, r3
 800c174:	193b      	adds	r3, r7, r4
 800c176:	181b      	adds	r3, r3, r0
 800c178:	193a      	adds	r2, r7, r4
 800c17a:	1812      	adds	r2, r2, r0
 800c17c:	8812      	ldrh	r2, [r2, #0]
 800c17e:	430a      	orrs	r2, r1
 800c180:	801a      	strh	r2, [r3, #0]
      huart->Instance->BRR = brrtemp;
 800c182:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800c184:	681b      	ldr	r3, [r3, #0]
 800c186:	193a      	adds	r2, r7, r4
 800c188:	1812      	adds	r2, r2, r0
 800c18a:	8812      	ldrh	r2, [r2, #0]
 800c18c:	60da      	str	r2, [r3, #12]
 800c18e:	e1d3      	b.n	800c538 <UART_SetConfig+0x111c>
    }
    else
    {
      ret = HAL_ERROR;
 800c190:	231b      	movs	r3, #27
 800c192:	2258      	movs	r2, #88	; 0x58
 800c194:	4694      	mov	ip, r2
 800c196:	44bc      	add	ip, r7
 800c198:	4463      	add	r3, ip
 800c19a:	2201      	movs	r2, #1
 800c19c:	701a      	strb	r2, [r3, #0]
 800c19e:	e1cb      	b.n	800c538 <UART_SetConfig+0x111c>
    }
  }
  else
  {
    switch (clocksource)
 800c1a0:	2323      	movs	r3, #35	; 0x23
 800c1a2:	2258      	movs	r2, #88	; 0x58
 800c1a4:	4694      	mov	ip, r2
 800c1a6:	44bc      	add	ip, r7
 800c1a8:	4463      	add	r3, ip
 800c1aa:	781b      	ldrb	r3, [r3, #0]
 800c1ac:	2b02      	cmp	r3, #2
 800c1ae:	d100      	bne.n	800c1b2 <UART_SetConfig+0xd96>
 800c1b0:	e06c      	b.n	800c28c <UART_SetConfig+0xe70>
 800c1b2:	dc02      	bgt.n	800c1ba <UART_SetConfig+0xd9e>
 800c1b4:	2b00      	cmp	r3, #0
 800c1b6:	d007      	beq.n	800c1c8 <UART_SetConfig+0xdac>
 800c1b8:	e1a3      	b.n	800c502 <UART_SetConfig+0x10e6>
 800c1ba:	2b04      	cmp	r3, #4
 800c1bc:	d100      	bne.n	800c1c0 <UART_SetConfig+0xda4>
 800c1be:	e0bc      	b.n	800c33a <UART_SetConfig+0xf1e>
 800c1c0:	2b08      	cmp	r3, #8
 800c1c2:	d100      	bne.n	800c1c6 <UART_SetConfig+0xdaa>
 800c1c4:	e13d      	b.n	800c442 <UART_SetConfig+0x1026>
 800c1c6:	e19c      	b.n	800c502 <UART_SetConfig+0x10e6>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800c1c8:	f7fe f88c 	bl	800a2e4 <HAL_RCC_GetPCLK1Freq>
 800c1cc:	0003      	movs	r3, r0
 800c1ce:	66bb      	str	r3, [r7, #104]	; 0x68
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800c1d0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800c1d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c1d4:	2b00      	cmp	r3, #0
 800c1d6:	d044      	beq.n	800c262 <UART_SetConfig+0xe46>
 800c1d8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800c1da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c1dc:	2b01      	cmp	r3, #1
 800c1de:	d03e      	beq.n	800c25e <UART_SetConfig+0xe42>
 800c1e0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800c1e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c1e4:	2b02      	cmp	r3, #2
 800c1e6:	d038      	beq.n	800c25a <UART_SetConfig+0xe3e>
 800c1e8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800c1ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c1ec:	2b03      	cmp	r3, #3
 800c1ee:	d032      	beq.n	800c256 <UART_SetConfig+0xe3a>
 800c1f0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800c1f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c1f4:	2b04      	cmp	r3, #4
 800c1f6:	d02c      	beq.n	800c252 <UART_SetConfig+0xe36>
 800c1f8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800c1fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c1fc:	2b05      	cmp	r3, #5
 800c1fe:	d026      	beq.n	800c24e <UART_SetConfig+0xe32>
 800c200:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800c202:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c204:	2b06      	cmp	r3, #6
 800c206:	d020      	beq.n	800c24a <UART_SetConfig+0xe2e>
 800c208:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800c20a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c20c:	2b07      	cmp	r3, #7
 800c20e:	d01a      	beq.n	800c246 <UART_SetConfig+0xe2a>
 800c210:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800c212:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c214:	2b08      	cmp	r3, #8
 800c216:	d014      	beq.n	800c242 <UART_SetConfig+0xe26>
 800c218:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800c21a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c21c:	2b09      	cmp	r3, #9
 800c21e:	d00e      	beq.n	800c23e <UART_SetConfig+0xe22>
 800c220:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800c222:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c224:	2b0a      	cmp	r3, #10
 800c226:	d008      	beq.n	800c23a <UART_SetConfig+0xe1e>
 800c228:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800c22a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c22c:	2b0b      	cmp	r3, #11
 800c22e:	d102      	bne.n	800c236 <UART_SetConfig+0xe1a>
 800c230:	2380      	movs	r3, #128	; 0x80
 800c232:	005b      	lsls	r3, r3, #1
 800c234:	e016      	b.n	800c264 <UART_SetConfig+0xe48>
 800c236:	2301      	movs	r3, #1
 800c238:	e014      	b.n	800c264 <UART_SetConfig+0xe48>
 800c23a:	2380      	movs	r3, #128	; 0x80
 800c23c:	e012      	b.n	800c264 <UART_SetConfig+0xe48>
 800c23e:	2340      	movs	r3, #64	; 0x40
 800c240:	e010      	b.n	800c264 <UART_SetConfig+0xe48>
 800c242:	2320      	movs	r3, #32
 800c244:	e00e      	b.n	800c264 <UART_SetConfig+0xe48>
 800c246:	2310      	movs	r3, #16
 800c248:	e00c      	b.n	800c264 <UART_SetConfig+0xe48>
 800c24a:	230c      	movs	r3, #12
 800c24c:	e00a      	b.n	800c264 <UART_SetConfig+0xe48>
 800c24e:	230a      	movs	r3, #10
 800c250:	e008      	b.n	800c264 <UART_SetConfig+0xe48>
 800c252:	2308      	movs	r3, #8
 800c254:	e006      	b.n	800c264 <UART_SetConfig+0xe48>
 800c256:	2306      	movs	r3, #6
 800c258:	e004      	b.n	800c264 <UART_SetConfig+0xe48>
 800c25a:	2304      	movs	r3, #4
 800c25c:	e002      	b.n	800c264 <UART_SetConfig+0xe48>
 800c25e:	2302      	movs	r3, #2
 800c260:	e000      	b.n	800c264 <UART_SetConfig+0xe48>
 800c262:	2301      	movs	r3, #1
 800c264:	0019      	movs	r1, r3
 800c266:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 800c268:	f7f3 ff4c 	bl	8000104 <__udivsi3>
 800c26c:	0003      	movs	r3, r0
 800c26e:	001a      	movs	r2, r3
 800c270:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800c272:	685b      	ldr	r3, [r3, #4]
 800c274:	085b      	lsrs	r3, r3, #1
 800c276:	18d2      	adds	r2, r2, r3
 800c278:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800c27a:	685b      	ldr	r3, [r3, #4]
 800c27c:	0019      	movs	r1, r3
 800c27e:	0010      	movs	r0, r2
 800c280:	f7f3 ff40 	bl	8000104 <__udivsi3>
 800c284:	0003      	movs	r3, r0
 800c286:	b29b      	uxth	r3, r3
 800c288:	677b      	str	r3, [r7, #116]	; 0x74
        break;
 800c28a:	e142      	b.n	800c512 <UART_SetConfig+0x10f6>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800c28c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800c28e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c290:	2b00      	cmp	r3, #0
 800c292:	d043      	beq.n	800c31c <UART_SetConfig+0xf00>
 800c294:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800c296:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c298:	2b01      	cmp	r3, #1
 800c29a:	d03d      	beq.n	800c318 <UART_SetConfig+0xefc>
 800c29c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800c29e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c2a0:	2b02      	cmp	r3, #2
 800c2a2:	d037      	beq.n	800c314 <UART_SetConfig+0xef8>
 800c2a4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800c2a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c2a8:	2b03      	cmp	r3, #3
 800c2aa:	d031      	beq.n	800c310 <UART_SetConfig+0xef4>
 800c2ac:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800c2ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c2b0:	2b04      	cmp	r3, #4
 800c2b2:	d02b      	beq.n	800c30c <UART_SetConfig+0xef0>
 800c2b4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800c2b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c2b8:	2b05      	cmp	r3, #5
 800c2ba:	d025      	beq.n	800c308 <UART_SetConfig+0xeec>
 800c2bc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800c2be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c2c0:	2b06      	cmp	r3, #6
 800c2c2:	d01f      	beq.n	800c304 <UART_SetConfig+0xee8>
 800c2c4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800c2c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c2c8:	2b07      	cmp	r3, #7
 800c2ca:	d019      	beq.n	800c300 <UART_SetConfig+0xee4>
 800c2cc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800c2ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c2d0:	2b08      	cmp	r3, #8
 800c2d2:	d013      	beq.n	800c2fc <UART_SetConfig+0xee0>
 800c2d4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800c2d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c2d8:	2b09      	cmp	r3, #9
 800c2da:	d00d      	beq.n	800c2f8 <UART_SetConfig+0xedc>
 800c2dc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800c2de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c2e0:	2b0a      	cmp	r3, #10
 800c2e2:	d007      	beq.n	800c2f4 <UART_SetConfig+0xed8>
 800c2e4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800c2e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c2e8:	2b0b      	cmp	r3, #11
 800c2ea:	d101      	bne.n	800c2f0 <UART_SetConfig+0xed4>
 800c2ec:	4b3e      	ldr	r3, [pc, #248]	; (800c3e8 <UART_SetConfig+0xfcc>)
 800c2ee:	e016      	b.n	800c31e <UART_SetConfig+0xf02>
 800c2f0:	4b3e      	ldr	r3, [pc, #248]	; (800c3ec <UART_SetConfig+0xfd0>)
 800c2f2:	e014      	b.n	800c31e <UART_SetConfig+0xf02>
 800c2f4:	4b3e      	ldr	r3, [pc, #248]	; (800c3f0 <UART_SetConfig+0xfd4>)
 800c2f6:	e012      	b.n	800c31e <UART_SetConfig+0xf02>
 800c2f8:	4b3e      	ldr	r3, [pc, #248]	; (800c3f4 <UART_SetConfig+0xfd8>)
 800c2fa:	e010      	b.n	800c31e <UART_SetConfig+0xf02>
 800c2fc:	4b3e      	ldr	r3, [pc, #248]	; (800c3f8 <UART_SetConfig+0xfdc>)
 800c2fe:	e00e      	b.n	800c31e <UART_SetConfig+0xf02>
 800c300:	4b3e      	ldr	r3, [pc, #248]	; (800c3fc <UART_SetConfig+0xfe0>)
 800c302:	e00c      	b.n	800c31e <UART_SetConfig+0xf02>
 800c304:	4b3e      	ldr	r3, [pc, #248]	; (800c400 <UART_SetConfig+0xfe4>)
 800c306:	e00a      	b.n	800c31e <UART_SetConfig+0xf02>
 800c308:	4b3e      	ldr	r3, [pc, #248]	; (800c404 <UART_SetConfig+0xfe8>)
 800c30a:	e008      	b.n	800c31e <UART_SetConfig+0xf02>
 800c30c:	4b3e      	ldr	r3, [pc, #248]	; (800c408 <UART_SetConfig+0xfec>)
 800c30e:	e006      	b.n	800c31e <UART_SetConfig+0xf02>
 800c310:	4b3e      	ldr	r3, [pc, #248]	; (800c40c <UART_SetConfig+0xff0>)
 800c312:	e004      	b.n	800c31e <UART_SetConfig+0xf02>
 800c314:	4b3e      	ldr	r3, [pc, #248]	; (800c410 <UART_SetConfig+0xff4>)
 800c316:	e002      	b.n	800c31e <UART_SetConfig+0xf02>
 800c318:	4b3e      	ldr	r3, [pc, #248]	; (800c414 <UART_SetConfig+0xff8>)
 800c31a:	e000      	b.n	800c31e <UART_SetConfig+0xf02>
 800c31c:	4b33      	ldr	r3, [pc, #204]	; (800c3ec <UART_SetConfig+0xfd0>)
 800c31e:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800c320:	6852      	ldr	r2, [r2, #4]
 800c322:	0852      	lsrs	r2, r2, #1
 800c324:	189a      	adds	r2, r3, r2
 800c326:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800c328:	685b      	ldr	r3, [r3, #4]
 800c32a:	0019      	movs	r1, r3
 800c32c:	0010      	movs	r0, r2
 800c32e:	f7f3 fee9 	bl	8000104 <__udivsi3>
 800c332:	0003      	movs	r3, r0
 800c334:	b29b      	uxth	r3, r3
 800c336:	677b      	str	r3, [r7, #116]	; 0x74
        break;
 800c338:	e0eb      	b.n	800c512 <UART_SetConfig+0x10f6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800c33a:	f7fd ff47 	bl	800a1cc <HAL_RCC_GetSysClockFreq>
 800c33e:	0003      	movs	r3, r0
 800c340:	66bb      	str	r3, [r7, #104]	; 0x68
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800c342:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800c344:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c346:	2b00      	cmp	r3, #0
 800c348:	d100      	bne.n	800c34c <UART_SetConfig+0xf30>
 800c34a:	e065      	b.n	800c418 <UART_SetConfig+0xffc>
 800c34c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800c34e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c350:	2b01      	cmp	r3, #1
 800c352:	d03e      	beq.n	800c3d2 <UART_SetConfig+0xfb6>
 800c354:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800c356:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c358:	2b02      	cmp	r3, #2
 800c35a:	d038      	beq.n	800c3ce <UART_SetConfig+0xfb2>
 800c35c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800c35e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c360:	2b03      	cmp	r3, #3
 800c362:	d032      	beq.n	800c3ca <UART_SetConfig+0xfae>
 800c364:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800c366:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c368:	2b04      	cmp	r3, #4
 800c36a:	d02c      	beq.n	800c3c6 <UART_SetConfig+0xfaa>
 800c36c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800c36e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c370:	2b05      	cmp	r3, #5
 800c372:	d026      	beq.n	800c3c2 <UART_SetConfig+0xfa6>
 800c374:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800c376:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c378:	2b06      	cmp	r3, #6
 800c37a:	d020      	beq.n	800c3be <UART_SetConfig+0xfa2>
 800c37c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800c37e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c380:	2b07      	cmp	r3, #7
 800c382:	d01a      	beq.n	800c3ba <UART_SetConfig+0xf9e>
 800c384:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800c386:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c388:	2b08      	cmp	r3, #8
 800c38a:	d014      	beq.n	800c3b6 <UART_SetConfig+0xf9a>
 800c38c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800c38e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c390:	2b09      	cmp	r3, #9
 800c392:	d00e      	beq.n	800c3b2 <UART_SetConfig+0xf96>
 800c394:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800c396:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c398:	2b0a      	cmp	r3, #10
 800c39a:	d008      	beq.n	800c3ae <UART_SetConfig+0xf92>
 800c39c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800c39e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c3a0:	2b0b      	cmp	r3, #11
 800c3a2:	d102      	bne.n	800c3aa <UART_SetConfig+0xf8e>
 800c3a4:	2380      	movs	r3, #128	; 0x80
 800c3a6:	005b      	lsls	r3, r3, #1
 800c3a8:	e037      	b.n	800c41a <UART_SetConfig+0xffe>
 800c3aa:	2301      	movs	r3, #1
 800c3ac:	e035      	b.n	800c41a <UART_SetConfig+0xffe>
 800c3ae:	2380      	movs	r3, #128	; 0x80
 800c3b0:	e033      	b.n	800c41a <UART_SetConfig+0xffe>
 800c3b2:	2340      	movs	r3, #64	; 0x40
 800c3b4:	e031      	b.n	800c41a <UART_SetConfig+0xffe>
 800c3b6:	2320      	movs	r3, #32
 800c3b8:	e02f      	b.n	800c41a <UART_SetConfig+0xffe>
 800c3ba:	2310      	movs	r3, #16
 800c3bc:	e02d      	b.n	800c41a <UART_SetConfig+0xffe>
 800c3be:	230c      	movs	r3, #12
 800c3c0:	e02b      	b.n	800c41a <UART_SetConfig+0xffe>
 800c3c2:	230a      	movs	r3, #10
 800c3c4:	e029      	b.n	800c41a <UART_SetConfig+0xffe>
 800c3c6:	2308      	movs	r3, #8
 800c3c8:	e027      	b.n	800c41a <UART_SetConfig+0xffe>
 800c3ca:	2306      	movs	r3, #6
 800c3cc:	e025      	b.n	800c41a <UART_SetConfig+0xffe>
 800c3ce:	2304      	movs	r3, #4
 800c3d0:	e023      	b.n	800c41a <UART_SetConfig+0xffe>
 800c3d2:	2302      	movs	r3, #2
 800c3d4:	e021      	b.n	800c41a <UART_SetConfig+0xffe>
 800c3d6:	46c0      	nop			; (mov r8, r8)
 800c3d8:	00001554 	.word	0x00001554
 800c3dc:	00001998 	.word	0x00001998
 800c3e0:	00002aaa 	.word	0x00002aaa
 800c3e4:	0000ffff 	.word	0x0000ffff
 800c3e8:	0000f424 	.word	0x0000f424
 800c3ec:	00f42400 	.word	0x00f42400
 800c3f0:	0001e848 	.word	0x0001e848
 800c3f4:	0003d090 	.word	0x0003d090
 800c3f8:	0007a120 	.word	0x0007a120
 800c3fc:	000f4240 	.word	0x000f4240
 800c400:	00145855 	.word	0x00145855
 800c404:	00186a00 	.word	0x00186a00
 800c408:	001e8480 	.word	0x001e8480
 800c40c:	0028b0aa 	.word	0x0028b0aa
 800c410:	003d0900 	.word	0x003d0900
 800c414:	007a1200 	.word	0x007a1200
 800c418:	2301      	movs	r3, #1
 800c41a:	0019      	movs	r1, r3
 800c41c:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 800c41e:	f7f3 fe71 	bl	8000104 <__udivsi3>
 800c422:	0003      	movs	r3, r0
 800c424:	001a      	movs	r2, r3
 800c426:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800c428:	685b      	ldr	r3, [r3, #4]
 800c42a:	085b      	lsrs	r3, r3, #1
 800c42c:	18d2      	adds	r2, r2, r3
 800c42e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800c430:	685b      	ldr	r3, [r3, #4]
 800c432:	0019      	movs	r1, r3
 800c434:	0010      	movs	r0, r2
 800c436:	f7f3 fe65 	bl	8000104 <__udivsi3>
 800c43a:	0003      	movs	r3, r0
 800c43c:	b29b      	uxth	r3, r3
 800c43e:	677b      	str	r3, [r7, #116]	; 0x74
        break;
 800c440:	e067      	b.n	800c512 <UART_SetConfig+0x10f6>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16((uint32_t)LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800c442:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800c444:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c446:	2b00      	cmp	r3, #0
 800c448:	d04b      	beq.n	800c4e2 <UART_SetConfig+0x10c6>
 800c44a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800c44c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c44e:	2b01      	cmp	r3, #1
 800c450:	d044      	beq.n	800c4dc <UART_SetConfig+0x10c0>
 800c452:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800c454:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c456:	2b02      	cmp	r3, #2
 800c458:	d03d      	beq.n	800c4d6 <UART_SetConfig+0x10ba>
 800c45a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800c45c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c45e:	2b03      	cmp	r3, #3
 800c460:	d037      	beq.n	800c4d2 <UART_SetConfig+0x10b6>
 800c462:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800c464:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c466:	2b04      	cmp	r3, #4
 800c468:	d030      	beq.n	800c4cc <UART_SetConfig+0x10b0>
 800c46a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800c46c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c46e:	2b05      	cmp	r3, #5
 800c470:	d02a      	beq.n	800c4c8 <UART_SetConfig+0x10ac>
 800c472:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800c474:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c476:	2b06      	cmp	r3, #6
 800c478:	d024      	beq.n	800c4c4 <UART_SetConfig+0x10a8>
 800c47a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800c47c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c47e:	2b07      	cmp	r3, #7
 800c480:	d01d      	beq.n	800c4be <UART_SetConfig+0x10a2>
 800c482:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800c484:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c486:	2b08      	cmp	r3, #8
 800c488:	d016      	beq.n	800c4b8 <UART_SetConfig+0x109c>
 800c48a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800c48c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c48e:	2b09      	cmp	r3, #9
 800c490:	d00f      	beq.n	800c4b2 <UART_SetConfig+0x1096>
 800c492:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800c494:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c496:	2b0a      	cmp	r3, #10
 800c498:	d008      	beq.n	800c4ac <UART_SetConfig+0x1090>
 800c49a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800c49c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c49e:	2b0b      	cmp	r3, #11
 800c4a0:	d101      	bne.n	800c4a6 <UART_SetConfig+0x108a>
 800c4a2:	2380      	movs	r3, #128	; 0x80
 800c4a4:	e01f      	b.n	800c4e6 <UART_SetConfig+0x10ca>
 800c4a6:	2380      	movs	r3, #128	; 0x80
 800c4a8:	021b      	lsls	r3, r3, #8
 800c4aa:	e01c      	b.n	800c4e6 <UART_SetConfig+0x10ca>
 800c4ac:	2380      	movs	r3, #128	; 0x80
 800c4ae:	005b      	lsls	r3, r3, #1
 800c4b0:	e019      	b.n	800c4e6 <UART_SetConfig+0x10ca>
 800c4b2:	2380      	movs	r3, #128	; 0x80
 800c4b4:	009b      	lsls	r3, r3, #2
 800c4b6:	e016      	b.n	800c4e6 <UART_SetConfig+0x10ca>
 800c4b8:	2380      	movs	r3, #128	; 0x80
 800c4ba:	00db      	lsls	r3, r3, #3
 800c4bc:	e013      	b.n	800c4e6 <UART_SetConfig+0x10ca>
 800c4be:	2380      	movs	r3, #128	; 0x80
 800c4c0:	011b      	lsls	r3, r3, #4
 800c4c2:	e010      	b.n	800c4e6 <UART_SetConfig+0x10ca>
 800c4c4:	4b28      	ldr	r3, [pc, #160]	; (800c568 <UART_SetConfig+0x114c>)
 800c4c6:	e00e      	b.n	800c4e6 <UART_SetConfig+0x10ca>
 800c4c8:	4b28      	ldr	r3, [pc, #160]	; (800c56c <UART_SetConfig+0x1150>)
 800c4ca:	e00c      	b.n	800c4e6 <UART_SetConfig+0x10ca>
 800c4cc:	2380      	movs	r3, #128	; 0x80
 800c4ce:	015b      	lsls	r3, r3, #5
 800c4d0:	e009      	b.n	800c4e6 <UART_SetConfig+0x10ca>
 800c4d2:	4b27      	ldr	r3, [pc, #156]	; (800c570 <UART_SetConfig+0x1154>)
 800c4d4:	e007      	b.n	800c4e6 <UART_SetConfig+0x10ca>
 800c4d6:	2380      	movs	r3, #128	; 0x80
 800c4d8:	019b      	lsls	r3, r3, #6
 800c4da:	e004      	b.n	800c4e6 <UART_SetConfig+0x10ca>
 800c4dc:	2380      	movs	r3, #128	; 0x80
 800c4de:	01db      	lsls	r3, r3, #7
 800c4e0:	e001      	b.n	800c4e6 <UART_SetConfig+0x10ca>
 800c4e2:	2380      	movs	r3, #128	; 0x80
 800c4e4:	021b      	lsls	r3, r3, #8
 800c4e6:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800c4e8:	6852      	ldr	r2, [r2, #4]
 800c4ea:	0852      	lsrs	r2, r2, #1
 800c4ec:	189a      	adds	r2, r3, r2
 800c4ee:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800c4f0:	685b      	ldr	r3, [r3, #4]
 800c4f2:	0019      	movs	r1, r3
 800c4f4:	0010      	movs	r0, r2
 800c4f6:	f7f3 fe05 	bl	8000104 <__udivsi3>
 800c4fa:	0003      	movs	r3, r0
 800c4fc:	b29b      	uxth	r3, r3
 800c4fe:	677b      	str	r3, [r7, #116]	; 0x74
        break;
 800c500:	e007      	b.n	800c512 <UART_SetConfig+0x10f6>
      default:
        ret = HAL_ERROR;
 800c502:	231b      	movs	r3, #27
 800c504:	2258      	movs	r2, #88	; 0x58
 800c506:	4694      	mov	ip, r2
 800c508:	44bc      	add	ip, r7
 800c50a:	4463      	add	r3, ip
 800c50c:	2201      	movs	r2, #1
 800c50e:	701a      	strb	r2, [r3, #0]
        break;
 800c510:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800c512:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800c514:	2b0f      	cmp	r3, #15
 800c516:	d908      	bls.n	800c52a <UART_SetConfig+0x110e>
 800c518:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800c51a:	4a16      	ldr	r2, [pc, #88]	; (800c574 <UART_SetConfig+0x1158>)
 800c51c:	4293      	cmp	r3, r2
 800c51e:	d804      	bhi.n	800c52a <UART_SetConfig+0x110e>
    {
      huart->Instance->BRR = usartdiv;
 800c520:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800c522:	681b      	ldr	r3, [r3, #0]
 800c524:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 800c526:	60da      	str	r2, [r3, #12]
 800c528:	e006      	b.n	800c538 <UART_SetConfig+0x111c>
    }
    else
    {
      ret = HAL_ERROR;
 800c52a:	231b      	movs	r3, #27
 800c52c:	2258      	movs	r2, #88	; 0x58
 800c52e:	4694      	mov	ip, r2
 800c530:	44bc      	add	ip, r7
 800c532:	4463      	add	r3, ip
 800c534:	2201      	movs	r2, #1
 800c536:	701a      	strb	r2, [r3, #0]
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800c538:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800c53a:	226a      	movs	r2, #106	; 0x6a
 800c53c:	2101      	movs	r1, #1
 800c53e:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 800c540:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800c542:	2268      	movs	r2, #104	; 0x68
 800c544:	2101      	movs	r1, #1
 800c546:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800c548:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800c54a:	2200      	movs	r2, #0
 800c54c:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->TxISR = NULL;
 800c54e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800c550:	2200      	movs	r2, #0
 800c552:	671a      	str	r2, [r3, #112]	; 0x70

  return ret;
 800c554:	231b      	movs	r3, #27
 800c556:	2258      	movs	r2, #88	; 0x58
 800c558:	4694      	mov	ip, r2
 800c55a:	44bc      	add	ip, r7
 800c55c:	4463      	add	r3, ip
 800c55e:	781b      	ldrb	r3, [r3, #0]
}
 800c560:	0018      	movs	r0, r3
 800c562:	46bd      	mov	sp, r7
 800c564:	b021      	add	sp, #132	; 0x84
 800c566:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c568:	00000aaa 	.word	0x00000aaa
 800c56c:	00000ccc 	.word	0x00000ccc
 800c570:	00001555 	.word	0x00001555
 800c574:	0000ffff 	.word	0x0000ffff

0800c578 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800c578:	b580      	push	{r7, lr}
 800c57a:	b082      	sub	sp, #8
 800c57c:	af00      	add	r7, sp, #0
 800c57e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800c580:	687b      	ldr	r3, [r7, #4]
 800c582:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c584:	2201      	movs	r2, #1
 800c586:	4013      	ands	r3, r2
 800c588:	d00b      	beq.n	800c5a2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800c58a:	687b      	ldr	r3, [r7, #4]
 800c58c:	681b      	ldr	r3, [r3, #0]
 800c58e:	685b      	ldr	r3, [r3, #4]
 800c590:	4a4a      	ldr	r2, [pc, #296]	; (800c6bc <UART_AdvFeatureConfig+0x144>)
 800c592:	4013      	ands	r3, r2
 800c594:	0019      	movs	r1, r3
 800c596:	687b      	ldr	r3, [r7, #4]
 800c598:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c59a:	687b      	ldr	r3, [r7, #4]
 800c59c:	681b      	ldr	r3, [r3, #0]
 800c59e:	430a      	orrs	r2, r1
 800c5a0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800c5a2:	687b      	ldr	r3, [r7, #4]
 800c5a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c5a6:	2202      	movs	r2, #2
 800c5a8:	4013      	ands	r3, r2
 800c5aa:	d00b      	beq.n	800c5c4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800c5ac:	687b      	ldr	r3, [r7, #4]
 800c5ae:	681b      	ldr	r3, [r3, #0]
 800c5b0:	685b      	ldr	r3, [r3, #4]
 800c5b2:	4a43      	ldr	r2, [pc, #268]	; (800c6c0 <UART_AdvFeatureConfig+0x148>)
 800c5b4:	4013      	ands	r3, r2
 800c5b6:	0019      	movs	r1, r3
 800c5b8:	687b      	ldr	r3, [r7, #4]
 800c5ba:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800c5bc:	687b      	ldr	r3, [r7, #4]
 800c5be:	681b      	ldr	r3, [r3, #0]
 800c5c0:	430a      	orrs	r2, r1
 800c5c2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800c5c4:	687b      	ldr	r3, [r7, #4]
 800c5c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c5c8:	2204      	movs	r2, #4
 800c5ca:	4013      	ands	r3, r2
 800c5cc:	d00b      	beq.n	800c5e6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800c5ce:	687b      	ldr	r3, [r7, #4]
 800c5d0:	681b      	ldr	r3, [r3, #0]
 800c5d2:	685b      	ldr	r3, [r3, #4]
 800c5d4:	4a3b      	ldr	r2, [pc, #236]	; (800c6c4 <UART_AdvFeatureConfig+0x14c>)
 800c5d6:	4013      	ands	r3, r2
 800c5d8:	0019      	movs	r1, r3
 800c5da:	687b      	ldr	r3, [r7, #4]
 800c5dc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800c5de:	687b      	ldr	r3, [r7, #4]
 800c5e0:	681b      	ldr	r3, [r3, #0]
 800c5e2:	430a      	orrs	r2, r1
 800c5e4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800c5e6:	687b      	ldr	r3, [r7, #4]
 800c5e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c5ea:	2208      	movs	r2, #8
 800c5ec:	4013      	ands	r3, r2
 800c5ee:	d00b      	beq.n	800c608 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800c5f0:	687b      	ldr	r3, [r7, #4]
 800c5f2:	681b      	ldr	r3, [r3, #0]
 800c5f4:	685b      	ldr	r3, [r3, #4]
 800c5f6:	4a34      	ldr	r2, [pc, #208]	; (800c6c8 <UART_AdvFeatureConfig+0x150>)
 800c5f8:	4013      	ands	r3, r2
 800c5fa:	0019      	movs	r1, r3
 800c5fc:	687b      	ldr	r3, [r7, #4]
 800c5fe:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800c600:	687b      	ldr	r3, [r7, #4]
 800c602:	681b      	ldr	r3, [r3, #0]
 800c604:	430a      	orrs	r2, r1
 800c606:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800c608:	687b      	ldr	r3, [r7, #4]
 800c60a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c60c:	2210      	movs	r2, #16
 800c60e:	4013      	ands	r3, r2
 800c610:	d00b      	beq.n	800c62a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800c612:	687b      	ldr	r3, [r7, #4]
 800c614:	681b      	ldr	r3, [r3, #0]
 800c616:	689b      	ldr	r3, [r3, #8]
 800c618:	4a2c      	ldr	r2, [pc, #176]	; (800c6cc <UART_AdvFeatureConfig+0x154>)
 800c61a:	4013      	ands	r3, r2
 800c61c:	0019      	movs	r1, r3
 800c61e:	687b      	ldr	r3, [r7, #4]
 800c620:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800c622:	687b      	ldr	r3, [r7, #4]
 800c624:	681b      	ldr	r3, [r3, #0]
 800c626:	430a      	orrs	r2, r1
 800c628:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800c62a:	687b      	ldr	r3, [r7, #4]
 800c62c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c62e:	2220      	movs	r2, #32
 800c630:	4013      	ands	r3, r2
 800c632:	d00b      	beq.n	800c64c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800c634:	687b      	ldr	r3, [r7, #4]
 800c636:	681b      	ldr	r3, [r3, #0]
 800c638:	689b      	ldr	r3, [r3, #8]
 800c63a:	4a25      	ldr	r2, [pc, #148]	; (800c6d0 <UART_AdvFeatureConfig+0x158>)
 800c63c:	4013      	ands	r3, r2
 800c63e:	0019      	movs	r1, r3
 800c640:	687b      	ldr	r3, [r7, #4]
 800c642:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800c644:	687b      	ldr	r3, [r7, #4]
 800c646:	681b      	ldr	r3, [r3, #0]
 800c648:	430a      	orrs	r2, r1
 800c64a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800c64c:	687b      	ldr	r3, [r7, #4]
 800c64e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c650:	2240      	movs	r2, #64	; 0x40
 800c652:	4013      	ands	r3, r2
 800c654:	d01d      	beq.n	800c692 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800c656:	687b      	ldr	r3, [r7, #4]
 800c658:	681b      	ldr	r3, [r3, #0]
 800c65a:	685b      	ldr	r3, [r3, #4]
 800c65c:	4a1d      	ldr	r2, [pc, #116]	; (800c6d4 <UART_AdvFeatureConfig+0x15c>)
 800c65e:	4013      	ands	r3, r2
 800c660:	0019      	movs	r1, r3
 800c662:	687b      	ldr	r3, [r7, #4]
 800c664:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800c666:	687b      	ldr	r3, [r7, #4]
 800c668:	681b      	ldr	r3, [r3, #0]
 800c66a:	430a      	orrs	r2, r1
 800c66c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800c66e:	687b      	ldr	r3, [r7, #4]
 800c670:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800c672:	2380      	movs	r3, #128	; 0x80
 800c674:	035b      	lsls	r3, r3, #13
 800c676:	429a      	cmp	r2, r3
 800c678:	d10b      	bne.n	800c692 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800c67a:	687b      	ldr	r3, [r7, #4]
 800c67c:	681b      	ldr	r3, [r3, #0]
 800c67e:	685b      	ldr	r3, [r3, #4]
 800c680:	4a15      	ldr	r2, [pc, #84]	; (800c6d8 <UART_AdvFeatureConfig+0x160>)
 800c682:	4013      	ands	r3, r2
 800c684:	0019      	movs	r1, r3
 800c686:	687b      	ldr	r3, [r7, #4]
 800c688:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800c68a:	687b      	ldr	r3, [r7, #4]
 800c68c:	681b      	ldr	r3, [r3, #0]
 800c68e:	430a      	orrs	r2, r1
 800c690:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800c692:	687b      	ldr	r3, [r7, #4]
 800c694:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c696:	2280      	movs	r2, #128	; 0x80
 800c698:	4013      	ands	r3, r2
 800c69a:	d00b      	beq.n	800c6b4 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800c69c:	687b      	ldr	r3, [r7, #4]
 800c69e:	681b      	ldr	r3, [r3, #0]
 800c6a0:	685b      	ldr	r3, [r3, #4]
 800c6a2:	4a0e      	ldr	r2, [pc, #56]	; (800c6dc <UART_AdvFeatureConfig+0x164>)
 800c6a4:	4013      	ands	r3, r2
 800c6a6:	0019      	movs	r1, r3
 800c6a8:	687b      	ldr	r3, [r7, #4]
 800c6aa:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800c6ac:	687b      	ldr	r3, [r7, #4]
 800c6ae:	681b      	ldr	r3, [r3, #0]
 800c6b0:	430a      	orrs	r2, r1
 800c6b2:	605a      	str	r2, [r3, #4]
  }
}
 800c6b4:	46c0      	nop			; (mov r8, r8)
 800c6b6:	46bd      	mov	sp, r7
 800c6b8:	b002      	add	sp, #8
 800c6ba:	bd80      	pop	{r7, pc}
 800c6bc:	fffdffff 	.word	0xfffdffff
 800c6c0:	fffeffff 	.word	0xfffeffff
 800c6c4:	fffbffff 	.word	0xfffbffff
 800c6c8:	ffff7fff 	.word	0xffff7fff
 800c6cc:	ffffefff 	.word	0xffffefff
 800c6d0:	ffffdfff 	.word	0xffffdfff
 800c6d4:	ffefffff 	.word	0xffefffff
 800c6d8:	ff9fffff 	.word	0xff9fffff
 800c6dc:	fff7ffff 	.word	0xfff7ffff

0800c6e0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800c6e0:	b580      	push	{r7, lr}
 800c6e2:	b086      	sub	sp, #24
 800c6e4:	af02      	add	r7, sp, #8
 800c6e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c6e8:	687b      	ldr	r3, [r7, #4]
 800c6ea:	2288      	movs	r2, #136	; 0x88
 800c6ec:	2100      	movs	r1, #0
 800c6ee:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 800c6f0:	f7fb f998 	bl	8007a24 <HAL_GetTick>
 800c6f4:	0003      	movs	r3, r0
 800c6f6:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800c6f8:	687b      	ldr	r3, [r7, #4]
 800c6fa:	681b      	ldr	r3, [r3, #0]
 800c6fc:	681b      	ldr	r3, [r3, #0]
 800c6fe:	2208      	movs	r2, #8
 800c700:	4013      	ands	r3, r2
 800c702:	2b08      	cmp	r3, #8
 800c704:	d10d      	bne.n	800c722 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800c706:	68fa      	ldr	r2, [r7, #12]
 800c708:	2380      	movs	r3, #128	; 0x80
 800c70a:	0399      	lsls	r1, r3, #14
 800c70c:	6878      	ldr	r0, [r7, #4]
 800c70e:	4b18      	ldr	r3, [pc, #96]	; (800c770 <UART_CheckIdleState+0x90>)
 800c710:	9300      	str	r3, [sp, #0]
 800c712:	0013      	movs	r3, r2
 800c714:	2200      	movs	r2, #0
 800c716:	f000 f82d 	bl	800c774 <UART_WaitOnFlagUntilTimeout>
 800c71a:	1e03      	subs	r3, r0, #0
 800c71c:	d001      	beq.n	800c722 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800c71e:	2303      	movs	r3, #3
 800c720:	e021      	b.n	800c766 <UART_CheckIdleState+0x86>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800c722:	687b      	ldr	r3, [r7, #4]
 800c724:	681b      	ldr	r3, [r3, #0]
 800c726:	681b      	ldr	r3, [r3, #0]
 800c728:	2204      	movs	r2, #4
 800c72a:	4013      	ands	r3, r2
 800c72c:	2b04      	cmp	r3, #4
 800c72e:	d10d      	bne.n	800c74c <UART_CheckIdleState+0x6c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800c730:	68fa      	ldr	r2, [r7, #12]
 800c732:	2380      	movs	r3, #128	; 0x80
 800c734:	03d9      	lsls	r1, r3, #15
 800c736:	6878      	ldr	r0, [r7, #4]
 800c738:	4b0d      	ldr	r3, [pc, #52]	; (800c770 <UART_CheckIdleState+0x90>)
 800c73a:	9300      	str	r3, [sp, #0]
 800c73c:	0013      	movs	r3, r2
 800c73e:	2200      	movs	r2, #0
 800c740:	f000 f818 	bl	800c774 <UART_WaitOnFlagUntilTimeout>
 800c744:	1e03      	subs	r3, r0, #0
 800c746:	d001      	beq.n	800c74c <UART_CheckIdleState+0x6c>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800c748:	2303      	movs	r3, #3
 800c74a:	e00c      	b.n	800c766 <UART_CheckIdleState+0x86>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800c74c:	687b      	ldr	r3, [r7, #4]
 800c74e:	2280      	movs	r2, #128	; 0x80
 800c750:	2120      	movs	r1, #32
 800c752:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 800c754:	687b      	ldr	r3, [r7, #4]
 800c756:	2284      	movs	r2, #132	; 0x84
 800c758:	2120      	movs	r1, #32
 800c75a:	5099      	str	r1, [r3, r2]

  __HAL_UNLOCK(huart);
 800c75c:	687b      	ldr	r3, [r7, #4]
 800c75e:	227c      	movs	r2, #124	; 0x7c
 800c760:	2100      	movs	r1, #0
 800c762:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800c764:	2300      	movs	r3, #0
}
 800c766:	0018      	movs	r0, r3
 800c768:	46bd      	mov	sp, r7
 800c76a:	b004      	add	sp, #16
 800c76c:	bd80      	pop	{r7, pc}
 800c76e:	46c0      	nop			; (mov r8, r8)
 800c770:	01ffffff 	.word	0x01ffffff

0800c774 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800c774:	b580      	push	{r7, lr}
 800c776:	b084      	sub	sp, #16
 800c778:	af00      	add	r7, sp, #0
 800c77a:	60f8      	str	r0, [r7, #12]
 800c77c:	60b9      	str	r1, [r7, #8]
 800c77e:	603b      	str	r3, [r7, #0]
 800c780:	1dfb      	adds	r3, r7, #7
 800c782:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800c784:	e02b      	b.n	800c7de <UART_WaitOnFlagUntilTimeout+0x6a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800c786:	69bb      	ldr	r3, [r7, #24]
 800c788:	3301      	adds	r3, #1
 800c78a:	d028      	beq.n	800c7de <UART_WaitOnFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800c78c:	f7fb f94a 	bl	8007a24 <HAL_GetTick>
 800c790:	0002      	movs	r2, r0
 800c792:	683b      	ldr	r3, [r7, #0]
 800c794:	1ad3      	subs	r3, r2, r3
 800c796:	69ba      	ldr	r2, [r7, #24]
 800c798:	429a      	cmp	r2, r3
 800c79a:	d302      	bcc.n	800c7a2 <UART_WaitOnFlagUntilTimeout+0x2e>
 800c79c:	69bb      	ldr	r3, [r7, #24]
 800c79e:	2b00      	cmp	r3, #0
 800c7a0:	d11d      	bne.n	800c7de <UART_WaitOnFlagUntilTimeout+0x6a>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 800c7a2:	68fb      	ldr	r3, [r7, #12]
 800c7a4:	681b      	ldr	r3, [r3, #0]
 800c7a6:	681a      	ldr	r2, [r3, #0]
 800c7a8:	68fb      	ldr	r3, [r7, #12]
 800c7aa:	681b      	ldr	r3, [r3, #0]
 800c7ac:	4916      	ldr	r1, [pc, #88]	; (800c808 <UART_WaitOnFlagUntilTimeout+0x94>)
 800c7ae:	400a      	ands	r2, r1
 800c7b0:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c7b2:	68fb      	ldr	r3, [r7, #12]
 800c7b4:	681b      	ldr	r3, [r3, #0]
 800c7b6:	689a      	ldr	r2, [r3, #8]
 800c7b8:	68fb      	ldr	r3, [r7, #12]
 800c7ba:	681b      	ldr	r3, [r3, #0]
 800c7bc:	2101      	movs	r1, #1
 800c7be:	438a      	bics	r2, r1
 800c7c0:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 800c7c2:	68fb      	ldr	r3, [r7, #12]
 800c7c4:	2280      	movs	r2, #128	; 0x80
 800c7c6:	2120      	movs	r1, #32
 800c7c8:	5099      	str	r1, [r3, r2]
        huart->RxState = HAL_UART_STATE_READY;
 800c7ca:	68fb      	ldr	r3, [r7, #12]
 800c7cc:	2284      	movs	r2, #132	; 0x84
 800c7ce:	2120      	movs	r1, #32
 800c7d0:	5099      	str	r1, [r3, r2]

        __HAL_UNLOCK(huart);
 800c7d2:	68fb      	ldr	r3, [r7, #12]
 800c7d4:	227c      	movs	r2, #124	; 0x7c
 800c7d6:	2100      	movs	r1, #0
 800c7d8:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 800c7da:	2303      	movs	r3, #3
 800c7dc:	e00f      	b.n	800c7fe <UART_WaitOnFlagUntilTimeout+0x8a>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800c7de:	68fb      	ldr	r3, [r7, #12]
 800c7e0:	681b      	ldr	r3, [r3, #0]
 800c7e2:	69db      	ldr	r3, [r3, #28]
 800c7e4:	68ba      	ldr	r2, [r7, #8]
 800c7e6:	4013      	ands	r3, r2
 800c7e8:	68ba      	ldr	r2, [r7, #8]
 800c7ea:	1ad3      	subs	r3, r2, r3
 800c7ec:	425a      	negs	r2, r3
 800c7ee:	4153      	adcs	r3, r2
 800c7f0:	b2db      	uxtb	r3, r3
 800c7f2:	001a      	movs	r2, r3
 800c7f4:	1dfb      	adds	r3, r7, #7
 800c7f6:	781b      	ldrb	r3, [r3, #0]
 800c7f8:	429a      	cmp	r2, r3
 800c7fa:	d0c4      	beq.n	800c786 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800c7fc:	2300      	movs	r3, #0
}
 800c7fe:	0018      	movs	r0, r3
 800c800:	46bd      	mov	sp, r7
 800c802:	b004      	add	sp, #16
 800c804:	bd80      	pop	{r7, pc}
 800c806:	46c0      	nop			; (mov r8, r8)
 800c808:	fffffe5f 	.word	0xfffffe5f

0800c80c <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800c80c:	b580      	push	{r7, lr}
 800c80e:	b084      	sub	sp, #16
 800c810:	af00      	add	r7, sp, #0
 800c812:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800c814:	687b      	ldr	r3, [r7, #4]
 800c816:	227c      	movs	r2, #124	; 0x7c
 800c818:	5c9b      	ldrb	r3, [r3, r2]
 800c81a:	2b01      	cmp	r3, #1
 800c81c:	d101      	bne.n	800c822 <HAL_UARTEx_DisableFifoMode+0x16>
 800c81e:	2302      	movs	r3, #2
 800c820:	e027      	b.n	800c872 <HAL_UARTEx_DisableFifoMode+0x66>
 800c822:	687b      	ldr	r3, [r7, #4]
 800c824:	227c      	movs	r2, #124	; 0x7c
 800c826:	2101      	movs	r1, #1
 800c828:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 800c82a:	687b      	ldr	r3, [r7, #4]
 800c82c:	2280      	movs	r2, #128	; 0x80
 800c82e:	2124      	movs	r1, #36	; 0x24
 800c830:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800c832:	687b      	ldr	r3, [r7, #4]
 800c834:	681b      	ldr	r3, [r3, #0]
 800c836:	681b      	ldr	r3, [r3, #0]
 800c838:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800c83a:	687b      	ldr	r3, [r7, #4]
 800c83c:	681b      	ldr	r3, [r3, #0]
 800c83e:	681a      	ldr	r2, [r3, #0]
 800c840:	687b      	ldr	r3, [r7, #4]
 800c842:	681b      	ldr	r3, [r3, #0]
 800c844:	2101      	movs	r1, #1
 800c846:	438a      	bics	r2, r1
 800c848:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800c84a:	68fb      	ldr	r3, [r7, #12]
 800c84c:	4a0b      	ldr	r2, [pc, #44]	; (800c87c <HAL_UARTEx_DisableFifoMode+0x70>)
 800c84e:	4013      	ands	r3, r2
 800c850:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800c852:	687b      	ldr	r3, [r7, #4]
 800c854:	2200      	movs	r2, #0
 800c856:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800c858:	687b      	ldr	r3, [r7, #4]
 800c85a:	681b      	ldr	r3, [r3, #0]
 800c85c:	68fa      	ldr	r2, [r7, #12]
 800c85e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800c860:	687b      	ldr	r3, [r7, #4]
 800c862:	2280      	movs	r2, #128	; 0x80
 800c864:	2120      	movs	r1, #32
 800c866:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800c868:	687b      	ldr	r3, [r7, #4]
 800c86a:	227c      	movs	r2, #124	; 0x7c
 800c86c:	2100      	movs	r1, #0
 800c86e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800c870:	2300      	movs	r3, #0
}
 800c872:	0018      	movs	r0, r3
 800c874:	46bd      	mov	sp, r7
 800c876:	b004      	add	sp, #16
 800c878:	bd80      	pop	{r7, pc}
 800c87a:	46c0      	nop			; (mov r8, r8)
 800c87c:	dfffffff 	.word	0xdfffffff

0800c880 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800c880:	b580      	push	{r7, lr}
 800c882:	b084      	sub	sp, #16
 800c884:	af00      	add	r7, sp, #0
 800c886:	6078      	str	r0, [r7, #4]
 800c888:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800c88a:	687b      	ldr	r3, [r7, #4]
 800c88c:	227c      	movs	r2, #124	; 0x7c
 800c88e:	5c9b      	ldrb	r3, [r3, r2]
 800c890:	2b01      	cmp	r3, #1
 800c892:	d101      	bne.n	800c898 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800c894:	2302      	movs	r3, #2
 800c896:	e02e      	b.n	800c8f6 <HAL_UARTEx_SetTxFifoThreshold+0x76>
 800c898:	687b      	ldr	r3, [r7, #4]
 800c89a:	227c      	movs	r2, #124	; 0x7c
 800c89c:	2101      	movs	r1, #1
 800c89e:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 800c8a0:	687b      	ldr	r3, [r7, #4]
 800c8a2:	2280      	movs	r2, #128	; 0x80
 800c8a4:	2124      	movs	r1, #36	; 0x24
 800c8a6:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800c8a8:	687b      	ldr	r3, [r7, #4]
 800c8aa:	681b      	ldr	r3, [r3, #0]
 800c8ac:	681b      	ldr	r3, [r3, #0]
 800c8ae:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800c8b0:	687b      	ldr	r3, [r7, #4]
 800c8b2:	681b      	ldr	r3, [r3, #0]
 800c8b4:	681a      	ldr	r2, [r3, #0]
 800c8b6:	687b      	ldr	r3, [r7, #4]
 800c8b8:	681b      	ldr	r3, [r3, #0]
 800c8ba:	2101      	movs	r1, #1
 800c8bc:	438a      	bics	r2, r1
 800c8be:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800c8c0:	687b      	ldr	r3, [r7, #4]
 800c8c2:	681b      	ldr	r3, [r3, #0]
 800c8c4:	689b      	ldr	r3, [r3, #8]
 800c8c6:	00db      	lsls	r3, r3, #3
 800c8c8:	08d9      	lsrs	r1, r3, #3
 800c8ca:	687b      	ldr	r3, [r7, #4]
 800c8cc:	681b      	ldr	r3, [r3, #0]
 800c8ce:	683a      	ldr	r2, [r7, #0]
 800c8d0:	430a      	orrs	r2, r1
 800c8d2:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800c8d4:	687b      	ldr	r3, [r7, #4]
 800c8d6:	0018      	movs	r0, r3
 800c8d8:	f000 f854 	bl	800c984 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800c8dc:	687b      	ldr	r3, [r7, #4]
 800c8de:	681b      	ldr	r3, [r3, #0]
 800c8e0:	68fa      	ldr	r2, [r7, #12]
 800c8e2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800c8e4:	687b      	ldr	r3, [r7, #4]
 800c8e6:	2280      	movs	r2, #128	; 0x80
 800c8e8:	2120      	movs	r1, #32
 800c8ea:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800c8ec:	687b      	ldr	r3, [r7, #4]
 800c8ee:	227c      	movs	r2, #124	; 0x7c
 800c8f0:	2100      	movs	r1, #0
 800c8f2:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800c8f4:	2300      	movs	r3, #0
}
 800c8f6:	0018      	movs	r0, r3
 800c8f8:	46bd      	mov	sp, r7
 800c8fa:	b004      	add	sp, #16
 800c8fc:	bd80      	pop	{r7, pc}
	...

0800c900 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800c900:	b580      	push	{r7, lr}
 800c902:	b084      	sub	sp, #16
 800c904:	af00      	add	r7, sp, #0
 800c906:	6078      	str	r0, [r7, #4]
 800c908:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800c90a:	687b      	ldr	r3, [r7, #4]
 800c90c:	227c      	movs	r2, #124	; 0x7c
 800c90e:	5c9b      	ldrb	r3, [r3, r2]
 800c910:	2b01      	cmp	r3, #1
 800c912:	d101      	bne.n	800c918 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800c914:	2302      	movs	r3, #2
 800c916:	e02f      	b.n	800c978 <HAL_UARTEx_SetRxFifoThreshold+0x78>
 800c918:	687b      	ldr	r3, [r7, #4]
 800c91a:	227c      	movs	r2, #124	; 0x7c
 800c91c:	2101      	movs	r1, #1
 800c91e:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 800c920:	687b      	ldr	r3, [r7, #4]
 800c922:	2280      	movs	r2, #128	; 0x80
 800c924:	2124      	movs	r1, #36	; 0x24
 800c926:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800c928:	687b      	ldr	r3, [r7, #4]
 800c92a:	681b      	ldr	r3, [r3, #0]
 800c92c:	681b      	ldr	r3, [r3, #0]
 800c92e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800c930:	687b      	ldr	r3, [r7, #4]
 800c932:	681b      	ldr	r3, [r3, #0]
 800c934:	681a      	ldr	r2, [r3, #0]
 800c936:	687b      	ldr	r3, [r7, #4]
 800c938:	681b      	ldr	r3, [r3, #0]
 800c93a:	2101      	movs	r1, #1
 800c93c:	438a      	bics	r2, r1
 800c93e:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800c940:	687b      	ldr	r3, [r7, #4]
 800c942:	681b      	ldr	r3, [r3, #0]
 800c944:	689b      	ldr	r3, [r3, #8]
 800c946:	4a0e      	ldr	r2, [pc, #56]	; (800c980 <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 800c948:	4013      	ands	r3, r2
 800c94a:	0019      	movs	r1, r3
 800c94c:	687b      	ldr	r3, [r7, #4]
 800c94e:	681b      	ldr	r3, [r3, #0]
 800c950:	683a      	ldr	r2, [r7, #0]
 800c952:	430a      	orrs	r2, r1
 800c954:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800c956:	687b      	ldr	r3, [r7, #4]
 800c958:	0018      	movs	r0, r3
 800c95a:	f000 f813 	bl	800c984 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800c95e:	687b      	ldr	r3, [r7, #4]
 800c960:	681b      	ldr	r3, [r3, #0]
 800c962:	68fa      	ldr	r2, [r7, #12]
 800c964:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800c966:	687b      	ldr	r3, [r7, #4]
 800c968:	2280      	movs	r2, #128	; 0x80
 800c96a:	2120      	movs	r1, #32
 800c96c:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800c96e:	687b      	ldr	r3, [r7, #4]
 800c970:	227c      	movs	r2, #124	; 0x7c
 800c972:	2100      	movs	r1, #0
 800c974:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800c976:	2300      	movs	r3, #0
}
 800c978:	0018      	movs	r0, r3
 800c97a:	46bd      	mov	sp, r7
 800c97c:	b004      	add	sp, #16
 800c97e:	bd80      	pop	{r7, pc}
 800c980:	f1ffffff 	.word	0xf1ffffff

0800c984 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800c984:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c986:	b089      	sub	sp, #36	; 0x24
 800c988:	af00      	add	r7, sp, #0
 800c98a:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_depth;
  uint8_t tx_fifo_depth;
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
 800c98c:	2314      	movs	r3, #20
 800c98e:	18fb      	adds	r3, r7, r3
 800c990:	4a2f      	ldr	r2, [pc, #188]	; (800ca50 <UARTEx_SetNbDataToProcess+0xcc>)
 800c992:	ca03      	ldmia	r2!, {r0, r1}
 800c994:	c303      	stmia	r3!, {r0, r1}
  uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};
 800c996:	230c      	movs	r3, #12
 800c998:	18fb      	adds	r3, r7, r3
 800c99a:	4a2e      	ldr	r2, [pc, #184]	; (800ca54 <UARTEx_SetNbDataToProcess+0xd0>)
 800c99c:	ca03      	ldmia	r2!, {r0, r1}
 800c99e:	c303      	stmia	r3!, {r0, r1}

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800c9a0:	687b      	ldr	r3, [r7, #4]
 800c9a2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800c9a4:	2b00      	cmp	r3, #0
 800c9a6:	d108      	bne.n	800c9ba <UARTEx_SetNbDataToProcess+0x36>
  {
    huart->NbTxDataToProcess = 1U;
 800c9a8:	687b      	ldr	r3, [r7, #4]
 800c9aa:	226a      	movs	r2, #106	; 0x6a
 800c9ac:	2101      	movs	r1, #1
 800c9ae:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = 1U;
 800c9b0:	687b      	ldr	r3, [r7, #4]
 800c9b2:	2268      	movs	r2, #104	; 0x68
 800c9b4:	2101      	movs	r1, #1
 800c9b6:	5299      	strh	r1, [r3, r2]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) / (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) / (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800c9b8:	e046      	b.n	800ca48 <UARTEx_SetNbDataToProcess+0xc4>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800c9ba:	261f      	movs	r6, #31
 800c9bc:	19bb      	adds	r3, r7, r6
 800c9be:	2208      	movs	r2, #8
 800c9c0:	701a      	strb	r2, [r3, #0]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800c9c2:	201e      	movs	r0, #30
 800c9c4:	183b      	adds	r3, r7, r0
 800c9c6:	2208      	movs	r2, #8
 800c9c8:	701a      	strb	r2, [r3, #0]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800c9ca:	687b      	ldr	r3, [r7, #4]
 800c9cc:	681b      	ldr	r3, [r3, #0]
 800c9ce:	689b      	ldr	r3, [r3, #8]
 800c9d0:	0e5b      	lsrs	r3, r3, #25
 800c9d2:	b2da      	uxtb	r2, r3
 800c9d4:	241d      	movs	r4, #29
 800c9d6:	193b      	adds	r3, r7, r4
 800c9d8:	2107      	movs	r1, #7
 800c9da:	400a      	ands	r2, r1
 800c9dc:	701a      	strb	r2, [r3, #0]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800c9de:	687b      	ldr	r3, [r7, #4]
 800c9e0:	681b      	ldr	r3, [r3, #0]
 800c9e2:	689b      	ldr	r3, [r3, #8]
 800c9e4:	0f5b      	lsrs	r3, r3, #29
 800c9e6:	b2da      	uxtb	r2, r3
 800c9e8:	251c      	movs	r5, #28
 800c9ea:	197b      	adds	r3, r7, r5
 800c9ec:	2107      	movs	r1, #7
 800c9ee:	400a      	ands	r2, r1
 800c9f0:	701a      	strb	r2, [r3, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) / (uint16_t)denominator[tx_fifo_threshold];
 800c9f2:	183b      	adds	r3, r7, r0
 800c9f4:	781b      	ldrb	r3, [r3, #0]
 800c9f6:	197a      	adds	r2, r7, r5
 800c9f8:	7812      	ldrb	r2, [r2, #0]
 800c9fa:	2114      	movs	r1, #20
 800c9fc:	1879      	adds	r1, r7, r1
 800c9fe:	5c8a      	ldrb	r2, [r1, r2]
 800ca00:	435a      	muls	r2, r3
 800ca02:	0010      	movs	r0, r2
 800ca04:	197b      	adds	r3, r7, r5
 800ca06:	781b      	ldrb	r3, [r3, #0]
 800ca08:	250c      	movs	r5, #12
 800ca0a:	197a      	adds	r2, r7, r5
 800ca0c:	5cd3      	ldrb	r3, [r2, r3]
 800ca0e:	0019      	movs	r1, r3
 800ca10:	f7f3 fc02 	bl	8000218 <__divsi3>
 800ca14:	0003      	movs	r3, r0
 800ca16:	b299      	uxth	r1, r3
 800ca18:	687b      	ldr	r3, [r7, #4]
 800ca1a:	226a      	movs	r2, #106	; 0x6a
 800ca1c:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) / (uint16_t)denominator[rx_fifo_threshold];
 800ca1e:	19bb      	adds	r3, r7, r6
 800ca20:	781b      	ldrb	r3, [r3, #0]
 800ca22:	193a      	adds	r2, r7, r4
 800ca24:	7812      	ldrb	r2, [r2, #0]
 800ca26:	2114      	movs	r1, #20
 800ca28:	1879      	adds	r1, r7, r1
 800ca2a:	5c8a      	ldrb	r2, [r1, r2]
 800ca2c:	435a      	muls	r2, r3
 800ca2e:	0010      	movs	r0, r2
 800ca30:	193b      	adds	r3, r7, r4
 800ca32:	781b      	ldrb	r3, [r3, #0]
 800ca34:	197a      	adds	r2, r7, r5
 800ca36:	5cd3      	ldrb	r3, [r2, r3]
 800ca38:	0019      	movs	r1, r3
 800ca3a:	f7f3 fbed 	bl	8000218 <__divsi3>
 800ca3e:	0003      	movs	r3, r0
 800ca40:	b299      	uxth	r1, r3
 800ca42:	687b      	ldr	r3, [r7, #4]
 800ca44:	2268      	movs	r2, #104	; 0x68
 800ca46:	5299      	strh	r1, [r3, r2]
}
 800ca48:	46c0      	nop			; (mov r8, r8)
 800ca4a:	46bd      	mov	sp, r7
 800ca4c:	b009      	add	sp, #36	; 0x24
 800ca4e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ca50:	0800f178 	.word	0x0800f178
 800ca54:	0800f180 	.word	0x0800f180

0800ca58 <__errno>:
 800ca58:	4b01      	ldr	r3, [pc, #4]	; (800ca60 <__errno+0x8>)
 800ca5a:	6818      	ldr	r0, [r3, #0]
 800ca5c:	4770      	bx	lr
 800ca5e:	46c0      	nop			; (mov r8, r8)
 800ca60:	20000014 	.word	0x20000014

0800ca64 <__libc_init_array>:
 800ca64:	b570      	push	{r4, r5, r6, lr}
 800ca66:	2600      	movs	r6, #0
 800ca68:	4d0c      	ldr	r5, [pc, #48]	; (800ca9c <__libc_init_array+0x38>)
 800ca6a:	4c0d      	ldr	r4, [pc, #52]	; (800caa0 <__libc_init_array+0x3c>)
 800ca6c:	1b64      	subs	r4, r4, r5
 800ca6e:	10a4      	asrs	r4, r4, #2
 800ca70:	42a6      	cmp	r6, r4
 800ca72:	d109      	bne.n	800ca88 <__libc_init_array+0x24>
 800ca74:	2600      	movs	r6, #0
 800ca76:	f001 fff3 	bl	800ea60 <_init>
 800ca7a:	4d0a      	ldr	r5, [pc, #40]	; (800caa4 <__libc_init_array+0x40>)
 800ca7c:	4c0a      	ldr	r4, [pc, #40]	; (800caa8 <__libc_init_array+0x44>)
 800ca7e:	1b64      	subs	r4, r4, r5
 800ca80:	10a4      	asrs	r4, r4, #2
 800ca82:	42a6      	cmp	r6, r4
 800ca84:	d105      	bne.n	800ca92 <__libc_init_array+0x2e>
 800ca86:	bd70      	pop	{r4, r5, r6, pc}
 800ca88:	00b3      	lsls	r3, r6, #2
 800ca8a:	58eb      	ldr	r3, [r5, r3]
 800ca8c:	4798      	blx	r3
 800ca8e:	3601      	adds	r6, #1
 800ca90:	e7ee      	b.n	800ca70 <__libc_init_array+0xc>
 800ca92:	00b3      	lsls	r3, r6, #2
 800ca94:	58eb      	ldr	r3, [r5, r3]
 800ca96:	4798      	blx	r3
 800ca98:	3601      	adds	r6, #1
 800ca9a:	e7f2      	b.n	800ca82 <__libc_init_array+0x1e>
 800ca9c:	0800f568 	.word	0x0800f568
 800caa0:	0800f568 	.word	0x0800f568
 800caa4:	0800f568 	.word	0x0800f568
 800caa8:	0800f56c 	.word	0x0800f56c

0800caac <memcpy>:
 800caac:	2300      	movs	r3, #0
 800caae:	b510      	push	{r4, lr}
 800cab0:	429a      	cmp	r2, r3
 800cab2:	d100      	bne.n	800cab6 <memcpy+0xa>
 800cab4:	bd10      	pop	{r4, pc}
 800cab6:	5ccc      	ldrb	r4, [r1, r3]
 800cab8:	54c4      	strb	r4, [r0, r3]
 800caba:	3301      	adds	r3, #1
 800cabc:	e7f8      	b.n	800cab0 <memcpy+0x4>

0800cabe <memset>:
 800cabe:	0003      	movs	r3, r0
 800cac0:	1812      	adds	r2, r2, r0
 800cac2:	4293      	cmp	r3, r2
 800cac4:	d100      	bne.n	800cac8 <memset+0xa>
 800cac6:	4770      	bx	lr
 800cac8:	7019      	strb	r1, [r3, #0]
 800caca:	3301      	adds	r3, #1
 800cacc:	e7f9      	b.n	800cac2 <memset+0x4>
	...

0800cad0 <iprintf>:
 800cad0:	b40f      	push	{r0, r1, r2, r3}
 800cad2:	4b0b      	ldr	r3, [pc, #44]	; (800cb00 <iprintf+0x30>)
 800cad4:	b513      	push	{r0, r1, r4, lr}
 800cad6:	681c      	ldr	r4, [r3, #0]
 800cad8:	2c00      	cmp	r4, #0
 800cada:	d005      	beq.n	800cae8 <iprintf+0x18>
 800cadc:	69a3      	ldr	r3, [r4, #24]
 800cade:	2b00      	cmp	r3, #0
 800cae0:	d102      	bne.n	800cae8 <iprintf+0x18>
 800cae2:	0020      	movs	r0, r4
 800cae4:	f000 fa3c 	bl	800cf60 <__sinit>
 800cae8:	ab05      	add	r3, sp, #20
 800caea:	9a04      	ldr	r2, [sp, #16]
 800caec:	68a1      	ldr	r1, [r4, #8]
 800caee:	0020      	movs	r0, r4
 800caf0:	9301      	str	r3, [sp, #4]
 800caf2:	f000 fc05 	bl	800d300 <_vfiprintf_r>
 800caf6:	bc16      	pop	{r1, r2, r4}
 800caf8:	bc08      	pop	{r3}
 800cafa:	b004      	add	sp, #16
 800cafc:	4718      	bx	r3
 800cafe:	46c0      	nop			; (mov r8, r8)
 800cb00:	20000014 	.word	0x20000014

0800cb04 <_puts_r>:
 800cb04:	b570      	push	{r4, r5, r6, lr}
 800cb06:	0005      	movs	r5, r0
 800cb08:	000e      	movs	r6, r1
 800cb0a:	2800      	cmp	r0, #0
 800cb0c:	d004      	beq.n	800cb18 <_puts_r+0x14>
 800cb0e:	6983      	ldr	r3, [r0, #24]
 800cb10:	2b00      	cmp	r3, #0
 800cb12:	d101      	bne.n	800cb18 <_puts_r+0x14>
 800cb14:	f000 fa24 	bl	800cf60 <__sinit>
 800cb18:	69ab      	ldr	r3, [r5, #24]
 800cb1a:	68ac      	ldr	r4, [r5, #8]
 800cb1c:	2b00      	cmp	r3, #0
 800cb1e:	d102      	bne.n	800cb26 <_puts_r+0x22>
 800cb20:	0028      	movs	r0, r5
 800cb22:	f000 fa1d 	bl	800cf60 <__sinit>
 800cb26:	4b24      	ldr	r3, [pc, #144]	; (800cbb8 <_puts_r+0xb4>)
 800cb28:	429c      	cmp	r4, r3
 800cb2a:	d10f      	bne.n	800cb4c <_puts_r+0x48>
 800cb2c:	686c      	ldr	r4, [r5, #4]
 800cb2e:	89a3      	ldrh	r3, [r4, #12]
 800cb30:	071b      	lsls	r3, r3, #28
 800cb32:	d502      	bpl.n	800cb3a <_puts_r+0x36>
 800cb34:	6923      	ldr	r3, [r4, #16]
 800cb36:	2b00      	cmp	r3, #0
 800cb38:	d11f      	bne.n	800cb7a <_puts_r+0x76>
 800cb3a:	0021      	movs	r1, r4
 800cb3c:	0028      	movs	r0, r5
 800cb3e:	f000 f8a1 	bl	800cc84 <__swsetup_r>
 800cb42:	2800      	cmp	r0, #0
 800cb44:	d019      	beq.n	800cb7a <_puts_r+0x76>
 800cb46:	2001      	movs	r0, #1
 800cb48:	4240      	negs	r0, r0
 800cb4a:	bd70      	pop	{r4, r5, r6, pc}
 800cb4c:	4b1b      	ldr	r3, [pc, #108]	; (800cbbc <_puts_r+0xb8>)
 800cb4e:	429c      	cmp	r4, r3
 800cb50:	d101      	bne.n	800cb56 <_puts_r+0x52>
 800cb52:	68ac      	ldr	r4, [r5, #8]
 800cb54:	e7eb      	b.n	800cb2e <_puts_r+0x2a>
 800cb56:	4b1a      	ldr	r3, [pc, #104]	; (800cbc0 <_puts_r+0xbc>)
 800cb58:	429c      	cmp	r4, r3
 800cb5a:	d1e8      	bne.n	800cb2e <_puts_r+0x2a>
 800cb5c:	68ec      	ldr	r4, [r5, #12]
 800cb5e:	e7e6      	b.n	800cb2e <_puts_r+0x2a>
 800cb60:	3601      	adds	r6, #1
 800cb62:	60a3      	str	r3, [r4, #8]
 800cb64:	2b00      	cmp	r3, #0
 800cb66:	da04      	bge.n	800cb72 <_puts_r+0x6e>
 800cb68:	69a2      	ldr	r2, [r4, #24]
 800cb6a:	429a      	cmp	r2, r3
 800cb6c:	dc16      	bgt.n	800cb9c <_puts_r+0x98>
 800cb6e:	290a      	cmp	r1, #10
 800cb70:	d014      	beq.n	800cb9c <_puts_r+0x98>
 800cb72:	6823      	ldr	r3, [r4, #0]
 800cb74:	1c5a      	adds	r2, r3, #1
 800cb76:	6022      	str	r2, [r4, #0]
 800cb78:	7019      	strb	r1, [r3, #0]
 800cb7a:	68a3      	ldr	r3, [r4, #8]
 800cb7c:	7831      	ldrb	r1, [r6, #0]
 800cb7e:	3b01      	subs	r3, #1
 800cb80:	2900      	cmp	r1, #0
 800cb82:	d1ed      	bne.n	800cb60 <_puts_r+0x5c>
 800cb84:	60a3      	str	r3, [r4, #8]
 800cb86:	2b00      	cmp	r3, #0
 800cb88:	da0f      	bge.n	800cbaa <_puts_r+0xa6>
 800cb8a:	0022      	movs	r2, r4
 800cb8c:	310a      	adds	r1, #10
 800cb8e:	0028      	movs	r0, r5
 800cb90:	f000 f822 	bl	800cbd8 <__swbuf_r>
 800cb94:	1c43      	adds	r3, r0, #1
 800cb96:	d0d6      	beq.n	800cb46 <_puts_r+0x42>
 800cb98:	200a      	movs	r0, #10
 800cb9a:	e7d6      	b.n	800cb4a <_puts_r+0x46>
 800cb9c:	0022      	movs	r2, r4
 800cb9e:	0028      	movs	r0, r5
 800cba0:	f000 f81a 	bl	800cbd8 <__swbuf_r>
 800cba4:	1c43      	adds	r3, r0, #1
 800cba6:	d1e8      	bne.n	800cb7a <_puts_r+0x76>
 800cba8:	e7cd      	b.n	800cb46 <_puts_r+0x42>
 800cbaa:	200a      	movs	r0, #10
 800cbac:	6823      	ldr	r3, [r4, #0]
 800cbae:	1c5a      	adds	r2, r3, #1
 800cbb0:	6022      	str	r2, [r4, #0]
 800cbb2:	7018      	strb	r0, [r3, #0]
 800cbb4:	e7c9      	b.n	800cb4a <_puts_r+0x46>
 800cbb6:	46c0      	nop			; (mov r8, r8)
 800cbb8:	0800f4a8 	.word	0x0800f4a8
 800cbbc:	0800f4c8 	.word	0x0800f4c8
 800cbc0:	0800f488 	.word	0x0800f488

0800cbc4 <puts>:
 800cbc4:	b510      	push	{r4, lr}
 800cbc6:	4b03      	ldr	r3, [pc, #12]	; (800cbd4 <puts+0x10>)
 800cbc8:	0001      	movs	r1, r0
 800cbca:	6818      	ldr	r0, [r3, #0]
 800cbcc:	f7ff ff9a 	bl	800cb04 <_puts_r>
 800cbd0:	bd10      	pop	{r4, pc}
 800cbd2:	46c0      	nop			; (mov r8, r8)
 800cbd4:	20000014 	.word	0x20000014

0800cbd8 <__swbuf_r>:
 800cbd8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cbda:	0005      	movs	r5, r0
 800cbdc:	000e      	movs	r6, r1
 800cbde:	0014      	movs	r4, r2
 800cbe0:	2800      	cmp	r0, #0
 800cbe2:	d004      	beq.n	800cbee <__swbuf_r+0x16>
 800cbe4:	6983      	ldr	r3, [r0, #24]
 800cbe6:	2b00      	cmp	r3, #0
 800cbe8:	d101      	bne.n	800cbee <__swbuf_r+0x16>
 800cbea:	f000 f9b9 	bl	800cf60 <__sinit>
 800cbee:	4b22      	ldr	r3, [pc, #136]	; (800cc78 <__swbuf_r+0xa0>)
 800cbf0:	429c      	cmp	r4, r3
 800cbf2:	d12d      	bne.n	800cc50 <__swbuf_r+0x78>
 800cbf4:	686c      	ldr	r4, [r5, #4]
 800cbf6:	69a3      	ldr	r3, [r4, #24]
 800cbf8:	60a3      	str	r3, [r4, #8]
 800cbfa:	89a3      	ldrh	r3, [r4, #12]
 800cbfc:	071b      	lsls	r3, r3, #28
 800cbfe:	d531      	bpl.n	800cc64 <__swbuf_r+0x8c>
 800cc00:	6923      	ldr	r3, [r4, #16]
 800cc02:	2b00      	cmp	r3, #0
 800cc04:	d02e      	beq.n	800cc64 <__swbuf_r+0x8c>
 800cc06:	6823      	ldr	r3, [r4, #0]
 800cc08:	6922      	ldr	r2, [r4, #16]
 800cc0a:	b2f7      	uxtb	r7, r6
 800cc0c:	1a98      	subs	r0, r3, r2
 800cc0e:	6963      	ldr	r3, [r4, #20]
 800cc10:	b2f6      	uxtb	r6, r6
 800cc12:	4283      	cmp	r3, r0
 800cc14:	dc05      	bgt.n	800cc22 <__swbuf_r+0x4a>
 800cc16:	0021      	movs	r1, r4
 800cc18:	0028      	movs	r0, r5
 800cc1a:	f000 f933 	bl	800ce84 <_fflush_r>
 800cc1e:	2800      	cmp	r0, #0
 800cc20:	d126      	bne.n	800cc70 <__swbuf_r+0x98>
 800cc22:	68a3      	ldr	r3, [r4, #8]
 800cc24:	3001      	adds	r0, #1
 800cc26:	3b01      	subs	r3, #1
 800cc28:	60a3      	str	r3, [r4, #8]
 800cc2a:	6823      	ldr	r3, [r4, #0]
 800cc2c:	1c5a      	adds	r2, r3, #1
 800cc2e:	6022      	str	r2, [r4, #0]
 800cc30:	701f      	strb	r7, [r3, #0]
 800cc32:	6963      	ldr	r3, [r4, #20]
 800cc34:	4283      	cmp	r3, r0
 800cc36:	d004      	beq.n	800cc42 <__swbuf_r+0x6a>
 800cc38:	89a3      	ldrh	r3, [r4, #12]
 800cc3a:	07db      	lsls	r3, r3, #31
 800cc3c:	d51a      	bpl.n	800cc74 <__swbuf_r+0x9c>
 800cc3e:	2e0a      	cmp	r6, #10
 800cc40:	d118      	bne.n	800cc74 <__swbuf_r+0x9c>
 800cc42:	0021      	movs	r1, r4
 800cc44:	0028      	movs	r0, r5
 800cc46:	f000 f91d 	bl	800ce84 <_fflush_r>
 800cc4a:	2800      	cmp	r0, #0
 800cc4c:	d012      	beq.n	800cc74 <__swbuf_r+0x9c>
 800cc4e:	e00f      	b.n	800cc70 <__swbuf_r+0x98>
 800cc50:	4b0a      	ldr	r3, [pc, #40]	; (800cc7c <__swbuf_r+0xa4>)
 800cc52:	429c      	cmp	r4, r3
 800cc54:	d101      	bne.n	800cc5a <__swbuf_r+0x82>
 800cc56:	68ac      	ldr	r4, [r5, #8]
 800cc58:	e7cd      	b.n	800cbf6 <__swbuf_r+0x1e>
 800cc5a:	4b09      	ldr	r3, [pc, #36]	; (800cc80 <__swbuf_r+0xa8>)
 800cc5c:	429c      	cmp	r4, r3
 800cc5e:	d1ca      	bne.n	800cbf6 <__swbuf_r+0x1e>
 800cc60:	68ec      	ldr	r4, [r5, #12]
 800cc62:	e7c8      	b.n	800cbf6 <__swbuf_r+0x1e>
 800cc64:	0021      	movs	r1, r4
 800cc66:	0028      	movs	r0, r5
 800cc68:	f000 f80c 	bl	800cc84 <__swsetup_r>
 800cc6c:	2800      	cmp	r0, #0
 800cc6e:	d0ca      	beq.n	800cc06 <__swbuf_r+0x2e>
 800cc70:	2601      	movs	r6, #1
 800cc72:	4276      	negs	r6, r6
 800cc74:	0030      	movs	r0, r6
 800cc76:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800cc78:	0800f4a8 	.word	0x0800f4a8
 800cc7c:	0800f4c8 	.word	0x0800f4c8
 800cc80:	0800f488 	.word	0x0800f488

0800cc84 <__swsetup_r>:
 800cc84:	4b36      	ldr	r3, [pc, #216]	; (800cd60 <__swsetup_r+0xdc>)
 800cc86:	b570      	push	{r4, r5, r6, lr}
 800cc88:	681d      	ldr	r5, [r3, #0]
 800cc8a:	0006      	movs	r6, r0
 800cc8c:	000c      	movs	r4, r1
 800cc8e:	2d00      	cmp	r5, #0
 800cc90:	d005      	beq.n	800cc9e <__swsetup_r+0x1a>
 800cc92:	69ab      	ldr	r3, [r5, #24]
 800cc94:	2b00      	cmp	r3, #0
 800cc96:	d102      	bne.n	800cc9e <__swsetup_r+0x1a>
 800cc98:	0028      	movs	r0, r5
 800cc9a:	f000 f961 	bl	800cf60 <__sinit>
 800cc9e:	4b31      	ldr	r3, [pc, #196]	; (800cd64 <__swsetup_r+0xe0>)
 800cca0:	429c      	cmp	r4, r3
 800cca2:	d10f      	bne.n	800ccc4 <__swsetup_r+0x40>
 800cca4:	686c      	ldr	r4, [r5, #4]
 800cca6:	230c      	movs	r3, #12
 800cca8:	5ee2      	ldrsh	r2, [r4, r3]
 800ccaa:	b293      	uxth	r3, r2
 800ccac:	0719      	lsls	r1, r3, #28
 800ccae:	d42d      	bmi.n	800cd0c <__swsetup_r+0x88>
 800ccb0:	06d9      	lsls	r1, r3, #27
 800ccb2:	d411      	bmi.n	800ccd8 <__swsetup_r+0x54>
 800ccb4:	2309      	movs	r3, #9
 800ccb6:	2001      	movs	r0, #1
 800ccb8:	6033      	str	r3, [r6, #0]
 800ccba:	3337      	adds	r3, #55	; 0x37
 800ccbc:	4313      	orrs	r3, r2
 800ccbe:	81a3      	strh	r3, [r4, #12]
 800ccc0:	4240      	negs	r0, r0
 800ccc2:	bd70      	pop	{r4, r5, r6, pc}
 800ccc4:	4b28      	ldr	r3, [pc, #160]	; (800cd68 <__swsetup_r+0xe4>)
 800ccc6:	429c      	cmp	r4, r3
 800ccc8:	d101      	bne.n	800ccce <__swsetup_r+0x4a>
 800ccca:	68ac      	ldr	r4, [r5, #8]
 800cccc:	e7eb      	b.n	800cca6 <__swsetup_r+0x22>
 800ccce:	4b27      	ldr	r3, [pc, #156]	; (800cd6c <__swsetup_r+0xe8>)
 800ccd0:	429c      	cmp	r4, r3
 800ccd2:	d1e8      	bne.n	800cca6 <__swsetup_r+0x22>
 800ccd4:	68ec      	ldr	r4, [r5, #12]
 800ccd6:	e7e6      	b.n	800cca6 <__swsetup_r+0x22>
 800ccd8:	075b      	lsls	r3, r3, #29
 800ccda:	d513      	bpl.n	800cd04 <__swsetup_r+0x80>
 800ccdc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800ccde:	2900      	cmp	r1, #0
 800cce0:	d008      	beq.n	800ccf4 <__swsetup_r+0x70>
 800cce2:	0023      	movs	r3, r4
 800cce4:	3344      	adds	r3, #68	; 0x44
 800cce6:	4299      	cmp	r1, r3
 800cce8:	d002      	beq.n	800ccf0 <__swsetup_r+0x6c>
 800ccea:	0030      	movs	r0, r6
 800ccec:	f000 fa38 	bl	800d160 <_free_r>
 800ccf0:	2300      	movs	r3, #0
 800ccf2:	6363      	str	r3, [r4, #52]	; 0x34
 800ccf4:	2224      	movs	r2, #36	; 0x24
 800ccf6:	89a3      	ldrh	r3, [r4, #12]
 800ccf8:	4393      	bics	r3, r2
 800ccfa:	81a3      	strh	r3, [r4, #12]
 800ccfc:	2300      	movs	r3, #0
 800ccfe:	6063      	str	r3, [r4, #4]
 800cd00:	6923      	ldr	r3, [r4, #16]
 800cd02:	6023      	str	r3, [r4, #0]
 800cd04:	2308      	movs	r3, #8
 800cd06:	89a2      	ldrh	r2, [r4, #12]
 800cd08:	4313      	orrs	r3, r2
 800cd0a:	81a3      	strh	r3, [r4, #12]
 800cd0c:	6923      	ldr	r3, [r4, #16]
 800cd0e:	2b00      	cmp	r3, #0
 800cd10:	d10b      	bne.n	800cd2a <__swsetup_r+0xa6>
 800cd12:	21a0      	movs	r1, #160	; 0xa0
 800cd14:	2280      	movs	r2, #128	; 0x80
 800cd16:	89a3      	ldrh	r3, [r4, #12]
 800cd18:	0089      	lsls	r1, r1, #2
 800cd1a:	0092      	lsls	r2, r2, #2
 800cd1c:	400b      	ands	r3, r1
 800cd1e:	4293      	cmp	r3, r2
 800cd20:	d003      	beq.n	800cd2a <__swsetup_r+0xa6>
 800cd22:	0021      	movs	r1, r4
 800cd24:	0030      	movs	r0, r6
 800cd26:	f000 f9d7 	bl	800d0d8 <__smakebuf_r>
 800cd2a:	2301      	movs	r3, #1
 800cd2c:	89a2      	ldrh	r2, [r4, #12]
 800cd2e:	4013      	ands	r3, r2
 800cd30:	d011      	beq.n	800cd56 <__swsetup_r+0xd2>
 800cd32:	2300      	movs	r3, #0
 800cd34:	60a3      	str	r3, [r4, #8]
 800cd36:	6963      	ldr	r3, [r4, #20]
 800cd38:	425b      	negs	r3, r3
 800cd3a:	61a3      	str	r3, [r4, #24]
 800cd3c:	2000      	movs	r0, #0
 800cd3e:	6923      	ldr	r3, [r4, #16]
 800cd40:	4283      	cmp	r3, r0
 800cd42:	d1be      	bne.n	800ccc2 <__swsetup_r+0x3e>
 800cd44:	230c      	movs	r3, #12
 800cd46:	5ee2      	ldrsh	r2, [r4, r3]
 800cd48:	0613      	lsls	r3, r2, #24
 800cd4a:	d5ba      	bpl.n	800ccc2 <__swsetup_r+0x3e>
 800cd4c:	2340      	movs	r3, #64	; 0x40
 800cd4e:	4313      	orrs	r3, r2
 800cd50:	81a3      	strh	r3, [r4, #12]
 800cd52:	3801      	subs	r0, #1
 800cd54:	e7b5      	b.n	800ccc2 <__swsetup_r+0x3e>
 800cd56:	0792      	lsls	r2, r2, #30
 800cd58:	d400      	bmi.n	800cd5c <__swsetup_r+0xd8>
 800cd5a:	6963      	ldr	r3, [r4, #20]
 800cd5c:	60a3      	str	r3, [r4, #8]
 800cd5e:	e7ed      	b.n	800cd3c <__swsetup_r+0xb8>
 800cd60:	20000014 	.word	0x20000014
 800cd64:	0800f4a8 	.word	0x0800f4a8
 800cd68:	0800f4c8 	.word	0x0800f4c8
 800cd6c:	0800f488 	.word	0x0800f488

0800cd70 <__sflush_r>:
 800cd70:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800cd72:	898a      	ldrh	r2, [r1, #12]
 800cd74:	0005      	movs	r5, r0
 800cd76:	000c      	movs	r4, r1
 800cd78:	0713      	lsls	r3, r2, #28
 800cd7a:	d460      	bmi.n	800ce3e <__sflush_r+0xce>
 800cd7c:	684b      	ldr	r3, [r1, #4]
 800cd7e:	2b00      	cmp	r3, #0
 800cd80:	dc04      	bgt.n	800cd8c <__sflush_r+0x1c>
 800cd82:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800cd84:	2b00      	cmp	r3, #0
 800cd86:	dc01      	bgt.n	800cd8c <__sflush_r+0x1c>
 800cd88:	2000      	movs	r0, #0
 800cd8a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800cd8c:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 800cd8e:	2f00      	cmp	r7, #0
 800cd90:	d0fa      	beq.n	800cd88 <__sflush_r+0x18>
 800cd92:	2300      	movs	r3, #0
 800cd94:	682e      	ldr	r6, [r5, #0]
 800cd96:	602b      	str	r3, [r5, #0]
 800cd98:	2380      	movs	r3, #128	; 0x80
 800cd9a:	015b      	lsls	r3, r3, #5
 800cd9c:	6a21      	ldr	r1, [r4, #32]
 800cd9e:	401a      	ands	r2, r3
 800cda0:	d034      	beq.n	800ce0c <__sflush_r+0x9c>
 800cda2:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800cda4:	89a3      	ldrh	r3, [r4, #12]
 800cda6:	075b      	lsls	r3, r3, #29
 800cda8:	d506      	bpl.n	800cdb8 <__sflush_r+0x48>
 800cdaa:	6863      	ldr	r3, [r4, #4]
 800cdac:	1ac0      	subs	r0, r0, r3
 800cdae:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800cdb0:	2b00      	cmp	r3, #0
 800cdb2:	d001      	beq.n	800cdb8 <__sflush_r+0x48>
 800cdb4:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800cdb6:	1ac0      	subs	r0, r0, r3
 800cdb8:	0002      	movs	r2, r0
 800cdba:	6a21      	ldr	r1, [r4, #32]
 800cdbc:	2300      	movs	r3, #0
 800cdbe:	0028      	movs	r0, r5
 800cdc0:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 800cdc2:	47b8      	blx	r7
 800cdc4:	89a1      	ldrh	r1, [r4, #12]
 800cdc6:	1c43      	adds	r3, r0, #1
 800cdc8:	d106      	bne.n	800cdd8 <__sflush_r+0x68>
 800cdca:	682b      	ldr	r3, [r5, #0]
 800cdcc:	2b1d      	cmp	r3, #29
 800cdce:	d830      	bhi.n	800ce32 <__sflush_r+0xc2>
 800cdd0:	4a2b      	ldr	r2, [pc, #172]	; (800ce80 <__sflush_r+0x110>)
 800cdd2:	40da      	lsrs	r2, r3
 800cdd4:	07d3      	lsls	r3, r2, #31
 800cdd6:	d52c      	bpl.n	800ce32 <__sflush_r+0xc2>
 800cdd8:	2300      	movs	r3, #0
 800cdda:	6063      	str	r3, [r4, #4]
 800cddc:	6923      	ldr	r3, [r4, #16]
 800cdde:	6023      	str	r3, [r4, #0]
 800cde0:	04cb      	lsls	r3, r1, #19
 800cde2:	d505      	bpl.n	800cdf0 <__sflush_r+0x80>
 800cde4:	1c43      	adds	r3, r0, #1
 800cde6:	d102      	bne.n	800cdee <__sflush_r+0x7e>
 800cde8:	682b      	ldr	r3, [r5, #0]
 800cdea:	2b00      	cmp	r3, #0
 800cdec:	d100      	bne.n	800cdf0 <__sflush_r+0x80>
 800cdee:	6560      	str	r0, [r4, #84]	; 0x54
 800cdf0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800cdf2:	602e      	str	r6, [r5, #0]
 800cdf4:	2900      	cmp	r1, #0
 800cdf6:	d0c7      	beq.n	800cd88 <__sflush_r+0x18>
 800cdf8:	0023      	movs	r3, r4
 800cdfa:	3344      	adds	r3, #68	; 0x44
 800cdfc:	4299      	cmp	r1, r3
 800cdfe:	d002      	beq.n	800ce06 <__sflush_r+0x96>
 800ce00:	0028      	movs	r0, r5
 800ce02:	f000 f9ad 	bl	800d160 <_free_r>
 800ce06:	2000      	movs	r0, #0
 800ce08:	6360      	str	r0, [r4, #52]	; 0x34
 800ce0a:	e7be      	b.n	800cd8a <__sflush_r+0x1a>
 800ce0c:	2301      	movs	r3, #1
 800ce0e:	0028      	movs	r0, r5
 800ce10:	47b8      	blx	r7
 800ce12:	1c43      	adds	r3, r0, #1
 800ce14:	d1c6      	bne.n	800cda4 <__sflush_r+0x34>
 800ce16:	682b      	ldr	r3, [r5, #0]
 800ce18:	2b00      	cmp	r3, #0
 800ce1a:	d0c3      	beq.n	800cda4 <__sflush_r+0x34>
 800ce1c:	2b1d      	cmp	r3, #29
 800ce1e:	d001      	beq.n	800ce24 <__sflush_r+0xb4>
 800ce20:	2b16      	cmp	r3, #22
 800ce22:	d101      	bne.n	800ce28 <__sflush_r+0xb8>
 800ce24:	602e      	str	r6, [r5, #0]
 800ce26:	e7af      	b.n	800cd88 <__sflush_r+0x18>
 800ce28:	2340      	movs	r3, #64	; 0x40
 800ce2a:	89a2      	ldrh	r2, [r4, #12]
 800ce2c:	4313      	orrs	r3, r2
 800ce2e:	81a3      	strh	r3, [r4, #12]
 800ce30:	e7ab      	b.n	800cd8a <__sflush_r+0x1a>
 800ce32:	2340      	movs	r3, #64	; 0x40
 800ce34:	430b      	orrs	r3, r1
 800ce36:	2001      	movs	r0, #1
 800ce38:	81a3      	strh	r3, [r4, #12]
 800ce3a:	4240      	negs	r0, r0
 800ce3c:	e7a5      	b.n	800cd8a <__sflush_r+0x1a>
 800ce3e:	690f      	ldr	r7, [r1, #16]
 800ce40:	2f00      	cmp	r7, #0
 800ce42:	d0a1      	beq.n	800cd88 <__sflush_r+0x18>
 800ce44:	680b      	ldr	r3, [r1, #0]
 800ce46:	600f      	str	r7, [r1, #0]
 800ce48:	1bdb      	subs	r3, r3, r7
 800ce4a:	9301      	str	r3, [sp, #4]
 800ce4c:	2300      	movs	r3, #0
 800ce4e:	0792      	lsls	r2, r2, #30
 800ce50:	d100      	bne.n	800ce54 <__sflush_r+0xe4>
 800ce52:	694b      	ldr	r3, [r1, #20]
 800ce54:	60a3      	str	r3, [r4, #8]
 800ce56:	9b01      	ldr	r3, [sp, #4]
 800ce58:	2b00      	cmp	r3, #0
 800ce5a:	dc00      	bgt.n	800ce5e <__sflush_r+0xee>
 800ce5c:	e794      	b.n	800cd88 <__sflush_r+0x18>
 800ce5e:	9b01      	ldr	r3, [sp, #4]
 800ce60:	003a      	movs	r2, r7
 800ce62:	6a21      	ldr	r1, [r4, #32]
 800ce64:	0028      	movs	r0, r5
 800ce66:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800ce68:	47b0      	blx	r6
 800ce6a:	2800      	cmp	r0, #0
 800ce6c:	dc03      	bgt.n	800ce76 <__sflush_r+0x106>
 800ce6e:	2340      	movs	r3, #64	; 0x40
 800ce70:	89a2      	ldrh	r2, [r4, #12]
 800ce72:	4313      	orrs	r3, r2
 800ce74:	e7df      	b.n	800ce36 <__sflush_r+0xc6>
 800ce76:	9b01      	ldr	r3, [sp, #4]
 800ce78:	183f      	adds	r7, r7, r0
 800ce7a:	1a1b      	subs	r3, r3, r0
 800ce7c:	9301      	str	r3, [sp, #4]
 800ce7e:	e7ea      	b.n	800ce56 <__sflush_r+0xe6>
 800ce80:	20400001 	.word	0x20400001

0800ce84 <_fflush_r>:
 800ce84:	690b      	ldr	r3, [r1, #16]
 800ce86:	b570      	push	{r4, r5, r6, lr}
 800ce88:	0005      	movs	r5, r0
 800ce8a:	000c      	movs	r4, r1
 800ce8c:	2b00      	cmp	r3, #0
 800ce8e:	d101      	bne.n	800ce94 <_fflush_r+0x10>
 800ce90:	2000      	movs	r0, #0
 800ce92:	bd70      	pop	{r4, r5, r6, pc}
 800ce94:	2800      	cmp	r0, #0
 800ce96:	d004      	beq.n	800cea2 <_fflush_r+0x1e>
 800ce98:	6983      	ldr	r3, [r0, #24]
 800ce9a:	2b00      	cmp	r3, #0
 800ce9c:	d101      	bne.n	800cea2 <_fflush_r+0x1e>
 800ce9e:	f000 f85f 	bl	800cf60 <__sinit>
 800cea2:	4b0b      	ldr	r3, [pc, #44]	; (800ced0 <_fflush_r+0x4c>)
 800cea4:	429c      	cmp	r4, r3
 800cea6:	d109      	bne.n	800cebc <_fflush_r+0x38>
 800cea8:	686c      	ldr	r4, [r5, #4]
 800ceaa:	220c      	movs	r2, #12
 800ceac:	5ea3      	ldrsh	r3, [r4, r2]
 800ceae:	2b00      	cmp	r3, #0
 800ceb0:	d0ee      	beq.n	800ce90 <_fflush_r+0xc>
 800ceb2:	0021      	movs	r1, r4
 800ceb4:	0028      	movs	r0, r5
 800ceb6:	f7ff ff5b 	bl	800cd70 <__sflush_r>
 800ceba:	e7ea      	b.n	800ce92 <_fflush_r+0xe>
 800cebc:	4b05      	ldr	r3, [pc, #20]	; (800ced4 <_fflush_r+0x50>)
 800cebe:	429c      	cmp	r4, r3
 800cec0:	d101      	bne.n	800cec6 <_fflush_r+0x42>
 800cec2:	68ac      	ldr	r4, [r5, #8]
 800cec4:	e7f1      	b.n	800ceaa <_fflush_r+0x26>
 800cec6:	4b04      	ldr	r3, [pc, #16]	; (800ced8 <_fflush_r+0x54>)
 800cec8:	429c      	cmp	r4, r3
 800ceca:	d1ee      	bne.n	800ceaa <_fflush_r+0x26>
 800cecc:	68ec      	ldr	r4, [r5, #12]
 800cece:	e7ec      	b.n	800ceaa <_fflush_r+0x26>
 800ced0:	0800f4a8 	.word	0x0800f4a8
 800ced4:	0800f4c8 	.word	0x0800f4c8
 800ced8:	0800f488 	.word	0x0800f488

0800cedc <std>:
 800cedc:	2300      	movs	r3, #0
 800cede:	b510      	push	{r4, lr}
 800cee0:	0004      	movs	r4, r0
 800cee2:	6003      	str	r3, [r0, #0]
 800cee4:	6043      	str	r3, [r0, #4]
 800cee6:	6083      	str	r3, [r0, #8]
 800cee8:	8181      	strh	r1, [r0, #12]
 800ceea:	6643      	str	r3, [r0, #100]	; 0x64
 800ceec:	81c2      	strh	r2, [r0, #14]
 800ceee:	6103      	str	r3, [r0, #16]
 800cef0:	6143      	str	r3, [r0, #20]
 800cef2:	6183      	str	r3, [r0, #24]
 800cef4:	0019      	movs	r1, r3
 800cef6:	2208      	movs	r2, #8
 800cef8:	305c      	adds	r0, #92	; 0x5c
 800cefa:	f7ff fde0 	bl	800cabe <memset>
 800cefe:	4b05      	ldr	r3, [pc, #20]	; (800cf14 <std+0x38>)
 800cf00:	6224      	str	r4, [r4, #32]
 800cf02:	6263      	str	r3, [r4, #36]	; 0x24
 800cf04:	4b04      	ldr	r3, [pc, #16]	; (800cf18 <std+0x3c>)
 800cf06:	62a3      	str	r3, [r4, #40]	; 0x28
 800cf08:	4b04      	ldr	r3, [pc, #16]	; (800cf1c <std+0x40>)
 800cf0a:	62e3      	str	r3, [r4, #44]	; 0x2c
 800cf0c:	4b04      	ldr	r3, [pc, #16]	; (800cf20 <std+0x44>)
 800cf0e:	6323      	str	r3, [r4, #48]	; 0x30
 800cf10:	bd10      	pop	{r4, pc}
 800cf12:	46c0      	nop			; (mov r8, r8)
 800cf14:	0800d83d 	.word	0x0800d83d
 800cf18:	0800d865 	.word	0x0800d865
 800cf1c:	0800d89d 	.word	0x0800d89d
 800cf20:	0800d8c9 	.word	0x0800d8c9

0800cf24 <_cleanup_r>:
 800cf24:	b510      	push	{r4, lr}
 800cf26:	4902      	ldr	r1, [pc, #8]	; (800cf30 <_cleanup_r+0xc>)
 800cf28:	f000 f88c 	bl	800d044 <_fwalk_reent>
 800cf2c:	bd10      	pop	{r4, pc}
 800cf2e:	46c0      	nop			; (mov r8, r8)
 800cf30:	0800ce85 	.word	0x0800ce85

0800cf34 <__sfmoreglue>:
 800cf34:	b570      	push	{r4, r5, r6, lr}
 800cf36:	2568      	movs	r5, #104	; 0x68
 800cf38:	1e4a      	subs	r2, r1, #1
 800cf3a:	4355      	muls	r5, r2
 800cf3c:	000e      	movs	r6, r1
 800cf3e:	0029      	movs	r1, r5
 800cf40:	3174      	adds	r1, #116	; 0x74
 800cf42:	f000 f957 	bl	800d1f4 <_malloc_r>
 800cf46:	1e04      	subs	r4, r0, #0
 800cf48:	d008      	beq.n	800cf5c <__sfmoreglue+0x28>
 800cf4a:	2100      	movs	r1, #0
 800cf4c:	002a      	movs	r2, r5
 800cf4e:	6001      	str	r1, [r0, #0]
 800cf50:	6046      	str	r6, [r0, #4]
 800cf52:	300c      	adds	r0, #12
 800cf54:	60a0      	str	r0, [r4, #8]
 800cf56:	3268      	adds	r2, #104	; 0x68
 800cf58:	f7ff fdb1 	bl	800cabe <memset>
 800cf5c:	0020      	movs	r0, r4
 800cf5e:	bd70      	pop	{r4, r5, r6, pc}

0800cf60 <__sinit>:
 800cf60:	6983      	ldr	r3, [r0, #24]
 800cf62:	b513      	push	{r0, r1, r4, lr}
 800cf64:	0004      	movs	r4, r0
 800cf66:	2b00      	cmp	r3, #0
 800cf68:	d128      	bne.n	800cfbc <__sinit+0x5c>
 800cf6a:	6483      	str	r3, [r0, #72]	; 0x48
 800cf6c:	64c3      	str	r3, [r0, #76]	; 0x4c
 800cf6e:	6503      	str	r3, [r0, #80]	; 0x50
 800cf70:	4b13      	ldr	r3, [pc, #76]	; (800cfc0 <__sinit+0x60>)
 800cf72:	4a14      	ldr	r2, [pc, #80]	; (800cfc4 <__sinit+0x64>)
 800cf74:	681b      	ldr	r3, [r3, #0]
 800cf76:	6282      	str	r2, [r0, #40]	; 0x28
 800cf78:	9301      	str	r3, [sp, #4]
 800cf7a:	4298      	cmp	r0, r3
 800cf7c:	d101      	bne.n	800cf82 <__sinit+0x22>
 800cf7e:	2301      	movs	r3, #1
 800cf80:	6183      	str	r3, [r0, #24]
 800cf82:	0020      	movs	r0, r4
 800cf84:	f000 f820 	bl	800cfc8 <__sfp>
 800cf88:	6060      	str	r0, [r4, #4]
 800cf8a:	0020      	movs	r0, r4
 800cf8c:	f000 f81c 	bl	800cfc8 <__sfp>
 800cf90:	60a0      	str	r0, [r4, #8]
 800cf92:	0020      	movs	r0, r4
 800cf94:	f000 f818 	bl	800cfc8 <__sfp>
 800cf98:	2200      	movs	r2, #0
 800cf9a:	60e0      	str	r0, [r4, #12]
 800cf9c:	2104      	movs	r1, #4
 800cf9e:	6860      	ldr	r0, [r4, #4]
 800cfa0:	f7ff ff9c 	bl	800cedc <std>
 800cfa4:	2201      	movs	r2, #1
 800cfa6:	2109      	movs	r1, #9
 800cfa8:	68a0      	ldr	r0, [r4, #8]
 800cfaa:	f7ff ff97 	bl	800cedc <std>
 800cfae:	2202      	movs	r2, #2
 800cfb0:	2112      	movs	r1, #18
 800cfb2:	68e0      	ldr	r0, [r4, #12]
 800cfb4:	f7ff ff92 	bl	800cedc <std>
 800cfb8:	2301      	movs	r3, #1
 800cfba:	61a3      	str	r3, [r4, #24]
 800cfbc:	bd13      	pop	{r0, r1, r4, pc}
 800cfbe:	46c0      	nop			; (mov r8, r8)
 800cfc0:	0800f484 	.word	0x0800f484
 800cfc4:	0800cf25 	.word	0x0800cf25

0800cfc8 <__sfp>:
 800cfc8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cfca:	4b1c      	ldr	r3, [pc, #112]	; (800d03c <__sfp+0x74>)
 800cfcc:	0007      	movs	r7, r0
 800cfce:	681e      	ldr	r6, [r3, #0]
 800cfd0:	69b3      	ldr	r3, [r6, #24]
 800cfd2:	2b00      	cmp	r3, #0
 800cfd4:	d102      	bne.n	800cfdc <__sfp+0x14>
 800cfd6:	0030      	movs	r0, r6
 800cfd8:	f7ff ffc2 	bl	800cf60 <__sinit>
 800cfdc:	3648      	adds	r6, #72	; 0x48
 800cfde:	68b4      	ldr	r4, [r6, #8]
 800cfe0:	6873      	ldr	r3, [r6, #4]
 800cfe2:	3b01      	subs	r3, #1
 800cfe4:	d504      	bpl.n	800cff0 <__sfp+0x28>
 800cfe6:	6833      	ldr	r3, [r6, #0]
 800cfe8:	2b00      	cmp	r3, #0
 800cfea:	d007      	beq.n	800cffc <__sfp+0x34>
 800cfec:	6836      	ldr	r6, [r6, #0]
 800cfee:	e7f6      	b.n	800cfde <__sfp+0x16>
 800cff0:	220c      	movs	r2, #12
 800cff2:	5ea5      	ldrsh	r5, [r4, r2]
 800cff4:	2d00      	cmp	r5, #0
 800cff6:	d00d      	beq.n	800d014 <__sfp+0x4c>
 800cff8:	3468      	adds	r4, #104	; 0x68
 800cffa:	e7f2      	b.n	800cfe2 <__sfp+0x1a>
 800cffc:	2104      	movs	r1, #4
 800cffe:	0038      	movs	r0, r7
 800d000:	f7ff ff98 	bl	800cf34 <__sfmoreglue>
 800d004:	6030      	str	r0, [r6, #0]
 800d006:	2800      	cmp	r0, #0
 800d008:	d1f0      	bne.n	800cfec <__sfp+0x24>
 800d00a:	230c      	movs	r3, #12
 800d00c:	0004      	movs	r4, r0
 800d00e:	603b      	str	r3, [r7, #0]
 800d010:	0020      	movs	r0, r4
 800d012:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d014:	0020      	movs	r0, r4
 800d016:	4b0a      	ldr	r3, [pc, #40]	; (800d040 <__sfp+0x78>)
 800d018:	6665      	str	r5, [r4, #100]	; 0x64
 800d01a:	6025      	str	r5, [r4, #0]
 800d01c:	6065      	str	r5, [r4, #4]
 800d01e:	60a5      	str	r5, [r4, #8]
 800d020:	60e3      	str	r3, [r4, #12]
 800d022:	6125      	str	r5, [r4, #16]
 800d024:	6165      	str	r5, [r4, #20]
 800d026:	61a5      	str	r5, [r4, #24]
 800d028:	2208      	movs	r2, #8
 800d02a:	0029      	movs	r1, r5
 800d02c:	305c      	adds	r0, #92	; 0x5c
 800d02e:	f7ff fd46 	bl	800cabe <memset>
 800d032:	6365      	str	r5, [r4, #52]	; 0x34
 800d034:	63a5      	str	r5, [r4, #56]	; 0x38
 800d036:	64a5      	str	r5, [r4, #72]	; 0x48
 800d038:	64e5      	str	r5, [r4, #76]	; 0x4c
 800d03a:	e7e9      	b.n	800d010 <__sfp+0x48>
 800d03c:	0800f484 	.word	0x0800f484
 800d040:	ffff0001 	.word	0xffff0001

0800d044 <_fwalk_reent>:
 800d044:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d046:	0004      	movs	r4, r0
 800d048:	0007      	movs	r7, r0
 800d04a:	2600      	movs	r6, #0
 800d04c:	9101      	str	r1, [sp, #4]
 800d04e:	3448      	adds	r4, #72	; 0x48
 800d050:	2c00      	cmp	r4, #0
 800d052:	d101      	bne.n	800d058 <_fwalk_reent+0x14>
 800d054:	0030      	movs	r0, r6
 800d056:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800d058:	6863      	ldr	r3, [r4, #4]
 800d05a:	68a5      	ldr	r5, [r4, #8]
 800d05c:	9300      	str	r3, [sp, #0]
 800d05e:	9b00      	ldr	r3, [sp, #0]
 800d060:	3b01      	subs	r3, #1
 800d062:	9300      	str	r3, [sp, #0]
 800d064:	d501      	bpl.n	800d06a <_fwalk_reent+0x26>
 800d066:	6824      	ldr	r4, [r4, #0]
 800d068:	e7f2      	b.n	800d050 <_fwalk_reent+0xc>
 800d06a:	89ab      	ldrh	r3, [r5, #12]
 800d06c:	2b01      	cmp	r3, #1
 800d06e:	d908      	bls.n	800d082 <_fwalk_reent+0x3e>
 800d070:	220e      	movs	r2, #14
 800d072:	5eab      	ldrsh	r3, [r5, r2]
 800d074:	3301      	adds	r3, #1
 800d076:	d004      	beq.n	800d082 <_fwalk_reent+0x3e>
 800d078:	0029      	movs	r1, r5
 800d07a:	0038      	movs	r0, r7
 800d07c:	9b01      	ldr	r3, [sp, #4]
 800d07e:	4798      	blx	r3
 800d080:	4306      	orrs	r6, r0
 800d082:	3568      	adds	r5, #104	; 0x68
 800d084:	e7eb      	b.n	800d05e <_fwalk_reent+0x1a>
	...

0800d088 <__swhatbuf_r>:
 800d088:	b570      	push	{r4, r5, r6, lr}
 800d08a:	000e      	movs	r6, r1
 800d08c:	001d      	movs	r5, r3
 800d08e:	230e      	movs	r3, #14
 800d090:	5ec9      	ldrsh	r1, [r1, r3]
 800d092:	b096      	sub	sp, #88	; 0x58
 800d094:	0014      	movs	r4, r2
 800d096:	2900      	cmp	r1, #0
 800d098:	da07      	bge.n	800d0aa <__swhatbuf_r+0x22>
 800d09a:	2300      	movs	r3, #0
 800d09c:	602b      	str	r3, [r5, #0]
 800d09e:	89b3      	ldrh	r3, [r6, #12]
 800d0a0:	061b      	lsls	r3, r3, #24
 800d0a2:	d411      	bmi.n	800d0c8 <__swhatbuf_r+0x40>
 800d0a4:	2380      	movs	r3, #128	; 0x80
 800d0a6:	00db      	lsls	r3, r3, #3
 800d0a8:	e00f      	b.n	800d0ca <__swhatbuf_r+0x42>
 800d0aa:	466a      	mov	r2, sp
 800d0ac:	f000 fc38 	bl	800d920 <_fstat_r>
 800d0b0:	2800      	cmp	r0, #0
 800d0b2:	dbf2      	blt.n	800d09a <__swhatbuf_r+0x12>
 800d0b4:	22f0      	movs	r2, #240	; 0xf0
 800d0b6:	9b01      	ldr	r3, [sp, #4]
 800d0b8:	0212      	lsls	r2, r2, #8
 800d0ba:	4013      	ands	r3, r2
 800d0bc:	4a05      	ldr	r2, [pc, #20]	; (800d0d4 <__swhatbuf_r+0x4c>)
 800d0be:	189b      	adds	r3, r3, r2
 800d0c0:	425a      	negs	r2, r3
 800d0c2:	4153      	adcs	r3, r2
 800d0c4:	602b      	str	r3, [r5, #0]
 800d0c6:	e7ed      	b.n	800d0a4 <__swhatbuf_r+0x1c>
 800d0c8:	2340      	movs	r3, #64	; 0x40
 800d0ca:	2000      	movs	r0, #0
 800d0cc:	6023      	str	r3, [r4, #0]
 800d0ce:	b016      	add	sp, #88	; 0x58
 800d0d0:	bd70      	pop	{r4, r5, r6, pc}
 800d0d2:	46c0      	nop			; (mov r8, r8)
 800d0d4:	ffffe000 	.word	0xffffe000

0800d0d8 <__smakebuf_r>:
 800d0d8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d0da:	2602      	movs	r6, #2
 800d0dc:	898b      	ldrh	r3, [r1, #12]
 800d0de:	0005      	movs	r5, r0
 800d0e0:	000c      	movs	r4, r1
 800d0e2:	4233      	tst	r3, r6
 800d0e4:	d006      	beq.n	800d0f4 <__smakebuf_r+0x1c>
 800d0e6:	0023      	movs	r3, r4
 800d0e8:	3347      	adds	r3, #71	; 0x47
 800d0ea:	6023      	str	r3, [r4, #0]
 800d0ec:	6123      	str	r3, [r4, #16]
 800d0ee:	2301      	movs	r3, #1
 800d0f0:	6163      	str	r3, [r4, #20]
 800d0f2:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 800d0f4:	ab01      	add	r3, sp, #4
 800d0f6:	466a      	mov	r2, sp
 800d0f8:	f7ff ffc6 	bl	800d088 <__swhatbuf_r>
 800d0fc:	9900      	ldr	r1, [sp, #0]
 800d0fe:	0007      	movs	r7, r0
 800d100:	0028      	movs	r0, r5
 800d102:	f000 f877 	bl	800d1f4 <_malloc_r>
 800d106:	2800      	cmp	r0, #0
 800d108:	d108      	bne.n	800d11c <__smakebuf_r+0x44>
 800d10a:	220c      	movs	r2, #12
 800d10c:	5ea3      	ldrsh	r3, [r4, r2]
 800d10e:	059a      	lsls	r2, r3, #22
 800d110:	d4ef      	bmi.n	800d0f2 <__smakebuf_r+0x1a>
 800d112:	2203      	movs	r2, #3
 800d114:	4393      	bics	r3, r2
 800d116:	431e      	orrs	r6, r3
 800d118:	81a6      	strh	r6, [r4, #12]
 800d11a:	e7e4      	b.n	800d0e6 <__smakebuf_r+0xe>
 800d11c:	4b0f      	ldr	r3, [pc, #60]	; (800d15c <__smakebuf_r+0x84>)
 800d11e:	62ab      	str	r3, [r5, #40]	; 0x28
 800d120:	2380      	movs	r3, #128	; 0x80
 800d122:	89a2      	ldrh	r2, [r4, #12]
 800d124:	6020      	str	r0, [r4, #0]
 800d126:	4313      	orrs	r3, r2
 800d128:	81a3      	strh	r3, [r4, #12]
 800d12a:	9b00      	ldr	r3, [sp, #0]
 800d12c:	6120      	str	r0, [r4, #16]
 800d12e:	6163      	str	r3, [r4, #20]
 800d130:	9b01      	ldr	r3, [sp, #4]
 800d132:	2b00      	cmp	r3, #0
 800d134:	d00d      	beq.n	800d152 <__smakebuf_r+0x7a>
 800d136:	230e      	movs	r3, #14
 800d138:	5ee1      	ldrsh	r1, [r4, r3]
 800d13a:	0028      	movs	r0, r5
 800d13c:	f000 fc02 	bl	800d944 <_isatty_r>
 800d140:	2800      	cmp	r0, #0
 800d142:	d006      	beq.n	800d152 <__smakebuf_r+0x7a>
 800d144:	2203      	movs	r2, #3
 800d146:	89a3      	ldrh	r3, [r4, #12]
 800d148:	4393      	bics	r3, r2
 800d14a:	001a      	movs	r2, r3
 800d14c:	2301      	movs	r3, #1
 800d14e:	4313      	orrs	r3, r2
 800d150:	81a3      	strh	r3, [r4, #12]
 800d152:	89a0      	ldrh	r0, [r4, #12]
 800d154:	4338      	orrs	r0, r7
 800d156:	81a0      	strh	r0, [r4, #12]
 800d158:	e7cb      	b.n	800d0f2 <__smakebuf_r+0x1a>
 800d15a:	46c0      	nop			; (mov r8, r8)
 800d15c:	0800cf25 	.word	0x0800cf25

0800d160 <_free_r>:
 800d160:	b570      	push	{r4, r5, r6, lr}
 800d162:	0005      	movs	r5, r0
 800d164:	2900      	cmp	r1, #0
 800d166:	d010      	beq.n	800d18a <_free_r+0x2a>
 800d168:	1f0c      	subs	r4, r1, #4
 800d16a:	6823      	ldr	r3, [r4, #0]
 800d16c:	2b00      	cmp	r3, #0
 800d16e:	da00      	bge.n	800d172 <_free_r+0x12>
 800d170:	18e4      	adds	r4, r4, r3
 800d172:	0028      	movs	r0, r5
 800d174:	f000 fc17 	bl	800d9a6 <__malloc_lock>
 800d178:	4a1d      	ldr	r2, [pc, #116]	; (800d1f0 <_free_r+0x90>)
 800d17a:	6813      	ldr	r3, [r2, #0]
 800d17c:	2b00      	cmp	r3, #0
 800d17e:	d105      	bne.n	800d18c <_free_r+0x2c>
 800d180:	6063      	str	r3, [r4, #4]
 800d182:	6014      	str	r4, [r2, #0]
 800d184:	0028      	movs	r0, r5
 800d186:	f000 fc0f 	bl	800d9a8 <__malloc_unlock>
 800d18a:	bd70      	pop	{r4, r5, r6, pc}
 800d18c:	42a3      	cmp	r3, r4
 800d18e:	d909      	bls.n	800d1a4 <_free_r+0x44>
 800d190:	6821      	ldr	r1, [r4, #0]
 800d192:	1860      	adds	r0, r4, r1
 800d194:	4283      	cmp	r3, r0
 800d196:	d1f3      	bne.n	800d180 <_free_r+0x20>
 800d198:	6818      	ldr	r0, [r3, #0]
 800d19a:	685b      	ldr	r3, [r3, #4]
 800d19c:	1841      	adds	r1, r0, r1
 800d19e:	6021      	str	r1, [r4, #0]
 800d1a0:	e7ee      	b.n	800d180 <_free_r+0x20>
 800d1a2:	0013      	movs	r3, r2
 800d1a4:	685a      	ldr	r2, [r3, #4]
 800d1a6:	2a00      	cmp	r2, #0
 800d1a8:	d001      	beq.n	800d1ae <_free_r+0x4e>
 800d1aa:	42a2      	cmp	r2, r4
 800d1ac:	d9f9      	bls.n	800d1a2 <_free_r+0x42>
 800d1ae:	6819      	ldr	r1, [r3, #0]
 800d1b0:	1858      	adds	r0, r3, r1
 800d1b2:	42a0      	cmp	r0, r4
 800d1b4:	d10b      	bne.n	800d1ce <_free_r+0x6e>
 800d1b6:	6820      	ldr	r0, [r4, #0]
 800d1b8:	1809      	adds	r1, r1, r0
 800d1ba:	1858      	adds	r0, r3, r1
 800d1bc:	6019      	str	r1, [r3, #0]
 800d1be:	4282      	cmp	r2, r0
 800d1c0:	d1e0      	bne.n	800d184 <_free_r+0x24>
 800d1c2:	6810      	ldr	r0, [r2, #0]
 800d1c4:	6852      	ldr	r2, [r2, #4]
 800d1c6:	1841      	adds	r1, r0, r1
 800d1c8:	6019      	str	r1, [r3, #0]
 800d1ca:	605a      	str	r2, [r3, #4]
 800d1cc:	e7da      	b.n	800d184 <_free_r+0x24>
 800d1ce:	42a0      	cmp	r0, r4
 800d1d0:	d902      	bls.n	800d1d8 <_free_r+0x78>
 800d1d2:	230c      	movs	r3, #12
 800d1d4:	602b      	str	r3, [r5, #0]
 800d1d6:	e7d5      	b.n	800d184 <_free_r+0x24>
 800d1d8:	6821      	ldr	r1, [r4, #0]
 800d1da:	1860      	adds	r0, r4, r1
 800d1dc:	4282      	cmp	r2, r0
 800d1de:	d103      	bne.n	800d1e8 <_free_r+0x88>
 800d1e0:	6810      	ldr	r0, [r2, #0]
 800d1e2:	6852      	ldr	r2, [r2, #4]
 800d1e4:	1841      	adds	r1, r0, r1
 800d1e6:	6021      	str	r1, [r4, #0]
 800d1e8:	6062      	str	r2, [r4, #4]
 800d1ea:	605c      	str	r4, [r3, #4]
 800d1ec:	e7ca      	b.n	800d184 <_free_r+0x24>
 800d1ee:	46c0      	nop			; (mov r8, r8)
 800d1f0:	2000068c 	.word	0x2000068c

0800d1f4 <_malloc_r>:
 800d1f4:	2303      	movs	r3, #3
 800d1f6:	b570      	push	{r4, r5, r6, lr}
 800d1f8:	1ccd      	adds	r5, r1, #3
 800d1fa:	439d      	bics	r5, r3
 800d1fc:	3508      	adds	r5, #8
 800d1fe:	0006      	movs	r6, r0
 800d200:	2d0c      	cmp	r5, #12
 800d202:	d21e      	bcs.n	800d242 <_malloc_r+0x4e>
 800d204:	250c      	movs	r5, #12
 800d206:	42a9      	cmp	r1, r5
 800d208:	d81d      	bhi.n	800d246 <_malloc_r+0x52>
 800d20a:	0030      	movs	r0, r6
 800d20c:	f000 fbcb 	bl	800d9a6 <__malloc_lock>
 800d210:	4a25      	ldr	r2, [pc, #148]	; (800d2a8 <_malloc_r+0xb4>)
 800d212:	6814      	ldr	r4, [r2, #0]
 800d214:	0021      	movs	r1, r4
 800d216:	2900      	cmp	r1, #0
 800d218:	d119      	bne.n	800d24e <_malloc_r+0x5a>
 800d21a:	4c24      	ldr	r4, [pc, #144]	; (800d2ac <_malloc_r+0xb8>)
 800d21c:	6823      	ldr	r3, [r4, #0]
 800d21e:	2b00      	cmp	r3, #0
 800d220:	d103      	bne.n	800d22a <_malloc_r+0x36>
 800d222:	0030      	movs	r0, r6
 800d224:	f000 faf8 	bl	800d818 <_sbrk_r>
 800d228:	6020      	str	r0, [r4, #0]
 800d22a:	0029      	movs	r1, r5
 800d22c:	0030      	movs	r0, r6
 800d22e:	f000 faf3 	bl	800d818 <_sbrk_r>
 800d232:	1c43      	adds	r3, r0, #1
 800d234:	d12b      	bne.n	800d28e <_malloc_r+0x9a>
 800d236:	230c      	movs	r3, #12
 800d238:	0030      	movs	r0, r6
 800d23a:	6033      	str	r3, [r6, #0]
 800d23c:	f000 fbb4 	bl	800d9a8 <__malloc_unlock>
 800d240:	e003      	b.n	800d24a <_malloc_r+0x56>
 800d242:	2d00      	cmp	r5, #0
 800d244:	dadf      	bge.n	800d206 <_malloc_r+0x12>
 800d246:	230c      	movs	r3, #12
 800d248:	6033      	str	r3, [r6, #0]
 800d24a:	2000      	movs	r0, #0
 800d24c:	bd70      	pop	{r4, r5, r6, pc}
 800d24e:	680b      	ldr	r3, [r1, #0]
 800d250:	1b5b      	subs	r3, r3, r5
 800d252:	d419      	bmi.n	800d288 <_malloc_r+0x94>
 800d254:	2b0b      	cmp	r3, #11
 800d256:	d903      	bls.n	800d260 <_malloc_r+0x6c>
 800d258:	600b      	str	r3, [r1, #0]
 800d25a:	18cc      	adds	r4, r1, r3
 800d25c:	6025      	str	r5, [r4, #0]
 800d25e:	e003      	b.n	800d268 <_malloc_r+0x74>
 800d260:	684b      	ldr	r3, [r1, #4]
 800d262:	428c      	cmp	r4, r1
 800d264:	d10d      	bne.n	800d282 <_malloc_r+0x8e>
 800d266:	6013      	str	r3, [r2, #0]
 800d268:	0030      	movs	r0, r6
 800d26a:	f000 fb9d 	bl	800d9a8 <__malloc_unlock>
 800d26e:	0020      	movs	r0, r4
 800d270:	2207      	movs	r2, #7
 800d272:	300b      	adds	r0, #11
 800d274:	1d23      	adds	r3, r4, #4
 800d276:	4390      	bics	r0, r2
 800d278:	1ac3      	subs	r3, r0, r3
 800d27a:	d0e7      	beq.n	800d24c <_malloc_r+0x58>
 800d27c:	425a      	negs	r2, r3
 800d27e:	50e2      	str	r2, [r4, r3]
 800d280:	e7e4      	b.n	800d24c <_malloc_r+0x58>
 800d282:	6063      	str	r3, [r4, #4]
 800d284:	000c      	movs	r4, r1
 800d286:	e7ef      	b.n	800d268 <_malloc_r+0x74>
 800d288:	000c      	movs	r4, r1
 800d28a:	6849      	ldr	r1, [r1, #4]
 800d28c:	e7c3      	b.n	800d216 <_malloc_r+0x22>
 800d28e:	2303      	movs	r3, #3
 800d290:	1cc4      	adds	r4, r0, #3
 800d292:	439c      	bics	r4, r3
 800d294:	42a0      	cmp	r0, r4
 800d296:	d0e1      	beq.n	800d25c <_malloc_r+0x68>
 800d298:	1a21      	subs	r1, r4, r0
 800d29a:	0030      	movs	r0, r6
 800d29c:	f000 fabc 	bl	800d818 <_sbrk_r>
 800d2a0:	1c43      	adds	r3, r0, #1
 800d2a2:	d1db      	bne.n	800d25c <_malloc_r+0x68>
 800d2a4:	e7c7      	b.n	800d236 <_malloc_r+0x42>
 800d2a6:	46c0      	nop			; (mov r8, r8)
 800d2a8:	2000068c 	.word	0x2000068c
 800d2ac:	20000690 	.word	0x20000690

0800d2b0 <__sfputc_r>:
 800d2b0:	6893      	ldr	r3, [r2, #8]
 800d2b2:	b510      	push	{r4, lr}
 800d2b4:	3b01      	subs	r3, #1
 800d2b6:	6093      	str	r3, [r2, #8]
 800d2b8:	2b00      	cmp	r3, #0
 800d2ba:	da04      	bge.n	800d2c6 <__sfputc_r+0x16>
 800d2bc:	6994      	ldr	r4, [r2, #24]
 800d2be:	42a3      	cmp	r3, r4
 800d2c0:	db07      	blt.n	800d2d2 <__sfputc_r+0x22>
 800d2c2:	290a      	cmp	r1, #10
 800d2c4:	d005      	beq.n	800d2d2 <__sfputc_r+0x22>
 800d2c6:	6813      	ldr	r3, [r2, #0]
 800d2c8:	1c58      	adds	r0, r3, #1
 800d2ca:	6010      	str	r0, [r2, #0]
 800d2cc:	7019      	strb	r1, [r3, #0]
 800d2ce:	0008      	movs	r0, r1
 800d2d0:	bd10      	pop	{r4, pc}
 800d2d2:	f7ff fc81 	bl	800cbd8 <__swbuf_r>
 800d2d6:	0001      	movs	r1, r0
 800d2d8:	e7f9      	b.n	800d2ce <__sfputc_r+0x1e>

0800d2da <__sfputs_r>:
 800d2da:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d2dc:	0006      	movs	r6, r0
 800d2de:	000f      	movs	r7, r1
 800d2e0:	0014      	movs	r4, r2
 800d2e2:	18d5      	adds	r5, r2, r3
 800d2e4:	42ac      	cmp	r4, r5
 800d2e6:	d101      	bne.n	800d2ec <__sfputs_r+0x12>
 800d2e8:	2000      	movs	r0, #0
 800d2ea:	e007      	b.n	800d2fc <__sfputs_r+0x22>
 800d2ec:	7821      	ldrb	r1, [r4, #0]
 800d2ee:	003a      	movs	r2, r7
 800d2f0:	0030      	movs	r0, r6
 800d2f2:	f7ff ffdd 	bl	800d2b0 <__sfputc_r>
 800d2f6:	3401      	adds	r4, #1
 800d2f8:	1c43      	adds	r3, r0, #1
 800d2fa:	d1f3      	bne.n	800d2e4 <__sfputs_r+0xa>
 800d2fc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800d300 <_vfiprintf_r>:
 800d300:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d302:	b0a1      	sub	sp, #132	; 0x84
 800d304:	9003      	str	r0, [sp, #12]
 800d306:	000f      	movs	r7, r1
 800d308:	0016      	movs	r6, r2
 800d30a:	001d      	movs	r5, r3
 800d30c:	2800      	cmp	r0, #0
 800d30e:	d005      	beq.n	800d31c <_vfiprintf_r+0x1c>
 800d310:	6983      	ldr	r3, [r0, #24]
 800d312:	9305      	str	r3, [sp, #20]
 800d314:	2b00      	cmp	r3, #0
 800d316:	d101      	bne.n	800d31c <_vfiprintf_r+0x1c>
 800d318:	f7ff fe22 	bl	800cf60 <__sinit>
 800d31c:	4b7b      	ldr	r3, [pc, #492]	; (800d50c <_vfiprintf_r+0x20c>)
 800d31e:	429f      	cmp	r7, r3
 800d320:	d15c      	bne.n	800d3dc <_vfiprintf_r+0xdc>
 800d322:	9b03      	ldr	r3, [sp, #12]
 800d324:	685f      	ldr	r7, [r3, #4]
 800d326:	89bb      	ldrh	r3, [r7, #12]
 800d328:	071b      	lsls	r3, r3, #28
 800d32a:	d563      	bpl.n	800d3f4 <_vfiprintf_r+0xf4>
 800d32c:	693b      	ldr	r3, [r7, #16]
 800d32e:	2b00      	cmp	r3, #0
 800d330:	d060      	beq.n	800d3f4 <_vfiprintf_r+0xf4>
 800d332:	2300      	movs	r3, #0
 800d334:	ac08      	add	r4, sp, #32
 800d336:	6163      	str	r3, [r4, #20]
 800d338:	3320      	adds	r3, #32
 800d33a:	7663      	strb	r3, [r4, #25]
 800d33c:	3310      	adds	r3, #16
 800d33e:	76a3      	strb	r3, [r4, #26]
 800d340:	9507      	str	r5, [sp, #28]
 800d342:	0035      	movs	r5, r6
 800d344:	782b      	ldrb	r3, [r5, #0]
 800d346:	2b00      	cmp	r3, #0
 800d348:	d001      	beq.n	800d34e <_vfiprintf_r+0x4e>
 800d34a:	2b25      	cmp	r3, #37	; 0x25
 800d34c:	d15c      	bne.n	800d408 <_vfiprintf_r+0x108>
 800d34e:	1bab      	subs	r3, r5, r6
 800d350:	9305      	str	r3, [sp, #20]
 800d352:	d00c      	beq.n	800d36e <_vfiprintf_r+0x6e>
 800d354:	0032      	movs	r2, r6
 800d356:	0039      	movs	r1, r7
 800d358:	9803      	ldr	r0, [sp, #12]
 800d35a:	f7ff ffbe 	bl	800d2da <__sfputs_r>
 800d35e:	1c43      	adds	r3, r0, #1
 800d360:	d100      	bne.n	800d364 <_vfiprintf_r+0x64>
 800d362:	e0c4      	b.n	800d4ee <_vfiprintf_r+0x1ee>
 800d364:	6962      	ldr	r2, [r4, #20]
 800d366:	9b05      	ldr	r3, [sp, #20]
 800d368:	4694      	mov	ip, r2
 800d36a:	4463      	add	r3, ip
 800d36c:	6163      	str	r3, [r4, #20]
 800d36e:	782b      	ldrb	r3, [r5, #0]
 800d370:	2b00      	cmp	r3, #0
 800d372:	d100      	bne.n	800d376 <_vfiprintf_r+0x76>
 800d374:	e0bb      	b.n	800d4ee <_vfiprintf_r+0x1ee>
 800d376:	2201      	movs	r2, #1
 800d378:	2300      	movs	r3, #0
 800d37a:	4252      	negs	r2, r2
 800d37c:	6062      	str	r2, [r4, #4]
 800d37e:	a904      	add	r1, sp, #16
 800d380:	3254      	adds	r2, #84	; 0x54
 800d382:	1852      	adds	r2, r2, r1
 800d384:	1c6e      	adds	r6, r5, #1
 800d386:	6023      	str	r3, [r4, #0]
 800d388:	60e3      	str	r3, [r4, #12]
 800d38a:	60a3      	str	r3, [r4, #8]
 800d38c:	7013      	strb	r3, [r2, #0]
 800d38e:	65a3      	str	r3, [r4, #88]	; 0x58
 800d390:	7831      	ldrb	r1, [r6, #0]
 800d392:	2205      	movs	r2, #5
 800d394:	485e      	ldr	r0, [pc, #376]	; (800d510 <_vfiprintf_r+0x210>)
 800d396:	f000 fafb 	bl	800d990 <memchr>
 800d39a:	1c75      	adds	r5, r6, #1
 800d39c:	2800      	cmp	r0, #0
 800d39e:	d135      	bne.n	800d40c <_vfiprintf_r+0x10c>
 800d3a0:	6822      	ldr	r2, [r4, #0]
 800d3a2:	06d3      	lsls	r3, r2, #27
 800d3a4:	d504      	bpl.n	800d3b0 <_vfiprintf_r+0xb0>
 800d3a6:	2353      	movs	r3, #83	; 0x53
 800d3a8:	a904      	add	r1, sp, #16
 800d3aa:	185b      	adds	r3, r3, r1
 800d3ac:	2120      	movs	r1, #32
 800d3ae:	7019      	strb	r1, [r3, #0]
 800d3b0:	0713      	lsls	r3, r2, #28
 800d3b2:	d504      	bpl.n	800d3be <_vfiprintf_r+0xbe>
 800d3b4:	2353      	movs	r3, #83	; 0x53
 800d3b6:	a904      	add	r1, sp, #16
 800d3b8:	185b      	adds	r3, r3, r1
 800d3ba:	212b      	movs	r1, #43	; 0x2b
 800d3bc:	7019      	strb	r1, [r3, #0]
 800d3be:	7833      	ldrb	r3, [r6, #0]
 800d3c0:	2b2a      	cmp	r3, #42	; 0x2a
 800d3c2:	d02c      	beq.n	800d41e <_vfiprintf_r+0x11e>
 800d3c4:	0035      	movs	r5, r6
 800d3c6:	2100      	movs	r1, #0
 800d3c8:	200a      	movs	r0, #10
 800d3ca:	68e3      	ldr	r3, [r4, #12]
 800d3cc:	782a      	ldrb	r2, [r5, #0]
 800d3ce:	1c6e      	adds	r6, r5, #1
 800d3d0:	3a30      	subs	r2, #48	; 0x30
 800d3d2:	2a09      	cmp	r2, #9
 800d3d4:	d964      	bls.n	800d4a0 <_vfiprintf_r+0x1a0>
 800d3d6:	2900      	cmp	r1, #0
 800d3d8:	d02e      	beq.n	800d438 <_vfiprintf_r+0x138>
 800d3da:	e026      	b.n	800d42a <_vfiprintf_r+0x12a>
 800d3dc:	4b4d      	ldr	r3, [pc, #308]	; (800d514 <_vfiprintf_r+0x214>)
 800d3de:	429f      	cmp	r7, r3
 800d3e0:	d102      	bne.n	800d3e8 <_vfiprintf_r+0xe8>
 800d3e2:	9b03      	ldr	r3, [sp, #12]
 800d3e4:	689f      	ldr	r7, [r3, #8]
 800d3e6:	e79e      	b.n	800d326 <_vfiprintf_r+0x26>
 800d3e8:	4b4b      	ldr	r3, [pc, #300]	; (800d518 <_vfiprintf_r+0x218>)
 800d3ea:	429f      	cmp	r7, r3
 800d3ec:	d19b      	bne.n	800d326 <_vfiprintf_r+0x26>
 800d3ee:	9b03      	ldr	r3, [sp, #12]
 800d3f0:	68df      	ldr	r7, [r3, #12]
 800d3f2:	e798      	b.n	800d326 <_vfiprintf_r+0x26>
 800d3f4:	0039      	movs	r1, r7
 800d3f6:	9803      	ldr	r0, [sp, #12]
 800d3f8:	f7ff fc44 	bl	800cc84 <__swsetup_r>
 800d3fc:	2800      	cmp	r0, #0
 800d3fe:	d098      	beq.n	800d332 <_vfiprintf_r+0x32>
 800d400:	2001      	movs	r0, #1
 800d402:	4240      	negs	r0, r0
 800d404:	b021      	add	sp, #132	; 0x84
 800d406:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d408:	3501      	adds	r5, #1
 800d40a:	e79b      	b.n	800d344 <_vfiprintf_r+0x44>
 800d40c:	4b40      	ldr	r3, [pc, #256]	; (800d510 <_vfiprintf_r+0x210>)
 800d40e:	6822      	ldr	r2, [r4, #0]
 800d410:	1ac0      	subs	r0, r0, r3
 800d412:	2301      	movs	r3, #1
 800d414:	4083      	lsls	r3, r0
 800d416:	4313      	orrs	r3, r2
 800d418:	6023      	str	r3, [r4, #0]
 800d41a:	002e      	movs	r6, r5
 800d41c:	e7b8      	b.n	800d390 <_vfiprintf_r+0x90>
 800d41e:	9b07      	ldr	r3, [sp, #28]
 800d420:	1d19      	adds	r1, r3, #4
 800d422:	681b      	ldr	r3, [r3, #0]
 800d424:	9107      	str	r1, [sp, #28]
 800d426:	2b00      	cmp	r3, #0
 800d428:	db01      	blt.n	800d42e <_vfiprintf_r+0x12e>
 800d42a:	930b      	str	r3, [sp, #44]	; 0x2c
 800d42c:	e004      	b.n	800d438 <_vfiprintf_r+0x138>
 800d42e:	425b      	negs	r3, r3
 800d430:	60e3      	str	r3, [r4, #12]
 800d432:	2302      	movs	r3, #2
 800d434:	4313      	orrs	r3, r2
 800d436:	6023      	str	r3, [r4, #0]
 800d438:	782b      	ldrb	r3, [r5, #0]
 800d43a:	2b2e      	cmp	r3, #46	; 0x2e
 800d43c:	d10a      	bne.n	800d454 <_vfiprintf_r+0x154>
 800d43e:	786b      	ldrb	r3, [r5, #1]
 800d440:	2b2a      	cmp	r3, #42	; 0x2a
 800d442:	d135      	bne.n	800d4b0 <_vfiprintf_r+0x1b0>
 800d444:	9b07      	ldr	r3, [sp, #28]
 800d446:	3502      	adds	r5, #2
 800d448:	1d1a      	adds	r2, r3, #4
 800d44a:	681b      	ldr	r3, [r3, #0]
 800d44c:	9207      	str	r2, [sp, #28]
 800d44e:	2b00      	cmp	r3, #0
 800d450:	db2b      	blt.n	800d4aa <_vfiprintf_r+0x1aa>
 800d452:	9309      	str	r3, [sp, #36]	; 0x24
 800d454:	4e31      	ldr	r6, [pc, #196]	; (800d51c <_vfiprintf_r+0x21c>)
 800d456:	7829      	ldrb	r1, [r5, #0]
 800d458:	2203      	movs	r2, #3
 800d45a:	0030      	movs	r0, r6
 800d45c:	f000 fa98 	bl	800d990 <memchr>
 800d460:	2800      	cmp	r0, #0
 800d462:	d006      	beq.n	800d472 <_vfiprintf_r+0x172>
 800d464:	2340      	movs	r3, #64	; 0x40
 800d466:	1b80      	subs	r0, r0, r6
 800d468:	4083      	lsls	r3, r0
 800d46a:	6822      	ldr	r2, [r4, #0]
 800d46c:	3501      	adds	r5, #1
 800d46e:	4313      	orrs	r3, r2
 800d470:	6023      	str	r3, [r4, #0]
 800d472:	7829      	ldrb	r1, [r5, #0]
 800d474:	2206      	movs	r2, #6
 800d476:	482a      	ldr	r0, [pc, #168]	; (800d520 <_vfiprintf_r+0x220>)
 800d478:	1c6e      	adds	r6, r5, #1
 800d47a:	7621      	strb	r1, [r4, #24]
 800d47c:	f000 fa88 	bl	800d990 <memchr>
 800d480:	2800      	cmp	r0, #0
 800d482:	d03a      	beq.n	800d4fa <_vfiprintf_r+0x1fa>
 800d484:	4b27      	ldr	r3, [pc, #156]	; (800d524 <_vfiprintf_r+0x224>)
 800d486:	2b00      	cmp	r3, #0
 800d488:	d125      	bne.n	800d4d6 <_vfiprintf_r+0x1d6>
 800d48a:	2207      	movs	r2, #7
 800d48c:	9b07      	ldr	r3, [sp, #28]
 800d48e:	3307      	adds	r3, #7
 800d490:	4393      	bics	r3, r2
 800d492:	3308      	adds	r3, #8
 800d494:	9307      	str	r3, [sp, #28]
 800d496:	6963      	ldr	r3, [r4, #20]
 800d498:	9a04      	ldr	r2, [sp, #16]
 800d49a:	189b      	adds	r3, r3, r2
 800d49c:	6163      	str	r3, [r4, #20]
 800d49e:	e750      	b.n	800d342 <_vfiprintf_r+0x42>
 800d4a0:	4343      	muls	r3, r0
 800d4a2:	2101      	movs	r1, #1
 800d4a4:	189b      	adds	r3, r3, r2
 800d4a6:	0035      	movs	r5, r6
 800d4a8:	e790      	b.n	800d3cc <_vfiprintf_r+0xcc>
 800d4aa:	2301      	movs	r3, #1
 800d4ac:	425b      	negs	r3, r3
 800d4ae:	e7d0      	b.n	800d452 <_vfiprintf_r+0x152>
 800d4b0:	2300      	movs	r3, #0
 800d4b2:	200a      	movs	r0, #10
 800d4b4:	001a      	movs	r2, r3
 800d4b6:	3501      	adds	r5, #1
 800d4b8:	6063      	str	r3, [r4, #4]
 800d4ba:	7829      	ldrb	r1, [r5, #0]
 800d4bc:	1c6e      	adds	r6, r5, #1
 800d4be:	3930      	subs	r1, #48	; 0x30
 800d4c0:	2909      	cmp	r1, #9
 800d4c2:	d903      	bls.n	800d4cc <_vfiprintf_r+0x1cc>
 800d4c4:	2b00      	cmp	r3, #0
 800d4c6:	d0c5      	beq.n	800d454 <_vfiprintf_r+0x154>
 800d4c8:	9209      	str	r2, [sp, #36]	; 0x24
 800d4ca:	e7c3      	b.n	800d454 <_vfiprintf_r+0x154>
 800d4cc:	4342      	muls	r2, r0
 800d4ce:	2301      	movs	r3, #1
 800d4d0:	1852      	adds	r2, r2, r1
 800d4d2:	0035      	movs	r5, r6
 800d4d4:	e7f1      	b.n	800d4ba <_vfiprintf_r+0x1ba>
 800d4d6:	ab07      	add	r3, sp, #28
 800d4d8:	9300      	str	r3, [sp, #0]
 800d4da:	003a      	movs	r2, r7
 800d4dc:	4b12      	ldr	r3, [pc, #72]	; (800d528 <_vfiprintf_r+0x228>)
 800d4de:	0021      	movs	r1, r4
 800d4e0:	9803      	ldr	r0, [sp, #12]
 800d4e2:	e000      	b.n	800d4e6 <_vfiprintf_r+0x1e6>
 800d4e4:	bf00      	nop
 800d4e6:	9004      	str	r0, [sp, #16]
 800d4e8:	9b04      	ldr	r3, [sp, #16]
 800d4ea:	3301      	adds	r3, #1
 800d4ec:	d1d3      	bne.n	800d496 <_vfiprintf_r+0x196>
 800d4ee:	89bb      	ldrh	r3, [r7, #12]
 800d4f0:	065b      	lsls	r3, r3, #25
 800d4f2:	d500      	bpl.n	800d4f6 <_vfiprintf_r+0x1f6>
 800d4f4:	e784      	b.n	800d400 <_vfiprintf_r+0x100>
 800d4f6:	980d      	ldr	r0, [sp, #52]	; 0x34
 800d4f8:	e784      	b.n	800d404 <_vfiprintf_r+0x104>
 800d4fa:	ab07      	add	r3, sp, #28
 800d4fc:	9300      	str	r3, [sp, #0]
 800d4fe:	003a      	movs	r2, r7
 800d500:	4b09      	ldr	r3, [pc, #36]	; (800d528 <_vfiprintf_r+0x228>)
 800d502:	0021      	movs	r1, r4
 800d504:	9803      	ldr	r0, [sp, #12]
 800d506:	f000 f87f 	bl	800d608 <_printf_i>
 800d50a:	e7ec      	b.n	800d4e6 <_vfiprintf_r+0x1e6>
 800d50c:	0800f4a8 	.word	0x0800f4a8
 800d510:	0800f4e8 	.word	0x0800f4e8
 800d514:	0800f4c8 	.word	0x0800f4c8
 800d518:	0800f488 	.word	0x0800f488
 800d51c:	0800f4ee 	.word	0x0800f4ee
 800d520:	0800f4f2 	.word	0x0800f4f2
 800d524:	00000000 	.word	0x00000000
 800d528:	0800d2db 	.word	0x0800d2db

0800d52c <_printf_common>:
 800d52c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d52e:	0015      	movs	r5, r2
 800d530:	9301      	str	r3, [sp, #4]
 800d532:	688a      	ldr	r2, [r1, #8]
 800d534:	690b      	ldr	r3, [r1, #16]
 800d536:	9000      	str	r0, [sp, #0]
 800d538:	000c      	movs	r4, r1
 800d53a:	4293      	cmp	r3, r2
 800d53c:	da00      	bge.n	800d540 <_printf_common+0x14>
 800d53e:	0013      	movs	r3, r2
 800d540:	0022      	movs	r2, r4
 800d542:	602b      	str	r3, [r5, #0]
 800d544:	3243      	adds	r2, #67	; 0x43
 800d546:	7812      	ldrb	r2, [r2, #0]
 800d548:	2a00      	cmp	r2, #0
 800d54a:	d001      	beq.n	800d550 <_printf_common+0x24>
 800d54c:	3301      	adds	r3, #1
 800d54e:	602b      	str	r3, [r5, #0]
 800d550:	6823      	ldr	r3, [r4, #0]
 800d552:	069b      	lsls	r3, r3, #26
 800d554:	d502      	bpl.n	800d55c <_printf_common+0x30>
 800d556:	682b      	ldr	r3, [r5, #0]
 800d558:	3302      	adds	r3, #2
 800d55a:	602b      	str	r3, [r5, #0]
 800d55c:	2706      	movs	r7, #6
 800d55e:	6823      	ldr	r3, [r4, #0]
 800d560:	401f      	ands	r7, r3
 800d562:	d027      	beq.n	800d5b4 <_printf_common+0x88>
 800d564:	0023      	movs	r3, r4
 800d566:	3343      	adds	r3, #67	; 0x43
 800d568:	781b      	ldrb	r3, [r3, #0]
 800d56a:	1e5a      	subs	r2, r3, #1
 800d56c:	4193      	sbcs	r3, r2
 800d56e:	6822      	ldr	r2, [r4, #0]
 800d570:	0692      	lsls	r2, r2, #26
 800d572:	d430      	bmi.n	800d5d6 <_printf_common+0xaa>
 800d574:	0022      	movs	r2, r4
 800d576:	9901      	ldr	r1, [sp, #4]
 800d578:	3243      	adds	r2, #67	; 0x43
 800d57a:	9800      	ldr	r0, [sp, #0]
 800d57c:	9e08      	ldr	r6, [sp, #32]
 800d57e:	47b0      	blx	r6
 800d580:	1c43      	adds	r3, r0, #1
 800d582:	d025      	beq.n	800d5d0 <_printf_common+0xa4>
 800d584:	2306      	movs	r3, #6
 800d586:	6820      	ldr	r0, [r4, #0]
 800d588:	682a      	ldr	r2, [r5, #0]
 800d58a:	68e1      	ldr	r1, [r4, #12]
 800d58c:	4003      	ands	r3, r0
 800d58e:	2500      	movs	r5, #0
 800d590:	2b04      	cmp	r3, #4
 800d592:	d103      	bne.n	800d59c <_printf_common+0x70>
 800d594:	1a8d      	subs	r5, r1, r2
 800d596:	43eb      	mvns	r3, r5
 800d598:	17db      	asrs	r3, r3, #31
 800d59a:	401d      	ands	r5, r3
 800d59c:	68a3      	ldr	r3, [r4, #8]
 800d59e:	6922      	ldr	r2, [r4, #16]
 800d5a0:	4293      	cmp	r3, r2
 800d5a2:	dd01      	ble.n	800d5a8 <_printf_common+0x7c>
 800d5a4:	1a9b      	subs	r3, r3, r2
 800d5a6:	18ed      	adds	r5, r5, r3
 800d5a8:	2700      	movs	r7, #0
 800d5aa:	42bd      	cmp	r5, r7
 800d5ac:	d120      	bne.n	800d5f0 <_printf_common+0xc4>
 800d5ae:	2000      	movs	r0, #0
 800d5b0:	e010      	b.n	800d5d4 <_printf_common+0xa8>
 800d5b2:	3701      	adds	r7, #1
 800d5b4:	68e3      	ldr	r3, [r4, #12]
 800d5b6:	682a      	ldr	r2, [r5, #0]
 800d5b8:	1a9b      	subs	r3, r3, r2
 800d5ba:	42bb      	cmp	r3, r7
 800d5bc:	ddd2      	ble.n	800d564 <_printf_common+0x38>
 800d5be:	0022      	movs	r2, r4
 800d5c0:	2301      	movs	r3, #1
 800d5c2:	3219      	adds	r2, #25
 800d5c4:	9901      	ldr	r1, [sp, #4]
 800d5c6:	9800      	ldr	r0, [sp, #0]
 800d5c8:	9e08      	ldr	r6, [sp, #32]
 800d5ca:	47b0      	blx	r6
 800d5cc:	1c43      	adds	r3, r0, #1
 800d5ce:	d1f0      	bne.n	800d5b2 <_printf_common+0x86>
 800d5d0:	2001      	movs	r0, #1
 800d5d2:	4240      	negs	r0, r0
 800d5d4:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800d5d6:	2030      	movs	r0, #48	; 0x30
 800d5d8:	18e1      	adds	r1, r4, r3
 800d5da:	3143      	adds	r1, #67	; 0x43
 800d5dc:	7008      	strb	r0, [r1, #0]
 800d5de:	0021      	movs	r1, r4
 800d5e0:	1c5a      	adds	r2, r3, #1
 800d5e2:	3145      	adds	r1, #69	; 0x45
 800d5e4:	7809      	ldrb	r1, [r1, #0]
 800d5e6:	18a2      	adds	r2, r4, r2
 800d5e8:	3243      	adds	r2, #67	; 0x43
 800d5ea:	3302      	adds	r3, #2
 800d5ec:	7011      	strb	r1, [r2, #0]
 800d5ee:	e7c1      	b.n	800d574 <_printf_common+0x48>
 800d5f0:	0022      	movs	r2, r4
 800d5f2:	2301      	movs	r3, #1
 800d5f4:	321a      	adds	r2, #26
 800d5f6:	9901      	ldr	r1, [sp, #4]
 800d5f8:	9800      	ldr	r0, [sp, #0]
 800d5fa:	9e08      	ldr	r6, [sp, #32]
 800d5fc:	47b0      	blx	r6
 800d5fe:	1c43      	adds	r3, r0, #1
 800d600:	d0e6      	beq.n	800d5d0 <_printf_common+0xa4>
 800d602:	3701      	adds	r7, #1
 800d604:	e7d1      	b.n	800d5aa <_printf_common+0x7e>
	...

0800d608 <_printf_i>:
 800d608:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d60a:	b089      	sub	sp, #36	; 0x24
 800d60c:	9204      	str	r2, [sp, #16]
 800d60e:	000a      	movs	r2, r1
 800d610:	3243      	adds	r2, #67	; 0x43
 800d612:	9305      	str	r3, [sp, #20]
 800d614:	9003      	str	r0, [sp, #12]
 800d616:	9202      	str	r2, [sp, #8]
 800d618:	7e0a      	ldrb	r2, [r1, #24]
 800d61a:	000c      	movs	r4, r1
 800d61c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800d61e:	2a6e      	cmp	r2, #110	; 0x6e
 800d620:	d100      	bne.n	800d624 <_printf_i+0x1c>
 800d622:	e086      	b.n	800d732 <_printf_i+0x12a>
 800d624:	d81f      	bhi.n	800d666 <_printf_i+0x5e>
 800d626:	2a63      	cmp	r2, #99	; 0x63
 800d628:	d033      	beq.n	800d692 <_printf_i+0x8a>
 800d62a:	d808      	bhi.n	800d63e <_printf_i+0x36>
 800d62c:	2a00      	cmp	r2, #0
 800d62e:	d100      	bne.n	800d632 <_printf_i+0x2a>
 800d630:	e08c      	b.n	800d74c <_printf_i+0x144>
 800d632:	2a58      	cmp	r2, #88	; 0x58
 800d634:	d04d      	beq.n	800d6d2 <_printf_i+0xca>
 800d636:	0025      	movs	r5, r4
 800d638:	3542      	adds	r5, #66	; 0x42
 800d63a:	702a      	strb	r2, [r5, #0]
 800d63c:	e030      	b.n	800d6a0 <_printf_i+0x98>
 800d63e:	2a64      	cmp	r2, #100	; 0x64
 800d640:	d001      	beq.n	800d646 <_printf_i+0x3e>
 800d642:	2a69      	cmp	r2, #105	; 0x69
 800d644:	d1f7      	bne.n	800d636 <_printf_i+0x2e>
 800d646:	6819      	ldr	r1, [r3, #0]
 800d648:	6825      	ldr	r5, [r4, #0]
 800d64a:	1d0a      	adds	r2, r1, #4
 800d64c:	0628      	lsls	r0, r5, #24
 800d64e:	d529      	bpl.n	800d6a4 <_printf_i+0x9c>
 800d650:	6808      	ldr	r0, [r1, #0]
 800d652:	601a      	str	r2, [r3, #0]
 800d654:	2800      	cmp	r0, #0
 800d656:	da03      	bge.n	800d660 <_printf_i+0x58>
 800d658:	232d      	movs	r3, #45	; 0x2d
 800d65a:	9a02      	ldr	r2, [sp, #8]
 800d65c:	4240      	negs	r0, r0
 800d65e:	7013      	strb	r3, [r2, #0]
 800d660:	4e6b      	ldr	r6, [pc, #428]	; (800d810 <_printf_i+0x208>)
 800d662:	270a      	movs	r7, #10
 800d664:	e04f      	b.n	800d706 <_printf_i+0xfe>
 800d666:	2a73      	cmp	r2, #115	; 0x73
 800d668:	d074      	beq.n	800d754 <_printf_i+0x14c>
 800d66a:	d808      	bhi.n	800d67e <_printf_i+0x76>
 800d66c:	2a6f      	cmp	r2, #111	; 0x6f
 800d66e:	d01f      	beq.n	800d6b0 <_printf_i+0xa8>
 800d670:	2a70      	cmp	r2, #112	; 0x70
 800d672:	d1e0      	bne.n	800d636 <_printf_i+0x2e>
 800d674:	2220      	movs	r2, #32
 800d676:	6809      	ldr	r1, [r1, #0]
 800d678:	430a      	orrs	r2, r1
 800d67a:	6022      	str	r2, [r4, #0]
 800d67c:	e003      	b.n	800d686 <_printf_i+0x7e>
 800d67e:	2a75      	cmp	r2, #117	; 0x75
 800d680:	d016      	beq.n	800d6b0 <_printf_i+0xa8>
 800d682:	2a78      	cmp	r2, #120	; 0x78
 800d684:	d1d7      	bne.n	800d636 <_printf_i+0x2e>
 800d686:	0022      	movs	r2, r4
 800d688:	2178      	movs	r1, #120	; 0x78
 800d68a:	3245      	adds	r2, #69	; 0x45
 800d68c:	7011      	strb	r1, [r2, #0]
 800d68e:	4e61      	ldr	r6, [pc, #388]	; (800d814 <_printf_i+0x20c>)
 800d690:	e022      	b.n	800d6d8 <_printf_i+0xd0>
 800d692:	0025      	movs	r5, r4
 800d694:	681a      	ldr	r2, [r3, #0]
 800d696:	3542      	adds	r5, #66	; 0x42
 800d698:	1d11      	adds	r1, r2, #4
 800d69a:	6019      	str	r1, [r3, #0]
 800d69c:	6813      	ldr	r3, [r2, #0]
 800d69e:	702b      	strb	r3, [r5, #0]
 800d6a0:	2301      	movs	r3, #1
 800d6a2:	e065      	b.n	800d770 <_printf_i+0x168>
 800d6a4:	6808      	ldr	r0, [r1, #0]
 800d6a6:	601a      	str	r2, [r3, #0]
 800d6a8:	0669      	lsls	r1, r5, #25
 800d6aa:	d5d3      	bpl.n	800d654 <_printf_i+0x4c>
 800d6ac:	b200      	sxth	r0, r0
 800d6ae:	e7d1      	b.n	800d654 <_printf_i+0x4c>
 800d6b0:	6819      	ldr	r1, [r3, #0]
 800d6b2:	6825      	ldr	r5, [r4, #0]
 800d6b4:	1d08      	adds	r0, r1, #4
 800d6b6:	6018      	str	r0, [r3, #0]
 800d6b8:	6808      	ldr	r0, [r1, #0]
 800d6ba:	062e      	lsls	r6, r5, #24
 800d6bc:	d505      	bpl.n	800d6ca <_printf_i+0xc2>
 800d6be:	4e54      	ldr	r6, [pc, #336]	; (800d810 <_printf_i+0x208>)
 800d6c0:	2708      	movs	r7, #8
 800d6c2:	2a6f      	cmp	r2, #111	; 0x6f
 800d6c4:	d01b      	beq.n	800d6fe <_printf_i+0xf6>
 800d6c6:	270a      	movs	r7, #10
 800d6c8:	e019      	b.n	800d6fe <_printf_i+0xf6>
 800d6ca:	066d      	lsls	r5, r5, #25
 800d6cc:	d5f7      	bpl.n	800d6be <_printf_i+0xb6>
 800d6ce:	b280      	uxth	r0, r0
 800d6d0:	e7f5      	b.n	800d6be <_printf_i+0xb6>
 800d6d2:	3145      	adds	r1, #69	; 0x45
 800d6d4:	4e4e      	ldr	r6, [pc, #312]	; (800d810 <_printf_i+0x208>)
 800d6d6:	700a      	strb	r2, [r1, #0]
 800d6d8:	6818      	ldr	r0, [r3, #0]
 800d6da:	6822      	ldr	r2, [r4, #0]
 800d6dc:	1d01      	adds	r1, r0, #4
 800d6de:	6800      	ldr	r0, [r0, #0]
 800d6e0:	6019      	str	r1, [r3, #0]
 800d6e2:	0615      	lsls	r5, r2, #24
 800d6e4:	d521      	bpl.n	800d72a <_printf_i+0x122>
 800d6e6:	07d3      	lsls	r3, r2, #31
 800d6e8:	d502      	bpl.n	800d6f0 <_printf_i+0xe8>
 800d6ea:	2320      	movs	r3, #32
 800d6ec:	431a      	orrs	r2, r3
 800d6ee:	6022      	str	r2, [r4, #0]
 800d6f0:	2710      	movs	r7, #16
 800d6f2:	2800      	cmp	r0, #0
 800d6f4:	d103      	bne.n	800d6fe <_printf_i+0xf6>
 800d6f6:	2320      	movs	r3, #32
 800d6f8:	6822      	ldr	r2, [r4, #0]
 800d6fa:	439a      	bics	r2, r3
 800d6fc:	6022      	str	r2, [r4, #0]
 800d6fe:	0023      	movs	r3, r4
 800d700:	2200      	movs	r2, #0
 800d702:	3343      	adds	r3, #67	; 0x43
 800d704:	701a      	strb	r2, [r3, #0]
 800d706:	6863      	ldr	r3, [r4, #4]
 800d708:	60a3      	str	r3, [r4, #8]
 800d70a:	2b00      	cmp	r3, #0
 800d70c:	db58      	blt.n	800d7c0 <_printf_i+0x1b8>
 800d70e:	2204      	movs	r2, #4
 800d710:	6821      	ldr	r1, [r4, #0]
 800d712:	4391      	bics	r1, r2
 800d714:	6021      	str	r1, [r4, #0]
 800d716:	2800      	cmp	r0, #0
 800d718:	d154      	bne.n	800d7c4 <_printf_i+0x1bc>
 800d71a:	9d02      	ldr	r5, [sp, #8]
 800d71c:	2b00      	cmp	r3, #0
 800d71e:	d05a      	beq.n	800d7d6 <_printf_i+0x1ce>
 800d720:	0025      	movs	r5, r4
 800d722:	7833      	ldrb	r3, [r6, #0]
 800d724:	3542      	adds	r5, #66	; 0x42
 800d726:	702b      	strb	r3, [r5, #0]
 800d728:	e055      	b.n	800d7d6 <_printf_i+0x1ce>
 800d72a:	0655      	lsls	r5, r2, #25
 800d72c:	d5db      	bpl.n	800d6e6 <_printf_i+0xde>
 800d72e:	b280      	uxth	r0, r0
 800d730:	e7d9      	b.n	800d6e6 <_printf_i+0xde>
 800d732:	681a      	ldr	r2, [r3, #0]
 800d734:	680d      	ldr	r5, [r1, #0]
 800d736:	1d10      	adds	r0, r2, #4
 800d738:	6949      	ldr	r1, [r1, #20]
 800d73a:	6018      	str	r0, [r3, #0]
 800d73c:	6813      	ldr	r3, [r2, #0]
 800d73e:	062e      	lsls	r6, r5, #24
 800d740:	d501      	bpl.n	800d746 <_printf_i+0x13e>
 800d742:	6019      	str	r1, [r3, #0]
 800d744:	e002      	b.n	800d74c <_printf_i+0x144>
 800d746:	066d      	lsls	r5, r5, #25
 800d748:	d5fb      	bpl.n	800d742 <_printf_i+0x13a>
 800d74a:	8019      	strh	r1, [r3, #0]
 800d74c:	2300      	movs	r3, #0
 800d74e:	9d02      	ldr	r5, [sp, #8]
 800d750:	6123      	str	r3, [r4, #16]
 800d752:	e04f      	b.n	800d7f4 <_printf_i+0x1ec>
 800d754:	681a      	ldr	r2, [r3, #0]
 800d756:	1d11      	adds	r1, r2, #4
 800d758:	6019      	str	r1, [r3, #0]
 800d75a:	6815      	ldr	r5, [r2, #0]
 800d75c:	2100      	movs	r1, #0
 800d75e:	6862      	ldr	r2, [r4, #4]
 800d760:	0028      	movs	r0, r5
 800d762:	f000 f915 	bl	800d990 <memchr>
 800d766:	2800      	cmp	r0, #0
 800d768:	d001      	beq.n	800d76e <_printf_i+0x166>
 800d76a:	1b40      	subs	r0, r0, r5
 800d76c:	6060      	str	r0, [r4, #4]
 800d76e:	6863      	ldr	r3, [r4, #4]
 800d770:	6123      	str	r3, [r4, #16]
 800d772:	2300      	movs	r3, #0
 800d774:	9a02      	ldr	r2, [sp, #8]
 800d776:	7013      	strb	r3, [r2, #0]
 800d778:	e03c      	b.n	800d7f4 <_printf_i+0x1ec>
 800d77a:	6923      	ldr	r3, [r4, #16]
 800d77c:	002a      	movs	r2, r5
 800d77e:	9904      	ldr	r1, [sp, #16]
 800d780:	9803      	ldr	r0, [sp, #12]
 800d782:	9d05      	ldr	r5, [sp, #20]
 800d784:	47a8      	blx	r5
 800d786:	1c43      	adds	r3, r0, #1
 800d788:	d03e      	beq.n	800d808 <_printf_i+0x200>
 800d78a:	6823      	ldr	r3, [r4, #0]
 800d78c:	079b      	lsls	r3, r3, #30
 800d78e:	d415      	bmi.n	800d7bc <_printf_i+0x1b4>
 800d790:	9b07      	ldr	r3, [sp, #28]
 800d792:	68e0      	ldr	r0, [r4, #12]
 800d794:	4298      	cmp	r0, r3
 800d796:	da39      	bge.n	800d80c <_printf_i+0x204>
 800d798:	0018      	movs	r0, r3
 800d79a:	e037      	b.n	800d80c <_printf_i+0x204>
 800d79c:	0022      	movs	r2, r4
 800d79e:	2301      	movs	r3, #1
 800d7a0:	3219      	adds	r2, #25
 800d7a2:	9904      	ldr	r1, [sp, #16]
 800d7a4:	9803      	ldr	r0, [sp, #12]
 800d7a6:	9e05      	ldr	r6, [sp, #20]
 800d7a8:	47b0      	blx	r6
 800d7aa:	1c43      	adds	r3, r0, #1
 800d7ac:	d02c      	beq.n	800d808 <_printf_i+0x200>
 800d7ae:	3501      	adds	r5, #1
 800d7b0:	68e3      	ldr	r3, [r4, #12]
 800d7b2:	9a07      	ldr	r2, [sp, #28]
 800d7b4:	1a9b      	subs	r3, r3, r2
 800d7b6:	42ab      	cmp	r3, r5
 800d7b8:	dcf0      	bgt.n	800d79c <_printf_i+0x194>
 800d7ba:	e7e9      	b.n	800d790 <_printf_i+0x188>
 800d7bc:	2500      	movs	r5, #0
 800d7be:	e7f7      	b.n	800d7b0 <_printf_i+0x1a8>
 800d7c0:	2800      	cmp	r0, #0
 800d7c2:	d0ad      	beq.n	800d720 <_printf_i+0x118>
 800d7c4:	9d02      	ldr	r5, [sp, #8]
 800d7c6:	0039      	movs	r1, r7
 800d7c8:	f7f2 fd22 	bl	8000210 <__aeabi_uidivmod>
 800d7cc:	5c73      	ldrb	r3, [r6, r1]
 800d7ce:	3d01      	subs	r5, #1
 800d7d0:	702b      	strb	r3, [r5, #0]
 800d7d2:	2800      	cmp	r0, #0
 800d7d4:	d1f7      	bne.n	800d7c6 <_printf_i+0x1be>
 800d7d6:	2f08      	cmp	r7, #8
 800d7d8:	d109      	bne.n	800d7ee <_printf_i+0x1e6>
 800d7da:	6823      	ldr	r3, [r4, #0]
 800d7dc:	07db      	lsls	r3, r3, #31
 800d7de:	d506      	bpl.n	800d7ee <_printf_i+0x1e6>
 800d7e0:	6863      	ldr	r3, [r4, #4]
 800d7e2:	6922      	ldr	r2, [r4, #16]
 800d7e4:	4293      	cmp	r3, r2
 800d7e6:	dc02      	bgt.n	800d7ee <_printf_i+0x1e6>
 800d7e8:	2330      	movs	r3, #48	; 0x30
 800d7ea:	3d01      	subs	r5, #1
 800d7ec:	702b      	strb	r3, [r5, #0]
 800d7ee:	9b02      	ldr	r3, [sp, #8]
 800d7f0:	1b5b      	subs	r3, r3, r5
 800d7f2:	6123      	str	r3, [r4, #16]
 800d7f4:	9b05      	ldr	r3, [sp, #20]
 800d7f6:	aa07      	add	r2, sp, #28
 800d7f8:	9300      	str	r3, [sp, #0]
 800d7fa:	0021      	movs	r1, r4
 800d7fc:	9b04      	ldr	r3, [sp, #16]
 800d7fe:	9803      	ldr	r0, [sp, #12]
 800d800:	f7ff fe94 	bl	800d52c <_printf_common>
 800d804:	1c43      	adds	r3, r0, #1
 800d806:	d1b8      	bne.n	800d77a <_printf_i+0x172>
 800d808:	2001      	movs	r0, #1
 800d80a:	4240      	negs	r0, r0
 800d80c:	b009      	add	sp, #36	; 0x24
 800d80e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d810:	0800f4f9 	.word	0x0800f4f9
 800d814:	0800f50a 	.word	0x0800f50a

0800d818 <_sbrk_r>:
 800d818:	2300      	movs	r3, #0
 800d81a:	b570      	push	{r4, r5, r6, lr}
 800d81c:	4c06      	ldr	r4, [pc, #24]	; (800d838 <_sbrk_r+0x20>)
 800d81e:	0005      	movs	r5, r0
 800d820:	0008      	movs	r0, r1
 800d822:	6023      	str	r3, [r4, #0]
 800d824:	f7f6 fb92 	bl	8003f4c <_sbrk>
 800d828:	1c43      	adds	r3, r0, #1
 800d82a:	d103      	bne.n	800d834 <_sbrk_r+0x1c>
 800d82c:	6823      	ldr	r3, [r4, #0]
 800d82e:	2b00      	cmp	r3, #0
 800d830:	d000      	beq.n	800d834 <_sbrk_r+0x1c>
 800d832:	602b      	str	r3, [r5, #0]
 800d834:	bd70      	pop	{r4, r5, r6, pc}
 800d836:	46c0      	nop			; (mov r8, r8)
 800d838:	20001188 	.word	0x20001188

0800d83c <__sread>:
 800d83c:	b570      	push	{r4, r5, r6, lr}
 800d83e:	000c      	movs	r4, r1
 800d840:	250e      	movs	r5, #14
 800d842:	5f49      	ldrsh	r1, [r1, r5]
 800d844:	f000 f8b2 	bl	800d9ac <_read_r>
 800d848:	2800      	cmp	r0, #0
 800d84a:	db03      	blt.n	800d854 <__sread+0x18>
 800d84c:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800d84e:	181b      	adds	r3, r3, r0
 800d850:	6563      	str	r3, [r4, #84]	; 0x54
 800d852:	bd70      	pop	{r4, r5, r6, pc}
 800d854:	89a3      	ldrh	r3, [r4, #12]
 800d856:	4a02      	ldr	r2, [pc, #8]	; (800d860 <__sread+0x24>)
 800d858:	4013      	ands	r3, r2
 800d85a:	81a3      	strh	r3, [r4, #12]
 800d85c:	e7f9      	b.n	800d852 <__sread+0x16>
 800d85e:	46c0      	nop			; (mov r8, r8)
 800d860:	ffffefff 	.word	0xffffefff

0800d864 <__swrite>:
 800d864:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d866:	001f      	movs	r7, r3
 800d868:	898b      	ldrh	r3, [r1, #12]
 800d86a:	0005      	movs	r5, r0
 800d86c:	000c      	movs	r4, r1
 800d86e:	0016      	movs	r6, r2
 800d870:	05db      	lsls	r3, r3, #23
 800d872:	d505      	bpl.n	800d880 <__swrite+0x1c>
 800d874:	230e      	movs	r3, #14
 800d876:	5ec9      	ldrsh	r1, [r1, r3]
 800d878:	2200      	movs	r2, #0
 800d87a:	2302      	movs	r3, #2
 800d87c:	f000 f874 	bl	800d968 <_lseek_r>
 800d880:	89a3      	ldrh	r3, [r4, #12]
 800d882:	4a05      	ldr	r2, [pc, #20]	; (800d898 <__swrite+0x34>)
 800d884:	0028      	movs	r0, r5
 800d886:	4013      	ands	r3, r2
 800d888:	81a3      	strh	r3, [r4, #12]
 800d88a:	0032      	movs	r2, r6
 800d88c:	230e      	movs	r3, #14
 800d88e:	5ee1      	ldrsh	r1, [r4, r3]
 800d890:	003b      	movs	r3, r7
 800d892:	f000 f81f 	bl	800d8d4 <_write_r>
 800d896:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d898:	ffffefff 	.word	0xffffefff

0800d89c <__sseek>:
 800d89c:	b570      	push	{r4, r5, r6, lr}
 800d89e:	000c      	movs	r4, r1
 800d8a0:	250e      	movs	r5, #14
 800d8a2:	5f49      	ldrsh	r1, [r1, r5]
 800d8a4:	f000 f860 	bl	800d968 <_lseek_r>
 800d8a8:	89a3      	ldrh	r3, [r4, #12]
 800d8aa:	1c42      	adds	r2, r0, #1
 800d8ac:	d103      	bne.n	800d8b6 <__sseek+0x1a>
 800d8ae:	4a05      	ldr	r2, [pc, #20]	; (800d8c4 <__sseek+0x28>)
 800d8b0:	4013      	ands	r3, r2
 800d8b2:	81a3      	strh	r3, [r4, #12]
 800d8b4:	bd70      	pop	{r4, r5, r6, pc}
 800d8b6:	2280      	movs	r2, #128	; 0x80
 800d8b8:	0152      	lsls	r2, r2, #5
 800d8ba:	4313      	orrs	r3, r2
 800d8bc:	81a3      	strh	r3, [r4, #12]
 800d8be:	6560      	str	r0, [r4, #84]	; 0x54
 800d8c0:	e7f8      	b.n	800d8b4 <__sseek+0x18>
 800d8c2:	46c0      	nop			; (mov r8, r8)
 800d8c4:	ffffefff 	.word	0xffffefff

0800d8c8 <__sclose>:
 800d8c8:	b510      	push	{r4, lr}
 800d8ca:	230e      	movs	r3, #14
 800d8cc:	5ec9      	ldrsh	r1, [r1, r3]
 800d8ce:	f000 f815 	bl	800d8fc <_close_r>
 800d8d2:	bd10      	pop	{r4, pc}

0800d8d4 <_write_r>:
 800d8d4:	b570      	push	{r4, r5, r6, lr}
 800d8d6:	0005      	movs	r5, r0
 800d8d8:	0008      	movs	r0, r1
 800d8da:	0011      	movs	r1, r2
 800d8dc:	2200      	movs	r2, #0
 800d8de:	4c06      	ldr	r4, [pc, #24]	; (800d8f8 <_write_r+0x24>)
 800d8e0:	6022      	str	r2, [r4, #0]
 800d8e2:	001a      	movs	r2, r3
 800d8e4:	f7f6 fae9 	bl	8003eba <_write>
 800d8e8:	1c43      	adds	r3, r0, #1
 800d8ea:	d103      	bne.n	800d8f4 <_write_r+0x20>
 800d8ec:	6823      	ldr	r3, [r4, #0]
 800d8ee:	2b00      	cmp	r3, #0
 800d8f0:	d000      	beq.n	800d8f4 <_write_r+0x20>
 800d8f2:	602b      	str	r3, [r5, #0]
 800d8f4:	bd70      	pop	{r4, r5, r6, pc}
 800d8f6:	46c0      	nop			; (mov r8, r8)
 800d8f8:	20001188 	.word	0x20001188

0800d8fc <_close_r>:
 800d8fc:	2300      	movs	r3, #0
 800d8fe:	b570      	push	{r4, r5, r6, lr}
 800d900:	4c06      	ldr	r4, [pc, #24]	; (800d91c <_close_r+0x20>)
 800d902:	0005      	movs	r5, r0
 800d904:	0008      	movs	r0, r1
 800d906:	6023      	str	r3, [r4, #0]
 800d908:	f7f6 faf3 	bl	8003ef2 <_close>
 800d90c:	1c43      	adds	r3, r0, #1
 800d90e:	d103      	bne.n	800d918 <_close_r+0x1c>
 800d910:	6823      	ldr	r3, [r4, #0]
 800d912:	2b00      	cmp	r3, #0
 800d914:	d000      	beq.n	800d918 <_close_r+0x1c>
 800d916:	602b      	str	r3, [r5, #0]
 800d918:	bd70      	pop	{r4, r5, r6, pc}
 800d91a:	46c0      	nop			; (mov r8, r8)
 800d91c:	20001188 	.word	0x20001188

0800d920 <_fstat_r>:
 800d920:	2300      	movs	r3, #0
 800d922:	b570      	push	{r4, r5, r6, lr}
 800d924:	4c06      	ldr	r4, [pc, #24]	; (800d940 <_fstat_r+0x20>)
 800d926:	0005      	movs	r5, r0
 800d928:	0008      	movs	r0, r1
 800d92a:	0011      	movs	r1, r2
 800d92c:	6023      	str	r3, [r4, #0]
 800d92e:	f7f6 faea 	bl	8003f06 <_fstat>
 800d932:	1c43      	adds	r3, r0, #1
 800d934:	d103      	bne.n	800d93e <_fstat_r+0x1e>
 800d936:	6823      	ldr	r3, [r4, #0]
 800d938:	2b00      	cmp	r3, #0
 800d93a:	d000      	beq.n	800d93e <_fstat_r+0x1e>
 800d93c:	602b      	str	r3, [r5, #0]
 800d93e:	bd70      	pop	{r4, r5, r6, pc}
 800d940:	20001188 	.word	0x20001188

0800d944 <_isatty_r>:
 800d944:	2300      	movs	r3, #0
 800d946:	b570      	push	{r4, r5, r6, lr}
 800d948:	4c06      	ldr	r4, [pc, #24]	; (800d964 <_isatty_r+0x20>)
 800d94a:	0005      	movs	r5, r0
 800d94c:	0008      	movs	r0, r1
 800d94e:	6023      	str	r3, [r4, #0]
 800d950:	f7f6 fae7 	bl	8003f22 <_isatty>
 800d954:	1c43      	adds	r3, r0, #1
 800d956:	d103      	bne.n	800d960 <_isatty_r+0x1c>
 800d958:	6823      	ldr	r3, [r4, #0]
 800d95a:	2b00      	cmp	r3, #0
 800d95c:	d000      	beq.n	800d960 <_isatty_r+0x1c>
 800d95e:	602b      	str	r3, [r5, #0]
 800d960:	bd70      	pop	{r4, r5, r6, pc}
 800d962:	46c0      	nop			; (mov r8, r8)
 800d964:	20001188 	.word	0x20001188

0800d968 <_lseek_r>:
 800d968:	b570      	push	{r4, r5, r6, lr}
 800d96a:	0005      	movs	r5, r0
 800d96c:	0008      	movs	r0, r1
 800d96e:	0011      	movs	r1, r2
 800d970:	2200      	movs	r2, #0
 800d972:	4c06      	ldr	r4, [pc, #24]	; (800d98c <_lseek_r+0x24>)
 800d974:	6022      	str	r2, [r4, #0]
 800d976:	001a      	movs	r2, r3
 800d978:	f7f6 fadc 	bl	8003f34 <_lseek>
 800d97c:	1c43      	adds	r3, r0, #1
 800d97e:	d103      	bne.n	800d988 <_lseek_r+0x20>
 800d980:	6823      	ldr	r3, [r4, #0]
 800d982:	2b00      	cmp	r3, #0
 800d984:	d000      	beq.n	800d988 <_lseek_r+0x20>
 800d986:	602b      	str	r3, [r5, #0]
 800d988:	bd70      	pop	{r4, r5, r6, pc}
 800d98a:	46c0      	nop			; (mov r8, r8)
 800d98c:	20001188 	.word	0x20001188

0800d990 <memchr>:
 800d990:	b2c9      	uxtb	r1, r1
 800d992:	1882      	adds	r2, r0, r2
 800d994:	4290      	cmp	r0, r2
 800d996:	d101      	bne.n	800d99c <memchr+0xc>
 800d998:	2000      	movs	r0, #0
 800d99a:	4770      	bx	lr
 800d99c:	7803      	ldrb	r3, [r0, #0]
 800d99e:	428b      	cmp	r3, r1
 800d9a0:	d0fb      	beq.n	800d99a <memchr+0xa>
 800d9a2:	3001      	adds	r0, #1
 800d9a4:	e7f6      	b.n	800d994 <memchr+0x4>

0800d9a6 <__malloc_lock>:
 800d9a6:	4770      	bx	lr

0800d9a8 <__malloc_unlock>:
 800d9a8:	4770      	bx	lr
	...

0800d9ac <_read_r>:
 800d9ac:	b570      	push	{r4, r5, r6, lr}
 800d9ae:	0005      	movs	r5, r0
 800d9b0:	0008      	movs	r0, r1
 800d9b2:	0011      	movs	r1, r2
 800d9b4:	2200      	movs	r2, #0
 800d9b6:	4c06      	ldr	r4, [pc, #24]	; (800d9d0 <_read_r+0x24>)
 800d9b8:	6022      	str	r2, [r4, #0]
 800d9ba:	001a      	movs	r2, r3
 800d9bc:	f7f6 fa60 	bl	8003e80 <_read>
 800d9c0:	1c43      	adds	r3, r0, #1
 800d9c2:	d103      	bne.n	800d9cc <_read_r+0x20>
 800d9c4:	6823      	ldr	r3, [r4, #0]
 800d9c6:	2b00      	cmp	r3, #0
 800d9c8:	d000      	beq.n	800d9cc <_read_r+0x20>
 800d9ca:	602b      	str	r3, [r5, #0]
 800d9cc:	bd70      	pop	{r4, r5, r6, pc}
 800d9ce:	46c0      	nop			; (mov r8, r8)
 800d9d0:	20001188 	.word	0x20001188

0800d9d4 <pow>:
 800d9d4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d9d6:	2400      	movs	r4, #0
 800d9d8:	b091      	sub	sp, #68	; 0x44
 800d9da:	001f      	movs	r7, r3
 800d9dc:	9000      	str	r0, [sp, #0]
 800d9de:	9101      	str	r1, [sp, #4]
 800d9e0:	0016      	movs	r6, r2
 800d9e2:	f000 f98d 	bl	800dd00 <__ieee754_pow>
 800d9e6:	4bbe      	ldr	r3, [pc, #760]	; (800dce0 <pow+0x30c>)
 800d9e8:	9002      	str	r0, [sp, #8]
 800d9ea:	9103      	str	r1, [sp, #12]
 800d9ec:	571c      	ldrsb	r4, [r3, r4]
 800d9ee:	1c63      	adds	r3, r4, #1
 800d9f0:	d100      	bne.n	800d9f4 <pow+0x20>
 800d9f2:	e0d4      	b.n	800db9e <pow+0x1ca>
 800d9f4:	0032      	movs	r2, r6
 800d9f6:	003b      	movs	r3, r7
 800d9f8:	0030      	movs	r0, r6
 800d9fa:	0039      	movs	r1, r7
 800d9fc:	f7f5 fa7a 	bl	8002ef4 <__aeabi_dcmpun>
 800da00:	1e05      	subs	r5, r0, #0
 800da02:	d000      	beq.n	800da06 <pow+0x32>
 800da04:	e0cb      	b.n	800db9e <pow+0x1ca>
 800da06:	9a00      	ldr	r2, [sp, #0]
 800da08:	9b01      	ldr	r3, [sp, #4]
 800da0a:	0010      	movs	r0, r2
 800da0c:	0019      	movs	r1, r3
 800da0e:	f7f5 fa71 	bl	8002ef4 <__aeabi_dcmpun>
 800da12:	2200      	movs	r2, #0
 800da14:	9005      	str	r0, [sp, #20]
 800da16:	2800      	cmp	r0, #0
 800da18:	d01e      	beq.n	800da58 <pow+0x84>
 800da1a:	2300      	movs	r3, #0
 800da1c:	0030      	movs	r0, r6
 800da1e:	0039      	movs	r1, r7
 800da20:	f7f2 fcf6 	bl	8000410 <__aeabi_dcmpeq>
 800da24:	2800      	cmp	r0, #0
 800da26:	d100      	bne.n	800da2a <pow+0x56>
 800da28:	e0b9      	b.n	800db9e <pow+0x1ca>
 800da2a:	2301      	movs	r3, #1
 800da2c:	9306      	str	r3, [sp, #24]
 800da2e:	4bad      	ldr	r3, [pc, #692]	; (800dce4 <pow+0x310>)
 800da30:	950e      	str	r5, [sp, #56]	; 0x38
 800da32:	9307      	str	r3, [sp, #28]
 800da34:	9a00      	ldr	r2, [sp, #0]
 800da36:	9b01      	ldr	r3, [sp, #4]
 800da38:	9208      	str	r2, [sp, #32]
 800da3a:	9309      	str	r3, [sp, #36]	; 0x24
 800da3c:	2200      	movs	r2, #0
 800da3e:	4baa      	ldr	r3, [pc, #680]	; (800dce8 <pow+0x314>)
 800da40:	960a      	str	r6, [sp, #40]	; 0x28
 800da42:	970b      	str	r7, [sp, #44]	; 0x2c
 800da44:	920c      	str	r2, [sp, #48]	; 0x30
 800da46:	930d      	str	r3, [sp, #52]	; 0x34
 800da48:	2c02      	cmp	r4, #2
 800da4a:	d033      	beq.n	800dab4 <pow+0xe0>
 800da4c:	a806      	add	r0, sp, #24
 800da4e:	f000 ff0b 	bl	800e868 <matherr>
 800da52:	2800      	cmp	r0, #0
 800da54:	d125      	bne.n	800daa2 <pow+0xce>
 800da56:	e059      	b.n	800db0c <pow+0x138>
 800da58:	2300      	movs	r3, #0
 800da5a:	9800      	ldr	r0, [sp, #0]
 800da5c:	9901      	ldr	r1, [sp, #4]
 800da5e:	f7f2 fcd7 	bl	8000410 <__aeabi_dcmpeq>
 800da62:	2800      	cmp	r0, #0
 800da64:	d057      	beq.n	800db16 <pow+0x142>
 800da66:	2200      	movs	r2, #0
 800da68:	2300      	movs	r3, #0
 800da6a:	0030      	movs	r0, r6
 800da6c:	0039      	movs	r1, r7
 800da6e:	f7f2 fccf 	bl	8000410 <__aeabi_dcmpeq>
 800da72:	1e05      	subs	r5, r0, #0
 800da74:	d021      	beq.n	800daba <pow+0xe6>
 800da76:	2301      	movs	r3, #1
 800da78:	9306      	str	r3, [sp, #24]
 800da7a:	4b9a      	ldr	r3, [pc, #616]	; (800dce4 <pow+0x310>)
 800da7c:	960a      	str	r6, [sp, #40]	; 0x28
 800da7e:	970b      	str	r7, [sp, #44]	; 0x2c
 800da80:	9307      	str	r3, [sp, #28]
 800da82:	9b05      	ldr	r3, [sp, #20]
 800da84:	930e      	str	r3, [sp, #56]	; 0x38
 800da86:	9a00      	ldr	r2, [sp, #0]
 800da88:	9b01      	ldr	r3, [sp, #4]
 800da8a:	9208      	str	r2, [sp, #32]
 800da8c:	9309      	str	r3, [sp, #36]	; 0x24
 800da8e:	2200      	movs	r2, #0
 800da90:	2300      	movs	r3, #0
 800da92:	920c      	str	r2, [sp, #48]	; 0x30
 800da94:	930d      	str	r3, [sp, #52]	; 0x34
 800da96:	2c00      	cmp	r4, #0
 800da98:	d0d8      	beq.n	800da4c <pow+0x78>
 800da9a:	2200      	movs	r2, #0
 800da9c:	4b92      	ldr	r3, [pc, #584]	; (800dce8 <pow+0x314>)
 800da9e:	920c      	str	r2, [sp, #48]	; 0x30
 800daa0:	930d      	str	r3, [sp, #52]	; 0x34
 800daa2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800daa4:	9300      	str	r3, [sp, #0]
 800daa6:	2b00      	cmp	r3, #0
 800daa8:	d004      	beq.n	800dab4 <pow+0xe0>
 800daaa:	f7fe ffd5 	bl	800ca58 <__errno>
 800daae:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800dab0:	9300      	str	r3, [sp, #0]
 800dab2:	6003      	str	r3, [r0, #0]
 800dab4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800dab6:	9c0d      	ldr	r4, [sp, #52]	; 0x34
 800dab8:	e06f      	b.n	800db9a <pow+0x1c6>
 800daba:	0030      	movs	r0, r6
 800dabc:	0039      	movs	r1, r7
 800dabe:	f000 fecb 	bl	800e858 <finite>
 800dac2:	2800      	cmp	r0, #0
 800dac4:	d06b      	beq.n	800db9e <pow+0x1ca>
 800dac6:	2200      	movs	r2, #0
 800dac8:	2300      	movs	r3, #0
 800daca:	0030      	movs	r0, r6
 800dacc:	0039      	movs	r1, r7
 800dace:	f7f2 fca5 	bl	800041c <__aeabi_dcmplt>
 800dad2:	2800      	cmp	r0, #0
 800dad4:	d063      	beq.n	800db9e <pow+0x1ca>
 800dad6:	2301      	movs	r3, #1
 800dad8:	9306      	str	r3, [sp, #24]
 800dada:	4b82      	ldr	r3, [pc, #520]	; (800dce4 <pow+0x310>)
 800dadc:	950e      	str	r5, [sp, #56]	; 0x38
 800dade:	9307      	str	r3, [sp, #28]
 800dae0:	9b00      	ldr	r3, [sp, #0]
 800dae2:	9c01      	ldr	r4, [sp, #4]
 800dae4:	9308      	str	r3, [sp, #32]
 800dae6:	9409      	str	r4, [sp, #36]	; 0x24
 800dae8:	4b7d      	ldr	r3, [pc, #500]	; (800dce0 <pow+0x30c>)
 800daea:	960a      	str	r6, [sp, #40]	; 0x28
 800daec:	970b      	str	r7, [sp, #44]	; 0x2c
 800daee:	781b      	ldrb	r3, [r3, #0]
 800daf0:	b25b      	sxtb	r3, r3
 800daf2:	2b00      	cmp	r3, #0
 800daf4:	d104      	bne.n	800db00 <pow+0x12c>
 800daf6:	2300      	movs	r3, #0
 800daf8:	2400      	movs	r4, #0
 800dafa:	930c      	str	r3, [sp, #48]	; 0x30
 800dafc:	940d      	str	r4, [sp, #52]	; 0x34
 800dafe:	e7a5      	b.n	800da4c <pow+0x78>
 800db00:	2000      	movs	r0, #0
 800db02:	497a      	ldr	r1, [pc, #488]	; (800dcec <pow+0x318>)
 800db04:	900c      	str	r0, [sp, #48]	; 0x30
 800db06:	910d      	str	r1, [sp, #52]	; 0x34
 800db08:	2b02      	cmp	r3, #2
 800db0a:	d19f      	bne.n	800da4c <pow+0x78>
 800db0c:	f7fe ffa4 	bl	800ca58 <__errno>
 800db10:	2321      	movs	r3, #33	; 0x21
 800db12:	6003      	str	r3, [r0, #0]
 800db14:	e7c5      	b.n	800daa2 <pow+0xce>
 800db16:	9802      	ldr	r0, [sp, #8]
 800db18:	9903      	ldr	r1, [sp, #12]
 800db1a:	f000 fe9d 	bl	800e858 <finite>
 800db1e:	9005      	str	r0, [sp, #20]
 800db20:	2800      	cmp	r0, #0
 800db22:	d000      	beq.n	800db26 <pow+0x152>
 800db24:	e0a5      	b.n	800dc72 <pow+0x29e>
 800db26:	9800      	ldr	r0, [sp, #0]
 800db28:	9901      	ldr	r1, [sp, #4]
 800db2a:	f000 fe95 	bl	800e858 <finite>
 800db2e:	2800      	cmp	r0, #0
 800db30:	d100      	bne.n	800db34 <pow+0x160>
 800db32:	e09e      	b.n	800dc72 <pow+0x29e>
 800db34:	0030      	movs	r0, r6
 800db36:	0039      	movs	r1, r7
 800db38:	f000 fe8e 	bl	800e858 <finite>
 800db3c:	2800      	cmp	r0, #0
 800db3e:	d100      	bne.n	800db42 <pow+0x16e>
 800db40:	e097      	b.n	800dc72 <pow+0x29e>
 800db42:	2500      	movs	r5, #0
 800db44:	4b66      	ldr	r3, [pc, #408]	; (800dce0 <pow+0x30c>)
 800db46:	ac06      	add	r4, sp, #24
 800db48:	575d      	ldrsb	r5, [r3, r5]
 800db4a:	9a02      	ldr	r2, [sp, #8]
 800db4c:	9b03      	ldr	r3, [sp, #12]
 800db4e:	0019      	movs	r1, r3
 800db50:	0010      	movs	r0, r2
 800db52:	f7f5 f9cf 	bl	8002ef4 <__aeabi_dcmpun>
 800db56:	4b63      	ldr	r3, [pc, #396]	; (800dce4 <pow+0x310>)
 800db58:	2800      	cmp	r0, #0
 800db5a:	d031      	beq.n	800dbc0 <pow+0x1ec>
 800db5c:	2201      	movs	r2, #1
 800db5e:	6063      	str	r3, [r4, #4]
 800db60:	9b05      	ldr	r3, [sp, #20]
 800db62:	9206      	str	r2, [sp, #24]
 800db64:	6223      	str	r3, [r4, #32]
 800db66:	6126      	str	r6, [r4, #16]
 800db68:	6167      	str	r7, [r4, #20]
 800db6a:	9a00      	ldr	r2, [sp, #0]
 800db6c:	9b01      	ldr	r3, [sp, #4]
 800db6e:	60a2      	str	r2, [r4, #8]
 800db70:	60e3      	str	r3, [r4, #12]
 800db72:	2200      	movs	r2, #0
 800db74:	2300      	movs	r3, #0
 800db76:	2d00      	cmp	r5, #0
 800db78:	d115      	bne.n	800dba6 <pow+0x1d2>
 800db7a:	61a2      	str	r2, [r4, #24]
 800db7c:	61e3      	str	r3, [r4, #28]
 800db7e:	0020      	movs	r0, r4
 800db80:	f000 fe72 	bl	800e868 <matherr>
 800db84:	2800      	cmp	r0, #0
 800db86:	d016      	beq.n	800dbb6 <pow+0x1e2>
 800db88:	6a23      	ldr	r3, [r4, #32]
 800db8a:	2b00      	cmp	r3, #0
 800db8c:	d003      	beq.n	800db96 <pow+0x1c2>
 800db8e:	f7fe ff63 	bl	800ca58 <__errno>
 800db92:	6a23      	ldr	r3, [r4, #32]
 800db94:	6003      	str	r3, [r0, #0]
 800db96:	69a3      	ldr	r3, [r4, #24]
 800db98:	69e4      	ldr	r4, [r4, #28]
 800db9a:	9302      	str	r3, [sp, #8]
 800db9c:	9403      	str	r4, [sp, #12]
 800db9e:	9802      	ldr	r0, [sp, #8]
 800dba0:	9903      	ldr	r1, [sp, #12]
 800dba2:	b011      	add	sp, #68	; 0x44
 800dba4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800dba6:	0010      	movs	r0, r2
 800dba8:	0019      	movs	r1, r3
 800dbaa:	f7f3 ffdf 	bl	8001b6c <__aeabi_ddiv>
 800dbae:	61a0      	str	r0, [r4, #24]
 800dbb0:	61e1      	str	r1, [r4, #28]
 800dbb2:	2d02      	cmp	r5, #2
 800dbb4:	d1e3      	bne.n	800db7e <pow+0x1aa>
 800dbb6:	f7fe ff4f 	bl	800ca58 <__errno>
 800dbba:	2321      	movs	r3, #33	; 0x21
 800dbbc:	6003      	str	r3, [r0, #0]
 800dbbe:	e7e3      	b.n	800db88 <pow+0x1b4>
 800dbc0:	2203      	movs	r2, #3
 800dbc2:	6126      	str	r6, [r4, #16]
 800dbc4:	6167      	str	r7, [r4, #20]
 800dbc6:	9206      	str	r2, [sp, #24]
 800dbc8:	6063      	str	r3, [r4, #4]
 800dbca:	6220      	str	r0, [r4, #32]
 800dbcc:	9a00      	ldr	r2, [sp, #0]
 800dbce:	9b01      	ldr	r3, [sp, #4]
 800dbd0:	0030      	movs	r0, r6
 800dbd2:	60a2      	str	r2, [r4, #8]
 800dbd4:	60e3      	str	r3, [r4, #12]
 800dbd6:	0039      	movs	r1, r7
 800dbd8:	2200      	movs	r2, #0
 800dbda:	4b45      	ldr	r3, [pc, #276]	; (800dcf0 <pow+0x31c>)
 800dbdc:	f7f4 fbd0 	bl	8002380 <__aeabi_dmul>
 800dbe0:	0006      	movs	r6, r0
 800dbe2:	000f      	movs	r7, r1
 800dbe4:	2d00      	cmp	r5, #0
 800dbe6:	d124      	bne.n	800dc32 <pow+0x25e>
 800dbe8:	9800      	ldr	r0, [sp, #0]
 800dbea:	9901      	ldr	r1, [sp, #4]
 800dbec:	22e0      	movs	r2, #224	; 0xe0
 800dbee:	4b41      	ldr	r3, [pc, #260]	; (800dcf4 <pow+0x320>)
 800dbf0:	0612      	lsls	r2, r2, #24
 800dbf2:	61a2      	str	r2, [r4, #24]
 800dbf4:	61e3      	str	r3, [r4, #28]
 800dbf6:	2200      	movs	r2, #0
 800dbf8:	2300      	movs	r3, #0
 800dbfa:	f7f2 fc0f 	bl	800041c <__aeabi_dcmplt>
 800dbfe:	2800      	cmp	r0, #0
 800dc00:	d030      	beq.n	800dc64 <pow+0x290>
 800dc02:	0030      	movs	r0, r6
 800dc04:	0039      	movs	r1, r7
 800dc06:	f000 fe37 	bl	800e878 <rint>
 800dc0a:	0032      	movs	r2, r6
 800dc0c:	003b      	movs	r3, r7
 800dc0e:	f7f2 fbff 	bl	8000410 <__aeabi_dcmpeq>
 800dc12:	2800      	cmp	r0, #0
 800dc14:	d104      	bne.n	800dc20 <pow+0x24c>
 800dc16:	22e0      	movs	r2, #224	; 0xe0
 800dc18:	4b37      	ldr	r3, [pc, #220]	; (800dcf8 <pow+0x324>)
 800dc1a:	0612      	lsls	r2, r2, #24
 800dc1c:	61a2      	str	r2, [r4, #24]
 800dc1e:	61e3      	str	r3, [r4, #28]
 800dc20:	4b2f      	ldr	r3, [pc, #188]	; (800dce0 <pow+0x30c>)
 800dc22:	781b      	ldrb	r3, [r3, #0]
 800dc24:	b25b      	sxtb	r3, r3
 800dc26:	2b02      	cmp	r3, #2
 800dc28:	d11c      	bne.n	800dc64 <pow+0x290>
 800dc2a:	f7fe ff15 	bl	800ca58 <__errno>
 800dc2e:	2322      	movs	r3, #34	; 0x22
 800dc30:	e7c4      	b.n	800dbbc <pow+0x1e8>
 800dc32:	2200      	movs	r2, #0
 800dc34:	9800      	ldr	r0, [sp, #0]
 800dc36:	9901      	ldr	r1, [sp, #4]
 800dc38:	4b30      	ldr	r3, [pc, #192]	; (800dcfc <pow+0x328>)
 800dc3a:	61a2      	str	r2, [r4, #24]
 800dc3c:	61e3      	str	r3, [r4, #28]
 800dc3e:	2200      	movs	r2, #0
 800dc40:	2300      	movs	r3, #0
 800dc42:	f7f2 fbeb 	bl	800041c <__aeabi_dcmplt>
 800dc46:	2800      	cmp	r0, #0
 800dc48:	d0ea      	beq.n	800dc20 <pow+0x24c>
 800dc4a:	0030      	movs	r0, r6
 800dc4c:	0039      	movs	r1, r7
 800dc4e:	f000 fe13 	bl	800e878 <rint>
 800dc52:	0032      	movs	r2, r6
 800dc54:	003b      	movs	r3, r7
 800dc56:	f7f2 fbdb 	bl	8000410 <__aeabi_dcmpeq>
 800dc5a:	2800      	cmp	r0, #0
 800dc5c:	d1e0      	bne.n	800dc20 <pow+0x24c>
 800dc5e:	2200      	movs	r2, #0
 800dc60:	4b22      	ldr	r3, [pc, #136]	; (800dcec <pow+0x318>)
 800dc62:	e7db      	b.n	800dc1c <pow+0x248>
 800dc64:	0020      	movs	r0, r4
 800dc66:	f000 fdff 	bl	800e868 <matherr>
 800dc6a:	2800      	cmp	r0, #0
 800dc6c:	d000      	beq.n	800dc70 <pow+0x29c>
 800dc6e:	e78b      	b.n	800db88 <pow+0x1b4>
 800dc70:	e7db      	b.n	800dc2a <pow+0x256>
 800dc72:	2200      	movs	r2, #0
 800dc74:	9802      	ldr	r0, [sp, #8]
 800dc76:	9903      	ldr	r1, [sp, #12]
 800dc78:	2300      	movs	r3, #0
 800dc7a:	f7f2 fbc9 	bl	8000410 <__aeabi_dcmpeq>
 800dc7e:	2800      	cmp	r0, #0
 800dc80:	d100      	bne.n	800dc84 <pow+0x2b0>
 800dc82:	e78c      	b.n	800db9e <pow+0x1ca>
 800dc84:	9800      	ldr	r0, [sp, #0]
 800dc86:	9901      	ldr	r1, [sp, #4]
 800dc88:	f000 fde6 	bl	800e858 <finite>
 800dc8c:	2800      	cmp	r0, #0
 800dc8e:	d100      	bne.n	800dc92 <pow+0x2be>
 800dc90:	e785      	b.n	800db9e <pow+0x1ca>
 800dc92:	0030      	movs	r0, r6
 800dc94:	0039      	movs	r1, r7
 800dc96:	f000 fddf 	bl	800e858 <finite>
 800dc9a:	2800      	cmp	r0, #0
 800dc9c:	d100      	bne.n	800dca0 <pow+0x2cc>
 800dc9e:	e77e      	b.n	800db9e <pow+0x1ca>
 800dca0:	2304      	movs	r3, #4
 800dca2:	9306      	str	r3, [sp, #24]
 800dca4:	4b0f      	ldr	r3, [pc, #60]	; (800dce4 <pow+0x310>)
 800dca6:	960a      	str	r6, [sp, #40]	; 0x28
 800dca8:	970b      	str	r7, [sp, #44]	; 0x2c
 800dcaa:	9307      	str	r3, [sp, #28]
 800dcac:	2300      	movs	r3, #0
 800dcae:	930e      	str	r3, [sp, #56]	; 0x38
 800dcb0:	9b00      	ldr	r3, [sp, #0]
 800dcb2:	9c01      	ldr	r4, [sp, #4]
 800dcb4:	9308      	str	r3, [sp, #32]
 800dcb6:	9409      	str	r4, [sp, #36]	; 0x24
 800dcb8:	2300      	movs	r3, #0
 800dcba:	2400      	movs	r4, #0
 800dcbc:	930c      	str	r3, [sp, #48]	; 0x30
 800dcbe:	940d      	str	r4, [sp, #52]	; 0x34
 800dcc0:	4b07      	ldr	r3, [pc, #28]	; (800dce0 <pow+0x30c>)
 800dcc2:	781b      	ldrb	r3, [r3, #0]
 800dcc4:	b25b      	sxtb	r3, r3
 800dcc6:	2b02      	cmp	r3, #2
 800dcc8:	d103      	bne.n	800dcd2 <pow+0x2fe>
 800dcca:	f7fe fec5 	bl	800ca58 <__errno>
 800dcce:	2322      	movs	r3, #34	; 0x22
 800dcd0:	e71f      	b.n	800db12 <pow+0x13e>
 800dcd2:	a806      	add	r0, sp, #24
 800dcd4:	f000 fdc8 	bl	800e868 <matherr>
 800dcd8:	2800      	cmp	r0, #0
 800dcda:	d000      	beq.n	800dcde <pow+0x30a>
 800dcdc:	e6e1      	b.n	800daa2 <pow+0xce>
 800dcde:	e7f4      	b.n	800dcca <pow+0x2f6>
 800dce0:	20000078 	.word	0x20000078
 800dce4:	0800f51b 	.word	0x0800f51b
 800dce8:	3ff00000 	.word	0x3ff00000
 800dcec:	fff00000 	.word	0xfff00000
 800dcf0:	3fe00000 	.word	0x3fe00000
 800dcf4:	47efffff 	.word	0x47efffff
 800dcf8:	c7efffff 	.word	0xc7efffff
 800dcfc:	7ff00000 	.word	0x7ff00000

0800dd00 <__ieee754_pow>:
 800dd00:	b5f0      	push	{r4, r5, r6, r7, lr}
 800dd02:	b095      	sub	sp, #84	; 0x54
 800dd04:	9202      	str	r2, [sp, #8]
 800dd06:	9303      	str	r3, [sp, #12]
 800dd08:	9b03      	ldr	r3, [sp, #12]
 800dd0a:	000e      	movs	r6, r1
 800dd0c:	9902      	ldr	r1, [sp, #8]
 800dd0e:	005d      	lsls	r5, r3, #1
 800dd10:	9304      	str	r3, [sp, #16]
 800dd12:	000b      	movs	r3, r1
 800dd14:	086d      	lsrs	r5, r5, #1
 800dd16:	0007      	movs	r7, r0
 800dd18:	432b      	orrs	r3, r5
 800dd1a:	d101      	bne.n	800dd20 <__ieee754_pow+0x20>
 800dd1c:	f000 fcad 	bl	800e67a <__ieee754_pow+0x97a>
 800dd20:	4b7e      	ldr	r3, [pc, #504]	; (800df1c <__ieee754_pow+0x21c>)
 800dd22:	0074      	lsls	r4, r6, #1
 800dd24:	9608      	str	r6, [sp, #32]
 800dd26:	9000      	str	r0, [sp, #0]
 800dd28:	0864      	lsrs	r4, r4, #1
 800dd2a:	469c      	mov	ip, r3
 800dd2c:	429c      	cmp	r4, r3
 800dd2e:	dc0b      	bgt.n	800dd48 <__ieee754_pow+0x48>
 800dd30:	d104      	bne.n	800dd3c <__ieee754_pow+0x3c>
 800dd32:	2800      	cmp	r0, #0
 800dd34:	d108      	bne.n	800dd48 <__ieee754_pow+0x48>
 800dd36:	42a5      	cmp	r5, r4
 800dd38:	dc0c      	bgt.n	800dd54 <__ieee754_pow+0x54>
 800dd3a:	e001      	b.n	800dd40 <__ieee754_pow+0x40>
 800dd3c:	429d      	cmp	r5, r3
 800dd3e:	dc03      	bgt.n	800dd48 <__ieee754_pow+0x48>
 800dd40:	4565      	cmp	r5, ip
 800dd42:	d10d      	bne.n	800dd60 <__ieee754_pow+0x60>
 800dd44:	2900      	cmp	r1, #0
 800dd46:	d00b      	beq.n	800dd60 <__ieee754_pow+0x60>
 800dd48:	4b75      	ldr	r3, [pc, #468]	; (800df20 <__ieee754_pow+0x220>)
 800dd4a:	18e4      	adds	r4, r4, r3
 800dd4c:	4327      	orrs	r7, r4
 800dd4e:	d101      	bne.n	800dd54 <__ieee754_pow+0x54>
 800dd50:	f000 fc93 	bl	800e67a <__ieee754_pow+0x97a>
 800dd54:	4873      	ldr	r0, [pc, #460]	; (800df24 <__ieee754_pow+0x224>)
 800dd56:	f000 fd89 	bl	800e86c <nan>
 800dd5a:	9000      	str	r0, [sp, #0]
 800dd5c:	9101      	str	r1, [sp, #4]
 800dd5e:	e061      	b.n	800de24 <__ieee754_pow+0x124>
 800dd60:	2300      	movs	r3, #0
 800dd62:	9306      	str	r3, [sp, #24]
 800dd64:	2e00      	cmp	r6, #0
 800dd66:	da17      	bge.n	800dd98 <__ieee754_pow+0x98>
 800dd68:	4a6f      	ldr	r2, [pc, #444]	; (800df28 <__ieee754_pow+0x228>)
 800dd6a:	4295      	cmp	r5, r2
 800dd6c:	dc4d      	bgt.n	800de0a <__ieee754_pow+0x10a>
 800dd6e:	4a6f      	ldr	r2, [pc, #444]	; (800df2c <__ieee754_pow+0x22c>)
 800dd70:	4295      	cmp	r5, r2
 800dd72:	dd11      	ble.n	800dd98 <__ieee754_pow+0x98>
 800dd74:	4b6e      	ldr	r3, [pc, #440]	; (800df30 <__ieee754_pow+0x230>)
 800dd76:	152a      	asrs	r2, r5, #20
 800dd78:	18d2      	adds	r2, r2, r3
 800dd7a:	2a14      	cmp	r2, #20
 800dd7c:	dd25      	ble.n	800ddca <__ieee754_pow+0xca>
 800dd7e:	2034      	movs	r0, #52	; 0x34
 800dd80:	1a82      	subs	r2, r0, r2
 800dd82:	9802      	ldr	r0, [sp, #8]
 800dd84:	40d0      	lsrs	r0, r2
 800dd86:	0003      	movs	r3, r0
 800dd88:	4093      	lsls	r3, r2
 800dd8a:	428b      	cmp	r3, r1
 800dd8c:	d104      	bne.n	800dd98 <__ieee754_pow+0x98>
 800dd8e:	2201      	movs	r2, #1
 800dd90:	4010      	ands	r0, r2
 800dd92:	1892      	adds	r2, r2, r2
 800dd94:	1a13      	subs	r3, r2, r0
 800dd96:	9306      	str	r3, [sp, #24]
 800dd98:	2900      	cmp	r1, #0
 800dd9a:	d15e      	bne.n	800de5a <__ieee754_pow+0x15a>
 800dd9c:	4565      	cmp	r5, ip
 800dd9e:	d123      	bne.n	800dde8 <__ieee754_pow+0xe8>
 800dda0:	4b5f      	ldr	r3, [pc, #380]	; (800df20 <__ieee754_pow+0x220>)
 800dda2:	18e3      	adds	r3, r4, r3
 800dda4:	431f      	orrs	r7, r3
 800dda6:	d101      	bne.n	800ddac <__ieee754_pow+0xac>
 800dda8:	f000 fc67 	bl	800e67a <__ieee754_pow+0x97a>
 800ddac:	4b5f      	ldr	r3, [pc, #380]	; (800df2c <__ieee754_pow+0x22c>)
 800ddae:	429c      	cmp	r4, r3
 800ddb0:	dd2d      	ble.n	800de0e <__ieee754_pow+0x10e>
 800ddb2:	9b02      	ldr	r3, [sp, #8]
 800ddb4:	9c03      	ldr	r4, [sp, #12]
 800ddb6:	9300      	str	r3, [sp, #0]
 800ddb8:	9401      	str	r4, [sp, #4]
 800ddba:	9b04      	ldr	r3, [sp, #16]
 800ddbc:	2b00      	cmp	r3, #0
 800ddbe:	da31      	bge.n	800de24 <__ieee754_pow+0x124>
 800ddc0:	2300      	movs	r3, #0
 800ddc2:	2400      	movs	r4, #0
 800ddc4:	9300      	str	r3, [sp, #0]
 800ddc6:	9401      	str	r4, [sp, #4]
 800ddc8:	e02c      	b.n	800de24 <__ieee754_pow+0x124>
 800ddca:	2900      	cmp	r1, #0
 800ddcc:	d145      	bne.n	800de5a <__ieee754_pow+0x15a>
 800ddce:	2314      	movs	r3, #20
 800ddd0:	1a9a      	subs	r2, r3, r2
 800ddd2:	002b      	movs	r3, r5
 800ddd4:	4113      	asrs	r3, r2
 800ddd6:	0019      	movs	r1, r3
 800ddd8:	4091      	lsls	r1, r2
 800ddda:	42a9      	cmp	r1, r5
 800dddc:	d104      	bne.n	800dde8 <__ieee754_pow+0xe8>
 800ddde:	2201      	movs	r2, #1
 800dde0:	4013      	ands	r3, r2
 800dde2:	1892      	adds	r2, r2, r2
 800dde4:	1ad3      	subs	r3, r2, r3
 800dde6:	9306      	str	r3, [sp, #24]
 800dde8:	4b52      	ldr	r3, [pc, #328]	; (800df34 <__ieee754_pow+0x234>)
 800ddea:	429d      	cmp	r5, r3
 800ddec:	d11e      	bne.n	800de2c <__ieee754_pow+0x12c>
 800ddee:	0038      	movs	r0, r7
 800ddf0:	0031      	movs	r1, r6
 800ddf2:	9b04      	ldr	r3, [sp, #16]
 800ddf4:	9000      	str	r0, [sp, #0]
 800ddf6:	9101      	str	r1, [sp, #4]
 800ddf8:	2b00      	cmp	r3, #0
 800ddfa:	da13      	bge.n	800de24 <__ieee754_pow+0x124>
 800ddfc:	003a      	movs	r2, r7
 800ddfe:	0033      	movs	r3, r6
 800de00:	2000      	movs	r0, #0
 800de02:	494c      	ldr	r1, [pc, #304]	; (800df34 <__ieee754_pow+0x234>)
 800de04:	f7f3 feb2 	bl	8001b6c <__aeabi_ddiv>
 800de08:	e7a7      	b.n	800dd5a <__ieee754_pow+0x5a>
 800de0a:	2302      	movs	r3, #2
 800de0c:	e7c3      	b.n	800dd96 <__ieee754_pow+0x96>
 800de0e:	9b04      	ldr	r3, [sp, #16]
 800de10:	2b00      	cmp	r3, #0
 800de12:	dad5      	bge.n	800ddc0 <__ieee754_pow+0xc0>
 800de14:	2280      	movs	r2, #128	; 0x80
 800de16:	0612      	lsls	r2, r2, #24
 800de18:	4694      	mov	ip, r2
 800de1a:	9b02      	ldr	r3, [sp, #8]
 800de1c:	9300      	str	r3, [sp, #0]
 800de1e:	9b03      	ldr	r3, [sp, #12]
 800de20:	4463      	add	r3, ip
 800de22:	9301      	str	r3, [sp, #4]
 800de24:	9800      	ldr	r0, [sp, #0]
 800de26:	9901      	ldr	r1, [sp, #4]
 800de28:	b015      	add	sp, #84	; 0x54
 800de2a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800de2c:	2380      	movs	r3, #128	; 0x80
 800de2e:	9a04      	ldr	r2, [sp, #16]
 800de30:	05db      	lsls	r3, r3, #23
 800de32:	429a      	cmp	r2, r3
 800de34:	d106      	bne.n	800de44 <__ieee754_pow+0x144>
 800de36:	003a      	movs	r2, r7
 800de38:	0033      	movs	r3, r6
 800de3a:	0038      	movs	r0, r7
 800de3c:	0031      	movs	r1, r6
 800de3e:	f7f4 fa9f 	bl	8002380 <__aeabi_dmul>
 800de42:	e78a      	b.n	800dd5a <__ieee754_pow+0x5a>
 800de44:	4b3c      	ldr	r3, [pc, #240]	; (800df38 <__ieee754_pow+0x238>)
 800de46:	9a04      	ldr	r2, [sp, #16]
 800de48:	429a      	cmp	r2, r3
 800de4a:	d106      	bne.n	800de5a <__ieee754_pow+0x15a>
 800de4c:	2e00      	cmp	r6, #0
 800de4e:	db04      	blt.n	800de5a <__ieee754_pow+0x15a>
 800de50:	0038      	movs	r0, r7
 800de52:	0031      	movs	r1, r6
 800de54:	f000 fc4a 	bl	800e6ec <__ieee754_sqrt>
 800de58:	e77f      	b.n	800dd5a <__ieee754_pow+0x5a>
 800de5a:	0038      	movs	r0, r7
 800de5c:	0031      	movs	r1, r6
 800de5e:	f000 fcf7 	bl	800e850 <fabs>
 800de62:	9000      	str	r0, [sp, #0]
 800de64:	9101      	str	r1, [sp, #4]
 800de66:	2f00      	cmp	r7, #0
 800de68:	d12e      	bne.n	800dec8 <__ieee754_pow+0x1c8>
 800de6a:	2c00      	cmp	r4, #0
 800de6c:	d004      	beq.n	800de78 <__ieee754_pow+0x178>
 800de6e:	4a31      	ldr	r2, [pc, #196]	; (800df34 <__ieee754_pow+0x234>)
 800de70:	00b3      	lsls	r3, r6, #2
 800de72:	089b      	lsrs	r3, r3, #2
 800de74:	4293      	cmp	r3, r2
 800de76:	d127      	bne.n	800dec8 <__ieee754_pow+0x1c8>
 800de78:	9b04      	ldr	r3, [sp, #16]
 800de7a:	2b00      	cmp	r3, #0
 800de7c:	da07      	bge.n	800de8e <__ieee754_pow+0x18e>
 800de7e:	9a00      	ldr	r2, [sp, #0]
 800de80:	9b01      	ldr	r3, [sp, #4]
 800de82:	2000      	movs	r0, #0
 800de84:	492b      	ldr	r1, [pc, #172]	; (800df34 <__ieee754_pow+0x234>)
 800de86:	f7f3 fe71 	bl	8001b6c <__aeabi_ddiv>
 800de8a:	9000      	str	r0, [sp, #0]
 800de8c:	9101      	str	r1, [sp, #4]
 800de8e:	9b08      	ldr	r3, [sp, #32]
 800de90:	2b00      	cmp	r3, #0
 800de92:	dac7      	bge.n	800de24 <__ieee754_pow+0x124>
 800de94:	4b22      	ldr	r3, [pc, #136]	; (800df20 <__ieee754_pow+0x220>)
 800de96:	18e4      	adds	r4, r4, r3
 800de98:	9b06      	ldr	r3, [sp, #24]
 800de9a:	431c      	orrs	r4, r3
 800de9c:	d108      	bne.n	800deb0 <__ieee754_pow+0x1b0>
 800de9e:	9a00      	ldr	r2, [sp, #0]
 800dea0:	9b01      	ldr	r3, [sp, #4]
 800dea2:	0010      	movs	r0, r2
 800dea4:	0019      	movs	r1, r3
 800dea6:	f7f4 fcdd 	bl	8002864 <__aeabi_dsub>
 800deaa:	0002      	movs	r2, r0
 800deac:	000b      	movs	r3, r1
 800deae:	e7a9      	b.n	800de04 <__ieee754_pow+0x104>
 800deb0:	9b06      	ldr	r3, [sp, #24]
 800deb2:	2b01      	cmp	r3, #1
 800deb4:	d1b6      	bne.n	800de24 <__ieee754_pow+0x124>
 800deb6:	9800      	ldr	r0, [sp, #0]
 800deb8:	2180      	movs	r1, #128	; 0x80
 800deba:	0002      	movs	r2, r0
 800debc:	9801      	ldr	r0, [sp, #4]
 800debe:	0609      	lsls	r1, r1, #24
 800dec0:	1843      	adds	r3, r0, r1
 800dec2:	9200      	str	r2, [sp, #0]
 800dec4:	9301      	str	r3, [sp, #4]
 800dec6:	e7ad      	b.n	800de24 <__ieee754_pow+0x124>
 800dec8:	0ff3      	lsrs	r3, r6, #31
 800deca:	3b01      	subs	r3, #1
 800decc:	9310      	str	r3, [sp, #64]	; 0x40
 800dece:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800ded0:	9b06      	ldr	r3, [sp, #24]
 800ded2:	4313      	orrs	r3, r2
 800ded4:	d104      	bne.n	800dee0 <__ieee754_pow+0x1e0>
 800ded6:	003a      	movs	r2, r7
 800ded8:	0033      	movs	r3, r6
 800deda:	0038      	movs	r0, r7
 800dedc:	0031      	movs	r1, r6
 800dede:	e7e2      	b.n	800dea6 <__ieee754_pow+0x1a6>
 800dee0:	4b16      	ldr	r3, [pc, #88]	; (800df3c <__ieee754_pow+0x23c>)
 800dee2:	429d      	cmp	r5, r3
 800dee4:	dc00      	bgt.n	800dee8 <__ieee754_pow+0x1e8>
 800dee6:	e0f7      	b.n	800e0d8 <__ieee754_pow+0x3d8>
 800dee8:	4b15      	ldr	r3, [pc, #84]	; (800df40 <__ieee754_pow+0x240>)
 800deea:	429d      	cmp	r5, r3
 800deec:	dd0b      	ble.n	800df06 <__ieee754_pow+0x206>
 800deee:	4b0f      	ldr	r3, [pc, #60]	; (800df2c <__ieee754_pow+0x22c>)
 800def0:	429c      	cmp	r4, r3
 800def2:	dc0e      	bgt.n	800df12 <__ieee754_pow+0x212>
 800def4:	9b04      	ldr	r3, [sp, #16]
 800def6:	2b00      	cmp	r3, #0
 800def8:	db00      	blt.n	800defc <__ieee754_pow+0x1fc>
 800defa:	e761      	b.n	800ddc0 <__ieee754_pow+0xc0>
 800defc:	4a11      	ldr	r2, [pc, #68]	; (800df44 <__ieee754_pow+0x244>)
 800defe:	4b12      	ldr	r3, [pc, #72]	; (800df48 <__ieee754_pow+0x248>)
 800df00:	0010      	movs	r0, r2
 800df02:	0019      	movs	r1, r3
 800df04:	e79b      	b.n	800de3e <__ieee754_pow+0x13e>
 800df06:	4b11      	ldr	r3, [pc, #68]	; (800df4c <__ieee754_pow+0x24c>)
 800df08:	429c      	cmp	r4, r3
 800df0a:	ddf3      	ble.n	800def4 <__ieee754_pow+0x1f4>
 800df0c:	4b09      	ldr	r3, [pc, #36]	; (800df34 <__ieee754_pow+0x234>)
 800df0e:	429c      	cmp	r4, r3
 800df10:	dd1e      	ble.n	800df50 <__ieee754_pow+0x250>
 800df12:	9b04      	ldr	r3, [sp, #16]
 800df14:	2b00      	cmp	r3, #0
 800df16:	dcf1      	bgt.n	800defc <__ieee754_pow+0x1fc>
 800df18:	e752      	b.n	800ddc0 <__ieee754_pow+0xc0>
 800df1a:	46c0      	nop			; (mov r8, r8)
 800df1c:	7ff00000 	.word	0x7ff00000
 800df20:	c0100000 	.word	0xc0100000
 800df24:	0800f4ed 	.word	0x0800f4ed
 800df28:	433fffff 	.word	0x433fffff
 800df2c:	3fefffff 	.word	0x3fefffff
 800df30:	fffffc01 	.word	0xfffffc01
 800df34:	3ff00000 	.word	0x3ff00000
 800df38:	3fe00000 	.word	0x3fe00000
 800df3c:	41e00000 	.word	0x41e00000
 800df40:	43f00000 	.word	0x43f00000
 800df44:	8800759c 	.word	0x8800759c
 800df48:	7e37e43c 	.word	0x7e37e43c
 800df4c:	3feffffe 	.word	0x3feffffe
 800df50:	2200      	movs	r2, #0
 800df52:	9800      	ldr	r0, [sp, #0]
 800df54:	9901      	ldr	r1, [sp, #4]
 800df56:	4b52      	ldr	r3, [pc, #328]	; (800e0a0 <__ieee754_pow+0x3a0>)
 800df58:	f7f4 fc84 	bl	8002864 <__aeabi_dsub>
 800df5c:	22c0      	movs	r2, #192	; 0xc0
 800df5e:	4b51      	ldr	r3, [pc, #324]	; (800e0a4 <__ieee754_pow+0x3a4>)
 800df60:	05d2      	lsls	r2, r2, #23
 800df62:	0006      	movs	r6, r0
 800df64:	000f      	movs	r7, r1
 800df66:	f7f4 fa0b 	bl	8002380 <__aeabi_dmul>
 800df6a:	4a4f      	ldr	r2, [pc, #316]	; (800e0a8 <__ieee754_pow+0x3a8>)
 800df6c:	9000      	str	r0, [sp, #0]
 800df6e:	9101      	str	r1, [sp, #4]
 800df70:	4b4e      	ldr	r3, [pc, #312]	; (800e0ac <__ieee754_pow+0x3ac>)
 800df72:	0030      	movs	r0, r6
 800df74:	0039      	movs	r1, r7
 800df76:	f7f4 fa03 	bl	8002380 <__aeabi_dmul>
 800df7a:	2200      	movs	r2, #0
 800df7c:	9004      	str	r0, [sp, #16]
 800df7e:	9105      	str	r1, [sp, #20]
 800df80:	4b4b      	ldr	r3, [pc, #300]	; (800e0b0 <__ieee754_pow+0x3b0>)
 800df82:	0030      	movs	r0, r6
 800df84:	0039      	movs	r1, r7
 800df86:	f7f4 f9fb 	bl	8002380 <__aeabi_dmul>
 800df8a:	0002      	movs	r2, r0
 800df8c:	000b      	movs	r3, r1
 800df8e:	4849      	ldr	r0, [pc, #292]	; (800e0b4 <__ieee754_pow+0x3b4>)
 800df90:	4949      	ldr	r1, [pc, #292]	; (800e0b8 <__ieee754_pow+0x3b8>)
 800df92:	f7f4 fc67 	bl	8002864 <__aeabi_dsub>
 800df96:	0032      	movs	r2, r6
 800df98:	003b      	movs	r3, r7
 800df9a:	f7f4 f9f1 	bl	8002380 <__aeabi_dmul>
 800df9e:	0002      	movs	r2, r0
 800dfa0:	000b      	movs	r3, r1
 800dfa2:	2000      	movs	r0, #0
 800dfa4:	4945      	ldr	r1, [pc, #276]	; (800e0bc <__ieee754_pow+0x3bc>)
 800dfa6:	f7f4 fc5d 	bl	8002864 <__aeabi_dsub>
 800dfaa:	0032      	movs	r2, r6
 800dfac:	0004      	movs	r4, r0
 800dfae:	000d      	movs	r5, r1
 800dfb0:	003b      	movs	r3, r7
 800dfb2:	0030      	movs	r0, r6
 800dfb4:	0039      	movs	r1, r7
 800dfb6:	f7f4 f9e3 	bl	8002380 <__aeabi_dmul>
 800dfba:	0002      	movs	r2, r0
 800dfbc:	000b      	movs	r3, r1
 800dfbe:	0020      	movs	r0, r4
 800dfc0:	0029      	movs	r1, r5
 800dfc2:	f7f4 f9dd 	bl	8002380 <__aeabi_dmul>
 800dfc6:	4a3e      	ldr	r2, [pc, #248]	; (800e0c0 <__ieee754_pow+0x3c0>)
 800dfc8:	4b36      	ldr	r3, [pc, #216]	; (800e0a4 <__ieee754_pow+0x3a4>)
 800dfca:	f7f4 f9d9 	bl	8002380 <__aeabi_dmul>
 800dfce:	0002      	movs	r2, r0
 800dfd0:	000b      	movs	r3, r1
 800dfd2:	9804      	ldr	r0, [sp, #16]
 800dfd4:	9905      	ldr	r1, [sp, #20]
 800dfd6:	f7f4 fc45 	bl	8002864 <__aeabi_dsub>
 800dfda:	0002      	movs	r2, r0
 800dfdc:	000b      	movs	r3, r1
 800dfde:	0004      	movs	r4, r0
 800dfe0:	000d      	movs	r5, r1
 800dfe2:	9800      	ldr	r0, [sp, #0]
 800dfe4:	9901      	ldr	r1, [sp, #4]
 800dfe6:	f7f3 faa5 	bl	8001534 <__aeabi_dadd>
 800dfea:	9a00      	ldr	r2, [sp, #0]
 800dfec:	9b01      	ldr	r3, [sp, #4]
 800dfee:	2000      	movs	r0, #0
 800dff0:	9004      	str	r0, [sp, #16]
 800dff2:	9105      	str	r1, [sp, #20]
 800dff4:	f7f4 fc36 	bl	8002864 <__aeabi_dsub>
 800dff8:	0002      	movs	r2, r0
 800dffa:	000b      	movs	r3, r1
 800dffc:	0020      	movs	r0, r4
 800dffe:	0029      	movs	r1, r5
 800e000:	f7f4 fc30 	bl	8002864 <__aeabi_dsub>
 800e004:	9b06      	ldr	r3, [sp, #24]
 800e006:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800e008:	3b01      	subs	r3, #1
 800e00a:	0006      	movs	r6, r0
 800e00c:	000f      	movs	r7, r1
 800e00e:	4313      	orrs	r3, r2
 800e010:	d000      	beq.n	800e014 <__ieee754_pow+0x314>
 800e012:	e1de      	b.n	800e3d2 <__ieee754_pow+0x6d2>
 800e014:	2300      	movs	r3, #0
 800e016:	4c2b      	ldr	r4, [pc, #172]	; (800e0c4 <__ieee754_pow+0x3c4>)
 800e018:	9300      	str	r3, [sp, #0]
 800e01a:	9401      	str	r4, [sp, #4]
 800e01c:	9c02      	ldr	r4, [sp, #8]
 800e01e:	9d03      	ldr	r5, [sp, #12]
 800e020:	9802      	ldr	r0, [sp, #8]
 800e022:	9903      	ldr	r1, [sp, #12]
 800e024:	2400      	movs	r4, #0
 800e026:	002b      	movs	r3, r5
 800e028:	0022      	movs	r2, r4
 800e02a:	f7f4 fc1b 	bl	8002864 <__aeabi_dsub>
 800e02e:	9a04      	ldr	r2, [sp, #16]
 800e030:	9b05      	ldr	r3, [sp, #20]
 800e032:	f7f4 f9a5 	bl	8002380 <__aeabi_dmul>
 800e036:	9a02      	ldr	r2, [sp, #8]
 800e038:	9b03      	ldr	r3, [sp, #12]
 800e03a:	9006      	str	r0, [sp, #24]
 800e03c:	9107      	str	r1, [sp, #28]
 800e03e:	0030      	movs	r0, r6
 800e040:	0039      	movs	r1, r7
 800e042:	f7f4 f99d 	bl	8002380 <__aeabi_dmul>
 800e046:	0002      	movs	r2, r0
 800e048:	000b      	movs	r3, r1
 800e04a:	9806      	ldr	r0, [sp, #24]
 800e04c:	9907      	ldr	r1, [sp, #28]
 800e04e:	f7f3 fa71 	bl	8001534 <__aeabi_dadd>
 800e052:	0022      	movs	r2, r4
 800e054:	002b      	movs	r3, r5
 800e056:	9006      	str	r0, [sp, #24]
 800e058:	9107      	str	r1, [sp, #28]
 800e05a:	9804      	ldr	r0, [sp, #16]
 800e05c:	9905      	ldr	r1, [sp, #20]
 800e05e:	f7f4 f98f 	bl	8002380 <__aeabi_dmul>
 800e062:	0006      	movs	r6, r0
 800e064:	000f      	movs	r7, r1
 800e066:	000b      	movs	r3, r1
 800e068:	0002      	movs	r2, r0
 800e06a:	9806      	ldr	r0, [sp, #24]
 800e06c:	9907      	ldr	r1, [sp, #28]
 800e06e:	9604      	str	r6, [sp, #16]
 800e070:	9705      	str	r7, [sp, #20]
 800e072:	f7f3 fa5f 	bl	8001534 <__aeabi_dadd>
 800e076:	4b14      	ldr	r3, [pc, #80]	; (800e0c8 <__ieee754_pow+0x3c8>)
 800e078:	0005      	movs	r5, r0
 800e07a:	000c      	movs	r4, r1
 800e07c:	9108      	str	r1, [sp, #32]
 800e07e:	4299      	cmp	r1, r3
 800e080:	dc00      	bgt.n	800e084 <__ieee754_pow+0x384>
 800e082:	e2d8      	b.n	800e636 <__ieee754_pow+0x936>
 800e084:	4b11      	ldr	r3, [pc, #68]	; (800e0cc <__ieee754_pow+0x3cc>)
 800e086:	18cb      	adds	r3, r1, r3
 800e088:	4303      	orrs	r3, r0
 800e08a:	d100      	bne.n	800e08e <__ieee754_pow+0x38e>
 800e08c:	e1da      	b.n	800e444 <__ieee754_pow+0x744>
 800e08e:	9800      	ldr	r0, [sp, #0]
 800e090:	9901      	ldr	r1, [sp, #4]
 800e092:	4a0f      	ldr	r2, [pc, #60]	; (800e0d0 <__ieee754_pow+0x3d0>)
 800e094:	4b0f      	ldr	r3, [pc, #60]	; (800e0d4 <__ieee754_pow+0x3d4>)
 800e096:	f7f4 f973 	bl	8002380 <__aeabi_dmul>
 800e09a:	4a0d      	ldr	r2, [pc, #52]	; (800e0d0 <__ieee754_pow+0x3d0>)
 800e09c:	4b0d      	ldr	r3, [pc, #52]	; (800e0d4 <__ieee754_pow+0x3d4>)
 800e09e:	e6ce      	b.n	800de3e <__ieee754_pow+0x13e>
 800e0a0:	3ff00000 	.word	0x3ff00000
 800e0a4:	3ff71547 	.word	0x3ff71547
 800e0a8:	f85ddf44 	.word	0xf85ddf44
 800e0ac:	3e54ae0b 	.word	0x3e54ae0b
 800e0b0:	3fd00000 	.word	0x3fd00000
 800e0b4:	55555555 	.word	0x55555555
 800e0b8:	3fd55555 	.word	0x3fd55555
 800e0bc:	3fe00000 	.word	0x3fe00000
 800e0c0:	652b82fe 	.word	0x652b82fe
 800e0c4:	bff00000 	.word	0xbff00000
 800e0c8:	408fffff 	.word	0x408fffff
 800e0cc:	bf700000 	.word	0xbf700000
 800e0d0:	8800759c 	.word	0x8800759c
 800e0d4:	7e37e43c 	.word	0x7e37e43c
 800e0d8:	4bbf      	ldr	r3, [pc, #764]	; (800e3d8 <__ieee754_pow+0x6d8>)
 800e0da:	2200      	movs	r2, #0
 800e0dc:	429c      	cmp	r4, r3
 800e0de:	dc0a      	bgt.n	800e0f6 <__ieee754_pow+0x3f6>
 800e0e0:	9800      	ldr	r0, [sp, #0]
 800e0e2:	9901      	ldr	r1, [sp, #4]
 800e0e4:	2200      	movs	r2, #0
 800e0e6:	4bbd      	ldr	r3, [pc, #756]	; (800e3dc <__ieee754_pow+0x6dc>)
 800e0e8:	f7f4 f94a 	bl	8002380 <__aeabi_dmul>
 800e0ec:	2235      	movs	r2, #53	; 0x35
 800e0ee:	9000      	str	r0, [sp, #0]
 800e0f0:	9101      	str	r1, [sp, #4]
 800e0f2:	9c01      	ldr	r4, [sp, #4]
 800e0f4:	4252      	negs	r2, r2
 800e0f6:	49ba      	ldr	r1, [pc, #744]	; (800e3e0 <__ieee754_pow+0x6e0>)
 800e0f8:	1523      	asrs	r3, r4, #20
 800e0fa:	185b      	adds	r3, r3, r1
 800e0fc:	189b      	adds	r3, r3, r2
 800e0fe:	0324      	lsls	r4, r4, #12
 800e100:	4db8      	ldr	r5, [pc, #736]	; (800e3e4 <__ieee754_pow+0x6e4>)
 800e102:	4ab9      	ldr	r2, [pc, #740]	; (800e3e8 <__ieee754_pow+0x6e8>)
 800e104:	930d      	str	r3, [sp, #52]	; 0x34
 800e106:	0b23      	lsrs	r3, r4, #12
 800e108:	431d      	orrs	r5, r3
 800e10a:	2400      	movs	r4, #0
 800e10c:	4293      	cmp	r3, r2
 800e10e:	dd09      	ble.n	800e124 <__ieee754_pow+0x424>
 800e110:	4ab6      	ldr	r2, [pc, #728]	; (800e3ec <__ieee754_pow+0x6ec>)
 800e112:	3401      	adds	r4, #1
 800e114:	4293      	cmp	r3, r2
 800e116:	dd05      	ble.n	800e124 <__ieee754_pow+0x424>
 800e118:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800e11a:	191b      	adds	r3, r3, r4
 800e11c:	2400      	movs	r4, #0
 800e11e:	930d      	str	r3, [sp, #52]	; 0x34
 800e120:	4bb3      	ldr	r3, [pc, #716]	; (800e3f0 <__ieee754_pow+0x6f0>)
 800e122:	18ed      	adds	r5, r5, r3
 800e124:	9800      	ldr	r0, [sp, #0]
 800e126:	9901      	ldr	r1, [sp, #4]
 800e128:	0029      	movs	r1, r5
 800e12a:	00e3      	lsls	r3, r4, #3
 800e12c:	9311      	str	r3, [sp, #68]	; 0x44
 800e12e:	4bb1      	ldr	r3, [pc, #708]	; (800e3f4 <__ieee754_pow+0x6f4>)
 800e130:	00e2      	lsls	r2, r4, #3
 800e132:	189b      	adds	r3, r3, r2
 800e134:	681a      	ldr	r2, [r3, #0]
 800e136:	685b      	ldr	r3, [r3, #4]
 800e138:	900e      	str	r0, [sp, #56]	; 0x38
 800e13a:	910f      	str	r1, [sp, #60]	; 0x3c
 800e13c:	920a      	str	r2, [sp, #40]	; 0x28
 800e13e:	930b      	str	r3, [sp, #44]	; 0x2c
 800e140:	f7f4 fb90 	bl	8002864 <__aeabi_dsub>
 800e144:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800e146:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800e148:	0006      	movs	r6, r0
 800e14a:	000f      	movs	r7, r1
 800e14c:	980a      	ldr	r0, [sp, #40]	; 0x28
 800e14e:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800e150:	f7f3 f9f0 	bl	8001534 <__aeabi_dadd>
 800e154:	0002      	movs	r2, r0
 800e156:	000b      	movs	r3, r1
 800e158:	2000      	movs	r0, #0
 800e15a:	49a2      	ldr	r1, [pc, #648]	; (800e3e4 <__ieee754_pow+0x6e4>)
 800e15c:	f7f3 fd06 	bl	8001b6c <__aeabi_ddiv>
 800e160:	9012      	str	r0, [sp, #72]	; 0x48
 800e162:	9113      	str	r1, [sp, #76]	; 0x4c
 800e164:	0002      	movs	r2, r0
 800e166:	000b      	movs	r3, r1
 800e168:	0030      	movs	r0, r6
 800e16a:	0039      	movs	r1, r7
 800e16c:	f7f4 f908 	bl	8002380 <__aeabi_dmul>
 800e170:	9008      	str	r0, [sp, #32]
 800e172:	9109      	str	r1, [sp, #36]	; 0x24
 800e174:	9a08      	ldr	r2, [sp, #32]
 800e176:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e178:	2180      	movs	r1, #128	; 0x80
 800e17a:	9204      	str	r2, [sp, #16]
 800e17c:	9305      	str	r3, [sp, #20]
 800e17e:	2300      	movs	r3, #0
 800e180:	0589      	lsls	r1, r1, #22
 800e182:	106d      	asrs	r5, r5, #1
 800e184:	430d      	orrs	r5, r1
 800e186:	2180      	movs	r1, #128	; 0x80
 800e188:	9304      	str	r3, [sp, #16]
 800e18a:	9a04      	ldr	r2, [sp, #16]
 800e18c:	9b05      	ldr	r3, [sp, #20]
 800e18e:	9200      	str	r2, [sp, #0]
 800e190:	9301      	str	r3, [sp, #4]
 800e192:	2200      	movs	r2, #0
 800e194:	0309      	lsls	r1, r1, #12
 800e196:	186d      	adds	r5, r5, r1
 800e198:	04a4      	lsls	r4, r4, #18
 800e19a:	192b      	adds	r3, r5, r4
 800e19c:	9800      	ldr	r0, [sp, #0]
 800e19e:	9901      	ldr	r1, [sp, #4]
 800e1a0:	0014      	movs	r4, r2
 800e1a2:	001d      	movs	r5, r3
 800e1a4:	f7f4 f8ec 	bl	8002380 <__aeabi_dmul>
 800e1a8:	0002      	movs	r2, r0
 800e1aa:	000b      	movs	r3, r1
 800e1ac:	0030      	movs	r0, r6
 800e1ae:	0039      	movs	r1, r7
 800e1b0:	f7f4 fb58 	bl	8002864 <__aeabi_dsub>
 800e1b4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800e1b6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800e1b8:	0006      	movs	r6, r0
 800e1ba:	000f      	movs	r7, r1
 800e1bc:	0020      	movs	r0, r4
 800e1be:	0029      	movs	r1, r5
 800e1c0:	f7f4 fb50 	bl	8002864 <__aeabi_dsub>
 800e1c4:	0002      	movs	r2, r0
 800e1c6:	000b      	movs	r3, r1
 800e1c8:	980e      	ldr	r0, [sp, #56]	; 0x38
 800e1ca:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800e1cc:	f7f4 fb4a 	bl	8002864 <__aeabi_dsub>
 800e1d0:	9a00      	ldr	r2, [sp, #0]
 800e1d2:	9b01      	ldr	r3, [sp, #4]
 800e1d4:	f7f4 f8d4 	bl	8002380 <__aeabi_dmul>
 800e1d8:	0002      	movs	r2, r0
 800e1da:	000b      	movs	r3, r1
 800e1dc:	0030      	movs	r0, r6
 800e1de:	0039      	movs	r1, r7
 800e1e0:	f7f4 fb40 	bl	8002864 <__aeabi_dsub>
 800e1e4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800e1e6:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800e1e8:	f7f4 f8ca 	bl	8002380 <__aeabi_dmul>
 800e1ec:	9a08      	ldr	r2, [sp, #32]
 800e1ee:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e1f0:	900a      	str	r0, [sp, #40]	; 0x28
 800e1f2:	910b      	str	r1, [sp, #44]	; 0x2c
 800e1f4:	0010      	movs	r0, r2
 800e1f6:	0019      	movs	r1, r3
 800e1f8:	f7f4 f8c2 	bl	8002380 <__aeabi_dmul>
 800e1fc:	0006      	movs	r6, r0
 800e1fe:	000f      	movs	r7, r1
 800e200:	4a7d      	ldr	r2, [pc, #500]	; (800e3f8 <__ieee754_pow+0x6f8>)
 800e202:	4b7e      	ldr	r3, [pc, #504]	; (800e3fc <__ieee754_pow+0x6fc>)
 800e204:	f7f4 f8bc 	bl	8002380 <__aeabi_dmul>
 800e208:	4a7d      	ldr	r2, [pc, #500]	; (800e400 <__ieee754_pow+0x700>)
 800e20a:	4b7e      	ldr	r3, [pc, #504]	; (800e404 <__ieee754_pow+0x704>)
 800e20c:	f7f3 f992 	bl	8001534 <__aeabi_dadd>
 800e210:	0032      	movs	r2, r6
 800e212:	003b      	movs	r3, r7
 800e214:	f7f4 f8b4 	bl	8002380 <__aeabi_dmul>
 800e218:	4a7b      	ldr	r2, [pc, #492]	; (800e408 <__ieee754_pow+0x708>)
 800e21a:	4b7c      	ldr	r3, [pc, #496]	; (800e40c <__ieee754_pow+0x70c>)
 800e21c:	f7f3 f98a 	bl	8001534 <__aeabi_dadd>
 800e220:	0032      	movs	r2, r6
 800e222:	003b      	movs	r3, r7
 800e224:	f7f4 f8ac 	bl	8002380 <__aeabi_dmul>
 800e228:	4a79      	ldr	r2, [pc, #484]	; (800e410 <__ieee754_pow+0x710>)
 800e22a:	4b7a      	ldr	r3, [pc, #488]	; (800e414 <__ieee754_pow+0x714>)
 800e22c:	f7f3 f982 	bl	8001534 <__aeabi_dadd>
 800e230:	0032      	movs	r2, r6
 800e232:	003b      	movs	r3, r7
 800e234:	f7f4 f8a4 	bl	8002380 <__aeabi_dmul>
 800e238:	4a77      	ldr	r2, [pc, #476]	; (800e418 <__ieee754_pow+0x718>)
 800e23a:	4b78      	ldr	r3, [pc, #480]	; (800e41c <__ieee754_pow+0x71c>)
 800e23c:	f7f3 f97a 	bl	8001534 <__aeabi_dadd>
 800e240:	0032      	movs	r2, r6
 800e242:	003b      	movs	r3, r7
 800e244:	f7f4 f89c 	bl	8002380 <__aeabi_dmul>
 800e248:	4a75      	ldr	r2, [pc, #468]	; (800e420 <__ieee754_pow+0x720>)
 800e24a:	4b76      	ldr	r3, [pc, #472]	; (800e424 <__ieee754_pow+0x724>)
 800e24c:	f7f3 f972 	bl	8001534 <__aeabi_dadd>
 800e250:	0032      	movs	r2, r6
 800e252:	0004      	movs	r4, r0
 800e254:	000d      	movs	r5, r1
 800e256:	003b      	movs	r3, r7
 800e258:	0030      	movs	r0, r6
 800e25a:	0039      	movs	r1, r7
 800e25c:	f7f4 f890 	bl	8002380 <__aeabi_dmul>
 800e260:	0002      	movs	r2, r0
 800e262:	000b      	movs	r3, r1
 800e264:	0020      	movs	r0, r4
 800e266:	0029      	movs	r1, r5
 800e268:	f7f4 f88a 	bl	8002380 <__aeabi_dmul>
 800e26c:	9a00      	ldr	r2, [sp, #0]
 800e26e:	9b01      	ldr	r3, [sp, #4]
 800e270:	0004      	movs	r4, r0
 800e272:	000d      	movs	r5, r1
 800e274:	9808      	ldr	r0, [sp, #32]
 800e276:	9909      	ldr	r1, [sp, #36]	; 0x24
 800e278:	f7f3 f95c 	bl	8001534 <__aeabi_dadd>
 800e27c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800e27e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800e280:	f7f4 f87e 	bl	8002380 <__aeabi_dmul>
 800e284:	0022      	movs	r2, r4
 800e286:	002b      	movs	r3, r5
 800e288:	f7f3 f954 	bl	8001534 <__aeabi_dadd>
 800e28c:	9a00      	ldr	r2, [sp, #0]
 800e28e:	9b01      	ldr	r3, [sp, #4]
 800e290:	900e      	str	r0, [sp, #56]	; 0x38
 800e292:	910f      	str	r1, [sp, #60]	; 0x3c
 800e294:	0010      	movs	r0, r2
 800e296:	0019      	movs	r1, r3
 800e298:	f7f4 f872 	bl	8002380 <__aeabi_dmul>
 800e29c:	2200      	movs	r2, #0
 800e29e:	4b62      	ldr	r3, [pc, #392]	; (800e428 <__ieee754_pow+0x728>)
 800e2a0:	0004      	movs	r4, r0
 800e2a2:	000d      	movs	r5, r1
 800e2a4:	f7f3 f946 	bl	8001534 <__aeabi_dadd>
 800e2a8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800e2aa:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800e2ac:	f7f3 f942 	bl	8001534 <__aeabi_dadd>
 800e2b0:	9e04      	ldr	r6, [sp, #16]
 800e2b2:	000f      	movs	r7, r1
 800e2b4:	0032      	movs	r2, r6
 800e2b6:	000b      	movs	r3, r1
 800e2b8:	9800      	ldr	r0, [sp, #0]
 800e2ba:	9901      	ldr	r1, [sp, #4]
 800e2bc:	f7f4 f860 	bl	8002380 <__aeabi_dmul>
 800e2c0:	2200      	movs	r2, #0
 800e2c2:	9000      	str	r0, [sp, #0]
 800e2c4:	9101      	str	r1, [sp, #4]
 800e2c6:	4b58      	ldr	r3, [pc, #352]	; (800e428 <__ieee754_pow+0x728>)
 800e2c8:	0030      	movs	r0, r6
 800e2ca:	0039      	movs	r1, r7
 800e2cc:	f7f4 faca 	bl	8002864 <__aeabi_dsub>
 800e2d0:	0022      	movs	r2, r4
 800e2d2:	002b      	movs	r3, r5
 800e2d4:	f7f4 fac6 	bl	8002864 <__aeabi_dsub>
 800e2d8:	0002      	movs	r2, r0
 800e2da:	000b      	movs	r3, r1
 800e2dc:	980e      	ldr	r0, [sp, #56]	; 0x38
 800e2de:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800e2e0:	f7f4 fac0 	bl	8002864 <__aeabi_dsub>
 800e2e4:	9a08      	ldr	r2, [sp, #32]
 800e2e6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e2e8:	f7f4 f84a 	bl	8002380 <__aeabi_dmul>
 800e2ec:	0032      	movs	r2, r6
 800e2ee:	0004      	movs	r4, r0
 800e2f0:	000d      	movs	r5, r1
 800e2f2:	980a      	ldr	r0, [sp, #40]	; 0x28
 800e2f4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800e2f6:	003b      	movs	r3, r7
 800e2f8:	f7f4 f842 	bl	8002380 <__aeabi_dmul>
 800e2fc:	0002      	movs	r2, r0
 800e2fe:	000b      	movs	r3, r1
 800e300:	0020      	movs	r0, r4
 800e302:	0029      	movs	r1, r5
 800e304:	f7f3 f916 	bl	8001534 <__aeabi_dadd>
 800e308:	0004      	movs	r4, r0
 800e30a:	000d      	movs	r5, r1
 800e30c:	0002      	movs	r2, r0
 800e30e:	000b      	movs	r3, r1
 800e310:	9800      	ldr	r0, [sp, #0]
 800e312:	9901      	ldr	r1, [sp, #4]
 800e314:	f7f3 f90e 	bl	8001534 <__aeabi_dadd>
 800e318:	22e0      	movs	r2, #224	; 0xe0
 800e31a:	9e04      	ldr	r6, [sp, #16]
 800e31c:	0612      	lsls	r2, r2, #24
 800e31e:	4b43      	ldr	r3, [pc, #268]	; (800e42c <__ieee754_pow+0x72c>)
 800e320:	0030      	movs	r0, r6
 800e322:	000f      	movs	r7, r1
 800e324:	f7f4 f82c 	bl	8002380 <__aeabi_dmul>
 800e328:	9008      	str	r0, [sp, #32]
 800e32a:	9109      	str	r1, [sp, #36]	; 0x24
 800e32c:	9a00      	ldr	r2, [sp, #0]
 800e32e:	9b01      	ldr	r3, [sp, #4]
 800e330:	0030      	movs	r0, r6
 800e332:	0039      	movs	r1, r7
 800e334:	f7f4 fa96 	bl	8002864 <__aeabi_dsub>
 800e338:	0002      	movs	r2, r0
 800e33a:	000b      	movs	r3, r1
 800e33c:	0020      	movs	r0, r4
 800e33e:	0029      	movs	r1, r5
 800e340:	f7f4 fa90 	bl	8002864 <__aeabi_dsub>
 800e344:	4a3a      	ldr	r2, [pc, #232]	; (800e430 <__ieee754_pow+0x730>)
 800e346:	4b39      	ldr	r3, [pc, #228]	; (800e42c <__ieee754_pow+0x72c>)
 800e348:	f7f4 f81a 	bl	8002380 <__aeabi_dmul>
 800e34c:	4a39      	ldr	r2, [pc, #228]	; (800e434 <__ieee754_pow+0x734>)
 800e34e:	0004      	movs	r4, r0
 800e350:	000d      	movs	r5, r1
 800e352:	4b39      	ldr	r3, [pc, #228]	; (800e438 <__ieee754_pow+0x738>)
 800e354:	0030      	movs	r0, r6
 800e356:	0039      	movs	r1, r7
 800e358:	f7f4 f812 	bl	8002380 <__aeabi_dmul>
 800e35c:	0002      	movs	r2, r0
 800e35e:	000b      	movs	r3, r1
 800e360:	0020      	movs	r0, r4
 800e362:	0029      	movs	r1, r5
 800e364:	f7f3 f8e6 	bl	8001534 <__aeabi_dadd>
 800e368:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800e36a:	4b34      	ldr	r3, [pc, #208]	; (800e43c <__ieee754_pow+0x73c>)
 800e36c:	189b      	adds	r3, r3, r2
 800e36e:	681a      	ldr	r2, [r3, #0]
 800e370:	685b      	ldr	r3, [r3, #4]
 800e372:	f7f3 f8df 	bl	8001534 <__aeabi_dadd>
 800e376:	9000      	str	r0, [sp, #0]
 800e378:	9101      	str	r1, [sp, #4]
 800e37a:	980d      	ldr	r0, [sp, #52]	; 0x34
 800e37c:	f7f4 fe0c 	bl	8002f98 <__aeabi_i2d>
 800e380:	0004      	movs	r4, r0
 800e382:	000d      	movs	r5, r1
 800e384:	9808      	ldr	r0, [sp, #32]
 800e386:	9909      	ldr	r1, [sp, #36]	; 0x24
 800e388:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800e38a:	4b2d      	ldr	r3, [pc, #180]	; (800e440 <__ieee754_pow+0x740>)
 800e38c:	189b      	adds	r3, r3, r2
 800e38e:	681e      	ldr	r6, [r3, #0]
 800e390:	685f      	ldr	r7, [r3, #4]
 800e392:	9a00      	ldr	r2, [sp, #0]
 800e394:	9b01      	ldr	r3, [sp, #4]
 800e396:	f7f3 f8cd 	bl	8001534 <__aeabi_dadd>
 800e39a:	0032      	movs	r2, r6
 800e39c:	003b      	movs	r3, r7
 800e39e:	f7f3 f8c9 	bl	8001534 <__aeabi_dadd>
 800e3a2:	0022      	movs	r2, r4
 800e3a4:	002b      	movs	r3, r5
 800e3a6:	f7f3 f8c5 	bl	8001534 <__aeabi_dadd>
 800e3aa:	9804      	ldr	r0, [sp, #16]
 800e3ac:	0022      	movs	r2, r4
 800e3ae:	002b      	movs	r3, r5
 800e3b0:	9004      	str	r0, [sp, #16]
 800e3b2:	9105      	str	r1, [sp, #20]
 800e3b4:	f7f4 fa56 	bl	8002864 <__aeabi_dsub>
 800e3b8:	0032      	movs	r2, r6
 800e3ba:	003b      	movs	r3, r7
 800e3bc:	f7f4 fa52 	bl	8002864 <__aeabi_dsub>
 800e3c0:	9a08      	ldr	r2, [sp, #32]
 800e3c2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e3c4:	f7f4 fa4e 	bl	8002864 <__aeabi_dsub>
 800e3c8:	0002      	movs	r2, r0
 800e3ca:	000b      	movs	r3, r1
 800e3cc:	9800      	ldr	r0, [sp, #0]
 800e3ce:	9901      	ldr	r1, [sp, #4]
 800e3d0:	e616      	b.n	800e000 <__ieee754_pow+0x300>
 800e3d2:	2300      	movs	r3, #0
 800e3d4:	4c03      	ldr	r4, [pc, #12]	; (800e3e4 <__ieee754_pow+0x6e4>)
 800e3d6:	e61f      	b.n	800e018 <__ieee754_pow+0x318>
 800e3d8:	000fffff 	.word	0x000fffff
 800e3dc:	43400000 	.word	0x43400000
 800e3e0:	fffffc01 	.word	0xfffffc01
 800e3e4:	3ff00000 	.word	0x3ff00000
 800e3e8:	0003988e 	.word	0x0003988e
 800e3ec:	000bb679 	.word	0x000bb679
 800e3f0:	fff00000 	.word	0xfff00000
 800e3f4:	0800f520 	.word	0x0800f520
 800e3f8:	4a454eef 	.word	0x4a454eef
 800e3fc:	3fca7e28 	.word	0x3fca7e28
 800e400:	93c9db65 	.word	0x93c9db65
 800e404:	3fcd864a 	.word	0x3fcd864a
 800e408:	a91d4101 	.word	0xa91d4101
 800e40c:	3fd17460 	.word	0x3fd17460
 800e410:	518f264d 	.word	0x518f264d
 800e414:	3fd55555 	.word	0x3fd55555
 800e418:	db6fabff 	.word	0xdb6fabff
 800e41c:	3fdb6db6 	.word	0x3fdb6db6
 800e420:	33333303 	.word	0x33333303
 800e424:	3fe33333 	.word	0x3fe33333
 800e428:	40080000 	.word	0x40080000
 800e42c:	3feec709 	.word	0x3feec709
 800e430:	dc3a03fd 	.word	0xdc3a03fd
 800e434:	145b01f5 	.word	0x145b01f5
 800e438:	be3e2fe0 	.word	0xbe3e2fe0
 800e43c:	0800f540 	.word	0x0800f540
 800e440:	0800f530 	.word	0x0800f530
 800e444:	4a8f      	ldr	r2, [pc, #572]	; (800e684 <__ieee754_pow+0x984>)
 800e446:	4b90      	ldr	r3, [pc, #576]	; (800e688 <__ieee754_pow+0x988>)
 800e448:	9806      	ldr	r0, [sp, #24]
 800e44a:	9907      	ldr	r1, [sp, #28]
 800e44c:	f7f3 f872 	bl	8001534 <__aeabi_dadd>
 800e450:	0032      	movs	r2, r6
 800e452:	9002      	str	r0, [sp, #8]
 800e454:	9103      	str	r1, [sp, #12]
 800e456:	003b      	movs	r3, r7
 800e458:	0028      	movs	r0, r5
 800e45a:	0021      	movs	r1, r4
 800e45c:	f7f4 fa02 	bl	8002864 <__aeabi_dsub>
 800e460:	0002      	movs	r2, r0
 800e462:	000b      	movs	r3, r1
 800e464:	9802      	ldr	r0, [sp, #8]
 800e466:	9903      	ldr	r1, [sp, #12]
 800e468:	f7f1 ffec 	bl	8000444 <__aeabi_dcmpgt>
 800e46c:	2800      	cmp	r0, #0
 800e46e:	d000      	beq.n	800e472 <__ieee754_pow+0x772>
 800e470:	e60d      	b.n	800e08e <__ieee754_pow+0x38e>
 800e472:	2100      	movs	r1, #0
 800e474:	4a85      	ldr	r2, [pc, #532]	; (800e68c <__ieee754_pow+0x98c>)
 800e476:	0063      	lsls	r3, r4, #1
 800e478:	085b      	lsrs	r3, r3, #1
 800e47a:	9102      	str	r1, [sp, #8]
 800e47c:	4293      	cmp	r3, r2
 800e47e:	dd25      	ble.n	800e4cc <__ieee754_pow+0x7cc>
 800e480:	4a83      	ldr	r2, [pc, #524]	; (800e690 <__ieee754_pow+0x990>)
 800e482:	151b      	asrs	r3, r3, #20
 800e484:	189b      	adds	r3, r3, r2
 800e486:	2280      	movs	r2, #128	; 0x80
 800e488:	0352      	lsls	r2, r2, #13
 800e48a:	4694      	mov	ip, r2
 800e48c:	411a      	asrs	r2, r3
 800e48e:	1914      	adds	r4, r2, r4
 800e490:	0060      	lsls	r0, r4, #1
 800e492:	4b80      	ldr	r3, [pc, #512]	; (800e694 <__ieee754_pow+0x994>)
 800e494:	0d40      	lsrs	r0, r0, #21
 800e496:	4d80      	ldr	r5, [pc, #512]	; (800e698 <__ieee754_pow+0x998>)
 800e498:	18c0      	adds	r0, r0, r3
 800e49a:	4105      	asrs	r5, r0
 800e49c:	0021      	movs	r1, r4
 800e49e:	43a9      	bics	r1, r5
 800e4a0:	000b      	movs	r3, r1
 800e4a2:	4661      	mov	r1, ip
 800e4a4:	0324      	lsls	r4, r4, #12
 800e4a6:	0b24      	lsrs	r4, r4, #12
 800e4a8:	4321      	orrs	r1, r4
 800e4aa:	2414      	movs	r4, #20
 800e4ac:	1a20      	subs	r0, r4, r0
 800e4ae:	4101      	asrs	r1, r0
 800e4b0:	9102      	str	r1, [sp, #8]
 800e4b2:	9908      	ldr	r1, [sp, #32]
 800e4b4:	2200      	movs	r2, #0
 800e4b6:	2900      	cmp	r1, #0
 800e4b8:	da02      	bge.n	800e4c0 <__ieee754_pow+0x7c0>
 800e4ba:	9902      	ldr	r1, [sp, #8]
 800e4bc:	4249      	negs	r1, r1
 800e4be:	9102      	str	r1, [sp, #8]
 800e4c0:	0030      	movs	r0, r6
 800e4c2:	0039      	movs	r1, r7
 800e4c4:	f7f4 f9ce 	bl	8002864 <__aeabi_dsub>
 800e4c8:	9004      	str	r0, [sp, #16]
 800e4ca:	9105      	str	r1, [sp, #20]
 800e4cc:	9a06      	ldr	r2, [sp, #24]
 800e4ce:	9b07      	ldr	r3, [sp, #28]
 800e4d0:	9804      	ldr	r0, [sp, #16]
 800e4d2:	9905      	ldr	r1, [sp, #20]
 800e4d4:	2600      	movs	r6, #0
 800e4d6:	f7f3 f82d 	bl	8001534 <__aeabi_dadd>
 800e4da:	2200      	movs	r2, #0
 800e4dc:	4b6f      	ldr	r3, [pc, #444]	; (800e69c <__ieee754_pow+0x99c>)
 800e4de:	0030      	movs	r0, r6
 800e4e0:	000f      	movs	r7, r1
 800e4e2:	f7f3 ff4d 	bl	8002380 <__aeabi_dmul>
 800e4e6:	9a04      	ldr	r2, [sp, #16]
 800e4e8:	9b05      	ldr	r3, [sp, #20]
 800e4ea:	9008      	str	r0, [sp, #32]
 800e4ec:	9109      	str	r1, [sp, #36]	; 0x24
 800e4ee:	0030      	movs	r0, r6
 800e4f0:	0039      	movs	r1, r7
 800e4f2:	f7f4 f9b7 	bl	8002864 <__aeabi_dsub>
 800e4f6:	0002      	movs	r2, r0
 800e4f8:	000b      	movs	r3, r1
 800e4fa:	9806      	ldr	r0, [sp, #24]
 800e4fc:	9907      	ldr	r1, [sp, #28]
 800e4fe:	f7f4 f9b1 	bl	8002864 <__aeabi_dsub>
 800e502:	4a67      	ldr	r2, [pc, #412]	; (800e6a0 <__ieee754_pow+0x9a0>)
 800e504:	4b67      	ldr	r3, [pc, #412]	; (800e6a4 <__ieee754_pow+0x9a4>)
 800e506:	f7f3 ff3b 	bl	8002380 <__aeabi_dmul>
 800e50a:	4a67      	ldr	r2, [pc, #412]	; (800e6a8 <__ieee754_pow+0x9a8>)
 800e50c:	0004      	movs	r4, r0
 800e50e:	000d      	movs	r5, r1
 800e510:	4b66      	ldr	r3, [pc, #408]	; (800e6ac <__ieee754_pow+0x9ac>)
 800e512:	0030      	movs	r0, r6
 800e514:	0039      	movs	r1, r7
 800e516:	f7f3 ff33 	bl	8002380 <__aeabi_dmul>
 800e51a:	0002      	movs	r2, r0
 800e51c:	000b      	movs	r3, r1
 800e51e:	0020      	movs	r0, r4
 800e520:	0029      	movs	r1, r5
 800e522:	f7f3 f807 	bl	8001534 <__aeabi_dadd>
 800e526:	0004      	movs	r4, r0
 800e528:	000d      	movs	r5, r1
 800e52a:	0002      	movs	r2, r0
 800e52c:	000b      	movs	r3, r1
 800e52e:	9808      	ldr	r0, [sp, #32]
 800e530:	9909      	ldr	r1, [sp, #36]	; 0x24
 800e532:	f7f2 ffff 	bl	8001534 <__aeabi_dadd>
 800e536:	9a08      	ldr	r2, [sp, #32]
 800e538:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e53a:	0006      	movs	r6, r0
 800e53c:	000f      	movs	r7, r1
 800e53e:	f7f4 f991 	bl	8002864 <__aeabi_dsub>
 800e542:	0002      	movs	r2, r0
 800e544:	000b      	movs	r3, r1
 800e546:	0020      	movs	r0, r4
 800e548:	0029      	movs	r1, r5
 800e54a:	f7f4 f98b 	bl	8002864 <__aeabi_dsub>
 800e54e:	0032      	movs	r2, r6
 800e550:	9004      	str	r0, [sp, #16]
 800e552:	9105      	str	r1, [sp, #20]
 800e554:	003b      	movs	r3, r7
 800e556:	0030      	movs	r0, r6
 800e558:	0039      	movs	r1, r7
 800e55a:	f7f3 ff11 	bl	8002380 <__aeabi_dmul>
 800e55e:	0004      	movs	r4, r0
 800e560:	000d      	movs	r5, r1
 800e562:	4a53      	ldr	r2, [pc, #332]	; (800e6b0 <__ieee754_pow+0x9b0>)
 800e564:	4b53      	ldr	r3, [pc, #332]	; (800e6b4 <__ieee754_pow+0x9b4>)
 800e566:	f7f3 ff0b 	bl	8002380 <__aeabi_dmul>
 800e56a:	4a53      	ldr	r2, [pc, #332]	; (800e6b8 <__ieee754_pow+0x9b8>)
 800e56c:	4b53      	ldr	r3, [pc, #332]	; (800e6bc <__ieee754_pow+0x9bc>)
 800e56e:	f7f4 f979 	bl	8002864 <__aeabi_dsub>
 800e572:	0022      	movs	r2, r4
 800e574:	002b      	movs	r3, r5
 800e576:	f7f3 ff03 	bl	8002380 <__aeabi_dmul>
 800e57a:	4a51      	ldr	r2, [pc, #324]	; (800e6c0 <__ieee754_pow+0x9c0>)
 800e57c:	4b51      	ldr	r3, [pc, #324]	; (800e6c4 <__ieee754_pow+0x9c4>)
 800e57e:	f7f2 ffd9 	bl	8001534 <__aeabi_dadd>
 800e582:	0022      	movs	r2, r4
 800e584:	002b      	movs	r3, r5
 800e586:	f7f3 fefb 	bl	8002380 <__aeabi_dmul>
 800e58a:	4a4f      	ldr	r2, [pc, #316]	; (800e6c8 <__ieee754_pow+0x9c8>)
 800e58c:	4b4f      	ldr	r3, [pc, #316]	; (800e6cc <__ieee754_pow+0x9cc>)
 800e58e:	f7f4 f969 	bl	8002864 <__aeabi_dsub>
 800e592:	0022      	movs	r2, r4
 800e594:	002b      	movs	r3, r5
 800e596:	f7f3 fef3 	bl	8002380 <__aeabi_dmul>
 800e59a:	4a4d      	ldr	r2, [pc, #308]	; (800e6d0 <__ieee754_pow+0x9d0>)
 800e59c:	4b4d      	ldr	r3, [pc, #308]	; (800e6d4 <__ieee754_pow+0x9d4>)
 800e59e:	f7f2 ffc9 	bl	8001534 <__aeabi_dadd>
 800e5a2:	0022      	movs	r2, r4
 800e5a4:	002b      	movs	r3, r5
 800e5a6:	f7f3 feeb 	bl	8002380 <__aeabi_dmul>
 800e5aa:	0002      	movs	r2, r0
 800e5ac:	000b      	movs	r3, r1
 800e5ae:	0030      	movs	r0, r6
 800e5b0:	0039      	movs	r1, r7
 800e5b2:	f7f4 f957 	bl	8002864 <__aeabi_dsub>
 800e5b6:	0004      	movs	r4, r0
 800e5b8:	000d      	movs	r5, r1
 800e5ba:	0002      	movs	r2, r0
 800e5bc:	000b      	movs	r3, r1
 800e5be:	0030      	movs	r0, r6
 800e5c0:	0039      	movs	r1, r7
 800e5c2:	f7f3 fedd 	bl	8002380 <__aeabi_dmul>
 800e5c6:	2380      	movs	r3, #128	; 0x80
 800e5c8:	9006      	str	r0, [sp, #24]
 800e5ca:	9107      	str	r1, [sp, #28]
 800e5cc:	2200      	movs	r2, #0
 800e5ce:	05db      	lsls	r3, r3, #23
 800e5d0:	0020      	movs	r0, r4
 800e5d2:	0029      	movs	r1, r5
 800e5d4:	f7f4 f946 	bl	8002864 <__aeabi_dsub>
 800e5d8:	0002      	movs	r2, r0
 800e5da:	000b      	movs	r3, r1
 800e5dc:	9806      	ldr	r0, [sp, #24]
 800e5de:	9907      	ldr	r1, [sp, #28]
 800e5e0:	f7f3 fac4 	bl	8001b6c <__aeabi_ddiv>
 800e5e4:	9a04      	ldr	r2, [sp, #16]
 800e5e6:	9b05      	ldr	r3, [sp, #20]
 800e5e8:	0004      	movs	r4, r0
 800e5ea:	000d      	movs	r5, r1
 800e5ec:	0030      	movs	r0, r6
 800e5ee:	0039      	movs	r1, r7
 800e5f0:	f7f3 fec6 	bl	8002380 <__aeabi_dmul>
 800e5f4:	9a04      	ldr	r2, [sp, #16]
 800e5f6:	9b05      	ldr	r3, [sp, #20]
 800e5f8:	f7f2 ff9c 	bl	8001534 <__aeabi_dadd>
 800e5fc:	0002      	movs	r2, r0
 800e5fe:	000b      	movs	r3, r1
 800e600:	0020      	movs	r0, r4
 800e602:	0029      	movs	r1, r5
 800e604:	f7f4 f92e 	bl	8002864 <__aeabi_dsub>
 800e608:	0032      	movs	r2, r6
 800e60a:	003b      	movs	r3, r7
 800e60c:	f7f4 f92a 	bl	8002864 <__aeabi_dsub>
 800e610:	0002      	movs	r2, r0
 800e612:	000b      	movs	r3, r1
 800e614:	2000      	movs	r0, #0
 800e616:	4930      	ldr	r1, [pc, #192]	; (800e6d8 <__ieee754_pow+0x9d8>)
 800e618:	f7f4 f924 	bl	8002864 <__aeabi_dsub>
 800e61c:	9b02      	ldr	r3, [sp, #8]
 800e61e:	051b      	lsls	r3, r3, #20
 800e620:	185b      	adds	r3, r3, r1
 800e622:	151a      	asrs	r2, r3, #20
 800e624:	2a00      	cmp	r2, #0
 800e626:	dc26      	bgt.n	800e676 <__ieee754_pow+0x976>
 800e628:	9a02      	ldr	r2, [sp, #8]
 800e62a:	f000 f9ad 	bl	800e988 <scalbn>
 800e62e:	9a00      	ldr	r2, [sp, #0]
 800e630:	9b01      	ldr	r3, [sp, #4]
 800e632:	f7ff fc04 	bl	800de3e <__ieee754_pow+0x13e>
 800e636:	4a29      	ldr	r2, [pc, #164]	; (800e6dc <__ieee754_pow+0x9dc>)
 800e638:	004b      	lsls	r3, r1, #1
 800e63a:	085b      	lsrs	r3, r3, #1
 800e63c:	4293      	cmp	r3, r2
 800e63e:	dc00      	bgt.n	800e642 <__ieee754_pow+0x942>
 800e640:	e717      	b.n	800e472 <__ieee754_pow+0x772>
 800e642:	4b27      	ldr	r3, [pc, #156]	; (800e6e0 <__ieee754_pow+0x9e0>)
 800e644:	18cb      	adds	r3, r1, r3
 800e646:	4303      	orrs	r3, r0
 800e648:	d009      	beq.n	800e65e <__ieee754_pow+0x95e>
 800e64a:	9800      	ldr	r0, [sp, #0]
 800e64c:	9901      	ldr	r1, [sp, #4]
 800e64e:	4a25      	ldr	r2, [pc, #148]	; (800e6e4 <__ieee754_pow+0x9e4>)
 800e650:	4b25      	ldr	r3, [pc, #148]	; (800e6e8 <__ieee754_pow+0x9e8>)
 800e652:	f7f3 fe95 	bl	8002380 <__aeabi_dmul>
 800e656:	4a23      	ldr	r2, [pc, #140]	; (800e6e4 <__ieee754_pow+0x9e4>)
 800e658:	4b23      	ldr	r3, [pc, #140]	; (800e6e8 <__ieee754_pow+0x9e8>)
 800e65a:	f7ff fbf0 	bl	800de3e <__ieee754_pow+0x13e>
 800e65e:	0032      	movs	r2, r6
 800e660:	003b      	movs	r3, r7
 800e662:	f7f4 f8ff 	bl	8002864 <__aeabi_dsub>
 800e666:	9a06      	ldr	r2, [sp, #24]
 800e668:	9b07      	ldr	r3, [sp, #28]
 800e66a:	f7f1 fef5 	bl	8000458 <__aeabi_dcmpge>
 800e66e:	2800      	cmp	r0, #0
 800e670:	d100      	bne.n	800e674 <__ieee754_pow+0x974>
 800e672:	e6fe      	b.n	800e472 <__ieee754_pow+0x772>
 800e674:	e7e9      	b.n	800e64a <__ieee754_pow+0x94a>
 800e676:	0019      	movs	r1, r3
 800e678:	e7d9      	b.n	800e62e <__ieee754_pow+0x92e>
 800e67a:	2300      	movs	r3, #0
 800e67c:	4c16      	ldr	r4, [pc, #88]	; (800e6d8 <__ieee754_pow+0x9d8>)
 800e67e:	f7ff fba1 	bl	800ddc4 <__ieee754_pow+0xc4>
 800e682:	46c0      	nop			; (mov r8, r8)
 800e684:	652b82fe 	.word	0x652b82fe
 800e688:	3c971547 	.word	0x3c971547
 800e68c:	3fe00000 	.word	0x3fe00000
 800e690:	fffffc02 	.word	0xfffffc02
 800e694:	fffffc01 	.word	0xfffffc01
 800e698:	000fffff 	.word	0x000fffff
 800e69c:	3fe62e43 	.word	0x3fe62e43
 800e6a0:	fefa39ef 	.word	0xfefa39ef
 800e6a4:	3fe62e42 	.word	0x3fe62e42
 800e6a8:	0ca86c39 	.word	0x0ca86c39
 800e6ac:	be205c61 	.word	0xbe205c61
 800e6b0:	72bea4d0 	.word	0x72bea4d0
 800e6b4:	3e663769 	.word	0x3e663769
 800e6b8:	c5d26bf1 	.word	0xc5d26bf1
 800e6bc:	3ebbbd41 	.word	0x3ebbbd41
 800e6c0:	af25de2c 	.word	0xaf25de2c
 800e6c4:	3f11566a 	.word	0x3f11566a
 800e6c8:	16bebd93 	.word	0x16bebd93
 800e6cc:	3f66c16c 	.word	0x3f66c16c
 800e6d0:	5555553e 	.word	0x5555553e
 800e6d4:	3fc55555 	.word	0x3fc55555
 800e6d8:	3ff00000 	.word	0x3ff00000
 800e6dc:	4090cbff 	.word	0x4090cbff
 800e6e0:	3f6f3400 	.word	0x3f6f3400
 800e6e4:	c2f8f359 	.word	0xc2f8f359
 800e6e8:	01a56e1f 	.word	0x01a56e1f

0800e6ec <__ieee754_sqrt>:
 800e6ec:	4b55      	ldr	r3, [pc, #340]	; (800e844 <__ieee754_sqrt+0x158>)
 800e6ee:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800e6f0:	001a      	movs	r2, r3
 800e6f2:	0005      	movs	r5, r0
 800e6f4:	000c      	movs	r4, r1
 800e6f6:	400a      	ands	r2, r1
 800e6f8:	429a      	cmp	r2, r3
 800e6fa:	d10f      	bne.n	800e71c <__ieee754_sqrt+0x30>
 800e6fc:	0002      	movs	r2, r0
 800e6fe:	000b      	movs	r3, r1
 800e700:	f7f3 fe3e 	bl	8002380 <__aeabi_dmul>
 800e704:	0002      	movs	r2, r0
 800e706:	000b      	movs	r3, r1
 800e708:	0028      	movs	r0, r5
 800e70a:	0021      	movs	r1, r4
 800e70c:	f7f2 ff12 	bl	8001534 <__aeabi_dadd>
 800e710:	0005      	movs	r5, r0
 800e712:	000c      	movs	r4, r1
 800e714:	0028      	movs	r0, r5
 800e716:	0021      	movs	r1, r4
 800e718:	b003      	add	sp, #12
 800e71a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e71c:	0002      	movs	r2, r0
 800e71e:	2900      	cmp	r1, #0
 800e720:	dc10      	bgt.n	800e744 <__ieee754_sqrt+0x58>
 800e722:	004b      	lsls	r3, r1, #1
 800e724:	085b      	lsrs	r3, r3, #1
 800e726:	4303      	orrs	r3, r0
 800e728:	d0f4      	beq.n	800e714 <__ieee754_sqrt+0x28>
 800e72a:	2000      	movs	r0, #0
 800e72c:	4281      	cmp	r1, r0
 800e72e:	d100      	bne.n	800e732 <__ieee754_sqrt+0x46>
 800e730:	e07f      	b.n	800e832 <__ieee754_sqrt+0x146>
 800e732:	000b      	movs	r3, r1
 800e734:	0028      	movs	r0, r5
 800e736:	f7f4 f895 	bl	8002864 <__aeabi_dsub>
 800e73a:	0002      	movs	r2, r0
 800e73c:	000b      	movs	r3, r1
 800e73e:	f7f3 fa15 	bl	8001b6c <__aeabi_ddiv>
 800e742:	e7e5      	b.n	800e710 <__ieee754_sqrt+0x24>
 800e744:	1508      	asrs	r0, r1, #20
 800e746:	d074      	beq.n	800e832 <__ieee754_sqrt+0x146>
 800e748:	4b3f      	ldr	r3, [pc, #252]	; (800e848 <__ieee754_sqrt+0x15c>)
 800e74a:	0309      	lsls	r1, r1, #12
 800e74c:	18c0      	adds	r0, r0, r3
 800e74e:	2380      	movs	r3, #128	; 0x80
 800e750:	0b09      	lsrs	r1, r1, #12
 800e752:	035b      	lsls	r3, r3, #13
 800e754:	4319      	orrs	r1, r3
 800e756:	07c3      	lsls	r3, r0, #31
 800e758:	d503      	bpl.n	800e762 <__ieee754_sqrt+0x76>
 800e75a:	0fd3      	lsrs	r3, r2, #31
 800e75c:	0049      	lsls	r1, r1, #1
 800e75e:	18c9      	adds	r1, r1, r3
 800e760:	0052      	lsls	r2, r2, #1
 800e762:	2400      	movs	r4, #0
 800e764:	1043      	asrs	r3, r0, #1
 800e766:	0049      	lsls	r1, r1, #1
 800e768:	9301      	str	r3, [sp, #4]
 800e76a:	2580      	movs	r5, #128	; 0x80
 800e76c:	0fd3      	lsrs	r3, r2, #31
 800e76e:	18cb      	adds	r3, r1, r3
 800e770:	0020      	movs	r0, r4
 800e772:	2116      	movs	r1, #22
 800e774:	0052      	lsls	r2, r2, #1
 800e776:	03ad      	lsls	r5, r5, #14
 800e778:	1946      	adds	r6, r0, r5
 800e77a:	429e      	cmp	r6, r3
 800e77c:	dc02      	bgt.n	800e784 <__ieee754_sqrt+0x98>
 800e77e:	1970      	adds	r0, r6, r5
 800e780:	1b9b      	subs	r3, r3, r6
 800e782:	1964      	adds	r4, r4, r5
 800e784:	0fd6      	lsrs	r6, r2, #31
 800e786:	005b      	lsls	r3, r3, #1
 800e788:	3901      	subs	r1, #1
 800e78a:	199b      	adds	r3, r3, r6
 800e78c:	0052      	lsls	r2, r2, #1
 800e78e:	086d      	lsrs	r5, r5, #1
 800e790:	2900      	cmp	r1, #0
 800e792:	d1f1      	bne.n	800e778 <__ieee754_sqrt+0x8c>
 800e794:	2520      	movs	r5, #32
 800e796:	2680      	movs	r6, #128	; 0x80
 800e798:	46ac      	mov	ip, r5
 800e79a:	9100      	str	r1, [sp, #0]
 800e79c:	0636      	lsls	r6, r6, #24
 800e79e:	9d00      	ldr	r5, [sp, #0]
 800e7a0:	1977      	adds	r7, r6, r5
 800e7a2:	4283      	cmp	r3, r0
 800e7a4:	dc02      	bgt.n	800e7ac <__ieee754_sqrt+0xc0>
 800e7a6:	d112      	bne.n	800e7ce <__ieee754_sqrt+0xe2>
 800e7a8:	4297      	cmp	r7, r2
 800e7aa:	d810      	bhi.n	800e7ce <__ieee754_sqrt+0xe2>
 800e7ac:	19bd      	adds	r5, r7, r6
 800e7ae:	9500      	str	r5, [sp, #0]
 800e7b0:	0005      	movs	r5, r0
 800e7b2:	2f00      	cmp	r7, #0
 800e7b4:	da03      	bge.n	800e7be <__ieee754_sqrt+0xd2>
 800e7b6:	9d00      	ldr	r5, [sp, #0]
 800e7b8:	43ed      	mvns	r5, r5
 800e7ba:	0fed      	lsrs	r5, r5, #31
 800e7bc:	1945      	adds	r5, r0, r5
 800e7be:	1a1b      	subs	r3, r3, r0
 800e7c0:	42ba      	cmp	r2, r7
 800e7c2:	4180      	sbcs	r0, r0
 800e7c4:	4240      	negs	r0, r0
 800e7c6:	1a1b      	subs	r3, r3, r0
 800e7c8:	0028      	movs	r0, r5
 800e7ca:	1bd2      	subs	r2, r2, r7
 800e7cc:	1989      	adds	r1, r1, r6
 800e7ce:	0fd5      	lsrs	r5, r2, #31
 800e7d0:	005b      	lsls	r3, r3, #1
 800e7d2:	18eb      	adds	r3, r5, r3
 800e7d4:	2501      	movs	r5, #1
 800e7d6:	426d      	negs	r5, r5
 800e7d8:	44ac      	add	ip, r5
 800e7da:	4665      	mov	r5, ip
 800e7dc:	0052      	lsls	r2, r2, #1
 800e7de:	0876      	lsrs	r6, r6, #1
 800e7e0:	2d00      	cmp	r5, #0
 800e7e2:	d1dc      	bne.n	800e79e <__ieee754_sqrt+0xb2>
 800e7e4:	4313      	orrs	r3, r2
 800e7e6:	d003      	beq.n	800e7f0 <__ieee754_sqrt+0x104>
 800e7e8:	1c4b      	adds	r3, r1, #1
 800e7ea:	d127      	bne.n	800e83c <__ieee754_sqrt+0x150>
 800e7ec:	4661      	mov	r1, ip
 800e7ee:	3401      	adds	r4, #1
 800e7f0:	4b16      	ldr	r3, [pc, #88]	; (800e84c <__ieee754_sqrt+0x160>)
 800e7f2:	1060      	asrs	r0, r4, #1
 800e7f4:	18c0      	adds	r0, r0, r3
 800e7f6:	0849      	lsrs	r1, r1, #1
 800e7f8:	07e3      	lsls	r3, r4, #31
 800e7fa:	d502      	bpl.n	800e802 <__ieee754_sqrt+0x116>
 800e7fc:	2380      	movs	r3, #128	; 0x80
 800e7fe:	061b      	lsls	r3, r3, #24
 800e800:	4319      	orrs	r1, r3
 800e802:	9b01      	ldr	r3, [sp, #4]
 800e804:	000d      	movs	r5, r1
 800e806:	051c      	lsls	r4, r3, #20
 800e808:	1823      	adds	r3, r4, r0
 800e80a:	001c      	movs	r4, r3
 800e80c:	e782      	b.n	800e714 <__ieee754_sqrt+0x28>
 800e80e:	0ad1      	lsrs	r1, r2, #11
 800e810:	3b15      	subs	r3, #21
 800e812:	0552      	lsls	r2, r2, #21
 800e814:	2900      	cmp	r1, #0
 800e816:	d0fa      	beq.n	800e80e <__ieee754_sqrt+0x122>
 800e818:	2480      	movs	r4, #128	; 0x80
 800e81a:	0364      	lsls	r4, r4, #13
 800e81c:	4221      	tst	r1, r4
 800e81e:	d00a      	beq.n	800e836 <__ieee754_sqrt+0x14a>
 800e820:	2420      	movs	r4, #32
 800e822:	0016      	movs	r6, r2
 800e824:	1a24      	subs	r4, r4, r0
 800e826:	40e6      	lsrs	r6, r4
 800e828:	1e45      	subs	r5, r0, #1
 800e82a:	4082      	lsls	r2, r0
 800e82c:	4331      	orrs	r1, r6
 800e82e:	1b58      	subs	r0, r3, r5
 800e830:	e78a      	b.n	800e748 <__ieee754_sqrt+0x5c>
 800e832:	2300      	movs	r3, #0
 800e834:	e7ee      	b.n	800e814 <__ieee754_sqrt+0x128>
 800e836:	0049      	lsls	r1, r1, #1
 800e838:	3001      	adds	r0, #1
 800e83a:	e7ef      	b.n	800e81c <__ieee754_sqrt+0x130>
 800e83c:	2301      	movs	r3, #1
 800e83e:	3101      	adds	r1, #1
 800e840:	4399      	bics	r1, r3
 800e842:	e7d5      	b.n	800e7f0 <__ieee754_sqrt+0x104>
 800e844:	7ff00000 	.word	0x7ff00000
 800e848:	fffffc01 	.word	0xfffffc01
 800e84c:	3fe00000 	.word	0x3fe00000

0800e850 <fabs>:
 800e850:	0049      	lsls	r1, r1, #1
 800e852:	084b      	lsrs	r3, r1, #1
 800e854:	0019      	movs	r1, r3
 800e856:	4770      	bx	lr

0800e858 <finite>:
 800e858:	0048      	lsls	r0, r1, #1
 800e85a:	4b02      	ldr	r3, [pc, #8]	; (800e864 <finite+0xc>)
 800e85c:	0840      	lsrs	r0, r0, #1
 800e85e:	18c0      	adds	r0, r0, r3
 800e860:	0fc0      	lsrs	r0, r0, #31
 800e862:	4770      	bx	lr
 800e864:	80100000 	.word	0x80100000

0800e868 <matherr>:
 800e868:	2000      	movs	r0, #0
 800e86a:	4770      	bx	lr

0800e86c <nan>:
 800e86c:	2000      	movs	r0, #0
 800e86e:	4901      	ldr	r1, [pc, #4]	; (800e874 <nan+0x8>)
 800e870:	4770      	bx	lr
 800e872:	46c0      	nop			; (mov r8, r8)
 800e874:	7ff80000 	.word	0x7ff80000

0800e878 <rint>:
 800e878:	b5f0      	push	{r4, r5, r6, r7, lr}
 800e87a:	004a      	lsls	r2, r1, #1
 800e87c:	4e3e      	ldr	r6, [pc, #248]	; (800e978 <rint+0x100>)
 800e87e:	0d52      	lsrs	r2, r2, #21
 800e880:	b085      	sub	sp, #20
 800e882:	1996      	adds	r6, r2, r6
 800e884:	000d      	movs	r5, r1
 800e886:	9101      	str	r1, [sp, #4]
 800e888:	0003      	movs	r3, r0
 800e88a:	0fcc      	lsrs	r4, r1, #31
 800e88c:	2e13      	cmp	r6, #19
 800e88e:	dc57      	bgt.n	800e940 <rint+0xc8>
 800e890:	2e00      	cmp	r6, #0
 800e892:	da2a      	bge.n	800e8ea <rint+0x72>
 800e894:	004a      	lsls	r2, r1, #1
 800e896:	0852      	lsrs	r2, r2, #1
 800e898:	4302      	orrs	r2, r0
 800e89a:	d024      	beq.n	800e8e6 <rint+0x6e>
 800e89c:	030a      	lsls	r2, r1, #12
 800e89e:	0b12      	lsrs	r2, r2, #12
 800e8a0:	4302      	orrs	r2, r0
 800e8a2:	4253      	negs	r3, r2
 800e8a4:	4313      	orrs	r3, r2
 800e8a6:	2280      	movs	r2, #128	; 0x80
 800e8a8:	0c4d      	lsrs	r5, r1, #17
 800e8aa:	0312      	lsls	r2, r2, #12
 800e8ac:	0b1b      	lsrs	r3, r3, #12
 800e8ae:	4013      	ands	r3, r2
 800e8b0:	046d      	lsls	r5, r5, #17
 800e8b2:	432b      	orrs	r3, r5
 800e8b4:	0019      	movs	r1, r3
 800e8b6:	4b31      	ldr	r3, [pc, #196]	; (800e97c <rint+0x104>)
 800e8b8:	00e2      	lsls	r2, r4, #3
 800e8ba:	189b      	adds	r3, r3, r2
 800e8bc:	681e      	ldr	r6, [r3, #0]
 800e8be:	685f      	ldr	r7, [r3, #4]
 800e8c0:	0002      	movs	r2, r0
 800e8c2:	000b      	movs	r3, r1
 800e8c4:	0030      	movs	r0, r6
 800e8c6:	0039      	movs	r1, r7
 800e8c8:	f7f2 fe34 	bl	8001534 <__aeabi_dadd>
 800e8cc:	9002      	str	r0, [sp, #8]
 800e8ce:	9103      	str	r1, [sp, #12]
 800e8d0:	9802      	ldr	r0, [sp, #8]
 800e8d2:	9903      	ldr	r1, [sp, #12]
 800e8d4:	003b      	movs	r3, r7
 800e8d6:	0032      	movs	r2, r6
 800e8d8:	f7f3 ffc4 	bl	8002864 <__aeabi_dsub>
 800e8dc:	004b      	lsls	r3, r1, #1
 800e8de:	085b      	lsrs	r3, r3, #1
 800e8e0:	07e4      	lsls	r4, r4, #31
 800e8e2:	4323      	orrs	r3, r4
 800e8e4:	0019      	movs	r1, r3
 800e8e6:	b005      	add	sp, #20
 800e8e8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e8ea:	4a25      	ldr	r2, [pc, #148]	; (800e980 <rint+0x108>)
 800e8ec:	4132      	asrs	r2, r6
 800e8ee:	0017      	movs	r7, r2
 800e8f0:	400f      	ands	r7, r1
 800e8f2:	4307      	orrs	r7, r0
 800e8f4:	d0f7      	beq.n	800e8e6 <rint+0x6e>
 800e8f6:	0852      	lsrs	r2, r2, #1
 800e8f8:	0011      	movs	r1, r2
 800e8fa:	4029      	ands	r1, r5
 800e8fc:	430b      	orrs	r3, r1
 800e8fe:	d00a      	beq.n	800e916 <rint+0x9e>
 800e900:	2300      	movs	r3, #0
 800e902:	2e13      	cmp	r6, #19
 800e904:	d101      	bne.n	800e90a <rint+0x92>
 800e906:	2380      	movs	r3, #128	; 0x80
 800e908:	061b      	lsls	r3, r3, #24
 800e90a:	2780      	movs	r7, #128	; 0x80
 800e90c:	02ff      	lsls	r7, r7, #11
 800e90e:	4137      	asrs	r7, r6
 800e910:	4395      	bics	r5, r2
 800e912:	432f      	orrs	r7, r5
 800e914:	9701      	str	r7, [sp, #4]
 800e916:	9901      	ldr	r1, [sp, #4]
 800e918:	001a      	movs	r2, r3
 800e91a:	000b      	movs	r3, r1
 800e91c:	4917      	ldr	r1, [pc, #92]	; (800e97c <rint+0x104>)
 800e91e:	00e4      	lsls	r4, r4, #3
 800e920:	190c      	adds	r4, r1, r4
 800e922:	6865      	ldr	r5, [r4, #4]
 800e924:	6824      	ldr	r4, [r4, #0]
 800e926:	0020      	movs	r0, r4
 800e928:	0029      	movs	r1, r5
 800e92a:	f7f2 fe03 	bl	8001534 <__aeabi_dadd>
 800e92e:	9002      	str	r0, [sp, #8]
 800e930:	9103      	str	r1, [sp, #12]
 800e932:	9802      	ldr	r0, [sp, #8]
 800e934:	9903      	ldr	r1, [sp, #12]
 800e936:	0022      	movs	r2, r4
 800e938:	002b      	movs	r3, r5
 800e93a:	f7f3 ff93 	bl	8002864 <__aeabi_dsub>
 800e93e:	e7d2      	b.n	800e8e6 <rint+0x6e>
 800e940:	2e33      	cmp	r6, #51	; 0x33
 800e942:	dd08      	ble.n	800e956 <rint+0xde>
 800e944:	2380      	movs	r3, #128	; 0x80
 800e946:	00db      	lsls	r3, r3, #3
 800e948:	429e      	cmp	r6, r3
 800e94a:	d1cc      	bne.n	800e8e6 <rint+0x6e>
 800e94c:	0002      	movs	r2, r0
 800e94e:	000b      	movs	r3, r1
 800e950:	f7f2 fdf0 	bl	8001534 <__aeabi_dadd>
 800e954:	e7c7      	b.n	800e8e6 <rint+0x6e>
 800e956:	2601      	movs	r6, #1
 800e958:	4d0a      	ldr	r5, [pc, #40]	; (800e984 <rint+0x10c>)
 800e95a:	4276      	negs	r6, r6
 800e95c:	1952      	adds	r2, r2, r5
 800e95e:	40d6      	lsrs	r6, r2
 800e960:	4206      	tst	r6, r0
 800e962:	d0c0      	beq.n	800e8e6 <rint+0x6e>
 800e964:	0876      	lsrs	r6, r6, #1
 800e966:	4206      	tst	r6, r0
 800e968:	d0d5      	beq.n	800e916 <rint+0x9e>
 800e96a:	2180      	movs	r1, #128	; 0x80
 800e96c:	05c9      	lsls	r1, r1, #23
 800e96e:	4111      	asrs	r1, r2
 800e970:	43b3      	bics	r3, r6
 800e972:	430b      	orrs	r3, r1
 800e974:	e7cf      	b.n	800e916 <rint+0x9e>
 800e976:	46c0      	nop			; (mov r8, r8)
 800e978:	fffffc01 	.word	0xfffffc01
 800e97c:	0800f550 	.word	0x0800f550
 800e980:	000fffff 	.word	0x000fffff
 800e984:	fffffbed 	.word	0xfffffbed

0800e988 <scalbn>:
 800e988:	004b      	lsls	r3, r1, #1
 800e98a:	b570      	push	{r4, r5, r6, lr}
 800e98c:	0d5b      	lsrs	r3, r3, #21
 800e98e:	0014      	movs	r4, r2
 800e990:	000a      	movs	r2, r1
 800e992:	2b00      	cmp	r3, #0
 800e994:	d10d      	bne.n	800e9b2 <scalbn+0x2a>
 800e996:	004b      	lsls	r3, r1, #1
 800e998:	085b      	lsrs	r3, r3, #1
 800e99a:	4303      	orrs	r3, r0
 800e99c:	d010      	beq.n	800e9c0 <scalbn+0x38>
 800e99e:	4b21      	ldr	r3, [pc, #132]	; (800ea24 <scalbn+0x9c>)
 800e9a0:	2200      	movs	r2, #0
 800e9a2:	f7f3 fced 	bl	8002380 <__aeabi_dmul>
 800e9a6:	4b20      	ldr	r3, [pc, #128]	; (800ea28 <scalbn+0xa0>)
 800e9a8:	429c      	cmp	r4, r3
 800e9aa:	da0a      	bge.n	800e9c2 <scalbn+0x3a>
 800e9ac:	4a1f      	ldr	r2, [pc, #124]	; (800ea2c <scalbn+0xa4>)
 800e9ae:	4b20      	ldr	r3, [pc, #128]	; (800ea30 <scalbn+0xa8>)
 800e9b0:	e017      	b.n	800e9e2 <scalbn+0x5a>
 800e9b2:	4d20      	ldr	r5, [pc, #128]	; (800ea34 <scalbn+0xac>)
 800e9b4:	42ab      	cmp	r3, r5
 800e9b6:	d108      	bne.n	800e9ca <scalbn+0x42>
 800e9b8:	0002      	movs	r2, r0
 800e9ba:	000b      	movs	r3, r1
 800e9bc:	f7f2 fdba 	bl	8001534 <__aeabi_dadd>
 800e9c0:	bd70      	pop	{r4, r5, r6, pc}
 800e9c2:	000a      	movs	r2, r1
 800e9c4:	004b      	lsls	r3, r1, #1
 800e9c6:	0d5b      	lsrs	r3, r3, #21
 800e9c8:	3b36      	subs	r3, #54	; 0x36
 800e9ca:	4d1b      	ldr	r5, [pc, #108]	; (800ea38 <scalbn+0xb0>)
 800e9cc:	18e3      	adds	r3, r4, r3
 800e9ce:	42ab      	cmp	r3, r5
 800e9d0:	dd0a      	ble.n	800e9e8 <scalbn+0x60>
 800e9d2:	0002      	movs	r2, r0
 800e9d4:	000b      	movs	r3, r1
 800e9d6:	4819      	ldr	r0, [pc, #100]	; (800ea3c <scalbn+0xb4>)
 800e9d8:	4919      	ldr	r1, [pc, #100]	; (800ea40 <scalbn+0xb8>)
 800e9da:	f000 f839 	bl	800ea50 <copysign>
 800e9de:	4a17      	ldr	r2, [pc, #92]	; (800ea3c <scalbn+0xb4>)
 800e9e0:	4b17      	ldr	r3, [pc, #92]	; (800ea40 <scalbn+0xb8>)
 800e9e2:	f7f3 fccd 	bl	8002380 <__aeabi_dmul>
 800e9e6:	e7eb      	b.n	800e9c0 <scalbn+0x38>
 800e9e8:	2b00      	cmp	r3, #0
 800e9ea:	dd05      	ble.n	800e9f8 <scalbn+0x70>
 800e9ec:	4c15      	ldr	r4, [pc, #84]	; (800ea44 <scalbn+0xbc>)
 800e9ee:	051b      	lsls	r3, r3, #20
 800e9f0:	4022      	ands	r2, r4
 800e9f2:	431a      	orrs	r2, r3
 800e9f4:	0011      	movs	r1, r2
 800e9f6:	e7e3      	b.n	800e9c0 <scalbn+0x38>
 800e9f8:	001d      	movs	r5, r3
 800e9fa:	3535      	adds	r5, #53	; 0x35
 800e9fc:	da09      	bge.n	800ea12 <scalbn+0x8a>
 800e9fe:	4b12      	ldr	r3, [pc, #72]	; (800ea48 <scalbn+0xc0>)
 800ea00:	0002      	movs	r2, r0
 800ea02:	429c      	cmp	r4, r3
 800ea04:	dce6      	bgt.n	800e9d4 <scalbn+0x4c>
 800ea06:	000b      	movs	r3, r1
 800ea08:	4808      	ldr	r0, [pc, #32]	; (800ea2c <scalbn+0xa4>)
 800ea0a:	4909      	ldr	r1, [pc, #36]	; (800ea30 <scalbn+0xa8>)
 800ea0c:	f000 f820 	bl	800ea50 <copysign>
 800ea10:	e7cc      	b.n	800e9ac <scalbn+0x24>
 800ea12:	4c0c      	ldr	r4, [pc, #48]	; (800ea44 <scalbn+0xbc>)
 800ea14:	3336      	adds	r3, #54	; 0x36
 800ea16:	4022      	ands	r2, r4
 800ea18:	051b      	lsls	r3, r3, #20
 800ea1a:	4313      	orrs	r3, r2
 800ea1c:	0019      	movs	r1, r3
 800ea1e:	2200      	movs	r2, #0
 800ea20:	4b0a      	ldr	r3, [pc, #40]	; (800ea4c <scalbn+0xc4>)
 800ea22:	e7de      	b.n	800e9e2 <scalbn+0x5a>
 800ea24:	43500000 	.word	0x43500000
 800ea28:	ffff3cb0 	.word	0xffff3cb0
 800ea2c:	c2f8f359 	.word	0xc2f8f359
 800ea30:	01a56e1f 	.word	0x01a56e1f
 800ea34:	000007ff 	.word	0x000007ff
 800ea38:	000007fe 	.word	0x000007fe
 800ea3c:	8800759c 	.word	0x8800759c
 800ea40:	7e37e43c 	.word	0x7e37e43c
 800ea44:	800fffff 	.word	0x800fffff
 800ea48:	0000c350 	.word	0x0000c350
 800ea4c:	3c900000 	.word	0x3c900000

0800ea50 <copysign>:
 800ea50:	b530      	push	{r4, r5, lr}
 800ea52:	004a      	lsls	r2, r1, #1
 800ea54:	0fdb      	lsrs	r3, r3, #31
 800ea56:	07db      	lsls	r3, r3, #31
 800ea58:	0852      	lsrs	r2, r2, #1
 800ea5a:	431a      	orrs	r2, r3
 800ea5c:	0011      	movs	r1, r2
 800ea5e:	bd30      	pop	{r4, r5, pc}

0800ea60 <_init>:
 800ea60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ea62:	46c0      	nop			; (mov r8, r8)
 800ea64:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ea66:	bc08      	pop	{r3}
 800ea68:	469e      	mov	lr, r3
 800ea6a:	4770      	bx	lr

0800ea6c <_fini>:
 800ea6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ea6e:	46c0      	nop			; (mov r8, r8)
 800ea70:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ea72:	bc08      	pop	{r3}
 800ea74:	469e      	mov	lr, r3
 800ea76:	4770      	bx	lr
