// Seed: 3461959691
module module_0 (
    input tri1 id_0,
    output wor id_1,
    input tri id_2,
    output tri id_3,
    input supply1 id_4,
    input tri0 id_5,
    output tri1 id_6
);
  assign id_6 = id_0;
  assign id_6 = 1 ? 1'd0 : id_0;
  struct packed {
    logic [-1 : 1 'b0] id_8;
    id_9 id_10;
  } id_11 = id_0;
  logic [7:0] id_12;
  assign id_12[-1'b0] = id_0#(.id_4(""));
  initial begin : LABEL_0
    if (1) begin : LABEL_1
      id_11 <= 1;
    end
  end
endmodule
module module_1 (
    input supply0 id_0,
    input wor id_1,
    input wand id_2,
    input wand id_3,
    input tri id_4,
    input wand id_5,
    input tri1 id_6,
    output tri1 id_7,
    output uwire id_8,
    output wor id_9,
    input supply0 id_10,
    input supply0 id_11,
    output supply1 id_12,
    output supply0 id_13,
    output wor id_14,
    input wor id_15,
    output uwire id_16,
    input wor id_17,
    output wor id_18,
    output tri id_19
    , id_22,
    output wire id_20
);
  wire id_23;
  module_0 modCall_1 (
      id_0,
      id_13,
      id_11,
      id_20,
      id_11,
      id_0,
      id_13
  );
  wire id_24;
  ;
endmodule
