Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Tue Sep  8 18:13:30 2020
| Host         : Gertrude running 64-bit Ubuntu 20.04.1 LTS
| Command      : report_control_sets -verbose -file system_control_sets_placed.rpt
| Design       : system
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    25 |
|    Minimum number of control sets                        |    25 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   159 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    25 |
| >= 0 to < 4        |    21 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     0 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              37 |           27 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              12 |            7 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------+-----------------------------+------------------+------------------+----------------+--------------+
|               Clock Signal               |        Enable Signal        | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------------------+-----------------------------+------------------+------------------+----------------+--------------+
|  genblk1[16].nolabel_line42/clkOut_reg_0 |                             |                  |                1 |              1 |         1.00 |
|  genblk1[3].nolabel_line42/clkOut_reg_0  |                             |                  |                1 |              1 |         1.00 |
|  genblk1[10].nolabel_line42/clkOut_reg_0 |                             |                  |                1 |              1 |         1.00 |
|  genblk1[1].nolabel_line42/clkOut_reg_0  |                             |                  |                1 |              1 |         1.00 |
|  genblk1[5].nolabel_line42/clkOut_reg_0  |                             |                  |                1 |              1 |         1.00 |
|  genblk1[2].nolabel_line42/clkOut_reg_0  |                             |                  |                1 |              1 |         1.00 |
|  genblk1[11].nolabel_line42/clkOut_reg_0 |                             |                  |                1 |              1 |         1.00 |
|  genblk1[17].nolabel_line42/clkOut_reg_0 | nolabel_line56/Q_i_1__5_n_0 |                  |                1 |              1 |         1.00 |
|  genblk1[17].nolabel_line42/clkOut_reg_0 | nolabel_line54/p_0_in       |                  |                1 |              1 |         1.00 |
|  genblk1[17].nolabel_line42/clkOut_reg_0 | nolabel_line57/Q_i_1__6_n_0 |                  |                1 |              1 |         1.00 |
|  genblk1[17].nolabel_line42/clkOut_reg_0 | nolabel_line55/Q_i_1__4_n_0 |                  |                1 |              1 |         1.00 |
|  genblk1[4].nolabel_line42/clkOut_reg_0  |                             |                  |                1 |              1 |         1.00 |
|  genblk1[15].nolabel_line42/clkOut_reg_0 |                             |                  |                1 |              1 |         1.00 |
|  genblk1[14].nolabel_line42/clkOut_reg_0 |                             |                  |                1 |              1 |         1.00 |
|  genblk1[13].nolabel_line42/clkOut_reg_0 |                             |                  |                1 |              1 |         1.00 |
|  genblk1[12].nolabel_line42/clkOut_reg_0 |                             |                  |                1 |              1 |         1.00 |
|  genblk1[9].nolabel_line42/clkOut_reg_0  |                             |                  |                1 |              1 |         1.00 |
|  genblk1[8].nolabel_line42/clkOut_reg_0  |                             |                  |                1 |              1 |         1.00 |
|  genblk1[7].nolabel_line42/clkOut_reg_0  |                             |                  |                1 |              1 |         1.00 |
|  genblk1[6].nolabel_line42/clkOut_reg_0  |                             |                  |                1 |              1 |         1.00 |
|  genblk1[0].nolabel_line42/clkOut        |                             |                  |                1 |              1 |         1.00 |
|  genblk1[18].nolabel_line42/CLK          |                             |                  |                1 |              4 |         4.00 |
|  genblk1[17].nolabel_line42/clkOut_reg_0 |                             |                  |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG                           | nolabel_line59/E[0]         |                  |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                           |                             |                  |                6 |             11 |         1.83 |
+------------------------------------------+-----------------------------+------------------+------------------+----------------+--------------+


