Circuit,Area_um_2_,Total_Power_nW_,Delay_ps__Critical_Path
tanh_Config1_Approx_100_5bit_B_cir0,7.524,51.078,307
tanh_Config1_Approx_100_5bit_B_cir18,7.524,83.399,344
tanh_Config1_Approx_100_10_5bit_C_cir3,7.524,83.401,344
tanh_Config1_Approx_100_10_5bit_B_cir1,7.866,61.919,296
tanh_Config1_Approx_100_10_5bit_B_cir14,7.866,61.921,296
tanh_Config1_Approx_100_10_5bit_A_cir19,8.208,55.315,347
tanh_Config4_Approx_100_5bit_C_cir1,10.944,106.952,325
tanh_Config4_Approx_100_5bit_C_cir0,11.628,129.418,343
tanh_Config4_Approx_100_10_5bit_C_cir4,11.628,129.419,343
tanh_Config4_Approx_100_10_5bit_C_cir18,12.654,106.729,282
tanh_Config4_Approx_100_5bit_C_cir18,12.654,115.039,545
tanh_Config4_Approx_100_10_5bit_C_cir17,13.68,114.573,342
tanh_Config4_Approx_10_10_SL_5bit_C_cir14,13.68,114.574,342
tanh_Config4_Approx_100_10_5bit_C_cir0,13.68,118.638,348
tanh_Config4_Approx_100_10_5bit_C_cir11,13.68,118.639,348
tanh_Config3_Approx_100_10_5bit_C_cir10,18.126,239.844,329
tanh_Config3_Approx_100_10_5bit_C_cir1,18.126,239.989,329
tanh_Config1_Approx_100_10_5bit_A_cir14,4.788,40.357,236
tanh_Config1_Approx_100_10_5bit_B_cir17,5.13,39.114,336
tanh_Config1_Approx_100_10_5bit_A_cir0,5.472,52.639,234
tanh_Config1_Approx_100_5bit_B_cir13,5.472,55.743,262
tanh_Config1_Approx_100_10_5bit_A_cir1,5.472,55.745,262
tanh_Config4_Approx_100_10_5bit_C_cir10,9.576,85.684,296
tanh_Config4_Approx_100_10_5bit_C_cir16,10.26,100.45,296
tanh_Config4_Approx_100_10_5bit_C_cir14,10.602,82.917,336
tanh_Config3_Approx_100_10_5bit_C_cir6,16.074,206.411,334
tanh_Config3_Approx_100_10_5bit_C_cir4,16.074,206.555,334
tanh_Config3_Approx_100_10_5bit_C_cir0,16.074,222.238,392
tanh_Config3_Approx_100_10_5bit_C_cir19,22.572,264.047,850
tanh_Config3_Approx_10_10_SL_5bit_C_cir18,17.442,289.087,382
tanh_Config3_Approx_10_10_SL_5bit_C_cir4,20.862,286.977,685
tanh_Config2_Approx_100_5bit_C_cir15,20.52,311.028,631
tanh_Config4_Approx_10_10_SL_5bit_C_cir15,11.286,91.942,309
tanh_Config3_Approx_10_10_SL_5bit_C_cir17,17.1,187.206,352
tanh_Config3_Approx_10_10_SL_5bit_C_cir12,17.1,245.482,314
tanh_Config4_Approx_100_10_5bit_A_cir18,7.866,61.921,296
tanh_Config2_Approx_100_10_5bit_C_cir6,15.39,166.287,702
tanh_Config2_Approx_100_10_5bit_C_cir18,15.39,188.887,382
tanh_Config2_Approx_100_10_5bit_C_cir10,15.39,199.751,297
tanh_Config2_Approx_10_5bit_C_cir16,15.732,224.877,577
tanh_Config2_Approx_100_5bit_C_cir6,21.888,290.35,640
tanh_Config2_Approx_100_10_5bit_C_cir2,14.364,238.405,311
tanh_Config2_Approx_10_5bit_C_cir14,15.39,198.405,299
tanh_Config2_Approx_100_10_5bit_C_cir15,16.758,192.346,334
tanh_Config3_Approx_10_10_SL_5bit_C_cir8,16.758,221.878,303
tanh_Config3_Approx_100_10_5bit_C_cir18,16.758,223.696,319
tanh_Config2_Approx_100_5bit_C_cir16,17.442,261.283,651
tanh_Config2_Approx_10_10_SL_5bit_C_cir16,19.152,213.983,798
tanh_Config2_Approx_100_5bit_C_cir3,14.364,222.274,470
tanh_Config2_Approx_10_5bit_C_cir13,22.572,307.181,880
tanh_Config4_Approx_100_10_5bit_A_cir0,6.84,47.207,245
tanh_Config4_Approx_10_5bit_C_cir8,7.182,43.628,217
tanh_Config4_Approx_10_10_SL_5bit_C_cir5,7.182,43.631,217
tanh_Config4_Approx_100_5bit_A_cir11,7.524,83.438,358
tanh_Config4_Approx_10_10_SL_5bit_C_cir1,7.524,87.926,274
tanh_Config4_Approx_10_5bit_B_cir8,8.208,76.447,375
tanh_Config4_Approx_10_10_SL_5bit_B_cir16,8.208,83.855,375
tanh_Config4_Approx_100_10_5bit_B_cir7,8.208,85.453,286
tanh_Config4_Approx_100_5bit_B_cir11,8.208,93.251,286
tanh_Config4_Approx_10_5bit_C_cir18,8.55,76.177,309
tanh_Config2_Approx_10_5bit_C_cir15,14.364,161.111,350
tanh_Config2_Approx_10_10_SL_5bit_C_cir5,21.204,230.167,1026
tanh_Config3_Approx_10_10_SL_5bit_C_cir6,14.706,272.792,476
tanh_Config3_Approx_10_10_SL_5bit_C_cir13,15.39,275.364,317
tanh_Config2_Approx_10_10_SL_5bit_C_cir18,17.442,241.947,416
tanh_Config2_Approx_10_10_SL_5bit_C_cir4,19.494,299.334,510
tanh_Config2_Approx_10_10_SL_5bit_C_cir17,22.572,298.121,886
tanh_Config2_Approx_100_10_5bit_C_cir0,12.654,148.725,391
tanh_Config2_Approx_10_10_SL_5bit_C_cir3,15.732,167.619,540
tanh_Config3_Approx_10_10_SL_5bit_C_cir7,16.074,213.91,389
tanh_Config2_Approx_100_10_5bit_C_cir13,14.022,176.341,302
tanh_Config2_Approx_100_5bit_C_cir17,14.706,178.481,280
tanh_Config2_Approx_10_5bit_C_cir4,14.706,180.922,267
tanh_Config2_Approx_10_10_SL_5bit_C_cir12,16.416,185.704,854
tanh_Config2_Approx_10_5bit_C_cir9,13.68,161.452,294
tanh_Config2_Approx_100_5bit_C_cir1,15.732,181.812,529
tanh_Config2_Approx_100_5bit_C_cir18,16.758,195.786,350
tanh_Config2_Approx_10_5bit_C_cir11,23.598,348.037,771
tanh_Config2_Approx_100_5bit_C_cir7,19.494,341.188,775
tanh_Config4_Approx_10_5bit_A_cir4,5.814,44.452,296
tanh_Config2_Approx_10_10_SL_5bit_C_cir14,14.706,189.405,330
tanh_Config2_Approx_10_10_SL_5bit_C_cir0,13.338,186.13,315
tanh_Config2_Approx_10_10_SL_5bit_C_cir8,16.758,209.23,328
tanh_Config2_Approx_10_5bit_C_cir1,11.628,136.836,302
tanh_Config2_Approx_100_10_5bit_C_cir5,12.996,155.36,294
tanh_Config2_Approx_10_10_SL_5bit_C_cir11,11.97,112.283,183
tanh_Config2_Approx_10_10_SL_5bit_C_cir7,13.338,199.277,285
tanh_Config2_Approx_10_10_SL_5bit_C_cir19,17.442,249.945,593
tanh_Config2_Approx_10_10_SL_5bit_C_cir2,15.048,213.948,311
tanh_Config2_Approx_10_10_SL_5bit_C_cir13,19.152,234.568,894
tanh_Config2_Approx_10_10_SL_5bit_C_cir1,10.944,159.904,275
tanh_Config2_Approx_10_5bit_B_cir1,11.286,110.243,268
tanh_Config2_Approx_100_10_5bit_B_cir10,11.286,118.626,273
tanh_Config2_Approx_10_5bit_B_cir10,10.944,107.624,255
tanh_Config2_Approx_100_5bit_A_cir10,10.26,106.569,183
tanh_Config2_Approx_100_10_5bit_B_cir7,10.944,102.686,273
tanh_Config2_Approx_10_10_SL_5bit_B_cir10,11.286,103.33,287
tanh_Config2_Approx_10_10_SL_5bit_B_cir8,13.68,173.938,448
tanh_Config2_Approx_100_5bit_A_cir1,8.55,111.214,245
tanh_Config2_Approx_10_10_SL_5bit_B_cir12,9.234,103.143,281
tanh_Config2_Approx_10_10_SL_5bit_B_cir13,9.234,130.99,258
tanh_Config2_Approx_10_10_SL_5bit_B_cir15,14.022,178.354,790
tanh_Config2_Approx_10_10_SL_5bit_A_cir6,10.26,127.936,238
tanh_Config2_Approx_10_10_SL_5bit_B_cir6,16.074,210.676,802
tanh_Config2_Approx_100_10_5bit_B_cir2,11.286,109.789,336
tanh_Config2_Approx_100_5bit_B_cir12,11.286,114.932,278
tanh_Config2_Approx_10_5bit_B_cir6,7.866,93.517,257
tanh_Config2_Approx_100_10_5bit_A_cir10,8.55,117.376,314
tanh_Config2_Approx_100_10_5bit_A_cir3,8.892,75.677,368
tanh_Config2_Approx_100_5bit_A_cir12,8.892,96.619,342
tanh_Config2_Approx_100_10_5bit_A_cir2,8.892,102.956,231
tanh_Config2_Approx_100_10_5bit_B_cir0,9.234,112.166,336
tanh_Config2_Approx_100_5bit_B_cir16,9.576,84.175,331
tanh_Config2_Approx_100_10_5bit_B_cir15,9.576,104.526,268
tanh_Config2_Approx_100_10_5bit_B_cir5,9.576,104.734,208
tanh_Config2_Approx_100_10_5bit_B_cir1,9.918,104.643,323
tanh_Config2_Approx_100_5bit_B_cir0,10.26,100.744,268
tanh_Config2_Approx_100_10_5bit_B_cir11,10.602,70.182,214
tanh_Config2_Approx_100_10_5bit_B_cir16,10.944,128.453,276
tanh_Config2_Approx_100_5bit_B_cir11,12.654,141.907,542
tanh_Config2_Approx_100_10_5bit_A_cir11,12.654,159.085,524
tanh_Config2_Approx_100_10_5bit_B_cir6,10.602,118.838,691
tanh_Config2_Approx_10_5bit_B_cir0,10.602,128.29,686
tanh_Config2_Approx_100_5bit_A_cir14,10.944,100.813,590
tanh_Config2_Approx_100_10_5bit_A_cir17,11.286,121.458,620
tanh_Config2_Approx_100_5bit_B_cir7,11.286,123.04,620
tanh_Config2_Approx_100_10_5bit_B_cir17,13.68,159.493,832
tanh_Config2_Approx_100_5bit_B_cir1,14.022,123.742,854
tanh_Config2_Approx_100_10_5bit_B_cir13,14.022,129.787,888
tanh_Config2_Approx_10_5bit_B_cir8,14.364,146.427,957
tanh_Config2_Approx_100_5bit_B_cir14,16.074,199.6,588
tanh_Config2_Approx_10_5bit_B_cir4,17.442,247.051,752
tanh_Config2_Approx_100_10_5bit_B_cir3,11.97,120.407,294
tanh_Config2_Approx_10_5bit_A_cir10,11.628,143.173,667
tanh_Config2_Approx_100_10_5bit_A_cir5,8.55,96.234,203
tanh_Config2_Approx_10_5bit_B_cir11,8.892,95.01,277
tanh_Config2_Approx_10_10_SL_5bit_A_cir11,8.892,105.548,269
tanh_Config2_Approx_10_10_SL_5bit_A_cir2,10.602,107.452,304
tanh_Config2_Approx_10_10_SL_5bit_A_cir0,8.55,97.227,333
tanh_Config2_Approx_10_10_SL_5bit_A_cir14,8.892,98.521,277
tanh_Config2_Approx_10_10_SL_5bit_A_cir18,9.234,116.97,379
tanh_Config2_Approx_10_10_SL_5bit_B_cir7,10.602,132.252,283
tanh_Config2_Approx_10_10_SL_5bit_A_cir1,12.654,186.705,438
tanh_Config2_Approx_100_10_5bit_A_cir4,9.234,86.489,280
tanh_Config2_Approx_10_5bit_A_cir12,8.208,73.397,339
tanh_Config2_Approx_10_5bit_A_cir16,8.892,84,206
tanh_Config2_Approx_10_10_SL_5bit_A_cir12,8.892,78.752,208
tanh_Config2_Approx_10_10_SL_5bit_A_cir13,13.68,167.229,653
tanh_Config2_Approx_10_5bit_A_cir2,7.524,57.478,196
tanh_Config2_Approx_100_10_5bit_A_cir1,8.55,56.94,196
tanh_Config2_Approx_10_5bit_B_cir13,9.234,92.46,253
tanh_Config2_Approx_100_5bit_A_cir0,9.918,103.233,447
tanh_Config2_Approx_100_5bit_A_cir6,10.602,112.675,540
tanh_Config2_Approx_100_10_5bit_A_cir0,10.602,112.821,540
tanh_Config2_Approx_100_10_5bit_A_cir14,10.602,122.71,388
tanh_Config2_Approx_10_5bit_B_cir5,10.944,65.526,427
tanh_Config2_Approx_100_10_5bit_A_cir13,12.312,128.443,648
tanh_Config2_Approx_100_10_5bit_A_cir12,12.312,128.487,648
tanh_Config2_Approx_10_5bit_A_cir13,8.208,97.035,296
tanh_Config2_Approx_100_5bit_A_cir19,8.892,85.86,203
tanh_Config2_Approx_10_5bit_A_cir18,11.286,135.778,573
tanh_Config2_Approx_10_10_SL_5bit_A_cir10,6.156,75.628,235
tanh_Config2_Approx_10_10_SL_5bit_A_cir5,6.156,79.1,235
tanh_Config2_Approx_100_10_5bit_B_cir9,9.576,87.917,215
tanh_Config2_Approx_100_5bit_B_cir10,9.576,109.334,608
tanh_Config2_Approx_100_5bit_A_cir4,8.55,101.623,436
