

================================================================
== Vivado HLS Report for 'L3_wlo'
================================================================
* Date:           Sun Jul 31 13:35:30 2022

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        dnn
* Solution:       wordlength_opt
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.614|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  680|  680|  680|  680|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+-----+-----+----------+-----------+-----------+------+----------+
        |           |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+-----+-----+----------+-----------+-----------+------+----------+
        |- layer_3  |  678|  678|       267|          4|          4|   104|    yes   |
        +-----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 267


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 269
* Pipeline : 1
  Pipeline-0 : II = 4, D = 267, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 269 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 132 
132 --> 133 
133 --> 134 
134 --> 135 
135 --> 136 
136 --> 137 
137 --> 138 
138 --> 139 
139 --> 140 
140 --> 141 
141 --> 142 
142 --> 143 
143 --> 144 
144 --> 145 
145 --> 146 
146 --> 147 
147 --> 148 
148 --> 149 
149 --> 150 
150 --> 151 
151 --> 152 
152 --> 153 
153 --> 154 
154 --> 155 
155 --> 156 
156 --> 157 
157 --> 158 
158 --> 159 
159 --> 160 
160 --> 161 
161 --> 162 
162 --> 163 
163 --> 164 
164 --> 165 
165 --> 166 
166 --> 167 
167 --> 168 
168 --> 169 
169 --> 170 
170 --> 171 
171 --> 172 
172 --> 173 
173 --> 174 
174 --> 175 
175 --> 176 
176 --> 177 
177 --> 178 
178 --> 179 
179 --> 180 
180 --> 181 
181 --> 182 
182 --> 183 
183 --> 184 
184 --> 185 
185 --> 186 
186 --> 187 
187 --> 188 
188 --> 189 
189 --> 190 
190 --> 191 
191 --> 192 
192 --> 193 
193 --> 194 
194 --> 195 
195 --> 196 
196 --> 197 
197 --> 198 
198 --> 199 
199 --> 200 
200 --> 201 
201 --> 202 
202 --> 203 
203 --> 204 
204 --> 205 
205 --> 206 
206 --> 207 
207 --> 208 
208 --> 209 
209 --> 210 
210 --> 211 
211 --> 212 
212 --> 213 
213 --> 214 
214 --> 215 
215 --> 216 
216 --> 217 
217 --> 218 
218 --> 219 
219 --> 220 
220 --> 221 
221 --> 222 
222 --> 223 
223 --> 224 
224 --> 225 
225 --> 226 
226 --> 227 
227 --> 228 
228 --> 229 
229 --> 230 
230 --> 231 
231 --> 232 
232 --> 233 
233 --> 234 
234 --> 235 
235 --> 236 
236 --> 237 
237 --> 238 
238 --> 239 
239 --> 240 
240 --> 241 
241 --> 242 
242 --> 243 
243 --> 244 
244 --> 245 
245 --> 246 
246 --> 247 
247 --> 248 
248 --> 249 
249 --> 250 
250 --> 251 
251 --> 252 
252 --> 253 
253 --> 254 
254 --> 255 
255 --> 256 
256 --> 257 
257 --> 258 
258 --> 259 
259 --> 260 
260 --> 261 
261 --> 262 
262 --> 263 
263 --> 264 
264 --> 265 
265 --> 266 
266 --> 267 
267 --> 268 
268 --> 2 
269 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 270 [1/1] (0.00ns)   --->   "%p_read_1 = call half @_ssdm_op_Read.ap_auto.half(half %p_read51)" [dnn/dnn.cpp:512]   --->   Operation 270 'read' 'p_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 271 [1/1] (0.00ns)   --->   "%p_read_2 = call half @_ssdm_op_Read.ap_auto.half(half %p_read50)" [dnn/dnn.cpp:512]   --->   Operation 271 'read' 'p_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 272 [1/1] (0.00ns)   --->   "%p_read_3 = call half @_ssdm_op_Read.ap_auto.half(half %p_read49)" [dnn/dnn.cpp:512]   --->   Operation 272 'read' 'p_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 273 [1/1] (0.00ns)   --->   "%p_read_4 = call half @_ssdm_op_Read.ap_auto.half(half %p_read48)" [dnn/dnn.cpp:512]   --->   Operation 273 'read' 'p_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 274 [1/1] (0.00ns)   --->   "%p_read_5 = call half @_ssdm_op_Read.ap_auto.half(half %p_read47)" [dnn/dnn.cpp:512]   --->   Operation 274 'read' 'p_read_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 275 [1/1] (0.00ns)   --->   "%p_read_6 = call half @_ssdm_op_Read.ap_auto.half(half %p_read46)" [dnn/dnn.cpp:512]   --->   Operation 275 'read' 'p_read_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 276 [1/1] (0.00ns)   --->   "%p_read_7 = call half @_ssdm_op_Read.ap_auto.half(half %p_read45)" [dnn/dnn.cpp:512]   --->   Operation 276 'read' 'p_read_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 277 [1/1] (0.00ns)   --->   "%p_read_8 = call half @_ssdm_op_Read.ap_auto.half(half %p_read44)" [dnn/dnn.cpp:512]   --->   Operation 277 'read' 'p_read_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 278 [1/1] (0.00ns)   --->   "%p_read_9 = call half @_ssdm_op_Read.ap_auto.half(half %p_read43)" [dnn/dnn.cpp:512]   --->   Operation 278 'read' 'p_read_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 279 [1/1] (0.00ns)   --->   "%p_read_10 = call half @_ssdm_op_Read.ap_auto.half(half %p_read42)" [dnn/dnn.cpp:512]   --->   Operation 279 'read' 'p_read_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 280 [1/1] (0.00ns)   --->   "%p_read_11 = call half @_ssdm_op_Read.ap_auto.half(half %p_read41)" [dnn/dnn.cpp:512]   --->   Operation 280 'read' 'p_read_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 281 [1/1] (0.00ns)   --->   "%p_read_12 = call half @_ssdm_op_Read.ap_auto.half(half %p_read40)" [dnn/dnn.cpp:512]   --->   Operation 281 'read' 'p_read_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 282 [1/1] (0.00ns)   --->   "%p_read_13 = call half @_ssdm_op_Read.ap_auto.half(half %p_read39)" [dnn/dnn.cpp:512]   --->   Operation 282 'read' 'p_read_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 283 [1/1] (0.00ns)   --->   "%p_read_14 = call half @_ssdm_op_Read.ap_auto.half(half %p_read38)" [dnn/dnn.cpp:512]   --->   Operation 283 'read' 'p_read_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 284 [1/1] (0.00ns)   --->   "%p_read_15 = call half @_ssdm_op_Read.ap_auto.half(half %p_read37)" [dnn/dnn.cpp:512]   --->   Operation 284 'read' 'p_read_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 285 [1/1] (0.00ns)   --->   "%p_read_16 = call half @_ssdm_op_Read.ap_auto.half(half %p_read36)" [dnn/dnn.cpp:512]   --->   Operation 285 'read' 'p_read_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 286 [1/1] (0.00ns)   --->   "%p_read_17 = call half @_ssdm_op_Read.ap_auto.half(half %p_read35)" [dnn/dnn.cpp:512]   --->   Operation 286 'read' 'p_read_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 287 [1/1] (0.00ns)   --->   "%p_read_18 = call half @_ssdm_op_Read.ap_auto.half(half %p_read34)" [dnn/dnn.cpp:512]   --->   Operation 287 'read' 'p_read_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 288 [1/1] (0.00ns)   --->   "%p_read_19 = call half @_ssdm_op_Read.ap_auto.half(half %p_read33)" [dnn/dnn.cpp:512]   --->   Operation 288 'read' 'p_read_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 289 [1/1] (0.00ns)   --->   "%p_read_20 = call half @_ssdm_op_Read.ap_auto.half(half %p_read32)" [dnn/dnn.cpp:512]   --->   Operation 289 'read' 'p_read_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 290 [1/1] (0.00ns)   --->   "%p_read_21 = call half @_ssdm_op_Read.ap_auto.half(half %p_read31)" [dnn/dnn.cpp:512]   --->   Operation 290 'read' 'p_read_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 291 [1/1] (0.00ns)   --->   "%p_read_22 = call half @_ssdm_op_Read.ap_auto.half(half %p_read30)" [dnn/dnn.cpp:512]   --->   Operation 291 'read' 'p_read_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 292 [1/1] (0.00ns)   --->   "%p_read_23 = call half @_ssdm_op_Read.ap_auto.half(half %p_read29)" [dnn/dnn.cpp:512]   --->   Operation 292 'read' 'p_read_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 293 [1/1] (0.00ns)   --->   "%p_read_24 = call half @_ssdm_op_Read.ap_auto.half(half %p_read28)" [dnn/dnn.cpp:512]   --->   Operation 293 'read' 'p_read_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 294 [1/1] (0.00ns)   --->   "%p_read_25 = call half @_ssdm_op_Read.ap_auto.half(half %p_read27)" [dnn/dnn.cpp:512]   --->   Operation 294 'read' 'p_read_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 295 [1/1] (0.00ns)   --->   "%p_read_26 = call half @_ssdm_op_Read.ap_auto.half(half %p_read26)" [dnn/dnn.cpp:512]   --->   Operation 295 'read' 'p_read_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 296 [1/1] (0.00ns)   --->   "%p_read_27 = call half @_ssdm_op_Read.ap_auto.half(half %p_read25)" [dnn/dnn.cpp:512]   --->   Operation 296 'read' 'p_read_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 297 [1/1] (0.00ns)   --->   "%p_read_28 = call half @_ssdm_op_Read.ap_auto.half(half %p_read24)" [dnn/dnn.cpp:512]   --->   Operation 297 'read' 'p_read_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 298 [1/1] (0.00ns)   --->   "%p_read_29 = call half @_ssdm_op_Read.ap_auto.half(half %p_read23)" [dnn/dnn.cpp:512]   --->   Operation 298 'read' 'p_read_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 299 [1/1] (0.00ns)   --->   "%p_read_30 = call half @_ssdm_op_Read.ap_auto.half(half %p_read22)" [dnn/dnn.cpp:512]   --->   Operation 299 'read' 'p_read_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 300 [1/1] (0.00ns)   --->   "%p_read_31 = call half @_ssdm_op_Read.ap_auto.half(half %p_read21)" [dnn/dnn.cpp:512]   --->   Operation 300 'read' 'p_read_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 301 [1/1] (0.00ns)   --->   "%p_read_32 = call half @_ssdm_op_Read.ap_auto.half(half %p_read20)" [dnn/dnn.cpp:512]   --->   Operation 301 'read' 'p_read_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 302 [1/1] (0.00ns)   --->   "%p_read_33 = call half @_ssdm_op_Read.ap_auto.half(half %p_read19)" [dnn/dnn.cpp:512]   --->   Operation 302 'read' 'p_read_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 303 [1/1] (0.00ns)   --->   "%p_read_34 = call half @_ssdm_op_Read.ap_auto.half(half %p_read18)" [dnn/dnn.cpp:512]   --->   Operation 303 'read' 'p_read_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 304 [1/1] (0.00ns)   --->   "%p_read_35 = call half @_ssdm_op_Read.ap_auto.half(half %p_read17)" [dnn/dnn.cpp:512]   --->   Operation 304 'read' 'p_read_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 305 [1/1] (0.00ns)   --->   "%p_read_36 = call half @_ssdm_op_Read.ap_auto.half(half %p_read16)" [dnn/dnn.cpp:512]   --->   Operation 305 'read' 'p_read_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 306 [1/1] (0.00ns)   --->   "%p_read_37 = call half @_ssdm_op_Read.ap_auto.half(half %p_read15)" [dnn/dnn.cpp:512]   --->   Operation 306 'read' 'p_read_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 307 [1/1] (0.00ns)   --->   "%p_read_38 = call half @_ssdm_op_Read.ap_auto.half(half %p_read14)" [dnn/dnn.cpp:512]   --->   Operation 307 'read' 'p_read_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 308 [1/1] (0.00ns)   --->   "%p_read_39 = call half @_ssdm_op_Read.ap_auto.half(half %p_read13)" [dnn/dnn.cpp:512]   --->   Operation 308 'read' 'p_read_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 309 [1/1] (0.00ns)   --->   "%p_read_40 = call half @_ssdm_op_Read.ap_auto.half(half %p_read12)" [dnn/dnn.cpp:512]   --->   Operation 309 'read' 'p_read_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 310 [1/1] (0.00ns)   --->   "%p_read_41 = call half @_ssdm_op_Read.ap_auto.half(half %p_read11)" [dnn/dnn.cpp:512]   --->   Operation 310 'read' 'p_read_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 311 [1/1] (0.00ns)   --->   "%p_read_42 = call half @_ssdm_op_Read.ap_auto.half(half %p_read10)" [dnn/dnn.cpp:512]   --->   Operation 311 'read' 'p_read_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 312 [1/1] (0.00ns)   --->   "%p_read_43 = call half @_ssdm_op_Read.ap_auto.half(half %p_read9)" [dnn/dnn.cpp:512]   --->   Operation 312 'read' 'p_read_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 313 [1/1] (0.00ns)   --->   "%p_read_44 = call half @_ssdm_op_Read.ap_auto.half(half %p_read8)" [dnn/dnn.cpp:512]   --->   Operation 313 'read' 'p_read_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 314 [1/1] (0.00ns)   --->   "%p_read_45 = call half @_ssdm_op_Read.ap_auto.half(half %p_read7)" [dnn/dnn.cpp:512]   --->   Operation 314 'read' 'p_read_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 315 [1/1] (0.00ns)   --->   "%p_read_46 = call half @_ssdm_op_Read.ap_auto.half(half %p_read6)" [dnn/dnn.cpp:512]   --->   Operation 315 'read' 'p_read_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 316 [1/1] (0.00ns)   --->   "%p_read_47 = call half @_ssdm_op_Read.ap_auto.half(half %p_read5)" [dnn/dnn.cpp:512]   --->   Operation 316 'read' 'p_read_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 317 [1/1] (0.00ns)   --->   "%p_read_48 = call half @_ssdm_op_Read.ap_auto.half(half %p_read4)" [dnn/dnn.cpp:512]   --->   Operation 317 'read' 'p_read_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 318 [1/1] (0.00ns)   --->   "%p_read_49 = call half @_ssdm_op_Read.ap_auto.half(half %p_read3)" [dnn/dnn.cpp:512]   --->   Operation 318 'read' 'p_read_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 319 [1/1] (0.00ns)   --->   "%p_read_50 = call half @_ssdm_op_Read.ap_auto.half(half %p_read2)" [dnn/dnn.cpp:512]   --->   Operation 319 'read' 'p_read_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 320 [1/1] (0.00ns)   --->   "%p_read_51 = call half @_ssdm_op_Read.ap_auto.half(half %p_read1)" [dnn/dnn.cpp:512]   --->   Operation 320 'read' 'p_read_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 321 [1/1] (0.00ns)   --->   "%p_read641 = call half @_ssdm_op_Read.ap_auto.half(half %p_read)" [dnn/dnn.cpp:512]   --->   Operation 321 'read' 'p_read641' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 322 [1/1] (1.76ns)   --->   "br label %1" [dnn/dnn.cpp:514]   --->   Operation 322 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 323 [1/1] (0.00ns)   --->   "%i_0 = phi i7 [ 0, %0 ], [ %i, %layer_3 ]"   --->   Operation 323 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 324 [1/1] (1.48ns)   --->   "%icmp_ln514 = icmp eq i7 %i_0, -24" [dnn/dnn.cpp:514]   --->   Operation 324 'icmp' 'icmp_ln514' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 325 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 104, i64 104, i64 104)"   --->   Operation 325 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 326 [1/1] (1.87ns)   --->   "%i = add i7 %i_0, 1" [dnn/dnn.cpp:514]   --->   Operation 326 'add' 'i' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 327 [1/1] (0.00ns)   --->   "br i1 %icmp_ln514, label %2, label %layer_3" [dnn/dnn.cpp:514]   --->   Operation 327 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 328 [1/1] (0.00ns)   --->   "%zext_ln518 = zext i7 %i_0 to i64" [dnn/dnn.cpp:518]   --->   Operation 328 'zext' 'zext_ln518' <Predicate = (!icmp_ln514)> <Delay = 0.00>
ST_2 : Operation 329 [1/1] (0.00ns)   --->   "%L2_WEIGHTS_0_addr = getelementptr [104 x half]* @L2_WEIGHTS_0, i64 0, i64 %zext_ln518" [dnn/dnn.cpp:520]   --->   Operation 329 'getelementptr' 'L2_WEIGHTS_0_addr' <Predicate = (!icmp_ln514)> <Delay = 0.00>
ST_2 : Operation 330 [2/2] (3.25ns)   --->   "%L2_WEIGHTS_0_load = load half* %L2_WEIGHTS_0_addr, align 2" [dnn/dnn.cpp:520]   --->   Operation 330 'load' 'L2_WEIGHTS_0_load' <Predicate = (!icmp_ln514)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 104> <ROM>
ST_2 : Operation 331 [1/1] (0.00ns)   --->   "%L2_WEIGHTS_1_addr = getelementptr [104 x half]* @L2_WEIGHTS_1, i64 0, i64 %zext_ln518" [dnn/dnn.cpp:520]   --->   Operation 331 'getelementptr' 'L2_WEIGHTS_1_addr' <Predicate = (!icmp_ln514)> <Delay = 0.00>
ST_2 : Operation 332 [2/2] (3.25ns)   --->   "%L2_WEIGHTS_1_load = load half* %L2_WEIGHTS_1_addr, align 2" [dnn/dnn.cpp:520]   --->   Operation 332 'load' 'L2_WEIGHTS_1_load' <Predicate = (!icmp_ln514)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 104> <ROM>
ST_2 : Operation 333 [1/1] (0.00ns)   --->   "%L2_WEIGHTS_2_addr = getelementptr [104 x half]* @L2_WEIGHTS_2, i64 0, i64 %zext_ln518" [dnn/dnn.cpp:520]   --->   Operation 333 'getelementptr' 'L2_WEIGHTS_2_addr' <Predicate = (!icmp_ln514)> <Delay = 0.00>
ST_2 : Operation 334 [2/2] (3.25ns)   --->   "%L2_WEIGHTS_2_load = load half* %L2_WEIGHTS_2_addr, align 2" [dnn/dnn.cpp:520]   --->   Operation 334 'load' 'L2_WEIGHTS_2_load' <Predicate = (!icmp_ln514)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 104> <ROM>
ST_2 : Operation 335 [1/1] (0.00ns)   --->   "%L2_WEIGHTS_3_addr = getelementptr [104 x half]* @L2_WEIGHTS_3, i64 0, i64 %zext_ln518" [dnn/dnn.cpp:520]   --->   Operation 335 'getelementptr' 'L2_WEIGHTS_3_addr' <Predicate = (!icmp_ln514)> <Delay = 0.00>
ST_2 : Operation 336 [2/2] (3.25ns)   --->   "%L2_WEIGHTS_3_load = load half* %L2_WEIGHTS_3_addr, align 2" [dnn/dnn.cpp:520]   --->   Operation 336 'load' 'L2_WEIGHTS_3_load' <Predicate = (!icmp_ln514)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 104> <ROM>
ST_2 : Operation 337 [1/1] (0.00ns)   --->   "%L2_WEIGHTS_4_addr = getelementptr [104 x half]* @L2_WEIGHTS_4, i64 0, i64 %zext_ln518" [dnn/dnn.cpp:520]   --->   Operation 337 'getelementptr' 'L2_WEIGHTS_4_addr' <Predicate = (!icmp_ln514)> <Delay = 0.00>
ST_2 : Operation 338 [2/2] (3.25ns)   --->   "%L2_WEIGHTS_4_load = load half* %L2_WEIGHTS_4_addr, align 2" [dnn/dnn.cpp:520]   --->   Operation 338 'load' 'L2_WEIGHTS_4_load' <Predicate = (!icmp_ln514)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 104> <ROM>
ST_2 : Operation 339 [1/1] (0.00ns)   --->   "%L2_WEIGHTS_5_addr = getelementptr [104 x half]* @L2_WEIGHTS_5, i64 0, i64 %zext_ln518" [dnn/dnn.cpp:520]   --->   Operation 339 'getelementptr' 'L2_WEIGHTS_5_addr' <Predicate = (!icmp_ln514)> <Delay = 0.00>
ST_2 : Operation 340 [2/2] (3.25ns)   --->   "%L2_WEIGHTS_5_load = load half* %L2_WEIGHTS_5_addr, align 2" [dnn/dnn.cpp:520]   --->   Operation 340 'load' 'L2_WEIGHTS_5_load' <Predicate = (!icmp_ln514)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 104> <ROM>
ST_2 : Operation 341 [1/1] (0.00ns)   --->   "%L2_WEIGHTS_6_addr = getelementptr [104 x half]* @L2_WEIGHTS_6, i64 0, i64 %zext_ln518" [dnn/dnn.cpp:520]   --->   Operation 341 'getelementptr' 'L2_WEIGHTS_6_addr' <Predicate = (!icmp_ln514)> <Delay = 0.00>
ST_2 : Operation 342 [2/2] (3.25ns)   --->   "%L2_WEIGHTS_6_load = load half* %L2_WEIGHTS_6_addr, align 2" [dnn/dnn.cpp:520]   --->   Operation 342 'load' 'L2_WEIGHTS_6_load' <Predicate = (!icmp_ln514)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 104> <ROM>
ST_2 : Operation 343 [1/1] (0.00ns)   --->   "%L2_WEIGHTS_7_addr = getelementptr [104 x half]* @L2_WEIGHTS_7, i64 0, i64 %zext_ln518" [dnn/dnn.cpp:520]   --->   Operation 343 'getelementptr' 'L2_WEIGHTS_7_addr' <Predicate = (!icmp_ln514)> <Delay = 0.00>
ST_2 : Operation 344 [2/2] (3.25ns)   --->   "%L2_WEIGHTS_7_load = load half* %L2_WEIGHTS_7_addr, align 2" [dnn/dnn.cpp:520]   --->   Operation 344 'load' 'L2_WEIGHTS_7_load' <Predicate = (!icmp_ln514)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 104> <ROM>
ST_2 : Operation 345 [1/1] (0.00ns)   --->   "%L2_WEIGHTS_8_addr = getelementptr [104 x half]* @L2_WEIGHTS_8, i64 0, i64 %zext_ln518" [dnn/dnn.cpp:520]   --->   Operation 345 'getelementptr' 'L2_WEIGHTS_8_addr' <Predicate = (!icmp_ln514)> <Delay = 0.00>
ST_2 : Operation 346 [2/2] (3.25ns)   --->   "%L2_WEIGHTS_8_load = load half* %L2_WEIGHTS_8_addr, align 2" [dnn/dnn.cpp:520]   --->   Operation 346 'load' 'L2_WEIGHTS_8_load' <Predicate = (!icmp_ln514)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 104> <ROM>
ST_2 : Operation 347 [1/1] (0.00ns)   --->   "%L2_WEIGHTS_9_addr = getelementptr [104 x half]* @L2_WEIGHTS_9, i64 0, i64 %zext_ln518" [dnn/dnn.cpp:520]   --->   Operation 347 'getelementptr' 'L2_WEIGHTS_9_addr' <Predicate = (!icmp_ln514)> <Delay = 0.00>
ST_2 : Operation 348 [2/2] (3.25ns)   --->   "%L2_WEIGHTS_9_load = load half* %L2_WEIGHTS_9_addr, align 2" [dnn/dnn.cpp:520]   --->   Operation 348 'load' 'L2_WEIGHTS_9_load' <Predicate = (!icmp_ln514)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 104> <ROM>
ST_2 : Operation 349 [1/1] (0.00ns)   --->   "%L2_WEIGHTS_10_addr = getelementptr [104 x half]* @L2_WEIGHTS_10, i64 0, i64 %zext_ln518" [dnn/dnn.cpp:520]   --->   Operation 349 'getelementptr' 'L2_WEIGHTS_10_addr' <Predicate = (!icmp_ln514)> <Delay = 0.00>
ST_2 : Operation 350 [2/2] (3.25ns)   --->   "%L2_WEIGHTS_10_load = load half* %L2_WEIGHTS_10_addr, align 2" [dnn/dnn.cpp:520]   --->   Operation 350 'load' 'L2_WEIGHTS_10_load' <Predicate = (!icmp_ln514)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 104> <ROM>
ST_2 : Operation 351 [1/1] (0.00ns)   --->   "%L2_WEIGHTS_11_addr = getelementptr [104 x half]* @L2_WEIGHTS_11, i64 0, i64 %zext_ln518" [dnn/dnn.cpp:520]   --->   Operation 351 'getelementptr' 'L2_WEIGHTS_11_addr' <Predicate = (!icmp_ln514)> <Delay = 0.00>
ST_2 : Operation 352 [2/2] (3.25ns)   --->   "%L2_WEIGHTS_11_load = load half* %L2_WEIGHTS_11_addr, align 2" [dnn/dnn.cpp:520]   --->   Operation 352 'load' 'L2_WEIGHTS_11_load' <Predicate = (!icmp_ln514)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 104> <ROM>
ST_2 : Operation 353 [1/1] (0.00ns)   --->   "%L2_WEIGHTS_12_addr = getelementptr [104 x half]* @L2_WEIGHTS_12, i64 0, i64 %zext_ln518" [dnn/dnn.cpp:520]   --->   Operation 353 'getelementptr' 'L2_WEIGHTS_12_addr' <Predicate = (!icmp_ln514)> <Delay = 0.00>
ST_2 : Operation 354 [2/2] (3.25ns)   --->   "%L2_WEIGHTS_12_load = load half* %L2_WEIGHTS_12_addr, align 2" [dnn/dnn.cpp:520]   --->   Operation 354 'load' 'L2_WEIGHTS_12_load' <Predicate = (!icmp_ln514)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 104> <ROM>
ST_2 : Operation 355 [1/1] (0.00ns)   --->   "%L2_WEIGHTS_13_addr = getelementptr [104 x half]* @L2_WEIGHTS_13, i64 0, i64 %zext_ln518" [dnn/dnn.cpp:520]   --->   Operation 355 'getelementptr' 'L2_WEIGHTS_13_addr' <Predicate = (!icmp_ln514)> <Delay = 0.00>
ST_2 : Operation 356 [2/2] (3.25ns)   --->   "%L2_WEIGHTS_13_load = load half* %L2_WEIGHTS_13_addr, align 2" [dnn/dnn.cpp:520]   --->   Operation 356 'load' 'L2_WEIGHTS_13_load' <Predicate = (!icmp_ln514)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 104> <ROM>
ST_2 : Operation 357 [1/1] (0.00ns)   --->   "%L2_WEIGHTS_14_addr = getelementptr [104 x half]* @L2_WEIGHTS_14, i64 0, i64 %zext_ln518" [dnn/dnn.cpp:520]   --->   Operation 357 'getelementptr' 'L2_WEIGHTS_14_addr' <Predicate = (!icmp_ln514)> <Delay = 0.00>
ST_2 : Operation 358 [2/2] (3.25ns)   --->   "%L2_WEIGHTS_14_load = load half* %L2_WEIGHTS_14_addr, align 2" [dnn/dnn.cpp:520]   --->   Operation 358 'load' 'L2_WEIGHTS_14_load' <Predicate = (!icmp_ln514)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 104> <ROM>
ST_2 : Operation 359 [1/1] (0.00ns)   --->   "%L2_WEIGHTS_15_addr = getelementptr [104 x half]* @L2_WEIGHTS_15, i64 0, i64 %zext_ln518" [dnn/dnn.cpp:520]   --->   Operation 359 'getelementptr' 'L2_WEIGHTS_15_addr' <Predicate = (!icmp_ln514)> <Delay = 0.00>
ST_2 : Operation 360 [2/2] (3.25ns)   --->   "%L2_WEIGHTS_15_load = load half* %L2_WEIGHTS_15_addr, align 2" [dnn/dnn.cpp:520]   --->   Operation 360 'load' 'L2_WEIGHTS_15_load' <Predicate = (!icmp_ln514)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 104> <ROM>
ST_2 : Operation 361 [1/1] (0.00ns)   --->   "%L2_WEIGHTS_16_addr = getelementptr [104 x half]* @L2_WEIGHTS_16, i64 0, i64 %zext_ln518" [dnn/dnn.cpp:520]   --->   Operation 361 'getelementptr' 'L2_WEIGHTS_16_addr' <Predicate = (!icmp_ln514)> <Delay = 0.00>
ST_2 : Operation 362 [2/2] (3.25ns)   --->   "%L2_WEIGHTS_16_load = load half* %L2_WEIGHTS_16_addr, align 2" [dnn/dnn.cpp:520]   --->   Operation 362 'load' 'L2_WEIGHTS_16_load' <Predicate = (!icmp_ln514)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 104> <ROM>
ST_2 : Operation 363 [1/1] (0.00ns)   --->   "%L2_WEIGHTS_17_addr = getelementptr [104 x half]* @L2_WEIGHTS_17, i64 0, i64 %zext_ln518" [dnn/dnn.cpp:520]   --->   Operation 363 'getelementptr' 'L2_WEIGHTS_17_addr' <Predicate = (!icmp_ln514)> <Delay = 0.00>
ST_2 : Operation 364 [2/2] (3.25ns)   --->   "%L2_WEIGHTS_17_load = load half* %L2_WEIGHTS_17_addr, align 2" [dnn/dnn.cpp:520]   --->   Operation 364 'load' 'L2_WEIGHTS_17_load' <Predicate = (!icmp_ln514)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 104> <ROM>
ST_2 : Operation 365 [1/1] (0.00ns)   --->   "%L2_WEIGHTS_18_addr = getelementptr [104 x half]* @L2_WEIGHTS_18, i64 0, i64 %zext_ln518" [dnn/dnn.cpp:520]   --->   Operation 365 'getelementptr' 'L2_WEIGHTS_18_addr' <Predicate = (!icmp_ln514)> <Delay = 0.00>
ST_2 : Operation 366 [2/2] (3.25ns)   --->   "%L2_WEIGHTS_18_load = load half* %L2_WEIGHTS_18_addr, align 2" [dnn/dnn.cpp:520]   --->   Operation 366 'load' 'L2_WEIGHTS_18_load' <Predicate = (!icmp_ln514)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 104> <ROM>
ST_2 : Operation 367 [1/1] (0.00ns)   --->   "%L2_WEIGHTS_19_addr = getelementptr [104 x half]* @L2_WEIGHTS_19, i64 0, i64 %zext_ln518" [dnn/dnn.cpp:520]   --->   Operation 367 'getelementptr' 'L2_WEIGHTS_19_addr' <Predicate = (!icmp_ln514)> <Delay = 0.00>
ST_2 : Operation 368 [2/2] (3.25ns)   --->   "%L2_WEIGHTS_19_load = load half* %L2_WEIGHTS_19_addr, align 2" [dnn/dnn.cpp:520]   --->   Operation 368 'load' 'L2_WEIGHTS_19_load' <Predicate = (!icmp_ln514)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 104> <ROM>
ST_2 : Operation 369 [1/1] (0.00ns)   --->   "%L2_WEIGHTS_20_addr = getelementptr [104 x half]* @L2_WEIGHTS_20, i64 0, i64 %zext_ln518" [dnn/dnn.cpp:520]   --->   Operation 369 'getelementptr' 'L2_WEIGHTS_20_addr' <Predicate = (!icmp_ln514)> <Delay = 0.00>
ST_2 : Operation 370 [2/2] (3.25ns)   --->   "%L2_WEIGHTS_20_load = load half* %L2_WEIGHTS_20_addr, align 2" [dnn/dnn.cpp:520]   --->   Operation 370 'load' 'L2_WEIGHTS_20_load' <Predicate = (!icmp_ln514)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 104> <ROM>
ST_2 : Operation 371 [1/1] (0.00ns)   --->   "%L2_WEIGHTS_21_addr = getelementptr [104 x half]* @L2_WEIGHTS_21, i64 0, i64 %zext_ln518" [dnn/dnn.cpp:520]   --->   Operation 371 'getelementptr' 'L2_WEIGHTS_21_addr' <Predicate = (!icmp_ln514)> <Delay = 0.00>
ST_2 : Operation 372 [2/2] (3.25ns)   --->   "%L2_WEIGHTS_21_load = load half* %L2_WEIGHTS_21_addr, align 2" [dnn/dnn.cpp:520]   --->   Operation 372 'load' 'L2_WEIGHTS_21_load' <Predicate = (!icmp_ln514)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 104> <ROM>
ST_2 : Operation 373 [1/1] (0.00ns)   --->   "%L2_WEIGHTS_22_addr = getelementptr [104 x half]* @L2_WEIGHTS_22, i64 0, i64 %zext_ln518" [dnn/dnn.cpp:520]   --->   Operation 373 'getelementptr' 'L2_WEIGHTS_22_addr' <Predicate = (!icmp_ln514)> <Delay = 0.00>
ST_2 : Operation 374 [2/2] (3.25ns)   --->   "%L2_WEIGHTS_22_load = load half* %L2_WEIGHTS_22_addr, align 2" [dnn/dnn.cpp:520]   --->   Operation 374 'load' 'L2_WEIGHTS_22_load' <Predicate = (!icmp_ln514)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 104> <ROM>
ST_2 : Operation 375 [1/1] (0.00ns)   --->   "%L2_WEIGHTS_23_addr = getelementptr [104 x half]* @L2_WEIGHTS_23, i64 0, i64 %zext_ln518" [dnn/dnn.cpp:520]   --->   Operation 375 'getelementptr' 'L2_WEIGHTS_23_addr' <Predicate = (!icmp_ln514)> <Delay = 0.00>
ST_2 : Operation 376 [2/2] (3.25ns)   --->   "%L2_WEIGHTS_23_load = load half* %L2_WEIGHTS_23_addr, align 2" [dnn/dnn.cpp:520]   --->   Operation 376 'load' 'L2_WEIGHTS_23_load' <Predicate = (!icmp_ln514)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 104> <ROM>
ST_2 : Operation 377 [1/1] (0.00ns)   --->   "%L2_WEIGHTS_24_addr = getelementptr [104 x half]* @L2_WEIGHTS_24, i64 0, i64 %zext_ln518" [dnn/dnn.cpp:520]   --->   Operation 377 'getelementptr' 'L2_WEIGHTS_24_addr' <Predicate = (!icmp_ln514)> <Delay = 0.00>
ST_2 : Operation 378 [2/2] (3.25ns)   --->   "%L2_WEIGHTS_24_load = load half* %L2_WEIGHTS_24_addr, align 2" [dnn/dnn.cpp:520]   --->   Operation 378 'load' 'L2_WEIGHTS_24_load' <Predicate = (!icmp_ln514)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 104> <ROM>
ST_2 : Operation 379 [1/1] (0.00ns)   --->   "%L2_WEIGHTS_25_addr = getelementptr [104 x half]* @L2_WEIGHTS_25, i64 0, i64 %zext_ln518" [dnn/dnn.cpp:520]   --->   Operation 379 'getelementptr' 'L2_WEIGHTS_25_addr' <Predicate = (!icmp_ln514)> <Delay = 0.00>
ST_2 : Operation 380 [2/2] (3.25ns)   --->   "%L2_WEIGHTS_25_load = load half* %L2_WEIGHTS_25_addr, align 2" [dnn/dnn.cpp:520]   --->   Operation 380 'load' 'L2_WEIGHTS_25_load' <Predicate = (!icmp_ln514)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 104> <ROM>
ST_2 : Operation 381 [1/1] (0.00ns)   --->   "%L2_WEIGHTS_26_addr = getelementptr [104 x half]* @L2_WEIGHTS_26, i64 0, i64 %zext_ln518" [dnn/dnn.cpp:520]   --->   Operation 381 'getelementptr' 'L2_WEIGHTS_26_addr' <Predicate = (!icmp_ln514)> <Delay = 0.00>
ST_2 : Operation 382 [2/2] (3.25ns)   --->   "%L2_WEIGHTS_26_load = load half* %L2_WEIGHTS_26_addr, align 2" [dnn/dnn.cpp:520]   --->   Operation 382 'load' 'L2_WEIGHTS_26_load' <Predicate = (!icmp_ln514)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 104> <ROM>
ST_2 : Operation 383 [1/1] (0.00ns)   --->   "%L2_WEIGHTS_27_addr = getelementptr [104 x half]* @L2_WEIGHTS_27, i64 0, i64 %zext_ln518" [dnn/dnn.cpp:520]   --->   Operation 383 'getelementptr' 'L2_WEIGHTS_27_addr' <Predicate = (!icmp_ln514)> <Delay = 0.00>
ST_2 : Operation 384 [2/2] (3.25ns)   --->   "%L2_WEIGHTS_27_load = load half* %L2_WEIGHTS_27_addr, align 2" [dnn/dnn.cpp:520]   --->   Operation 384 'load' 'L2_WEIGHTS_27_load' <Predicate = (!icmp_ln514)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 104> <ROM>
ST_2 : Operation 385 [1/1] (0.00ns)   --->   "%L2_WEIGHTS_28_addr = getelementptr [104 x half]* @L2_WEIGHTS_28, i64 0, i64 %zext_ln518" [dnn/dnn.cpp:520]   --->   Operation 385 'getelementptr' 'L2_WEIGHTS_28_addr' <Predicate = (!icmp_ln514)> <Delay = 0.00>
ST_2 : Operation 386 [2/2] (3.25ns)   --->   "%L2_WEIGHTS_28_load = load half* %L2_WEIGHTS_28_addr, align 2" [dnn/dnn.cpp:520]   --->   Operation 386 'load' 'L2_WEIGHTS_28_load' <Predicate = (!icmp_ln514)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 104> <ROM>
ST_2 : Operation 387 [1/1] (0.00ns)   --->   "%L2_WEIGHTS_29_addr = getelementptr [104 x half]* @L2_WEIGHTS_29, i64 0, i64 %zext_ln518" [dnn/dnn.cpp:520]   --->   Operation 387 'getelementptr' 'L2_WEIGHTS_29_addr' <Predicate = (!icmp_ln514)> <Delay = 0.00>
ST_2 : Operation 388 [2/2] (3.25ns)   --->   "%L2_WEIGHTS_29_load = load half* %L2_WEIGHTS_29_addr, align 2" [dnn/dnn.cpp:520]   --->   Operation 388 'load' 'L2_WEIGHTS_29_load' <Predicate = (!icmp_ln514)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 104> <ROM>
ST_2 : Operation 389 [1/1] (0.00ns)   --->   "%L2_WEIGHTS_30_addr = getelementptr [104 x half]* @L2_WEIGHTS_30, i64 0, i64 %zext_ln518" [dnn/dnn.cpp:520]   --->   Operation 389 'getelementptr' 'L2_WEIGHTS_30_addr' <Predicate = (!icmp_ln514)> <Delay = 0.00>
ST_2 : Operation 390 [2/2] (3.25ns)   --->   "%L2_WEIGHTS_30_load = load half* %L2_WEIGHTS_30_addr, align 2" [dnn/dnn.cpp:520]   --->   Operation 390 'load' 'L2_WEIGHTS_30_load' <Predicate = (!icmp_ln514)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 104> <ROM>
ST_2 : Operation 391 [1/1] (0.00ns)   --->   "%L2_WEIGHTS_31_addr = getelementptr [104 x half]* @L2_WEIGHTS_31, i64 0, i64 %zext_ln518" [dnn/dnn.cpp:520]   --->   Operation 391 'getelementptr' 'L2_WEIGHTS_31_addr' <Predicate = (!icmp_ln514)> <Delay = 0.00>
ST_2 : Operation 392 [2/2] (3.25ns)   --->   "%L2_WEIGHTS_31_load = load half* %L2_WEIGHTS_31_addr, align 2" [dnn/dnn.cpp:520]   --->   Operation 392 'load' 'L2_WEIGHTS_31_load' <Predicate = (!icmp_ln514)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 104> <ROM>
ST_2 : Operation 393 [1/1] (0.00ns)   --->   "%L2_WEIGHTS_32_addr = getelementptr [104 x half]* @L2_WEIGHTS_32, i64 0, i64 %zext_ln518" [dnn/dnn.cpp:520]   --->   Operation 393 'getelementptr' 'L2_WEIGHTS_32_addr' <Predicate = (!icmp_ln514)> <Delay = 0.00>
ST_2 : Operation 394 [2/2] (3.25ns)   --->   "%L2_WEIGHTS_32_load = load half* %L2_WEIGHTS_32_addr, align 2" [dnn/dnn.cpp:520]   --->   Operation 394 'load' 'L2_WEIGHTS_32_load' <Predicate = (!icmp_ln514)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 104> <ROM>
ST_2 : Operation 395 [1/1] (0.00ns)   --->   "%L2_WEIGHTS_33_addr = getelementptr [104 x half]* @L2_WEIGHTS_33, i64 0, i64 %zext_ln518" [dnn/dnn.cpp:520]   --->   Operation 395 'getelementptr' 'L2_WEIGHTS_33_addr' <Predicate = (!icmp_ln514)> <Delay = 0.00>
ST_2 : Operation 396 [2/2] (3.25ns)   --->   "%L2_WEIGHTS_33_load = load half* %L2_WEIGHTS_33_addr, align 2" [dnn/dnn.cpp:520]   --->   Operation 396 'load' 'L2_WEIGHTS_33_load' <Predicate = (!icmp_ln514)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 104> <ROM>
ST_2 : Operation 397 [1/1] (0.00ns)   --->   "%L2_WEIGHTS_34_addr = getelementptr [104 x half]* @L2_WEIGHTS_34, i64 0, i64 %zext_ln518" [dnn/dnn.cpp:520]   --->   Operation 397 'getelementptr' 'L2_WEIGHTS_34_addr' <Predicate = (!icmp_ln514)> <Delay = 0.00>
ST_2 : Operation 398 [2/2] (3.25ns)   --->   "%L2_WEIGHTS_34_load = load half* %L2_WEIGHTS_34_addr, align 2" [dnn/dnn.cpp:520]   --->   Operation 398 'load' 'L2_WEIGHTS_34_load' <Predicate = (!icmp_ln514)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 104> <ROM>
ST_2 : Operation 399 [1/1] (0.00ns)   --->   "%L2_WEIGHTS_35_addr = getelementptr [104 x half]* @L2_WEIGHTS_35, i64 0, i64 %zext_ln518" [dnn/dnn.cpp:520]   --->   Operation 399 'getelementptr' 'L2_WEIGHTS_35_addr' <Predicate = (!icmp_ln514)> <Delay = 0.00>
ST_2 : Operation 400 [2/2] (3.25ns)   --->   "%L2_WEIGHTS_35_load = load half* %L2_WEIGHTS_35_addr, align 2" [dnn/dnn.cpp:520]   --->   Operation 400 'load' 'L2_WEIGHTS_35_load' <Predicate = (!icmp_ln514)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 104> <ROM>
ST_2 : Operation 401 [1/1] (0.00ns)   --->   "%L2_WEIGHTS_36_addr = getelementptr [104 x half]* @L2_WEIGHTS_36, i64 0, i64 %zext_ln518" [dnn/dnn.cpp:520]   --->   Operation 401 'getelementptr' 'L2_WEIGHTS_36_addr' <Predicate = (!icmp_ln514)> <Delay = 0.00>
ST_2 : Operation 402 [2/2] (3.25ns)   --->   "%L2_WEIGHTS_36_load = load half* %L2_WEIGHTS_36_addr, align 2" [dnn/dnn.cpp:520]   --->   Operation 402 'load' 'L2_WEIGHTS_36_load' <Predicate = (!icmp_ln514)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 104> <ROM>
ST_2 : Operation 403 [1/1] (0.00ns)   --->   "%L2_WEIGHTS_37_addr = getelementptr [104 x half]* @L2_WEIGHTS_37, i64 0, i64 %zext_ln518" [dnn/dnn.cpp:520]   --->   Operation 403 'getelementptr' 'L2_WEIGHTS_37_addr' <Predicate = (!icmp_ln514)> <Delay = 0.00>
ST_2 : Operation 404 [2/2] (3.25ns)   --->   "%L2_WEIGHTS_37_load = load half* %L2_WEIGHTS_37_addr, align 2" [dnn/dnn.cpp:520]   --->   Operation 404 'load' 'L2_WEIGHTS_37_load' <Predicate = (!icmp_ln514)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 104> <ROM>
ST_2 : Operation 405 [1/1] (0.00ns)   --->   "%L2_WEIGHTS_38_addr = getelementptr [104 x half]* @L2_WEIGHTS_38, i64 0, i64 %zext_ln518" [dnn/dnn.cpp:520]   --->   Operation 405 'getelementptr' 'L2_WEIGHTS_38_addr' <Predicate = (!icmp_ln514)> <Delay = 0.00>
ST_2 : Operation 406 [2/2] (3.25ns)   --->   "%L2_WEIGHTS_38_load = load half* %L2_WEIGHTS_38_addr, align 2" [dnn/dnn.cpp:520]   --->   Operation 406 'load' 'L2_WEIGHTS_38_load' <Predicate = (!icmp_ln514)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 104> <ROM>
ST_2 : Operation 407 [1/1] (0.00ns)   --->   "%L2_WEIGHTS_39_addr = getelementptr [104 x half]* @L2_WEIGHTS_39, i64 0, i64 %zext_ln518" [dnn/dnn.cpp:520]   --->   Operation 407 'getelementptr' 'L2_WEIGHTS_39_addr' <Predicate = (!icmp_ln514)> <Delay = 0.00>
ST_2 : Operation 408 [2/2] (3.25ns)   --->   "%L2_WEIGHTS_39_load = load half* %L2_WEIGHTS_39_addr, align 2" [dnn/dnn.cpp:520]   --->   Operation 408 'load' 'L2_WEIGHTS_39_load' <Predicate = (!icmp_ln514)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 104> <ROM>
ST_2 : Operation 409 [1/1] (0.00ns)   --->   "%L2_WEIGHTS_40_addr = getelementptr [104 x half]* @L2_WEIGHTS_40, i64 0, i64 %zext_ln518" [dnn/dnn.cpp:520]   --->   Operation 409 'getelementptr' 'L2_WEIGHTS_40_addr' <Predicate = (!icmp_ln514)> <Delay = 0.00>
ST_2 : Operation 410 [2/2] (3.25ns)   --->   "%L2_WEIGHTS_40_load = load half* %L2_WEIGHTS_40_addr, align 2" [dnn/dnn.cpp:520]   --->   Operation 410 'load' 'L2_WEIGHTS_40_load' <Predicate = (!icmp_ln514)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 104> <ROM>
ST_2 : Operation 411 [1/1] (0.00ns)   --->   "%L2_WEIGHTS_41_addr = getelementptr [104 x half]* @L2_WEIGHTS_41, i64 0, i64 %zext_ln518" [dnn/dnn.cpp:520]   --->   Operation 411 'getelementptr' 'L2_WEIGHTS_41_addr' <Predicate = (!icmp_ln514)> <Delay = 0.00>
ST_2 : Operation 412 [2/2] (3.25ns)   --->   "%L2_WEIGHTS_41_load = load half* %L2_WEIGHTS_41_addr, align 2" [dnn/dnn.cpp:520]   --->   Operation 412 'load' 'L2_WEIGHTS_41_load' <Predicate = (!icmp_ln514)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 104> <ROM>
ST_2 : Operation 413 [1/1] (0.00ns)   --->   "%L2_WEIGHTS_42_addr = getelementptr [104 x half]* @L2_WEIGHTS_42, i64 0, i64 %zext_ln518" [dnn/dnn.cpp:520]   --->   Operation 413 'getelementptr' 'L2_WEIGHTS_42_addr' <Predicate = (!icmp_ln514)> <Delay = 0.00>
ST_2 : Operation 414 [2/2] (3.25ns)   --->   "%L2_WEIGHTS_42_load = load half* %L2_WEIGHTS_42_addr, align 2" [dnn/dnn.cpp:520]   --->   Operation 414 'load' 'L2_WEIGHTS_42_load' <Predicate = (!icmp_ln514)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 104> <ROM>
ST_2 : Operation 415 [1/1] (0.00ns)   --->   "%L2_WEIGHTS_43_addr = getelementptr [104 x half]* @L2_WEIGHTS_43, i64 0, i64 %zext_ln518" [dnn/dnn.cpp:520]   --->   Operation 415 'getelementptr' 'L2_WEIGHTS_43_addr' <Predicate = (!icmp_ln514)> <Delay = 0.00>
ST_2 : Operation 416 [2/2] (3.25ns)   --->   "%L2_WEIGHTS_43_load = load half* %L2_WEIGHTS_43_addr, align 2" [dnn/dnn.cpp:520]   --->   Operation 416 'load' 'L2_WEIGHTS_43_load' <Predicate = (!icmp_ln514)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 104> <ROM>
ST_2 : Operation 417 [1/1] (0.00ns)   --->   "%L2_WEIGHTS_44_addr = getelementptr [104 x half]* @L2_WEIGHTS_44, i64 0, i64 %zext_ln518" [dnn/dnn.cpp:520]   --->   Operation 417 'getelementptr' 'L2_WEIGHTS_44_addr' <Predicate = (!icmp_ln514)> <Delay = 0.00>
ST_2 : Operation 418 [2/2] (3.25ns)   --->   "%L2_WEIGHTS_44_load = load half* %L2_WEIGHTS_44_addr, align 2" [dnn/dnn.cpp:520]   --->   Operation 418 'load' 'L2_WEIGHTS_44_load' <Predicate = (!icmp_ln514)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 104> <ROM>
ST_2 : Operation 419 [1/1] (0.00ns)   --->   "%L2_WEIGHTS_45_addr = getelementptr [104 x half]* @L2_WEIGHTS_45, i64 0, i64 %zext_ln518" [dnn/dnn.cpp:520]   --->   Operation 419 'getelementptr' 'L2_WEIGHTS_45_addr' <Predicate = (!icmp_ln514)> <Delay = 0.00>
ST_2 : Operation 420 [2/2] (3.25ns)   --->   "%L2_WEIGHTS_45_load = load half* %L2_WEIGHTS_45_addr, align 2" [dnn/dnn.cpp:520]   --->   Operation 420 'load' 'L2_WEIGHTS_45_load' <Predicate = (!icmp_ln514)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 104> <ROM>
ST_2 : Operation 421 [1/1] (0.00ns)   --->   "%L2_WEIGHTS_46_addr = getelementptr [104 x half]* @L2_WEIGHTS_46, i64 0, i64 %zext_ln518" [dnn/dnn.cpp:520]   --->   Operation 421 'getelementptr' 'L2_WEIGHTS_46_addr' <Predicate = (!icmp_ln514)> <Delay = 0.00>
ST_2 : Operation 422 [2/2] (3.25ns)   --->   "%L2_WEIGHTS_46_load = load half* %L2_WEIGHTS_46_addr, align 2" [dnn/dnn.cpp:520]   --->   Operation 422 'load' 'L2_WEIGHTS_46_load' <Predicate = (!icmp_ln514)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 104> <ROM>
ST_2 : Operation 423 [1/1] (0.00ns)   --->   "%L2_WEIGHTS_47_addr = getelementptr [104 x half]* @L2_WEIGHTS_47, i64 0, i64 %zext_ln518" [dnn/dnn.cpp:520]   --->   Operation 423 'getelementptr' 'L2_WEIGHTS_47_addr' <Predicate = (!icmp_ln514)> <Delay = 0.00>
ST_2 : Operation 424 [2/2] (3.25ns)   --->   "%L2_WEIGHTS_47_load = load half* %L2_WEIGHTS_47_addr, align 2" [dnn/dnn.cpp:520]   --->   Operation 424 'load' 'L2_WEIGHTS_47_load' <Predicate = (!icmp_ln514)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 104> <ROM>
ST_2 : Operation 425 [1/1] (0.00ns)   --->   "%L2_WEIGHTS_48_addr = getelementptr [104 x half]* @L2_WEIGHTS_48, i64 0, i64 %zext_ln518" [dnn/dnn.cpp:520]   --->   Operation 425 'getelementptr' 'L2_WEIGHTS_48_addr' <Predicate = (!icmp_ln514)> <Delay = 0.00>
ST_2 : Operation 426 [2/2] (3.25ns)   --->   "%L2_WEIGHTS_48_load = load half* %L2_WEIGHTS_48_addr, align 2" [dnn/dnn.cpp:520]   --->   Operation 426 'load' 'L2_WEIGHTS_48_load' <Predicate = (!icmp_ln514)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 104> <ROM>
ST_2 : Operation 427 [1/1] (0.00ns)   --->   "%L2_WEIGHTS_49_addr = getelementptr [104 x half]* @L2_WEIGHTS_49, i64 0, i64 %zext_ln518" [dnn/dnn.cpp:520]   --->   Operation 427 'getelementptr' 'L2_WEIGHTS_49_addr' <Predicate = (!icmp_ln514)> <Delay = 0.00>
ST_2 : Operation 428 [2/2] (3.25ns)   --->   "%L2_WEIGHTS_49_load = load half* %L2_WEIGHTS_49_addr, align 2" [dnn/dnn.cpp:520]   --->   Operation 428 'load' 'L2_WEIGHTS_49_load' <Predicate = (!icmp_ln514)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 104> <ROM>
ST_2 : Operation 429 [1/1] (0.00ns)   --->   "%L2_WEIGHTS_50_addr = getelementptr [104 x half]* @L2_WEIGHTS_50, i64 0, i64 %zext_ln518" [dnn/dnn.cpp:520]   --->   Operation 429 'getelementptr' 'L2_WEIGHTS_50_addr' <Predicate = (!icmp_ln514)> <Delay = 0.00>
ST_2 : Operation 430 [2/2] (3.25ns)   --->   "%L2_WEIGHTS_50_load = load half* %L2_WEIGHTS_50_addr, align 2" [dnn/dnn.cpp:520]   --->   Operation 430 'load' 'L2_WEIGHTS_50_load' <Predicate = (!icmp_ln514)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 104> <ROM>
ST_2 : Operation 431 [1/1] (0.00ns)   --->   "%L2_WEIGHTS_51_addr = getelementptr [104 x half]* @L2_WEIGHTS_51, i64 0, i64 %zext_ln518" [dnn/dnn.cpp:520]   --->   Operation 431 'getelementptr' 'L2_WEIGHTS_51_addr' <Predicate = (!icmp_ln514)> <Delay = 0.00>
ST_2 : Operation 432 [2/2] (3.25ns)   --->   "%L2_WEIGHTS_51_load = load half* %L2_WEIGHTS_51_addr, align 2" [dnn/dnn.cpp:520]   --->   Operation 432 'load' 'L2_WEIGHTS_51_load' <Predicate = (!icmp_ln514)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 104> <ROM>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 433 [1/2] (3.25ns)   --->   "%L2_WEIGHTS_0_load = load half* %L2_WEIGHTS_0_addr, align 2" [dnn/dnn.cpp:520]   --->   Operation 433 'load' 'L2_WEIGHTS_0_load' <Predicate = (!icmp_ln514)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 104> <ROM>
ST_3 : Operation 434 [1/2] (3.25ns)   --->   "%L2_WEIGHTS_1_load = load half* %L2_WEIGHTS_1_addr, align 2" [dnn/dnn.cpp:520]   --->   Operation 434 'load' 'L2_WEIGHTS_1_load' <Predicate = (!icmp_ln514)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 104> <ROM>
ST_3 : Operation 435 [1/2] (3.25ns)   --->   "%L2_WEIGHTS_2_load = load half* %L2_WEIGHTS_2_addr, align 2" [dnn/dnn.cpp:520]   --->   Operation 435 'load' 'L2_WEIGHTS_2_load' <Predicate = (!icmp_ln514)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 104> <ROM>
ST_3 : Operation 436 [1/2] (3.25ns)   --->   "%L2_WEIGHTS_3_load = load half* %L2_WEIGHTS_3_addr, align 2" [dnn/dnn.cpp:520]   --->   Operation 436 'load' 'L2_WEIGHTS_3_load' <Predicate = (!icmp_ln514)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 104> <ROM>
ST_3 : Operation 437 [1/2] (3.25ns)   --->   "%L2_WEIGHTS_4_load = load half* %L2_WEIGHTS_4_addr, align 2" [dnn/dnn.cpp:520]   --->   Operation 437 'load' 'L2_WEIGHTS_4_load' <Predicate = (!icmp_ln514)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 104> <ROM>
ST_3 : Operation 438 [1/2] (3.25ns)   --->   "%L2_WEIGHTS_5_load = load half* %L2_WEIGHTS_5_addr, align 2" [dnn/dnn.cpp:520]   --->   Operation 438 'load' 'L2_WEIGHTS_5_load' <Predicate = (!icmp_ln514)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 104> <ROM>
ST_3 : Operation 439 [1/2] (3.25ns)   --->   "%L2_WEIGHTS_6_load = load half* %L2_WEIGHTS_6_addr, align 2" [dnn/dnn.cpp:520]   --->   Operation 439 'load' 'L2_WEIGHTS_6_load' <Predicate = (!icmp_ln514)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 104> <ROM>
ST_3 : Operation 440 [1/2] (3.25ns)   --->   "%L2_WEIGHTS_7_load = load half* %L2_WEIGHTS_7_addr, align 2" [dnn/dnn.cpp:520]   --->   Operation 440 'load' 'L2_WEIGHTS_7_load' <Predicate = (!icmp_ln514)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 104> <ROM>
ST_3 : Operation 441 [1/2] (3.25ns)   --->   "%L2_WEIGHTS_8_load = load half* %L2_WEIGHTS_8_addr, align 2" [dnn/dnn.cpp:520]   --->   Operation 441 'load' 'L2_WEIGHTS_8_load' <Predicate = (!icmp_ln514)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 104> <ROM>
ST_3 : Operation 442 [1/2] (3.25ns)   --->   "%L2_WEIGHTS_9_load = load half* %L2_WEIGHTS_9_addr, align 2" [dnn/dnn.cpp:520]   --->   Operation 442 'load' 'L2_WEIGHTS_9_load' <Predicate = (!icmp_ln514)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 104> <ROM>
ST_3 : Operation 443 [1/2] (3.25ns)   --->   "%L2_WEIGHTS_10_load = load half* %L2_WEIGHTS_10_addr, align 2" [dnn/dnn.cpp:520]   --->   Operation 443 'load' 'L2_WEIGHTS_10_load' <Predicate = (!icmp_ln514)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 104> <ROM>
ST_3 : Operation 444 [1/2] (3.25ns)   --->   "%L2_WEIGHTS_11_load = load half* %L2_WEIGHTS_11_addr, align 2" [dnn/dnn.cpp:520]   --->   Operation 444 'load' 'L2_WEIGHTS_11_load' <Predicate = (!icmp_ln514)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 104> <ROM>
ST_3 : Operation 445 [1/2] (3.25ns)   --->   "%L2_WEIGHTS_12_load = load half* %L2_WEIGHTS_12_addr, align 2" [dnn/dnn.cpp:520]   --->   Operation 445 'load' 'L2_WEIGHTS_12_load' <Predicate = (!icmp_ln514)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 104> <ROM>
ST_3 : Operation 446 [1/2] (3.25ns)   --->   "%L2_WEIGHTS_13_load = load half* %L2_WEIGHTS_13_addr, align 2" [dnn/dnn.cpp:520]   --->   Operation 446 'load' 'L2_WEIGHTS_13_load' <Predicate = (!icmp_ln514)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 104> <ROM>
ST_3 : Operation 447 [1/2] (3.25ns)   --->   "%L2_WEIGHTS_14_load = load half* %L2_WEIGHTS_14_addr, align 2" [dnn/dnn.cpp:520]   --->   Operation 447 'load' 'L2_WEIGHTS_14_load' <Predicate = (!icmp_ln514)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 104> <ROM>
ST_3 : Operation 448 [1/2] (3.25ns)   --->   "%L2_WEIGHTS_15_load = load half* %L2_WEIGHTS_15_addr, align 2" [dnn/dnn.cpp:520]   --->   Operation 448 'load' 'L2_WEIGHTS_15_load' <Predicate = (!icmp_ln514)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 104> <ROM>
ST_3 : Operation 449 [1/2] (3.25ns)   --->   "%L2_WEIGHTS_16_load = load half* %L2_WEIGHTS_16_addr, align 2" [dnn/dnn.cpp:520]   --->   Operation 449 'load' 'L2_WEIGHTS_16_load' <Predicate = (!icmp_ln514)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 104> <ROM>
ST_3 : Operation 450 [1/2] (3.25ns)   --->   "%L2_WEIGHTS_17_load = load half* %L2_WEIGHTS_17_addr, align 2" [dnn/dnn.cpp:520]   --->   Operation 450 'load' 'L2_WEIGHTS_17_load' <Predicate = (!icmp_ln514)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 104> <ROM>
ST_3 : Operation 451 [1/2] (3.25ns)   --->   "%L2_WEIGHTS_18_load = load half* %L2_WEIGHTS_18_addr, align 2" [dnn/dnn.cpp:520]   --->   Operation 451 'load' 'L2_WEIGHTS_18_load' <Predicate = (!icmp_ln514)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 104> <ROM>
ST_3 : Operation 452 [1/2] (3.25ns)   --->   "%L2_WEIGHTS_19_load = load half* %L2_WEIGHTS_19_addr, align 2" [dnn/dnn.cpp:520]   --->   Operation 452 'load' 'L2_WEIGHTS_19_load' <Predicate = (!icmp_ln514)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 104> <ROM>
ST_3 : Operation 453 [1/2] (3.25ns)   --->   "%L2_WEIGHTS_20_load = load half* %L2_WEIGHTS_20_addr, align 2" [dnn/dnn.cpp:520]   --->   Operation 453 'load' 'L2_WEIGHTS_20_load' <Predicate = (!icmp_ln514)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 104> <ROM>
ST_3 : Operation 454 [1/2] (3.25ns)   --->   "%L2_WEIGHTS_21_load = load half* %L2_WEIGHTS_21_addr, align 2" [dnn/dnn.cpp:520]   --->   Operation 454 'load' 'L2_WEIGHTS_21_load' <Predicate = (!icmp_ln514)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 104> <ROM>
ST_3 : Operation 455 [1/2] (3.25ns)   --->   "%L2_WEIGHTS_22_load = load half* %L2_WEIGHTS_22_addr, align 2" [dnn/dnn.cpp:520]   --->   Operation 455 'load' 'L2_WEIGHTS_22_load' <Predicate = (!icmp_ln514)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 104> <ROM>
ST_3 : Operation 456 [1/2] (3.25ns)   --->   "%L2_WEIGHTS_23_load = load half* %L2_WEIGHTS_23_addr, align 2" [dnn/dnn.cpp:520]   --->   Operation 456 'load' 'L2_WEIGHTS_23_load' <Predicate = (!icmp_ln514)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 104> <ROM>
ST_3 : Operation 457 [1/2] (3.25ns)   --->   "%L2_WEIGHTS_24_load = load half* %L2_WEIGHTS_24_addr, align 2" [dnn/dnn.cpp:520]   --->   Operation 457 'load' 'L2_WEIGHTS_24_load' <Predicate = (!icmp_ln514)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 104> <ROM>
ST_3 : Operation 458 [1/2] (3.25ns)   --->   "%L2_WEIGHTS_25_load = load half* %L2_WEIGHTS_25_addr, align 2" [dnn/dnn.cpp:520]   --->   Operation 458 'load' 'L2_WEIGHTS_25_load' <Predicate = (!icmp_ln514)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 104> <ROM>
ST_3 : Operation 459 [1/2] (3.25ns)   --->   "%L2_WEIGHTS_26_load = load half* %L2_WEIGHTS_26_addr, align 2" [dnn/dnn.cpp:520]   --->   Operation 459 'load' 'L2_WEIGHTS_26_load' <Predicate = (!icmp_ln514)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 104> <ROM>
ST_3 : Operation 460 [1/2] (3.25ns)   --->   "%L2_WEIGHTS_27_load = load half* %L2_WEIGHTS_27_addr, align 2" [dnn/dnn.cpp:520]   --->   Operation 460 'load' 'L2_WEIGHTS_27_load' <Predicate = (!icmp_ln514)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 104> <ROM>
ST_3 : Operation 461 [1/2] (3.25ns)   --->   "%L2_WEIGHTS_28_load = load half* %L2_WEIGHTS_28_addr, align 2" [dnn/dnn.cpp:520]   --->   Operation 461 'load' 'L2_WEIGHTS_28_load' <Predicate = (!icmp_ln514)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 104> <ROM>
ST_3 : Operation 462 [1/2] (3.25ns)   --->   "%L2_WEIGHTS_29_load = load half* %L2_WEIGHTS_29_addr, align 2" [dnn/dnn.cpp:520]   --->   Operation 462 'load' 'L2_WEIGHTS_29_load' <Predicate = (!icmp_ln514)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 104> <ROM>
ST_3 : Operation 463 [1/2] (3.25ns)   --->   "%L2_WEIGHTS_30_load = load half* %L2_WEIGHTS_30_addr, align 2" [dnn/dnn.cpp:520]   --->   Operation 463 'load' 'L2_WEIGHTS_30_load' <Predicate = (!icmp_ln514)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 104> <ROM>
ST_3 : Operation 464 [1/2] (3.25ns)   --->   "%L2_WEIGHTS_31_load = load half* %L2_WEIGHTS_31_addr, align 2" [dnn/dnn.cpp:520]   --->   Operation 464 'load' 'L2_WEIGHTS_31_load' <Predicate = (!icmp_ln514)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 104> <ROM>
ST_3 : Operation 465 [1/2] (3.25ns)   --->   "%L2_WEIGHTS_32_load = load half* %L2_WEIGHTS_32_addr, align 2" [dnn/dnn.cpp:520]   --->   Operation 465 'load' 'L2_WEIGHTS_32_load' <Predicate = (!icmp_ln514)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 104> <ROM>
ST_3 : Operation 466 [1/2] (3.25ns)   --->   "%L2_WEIGHTS_33_load = load half* %L2_WEIGHTS_33_addr, align 2" [dnn/dnn.cpp:520]   --->   Operation 466 'load' 'L2_WEIGHTS_33_load' <Predicate = (!icmp_ln514)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 104> <ROM>
ST_3 : Operation 467 [1/2] (3.25ns)   --->   "%L2_WEIGHTS_34_load = load half* %L2_WEIGHTS_34_addr, align 2" [dnn/dnn.cpp:520]   --->   Operation 467 'load' 'L2_WEIGHTS_34_load' <Predicate = (!icmp_ln514)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 104> <ROM>
ST_3 : Operation 468 [1/2] (3.25ns)   --->   "%L2_WEIGHTS_35_load = load half* %L2_WEIGHTS_35_addr, align 2" [dnn/dnn.cpp:520]   --->   Operation 468 'load' 'L2_WEIGHTS_35_load' <Predicate = (!icmp_ln514)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 104> <ROM>
ST_3 : Operation 469 [1/2] (3.25ns)   --->   "%L2_WEIGHTS_36_load = load half* %L2_WEIGHTS_36_addr, align 2" [dnn/dnn.cpp:520]   --->   Operation 469 'load' 'L2_WEIGHTS_36_load' <Predicate = (!icmp_ln514)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 104> <ROM>
ST_3 : Operation 470 [1/2] (3.25ns)   --->   "%L2_WEIGHTS_37_load = load half* %L2_WEIGHTS_37_addr, align 2" [dnn/dnn.cpp:520]   --->   Operation 470 'load' 'L2_WEIGHTS_37_load' <Predicate = (!icmp_ln514)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 104> <ROM>
ST_3 : Operation 471 [1/2] (3.25ns)   --->   "%L2_WEIGHTS_38_load = load half* %L2_WEIGHTS_38_addr, align 2" [dnn/dnn.cpp:520]   --->   Operation 471 'load' 'L2_WEIGHTS_38_load' <Predicate = (!icmp_ln514)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 104> <ROM>
ST_3 : Operation 472 [1/2] (3.25ns)   --->   "%L2_WEIGHTS_39_load = load half* %L2_WEIGHTS_39_addr, align 2" [dnn/dnn.cpp:520]   --->   Operation 472 'load' 'L2_WEIGHTS_39_load' <Predicate = (!icmp_ln514)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 104> <ROM>
ST_3 : Operation 473 [1/2] (3.25ns)   --->   "%L2_WEIGHTS_40_load = load half* %L2_WEIGHTS_40_addr, align 2" [dnn/dnn.cpp:520]   --->   Operation 473 'load' 'L2_WEIGHTS_40_load' <Predicate = (!icmp_ln514)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 104> <ROM>
ST_3 : Operation 474 [1/2] (3.25ns)   --->   "%L2_WEIGHTS_41_load = load half* %L2_WEIGHTS_41_addr, align 2" [dnn/dnn.cpp:520]   --->   Operation 474 'load' 'L2_WEIGHTS_41_load' <Predicate = (!icmp_ln514)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 104> <ROM>
ST_3 : Operation 475 [1/2] (3.25ns)   --->   "%L2_WEIGHTS_42_load = load half* %L2_WEIGHTS_42_addr, align 2" [dnn/dnn.cpp:520]   --->   Operation 475 'load' 'L2_WEIGHTS_42_load' <Predicate = (!icmp_ln514)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 104> <ROM>
ST_3 : Operation 476 [1/2] (3.25ns)   --->   "%L2_WEIGHTS_43_load = load half* %L2_WEIGHTS_43_addr, align 2" [dnn/dnn.cpp:520]   --->   Operation 476 'load' 'L2_WEIGHTS_43_load' <Predicate = (!icmp_ln514)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 104> <ROM>
ST_3 : Operation 477 [1/2] (3.25ns)   --->   "%L2_WEIGHTS_44_load = load half* %L2_WEIGHTS_44_addr, align 2" [dnn/dnn.cpp:520]   --->   Operation 477 'load' 'L2_WEIGHTS_44_load' <Predicate = (!icmp_ln514)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 104> <ROM>
ST_3 : Operation 478 [1/2] (3.25ns)   --->   "%L2_WEIGHTS_45_load = load half* %L2_WEIGHTS_45_addr, align 2" [dnn/dnn.cpp:520]   --->   Operation 478 'load' 'L2_WEIGHTS_45_load' <Predicate = (!icmp_ln514)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 104> <ROM>
ST_3 : Operation 479 [1/2] (3.25ns)   --->   "%L2_WEIGHTS_46_load = load half* %L2_WEIGHTS_46_addr, align 2" [dnn/dnn.cpp:520]   --->   Operation 479 'load' 'L2_WEIGHTS_46_load' <Predicate = (!icmp_ln514)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 104> <ROM>
ST_3 : Operation 480 [1/2] (3.25ns)   --->   "%L2_WEIGHTS_47_load = load half* %L2_WEIGHTS_47_addr, align 2" [dnn/dnn.cpp:520]   --->   Operation 480 'load' 'L2_WEIGHTS_47_load' <Predicate = (!icmp_ln514)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 104> <ROM>
ST_3 : Operation 481 [1/2] (3.25ns)   --->   "%L2_WEIGHTS_48_load = load half* %L2_WEIGHTS_48_addr, align 2" [dnn/dnn.cpp:520]   --->   Operation 481 'load' 'L2_WEIGHTS_48_load' <Predicate = (!icmp_ln514)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 104> <ROM>
ST_3 : Operation 482 [1/2] (3.25ns)   --->   "%L2_WEIGHTS_49_load = load half* %L2_WEIGHTS_49_addr, align 2" [dnn/dnn.cpp:520]   --->   Operation 482 'load' 'L2_WEIGHTS_49_load' <Predicate = (!icmp_ln514)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 104> <ROM>
ST_3 : Operation 483 [1/2] (3.25ns)   --->   "%L2_WEIGHTS_50_load = load half* %L2_WEIGHTS_50_addr, align 2" [dnn/dnn.cpp:520]   --->   Operation 483 'load' 'L2_WEIGHTS_50_load' <Predicate = (!icmp_ln514)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 104> <ROM>
ST_3 : Operation 484 [1/2] (3.25ns)   --->   "%L2_WEIGHTS_51_load = load half* %L2_WEIGHTS_51_addr, align 2" [dnn/dnn.cpp:520]   --->   Operation 484 'load' 'L2_WEIGHTS_51_load' <Predicate = (!icmp_ln514)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 104> <ROM>

State 4 <SV = 3> <Delay = 6.86>
ST_4 : Operation 485 [4/4] (6.86ns)   --->   "%tmp5 = fmul half %L2_WEIGHTS_0_load, %p_read641" [dnn/dnn.cpp:520]   --->   Operation 485 'hmul' 'tmp5' <Predicate = (!icmp_ln514)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 486 [4/4] (6.86ns)   --->   "%tmp_1 = fmul half %L2_WEIGHTS_1_load, %p_read_51" [dnn/dnn.cpp:520]   --->   Operation 486 'hmul' 'tmp_1' <Predicate = (!icmp_ln514)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 487 [4/4] (6.86ns)   --->   "%tmp_2 = fmul half %L2_WEIGHTS_2_load, %p_read_50" [dnn/dnn.cpp:520]   --->   Operation 487 'hmul' 'tmp_2' <Predicate = (!icmp_ln514)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 488 [4/4] (6.86ns)   --->   "%tmp_3 = fmul half %L2_WEIGHTS_3_load, %p_read_49" [dnn/dnn.cpp:520]   --->   Operation 488 'hmul' 'tmp_3' <Predicate = (!icmp_ln514)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 489 [4/4] (6.86ns)   --->   "%tmp_4 = fmul half %L2_WEIGHTS_4_load, %p_read_48" [dnn/dnn.cpp:520]   --->   Operation 489 'hmul' 'tmp_4' <Predicate = (!icmp_ln514)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 490 [4/4] (6.86ns)   --->   "%tmp_5 = fmul half %L2_WEIGHTS_5_load, %p_read_47" [dnn/dnn.cpp:520]   --->   Operation 490 'hmul' 'tmp_5' <Predicate = (!icmp_ln514)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 491 [4/4] (6.86ns)   --->   "%tmp_6 = fmul half %L2_WEIGHTS_6_load, %p_read_46" [dnn/dnn.cpp:520]   --->   Operation 491 'hmul' 'tmp_6' <Predicate = (!icmp_ln514)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 492 [4/4] (6.86ns)   --->   "%tmp_7 = fmul half %L2_WEIGHTS_7_load, %p_read_45" [dnn/dnn.cpp:520]   --->   Operation 492 'hmul' 'tmp_7' <Predicate = (!icmp_ln514)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 493 [4/4] (6.86ns)   --->   "%tmp_8 = fmul half %L2_WEIGHTS_8_load, %p_read_44" [dnn/dnn.cpp:520]   --->   Operation 493 'hmul' 'tmp_8' <Predicate = (!icmp_ln514)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 494 [4/4] (6.86ns)   --->   "%tmp_9 = fmul half %L2_WEIGHTS_9_load, %p_read_43" [dnn/dnn.cpp:520]   --->   Operation 494 'hmul' 'tmp_9' <Predicate = (!icmp_ln514)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 495 [4/4] (6.86ns)   --->   "%tmp_s = fmul half %L2_WEIGHTS_10_load, %p_read_42" [dnn/dnn.cpp:520]   --->   Operation 495 'hmul' 'tmp_s' <Predicate = (!icmp_ln514)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 496 [4/4] (6.86ns)   --->   "%tmp_10 = fmul half %L2_WEIGHTS_11_load, %p_read_41" [dnn/dnn.cpp:520]   --->   Operation 496 'hmul' 'tmp_10' <Predicate = (!icmp_ln514)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 497 [4/4] (6.86ns)   --->   "%tmp_11 = fmul half %L2_WEIGHTS_12_load, %p_read_40" [dnn/dnn.cpp:520]   --->   Operation 497 'hmul' 'tmp_11' <Predicate = (!icmp_ln514)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.86>
ST_5 : Operation 498 [3/4] (6.86ns)   --->   "%tmp5 = fmul half %L2_WEIGHTS_0_load, %p_read641" [dnn/dnn.cpp:520]   --->   Operation 498 'hmul' 'tmp5' <Predicate = (!icmp_ln514)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 499 [3/4] (6.86ns)   --->   "%tmp_1 = fmul half %L2_WEIGHTS_1_load, %p_read_51" [dnn/dnn.cpp:520]   --->   Operation 499 'hmul' 'tmp_1' <Predicate = (!icmp_ln514)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 500 [3/4] (6.86ns)   --->   "%tmp_2 = fmul half %L2_WEIGHTS_2_load, %p_read_50" [dnn/dnn.cpp:520]   --->   Operation 500 'hmul' 'tmp_2' <Predicate = (!icmp_ln514)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 501 [3/4] (6.86ns)   --->   "%tmp_3 = fmul half %L2_WEIGHTS_3_load, %p_read_49" [dnn/dnn.cpp:520]   --->   Operation 501 'hmul' 'tmp_3' <Predicate = (!icmp_ln514)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 502 [3/4] (6.86ns)   --->   "%tmp_4 = fmul half %L2_WEIGHTS_4_load, %p_read_48" [dnn/dnn.cpp:520]   --->   Operation 502 'hmul' 'tmp_4' <Predicate = (!icmp_ln514)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 503 [3/4] (6.86ns)   --->   "%tmp_5 = fmul half %L2_WEIGHTS_5_load, %p_read_47" [dnn/dnn.cpp:520]   --->   Operation 503 'hmul' 'tmp_5' <Predicate = (!icmp_ln514)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 504 [3/4] (6.86ns)   --->   "%tmp_6 = fmul half %L2_WEIGHTS_6_load, %p_read_46" [dnn/dnn.cpp:520]   --->   Operation 504 'hmul' 'tmp_6' <Predicate = (!icmp_ln514)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 505 [3/4] (6.86ns)   --->   "%tmp_7 = fmul half %L2_WEIGHTS_7_load, %p_read_45" [dnn/dnn.cpp:520]   --->   Operation 505 'hmul' 'tmp_7' <Predicate = (!icmp_ln514)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 506 [3/4] (6.86ns)   --->   "%tmp_8 = fmul half %L2_WEIGHTS_8_load, %p_read_44" [dnn/dnn.cpp:520]   --->   Operation 506 'hmul' 'tmp_8' <Predicate = (!icmp_ln514)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 507 [3/4] (6.86ns)   --->   "%tmp_9 = fmul half %L2_WEIGHTS_9_load, %p_read_43" [dnn/dnn.cpp:520]   --->   Operation 507 'hmul' 'tmp_9' <Predicate = (!icmp_ln514)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 508 [3/4] (6.86ns)   --->   "%tmp_s = fmul half %L2_WEIGHTS_10_load, %p_read_42" [dnn/dnn.cpp:520]   --->   Operation 508 'hmul' 'tmp_s' <Predicate = (!icmp_ln514)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 509 [3/4] (6.86ns)   --->   "%tmp_10 = fmul half %L2_WEIGHTS_11_load, %p_read_41" [dnn/dnn.cpp:520]   --->   Operation 509 'hmul' 'tmp_10' <Predicate = (!icmp_ln514)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 510 [3/4] (6.86ns)   --->   "%tmp_11 = fmul half %L2_WEIGHTS_12_load, %p_read_40" [dnn/dnn.cpp:520]   --->   Operation 510 'hmul' 'tmp_11' <Predicate = (!icmp_ln514)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 511 [4/4] (6.86ns)   --->   "%tmp_12 = fmul half %L2_WEIGHTS_13_load, %p_read_39" [dnn/dnn.cpp:520]   --->   Operation 511 'hmul' 'tmp_12' <Predicate = (!icmp_ln514)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 512 [4/4] (6.86ns)   --->   "%tmp_13 = fmul half %L2_WEIGHTS_14_load, %p_read_38" [dnn/dnn.cpp:520]   --->   Operation 512 'hmul' 'tmp_13' <Predicate = (!icmp_ln514)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 513 [4/4] (6.86ns)   --->   "%tmp_14 = fmul half %L2_WEIGHTS_15_load, %p_read_37" [dnn/dnn.cpp:520]   --->   Operation 513 'hmul' 'tmp_14' <Predicate = (!icmp_ln514)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 514 [4/4] (6.86ns)   --->   "%tmp_15 = fmul half %L2_WEIGHTS_16_load, %p_read_36" [dnn/dnn.cpp:520]   --->   Operation 514 'hmul' 'tmp_15' <Predicate = (!icmp_ln514)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 515 [4/4] (6.86ns)   --->   "%tmp_16 = fmul half %L2_WEIGHTS_17_load, %p_read_35" [dnn/dnn.cpp:520]   --->   Operation 515 'hmul' 'tmp_16' <Predicate = (!icmp_ln514)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 516 [4/4] (6.86ns)   --->   "%tmp_17 = fmul half %L2_WEIGHTS_18_load, %p_read_34" [dnn/dnn.cpp:520]   --->   Operation 516 'hmul' 'tmp_17' <Predicate = (!icmp_ln514)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 517 [4/4] (6.86ns)   --->   "%tmp_18 = fmul half %L2_WEIGHTS_19_load, %p_read_33" [dnn/dnn.cpp:520]   --->   Operation 517 'hmul' 'tmp_18' <Predicate = (!icmp_ln514)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 518 [4/4] (6.86ns)   --->   "%tmp_19 = fmul half %L2_WEIGHTS_20_load, %p_read_32" [dnn/dnn.cpp:520]   --->   Operation 518 'hmul' 'tmp_19' <Predicate = (!icmp_ln514)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 519 [4/4] (6.86ns)   --->   "%tmp_20 = fmul half %L2_WEIGHTS_21_load, %p_read_31" [dnn/dnn.cpp:520]   --->   Operation 519 'hmul' 'tmp_20' <Predicate = (!icmp_ln514)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 520 [4/4] (6.86ns)   --->   "%tmp_21 = fmul half %L2_WEIGHTS_22_load, %p_read_30" [dnn/dnn.cpp:520]   --->   Operation 520 'hmul' 'tmp_21' <Predicate = (!icmp_ln514)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 521 [4/4] (6.86ns)   --->   "%tmp_22 = fmul half %L2_WEIGHTS_23_load, %p_read_29" [dnn/dnn.cpp:520]   --->   Operation 521 'hmul' 'tmp_22' <Predicate = (!icmp_ln514)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 522 [4/4] (6.86ns)   --->   "%tmp_23 = fmul half %L2_WEIGHTS_24_load, %p_read_28" [dnn/dnn.cpp:520]   --->   Operation 522 'hmul' 'tmp_23' <Predicate = (!icmp_ln514)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 523 [4/4] (6.86ns)   --->   "%tmp_24 = fmul half %L2_WEIGHTS_25_load, %p_read_27" [dnn/dnn.cpp:520]   --->   Operation 523 'hmul' 'tmp_24' <Predicate = (!icmp_ln514)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.86>
ST_6 : Operation 524 [1/1] (0.00ns)   --->   "%L2_BIAS_addr = getelementptr inbounds [104 x half]* @L2_BIAS, i64 0, i64 %zext_ln518" [dnn/dnn.cpp:518]   --->   Operation 524 'getelementptr' 'L2_BIAS_addr' <Predicate = (!icmp_ln514)> <Delay = 0.00>
ST_6 : Operation 525 [2/2] (3.25ns)   --->   "%before_relu = load half* %L2_BIAS_addr, align 2" [dnn/dnn.cpp:518]   --->   Operation 525 'load' 'before_relu' <Predicate = (!icmp_ln514)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 104> <ROM>
ST_6 : Operation 526 [2/4] (6.86ns)   --->   "%tmp5 = fmul half %L2_WEIGHTS_0_load, %p_read641" [dnn/dnn.cpp:520]   --->   Operation 526 'hmul' 'tmp5' <Predicate = (!icmp_ln514)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 527 [2/4] (6.86ns)   --->   "%tmp_1 = fmul half %L2_WEIGHTS_1_load, %p_read_51" [dnn/dnn.cpp:520]   --->   Operation 527 'hmul' 'tmp_1' <Predicate = (!icmp_ln514)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 528 [2/4] (6.86ns)   --->   "%tmp_2 = fmul half %L2_WEIGHTS_2_load, %p_read_50" [dnn/dnn.cpp:520]   --->   Operation 528 'hmul' 'tmp_2' <Predicate = (!icmp_ln514)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 529 [2/4] (6.86ns)   --->   "%tmp_3 = fmul half %L2_WEIGHTS_3_load, %p_read_49" [dnn/dnn.cpp:520]   --->   Operation 529 'hmul' 'tmp_3' <Predicate = (!icmp_ln514)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 530 [2/4] (6.86ns)   --->   "%tmp_4 = fmul half %L2_WEIGHTS_4_load, %p_read_48" [dnn/dnn.cpp:520]   --->   Operation 530 'hmul' 'tmp_4' <Predicate = (!icmp_ln514)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 531 [2/4] (6.86ns)   --->   "%tmp_5 = fmul half %L2_WEIGHTS_5_load, %p_read_47" [dnn/dnn.cpp:520]   --->   Operation 531 'hmul' 'tmp_5' <Predicate = (!icmp_ln514)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 532 [2/4] (6.86ns)   --->   "%tmp_6 = fmul half %L2_WEIGHTS_6_load, %p_read_46" [dnn/dnn.cpp:520]   --->   Operation 532 'hmul' 'tmp_6' <Predicate = (!icmp_ln514)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 533 [2/4] (6.86ns)   --->   "%tmp_7 = fmul half %L2_WEIGHTS_7_load, %p_read_45" [dnn/dnn.cpp:520]   --->   Operation 533 'hmul' 'tmp_7' <Predicate = (!icmp_ln514)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 534 [2/4] (6.86ns)   --->   "%tmp_8 = fmul half %L2_WEIGHTS_8_load, %p_read_44" [dnn/dnn.cpp:520]   --->   Operation 534 'hmul' 'tmp_8' <Predicate = (!icmp_ln514)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 535 [2/4] (6.86ns)   --->   "%tmp_9 = fmul half %L2_WEIGHTS_9_load, %p_read_43" [dnn/dnn.cpp:520]   --->   Operation 535 'hmul' 'tmp_9' <Predicate = (!icmp_ln514)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 536 [2/4] (6.86ns)   --->   "%tmp_s = fmul half %L2_WEIGHTS_10_load, %p_read_42" [dnn/dnn.cpp:520]   --->   Operation 536 'hmul' 'tmp_s' <Predicate = (!icmp_ln514)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 537 [2/4] (6.86ns)   --->   "%tmp_10 = fmul half %L2_WEIGHTS_11_load, %p_read_41" [dnn/dnn.cpp:520]   --->   Operation 537 'hmul' 'tmp_10' <Predicate = (!icmp_ln514)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 538 [2/4] (6.86ns)   --->   "%tmp_11 = fmul half %L2_WEIGHTS_12_load, %p_read_40" [dnn/dnn.cpp:520]   --->   Operation 538 'hmul' 'tmp_11' <Predicate = (!icmp_ln514)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 539 [3/4] (6.86ns)   --->   "%tmp_12 = fmul half %L2_WEIGHTS_13_load, %p_read_39" [dnn/dnn.cpp:520]   --->   Operation 539 'hmul' 'tmp_12' <Predicate = (!icmp_ln514)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 540 [3/4] (6.86ns)   --->   "%tmp_13 = fmul half %L2_WEIGHTS_14_load, %p_read_38" [dnn/dnn.cpp:520]   --->   Operation 540 'hmul' 'tmp_13' <Predicate = (!icmp_ln514)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 541 [3/4] (6.86ns)   --->   "%tmp_14 = fmul half %L2_WEIGHTS_15_load, %p_read_37" [dnn/dnn.cpp:520]   --->   Operation 541 'hmul' 'tmp_14' <Predicate = (!icmp_ln514)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 542 [3/4] (6.86ns)   --->   "%tmp_15 = fmul half %L2_WEIGHTS_16_load, %p_read_36" [dnn/dnn.cpp:520]   --->   Operation 542 'hmul' 'tmp_15' <Predicate = (!icmp_ln514)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 543 [3/4] (6.86ns)   --->   "%tmp_16 = fmul half %L2_WEIGHTS_17_load, %p_read_35" [dnn/dnn.cpp:520]   --->   Operation 543 'hmul' 'tmp_16' <Predicate = (!icmp_ln514)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 544 [3/4] (6.86ns)   --->   "%tmp_17 = fmul half %L2_WEIGHTS_18_load, %p_read_34" [dnn/dnn.cpp:520]   --->   Operation 544 'hmul' 'tmp_17' <Predicate = (!icmp_ln514)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 545 [3/4] (6.86ns)   --->   "%tmp_18 = fmul half %L2_WEIGHTS_19_load, %p_read_33" [dnn/dnn.cpp:520]   --->   Operation 545 'hmul' 'tmp_18' <Predicate = (!icmp_ln514)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 546 [3/4] (6.86ns)   --->   "%tmp_19 = fmul half %L2_WEIGHTS_20_load, %p_read_32" [dnn/dnn.cpp:520]   --->   Operation 546 'hmul' 'tmp_19' <Predicate = (!icmp_ln514)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 547 [3/4] (6.86ns)   --->   "%tmp_20 = fmul half %L2_WEIGHTS_21_load, %p_read_31" [dnn/dnn.cpp:520]   --->   Operation 547 'hmul' 'tmp_20' <Predicate = (!icmp_ln514)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 548 [3/4] (6.86ns)   --->   "%tmp_21 = fmul half %L2_WEIGHTS_22_load, %p_read_30" [dnn/dnn.cpp:520]   --->   Operation 548 'hmul' 'tmp_21' <Predicate = (!icmp_ln514)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 549 [3/4] (6.86ns)   --->   "%tmp_22 = fmul half %L2_WEIGHTS_23_load, %p_read_29" [dnn/dnn.cpp:520]   --->   Operation 549 'hmul' 'tmp_22' <Predicate = (!icmp_ln514)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 550 [3/4] (6.86ns)   --->   "%tmp_23 = fmul half %L2_WEIGHTS_24_load, %p_read_28" [dnn/dnn.cpp:520]   --->   Operation 550 'hmul' 'tmp_23' <Predicate = (!icmp_ln514)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 551 [3/4] (6.86ns)   --->   "%tmp_24 = fmul half %L2_WEIGHTS_25_load, %p_read_27" [dnn/dnn.cpp:520]   --->   Operation 551 'hmul' 'tmp_24' <Predicate = (!icmp_ln514)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 552 [4/4] (6.86ns)   --->   "%tmp_25 = fmul half %L2_WEIGHTS_26_load, %p_read_26" [dnn/dnn.cpp:520]   --->   Operation 552 'hmul' 'tmp_25' <Predicate = (!icmp_ln514)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 553 [4/4] (6.86ns)   --->   "%tmp_26 = fmul half %L2_WEIGHTS_27_load, %p_read_25" [dnn/dnn.cpp:520]   --->   Operation 553 'hmul' 'tmp_26' <Predicate = (!icmp_ln514)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 554 [4/4] (6.86ns)   --->   "%tmp_27 = fmul half %L2_WEIGHTS_28_load, %p_read_24" [dnn/dnn.cpp:520]   --->   Operation 554 'hmul' 'tmp_27' <Predicate = (!icmp_ln514)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 555 [4/4] (6.86ns)   --->   "%tmp_28 = fmul half %L2_WEIGHTS_29_load, %p_read_23" [dnn/dnn.cpp:520]   --->   Operation 555 'hmul' 'tmp_28' <Predicate = (!icmp_ln514)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 556 [4/4] (6.86ns)   --->   "%tmp_29 = fmul half %L2_WEIGHTS_30_load, %p_read_22" [dnn/dnn.cpp:520]   --->   Operation 556 'hmul' 'tmp_29' <Predicate = (!icmp_ln514)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 557 [4/4] (6.86ns)   --->   "%tmp_30 = fmul half %L2_WEIGHTS_31_load, %p_read_21" [dnn/dnn.cpp:520]   --->   Operation 557 'hmul' 'tmp_30' <Predicate = (!icmp_ln514)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 558 [4/4] (6.86ns)   --->   "%tmp_31 = fmul half %L2_WEIGHTS_32_load, %p_read_20" [dnn/dnn.cpp:520]   --->   Operation 558 'hmul' 'tmp_31' <Predicate = (!icmp_ln514)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 559 [4/4] (6.86ns)   --->   "%tmp_32 = fmul half %L2_WEIGHTS_33_load, %p_read_19" [dnn/dnn.cpp:520]   --->   Operation 559 'hmul' 'tmp_32' <Predicate = (!icmp_ln514)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 560 [4/4] (6.86ns)   --->   "%tmp_33 = fmul half %L2_WEIGHTS_34_load, %p_read_18" [dnn/dnn.cpp:520]   --->   Operation 560 'hmul' 'tmp_33' <Predicate = (!icmp_ln514)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 561 [4/4] (6.86ns)   --->   "%tmp_34 = fmul half %L2_WEIGHTS_35_load, %p_read_17" [dnn/dnn.cpp:520]   --->   Operation 561 'hmul' 'tmp_34' <Predicate = (!icmp_ln514)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 562 [4/4] (6.86ns)   --->   "%tmp_35 = fmul half %L2_WEIGHTS_36_load, %p_read_16" [dnn/dnn.cpp:520]   --->   Operation 562 'hmul' 'tmp_35' <Predicate = (!icmp_ln514)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 563 [4/4] (6.86ns)   --->   "%tmp_36 = fmul half %L2_WEIGHTS_37_load, %p_read_15" [dnn/dnn.cpp:520]   --->   Operation 563 'hmul' 'tmp_36' <Predicate = (!icmp_ln514)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 564 [4/4] (6.86ns)   --->   "%tmp_37 = fmul half %L2_WEIGHTS_38_load, %p_read_14" [dnn/dnn.cpp:520]   --->   Operation 564 'hmul' 'tmp_37' <Predicate = (!icmp_ln514)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.86>
ST_7 : Operation 565 [1/2] (3.25ns)   --->   "%before_relu = load half* %L2_BIAS_addr, align 2" [dnn/dnn.cpp:518]   --->   Operation 565 'load' 'before_relu' <Predicate = (!icmp_ln514)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 104> <ROM>
ST_7 : Operation 566 [1/4] (6.86ns)   --->   "%tmp5 = fmul half %L2_WEIGHTS_0_load, %p_read641" [dnn/dnn.cpp:520]   --->   Operation 566 'hmul' 'tmp5' <Predicate = (!icmp_ln514)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 567 [1/4] (6.86ns)   --->   "%tmp_1 = fmul half %L2_WEIGHTS_1_load, %p_read_51" [dnn/dnn.cpp:520]   --->   Operation 567 'hmul' 'tmp_1' <Predicate = (!icmp_ln514)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 568 [1/4] (6.86ns)   --->   "%tmp_2 = fmul half %L2_WEIGHTS_2_load, %p_read_50" [dnn/dnn.cpp:520]   --->   Operation 568 'hmul' 'tmp_2' <Predicate = (!icmp_ln514)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 569 [1/4] (6.86ns)   --->   "%tmp_3 = fmul half %L2_WEIGHTS_3_load, %p_read_49" [dnn/dnn.cpp:520]   --->   Operation 569 'hmul' 'tmp_3' <Predicate = (!icmp_ln514)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 570 [1/4] (6.86ns)   --->   "%tmp_4 = fmul half %L2_WEIGHTS_4_load, %p_read_48" [dnn/dnn.cpp:520]   --->   Operation 570 'hmul' 'tmp_4' <Predicate = (!icmp_ln514)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 571 [1/4] (6.86ns)   --->   "%tmp_5 = fmul half %L2_WEIGHTS_5_load, %p_read_47" [dnn/dnn.cpp:520]   --->   Operation 571 'hmul' 'tmp_5' <Predicate = (!icmp_ln514)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 572 [1/4] (6.86ns)   --->   "%tmp_6 = fmul half %L2_WEIGHTS_6_load, %p_read_46" [dnn/dnn.cpp:520]   --->   Operation 572 'hmul' 'tmp_6' <Predicate = (!icmp_ln514)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 573 [1/4] (6.86ns)   --->   "%tmp_7 = fmul half %L2_WEIGHTS_7_load, %p_read_45" [dnn/dnn.cpp:520]   --->   Operation 573 'hmul' 'tmp_7' <Predicate = (!icmp_ln514)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 574 [1/4] (6.86ns)   --->   "%tmp_8 = fmul half %L2_WEIGHTS_8_load, %p_read_44" [dnn/dnn.cpp:520]   --->   Operation 574 'hmul' 'tmp_8' <Predicate = (!icmp_ln514)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 575 [1/4] (6.86ns)   --->   "%tmp_9 = fmul half %L2_WEIGHTS_9_load, %p_read_43" [dnn/dnn.cpp:520]   --->   Operation 575 'hmul' 'tmp_9' <Predicate = (!icmp_ln514)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 576 [1/4] (6.86ns)   --->   "%tmp_s = fmul half %L2_WEIGHTS_10_load, %p_read_42" [dnn/dnn.cpp:520]   --->   Operation 576 'hmul' 'tmp_s' <Predicate = (!icmp_ln514)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 577 [1/4] (6.86ns)   --->   "%tmp_10 = fmul half %L2_WEIGHTS_11_load, %p_read_41" [dnn/dnn.cpp:520]   --->   Operation 577 'hmul' 'tmp_10' <Predicate = (!icmp_ln514)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 578 [1/4] (6.86ns)   --->   "%tmp_11 = fmul half %L2_WEIGHTS_12_load, %p_read_40" [dnn/dnn.cpp:520]   --->   Operation 578 'hmul' 'tmp_11' <Predicate = (!icmp_ln514)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 579 [2/4] (6.86ns)   --->   "%tmp_12 = fmul half %L2_WEIGHTS_13_load, %p_read_39" [dnn/dnn.cpp:520]   --->   Operation 579 'hmul' 'tmp_12' <Predicate = (!icmp_ln514)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 580 [2/4] (6.86ns)   --->   "%tmp_13 = fmul half %L2_WEIGHTS_14_load, %p_read_38" [dnn/dnn.cpp:520]   --->   Operation 580 'hmul' 'tmp_13' <Predicate = (!icmp_ln514)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 581 [2/4] (6.86ns)   --->   "%tmp_14 = fmul half %L2_WEIGHTS_15_load, %p_read_37" [dnn/dnn.cpp:520]   --->   Operation 581 'hmul' 'tmp_14' <Predicate = (!icmp_ln514)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 582 [2/4] (6.86ns)   --->   "%tmp_15 = fmul half %L2_WEIGHTS_16_load, %p_read_36" [dnn/dnn.cpp:520]   --->   Operation 582 'hmul' 'tmp_15' <Predicate = (!icmp_ln514)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 583 [2/4] (6.86ns)   --->   "%tmp_16 = fmul half %L2_WEIGHTS_17_load, %p_read_35" [dnn/dnn.cpp:520]   --->   Operation 583 'hmul' 'tmp_16' <Predicate = (!icmp_ln514)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 584 [2/4] (6.86ns)   --->   "%tmp_17 = fmul half %L2_WEIGHTS_18_load, %p_read_34" [dnn/dnn.cpp:520]   --->   Operation 584 'hmul' 'tmp_17' <Predicate = (!icmp_ln514)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 585 [2/4] (6.86ns)   --->   "%tmp_18 = fmul half %L2_WEIGHTS_19_load, %p_read_33" [dnn/dnn.cpp:520]   --->   Operation 585 'hmul' 'tmp_18' <Predicate = (!icmp_ln514)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 586 [2/4] (6.86ns)   --->   "%tmp_19 = fmul half %L2_WEIGHTS_20_load, %p_read_32" [dnn/dnn.cpp:520]   --->   Operation 586 'hmul' 'tmp_19' <Predicate = (!icmp_ln514)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 587 [2/4] (6.86ns)   --->   "%tmp_20 = fmul half %L2_WEIGHTS_21_load, %p_read_31" [dnn/dnn.cpp:520]   --->   Operation 587 'hmul' 'tmp_20' <Predicate = (!icmp_ln514)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 588 [2/4] (6.86ns)   --->   "%tmp_21 = fmul half %L2_WEIGHTS_22_load, %p_read_30" [dnn/dnn.cpp:520]   --->   Operation 588 'hmul' 'tmp_21' <Predicate = (!icmp_ln514)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 589 [2/4] (6.86ns)   --->   "%tmp_22 = fmul half %L2_WEIGHTS_23_load, %p_read_29" [dnn/dnn.cpp:520]   --->   Operation 589 'hmul' 'tmp_22' <Predicate = (!icmp_ln514)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 590 [2/4] (6.86ns)   --->   "%tmp_23 = fmul half %L2_WEIGHTS_24_load, %p_read_28" [dnn/dnn.cpp:520]   --->   Operation 590 'hmul' 'tmp_23' <Predicate = (!icmp_ln514)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 591 [2/4] (6.86ns)   --->   "%tmp_24 = fmul half %L2_WEIGHTS_25_load, %p_read_27" [dnn/dnn.cpp:520]   --->   Operation 591 'hmul' 'tmp_24' <Predicate = (!icmp_ln514)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 592 [3/4] (6.86ns)   --->   "%tmp_25 = fmul half %L2_WEIGHTS_26_load, %p_read_26" [dnn/dnn.cpp:520]   --->   Operation 592 'hmul' 'tmp_25' <Predicate = (!icmp_ln514)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 593 [3/4] (6.86ns)   --->   "%tmp_26 = fmul half %L2_WEIGHTS_27_load, %p_read_25" [dnn/dnn.cpp:520]   --->   Operation 593 'hmul' 'tmp_26' <Predicate = (!icmp_ln514)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 594 [3/4] (6.86ns)   --->   "%tmp_27 = fmul half %L2_WEIGHTS_28_load, %p_read_24" [dnn/dnn.cpp:520]   --->   Operation 594 'hmul' 'tmp_27' <Predicate = (!icmp_ln514)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 595 [3/4] (6.86ns)   --->   "%tmp_28 = fmul half %L2_WEIGHTS_29_load, %p_read_23" [dnn/dnn.cpp:520]   --->   Operation 595 'hmul' 'tmp_28' <Predicate = (!icmp_ln514)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 596 [3/4] (6.86ns)   --->   "%tmp_29 = fmul half %L2_WEIGHTS_30_load, %p_read_22" [dnn/dnn.cpp:520]   --->   Operation 596 'hmul' 'tmp_29' <Predicate = (!icmp_ln514)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 597 [3/4] (6.86ns)   --->   "%tmp_30 = fmul half %L2_WEIGHTS_31_load, %p_read_21" [dnn/dnn.cpp:520]   --->   Operation 597 'hmul' 'tmp_30' <Predicate = (!icmp_ln514)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 598 [3/4] (6.86ns)   --->   "%tmp_31 = fmul half %L2_WEIGHTS_32_load, %p_read_20" [dnn/dnn.cpp:520]   --->   Operation 598 'hmul' 'tmp_31' <Predicate = (!icmp_ln514)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 599 [3/4] (6.86ns)   --->   "%tmp_32 = fmul half %L2_WEIGHTS_33_load, %p_read_19" [dnn/dnn.cpp:520]   --->   Operation 599 'hmul' 'tmp_32' <Predicate = (!icmp_ln514)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 600 [3/4] (6.86ns)   --->   "%tmp_33 = fmul half %L2_WEIGHTS_34_load, %p_read_18" [dnn/dnn.cpp:520]   --->   Operation 600 'hmul' 'tmp_33' <Predicate = (!icmp_ln514)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 601 [3/4] (6.86ns)   --->   "%tmp_34 = fmul half %L2_WEIGHTS_35_load, %p_read_17" [dnn/dnn.cpp:520]   --->   Operation 601 'hmul' 'tmp_34' <Predicate = (!icmp_ln514)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 602 [3/4] (6.86ns)   --->   "%tmp_35 = fmul half %L2_WEIGHTS_36_load, %p_read_16" [dnn/dnn.cpp:520]   --->   Operation 602 'hmul' 'tmp_35' <Predicate = (!icmp_ln514)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 603 [3/4] (6.86ns)   --->   "%tmp_36 = fmul half %L2_WEIGHTS_37_load, %p_read_15" [dnn/dnn.cpp:520]   --->   Operation 603 'hmul' 'tmp_36' <Predicate = (!icmp_ln514)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 604 [3/4] (6.86ns)   --->   "%tmp_37 = fmul half %L2_WEIGHTS_38_load, %p_read_14" [dnn/dnn.cpp:520]   --->   Operation 604 'hmul' 'tmp_37' <Predicate = (!icmp_ln514)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 605 [4/4] (6.86ns)   --->   "%tmp_38 = fmul half %L2_WEIGHTS_39_load, %p_read_13" [dnn/dnn.cpp:520]   --->   Operation 605 'hmul' 'tmp_38' <Predicate = (!icmp_ln514)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 606 [4/4] (6.86ns)   --->   "%tmp_39 = fmul half %L2_WEIGHTS_40_load, %p_read_12" [dnn/dnn.cpp:520]   --->   Operation 606 'hmul' 'tmp_39' <Predicate = (!icmp_ln514)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 607 [4/4] (6.86ns)   --->   "%tmp_40 = fmul half %L2_WEIGHTS_41_load, %p_read_11" [dnn/dnn.cpp:520]   --->   Operation 607 'hmul' 'tmp_40' <Predicate = (!icmp_ln514)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 608 [4/4] (6.86ns)   --->   "%tmp_41 = fmul half %L2_WEIGHTS_42_load, %p_read_10" [dnn/dnn.cpp:520]   --->   Operation 608 'hmul' 'tmp_41' <Predicate = (!icmp_ln514)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 609 [4/4] (6.86ns)   --->   "%tmp_42 = fmul half %L2_WEIGHTS_43_load, %p_read_9" [dnn/dnn.cpp:520]   --->   Operation 609 'hmul' 'tmp_42' <Predicate = (!icmp_ln514)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 610 [4/4] (6.86ns)   --->   "%tmp_43 = fmul half %L2_WEIGHTS_44_load, %p_read_8" [dnn/dnn.cpp:520]   --->   Operation 610 'hmul' 'tmp_43' <Predicate = (!icmp_ln514)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 611 [4/4] (6.86ns)   --->   "%tmp_44 = fmul half %L2_WEIGHTS_45_load, %p_read_7" [dnn/dnn.cpp:520]   --->   Operation 611 'hmul' 'tmp_44' <Predicate = (!icmp_ln514)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 612 [4/4] (6.86ns)   --->   "%tmp_45 = fmul half %L2_WEIGHTS_46_load, %p_read_6" [dnn/dnn.cpp:520]   --->   Operation 612 'hmul' 'tmp_45' <Predicate = (!icmp_ln514)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 613 [4/4] (6.86ns)   --->   "%tmp_46 = fmul half %L2_WEIGHTS_47_load, %p_read_5" [dnn/dnn.cpp:520]   --->   Operation 613 'hmul' 'tmp_46' <Predicate = (!icmp_ln514)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 614 [4/4] (6.86ns)   --->   "%tmp_47 = fmul half %L2_WEIGHTS_48_load, %p_read_4" [dnn/dnn.cpp:520]   --->   Operation 614 'hmul' 'tmp_47' <Predicate = (!icmp_ln514)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 615 [4/4] (6.86ns)   --->   "%tmp_48 = fmul half %L2_WEIGHTS_49_load, %p_read_3" [dnn/dnn.cpp:520]   --->   Operation 615 'hmul' 'tmp_48' <Predicate = (!icmp_ln514)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 616 [4/4] (6.86ns)   --->   "%tmp_49 = fmul half %L2_WEIGHTS_50_load, %p_read_2" [dnn/dnn.cpp:520]   --->   Operation 616 'hmul' 'tmp_49' <Predicate = (!icmp_ln514)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 617 [4/4] (6.86ns)   --->   "%tmp_50 = fmul half %L2_WEIGHTS_51_load, %p_read_1" [dnn/dnn.cpp:520]   --->   Operation 617 'hmul' 'tmp_50' <Predicate = (!icmp_ln514)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.61>
ST_8 : Operation 618 [5/5] (7.61ns)   --->   "%before_relu_1 = fadd half %before_relu, %tmp5" [dnn/dnn.cpp:520]   --->   Operation 618 'hadd' 'before_relu_1' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 619 [1/4] (6.86ns)   --->   "%tmp_12 = fmul half %L2_WEIGHTS_13_load, %p_read_39" [dnn/dnn.cpp:520]   --->   Operation 619 'hmul' 'tmp_12' <Predicate = (!icmp_ln514)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 620 [1/4] (6.86ns)   --->   "%tmp_13 = fmul half %L2_WEIGHTS_14_load, %p_read_38" [dnn/dnn.cpp:520]   --->   Operation 620 'hmul' 'tmp_13' <Predicate = (!icmp_ln514)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 621 [1/4] (6.86ns)   --->   "%tmp_14 = fmul half %L2_WEIGHTS_15_load, %p_read_37" [dnn/dnn.cpp:520]   --->   Operation 621 'hmul' 'tmp_14' <Predicate = (!icmp_ln514)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 622 [1/4] (6.86ns)   --->   "%tmp_15 = fmul half %L2_WEIGHTS_16_load, %p_read_36" [dnn/dnn.cpp:520]   --->   Operation 622 'hmul' 'tmp_15' <Predicate = (!icmp_ln514)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 623 [1/4] (6.86ns)   --->   "%tmp_16 = fmul half %L2_WEIGHTS_17_load, %p_read_35" [dnn/dnn.cpp:520]   --->   Operation 623 'hmul' 'tmp_16' <Predicate = (!icmp_ln514)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 624 [1/4] (6.86ns)   --->   "%tmp_17 = fmul half %L2_WEIGHTS_18_load, %p_read_34" [dnn/dnn.cpp:520]   --->   Operation 624 'hmul' 'tmp_17' <Predicate = (!icmp_ln514)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 625 [1/4] (6.86ns)   --->   "%tmp_18 = fmul half %L2_WEIGHTS_19_load, %p_read_33" [dnn/dnn.cpp:520]   --->   Operation 625 'hmul' 'tmp_18' <Predicate = (!icmp_ln514)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 626 [1/4] (6.86ns)   --->   "%tmp_19 = fmul half %L2_WEIGHTS_20_load, %p_read_32" [dnn/dnn.cpp:520]   --->   Operation 626 'hmul' 'tmp_19' <Predicate = (!icmp_ln514)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 627 [1/4] (6.86ns)   --->   "%tmp_20 = fmul half %L2_WEIGHTS_21_load, %p_read_31" [dnn/dnn.cpp:520]   --->   Operation 627 'hmul' 'tmp_20' <Predicate = (!icmp_ln514)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 628 [1/4] (6.86ns)   --->   "%tmp_21 = fmul half %L2_WEIGHTS_22_load, %p_read_30" [dnn/dnn.cpp:520]   --->   Operation 628 'hmul' 'tmp_21' <Predicate = (!icmp_ln514)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 629 [1/4] (6.86ns)   --->   "%tmp_22 = fmul half %L2_WEIGHTS_23_load, %p_read_29" [dnn/dnn.cpp:520]   --->   Operation 629 'hmul' 'tmp_22' <Predicate = (!icmp_ln514)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 630 [1/4] (6.86ns)   --->   "%tmp_23 = fmul half %L2_WEIGHTS_24_load, %p_read_28" [dnn/dnn.cpp:520]   --->   Operation 630 'hmul' 'tmp_23' <Predicate = (!icmp_ln514)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 631 [1/4] (6.86ns)   --->   "%tmp_24 = fmul half %L2_WEIGHTS_25_load, %p_read_27" [dnn/dnn.cpp:520]   --->   Operation 631 'hmul' 'tmp_24' <Predicate = (!icmp_ln514)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 632 [2/4] (6.86ns)   --->   "%tmp_25 = fmul half %L2_WEIGHTS_26_load, %p_read_26" [dnn/dnn.cpp:520]   --->   Operation 632 'hmul' 'tmp_25' <Predicate = (!icmp_ln514)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 633 [2/4] (6.86ns)   --->   "%tmp_26 = fmul half %L2_WEIGHTS_27_load, %p_read_25" [dnn/dnn.cpp:520]   --->   Operation 633 'hmul' 'tmp_26' <Predicate = (!icmp_ln514)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 634 [2/4] (6.86ns)   --->   "%tmp_27 = fmul half %L2_WEIGHTS_28_load, %p_read_24" [dnn/dnn.cpp:520]   --->   Operation 634 'hmul' 'tmp_27' <Predicate = (!icmp_ln514)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 635 [2/4] (6.86ns)   --->   "%tmp_28 = fmul half %L2_WEIGHTS_29_load, %p_read_23" [dnn/dnn.cpp:520]   --->   Operation 635 'hmul' 'tmp_28' <Predicate = (!icmp_ln514)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 636 [2/4] (6.86ns)   --->   "%tmp_29 = fmul half %L2_WEIGHTS_30_load, %p_read_22" [dnn/dnn.cpp:520]   --->   Operation 636 'hmul' 'tmp_29' <Predicate = (!icmp_ln514)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 637 [2/4] (6.86ns)   --->   "%tmp_30 = fmul half %L2_WEIGHTS_31_load, %p_read_21" [dnn/dnn.cpp:520]   --->   Operation 637 'hmul' 'tmp_30' <Predicate = (!icmp_ln514)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 638 [2/4] (6.86ns)   --->   "%tmp_31 = fmul half %L2_WEIGHTS_32_load, %p_read_20" [dnn/dnn.cpp:520]   --->   Operation 638 'hmul' 'tmp_31' <Predicate = (!icmp_ln514)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 639 [2/4] (6.86ns)   --->   "%tmp_32 = fmul half %L2_WEIGHTS_33_load, %p_read_19" [dnn/dnn.cpp:520]   --->   Operation 639 'hmul' 'tmp_32' <Predicate = (!icmp_ln514)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 640 [2/4] (6.86ns)   --->   "%tmp_33 = fmul half %L2_WEIGHTS_34_load, %p_read_18" [dnn/dnn.cpp:520]   --->   Operation 640 'hmul' 'tmp_33' <Predicate = (!icmp_ln514)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 641 [2/4] (6.86ns)   --->   "%tmp_34 = fmul half %L2_WEIGHTS_35_load, %p_read_17" [dnn/dnn.cpp:520]   --->   Operation 641 'hmul' 'tmp_34' <Predicate = (!icmp_ln514)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 642 [2/4] (6.86ns)   --->   "%tmp_35 = fmul half %L2_WEIGHTS_36_load, %p_read_16" [dnn/dnn.cpp:520]   --->   Operation 642 'hmul' 'tmp_35' <Predicate = (!icmp_ln514)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 643 [2/4] (6.86ns)   --->   "%tmp_36 = fmul half %L2_WEIGHTS_37_load, %p_read_15" [dnn/dnn.cpp:520]   --->   Operation 643 'hmul' 'tmp_36' <Predicate = (!icmp_ln514)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 644 [2/4] (6.86ns)   --->   "%tmp_37 = fmul half %L2_WEIGHTS_38_load, %p_read_14" [dnn/dnn.cpp:520]   --->   Operation 644 'hmul' 'tmp_37' <Predicate = (!icmp_ln514)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 645 [3/4] (6.86ns)   --->   "%tmp_38 = fmul half %L2_WEIGHTS_39_load, %p_read_13" [dnn/dnn.cpp:520]   --->   Operation 645 'hmul' 'tmp_38' <Predicate = (!icmp_ln514)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 646 [3/4] (6.86ns)   --->   "%tmp_39 = fmul half %L2_WEIGHTS_40_load, %p_read_12" [dnn/dnn.cpp:520]   --->   Operation 646 'hmul' 'tmp_39' <Predicate = (!icmp_ln514)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 647 [3/4] (6.86ns)   --->   "%tmp_40 = fmul half %L2_WEIGHTS_41_load, %p_read_11" [dnn/dnn.cpp:520]   --->   Operation 647 'hmul' 'tmp_40' <Predicate = (!icmp_ln514)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 648 [3/4] (6.86ns)   --->   "%tmp_41 = fmul half %L2_WEIGHTS_42_load, %p_read_10" [dnn/dnn.cpp:520]   --->   Operation 648 'hmul' 'tmp_41' <Predicate = (!icmp_ln514)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 649 [3/4] (6.86ns)   --->   "%tmp_42 = fmul half %L2_WEIGHTS_43_load, %p_read_9" [dnn/dnn.cpp:520]   --->   Operation 649 'hmul' 'tmp_42' <Predicate = (!icmp_ln514)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 650 [3/4] (6.86ns)   --->   "%tmp_43 = fmul half %L2_WEIGHTS_44_load, %p_read_8" [dnn/dnn.cpp:520]   --->   Operation 650 'hmul' 'tmp_43' <Predicate = (!icmp_ln514)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 651 [3/4] (6.86ns)   --->   "%tmp_44 = fmul half %L2_WEIGHTS_45_load, %p_read_7" [dnn/dnn.cpp:520]   --->   Operation 651 'hmul' 'tmp_44' <Predicate = (!icmp_ln514)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 652 [3/4] (6.86ns)   --->   "%tmp_45 = fmul half %L2_WEIGHTS_46_load, %p_read_6" [dnn/dnn.cpp:520]   --->   Operation 652 'hmul' 'tmp_45' <Predicate = (!icmp_ln514)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 653 [3/4] (6.86ns)   --->   "%tmp_46 = fmul half %L2_WEIGHTS_47_load, %p_read_5" [dnn/dnn.cpp:520]   --->   Operation 653 'hmul' 'tmp_46' <Predicate = (!icmp_ln514)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 654 [3/4] (6.86ns)   --->   "%tmp_47 = fmul half %L2_WEIGHTS_48_load, %p_read_4" [dnn/dnn.cpp:520]   --->   Operation 654 'hmul' 'tmp_47' <Predicate = (!icmp_ln514)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 655 [3/4] (6.86ns)   --->   "%tmp_48 = fmul half %L2_WEIGHTS_49_load, %p_read_3" [dnn/dnn.cpp:520]   --->   Operation 655 'hmul' 'tmp_48' <Predicate = (!icmp_ln514)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 656 [3/4] (6.86ns)   --->   "%tmp_49 = fmul half %L2_WEIGHTS_50_load, %p_read_2" [dnn/dnn.cpp:520]   --->   Operation 656 'hmul' 'tmp_49' <Predicate = (!icmp_ln514)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 657 [3/4] (6.86ns)   --->   "%tmp_50 = fmul half %L2_WEIGHTS_51_load, %p_read_1" [dnn/dnn.cpp:520]   --->   Operation 657 'hmul' 'tmp_50' <Predicate = (!icmp_ln514)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.61>
ST_9 : Operation 658 [4/5] (7.61ns)   --->   "%before_relu_1 = fadd half %before_relu, %tmp5" [dnn/dnn.cpp:520]   --->   Operation 658 'hadd' 'before_relu_1' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 659 [1/4] (6.86ns)   --->   "%tmp_25 = fmul half %L2_WEIGHTS_26_load, %p_read_26" [dnn/dnn.cpp:520]   --->   Operation 659 'hmul' 'tmp_25' <Predicate = (!icmp_ln514)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 660 [1/4] (6.86ns)   --->   "%tmp_26 = fmul half %L2_WEIGHTS_27_load, %p_read_25" [dnn/dnn.cpp:520]   --->   Operation 660 'hmul' 'tmp_26' <Predicate = (!icmp_ln514)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 661 [1/4] (6.86ns)   --->   "%tmp_27 = fmul half %L2_WEIGHTS_28_load, %p_read_24" [dnn/dnn.cpp:520]   --->   Operation 661 'hmul' 'tmp_27' <Predicate = (!icmp_ln514)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 662 [1/4] (6.86ns)   --->   "%tmp_28 = fmul half %L2_WEIGHTS_29_load, %p_read_23" [dnn/dnn.cpp:520]   --->   Operation 662 'hmul' 'tmp_28' <Predicate = (!icmp_ln514)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 663 [1/4] (6.86ns)   --->   "%tmp_29 = fmul half %L2_WEIGHTS_30_load, %p_read_22" [dnn/dnn.cpp:520]   --->   Operation 663 'hmul' 'tmp_29' <Predicate = (!icmp_ln514)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 664 [1/4] (6.86ns)   --->   "%tmp_30 = fmul half %L2_WEIGHTS_31_load, %p_read_21" [dnn/dnn.cpp:520]   --->   Operation 664 'hmul' 'tmp_30' <Predicate = (!icmp_ln514)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 665 [1/4] (6.86ns)   --->   "%tmp_31 = fmul half %L2_WEIGHTS_32_load, %p_read_20" [dnn/dnn.cpp:520]   --->   Operation 665 'hmul' 'tmp_31' <Predicate = (!icmp_ln514)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 666 [1/4] (6.86ns)   --->   "%tmp_32 = fmul half %L2_WEIGHTS_33_load, %p_read_19" [dnn/dnn.cpp:520]   --->   Operation 666 'hmul' 'tmp_32' <Predicate = (!icmp_ln514)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 667 [1/4] (6.86ns)   --->   "%tmp_33 = fmul half %L2_WEIGHTS_34_load, %p_read_18" [dnn/dnn.cpp:520]   --->   Operation 667 'hmul' 'tmp_33' <Predicate = (!icmp_ln514)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 668 [1/4] (6.86ns)   --->   "%tmp_34 = fmul half %L2_WEIGHTS_35_load, %p_read_17" [dnn/dnn.cpp:520]   --->   Operation 668 'hmul' 'tmp_34' <Predicate = (!icmp_ln514)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 669 [1/4] (6.86ns)   --->   "%tmp_35 = fmul half %L2_WEIGHTS_36_load, %p_read_16" [dnn/dnn.cpp:520]   --->   Operation 669 'hmul' 'tmp_35' <Predicate = (!icmp_ln514)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 670 [1/4] (6.86ns)   --->   "%tmp_36 = fmul half %L2_WEIGHTS_37_load, %p_read_15" [dnn/dnn.cpp:520]   --->   Operation 670 'hmul' 'tmp_36' <Predicate = (!icmp_ln514)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 671 [1/4] (6.86ns)   --->   "%tmp_37 = fmul half %L2_WEIGHTS_38_load, %p_read_14" [dnn/dnn.cpp:520]   --->   Operation 671 'hmul' 'tmp_37' <Predicate = (!icmp_ln514)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 672 [2/4] (6.86ns)   --->   "%tmp_38 = fmul half %L2_WEIGHTS_39_load, %p_read_13" [dnn/dnn.cpp:520]   --->   Operation 672 'hmul' 'tmp_38' <Predicate = (!icmp_ln514)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 673 [2/4] (6.86ns)   --->   "%tmp_39 = fmul half %L2_WEIGHTS_40_load, %p_read_12" [dnn/dnn.cpp:520]   --->   Operation 673 'hmul' 'tmp_39' <Predicate = (!icmp_ln514)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 674 [2/4] (6.86ns)   --->   "%tmp_40 = fmul half %L2_WEIGHTS_41_load, %p_read_11" [dnn/dnn.cpp:520]   --->   Operation 674 'hmul' 'tmp_40' <Predicate = (!icmp_ln514)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 675 [2/4] (6.86ns)   --->   "%tmp_41 = fmul half %L2_WEIGHTS_42_load, %p_read_10" [dnn/dnn.cpp:520]   --->   Operation 675 'hmul' 'tmp_41' <Predicate = (!icmp_ln514)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 676 [2/4] (6.86ns)   --->   "%tmp_42 = fmul half %L2_WEIGHTS_43_load, %p_read_9" [dnn/dnn.cpp:520]   --->   Operation 676 'hmul' 'tmp_42' <Predicate = (!icmp_ln514)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 677 [2/4] (6.86ns)   --->   "%tmp_43 = fmul half %L2_WEIGHTS_44_load, %p_read_8" [dnn/dnn.cpp:520]   --->   Operation 677 'hmul' 'tmp_43' <Predicate = (!icmp_ln514)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 678 [2/4] (6.86ns)   --->   "%tmp_44 = fmul half %L2_WEIGHTS_45_load, %p_read_7" [dnn/dnn.cpp:520]   --->   Operation 678 'hmul' 'tmp_44' <Predicate = (!icmp_ln514)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 679 [2/4] (6.86ns)   --->   "%tmp_45 = fmul half %L2_WEIGHTS_46_load, %p_read_6" [dnn/dnn.cpp:520]   --->   Operation 679 'hmul' 'tmp_45' <Predicate = (!icmp_ln514)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 680 [2/4] (6.86ns)   --->   "%tmp_46 = fmul half %L2_WEIGHTS_47_load, %p_read_5" [dnn/dnn.cpp:520]   --->   Operation 680 'hmul' 'tmp_46' <Predicate = (!icmp_ln514)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 681 [2/4] (6.86ns)   --->   "%tmp_47 = fmul half %L2_WEIGHTS_48_load, %p_read_4" [dnn/dnn.cpp:520]   --->   Operation 681 'hmul' 'tmp_47' <Predicate = (!icmp_ln514)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 682 [2/4] (6.86ns)   --->   "%tmp_48 = fmul half %L2_WEIGHTS_49_load, %p_read_3" [dnn/dnn.cpp:520]   --->   Operation 682 'hmul' 'tmp_48' <Predicate = (!icmp_ln514)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 683 [2/4] (6.86ns)   --->   "%tmp_49 = fmul half %L2_WEIGHTS_50_load, %p_read_2" [dnn/dnn.cpp:520]   --->   Operation 683 'hmul' 'tmp_49' <Predicate = (!icmp_ln514)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 684 [2/4] (6.86ns)   --->   "%tmp_50 = fmul half %L2_WEIGHTS_51_load, %p_read_1" [dnn/dnn.cpp:520]   --->   Operation 684 'hmul' 'tmp_50' <Predicate = (!icmp_ln514)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.61>
ST_10 : Operation 685 [3/5] (7.61ns)   --->   "%before_relu_1 = fadd half %before_relu, %tmp5" [dnn/dnn.cpp:520]   --->   Operation 685 'hadd' 'before_relu_1' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 686 [1/4] (6.86ns)   --->   "%tmp_38 = fmul half %L2_WEIGHTS_39_load, %p_read_13" [dnn/dnn.cpp:520]   --->   Operation 686 'hmul' 'tmp_38' <Predicate = (!icmp_ln514)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 687 [1/4] (6.86ns)   --->   "%tmp_39 = fmul half %L2_WEIGHTS_40_load, %p_read_12" [dnn/dnn.cpp:520]   --->   Operation 687 'hmul' 'tmp_39' <Predicate = (!icmp_ln514)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 688 [1/4] (6.86ns)   --->   "%tmp_40 = fmul half %L2_WEIGHTS_41_load, %p_read_11" [dnn/dnn.cpp:520]   --->   Operation 688 'hmul' 'tmp_40' <Predicate = (!icmp_ln514)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 689 [1/4] (6.86ns)   --->   "%tmp_41 = fmul half %L2_WEIGHTS_42_load, %p_read_10" [dnn/dnn.cpp:520]   --->   Operation 689 'hmul' 'tmp_41' <Predicate = (!icmp_ln514)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 690 [1/4] (6.86ns)   --->   "%tmp_42 = fmul half %L2_WEIGHTS_43_load, %p_read_9" [dnn/dnn.cpp:520]   --->   Operation 690 'hmul' 'tmp_42' <Predicate = (!icmp_ln514)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 691 [1/4] (6.86ns)   --->   "%tmp_43 = fmul half %L2_WEIGHTS_44_load, %p_read_8" [dnn/dnn.cpp:520]   --->   Operation 691 'hmul' 'tmp_43' <Predicate = (!icmp_ln514)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 692 [1/4] (6.86ns)   --->   "%tmp_44 = fmul half %L2_WEIGHTS_45_load, %p_read_7" [dnn/dnn.cpp:520]   --->   Operation 692 'hmul' 'tmp_44' <Predicate = (!icmp_ln514)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 693 [1/4] (6.86ns)   --->   "%tmp_45 = fmul half %L2_WEIGHTS_46_load, %p_read_6" [dnn/dnn.cpp:520]   --->   Operation 693 'hmul' 'tmp_45' <Predicate = (!icmp_ln514)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 694 [1/4] (6.86ns)   --->   "%tmp_46 = fmul half %L2_WEIGHTS_47_load, %p_read_5" [dnn/dnn.cpp:520]   --->   Operation 694 'hmul' 'tmp_46' <Predicate = (!icmp_ln514)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 695 [1/4] (6.86ns)   --->   "%tmp_47 = fmul half %L2_WEIGHTS_48_load, %p_read_4" [dnn/dnn.cpp:520]   --->   Operation 695 'hmul' 'tmp_47' <Predicate = (!icmp_ln514)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 696 [1/4] (6.86ns)   --->   "%tmp_48 = fmul half %L2_WEIGHTS_49_load, %p_read_3" [dnn/dnn.cpp:520]   --->   Operation 696 'hmul' 'tmp_48' <Predicate = (!icmp_ln514)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 697 [1/4] (6.86ns)   --->   "%tmp_49 = fmul half %L2_WEIGHTS_50_load, %p_read_2" [dnn/dnn.cpp:520]   --->   Operation 697 'hmul' 'tmp_49' <Predicate = (!icmp_ln514)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 698 [1/4] (6.86ns)   --->   "%tmp_50 = fmul half %L2_WEIGHTS_51_load, %p_read_1" [dnn/dnn.cpp:520]   --->   Operation 698 'hmul' 'tmp_50' <Predicate = (!icmp_ln514)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.61>
ST_11 : Operation 699 [2/5] (7.61ns)   --->   "%before_relu_1 = fadd half %before_relu, %tmp5" [dnn/dnn.cpp:520]   --->   Operation 699 'hadd' 'before_relu_1' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.61>
ST_12 : Operation 700 [1/5] (7.61ns)   --->   "%before_relu_1 = fadd half %before_relu, %tmp5" [dnn/dnn.cpp:520]   --->   Operation 700 'hadd' 'before_relu_1' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.61>
ST_13 : Operation 701 [5/5] (7.61ns)   --->   "%before_relu_1_1 = fadd half %before_relu_1, %tmp_1" [dnn/dnn.cpp:520]   --->   Operation 701 'hadd' 'before_relu_1_1' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.61>
ST_14 : Operation 702 [4/5] (7.61ns)   --->   "%before_relu_1_1 = fadd half %before_relu_1, %tmp_1" [dnn/dnn.cpp:520]   --->   Operation 702 'hadd' 'before_relu_1_1' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.61>
ST_15 : Operation 703 [3/5] (7.61ns)   --->   "%before_relu_1_1 = fadd half %before_relu_1, %tmp_1" [dnn/dnn.cpp:520]   --->   Operation 703 'hadd' 'before_relu_1_1' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.61>
ST_16 : Operation 704 [2/5] (7.61ns)   --->   "%before_relu_1_1 = fadd half %before_relu_1, %tmp_1" [dnn/dnn.cpp:520]   --->   Operation 704 'hadd' 'before_relu_1_1' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 7.61>
ST_17 : Operation 705 [1/5] (7.61ns)   --->   "%before_relu_1_1 = fadd half %before_relu_1, %tmp_1" [dnn/dnn.cpp:520]   --->   Operation 705 'hadd' 'before_relu_1_1' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 7.61>
ST_18 : Operation 706 [5/5] (7.61ns)   --->   "%before_relu_1_2 = fadd half %before_relu_1_1, %tmp_2" [dnn/dnn.cpp:520]   --->   Operation 706 'hadd' 'before_relu_1_2' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 7.61>
ST_19 : Operation 707 [4/5] (7.61ns)   --->   "%before_relu_1_2 = fadd half %before_relu_1_1, %tmp_2" [dnn/dnn.cpp:520]   --->   Operation 707 'hadd' 'before_relu_1_2' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 7.61>
ST_20 : Operation 708 [3/5] (7.61ns)   --->   "%before_relu_1_2 = fadd half %before_relu_1_1, %tmp_2" [dnn/dnn.cpp:520]   --->   Operation 708 'hadd' 'before_relu_1_2' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 7.61>
ST_21 : Operation 709 [2/5] (7.61ns)   --->   "%before_relu_1_2 = fadd half %before_relu_1_1, %tmp_2" [dnn/dnn.cpp:520]   --->   Operation 709 'hadd' 'before_relu_1_2' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 7.61>
ST_22 : Operation 710 [1/5] (7.61ns)   --->   "%before_relu_1_2 = fadd half %before_relu_1_1, %tmp_2" [dnn/dnn.cpp:520]   --->   Operation 710 'hadd' 'before_relu_1_2' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 7.61>
ST_23 : Operation 711 [5/5] (7.61ns)   --->   "%before_relu_1_3 = fadd half %before_relu_1_2, %tmp_3" [dnn/dnn.cpp:520]   --->   Operation 711 'hadd' 'before_relu_1_3' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 7.61>
ST_24 : Operation 712 [4/5] (7.61ns)   --->   "%before_relu_1_3 = fadd half %before_relu_1_2, %tmp_3" [dnn/dnn.cpp:520]   --->   Operation 712 'hadd' 'before_relu_1_3' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 7.61>
ST_25 : Operation 713 [3/5] (7.61ns)   --->   "%before_relu_1_3 = fadd half %before_relu_1_2, %tmp_3" [dnn/dnn.cpp:520]   --->   Operation 713 'hadd' 'before_relu_1_3' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 7.61>
ST_26 : Operation 714 [2/5] (7.61ns)   --->   "%before_relu_1_3 = fadd half %before_relu_1_2, %tmp_3" [dnn/dnn.cpp:520]   --->   Operation 714 'hadd' 'before_relu_1_3' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 7.61>
ST_27 : Operation 715 [1/5] (7.61ns)   --->   "%before_relu_1_3 = fadd half %before_relu_1_2, %tmp_3" [dnn/dnn.cpp:520]   --->   Operation 715 'hadd' 'before_relu_1_3' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 7.61>
ST_28 : Operation 716 [5/5] (7.61ns)   --->   "%before_relu_1_4 = fadd half %before_relu_1_3, %tmp_4" [dnn/dnn.cpp:520]   --->   Operation 716 'hadd' 'before_relu_1_4' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 7.61>
ST_29 : Operation 717 [4/5] (7.61ns)   --->   "%before_relu_1_4 = fadd half %before_relu_1_3, %tmp_4" [dnn/dnn.cpp:520]   --->   Operation 717 'hadd' 'before_relu_1_4' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 7.61>
ST_30 : Operation 718 [3/5] (7.61ns)   --->   "%before_relu_1_4 = fadd half %before_relu_1_3, %tmp_4" [dnn/dnn.cpp:520]   --->   Operation 718 'hadd' 'before_relu_1_4' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 7.61>
ST_31 : Operation 719 [2/5] (7.61ns)   --->   "%before_relu_1_4 = fadd half %before_relu_1_3, %tmp_4" [dnn/dnn.cpp:520]   --->   Operation 719 'hadd' 'before_relu_1_4' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 7.61>
ST_32 : Operation 720 [1/5] (7.61ns)   --->   "%before_relu_1_4 = fadd half %before_relu_1_3, %tmp_4" [dnn/dnn.cpp:520]   --->   Operation 720 'hadd' 'before_relu_1_4' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 7.61>
ST_33 : Operation 721 [5/5] (7.61ns)   --->   "%before_relu_1_5 = fadd half %before_relu_1_4, %tmp_5" [dnn/dnn.cpp:520]   --->   Operation 721 'hadd' 'before_relu_1_5' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 7.61>
ST_34 : Operation 722 [4/5] (7.61ns)   --->   "%before_relu_1_5 = fadd half %before_relu_1_4, %tmp_5" [dnn/dnn.cpp:520]   --->   Operation 722 'hadd' 'before_relu_1_5' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 7.61>
ST_35 : Operation 723 [3/5] (7.61ns)   --->   "%before_relu_1_5 = fadd half %before_relu_1_4, %tmp_5" [dnn/dnn.cpp:520]   --->   Operation 723 'hadd' 'before_relu_1_5' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 7.61>
ST_36 : Operation 724 [2/5] (7.61ns)   --->   "%before_relu_1_5 = fadd half %before_relu_1_4, %tmp_5" [dnn/dnn.cpp:520]   --->   Operation 724 'hadd' 'before_relu_1_5' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 7.61>
ST_37 : Operation 725 [1/5] (7.61ns)   --->   "%before_relu_1_5 = fadd half %before_relu_1_4, %tmp_5" [dnn/dnn.cpp:520]   --->   Operation 725 'hadd' 'before_relu_1_5' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 7.61>
ST_38 : Operation 726 [5/5] (7.61ns)   --->   "%before_relu_1_6 = fadd half %before_relu_1_5, %tmp_6" [dnn/dnn.cpp:520]   --->   Operation 726 'hadd' 'before_relu_1_6' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 7.61>
ST_39 : Operation 727 [4/5] (7.61ns)   --->   "%before_relu_1_6 = fadd half %before_relu_1_5, %tmp_6" [dnn/dnn.cpp:520]   --->   Operation 727 'hadd' 'before_relu_1_6' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 7.61>
ST_40 : Operation 728 [3/5] (7.61ns)   --->   "%before_relu_1_6 = fadd half %before_relu_1_5, %tmp_6" [dnn/dnn.cpp:520]   --->   Operation 728 'hadd' 'before_relu_1_6' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 7.61>
ST_41 : Operation 729 [2/5] (7.61ns)   --->   "%before_relu_1_6 = fadd half %before_relu_1_5, %tmp_6" [dnn/dnn.cpp:520]   --->   Operation 729 'hadd' 'before_relu_1_6' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 7.61>
ST_42 : Operation 730 [1/5] (7.61ns)   --->   "%before_relu_1_6 = fadd half %before_relu_1_5, %tmp_6" [dnn/dnn.cpp:520]   --->   Operation 730 'hadd' 'before_relu_1_6' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 7.61>
ST_43 : Operation 731 [5/5] (7.61ns)   --->   "%before_relu_1_7 = fadd half %before_relu_1_6, %tmp_7" [dnn/dnn.cpp:520]   --->   Operation 731 'hadd' 'before_relu_1_7' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 7.61>
ST_44 : Operation 732 [4/5] (7.61ns)   --->   "%before_relu_1_7 = fadd half %before_relu_1_6, %tmp_7" [dnn/dnn.cpp:520]   --->   Operation 732 'hadd' 'before_relu_1_7' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 7.61>
ST_45 : Operation 733 [3/5] (7.61ns)   --->   "%before_relu_1_7 = fadd half %before_relu_1_6, %tmp_7" [dnn/dnn.cpp:520]   --->   Operation 733 'hadd' 'before_relu_1_7' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 7.61>
ST_46 : Operation 734 [2/5] (7.61ns)   --->   "%before_relu_1_7 = fadd half %before_relu_1_6, %tmp_7" [dnn/dnn.cpp:520]   --->   Operation 734 'hadd' 'before_relu_1_7' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 7.61>
ST_47 : Operation 735 [1/5] (7.61ns)   --->   "%before_relu_1_7 = fadd half %before_relu_1_6, %tmp_7" [dnn/dnn.cpp:520]   --->   Operation 735 'hadd' 'before_relu_1_7' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 7.61>
ST_48 : Operation 736 [5/5] (7.61ns)   --->   "%before_relu_1_8 = fadd half %before_relu_1_7, %tmp_8" [dnn/dnn.cpp:520]   --->   Operation 736 'hadd' 'before_relu_1_8' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 7.61>
ST_49 : Operation 737 [4/5] (7.61ns)   --->   "%before_relu_1_8 = fadd half %before_relu_1_7, %tmp_8" [dnn/dnn.cpp:520]   --->   Operation 737 'hadd' 'before_relu_1_8' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 7.61>
ST_50 : Operation 738 [3/5] (7.61ns)   --->   "%before_relu_1_8 = fadd half %before_relu_1_7, %tmp_8" [dnn/dnn.cpp:520]   --->   Operation 738 'hadd' 'before_relu_1_8' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 7.61>
ST_51 : Operation 739 [2/5] (7.61ns)   --->   "%before_relu_1_8 = fadd half %before_relu_1_7, %tmp_8" [dnn/dnn.cpp:520]   --->   Operation 739 'hadd' 'before_relu_1_8' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 7.61>
ST_52 : Operation 740 [1/5] (7.61ns)   --->   "%before_relu_1_8 = fadd half %before_relu_1_7, %tmp_8" [dnn/dnn.cpp:520]   --->   Operation 740 'hadd' 'before_relu_1_8' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 7.61>
ST_53 : Operation 741 [5/5] (7.61ns)   --->   "%before_relu_1_9 = fadd half %before_relu_1_8, %tmp_9" [dnn/dnn.cpp:520]   --->   Operation 741 'hadd' 'before_relu_1_9' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 7.61>
ST_54 : Operation 742 [4/5] (7.61ns)   --->   "%before_relu_1_9 = fadd half %before_relu_1_8, %tmp_9" [dnn/dnn.cpp:520]   --->   Operation 742 'hadd' 'before_relu_1_9' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 7.61>
ST_55 : Operation 743 [3/5] (7.61ns)   --->   "%before_relu_1_9 = fadd half %before_relu_1_8, %tmp_9" [dnn/dnn.cpp:520]   --->   Operation 743 'hadd' 'before_relu_1_9' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 7.61>
ST_56 : Operation 744 [2/5] (7.61ns)   --->   "%before_relu_1_9 = fadd half %before_relu_1_8, %tmp_9" [dnn/dnn.cpp:520]   --->   Operation 744 'hadd' 'before_relu_1_9' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 7.61>
ST_57 : Operation 745 [1/5] (7.61ns)   --->   "%before_relu_1_9 = fadd half %before_relu_1_8, %tmp_9" [dnn/dnn.cpp:520]   --->   Operation 745 'hadd' 'before_relu_1_9' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 7.61>
ST_58 : Operation 746 [5/5] (7.61ns)   --->   "%before_relu_1_s = fadd half %before_relu_1_9, %tmp_s" [dnn/dnn.cpp:520]   --->   Operation 746 'hadd' 'before_relu_1_s' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 7.61>
ST_59 : Operation 747 [4/5] (7.61ns)   --->   "%before_relu_1_s = fadd half %before_relu_1_9, %tmp_s" [dnn/dnn.cpp:520]   --->   Operation 747 'hadd' 'before_relu_1_s' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 7.61>
ST_60 : Operation 748 [3/5] (7.61ns)   --->   "%before_relu_1_s = fadd half %before_relu_1_9, %tmp_s" [dnn/dnn.cpp:520]   --->   Operation 748 'hadd' 'before_relu_1_s' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 7.61>
ST_61 : Operation 749 [2/5] (7.61ns)   --->   "%before_relu_1_s = fadd half %before_relu_1_9, %tmp_s" [dnn/dnn.cpp:520]   --->   Operation 749 'hadd' 'before_relu_1_s' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 7.61>
ST_62 : Operation 750 [1/5] (7.61ns)   --->   "%before_relu_1_s = fadd half %before_relu_1_9, %tmp_s" [dnn/dnn.cpp:520]   --->   Operation 750 'hadd' 'before_relu_1_s' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 7.61>
ST_63 : Operation 751 [5/5] (7.61ns)   --->   "%before_relu_1_10 = fadd half %before_relu_1_s, %tmp_10" [dnn/dnn.cpp:520]   --->   Operation 751 'hadd' 'before_relu_1_10' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 7.61>
ST_64 : Operation 752 [4/5] (7.61ns)   --->   "%before_relu_1_10 = fadd half %before_relu_1_s, %tmp_10" [dnn/dnn.cpp:520]   --->   Operation 752 'hadd' 'before_relu_1_10' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 7.61>
ST_65 : Operation 753 [3/5] (7.61ns)   --->   "%before_relu_1_10 = fadd half %before_relu_1_s, %tmp_10" [dnn/dnn.cpp:520]   --->   Operation 753 'hadd' 'before_relu_1_10' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 7.61>
ST_66 : Operation 754 [2/5] (7.61ns)   --->   "%before_relu_1_10 = fadd half %before_relu_1_s, %tmp_10" [dnn/dnn.cpp:520]   --->   Operation 754 'hadd' 'before_relu_1_10' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 7.61>
ST_67 : Operation 755 [1/5] (7.61ns)   --->   "%before_relu_1_10 = fadd half %before_relu_1_s, %tmp_10" [dnn/dnn.cpp:520]   --->   Operation 755 'hadd' 'before_relu_1_10' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 7.61>
ST_68 : Operation 756 [5/5] (7.61ns)   --->   "%before_relu_1_11 = fadd half %before_relu_1_10, %tmp_11" [dnn/dnn.cpp:520]   --->   Operation 756 'hadd' 'before_relu_1_11' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 7.61>
ST_69 : Operation 757 [4/5] (7.61ns)   --->   "%before_relu_1_11 = fadd half %before_relu_1_10, %tmp_11" [dnn/dnn.cpp:520]   --->   Operation 757 'hadd' 'before_relu_1_11' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 7.61>
ST_70 : Operation 758 [3/5] (7.61ns)   --->   "%before_relu_1_11 = fadd half %before_relu_1_10, %tmp_11" [dnn/dnn.cpp:520]   --->   Operation 758 'hadd' 'before_relu_1_11' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 7.61>
ST_71 : Operation 759 [2/5] (7.61ns)   --->   "%before_relu_1_11 = fadd half %before_relu_1_10, %tmp_11" [dnn/dnn.cpp:520]   --->   Operation 759 'hadd' 'before_relu_1_11' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 7.61>
ST_72 : Operation 760 [1/5] (7.61ns)   --->   "%before_relu_1_11 = fadd half %before_relu_1_10, %tmp_11" [dnn/dnn.cpp:520]   --->   Operation 760 'hadd' 'before_relu_1_11' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 7.61>
ST_73 : Operation 761 [5/5] (7.61ns)   --->   "%before_relu_1_12 = fadd half %before_relu_1_11, %tmp_12" [dnn/dnn.cpp:520]   --->   Operation 761 'hadd' 'before_relu_1_12' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 73> <Delay = 7.61>
ST_74 : Operation 762 [4/5] (7.61ns)   --->   "%before_relu_1_12 = fadd half %before_relu_1_11, %tmp_12" [dnn/dnn.cpp:520]   --->   Operation 762 'hadd' 'before_relu_1_12' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 74> <Delay = 7.61>
ST_75 : Operation 763 [3/5] (7.61ns)   --->   "%before_relu_1_12 = fadd half %before_relu_1_11, %tmp_12" [dnn/dnn.cpp:520]   --->   Operation 763 'hadd' 'before_relu_1_12' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 75> <Delay = 7.61>
ST_76 : Operation 764 [2/5] (7.61ns)   --->   "%before_relu_1_12 = fadd half %before_relu_1_11, %tmp_12" [dnn/dnn.cpp:520]   --->   Operation 764 'hadd' 'before_relu_1_12' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 76> <Delay = 7.61>
ST_77 : Operation 765 [1/5] (7.61ns)   --->   "%before_relu_1_12 = fadd half %before_relu_1_11, %tmp_12" [dnn/dnn.cpp:520]   --->   Operation 765 'hadd' 'before_relu_1_12' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 77> <Delay = 7.61>
ST_78 : Operation 766 [5/5] (7.61ns)   --->   "%before_relu_1_13 = fadd half %before_relu_1_12, %tmp_13" [dnn/dnn.cpp:520]   --->   Operation 766 'hadd' 'before_relu_1_13' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 78> <Delay = 7.61>
ST_79 : Operation 767 [4/5] (7.61ns)   --->   "%before_relu_1_13 = fadd half %before_relu_1_12, %tmp_13" [dnn/dnn.cpp:520]   --->   Operation 767 'hadd' 'before_relu_1_13' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 79> <Delay = 7.61>
ST_80 : Operation 768 [3/5] (7.61ns)   --->   "%before_relu_1_13 = fadd half %before_relu_1_12, %tmp_13" [dnn/dnn.cpp:520]   --->   Operation 768 'hadd' 'before_relu_1_13' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 80> <Delay = 7.61>
ST_81 : Operation 769 [2/5] (7.61ns)   --->   "%before_relu_1_13 = fadd half %before_relu_1_12, %tmp_13" [dnn/dnn.cpp:520]   --->   Operation 769 'hadd' 'before_relu_1_13' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 81> <Delay = 7.61>
ST_82 : Operation 770 [1/5] (7.61ns)   --->   "%before_relu_1_13 = fadd half %before_relu_1_12, %tmp_13" [dnn/dnn.cpp:520]   --->   Operation 770 'hadd' 'before_relu_1_13' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 82> <Delay = 7.61>
ST_83 : Operation 771 [5/5] (7.61ns)   --->   "%before_relu_1_14 = fadd half %before_relu_1_13, %tmp_14" [dnn/dnn.cpp:520]   --->   Operation 771 'hadd' 'before_relu_1_14' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 83> <Delay = 7.61>
ST_84 : Operation 772 [4/5] (7.61ns)   --->   "%before_relu_1_14 = fadd half %before_relu_1_13, %tmp_14" [dnn/dnn.cpp:520]   --->   Operation 772 'hadd' 'before_relu_1_14' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 84> <Delay = 7.61>
ST_85 : Operation 773 [3/5] (7.61ns)   --->   "%before_relu_1_14 = fadd half %before_relu_1_13, %tmp_14" [dnn/dnn.cpp:520]   --->   Operation 773 'hadd' 'before_relu_1_14' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 85> <Delay = 7.61>
ST_86 : Operation 774 [2/5] (7.61ns)   --->   "%before_relu_1_14 = fadd half %before_relu_1_13, %tmp_14" [dnn/dnn.cpp:520]   --->   Operation 774 'hadd' 'before_relu_1_14' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 86> <Delay = 7.61>
ST_87 : Operation 775 [1/5] (7.61ns)   --->   "%before_relu_1_14 = fadd half %before_relu_1_13, %tmp_14" [dnn/dnn.cpp:520]   --->   Operation 775 'hadd' 'before_relu_1_14' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 87> <Delay = 7.61>
ST_88 : Operation 776 [5/5] (7.61ns)   --->   "%before_relu_1_15 = fadd half %before_relu_1_14, %tmp_15" [dnn/dnn.cpp:520]   --->   Operation 776 'hadd' 'before_relu_1_15' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 88> <Delay = 7.61>
ST_89 : Operation 777 [4/5] (7.61ns)   --->   "%before_relu_1_15 = fadd half %before_relu_1_14, %tmp_15" [dnn/dnn.cpp:520]   --->   Operation 777 'hadd' 'before_relu_1_15' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 89> <Delay = 7.61>
ST_90 : Operation 778 [3/5] (7.61ns)   --->   "%before_relu_1_15 = fadd half %before_relu_1_14, %tmp_15" [dnn/dnn.cpp:520]   --->   Operation 778 'hadd' 'before_relu_1_15' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 90> <Delay = 7.61>
ST_91 : Operation 779 [2/5] (7.61ns)   --->   "%before_relu_1_15 = fadd half %before_relu_1_14, %tmp_15" [dnn/dnn.cpp:520]   --->   Operation 779 'hadd' 'before_relu_1_15' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 91> <Delay = 7.61>
ST_92 : Operation 780 [1/5] (7.61ns)   --->   "%before_relu_1_15 = fadd half %before_relu_1_14, %tmp_15" [dnn/dnn.cpp:520]   --->   Operation 780 'hadd' 'before_relu_1_15' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 92> <Delay = 7.61>
ST_93 : Operation 781 [5/5] (7.61ns)   --->   "%before_relu_1_16 = fadd half %before_relu_1_15, %tmp_16" [dnn/dnn.cpp:520]   --->   Operation 781 'hadd' 'before_relu_1_16' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 93> <Delay = 7.61>
ST_94 : Operation 782 [4/5] (7.61ns)   --->   "%before_relu_1_16 = fadd half %before_relu_1_15, %tmp_16" [dnn/dnn.cpp:520]   --->   Operation 782 'hadd' 'before_relu_1_16' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 94> <Delay = 7.61>
ST_95 : Operation 783 [3/5] (7.61ns)   --->   "%before_relu_1_16 = fadd half %before_relu_1_15, %tmp_16" [dnn/dnn.cpp:520]   --->   Operation 783 'hadd' 'before_relu_1_16' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 95> <Delay = 7.61>
ST_96 : Operation 784 [2/5] (7.61ns)   --->   "%before_relu_1_16 = fadd half %before_relu_1_15, %tmp_16" [dnn/dnn.cpp:520]   --->   Operation 784 'hadd' 'before_relu_1_16' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 96> <Delay = 7.61>
ST_97 : Operation 785 [1/5] (7.61ns)   --->   "%before_relu_1_16 = fadd half %before_relu_1_15, %tmp_16" [dnn/dnn.cpp:520]   --->   Operation 785 'hadd' 'before_relu_1_16' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 97> <Delay = 7.61>
ST_98 : Operation 786 [5/5] (7.61ns)   --->   "%before_relu_1_17 = fadd half %before_relu_1_16, %tmp_17" [dnn/dnn.cpp:520]   --->   Operation 786 'hadd' 'before_relu_1_17' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 98> <Delay = 7.61>
ST_99 : Operation 787 [4/5] (7.61ns)   --->   "%before_relu_1_17 = fadd half %before_relu_1_16, %tmp_17" [dnn/dnn.cpp:520]   --->   Operation 787 'hadd' 'before_relu_1_17' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 99> <Delay = 7.61>
ST_100 : Operation 788 [3/5] (7.61ns)   --->   "%before_relu_1_17 = fadd half %before_relu_1_16, %tmp_17" [dnn/dnn.cpp:520]   --->   Operation 788 'hadd' 'before_relu_1_17' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 100> <Delay = 7.61>
ST_101 : Operation 789 [2/5] (7.61ns)   --->   "%before_relu_1_17 = fadd half %before_relu_1_16, %tmp_17" [dnn/dnn.cpp:520]   --->   Operation 789 'hadd' 'before_relu_1_17' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 101> <Delay = 7.61>
ST_102 : Operation 790 [1/5] (7.61ns)   --->   "%before_relu_1_17 = fadd half %before_relu_1_16, %tmp_17" [dnn/dnn.cpp:520]   --->   Operation 790 'hadd' 'before_relu_1_17' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 103 <SV = 102> <Delay = 7.61>
ST_103 : Operation 791 [5/5] (7.61ns)   --->   "%before_relu_1_18 = fadd half %before_relu_1_17, %tmp_18" [dnn/dnn.cpp:520]   --->   Operation 791 'hadd' 'before_relu_1_18' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 103> <Delay = 7.61>
ST_104 : Operation 792 [4/5] (7.61ns)   --->   "%before_relu_1_18 = fadd half %before_relu_1_17, %tmp_18" [dnn/dnn.cpp:520]   --->   Operation 792 'hadd' 'before_relu_1_18' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 104> <Delay = 7.61>
ST_105 : Operation 793 [3/5] (7.61ns)   --->   "%before_relu_1_18 = fadd half %before_relu_1_17, %tmp_18" [dnn/dnn.cpp:520]   --->   Operation 793 'hadd' 'before_relu_1_18' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 105> <Delay = 7.61>
ST_106 : Operation 794 [2/5] (7.61ns)   --->   "%before_relu_1_18 = fadd half %before_relu_1_17, %tmp_18" [dnn/dnn.cpp:520]   --->   Operation 794 'hadd' 'before_relu_1_18' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 107 <SV = 106> <Delay = 7.61>
ST_107 : Operation 795 [1/5] (7.61ns)   --->   "%before_relu_1_18 = fadd half %before_relu_1_17, %tmp_18" [dnn/dnn.cpp:520]   --->   Operation 795 'hadd' 'before_relu_1_18' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 108 <SV = 107> <Delay = 7.61>
ST_108 : Operation 796 [5/5] (7.61ns)   --->   "%before_relu_1_19 = fadd half %before_relu_1_18, %tmp_19" [dnn/dnn.cpp:520]   --->   Operation 796 'hadd' 'before_relu_1_19' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 109 <SV = 108> <Delay = 7.61>
ST_109 : Operation 797 [4/5] (7.61ns)   --->   "%before_relu_1_19 = fadd half %before_relu_1_18, %tmp_19" [dnn/dnn.cpp:520]   --->   Operation 797 'hadd' 'before_relu_1_19' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 110 <SV = 109> <Delay = 7.61>
ST_110 : Operation 798 [3/5] (7.61ns)   --->   "%before_relu_1_19 = fadd half %before_relu_1_18, %tmp_19" [dnn/dnn.cpp:520]   --->   Operation 798 'hadd' 'before_relu_1_19' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 111 <SV = 110> <Delay = 7.61>
ST_111 : Operation 799 [2/5] (7.61ns)   --->   "%before_relu_1_19 = fadd half %before_relu_1_18, %tmp_19" [dnn/dnn.cpp:520]   --->   Operation 799 'hadd' 'before_relu_1_19' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 112 <SV = 111> <Delay = 7.61>
ST_112 : Operation 800 [1/5] (7.61ns)   --->   "%before_relu_1_19 = fadd half %before_relu_1_18, %tmp_19" [dnn/dnn.cpp:520]   --->   Operation 800 'hadd' 'before_relu_1_19' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 113 <SV = 112> <Delay = 7.61>
ST_113 : Operation 801 [5/5] (7.61ns)   --->   "%before_relu_1_20 = fadd half %before_relu_1_19, %tmp_20" [dnn/dnn.cpp:520]   --->   Operation 801 'hadd' 'before_relu_1_20' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 114 <SV = 113> <Delay = 7.61>
ST_114 : Operation 802 [4/5] (7.61ns)   --->   "%before_relu_1_20 = fadd half %before_relu_1_19, %tmp_20" [dnn/dnn.cpp:520]   --->   Operation 802 'hadd' 'before_relu_1_20' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 115 <SV = 114> <Delay = 7.61>
ST_115 : Operation 803 [3/5] (7.61ns)   --->   "%before_relu_1_20 = fadd half %before_relu_1_19, %tmp_20" [dnn/dnn.cpp:520]   --->   Operation 803 'hadd' 'before_relu_1_20' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 116 <SV = 115> <Delay = 7.61>
ST_116 : Operation 804 [2/5] (7.61ns)   --->   "%before_relu_1_20 = fadd half %before_relu_1_19, %tmp_20" [dnn/dnn.cpp:520]   --->   Operation 804 'hadd' 'before_relu_1_20' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 117 <SV = 116> <Delay = 7.61>
ST_117 : Operation 805 [1/5] (7.61ns)   --->   "%before_relu_1_20 = fadd half %before_relu_1_19, %tmp_20" [dnn/dnn.cpp:520]   --->   Operation 805 'hadd' 'before_relu_1_20' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 118 <SV = 117> <Delay = 7.61>
ST_118 : Operation 806 [5/5] (7.61ns)   --->   "%before_relu_1_21 = fadd half %before_relu_1_20, %tmp_21" [dnn/dnn.cpp:520]   --->   Operation 806 'hadd' 'before_relu_1_21' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 119 <SV = 118> <Delay = 7.61>
ST_119 : Operation 807 [4/5] (7.61ns)   --->   "%before_relu_1_21 = fadd half %before_relu_1_20, %tmp_21" [dnn/dnn.cpp:520]   --->   Operation 807 'hadd' 'before_relu_1_21' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 120 <SV = 119> <Delay = 7.61>
ST_120 : Operation 808 [3/5] (7.61ns)   --->   "%before_relu_1_21 = fadd half %before_relu_1_20, %tmp_21" [dnn/dnn.cpp:520]   --->   Operation 808 'hadd' 'before_relu_1_21' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 121 <SV = 120> <Delay = 7.61>
ST_121 : Operation 809 [2/5] (7.61ns)   --->   "%before_relu_1_21 = fadd half %before_relu_1_20, %tmp_21" [dnn/dnn.cpp:520]   --->   Operation 809 'hadd' 'before_relu_1_21' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 122 <SV = 121> <Delay = 7.61>
ST_122 : Operation 810 [1/5] (7.61ns)   --->   "%before_relu_1_21 = fadd half %before_relu_1_20, %tmp_21" [dnn/dnn.cpp:520]   --->   Operation 810 'hadd' 'before_relu_1_21' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 123 <SV = 122> <Delay = 7.61>
ST_123 : Operation 811 [5/5] (7.61ns)   --->   "%before_relu_1_22 = fadd half %before_relu_1_21, %tmp_22" [dnn/dnn.cpp:520]   --->   Operation 811 'hadd' 'before_relu_1_22' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 124 <SV = 123> <Delay = 7.61>
ST_124 : Operation 812 [4/5] (7.61ns)   --->   "%before_relu_1_22 = fadd half %before_relu_1_21, %tmp_22" [dnn/dnn.cpp:520]   --->   Operation 812 'hadd' 'before_relu_1_22' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 125 <SV = 124> <Delay = 7.61>
ST_125 : Operation 813 [3/5] (7.61ns)   --->   "%before_relu_1_22 = fadd half %before_relu_1_21, %tmp_22" [dnn/dnn.cpp:520]   --->   Operation 813 'hadd' 'before_relu_1_22' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 126 <SV = 125> <Delay = 7.61>
ST_126 : Operation 814 [2/5] (7.61ns)   --->   "%before_relu_1_22 = fadd half %before_relu_1_21, %tmp_22" [dnn/dnn.cpp:520]   --->   Operation 814 'hadd' 'before_relu_1_22' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 127 <SV = 126> <Delay = 7.61>
ST_127 : Operation 815 [1/5] (7.61ns)   --->   "%before_relu_1_22 = fadd half %before_relu_1_21, %tmp_22" [dnn/dnn.cpp:520]   --->   Operation 815 'hadd' 'before_relu_1_22' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 128 <SV = 127> <Delay = 7.61>
ST_128 : Operation 816 [5/5] (7.61ns)   --->   "%before_relu_1_23 = fadd half %before_relu_1_22, %tmp_23" [dnn/dnn.cpp:520]   --->   Operation 816 'hadd' 'before_relu_1_23' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 129 <SV = 128> <Delay = 7.61>
ST_129 : Operation 817 [4/5] (7.61ns)   --->   "%before_relu_1_23 = fadd half %before_relu_1_22, %tmp_23" [dnn/dnn.cpp:520]   --->   Operation 817 'hadd' 'before_relu_1_23' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 130 <SV = 129> <Delay = 7.61>
ST_130 : Operation 818 [3/5] (7.61ns)   --->   "%before_relu_1_23 = fadd half %before_relu_1_22, %tmp_23" [dnn/dnn.cpp:520]   --->   Operation 818 'hadd' 'before_relu_1_23' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 131 <SV = 130> <Delay = 7.61>
ST_131 : Operation 819 [2/5] (7.61ns)   --->   "%before_relu_1_23 = fadd half %before_relu_1_22, %tmp_23" [dnn/dnn.cpp:520]   --->   Operation 819 'hadd' 'before_relu_1_23' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 132 <SV = 131> <Delay = 7.61>
ST_132 : Operation 820 [1/5] (7.61ns)   --->   "%before_relu_1_23 = fadd half %before_relu_1_22, %tmp_23" [dnn/dnn.cpp:520]   --->   Operation 820 'hadd' 'before_relu_1_23' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 133 <SV = 132> <Delay = 7.61>
ST_133 : Operation 821 [5/5] (7.61ns)   --->   "%before_relu_1_24 = fadd half %before_relu_1_23, %tmp_24" [dnn/dnn.cpp:520]   --->   Operation 821 'hadd' 'before_relu_1_24' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 134 <SV = 133> <Delay = 7.61>
ST_134 : Operation 822 [4/5] (7.61ns)   --->   "%before_relu_1_24 = fadd half %before_relu_1_23, %tmp_24" [dnn/dnn.cpp:520]   --->   Operation 822 'hadd' 'before_relu_1_24' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 135 <SV = 134> <Delay = 7.61>
ST_135 : Operation 823 [3/5] (7.61ns)   --->   "%before_relu_1_24 = fadd half %before_relu_1_23, %tmp_24" [dnn/dnn.cpp:520]   --->   Operation 823 'hadd' 'before_relu_1_24' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 136 <SV = 135> <Delay = 7.61>
ST_136 : Operation 824 [2/5] (7.61ns)   --->   "%before_relu_1_24 = fadd half %before_relu_1_23, %tmp_24" [dnn/dnn.cpp:520]   --->   Operation 824 'hadd' 'before_relu_1_24' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 137 <SV = 136> <Delay = 7.61>
ST_137 : Operation 825 [1/5] (7.61ns)   --->   "%before_relu_1_24 = fadd half %before_relu_1_23, %tmp_24" [dnn/dnn.cpp:520]   --->   Operation 825 'hadd' 'before_relu_1_24' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 138 <SV = 137> <Delay = 7.61>
ST_138 : Operation 826 [5/5] (7.61ns)   --->   "%before_relu_1_25 = fadd half %before_relu_1_24, %tmp_25" [dnn/dnn.cpp:520]   --->   Operation 826 'hadd' 'before_relu_1_25' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 139 <SV = 138> <Delay = 7.61>
ST_139 : Operation 827 [4/5] (7.61ns)   --->   "%before_relu_1_25 = fadd half %before_relu_1_24, %tmp_25" [dnn/dnn.cpp:520]   --->   Operation 827 'hadd' 'before_relu_1_25' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 140 <SV = 139> <Delay = 7.61>
ST_140 : Operation 828 [3/5] (7.61ns)   --->   "%before_relu_1_25 = fadd half %before_relu_1_24, %tmp_25" [dnn/dnn.cpp:520]   --->   Operation 828 'hadd' 'before_relu_1_25' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 141 <SV = 140> <Delay = 7.61>
ST_141 : Operation 829 [2/5] (7.61ns)   --->   "%before_relu_1_25 = fadd half %before_relu_1_24, %tmp_25" [dnn/dnn.cpp:520]   --->   Operation 829 'hadd' 'before_relu_1_25' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 142 <SV = 141> <Delay = 7.61>
ST_142 : Operation 830 [1/5] (7.61ns)   --->   "%before_relu_1_25 = fadd half %before_relu_1_24, %tmp_25" [dnn/dnn.cpp:520]   --->   Operation 830 'hadd' 'before_relu_1_25' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 143 <SV = 142> <Delay = 7.61>
ST_143 : Operation 831 [5/5] (7.61ns)   --->   "%before_relu_1_26 = fadd half %before_relu_1_25, %tmp_26" [dnn/dnn.cpp:520]   --->   Operation 831 'hadd' 'before_relu_1_26' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 144 <SV = 143> <Delay = 7.61>
ST_144 : Operation 832 [4/5] (7.61ns)   --->   "%before_relu_1_26 = fadd half %before_relu_1_25, %tmp_26" [dnn/dnn.cpp:520]   --->   Operation 832 'hadd' 'before_relu_1_26' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 145 <SV = 144> <Delay = 7.61>
ST_145 : Operation 833 [3/5] (7.61ns)   --->   "%before_relu_1_26 = fadd half %before_relu_1_25, %tmp_26" [dnn/dnn.cpp:520]   --->   Operation 833 'hadd' 'before_relu_1_26' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 146 <SV = 145> <Delay = 7.61>
ST_146 : Operation 834 [2/5] (7.61ns)   --->   "%before_relu_1_26 = fadd half %before_relu_1_25, %tmp_26" [dnn/dnn.cpp:520]   --->   Operation 834 'hadd' 'before_relu_1_26' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 147 <SV = 146> <Delay = 7.61>
ST_147 : Operation 835 [1/5] (7.61ns)   --->   "%before_relu_1_26 = fadd half %before_relu_1_25, %tmp_26" [dnn/dnn.cpp:520]   --->   Operation 835 'hadd' 'before_relu_1_26' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 148 <SV = 147> <Delay = 7.61>
ST_148 : Operation 836 [5/5] (7.61ns)   --->   "%before_relu_1_27 = fadd half %before_relu_1_26, %tmp_27" [dnn/dnn.cpp:520]   --->   Operation 836 'hadd' 'before_relu_1_27' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 149 <SV = 148> <Delay = 7.61>
ST_149 : Operation 837 [4/5] (7.61ns)   --->   "%before_relu_1_27 = fadd half %before_relu_1_26, %tmp_27" [dnn/dnn.cpp:520]   --->   Operation 837 'hadd' 'before_relu_1_27' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 150 <SV = 149> <Delay = 7.61>
ST_150 : Operation 838 [3/5] (7.61ns)   --->   "%before_relu_1_27 = fadd half %before_relu_1_26, %tmp_27" [dnn/dnn.cpp:520]   --->   Operation 838 'hadd' 'before_relu_1_27' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 151 <SV = 150> <Delay = 7.61>
ST_151 : Operation 839 [2/5] (7.61ns)   --->   "%before_relu_1_27 = fadd half %before_relu_1_26, %tmp_27" [dnn/dnn.cpp:520]   --->   Operation 839 'hadd' 'before_relu_1_27' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 152 <SV = 151> <Delay = 7.61>
ST_152 : Operation 840 [1/5] (7.61ns)   --->   "%before_relu_1_27 = fadd half %before_relu_1_26, %tmp_27" [dnn/dnn.cpp:520]   --->   Operation 840 'hadd' 'before_relu_1_27' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 153 <SV = 152> <Delay = 7.61>
ST_153 : Operation 841 [5/5] (7.61ns)   --->   "%before_relu_1_28 = fadd half %before_relu_1_27, %tmp_28" [dnn/dnn.cpp:520]   --->   Operation 841 'hadd' 'before_relu_1_28' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 154 <SV = 153> <Delay = 7.61>
ST_154 : Operation 842 [4/5] (7.61ns)   --->   "%before_relu_1_28 = fadd half %before_relu_1_27, %tmp_28" [dnn/dnn.cpp:520]   --->   Operation 842 'hadd' 'before_relu_1_28' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 155 <SV = 154> <Delay = 7.61>
ST_155 : Operation 843 [3/5] (7.61ns)   --->   "%before_relu_1_28 = fadd half %before_relu_1_27, %tmp_28" [dnn/dnn.cpp:520]   --->   Operation 843 'hadd' 'before_relu_1_28' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 156 <SV = 155> <Delay = 7.61>
ST_156 : Operation 844 [2/5] (7.61ns)   --->   "%before_relu_1_28 = fadd half %before_relu_1_27, %tmp_28" [dnn/dnn.cpp:520]   --->   Operation 844 'hadd' 'before_relu_1_28' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 157 <SV = 156> <Delay = 7.61>
ST_157 : Operation 845 [1/5] (7.61ns)   --->   "%before_relu_1_28 = fadd half %before_relu_1_27, %tmp_28" [dnn/dnn.cpp:520]   --->   Operation 845 'hadd' 'before_relu_1_28' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 158 <SV = 157> <Delay = 7.61>
ST_158 : Operation 846 [5/5] (7.61ns)   --->   "%before_relu_1_29 = fadd half %before_relu_1_28, %tmp_29" [dnn/dnn.cpp:520]   --->   Operation 846 'hadd' 'before_relu_1_29' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 159 <SV = 158> <Delay = 7.61>
ST_159 : Operation 847 [4/5] (7.61ns)   --->   "%before_relu_1_29 = fadd half %before_relu_1_28, %tmp_29" [dnn/dnn.cpp:520]   --->   Operation 847 'hadd' 'before_relu_1_29' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 160 <SV = 159> <Delay = 7.61>
ST_160 : Operation 848 [3/5] (7.61ns)   --->   "%before_relu_1_29 = fadd half %before_relu_1_28, %tmp_29" [dnn/dnn.cpp:520]   --->   Operation 848 'hadd' 'before_relu_1_29' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 161 <SV = 160> <Delay = 7.61>
ST_161 : Operation 849 [2/5] (7.61ns)   --->   "%before_relu_1_29 = fadd half %before_relu_1_28, %tmp_29" [dnn/dnn.cpp:520]   --->   Operation 849 'hadd' 'before_relu_1_29' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 162 <SV = 161> <Delay = 7.61>
ST_162 : Operation 850 [1/5] (7.61ns)   --->   "%before_relu_1_29 = fadd half %before_relu_1_28, %tmp_29" [dnn/dnn.cpp:520]   --->   Operation 850 'hadd' 'before_relu_1_29' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 163 <SV = 162> <Delay = 7.61>
ST_163 : Operation 851 [5/5] (7.61ns)   --->   "%before_relu_1_30 = fadd half %before_relu_1_29, %tmp_30" [dnn/dnn.cpp:520]   --->   Operation 851 'hadd' 'before_relu_1_30' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 164 <SV = 163> <Delay = 7.61>
ST_164 : Operation 852 [4/5] (7.61ns)   --->   "%before_relu_1_30 = fadd half %before_relu_1_29, %tmp_30" [dnn/dnn.cpp:520]   --->   Operation 852 'hadd' 'before_relu_1_30' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 165 <SV = 164> <Delay = 7.61>
ST_165 : Operation 853 [3/5] (7.61ns)   --->   "%before_relu_1_30 = fadd half %before_relu_1_29, %tmp_30" [dnn/dnn.cpp:520]   --->   Operation 853 'hadd' 'before_relu_1_30' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 166 <SV = 165> <Delay = 7.61>
ST_166 : Operation 854 [2/5] (7.61ns)   --->   "%before_relu_1_30 = fadd half %before_relu_1_29, %tmp_30" [dnn/dnn.cpp:520]   --->   Operation 854 'hadd' 'before_relu_1_30' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 167 <SV = 166> <Delay = 7.61>
ST_167 : Operation 855 [1/5] (7.61ns)   --->   "%before_relu_1_30 = fadd half %before_relu_1_29, %tmp_30" [dnn/dnn.cpp:520]   --->   Operation 855 'hadd' 'before_relu_1_30' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 168 <SV = 167> <Delay = 7.61>
ST_168 : Operation 856 [5/5] (7.61ns)   --->   "%before_relu_1_31 = fadd half %before_relu_1_30, %tmp_31" [dnn/dnn.cpp:520]   --->   Operation 856 'hadd' 'before_relu_1_31' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 169 <SV = 168> <Delay = 7.61>
ST_169 : Operation 857 [4/5] (7.61ns)   --->   "%before_relu_1_31 = fadd half %before_relu_1_30, %tmp_31" [dnn/dnn.cpp:520]   --->   Operation 857 'hadd' 'before_relu_1_31' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 170 <SV = 169> <Delay = 7.61>
ST_170 : Operation 858 [3/5] (7.61ns)   --->   "%before_relu_1_31 = fadd half %before_relu_1_30, %tmp_31" [dnn/dnn.cpp:520]   --->   Operation 858 'hadd' 'before_relu_1_31' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 171 <SV = 170> <Delay = 7.61>
ST_171 : Operation 859 [2/5] (7.61ns)   --->   "%before_relu_1_31 = fadd half %before_relu_1_30, %tmp_31" [dnn/dnn.cpp:520]   --->   Operation 859 'hadd' 'before_relu_1_31' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 172 <SV = 171> <Delay = 7.61>
ST_172 : Operation 860 [1/5] (7.61ns)   --->   "%before_relu_1_31 = fadd half %before_relu_1_30, %tmp_31" [dnn/dnn.cpp:520]   --->   Operation 860 'hadd' 'before_relu_1_31' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 173 <SV = 172> <Delay = 7.61>
ST_173 : Operation 861 [5/5] (7.61ns)   --->   "%before_relu_1_32 = fadd half %before_relu_1_31, %tmp_32" [dnn/dnn.cpp:520]   --->   Operation 861 'hadd' 'before_relu_1_32' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 174 <SV = 173> <Delay = 7.61>
ST_174 : Operation 862 [4/5] (7.61ns)   --->   "%before_relu_1_32 = fadd half %before_relu_1_31, %tmp_32" [dnn/dnn.cpp:520]   --->   Operation 862 'hadd' 'before_relu_1_32' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 175 <SV = 174> <Delay = 7.61>
ST_175 : Operation 863 [3/5] (7.61ns)   --->   "%before_relu_1_32 = fadd half %before_relu_1_31, %tmp_32" [dnn/dnn.cpp:520]   --->   Operation 863 'hadd' 'before_relu_1_32' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 176 <SV = 175> <Delay = 7.61>
ST_176 : Operation 864 [2/5] (7.61ns)   --->   "%before_relu_1_32 = fadd half %before_relu_1_31, %tmp_32" [dnn/dnn.cpp:520]   --->   Operation 864 'hadd' 'before_relu_1_32' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 177 <SV = 176> <Delay = 7.61>
ST_177 : Operation 865 [1/5] (7.61ns)   --->   "%before_relu_1_32 = fadd half %before_relu_1_31, %tmp_32" [dnn/dnn.cpp:520]   --->   Operation 865 'hadd' 'before_relu_1_32' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 178 <SV = 177> <Delay = 7.61>
ST_178 : Operation 866 [5/5] (7.61ns)   --->   "%before_relu_1_33 = fadd half %before_relu_1_32, %tmp_33" [dnn/dnn.cpp:520]   --->   Operation 866 'hadd' 'before_relu_1_33' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 179 <SV = 178> <Delay = 7.61>
ST_179 : Operation 867 [4/5] (7.61ns)   --->   "%before_relu_1_33 = fadd half %before_relu_1_32, %tmp_33" [dnn/dnn.cpp:520]   --->   Operation 867 'hadd' 'before_relu_1_33' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 180 <SV = 179> <Delay = 7.61>
ST_180 : Operation 868 [3/5] (7.61ns)   --->   "%before_relu_1_33 = fadd half %before_relu_1_32, %tmp_33" [dnn/dnn.cpp:520]   --->   Operation 868 'hadd' 'before_relu_1_33' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 181 <SV = 180> <Delay = 7.61>
ST_181 : Operation 869 [2/5] (7.61ns)   --->   "%before_relu_1_33 = fadd half %before_relu_1_32, %tmp_33" [dnn/dnn.cpp:520]   --->   Operation 869 'hadd' 'before_relu_1_33' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 182 <SV = 181> <Delay = 7.61>
ST_182 : Operation 870 [1/5] (7.61ns)   --->   "%before_relu_1_33 = fadd half %before_relu_1_32, %tmp_33" [dnn/dnn.cpp:520]   --->   Operation 870 'hadd' 'before_relu_1_33' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 183 <SV = 182> <Delay = 7.61>
ST_183 : Operation 871 [5/5] (7.61ns)   --->   "%before_relu_1_34 = fadd half %before_relu_1_33, %tmp_34" [dnn/dnn.cpp:520]   --->   Operation 871 'hadd' 'before_relu_1_34' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 184 <SV = 183> <Delay = 7.61>
ST_184 : Operation 872 [4/5] (7.61ns)   --->   "%before_relu_1_34 = fadd half %before_relu_1_33, %tmp_34" [dnn/dnn.cpp:520]   --->   Operation 872 'hadd' 'before_relu_1_34' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 185 <SV = 184> <Delay = 7.61>
ST_185 : Operation 873 [3/5] (7.61ns)   --->   "%before_relu_1_34 = fadd half %before_relu_1_33, %tmp_34" [dnn/dnn.cpp:520]   --->   Operation 873 'hadd' 'before_relu_1_34' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 186 <SV = 185> <Delay = 7.61>
ST_186 : Operation 874 [2/5] (7.61ns)   --->   "%before_relu_1_34 = fadd half %before_relu_1_33, %tmp_34" [dnn/dnn.cpp:520]   --->   Operation 874 'hadd' 'before_relu_1_34' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 187 <SV = 186> <Delay = 7.61>
ST_187 : Operation 875 [1/5] (7.61ns)   --->   "%before_relu_1_34 = fadd half %before_relu_1_33, %tmp_34" [dnn/dnn.cpp:520]   --->   Operation 875 'hadd' 'before_relu_1_34' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 188 <SV = 187> <Delay = 7.61>
ST_188 : Operation 876 [5/5] (7.61ns)   --->   "%before_relu_1_35 = fadd half %before_relu_1_34, %tmp_35" [dnn/dnn.cpp:520]   --->   Operation 876 'hadd' 'before_relu_1_35' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 189 <SV = 188> <Delay = 7.61>
ST_189 : Operation 877 [4/5] (7.61ns)   --->   "%before_relu_1_35 = fadd half %before_relu_1_34, %tmp_35" [dnn/dnn.cpp:520]   --->   Operation 877 'hadd' 'before_relu_1_35' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 190 <SV = 189> <Delay = 7.61>
ST_190 : Operation 878 [3/5] (7.61ns)   --->   "%before_relu_1_35 = fadd half %before_relu_1_34, %tmp_35" [dnn/dnn.cpp:520]   --->   Operation 878 'hadd' 'before_relu_1_35' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 191 <SV = 190> <Delay = 7.61>
ST_191 : Operation 879 [2/5] (7.61ns)   --->   "%before_relu_1_35 = fadd half %before_relu_1_34, %tmp_35" [dnn/dnn.cpp:520]   --->   Operation 879 'hadd' 'before_relu_1_35' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 192 <SV = 191> <Delay = 7.61>
ST_192 : Operation 880 [1/5] (7.61ns)   --->   "%before_relu_1_35 = fadd half %before_relu_1_34, %tmp_35" [dnn/dnn.cpp:520]   --->   Operation 880 'hadd' 'before_relu_1_35' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 193 <SV = 192> <Delay = 7.61>
ST_193 : Operation 881 [5/5] (7.61ns)   --->   "%before_relu_1_36 = fadd half %before_relu_1_35, %tmp_36" [dnn/dnn.cpp:520]   --->   Operation 881 'hadd' 'before_relu_1_36' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 194 <SV = 193> <Delay = 7.61>
ST_194 : Operation 882 [4/5] (7.61ns)   --->   "%before_relu_1_36 = fadd half %before_relu_1_35, %tmp_36" [dnn/dnn.cpp:520]   --->   Operation 882 'hadd' 'before_relu_1_36' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 195 <SV = 194> <Delay = 7.61>
ST_195 : Operation 883 [3/5] (7.61ns)   --->   "%before_relu_1_36 = fadd half %before_relu_1_35, %tmp_36" [dnn/dnn.cpp:520]   --->   Operation 883 'hadd' 'before_relu_1_36' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 196 <SV = 195> <Delay = 7.61>
ST_196 : Operation 884 [2/5] (7.61ns)   --->   "%before_relu_1_36 = fadd half %before_relu_1_35, %tmp_36" [dnn/dnn.cpp:520]   --->   Operation 884 'hadd' 'before_relu_1_36' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 197 <SV = 196> <Delay = 7.61>
ST_197 : Operation 885 [1/5] (7.61ns)   --->   "%before_relu_1_36 = fadd half %before_relu_1_35, %tmp_36" [dnn/dnn.cpp:520]   --->   Operation 885 'hadd' 'before_relu_1_36' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 198 <SV = 197> <Delay = 7.61>
ST_198 : Operation 886 [5/5] (7.61ns)   --->   "%before_relu_1_37 = fadd half %before_relu_1_36, %tmp_37" [dnn/dnn.cpp:520]   --->   Operation 886 'hadd' 'before_relu_1_37' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 199 <SV = 198> <Delay = 7.61>
ST_199 : Operation 887 [4/5] (7.61ns)   --->   "%before_relu_1_37 = fadd half %before_relu_1_36, %tmp_37" [dnn/dnn.cpp:520]   --->   Operation 887 'hadd' 'before_relu_1_37' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 200 <SV = 199> <Delay = 7.61>
ST_200 : Operation 888 [3/5] (7.61ns)   --->   "%before_relu_1_37 = fadd half %before_relu_1_36, %tmp_37" [dnn/dnn.cpp:520]   --->   Operation 888 'hadd' 'before_relu_1_37' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 201 <SV = 200> <Delay = 7.61>
ST_201 : Operation 889 [2/5] (7.61ns)   --->   "%before_relu_1_37 = fadd half %before_relu_1_36, %tmp_37" [dnn/dnn.cpp:520]   --->   Operation 889 'hadd' 'before_relu_1_37' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 202 <SV = 201> <Delay = 7.61>
ST_202 : Operation 890 [1/5] (7.61ns)   --->   "%before_relu_1_37 = fadd half %before_relu_1_36, %tmp_37" [dnn/dnn.cpp:520]   --->   Operation 890 'hadd' 'before_relu_1_37' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 203 <SV = 202> <Delay = 7.61>
ST_203 : Operation 891 [5/5] (7.61ns)   --->   "%before_relu_1_38 = fadd half %before_relu_1_37, %tmp_38" [dnn/dnn.cpp:520]   --->   Operation 891 'hadd' 'before_relu_1_38' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 204 <SV = 203> <Delay = 7.61>
ST_204 : Operation 892 [4/5] (7.61ns)   --->   "%before_relu_1_38 = fadd half %before_relu_1_37, %tmp_38" [dnn/dnn.cpp:520]   --->   Operation 892 'hadd' 'before_relu_1_38' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 205 <SV = 204> <Delay = 7.61>
ST_205 : Operation 893 [3/5] (7.61ns)   --->   "%before_relu_1_38 = fadd half %before_relu_1_37, %tmp_38" [dnn/dnn.cpp:520]   --->   Operation 893 'hadd' 'before_relu_1_38' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 206 <SV = 205> <Delay = 7.61>
ST_206 : Operation 894 [2/5] (7.61ns)   --->   "%before_relu_1_38 = fadd half %before_relu_1_37, %tmp_38" [dnn/dnn.cpp:520]   --->   Operation 894 'hadd' 'before_relu_1_38' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 207 <SV = 206> <Delay = 7.61>
ST_207 : Operation 895 [1/5] (7.61ns)   --->   "%before_relu_1_38 = fadd half %before_relu_1_37, %tmp_38" [dnn/dnn.cpp:520]   --->   Operation 895 'hadd' 'before_relu_1_38' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 208 <SV = 207> <Delay = 7.61>
ST_208 : Operation 896 [5/5] (7.61ns)   --->   "%before_relu_1_39 = fadd half %before_relu_1_38, %tmp_39" [dnn/dnn.cpp:520]   --->   Operation 896 'hadd' 'before_relu_1_39' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 209 <SV = 208> <Delay = 7.61>
ST_209 : Operation 897 [4/5] (7.61ns)   --->   "%before_relu_1_39 = fadd half %before_relu_1_38, %tmp_39" [dnn/dnn.cpp:520]   --->   Operation 897 'hadd' 'before_relu_1_39' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 210 <SV = 209> <Delay = 7.61>
ST_210 : Operation 898 [3/5] (7.61ns)   --->   "%before_relu_1_39 = fadd half %before_relu_1_38, %tmp_39" [dnn/dnn.cpp:520]   --->   Operation 898 'hadd' 'before_relu_1_39' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 211 <SV = 210> <Delay = 7.61>
ST_211 : Operation 899 [2/5] (7.61ns)   --->   "%before_relu_1_39 = fadd half %before_relu_1_38, %tmp_39" [dnn/dnn.cpp:520]   --->   Operation 899 'hadd' 'before_relu_1_39' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 212 <SV = 211> <Delay = 7.61>
ST_212 : Operation 900 [1/5] (7.61ns)   --->   "%before_relu_1_39 = fadd half %before_relu_1_38, %tmp_39" [dnn/dnn.cpp:520]   --->   Operation 900 'hadd' 'before_relu_1_39' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 213 <SV = 212> <Delay = 7.61>
ST_213 : Operation 901 [5/5] (7.61ns)   --->   "%before_relu_1_40 = fadd half %before_relu_1_39, %tmp_40" [dnn/dnn.cpp:520]   --->   Operation 901 'hadd' 'before_relu_1_40' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 214 <SV = 213> <Delay = 7.61>
ST_214 : Operation 902 [4/5] (7.61ns)   --->   "%before_relu_1_40 = fadd half %before_relu_1_39, %tmp_40" [dnn/dnn.cpp:520]   --->   Operation 902 'hadd' 'before_relu_1_40' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 215 <SV = 214> <Delay = 7.61>
ST_215 : Operation 903 [3/5] (7.61ns)   --->   "%before_relu_1_40 = fadd half %before_relu_1_39, %tmp_40" [dnn/dnn.cpp:520]   --->   Operation 903 'hadd' 'before_relu_1_40' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 216 <SV = 215> <Delay = 7.61>
ST_216 : Operation 904 [2/5] (7.61ns)   --->   "%before_relu_1_40 = fadd half %before_relu_1_39, %tmp_40" [dnn/dnn.cpp:520]   --->   Operation 904 'hadd' 'before_relu_1_40' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 217 <SV = 216> <Delay = 7.61>
ST_217 : Operation 905 [1/5] (7.61ns)   --->   "%before_relu_1_40 = fadd half %before_relu_1_39, %tmp_40" [dnn/dnn.cpp:520]   --->   Operation 905 'hadd' 'before_relu_1_40' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 218 <SV = 217> <Delay = 7.61>
ST_218 : Operation 906 [5/5] (7.61ns)   --->   "%before_relu_1_41 = fadd half %before_relu_1_40, %tmp_41" [dnn/dnn.cpp:520]   --->   Operation 906 'hadd' 'before_relu_1_41' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 219 <SV = 218> <Delay = 7.61>
ST_219 : Operation 907 [4/5] (7.61ns)   --->   "%before_relu_1_41 = fadd half %before_relu_1_40, %tmp_41" [dnn/dnn.cpp:520]   --->   Operation 907 'hadd' 'before_relu_1_41' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 220 <SV = 219> <Delay = 7.61>
ST_220 : Operation 908 [3/5] (7.61ns)   --->   "%before_relu_1_41 = fadd half %before_relu_1_40, %tmp_41" [dnn/dnn.cpp:520]   --->   Operation 908 'hadd' 'before_relu_1_41' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 221 <SV = 220> <Delay = 7.61>
ST_221 : Operation 909 [2/5] (7.61ns)   --->   "%before_relu_1_41 = fadd half %before_relu_1_40, %tmp_41" [dnn/dnn.cpp:520]   --->   Operation 909 'hadd' 'before_relu_1_41' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 222 <SV = 221> <Delay = 7.61>
ST_222 : Operation 910 [1/5] (7.61ns)   --->   "%before_relu_1_41 = fadd half %before_relu_1_40, %tmp_41" [dnn/dnn.cpp:520]   --->   Operation 910 'hadd' 'before_relu_1_41' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 223 <SV = 222> <Delay = 7.61>
ST_223 : Operation 911 [5/5] (7.61ns)   --->   "%before_relu_1_42 = fadd half %before_relu_1_41, %tmp_42" [dnn/dnn.cpp:520]   --->   Operation 911 'hadd' 'before_relu_1_42' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 224 <SV = 223> <Delay = 7.61>
ST_224 : Operation 912 [4/5] (7.61ns)   --->   "%before_relu_1_42 = fadd half %before_relu_1_41, %tmp_42" [dnn/dnn.cpp:520]   --->   Operation 912 'hadd' 'before_relu_1_42' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 225 <SV = 224> <Delay = 7.61>
ST_225 : Operation 913 [3/5] (7.61ns)   --->   "%before_relu_1_42 = fadd half %before_relu_1_41, %tmp_42" [dnn/dnn.cpp:520]   --->   Operation 913 'hadd' 'before_relu_1_42' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 226 <SV = 225> <Delay = 7.61>
ST_226 : Operation 914 [2/5] (7.61ns)   --->   "%before_relu_1_42 = fadd half %before_relu_1_41, %tmp_42" [dnn/dnn.cpp:520]   --->   Operation 914 'hadd' 'before_relu_1_42' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 227 <SV = 226> <Delay = 7.61>
ST_227 : Operation 915 [1/5] (7.61ns)   --->   "%before_relu_1_42 = fadd half %before_relu_1_41, %tmp_42" [dnn/dnn.cpp:520]   --->   Operation 915 'hadd' 'before_relu_1_42' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 228 <SV = 227> <Delay = 7.61>
ST_228 : Operation 916 [5/5] (7.61ns)   --->   "%before_relu_1_43 = fadd half %before_relu_1_42, %tmp_43" [dnn/dnn.cpp:520]   --->   Operation 916 'hadd' 'before_relu_1_43' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 229 <SV = 228> <Delay = 7.61>
ST_229 : Operation 917 [4/5] (7.61ns)   --->   "%before_relu_1_43 = fadd half %before_relu_1_42, %tmp_43" [dnn/dnn.cpp:520]   --->   Operation 917 'hadd' 'before_relu_1_43' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 230 <SV = 229> <Delay = 7.61>
ST_230 : Operation 918 [3/5] (7.61ns)   --->   "%before_relu_1_43 = fadd half %before_relu_1_42, %tmp_43" [dnn/dnn.cpp:520]   --->   Operation 918 'hadd' 'before_relu_1_43' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 231 <SV = 230> <Delay = 7.61>
ST_231 : Operation 919 [2/5] (7.61ns)   --->   "%before_relu_1_43 = fadd half %before_relu_1_42, %tmp_43" [dnn/dnn.cpp:520]   --->   Operation 919 'hadd' 'before_relu_1_43' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 232 <SV = 231> <Delay = 7.61>
ST_232 : Operation 920 [1/5] (7.61ns)   --->   "%before_relu_1_43 = fadd half %before_relu_1_42, %tmp_43" [dnn/dnn.cpp:520]   --->   Operation 920 'hadd' 'before_relu_1_43' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 233 <SV = 232> <Delay = 7.61>
ST_233 : Operation 921 [5/5] (7.61ns)   --->   "%before_relu_1_44 = fadd half %before_relu_1_43, %tmp_44" [dnn/dnn.cpp:520]   --->   Operation 921 'hadd' 'before_relu_1_44' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 234 <SV = 233> <Delay = 7.61>
ST_234 : Operation 922 [4/5] (7.61ns)   --->   "%before_relu_1_44 = fadd half %before_relu_1_43, %tmp_44" [dnn/dnn.cpp:520]   --->   Operation 922 'hadd' 'before_relu_1_44' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 235 <SV = 234> <Delay = 7.61>
ST_235 : Operation 923 [3/5] (7.61ns)   --->   "%before_relu_1_44 = fadd half %before_relu_1_43, %tmp_44" [dnn/dnn.cpp:520]   --->   Operation 923 'hadd' 'before_relu_1_44' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 236 <SV = 235> <Delay = 7.61>
ST_236 : Operation 924 [2/5] (7.61ns)   --->   "%before_relu_1_44 = fadd half %before_relu_1_43, %tmp_44" [dnn/dnn.cpp:520]   --->   Operation 924 'hadd' 'before_relu_1_44' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 237 <SV = 236> <Delay = 7.61>
ST_237 : Operation 925 [1/5] (7.61ns)   --->   "%before_relu_1_44 = fadd half %before_relu_1_43, %tmp_44" [dnn/dnn.cpp:520]   --->   Operation 925 'hadd' 'before_relu_1_44' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 238 <SV = 237> <Delay = 7.61>
ST_238 : Operation 926 [5/5] (7.61ns)   --->   "%before_relu_1_45 = fadd half %before_relu_1_44, %tmp_45" [dnn/dnn.cpp:520]   --->   Operation 926 'hadd' 'before_relu_1_45' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 239 <SV = 238> <Delay = 7.61>
ST_239 : Operation 927 [4/5] (7.61ns)   --->   "%before_relu_1_45 = fadd half %before_relu_1_44, %tmp_45" [dnn/dnn.cpp:520]   --->   Operation 927 'hadd' 'before_relu_1_45' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 240 <SV = 239> <Delay = 7.61>
ST_240 : Operation 928 [3/5] (7.61ns)   --->   "%before_relu_1_45 = fadd half %before_relu_1_44, %tmp_45" [dnn/dnn.cpp:520]   --->   Operation 928 'hadd' 'before_relu_1_45' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 241 <SV = 240> <Delay = 7.61>
ST_241 : Operation 929 [2/5] (7.61ns)   --->   "%before_relu_1_45 = fadd half %before_relu_1_44, %tmp_45" [dnn/dnn.cpp:520]   --->   Operation 929 'hadd' 'before_relu_1_45' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 242 <SV = 241> <Delay = 7.61>
ST_242 : Operation 930 [1/5] (7.61ns)   --->   "%before_relu_1_45 = fadd half %before_relu_1_44, %tmp_45" [dnn/dnn.cpp:520]   --->   Operation 930 'hadd' 'before_relu_1_45' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 243 <SV = 242> <Delay = 7.61>
ST_243 : Operation 931 [5/5] (7.61ns)   --->   "%before_relu_1_46 = fadd half %before_relu_1_45, %tmp_46" [dnn/dnn.cpp:520]   --->   Operation 931 'hadd' 'before_relu_1_46' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 244 <SV = 243> <Delay = 7.61>
ST_244 : Operation 932 [4/5] (7.61ns)   --->   "%before_relu_1_46 = fadd half %before_relu_1_45, %tmp_46" [dnn/dnn.cpp:520]   --->   Operation 932 'hadd' 'before_relu_1_46' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 245 <SV = 244> <Delay = 7.61>
ST_245 : Operation 933 [3/5] (7.61ns)   --->   "%before_relu_1_46 = fadd half %before_relu_1_45, %tmp_46" [dnn/dnn.cpp:520]   --->   Operation 933 'hadd' 'before_relu_1_46' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 246 <SV = 245> <Delay = 7.61>
ST_246 : Operation 934 [2/5] (7.61ns)   --->   "%before_relu_1_46 = fadd half %before_relu_1_45, %tmp_46" [dnn/dnn.cpp:520]   --->   Operation 934 'hadd' 'before_relu_1_46' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 247 <SV = 246> <Delay = 7.61>
ST_247 : Operation 935 [1/5] (7.61ns)   --->   "%before_relu_1_46 = fadd half %before_relu_1_45, %tmp_46" [dnn/dnn.cpp:520]   --->   Operation 935 'hadd' 'before_relu_1_46' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 248 <SV = 247> <Delay = 7.61>
ST_248 : Operation 936 [5/5] (7.61ns)   --->   "%before_relu_1_47 = fadd half %before_relu_1_46, %tmp_47" [dnn/dnn.cpp:520]   --->   Operation 936 'hadd' 'before_relu_1_47' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 249 <SV = 248> <Delay = 7.61>
ST_249 : Operation 937 [4/5] (7.61ns)   --->   "%before_relu_1_47 = fadd half %before_relu_1_46, %tmp_47" [dnn/dnn.cpp:520]   --->   Operation 937 'hadd' 'before_relu_1_47' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 250 <SV = 249> <Delay = 7.61>
ST_250 : Operation 938 [3/5] (7.61ns)   --->   "%before_relu_1_47 = fadd half %before_relu_1_46, %tmp_47" [dnn/dnn.cpp:520]   --->   Operation 938 'hadd' 'before_relu_1_47' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 251 <SV = 250> <Delay = 7.61>
ST_251 : Operation 939 [2/5] (7.61ns)   --->   "%before_relu_1_47 = fadd half %before_relu_1_46, %tmp_47" [dnn/dnn.cpp:520]   --->   Operation 939 'hadd' 'before_relu_1_47' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 252 <SV = 251> <Delay = 7.61>
ST_252 : Operation 940 [1/5] (7.61ns)   --->   "%before_relu_1_47 = fadd half %before_relu_1_46, %tmp_47" [dnn/dnn.cpp:520]   --->   Operation 940 'hadd' 'before_relu_1_47' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 253 <SV = 252> <Delay = 7.61>
ST_253 : Operation 941 [5/5] (7.61ns)   --->   "%before_relu_1_48 = fadd half %before_relu_1_47, %tmp_48" [dnn/dnn.cpp:520]   --->   Operation 941 'hadd' 'before_relu_1_48' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 254 <SV = 253> <Delay = 7.61>
ST_254 : Operation 942 [4/5] (7.61ns)   --->   "%before_relu_1_48 = fadd half %before_relu_1_47, %tmp_48" [dnn/dnn.cpp:520]   --->   Operation 942 'hadd' 'before_relu_1_48' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 255 <SV = 254> <Delay = 7.61>
ST_255 : Operation 943 [3/5] (7.61ns)   --->   "%before_relu_1_48 = fadd half %before_relu_1_47, %tmp_48" [dnn/dnn.cpp:520]   --->   Operation 943 'hadd' 'before_relu_1_48' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 256 <SV = 255> <Delay = 7.61>
ST_256 : Operation 944 [2/5] (7.61ns)   --->   "%before_relu_1_48 = fadd half %before_relu_1_47, %tmp_48" [dnn/dnn.cpp:520]   --->   Operation 944 'hadd' 'before_relu_1_48' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 257 <SV = 256> <Delay = 7.61>
ST_257 : Operation 945 [1/5] (7.61ns)   --->   "%before_relu_1_48 = fadd half %before_relu_1_47, %tmp_48" [dnn/dnn.cpp:520]   --->   Operation 945 'hadd' 'before_relu_1_48' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 258 <SV = 257> <Delay = 7.61>
ST_258 : Operation 946 [5/5] (7.61ns)   --->   "%before_relu_1_49 = fadd half %before_relu_1_48, %tmp_49" [dnn/dnn.cpp:520]   --->   Operation 946 'hadd' 'before_relu_1_49' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 259 <SV = 258> <Delay = 7.61>
ST_259 : Operation 947 [4/5] (7.61ns)   --->   "%before_relu_1_49 = fadd half %before_relu_1_48, %tmp_49" [dnn/dnn.cpp:520]   --->   Operation 947 'hadd' 'before_relu_1_49' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 260 <SV = 259> <Delay = 7.61>
ST_260 : Operation 948 [3/5] (7.61ns)   --->   "%before_relu_1_49 = fadd half %before_relu_1_48, %tmp_49" [dnn/dnn.cpp:520]   --->   Operation 948 'hadd' 'before_relu_1_49' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 261 <SV = 260> <Delay = 7.61>
ST_261 : Operation 949 [2/5] (7.61ns)   --->   "%before_relu_1_49 = fadd half %before_relu_1_48, %tmp_49" [dnn/dnn.cpp:520]   --->   Operation 949 'hadd' 'before_relu_1_49' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 262 <SV = 261> <Delay = 7.61>
ST_262 : Operation 950 [1/5] (7.61ns)   --->   "%before_relu_1_49 = fadd half %before_relu_1_48, %tmp_49" [dnn/dnn.cpp:520]   --->   Operation 950 'hadd' 'before_relu_1_49' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 263 <SV = 262> <Delay = 7.61>
ST_263 : Operation 951 [5/5] (7.61ns)   --->   "%before_relu_1_50 = fadd half %before_relu_1_49, %tmp_50" [dnn/dnn.cpp:520]   --->   Operation 951 'hadd' 'before_relu_1_50' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 264 <SV = 263> <Delay = 7.61>
ST_264 : Operation 952 [4/5] (7.61ns)   --->   "%before_relu_1_50 = fadd half %before_relu_1_49, %tmp_50" [dnn/dnn.cpp:520]   --->   Operation 952 'hadd' 'before_relu_1_50' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 265 <SV = 264> <Delay = 7.61>
ST_265 : Operation 953 [3/5] (7.61ns)   --->   "%before_relu_1_50 = fadd half %before_relu_1_49, %tmp_50" [dnn/dnn.cpp:520]   --->   Operation 953 'hadd' 'before_relu_1_50' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 266 <SV = 265> <Delay = 7.61>
ST_266 : Operation 954 [2/5] (7.61ns)   --->   "%before_relu_1_50 = fadd half %before_relu_1_49, %tmp_50" [dnn/dnn.cpp:520]   --->   Operation 954 'hadd' 'before_relu_1_50' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 267 <SV = 266> <Delay = 7.61>
ST_267 : Operation 955 [1/5] (7.61ns)   --->   "%before_relu_1_50 = fadd half %before_relu_1_49, %tmp_50" [dnn/dnn.cpp:520]   --->   Operation 955 'hadd' 'before_relu_1_50' <Predicate = (!icmp_ln514)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 268 <SV = 267> <Delay = 3.25>
ST_268 : Operation 956 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str5) nounwind" [dnn/dnn.cpp:514]   --->   Operation 956 'specloopname' <Predicate = (!icmp_ln514)> <Delay = 0.00>
ST_268 : Operation 957 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str5)" [dnn/dnn.cpp:514]   --->   Operation 957 'specregionbegin' 'tmp' <Predicate = (!icmp_ln514)> <Delay = 0.00>
ST_268 : Operation 958 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 4, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [dnn/dnn.cpp:516]   --->   Operation 958 'specpipeline' <Predicate = (!icmp_ln514)> <Delay = 0.00>
ST_268 : Operation 959 [1/1] (0.00ns)   --->   "%y_L3_addr = getelementptr [104 x half]* %y_L3, i64 0, i64 %zext_ln518" [dnn/dnn.cpp:522]   --->   Operation 959 'getelementptr' 'y_L3_addr' <Predicate = (!icmp_ln514)> <Delay = 0.00>
ST_268 : Operation 960 [1/1] (3.25ns)   --->   "store half %before_relu_1_50, half* %y_L3_addr, align 2" [dnn/dnn.cpp:522]   --->   Operation 960 'store' <Predicate = (!icmp_ln514)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 104> <RAM>
ST_268 : Operation 961 [1/1] (0.00ns)   --->   "%empty_20 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str5, i32 %tmp)" [dnn/dnn.cpp:524]   --->   Operation 961 'specregionend' 'empty_20' <Predicate = (!icmp_ln514)> <Delay = 0.00>
ST_268 : Operation 962 [1/1] (0.00ns)   --->   "br label %1" [dnn/dnn.cpp:514]   --->   Operation 962 'br' <Predicate = (!icmp_ln514)> <Delay = 0.00>

State 269 <SV = 2> <Delay = 0.00>
ST_269 : Operation 963 [1/1] (0.00ns)   --->   "ret void" [dnn/dnn.cpp:526]   --->   Operation 963 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', dnn/dnn.cpp:514) [161]  (1.77 ns)

 <State 2>: 3.25ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', dnn/dnn.cpp:514) [161]  (0 ns)
	'getelementptr' operation ('L2_WEIGHTS_0_addr', dnn/dnn.cpp:520) [173]  (0 ns)
	'load' operation ('L2_WEIGHTS_0_load', dnn/dnn.cpp:520) on array 'L2_WEIGHTS_0' [174]  (3.25 ns)

 <State 3>: 3.25ns
The critical path consists of the following:
	'load' operation ('L2_WEIGHTS_0_load', dnn/dnn.cpp:520) on array 'L2_WEIGHTS_0' [174]  (3.25 ns)

 <State 4>: 6.87ns
The critical path consists of the following:
	'hmul' operation ('tmp5', dnn/dnn.cpp:520) [175]  (6.87 ns)

 <State 5>: 6.87ns
The critical path consists of the following:
	'hmul' operation ('tmp5', dnn/dnn.cpp:520) [175]  (6.87 ns)

 <State 6>: 6.87ns
The critical path consists of the following:
	'hmul' operation ('tmp5', dnn/dnn.cpp:520) [175]  (6.87 ns)

 <State 7>: 6.87ns
The critical path consists of the following:
	'hmul' operation ('tmp5', dnn/dnn.cpp:520) [175]  (6.87 ns)

 <State 8>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1', dnn/dnn.cpp:520) [176]  (7.61 ns)

 <State 9>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1', dnn/dnn.cpp:520) [176]  (7.61 ns)

 <State 10>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1', dnn/dnn.cpp:520) [176]  (7.61 ns)

 <State 11>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1', dnn/dnn.cpp:520) [176]  (7.61 ns)

 <State 12>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1', dnn/dnn.cpp:520) [176]  (7.61 ns)

 <State 13>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_1', dnn/dnn.cpp:520) [180]  (7.61 ns)

 <State 14>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_1', dnn/dnn.cpp:520) [180]  (7.61 ns)

 <State 15>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_1', dnn/dnn.cpp:520) [180]  (7.61 ns)

 <State 16>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_1', dnn/dnn.cpp:520) [180]  (7.61 ns)

 <State 17>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_1', dnn/dnn.cpp:520) [180]  (7.61 ns)

 <State 18>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_2', dnn/dnn.cpp:520) [184]  (7.61 ns)

 <State 19>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_2', dnn/dnn.cpp:520) [184]  (7.61 ns)

 <State 20>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_2', dnn/dnn.cpp:520) [184]  (7.61 ns)

 <State 21>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_2', dnn/dnn.cpp:520) [184]  (7.61 ns)

 <State 22>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_2', dnn/dnn.cpp:520) [184]  (7.61 ns)

 <State 23>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_3', dnn/dnn.cpp:520) [188]  (7.61 ns)

 <State 24>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_3', dnn/dnn.cpp:520) [188]  (7.61 ns)

 <State 25>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_3', dnn/dnn.cpp:520) [188]  (7.61 ns)

 <State 26>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_3', dnn/dnn.cpp:520) [188]  (7.61 ns)

 <State 27>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_3', dnn/dnn.cpp:520) [188]  (7.61 ns)

 <State 28>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_4', dnn/dnn.cpp:520) [192]  (7.61 ns)

 <State 29>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_4', dnn/dnn.cpp:520) [192]  (7.61 ns)

 <State 30>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_4', dnn/dnn.cpp:520) [192]  (7.61 ns)

 <State 31>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_4', dnn/dnn.cpp:520) [192]  (7.61 ns)

 <State 32>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_4', dnn/dnn.cpp:520) [192]  (7.61 ns)

 <State 33>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_5', dnn/dnn.cpp:520) [196]  (7.61 ns)

 <State 34>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_5', dnn/dnn.cpp:520) [196]  (7.61 ns)

 <State 35>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_5', dnn/dnn.cpp:520) [196]  (7.61 ns)

 <State 36>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_5', dnn/dnn.cpp:520) [196]  (7.61 ns)

 <State 37>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_5', dnn/dnn.cpp:520) [196]  (7.61 ns)

 <State 38>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_6', dnn/dnn.cpp:520) [200]  (7.61 ns)

 <State 39>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_6', dnn/dnn.cpp:520) [200]  (7.61 ns)

 <State 40>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_6', dnn/dnn.cpp:520) [200]  (7.61 ns)

 <State 41>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_6', dnn/dnn.cpp:520) [200]  (7.61 ns)

 <State 42>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_6', dnn/dnn.cpp:520) [200]  (7.61 ns)

 <State 43>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_7', dnn/dnn.cpp:520) [204]  (7.61 ns)

 <State 44>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_7', dnn/dnn.cpp:520) [204]  (7.61 ns)

 <State 45>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_7', dnn/dnn.cpp:520) [204]  (7.61 ns)

 <State 46>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_7', dnn/dnn.cpp:520) [204]  (7.61 ns)

 <State 47>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_7', dnn/dnn.cpp:520) [204]  (7.61 ns)

 <State 48>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_8', dnn/dnn.cpp:520) [208]  (7.61 ns)

 <State 49>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_8', dnn/dnn.cpp:520) [208]  (7.61 ns)

 <State 50>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_8', dnn/dnn.cpp:520) [208]  (7.61 ns)

 <State 51>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_8', dnn/dnn.cpp:520) [208]  (7.61 ns)

 <State 52>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_8', dnn/dnn.cpp:520) [208]  (7.61 ns)

 <State 53>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_9', dnn/dnn.cpp:520) [212]  (7.61 ns)

 <State 54>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_9', dnn/dnn.cpp:520) [212]  (7.61 ns)

 <State 55>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_9', dnn/dnn.cpp:520) [212]  (7.61 ns)

 <State 56>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_9', dnn/dnn.cpp:520) [212]  (7.61 ns)

 <State 57>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_9', dnn/dnn.cpp:520) [212]  (7.61 ns)

 <State 58>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_s', dnn/dnn.cpp:520) [216]  (7.61 ns)

 <State 59>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_s', dnn/dnn.cpp:520) [216]  (7.61 ns)

 <State 60>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_s', dnn/dnn.cpp:520) [216]  (7.61 ns)

 <State 61>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_s', dnn/dnn.cpp:520) [216]  (7.61 ns)

 <State 62>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_s', dnn/dnn.cpp:520) [216]  (7.61 ns)

 <State 63>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_10', dnn/dnn.cpp:520) [220]  (7.61 ns)

 <State 64>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_10', dnn/dnn.cpp:520) [220]  (7.61 ns)

 <State 65>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_10', dnn/dnn.cpp:520) [220]  (7.61 ns)

 <State 66>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_10', dnn/dnn.cpp:520) [220]  (7.61 ns)

 <State 67>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_10', dnn/dnn.cpp:520) [220]  (7.61 ns)

 <State 68>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_11', dnn/dnn.cpp:520) [224]  (7.61 ns)

 <State 69>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_11', dnn/dnn.cpp:520) [224]  (7.61 ns)

 <State 70>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_11', dnn/dnn.cpp:520) [224]  (7.61 ns)

 <State 71>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_11', dnn/dnn.cpp:520) [224]  (7.61 ns)

 <State 72>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_11', dnn/dnn.cpp:520) [224]  (7.61 ns)

 <State 73>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_12', dnn/dnn.cpp:520) [228]  (7.61 ns)

 <State 74>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_12', dnn/dnn.cpp:520) [228]  (7.61 ns)

 <State 75>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_12', dnn/dnn.cpp:520) [228]  (7.61 ns)

 <State 76>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_12', dnn/dnn.cpp:520) [228]  (7.61 ns)

 <State 77>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_12', dnn/dnn.cpp:520) [228]  (7.61 ns)

 <State 78>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_13', dnn/dnn.cpp:520) [232]  (7.61 ns)

 <State 79>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_13', dnn/dnn.cpp:520) [232]  (7.61 ns)

 <State 80>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_13', dnn/dnn.cpp:520) [232]  (7.61 ns)

 <State 81>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_13', dnn/dnn.cpp:520) [232]  (7.61 ns)

 <State 82>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_13', dnn/dnn.cpp:520) [232]  (7.61 ns)

 <State 83>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_14', dnn/dnn.cpp:520) [236]  (7.61 ns)

 <State 84>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_14', dnn/dnn.cpp:520) [236]  (7.61 ns)

 <State 85>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_14', dnn/dnn.cpp:520) [236]  (7.61 ns)

 <State 86>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_14', dnn/dnn.cpp:520) [236]  (7.61 ns)

 <State 87>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_14', dnn/dnn.cpp:520) [236]  (7.61 ns)

 <State 88>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_15', dnn/dnn.cpp:520) [240]  (7.61 ns)

 <State 89>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_15', dnn/dnn.cpp:520) [240]  (7.61 ns)

 <State 90>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_15', dnn/dnn.cpp:520) [240]  (7.61 ns)

 <State 91>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_15', dnn/dnn.cpp:520) [240]  (7.61 ns)

 <State 92>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_15', dnn/dnn.cpp:520) [240]  (7.61 ns)

 <State 93>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_16', dnn/dnn.cpp:520) [244]  (7.61 ns)

 <State 94>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_16', dnn/dnn.cpp:520) [244]  (7.61 ns)

 <State 95>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_16', dnn/dnn.cpp:520) [244]  (7.61 ns)

 <State 96>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_16', dnn/dnn.cpp:520) [244]  (7.61 ns)

 <State 97>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_16', dnn/dnn.cpp:520) [244]  (7.61 ns)

 <State 98>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_17', dnn/dnn.cpp:520) [248]  (7.61 ns)

 <State 99>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_17', dnn/dnn.cpp:520) [248]  (7.61 ns)

 <State 100>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_17', dnn/dnn.cpp:520) [248]  (7.61 ns)

 <State 101>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_17', dnn/dnn.cpp:520) [248]  (7.61 ns)

 <State 102>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_17', dnn/dnn.cpp:520) [248]  (7.61 ns)

 <State 103>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_18', dnn/dnn.cpp:520) [252]  (7.61 ns)

 <State 104>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_18', dnn/dnn.cpp:520) [252]  (7.61 ns)

 <State 105>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_18', dnn/dnn.cpp:520) [252]  (7.61 ns)

 <State 106>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_18', dnn/dnn.cpp:520) [252]  (7.61 ns)

 <State 107>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_18', dnn/dnn.cpp:520) [252]  (7.61 ns)

 <State 108>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_19', dnn/dnn.cpp:520) [256]  (7.61 ns)

 <State 109>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_19', dnn/dnn.cpp:520) [256]  (7.61 ns)

 <State 110>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_19', dnn/dnn.cpp:520) [256]  (7.61 ns)

 <State 111>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_19', dnn/dnn.cpp:520) [256]  (7.61 ns)

 <State 112>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_19', dnn/dnn.cpp:520) [256]  (7.61 ns)

 <State 113>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_20', dnn/dnn.cpp:520) [260]  (7.61 ns)

 <State 114>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_20', dnn/dnn.cpp:520) [260]  (7.61 ns)

 <State 115>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_20', dnn/dnn.cpp:520) [260]  (7.61 ns)

 <State 116>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_20', dnn/dnn.cpp:520) [260]  (7.61 ns)

 <State 117>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_20', dnn/dnn.cpp:520) [260]  (7.61 ns)

 <State 118>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_21', dnn/dnn.cpp:520) [264]  (7.61 ns)

 <State 119>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_21', dnn/dnn.cpp:520) [264]  (7.61 ns)

 <State 120>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_21', dnn/dnn.cpp:520) [264]  (7.61 ns)

 <State 121>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_21', dnn/dnn.cpp:520) [264]  (7.61 ns)

 <State 122>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_21', dnn/dnn.cpp:520) [264]  (7.61 ns)

 <State 123>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_22', dnn/dnn.cpp:520) [268]  (7.61 ns)

 <State 124>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_22', dnn/dnn.cpp:520) [268]  (7.61 ns)

 <State 125>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_22', dnn/dnn.cpp:520) [268]  (7.61 ns)

 <State 126>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_22', dnn/dnn.cpp:520) [268]  (7.61 ns)

 <State 127>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_22', dnn/dnn.cpp:520) [268]  (7.61 ns)

 <State 128>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_23', dnn/dnn.cpp:520) [272]  (7.61 ns)

 <State 129>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_23', dnn/dnn.cpp:520) [272]  (7.61 ns)

 <State 130>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_23', dnn/dnn.cpp:520) [272]  (7.61 ns)

 <State 131>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_23', dnn/dnn.cpp:520) [272]  (7.61 ns)

 <State 132>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_23', dnn/dnn.cpp:520) [272]  (7.61 ns)

 <State 133>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_24', dnn/dnn.cpp:520) [276]  (7.61 ns)

 <State 134>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_24', dnn/dnn.cpp:520) [276]  (7.61 ns)

 <State 135>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_24', dnn/dnn.cpp:520) [276]  (7.61 ns)

 <State 136>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_24', dnn/dnn.cpp:520) [276]  (7.61 ns)

 <State 137>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_24', dnn/dnn.cpp:520) [276]  (7.61 ns)

 <State 138>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_25', dnn/dnn.cpp:520) [280]  (7.61 ns)

 <State 139>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_25', dnn/dnn.cpp:520) [280]  (7.61 ns)

 <State 140>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_25', dnn/dnn.cpp:520) [280]  (7.61 ns)

 <State 141>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_25', dnn/dnn.cpp:520) [280]  (7.61 ns)

 <State 142>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_25', dnn/dnn.cpp:520) [280]  (7.61 ns)

 <State 143>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_26', dnn/dnn.cpp:520) [284]  (7.61 ns)

 <State 144>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_26', dnn/dnn.cpp:520) [284]  (7.61 ns)

 <State 145>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_26', dnn/dnn.cpp:520) [284]  (7.61 ns)

 <State 146>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_26', dnn/dnn.cpp:520) [284]  (7.61 ns)

 <State 147>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_26', dnn/dnn.cpp:520) [284]  (7.61 ns)

 <State 148>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_27', dnn/dnn.cpp:520) [288]  (7.61 ns)

 <State 149>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_27', dnn/dnn.cpp:520) [288]  (7.61 ns)

 <State 150>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_27', dnn/dnn.cpp:520) [288]  (7.61 ns)

 <State 151>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_27', dnn/dnn.cpp:520) [288]  (7.61 ns)

 <State 152>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_27', dnn/dnn.cpp:520) [288]  (7.61 ns)

 <State 153>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_28', dnn/dnn.cpp:520) [292]  (7.61 ns)

 <State 154>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_28', dnn/dnn.cpp:520) [292]  (7.61 ns)

 <State 155>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_28', dnn/dnn.cpp:520) [292]  (7.61 ns)

 <State 156>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_28', dnn/dnn.cpp:520) [292]  (7.61 ns)

 <State 157>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_28', dnn/dnn.cpp:520) [292]  (7.61 ns)

 <State 158>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_29', dnn/dnn.cpp:520) [296]  (7.61 ns)

 <State 159>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_29', dnn/dnn.cpp:520) [296]  (7.61 ns)

 <State 160>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_29', dnn/dnn.cpp:520) [296]  (7.61 ns)

 <State 161>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_29', dnn/dnn.cpp:520) [296]  (7.61 ns)

 <State 162>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_29', dnn/dnn.cpp:520) [296]  (7.61 ns)

 <State 163>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_30', dnn/dnn.cpp:520) [300]  (7.61 ns)

 <State 164>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_30', dnn/dnn.cpp:520) [300]  (7.61 ns)

 <State 165>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_30', dnn/dnn.cpp:520) [300]  (7.61 ns)

 <State 166>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_30', dnn/dnn.cpp:520) [300]  (7.61 ns)

 <State 167>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_30', dnn/dnn.cpp:520) [300]  (7.61 ns)

 <State 168>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_31', dnn/dnn.cpp:520) [304]  (7.61 ns)

 <State 169>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_31', dnn/dnn.cpp:520) [304]  (7.61 ns)

 <State 170>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_31', dnn/dnn.cpp:520) [304]  (7.61 ns)

 <State 171>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_31', dnn/dnn.cpp:520) [304]  (7.61 ns)

 <State 172>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_31', dnn/dnn.cpp:520) [304]  (7.61 ns)

 <State 173>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_32', dnn/dnn.cpp:520) [308]  (7.61 ns)

 <State 174>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_32', dnn/dnn.cpp:520) [308]  (7.61 ns)

 <State 175>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_32', dnn/dnn.cpp:520) [308]  (7.61 ns)

 <State 176>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_32', dnn/dnn.cpp:520) [308]  (7.61 ns)

 <State 177>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_32', dnn/dnn.cpp:520) [308]  (7.61 ns)

 <State 178>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_33', dnn/dnn.cpp:520) [312]  (7.61 ns)

 <State 179>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_33', dnn/dnn.cpp:520) [312]  (7.61 ns)

 <State 180>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_33', dnn/dnn.cpp:520) [312]  (7.61 ns)

 <State 181>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_33', dnn/dnn.cpp:520) [312]  (7.61 ns)

 <State 182>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_33', dnn/dnn.cpp:520) [312]  (7.61 ns)

 <State 183>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_34', dnn/dnn.cpp:520) [316]  (7.61 ns)

 <State 184>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_34', dnn/dnn.cpp:520) [316]  (7.61 ns)

 <State 185>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_34', dnn/dnn.cpp:520) [316]  (7.61 ns)

 <State 186>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_34', dnn/dnn.cpp:520) [316]  (7.61 ns)

 <State 187>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_34', dnn/dnn.cpp:520) [316]  (7.61 ns)

 <State 188>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_35', dnn/dnn.cpp:520) [320]  (7.61 ns)

 <State 189>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_35', dnn/dnn.cpp:520) [320]  (7.61 ns)

 <State 190>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_35', dnn/dnn.cpp:520) [320]  (7.61 ns)

 <State 191>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_35', dnn/dnn.cpp:520) [320]  (7.61 ns)

 <State 192>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_35', dnn/dnn.cpp:520) [320]  (7.61 ns)

 <State 193>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_36', dnn/dnn.cpp:520) [324]  (7.61 ns)

 <State 194>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_36', dnn/dnn.cpp:520) [324]  (7.61 ns)

 <State 195>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_36', dnn/dnn.cpp:520) [324]  (7.61 ns)

 <State 196>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_36', dnn/dnn.cpp:520) [324]  (7.61 ns)

 <State 197>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_36', dnn/dnn.cpp:520) [324]  (7.61 ns)

 <State 198>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_37', dnn/dnn.cpp:520) [328]  (7.61 ns)

 <State 199>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_37', dnn/dnn.cpp:520) [328]  (7.61 ns)

 <State 200>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_37', dnn/dnn.cpp:520) [328]  (7.61 ns)

 <State 201>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_37', dnn/dnn.cpp:520) [328]  (7.61 ns)

 <State 202>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_37', dnn/dnn.cpp:520) [328]  (7.61 ns)

 <State 203>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_38', dnn/dnn.cpp:520) [332]  (7.61 ns)

 <State 204>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_38', dnn/dnn.cpp:520) [332]  (7.61 ns)

 <State 205>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_38', dnn/dnn.cpp:520) [332]  (7.61 ns)

 <State 206>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_38', dnn/dnn.cpp:520) [332]  (7.61 ns)

 <State 207>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_38', dnn/dnn.cpp:520) [332]  (7.61 ns)

 <State 208>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_39', dnn/dnn.cpp:520) [336]  (7.61 ns)

 <State 209>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_39', dnn/dnn.cpp:520) [336]  (7.61 ns)

 <State 210>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_39', dnn/dnn.cpp:520) [336]  (7.61 ns)

 <State 211>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_39', dnn/dnn.cpp:520) [336]  (7.61 ns)

 <State 212>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_39', dnn/dnn.cpp:520) [336]  (7.61 ns)

 <State 213>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_40', dnn/dnn.cpp:520) [340]  (7.61 ns)

 <State 214>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_40', dnn/dnn.cpp:520) [340]  (7.61 ns)

 <State 215>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_40', dnn/dnn.cpp:520) [340]  (7.61 ns)

 <State 216>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_40', dnn/dnn.cpp:520) [340]  (7.61 ns)

 <State 217>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_40', dnn/dnn.cpp:520) [340]  (7.61 ns)

 <State 218>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_41', dnn/dnn.cpp:520) [344]  (7.61 ns)

 <State 219>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_41', dnn/dnn.cpp:520) [344]  (7.61 ns)

 <State 220>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_41', dnn/dnn.cpp:520) [344]  (7.61 ns)

 <State 221>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_41', dnn/dnn.cpp:520) [344]  (7.61 ns)

 <State 222>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_41', dnn/dnn.cpp:520) [344]  (7.61 ns)

 <State 223>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_42', dnn/dnn.cpp:520) [348]  (7.61 ns)

 <State 224>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_42', dnn/dnn.cpp:520) [348]  (7.61 ns)

 <State 225>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_42', dnn/dnn.cpp:520) [348]  (7.61 ns)

 <State 226>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_42', dnn/dnn.cpp:520) [348]  (7.61 ns)

 <State 227>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_42', dnn/dnn.cpp:520) [348]  (7.61 ns)

 <State 228>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_43', dnn/dnn.cpp:520) [352]  (7.61 ns)

 <State 229>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_43', dnn/dnn.cpp:520) [352]  (7.61 ns)

 <State 230>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_43', dnn/dnn.cpp:520) [352]  (7.61 ns)

 <State 231>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_43', dnn/dnn.cpp:520) [352]  (7.61 ns)

 <State 232>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_43', dnn/dnn.cpp:520) [352]  (7.61 ns)

 <State 233>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_44', dnn/dnn.cpp:520) [356]  (7.61 ns)

 <State 234>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_44', dnn/dnn.cpp:520) [356]  (7.61 ns)

 <State 235>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_44', dnn/dnn.cpp:520) [356]  (7.61 ns)

 <State 236>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_44', dnn/dnn.cpp:520) [356]  (7.61 ns)

 <State 237>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_44', dnn/dnn.cpp:520) [356]  (7.61 ns)

 <State 238>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_45', dnn/dnn.cpp:520) [360]  (7.61 ns)

 <State 239>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_45', dnn/dnn.cpp:520) [360]  (7.61 ns)

 <State 240>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_45', dnn/dnn.cpp:520) [360]  (7.61 ns)

 <State 241>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_45', dnn/dnn.cpp:520) [360]  (7.61 ns)

 <State 242>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_45', dnn/dnn.cpp:520) [360]  (7.61 ns)

 <State 243>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_46', dnn/dnn.cpp:520) [364]  (7.61 ns)

 <State 244>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_46', dnn/dnn.cpp:520) [364]  (7.61 ns)

 <State 245>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_46', dnn/dnn.cpp:520) [364]  (7.61 ns)

 <State 246>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_46', dnn/dnn.cpp:520) [364]  (7.61 ns)

 <State 247>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_46', dnn/dnn.cpp:520) [364]  (7.61 ns)

 <State 248>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_47', dnn/dnn.cpp:520) [368]  (7.61 ns)

 <State 249>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_47', dnn/dnn.cpp:520) [368]  (7.61 ns)

 <State 250>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_47', dnn/dnn.cpp:520) [368]  (7.61 ns)

 <State 251>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_47', dnn/dnn.cpp:520) [368]  (7.61 ns)

 <State 252>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_47', dnn/dnn.cpp:520) [368]  (7.61 ns)

 <State 253>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_48', dnn/dnn.cpp:520) [372]  (7.61 ns)

 <State 254>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_48', dnn/dnn.cpp:520) [372]  (7.61 ns)

 <State 255>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_48', dnn/dnn.cpp:520) [372]  (7.61 ns)

 <State 256>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_48', dnn/dnn.cpp:520) [372]  (7.61 ns)

 <State 257>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_48', dnn/dnn.cpp:520) [372]  (7.61 ns)

 <State 258>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_49', dnn/dnn.cpp:520) [376]  (7.61 ns)

 <State 259>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_49', dnn/dnn.cpp:520) [376]  (7.61 ns)

 <State 260>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_49', dnn/dnn.cpp:520) [376]  (7.61 ns)

 <State 261>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_49', dnn/dnn.cpp:520) [376]  (7.61 ns)

 <State 262>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_49', dnn/dnn.cpp:520) [376]  (7.61 ns)

 <State 263>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_50', dnn/dnn.cpp:520) [380]  (7.61 ns)

 <State 264>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_50', dnn/dnn.cpp:520) [380]  (7.61 ns)

 <State 265>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_50', dnn/dnn.cpp:520) [380]  (7.61 ns)

 <State 266>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_50', dnn/dnn.cpp:520) [380]  (7.61 ns)

 <State 267>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_1_50', dnn/dnn.cpp:520) [380]  (7.61 ns)

 <State 268>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('y_L3_addr', dnn/dnn.cpp:522) [381]  (0 ns)
	'store' operation ('store_ln522', dnn/dnn.cpp:522) of variable 'before_relu_1_50', dnn/dnn.cpp:520 on array 'y_L3' [382]  (3.25 ns)

 <State 269>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170
	State 171
	State 172
	State 173
	State 174
	State 175
	State 176
	State 177
	State 178
	State 179
	State 180
	State 181
	State 182
	State 183
	State 184
	State 185
	State 186
	State 187
	State 188
	State 189
	State 190
	State 191
	State 192
	State 193
	State 194
	State 195
	State 196
	State 197
	State 198
	State 199
	State 200
	State 201
	State 202
	State 203
	State 204
	State 205
	State 206
	State 207
	State 208
	State 209
	State 210
	State 211
	State 212
	State 213
	State 214
	State 215
	State 216
	State 217
	State 218
	State 219
	State 220
	State 221
	State 222
	State 223
	State 224
	State 225
	State 226
	State 227
	State 228
	State 229
	State 230
	State 231
	State 232
	State 233
	State 234
	State 235
	State 236
	State 237
	State 238
	State 239
	State 240
	State 241
	State 242
	State 243
	State 244
	State 245
	State 246
	State 247
	State 248
	State 249
	State 250
	State 251
	State 252
	State 253
	State 254
	State 255
	State 256
	State 257
	State 258
	State 259
	State 260
	State 261
	State 262
	State 263
	State 264
	State 265
	State 266
	State 267
	State 268
	State 269


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
