Timing Violation Report Min Delay Analysis

SmartTime Version v12.3
Microsemi Corporation - Microsemi Libero Software Release v12.3 (Version 12.800.0.16)
Date: Sat Mar 14 14:39:43 2020


Design: top
Family: PolarFire
Die: MPF300TS
Package: FCG1152
Temperature Range: -40 - 100 C
Voltage Range: 0.97 - 1.03 V
Speed Grade: -1
Design State: Post-Layout
Data source: Production
Multi Corner Report Operating Conditions: slow_lv_ht, slow_lv_lt, fast_hv_lt
Scenario for Timing Analysis: timing_analysis


Path 1
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/MSC_i_186/lat_n0.nonresettable.data_shifter[0][1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/MSC_i_186/lat_n0.nonresettable.data_shifter[1][1]:D
  Delay (ns):              0.197
  Slack (ns):              0.035
  Arrival (ns):            4.088
  Required (ns):           4.053
  Operating Conditions: fast_hv_lt

Path 2
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/dcache/s2_req_addr_Z[17]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/dcache/lrscAddr[11]:D
  Delay (ns):              0.202
  Slack (ns):              0.038
  Arrival (ns):            2.100
  Required (ns):           2.062
  Operating Conditions: fast_hv_lt

Path 3
  From: CORAXITOAHBL_0_0/CORAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrAddr_Z[2]:CLK
  To:   CORAXITOAHBL_0_0/CORAXITOAHBL_0_0/U_rdFIFORAM/wrAddrReg[2]:D
  Delay (ns):              0.202
  Slack (ns):              0.041
  Arrival (ns):            2.072
  Required (ns):           2.031
  Operating Conditions: fast_hv_lt

Path 4
  From: CORAXITOAHBL_0_0/CORAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrAddr_Z[1]:CLK
  To:   CORAXITOAHBL_0_0/CORAXITOAHBL_0_0/U_rdFIFORAM/wrAddrReg[1]:D
  Delay (ns):              0.203
  Slack (ns):              0.042
  Arrival (ns):            2.073
  Required (ns):           2.031
  Operating Conditions: fast_hv_lt

Path 5
  From: CORAXITOAHBL_0_0/CORAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrAddr_Z[3]:CLK
  To:   CORAXITOAHBL_0_0/CORAXITOAHBL_0_0/U_rdFIFORAM/wrAddrReg[3]:D
  Delay (ns):              0.204
  Slack (ns):              0.043
  Arrival (ns):            2.074
  Required (ns):           2.031
  Operating Conditions: fast_hv_lt

Path 6
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg2[73]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[73]:D
  Delay (ns):              0.200
  Slack (ns):              0.046
  Arrival (ns):            4.085
  Required (ns):           4.039
  Operating Conditions: fast_hv_lt

Path 7
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/ex_ctrl_fence_i:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/mem_ctrl_fence_i:D
  Delay (ns):              0.226
  Slack (ns):              0.064
  Arrival (ns):            2.123
  Required (ns):           2.059
  Operating Conditions: fast_hv_lt

Path 8
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/reset_removal_sr[3]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_198/w_to_pch_delay[0]:SLn
  Delay (ns):              0.173
  Slack (ns):              0.065
  Arrival (ns):            4.062
  Required (ns):           3.997
  Operating Conditions: fast_hv_lt

Path 9
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/ex_reg_flush_pipe:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/mem_reg_flush_pipe:D
  Delay (ns):              0.228
  Slack (ns):              0.066
  Arrival (ns):            2.125
  Required (ns):           2.059
  Operating Conditions: fast_hv_lt

Path 10
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[87]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg4[87]:D
  Delay (ns):              0.184
  Slack (ns):              0.066
  Arrival (ns):            4.076
  Required (ns):           4.010
  Operating Conditions: fast_hv_lt

Path 11
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/w_valid_attr_sh_gen[1].w_valid_attr_sh[1][21]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/w_valid_attr_sh_gen[1].w_valid_attr_sh[1][22]:D
  Delay (ns):              0.142
  Slack (ns):              0.067
  Arrival (ns):            4.046
  Required (ns):           3.979
  Operating Conditions: fast_hv_lt

Path 12
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_196/lat_n0.resettable.data_shifter_2_[3]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_221/dfi_ras_n_r1:D
  Delay (ns):              0.143
  Slack (ns):              0.068
  Arrival (ns):            4.067
  Required (ns):           3.999
  Operating Conditions: fast_hv_lt

Path 13
  From: SPI_Controller_0/SPI_Controller_0/USPI/UCC/SYNC1_msrxp_strobe:CLK
  To:   SPI_Controller_0/SPI_Controller_0/USPI/UCC/SYNC2_msrxp_strobe:D
  Delay (ns):              0.143
  Slack (ns):              0.068
  Arrival (ns):            2.045
  Required (ns):           1.977
  Operating Conditions: fast_hv_lt

Path 14
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg2[52]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[52]:D
  Delay (ns):              0.143
  Slack (ns):              0.068
  Arrival (ns):            4.026
  Required (ns):           3.958
  Operating Conditions: fast_hv_lt

Path 15
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_205/data_shifter_gen[29].data_shifter[29][1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_205/data_shifter_gen[28].data_shifter[28][1]:D
  Delay (ns):              0.143
  Slack (ns):              0.068
  Arrival (ns):            4.063
  Required (ns):           3.995
  Operating Conditions: fast_hv_lt

Path 16
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_205/data_shifter_gen[36].data_shifter[36][1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_205/data_shifter_gen[35].data_shifter[35][1]:D
  Delay (ns):              0.144
  Slack (ns):              0.069
  Arrival (ns):            4.064
  Required (ns):           3.995
  Operating Conditions: fast_hv_lt

Path 17
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/rd_cmd_sh[2]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/rd_cmd_sh[3]:D
  Delay (ns):              0.143
  Slack (ns):              0.069
  Arrival (ns):            4.037
  Required (ns):           3.968
  Operating Conditions: fast_hv_lt

Path 18
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_104/MSC_i_105/MSC_i_121/MSC_i_123/MSC_i_133/s0:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_104/MSC_i_105/MSC_i_121/MSC_i_123/MSC_i_133/s1:D
  Delay (ns):              0.145
  Slack (ns):              0.070
  Arrival (ns):            4.057
  Required (ns):           3.987
  Operating Conditions: fast_hv_lt

Path 19
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_202/lat_n0.resettable.data_shifter_2_[108]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_221/dfi_bank_r1[2]:D
  Delay (ns):              0.145
  Slack (ns):              0.070
  Arrival (ns):            4.051
  Required (ns):           3.981
  Operating Conditions: fast_hv_lt

Path 20
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_212/MSC_i_215/data_r1[40]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_212/MSC_i_215/data_r2[40]:D
  Delay (ns):              0.145
  Slack (ns):              0.070
  Arrival (ns):            4.044
  Required (ns):           3.974
  Operating Conditions: fast_hv_lt

Path 21
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_202/lat_n0.resettable.data_shifter_0_[112]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_202/lat_n0.resettable.data_shifter_1_[112]:D
  Delay (ns):              0.145
  Slack (ns):              0.071
  Arrival (ns):            4.049
  Required (ns):           3.978
  Operating Conditions: fast_hv_lt

Path 22
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_138/MSC_i_139/s0:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_138/MSC_i_139/s1:D
  Delay (ns):              0.145
  Slack (ns):              0.071
  Arrival (ns):            4.048
  Required (ns):           3.977
  Operating Conditions: fast_hv_lt

Path 23
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/ex_cause[31]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/mem_reg_cause[31]:D
  Delay (ns):              0.145
  Slack (ns):              0.071
  Arrival (ns):            2.059
  Required (ns):           1.988
  Operating Conditions: fast_hv_lt

Path 24
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[23]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg4[23]:D
  Delay (ns):              0.147
  Slack (ns):              0.072
  Arrival (ns):            4.046
  Required (ns):           3.974
  Operating Conditions: fast_hv_lt

Path 25
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg2[50]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[50]:D
  Delay (ns):              0.185
  Slack (ns):              0.072
  Arrival (ns):            4.068
  Required (ns):           3.996
  Operating Conditions: fast_hv_lt

Path 26
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_21/MSC_i_22/MSC_i_24/MSC_i_26/MSC_i_36/s0:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_21/MSC_i_22/MSC_i_24/MSC_i_26/MSC_i_36/s1:D
  Delay (ns):              0.144
  Slack (ns):              0.072
  Arrival (ns):            4.016
  Required (ns):           3.944
  Operating Conditions: fast_hv_lt

Path 27
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_221/dfi_bank_r1[2]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_221/dfi_bank_r2[2]:D
  Delay (ns):              0.147
  Slack (ns):              0.072
  Arrival (ns):            4.053
  Required (ns):           3.981
  Operating Conditions: fast_hv_lt

Path 28
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_104/MSC_i_105/MSC_i_107/din_gray_r[1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_104/MSC_i_105/MSC_i_107/MSC_i_109/MSC_i_117/s0:D
  Delay (ns):              0.147
  Slack (ns):              0.072
  Arrival (ns):            4.038
  Required (ns):           3.966
  Operating Conditions: fast_hv_lt

Path 29
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/w_valid_attr_sh_gen[1].w_valid_attr_sh[1][9]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/w_valid_attr_sh_gen[1].w_valid_attr_sh[1][10]:D
  Delay (ns):              0.147
  Slack (ns):              0.072
  Arrival (ns):            4.054
  Required (ns):           3.982
  Operating Conditions: fast_hv_lt

Path 30
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/w_valid_attr_sh_gen[1].w_valid_attr_sh[1][15]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/w_valid_attr_sh_gen[1].w_valid_attr_sh[1][16]:D
  Delay (ns):              0.147
  Slack (ns):              0.072
  Arrival (ns):            4.051
  Required (ns):           3.979
  Operating Conditions: fast_hv_lt

Path 31
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_202/lat_n0.resettable.data_shifter_2_[120]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_221/dfi_address_r1[10]:D
  Delay (ns):              0.147
  Slack (ns):              0.072
  Arrival (ns):            4.053
  Required (ns):           3.981
  Operating Conditions: fast_hv_lt

Path 32
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_202/lat_n0.resettable.data_shifter_1_[115]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_202/lat_n0.resettable.data_shifter_2_[115]:D
  Delay (ns):              0.147
  Slack (ns):              0.072
  Arrival (ns):            4.055
  Required (ns):           3.983
  Operating Conditions: fast_hv_lt

Path 33
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_146/gen_fr4.DFI_WRDATA_ALIGN_eq_0.dfi_wrdata_p3_po_r1[11]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_223/data_shifter_gen[1].data_shifter[1][51]:D
  Delay (ns):              0.144
  Slack (ns):              0.073
  Arrival (ns):            4.030
  Required (ns):           3.957
  Operating Conditions: fast_hv_lt

Path 34
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/dq_in_reg[1]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/dq_in_reg_2[1]:D
  Delay (ns):              0.148
  Slack (ns):              0.073
  Arrival (ns):            4.029
  Required (ns):           3.956
  Operating Conditions: fast_hv_lt

Path 35
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/genblk1.rsync/sysReset_f1:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/genblk1.rsync/sysReset:D
  Delay (ns):              0.144
  Slack (ns):              0.073
  Arrival (ns):            4.036
  Required (ns):           3.963
  Operating Conditions: fast_hv_lt

Path 36
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_202/lat_n0.resettable.data_shifter_2_[116]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_221/dfi_address_r1[6]:D
  Delay (ns):              0.148
  Slack (ns):              0.073
  Arrival (ns):            4.061
  Required (ns):           3.988
  Operating Conditions: fast_hv_lt

Path 37
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/dmiReqReg_data[9]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/mem_0_data[9]:D
  Delay (ns):              0.237
  Slack (ns):              0.073
  Arrival (ns):            4.513
  Required (ns):           4.440
  Operating Conditions: fast_hv_lt

Path 38
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_205/data_shifter_gen[28].data_shifter[28][1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_205/data_shifter_gen[27].data_shifter[27][1]:D
  Delay (ns):              0.148
  Slack (ns):              0.073
  Arrival (ns):            4.068
  Required (ns):           3.995
  Operating Conditions: fast_hv_lt

Path 39
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_205/data_shifter_gen[30].data_shifter[30][1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_205/data_shifter_gen[29].data_shifter[29][1]:D
  Delay (ns):              0.148
  Slack (ns):              0.073
  Arrival (ns):            4.068
  Required (ns):           3.995
  Operating Conditions: fast_hv_lt

Path 40
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg2[56]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[56]:D
  Delay (ns):              0.147
  Slack (ns):              0.073
  Arrival (ns):            4.035
  Required (ns):           3.962
  Operating Conditions: fast_hv_lt

Path 41
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[15]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg4[15]:D
  Delay (ns):              0.144
  Slack (ns):              0.073
  Arrival (ns):            4.047
  Required (ns):           3.974
  Operating Conditions: fast_hv_lt

Path 42
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC/sink_valid/sync_2/reg_0/q:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC/sink_valid/sync_1/reg_0/q:D
  Delay (ns):              0.147
  Slack (ns):              0.073
  Arrival (ns):            2.040
  Required (ns):           1.967
  Operating Conditions: fast_hv_lt

Path 43
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/w_valid_attr_sh_gen[1].w_valid_attr_sh[1][1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/w_valid_attr_sh_gen[1].w_valid_attr_sh[1][2]:D
  Delay (ns):              0.148
  Slack (ns):              0.073
  Arrival (ns):            4.055
  Required (ns):           3.982
  Operating Conditions: fast_hv_lt

Path 44
  From: UART_apb_0/UART_apb_0/uUART/make_RX/rx_shift[1]:CLK
  To:   UART_apb_0/UART_apb_0/uUART/make_RX/rx_shift[0]:D
  Delay (ns):              0.149
  Slack (ns):              0.074
  Arrival (ns):            2.048
  Required (ns):           1.974
  Operating Conditions: fast_hv_lt

Path 45
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_223/data_shifter_gen[1].data_shifter[1][140]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dm_txdata_in_reg[4]:D
  Delay (ns):              0.149
  Slack (ns):              0.074
  Arrival (ns):            4.040
  Required (ns):           3.966
  Operating Conditions: fast_hv_lt

Path 46
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_221/dfi_address_r1[2]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_221/dfi_address_r2[2]:D
  Delay (ns):              0.148
  Slack (ns):              0.074
  Arrival (ns):            4.056
  Required (ns):           3.982
  Operating Conditions: fast_hv_lt

Path 47
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_202/lat_n0.resettable.data_shifter_2_[110]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_221/dfi_address_r1[0]:D
  Delay (ns):              0.149
  Slack (ns):              0.074
  Arrival (ns):            4.062
  Required (ns):           3.988
  Operating Conditions: fast_hv_lt

Path 48
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/current_state[13]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/transition_found:D
  Delay (ns):              0.148
  Slack (ns):              0.074
  Arrival (ns):            4.030
  Required (ns):           3.956
  Operating Conditions: fast_hv_lt

Path 49
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/dq_in_reg[0]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/dq_in_reg_2[0]:D
  Delay (ns):              0.149
  Slack (ns):              0.074
  Arrival (ns):            4.030
  Required (ns):           3.956
  Operating Conditions: fast_hv_lt

Path 50
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/prefetch_internal:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/prefetch_internal_delayed:D
  Delay (ns):              0.149
  Slack (ns):              0.074
  Arrival (ns):            4.048
  Required (ns):           3.974
  Operating Conditions: fast_hv_lt

Path 51
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_202/lat_n0.resettable.data_shifter_1_[106]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_202/lat_n0.resettable.data_shifter_2_[106]:D
  Delay (ns):              0.149
  Slack (ns):              0.074
  Arrival (ns):            4.050
  Required (ns):           3.976
  Operating Conditions: fast_hv_lt

Path 52
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_202/lat_n0.resettable.data_shifter_1_[107]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_202/lat_n0.resettable.data_shifter_2_[107]:D
  Delay (ns):              0.149
  Slack (ns):              0.074
  Arrival (ns):            4.055
  Required (ns):           3.981
  Operating Conditions: fast_hv_lt

Path 53
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_202/lat_n0.resettable.data_shifter_1_[113]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_202/lat_n0.resettable.data_shifter_2_[113]:D
  Delay (ns):              0.148
  Slack (ns):              0.074
  Arrival (ns):            4.057
  Required (ns):           3.983
  Operating Conditions: fast_hv_lt

Path 54
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_221/dfi_address_r1[7]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_221/dfi_address_r2[7]:D
  Delay (ns):              0.148
  Slack (ns):              0.074
  Arrival (ns):            4.056
  Required (ns):           3.982
  Operating Conditions: fast_hv_lt

Path 55
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/APB_IOG_CTRL_SM/csr_reg[2]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/APB_IOG_CTRL_SM/direction:D
  Delay (ns):              0.149
  Slack (ns):              0.074
  Arrival (ns):            4.034
  Required (ns):           3.960
  Operating Conditions: fast_hv_lt

Path 56
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/w_valid_attr_sh_gen[1].w_valid_attr_sh[1][16]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/w_valid_attr_sh_gen[1].w_valid_attr_sh[1][17]:D
  Delay (ns):              0.150
  Slack (ns):              0.075
  Arrival (ns):            4.054
  Required (ns):           3.979
  Operating Conditions: fast_hv_lt

Path 57
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_205/data_shifter_gen[23].data_shifter[23][0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_205/data_shifter_gen[22].data_shifter[22][0]:D
  Delay (ns):              0.143
  Slack (ns):              0.075
  Arrival (ns):            4.059
  Required (ns):           3.984
  Operating Conditions: fast_hv_lt

Path 58
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wr_data_packed[29]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wr_data_fifo_wr_data[29]:D
  Delay (ns):              0.142
  Slack (ns):              0.075
  Arrival (ns):            4.005
  Required (ns):           3.930
  Operating Conditions: fast_hv_lt

Path 59
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wr_data_packed[116]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wr_data_fifo_wr_data[116]:D
  Delay (ns):              0.143
  Slack (ns):              0.075
  Arrival (ns):            4.003
  Required (ns):           3.928
  Operating Conditions: fast_hv_lt

Path 60
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg2[65]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[65]:D
  Delay (ns):              0.143
  Slack (ns):              0.075
  Arrival (ns):            4.023
  Required (ns):           3.948
  Operating Conditions: fast_hv_lt

Path 61
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.cdc_BChan/wrPtr_s1[1]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.cdc_BChan/wrPtr_s2[1]:D
  Delay (ns):              0.150
  Slack (ns):              0.075
  Arrival (ns):            2.025
  Required (ns):           1.950
  Operating Conditions: fast_hv_lt

Path 62
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_72/MSC_i_73/MSC_i_89/MSC_i_91/MSC_i_100/s0:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_72/MSC_i_73/MSC_i_89/MSC_i_91/MSC_i_100/s1:D
  Delay (ns):              0.150
  Slack (ns):              0.075
  Arrival (ns):            4.056
  Required (ns):           3.981
  Operating Conditions: fast_hv_lt

Path 63
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_221/dfi_address_r1[13]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_221/dfi_address_r2[13]:D
  Delay (ns):              0.149
  Slack (ns):              0.075
  Arrival (ns):            4.058
  Required (ns):           3.983
  Operating Conditions: fast_hv_lt

Path 64
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_221/dfi_address_r1[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_221/dfi_address_r2[0]:D
  Delay (ns):              0.150
  Slack (ns):              0.075
  Arrival (ns):            4.063
  Required (ns):           3.988
  Operating Conditions: fast_hv_lt

Path 65
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/dtmInfoChain/regs_23:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/dtmInfoChain/regs_22:D
  Delay (ns):              0.143
  Slack (ns):              0.075
  Arrival (ns):            4.393
  Required (ns):           4.318
  Operating Conditions: fast_hv_lt

Path 66
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_146/gen_fr4.DFI_WRDATA_ALIGN_eq_0.dfi_wrdata_p3_po_r1[10]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_223/data_shifter_gen[1].data_shifter[1][50]:D
  Delay (ns):              0.142
  Slack (ns):              0.075
  Arrival (ns):            4.011
  Required (ns):           3.936
  Operating Conditions: fast_hv_lt

Path 67
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/w_valid_sh[15]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/w_valid_sh[16]:D
  Delay (ns):              0.147
  Slack (ns):              0.075
  Arrival (ns):            4.055
  Required (ns):           3.980
  Operating Conditions: fast_hv_lt

Path 68
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_202/lat_n0.resettable.data_shifter_1_[17]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_202/lat_n0.resettable.data_shifter_2_[17]:D
  Delay (ns):              0.142
  Slack (ns):              0.075
  Arrival (ns):            4.062
  Required (ns):           3.987
  Operating Conditions: fast_hv_lt

Path 69
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_205/data_shifter_gen[17].data_shifter[17][1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_205/data_shifter_gen[16].data_shifter[16][1]:D
  Delay (ns):              0.143
  Slack (ns):              0.075
  Arrival (ns):            4.063
  Required (ns):           3.988
  Operating Conditions: fast_hv_lt

Path 70
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_202/lat_n0.resettable.data_shifter_2_[107]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_221/dfi_bank_r1[1]:D
  Delay (ns):              0.151
  Slack (ns):              0.076
  Arrival (ns):            4.057
  Required (ns):           3.981
  Operating Conditions: fast_hv_lt

Path 71
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_72/MSC_i_73/MSC_i_89/din_gray_r[1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_72/MSC_i_73/MSC_i_89/MSC_i_91/MSC_i_99/s0:D
  Delay (ns):              0.151
  Slack (ns):              0.076
  Arrival (ns):            4.057
  Required (ns):           3.981
  Operating Conditions: fast_hv_lt

Path 72
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[70]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg4[70]:D
  Delay (ns):              0.148
  Slack (ns):              0.076
  Arrival (ns):            4.050
  Required (ns):           3.974
  Operating Conditions: fast_hv_lt

Path 73
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wr_data_packed[110]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wr_data_fifo_wr_data[110]:D
  Delay (ns):              0.143
  Slack (ns):              0.076
  Arrival (ns):            4.028
  Required (ns):           3.952
  Operating Conditions: fast_hv_lt

Path 74
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/MIV_RV32IMA_L1_AXI_INT_XING/MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W31_D3/sync_2[0]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/MIV_RV32IMA_L1_AXI_INT_XING/MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W31_D3/sync_1[0]:D
  Delay (ns):              0.143
  Slack (ns):              0.076
  Arrival (ns):            2.021
  Required (ns):           1.945
  Operating Conditions: fast_hv_lt

Path 75
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC/source_valid/sync_3/reg_0/q:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC/source_valid/sync_2/reg_0/q:D
  Delay (ns):              0.143
  Slack (ns):              0.076
  Arrival (ns):            2.046
  Required (ns):           1.970
  Operating Conditions: fast_hv_lt

Path 76
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC/sink_valid/sync_3/reg_0/q:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC/sink_valid/sync_2/reg_0/q:D
  Delay (ns):              0.143
  Slack (ns):              0.076
  Arrival (ns):            4.413
  Required (ns):           4.337
  Operating Conditions: fast_hv_lt

Path 77
  From: SPI_Controller_0/SPI_Controller_0/USPI/UCC/clock_rx_q1:CLK
  To:   SPI_Controller_0/SPI_Controller_0/USPI/UCC/clock_rx_q2:D
  Delay (ns):              0.151
  Slack (ns):              0.076
  Arrival (ns):            2.049
  Required (ns):           1.973
  Operating Conditions: fast_hv_lt

Path 78
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg2[27]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[27]:D
  Delay (ns):              0.147
  Slack (ns):              0.076
  Arrival (ns):            4.032
  Required (ns):           3.956
  Operating Conditions: fast_hv_lt

Path 79
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.cdc_ARChan/rdPtr_s1[1]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.cdc_ARChan/rdPtr_s2[1]:D
  Delay (ns):              0.147
  Slack (ns):              0.076
  Arrival (ns):            2.038
  Required (ns):           1.962
  Operating Conditions: fast_hv_lt

Path 80
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[49]:CLK
  To:   LSRAM_0/COREAXI4SRAM_0/U_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/wdata_sc_r[39]:D
  Delay (ns):              0.151
  Slack (ns):              0.076
  Arrival (ns):            2.028
  Required (ns):           1.952
  Operating Conditions: fast_hv_lt

Path 81
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_205/data_shifter_gen[9].data_shifter[9][0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_205/data_shifter_gen[8].data_shifter[8][0]:D
  Delay (ns):              0.147
  Slack (ns):              0.076
  Arrival (ns):            4.057
  Required (ns):           3.981
  Operating Conditions: fast_hv_lt

Path 82
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/w_valid_attr_sh_gen[1].w_valid_attr_sh[1][8]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/w_valid_attr_sh_gen[1].w_valid_attr_sh[1][9]:D
  Delay (ns):              0.151
  Slack (ns):              0.076
  Arrival (ns):            4.058
  Required (ns):           3.982
  Operating Conditions: fast_hv_lt

Path 83
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_223/data_shifter_gen[1].data_shifter[1][150]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dm_txdata_in_reg[1]:D
  Delay (ns):              0.151
  Slack (ns):              0.076
  Arrival (ns):            4.042
  Required (ns):           3.966
  Operating Conditions: fast_hv_lt

Path 84
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_104/MSC_i_105/MSC_i_121/MSC_i_123/MSC_i_130/s0:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_104/MSC_i_105/MSC_i_121/MSC_i_123/MSC_i_130/s1:D
  Delay (ns):              0.151
  Slack (ns):              0.076
  Arrival (ns):            4.063
  Required (ns):           3.987
  Operating Conditions: fast_hv_lt

Path 85
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_21/MSC_i_22/MSC_i_24/MSC_i_26/MSC_i_34/s0:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_21/MSC_i_22/MSC_i_24/MSC_i_26/MSC_i_34/s1:D
  Delay (ns):              0.148
  Slack (ns):              0.076
  Arrival (ns):            4.020
  Required (ns):           3.944
  Operating Conditions: fast_hv_lt

Path 86
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_51/MSC_i_52/MSC_i_64/MSC_i_65/MSC_i_66/s0:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_51/MSC_i_52/MSC_i_64/MSC_i_65/MSC_i_66/s1:D
  Delay (ns):              0.143
  Slack (ns):              0.076
  Arrival (ns):            4.039
  Required (ns):           3.963
  Operating Conditions: fast_hv_lt

Path 87
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/w_valid_attr_sh_gen[1].w_valid_attr_sh[1][20]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/w_valid_attr_sh_gen[1].w_valid_attr_sh[1][21]:D
  Delay (ns):              0.152
  Slack (ns):              0.077
  Arrival (ns):            4.056
  Required (ns):           3.979
  Operating Conditions: fast_hv_lt

Path 88
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/w_valid_attr_sh_gen[1].w_valid_attr_sh[1][17]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/w_valid_attr_sh_gen[1].w_valid_attr_sh[1][18]:D
  Delay (ns):              0.152
  Slack (ns):              0.077
  Arrival (ns):            4.056
  Required (ns):           3.979
  Operating Conditions: fast_hv_lt

Path 89
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/w_valid_attr_sh_gen[1].w_valid_attr_sh[1][14]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/w_valid_attr_sh_gen[1].w_valid_attr_sh[1][15]:D
  Delay (ns):              0.152
  Slack (ns):              0.077
  Arrival (ns):            4.056
  Required (ns):           3.979
  Operating Conditions: fast_hv_lt

Path 90
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_205/data_shifter_gen[35].data_shifter[35][1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_205/data_shifter_gen[34].data_shifter[34][1]:D
  Delay (ns):              0.152
  Slack (ns):              0.077
  Arrival (ns):            4.072
  Required (ns):           3.995
  Operating Conditions: fast_hv_lt

Path 91
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_205/data_shifter_gen[27].data_shifter[27][1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_205/data_shifter_gen[26].data_shifter[26][1]:D
  Delay (ns):              0.152
  Slack (ns):              0.077
  Arrival (ns):            4.072
  Required (ns):           3.995
  Operating Conditions: fast_hv_lt

Path 92
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_205/data_shifter_gen[26].data_shifter[26][1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_205/data_shifter_gen[25].data_shifter[25][1]:D
  Delay (ns):              0.152
  Slack (ns):              0.077
  Arrival (ns):            4.072
  Required (ns):           3.995
  Operating Conditions: fast_hv_lt

Path 93
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/dq_in_reg[3]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/dq_in_reg_2[3]:D
  Delay (ns):              0.152
  Slack (ns):              0.077
  Arrival (ns):            4.042
  Required (ns):           3.965
  Operating Conditions: fast_hv_lt

Path 94
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_202/lat_n0.resettable.data_shifter_1_[116]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_202/lat_n0.resettable.data_shifter_2_[116]:D
  Delay (ns):              0.152
  Slack (ns):              0.077
  Arrival (ns):            4.065
  Required (ns):           3.988
  Operating Conditions: fast_hv_lt

Path 95
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/r_valid_sh[1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/r_valid_sh[2]:D
  Delay (ns):              0.144
  Slack (ns):              0.077
  Arrival (ns):            4.053
  Required (ns):           3.976
  Operating Conditions: fast_hv_lt

Path 96
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/current_state[3]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/current_state[4]:D
  Delay (ns):              0.152
  Slack (ns):              0.077
  Arrival (ns):            4.043
  Required (ns):           3.966
  Operating Conditions: fast_hv_lt

Path 97
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/MSC_i_186/lat_n0.nonresettable.data_shifter[0][0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/MSC_i_186/lat_n0.nonresettable.data_shifter[1][0]:D
  Delay (ns):              0.152
  Slack (ns):              0.077
  Arrival (ns):            4.049
  Required (ns):           3.972
  Operating Conditions: fast_hv_lt

Path 98
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[65]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat[65]:D
  Delay (ns):              0.234
  Slack (ns):              0.077
  Arrival (ns):            2.111
  Required (ns):           2.034
  Operating Conditions: fast_hv_lt

Path 99
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[70]:CLK
  To:   LSRAM_0/COREAXI4SRAM_0/U_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/wdata_sc_r[60]:D
  Delay (ns):              0.144
  Slack (ns):              0.077
  Arrival (ns):            2.018
  Required (ns):           1.941
  Operating Conditions: fast_hv_lt

Path 100
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/move_int[5]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[5]:D
  Delay (ns):              0.152
  Slack (ns):              0.077
  Arrival (ns):            4.049
  Required (ns):           3.972
  Operating Conditions: fast_hv_lt

