INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mbrandone/Desktop/2015Year/ELEN232/Project_6/Problem_6/Problem_6.srcs/sources_1/new/bitAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bitAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mbrandone/Desktop/2015Year/ELEN232/Project_6/Problem_6/Problem_6.srcs/sources_1/new/fourBitRCA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fourBitRCA
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mbrandone/Desktop/2015Year/ELEN232/Project_6/Problem_6/Problem_6.srcs/sources_1/new/eightBitRCA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eightBitRCA
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mbrandone/Desktop/2015Year/ELEN232/Project_6/Problem_6/Problem_6.srcs/sim_1/new/eightBitRCASim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eightBitRCASim
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mbrandone/Desktop/2015Year/ELEN232/Project_6/Problem_6/Problem_6.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
