{"Source Block": ["oh/gpio/hdl/gpio.v@54:64@HdlIdDef", "\n   //nets\n\n   wire [N-1:0]    gpio_sync;\n   wire [N-1:0]    gpio_edge;  \n   wire [63:0] \t   reg_wdata;\n   \n   integer \t   i,j;\n\n   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n"], "Clone Blocks": [["oh/gpio/hdl/gpio.v@52:62", "   reg [63:0] \t   irqmask_reg;\n   reg [31:0] \t   reg_rdata;\n\n   //nets\n\n   wire [N-1:0]    gpio_sync;\n   wire [N-1:0]    gpio_edge;  \n   wire [63:0] \t   reg_wdata;\n   \n   integer \t   i,j;\n\n"], ["oh/gpio/hdl/gpio.v@53:63", "   reg [31:0] \t   reg_rdata;\n\n   //nets\n\n   wire [N-1:0]    gpio_sync;\n   wire [N-1:0]    gpio_edge;  \n   wire [63:0] \t   reg_wdata;\n   \n   integer \t   i,j;\n\n   /*AUTOWIRE*/\n"]], "Diff Content": {"Delete": [], "Add": [[59, "   wire [63:0] \t   out_dmux;   \n"]]}}