INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Digital System Designing using Verilog/System-Design-Using-VerilogHDL/Gate Levl Modelling/9_decoder_2x4/9_decoder_2x4.srcs/sources_1/new/decoder_2x4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_2x4
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Digital System Designing using Verilog/System-Design-Using-VerilogHDL/Gate Levl Modelling/18_mux_4x1_using_Buf_and_decoder/18_mux_4x1_using_Buf_and_decoder.srcs/sources_1/new/mux_4x1_using_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4x1_using_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Digital System Designing using Verilog/System-Design-Using-VerilogHDL/Gate Levl Modelling/18_mux_4x1_using_Buf_and_decoder/18_mux_4x1_using_Buf_and_decoder.srcs/sim_1/new/mux_4x1_using_buf_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4x1_using_buf_tb
