ARM GAS  /tmp/ccu9M1g2.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"TCS3472.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.WRITE_REGISTER_TC3472,"ax",%progbits
  18              		.align	1
  19              		.global	WRITE_REGISTER_TC3472
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv4-sp-d16
  25              	WRITE_REGISTER_TC3472:
  26              	.LFB132:
  27              		.file 1 "../../core/drivers/TCS3472/src/TCS3472.c"
   1:../../core/drivers/TCS3472/src/TCS3472.c **** /*
   2:../../core/drivers/TCS3472/src/TCS3472.c ****  * TCS3472.c
   3:../../core/drivers/TCS3472/src/TCS3472.c ****  *
   4:../../core/drivers/TCS3472/src/TCS3472.c ****  *  Created on: 1 Mar 2018
   5:../../core/drivers/TCS3472/src/TCS3472.c ****  *    
   6:../../core/drivers/TCS3472/src/TCS3472.c ****  */
   7:../../core/drivers/TCS3472/src/TCS3472.c **** #include "TCS3472.h"
   8:../../core/drivers/TCS3472/src/TCS3472.c **** #include "platform.h"
   9:../../core/drivers/TCS3472/src/TCS3472.c **** #define SLAVE_ADDRESS           0x29
  10:../../core/drivers/TCS3472/src/TCS3472.c **** 
  11:../../core/drivers/TCS3472/src/TCS3472.c **** #define ENABLE                 0x00
  12:../../core/drivers/TCS3472/src/TCS3472.c **** #define ATIME                   0x01
  13:../../core/drivers/TCS3472/src/TCS3472.c **** #define WTIME                   0x03
  14:../../core/drivers/TCS3472/src/TCS3472.c **** #define AILTL                   0x04
  15:../../core/drivers/TCS3472/src/TCS3472.c **** #define AIHTL                   0x06
  16:../../core/drivers/TCS3472/src/TCS3472.c **** #define PERS                    0x0C
  17:../../core/drivers/TCS3472/src/TCS3472.c **** #define CONFIG                  0x0D
  18:../../core/drivers/TCS3472/src/TCS3472.c **** #define CONTROL                 0x0F
  19:../../core/drivers/TCS3472/src/TCS3472.c **** #define ID                      0x12
  20:../../core/drivers/TCS3472/src/TCS3472.c **** #define STATUS                  0x13
  21:../../core/drivers/TCS3472/src/TCS3472.c **** #define CDATA                   0x14
  22:../../core/drivers/TCS3472/src/TCS3472.c **** #define RDATA                   0x16
  23:../../core/drivers/TCS3472/src/TCS3472.c **** #define GDATA                   0x18
  24:../../core/drivers/TCS3472/src/TCS3472.c **** #define BDATA                   0x1A
  25:../../core/drivers/TCS3472/src/TCS3472.c **** 
  26:../../core/drivers/TCS3472/src/TCS3472.c **** void TC3472_init(I2C_HandleTypeDef *hi2c)
  27:../../core/drivers/TCS3472/src/TCS3472.c **** {
  28:../../core/drivers/TCS3472/src/TCS3472.c **** 	hi2cLib=hi2c;
  29:../../core/drivers/TCS3472/src/TCS3472.c ****     enablePowerAndRGBC();
  30:../../core/drivers/TCS3472/src/TCS3472.c **** 	setIntegrationTime(100);
  31:../../core/drivers/TCS3472/src/TCS3472.c **** }
ARM GAS  /tmp/ccu9M1g2.s 			page 2


  32:../../core/drivers/TCS3472/src/TCS3472.c **** uint8_t WRITE_REGISTER_TC3472(uint8_t pData[],uint8_t length)
  33:../../core/drivers/TCS3472/src/TCS3472.c **** {
  28              		.loc 1 33 0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              	.LVL0:
  33 0000 10B5     		push	{r4, lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 8
  36              		.cfi_offset 4, -8
  37              		.cfi_offset 14, -4
  38 0002 82B0     		sub	sp, sp, #8
  39              	.LCFI1:
  40              		.cfi_def_cfa_offset 16
  34:../../core/drivers/TCS3472/src/TCS3472.c **** 	uint8_t status=HAL_I2C_Master_Transmit(hi2cLib, SLAVE_ADDRESS<<1, pData,length, HAL_MAX_DELAY);
  41              		.loc 1 34 0
  42 0004 064B     		ldr	r3, .L3
  43 0006 1C68     		ldr	r4, [r3]
  44 0008 4FF0FF33 		mov	r3, #-1
  45 000c 0093     		str	r3, [sp]
  46 000e 0B46     		mov	r3, r1
  47 0010 0246     		mov	r2, r0
  48 0012 5221     		movs	r1, #82
  49              	.LVL1:
  50 0014 2046     		mov	r0, r4
  51              	.LVL2:
  52 0016 FFF7FEFF 		bl	HAL_I2C_Master_Transmit
  53              	.LVL3:
  35:../../core/drivers/TCS3472/src/TCS3472.c **** 	return status;
  36:../../core/drivers/TCS3472/src/TCS3472.c **** }
  54              		.loc 1 36 0
  55 001a 02B0     		add	sp, sp, #8
  56              	.LCFI2:
  57              		.cfi_def_cfa_offset 8
  58              		@ sp needed
  59 001c 10BD     		pop	{r4, pc}
  60              	.L4:
  61 001e 00BF     		.align	2
  62              	.L3:
  63 0020 00000000 		.word	hi2cLib
  64              		.cfi_endproc
  65              	.LFE132:
  67              		.section	.text.READ_REGISTER_TC3472,"ax",%progbits
  68              		.align	1
  69              		.global	READ_REGISTER_TC3472
  70              		.syntax unified
  71              		.thumb
  72              		.thumb_func
  73              		.fpu fpv4-sp-d16
  75              	READ_REGISTER_TC3472:
  76              	.LFB133:
  37:../../core/drivers/TCS3472/src/TCS3472.c **** uint8_t READ_REGISTER_TC3472(uint8_t buf[],uint8_t reg,uint8_t length)
  38:../../core/drivers/TCS3472/src/TCS3472.c **** {
  77              		.loc 1 38 0
  78              		.cfi_startproc
  79              		@ args = 0, pretend = 0, frame = 0
ARM GAS  /tmp/ccu9M1g2.s 			page 3


  80              		@ frame_needed = 0, uses_anonymous_args = 0
  81              	.LVL4:
  82 0000 10B5     		push	{r4, lr}
  83              	.LCFI3:
  84              		.cfi_def_cfa_offset 8
  85              		.cfi_offset 4, -8
  86              		.cfi_offset 14, -4
  87 0002 84B0     		sub	sp, sp, #16
  88              	.LCFI4:
  89              		.cfi_def_cfa_offset 24
  39:../../core/drivers/TCS3472/src/TCS3472.c **** 	uint8_t status = HAL_I2C_Mem_Read(hi2cLib, SLAVE_ADDRESS<<1, reg, I2C_MEMADD_SIZE_8BIT, buf, lengt
  90              		.loc 1 39 0
  91 0004 074B     		ldr	r3, .L7
  92 0006 1C68     		ldr	r4, [r3]
  93 0008 4FF0FF33 		mov	r3, #-1
  94 000c 0293     		str	r3, [sp, #8]
  95 000e 0192     		str	r2, [sp, #4]
  96 0010 0090     		str	r0, [sp]
  97 0012 0123     		movs	r3, #1
  98 0014 0A46     		mov	r2, r1
  99              	.LVL5:
 100 0016 5221     		movs	r1, #82
 101              	.LVL6:
 102 0018 2046     		mov	r0, r4
 103              	.LVL7:
 104 001a FFF7FEFF 		bl	HAL_I2C_Mem_Read
 105              	.LVL8:
  40:../../core/drivers/TCS3472/src/TCS3472.c **** 	return status;
  41:../../core/drivers/TCS3472/src/TCS3472.c **** }
 106              		.loc 1 41 0
 107 001e 04B0     		add	sp, sp, #16
 108              	.LCFI5:
 109              		.cfi_def_cfa_offset 8
 110              		@ sp needed
 111 0020 10BD     		pop	{r4, pc}
 112              	.L8:
 113 0022 00BF     		.align	2
 114              	.L7:
 115 0024 00000000 		.word	hi2cLib
 116              		.cfi_endproc
 117              	.LFE133:
 119              		.section	.text.writeSingleRegister,"ax",%progbits
 120              		.align	1
 121              		.global	writeSingleRegister
 122              		.syntax unified
 123              		.thumb
 124              		.thumb_func
 125              		.fpu fpv4-sp-d16
 127              	writeSingleRegister:
 128              	.LFB134:
  42:../../core/drivers/TCS3472/src/TCS3472.c **** 
  43:../../core/drivers/TCS3472/src/TCS3472.c **** 
  44:../../core/drivers/TCS3472/src/TCS3472.c **** int writeSingleRegister( uint8_t address, uint8_t data ){
 129              		.loc 1 44 0
 130              		.cfi_startproc
 131              		@ args = 0, pretend = 0, frame = 8
 132              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /tmp/ccu9M1g2.s 			page 4


 133              	.LVL9:
 134 0000 00B5     		push	{lr}
 135              	.LCFI6:
 136              		.cfi_def_cfa_offset 4
 137              		.cfi_offset 14, -4
 138 0002 83B0     		sub	sp, sp, #12
 139              	.LCFI7:
 140              		.cfi_def_cfa_offset 16
  45:../../core/drivers/TCS3472/src/TCS3472.c ****     uint8_t tx[2] = { address | 160, data }; //0d160 = 0b10100000
 141              		.loc 1 45 0
 142 0004 60F05F00 		orn	r0, r0, #95
 143              	.LVL10:
 144 0008 8DF80400 		strb	r0, [sp, #4]
 145 000c 8DF80510 		strb	r1, [sp, #5]
  46:../../core/drivers/TCS3472/src/TCS3472.c ****     //int ack = i2c.write( SLAVE_ADDRESS << 1, tx, 2 );
  47:../../core/drivers/TCS3472/src/TCS3472.c ****     int ack=WRITE_REGISTER_TC3472(tx,2);
 146              		.loc 1 47 0
 147 0010 0221     		movs	r1, #2
 148              	.LVL11:
 149 0012 01A8     		add	r0, sp, #4
 150 0014 FFF7FEFF 		bl	WRITE_REGISTER_TC3472
 151              	.LVL12:
  48:../../core/drivers/TCS3472/src/TCS3472.c ****     return ack;
  49:../../core/drivers/TCS3472/src/TCS3472.c **** }
 152              		.loc 1 49 0
 153 0018 03B0     		add	sp, sp, #12
 154              	.LCFI8:
 155              		.cfi_def_cfa_offset 4
 156              		@ sp needed
 157 001a 5DF804FB 		ldr	pc, [sp], #4
 158              		.cfi_endproc
 159              	.LFE134:
 161              		.section	.text.writeMultipleRegisters,"ax",%progbits
 162              		.align	1
 163              		.global	writeMultipleRegisters
 164              		.syntax unified
 165              		.thumb
 166              		.thumb_func
 167              		.fpu fpv4-sp-d16
 169              	writeMultipleRegisters:
 170              	.LFB135:
  50:../../core/drivers/TCS3472/src/TCS3472.c **** 
  51:../../core/drivers/TCS3472/src/TCS3472.c **** int writeMultipleRegisters( uint8_t address, uint8_t* data, int quantity ){
 171              		.loc 1 51 0
 172              		.cfi_startproc
 173              		@ args = 0, pretend = 0, frame = 0
 174              		@ frame_needed = 1, uses_anonymous_args = 0
 175              	.LVL13:
 176 0000 98B5     		push	{r3, r4, r7, lr}
 177              	.LCFI9:
 178              		.cfi_def_cfa_offset 16
 179              		.cfi_offset 3, -16
 180              		.cfi_offset 4, -12
 181              		.cfi_offset 7, -8
 182              		.cfi_offset 14, -4
 183 0002 00AF     		add	r7, sp, #0
 184              	.LCFI10:
ARM GAS  /tmp/ccu9M1g2.s 			page 5


 185              		.cfi_def_cfa_register 7
 186              	.LVL14:
  52:../../core/drivers/TCS3472/src/TCS3472.c ****     uint8_t tx[ quantity + 1 ];
 187              		.loc 1 52 0
 188 0004 02F10803 		add	r3, r2, #8
 189 0008 23F00703 		bic	r3, r3, #7
 190 000c ADEB030D 		sub	sp, sp, r3
 191 0010 6C46     		mov	r4, sp
 192              	.LVL15:
  53:../../core/drivers/TCS3472/src/TCS3472.c ****     tx[0] = address | 160;
 193              		.loc 1 53 0
 194 0012 60F05F00 		orn	r0, r0, #95
 195              	.LVL16:
 196 0016 8DF80000 		strb	r0, [sp]
 197              	.LVL17:
 198              	.LBB2:
  54:../../core/drivers/TCS3472/src/TCS3472.c ****     for ( int i = 1; i <= quantity; i++ ){
 199              		.loc 1 54 0
 200 001a 0123     		movs	r3, #1
 201 001c 04E0     		b	.L12
 202              	.LVL18:
 203              	.L13:
  55:../../core/drivers/TCS3472/src/TCS3472.c ****         tx[ i ] = data[ i - 1 ];
 204              		.loc 1 55 0 discriminator 3
 205 001e C818     		adds	r0, r1, r3
 206 0020 10F8010C 		ldrb	r0, [r0, #-1]	@ zero_extendqisi2
 207 0024 E054     		strb	r0, [r4, r3]
  54:../../core/drivers/TCS3472/src/TCS3472.c ****     for ( int i = 1; i <= quantity; i++ ){
 208              		.loc 1 54 0 discriminator 3
 209 0026 0133     		adds	r3, r3, #1
 210              	.LVL19:
 211              	.L12:
  54:../../core/drivers/TCS3472/src/TCS3472.c ****     for ( int i = 1; i <= quantity; i++ ){
 212              		.loc 1 54 0 is_stmt 0 discriminator 1
 213 0028 9342     		cmp	r3, r2
 214 002a F8DD     		ble	.L13
 215              	.LBE2:
  56:../../core/drivers/TCS3472/src/TCS3472.c ****     }
  57:../../core/drivers/TCS3472/src/TCS3472.c ****     //int ack = i2c.write( SLAVE_ADDRESS << 1, tx, quantity + 1 );
  58:../../core/drivers/TCS3472/src/TCS3472.c ****     int ack=WRITE_REGISTER_TC3472(tx,quantity + 1);
 216              		.loc 1 58 0 is_stmt 1
 217 002c 0132     		adds	r2, r2, #1
 218              	.LVL20:
 219 002e D1B2     		uxtb	r1, r2
 220              	.LVL21:
 221 0030 2046     		mov	r0, r4
 222 0032 FFF7FEFF 		bl	WRITE_REGISTER_TC3472
 223              	.LVL22:
  59:../../core/drivers/TCS3472/src/TCS3472.c ****     return ack;
  60:../../core/drivers/TCS3472/src/TCS3472.c **** }
 224              		.loc 1 60 0
 225 0036 BD46     		mov	sp, r7
 226              	.LCFI11:
 227              		.cfi_def_cfa_register 13
 228              		@ sp needed
 229 0038 98BD     		pop	{r3, r4, r7, pc}
 230              		.cfi_endproc
ARM GAS  /tmp/ccu9M1g2.s 			page 6


 231              	.LFE135:
 233              		.section	.text.readSingleRegister,"ax",%progbits
 234              		.align	1
 235              		.global	readSingleRegister
 236              		.syntax unified
 237              		.thumb
 238              		.thumb_func
 239              		.fpu fpv4-sp-d16
 241              	readSingleRegister:
 242              	.LFB136:
  61:../../core/drivers/TCS3472/src/TCS3472.c **** 
  62:../../core/drivers/TCS3472/src/TCS3472.c **** uint8_t readSingleRegister( uint8_t address ){
 243              		.loc 1 62 0
 244              		.cfi_startproc
 245              		@ args = 0, pretend = 0, frame = 8
 246              		@ frame_needed = 0, uses_anonymous_args = 0
 247              	.LVL23:
 248 0000 00B5     		push	{lr}
 249              	.LCFI12:
 250              		.cfi_def_cfa_offset 4
 251              		.cfi_offset 14, -4
 252 0002 83B0     		sub	sp, sp, #12
 253              	.LCFI13:
 254              		.cfi_def_cfa_offset 16
 255              	.LVL24:
  63:../../core/drivers/TCS3472/src/TCS3472.c ****     //uint8_t output = 255;
  64:../../core/drivers/TCS3472/src/TCS3472.c ****     uint8_t hwID[1];
  65:../../core/drivers/TCS3472/src/TCS3472.c ****     uint8_t command = address | 160; //0d160 = 0b10100000
  66:../../core/drivers/TCS3472/src/TCS3472.c ****     READ_REGISTER_TC3472(hwID,command,1);
 256              		.loc 1 66 0
 257 0004 0122     		movs	r2, #1
 258 0006 40F0A001 		orr	r1, r0, #160
 259 000a 01A8     		add	r0, sp, #4
 260              	.LVL25:
 261 000c FFF7FEFF 		bl	READ_REGISTER_TC3472
 262              	.LVL26:
  67:../../core/drivers/TCS3472/src/TCS3472.c ****     //i2c.write( SLAVE_ADDRESS << 1, &command, 1, true );
  68:../../core/drivers/TCS3472/src/TCS3472.c ****     //i2c.read( SLAVE_ADDRESS << 1, &output, 1 );
  69:../../core/drivers/TCS3472/src/TCS3472.c ****     return hwID[0];
  70:../../core/drivers/TCS3472/src/TCS3472.c **** }
 263              		.loc 1 70 0
 264 0010 9DF80400 		ldrb	r0, [sp, #4]	@ zero_extendqisi2
 265 0014 03B0     		add	sp, sp, #12
 266              	.LCFI14:
 267              		.cfi_def_cfa_offset 4
 268              		@ sp needed
 269 0016 5DF804FB 		ldr	pc, [sp], #4
 270              		.cfi_endproc
 271              	.LFE136:
 273              		.section	.text.readMultipleRegisters,"ax",%progbits
 274              		.align	1
 275              		.global	readMultipleRegisters
 276              		.syntax unified
 277              		.thumb
 278              		.thumb_func
 279              		.fpu fpv4-sp-d16
 281              	readMultipleRegisters:
ARM GAS  /tmp/ccu9M1g2.s 			page 7


 282              	.LFB137:
  71:../../core/drivers/TCS3472/src/TCS3472.c **** 
  72:../../core/drivers/TCS3472/src/TCS3472.c **** int  readMultipleRegisters( uint8_t address, uint8_t* output, int quantity ){
 283              		.loc 1 72 0
 284              		.cfi_startproc
 285              		@ args = 0, pretend = 0, frame = 0
 286              		@ frame_needed = 0, uses_anonymous_args = 0
 287              	.LVL27:
 288 0000 08B5     		push	{r3, lr}
 289              	.LCFI15:
 290              		.cfi_def_cfa_offset 8
 291              		.cfi_offset 3, -8
 292              		.cfi_offset 14, -4
 293 0002 0B46     		mov	r3, r1
 294              	.LVL28:
  73:../../core/drivers/TCS3472/src/TCS3472.c **** 	uint8_t command = address | 160; //0d160 = 0b10100000
  74:../../core/drivers/TCS3472/src/TCS3472.c ****     int ack=READ_REGISTER_TC3472(output,command,quantity);
 295              		.loc 1 74 0
 296 0004 D2B2     		uxtb	r2, r2
 297              	.LVL29:
 298 0006 40F0A001 		orr	r1, r0, #160
 299              	.LVL30:
 300 000a 1846     		mov	r0, r3
 301              	.LVL31:
 302 000c FFF7FEFF 		bl	READ_REGISTER_TC3472
 303              	.LVL32:
  75:../../core/drivers/TCS3472/src/TCS3472.c ****     //i2c.write( SLAVE_ADDRESS << 1, &command, 1, true );
  76:../../core/drivers/TCS3472/src/TCS3472.c ****     //int ack = i2c.read( SLAVE_ADDRESS << 1, output, quantity );
  77:../../core/drivers/TCS3472/src/TCS3472.c ****     return ack;
  78:../../core/drivers/TCS3472/src/TCS3472.c **** }
 304              		.loc 1 78 0
 305 0010 08BD     		pop	{r3, pc}
 306              		.cfi_endproc
 307              	.LFE137:
 309              		.section	.text.getAllColors,"ax",%progbits
 310              		.align	1
 311              		.global	getAllColors
 312              		.syntax unified
 313              		.thumb
 314              		.thumb_func
 315              		.fpu fpv4-sp-d16
 317              	getAllColors:
 318              	.LFB138:
  79:../../core/drivers/TCS3472/src/TCS3472.c **** 
  80:../../core/drivers/TCS3472/src/TCS3472.c **** void  getAllColors( uint16_t* readings ){
 319              		.loc 1 80 0
 320              		.cfi_startproc
 321              		@ args = 0, pretend = 0, frame = 8
 322              		@ frame_needed = 0, uses_anonymous_args = 0
 323              	.LVL33:
 324 0000 10B5     		push	{r4, lr}
 325              	.LCFI16:
 326              		.cfi_def_cfa_offset 8
 327              		.cfi_offset 4, -8
 328              		.cfi_offset 14, -4
 329 0002 82B0     		sub	sp, sp, #8
 330              	.LCFI17:
ARM GAS  /tmp/ccu9M1g2.s 			page 8


 331              		.cfi_def_cfa_offset 16
 332 0004 0446     		mov	r4, r0
  81:../../core/drivers/TCS3472/src/TCS3472.c ****     uint8_t buffer[8] = { 0 };
 333              		.loc 1 81 0
 334 0006 0023     		movs	r3, #0
 335 0008 0093     		str	r3, [sp]
 336 000a 0193     		str	r3, [sp, #4]
  82:../../core/drivers/TCS3472/src/TCS3472.c **** 
  83:../../core/drivers/TCS3472/src/TCS3472.c ****     readMultipleRegisters( CDATA, buffer, 8 );
 337              		.loc 1 83 0
 338 000c 0822     		movs	r2, #8
 339 000e 6946     		mov	r1, sp
 340 0010 1420     		movs	r0, #20
 341              	.LVL34:
 342 0012 FFF7FEFF 		bl	readMultipleRegisters
 343              	.LVL35:
  84:../../core/drivers/TCS3472/src/TCS3472.c **** 
  85:../../core/drivers/TCS3472/src/TCS3472.c ****     readings[0] = (uint16_t)buffer[1] << 8 | (uint16_t)buffer[0];
 344              		.loc 1 85 0
 345 0016 9DF80120 		ldrb	r2, [sp, #1]	@ zero_extendqisi2
 346 001a 9DF80030 		ldrb	r3, [sp]	@ zero_extendqisi2
 347 001e 43EA0223 		orr	r3, r3, r2, lsl #8
 348 0022 2380     		strh	r3, [r4]	@ movhi
  86:../../core/drivers/TCS3472/src/TCS3472.c ****     readings[1] = (uint16_t)buffer[3] << 8 | (uint16_t)buffer[2];
 349              		.loc 1 86 0
 350 0024 9DF80320 		ldrb	r2, [sp, #3]	@ zero_extendqisi2
 351 0028 9DF80230 		ldrb	r3, [sp, #2]	@ zero_extendqisi2
 352 002c 43EA0223 		orr	r3, r3, r2, lsl #8
 353 0030 6380     		strh	r3, [r4, #2]	@ movhi
  87:../../core/drivers/TCS3472/src/TCS3472.c ****     readings[2] = (uint16_t)buffer[5] << 8 | (uint16_t)buffer[4];
 354              		.loc 1 87 0
 355 0032 9DF80520 		ldrb	r2, [sp, #5]	@ zero_extendqisi2
 356 0036 9DF80430 		ldrb	r3, [sp, #4]	@ zero_extendqisi2
 357 003a 43EA0223 		orr	r3, r3, r2, lsl #8
 358 003e A380     		strh	r3, [r4, #4]	@ movhi
  88:../../core/drivers/TCS3472/src/TCS3472.c ****     readings[3] = (uint16_t)buffer[7] << 8 | (uint16_t)buffer[6];
 359              		.loc 1 88 0
 360 0040 9DF80720 		ldrb	r2, [sp, #7]	@ zero_extendqisi2
 361 0044 9DF80630 		ldrb	r3, [sp, #6]	@ zero_extendqisi2
 362 0048 43EA0223 		orr	r3, r3, r2, lsl #8
 363 004c E380     		strh	r3, [r4, #6]	@ movhi
  89:../../core/drivers/TCS3472/src/TCS3472.c **** }
 364              		.loc 1 89 0
 365 004e 02B0     		add	sp, sp, #8
 366              	.LCFI18:
 367              		.cfi_def_cfa_offset 8
 368              		@ sp needed
 369 0050 10BD     		pop	{r4, pc}
 370              		.cfi_endproc
 371              	.LFE138:
 373              		.section	.text.getClearData,"ax",%progbits
 374              		.align	1
 375              		.global	getClearData
 376              		.syntax unified
 377              		.thumb
 378              		.thumb_func
 379              		.fpu fpv4-sp-d16
ARM GAS  /tmp/ccu9M1g2.s 			page 9


 381              	getClearData:
 382              	.LFB139:
  90:../../core/drivers/TCS3472/src/TCS3472.c **** 
  91:../../core/drivers/TCS3472/src/TCS3472.c **** int  getClearData(){
 383              		.loc 1 91 0
 384              		.cfi_startproc
 385              		@ args = 0, pretend = 0, frame = 8
 386              		@ frame_needed = 0, uses_anonymous_args = 0
 387 0000 00B5     		push	{lr}
 388              	.LCFI19:
 389              		.cfi_def_cfa_offset 4
 390              		.cfi_offset 14, -4
 391 0002 83B0     		sub	sp, sp, #12
 392              	.LCFI20:
 393              		.cfi_def_cfa_offset 16
  92:../../core/drivers/TCS3472/src/TCS3472.c ****     uint8_t buffer[2] = { 0 };
 394              		.loc 1 92 0
 395 0004 02A9     		add	r1, sp, #8
 396 0006 0023     		movs	r3, #0
 397 0008 21F8043D 		strh	r3, [r1, #-4]!	@ movhi
  93:../../core/drivers/TCS3472/src/TCS3472.c ****     readMultipleRegisters( CDATA, buffer, 2 );
 398              		.loc 1 93 0
 399 000c 0222     		movs	r2, #2
 400 000e 1420     		movs	r0, #20
 401 0010 FFF7FEFF 		bl	readMultipleRegisters
 402              	.LVL36:
  94:../../core/drivers/TCS3472/src/TCS3472.c ****     int reading = (int)buffer[1] << 8 | (int)buffer[0];
 403              		.loc 1 94 0
 404 0014 9DF80500 		ldrb	r0, [sp, #5]	@ zero_extendqisi2
 405 0018 9DF80430 		ldrb	r3, [sp, #4]	@ zero_extendqisi2
 406              	.LVL37:
  95:../../core/drivers/TCS3472/src/TCS3472.c ****     return reading;
  96:../../core/drivers/TCS3472/src/TCS3472.c **** }
 407              		.loc 1 96 0
 408 001c 43EA0020 		orr	r0, r3, r0, lsl #8
 409              	.LVL38:
 410 0020 03B0     		add	sp, sp, #12
 411              	.LCFI21:
 412              		.cfi_def_cfa_offset 4
 413              		@ sp needed
 414 0022 5DF804FB 		ldr	pc, [sp], #4
 415              		.cfi_endproc
 416              	.LFE139:
 418              		.section	.text.getRedData,"ax",%progbits
 419              		.align	1
 420              		.global	getRedData
 421              		.syntax unified
 422              		.thumb
 423              		.thumb_func
 424              		.fpu fpv4-sp-d16
 426              	getRedData:
 427              	.LFB140:
  97:../../core/drivers/TCS3472/src/TCS3472.c **** 
  98:../../core/drivers/TCS3472/src/TCS3472.c **** int  getRedData(){
 428              		.loc 1 98 0
 429              		.cfi_startproc
 430              		@ args = 0, pretend = 0, frame = 8
ARM GAS  /tmp/ccu9M1g2.s 			page 10


 431              		@ frame_needed = 0, uses_anonymous_args = 0
 432 0000 00B5     		push	{lr}
 433              	.LCFI22:
 434              		.cfi_def_cfa_offset 4
 435              		.cfi_offset 14, -4
 436 0002 83B0     		sub	sp, sp, #12
 437              	.LCFI23:
 438              		.cfi_def_cfa_offset 16
  99:../../core/drivers/TCS3472/src/TCS3472.c ****     uint8_t buffer[2] = { 0 };
 439              		.loc 1 99 0
 440 0004 02A9     		add	r1, sp, #8
 441 0006 0023     		movs	r3, #0
 442 0008 21F8043D 		strh	r3, [r1, #-4]!	@ movhi
 100:../../core/drivers/TCS3472/src/TCS3472.c ****     readMultipleRegisters( RDATA, buffer, 2 );
 443              		.loc 1 100 0
 444 000c 0222     		movs	r2, #2
 445 000e 1620     		movs	r0, #22
 446 0010 FFF7FEFF 		bl	readMultipleRegisters
 447              	.LVL39:
 101:../../core/drivers/TCS3472/src/TCS3472.c ****     int reading = (int)buffer[1] << 8 | (int)buffer[0];
 448              		.loc 1 101 0
 449 0014 9DF80500 		ldrb	r0, [sp, #5]	@ zero_extendqisi2
 450 0018 9DF80430 		ldrb	r3, [sp, #4]	@ zero_extendqisi2
 451              	.LVL40:
 102:../../core/drivers/TCS3472/src/TCS3472.c ****     return reading;
 103:../../core/drivers/TCS3472/src/TCS3472.c **** }
 452              		.loc 1 103 0
 453 001c 43EA0020 		orr	r0, r3, r0, lsl #8
 454              	.LVL41:
 455 0020 03B0     		add	sp, sp, #12
 456              	.LCFI24:
 457              		.cfi_def_cfa_offset 4
 458              		@ sp needed
 459 0022 5DF804FB 		ldr	pc, [sp], #4
 460              		.cfi_endproc
 461              	.LFE140:
 463              		.section	.text.getGreenData,"ax",%progbits
 464              		.align	1
 465              		.global	getGreenData
 466              		.syntax unified
 467              		.thumb
 468              		.thumb_func
 469              		.fpu fpv4-sp-d16
 471              	getGreenData:
 472              	.LFB141:
 104:../../core/drivers/TCS3472/src/TCS3472.c **** 
 105:../../core/drivers/TCS3472/src/TCS3472.c **** int  getGreenData(){
 473              		.loc 1 105 0
 474              		.cfi_startproc
 475              		@ args = 0, pretend = 0, frame = 8
 476              		@ frame_needed = 0, uses_anonymous_args = 0
 477 0000 00B5     		push	{lr}
 478              	.LCFI25:
 479              		.cfi_def_cfa_offset 4
 480              		.cfi_offset 14, -4
 481 0002 83B0     		sub	sp, sp, #12
 482              	.LCFI26:
ARM GAS  /tmp/ccu9M1g2.s 			page 11


 483              		.cfi_def_cfa_offset 16
 106:../../core/drivers/TCS3472/src/TCS3472.c ****     uint8_t buffer[2] = { 0 };
 484              		.loc 1 106 0
 485 0004 02A9     		add	r1, sp, #8
 486 0006 0023     		movs	r3, #0
 487 0008 21F8043D 		strh	r3, [r1, #-4]!	@ movhi
 107:../../core/drivers/TCS3472/src/TCS3472.c ****     readMultipleRegisters( GDATA, buffer, 2 );
 488              		.loc 1 107 0
 489 000c 0222     		movs	r2, #2
 490 000e 1820     		movs	r0, #24
 491 0010 FFF7FEFF 		bl	readMultipleRegisters
 492              	.LVL42:
 108:../../core/drivers/TCS3472/src/TCS3472.c ****     int reading = (int)buffer[1] << 8 | (int)buffer[0];
 493              		.loc 1 108 0
 494 0014 9DF80500 		ldrb	r0, [sp, #5]	@ zero_extendqisi2
 495 0018 9DF80430 		ldrb	r3, [sp, #4]	@ zero_extendqisi2
 496              	.LVL43:
 109:../../core/drivers/TCS3472/src/TCS3472.c ****     return reading;
 110:../../core/drivers/TCS3472/src/TCS3472.c **** }
 497              		.loc 1 110 0
 498 001c 43EA0020 		orr	r0, r3, r0, lsl #8
 499              	.LVL44:
 500 0020 03B0     		add	sp, sp, #12
 501              	.LCFI27:
 502              		.cfi_def_cfa_offset 4
 503              		@ sp needed
 504 0022 5DF804FB 		ldr	pc, [sp], #4
 505              		.cfi_endproc
 506              	.LFE141:
 508              		.section	.text.getBlueData,"ax",%progbits
 509              		.align	1
 510              		.global	getBlueData
 511              		.syntax unified
 512              		.thumb
 513              		.thumb_func
 514              		.fpu fpv4-sp-d16
 516              	getBlueData:
 517              	.LFB142:
 111:../../core/drivers/TCS3472/src/TCS3472.c **** 
 112:../../core/drivers/TCS3472/src/TCS3472.c **** int  getBlueData(){
 518              		.loc 1 112 0
 519              		.cfi_startproc
 520              		@ args = 0, pretend = 0, frame = 8
 521              		@ frame_needed = 0, uses_anonymous_args = 0
 522 0000 00B5     		push	{lr}
 523              	.LCFI28:
 524              		.cfi_def_cfa_offset 4
 525              		.cfi_offset 14, -4
 526 0002 83B0     		sub	sp, sp, #12
 527              	.LCFI29:
 528              		.cfi_def_cfa_offset 16
 113:../../core/drivers/TCS3472/src/TCS3472.c ****     uint8_t buffer[2] = { 0 };
 529              		.loc 1 113 0
 530 0004 02A9     		add	r1, sp, #8
 531 0006 0023     		movs	r3, #0
 532 0008 21F8043D 		strh	r3, [r1, #-4]!	@ movhi
 114:../../core/drivers/TCS3472/src/TCS3472.c ****     readMultipleRegisters( BDATA, buffer, 2 );
ARM GAS  /tmp/ccu9M1g2.s 			page 12


 533              		.loc 1 114 0
 534 000c 0222     		movs	r2, #2
 535 000e 1A20     		movs	r0, #26
 536 0010 FFF7FEFF 		bl	readMultipleRegisters
 537              	.LVL45:
 115:../../core/drivers/TCS3472/src/TCS3472.c ****     int reading = (int)buffer[1] << 8 | (int)buffer[0];
 538              		.loc 1 115 0
 539 0014 9DF80500 		ldrb	r0, [sp, #5]	@ zero_extendqisi2
 540 0018 9DF80430 		ldrb	r3, [sp, #4]	@ zero_extendqisi2
 541              	.LVL46:
 116:../../core/drivers/TCS3472/src/TCS3472.c ****     return reading;
 117:../../core/drivers/TCS3472/src/TCS3472.c **** }
 542              		.loc 1 117 0
 543 001c 43EA0020 		orr	r0, r3, r0, lsl #8
 544              	.LVL47:
 545 0020 03B0     		add	sp, sp, #12
 546              	.LCFI30:
 547              		.cfi_def_cfa_offset 4
 548              		@ sp needed
 549 0022 5DF804FB 		ldr	pc, [sp], #4
 550              		.cfi_endproc
 551              	.LFE142:
 553              		.section	.text.enablePower,"ax",%progbits
 554              		.align	1
 555              		.global	enablePower
 556              		.syntax unified
 557              		.thumb
 558              		.thumb_func
 559              		.fpu fpv4-sp-d16
 561              	enablePower:
 562              	.LFB143:
 118:../../core/drivers/TCS3472/src/TCS3472.c **** 
 119:../../core/drivers/TCS3472/src/TCS3472.c **** int  enablePower(){
 563              		.loc 1 119 0
 564              		.cfi_startproc
 565              		@ args = 0, pretend = 0, frame = 0
 566              		@ frame_needed = 0, uses_anonymous_args = 0
 567 0000 08B5     		push	{r3, lr}
 568              	.LCFI31:
 569              		.cfi_def_cfa_offset 8
 570              		.cfi_offset 3, -8
 571              		.cfi_offset 14, -4
 120:../../core/drivers/TCS3472/src/TCS3472.c ****     uint8_t enable_old = readSingleRegister( ENABLE );
 572              		.loc 1 120 0
 573 0002 0020     		movs	r0, #0
 574 0004 FFF7FEFF 		bl	readSingleRegister
 575              	.LVL48:
 121:../../core/drivers/TCS3472/src/TCS3472.c ****     uint8_t enable_new = enable_old | 1; // sets PON (bit 0) to 1
 576              		.loc 1 121 0
 577 0008 40F00101 		orr	r1, r0, #1
 578              	.LVL49:
 122:../../core/drivers/TCS3472/src/TCS3472.c ****     int ack = writeSingleRegister( ENABLE, enable_new );
 579              		.loc 1 122 0
 580 000c C9B2     		uxtb	r1, r1
 581 000e 0020     		movs	r0, #0
 582              	.LVL50:
 583 0010 FFF7FEFF 		bl	writeSingleRegister
ARM GAS  /tmp/ccu9M1g2.s 			page 13


 584              	.LVL51:
 123:../../core/drivers/TCS3472/src/TCS3472.c ****     return ack;
 124:../../core/drivers/TCS3472/src/TCS3472.c **** }
 585              		.loc 1 124 0
 586 0014 08BD     		pop	{r3, pc}
 587              		.cfi_endproc
 588              	.LFE143:
 590              		.section	.text.disablePower,"ax",%progbits
 591              		.align	1
 592              		.global	disablePower
 593              		.syntax unified
 594              		.thumb
 595              		.thumb_func
 596              		.fpu fpv4-sp-d16
 598              	disablePower:
 599              	.LFB144:
 125:../../core/drivers/TCS3472/src/TCS3472.c **** 
 126:../../core/drivers/TCS3472/src/TCS3472.c **** int  disablePower(){
 600              		.loc 1 126 0
 601              		.cfi_startproc
 602              		@ args = 0, pretend = 0, frame = 0
 603              		@ frame_needed = 0, uses_anonymous_args = 0
 604 0000 08B5     		push	{r3, lr}
 605              	.LCFI32:
 606              		.cfi_def_cfa_offset 8
 607              		.cfi_offset 3, -8
 608              		.cfi_offset 14, -4
 127:../../core/drivers/TCS3472/src/TCS3472.c ****     uint8_t enable_old = readSingleRegister( ENABLE );
 609              		.loc 1 127 0
 610 0002 0020     		movs	r0, #0
 611 0004 FFF7FEFF 		bl	readSingleRegister
 612              	.LVL52:
 128:../../core/drivers/TCS3472/src/TCS3472.c ****     uint8_t enable_new = enable_old & 254; // sets PON (bit 0) to 0
 129:../../core/drivers/TCS3472/src/TCS3472.c ****     int ack = writeSingleRegister( ENABLE, enable_new );
 613              		.loc 1 129 0
 614 0008 00F0FE01 		and	r1, r0, #254
 615 000c 0020     		movs	r0, #0
 616              	.LVL53:
 617 000e FFF7FEFF 		bl	writeSingleRegister
 618              	.LVL54:
 130:../../core/drivers/TCS3472/src/TCS3472.c ****     return ack;
 131:../../core/drivers/TCS3472/src/TCS3472.c **** }
 619              		.loc 1 131 0
 620 0012 08BD     		pop	{r3, pc}
 621              		.cfi_endproc
 622              	.LFE144:
 624              		.section	.text.isPowerEnabled,"ax",%progbits
 625              		.align	1
 626              		.global	isPowerEnabled
 627              		.syntax unified
 628              		.thumb
 629              		.thumb_func
 630              		.fpu fpv4-sp-d16
 632              	isPowerEnabled:
 633              	.LFB145:
 132:../../core/drivers/TCS3472/src/TCS3472.c **** 
 133:../../core/drivers/TCS3472/src/TCS3472.c **** uint8_t  isPowerEnabled(){
ARM GAS  /tmp/ccu9M1g2.s 			page 14


 634              		.loc 1 133 0
 635              		.cfi_startproc
 636              		@ args = 0, pretend = 0, frame = 0
 637              		@ frame_needed = 0, uses_anonymous_args = 0
 638 0000 08B5     		push	{r3, lr}
 639              	.LCFI33:
 640              		.cfi_def_cfa_offset 8
 641              		.cfi_offset 3, -8
 642              		.cfi_offset 14, -4
 134:../../core/drivers/TCS3472/src/TCS3472.c ****     uint8_t enable = readSingleRegister( ENABLE );
 643              		.loc 1 134 0
 644 0002 0020     		movs	r0, #0
 645 0004 FFF7FEFF 		bl	readSingleRegister
 646              	.LVL55:
 135:../../core/drivers/TCS3472/src/TCS3472.c ****     uint8_t pon = enable << 7;
 647              		.loc 1 135 0
 648 0008 C001     		lsls	r0, r0, #7
 649              	.LVL56:
 650 000a C0B2     		uxtb	r0, r0
 651              	.LVL57:
 136:../../core/drivers/TCS3472/src/TCS3472.c ****     pon = pon >> 7; // gets PON (bit 0) from ENABLE register byte
 137:../../core/drivers/TCS3472/src/TCS3472.c ****     return (uint8_t)pon;
 138:../../core/drivers/TCS3472/src/TCS3472.c **** }
 652              		.loc 1 138 0
 653 000c C009     		lsrs	r0, r0, #7
 654              	.LVL58:
 655 000e 08BD     		pop	{r3, pc}
 656              		.cfi_endproc
 657              	.LFE145:
 659              		.section	.text.enableRGBC,"ax",%progbits
 660              		.align	1
 661              		.global	enableRGBC
 662              		.syntax unified
 663              		.thumb
 664              		.thumb_func
 665              		.fpu fpv4-sp-d16
 667              	enableRGBC:
 668              	.LFB146:
 139:../../core/drivers/TCS3472/src/TCS3472.c **** 
 140:../../core/drivers/TCS3472/src/TCS3472.c **** int  enableRGBC(){
 669              		.loc 1 140 0
 670              		.cfi_startproc
 671              		@ args = 0, pretend = 0, frame = 0
 672              		@ frame_needed = 0, uses_anonymous_args = 0
 673 0000 08B5     		push	{r3, lr}
 674              	.LCFI34:
 675              		.cfi_def_cfa_offset 8
 676              		.cfi_offset 3, -8
 677              		.cfi_offset 14, -4
 141:../../core/drivers/TCS3472/src/TCS3472.c ****     uint8_t enable_old = readSingleRegister( ENABLE );
 678              		.loc 1 141 0
 679 0002 0020     		movs	r0, #0
 680 0004 FFF7FEFF 		bl	readSingleRegister
 681              	.LVL59:
 142:../../core/drivers/TCS3472/src/TCS3472.c ****     uint8_t enable_new = enable_old | 2; // sets AEN (bit 1) to 1
 682              		.loc 1 142 0
 683 0008 40F00201 		orr	r1, r0, #2
ARM GAS  /tmp/ccu9M1g2.s 			page 15


 684              	.LVL60:
 143:../../core/drivers/TCS3472/src/TCS3472.c ****     int ack = writeSingleRegister( ENABLE, enable_new );
 685              		.loc 1 143 0
 686 000c C9B2     		uxtb	r1, r1
 687 000e 0020     		movs	r0, #0
 688              	.LVL61:
 689 0010 FFF7FEFF 		bl	writeSingleRegister
 690              	.LVL62:
 144:../../core/drivers/TCS3472/src/TCS3472.c ****     return ack;
 145:../../core/drivers/TCS3472/src/TCS3472.c **** }
 691              		.loc 1 145 0
 692 0014 08BD     		pop	{r3, pc}
 693              		.cfi_endproc
 694              	.LFE146:
 696              		.section	.text.disableRGBC,"ax",%progbits
 697              		.align	1
 698              		.global	disableRGBC
 699              		.syntax unified
 700              		.thumb
 701              		.thumb_func
 702              		.fpu fpv4-sp-d16
 704              	disableRGBC:
 705              	.LFB147:
 146:../../core/drivers/TCS3472/src/TCS3472.c **** 
 147:../../core/drivers/TCS3472/src/TCS3472.c **** int  disableRGBC(){
 706              		.loc 1 147 0
 707              		.cfi_startproc
 708              		@ args = 0, pretend = 0, frame = 0
 709              		@ frame_needed = 0, uses_anonymous_args = 0
 710 0000 08B5     		push	{r3, lr}
 711              	.LCFI35:
 712              		.cfi_def_cfa_offset 8
 713              		.cfi_offset 3, -8
 714              		.cfi_offset 14, -4
 148:../../core/drivers/TCS3472/src/TCS3472.c ****     uint8_t enable_old = readSingleRegister( ENABLE );
 715              		.loc 1 148 0
 716 0002 0020     		movs	r0, #0
 717 0004 FFF7FEFF 		bl	readSingleRegister
 718              	.LVL63:
 149:../../core/drivers/TCS3472/src/TCS3472.c ****     uint8_t enable_new = enable_old & 253; // sets AEN (bit 1) to 0
 150:../../core/drivers/TCS3472/src/TCS3472.c ****     int ack = writeSingleRegister( ENABLE, enable_new );
 719              		.loc 1 150 0
 720 0008 00F0FD01 		and	r1, r0, #253
 721 000c 0020     		movs	r0, #0
 722              	.LVL64:
 723 000e FFF7FEFF 		bl	writeSingleRegister
 724              	.LVL65:
 151:../../core/drivers/TCS3472/src/TCS3472.c ****     return ack;
 152:../../core/drivers/TCS3472/src/TCS3472.c **** }
 725              		.loc 1 152 0
 726 0012 08BD     		pop	{r3, pc}
 727              		.cfi_endproc
 728              	.LFE147:
 730              		.section	.text.isRGBCEnabled,"ax",%progbits
 731              		.align	1
 732              		.global	isRGBCEnabled
 733              		.syntax unified
ARM GAS  /tmp/ccu9M1g2.s 			page 16


 734              		.thumb
 735              		.thumb_func
 736              		.fpu fpv4-sp-d16
 738              	isRGBCEnabled:
 739              	.LFB148:
 153:../../core/drivers/TCS3472/src/TCS3472.c **** 
 154:../../core/drivers/TCS3472/src/TCS3472.c **** uint8_t  isRGBCEnabled(){
 740              		.loc 1 154 0
 741              		.cfi_startproc
 742              		@ args = 0, pretend = 0, frame = 0
 743              		@ frame_needed = 0, uses_anonymous_args = 0
 744 0000 08B5     		push	{r3, lr}
 745              	.LCFI36:
 746              		.cfi_def_cfa_offset 8
 747              		.cfi_offset 3, -8
 748              		.cfi_offset 14, -4
 155:../../core/drivers/TCS3472/src/TCS3472.c ****     uint8_t enable = readSingleRegister( ENABLE );
 749              		.loc 1 155 0
 750 0002 0020     		movs	r0, #0
 751 0004 FFF7FEFF 		bl	readSingleRegister
 752              	.LVL66:
 156:../../core/drivers/TCS3472/src/TCS3472.c ****     uint8_t aen = enable << 6;
 157:../../core/drivers/TCS3472/src/TCS3472.c ****     aen = aen >> 7; // gets AEN (bit 1) from ENABLE register byte
 158:../../core/drivers/TCS3472/src/TCS3472.c ****     return (uint8_t)aen;
 159:../../core/drivers/TCS3472/src/TCS3472.c **** }
 753              		.loc 1 159 0
 754 0008 C0F34000 		ubfx	r0, r0, #1, #1
 755              	.LVL67:
 756 000c 08BD     		pop	{r3, pc}
 757              		.cfi_endproc
 758              	.LFE148:
 760              		.section	.text.enablePowerAndRGBC,"ax",%progbits
 761              		.align	1
 762              		.global	enablePowerAndRGBC
 763              		.syntax unified
 764              		.thumb
 765              		.thumb_func
 766              		.fpu fpv4-sp-d16
 768              	enablePowerAndRGBC:
 769              	.LFB149:
 160:../../core/drivers/TCS3472/src/TCS3472.c **** 
 161:../../core/drivers/TCS3472/src/TCS3472.c **** int  enablePowerAndRGBC(){
 770              		.loc 1 161 0
 771              		.cfi_startproc
 772              		@ args = 0, pretend = 0, frame = 0
 773              		@ frame_needed = 0, uses_anonymous_args = 0
 774 0000 08B5     		push	{r3, lr}
 775              	.LCFI37:
 776              		.cfi_def_cfa_offset 8
 777              		.cfi_offset 3, -8
 778              		.cfi_offset 14, -4
 162:../../core/drivers/TCS3472/src/TCS3472.c ****     uint8_t enable_old = readSingleRegister( ENABLE );
 779              		.loc 1 162 0
 780 0002 0020     		movs	r0, #0
 781 0004 FFF7FEFF 		bl	readSingleRegister
 782              	.LVL68:
 163:../../core/drivers/TCS3472/src/TCS3472.c ****     uint8_t enable_new = enable_old | 3; // sets PON (bit 0) and AEN (bit 1) to 1
ARM GAS  /tmp/ccu9M1g2.s 			page 17


 783              		.loc 1 163 0
 784 0008 40F00301 		orr	r1, r0, #3
 785              	.LVL69:
 164:../../core/drivers/TCS3472/src/TCS3472.c ****     int ack = writeSingleRegister( ENABLE, enable_new );
 786              		.loc 1 164 0
 787 000c C9B2     		uxtb	r1, r1
 788 000e 0020     		movs	r0, #0
 789              	.LVL70:
 790 0010 FFF7FEFF 		bl	writeSingleRegister
 791              	.LVL71:
 165:../../core/drivers/TCS3472/src/TCS3472.c ****     return ack;
 166:../../core/drivers/TCS3472/src/TCS3472.c **** }
 792              		.loc 1 166 0
 793 0014 08BD     		pop	{r3, pc}
 794              		.cfi_endproc
 795              	.LFE149:
 797              		.section	.text.disablePowerAndRGBC,"ax",%progbits
 798              		.align	1
 799              		.global	disablePowerAndRGBC
 800              		.syntax unified
 801              		.thumb
 802              		.thumb_func
 803              		.fpu fpv4-sp-d16
 805              	disablePowerAndRGBC:
 806              	.LFB150:
 167:../../core/drivers/TCS3472/src/TCS3472.c **** 
 168:../../core/drivers/TCS3472/src/TCS3472.c **** int  disablePowerAndRGBC(){
 807              		.loc 1 168 0
 808              		.cfi_startproc
 809              		@ args = 0, pretend = 0, frame = 0
 810              		@ frame_needed = 0, uses_anonymous_args = 0
 811 0000 08B5     		push	{r3, lr}
 812              	.LCFI38:
 813              		.cfi_def_cfa_offset 8
 814              		.cfi_offset 3, -8
 815              		.cfi_offset 14, -4
 169:../../core/drivers/TCS3472/src/TCS3472.c ****     uint8_t enable_old = readSingleRegister( ENABLE );
 816              		.loc 1 169 0
 817 0002 0020     		movs	r0, #0
 818 0004 FFF7FEFF 		bl	readSingleRegister
 819              	.LVL72:
 170:../../core/drivers/TCS3472/src/TCS3472.c ****     uint8_t enable_new = enable_old & 252; // sets PON (bit 0) and AEN (bit 1) to 0
 171:../../core/drivers/TCS3472/src/TCS3472.c ****     int ack = writeSingleRegister( ENABLE, enable_new );
 820              		.loc 1 171 0
 821 0008 00F0FC01 		and	r1, r0, #252
 822 000c 0020     		movs	r0, #0
 823              	.LVL73:
 824 000e FFF7FEFF 		bl	writeSingleRegister
 825              	.LVL74:
 172:../../core/drivers/TCS3472/src/TCS3472.c ****     return ack;
 173:../../core/drivers/TCS3472/src/TCS3472.c **** }
 826              		.loc 1 173 0
 827 0012 08BD     		pop	{r3, pc}
 828              		.cfi_endproc
 829              	.LFE150:
 831              		.section	.text.enableWait,"ax",%progbits
 832              		.align	1
ARM GAS  /tmp/ccu9M1g2.s 			page 18


 833              		.global	enableWait
 834              		.syntax unified
 835              		.thumb
 836              		.thumb_func
 837              		.fpu fpv4-sp-d16
 839              	enableWait:
 840              	.LFB151:
 174:../../core/drivers/TCS3472/src/TCS3472.c **** 
 175:../../core/drivers/TCS3472/src/TCS3472.c **** int  enableWait(){
 841              		.loc 1 175 0
 842              		.cfi_startproc
 843              		@ args = 0, pretend = 0, frame = 0
 844              		@ frame_needed = 0, uses_anonymous_args = 0
 845 0000 08B5     		push	{r3, lr}
 846              	.LCFI39:
 847              		.cfi_def_cfa_offset 8
 848              		.cfi_offset 3, -8
 849              		.cfi_offset 14, -4
 176:../../core/drivers/TCS3472/src/TCS3472.c ****     uint8_t enable_old = readSingleRegister( ENABLE );
 850              		.loc 1 176 0
 851 0002 0020     		movs	r0, #0
 852 0004 FFF7FEFF 		bl	readSingleRegister
 853              	.LVL75:
 177:../../core/drivers/TCS3472/src/TCS3472.c ****     uint8_t enable_new = enable_old | 8; // sets WEN (bit 3) to 1
 854              		.loc 1 177 0
 855 0008 40F00801 		orr	r1, r0, #8
 856              	.LVL76:
 178:../../core/drivers/TCS3472/src/TCS3472.c ****     int ack = writeSingleRegister( ENABLE, enable_new );
 857              		.loc 1 178 0
 858 000c C9B2     		uxtb	r1, r1
 859 000e 0020     		movs	r0, #0
 860              	.LVL77:
 861 0010 FFF7FEFF 		bl	writeSingleRegister
 862              	.LVL78:
 179:../../core/drivers/TCS3472/src/TCS3472.c ****     return ack;
 180:../../core/drivers/TCS3472/src/TCS3472.c **** }
 863              		.loc 1 180 0
 864 0014 08BD     		pop	{r3, pc}
 865              		.cfi_endproc
 866              	.LFE151:
 868              		.section	.text.disableWait,"ax",%progbits
 869              		.align	1
 870              		.global	disableWait
 871              		.syntax unified
 872              		.thumb
 873              		.thumb_func
 874              		.fpu fpv4-sp-d16
 876              	disableWait:
 877              	.LFB152:
 181:../../core/drivers/TCS3472/src/TCS3472.c **** 
 182:../../core/drivers/TCS3472/src/TCS3472.c **** int  disableWait(){
 878              		.loc 1 182 0
 879              		.cfi_startproc
 880              		@ args = 0, pretend = 0, frame = 0
 881              		@ frame_needed = 0, uses_anonymous_args = 0
 882 0000 08B5     		push	{r3, lr}
 883              	.LCFI40:
ARM GAS  /tmp/ccu9M1g2.s 			page 19


 884              		.cfi_def_cfa_offset 8
 885              		.cfi_offset 3, -8
 886              		.cfi_offset 14, -4
 183:../../core/drivers/TCS3472/src/TCS3472.c ****     uint8_t enable_old = readSingleRegister( ENABLE );
 887              		.loc 1 183 0
 888 0002 0020     		movs	r0, #0
 889 0004 FFF7FEFF 		bl	readSingleRegister
 890              	.LVL79:
 184:../../core/drivers/TCS3472/src/TCS3472.c ****     uint8_t enable_new = enable_old & 247; // sets WEN (bit 3) to 0
 185:../../core/drivers/TCS3472/src/TCS3472.c ****     int ack = writeSingleRegister( ENABLE, enable_new );
 891              		.loc 1 185 0
 892 0008 00F0F701 		and	r1, r0, #247
 893 000c 0020     		movs	r0, #0
 894              	.LVL80:
 895 000e FFF7FEFF 		bl	writeSingleRegister
 896              	.LVL81:
 186:../../core/drivers/TCS3472/src/TCS3472.c ****     return ack;
 187:../../core/drivers/TCS3472/src/TCS3472.c **** }
 897              		.loc 1 187 0
 898 0012 08BD     		pop	{r3, pc}
 899              		.cfi_endproc
 900              	.LFE152:
 902              		.section	.text.isWaitEnabled,"ax",%progbits
 903              		.align	1
 904              		.global	isWaitEnabled
 905              		.syntax unified
 906              		.thumb
 907              		.thumb_func
 908              		.fpu fpv4-sp-d16
 910              	isWaitEnabled:
 911              	.LFB153:
 188:../../core/drivers/TCS3472/src/TCS3472.c **** 
 189:../../core/drivers/TCS3472/src/TCS3472.c **** uint8_t  isWaitEnabled(){
 912              		.loc 1 189 0
 913              		.cfi_startproc
 914              		@ args = 0, pretend = 0, frame = 0
 915              		@ frame_needed = 0, uses_anonymous_args = 0
 916 0000 08B5     		push	{r3, lr}
 917              	.LCFI41:
 918              		.cfi_def_cfa_offset 8
 919              		.cfi_offset 3, -8
 920              		.cfi_offset 14, -4
 190:../../core/drivers/TCS3472/src/TCS3472.c ****     uint8_t enable = readSingleRegister( ENABLE );
 921              		.loc 1 190 0
 922 0002 0020     		movs	r0, #0
 923 0004 FFF7FEFF 		bl	readSingleRegister
 924              	.LVL82:
 191:../../core/drivers/TCS3472/src/TCS3472.c ****     uint8_t wen = enable << 4;
 192:../../core/drivers/TCS3472/src/TCS3472.c ****     wen = wen >> 7; // gets WEN (bit 3) from ENABLE register byte
 193:../../core/drivers/TCS3472/src/TCS3472.c ****     return (uint8_t)wen;
 194:../../core/drivers/TCS3472/src/TCS3472.c **** }
 925              		.loc 1 194 0
 926 0008 C0F3C000 		ubfx	r0, r0, #3, #1
 927              	.LVL83:
 928 000c 08BD     		pop	{r3, pc}
 929              		.cfi_endproc
 930              	.LFE153:
ARM GAS  /tmp/ccu9M1g2.s 			page 20


 932              		.section	.text.enableInterrupt,"ax",%progbits
 933              		.align	1
 934              		.global	enableInterrupt
 935              		.syntax unified
 936              		.thumb
 937              		.thumb_func
 938              		.fpu fpv4-sp-d16
 940              	enableInterrupt:
 941              	.LFB154:
 195:../../core/drivers/TCS3472/src/TCS3472.c **** 
 196:../../core/drivers/TCS3472/src/TCS3472.c **** int  enableInterrupt(){
 942              		.loc 1 196 0
 943              		.cfi_startproc
 944              		@ args = 0, pretend = 0, frame = 0
 945              		@ frame_needed = 0, uses_anonymous_args = 0
 946 0000 08B5     		push	{r3, lr}
 947              	.LCFI42:
 948              		.cfi_def_cfa_offset 8
 949              		.cfi_offset 3, -8
 950              		.cfi_offset 14, -4
 197:../../core/drivers/TCS3472/src/TCS3472.c ****     uint8_t enable_old = readSingleRegister( ENABLE );
 951              		.loc 1 197 0
 952 0002 0020     		movs	r0, #0
 953 0004 FFF7FEFF 		bl	readSingleRegister
 954              	.LVL84:
 198:../../core/drivers/TCS3472/src/TCS3472.c ****     uint8_t enable_new = enable_old | 16; // sets AIEN (bit 4) to 1
 955              		.loc 1 198 0
 956 0008 40F01001 		orr	r1, r0, #16
 957              	.LVL85:
 199:../../core/drivers/TCS3472/src/TCS3472.c ****     int ack = writeSingleRegister( ENABLE, enable_new );
 958              		.loc 1 199 0
 959 000c C9B2     		uxtb	r1, r1
 960 000e 0020     		movs	r0, #0
 961              	.LVL86:
 962 0010 FFF7FEFF 		bl	writeSingleRegister
 963              	.LVL87:
 200:../../core/drivers/TCS3472/src/TCS3472.c ****     return ack;
 201:../../core/drivers/TCS3472/src/TCS3472.c **** }
 964              		.loc 1 201 0
 965 0014 08BD     		pop	{r3, pc}
 966              		.cfi_endproc
 967              	.LFE154:
 969              		.section	.text.disableInterrupt,"ax",%progbits
 970              		.align	1
 971              		.global	disableInterrupt
 972              		.syntax unified
 973              		.thumb
 974              		.thumb_func
 975              		.fpu fpv4-sp-d16
 977              	disableInterrupt:
 978              	.LFB155:
 202:../../core/drivers/TCS3472/src/TCS3472.c **** 
 203:../../core/drivers/TCS3472/src/TCS3472.c **** int  disableInterrupt(){
 979              		.loc 1 203 0
 980              		.cfi_startproc
 981              		@ args = 0, pretend = 0, frame = 0
 982              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /tmp/ccu9M1g2.s 			page 21


 983 0000 08B5     		push	{r3, lr}
 984              	.LCFI43:
 985              		.cfi_def_cfa_offset 8
 986              		.cfi_offset 3, -8
 987              		.cfi_offset 14, -4
 204:../../core/drivers/TCS3472/src/TCS3472.c ****     uint8_t enable_old = readSingleRegister( ENABLE );
 988              		.loc 1 204 0
 989 0002 0020     		movs	r0, #0
 990 0004 FFF7FEFF 		bl	readSingleRegister
 991              	.LVL88:
 205:../../core/drivers/TCS3472/src/TCS3472.c ****     uint8_t enable_new = enable_old & 239; // sets AIEN (bit 4) to 0
 206:../../core/drivers/TCS3472/src/TCS3472.c ****     int ack = writeSingleRegister( ENABLE, enable_new );
 992              		.loc 1 206 0
 993 0008 00F0EF01 		and	r1, r0, #239
 994 000c 0020     		movs	r0, #0
 995              	.LVL89:
 996 000e FFF7FEFF 		bl	writeSingleRegister
 997              	.LVL90:
 207:../../core/drivers/TCS3472/src/TCS3472.c ****     return ack;
 208:../../core/drivers/TCS3472/src/TCS3472.c **** }
 998              		.loc 1 208 0
 999 0012 08BD     		pop	{r3, pc}
 1000              		.cfi_endproc
 1001              	.LFE155:
 1003              		.section	.text.isInterruptEnabled,"ax",%progbits
 1004              		.align	1
 1005              		.global	isInterruptEnabled
 1006              		.syntax unified
 1007              		.thumb
 1008              		.thumb_func
 1009              		.fpu fpv4-sp-d16
 1011              	isInterruptEnabled:
 1012              	.LFB156:
 209:../../core/drivers/TCS3472/src/TCS3472.c **** 
 210:../../core/drivers/TCS3472/src/TCS3472.c **** uint8_t  isInterruptEnabled(){
 1013              		.loc 1 210 0
 1014              		.cfi_startproc
 1015              		@ args = 0, pretend = 0, frame = 0
 1016              		@ frame_needed = 0, uses_anonymous_args = 0
 1017 0000 08B5     		push	{r3, lr}
 1018              	.LCFI44:
 1019              		.cfi_def_cfa_offset 8
 1020              		.cfi_offset 3, -8
 1021              		.cfi_offset 14, -4
 211:../../core/drivers/TCS3472/src/TCS3472.c ****     uint8_t enable = readSingleRegister( ENABLE );
 1022              		.loc 1 211 0
 1023 0002 0020     		movs	r0, #0
 1024 0004 FFF7FEFF 		bl	readSingleRegister
 1025              	.LVL91:
 212:../../core/drivers/TCS3472/src/TCS3472.c ****     uint8_t aien = enable << 3;
 213:../../core/drivers/TCS3472/src/TCS3472.c ****     aien = aien >> 7; // gets AIEN (bit 4) from ENABLE register byte
 214:../../core/drivers/TCS3472/src/TCS3472.c ****     return (uint8_t)aien;
 215:../../core/drivers/TCS3472/src/TCS3472.c **** }
 1026              		.loc 1 215 0
 1027 0008 C0F30010 		ubfx	r0, r0, #4, #1
 1028              	.LVL92:
 1029 000c 08BD     		pop	{r3, pc}
ARM GAS  /tmp/ccu9M1g2.s 			page 22


 1030              		.cfi_endproc
 1031              	.LFE156:
 1033              		.global	__aeabi_i2d
 1034              		.global	__aeabi_dmul
 1035              		.global	__aeabi_d2f
 1036              		.section	.text.readIntegrationTime,"ax",%progbits
 1037              		.align	1
 1038              		.global	readIntegrationTime
 1039              		.syntax unified
 1040              		.thumb
 1041              		.thumb_func
 1042              		.fpu fpv4-sp-d16
 1044              	readIntegrationTime:
 1045              	.LFB158:
 216:../../core/drivers/TCS3472/src/TCS3472.c **** 
 217:../../core/drivers/TCS3472/src/TCS3472.c **** int  setIntegrationTime( const float itime ){
 218:../../core/drivers/TCS3472/src/TCS3472.c ****     uint8_t atime = 256 - roundTowardsZero( itime / 2.4 ); // rounding ensures nearest value of ati
 219:../../core/drivers/TCS3472/src/TCS3472.c ****     int ack = writeSingleRegister( ATIME, atime );
 220:../../core/drivers/TCS3472/src/TCS3472.c ****     return ack;
 221:../../core/drivers/TCS3472/src/TCS3472.c **** }
 222:../../core/drivers/TCS3472/src/TCS3472.c **** 
 223:../../core/drivers/TCS3472/src/TCS3472.c **** float  readIntegrationTime(){
 1046              		.loc 1 223 0
 1047              		.cfi_startproc
 1048              		@ args = 0, pretend = 0, frame = 0
 1049              		@ frame_needed = 0, uses_anonymous_args = 0
 1050 0000 08B5     		push	{r3, lr}
 1051              	.LCFI45:
 1052              		.cfi_def_cfa_offset 8
 1053              		.cfi_offset 3, -8
 1054              		.cfi_offset 14, -4
 1055              	.LVL93:
 224:../../core/drivers/TCS3472/src/TCS3472.c ****     float itime = 0;
 225:../../core/drivers/TCS3472/src/TCS3472.c ****     uint8_t atime = readSingleRegister( ATIME );
 1056              		.loc 1 225 0
 1057 0002 0120     		movs	r0, #1
 1058 0004 FFF7FEFF 		bl	readSingleRegister
 1059              	.LVL94:
 226:../../core/drivers/TCS3472/src/TCS3472.c ****     itime = 2.4 * ( 256 - atime );
 1060              		.loc 1 226 0
 1061 0008 C0F58070 		rsb	r0, r0, #256
 1062              	.LVL95:
 1063 000c FFF7FEFF 		bl	__aeabi_i2d
 1064              	.LVL96:
 1065 0010 05A3     		adr	r3, .L59
 1066 0012 D3E90023 		ldrd	r2, [r3]
 1067 0016 FFF7FEFF 		bl	__aeabi_dmul
 1068              	.LVL97:
 1069 001a FFF7FEFF 		bl	__aeabi_d2f
 1070              	.LVL98:
 227:../../core/drivers/TCS3472/src/TCS3472.c ****     return itime;
 228:../../core/drivers/TCS3472/src/TCS3472.c **** }
 1071              		.loc 1 228 0
 1072 001e 00EE100A 		vmov	s0, r0
 1073 0022 08BD     		pop	{r3, pc}
 1074              	.L60:
 1075 0024 AFF30080 		.align	3
ARM GAS  /tmp/ccu9M1g2.s 			page 23


 1076              	.L59:
 1077 0028 33333333 		.word	858993459
 1078 002c 33330340 		.word	1073951539
 1079              		.cfi_endproc
 1080              	.LFE158:
 1082              		.section	.text.readWaitTime,"ax",%progbits
 1083              		.align	1
 1084              		.global	readWaitTime
 1085              		.syntax unified
 1086              		.thumb
 1087              		.thumb_func
 1088              		.fpu fpv4-sp-d16
 1090              	readWaitTime:
 1091              	.LFB160:
 229:../../core/drivers/TCS3472/src/TCS3472.c **** 
 230:../../core/drivers/TCS3472/src/TCS3472.c **** int  setWaitTime( const float time ){
 231:../../core/drivers/TCS3472/src/TCS3472.c ****     int ack = 1;
 232:../../core/drivers/TCS3472/src/TCS3472.c ****     uint8_t wtime = 0;
 233:../../core/drivers/TCS3472/src/TCS3472.c ****     if ( time >= 2.39 && time <= 614.4 ){ // 2.39 instead of 2.4 to allow for float accuracy errors
 234:../../core/drivers/TCS3472/src/TCS3472.c ****         ack = writeSingleRegister( CONFIG, 0 ); // sets WLONG to 0
 235:../../core/drivers/TCS3472/src/TCS3472.c ****         wtime = 256 - roundTowardsZero( time / 2.4 );
 236:../../core/drivers/TCS3472/src/TCS3472.c ****     }
 237:../../core/drivers/TCS3472/src/TCS3472.c ****     else if ( time > 614.4 && time <= 7400.1 ){ // 7400.1 instead of 7400 to allow for float accura
 238:../../core/drivers/TCS3472/src/TCS3472.c ****         ack = writeSingleRegister( CONFIG, 2 ); // sets WLONG to 1
 239:../../core/drivers/TCS3472/src/TCS3472.c ****         wtime = 256 - roundTowardsZero( time / 28.8 );
 240:../../core/drivers/TCS3472/src/TCS3472.c ****     }
 241:../../core/drivers/TCS3472/src/TCS3472.c ****     ack = ack || writeSingleRegister( WTIME, wtime );
 242:../../core/drivers/TCS3472/src/TCS3472.c ****     return ack;
 243:../../core/drivers/TCS3472/src/TCS3472.c **** }
 244:../../core/drivers/TCS3472/src/TCS3472.c **** 
 245:../../core/drivers/TCS3472/src/TCS3472.c **** float  readWaitTime(){
 1092              		.loc 1 245 0
 1093              		.cfi_startproc
 1094              		@ args = 0, pretend = 0, frame = 0
 1095              		@ frame_needed = 0, uses_anonymous_args = 0
 1096 0000 10B5     		push	{r4, lr}
 1097              	.LCFI46:
 1098              		.cfi_def_cfa_offset 8
 1099              		.cfi_offset 4, -8
 1100              		.cfi_offset 14, -4
 1101              	.LVL99:
 246:../../core/drivers/TCS3472/src/TCS3472.c ****     float time = 0;
 247:../../core/drivers/TCS3472/src/TCS3472.c ****     uint8_t wtime = readSingleRegister( WTIME );
 1102              		.loc 1 247 0
 1103 0002 0320     		movs	r0, #3
 1104 0004 FFF7FEFF 		bl	readSingleRegister
 1105              	.LVL100:
 1106 0008 0446     		mov	r4, r0
 1107              	.LVL101:
 248:../../core/drivers/TCS3472/src/TCS3472.c ****     uint8_t config = readSingleRegister( CONFIG );
 1108              		.loc 1 248 0
 1109 000a 0D20     		movs	r0, #13
 1110 000c FFF7FEFF 		bl	readSingleRegister
 1111              	.LVL102:
 249:../../core/drivers/TCS3472/src/TCS3472.c ****     int wlong = ( config << 6 ) >> 7; // gets WLONG (bit 1) from CONFIG register byte
 1112              		.loc 1 249 0
 1113 0010 40F35800 		sbfx	r0, r0, #1, #25
ARM GAS  /tmp/ccu9M1g2.s 			page 24


 1114              	.LVL103:
 250:../../core/drivers/TCS3472/src/TCS3472.c ****     if ( wlong == 0 ){
 1115              		.loc 1 250 0
 1116 0014 20B1     		cbz	r0, .L66
 251:../../core/drivers/TCS3472/src/TCS3472.c ****         time = 2.4 * ( 256 - wtime );
 252:../../core/drivers/TCS3472/src/TCS3472.c ****     }
 253:../../core/drivers/TCS3472/src/TCS3472.c ****     else if ( wlong == 1 ){
 1117              		.loc 1 253 0
 1118 0016 0128     		cmp	r0, #1
 1119 0018 10D0     		beq	.L67
 246:../../core/drivers/TCS3472/src/TCS3472.c ****     uint8_t wtime = readSingleRegister( WTIME );
 1120              		.loc 1 246 0
 1121 001a 9FED130A 		vldr.32	s0, .L68+16
 254:../../core/drivers/TCS3472/src/TCS3472.c ****         time = 28.8 * ( 256 - wtime ); // 28.8 = 2.4 * 12
 255:../../core/drivers/TCS3472/src/TCS3472.c ****     }
 256:../../core/drivers/TCS3472/src/TCS3472.c ****     return time;
 1122              		.loc 1 256 0
 1123 001e 0CE0     		b	.L61
 1124              	.L66:
 251:../../core/drivers/TCS3472/src/TCS3472.c ****     }
 1125              		.loc 1 251 0
 1126 0020 C4F58070 		rsb	r0, r4, #256
 1127              	.LVL104:
 1128 0024 FFF7FEFF 		bl	__aeabi_i2d
 1129              	.LVL105:
 1130 0028 0BA3     		adr	r3, .L68
 1131 002a D3E90023 		ldrd	r2, [r3]
 1132 002e FFF7FEFF 		bl	__aeabi_dmul
 1133              	.LVL106:
 1134 0032 FFF7FEFF 		bl	__aeabi_d2f
 1135              	.LVL107:
 1136 0036 00EE100A 		vmov	s0, r0
 1137              	.LVL108:
 1138              	.L61:
 257:../../core/drivers/TCS3472/src/TCS3472.c **** }
 1139              		.loc 1 257 0
 1140 003a 10BD     		pop	{r4, pc}
 1141              	.LVL109:
 1142              	.L67:
 254:../../core/drivers/TCS3472/src/TCS3472.c ****         time = 28.8 * ( 256 - wtime ); // 28.8 = 2.4 * 12
 1143              		.loc 1 254 0
 1144 003c C4F58070 		rsb	r0, r4, #256
 1145              	.LVL110:
 1146 0040 FFF7FEFF 		bl	__aeabi_i2d
 1147              	.LVL111:
 1148 0044 06A3     		adr	r3, .L68+8
 1149 0046 D3E90023 		ldrd	r2, [r3]
 1150 004a FFF7FEFF 		bl	__aeabi_dmul
 1151              	.LVL112:
 1152 004e FFF7FEFF 		bl	__aeabi_d2f
 1153              	.LVL113:
 1154 0052 00EE100A 		vmov	s0, r0
 1155              	.LVL114:
 1156 0056 F0E7     		b	.L61
 1157              	.L69:
 1158              		.align	3
 1159              	.L68:
ARM GAS  /tmp/ccu9M1g2.s 			page 25


 1160 0058 33333333 		.word	858993459
 1161 005c 33330340 		.word	1073951539
 1162 0060 CDCCCCCC 		.word	3435973837
 1163 0064 CCCC3C40 		.word	1077726412
 1164 0068 00000000 		.word	0
 1165              		.cfi_endproc
 1166              	.LFE160:
 1168              		.section	.text.readEnableRegister,"ax",%progbits
 1169              		.align	1
 1170              		.global	readEnableRegister
 1171              		.syntax unified
 1172              		.thumb
 1173              		.thumb_func
 1174              		.fpu fpv4-sp-d16
 1176              	readEnableRegister:
 1177              	.LFB161:
 258:../../core/drivers/TCS3472/src/TCS3472.c **** 
 259:../../core/drivers/TCS3472/src/TCS3472.c **** uint8_t  readEnableRegister(){
 1178              		.loc 1 259 0
 1179              		.cfi_startproc
 1180              		@ args = 0, pretend = 0, frame = 0
 1181              		@ frame_needed = 0, uses_anonymous_args = 0
 1182 0000 08B5     		push	{r3, lr}
 1183              	.LCFI47:
 1184              		.cfi_def_cfa_offset 8
 1185              		.cfi_offset 3, -8
 1186              		.cfi_offset 14, -4
 260:../../core/drivers/TCS3472/src/TCS3472.c ****     return readSingleRegister( ENABLE );
 1187              		.loc 1 260 0
 1188 0002 0020     		movs	r0, #0
 1189 0004 FFF7FEFF 		bl	readSingleRegister
 1190              	.LVL115:
 261:../../core/drivers/TCS3472/src/TCS3472.c **** }
 1191              		.loc 1 261 0
 1192 0008 08BD     		pop	{r3, pc}
 1193              		.cfi_endproc
 1194              	.LFE161:
 1196              		.section	.text.readLowInterruptThreshold,"ax",%progbits
 1197              		.align	1
 1198              		.global	readLowInterruptThreshold
 1199              		.syntax unified
 1200              		.thumb
 1201              		.thumb_func
 1202              		.fpu fpv4-sp-d16
 1204              	readLowInterruptThreshold:
 1205              	.LFB162:
 262:../../core/drivers/TCS3472/src/TCS3472.c **** 
 263:../../core/drivers/TCS3472/src/TCS3472.c **** int  readLowInterruptThreshold(){
 1206              		.loc 1 263 0
 1207              		.cfi_startproc
 1208              		@ args = 0, pretend = 0, frame = 8
 1209              		@ frame_needed = 0, uses_anonymous_args = 0
 1210 0000 00B5     		push	{lr}
 1211              	.LCFI48:
 1212              		.cfi_def_cfa_offset 4
 1213              		.cfi_offset 14, -4
 1214 0002 83B0     		sub	sp, sp, #12
ARM GAS  /tmp/ccu9M1g2.s 			page 26


 1215              	.LCFI49:
 1216              		.cfi_def_cfa_offset 16
 264:../../core/drivers/TCS3472/src/TCS3472.c ****     uint8_t buffer[2] = { 0 };
 1217              		.loc 1 264 0
 1218 0004 02A9     		add	r1, sp, #8
 1219 0006 0023     		movs	r3, #0
 1220 0008 21F8043D 		strh	r3, [r1, #-4]!	@ movhi
 265:../../core/drivers/TCS3472/src/TCS3472.c ****     readMultipleRegisters( AILTL, buffer, 2 );
 1221              		.loc 1 265 0
 1222 000c 0222     		movs	r2, #2
 1223 000e 0420     		movs	r0, #4
 1224 0010 FFF7FEFF 		bl	readMultipleRegisters
 1225              	.LVL116:
 266:../../core/drivers/TCS3472/src/TCS3472.c ****     int reading = (int)buffer[1] << 8 | (int)buffer[0];
 1226              		.loc 1 266 0
 1227 0014 9DF80500 		ldrb	r0, [sp, #5]	@ zero_extendqisi2
 1228 0018 9DF80430 		ldrb	r3, [sp, #4]	@ zero_extendqisi2
 1229              	.LVL117:
 267:../../core/drivers/TCS3472/src/TCS3472.c ****     return reading;
 268:../../core/drivers/TCS3472/src/TCS3472.c **** }
 1230              		.loc 1 268 0
 1231 001c 43EA0020 		orr	r0, r3, r0, lsl #8
 1232              	.LVL118:
 1233 0020 03B0     		add	sp, sp, #12
 1234              	.LCFI50:
 1235              		.cfi_def_cfa_offset 4
 1236              		@ sp needed
 1237 0022 5DF804FB 		ldr	pc, [sp], #4
 1238              		.cfi_endproc
 1239              	.LFE162:
 1241              		.section	.text.readHighInterruptThreshold,"ax",%progbits
 1242              		.align	1
 1243              		.global	readHighInterruptThreshold
 1244              		.syntax unified
 1245              		.thumb
 1246              		.thumb_func
 1247              		.fpu fpv4-sp-d16
 1249              	readHighInterruptThreshold:
 1250              	.LFB163:
 269:../../core/drivers/TCS3472/src/TCS3472.c **** 
 270:../../core/drivers/TCS3472/src/TCS3472.c **** int  readHighInterruptThreshold(){
 1251              		.loc 1 270 0
 1252              		.cfi_startproc
 1253              		@ args = 0, pretend = 0, frame = 8
 1254              		@ frame_needed = 0, uses_anonymous_args = 0
 1255 0000 00B5     		push	{lr}
 1256              	.LCFI51:
 1257              		.cfi_def_cfa_offset 4
 1258              		.cfi_offset 14, -4
 1259 0002 83B0     		sub	sp, sp, #12
 1260              	.LCFI52:
 1261              		.cfi_def_cfa_offset 16
 271:../../core/drivers/TCS3472/src/TCS3472.c ****     uint8_t buffer[2] = { 0 };
 1262              		.loc 1 271 0
 1263 0004 02A9     		add	r1, sp, #8
 1264 0006 0023     		movs	r3, #0
 1265 0008 21F8043D 		strh	r3, [r1, #-4]!	@ movhi
ARM GAS  /tmp/ccu9M1g2.s 			page 27


 272:../../core/drivers/TCS3472/src/TCS3472.c ****     readMultipleRegisters( AIHTL, buffer, 2 );
 1266              		.loc 1 272 0
 1267 000c 0222     		movs	r2, #2
 1268 000e 0620     		movs	r0, #6
 1269 0010 FFF7FEFF 		bl	readMultipleRegisters
 1270              	.LVL119:
 273:../../core/drivers/TCS3472/src/TCS3472.c ****     int reading = (int)buffer[1] << 8 | (int)buffer[0];
 1271              		.loc 1 273 0
 1272 0014 9DF80500 		ldrb	r0, [sp, #5]	@ zero_extendqisi2
 1273 0018 9DF80430 		ldrb	r3, [sp, #4]	@ zero_extendqisi2
 1274              	.LVL120:
 274:../../core/drivers/TCS3472/src/TCS3472.c ****     return reading;
 275:../../core/drivers/TCS3472/src/TCS3472.c **** }
 1275              		.loc 1 275 0
 1276 001c 43EA0020 		orr	r0, r3, r0, lsl #8
 1277              	.LVL121:
 1278 0020 03B0     		add	sp, sp, #12
 1279              	.LCFI53:
 1280              		.cfi_def_cfa_offset 4
 1281              		@ sp needed
 1282 0022 5DF804FB 		ldr	pc, [sp], #4
 1283              		.cfi_endproc
 1284              	.LFE163:
 1286              		.section	.text.setLowInterruptThreshold,"ax",%progbits
 1287              		.align	1
 1288              		.global	setLowInterruptThreshold
 1289              		.syntax unified
 1290              		.thumb
 1291              		.thumb_func
 1292              		.fpu fpv4-sp-d16
 1294              	setLowInterruptThreshold:
 1295              	.LFB164:
 276:../../core/drivers/TCS3472/src/TCS3472.c **** 
 277:../../core/drivers/TCS3472/src/TCS3472.c **** int  setLowInterruptThreshold( const int threshold ){
 1296              		.loc 1 277 0
 1297              		.cfi_startproc
 1298              		@ args = 0, pretend = 0, frame = 8
 1299              		@ frame_needed = 0, uses_anonymous_args = 0
 1300              	.LVL122:
 1301 0000 00B5     		push	{lr}
 1302              	.LCFI54:
 1303              		.cfi_def_cfa_offset 4
 1304              		.cfi_offset 14, -4
 1305 0002 83B0     		sub	sp, sp, #12
 1306              	.LCFI55:
 1307              		.cfi_def_cfa_offset 16
 278:../../core/drivers/TCS3472/src/TCS3472.c ****     uint8_t threshold_bytes[2];
 279:../../core/drivers/TCS3472/src/TCS3472.c ****     threshold_bytes[0] = threshold; // take lowest 8 bits of threshold
 1308              		.loc 1 279 0
 1309 0004 8DF80400 		strb	r0, [sp, #4]
 280:../../core/drivers/TCS3472/src/TCS3472.c ****     threshold_bytes[1] = threshold >> 8; // take highest 8 bits of threshold
 1310              		.loc 1 280 0
 1311 0008 0012     		asrs	r0, r0, #8
 1312              	.LVL123:
 1313 000a 8DF80500 		strb	r0, [sp, #5]
 281:../../core/drivers/TCS3472/src/TCS3472.c ****     int ack = writeMultipleRegisters( AILTL, threshold_bytes, 2 );
 1314              		.loc 1 281 0
ARM GAS  /tmp/ccu9M1g2.s 			page 28


 1315 000e 0222     		movs	r2, #2
 1316 0010 01A9     		add	r1, sp, #4
 1317 0012 0420     		movs	r0, #4
 1318 0014 FFF7FEFF 		bl	writeMultipleRegisters
 1319              	.LVL124:
 282:../../core/drivers/TCS3472/src/TCS3472.c ****     return ack;
 283:../../core/drivers/TCS3472/src/TCS3472.c **** }
 1320              		.loc 1 283 0
 1321 0018 03B0     		add	sp, sp, #12
 1322              	.LCFI56:
 1323              		.cfi_def_cfa_offset 4
 1324              		@ sp needed
 1325 001a 5DF804FB 		ldr	pc, [sp], #4
 1326              		.cfi_endproc
 1327              	.LFE164:
 1329              		.section	.text.setHighInterruptThreshold,"ax",%progbits
 1330              		.align	1
 1331              		.global	setHighInterruptThreshold
 1332              		.syntax unified
 1333              		.thumb
 1334              		.thumb_func
 1335              		.fpu fpv4-sp-d16
 1337              	setHighInterruptThreshold:
 1338              	.LFB165:
 284:../../core/drivers/TCS3472/src/TCS3472.c **** 
 285:../../core/drivers/TCS3472/src/TCS3472.c **** int  setHighInterruptThreshold( const int threshold ){
 1339              		.loc 1 285 0
 1340              		.cfi_startproc
 1341              		@ args = 0, pretend = 0, frame = 8
 1342              		@ frame_needed = 0, uses_anonymous_args = 0
 1343              	.LVL125:
 1344 0000 00B5     		push	{lr}
 1345              	.LCFI57:
 1346              		.cfi_def_cfa_offset 4
 1347              		.cfi_offset 14, -4
 1348 0002 83B0     		sub	sp, sp, #12
 1349              	.LCFI58:
 1350              		.cfi_def_cfa_offset 16
 286:../../core/drivers/TCS3472/src/TCS3472.c ****     uint8_t threshold_bytes[2];
 287:../../core/drivers/TCS3472/src/TCS3472.c ****     threshold_bytes[0] = threshold;
 1351              		.loc 1 287 0
 1352 0004 8DF80400 		strb	r0, [sp, #4]
 288:../../core/drivers/TCS3472/src/TCS3472.c ****     threshold_bytes[1] = threshold >> 8;
 1353              		.loc 1 288 0
 1354 0008 0012     		asrs	r0, r0, #8
 1355              	.LVL126:
 1356 000a 8DF80500 		strb	r0, [sp, #5]
 289:../../core/drivers/TCS3472/src/TCS3472.c ****     int ack = writeMultipleRegisters( AIHTL, threshold_bytes, 2 );
 1357              		.loc 1 289 0
 1358 000e 0222     		movs	r2, #2
 1359 0010 01A9     		add	r1, sp, #4
 1360 0012 0620     		movs	r0, #6
 1361 0014 FFF7FEFF 		bl	writeMultipleRegisters
 1362              	.LVL127:
 290:../../core/drivers/TCS3472/src/TCS3472.c ****     return ack;
 291:../../core/drivers/TCS3472/src/TCS3472.c **** }
 1363              		.loc 1 291 0
ARM GAS  /tmp/ccu9M1g2.s 			page 29


 1364 0018 03B0     		add	sp, sp, #12
 1365              	.LCFI59:
 1366              		.cfi_def_cfa_offset 4
 1367              		@ sp needed
 1368 001a 5DF804FB 		ldr	pc, [sp], #4
 1369              		.cfi_endproc
 1370              	.LFE165:
 1372              		.section	.text.readInterruptPersistence,"ax",%progbits
 1373              		.align	1
 1374              		.global	readInterruptPersistence
 1375              		.syntax unified
 1376              		.thumb
 1377              		.thumb_func
 1378              		.fpu fpv4-sp-d16
 1380              	readInterruptPersistence:
 1381              	.LFB166:
 292:../../core/drivers/TCS3472/src/TCS3472.c **** 
 293:../../core/drivers/TCS3472/src/TCS3472.c **** int  readInterruptPersistence(){
 1382              		.loc 1 293 0
 1383              		.cfi_startproc
 1384              		@ args = 0, pretend = 0, frame = 0
 1385              		@ frame_needed = 0, uses_anonymous_args = 0
 1386 0000 08B5     		push	{r3, lr}
 1387              	.LCFI60:
 1388              		.cfi_def_cfa_offset 8
 1389              		.cfi_offset 3, -8
 1390              		.cfi_offset 14, -4
 294:../../core/drivers/TCS3472/src/TCS3472.c ****     uint8_t pers = readSingleRegister( PERS );
 1391              		.loc 1 294 0
 1392 0002 0C20     		movs	r0, #12
 1393 0004 FFF7FEFF 		bl	readSingleRegister
 1394              	.LVL128:
 1395 0008 C0B2     		uxtb	r0, r0
 1396              	.LVL129:
 295:../../core/drivers/TCS3472/src/TCS3472.c ****     uint8_t persistence_bits = ( pers << 4 ) >> 4; // discard bits 4 to 7, keep only bits 0 to 3
 296:../../core/drivers/TCS3472/src/TCS3472.c ****     int persistence = -1;
 297:../../core/drivers/TCS3472/src/TCS3472.c ****     switch (persistence_bits){
 1397              		.loc 1 297 0
 1398 000a 0F28     		cmp	r0, #15
 1399 000c 09D8     		bhi	.L81
 1400 000e DFE800F0 		tbb	[pc, r0]
 1401              	.L83:
 1402 0012 0A       		.byte	(.L80-.L83)/2
 1403 0013 0A       		.byte	(.L80-.L83)/2
 1404 0014 0A       		.byte	(.L80-.L83)/2
 1405 0015 0A       		.byte	(.L80-.L83)/2
 1406 0016 0B       		.byte	(.L84-.L83)/2
 1407 0017 0D       		.byte	(.L85-.L83)/2
 1408 0018 0F       		.byte	(.L86-.L83)/2
 1409 0019 11       		.byte	(.L87-.L83)/2
 1410 001a 13       		.byte	(.L88-.L83)/2
 1411 001b 15       		.byte	(.L89-.L83)/2
 1412 001c 17       		.byte	(.L90-.L83)/2
 1413 001d 19       		.byte	(.L91-.L83)/2
 1414 001e 1B       		.byte	(.L92-.L83)/2
 1415 001f 1D       		.byte	(.L93-.L83)/2
 1416 0020 1F       		.byte	(.L94-.L83)/2
ARM GAS  /tmp/ccu9M1g2.s 			page 30


 1417 0021 21       		.byte	(.L95-.L83)/2
 1418              		.p2align 1
 1419              	.L81:
 296:../../core/drivers/TCS3472/src/TCS3472.c ****     switch (persistence_bits){
 1420              		.loc 1 296 0
 1421 0022 4FF0FF30 		mov	r0, #-1
 1422              	.LVL130:
 1423              	.L80:
 298:../../core/drivers/TCS3472/src/TCS3472.c ****         case 0:
 299:../../core/drivers/TCS3472/src/TCS3472.c ****             persistence = 0;
 300:../../core/drivers/TCS3472/src/TCS3472.c ****             break;
 301:../../core/drivers/TCS3472/src/TCS3472.c ****         case 1:
 302:../../core/drivers/TCS3472/src/TCS3472.c ****             persistence = 1;
 303:../../core/drivers/TCS3472/src/TCS3472.c ****             break;
 304:../../core/drivers/TCS3472/src/TCS3472.c ****         case 2:
 305:../../core/drivers/TCS3472/src/TCS3472.c ****             persistence = 2;
 306:../../core/drivers/TCS3472/src/TCS3472.c ****             break;
 307:../../core/drivers/TCS3472/src/TCS3472.c ****         case 3:
 308:../../core/drivers/TCS3472/src/TCS3472.c ****             persistence = 3;
 309:../../core/drivers/TCS3472/src/TCS3472.c ****             break;
 310:../../core/drivers/TCS3472/src/TCS3472.c ****         case 4:
 311:../../core/drivers/TCS3472/src/TCS3472.c ****             persistence = 5;
 312:../../core/drivers/TCS3472/src/TCS3472.c ****             break;
 313:../../core/drivers/TCS3472/src/TCS3472.c ****         case 5:
 314:../../core/drivers/TCS3472/src/TCS3472.c ****             persistence = 10;
 315:../../core/drivers/TCS3472/src/TCS3472.c ****             break;
 316:../../core/drivers/TCS3472/src/TCS3472.c ****         case 6:
 317:../../core/drivers/TCS3472/src/TCS3472.c ****             persistence = 15;
 318:../../core/drivers/TCS3472/src/TCS3472.c ****             break;
 319:../../core/drivers/TCS3472/src/TCS3472.c ****         case 7:
 320:../../core/drivers/TCS3472/src/TCS3472.c ****             persistence = 20;
 321:../../core/drivers/TCS3472/src/TCS3472.c ****             break;
 322:../../core/drivers/TCS3472/src/TCS3472.c ****         case 8:
 323:../../core/drivers/TCS3472/src/TCS3472.c ****             persistence = 25;
 324:../../core/drivers/TCS3472/src/TCS3472.c ****             break;
 325:../../core/drivers/TCS3472/src/TCS3472.c ****         case 9:
 326:../../core/drivers/TCS3472/src/TCS3472.c ****             persistence = 30;
 327:../../core/drivers/TCS3472/src/TCS3472.c ****             break;
 328:../../core/drivers/TCS3472/src/TCS3472.c ****         case 10:
 329:../../core/drivers/TCS3472/src/TCS3472.c ****             persistence = 35;
 330:../../core/drivers/TCS3472/src/TCS3472.c ****             break;
 331:../../core/drivers/TCS3472/src/TCS3472.c ****         case 11:
 332:../../core/drivers/TCS3472/src/TCS3472.c ****             persistence = 40;
 333:../../core/drivers/TCS3472/src/TCS3472.c ****             break;
 334:../../core/drivers/TCS3472/src/TCS3472.c ****         case 12:
 335:../../core/drivers/TCS3472/src/TCS3472.c ****             persistence = 45;
 336:../../core/drivers/TCS3472/src/TCS3472.c ****             break;
 337:../../core/drivers/TCS3472/src/TCS3472.c ****         case 13:
 338:../../core/drivers/TCS3472/src/TCS3472.c ****             persistence = 50;
 339:../../core/drivers/TCS3472/src/TCS3472.c ****             break;
 340:../../core/drivers/TCS3472/src/TCS3472.c ****         case 14:
 341:../../core/drivers/TCS3472/src/TCS3472.c ****             persistence = 55;
 342:../../core/drivers/TCS3472/src/TCS3472.c ****             break;
 343:../../core/drivers/TCS3472/src/TCS3472.c ****         case 15:
 344:../../core/drivers/TCS3472/src/TCS3472.c ****             persistence = 60;
 345:../../core/drivers/TCS3472/src/TCS3472.c ****             break;
 346:../../core/drivers/TCS3472/src/TCS3472.c ****         default:
ARM GAS  /tmp/ccu9M1g2.s 			page 31


 347:../../core/drivers/TCS3472/src/TCS3472.c ****             break;
 348:../../core/drivers/TCS3472/src/TCS3472.c ****     }
 349:../../core/drivers/TCS3472/src/TCS3472.c ****     return persistence;
 350:../../core/drivers/TCS3472/src/TCS3472.c **** }
 1424              		.loc 1 350 0
 1425 0026 08BD     		pop	{r3, pc}
 1426              	.LVL131:
 1427              	.L84:
 311:../../core/drivers/TCS3472/src/TCS3472.c ****             break;
 1428              		.loc 1 311 0
 1429 0028 0520     		movs	r0, #5
 1430              	.LVL132:
 312:../../core/drivers/TCS3472/src/TCS3472.c ****         case 5:
 1431              		.loc 1 312 0
 1432 002a FCE7     		b	.L80
 1433              	.LVL133:
 1434              	.L85:
 314:../../core/drivers/TCS3472/src/TCS3472.c ****             break;
 1435              		.loc 1 314 0
 1436 002c 0A20     		movs	r0, #10
 1437              	.LVL134:
 315:../../core/drivers/TCS3472/src/TCS3472.c ****         case 6:
 1438              		.loc 1 315 0
 1439 002e FAE7     		b	.L80
 1440              	.LVL135:
 1441              	.L86:
 317:../../core/drivers/TCS3472/src/TCS3472.c ****             break;
 1442              		.loc 1 317 0
 1443 0030 0F20     		movs	r0, #15
 1444              	.LVL136:
 318:../../core/drivers/TCS3472/src/TCS3472.c ****         case 7:
 1445              		.loc 1 318 0
 1446 0032 F8E7     		b	.L80
 1447              	.LVL137:
 1448              	.L87:
 320:../../core/drivers/TCS3472/src/TCS3472.c ****             break;
 1449              		.loc 1 320 0
 1450 0034 1420     		movs	r0, #20
 1451              	.LVL138:
 321:../../core/drivers/TCS3472/src/TCS3472.c ****         case 8:
 1452              		.loc 1 321 0
 1453 0036 F6E7     		b	.L80
 1454              	.LVL139:
 1455              	.L88:
 323:../../core/drivers/TCS3472/src/TCS3472.c ****             break;
 1456              		.loc 1 323 0
 1457 0038 1920     		movs	r0, #25
 1458              	.LVL140:
 324:../../core/drivers/TCS3472/src/TCS3472.c ****         case 9:
 1459              		.loc 1 324 0
 1460 003a F4E7     		b	.L80
 1461              	.LVL141:
 1462              	.L89:
 326:../../core/drivers/TCS3472/src/TCS3472.c ****             break;
 1463              		.loc 1 326 0
 1464 003c 1E20     		movs	r0, #30
 1465              	.LVL142:
ARM GAS  /tmp/ccu9M1g2.s 			page 32


 327:../../core/drivers/TCS3472/src/TCS3472.c ****         case 10:
 1466              		.loc 1 327 0
 1467 003e F2E7     		b	.L80
 1468              	.LVL143:
 1469              	.L90:
 329:../../core/drivers/TCS3472/src/TCS3472.c ****             break;
 1470              		.loc 1 329 0
 1471 0040 2320     		movs	r0, #35
 1472              	.LVL144:
 330:../../core/drivers/TCS3472/src/TCS3472.c ****         case 11:
 1473              		.loc 1 330 0
 1474 0042 F0E7     		b	.L80
 1475              	.LVL145:
 1476              	.L91:
 332:../../core/drivers/TCS3472/src/TCS3472.c ****             break;
 1477              		.loc 1 332 0
 1478 0044 2820     		movs	r0, #40
 1479              	.LVL146:
 333:../../core/drivers/TCS3472/src/TCS3472.c ****         case 12:
 1480              		.loc 1 333 0
 1481 0046 EEE7     		b	.L80
 1482              	.LVL147:
 1483              	.L92:
 335:../../core/drivers/TCS3472/src/TCS3472.c ****             break;
 1484              		.loc 1 335 0
 1485 0048 2D20     		movs	r0, #45
 1486              	.LVL148:
 336:../../core/drivers/TCS3472/src/TCS3472.c ****         case 13:
 1487              		.loc 1 336 0
 1488 004a ECE7     		b	.L80
 1489              	.LVL149:
 1490              	.L93:
 338:../../core/drivers/TCS3472/src/TCS3472.c ****             break;
 1491              		.loc 1 338 0
 1492 004c 3220     		movs	r0, #50
 1493              	.LVL150:
 339:../../core/drivers/TCS3472/src/TCS3472.c ****         case 14:
 1494              		.loc 1 339 0
 1495 004e EAE7     		b	.L80
 1496              	.LVL151:
 1497              	.L94:
 341:../../core/drivers/TCS3472/src/TCS3472.c ****             break;
 1498              		.loc 1 341 0
 1499 0050 3720     		movs	r0, #55
 1500              	.LVL152:
 342:../../core/drivers/TCS3472/src/TCS3472.c ****         case 15:
 1501              		.loc 1 342 0
 1502 0052 E8E7     		b	.L80
 1503              	.LVL153:
 1504              	.L95:
 344:../../core/drivers/TCS3472/src/TCS3472.c ****             break;
 1505              		.loc 1 344 0
 1506 0054 3C20     		movs	r0, #60
 1507              	.LVL154:
 349:../../core/drivers/TCS3472/src/TCS3472.c **** }
 1508              		.loc 1 349 0
 1509 0056 E6E7     		b	.L80
ARM GAS  /tmp/ccu9M1g2.s 			page 33


 1510              		.cfi_endproc
 1511              	.LFE166:
 1513              		.section	.text.setInterruptPersistence,"ax",%progbits
 1514              		.align	1
 1515              		.global	setInterruptPersistence
 1516              		.syntax unified
 1517              		.thumb
 1518              		.thumb_func
 1519              		.fpu fpv4-sp-d16
 1521              	setInterruptPersistence:
 1522              	.LFB167:
 351:../../core/drivers/TCS3472/src/TCS3472.c **** 
 352:../../core/drivers/TCS3472/src/TCS3472.c **** int  setInterruptPersistence( const int persistence ){
 1523              		.loc 1 352 0
 1524              		.cfi_startproc
 1525              		@ args = 0, pretend = 0, frame = 0
 1526              		@ frame_needed = 0, uses_anonymous_args = 0
 1527              	.LVL155:
 1528 0000 08B5     		push	{r3, lr}
 1529              	.LCFI61:
 1530              		.cfi_def_cfa_offset 8
 1531              		.cfi_offset 3, -8
 1532              		.cfi_offset 14, -4
 1533              	.LVL156:
 353:../../core/drivers/TCS3472/src/TCS3472.c ****     uint8_t pers_byte;
 354:../../core/drivers/TCS3472/src/TCS3472.c ****     int ack = 0;
 355:../../core/drivers/TCS3472/src/TCS3472.c ****     switch (persistence){
 1534              		.loc 1 355 0
 1535 0002 3C28     		cmp	r0, #60
 1536 0004 43D8     		bhi	.L116
 1537 0006 DFE800F0 		tbb	[pc, r0]
 1538              	.L100:
 1539 000a 1F       		.byte	(.L99-.L100)/2
 1540 000b 3B       		.byte	(.L101-.L100)/2
 1541 000c 39       		.byte	(.L102-.L100)/2
 1542 000d 37       		.byte	(.L103-.L100)/2
 1543 000e 42       		.byte	(.L116-.L100)/2
 1544 000f 35       		.byte	(.L104-.L100)/2
 1545 0010 42       		.byte	(.L116-.L100)/2
 1546 0011 42       		.byte	(.L116-.L100)/2
 1547 0012 42       		.byte	(.L116-.L100)/2
 1548 0013 42       		.byte	(.L116-.L100)/2
 1549 0014 33       		.byte	(.L105-.L100)/2
 1550 0015 42       		.byte	(.L116-.L100)/2
 1551 0016 42       		.byte	(.L116-.L100)/2
 1552 0017 42       		.byte	(.L116-.L100)/2
 1553 0018 42       		.byte	(.L116-.L100)/2
 1554 0019 31       		.byte	(.L106-.L100)/2
 1555 001a 42       		.byte	(.L116-.L100)/2
 1556 001b 42       		.byte	(.L116-.L100)/2
 1557 001c 42       		.byte	(.L116-.L100)/2
 1558 001d 42       		.byte	(.L116-.L100)/2
 1559 001e 2F       		.byte	(.L107-.L100)/2
 1560 001f 42       		.byte	(.L116-.L100)/2
 1561 0020 42       		.byte	(.L116-.L100)/2
 1562 0021 42       		.byte	(.L116-.L100)/2
 1563 0022 42       		.byte	(.L116-.L100)/2
ARM GAS  /tmp/ccu9M1g2.s 			page 34


 1564 0023 2D       		.byte	(.L108-.L100)/2
 1565 0024 42       		.byte	(.L116-.L100)/2
 1566 0025 42       		.byte	(.L116-.L100)/2
 1567 0026 42       		.byte	(.L116-.L100)/2
 1568 0027 42       		.byte	(.L116-.L100)/2
 1569 0028 2B       		.byte	(.L109-.L100)/2
 1570 0029 42       		.byte	(.L116-.L100)/2
 1571 002a 42       		.byte	(.L116-.L100)/2
 1572 002b 42       		.byte	(.L116-.L100)/2
 1573 002c 42       		.byte	(.L116-.L100)/2
 1574 002d 29       		.byte	(.L110-.L100)/2
 1575 002e 42       		.byte	(.L116-.L100)/2
 1576 002f 42       		.byte	(.L116-.L100)/2
 1577 0030 42       		.byte	(.L116-.L100)/2
 1578 0031 42       		.byte	(.L116-.L100)/2
 1579 0032 27       		.byte	(.L111-.L100)/2
 1580 0033 42       		.byte	(.L116-.L100)/2
 1581 0034 42       		.byte	(.L116-.L100)/2
 1582 0035 42       		.byte	(.L116-.L100)/2
 1583 0036 42       		.byte	(.L116-.L100)/2
 1584 0037 25       		.byte	(.L112-.L100)/2
 1585 0038 42       		.byte	(.L116-.L100)/2
 1586 0039 42       		.byte	(.L116-.L100)/2
 1587 003a 42       		.byte	(.L116-.L100)/2
 1588 003b 42       		.byte	(.L116-.L100)/2
 1589 003c 23       		.byte	(.L113-.L100)/2
 1590 003d 42       		.byte	(.L116-.L100)/2
 1591 003e 42       		.byte	(.L116-.L100)/2
 1592 003f 42       		.byte	(.L116-.L100)/2
 1593 0040 42       		.byte	(.L116-.L100)/2
 1594 0041 21       		.byte	(.L114-.L100)/2
 1595 0042 42       		.byte	(.L116-.L100)/2
 1596 0043 42       		.byte	(.L116-.L100)/2
 1597 0044 42       		.byte	(.L116-.L100)/2
 1598 0045 42       		.byte	(.L116-.L100)/2
 1599 0046 3D       		.byte	(.L117-.L100)/2
 1600 0047 00       		.p2align 1
 1601              	.L99:
 356:../../core/drivers/TCS3472/src/TCS3472.c ****         case 0:
 357:../../core/drivers/TCS3472/src/TCS3472.c ****             pers_byte = 0;
 1602              		.loc 1 357 0
 1603 0048 0021     		movs	r1, #0
 1604 004a 1CE0     		b	.L115
 1605              	.L114:
 1606              	.LVL157:
 358:../../core/drivers/TCS3472/src/TCS3472.c ****             break;
 359:../../core/drivers/TCS3472/src/TCS3472.c ****         case 1:
 360:../../core/drivers/TCS3472/src/TCS3472.c ****             pers_byte = 1;
 361:../../core/drivers/TCS3472/src/TCS3472.c ****             break;
 362:../../core/drivers/TCS3472/src/TCS3472.c ****         case 2:
 363:../../core/drivers/TCS3472/src/TCS3472.c ****             pers_byte = 2;
 364:../../core/drivers/TCS3472/src/TCS3472.c ****             break;
 365:../../core/drivers/TCS3472/src/TCS3472.c ****         case 3:
 366:../../core/drivers/TCS3472/src/TCS3472.c ****             pers_byte = 3;
 367:../../core/drivers/TCS3472/src/TCS3472.c ****             break;
 368:../../core/drivers/TCS3472/src/TCS3472.c ****         case 5:
 369:../../core/drivers/TCS3472/src/TCS3472.c ****             pers_byte = 4;
ARM GAS  /tmp/ccu9M1g2.s 			page 35


 370:../../core/drivers/TCS3472/src/TCS3472.c ****             break;
 371:../../core/drivers/TCS3472/src/TCS3472.c ****         case 10:
 372:../../core/drivers/TCS3472/src/TCS3472.c ****             pers_byte = 5;
 373:../../core/drivers/TCS3472/src/TCS3472.c ****             break;
 374:../../core/drivers/TCS3472/src/TCS3472.c ****         case 15:
 375:../../core/drivers/TCS3472/src/TCS3472.c ****             pers_byte = 6;
 376:../../core/drivers/TCS3472/src/TCS3472.c ****             break;
 377:../../core/drivers/TCS3472/src/TCS3472.c ****         case 20:
 378:../../core/drivers/TCS3472/src/TCS3472.c ****             pers_byte = 7;
 379:../../core/drivers/TCS3472/src/TCS3472.c ****             break;
 380:../../core/drivers/TCS3472/src/TCS3472.c ****         case 25:
 381:../../core/drivers/TCS3472/src/TCS3472.c ****             pers_byte = 8;
 382:../../core/drivers/TCS3472/src/TCS3472.c ****             break;
 383:../../core/drivers/TCS3472/src/TCS3472.c ****         case 30:
 384:../../core/drivers/TCS3472/src/TCS3472.c ****             pers_byte = 9;
 385:../../core/drivers/TCS3472/src/TCS3472.c ****             break;
 386:../../core/drivers/TCS3472/src/TCS3472.c ****         case 35:
 387:../../core/drivers/TCS3472/src/TCS3472.c ****             pers_byte = 10;
 388:../../core/drivers/TCS3472/src/TCS3472.c ****             break;
 389:../../core/drivers/TCS3472/src/TCS3472.c ****         case 40:
 390:../../core/drivers/TCS3472/src/TCS3472.c ****             pers_byte = 11;
 391:../../core/drivers/TCS3472/src/TCS3472.c ****             break;
 392:../../core/drivers/TCS3472/src/TCS3472.c ****         case 45:
 393:../../core/drivers/TCS3472/src/TCS3472.c ****             pers_byte = 12;
 394:../../core/drivers/TCS3472/src/TCS3472.c ****             break;
 395:../../core/drivers/TCS3472/src/TCS3472.c ****         case 50:
 396:../../core/drivers/TCS3472/src/TCS3472.c ****             pers_byte = 13;
 397:../../core/drivers/TCS3472/src/TCS3472.c ****             break;
 398:../../core/drivers/TCS3472/src/TCS3472.c ****         case 55:
 399:../../core/drivers/TCS3472/src/TCS3472.c ****             pers_byte = 14;
 1607              		.loc 1 399 0
 1608 004c 0E21     		movs	r1, #14
 1609 004e 1AE0     		b	.L115
 1610              	.LVL158:
 1611              	.L113:
 396:../../core/drivers/TCS3472/src/TCS3472.c ****             break;
 1612              		.loc 1 396 0
 1613 0050 0D21     		movs	r1, #13
 1614 0052 18E0     		b	.L115
 1615              	.LVL159:
 1616              	.L112:
 393:../../core/drivers/TCS3472/src/TCS3472.c ****             break;
 1617              		.loc 1 393 0
 1618 0054 0C21     		movs	r1, #12
 1619 0056 16E0     		b	.L115
 1620              	.LVL160:
 1621              	.L111:
 390:../../core/drivers/TCS3472/src/TCS3472.c ****             break;
 1622              		.loc 1 390 0
 1623 0058 0B21     		movs	r1, #11
 1624 005a 14E0     		b	.L115
 1625              	.LVL161:
 1626              	.L110:
 387:../../core/drivers/TCS3472/src/TCS3472.c ****             break;
 1627              		.loc 1 387 0
 1628 005c 0A21     		movs	r1, #10
 1629 005e 12E0     		b	.L115
ARM GAS  /tmp/ccu9M1g2.s 			page 36


 1630              	.LVL162:
 1631              	.L109:
 384:../../core/drivers/TCS3472/src/TCS3472.c ****             break;
 1632              		.loc 1 384 0
 1633 0060 0921     		movs	r1, #9
 1634 0062 10E0     		b	.L115
 1635              	.LVL163:
 1636              	.L108:
 381:../../core/drivers/TCS3472/src/TCS3472.c ****             break;
 1637              		.loc 1 381 0
 1638 0064 0821     		movs	r1, #8
 1639 0066 0EE0     		b	.L115
 1640              	.LVL164:
 1641              	.L107:
 378:../../core/drivers/TCS3472/src/TCS3472.c ****             break;
 1642              		.loc 1 378 0
 1643 0068 0721     		movs	r1, #7
 1644 006a 0CE0     		b	.L115
 1645              	.LVL165:
 1646              	.L106:
 375:../../core/drivers/TCS3472/src/TCS3472.c ****             break;
 1647              		.loc 1 375 0
 1648 006c 0621     		movs	r1, #6
 1649 006e 0AE0     		b	.L115
 1650              	.LVL166:
 1651              	.L105:
 372:../../core/drivers/TCS3472/src/TCS3472.c ****             break;
 1652              		.loc 1 372 0
 1653 0070 0521     		movs	r1, #5
 1654 0072 08E0     		b	.L115
 1655              	.LVL167:
 1656              	.L104:
 369:../../core/drivers/TCS3472/src/TCS3472.c ****             break;
 1657              		.loc 1 369 0
 1658 0074 0421     		movs	r1, #4
 1659 0076 06E0     		b	.L115
 1660              	.LVL168:
 1661              	.L103:
 366:../../core/drivers/TCS3472/src/TCS3472.c ****             break;
 1662              		.loc 1 366 0
 1663 0078 0321     		movs	r1, #3
 1664 007a 04E0     		b	.L115
 1665              	.LVL169:
 1666              	.L102:
 363:../../core/drivers/TCS3472/src/TCS3472.c ****             break;
 1667              		.loc 1 363 0
 1668 007c 0221     		movs	r1, #2
 1669 007e 02E0     		b	.L115
 1670              	.LVL170:
 1671              	.L101:
 360:../../core/drivers/TCS3472/src/TCS3472.c ****             break;
 1672              		.loc 1 360 0
 1673 0080 0121     		movs	r1, #1
 1674 0082 00E0     		b	.L115
 1675              	.LVL171:
 1676              	.L117:
 400:../../core/drivers/TCS3472/src/TCS3472.c ****             break;
ARM GAS  /tmp/ccu9M1g2.s 			page 37


 401:../../core/drivers/TCS3472/src/TCS3472.c ****         case 60:
 402:../../core/drivers/TCS3472/src/TCS3472.c ****             pers_byte = 15;
 1677              		.loc 1 402 0
 1678 0084 0F21     		movs	r1, #15
 1679              	.L115:
 403:../../core/drivers/TCS3472/src/TCS3472.c ****             break;
 404:../../core/drivers/TCS3472/src/TCS3472.c ****         default:
 405:../../core/drivers/TCS3472/src/TCS3472.c ****             ack = 2; // 2 used to indicate invalid entry
 406:../../core/drivers/TCS3472/src/TCS3472.c ****             break;
 407:../../core/drivers/TCS3472/src/TCS3472.c ****     }
 408:../../core/drivers/TCS3472/src/TCS3472.c ****     if ( ack != 2 ){
 409:../../core/drivers/TCS3472/src/TCS3472.c ****         ack = writeSingleRegister( PERS, pers_byte );
 1680              		.loc 1 409 0
 1681 0086 0C20     		movs	r0, #12
 1682              	.LVL172:
 1683 0088 FFF7FEFF 		bl	writeSingleRegister
 1684              	.LVL173:
 1685              	.L97:
 410:../../core/drivers/TCS3472/src/TCS3472.c ****     }
 411:../../core/drivers/TCS3472/src/TCS3472.c ****     return ack;
 412:../../core/drivers/TCS3472/src/TCS3472.c **** }
 1686              		.loc 1 412 0
 1687 008c 08BD     		pop	{r3, pc}
 1688              	.LVL174:
 1689              	.L116:
 405:../../core/drivers/TCS3472/src/TCS3472.c ****             break;
 1690              		.loc 1 405 0
 1691 008e 0220     		movs	r0, #2
 1692              	.LVL175:
 411:../../core/drivers/TCS3472/src/TCS3472.c **** }
 1693              		.loc 1 411 0
 1694 0090 FCE7     		b	.L97
 1695              		.cfi_endproc
 1696              	.LFE167:
 1698              		.section	.text.clearInterrupt,"ax",%progbits
 1699              		.align	1
 1700              		.global	clearInterrupt
 1701              		.syntax unified
 1702              		.thumb
 1703              		.thumb_func
 1704              		.fpu fpv4-sp-d16
 1706              	clearInterrupt:
 1707              	.LFB168:
 413:../../core/drivers/TCS3472/src/TCS3472.c **** 
 414:../../core/drivers/TCS3472/src/TCS3472.c **** int  clearInterrupt(){
 1708              		.loc 1 414 0
 1709              		.cfi_startproc
 1710              		@ args = 0, pretend = 0, frame = 8
 1711              		@ frame_needed = 0, uses_anonymous_args = 0
 1712 0000 00B5     		push	{lr}
 1713              	.LCFI62:
 1714              		.cfi_def_cfa_offset 4
 1715              		.cfi_offset 14, -4
 1716 0002 83B0     		sub	sp, sp, #12
 1717              	.LCFI63:
 1718              		.cfi_def_cfa_offset 16
 415:../../core/drivers/TCS3472/src/TCS3472.c ****     uint8_t tx[1];
ARM GAS  /tmp/ccu9M1g2.s 			page 38


 416:../../core/drivers/TCS3472/src/TCS3472.c ****     tx[0]= 230;
 1719              		.loc 1 416 0
 1720 0004 02A8     		add	r0, sp, #8
 1721 0006 E623     		movs	r3, #230
 1722 0008 00F8043D 		strb	r3, [r0, #-4]!
 417:../../core/drivers/TCS3472/src/TCS3472.c ****     int ack=WRITE_REGISTER_TC3472(tx,1);
 1723              		.loc 1 417 0
 1724 000c 0121     		movs	r1, #1
 1725 000e FFF7FEFF 		bl	WRITE_REGISTER_TC3472
 1726              	.LVL176:
 418:../../core/drivers/TCS3472/src/TCS3472.c ****     //int ack = i2c.write( SLAVE_ADDRESS << 1, &tx, 1 );
 419:../../core/drivers/TCS3472/src/TCS3472.c ****     return ack;
 420:../../core/drivers/TCS3472/src/TCS3472.c **** }
 1727              		.loc 1 420 0
 1728 0012 03B0     		add	sp, sp, #12
 1729              	.LCFI64:
 1730              		.cfi_def_cfa_offset 4
 1731              		@ sp needed
 1732 0014 5DF804FB 		ldr	pc, [sp], #4
 1733              		.cfi_endproc
 1734              	.LFE168:
 1736              		.section	.text.readRGBCGain,"ax",%progbits
 1737              		.align	1
 1738              		.global	readRGBCGain
 1739              		.syntax unified
 1740              		.thumb
 1741              		.thumb_func
 1742              		.fpu fpv4-sp-d16
 1744              	readRGBCGain:
 1745              	.LFB169:
 421:../../core/drivers/TCS3472/src/TCS3472.c **** 
 422:../../core/drivers/TCS3472/src/TCS3472.c **** int  readRGBCGain(){
 1746              		.loc 1 422 0
 1747              		.cfi_startproc
 1748              		@ args = 0, pretend = 0, frame = 0
 1749              		@ frame_needed = 0, uses_anonymous_args = 0
 1750 0000 08B5     		push	{r3, lr}
 1751              	.LCFI65:
 1752              		.cfi_def_cfa_offset 8
 1753              		.cfi_offset 3, -8
 1754              		.cfi_offset 14, -4
 423:../../core/drivers/TCS3472/src/TCS3472.c ****     uint8_t control = readSingleRegister( CONTROL );
 1755              		.loc 1 423 0
 1756 0002 0F20     		movs	r0, #15
 1757 0004 FFF7FEFF 		bl	readSingleRegister
 1758              	.LVL177:
 424:../../core/drivers/TCS3472/src/TCS3472.c ****     uint8_t gain_bits = ( control << 6 ) >> 6; // discard  bits 2 to 7, keep only bits 0 & 1
 425:../../core/drivers/TCS3472/src/TCS3472.c ****     int gain;
 426:../../core/drivers/TCS3472/src/TCS3472.c ****     switch (gain_bits) {
 1759              		.loc 1 426 0
 1760 0008 C0B2     		uxtb	r0, r0
 1761              	.LVL178:
 1762 000a 0328     		cmp	r0, #3
 1763 000c 09D8     		bhi	.L122
 1764 000e DFE800F0 		tbb	[pc, r0]
 1765              	.L124:
 1766 0012 02       		.byte	(.L123-.L124)/2
ARM GAS  /tmp/ccu9M1g2.s 			page 39


 1767 0013 0A       		.byte	(.L128-.L124)/2
 1768 0014 04       		.byte	(.L126-.L124)/2
 1769 0015 06       		.byte	(.L127-.L124)/2
 1770              		.p2align 1
 1771              	.L123:
 427:../../core/drivers/TCS3472/src/TCS3472.c ****         case 0:
 428:../../core/drivers/TCS3472/src/TCS3472.c ****             gain = 1;
 1772              		.loc 1 428 0
 1773 0016 0120     		movs	r0, #1
 1774              	.LVL179:
 1775 0018 06E0     		b	.L121
 1776              	.LVL180:
 1777              	.L126:
 429:../../core/drivers/TCS3472/src/TCS3472.c ****             break;
 430:../../core/drivers/TCS3472/src/TCS3472.c ****         case 1:
 431:../../core/drivers/TCS3472/src/TCS3472.c ****             gain = 4;
 432:../../core/drivers/TCS3472/src/TCS3472.c ****             break;
 433:../../core/drivers/TCS3472/src/TCS3472.c ****         case 2:
 434:../../core/drivers/TCS3472/src/TCS3472.c ****             gain = 16;
 1778              		.loc 1 434 0
 1779 001a 1020     		movs	r0, #16
 1780              	.LVL181:
 435:../../core/drivers/TCS3472/src/TCS3472.c ****             break;
 1781              		.loc 1 435 0
 1782 001c 04E0     		b	.L121
 1783              	.LVL182:
 1784              	.L127:
 436:../../core/drivers/TCS3472/src/TCS3472.c ****         case 3:
 437:../../core/drivers/TCS3472/src/TCS3472.c ****             gain = 60;
 1785              		.loc 1 437 0
 1786 001e 3C20     		movs	r0, #60
 1787              	.LVL183:
 438:../../core/drivers/TCS3472/src/TCS3472.c ****             break;
 1788              		.loc 1 438 0
 1789 0020 02E0     		b	.L121
 1790              	.LVL184:
 1791              	.L122:
 439:../../core/drivers/TCS3472/src/TCS3472.c ****         default:
 440:../../core/drivers/TCS3472/src/TCS3472.c ****             gain = 0;
 1792              		.loc 1 440 0
 1793 0022 0020     		movs	r0, #0
 1794              	.LVL185:
 441:../../core/drivers/TCS3472/src/TCS3472.c ****             break;
 1795              		.loc 1 441 0
 1796 0024 00E0     		b	.L121
 1797              	.LVL186:
 1798              	.L128:
 431:../../core/drivers/TCS3472/src/TCS3472.c ****             break;
 1799              		.loc 1 431 0
 1800 0026 0420     		movs	r0, #4
 1801              	.LVL187:
 1802              	.L121:
 442:../../core/drivers/TCS3472/src/TCS3472.c ****     }
 443:../../core/drivers/TCS3472/src/TCS3472.c ****     return gain;
 444:../../core/drivers/TCS3472/src/TCS3472.c **** }
 1803              		.loc 1 444 0
 1804 0028 08BD     		pop	{r3, pc}
ARM GAS  /tmp/ccu9M1g2.s 			page 40


 1805              		.cfi_endproc
 1806              	.LFE169:
 1808              		.section	.text.setRGBCGain,"ax",%progbits
 1809              		.align	1
 1810              		.global	setRGBCGain
 1811              		.syntax unified
 1812              		.thumb
 1813              		.thumb_func
 1814              		.fpu fpv4-sp-d16
 1816              	setRGBCGain:
 1817              	.LFB170:
 445:../../core/drivers/TCS3472/src/TCS3472.c **** 
 446:../../core/drivers/TCS3472/src/TCS3472.c **** int  setRGBCGain( const int gain ){
 1818              		.loc 1 446 0
 1819              		.cfi_startproc
 1820              		@ args = 0, pretend = 0, frame = 0
 1821              		@ frame_needed = 0, uses_anonymous_args = 0
 1822              	.LVL188:
 447:../../core/drivers/TCS3472/src/TCS3472.c ****     uint8_t control;
 448:../../core/drivers/TCS3472/src/TCS3472.c ****     int ack = 0;
 449:../../core/drivers/TCS3472/src/TCS3472.c ****     switch (gain){
 1823              		.loc 1 449 0
 1824 0000 0428     		cmp	r0, #4
 1825 0002 10D0     		beq	.L132
 1826 0004 05DD     		ble	.L142
 1827 0006 1028     		cmp	r0, #16
 1828 0008 0BD0     		beq	.L135
 1829 000a 3C28     		cmp	r0, #60
 1830 000c 0DD1     		bne	.L137
 450:../../core/drivers/TCS3472/src/TCS3472.c ****         case 1:
 451:../../core/drivers/TCS3472/src/TCS3472.c ****             control = 0;
 452:../../core/drivers/TCS3472/src/TCS3472.c ****             break;
 453:../../core/drivers/TCS3472/src/TCS3472.c ****         case 4:
 454:../../core/drivers/TCS3472/src/TCS3472.c ****             control = 1;
 455:../../core/drivers/TCS3472/src/TCS3472.c ****             break;
 456:../../core/drivers/TCS3472/src/TCS3472.c ****         case 16:
 457:../../core/drivers/TCS3472/src/TCS3472.c ****             control = 2;
 458:../../core/drivers/TCS3472/src/TCS3472.c ****             break;
 459:../../core/drivers/TCS3472/src/TCS3472.c ****         case 60:
 460:../../core/drivers/TCS3472/src/TCS3472.c ****             control = 3;
 1831              		.loc 1 460 0
 1832 000e 0321     		movs	r1, #3
 1833 0010 02E0     		b	.L136
 1834              	.L142:
 449:../../core/drivers/TCS3472/src/TCS3472.c ****         case 1:
 1835              		.loc 1 449 0
 1836 0012 0128     		cmp	r0, #1
 1837 0014 09D1     		bne	.L137
 451:../../core/drivers/TCS3472/src/TCS3472.c ****             break;
 1838              		.loc 1 451 0
 1839 0016 0021     		movs	r1, #0
 1840              	.L136:
 446:../../core/drivers/TCS3472/src/TCS3472.c ****     uint8_t control;
 1841              		.loc 1 446 0
 1842 0018 08B5     		push	{r3, lr}
 1843              	.LCFI66:
 1844              		.cfi_def_cfa_offset 8
ARM GAS  /tmp/ccu9M1g2.s 			page 41


 1845              		.cfi_offset 3, -8
 1846              		.cfi_offset 14, -4
 461:../../core/drivers/TCS3472/src/TCS3472.c ****             break;
 462:../../core/drivers/TCS3472/src/TCS3472.c ****         default:
 463:../../core/drivers/TCS3472/src/TCS3472.c ****             ack = 2; // 2 used to indicate invalid entry
 464:../../core/drivers/TCS3472/src/TCS3472.c ****             break;
 465:../../core/drivers/TCS3472/src/TCS3472.c ****     }
 466:../../core/drivers/TCS3472/src/TCS3472.c ****     if ( ack != 2 ){
 467:../../core/drivers/TCS3472/src/TCS3472.c ****         ack = writeSingleRegister( CONTROL, control );
 1847              		.loc 1 467 0
 1848 001a 0F20     		movs	r0, #15
 1849              	.LVL189:
 1850 001c FFF7FEFF 		bl	writeSingleRegister
 1851              	.LVL190:
 468:../../core/drivers/TCS3472/src/TCS3472.c ****     }
 469:../../core/drivers/TCS3472/src/TCS3472.c ****     return ack;
 470:../../core/drivers/TCS3472/src/TCS3472.c **** }
 1852              		.loc 1 470 0
 1853 0020 08BD     		pop	{r3, pc}
 1854              	.LVL191:
 1855              	.L135:
 1856              	.LCFI67:
 1857              		.cfi_def_cfa_offset 0
 1858              		.cfi_restore 3
 1859              		.cfi_restore 14
 457:../../core/drivers/TCS3472/src/TCS3472.c ****             break;
 1860              		.loc 1 457 0
 1861 0022 0221     		movs	r1, #2
 1862 0024 F8E7     		b	.L136
 1863              	.LVL192:
 1864              	.L132:
 454:../../core/drivers/TCS3472/src/TCS3472.c ****             break;
 1865              		.loc 1 454 0
 1866 0026 0121     		movs	r1, #1
 1867 0028 F6E7     		b	.L136
 1868              	.LVL193:
 1869              	.L137:
 463:../../core/drivers/TCS3472/src/TCS3472.c ****             break;
 1870              		.loc 1 463 0
 1871 002a 0220     		movs	r0, #2
 1872              	.LVL194:
 1873              		.loc 1 470 0
 1874 002c 7047     		bx	lr
 1875              		.cfi_endproc
 1876              	.LFE170:
 1878              		.section	.text.getDeviceID,"ax",%progbits
 1879              		.align	1
 1880              		.global	getDeviceID
 1881              		.syntax unified
 1882              		.thumb
 1883              		.thumb_func
 1884              		.fpu fpv4-sp-d16
 1886              	getDeviceID:
 1887              	.LFB171:
 471:../../core/drivers/TCS3472/src/TCS3472.c **** 
 472:../../core/drivers/TCS3472/src/TCS3472.c **** uint8_t  getDeviceID(){
 1888              		.loc 1 472 0
ARM GAS  /tmp/ccu9M1g2.s 			page 42


 1889              		.cfi_startproc
 1890              		@ args = 0, pretend = 0, frame = 0
 1891              		@ frame_needed = 0, uses_anonymous_args = 0
 1892 0000 08B5     		push	{r3, lr}
 1893              	.LCFI68:
 1894              		.cfi_def_cfa_offset 8
 1895              		.cfi_offset 3, -8
 1896              		.cfi_offset 14, -4
 473:../../core/drivers/TCS3472/src/TCS3472.c ****     return readSingleRegister( ID );
 1897              		.loc 1 473 0
 1898 0002 1220     		movs	r0, #18
 1899 0004 FFF7FEFF 		bl	readSingleRegister
 1900              	.LVL195:
 474:../../core/drivers/TCS3472/src/TCS3472.c **** }
 1901              		.loc 1 474 0
 1902 0008 08BD     		pop	{r3, pc}
 1903              		.cfi_endproc
 1904              	.LFE171:
 1906              		.section	.text.readStatusRegister,"ax",%progbits
 1907              		.align	1
 1908              		.global	readStatusRegister
 1909              		.syntax unified
 1910              		.thumb
 1911              		.thumb_func
 1912              		.fpu fpv4-sp-d16
 1914              	readStatusRegister:
 1915              	.LFB172:
 475:../../core/drivers/TCS3472/src/TCS3472.c **** 
 476:../../core/drivers/TCS3472/src/TCS3472.c **** uint8_t  readStatusRegister(){
 1916              		.loc 1 476 0
 1917              		.cfi_startproc
 1918              		@ args = 0, pretend = 0, frame = 0
 1919              		@ frame_needed = 0, uses_anonymous_args = 0
 1920 0000 08B5     		push	{r3, lr}
 1921              	.LCFI69:
 1922              		.cfi_def_cfa_offset 8
 1923              		.cfi_offset 3, -8
 1924              		.cfi_offset 14, -4
 477:../../core/drivers/TCS3472/src/TCS3472.c ****     return readSingleRegister( STATUS );
 1925              		.loc 1 477 0
 1926 0002 1320     		movs	r0, #19
 1927 0004 FFF7FEFF 		bl	readSingleRegister
 1928              	.LVL196:
 478:../../core/drivers/TCS3472/src/TCS3472.c **** }
 1929              		.loc 1 478 0
 1930 0008 08BD     		pop	{r3, pc}
 1931              		.cfi_endproc
 1932              	.LFE172:
 1934              		.global	__aeabi_f2d
 1935              		.section	.text.roundTowardsZero,"ax",%progbits
 1936              		.align	1
 1937              		.global	roundTowardsZero
 1938              		.syntax unified
 1939              		.thumb
 1940              		.thumb_func
 1941              		.fpu fpv4-sp-d16
 1943              	roundTowardsZero:
ARM GAS  /tmp/ccu9M1g2.s 			page 43


 1944              	.LFB173:
 479:../../core/drivers/TCS3472/src/TCS3472.c **** 
 480:../../core/drivers/TCS3472/src/TCS3472.c **** float  roundTowardsZero( const float value ){
 1945              		.loc 1 480 0
 1946              		.cfi_startproc
 1947              		@ args = 0, pretend = 0, frame = 0
 1948              		@ frame_needed = 0, uses_anonymous_args = 0
 1949              	.LVL197:
 1950 0000 08B5     		push	{r3, lr}
 1951              	.LCFI70:
 1952              		.cfi_def_cfa_offset 8
 1953              		.cfi_offset 3, -8
 1954              		.cfi_offset 14, -4
 1955              	.LVL198:
 481:../../core/drivers/TCS3472/src/TCS3472.c ****     float result = 0;
 482:../../core/drivers/TCS3472/src/TCS3472.c ****     if ( ( value >= 0 && ( value - (int)value ) < 0.5 ) || ( value < 0 && ( abs(value) - (int)abs(v
 1956              		.loc 1 482 0
 1957 0002 B5EEC00A 		vcmpe.f32	s0, #0
 1958 0006 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 1959 000a 0CDB     		blt	.L148
 1960              		.loc 1 482 0 is_stmt 0 discriminator 1
 1961 000c FDEEC07A 		vcvt.s32.f32	s15, s0
 1962 0010 F8EEE77A 		vcvt.f32.s32	s15, s15
 1963 0014 70EE677A 		vsub.f32	s15, s0, s15
 1964 0018 B6EE007A 		vmov.f32	s14, #5.0e-1
 1965 001c F4EEC77A 		vcmpe.f32	s15, s14
 1966 0020 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 1967 0024 0ED4     		bmi	.L155
 1968              	.L148:
 483:../../core/drivers/TCS3472/src/TCS3472.c ****         result = floor(value);
 484:../../core/drivers/TCS3472/src/TCS3472.c ****     }
 485:../../core/drivers/TCS3472/src/TCS3472.c ****     else{
 486:../../core/drivers/TCS3472/src/TCS3472.c ****         result = ceil(value);
 1969              		.loc 1 486 0 is_stmt 1
 1970 0026 10EE100A 		vmov	r0, s0
 1971 002a FFF7FEFF 		bl	__aeabi_f2d
 1972              	.LVL199:
 1973 002e 41EC100B 		vmov	d0, r0, r1
 1974 0032 FFF7FEFF 		bl	ceil
 1975              	.LVL200:
 1976 0036 51EC100B 		vmov	r0, r1, d0
 1977 003a FFF7FEFF 		bl	__aeabi_d2f
 1978              	.LVL201:
 1979 003e 00EE100A 		vmov	s0, r0
 1980              	.LVL202:
 1981              	.L147:
 487:../../core/drivers/TCS3472/src/TCS3472.c ****     }
 488:../../core/drivers/TCS3472/src/TCS3472.c ****     return result;
 489:../../core/drivers/TCS3472/src/TCS3472.c **** }
 1982              		.loc 1 489 0
 1983 0042 08BD     		pop	{r3, pc}
 1984              	.LVL203:
 1985              	.L155:
 483:../../core/drivers/TCS3472/src/TCS3472.c ****         result = floor(value);
 1986              		.loc 1 483 0
 1987 0044 10EE100A 		vmov	r0, s0
 1988 0048 FFF7FEFF 		bl	__aeabi_f2d
ARM GAS  /tmp/ccu9M1g2.s 			page 44


 1989              	.LVL204:
 1990 004c 41EC100B 		vmov	d0, r0, r1
 1991 0050 FFF7FEFF 		bl	floor
 1992              	.LVL205:
 1993 0054 51EC100B 		vmov	r0, r1, d0
 1994 0058 FFF7FEFF 		bl	__aeabi_d2f
 1995              	.LVL206:
 1996 005c 00EE100A 		vmov	s0, r0
 1997              	.LVL207:
 1998 0060 EFE7     		b	.L147
 1999              		.cfi_endproc
 2000              	.LFE173:
 2002              		.global	__aeabi_ddiv
 2003              		.section	.text.setIntegrationTime,"ax",%progbits
 2004              		.align	1
 2005              		.global	setIntegrationTime
 2006              		.syntax unified
 2007              		.thumb
 2008              		.thumb_func
 2009              		.fpu fpv4-sp-d16
 2011              	setIntegrationTime:
 2012              	.LFB157:
 217:../../core/drivers/TCS3472/src/TCS3472.c ****     uint8_t atime = 256 - roundTowardsZero( itime / 2.4 ); // rounding ensures nearest value of ati
 2013              		.loc 1 217 0
 2014              		.cfi_startproc
 2015              		@ args = 0, pretend = 0, frame = 8
 2016              		@ frame_needed = 0, uses_anonymous_args = 0
 2017              	.LVL208:
 2018 0000 00B5     		push	{lr}
 2019              	.LCFI71:
 2020              		.cfi_def_cfa_offset 4
 2021              		.cfi_offset 14, -4
 2022 0002 83B0     		sub	sp, sp, #12
 2023              	.LCFI72:
 2024              		.cfi_def_cfa_offset 16
 218:../../core/drivers/TCS3472/src/TCS3472.c ****     int ack = writeSingleRegister( ATIME, atime );
 2025              		.loc 1 218 0
 2026 0004 10EE100A 		vmov	r0, s0
 2027 0008 FFF7FEFF 		bl	__aeabi_f2d
 2028              	.LVL209:
 2029 000c 0FA3     		adr	r3, .L158+4
 2030 000e D3E90023 		ldrd	r2, [r3]
 2031 0012 FFF7FEFF 		bl	__aeabi_ddiv
 2032              	.LVL210:
 2033 0016 FFF7FEFF 		bl	__aeabi_d2f
 2034              	.LVL211:
 2035 001a 00EE100A 		vmov	s0, r0
 2036 001e FFF7FEFF 		bl	roundTowardsZero
 2037              	.LVL212:
 2038 0022 DFED097A 		vldr.32	s15, .L158
 2039 0026 37EEC00A 		vsub.f32	s0, s15, s0
 2040 002a FCEEC07A 		vcvt.u32.f32	s15, s0
 2041 002e CDED017A 		vstr.32	s15, [sp, #4]	@ int
 2042              	.LVL213:
 219:../../core/drivers/TCS3472/src/TCS3472.c ****     return ack;
 2043              		.loc 1 219 0
 2044 0032 9DF80410 		ldrb	r1, [sp, #4]	@ zero_extendqisi2
ARM GAS  /tmp/ccu9M1g2.s 			page 45


 2045 0036 0120     		movs	r0, #1
 2046 0038 FFF7FEFF 		bl	writeSingleRegister
 2047              	.LVL214:
 221:../../core/drivers/TCS3472/src/TCS3472.c **** 
 2048              		.loc 1 221 0
 2049 003c 03B0     		add	sp, sp, #12
 2050              	.LCFI73:
 2051              		.cfi_def_cfa_offset 4
 2052              		@ sp needed
 2053 003e 5DF804FB 		ldr	pc, [sp], #4
 2054              	.LVL215:
 2055              	.L159:
 2056 0042 00BFAFF3 		.align	3
 2056      0080
 2057              	.L158:
 2058 0048 00008043 		.word	1132462080
 2059 004c 33333333 		.word	858993459
 2060 0050 33330340 		.word	1073951539
 2061              		.cfi_endproc
 2062              	.LFE157:
 2064              		.section	.text.TC3472_init,"ax",%progbits
 2065              		.align	1
 2066              		.global	TC3472_init
 2067              		.syntax unified
 2068              		.thumb
 2069              		.thumb_func
 2070              		.fpu fpv4-sp-d16
 2072              	TC3472_init:
 2073              	.LFB131:
  27:../../core/drivers/TCS3472/src/TCS3472.c **** 	hi2cLib=hi2c;
 2074              		.loc 1 27 0
 2075              		.cfi_startproc
 2076              		@ args = 0, pretend = 0, frame = 0
 2077              		@ frame_needed = 0, uses_anonymous_args = 0
 2078              	.LVL216:
 2079 0000 08B5     		push	{r3, lr}
 2080              	.LCFI74:
 2081              		.cfi_def_cfa_offset 8
 2082              		.cfi_offset 3, -8
 2083              		.cfi_offset 14, -4
  28:../../core/drivers/TCS3472/src/TCS3472.c ****     enablePowerAndRGBC();
 2084              		.loc 1 28 0
 2085 0002 044B     		ldr	r3, .L162
 2086 0004 1860     		str	r0, [r3]
  29:../../core/drivers/TCS3472/src/TCS3472.c **** 	setIntegrationTime(100);
 2087              		.loc 1 29 0
 2088 0006 FFF7FEFF 		bl	enablePowerAndRGBC
 2089              	.LVL217:
  30:../../core/drivers/TCS3472/src/TCS3472.c **** }
 2090              		.loc 1 30 0
 2091 000a 9FED030A 		vldr.32	s0, .L162+4
 2092 000e FFF7FEFF 		bl	setIntegrationTime
 2093              	.LVL218:
  31:../../core/drivers/TCS3472/src/TCS3472.c **** uint8_t WRITE_REGISTER_TC3472(uint8_t pData[],uint8_t length)
 2094              		.loc 1 31 0
 2095 0012 08BD     		pop	{r3, pc}
 2096              	.L163:
ARM GAS  /tmp/ccu9M1g2.s 			page 46


 2097              		.align	2
 2098              	.L162:
 2099 0014 00000000 		.word	hi2cLib
 2100 0018 0000C842 		.word	1120403456
 2101              		.cfi_endproc
 2102              	.LFE131:
 2104              		.global	__aeabi_dcmpge
 2105              		.global	__aeabi_dcmple
 2106              		.global	__aeabi_dcmpgt
 2107              		.section	.text.setWaitTime,"ax",%progbits
 2108              		.align	1
 2109              		.global	setWaitTime
 2110              		.syntax unified
 2111              		.thumb
 2112              		.thumb_func
 2113              		.fpu fpv4-sp-d16
 2115              	setWaitTime:
 2116              	.LFB159:
 230:../../core/drivers/TCS3472/src/TCS3472.c ****     int ack = 1;
 2117              		.loc 1 230 0
 2118              		.cfi_startproc
 2119              		@ args = 0, pretend = 0, frame = 8
 2120              		@ frame_needed = 0, uses_anonymous_args = 0
 2121              	.LVL219:
 2122 0000 70B5     		push	{r4, r5, r6, lr}
 2123              	.LCFI75:
 2124              		.cfi_def_cfa_offset 16
 2125              		.cfi_offset 4, -16
 2126              		.cfi_offset 5, -12
 2127              		.cfi_offset 6, -8
 2128              		.cfi_offset 14, -4
 2129 0002 82B0     		sub	sp, sp, #8
 2130              	.LCFI76:
 2131              		.cfi_def_cfa_offset 24
 2132              	.LVL220:
 233:../../core/drivers/TCS3472/src/TCS3472.c ****         ack = writeSingleRegister( CONFIG, 0 ); // sets WLONG to 0
 2133              		.loc 1 233 0
 2134 0004 10EE100A 		vmov	r0, s0
 2135 0008 FFF7FEFF 		bl	__aeabi_f2d
 2136              	.LVL221:
 2137 000c 0446     		mov	r4, r0
 2138 000e 0D46     		mov	r5, r1
 2139 0010 36A3     		adr	r3, .L186+12
 2140 0012 D3E90023 		ldrd	r2, [r3]
 2141 0016 FFF7FEFF 		bl	__aeabi_dcmpge
 2142              	.LVL222:
 2143 001a 38B1     		cbz	r0, .L165
 233:../../core/drivers/TCS3472/src/TCS3472.c ****         ack = writeSingleRegister( CONFIG, 0 ); // sets WLONG to 0
 2144              		.loc 1 233 0 is_stmt 0 discriminator 1
 2145 001c 35A3     		adr	r3, .L186+20
 2146 001e D3E90023 		ldrd	r2, [r3]
 2147 0022 2046     		mov	r0, r4
 2148 0024 2946     		mov	r1, r5
 2149 0026 FFF7FEFF 		bl	__aeabi_dcmple
 2150              	.LVL223:
 2151 002a 90B9     		cbnz	r0, .L183
 2152              	.L165:
ARM GAS  /tmp/ccu9M1g2.s 			page 47


 237:../../core/drivers/TCS3472/src/TCS3472.c ****         ack = writeSingleRegister( CONFIG, 2 ); // sets WLONG to 1
 2153              		.loc 1 237 0 is_stmt 1
 2154 002c 31A3     		adr	r3, .L186+20
 2155 002e D3E90023 		ldrd	r2, [r3]
 2156 0032 2046     		mov	r0, r4
 2157 0034 2946     		mov	r1, r5
 2158 0036 FFF7FEFF 		bl	__aeabi_dcmpgt
 2159              	.LVL224:
 2160 003a 0028     		cmp	r0, #0
 2161 003c 4CD0     		beq	.L180
 237:../../core/drivers/TCS3472/src/TCS3472.c ****         ack = writeSingleRegister( CONFIG, 2 ); // sets WLONG to 1
 2162              		.loc 1 237 0 is_stmt 0 discriminator 1
 2163 003e 2FA3     		adr	r3, .L186+28
 2164 0040 D3E90023 		ldrd	r2, [r3]
 2165 0044 2046     		mov	r0, r4
 2166 0046 2946     		mov	r1, r5
 2167 0048 FFF7FEFF 		bl	__aeabi_dcmple
 2168              	.LVL225:
 2169 004c F0B9     		cbnz	r0, .L184
 241:../../core/drivers/TCS3472/src/TCS3472.c ****     return ack;
 2170              		.loc 1 241 0 is_stmt 1
 2171 004e 0123     		movs	r3, #1
 2172 0050 43E0     		b	.L164
 2173              	.L183:
 234:../../core/drivers/TCS3472/src/TCS3472.c ****         wtime = 256 - roundTowardsZero( time / 2.4 );
 2174              		.loc 1 234 0
 2175 0052 0021     		movs	r1, #0
 2176 0054 0D20     		movs	r0, #13
 2177 0056 FFF7FEFF 		bl	writeSingleRegister
 2178              	.LVL226:
 2179 005a 0646     		mov	r6, r0
 2180              	.LVL227:
 235:../../core/drivers/TCS3472/src/TCS3472.c ****     }
 2181              		.loc 1 235 0
 2182 005c 29A3     		adr	r3, .L186+36
 2183 005e D3E90023 		ldrd	r2, [r3]
 2184 0062 2046     		mov	r0, r4
 2185              	.LVL228:
 2186 0064 2946     		mov	r1, r5
 2187 0066 FFF7FEFF 		bl	__aeabi_ddiv
 2188              	.LVL229:
 2189 006a FFF7FEFF 		bl	__aeabi_d2f
 2190              	.LVL230:
 2191 006e 00EE100A 		vmov	s0, r0
 2192 0072 FFF7FEFF 		bl	roundTowardsZero
 2193              	.LVL231:
 2194 0076 DFED1C7A 		vldr.32	s15, .L186+8
 2195 007a 37EEC00A 		vsub.f32	s0, s15, s0
 2196 007e FCEEC07A 		vcvt.u32.f32	s15, s0
 2197 0082 CDED017A 		vstr.32	s15, [sp, #4]	@ int
 2198 0086 9DF80410 		ldrb	r1, [sp, #4]	@ zero_extendqisi2
 2199              	.LVL232:
 2200 008a 1BE0     		b	.L168
 2201              	.LVL233:
 2202              	.L184:
 238:../../core/drivers/TCS3472/src/TCS3472.c ****         wtime = 256 - roundTowardsZero( time / 28.8 );
 2203              		.loc 1 238 0
ARM GAS  /tmp/ccu9M1g2.s 			page 48


 2204 008c 0221     		movs	r1, #2
 2205 008e 0D20     		movs	r0, #13
 2206 0090 FFF7FEFF 		bl	writeSingleRegister
 2207              	.LVL234:
 2208 0094 0646     		mov	r6, r0
 2209              	.LVL235:
 239:../../core/drivers/TCS3472/src/TCS3472.c ****     }
 2210              		.loc 1 239 0
 2211 0096 12A3     		adr	r3, .L186
 2212 0098 D3E90023 		ldrd	r2, [r3]
 2213 009c 2046     		mov	r0, r4
 2214              	.LVL236:
 2215 009e 2946     		mov	r1, r5
 2216 00a0 FFF7FEFF 		bl	__aeabi_ddiv
 2217              	.LVL237:
 2218 00a4 FFF7FEFF 		bl	__aeabi_d2f
 2219              	.LVL238:
 2220 00a8 00EE100A 		vmov	s0, r0
 2221 00ac FFF7FEFF 		bl	roundTowardsZero
 2222              	.LVL239:
 2223 00b0 DFED0D7A 		vldr.32	s15, .L186+8
 2224 00b4 37EEC00A 		vsub.f32	s0, s15, s0
 2225 00b8 FCEEC07A 		vcvt.u32.f32	s15, s0
 2226 00bc CDED017A 		vstr.32	s15, [sp, #4]	@ int
 2227 00c0 9DF80410 		ldrb	r1, [sp, #4]	@ zero_extendqisi2
 2228              	.LVL240:
 2229              	.L168:
 241:../../core/drivers/TCS3472/src/TCS3472.c ****     return ack;
 2230              		.loc 1 241 0
 2231 00c4 0EB1     		cbz	r6, .L185
 2232 00c6 0123     		movs	r3, #1
 2233 00c8 07E0     		b	.L164
 2234              	.L185:
 241:../../core/drivers/TCS3472/src/TCS3472.c ****     return ack;
 2235              		.loc 1 241 0 is_stmt 0 discriminator 2
 2236 00ca 0320     		movs	r0, #3
 2237 00cc FFF7FEFF 		bl	writeSingleRegister
 2238              	.LVL241:
 2239 00d0 0346     		mov	r3, r0
 2240 00d2 10B1     		cbz	r0, .L164
 241:../../core/drivers/TCS3472/src/TCS3472.c ****     return ack;
 2241              		.loc 1 241 0
 2242 00d4 0123     		movs	r3, #1
 2243              	.LVL242:
 242:../../core/drivers/TCS3472/src/TCS3472.c **** }
 2244              		.loc 1 242 0 is_stmt 1
 2245 00d6 00E0     		b	.L164
 2246              	.LVL243:
 2247              	.L180:
 241:../../core/drivers/TCS3472/src/TCS3472.c ****     return ack;
 2248              		.loc 1 241 0
 2249 00d8 0123     		movs	r3, #1
 2250              	.LVL244:
 2251              	.L164:
 243:../../core/drivers/TCS3472/src/TCS3472.c **** 
 2252              		.loc 1 243 0
 2253 00da 1846     		mov	r0, r3
ARM GAS  /tmp/ccu9M1g2.s 			page 49


 2254 00dc 02B0     		add	sp, sp, #8
 2255              	.LCFI77:
 2256              		.cfi_def_cfa_offset 16
 2257              		@ sp needed
 2258 00de 70BD     		pop	{r4, r5, r6, pc}
 2259              	.L187:
 2260              		.align	3
 2261              	.L186:
 2262 00e0 CDCCCCCC 		.word	3435973837
 2263 00e4 CCCC3C40 		.word	1077726412
 2264 00e8 00008043 		.word	1132462080
 2265 00ec 1F85EB51 		.word	1374389535
 2266 00f0 B81E0340 		.word	1073946296
 2267 00f4 33333333 		.word	858993459
 2268 00f8 33338340 		.word	1082340147
 2269 00fc 9A999999 		.word	2576980378
 2270 0100 19E8BC40 		.word	1086122009
 2271 0104 33333333 		.word	858993459
 2272 0108 33330340 		.word	1073951539
 2273              		.cfi_endproc
 2274              	.LFE159:
 2276              		.section	.text.turnOnLED,"ax",%progbits
 2277              		.align	1
 2278              		.global	turnOnLED
 2279              		.syntax unified
 2280              		.thumb
 2281              		.thumb_func
 2282              		.fpu fpv4-sp-d16
 2284              	turnOnLED:
 2285              	.LFB174:
 490:../../core/drivers/TCS3472/src/TCS3472.c **** 
 491:../../core/drivers/TCS3472/src/TCS3472.c **** void turnOnLED(){
 2286              		.loc 1 491 0
 2287              		.cfi_startproc
 2288              		@ args = 0, pretend = 0, frame = 0
 2289              		@ frame_needed = 0, uses_anonymous_args = 0
 2290 0000 08B5     		push	{r3, lr}
 2291              	.LCFI78:
 2292              		.cfi_def_cfa_offset 8
 2293              		.cfi_offset 3, -8
 2294              		.cfi_offset 14, -4
 492:../../core/drivers/TCS3472/src/TCS3472.c ****     HAL_GPIO_WritePin(OCTA_LIGHTSENSORLED_Port, OCTA_LIGHTSENSORLED_Pin, 1);
 2295              		.loc 1 492 0
 2296 0002 0122     		movs	r2, #1
 2297 0004 8021     		movs	r1, #128
 2298 0006 0248     		ldr	r0, .L190
 2299 0008 FFF7FEFF 		bl	HAL_GPIO_WritePin
 2300              	.LVL245:
 493:../../core/drivers/TCS3472/src/TCS3472.c **** }
 2301              		.loc 1 493 0
 2302 000c 08BD     		pop	{r3, pc}
 2303              	.L191:
 2304 000e 00BF     		.align	2
 2305              	.L190:
 2306 0010 00140048 		.word	1207964672
 2307              		.cfi_endproc
 2308              	.LFE174:
ARM GAS  /tmp/ccu9M1g2.s 			page 50


 2310              		.section	.text.turnOffLED,"ax",%progbits
 2311              		.align	1
 2312              		.global	turnOffLED
 2313              		.syntax unified
 2314              		.thumb
 2315              		.thumb_func
 2316              		.fpu fpv4-sp-d16
 2318              	turnOffLED:
 2319              	.LFB175:
 494:../../core/drivers/TCS3472/src/TCS3472.c **** 
 495:../../core/drivers/TCS3472/src/TCS3472.c **** void turnOffLED(){
 2320              		.loc 1 495 0
 2321              		.cfi_startproc
 2322              		@ args = 0, pretend = 0, frame = 0
 2323              		@ frame_needed = 0, uses_anonymous_args = 0
 2324 0000 08B5     		push	{r3, lr}
 2325              	.LCFI79:
 2326              		.cfi_def_cfa_offset 8
 2327              		.cfi_offset 3, -8
 2328              		.cfi_offset 14, -4
 496:../../core/drivers/TCS3472/src/TCS3472.c ****     HAL_GPIO_WritePin(OCTA_LIGHTSENSORLED_Port, OCTA_LIGHTSENSORLED_Pin, 0);
 2329              		.loc 1 496 0
 2330 0002 0022     		movs	r2, #0
 2331 0004 8021     		movs	r1, #128
 2332 0006 0248     		ldr	r0, .L194
 2333 0008 FFF7FEFF 		bl	HAL_GPIO_WritePin
 2334              	.LVL246:
 497:../../core/drivers/TCS3472/src/TCS3472.c **** }
 2335              		.loc 1 497 0
 2336 000c 08BD     		pop	{r3, pc}
 2337              	.L195:
 2338 000e 00BF     		.align	2
 2339              	.L194:
 2340 0010 00140048 		.word	1207964672
 2341              		.cfi_endproc
 2342              	.LFE175:
 2344              		.comm	P3_header,44,4
 2345              		.comm	P2_header,44,4
 2346              		.comm	P1_header,44,4
 2347              		.comm	FLASH_SPI,100,4
 2348              		.comm	P3_SPI,100,4
 2349              		.comm	P2_SPI,100,4
 2350              		.comm	P1_SPI,100,4
 2351              		.comm	P3_I2C,76,4
 2352              		.comm	P2_I2C,76,4
 2353              		.comm	P1_I2C,76,4
 2354              		.comm	common_I2C,76,4
 2355              		.comm	P3_UART,120,4
 2356              		.comm	P2_UART,120,4
 2357              		.comm	P1_UART,120,4
 2358              		.comm	BLE_UART,120,4
 2359              		.comm	USB_UART,120,4
 2360              		.comm	hiwdg,16,4
 2361              		.comm	P3_DIO6,8,4
 2362              		.comm	P3_DIO5,8,4
 2363              		.comm	P3_DIO4,8,4
 2364              		.comm	P3_DIO3,8,4
ARM GAS  /tmp/ccu9M1g2.s 			page 51


 2365              		.comm	P3_DIO2,8,4
 2366              		.comm	P3_DIO1,8,4
 2367              		.comm	P2_DIO6,8,4
 2368              		.comm	P2_DIO5,8,4
 2369              		.comm	P2_DIO4,8,4
 2370              		.comm	P2_DIO3,8,4
 2371              		.comm	P2_DIO2,8,4
 2372              		.comm	P2_DIO1,8,4
 2373              		.comm	P1_DIO6,8,4
 2374              		.comm	P1_DIO5,8,4
 2375              		.comm	P1_DIO4,8,4
 2376              		.comm	P1_DIO3,8,4
 2377              		.comm	P1_DIO2,8,4
 2378              		.comm	P1_DIO1,8,4
 2379              		.comm	hi2cLib,4,4
 2380              		.text
 2381              	.Letext0:
 2382              		.file 2 "/home/mats/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/machine/_default_type
 2383              		.file 3 "/home/mats/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/sys/_stdint.h"
 2384              		.file 4 "../../core/ST/CMSIS/Include/core_cm4.h"
 2385              		.file 5 "../../core/ST/CMSIS/Device/ST/STM32L4xx/Include/system_stm32l4xx.h"
 2386              		.file 6 "../../core/ST/CMSIS/Device/ST/STM32L4xx/Include/stm32l496xx.h"
 2387              		.file 7 "../../core/ST/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_def.h"
 2388              		.file 8 "../../core/ST/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_dma.h"
 2389              		.file 9 "../../core/ST/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_i2c.h"
 2390              		.file 10 "../../core/ST/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_iwdg.h"
 2391              		.file 11 "../../core/ST/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_spi.h"
 2392              		.file 12 "../../core/ST/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_uart.h"
 2393              		.file 13 "../../core/ST/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal.h"
 2394              		.file 14 "/home/mats/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/sys/lock.h"
 2395              		.file 15 "/home/mats/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/sys/_types.h"
 2396              		.file 16 "/home/mats/gcc-arm-none-eabi-7-2018-q2-update/lib/gcc/arm-none-eabi/7.3.1/include/stddef
 2397              		.file 17 "/home/mats/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/sys/reent.h"
 2398              		.file 18 "/home/mats/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/stdlib.h"
 2399              		.file 19 "/home/mats/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/math.h"
 2400              		.file 20 "../../core/drivers/TCS3472/inc/TCS3472.h"
 2401              		.file 21 "../../core/platform/octa/inc/gpio.h"
 2402              		.file 22 "../../core/platform/octa/inc/iwdg.h"
 2403              		.file 23 "../../core/platform/octa/inc/uart.h"
 2404              		.file 24 "../../core/platform/octa/inc/i2c.h"
 2405              		.file 25 "../../core/platform/octa/inc/spi.h"
 2406              		.file 26 "../../core/platform/octa/inc/octa.h"
 2407              		.file 27 "../../core/ST/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_gpio.h"
ARM GAS  /tmp/ccu9M1g2.s 			page 52


DEFINED SYMBOLS
                            *ABS*:0000000000000000 TCS3472.c
     /tmp/ccu9M1g2.s:18     .text.WRITE_REGISTER_TC3472:0000000000000000 $t
     /tmp/ccu9M1g2.s:25     .text.WRITE_REGISTER_TC3472:0000000000000000 WRITE_REGISTER_TC3472
     /tmp/ccu9M1g2.s:63     .text.WRITE_REGISTER_TC3472:0000000000000020 $d
                            *COM*:0000000000000004 hi2cLib
     /tmp/ccu9M1g2.s:68     .text.READ_REGISTER_TC3472:0000000000000000 $t
     /tmp/ccu9M1g2.s:75     .text.READ_REGISTER_TC3472:0000000000000000 READ_REGISTER_TC3472
     /tmp/ccu9M1g2.s:115    .text.READ_REGISTER_TC3472:0000000000000024 $d
     /tmp/ccu9M1g2.s:120    .text.writeSingleRegister:0000000000000000 $t
     /tmp/ccu9M1g2.s:127    .text.writeSingleRegister:0000000000000000 writeSingleRegister
     /tmp/ccu9M1g2.s:162    .text.writeMultipleRegisters:0000000000000000 $t
     /tmp/ccu9M1g2.s:169    .text.writeMultipleRegisters:0000000000000000 writeMultipleRegisters
     /tmp/ccu9M1g2.s:234    .text.readSingleRegister:0000000000000000 $t
     /tmp/ccu9M1g2.s:241    .text.readSingleRegister:0000000000000000 readSingleRegister
     /tmp/ccu9M1g2.s:274    .text.readMultipleRegisters:0000000000000000 $t
     /tmp/ccu9M1g2.s:281    .text.readMultipleRegisters:0000000000000000 readMultipleRegisters
     /tmp/ccu9M1g2.s:310    .text.getAllColors:0000000000000000 $t
     /tmp/ccu9M1g2.s:317    .text.getAllColors:0000000000000000 getAllColors
     /tmp/ccu9M1g2.s:374    .text.getClearData:0000000000000000 $t
     /tmp/ccu9M1g2.s:381    .text.getClearData:0000000000000000 getClearData
     /tmp/ccu9M1g2.s:419    .text.getRedData:0000000000000000 $t
     /tmp/ccu9M1g2.s:426    .text.getRedData:0000000000000000 getRedData
     /tmp/ccu9M1g2.s:464    .text.getGreenData:0000000000000000 $t
     /tmp/ccu9M1g2.s:471    .text.getGreenData:0000000000000000 getGreenData
     /tmp/ccu9M1g2.s:509    .text.getBlueData:0000000000000000 $t
     /tmp/ccu9M1g2.s:516    .text.getBlueData:0000000000000000 getBlueData
     /tmp/ccu9M1g2.s:554    .text.enablePower:0000000000000000 $t
     /tmp/ccu9M1g2.s:561    .text.enablePower:0000000000000000 enablePower
     /tmp/ccu9M1g2.s:591    .text.disablePower:0000000000000000 $t
     /tmp/ccu9M1g2.s:598    .text.disablePower:0000000000000000 disablePower
     /tmp/ccu9M1g2.s:625    .text.isPowerEnabled:0000000000000000 $t
     /tmp/ccu9M1g2.s:632    .text.isPowerEnabled:0000000000000000 isPowerEnabled
     /tmp/ccu9M1g2.s:660    .text.enableRGBC:0000000000000000 $t
     /tmp/ccu9M1g2.s:667    .text.enableRGBC:0000000000000000 enableRGBC
     /tmp/ccu9M1g2.s:697    .text.disableRGBC:0000000000000000 $t
     /tmp/ccu9M1g2.s:704    .text.disableRGBC:0000000000000000 disableRGBC
     /tmp/ccu9M1g2.s:731    .text.isRGBCEnabled:0000000000000000 $t
     /tmp/ccu9M1g2.s:738    .text.isRGBCEnabled:0000000000000000 isRGBCEnabled
     /tmp/ccu9M1g2.s:761    .text.enablePowerAndRGBC:0000000000000000 $t
     /tmp/ccu9M1g2.s:768    .text.enablePowerAndRGBC:0000000000000000 enablePowerAndRGBC
     /tmp/ccu9M1g2.s:798    .text.disablePowerAndRGBC:0000000000000000 $t
     /tmp/ccu9M1g2.s:805    .text.disablePowerAndRGBC:0000000000000000 disablePowerAndRGBC
     /tmp/ccu9M1g2.s:832    .text.enableWait:0000000000000000 $t
     /tmp/ccu9M1g2.s:839    .text.enableWait:0000000000000000 enableWait
     /tmp/ccu9M1g2.s:869    .text.disableWait:0000000000000000 $t
     /tmp/ccu9M1g2.s:876    .text.disableWait:0000000000000000 disableWait
     /tmp/ccu9M1g2.s:903    .text.isWaitEnabled:0000000000000000 $t
     /tmp/ccu9M1g2.s:910    .text.isWaitEnabled:0000000000000000 isWaitEnabled
     /tmp/ccu9M1g2.s:933    .text.enableInterrupt:0000000000000000 $t
     /tmp/ccu9M1g2.s:940    .text.enableInterrupt:0000000000000000 enableInterrupt
     /tmp/ccu9M1g2.s:970    .text.disableInterrupt:0000000000000000 $t
     /tmp/ccu9M1g2.s:977    .text.disableInterrupt:0000000000000000 disableInterrupt
     /tmp/ccu9M1g2.s:1004   .text.isInterruptEnabled:0000000000000000 $t
     /tmp/ccu9M1g2.s:1011   .text.isInterruptEnabled:0000000000000000 isInterruptEnabled
     /tmp/ccu9M1g2.s:1037   .text.readIntegrationTime:0000000000000000 $t
     /tmp/ccu9M1g2.s:1044   .text.readIntegrationTime:0000000000000000 readIntegrationTime
ARM GAS  /tmp/ccu9M1g2.s 			page 53


     /tmp/ccu9M1g2.s:1077   .text.readIntegrationTime:0000000000000028 $d
     /tmp/ccu9M1g2.s:1083   .text.readWaitTime:0000000000000000 $t
     /tmp/ccu9M1g2.s:1090   .text.readWaitTime:0000000000000000 readWaitTime
     /tmp/ccu9M1g2.s:1160   .text.readWaitTime:0000000000000058 $d
     /tmp/ccu9M1g2.s:1169   .text.readEnableRegister:0000000000000000 $t
     /tmp/ccu9M1g2.s:1176   .text.readEnableRegister:0000000000000000 readEnableRegister
     /tmp/ccu9M1g2.s:1197   .text.readLowInterruptThreshold:0000000000000000 $t
     /tmp/ccu9M1g2.s:1204   .text.readLowInterruptThreshold:0000000000000000 readLowInterruptThreshold
     /tmp/ccu9M1g2.s:1242   .text.readHighInterruptThreshold:0000000000000000 $t
     /tmp/ccu9M1g2.s:1249   .text.readHighInterruptThreshold:0000000000000000 readHighInterruptThreshold
     /tmp/ccu9M1g2.s:1287   .text.setLowInterruptThreshold:0000000000000000 $t
     /tmp/ccu9M1g2.s:1294   .text.setLowInterruptThreshold:0000000000000000 setLowInterruptThreshold
     /tmp/ccu9M1g2.s:1330   .text.setHighInterruptThreshold:0000000000000000 $t
     /tmp/ccu9M1g2.s:1337   .text.setHighInterruptThreshold:0000000000000000 setHighInterruptThreshold
     /tmp/ccu9M1g2.s:1373   .text.readInterruptPersistence:0000000000000000 $t
     /tmp/ccu9M1g2.s:1380   .text.readInterruptPersistence:0000000000000000 readInterruptPersistence
     /tmp/ccu9M1g2.s:1402   .text.readInterruptPersistence:0000000000000012 $d
     /tmp/ccu9M1g2.s:1418   .text.readInterruptPersistence:0000000000000022 $t
     /tmp/ccu9M1g2.s:1514   .text.setInterruptPersistence:0000000000000000 $t
     /tmp/ccu9M1g2.s:1521   .text.setInterruptPersistence:0000000000000000 setInterruptPersistence
     /tmp/ccu9M1g2.s:1539   .text.setInterruptPersistence:000000000000000a $d
     /tmp/ccu9M1g2.s:1699   .text.clearInterrupt:0000000000000000 $t
     /tmp/ccu9M1g2.s:1706   .text.clearInterrupt:0000000000000000 clearInterrupt
     /tmp/ccu9M1g2.s:1737   .text.readRGBCGain:0000000000000000 $t
     /tmp/ccu9M1g2.s:1744   .text.readRGBCGain:0000000000000000 readRGBCGain
     /tmp/ccu9M1g2.s:1766   .text.readRGBCGain:0000000000000012 $d
     /tmp/ccu9M1g2.s:1770   .text.readRGBCGain:0000000000000016 $t
     /tmp/ccu9M1g2.s:1809   .text.setRGBCGain:0000000000000000 $t
     /tmp/ccu9M1g2.s:1816   .text.setRGBCGain:0000000000000000 setRGBCGain
     /tmp/ccu9M1g2.s:1879   .text.getDeviceID:0000000000000000 $t
     /tmp/ccu9M1g2.s:1886   .text.getDeviceID:0000000000000000 getDeviceID
     /tmp/ccu9M1g2.s:1907   .text.readStatusRegister:0000000000000000 $t
     /tmp/ccu9M1g2.s:1914   .text.readStatusRegister:0000000000000000 readStatusRegister
     /tmp/ccu9M1g2.s:1936   .text.roundTowardsZero:0000000000000000 $t
     /tmp/ccu9M1g2.s:1943   .text.roundTowardsZero:0000000000000000 roundTowardsZero
     /tmp/ccu9M1g2.s:2004   .text.setIntegrationTime:0000000000000000 $t
     /tmp/ccu9M1g2.s:2011   .text.setIntegrationTime:0000000000000000 setIntegrationTime
     /tmp/ccu9M1g2.s:2058   .text.setIntegrationTime:0000000000000048 $d
     /tmp/ccu9M1g2.s:2065   .text.TC3472_init:0000000000000000 $t
     /tmp/ccu9M1g2.s:2072   .text.TC3472_init:0000000000000000 TC3472_init
     /tmp/ccu9M1g2.s:2099   .text.TC3472_init:0000000000000014 $d
     /tmp/ccu9M1g2.s:2108   .text.setWaitTime:0000000000000000 $t
     /tmp/ccu9M1g2.s:2115   .text.setWaitTime:0000000000000000 setWaitTime
     /tmp/ccu9M1g2.s:2262   .text.setWaitTime:00000000000000e0 $d
     /tmp/ccu9M1g2.s:2277   .text.turnOnLED:0000000000000000 $t
     /tmp/ccu9M1g2.s:2284   .text.turnOnLED:0000000000000000 turnOnLED
     /tmp/ccu9M1g2.s:2306   .text.turnOnLED:0000000000000010 $d
     /tmp/ccu9M1g2.s:2311   .text.turnOffLED:0000000000000000 $t
     /tmp/ccu9M1g2.s:2318   .text.turnOffLED:0000000000000000 turnOffLED
     /tmp/ccu9M1g2.s:2340   .text.turnOffLED:0000000000000010 $d
                            *COM*:000000000000002c P3_header
                            *COM*:000000000000002c P2_header
                            *COM*:000000000000002c P1_header
                            *COM*:0000000000000064 FLASH_SPI
                            *COM*:0000000000000064 P3_SPI
                            *COM*:0000000000000064 P2_SPI
                            *COM*:0000000000000064 P1_SPI
ARM GAS  /tmp/ccu9M1g2.s 			page 54


                            *COM*:000000000000004c P3_I2C
                            *COM*:000000000000004c P2_I2C
                            *COM*:000000000000004c P1_I2C
                            *COM*:000000000000004c common_I2C
                            *COM*:0000000000000078 P3_UART
                            *COM*:0000000000000078 P2_UART
                            *COM*:0000000000000078 P1_UART
                            *COM*:0000000000000078 BLE_UART
                            *COM*:0000000000000078 USB_UART
                            *COM*:0000000000000010 hiwdg
                            *COM*:0000000000000008 P3_DIO6
                            *COM*:0000000000000008 P3_DIO5
                            *COM*:0000000000000008 P3_DIO4
                            *COM*:0000000000000008 P3_DIO3
                            *COM*:0000000000000008 P3_DIO2
                            *COM*:0000000000000008 P3_DIO1
                            *COM*:0000000000000008 P2_DIO6
                            *COM*:0000000000000008 P2_DIO5
                            *COM*:0000000000000008 P2_DIO4
                            *COM*:0000000000000008 P2_DIO3
                            *COM*:0000000000000008 P2_DIO2
                            *COM*:0000000000000008 P2_DIO1
                            *COM*:0000000000000008 P1_DIO6
                            *COM*:0000000000000008 P1_DIO5
                            *COM*:0000000000000008 P1_DIO4
                            *COM*:0000000000000008 P1_DIO3
                            *COM*:0000000000000008 P1_DIO2
                            *COM*:0000000000000008 P1_DIO1
     /tmp/ccu9M1g2.s:1600   .text.setInterruptPersistence:0000000000000047 $d
     /tmp/ccu9M1g2.s:1600   .text.setInterruptPersistence:0000000000000048 $t

UNDEFINED SYMBOLS
HAL_I2C_Master_Transmit
HAL_I2C_Mem_Read
__aeabi_i2d
__aeabi_dmul
__aeabi_d2f
__aeabi_f2d
ceil
floor
__aeabi_ddiv
__aeabi_dcmpge
__aeabi_dcmple
__aeabi_dcmpgt
HAL_GPIO_WritePin
