m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dE:/Quartus_18.1_lite
vdecode
Z0 DXx6 sv_std 3 std 0 22 AD7iAPLo6nTIKk<N0eo=D3
Z1 !s110 1636182949
!i10b 1
!s100 Uh6=:ALX72U;F44SC?N7W2
IoYFTQQAob2F_RZ3_R4K^01
Z2 VDg1SIo80bB@j0V0VzS_@n1
Z3 !s105 Decoder_sv_unit
S1
Z4 dG:/VLSI_ASIC_IC_designs/RISC-V_with_quartus/RV32IA_decoder
Z5 w1636126399
Z6 8G:/VLSI_ASIC_IC_designs/RISC-V_with_quartus/RV32IA_decoder/Decoder.sv
Z7 FG:/VLSI_ASIC_IC_designs/RISC-V_with_quartus/RV32IA_decoder/Decoder.sv
L0 83
Z8 OV;L;10.5b;63
r1
!s85 0
31
Z9 !s108 1636182949.000000
Z10 !s107 G:/VLSI_ASIC_IC_designs/RISC-V_with_quartus/RV32IA_decoder/Decoder.sv|
Z11 !s90 -reportprogress|300|-work|work|-sv|-stats=none|G:/VLSI_ASIC_IC_designs/RISC-V_with_quartus/RV32IA_decoder/Decoder.sv|
!i113 1
Z12 o-work work -sv
Z13 tCvgOpt 0
vDecoder
R0
R1
!i10b 1
!s100 e<CZ3i?S]ljJ40R<>oXMG1
IGQYQQ@iI1```7U@B`@6Ql0
R2
R3
S1
R4
R5
R6
R7
L0 75
R8
r1
!s85 0
31
R9
R10
R11
!i113 1
R12
R13
n@decoder
