
*** Running vivado
    with args -log uart_test.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source uart_test.tcl -notrace


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source uart_test.tcl -notrace
Command: link_design -top uart_test -part xc7z020clg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/afs/ee.cooper.edu/user/d/david.yang/UART_2/UART_2.srcs/constrs_1/new/cnstr.xdc]
Finished Parsing XDC File [/afs/ee.cooper.edu/user/d/david.yang/UART_2/UART_2.srcs/constrs_1/new/cnstr.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1653.820 ; gain = 0.000 ; free physical = 1253 ; free virtual = 19351
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.76 ; elapsed = 00:00:00.68 . Memory (MB): peak = 1823.945 ; gain = 166.156 ; free physical = 1281 ; free virtual = 19378

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1730816ae

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2189.938 ; gain = 365.992 ; free physical = 700 ; free virtual = 18796

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1730816ae

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2305.875 ; gain = 0.000 ; free physical = 464 ; free virtual = 18560
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1730816ae

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2305.875 ; gain = 0.000 ; free physical = 463 ; free virtual = 18559
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 184e47bc1

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2305.875 ; gain = 0.000 ; free physical = 463 ; free virtual = 18559
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 184e47bc1

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2305.875 ; gain = 0.000 ; free physical = 463 ; free virtual = 18559
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 184e47bc1

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2305.875 ; gain = 0.000 ; free physical = 463 ; free virtual = 18559
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 184e47bc1

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2305.875 ; gain = 0.000 ; free physical = 463 ; free virtual = 18559
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2305.875 ; gain = 0.000 ; free physical = 463 ; free virtual = 18559
Ending Logic Optimization Task | Checksum: 11eb7da42

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2305.875 ; gain = 0.000 ; free physical = 462 ; free virtual = 18557

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 11eb7da42

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2305.875 ; gain = 0.000 ; free physical = 461 ; free virtual = 18557

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 11eb7da42

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2305.875 ; gain = 0.000 ; free physical = 461 ; free virtual = 18557

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2305.875 ; gain = 0.000 ; free physical = 461 ; free virtual = 18557
Ending Netlist Obfuscation Task | Checksum: 11eb7da42

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2305.875 ; gain = 0.000 ; free physical = 461 ; free virtual = 18557
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2305.875 ; gain = 648.086 ; free physical = 461 ; free virtual = 18557
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2305.875 ; gain = 0.000 ; free physical = 461 ; free virtual = 18557
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/afs/ee.cooper.edu/user/d/david.yang/UART_2/UART_2.runs/impl_1/uart_test_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file uart_test_drc_opted.rpt -pb uart_test_drc_opted.pb -rpx uart_test_drc_opted.rpx
Command: report_drc -file uart_test_drc_opted.rpt -pb uart_test_drc_opted.pb -rpx uart_test_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/xilinx/Vivado/2019.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /afs/ee.cooper.edu/user/d/david.yang/UART_2/UART_2.runs/impl_1/uart_test_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2396.656 ; gain = 0.000 ; free physical = 400 ; free virtual = 18498
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: a4c67d8b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2396.656 ; gain = 0.000 ; free physical = 400 ; free virtual = 18498
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2396.656 ; gain = 0.000 ; free physical = 400 ; free virtual = 18498

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: f1b09b39

Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2396.656 ; gain = 0.000 ; free physical = 382 ; free virtual = 18480

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1b54da4c3

Time (s): cpu = 00:00:00.68 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2396.656 ; gain = 0.000 ; free physical = 382 ; free virtual = 18480

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1b54da4c3

Time (s): cpu = 00:00:00.69 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2396.656 ; gain = 0.000 ; free physical = 382 ; free virtual = 18480
Phase 1 Placer Initialization | Checksum: 1b54da4c3

Time (s): cpu = 00:00:00.69 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2396.656 ; gain = 0.000 ; free physical = 382 ; free virtual = 18480

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1b54da4c3

Time (s): cpu = 00:00:00.69 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2396.656 ; gain = 0.000 ; free physical = 381 ; free virtual = 18479

Phase 2.2 Global Placement Core
WARNING: [Place 46-29] place_design is not in timing mode. Skip physical synthesis in placer
Phase 2.2 Global Placement Core | Checksum: 174a9eec9

Time (s): cpu = 00:00:05 ; elapsed = 00:00:00.76 . Memory (MB): peak = 2396.656 ; gain = 0.000 ; free physical = 328 ; free virtual = 18427
Phase 2 Global Placement | Checksum: 174a9eec9

Time (s): cpu = 00:00:05 ; elapsed = 00:00:00.77 . Memory (MB): peak = 2396.656 ; gain = 0.000 ; free physical = 328 ; free virtual = 18427

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 174a9eec9

Time (s): cpu = 00:00:05 ; elapsed = 00:00:00.77 . Memory (MB): peak = 2396.656 ; gain = 0.000 ; free physical = 328 ; free virtual = 18426

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 19a720dfe

Time (s): cpu = 00:00:05 ; elapsed = 00:00:00.77 . Memory (MB): peak = 2396.656 ; gain = 0.000 ; free physical = 328 ; free virtual = 18426

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 2150bad61

Time (s): cpu = 00:00:05 ; elapsed = 00:00:00.78 . Memory (MB): peak = 2396.656 ; gain = 0.000 ; free physical = 328 ; free virtual = 18426

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 2150bad61

Time (s): cpu = 00:00:05 ; elapsed = 00:00:00.78 . Memory (MB): peak = 2396.656 ; gain = 0.000 ; free physical = 328 ; free virtual = 18426

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1c7538e2a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:00.87 . Memory (MB): peak = 2396.656 ; gain = 0.000 ; free physical = 332 ; free virtual = 18430

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1c7538e2a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:00.88 . Memory (MB): peak = 2396.656 ; gain = 0.000 ; free physical = 338 ; free virtual = 18436

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1c7538e2a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:00.88 . Memory (MB): peak = 2396.656 ; gain = 0.000 ; free physical = 338 ; free virtual = 18436
Phase 3 Detail Placement | Checksum: 1c7538e2a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:00.88 . Memory (MB): peak = 2396.656 ; gain = 0.000 ; free physical = 338 ; free virtual = 18436

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 1c7538e2a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:00.88 . Memory (MB): peak = 2396.656 ; gain = 0.000 ; free physical = 338 ; free virtual = 18436

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1c7538e2a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:00.89 . Memory (MB): peak = 2396.656 ; gain = 0.000 ; free physical = 339 ; free virtual = 18437

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1c7538e2a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:00.89 . Memory (MB): peak = 2396.656 ; gain = 0.000 ; free physical = 339 ; free virtual = 18437

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2396.656 ; gain = 0.000 ; free physical = 339 ; free virtual = 18437
Phase 4.4 Final Placement Cleanup | Checksum: 1c8488e09

Time (s): cpu = 00:00:05 ; elapsed = 00:00:00.89 . Memory (MB): peak = 2396.656 ; gain = 0.000 ; free physical = 339 ; free virtual = 18437
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1c8488e09

Time (s): cpu = 00:00:05 ; elapsed = 00:00:00.89 . Memory (MB): peak = 2396.656 ; gain = 0.000 ; free physical = 339 ; free virtual = 18437
Ending Placer Task | Checksum: c9c0e568

Time (s): cpu = 00:00:05 ; elapsed = 00:00:00.89 . Memory (MB): peak = 2396.656 ; gain = 0.000 ; free physical = 339 ; free virtual = 18437
INFO: [Common 17-83] Releasing license: Implementation
41 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2396.656 ; gain = 0.000 ; free physical = 355 ; free virtual = 18453
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2396.656 ; gain = 0.000 ; free physical = 351 ; free virtual = 18452
INFO: [Common 17-1381] The checkpoint '/afs/ee.cooper.edu/user/d/david.yang/UART_2/UART_2.runs/impl_1/uart_test_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file uart_test_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2396.656 ; gain = 0.000 ; free physical = 278 ; free virtual = 18377
INFO: [runtcl-4] Executing : report_utilization -file uart_test_utilization_placed.rpt -pb uart_test_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file uart_test_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2396.656 ; gain = 0.000 ; free physical = 283 ; free virtual = 18382
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 5f24f7e5 ConstDB: 0 ShapeSum: 6a9bed83 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: e7822c6f

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2472.035 ; gain = 0.000 ; free physical = 839 ; free virtual = 18855
Post Restoration Checksum: NetGraph: 6d16f9d NumContArr: e0b0bcd2 Constraints: 0 Timing: 0

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: e7822c6f

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2483.020 ; gain = 10.984 ; free physical = 804 ; free virtual = 18821

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: e7822c6f

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2483.020 ; gain = 10.984 ; free physical = 804 ; free virtual = 18821
 Number of Nodes with overlaps = 0
Phase 2 Router Initialization | Checksum: b54eed38

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2495.074 ; gain = 23.039 ; free physical = 793 ; free virtual = 18810

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 136
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 136
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 2aa9fefb

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2504.805 ; gain = 32.770 ; free physical = 795 ; free virtual = 18811

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: 118dc3abe

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2504.805 ; gain = 32.770 ; free physical = 795 ; free virtual = 18811
Phase 4 Rip-up And Reroute | Checksum: 118dc3abe

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2504.805 ; gain = 32.770 ; free physical = 795 ; free virtual = 18811

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: 118dc3abe

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2504.805 ; gain = 32.770 ; free physical = 795 ; free virtual = 18810

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: 118dc3abe

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2504.805 ; gain = 32.770 ; free physical = 795 ; free virtual = 18810
Phase 6 Post Hold Fix | Checksum: 118dc3abe

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2504.805 ; gain = 32.770 ; free physical = 795 ; free virtual = 18810

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00890546 %
  Global Horizontal Routing Utilization  = 0.00929682 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 9.90991%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 8.10811%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 10.2941%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 10.2941%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 118dc3abe

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2504.805 ; gain = 32.770 ; free physical = 795 ; free virtual = 18810

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 118dc3abe

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2504.805 ; gain = 32.770 ; free physical = 794 ; free virtual = 18810

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 15b234c3f

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2504.805 ; gain = 32.770 ; free physical = 794 ; free virtual = 18810
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2504.805 ; gain = 32.770 ; free physical = 830 ; free virtual = 18846

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
53 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2504.805 ; gain = 108.148 ; free physical = 830 ; free virtual = 18846
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2504.805 ; gain = 0.000 ; free physical = 830 ; free virtual = 18846
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2504.805 ; gain = 0.000 ; free physical = 828 ; free virtual = 18846
INFO: [Common 17-1381] The checkpoint '/afs/ee.cooper.edu/user/d/david.yang/UART_2/UART_2.runs/impl_1/uart_test_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file uart_test_drc_routed.rpt -pb uart_test_drc_routed.pb -rpx uart_test_drc_routed.rpx
Command: report_drc -file uart_test_drc_routed.rpt -pb uart_test_drc_routed.pb -rpx uart_test_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /afs/ee.cooper.edu/user/d/david.yang/UART_2/UART_2.runs/impl_1/uart_test_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file uart_test_methodology_drc_routed.rpt -pb uart_test_methodology_drc_routed.pb -rpx uart_test_methodology_drc_routed.rpx
Command: report_methodology -file uart_test_methodology_drc_routed.rpt -pb uart_test_methodology_drc_routed.pb -rpx uart_test_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /afs/ee.cooper.edu/user/d/david.yang/UART_2/UART_2.runs/impl_1/uart_test_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file uart_test_power_routed.rpt -pb uart_test_power_summary_routed.pb -rpx uart_test_power_routed.rpx
Command: report_power -file uart_test_power_routed.rpt -pb uart_test_power_summary_routed.pb -rpx uart_test_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
64 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file uart_test_route_status.rpt -pb uart_test_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file uart_test_timing_summary_routed.rpt -pb uart_test_timing_summary_routed.pb -rpx uart_test_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [runtcl-4] Executing : report_incremental_reuse -file uart_test_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file uart_test_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file uart_test_bus_skew_routed.rpt -pb uart_test_bus_skew_routed.pb -rpx uart_test_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Fri Dec 10 14:15:42 2021...

*** Running vivado
    with args -log uart_test.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source uart_test.tcl -notrace


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source uart_test.tcl -notrace
Command: open_checkpoint uart_test_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1367.508 ; gain = 0.000 ; free physical = 1882 ; free virtual = 19906
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.11 . Memory (MB): peak = 1590.789 ; gain = 23.812 ; free physical = 1548 ; free virtual = 19566
Restored from archive | CPU: 0.110000 secs | Memory: 1.235046 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.11 . Memory (MB): peak = 1590.789 ; gain = 23.812 ; free physical = 1548 ; free virtual = 19566
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1590.789 ; gain = 0.000 ; free physical = 1549 ; free virtual = 19567
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2019.1 (64-bit) build 2552052
Command: write_bitstream -force uart_test.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/xilinx/Vivado/2019.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
ERROR: [DRC NSTD-1] Unspecified I/O Standard: 25 out of 25 logical ports use I/O standard (IOSTANDARD) value 'DEFAULT', instead of a user assigned specific value. This may cause I/O contention or incompatibility with the board power or connectivity affecting performance, signal integrity or in extreme cases cause damage to the device or the components to which it is connected. To correct this violation, specify all I/O standards. This design will fail to generate a bitstream unless all logical ports have a user specified I/O standard value defined. To allow bitstream creation with unspecified I/O standard values (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks NSTD-1].  NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. Problem ports: an[3:0], btn[0], led[7:0], sseg[7:0], clk, reset, rx, and tx.
ERROR: [DRC UCIO-1] Unconstrained Logical Port: 25 out of 25 logical ports have no user assigned specific location constraint (LOC). This may cause I/O contention or incompatibility with the board power or connectivity affecting performance, signal integrity or in extreme cases cause damage to the device or the components to which it is connected. To correct this violation, specify all pin locations. This design will fail to generate a bitstream unless all logical ports have a user specified site LOC constraint defined.  To allow bitstream creation with unspecified pin locations (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks UCIO-1].  NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run.  Problem ports: an[3:0], btn[0], led[7:0], sseg[7:0], clk, reset, rx, and tx.
WARNING: [DRC ZPS7-1] PS7 block required: The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
INFO: [Vivado 12-3199] DRC finished with 2 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
ERROR: [Vivado 12-1345] Error(s) found during DRC. Bitgen not run.
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 1 Warnings, 0 Critical Warnings and 3 Errors encountered.
write_bitstream failed
ERROR: [Common 17-39] 'write_bitstream' failed due to earlier errors.

INFO: [Common 17-206] Exiting Vivado at Fri Dec 10 14:16:44 2021...
