

================================================================
== Vivado HLS Report for 'matrixmul_1D_rev2'
================================================================
* Date:           Fri Jun  3 14:51:24 2022

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        HW2_2_HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.508|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  6357475|  6357475|  6357475|  6357475|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                 |      Latency      | Iteration|  Initiation Interval  |  Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- memset_A       |    16383|    16383|         1|          -|          -|  16384|    no    |
        |- memset_B       |    16383|    16383|         1|          -|          -|  16384|    no    |
        |- Loop 3         |      112|      112|        16|          -|          -|      7|    no    |
        | + Loop 3.1      |       14|       14|         2|          -|          -|      7|    no    |
        |- Loop 4         |      112|      112|        16|          -|          -|      7|    no    |
        | + Loop 4.1      |       14|       14|         2|          -|          -|      7|    no    |
        |- Loop 5         |  6324480|  6324480|     49410|          -|          -|    128|    no    |
        | + Loop 5.1      |    49408|    49408|       386|          -|          -|    128|    no    |
        |  ++ Loop 5.1.1  |      384|      384|         3|          -|          -|    128|    no    |
        +-----------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      1|       -|      -|
|Expression       |        -|      -|       0|    303|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |       16|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    239|
|Register         |        -|      -|     177|      -|
+-----------------+---------+-------+--------+-------+
|Total            |       16|      1|     177|    542|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        5|   ~0  |   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +-------------------------+----------------------+--------------+
    |         Instance        |        Module        |  Expression  |
    +-------------------------+----------------------+--------------+
    |matrixmul_1D_rev2bkb_U1  |matrixmul_1D_rev2bkb  | i0 + i1 * i2 |
    +-------------------------+----------------------+--------------+

    * Memory: 
    +-------+---------------------+---------+---+----+-------+-----+------+-------------+
    | Memory|        Module       | BRAM_18K| FF| LUT| Words | Bits| Banks| W*Bits*Banks|
    +-------+---------------------+---------+---+----+-------+-----+------+-------------+
    |A_U    |matrixmul_1D_rev2_A  |        8|  0|   0|  16384|    8|     1|       131072|
    |B_U    |matrixmul_1D_rev2_A  |        8|  0|   0|  16384|    8|     1|       131072|
    +-------+---------------------+---------+---+----+-------+-----+------+-------------+
    |Total  |                     |       16|  0|   0|  32768|   16|     2|       262144|
    +-------+---------------------+---------+---+----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_314_p2         |     +    |      0|  0|  12|           3|           1|
    |i_2_fu_353_p2         |     +    |      0|  0|  12|           3|           1|
    |i_3_fu_422_p2         |     +    |      0|  0|  15|           8|           1|
    |indvarinc1_fu_291_p2  |     +    |      0|  0|  19|          14|           1|
    |indvarinc_fu_274_p2   |     +    |      0|  0|  19|          14|           1|
    |j_1_fu_326_p2         |     +    |      0|  0|  12|           3|           1|
    |j_2_fu_373_p2         |     +    |      0|  0|  12|           3|           1|
    |j_3_fu_450_p2         |     +    |      0|  0|  15|           8|           1|
    |k_1_fu_466_p2         |     +    |      0|  0|  15|           8|           1|
    |tmp_11_fu_509_p2      |     +    |      0|  0|  19|          14|          14|
    |tmp_13_fu_472_p2      |     +    |      0|  0|  19|          14|          14|
    |tmp_16_fu_494_p2      |     +    |      0|  0|  19|          14|          14|
    |tmp_9_fu_391_p2       |     +    |      0|  0|  14|          10|          10|
    |exitcond3_fu_367_p2   |   icmp   |      0|  0|   9|           3|           2|
    |exitcond4_fu_347_p2   |   icmp   |      0|  0|   9|           3|           2|
    |exitcond5_fu_320_p2   |   icmp   |      0|  0|   9|           3|           2|
    |exitcond6_fu_308_p2   |   icmp   |      0|  0|   9|           3|           2|
    |exitcond7_fu_460_p2   |   icmp   |      0|  0|  13|           8|           9|
    |exitcond9_fu_444_p2   |   icmp   |      0|  0|  13|           8|           9|
    |exitcond_fu_416_p2    |   icmp   |      0|  0|  13|           8|           9|
    |tmp_1_fu_285_p2       |   icmp   |      0|  0|  13|          14|           2|
    |tmp_3_fu_302_p2       |   icmp   |      0|  0|  13|          14|           2|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0| 303|         180|         100|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |A_address0        |  21|          4|   14|         56|
    |A_d0              |  15|          3|    8|         24|
    |B_address0        |  21|          4|   14|         56|
    |B_d0              |  15|          3|    8|         24|
    |Input_r_address0  |  15|          3|   15|         45|
    |ap_NS_fsm         |  62|         15|    1|         15|
    |i1_reg_205        |   9|          2|    3|          6|
    |i6_reg_229        |   9|          2|    8|         16|
    |i_reg_182         |   9|          2|    3|          6|
    |invdar1_reg_171   |   9|          2|   14|         28|
    |invdar_reg_160    |   9|          2|   14|         28|
    |j2_reg_217        |   9|          2|    3|          6|
    |j7_reg_240        |   9|          2|    8|         16|
    |j_reg_194         |   9|          2|    3|          6|
    |k_reg_263         |   9|          2|    8|         16|
    |sum_reg_251       |   9|          2|   23|         46|
    +------------------+----+-----------+-----+-----------+
    |Total             | 239|         52|  147|        394|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------+----+----+-----+-----------+
    |       Name       | FF | LUT| Bits| Const Bits|
    +------------------+----+----+-----+-----------+
    |A_load_reg_646    |   8|   0|    8|          0|
    |B_load_reg_651    |   8|   0|    8|          0|
    |ap_CS_fsm         |  14|   0|   14|          0|
    |i1_reg_205        |   3|   0|    3|          0|
    |i6_reg_229        |   8|   0|    8|          0|
    |i_1_reg_551       |   3|   0|    3|          0|
    |i_2_reg_577       |   3|   0|    3|          0|
    |i_3_reg_603       |   8|   0|    8|          0|
    |i_reg_182         |   3|   0|    3|          0|
    |invdar1_reg_171   |  14|   0|   14|          0|
    |invdar_reg_160    |  14|   0|   14|          0|
    |j2_reg_217        |   3|   0|    3|          0|
    |j7_cast3_reg_614  |   8|   0|   14|          6|
    |j7_reg_240        |   8|   0|    8|          0|
    |j_1_reg_559       |   3|   0|    3|          0|
    |j_2_reg_590       |   3|   0|    3|          0|
    |j_3_reg_623       |   8|   0|    8|          0|
    |j_reg_194         |   3|   0|    3|          0|
    |k_1_reg_631       |   8|   0|    8|          0|
    |k_reg_263         |   8|   0|    8|          0|
    |sum_reg_251       |  23|   0|   23|          0|
    |tmp_5_reg_582     |   3|   0|   10|          7|
    |tmp_8_reg_564     |   6|   0|   64|         58|
    |tmp_s_reg_608     |   7|   0|   14|          7|
    +------------------+----+----+-----+-----------+
    |Total             | 177|   0|  255|         78|
    +------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+-------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+------------------+-----+-----+------------+-------------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs | matrixmul_1D_rev2 | return value |
|ap_rst            |  in |    1| ap_ctrl_hs | matrixmul_1D_rev2 | return value |
|ap_start          |  in |    1| ap_ctrl_hs | matrixmul_1D_rev2 | return value |
|ap_done           | out |    1| ap_ctrl_hs | matrixmul_1D_rev2 | return value |
|ap_idle           | out |    1| ap_ctrl_hs | matrixmul_1D_rev2 | return value |
|ap_ready          | out |    1| ap_ctrl_hs | matrixmul_1D_rev2 | return value |
|Input_r_address0  | out |   15|  ap_memory |      Input_r      |     array    |
|Input_r_ce0       | out |    1|  ap_memory |      Input_r      |     array    |
|Input_r_q0        |  in |    8|  ap_memory |      Input_r      |     array    |
|AB_address0       | out |   14|  ap_memory |         AB        |     array    |
|AB_ce0            | out |    1|  ap_memory |         AB        |     array    |
|AB_we0            | out |    1|  ap_memory |         AB        |     array    |
|AB_d0             | out |   32|  ap_memory |         AB        |     array    |
+------------------+-----+-----+------------+-------------------+--------------+

