#! /usr/local/Cellar/icarus-verilog/10.2_1/bin/vvp
:ivl_version "10.2 (stable)" "(v10_2)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fd76dd06990 .scope module, "tb_lab" "tb_lab" 2 4;
 .timescale -9 -12;
v0x7fd76dd28cb0_0 .var "CLK", 0 0;
v0x7fd76dd28d70_0 .var/s "correct_ans", 64 0;
v0x7fd76dd28e00_0 .var "count", 5 0;
v0x7fd76dd28e90_0 .var "error", 0 0;
v0x7fd76dd28f30_0 .var "in_a", 31 0;
v0x7fd76dd29010_0 .var "in_b", 31 0;
v0x7fd76dd290c0_0 .net "out", 63 0, v0x7fd76dd287a0_0;  1 drivers
v0x7fd76dd29170_0 .net "out_valid", 0 0, v0x7fd76dd28890_0;  1 drivers
v0x7fd76dd29220_0 .var "reset", 0 0;
v0x7fd76dd29350_0 .var "state", 1 0;
v0x7fd76dd293e0_0 .var/s "temp_a", 63 0;
v0x7fd76dd29470_0 .var/s "temp_b", 63 0;
S_0x7fd76dd00090 .scope module, "m1" "lab" 2 19, 3 2 0, S_0x7fd76dd06990;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK"
    .port_info 1 /INPUT 1 "RST"
    .port_info 2 /INPUT 32 "in_a"
    .port_info 3 /INPUT 32 "in_b"
    .port_info 4 /OUTPUT 64 "Product"
    .port_info 5 /OUTPUT 1 "Product_Valid"
    .port_info 6 /INPUT 2 "state"
v0x7fd76dd18f20_0 .net "CLK", 0 0, v0x7fd76dd28cb0_0;  1 drivers
v0x7fd76dd285b0_0 .var "Counter", 6 0;
v0x7fd76dd28650_0 .var "Mplicand", 31 0;
v0x7fd76dd28700_0 .var "Mythicalbit", 0 0;
v0x7fd76dd287a0_0 .var/s "Product", 63 0;
v0x7fd76dd28890_0 .var "Product_Valid", 0 0;
v0x7fd76dd28930_0 .net "RST", 0 0, v0x7fd76dd29220_0;  1 drivers
v0x7fd76dd289d0_0 .net/s "in_a", 31 0, v0x7fd76dd28f30_0;  1 drivers
v0x7fd76dd28a80_0 .net/s "in_b", 31 0, v0x7fd76dd29010_0;  1 drivers
v0x7fd76dd28b90_0 .net "state", 1 0, v0x7fd76dd29350_0;  1 drivers
E_0x7fd76dd18490 .event posedge, v0x7fd76dd28930_0, v0x7fd76dd18f20_0;
    .scope S_0x7fd76dd00090;
T_0 ;
    %wait E_0x7fd76dd18490;
    %load/vec4 v0x7fd76dd28930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x7fd76dd285b0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7fd76dd285b0_0;
    %addi 1, 0, 7;
    %assign/vec4 v0x7fd76dd285b0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fd76dd00090;
T_1 ;
    %wait E_0x7fd76dd18490;
    %load/vec4 v0x7fd76dd28930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x7fd76dd287a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fd76dd28650_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd76dd28700_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7fd76dd285b0_0;
    %cmpi/e 0, 0, 7;
    %jmp/0xz  T_1.2, 4;
    %load/vec4 v0x7fd76dd28b90_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_1.4, 4;
    %load/vec4 v0x7fd76dd289d0_0;
    %assign/vec4 v0x7fd76dd28650_0, 0;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x7fd76dd28a80_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7fd76dd287a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd76dd28700_0, 0;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v0x7fd76dd28b90_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_1.6, 4;
    %load/vec4 v0x7fd76dd289d0_0;
    %assign/vec4 v0x7fd76dd28650_0, 0;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x7fd76dd289d0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7fd76dd287a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd76dd28700_0, 0;
    %jmp T_1.7;
T_1.6 ;
    %load/vec4 v0x7fd76dd28b90_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_1.8, 4;
    %load/vec4 v0x7fd76dd28a80_0;
    %assign/vec4 v0x7fd76dd28650_0, 0;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x7fd76dd28a80_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7fd76dd287a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd76dd28700_0, 0;
T_1.8 ;
T_1.7 ;
T_1.5 ;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x7fd76dd285b0_0;
    %cmpi/u 32, 0, 7;
    %flag_or 5, 4;
    %jmp/0xz  T_1.10, 5;
    %load/vec4 v0x7fd76dd287a0_0;
    %parti/s 1, 0, 2;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fd76dd28700_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.12, 8;
    %load/vec4 v0x7fd76dd287a0_0;
    %load/vec4 v0x7fd76dd28650_0;
    %concati/vec4 0, 0, 32;
    %add;
    %store/vec4 v0x7fd76dd287a0_0, 0, 64;
T_1.12 ;
    %load/vec4 v0x7fd76dd287a0_0;
    %parti/s 1, 0, 2;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fd76dd28700_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.14, 8;
    %load/vec4 v0x7fd76dd287a0_0;
    %load/vec4 v0x7fd76dd28650_0;
    %concati/vec4 0, 0, 32;
    %sub;
    %store/vec4 v0x7fd76dd287a0_0, 0, 64;
T_1.14 ;
    %load/vec4 v0x7fd76dd287a0_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0x7fd76dd28700_0, 0, 1;
    %load/vec4 v0x7fd76dd287a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %store/vec4 v0x7fd76dd287a0_0, 0, 64;
T_1.10 ;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fd76dd00090;
T_2 ;
    %wait E_0x7fd76dd18490;
    %load/vec4 v0x7fd76dd28930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd76dd28890_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x7fd76dd285b0_0;
    %cmpi/e 32, 0, 7;
    %jmp/0xz  T_2.2, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fd76dd28890_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd76dd28890_0, 0;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7fd76dd06990;
T_3 ;
    %vpi_call 2 22 "$dumpfile", "lab10.vcd" {0 0 0};
    %vpi_call 2 23 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd76dd28cb0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd76dd29220_0, 0, 1;
    %pushi/vec4 30, 0, 64;
    %store/vec4 v0x7fd76dd293e0_0, 0, 64;
    %pushi/vec4 90, 0, 64;
    %store/vec4 v0x7fd76dd29470_0, 0, 64;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7fd76dd29350_0, 0, 2;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd76dd29220_0, 0, 1;
    %delay 680000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd76dd29220_0, 0, 1;
    %pushi/vec4 30, 0, 64;
    %store/vec4 v0x7fd76dd293e0_0, 0, 64;
    %pushi/vec4 4294967295, 0, 32;
    %concati/vec4 4294967206, 0, 32;
    %store/vec4 v0x7fd76dd29470_0, 0, 64;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fd76dd29350_0, 0, 2;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd76dd29220_0, 0, 1;
    %delay 680000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd76dd29220_0, 0, 1;
    %pushi/vec4 4294967295, 0, 32;
    %concati/vec4 4294967266, 0, 32;
    %store/vec4 v0x7fd76dd293e0_0, 0, 64;
    %pushi/vec4 90, 0, 64;
    %store/vec4 v0x7fd76dd29470_0, 0, 64;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fd76dd29350_0, 0, 2;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd76dd29220_0, 0, 1;
    %delay 680000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd76dd29220_0, 0, 1;
    %pushi/vec4 4294967295, 0, 32;
    %concati/vec4 4294967266, 0, 32;
    %store/vec4 v0x7fd76dd293e0_0, 0, 64;
    %pushi/vec4 4294967295, 0, 32;
    %concati/vec4 4294967206, 0, 32;
    %store/vec4 v0x7fd76dd29470_0, 0, 64;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7fd76dd29350_0, 0, 2;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd76dd29220_0, 0, 1;
    %delay 680000, 0;
    %vpi_call 2 65 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x7fd76dd06990;
T_4 ;
    %delay 10000, 0;
    %load/vec4 v0x7fd76dd28cb0_0;
    %inv;
    %store/vec4 v0x7fd76dd28cb0_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7fd76dd06990;
T_5 ;
    %wait E_0x7fd76dd18490;
    %load/vec4 v0x7fd76dd29220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x7fd76dd28e00_0, 0;
    %load/vec4 v0x7fd76dd293e0_0;
    %pad/s 32;
    %assign/vec4 v0x7fd76dd28f30_0, 0;
    %load/vec4 v0x7fd76dd29470_0;
    %pad/s 32;
    %assign/vec4 v0x7fd76dd29010_0, 0;
    %pushi/vec4 0, 0, 65;
    %assign/vec4 v0x7fd76dd28d70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd76dd28e90_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x7fd76dd29350_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_5.2, 4;
    %load/vec4 v0x7fd76dd293e0_0;
    %pad/s 65;
    %load/vec4 v0x7fd76dd29470_0;
    %pad/s 65;
    %mul;
    %assign/vec4 v0x7fd76dd28d70_0, 0;
T_5.2 ;
    %load/vec4 v0x7fd76dd29350_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_5.4, 4;
    %load/vec4 v0x7fd76dd293e0_0;
    %pad/s 65;
    %load/vec4 v0x7fd76dd293e0_0;
    %pad/s 65;
    %mul;
    %assign/vec4 v0x7fd76dd28d70_0, 0;
T_5.4 ;
    %load/vec4 v0x7fd76dd29350_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_5.6, 4;
    %load/vec4 v0x7fd76dd29470_0;
    %pad/s 65;
    %load/vec4 v0x7fd76dd29470_0;
    %pad/s 65;
    %mul;
    %assign/vec4 v0x7fd76dd28d70_0, 0;
T_5.6 ;
    %load/vec4 v0x7fd76dd28e00_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x7fd76dd28e00_0, 0;
    %load/vec4 v0x7fd76dd29170_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.8, 4;
    %load/vec4 v0x7fd76dd290c0_0;
    %pad/s 65;
    %load/vec4 v0x7fd76dd28d70_0;
    %cmp/ne;
    %jmp/0xz  T_5.10, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fd76dd28e90_0, 0;
    %vpi_call 2 95 "$display" {0 0 0};
    %vpi_call 2 96 "$display", "// Fail //" {0 0 0};
    %vpi_call 2 97 "$display", "//%d * %d = ?", v0x7fd76dd293e0_0, v0x7fd76dd29470_0 {0 0 0};
    %load/vec4 v0x7fd76dd290c0_0;
    %vpi_call 2 98 "$display", "//your answer is %d, but correct answer is %d\012", S<0,vec4,s64>, v0x7fd76dd28d70_0 {1 0 0};
    %jmp T_5.11;
T_5.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd76dd28e90_0, 0;
    %vpi_call 2 105 "$display" {0 0 0};
    %vpi_call 2 106 "$display", "// Successful //" {0 0 0};
    %vpi_call 2 107 "$display", "//%d * %d = ?", v0x7fd76dd293e0_0, v0x7fd76dd29470_0 {0 0 0};
    %load/vec4 v0x7fd76dd290c0_0;
    %vpi_call 2 108 "$display", "//your answer is %d,  correct answer is %d\012", S<0,vec4,s64>, v0x7fd76dd28d70_0 {1 0 0};
T_5.11 ;
T_5.8 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb32mpy_booth_demo.v";
    "./32mpy_booth.v";
