[
    {
        "ports": [
            {
                "direction": "Input",
                "name": "clock0",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "WIRE"
            },
            {
                "direction": "Input",
                "name": "reset",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "WIRE"
            },
            {
                "direction": "Input",
                "name": "read",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "WIRE"
            },
            {
                "direction": "Input",
                "name": "write",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "WIRE"
            },
            {
                "direction": "Input",
                "name": "write_data",
                "range": {
                    "lsb": 0,
                    "msb": 35
                },
                "type": "WIRE"
            },
            {
                "direction": "Output",
                "name": "empty",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "WIRE"
            },
            {
                "direction": "Output",
                "name": "full",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "WIRE"
            },
            {
                "direction": "Output",
                "name": "read_data",
                "range": {
                    "lsb": 0,
                    "msb": 35
                },
                "type": "WIRE"
            }
        ],
        "topModule": "fifo_bram_sync"
    }
]
