
*** Running vivado
    with args -log bd_0_hls_inst_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_hls_inst_0.tcl


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source bd_0_hls_inst_0.tcl -notrace
INFO: Dispatch client connection id - 37975
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nghielme/PycharmProjects/thesis-project/addmul/mul_fixed/mul_fixed_xilinx/mul_fixed_xilinx_solution/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_0_hls_inst_0
Command: synth_design -top bd_0_hls_inst_0 -part xc7z020clg400-1 -directive sdx_optimization_effort_high -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 542880
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/opt/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2447.898 ; gain = 361.797 ; free physical = 34621 ; free virtual = 49557
Synthesis current peak Physical Memory [PSS] (MB): peak = 1721.106; parent = 1568.361; children = 152.745
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3454.652; parent = 2454.840; children = 999.812
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [/home/nghielme/PycharmProjects/thesis-project/addmul/mul_fixed/mul_fixed_xilinx/mul_fixed_xilinx_solution/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'mul_fixed_top' [/home/nghielme/PycharmProjects/thesis-project/addmul/mul_fixed/mul_fixed_xilinx/mul_fixed_xilinx_solution/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/470a/hdl/verilog/mul_fixed_top.v:10]
INFO: [Synth 8-6157] synthesizing module 'mul_fixed_top_ref_tmp1_i_RAM_AUTO_1R1W' [/home/nghielme/PycharmProjects/thesis-project/addmul/mul_fixed/mul_fixed_xilinx/mul_fixed_xilinx_solution/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/470a/hdl/verilog/mul_fixed_top_ref_tmp1_i_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'mul_fixed_top_ref_tmp1_i_RAM_AUTO_1R1W' (0#1) [/home/nghielme/PycharmProjects/thesis-project/addmul/mul_fixed/mul_fixed_xilinx/mul_fixed_xilinx_solution/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/470a/hdl/verilog/mul_fixed_top_ref_tmp1_i_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'mul_fixed_top_operator_mul_281_127_true_0_0' [/home/nghielme/PycharmProjects/thesis-project/addmul/mul_fixed/mul_fixed_xilinx/mul_fixed_xilinx_solution/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/470a/hdl/verilog/mul_fixed_top_operator_mul_281_127_true_0_0.v:10]
INFO: [Synth 8-6157] synthesizing module 'mul_fixed_top_operator_281_127_true_0_0_Pipeline_1' [/home/nghielme/PycharmProjects/thesis-project/addmul/mul_fixed/mul_fixed_xilinx/mul_fixed_xilinx_solution/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/470a/hdl/verilog/mul_fixed_top_operator_281_127_true_0_0_Pipeline_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'mul_fixed_top_flow_control_loop_pipe_sequential_init' [/home/nghielme/PycharmProjects/thesis-project/addmul/mul_fixed/mul_fixed_xilinx/mul_fixed_xilinx_solution/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/470a/hdl/verilog/mul_fixed_top_flow_control_loop_pipe_sequential_init.v:9]
INFO: [Synth 8-6155] done synthesizing module 'mul_fixed_top_flow_control_loop_pipe_sequential_init' (0#1) [/home/nghielme/PycharmProjects/thesis-project/addmul/mul_fixed/mul_fixed_xilinx/mul_fixed_xilinx_solution/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/470a/hdl/verilog/mul_fixed_top_flow_control_loop_pipe_sequential_init.v:9]
INFO: [Synth 8-6155] done synthesizing module 'mul_fixed_top_operator_281_127_true_0_0_Pipeline_1' (0#1) [/home/nghielme/PycharmProjects/thesis-project/addmul/mul_fixed/mul_fixed_xilinx/mul_fixed_xilinx_solution/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/470a/hdl/verilog/mul_fixed_top_operator_281_127_true_0_0_Pipeline_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'mul_fixed_top_mul_32ns_32ns_64_1_1' [/home/nghielme/PycharmProjects/thesis-project/addmul/mul_fixed/mul_fixed_xilinx/mul_fixed_xilinx_solution/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/470a/hdl/verilog/mul_fixed_top_mul_32ns_32ns_64_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'mul_fixed_top_mul_32ns_32ns_64_1_1' (0#1) [/home/nghielme/PycharmProjects/thesis-project/addmul/mul_fixed/mul_fixed_xilinx/mul_fixed_xilinx_solution/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/470a/hdl/verilog/mul_fixed_top_mul_32ns_32ns_64_1_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'mul_fixed_top_mul_32ns_25s_57_1_1' [/home/nghielme/PycharmProjects/thesis-project/addmul/mul_fixed/mul_fixed_xilinx/mul_fixed_xilinx_solution/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/470a/hdl/verilog/mul_fixed_top_mul_32ns_25s_57_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'mul_fixed_top_mul_32ns_25s_57_1_1' (0#1) [/home/nghielme/PycharmProjects/thesis-project/addmul/mul_fixed/mul_fixed_xilinx/mul_fixed_xilinx_solution/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/470a/hdl/verilog/mul_fixed_top_mul_32ns_25s_57_1_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'mul_fixed_top_mul_25s_25s_50_1_1' [/home/nghielme/PycharmProjects/thesis-project/addmul/mul_fixed/mul_fixed_xilinx/mul_fixed_xilinx_solution/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/470a/hdl/verilog/mul_fixed_top_mul_25s_25s_50_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'mul_fixed_top_mul_25s_25s_50_1_1' (0#1) [/home/nghielme/PycharmProjects/thesis-project/addmul/mul_fixed/mul_fixed_xilinx/mul_fixed_xilinx_solution/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/470a/hdl/verilog/mul_fixed_top_mul_25s_25s_50_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'mul_fixed_top_operator_mul_281_127_true_0_0' (0#1) [/home/nghielme/PycharmProjects/thesis-project/addmul/mul_fixed/mul_fixed_xilinx/mul_fixed_xilinx_solution/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/470a/hdl/verilog/mul_fixed_top_operator_mul_281_127_true_0_0.v:10]
INFO: [Synth 8-6155] done synthesizing module 'mul_fixed_top' (0#1) [/home/nghielme/PycharmProjects/thesis-project/addmul/mul_fixed/mul_fixed_xilinx/mul_fixed_xilinx_solution/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/470a/hdl/verilog/mul_fixed_top.v:10]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (0#1) [/home/nghielme/PycharmProjects/thesis-project/addmul/mul_fixed/mul_fixed_xilinx/mul_fixed_xilinx_solution/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.v:53]
WARNING: [Synth 8-7129] Port reset in module mul_fixed_top_ref_tmp1_i_RAM_AUTO_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[319] in module mul_fixed_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[318] in module mul_fixed_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[317] in module mul_fixed_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[316] in module mul_fixed_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[315] in module mul_fixed_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[314] in module mul_fixed_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[313] in module mul_fixed_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[312] in module mul_fixed_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[311] in module mul_fixed_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[310] in module mul_fixed_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[309] in module mul_fixed_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[308] in module mul_fixed_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[307] in module mul_fixed_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[306] in module mul_fixed_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[305] in module mul_fixed_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[304] in module mul_fixed_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[303] in module mul_fixed_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[302] in module mul_fixed_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[301] in module mul_fixed_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[300] in module mul_fixed_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[299] in module mul_fixed_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[298] in module mul_fixed_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[297] in module mul_fixed_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[296] in module mul_fixed_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[295] in module mul_fixed_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[294] in module mul_fixed_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[293] in module mul_fixed_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[292] in module mul_fixed_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[291] in module mul_fixed_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[290] in module mul_fixed_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[289] in module mul_fixed_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[288] in module mul_fixed_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[287] in module mul_fixed_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[286] in module mul_fixed_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[285] in module mul_fixed_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[284] in module mul_fixed_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[283] in module mul_fixed_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[282] in module mul_fixed_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[281] in module mul_fixed_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[319] in module mul_fixed_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[318] in module mul_fixed_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[317] in module mul_fixed_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[316] in module mul_fixed_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[315] in module mul_fixed_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[314] in module mul_fixed_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[313] in module mul_fixed_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[312] in module mul_fixed_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[311] in module mul_fixed_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[310] in module mul_fixed_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[309] in module mul_fixed_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[308] in module mul_fixed_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[307] in module mul_fixed_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[306] in module mul_fixed_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[305] in module mul_fixed_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[304] in module mul_fixed_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[303] in module mul_fixed_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[302] in module mul_fixed_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[301] in module mul_fixed_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[300] in module mul_fixed_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[299] in module mul_fixed_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[298] in module mul_fixed_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[297] in module mul_fixed_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[296] in module mul_fixed_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[295] in module mul_fixed_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[294] in module mul_fixed_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[293] in module mul_fixed_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[292] in module mul_fixed_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[291] in module mul_fixed_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[290] in module mul_fixed_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[289] in module mul_fixed_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[288] in module mul_fixed_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[287] in module mul_fixed_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[286] in module mul_fixed_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[285] in module mul_fixed_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[284] in module mul_fixed_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[283] in module mul_fixed_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[282] in module mul_fixed_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[281] in module mul_fixed_top is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2546.805 ; gain = 460.703 ; free physical = 35571 ; free virtual = 50508
Synthesis current peak Physical Memory [PSS] (MB): peak = 1721.106; parent = 1568.361; children = 155.526
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3546.621; parent = 2546.809; children = 999.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2564.617 ; gain = 478.516 ; free physical = 35522 ; free virtual = 50459
Synthesis current peak Physical Memory [PSS] (MB): peak = 1721.106; parent = 1568.361; children = 155.526
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3564.434; parent = 2564.621; children = 999.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2564.617 ; gain = 478.516 ; free physical = 35513 ; free virtual = 50450
Synthesis current peak Physical Memory [PSS] (MB): peak = 1721.106; parent = 1568.361; children = 155.526
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3564.434; parent = 2564.621; children = 999.812
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2564.617 ; gain = 0.000 ; free physical = 35414 ; free virtual = 50350
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/nghielme/PycharmProjects/thesis-project/addmul/mul_fixed/mul_fixed_xilinx/mul_fixed_xilinx_solution/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/mul_fixed_top_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/nghielme/PycharmProjects/thesis-project/addmul/mul_fixed/mul_fixed_xilinx/mul_fixed_xilinx_solution/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/mul_fixed_top_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/nghielme/PycharmProjects/thesis-project/addmul/mul_fixed/mul_fixed_xilinx/mul_fixed_xilinx_solution/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/nghielme/PycharmProjects/thesis-project/addmul/mul_fixed/mul_fixed_xilinx/mul_fixed_xilinx_solution/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2720.367 ; gain = 0.000 ; free physical = 35190 ; free virtual = 50127
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2720.367 ; gain = 0.000 ; free physical = 35183 ; free virtual = 50119
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/opt/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2720.367 ; gain = 634.266 ; free physical = 36216 ; free virtual = 51153
Synthesis current peak Physical Memory [PSS] (MB): peak = 1721.106; parent = 1568.361; children = 159.546
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3688.168; parent = 2688.355; children = 999.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2720.367 ; gain = 634.266 ; free physical = 36202 ; free virtual = 51139
Synthesis current peak Physical Memory [PSS] (MB): peak = 1721.106; parent = 1568.361; children = 159.546
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3688.168; parent = 2688.355; children = 999.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/nghielme/PycharmProjects/thesis-project/addmul/mul_fixed/mul_fixed_xilinx/mul_fixed_xilinx_solution/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2720.367 ; gain = 634.266 ; free physical = 36194 ; free virtual = 51131
Synthesis current peak Physical Memory [PSS] (MB): peak = 1721.106; parent = 1568.361; children = 159.546
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3688.168; parent = 2688.355; children = 999.812
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-3971] The signal "mul_fixed_top_ref_tmp1_i_RAM_AUTO_1R1W:/ram_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2720.367 ; gain = 634.266 ; free physical = 36103 ; free virtual = 51039
Synthesis current peak Physical Memory [PSS] (MB): peak = 1721.106; parent = 1568.361; children = 159.546
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3688.168; parent = 2688.355; children = 999.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   9 Input   36 Bit       Adders := 1     
	   3 Input   36 Bit       Adders := 1     
	   2 Input   36 Bit       Adders := 4     
	   6 Input   36 Bit       Adders := 1     
	   5 Input   35 Bit       Adders := 5     
	   6 Input   35 Bit       Adders := 1     
	   7 Input   35 Bit       Adders := 3     
	   8 Input   35 Bit       Adders := 3     
	   9 Input   35 Bit       Adders := 2     
	   3 Input   35 Bit       Adders := 2     
	   4 Input   35 Bit       Adders := 1     
	   2 Input   35 Bit       Adders := 1     
	   3 Input   34 Bit       Adders := 8     
	   2 Input   34 Bit       Adders := 2     
	   4 Input   34 Bit       Adders := 5     
	   5 Input   34 Bit       Adders := 2     
	   2 Input   33 Bit       Adders := 2     
	   3 Input   33 Bit       Adders := 1     
	   3 Input   32 Bit       Adders := 7     
	   5 Input   32 Bit       Adders := 3     
	   6 Input   32 Bit       Adders := 4     
	   2 Input   32 Bit       Adders := 8     
	   8 Input   32 Bit       Adders := 1     
	   9 Input   32 Bit       Adders := 2     
	  10 Input   32 Bit       Adders := 1     
	   7 Input   32 Bit       Adders := 2     
	   4 Input   32 Bit       Adders := 1     
	   2 Input   27 Bit       Adders := 5     
	   2 Input   26 Bit       Adders := 16    
	   3 Input   18 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 6     
	   2 Input    4 Bit       Adders := 3     
	   2 Input    3 Bit       Adders := 1     
+---Registers : 
	              281 Bit    Registers := 2     
	               34 Bit    Registers := 1     
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 104   
	               25 Bit    Registers := 14    
	               18 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 7     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 6     
+---Multipliers : 
	              33x33  Multipliers := 64    
	              25x33  Multipliers := 16    
+---RAMs : 
	              576 Bit	(18 X 32 bit)          RAMs := 1     
+---Muxes : 
	  13 Input   12 Bit        Muxes := 1     
	   9 Input    8 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 2     
	   9 Input    5 Bit        Muxes := 1     
	   6 Input    5 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 12    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP mul_25s_25s_50_1_1_U82/dout, operation Mode is: A2*B2.
DSP Report: register mul_25s_25s_50_1_1_U82/dout is absorbed into DSP mul_25s_25s_50_1_1_U82/dout.
DSP Report: register trunc_ln_reg_5956_reg is absorbed into DSP mul_25s_25s_50_1_1_U82/dout.
DSP Report: operator mul_25s_25s_50_1_1_U82/dout is absorbed into DSP mul_25s_25s_50_1_1_U82/dout.
DSP Report: operator mul_25s_25s_50_1_1_U82/dout is absorbed into DSP mul_25s_25s_50_1_1_U82/dout.
DSP Report: Generating DSP mul_25s_25s_50_1_1_U82/dout, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register trunc_ln_reg_5956_reg is absorbed into DSP mul_25s_25s_50_1_1_U82/dout.
DSP Report: operator mul_25s_25s_50_1_1_U82/dout is absorbed into DSP mul_25s_25s_50_1_1_U82/dout.
DSP Report: operator mul_25s_25s_50_1_1_U82/dout is absorbed into DSP mul_25s_25s_50_1_1_U82/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U73/dout, operation Mode is: A''*B2.
DSP Report: register zext_ln1186_66_reg_6280_reg is absorbed into DSP mul_32ns_32ns_64_1_1_U73/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U73/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U73/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U73/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U73/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U73/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U73/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U73/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U73/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U73/dout, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register zext_ln1186_68_reg_6323_reg is absorbed into DSP mul_32ns_32ns_64_1_1_U73/dout.
DSP Report: register zext_ln1186_66_reg_6280_reg is absorbed into DSP mul_32ns_32ns_64_1_1_U73/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U73/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U73/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U73/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U73/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U73/dout, operation Mode is: A''*B''.
DSP Report: register mul_32ns_32ns_64_1_1_U73/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U73/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U73/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U73/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U73/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U73/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U73/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U73/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U73/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U73/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U73/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U73/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U73/dout, operation Mode is: (PCIN>>17)+A''*B2.
DSP Report: register zext_ln1186_68_reg_6323_reg is absorbed into DSP mul_32ns_32ns_64_1_1_U73/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U73/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U73/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U73/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U73/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U73/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U73/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U73/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U73/dout.
DSP Report: Generating DSP mul_32ns_25s_57_1_1_U76/dout, operation Mode is: A''*B2.
DSP Report: register mul_32ns_25s_57_1_1_U76/dout is absorbed into DSP mul_32ns_25s_57_1_1_U76/dout.
DSP Report: register trunc_ln479_1_reg_5962_reg is absorbed into DSP mul_32ns_25s_57_1_1_U76/dout.
DSP Report: register trunc_ln479_1_cast_reg_6371_reg is absorbed into DSP mul_32ns_25s_57_1_1_U76/dout.
DSP Report: operator mul_32ns_25s_57_1_1_U76/dout is absorbed into DSP mul_32ns_25s_57_1_1_U76/dout.
DSP Report: operator mul_32ns_25s_57_1_1_U76/dout is absorbed into DSP mul_32ns_25s_57_1_1_U76/dout.
DSP Report: Generating DSP mul_32ns_25s_57_1_1_U76/dout, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register trunc_ln479_1_reg_5962_reg is absorbed into DSP mul_32ns_25s_57_1_1_U76/dout.
DSP Report: register trunc_ln479_1_cast_reg_6371_reg is absorbed into DSP mul_32ns_25s_57_1_1_U76/dout.
DSP Report: operator mul_32ns_25s_57_1_1_U76/dout is absorbed into DSP mul_32ns_25s_57_1_1_U76/dout.
DSP Report: operator mul_32ns_25s_57_1_1_U76/dout is absorbed into DSP mul_32ns_25s_57_1_1_U76/dout.
DSP Report: Generating DSP mul_32ns_25s_57_1_1_U72/dout, operation Mode is: A''*B2.
DSP Report: register mul_32ns_25s_57_1_1_U72/dout is absorbed into DSP mul_32ns_25s_57_1_1_U72/dout.
DSP Report: register trunc_ln_reg_5956_reg is absorbed into DSP mul_32ns_25s_57_1_1_U72/dout.
DSP Report: register sext_ln1188_1_reg_6381_reg is absorbed into DSP mul_32ns_25s_57_1_1_U72/dout.
DSP Report: operator mul_32ns_25s_57_1_1_U72/dout is absorbed into DSP mul_32ns_25s_57_1_1_U72/dout.
DSP Report: operator mul_32ns_25s_57_1_1_U72/dout is absorbed into DSP mul_32ns_25s_57_1_1_U72/dout.
DSP Report: Generating DSP mul_32ns_25s_57_1_1_U72/dout, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register trunc_ln_reg_5956_reg is absorbed into DSP mul_32ns_25s_57_1_1_U72/dout.
DSP Report: register sext_ln1188_1_reg_6381_reg is absorbed into DSP mul_32ns_25s_57_1_1_U72/dout.
DSP Report: operator mul_32ns_25s_57_1_1_U72/dout is absorbed into DSP mul_32ns_25s_57_1_1_U72/dout.
DSP Report: operator mul_32ns_25s_57_1_1_U72/dout is absorbed into DSP mul_32ns_25s_57_1_1_U72/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U66/dout, operation Mode is: A''*B2.
DSP Report: register zext_ln1186_70_reg_6334_reg is absorbed into DSP mul_32ns_32ns_64_1_1_U66/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U66/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U66/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U66/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U66/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U66/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U66/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U66/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U66/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U66/dout, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register zext_ln1186_56_reg_6136_reg is absorbed into DSP mul_32ns_32ns_64_1_1_U66/dout.
DSP Report: register zext_ln1186_70_reg_6334_reg is absorbed into DSP mul_32ns_32ns_64_1_1_U66/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U66/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U66/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U66/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U66/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U66/dout, operation Mode is: A''*B''.
DSP Report: register mul_32ns_32ns_64_1_1_U66/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U66/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U66/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U66/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U66/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U66/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U66/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U66/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U66/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U66/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U66/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U66/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U66/dout, operation Mode is: (PCIN>>17)+A''*B2.
DSP Report: register zext_ln1186_56_reg_6136_reg is absorbed into DSP mul_32ns_32ns_64_1_1_U66/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U66/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U66/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U66/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U66/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U66/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U66/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U66/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U66/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U63/dout, operation Mode is: A''*B2.
DSP Report: register zext_ln1186_58_reg_6170_reg is absorbed into DSP mul_32ns_32ns_64_1_1_U63/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U63/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U63/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U63/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U63/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U63/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U63/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U63/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U63/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U63/dout, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register zext_ln1186_68_reg_6323_reg is absorbed into DSP mul_32ns_32ns_64_1_1_U63/dout.
DSP Report: register zext_ln1186_58_reg_6170_reg is absorbed into DSP mul_32ns_32ns_64_1_1_U63/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U63/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U63/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U63/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U63/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U63/dout, operation Mode is: A''*B''.
DSP Report: register mul_32ns_32ns_64_1_1_U63/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U63/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U63/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U63/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U63/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U63/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U63/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U63/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U63/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U63/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U63/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U63/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U63/dout, operation Mode is: (PCIN>>17)+A''*B2.
DSP Report: register zext_ln1186_68_reg_6323_reg is absorbed into DSP mul_32ns_32ns_64_1_1_U63/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U63/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U63/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U63/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U63/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U63/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U63/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U63/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U63/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U65/dout, operation Mode is: A''*B2.
DSP Report: register zext_ln1186_66_reg_6280_reg is absorbed into DSP mul_32ns_32ns_64_1_1_U65/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U65/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U65/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U65/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U65/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U65/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U65/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U65/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U65/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U65/dout, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register zext_ln1186_60_reg_6202_reg is absorbed into DSP mul_32ns_32ns_64_1_1_U65/dout.
DSP Report: register zext_ln1186_66_reg_6280_reg is absorbed into DSP mul_32ns_32ns_64_1_1_U65/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U65/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U65/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U65/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U65/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U65/dout, operation Mode is: A''*B''.
DSP Report: register mul_32ns_32ns_64_1_1_U65/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U65/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U65/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U65/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U65/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U65/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U65/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U65/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U65/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U65/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U65/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U65/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U65/dout, operation Mode is: (PCIN>>17)+A''*B2.
DSP Report: register zext_ln1186_60_reg_6202_reg is absorbed into DSP mul_32ns_32ns_64_1_1_U65/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U65/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U65/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U65/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U65/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U65/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U65/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U65/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U65/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U64/dout, operation Mode is: A''*B2.
DSP Report: register zext_ln1186_62_reg_6212_reg is absorbed into DSP mul_32ns_32ns_64_1_1_U64/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U64/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U64/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U64/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U64/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U64/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U64/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U64/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U64/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U64/dout, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register zext_ln1186_64_reg_6233_reg is absorbed into DSP mul_32ns_32ns_64_1_1_U64/dout.
DSP Report: register zext_ln1186_62_reg_6212_reg is absorbed into DSP mul_32ns_32ns_64_1_1_U64/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U64/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U64/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U64/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U64/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U64/dout, operation Mode is: A''*B''.
DSP Report: register mul_32ns_32ns_64_1_1_U64/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U64/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U64/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U64/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U64/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U64/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U64/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U64/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U64/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U64/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U64/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U64/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U64/dout, operation Mode is: (PCIN>>17)+A''*B2.
DSP Report: register zext_ln1186_64_reg_6233_reg is absorbed into DSP mul_32ns_32ns_64_1_1_U64/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U64/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U64/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U64/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U64/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U64/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U64/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U64/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U64/dout.
DSP Report: Generating DSP mul_32ns_25s_57_1_1_U62/dout, operation Mode is: A''*B2.
DSP Report: register mul_32ns_25s_57_1_1_U62/dout is absorbed into DSP mul_32ns_25s_57_1_1_U62/dout.
DSP Report: register trunc_ln479_1_reg_5962_reg is absorbed into DSP mul_32ns_25s_57_1_1_U62/dout.
DSP Report: register trunc_ln479_1_cast_reg_6371_reg is absorbed into DSP mul_32ns_25s_57_1_1_U62/dout.
DSP Report: operator mul_32ns_25s_57_1_1_U62/dout is absorbed into DSP mul_32ns_25s_57_1_1_U62/dout.
DSP Report: operator mul_32ns_25s_57_1_1_U62/dout is absorbed into DSP mul_32ns_25s_57_1_1_U62/dout.
DSP Report: Generating DSP mul_32ns_25s_57_1_1_U62/dout, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register trunc_ln479_1_reg_5962_reg is absorbed into DSP mul_32ns_25s_57_1_1_U62/dout.
DSP Report: register trunc_ln479_1_cast_reg_6371_reg is absorbed into DSP mul_32ns_25s_57_1_1_U62/dout.
DSP Report: operator mul_32ns_25s_57_1_1_U62/dout is absorbed into DSP mul_32ns_25s_57_1_1_U62/dout.
DSP Report: operator mul_32ns_25s_57_1_1_U62/dout is absorbed into DSP mul_32ns_25s_57_1_1_U62/dout.
DSP Report: Generating DSP mul_32ns_25s_57_1_1_U67/dout, operation Mode is: A''*B2.
DSP Report: register mul_32ns_25s_57_1_1_U67/dout is absorbed into DSP mul_32ns_25s_57_1_1_U67/dout.
DSP Report: register trunc_ln_reg_5956_reg is absorbed into DSP mul_32ns_25s_57_1_1_U67/dout.
DSP Report: register sext_ln1188_1_reg_6381_reg is absorbed into DSP mul_32ns_25s_57_1_1_U67/dout.
DSP Report: operator mul_32ns_25s_57_1_1_U67/dout is absorbed into DSP mul_32ns_25s_57_1_1_U67/dout.
DSP Report: operator mul_32ns_25s_57_1_1_U67/dout is absorbed into DSP mul_32ns_25s_57_1_1_U67/dout.
DSP Report: Generating DSP mul_32ns_25s_57_1_1_U67/dout, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register trunc_ln_reg_5956_reg is absorbed into DSP mul_32ns_25s_57_1_1_U67/dout.
DSP Report: register sext_ln1188_1_reg_6381_reg is absorbed into DSP mul_32ns_25s_57_1_1_U67/dout.
DSP Report: operator mul_32ns_25s_57_1_1_U67/dout is absorbed into DSP mul_32ns_25s_57_1_1_U67/dout.
DSP Report: operator mul_32ns_25s_57_1_1_U67/dout is absorbed into DSP mul_32ns_25s_57_1_1_U67/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U60/dout, operation Mode is: A''*B2.
DSP Report: register zext_ln1186_70_reg_6334_reg is absorbed into DSP mul_32ns_32ns_64_1_1_U60/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U60/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U60/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U60/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U60/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U60/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U60/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U60/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U60/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U60/dout, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register zext_ln1186_15_reg_6105_reg is absorbed into DSP mul_32ns_32ns_64_1_1_U60/dout.
DSP Report: register zext_ln1186_70_reg_6334_reg is absorbed into DSP mul_32ns_32ns_64_1_1_U60/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U60/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U60/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U60/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U60/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U60/dout, operation Mode is: A''*B''.
DSP Report: register mul_32ns_32ns_64_1_1_U60/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U60/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U60/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U60/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U60/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U60/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U60/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U60/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U60/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U60/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U60/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U60/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U60/dout, operation Mode is: (PCIN>>17)+A''*B2.
DSP Report: register zext_ln1186_15_reg_6105_reg is absorbed into DSP mul_32ns_32ns_64_1_1_U60/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U60/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U60/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U60/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U60/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U60/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U60/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U60/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U60/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U50/dout, operation Mode is: A''*B2.
DSP Report: register zext_ln1186_58_reg_6170_reg is absorbed into DSP mul_32ns_32ns_64_1_1_U50/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U50/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U50/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U50/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U50/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U50/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U50/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U50/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U50/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U50/dout, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register zext_ln1186_60_reg_6202_reg is absorbed into DSP mul_32ns_32ns_64_1_1_U50/dout.
DSP Report: register zext_ln1186_58_reg_6170_reg is absorbed into DSP mul_32ns_32ns_64_1_1_U50/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U50/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U50/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U50/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U50/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U50/dout, operation Mode is: A''*B''.
DSP Report: register mul_32ns_32ns_64_1_1_U50/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U50/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U50/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U50/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U50/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U50/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U50/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U50/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U50/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U50/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U50/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U50/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U50/dout, operation Mode is: (PCIN>>17)+A''*B2.
DSP Report: register zext_ln1186_60_reg_6202_reg is absorbed into DSP mul_32ns_32ns_64_1_1_U50/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U50/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U50/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U50/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U50/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U50/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U50/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U50/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U50/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U49/dout, operation Mode is: A''*B2.
DSP Report: register zext_ln1186_54_reg_6115_reg is absorbed into DSP mul_32ns_32ns_64_1_1_U49/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U49/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U49/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U49/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U49/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U49/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U49/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U49/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U49/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U49/dout, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register zext_ln1186_64_reg_6233_reg is absorbed into DSP mul_32ns_32ns_64_1_1_U49/dout.
DSP Report: register zext_ln1186_54_reg_6115_reg is absorbed into DSP mul_32ns_32ns_64_1_1_U49/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U49/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U49/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U49/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U49/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U49/dout, operation Mode is: A''*B''.
DSP Report: register mul_32ns_32ns_64_1_1_U49/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U49/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U49/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U49/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U49/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U49/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U49/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U49/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U49/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U49/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U49/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U49/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U49/dout, operation Mode is: (PCIN>>17)+A''*B2.
DSP Report: register zext_ln1186_64_reg_6233_reg is absorbed into DSP mul_32ns_32ns_64_1_1_U49/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U49/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U49/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U49/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U49/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U49/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U49/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U49/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U49/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U52/dout, operation Mode is: A''*B2.
DSP Report: register zext_ln1186_66_reg_6280_reg is absorbed into DSP mul_32ns_32ns_64_1_1_U52/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U52/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U52/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U52/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U52/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U52/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U52/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U52/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U52/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U52/dout, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register zext_ln1186_15_reg_6105_reg is absorbed into DSP mul_32ns_32ns_64_1_1_U52/dout.
DSP Report: register zext_ln1186_66_reg_6280_reg is absorbed into DSP mul_32ns_32ns_64_1_1_U52/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U52/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U52/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U52/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U52/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U52/dout, operation Mode is: A''*B''.
DSP Report: register mul_32ns_32ns_64_1_1_U52/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U52/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U52/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U52/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U52/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U52/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U52/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U52/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U52/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U52/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U52/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U52/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U52/dout, operation Mode is: (PCIN>>17)+A''*B2.
DSP Report: register zext_ln1186_15_reg_6105_reg is absorbed into DSP mul_32ns_32ns_64_1_1_U52/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U52/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U52/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U52/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U52/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U52/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U52/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U52/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U52/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U48/dout, operation Mode is: A''*B.
DSP Report: register mul_32ns_32ns_64_1_1_U48/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U48/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U48/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U48/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U48/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U48/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U48/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U48/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U48/dout, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register zext_ln1186_68_reg_6323_reg is absorbed into DSP mul_32ns_32ns_64_1_1_U48/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U48/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U48/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U48/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U48/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U48/dout, operation Mode is: A2*B''.
DSP Report: register mul_32ns_32ns_64_1_1_U48/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U48/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U48/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U48/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U48/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U48/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U48/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U48/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U48/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U48/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U48/dout, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register zext_ln1186_68_reg_6323_reg is absorbed into DSP mul_32ns_32ns_64_1_1_U48/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U48/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U48/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U48/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U48/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U48/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U48/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U51/dout, operation Mode is: A''*B2.
DSP Report: register zext_ln1186_62_reg_6212_reg is absorbed into DSP mul_32ns_32ns_64_1_1_U51/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U51/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U51/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U51/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U51/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U51/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U51/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U51/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U51/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U51/dout, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register zext_ln1186_56_reg_6136_reg is absorbed into DSP mul_32ns_32ns_64_1_1_U51/dout.
DSP Report: register zext_ln1186_62_reg_6212_reg is absorbed into DSP mul_32ns_32ns_64_1_1_U51/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U51/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U51/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U51/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U51/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U51/dout, operation Mode is: A''*B''.
DSP Report: register mul_32ns_32ns_64_1_1_U51/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U51/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U51/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U51/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U51/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U51/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U51/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U51/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U51/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U51/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U51/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U51/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U51/dout, operation Mode is: (PCIN>>17)+A''*B2.
DSP Report: register zext_ln1186_56_reg_6136_reg is absorbed into DSP mul_32ns_32ns_64_1_1_U51/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U51/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U51/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U51/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U51/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U51/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U51/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U51/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U51/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U44/dout, operation Mode is: A2*B2.
DSP Report: register zext_ln1186_66_reg_6280_reg is absorbed into DSP mul_32ns_32ns_64_1_1_U44/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U44/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U44/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U44/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U44/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U44/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U44/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U44/dout, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register zext_ln1186_66_reg_6280_reg is absorbed into DSP mul_32ns_32ns_64_1_1_U44/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U44/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U44/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U44/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U44/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U44/dout, operation Mode is: A''*B2.
DSP Report: register mul_32ns_32ns_64_1_1_U44/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U44/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U44/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U44/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U44/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U44/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U44/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U44/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U44/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U44/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U44/dout, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register mul_32ns_32ns_64_1_1_U44/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U44/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U44/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U44/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U44/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U44/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U44/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U44/dout.
DSP Report: Generating DSP mul_32ns_25s_57_1_1_U46/dout, operation Mode is: A2*B2.
DSP Report: register mul_32ns_25s_57_1_1_U46/dout is absorbed into DSP mul_32ns_25s_57_1_1_U46/dout.
DSP Report: register trunc_ln_reg_5956_reg is absorbed into DSP mul_32ns_25s_57_1_1_U46/dout.
DSP Report: operator mul_32ns_25s_57_1_1_U46/dout is absorbed into DSP mul_32ns_25s_57_1_1_U46/dout.
DSP Report: operator mul_32ns_25s_57_1_1_U46/dout is absorbed into DSP mul_32ns_25s_57_1_1_U46/dout.
DSP Report: Generating DSP mul_32ns_25s_57_1_1_U46/dout, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register trunc_ln_reg_5956_reg is absorbed into DSP mul_32ns_25s_57_1_1_U46/dout.
DSP Report: operator mul_32ns_25s_57_1_1_U46/dout is absorbed into DSP mul_32ns_25s_57_1_1_U46/dout.
DSP Report: operator mul_32ns_25s_57_1_1_U46/dout is absorbed into DSP mul_32ns_25s_57_1_1_U46/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U30/dout, operation Mode is: A2*B.
DSP Report: register mul_32ns_32ns_64_1_1_U30/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U30/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U30/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U30/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U30/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U30/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U30/dout, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_32ns_32ns_64_1_1_U30/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U30/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U30/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U30/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U30/dout, operation Mode is: A2*B2.
DSP Report: register mul_32ns_32ns_64_1_1_U30/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U30/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U30/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U30/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U30/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U30/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U30/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U30/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U30/dout, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul_32ns_32ns_64_1_1_U30/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U30/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U30/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U30/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U30/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U30/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U34/dout, operation Mode is: A''*B2.
DSP Report: register zext_ln1186_58_reg_6170_reg is absorbed into DSP mul_32ns_32ns_64_1_1_U34/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U34/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U34/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U34/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U34/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U34/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U34/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U34/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U34/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U34/dout, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register zext_ln1186_15_reg_6105_reg is absorbed into DSP mul_32ns_32ns_64_1_1_U34/dout.
DSP Report: register zext_ln1186_58_reg_6170_reg is absorbed into DSP mul_32ns_32ns_64_1_1_U34/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U34/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U34/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U34/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U34/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U34/dout, operation Mode is: A''*B''.
DSP Report: register mul_32ns_32ns_64_1_1_U34/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U34/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U34/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U34/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U34/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U34/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U34/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U34/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U34/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U34/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U34/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U34/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U34/dout, operation Mode is: (PCIN>>17)+A''*B2.
DSP Report: register zext_ln1186_15_reg_6105_reg is absorbed into DSP mul_32ns_32ns_64_1_1_U34/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U34/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U34/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U34/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U34/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U34/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U34/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U34/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U34/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U32/dout, operation Mode is: A''*B.
DSP Report: register mul_32ns_32ns_64_1_1_U32/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U32/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U32/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U32/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U32/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U32/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U32/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U32/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U32/dout, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register zext_ln1186_60_reg_6202_reg is absorbed into DSP mul_32ns_32ns_64_1_1_U32/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U32/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U32/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U32/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U32/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U32/dout, operation Mode is: A2*B''.
DSP Report: register mul_32ns_32ns_64_1_1_U32/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U32/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U32/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U32/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U32/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U32/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U32/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U32/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U32/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U32/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U32/dout, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register zext_ln1186_60_reg_6202_reg is absorbed into DSP mul_32ns_32ns_64_1_1_U32/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U32/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U32/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U32/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U32/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U32/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U32/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U31/dout, operation Mode is: A''*B.
DSP Report: register mul_32ns_32ns_64_1_1_U31/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U31/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U31/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U31/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U31/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U31/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U31/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U31/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U31/dout, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register zext_ln1186_64_reg_6233_reg is absorbed into DSP mul_32ns_32ns_64_1_1_U31/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U31/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U31/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U31/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U31/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U31/dout, operation Mode is: A2*B''.
DSP Report: register mul_32ns_32ns_64_1_1_U31/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U31/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U31/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U31/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U31/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U31/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U31/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U31/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U31/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U31/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U31/dout, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register zext_ln1186_64_reg_6233_reg is absorbed into DSP mul_32ns_32ns_64_1_1_U31/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U31/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U31/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U31/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U31/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U31/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U31/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U36/dout, operation Mode is: A2*B2.
DSP Report: register zext_ln1186_66_reg_6280_reg is absorbed into DSP mul_32ns_32ns_64_1_1_U36/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U36/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U36/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U36/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U36/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U36/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U36/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U36/dout, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register zext_ln1186_66_reg_6280_reg is absorbed into DSP mul_32ns_32ns_64_1_1_U36/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U36/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U36/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U36/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U36/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U36/dout, operation Mode is: A''*B2.
DSP Report: register mul_32ns_32ns_64_1_1_U36/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U36/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U36/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U36/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U36/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U36/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U36/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U36/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U36/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U36/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U36/dout, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register mul_32ns_32ns_64_1_1_U36/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U36/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U36/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U36/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U36/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U36/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U36/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U36/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U37/dout, operation Mode is: A2*B.
DSP Report: register mul_32ns_32ns_64_1_1_U37/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U37/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U37/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U37/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U37/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U37/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U37/dout, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_32ns_32ns_64_1_1_U37/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U37/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U37/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U37/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U37/dout, operation Mode is: A2*B2.
DSP Report: register mul_32ns_32ns_64_1_1_U37/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U37/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U37/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U37/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U37/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U37/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U37/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U37/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U37/dout, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul_32ns_32ns_64_1_1_U37/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U37/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U37/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U37/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U37/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U37/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U35/dout, operation Mode is: A2*B2.
DSP Report: register zext_ln1186_62_reg_6212_reg is absorbed into DSP mul_32ns_32ns_64_1_1_U35/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U35/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U35/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U35/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U35/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U35/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U35/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U35/dout, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register zext_ln1186_62_reg_6212_reg is absorbed into DSP mul_32ns_32ns_64_1_1_U35/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U35/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U35/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U35/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U35/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U35/dout, operation Mode is: A''*B2.
DSP Report: register mul_32ns_32ns_64_1_1_U35/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U35/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U35/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U35/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U35/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U35/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U35/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U35/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U35/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U35/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U35/dout, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register mul_32ns_32ns_64_1_1_U35/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U35/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U35/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U35/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U35/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U35/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U35/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U35/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U33/dout, operation Mode is: A''*B2.
DSP Report: register zext_ln1186_54_reg_6115_reg is absorbed into DSP mul_32ns_32ns_64_1_1_U33/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U33/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U33/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U33/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U33/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U33/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U33/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U33/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U33/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U33/dout, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register zext_ln1186_56_reg_6136_reg is absorbed into DSP mul_32ns_32ns_64_1_1_U33/dout.
DSP Report: register zext_ln1186_54_reg_6115_reg is absorbed into DSP mul_32ns_32ns_64_1_1_U33/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U33/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U33/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U33/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U33/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U33/dout, operation Mode is: A''*B''.
DSP Report: register mul_32ns_32ns_64_1_1_U33/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U33/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U33/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U33/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U33/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U33/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U33/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U33/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U33/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U33/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U33/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U33/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U33/dout, operation Mode is: (PCIN>>17)+A''*B2.
DSP Report: register zext_ln1186_56_reg_6136_reg is absorbed into DSP mul_32ns_32ns_64_1_1_U33/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U33/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U33/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U33/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U33/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U33/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U33/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U33/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U33/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U17/dout, operation Mode is: A2*B.
DSP Report: register mul_32ns_32ns_64_1_1_U17/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U17/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U17/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U17/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U17/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U17/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U17/dout, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_32ns_32ns_64_1_1_U17/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U17/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U17/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U17/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U17/dout, operation Mode is: A2*B2.
DSP Report: register mul_32ns_32ns_64_1_1_U17/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U17/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U17/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U17/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U17/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U17/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U17/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U17/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U17/dout, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul_32ns_32ns_64_1_1_U17/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U17/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U17/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U17/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U17/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U17/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U20/dout, operation Mode is: A2*B2.
DSP Report: register zext_ln1186_54_reg_6115_reg is absorbed into DSP mul_32ns_32ns_64_1_1_U20/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U20/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U20/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U20/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U20/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U20/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U20/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U20/dout, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register zext_ln1186_54_reg_6115_reg is absorbed into DSP mul_32ns_32ns_64_1_1_U20/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U20/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U20/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U20/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U20/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U20/dout, operation Mode is: A''*B2.
DSP Report: register mul_32ns_32ns_64_1_1_U20/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U20/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U20/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U20/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U20/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U20/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U20/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U20/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U20/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U20/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U20/dout, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register mul_32ns_32ns_64_1_1_U20/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U20/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U20/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U20/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U20/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U20/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U20/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U20/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U18/dout, operation Mode is: A''*B.
DSP Report: register mul_32ns_32ns_64_1_1_U18/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U18/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U18/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U18/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U18/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U18/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U18/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U18/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U18/dout, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register zext_ln1186_56_reg_6136_reg is absorbed into DSP mul_32ns_32ns_64_1_1_U18/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U18/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U18/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U18/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U18/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U18/dout, operation Mode is: A2*B''.
DSP Report: register mul_32ns_32ns_64_1_1_U18/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U18/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U18/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U18/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U18/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U18/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U18/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U18/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U18/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U18/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U18/dout, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register zext_ln1186_56_reg_6136_reg is absorbed into DSP mul_32ns_32ns_64_1_1_U18/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U18/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U18/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U18/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U18/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U18/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U18/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U22/dout, operation Mode is: A2*B.
DSP Report: register mul_32ns_32ns_64_1_1_U22/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U22/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U22/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U22/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U22/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U22/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U22/dout, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_32ns_32ns_64_1_1_U22/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U22/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U22/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U22/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U22/dout, operation Mode is: A2*B2.
DSP Report: register mul_32ns_32ns_64_1_1_U22/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U22/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U22/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U22/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U22/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U22/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U22/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U22/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U22/dout, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul_32ns_32ns_64_1_1_U22/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U22/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U22/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U22/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U22/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U22/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U21/dout, operation Mode is: A2*B2.
DSP Report: register zext_ln1186_58_reg_6170_reg is absorbed into DSP mul_32ns_32ns_64_1_1_U21/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U21/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U21/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U21/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U21/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U21/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U21/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U21/dout, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register zext_ln1186_58_reg_6170_reg is absorbed into DSP mul_32ns_32ns_64_1_1_U21/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U21/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U21/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U21/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U21/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U21/dout, operation Mode is: A''*B2.
DSP Report: register mul_32ns_32ns_64_1_1_U21/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U21/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U21/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U21/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U21/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U21/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U21/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U21/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U21/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U21/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U21/dout, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register mul_32ns_32ns_64_1_1_U21/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U21/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U21/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U21/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U21/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U21/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U21/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U21/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U15/dout, operation Mode is: A2*B.
DSP Report: register mul_32ns_32ns_64_1_1_U15/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U15/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U15/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U15/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U15/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U15/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U15/dout, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_32ns_32ns_64_1_1_U15/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U15/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U15/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U15/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U15/dout, operation Mode is: A2*B2.
DSP Report: register mul_32ns_32ns_64_1_1_U15/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U15/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U15/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U15/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U15/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U15/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U15/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U15/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U15/dout, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul_32ns_32ns_64_1_1_U15/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U15/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U15/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U15/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U15/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U15/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U16/dout, operation Mode is: A2*B.
DSP Report: register mul_32ns_32ns_64_1_1_U16/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U16/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U16/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U16/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U16/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U16/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U16/dout, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_32ns_32ns_64_1_1_U16/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U16/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U16/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U16/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U16/dout, operation Mode is: A2*B2.
DSP Report: register mul_32ns_32ns_64_1_1_U16/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U16/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U16/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U16/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U16/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U16/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U16/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U16/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U16/dout, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul_32ns_32ns_64_1_1_U16/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U16/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U16/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U16/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U16/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U16/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U14/dout, operation Mode is: A2*B.
DSP Report: register mul_32ns_32ns_64_1_1_U14/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U14/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U14/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U14/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U14/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U14/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U14/dout, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_32ns_32ns_64_1_1_U14/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U14/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U14/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U14/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U14/dout, operation Mode is: A2*B2.
DSP Report: register mul_32ns_32ns_64_1_1_U14/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U14/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U14/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U14/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U14/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U14/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U14/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U14/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U14/dout, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul_32ns_32ns_64_1_1_U14/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U14/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U14/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U14/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U14/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U14/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U13/dout, operation Mode is: A2*B.
DSP Report: register mul_32ns_32ns_64_1_1_U13/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U13/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U13/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U13/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U13/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U13/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U13/dout, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_32ns_32ns_64_1_1_U13/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U13/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U13/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U13/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U13/dout, operation Mode is: A2*B2.
DSP Report: register mul_32ns_32ns_64_1_1_U13/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U13/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U13/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U13/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U13/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U13/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U13/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U13/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U13/dout, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul_32ns_32ns_64_1_1_U13/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U13/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U13/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U13/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U13/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U13/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U10/dout, operation Mode is: A2*B.
DSP Report: register mul_32ns_32ns_64_1_1_U10/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U10/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U10/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U10/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U10/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U10/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U10/dout, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_32ns_32ns_64_1_1_U10/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U10/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U10/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U10/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U10/dout, operation Mode is: A2*B2.
DSP Report: register mul_32ns_32ns_64_1_1_U10/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U10/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U10/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U10/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U10/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U10/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U10/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U10/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U10/dout, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul_32ns_32ns_64_1_1_U10/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U10/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U10/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U10/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U10/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U10/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U9/dout, operation Mode is: A2*B.
DSP Report: register mul_32ns_32ns_64_1_1_U9/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U9/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U9/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U9/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U9/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U9/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U9/dout, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_32ns_32ns_64_1_1_U9/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U9/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U9/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U9/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U9/dout, operation Mode is: A2*B2.
DSP Report: register mul_32ns_32ns_64_1_1_U9/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U9/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U9/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U9/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U9/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U9/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U9/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U9/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U9/dout, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul_32ns_32ns_64_1_1_U9/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U9/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U9/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U9/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U9/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U9/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U11/dout, operation Mode is: A2*B.
DSP Report: register mul_32ns_32ns_64_1_1_U11/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U11/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U11/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U11/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U11/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U11/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U11/dout, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_32ns_32ns_64_1_1_U11/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U11/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U11/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U11/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U11/dout, operation Mode is: A2*B2.
DSP Report: register mul_32ns_32ns_64_1_1_U11/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U11/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U11/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U11/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U11/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U11/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U11/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U11/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U11/dout, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul_32ns_32ns_64_1_1_U11/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U11/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U11/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U11/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U11/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U11/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U8/dout, operation Mode is: A2*B.
DSP Report: register mul_32ns_32ns_64_1_1_U8/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U8/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U8/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U8/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U8/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U8/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U8/dout, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_32ns_32ns_64_1_1_U8/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U8/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U8/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U8/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U8/dout, operation Mode is: A2*B2.
DSP Report: register mul_32ns_32ns_64_1_1_U8/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U8/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U8/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U8/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U8/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U8/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U8/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U8/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U8/dout, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul_32ns_32ns_64_1_1_U8/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U8/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U8/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U8/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U8/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U8/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U3/dout, operation Mode is: A*B.
DSP Report: operator mul_32ns_32ns_64_1_1_U3/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U3/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U3/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U3/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U3/dout, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_32ns_32ns_64_1_1_U3/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U3/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U3/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U3/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U3/dout, operation Mode is: A*B.
DSP Report: operator mul_32ns_32ns_64_1_1_U3/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U3/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U3/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U3/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U3/dout, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_32ns_32ns_64_1_1_U3/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U3/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U3/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U3/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U2/dout, operation Mode is: A*B.
DSP Report: operator mul_32ns_32ns_64_1_1_U2/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U2/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U2/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U2/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U2/dout, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_32ns_32ns_64_1_1_U2/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U2/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U2/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U2/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U2/dout, operation Mode is: A*B.
DSP Report: operator mul_32ns_32ns_64_1_1_U2/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U2/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U2/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U2/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U2/dout, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_32ns_32ns_64_1_1_U2/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U2/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U2/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U2/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U4/dout, operation Mode is: A*B.
DSP Report: operator mul_32ns_32ns_64_1_1_U4/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U4/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U4/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U4/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U4/dout, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_32ns_32ns_64_1_1_U4/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U4/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U4/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U4/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U4/dout, operation Mode is: A*B.
DSP Report: operator mul_32ns_32ns_64_1_1_U4/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U4/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U4/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U4/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U4/dout, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_32ns_32ns_64_1_1_U4/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U4/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U4/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U4/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U6/dout, operation Mode is: A*B.
DSP Report: operator mul_32ns_32ns_64_1_1_U6/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U6/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U6/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U6/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U6/dout, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_32ns_32ns_64_1_1_U6/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U6/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U6/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U6/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U6/dout, operation Mode is: A*B.
DSP Report: operator mul_32ns_32ns_64_1_1_U6/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U6/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U6/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U6/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U6/dout, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_32ns_32ns_64_1_1_U6/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U6/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U6/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U6/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U7/dout, operation Mode is: A*B.
DSP Report: operator mul_32ns_32ns_64_1_1_U7/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U7/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U7/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U7/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U7/dout, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_32ns_32ns_64_1_1_U7/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U7/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U7/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U7/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U7/dout, operation Mode is: A*B.
DSP Report: operator mul_32ns_32ns_64_1_1_U7/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U7/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U7/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U7/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U7/dout, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_32ns_32ns_64_1_1_U7/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U7/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U7/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U7/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U5/dout, operation Mode is: A*B.
DSP Report: operator mul_32ns_32ns_64_1_1_U5/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U5/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U5/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U5/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U5/dout, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_32ns_32ns_64_1_1_U5/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U5/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U5/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U5/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U5/dout, operation Mode is: A*B.
DSP Report: operator mul_32ns_32ns_64_1_1_U5/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U5/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U5/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U5/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U5/dout, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_32ns_32ns_64_1_1_U5/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U5/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U5/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U5/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U12/dout, operation Mode is: A2*B.
DSP Report: register mul_32ns_32ns_64_1_1_U12/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U12/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U12/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U12/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U12/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U12/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U12/dout, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_32ns_32ns_64_1_1_U12/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U12/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U12/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U12/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U12/dout, operation Mode is: A2*B2.
DSP Report: register mul_32ns_32ns_64_1_1_U12/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U12/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U12/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U12/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U12/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U12/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U12/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U12/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U12/dout, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul_32ns_32ns_64_1_1_U12/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U12/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U12/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U12/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U12/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U12/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U19/dout, operation Mode is: A''*B.
DSP Report: register mul_32ns_32ns_64_1_1_U19/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U19/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U19/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U19/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U19/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U19/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U19/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U19/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U19/dout, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register zext_ln1186_15_reg_6105_reg is absorbed into DSP mul_32ns_32ns_64_1_1_U19/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U19/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U19/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U19/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U19/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U19/dout, operation Mode is: A2*B''.
DSP Report: register mul_32ns_32ns_64_1_1_U19/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U19/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U19/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U19/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U19/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U19/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U19/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U19/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U19/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U19/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U19/dout, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register zext_ln1186_15_reg_6105_reg is absorbed into DSP mul_32ns_32ns_64_1_1_U19/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U19/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U19/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U19/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U19/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U19/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U19/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U27/dout, operation Mode is: A2*B2.
DSP Report: register zext_ln1186_58_reg_6170_reg is absorbed into DSP mul_32ns_32ns_64_1_1_U27/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U27/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U27/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U27/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U27/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U27/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U27/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U27/dout, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register zext_ln1186_58_reg_6170_reg is absorbed into DSP mul_32ns_32ns_64_1_1_U27/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U27/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U27/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U27/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U27/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U27/dout, operation Mode is: A''*B2.
DSP Report: register mul_32ns_32ns_64_1_1_U27/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U27/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U27/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U27/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U27/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U27/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U27/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U27/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U27/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U27/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U27/dout, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register mul_32ns_32ns_64_1_1_U27/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U27/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U27/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U27/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U27/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U27/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U27/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U27/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U29/dout, operation Mode is: A2*B.
DSP Report: register mul_32ns_32ns_64_1_1_U29/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U29/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U29/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U29/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U29/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U29/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U29/dout, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_32ns_32ns_64_1_1_U29/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U29/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U29/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U29/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U29/dout, operation Mode is: A2*B2.
DSP Report: register mul_32ns_32ns_64_1_1_U29/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U29/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U29/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U29/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U29/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U29/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U29/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U29/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U29/dout, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul_32ns_32ns_64_1_1_U29/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U29/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U29/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U29/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U29/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U29/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U24/dout, operation Mode is: A2*B.
DSP Report: register mul_32ns_32ns_64_1_1_U24/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U24/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U24/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U24/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U24/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U24/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U24/dout, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_32ns_32ns_64_1_1_U24/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U24/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U24/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U24/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U24/dout, operation Mode is: A2*B2.
DSP Report: register mul_32ns_32ns_64_1_1_U24/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U24/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U24/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U24/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U24/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U24/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U24/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U24/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U24/dout, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul_32ns_32ns_64_1_1_U24/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U24/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U24/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U24/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U24/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U24/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U25/dout, operation Mode is: A''*B.
DSP Report: register mul_32ns_32ns_64_1_1_U25/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U25/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U25/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U25/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U25/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U25/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U25/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U25/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U25/dout, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register zext_ln1186_56_reg_6136_reg is absorbed into DSP mul_32ns_32ns_64_1_1_U25/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U25/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U25/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U25/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U25/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U25/dout, operation Mode is: A2*B''.
DSP Report: register mul_32ns_32ns_64_1_1_U25/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U25/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U25/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U25/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U25/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U25/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U25/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U25/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U25/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U25/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U25/dout, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register zext_ln1186_56_reg_6136_reg is absorbed into DSP mul_32ns_32ns_64_1_1_U25/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U25/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U25/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U25/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U25/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U25/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U25/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U23/dout, operation Mode is: A2*B.
DSP Report: register mul_32ns_32ns_64_1_1_U23/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U23/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U23/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U23/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U23/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U23/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U23/dout, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_32ns_32ns_64_1_1_U23/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U23/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U23/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U23/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U23/dout, operation Mode is: A2*B2.
DSP Report: register mul_32ns_32ns_64_1_1_U23/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U23/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U23/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U23/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U23/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U23/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U23/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U23/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U23/dout, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul_32ns_32ns_64_1_1_U23/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U23/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U23/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U23/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U23/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U23/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U26/dout, operation Mode is: A''*B2.
DSP Report: register zext_ln1186_54_reg_6115_reg is absorbed into DSP mul_32ns_32ns_64_1_1_U26/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U26/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U26/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U26/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U26/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U26/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U26/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U26/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U26/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U26/dout, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register zext_ln1186_15_reg_6105_reg is absorbed into DSP mul_32ns_32ns_64_1_1_U26/dout.
DSP Report: register zext_ln1186_54_reg_6115_reg is absorbed into DSP mul_32ns_32ns_64_1_1_U26/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U26/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U26/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U26/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U26/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U26/dout, operation Mode is: A''*B''.
DSP Report: register mul_32ns_32ns_64_1_1_U26/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U26/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U26/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U26/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U26/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U26/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U26/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U26/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U26/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U26/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U26/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U26/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U26/dout, operation Mode is: (PCIN>>17)+A''*B2.
DSP Report: register zext_ln1186_15_reg_6105_reg is absorbed into DSP mul_32ns_32ns_64_1_1_U26/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U26/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U26/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U26/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U26/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U26/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U26/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U26/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U26/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U28/dout, operation Mode is: A2*B.
DSP Report: register mul_32ns_32ns_64_1_1_U28/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U28/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U28/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U28/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U28/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U28/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U28/dout, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_32ns_32ns_64_1_1_U28/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U28/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U28/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U28/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U28/dout, operation Mode is: A2*B2.
DSP Report: register mul_32ns_32ns_64_1_1_U28/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U28/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U28/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U28/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U28/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U28/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U28/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U28/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U28/dout, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul_32ns_32ns_64_1_1_U28/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U28/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U28/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U28/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U28/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U28/dout.
DSP Report: Generating DSP mul_32ns_25s_57_1_1_U38/dout, operation Mode is: A2*B2.
DSP Report: register mul_32ns_25s_57_1_1_U38/dout is absorbed into DSP mul_32ns_25s_57_1_1_U38/dout.
DSP Report: register trunc_ln479_1_reg_5962_reg is absorbed into DSP mul_32ns_25s_57_1_1_U38/dout.
DSP Report: operator mul_32ns_25s_57_1_1_U38/dout is absorbed into DSP mul_32ns_25s_57_1_1_U38/dout.
DSP Report: operator mul_32ns_25s_57_1_1_U38/dout is absorbed into DSP mul_32ns_25s_57_1_1_U38/dout.
DSP Report: Generating DSP mul_32ns_25s_57_1_1_U38/dout, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register trunc_ln479_1_reg_5962_reg is absorbed into DSP mul_32ns_25s_57_1_1_U38/dout.
DSP Report: operator mul_32ns_25s_57_1_1_U38/dout is absorbed into DSP mul_32ns_25s_57_1_1_U38/dout.
DSP Report: operator mul_32ns_25s_57_1_1_U38/dout is absorbed into DSP mul_32ns_25s_57_1_1_U38/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U41/dout, operation Mode is: A''*B2.
DSP Report: register zext_ln1186_54_reg_6115_reg is absorbed into DSP mul_32ns_32ns_64_1_1_U41/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U41/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U41/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U41/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U41/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U41/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U41/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U41/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U41/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U41/dout, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register zext_ln1186_60_reg_6202_reg is absorbed into DSP mul_32ns_32ns_64_1_1_U41/dout.
DSP Report: register zext_ln1186_54_reg_6115_reg is absorbed into DSP mul_32ns_32ns_64_1_1_U41/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U41/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U41/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U41/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U41/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U41/dout, operation Mode is: A''*B''.
DSP Report: register mul_32ns_32ns_64_1_1_U41/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U41/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U41/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U41/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U41/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U41/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U41/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U41/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U41/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U41/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U41/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U41/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U41/dout, operation Mode is: (PCIN>>17)+A''*B2.
DSP Report: register zext_ln1186_60_reg_6202_reg is absorbed into DSP mul_32ns_32ns_64_1_1_U41/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U41/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U41/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U41/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U41/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U41/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U41/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U41/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U41/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U40/dout, operation Mode is: A''*B.
DSP Report: register mul_32ns_32ns_64_1_1_U40/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U40/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U40/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U40/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U40/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U40/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U40/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U40/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U40/dout, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register zext_ln1186_64_reg_6233_reg is absorbed into DSP mul_32ns_32ns_64_1_1_U40/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U40/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U40/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U40/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U40/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U40/dout, operation Mode is: A2*B''.
DSP Report: register mul_32ns_32ns_64_1_1_U40/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U40/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U40/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U40/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U40/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U40/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U40/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U40/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U40/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U40/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U40/dout, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register zext_ln1186_64_reg_6233_reg is absorbed into DSP mul_32ns_32ns_64_1_1_U40/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U40/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U40/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U40/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U40/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U40/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U40/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U45/dout, operation Mode is: A2*B2.
DSP Report: register zext_ln1186_70_reg_6334_reg is absorbed into DSP mul_32ns_32ns_64_1_1_U45/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U45/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U45/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U45/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U45/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U45/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U45/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U45/dout, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register zext_ln1186_70_reg_6334_reg is absorbed into DSP mul_32ns_32ns_64_1_1_U45/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U45/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U45/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U45/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U45/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U45/dout, operation Mode is: A''*B2.
DSP Report: register mul_32ns_32ns_64_1_1_U45/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U45/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U45/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U45/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U45/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U45/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U45/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U45/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U45/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U45/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U45/dout, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register mul_32ns_32ns_64_1_1_U45/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U45/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U45/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U45/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U45/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U45/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U45/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U45/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U43/dout, operation Mode is: A''*B2.
DSP Report: register zext_ln1186_62_reg_6212_reg is absorbed into DSP mul_32ns_32ns_64_1_1_U43/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U43/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U43/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U43/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U43/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U43/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U43/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U43/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U43/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U43/dout, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register zext_ln1186_15_reg_6105_reg is absorbed into DSP mul_32ns_32ns_64_1_1_U43/dout.
DSP Report: register zext_ln1186_62_reg_6212_reg is absorbed into DSP mul_32ns_32ns_64_1_1_U43/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U43/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U43/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U43/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U43/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U43/dout, operation Mode is: A''*B''.
DSP Report: register mul_32ns_32ns_64_1_1_U43/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U43/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U43/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U43/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U43/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U43/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U43/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U43/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U43/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U43/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U43/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U43/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U43/dout, operation Mode is: (PCIN>>17)+A''*B2.
DSP Report: register zext_ln1186_15_reg_6105_reg is absorbed into DSP mul_32ns_32ns_64_1_1_U43/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U43/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U43/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U43/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U43/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U43/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U43/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U43/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U43/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U39/dout, operation Mode is: A''*B.
DSP Report: register mul_32ns_32ns_64_1_1_U39/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U39/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U39/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U39/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U39/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U39/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U39/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U39/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U39/dout, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register zext_ln1186_68_reg_6323_reg is absorbed into DSP mul_32ns_32ns_64_1_1_U39/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U39/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U39/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U39/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U39/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U39/dout, operation Mode is: A2*B''.
DSP Report: register mul_32ns_32ns_64_1_1_U39/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U39/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U39/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U39/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U39/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U39/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U39/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U39/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U39/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U39/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U39/dout, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register zext_ln1186_68_reg_6323_reg is absorbed into DSP mul_32ns_32ns_64_1_1_U39/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U39/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U39/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U39/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U39/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U39/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U39/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U42/dout, operation Mode is: A''*B2.
DSP Report: register zext_ln1186_58_reg_6170_reg is absorbed into DSP mul_32ns_32ns_64_1_1_U42/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U42/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U42/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U42/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U42/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U42/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U42/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U42/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U42/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U42/dout, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register zext_ln1186_56_reg_6136_reg is absorbed into DSP mul_32ns_32ns_64_1_1_U42/dout.
DSP Report: register zext_ln1186_58_reg_6170_reg is absorbed into DSP mul_32ns_32ns_64_1_1_U42/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U42/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U42/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U42/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U42/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U42/dout, operation Mode is: A''*B''.
DSP Report: register mul_32ns_32ns_64_1_1_U42/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U42/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U42/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U42/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U42/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U42/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U42/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U42/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U42/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U42/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U42/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U42/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U42/dout, operation Mode is: (PCIN>>17)+A''*B2.
DSP Report: register zext_ln1186_56_reg_6136_reg is absorbed into DSP mul_32ns_32ns_64_1_1_U42/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U42/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U42/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U42/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U42/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U42/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U42/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U42/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U42/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U53/dout, operation Mode is: A2*B2.
DSP Report: register zext_ln1186_70_reg_6334_reg is absorbed into DSP mul_32ns_32ns_64_1_1_U53/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U53/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U53/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U53/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U53/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U53/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U53/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U53/dout, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register zext_ln1186_70_reg_6334_reg is absorbed into DSP mul_32ns_32ns_64_1_1_U53/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U53/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U53/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U53/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U53/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U53/dout, operation Mode is: A''*B2.
DSP Report: register mul_32ns_32ns_64_1_1_U53/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U53/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U53/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U53/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U53/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U53/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U53/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U53/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U53/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U53/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U53/dout, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register mul_32ns_32ns_64_1_1_U53/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U53/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U53/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U53/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U53/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U53/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U53/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U53/dout.
DSP Report: Generating DSP mul_32ns_25s_57_1_1_U54/dout, operation Mode is: A2*B2.
DSP Report: register mul_32ns_25s_57_1_1_U54/dout is absorbed into DSP mul_32ns_25s_57_1_1_U54/dout.
DSP Report: register trunc_ln_reg_5956_reg is absorbed into DSP mul_32ns_25s_57_1_1_U54/dout.
DSP Report: operator mul_32ns_25s_57_1_1_U54/dout is absorbed into DSP mul_32ns_25s_57_1_1_U54/dout.
DSP Report: operator mul_32ns_25s_57_1_1_U54/dout is absorbed into DSP mul_32ns_25s_57_1_1_U54/dout.
DSP Report: Generating DSP mul_32ns_25s_57_1_1_U54/dout, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register trunc_ln_reg_5956_reg is absorbed into DSP mul_32ns_25s_57_1_1_U54/dout.
DSP Report: operator mul_32ns_25s_57_1_1_U54/dout is absorbed into DSP mul_32ns_25s_57_1_1_U54/dout.
DSP Report: operator mul_32ns_25s_57_1_1_U54/dout is absorbed into DSP mul_32ns_25s_57_1_1_U54/dout.
DSP Report: Generating DSP mul_32ns_25s_57_1_1_U47/dout, operation Mode is: A2*B2.
DSP Report: register mul_32ns_25s_57_1_1_U47/dout is absorbed into DSP mul_32ns_25s_57_1_1_U47/dout.
DSP Report: register trunc_ln479_1_reg_5962_reg is absorbed into DSP mul_32ns_25s_57_1_1_U47/dout.
DSP Report: operator mul_32ns_25s_57_1_1_U47/dout is absorbed into DSP mul_32ns_25s_57_1_1_U47/dout.
DSP Report: operator mul_32ns_25s_57_1_1_U47/dout is absorbed into DSP mul_32ns_25s_57_1_1_U47/dout.
DSP Report: Generating DSP mul_32ns_25s_57_1_1_U47/dout, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register trunc_ln479_1_reg_5962_reg is absorbed into DSP mul_32ns_25s_57_1_1_U47/dout.
DSP Report: operator mul_32ns_25s_57_1_1_U47/dout is absorbed into DSP mul_32ns_25s_57_1_1_U47/dout.
DSP Report: operator mul_32ns_25s_57_1_1_U47/dout is absorbed into DSP mul_32ns_25s_57_1_1_U47/dout.
DSP Report: Generating DSP mul_32ns_25s_57_1_1_U55/dout, operation Mode is: A''*B2.
DSP Report: register mul_32ns_25s_57_1_1_U55/dout is absorbed into DSP mul_32ns_25s_57_1_1_U55/dout.
DSP Report: register trunc_ln479_1_reg_5962_reg is absorbed into DSP mul_32ns_25s_57_1_1_U55/dout.
DSP Report: register trunc_ln479_1_cast_reg_6371_reg is absorbed into DSP mul_32ns_25s_57_1_1_U55/dout.
DSP Report: operator mul_32ns_25s_57_1_1_U55/dout is absorbed into DSP mul_32ns_25s_57_1_1_U55/dout.
DSP Report: operator mul_32ns_25s_57_1_1_U55/dout is absorbed into DSP mul_32ns_25s_57_1_1_U55/dout.
DSP Report: Generating DSP mul_32ns_25s_57_1_1_U55/dout, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register trunc_ln479_1_reg_5962_reg is absorbed into DSP mul_32ns_25s_57_1_1_U55/dout.
DSP Report: register trunc_ln479_1_cast_reg_6371_reg is absorbed into DSP mul_32ns_25s_57_1_1_U55/dout.
DSP Report: operator mul_32ns_25s_57_1_1_U55/dout is absorbed into DSP mul_32ns_25s_57_1_1_U55/dout.
DSP Report: operator mul_32ns_25s_57_1_1_U55/dout is absorbed into DSP mul_32ns_25s_57_1_1_U55/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U56/dout, operation Mode is: A''*B2.
DSP Report: register zext_ln1186_54_reg_6115_reg is absorbed into DSP mul_32ns_32ns_64_1_1_U56/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U56/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U56/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U56/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U56/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U56/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U56/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U56/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U56/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U56/dout, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register zext_ln1186_68_reg_6323_reg is absorbed into DSP mul_32ns_32ns_64_1_1_U56/dout.
DSP Report: register zext_ln1186_54_reg_6115_reg is absorbed into DSP mul_32ns_32ns_64_1_1_U56/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U56/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U56/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U56/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U56/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U56/dout, operation Mode is: A''*B''.
DSP Report: register mul_32ns_32ns_64_1_1_U56/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U56/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U56/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U56/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U56/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U56/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U56/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U56/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U56/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U56/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U56/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U56/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U56/dout, operation Mode is: (PCIN>>17)+A''*B2.
DSP Report: register zext_ln1186_68_reg_6323_reg is absorbed into DSP mul_32ns_32ns_64_1_1_U56/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U56/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U56/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U56/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U56/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U56/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U56/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U56/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U56/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U57/dout, operation Mode is: A''*B2.
DSP Report: register zext_ln1186_58_reg_6170_reg is absorbed into DSP mul_32ns_32ns_64_1_1_U57/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U57/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U57/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U57/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U57/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U57/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U57/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U57/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U57/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U57/dout, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register zext_ln1186_64_reg_6233_reg is absorbed into DSP mul_32ns_32ns_64_1_1_U57/dout.
DSP Report: register zext_ln1186_58_reg_6170_reg is absorbed into DSP mul_32ns_32ns_64_1_1_U57/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U57/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U57/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U57/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U57/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U57/dout, operation Mode is: A''*B''.
DSP Report: register mul_32ns_32ns_64_1_1_U57/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U57/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U57/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U57/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U57/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U57/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U57/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U57/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U57/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U57/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U57/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U57/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U57/dout, operation Mode is: (PCIN>>17)+A''*B2.
DSP Report: register zext_ln1186_64_reg_6233_reg is absorbed into DSP mul_32ns_32ns_64_1_1_U57/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U57/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U57/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U57/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U57/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U57/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U57/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U57/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U57/dout.
DSP Report: Generating DSP mul_32ns_25s_57_1_1_U61/dout, operation Mode is: A''*B2.
DSP Report: register mul_32ns_25s_57_1_1_U61/dout is absorbed into DSP mul_32ns_25s_57_1_1_U61/dout.
DSP Report: register trunc_ln_reg_5956_reg is absorbed into DSP mul_32ns_25s_57_1_1_U61/dout.
DSP Report: register sext_ln1188_1_reg_6381_reg is absorbed into DSP mul_32ns_25s_57_1_1_U61/dout.
DSP Report: operator mul_32ns_25s_57_1_1_U61/dout is absorbed into DSP mul_32ns_25s_57_1_1_U61/dout.
DSP Report: operator mul_32ns_25s_57_1_1_U61/dout is absorbed into DSP mul_32ns_25s_57_1_1_U61/dout.
DSP Report: Generating DSP mul_32ns_25s_57_1_1_U61/dout, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register trunc_ln_reg_5956_reg is absorbed into DSP mul_32ns_25s_57_1_1_U61/dout.
DSP Report: register sext_ln1188_1_reg_6381_reg is absorbed into DSP mul_32ns_25s_57_1_1_U61/dout.
DSP Report: operator mul_32ns_25s_57_1_1_U61/dout is absorbed into DSP mul_32ns_25s_57_1_1_U61/dout.
DSP Report: operator mul_32ns_25s_57_1_1_U61/dout is absorbed into DSP mul_32ns_25s_57_1_1_U61/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U59/dout, operation Mode is: A''*B2.
DSP Report: register zext_ln1186_66_reg_6280_reg is absorbed into DSP mul_32ns_32ns_64_1_1_U59/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U59/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U59/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U59/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U59/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U59/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U59/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U59/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U59/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U59/dout, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register zext_ln1186_56_reg_6136_reg is absorbed into DSP mul_32ns_32ns_64_1_1_U59/dout.
DSP Report: register zext_ln1186_66_reg_6280_reg is absorbed into DSP mul_32ns_32ns_64_1_1_U59/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U59/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U59/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U59/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U59/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U59/dout, operation Mode is: A''*B''.
DSP Report: register mul_32ns_32ns_64_1_1_U59/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U59/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U59/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U59/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U59/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U59/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U59/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U59/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U59/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U59/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U59/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U59/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U59/dout, operation Mode is: (PCIN>>17)+A''*B2.
DSP Report: register zext_ln1186_56_reg_6136_reg is absorbed into DSP mul_32ns_32ns_64_1_1_U59/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U59/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U59/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U59/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U59/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U59/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U59/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U59/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U59/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U58/dout, operation Mode is: A''*B2.
DSP Report: register zext_ln1186_62_reg_6212_reg is absorbed into DSP mul_32ns_32ns_64_1_1_U58/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U58/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U58/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U58/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U58/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U58/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U58/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U58/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U58/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U58/dout, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register zext_ln1186_60_reg_6202_reg is absorbed into DSP mul_32ns_32ns_64_1_1_U58/dout.
DSP Report: register zext_ln1186_62_reg_6212_reg is absorbed into DSP mul_32ns_32ns_64_1_1_U58/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U58/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U58/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U58/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U58/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U58/dout, operation Mode is: A''*B''.
DSP Report: register mul_32ns_32ns_64_1_1_U58/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U58/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U58/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U58/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U58/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U58/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U58/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U58/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U58/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U58/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U58/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U58/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U58/dout, operation Mode is: (PCIN>>17)+A''*B2.
DSP Report: register zext_ln1186_60_reg_6202_reg is absorbed into DSP mul_32ns_32ns_64_1_1_U58/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U58/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U58/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U58/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U58/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U58/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U58/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U58/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U58/dout.
DSP Report: Generating DSP mul_32ns_25s_57_1_1_U68/dout, operation Mode is: A''*B2.
DSP Report: register mul_32ns_25s_57_1_1_U68/dout is absorbed into DSP mul_32ns_25s_57_1_1_U68/dout.
DSP Report: register trunc_ln479_1_reg_5962_reg is absorbed into DSP mul_32ns_25s_57_1_1_U68/dout.
DSP Report: register trunc_ln479_1_cast_reg_6371_reg is absorbed into DSP mul_32ns_25s_57_1_1_U68/dout.
DSP Report: operator mul_32ns_25s_57_1_1_U68/dout is absorbed into DSP mul_32ns_25s_57_1_1_U68/dout.
DSP Report: operator mul_32ns_25s_57_1_1_U68/dout is absorbed into DSP mul_32ns_25s_57_1_1_U68/dout.
DSP Report: Generating DSP mul_32ns_25s_57_1_1_U68/dout, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register trunc_ln479_1_reg_5962_reg is absorbed into DSP mul_32ns_25s_57_1_1_U68/dout.
DSP Report: register trunc_ln479_1_cast_reg_6371_reg is absorbed into DSP mul_32ns_25s_57_1_1_U68/dout.
DSP Report: operator mul_32ns_25s_57_1_1_U68/dout is absorbed into DSP mul_32ns_25s_57_1_1_U68/dout.
DSP Report: operator mul_32ns_25s_57_1_1_U68/dout is absorbed into DSP mul_32ns_25s_57_1_1_U68/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U71/dout, operation Mode is: A''*B2.
DSP Report: register zext_ln1186_70_reg_6334_reg is absorbed into DSP mul_32ns_32ns_64_1_1_U71/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U71/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U71/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U71/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U71/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U71/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U71/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U71/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U71/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U71/dout, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register zext_ln1186_60_reg_6202_reg is absorbed into DSP mul_32ns_32ns_64_1_1_U71/dout.
DSP Report: register zext_ln1186_70_reg_6334_reg is absorbed into DSP mul_32ns_32ns_64_1_1_U71/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U71/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U71/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U71/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U71/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U71/dout, operation Mode is: A''*B''.
DSP Report: register mul_32ns_32ns_64_1_1_U71/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U71/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U71/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U71/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U71/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U71/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U71/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U71/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U71/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U71/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U71/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U71/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U71/dout, operation Mode is: (PCIN>>17)+A''*B2.
DSP Report: register zext_ln1186_60_reg_6202_reg is absorbed into DSP mul_32ns_32ns_64_1_1_U71/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U71/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U71/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U71/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U71/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U71/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U71/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U71/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U71/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U70/dout, operation Mode is: A''*B2.
DSP Report: register zext_ln1186_66_reg_6280_reg is absorbed into DSP mul_32ns_32ns_64_1_1_U70/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U70/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U70/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U70/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U70/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U70/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U70/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U70/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U70/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U70/dout, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register zext_ln1186_64_reg_6233_reg is absorbed into DSP mul_32ns_32ns_64_1_1_U70/dout.
DSP Report: register zext_ln1186_66_reg_6280_reg is absorbed into DSP mul_32ns_32ns_64_1_1_U70/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U70/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U70/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U70/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U70/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U70/dout, operation Mode is: A''*B''.
DSP Report: register mul_32ns_32ns_64_1_1_U70/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U70/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U70/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U70/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U70/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U70/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U70/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U70/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U70/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U70/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U70/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U70/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U70/dout, operation Mode is: (PCIN>>17)+A''*B2.
DSP Report: register zext_ln1186_64_reg_6233_reg is absorbed into DSP mul_32ns_32ns_64_1_1_U70/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U70/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U70/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U70/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U70/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U70/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U70/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U70/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U70/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U69/dout, operation Mode is: A''*B2.
DSP Report: register zext_ln1186_62_reg_6212_reg is absorbed into DSP mul_32ns_32ns_64_1_1_U69/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U69/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U69/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U69/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U69/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U69/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U69/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U69/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U69/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U69/dout, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register zext_ln1186_68_reg_6323_reg is absorbed into DSP mul_32ns_32ns_64_1_1_U69/dout.
DSP Report: register zext_ln1186_62_reg_6212_reg is absorbed into DSP mul_32ns_32ns_64_1_1_U69/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U69/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U69/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U69/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U69/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U69/dout, operation Mode is: A''*B''.
DSP Report: register mul_32ns_32ns_64_1_1_U69/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U69/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U69/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U69/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U69/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U69/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U69/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U69/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U69/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U69/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U69/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U69/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U69/dout, operation Mode is: (PCIN>>17)+A''*B2.
DSP Report: register zext_ln1186_68_reg_6323_reg is absorbed into DSP mul_32ns_32ns_64_1_1_U69/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U69/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U69/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U69/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U69/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U69/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U69/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U69/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U69/dout.
DSP Report: Generating DSP mul_32ns_25s_57_1_1_U77/dout, operation Mode is: A''*B2.
DSP Report: register mul_32ns_25s_57_1_1_U77/dout is absorbed into DSP mul_32ns_25s_57_1_1_U77/dout.
DSP Report: register trunc_ln_reg_5956_reg is absorbed into DSP mul_32ns_25s_57_1_1_U77/dout.
DSP Report: register sext_ln1188_1_reg_6381_reg is absorbed into DSP mul_32ns_25s_57_1_1_U77/dout.
DSP Report: operator mul_32ns_25s_57_1_1_U77/dout is absorbed into DSP mul_32ns_25s_57_1_1_U77/dout.
DSP Report: operator mul_32ns_25s_57_1_1_U77/dout is absorbed into DSP mul_32ns_25s_57_1_1_U77/dout.
DSP Report: Generating DSP mul_32ns_25s_57_1_1_U77/dout, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register trunc_ln_reg_5956_reg is absorbed into DSP mul_32ns_25s_57_1_1_U77/dout.
DSP Report: register sext_ln1188_1_reg_6381_reg is absorbed into DSP mul_32ns_25s_57_1_1_U77/dout.
DSP Report: operator mul_32ns_25s_57_1_1_U77/dout is absorbed into DSP mul_32ns_25s_57_1_1_U77/dout.
DSP Report: operator mul_32ns_25s_57_1_1_U77/dout is absorbed into DSP mul_32ns_25s_57_1_1_U77/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U74/dout, operation Mode is: A''*B2.
DSP Report: register zext_ln1186_70_reg_6334_reg is absorbed into DSP mul_32ns_32ns_64_1_1_U74/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U74/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U74/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U74/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U74/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U74/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U74/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U74/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U74/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U74/dout, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register zext_ln1186_64_reg_6233_reg is absorbed into DSP mul_32ns_32ns_64_1_1_U74/dout.
DSP Report: register zext_ln1186_70_reg_6334_reg is absorbed into DSP mul_32ns_32ns_64_1_1_U74/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U74/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U74/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U74/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U74/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U74/dout, operation Mode is: A''*B''.
DSP Report: register mul_32ns_32ns_64_1_1_U74/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U74/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U74/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U74/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U74/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U74/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U74/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U74/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U74/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U74/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U74/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U74/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U74/dout, operation Mode is: (PCIN>>17)+A''*B2.
DSP Report: register zext_ln1186_64_reg_6233_reg is absorbed into DSP mul_32ns_32ns_64_1_1_U74/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U74/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U74/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U74/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U74/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U74/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U74/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U74/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U74/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U75/dout, operation Mode is: A''*B2.
DSP Report: register zext_ln1186_70_reg_6334_reg is absorbed into DSP mul_32ns_32ns_64_1_1_U75/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U75/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U75/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U75/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U75/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U75/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U75/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U75/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U75/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U75/dout, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register zext_ln1186_68_reg_6323_reg is absorbed into DSP mul_32ns_32ns_64_1_1_U75/dout.
DSP Report: register zext_ln1186_70_reg_6334_reg is absorbed into DSP mul_32ns_32ns_64_1_1_U75/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U75/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U75/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U75/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U75/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U75/dout, operation Mode is: A''*B''.
DSP Report: register mul_32ns_32ns_64_1_1_U75/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U75/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U75/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U75/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U75/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U75/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U75/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U75/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U75/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U75/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U75/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U75/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U75/dout, operation Mode is: (PCIN>>17)+A''*B2.
DSP Report: register zext_ln1186_68_reg_6323_reg is absorbed into DSP mul_32ns_32ns_64_1_1_U75/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U75/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U75/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U75/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U75/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U75/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U75/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U75/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U75/dout.
DSP Report: Generating DSP mul_32ns_25s_57_1_1_U78/dout, operation Mode is: A''*B2.
DSP Report: register mul_32ns_25s_57_1_1_U78/dout is absorbed into DSP mul_32ns_25s_57_1_1_U78/dout.
DSP Report: register trunc_ln479_1_reg_5962_reg is absorbed into DSP mul_32ns_25s_57_1_1_U78/dout.
DSP Report: register trunc_ln479_1_cast_reg_6371_reg is absorbed into DSP mul_32ns_25s_57_1_1_U78/dout.
DSP Report: operator mul_32ns_25s_57_1_1_U78/dout is absorbed into DSP mul_32ns_25s_57_1_1_U78/dout.
DSP Report: operator mul_32ns_25s_57_1_1_U78/dout is absorbed into DSP mul_32ns_25s_57_1_1_U78/dout.
DSP Report: Generating DSP mul_32ns_25s_57_1_1_U78/dout, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register trunc_ln479_1_reg_5962_reg is absorbed into DSP mul_32ns_25s_57_1_1_U78/dout.
DSP Report: register trunc_ln479_1_cast_reg_6371_reg is absorbed into DSP mul_32ns_25s_57_1_1_U78/dout.
DSP Report: operator mul_32ns_25s_57_1_1_U78/dout is absorbed into DSP mul_32ns_25s_57_1_1_U78/dout.
DSP Report: operator mul_32ns_25s_57_1_1_U78/dout is absorbed into DSP mul_32ns_25s_57_1_1_U78/dout.
DSP Report: Generating DSP mul_32ns_25s_57_1_1_U79/dout, operation Mode is: A''*B2.
DSP Report: register mul_32ns_25s_57_1_1_U79/dout is absorbed into DSP mul_32ns_25s_57_1_1_U79/dout.
DSP Report: register trunc_ln_reg_5956_reg is absorbed into DSP mul_32ns_25s_57_1_1_U79/dout.
DSP Report: register sext_ln1188_1_reg_6381_reg is absorbed into DSP mul_32ns_25s_57_1_1_U79/dout.
DSP Report: operator mul_32ns_25s_57_1_1_U79/dout is absorbed into DSP mul_32ns_25s_57_1_1_U79/dout.
DSP Report: operator mul_32ns_25s_57_1_1_U79/dout is absorbed into DSP mul_32ns_25s_57_1_1_U79/dout.
DSP Report: Generating DSP mul_32ns_25s_57_1_1_U79/dout, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register trunc_ln_reg_5956_reg is absorbed into DSP mul_32ns_25s_57_1_1_U79/dout.
DSP Report: register sext_ln1188_1_reg_6381_reg is absorbed into DSP mul_32ns_25s_57_1_1_U79/dout.
DSP Report: operator mul_32ns_25s_57_1_1_U79/dout is absorbed into DSP mul_32ns_25s_57_1_1_U79/dout.
DSP Report: operator mul_32ns_25s_57_1_1_U79/dout is absorbed into DSP mul_32ns_25s_57_1_1_U79/dout.
DSP Report: Generating DSP mul_32ns_25s_57_1_1_U81/dout, operation Mode is: A''*B2.
DSP Report: register mul_32ns_25s_57_1_1_U81/dout is absorbed into DSP mul_32ns_25s_57_1_1_U81/dout.
DSP Report: register trunc_ln_reg_5956_reg is absorbed into DSP mul_32ns_25s_57_1_1_U81/dout.
DSP Report: register sext_ln1188_1_reg_6381_reg is absorbed into DSP mul_32ns_25s_57_1_1_U81/dout.
DSP Report: operator mul_32ns_25s_57_1_1_U81/dout is absorbed into DSP mul_32ns_25s_57_1_1_U81/dout.
DSP Report: operator mul_32ns_25s_57_1_1_U81/dout is absorbed into DSP mul_32ns_25s_57_1_1_U81/dout.
DSP Report: Generating DSP mul_32ns_25s_57_1_1_U81/dout, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register trunc_ln_reg_5956_reg is absorbed into DSP mul_32ns_25s_57_1_1_U81/dout.
DSP Report: register sext_ln1188_1_reg_6381_reg is absorbed into DSP mul_32ns_25s_57_1_1_U81/dout.
DSP Report: operator mul_32ns_25s_57_1_1_U81/dout is absorbed into DSP mul_32ns_25s_57_1_1_U81/dout.
DSP Report: operator mul_32ns_25s_57_1_1_U81/dout is absorbed into DSP mul_32ns_25s_57_1_1_U81/dout.
DSP Report: Generating DSP mul_32ns_25s_57_1_1_U80/dout, operation Mode is: A''*B2.
DSP Report: register mul_32ns_25s_57_1_1_U80/dout is absorbed into DSP mul_32ns_25s_57_1_1_U80/dout.
DSP Report: register trunc_ln479_1_reg_5962_reg is absorbed into DSP mul_32ns_25s_57_1_1_U80/dout.
DSP Report: register trunc_ln479_1_cast_reg_6371_reg is absorbed into DSP mul_32ns_25s_57_1_1_U80/dout.
DSP Report: operator mul_32ns_25s_57_1_1_U80/dout is absorbed into DSP mul_32ns_25s_57_1_1_U80/dout.
DSP Report: operator mul_32ns_25s_57_1_1_U80/dout is absorbed into DSP mul_32ns_25s_57_1_1_U80/dout.
DSP Report: Generating DSP mul_32ns_25s_57_1_1_U80/dout, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register trunc_ln479_1_reg_5962_reg is absorbed into DSP mul_32ns_25s_57_1_1_U80/dout.
DSP Report: register trunc_ln479_1_cast_reg_6371_reg is absorbed into DSP mul_32ns_25s_57_1_1_U80/dout.
DSP Report: operator mul_32ns_25s_57_1_1_U80/dout is absorbed into DSP mul_32ns_25s_57_1_1_U80/dout.
DSP Report: operator mul_32ns_25s_57_1_1_U80/dout is absorbed into DSP mul_32ns_25s_57_1_1_U80/dout.
WARNING: [Synth 8-7129] Port a[319] in module mul_fixed_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[318] in module mul_fixed_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[317] in module mul_fixed_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[316] in module mul_fixed_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[315] in module mul_fixed_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[314] in module mul_fixed_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[313] in module mul_fixed_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[312] in module mul_fixed_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[311] in module mul_fixed_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[310] in module mul_fixed_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[309] in module mul_fixed_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[308] in module mul_fixed_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[307] in module mul_fixed_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[306] in module mul_fixed_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[305] in module mul_fixed_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[304] in module mul_fixed_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[303] in module mul_fixed_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[302] in module mul_fixed_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[301] in module mul_fixed_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[300] in module mul_fixed_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[299] in module mul_fixed_top is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3971] The signal "inst/ref_tmp1_i_U/ram_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 2720.367 ; gain = 634.266 ; free physical = 31529 ; free virtual = 46484
Synthesis current peak Physical Memory [PSS] (MB): peak = 1789.987; parent = 1645.227; children = 159.546
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3688.168; parent = 2688.355; children = 999.812
---------------------------------------------------------------------------------
WARNING: [Synth 8-3323] Resources of type DSP have been overutilized. Used = 290, Available = 220. Use report_utilization command for details.
DSP Report: Generating DSP mul_25s_25s_50_1_1_U82/dout, operation Mode is (post resource management): A2*B2.
DSP Report: register mul_25s_25s_50_1_1_U82/dout is absorbed into DSP mul_25s_25s_50_1_1_U82/dout.
DSP Report: register trunc_ln_reg_5956_reg is absorbed into DSP mul_25s_25s_50_1_1_U82/dout.
DSP Report: operator mul_25s_25s_50_1_1_U82/dout is absorbed into DSP mul_25s_25s_50_1_1_U82/dout.
DSP Report: operator mul_25s_25s_50_1_1_U82/dout is absorbed into DSP mul_25s_25s_50_1_1_U82/dout.
DSP Report: Generating DSP mul_25s_25s_50_1_1_U82/dout, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register trunc_ln_reg_5956_reg is absorbed into DSP mul_25s_25s_50_1_1_U82/dout.
DSP Report: operator mul_25s_25s_50_1_1_U82/dout is absorbed into DSP mul_25s_25s_50_1_1_U82/dout.
DSP Report: operator mul_25s_25s_50_1_1_U82/dout is absorbed into DSP mul_25s_25s_50_1_1_U82/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U73/dout, operation Mode is (post resource management): A''*B2.
DSP Report: register mul_32ns_32ns_64_1_1_U73/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U73/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U73/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U73/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U73/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U73/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U73/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U73/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U73/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U73/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U73/dout, operation Mode is (post resource management): (PCIN>>17)+A2*B2.
DSP Report: register mul_32ns_32ns_64_1_1_U73/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U73/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U73/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U73/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U73/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U73/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U73/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U73/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U73/dout, operation Mode is (post resource management): A''*B''.
DSP Report: register mul_32ns_32ns_64_1_1_U73/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U73/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U73/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U73/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U73/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U73/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U73/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U73/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U73/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U73/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U73/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U73/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U73/dout, operation Mode is (post resource management): (PCIN>>17)+A''*B2.
DSP Report: register mul_32ns_32ns_64_1_1_U73/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U73/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U73/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U73/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U73/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U73/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U73/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U73/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U73/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U73/dout.
DSP Report: Generating DSP mul_32ns_25s_57_1_1_U76/dout, operation Mode is (post resource management): A''*B2.
DSP Report: register mul_32ns_25s_57_1_1_U76/dout is absorbed into DSP mul_32ns_25s_57_1_1_U76/dout.
DSP Report: register trunc_ln479_1_reg_5962_reg is absorbed into DSP mul_32ns_25s_57_1_1_U76/dout.
DSP Report: register trunc_ln479_1_cast_reg_6371_reg is absorbed into DSP mul_32ns_25s_57_1_1_U76/dout.
DSP Report: operator mul_32ns_25s_57_1_1_U76/dout is absorbed into DSP mul_32ns_25s_57_1_1_U76/dout.
DSP Report: operator mul_32ns_25s_57_1_1_U76/dout is absorbed into DSP mul_32ns_25s_57_1_1_U76/dout.
DSP Report: Generating DSP mul_32ns_25s_57_1_1_U76/dout, operation Mode is (post resource management): (PCIN>>17)+A''*B.
DSP Report: register trunc_ln479_1_reg_5962_reg is absorbed into DSP mul_32ns_25s_57_1_1_U76/dout.
DSP Report: register trunc_ln479_1_cast_reg_6371_reg is absorbed into DSP mul_32ns_25s_57_1_1_U76/dout.
DSP Report: operator mul_32ns_25s_57_1_1_U76/dout is absorbed into DSP mul_32ns_25s_57_1_1_U76/dout.
DSP Report: operator mul_32ns_25s_57_1_1_U76/dout is absorbed into DSP mul_32ns_25s_57_1_1_U76/dout.
DSP Report: Generating DSP mul_32ns_25s_57_1_1_U72/dout, operation Mode is (post resource management): A''*B2.
DSP Report: register mul_32ns_25s_57_1_1_U72/dout is absorbed into DSP mul_32ns_25s_57_1_1_U72/dout.
DSP Report: register trunc_ln_reg_5956_reg is absorbed into DSP mul_32ns_25s_57_1_1_U72/dout.
DSP Report: register sext_ln1188_1_reg_6381_reg is absorbed into DSP mul_32ns_25s_57_1_1_U72/dout.
DSP Report: operator mul_32ns_25s_57_1_1_U72/dout is absorbed into DSP mul_32ns_25s_57_1_1_U72/dout.
DSP Report: operator mul_32ns_25s_57_1_1_U72/dout is absorbed into DSP mul_32ns_25s_57_1_1_U72/dout.
DSP Report: Generating DSP mul_32ns_25s_57_1_1_U72/dout, operation Mode is (post resource management): (PCIN>>17)+A''*B.
DSP Report: register trunc_ln_reg_5956_reg is absorbed into DSP mul_32ns_25s_57_1_1_U72/dout.
DSP Report: register sext_ln1188_1_reg_6381_reg is absorbed into DSP mul_32ns_25s_57_1_1_U72/dout.
DSP Report: operator mul_32ns_25s_57_1_1_U72/dout is absorbed into DSP mul_32ns_25s_57_1_1_U72/dout.
DSP Report: operator mul_32ns_25s_57_1_1_U72/dout is absorbed into DSP mul_32ns_25s_57_1_1_U72/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U66/dout, operation Mode is (post resource management): A''*B2.
DSP Report: register mul_32ns_32ns_64_1_1_U66/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U66/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U66/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U66/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U66/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U66/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U66/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U66/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U66/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U66/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U66/dout, operation Mode is (post resource management): (PCIN>>17)+A2*B2.
DSP Report: register mul_32ns_32ns_64_1_1_U66/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U66/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U66/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U66/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U66/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U66/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U66/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U66/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U66/dout, operation Mode is (post resource management): A''*B''.
DSP Report: register mul_32ns_32ns_64_1_1_U66/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U66/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U66/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U66/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U66/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U66/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U66/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U66/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U66/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U66/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U66/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U66/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U66/dout, operation Mode is (post resource management): (PCIN>>17)+A''*B2.
DSP Report: register mul_32ns_32ns_64_1_1_U66/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U66/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U66/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U66/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U66/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U66/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U66/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U66/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U66/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U66/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U63/dout, operation Mode is (post resource management): A''*B2.
DSP Report: register mul_32ns_32ns_64_1_1_U63/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U63/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U63/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U63/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U63/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U63/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U63/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U63/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U63/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U63/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U63/dout, operation Mode is (post resource management): (PCIN>>17)+A2*B2.
DSP Report: register mul_32ns_32ns_64_1_1_U63/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U63/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U63/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U63/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U63/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U63/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U63/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U63/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U63/dout, operation Mode is (post resource management): A''*B''.
DSP Report: register mul_32ns_32ns_64_1_1_U63/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U63/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U63/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U63/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U63/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U63/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U63/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U63/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U63/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U63/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U63/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U63/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U63/dout, operation Mode is (post resource management): (PCIN>>17)+A''*B2.
DSP Report: register mul_32ns_32ns_64_1_1_U63/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U63/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U63/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U63/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U63/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U63/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U63/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U63/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U63/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U63/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U65/dout, operation Mode is (post resource management): A''*B2.
DSP Report: register mul_32ns_32ns_64_1_1_U65/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U65/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U65/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U65/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U65/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U65/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U65/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U65/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U65/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U65/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U65/dout, operation Mode is (post resource management): (PCIN>>17)+A2*B2.
DSP Report: register mul_32ns_32ns_64_1_1_U65/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U65/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U65/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U65/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U65/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U65/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U65/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U65/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U65/dout, operation Mode is (post resource management): A''*B''.
DSP Report: register mul_32ns_32ns_64_1_1_U65/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U65/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U65/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U65/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U65/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U65/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U65/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U65/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U65/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U65/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U65/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U65/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U65/dout, operation Mode is (post resource management): (PCIN>>17)+A''*B2.
DSP Report: register mul_32ns_32ns_64_1_1_U65/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U65/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U65/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U65/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U65/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U65/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U65/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U65/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U65/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U65/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U64/dout, operation Mode is (post resource management): A''*B2.
DSP Report: register mul_32ns_32ns_64_1_1_U64/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U64/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U64/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U64/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U64/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U64/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U64/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U64/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U64/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U64/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U64/dout, operation Mode is (post resource management): (PCIN>>17)+A2*B2.
DSP Report: register mul_32ns_32ns_64_1_1_U64/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U64/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U64/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U64/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U64/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U64/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U64/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U64/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U64/dout, operation Mode is (post resource management): A''*B''.
DSP Report: register mul_32ns_32ns_64_1_1_U64/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U64/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U64/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U64/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U64/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U64/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U64/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U64/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U64/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U64/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U64/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U64/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U64/dout, operation Mode is (post resource management): (PCIN>>17)+A''*B2.
DSP Report: register mul_32ns_32ns_64_1_1_U64/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U64/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U64/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U64/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U64/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U64/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U64/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U64/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U64/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U64/dout.
DSP Report: Generating DSP mul_32ns_25s_57_1_1_U62/dout, operation Mode is (post resource management): A''*B2.
DSP Report: register mul_32ns_25s_57_1_1_U62/dout is absorbed into DSP mul_32ns_25s_57_1_1_U62/dout.
DSP Report: register trunc_ln479_1_reg_5962_reg is absorbed into DSP mul_32ns_25s_57_1_1_U62/dout.
DSP Report: register trunc_ln479_1_cast_reg_6371_reg is absorbed into DSP mul_32ns_25s_57_1_1_U62/dout.
DSP Report: operator mul_32ns_25s_57_1_1_U62/dout is absorbed into DSP mul_32ns_25s_57_1_1_U62/dout.
DSP Report: operator mul_32ns_25s_57_1_1_U62/dout is absorbed into DSP mul_32ns_25s_57_1_1_U62/dout.
DSP Report: Generating DSP mul_32ns_25s_57_1_1_U62/dout, operation Mode is (post resource management): (PCIN>>17)+A''*B.
DSP Report: register trunc_ln479_1_reg_5962_reg is absorbed into DSP mul_32ns_25s_57_1_1_U62/dout.
DSP Report: register trunc_ln479_1_cast_reg_6371_reg is absorbed into DSP mul_32ns_25s_57_1_1_U62/dout.
DSP Report: operator mul_32ns_25s_57_1_1_U62/dout is absorbed into DSP mul_32ns_25s_57_1_1_U62/dout.
DSP Report: operator mul_32ns_25s_57_1_1_U62/dout is absorbed into DSP mul_32ns_25s_57_1_1_U62/dout.
DSP Report: Generating DSP mul_32ns_25s_57_1_1_U67/dout, operation Mode is (post resource management): A''*B2.
DSP Report: register mul_32ns_25s_57_1_1_U67/dout is absorbed into DSP mul_32ns_25s_57_1_1_U67/dout.
DSP Report: register trunc_ln_reg_5956_reg is absorbed into DSP mul_32ns_25s_57_1_1_U67/dout.
DSP Report: register sext_ln1188_1_reg_6381_reg is absorbed into DSP mul_32ns_25s_57_1_1_U67/dout.
DSP Report: operator mul_32ns_25s_57_1_1_U67/dout is absorbed into DSP mul_32ns_25s_57_1_1_U67/dout.
DSP Report: operator mul_32ns_25s_57_1_1_U67/dout is absorbed into DSP mul_32ns_25s_57_1_1_U67/dout.
DSP Report: Generating DSP mul_32ns_25s_57_1_1_U67/dout, operation Mode is (post resource management): (PCIN>>17)+A''*B.
DSP Report: register trunc_ln_reg_5956_reg is absorbed into DSP mul_32ns_25s_57_1_1_U67/dout.
DSP Report: register sext_ln1188_1_reg_6381_reg is absorbed into DSP mul_32ns_25s_57_1_1_U67/dout.
DSP Report: operator mul_32ns_25s_57_1_1_U67/dout is absorbed into DSP mul_32ns_25s_57_1_1_U67/dout.
DSP Report: operator mul_32ns_25s_57_1_1_U67/dout is absorbed into DSP mul_32ns_25s_57_1_1_U67/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U60/dout, operation Mode is (post resource management): A''*B2.
DSP Report: register mul_32ns_32ns_64_1_1_U60/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U60/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U60/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U60/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U60/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U60/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U60/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U60/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U60/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U60/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U60/dout, operation Mode is (post resource management): (PCIN>>17)+A2*B2.
DSP Report: register mul_32ns_32ns_64_1_1_U60/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U60/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U60/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U60/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U60/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U60/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U60/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U60/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U60/dout, operation Mode is (post resource management): A''*B''.
DSP Report: register mul_32ns_32ns_64_1_1_U60/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U60/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U60/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U60/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U60/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U60/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U60/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U60/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U60/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U60/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U60/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U60/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U60/dout, operation Mode is (post resource management): (PCIN>>17)+A''*B2.
DSP Report: register mul_32ns_32ns_64_1_1_U60/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U60/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U60/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U60/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U60/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U60/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U60/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U60/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U60/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U60/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U50/dout, operation Mode is (post resource management): A''*B2.
DSP Report: register mul_32ns_32ns_64_1_1_U50/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U50/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U50/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U50/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U50/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U50/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U50/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U50/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U50/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U50/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U50/dout, operation Mode is (post resource management): (PCIN>>17)+A2*B2.
DSP Report: register mul_32ns_32ns_64_1_1_U50/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U50/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U50/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U50/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U50/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U50/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U50/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U50/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U50/dout, operation Mode is (post resource management): A''*B''.
DSP Report: register mul_32ns_32ns_64_1_1_U50/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U50/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U50/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U50/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U50/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U50/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U50/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U50/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U50/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U50/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U50/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U50/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U50/dout, operation Mode is (post resource management): (PCIN>>17)+A''*B2.
DSP Report: register mul_32ns_32ns_64_1_1_U50/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U50/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U50/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U50/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U50/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U50/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U50/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U50/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U50/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U50/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U49/dout, operation Mode is (post resource management): A''*B2.
DSP Report: register mul_32ns_32ns_64_1_1_U49/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U49/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U49/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U49/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U49/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U49/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U49/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U49/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U49/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U49/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U49/dout, operation Mode is (post resource management): (PCIN>>17)+A2*B2.
DSP Report: register mul_32ns_32ns_64_1_1_U49/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U49/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U49/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U49/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U49/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U49/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U49/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U49/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U49/dout, operation Mode is (post resource management): A''*B''.
DSP Report: register mul_32ns_32ns_64_1_1_U49/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U49/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U49/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U49/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U49/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U49/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U49/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U49/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U49/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U49/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U49/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U49/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U49/dout, operation Mode is (post resource management): (PCIN>>17)+A''*B2.
DSP Report: register mul_32ns_32ns_64_1_1_U49/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U49/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U49/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U49/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U49/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U49/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U49/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U49/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U49/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U49/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U52/dout, operation Mode is (post resource management): A''*B2.
DSP Report: register mul_32ns_32ns_64_1_1_U52/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U52/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U52/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U52/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U52/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U52/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U52/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U52/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U52/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U52/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U52/dout, operation Mode is (post resource management): (PCIN>>17)+A2*B2.
DSP Report: register mul_32ns_32ns_64_1_1_U52/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U52/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U52/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U52/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U52/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U52/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U52/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U52/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U52/dout, operation Mode is (post resource management): A''*B''.
DSP Report: register mul_32ns_32ns_64_1_1_U52/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U52/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U52/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U52/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U52/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U52/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U52/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U52/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U52/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U52/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U52/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U52/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U52/dout, operation Mode is (post resource management): (PCIN>>17)+A''*B2.
DSP Report: register mul_32ns_32ns_64_1_1_U52/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U52/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U52/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U52/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U52/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U52/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U52/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U52/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U52/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U52/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U48/dout, operation Mode is (post resource management): A2*B''.
DSP Report: register mul_32ns_32ns_64_1_1_U48/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U48/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U48/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U48/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U48/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U48/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U48/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U48/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U48/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U48/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U48/dout, operation Mode is (post resource management): (PCIN>>17)+A2*B2.
DSP Report: register mul_32ns_32ns_64_1_1_U48/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U48/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U48/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U48/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U48/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U48/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U48/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U48/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U51/dout, operation Mode is (post resource management): A''*B2.
DSP Report: register mul_32ns_32ns_64_1_1_U51/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U51/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U51/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U51/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U51/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U51/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U51/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U51/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U51/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U51/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U51/dout, operation Mode is (post resource management): (PCIN>>17)+A2*B2.
DSP Report: register mul_32ns_32ns_64_1_1_U51/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U51/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U51/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U51/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U51/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U51/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U51/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U51/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U51/dout, operation Mode is (post resource management): A''*B''.
DSP Report: register mul_32ns_32ns_64_1_1_U51/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U51/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U51/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U51/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U51/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U51/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U51/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U51/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U51/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U51/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U51/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U51/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U51/dout, operation Mode is (post resource management): (PCIN>>17)+A''*B2.
DSP Report: register mul_32ns_32ns_64_1_1_U51/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U51/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U51/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U51/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U51/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U51/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U51/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U51/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U51/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U51/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U44/dout, operation Mode is (post resource management): A''*B2.
DSP Report: register mul_32ns_32ns_64_1_1_U44/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U44/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U44/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U44/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U44/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U44/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U44/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U44/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U44/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U44/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U44/dout, operation Mode is (post resource management): (PCIN>>17)+A''*B.
DSP Report: register mul_32ns_32ns_64_1_1_U44/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U44/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U44/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U44/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U44/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U44/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U44/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U44/dout.
DSP Report: Generating DSP mul_32ns_25s_57_1_1_U46/dout, operation Mode is (post resource management): A2*B2.
DSP Report: register mul_32ns_25s_57_1_1_U46/dout is absorbed into DSP mul_32ns_25s_57_1_1_U46/dout.
DSP Report: register trunc_ln_reg_5956_reg is absorbed into DSP mul_32ns_25s_57_1_1_U46/dout.
DSP Report: operator mul_32ns_25s_57_1_1_U46/dout is absorbed into DSP mul_32ns_25s_57_1_1_U46/dout.
DSP Report: operator mul_32ns_25s_57_1_1_U46/dout is absorbed into DSP mul_32ns_25s_57_1_1_U46/dout.
DSP Report: Generating DSP mul_32ns_25s_57_1_1_U46/dout, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register trunc_ln_reg_5956_reg is absorbed into DSP mul_32ns_25s_57_1_1_U46/dout.
DSP Report: operator mul_32ns_25s_57_1_1_U46/dout is absorbed into DSP mul_32ns_25s_57_1_1_U46/dout.
DSP Report: operator mul_32ns_25s_57_1_1_U46/dout is absorbed into DSP mul_32ns_25s_57_1_1_U46/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U30/dout, operation Mode is (post resource management): A2*B2.
DSP Report: register mul_32ns_32ns_64_1_1_U30/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U30/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U30/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U30/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U30/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U30/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U30/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U30/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U30/dout, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register mul_32ns_32ns_64_1_1_U30/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U30/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U30/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U30/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U30/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U30/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U34/dout, operation Mode is (post resource management): A''*B2.
DSP Report: register mul_32ns_32ns_64_1_1_U34/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U34/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U34/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U34/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U34/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U34/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U34/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U34/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U34/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U34/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U34/dout, operation Mode is (post resource management): (PCIN>>17)+A2*B2.
DSP Report: register mul_32ns_32ns_64_1_1_U34/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U34/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U34/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U34/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U34/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U34/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U34/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U34/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U34/dout, operation Mode is (post resource management): A''*B''.
DSP Report: register mul_32ns_32ns_64_1_1_U34/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U34/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U34/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U34/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U34/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U34/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U34/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U34/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U34/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U34/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U34/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U34/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U34/dout, operation Mode is (post resource management): (PCIN>>17)+A''*B2.
DSP Report: register mul_32ns_32ns_64_1_1_U34/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U34/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U34/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U34/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U34/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U34/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U34/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U34/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U34/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U34/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U32/dout, operation Mode is (post resource management): A2*B''.
DSP Report: register mul_32ns_32ns_64_1_1_U32/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U32/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U32/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U32/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U32/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U32/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U32/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U32/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U32/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U32/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U32/dout, operation Mode is (post resource management): (PCIN>>17)+A2*B2.
DSP Report: register mul_32ns_32ns_64_1_1_U32/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U32/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U32/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U32/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U32/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U32/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U32/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U32/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U31/dout, operation Mode is (post resource management): A''*B.
DSP Report: register mul_32ns_32ns_64_1_1_U31/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U31/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U31/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U31/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U31/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U31/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U31/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U31/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U31/dout, operation Mode is (post resource management): (PCIN>>17)+A*B2.
DSP Report: register mul_32ns_32ns_64_1_1_U31/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U31/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U31/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U31/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U31/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U31/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U31/dout, operation Mode is (post resource management): A2*B''.
DSP Report: register mul_32ns_32ns_64_1_1_U31/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U31/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U31/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U31/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U31/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U31/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U31/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U31/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U31/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U31/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U31/dout, operation Mode is (post resource management): (PCIN>>17)+A2*B2.
DSP Report: register mul_32ns_32ns_64_1_1_U31/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U31/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U31/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U31/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U31/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U31/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U31/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U31/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U36/dout, operation Mode is (post resource management): A''*B2.
DSP Report: register mul_32ns_32ns_64_1_1_U36/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U36/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U36/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U36/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U36/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U36/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U36/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U36/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U36/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U36/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U36/dout, operation Mode is (post resource management): (PCIN>>17)+A''*B.
DSP Report: register mul_32ns_32ns_64_1_1_U36/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U36/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U36/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U36/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U36/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U36/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U36/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U36/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U37/dout, operation Mode is (post resource management): A2*B2.
DSP Report: register mul_32ns_32ns_64_1_1_U37/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U37/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U37/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U37/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U37/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U37/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U37/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U37/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U37/dout, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register mul_32ns_32ns_64_1_1_U37/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U37/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U37/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U37/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U37/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U37/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U35/dout, operation Mode is (post resource management): A''*B2.
DSP Report: register mul_32ns_32ns_64_1_1_U35/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U35/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U35/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U35/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U35/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U35/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U35/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U35/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U35/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U35/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U35/dout, operation Mode is (post resource management): (PCIN>>17)+A''*B.
DSP Report: register mul_32ns_32ns_64_1_1_U35/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U35/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U35/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U35/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U35/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U35/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U35/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U35/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U33/dout, operation Mode is (post resource management): A''*B2.
DSP Report: register mul_32ns_32ns_64_1_1_U33/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U33/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U33/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U33/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U33/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U33/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U33/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U33/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U33/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U33/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U33/dout, operation Mode is (post resource management): (PCIN>>17)+A2*B2.
DSP Report: register mul_32ns_32ns_64_1_1_U33/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U33/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U33/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U33/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U33/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U33/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U33/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U33/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U33/dout, operation Mode is (post resource management): A''*B''.
DSP Report: register mul_32ns_32ns_64_1_1_U33/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U33/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U33/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U33/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U33/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U33/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U33/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U33/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U33/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U33/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U33/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U33/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U33/dout, operation Mode is (post resource management): (PCIN>>17)+A''*B2.
DSP Report: register mul_32ns_32ns_64_1_1_U33/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U33/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U33/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U33/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U33/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U33/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U33/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U33/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U33/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U33/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U17/dout, operation Mode is (post resource management): A2*B2.
DSP Report: register mul_32ns_32ns_64_1_1_U17/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U17/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U17/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U17/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U17/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U17/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U17/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U17/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U17/dout, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register mul_32ns_32ns_64_1_1_U17/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U17/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U17/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U17/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U17/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U17/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U20/dout, operation Mode is (post resource management): A''*B2.
DSP Report: register mul_32ns_32ns_64_1_1_U20/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U20/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U20/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U20/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U20/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U20/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U20/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U20/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U20/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U20/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U20/dout, operation Mode is (post resource management): (PCIN>>17)+A''*B.
DSP Report: register mul_32ns_32ns_64_1_1_U20/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U20/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U20/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U20/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U20/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U20/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U20/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U20/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U18/dout, operation Mode is (post resource management): A''*B.
DSP Report: register mul_32ns_32ns_64_1_1_U18/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U18/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U18/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U18/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U18/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U18/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U18/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U18/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U18/dout, operation Mode is (post resource management): (PCIN>>17)+A*B2.
DSP Report: register mul_32ns_32ns_64_1_1_U18/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U18/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U18/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U18/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U18/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U18/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U18/dout, operation Mode is (post resource management): A2*B''.
DSP Report: register mul_32ns_32ns_64_1_1_U18/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U18/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U18/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U18/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U18/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U18/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U18/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U18/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U18/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U18/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U18/dout, operation Mode is (post resource management): (PCIN>>17)+A2*B2.
DSP Report: register mul_32ns_32ns_64_1_1_U18/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U18/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U18/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U18/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U18/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U18/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U18/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U18/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U22/dout, operation Mode is (post resource management): A2*B2.
DSP Report: register mul_32ns_32ns_64_1_1_U22/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U22/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U22/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U22/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U22/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U22/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U22/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U22/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U22/dout, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register mul_32ns_32ns_64_1_1_U22/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U22/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U22/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U22/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U22/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U22/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U21/dout, operation Mode is (post resource management): A''*B2.
DSP Report: register mul_32ns_32ns_64_1_1_U21/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U21/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U21/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U21/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U21/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U21/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U21/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U21/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U21/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U21/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U21/dout, operation Mode is (post resource management): (PCIN>>17)+A''*B.
DSP Report: register mul_32ns_32ns_64_1_1_U21/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U21/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U21/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U21/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U21/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U21/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U21/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U21/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U15/dout, operation Mode is (post resource management): A2*B2.
DSP Report: register mul_32ns_32ns_64_1_1_U15/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U15/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U15/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U15/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U15/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U15/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U15/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U15/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U15/dout, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register mul_32ns_32ns_64_1_1_U15/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U15/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U15/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U15/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U15/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U15/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U16/dout, operation Mode is (post resource management): A2*B2.
DSP Report: register mul_32ns_32ns_64_1_1_U16/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U16/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U16/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U16/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U16/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U16/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U16/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U16/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U16/dout, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register mul_32ns_32ns_64_1_1_U16/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U16/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U16/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U16/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U16/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U16/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U14/dout, operation Mode is (post resource management): A2*B2.
DSP Report: register mul_32ns_32ns_64_1_1_U14/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U14/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U14/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U14/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U14/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U14/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U14/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U14/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U14/dout, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register mul_32ns_32ns_64_1_1_U14/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U14/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U14/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U14/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U14/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U14/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U13/dout, operation Mode is (post resource management): A2*B2.
DSP Report: register mul_32ns_32ns_64_1_1_U13/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U13/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U13/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U13/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U13/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U13/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U13/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U13/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U13/dout, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register mul_32ns_32ns_64_1_1_U13/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U13/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U13/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U13/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U13/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U13/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U10/dout, operation Mode is (post resource management): A2*B2.
DSP Report: register mul_32ns_32ns_64_1_1_U10/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U10/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U10/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U10/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U10/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U10/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U10/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U10/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U10/dout, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register mul_32ns_32ns_64_1_1_U10/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U10/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U10/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U10/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U10/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U10/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U9/dout, operation Mode is (post resource management): A2*B2.
DSP Report: register mul_32ns_32ns_64_1_1_U9/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U9/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U9/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U9/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U9/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U9/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U9/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U9/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U9/dout, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register mul_32ns_32ns_64_1_1_U9/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U9/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U9/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U9/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U9/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U9/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U11/dout, operation Mode is (post resource management): A2*B2.
DSP Report: register mul_32ns_32ns_64_1_1_U11/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U11/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U11/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U11/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U11/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U11/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U11/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U11/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U11/dout, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register mul_32ns_32ns_64_1_1_U11/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U11/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U11/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U11/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U11/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U11/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U8/dout, operation Mode is (post resource management): A2*B2.
DSP Report: register mul_32ns_32ns_64_1_1_U8/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U8/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U8/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U8/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U8/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U8/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U8/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U8/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U8/dout, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register mul_32ns_32ns_64_1_1_U8/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U8/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U8/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U8/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U8/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U8/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U3/dout, operation Mode is (post resource management): A*B.
DSP Report: operator mul_32ns_32ns_64_1_1_U3/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U3/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U3/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U3/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U3/dout, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator mul_32ns_32ns_64_1_1_U3/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U3/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U3/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U3/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U2/dout, operation Mode is (post resource management): A*B.
DSP Report: operator mul_32ns_32ns_64_1_1_U2/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U2/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U2/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U2/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U2/dout, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator mul_32ns_32ns_64_1_1_U2/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U2/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U2/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U2/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U4/dout, operation Mode is (post resource management): A*B.
DSP Report: operator mul_32ns_32ns_64_1_1_U4/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U4/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U4/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U4/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U4/dout, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator mul_32ns_32ns_64_1_1_U4/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U4/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U4/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U4/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U6/dout, operation Mode is (post resource management): A*B.
DSP Report: operator mul_32ns_32ns_64_1_1_U6/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U6/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U6/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U6/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U6/dout, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator mul_32ns_32ns_64_1_1_U6/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U6/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U6/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U6/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U7/dout, operation Mode is (post resource management): A*B.
DSP Report: operator mul_32ns_32ns_64_1_1_U7/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U7/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U7/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U7/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U7/dout, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator mul_32ns_32ns_64_1_1_U7/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U7/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U7/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U7/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U5/dout, operation Mode is (post resource management): A*B.
DSP Report: operator mul_32ns_32ns_64_1_1_U5/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U5/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U5/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U5/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U5/dout, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator mul_32ns_32ns_64_1_1_U5/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U5/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U5/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U5/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U12/dout, operation Mode is (post resource management): A2*B2.
DSP Report: register mul_32ns_32ns_64_1_1_U12/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U12/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U12/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U12/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U12/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U12/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U12/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U12/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U12/dout, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register mul_32ns_32ns_64_1_1_U12/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U12/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U12/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U12/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U12/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U12/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U19/dout, operation Mode is (post resource management): A''*B.
DSP Report: register mul_32ns_32ns_64_1_1_U19/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U19/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U19/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U19/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U19/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U19/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U19/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U19/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U19/dout, operation Mode is (post resource management): (PCIN>>17)+A*B2.
DSP Report: register mul_32ns_32ns_64_1_1_U19/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U19/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U19/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U19/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U19/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U19/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U19/dout, operation Mode is (post resource management): A2*B''.
DSP Report: register mul_32ns_32ns_64_1_1_U19/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U19/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U19/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U19/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U19/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U19/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U19/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U19/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U19/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U19/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U19/dout, operation Mode is (post resource management): (PCIN>>17)+A2*B2.
DSP Report: register mul_32ns_32ns_64_1_1_U19/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U19/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U19/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U19/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U19/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U19/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U19/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U19/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U27/dout, operation Mode is (post resource management): A''*B2.
DSP Report: register mul_32ns_32ns_64_1_1_U27/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U27/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U27/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U27/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U27/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U27/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U27/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U27/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U27/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U27/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U27/dout, operation Mode is (post resource management): (PCIN>>17)+A''*B.
DSP Report: register mul_32ns_32ns_64_1_1_U27/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U27/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U27/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U27/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U27/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U27/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U27/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U27/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U29/dout, operation Mode is (post resource management): A2*B2.
DSP Report: register mul_32ns_32ns_64_1_1_U29/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U29/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U29/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U29/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U29/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U29/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U29/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U29/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U29/dout, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register mul_32ns_32ns_64_1_1_U29/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U29/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U29/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U29/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U29/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U29/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U24/dout, operation Mode is (post resource management): A2*B2.
DSP Report: register mul_32ns_32ns_64_1_1_U24/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U24/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U24/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U24/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U24/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U24/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U24/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U24/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U24/dout, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register mul_32ns_32ns_64_1_1_U24/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U24/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U24/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U24/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U24/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U24/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U25/dout, operation Mode is (post resource management): A''*B.
DSP Report: register mul_32ns_32ns_64_1_1_U25/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U25/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U25/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U25/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U25/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U25/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U25/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U25/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U25/dout, operation Mode is (post resource management): (PCIN>>17)+A*B2.
DSP Report: register mul_32ns_32ns_64_1_1_U25/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U25/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U25/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U25/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U25/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U25/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U25/dout, operation Mode is (post resource management): A2*B''.
DSP Report: register mul_32ns_32ns_64_1_1_U25/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U25/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U25/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U25/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U25/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U25/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U25/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U25/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U25/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U25/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U25/dout, operation Mode is (post resource management): (PCIN>>17)+A2*B2.
DSP Report: register mul_32ns_32ns_64_1_1_U25/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U25/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U25/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U25/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U25/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U25/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U25/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U25/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U23/dout, operation Mode is (post resource management): A2*B2.
DSP Report: register mul_32ns_32ns_64_1_1_U23/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U23/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U23/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U23/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U23/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U23/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U23/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U23/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U23/dout, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register mul_32ns_32ns_64_1_1_U23/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U23/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U23/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U23/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U23/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U23/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U26/dout, operation Mode is (post resource management): A''*B2.
DSP Report: register mul_32ns_32ns_64_1_1_U26/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U26/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U26/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U26/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U26/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U26/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U26/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U26/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U26/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U26/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U26/dout, operation Mode is (post resource management): (PCIN>>17)+A2*B2.
DSP Report: register mul_32ns_32ns_64_1_1_U26/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U26/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U26/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U26/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U26/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U26/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U26/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U26/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U26/dout, operation Mode is (post resource management): A''*B''.
DSP Report: register mul_32ns_32ns_64_1_1_U26/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U26/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U26/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U26/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U26/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U26/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U26/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U26/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U26/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U26/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U26/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U26/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U26/dout, operation Mode is (post resource management): (PCIN>>17)+A''*B2.
DSP Report: register mul_32ns_32ns_64_1_1_U26/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U26/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U26/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U26/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U26/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U26/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U26/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U26/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U26/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U26/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U28/dout, operation Mode is (post resource management): A2*B2.
DSP Report: register mul_32ns_32ns_64_1_1_U28/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U28/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U28/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U28/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U28/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U28/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U28/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U28/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U28/dout, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register mul_32ns_32ns_64_1_1_U28/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U28/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U28/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U28/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U28/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U28/dout.
DSP Report: Generating DSP mul_32ns_25s_57_1_1_U38/dout, operation Mode is (post resource management): A2*B2.
DSP Report: register mul_32ns_25s_57_1_1_U38/dout is absorbed into DSP mul_32ns_25s_57_1_1_U38/dout.
DSP Report: register trunc_ln479_1_reg_5962_reg is absorbed into DSP mul_32ns_25s_57_1_1_U38/dout.
DSP Report: operator mul_32ns_25s_57_1_1_U38/dout is absorbed into DSP mul_32ns_25s_57_1_1_U38/dout.
DSP Report: operator mul_32ns_25s_57_1_1_U38/dout is absorbed into DSP mul_32ns_25s_57_1_1_U38/dout.
DSP Report: Generating DSP mul_32ns_25s_57_1_1_U38/dout, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register trunc_ln479_1_reg_5962_reg is absorbed into DSP mul_32ns_25s_57_1_1_U38/dout.
DSP Report: operator mul_32ns_25s_57_1_1_U38/dout is absorbed into DSP mul_32ns_25s_57_1_1_U38/dout.
DSP Report: operator mul_32ns_25s_57_1_1_U38/dout is absorbed into DSP mul_32ns_25s_57_1_1_U38/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U41/dout, operation Mode is (post resource management): A''*B2.
DSP Report: register mul_32ns_32ns_64_1_1_U41/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U41/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U41/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U41/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U41/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U41/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U41/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U41/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U41/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U41/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U41/dout, operation Mode is (post resource management): (PCIN>>17)+A2*B2.
DSP Report: register mul_32ns_32ns_64_1_1_U41/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U41/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U41/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U41/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U41/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U41/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U41/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U41/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U41/dout, operation Mode is (post resource management): A''*B''.
DSP Report: register mul_32ns_32ns_64_1_1_U41/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U41/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U41/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U41/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U41/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U41/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U41/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U41/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U41/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U41/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U41/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U41/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U41/dout, operation Mode is (post resource management): (PCIN>>17)+A''*B2.
DSP Report: register mul_32ns_32ns_64_1_1_U41/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U41/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U41/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U41/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U41/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U41/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U41/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U41/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U41/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U41/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U40/dout, operation Mode is (post resource management): A2*B''.
DSP Report: register mul_32ns_32ns_64_1_1_U40/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U40/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U40/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U40/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U40/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U40/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U40/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U40/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U40/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U40/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U40/dout, operation Mode is (post resource management): (PCIN>>17)+A2*B2.
DSP Report: register mul_32ns_32ns_64_1_1_U40/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U40/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U40/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U40/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U40/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U40/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U40/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U40/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U45/dout, operation Mode is (post resource management): A''*B2.
DSP Report: register mul_32ns_32ns_64_1_1_U45/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U45/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U45/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U45/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U45/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U45/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U45/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U45/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U45/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U45/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U45/dout, operation Mode is (post resource management): (PCIN>>17)+A''*B.
DSP Report: register mul_32ns_32ns_64_1_1_U45/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U45/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U45/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U45/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U45/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U45/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U45/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U45/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U43/dout, operation Mode is (post resource management): A''*B2.
DSP Report: register mul_32ns_32ns_64_1_1_U43/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U43/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U43/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U43/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U43/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U43/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U43/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U43/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U43/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U43/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U43/dout, operation Mode is (post resource management): (PCIN>>17)+A2*B2.
DSP Report: register mul_32ns_32ns_64_1_1_U43/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U43/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U43/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U43/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U43/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U43/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U43/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U43/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U43/dout, operation Mode is (post resource management): A''*B''.
DSP Report: register mul_32ns_32ns_64_1_1_U43/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U43/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U43/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U43/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U43/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U43/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U43/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U43/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U43/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U43/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U43/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U43/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U43/dout, operation Mode is (post resource management): (PCIN>>17)+A''*B2.
DSP Report: register mul_32ns_32ns_64_1_1_U43/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U43/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U43/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U43/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U43/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U43/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U43/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U43/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U43/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U43/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U39/dout, operation Mode is (post resource management): A2*B''.
DSP Report: register mul_32ns_32ns_64_1_1_U39/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U39/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U39/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U39/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U39/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U39/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U39/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U39/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U39/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U39/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U39/dout, operation Mode is (post resource management): (PCIN>>17)+A2*B2.
DSP Report: register mul_32ns_32ns_64_1_1_U39/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U39/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U39/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U39/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U39/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U39/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U39/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U39/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U42/dout, operation Mode is (post resource management): A''*B2.
DSP Report: register mul_32ns_32ns_64_1_1_U42/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U42/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U42/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U42/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U42/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U42/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U42/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U42/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U42/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U42/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U42/dout, operation Mode is (post resource management): (PCIN>>17)+A2*B2.
DSP Report: register mul_32ns_32ns_64_1_1_U42/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U42/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U42/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U42/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U42/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U42/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U42/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U42/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U42/dout, operation Mode is (post resource management): A''*B''.
DSP Report: register mul_32ns_32ns_64_1_1_U42/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U42/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U42/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U42/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U42/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U42/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U42/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U42/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U42/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U42/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U42/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U42/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U42/dout, operation Mode is (post resource management): (PCIN>>17)+A''*B2.
DSP Report: register mul_32ns_32ns_64_1_1_U42/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U42/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U42/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U42/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U42/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U42/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U42/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U42/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U42/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U42/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U53/dout, operation Mode is (post resource management): A''*B2.
DSP Report: register mul_32ns_32ns_64_1_1_U53/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U53/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U53/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U53/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U53/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U53/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U53/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U53/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U53/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U53/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U53/dout, operation Mode is (post resource management): (PCIN>>17)+A''*B.
DSP Report: register mul_32ns_32ns_64_1_1_U53/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U53/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U53/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U53/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U53/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U53/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U53/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U53/dout.
DSP Report: Generating DSP mul_32ns_25s_57_1_1_U54/dout, operation Mode is (post resource management): A2*B2.
DSP Report: register mul_32ns_25s_57_1_1_U54/dout is absorbed into DSP mul_32ns_25s_57_1_1_U54/dout.
DSP Report: register trunc_ln_reg_5956_reg is absorbed into DSP mul_32ns_25s_57_1_1_U54/dout.
DSP Report: operator mul_32ns_25s_57_1_1_U54/dout is absorbed into DSP mul_32ns_25s_57_1_1_U54/dout.
DSP Report: operator mul_32ns_25s_57_1_1_U54/dout is absorbed into DSP mul_32ns_25s_57_1_1_U54/dout.
DSP Report: Generating DSP mul_32ns_25s_57_1_1_U54/dout, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register trunc_ln_reg_5956_reg is absorbed into DSP mul_32ns_25s_57_1_1_U54/dout.
DSP Report: operator mul_32ns_25s_57_1_1_U54/dout is absorbed into DSP mul_32ns_25s_57_1_1_U54/dout.
DSP Report: operator mul_32ns_25s_57_1_1_U54/dout is absorbed into DSP mul_32ns_25s_57_1_1_U54/dout.
DSP Report: Generating DSP mul_32ns_25s_57_1_1_U47/dout, operation Mode is (post resource management): A2*B2.
DSP Report: register mul_32ns_25s_57_1_1_U47/dout is absorbed into DSP mul_32ns_25s_57_1_1_U47/dout.
DSP Report: register trunc_ln479_1_reg_5962_reg is absorbed into DSP mul_32ns_25s_57_1_1_U47/dout.
DSP Report: operator mul_32ns_25s_57_1_1_U47/dout is absorbed into DSP mul_32ns_25s_57_1_1_U47/dout.
DSP Report: operator mul_32ns_25s_57_1_1_U47/dout is absorbed into DSP mul_32ns_25s_57_1_1_U47/dout.
DSP Report: Generating DSP mul_32ns_25s_57_1_1_U47/dout, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register trunc_ln479_1_reg_5962_reg is absorbed into DSP mul_32ns_25s_57_1_1_U47/dout.
DSP Report: operator mul_32ns_25s_57_1_1_U47/dout is absorbed into DSP mul_32ns_25s_57_1_1_U47/dout.
DSP Report: operator mul_32ns_25s_57_1_1_U47/dout is absorbed into DSP mul_32ns_25s_57_1_1_U47/dout.
DSP Report: Generating DSP mul_32ns_25s_57_1_1_U55/dout, operation Mode is (post resource management): A''*B2.
DSP Report: register mul_32ns_25s_57_1_1_U55/dout is absorbed into DSP mul_32ns_25s_57_1_1_U55/dout.
DSP Report: register trunc_ln479_1_reg_5962_reg is absorbed into DSP mul_32ns_25s_57_1_1_U55/dout.
DSP Report: register trunc_ln479_1_cast_reg_6371_reg is absorbed into DSP mul_32ns_25s_57_1_1_U55/dout.
DSP Report: operator mul_32ns_25s_57_1_1_U55/dout is absorbed into DSP mul_32ns_25s_57_1_1_U55/dout.
DSP Report: operator mul_32ns_25s_57_1_1_U55/dout is absorbed into DSP mul_32ns_25s_57_1_1_U55/dout.
DSP Report: Generating DSP mul_32ns_25s_57_1_1_U55/dout, operation Mode is (post resource management): (PCIN>>17)+A''*B.
DSP Report: register trunc_ln479_1_reg_5962_reg is absorbed into DSP mul_32ns_25s_57_1_1_U55/dout.
DSP Report: register trunc_ln479_1_cast_reg_6371_reg is absorbed into DSP mul_32ns_25s_57_1_1_U55/dout.
DSP Report: operator mul_32ns_25s_57_1_1_U55/dout is absorbed into DSP mul_32ns_25s_57_1_1_U55/dout.
DSP Report: operator mul_32ns_25s_57_1_1_U55/dout is absorbed into DSP mul_32ns_25s_57_1_1_U55/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U56/dout, operation Mode is (post resource management): A''*B2.
DSP Report: register mul_32ns_32ns_64_1_1_U56/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U56/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U56/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U56/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U56/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U56/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U56/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U56/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U56/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U56/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U56/dout, operation Mode is (post resource management): (PCIN>>17)+A2*B2.
DSP Report: register mul_32ns_32ns_64_1_1_U56/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U56/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U56/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U56/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U56/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U56/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U56/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U56/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U56/dout, operation Mode is (post resource management): A''*B''.
DSP Report: register mul_32ns_32ns_64_1_1_U56/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U56/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U56/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U56/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U56/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U56/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U56/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U56/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U56/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U56/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U56/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U56/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U56/dout, operation Mode is (post resource management): (PCIN>>17)+A''*B2.
DSP Report: register mul_32ns_32ns_64_1_1_U56/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U56/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U56/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U56/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U56/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U56/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U56/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U56/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U56/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U56/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U57/dout, operation Mode is (post resource management): A''*B2.
DSP Report: register mul_32ns_32ns_64_1_1_U57/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U57/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U57/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U57/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U57/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U57/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U57/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U57/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U57/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U57/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U57/dout, operation Mode is (post resource management): (PCIN>>17)+A2*B2.
DSP Report: register mul_32ns_32ns_64_1_1_U57/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U57/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U57/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U57/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U57/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U57/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U57/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U57/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U57/dout, operation Mode is (post resource management): A''*B''.
DSP Report: register mul_32ns_32ns_64_1_1_U57/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U57/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U57/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U57/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U57/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U57/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U57/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U57/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U57/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U57/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U57/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U57/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U57/dout, operation Mode is (post resource management): (PCIN>>17)+A''*B2.
DSP Report: register mul_32ns_32ns_64_1_1_U57/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U57/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U57/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U57/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U57/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U57/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U57/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U57/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U57/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U57/dout.
DSP Report: Generating DSP mul_32ns_25s_57_1_1_U61/dout, operation Mode is (post resource management): A''*B2.
DSP Report: register mul_32ns_25s_57_1_1_U61/dout is absorbed into DSP mul_32ns_25s_57_1_1_U61/dout.
DSP Report: register trunc_ln_reg_5956_reg is absorbed into DSP mul_32ns_25s_57_1_1_U61/dout.
DSP Report: register sext_ln1188_1_reg_6381_reg is absorbed into DSP mul_32ns_25s_57_1_1_U61/dout.
DSP Report: operator mul_32ns_25s_57_1_1_U61/dout is absorbed into DSP mul_32ns_25s_57_1_1_U61/dout.
DSP Report: operator mul_32ns_25s_57_1_1_U61/dout is absorbed into DSP mul_32ns_25s_57_1_1_U61/dout.
DSP Report: Generating DSP mul_32ns_25s_57_1_1_U61/dout, operation Mode is (post resource management): (PCIN>>17)+A''*B.
DSP Report: register trunc_ln_reg_5956_reg is absorbed into DSP mul_32ns_25s_57_1_1_U61/dout.
DSP Report: register sext_ln1188_1_reg_6381_reg is absorbed into DSP mul_32ns_25s_57_1_1_U61/dout.
DSP Report: operator mul_32ns_25s_57_1_1_U61/dout is absorbed into DSP mul_32ns_25s_57_1_1_U61/dout.
DSP Report: operator mul_32ns_25s_57_1_1_U61/dout is absorbed into DSP mul_32ns_25s_57_1_1_U61/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U59/dout, operation Mode is (post resource management): A''*B2.
DSP Report: register mul_32ns_32ns_64_1_1_U59/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U59/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U59/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U59/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U59/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U59/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U59/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U59/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U59/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U59/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U59/dout, operation Mode is (post resource management): (PCIN>>17)+A2*B2.
DSP Report: register mul_32ns_32ns_64_1_1_U59/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U59/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U59/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U59/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U59/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U59/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U59/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U59/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U59/dout, operation Mode is (post resource management): A''*B''.
DSP Report: register mul_32ns_32ns_64_1_1_U59/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U59/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U59/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U59/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U59/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U59/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U59/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U59/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U59/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U59/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U59/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U59/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U59/dout, operation Mode is (post resource management): (PCIN>>17)+A''*B2.
DSP Report: register mul_32ns_32ns_64_1_1_U59/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U59/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U59/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U59/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U59/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U59/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U59/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U59/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U59/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U59/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U58/dout, operation Mode is (post resource management): A''*B2.
DSP Report: register mul_32ns_32ns_64_1_1_U58/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U58/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U58/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U58/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U58/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U58/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U58/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U58/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U58/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U58/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U58/dout, operation Mode is (post resource management): (PCIN>>17)+A2*B2.
DSP Report: register mul_32ns_32ns_64_1_1_U58/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U58/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U58/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U58/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U58/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U58/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U58/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U58/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U58/dout, operation Mode is (post resource management): A''*B''.
DSP Report: register mul_32ns_32ns_64_1_1_U58/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U58/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U58/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U58/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U58/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U58/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U58/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U58/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U58/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U58/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U58/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U58/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U58/dout, operation Mode is (post resource management): (PCIN>>17)+A''*B2.
DSP Report: register mul_32ns_32ns_64_1_1_U58/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U58/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U58/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U58/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U58/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U58/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U58/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U58/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U58/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U58/dout.
DSP Report: Generating DSP mul_32ns_25s_57_1_1_U68/dout, operation Mode is (post resource management): A''*B2.
DSP Report: register mul_32ns_25s_57_1_1_U68/dout is absorbed into DSP mul_32ns_25s_57_1_1_U68/dout.
DSP Report: register trunc_ln479_1_reg_5962_reg is absorbed into DSP mul_32ns_25s_57_1_1_U68/dout.
DSP Report: register trunc_ln479_1_cast_reg_6371_reg is absorbed into DSP mul_32ns_25s_57_1_1_U68/dout.
DSP Report: operator mul_32ns_25s_57_1_1_U68/dout is absorbed into DSP mul_32ns_25s_57_1_1_U68/dout.
DSP Report: operator mul_32ns_25s_57_1_1_U68/dout is absorbed into DSP mul_32ns_25s_57_1_1_U68/dout.
DSP Report: Generating DSP mul_32ns_25s_57_1_1_U68/dout, operation Mode is (post resource management): (PCIN>>17)+A''*B.
DSP Report: register trunc_ln479_1_reg_5962_reg is absorbed into DSP mul_32ns_25s_57_1_1_U68/dout.
DSP Report: register trunc_ln479_1_cast_reg_6371_reg is absorbed into DSP mul_32ns_25s_57_1_1_U68/dout.
DSP Report: operator mul_32ns_25s_57_1_1_U68/dout is absorbed into DSP mul_32ns_25s_57_1_1_U68/dout.
DSP Report: operator mul_32ns_25s_57_1_1_U68/dout is absorbed into DSP mul_32ns_25s_57_1_1_U68/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U71/dout, operation Mode is (post resource management): A''*B2.
DSP Report: register mul_32ns_32ns_64_1_1_U71/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U71/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U71/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U71/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U71/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U71/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U71/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U71/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U71/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U71/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U71/dout, operation Mode is (post resource management): (PCIN>>17)+A2*B2.
DSP Report: register mul_32ns_32ns_64_1_1_U71/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U71/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U71/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U71/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U71/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U71/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U71/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U71/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U71/dout, operation Mode is (post resource management): A''*B''.
DSP Report: register mul_32ns_32ns_64_1_1_U71/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U71/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U71/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U71/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U71/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U71/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U71/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U71/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U71/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U71/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U71/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U71/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U71/dout, operation Mode is (post resource management): (PCIN>>17)+A''*B2.
DSP Report: register mul_32ns_32ns_64_1_1_U71/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U71/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U71/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U71/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U71/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U71/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U71/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U71/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U71/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U71/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U70/dout, operation Mode is (post resource management): A''*B2.
DSP Report: register mul_32ns_32ns_64_1_1_U70/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U70/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U70/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U70/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U70/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U70/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U70/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U70/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U70/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U70/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U70/dout, operation Mode is (post resource management): (PCIN>>17)+A2*B2.
DSP Report: register mul_32ns_32ns_64_1_1_U70/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U70/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U70/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U70/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U70/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U70/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U70/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U70/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U70/dout, operation Mode is (post resource management): A''*B''.
DSP Report: register mul_32ns_32ns_64_1_1_U70/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U70/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U70/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U70/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U70/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U70/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U70/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U70/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U70/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U70/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U70/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U70/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U70/dout, operation Mode is (post resource management): (PCIN>>17)+A''*B2.
DSP Report: register mul_32ns_32ns_64_1_1_U70/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U70/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U70/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U70/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U70/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U70/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U70/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U70/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U70/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U70/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U69/dout, operation Mode is (post resource management): A''*B2.
DSP Report: register mul_32ns_32ns_64_1_1_U69/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U69/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U69/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U69/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U69/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U69/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U69/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U69/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U69/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U69/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U69/dout, operation Mode is (post resource management): (PCIN>>17)+A2*B2.
DSP Report: register mul_32ns_32ns_64_1_1_U69/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U69/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U69/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U69/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U69/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U69/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U69/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U69/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U69/dout, operation Mode is (post resource management): A''*B''.
DSP Report: register mul_32ns_32ns_64_1_1_U69/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U69/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U69/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U69/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U69/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U69/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U69/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U69/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U69/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U69/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U69/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U69/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U69/dout, operation Mode is (post resource management): (PCIN>>17)+A''*B2.
DSP Report: register mul_32ns_32ns_64_1_1_U69/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U69/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U69/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U69/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U69/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U69/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U69/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U69/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U69/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U69/dout.
DSP Report: Generating DSP mul_32ns_25s_57_1_1_U77/dout, operation Mode is (post resource management): A''*B2.
DSP Report: register mul_32ns_25s_57_1_1_U77/dout is absorbed into DSP mul_32ns_25s_57_1_1_U77/dout.
DSP Report: register trunc_ln_reg_5956_reg is absorbed into DSP mul_32ns_25s_57_1_1_U77/dout.
DSP Report: register sext_ln1188_1_reg_6381_reg is absorbed into DSP mul_32ns_25s_57_1_1_U77/dout.
DSP Report: operator mul_32ns_25s_57_1_1_U77/dout is absorbed into DSP mul_32ns_25s_57_1_1_U77/dout.
DSP Report: operator mul_32ns_25s_57_1_1_U77/dout is absorbed into DSP mul_32ns_25s_57_1_1_U77/dout.
DSP Report: Generating DSP mul_32ns_25s_57_1_1_U77/dout, operation Mode is (post resource management): (PCIN>>17)+A''*B.
DSP Report: register trunc_ln_reg_5956_reg is absorbed into DSP mul_32ns_25s_57_1_1_U77/dout.
DSP Report: register sext_ln1188_1_reg_6381_reg is absorbed into DSP mul_32ns_25s_57_1_1_U77/dout.
DSP Report: operator mul_32ns_25s_57_1_1_U77/dout is absorbed into DSP mul_32ns_25s_57_1_1_U77/dout.
DSP Report: operator mul_32ns_25s_57_1_1_U77/dout is absorbed into DSP mul_32ns_25s_57_1_1_U77/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U74/dout, operation Mode is (post resource management): A''*B2.
DSP Report: register mul_32ns_32ns_64_1_1_U74/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U74/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U74/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U74/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U74/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U74/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U74/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U74/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U74/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U74/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U74/dout, operation Mode is (post resource management): (PCIN>>17)+A2*B2.
DSP Report: register mul_32ns_32ns_64_1_1_U74/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U74/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U74/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U74/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U74/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U74/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U74/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U74/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U74/dout, operation Mode is (post resource management): A''*B''.
DSP Report: register mul_32ns_32ns_64_1_1_U74/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U74/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U74/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U74/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U74/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U74/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U74/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U74/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U74/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U74/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U74/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U74/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U74/dout, operation Mode is (post resource management): (PCIN>>17)+A''*B2.
DSP Report: register mul_32ns_32ns_64_1_1_U74/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U74/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U74/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U74/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U74/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U74/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U74/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U74/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U74/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U74/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U75/dout, operation Mode is (post resource management): A''*B2.
DSP Report: register mul_32ns_32ns_64_1_1_U75/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U75/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U75/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U75/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U75/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U75/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U75/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U75/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U75/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U75/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U75/dout, operation Mode is (post resource management): (PCIN>>17)+A2*B2.
DSP Report: register mul_32ns_32ns_64_1_1_U75/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U75/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U75/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U75/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U75/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U75/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U75/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U75/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U75/dout, operation Mode is (post resource management): A''*B''.
DSP Report: register mul_32ns_32ns_64_1_1_U75/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U75/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U75/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U75/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U75/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U75/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U75/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U75/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U75/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U75/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U75/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U75/dout.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U75/dout, operation Mode is (post resource management): (PCIN>>17)+A''*B2.
DSP Report: register mul_32ns_32ns_64_1_1_U75/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U75/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U75/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U75/dout.
DSP Report: register mul_32ns_32ns_64_1_1_U75/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U75/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U75/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U75/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U75/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U75/dout.
DSP Report: Generating DSP mul_32ns_25s_57_1_1_U78/dout, operation Mode is (post resource management): A''*B2.
DSP Report: register mul_32ns_25s_57_1_1_U78/dout is absorbed into DSP mul_32ns_25s_57_1_1_U78/dout.
DSP Report: register trunc_ln479_1_reg_5962_reg is absorbed into DSP mul_32ns_25s_57_1_1_U78/dout.
DSP Report: register trunc_ln479_1_cast_reg_6371_reg is absorbed into DSP mul_32ns_25s_57_1_1_U78/dout.
DSP Report: operator mul_32ns_25s_57_1_1_U78/dout is absorbed into DSP mul_32ns_25s_57_1_1_U78/dout.
DSP Report: operator mul_32ns_25s_57_1_1_U78/dout is absorbed into DSP mul_32ns_25s_57_1_1_U78/dout.
DSP Report: Generating DSP mul_32ns_25s_57_1_1_U78/dout, operation Mode is (post resource management): (PCIN>>17)+A''*B.
DSP Report: register trunc_ln479_1_reg_5962_reg is absorbed into DSP mul_32ns_25s_57_1_1_U78/dout.
DSP Report: register trunc_ln479_1_cast_reg_6371_reg is absorbed into DSP mul_32ns_25s_57_1_1_U78/dout.
DSP Report: operator mul_32ns_25s_57_1_1_U78/dout is absorbed into DSP mul_32ns_25s_57_1_1_U78/dout.
DSP Report: operator mul_32ns_25s_57_1_1_U78/dout is absorbed into DSP mul_32ns_25s_57_1_1_U78/dout.
DSP Report: Generating DSP mul_32ns_25s_57_1_1_U79/dout, operation Mode is (post resource management): A''*B2.
DSP Report: register mul_32ns_25s_57_1_1_U79/dout is absorbed into DSP mul_32ns_25s_57_1_1_U79/dout.
DSP Report: register trunc_ln_reg_5956_reg is absorbed into DSP mul_32ns_25s_57_1_1_U79/dout.
DSP Report: register sext_ln1188_1_reg_6381_reg is absorbed into DSP mul_32ns_25s_57_1_1_U79/dout.
DSP Report: operator mul_32ns_25s_57_1_1_U79/dout is absorbed into DSP mul_32ns_25s_57_1_1_U79/dout.
DSP Report: operator mul_32ns_25s_57_1_1_U79/dout is absorbed into DSP mul_32ns_25s_57_1_1_U79/dout.
DSP Report: Generating DSP mul_32ns_25s_57_1_1_U79/dout, operation Mode is (post resource management): (PCIN>>17)+A''*B.
DSP Report: register trunc_ln_reg_5956_reg is absorbed into DSP mul_32ns_25s_57_1_1_U79/dout.
DSP Report: register sext_ln1188_1_reg_6381_reg is absorbed into DSP mul_32ns_25s_57_1_1_U79/dout.
DSP Report: operator mul_32ns_25s_57_1_1_U79/dout is absorbed into DSP mul_32ns_25s_57_1_1_U79/dout.
DSP Report: operator mul_32ns_25s_57_1_1_U79/dout is absorbed into DSP mul_32ns_25s_57_1_1_U79/dout.
DSP Report: Generating DSP mul_32ns_25s_57_1_1_U81/dout, operation Mode is (post resource management): A''*B2.
DSP Report: register mul_32ns_25s_57_1_1_U81/dout is absorbed into DSP mul_32ns_25s_57_1_1_U81/dout.
DSP Report: register trunc_ln_reg_5956_reg is absorbed into DSP mul_32ns_25s_57_1_1_U81/dout.
DSP Report: register sext_ln1188_1_reg_6381_reg is absorbed into DSP mul_32ns_25s_57_1_1_U81/dout.
DSP Report: operator mul_32ns_25s_57_1_1_U81/dout is absorbed into DSP mul_32ns_25s_57_1_1_U81/dout.
DSP Report: operator mul_32ns_25s_57_1_1_U81/dout is absorbed into DSP mul_32ns_25s_57_1_1_U81/dout.
DSP Report: Generating DSP mul_32ns_25s_57_1_1_U81/dout, operation Mode is (post resource management): (PCIN>>17)+A''*B.
DSP Report: register trunc_ln_reg_5956_reg is absorbed into DSP mul_32ns_25s_57_1_1_U81/dout.
DSP Report: register sext_ln1188_1_reg_6381_reg is absorbed into DSP mul_32ns_25s_57_1_1_U81/dout.
DSP Report: operator mul_32ns_25s_57_1_1_U81/dout is absorbed into DSP mul_32ns_25s_57_1_1_U81/dout.
DSP Report: operator mul_32ns_25s_57_1_1_U81/dout is absorbed into DSP mul_32ns_25s_57_1_1_U81/dout.
DSP Report: Generating DSP mul_32ns_25s_57_1_1_U80/dout, operation Mode is (post resource management): A''*B2.
DSP Report: register mul_32ns_25s_57_1_1_U80/dout is absorbed into DSP mul_32ns_25s_57_1_1_U80/dout.
DSP Report: register trunc_ln479_1_reg_5962_reg is absorbed into DSP mul_32ns_25s_57_1_1_U80/dout.
DSP Report: register trunc_ln479_1_cast_reg_6371_reg is absorbed into DSP mul_32ns_25s_57_1_1_U80/dout.
DSP Report: operator mul_32ns_25s_57_1_1_U80/dout is absorbed into DSP mul_32ns_25s_57_1_1_U80/dout.
DSP Report: operator mul_32ns_25s_57_1_1_U80/dout is absorbed into DSP mul_32ns_25s_57_1_1_U80/dout.
DSP Report: Generating DSP mul_32ns_25s_57_1_1_U80/dout, operation Mode is (post resource management): (PCIN>>17)+A''*B.
DSP Report: register trunc_ln479_1_reg_5962_reg is absorbed into DSP mul_32ns_25s_57_1_1_U80/dout.
DSP Report: register trunc_ln479_1_cast_reg_6371_reg is absorbed into DSP mul_32ns_25s_57_1_1_U80/dout.
DSP Report: operator mul_32ns_25s_57_1_1_U80/dout is absorbed into DSP mul_32ns_25s_57_1_1_U80/dout.
DSP Report: operator mul_32ns_25s_57_1_1_U80/dout is absorbed into DSP mul_32ns_25s_57_1_1_U80/dout.
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object           | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst        | ref_tmp1_i_U/ram_reg | 18 x 32(READ_FIRST)    | W | R | 18 x 32(READ_FIRST)    | W | R | Port A and B     | 0      | 1      | 
+------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+--------------------------------------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                 | DSP Mapping       | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------------------------------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|mul_fixed_top_operator_mul_281_127_true_0_0 | A2*B2             | 25     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | (PCIN>>17)+A2*B   | 25     | 8      | -      | -      | 33     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A''*B2            | 18     | 16     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | (PCIN>>17)+A2*B2  | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A''*B''           | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | (PCIN>>17)+A''*B2 | 18     | 16     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A''*B2            | 25     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | (PCIN>>17)+A''*B  | 25     | 16     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A''*B2            | 25     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | (PCIN>>17)+A''*B  | 25     | 16     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A''*B2            | 18     | 16     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | (PCIN>>17)+A2*B2  | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A''*B''           | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | (PCIN>>17)+A''*B2 | 18     | 16     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A''*B2            | 18     | 16     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | (PCIN>>17)+A2*B2  | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A''*B''           | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | (PCIN>>17)+A''*B2 | 18     | 16     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A''*B2            | 18     | 16     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | (PCIN>>17)+A2*B2  | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A''*B''           | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | (PCIN>>17)+A''*B2 | 18     | 16     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A''*B2            | 18     | 16     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | (PCIN>>17)+A2*B2  | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A''*B''           | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | (PCIN>>17)+A''*B2 | 18     | 16     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A''*B2            | 25     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | (PCIN>>17)+A''*B  | 25     | 16     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A''*B2            | 25     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | (PCIN>>17)+A''*B  | 25     | 16     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A''*B2            | 18     | 16     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | (PCIN>>17)+A2*B2  | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A''*B''           | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | (PCIN>>17)+A''*B2 | 18     | 16     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A''*B2            | 18     | 16     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | (PCIN>>17)+A2*B2  | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A''*B''           | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | (PCIN>>17)+A''*B2 | 18     | 16     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A''*B2            | 18     | 16     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | (PCIN>>17)+A2*B2  | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A''*B''           | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | (PCIN>>17)+A''*B2 | 18     | 16     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A''*B2            | 18     | 16     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | (PCIN>>17)+A2*B2  | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A''*B''           | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | (PCIN>>17)+A''*B2 | 18     | 16     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A''*B             | 18     | 16     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | (PCIN>>17)+A*B2   | 16     | 16     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A2*B''            | 18     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | (PCIN>>17)+A2*B2  | 18     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A''*B2            | 18     | 16     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | (PCIN>>17)+A2*B2  | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A''*B''           | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | (PCIN>>17)+A''*B2 | 18     | 16     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A2*B2             | 18     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | (PCIN>>17)+A2*B   | 16     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A''*B2            | 18     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | (PCIN>>17)+A''*B  | 18     | 16     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A2*B2             | 25     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | (PCIN>>17)+A2*B   | 25     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A2*B              | 18     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | (PCIN>>17)+A*B    | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A2*B2             | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | (PCIN>>17)+A2*B   | 18     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A''*B2            | 18     | 16     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | (PCIN>>17)+A2*B2  | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A''*B''           | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | (PCIN>>17)+A''*B2 | 18     | 16     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A''*B             | 18     | 16     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | (PCIN>>17)+A*B2   | 16     | 16     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A2*B''            | 18     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | (PCIN>>17)+A2*B2  | 18     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A''*B             | 18     | 16     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | (PCIN>>17)+A*B2   | 16     | 16     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A2*B''            | 18     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | (PCIN>>17)+A2*B2  | 18     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A2*B2             | 18     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | (PCIN>>17)+A2*B   | 16     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A''*B2            | 18     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | (PCIN>>17)+A''*B  | 18     | 16     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A2*B              | 18     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | (PCIN>>17)+A*B    | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A2*B2             | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | (PCIN>>17)+A2*B   | 18     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A2*B2             | 18     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | (PCIN>>17)+A2*B   | 16     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A''*B2            | 18     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | (PCIN>>17)+A''*B  | 18     | 16     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A''*B2            | 18     | 16     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | (PCIN>>17)+A2*B2  | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A''*B''           | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | (PCIN>>17)+A''*B2 | 18     | 16     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A2*B              | 18     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | (PCIN>>17)+A*B    | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A2*B2             | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | (PCIN>>17)+A2*B   | 18     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A2*B2             | 18     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | (PCIN>>17)+A2*B   | 16     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A''*B2            | 18     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | (PCIN>>17)+A''*B  | 18     | 16     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A''*B             | 18     | 16     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | (PCIN>>17)+A*B2   | 16     | 16     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A2*B''            | 18     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | (PCIN>>17)+A2*B2  | 18     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A2*B              | 18     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | (PCIN>>17)+A*B    | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A2*B2             | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | (PCIN>>17)+A2*B   | 18     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A2*B2             | 18     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | (PCIN>>17)+A2*B   | 16     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A''*B2            | 18     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | (PCIN>>17)+A''*B  | 18     | 16     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A2*B              | 18     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | (PCIN>>17)+A*B    | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A2*B2             | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | (PCIN>>17)+A2*B   | 18     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A2*B              | 18     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | (PCIN>>17)+A*B    | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A2*B2             | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | (PCIN>>17)+A2*B   | 18     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A2*B              | 18     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | (PCIN>>17)+A*B    | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A2*B2             | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | (PCIN>>17)+A2*B   | 18     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A2*B              | 18     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | (PCIN>>17)+A*B    | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A2*B2             | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | (PCIN>>17)+A2*B   | 18     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A2*B              | 18     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | (PCIN>>17)+A*B    | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A2*B2             | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | (PCIN>>17)+A2*B   | 18     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A2*B              | 18     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | (PCIN>>17)+A*B    | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A2*B2             | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | (PCIN>>17)+A2*B   | 18     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A2*B              | 18     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | (PCIN>>17)+A*B    | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A2*B2             | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | (PCIN>>17)+A2*B   | 18     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A2*B              | 18     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | (PCIN>>17)+A*B    | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A2*B2             | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | (PCIN>>17)+A2*B   | 18     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A*B               | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | (PCIN>>17)+A*B    | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A*B               | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | (PCIN>>17)+A*B    | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A*B               | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | (PCIN>>17)+A*B    | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A*B               | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | (PCIN>>17)+A*B    | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A*B               | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | (PCIN>>17)+A*B    | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A*B               | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | (PCIN>>17)+A*B    | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A*B               | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | (PCIN>>17)+A*B    | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A*B               | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | (PCIN>>17)+A*B    | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A*B               | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | (PCIN>>17)+A*B    | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A*B               | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | (PCIN>>17)+A*B    | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A*B               | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | (PCIN>>17)+A*B    | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A*B               | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | (PCIN>>17)+A*B    | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A2*B              | 18     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | (PCIN>>17)+A*B    | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A2*B2             | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | (PCIN>>17)+A2*B   | 18     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A''*B             | 18     | 16     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | (PCIN>>17)+A*B2   | 16     | 16     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A2*B''            | 18     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | (PCIN>>17)+A2*B2  | 18     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A2*B2             | 18     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | (PCIN>>17)+A2*B   | 16     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A''*B2            | 18     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | (PCIN>>17)+A''*B  | 18     | 16     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A2*B              | 18     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | (PCIN>>17)+A*B    | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A2*B2             | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | (PCIN>>17)+A2*B   | 18     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A2*B              | 18     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | (PCIN>>17)+A*B    | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A2*B2             | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | (PCIN>>17)+A2*B   | 18     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A''*B             | 18     | 16     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | (PCIN>>17)+A*B2   | 16     | 16     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A2*B''            | 18     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | (PCIN>>17)+A2*B2  | 18     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A2*B              | 18     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | (PCIN>>17)+A*B    | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A2*B2             | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | (PCIN>>17)+A2*B   | 18     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A''*B2            | 18     | 16     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | (PCIN>>17)+A2*B2  | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A''*B''           | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | (PCIN>>17)+A''*B2 | 18     | 16     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A2*B              | 18     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | (PCIN>>17)+A*B    | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A2*B2             | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | (PCIN>>17)+A2*B   | 18     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A2*B2             | 25     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | (PCIN>>17)+A2*B   | 25     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A''*B2            | 18     | 16     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | (PCIN>>17)+A2*B2  | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A''*B''           | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | (PCIN>>17)+A''*B2 | 18     | 16     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A''*B             | 18     | 16     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | (PCIN>>17)+A*B2   | 16     | 16     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A2*B''            | 18     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | (PCIN>>17)+A2*B2  | 18     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A2*B2             | 18     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | (PCIN>>17)+A2*B   | 16     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A''*B2            | 18     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | (PCIN>>17)+A''*B  | 18     | 16     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A''*B2            | 18     | 16     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | (PCIN>>17)+A2*B2  | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A''*B''           | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | (PCIN>>17)+A''*B2 | 18     | 16     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A''*B             | 18     | 16     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | (PCIN>>17)+A*B2   | 16     | 16     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A2*B''            | 18     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | (PCIN>>17)+A2*B2  | 18     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A''*B2            | 18     | 16     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | (PCIN>>17)+A2*B2  | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A''*B''           | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | (PCIN>>17)+A''*B2 | 18     | 16     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A2*B2             | 18     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | (PCIN>>17)+A2*B   | 16     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A''*B2            | 18     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | (PCIN>>17)+A''*B  | 18     | 16     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A2*B2             | 25     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | (PCIN>>17)+A2*B   | 25     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A2*B2             | 25     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | (PCIN>>17)+A2*B   | 25     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A''*B2            | 25     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | (PCIN>>17)+A''*B  | 25     | 16     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A''*B2            | 18     | 16     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | (PCIN>>17)+A2*B2  | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A''*B''           | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | (PCIN>>17)+A''*B2 | 18     | 16     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A''*B2            | 18     | 16     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | (PCIN>>17)+A2*B2  | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A''*B''           | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | (PCIN>>17)+A''*B2 | 18     | 16     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A''*B2            | 25     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | (PCIN>>17)+A''*B  | 25     | 16     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A''*B2            | 18     | 16     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | (PCIN>>17)+A2*B2  | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A''*B''           | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | (PCIN>>17)+A''*B2 | 18     | 16     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A''*B2            | 18     | 16     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | (PCIN>>17)+A2*B2  | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A''*B''           | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | (PCIN>>17)+A''*B2 | 18     | 16     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A''*B2            | 25     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | (PCIN>>17)+A''*B  | 25     | 16     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A''*B2            | 18     | 16     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | (PCIN>>17)+A2*B2  | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A''*B''           | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | (PCIN>>17)+A''*B2 | 18     | 16     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A''*B2            | 18     | 16     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | (PCIN>>17)+A2*B2  | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A''*B''           | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | (PCIN>>17)+A''*B2 | 18     | 16     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A''*B2            | 18     | 16     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | (PCIN>>17)+A2*B2  | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A''*B''           | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | (PCIN>>17)+A''*B2 | 18     | 16     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A''*B2            | 25     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | (PCIN>>17)+A''*B  | 25     | 16     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A''*B2            | 18     | 16     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | (PCIN>>17)+A2*B2  | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A''*B''           | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | (PCIN>>17)+A''*B2 | 18     | 16     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A''*B2            | 18     | 16     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | (PCIN>>17)+A2*B2  | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A''*B''           | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | (PCIN>>17)+A''*B2 | 18     | 16     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A''*B2            | 25     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | (PCIN>>17)+A''*B  | 25     | 16     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A''*B2            | 25     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | (PCIN>>17)+A''*B  | 25     | 16     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A''*B2            | 25     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | (PCIN>>17)+A''*B  | 25     | 16     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A''*B2            | 25     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | (PCIN>>17)+A''*B  | 25     | 16     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
+--------------------------------------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 2720.367 ; gain = 634.266 ; free physical = 30679 ; free virtual = 45630
Synthesis current peak Physical Memory [PSS] (MB): peak = 1934.661; parent = 1792.399; children = 159.546
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3705.168; parent = 2705.355; children = 999.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:22 ; elapsed = 00:01:24 . Memory (MB): peak = 3225.164 ; gain = 1139.062 ; free physical = 30905 ; free virtual = 45871
Synthesis current peak Physical Memory [PSS] (MB): peak = 2345.682; parent = 2199.396; children = 159.546
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4224.980; parent = 3225.168; children = 999.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object           | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst        | ref_tmp1_i_U/ram_reg | 18 x 32(READ_FIRST)    | W | R | 18 x 32(READ_FIRST)    | W | R | Port A and B     | 0      | 1      | 
+------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/ref_tmp1_i_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/ref_tmp1_i_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:41 ; elapsed = 00:01:44 . Memory (MB): peak = 3521.008 ; gain = 1434.906 ; free physical = 34947 ; free virtual = 49910
Synthesis current peak Physical Memory [PSS] (MB): peak = 2369.138; parent = 2207.183; children = 161.955
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4520.824; parent = 3521.012; children = 999.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:49 ; elapsed = 00:01:52 . Memory (MB): peak = 3521.008 ; gain = 1434.906 ; free physical = 34390 ; free virtual = 49353
Synthesis current peak Physical Memory [PSS] (MB): peak = 2382.383; parent = 2220.562; children = 161.955
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4520.824; parent = 3521.012; children = 999.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:49 ; elapsed = 00:01:52 . Memory (MB): peak = 3521.008 ; gain = 1434.906 ; free physical = 34298 ; free virtual = 49261
Synthesis current peak Physical Memory [PSS] (MB): peak = 2382.383; parent = 2220.562; children = 161.955
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4520.824; parent = 3521.012; children = 999.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:55 ; elapsed = 00:01:58 . Memory (MB): peak = 3521.008 ; gain = 1434.906 ; free physical = 34156 ; free virtual = 49133
Synthesis current peak Physical Memory [PSS] (MB): peak = 2382.383; parent = 2220.562; children = 161.955
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4520.824; parent = 3521.012; children = 999.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:55 ; elapsed = 00:01:58 . Memory (MB): peak = 3521.008 ; gain = 1434.906 ; free physical = 34006 ; free virtual = 48984
Synthesis current peak Physical Memory [PSS] (MB): peak = 2382.383; parent = 2220.562; children = 161.955
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4520.824; parent = 3521.012; children = 999.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:55 ; elapsed = 00:01:58 . Memory (MB): peak = 3521.008 ; gain = 1434.906 ; free physical = 33826 ; free virtual = 48804
Synthesis current peak Physical Memory [PSS] (MB): peak = 2382.383; parent = 2220.562; children = 161.955
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4520.824; parent = 3521.012; children = 999.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:55 ; elapsed = 00:01:58 . Memory (MB): peak = 3521.008 ; gain = 1434.906 ; free physical = 33620 ; free virtual = 48597
Synthesis current peak Physical Memory [PSS] (MB): peak = 2382.383; parent = 2220.562; children = 161.955
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4520.824; parent = 3521.012; children = 999.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+--------------------------------------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                 | DSP Mapping         | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------------------------------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|mul_fixed_top_operator_mul_281_127_true_0_0 | A''*B''             | 30     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | PCIN>>17+A''*B''    | 30     | 18     | -      | -      | 33     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A''*B''             | 30     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | PCIN>>17+A''*B''    | 30     | 15     | -      | -      | 40     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A''*B''             | 30     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | PCIN>>17+A''*B''    | 30     | 15     | -      | -      | 40     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A''*B''             | 30     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | (PCIN>>17+A''*B'')' | 30     | 15     | -      | -      | 40     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A''*B''             | 30     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | PCIN>>17+A''*B''    | 30     | 15     | -      | -      | 40     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A''*B''             | 30     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | PCIN>>17+A''*B''    | 30     | 15     | -      | -      | 40     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A''*B''             | 30     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | PCIN>>17+A''*B''    | 30     | 15     | -      | -      | 40     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A''*B''             | 30     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | PCIN>>17+A''*B''    | 30     | 15     | -      | -      | 40     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A''*B''             | 30     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | PCIN>>17+A''*B''    | 30     | 15     | -      | -      | 40     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A''*B''             | 30     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | PCIN>>17+A''*B''    | 30     | 15     | -      | -      | 40     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A''*B''             | 30     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | PCIN>>17+A''*B''    | 30     | 15     | -      | -      | 40     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A''*B''             | 30     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | PCIN>>17+A''*B''    | 30     | 15     | -      | -      | 40     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A''*B''             | 30     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | PCIN>>17+A''*B''    | 30     | 15     | -      | -      | 40     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A''*B''             | 30     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | PCIN>>17+A''*B''    | 30     | 15     | -      | -      | 40     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A''*B''             | 30     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | PCIN>>17+A''*B''    | 30     | 15     | -      | -      | 40     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A''*B''             | 30     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | (PCIN>>17+A''*B'')' | 30     | 15     | -      | -      | 40     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A''*B''             | 30     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | (PCIN>>17+A''*B'')' | 30     | 15     | -      | -      | 40     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A''*B''             | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | PCIN>>17+A''*B''    | 17     | 15     | -      | -      | 47     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A''*B''             | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | PCIN>>17+A''*B''    | 17     | 15     | -      | -      | 47     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A''*B''             | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | PCIN>>17+A''*B''    | 17     | 15     | -      | -      | 47     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A''*B''             | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | PCIN>>17+A''*B''    | 17     | 15     | -      | -      | 47     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A''*B''             | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | PCIN>>17+A''*B''    | 17     | 15     | -      | -      | 47     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A''*B''             | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | PCIN>>17+A''*B''    | 17     | 15     | -      | -      | 47     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A''*B''             | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | PCIN>>17+A''*B''    | 17     | 15     | -      | -      | 47     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A''*B''             | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | PCIN>>17+A''*B''    | 17     | 15     | -      | -      | 47     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A''*B''             | 17     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | PCIN>>17+A''*B''    | 15     | 15     | -      | -      | 30     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A''*B''             | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | PCIN>>17+A''*B''    | 17     | 15     | -      | -      | 47     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A''*B''             | 17     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | PCIN>>17+A''*B''    | 15     | 15     | -      | -      | 30     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A''*B''             | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | PCIN>>17+A''*B''    | 17     | 15     | -      | -      | 47     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A'*B'               | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | PCIN>>17+A'*B'      | 17     | 15     | -      | -      | 47     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A''*B''             | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | PCIN>>17+A''*B''    | 17     | 15     | -      | -      | 47     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A''*B''             | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | PCIN>>17+A''*B''    | 17     | 15     | -      | -      | 47     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A''*B''             | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | PCIN>>17+A''*B''    | 17     | 15     | -      | -      | 47     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A''*B''             | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | PCIN>>17+A''*B''    | 17     | 15     | -      | -      | 47     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A''*B''             | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | PCIN>>17+A''*B''    | 17     | 15     | -      | -      | 47     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A''*B''             | 17     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | PCIN>>17+A''*B''    | 15     | 15     | -      | -      | 30     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A''*B''             | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | PCIN>>17+A''*B''    | 17     | 15     | -      | -      | 47     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A''*B''             | 17     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | PCIN>>17+A''*B''    | 15     | 15     | -      | -      | 30     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A''*B''             | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | PCIN>>17+A''*B''    | 17     | 15     | -      | -      | 47     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A''*B''             | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | PCIN>>17+A''*B''    | 17     | 15     | -      | -      | 47     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A''*B''             | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | PCIN>>17+A''*B''    | 17     | 15     | -      | -      | 47     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A''*B''             | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | PCIN>>17+A''*B''    | 17     | 15     | -      | -      | 47     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A'*B'               | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | PCIN>>17+A'*B'      | 17     | 15     | -      | -      | 47     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A''*B''             | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | PCIN>>17+A''*B''    | 17     | 15     | -      | -      | 47     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A''*B''             | 17     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | PCIN>>17+A''*B''    | 15     | 15     | -      | -      | 30     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A''*B''             | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | PCIN>>17+A''*B''    | 17     | 15     | -      | -      | 47     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A''*B''             | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | PCIN>>17+A''*B''    | 17     | 15     | -      | -      | 47     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A''*B''             | 17     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | PCIN>>17+A''*B''    | 15     | 15     | -      | -      | 30     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A''*B''             | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | PCIN>>17+A''*B''    | 17     | 15     | -      | -      | 47     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A''*B''             | 17     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | PCIN>>17+A''*B''    | 15     | 15     | -      | -      | 30     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A''*B''             | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | PCIN>>17+A''*B''    | 17     | 15     | -      | -      | 47     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A''*B''             | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | PCIN>>17+A''*B''    | 17     | 15     | -      | -      | 47     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A''*B''             | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | PCIN>>17+A''*B''    | 17     | 15     | -      | -      | 47     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A''*B''             | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | PCIN>>17+A''*B''    | 17     | 15     | -      | -      | 47     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A''*B''             | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | PCIN>>17+A''*B''    | 17     | 15     | -      | -      | 47     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A'*B'               | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | PCIN>>17+A'*B'      | 17     | 15     | -      | -      | 47     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A''*B''             | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | PCIN>>17+A''*B''    | 17     | 15     | -      | -      | 47     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A''*B''             | 17     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | PCIN>>17+A''*B''    | 15     | 15     | -      | -      | 30     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A''*B''             | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | PCIN>>17+A''*B''    | 17     | 15     | -      | -      | 47     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A''*B''             | 17     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | PCIN>>17+A''*B''    | 15     | 15     | -      | -      | 30     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A''*B''             | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | PCIN>>17+A''*B''    | 17     | 15     | -      | -      | 47     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A''*B''             | 17     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | PCIN>>17+A''*B''    | 15     | 15     | -      | -      | 30     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A''*B''             | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | PCIN>>17+A''*B''    | 17     | 15     | -      | -      | 47     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A''*B''             | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | PCIN>>17+A''*B''    | 17     | 15     | -      | -      | 47     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A''*B''             | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | PCIN>>17+A''*B''    | 17     | 15     | -      | -      | 47     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A''*B''             | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | PCIN>>17+A''*B''    | 17     | 15     | -      | -      | 47     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A''*B''             | 17     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | PCIN>>17+A''*B''    | 15     | 15     | -      | -      | 30     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A''*B''             | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | PCIN>>17+A''*B''    | 17     | 15     | -      | -      | 47     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A'*B'               | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | PCIN>>17+A'*B'      | 17     | 15     | -      | -      | 47     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A''*B''             | 17     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | PCIN>>17+A''*B''    | 15     | 15     | -      | -      | 30     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A''*B''             | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | PCIN>>17+A''*B''    | 17     | 15     | -      | -      | 47     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A''*B''             | 17     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | PCIN>>17+A''*B''    | 15     | 15     | -      | -      | 30     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A''*B''             | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | PCIN>>17+A''*B''    | 17     | 15     | -      | -      | 47     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A''*B''             | 17     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | PCIN>>17+A''*B''    | 15     | 15     | -      | -      | 30     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A''*B''             | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | PCIN>>17+A''*B''    | 17     | 15     | -      | -      | 47     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A''*B''             | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | PCIN>>17+A''*B''    | 17     | 15     | -      | -      | 47     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A''*B''             | 17     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | PCIN>>17+A''*B''    | 15     | 15     | -      | -      | 30     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A''*B''             | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | PCIN>>17+A''*B''    | 17     | 15     | -      | -      | 47     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A''*B''             | 17     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | PCIN>>17+A''*B''    | 15     | 15     | -      | -      | 30     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A''*B''             | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | PCIN>>17+A''*B''    | 17     | 15     | -      | -      | 47     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A''*B''             | 17     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | PCIN>>17+A''*B''    | 15     | 15     | -      | -      | 30     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A''*B''             | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | PCIN>>17+A''*B''    | 17     | 15     | -      | -      | 47     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A''*B''             | 17     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | PCIN>>17+A''*B''    | 15     | 15     | -      | -      | 30     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A''*B''             | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | PCIN>>17+A''*B''    | 17     | 15     | -      | -      | 47     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A'*B'               | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | PCIN>>17+A'*B'      | 17     | 15     | -      | -      | 47     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A''*B''             | 17     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | PCIN>>17+A''*B''    | 15     | 15     | -      | -      | 30     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A''*B''             | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | PCIN>>17+A''*B''    | 17     | 15     | -      | -      | 47     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A''*B''             | 17     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | PCIN>>17+A''*B''    | 15     | 15     | -      | -      | 30     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A''*B''             | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | PCIN>>17+A''*B''    | 17     | 15     | -      | -      | 47     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A''*B''             | 17     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | PCIN>>17+A''*B''    | 15     | 15     | -      | -      | 30     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A''*B''             | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | PCIN>>17+A''*B''    | 17     | 15     | -      | -      | 47     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A''*B''             | 17     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | PCIN>>17+A''*B''    | 15     | 15     | -      | -      | 30     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A''*B''             | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | PCIN>>17+A''*B''    | 17     | 15     | -      | -      | 47     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A''*B''             | 17     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | PCIN>>17+A''*B''    | 15     | 15     | -      | -      | 30     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A''*B''             | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | PCIN>>17+A''*B''    | 17     | 15     | -      | -      | 47     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A''*B''             | 17     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | PCIN>>17+A''*B''    | 15     | 15     | -      | -      | 30     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A''*B''             | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | PCIN>>17+A''*B''    | 17     | 15     | -      | -      | 47     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A'*B'               | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | PCIN>>17+A'*B'      | 17     | 15     | -      | -      | 47     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A''*B''             | 17     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | PCIN>>17+A''*B''    | 15     | 15     | -      | -      | 30     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A''*B''             | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | PCIN>>17+A''*B''    | 17     | 15     | -      | -      | 47     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A''*B''             | 17     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | PCIN>>17+A''*B''    | 15     | 15     | -      | -      | 30     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A''*B''             | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | PCIN>>17+A''*B''    | 17     | 15     | -      | -      | 47     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A''*B''             | 17     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | PCIN>>17+A''*B''    | 15     | 15     | -      | -      | 30     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A''*B''             | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | PCIN>>17+A''*B''    | 17     | 15     | -      | -      | 47     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A''*B''             | 17     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | PCIN>>17+A''*B''    | 15     | 15     | -      | -      | 30     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A''*B''             | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | PCIN>>17+A''*B''    | 17     | 15     | -      | -      | 47     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A''*B''             | 17     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | PCIN>>17+A''*B''    | 15     | 15     | -      | -      | 30     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A''*B''             | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | PCIN>>17+A''*B''    | 17     | 15     | -      | -      | 47     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A''*B''             | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | PCIN>>17+A''*B''    | 17     | 15     | -      | -      | 47     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | A''*B''             | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|mul_fixed_top_operator_mul_281_127_true_0_0 | PCIN>>17+A''*B''    | 17     | 15     | -      | -      | 47     | 2    | 2    | -    | -    | -     | 0    | 0    | 
+--------------------------------------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |  7463|
|2     |DSP48E1  |   220|
|5     |LUT1     |   268|
|6     |LUT2     | 11312|
|7     |LUT3     |  7236|
|8     |LUT4     |  8584|
|9     |LUT5     |   662|
|10    |LUT6     | 11170|
|11    |RAMB36E1 |     1|
|12    |FDRE     |  3693|
|13    |FDSE     |     2|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:55 ; elapsed = 00:01:58 . Memory (MB): peak = 3521.008 ; gain = 1434.906 ; free physical = 33542 ; free virtual = 48519
Synthesis current peak Physical Memory [PSS] (MB): peak = 2382.383; parent = 2220.562; children = 161.955
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4520.824; parent = 3521.012; children = 999.812
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 80 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:53 ; elapsed = 00:01:57 . Memory (MB): peak = 3521.008 ; gain = 1279.156 ; free physical = 33715 ; free virtual = 48692
Synthesis Optimization Complete : Time (s): cpu = 00:01:55 ; elapsed = 00:01:58 . Memory (MB): peak = 3521.016 ; gain = 1434.906 ; free physical = 33712 ; free virtual = 48689
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.34 . Memory (MB): peak = 3521.016 ; gain = 0.000 ; free physical = 33726 ; free virtual = 48699
INFO: [Netlist 29-17] Analyzing 7684 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3545.020 ; gain = 0.000 ; free physical = 35308 ; free virtual = 50281
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: abb80e9b
INFO: [Common 17-83] Releasing license: Synthesis
46 Infos, 102 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:08 ; elapsed = 00:02:09 . Memory (MB): peak = 3545.020 ; gain = 1788.543 ; free physical = 35705 ; free virtual = 50683
INFO: [Common 17-1381] The checkpoint '/home/nghielme/PycharmProjects/thesis-project/addmul/mul_fixed/mul_fixed_xilinx/mul_fixed_xilinx_solution/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP bd_0_hls_inst_0, cache-ID = 0dbe81fb1a6b9c2d
INFO: [Coretcl 2-1174] Renamed 86 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/nghielme/PycharmProjects/thesis-project/addmul/mul_fixed/mul_fixed_xilinx/mul_fixed_xilinx_solution/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_0_hls_inst_0_utilization_synth.rpt -pb bd_0_hls_inst_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Mar 28 15:13:57 2023...
