

================================================================
== Vivado HLS Report for 'max_pool_1'
================================================================
* Date:           Wed Aug  9 21:03:31 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        pool
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx485t-ffg1157-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  | 40.00 ns | 19.668 ns |   5.00 ns  |
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      125|      125| 5.000 us | 5.000 us |  125|  125|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                        |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Filter_Loop           |      124|      124|        62|          -|          -|     2|    no    |
        | + Row_Loop             |       60|       60|        30|          -|          -|     2|    no    |
        |  ++ Col_Loop           |       28|       28|        14|          -|          -|     2|    no    |
        |   +++ Pool_Row_Loop    |       12|       12|         6|          -|          -|     2|    no    |
        |    ++++ Pool_Col_Loop  |        4|        4|         2|          -|          -|     2|    no    |
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     256|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      0|       0|      66|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|     104|    -|
|Register         |        -|      -|     101|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|     101|     426|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     2060|   2800|  607200|  303600|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+---+----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E| FF| LUT| URAM|
    +-------------------------+----------------------+---------+-------+---+----+-----+
    |max_pool_1_fcmp_3bkb_U1  |max_pool_1_fcmp_3bkb  |        0|      0|  0|  66|    0|
    +-------------------------+----------------------+---------+-------+---+----+-----+
    |Total                    |                      |        0|      0|  0|  66|    0|
    +-------------------------+----------------------+---------+-------+---+----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |add_ln28_fu_313_p2     |     +    |      0|  0|  15|           6|           6|
    |add_ln35_1_fu_273_p2   |     +    |      0|  0|  15|           5|           5|
    |add_ln35_fu_260_p2     |     +    |      0|  0|  13|           4|           4|
    |c_fu_227_p2            |     +    |      0|  0|  10|           2|           1|
    |f_fu_177_p2            |     +    |      0|  0|  10|           2|           1|
    |i_fu_251_p2            |     +    |      0|  0|  10|           2|           2|
    |j_fu_295_p2            |     +    |      0|  0|  10|           2|           2|
    |mpc_fu_289_p2          |     +    |      0|  0|  10|           2|           1|
    |mpr_fu_245_p2          |     +    |      0|  0|  10|           2|           1|
    |r_fu_197_p2            |     +    |      0|  0|  10|           2|           1|
    |and_ln28_1_fu_401_p2   |    and   |      0|  0|   2|           1|           1|
    |and_ln28_fu_395_p2     |    and   |      0|  0|   2|           1|           1|
    |icmp_ln10_fu_171_p2    |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln13_fu_191_p2    |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln16_fu_221_p2    |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln20_fu_239_p2    |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln23_fu_283_p2    |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln28_1_fu_365_p2  |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln28_2_fu_377_p2  |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln28_3_fu_383_p2  |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln28_fu_359_p2    |   icmp   |      0|  0|  11|           8|           2|
    |or_ln28_1_fu_389_p2    |    or    |      0|  0|   2|           1|           1|
    |or_ln28_fu_371_p2      |    or    |      0|  0|   2|           1|           1|
    |max_2_fu_407_p3        |  select  |      0|  0|  32|           1|          32|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 256|         106|          81|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------+----+-----------+-----+-----------+
    |      Name     | LUT| Input Size| Bits| Total Bits|
    +---------------+----+-----------+-----+-----------+
    |ap_NS_fsm      |  41|          8|    1|          8|
    |c_0_reg_106    |   9|          2|    2|          4|
    |f_0_reg_84     |   9|          2|    2|          4|
    |max_0_reg_118  |   9|          2|   32|         64|
    |max_1_reg_142  |   9|          2|   32|         64|
    |mpc_0_reg_154  |   9|          2|    2|          4|
    |mpr_0_reg_131  |   9|          2|    2|          4|
    |r_0_reg_95     |   9|          2|    2|          4|
    +---------------+----+-----------+-----+-----------+
    |Total          | 104|         22|   75|        156|
    +---------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+----+----+-----+-----------+
    |         Name        | FF | LUT| Bits| Const Bits|
    +---------------------+----+----+-----+-----------+
    |ap_CS_fsm            |   7|   0|    7|          0|
    |c_0_reg_106          |   2|   0|    2|          0|
    |c_reg_454            |   2|   0|    2|          0|
    |f_0_reg_84           |   2|   0|    2|          0|
    |f_reg_418            |   2|   0|    2|          0|
    |i_reg_472            |   2|   0|    2|          0|
    |max_0_reg_118        |  32|   0|   32|          0|
    |max_1_reg_142        |  32|   0|   32|          0|
    |mpc_0_reg_154        |   2|   0|    2|          0|
    |mpc_reg_480          |   2|   0|    2|          0|
    |mpr_0_reg_131        |   2|   0|    2|          0|
    |mpr_reg_467          |   2|   0|    2|          0|
    |r_0_reg_95           |   2|   0|    2|          0|
    |r_reg_436            |   2|   0|    2|          0|
    |shl_ln25_reg_441     |   1|   0|    2|          1|
    |shl_ln26_reg_459     |   1|   0|    2|          1|
    |zext_ln13_1_reg_428  |   2|   0|    5|          3|
    |zext_ln13_reg_423    |   2|   0|    6|          4|
    |zext_ln16_reg_446    |   2|   0|    4|          2|
    +---------------------+----+----+-----+-----------+
    |Total                | 101|   0|  112|         11|
    +---------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+----------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-------------------------+-----+-----+------------+----------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs |   max_pool_1   | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs |   max_pool_1   | return value |
|ap_start                 |  in |    1| ap_ctrl_hs |   max_pool_1   | return value |
|ap_done                  | out |    1| ap_ctrl_hs |   max_pool_1   | return value |
|ap_idle                  | out |    1| ap_ctrl_hs |   max_pool_1   | return value |
|ap_ready                 | out |    1| ap_ctrl_hs |   max_pool_1   | return value |
|conv_1_out_address0      | out |    5|  ap_memory |   conv_1_out   |     array    |
|conv_1_out_ce0           | out |    1|  ap_memory |   conv_1_out   |     array    |
|conv_1_out_q0            |  in |   32|  ap_memory |   conv_1_out   |     array    |
|max_pool_1_out_address0  | out |    3|  ap_memory | max_pool_1_out |     array    |
|max_pool_1_out_ce0       | out |    1|  ap_memory | max_pool_1_out |     array    |
|max_pool_1_out_we0       | out |    1|  ap_memory | max_pool_1_out |     array    |
|max_pool_1_out_d0        | out |   32|  ap_memory | max_pool_1_out |     array    |
+-------------------------+-----+-----+------------+----------------+--------------+

