# Sequential Logic Datasets with Designs
 Datasets generated for sequential logics using Quartus II 14.1 and ModelSim-Altera 10.3c software tools.
 
 ### _Included files_
 ```
 Testbench in VHDL (with the extension . vhd) 
 Schematic design file (with the extension . bdf) 
 List window file (with the extension . lst) 
```
