
*** Running vivado
    with args -log JKFF.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source JKFF.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source JKFF.tcl -notrace
Command: synth_design -top JKFF -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 18371 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1260.141 ; gain = 84.848 ; free physical = 12702 ; free virtual = 30286
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'JKFF' [/home/ecestudent/ECE/Fall2018/ECE2700/JKFF_Test/JKFF_Test.srcs/sources_1/new/JKFF.v:3]
INFO: [Synth 8-6157] synthesizing module 'DFF' [/home/ecestudent/ECE/Fall2018/ECE2700/JKFF_Test/JKFF_Test.srcs/sources_1/new/DFF.v:3]
INFO: [Synth 8-6157] synthesizing module 'dlatch' [/home/ecestudent/ECE/Fall2018/ECE2700/JKFF_Test/JKFF_Test.srcs/sources_1/new/dlatch.v:3]
INFO: [Synth 8-6155] done synthesizing module 'dlatch' (1#1) [/home/ecestudent/ECE/Fall2018/ECE2700/JKFF_Test/JKFF_Test.srcs/sources_1/new/dlatch.v:3]
INFO: [Synth 8-6155] done synthesizing module 'DFF' (2#1) [/home/ecestudent/ECE/Fall2018/ECE2700/JKFF_Test/JKFF_Test.srcs/sources_1/new/DFF.v:3]
INFO: [Synth 8-6155] done synthesizing module 'JKFF' (3#1) [/home/ecestudent/ECE/Fall2018/ECE2700/JKFF_Test/JKFF_Test.srcs/sources_1/new/JKFF.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1304.773 ; gain = 129.480 ; free physical = 12711 ; free virtual = 30297
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1304.773 ; gain = 129.480 ; free physical = 12710 ; free virtual = 30296
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1304.773 ; gain = 129.480 ; free physical = 12710 ; free virtual = 30296
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/ecestudent/ECE/Fall2018/ECE2700/JKFF_Test/JKFF_Test.srcs/constrs_1/imports/ECE2700/Basys3_Master.xdc]
WARNING: [Vivado 12-507] No nets matched 'clk_IBUF'. [/home/ecestudent/ECE/Fall2018/ECE2700/JKFF_Test/JKFF_Test.srcs/constrs_1/imports/ECE2700/Basys3_Master.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ecestudent/ECE/Fall2018/ECE2700/JKFF_Test/JKFF_Test.srcs/constrs_1/imports/ECE2700/Basys3_Master.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/ecestudent/ECE/Fall2018/ECE2700/JKFF_Test/JKFF_Test.srcs/constrs_1/imports/ECE2700/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/ecestudent/ECE/Fall2018/ECE2700/JKFF_Test/JKFF_Test.srcs/constrs_1/imports/ECE2700/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/JKFF_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/JKFF_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1600.648 ; gain = 0.000 ; free physical = 12396 ; free virtual = 30017
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:31 . Memory (MB): peak = 1600.648 ; gain = 425.355 ; free physical = 12501 ; free virtual = 30122
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:31 . Memory (MB): peak = 1600.648 ; gain = 425.355 ; free physical = 12501 ; free virtual = 30122
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:31 . Memory (MB): peak = 1600.648 ; gain = 425.355 ; free physical = 12502 ; free virtual = 30124
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'q_reg' [/home/ecestudent/ECE/Fall2018/ECE2700/JKFF_Test/JKFF_Test.srcs/sources_1/new/dlatch.v:11]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:32 . Memory (MB): peak = 1600.648 ; gain = 425.355 ; free physical = 12501 ; free virtual = 30123
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:32 . Memory (MB): peak = 1600.648 ; gain = 425.355 ; free physical = 12489 ; free virtual = 30113
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:41 . Memory (MB): peak = 1600.648 ; gain = 425.355 ; free physical = 12360 ; free virtual = 29991
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:41 . Memory (MB): peak = 1600.648 ; gain = 425.355 ; free physical = 12360 ; free virtual = 29991
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:41 . Memory (MB): peak = 1600.648 ; gain = 425.355 ; free physical = 12360 ; free virtual = 29991
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:42 . Memory (MB): peak = 1600.648 ; gain = 425.355 ; free physical = 12360 ; free virtual = 29991
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:42 . Memory (MB): peak = 1600.648 ; gain = 425.355 ; free physical = 12360 ; free virtual = 29991
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:42 . Memory (MB): peak = 1600.648 ; gain = 425.355 ; free physical = 12360 ; free virtual = 29991
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:42 . Memory (MB): peak = 1600.648 ; gain = 425.355 ; free physical = 12360 ; free virtual = 29991
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:42 . Memory (MB): peak = 1600.648 ; gain = 425.355 ; free physical = 12360 ; free virtual = 29991
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:42 . Memory (MB): peak = 1600.648 ; gain = 425.355 ; free physical = 12360 ; free virtual = 29991
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     1|
|3     |LUT3 |     1|
|4     |LD   |     2|
|5     |IBUF |     3|
|6     |OBUF |     1|
+------+-----+------+

Report Instance Areas: 
+------+---------+---------+------+
|      |Instance |Module   |Cells |
+------+---------+---------+------+
|1     |top      |         |     9|
|2     |  df1    |DFF      |     4|
|3     |    d1   |dlatch   |     1|
|4     |    d2   |dlatch_0 |     3|
+------+---------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:42 . Memory (MB): peak = 1600.648 ; gain = 425.355 ; free physical = 12360 ; free virtual = 29991
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:16 . Memory (MB): peak = 1600.648 ; gain = 129.480 ; free physical = 12415 ; free virtual = 30046
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:42 . Memory (MB): peak = 1600.648 ; gain = 425.355 ; free physical = 12415 ; free virtual = 30046
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  LD => LDCE: 1 instances
  LD => LDCE (inverted pins: G): 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
18 Infos, 2 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:43 . Memory (MB): peak = 1601.637 ; gain = 432.219 ; free physical = 12406 ; free virtual = 30037
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/ecestudent/ECE/Fall2018/ECE2700/JKFF_Test/JKFF_Test.runs/synth_1/JKFF.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file JKFF_utilization_synth.rpt -pb JKFF_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1601.641 ; gain = 0.000 ; free physical = 12406 ; free virtual = 30037
INFO: [Common 17-206] Exiting Vivado at Tue Mar 19 12:44:11 2019...
