-- Verilog Behvioral Files for TSMC 65nm IO Simulation
/data/tsmc/65LP/dig_libs/ARM_FEONLY/TSMCHOME_fe/digital/Front_End/verilog/tpdn65lpnv2od3_140b/tpdn65lpnv2od3.v
../libraries/dummy_pcorner.v
