{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1540247683485 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1540247683490 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 22 18:34:43 2018 " "Processing started: Mon Oct 22 18:34:43 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1540247683490 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540247683490 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off part_3 -c part_3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off part_3 -c part_3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540247683490 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1540247683966 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1540247683966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part_3.v 4 4 " "Found 4 design units, including 4 entities, in source file part_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 part_3 " "Found entity 1: part_3" {  } { { "part_3.v" "" { Text "C:/Users/exle0/Documents/2018_Fall/CSC_258/Labs/lab_5/part_3/part_3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540247694891 ""} { "Info" "ISGN_ENTITY_NAME" "2 shifter " "Found entity 2: shifter" {  } { { "part_3.v" "" { Text "C:/Users/exle0/Documents/2018_Fall/CSC_258/Labs/lab_5/part_3/part_3.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540247694891 ""} { "Info" "ISGN_ENTITY_NAME" "3 rate_divider " "Found entity 3: rate_divider" {  } { { "part_3.v" "" { Text "C:/Users/exle0/Documents/2018_Fall/CSC_258/Labs/lab_5/part_3/part_3.v" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540247694891 ""} { "Info" "ISGN_ENTITY_NAME" "4 mux8to1 " "Found entity 4: mux8to1" {  } { { "part_3.v" "" { Text "C:/Users/exle0/Documents/2018_Fall/CSC_258/Labs/lab_5/part_3/part_3.v" 80 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540247694891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540247694891 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "part_3 " "Elaborating entity \"part_3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1540247694917 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[9..1\] part_3.v(4) " "Output port \"LEDR\[9..1\]\" at part_3.v(4) has no driver" {  } { { "part_3.v" "" { Text "C:/Users/exle0/Documents/2018_Fall/CSC_258/Labs/lab_5/part_3/part_3.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1540247694919 "|part_3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rate_divider rate_divider:r0 " "Elaborating entity \"rate_divider\" for hierarchy \"rate_divider:r0\"" {  } { { "part_3.v" "r0" { Text "C:/Users/exle0/Documents/2018_Fall/CSC_258/Labs/lab_5/part_3/part_3.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540247694928 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 part_3.v(77) " "Verilog HDL assignment warning at part_3.v(77): truncated value with size 32 to match size of target (1)" {  } { { "part_3.v" "" { Text "C:/Users/exle0/Documents/2018_Fall/CSC_258/Labs/lab_5/part_3/part_3.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1540247694929 "|part_3|rate_divider:r0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8to1 mux8to1:r1 " "Elaborating entity \"mux8to1\" for hierarchy \"mux8to1:r1\"" {  } { { "part_3.v" "r1" { Text "C:/Users/exle0/Documents/2018_Fall/CSC_258/Labs/lab_5/part_3/part_3.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540247694939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter shifter:r2 " "Elaborating entity \"shifter\" for hierarchy \"shifter:r2\"" {  } { { "part_3.v" "r2" { Text "C:/Users/exle0/Documents/2018_Fall/CSC_258/Labs/lab_5/part_3/part_3.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540247694946 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "part_3.v" "" { Text "C:/Users/exle0/Documents/2018_Fall/CSC_258/Labs/lab_5/part_3/part_3.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540247695364 "|part_3|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "part_3.v" "" { Text "C:/Users/exle0/Documents/2018_Fall/CSC_258/Labs/lab_5/part_3/part_3.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540247695364 "|part_3|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "part_3.v" "" { Text "C:/Users/exle0/Documents/2018_Fall/CSC_258/Labs/lab_5/part_3/part_3.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540247695364 "|part_3|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "part_3.v" "" { Text "C:/Users/exle0/Documents/2018_Fall/CSC_258/Labs/lab_5/part_3/part_3.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540247695364 "|part_3|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "part_3.v" "" { Text "C:/Users/exle0/Documents/2018_Fall/CSC_258/Labs/lab_5/part_3/part_3.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540247695364 "|part_3|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "part_3.v" "" { Text "C:/Users/exle0/Documents/2018_Fall/CSC_258/Labs/lab_5/part_3/part_3.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540247695364 "|part_3|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "part_3.v" "" { Text "C:/Users/exle0/Documents/2018_Fall/CSC_258/Labs/lab_5/part_3/part_3.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540247695364 "|part_3|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "part_3.v" "" { Text "C:/Users/exle0/Documents/2018_Fall/CSC_258/Labs/lab_5/part_3/part_3.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540247695364 "|part_3|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "part_3.v" "" { Text "C:/Users/exle0/Documents/2018_Fall/CSC_258/Labs/lab_5/part_3/part_3.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540247695364 "|part_3|LEDR[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1540247695364 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1540247695437 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1540247695714 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540247695714 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "15 " "Design contains 15 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "part_3.v" "" { Text "C:/Users/exle0/Documents/2018_Fall/CSC_258/Labs/lab_5/part_3/part_3.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540247695751 "|part_3|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "part_3.v" "" { Text "C:/Users/exle0/Documents/2018_Fall/CSC_258/Labs/lab_5/part_3/part_3.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540247695751 "|part_3|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "part_3.v" "" { Text "C:/Users/exle0/Documents/2018_Fall/CSC_258/Labs/lab_5/part_3/part_3.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540247695751 "|part_3|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "part_3.v" "" { Text "C:/Users/exle0/Documents/2018_Fall/CSC_258/Labs/lab_5/part_3/part_3.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540247695751 "|part_3|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "part_3.v" "" { Text "C:/Users/exle0/Documents/2018_Fall/CSC_258/Labs/lab_5/part_3/part_3.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540247695751 "|part_3|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "part_3.v" "" { Text "C:/Users/exle0/Documents/2018_Fall/CSC_258/Labs/lab_5/part_3/part_3.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540247695751 "|part_3|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "part_3.v" "" { Text "C:/Users/exle0/Documents/2018_Fall/CSC_258/Labs/lab_5/part_3/part_3.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540247695751 "|part_3|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "part_3.v" "" { Text "C:/Users/exle0/Documents/2018_Fall/CSC_258/Labs/lab_5/part_3/part_3.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540247695751 "|part_3|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "part_3.v" "" { Text "C:/Users/exle0/Documents/2018_Fall/CSC_258/Labs/lab_5/part_3/part_3.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540247695751 "|part_3|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[4\] " "No output dependent on input pin \"KEY\[4\]\"" {  } { { "part_3.v" "" { Text "C:/Users/exle0/Documents/2018_Fall/CSC_258/Labs/lab_5/part_3/part_3.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540247695751 "|part_3|KEY[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[5\] " "No output dependent on input pin \"KEY\[5\]\"" {  } { { "part_3.v" "" { Text "C:/Users/exle0/Documents/2018_Fall/CSC_258/Labs/lab_5/part_3/part_3.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540247695751 "|part_3|KEY[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[6\] " "No output dependent on input pin \"KEY\[6\]\"" {  } { { "part_3.v" "" { Text "C:/Users/exle0/Documents/2018_Fall/CSC_258/Labs/lab_5/part_3/part_3.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540247695751 "|part_3|KEY[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[7\] " "No output dependent on input pin \"KEY\[7\]\"" {  } { { "part_3.v" "" { Text "C:/Users/exle0/Documents/2018_Fall/CSC_258/Labs/lab_5/part_3/part_3.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540247695751 "|part_3|KEY[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[8\] " "No output dependent on input pin \"KEY\[8\]\"" {  } { { "part_3.v" "" { Text "C:/Users/exle0/Documents/2018_Fall/CSC_258/Labs/lab_5/part_3/part_3.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540247695751 "|part_3|KEY[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[9\] " "No output dependent on input pin \"KEY\[9\]\"" {  } { { "part_3.v" "" { Text "C:/Users/exle0/Documents/2018_Fall/CSC_258/Labs/lab_5/part_3/part_3.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540247695751 "|part_3|KEY[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1540247695751 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "77 " "Implemented 77 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Implemented 21 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1540247695752 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1540247695752 ""} { "Info" "ICUT_CUT_TM_LCELLS" "46 " "Implemented 46 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1540247695752 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1540247695752 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 29 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4813 " "Peak virtual memory: 4813 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1540247695764 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 22 18:34:55 2018 " "Processing ended: Mon Oct 22 18:34:55 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1540247695764 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1540247695764 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1540247695764 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1540247695764 ""}
